// ==============================================================
// Generated by Vitis HLS v2025.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module CNN_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        Weights_address0,
        Weights_ce0,
        Weights_q0,
        Weights_address1,
        Weights_ce1,
        Weights_q1,
        OutPadConv4_address0,
        OutPadConv4_ce0,
        OutPadConv4_q0,
        OutPadConv4_address1,
        OutPadConv4_ce1,
        OutPadConv4_q1,
        OutPadConv4_1_address0,
        OutPadConv4_1_ce0,
        OutPadConv4_1_q0,
        OutPadConv4_1_address1,
        OutPadConv4_1_ce1,
        OutPadConv4_1_q1,
        OutPadConv4_2_address0,
        OutPadConv4_2_ce0,
        OutPadConv4_2_q0,
        OutPadConv4_2_address1,
        OutPadConv4_2_ce1,
        OutPadConv4_2_q1,
        OutConv4_address0,
        OutConv4_ce0,
        OutConv4_we0,
        OutConv4_d0
);

parameter    ap_ST_fsm_pp0_stage0 = 21'd1;
parameter    ap_ST_fsm_pp0_stage1 = 21'd2;
parameter    ap_ST_fsm_pp0_stage2 = 21'd4;
parameter    ap_ST_fsm_pp0_stage3 = 21'd8;
parameter    ap_ST_fsm_pp0_stage4 = 21'd16;
parameter    ap_ST_fsm_pp0_stage5 = 21'd32;
parameter    ap_ST_fsm_pp0_stage6 = 21'd64;
parameter    ap_ST_fsm_pp0_stage7 = 21'd128;
parameter    ap_ST_fsm_pp0_stage8 = 21'd256;
parameter    ap_ST_fsm_pp0_stage9 = 21'd512;
parameter    ap_ST_fsm_pp0_stage10 = 21'd1024;
parameter    ap_ST_fsm_pp0_stage11 = 21'd2048;
parameter    ap_ST_fsm_pp0_stage12 = 21'd4096;
parameter    ap_ST_fsm_pp0_stage13 = 21'd8192;
parameter    ap_ST_fsm_pp0_stage14 = 21'd16384;
parameter    ap_ST_fsm_pp0_stage15 = 21'd32768;
parameter    ap_ST_fsm_pp0_stage16 = 21'd65536;
parameter    ap_ST_fsm_pp0_stage17 = 21'd131072;
parameter    ap_ST_fsm_pp0_stage18 = 21'd262144;
parameter    ap_ST_fsm_pp0_stage19 = 21'd524288;
parameter    ap_ST_fsm_pp0_stage20 = 21'd1048576;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [13:0] Weights_address0;
output   Weights_ce0;
input  [15:0] Weights_q0;
output  [13:0] Weights_address1;
output   Weights_ce1;
input  [15:0] Weights_q1;
output  [7:0] OutPadConv4_address0;
output   OutPadConv4_ce0;
input  [15:0] OutPadConv4_q0;
output  [7:0] OutPadConv4_address1;
output   OutPadConv4_ce1;
input  [15:0] OutPadConv4_q1;
output  [7:0] OutPadConv4_1_address0;
output   OutPadConv4_1_ce0;
input  [15:0] OutPadConv4_1_q0;
output  [7:0] OutPadConv4_1_address1;
output   OutPadConv4_1_ce1;
input  [15:0] OutPadConv4_1_q1;
output  [7:0] OutPadConv4_2_address0;
output   OutPadConv4_2_ce0;
input  [15:0] OutPadConv4_2_q0;
output  [7:0] OutPadConv4_2_address1;
output   OutPadConv4_2_ce1;
input  [15:0] OutPadConv4_2_q1;
output  [10:0] OutConv4_address0;
output   OutConv4_ce0;
output   OutConv4_we0;
output  [15:0] OutConv4_d0;

reg ap_idle;

(* fsm_encoding = "none" *) reg   [20:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage20;
wire    ap_block_pp0_stage20_subdone;
reg    ap_enable_reg_pp0_iter0_reg;
reg   [0:0] icmp_ln119_reg_4991;
reg    ap_condition_exit_pp0_iter0_stage20;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg  signed [15:0] reg_1692;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_pp0_stage1_11001;
wire    ap_CS_fsm_pp0_stage13;
wire    ap_block_pp0_stage13_11001;
wire    ap_CS_fsm_pp0_stage14;
wire    ap_block_pp0_stage14_11001;
wire    ap_CS_fsm_pp0_stage15;
wire    ap_block_pp0_stage15_11001;
reg  signed [15:0] reg_1697;
wire    ap_CS_fsm_pp0_stage16;
wire    ap_block_pp0_stage16_11001;
reg  signed [15:0] reg_1702;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_pp0_stage2_11001;
reg  signed [15:0] reg_1707;
reg  signed [15:0] reg_1711;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_pp0_stage3_11001;
wire    ap_CS_fsm_pp0_stage17;
wire    ap_block_pp0_stage17_11001;
reg  signed [15:0] reg_1715;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_pp0_stage4_11001;
reg  signed [15:0] reg_1720;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_pp0_stage5_11001;
wire    ap_CS_fsm_pp0_stage18;
wire    ap_block_pp0_stage18_11001;
wire   [0:0] icmp_ln119_fu_1742_p2;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln119_reg_4991_pp0_iter1_reg;
wire   [6:0] select_ln119_fu_1766_p3;
reg   [6:0] select_ln119_reg_4995;
reg   [6:0] select_ln119_reg_4995_pp0_iter1_reg;
wire   [4:0] select_ln119_1_fu_1780_p3;
reg   [4:0] select_ln119_1_reg_5006;
reg   [4:0] select_ln119_1_reg_5006_pp0_iter1_reg;
wire   [10:0] empty_fu_1812_p2;
reg   [10:0] empty_reg_5013;
reg   [10:0] empty_reg_5013_pp0_iter1_reg;
reg   [6:0] tmp_s_reg_5063;
wire   [7:0] zext_ln121_3_fu_1850_p1;
reg   [7:0] zext_ln121_3_reg_5069;
wire   [8:0] zext_ln121_2_fu_1928_p1;
reg   [8:0] zext_ln121_2_reg_5105;
reg   [15:0] OutPadConv4_load_1_reg_5112;
reg   [15:0] OutPadConv4_1_load_1_reg_5117;
reg   [15:0] OutPadConv4_2_load_1_reg_5122;
wire   [9:0] zext_ln121_1_fu_1983_p1;
reg   [9:0] zext_ln121_1_reg_5152;
wire   [5:0] tmp_165_fu_1995_p4;
reg   [5:0] tmp_165_reg_5160;
reg   [15:0] OutPadConv4_load_2_reg_5183;
reg   [15:0] OutPadConv4_1_load_2_reg_5188;
reg   [15:0] OutPadConv4_2_load_2_reg_5193;
reg  signed [15:0] Weights_load_93_reg_5213;
reg   [15:0] OutPadConv4_load_reg_5228;
reg   [15:0] OutPadConv4_1_load_reg_5233;
reg   [15:0] OutPadConv4_2_load_reg_5238;
reg   [15:0] OutPadConv4_load_3_reg_5243;
reg   [15:0] OutPadConv4_1_load_3_reg_5248;
reg   [15:0] OutPadConv4_2_load_3_reg_5253;
reg   [6:0] tmp_169_reg_5288;
reg   [6:0] tmp_170_reg_5293;
reg   [6:0] tmp_171_reg_5298;
reg  signed [15:0] Weights_load_95_reg_5303;
reg   [15:0] OutPadConv4_load_4_reg_5318;
reg   [15:0] OutPadConv4_1_load_4_reg_5323;
reg   [15:0] OutPadConv4_2_load_4_reg_5328;
reg   [15:0] OutPadConv4_load_5_reg_5333;
reg   [15:0] OutPadConv4_1_load_5_reg_5338;
reg   [15:0] OutPadConv4_2_load_5_reg_5343;
reg   [6:0] tmp_172_reg_5378;
reg   [7:0] tmp_175_reg_5383;
reg   [7:0] tmp_176_reg_5388;
reg  signed [15:0] Weights_load_97_reg_5393;
reg   [15:0] OutPadConv4_load_6_reg_5408;
reg   [15:0] OutPadConv4_1_load_6_reg_5413;
reg   [15:0] OutPadConv4_2_load_6_reg_5418;
reg   [15:0] OutPadConv4_load_7_reg_5423;
reg   [15:0] OutPadConv4_1_load_7_reg_5428;
reg   [15:0] OutPadConv4_2_load_7_reg_5433;
reg   [6:0] tmp_173_reg_5468;
reg   [8:0] tmp_196_reg_5473;
reg   [8:0] tmp_198_reg_5478;
reg  signed [15:0] Weights_load_98_reg_5483;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_pp0_stage6_11001;
reg  signed [15:0] Weights_load_99_reg_5488;
wire   [6:0] zext_ln121_7_fu_2326_p1;
reg   [6:0] zext_ln121_7_reg_5503;
reg   [15:0] OutPadConv4_load_8_reg_5512;
reg   [15:0] OutPadConv4_1_load_8_reg_5517;
reg   [15:0] OutPadConv4_2_load_8_reg_5522;
reg   [15:0] OutPadConv4_load_9_reg_5527;
reg   [15:0] OutPadConv4_1_load_9_reg_5532;
reg   [15:0] OutPadConv4_2_load_9_reg_5537;
reg   [6:0] tmp_174_reg_5572;
reg   [8:0] tmp_201_reg_5577;
reg  signed [15:0] Weights_load_100_reg_5582;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_pp0_stage7_11001;
reg  signed [15:0] Weights_load_101_reg_5587;
reg   [15:0] OutPadConv4_load_10_reg_5602;
reg   [15:0] OutPadConv4_1_load_10_reg_5607;
reg   [15:0] OutPadConv4_2_load_10_reg_5612;
reg   [15:0] OutPadConv4_load_11_reg_5617;
reg   [15:0] OutPadConv4_1_load_11_reg_5622;
reg   [15:0] OutPadConv4_2_load_11_reg_5627;
reg   [7:0] tmp_177_reg_5662;
reg  signed [15:0] Weights_load_102_reg_5667;
wire    ap_CS_fsm_pp0_stage8;
wire    ap_block_pp0_stage8_11001;
reg  signed [15:0] Weights_load_103_reg_5672;
reg   [15:0] OutPadConv4_load_12_reg_5687;
reg   [15:0] OutPadConv4_1_load_12_reg_5692;
reg   [15:0] OutPadConv4_2_load_12_reg_5697;
reg   [15:0] OutPadConv4_load_13_reg_5702;
reg   [15:0] OutPadConv4_1_load_13_reg_5707;
reg   [15:0] OutPadConv4_2_load_13_reg_5712;
reg   [7:0] tmp_180_reg_5747;
reg  signed [15:0] Weights_load_104_reg_5752;
wire    ap_CS_fsm_pp0_stage9;
wire    ap_block_pp0_stage9_11001;
reg  signed [15:0] Weights_load_105_reg_5757;
reg   [15:0] OutPadConv4_load_14_reg_5772;
reg   [15:0] OutPadConv4_1_load_14_reg_5777;
reg   [15:0] OutPadConv4_2_load_14_reg_5782;
reg   [15:0] OutPadConv4_load_15_reg_5787;
reg   [15:0] OutPadConv4_1_load_15_reg_5792;
reg   [15:0] OutPadConv4_2_load_15_reg_5797;
reg   [7:0] tmp_182_reg_5832;
wire    ap_CS_fsm_pp0_stage10;
wire    ap_block_pp0_stage10_11001;
reg  signed [15:0] Weights_load_106_reg_5842;
reg  signed [15:0] Weights_load_107_reg_5847;
wire   [1:0] trunc_ln121_fu_2595_p1;
reg   [1:0] trunc_ln121_reg_5862;
reg   [15:0] tmp_145_reg_5877;
wire   [15:0] tmp_61_fu_2657_p9;
reg  signed [15:0] tmp_61_reg_5882;
wire   [15:0] tmp_62_fu_2674_p9;
reg  signed [15:0] tmp_62_reg_5887;
wire   [15:0] tmp_63_fu_2691_p9;
reg  signed [15:0] tmp_63_reg_5892;
wire   [15:0] tmp_64_fu_2708_p9;
reg  signed [15:0] tmp_64_reg_5897;
wire   [15:0] tmp_65_fu_2725_p9;
reg  signed [15:0] tmp_65_reg_5902;
wire   [15:0] tmp_66_fu_2742_p9;
reg  signed [15:0] tmp_66_reg_5907;
wire   [15:0] tmp_67_fu_2759_p9;
reg  signed [15:0] tmp_67_reg_5912;
wire   [15:0] tmp_68_fu_2776_p9;
reg  signed [15:0] tmp_68_reg_5917;
wire   [15:0] tmp_69_fu_2793_p9;
reg  signed [15:0] tmp_69_reg_5922;
wire   [15:0] tmp_70_fu_2810_p9;
reg  signed [15:0] tmp_70_reg_5927;
wire   [15:0] tmp_71_fu_2827_p9;
reg  signed [15:0] tmp_71_reg_5932;
wire   [15:0] tmp_72_fu_2844_p9;
reg  signed [15:0] tmp_72_reg_5937;
wire   [15:0] tmp_73_fu_2861_p9;
reg  signed [15:0] tmp_73_reg_5942;
wire   [15:0] tmp_74_fu_2878_p9;
reg  signed [15:0] tmp_74_reg_5947;
wire   [15:0] tmp_75_fu_2895_p9;
reg  signed [15:0] tmp_75_reg_5952;
wire   [15:0] tmp_76_fu_2915_p9;
reg  signed [15:0] tmp_76_reg_5957;
wire    ap_CS_fsm_pp0_stage11;
wire    ap_block_pp0_stage11_11001;
reg  signed [15:0] Weights_load_108_reg_5997;
reg  signed [15:0] Weights_load_109_reg_6002;
wire   [7:0] zext_ln121_6_fu_2967_p1;
reg   [7:0] zext_ln121_6_reg_6012;
wire   [15:0] tmp_77_fu_2973_p9;
reg  signed [15:0] tmp_77_reg_6026;
wire   [15:0] grp_fu_1635_p9;
reg  signed [15:0] tmp_78_reg_6031;
reg   [7:0] tmp_185_reg_6066;
wire    ap_CS_fsm_pp0_stage12;
wire    ap_block_pp0_stage12_11001;
reg  signed [15:0] Weights_load_110_reg_6076;
wire   [15:0] grp_fu_1654_p9;
reg  signed [15:0] tmp_79_reg_6091;
reg  signed [15:0] tmp_80_reg_6096;
reg   [7:0] tmp_188_reg_6131;
wire   [15:0] grp_fu_1673_p9;
reg  signed [15:0] tmp_81_reg_6151;
reg  signed [15:0] tmp_82_reg_6156;
reg   [7:0] tmp_190_reg_6191;
reg  signed [15:0] tmp_83_reg_6211;
reg  signed [15:0] tmp_84_reg_6216;
reg   [7:0] tmp_193_reg_6251;
reg  signed [15:0] tmp_85_reg_6271;
reg   [15:0] tmp_86_reg_6276;
reg  signed [15:0] tmp_86_reg_6276_pp0_iter1_reg;
reg   [8:0] tmp_204_reg_6311;
reg   [15:0] tmp_87_reg_6331;
reg  signed [15:0] tmp_87_reg_6331_pp0_iter1_reg;
reg   [15:0] tmp_88_reg_6336;
reg  signed [15:0] tmp_88_reg_6336_pp0_iter1_reg;
reg   [8:0] tmp_206_reg_6371;
reg   [15:0] tmp_89_reg_6391;
reg  signed [15:0] tmp_89_reg_6391_pp0_iter1_reg;
reg   [15:0] tmp_90_reg_6396;
reg  signed [15:0] tmp_90_reg_6396_pp0_iter1_reg;
reg   [8:0] tmp_209_reg_6431;
reg   [15:0] tmp_91_reg_6451;
reg  signed [15:0] tmp_91_reg_6451_pp0_iter1_reg;
reg   [15:0] tmp_92_reg_6456;
reg  signed [15:0] tmp_92_reg_6456_pp0_iter1_reg;
wire    ap_CS_fsm_pp0_stage19;
wire    ap_block_pp0_stage19_11001;
reg   [15:0] tmp_93_reg_6496;
reg  signed [15:0] tmp_93_reg_6496_pp0_iter1_reg;
reg   [15:0] tmp_94_reg_6501;
reg  signed [15:0] tmp_94_reg_6501_pp0_iter1_reg;
wire    ap_block_pp0_stage20_11001;
reg   [15:0] tmp_95_reg_6551;
reg  signed [15:0] tmp_95_reg_6551_pp0_iter1_reg;
reg   [15:0] tmp_96_reg_6556;
reg  signed [15:0] tmp_96_reg_6556_pp0_iter1_reg;
reg   [15:0] tmp_154_reg_6596;
wire   [15:0] tmp_97_fu_3566_p9;
reg   [15:0] tmp_97_reg_6606;
reg  signed [15:0] tmp_97_reg_6606_pp0_iter2_reg;
wire   [15:0] tmp_98_fu_3585_p9;
reg   [15:0] tmp_98_reg_6611;
reg  signed [15:0] tmp_98_reg_6611_pp0_iter2_reg;
reg  signed [15:0] Weights_load_123_reg_6941;
reg  signed [15:0] Weights_load_124_reg_6966;
reg  signed [15:0] Weights_load_125_reg_6971;
reg  signed [15:0] Weights_load_126_reg_6996;
reg  signed [15:0] Weights_load_127_reg_7001;
wire   [10:0] add_ln129_1_fu_4260_p2;
reg   [10:0] add_ln129_1_reg_7011;
reg  signed [15:0] Weights_load_reg_7016;
reg   [15:0] tmp_195_reg_7022;
wire    ap_block_pp0_stage13_subdone;
wire   [63:0] arrayidx32_sum_126_cast_fu_1824_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] arrayidx32_sum_238_cast_fu_1835_p1;
wire   [63:0] zext_ln127_fu_1886_p1;
wire   [63:0] arrayidx32_sum_cast_fu_1913_p1;
wire    ap_block_pp0_stage1;
wire   [63:0] arrayidx32_sum_350_cast_fu_1923_p1;
wire   [63:0] zext_ln127_2_fu_1956_p1;
wire   [63:0] arrayidx32_sum_462_cast_fu_1968_p1;
wire    ap_block_pp0_stage2;
wire   [63:0] arrayidx32_sum_1_cast_fu_1978_p1;
wire   [63:0] zext_ln121_5_fu_2005_p1;
wire   [63:0] zext_ln127_4_fu_2028_p1;
wire   [63:0] arrayidx32_sum_1_1_cast_fu_2052_p1;
wire    ap_block_pp0_stage3;
wire   [63:0] arrayidx32_sum_1_2_cast_fu_2074_p1;
wire   [63:0] zext_ln127_6_fu_2104_p1;
wire   [63:0] zext_ln127_7_fu_2116_p1;
wire   [63:0] arrayidx32_sum_1_3_cast_fu_2155_p1;
wire    ap_block_pp0_stage4;
wire   [63:0] arrayidx32_sum_1_4_cast_fu_2165_p1;
wire   [63:0] zext_ln127_9_fu_2170_p1;
wire   [63:0] zext_ln127_11_fu_2176_p1;
wire   [63:0] arrayidx32_sum_2_cast_fu_2230_p1;
wire    ap_block_pp0_stage5;
wire   [63:0] arrayidx32_sum_2_1_cast_fu_2240_p1;
wire   [63:0] zext_ln127_12_fu_2250_p1;
wire   [63:0] zext_ln127_14_fu_2257_p1;
wire   [63:0] arrayidx32_sum_2_2_cast_fu_2311_p1;
wire    ap_block_pp0_stage6;
wire   [63:0] arrayidx32_sum_2_3_cast_fu_2321_p1;
wire   [63:0] zext_ln127_15_fu_2335_p1;
wire   [63:0] zext_ln127_17_fu_2342_p1;
wire   [63:0] arrayidx32_sum_2_4_cast_fu_2387_p1;
wire    ap_block_pp0_stage7;
wire   [63:0] arrayidx32_sum_3_cast_fu_2397_p1;
wire   [63:0] zext_ln127_19_fu_2402_p1;
wire   [63:0] zext_ln127_20_fu_2413_p1;
wire   [63:0] arrayidx32_sum_3_1_cast_fu_2452_p1;
wire    ap_block_pp0_stage8;
wire   [63:0] arrayidx32_sum_3_2_cast_fu_2462_p1;
wire   [63:0] zext_ln127_22_fu_2467_p1;
wire   [63:0] zext_ln127_23_fu_2478_p1;
wire   [63:0] arrayidx32_sum_3_3_cast_fu_2515_p1;
wire    ap_block_pp0_stage9;
wire   [63:0] arrayidx32_sum_3_4_cast_fu_2525_p1;
wire   [63:0] zext_ln127_25_fu_2530_p1;
wire   [63:0] zext_ln127_27_fu_2536_p1;
wire   [63:0] arrayidx32_sum_4_cast_fu_2580_p1;
wire    ap_block_pp0_stage10;
wire   [63:0] arrayidx32_sum_4_1_cast_fu_2590_p1;
wire   [63:0] zext_ln127_28_fu_2940_p1;
wire   [63:0] zext_ln127_30_fu_2947_p1;
wire   [63:0] arrayidx32_sum_4_2_cast_fu_2962_p1;
wire    ap_block_pp0_stage11;
wire   [63:0] zext_ln127_31_fu_2998_p1;
wire   [63:0] zext_ln127_33_fu_3005_p1;
wire   [63:0] zext_ln127_35_fu_3050_p1;
wire    ap_block_pp0_stage12;
wire   [63:0] zext_ln127_36_fu_3061_p1;
wire   [63:0] zext_ln127_38_fu_3121_p1;
wire    ap_block_pp0_stage13;
wire   [63:0] zext_ln127_39_fu_3132_p1;
wire   [63:0] zext_ln127_41_fu_3191_p1;
wire    ap_block_pp0_stage14;
wire   [63:0] zext_ln127_43_fu_3197_p1;
wire   [63:0] zext_ln127_44_fu_3261_p1;
wire    ap_block_pp0_stage15;
wire   [63:0] zext_ln127_46_fu_3268_p1;
wire   [63:0] zext_ln127_47_fu_3327_p1;
wire    ap_block_pp0_stage16;
wire   [63:0] zext_ln127_49_fu_3334_p1;
wire   [63:0] zext_ln127_51_fu_3389_p1;
wire    ap_block_pp0_stage17;
wire   [63:0] zext_ln127_52_fu_3400_p1;
wire   [63:0] zext_ln127_54_fu_3455_p1;
wire    ap_block_pp0_stage18;
wire   [63:0] zext_ln127_55_fu_3470_p1;
wire   [63:0] zext_ln127_57_fu_3494_p1;
wire    ap_block_pp0_stage19;
wire   [63:0] zext_ln127_59_fu_3500_p1;
wire   [63:0] zext_ln127_60_fu_3538_p1;
wire    ap_block_pp0_stage20;
wire   [63:0] zext_ln127_62_fu_3545_p1;
wire   [63:0] arrayidx32_sum_4_3_cast_fu_3832_p1;
wire   [63:0] arrayidx32_sum_4_4_cast_fu_3866_p1;
wire   [63:0] arrayidx32_sum_5_cast_fu_3876_p1;
wire   [63:0] arrayidx32_sum_5_1_cast_fu_3910_p1;
wire   [63:0] arrayidx32_sum_5_2_cast_fu_3920_p1;
wire   [63:0] arrayidx32_sum_5_3_cast_fu_3954_p1;
wire   [63:0] arrayidx32_sum_5_4_cast_fu_3964_p1;
wire   [63:0] arrayidx32_sum_6_cast_fu_3998_p1;
wire   [63:0] arrayidx32_sum_6_1_cast_fu_4008_p1;
wire   [63:0] arrayidx32_sum_6_2_cast_fu_4042_p1;
wire   [63:0] arrayidx32_sum_6_3_cast_fu_4052_p1;
wire   [63:0] arrayidx32_sum_6_4_cast_fu_4086_p1;
wire   [63:0] arrayidx32_sum_7_cast_fu_4096_p1;
wire   [63:0] arrayidx32_sum_7_1_cast_fu_4130_p1;
wire   [63:0] arrayidx32_sum_7_2_cast_fu_4140_p1;
wire   [63:0] arrayidx32_sum_7_3_cast_fu_4170_p1;
wire   [63:0] arrayidx32_sum_7_4_cast_fu_4180_p1;
wire   [63:0] arrayidx31_sum_cast_fu_4211_p1;
wire   [63:0] zext_ln129_fu_4530_p1;
reg   [6:0] y_fu_286;
wire   [6:0] add_ln127_fu_1860_p2;
wire    ap_loop_init;
reg   [6:0] ap_sig_allocacmp_y_load;
reg   [4:0] n_fu_290;
reg   [4:0] ap_sig_allocacmp_n_load;
reg   [10:0] indvar_flatten65_fu_294;
wire   [10:0] add_ln119_fu_1748_p2;
reg   [10:0] ap_sig_allocacmp_indvar_flatten65_load;
reg    Weights_ce1_local;
reg   [13:0] Weights_address1_local;
reg    Weights_ce0_local;
reg   [13:0] Weights_address0_local;
reg    OutPadConv4_ce0_local;
reg   [7:0] OutPadConv4_address0_local;
reg    OutPadConv4_ce1_local;
reg   [7:0] OutPadConv4_address1_local;
reg    OutPadConv4_1_ce0_local;
reg   [7:0] OutPadConv4_1_address0_local;
reg    OutPadConv4_1_ce1_local;
reg   [7:0] OutPadConv4_1_address1_local;
reg    OutPadConv4_2_ce0_local;
reg   [7:0] OutPadConv4_2_address0_local;
reg    OutPadConv4_2_ce1_local;
reg   [7:0] OutPadConv4_2_address1_local;
reg    OutConv4_we0_local;
wire   [15:0] select_ln129_fu_4539_p3;
reg    OutConv4_ce0_local;
wire   [15:0] grp_fu_1635_p7;
wire   [15:0] grp_fu_1654_p7;
wire   [15:0] grp_fu_1673_p7;
wire   [0:0] icmp_ln121_fu_1760_p2;
wire   [4:0] add_ln119_1_fu_1774_p2;
wire   [9:0] tmp_fu_1788_p3;
wire   [7:0] tmp_163_fu_1800_p3;
wire   [10:0] p_shl139_fu_1796_p1;
wire   [10:0] p_shl140_fu_1808_p1;
wire   [10:0] arrayidx32_sum_126_fu_1818_p2;
wire   [10:0] arrayidx32_sum_238_fu_1829_p2;
wire   [2:0] grp_fu_1854_p1;
wire   [6:0] mul_ln127_40_fu_1870_p0;
wire   [8:0] mul_ln127_40_fu_1870_p1;
wire   [14:0] mul_ln127_40_fu_1870_p2;
wire   [5:0] tmp_166_fu_1876_p4;
wire   [10:0] arrayidx32_sum_fu_1908_p2;
wire   [10:0] arrayidx32_sum_350_fu_1918_p2;
wire   [6:0] add_ln127_2_fu_1931_p2;
wire   [6:0] mul_ln127_41_fu_1940_p0;
wire   [8:0] mul_ln127_41_fu_1940_p1;
wire   [14:0] mul_ln127_41_fu_1940_p2;
wire   [5:0] tmp_167_fu_1946_p4;
wire   [10:0] arrayidx32_sum_462_fu_1963_p2;
wire   [10:0] arrayidx32_sum_1_fu_1973_p2;
wire   [6:0] mul_ln121_fu_1989_p0;
wire   [8:0] mul_ln121_fu_1989_p1;
wire   [14:0] mul_ln121_fu_1989_p2;
wire   [4:0] trunc_ln121_1_fu_2012_p4;
wire   [4:0] add_ln127_4_fu_2022_p2;
wire   [9:0] tmp_143_fu_2035_p3;
wire   [10:0] p_cast81_fu_2042_p1;
wire   [10:0] arrayidx32_sum_1_1_fu_2046_p2;
wire   [9:0] tmp_144_fu_2057_p3;
wire   [10:0] p_cast82_fu_2064_p1;
wire   [10:0] arrayidx32_sum_1_2_fu_2068_p2;
wire   [6:0] add_ln127_6_fu_2079_p2;
wire   [6:0] mul_ln127_42_fu_2088_p0;
wire   [8:0] mul_ln127_42_fu_2088_p1;
wire   [14:0] mul_ln127_42_fu_2088_p2;
wire   [5:0] tmp_168_fu_2094_p4;
wire   [5:0] add_ln127_8_fu_2111_p2;
wire   [16:0] tmp_169_fu_2123_p1;
wire  signed [16:0] grp_fu_4548_p3;
wire   [16:0] tmp_170_fu_2132_p1;
wire  signed [16:0] grp_fu_4557_p3;
wire   [16:0] tmp_171_fu_2141_p1;
wire  signed [16:0] grp_fu_4566_p3;
wire   [10:0] arrayidx32_sum_1_3_fu_2150_p2;
wire   [10:0] arrayidx32_sum_1_4_fu_2160_p2;
wire   [7:0] add_ln127_20_fu_2182_p2;
wire   [7:0] mul_ln127_46_fu_2191_p0;
wire   [9:0] mul_ln127_46_fu_2191_p1;
wire   [16:0] mul_ln127_46_fu_2191_p2;
wire   [18:0] tmp_175_fu_2207_p1;
wire  signed [18:0] grp_fu_4575_p3;
wire   [18:0] tmp_176_fu_2216_p1;
wire  signed [18:0] grp_fu_4584_p3;
wire   [10:0] arrayidx32_sum_2_fu_2225_p2;
wire   [10:0] arrayidx32_sum_2_1_fu_2235_p2;
wire   [5:0] add_ln127_14_fu_2245_p2;
wire   [7:0] add_ln127_22_fu_2263_p2;
wire   [7:0] mul_ln127_47_fu_2272_p0;
wire   [9:0] mul_ln127_47_fu_2272_p1;
wire   [16:0] mul_ln127_47_fu_2272_p2;
wire   [20:0] tmp_196_fu_2288_p1;
wire  signed [20:0] grp_fu_4593_p3;
wire   [20:0] tmp_198_fu_2297_p1;
wire  signed [20:0] grp_fu_4602_p3;
wire   [10:0] arrayidx32_sum_2_2_fu_2306_p2;
wire   [10:0] arrayidx32_sum_2_3_fu_2316_p2;
wire   [6:0] add_ln127_18_fu_2329_p2;
wire   [7:0] add_ln127_26_fu_2348_p2;
wire   [7:0] mul_ln127_48_fu_2357_p0;
wire   [9:0] mul_ln127_48_fu_2357_p1;
wire   [16:0] mul_ln127_48_fu_2357_p2;
wire   [20:0] tmp_201_fu_2373_p1;
wire  signed [20:0] grp_fu_4611_p3;
wire   [10:0] arrayidx32_sum_2_4_fu_2382_p2;
wire   [10:0] arrayidx32_sum_3_fu_2392_p2;
wire   [6:0] add_ln127_24_fu_2408_p2;
wire   [8:0] zext_ln127_30_cast_fu_2420_p3;
wire   [8:0] mul_ln127_51_fu_2431_p0;
wire   [10:0] mul_ln127_51_fu_2431_p1;
wire   [18:0] mul_ln127_51_fu_2431_p2;
wire   [10:0] arrayidx32_sum_3_1_fu_2447_p2;
wire   [10:0] arrayidx32_sum_3_2_fu_2457_p2;
wire   [6:0] add_ln127_28_fu_2473_p2;
wire   [8:0] add_ln127_39_fu_2485_p2;
wire   [8:0] mul_ln127_52_fu_2494_p0;
wire   [10:0] mul_ln127_52_fu_2494_p1;
wire   [18:0] mul_ln127_52_fu_2494_p2;
wire   [10:0] arrayidx32_sum_3_3_fu_2510_p2;
wire   [10:0] arrayidx32_sum_3_4_fu_2520_p2;
wire   [8:0] add_ln127_41_fu_2542_p2;
wire   [8:0] mul_ln127_53_fu_2551_p0;
wire   [10:0] mul_ln127_53_fu_2551_p1;
wire   [18:0] mul_ln127_53_fu_2551_p2;
wire   [10:0] arrayidx32_sum_4_fu_2575_p2;
wire   [10:0] arrayidx32_sum_4_1_fu_2585_p2;
wire   [1:0] grp_fu_1854_p2;
wire   [15:0] tmp_59_fu_2599_p7;
wire  signed [15:0] tmp_59_fu_2599_p9;
wire   [15:0] tmp_60_fu_2626_p7;
wire  signed [15:0] tmp_60_fu_2626_p9;
wire   [23:0] mul_ln127_fu_2620_p2;
wire   [15:0] tmp_61_fu_2657_p7;
wire   [15:0] tmp_62_fu_2674_p7;
wire   [15:0] tmp_63_fu_2691_p7;
wire   [15:0] tmp_64_fu_2708_p7;
wire   [15:0] tmp_65_fu_2725_p7;
wire   [15:0] tmp_66_fu_2742_p7;
wire   [15:0] tmp_67_fu_2759_p7;
wire   [15:0] tmp_68_fu_2776_p7;
wire   [15:0] tmp_69_fu_2793_p7;
wire   [15:0] tmp_70_fu_2810_p7;
wire   [15:0] tmp_71_fu_2827_p7;
wire   [15:0] tmp_72_fu_2844_p7;
wire   [15:0] tmp_73_fu_2861_p7;
wire   [15:0] tmp_74_fu_2878_p7;
wire   [15:0] tmp_75_fu_2895_p7;
wire   [15:0] tmp_76_fu_2915_p7;
wire   [6:0] add_ln127_34_fu_2935_p2;
wire   [10:0] arrayidx32_sum_4_2_fu_2957_p2;
wire   [15:0] tmp_77_fu_2973_p7;
wire   [7:0] add_ln127_37_fu_2992_p2;
wire   [8:0] add_ln127_45_fu_3011_p2;
wire   [8:0] mul_ln127_54_fu_3020_p0;
wire   [10:0] mul_ln127_54_fu_3020_p1;
wire   [18:0] mul_ln127_54_fu_3020_p2;
wire   [7:0] add_ln127_43_fu_3056_p2;
wire   [7:0] add_ln127_49_fu_3068_p2;
wire  signed [8:0] sext_ln127_80_fu_3073_p1;
wire   [8:0] mul_ln127_55_fu_3081_p0;
wire   [10:0] mul_ln127_55_fu_3081_p1;
wire   [18:0] mul_ln127_55_fu_3081_p2;
wire  signed [23:0] tmp_146_fu_3101_p1;
wire   [23:0] grp_fu_4619_p3;
wire   [15:0] tmp_146_fu_3101_p4;
wire   [7:0] add_ln127_47_fu_3127_p2;
wire   [7:0] add_ln127_51_fu_3139_p2;
wire  signed [8:0] sext_ln127_81_fu_3144_p1;
wire   [8:0] mul_ln127_56_fu_3152_p0;
wire   [10:0] mul_ln127_56_fu_3152_p1;
wire   [18:0] mul_ln127_56_fu_3152_p2;
wire  signed [23:0] tmp_147_fu_3171_p1;
wire   [23:0] grp_fu_4628_p3;
wire   [15:0] tmp_147_fu_3171_p4;
wire   [7:0] add_ln127_55_fu_3203_p2;
wire  signed [8:0] sext_ln127_82_fu_3208_p1;
wire   [8:0] mul_ln127_57_fu_3216_p0;
wire   [10:0] mul_ln127_57_fu_3216_p1;
wire   [18:0] mul_ln127_57_fu_3216_p2;
wire  signed [23:0] tmp_148_fu_3236_p1;
wire   [23:0] grp_fu_4637_p3;
wire   [15:0] tmp_148_fu_3236_p4;
wire   [7:0] add_ln127_53_fu_3256_p2;
wire   [9:0] add_ln127_69_fu_3274_p2;
wire   [9:0] mul_ln127_61_fu_3283_p0;
wire   [11:0] mul_ln127_61_fu_3283_p1;
wire   [20:0] mul_ln127_61_fu_3283_p2;
wire  signed [23:0] tmp_149_fu_3302_p1;
wire   [23:0] grp_fu_4646_p3;
wire   [15:0] tmp_149_fu_3302_p4;
wire   [7:0] add_ln127_57_fu_3322_p2;
wire   [9:0] add_ln127_71_fu_3340_p2;
wire   [9:0] mul_ln127_62_fu_3349_p0;
wire   [11:0] mul_ln127_62_fu_3349_p1;
wire   [20:0] mul_ln127_62_fu_3349_p2;
wire  signed [23:0] tmp_150_fu_3369_p1;
wire   [23:0] grp_fu_4655_p3;
wire   [15:0] tmp_150_fu_3369_p4;
wire   [7:0] add_ln127_63_fu_3395_p2;
wire   [9:0] add_ln127_75_fu_3407_p2;
wire   [9:0] mul_ln127_63_fu_3416_p0;
wire   [11:0] mul_ln127_63_fu_3416_p1;
wire   [20:0] mul_ln127_63_fu_3416_p2;
wire  signed [23:0] tmp_151_fu_3435_p1;
wire   [23:0] grp_fu_4664_p3;
wire   [15:0] tmp_151_fu_3435_p4;
wire   [6:0] add_ln127_67_fu_3461_p2;
wire  signed [7:0] sext_ln127_83_fu_3466_p1;
wire  signed [23:0] tmp_152_fu_3477_p1;
wire   [23:0] grp_fu_4673_p3;
wire   [15:0] tmp_152_fu_3477_p4;
wire  signed [23:0] tmp_153_fu_3509_p1;
wire   [23:0] grp_fu_4682_p3;
wire   [15:0] tmp_153_fu_3509_p4;
wire   [6:0] add_ln127_73_fu_3529_p2;
wire  signed [7:0] sext_ln127_84_fu_3534_p1;
wire  signed [23:0] tmp_154_fu_3554_p1;
wire   [23:0] grp_fu_4691_p3;
wire   [15:0] tmp_97_fu_3566_p7;
wire   [15:0] tmp_98_fu_3585_p7;
wire  signed [23:0] tmp_155_fu_3620_p1;
wire   [23:0] grp_fu_4700_p3;
wire   [15:0] tmp_155_fu_3620_p4;
wire  signed [23:0] tmp_156_fu_3643_p1;
wire   [23:0] grp_fu_4709_p3;
wire   [15:0] tmp_156_fu_3643_p4;
wire  signed [23:0] tmp_157_fu_3666_p1;
wire   [23:0] grp_fu_4718_p3;
wire   [15:0] tmp_157_fu_3666_p4;
wire  signed [23:0] tmp_158_fu_3689_p1;
wire   [23:0] grp_fu_4727_p3;
wire   [15:0] tmp_158_fu_3689_p4;
wire  signed [23:0] tmp_159_fu_3712_p1;
wire   [23:0] grp_fu_4736_p3;
wire   [15:0] tmp_159_fu_3712_p4;
wire  signed [23:0] tmp_160_fu_3735_p1;
wire   [23:0] grp_fu_4745_p3;
wire   [15:0] tmp_160_fu_3735_p4;
wire  signed [23:0] tmp_161_fu_3758_p1;
wire   [23:0] grp_fu_4754_p3;
wire   [15:0] tmp_161_fu_3758_p4;
wire  signed [23:0] tmp_162_fu_3781_p1;
wire   [23:0] grp_fu_4763_p3;
wire   [15:0] tmp_162_fu_3781_p4;
wire  signed [23:0] tmp_178_fu_3804_p1;
wire   [23:0] grp_fu_4772_p3;
wire   [15:0] tmp_178_fu_3804_p4;
wire   [10:0] arrayidx32_sum_4_3_fu_3827_p2;
wire  signed [23:0] tmp_179_fu_3837_p1;
wire   [23:0] grp_fu_4781_p3;
wire   [15:0] tmp_179_fu_3837_p4;
wire   [10:0] arrayidx32_sum_4_4_fu_3861_p2;
wire   [10:0] arrayidx32_sum_5_fu_3871_p2;
wire  signed [23:0] tmp_181_fu_3881_p1;
wire   [23:0] grp_fu_4790_p3;
wire   [15:0] tmp_181_fu_3881_p4;
wire   [10:0] arrayidx32_sum_5_1_fu_3905_p2;
wire   [10:0] arrayidx32_sum_5_2_fu_3915_p2;
wire  signed [23:0] tmp_183_fu_3925_p1;
wire   [23:0] grp_fu_4799_p3;
wire   [15:0] tmp_183_fu_3925_p4;
wire   [10:0] arrayidx32_sum_5_3_fu_3949_p2;
wire   [10:0] arrayidx32_sum_5_4_fu_3959_p2;
wire  signed [23:0] tmp_184_fu_3969_p1;
wire   [23:0] grp_fu_4808_p3;
wire   [15:0] tmp_184_fu_3969_p4;
wire   [10:0] arrayidx32_sum_6_fu_3993_p2;
wire   [10:0] arrayidx32_sum_6_1_fu_4003_p2;
wire  signed [23:0] tmp_186_fu_4013_p1;
wire   [23:0] grp_fu_4817_p3;
wire   [15:0] tmp_186_fu_4013_p4;
wire   [10:0] arrayidx32_sum_6_2_fu_4037_p2;
wire   [10:0] arrayidx32_sum_6_3_fu_4047_p2;
wire  signed [23:0] tmp_187_fu_4057_p1;
wire   [23:0] grp_fu_4826_p3;
wire   [15:0] tmp_187_fu_4057_p4;
wire   [10:0] arrayidx32_sum_6_4_fu_4081_p2;
wire   [10:0] arrayidx32_sum_7_fu_4091_p2;
wire  signed [23:0] tmp_189_fu_4101_p1;
wire   [23:0] grp_fu_4835_p3;
wire   [15:0] tmp_189_fu_4101_p4;
wire   [10:0] arrayidx32_sum_7_1_fu_4125_p2;
wire   [10:0] arrayidx32_sum_7_2_fu_4135_p2;
wire  signed [23:0] tmp_191_fu_4145_p1;
wire   [23:0] grp_fu_4844_p3;
wire   [15:0] tmp_191_fu_4145_p4;
wire   [10:0] arrayidx32_sum_7_3_fu_4165_p2;
wire   [10:0] arrayidx32_sum_7_4_fu_4175_p2;
wire  signed [23:0] tmp_192_fu_4185_p1;
wire   [23:0] grp_fu_4853_p3;
wire   [15:0] tmp_192_fu_4185_p4;
wire   [10:0] n_8_cast79_fu_4202_p1;
wire   [10:0] arrayidx31_sum_fu_4205_p2;
wire   [8:0] tmp_164_fu_4223_p3;
wire   [10:0] p_shl_fu_4216_p3;
wire   [10:0] p_shl138_fu_4230_p1;
wire  signed [23:0] tmp_194_fu_4243_p1;
wire   [23:0] grp_fu_4862_p3;
wire   [15:0] tmp_194_fu_4243_p4;
wire   [10:0] zext_ln121_fu_4240_p1;
wire   [10:0] empty_213_fu_4234_p2;
wire  signed [23:0] tmp_195_fu_4266_p1;
wire   [23:0] grp_fu_4871_p3;
wire  signed [23:0] tmp_197_fu_4307_p1;
wire   [23:0] grp_fu_4880_p3;
wire   [15:0] tmp_197_fu_4307_p4;
wire  signed [23:0] tmp_199_fu_4331_p1;
wire   [23:0] grp_fu_4889_p3;
wire   [15:0] tmp_199_fu_4331_p4;
wire  signed [23:0] tmp_200_fu_4354_p1;
wire   [23:0] grp_fu_4898_p3;
wire   [15:0] tmp_200_fu_4354_p4;
wire  signed [23:0] tmp_202_fu_4377_p1;
wire   [23:0] grp_fu_4907_p3;
wire   [15:0] tmp_202_fu_4377_p4;
wire  signed [23:0] tmp_203_fu_4400_p1;
wire   [23:0] grp_fu_4916_p3;
wire   [15:0] tmp_203_fu_4400_p4;
wire  signed [23:0] tmp_205_fu_4423_p1;
wire   [23:0] grp_fu_4925_p3;
wire   [15:0] tmp_205_fu_4423_p4;
wire  signed [23:0] tmp_207_fu_4446_p1;
wire   [23:0] grp_fu_4934_p3;
wire   [15:0] tmp_207_fu_4446_p4;
wire  signed [23:0] tmp_208_fu_4466_p1;
wire   [23:0] grp_fu_4943_p3;
wire   [15:0] tmp_208_fu_4466_p4;
wire  signed [23:0] tmp_210_fu_4483_p1;
wire   [23:0] grp_fu_4952_p3;
wire   [15:0] tmp_210_fu_4483_p4;
wire  signed [23:0] trunc_ln_fu_4503_p1;
wire   [23:0] grp_fu_4961_p3;
wire  signed [15:0] trunc_ln_fu_4503_p4;
wire  signed [16:0] sext_ln129_fu_4512_p1;
wire  signed [16:0] conv_i_i16_i86_i227_fu_4500_p1;
wire   [16:0] add_ln129_fu_4516_p2;
wire   [0:0] tmp_211_fu_4522_p3;
wire   [15:0] add_ln129_2_fu_4534_p2;
wire   [6:0] grp_fu_4548_p0;
wire   [6:0] grp_fu_4548_p1;
wire   [8:0] grp_fu_4548_p2;
wire   [6:0] grp_fu_4557_p0;
wire   [6:0] grp_fu_4557_p1;
wire   [8:0] grp_fu_4557_p2;
wire   [6:0] grp_fu_4566_p0;
wire   [6:0] grp_fu_4566_p1;
wire   [8:0] grp_fu_4566_p2;
wire   [6:0] grp_fu_4575_p0;
wire   [7:0] grp_fu_4575_p1;
wire   [9:0] grp_fu_4575_p2;
wire   [6:0] grp_fu_4584_p0;
wire   [7:0] grp_fu_4584_p1;
wire   [9:0] grp_fu_4584_p2;
wire   [6:0] grp_fu_4593_p0;
wire   [8:0] grp_fu_4593_p1;
wire   [10:0] grp_fu_4593_p2;
wire   [6:0] grp_fu_4602_p0;
wire   [8:0] grp_fu_4602_p1;
wire   [10:0] grp_fu_4602_p2;
wire   [6:0] grp_fu_4611_p0;
wire   [8:0] grp_fu_4611_p1;
wire   [10:0] grp_fu_4611_p2;
wire   [23:0] grp_fu_4619_p2;
wire   [23:0] grp_fu_4628_p2;
wire   [23:0] grp_fu_4637_p2;
wire   [23:0] grp_fu_4646_p2;
wire   [23:0] grp_fu_4655_p2;
wire   [23:0] grp_fu_4664_p2;
wire   [23:0] grp_fu_4673_p2;
wire   [23:0] grp_fu_4682_p2;
wire   [23:0] grp_fu_4691_p2;
wire   [23:0] grp_fu_4700_p2;
wire   [23:0] grp_fu_4709_p2;
wire   [23:0] grp_fu_4718_p2;
wire   [23:0] grp_fu_4727_p2;
wire   [23:0] grp_fu_4736_p2;
wire   [23:0] grp_fu_4745_p2;
wire   [23:0] grp_fu_4754_p2;
wire   [23:0] grp_fu_4763_p2;
wire   [23:0] grp_fu_4772_p2;
wire   [23:0] grp_fu_4781_p2;
wire   [23:0] grp_fu_4790_p2;
wire   [23:0] grp_fu_4799_p2;
wire   [23:0] grp_fu_4808_p2;
wire   [23:0] grp_fu_4817_p2;
wire   [23:0] grp_fu_4826_p2;
wire   [23:0] grp_fu_4835_p2;
wire   [23:0] grp_fu_4844_p2;
wire   [23:0] grp_fu_4853_p2;
wire   [23:0] grp_fu_4862_p2;
wire   [23:0] grp_fu_4871_p2;
wire   [23:0] grp_fu_4880_p2;
wire   [23:0] grp_fu_4889_p2;
wire   [23:0] grp_fu_4898_p2;
wire   [23:0] grp_fu_4907_p2;
wire   [23:0] grp_fu_4916_p2;
wire   [23:0] grp_fu_4925_p2;
wire   [23:0] grp_fu_4934_p2;
wire   [23:0] grp_fu_4943_p2;
wire   [23:0] grp_fu_4952_p2;
wire   [23:0] grp_fu_4961_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_condition_exit_pp0_iter1_stage13;
reg    ap_idle_pp0_0to0;
reg   [20:0] ap_NS_fsm;
wire    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to2;
wire    ap_block_pp0_stage1_subdone;
wire    ap_block_pp0_stage2_subdone;
wire    ap_block_pp0_stage3_subdone;
wire    ap_block_pp0_stage4_subdone;
wire    ap_block_pp0_stage5_subdone;
wire    ap_block_pp0_stage6_subdone;
wire    ap_block_pp0_stage7_subdone;
wire    ap_block_pp0_stage8_subdone;
wire    ap_block_pp0_stage9_subdone;
wire    ap_block_pp0_stage10_subdone;
wire    ap_block_pp0_stage11_subdone;
wire    ap_block_pp0_stage12_subdone;
wire    ap_block_pp0_stage14_subdone;
wire    ap_block_pp0_stage15_subdone;
wire    ap_block_pp0_stage16_subdone;
wire    ap_block_pp0_stage17_subdone;
wire    ap_block_pp0_stage18_subdone;
wire    ap_block_pp0_stage19_subdone;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire   [14:0] mul_ln121_fu_1989_p00;
wire   [14:0] mul_ln127_40_fu_1870_p00;
wire   [14:0] mul_ln127_41_fu_1940_p00;
wire   [14:0] mul_ln127_42_fu_2088_p00;
wire   [16:0] mul_ln127_46_fu_2191_p00;
wire   [16:0] mul_ln127_47_fu_2272_p00;
wire   [16:0] mul_ln127_48_fu_2357_p00;
wire   [18:0] mul_ln127_51_fu_2431_p00;
wire   [18:0] mul_ln127_52_fu_2494_p00;
wire   [18:0] mul_ln127_53_fu_2551_p00;
wire   [18:0] mul_ln127_54_fu_3020_p00;
wire   [18:0] mul_ln127_55_fu_3081_p00;
wire   [18:0] mul_ln127_56_fu_3152_p00;
wire   [18:0] mul_ln127_57_fu_3216_p00;
wire   [20:0] mul_ln127_61_fu_3283_p00;
wire   [20:0] mul_ln127_62_fu_3349_p00;
wire   [20:0] mul_ln127_63_fu_3416_p00;
wire  signed [1:0] grp_fu_1635_p1;
wire   [1:0] grp_fu_1635_p3;
wire   [1:0] grp_fu_1635_p5;
wire   [1:0] grp_fu_1654_p1;
wire   [1:0] grp_fu_1654_p3;
wire  signed [1:0] grp_fu_1654_p5;
wire   [1:0] grp_fu_1673_p1;
wire  signed [1:0] grp_fu_1673_p3;
wire   [1:0] grp_fu_1673_p5;
wire   [1:0] tmp_59_fu_2599_p1;
wire   [1:0] tmp_59_fu_2599_p3;
wire  signed [1:0] tmp_59_fu_2599_p5;
wire  signed [1:0] tmp_60_fu_2626_p1;
wire   [1:0] tmp_60_fu_2626_p3;
wire   [1:0] tmp_60_fu_2626_p5;
wire   [1:0] tmp_61_fu_2657_p1;
wire  signed [1:0] tmp_61_fu_2657_p3;
wire   [1:0] tmp_61_fu_2657_p5;
wire   [1:0] tmp_62_fu_2674_p1;
wire   [1:0] tmp_62_fu_2674_p3;
wire  signed [1:0] tmp_62_fu_2674_p5;
wire  signed [1:0] tmp_63_fu_2691_p1;
wire   [1:0] tmp_63_fu_2691_p3;
wire   [1:0] tmp_63_fu_2691_p5;
wire   [1:0] tmp_64_fu_2708_p1;
wire   [1:0] tmp_64_fu_2708_p3;
wire  signed [1:0] tmp_64_fu_2708_p5;
wire  signed [1:0] tmp_65_fu_2725_p1;
wire   [1:0] tmp_65_fu_2725_p3;
wire   [1:0] tmp_65_fu_2725_p5;
wire   [1:0] tmp_66_fu_2742_p1;
wire  signed [1:0] tmp_66_fu_2742_p3;
wire   [1:0] tmp_66_fu_2742_p5;
wire   [1:0] tmp_67_fu_2759_p1;
wire   [1:0] tmp_67_fu_2759_p3;
wire  signed [1:0] tmp_67_fu_2759_p5;
wire  signed [1:0] tmp_68_fu_2776_p1;
wire   [1:0] tmp_68_fu_2776_p3;
wire   [1:0] tmp_68_fu_2776_p5;
wire   [1:0] tmp_69_fu_2793_p1;
wire   [1:0] tmp_69_fu_2793_p3;
wire  signed [1:0] tmp_69_fu_2793_p5;
wire  signed [1:0] tmp_70_fu_2810_p1;
wire   [1:0] tmp_70_fu_2810_p3;
wire   [1:0] tmp_70_fu_2810_p5;
wire   [1:0] tmp_71_fu_2827_p1;
wire  signed [1:0] tmp_71_fu_2827_p3;
wire   [1:0] tmp_71_fu_2827_p5;
wire   [1:0] tmp_72_fu_2844_p1;
wire   [1:0] tmp_72_fu_2844_p3;
wire  signed [1:0] tmp_72_fu_2844_p5;
wire  signed [1:0] tmp_73_fu_2861_p1;
wire   [1:0] tmp_73_fu_2861_p3;
wire   [1:0] tmp_73_fu_2861_p5;
wire   [1:0] tmp_74_fu_2878_p1;
wire   [1:0] tmp_74_fu_2878_p3;
wire  signed [1:0] tmp_74_fu_2878_p5;
wire  signed [1:0] tmp_75_fu_2895_p1;
wire   [1:0] tmp_75_fu_2895_p3;
wire   [1:0] tmp_75_fu_2895_p5;
wire   [1:0] tmp_76_fu_2915_p1;
wire  signed [1:0] tmp_76_fu_2915_p3;
wire   [1:0] tmp_76_fu_2915_p5;
wire   [1:0] tmp_77_fu_2973_p1;
wire   [1:0] tmp_77_fu_2973_p3;
wire  signed [1:0] tmp_77_fu_2973_p5;
wire   [1:0] tmp_97_fu_3566_p1;
wire   [1:0] tmp_97_fu_3566_p3;
wire  signed [1:0] tmp_97_fu_3566_p5;
wire  signed [1:0] tmp_98_fu_3585_p1;
wire   [1:0] tmp_98_fu_3585_p3;
wire   [1:0] tmp_98_fu_3585_p5;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 21'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 y_fu_286 = 7'd0;
#0 n_fu_290 = 5'd0;
#0 indvar_flatten65_fu_294 = 11'd0;
#0 ap_done_reg = 1'b0;
end

(* dissolve_hierarchy = "yes" *) CNN_sparsemux_7_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h2 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h0 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h1 ),
    .din2_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_7_2_16_1_1_U249(
    .din0(OutPadConv4_q0),
    .din1(OutPadConv4_1_q0),
    .din2(OutPadConv4_2_q0),
    .def(grp_fu_1635_p7),
    .sel(trunc_ln121_reg_5862),
    .dout(grp_fu_1635_p9)
);

(* dissolve_hierarchy = "yes" *) CNN_sparsemux_7_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_7_2_16_1_1_U250(
    .din0(OutPadConv4_q0),
    .din1(OutPadConv4_1_q0),
    .din2(OutPadConv4_2_q0),
    .def(grp_fu_1654_p7),
    .sel(trunc_ln121_reg_5862),
    .dout(grp_fu_1654_p9)
);

(* dissolve_hierarchy = "yes" *) CNN_sparsemux_7_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h1 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h2 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h0 ),
    .din2_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_7_2_16_1_1_U251(
    .din0(OutPadConv4_q0),
    .din1(OutPadConv4_1_q0),
    .din2(OutPadConv4_2_q0),
    .def(grp_fu_1673_p7),
    .sel(trunc_ln121_reg_5862),
    .dout(grp_fu_1673_p9)
);

CNN_urem_7ns_3ns_2_11_1 #(
    .ID( 1 ),
    .NUM_STAGE( 11 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 2 ))
urem_7ns_3ns_2_11_1_U252(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(select_ln119_fu_1766_p3),
    .din1(grp_fu_1854_p1),
    .ce(1'b1),
    .dout(grp_fu_1854_p2)
);

CNN_mul_7ns_9ns_15_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 15 ))
mul_7ns_9ns_15_1_1_U253(
    .din0(mul_ln127_40_fu_1870_p0),
    .din1(mul_ln127_40_fu_1870_p1),
    .dout(mul_ln127_40_fu_1870_p2)
);

CNN_mul_7ns_9ns_15_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 15 ))
mul_7ns_9ns_15_1_1_U254(
    .din0(mul_ln127_41_fu_1940_p0),
    .din1(mul_ln127_41_fu_1940_p1),
    .dout(mul_ln127_41_fu_1940_p2)
);

CNN_mul_7ns_9ns_15_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 15 ))
mul_7ns_9ns_15_1_1_U255(
    .din0(mul_ln121_fu_1989_p0),
    .din1(mul_ln121_fu_1989_p1),
    .dout(mul_ln121_fu_1989_p2)
);

CNN_mul_7ns_9ns_15_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 15 ))
mul_7ns_9ns_15_1_1_U256(
    .din0(mul_ln127_42_fu_2088_p0),
    .din1(mul_ln127_42_fu_2088_p1),
    .dout(mul_ln127_42_fu_2088_p2)
);

CNN_mul_8ns_10ns_17_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 17 ))
mul_8ns_10ns_17_1_1_U257(
    .din0(mul_ln127_46_fu_2191_p0),
    .din1(mul_ln127_46_fu_2191_p1),
    .dout(mul_ln127_46_fu_2191_p2)
);

CNN_mul_8ns_10ns_17_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 17 ))
mul_8ns_10ns_17_1_1_U258(
    .din0(mul_ln127_47_fu_2272_p0),
    .din1(mul_ln127_47_fu_2272_p1),
    .dout(mul_ln127_47_fu_2272_p2)
);

CNN_mul_8ns_10ns_17_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 17 ))
mul_8ns_10ns_17_1_1_U259(
    .din0(mul_ln127_48_fu_2357_p0),
    .din1(mul_ln127_48_fu_2357_p1),
    .dout(mul_ln127_48_fu_2357_p2)
);

CNN_mul_9ns_11ns_19_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 19 ))
mul_9ns_11ns_19_1_1_U260(
    .din0(mul_ln127_51_fu_2431_p0),
    .din1(mul_ln127_51_fu_2431_p1),
    .dout(mul_ln127_51_fu_2431_p2)
);

CNN_mul_9ns_11ns_19_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 19 ))
mul_9ns_11ns_19_1_1_U261(
    .din0(mul_ln127_52_fu_2494_p0),
    .din1(mul_ln127_52_fu_2494_p1),
    .dout(mul_ln127_52_fu_2494_p2)
);

CNN_mul_9ns_11ns_19_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 19 ))
mul_9ns_11ns_19_1_1_U262(
    .din0(mul_ln127_53_fu_2551_p0),
    .din1(mul_ln127_53_fu_2551_p1),
    .dout(mul_ln127_53_fu_2551_p2)
);

(* dissolve_hierarchy = "yes" *) CNN_sparsemux_7_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_7_2_16_1_1_U263(
    .din0(OutPadConv4_load_reg_5228),
    .din1(OutPadConv4_1_load_reg_5233),
    .din2(OutPadConv4_2_load_reg_5238),
    .def(tmp_59_fu_2599_p7),
    .sel(trunc_ln121_fu_2595_p1),
    .dout(tmp_59_fu_2599_p9)
);

CNN_mul_16s_16s_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 24 ))
mul_16s_16s_24_1_1_U264(
    .din0(tmp_59_fu_2599_p9),
    .din1(reg_1702),
    .dout(mul_ln127_fu_2620_p2)
);

(* dissolve_hierarchy = "yes" *) CNN_sparsemux_7_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h2 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h0 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h1 ),
    .din2_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_7_2_16_1_1_U265(
    .din0(OutPadConv4_load_1_reg_5112),
    .din1(OutPadConv4_1_load_1_reg_5117),
    .din2(OutPadConv4_2_load_1_reg_5122),
    .def(tmp_60_fu_2626_p7),
    .sel(trunc_ln121_fu_2595_p1),
    .dout(tmp_60_fu_2626_p9)
);

(* dissolve_hierarchy = "yes" *) CNN_sparsemux_7_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h1 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h2 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h0 ),
    .din2_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_7_2_16_1_1_U266(
    .din0(OutPadConv4_load_2_reg_5183),
    .din1(OutPadConv4_1_load_2_reg_5188),
    .din2(OutPadConv4_2_load_2_reg_5193),
    .def(tmp_61_fu_2657_p7),
    .sel(trunc_ln121_fu_2595_p1),
    .dout(tmp_61_fu_2657_p9)
);

(* dissolve_hierarchy = "yes" *) CNN_sparsemux_7_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_7_2_16_1_1_U267(
    .din0(OutPadConv4_load_3_reg_5243),
    .din1(OutPadConv4_1_load_3_reg_5248),
    .din2(OutPadConv4_2_load_3_reg_5253),
    .def(tmp_62_fu_2674_p7),
    .sel(trunc_ln121_fu_2595_p1),
    .dout(tmp_62_fu_2674_p9)
);

(* dissolve_hierarchy = "yes" *) CNN_sparsemux_7_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h2 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h0 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h1 ),
    .din2_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_7_2_16_1_1_U268(
    .din0(OutPadConv4_load_4_reg_5318),
    .din1(OutPadConv4_1_load_4_reg_5323),
    .din2(OutPadConv4_2_load_4_reg_5328),
    .def(tmp_63_fu_2691_p7),
    .sel(trunc_ln121_fu_2595_p1),
    .dout(tmp_63_fu_2691_p9)
);

(* dissolve_hierarchy = "yes" *) CNN_sparsemux_7_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_7_2_16_1_1_U269(
    .din0(OutPadConv4_load_5_reg_5333),
    .din1(OutPadConv4_1_load_5_reg_5338),
    .din2(OutPadConv4_2_load_5_reg_5343),
    .def(tmp_64_fu_2708_p7),
    .sel(trunc_ln121_fu_2595_p1),
    .dout(tmp_64_fu_2708_p9)
);

(* dissolve_hierarchy = "yes" *) CNN_sparsemux_7_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h2 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h0 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h1 ),
    .din2_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_7_2_16_1_1_U270(
    .din0(OutPadConv4_load_6_reg_5408),
    .din1(OutPadConv4_1_load_6_reg_5413),
    .din2(OutPadConv4_2_load_6_reg_5418),
    .def(tmp_65_fu_2725_p7),
    .sel(trunc_ln121_fu_2595_p1),
    .dout(tmp_65_fu_2725_p9)
);

(* dissolve_hierarchy = "yes" *) CNN_sparsemux_7_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h1 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h2 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h0 ),
    .din2_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_7_2_16_1_1_U271(
    .din0(OutPadConv4_load_7_reg_5423),
    .din1(OutPadConv4_1_load_7_reg_5428),
    .din2(OutPadConv4_2_load_7_reg_5433),
    .def(tmp_66_fu_2742_p7),
    .sel(trunc_ln121_fu_2595_p1),
    .dout(tmp_66_fu_2742_p9)
);

(* dissolve_hierarchy = "yes" *) CNN_sparsemux_7_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_7_2_16_1_1_U272(
    .din0(OutPadConv4_load_8_reg_5512),
    .din1(OutPadConv4_1_load_8_reg_5517),
    .din2(OutPadConv4_2_load_8_reg_5522),
    .def(tmp_67_fu_2759_p7),
    .sel(trunc_ln121_fu_2595_p1),
    .dout(tmp_67_fu_2759_p9)
);

(* dissolve_hierarchy = "yes" *) CNN_sparsemux_7_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h2 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h0 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h1 ),
    .din2_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_7_2_16_1_1_U273(
    .din0(OutPadConv4_load_9_reg_5527),
    .din1(OutPadConv4_1_load_9_reg_5532),
    .din2(OutPadConv4_2_load_9_reg_5537),
    .def(tmp_68_fu_2776_p7),
    .sel(trunc_ln121_fu_2595_p1),
    .dout(tmp_68_fu_2776_p9)
);

(* dissolve_hierarchy = "yes" *) CNN_sparsemux_7_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_7_2_16_1_1_U274(
    .din0(OutPadConv4_load_10_reg_5602),
    .din1(OutPadConv4_1_load_10_reg_5607),
    .din2(OutPadConv4_2_load_10_reg_5612),
    .def(tmp_69_fu_2793_p7),
    .sel(trunc_ln121_fu_2595_p1),
    .dout(tmp_69_fu_2793_p9)
);

(* dissolve_hierarchy = "yes" *) CNN_sparsemux_7_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h2 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h0 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h1 ),
    .din2_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_7_2_16_1_1_U275(
    .din0(OutPadConv4_load_11_reg_5617),
    .din1(OutPadConv4_1_load_11_reg_5622),
    .din2(OutPadConv4_2_load_11_reg_5627),
    .def(tmp_70_fu_2810_p7),
    .sel(trunc_ln121_fu_2595_p1),
    .dout(tmp_70_fu_2810_p9)
);

(* dissolve_hierarchy = "yes" *) CNN_sparsemux_7_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h1 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h2 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h0 ),
    .din2_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_7_2_16_1_1_U276(
    .din0(OutPadConv4_load_12_reg_5687),
    .din1(OutPadConv4_1_load_12_reg_5692),
    .din2(OutPadConv4_2_load_12_reg_5697),
    .def(tmp_71_fu_2827_p7),
    .sel(trunc_ln121_fu_2595_p1),
    .dout(tmp_71_fu_2827_p9)
);

(* dissolve_hierarchy = "yes" *) CNN_sparsemux_7_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_7_2_16_1_1_U277(
    .din0(OutPadConv4_load_13_reg_5702),
    .din1(OutPadConv4_1_load_13_reg_5707),
    .din2(OutPadConv4_2_load_13_reg_5712),
    .def(tmp_72_fu_2844_p7),
    .sel(trunc_ln121_fu_2595_p1),
    .dout(tmp_72_fu_2844_p9)
);

(* dissolve_hierarchy = "yes" *) CNN_sparsemux_7_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h2 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h0 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h1 ),
    .din2_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_7_2_16_1_1_U278(
    .din0(OutPadConv4_load_14_reg_5772),
    .din1(OutPadConv4_1_load_14_reg_5777),
    .din2(OutPadConv4_2_load_14_reg_5782),
    .def(tmp_73_fu_2861_p7),
    .sel(trunc_ln121_fu_2595_p1),
    .dout(tmp_73_fu_2861_p9)
);

(* dissolve_hierarchy = "yes" *) CNN_sparsemux_7_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_7_2_16_1_1_U279(
    .din0(OutPadConv4_load_15_reg_5787),
    .din1(OutPadConv4_1_load_15_reg_5792),
    .din2(OutPadConv4_2_load_15_reg_5797),
    .def(tmp_74_fu_2878_p7),
    .sel(trunc_ln121_fu_2595_p1),
    .dout(tmp_74_fu_2878_p9)
);

(* dissolve_hierarchy = "yes" *) CNN_sparsemux_7_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h2 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h0 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h1 ),
    .din2_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_7_2_16_1_1_U280(
    .din0(OutPadConv4_q1),
    .din1(OutPadConv4_1_q1),
    .din2(OutPadConv4_2_q1),
    .def(tmp_75_fu_2895_p7),
    .sel(trunc_ln121_fu_2595_p1),
    .dout(tmp_75_fu_2895_p9)
);

(* dissolve_hierarchy = "yes" *) CNN_sparsemux_7_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h1 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h2 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h0 ),
    .din2_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_7_2_16_1_1_U281(
    .din0(OutPadConv4_q0),
    .din1(OutPadConv4_1_q0),
    .din2(OutPadConv4_2_q0),
    .def(tmp_76_fu_2915_p7),
    .sel(trunc_ln121_fu_2595_p1),
    .dout(tmp_76_fu_2915_p9)
);

(* dissolve_hierarchy = "yes" *) CNN_sparsemux_7_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_7_2_16_1_1_U282(
    .din0(OutPadConv4_q1),
    .din1(OutPadConv4_1_q1),
    .din2(OutPadConv4_2_q1),
    .def(tmp_77_fu_2973_p7),
    .sel(trunc_ln121_reg_5862),
    .dout(tmp_77_fu_2973_p9)
);

CNN_mul_9ns_11ns_19_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 19 ))
mul_9ns_11ns_19_1_1_U283(
    .din0(mul_ln127_54_fu_3020_p0),
    .din1(mul_ln127_54_fu_3020_p1),
    .dout(mul_ln127_54_fu_3020_p2)
);

CNN_mul_9ns_11ns_19_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 19 ))
mul_9ns_11ns_19_1_1_U284(
    .din0(mul_ln127_55_fu_3081_p0),
    .din1(mul_ln127_55_fu_3081_p1),
    .dout(mul_ln127_55_fu_3081_p2)
);

CNN_mul_9ns_11ns_19_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 19 ))
mul_9ns_11ns_19_1_1_U285(
    .din0(mul_ln127_56_fu_3152_p0),
    .din1(mul_ln127_56_fu_3152_p1),
    .dout(mul_ln127_56_fu_3152_p2)
);

CNN_mul_9ns_11ns_19_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 19 ))
mul_9ns_11ns_19_1_1_U286(
    .din0(mul_ln127_57_fu_3216_p0),
    .din1(mul_ln127_57_fu_3216_p1),
    .dout(mul_ln127_57_fu_3216_p2)
);

CNN_mul_10ns_12ns_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 21 ))
mul_10ns_12ns_21_1_1_U287(
    .din0(mul_ln127_61_fu_3283_p0),
    .din1(mul_ln127_61_fu_3283_p1),
    .dout(mul_ln127_61_fu_3283_p2)
);

CNN_mul_10ns_12ns_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 21 ))
mul_10ns_12ns_21_1_1_U288(
    .din0(mul_ln127_62_fu_3349_p0),
    .din1(mul_ln127_62_fu_3349_p1),
    .dout(mul_ln127_62_fu_3349_p2)
);

CNN_mul_10ns_12ns_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 21 ))
mul_10ns_12ns_21_1_1_U289(
    .din0(mul_ln127_63_fu_3416_p0),
    .din1(mul_ln127_63_fu_3416_p1),
    .dout(mul_ln127_63_fu_3416_p2)
);

(* dissolve_hierarchy = "yes" *) CNN_sparsemux_7_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_7_2_16_1_1_U290(
    .din0(OutPadConv4_q0),
    .din1(OutPadConv4_1_q0),
    .din2(OutPadConv4_2_q0),
    .def(tmp_97_fu_3566_p7),
    .sel(trunc_ln121_reg_5862),
    .dout(tmp_97_fu_3566_p9)
);

(* dissolve_hierarchy = "yes" *) CNN_sparsemux_7_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h2 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h0 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h1 ),
    .din2_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_7_2_16_1_1_U291(
    .din0(OutPadConv4_q0),
    .din1(OutPadConv4_1_q0),
    .din2(OutPadConv4_2_q0),
    .def(tmp_98_fu_3585_p7),
    .sel(trunc_ln121_reg_5862),
    .dout(tmp_98_fu_3585_p9)
);

CNN_am_addmul_7ns_7ns_9ns_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 9 ),
    .dout_WIDTH( 17 ))
am_addmul_7ns_7ns_9ns_17_4_1_U292(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4548_p0),
    .din1(grp_fu_4548_p1),
    .din2(grp_fu_4548_p2),
    .ce(1'b1),
    .dout(grp_fu_4548_p3)
);

CNN_am_addmul_7ns_7ns_9ns_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 9 ),
    .dout_WIDTH( 17 ))
am_addmul_7ns_7ns_9ns_17_4_1_U293(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4557_p0),
    .din1(grp_fu_4557_p1),
    .din2(grp_fu_4557_p2),
    .ce(1'b1),
    .dout(grp_fu_4557_p3)
);

CNN_am_addmul_7ns_7ns_9ns_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 9 ),
    .dout_WIDTH( 17 ))
am_addmul_7ns_7ns_9ns_17_4_1_U294(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4566_p0),
    .din1(grp_fu_4566_p1),
    .din2(grp_fu_4566_p2),
    .ce(1'b1),
    .dout(grp_fu_4566_p3)
);

CNN_am_addmul_7ns_8ns_10ns_19_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 10 ),
    .dout_WIDTH( 19 ))
am_addmul_7ns_8ns_10ns_19_4_1_U295(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4575_p0),
    .din1(grp_fu_4575_p1),
    .din2(grp_fu_4575_p2),
    .ce(1'b1),
    .dout(grp_fu_4575_p3)
);

CNN_am_addmul_7ns_8ns_10ns_19_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 10 ),
    .dout_WIDTH( 19 ))
am_addmul_7ns_8ns_10ns_19_4_1_U296(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4584_p0),
    .din1(grp_fu_4584_p1),
    .din2(grp_fu_4584_p2),
    .ce(1'b1),
    .dout(grp_fu_4584_p3)
);

CNN_am_addmul_7ns_9ns_11ns_21_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 11 ),
    .dout_WIDTH( 21 ))
am_addmul_7ns_9ns_11ns_21_4_1_U297(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4593_p0),
    .din1(grp_fu_4593_p1),
    .din2(grp_fu_4593_p2),
    .ce(1'b1),
    .dout(grp_fu_4593_p3)
);

CNN_am_addmul_7ns_9ns_11ns_21_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 11 ),
    .dout_WIDTH( 21 ))
am_addmul_7ns_9ns_11ns_21_4_1_U298(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4602_p0),
    .din1(grp_fu_4602_p1),
    .din2(grp_fu_4602_p2),
    .ce(1'b1),
    .dout(grp_fu_4602_p3)
);

CNN_am_addmul_7ns_9ns_11ns_21_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 11 ),
    .dout_WIDTH( 21 ))
am_addmul_7ns_9ns_11ns_21_4_1_U299(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4611_p0),
    .din1(grp_fu_4611_p1),
    .din2(grp_fu_4611_p2),
    .ce(1'b1),
    .dout(grp_fu_4611_p3)
);

CNN_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U300(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_60_fu_2626_p9),
    .din1(reg_1692),
    .din2(grp_fu_4619_p2),
    .ce(1'b1),
    .dout(grp_fu_4619_p3)
);

CNN_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U301(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_61_reg_5882),
    .din1(reg_1697),
    .din2(grp_fu_4628_p2),
    .ce(1'b1),
    .dout(grp_fu_4628_p3)
);

CNN_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U302(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_62_reg_5887),
    .din1(reg_1707),
    .din2(grp_fu_4637_p2),
    .ce(1'b1),
    .dout(grp_fu_4637_p3)
);

CNN_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U303(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_63_reg_5892),
    .din1(reg_1711),
    .din2(grp_fu_4646_p2),
    .ce(1'b1),
    .dout(grp_fu_4646_p3)
);

CNN_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U304(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_64_reg_5897),
    .din1(Weights_load_93_reg_5213),
    .din2(grp_fu_4655_p2),
    .ce(1'b1),
    .dout(grp_fu_4655_p3)
);

CNN_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U305(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_65_reg_5902),
    .din1(reg_1715),
    .din2(grp_fu_4664_p2),
    .ce(1'b1),
    .dout(grp_fu_4664_p3)
);

CNN_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U306(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_66_reg_5907),
    .din1(Weights_load_95_reg_5303),
    .din2(grp_fu_4673_p2),
    .ce(1'b1),
    .dout(grp_fu_4673_p3)
);

CNN_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U307(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_67_reg_5912),
    .din1(reg_1720),
    .din2(grp_fu_4682_p2),
    .ce(1'b1),
    .dout(grp_fu_4682_p3)
);

CNN_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U308(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_68_reg_5917),
    .din1(Weights_load_97_reg_5393),
    .din2(grp_fu_4691_p2),
    .ce(1'b1),
    .dout(grp_fu_4691_p3)
);

CNN_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U309(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_69_reg_5922),
    .din1(Weights_load_98_reg_5483),
    .din2(grp_fu_4700_p2),
    .ce(1'b1),
    .dout(grp_fu_4700_p3)
);

CNN_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U310(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_70_reg_5927),
    .din1(Weights_load_99_reg_5488),
    .din2(grp_fu_4709_p2),
    .ce(1'b1),
    .dout(grp_fu_4709_p3)
);

CNN_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U311(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_71_reg_5932),
    .din1(Weights_load_100_reg_5582),
    .din2(grp_fu_4718_p2),
    .ce(1'b1),
    .dout(grp_fu_4718_p3)
);

CNN_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U312(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_72_reg_5937),
    .din1(Weights_load_101_reg_5587),
    .din2(grp_fu_4727_p2),
    .ce(1'b1),
    .dout(grp_fu_4727_p3)
);

CNN_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U313(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_73_reg_5942),
    .din1(Weights_load_102_reg_5667),
    .din2(grp_fu_4736_p2),
    .ce(1'b1),
    .dout(grp_fu_4736_p3)
);

CNN_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U314(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_74_reg_5947),
    .din1(Weights_load_103_reg_5672),
    .din2(grp_fu_4745_p2),
    .ce(1'b1),
    .dout(grp_fu_4745_p3)
);

CNN_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U315(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_75_reg_5952),
    .din1(Weights_load_104_reg_5752),
    .din2(grp_fu_4754_p2),
    .ce(1'b1),
    .dout(grp_fu_4754_p3)
);

CNN_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U316(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_76_reg_5957),
    .din1(Weights_load_105_reg_5757),
    .din2(grp_fu_4763_p2),
    .ce(1'b1),
    .dout(grp_fu_4763_p3)
);

CNN_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U317(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_77_reg_6026),
    .din1(Weights_load_106_reg_5842),
    .din2(grp_fu_4772_p2),
    .ce(1'b1),
    .dout(grp_fu_4772_p3)
);

CNN_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U318(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_78_reg_6031),
    .din1(Weights_load_107_reg_5847),
    .din2(grp_fu_4781_p2),
    .ce(1'b1),
    .dout(grp_fu_4781_p3)
);

CNN_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U319(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_79_reg_6091),
    .din1(Weights_load_108_reg_5997),
    .din2(grp_fu_4790_p2),
    .ce(1'b1),
    .dout(grp_fu_4790_p3)
);

CNN_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U320(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_80_reg_6096),
    .din1(Weights_load_109_reg_6002),
    .din2(grp_fu_4799_p2),
    .ce(1'b1),
    .dout(grp_fu_4799_p3)
);

CNN_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U321(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_81_reg_6151),
    .din1(Weights_load_110_reg_6076),
    .din2(grp_fu_4808_p2),
    .ce(1'b1),
    .dout(grp_fu_4808_p3)
);

CNN_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U322(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_82_reg_6156),
    .din1(Weights_q0),
    .din2(grp_fu_4817_p2),
    .ce(1'b1),
    .dout(grp_fu_4817_p3)
);

CNN_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U323(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_83_reg_6211),
    .din1(Weights_q1),
    .din2(grp_fu_4826_p2),
    .ce(1'b1),
    .dout(grp_fu_4826_p3)
);

CNN_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U324(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_84_reg_6216),
    .din1(reg_1692),
    .din2(grp_fu_4835_p2),
    .ce(1'b1),
    .dout(grp_fu_4835_p3)
);

CNN_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U325(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_85_reg_6271),
    .din1(reg_1692),
    .din2(grp_fu_4844_p2),
    .ce(1'b1),
    .dout(grp_fu_4844_p3)
);

CNN_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U326(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_86_reg_6276_pp0_iter1_reg),
    .din1(reg_1697),
    .din2(grp_fu_4853_p2),
    .ce(1'b1),
    .dout(grp_fu_4853_p3)
);

CNN_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U327(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_87_reg_6331_pp0_iter1_reg),
    .din1(reg_1692),
    .din2(grp_fu_4862_p2),
    .ce(1'b1),
    .dout(grp_fu_4862_p3)
);

CNN_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U328(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_88_reg_6336_pp0_iter1_reg),
    .din1(reg_1702),
    .din2(grp_fu_4871_p2),
    .ce(1'b1),
    .dout(grp_fu_4871_p3)
);

CNN_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U329(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_89_reg_6391_pp0_iter1_reg),
    .din1(reg_1697),
    .din2(grp_fu_4880_p2),
    .ce(1'b1),
    .dout(grp_fu_4880_p3)
);

CNN_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U330(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_90_reg_6396_pp0_iter1_reg),
    .din1(reg_1707),
    .din2(grp_fu_4889_p2),
    .ce(1'b1),
    .dout(grp_fu_4889_p3)
);

CNN_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U331(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_91_reg_6451_pp0_iter1_reg),
    .din1(reg_1711),
    .din2(grp_fu_4898_p2),
    .ce(1'b1),
    .dout(grp_fu_4898_p3)
);

CNN_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U332(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_92_reg_6456_pp0_iter1_reg),
    .din1(reg_1715),
    .din2(grp_fu_4907_p2),
    .ce(1'b1),
    .dout(grp_fu_4907_p3)
);

CNN_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U333(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_93_reg_6496_pp0_iter1_reg),
    .din1(reg_1720),
    .din2(grp_fu_4916_p2),
    .ce(1'b1),
    .dout(grp_fu_4916_p3)
);

CNN_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U334(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_94_reg_6501_pp0_iter1_reg),
    .din1(Weights_load_123_reg_6941),
    .din2(grp_fu_4925_p2),
    .ce(1'b1),
    .dout(grp_fu_4925_p3)
);

CNN_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U335(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_95_reg_6551_pp0_iter1_reg),
    .din1(Weights_load_124_reg_6966),
    .din2(grp_fu_4934_p2),
    .ce(1'b1),
    .dout(grp_fu_4934_p3)
);

CNN_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U336(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_96_reg_6556_pp0_iter1_reg),
    .din1(Weights_load_125_reg_6971),
    .din2(grp_fu_4943_p2),
    .ce(1'b1),
    .dout(grp_fu_4943_p3)
);

CNN_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U337(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_97_reg_6606_pp0_iter2_reg),
    .din1(Weights_load_126_reg_6996),
    .din2(grp_fu_4952_p2),
    .ce(1'b1),
    .dout(grp_fu_4952_p3)
);

CNN_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U338(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_98_reg_6611_pp0_iter2_reg),
    .din1(Weights_load_127_reg_7001),
    .din2(grp_fu_4961_p2),
    .ce(1'b1),
    .dout(grp_fu_4961_p3)
);

CNN_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage20),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage13_subdone) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage20)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage20_subdone) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage13_subdone) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage20_subdone) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to0 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter1_stage13))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage20_11001) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln119_fu_1742_p2 == 1'd0))) begin
            indvar_flatten65_fu_294 <= add_ln119_fu_1748_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten65_fu_294 <= 11'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln119_fu_1742_p2 == 1'd0))) begin
            n_fu_290 <= select_ln119_1_fu_1780_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            n_fu_290 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        reg_1692 <= Weights_q0;
    end else if ((((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)))) begin
        reg_1692 <= Weights_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        reg_1697 <= Weights_q1;
    end else if ((((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)))) begin
        reg_1697 <= Weights_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        reg_1702 <= Weights_q0;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        reg_1702 <= Weights_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        reg_1715 <= Weights_q0;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        reg_1715 <= Weights_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln119_fu_1742_p2 == 1'd0))) begin
            y_fu_286 <= add_ln127_fu_1860_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            y_fu_286 <= 7'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        OutPadConv4_1_load_10_reg_5607 <= OutPadConv4_1_q1;
        OutPadConv4_1_load_11_reg_5622 <= OutPadConv4_1_q0;
        OutPadConv4_2_load_10_reg_5612 <= OutPadConv4_2_q1;
        OutPadConv4_2_load_11_reg_5627 <= OutPadConv4_2_q0;
        OutPadConv4_load_10_reg_5602 <= OutPadConv4_q1;
        OutPadConv4_load_11_reg_5617 <= OutPadConv4_q0;
        Weights_load_100_reg_5582 <= Weights_q1;
        Weights_load_101_reg_5587 <= Weights_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        OutPadConv4_1_load_12_reg_5692 <= OutPadConv4_1_q1;
        OutPadConv4_1_load_13_reg_5707 <= OutPadConv4_1_q0;
        OutPadConv4_2_load_12_reg_5697 <= OutPadConv4_2_q1;
        OutPadConv4_2_load_13_reg_5712 <= OutPadConv4_2_q0;
        OutPadConv4_load_12_reg_5687 <= OutPadConv4_q1;
        OutPadConv4_load_13_reg_5702 <= OutPadConv4_q0;
        Weights_load_102_reg_5667 <= Weights_q1;
        Weights_load_103_reg_5672 <= Weights_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        OutPadConv4_1_load_14_reg_5777 <= OutPadConv4_1_q1;
        OutPadConv4_1_load_15_reg_5792 <= OutPadConv4_1_q0;
        OutPadConv4_2_load_14_reg_5782 <= OutPadConv4_2_q1;
        OutPadConv4_2_load_15_reg_5797 <= OutPadConv4_2_q0;
        OutPadConv4_load_14_reg_5772 <= OutPadConv4_q1;
        OutPadConv4_load_15_reg_5787 <= OutPadConv4_q0;
        Weights_load_104_reg_5752 <= Weights_q1;
        Weights_load_105_reg_5757 <= Weights_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        OutPadConv4_1_load_1_reg_5117 <= OutPadConv4_1_q0;
        OutPadConv4_2_load_1_reg_5122 <= OutPadConv4_2_q0;
        OutPadConv4_load_1_reg_5112 <= OutPadConv4_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        OutPadConv4_1_load_2_reg_5188 <= OutPadConv4_1_q0;
        OutPadConv4_2_load_2_reg_5193 <= OutPadConv4_2_q0;
        OutPadConv4_load_2_reg_5183 <= OutPadConv4_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        OutPadConv4_1_load_3_reg_5248 <= OutPadConv4_1_q0;
        OutPadConv4_1_load_reg_5233 <= OutPadConv4_1_q1;
        OutPadConv4_2_load_3_reg_5253 <= OutPadConv4_2_q0;
        OutPadConv4_2_load_reg_5238 <= OutPadConv4_2_q1;
        OutPadConv4_load_3_reg_5243 <= OutPadConv4_q0;
        OutPadConv4_load_reg_5228 <= OutPadConv4_q1;
        Weights_load_93_reg_5213 <= Weights_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        OutPadConv4_1_load_4_reg_5323 <= OutPadConv4_1_q1;
        OutPadConv4_1_load_5_reg_5338 <= OutPadConv4_1_q0;
        OutPadConv4_2_load_4_reg_5328 <= OutPadConv4_2_q1;
        OutPadConv4_2_load_5_reg_5343 <= OutPadConv4_2_q0;
        OutPadConv4_load_4_reg_5318 <= OutPadConv4_q1;
        OutPadConv4_load_5_reg_5333 <= OutPadConv4_q0;
        Weights_load_95_reg_5303 <= Weights_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        OutPadConv4_1_load_6_reg_5413 <= OutPadConv4_1_q1;
        OutPadConv4_1_load_7_reg_5428 <= OutPadConv4_1_q0;
        OutPadConv4_2_load_6_reg_5418 <= OutPadConv4_2_q1;
        OutPadConv4_2_load_7_reg_5433 <= OutPadConv4_2_q0;
        OutPadConv4_load_6_reg_5408 <= OutPadConv4_q1;
        OutPadConv4_load_7_reg_5423 <= OutPadConv4_q0;
        Weights_load_97_reg_5393 <= Weights_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        OutPadConv4_1_load_8_reg_5517 <= OutPadConv4_1_q1;
        OutPadConv4_1_load_9_reg_5532 <= OutPadConv4_1_q0;
        OutPadConv4_2_load_8_reg_5522 <= OutPadConv4_2_q1;
        OutPadConv4_2_load_9_reg_5537 <= OutPadConv4_2_q0;
        OutPadConv4_load_8_reg_5512 <= OutPadConv4_q1;
        OutPadConv4_load_9_reg_5527 <= OutPadConv4_q0;
        Weights_load_98_reg_5483 <= Weights_q1;
        Weights_load_99_reg_5488 <= Weights_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        Weights_load_106_reg_5842 <= Weights_q1;
        Weights_load_107_reg_5847 <= Weights_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        Weights_load_108_reg_5997 <= Weights_q1;
        Weights_load_109_reg_6002 <= Weights_q0;
        tmp_78_reg_6031 <= grp_fu_1635_p9;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        Weights_load_110_reg_6076 <= Weights_q1;
        tmp_79_reg_6091 <= grp_fu_1654_p9;
        tmp_80_reg_6096 <= grp_fu_1635_p9;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        Weights_load_123_reg_6941 <= Weights_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage19_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        Weights_load_124_reg_6966 <= Weights_q1;
        Weights_load_125_reg_6971 <= Weights_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage20_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        Weights_load_126_reg_6996 <= Weights_q1;
        Weights_load_127_reg_7001 <= Weights_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Weights_load_reg_7016 <= Weights_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage20_11001) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        add_ln129_1_reg_7011 <= add_ln129_1_fu_4260_p2;
        tmp_95_reg_6551_pp0_iter1_reg <= tmp_95_reg_6551;
        tmp_96_reg_6556_pp0_iter1_reg <= tmp_96_reg_6556;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        empty_reg_5013[10 : 3] <= empty_fu_1812_p2[10 : 3];
        empty_reg_5013_pp0_iter1_reg[10 : 3] <= empty_reg_5013[10 : 3];
        icmp_ln119_reg_4991 <= icmp_ln119_fu_1742_p2;
        icmp_ln119_reg_4991_pp0_iter1_reg <= icmp_ln119_reg_4991;
        select_ln119_1_reg_5006 <= select_ln119_1_fu_1780_p3;
        select_ln119_1_reg_5006_pp0_iter1_reg <= select_ln119_1_reg_5006;
        select_ln119_reg_4995 <= select_ln119_fu_1766_p3;
        select_ln119_reg_4995_pp0_iter1_reg <= select_ln119_reg_4995;
        tmp_154_reg_6596 <= {{tmp_154_fu_3554_p1[23:8]}};
        tmp_195_reg_7022 <= {{tmp_195_fu_4266_p1[23:8]}};
        tmp_97_reg_6606 <= tmp_97_fu_3566_p9;
        tmp_97_reg_6606_pp0_iter2_reg <= tmp_97_reg_6606;
        tmp_98_reg_6611 <= tmp_98_fu_3585_p9;
        tmp_98_reg_6611_pp0_iter2_reg <= tmp_98_reg_6611;
        tmp_s_reg_5063 <= {{empty_fu_1812_p2[9:3]}};
        zext_ln121_3_reg_5069[6 : 0] <= zext_ln121_3_fu_1850_p1[6 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)))) begin
        reg_1707 <= Weights_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)))) begin
        reg_1711 <= Weights_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)))) begin
        reg_1720 <= Weights_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        tmp_145_reg_5877 <= {{mul_ln127_fu_2620_p2[23:8]}};
        tmp_61_reg_5882 <= tmp_61_fu_2657_p9;
        tmp_62_reg_5887 <= tmp_62_fu_2674_p9;
        tmp_63_reg_5892 <= tmp_63_fu_2691_p9;
        tmp_64_reg_5897 <= tmp_64_fu_2708_p9;
        tmp_65_reg_5902 <= tmp_65_fu_2725_p9;
        tmp_66_reg_5907 <= tmp_66_fu_2742_p9;
        tmp_67_reg_5912 <= tmp_67_fu_2759_p9;
        tmp_68_reg_5917 <= tmp_68_fu_2776_p9;
        tmp_69_reg_5922 <= tmp_69_fu_2793_p9;
        tmp_70_reg_5927 <= tmp_70_fu_2810_p9;
        tmp_71_reg_5932 <= tmp_71_fu_2827_p9;
        tmp_72_reg_5937 <= tmp_72_fu_2844_p9;
        tmp_73_reg_5942 <= tmp_73_fu_2861_p9;
        tmp_74_reg_5947 <= tmp_74_fu_2878_p9;
        tmp_75_reg_5952 <= tmp_75_fu_2895_p9;
        tmp_76_reg_5957 <= tmp_76_fu_2915_p9;
        trunc_ln121_reg_5862 <= trunc_ln121_fu_2595_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        tmp_165_reg_5160 <= {{mul_ln121_fu_1989_p2[14:9]}};
        zext_ln121_1_reg_5152[6 : 0] <= zext_ln121_1_fu_1983_p1[6 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        tmp_169_reg_5288 <= {{tmp_169_fu_2123_p1[16:10]}};
        tmp_170_reg_5293 <= {{tmp_170_fu_2132_p1[16:10]}};
        tmp_171_reg_5298 <= {{tmp_171_fu_2141_p1[16:10]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        tmp_172_reg_5378 <= {{mul_ln127_46_fu_2191_p2[16:10]}};
        tmp_175_reg_5383 <= {{tmp_175_fu_2207_p1[18:11]}};
        tmp_176_reg_5388 <= {{tmp_176_fu_2216_p1[18:11]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        tmp_173_reg_5468 <= {{mul_ln127_47_fu_2272_p2[16:10]}};
        tmp_196_reg_5473 <= {{tmp_196_fu_2288_p1[20:12]}};
        tmp_198_reg_5478 <= {{tmp_198_fu_2297_p1[20:12]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        tmp_174_reg_5572 <= {{mul_ln127_48_fu_2357_p2[16:10]}};
        tmp_201_reg_5577 <= {{tmp_201_fu_2373_p1[20:12]}};
        zext_ln121_7_reg_5503[5 : 0] <= zext_ln121_7_fu_2326_p1[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        tmp_177_reg_5662 <= {{mul_ln127_51_fu_2431_p2[18:11]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        tmp_180_reg_5747 <= {{mul_ln127_52_fu_2494_p2[18:11]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        tmp_182_reg_5832 <= {{mul_ln127_53_fu_2551_p2[18:11]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        tmp_185_reg_6066 <= {{mul_ln127_54_fu_3020_p2[18:11]}};
        tmp_77_reg_6026 <= tmp_77_fu_2973_p9;
        zext_ln121_6_reg_6012[5 : 0] <= zext_ln121_6_fu_2967_p1[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        tmp_188_reg_6131 <= {{mul_ln127_55_fu_3081_p2[18:11]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        tmp_190_reg_6191 <= {{mul_ln127_56_fu_3152_p2[18:11]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        tmp_193_reg_6251 <= {{mul_ln127_57_fu_3216_p2[18:11]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        tmp_204_reg_6311 <= {{mul_ln127_61_fu_3283_p2[20:12]}};
        tmp_86_reg_6276_pp0_iter1_reg <= tmp_86_reg_6276;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage16_11001) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        tmp_206_reg_6371 <= {{mul_ln127_62_fu_3349_p2[20:12]}};
        tmp_87_reg_6331_pp0_iter1_reg <= tmp_87_reg_6331;
        tmp_88_reg_6336_pp0_iter1_reg <= tmp_88_reg_6336;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        tmp_209_reg_6431 <= {{mul_ln127_63_fu_3416_p2[20:12]}};
        tmp_89_reg_6391_pp0_iter1_reg <= tmp_89_reg_6391;
        tmp_90_reg_6396_pp0_iter1_reg <= tmp_90_reg_6396;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        tmp_81_reg_6151 <= grp_fu_1673_p9;
        tmp_82_reg_6156 <= grp_fu_1654_p9;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        tmp_83_reg_6211 <= grp_fu_1635_p9;
        tmp_84_reg_6216 <= grp_fu_1654_p9;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        tmp_85_reg_6271 <= grp_fu_1635_p9;
        tmp_86_reg_6276 <= grp_fu_1673_p9;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage16_11001) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        tmp_87_reg_6331 <= grp_fu_1654_p9;
        tmp_88_reg_6336 <= grp_fu_1635_p9;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        tmp_89_reg_6391 <= grp_fu_1654_p9;
        tmp_90_reg_6396 <= grp_fu_1635_p9;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage18_11001) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        tmp_91_reg_6451 <= grp_fu_1673_p9;
        tmp_92_reg_6456 <= grp_fu_1654_p9;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage18_11001) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        tmp_91_reg_6451_pp0_iter1_reg <= tmp_91_reg_6451;
        tmp_92_reg_6456_pp0_iter1_reg <= tmp_92_reg_6456;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        tmp_93_reg_6496 <= grp_fu_1635_p9;
        tmp_94_reg_6501 <= grp_fu_1654_p9;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        tmp_93_reg_6496_pp0_iter1_reg <= tmp_93_reg_6496;
        tmp_94_reg_6501_pp0_iter1_reg <= tmp_94_reg_6501;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage20_11001) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        tmp_95_reg_6551 <= grp_fu_1635_p9;
        tmp_96_reg_6556 <= grp_fu_1673_p9;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        zext_ln121_2_reg_5105[6 : 0] <= zext_ln121_2_fu_1928_p1[6 : 0];
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        OutConv4_ce0_local = 1'b1;
    end else begin
        OutConv4_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        OutConv4_we0_local = 1'b1;
    end else begin
        OutConv4_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln119_reg_4991 == 1'd0) & (trunc_ln121_reg_5862 == 2'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage20) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        OutPadConv4_1_address0_local = zext_ln127_62_fu_3545_p1;
    end else if (((icmp_ln119_reg_4991 == 1'd0) & (trunc_ln121_reg_5862 == 2'd1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage20) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        OutPadConv4_1_address0_local = zext_ln127_60_fu_3538_p1;
    end else if (((icmp_ln119_reg_4991 == 1'd0) & (trunc_ln121_reg_5862 == 2'd2) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        OutPadConv4_1_address0_local = zext_ln127_59_fu_3500_p1;
    end else if (((icmp_ln119_reg_4991 == 1'd0) & (trunc_ln121_reg_5862 == 2'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        OutPadConv4_1_address0_local = zext_ln127_57_fu_3494_p1;
    end else if (((icmp_ln119_reg_4991 == 1'd0) & (trunc_ln121_reg_5862 == 2'd1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        OutPadConv4_1_address0_local = zext_ln127_55_fu_3470_p1;
    end else if (((icmp_ln119_reg_4991 == 1'd0) & (trunc_ln121_reg_5862 == 2'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        OutPadConv4_1_address0_local = zext_ln127_54_fu_3455_p1;
    end else if (((icmp_ln119_reg_4991 == 1'd0) & (trunc_ln121_reg_5862 == 2'd1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        OutPadConv4_1_address0_local = zext_ln127_52_fu_3400_p1;
    end else if (((icmp_ln119_reg_4991 == 1'd0) & (trunc_ln121_reg_5862 == 2'd2) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        OutPadConv4_1_address0_local = zext_ln127_51_fu_3389_p1;
    end else if (((icmp_ln119_reg_4991 == 1'd0) & (trunc_ln121_reg_5862 == 2'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        OutPadConv4_1_address0_local = zext_ln127_49_fu_3334_p1;
    end else if (((icmp_ln119_reg_4991 == 1'd0) & (trunc_ln121_reg_5862 == 2'd1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        OutPadConv4_1_address0_local = zext_ln127_47_fu_3327_p1;
    end else if (((icmp_ln119_reg_4991 == 1'd0) & (trunc_ln121_reg_5862 == 2'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        OutPadConv4_1_address0_local = zext_ln127_46_fu_3268_p1;
    end else if (((icmp_ln119_reg_4991 == 1'd0) & (trunc_ln121_reg_5862 == 2'd1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        OutPadConv4_1_address0_local = zext_ln127_44_fu_3261_p1;
    end else if (((icmp_ln119_reg_4991 == 1'd0) & (trunc_ln121_reg_5862 == 2'd2) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        OutPadConv4_1_address0_local = zext_ln127_43_fu_3197_p1;
    end else if (((icmp_ln119_reg_4991 == 1'd0) & (trunc_ln121_reg_5862 == 2'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        OutPadConv4_1_address0_local = zext_ln127_41_fu_3191_p1;
    end else if (((icmp_ln119_reg_4991 == 1'd0) & (trunc_ln121_reg_5862 == 2'd1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage13) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        OutPadConv4_1_address0_local = zext_ln127_39_fu_3132_p1;
    end else if (((icmp_ln119_reg_4991 == 1'd0) & (trunc_ln121_reg_5862 == 2'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage13) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        OutPadConv4_1_address0_local = zext_ln127_38_fu_3121_p1;
    end else if (((icmp_ln119_reg_4991 == 1'd0) & (trunc_ln121_reg_5862 == 2'd1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        OutPadConv4_1_address0_local = zext_ln127_36_fu_3061_p1;
    end else if (((icmp_ln119_reg_4991 == 1'd0) & (trunc_ln121_reg_5862 == 2'd2) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        OutPadConv4_1_address0_local = zext_ln127_35_fu_3050_p1;
    end else if (((icmp_ln119_reg_4991 == 1'd0) & (trunc_ln121_reg_5862 == 2'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        OutPadConv4_1_address0_local = zext_ln127_33_fu_3005_p1;
    end else if (((icmp_ln119_reg_4991 == 1'd0) & (trunc_ln121_reg_5862 == 2'd1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        OutPadConv4_1_address0_local = zext_ln127_31_fu_2998_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        OutPadConv4_1_address0_local = zext_ln127_30_fu_2947_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        OutPadConv4_1_address0_local = zext_ln127_27_fu_2536_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        OutPadConv4_1_address0_local = zext_ln127_23_fu_2478_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        OutPadConv4_1_address0_local = zext_ln127_20_fu_2413_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        OutPadConv4_1_address0_local = zext_ln127_17_fu_2342_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        OutPadConv4_1_address0_local = zext_ln127_14_fu_2257_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        OutPadConv4_1_address0_local = zext_ln127_11_fu_2176_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        OutPadConv4_1_address0_local = zext_ln127_7_fu_2116_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        OutPadConv4_1_address0_local = zext_ln127_4_fu_2028_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        OutPadConv4_1_address0_local = zext_ln127_2_fu_1956_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        OutPadConv4_1_address0_local = zext_ln127_fu_1886_p1;
    end else begin
        OutPadConv4_1_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0_reg == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            OutPadConv4_1_address1_local = zext_ln127_28_fu_2940_p1;
        end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            OutPadConv4_1_address1_local = zext_ln127_25_fu_2530_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            OutPadConv4_1_address1_local = zext_ln127_22_fu_2467_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            OutPadConv4_1_address1_local = zext_ln127_19_fu_2402_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            OutPadConv4_1_address1_local = zext_ln127_15_fu_2335_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            OutPadConv4_1_address1_local = zext_ln127_12_fu_2250_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            OutPadConv4_1_address1_local = zext_ln127_9_fu_2170_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            OutPadConv4_1_address1_local = zext_ln127_6_fu_2104_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            OutPadConv4_1_address1_local = zext_ln121_5_fu_2005_p1;
        end else begin
            OutPadConv4_1_address1_local = 'bx;
        end
    end else begin
        OutPadConv4_1_address1_local = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((ap_enable_reg_pp0_iter0_reg 
    == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln119_reg_4991 == 1'd0) & (trunc_ln121_reg_5862 == 2'd2) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((icmp_ln119_reg_4991 == 1'd0) & (trunc_ln121_reg_5862 == 2'd2) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((icmp_ln119_reg_4991 == 1'd0) & (trunc_ln121_reg_5862 == 2'd2) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((icmp_ln119_reg_4991 == 1'd0) & (trunc_ln121_reg_5862 == 2'd2) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((icmp_ln119_reg_4991 == 1'd0) & (trunc_ln121_reg_5862 == 2'd1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == 
    ap_block_pp0_stage20_11001) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((icmp_ln119_reg_4991 == 1'd0) & (trunc_ln121_reg_5862 == 2'd1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((icmp_ln119_reg_4991 == 1'd0) & (trunc_ln121_reg_5862 == 2'd1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((icmp_ln119_reg_4991 == 1'd0) & (trunc_ln121_reg_5862 == 2'd1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage18_11001) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((icmp_ln119_reg_4991 == 1'd0) & (trunc_ln121_reg_5862 == 2'd1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((icmp_ln119_reg_4991 == 1'd0) & (trunc_ln121_reg_5862 == 2'd1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage16_11001) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((icmp_ln119_reg_4991 == 1'd0) & (trunc_ln121_reg_5862 == 2'd1) 
    & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((icmp_ln119_reg_4991 == 1'd0) & (trunc_ln121_reg_5862 == 2'd1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((icmp_ln119_reg_4991 == 1'd0) & (trunc_ln121_reg_5862 == 2'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage20_11001) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((icmp_ln119_reg_4991 == 1'd0) & (trunc_ln121_reg_5862 == 2'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((icmp_ln119_reg_4991 == 1'd0) & (trunc_ln121_reg_5862 == 2'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((icmp_ln119_reg_4991 == 1'd0) & (trunc_ln121_reg_5862 == 2'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage18_11001) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((icmp_ln119_reg_4991 
    == 1'd0) & (trunc_ln121_reg_5862 == 2'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage16_11001) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((icmp_ln119_reg_4991 == 1'd0) & (trunc_ln121_reg_5862 == 2'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((icmp_ln119_reg_4991 == 1'd0) & (trunc_ln121_reg_5862 == 2'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((icmp_ln119_reg_4991 == 1'd0) & (trunc_ln121_reg_5862 == 2'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13)))) begin
        OutPadConv4_1_ce0_local = 1'b1;
    end else begin
        OutPadConv4_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        OutPadConv4_1_ce1_local = 1'b1;
    end else begin
        OutPadConv4_1_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln119_reg_4991 == 1'd0) & (trunc_ln121_reg_5862 == 2'd1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage20) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        OutPadConv4_2_address0_local = zext_ln127_62_fu_3545_p1;
    end else if (((icmp_ln119_reg_4991 == 1'd0) & (trunc_ln121_reg_5862 == 2'd2) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage20) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        OutPadConv4_2_address0_local = zext_ln127_60_fu_3538_p1;
    end else if (((icmp_ln119_reg_4991 == 1'd0) & (trunc_ln121_reg_5862 == 2'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        OutPadConv4_2_address0_local = zext_ln127_59_fu_3500_p1;
    end else if (((icmp_ln119_reg_4991 == 1'd0) & (trunc_ln121_reg_5862 == 2'd1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        OutPadConv4_2_address0_local = zext_ln127_57_fu_3494_p1;
    end else if (((icmp_ln119_reg_4991 == 1'd0) & (trunc_ln121_reg_5862 == 2'd2) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        OutPadConv4_2_address0_local = zext_ln127_55_fu_3470_p1;
    end else if (((icmp_ln119_reg_4991 == 1'd0) & (trunc_ln121_reg_5862 == 2'd1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        OutPadConv4_2_address0_local = zext_ln127_54_fu_3455_p1;
    end else if (((icmp_ln119_reg_4991 == 1'd0) & (trunc_ln121_reg_5862 == 2'd2) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        OutPadConv4_2_address0_local = zext_ln127_52_fu_3400_p1;
    end else if (((icmp_ln119_reg_4991 == 1'd0) & (trunc_ln121_reg_5862 == 2'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        OutPadConv4_2_address0_local = zext_ln127_51_fu_3389_p1;
    end else if (((icmp_ln119_reg_4991 == 1'd0) & (trunc_ln121_reg_5862 == 2'd1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        OutPadConv4_2_address0_local = zext_ln127_49_fu_3334_p1;
    end else if (((icmp_ln119_reg_4991 == 1'd0) & (trunc_ln121_reg_5862 == 2'd2) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        OutPadConv4_2_address0_local = zext_ln127_47_fu_3327_p1;
    end else if (((icmp_ln119_reg_4991 == 1'd0) & (trunc_ln121_reg_5862 == 2'd1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        OutPadConv4_2_address0_local = zext_ln127_46_fu_3268_p1;
    end else if (((icmp_ln119_reg_4991 == 1'd0) & (trunc_ln121_reg_5862 == 2'd2) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        OutPadConv4_2_address0_local = zext_ln127_44_fu_3261_p1;
    end else if (((icmp_ln119_reg_4991 == 1'd0) & (trunc_ln121_reg_5862 == 2'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        OutPadConv4_2_address0_local = zext_ln127_43_fu_3197_p1;
    end else if (((icmp_ln119_reg_4991 == 1'd0) & (trunc_ln121_reg_5862 == 2'd1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        OutPadConv4_2_address0_local = zext_ln127_41_fu_3191_p1;
    end else if (((icmp_ln119_reg_4991 == 1'd0) & (trunc_ln121_reg_5862 == 2'd2) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage13) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        OutPadConv4_2_address0_local = zext_ln127_39_fu_3132_p1;
    end else if (((icmp_ln119_reg_4991 == 1'd0) & (trunc_ln121_reg_5862 == 2'd1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage13) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        OutPadConv4_2_address0_local = zext_ln127_38_fu_3121_p1;
    end else if (((icmp_ln119_reg_4991 == 1'd0) & (trunc_ln121_reg_5862 == 2'd2) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        OutPadConv4_2_address0_local = zext_ln127_36_fu_3061_p1;
    end else if (((icmp_ln119_reg_4991 == 1'd0) & (trunc_ln121_reg_5862 == 2'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        OutPadConv4_2_address0_local = zext_ln127_35_fu_3050_p1;
    end else if (((icmp_ln119_reg_4991 == 1'd0) & (trunc_ln121_reg_5862 == 2'd1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        OutPadConv4_2_address0_local = zext_ln127_33_fu_3005_p1;
    end else if (((icmp_ln119_reg_4991 == 1'd0) & (trunc_ln121_reg_5862 == 2'd2) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        OutPadConv4_2_address0_local = zext_ln127_31_fu_2998_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        OutPadConv4_2_address0_local = zext_ln127_30_fu_2947_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        OutPadConv4_2_address0_local = zext_ln127_27_fu_2536_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        OutPadConv4_2_address0_local = zext_ln127_23_fu_2478_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        OutPadConv4_2_address0_local = zext_ln127_20_fu_2413_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        OutPadConv4_2_address0_local = zext_ln127_17_fu_2342_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        OutPadConv4_2_address0_local = zext_ln127_14_fu_2257_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        OutPadConv4_2_address0_local = zext_ln127_11_fu_2176_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        OutPadConv4_2_address0_local = zext_ln127_7_fu_2116_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        OutPadConv4_2_address0_local = zext_ln127_4_fu_2028_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        OutPadConv4_2_address0_local = zext_ln127_2_fu_1956_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        OutPadConv4_2_address0_local = zext_ln127_fu_1886_p1;
    end else begin
        OutPadConv4_2_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0_reg == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            OutPadConv4_2_address1_local = zext_ln127_28_fu_2940_p1;
        end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            OutPadConv4_2_address1_local = zext_ln127_25_fu_2530_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            OutPadConv4_2_address1_local = zext_ln127_22_fu_2467_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            OutPadConv4_2_address1_local = zext_ln127_19_fu_2402_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            OutPadConv4_2_address1_local = zext_ln127_15_fu_2335_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            OutPadConv4_2_address1_local = zext_ln127_12_fu_2250_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            OutPadConv4_2_address1_local = zext_ln127_9_fu_2170_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            OutPadConv4_2_address1_local = zext_ln127_6_fu_2104_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            OutPadConv4_2_address1_local = zext_ln121_5_fu_2005_p1;
        end else begin
            OutPadConv4_2_address1_local = 'bx;
        end
    end else begin
        OutPadConv4_2_address1_local = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((ap_enable_reg_pp0_iter0_reg 
    == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln119_reg_4991 == 1'd0) & (trunc_ln121_reg_5862 == 2'd2) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage20_11001) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((icmp_ln119_reg_4991 == 1'd0) & (trunc_ln121_reg_5862 == 2'd2) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((icmp_ln119_reg_4991 == 1'd0) & (trunc_ln121_reg_5862 == 2'd2) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((icmp_ln119_reg_4991 == 1'd0) & (trunc_ln121_reg_5862 == 2'd2) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage18_11001) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((icmp_ln119_reg_4991 == 1'd0) & (trunc_ln121_reg_5862 == 2'd2) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == 
    ap_block_pp0_stage17_11001) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((icmp_ln119_reg_4991 == 1'd0) & (trunc_ln121_reg_5862 == 2'd2) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage16_11001) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((icmp_ln119_reg_4991 == 1'd0) & (trunc_ln121_reg_5862 == 2'd2) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((icmp_ln119_reg_4991 == 1'd0) & (trunc_ln121_reg_5862 == 2'd2) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((icmp_ln119_reg_4991 == 1'd0) & (trunc_ln121_reg_5862 == 2'd1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage20_11001) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((icmp_ln119_reg_4991 == 1'd0) & (trunc_ln121_reg_5862 == 2'd1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((icmp_ln119_reg_4991 == 1'd0) & (trunc_ln121_reg_5862 == 2'd1) 
    & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((icmp_ln119_reg_4991 == 1'd0) & (trunc_ln121_reg_5862 == 2'd1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage18_11001) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((icmp_ln119_reg_4991 == 1'd0) & (trunc_ln121_reg_5862 == 2'd1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage16_11001) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((icmp_ln119_reg_4991 == 1'd0) & (trunc_ln121_reg_5862 == 2'd1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((icmp_ln119_reg_4991 == 1'd0) & (trunc_ln121_reg_5862 == 2'd1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((icmp_ln119_reg_4991 == 1'd0) & (trunc_ln121_reg_5862 == 2'd1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((icmp_ln119_reg_4991 
    == 1'd0) & (trunc_ln121_reg_5862 == 2'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((icmp_ln119_reg_4991 == 1'd0) & (trunc_ln121_reg_5862 == 2'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((icmp_ln119_reg_4991 == 1'd0) & (trunc_ln121_reg_5862 == 2'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((icmp_ln119_reg_4991 == 1'd0) & (trunc_ln121_reg_5862 == 2'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14)))) begin
        OutPadConv4_2_ce0_local = 1'b1;
    end else begin
        OutPadConv4_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        OutPadConv4_2_ce1_local = 1'b1;
    end else begin
        OutPadConv4_2_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln119_reg_4991 == 1'd0) & (trunc_ln121_reg_5862 == 2'd2) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage20) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        OutPadConv4_address0_local = zext_ln127_62_fu_3545_p1;
    end else if (((icmp_ln119_reg_4991 == 1'd0) & (trunc_ln121_reg_5862 == 2'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage20) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        OutPadConv4_address0_local = zext_ln127_60_fu_3538_p1;
    end else if (((icmp_ln119_reg_4991 == 1'd0) & (trunc_ln121_reg_5862 == 2'd1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        OutPadConv4_address0_local = zext_ln127_59_fu_3500_p1;
    end else if (((icmp_ln119_reg_4991 == 1'd0) & (trunc_ln121_reg_5862 == 2'd2) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        OutPadConv4_address0_local = zext_ln127_57_fu_3494_p1;
    end else if (((icmp_ln119_reg_4991 == 1'd0) & (trunc_ln121_reg_5862 == 2'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        OutPadConv4_address0_local = zext_ln127_55_fu_3470_p1;
    end else if (((icmp_ln119_reg_4991 == 1'd0) & (trunc_ln121_reg_5862 == 2'd2) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        OutPadConv4_address0_local = zext_ln127_54_fu_3455_p1;
    end else if (((icmp_ln119_reg_4991 == 1'd0) & (trunc_ln121_reg_5862 == 2'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        OutPadConv4_address0_local = zext_ln127_52_fu_3400_p1;
    end else if (((icmp_ln119_reg_4991 == 1'd0) & (trunc_ln121_reg_5862 == 2'd1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        OutPadConv4_address0_local = zext_ln127_51_fu_3389_p1;
    end else if (((icmp_ln119_reg_4991 == 1'd0) & (trunc_ln121_reg_5862 == 2'd2) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        OutPadConv4_address0_local = zext_ln127_49_fu_3334_p1;
    end else if (((icmp_ln119_reg_4991 == 1'd0) & (trunc_ln121_reg_5862 == 2'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        OutPadConv4_address0_local = zext_ln127_47_fu_3327_p1;
    end else if (((icmp_ln119_reg_4991 == 1'd0) & (trunc_ln121_reg_5862 == 2'd2) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        OutPadConv4_address0_local = zext_ln127_46_fu_3268_p1;
    end else if (((icmp_ln119_reg_4991 == 1'd0) & (trunc_ln121_reg_5862 == 2'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        OutPadConv4_address0_local = zext_ln127_44_fu_3261_p1;
    end else if (((icmp_ln119_reg_4991 == 1'd0) & (trunc_ln121_reg_5862 == 2'd1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        OutPadConv4_address0_local = zext_ln127_43_fu_3197_p1;
    end else if (((icmp_ln119_reg_4991 == 1'd0) & (trunc_ln121_reg_5862 == 2'd2) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        OutPadConv4_address0_local = zext_ln127_41_fu_3191_p1;
    end else if (((icmp_ln119_reg_4991 == 1'd0) & (trunc_ln121_reg_5862 == 2'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage13) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        OutPadConv4_address0_local = zext_ln127_39_fu_3132_p1;
    end else if (((icmp_ln119_reg_4991 == 1'd0) & (trunc_ln121_reg_5862 == 2'd2) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage13) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        OutPadConv4_address0_local = zext_ln127_38_fu_3121_p1;
    end else if (((icmp_ln119_reg_4991 == 1'd0) & (trunc_ln121_reg_5862 == 2'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        OutPadConv4_address0_local = zext_ln127_36_fu_3061_p1;
    end else if (((icmp_ln119_reg_4991 == 1'd0) & (trunc_ln121_reg_5862 == 2'd1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        OutPadConv4_address0_local = zext_ln127_35_fu_3050_p1;
    end else if (((icmp_ln119_reg_4991 == 1'd0) & (trunc_ln121_reg_5862 == 2'd2) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        OutPadConv4_address0_local = zext_ln127_33_fu_3005_p1;
    end else if (((icmp_ln119_reg_4991 == 1'd0) & (trunc_ln121_reg_5862 == 2'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        OutPadConv4_address0_local = zext_ln127_31_fu_2998_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        OutPadConv4_address0_local = zext_ln127_30_fu_2947_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        OutPadConv4_address0_local = zext_ln127_27_fu_2536_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        OutPadConv4_address0_local = zext_ln127_23_fu_2478_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        OutPadConv4_address0_local = zext_ln127_20_fu_2413_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        OutPadConv4_address0_local = zext_ln127_17_fu_2342_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        OutPadConv4_address0_local = zext_ln127_14_fu_2257_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        OutPadConv4_address0_local = zext_ln127_11_fu_2176_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        OutPadConv4_address0_local = zext_ln127_7_fu_2116_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        OutPadConv4_address0_local = zext_ln127_4_fu_2028_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        OutPadConv4_address0_local = zext_ln127_2_fu_1956_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        OutPadConv4_address0_local = zext_ln127_fu_1886_p1;
    end else begin
        OutPadConv4_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0_reg == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            OutPadConv4_address1_local = zext_ln127_28_fu_2940_p1;
        end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            OutPadConv4_address1_local = zext_ln127_25_fu_2530_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            OutPadConv4_address1_local = zext_ln127_22_fu_2467_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            OutPadConv4_address1_local = zext_ln127_19_fu_2402_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            OutPadConv4_address1_local = zext_ln127_15_fu_2335_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            OutPadConv4_address1_local = zext_ln127_12_fu_2250_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            OutPadConv4_address1_local = zext_ln127_9_fu_2170_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            OutPadConv4_address1_local = zext_ln127_6_fu_2104_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            OutPadConv4_address1_local = zext_ln121_5_fu_2005_p1;
        end else begin
            OutPadConv4_address1_local = 'bx;
        end
    end else begin
        OutPadConv4_address1_local = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((ap_enable_reg_pp0_iter0_reg 
    == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln119_reg_4991 == 1'd0) & (trunc_ln121_reg_5862 == 2'd2) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage20_11001) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((icmp_ln119_reg_4991 == 1'd0) & (trunc_ln121_reg_5862 == 2'd2) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((icmp_ln119_reg_4991 == 1'd0) & (trunc_ln121_reg_5862 == 2'd2) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((icmp_ln119_reg_4991 == 1'd0) & (trunc_ln121_reg_5862 == 2'd2) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage18_11001) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((icmp_ln119_reg_4991 == 1'd0) & (trunc_ln121_reg_5862 == 2'd2) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == 
    ap_block_pp0_stage16_11001) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((icmp_ln119_reg_4991 == 1'd0) & (trunc_ln121_reg_5862 == 2'd2) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((icmp_ln119_reg_4991 == 1'd0) & (trunc_ln121_reg_5862 == 2'd2) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((icmp_ln119_reg_4991 == 1'd0) & (trunc_ln121_reg_5862 == 2'd2) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((icmp_ln119_reg_4991 == 1'd0) & (trunc_ln121_reg_5862 == 2'd1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((icmp_ln119_reg_4991 == 1'd0) & (trunc_ln121_reg_5862 == 2'd1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((icmp_ln119_reg_4991 == 1'd0) & (trunc_ln121_reg_5862 == 2'd1) 
    & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((icmp_ln119_reg_4991 == 1'd0) & (trunc_ln121_reg_5862 == 2'd1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((icmp_ln119_reg_4991 == 1'd0) & (trunc_ln121_reg_5862 == 2'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage20_11001) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((icmp_ln119_reg_4991 == 1'd0) & (trunc_ln121_reg_5862 == 2'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((icmp_ln119_reg_4991 == 1'd0) & (trunc_ln121_reg_5862 == 2'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((icmp_ln119_reg_4991 == 1'd0) & (trunc_ln121_reg_5862 == 2'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage18_11001) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((icmp_ln119_reg_4991 
    == 1'd0) & (trunc_ln121_reg_5862 == 2'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((icmp_ln119_reg_4991 == 1'd0) & (trunc_ln121_reg_5862 == 2'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage16_11001) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((icmp_ln119_reg_4991 == 1'd0) & (trunc_ln121_reg_5862 == 2'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((icmp_ln119_reg_4991 == 1'd0) & (trunc_ln121_reg_5862 == 2'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13)))) begin
        OutPadConv4_ce0_local = 1'b1;
    end else begin
        OutPadConv4_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        OutPadConv4_ce1_local = 1'b1;
    end else begin
        OutPadConv4_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage20) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        Weights_address0_local = arrayidx31_sum_cast_fu_4211_p1;
    end else if (((1'b0 == ap_block_pp0_stage19) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        Weights_address0_local = arrayidx32_sum_7_4_cast_fu_4180_p1;
    end else if (((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        Weights_address0_local = arrayidx32_sum_7_2_cast_fu_4140_p1;
    end else if (((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        Weights_address0_local = arrayidx32_sum_7_cast_fu_4096_p1;
    end else if (((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        Weights_address0_local = arrayidx32_sum_6_3_cast_fu_4052_p1;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        Weights_address0_local = arrayidx32_sum_6_1_cast_fu_4008_p1;
    end else if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        Weights_address0_local = arrayidx32_sum_5_4_cast_fu_3964_p1;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        Weights_address0_local = arrayidx32_sum_5_2_cast_fu_3920_p1;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        Weights_address0_local = arrayidx32_sum_5_cast_fu_3876_p1;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        Weights_address0_local = arrayidx32_sum_4_3_cast_fu_3832_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        Weights_address0_local = arrayidx32_sum_4_1_cast_fu_2590_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        Weights_address0_local = arrayidx32_sum_3_4_cast_fu_2525_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        Weights_address0_local = arrayidx32_sum_3_2_cast_fu_2462_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        Weights_address0_local = arrayidx32_sum_3_cast_fu_2397_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        Weights_address0_local = arrayidx32_sum_2_3_cast_fu_2321_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        Weights_address0_local = arrayidx32_sum_2_1_cast_fu_2240_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        Weights_address0_local = arrayidx32_sum_1_4_cast_fu_2165_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        Weights_address0_local = arrayidx32_sum_1_2_cast_fu_2074_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        Weights_address0_local = arrayidx32_sum_1_cast_fu_1978_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        Weights_address0_local = arrayidx32_sum_350_cast_fu_1923_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Weights_address0_local = arrayidx32_sum_238_cast_fu_1835_p1;
    end else begin
        Weights_address0_local = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage19) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        Weights_address1_local = arrayidx32_sum_7_3_cast_fu_4170_p1;
    end else if (((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        Weights_address1_local = arrayidx32_sum_7_1_cast_fu_4130_p1;
    end else if (((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        Weights_address1_local = arrayidx32_sum_6_4_cast_fu_4086_p1;
    end else if (((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        Weights_address1_local = arrayidx32_sum_6_2_cast_fu_4042_p1;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        Weights_address1_local = arrayidx32_sum_6_cast_fu_3998_p1;
    end else if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        Weights_address1_local = arrayidx32_sum_5_3_cast_fu_3954_p1;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        Weights_address1_local = arrayidx32_sum_5_1_cast_fu_3910_p1;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        Weights_address1_local = arrayidx32_sum_4_4_cast_fu_3866_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        Weights_address1_local = arrayidx32_sum_4_2_cast_fu_2962_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        Weights_address1_local = arrayidx32_sum_4_cast_fu_2580_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        Weights_address1_local = arrayidx32_sum_3_3_cast_fu_2515_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        Weights_address1_local = arrayidx32_sum_3_1_cast_fu_2452_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        Weights_address1_local = arrayidx32_sum_2_4_cast_fu_2387_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        Weights_address1_local = arrayidx32_sum_2_2_cast_fu_2311_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        Weights_address1_local = arrayidx32_sum_2_cast_fu_2230_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        Weights_address1_local = arrayidx32_sum_1_3_cast_fu_2155_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        Weights_address1_local = arrayidx32_sum_1_1_cast_fu_2052_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        Weights_address1_local = arrayidx32_sum_462_cast_fu_1968_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        Weights_address1_local = arrayidx32_sum_cast_fu_1913_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Weights_address1_local = arrayidx32_sum_126_cast_fu_1824_p1;
    end else begin
        Weights_address1_local = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage20_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b0 == ap_block_pp0_stage19_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((ap_enable_reg_pp0_iter0_reg 
    == 1'b1) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter1 
    == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)))) begin
        Weights_ce0_local = 1'b1;
    end else begin
        Weights_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage19_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((ap_enable_reg_pp0_iter0_reg 
    == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter1 
    == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)))) begin
        Weights_ce1_local = 1'b1;
    end else begin
        Weights_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln119_reg_4991 == 1'd1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage20_subdone) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        ap_condition_exit_pp0_iter0_stage20 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage20 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage13_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln119_reg_4991_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        ap_condition_exit_pp0_iter1_stage13 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter1_stage13 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage13_subdone) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b0)) begin
        ap_idle_pp0_0to0 = 1'b1;
    end else begin
        ap_idle_pp0_0to0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_1to2 = 1'b1;
    end else begin
        ap_idle_pp0_1to2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage20_subdone) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_indvar_flatten65_load = 11'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten65_load = indvar_flatten65_fu_294;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_n_load = 5'd0;
    end else begin
        ap_sig_allocacmp_n_load = n_fu_290;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_y_load = 7'd0;
    end else begin
        ap_sig_allocacmp_y_load = y_fu_286;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to2 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        ap_ST_fsm_pp0_stage8 : begin
            if ((1'b0 == ap_block_pp0_stage8_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end
        end
        ap_ST_fsm_pp0_stage9 : begin
            if ((1'b0 == ap_block_pp0_stage9_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end
        end
        ap_ST_fsm_pp0_stage10 : begin
            if ((1'b0 == ap_block_pp0_stage10_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end
        end
        ap_ST_fsm_pp0_stage11 : begin
            if ((1'b0 == ap_block_pp0_stage11_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end
        end
        ap_ST_fsm_pp0_stage12 : begin
            if ((1'b0 == ap_block_pp0_stage12_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end
        end
        ap_ST_fsm_pp0_stage13 : begin
            if (((ap_idle_pp0_0to0 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter1_stage13))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((1'b0 == ap_block_pp0_stage13_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end
        end
        ap_ST_fsm_pp0_stage14 : begin
            if ((1'b0 == ap_block_pp0_stage14_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end
        end
        ap_ST_fsm_pp0_stage15 : begin
            if ((1'b0 == ap_block_pp0_stage15_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end
        end
        ap_ST_fsm_pp0_stage16 : begin
            if ((1'b0 == ap_block_pp0_stage16_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage16;
            end
        end
        ap_ST_fsm_pp0_stage17 : begin
            if ((1'b0 == ap_block_pp0_stage17_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage17;
            end
        end
        ap_ST_fsm_pp0_stage18 : begin
            if ((1'b0 == ap_block_pp0_stage18_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage18;
            end
        end
        ap_ST_fsm_pp0_stage19 : begin
            if ((1'b0 == ap_block_pp0_stage19_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage19;
            end
        end
        ap_ST_fsm_pp0_stage20 : begin
            if ((1'b0 == ap_block_pp0_stage20_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage20;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign OutConv4_address0 = zext_ln129_fu_4530_p1;

assign OutConv4_ce0 = OutConv4_ce0_local;

assign OutConv4_d0 = select_ln129_fu_4539_p3;

assign OutConv4_we0 = OutConv4_we0_local;

assign OutPadConv4_1_address0 = OutPadConv4_1_address0_local;

assign OutPadConv4_1_address1 = OutPadConv4_1_address1_local;

assign OutPadConv4_1_ce0 = OutPadConv4_1_ce0_local;

assign OutPadConv4_1_ce1 = OutPadConv4_1_ce1_local;

assign OutPadConv4_2_address0 = OutPadConv4_2_address0_local;

assign OutPadConv4_2_address1 = OutPadConv4_2_address1_local;

assign OutPadConv4_2_ce0 = OutPadConv4_2_ce0_local;

assign OutPadConv4_2_ce1 = OutPadConv4_2_ce1_local;

assign OutPadConv4_address0 = OutPadConv4_address0_local;

assign OutPadConv4_address1 = OutPadConv4_address1_local;

assign OutPadConv4_ce0 = OutPadConv4_ce0_local;

assign OutPadConv4_ce1 = OutPadConv4_ce1_local;

assign Weights_address0 = Weights_address0_local;

assign Weights_address1 = Weights_address1_local;

assign Weights_ce0 = Weights_ce0_local;

assign Weights_ce1 = Weights_ce1_local;

assign add_ln119_1_fu_1774_p2 = (ap_sig_allocacmp_n_load + 5'd1);

assign add_ln119_fu_1748_p2 = (ap_sig_allocacmp_indvar_flatten65_load + 11'd1);

assign add_ln127_14_fu_2245_p2 = (tmp_165_reg_5160 + 6'd29);

assign add_ln127_18_fu_2329_p2 = (zext_ln121_7_fu_2326_p1 + 7'd56);

assign add_ln127_20_fu_2182_p2 = ($signed(zext_ln121_3_reg_5069) + $signed(8'd169));

assign add_ln127_22_fu_2263_p2 = ($signed(zext_ln121_3_reg_5069) + $signed(8'd170));

assign add_ln127_24_fu_2408_p2 = (zext_ln121_7_reg_5503 + 7'd57);

assign add_ln127_26_fu_2348_p2 = ($signed(zext_ln121_3_reg_5069) + $signed(8'd172));

assign add_ln127_28_fu_2473_p2 = ($signed(zext_ln121_7_reg_5503) + $signed(7'd84));

assign add_ln127_2_fu_1931_p2 = (select_ln119_reg_4995 + 7'd2);

assign add_ln127_34_fu_2935_p2 = ($signed(zext_ln121_7_reg_5503) + $signed(7'd85));

assign add_ln127_37_fu_2992_p2 = (zext_ln121_6_fu_2967_p1 + 8'd112);

assign add_ln127_39_fu_2485_p2 = ($signed(zext_ln121_2_reg_5105) + $signed(9'd337));

assign add_ln127_41_fu_2542_p2 = ($signed(zext_ln121_2_reg_5105) + $signed(9'd338));

assign add_ln127_43_fu_3056_p2 = (zext_ln121_6_reg_6012 + 8'd113);

assign add_ln127_45_fu_3011_p2 = ($signed(zext_ln121_2_reg_5105) + $signed(9'd340));

assign add_ln127_47_fu_3127_p2 = ($signed(zext_ln121_6_reg_6012) + $signed(8'd140));

assign add_ln127_49_fu_3068_p2 = ($signed(zext_ln121_3_reg_5069) + $signed(8'd165));

assign add_ln127_4_fu_2022_p2 = (trunc_ln121_1_fu_2012_p4 + 5'd1);

assign add_ln127_51_fu_3139_p2 = ($signed(zext_ln121_3_reg_5069) + $signed(8'd166));

assign add_ln127_53_fu_3256_p2 = ($signed(zext_ln121_6_reg_6012) + $signed(8'd141));

assign add_ln127_55_fu_3203_p2 = ($signed(zext_ln121_3_reg_5069) + $signed(8'd168));

assign add_ln127_57_fu_3322_p2 = ($signed(zext_ln121_6_reg_6012) + $signed(8'd168));

assign add_ln127_63_fu_3395_p2 = ($signed(zext_ln121_6_reg_6012) + $signed(8'd169));

assign add_ln127_67_fu_3461_p2 = ($signed(zext_ln121_7_reg_5503) + $signed(7'd68));

assign add_ln127_69_fu_3274_p2 = ($signed(zext_ln121_1_reg_5152) + $signed(10'd589));

assign add_ln127_6_fu_2079_p2 = (select_ln119_reg_4995 + 7'd4);

assign add_ln127_71_fu_3340_p2 = ($signed(zext_ln121_1_reg_5152) + $signed(10'd590));

assign add_ln127_73_fu_3529_p2 = ($signed(zext_ln121_7_reg_5503) + $signed(7'd69));

assign add_ln127_75_fu_3407_p2 = ($signed(zext_ln121_1_reg_5152) + $signed(10'd592));

assign add_ln127_8_fu_2111_p2 = (tmp_165_reg_5160 + 6'd28);

assign add_ln127_fu_1860_p2 = (select_ln119_fu_1766_p3 + 7'd1);

assign add_ln129_1_fu_4260_p2 = (zext_ln121_fu_4240_p1 + empty_213_fu_4234_p2);

assign add_ln129_2_fu_4534_p2 = ($signed(Weights_load_reg_7016) + $signed(trunc_ln_fu_4503_p4));

assign add_ln129_fu_4516_p2 = ($signed(sext_ln129_fu_4512_p1) + $signed(conv_i_i16_i86_i227_fu_4500_p1));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage10 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_pp0_stage11 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_pp0_stage12 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_pp0_stage13 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_pp0_stage14 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_pp0_stage15 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_pp0_stage16 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_pp0_stage17 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_pp0_stage18 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_pp0_stage19 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage20 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp0_stage8 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp0_stage9 = ap_CS_fsm[32'd9];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage16 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage16_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage16_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage17 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage17_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage17_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage18 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage18_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage18_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage19 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage19_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage19_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage20 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage20_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage20_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_subdone = ~(1'b1 == 1'b1);

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage20;

assign ap_ready = ap_ready_sig;

assign arrayidx31_sum_cast_fu_4211_p1 = arrayidx31_sum_fu_4205_p2;

assign arrayidx31_sum_fu_4205_p2 = ($signed(n_8_cast79_fu_4202_p1) + $signed(11'd1244));

assign arrayidx32_sum_126_cast_fu_1824_p1 = arrayidx32_sum_126_fu_1818_p2;

assign arrayidx32_sum_126_fu_1818_p2 = (empty_fu_1812_p2 + 11'd605);

assign arrayidx32_sum_1_1_cast_fu_2052_p1 = arrayidx32_sum_1_1_fu_2046_p2;

assign arrayidx32_sum_1_1_fu_2046_p2 = (p_cast81_fu_2042_p1 + 11'd604);

assign arrayidx32_sum_1_2_cast_fu_2074_p1 = arrayidx32_sum_1_2_fu_2068_p2;

assign arrayidx32_sum_1_2_fu_2068_p2 = (p_cast82_fu_2064_p1 + 11'd604);

assign arrayidx32_sum_1_3_cast_fu_2155_p1 = arrayidx32_sum_1_3_fu_2150_p2;

assign arrayidx32_sum_1_3_fu_2150_p2 = (empty_reg_5013 + 11'd612);

assign arrayidx32_sum_1_4_cast_fu_2165_p1 = arrayidx32_sum_1_4_fu_2160_p2;

assign arrayidx32_sum_1_4_fu_2160_p2 = (empty_reg_5013 + 11'd613);

assign arrayidx32_sum_1_cast_fu_1978_p1 = arrayidx32_sum_1_fu_1973_p2;

assign arrayidx32_sum_1_fu_1973_p2 = (empty_reg_5013 + 11'd609);

assign arrayidx32_sum_238_cast_fu_1835_p1 = arrayidx32_sum_238_fu_1829_p2;

assign arrayidx32_sum_238_fu_1829_p2 = (empty_fu_1812_p2 + 11'd606);

assign arrayidx32_sum_2_1_cast_fu_2240_p1 = arrayidx32_sum_2_1_fu_2235_p2;

assign arrayidx32_sum_2_1_fu_2235_p2 = (empty_reg_5013 + 11'd615);

assign arrayidx32_sum_2_2_cast_fu_2311_p1 = arrayidx32_sum_2_2_fu_2306_p2;

assign arrayidx32_sum_2_2_fu_2306_p2 = (empty_reg_5013 + 11'd616);

assign arrayidx32_sum_2_3_cast_fu_2321_p1 = arrayidx32_sum_2_3_fu_2316_p2;

assign arrayidx32_sum_2_3_fu_2316_p2 = (empty_reg_5013 + 11'd617);

assign arrayidx32_sum_2_4_cast_fu_2387_p1 = arrayidx32_sum_2_4_fu_2382_p2;

assign arrayidx32_sum_2_4_fu_2382_p2 = (empty_reg_5013 + 11'd618);

assign arrayidx32_sum_2_cast_fu_2230_p1 = arrayidx32_sum_2_fu_2225_p2;

assign arrayidx32_sum_2_fu_2225_p2 = (empty_reg_5013 + 11'd614);

assign arrayidx32_sum_350_cast_fu_1923_p1 = arrayidx32_sum_350_fu_1918_p2;

assign arrayidx32_sum_350_fu_1918_p2 = (empty_reg_5013 + 11'd607);

assign arrayidx32_sum_3_1_cast_fu_2452_p1 = arrayidx32_sum_3_1_fu_2447_p2;

assign arrayidx32_sum_3_1_fu_2447_p2 = (empty_reg_5013 + 11'd620);

assign arrayidx32_sum_3_2_cast_fu_2462_p1 = arrayidx32_sum_3_2_fu_2457_p2;

assign arrayidx32_sum_3_2_fu_2457_p2 = (empty_reg_5013 + 11'd621);

assign arrayidx32_sum_3_3_cast_fu_2515_p1 = arrayidx32_sum_3_3_fu_2510_p2;

assign arrayidx32_sum_3_3_fu_2510_p2 = (empty_reg_5013 + 11'd622);

assign arrayidx32_sum_3_4_cast_fu_2525_p1 = arrayidx32_sum_3_4_fu_2520_p2;

assign arrayidx32_sum_3_4_fu_2520_p2 = (empty_reg_5013 + 11'd623);

assign arrayidx32_sum_3_cast_fu_2397_p1 = arrayidx32_sum_3_fu_2392_p2;

assign arrayidx32_sum_3_fu_2392_p2 = (empty_reg_5013 + 11'd619);

assign arrayidx32_sum_462_cast_fu_1968_p1 = arrayidx32_sum_462_fu_1963_p2;

assign arrayidx32_sum_462_fu_1963_p2 = (empty_reg_5013 + 11'd608);

assign arrayidx32_sum_4_1_cast_fu_2590_p1 = arrayidx32_sum_4_1_fu_2585_p2;

assign arrayidx32_sum_4_1_fu_2585_p2 = (empty_reg_5013 + 11'd625);

assign arrayidx32_sum_4_2_cast_fu_2962_p1 = arrayidx32_sum_4_2_fu_2957_p2;

assign arrayidx32_sum_4_2_fu_2957_p2 = (empty_reg_5013 + 11'd626);

assign arrayidx32_sum_4_3_cast_fu_3832_p1 = arrayidx32_sum_4_3_fu_3827_p2;

assign arrayidx32_sum_4_3_fu_3827_p2 = (empty_reg_5013_pp0_iter1_reg + 11'd627);

assign arrayidx32_sum_4_4_cast_fu_3866_p1 = arrayidx32_sum_4_4_fu_3861_p2;

assign arrayidx32_sum_4_4_fu_3861_p2 = (empty_reg_5013_pp0_iter1_reg + 11'd628);

assign arrayidx32_sum_4_cast_fu_2580_p1 = arrayidx32_sum_4_fu_2575_p2;

assign arrayidx32_sum_4_fu_2575_p2 = (empty_reg_5013 + 11'd624);

assign arrayidx32_sum_5_1_cast_fu_3910_p1 = arrayidx32_sum_5_1_fu_3905_p2;

assign arrayidx32_sum_5_1_fu_3905_p2 = (empty_reg_5013_pp0_iter1_reg + 11'd630);

assign arrayidx32_sum_5_2_cast_fu_3920_p1 = arrayidx32_sum_5_2_fu_3915_p2;

assign arrayidx32_sum_5_2_fu_3915_p2 = (empty_reg_5013_pp0_iter1_reg + 11'd631);

assign arrayidx32_sum_5_3_cast_fu_3954_p1 = arrayidx32_sum_5_3_fu_3949_p2;

assign arrayidx32_sum_5_3_fu_3949_p2 = (empty_reg_5013_pp0_iter1_reg + 11'd632);

assign arrayidx32_sum_5_4_cast_fu_3964_p1 = arrayidx32_sum_5_4_fu_3959_p2;

assign arrayidx32_sum_5_4_fu_3959_p2 = (empty_reg_5013_pp0_iter1_reg + 11'd633);

assign arrayidx32_sum_5_cast_fu_3876_p1 = arrayidx32_sum_5_fu_3871_p2;

assign arrayidx32_sum_5_fu_3871_p2 = (empty_reg_5013_pp0_iter1_reg + 11'd629);

assign arrayidx32_sum_6_1_cast_fu_4008_p1 = arrayidx32_sum_6_1_fu_4003_p2;

assign arrayidx32_sum_6_1_fu_4003_p2 = (empty_reg_5013_pp0_iter1_reg + 11'd635);

assign arrayidx32_sum_6_2_cast_fu_4042_p1 = arrayidx32_sum_6_2_fu_4037_p2;

assign arrayidx32_sum_6_2_fu_4037_p2 = (empty_reg_5013_pp0_iter1_reg + 11'd636);

assign arrayidx32_sum_6_3_cast_fu_4052_p1 = arrayidx32_sum_6_3_fu_4047_p2;

assign arrayidx32_sum_6_3_fu_4047_p2 = (empty_reg_5013_pp0_iter1_reg + 11'd637);

assign arrayidx32_sum_6_4_cast_fu_4086_p1 = arrayidx32_sum_6_4_fu_4081_p2;

assign arrayidx32_sum_6_4_fu_4081_p2 = (empty_reg_5013_pp0_iter1_reg + 11'd638);

assign arrayidx32_sum_6_cast_fu_3998_p1 = arrayidx32_sum_6_fu_3993_p2;

assign arrayidx32_sum_6_fu_3993_p2 = (empty_reg_5013_pp0_iter1_reg + 11'd634);

assign arrayidx32_sum_7_1_cast_fu_4130_p1 = arrayidx32_sum_7_1_fu_4125_p2;

assign arrayidx32_sum_7_1_fu_4125_p2 = (empty_reg_5013_pp0_iter1_reg + 11'd640);

assign arrayidx32_sum_7_2_cast_fu_4140_p1 = arrayidx32_sum_7_2_fu_4135_p2;

assign arrayidx32_sum_7_2_fu_4135_p2 = (empty_reg_5013_pp0_iter1_reg + 11'd641);

assign arrayidx32_sum_7_3_cast_fu_4170_p1 = arrayidx32_sum_7_3_fu_4165_p2;

assign arrayidx32_sum_7_3_fu_4165_p2 = (empty_reg_5013_pp0_iter1_reg + 11'd642);

assign arrayidx32_sum_7_4_cast_fu_4180_p1 = arrayidx32_sum_7_4_fu_4175_p2;

assign arrayidx32_sum_7_4_fu_4175_p2 = (empty_reg_5013_pp0_iter1_reg + 11'd643);

assign arrayidx32_sum_7_cast_fu_4096_p1 = arrayidx32_sum_7_fu_4091_p2;

assign arrayidx32_sum_7_fu_4091_p2 = (empty_reg_5013_pp0_iter1_reg + 11'd639);

assign arrayidx32_sum_cast_fu_1913_p1 = arrayidx32_sum_fu_1908_p2;

assign arrayidx32_sum_fu_1908_p2 = (empty_reg_5013 + 11'd604);

assign conv_i_i16_i86_i227_fu_4500_p1 = Weights_load_reg_7016;

assign empty_213_fu_4234_p2 = (p_shl_fu_4216_p3 + p_shl138_fu_4230_p1);

assign empty_fu_1812_p2 = (p_shl139_fu_1796_p1 + p_shl140_fu_1808_p1);

assign grp_fu_1635_p7 = 'bx;

assign grp_fu_1654_p7 = 'bx;

assign grp_fu_1673_p7 = 'bx;

assign grp_fu_1854_p1 = 7'd3;

assign grp_fu_4548_p0 = zext_ln121_3_fu_1850_p1;

assign grp_fu_4548_p1 = 8'd85;

assign grp_fu_4548_p2 = 17'd342;

assign grp_fu_4557_p0 = zext_ln121_3_fu_1850_p1;

assign grp_fu_4557_p1 = 8'd86;

assign grp_fu_4557_p2 = 17'd342;

assign grp_fu_4566_p0 = zext_ln121_3_fu_1850_p1;

assign grp_fu_4566_p1 = 8'd88;

assign grp_fu_4566_p2 = 17'd342;

assign grp_fu_4575_p0 = zext_ln121_2_fu_1928_p1;

assign grp_fu_4575_p1 = 9'd253;

assign grp_fu_4575_p2 = 19'd683;

assign grp_fu_4584_p0 = zext_ln121_2_fu_1928_p1;

assign grp_fu_4584_p1 = 9'd254;

assign grp_fu_4584_p2 = 19'd683;

assign grp_fu_4593_p0 = zext_ln121_1_fu_1983_p1;

assign grp_fu_4593_p1 = 10'd505;

assign grp_fu_4593_p2 = 21'd1366;

assign grp_fu_4602_p0 = zext_ln121_1_fu_1983_p1;

assign grp_fu_4602_p1 = 10'd506;

assign grp_fu_4602_p2 = 21'd1366;

assign grp_fu_4611_p0 = zext_ln121_1_reg_5152;

assign grp_fu_4611_p1 = 10'd508;

assign grp_fu_4611_p2 = 21'd1366;

assign grp_fu_4619_p2 = {{tmp_145_reg_5877}, {8'd0}};

assign grp_fu_4628_p2 = {{tmp_146_fu_3101_p4}, {8'd0}};

assign grp_fu_4637_p2 = {{tmp_147_fu_3171_p4}, {8'd0}};

assign grp_fu_4646_p2 = {{tmp_148_fu_3236_p4}, {8'd0}};

assign grp_fu_4655_p2 = {{tmp_149_fu_3302_p4}, {8'd0}};

assign grp_fu_4664_p2 = {{tmp_150_fu_3369_p4}, {8'd0}};

assign grp_fu_4673_p2 = {{tmp_151_fu_3435_p4}, {8'd0}};

assign grp_fu_4682_p2 = {{tmp_152_fu_3477_p4}, {8'd0}};

assign grp_fu_4691_p2 = {{tmp_153_fu_3509_p4}, {8'd0}};

assign grp_fu_4700_p2 = {{tmp_154_reg_6596}, {8'd0}};

assign grp_fu_4709_p2 = {{tmp_155_fu_3620_p4}, {8'd0}};

assign grp_fu_4718_p2 = {{tmp_156_fu_3643_p4}, {8'd0}};

assign grp_fu_4727_p2 = {{tmp_157_fu_3666_p4}, {8'd0}};

assign grp_fu_4736_p2 = {{tmp_158_fu_3689_p4}, {8'd0}};

assign grp_fu_4745_p2 = {{tmp_159_fu_3712_p4}, {8'd0}};

assign grp_fu_4754_p2 = {{tmp_160_fu_3735_p4}, {8'd0}};

assign grp_fu_4763_p2 = {{tmp_161_fu_3758_p4}, {8'd0}};

assign grp_fu_4772_p2 = {{tmp_162_fu_3781_p4}, {8'd0}};

assign grp_fu_4781_p2 = {{tmp_178_fu_3804_p4}, {8'd0}};

assign grp_fu_4790_p2 = {{tmp_179_fu_3837_p4}, {8'd0}};

assign grp_fu_4799_p2 = {{tmp_181_fu_3881_p4}, {8'd0}};

assign grp_fu_4808_p2 = {{tmp_183_fu_3925_p4}, {8'd0}};

assign grp_fu_4817_p2 = {{tmp_184_fu_3969_p4}, {8'd0}};

assign grp_fu_4826_p2 = {{tmp_186_fu_4013_p4}, {8'd0}};

assign grp_fu_4835_p2 = {{tmp_187_fu_4057_p4}, {8'd0}};

assign grp_fu_4844_p2 = {{tmp_189_fu_4101_p4}, {8'd0}};

assign grp_fu_4853_p2 = {{tmp_191_fu_4145_p4}, {8'd0}};

assign grp_fu_4862_p2 = {{tmp_192_fu_4185_p4}, {8'd0}};

assign grp_fu_4871_p2 = {{tmp_194_fu_4243_p4}, {8'd0}};

assign grp_fu_4880_p2 = {{tmp_195_reg_7022}, {8'd0}};

assign grp_fu_4889_p2 = {{tmp_197_fu_4307_p4}, {8'd0}};

assign grp_fu_4898_p2 = {{tmp_199_fu_4331_p4}, {8'd0}};

assign grp_fu_4907_p2 = {{tmp_200_fu_4354_p4}, {8'd0}};

assign grp_fu_4916_p2 = {{tmp_202_fu_4377_p4}, {8'd0}};

assign grp_fu_4925_p2 = {{tmp_203_fu_4400_p4}, {8'd0}};

assign grp_fu_4934_p2 = {{tmp_205_fu_4423_p4}, {8'd0}};

assign grp_fu_4943_p2 = {{tmp_207_fu_4446_p4}, {8'd0}};

assign grp_fu_4952_p2 = {{tmp_208_fu_4466_p4}, {8'd0}};

assign grp_fu_4961_p2 = {{tmp_210_fu_4483_p4}, {8'd0}};

assign icmp_ln119_fu_1742_p2 = ((ap_sig_allocacmp_indvar_flatten65_load == 11'd1280) ? 1'b1 : 1'b0);

assign icmp_ln121_fu_1760_p2 = ((ap_sig_allocacmp_y_load == 7'd80) ? 1'b1 : 1'b0);

assign mul_ln121_fu_1989_p0 = mul_ln121_fu_1989_p00;

assign mul_ln121_fu_1989_p00 = select_ln119_reg_4995;

assign mul_ln121_fu_1989_p1 = 15'd171;

assign mul_ln127_40_fu_1870_p0 = mul_ln127_40_fu_1870_p00;

assign mul_ln127_40_fu_1870_p00 = add_ln127_fu_1860_p2;

assign mul_ln127_40_fu_1870_p1 = 15'd171;

assign mul_ln127_41_fu_1940_p0 = mul_ln127_41_fu_1940_p00;

assign mul_ln127_41_fu_1940_p00 = add_ln127_2_fu_1931_p2;

assign mul_ln127_41_fu_1940_p1 = 15'd171;

assign mul_ln127_42_fu_2088_p0 = mul_ln127_42_fu_2088_p00;

assign mul_ln127_42_fu_2088_p00 = add_ln127_6_fu_2079_p2;

assign mul_ln127_42_fu_2088_p1 = 15'd171;

assign mul_ln127_46_fu_2191_p0 = mul_ln127_46_fu_2191_p00;

assign mul_ln127_46_fu_2191_p00 = add_ln127_20_fu_2182_p2;

assign mul_ln127_46_fu_2191_p1 = 17'd342;

assign mul_ln127_47_fu_2272_p0 = mul_ln127_47_fu_2272_p00;

assign mul_ln127_47_fu_2272_p00 = add_ln127_22_fu_2263_p2;

assign mul_ln127_47_fu_2272_p1 = 17'd342;

assign mul_ln127_48_fu_2357_p0 = mul_ln127_48_fu_2357_p00;

assign mul_ln127_48_fu_2357_p00 = add_ln127_26_fu_2348_p2;

assign mul_ln127_48_fu_2357_p1 = 17'd342;

assign mul_ln127_51_fu_2431_p0 = mul_ln127_51_fu_2431_p00;

assign mul_ln127_51_fu_2431_p00 = zext_ln127_30_cast_fu_2420_p3;

assign mul_ln127_51_fu_2431_p1 = 19'd683;

assign mul_ln127_52_fu_2494_p0 = mul_ln127_52_fu_2494_p00;

assign mul_ln127_52_fu_2494_p00 = add_ln127_39_fu_2485_p2;

assign mul_ln127_52_fu_2494_p1 = 19'd683;

assign mul_ln127_53_fu_2551_p0 = mul_ln127_53_fu_2551_p00;

assign mul_ln127_53_fu_2551_p00 = add_ln127_41_fu_2542_p2;

assign mul_ln127_53_fu_2551_p1 = 19'd683;

assign mul_ln127_54_fu_3020_p0 = mul_ln127_54_fu_3020_p00;

assign mul_ln127_54_fu_3020_p00 = add_ln127_45_fu_3011_p2;

assign mul_ln127_54_fu_3020_p1 = 19'd683;

assign mul_ln127_55_fu_3081_p0 = mul_ln127_55_fu_3081_p00;

assign mul_ln127_55_fu_3081_p00 = $unsigned(sext_ln127_80_fu_3073_p1);

assign mul_ln127_55_fu_3081_p1 = 19'd683;

assign mul_ln127_56_fu_3152_p0 = mul_ln127_56_fu_3152_p00;

assign mul_ln127_56_fu_3152_p00 = $unsigned(sext_ln127_81_fu_3144_p1);

assign mul_ln127_56_fu_3152_p1 = 19'd683;

assign mul_ln127_57_fu_3216_p0 = mul_ln127_57_fu_3216_p00;

assign mul_ln127_57_fu_3216_p00 = $unsigned(sext_ln127_82_fu_3208_p1);

assign mul_ln127_57_fu_3216_p1 = 19'd683;

assign mul_ln127_61_fu_3283_p0 = mul_ln127_61_fu_3283_p00;

assign mul_ln127_61_fu_3283_p00 = add_ln127_69_fu_3274_p2;

assign mul_ln127_61_fu_3283_p1 = 21'd1366;

assign mul_ln127_62_fu_3349_p0 = mul_ln127_62_fu_3349_p00;

assign mul_ln127_62_fu_3349_p00 = add_ln127_71_fu_3340_p2;

assign mul_ln127_62_fu_3349_p1 = 21'd1366;

assign mul_ln127_63_fu_3416_p0 = mul_ln127_63_fu_3416_p00;

assign mul_ln127_63_fu_3416_p00 = add_ln127_75_fu_3407_p2;

assign mul_ln127_63_fu_3416_p1 = 21'd1366;

assign n_8_cast79_fu_4202_p1 = select_ln119_1_reg_5006_pp0_iter1_reg;

assign p_cast81_fu_2042_p1 = tmp_143_fu_2035_p3;

assign p_cast82_fu_2064_p1 = tmp_144_fu_2057_p3;

assign p_shl138_fu_4230_p1 = tmp_164_fu_4223_p3;

assign p_shl139_fu_1796_p1 = tmp_fu_1788_p3;

assign p_shl140_fu_1808_p1 = tmp_163_fu_1800_p3;

assign p_shl_fu_4216_p3 = {{select_ln119_1_reg_5006_pp0_iter1_reg}, {6'd0}};

assign select_ln119_1_fu_1780_p3 = ((icmp_ln121_fu_1760_p2[0:0] == 1'b1) ? add_ln119_1_fu_1774_p2 : ap_sig_allocacmp_n_load);

assign select_ln119_fu_1766_p3 = ((icmp_ln121_fu_1760_p2[0:0] == 1'b1) ? 7'd0 : ap_sig_allocacmp_y_load);

assign select_ln129_fu_4539_p3 = ((tmp_211_fu_4522_p3[0:0] == 1'b1) ? 16'd0 : add_ln129_2_fu_4534_p2);

assign sext_ln127_80_fu_3073_p1 = $signed(add_ln127_49_fu_3068_p2);

assign sext_ln127_81_fu_3144_p1 = $signed(add_ln127_51_fu_3139_p2);

assign sext_ln127_82_fu_3208_p1 = $signed(add_ln127_55_fu_3203_p2);

assign sext_ln127_83_fu_3466_p1 = $signed(add_ln127_67_fu_3461_p2);

assign sext_ln127_84_fu_3534_p1 = $signed(add_ln127_73_fu_3529_p2);

assign sext_ln129_fu_4512_p1 = trunc_ln_fu_4503_p4;

assign tmp_143_fu_2035_p3 = {{tmp_s_reg_5063}, {3'd6}};

assign tmp_144_fu_2057_p3 = {{tmp_s_reg_5063}, {3'd7}};

assign tmp_146_fu_3101_p1 = grp_fu_4619_p3;

assign tmp_146_fu_3101_p4 = {{tmp_146_fu_3101_p1[23:8]}};

assign tmp_147_fu_3171_p1 = grp_fu_4628_p3;

assign tmp_147_fu_3171_p4 = {{tmp_147_fu_3171_p1[23:8]}};

assign tmp_148_fu_3236_p1 = grp_fu_4637_p3;

assign tmp_148_fu_3236_p4 = {{tmp_148_fu_3236_p1[23:8]}};

assign tmp_149_fu_3302_p1 = grp_fu_4646_p3;

assign tmp_149_fu_3302_p4 = {{tmp_149_fu_3302_p1[23:8]}};

assign tmp_150_fu_3369_p1 = grp_fu_4655_p3;

assign tmp_150_fu_3369_p4 = {{tmp_150_fu_3369_p1[23:8]}};

assign tmp_151_fu_3435_p1 = grp_fu_4664_p3;

assign tmp_151_fu_3435_p4 = {{tmp_151_fu_3435_p1[23:8]}};

assign tmp_152_fu_3477_p1 = grp_fu_4673_p3;

assign tmp_152_fu_3477_p4 = {{tmp_152_fu_3477_p1[23:8]}};

assign tmp_153_fu_3509_p1 = grp_fu_4682_p3;

assign tmp_153_fu_3509_p4 = {{tmp_153_fu_3509_p1[23:8]}};

assign tmp_154_fu_3554_p1 = grp_fu_4691_p3;

assign tmp_155_fu_3620_p1 = grp_fu_4700_p3;

assign tmp_155_fu_3620_p4 = {{tmp_155_fu_3620_p1[23:8]}};

assign tmp_156_fu_3643_p1 = grp_fu_4709_p3;

assign tmp_156_fu_3643_p4 = {{tmp_156_fu_3643_p1[23:8]}};

assign tmp_157_fu_3666_p1 = grp_fu_4718_p3;

assign tmp_157_fu_3666_p4 = {{tmp_157_fu_3666_p1[23:8]}};

assign tmp_158_fu_3689_p1 = grp_fu_4727_p3;

assign tmp_158_fu_3689_p4 = {{tmp_158_fu_3689_p1[23:8]}};

assign tmp_159_fu_3712_p1 = grp_fu_4736_p3;

assign tmp_159_fu_3712_p4 = {{tmp_159_fu_3712_p1[23:8]}};

assign tmp_160_fu_3735_p1 = grp_fu_4745_p3;

assign tmp_160_fu_3735_p4 = {{tmp_160_fu_3735_p1[23:8]}};

assign tmp_161_fu_3758_p1 = grp_fu_4754_p3;

assign tmp_161_fu_3758_p4 = {{tmp_161_fu_3758_p1[23:8]}};

assign tmp_162_fu_3781_p1 = grp_fu_4763_p3;

assign tmp_162_fu_3781_p4 = {{tmp_162_fu_3781_p1[23:8]}};

assign tmp_163_fu_1800_p3 = {{select_ln119_1_fu_1780_p3}, {3'd0}};

assign tmp_164_fu_4223_p3 = {{select_ln119_1_reg_5006_pp0_iter1_reg}, {4'd0}};

assign tmp_165_fu_1995_p4 = {{mul_ln121_fu_1989_p2[14:9]}};

assign tmp_166_fu_1876_p4 = {{mul_ln127_40_fu_1870_p2[14:9]}};

assign tmp_167_fu_1946_p4 = {{mul_ln127_41_fu_1940_p2[14:9]}};

assign tmp_168_fu_2094_p4 = {{mul_ln127_42_fu_2088_p2[14:9]}};

assign tmp_169_fu_2123_p1 = grp_fu_4548_p3;

assign tmp_170_fu_2132_p1 = grp_fu_4557_p3;

assign tmp_171_fu_2141_p1 = grp_fu_4566_p3;

assign tmp_175_fu_2207_p1 = grp_fu_4575_p3;

assign tmp_176_fu_2216_p1 = grp_fu_4584_p3;

assign tmp_178_fu_3804_p1 = grp_fu_4772_p3;

assign tmp_178_fu_3804_p4 = {{tmp_178_fu_3804_p1[23:8]}};

assign tmp_179_fu_3837_p1 = grp_fu_4781_p3;

assign tmp_179_fu_3837_p4 = {{tmp_179_fu_3837_p1[23:8]}};

assign tmp_181_fu_3881_p1 = grp_fu_4790_p3;

assign tmp_181_fu_3881_p4 = {{tmp_181_fu_3881_p1[23:8]}};

assign tmp_183_fu_3925_p1 = grp_fu_4799_p3;

assign tmp_183_fu_3925_p4 = {{tmp_183_fu_3925_p1[23:8]}};

assign tmp_184_fu_3969_p1 = grp_fu_4808_p3;

assign tmp_184_fu_3969_p4 = {{tmp_184_fu_3969_p1[23:8]}};

assign tmp_186_fu_4013_p1 = grp_fu_4817_p3;

assign tmp_186_fu_4013_p4 = {{tmp_186_fu_4013_p1[23:8]}};

assign tmp_187_fu_4057_p1 = grp_fu_4826_p3;

assign tmp_187_fu_4057_p4 = {{tmp_187_fu_4057_p1[23:8]}};

assign tmp_189_fu_4101_p1 = grp_fu_4835_p3;

assign tmp_189_fu_4101_p4 = {{tmp_189_fu_4101_p1[23:8]}};

assign tmp_191_fu_4145_p1 = grp_fu_4844_p3;

assign tmp_191_fu_4145_p4 = {{tmp_191_fu_4145_p1[23:8]}};

assign tmp_192_fu_4185_p1 = grp_fu_4853_p3;

assign tmp_192_fu_4185_p4 = {{tmp_192_fu_4185_p1[23:8]}};

assign tmp_194_fu_4243_p1 = grp_fu_4862_p3;

assign tmp_194_fu_4243_p4 = {{tmp_194_fu_4243_p1[23:8]}};

assign tmp_195_fu_4266_p1 = grp_fu_4871_p3;

assign tmp_196_fu_2288_p1 = grp_fu_4593_p3;

assign tmp_197_fu_4307_p1 = grp_fu_4880_p3;

assign tmp_197_fu_4307_p4 = {{tmp_197_fu_4307_p1[23:8]}};

assign tmp_198_fu_2297_p1 = grp_fu_4602_p3;

assign tmp_199_fu_4331_p1 = grp_fu_4889_p3;

assign tmp_199_fu_4331_p4 = {{tmp_199_fu_4331_p1[23:8]}};

assign tmp_200_fu_4354_p1 = grp_fu_4898_p3;

assign tmp_200_fu_4354_p4 = {{tmp_200_fu_4354_p1[23:8]}};

assign tmp_201_fu_2373_p1 = grp_fu_4611_p3;

assign tmp_202_fu_4377_p1 = grp_fu_4907_p3;

assign tmp_202_fu_4377_p4 = {{tmp_202_fu_4377_p1[23:8]}};

assign tmp_203_fu_4400_p1 = grp_fu_4916_p3;

assign tmp_203_fu_4400_p4 = {{tmp_203_fu_4400_p1[23:8]}};

assign tmp_205_fu_4423_p1 = grp_fu_4925_p3;

assign tmp_205_fu_4423_p4 = {{tmp_205_fu_4423_p1[23:8]}};

assign tmp_207_fu_4446_p1 = grp_fu_4934_p3;

assign tmp_207_fu_4446_p4 = {{tmp_207_fu_4446_p1[23:8]}};

assign tmp_208_fu_4466_p1 = grp_fu_4943_p3;

assign tmp_208_fu_4466_p4 = {{tmp_208_fu_4466_p1[23:8]}};

assign tmp_210_fu_4483_p1 = grp_fu_4952_p3;

assign tmp_210_fu_4483_p4 = {{tmp_210_fu_4483_p1[23:8]}};

assign tmp_211_fu_4522_p3 = add_ln129_fu_4516_p2[32'd16];

assign tmp_59_fu_2599_p7 = 'bx;

assign tmp_60_fu_2626_p7 = 'bx;

assign tmp_61_fu_2657_p7 = 'bx;

assign tmp_62_fu_2674_p7 = 'bx;

assign tmp_63_fu_2691_p7 = 'bx;

assign tmp_64_fu_2708_p7 = 'bx;

assign tmp_65_fu_2725_p7 = 'bx;

assign tmp_66_fu_2742_p7 = 'bx;

assign tmp_67_fu_2759_p7 = 'bx;

assign tmp_68_fu_2776_p7 = 'bx;

assign tmp_69_fu_2793_p7 = 'bx;

assign tmp_70_fu_2810_p7 = 'bx;

assign tmp_71_fu_2827_p7 = 'bx;

assign tmp_72_fu_2844_p7 = 'bx;

assign tmp_73_fu_2861_p7 = 'bx;

assign tmp_74_fu_2878_p7 = 'bx;

assign tmp_75_fu_2895_p7 = 'bx;

assign tmp_76_fu_2915_p7 = 'bx;

assign tmp_77_fu_2973_p7 = 'bx;

assign tmp_97_fu_3566_p7 = 'bx;

assign tmp_98_fu_3585_p7 = 'bx;

assign tmp_fu_1788_p3 = {{select_ln119_1_fu_1780_p3}, {5'd0}};

assign trunc_ln121_1_fu_2012_p4 = {{mul_ln121_fu_1989_p2[13:9]}};

assign trunc_ln121_fu_2595_p1 = grp_fu_1854_p2[1:0];

assign trunc_ln_fu_4503_p1 = grp_fu_4961_p3;

assign trunc_ln_fu_4503_p4 = {{trunc_ln_fu_4503_p1[23:8]}};

assign zext_ln121_1_fu_1983_p1 = select_ln119_reg_4995;

assign zext_ln121_2_fu_1928_p1 = select_ln119_reg_4995;

assign zext_ln121_3_fu_1850_p1 = select_ln119_fu_1766_p3;

assign zext_ln121_5_fu_2005_p1 = tmp_165_fu_1995_p4;

assign zext_ln121_6_fu_2967_p1 = tmp_165_reg_5160;

assign zext_ln121_7_fu_2326_p1 = tmp_165_reg_5160;

assign zext_ln121_fu_4240_p1 = select_ln119_reg_4995_pp0_iter1_reg;

assign zext_ln127_11_fu_2176_p1 = tmp_170_reg_5293;

assign zext_ln127_12_fu_2250_p1 = add_ln127_14_fu_2245_p2;

assign zext_ln127_14_fu_2257_p1 = tmp_171_reg_5298;

assign zext_ln127_15_fu_2335_p1 = add_ln127_18_fu_2329_p2;

assign zext_ln127_17_fu_2342_p1 = tmp_172_reg_5378;

assign zext_ln127_19_fu_2402_p1 = tmp_173_reg_5468;

assign zext_ln127_20_fu_2413_p1 = add_ln127_24_fu_2408_p2;

assign zext_ln127_22_fu_2467_p1 = tmp_174_reg_5572;

assign zext_ln127_23_fu_2478_p1 = add_ln127_28_fu_2473_p2;

assign zext_ln127_25_fu_2530_p1 = tmp_175_reg_5383;

assign zext_ln127_27_fu_2536_p1 = tmp_176_reg_5388;

assign zext_ln127_28_fu_2940_p1 = add_ln127_34_fu_2935_p2;

assign zext_ln127_2_fu_1956_p1 = tmp_167_fu_1946_p4;

assign zext_ln127_30_cast_fu_2420_p3 = {{1'd1}, {zext_ln121_3_reg_5069}};

assign zext_ln127_30_fu_2947_p1 = tmp_177_reg_5662;

assign zext_ln127_31_fu_2998_p1 = add_ln127_37_fu_2992_p2;

assign zext_ln127_33_fu_3005_p1 = tmp_180_reg_5747;

assign zext_ln127_35_fu_3050_p1 = tmp_182_reg_5832;

assign zext_ln127_36_fu_3061_p1 = add_ln127_43_fu_3056_p2;

assign zext_ln127_38_fu_3121_p1 = tmp_185_reg_6066;

assign zext_ln127_39_fu_3132_p1 = add_ln127_47_fu_3127_p2;

assign zext_ln127_41_fu_3191_p1 = tmp_188_reg_6131;

assign zext_ln127_43_fu_3197_p1 = tmp_190_reg_6191;

assign zext_ln127_44_fu_3261_p1 = add_ln127_53_fu_3256_p2;

assign zext_ln127_46_fu_3268_p1 = tmp_193_reg_6251;

assign zext_ln127_47_fu_3327_p1 = add_ln127_57_fu_3322_p2;

assign zext_ln127_49_fu_3334_p1 = tmp_196_reg_5473;

assign zext_ln127_4_fu_2028_p1 = add_ln127_4_fu_2022_p2;

assign zext_ln127_51_fu_3389_p1 = tmp_198_reg_5478;

assign zext_ln127_52_fu_3400_p1 = add_ln127_63_fu_3395_p2;

assign zext_ln127_54_fu_3455_p1 = tmp_201_reg_5577;

assign zext_ln127_55_fu_3470_p1 = $unsigned(sext_ln127_83_fu_3466_p1);

assign zext_ln127_57_fu_3494_p1 = tmp_204_reg_6311;

assign zext_ln127_59_fu_3500_p1 = tmp_206_reg_6371;

assign zext_ln127_60_fu_3538_p1 = $unsigned(sext_ln127_84_fu_3534_p1);

assign zext_ln127_62_fu_3545_p1 = tmp_209_reg_6431;

assign zext_ln127_6_fu_2104_p1 = tmp_168_fu_2094_p4;

assign zext_ln127_7_fu_2116_p1 = add_ln127_8_fu_2111_p2;

assign zext_ln127_9_fu_2170_p1 = tmp_169_reg_5288;

assign zext_ln127_fu_1886_p1 = tmp_166_fu_1876_p4;

assign zext_ln129_fu_4530_p1 = add_ln129_1_reg_7011;

always @ (posedge ap_clk) begin
    empty_reg_5013[2:0] <= 3'b000;
    empty_reg_5013_pp0_iter1_reg[2:0] <= 3'b000;
    zext_ln121_3_reg_5069[7] <= 1'b0;
    zext_ln121_2_reg_5105[8:7] <= 2'b00;
    zext_ln121_1_reg_5152[9:7] <= 3'b000;
    zext_ln121_7_reg_5503[6] <= 1'b0;
    zext_ln121_6_reg_6012[7:6] <= 2'b00;
end

endmodule //CNN_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4
