Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Fri Aug 14 20:37:45 2020
| Host              : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command           : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design            : main
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 163 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 91 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.488        0.000                      0                10052        0.040        0.000                      0                10052        2.927        0.000                       0                  4247  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 2.488        0.000                      0                10052        0.040        0.000                      0                10052        2.927        0.000                       0                  4247  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        2.488ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.040ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.927ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.488ns  (required time - arrival time)
  Source:                 done_reg16/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            x11/mem_reg_0_3_28_28/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.405ns  (logic 1.549ns (35.165%)  route 2.856ns (64.835%))
  Logic Levels:           10  (CARRY8=3 LUT3=1 LUT4=3 LUT6=2 RAMS32=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4374, unset)         0.037     0.037    done_reg16/clk
    SLICE_X29Y86         FDRE                                         r  done_reg16/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y86         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     0.133 f  done_reg16/out_reg[0]/Q
                         net (fo=2, routed)           0.141     0.274    fsm16/done_reg16_out
    SLICE_X29Y84         LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.177     0.451 f  fsm16/out[3]_i_4__3/O
                         net (fo=25, routed)          0.396     0.847    cond_computed16/out_reg[0]_7
    SLICE_X30Y87         LUT4 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.080     0.927 r  cond_computed16/out[0]_i_3/O
                         net (fo=4, routed)           0.164     1.091    par_done_reg24/done_reg_0
    SLICE_X29Y87         LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.177     1.268 f  par_done_reg24/mem_reg_0_3_0_0_i_7/O
                         net (fo=162, routed)         0.313     1.581    i0/mem_reg_0_3_0_0_1
    SLICE_X27Y88         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.179     1.760 r  i0/mem_reg_0_3_0_0_i_3/O
                         net (fo=32, routed)          0.641     2.401    x11/mem_reg_0_3_9_9/A0
    SLICE_X24Y91         RAMS32 (Prop_A5LUT_SLICEM_ADR0_O)
                                                      0.200     2.601 r  x11/mem_reg_0_3_9_9/SP/O
                         net (fo=3, routed)           0.459     3.060    add4/read_data[9]
    SLICE_X25Y90         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.177     3.237 r  add4/mem_reg_0_3_8_8_i_17/O
                         net (fo=1, routed)           0.010     3.247    add4/mem_reg_0_3_8_8_i_17_n_0
    SLICE_X25Y90         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     3.480 r  add4/mem_reg_0_3_8_8_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.508    add4/mem_reg_0_3_8_8_i_2_n_0
    SLICE_X25Y91         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.531 r  add4/mem_reg_0_3_16_16_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.559    add4/mem_reg_0_3_16_16_i_2_n_0
    SLICE_X25Y92         CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.109     3.668 r  add4/mem_reg_0_3_24_24_i_2/O[4]
                         net (fo=1, routed)           0.256     3.924    x1_int_read0_0/out[28]
    SLICE_X26Y92         LUT4 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.098     4.022 r  x1_int_read0_0/mem_reg_0_3_28_28_i_1/O
                         net (fo=1, routed)           0.420     4.442    x11/mem_reg_0_3_28_28/D
    SLICE_X24Y91         RAMS32                                       r  x11/mem_reg_0_3_28_28/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=4374, unset)         0.052     7.052    x11/mem_reg_0_3_28_28/WCLK
    SLICE_X24Y91         RAMS32                                       r  x11/mem_reg_0_3_28_28/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X24Y91         RAMS32 (Setup_F6LUT_SLICEM_CLK_I)
                                                     -0.087     6.930    x11/mem_reg_0_3_28_28/SP
  -------------------------------------------------------------------
                         required time                          6.930    
                         arrival time                          -4.442    
  -------------------------------------------------------------------
                         slack                                  2.488    

Slack (MET) :             2.634ns  (required time - arrival time)
  Source:                 done_reg16/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            x11/mem_reg_0_3_25_25/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.272ns  (logic 1.588ns (37.172%)  route 2.684ns (62.828%))
  Logic Levels:           10  (CARRY8=3 LUT3=1 LUT4=3 LUT6=2 RAMS32=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4374, unset)         0.037     0.037    done_reg16/clk
    SLICE_X29Y86         FDRE                                         r  done_reg16/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y86         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     0.133 f  done_reg16/out_reg[0]/Q
                         net (fo=2, routed)           0.141     0.274    fsm16/done_reg16_out
    SLICE_X29Y84         LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.177     0.451 f  fsm16/out[3]_i_4__3/O
                         net (fo=25, routed)          0.396     0.847    cond_computed16/out_reg[0]_7
    SLICE_X30Y87         LUT4 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.080     0.927 r  cond_computed16/out[0]_i_3/O
                         net (fo=4, routed)           0.164     1.091    par_done_reg24/done_reg_0
    SLICE_X29Y87         LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.177     1.268 f  par_done_reg24/mem_reg_0_3_0_0_i_7/O
                         net (fo=162, routed)         0.313     1.581    i0/mem_reg_0_3_0_0_1
    SLICE_X27Y88         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.179     1.760 r  i0/mem_reg_0_3_0_0_i_3/O
                         net (fo=32, routed)          0.641     2.401    x11/mem_reg_0_3_9_9/A0
    SLICE_X24Y91         RAMS32 (Prop_A5LUT_SLICEM_ADR0_O)
                                                      0.200     2.601 r  x11/mem_reg_0_3_9_9/SP/O
                         net (fo=3, routed)           0.459     3.060    add4/read_data[9]
    SLICE_X25Y90         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.177     3.237 r  add4/mem_reg_0_3_8_8_i_17/O
                         net (fo=1, routed)           0.010     3.247    add4/mem_reg_0_3_8_8_i_17_n_0
    SLICE_X25Y90         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     3.480 r  add4/mem_reg_0_3_8_8_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.508    add4/mem_reg_0_3_8_8_i_2_n_0
    SLICE_X25Y91         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.531 r  add4/mem_reg_0_3_16_16_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.559    add4/mem_reg_0_3_16_16_i_2_n_0
    SLICE_X25Y92         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.097     3.656 r  add4/mem_reg_0_3_24_24_i_2/O[1]
                         net (fo=1, routed)           0.152     3.808    x1_int_read0_0/out[25]
    SLICE_X26Y92         LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.149     3.957 r  x1_int_read0_0/mem_reg_0_3_25_25_i_1/O
                         net (fo=1, routed)           0.352     4.309    x11/mem_reg_0_3_25_25/D
    SLICE_X24Y91         RAMS32                                       r  x11/mem_reg_0_3_25_25/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=4374, unset)         0.052     7.052    x11/mem_reg_0_3_25_25/WCLK
    SLICE_X24Y91         RAMS32                                       r  x11/mem_reg_0_3_25_25/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X24Y91         RAMS32 (Setup_H5LUT_SLICEM_CLK_I)
                                                     -0.074     6.943    x11/mem_reg_0_3_25_25/SP
  -------------------------------------------------------------------
                         required time                          6.943    
                         arrival time                          -4.309    
  -------------------------------------------------------------------
                         slack                                  2.634    

Slack (MET) :             2.672ns  (required time - arrival time)
  Source:                 done_reg16/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            x11/mem_reg_0_3_30_30/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.247ns  (logic 1.535ns (36.143%)  route 2.712ns (63.857%))
  Logic Levels:           10  (CARRY8=3 LUT3=1 LUT4=3 LUT6=2 RAMS32=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4374, unset)         0.037     0.037    done_reg16/clk
    SLICE_X29Y86         FDRE                                         r  done_reg16/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y86         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     0.133 f  done_reg16/out_reg[0]/Q
                         net (fo=2, routed)           0.141     0.274    fsm16/done_reg16_out
    SLICE_X29Y84         LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.177     0.451 f  fsm16/out[3]_i_4__3/O
                         net (fo=25, routed)          0.396     0.847    cond_computed16/out_reg[0]_7
    SLICE_X30Y87         LUT4 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.080     0.927 r  cond_computed16/out[0]_i_3/O
                         net (fo=4, routed)           0.164     1.091    par_done_reg24/done_reg_0
    SLICE_X29Y87         LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.177     1.268 f  par_done_reg24/mem_reg_0_3_0_0_i_7/O
                         net (fo=162, routed)         0.313     1.581    i0/mem_reg_0_3_0_0_1
    SLICE_X27Y88         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.179     1.760 r  i0/mem_reg_0_3_0_0_i_3/O
                         net (fo=32, routed)          0.641     2.401    x11/mem_reg_0_3_9_9/A0
    SLICE_X24Y91         RAMS32 (Prop_A5LUT_SLICEM_ADR0_O)
                                                      0.200     2.601 r  x11/mem_reg_0_3_9_9/SP/O
                         net (fo=3, routed)           0.459     3.060    add4/read_data[9]
    SLICE_X25Y90         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.177     3.237 r  add4/mem_reg_0_3_8_8_i_17/O
                         net (fo=1, routed)           0.010     3.247    add4/mem_reg_0_3_8_8_i_17_n_0
    SLICE_X25Y90         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     3.480 r  add4/mem_reg_0_3_8_8_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.508    add4/mem_reg_0_3_8_8_i_2_n_0
    SLICE_X25Y91         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.531 r  add4/mem_reg_0_3_16_16_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.559    add4/mem_reg_0_3_16_16_i_2_n_0
    SLICE_X25Y92         CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.129     3.688 r  add4/mem_reg_0_3_24_24_i_2/O[6]
                         net (fo=1, routed)           0.241     3.929    x1_int_read0_0/out[30]
    SLICE_X26Y92         LUT4 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.064     3.993 r  x1_int_read0_0/mem_reg_0_3_30_30_i_1/O
                         net (fo=1, routed)           0.291     4.284    x11/mem_reg_0_3_30_30/D
    SLICE_X24Y91         RAMS32                                       r  x11/mem_reg_0_3_30_30/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=4374, unset)         0.052     7.052    x11/mem_reg_0_3_30_30/WCLK
    SLICE_X24Y91         RAMS32                                       r  x11/mem_reg_0_3_30_30/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X24Y91         RAMS32 (Setup_E5LUT_SLICEM_CLK_I)
                                                     -0.061     6.956    x11/mem_reg_0_3_30_30/SP
  -------------------------------------------------------------------
                         required time                          6.956    
                         arrival time                          -4.284    
  -------------------------------------------------------------------
                         slack                                  2.672    

Slack (MET) :             2.684ns  (required time - arrival time)
  Source:                 done_reg16/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            x11/mem_reg_0_3_27_27/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.236ns  (logic 1.594ns (37.630%)  route 2.642ns (62.370%))
  Logic Levels:           10  (CARRY8=3 LUT3=1 LUT4=3 LUT6=2 RAMS32=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4374, unset)         0.037     0.037    done_reg16/clk
    SLICE_X29Y86         FDRE                                         r  done_reg16/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y86         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     0.133 f  done_reg16/out_reg[0]/Q
                         net (fo=2, routed)           0.141     0.274    fsm16/done_reg16_out
    SLICE_X29Y84         LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.177     0.451 f  fsm16/out[3]_i_4__3/O
                         net (fo=25, routed)          0.396     0.847    cond_computed16/out_reg[0]_7
    SLICE_X30Y87         LUT4 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.080     0.927 r  cond_computed16/out[0]_i_3/O
                         net (fo=4, routed)           0.164     1.091    par_done_reg24/done_reg_0
    SLICE_X29Y87         LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.177     1.268 f  par_done_reg24/mem_reg_0_3_0_0_i_7/O
                         net (fo=162, routed)         0.313     1.581    i0/mem_reg_0_3_0_0_1
    SLICE_X27Y88         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.179     1.760 r  i0/mem_reg_0_3_0_0_i_3/O
                         net (fo=32, routed)          0.641     2.401    x11/mem_reg_0_3_9_9/A0
    SLICE_X24Y91         RAMS32 (Prop_A5LUT_SLICEM_ADR0_O)
                                                      0.200     2.601 r  x11/mem_reg_0_3_9_9/SP/O
                         net (fo=3, routed)           0.459     3.060    add4/read_data[9]
    SLICE_X25Y90         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.177     3.237 r  add4/mem_reg_0_3_8_8_i_17/O
                         net (fo=1, routed)           0.010     3.247    add4/mem_reg_0_3_8_8_i_17_n_0
    SLICE_X25Y90         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     3.480 r  add4/mem_reg_0_3_8_8_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.508    add4/mem_reg_0_3_8_8_i_2_n_0
    SLICE_X25Y91         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.531 r  add4/mem_reg_0_3_16_16_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.559    add4/mem_reg_0_3_16_16_i_2_n_0
    SLICE_X25Y92         CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.104     3.663 r  add4/mem_reg_0_3_24_24_i_2/O[3]
                         net (fo=1, routed)           0.162     3.825    x1_int_read0_0/out[27]
    SLICE_X23Y92         LUT4 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.148     3.973 r  x1_int_read0_0/mem_reg_0_3_27_27_i_1/O
                         net (fo=1, routed)           0.300     4.273    x11/mem_reg_0_3_27_27/D
    SLICE_X24Y91         RAMS32                                       r  x11/mem_reg_0_3_27_27/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=4374, unset)         0.052     7.052    x11/mem_reg_0_3_27_27/WCLK
    SLICE_X24Y91         RAMS32                                       r  x11/mem_reg_0_3_27_27/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X24Y91         RAMS32 (Setup_G5LUT_SLICEM_CLK_I)
                                                     -0.060     6.957    x11/mem_reg_0_3_27_27/SP
  -------------------------------------------------------------------
                         required time                          6.957    
                         arrival time                          -4.273    
  -------------------------------------------------------------------
                         slack                                  2.684    

Slack (MET) :             2.725ns  (required time - arrival time)
  Source:                 fsm16/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            x21/mem_reg_0_3_24_24/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.177ns  (logic 1.639ns (39.239%)  route 2.538ns (60.761%))
  Logic Levels:           11  (CARRY8=5 LUT3=2 LUT4=2 LUT6=2)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4374, unset)         0.037     0.037    fsm16/clk
    SLICE_X29Y82         FDRE                                         r  fsm16/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y82         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     0.130 r  fsm16/out_reg[2]/Q
                         net (fo=20, routed)          0.168     0.298    fsm16/fsm16_out[2]
    SLICE_X29Y81         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.179     0.477 r  fsm16/out[31]_i_7__2/O
                         net (fo=5, routed)           0.177     0.654    fsm14/done_reg_4
    SLICE_X30Y80         LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.149     0.803 r  fsm14/out[31]_i_3__1/O
                         net (fo=25, routed)          0.152     0.955    par_done_reg39/done_reg_0
    SLICE_X30Y78         LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.100     1.055 f  par_done_reg39/mem_reg_0_3_0_0_i_6__1/O
                         net (fo=161, routed)         0.807     1.862    add11/mem_reg_0_3_24_24_i_18_0
    SLICE_X37Y73         LUT3 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.150     2.012 r  add11/mem_reg_0_3_0_0_i_42/O
                         net (fo=1, routed)           0.014     2.026    add11/mem_reg_0_3_0_0_i_42_n_0
    SLICE_X37Y73         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     2.267 r  add11/mem_reg_0_3_0_0_i_26/CO[7]
                         net (fo=1, routed)           0.028     2.295    add11/mem_reg_0_3_0_0_i_26_n_0
    SLICE_X37Y74         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     2.318 r  add11/mem_reg_0_3_8_8_i_19/CO[7]
                         net (fo=1, routed)           0.028     2.346    add11/mem_reg_0_3_8_8_i_19_n_0
    SLICE_X37Y75         CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.145     2.491 r  add11/mem_reg_0_3_16_16_i_19/O[5]
                         net (fo=1, routed)           0.564     3.055    add12/mem_reg_0_3_24_24_i_2_1[21]
    SLICE_X27Y75         LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.177     3.232 r  add12/mem_reg_0_3_16_16_i_13/O
                         net (fo=1, routed)           0.012     3.244    add12/mem_reg_0_3_16_16_i_13_n_0
    SLICE_X27Y75         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197     3.441 r  add12/mem_reg_0_3_16_16_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.469    add12/mem_reg_0_3_16_16_i_2_n_0
    SLICE_X27Y76         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.072     3.541 r  add12/mem_reg_0_3_24_24_i_2/O[0]
                         net (fo=1, routed)           0.246     3.787    cond_stored7/out[24]
    SLICE_X27Y77         LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.113     3.900 r  cond_stored7/mem_reg_0_3_24_24_i_1__1/O
                         net (fo=1, routed)           0.314     4.214    x21/mem_reg_0_3_24_24/D
    SLICE_X28Y76         RAMS32                                       r  x21/mem_reg_0_3_24_24/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=4374, unset)         0.052     7.052    x21/mem_reg_0_3_24_24/WCLK
    SLICE_X28Y76         RAMS32                                       r  x21/mem_reg_0_3_24_24/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X28Y76         RAMS32 (Setup_H6LUT_SLICEM_CLK_I)
                                                     -0.078     6.939    x21/mem_reg_0_3_24_24/SP
  -------------------------------------------------------------------
                         required time                          6.939    
                         arrival time                          -4.214    
  -------------------------------------------------------------------
                         slack                                  2.725    

Slack (MET) :             2.748ns  (required time - arrival time)
  Source:                 done_reg16/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            x11/mem_reg_0_3_21_21/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.172ns  (logic 1.503ns (36.026%)  route 2.669ns (63.974%))
  Logic Levels:           9  (CARRY8=2 LUT3=1 LUT4=3 LUT6=2 RAMS32=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4374, unset)         0.037     0.037    done_reg16/clk
    SLICE_X29Y86         FDRE                                         r  done_reg16/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y86         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     0.133 f  done_reg16/out_reg[0]/Q
                         net (fo=2, routed)           0.141     0.274    fsm16/done_reg16_out
    SLICE_X29Y84         LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.177     0.451 f  fsm16/out[3]_i_4__3/O
                         net (fo=25, routed)          0.396     0.847    cond_computed16/out_reg[0]_7
    SLICE_X30Y87         LUT4 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.080     0.927 r  cond_computed16/out[0]_i_3/O
                         net (fo=4, routed)           0.164     1.091    par_done_reg24/done_reg_0
    SLICE_X29Y87         LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.177     1.268 f  par_done_reg24/mem_reg_0_3_0_0_i_7/O
                         net (fo=162, routed)         0.313     1.581    i0/mem_reg_0_3_0_0_1
    SLICE_X27Y88         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.179     1.760 r  i0/mem_reg_0_3_0_0_i_3/O
                         net (fo=32, routed)          0.641     2.401    x11/mem_reg_0_3_9_9/A0
    SLICE_X24Y91         RAMS32 (Prop_A5LUT_SLICEM_ADR0_O)
                                                      0.200     2.601 r  x11/mem_reg_0_3_9_9/SP/O
                         net (fo=3, routed)           0.459     3.060    add4/read_data[9]
    SLICE_X25Y90         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.177     3.237 r  add4/mem_reg_0_3_8_8_i_17/O
                         net (fo=1, routed)           0.010     3.247    add4/mem_reg_0_3_8_8_i_17_n_0
    SLICE_X25Y90         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     3.480 r  add4/mem_reg_0_3_8_8_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.508    add4/mem_reg_0_3_8_8_i_2_n_0
    SLICE_X25Y91         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.145     3.653 r  add4/mem_reg_0_3_16_16_i_2/O[5]
                         net (fo=1, routed)           0.222     3.875    x1_int_read0_0/out[21]
    SLICE_X27Y91         LUT4 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.039     3.914 r  x1_int_read0_0/mem_reg_0_3_21_21_i_1/O
                         net (fo=1, routed)           0.295     4.209    x11/mem_reg_0_3_21_21/D
    SLICE_X24Y90         RAMS32                                       r  x11/mem_reg_0_3_21_21/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=4374, unset)         0.052     7.052    x11/mem_reg_0_3_21_21/WCLK
    SLICE_X24Y90         RAMS32                                       r  x11/mem_reg_0_3_21_21/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X24Y90         RAMS32 (Setup_B5LUT_SLICEM_CLK_I)
                                                     -0.060     6.957    x11/mem_reg_0_3_21_21/SP
  -------------------------------------------------------------------
                         required time                          6.957    
                         arrival time                          -4.209    
  -------------------------------------------------------------------
                         slack                                  2.748    

Slack (MET) :             2.751ns  (required time - arrival time)
  Source:                 done_reg16/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            x11/mem_reg_0_3_22_22/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.144ns  (logic 1.487ns (35.883%)  route 2.657ns (64.117%))
  Logic Levels:           9  (CARRY8=2 LUT3=1 LUT4=3 LUT6=2 RAMS32=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4374, unset)         0.037     0.037    done_reg16/clk
    SLICE_X29Y86         FDRE                                         r  done_reg16/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y86         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     0.133 f  done_reg16/out_reg[0]/Q
                         net (fo=2, routed)           0.141     0.274    fsm16/done_reg16_out
    SLICE_X29Y84         LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.177     0.451 f  fsm16/out[3]_i_4__3/O
                         net (fo=25, routed)          0.396     0.847    cond_computed16/out_reg[0]_7
    SLICE_X30Y87         LUT4 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.080     0.927 r  cond_computed16/out[0]_i_3/O
                         net (fo=4, routed)           0.164     1.091    par_done_reg24/done_reg_0
    SLICE_X29Y87         LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.177     1.268 f  par_done_reg24/mem_reg_0_3_0_0_i_7/O
                         net (fo=162, routed)         0.313     1.581    i0/mem_reg_0_3_0_0_1
    SLICE_X27Y88         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.179     1.760 r  i0/mem_reg_0_3_0_0_i_3/O
                         net (fo=32, routed)          0.641     2.401    x11/mem_reg_0_3_9_9/A0
    SLICE_X24Y91         RAMS32 (Prop_A5LUT_SLICEM_ADR0_O)
                                                      0.200     2.601 r  x11/mem_reg_0_3_9_9/SP/O
                         net (fo=3, routed)           0.459     3.060    add4/read_data[9]
    SLICE_X25Y90         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.177     3.237 r  add4/mem_reg_0_3_8_8_i_17/O
                         net (fo=1, routed)           0.010     3.247    add4/mem_reg_0_3_8_8_i_17_n_0
    SLICE_X25Y90         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     3.480 r  add4/mem_reg_0_3_8_8_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.508    add4/mem_reg_0_3_8_8_i_2_n_0
    SLICE_X25Y91         CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.129     3.637 r  add4/mem_reg_0_3_16_16_i_2/O[6]
                         net (fo=1, routed)           0.149     3.786    x1_int_read0_0/out[22]
    SLICE_X27Y91         LUT4 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.039     3.825 r  x1_int_read0_0/mem_reg_0_3_22_22_i_1/O
                         net (fo=1, routed)           0.356     4.181    x11/mem_reg_0_3_22_22/D
    SLICE_X24Y90         RAMS32                                       r  x11/mem_reg_0_3_22_22/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=4374, unset)         0.052     7.052    x11/mem_reg_0_3_22_22/WCLK
    SLICE_X24Y90         RAMS32                                       r  x11/mem_reg_0_3_22_22/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X24Y90         RAMS32 (Setup_A6LUT_SLICEM_CLK_I)
                                                     -0.085     6.932    x11/mem_reg_0_3_22_22/SP
  -------------------------------------------------------------------
                         required time                          6.932    
                         arrival time                          -4.181    
  -------------------------------------------------------------------
                         slack                                  2.751    

Slack (MET) :             2.756ns  (required time - arrival time)
  Source:                 fsm16/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            x21/mem_reg_0_3_22_22/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.139ns  (logic 1.676ns (40.493%)  route 2.463ns (59.507%))
  Logic Levels:           10  (CARRY8=4 LUT3=2 LUT4=2 LUT6=2)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4374, unset)         0.037     0.037    fsm16/clk
    SLICE_X29Y82         FDRE                                         r  fsm16/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y82         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     0.130 r  fsm16/out_reg[2]/Q
                         net (fo=20, routed)          0.168     0.298    fsm16/fsm16_out[2]
    SLICE_X29Y81         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.179     0.477 r  fsm16/out[31]_i_7__2/O
                         net (fo=5, routed)           0.177     0.654    fsm14/done_reg_4
    SLICE_X30Y80         LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.149     0.803 r  fsm14/out[31]_i_3__1/O
                         net (fo=25, routed)          0.152     0.955    par_done_reg39/done_reg_0
    SLICE_X30Y78         LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.100     1.055 f  par_done_reg39/mem_reg_0_3_0_0_i_6__1/O
                         net (fo=161, routed)         0.807     1.862    add11/mem_reg_0_3_24_24_i_18_0
    SLICE_X37Y73         LUT3 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.150     2.012 r  add11/mem_reg_0_3_0_0_i_42/O
                         net (fo=1, routed)           0.014     2.026    add11/mem_reg_0_3_0_0_i_42_n_0
    SLICE_X37Y73         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     2.267 r  add11/mem_reg_0_3_0_0_i_26/CO[7]
                         net (fo=1, routed)           0.028     2.295    add11/mem_reg_0_3_0_0_i_26_n_0
    SLICE_X37Y74         CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.145     2.440 r  add11/mem_reg_0_3_8_8_i_19/O[5]
                         net (fo=1, routed)           0.498     2.938    add12/mem_reg_0_3_24_24_i_2_1[13]
    SLICE_X27Y74         LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.177     3.115 r  add12/mem_reg_0_3_8_8_i_13/O
                         net (fo=1, routed)           0.012     3.127    add12/mem_reg_0_3_8_8_i_13_n_0
    SLICE_X27Y74         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197     3.324 r  add12/mem_reg_0_3_8_8_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.352    add12/mem_reg_0_3_8_8_i_2_n_0
    SLICE_X27Y75         CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.129     3.481 r  add12/mem_reg_0_3_16_16_i_2/O[6]
                         net (fo=1, routed)           0.267     3.748    cond_stored7/out[22]
    SLICE_X28Y77         LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.116     3.864 r  cond_stored7/mem_reg_0_3_22_22_i_1__1/O
                         net (fo=1, routed)           0.312     4.176    x21/mem_reg_0_3_22_22/D
    SLICE_X28Y75         RAMS32                                       r  x21/mem_reg_0_3_22_22/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=4374, unset)         0.052     7.052    x21/mem_reg_0_3_22_22/WCLK
    SLICE_X28Y75         RAMS32                                       r  x21/mem_reg_0_3_22_22/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X28Y75         RAMS32 (Setup_A6LUT_SLICEM_CLK_I)
                                                     -0.085     6.932    x21/mem_reg_0_3_22_22/SP
  -------------------------------------------------------------------
                         required time                          6.932    
                         arrival time                          -4.176    
  -------------------------------------------------------------------
                         slack                                  2.756    

Slack (MET) :             2.760ns  (required time - arrival time)
  Source:                 done_reg16/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            x11/mem_reg_0_3_19_19/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.134ns  (logic 1.462ns (35.365%)  route 2.672ns (64.635%))
  Logic Levels:           9  (CARRY8=2 LUT3=1 LUT4=3 LUT6=2 RAMS32=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4374, unset)         0.037     0.037    done_reg16/clk
    SLICE_X29Y86         FDRE                                         r  done_reg16/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y86         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     0.133 f  done_reg16/out_reg[0]/Q
                         net (fo=2, routed)           0.141     0.274    fsm16/done_reg16_out
    SLICE_X29Y84         LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.177     0.451 f  fsm16/out[3]_i_4__3/O
                         net (fo=25, routed)          0.396     0.847    cond_computed16/out_reg[0]_7
    SLICE_X30Y87         LUT4 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.080     0.927 r  cond_computed16/out[0]_i_3/O
                         net (fo=4, routed)           0.164     1.091    par_done_reg24/done_reg_0
    SLICE_X29Y87         LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.177     1.268 f  par_done_reg24/mem_reg_0_3_0_0_i_7/O
                         net (fo=162, routed)         0.313     1.581    i0/mem_reg_0_3_0_0_1
    SLICE_X27Y88         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.179     1.760 r  i0/mem_reg_0_3_0_0_i_3/O
                         net (fo=32, routed)          0.641     2.401    x11/mem_reg_0_3_9_9/A0
    SLICE_X24Y91         RAMS32 (Prop_A5LUT_SLICEM_ADR0_O)
                                                      0.200     2.601 r  x11/mem_reg_0_3_9_9/SP/O
                         net (fo=3, routed)           0.459     3.060    add4/read_data[9]
    SLICE_X25Y90         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.177     3.237 r  add4/mem_reg_0_3_8_8_i_17/O
                         net (fo=1, routed)           0.010     3.247    add4/mem_reg_0_3_8_8_i_17_n_0
    SLICE_X25Y90         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     3.480 r  add4/mem_reg_0_3_8_8_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.508    add4/mem_reg_0_3_8_8_i_2_n_0
    SLICE_X25Y91         CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.104     3.612 r  add4/mem_reg_0_3_16_16_i_2/O[3]
                         net (fo=1, routed)           0.246     3.858    x1_int_read0_0/out[19]
    SLICE_X27Y90         LUT4 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.039     3.897 r  x1_int_read0_0/mem_reg_0_3_19_19_i_1/O
                         net (fo=1, routed)           0.274     4.171    x11/mem_reg_0_3_19_19/D
    SLICE_X24Y90         RAMS32                                       r  x11/mem_reg_0_3_19_19/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=4374, unset)         0.052     7.052    x11/mem_reg_0_3_19_19/WCLK
    SLICE_X24Y90         RAMS32                                       r  x11/mem_reg_0_3_19_19/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X24Y90         RAMS32 (Setup_C6LUT_SLICEM_CLK_I)
                                                     -0.086     6.931    x11/mem_reg_0_3_19_19/SP
  -------------------------------------------------------------------
                         required time                          6.931    
                         arrival time                          -4.171    
  -------------------------------------------------------------------
                         slack                                  2.760    

Slack (MET) :             2.773ns  (required time - arrival time)
  Source:                 done_reg16/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            x11/mem_reg_0_3_17_17/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.121ns  (logic 1.479ns (35.889%)  route 2.642ns (64.111%))
  Logic Levels:           9  (CARRY8=2 LUT3=1 LUT4=3 LUT6=2 RAMS32=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4374, unset)         0.037     0.037    done_reg16/clk
    SLICE_X29Y86         FDRE                                         r  done_reg16/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y86         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     0.133 f  done_reg16/out_reg[0]/Q
                         net (fo=2, routed)           0.141     0.274    fsm16/done_reg16_out
    SLICE_X29Y84         LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.177     0.451 f  fsm16/out[3]_i_4__3/O
                         net (fo=25, routed)          0.396     0.847    cond_computed16/out_reg[0]_7
    SLICE_X30Y87         LUT4 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.080     0.927 r  cond_computed16/out[0]_i_3/O
                         net (fo=4, routed)           0.164     1.091    par_done_reg24/done_reg_0
    SLICE_X29Y87         LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.177     1.268 f  par_done_reg24/mem_reg_0_3_0_0_i_7/O
                         net (fo=162, routed)         0.313     1.581    i0/mem_reg_0_3_0_0_1
    SLICE_X27Y88         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.179     1.760 r  i0/mem_reg_0_3_0_0_i_3/O
                         net (fo=32, routed)          0.641     2.401    x11/mem_reg_0_3_9_9/A0
    SLICE_X24Y91         RAMS32 (Prop_A5LUT_SLICEM_ADR0_O)
                                                      0.200     2.601 r  x11/mem_reg_0_3_9_9/SP/O
                         net (fo=3, routed)           0.459     3.060    add4/read_data[9]
    SLICE_X25Y90         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.177     3.237 r  add4/mem_reg_0_3_8_8_i_17/O
                         net (fo=1, routed)           0.010     3.247    add4/mem_reg_0_3_8_8_i_17_n_0
    SLICE_X25Y90         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     3.480 r  add4/mem_reg_0_3_8_8_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.508    add4/mem_reg_0_3_8_8_i_2_n_0
    SLICE_X25Y91         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.097     3.605 r  add4/mem_reg_0_3_16_16_i_2/O[1]
                         net (fo=1, routed)           0.214     3.819    x1_int_read0_0/out[17]
    SLICE_X23Y90         LUT4 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.063     3.882 r  x1_int_read0_0/mem_reg_0_3_17_17_i_1/O
                         net (fo=1, routed)           0.276     4.158    x11/mem_reg_0_3_17_17/D
    SLICE_X24Y90         RAMS32                                       r  x11/mem_reg_0_3_17_17/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=4374, unset)         0.052     7.052    x11/mem_reg_0_3_17_17/WCLK
    SLICE_X24Y90         RAMS32                                       r  x11/mem_reg_0_3_17_17/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X24Y90         RAMS32 (Setup_D6LUT_SLICEM_CLK_I)
                                                     -0.086     6.931    x11/mem_reg_0_3_17_17/SP
  -------------------------------------------------------------------
                         required time                          6.931    
                         arrival time                          -4.158    
  -------------------------------------------------------------------
                         slack                                  2.773    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 mult_pipe0/out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read0_0/out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.039ns (41.489%)  route 0.055ns (58.511%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4374, unset)         0.012     0.012    mult_pipe0/clk
    SLICE_X21Y96         FDRE                                         r  mult_pipe0/out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y96         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.051 r  mult_pipe0/out_reg[14]/Q
                         net (fo=1, routed)           0.055     0.106    bin_read0_0/out[14]
    SLICE_X21Y95         FDRE                                         r  bin_read0_0/out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4374, unset)         0.019     0.019    bin_read0_0/clk
    SLICE_X21Y95         FDRE                                         r  bin_read0_0/out_reg[14]/C
                         clock pessimism              0.000     0.019    
    SLICE_X21Y95         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.066    bin_read0_0/out_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 bin_read6_0/out_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            tmp2_0_10/out_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.093ns  (logic 0.038ns (40.860%)  route 0.055ns (59.140%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4374, unset)         0.013     0.013    bin_read6_0/clk
    SLICE_X20Y74         FDRE                                         r  bin_read6_0/out_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y74         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     0.051 r  bin_read6_0/out_reg[20]/Q
                         net (fo=1, routed)           0.055     0.106    tmp2_0_10/out_reg[20]_1
    SLICE_X21Y74         FDRE                                         r  tmp2_0_10/out_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4374, unset)         0.018     0.018    tmp2_0_10/clk
    SLICE_X21Y74         FDRE                                         r  tmp2_0_10/out_reg[20]/C
                         clock pessimism              0.000     0.018    
    SLICE_X21Y74         FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     0.065    tmp2_0_10/out_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 bin_read6_0/out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            tmp2_0_10/out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.038ns (40.426%)  route 0.056ns (59.574%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4374, unset)         0.013     0.013    bin_read6_0/clk
    SLICE_X20Y74         FDRE                                         r  bin_read6_0/out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y74         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     0.051 r  bin_read6_0/out_reg[23]/Q
                         net (fo=1, routed)           0.056     0.107    tmp2_0_10/out_reg[23]_1
    SLICE_X21Y74         FDRE                                         r  tmp2_0_10/out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4374, unset)         0.018     0.018    tmp2_0_10/clk
    SLICE_X21Y74         FDRE                                         r  tmp2_0_10/out_reg[23]/C
                         clock pessimism              0.000     0.018    
    SLICE_X21Y74         FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     0.065    tmp2_0_10/out_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.107    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 cond_computed7/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            cond_computed7/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.053ns (56.383%)  route 0.041ns (43.617%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4374, unset)         0.012     0.012    cond_computed7/clk
    SLICE_X25Y79         FDRE                                         r  cond_computed7/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y79         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  cond_computed7/out_reg[0]/Q
                         net (fo=3, routed)           0.025     0.076    cond_computed7/cond_computed7_out
    SLICE_X25Y79         LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.014     0.090 r  cond_computed7/out[0]_i_1__47/O
                         net (fo=1, routed)           0.016     0.106    cond_computed7/out[0]_i_1__47_n_0
    SLICE_X25Y79         FDRE                                         r  cond_computed7/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4374, unset)         0.018     0.018    cond_computed7/clk
    SLICE_X25Y79         FDRE                                         r  cond_computed7/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X25Y79         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    cond_computed7/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 bin_read6_0/out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            tmp2_0_10/out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.039ns (41.053%)  route 0.056ns (58.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4374, unset)         0.013     0.013    bin_read6_0/clk
    SLICE_X21Y75         FDRE                                         r  bin_read6_0/out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y75         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     0.052 r  bin_read6_0/out_reg[14]/Q
                         net (fo=1, routed)           0.056     0.108    tmp2_0_10/out_reg[14]_1
    SLICE_X22Y75         FDRE                                         r  tmp2_0_10/out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4374, unset)         0.018     0.018    tmp2_0_10/clk
    SLICE_X22Y75         FDRE                                         r  tmp2_0_10/out_reg[14]/C
                         clock pessimism              0.000     0.018    
    SLICE_X22Y75         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.065    tmp2_0_10/out_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 bin_read1_0/out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            tmp_1_00/out_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.039ns (41.053%)  route 0.056ns (58.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4374, unset)         0.013     0.013    bin_read1_0/clk
    SLICE_X23Y90         FDRE                                         r  bin_read1_0/out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y90         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bin_read1_0/out_reg[30]/Q
                         net (fo=1, routed)           0.056     0.108    tmp_1_00/out_reg[30]_1
    SLICE_X23Y91         FDRE                                         r  tmp_1_00/out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4374, unset)         0.018     0.018    tmp_1_00/clk
    SLICE_X23Y91         FDRE                                         r  tmp_1_00/out_reg[30]/C
                         clock pessimism              0.000     0.018    
    SLICE_X23Y91         FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     0.065    tmp_1_00/out_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 done_reg9/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            cond_computed9/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.053ns (55.789%)  route 0.042ns (44.211%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4374, unset)         0.012     0.012    done_reg9/clk
    SLICE_X33Y83         FDRE                                         r  done_reg9/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y83         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 f  done_reg9/out_reg[0]/Q
                         net (fo=6, routed)           0.025     0.076    cond_computed9/done_reg9_out
    SLICE_X33Y83         LUT5 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.014     0.090 r  cond_computed9/out[0]_i_1__53/O
                         net (fo=1, routed)           0.017     0.107    cond_computed9/out[0]_i_1__53_n_0
    SLICE_X33Y83         FDRE                                         r  cond_computed9/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4374, unset)         0.018     0.018    cond_computed9/clk
    SLICE_X33Y83         FDRE                                         r  cond_computed9/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X33Y83         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.064    cond_computed9/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.107    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 mult_pipe0/out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read0_0/out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.039ns (40.206%)  route 0.058ns (59.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4374, unset)         0.012     0.012    mult_pipe0/clk
    SLICE_X21Y95         FDRE                                         r  mult_pipe0/out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y95         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  mult_pipe0/out_reg[3]/Q
                         net (fo=1, routed)           0.058     0.109    bin_read0_0/out[3]
    SLICE_X23Y95         FDRE                                         r  bin_read0_0/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4374, unset)         0.018     0.018    bin_read0_0/clk
    SLICE_X23Y95         FDRE                                         r  bin_read0_0/out_reg[3]/C
                         clock pessimism              0.000     0.018    
    SLICE_X23Y95         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.065    bin_read0_0/out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 bin_read4_0/out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            tmp2_0_00/out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.039ns (40.625%)  route 0.057ns (59.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4374, unset)         0.013     0.013    bin_read4_0/clk
    SLICE_X23Y78         FDRE                                         r  bin_read4_0/out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y78         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     0.052 r  bin_read4_0/out_reg[31]/Q
                         net (fo=1, routed)           0.057     0.109    tmp2_0_00/out_reg[31]_1
    SLICE_X23Y77         FDRE                                         r  tmp2_0_00/out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4374, unset)         0.018     0.018    tmp2_0_00/clk
    SLICE_X23Y77         FDRE                                         r  tmp2_0_00/out_reg[31]/C
                         clock pessimism              0.000     0.018    
    SLICE_X23Y77         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.065    tmp2_0_00/out_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 bin_read6_0/out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            tmp2_0_10/out_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.037ns (38.542%)  route 0.059ns (61.458%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4374, unset)         0.013     0.013    bin_read6_0/clk
    SLICE_X20Y76         FDRE                                         r  bin_read6_0/out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y76         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.050 r  bin_read6_0/out_reg[30]/Q
                         net (fo=1, routed)           0.059     0.109    tmp2_0_10/out_reg[30]_1
    SLICE_X22Y76         FDRE                                         r  tmp2_0_10/out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4374, unset)         0.018     0.018    tmp2_0_10/clk
    SLICE_X22Y76         FDRE                                         r  tmp2_0_10/out_reg[30]/C
                         clock pessimism              0.000     0.018    
    SLICE_X22Y76         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.065    tmp2_0_10/out_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.044    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X24Y92  x10/mem_reg_0_3_0_0/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X24Y92  x10/mem_reg_0_3_10_10/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X24Y92  x10/mem_reg_0_3_11_11/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X24Y92  x10/mem_reg_0_3_12_12/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X24Y92  x10/mem_reg_0_3_13_13/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X24Y92  x10/mem_reg_0_3_14_14/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X24Y92  x10/mem_reg_0_3_15_15/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X24Y92  x10/mem_reg_0_3_16_16/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X24Y92  x10/mem_reg_0_3_17_17/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X24Y92  x10/mem_reg_0_3_18_18/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y92  x10/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y92  x10/mem_reg_0_3_10_10/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y92  x10/mem_reg_0_3_11_11/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y92  x10/mem_reg_0_3_12_12/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y92  x10/mem_reg_0_3_13_13/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y92  x10/mem_reg_0_3_14_14/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y92  x10/mem_reg_0_3_15_15/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y92  x10/mem_reg_0_3_16_16/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y92  x10/mem_reg_0_3_17_17/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y92  x10/mem_reg_0_3_18_18/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y92  x10/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y92  x10/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y92  x10/mem_reg_0_3_10_10/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y92  x10/mem_reg_0_3_10_10/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y92  x10/mem_reg_0_3_11_11/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y92  x10/mem_reg_0_3_11_11/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y92  x10/mem_reg_0_3_12_12/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y92  x10/mem_reg_0_3_12_12/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y92  x10/mem_reg_0_3_13_13/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y92  x10/mem_reg_0_3_13_13/SP/CLK



