Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date             : Sat Jun 12 14:26:52 2021
| Host             : lucetre running 64-bit major release  (build 9200)
| Command          : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
| Design           : design_1_wrapper
| Device           : xc7z020clg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 2.125        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.971        |
| Device Static (W)        | 0.155        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 60.5         |
| Junction Temperature (C) | 49.5         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.066 |        6 |       --- |             --- |
| Slice Logic             |     0.113 |    85983 |       --- |             --- |
|   LUT as Logic          |     0.094 |    24599 |     53200 |           46.24 |
|   Register              |     0.011 |    40471 |    106400 |           38.04 |
|   LUT as Shift Register |     0.004 |     1361 |     17400 |            7.82 |
|   CARRY4                |     0.003 |     2247 |     13300 |           16.89 |
|   F7/F8 Muxes           |    <0.001 |      801 |     53200 |            1.51 |
|   Others                |     0.000 |    10688 |       --- |             --- |
| Signals                 |     0.131 |    54095 |       --- |             --- |
| Block RAM               |     0.012 |        8 |       140 |            5.71 |
| MMCM                    |     0.105 |        1 |         4 |           25.00 |
| DSPs                    |     0.016 |       64 |       220 |           29.09 |
| PS7                     |     1.528 |        1 |       --- |             --- |
| Static Power            |     0.155 |          |           |                 |
| Total                   |     2.125 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.355 |       0.337 |      0.019 |
| Vccaux    |       1.800 |     0.075 |       0.058 |      0.017 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.003 |       0.001 |      0.002 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.753 |       0.717 |      0.036 |
| Vccpaux   |       1.800 |     0.061 |       0.051 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.459 |       0.457 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+--------------------+---------------------------------------------------------------------------------+-----------------+
| Clock              | Domain                                                                          | Constraint (ns) |
+--------------------+---------------------------------------------------------------------------------+-----------------+
| clk_fpga_0         | design_1_i/processing_system7_0/inst/FCLK_CLK0                                  |            20.0 |
| clk_fpga_0         | design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]                     |            20.0 |
| clk_out1_clk_wiz_0 | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_clk_180/inst/clk_out1_clk_wiz_0 |            20.0 |
| clkfbout_clk_wiz_0 | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_clk_180/inst/clkfbout_clk_wiz_0 |            20.0 |
+--------------------+---------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------+-----------+
| Name                     | Power (W) |
+--------------------------+-----------+
| design_1_wrapper         |     1.971 |
|   design_1_i             |     1.971 |
|     axi_bram_ctrl_0      |     0.001 |
|       U0                 |     0.001 |
|     axi_mem_intercon     |     0.004 |
|       m01_couplers       |     0.002 |
|       xbar               |     0.002 |
|     blk_mem_gen_0        |     0.016 |
|       U0                 |     0.016 |
|     myip_0               |     0.422 |
|       inst               |     0.422 |
|     processing_system7_0 |     1.529 |
|       inst               |     1.529 |
+--------------------------+-----------+


