

================================================================
== Vivado HLS Report for 'dct_2d'
================================================================
* Date:           Fri Oct 14 16:01:22 2022

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        dct_prj
* Solution:       solution4
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 8.00 ns | 6.904 ns |   1.00 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      342|      342| 2.736 us | 2.736 us |  342|  342|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------+--------+---------+---------+-----------+-----------+-----+-----+---------+
        |                   |        |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |      Instance     | Module |   min   |   max   |    min    |    max    | min | max |   Type  |
        +-------------------+--------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_dct_1d_fu_372  |dct_1d  |       11|       11| 88.000 ns | 88.000 ns |   11|   11|   none  |
        +-------------------+--------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +---------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                  Loop Name                  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Row_DCT_Loop                               |      104|      104|        13|          -|          -|     8|    no    |
        |- Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop  |       64|       64|         2|          1|          1|    64|    yes   |
        |- Col_DCT_Loop                               |      104|      104|        13|          -|          -|     8|    no    |
        |- Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop  |       64|       64|         2|          1|          1|    64|    yes   |
        +---------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|      237|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        0|      8|      350|      200|    -|
|Memory               |        2|      -|      256|       16|    0|
|Multiplexer          |        -|      -|        -|      707|    -|
|Register             |        -|      -|       77|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        2|      8|      683|     1160|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |    ~0   |   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |    ~0   |   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------+--------+---------+-------+-----+-----+-----+
    |      Instance     | Module | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------+--------+---------+-------+-----+-----+-----+
    |grp_dct_1d_fu_372  |dct_1d  |        0|      8|  350|  200|    0|
    +-------------------+--------+---------+-------+-----+-----+-----+
    |Total              |        |        0|      8|  350|  200|    0|
    +-------------------+--------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +---------------+--------------------+---------+----+----+-----+------+-----+------+-------------+
    |     Memory    |       Module       | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------+--------------------+---------+----+----+-----+------+-----+------+-------------+
    |col_inbuf_0_U  |dct_2d_col_inbuf_0  |        0|  32|   2|    0|     8|   16|     1|          128|
    |col_inbuf_1_U  |dct_2d_col_inbuf_0  |        0|  32|   2|    0|     8|   16|     1|          128|
    |col_inbuf_2_U  |dct_2d_col_inbuf_0  |        0|  32|   2|    0|     8|   16|     1|          128|
    |col_inbuf_3_U  |dct_2d_col_inbuf_0  |        0|  32|   2|    0|     8|   16|     1|          128|
    |col_inbuf_4_U  |dct_2d_col_inbuf_0  |        0|  32|   2|    0|     8|   16|     1|          128|
    |col_inbuf_5_U  |dct_2d_col_inbuf_0  |        0|  32|   2|    0|     8|   16|     1|          128|
    |col_inbuf_6_U  |dct_2d_col_inbuf_0  |        0|  32|   2|    0|     8|   16|     1|          128|
    |col_inbuf_7_U  |dct_2d_col_inbuf_0  |        0|  32|   2|    0|     8|   16|     1|          128|
    |row_outbuf_U   |dct_2d_row_outbuf   |        1|   0|   0|    0|    64|   16|     1|         1024|
    |col_outbuf_U   |dct_2d_row_outbuf   |        1|   0|   0|    0|    64|   16|     1|         1024|
    +---------------+--------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total          |                    |        2| 256|  16|    0|   192|  160|    10|         3072|
    +---------------+--------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |add_ln81_fu_433_p2       |     +    |      0|  0|  15|           7|           1|
    |add_ln84_fu_483_p2       |     +    |      0|  0|  15|           8|           8|
    |add_ln92_fu_533_p2       |     +    |      0|  0|  15|           7|           1|
    |add_ln95_1_fu_583_p2     |     +    |      0|  0|  15|           8|           8|
    |add_ln95_fu_614_p2       |     +    |      0|  0|  15|           8|           8|
    |i_4_fu_521_p2            |     +    |      0|  0|  12|           4|           1|
    |i_5_fu_498_p2            |     +    |      0|  0|  12|           4|           1|
    |i_6_fu_594_p2            |     +    |      0|  0|  12|           4|           1|
    |i_fu_421_p2              |     +    |      0|  0|  12|           4|           1|
    |j_2_fu_539_p2            |     +    |      0|  0|  12|           4|           1|
    |j_fu_439_p2              |     +    |      0|  0|  12|           1|           4|
    |icmp_ln76_fu_415_p2      |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln81_fu_427_p2      |   icmp   |      0|  0|  11|           7|           8|
    |icmp_ln83_fu_445_p2      |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln87_fu_515_p2      |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln92_fu_527_p2      |   icmp   |      0|  0|  11|           7|           8|
    |icmp_ln94_fu_545_p2      |   icmp   |      0|  0|  11|           4|           5|
    |select_ln84_1_fu_459_p3  |  select  |      0|  0|   4|           1|           4|
    |select_ln84_fu_451_p3    |  select  |      0|  0|   4|           1|           1|
    |select_ln95_1_fu_559_p3  |  select  |      0|  0|   4|           1|           4|
    |select_ln95_fu_551_p3    |  select  |      0|  0|   4|           1|           1|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1  |    xor   |      0|  0|   2|           2|           1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 237|          99|          87|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  47|         10|    1|         10|
    |ap_enable_reg_pp0_iter1       |  15|          3|    1|          3|
    |ap_enable_reg_pp1_iter1       |  15|          3|    1|          3|
    |ap_phi_mux_j_0_phi_fu_309_p4  |   9|          2|    4|          8|
    |ap_phi_mux_j_1_phi_fu_354_p4  |   9|          2|    4|          8|
    |col_inbuf_0_address0          |  15|          3|    3|          9|
    |col_inbuf_0_ce0               |  15|          3|    1|          3|
    |col_inbuf_1_address0          |  15|          3|    3|          9|
    |col_inbuf_1_ce0               |  15|          3|    1|          3|
    |col_inbuf_2_address0          |  15|          3|    3|          9|
    |col_inbuf_2_ce0               |  15|          3|    1|          3|
    |col_inbuf_3_address0          |  15|          3|    3|          9|
    |col_inbuf_3_ce0               |  15|          3|    1|          3|
    |col_inbuf_4_address0          |  15|          3|    3|          9|
    |col_inbuf_4_ce0               |  15|          3|    1|          3|
    |col_inbuf_5_address0          |  15|          3|    3|          9|
    |col_inbuf_5_ce0               |  15|          3|    1|          3|
    |col_inbuf_6_address0          |  15|          3|    3|          9|
    |col_inbuf_6_ce0               |  15|          3|    1|          3|
    |col_inbuf_7_address0          |  15|          3|    3|          9|
    |col_inbuf_7_ce0               |  15|          3|    1|          3|
    |col_outbuf_address0           |  15|          3|    6|         18|
    |col_outbuf_ce0                |  15|          3|    1|          3|
    |col_outbuf_we0                |   9|          2|    1|          2|
    |grp_dct_1d_fu_372_dst_offset  |  15|          3|    4|         12|
    |grp_dct_1d_fu_372_src1_q0     |  15|          3|   16|         48|
    |grp_dct_1d_fu_372_src2_q0     |  15|          3|   16|         48|
    |grp_dct_1d_fu_372_src3_q0     |  15|          3|   16|         48|
    |grp_dct_1d_fu_372_src4_q0     |  15|          3|   16|         48|
    |grp_dct_1d_fu_372_src5_q0     |  15|          3|   16|         48|
    |grp_dct_1d_fu_372_src6_q0     |  15|          3|   16|         48|
    |grp_dct_1d_fu_372_src7_q0     |  15|          3|   16|         48|
    |grp_dct_1d_fu_372_src_offset  |  15|          3|    4|         12|
    |grp_dct_1d_fu_372_src_q0      |  15|          3|   16|         48|
    |i_0_reg_282                   |   9|          2|    4|          8|
    |i_1_reg_316                   |   9|          2|    4|          8|
    |i_2_reg_327                   |   9|          2|    4|          8|
    |i_3_reg_361                   |   9|          2|    4|          8|
    |in_block_0_ce0                |   9|          2|    1|          2|
    |in_block_1_ce0                |   9|          2|    1|          2|
    |in_block_2_ce0                |   9|          2|    1|          2|
    |in_block_3_ce0                |   9|          2|    1|          2|
    |in_block_4_ce0                |   9|          2|    1|          2|
    |in_block_5_ce0                |   9|          2|    1|          2|
    |in_block_6_ce0                |   9|          2|    1|          2|
    |in_block_7_ce0                |   9|          2|    1|          2|
    |indvar_flatten19_reg_339      |   9|          2|    7|         14|
    |indvar_flatten_reg_294        |   9|          2|    7|         14|
    |j_0_reg_305                   |   9|          2|    4|          8|
    |j_1_reg_350                   |   9|          2|    4|          8|
    |row_outbuf_address0           |  15|          3|    6|         18|
    |row_outbuf_ce0                |  15|          3|    1|          3|
    |row_outbuf_we0                |   9|          2|    1|          2|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 707|        146|  241|        674|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+---+----+-----+-----------+
    |              Name              | FF| LUT| Bits| Const Bits|
    +--------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                       |  9|   0|    9|          0|
    |ap_enable_reg_pp0_iter0         |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1         |  1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0         |  1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1         |  1|   0|    1|          0|
    |grp_dct_1d_fu_372_ap_start_reg  |  1|   0|    1|          0|
    |i_0_reg_282                     |  4|   0|    4|          0|
    |i_1_reg_316                     |  4|   0|    4|          0|
    |i_2_reg_327                     |  4|   0|    4|          0|
    |i_3_reg_361                     |  4|   0|    4|          0|
    |i_4_reg_667                     |  4|   0|    4|          0|
    |i_reg_629                       |  4|   0|    4|          0|
    |icmp_ln81_reg_634               |  1|   0|    1|          0|
    |icmp_ln92_reg_672               |  1|   0|    1|          0|
    |indvar_flatten19_reg_339        |  7|   0|    7|          0|
    |indvar_flatten_reg_294          |  7|   0|    7|          0|
    |j_0_reg_305                     |  4|   0|    4|          0|
    |j_1_reg_350                     |  4|   0|    4|          0|
    |select_ln84_1_reg_643           |  4|   0|    4|          0|
    |select_ln95_1_reg_686           |  4|   0|    4|          0|
    |select_ln95_reg_681             |  4|   0|    4|          0|
    |trunc_ln84_reg_654              |  3|   0|    3|          0|
    +--------------------------------+---+----+-----+-----------+
    |Total                           | 77|   0|   77|          0|
    +--------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs |    dct_2d    | return value |
|ap_rst               |  in |    1| ap_ctrl_hs |    dct_2d    | return value |
|ap_start             |  in |    1| ap_ctrl_hs |    dct_2d    | return value |
|ap_done              | out |    1| ap_ctrl_hs |    dct_2d    | return value |
|ap_idle              | out |    1| ap_ctrl_hs |    dct_2d    | return value |
|ap_ready             | out |    1| ap_ctrl_hs |    dct_2d    | return value |
|in_block_0_address0  | out |    3|  ap_memory |  in_block_0  |     array    |
|in_block_0_ce0       | out |    1|  ap_memory |  in_block_0  |     array    |
|in_block_0_q0        |  in |   16|  ap_memory |  in_block_0  |     array    |
|in_block_1_address0  | out |    3|  ap_memory |  in_block_1  |     array    |
|in_block_1_ce0       | out |    1|  ap_memory |  in_block_1  |     array    |
|in_block_1_q0        |  in |   16|  ap_memory |  in_block_1  |     array    |
|in_block_2_address0  | out |    3|  ap_memory |  in_block_2  |     array    |
|in_block_2_ce0       | out |    1|  ap_memory |  in_block_2  |     array    |
|in_block_2_q0        |  in |   16|  ap_memory |  in_block_2  |     array    |
|in_block_3_address0  | out |    3|  ap_memory |  in_block_3  |     array    |
|in_block_3_ce0       | out |    1|  ap_memory |  in_block_3  |     array    |
|in_block_3_q0        |  in |   16|  ap_memory |  in_block_3  |     array    |
|in_block_4_address0  | out |    3|  ap_memory |  in_block_4  |     array    |
|in_block_4_ce0       | out |    1|  ap_memory |  in_block_4  |     array    |
|in_block_4_q0        |  in |   16|  ap_memory |  in_block_4  |     array    |
|in_block_5_address0  | out |    3|  ap_memory |  in_block_5  |     array    |
|in_block_5_ce0       | out |    1|  ap_memory |  in_block_5  |     array    |
|in_block_5_q0        |  in |   16|  ap_memory |  in_block_5  |     array    |
|in_block_6_address0  | out |    3|  ap_memory |  in_block_6  |     array    |
|in_block_6_ce0       | out |    1|  ap_memory |  in_block_6  |     array    |
|in_block_6_q0        |  in |   16|  ap_memory |  in_block_6  |     array    |
|in_block_7_address0  | out |    3|  ap_memory |  in_block_7  |     array    |
|in_block_7_ce0       | out |    1|  ap_memory |  in_block_7  |     array    |
|in_block_7_q0        |  in |   16|  ap_memory |  in_block_7  |     array    |
|out_block_address0   | out |    6|  ap_memory |   out_block  |     array    |
|out_block_ce0        | out |    1|  ap_memory |   out_block  |     array    |
|out_block_we0        | out |    1|  ap_memory |   out_block  |     array    |
|out_block_d0         | out |   16|  ap_memory |   out_block  |     array    |
+---------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 2
  Pipeline-0 : II = 1, D = 2, States = { 4 5 }
  Pipeline-1 : II = 1, D = 2, States = { 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 4 
3 --> 2 
4 --> 6 5 
5 --> 4 
6 --> 7 
7 --> 8 9 
8 --> 7 
9 --> 11 10 
10 --> 9 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.29>
ST_1 : Operation 12 [1/1] (1.29ns)   --->   "%row_outbuf = alloca [64 x i16], align 2"   --->   Operation 12 'alloca' 'row_outbuf' <Predicate = true> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 13 [1/1] (1.29ns)   --->   "%col_outbuf = alloca [64 x i16], align 2"   --->   Operation 13 'alloca' 'col_outbuf' <Predicate = true> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 14 [1/1] (0.73ns)   --->   "%col_inbuf_0 = alloca [8 x i16], align 2" [dct.cpp:71]   --->   Operation 14 'alloca' 'col_inbuf_0' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 15 [1/1] (0.73ns)   --->   "%col_inbuf_1 = alloca [8 x i16], align 2" [dct.cpp:71]   --->   Operation 15 'alloca' 'col_inbuf_1' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 16 [1/1] (0.73ns)   --->   "%col_inbuf_2 = alloca [8 x i16], align 2" [dct.cpp:71]   --->   Operation 16 'alloca' 'col_inbuf_2' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 17 [1/1] (0.73ns)   --->   "%col_inbuf_3 = alloca [8 x i16], align 2" [dct.cpp:71]   --->   Operation 17 'alloca' 'col_inbuf_3' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 18 [1/1] (0.73ns)   --->   "%col_inbuf_4 = alloca [8 x i16], align 2" [dct.cpp:71]   --->   Operation 18 'alloca' 'col_inbuf_4' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 19 [1/1] (0.73ns)   --->   "%col_inbuf_5 = alloca [8 x i16], align 2" [dct.cpp:71]   --->   Operation 19 'alloca' 'col_inbuf_5' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 20 [1/1] (0.73ns)   --->   "%col_inbuf_6 = alloca [8 x i16], align 2" [dct.cpp:71]   --->   Operation 20 'alloca' 'col_inbuf_6' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 21 [1/1] (0.73ns)   --->   "%col_inbuf_7 = alloca [8 x i16], align 2" [dct.cpp:71]   --->   Operation 21 'alloca' 'col_inbuf_7' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 22 [1/1] (0.73ns)   --->   "br label %1" [dct.cpp:76]   --->   Operation 22 'br' <Predicate = true> <Delay = 0.73>

State 2 <SV = 1> <Delay = 0.87>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%i_0 = phi i4 [ 0, %0 ], [ %i, %2 ]"   --->   Operation 23 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.72ns)   --->   "%icmp_ln76 = icmp eq i4 %i_0, -8" [dct.cpp:76]   --->   Operation 24 'icmp' 'icmp_ln76' <Predicate = true> <Delay = 0.72> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 25 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.80ns)   --->   "%i = add i4 %i_0, 1" [dct.cpp:76]   --->   Operation 26 'add' 'i' <Predicate = true> <Delay = 0.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "br i1 %icmp_ln76, label %.preheader2.preheader.preheader, label %2" [dct.cpp:76]   --->   Operation 27 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [2/2] (0.73ns)   --->   "call fastcc void @dct_1d([8 x i16]* %in_block_0, [8 x i16]* %in_block_1, [8 x i16]* %in_block_2, [8 x i16]* %in_block_3, [8 x i16]* %in_block_4, [8 x i16]* %in_block_5, [8 x i16]* %in_block_6, [8 x i16]* %in_block_7, i4 %i_0, [64 x i16]* %row_outbuf, i4 %i_0)" [dct.cpp:77]   --->   Operation 28 'call' <Predicate = (!icmp_ln76)> <Delay = 0.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 29 [1/1] (0.73ns)   --->   "br label %.preheader2.preheader" [dct.cpp:81]   --->   Operation 29 'br' <Predicate = (icmp_ln76)> <Delay = 0.73>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str4) nounwind" [dct.cpp:76]   --->   Operation 30 'specloopname' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/2] (0.00ns)   --->   "call fastcc void @dct_1d([8 x i16]* %in_block_0, [8 x i16]* %in_block_1, [8 x i16]* %in_block_2, [8 x i16]* %in_block_3, [8 x i16]* %in_block_4, [8 x i16]* %in_block_5, [8 x i16]* %in_block_6, [8 x i16]* %in_block_7, i4 %i_0, [64 x i16]* %row_outbuf, i4 %i_0)" [dct.cpp:77]   --->   Operation 31 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "br label %1" [dct.cpp:76]   --->   Operation 32 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 2> <Delay = 3.14>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i7 [ %add_ln81, %Xpose_Row_Inner_Loop_end ], [ 0, %.preheader2.preheader.preheader ]" [dct.cpp:81]   --->   Operation 33 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%j_0 = phi i4 [ %select_ln84_1, %Xpose_Row_Inner_Loop_end ], [ 0, %.preheader2.preheader.preheader ]" [dct.cpp:84]   --->   Operation 34 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%i_1 = phi i4 [ %i_5, %Xpose_Row_Inner_Loop_end ], [ 0, %.preheader2.preheader.preheader ]"   --->   Operation 35 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.71ns)   --->   "%icmp_ln81 = icmp eq i7 %indvar_flatten, -64" [dct.cpp:81]   --->   Operation 36 'icmp' 'icmp_ln81' <Predicate = true> <Delay = 0.71> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 37 [1/1] (0.85ns)   --->   "%add_ln81 = add i7 %indvar_flatten, 1" [dct.cpp:81]   --->   Operation 37 'add' 'add_ln81' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "br i1 %icmp_ln81, label %.preheader1.preheader, label %Xpose_Row_Inner_Loop_begin" [dct.cpp:81]   --->   Operation 38 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.80ns)   --->   "%j = add i4 1, %j_0" [dct.cpp:81]   --->   Operation 39 'add' 'j' <Predicate = (!icmp_ln81)> <Delay = 0.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 40 [1/1] (0.72ns)   --->   "%icmp_ln83 = icmp eq i4 %i_1, -8" [dct.cpp:83]   --->   Operation 40 'icmp' 'icmp_ln83' <Predicate = (!icmp_ln81)> <Delay = 0.72> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 41 [1/1] (0.18ns)   --->   "%select_ln84 = select i1 %icmp_ln83, i4 0, i4 %i_1" [dct.cpp:84]   --->   Operation 41 'select' 'select_ln84' <Predicate = (!icmp_ln81)> <Delay = 0.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (0.18ns)   --->   "%select_ln84_1 = select i1 %icmp_ln83, i4 %j, i4 %j_0" [dct.cpp:84]   --->   Operation 42 'select' 'select_ln84_1' <Predicate = (!icmp_ln81)> <Delay = 0.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln84_1 = zext i4 %select_ln84_1 to i8" [dct.cpp:84]   --->   Operation 43 'zext' 'zext_ln84_1' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%tmp = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %select_ln84, i3 0)" [dct.cpp:84]   --->   Operation 44 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln84_2 = zext i7 %tmp to i8" [dct.cpp:84]   --->   Operation 45 'zext' 'zext_ln84_2' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.85ns)   --->   "%add_ln84 = add i8 %zext_ln84_2, %zext_ln84_1" [dct.cpp:84]   --->   Operation 46 'add' 'add_ln84' <Predicate = (!icmp_ln81)> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln84_3 = zext i8 %add_ln84 to i64" [dct.cpp:84]   --->   Operation 47 'zext' 'zext_ln84_3' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%row_outbuf_addr = getelementptr [64 x i16]* %row_outbuf, i64 0, i64 %zext_ln84_3" [dct.cpp:84]   --->   Operation 48 'getelementptr' 'row_outbuf_addr' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_4 : Operation 49 [2/2] (1.29ns)   --->   "%row_outbuf_load = load i16* %row_outbuf_addr, align 2" [dct.cpp:84]   --->   Operation 49 'load' 'row_outbuf_load' <Predicate = (!icmp_ln81)> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln84 = trunc i4 %select_ln84 to i3" [dct.cpp:84]   --->   Operation 50 'trunc' 'trunc_ln84' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.72ns)   --->   "switch i3 %trunc_ln84, label %branch7 [
    i3 0, label %branch0
    i3 1, label %branch1
    i3 2, label %branch2
    i3 3, label %branch3
    i3 -4, label %branch4
    i3 -3, label %branch5
    i3 -2, label %branch6
  ]" [dct.cpp:84]   --->   Operation 51 'switch' <Predicate = (!icmp_ln81)> <Delay = 0.72>
ST_4 : Operation 52 [1/1] (0.80ns)   --->   "%i_5 = add i4 %select_ln84, 1" [dct.cpp:83]   --->   Operation 52 'add' 'i_5' <Predicate = (!icmp_ln81)> <Delay = 0.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 3> <Delay = 2.02>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([42 x i8]* @Xpose_Row_Outer_Loop)"   --->   Operation 53 'specloopname' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 54 'speclooptripcount' 'empty_7' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln84 = zext i4 %select_ln84_1 to i64" [dct.cpp:84]   --->   Operation 55 'zext' 'zext_ln84' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @p_str6) nounwind" [dct.cpp:84]   --->   Operation 56 'specloopname' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([21 x i8]* @p_str6)" [dct.cpp:84]   --->   Operation 57 'specregionbegin' 'tmp_4' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [dct.cpp:84]   --->   Operation 58 'specpipeline' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_5 : Operation 59 [1/2] (1.29ns)   --->   "%row_outbuf_load = load i16* %row_outbuf_addr, align 2" [dct.cpp:84]   --->   Operation 59 'load' 'row_outbuf_load' <Predicate = (!icmp_ln81)> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%col_inbuf_6_addr = getelementptr [8 x i16]* %col_inbuf_6, i64 0, i64 %zext_ln84" [dct.cpp:84]   --->   Operation 60 'getelementptr' 'col_inbuf_6_addr' <Predicate = (trunc_ln84 == 6)> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.73ns)   --->   "store i16 %row_outbuf_load, i16* %col_inbuf_6_addr, align 2" [dct.cpp:84]   --->   Operation 61 'store' <Predicate = (trunc_ln84 == 6)> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "br label %Xpose_Row_Inner_Loop_end" [dct.cpp:84]   --->   Operation 62 'br' <Predicate = (trunc_ln84 == 6)> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%col_inbuf_5_addr = getelementptr [8 x i16]* %col_inbuf_5, i64 0, i64 %zext_ln84" [dct.cpp:84]   --->   Operation 63 'getelementptr' 'col_inbuf_5_addr' <Predicate = (trunc_ln84 == 5)> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.73ns)   --->   "store i16 %row_outbuf_load, i16* %col_inbuf_5_addr, align 2" [dct.cpp:84]   --->   Operation 64 'store' <Predicate = (trunc_ln84 == 5)> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "br label %Xpose_Row_Inner_Loop_end" [dct.cpp:84]   --->   Operation 65 'br' <Predicate = (trunc_ln84 == 5)> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%col_inbuf_4_addr = getelementptr [8 x i16]* %col_inbuf_4, i64 0, i64 %zext_ln84" [dct.cpp:84]   --->   Operation 66 'getelementptr' 'col_inbuf_4_addr' <Predicate = (trunc_ln84 == 4)> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.73ns)   --->   "store i16 %row_outbuf_load, i16* %col_inbuf_4_addr, align 2" [dct.cpp:84]   --->   Operation 67 'store' <Predicate = (trunc_ln84 == 4)> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "br label %Xpose_Row_Inner_Loop_end" [dct.cpp:84]   --->   Operation 68 'br' <Predicate = (trunc_ln84 == 4)> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%col_inbuf_3_addr = getelementptr [8 x i16]* %col_inbuf_3, i64 0, i64 %zext_ln84" [dct.cpp:84]   --->   Operation 69 'getelementptr' 'col_inbuf_3_addr' <Predicate = (trunc_ln84 == 3)> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.73ns)   --->   "store i16 %row_outbuf_load, i16* %col_inbuf_3_addr, align 2" [dct.cpp:84]   --->   Operation 70 'store' <Predicate = (trunc_ln84 == 3)> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "br label %Xpose_Row_Inner_Loop_end" [dct.cpp:84]   --->   Operation 71 'br' <Predicate = (trunc_ln84 == 3)> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%col_inbuf_2_addr = getelementptr [8 x i16]* %col_inbuf_2, i64 0, i64 %zext_ln84" [dct.cpp:84]   --->   Operation 72 'getelementptr' 'col_inbuf_2_addr' <Predicate = (trunc_ln84 == 2)> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.73ns)   --->   "store i16 %row_outbuf_load, i16* %col_inbuf_2_addr, align 2" [dct.cpp:84]   --->   Operation 73 'store' <Predicate = (trunc_ln84 == 2)> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "br label %Xpose_Row_Inner_Loop_end" [dct.cpp:84]   --->   Operation 74 'br' <Predicate = (trunc_ln84 == 2)> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%col_inbuf_1_addr = getelementptr [8 x i16]* %col_inbuf_1, i64 0, i64 %zext_ln84" [dct.cpp:84]   --->   Operation 75 'getelementptr' 'col_inbuf_1_addr' <Predicate = (trunc_ln84 == 1)> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.73ns)   --->   "store i16 %row_outbuf_load, i16* %col_inbuf_1_addr, align 2" [dct.cpp:84]   --->   Operation 76 'store' <Predicate = (trunc_ln84 == 1)> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "br label %Xpose_Row_Inner_Loop_end" [dct.cpp:84]   --->   Operation 77 'br' <Predicate = (trunc_ln84 == 1)> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%col_inbuf_0_addr = getelementptr [8 x i16]* %col_inbuf_0, i64 0, i64 %zext_ln84" [dct.cpp:84]   --->   Operation 78 'getelementptr' 'col_inbuf_0_addr' <Predicate = (trunc_ln84 == 0)> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.73ns)   --->   "store i16 %row_outbuf_load, i16* %col_inbuf_0_addr, align 2" [dct.cpp:84]   --->   Operation 79 'store' <Predicate = (trunc_ln84 == 0)> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "br label %Xpose_Row_Inner_Loop_end" [dct.cpp:84]   --->   Operation 80 'br' <Predicate = (trunc_ln84 == 0)> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%col_inbuf_7_addr = getelementptr [8 x i16]* %col_inbuf_7, i64 0, i64 %zext_ln84" [dct.cpp:84]   --->   Operation 81 'getelementptr' 'col_inbuf_7_addr' <Predicate = (trunc_ln84 == 7)> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.73ns)   --->   "store i16 %row_outbuf_load, i16* %col_inbuf_7_addr, align 2" [dct.cpp:84]   --->   Operation 82 'store' <Predicate = (trunc_ln84 == 7)> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "br label %Xpose_Row_Inner_Loop_end" [dct.cpp:84]   --->   Operation 83 'br' <Predicate = (trunc_ln84 == 7)> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([21 x i8]* @p_str6, i32 %tmp_4)" [dct.cpp:84]   --->   Operation 84 'specregionend' 'empty_6' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "br label %.preheader2.preheader"   --->   Operation 85 'br' <Predicate = (!icmp_ln81)> <Delay = 0.00>

State 6 <SV = 3> <Delay = 0.73>
ST_6 : Operation 86 [1/1] (0.73ns)   --->   "br label %.preheader1" [dct.cpp:87]   --->   Operation 86 'br' <Predicate = true> <Delay = 0.73>

State 7 <SV = 4> <Delay = 0.87>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%i_2 = phi i4 [ %i_4, %3 ], [ 0, %.preheader1.preheader ]"   --->   Operation 87 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 88 [1/1] (0.72ns)   --->   "%icmp_ln87 = icmp eq i4 %i_2, -8" [dct.cpp:87]   --->   Operation 88 'icmp' 'icmp_ln87' <Predicate = true> <Delay = 0.72> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 89 'speclooptripcount' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 90 [1/1] (0.80ns)   --->   "%i_4 = add i4 %i_2, 1" [dct.cpp:87]   --->   Operation 90 'add' 'i_4' <Predicate = true> <Delay = 0.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "br i1 %icmp_ln87, label %.preheader.preheader.preheader, label %3" [dct.cpp:87]   --->   Operation 91 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 92 [2/2] (0.73ns)   --->   "call fastcc void @dct_1d([8 x i16]* %col_inbuf_0, [8 x i16]* %col_inbuf_1, [8 x i16]* %col_inbuf_2, [8 x i16]* %col_inbuf_3, [8 x i16]* %col_inbuf_4, [8 x i16]* %col_inbuf_5, [8 x i16]* %col_inbuf_6, [8 x i16]* %col_inbuf_7, i4 %i_2, [64 x i16]* %col_outbuf, i4 %i_2)" [dct.cpp:88]   --->   Operation 92 'call' <Predicate = (!icmp_ln87)> <Delay = 0.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 93 [1/1] (0.73ns)   --->   "br label %.preheader.preheader" [dct.cpp:92]   --->   Operation 93 'br' <Predicate = (icmp_ln87)> <Delay = 0.73>

State 8 <SV = 5> <Delay = 0.00>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str7) nounwind" [dct.cpp:87]   --->   Operation 94 'specloopname' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 95 [1/2] (0.00ns)   --->   "call fastcc void @dct_1d([8 x i16]* %col_inbuf_0, [8 x i16]* %col_inbuf_1, [8 x i16]* %col_inbuf_2, [8 x i16]* %col_inbuf_3, [8 x i16]* %col_inbuf_4, [8 x i16]* %col_inbuf_5, [8 x i16]* %col_inbuf_6, [8 x i16]* %col_inbuf_7, i4 %i_2, [64 x i16]* %col_outbuf, i4 %i_2)" [dct.cpp:88]   --->   Operation 95 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "br label %.preheader1" [dct.cpp:87]   --->   Operation 96 'br' <Predicate = true> <Delay = 0.00>

State 9 <SV = 5> <Delay = 3.14>
ST_9 : Operation 97 [1/1] (0.00ns)   --->   "%indvar_flatten19 = phi i7 [ %add_ln92, %Xpose_Col_Inner_Loop ], [ 0, %.preheader.preheader.preheader ]" [dct.cpp:92]   --->   Operation 97 'phi' 'indvar_flatten19' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 98 [1/1] (0.00ns)   --->   "%j_1 = phi i4 [ %select_ln95_1, %Xpose_Col_Inner_Loop ], [ 0, %.preheader.preheader.preheader ]" [dct.cpp:95]   --->   Operation 98 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 99 [1/1] (0.00ns)   --->   "%i_3 = phi i4 [ %i_6, %Xpose_Col_Inner_Loop ], [ 0, %.preheader.preheader.preheader ]"   --->   Operation 99 'phi' 'i_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 100 [1/1] (0.71ns)   --->   "%icmp_ln92 = icmp eq i7 %indvar_flatten19, -64" [dct.cpp:92]   --->   Operation 100 'icmp' 'icmp_ln92' <Predicate = true> <Delay = 0.71> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 101 [1/1] (0.85ns)   --->   "%add_ln92 = add i7 %indvar_flatten19, 1" [dct.cpp:92]   --->   Operation 101 'add' 'add_ln92' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 102 [1/1] (0.00ns)   --->   "br i1 %icmp_ln92, label %4, label %Xpose_Col_Inner_Loop" [dct.cpp:92]   --->   Operation 102 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 103 [1/1] (0.80ns)   --->   "%j_2 = add i4 %j_1, 1" [dct.cpp:92]   --->   Operation 103 'add' 'j_2' <Predicate = (!icmp_ln92)> <Delay = 0.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 104 [1/1] (0.72ns)   --->   "%icmp_ln94 = icmp eq i4 %i_3, -8" [dct.cpp:94]   --->   Operation 104 'icmp' 'icmp_ln94' <Predicate = (!icmp_ln92)> <Delay = 0.72> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 105 [1/1] (0.18ns)   --->   "%select_ln95 = select i1 %icmp_ln94, i4 0, i4 %i_3" [dct.cpp:95]   --->   Operation 105 'select' 'select_ln95' <Predicate = (!icmp_ln92)> <Delay = 0.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 106 [1/1] (0.18ns)   --->   "%select_ln95_1 = select i1 %icmp_ln94, i4 %j_2, i4 %j_1" [dct.cpp:95]   --->   Operation 106 'select' 'select_ln95_1' <Predicate = (!icmp_ln92)> <Delay = 0.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln95 = zext i4 %select_ln95_1 to i8" [dct.cpp:95]   --->   Operation 107 'zext' 'zext_ln95' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_9 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_2 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %select_ln95, i3 0)" [dct.cpp:95]   --->   Operation 108 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_9 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln95_4 = zext i7 %tmp_2 to i8" [dct.cpp:95]   --->   Operation 109 'zext' 'zext_ln95_4' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_9 : Operation 110 [1/1] (0.85ns)   --->   "%add_ln95_1 = add i8 %zext_ln95, %zext_ln95_4" [dct.cpp:95]   --->   Operation 110 'add' 'add_ln95_1' <Predicate = (!icmp_ln92)> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln95_5 = zext i8 %add_ln95_1 to i64" [dct.cpp:95]   --->   Operation 111 'zext' 'zext_ln95_5' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_9 : Operation 112 [1/1] (0.00ns)   --->   "%col_outbuf_addr = getelementptr [64 x i16]* %col_outbuf, i64 0, i64 %zext_ln95_5" [dct.cpp:95]   --->   Operation 112 'getelementptr' 'col_outbuf_addr' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_9 : Operation 113 [2/2] (1.29ns)   --->   "%col_outbuf_load = load i16* %col_outbuf_addr, align 2" [dct.cpp:95]   --->   Operation 113 'load' 'col_outbuf_load' <Predicate = (!icmp_ln92)> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_9 : Operation 114 [1/1] (0.80ns)   --->   "%i_6 = add i4 %select_ln95, 1" [dct.cpp:94]   --->   Operation 114 'add' 'i_6' <Predicate = (!icmp_ln92)> <Delay = 0.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 6> <Delay = 2.59>
ST_10 : Operation 115 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([42 x i8]* @Xpose_Col_Outer_Loop)"   --->   Operation 115 'specloopname' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_10 : Operation 116 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 116 'speclooptripcount' 'empty_9' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_10 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_1 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %select_ln95_1, i3 0)" [dct.cpp:95]   --->   Operation 117 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_10 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln95_1 = zext i7 %tmp_1 to i8" [dct.cpp:95]   --->   Operation 118 'zext' 'zext_ln95_1' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_10 : Operation 119 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @p_str9) nounwind" [dct.cpp:95]   --->   Operation 119 'specloopname' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_10 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([21 x i8]* @p_str9)" [dct.cpp:95]   --->   Operation 120 'specregionbegin' 'tmp_5' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_10 : Operation 121 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [dct.cpp:95]   --->   Operation 121 'specpipeline' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_10 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln95_2 = zext i4 %select_ln95 to i8" [dct.cpp:95]   --->   Operation 122 'zext' 'zext_ln95_2' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_10 : Operation 123 [1/1] (0.85ns)   --->   "%add_ln95 = add i8 %zext_ln95_2, %zext_ln95_1" [dct.cpp:95]   --->   Operation 123 'add' 'add_ln95' <Predicate = (!icmp_ln92)> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln95_3 = zext i8 %add_ln95 to i64" [dct.cpp:95]   --->   Operation 124 'zext' 'zext_ln95_3' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_10 : Operation 125 [1/1] (0.00ns)   --->   "%out_block_addr = getelementptr [64 x i16]* %out_block, i64 0, i64 %zext_ln95_3" [dct.cpp:95]   --->   Operation 125 'getelementptr' 'out_block_addr' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_10 : Operation 126 [1/2] (1.29ns)   --->   "%col_outbuf_load = load i16* %col_outbuf_addr, align 2" [dct.cpp:95]   --->   Operation 126 'load' 'col_outbuf_load' <Predicate = (!icmp_ln92)> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_10 : Operation 127 [1/1] (1.29ns)   --->   "store i16 %col_outbuf_load, i16* %out_block_addr, align 2" [dct.cpp:95]   --->   Operation 127 'store' <Predicate = (!icmp_ln92)> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_10 : Operation 128 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([21 x i8]* @p_str9, i32 %tmp_5)" [dct.cpp:95]   --->   Operation 128 'specregionend' 'empty_10' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_10 : Operation 129 [1/1] (0.00ns)   --->   "br label %.preheader.preheader"   --->   Operation 129 'br' <Predicate = (!icmp_ln92)> <Delay = 0.00>

State 11 <SV = 6> <Delay = 0.00>
ST_11 : Operation 130 [1/1] (0.00ns)   --->   "ret void" [dct.cpp:96]   --->   Operation 130 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_block_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_block_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_block_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_block_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_block_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_block_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_block_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_block_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_block]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
row_outbuf        (alloca           ) [ 001111000000]
col_outbuf        (alloca           ) [ 001111111110]
col_inbuf_0       (alloca           ) [ 001111111000]
col_inbuf_1       (alloca           ) [ 001111111000]
col_inbuf_2       (alloca           ) [ 001111111000]
col_inbuf_3       (alloca           ) [ 001111111000]
col_inbuf_4       (alloca           ) [ 001111111000]
col_inbuf_5       (alloca           ) [ 001111111000]
col_inbuf_6       (alloca           ) [ 001111111000]
col_inbuf_7       (alloca           ) [ 001111111000]
br_ln76           (br               ) [ 011100000000]
i_0               (phi              ) [ 001100000000]
icmp_ln76         (icmp             ) [ 001111000000]
empty             (speclooptripcount) [ 000000000000]
i                 (add              ) [ 011100000000]
br_ln76           (br               ) [ 000000000000]
br_ln81           (br               ) [ 001111000000]
specloopname_ln76 (specloopname     ) [ 000000000000]
call_ln77         (call             ) [ 000000000000]
br_ln76           (br               ) [ 011100000000]
indvar_flatten    (phi              ) [ 000010000000]
j_0               (phi              ) [ 000010000000]
i_1               (phi              ) [ 000010000000]
icmp_ln81         (icmp             ) [ 000011000000]
add_ln81          (add              ) [ 001011000000]
br_ln81           (br               ) [ 000000000000]
j                 (add              ) [ 000000000000]
icmp_ln83         (icmp             ) [ 000000000000]
select_ln84       (select           ) [ 000000000000]
select_ln84_1     (select           ) [ 001011000000]
zext_ln84_1       (zext             ) [ 000000000000]
tmp               (bitconcatenate   ) [ 000000000000]
zext_ln84_2       (zext             ) [ 000000000000]
add_ln84          (add              ) [ 000000000000]
zext_ln84_3       (zext             ) [ 000000000000]
row_outbuf_addr   (getelementptr    ) [ 000011000000]
trunc_ln84        (trunc            ) [ 000011000000]
switch_ln84       (switch           ) [ 000000000000]
i_5               (add              ) [ 001011000000]
specloopname_ln0  (specloopname     ) [ 000000000000]
empty_7           (speclooptripcount) [ 000000000000]
zext_ln84         (zext             ) [ 000000000000]
specloopname_ln84 (specloopname     ) [ 000000000000]
tmp_4             (specregionbegin  ) [ 000000000000]
specpipeline_ln84 (specpipeline     ) [ 000000000000]
row_outbuf_load   (load             ) [ 000000000000]
col_inbuf_6_addr  (getelementptr    ) [ 000000000000]
store_ln84        (store            ) [ 000000000000]
br_ln84           (br               ) [ 000000000000]
col_inbuf_5_addr  (getelementptr    ) [ 000000000000]
store_ln84        (store            ) [ 000000000000]
br_ln84           (br               ) [ 000000000000]
col_inbuf_4_addr  (getelementptr    ) [ 000000000000]
store_ln84        (store            ) [ 000000000000]
br_ln84           (br               ) [ 000000000000]
col_inbuf_3_addr  (getelementptr    ) [ 000000000000]
store_ln84        (store            ) [ 000000000000]
br_ln84           (br               ) [ 000000000000]
col_inbuf_2_addr  (getelementptr    ) [ 000000000000]
store_ln84        (store            ) [ 000000000000]
br_ln84           (br               ) [ 000000000000]
col_inbuf_1_addr  (getelementptr    ) [ 000000000000]
store_ln84        (store            ) [ 000000000000]
br_ln84           (br               ) [ 000000000000]
col_inbuf_0_addr  (getelementptr    ) [ 000000000000]
store_ln84        (store            ) [ 000000000000]
br_ln84           (br               ) [ 000000000000]
col_inbuf_7_addr  (getelementptr    ) [ 000000000000]
store_ln84        (store            ) [ 000000000000]
br_ln84           (br               ) [ 000000000000]
empty_6           (specregionend    ) [ 000000000000]
br_ln0            (br               ) [ 001011000000]
br_ln87           (br               ) [ 000000111000]
i_2               (phi              ) [ 000000011000]
icmp_ln87         (icmp             ) [ 000000011110]
empty_8           (speclooptripcount) [ 000000000000]
i_4               (add              ) [ 000000111000]
br_ln87           (br               ) [ 000000000000]
br_ln92           (br               ) [ 000000011110]
specloopname_ln87 (specloopname     ) [ 000000000000]
call_ln88         (call             ) [ 000000000000]
br_ln87           (br               ) [ 000000111000]
indvar_flatten19  (phi              ) [ 000000000100]
j_1               (phi              ) [ 000000000100]
i_3               (phi              ) [ 000000000100]
icmp_ln92         (icmp             ) [ 000000000110]
add_ln92          (add              ) [ 000000010110]
br_ln92           (br               ) [ 000000000000]
j_2               (add              ) [ 000000000000]
icmp_ln94         (icmp             ) [ 000000000000]
select_ln95       (select           ) [ 000000000110]
select_ln95_1     (select           ) [ 000000010110]
zext_ln95         (zext             ) [ 000000000000]
tmp_2             (bitconcatenate   ) [ 000000000000]
zext_ln95_4       (zext             ) [ 000000000000]
add_ln95_1        (add              ) [ 000000000000]
zext_ln95_5       (zext             ) [ 000000000000]
col_outbuf_addr   (getelementptr    ) [ 000000000110]
i_6               (add              ) [ 000000010110]
specloopname_ln0  (specloopname     ) [ 000000000000]
empty_9           (speclooptripcount) [ 000000000000]
tmp_1             (bitconcatenate   ) [ 000000000000]
zext_ln95_1       (zext             ) [ 000000000000]
specloopname_ln95 (specloopname     ) [ 000000000000]
tmp_5             (specregionbegin  ) [ 000000000000]
specpipeline_ln95 (specpipeline     ) [ 000000000000]
zext_ln95_2       (zext             ) [ 000000000000]
add_ln95          (add              ) [ 000000000000]
zext_ln95_3       (zext             ) [ 000000000000]
out_block_addr    (getelementptr    ) [ 000000000000]
col_outbuf_load   (load             ) [ 000000000000]
store_ln95        (store            ) [ 000000000000]
empty_10          (specregionend    ) [ 000000000000]
br_ln0            (br               ) [ 000000010110]
ret_ln96          (ret              ) [ 000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_block_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_block_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_block_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_block_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_block_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_block_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="in_block_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_block_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="in_block_4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_block_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="in_block_5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_block_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="in_block_6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_block_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="in_block_7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_block_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="out_block">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_block"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="dct_coeff_table_0">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="dct_coeff_table_1">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="dct_coeff_table_2">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="dct_coeff_table_3">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="dct_coeff_table_4">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="dct_coeff_table_5">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="dct_coeff_table_6">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="dct_coeff_table_7">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_7"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_1d"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Xpose_Row_Outer_Loop"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Xpose_Col_Outer_Loop"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="100" class="1004" name="row_outbuf_alloca_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="row_outbuf/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="col_outbuf_alloca_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col_outbuf/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="col_inbuf_0_alloca_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col_inbuf_0/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="col_inbuf_1_alloca_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col_inbuf_1/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="col_inbuf_2_alloca_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col_inbuf_2/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="col_inbuf_3_alloca_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col_inbuf_3/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="col_inbuf_4_alloca_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col_inbuf_4/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="col_inbuf_5_alloca_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col_inbuf_5/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="col_inbuf_6_alloca_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col_inbuf_6/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="col_inbuf_7_alloca_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col_inbuf_7/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="row_outbuf_addr_gep_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="0" index="2" bw="8" slack="0"/>
<pin id="144" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="row_outbuf_addr/4 "/>
</bind>
</comp>

<comp id="146" class="1004" name="grp_access_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="6" slack="0"/>
<pin id="148" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="149" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="150" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="row_outbuf_load/4 "/>
</bind>
</comp>

<comp id="152" class="1004" name="col_inbuf_6_addr_gep_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="0" index="2" bw="4" slack="0"/>
<pin id="156" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_inbuf_6_addr/5 "/>
</bind>
</comp>

<comp id="158" class="1004" name="store_ln84_access_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="3" slack="0"/>
<pin id="160" dir="0" index="1" bw="16" slack="0"/>
<pin id="161" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="162" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln84/5 "/>
</bind>
</comp>

<comp id="165" class="1004" name="col_inbuf_5_addr_gep_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="0" index="2" bw="4" slack="0"/>
<pin id="169" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_inbuf_5_addr/5 "/>
</bind>
</comp>

<comp id="171" class="1004" name="store_ln84_access_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="3" slack="0"/>
<pin id="173" dir="0" index="1" bw="16" slack="0"/>
<pin id="174" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="175" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln84/5 "/>
</bind>
</comp>

<comp id="178" class="1004" name="col_inbuf_4_addr_gep_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="0" index="2" bw="4" slack="0"/>
<pin id="182" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_inbuf_4_addr/5 "/>
</bind>
</comp>

<comp id="184" class="1004" name="store_ln84_access_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="3" slack="0"/>
<pin id="186" dir="0" index="1" bw="16" slack="0"/>
<pin id="187" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="188" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln84/5 "/>
</bind>
</comp>

<comp id="191" class="1004" name="col_inbuf_3_addr_gep_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="193" dir="0" index="1" bw="1" slack="0"/>
<pin id="194" dir="0" index="2" bw="4" slack="0"/>
<pin id="195" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_inbuf_3_addr/5 "/>
</bind>
</comp>

<comp id="197" class="1004" name="store_ln84_access_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="3" slack="0"/>
<pin id="199" dir="0" index="1" bw="16" slack="0"/>
<pin id="200" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="201" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln84/5 "/>
</bind>
</comp>

<comp id="204" class="1004" name="col_inbuf_2_addr_gep_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="0" index="2" bw="4" slack="0"/>
<pin id="208" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_inbuf_2_addr/5 "/>
</bind>
</comp>

<comp id="210" class="1004" name="store_ln84_access_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="3" slack="0"/>
<pin id="212" dir="0" index="1" bw="16" slack="0"/>
<pin id="213" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="214" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln84/5 "/>
</bind>
</comp>

<comp id="217" class="1004" name="col_inbuf_1_addr_gep_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="219" dir="0" index="1" bw="1" slack="0"/>
<pin id="220" dir="0" index="2" bw="4" slack="0"/>
<pin id="221" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_inbuf_1_addr/5 "/>
</bind>
</comp>

<comp id="223" class="1004" name="store_ln84_access_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="3" slack="0"/>
<pin id="225" dir="0" index="1" bw="16" slack="0"/>
<pin id="226" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="227" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln84/5 "/>
</bind>
</comp>

<comp id="230" class="1004" name="col_inbuf_0_addr_gep_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="232" dir="0" index="1" bw="1" slack="0"/>
<pin id="233" dir="0" index="2" bw="4" slack="0"/>
<pin id="234" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_inbuf_0_addr/5 "/>
</bind>
</comp>

<comp id="236" class="1004" name="store_ln84_access_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="3" slack="0"/>
<pin id="238" dir="0" index="1" bw="16" slack="0"/>
<pin id="239" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="240" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln84/5 "/>
</bind>
</comp>

<comp id="243" class="1004" name="col_inbuf_7_addr_gep_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="245" dir="0" index="1" bw="1" slack="0"/>
<pin id="246" dir="0" index="2" bw="4" slack="0"/>
<pin id="247" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_inbuf_7_addr/5 "/>
</bind>
</comp>

<comp id="249" class="1004" name="store_ln84_access_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="3" slack="0"/>
<pin id="251" dir="0" index="1" bw="16" slack="0"/>
<pin id="252" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="253" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln84/5 "/>
</bind>
</comp>

<comp id="256" class="1004" name="col_outbuf_addr_gep_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="258" dir="0" index="1" bw="1" slack="0"/>
<pin id="259" dir="0" index="2" bw="8" slack="0"/>
<pin id="260" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_outbuf_addr/9 "/>
</bind>
</comp>

<comp id="262" class="1004" name="grp_access_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="6" slack="0"/>
<pin id="264" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="265" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="266" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="col_outbuf_load/9 "/>
</bind>
</comp>

<comp id="268" class="1004" name="out_block_addr_gep_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="16" slack="0"/>
<pin id="270" dir="0" index="1" bw="1" slack="0"/>
<pin id="271" dir="0" index="2" bw="8" slack="0"/>
<pin id="272" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_block_addr/10 "/>
</bind>
</comp>

<comp id="275" class="1004" name="store_ln95_access_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="6" slack="0"/>
<pin id="277" dir="0" index="1" bw="16" slack="0"/>
<pin id="278" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="279" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln95/10 "/>
</bind>
</comp>

<comp id="282" class="1005" name="i_0_reg_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="4" slack="1"/>
<pin id="284" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="286" class="1004" name="i_0_phi_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="1" slack="1"/>
<pin id="288" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="289" dir="0" index="2" bw="4" slack="0"/>
<pin id="290" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="291" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="294" class="1005" name="indvar_flatten_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="7" slack="1"/>
<pin id="296" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="298" class="1004" name="indvar_flatten_phi_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="7" slack="0"/>
<pin id="300" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="301" dir="0" index="2" bw="1" slack="1"/>
<pin id="302" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="303" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/4 "/>
</bind>
</comp>

<comp id="305" class="1005" name="j_0_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="4" slack="1"/>
<pin id="307" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="309" class="1004" name="j_0_phi_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="4" slack="0"/>
<pin id="311" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="312" dir="0" index="2" bw="1" slack="1"/>
<pin id="313" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="314" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/4 "/>
</bind>
</comp>

<comp id="316" class="1005" name="i_1_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="4" slack="1"/>
<pin id="318" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="320" class="1004" name="i_1_phi_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="4" slack="0"/>
<pin id="322" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="323" dir="0" index="2" bw="1" slack="1"/>
<pin id="324" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="325" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/4 "/>
</bind>
</comp>

<comp id="327" class="1005" name="i_2_reg_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="4" slack="1"/>
<pin id="329" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_2 (phireg) "/>
</bind>
</comp>

<comp id="331" class="1004" name="i_2_phi_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="4" slack="0"/>
<pin id="333" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="334" dir="0" index="2" bw="1" slack="1"/>
<pin id="335" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="336" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_2/7 "/>
</bind>
</comp>

<comp id="339" class="1005" name="indvar_flatten19_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="7" slack="1"/>
<pin id="341" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten19 (phireg) "/>
</bind>
</comp>

<comp id="343" class="1004" name="indvar_flatten19_phi_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="7" slack="0"/>
<pin id="345" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="346" dir="0" index="2" bw="1" slack="1"/>
<pin id="347" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="348" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten19/9 "/>
</bind>
</comp>

<comp id="350" class="1005" name="j_1_reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="4" slack="1"/>
<pin id="352" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j_1 (phireg) "/>
</bind>
</comp>

<comp id="354" class="1004" name="j_1_phi_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="4" slack="0"/>
<pin id="356" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="357" dir="0" index="2" bw="1" slack="1"/>
<pin id="358" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="359" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_1/9 "/>
</bind>
</comp>

<comp id="361" class="1005" name="i_3_reg_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="4" slack="1"/>
<pin id="363" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_3 (phireg) "/>
</bind>
</comp>

<comp id="365" class="1004" name="i_3_phi_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="4" slack="0"/>
<pin id="367" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="368" dir="0" index="2" bw="1" slack="1"/>
<pin id="369" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="370" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_3/9 "/>
</bind>
</comp>

<comp id="372" class="1004" name="grp_dct_1d_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="0" slack="0"/>
<pin id="374" dir="0" index="1" bw="16" slack="0"/>
<pin id="375" dir="0" index="2" bw="16" slack="0"/>
<pin id="376" dir="0" index="3" bw="16" slack="0"/>
<pin id="377" dir="0" index="4" bw="16" slack="0"/>
<pin id="378" dir="0" index="5" bw="16" slack="0"/>
<pin id="379" dir="0" index="6" bw="16" slack="0"/>
<pin id="380" dir="0" index="7" bw="16" slack="0"/>
<pin id="381" dir="0" index="8" bw="16" slack="0"/>
<pin id="382" dir="0" index="9" bw="4" slack="0"/>
<pin id="383" dir="0" index="10" bw="16" slack="2147483647"/>
<pin id="384" dir="0" index="11" bw="4" slack="0"/>
<pin id="385" dir="0" index="12" bw="14" slack="0"/>
<pin id="386" dir="0" index="13" bw="15" slack="0"/>
<pin id="387" dir="0" index="14" bw="15" slack="0"/>
<pin id="388" dir="0" index="15" bw="15" slack="0"/>
<pin id="389" dir="0" index="16" bw="15" slack="0"/>
<pin id="390" dir="0" index="17" bw="15" slack="0"/>
<pin id="391" dir="0" index="18" bw="15" slack="0"/>
<pin id="392" dir="0" index="19" bw="15" slack="0"/>
<pin id="393" dir="1" index="20" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln77/2 call_ln88/7 "/>
</bind>
</comp>

<comp id="415" class="1004" name="icmp_ln76_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="4" slack="0"/>
<pin id="417" dir="0" index="1" bw="4" slack="0"/>
<pin id="418" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln76/2 "/>
</bind>
</comp>

<comp id="421" class="1004" name="i_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="4" slack="0"/>
<pin id="423" dir="0" index="1" bw="1" slack="0"/>
<pin id="424" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="427" class="1004" name="icmp_ln81_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="7" slack="0"/>
<pin id="429" dir="0" index="1" bw="7" slack="0"/>
<pin id="430" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln81/4 "/>
</bind>
</comp>

<comp id="433" class="1004" name="add_ln81_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="7" slack="0"/>
<pin id="435" dir="0" index="1" bw="1" slack="0"/>
<pin id="436" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln81/4 "/>
</bind>
</comp>

<comp id="439" class="1004" name="j_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="1" slack="0"/>
<pin id="441" dir="0" index="1" bw="4" slack="0"/>
<pin id="442" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/4 "/>
</bind>
</comp>

<comp id="445" class="1004" name="icmp_ln83_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="4" slack="0"/>
<pin id="447" dir="0" index="1" bw="4" slack="0"/>
<pin id="448" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln83/4 "/>
</bind>
</comp>

<comp id="451" class="1004" name="select_ln84_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="1" slack="0"/>
<pin id="453" dir="0" index="1" bw="4" slack="0"/>
<pin id="454" dir="0" index="2" bw="4" slack="0"/>
<pin id="455" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln84/4 "/>
</bind>
</comp>

<comp id="459" class="1004" name="select_ln84_1_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="1" slack="0"/>
<pin id="461" dir="0" index="1" bw="4" slack="0"/>
<pin id="462" dir="0" index="2" bw="4" slack="0"/>
<pin id="463" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln84_1/4 "/>
</bind>
</comp>

<comp id="467" class="1004" name="zext_ln84_1_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="4" slack="0"/>
<pin id="469" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln84_1/4 "/>
</bind>
</comp>

<comp id="471" class="1004" name="tmp_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="7" slack="0"/>
<pin id="473" dir="0" index="1" bw="4" slack="0"/>
<pin id="474" dir="0" index="2" bw="1" slack="0"/>
<pin id="475" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="479" class="1004" name="zext_ln84_2_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="7" slack="0"/>
<pin id="481" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln84_2/4 "/>
</bind>
</comp>

<comp id="483" class="1004" name="add_ln84_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="7" slack="0"/>
<pin id="485" dir="0" index="1" bw="4" slack="0"/>
<pin id="486" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln84/4 "/>
</bind>
</comp>

<comp id="489" class="1004" name="zext_ln84_3_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="8" slack="0"/>
<pin id="491" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln84_3/4 "/>
</bind>
</comp>

<comp id="494" class="1004" name="trunc_ln84_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="4" slack="0"/>
<pin id="496" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln84/4 "/>
</bind>
</comp>

<comp id="498" class="1004" name="i_5_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="4" slack="0"/>
<pin id="500" dir="0" index="1" bw="1" slack="0"/>
<pin id="501" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_5/4 "/>
</bind>
</comp>

<comp id="504" class="1004" name="zext_ln84_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="4" slack="1"/>
<pin id="506" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln84/5 "/>
</bind>
</comp>

<comp id="515" class="1004" name="icmp_ln87_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="4" slack="0"/>
<pin id="517" dir="0" index="1" bw="4" slack="0"/>
<pin id="518" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln87/7 "/>
</bind>
</comp>

<comp id="521" class="1004" name="i_4_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="4" slack="0"/>
<pin id="523" dir="0" index="1" bw="1" slack="0"/>
<pin id="524" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_4/7 "/>
</bind>
</comp>

<comp id="527" class="1004" name="icmp_ln92_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="7" slack="0"/>
<pin id="529" dir="0" index="1" bw="7" slack="0"/>
<pin id="530" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln92/9 "/>
</bind>
</comp>

<comp id="533" class="1004" name="add_ln92_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="7" slack="0"/>
<pin id="535" dir="0" index="1" bw="1" slack="0"/>
<pin id="536" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln92/9 "/>
</bind>
</comp>

<comp id="539" class="1004" name="j_2_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="4" slack="0"/>
<pin id="541" dir="0" index="1" bw="1" slack="0"/>
<pin id="542" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_2/9 "/>
</bind>
</comp>

<comp id="545" class="1004" name="icmp_ln94_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="4" slack="0"/>
<pin id="547" dir="0" index="1" bw="4" slack="0"/>
<pin id="548" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln94/9 "/>
</bind>
</comp>

<comp id="551" class="1004" name="select_ln95_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="1" slack="0"/>
<pin id="553" dir="0" index="1" bw="4" slack="0"/>
<pin id="554" dir="0" index="2" bw="4" slack="0"/>
<pin id="555" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln95/9 "/>
</bind>
</comp>

<comp id="559" class="1004" name="select_ln95_1_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="1" slack="0"/>
<pin id="561" dir="0" index="1" bw="4" slack="0"/>
<pin id="562" dir="0" index="2" bw="4" slack="0"/>
<pin id="563" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln95_1/9 "/>
</bind>
</comp>

<comp id="567" class="1004" name="zext_ln95_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="4" slack="0"/>
<pin id="569" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln95/9 "/>
</bind>
</comp>

<comp id="571" class="1004" name="tmp_2_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="7" slack="0"/>
<pin id="573" dir="0" index="1" bw="4" slack="0"/>
<pin id="574" dir="0" index="2" bw="1" slack="0"/>
<pin id="575" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/9 "/>
</bind>
</comp>

<comp id="579" class="1004" name="zext_ln95_4_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="7" slack="0"/>
<pin id="581" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln95_4/9 "/>
</bind>
</comp>

<comp id="583" class="1004" name="add_ln95_1_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="4" slack="0"/>
<pin id="585" dir="0" index="1" bw="7" slack="0"/>
<pin id="586" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln95_1/9 "/>
</bind>
</comp>

<comp id="589" class="1004" name="zext_ln95_5_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="8" slack="0"/>
<pin id="591" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln95_5/9 "/>
</bind>
</comp>

<comp id="594" class="1004" name="i_6_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="4" slack="0"/>
<pin id="596" dir="0" index="1" bw="1" slack="0"/>
<pin id="597" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_6/9 "/>
</bind>
</comp>

<comp id="600" class="1004" name="tmp_1_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="7" slack="0"/>
<pin id="602" dir="0" index="1" bw="4" slack="1"/>
<pin id="603" dir="0" index="2" bw="1" slack="0"/>
<pin id="604" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/10 "/>
</bind>
</comp>

<comp id="607" class="1004" name="zext_ln95_1_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="7" slack="0"/>
<pin id="609" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln95_1/10 "/>
</bind>
</comp>

<comp id="611" class="1004" name="zext_ln95_2_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="4" slack="1"/>
<pin id="613" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln95_2/10 "/>
</bind>
</comp>

<comp id="614" class="1004" name="add_ln95_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="4" slack="0"/>
<pin id="616" dir="0" index="1" bw="7" slack="0"/>
<pin id="617" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln95/10 "/>
</bind>
</comp>

<comp id="620" class="1004" name="zext_ln95_3_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="8" slack="0"/>
<pin id="622" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln95_3/10 "/>
</bind>
</comp>

<comp id="625" class="1005" name="icmp_ln76_reg_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="1" slack="1"/>
<pin id="627" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln76 "/>
</bind>
</comp>

<comp id="629" class="1005" name="i_reg_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="4" slack="0"/>
<pin id="631" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="634" class="1005" name="icmp_ln81_reg_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="1" slack="1"/>
<pin id="636" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln81 "/>
</bind>
</comp>

<comp id="638" class="1005" name="add_ln81_reg_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="7" slack="0"/>
<pin id="640" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln81 "/>
</bind>
</comp>

<comp id="643" class="1005" name="select_ln84_1_reg_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="4" slack="0"/>
<pin id="645" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="select_ln84_1 "/>
</bind>
</comp>

<comp id="649" class="1005" name="row_outbuf_addr_reg_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="6" slack="1"/>
<pin id="651" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="row_outbuf_addr "/>
</bind>
</comp>

<comp id="654" class="1005" name="trunc_ln84_reg_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="3" slack="1"/>
<pin id="656" dir="1" index="1" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln84 "/>
</bind>
</comp>

<comp id="658" class="1005" name="i_5_reg_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="4" slack="0"/>
<pin id="660" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_5 "/>
</bind>
</comp>

<comp id="663" class="1005" name="icmp_ln87_reg_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="1" slack="1"/>
<pin id="665" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln87 "/>
</bind>
</comp>

<comp id="667" class="1005" name="i_4_reg_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="4" slack="0"/>
<pin id="669" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_4 "/>
</bind>
</comp>

<comp id="672" class="1005" name="icmp_ln92_reg_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="1" slack="1"/>
<pin id="674" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln92 "/>
</bind>
</comp>

<comp id="676" class="1005" name="add_ln92_reg_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="7" slack="0"/>
<pin id="678" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln92 "/>
</bind>
</comp>

<comp id="681" class="1005" name="select_ln95_reg_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="4" slack="1"/>
<pin id="683" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln95 "/>
</bind>
</comp>

<comp id="686" class="1005" name="select_ln95_1_reg_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="4" slack="0"/>
<pin id="688" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="select_ln95_1 "/>
</bind>
</comp>

<comp id="692" class="1005" name="col_outbuf_addr_reg_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="6" slack="1"/>
<pin id="694" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="col_outbuf_addr "/>
</bind>
</comp>

<comp id="697" class="1005" name="i_6_reg_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="4" slack="0"/>
<pin id="699" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_6 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="103"><net_src comp="34" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="34" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="34" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="34" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="34" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="34" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="34" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="34" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="34" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="34" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="145"><net_src comp="62" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="151"><net_src comp="140" pin="3"/><net_sink comp="146" pin=0"/></net>

<net id="157"><net_src comp="62" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="163"><net_src comp="146" pin="3"/><net_sink comp="158" pin=1"/></net>

<net id="164"><net_src comp="152" pin="3"/><net_sink comp="158" pin=0"/></net>

<net id="170"><net_src comp="62" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="176"><net_src comp="146" pin="3"/><net_sink comp="171" pin=1"/></net>

<net id="177"><net_src comp="165" pin="3"/><net_sink comp="171" pin=0"/></net>

<net id="183"><net_src comp="62" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="189"><net_src comp="146" pin="3"/><net_sink comp="184" pin=1"/></net>

<net id="190"><net_src comp="178" pin="3"/><net_sink comp="184" pin=0"/></net>

<net id="196"><net_src comp="62" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="202"><net_src comp="146" pin="3"/><net_sink comp="197" pin=1"/></net>

<net id="203"><net_src comp="191" pin="3"/><net_sink comp="197" pin=0"/></net>

<net id="209"><net_src comp="62" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="215"><net_src comp="146" pin="3"/><net_sink comp="210" pin=1"/></net>

<net id="216"><net_src comp="204" pin="3"/><net_sink comp="210" pin=0"/></net>

<net id="222"><net_src comp="62" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="228"><net_src comp="146" pin="3"/><net_sink comp="223" pin=1"/></net>

<net id="229"><net_src comp="217" pin="3"/><net_sink comp="223" pin=0"/></net>

<net id="235"><net_src comp="62" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="241"><net_src comp="146" pin="3"/><net_sink comp="236" pin=1"/></net>

<net id="242"><net_src comp="230" pin="3"/><net_sink comp="236" pin=0"/></net>

<net id="248"><net_src comp="62" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="254"><net_src comp="146" pin="3"/><net_sink comp="249" pin=1"/></net>

<net id="255"><net_src comp="243" pin="3"/><net_sink comp="249" pin=0"/></net>

<net id="261"><net_src comp="62" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="267"><net_src comp="256" pin="3"/><net_sink comp="262" pin=0"/></net>

<net id="273"><net_src comp="16" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="274"><net_src comp="62" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="280"><net_src comp="262" pin="3"/><net_sink comp="275" pin=1"/></net>

<net id="281"><net_src comp="268" pin="3"/><net_sink comp="275" pin=0"/></net>

<net id="285"><net_src comp="36" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="292"><net_src comp="282" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="293"><net_src comp="286" pin="4"/><net_sink comp="282" pin=0"/></net>

<net id="297"><net_src comp="52" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="304"><net_src comp="294" pin="1"/><net_sink comp="298" pin=2"/></net>

<net id="308"><net_src comp="36" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="315"><net_src comp="305" pin="1"/><net_sink comp="309" pin=2"/></net>

<net id="319"><net_src comp="36" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="326"><net_src comp="316" pin="1"/><net_sink comp="320" pin=2"/></net>

<net id="330"><net_src comp="36" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="337"><net_src comp="327" pin="1"/><net_sink comp="331" pin=2"/></net>

<net id="338"><net_src comp="331" pin="4"/><net_sink comp="327" pin=0"/></net>

<net id="342"><net_src comp="52" pin="0"/><net_sink comp="339" pin=0"/></net>

<net id="349"><net_src comp="339" pin="1"/><net_sink comp="343" pin=2"/></net>

<net id="353"><net_src comp="36" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="360"><net_src comp="350" pin="1"/><net_sink comp="354" pin=2"/></net>

<net id="364"><net_src comp="36" pin="0"/><net_sink comp="361" pin=0"/></net>

<net id="371"><net_src comp="361" pin="1"/><net_sink comp="365" pin=2"/></net>

<net id="394"><net_src comp="46" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="395"><net_src comp="0" pin="0"/><net_sink comp="372" pin=1"/></net>

<net id="396"><net_src comp="2" pin="0"/><net_sink comp="372" pin=2"/></net>

<net id="397"><net_src comp="4" pin="0"/><net_sink comp="372" pin=3"/></net>

<net id="398"><net_src comp="6" pin="0"/><net_sink comp="372" pin=4"/></net>

<net id="399"><net_src comp="8" pin="0"/><net_sink comp="372" pin=5"/></net>

<net id="400"><net_src comp="10" pin="0"/><net_sink comp="372" pin=6"/></net>

<net id="401"><net_src comp="12" pin="0"/><net_sink comp="372" pin=7"/></net>

<net id="402"><net_src comp="14" pin="0"/><net_sink comp="372" pin=8"/></net>

<net id="403"><net_src comp="286" pin="4"/><net_sink comp="372" pin=9"/></net>

<net id="404"><net_src comp="286" pin="4"/><net_sink comp="372" pin=11"/></net>

<net id="405"><net_src comp="18" pin="0"/><net_sink comp="372" pin=12"/></net>

<net id="406"><net_src comp="20" pin="0"/><net_sink comp="372" pin=13"/></net>

<net id="407"><net_src comp="22" pin="0"/><net_sink comp="372" pin=14"/></net>

<net id="408"><net_src comp="24" pin="0"/><net_sink comp="372" pin=15"/></net>

<net id="409"><net_src comp="26" pin="0"/><net_sink comp="372" pin=16"/></net>

<net id="410"><net_src comp="28" pin="0"/><net_sink comp="372" pin=17"/></net>

<net id="411"><net_src comp="30" pin="0"/><net_sink comp="372" pin=18"/></net>

<net id="412"><net_src comp="32" pin="0"/><net_sink comp="372" pin=19"/></net>

<net id="413"><net_src comp="331" pin="4"/><net_sink comp="372" pin=9"/></net>

<net id="414"><net_src comp="331" pin="4"/><net_sink comp="372" pin=11"/></net>

<net id="419"><net_src comp="286" pin="4"/><net_sink comp="415" pin=0"/></net>

<net id="420"><net_src comp="38" pin="0"/><net_sink comp="415" pin=1"/></net>

<net id="425"><net_src comp="286" pin="4"/><net_sink comp="421" pin=0"/></net>

<net id="426"><net_src comp="44" pin="0"/><net_sink comp="421" pin=1"/></net>

<net id="431"><net_src comp="298" pin="4"/><net_sink comp="427" pin=0"/></net>

<net id="432"><net_src comp="54" pin="0"/><net_sink comp="427" pin=1"/></net>

<net id="437"><net_src comp="298" pin="4"/><net_sink comp="433" pin=0"/></net>

<net id="438"><net_src comp="56" pin="0"/><net_sink comp="433" pin=1"/></net>

<net id="443"><net_src comp="44" pin="0"/><net_sink comp="439" pin=0"/></net>

<net id="444"><net_src comp="309" pin="4"/><net_sink comp="439" pin=1"/></net>

<net id="449"><net_src comp="320" pin="4"/><net_sink comp="445" pin=0"/></net>

<net id="450"><net_src comp="38" pin="0"/><net_sink comp="445" pin=1"/></net>

<net id="456"><net_src comp="445" pin="2"/><net_sink comp="451" pin=0"/></net>

<net id="457"><net_src comp="36" pin="0"/><net_sink comp="451" pin=1"/></net>

<net id="458"><net_src comp="320" pin="4"/><net_sink comp="451" pin=2"/></net>

<net id="464"><net_src comp="445" pin="2"/><net_sink comp="459" pin=0"/></net>

<net id="465"><net_src comp="439" pin="2"/><net_sink comp="459" pin=1"/></net>

<net id="466"><net_src comp="309" pin="4"/><net_sink comp="459" pin=2"/></net>

<net id="470"><net_src comp="459" pin="3"/><net_sink comp="467" pin=0"/></net>

<net id="476"><net_src comp="58" pin="0"/><net_sink comp="471" pin=0"/></net>

<net id="477"><net_src comp="451" pin="3"/><net_sink comp="471" pin=1"/></net>

<net id="478"><net_src comp="60" pin="0"/><net_sink comp="471" pin=2"/></net>

<net id="482"><net_src comp="471" pin="3"/><net_sink comp="479" pin=0"/></net>

<net id="487"><net_src comp="479" pin="1"/><net_sink comp="483" pin=0"/></net>

<net id="488"><net_src comp="467" pin="1"/><net_sink comp="483" pin=1"/></net>

<net id="492"><net_src comp="483" pin="2"/><net_sink comp="489" pin=0"/></net>

<net id="493"><net_src comp="489" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="497"><net_src comp="451" pin="3"/><net_sink comp="494" pin=0"/></net>

<net id="502"><net_src comp="451" pin="3"/><net_sink comp="498" pin=0"/></net>

<net id="503"><net_src comp="44" pin="0"/><net_sink comp="498" pin=1"/></net>

<net id="507"><net_src comp="504" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="508"><net_src comp="504" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="509"><net_src comp="504" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="510"><net_src comp="504" pin="1"/><net_sink comp="191" pin=2"/></net>

<net id="511"><net_src comp="504" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="512"><net_src comp="504" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="513"><net_src comp="504" pin="1"/><net_sink comp="230" pin=2"/></net>

<net id="514"><net_src comp="504" pin="1"/><net_sink comp="243" pin=2"/></net>

<net id="519"><net_src comp="331" pin="4"/><net_sink comp="515" pin=0"/></net>

<net id="520"><net_src comp="38" pin="0"/><net_sink comp="515" pin=1"/></net>

<net id="525"><net_src comp="331" pin="4"/><net_sink comp="521" pin=0"/></net>

<net id="526"><net_src comp="44" pin="0"/><net_sink comp="521" pin=1"/></net>

<net id="531"><net_src comp="343" pin="4"/><net_sink comp="527" pin=0"/></net>

<net id="532"><net_src comp="54" pin="0"/><net_sink comp="527" pin=1"/></net>

<net id="537"><net_src comp="343" pin="4"/><net_sink comp="533" pin=0"/></net>

<net id="538"><net_src comp="56" pin="0"/><net_sink comp="533" pin=1"/></net>

<net id="543"><net_src comp="354" pin="4"/><net_sink comp="539" pin=0"/></net>

<net id="544"><net_src comp="44" pin="0"/><net_sink comp="539" pin=1"/></net>

<net id="549"><net_src comp="365" pin="4"/><net_sink comp="545" pin=0"/></net>

<net id="550"><net_src comp="38" pin="0"/><net_sink comp="545" pin=1"/></net>

<net id="556"><net_src comp="545" pin="2"/><net_sink comp="551" pin=0"/></net>

<net id="557"><net_src comp="36" pin="0"/><net_sink comp="551" pin=1"/></net>

<net id="558"><net_src comp="365" pin="4"/><net_sink comp="551" pin=2"/></net>

<net id="564"><net_src comp="545" pin="2"/><net_sink comp="559" pin=0"/></net>

<net id="565"><net_src comp="539" pin="2"/><net_sink comp="559" pin=1"/></net>

<net id="566"><net_src comp="354" pin="4"/><net_sink comp="559" pin=2"/></net>

<net id="570"><net_src comp="559" pin="3"/><net_sink comp="567" pin=0"/></net>

<net id="576"><net_src comp="58" pin="0"/><net_sink comp="571" pin=0"/></net>

<net id="577"><net_src comp="551" pin="3"/><net_sink comp="571" pin=1"/></net>

<net id="578"><net_src comp="60" pin="0"/><net_sink comp="571" pin=2"/></net>

<net id="582"><net_src comp="571" pin="3"/><net_sink comp="579" pin=0"/></net>

<net id="587"><net_src comp="567" pin="1"/><net_sink comp="583" pin=0"/></net>

<net id="588"><net_src comp="579" pin="1"/><net_sink comp="583" pin=1"/></net>

<net id="592"><net_src comp="583" pin="2"/><net_sink comp="589" pin=0"/></net>

<net id="593"><net_src comp="589" pin="1"/><net_sink comp="256" pin=2"/></net>

<net id="598"><net_src comp="551" pin="3"/><net_sink comp="594" pin=0"/></net>

<net id="599"><net_src comp="44" pin="0"/><net_sink comp="594" pin=1"/></net>

<net id="605"><net_src comp="58" pin="0"/><net_sink comp="600" pin=0"/></net>

<net id="606"><net_src comp="60" pin="0"/><net_sink comp="600" pin=2"/></net>

<net id="610"><net_src comp="600" pin="3"/><net_sink comp="607" pin=0"/></net>

<net id="618"><net_src comp="611" pin="1"/><net_sink comp="614" pin=0"/></net>

<net id="619"><net_src comp="607" pin="1"/><net_sink comp="614" pin=1"/></net>

<net id="623"><net_src comp="614" pin="2"/><net_sink comp="620" pin=0"/></net>

<net id="624"><net_src comp="620" pin="1"/><net_sink comp="268" pin=2"/></net>

<net id="628"><net_src comp="415" pin="2"/><net_sink comp="625" pin=0"/></net>

<net id="632"><net_src comp="421" pin="2"/><net_sink comp="629" pin=0"/></net>

<net id="633"><net_src comp="629" pin="1"/><net_sink comp="286" pin=2"/></net>

<net id="637"><net_src comp="427" pin="2"/><net_sink comp="634" pin=0"/></net>

<net id="641"><net_src comp="433" pin="2"/><net_sink comp="638" pin=0"/></net>

<net id="642"><net_src comp="638" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="646"><net_src comp="459" pin="3"/><net_sink comp="643" pin=0"/></net>

<net id="647"><net_src comp="643" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="648"><net_src comp="643" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="652"><net_src comp="140" pin="3"/><net_sink comp="649" pin=0"/></net>

<net id="653"><net_src comp="649" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="657"><net_src comp="494" pin="1"/><net_sink comp="654" pin=0"/></net>

<net id="661"><net_src comp="498" pin="2"/><net_sink comp="658" pin=0"/></net>

<net id="662"><net_src comp="658" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="666"><net_src comp="515" pin="2"/><net_sink comp="663" pin=0"/></net>

<net id="670"><net_src comp="521" pin="2"/><net_sink comp="667" pin=0"/></net>

<net id="671"><net_src comp="667" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="675"><net_src comp="527" pin="2"/><net_sink comp="672" pin=0"/></net>

<net id="679"><net_src comp="533" pin="2"/><net_sink comp="676" pin=0"/></net>

<net id="680"><net_src comp="676" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="684"><net_src comp="551" pin="3"/><net_sink comp="681" pin=0"/></net>

<net id="685"><net_src comp="681" pin="1"/><net_sink comp="611" pin=0"/></net>

<net id="689"><net_src comp="559" pin="3"/><net_sink comp="686" pin=0"/></net>

<net id="690"><net_src comp="686" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="691"><net_src comp="686" pin="1"/><net_sink comp="600" pin=1"/></net>

<net id="695"><net_src comp="256" pin="3"/><net_sink comp="692" pin=0"/></net>

<net id="696"><net_src comp="692" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="700"><net_src comp="594" pin="2"/><net_sink comp="697" pin=0"/></net>

<net id="701"><net_src comp="697" pin="1"/><net_sink comp="365" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_block | {10 }
	Port: dct_coeff_table_0 | {}
	Port: dct_coeff_table_1 | {}
	Port: dct_coeff_table_2 | {}
	Port: dct_coeff_table_3 | {}
	Port: dct_coeff_table_4 | {}
	Port: dct_coeff_table_5 | {}
	Port: dct_coeff_table_6 | {}
	Port: dct_coeff_table_7 | {}
 - Input state : 
	Port: dct_2d : in_block_0 | {2 3 }
	Port: dct_2d : in_block_1 | {2 3 }
	Port: dct_2d : in_block_2 | {2 3 }
	Port: dct_2d : in_block_3 | {2 3 }
	Port: dct_2d : in_block_4 | {2 3 }
	Port: dct_2d : in_block_5 | {2 3 }
	Port: dct_2d : in_block_6 | {2 3 }
	Port: dct_2d : in_block_7 | {2 3 }
	Port: dct_2d : dct_coeff_table_0 | {2 3 7 8 }
	Port: dct_2d : dct_coeff_table_1 | {2 3 7 8 }
	Port: dct_2d : dct_coeff_table_2 | {2 3 7 8 }
	Port: dct_2d : dct_coeff_table_3 | {2 3 7 8 }
	Port: dct_2d : dct_coeff_table_4 | {2 3 7 8 }
	Port: dct_2d : dct_coeff_table_5 | {2 3 7 8 }
	Port: dct_2d : dct_coeff_table_6 | {2 3 7 8 }
	Port: dct_2d : dct_coeff_table_7 | {2 3 7 8 }
  - Chain level:
	State 1
	State 2
		icmp_ln76 : 1
		i : 1
		br_ln76 : 2
		call_ln77 : 1
	State 3
	State 4
		icmp_ln81 : 1
		add_ln81 : 1
		br_ln81 : 2
		j : 1
		icmp_ln83 : 1
		select_ln84 : 2
		select_ln84_1 : 2
		zext_ln84_1 : 3
		tmp : 3
		zext_ln84_2 : 4
		add_ln84 : 5
		zext_ln84_3 : 6
		row_outbuf_addr : 7
		row_outbuf_load : 8
		trunc_ln84 : 3
		switch_ln84 : 4
		i_5 : 3
	State 5
		col_inbuf_6_addr : 1
		store_ln84 : 2
		col_inbuf_5_addr : 1
		store_ln84 : 2
		col_inbuf_4_addr : 1
		store_ln84 : 2
		col_inbuf_3_addr : 1
		store_ln84 : 2
		col_inbuf_2_addr : 1
		store_ln84 : 2
		col_inbuf_1_addr : 1
		store_ln84 : 2
		col_inbuf_0_addr : 1
		store_ln84 : 2
		col_inbuf_7_addr : 1
		store_ln84 : 2
		empty_6 : 1
	State 6
	State 7
		icmp_ln87 : 1
		i_4 : 1
		br_ln87 : 2
		call_ln88 : 1
	State 8
	State 9
		icmp_ln92 : 1
		add_ln92 : 1
		br_ln92 : 2
		j_2 : 1
		icmp_ln94 : 1
		select_ln95 : 2
		select_ln95_1 : 2
		zext_ln95 : 3
		tmp_2 : 3
		zext_ln95_4 : 4
		add_ln95_1 : 5
		zext_ln95_5 : 6
		col_outbuf_addr : 7
		col_outbuf_load : 8
		i_6 : 3
	State 10
		zext_ln95_1 : 1
		add_ln95 : 2
		zext_ln95_3 : 3
		out_block_addr : 4
		store_ln95 : 5
		empty_10 : 1
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|---------|
| Operation|    Functional Unit   |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|---------|
|   call   |   grp_dct_1d_fu_372  |    8    |  8.832  |   248   |   238   |
|----------|----------------------|---------|---------|---------|---------|
|          |       i_fu_421       |    0    |    0    |    0    |    12   |
|          |    add_ln81_fu_433   |    0    |    0    |    0    |    15   |
|          |       j_fu_439       |    0    |    0    |    0    |    12   |
|          |    add_ln84_fu_483   |    0    |    0    |    0    |    15   |
|          |      i_5_fu_498      |    0    |    0    |    0    |    12   |
|    add   |      i_4_fu_521      |    0    |    0    |    0    |    12   |
|          |    add_ln92_fu_533   |    0    |    0    |    0    |    15   |
|          |      j_2_fu_539      |    0    |    0    |    0    |    12   |
|          |   add_ln95_1_fu_583  |    0    |    0    |    0    |    15   |
|          |      i_6_fu_594      |    0    |    0    |    0    |    12   |
|          |    add_ln95_fu_614   |    0    |    0    |    0    |    15   |
|----------|----------------------|---------|---------|---------|---------|
|          |   icmp_ln76_fu_415   |    0    |    0    |    0    |    9    |
|          |   icmp_ln81_fu_427   |    0    |    0    |    0    |    11   |
|   icmp   |   icmp_ln83_fu_445   |    0    |    0    |    0    |    9    |
|          |   icmp_ln87_fu_515   |    0    |    0    |    0    |    9    |
|          |   icmp_ln92_fu_527   |    0    |    0    |    0    |    11   |
|          |   icmp_ln94_fu_545   |    0    |    0    |    0    |    9    |
|----------|----------------------|---------|---------|---------|---------|
|          |  select_ln84_fu_451  |    0    |    0    |    0    |    4    |
|  select  | select_ln84_1_fu_459 |    0    |    0    |    0    |    4    |
|          |  select_ln95_fu_551  |    0    |    0    |    0    |    4    |
|          | select_ln95_1_fu_559 |    0    |    0    |    0    |    4    |
|----------|----------------------|---------|---------|---------|---------|
|          |  zext_ln84_1_fu_467  |    0    |    0    |    0    |    0    |
|          |  zext_ln84_2_fu_479  |    0    |    0    |    0    |    0    |
|          |  zext_ln84_3_fu_489  |    0    |    0    |    0    |    0    |
|          |   zext_ln84_fu_504   |    0    |    0    |    0    |    0    |
|   zext   |   zext_ln95_fu_567   |    0    |    0    |    0    |    0    |
|          |  zext_ln95_4_fu_579  |    0    |    0    |    0    |    0    |
|          |  zext_ln95_5_fu_589  |    0    |    0    |    0    |    0    |
|          |  zext_ln95_1_fu_607  |    0    |    0    |    0    |    0    |
|          |  zext_ln95_2_fu_611  |    0    |    0    |    0    |    0    |
|          |  zext_ln95_3_fu_620  |    0    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|---------|
|          |      tmp_fu_471      |    0    |    0    |    0    |    0    |
|bitconcatenate|     tmp_2_fu_571     |    0    |    0    |    0    |    0    |
|          |     tmp_1_fu_600     |    0    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|---------|
|   trunc  |   trunc_ln84_fu_494  |    0    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|---------|
|   Total  |                      |    8    |  8.832  |   248   |   459   |
|----------|----------------------|---------|---------|---------|---------|

Memories:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+
|col_inbuf_0|    0   |   32   |    2   |    0   |
|col_inbuf_1|    0   |   32   |    2   |    0   |
|col_inbuf_2|    0   |   32   |    2   |    0   |
|col_inbuf_3|    0   |   32   |    2   |    0   |
|col_inbuf_4|    0   |   32   |    2   |    0   |
|col_inbuf_5|    0   |   32   |    2   |    0   |
|col_inbuf_6|    0   |   32   |    2   |    0   |
|col_inbuf_7|    0   |   32   |    2   |    0   |
| col_outbuf|    1   |    0   |    0   |    0   |
| row_outbuf|    1   |    0   |    0   |    0   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |   256  |   16   |    0   |
+-----------+--------+--------+--------+--------+

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|    add_ln81_reg_638    |    7   |
|    add_ln92_reg_676    |    7   |
| col_outbuf_addr_reg_692|    6   |
|       i_0_reg_282      |    4   |
|       i_1_reg_316      |    4   |
|       i_2_reg_327      |    4   |
|       i_3_reg_361      |    4   |
|       i_4_reg_667      |    4   |
|       i_5_reg_658      |    4   |
|       i_6_reg_697      |    4   |
|        i_reg_629       |    4   |
|    icmp_ln76_reg_625   |    1   |
|    icmp_ln81_reg_634   |    1   |
|    icmp_ln87_reg_663   |    1   |
|    icmp_ln92_reg_672   |    1   |
|indvar_flatten19_reg_339|    7   |
| indvar_flatten_reg_294 |    7   |
|       j_0_reg_305      |    4   |
|       j_1_reg_350      |    4   |
| row_outbuf_addr_reg_649|    6   |
|  select_ln84_1_reg_643 |    4   |
|  select_ln95_1_reg_686 |    4   |
|   select_ln95_reg_681  |    4   |
|   trunc_ln84_reg_654   |    3   |
+------------------------+--------+
|          Total         |   99   |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_146 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_262 |  p0  |   2  |   6  |   12   ||    9    |
|    i_0_reg_282    |  p0  |   2  |   4  |    8   ||    9    |
|    i_2_reg_327    |  p0  |   2  |   4  |    8   ||    9    |
| grp_dct_1d_fu_372 |  p9  |   2  |   4  |    8   ||    9    |
| grp_dct_1d_fu_372 |  p11 |   2  |   4  |    8   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   56   ||  4.416  ||    54   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    8   |    8   |   248  |   459  |    -   |
|   Memory  |    2   |    -   |    -   |   256  |   16   |    0   |
|Multiplexer|    -   |    -   |    4   |    -   |   54   |    -   |
|  Register |    -   |    -   |    -   |   99   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    2   |    8   |   13   |   603  |   529  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
