m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/modelsim17
valu
Z0 DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
Z1 !s110 1679255323
!i10b 1
!s100 H2C<0^L3k6UHFfC7kOVn?3
IAcHV8kaGbOoBPm;X2Y@ok0
Z2 VDg1SIo80bB@j0V0VzS_@n1
!s105 alu_sv_unit
S1
Z3 dC:/Users/Hurl3/Desktop/CSE141LTermProject/SystemVerilog/ModelSim
w1678937208
8C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/alu.sv
FC:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/alu.sv
L0 3
Z4 OV;L;10.5b;63
r1
!s85 0
31
Z5 !s108 1679255323.000000
!s107 C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/alu.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/alu.sv|
!i113 1
Z6 o-work work -sv
Z7 tCvgOpt 0
vControl
R0
R1
!i10b 1
!s100 kQ[S:CNSOCEz<>:2^h8Ud0
IW501OnQTBR6_4=VFeaO;i3
R2
!s105 Control_sv_unit
S1
R3
Z8 w1677735767
8C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/Control.sv
FC:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/Control.sv
L0 2
R4
r1
!s85 0
31
R5
!s107 C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/Control.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/Control.sv|
!i113 1
R6
R7
n@control
vdat_mem
R0
R1
!i10b 1
!s100 PS;UBUiGHS>m`1Fh3]lY[2
IB>2PRbmYH1;:]o?B<SZcE0
R2
!s105 dat_mem_sv_unit
S1
R3
R8
8C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/dat_mem.sv
FC:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/dat_mem.sv
L0 2
R4
r1
!s85 0
31
R5
!s107 C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/dat_mem.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/dat_mem.sv|
!i113 1
R6
R7
vdecoderModule
R0
R1
!i10b 1
!s100 AhEKM9B>YnH_dV9^Nj=A91
I2bBzb1Wbc6TF4I;bL4_ce3
R2
!s105 decoder_sv_unit
S1
R3
Z9 w1676758277
8C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/decoder.sv
FC:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/decoder.sv
L0 1
R4
r1
!s85 0
31
R5
!s107 C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/decoder.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/decoder.sv|
!i113 1
R6
R7
ndecoder@module
vhalf_byte_parser
R0
R1
!i10b 1
!s100 Sz<HG=mIYflc9_oZT00CU0
I^?Vd?f=oDR0K70CSA0@TY3
R2
!s105 half_byte_parser_sv_unit
S1
R3
R9
8C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/half_byte_parser.sv
FC:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/half_byte_parser.sv
L0 1
R4
r1
!s85 0
31
R5
!s107 C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/half_byte_parser.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/half_byte_parser.sv|
!i113 1
R6
R7
vimmediate_ctrl
R0
R1
!i10b 1
!s100 GSQ3oMFbU>L8?3<6hJ4^03
I8A?G:fVgOXQmG8Ga];^GG2
R2
!s105 immediate_Controller_sv_unit
S1
R3
R9
8C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/immediate_Controller.sv
FC:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/immediate_Controller.sv
L0 1
R4
r1
!s85 0
31
R5
!s107 C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/immediate_Controller.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/immediate_Controller.sv|
!i113 1
R6
R7
vinstr_ROM
R0
R1
!i10b 1
!s100 61RZ::aoiF`]1FUSeVz@e2
I[H03mUARdDBBdV7<XXECL3
R2
!s105 instr_ROM_sv_unit
S1
R3
w1677817241
8C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/instr_ROM.sv
FC:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/instr_ROM.sv
L0 4
R4
r1
!s85 0
31
R5
!s107 C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/instr_ROM.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/instr_ROM.sv|
!i113 1
R6
R7
ninstr_@r@o@m
vmilestone2_quicktest_tb
R0
R1
!i10b 1
!s100 iDY56VOE[UG41m`BDI<=e2
I0N`kocD]A9=_]X?K@D=VK0
R2
!s105 milestone2_quicktest_tb_sv_unit
S1
R3
w1676874777
8C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/milestone2_quicktest_tb.sv
FC:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/milestone2_quicktest_tb.sv
L0 1
R4
r1
!s85 0
31
R5
!s107 C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/milestone2_quicktest_tb.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/milestone2_quicktest_tb.sv|
!i113 1
R6
R7
vmux_2x1
R0
R1
!i10b 1
!s100 QPeM4;zFa71PQL2[jM?C;2
I4FG4gGZ`ZlWgC8_UG;zAV0
R2
!s105 MUX2x1_sv_unit
S1
R3
R9
8C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/MUX2x1.sv
FC:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/MUX2x1.sv
L0 1
R4
r1
!s85 0
31
R5
!s107 C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/MUX2x1.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/MUX2x1.sv|
!i113 1
R6
R7
vPC
R0
R1
!i10b 1
!s100 dMEQGVS;[l>K=2]G5ZRcM2
IM1zoa_PQBcG?Rk?lbYQ450
R2
!s105 PC_sv_unit
S1
R3
R9
8C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/PC.sv
FC:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/PC.sv
L0 4
R4
r1
!s85 0
31
R5
!s107 C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/PC.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/PC.sv|
!i113 1
R6
R7
n@p@c
vPC_Controller
R0
R1
!i10b 1
!s100 PUdXJO]0<d7YgTiX^7mdl3
I433J3zJmgb2XG2PGaa71E1
R2
!s105 PC_Controller_sv_unit
S1
R3
w1678943297
8C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/PC_Controller.sv
FC:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/PC_Controller.sv
L0 1
R4
r1
!s85 0
31
R5
!s107 C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/PC_Controller.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/PC_Controller.sv|
!i113 1
R6
R7
n@p@c_@controller
vprog2_tb
R0
!s110 1677834063
!i10b 1
!s100 [AK7Aiia^6BJcd]D2<CFb0
IR<2HW79^_c0NN>N2H^iP^2
R2
!s105 prog2_tb_sv_unit
S1
R3
w1677834055
8C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/testbench/Milestone3/prog2_tb.sv
FC:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/testbench/Milestone3/prog2_tb.sv
L0 10
R4
r1
!s85 0
31
!s108 1677834063.000000
!s107 C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/testbench/Milestone3/prog2_tb.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/testbench/Milestone3/prog2_tb.sv|
!i113 1
R6
R7
vprog3_tb
R0
Z10 !s110 1679255324
!i10b 1
!s100 k6Lke9F7JmdfB15QUfUeo2
I3>bIFz714WYfT_h_0Y3T:0
R2
!s105 prog3_tb_sv_unit
S1
R3
w1679255316
8C:\Users\Hurl3\Desktop\CSE141LTermProject\Verilog\testbench\Milestone3\prog3_tb.sv
FC:\Users\Hurl3\Desktop\CSE141LTermProject\Verilog\testbench\Milestone3\prog3_tb.sv
L0 3
R4
r1
!s85 0
31
Z11 !s108 1679255324.000000
!s107 C:\Users\Hurl3\Desktop\CSE141LTermProject\Verilog\testbench\Milestone3\prog3_tb.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:\Users\Hurl3\Desktop\CSE141LTermProject\Verilog\testbench\Milestone3\prog3_tb.sv|
!i113 1
R6
R7
vreg_file
R0
R10
!i10b 1
!s100 <m>Jz7X0Qz`O[2>DZ0lfG2
IgVb7E]Ch:Ga8BZ<35b@`:0
R2
!s105 reg_file_sv_unit
S1
R3
R8
8C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/reg_file.sv
FC:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/reg_file.sv
L0 3
R4
r1
!s85 0
31
R11
!s107 C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/reg_file.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/reg_file.sv|
!i113 1
R6
R7
vRegister_Mapper
R0
R10
!i10b 1
!s100 ]BNzm?nj3P5kb>Fn6kNWd0
Ie<fLNg=_?A?aV>EZAEMia3
R2
!s105 register_mapper_sv_unit
S1
R3
R8
8C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/register_mapper.sv
FC:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/register_mapper.sv
L0 1
R4
r1
!s85 0
31
R11
!s107 C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/register_mapper.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/register_mapper.sv|
!i113 1
R6
R7
n@register_@mapper
vtop_level
R0
R10
!i10b 1
!s100 5n8GVR[;S_?26baCN7jEf1
IC7O5nOY9<]_z]f^NMZ>0C2
R2
!s105 top_level_sv_unit
S1
R3
R8
8C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/top_level.sv
FC:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/top_level.sv
L0 2
R4
r1
!s85 0
31
R11
!s107 C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/top_level.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/top_level.sv|
!i113 1
R6
R7
