# Asynchronous_FIFO
Synthesizable Verilog files for Asynchronous FIFO used for Clock Domain Crossing. This project uses gray code counter and dual flop synchronizer to avoid metastability.
