#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001c25af26970 .scope module, "divBy3or4" "divBy3or4" 2 5;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "mod";
    .port_info 2 /OUTPUT 1 "clk_out";
v000001c25af76530_0 .net "Qb", 0 0, v000001c25aef3090_0;  1 drivers
v000001c25af75a90_0 .net "and_out", 0 0, L_000001c25aeddcf0;  1 drivers
o000001c25af290f8 .functor BUFZ 1, C4<z>; HiZ drive
v000001c25af76710_0 .net "clk_in", 0 0, o000001c25af290f8;  0 drivers
o000001c25af29128 .functor BUFZ 1, C4<z>; HiZ drive
v000001c25af76350_0 .net "clk_out", 0 0, o000001c25af29128;  0 drivers
v000001c25af767b0_0 .net "dff1_out", 0 0, v000001c25aef2d20_0;  1 drivers
v000001c25af762b0_0 .net "dff1_outb", 0 0, v000001c25af25e80_0;  1 drivers
v000001c25af75f90_0 .net "dff2_out", 0 0, v000001c25af23d20_0;  1 drivers
o000001c25af29368 .functor BUFZ 1, C4<z>; HiZ drive
v000001c25af75d10_0 .net "mod", 0 0, o000001c25af29368;  0 drivers
v000001c25af758b0_0 .net "or_out", 0 0, L_000001c25af25f20;  1 drivers
S_000001c25af26b00 .scope module, "and1" "andGate" 2 17, 3 1 0, S_000001c25af26970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_000001c25aeddcf0 .functor AND 1, L_000001c25af25f20, v000001c25aef2d20_0, C4<1>, C4<1>;
v000001c25af26c90_0 .net "a", 0 0, L_000001c25af25f20;  alias, 1 drivers
v000001c25af26d30_0 .net "b", 0 0, v000001c25aef2d20_0;  alias, 1 drivers
v000001c25af25b10_0 .net "out", 0 0, L_000001c25aeddcf0;  alias, 1 drivers
S_000001c25af25bb0 .scope module, "dff1" "dFlipFlop" 2 15, 4 1 0, S_000001c25af26970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "in";
    .port_info 2 /OUTPUT 1 "out";
    .port_info 3 /OUTPUT 1 "not_out";
v000001c25af25d40_0 .net "clk", 0 0, o000001c25af290f8;  alias, 0 drivers
v000001c25af25de0_0 .net "in", 0 0, o000001c25af29128;  alias, 0 drivers
v000001c25af25e80_0 .var "not_out", 0 0;
v000001c25aef2d20_0 .var "out", 0 0;
E_000001c25aed9da0 .event posedge, v000001c25af25d40_0;
S_000001c25aef2dc0 .scope module, "dff2" "dFlipFlop" 2 18, 4 1 0, S_000001c25af26970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "in";
    .port_info 2 /OUTPUT 1 "out";
    .port_info 3 /OUTPUT 1 "not_out";
v000001c25aef2f50_0 .net "clk", 0 0, o000001c25af290f8;  alias, 0 drivers
v000001c25aef2ff0_0 .net "in", 0 0, L_000001c25aeddcf0;  alias, 1 drivers
v000001c25aef3090_0 .var "not_out", 0 0;
v000001c25af23d20_0 .var "out", 0 0;
S_000001c25af23dc0 .scope module, "or1" "orGate" 2 16, 5 1 0, S_000001c25af26970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_000001c25af25f20 .functor OR 1, o000001c25af29128, o000001c25af29368, C4<0>, C4<0>;
v000001c25af23f50_0 .net "a", 0 0, o000001c25af29128;  alias, 0 drivers
v000001c25af23ff0_0 .net "b", 0 0, o000001c25af29368;  alias, 0 drivers
v000001c25af24090_0 .net "out", 0 0, L_000001c25af25f20;  alias, 1 drivers
    .scope S_000001c25af25bb0;
T_0 ;
    %wait E_000001c25aed9da0;
    %load/vec4 v000001c25af25de0_0;
    %assign/vec4 v000001c25aef2d20_0, 0;
    %load/vec4 v000001c25af25de0_0;
    %inv;
    %assign/vec4 v000001c25af25e80_0, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_000001c25aef2dc0;
T_1 ;
    %wait E_000001c25aed9da0;
    %load/vec4 v000001c25aef2ff0_0;
    %assign/vec4 v000001c25af23d20_0, 0;
    %load/vec4 v000001c25aef2ff0_0;
    %inv;
    %assign/vec4 v000001c25aef3090_0, 0;
    %jmp T_1;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "div3or4.v";
    "./and_gate.v";
    "./posDFF.v";
    "./or_gate.v";
