[%General]
%3Csource%3E=D:/code/sim/gmii_to_rgmii_0_support.vhd
%3Cfilename%3E=D:/code/sim/gmii_to_rgmii_0_support.v
%3Cclass%3E=100
%3Cbasename%3E=gmii_to_rgmii_0_support
%3Csubpkgs%3E=@Invalid()

[Data]
%3CgenericOrder%3E=@Invalid()
%3CportOrder%3E=tx_reset, rx_reset, clkin, speed_mode, gmii_tx_clk, gmii_tx_en, gmii_txd, gmii_tx_er, gmii_crs, gmii_col, gmii_rx_clk, gmii_rx_dv, gmii_rxd, gmii_rx_er, mdio_gem_mdc, mdio_gem_i, mdio_gem_o, mdio_gem_t, link_status, clock_speed, duplex_status, rgmii_txd, rgmii_tx_ctl, rgmii_txc, rgmii_rxd, rgmii_rx_ctl, rgmii_rxc, mdio_phy_mdc, mdio_phy_i, mdio_phy_o, mdio_phy_t
async_reset\category=117
async_reset\port=0
async_reset\alias=async_reset
async_reset\type\Subtype\mark1=ieee::std_logic
async_reset\type\Subtype\mark2=ieee::std_logic
clkin\category=117
clkin\port=1
clkin\alias=clkin
clkin\type\Subtype\mark1=ieee::std_logic
clkin\type\Subtype\mark2=ieee::std_logic
clock_speed\category=117
clock_speed\port=2
clock_speed\alias=clock_speed
clock_speed\type\Subtype\mark1=ieee::std_logic_vector
clock_speed\type\Subtype\mark2=ieee::std_logic_vector
clock_speed\type\Subtype\constraint\0\Range\dir=false
clock_speed\type\Subtype\constraint\0\Range\left\Constant\value=1
clock_speed\type\Subtype\constraint\0\Range\left\Constant\units=
clock_speed\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
clock_speed\type\Subtype\constraint\0\Range\right\Constant\value=0
clock_speed\type\Subtype\constraint\0\Range\right\Constant\units=
clock_speed\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
duplex_status\category=117
duplex_status\port=2
duplex_status\alias=duplex_status
duplex_status\type\Subtype\mark1=ieee::std_logic
duplex_status\type\Subtype\mark2=ieee::std_logic
gmii_clk_125m_i\category=117
gmii_clk_125m_i\port=0
gmii_clk_125m_i\alias=gmii_clk_125m_i
gmii_clk_125m_i\type\Subtype\mark1=ieee::std_logic
gmii_clk_125m_i\type\Subtype\mark2=ieee::std_logic
gmii_clk_25m_i\category=117
gmii_clk_25m_i\port=0
gmii_clk_25m_i\alias=gmii_clk_25m_i
gmii_clk_25m_i\type\Subtype\mark1=ieee::std_logic
gmii_clk_25m_i\type\Subtype\mark2=ieee::std_logic
gmii_clk_2_5m_i\category=117
gmii_clk_2_5m_i\port=0
gmii_clk_2_5m_i\alias=gmii_clk_2_5m_i
gmii_clk_2_5m_i\type\Subtype\mark1=ieee::std_logic
gmii_clk_2_5m_i\type\Subtype\mark2=ieee::std_logic
gmii_col\category=117
gmii_col\port=2
gmii_col\alias=gmii_col
gmii_col\type\Subtype\mark1=ieee::std_logic
gmii_col\type\Subtype\mark2=ieee::std_logic
gmii_crs\category=117
gmii_crs\port=2
gmii_crs\alias=gmii_crs
gmii_crs\type\Subtype\mark1=ieee::std_logic
gmii_crs\type\Subtype\mark2=ieee::std_logic
gmii_rx_clk\category=117
gmii_rx_clk\port=2
gmii_rx_clk\alias=gmii_rx_clk
gmii_rx_clk\type\Subtype\mark1=ieee::std_logic
gmii_rx_clk\type\Subtype\mark2=ieee::std_logic
gmii_rx_dv\category=117
gmii_rx_dv\port=2
gmii_rx_dv\alias=gmii_rx_dv
gmii_rx_dv\type\Subtype\mark1=ieee::std_logic
gmii_rx_dv\type\Subtype\mark2=ieee::std_logic
gmii_rx_er\category=117
gmii_rx_er\port=2
gmii_rx_er\alias=gmii_rx_er
gmii_rx_er\type\Subtype\mark1=ieee::std_logic
gmii_rx_er\type\Subtype\mark2=ieee::std_logic
gmii_rxd\category=117
gmii_rxd\port=2
gmii_rxd\alias=gmii_rxd
gmii_rxd\type\Subtype\mark1=ieee::std_logic_vector
gmii_rxd\type\Subtype\mark2=ieee::std_logic_vector
gmii_rxd\type\Subtype\constraint\0\Range\dir=false
gmii_rxd\type\Subtype\constraint\0\Range\left\Constant\value=7
gmii_rxd\type\Subtype\constraint\0\Range\left\Constant\units=
gmii_rxd\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
gmii_rxd\type\Subtype\constraint\0\Range\right\Constant\value=0
gmii_rxd\type\Subtype\constraint\0\Range\right\Constant\units=
gmii_rxd\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
gmii_to_rgmii_0\category=105
gmii_to_rgmii_0\port=0
gmii_to_rgmii_0\alias=gmii_to_rgmii_0
gmii_to_rgmii_0_clocking\category=105
gmii_to_rgmii_0_clocking\port=0
gmii_to_rgmii_0_clocking\alias=gmii_to_rgmii_0_clocking
gmii_to_rgmii_0_resets\category=105
gmii_to_rgmii_0_resets\port=0
gmii_to_rgmii_0_resets\alias=gmii_to_rgmii_0_resets
gmii_to_rgmii_0_support\category=100
gmii_to_rgmii_0_support\port=0
gmii_to_rgmii_0_support\alias=gmii_to_rgmii_0_support
gmii_tx_clk\category=117
gmii_tx_clk\port=2
gmii_tx_clk\alias=gmii_tx_clk
gmii_tx_clk\type\Subtype\mark1=ieee::std_logic
gmii_tx_clk\type\Subtype\mark2=ieee::std_logic
gmii_tx_en\category=117
gmii_tx_en\port=1
gmii_tx_en\alias=gmii_tx_en
gmii_tx_en\type\Subtype\mark1=ieee::std_logic
gmii_tx_en\type\Subtype\mark2=ieee::std_logic
gmii_tx_er\category=117
gmii_tx_er\port=1
gmii_tx_er\alias=gmii_tx_er
gmii_tx_er\type\Subtype\mark1=ieee::std_logic
gmii_tx_er\type\Subtype\mark2=ieee::std_logic
gmii_txd\category=117
gmii_txd\port=1
gmii_txd\alias=gmii_txd
gmii_txd\type\Subtype\mark1=ieee::std_logic_vector
gmii_txd\type\Subtype\mark2=ieee::std_logic_vector
gmii_txd\type\Subtype\constraint\0\Range\dir=false
gmii_txd\type\Subtype\constraint\0\Range\left\Constant\value=7
gmii_txd\type\Subtype\constraint\0\Range\left\Constant\units=
gmii_txd\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
gmii_txd\type\Subtype\constraint\0\Range\right\Constant\value=0
gmii_txd\type\Subtype\constraint\0\Range\right\Constant\units=
gmii_txd\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
i_gmii_to_rgmii\category=105
i_gmii_to_rgmii\port=0
i_gmii_to_rgmii\alias=i_gmii_to_rgmii
i_gmii_to_rgmii_0_clocking\category=105
i_gmii_to_rgmii_0_clocking\port=0
i_gmii_to_rgmii_0_clocking\alias=i_gmii_to_rgmii_0_clocking
i_gmii_to_rgmii_0_idelayctrl\category=105
i_gmii_to_rgmii_0_idelayctrl\port=0
i_gmii_to_rgmii_0_idelayctrl\alias=i_gmii_to_rgmii_0_idelayctrl
i_gmii_to_rgmii_0_resets\category=105
i_gmii_to_rgmii_0_resets\port=0
i_gmii_to_rgmii_0_resets\alias=i_gmii_to_rgmii_0_resets
idelayctrl_reset_i\category=117
idelayctrl_reset_i\port=0
idelayctrl_reset_i\alias=idelayctrl_reset_i
idelayctrl_reset_i\type\Subtype\mark1=ieee::std_logic
idelayctrl_reset_i\type\Subtype\mark2=ieee::std_logic
link_status\category=117
link_status\port=2
link_status\alias=link_status
link_status\type\Subtype\mark1=ieee::std_logic
link_status\type\Subtype\mark2=ieee::std_logic
mdio_gem_i\category=117
mdio_gem_i\port=2
mdio_gem_i\alias=mdio_gem_i
mdio_gem_i\type\Subtype\mark1=ieee::std_logic
mdio_gem_i\type\Subtype\mark2=ieee::std_logic
mdio_gem_mdc\category=117
mdio_gem_mdc\port=1
mdio_gem_mdc\alias=mdio_gem_mdc
mdio_gem_mdc\type\Subtype\mark1=ieee::std_logic
mdio_gem_mdc\type\Subtype\mark2=ieee::std_logic
mdio_gem_o\category=117
mdio_gem_o\port=1
mdio_gem_o\alias=mdio_gem_o
mdio_gem_o\type\Subtype\mark1=ieee::std_logic
mdio_gem_o\type\Subtype\mark2=ieee::std_logic
mdio_gem_t\category=117
mdio_gem_t\port=1
mdio_gem_t\alias=mdio_gem_t
mdio_gem_t\type\Subtype\mark1=ieee::std_logic
mdio_gem_t\type\Subtype\mark2=ieee::std_logic
mdio_phy_i\category=117
mdio_phy_i\port=1
mdio_phy_i\alias=mdio_phy_i
mdio_phy_i\type\Subtype\mark1=ieee::std_logic
mdio_phy_i\type\Subtype\mark2=ieee::std_logic
mdio_phy_mdc\category=117
mdio_phy_mdc\port=2
mdio_phy_mdc\alias=mdio_phy_mdc
mdio_phy_mdc\type\Subtype\mark1=ieee::std_logic
mdio_phy_mdc\type\Subtype\mark2=ieee::std_logic
mdio_phy_o\category=117
mdio_phy_o\port=2
mdio_phy_o\alias=mdio_phy_o
mdio_phy_o\type\Subtype\mark1=ieee::std_logic
mdio_phy_o\type\Subtype\mark2=ieee::std_logic
mdio_phy_t\category=117
mdio_phy_t\port=2
mdio_phy_t\alias=mdio_phy_t
mdio_phy_t\type\Subtype\mark1=ieee::std_logic
mdio_phy_t\type\Subtype\mark2=ieee::std_logic
mmcm_locked_i\category=117
mmcm_locked_i\port=0
mmcm_locked_i\alias=mmcm_locked_i
mmcm_locked_i\type\Subtype\mark1=ieee::std_logic
mmcm_locked_i\type\Subtype\mark2=ieee::std_logic
ref_clk_i\category=117
ref_clk_i\port=0
ref_clk_i\alias=ref_clk_i
ref_clk_i\type\Subtype\mark1=ieee::std_logic
ref_clk_i\type\Subtype\mark2=ieee::std_logic
rgmii_rx_ctl\category=117
rgmii_rx_ctl\port=1
rgmii_rx_ctl\alias=rgmii_rx_ctl
rgmii_rx_ctl\type\Subtype\mark1=ieee::std_logic
rgmii_rx_ctl\type\Subtype\mark2=ieee::std_logic
rgmii_rxc\category=117
rgmii_rxc\port=1
rgmii_rxc\alias=rgmii_rxc
rgmii_rxc\type\Subtype\mark1=ieee::std_logic
rgmii_rxc\type\Subtype\mark2=ieee::std_logic
rgmii_rxd\category=117
rgmii_rxd\port=1
rgmii_rxd\alias=rgmii_rxd
rgmii_rxd\type\Subtype\mark1=ieee::std_logic_vector
rgmii_rxd\type\Subtype\mark2=ieee::std_logic_vector
rgmii_rxd\type\Subtype\constraint\0\Range\dir=false
rgmii_rxd\type\Subtype\constraint\0\Range\left\Constant\value=3
rgmii_rxd\type\Subtype\constraint\0\Range\left\Constant\units=
rgmii_rxd\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
rgmii_rxd\type\Subtype\constraint\0\Range\right\Constant\value=0
rgmii_rxd\type\Subtype\constraint\0\Range\right\Constant\units=
rgmii_rxd\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
rgmii_tx_ctl\category=117
rgmii_tx_ctl\port=2
rgmii_tx_ctl\alias=rgmii_tx_ctl
rgmii_tx_ctl\type\Subtype\mark1=ieee::std_logic
rgmii_tx_ctl\type\Subtype\mark2=ieee::std_logic
rgmii_txc\category=117
rgmii_txc\port=2
rgmii_txc\alias=rgmii_txc
rgmii_txc\type\Subtype\mark1=ieee::std_logic
rgmii_txc\type\Subtype\mark2=ieee::std_logic
rgmii_txd\category=117
rgmii_txd\port=2
rgmii_txd\alias=rgmii_txd
rgmii_txd\type\Subtype\mark1=ieee::std_logic_vector
rgmii_txd\type\Subtype\mark2=ieee::std_logic_vector
rgmii_txd\type\Subtype\constraint\0\Range\dir=false
rgmii_txd\type\Subtype\constraint\0\Range\left\Constant\value=3
rgmii_txd\type\Subtype\constraint\0\Range\left\Constant\units=
rgmii_txd\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
rgmii_txd\type\Subtype\constraint\0\Range\right\Constant\value=0
rgmii_txd\type\Subtype\constraint\0\Range\right\Constant\units=
rgmii_txd\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
rx_reset\category=117
rx_reset\port=1
rx_reset\alias=rx_reset
rx_reset\type\Subtype\mark1=ieee::std_logic
rx_reset\type\Subtype\mark2=ieee::std_logic
speed_mode\category=117
speed_mode\port=2
speed_mode\alias=speed_mode
speed_mode\type\Subtype\mark1=ieee::std_logic_vector
speed_mode\type\Subtype\mark2=ieee::std_logic_vector
speed_mode\type\Subtype\constraint\0\Range\dir=false
speed_mode\type\Subtype\constraint\0\Range\left\Constant\value=1
speed_mode\type\Subtype\constraint\0\Range\left\Constant\units=
speed_mode\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
speed_mode\type\Subtype\constraint\0\Range\right\Constant\value=0
speed_mode\type\Subtype\constraint\0\Range\right\Constant\units=
speed_mode\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
tx_reset\category=117
tx_reset\port=1
tx_reset\alias=tx_reset
tx_reset\type\Subtype\mark1=ieee::std_logic
tx_reset\type\Subtype\mark2=ieee::std_logic
wrapper\category=101
wrapper\port=0
wrapper\alias=wrapper
%3ChasCode%3E=true
