Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Projects\Quartus\ModuloVGAController32b\EmbarcadoVGA.qsys --block-symbol-file --output-directory=C:\Projects\Quartus\ModuloVGAController32b\EmbarcadoVGA --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading ModuloVGAController32b/EmbarcadoVGA.qsys
Progress: Reading input file
Progress: Adding clk [clock_source 18.1]
Progress: Parameterizing module clk
Progress: Adding key [altera_avalon_pio 18.1]
Progress: Parameterizing module key
Progress: Adding master_interface [master_interface 3.2]
Progress: Parameterizing module master_interface
Progress: Adding processor [altera_nios2_gen2 18.1]
Progress: Parameterizing module processor
Progress: Adding ram [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module ram
Progress: Adding sdram_controller [altera_avalon_new_sdram_controller 18.1]
Progress: Parameterizing module sdram_controller
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: EmbarcadoVGA.key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: EmbarcadoVGA.sdram_controller: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Projects\Quartus\ModuloVGAController32b\EmbarcadoVGA.qsys --synthesis=VERILOG --output-directory=C:\Projects\Quartus\ModuloVGAController32b\EmbarcadoVGA\synthesis --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading ModuloVGAController32b/EmbarcadoVGA.qsys
Progress: Reading input file
Progress: Adding clk [clock_source 18.1]
Progress: Parameterizing module clk
Progress: Adding key [altera_avalon_pio 18.1]
Progress: Parameterizing module key
Progress: Adding master_interface [master_interface 3.2]
Progress: Parameterizing module master_interface
Progress: Adding processor [altera_nios2_gen2 18.1]
Progress: Parameterizing module processor
Progress: Adding ram [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module ram
Progress: Adding sdram_controller [altera_avalon_new_sdram_controller 18.1]
Progress: Parameterizing module sdram_controller
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: EmbarcadoVGA.key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: EmbarcadoVGA.sdram_controller: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: EmbarcadoVGA: Generating EmbarcadoVGA "EmbarcadoVGA" for QUARTUS_SYNTH
Info: Interconnect is inserted between master master_interface.read_master and slave sdram_controller.s1 because the master has address signal 30 bit wide, but the slave is 25 bit wide.
Info: Interconnect is inserted between master master_interface.read_master and slave sdram_controller.s1 because the master has burstcount signal 5 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master master_interface.read_master and slave sdram_controller.s1 because the master has beginbursttransfer signal 1 bit wide, but the slave is 0 bit wide.
Info: key: Starting RTL generation for module 'EmbarcadoVGA_key'
Info: key:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=EmbarcadoVGA_key --dir=C:/Users/felip/AppData/Local/Temp/alt0242_751685088368805444.dir/0041_key_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/felip/AppData/Local/Temp/alt0242_751685088368805444.dir/0041_key_gen//EmbarcadoVGA_key_component_configuration.pl  --do_build_sim=0  ]
Info: key: Done RTL generation for module 'EmbarcadoVGA_key'
Info: key: "EmbarcadoVGA" instantiated altera_avalon_pio "key"
Info: master_interface: "EmbarcadoVGA" instantiated master_interface "master_interface"
Info: processor: "EmbarcadoVGA" instantiated altera_nios2_gen2 "processor"
Info: ram: Starting RTL generation for module 'EmbarcadoVGA_ram'
Info: ram:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=EmbarcadoVGA_ram --dir=C:/Users/felip/AppData/Local/Temp/alt0242_751685088368805444.dir/0043_ram_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/felip/AppData/Local/Temp/alt0242_751685088368805444.dir/0043_ram_gen//EmbarcadoVGA_ram_component_configuration.pl  --do_build_sim=0  ]
Info: ram: Done RTL generation for module 'EmbarcadoVGA_ram'
Info: ram: "EmbarcadoVGA" instantiated altera_avalon_onchip_memory2 "ram"
Info: sdram_controller: Starting RTL generation for module 'EmbarcadoVGA_sdram_controller'
Info: sdram_controller:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=EmbarcadoVGA_sdram_controller --dir=C:/Users/felip/AppData/Local/Temp/alt0242_751685088368805444.dir/0044_sdram_controller_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/felip/AppData/Local/Temp/alt0242_751685088368805444.dir/0044_sdram_controller_gen//EmbarcadoVGA_sdram_controller_component_configuration.pl  --do_build_sim=0  ]
Info: sdram_controller: Done RTL generation for module 'EmbarcadoVGA_sdram_controller'
Info: sdram_controller: "EmbarcadoVGA" instantiated altera_avalon_new_sdram_controller "sdram_controller"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "EmbarcadoVGA" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_1: "EmbarcadoVGA" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: irq_mapper: "EmbarcadoVGA" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "EmbarcadoVGA" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'EmbarcadoVGA_processor_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=EmbarcadoVGA_processor_cpu --dir=C:/Users/felip/AppData/Local/Temp/alt0242_751685088368805444.dir/0047_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/felip/AppData/Local/Temp/alt0242_751685088368805444.dir/0047_cpu_gen//EmbarcadoVGA_processor_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2025.06.03 17:44:03 (*) Starting Nios II generation
Info: cpu: # 2025.06.03 17:44:03 (*)   Checking for plaintext license.
Info: cpu: # 2025.06.03 17:44:04 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/
Info: cpu: # 2025.06.03 17:44:04 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2025.06.03 17:44:04 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2025.06.03 17:44:04 (*)   Plaintext license not found.
Info: cpu: # 2025.06.03 17:44:04 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2025.06.03 17:44:04 (*)   Elaborating CPU configuration settings
Info: cpu: # 2025.06.03 17:44:04 (*)   Creating all objects for CPU
Info: cpu: # 2025.06.03 17:44:05 (*)   Generating RTL from CPU objects
Info: cpu: # 2025.06.03 17:44:05 (*)   Creating plain-text RTL
Info: cpu: # 2025.06.03 17:44:05 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'EmbarcadoVGA_processor_cpu'
Info: cpu: "processor" instantiated altera_nios2_gen2_unit "cpu"
Info: processor_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "processor_data_master_translator"
Info: processor_debug_mem_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "processor_debug_mem_slave_translator"
Info: processor_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "processor_data_master_agent"
Info: processor_debug_mem_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "processor_debug_mem_slave_agent"
Info: processor_debug_mem_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "processor_debug_mem_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file C:/Projects/Quartus/ModuloVGAController32b/EmbarcadoVGA/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Projects/Quartus/ModuloVGAController32b/EmbarcadoVGA/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Projects/Quartus/ModuloVGAController32b/EmbarcadoVGA/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_1" instantiated altera_merlin_router "router_001"
Info: sdram_controller_s1_burst_adapter: "mm_interconnect_1" instantiated altera_merlin_burst_adapter "sdram_controller_s1_burst_adapter"
Info: cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file C:/Projects/Quartus/ModuloVGAController32b/EmbarcadoVGA/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Projects/Quartus/ModuloVGAController32b/EmbarcadoVGA/synthesis/submodules/altera_merlin_arbitrator.sv
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: EmbarcadoVGA: Done "EmbarcadoVGA" with 35 modules, 58 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
