<profile>

<section name = "Vitis HLS Report for 'SMM_CIF_0_3_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2'" level="0">
<item name = "Date">Mon Oct 28 14:38:14 2024
</item>
<item name = "Version">2023.2 (Build 4023990 on Oct 11 2023)</item>
<item name = "Project">SMM_CIF_0_3</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 8.371 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">51202, 51202, 0.512 ms, 0.512 ms, 51202, 51202, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_104_1_VITIS_LOOP_105_2">51200, 51200, 2, 1, 1, 51200, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 331, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 422, -</column>
<column name="Register">-, -, 145, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, 1, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln104_1_fu_595_p2">+, 0, 0, 23, 16, 1</column>
<column name="add_ln104_fu_607_p2">+, 0, 0, 14, 7, 1</column>
<column name="add_ln105_fu_698_p2">+, 0, 0, 13, 10, 1</column>
<column name="ap_block_state2_pp0_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_777">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_780">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_783">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_786">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_789">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_792">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_795">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_798">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_801">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_804">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_808">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_811">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_814">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_817">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_820">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_823">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_826">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_829">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_832">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_835">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_838">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_841">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_844">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_847">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op40_read_state2">and, 0, 0, 2, 1, 1</column>
<column name="valOut_last_fu_758_p2">and, 0, 0, 2, 1, 1</column>
<column name="cmp45_fu_643_p2">icmp, 0, 0, 39, 32, 32</column>
<column name="icmp_ln104_fu_589_p2">icmp, 0, 0, 23, 16, 15</column>
<column name="icmp_ln105_fu_613_p2">icmp, 0, 0, 13, 10, 9</column>
<column name="icmp_ln108_fu_677_p2">icmp, 0, 0, 39, 32, 32</column>
<column name="icmp_ln112_fu_754_p2">icmp, 0, 0, 39, 32, 32</column>
<column name="ult_fu_648_p2">icmp, 0, 0, 39, 32, 32</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage0_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_condition_631">or, 0, 0, 2, 1, 1</column>
<column name="ap_condition_648">or, 0, 0, 2, 1, 1</column>
<column name="or_ln108_fu_688_p2">or, 0, 0, 2, 1, 1</column>
<column name="select_ln104_1_fu_627_p3">select, 0, 0, 7, 1, 7</column>
<column name="select_ln104_fu_619_p3">select, 0, 0, 10, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="rev_fu_653_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln108_fu_682_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_d0">14, 3, 16, 48</column>
<column name="SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_d0">14, 3, 16, 48</column>
<column name="SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_d0">14, 3, 16, 48</column>
<column name="SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_d0">14, 3, 16, 48</column>
<column name="SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_d0">14, 3, 16, 48</column>
<column name="SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_d0">14, 3, 16, 48</column>
<column name="SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_d0">14, 3, 16, 48</column>
<column name="SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_d0">14, 3, 16, 48</column>
<column name="SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_d0">14, 3, 16, 48</column>
<column name="SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_d0">14, 3, 16, 48</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="i_2_fu_176">9, 2, 7, 14</column>
<column name="in_stream_a_TDATA_blk_n">9, 2, 1, 2</column>
<column name="indvar_flatten_fu_180">9, 2, 16, 32</column>
<column name="j_fu_172">9, 2, 10, 20</column>
<column name="out_stream_TDATA_blk_n">9, 2, 1, 2</column>
<column name="p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_d0">14, 3, 16, 48</column>
<column name="p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_d0">14, 3, 16, 48</column>
<column name="p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_d0">14, 3, 16, 48</column>
<column name="p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_d0">14, 3, 16, 48</column>
<column name="p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_d0">14, 3, 16, 48</column>
<column name="p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_d0">14, 3, 16, 48</column>
<column name="p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_d0">14, 3, 16, 48</column>
<column name="p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_d0">14, 3, 16, 48</column>
<column name="p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_d0">14, 3, 16, 48</column>
<column name="p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_d0">14, 3, 16, 48</column>
<column name="p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_d0">14, 3, 16, 48</column>
<column name="p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_d0">14, 3, 16, 48</column>
<column name="p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_d0">14, 3, 16, 48</column>
<column name="p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_d0">14, 3, 16, 48</column>
<column name="p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_d0">14, 3, 16, 48</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="cmp45_reg_822">1, 0, 1, 0</column>
<column name="i_2_fu_176">7, 0, 7, 0</column>
<column name="in_stream_a_read_reg_845">64, 0, 64, 0</column>
<column name="indvar_flatten_fu_180">16, 0, 16, 0</column>
<column name="j_fu_172">10, 0, 10, 0</column>
<column name="or_ln108_reg_841">1, 0, 1, 0</column>
<column name="trunc_ln104_reg_817">6, 0, 6, 0</column>
<column name="trunc_ln105_reg_832">5, 0, 5, 0</column>
<column name="trunc_ln110_reg_850">16, 0, 16, 0</column>
<column name="trunc_ln_reg_837">5, 0, 5, 0</column>
<column name="zext_ln105_reg_827">10, 0, 32, 22</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, SMM_CIF_0_3_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, SMM_CIF_0_3_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, SMM_CIF_0_3_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, SMM_CIF_0_3_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, SMM_CIF_0_3_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, SMM_CIF_0_3_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2, return value</column>
<column name="in_stream_a_TVALID">in, 1, axis, in_stream_a, pointer</column>
<column name="in_stream_a_TDATA">in, 64, axis, in_stream_a, pointer</column>
<column name="in_stream_a_TREADY">out, 1, axis, in_stream_a, pointer</column>
<column name="out_stream_TREADY">in, 1, axis, out_stream, pointer</column>
<column name="out_stream_TDATA">out, 64, axis, out_stream, pointer</column>
<column name="out_stream_TVALID">out, 1, axis, out_stream, pointer</column>
<column name="sub47">in, 32, ap_none, sub47, scalar</column>
<column name="sub">in, 32, ap_none, sub, scalar</column>
<column name="empty">in, 32, ap_none, empty, scalar</column>
<column name="mul_ln101_1">in, 32, ap_none, mul_ln101_1, scalar</column>
<column name="SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_address0">out, 11, ap_memory, SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B, array</column>
<column name="SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_ce0">out, 1, ap_memory, SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B, array</column>
<column name="SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_we0">out, 1, ap_memory, SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B, array</column>
<column name="SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_d0">out, 16, ap_memory, SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B, array</column>
<column name="SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_address0">out, 11, ap_memory, SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10, array</column>
<column name="SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_ce0">out, 1, ap_memory, SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10, array</column>
<column name="SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_we0">out, 1, ap_memory, SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10, array</column>
<column name="SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_d0">out, 16, ap_memory, SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10, array</column>
<column name="SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_address0">out, 11, ap_memory, SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11, array</column>
<column name="SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_ce0">out, 1, ap_memory, SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11, array</column>
<column name="SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_we0">out, 1, ap_memory, SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11, array</column>
<column name="SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_d0">out, 16, ap_memory, SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11, array</column>
<column name="SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_address0">out, 11, ap_memory, SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12, array</column>
<column name="SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_ce0">out, 1, ap_memory, SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12, array</column>
<column name="SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_we0">out, 1, ap_memory, SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12, array</column>
<column name="SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_d0">out, 16, ap_memory, SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12, array</column>
<column name="SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_address0">out, 11, ap_memory, SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13, array</column>
<column name="SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_ce0">out, 1, ap_memory, SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13, array</column>
<column name="SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_we0">out, 1, ap_memory, SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13, array</column>
<column name="SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_d0">out, 16, ap_memory, SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13, array</column>
<column name="SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_address0">out, 11, ap_memory, SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14, array</column>
<column name="SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_ce0">out, 1, ap_memory, SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14, array</column>
<column name="SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_we0">out, 1, ap_memory, SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14, array</column>
<column name="SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_d0">out, 16, ap_memory, SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14, array</column>
<column name="SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_address0">out, 11, ap_memory, SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15, array</column>
<column name="SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_ce0">out, 1, ap_memory, SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15, array</column>
<column name="SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_we0">out, 1, ap_memory, SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15, array</column>
<column name="SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_d0">out, 16, ap_memory, SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15, array</column>
<column name="SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_address0">out, 11, ap_memory, SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16, array</column>
<column name="SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_ce0">out, 1, ap_memory, SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16, array</column>
<column name="SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_we0">out, 1, ap_memory, SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16, array</column>
<column name="SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_d0">out, 16, ap_memory, SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16, array</column>
<column name="SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_address0">out, 11, ap_memory, SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17, array</column>
<column name="SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_ce0">out, 1, ap_memory, SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17, array</column>
<column name="SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_we0">out, 1, ap_memory, SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17, array</column>
<column name="SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_d0">out, 16, ap_memory, SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17, array</column>
<column name="SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_address0">out, 11, ap_memory, SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18, array</column>
<column name="SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_ce0">out, 1, ap_memory, SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18, array</column>
<column name="SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_we0">out, 1, ap_memory, SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18, array</column>
<column name="SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_d0">out, 16, ap_memory, SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18, array</column>
<column name="p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_address0">out, 11, ap_memory, p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_10, array</column>
<column name="p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_ce0">out, 1, ap_memory, p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_10, array</column>
<column name="p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_we0">out, 1, ap_memory, p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_10, array</column>
<column name="p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_d0">out, 16, ap_memory, p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_10, array</column>
<column name="p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_address0">out, 11, ap_memory, p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_11, array</column>
<column name="p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_ce0">out, 1, ap_memory, p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_11, array</column>
<column name="p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_we0">out, 1, ap_memory, p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_11, array</column>
<column name="p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_d0">out, 16, ap_memory, p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_11, array</column>
<column name="p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_address0">out, 11, ap_memory, p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_12, array</column>
<column name="p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_ce0">out, 1, ap_memory, p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_12, array</column>
<column name="p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_we0">out, 1, ap_memory, p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_12, array</column>
<column name="p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_d0">out, 16, ap_memory, p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_12, array</column>
<column name="p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_address0">out, 11, ap_memory, p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_13, array</column>
<column name="p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_ce0">out, 1, ap_memory, p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_13, array</column>
<column name="p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_we0">out, 1, ap_memory, p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_13, array</column>
<column name="p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_d0">out, 16, ap_memory, p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_13, array</column>
<column name="p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_address0">out, 11, ap_memory, p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_14, array</column>
<column name="p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_ce0">out, 1, ap_memory, p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_14, array</column>
<column name="p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_we0">out, 1, ap_memory, p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_14, array</column>
<column name="p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_d0">out, 16, ap_memory, p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_14, array</column>
<column name="p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_address0">out, 11, ap_memory, p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_15, array</column>
<column name="p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_ce0">out, 1, ap_memory, p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_15, array</column>
<column name="p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_we0">out, 1, ap_memory, p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_15, array</column>
<column name="p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_d0">out, 16, ap_memory, p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_15, array</column>
<column name="p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_address0">out, 11, ap_memory, p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_16, array</column>
<column name="p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_ce0">out, 1, ap_memory, p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_16, array</column>
<column name="p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_we0">out, 1, ap_memory, p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_16, array</column>
<column name="p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_d0">out, 16, ap_memory, p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_16, array</column>
<column name="p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_address0">out, 11, ap_memory, p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_17, array</column>
<column name="p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_ce0">out, 1, ap_memory, p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_17, array</column>
<column name="p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_we0">out, 1, ap_memory, p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_17, array</column>
<column name="p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_d0">out, 16, ap_memory, p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_17, array</column>
<column name="p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_address0">out, 11, ap_memory, p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_18, array</column>
<column name="p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_ce0">out, 1, ap_memory, p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_18, array</column>
<column name="p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_we0">out, 1, ap_memory, p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_18, array</column>
<column name="p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_d0">out, 16, ap_memory, p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_18, array</column>
<column name="p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_address0">out, 11, ap_memory, p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_19, array</column>
<column name="p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_ce0">out, 1, ap_memory, p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_19, array</column>
<column name="p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_we0">out, 1, ap_memory, p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_19, array</column>
<column name="p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_d0">out, 16, ap_memory, p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_19, array</column>
<column name="p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_address0">out, 11, ap_memory, p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_20, array</column>
<column name="p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_ce0">out, 1, ap_memory, p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_20, array</column>
<column name="p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_we0">out, 1, ap_memory, p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_20, array</column>
<column name="p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_d0">out, 16, ap_memory, p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_20, array</column>
<column name="p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_address0">out, 11, ap_memory, p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_21, array</column>
<column name="p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_ce0">out, 1, ap_memory, p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_21, array</column>
<column name="p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_we0">out, 1, ap_memory, p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_21, array</column>
<column name="p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_d0">out, 16, ap_memory, p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_21, array</column>
<column name="p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_address0">out, 11, ap_memory, p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_22, array</column>
<column name="p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_ce0">out, 1, ap_memory, p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_22, array</column>
<column name="p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_we0">out, 1, ap_memory, p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_22, array</column>
<column name="p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_d0">out, 16, ap_memory, p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_22, array</column>
<column name="p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_address0">out, 11, ap_memory, p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_23, array</column>
<column name="p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_ce0">out, 1, ap_memory, p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_23, array</column>
<column name="p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_we0">out, 1, ap_memory, p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_23, array</column>
<column name="p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_d0">out, 16, ap_memory, p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_23, array</column>
<column name="p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_address0">out, 11, ap_memory, p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_24, array</column>
<column name="p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_ce0">out, 1, ap_memory, p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_24, array</column>
<column name="p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_we0">out, 1, ap_memory, p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_24, array</column>
<column name="p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_d0">out, 16, ap_memory, p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_24, array</column>
</table>
</item>
</section>
</profile>
