// Seed: 2280244233
module module_0 (
    input supply0 id_0,
    output uwire id_1,
    output uwire id_2,
    input tri0 id_3,
    input wand id_4,
    output wand id_5,
    input tri0 id_6,
    input tri0 id_7,
    input wire id_8,
    input wire id_9,
    input wand id_10,
    output tri0 id_11,
    output wor id_12
    , id_14
);
  wire id_15;
  wire id_16;
endmodule
module module_1 (
    input tri0 id_0
    , id_20,
    inout tri0 id_1,
    input supply0 id_2,
    input wire id_3,
    output tri1 id_4,
    input uwire id_5,
    input uwire id_6,
    input wire id_7,
    input uwire id_8
    , id_21,
    input wand id_9,
    output tri id_10,
    input supply1 id_11,
    input supply0 id_12,
    output supply1 id_13,
    output supply0 id_14,
    output tri1 id_15,
    input wire id_16,
    input wire id_17,
    input wor id_18
);
  assign id_4 = id_16;
  module_0(
      id_0, id_15, id_14, id_8, id_3, id_15, id_6, id_18, id_0, id_16, id_12, id_15, id_13
  );
endmodule
