-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
-- Version: 2022.1
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    ovrlayYUV_din : OUT STD_LOGIC_VECTOR (23 downto 0);
    ovrlayYUV_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
    ovrlayYUV_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
    ovrlayYUV_full_n : IN STD_LOGIC;
    ovrlayYUV_write : OUT STD_LOGIC;
    rampVal_3_flag_0 : IN STD_LOGIC_VECTOR (0 downto 0);
    hdata_flag_0 : IN STD_LOGIC_VECTOR (0 downto 0);
    rampVal_2_flag_0 : IN STD_LOGIC_VECTOR (0 downto 0);
    loopWidth : IN STD_LOGIC_VECTOR (15 downto 0);
    conv2_i_i_i390 : IN STD_LOGIC_VECTOR (7 downto 0);
    conv2_i_i_i373 : IN STD_LOGIC_VECTOR (7 downto 0);
    conv2_i_i_i356 : IN STD_LOGIC_VECTOR (7 downto 0);
    conv2_i_i_i337_cast_cast : IN STD_LOGIC_VECTOR (4 downto 0);
    conv2_i_i_i_cast : IN STD_LOGIC_VECTOR (0 downto 0);
    select_ln260 : IN STD_LOGIC_VECTOR (7 downto 0);
    conv2_i_i10_i354_cast_cast_cast_cast : IN STD_LOGIC_VECTOR (2 downto 0);
    conv2_i_i10_i335 : IN STD_LOGIC_VECTOR (7 downto 0);
    conv2_i_i10_i329 : IN STD_LOGIC_VECTOR (7 downto 0);
    rampStart_1 : IN STD_LOGIC_VECTOR (7 downto 0);
    Zplate_Hor_Control_Start : IN STD_LOGIC_VECTOR (15 downto 0);
    bckgndId_load : IN STD_LOGIC_VECTOR (7 downto 0);
    cmp2_i322 : IN STD_LOGIC_VECTOR (0 downto 0);
    zext_ln1032 : IN STD_LOGIC_VECTOR (7 downto 0);
    y : IN STD_LOGIC_VECTOR (15 downto 0);
    cmp6_i : IN STD_LOGIC_VECTOR (0 downto 0);
    select_ln1099_1 : IN STD_LOGIC_VECTOR (1 downto 0);
    cmp57_i : IN STD_LOGIC_VECTOR (0 downto 0);
    barWidth_cast : IN STD_LOGIC_VECTOR (10 downto 0);
    barWidth : IN STD_LOGIC_VECTOR (10 downto 0);
    shl_ln : IN STD_LOGIC_VECTOR (15 downto 0);
    Zplate_Ver_Control_Start : IN STD_LOGIC_VECTOR (15 downto 0);
    Zplate_Hor_Control_Delta : IN STD_LOGIC_VECTOR (15 downto 0);
    cmp12_i : IN STD_LOGIC_VECTOR (0 downto 0);
    Zplate_Ver_Control_Delta : IN STD_LOGIC_VECTOR (15 downto 0);
    trunc_ln7 : IN STD_LOGIC_VECTOR (13 downto 0);
    trunc_ln : IN STD_LOGIC_VECTOR (13 downto 0);
    colorFormatLocal : IN STD_LOGIC_VECTOR (7 downto 0);
    loopHeight : IN STD_LOGIC_VECTOR (15 downto 0);
    add_ln1488 : IN STD_LOGIC_VECTOR (7 downto 0);
    cmp85_i : IN STD_LOGIC_VECTOR (0 downto 0);
    or_ln1592 : IN STD_LOGIC_VECTOR (0 downto 0);
    or_ln1592_1 : IN STD_LOGIC_VECTOR (0 downto 0);
    or_ln1592_2 : IN STD_LOGIC_VECTOR (0 downto 0);
    dpDynamicRange_load : IN STD_LOGIC_VECTOR (7 downto 0);
    dpYUVCoef_load : IN STD_LOGIC_VECTOR (7 downto 0);
    rampVal_3_flag_1_out : OUT STD_LOGIC_VECTOR (0 downto 0);
    rampVal_3_flag_1_out_ap_vld : OUT STD_LOGIC;
    rampVal_3_new_1_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    rampVal_3_new_1_out_ap_vld : OUT STD_LOGIC;
    rampVal_3_loc_1_out_i : IN STD_LOGIC_VECTOR (15 downto 0);
    rampVal_3_loc_1_out_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    rampVal_3_loc_1_out_o_ap_vld : OUT STD_LOGIC;
    rampVal_loc_1_out_i : IN STD_LOGIC_VECTOR (15 downto 0);
    rampVal_loc_1_out_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    rampVal_loc_1_out_o_ap_vld : OUT STD_LOGIC;
    hBarSel_4_loc_1_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
    hBarSel_4_loc_1_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
    hBarSel_4_loc_1_out_o_ap_vld : OUT STD_LOGIC;
    lhs_out_i : IN STD_LOGIC_VECTOR (10 downto 0);
    lhs_out_o : OUT STD_LOGIC_VECTOR (10 downto 0);
    lhs_out_o_ap_vld : OUT STD_LOGIC;
    zonePlateVAddr_loc_1_out_i : IN STD_LOGIC_VECTOR (15 downto 0);
    zonePlateVAddr_loc_1_out_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    zonePlateVAddr_loc_1_out_o_ap_vld : OUT STD_LOGIC;
    zonePlateVDelta_loc_1_out_i : IN STD_LOGIC_VECTOR (15 downto 0);
    zonePlateVDelta_loc_1_out_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    zonePlateVDelta_loc_1_out_o_ap_vld : OUT STD_LOGIC;
    hdata_flag_1_out : OUT STD_LOGIC_VECTOR (0 downto 0);
    hdata_flag_1_out_ap_vld : OUT STD_LOGIC;
    hdata_new_1_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    hdata_new_1_out_ap_vld : OUT STD_LOGIC;
    hdata_loc_1_out_i : IN STD_LOGIC_VECTOR (15 downto 0);
    hdata_loc_1_out_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    hdata_loc_1_out_o_ap_vld : OUT STD_LOGIC;
    rampVal_2_flag_1_out : OUT STD_LOGIC_VECTOR (0 downto 0);
    rampVal_2_flag_1_out_ap_vld : OUT STD_LOGIC;
    rampVal_2_new_1_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    rampVal_2_new_1_out_ap_vld : OUT STD_LOGIC;
    rampVal_2_loc_1_out_i : IN STD_LOGIC_VECTOR (15 downto 0);
    rampVal_2_loc_1_out_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    rampVal_2_loc_1_out_o_ap_vld : OUT STD_LOGIC;
    p_0_2_0_0_0492_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
    p_0_2_0_0_0492_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_0_2_0_0_0492_out_o_ap_vld : OUT STD_LOGIC;
    p_0_1_0_0_0490_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
    p_0_1_0_0_0490_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_0_1_0_0_0490_out_o_ap_vld : OUT STD_LOGIC;
    p_0_0_0_0_0488_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
    p_0_0_0_0_0488_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_0_0_0_0_0488_out_o_ap_vld : OUT STD_LOGIC;
    rampVal : OUT STD_LOGIC_VECTOR (7 downto 0);
    rampVal_ap_vld : OUT STD_LOGIC;
    hBarSel_2 : OUT STD_LOGIC_VECTOR (7 downto 0);
    hBarSel_2_ap_vld : OUT STD_LOGIC;
    xBar_V : OUT STD_LOGIC_VECTOR (10 downto 0);
    xBar_V_ap_vld : OUT STD_LOGIC;
    s : IN STD_LOGIC_VECTOR (31 downto 0);
    zonePlateVAddr : OUT STD_LOGIC_VECTOR (15 downto 0);
    zonePlateVAddr_ap_vld : OUT STD_LOGIC;
    zonePlateVDelta : OUT STD_LOGIC_VECTOR (15 downto 0);
    zonePlateVDelta_ap_vld : OUT STD_LOGIC );
end;


architecture behav of design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv8_11 : STD_LOGIC_VECTOR (7 downto 0) := "00010001";
    constant ap_const_lv8_D : STD_LOGIC_VECTOR (7 downto 0) := "00001101";
    constant ap_const_lv8_A : STD_LOGIC_VECTOR (7 downto 0) := "00001010";
    constant ap_const_lv8_9 : STD_LOGIC_VECTOR (7 downto 0) := "00001001";
    constant ap_const_lv8_2 : STD_LOGIC_VECTOR (7 downto 0) := "00000010";
    constant ap_const_lv8_8 : STD_LOGIC_VECTOR (7 downto 0) := "00001000";
    constant ap_const_lv8_7 : STD_LOGIC_VECTOR (7 downto 0) := "00000111";
    constant ap_const_lv8_6 : STD_LOGIC_VECTOR (7 downto 0) := "00000110";
    constant ap_const_lv8_5 : STD_LOGIC_VECTOR (7 downto 0) := "00000101";
    constant ap_const_lv8_4 : STD_LOGIC_VECTOR (7 downto 0) := "00000100";
    constant ap_const_lv8_13 : STD_LOGIC_VECTOR (7 downto 0) := "00010011";
    constant ap_const_lv8_F : STD_LOGIC_VECTOR (7 downto 0) := "00001111";
    constant ap_const_lv8_B : STD_LOGIC_VECTOR (7 downto 0) := "00001011";
    constant ap_const_lv8_C : STD_LOGIC_VECTOR (7 downto 0) := "00001100";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv8_E : STD_LOGIC_VECTOR (7 downto 0) := "00001110";
    constant ap_const_lv8_12 : STD_LOGIC_VECTOR (7 downto 0) := "00010010";
    constant ap_const_lv8_10 : STD_LOGIC_VECTOR (7 downto 0) := "00010000";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv8_3 : STD_LOGIC_VECTOR (7 downto 0) := "00000011";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv8_FF_1 : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv8_0_2 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv8_0_3 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv8_FF_4 : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv8_0_5 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv16_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_const_lv11_2AA : STD_LOGIC_VECTOR (10 downto 0) := "01010101010";
    constant ap_const_lv11_554 : STD_LOGIC_VECTOR (10 downto 0) := "10101010100";
    constant ap_const_lv9_80 : STD_LOGIC_VECTOR (8 downto 0) := "010000000";
    constant ap_const_lv8_80 : STD_LOGIC_VECTOR (7 downto 0) := "10000000";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv12_1 : STD_LOGIC_VECTOR (11 downto 0) := "000000000001";
    constant ap_const_lv11_1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv13_1D : STD_LOGIC_VECTOR (12 downto 0) := "0000000011101";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv27_0 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000000000000000";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv8_90 : STD_LOGIC_VECTOR (7 downto 0) := "10010000";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv17_1FFFF : STD_LOGIC_VECTOR (16 downto 0) := "11111111111111111";
    constant ap_const_lv15_4D : STD_LOGIC_VECTOR (14 downto 0) := "000000001001101";
    constant ap_const_lv15_1080 : STD_LOGIC_VECTOR (14 downto 0) := "001000010000000";
    constant ap_const_lv16_FFAB : STD_LOGIC_VECTOR (15 downto 0) := "1111111110101011";
    constant ap_const_lv16_8080 : STD_LOGIC_VECTOR (15 downto 0) := "1000000010000000";
    constant ap_const_lv16_FF95 : STD_LOGIC_VECTOR (15 downto 0) := "1111111110010101";
    constant ap_const_lv16_96 : STD_LOGIC_VECTOR (15 downto 0) := "0000000010010110";
    constant ap_const_lv15_7FD5 : STD_LOGIC_VECTOR (14 downto 0) := "111111111010101";
    constant ap_const_lv14_3FEB : STD_LOGIC_VECTOR (13 downto 0) := "11111111101011";
    constant ap_const_lv28_DD : STD_LOGIC_VECTOR (27 downto 0) := "0000000000000000000011011101";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter10 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter11 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter12 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter7 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter8 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter9 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter10 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter11 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln520_fu_1123_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal redYuv_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal redYuv_ce0 : STD_LOGIC;
    signal redYuv_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grnYuv_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grnYuv_ce0 : STD_LOGIC;
    signal grnYuv_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal bluYuv_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal bluYuv_ce0 : STD_LOGIC;
    signal bluYuv_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal blkYuv_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal blkYuv_ce0 : STD_LOGIC;
    signal blkYuv_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal whiYuv_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal whiYuv_ce0 : STD_LOGIC;
    signal whiYuv_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgBarSelYuv_y_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal tpgBarSelYuv_y_ce0 : STD_LOGIC;
    signal tpgBarSelYuv_y_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgBarSelYuv_v_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal tpgBarSelYuv_v_ce0 : STD_LOGIC;
    signal tpgBarSelYuv_v_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgBarSelYuv_u_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal tpgBarSelYuv_u_ce0 : STD_LOGIC;
    signal tpgBarSelYuv_u_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgBarSelRgb_r_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal tpgBarSelRgb_r_ce0 : STD_LOGIC;
    signal tpgBarSelRgb_r_q0 : STD_LOGIC_VECTOR (1 downto 0);
    signal tpgBarSelRgb_g_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal tpgBarSelRgb_g_ce0 : STD_LOGIC;
    signal tpgBarSelRgb_g_q0 : STD_LOGIC_VECTOR (1 downto 0);
    signal tpgBarSelRgb_b_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal tpgBarSelRgb_b_ce0 : STD_LOGIC;
    signal tpgBarSelRgb_b_q0 : STD_LOGIC_VECTOR (1 downto 0);
    signal tpgSinTableArray_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal tpgSinTableArray_ce0 : STD_LOGIC;
    signal tpgSinTableArray_q0 : STD_LOGIC_VECTOR (19 downto 0);
    signal tpgSinTableArray_9bit_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal tpgSinTableArray_9bit_ce0 : STD_LOGIC;
    signal tpgSinTableArray_9bit_q0 : STD_LOGIC_VECTOR (8 downto 0);
    signal tpgSinTableArray_9bit_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tpgSinTableArray_9bit_ce1 : STD_LOGIC;
    signal tpgSinTableArray_9bit_q1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tpgSinTableArray_9bit_address2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tpgSinTableArray_9bit_ce2 : STD_LOGIC;
    signal tpgSinTableArray_9bit_q2 : STD_LOGIC_VECTOR (8 downto 0);
    signal rSerie_V : STD_LOGIC_VECTOR (27 downto 0) := "0101101001011010010110100101";
    signal gSerie_V : STD_LOGIC_VECTOR (27 downto 0) := "1010101001010101101010100101";
    signal bSerie_V : STD_LOGIC_VECTOR (27 downto 0) := "0000000011111111000000001111";
    signal ovrlayYUV_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal colorFormatLocal_read_read_fu_514_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal cmp2_i322_read_read_fu_604_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bckgndId_load_read_read_fu_610_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal barWidth_cast_cast_fu_1051_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln1032_cast_fu_1055_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln1032_cast_reg_3124 : STD_LOGIC_VECTOR (15 downto 0);
    signal x_2_reg_3129 : STD_LOGIC_VECTOR (15 downto 0);
    signal x_2_reg_3129_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal x_2_reg_3129_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal x_2_reg_3129_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal x_2_reg_3129_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal x_2_reg_3129_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal x_2_reg_3129_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal x_2_reg_3129_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal x_2_reg_3129_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal x_2_reg_3129_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln520_fu_1107_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln520_reg_3137 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln520_reg_3137_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln520_reg_3137_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln520_reg_3137_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln520_reg_3137_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln520_reg_3137_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln520_reg_3137_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln520_reg_3137_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln520_reg_3137_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln520_reg_3137_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln520_reg_3137_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1302_fu_1111_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln520_reg_3154 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln520_reg_3154_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln520_reg_3154_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln520_reg_3154_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln520_reg_3154_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln520_reg_3154_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln520_reg_3154_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln520_reg_3154_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln520_reg_3154_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln520_reg_3154_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln520_reg_3154_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_fu_1129_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_reg_3158 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_reg_3158_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_reg_3158_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_reg_3158_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_reg_3158_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_reg_3158_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_reg_3158_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_reg_3158_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_reg_3158_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_reg_3158_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_reg_3158_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1584_fu_1141_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1584_reg_3164 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1584_reg_3164_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1584_reg_3164_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1584_reg_3164_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1584_reg_3164_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1584_reg_3164_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1584_reg_3164_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1584_reg_3164_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1584_reg_3164_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1584_reg_3164_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1584_reg_3164_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1285_fu_1180_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1285_reg_3184 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1285_reg_3184_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1285_reg_3184_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1285_reg_3184_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1285_reg_3184_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1292_fu_1186_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1292_reg_3188 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1292_reg_3188_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1292_reg_3188_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1292_reg_3188_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1292_reg_3188_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1219_fu_1216_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1219_reg_3192 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1219_reg_3192_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1219_reg_3192_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1219_reg_3192_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1219_reg_3192_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1219_reg_3192_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1219_reg_3192_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1219_reg_3192_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1219_reg_3192_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1219_reg_3192_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1219_reg_3192_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1050_fu_1276_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1050_reg_3196 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1050_reg_3196_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1050_reg_3196_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1050_reg_3196_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1050_reg_3196_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1050_reg_3196_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1050_reg_3196_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1050_reg_3196_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1050_reg_3196_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1050_reg_3196_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal r_fu_1311_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_reg_3200 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_reg_3200_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal r_reg_3200_pp0_iter3_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal r_reg_3200_pp0_iter4_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal g_fu_1343_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal g_reg_3206 : STD_LOGIC_VECTOR (7 downto 0);
    signal g_reg_3206_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal g_reg_3206_pp0_iter3_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal g_reg_3206_pp0_iter4_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal b_fu_1375_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal b_reg_3211 : STD_LOGIC_VECTOR (7 downto 0);
    signal b_reg_3211_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal b_reg_3211_pp0_iter3_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal b_reg_3211_pp0_iter4_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal b_reg_3211_pp0_iter5_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal b_reg_3211_pp0_iter6_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal b_reg_3211_pp0_iter7_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal b_reg_3211_pp0_iter8_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal b_reg_3211_pp0_iter9_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal b_reg_3211_pp0_iter10_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln1257_fu_1383_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln1257_reg_3219 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln1257_1_fu_1387_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln1257_1_reg_3225 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln1073_fu_1405_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1073_reg_3232 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1073_reg_3232_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1073_reg_3232_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1073_reg_3232_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1073_reg_3232_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1073_reg_3232_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1073_reg_3232_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1073_reg_3232_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_2877_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2885_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln1259_reg_3251 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln1259_reg_3251_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln1259_reg_3251_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln1259_reg_3251_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln1259_reg_3251_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln1259_reg_3251_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln1259_reg_3251_pp0_iter10_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reg_int_s_fu_1465_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal r_2_fu_1582_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_2_reg_3262 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_2_reg_3262_pp0_iter6_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal r_2_reg_3262_pp0_iter7_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal r_2_reg_3262_pp0_iter8_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal r_2_reg_3262_pp0_iter9_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal r_2_reg_3262_pp0_iter10_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal g_2_fu_1588_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal g_2_reg_3269 : STD_LOGIC_VECTOR (7 downto 0);
    signal g_2_reg_3269_pp0_iter6_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal g_2_reg_3269_pp0_iter7_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal g_2_reg_3269_pp0_iter8_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal g_2_reg_3269_pp0_iter9_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal g_2_reg_3269_pp0_iter10_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_tpgPatternDPColorSquare_fu_927_ap_start : STD_LOGIC;
    signal grp_tpgPatternDPColorSquare_fu_927_ap_done : STD_LOGIC;
    signal grp_tpgPatternDPColorSquare_fu_927_ap_idle : STD_LOGIC;
    signal grp_tpgPatternDPColorSquare_fu_927_ap_ready : STD_LOGIC;
    signal grp_tpgPatternDPColorSquare_fu_927_ap_ce : STD_LOGIC;
    signal grp_tpgPatternDPColorSquare_fu_927_ap_return_0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_tpgPatternDPColorSquare_fu_927_ap_return_1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_tpgPatternDPColorSquare_fu_927_ap_return_2 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_state1_pp0_stage0_iter0_ignore_call0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call0 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call0 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call0 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call0 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call0 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call0 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter7_ignore_call0 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter8_ignore_call0 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter9_ignore_call0 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter10_ignore_call0 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter11_ignore_call0 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call0 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp239 : BOOLEAN;
    signal grp_tpgPatternCheckerBoard_fu_970_ap_start : STD_LOGIC;
    signal grp_tpgPatternCheckerBoard_fu_970_ap_done : STD_LOGIC;
    signal grp_tpgPatternCheckerBoard_fu_970_ap_idle : STD_LOGIC;
    signal grp_tpgPatternCheckerBoard_fu_970_ap_ready : STD_LOGIC;
    signal grp_tpgPatternCheckerBoard_fu_970_ap_ce : STD_LOGIC;
    signal grp_tpgPatternCheckerBoard_fu_970_ap_return_0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_tpgPatternCheckerBoard_fu_970_ap_return_1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_tpgPatternCheckerBoard_fu_970_ap_return_2 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_pp0_stage0_11001_ignoreCallOp240 : BOOLEAN;
    signal grp_tpgPatternTartanColorBars_fu_1001_ap_start : STD_LOGIC;
    signal grp_tpgPatternTartanColorBars_fu_1001_ap_done : STD_LOGIC;
    signal grp_tpgPatternTartanColorBars_fu_1001_ap_idle : STD_LOGIC;
    signal grp_tpgPatternTartanColorBars_fu_1001_ap_ready : STD_LOGIC;
    signal grp_tpgPatternTartanColorBars_fu_1001_ap_ce : STD_LOGIC;
    signal grp_tpgPatternTartanColorBars_fu_1001_ap_return_0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_tpgPatternTartanColorBars_fu_1001_ap_return_1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_tpgPatternTartanColorBars_fu_1001_ap_return_2 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_pp0_stage0_11001_ignoreCallOp242 : BOOLEAN;
    signal grp_tpgPatternCrossHatch_fu_1032_ap_start : STD_LOGIC;
    signal grp_tpgPatternCrossHatch_fu_1032_ap_done : STD_LOGIC;
    signal grp_tpgPatternCrossHatch_fu_1032_ap_idle : STD_LOGIC;
    signal grp_tpgPatternCrossHatch_fu_1032_ap_ready : STD_LOGIC;
    signal grp_tpgPatternCrossHatch_fu_1032_ap_ce : STD_LOGIC;
    signal grp_tpgPatternCrossHatch_fu_1032_ap_return_0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_tpgPatternCrossHatch_fu_1032_ap_return_1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_tpgPatternCrossHatch_fu_1032_ap_return_2 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_pp0_stage0_11001_ignoreCallOp262 : BOOLEAN;
    signal grp_reg_int_s_fu_1465_d : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reg_int_s_fu_1465_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call5 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call5 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call5 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call5 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call5 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call5 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call5 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter7_ignore_call5 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter8_ignore_call5 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter9_ignore_call5 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter10_ignore_call5 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter11_ignore_call5 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call5 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp183 : BOOLEAN;
    signal grp_tpgPatternDPColorSquare_fu_927_ap_start_reg : STD_LOGIC := '0';
    signal grp_tpgPatternCheckerBoard_fu_970_ap_start_reg : STD_LOGIC := '0';
    signal grp_tpgPatternTartanColorBars_fu_1001_ap_start_reg : STD_LOGIC := '0';
    signal grp_tpgPatternCrossHatch_fu_1032_ap_start_reg : STD_LOGIC := '0';
    signal zext_ln1236_fu_1147_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1240_fu_1158_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1244_fu_1169_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1215_fu_1722_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1183_fu_1743_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1162_fu_1759_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1141_fu_1775_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1120_fu_1791_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1099_fu_1807_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1310_fu_2812_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln544_fu_2764_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln1056_fu_1826_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln1212_fu_1690_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_57_fu_1672_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal sub_ln232_fu_1416_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln232_fu_1410_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln1296_fu_1602_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln1298_fu_1614_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln648_fu_2287_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln1619_fu_1967_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln259_1_fu_1882_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_val_1_fu_1936_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_4_fu_2178_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln260_2_fu_2274_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal b_2_fu_2368_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln260_4_fu_2538_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgBarSelRgb_b_load_cast_fu_2595_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln260_3_fu_2712_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln260_1_fu_2751_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv2_i_i_i337_cast_cast_cast_fu_1075_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv2_i_i_i_cast_cast_fu_1067_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1_fu_1955_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln232_fu_2204_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal sext_ln259_fu_2591_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_val_3_fu_1922_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln4_fu_2156_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln1487_fu_2268_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln1314_fu_2532_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgBarSelRgb_r_load_cast_fu_2587_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_fu_2708_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln259_fu_2745_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv2_i_i10_i354_cast_cast_cast_cast_cast_cast_fu_1063_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln1056_fu_1820_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal ret_V_4_fu_2040_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal ret_V_5_fu_2086_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal ret_V_6_fu_2132_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal phi_mul_fu_446 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln528_fu_1645_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal x_fu_450 : STD_LOGIC_VECTOR (15 downto 0);
    signal x_3_fu_1135_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_sig_allocacmp_x_2 : STD_LOGIC_VECTOR (15 downto 0);
    signal rampVal_2_flag_1_fu_454 : STD_LOGIC_VECTOR (0 downto 0);
    signal hdata_flag_1_fu_458 : STD_LOGIC_VECTOR (0 downto 0);
    signal rampVal_3_flag_1_fu_462 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal conv2_i_i10_i354_cast_cast_cast_cast_cast_fu_1059_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln520_1_fu_1115_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln520_2_fu_1119_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln1240_fu_1152_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln1244_fu_1163_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal or_ln1285_fu_1174_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal or_ln1050_fu_1270_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln1236_fu_1287_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln1236_fu_1291_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_7_fu_1303_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1236_fu_1297_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln1240_fu_1319_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln1240_1_fu_1323_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_8_fu_1335_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1240_fu_1329_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln1244_fu_1351_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln1244_1_fu_1355_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_9_fu_1367_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1244_fu_1361_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln1541_fu_1395_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal ret_V_fu_1399_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln2_fu_1445_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_2859_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_2868_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln1257_2_fu_1482_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln1257_2_fu_1482_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal mul_ln1257_2_fu_1482_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_2893_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln1257_6_fu_1492_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln1257_4_fu_1488_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln1257_7_fu_1495_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal shl_ln1_fu_1510_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln1258_1_fu_1521_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2902_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln1258_1_fu_1521_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln1258_fu_1517_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln1257_2_fu_1499_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln1257_3_fu_1505_p2 : STD_LOGIC_VECTOR (15 downto 0);
    attribute use_dsp48 : string;
    attribute use_dsp48 of add_ln1257_3_fu_1505_p2 : signal is "no";
    signal tmp_10_fu_1530_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1_fu_1538_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln1258_2_fu_1524_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_11_fu_1556_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln2_fu_1564_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_1_fu_1548_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal g_1_fu_1574_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln520_6_fu_1680_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln1212_fu_1684_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal or_ln1183_fu_1732_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1183_fu_1736_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal or_ln1162_fu_1748_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1162_fu_1752_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal or_ln1141_fu_1764_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1141_fu_1768_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal or_ln1120_fu_1780_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1120_fu_1784_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal or_ln1099_fu_1796_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1099_fu_1800_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln520_5_fu_1816_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln1584_fu_1911_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_val_fu_1918_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal and_ln1616_fu_1943_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_fu_1955_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1_fu_1955_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1_fu_1955_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_13_fu_2016_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1545_fu_2012_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1544_fu_2034_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal lshr_ln_fu_2024_p4 : STD_LOGIC_VECTOR (26 downto 0);
    signal tmp_14_fu_2062_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1545_1_fu_2058_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1544_1_fu_2080_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal lshr_ln1544_1_fu_2070_p4 : STD_LOGIC_VECTOR (26 downto 0);
    signal tmp_15_fu_2108_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1545_2_fu_2104_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1544_2_fu_2126_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal lshr_ln1544_2_fu_2116_p4 : STD_LOGIC_VECTOR (26 downto 0);
    signal tmp_2_fu_2146_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_3_fu_2168_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_5_fu_2186_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal and_ln1817_fu_2164_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_fu_2196_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln520_4_fu_2264_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln1500_fu_2281_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln1259_1_fu_2329_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2918_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln1259_3_fu_2332_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln1259_1_fu_2329_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln1259_1_fu_2326_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln1259_2_fu_2336_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln1259_3_fu_2332_p2 : STD_LOGIC_VECTOR (15 downto 0);
    attribute use_dsp48 of add_ln1259_3_fu_2332_p2 : signal is "no";
    signal tmp_12_fu_2342_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln3_fu_2350_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal b_1_fu_2360_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2928_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal trunc_ln1311_fu_2483_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal sub_ln1311_fu_2493_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal trunc_ln1311_1_fu_2499_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_16_fu_2486_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln1311_1_fu_2509_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln1311_2_fu_2515_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln1311_fu_2524_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln520_3_fu_2741_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln1039_fu_2758_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal lshr_ln1_fu_2803_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2910_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal lshr_ln1_fu_2803_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_2859_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2859_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_2859_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2868_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2868_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_2868_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_2877_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2877_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2885_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2885_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2885_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_2893_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2893_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2893_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_2902_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2902_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_2910_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2918_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2918_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_2928_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2859_ce : STD_LOGIC;
    signal grp_fu_2868_ce : STD_LOGIC;
    signal grp_fu_2877_ce : STD_LOGIC;
    signal grp_fu_2885_ce : STD_LOGIC;
    signal grp_fu_2893_ce : STD_LOGIC;
    signal grp_fu_2902_ce : STD_LOGIC;
    signal grp_fu_2910_ce : STD_LOGIC;
    signal grp_fu_2918_ce : STD_LOGIC;
    signal grp_fu_2928_ce : STD_LOGIC;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter5_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter6_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter7_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter8_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter9_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter10_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter11_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal grp_fu_2868_p00 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_2885_p20 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2893_p20 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2918_p00 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln1257_2_fu_1482_p00 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_condition_2678 : BOOLEAN;
    signal ap_condition_2685 : BOOLEAN;
    signal ap_condition_2689 : BOOLEAN;
    signal ap_condition_2693 : BOOLEAN;
    signal ap_condition_2683 : BOOLEAN;
    signal ap_condition_2699 : BOOLEAN;
    signal ap_condition_2708 : BOOLEAN;
    signal ap_condition_2712 : BOOLEAN;
    signal ap_condition_2717 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component design_1_v_tpg_0_0_tpgPatternDPColorSquare IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_ce : IN STD_LOGIC;
        y : IN STD_LOGIC_VECTOR (15 downto 0);
        x : IN STD_LOGIC_VECTOR (15 downto 0);
        color : IN STD_LOGIC_VECTOR (7 downto 0);
        dpDynamicRange : IN STD_LOGIC_VECTOR (7 downto 0);
        dpYUVCoef : IN STD_LOGIC_VECTOR (7 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component design_1_v_tpg_0_0_tpgPatternCheckerBoard IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_ce : IN STD_LOGIC;
        y : IN STD_LOGIC_VECTOR (15 downto 0);
        x : IN STD_LOGIC_VECTOR (15 downto 0);
        width : IN STD_LOGIC_VECTOR (13 downto 0);
        height : IN STD_LOGIC_VECTOR (13 downto 0);
        color : IN STD_LOGIC_VECTOR (7 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component design_1_v_tpg_0_0_tpgPatternTartanColorBars IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_ce : IN STD_LOGIC;
        y : IN STD_LOGIC_VECTOR (15 downto 0);
        x : IN STD_LOGIC_VECTOR (15 downto 0);
        width : IN STD_LOGIC_VECTOR (13 downto 0);
        height : IN STD_LOGIC_VECTOR (13 downto 0);
        color : IN STD_LOGIC_VECTOR (7 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component design_1_v_tpg_0_0_tpgPatternCrossHatch IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_ce : IN STD_LOGIC;
        y : IN STD_LOGIC_VECTOR (15 downto 0);
        x : IN STD_LOGIC_VECTOR (15 downto 0);
        width : IN STD_LOGIC_VECTOR (15 downto 0);
        height : IN STD_LOGIC_VECTOR (15 downto 0);
        color : IN STD_LOGIC_VECTOR (7 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component design_1_v_tpg_0_0_reg_int_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        d : IN STD_LOGIC_VECTOR (15 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_ce : IN STD_LOGIC );
    end component;


    component design_1_v_tpg_0_0_mul_8ns_6ns_13_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (5 downto 0);
        dout : OUT STD_LOGIC_VECTOR (12 downto 0) );
    end component;


    component design_1_v_tpg_0_0_mux_32_8_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (7 downto 0);
        din3 : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (0 downto 0);
        din2 : IN STD_LOGIC_VECTOR (15 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (16 downto 0) );
    end component;


    component design_1_v_tpg_0_0_mac_muladd_8ns_7ns_13ns_15_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (6 downto 0);
        din2 : IN STD_LOGIC_VECTOR (12 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (14 downto 0) );
    end component;


    component design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (15 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component design_1_v_tpg_0_0_mac_muladd_8ns_8s_15ns_16_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (14 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component design_1_v_tpg_0_0_mac_muladd_8ns_8ns_15ns_16_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (14 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component design_1_v_tpg_0_0_mac_muladd_8ns_7s_16s_16_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (6 downto 0);
        din2 : IN STD_LOGIC_VECTOR (15 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (15 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component design_1_v_tpg_0_0_mac_muladd_8ns_6s_16s_16_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (5 downto 0);
        din2 : IN STD_LOGIC_VECTOR (15 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component design_1_v_tpg_0_0_mul_mul_20s_8ns_28_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (19 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (27 downto 0) );
    end component;


    component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_redYuv_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_grnYuv_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_bluYuv_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component design_1_v_tpg_0_0_tpgPatternCrossHatch_blkYuv_1_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component design_1_v_tpg_0_0_tpgPatternCrossHatch_whiYuv_1_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component design_1_v_tpg_0_0_tpgPatternCheckerBoard_tpgBarSelYuv_y21_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component design_1_v_tpg_0_0_tpgPatternCheckerBoard_tpgBarSelYuv_v19_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component design_1_v_tpg_0_0_tpgPatternCheckerBoard_tpgBarSelYuv_u17_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_r_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (1 downto 0) );
    end component;


    component design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_g_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (1 downto 0) );
    end component;


    component design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_b_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (1 downto 0) );
    end component;


    component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (19 downto 0) );
    end component;


    component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        address1 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        address2 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce2 : IN STD_LOGIC;
        q2 : OUT STD_LOGIC_VECTOR (8 downto 0) );
    end component;


    component design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    redYuv_U : component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_redYuv_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => redYuv_address0,
        ce0 => redYuv_ce0,
        q0 => redYuv_q0);

    grnYuv_U : component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_grnYuv_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grnYuv_address0,
        ce0 => grnYuv_ce0,
        q0 => grnYuv_q0);

    bluYuv_U : component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_bluYuv_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => bluYuv_address0,
        ce0 => bluYuv_ce0,
        q0 => bluYuv_q0);

    blkYuv_U : component design_1_v_tpg_0_0_tpgPatternCrossHatch_blkYuv_1_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => blkYuv_address0,
        ce0 => blkYuv_ce0,
        q0 => blkYuv_q0);

    whiYuv_U : component design_1_v_tpg_0_0_tpgPatternCrossHatch_whiYuv_1_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => whiYuv_address0,
        ce0 => whiYuv_ce0,
        q0 => whiYuv_q0);

    tpgBarSelYuv_y_U : component design_1_v_tpg_0_0_tpgPatternCheckerBoard_tpgBarSelYuv_y21_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => tpgBarSelYuv_y_address0,
        ce0 => tpgBarSelYuv_y_ce0,
        q0 => tpgBarSelYuv_y_q0);

    tpgBarSelYuv_v_U : component design_1_v_tpg_0_0_tpgPatternCheckerBoard_tpgBarSelYuv_v19_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => tpgBarSelYuv_v_address0,
        ce0 => tpgBarSelYuv_v_ce0,
        q0 => tpgBarSelYuv_v_q0);

    tpgBarSelYuv_u_U : component design_1_v_tpg_0_0_tpgPatternCheckerBoard_tpgBarSelYuv_u17_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => tpgBarSelYuv_u_address0,
        ce0 => tpgBarSelYuv_u_ce0,
        q0 => tpgBarSelYuv_u_q0);

    tpgBarSelRgb_r_U : component design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_r_ROM_AUTO_1R
    generic map (
        DataWidth => 2,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => tpgBarSelRgb_r_address0,
        ce0 => tpgBarSelRgb_r_ce0,
        q0 => tpgBarSelRgb_r_q0);

    tpgBarSelRgb_g_U : component design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_g_ROM_AUTO_1R
    generic map (
        DataWidth => 2,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => tpgBarSelRgb_g_address0,
        ce0 => tpgBarSelRgb_g_ce0,
        q0 => tpgBarSelRgb_g_q0);

    tpgBarSelRgb_b_U : component design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_b_ROM_AUTO_1R
    generic map (
        DataWidth => 2,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => tpgBarSelRgb_b_address0,
        ce0 => tpgBarSelRgb_b_ce0,
        q0 => tpgBarSelRgb_b_q0);

    tpgSinTableArray_U : component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_ROM_AUTO_1R
    generic map (
        DataWidth => 20,
        AddressRange => 2048,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => tpgSinTableArray_address0,
        ce0 => tpgSinTableArray_ce0,
        q0 => tpgSinTableArray_q0);

    tpgSinTableArray_9bit_U : component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_ROM_AUTO_1R
    generic map (
        DataWidth => 9,
        AddressRange => 2048,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => tpgSinTableArray_9bit_address0,
        ce0 => tpgSinTableArray_9bit_ce0,
        q0 => tpgSinTableArray_9bit_q0,
        address1 => tpgSinTableArray_9bit_address1,
        ce1 => tpgSinTableArray_9bit_ce1,
        q1 => tpgSinTableArray_9bit_q1,
        address2 => tpgSinTableArray_9bit_address2,
        ce2 => tpgSinTableArray_9bit_ce2,
        q2 => tpgSinTableArray_9bit_q2);

    grp_tpgPatternDPColorSquare_fu_927 : component design_1_v_tpg_0_0_tpgPatternDPColorSquare
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_tpgPatternDPColorSquare_fu_927_ap_start,
        ap_done => grp_tpgPatternDPColorSquare_fu_927_ap_done,
        ap_idle => grp_tpgPatternDPColorSquare_fu_927_ap_idle,
        ap_ready => grp_tpgPatternDPColorSquare_fu_927_ap_ready,
        ap_ce => grp_tpgPatternDPColorSquare_fu_927_ap_ce,
        y => y,
        x => x_2_reg_3129_pp0_iter8_reg,
        color => colorFormatLocal,
        dpDynamicRange => dpDynamicRange_load,
        dpYUVCoef => dpYUVCoef_load,
        ap_return_0 => grp_tpgPatternDPColorSquare_fu_927_ap_return_0,
        ap_return_1 => grp_tpgPatternDPColorSquare_fu_927_ap_return_1,
        ap_return_2 => grp_tpgPatternDPColorSquare_fu_927_ap_return_2);

    grp_tpgPatternCheckerBoard_fu_970 : component design_1_v_tpg_0_0_tpgPatternCheckerBoard
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_tpgPatternCheckerBoard_fu_970_ap_start,
        ap_done => grp_tpgPatternCheckerBoard_fu_970_ap_done,
        ap_idle => grp_tpgPatternCheckerBoard_fu_970_ap_idle,
        ap_ready => grp_tpgPatternCheckerBoard_fu_970_ap_ready,
        ap_ce => grp_tpgPatternCheckerBoard_fu_970_ap_ce,
        y => y,
        x => x_2_reg_3129_pp0_iter8_reg,
        width => trunc_ln7,
        height => trunc_ln,
        color => colorFormatLocal,
        ap_return_0 => grp_tpgPatternCheckerBoard_fu_970_ap_return_0,
        ap_return_1 => grp_tpgPatternCheckerBoard_fu_970_ap_return_1,
        ap_return_2 => grp_tpgPatternCheckerBoard_fu_970_ap_return_2);

    grp_tpgPatternTartanColorBars_fu_1001 : component design_1_v_tpg_0_0_tpgPatternTartanColorBars
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_tpgPatternTartanColorBars_fu_1001_ap_start,
        ap_done => grp_tpgPatternTartanColorBars_fu_1001_ap_done,
        ap_idle => grp_tpgPatternTartanColorBars_fu_1001_ap_idle,
        ap_ready => grp_tpgPatternTartanColorBars_fu_1001_ap_ready,
        ap_ce => grp_tpgPatternTartanColorBars_fu_1001_ap_ce,
        y => y,
        x => x_2_reg_3129_pp0_iter8_reg,
        width => trunc_ln7,
        height => trunc_ln,
        color => colorFormatLocal,
        ap_return_0 => grp_tpgPatternTartanColorBars_fu_1001_ap_return_0,
        ap_return_1 => grp_tpgPatternTartanColorBars_fu_1001_ap_return_1,
        ap_return_2 => grp_tpgPatternTartanColorBars_fu_1001_ap_return_2);

    grp_tpgPatternCrossHatch_fu_1032 : component design_1_v_tpg_0_0_tpgPatternCrossHatch
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_tpgPatternCrossHatch_fu_1032_ap_start,
        ap_done => grp_tpgPatternCrossHatch_fu_1032_ap_done,
        ap_idle => grp_tpgPatternCrossHatch_fu_1032_ap_idle,
        ap_ready => grp_tpgPatternCrossHatch_fu_1032_ap_ready,
        ap_ce => grp_tpgPatternCrossHatch_fu_1032_ap_ce,
        y => y,
        x => x_2_reg_3129_pp0_iter9_reg,
        width => loopWidth,
        height => loopHeight,
        color => colorFormatLocal,
        ap_return_0 => grp_tpgPatternCrossHatch_fu_1032_ap_return_0,
        ap_return_1 => grp_tpgPatternCrossHatch_fu_1032_ap_return_1,
        ap_return_2 => grp_tpgPatternCrossHatch_fu_1032_ap_return_2);

    grp_reg_int_s_fu_1465 : component design_1_v_tpg_0_0_reg_int_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        d => grp_reg_int_s_fu_1465_d,
        ap_return => grp_reg_int_s_fu_1465_ap_return,
        ap_ce => grp_reg_int_s_fu_1465_ap_ce);

    mul_8ns_6ns_13_1_1_U44 : component design_1_v_tpg_0_0_mul_8ns_6ns_13_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 6,
        dout_WIDTH => 13)
    port map (
        din0 => mul_ln1257_2_fu_1482_p0,
        din1 => mul_ln1257_2_fu_1482_p1,
        dout => mul_ln1257_2_fu_1482_p2);

    mux_32_8_1_1_U45 : component design_1_v_tpg_0_0_mux_32_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => ap_const_lv8_0,
        din1 => tmp_1_fu_1955_p2,
        din2 => tmp_1_fu_1955_p3,
        din3 => tmp_1_fu_1955_p4,
        dout => tmp_1_fu_1955_p5);

    am_addmul_16ns_1s_16ns_17_4_1_U46 : component design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 1,
        din2_WIDTH => 16,
        dout_WIDTH => 17)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2859_p0,
        din1 => grp_fu_2859_p1,
        din2 => grp_fu_2859_p2,
        ce => grp_fu_2859_ce,
        dout => grp_fu_2859_p3);

    mac_muladd_8ns_7ns_13ns_15_4_1_U47 : component design_1_v_tpg_0_0_mac_muladd_8ns_7ns_13ns_15_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 7,
        din2_WIDTH => 13,
        dout_WIDTH => 15)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2868_p0,
        din1 => grp_fu_2868_p1,
        din2 => grp_fu_2868_p2,
        ce => grp_fu_2868_ce,
        dout => grp_fu_2868_p3);

    mac_muladd_8ns_8s_16s_16_4_1_U48 : component design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 16,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2877_p0,
        din1 => grp_fu_2877_p1,
        din2 => ap_const_lv16_8080,
        ce => grp_fu_2877_ce,
        dout => grp_fu_2877_p3);

    mac_muladd_8ns_8s_15ns_16_4_1_U49 : component design_1_v_tpg_0_0_mac_muladd_8ns_8s_15ns_16_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 15,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2885_p0,
        din1 => grp_fu_2885_p1,
        din2 => grp_fu_2885_p2,
        ce => grp_fu_2885_ce,
        dout => grp_fu_2885_p3);

    mac_muladd_8ns_8ns_15ns_16_4_1_U50 : component design_1_v_tpg_0_0_mac_muladd_8ns_8ns_15ns_16_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 15,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2893_p0,
        din1 => grp_fu_2893_p1,
        din2 => grp_fu_2893_p2,
        ce => grp_fu_2893_ce,
        dout => grp_fu_2893_p3);

    mac_muladd_8ns_7s_16s_16_4_1_U51 : component design_1_v_tpg_0_0_mac_muladd_8ns_7s_16s_16_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 7,
        din2_WIDTH => 16,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2902_p0,
        din1 => grp_fu_2902_p1,
        din2 => grp_fu_2877_p3,
        ce => grp_fu_2902_ce,
        dout => grp_fu_2902_p3);

    mac_muladd_16s_16s_16ns_16_4_1_U52 : component design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => Zplate_Hor_Control_Delta,
        din1 => grp_reg_int_s_fu_1465_ap_return,
        din2 => grp_fu_2910_p2,
        ce => grp_fu_2910_ce,
        dout => grp_fu_2910_p3);

    mac_muladd_8ns_6s_16s_16_4_1_U53 : component design_1_v_tpg_0_0_mac_muladd_8ns_6s_16s_16_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 6,
        din2_WIDTH => 16,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2918_p0,
        din1 => grp_fu_2918_p1,
        din2 => ap_const_lv16_8080,
        ce => grp_fu_2918_ce,
        dout => grp_fu_2918_p3);

    mul_mul_20s_8ns_28_4_1_U54 : component design_1_v_tpg_0_0_mul_mul_20s_8ns_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 20,
        din1_WIDTH => 8,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tpgSinTableArray_q0,
        din1 => grp_fu_2928_p1,
        ce => grp_fu_2928_ce,
        dout => grp_fu_2928_p2);

    flow_control_loop_pipe_sequential_init_U : component design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter11_reg = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter10 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter11 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter12 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;


    grp_tpgPatternCheckerBoard_fu_970_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_tpgPatternCheckerBoard_fu_970_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_read_fu_610_p2 = ap_const_lv8_F) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
                    grp_tpgPatternCheckerBoard_fu_970_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_tpgPatternCheckerBoard_fu_970_ap_ready = ap_const_logic_1)) then 
                    grp_tpgPatternCheckerBoard_fu_970_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_tpgPatternCrossHatch_fu_1032_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_tpgPatternCrossHatch_fu_1032_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_read_fu_610_p2 = ap_const_lv8_C) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
                    grp_tpgPatternCrossHatch_fu_1032_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_tpgPatternCrossHatch_fu_1032_ap_ready = ap_const_logic_1)) then 
                    grp_tpgPatternCrossHatch_fu_1032_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_tpgPatternDPColorSquare_fu_927_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_tpgPatternDPColorSquare_fu_927_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_read_fu_610_p2 = ap_const_lv8_13) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
                    grp_tpgPatternDPColorSquare_fu_927_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_tpgPatternDPColorSquare_fu_927_ap_ready = ap_const_logic_1)) then 
                    grp_tpgPatternDPColorSquare_fu_927_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_tpgPatternTartanColorBars_fu_1001_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_tpgPatternTartanColorBars_fu_1001_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_read_fu_610_p2 = ap_const_lv8_B) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
                    grp_tpgPatternTartanColorBars_fu_1001_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_tpgPatternTartanColorBars_fu_1001_ap_ready = ap_const_logic_1)) then 
                    grp_tpgPatternTartanColorBars_fu_1001_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    hdata_flag_1_fu_458_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    hdata_flag_1_fu_458 <= hdata_flag_0;
                elsif (((bckgndId_load_read_read_fu_610_p2 = ap_const_lv8_E) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
                    hdata_flag_1_fu_458 <= ap_const_lv1_1;
                end if;
            end if; 
        end if;
    end process;

    phi_mul_fu_446_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    phi_mul_fu_446 <= ap_const_lv16_0;
                elsif ((ap_enable_reg_pp0_iter6 = ap_const_logic_1)) then 
                    phi_mul_fu_446 <= add_ln528_fu_1645_p2;
                end if;
            end if; 
        end if;
    end process;

    rampVal_2_flag_1_fu_454_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    rampVal_2_flag_1_fu_454 <= rampVal_2_flag_0;
                elsif (((bckgndId_load_read_read_fu_610_p2 = ap_const_lv8_11) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
                    rampVal_2_flag_1_fu_454 <= ap_const_lv1_1;
                end if;
            end if; 
        end if;
    end process;

    rampVal_3_flag_1_fu_462_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    rampVal_3_flag_1_fu_462 <= rampVal_3_flag_0;
                elsif (((bckgndId_load_read_read_fu_610_p2 = ap_const_lv8_1) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
                    rampVal_3_flag_1_fu_462 <= ap_const_lv1_1;
                end if;
            end if; 
        end if;
    end process;

    x_fu_450_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln520_fu_1123_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    x_fu_450 <= x_3_fu_1135_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    x_fu_450 <= ap_const_lv16_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load = ap_const_lv8_D) and (cmp2_i322 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then
                add_ln1259_reg_3251 <= grp_fu_2885_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                add_ln1259_reg_3251_pp0_iter10_reg <= add_ln1259_reg_3251_pp0_iter9_reg;
                add_ln1259_reg_3251_pp0_iter5_reg <= add_ln1259_reg_3251;
                add_ln1259_reg_3251_pp0_iter6_reg <= add_ln1259_reg_3251_pp0_iter5_reg;
                add_ln1259_reg_3251_pp0_iter7_reg <= add_ln1259_reg_3251_pp0_iter6_reg;
                add_ln1259_reg_3251_pp0_iter8_reg <= add_ln1259_reg_3251_pp0_iter7_reg;
                add_ln1259_reg_3251_pp0_iter9_reg <= add_ln1259_reg_3251_pp0_iter8_reg;
                and_ln1219_reg_3192_pp0_iter10_reg <= and_ln1219_reg_3192_pp0_iter9_reg;
                and_ln1219_reg_3192_pp0_iter2_reg <= and_ln1219_reg_3192_pp0_iter1_reg;
                and_ln1219_reg_3192_pp0_iter3_reg <= and_ln1219_reg_3192_pp0_iter2_reg;
                and_ln1219_reg_3192_pp0_iter4_reg <= and_ln1219_reg_3192_pp0_iter3_reg;
                and_ln1219_reg_3192_pp0_iter5_reg <= and_ln1219_reg_3192_pp0_iter4_reg;
                and_ln1219_reg_3192_pp0_iter6_reg <= and_ln1219_reg_3192_pp0_iter5_reg;
                and_ln1219_reg_3192_pp0_iter7_reg <= and_ln1219_reg_3192_pp0_iter6_reg;
                and_ln1219_reg_3192_pp0_iter8_reg <= and_ln1219_reg_3192_pp0_iter7_reg;
                and_ln1219_reg_3192_pp0_iter9_reg <= and_ln1219_reg_3192_pp0_iter8_reg;
                and_ln1292_reg_3188_pp0_iter2_reg <= and_ln1292_reg_3188_pp0_iter1_reg;
                and_ln1292_reg_3188_pp0_iter3_reg <= and_ln1292_reg_3188_pp0_iter2_reg;
                and_ln1292_reg_3188_pp0_iter4_reg <= and_ln1292_reg_3188_pp0_iter3_reg;
                ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
                ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
                ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
                ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
                ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
                ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
                ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
                b_reg_3211_pp0_iter10_reg <= b_reg_3211_pp0_iter9_reg;
                b_reg_3211_pp0_iter2_reg <= b_reg_3211;
                b_reg_3211_pp0_iter3_reg <= b_reg_3211_pp0_iter2_reg;
                b_reg_3211_pp0_iter4_reg <= b_reg_3211_pp0_iter3_reg;
                b_reg_3211_pp0_iter5_reg <= b_reg_3211_pp0_iter4_reg;
                b_reg_3211_pp0_iter6_reg <= b_reg_3211_pp0_iter5_reg;
                b_reg_3211_pp0_iter7_reg <= b_reg_3211_pp0_iter6_reg;
                b_reg_3211_pp0_iter8_reg <= b_reg_3211_pp0_iter7_reg;
                b_reg_3211_pp0_iter9_reg <= b_reg_3211_pp0_iter8_reg;
                g_2_reg_3269_pp0_iter10_reg <= g_2_reg_3269_pp0_iter9_reg;
                g_2_reg_3269_pp0_iter6_reg <= g_2_reg_3269;
                g_2_reg_3269_pp0_iter7_reg <= g_2_reg_3269_pp0_iter6_reg;
                g_2_reg_3269_pp0_iter8_reg <= g_2_reg_3269_pp0_iter7_reg;
                g_2_reg_3269_pp0_iter9_reg <= g_2_reg_3269_pp0_iter8_reg;
                g_reg_3206_pp0_iter2_reg <= g_reg_3206;
                g_reg_3206_pp0_iter3_reg <= g_reg_3206_pp0_iter2_reg;
                g_reg_3206_pp0_iter4_reg <= g_reg_3206_pp0_iter3_reg;
                icmp_ln1027_reg_3158_pp0_iter10_reg <= icmp_ln1027_reg_3158_pp0_iter9_reg;
                icmp_ln1027_reg_3158_pp0_iter2_reg <= icmp_ln1027_reg_3158_pp0_iter1_reg;
                icmp_ln1027_reg_3158_pp0_iter3_reg <= icmp_ln1027_reg_3158_pp0_iter2_reg;
                icmp_ln1027_reg_3158_pp0_iter4_reg <= icmp_ln1027_reg_3158_pp0_iter3_reg;
                icmp_ln1027_reg_3158_pp0_iter5_reg <= icmp_ln1027_reg_3158_pp0_iter4_reg;
                icmp_ln1027_reg_3158_pp0_iter6_reg <= icmp_ln1027_reg_3158_pp0_iter5_reg;
                icmp_ln1027_reg_3158_pp0_iter7_reg <= icmp_ln1027_reg_3158_pp0_iter6_reg;
                icmp_ln1027_reg_3158_pp0_iter8_reg <= icmp_ln1027_reg_3158_pp0_iter7_reg;
                icmp_ln1027_reg_3158_pp0_iter9_reg <= icmp_ln1027_reg_3158_pp0_iter8_reg;
                icmp_ln1050_reg_3196_pp0_iter2_reg <= icmp_ln1050_reg_3196_pp0_iter1_reg;
                icmp_ln1050_reg_3196_pp0_iter3_reg <= icmp_ln1050_reg_3196_pp0_iter2_reg;
                icmp_ln1050_reg_3196_pp0_iter4_reg <= icmp_ln1050_reg_3196_pp0_iter3_reg;
                icmp_ln1050_reg_3196_pp0_iter5_reg <= icmp_ln1050_reg_3196_pp0_iter4_reg;
                icmp_ln1050_reg_3196_pp0_iter6_reg <= icmp_ln1050_reg_3196_pp0_iter5_reg;
                icmp_ln1050_reg_3196_pp0_iter7_reg <= icmp_ln1050_reg_3196_pp0_iter6_reg;
                icmp_ln1050_reg_3196_pp0_iter8_reg <= icmp_ln1050_reg_3196_pp0_iter7_reg;
                icmp_ln1050_reg_3196_pp0_iter9_reg <= icmp_ln1050_reg_3196_pp0_iter8_reg;
                icmp_ln1073_reg_3232_pp0_iter2_reg <= icmp_ln1073_reg_3232;
                icmp_ln1073_reg_3232_pp0_iter3_reg <= icmp_ln1073_reg_3232_pp0_iter2_reg;
                icmp_ln1073_reg_3232_pp0_iter4_reg <= icmp_ln1073_reg_3232_pp0_iter3_reg;
                icmp_ln1073_reg_3232_pp0_iter5_reg <= icmp_ln1073_reg_3232_pp0_iter4_reg;
                icmp_ln1073_reg_3232_pp0_iter6_reg <= icmp_ln1073_reg_3232_pp0_iter5_reg;
                icmp_ln1073_reg_3232_pp0_iter7_reg <= icmp_ln1073_reg_3232_pp0_iter6_reg;
                icmp_ln1073_reg_3232_pp0_iter8_reg <= icmp_ln1073_reg_3232_pp0_iter7_reg;
                icmp_ln1285_reg_3184_pp0_iter2_reg <= icmp_ln1285_reg_3184_pp0_iter1_reg;
                icmp_ln1285_reg_3184_pp0_iter3_reg <= icmp_ln1285_reg_3184_pp0_iter2_reg;
                icmp_ln1285_reg_3184_pp0_iter4_reg <= icmp_ln1285_reg_3184_pp0_iter3_reg;
                icmp_ln1584_reg_3164_pp0_iter10_reg <= icmp_ln1584_reg_3164_pp0_iter9_reg;
                icmp_ln1584_reg_3164_pp0_iter2_reg <= icmp_ln1584_reg_3164_pp0_iter1_reg;
                icmp_ln1584_reg_3164_pp0_iter3_reg <= icmp_ln1584_reg_3164_pp0_iter2_reg;
                icmp_ln1584_reg_3164_pp0_iter4_reg <= icmp_ln1584_reg_3164_pp0_iter3_reg;
                icmp_ln1584_reg_3164_pp0_iter5_reg <= icmp_ln1584_reg_3164_pp0_iter4_reg;
                icmp_ln1584_reg_3164_pp0_iter6_reg <= icmp_ln1584_reg_3164_pp0_iter5_reg;
                icmp_ln1584_reg_3164_pp0_iter7_reg <= icmp_ln1584_reg_3164_pp0_iter6_reg;
                icmp_ln1584_reg_3164_pp0_iter8_reg <= icmp_ln1584_reg_3164_pp0_iter7_reg;
                icmp_ln1584_reg_3164_pp0_iter9_reg <= icmp_ln1584_reg_3164_pp0_iter8_reg;
                icmp_ln520_reg_3154_pp0_iter10_reg <= icmp_ln520_reg_3154_pp0_iter9_reg;
                icmp_ln520_reg_3154_pp0_iter2_reg <= icmp_ln520_reg_3154_pp0_iter1_reg;
                icmp_ln520_reg_3154_pp0_iter3_reg <= icmp_ln520_reg_3154_pp0_iter2_reg;
                icmp_ln520_reg_3154_pp0_iter4_reg <= icmp_ln520_reg_3154_pp0_iter3_reg;
                icmp_ln520_reg_3154_pp0_iter5_reg <= icmp_ln520_reg_3154_pp0_iter4_reg;
                icmp_ln520_reg_3154_pp0_iter6_reg <= icmp_ln520_reg_3154_pp0_iter5_reg;
                icmp_ln520_reg_3154_pp0_iter7_reg <= icmp_ln520_reg_3154_pp0_iter6_reg;
                icmp_ln520_reg_3154_pp0_iter8_reg <= icmp_ln520_reg_3154_pp0_iter7_reg;
                icmp_ln520_reg_3154_pp0_iter9_reg <= icmp_ln520_reg_3154_pp0_iter8_reg;
                r_2_reg_3262_pp0_iter10_reg <= r_2_reg_3262_pp0_iter9_reg;
                r_2_reg_3262_pp0_iter6_reg <= r_2_reg_3262;
                r_2_reg_3262_pp0_iter7_reg <= r_2_reg_3262_pp0_iter6_reg;
                r_2_reg_3262_pp0_iter8_reg <= r_2_reg_3262_pp0_iter7_reg;
                r_2_reg_3262_pp0_iter9_reg <= r_2_reg_3262_pp0_iter8_reg;
                r_reg_3200_pp0_iter2_reg <= r_reg_3200;
                r_reg_3200_pp0_iter3_reg <= r_reg_3200_pp0_iter2_reg;
                r_reg_3200_pp0_iter4_reg <= r_reg_3200_pp0_iter3_reg;
                trunc_ln520_reg_3137_pp0_iter10_reg <= trunc_ln520_reg_3137_pp0_iter9_reg;
                trunc_ln520_reg_3137_pp0_iter2_reg <= trunc_ln520_reg_3137_pp0_iter1_reg;
                trunc_ln520_reg_3137_pp0_iter3_reg <= trunc_ln520_reg_3137_pp0_iter2_reg;
                trunc_ln520_reg_3137_pp0_iter4_reg <= trunc_ln520_reg_3137_pp0_iter3_reg;
                trunc_ln520_reg_3137_pp0_iter5_reg <= trunc_ln520_reg_3137_pp0_iter4_reg;
                trunc_ln520_reg_3137_pp0_iter6_reg <= trunc_ln520_reg_3137_pp0_iter5_reg;
                trunc_ln520_reg_3137_pp0_iter7_reg <= trunc_ln520_reg_3137_pp0_iter6_reg;
                trunc_ln520_reg_3137_pp0_iter8_reg <= trunc_ln520_reg_3137_pp0_iter7_reg;
                trunc_ln520_reg_3137_pp0_iter9_reg <= trunc_ln520_reg_3137_pp0_iter8_reg;
                x_2_reg_3129_pp0_iter2_reg <= x_2_reg_3129_pp0_iter1_reg;
                x_2_reg_3129_pp0_iter3_reg <= x_2_reg_3129_pp0_iter2_reg;
                x_2_reg_3129_pp0_iter4_reg <= x_2_reg_3129_pp0_iter3_reg;
                x_2_reg_3129_pp0_iter5_reg <= x_2_reg_3129_pp0_iter4_reg;
                x_2_reg_3129_pp0_iter6_reg <= x_2_reg_3129_pp0_iter5_reg;
                x_2_reg_3129_pp0_iter7_reg <= x_2_reg_3129_pp0_iter6_reg;
                x_2_reg_3129_pp0_iter8_reg <= x_2_reg_3129_pp0_iter7_reg;
                x_2_reg_3129_pp0_iter9_reg <= x_2_reg_3129_pp0_iter8_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln520_fu_1123_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_read_fu_610_p2 = ap_const_lv8_9) and (cmp2_i322 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                and_ln1219_reg_3192 <= and_ln1219_fu_1216_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                and_ln1219_reg_3192_pp0_iter1_reg <= and_ln1219_reg_3192;
                and_ln1292_reg_3188_pp0_iter1_reg <= and_ln1292_reg_3188;
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
                icmp_ln1027_reg_3158 <= icmp_ln1027_fu_1129_p2;
                icmp_ln1027_reg_3158_pp0_iter1_reg <= icmp_ln1027_reg_3158;
                icmp_ln1050_reg_3196_pp0_iter1_reg <= icmp_ln1050_reg_3196;
                icmp_ln1285_reg_3184_pp0_iter1_reg <= icmp_ln1285_reg_3184;
                icmp_ln1584_reg_3164_pp0_iter1_reg <= icmp_ln1584_reg_3164;
                icmp_ln520_reg_3154 <= icmp_ln520_fu_1123_p2;
                icmp_ln520_reg_3154_pp0_iter1_reg <= icmp_ln520_reg_3154;
                trunc_ln520_reg_3137 <= trunc_ln520_fu_1107_p1;
                trunc_ln520_reg_3137_pp0_iter1_reg <= trunc_ln520_reg_3137;
                x_2_reg_3129 <= ap_sig_allocacmp_x_2;
                x_2_reg_3129_pp0_iter1_reg <= x_2_reg_3129;
                    zext_ln1032_cast_reg_3124(7 downto 0) <= zext_ln1032_cast_fu_1055_p1(7 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln520_fu_1123_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1285_fu_1180_p2 = ap_const_lv1_0) and (bckgndId_load = ap_const_lv8_A) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                and_ln1292_reg_3188 <= and_ln1292_fu_1186_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_read_fu_610_p2 = ap_const_lv8_10) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then
                bSerie_V <= ret_V_6_fu_2132_p3;
                gSerie_V <= ret_V_5_fu_2086_p3;
                rSerie_V <= ret_V_4_fu_2040_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load = ap_const_lv8_D) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                b_reg_3211 <= b_fu_1375_p3;
                g_reg_3206 <= g_fu_1343_p3;
                r_reg_3200 <= r_fu_1311_p3;
                    zext_ln1257_1_reg_3225(7 downto 0) <= zext_ln1257_1_fu_1387_p1(7 downto 0);
                    zext_ln1257_reg_3219(7 downto 0) <= zext_ln1257_fu_1383_p1(7 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load = ap_const_lv8_D))) then
                g_2_reg_3269 <= g_2_fu_1588_p3;
                r_2_reg_3262 <= r_2_fu_1582_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln520_fu_1123_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_read_fu_610_p2 = ap_const_lv8_2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln1050_reg_3196 <= icmp_ln1050_fu_1276_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1027_reg_3158 = ap_const_lv1_0) and (bckgndId_load_read_read_fu_610_p2 = ap_const_lv8_9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln1073_reg_3232 <= icmp_ln1073_fu_1405_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln520_fu_1123_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load = ap_const_lv8_A) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln1285_reg_3184 <= icmp_ln1285_fu_1180_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln520_fu_1123_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_read_fu_610_p2 = ap_const_lv8_11) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln1584_reg_3164 <= icmp_ln1584_fu_1141_p2;
            end if;
        end if;
    end process;
    zext_ln1032_cast_reg_3124(15 downto 8) <= "00000000";
    zext_ln1257_reg_3219(14 downto 8) <= "0000000";
    zext_ln1257_1_reg_3225(15 downto 8) <= "00000000";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln1039_fu_2758_p2 <= std_logic_vector(unsigned(select_ln259_fu_2745_p3) + unsigned(ap_const_lv8_1));
    add_ln1056_fu_1820_p2 <= std_logic_vector(unsigned(trunc_ln520_5_fu_1816_p1) + unsigned(ap_const_lv8_1));
    add_ln1212_fu_1684_p2 <= std_logic_vector(unsigned(trunc_ln520_6_fu_1680_p1) + unsigned(ap_const_lv3_1));
    add_ln1236_fu_1291_p2 <= std_logic_vector(unsigned(tpgSinTableArray_9bit_q2) + unsigned(ap_const_lv9_80));
    add_ln1240_1_fu_1323_p2 <= std_logic_vector(unsigned(tpgSinTableArray_9bit_q1) + unsigned(ap_const_lv9_80));
    add_ln1240_fu_1152_p2 <= std_logic_vector(unsigned(trunc_ln520_2_fu_1119_p1) + unsigned(ap_const_lv11_2AA));
    add_ln1244_1_fu_1355_p2 <= std_logic_vector(unsigned(tpgSinTableArray_9bit_q0) + unsigned(ap_const_lv9_80));
    add_ln1244_fu_1163_p2 <= std_logic_vector(unsigned(trunc_ln520_2_fu_1119_p1) + unsigned(ap_const_lv11_554));
    add_ln1257_2_fu_1499_p2 <= std_logic_vector(unsigned(zext_ln1257_6_fu_1492_p1) + unsigned(zext_ln1257_4_fu_1488_p1));
    add_ln1257_3_fu_1505_p2 <= std_logic_vector(unsigned(grp_fu_2893_p3) + unsigned(zext_ln1257_7_fu_1495_p1));
    add_ln1258_2_fu_1524_p2 <= std_logic_vector(unsigned(zext_ln1258_1_fu_1521_p1) + unsigned(zext_ln1258_fu_1517_p1));
    add_ln1259_2_fu_2336_p2 <= std_logic_vector(unsigned(zext_ln1259_1_fu_2329_p1) + unsigned(sext_ln1259_1_fu_2326_p1));
    add_ln1259_3_fu_2332_p0 <= grp_fu_2918_p3;
    add_ln1259_3_fu_2332_p2 <= std_logic_vector(signed(add_ln1259_3_fu_2332_p0) + signed(add_ln1259_reg_3251_pp0_iter10_reg));
    add_ln1296_fu_1602_p2 <= std_logic_vector(unsigned(zonePlateVAddr_loc_1_out_i) + unsigned(zonePlateVDelta_loc_1_out_i));
    add_ln1298_fu_1614_p2 <= std_logic_vector(unsigned(Zplate_Ver_Control_Delta) + unsigned(zonePlateVDelta_loc_1_out_i));
    add_ln1314_fu_2532_p2 <= std_logic_vector(unsigned(select_ln1311_fu_2524_p3) + unsigned(ap_const_lv8_90));
    add_ln1500_fu_2281_p2 <= std_logic_vector(unsigned(select_ln1487_fu_2268_p3) + unsigned(ap_const_lv8_1));
    add_ln1619_fu_1967_p2 <= std_logic_vector(unsigned(select_ln1584_fu_1911_p3) + unsigned(ap_const_lv16_1));
    add_ln232_fu_1410_p2 <= std_logic_vector(unsigned(lhs_out_i) + unsigned(ap_const_lv11_1));
    add_ln528_fu_1645_p2 <= std_logic_vector(unsigned(phi_mul_fu_446) + unsigned(Zplate_Hor_Control_Start));
    and_ln1219_fu_1216_p2 <= (trunc_ln520_fu_1107_p1 and cmp57_i);
    and_ln1292_fu_1186_p2 <= (icmp_ln1027_fu_1129_p2 and cmp12_i);
    and_ln1616_fu_1943_p2 <= (trunc_ln520_reg_3137_pp0_iter10_reg and cmp85_i);
    and_ln1817_fu_2164_p2 <= (trunc_ln520_reg_3137_pp0_iter10_reg and cmp85_i);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_enable_reg_pp0_iter12, ovrlayYUV_full_n)
    begin
                ap_block_pp0_stage0_01001 <= ((ovrlayYUV_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter12, ovrlayYUV_full_n)
    begin
                ap_block_pp0_stage0_11001 <= ((ovrlayYUV_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp183_assign_proc : process(ap_enable_reg_pp0_iter12, ovrlayYUV_full_n)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp183 <= ((ovrlayYUV_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp239_assign_proc : process(ap_enable_reg_pp0_iter12, ovrlayYUV_full_n)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp239 <= ((ovrlayYUV_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp240_assign_proc : process(ap_enable_reg_pp0_iter12, ovrlayYUV_full_n)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp240 <= ((ovrlayYUV_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp242_assign_proc : process(ap_enable_reg_pp0_iter12, ovrlayYUV_full_n)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp242 <= ((ovrlayYUV_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp262_assign_proc : process(ap_enable_reg_pp0_iter12, ovrlayYUV_full_n)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp262 <= ((ovrlayYUV_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter12, ovrlayYUV_full_n)
    begin
                ap_block_pp0_stage0_subdone <= ((ovrlayYUV_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1));
    end process;

        ap_block_state10_pp0_stage0_iter11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter11_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter11_ignore_call5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter7_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter7_ignore_call5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter8 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter8_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter8_ignore_call5 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state13_pp0_stage0_iter12_assign_proc : process(ovrlayYUV_full_n)
    begin
                ap_block_state13_pp0_stage0_iter12 <= (ovrlayYUV_full_n = ap_const_logic_0);
    end process;


    ap_block_state13_pp0_stage0_iter12_ignore_call0_assign_proc : process(ovrlayYUV_full_n)
    begin
                ap_block_state13_pp0_stage0_iter12_ignore_call0 <= (ovrlayYUV_full_n = ap_const_logic_0);
    end process;


    ap_block_state13_pp0_stage0_iter12_ignore_call5_assign_proc : process(ovrlayYUV_full_n)
    begin
                ap_block_state13_pp0_stage0_iter12_ignore_call5 <= (ovrlayYUV_full_n = ap_const_logic_0);
    end process;

        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0_ignore_call5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter9 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter9_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter9_ignore_call5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter10 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter10_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter10_ignore_call5 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_2678_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0, bckgndId_load_read_read_fu_610_p2)
    begin
                ap_condition_2678 <= ((ap_const_boolean_0 = ap_block_pp0_stage0) and (bckgndId_load_read_read_fu_610_p2 = ap_const_lv8_9) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1));
    end process;


    ap_condition_2683_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, bckgndId_load_read_read_fu_610_p2)
    begin
                ap_condition_2683 <= ((ap_const_boolean_0 = ap_block_pp0_stage0) and (bckgndId_load_read_read_fu_610_p2 = ap_const_lv8_9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_2685_assign_proc : process(ap_enable_reg_pp0_iter1, icmp_ln1027_reg_3158, icmp_ln1073_fu_1405_p2)
    begin
                ap_condition_2685 <= ((icmp_ln1073_fu_1405_p2 = ap_const_lv1_0) and (icmp_ln1027_reg_3158 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;


    ap_condition_2689_assign_proc : process(ap_enable_reg_pp0_iter1, icmp_ln1027_reg_3158, icmp_ln1073_fu_1405_p2)
    begin
                ap_condition_2689 <= ((icmp_ln1073_fu_1405_p2 = ap_const_lv1_1) and (icmp_ln1027_reg_3158 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;


    ap_condition_2693_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln520_fu_1123_p2, icmp_ln1027_fu_1129_p2)
    begin
                ap_condition_2693 <= ((icmp_ln520_fu_1123_p2 = ap_const_lv1_0) and (icmp_ln1027_fu_1129_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_condition_2699_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0, bckgndId_load_read_read_fu_610_p2)
    begin
                ap_condition_2699 <= ((ap_const_boolean_0 = ap_block_pp0_stage0) and (bckgndId_load_read_read_fu_610_p2 = ap_const_lv8_2) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1));
    end process;


    ap_condition_2708_assign_proc : process(ap_enable_reg_pp0_iter5, icmp_ln1285_reg_3184_pp0_iter4_reg, and_ln1292_reg_3188_pp0_iter4_reg)
    begin
                ap_condition_2708 <= ((ap_const_lv1_1 = and_ln1292_reg_3188_pp0_iter4_reg) and (icmp_ln1285_reg_3184_pp0_iter4_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1));
    end process;


    ap_condition_2712_assign_proc : process(ap_enable_reg_pp0_iter5, bckgndId_load, ap_block_pp0_stage0)
    begin
                ap_condition_2712 <= ((ap_const_boolean_0 = ap_block_pp0_stage0) and (bckgndId_load = ap_const_lv8_A) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1));
    end process;


    ap_condition_2717_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, icmp_ln520_fu_1123_p2, icmp_ln1285_fu_1180_p2)
    begin
                ap_condition_2717 <= ((icmp_ln520_fu_1123_p2 = ap_const_lv1_0) and (icmp_ln1285_fu_1180_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln520_fu_1123_p2)
    begin
        if (((icmp_ln520_fu_1123_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter11_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter11_reg = ap_const_logic_1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_start_int = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11, ap_enable_reg_pp0_iter12)
    begin
        if (((ap_enable_reg_pp0_iter12 = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_x_2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, x_fu_450)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
            ap_sig_allocacmp_x_2 <= ap_const_lv16_0;
        else 
            ap_sig_allocacmp_x_2 <= x_fu_450;
        end if; 
    end process;

    b_1_fu_2360_p3 <= 
        ap_const_lv8_FF when (tmp_12_fu_2342_p3(0) = '1') else 
        trunc_ln3_fu_2350_p4;
    b_2_fu_2368_p3 <= 
        b_reg_3211_pp0_iter10_reg when (cmp2_i322(0) = '1') else 
        b_1_fu_2360_p3;
    b_fu_1375_p3 <= 
        ap_const_lv8_FF when (tmp_9_fu_1367_p3(0) = '1') else 
        xor_ln1244_fu_1361_p2;
    barWidth_cast_cast_fu_1051_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(barWidth_cast),12));
    bckgndId_load_read_read_fu_610_p2 <= bckgndId_load;
    blkYuv_address0 <= zext_ln1162_fu_1759_p1(2 - 1 downto 0);

    blkYuv_ce0_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then 
            blkYuv_ce0 <= ap_const_logic_1;
        else 
            blkYuv_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    bluYuv_address0 <= zext_ln1141_fu_1775_p1(2 - 1 downto 0);

    bluYuv_ce0_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then 
            bluYuv_ce0 <= ap_const_logic_1;
        else 
            bluYuv_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    cmp2_i322_read_read_fu_604_p2 <= cmp2_i322;
    colorFormatLocal_read_read_fu_514_p2 <= colorFormatLocal;
    conv2_i_i10_i354_cast_cast_cast_cast_cast_cast_fu_1063_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(conv2_i_i10_i354_cast_cast_cast_cast_cast_fu_1059_p1),8));
        conv2_i_i10_i354_cast_cast_cast_cast_cast_fu_1059_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(conv2_i_i10_i354_cast_cast_cast_cast),5));

    conv2_i_i_i337_cast_cast_cast_fu_1075_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(conv2_i_i_i337_cast_cast),8));
    conv2_i_i_i_cast_cast_fu_1067_p3 <= 
        ap_const_lv8_FF when (conv2_i_i_i_cast(0) = '1') else 
        ap_const_lv8_0;
    empty_57_fu_1672_p1 <= s(8 - 1 downto 0);
    empty_fu_2708_p1 <= rampVal_loc_1_out_i(8 - 1 downto 0);
    g_1_fu_1574_p3 <= 
        ap_const_lv8_FF when (tmp_11_fu_1556_p3(0) = '1') else 
        trunc_ln2_fu_1564_p4;
    g_2_fu_1588_p3 <= 
        g_reg_3206_pp0_iter4_reg when (cmp2_i322(0) = '1') else 
        g_1_fu_1574_p3;
    g_fu_1343_p3 <= 
        ap_const_lv8_FF when (tmp_8_fu_1335_p3(0) = '1') else 
        xor_ln1240_fu_1329_p2;
    grnYuv_address0 <= zext_ln1120_fu_1791_p1(2 - 1 downto 0);

    grnYuv_ce0_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then 
            grnYuv_ce0 <= ap_const_logic_1;
        else 
            grnYuv_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_2859_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_2859_ce <= ap_const_logic_1;
        else 
            grp_fu_2859_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2859_p0 <= zext_ln1302_fu_1111_p1(16 - 1 downto 0);
    grp_fu_2859_p1 <= ap_const_lv17_1FFFF(1 - 1 downto 0);
    grp_fu_2859_p2 <= zext_ln1302_fu_1111_p1(16 - 1 downto 0);

    grp_fu_2868_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_2868_ce <= ap_const_logic_1;
        else 
            grp_fu_2868_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2868_p0 <= grp_fu_2868_p00(8 - 1 downto 0);
    grp_fu_2868_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_fu_1311_p3),15));
    grp_fu_2868_p1 <= ap_const_lv15_4D(7 - 1 downto 0);
    grp_fu_2868_p2 <= ap_const_lv15_1080(13 - 1 downto 0);

    grp_fu_2877_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_2877_ce <= ap_const_logic_1;
        else 
            grp_fu_2877_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2877_p0 <= zext_ln1257_1_fu_1387_p1(8 - 1 downto 0);
    grp_fu_2877_p1 <= ap_const_lv16_FFAB(8 - 1 downto 0);

    grp_fu_2885_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_2885_ce <= ap_const_logic_1;
        else 
            grp_fu_2885_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2885_p0 <= zext_ln1257_1_fu_1387_p1(8 - 1 downto 0);
    grp_fu_2885_p1 <= ap_const_lv16_FF95(8 - 1 downto 0);
    grp_fu_2885_p2 <= grp_fu_2885_p20(15 - 1 downto 0);
    grp_fu_2885_p20 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln2_fu_1445_p3),16));

    grp_fu_2893_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_2893_ce <= ap_const_logic_1;
        else 
            grp_fu_2893_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2893_p0 <= zext_ln1257_1_reg_3225(8 - 1 downto 0);
    grp_fu_2893_p1 <= ap_const_lv16_96(8 - 1 downto 0);
    grp_fu_2893_p2 <= grp_fu_2893_p20(15 - 1 downto 0);
    grp_fu_2893_p20 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_2868_p3),16));

    grp_fu_2902_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_2902_ce <= ap_const_logic_1;
        else 
            grp_fu_2902_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2902_p0 <= zext_ln1257_reg_3219(8 - 1 downto 0);
    grp_fu_2902_p1 <= ap_const_lv15_7FD5(7 - 1 downto 0);

    grp_fu_2910_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_2910_ce <= ap_const_logic_1;
        else 
            grp_fu_2910_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2910_p2 <= std_logic_vector(unsigned(phi_mul_fu_446) + unsigned(zonePlateVAddr_loc_1_out_i));

    grp_fu_2918_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_2918_ce <= ap_const_logic_1;
        else 
            grp_fu_2918_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2918_p0 <= grp_fu_2918_p00(8 - 1 downto 0);
    grp_fu_2918_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(b_reg_3211_pp0_iter7_reg),14));
    grp_fu_2918_p1 <= ap_const_lv14_3FEB(6 - 1 downto 0);

    grp_fu_2928_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_2928_ce <= ap_const_logic_1;
        else 
            grp_fu_2928_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2928_p1 <= ap_const_lv28_DD(8 - 1 downto 0);

    grp_reg_int_s_fu_1465_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp183)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp183) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_reg_int_s_fu_1465_ap_ce <= ap_const_logic_1;
        else 
            grp_reg_int_s_fu_1465_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_reg_int_s_fu_1465_d <= grp_fu_2859_p3(16 downto 1);

    grp_tpgPatternCheckerBoard_fu_970_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp240)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp240) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_tpgPatternCheckerBoard_fu_970_ap_ce <= ap_const_logic_1;
        else 
            grp_tpgPatternCheckerBoard_fu_970_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_tpgPatternCheckerBoard_fu_970_ap_start <= grp_tpgPatternCheckerBoard_fu_970_ap_start_reg;

    grp_tpgPatternCrossHatch_fu_1032_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp262)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp262) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_tpgPatternCrossHatch_fu_1032_ap_ce <= ap_const_logic_1;
        else 
            grp_tpgPatternCrossHatch_fu_1032_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_tpgPatternCrossHatch_fu_1032_ap_start <= grp_tpgPatternCrossHatch_fu_1032_ap_start_reg;

    grp_tpgPatternDPColorSquare_fu_927_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp239)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp239) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_tpgPatternDPColorSquare_fu_927_ap_ce <= ap_const_logic_1;
        else 
            grp_tpgPatternDPColorSquare_fu_927_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_tpgPatternDPColorSquare_fu_927_ap_start <= grp_tpgPatternDPColorSquare_fu_927_ap_start_reg;

    grp_tpgPatternTartanColorBars_fu_1001_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp242)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp242) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_tpgPatternTartanColorBars_fu_1001_ap_ce <= ap_const_logic_1;
        else 
            grp_tpgPatternTartanColorBars_fu_1001_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_tpgPatternTartanColorBars_fu_1001_ap_start <= grp_tpgPatternTartanColorBars_fu_1001_ap_start_reg;

    hBarSel_2_assign_proc : process(icmp_ln1027_reg_3158_pp0_iter8_reg, icmp_ln1073_reg_3232_pp0_iter8_reg, zext_ln1212_fu_1690_p1, empty_57_fu_1672_p1, ap_condition_2678)
    begin
        if ((ap_const_boolean_1 = ap_condition_2678)) then
            if ((icmp_ln1027_reg_3158_pp0_iter8_reg = ap_const_lv1_1)) then 
                hBarSel_2 <= empty_57_fu_1672_p1;
            elsif (((icmp_ln1073_reg_3232_pp0_iter8_reg = ap_const_lv1_0) and (icmp_ln1027_reg_3158_pp0_iter8_reg = ap_const_lv1_0))) then 
                hBarSel_2 <= zext_ln1212_fu_1690_p1;
            else 
                hBarSel_2 <= "XXXXXXXX";
            end if;
        else 
            hBarSel_2 <= "XXXXXXXX";
        end if; 
    end process;


    hBarSel_2_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001, bckgndId_load_read_read_fu_610_p2, icmp_ln1027_reg_3158_pp0_iter8_reg, icmp_ln1073_reg_3232_pp0_iter8_reg)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1027_reg_3158_pp0_iter8_reg = ap_const_lv1_1) and (bckgndId_load_read_read_fu_610_p2 = ap_const_lv8_9) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1073_reg_3232_pp0_iter8_reg = ap_const_lv1_0) and (icmp_ln1027_reg_3158_pp0_iter8_reg = ap_const_lv1_0) and (bckgndId_load_read_read_fu_610_p2 = ap_const_lv8_9) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1)))) then 
            hBarSel_2_ap_vld <= ap_const_logic_1;
        else 
            hBarSel_2_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    hBarSel_4_loc_1_out_o_assign_proc : process(hBarSel_4_loc_1_out_i, icmp_ln1027_reg_3158_pp0_iter8_reg, icmp_ln1073_reg_3232_pp0_iter8_reg, zext_ln1212_fu_1690_p1, empty_57_fu_1672_p1, ap_condition_2678)
    begin
        if ((ap_const_boolean_1 = ap_condition_2678)) then
            if ((icmp_ln1027_reg_3158_pp0_iter8_reg = ap_const_lv1_1)) then 
                hBarSel_4_loc_1_out_o <= empty_57_fu_1672_p1;
            elsif (((icmp_ln1073_reg_3232_pp0_iter8_reg = ap_const_lv1_0) and (icmp_ln1027_reg_3158_pp0_iter8_reg = ap_const_lv1_0))) then 
                hBarSel_4_loc_1_out_o <= zext_ln1212_fu_1690_p1;
            else 
                hBarSel_4_loc_1_out_o <= hBarSel_4_loc_1_out_i;
            end if;
        else 
            hBarSel_4_loc_1_out_o <= hBarSel_4_loc_1_out_i;
        end if; 
    end process;


    hBarSel_4_loc_1_out_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001, bckgndId_load_read_read_fu_610_p2, icmp_ln1027_reg_3158_pp0_iter8_reg, icmp_ln1073_reg_3232_pp0_iter8_reg)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1027_reg_3158_pp0_iter8_reg = ap_const_lv1_1) and (bckgndId_load_read_read_fu_610_p2 = ap_const_lv8_9) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1073_reg_3232_pp0_iter8_reg = ap_const_lv1_0) and (icmp_ln1027_reg_3158_pp0_iter8_reg = ap_const_lv1_0) and (bckgndId_load_read_read_fu_610_p2 = ap_const_lv8_9) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1)))) then 
            hBarSel_4_loc_1_out_o_ap_vld <= ap_const_logic_1;
        else 
            hBarSel_4_loc_1_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    hdata_flag_1_out <= hdata_flag_1_fu_458;

    hdata_flag_1_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln520_reg_3154_pp0_iter10_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln520_reg_3154_pp0_iter10_reg = ap_const_lv1_1))) then 
            hdata_flag_1_out_ap_vld <= ap_const_logic_1;
        else 
            hdata_flag_1_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    hdata_loc_1_out_o_assign_proc : process(ap_enable_reg_pp0_iter11, hdata_loc_1_out_i, ap_block_pp0_stage0, bckgndId_load_read_read_fu_610_p2, zext_ln648_fu_2287_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (bckgndId_load_read_read_fu_610_p2 = ap_const_lv8_E) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            hdata_loc_1_out_o <= zext_ln648_fu_2287_p1;
        else 
            hdata_loc_1_out_o <= hdata_loc_1_out_i;
        end if; 
    end process;


    hdata_loc_1_out_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001, bckgndId_load_read_read_fu_610_p2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_read_fu_610_p2 = ap_const_lv8_E) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            hdata_loc_1_out_o_ap_vld <= ap_const_logic_1;
        else 
            hdata_loc_1_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    hdata_new_1_out <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1500_fu_2281_p2),16));

    hdata_new_1_out_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001, bckgndId_load_read_read_fu_610_p2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_read_fu_610_p2 = ap_const_lv8_E) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            hdata_new_1_out_ap_vld <= ap_const_logic_1;
        else 
            hdata_new_1_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    icmp_ln1027_fu_1129_p2 <= "1" when (ap_sig_allocacmp_x_2 = ap_const_lv16_0) else "0";
    icmp_ln1050_fu_1276_p2 <= "1" when (or_ln1050_fu_1270_p2 = ap_const_lv16_0) else "0";
    icmp_ln1073_fu_1405_p2 <= "1" when (unsigned(ret_V_fu_1399_p2) < unsigned(barWidth_cast_cast_fu_1051_p1)) else "0";
    icmp_ln1285_fu_1180_p2 <= "1" when (or_ln1285_fu_1174_p2 = ap_const_lv16_0) else "0";
    icmp_ln1584_fu_1141_p2 <= "1" when (trunc_ln520_1_fu_1115_p1 = ap_const_lv8_0) else "0";
    icmp_ln520_fu_1123_p2 <= "1" when (ap_sig_allocacmp_x_2 = loopWidth) else "0";

    lhs_out_o_assign_proc : process(lhs_out_i, sub_ln232_fu_1416_p2, add_ln232_fu_1410_p2, ap_condition_2685, ap_condition_2689, ap_condition_2693, ap_condition_2683)
    begin
        if ((ap_const_boolean_1 = ap_condition_2683)) then
            if ((ap_const_boolean_1 = ap_condition_2693)) then 
                lhs_out_o <= ap_const_lv11_0;
            elsif ((ap_const_boolean_1 = ap_condition_2689)) then 
                lhs_out_o <= add_ln232_fu_1410_p2;
            elsif ((ap_const_boolean_1 = ap_condition_2685)) then 
                lhs_out_o <= sub_ln232_fu_1416_p2;
            else 
                lhs_out_o <= lhs_out_i;
            end if;
        else 
            lhs_out_o <= lhs_out_i;
        end if; 
    end process;


    lhs_out_o_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, icmp_ln520_fu_1123_p2, ap_block_pp0_stage0_11001, bckgndId_load_read_read_fu_610_p2, icmp_ln1027_fu_1129_p2, icmp_ln1027_reg_3158, icmp_ln1073_fu_1405_p2)
    begin
        if ((((icmp_ln520_fu_1123_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1027_fu_1129_p2 = ap_const_lv1_1) and (bckgndId_load_read_read_fu_610_p2 = ap_const_lv8_9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1073_fu_1405_p2 = ap_const_lv1_1) and (icmp_ln1027_reg_3158 = ap_const_lv1_0) and (bckgndId_load_read_read_fu_610_p2 = ap_const_lv8_9) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1073_fu_1405_p2 = ap_const_lv1_0) and (icmp_ln1027_reg_3158 = ap_const_lv1_0) and (bckgndId_load_read_read_fu_610_p2 = ap_const_lv8_9) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            lhs_out_o_ap_vld <= ap_const_logic_1;
        else 
            lhs_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    lshr_ln1544_1_fu_2070_p4 <= gSerie_V(27 downto 1);
    lshr_ln1544_2_fu_2116_p4 <= bSerie_V(27 downto 1);
    lshr_ln1_fu_2803_p1 <= grp_fu_2910_p3;
    lshr_ln1_fu_2803_p4 <= lshr_ln1_fu_2803_p1(15 downto 5);
    lshr_ln_fu_2024_p4 <= rSerie_V(27 downto 1);
    mul_ln1257_2_fu_1482_p0 <= mul_ln1257_2_fu_1482_p00(8 - 1 downto 0);
    mul_ln1257_2_fu_1482_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(b_reg_3211_pp0_iter4_reg),13));
    mul_ln1257_2_fu_1482_p1 <= ap_const_lv13_1D(6 - 1 downto 0);
    or_ln1050_fu_1270_p2 <= (y or ap_sig_allocacmp_x_2);
    or_ln1099_fu_1796_p2 <= (trunc_ln520_reg_3137_pp0_iter9_reg or cmp6_i);
    or_ln1120_fu_1780_p2 <= (trunc_ln520_reg_3137_pp0_iter9_reg or cmp6_i);
    or_ln1141_fu_1764_p2 <= (trunc_ln520_reg_3137_pp0_iter9_reg or cmp6_i);
    or_ln1162_fu_1748_p2 <= (trunc_ln520_reg_3137_pp0_iter9_reg or cmp6_i);
    or_ln1183_fu_1732_p2 <= (trunc_ln520_reg_3137_pp0_iter9_reg or cmp6_i);
    or_ln1285_fu_1174_p2 <= (y or ap_sig_allocacmp_x_2);

    ovrlayYUV_blk_n_assign_proc : process(ap_enable_reg_pp0_iter12, ovrlayYUV_full_n, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            ovrlayYUV_blk_n <= ovrlayYUV_full_n;
        else 
            ovrlayYUV_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    ovrlayYUV_din <= ((p_0_2_0_0_0492_out_i & p_0_1_0_0_0490_out_i) & p_0_0_0_0_0488_out_i);

    ovrlayYUV_write_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            ovrlayYUV_write <= ap_const_logic_1;
        else 
            ovrlayYUV_write <= ap_const_logic_0;
        end if; 
    end process;


    p_0_0_0_0_0488_out_o_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter11, icmp_ln520_fu_1123_p2, conv2_i_i10_i335, conv2_i_i10_i329, rampStart_1, bckgndId_load, cmp2_i322, p_0_0_0_0_0488_out_i, tpgBarSelYuv_y_q0, ap_block_pp0_stage0, colorFormatLocal_read_read_fu_514_p2, cmp2_i322_read_read_fu_604_p2, bckgndId_load_read_read_fu_610_p2, trunc_ln520_reg_3137_pp0_iter10_reg, r_2_reg_3262_pp0_iter10_reg, grp_tpgPatternDPColorSquare_fu_927_ap_return_0, grp_tpgPatternCheckerBoard_fu_970_ap_return_0, grp_tpgPatternTartanColorBars_fu_1001_ap_return_0, grp_tpgPatternCrossHatch_fu_1032_ap_return_0, select_ln259_1_fu_1882_p3, tmp_val_3_fu_1922_p3, trunc_ln4_fu_2156_p3, select_ln1487_fu_2268_p3, add_ln1314_fu_2532_p2, tpgBarSelRgb_r_load_cast_fu_2587_p1, empty_fu_2708_p1, select_ln259_fu_2745_p3, conv2_i_i10_i354_cast_cast_cast_cast_cast_cast_fu_1063_p1)
    begin
        if (((icmp_ln520_fu_1123_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (bckgndId_load_read_read_fu_610_p2 = ap_const_lv8_4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_0_0_0_0_0488_out_o <= conv2_i_i10_i329;
        elsif (((icmp_ln520_fu_1123_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (bckgndId_load_read_read_fu_610_p2 = ap_const_lv8_5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_0_0_0_0_0488_out_o <= conv2_i_i10_i335;
        elsif (((icmp_ln520_fu_1123_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (bckgndId_load_read_read_fu_610_p2 = ap_const_lv8_6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_0_0_0_0_0488_out_o <= conv2_i_i10_i354_cast_cast_cast_cast_cast_cast_fu_1063_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (bckgndId_load_read_read_fu_610_p2 = ap_const_lv8_1) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            p_0_0_0_0_0488_out_o <= select_ln259_fu_2745_p3;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (bckgndId_load_read_read_fu_610_p2 = ap_const_lv8_2) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            p_0_0_0_0_0488_out_o <= empty_fu_2708_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (bckgndId_load_read_read_fu_610_p2 = ap_const_lv8_3) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            p_0_0_0_0_0488_out_o <= rampStart_1;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (bckgndId_load_read_read_fu_610_p2 = ap_const_lv8_7) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            p_0_0_0_0_0488_out_o <= ap_const_lv8_0;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (bckgndId_load_read_read_fu_610_p2 = ap_const_lv8_8) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            p_0_0_0_0_0488_out_o <= ap_const_lv8_FF;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (bckgndId_load_read_read_fu_610_p2 = ap_const_lv8_9) and (cmp2_i322_read_read_fu_604_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            p_0_0_0_0_0488_out_o <= tpgBarSelRgb_r_load_cast_fu_2587_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (bckgndId_load_read_read_fu_610_p2 = ap_const_lv8_9) and (cmp2_i322 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            p_0_0_0_0_0488_out_o <= tpgBarSelYuv_y_q0;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (bckgndId_load = ap_const_lv8_A) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            p_0_0_0_0_0488_out_o <= add_ln1314_fu_2532_p2;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (bckgndId_load_read_read_fu_610_p2 = ap_const_lv8_B) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            p_0_0_0_0_0488_out_o <= grp_tpgPatternTartanColorBars_fu_1001_ap_return_0;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (bckgndId_load_read_read_fu_610_p2 = ap_const_lv8_C) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            p_0_0_0_0_0488_out_o <= grp_tpgPatternCrossHatch_fu_1032_ap_return_0;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (bckgndId_load = ap_const_lv8_D) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (colorFormatLocal_read_read_fu_514_p2 = ap_const_lv8_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1) and ((not((colorFormatLocal_read_read_fu_514_p2 = ap_const_lv8_0)) and (bckgndId_load = ap_const_lv8_D) and (colorFormatLocal_read_read_fu_514_p2 = ap_const_lv8_1)) or (not((colorFormatLocal_read_read_fu_514_p2 = ap_const_lv8_0)) and (trunc_ln520_reg_3137_pp0_iter10_reg = ap_const_lv1_0) and (bckgndId_load = ap_const_lv8_D)))) or (not((colorFormatLocal_read_read_fu_514_p2 = ap_const_lv8_1)) and not((colorFormatLocal_read_read_fu_514_p2 = ap_const_lv8_0)) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (trunc_ln520_reg_3137_pp0_iter10_reg = ap_const_lv1_1) and (bckgndId_load = ap_const_lv8_D) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1)))) then 
            p_0_0_0_0_0488_out_o <= r_2_reg_3262_pp0_iter10_reg;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (bckgndId_load_read_read_fu_610_p2 = ap_const_lv8_E) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            p_0_0_0_0_0488_out_o <= select_ln1487_fu_2268_p3;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (bckgndId_load_read_read_fu_610_p2 = ap_const_lv8_F) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            p_0_0_0_0_0488_out_o <= grp_tpgPatternCheckerBoard_fu_970_ap_return_0;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (bckgndId_load_read_read_fu_610_p2 = ap_const_lv8_10) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            p_0_0_0_0_0488_out_o <= trunc_ln4_fu_2156_p3;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (bckgndId_load_read_read_fu_610_p2 = ap_const_lv8_11) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            p_0_0_0_0_0488_out_o <= tmp_val_3_fu_1922_p3;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (bckgndId_load_read_read_fu_610_p2 = ap_const_lv8_12) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            p_0_0_0_0_0488_out_o <= select_ln259_1_fu_1882_p3;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (bckgndId_load_read_read_fu_610_p2 = ap_const_lv8_13) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            p_0_0_0_0_0488_out_o <= grp_tpgPatternDPColorSquare_fu_927_ap_return_0;
        else 
            p_0_0_0_0_0488_out_o <= p_0_0_0_0_0488_out_i;
        end if; 
    end process;


    p_0_0_0_0_0488_out_o_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter11, icmp_ln520_fu_1123_p2, bckgndId_load, cmp2_i322, ap_block_pp0_stage0_11001, colorFormatLocal_read_read_fu_514_p2, cmp2_i322_read_read_fu_604_p2, bckgndId_load_read_read_fu_610_p2, trunc_ln520_reg_3137_pp0_iter10_reg)
    begin
        if ((((icmp_ln520_fu_1123_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_read_fu_610_p2 = ap_const_lv8_4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln520_fu_1123_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_read_fu_610_p2 = ap_const_lv8_5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln520_fu_1123_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_read_fu_610_p2 = ap_const_lv8_6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_read_fu_610_p2 = ap_const_lv8_C) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_read_fu_610_p2 = ap_const_lv8_B) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_read_fu_610_p2 = ap_const_lv8_F) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_read_fu_610_p2 = ap_const_lv8_13) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_read_fu_610_p2 = ap_const_lv8_7) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_read_fu_610_p2 = ap_const_lv8_8) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_read_fu_610_p2 = ap_const_lv8_2) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_read_fu_610_p2 = ap_const_lv8_9) and (cmp2_i322_read_read_fu_604_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_read_fu_610_p2 = ap_const_lv8_9) and (cmp2_i322 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load = ap_const_lv8_A) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load = ap_const_lv8_D) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (colorFormatLocal_read_read_fu_514_p2 = ap_const_lv8_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_read_fu_610_p2 = ap_const_lv8_11) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_read_fu_610_p2 = ap_const_lv8_3) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_read_fu_610_p2 = ap_const_lv8_10) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_read_fu_610_p2 = ap_const_lv8_12) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_read_fu_610_p2 = ap_const_lv8_E) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_read_fu_610_p2 = ap_const_lv8_1) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1) and ((not((colorFormatLocal_read_read_fu_514_p2 = ap_const_lv8_0)) and (bckgndId_load = ap_const_lv8_D) and (colorFormatLocal_read_read_fu_514_p2 = ap_const_lv8_1)) or (not((colorFormatLocal_read_read_fu_514_p2 = ap_const_lv8_0)) and (trunc_ln520_reg_3137_pp0_iter10_reg = ap_const_lv1_0) and (bckgndId_load = ap_const_lv8_D)))) or (not((colorFormatLocal_read_read_fu_514_p2 = ap_const_lv8_1)) and not((colorFormatLocal_read_read_fu_514_p2 = ap_const_lv8_0)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln520_reg_3137_pp0_iter10_reg = ap_const_lv1_1) and (bckgndId_load = ap_const_lv8_D) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1)))) then 
            p_0_0_0_0_0488_out_o_ap_vld <= ap_const_logic_1;
        else 
            p_0_0_0_0_0488_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    p_0_1_0_0_0490_out_o_assign_proc : process(ap_enable_reg_pp0_iter11, select_ln260, bckgndId_load, cmp2_i322, p_0_1_0_0_0490_out_i, redYuv_q0, grnYuv_q0, bluYuv_q0, blkYuv_q0, whiYuv_q0, tpgBarSelYuv_v_q0, tpgBarSelYuv_u_q0, ap_block_pp0_stage0, colorFormatLocal_read_read_fu_514_p2, cmp2_i322_read_read_fu_604_p2, bckgndId_load_read_read_fu_610_p2, trunc_ln520_reg_3137_pp0_iter10_reg, and_ln1219_reg_3192_pp0_iter10_reg, g_2_reg_3269_pp0_iter10_reg, grp_tpgPatternDPColorSquare_fu_927_ap_return_1, grp_tpgPatternCheckerBoard_fu_970_ap_return_1, grp_tpgPatternTartanColorBars_fu_1001_ap_return_1, grp_tpgPatternCrossHatch_fu_1032_ap_return_1, select_ln259_1_fu_1882_p3, select_ln260_2_fu_2274_p3, b_2_fu_2368_p3, select_ln260_4_fu_2538_p3, select_ln260_3_fu_2712_p3, select_ln260_1_fu_2751_p3, tmp_1_fu_1955_p5, select_ln232_fu_2204_p3, sext_ln259_fu_2591_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (bckgndId_load_read_read_fu_610_p2 = ap_const_lv8_1) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            p_0_1_0_0_0490_out_o <= select_ln260_1_fu_2751_p3;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (bckgndId_load_read_read_fu_610_p2 = ap_const_lv8_2) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            p_0_1_0_0_0490_out_o <= select_ln260_3_fu_2712_p3;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (bckgndId_load_read_read_fu_610_p2 = ap_const_lv8_3) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            p_0_1_0_0_0490_out_o <= select_ln260;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (bckgndId_load_read_read_fu_610_p2 = ap_const_lv8_4) and (cmp2_i322_read_read_fu_604_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            p_0_1_0_0_0490_out_o <= ap_const_lv8_0_5;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (bckgndId_load_read_read_fu_610_p2 = ap_const_lv8_4) and (cmp2_i322 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            p_0_1_0_0_0490_out_o <= redYuv_q0;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (bckgndId_load_read_read_fu_610_p2 = ap_const_lv8_5) and (cmp2_i322_read_read_fu_604_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            p_0_1_0_0_0490_out_o <= ap_const_lv8_FF_4;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (bckgndId_load_read_read_fu_610_p2 = ap_const_lv8_5) and (cmp2_i322 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            p_0_1_0_0_0490_out_o <= grnYuv_q0;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (bckgndId_load_read_read_fu_610_p2 = ap_const_lv8_6) and (cmp2_i322_read_read_fu_604_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            p_0_1_0_0_0490_out_o <= ap_const_lv8_0_3;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (bckgndId_load_read_read_fu_610_p2 = ap_const_lv8_6) and (cmp2_i322 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            p_0_1_0_0_0490_out_o <= bluYuv_q0;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (bckgndId_load_read_read_fu_610_p2 = ap_const_lv8_7) and (cmp2_i322_read_read_fu_604_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            p_0_1_0_0_0490_out_o <= ap_const_lv8_0_2;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (bckgndId_load_read_read_fu_610_p2 = ap_const_lv8_7) and (cmp2_i322 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            p_0_1_0_0_0490_out_o <= blkYuv_q0;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (bckgndId_load_read_read_fu_610_p2 = ap_const_lv8_8) and (cmp2_i322_read_read_fu_604_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            p_0_1_0_0_0490_out_o <= ap_const_lv8_FF_1;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (bckgndId_load_read_read_fu_610_p2 = ap_const_lv8_8) and (cmp2_i322 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            p_0_1_0_0_0490_out_o <= whiYuv_q0;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (bckgndId_load_read_read_fu_610_p2 = ap_const_lv8_9) and (cmp2_i322_read_read_fu_604_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            p_0_1_0_0_0490_out_o <= sext_ln259_fu_2591_p1;
        elsif (((ap_const_lv1_1 = and_ln1219_reg_3192_pp0_iter10_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (bckgndId_load_read_read_fu_610_p2 = ap_const_lv8_9) and (cmp2_i322 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            p_0_1_0_0_0490_out_o <= tpgBarSelYuv_v_q0;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_lv1_0 = and_ln1219_reg_3192_pp0_iter10_reg) and (bckgndId_load_read_read_fu_610_p2 = ap_const_lv8_9) and (cmp2_i322 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            p_0_1_0_0_0490_out_o <= tpgBarSelYuv_u_q0;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (bckgndId_load = ap_const_lv8_A) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            p_0_1_0_0_0490_out_o <= select_ln260_4_fu_2538_p3;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (bckgndId_load_read_read_fu_610_p2 = ap_const_lv8_B) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            p_0_1_0_0_0490_out_o <= grp_tpgPatternTartanColorBars_fu_1001_ap_return_1;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (bckgndId_load_read_read_fu_610_p2 = ap_const_lv8_C) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            p_0_1_0_0_0490_out_o <= grp_tpgPatternCrossHatch_fu_1032_ap_return_1;
        elsif ((not((colorFormatLocal_read_read_fu_514_p2 = ap_const_lv8_1)) and not((colorFormatLocal_read_read_fu_514_p2 = ap_const_lv8_0)) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (trunc_ln520_reg_3137_pp0_iter10_reg = ap_const_lv1_1) and (bckgndId_load = ap_const_lv8_D) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            p_0_1_0_0_0490_out_o <= b_2_fu_2368_p3;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (bckgndId_load = ap_const_lv8_D) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (colorFormatLocal_read_read_fu_514_p2 = ap_const_lv8_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1) and ((not((colorFormatLocal_read_read_fu_514_p2 = ap_const_lv8_0)) and (bckgndId_load = ap_const_lv8_D) and (colorFormatLocal_read_read_fu_514_p2 = ap_const_lv8_1)) or (not((colorFormatLocal_read_read_fu_514_p2 = ap_const_lv8_0)) and (trunc_ln520_reg_3137_pp0_iter10_reg = ap_const_lv1_0) and (bckgndId_load = ap_const_lv8_D)))))) then 
            p_0_1_0_0_0490_out_o <= g_2_reg_3269_pp0_iter10_reg;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (bckgndId_load_read_read_fu_610_p2 = ap_const_lv8_E) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            p_0_1_0_0_0490_out_o <= select_ln260_2_fu_2274_p3;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (bckgndId_load_read_read_fu_610_p2 = ap_const_lv8_F) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            p_0_1_0_0_0490_out_o <= grp_tpgPatternCheckerBoard_fu_970_ap_return_1;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (bckgndId_load_read_read_fu_610_p2 = ap_const_lv8_10) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            p_0_1_0_0_0490_out_o <= select_ln232_fu_2204_p3;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (bckgndId_load_read_read_fu_610_p2 = ap_const_lv8_11) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            p_0_1_0_0_0490_out_o <= tmp_1_fu_1955_p5;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (bckgndId_load_read_read_fu_610_p2 = ap_const_lv8_12) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            p_0_1_0_0_0490_out_o <= select_ln259_1_fu_1882_p3;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (bckgndId_load_read_read_fu_610_p2 = ap_const_lv8_13) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            p_0_1_0_0_0490_out_o <= grp_tpgPatternDPColorSquare_fu_927_ap_return_1;
        else 
            p_0_1_0_0_0490_out_o <= p_0_1_0_0_0490_out_i;
        end if; 
    end process;


    p_0_1_0_0_0490_out_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter11, bckgndId_load, cmp2_i322, ap_block_pp0_stage0_11001, colorFormatLocal_read_read_fu_514_p2, cmp2_i322_read_read_fu_604_p2, bckgndId_load_read_read_fu_610_p2, trunc_ln520_reg_3137_pp0_iter10_reg, and_ln1219_reg_3192_pp0_iter10_reg)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_read_fu_610_p2 = ap_const_lv8_C) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_read_fu_610_p2 = ap_const_lv8_B) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_read_fu_610_p2 = ap_const_lv8_F) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_read_fu_610_p2 = ap_const_lv8_13) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_read_fu_610_p2 = ap_const_lv8_4) and (cmp2_i322_read_read_fu_604_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_read_fu_610_p2 = ap_const_lv8_4) and (cmp2_i322 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_read_fu_610_p2 = ap_const_lv8_5) and (cmp2_i322_read_read_fu_604_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_read_fu_610_p2 = ap_const_lv8_5) and (cmp2_i322 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_read_fu_610_p2 = ap_const_lv8_6) and (cmp2_i322_read_read_fu_604_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_read_fu_610_p2 = ap_const_lv8_6) and (cmp2_i322 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_read_fu_610_p2 = ap_const_lv8_7) and (cmp2_i322_read_read_fu_604_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_read_fu_610_p2 = ap_const_lv8_7) and (cmp2_i322 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_read_fu_610_p2 = ap_const_lv8_8) and (cmp2_i322_read_read_fu_604_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_read_fu_610_p2 = ap_const_lv8_8) and (cmp2_i322 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_read_fu_610_p2 = ap_const_lv8_2) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_read_fu_610_p2 = ap_const_lv8_9) and (cmp2_i322_read_read_fu_604_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load = ap_const_lv8_A) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load = ap_const_lv8_D) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (colorFormatLocal_read_read_fu_514_p2 = ap_const_lv8_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_read_fu_610_p2 = ap_const_lv8_11) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv1_0 = and_ln1219_reg_3192_pp0_iter10_reg) and (bckgndId_load_read_read_fu_610_p2 = ap_const_lv8_9) and (cmp2_i322 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_read_fu_610_p2 = ap_const_lv8_3) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_read_fu_610_p2 = ap_const_lv8_10) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_read_fu_610_p2 = ap_const_lv8_12) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_read_fu_610_p2 = ap_const_lv8_E) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_read_fu_610_p2 = ap_const_lv8_1) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1) and ((not((colorFormatLocal_read_read_fu_514_p2 = ap_const_lv8_0)) and (bckgndId_load = ap_const_lv8_D) and (colorFormatLocal_read_read_fu_514_p2 = ap_const_lv8_1)) or (not((colorFormatLocal_read_read_fu_514_p2 = ap_const_lv8_0)) and (trunc_ln520_reg_3137_pp0_iter10_reg = ap_const_lv1_0) and (bckgndId_load = ap_const_lv8_D)))) or ((ap_const_lv1_1 = and_ln1219_reg_3192_pp0_iter10_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_read_fu_610_p2 = ap_const_lv8_9) and (cmp2_i322 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1)) or (not((colorFormatLocal_read_read_fu_514_p2 = ap_const_lv8_1)) and not((colorFormatLocal_read_read_fu_514_p2 = ap_const_lv8_0)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln520_reg_3137_pp0_iter10_reg = ap_const_lv1_1) and (bckgndId_load = ap_const_lv8_D) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1)))) then 
            p_0_1_0_0_0490_out_o_ap_vld <= ap_const_logic_1;
        else 
            p_0_1_0_0_0490_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    p_0_2_0_0_0492_out_o_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter11, icmp_ln520_fu_1123_p2, conv2_i_i_i390, conv2_i_i_i373, conv2_i_i_i356, select_ln260, bckgndId_load, cmp2_i322, p_0_2_0_0_0492_out_i, tpgBarSelYuv_v_q0, ap_block_pp0_stage0, colorFormatLocal_read_read_fu_514_p2, cmp2_i322_read_read_fu_604_p2, bckgndId_load_read_read_fu_610_p2, trunc_ln520_reg_3137_pp0_iter10_reg, grp_tpgPatternDPColorSquare_fu_927_ap_return_2, grp_tpgPatternCheckerBoard_fu_970_ap_return_2, grp_tpgPatternTartanColorBars_fu_1001_ap_return_2, grp_tpgPatternCrossHatch_fu_1032_ap_return_2, select_ln259_1_fu_1882_p3, tmp_val_1_fu_1936_p3, tmp_4_fu_2178_p3, select_ln260_2_fu_2274_p3, b_2_fu_2368_p3, select_ln260_4_fu_2538_p3, tpgBarSelRgb_b_load_cast_fu_2595_p1, select_ln260_3_fu_2712_p3, select_ln260_1_fu_2751_p3, conv2_i_i_i337_cast_cast_cast_fu_1075_p1, conv2_i_i_i_cast_cast_fu_1067_p3)
    begin
        if (((icmp_ln520_fu_1123_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (bckgndId_load_read_read_fu_610_p2 = ap_const_lv8_4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_0_2_0_0_0492_out_o <= conv2_i_i_i_cast_cast_fu_1067_p3;
        elsif (((icmp_ln520_fu_1123_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (bckgndId_load_read_read_fu_610_p2 = ap_const_lv8_5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_0_2_0_0_0492_out_o <= conv2_i_i_i337_cast_cast_cast_fu_1075_p1;
        elsif (((icmp_ln520_fu_1123_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (bckgndId_load_read_read_fu_610_p2 = ap_const_lv8_6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_0_2_0_0_0492_out_o <= conv2_i_i_i356;
        elsif (((icmp_ln520_fu_1123_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (bckgndId_load_read_read_fu_610_p2 = ap_const_lv8_7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_0_2_0_0_0492_out_o <= conv2_i_i_i373;
        elsif (((icmp_ln520_fu_1123_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (bckgndId_load_read_read_fu_610_p2 = ap_const_lv8_8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_0_2_0_0_0492_out_o <= conv2_i_i_i390;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (bckgndId_load_read_read_fu_610_p2 = ap_const_lv8_1) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            p_0_2_0_0_0492_out_o <= select_ln260_1_fu_2751_p3;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (bckgndId_load_read_read_fu_610_p2 = ap_const_lv8_2) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            p_0_2_0_0_0492_out_o <= select_ln260_3_fu_2712_p3;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (bckgndId_load_read_read_fu_610_p2 = ap_const_lv8_3) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            p_0_2_0_0_0492_out_o <= select_ln260;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (bckgndId_load_read_read_fu_610_p2 = ap_const_lv8_9) and (cmp2_i322_read_read_fu_604_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            p_0_2_0_0_0492_out_o <= tpgBarSelRgb_b_load_cast_fu_2595_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (bckgndId_load_read_read_fu_610_p2 = ap_const_lv8_9) and (cmp2_i322 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            p_0_2_0_0_0492_out_o <= tpgBarSelYuv_v_q0;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (bckgndId_load = ap_const_lv8_A) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            p_0_2_0_0_0492_out_o <= select_ln260_4_fu_2538_p3;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (bckgndId_load_read_read_fu_610_p2 = ap_const_lv8_B) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            p_0_2_0_0_0492_out_o <= grp_tpgPatternTartanColorBars_fu_1001_ap_return_2;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (bckgndId_load_read_read_fu_610_p2 = ap_const_lv8_C) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            p_0_2_0_0_0492_out_o <= grp_tpgPatternCrossHatch_fu_1032_ap_return_2;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (bckgndId_load = ap_const_lv8_D) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (colorFormatLocal_read_read_fu_514_p2 = ap_const_lv8_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1) and ((not((colorFormatLocal_read_read_fu_514_p2 = ap_const_lv8_0)) and (bckgndId_load = ap_const_lv8_D) and (colorFormatLocal_read_read_fu_514_p2 = ap_const_lv8_1)) or (not((colorFormatLocal_read_read_fu_514_p2 = ap_const_lv8_0)) and (trunc_ln520_reg_3137_pp0_iter10_reg = ap_const_lv1_0) and (bckgndId_load = ap_const_lv8_D)))) or (not((colorFormatLocal_read_read_fu_514_p2 = ap_const_lv8_1)) and not((colorFormatLocal_read_read_fu_514_p2 = ap_const_lv8_0)) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (trunc_ln520_reg_3137_pp0_iter10_reg = ap_const_lv1_1) and (bckgndId_load = ap_const_lv8_D) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1)))) then 
            p_0_2_0_0_0492_out_o <= b_2_fu_2368_p3;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (bckgndId_load_read_read_fu_610_p2 = ap_const_lv8_E) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            p_0_2_0_0_0492_out_o <= select_ln260_2_fu_2274_p3;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (bckgndId_load_read_read_fu_610_p2 = ap_const_lv8_F) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            p_0_2_0_0_0492_out_o <= grp_tpgPatternCheckerBoard_fu_970_ap_return_2;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (bckgndId_load_read_read_fu_610_p2 = ap_const_lv8_10) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            p_0_2_0_0_0492_out_o <= tmp_4_fu_2178_p3;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (bckgndId_load_read_read_fu_610_p2 = ap_const_lv8_11) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            p_0_2_0_0_0492_out_o <= tmp_val_1_fu_1936_p3;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (bckgndId_load_read_read_fu_610_p2 = ap_const_lv8_12) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            p_0_2_0_0_0492_out_o <= select_ln259_1_fu_1882_p3;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (bckgndId_load_read_read_fu_610_p2 = ap_const_lv8_13) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            p_0_2_0_0_0492_out_o <= grp_tpgPatternDPColorSquare_fu_927_ap_return_2;
        else 
            p_0_2_0_0_0492_out_o <= p_0_2_0_0_0492_out_i;
        end if; 
    end process;


    p_0_2_0_0_0492_out_o_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter11, icmp_ln520_fu_1123_p2, bckgndId_load, cmp2_i322, ap_block_pp0_stage0_11001, colorFormatLocal_read_read_fu_514_p2, cmp2_i322_read_read_fu_604_p2, bckgndId_load_read_read_fu_610_p2, trunc_ln520_reg_3137_pp0_iter10_reg)
    begin
        if ((((icmp_ln520_fu_1123_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_read_fu_610_p2 = ap_const_lv8_4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln520_fu_1123_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_read_fu_610_p2 = ap_const_lv8_5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln520_fu_1123_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_read_fu_610_p2 = ap_const_lv8_6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln520_fu_1123_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_read_fu_610_p2 = ap_const_lv8_7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln520_fu_1123_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_read_fu_610_p2 = ap_const_lv8_8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_read_fu_610_p2 = ap_const_lv8_C) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_read_fu_610_p2 = ap_const_lv8_B) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_read_fu_610_p2 = ap_const_lv8_F) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_read_fu_610_p2 = ap_const_lv8_13) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_read_fu_610_p2 = ap_const_lv8_2) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_read_fu_610_p2 = ap_const_lv8_9) and (cmp2_i322_read_read_fu_604_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_read_fu_610_p2 = ap_const_lv8_9) and (cmp2_i322 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load = ap_const_lv8_A) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load = ap_const_lv8_D) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (colorFormatLocal_read_read_fu_514_p2 = ap_const_lv8_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_read_fu_610_p2 = ap_const_lv8_11) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_read_fu_610_p2 = ap_const_lv8_3) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_read_fu_610_p2 = ap_const_lv8_10) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_read_fu_610_p2 = ap_const_lv8_12) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_read_fu_610_p2 = ap_const_lv8_E) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_read_fu_610_p2 = ap_const_lv8_1) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1) and ((not((colorFormatLocal_read_read_fu_514_p2 = ap_const_lv8_0)) and (bckgndId_load = ap_const_lv8_D) and (colorFormatLocal_read_read_fu_514_p2 = ap_const_lv8_1)) or (not((colorFormatLocal_read_read_fu_514_p2 = ap_const_lv8_0)) and (trunc_ln520_reg_3137_pp0_iter10_reg = ap_const_lv1_0) and (bckgndId_load = ap_const_lv8_D)))) or (not((colorFormatLocal_read_read_fu_514_p2 = ap_const_lv8_1)) and not((colorFormatLocal_read_read_fu_514_p2 = ap_const_lv8_0)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln520_reg_3137_pp0_iter10_reg = ap_const_lv1_1) and (bckgndId_load = ap_const_lv8_D) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1)))) then 
            p_0_2_0_0_0492_out_o_ap_vld <= ap_const_logic_1;
        else 
            p_0_2_0_0_0492_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    r_1_fu_1548_p3 <= 
        ap_const_lv8_FF when (tmp_10_fu_1530_p3(0) = '1') else 
        trunc_ln1_fu_1538_p4;
    r_2_fu_1582_p3 <= 
        r_reg_3200_pp0_iter4_reg when (cmp2_i322(0) = '1') else 
        r_1_fu_1548_p3;
    r_fu_1311_p3 <= 
        ap_const_lv8_FF when (tmp_7_fu_1303_p3(0) = '1') else 
        xor_ln1236_fu_1297_p2;

    rampVal_assign_proc : process(rampStart_1, icmp_ln1027_reg_3158_pp0_iter9_reg, icmp_ln1050_reg_3196_pp0_iter9_reg, add_ln1056_fu_1820_p2, ap_condition_2699)
    begin
        if ((ap_const_boolean_1 = ap_condition_2699)) then
            if ((icmp_ln1050_reg_3196_pp0_iter9_reg = ap_const_lv1_1)) then 
                rampVal <= rampStart_1;
            elsif (((icmp_ln1050_reg_3196_pp0_iter9_reg = ap_const_lv1_0) and (icmp_ln1027_reg_3158_pp0_iter9_reg = ap_const_lv1_1))) then 
                rampVal <= add_ln1056_fu_1820_p2;
            else 
                rampVal <= "XXXXXXXX";
            end if;
        else 
            rampVal <= "XXXXXXXX";
        end if; 
    end process;

    rampVal_2_flag_1_out <= rampVal_2_flag_1_fu_454;

    rampVal_2_flag_1_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln520_reg_3154_pp0_iter10_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln520_reg_3154_pp0_iter10_reg = ap_const_lv1_1))) then 
            rampVal_2_flag_1_out_ap_vld <= ap_const_logic_1;
        else 
            rampVal_2_flag_1_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    rampVal_2_loc_1_out_o_assign_proc : process(ap_enable_reg_pp0_iter11, rampVal_2_loc_1_out_i, ap_block_pp0_stage0, bckgndId_load_read_read_fu_610_p2, add_ln1619_fu_1967_p2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (bckgndId_load_read_read_fu_610_p2 = ap_const_lv8_11) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            rampVal_2_loc_1_out_o <= add_ln1619_fu_1967_p2;
        else 
            rampVal_2_loc_1_out_o <= rampVal_2_loc_1_out_i;
        end if; 
    end process;


    rampVal_2_loc_1_out_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001, bckgndId_load_read_read_fu_610_p2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_read_fu_610_p2 = ap_const_lv8_11) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            rampVal_2_loc_1_out_o_ap_vld <= ap_const_logic_1;
        else 
            rampVal_2_loc_1_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    rampVal_2_new_1_out <= std_logic_vector(unsigned(select_ln1584_fu_1911_p3) + unsigned(ap_const_lv16_1));

    rampVal_2_new_1_out_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001, bckgndId_load_read_read_fu_610_p2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_read_fu_610_p2 = ap_const_lv8_11) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            rampVal_2_new_1_out_ap_vld <= ap_const_logic_1;
        else 
            rampVal_2_new_1_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    rampVal_3_flag_1_out <= rampVal_3_flag_1_fu_462;

    rampVal_3_flag_1_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln520_reg_3154_pp0_iter10_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln520_reg_3154_pp0_iter10_reg = ap_const_lv1_1))) then 
            rampVal_3_flag_1_out_ap_vld <= ap_const_logic_1;
        else 
            rampVal_3_flag_1_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    rampVal_3_loc_1_out_o_assign_proc : process(ap_enable_reg_pp0_iter11, rampVal_3_loc_1_out_i, ap_block_pp0_stage0, bckgndId_load_read_read_fu_610_p2, zext_ln544_fu_2764_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (bckgndId_load_read_read_fu_610_p2 = ap_const_lv8_1) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            rampVal_3_loc_1_out_o <= zext_ln544_fu_2764_p1;
        else 
            rampVal_3_loc_1_out_o <= rampVal_3_loc_1_out_i;
        end if; 
    end process;


    rampVal_3_loc_1_out_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001, bckgndId_load_read_read_fu_610_p2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_read_fu_610_p2 = ap_const_lv8_1) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            rampVal_3_loc_1_out_o_ap_vld <= ap_const_logic_1;
        else 
            rampVal_3_loc_1_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    rampVal_3_new_1_out <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1039_fu_2758_p2),16));

    rampVal_3_new_1_out_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001, bckgndId_load_read_read_fu_610_p2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_read_fu_610_p2 = ap_const_lv8_1) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            rampVal_3_new_1_out_ap_vld <= ap_const_logic_1;
        else 
            rampVal_3_new_1_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    rampVal_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001, bckgndId_load_read_read_fu_610_p2, icmp_ln1027_reg_3158_pp0_iter9_reg, icmp_ln1050_reg_3196_pp0_iter9_reg)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1050_reg_3196_pp0_iter9_reg = ap_const_lv1_1) and (bckgndId_load_read_read_fu_610_p2 = ap_const_lv8_2) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1050_reg_3196_pp0_iter9_reg = ap_const_lv1_0) and (icmp_ln1027_reg_3158_pp0_iter9_reg = ap_const_lv1_1) and (bckgndId_load_read_read_fu_610_p2 = ap_const_lv8_2) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1)))) then 
            rampVal_ap_vld <= ap_const_logic_1;
        else 
            rampVal_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    rampVal_loc_1_out_o_assign_proc : process(rampVal_loc_1_out_i, zext_ln1032_cast_reg_3124, icmp_ln1027_reg_3158_pp0_iter9_reg, icmp_ln1050_reg_3196_pp0_iter9_reg, zext_ln1056_fu_1826_p1, ap_condition_2699)
    begin
        if ((ap_const_boolean_1 = ap_condition_2699)) then
            if ((icmp_ln1050_reg_3196_pp0_iter9_reg = ap_const_lv1_1)) then 
                rampVal_loc_1_out_o <= zext_ln1032_cast_reg_3124;
            elsif (((icmp_ln1050_reg_3196_pp0_iter9_reg = ap_const_lv1_0) and (icmp_ln1027_reg_3158_pp0_iter9_reg = ap_const_lv1_1))) then 
                rampVal_loc_1_out_o <= zext_ln1056_fu_1826_p1;
            else 
                rampVal_loc_1_out_o <= rampVal_loc_1_out_i;
            end if;
        else 
            rampVal_loc_1_out_o <= rampVal_loc_1_out_i;
        end if; 
    end process;


    rampVal_loc_1_out_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001, bckgndId_load_read_read_fu_610_p2, icmp_ln1027_reg_3158_pp0_iter9_reg, icmp_ln1050_reg_3196_pp0_iter9_reg)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1050_reg_3196_pp0_iter9_reg = ap_const_lv1_1) and (bckgndId_load_read_read_fu_610_p2 = ap_const_lv8_2) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1050_reg_3196_pp0_iter9_reg = ap_const_lv1_0) and (icmp_ln1027_reg_3158_pp0_iter9_reg = ap_const_lv1_1) and (bckgndId_load_read_read_fu_610_p2 = ap_const_lv8_2) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1)))) then 
            rampVal_loc_1_out_o_ap_vld <= ap_const_logic_1;
        else 
            rampVal_loc_1_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    redYuv_address0 <= zext_ln1099_fu_1807_p1(2 - 1 downto 0);

    redYuv_ce0_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then 
            redYuv_ce0 <= ap_const_logic_1;
        else 
            redYuv_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    ret_V_4_fu_2040_p3 <= (xor_ln1544_fu_2034_p2 & lshr_ln_fu_2024_p4);
    ret_V_5_fu_2086_p3 <= (xor_ln1544_1_fu_2080_p2 & lshr_ln1544_1_fu_2070_p4);
    ret_V_6_fu_2132_p3 <= (xor_ln1544_2_fu_2126_p2 & lshr_ln1544_2_fu_2116_p4);
    ret_V_fu_1399_p2 <= std_logic_vector(unsigned(zext_ln1541_fu_1395_p1) + unsigned(ap_const_lv12_1));
    select_ln1099_fu_1800_p3 <= 
        select_ln1099_1 when (or_ln1099_fu_1796_p2(0) = '1') else 
        ap_const_lv2_1;
    select_ln1120_fu_1784_p3 <= 
        select_ln1099_1 when (or_ln1120_fu_1780_p2(0) = '1') else 
        ap_const_lv2_1;
    select_ln1141_fu_1768_p3 <= 
        select_ln1099_1 when (or_ln1141_fu_1764_p2(0) = '1') else 
        ap_const_lv2_1;
    select_ln1162_fu_1752_p3 <= 
        select_ln1099_1 when (or_ln1162_fu_1748_p2(0) = '1') else 
        ap_const_lv2_1;
    select_ln1183_fu_1736_p3 <= 
        select_ln1099_1 when (or_ln1183_fu_1732_p2(0) = '1') else 
        ap_const_lv2_1;
    select_ln1311_fu_2524_p3 <= 
        sub_ln1311_1_fu_2509_p2 when (tmp_16_fu_2486_p3(0) = '1') else 
        trunc_ln1311_2_fu_2515_p4;
    select_ln1487_fu_2268_p3 <= 
        add_ln1488 when (icmp_ln1027_reg_3158_pp0_iter10_reg(0) = '1') else 
        trunc_ln520_4_fu_2264_p1;
    select_ln1584_fu_1911_p3 <= 
        ap_const_lv16_0 when (icmp_ln1584_reg_3164_pp0_iter10_reg(0) = '1') else 
        rampVal_2_loc_1_out_i;
    select_ln232_fu_2204_p3 <= 
        tmp_4_fu_2178_p3 when (and_ln1817_fu_2164_p2(0) = '1') else 
        tmp_6_fu_2196_p3;
    select_ln259_1_fu_1882_p3 <= 
        ap_const_lv8_FF when (trunc_ln520_reg_3137_pp0_iter10_reg(0) = '1') else 
        ap_const_lv8_0;
    select_ln259_fu_2745_p3 <= 
        rampStart_1 when (icmp_ln1027_reg_3158_pp0_iter10_reg(0) = '1') else 
        trunc_ln520_3_fu_2741_p1;
    select_ln260_1_fu_2751_p3 <= 
        select_ln259_fu_2745_p3 when (cmp2_i322(0) = '1') else 
        ap_const_lv8_80;
    select_ln260_2_fu_2274_p3 <= 
        select_ln1487_fu_2268_p3 when (cmp2_i322(0) = '1') else 
        ap_const_lv8_80;
    select_ln260_3_fu_2712_p3 <= 
        empty_fu_2708_p1 when (cmp2_i322(0) = '1') else 
        ap_const_lv8_80;
    select_ln260_4_fu_2538_p3 <= 
        add_ln1314_fu_2532_p2 when (cmp2_i322(0) = '1') else 
        ap_const_lv8_80;
        sext_ln1259_1_fu_2326_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln1259_reg_3251_pp0_iter10_reg),17));

        sext_ln259_fu_2591_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgBarSelRgb_g_q0),8));

    shl_ln1_fu_1510_p3 <= (b_reg_3211_pp0_iter4_reg & ap_const_lv7_0);
    shl_ln2_fu_1445_p3 <= (r_reg_3200_pp0_iter2_reg & ap_const_lv7_0);
    sub_ln1311_1_fu_2509_p2 <= std_logic_vector(unsigned(ap_const_lv8_0) - unsigned(trunc_ln1311_1_fu_2499_p4));
    sub_ln1311_fu_2493_p2 <= std_logic_vector(unsigned(ap_const_lv27_0) - unsigned(trunc_ln1311_fu_2483_p1));
    sub_ln232_fu_1416_p2 <= std_logic_vector(unsigned(add_ln232_fu_1410_p2) - unsigned(barWidth));
    tmp_10_fu_1530_p3 <= add_ln1257_2_fu_1499_p2(16 downto 16);
    tmp_11_fu_1556_p3 <= add_ln1258_2_fu_1524_p2(16 downto 16);
    tmp_12_fu_2342_p3 <= add_ln1259_2_fu_2336_p2(16 downto 16);
    tmp_13_fu_2016_p3 <= rSerie_V(3 downto 3);
    tmp_14_fu_2062_p3 <= gSerie_V(3 downto 3);
    tmp_15_fu_2108_p3 <= bSerie_V(3 downto 3);
    tmp_16_fu_2486_p3 <= grp_fu_2928_p2(27 downto 27);
    tmp_1_fu_1955_p2 <= 
        ap_const_lv8_0 when (or_ln1592_1(0) = '1') else 
        tmp_val_fu_1918_p1;
    tmp_1_fu_1955_p3 <= 
        ap_const_lv8_0 when (or_ln1592_2(0) = '1') else 
        tmp_val_fu_1918_p1;
    tmp_1_fu_1955_p4 <= 
        ap_const_lv2_2 when (and_ln1616_fu_1943_p2(0) = '1') else 
        ap_const_lv2_1;
    tmp_2_fu_2146_p4 <= rSerie_V(27 downto 21);
    tmp_3_fu_2168_p4 <= bSerie_V(27 downto 21);
    tmp_4_fu_2178_p3 <= (xor_ln1544_2_fu_2126_p2 & tmp_3_fu_2168_p4);
    tmp_5_fu_2186_p4 <= gSerie_V(27 downto 21);
    tmp_6_fu_2196_p3 <= (xor_ln1544_1_fu_2080_p2 & tmp_5_fu_2186_p4);
    tmp_7_fu_1303_p3 <= add_ln1236_fu_1291_p2(8 downto 8);
    tmp_8_fu_1335_p3 <= add_ln1240_1_fu_1323_p2(8 downto 8);
    tmp_9_fu_1367_p3 <= add_ln1244_1_fu_1355_p2(8 downto 8);
    tmp_val_1_fu_1936_p3 <= 
        ap_const_lv8_0 when (or_ln1592_2(0) = '1') else 
        tmp_val_fu_1918_p1;
    tmp_val_3_fu_1922_p3 <= 
        ap_const_lv8_0 when (or_ln1592(0) = '1') else 
        tmp_val_fu_1918_p1;
    tmp_val_fu_1918_p1 <= select_ln1584_fu_1911_p3(8 - 1 downto 0);
    tpgBarSelRgb_b_address0 <= zext_ln1215_fu_1722_p1(3 - 1 downto 0);

    tpgBarSelRgb_b_ce0_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then 
            tpgBarSelRgb_b_ce0 <= ap_const_logic_1;
        else 
            tpgBarSelRgb_b_ce0 <= ap_const_logic_0;
        end if; 
    end process;

        tpgBarSelRgb_b_load_cast_fu_2595_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgBarSelRgb_b_q0),8));

    tpgBarSelRgb_g_address0 <= zext_ln1215_fu_1722_p1(3 - 1 downto 0);

    tpgBarSelRgb_g_ce0_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then 
            tpgBarSelRgb_g_ce0 <= ap_const_logic_1;
        else 
            tpgBarSelRgb_g_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    tpgBarSelRgb_r_address0 <= zext_ln1215_fu_1722_p1(3 - 1 downto 0);

    tpgBarSelRgb_r_ce0_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then 
            tpgBarSelRgb_r_ce0 <= ap_const_logic_1;
        else 
            tpgBarSelRgb_r_ce0 <= ap_const_logic_0;
        end if; 
    end process;

        tpgBarSelRgb_r_load_cast_fu_2587_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgBarSelRgb_r_q0),8));

    tpgBarSelYuv_u_address0 <= zext_ln1215_fu_1722_p1(3 - 1 downto 0);

    tpgBarSelYuv_u_ce0_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then 
            tpgBarSelYuv_u_ce0 <= ap_const_logic_1;
        else 
            tpgBarSelYuv_u_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    tpgBarSelYuv_v_address0 <= zext_ln1215_fu_1722_p1(3 - 1 downto 0);

    tpgBarSelYuv_v_ce0_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then 
            tpgBarSelYuv_v_ce0 <= ap_const_logic_1;
        else 
            tpgBarSelYuv_v_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    tpgBarSelYuv_y_address0 <= zext_ln1215_fu_1722_p1(3 - 1 downto 0);

    tpgBarSelYuv_y_ce0_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then 
            tpgBarSelYuv_y_ce0 <= ap_const_logic_1;
        else 
            tpgBarSelYuv_y_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    tpgSinTableArray_9bit_address0 <= zext_ln1244_fu_1169_p1(11 - 1 downto 0);
    tpgSinTableArray_9bit_address1 <= zext_ln1240_fu_1158_p1(11 - 1 downto 0);
    tpgSinTableArray_9bit_address2 <= zext_ln1236_fu_1147_p1(11 - 1 downto 0);

    tpgSinTableArray_9bit_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            tpgSinTableArray_9bit_ce0 <= ap_const_logic_1;
        else 
            tpgSinTableArray_9bit_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    tpgSinTableArray_9bit_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            tpgSinTableArray_9bit_ce1 <= ap_const_logic_1;
        else 
            tpgSinTableArray_9bit_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    tpgSinTableArray_9bit_ce2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            tpgSinTableArray_9bit_ce2 <= ap_const_logic_1;
        else 
            tpgSinTableArray_9bit_ce2 <= ap_const_logic_0;
        end if; 
    end process;

    tpgSinTableArray_address0 <= zext_ln1310_fu_2812_p1(11 - 1 downto 0);

    tpgSinTableArray_ce0_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            tpgSinTableArray_ce0 <= ap_const_logic_1;
        else 
            tpgSinTableArray_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    trunc_ln1236_fu_1287_p1 <= tpgSinTableArray_9bit_q2(8 - 1 downto 0);
    trunc_ln1240_fu_1319_p1 <= tpgSinTableArray_9bit_q1(8 - 1 downto 0);
    trunc_ln1244_fu_1351_p1 <= tpgSinTableArray_9bit_q0(8 - 1 downto 0);
    trunc_ln1311_1_fu_2499_p4 <= sub_ln1311_fu_2493_p2(26 downto 19);
    trunc_ln1311_2_fu_2515_p4 <= grp_fu_2928_p2(26 downto 19);
    trunc_ln1311_fu_2483_p1 <= grp_fu_2928_p2(27 - 1 downto 0);
    trunc_ln1545_1_fu_2058_p1 <= gSerie_V(1 - 1 downto 0);
    trunc_ln1545_2_fu_2104_p1 <= bSerie_V(1 - 1 downto 0);
    trunc_ln1545_fu_2012_p1 <= rSerie_V(1 - 1 downto 0);
    trunc_ln1_fu_1538_p4 <= add_ln1257_3_fu_1505_p2(15 downto 8);
    trunc_ln2_fu_1564_p4 <= add_ln1258_2_fu_1524_p2(15 downto 8);
    trunc_ln3_fu_2350_p4 <= add_ln1259_3_fu_2332_p2(15 downto 8);
    trunc_ln4_fu_2156_p3 <= (xor_ln1544_fu_2034_p2 & tmp_2_fu_2146_p4);
    trunc_ln520_1_fu_1115_p1 <= ap_sig_allocacmp_x_2(8 - 1 downto 0);
    trunc_ln520_2_fu_1119_p1 <= ap_sig_allocacmp_x_2(11 - 1 downto 0);
    trunc_ln520_3_fu_2741_p1 <= rampVal_3_loc_1_out_i(8 - 1 downto 0);
    trunc_ln520_4_fu_2264_p1 <= hdata_loc_1_out_i(8 - 1 downto 0);
    trunc_ln520_5_fu_1816_p1 <= rampVal_loc_1_out_i(8 - 1 downto 0);
    trunc_ln520_6_fu_1680_p1 <= hBarSel_4_loc_1_out_i(3 - 1 downto 0);
    trunc_ln520_fu_1107_p1 <= ap_sig_allocacmp_x_2(1 - 1 downto 0);
    whiYuv_address0 <= zext_ln1183_fu_1743_p1(2 - 1 downto 0);

    whiYuv_ce0_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then 
            whiYuv_ce0 <= ap_const_logic_1;
        else 
            whiYuv_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xBar_V_assign_proc : process(sub_ln232_fu_1416_p2, add_ln232_fu_1410_p2, ap_condition_2685, ap_condition_2689, ap_condition_2693, ap_condition_2683)
    begin
        if ((ap_const_boolean_1 = ap_condition_2683)) then
            if ((ap_const_boolean_1 = ap_condition_2693)) then 
                xBar_V <= ap_const_lv11_0;
            elsif ((ap_const_boolean_1 = ap_condition_2689)) then 
                xBar_V <= add_ln232_fu_1410_p2;
            elsif ((ap_const_boolean_1 = ap_condition_2685)) then 
                xBar_V <= sub_ln232_fu_1416_p2;
            else 
                xBar_V <= "XXXXXXXXXXX";
            end if;
        else 
            xBar_V <= "XXXXXXXXXXX";
        end if; 
    end process;


    xBar_V_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, icmp_ln520_fu_1123_p2, ap_block_pp0_stage0_11001, bckgndId_load_read_read_fu_610_p2, icmp_ln1027_fu_1129_p2, icmp_ln1027_reg_3158, icmp_ln1073_fu_1405_p2)
    begin
        if ((((icmp_ln520_fu_1123_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1027_fu_1129_p2 = ap_const_lv1_1) and (bckgndId_load_read_read_fu_610_p2 = ap_const_lv8_9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1073_fu_1405_p2 = ap_const_lv1_1) and (icmp_ln1027_reg_3158 = ap_const_lv1_0) and (bckgndId_load_read_read_fu_610_p2 = ap_const_lv8_9) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1073_fu_1405_p2 = ap_const_lv1_0) and (icmp_ln1027_reg_3158 = ap_const_lv1_0) and (bckgndId_load_read_read_fu_610_p2 = ap_const_lv8_9) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            xBar_V_ap_vld <= ap_const_logic_1;
        else 
            xBar_V_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    x_3_fu_1135_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_x_2) + unsigned(ap_const_lv16_1));
    xor_ln1236_fu_1297_p2 <= (trunc_ln1236_fu_1287_p1 xor ap_const_lv8_80);
    xor_ln1240_fu_1329_p2 <= (trunc_ln1240_fu_1319_p1 xor ap_const_lv8_80);
    xor_ln1244_fu_1361_p2 <= (trunc_ln1244_fu_1351_p1 xor ap_const_lv8_80);
    xor_ln1544_1_fu_2080_p2 <= (trunc_ln1545_1_fu_2058_p1 xor tmp_14_fu_2062_p3);
    xor_ln1544_2_fu_2126_p2 <= (trunc_ln1545_2_fu_2104_p1 xor tmp_15_fu_2108_p3);
    xor_ln1544_fu_2034_p2 <= (trunc_ln1545_fu_2012_p1 xor tmp_13_fu_2016_p3);
    zext_ln1032_cast_fu_1055_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln1032),16));
    zext_ln1056_fu_1826_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1056_fu_1820_p2),16));
    zext_ln1099_fu_1807_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln1099_fu_1800_p3),64));
    zext_ln1120_fu_1791_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln1120_fu_1784_p3),64));
    zext_ln1141_fu_1775_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln1141_fu_1768_p3),64));
    zext_ln1162_fu_1759_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln1162_fu_1752_p3),64));
    zext_ln1183_fu_1743_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln1183_fu_1736_p3),64));
    zext_ln1212_fu_1690_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1212_fu_1684_p2),8));
    zext_ln1215_fu_1722_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(hBarSel_4_loc_1_out_i),64));
    zext_ln1236_fu_1147_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln520_2_fu_1119_p1),64));
    zext_ln1240_fu_1158_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1240_fu_1152_p2),64));
    zext_ln1244_fu_1169_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1244_fu_1163_p2),64));
    zext_ln1257_1_fu_1387_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(g_fu_1343_p3),16));
    zext_ln1257_4_fu_1488_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln1257_2_fu_1482_p2),17));
    zext_ln1257_6_fu_1492_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_2893_p3),17));
    zext_ln1257_7_fu_1495_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln1257_2_fu_1482_p2),16));
    zext_ln1257_fu_1383_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_fu_1311_p3),15));
    zext_ln1258_1_fu_1521_p0 <= grp_fu_2902_p3;
    zext_ln1258_1_fu_1521_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln1258_1_fu_1521_p0),17));
    zext_ln1258_fu_1517_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln1_fu_1510_p3),17));
    zext_ln1259_1_fu_2329_p0 <= grp_fu_2918_p3;
    zext_ln1259_1_fu_2329_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln1259_1_fu_2329_p0),17));
    zext_ln1302_fu_1111_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_sig_allocacmp_x_2),17));
    zext_ln1310_fu_2812_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln1_fu_2803_p4),64));
    zext_ln1541_fu_1395_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lhs_out_i),12));
    zext_ln544_fu_2764_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1039_fu_2758_p2),16));
    zext_ln648_fu_2287_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1500_fu_2281_p2),16));

    zonePlateVAddr_assign_proc : process(ap_enable_reg_pp0_iter4, bckgndId_load, shl_ln, ap_block_pp0_stage0, icmp_ln1285_reg_3184_pp0_iter3_reg, add_ln1296_fu_1602_p2, ap_condition_2708)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (bckgndId_load = ap_const_lv8_A))) then
            if (((icmp_ln1285_reg_3184_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                zonePlateVAddr <= shl_ln;
            elsif ((ap_const_boolean_1 = ap_condition_2708)) then 
                zonePlateVAddr <= add_ln1296_fu_1602_p2;
            else 
                zonePlateVAddr <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            zonePlateVAddr <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    zonePlateVAddr_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, bckgndId_load, ap_block_pp0_stage0_11001, icmp_ln1285_reg_3184_pp0_iter3_reg, icmp_ln1285_reg_3184_pp0_iter4_reg, and_ln1292_reg_3188_pp0_iter4_reg)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1285_reg_3184_pp0_iter3_reg = ap_const_lv1_1) and (bckgndId_load = ap_const_lv8_A) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_lv1_1 = and_ln1292_reg_3188_pp0_iter4_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1285_reg_3184_pp0_iter4_reg = ap_const_lv1_0) and (bckgndId_load = ap_const_lv8_A) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)))) then 
            zonePlateVAddr_ap_vld <= ap_const_logic_1;
        else 
            zonePlateVAddr_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    zonePlateVAddr_loc_1_out_o_assign_proc : process(shl_ln, zonePlateVAddr_loc_1_out_i, icmp_ln1285_reg_3184_pp0_iter4_reg, and_ln1292_reg_3188_pp0_iter4_reg, add_ln1296_fu_1602_p2, ap_condition_2712)
    begin
        if ((ap_const_boolean_1 = ap_condition_2712)) then
            if ((icmp_ln1285_reg_3184_pp0_iter4_reg = ap_const_lv1_1)) then 
                zonePlateVAddr_loc_1_out_o <= shl_ln;
            elsif (((ap_const_lv1_1 = and_ln1292_reg_3188_pp0_iter4_reg) and (icmp_ln1285_reg_3184_pp0_iter4_reg = ap_const_lv1_0))) then 
                zonePlateVAddr_loc_1_out_o <= add_ln1296_fu_1602_p2;
            else 
                zonePlateVAddr_loc_1_out_o <= zonePlateVAddr_loc_1_out_i;
            end if;
        else 
            zonePlateVAddr_loc_1_out_o <= zonePlateVAddr_loc_1_out_i;
        end if; 
    end process;


    zonePlateVAddr_loc_1_out_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter5, bckgndId_load, ap_block_pp0_stage0_11001, icmp_ln1285_reg_3184_pp0_iter4_reg, and_ln1292_reg_3188_pp0_iter4_reg)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1285_reg_3184_pp0_iter4_reg = ap_const_lv1_1) and (bckgndId_load = ap_const_lv8_A) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_lv1_1 = and_ln1292_reg_3188_pp0_iter4_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1285_reg_3184_pp0_iter4_reg = ap_const_lv1_0) and (bckgndId_load = ap_const_lv8_A) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)))) then 
            zonePlateVAddr_loc_1_out_o_ap_vld <= ap_const_logic_1;
        else 
            zonePlateVAddr_loc_1_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    zonePlateVDelta_assign_proc : process(bckgndId_load, Zplate_Ver_Control_Start, ap_block_pp0_stage0, add_ln1298_fu_1614_p2, ap_condition_2708, ap_condition_2717)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (bckgndId_load = ap_const_lv8_A))) then
            if ((ap_const_boolean_1 = ap_condition_2717)) then 
                zonePlateVDelta <= Zplate_Ver_Control_Start;
            elsif ((ap_const_boolean_1 = ap_condition_2708)) then 
                zonePlateVDelta <= add_ln1298_fu_1614_p2;
            else 
                zonePlateVDelta <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            zonePlateVDelta <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    zonePlateVDelta_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter5, icmp_ln520_fu_1123_p2, bckgndId_load, ap_block_pp0_stage0_11001, icmp_ln1285_fu_1180_p2, icmp_ln1285_reg_3184_pp0_iter4_reg, and_ln1292_reg_3188_pp0_iter4_reg)
    begin
        if ((((icmp_ln520_fu_1123_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1285_fu_1180_p2 = ap_const_lv1_1) and (bckgndId_load = ap_const_lv8_A) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_lv1_1 = and_ln1292_reg_3188_pp0_iter4_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1285_reg_3184_pp0_iter4_reg = ap_const_lv1_0) and (bckgndId_load = ap_const_lv8_A) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)))) then 
            zonePlateVDelta_ap_vld <= ap_const_logic_1;
        else 
            zonePlateVDelta_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    zonePlateVDelta_loc_1_out_o_assign_proc : process(bckgndId_load, Zplate_Ver_Control_Start, zonePlateVDelta_loc_1_out_i, ap_block_pp0_stage0, add_ln1298_fu_1614_p2, ap_condition_2708, ap_condition_2717)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (bckgndId_load = ap_const_lv8_A))) then
            if ((ap_const_boolean_1 = ap_condition_2717)) then 
                zonePlateVDelta_loc_1_out_o <= Zplate_Ver_Control_Start;
            elsif ((ap_const_boolean_1 = ap_condition_2708)) then 
                zonePlateVDelta_loc_1_out_o <= add_ln1298_fu_1614_p2;
            else 
                zonePlateVDelta_loc_1_out_o <= zonePlateVDelta_loc_1_out_i;
            end if;
        else 
            zonePlateVDelta_loc_1_out_o <= zonePlateVDelta_loc_1_out_i;
        end if; 
    end process;


    zonePlateVDelta_loc_1_out_o_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter5, icmp_ln520_fu_1123_p2, bckgndId_load, ap_block_pp0_stage0_11001, icmp_ln1285_fu_1180_p2, icmp_ln1285_reg_3184_pp0_iter4_reg, and_ln1292_reg_3188_pp0_iter4_reg)
    begin
        if ((((icmp_ln520_fu_1123_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1285_fu_1180_p2 = ap_const_lv1_1) and (bckgndId_load = ap_const_lv8_A) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_lv1_1 = and_ln1292_reg_3188_pp0_iter4_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1285_reg_3184_pp0_iter4_reg = ap_const_lv1_0) and (bckgndId_load = ap_const_lv8_A) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)))) then 
            zonePlateVDelta_loc_1_out_o_ap_vld <= ap_const_logic_1;
        else 
            zonePlateVDelta_loc_1_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

end behav;
