/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [9:0] _00_;
  reg [4:0] _01_;
  reg [8:0] _02_;
  wire [2:0] celloutsig_0_0z;
  wire celloutsig_0_1z;
  wire [5:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [33:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [17:0] celloutsig_1_0z;
  wire [10:0] celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire [11:0] celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire [11:0] celloutsig_1_16z;
  wire [46:0] celloutsig_1_17z;
  wire [2:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [3:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_4z = celloutsig_1_0z[8] | celloutsig_1_0z[15];
  assign celloutsig_0_4z = celloutsig_0_1z ^ celloutsig_0_0z[0];
  assign celloutsig_1_5z = celloutsig_1_2z ^ celloutsig_1_1z[2];
  assign celloutsig_0_1z = in_data[72] ^ celloutsig_0_0z[0];
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _01_ <= 5'h00;
    else _01_ <= celloutsig_1_0z[13:9];
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _02_ <= 9'h000;
    else _02_ <= { celloutsig_1_0z[17:10], celloutsig_1_5z };
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _00_ <= 10'h000;
    else _00_ <= { in_data[15:11], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_1_16z = { celloutsig_1_0z[4:3], celloutsig_1_12z, _02_ } & { celloutsig_1_0z[10:1], celloutsig_1_6z, celloutsig_1_12z };
  assign celloutsig_1_19z = in_data[169:166] == { celloutsig_1_16z[0], celloutsig_1_5z, celloutsig_1_15z, celloutsig_1_4z };
  assign celloutsig_0_6z = celloutsig_0_3z[2] & ~(celloutsig_0_1z);
  assign celloutsig_1_3z = in_data[109:107] != celloutsig_1_1z[3:1];
  assign celloutsig_1_15z = in_data[190:188] != { _02_[3], celloutsig_1_2z, celloutsig_1_7z };
  assign celloutsig_1_0z = - in_data[140:123];
  assign celloutsig_1_6z = in_data[150:142] !== { celloutsig_1_0z[15:11], celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_1_12z = { _02_[7:0], celloutsig_1_6z } !== { celloutsig_1_10z[9:7], celloutsig_1_7z, _01_ };
  assign celloutsig_0_3z = in_data[10:5] | _00_[8:3];
  assign celloutsig_1_2z = & celloutsig_1_0z[16:1];
  assign celloutsig_1_10z = { celloutsig_1_0z[10:3], celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_7z } <<< { in_data[116:107], celloutsig_1_4z };
  assign celloutsig_1_17z = { in_data[173:145], celloutsig_1_0z } <<< { celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_10z, celloutsig_1_3z, 6'h3f, celloutsig_1_13z[5:0], 6'h3f, celloutsig_1_13z[5:0], _02_ };
  assign celloutsig_1_18z = celloutsig_1_10z[8:6] <<< celloutsig_1_17z[12:10];
  assign celloutsig_1_1z = in_data[131:128] >>> in_data[107:104];
  assign celloutsig_0_0z = in_data[87:85] ^ in_data[56:54];
  assign celloutsig_0_5z = { in_data[58:32], celloutsig_0_3z, celloutsig_0_1z } ^ { celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_0z, _00_, celloutsig_0_0z, _00_ };
  assign celloutsig_1_7z = ~((celloutsig_1_1z[0] & celloutsig_1_6z) | (celloutsig_1_0z[7] & celloutsig_1_3z));
  assign { celloutsig_1_13z[4:0], celloutsig_1_13z[5] } = { _01_, celloutsig_1_2z } ~^ { celloutsig_1_0z[5:2], celloutsig_1_12z, celloutsig_1_0z[6] };
  assign celloutsig_1_13z[11:6] = 6'h3f;
  assign { out_data[130:128], out_data[96], out_data[63:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_5z[31:0], celloutsig_0_6z };
endmodule
