// Seed: 2172906267
module module_0 (
    input wire id_0,
    input wire id_1,
    input wor  id_2
);
  assign id_4 = 1;
endmodule
module module_1 (
    input supply1 id_0,
    output supply1 id_1,
    input supply1 id_2,
    output wand id_3,
    output wire id_4,
    input uwire id_5
    , id_24,
    input uwire id_6,
    input tri0 id_7,
    output wand id_8,
    output tri0 id_9,
    input tri1 id_10,
    output wire id_11,
    output tri1 id_12,
    input tri0 id_13,
    input supply0 id_14,
    output tri1 id_15,
    output tri0 id_16,
    input tri id_17,
    input wor id_18,
    input tri1 id_19,
    input uwire id_20,
    input uwire id_21,
    output tri id_22
);
  module_0(
      id_2, id_18, id_13
  );
  wire id_25;
  xor (id_15, id_7, id_21, id_6, id_19, id_14, id_0, id_5, id_10, id_18, id_24, id_20);
endmodule
