// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="HTA128_theta,hls_ip_2018_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xc7z020clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.699850,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=9,HLS_SYN_DSP=0,HLS_SYN_FF=1845,HLS_SYN_LUT=6468,HLS_VERSION=2018_2}" *)

module HTA128_theta (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        alloc_size,
        alloc_size_ap_vld,
        alloc_size_ap_ack,
        alloc_addr,
        alloc_addr_ap_vld,
        alloc_addr_ap_ack,
        alloc_free_target,
        alloc_free_target_ap_vld,
        alloc_free_target_ap_ack,
        alloc_cmd,
        alloc_cmd_ap_vld,
        alloc_cmd_ap_ack,
        port1_V,
        port1_V_ap_vld,
        port2_V,
        port2_V_ap_vld
);

parameter    ap_ST_fsm_state1 = 79'd1;
parameter    ap_ST_fsm_state2 = 79'd2;
parameter    ap_ST_fsm_state3 = 79'd4;
parameter    ap_ST_fsm_state4 = 79'd8;
parameter    ap_ST_fsm_state5 = 79'd16;
parameter    ap_ST_fsm_state6 = 79'd32;
parameter    ap_ST_fsm_state7 = 79'd64;
parameter    ap_ST_fsm_state8 = 79'd128;
parameter    ap_ST_fsm_state9 = 79'd256;
parameter    ap_ST_fsm_state10 = 79'd512;
parameter    ap_ST_fsm_state11 = 79'd1024;
parameter    ap_ST_fsm_state12 = 79'd2048;
parameter    ap_ST_fsm_state13 = 79'd4096;
parameter    ap_ST_fsm_state14 = 79'd8192;
parameter    ap_ST_fsm_state15 = 79'd16384;
parameter    ap_ST_fsm_state16 = 79'd32768;
parameter    ap_ST_fsm_state17 = 79'd65536;
parameter    ap_ST_fsm_pp0_stage0 = 79'd131072;
parameter    ap_ST_fsm_state20 = 79'd262144;
parameter    ap_ST_fsm_state21 = 79'd524288;
parameter    ap_ST_fsm_state22 = 79'd1048576;
parameter    ap_ST_fsm_state23 = 79'd2097152;
parameter    ap_ST_fsm_state24 = 79'd4194304;
parameter    ap_ST_fsm_state25 = 79'd8388608;
parameter    ap_ST_fsm_state26 = 79'd16777216;
parameter    ap_ST_fsm_state27 = 79'd33554432;
parameter    ap_ST_fsm_state28 = 79'd67108864;
parameter    ap_ST_fsm_state29 = 79'd134217728;
parameter    ap_ST_fsm_state30 = 79'd268435456;
parameter    ap_ST_fsm_state31 = 79'd536870912;
parameter    ap_ST_fsm_state32 = 79'd1073741824;
parameter    ap_ST_fsm_state33 = 79'd2147483648;
parameter    ap_ST_fsm_state34 = 79'd4294967296;
parameter    ap_ST_fsm_state35 = 79'd8589934592;
parameter    ap_ST_fsm_state36 = 79'd17179869184;
parameter    ap_ST_fsm_state37 = 79'd34359738368;
parameter    ap_ST_fsm_state38 = 79'd68719476736;
parameter    ap_ST_fsm_state39 = 79'd137438953472;
parameter    ap_ST_fsm_state40 = 79'd274877906944;
parameter    ap_ST_fsm_state41 = 79'd549755813888;
parameter    ap_ST_fsm_state42 = 79'd1099511627776;
parameter    ap_ST_fsm_state43 = 79'd2199023255552;
parameter    ap_ST_fsm_state44 = 79'd4398046511104;
parameter    ap_ST_fsm_state45 = 79'd8796093022208;
parameter    ap_ST_fsm_state46 = 79'd17592186044416;
parameter    ap_ST_fsm_state47 = 79'd35184372088832;
parameter    ap_ST_fsm_state48 = 79'd70368744177664;
parameter    ap_ST_fsm_state49 = 79'd140737488355328;
parameter    ap_ST_fsm_state50 = 79'd281474976710656;
parameter    ap_ST_fsm_state51 = 79'd562949953421312;
parameter    ap_ST_fsm_state52 = 79'd1125899906842624;
parameter    ap_ST_fsm_state53 = 79'd2251799813685248;
parameter    ap_ST_fsm_state54 = 79'd4503599627370496;
parameter    ap_ST_fsm_state55 = 79'd9007199254740992;
parameter    ap_ST_fsm_state56 = 79'd18014398509481984;
parameter    ap_ST_fsm_state57 = 79'd36028797018963968;
parameter    ap_ST_fsm_state58 = 79'd72057594037927936;
parameter    ap_ST_fsm_state59 = 79'd144115188075855872;
parameter    ap_ST_fsm_state60 = 79'd288230376151711744;
parameter    ap_ST_fsm_state61 = 79'd576460752303423488;
parameter    ap_ST_fsm_state62 = 79'd1152921504606846976;
parameter    ap_ST_fsm_state63 = 79'd2305843009213693952;
parameter    ap_ST_fsm_state64 = 79'd4611686018427387904;
parameter    ap_ST_fsm_state65 = 79'd9223372036854775808;
parameter    ap_ST_fsm_state66 = 79'd18446744073709551616;
parameter    ap_ST_fsm_state67 = 79'd36893488147419103232;
parameter    ap_ST_fsm_state68 = 79'd73786976294838206464;
parameter    ap_ST_fsm_state69 = 79'd147573952589676412928;
parameter    ap_ST_fsm_state70 = 79'd295147905179352825856;
parameter    ap_ST_fsm_state71 = 79'd590295810358705651712;
parameter    ap_ST_fsm_state72 = 79'd1180591620717411303424;
parameter    ap_ST_fsm_state73 = 79'd2361183241434822606848;
parameter    ap_ST_fsm_state74 = 79'd4722366482869645213696;
parameter    ap_ST_fsm_state75 = 79'd9444732965739290427392;
parameter    ap_ST_fsm_state76 = 79'd18889465931478580854784;
parameter    ap_ST_fsm_state77 = 79'd37778931862957161709568;
parameter    ap_ST_fsm_state78 = 79'd75557863725914323419136;
parameter    ap_ST_fsm_state79 = 79'd151115727451828646838272;
parameter    ap_ST_fsm_state80 = 79'd302231454903657293676544;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] alloc_size;
input   alloc_size_ap_vld;
output   alloc_size_ap_ack;
output  [31:0] alloc_addr;
output   alloc_addr_ap_vld;
input   alloc_addr_ap_ack;
input  [31:0] alloc_free_target;
input   alloc_free_target_ap_vld;
output   alloc_free_target_ap_ack;
input  [7:0] alloc_cmd;
input   alloc_cmd_ap_vld;
output   alloc_cmd_ap_ack;
output  [63:0] port1_V;
output   port1_V_ap_vld;
output  [63:0] port2_V;
output   port2_V_ap_vld;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg alloc_size_ap_ack;
reg[31:0] alloc_addr;
reg alloc_addr_ap_vld;
reg alloc_free_target_ap_ack;
reg alloc_cmd_ap_ack;
reg[63:0] port1_V;
reg port1_V_ap_vld;
reg[63:0] port2_V;
reg port2_V_ap_vld;

(* fsm_encoding = "none" *) reg   [78:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [5:0] group_tree_V_1_address0;
reg    group_tree_V_1_ce0;
reg    group_tree_V_1_we0;
reg   [3:0] group_tree_V_1_d0;
wire   [3:0] group_tree_V_1_q0;
reg   [5:0] group_tree_V_0_address0;
reg    group_tree_V_0_ce0;
reg    group_tree_V_0_we0;
reg   [3:0] group_tree_V_0_d0;
wire   [3:0] group_tree_V_0_q0;
wire   [2:0] group_tree_mask_V_address0;
reg    group_tree_mask_V_ce0;
wire   [30:0] group_tree_mask_V_q0;
reg   [2:0] shift_constant_V_address0;
reg    shift_constant_V_ce0;
wire   [4:0] shift_constant_V_q0;
reg   [2:0] buddy_tree_V_1_address0;
reg    buddy_tree_V_1_ce0;
reg    buddy_tree_V_1_we0;
reg   [63:0] buddy_tree_V_1_d0;
wire   [63:0] buddy_tree_V_1_q0;
reg   [2:0] buddy_tree_V_1_address1;
reg    buddy_tree_V_1_ce1;
reg    buddy_tree_V_1_we1;
reg   [63:0] buddy_tree_V_1_d1;
wire   [63:0] buddy_tree_V_1_q1;
reg   [2:0] buddy_tree_V_0_address0;
reg    buddy_tree_V_0_ce0;
reg    buddy_tree_V_0_we0;
reg   [63:0] buddy_tree_V_0_d0;
wire   [63:0] buddy_tree_V_0_q0;
reg   [2:0] buddy_tree_V_0_address1;
reg    buddy_tree_V_0_ce1;
reg    buddy_tree_V_0_we1;
reg   [63:0] buddy_tree_V_0_d1;
wire   [63:0] buddy_tree_V_0_q1;
reg   [6:0] addr_layer_map_V_address0;
reg    addr_layer_map_V_ce0;
reg    addr_layer_map_V_we0;
wire   [3:0] addr_layer_map_V_q0;
reg   [6:0] addr_tree_map_V_address0;
reg    addr_tree_map_V_ce0;
reg    addr_tree_map_V_we0;
wire   [7:0] addr_tree_map_V_d0;
wire   [7:0] addr_tree_map_V_q0;
reg   [4:0] mark_mask_V_address0;
reg    mark_mask_V_ce0;
wire   [3:0] mark_mask_V_q0;
reg    alloc_size_blk_n;
wire    ap_CS_fsm_state2;
reg    alloc_addr_blk_n;
wire    ap_CS_fsm_state33;
wire    ap_CS_fsm_state30;
wire    ap_CS_fsm_state29;
wire   [0:0] tmp_13_fu_2273_p2;
reg    alloc_free_target_blk_n;
reg    alloc_cmd_blk_n;
wire   [7:0] op_V_assign_log_2_64bit_fu_1282_ap_return;
reg   [31:0] reg_972;
reg    ap_sig_ioackin_alloc_addr_ap_ack;
reg    ap_block_state29_io;
reg   [3:0] p_03587_2_in_reg_997;
reg   [63:0] p_03591_1_in_reg_1006;
reg   [12:0] p_03563_1_in_in_reg_1015;
reg   [63:0] p_03535_4_reg_1024;
wire   [15:0] size_V_fu_1388_p1;
reg   [15:0] size_V_reg_3111;
reg    ap_block_state2;
wire   [15:0] free_target_V_fu_1392_p1;
reg   [15:0] free_target_V_reg_3116;
reg   [15:0] p_Result_8_fu_1402_p4;
reg   [15:0] p_Result_8_reg_3123;
wire   [0:0] tmp_fu_1412_p2;
reg   [0:0] tmp_reg_3129;
wire    ap_CS_fsm_state3;
wire   [15:0] r_V_21_fu_1428_p2;
wire   [0:0] tmp_s_fu_1418_p2;
wire   [0:0] tmp_6_fu_1433_p2;
reg   [0:0] tmp_6_reg_3156;
wire    ap_CS_fsm_state4;
reg   [3:0] ans_V_reg_3170;
wire    ap_CS_fsm_state5;
wire   [0:0] tmp_14_fu_1449_p1;
reg   [0:0] tmp_14_reg_3180;
wire   [63:0] newIndex2_fu_1463_p1;
reg   [63:0] newIndex2_reg_3185;
reg   [0:0] tmp_22_reg_3201;
reg   [7:0] addr_tree_map_V_load_reg_3206;
wire   [63:0] p_Val2_1_fu_1477_p3;
reg   [63:0] p_Val2_1_reg_3219;
wire    ap_CS_fsm_state6;
wire   [12:0] loc1_V_10_fu_1485_p1;
reg   [12:0] loc1_V_10_reg_3224;
wire   [10:0] loc1_V_9_cast_cast_fu_1488_p1;
reg   [10:0] loc1_V_9_cast_cast_reg_3230;
wire   [12:0] tmp_10_fu_1540_p3;
reg   [12:0] tmp_10_reg_3235;
wire  signed [63:0] tmp_V_fu_1582_p1;
reg  signed [63:0] tmp_V_reg_3245;
wire    ap_CS_fsm_state7;
reg   [12:0] p_Result_9_fu_1586_p4;
wire   [1:0] rec_bits_V_fu_1605_p1;
wire   [11:0] loc1_V_fu_1609_p4;
reg   [11:0] loc1_V_reg_3260;
wire    ap_CS_fsm_state8;
wire   [12:0] loc1_V_11_fu_1619_p1;
reg   [12:0] loc1_V_11_reg_3265;
wire   [0:0] tmp_97_fu_1623_p1;
reg   [0:0] tmp_97_reg_3270;
wire   [3:0] now1_V_1_fu_1627_p2;
reg   [3:0] now1_V_1_reg_3275;
wire   [0:0] tmp_24_fu_1633_p2;
reg   [0:0] tmp_24_reg_3280;
wire   [63:0] newIndex_fu_1649_p1;
reg   [63:0] newIndex_reg_3284;
wire   [63:0] tmp_38_fu_1697_p2;
reg   [63:0] tmp_38_reg_3300;
wire    ap_CS_fsm_state9;
reg   [12:0] p_Result_10_fu_1703_p4;
wire    ap_CS_fsm_state10;
wire   [12:0] p_Repl2_s_fu_1731_p2;
reg   [12:0] p_Repl2_s_reg_3315;
wire    ap_CS_fsm_state11;
wire   [3:0] p_Repl2_7_fu_1737_p2;
reg   [3:0] p_Repl2_7_reg_3321;
wire   [63:0] mask_V_load25_phi_ca_fu_1773_p3;
wire   [0:0] tmp_115_fu_1743_p3;
wire   [1:0] tmp_119_fu_1751_p1;
wire   [63:0] tmp_74_fu_1781_p5;
wire   [63:0] tmp_73_fu_1793_p5;
wire   [63:0] mask_V_load26_phi_ca_fu_1805_p3;
wire   [0:0] tmp_124_fu_1813_p1;
reg   [0:0] tmp_124_reg_3352;
wire   [63:0] newIndex15_fu_1827_p1;
reg   [63:0] newIndex15_reg_3357;
wire   [63:0] r_V_24_fu_1836_p2;
reg   [63:0] r_V_24_reg_3373;
wire    ap_CS_fsm_state12;
wire   [63:0] r_V_18_fu_1849_p2;
reg   [63:0] r_V_18_reg_3378;
wire   [31:0] cnt_fu_1855_p2;
wire    ap_CS_fsm_state13;
wire   [12:0] loc_tree_V_5_fu_1892_p2;
reg   [12:0] loc_tree_V_5_reg_3389;
wire    ap_CS_fsm_state14;
wire   [63:0] newIndex8_fu_1921_p1;
reg   [63:0] newIndex8_reg_3396;
wire    ap_CS_fsm_state15;
wire   [0:0] tmp_70_fu_1931_p1;
reg   [0:0] tmp_70_reg_3417;
wire    ap_CS_fsm_state16;
wire   [3:0] r_V_4_fu_1942_p2;
reg   [3:0] r_V_4_reg_3421;
wire   [63:0] TMP_0_V_1_fu_1952_p1;
wire    ap_CS_fsm_state17;
reg   [12:0] p_Result_11_fu_1958_p4;
wire   [63:0] r_V_14_cast_fu_1973_p1;
wire   [3:0] now1_V_2_fu_1977_p2;
reg   [3:0] now1_V_2_reg_3442;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_state18_pp0_stage0_iter0;
wire    ap_block_state19_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_11001;
wire   [1:0] rec_bits_V_3_fu_1983_p1;
reg   [1:0] rec_bits_V_3_reg_3447;
wire   [0:0] tmp_23_fu_2001_p2;
reg   [0:0] tmp_23_reg_3452;
wire   [63:0] TMP_0_V_2_fu_2041_p2;
reg   [63:0] TMP_0_V_2_reg_3456;
reg   [12:0] p_Result_12_fu_2047_p4;
reg   [12:0] p_Result_12_reg_3462;
wire   [63:0] r_V_8_fu_2060_p2;
reg    ap_enable_reg_pp0_iter1;
wire   [63:0] tmp_V_4_fu_2071_p1;
reg   [63:0] tmp_V_4_reg_3473;
wire    ap_CS_fsm_state20;
wire   [63:0] newIndex11_fu_2104_p1;
reg   [63:0] newIndex11_reg_3481;
wire    ap_CS_fsm_state21;
wire   [0:0] tmp_61_fu_2088_p2;
wire   [0:0] tmp_107_fu_2124_p1;
reg   [0:0] tmp_107_reg_3497;
wire    ap_CS_fsm_state22;
wire   [63:0] tmp_64_fu_2136_p2;
reg   [63:0] tmp_64_reg_3501;
wire   [1:0] rec_bits_V_2_fu_2165_p1;
wire    ap_CS_fsm_state23;
wire   [3:0] now1_V_3_fu_2169_p2;
wire   [10:0] tmp_68_fu_2185_p1;
wire   [63:0] p_7_cast_fu_2227_p1;
reg   [63:0] p_7_cast_reg_3523;
wire    ap_CS_fsm_state25;
wire   [63:0] p_8_fu_2231_p1;
reg   [63:0] p_8_reg_3528;
wire   [0:0] tmp_76_fu_2236_p1;
reg   [0:0] tmp_76_reg_3533;
wire   [63:0] newIndex4_fu_2250_p1;
reg   [63:0] newIndex4_reg_3538;
wire    ap_CS_fsm_state26;
wire    ap_CS_fsm_state27;
wire   [63:0] tmp_V_1_fu_2262_p2;
reg   [63:0] tmp_V_1_reg_3566;
wire    ap_CS_fsm_state28;
wire   [63:0] p_9_fu_2268_p1;
reg   [63:0] p_9_reg_3574;
reg   [0:0] tmp_13_reg_3579;
wire   [0:0] grp_fu_1348_p3;
wire   [12:0] r_V_13_fu_2292_p1;
wire   [63:0] TMP_0_V_5_fu_2301_p2;
wire   [63:0] newIndex6_fu_2333_p1;
reg   [63:0] newIndex6_reg_3606;
wire    ap_CS_fsm_state31;
wire   [0:0] tmp_101_fu_2339_p1;
reg   [0:0] tmp_101_reg_3632;
wire    ap_CS_fsm_state32;
wire   [0:0] tmp_40_fu_2373_p2;
reg   [0:0] tmp_40_reg_3636;
wire   [0:0] tmp_41_fu_2379_p2;
reg   [0:0] tmp_41_reg_3641;
wire   [0:0] tmp_42_fu_2385_p2;
reg   [0:0] tmp_42_reg_3646;
wire   [12:0] r_V_9_fu_2411_p1;
reg   [12:0] r_V_9_reg_3652;
reg   [4:0] shift_constant_V_loa_reg_3657;
wire   [3:0] tmp_56_fu_2427_p2;
reg   [3:0] tmp_56_reg_3662;
wire   [1:0] tmp_45_fu_2451_p3;
reg   [1:0] tmp_45_reg_3669;
wire   [12:0] new_loc1_V_fu_2471_p2;
reg   [12:0] new_loc1_V_reg_3674;
wire   [12:0] r_V_11_fu_2519_p3;
reg   [12:0] r_V_11_reg_3679;
reg   [0:0] tmp_110_reg_3684;
wire    ap_CS_fsm_state37;
wire   [3:0] now1_V_6_fu_2558_p2;
wire   [3:0] now2_V_3_fu_2568_p2;
wire   [63:0] newIndex13_fu_2611_p1;
reg   [63:0] newIndex13_reg_3732;
wire   [0:0] tmp_121_fu_2617_p3;
reg   [0:0] tmp_121_reg_3748;
wire    ap_CS_fsm_state38;
wire   [0:0] op2_assign_7_fu_2631_p2;
reg   [0:0] op2_assign_7_reg_3752;
wire   [0:0] tmp_72_fu_2637_p2;
reg   [0:0] tmp_72_reg_3757;
wire   [63:0] rhs_V_6_fu_2757_p2;
reg   [63:0] rhs_V_6_reg_3761;
wire   [63:0] newIndex17_fu_2773_p1;
reg   [63:0] newIndex17_reg_3767;
wire   [0:0] tmp_84_fu_2779_p2;
reg   [0:0] tmp_84_reg_3783;
wire   [0:0] tmp_132_fu_2785_p1;
reg   [0:0] tmp_132_reg_3787;
wire   [63:0] newIndex23_fu_2799_p1;
reg   [63:0] newIndex23_reg_3792;
wire   [3:0] now1_V_5_fu_2908_p2;
wire    ap_CS_fsm_state39;
wire   [3:0] now2_V_1_fu_2917_p2;
wire   [1:0] p_17_cast_fu_2973_p2;
reg   [1:0] p_17_cast_reg_3824;
wire    ap_CS_fsm_state42;
wire   [63:0] newIndex19_fu_3000_p1;
reg   [63:0] newIndex19_reg_3832;
wire    ap_CS_fsm_state55;
wire   [0:0] tmp_78_fu_2984_p2;
wire   [63:0] newIndex21_fu_3021_p1;
reg   [63:0] newIndex21_reg_3842;
wire   [2:0] now2_V_s_fu_3026_p2;
reg   [2:0] now2_V_s_reg_3852;
wire   [0:0] p_Repl2_6_fu_3032_p2;
reg   [0:0] p_Repl2_6_reg_3857;
wire   [7:0] tmp_83_fu_3072_p1;
wire    ap_CS_fsm_state56;
reg   [63:0] p_Result_6_fu_3095_p4;
reg   [63:0] p_Result_6_reg_3867;
wire    ap_CS_fsm_state64;
wire    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state18;
wire    op_V_assign_log_2_64bit_fu_1282_ap_ready;
reg   [12:0] p_03575_8_in_reg_914;
wire   [0:0] tmp_58_fu_1725_p2;
reg   [3:0] p_03587_1_in_reg_923;
reg   [1:0] p_Val2_4_reg_932;
reg   [3:0] p_03583_2_in_reg_944;
reg   [12:0] p_03567_3_in_reg_953;
reg   [63:0] TMP_0_V_3_reg_962;
reg   [63:0] mask_V_load_phi_reg_984;
reg   [3:0] ap_phi_mux_p_03587_2_in_phi_fu_1000_p4;
wire    ap_block_pp0_stage0;
reg   [63:0] ap_phi_mux_p_03591_1_in_phi_fu_1009_p4;
reg   [12:0] ap_phi_mux_p_03563_1_in_in_phi_fu_1018_p4;
reg   [63:0] ap_phi_mux_p_03535_4_phi_fu_1027_p4;
reg   [10:0] p_Val2_12_reg_1034;
reg   [3:0] p_03587_3_reg_1044;
reg   [1:0] p_Val2_3_reg_1056;
reg   [7:0] p_03563_2_reg_1065;
reg   [63:0] rhs_V_3_reg_1076;
reg   [3:0] p_6_reg_1086;
reg   [15:0] p_7_reg_1160;
reg   [63:0] buddy_tree_V_load_2_s_reg_1201;
reg   [12:0] p_12_reg_1211;
wire    ap_CS_fsm_state35;
reg   [63:0] p_03535_1_reg_1220;
reg   [1:0] p_11_reg_1230;
reg   [3:0] p_14_reg_1241;
reg   [3:0] p_15_reg_1251;
reg   [7:0] p_03575_5_in_reg_1261;
wire    ap_CS_fsm_state54;
reg   [2:0] p_03583_1_reg_1271;
wire   [63:0] tmp_9_fu_1439_p1;
wire   [63:0] tmp_17_fu_1553_p1;
wire   [63:0] tmp_19_fu_1907_p1;
wire   [2:0] buddy_tree_V_0_addr_6_gep_fu_663_p3;
wire   [2:0] buddy_tree_V_1_addr_6_gep_fu_671_p3;
wire   [63:0] tmp_25_fu_2327_p1;
wire   [63:0] tmp_66_fu_2552_p1;
wire    ap_CS_fsm_state36;
wire   [63:0] tmp_69_fu_2606_p1;
wire   [0:0] tmp_127_fu_2805_p1;
wire   [0:0] tmp_117_fu_2943_p1;
reg   [7:0] cmd_fu_314;
reg   [31:0] cnt_1_fu_318;
wire   [31:0] cnt_2_fu_2830_p2;
reg   [63:0] rhs_V_4_fu_322;
wire    ap_CS_fsm_state41;
reg   [12:0] loc2_V_fu_326;
wire   [12:0] loc2_V_2_cast_fu_2582_p1;
wire   [12:0] loc2_V_2_fu_2824_p2;
reg   [12:0] loc1_V_7_fu_330;
wire   [12:0] loc1_V_8_cast_fu_2564_p1;
wire   [12:0] loc1_V_9_fu_2889_p1;
wire    ap_CS_fsm_state34;
wire    ap_CS_fsm_state43;
wire    ap_CS_fsm_state44;
wire    ap_CS_fsm_state45;
wire    ap_CS_fsm_state46;
wire    ap_CS_fsm_state47;
wire    ap_CS_fsm_state48;
wire    ap_CS_fsm_state49;
wire    ap_CS_fsm_state50;
wire    ap_CS_fsm_state51;
wire    ap_CS_fsm_state52;
wire    ap_CS_fsm_state53;
wire    ap_CS_fsm_state57;
wire    ap_CS_fsm_state58;
wire    ap_CS_fsm_state59;
wire    ap_CS_fsm_state60;
wire    ap_CS_fsm_state61;
wire    ap_CS_fsm_state62;
wire    ap_CS_fsm_state63;
wire    ap_CS_fsm_state65;
wire    ap_CS_fsm_state66;
wire    ap_CS_fsm_state67;
wire    ap_CS_fsm_state68;
wire    ap_CS_fsm_state69;
wire    ap_CS_fsm_state70;
wire    ap_CS_fsm_state71;
wire    ap_CS_fsm_state72;
wire    ap_CS_fsm_state73;
wire    ap_CS_fsm_state74;
wire    ap_CS_fsm_state75;
wire    ap_CS_fsm_state76;
wire    ap_CS_fsm_state77;
wire    ap_CS_fsm_state78;
wire    ap_CS_fsm_state79;
wire    ap_CS_fsm_state80;
reg    ap_reg_ioackin_port1_V_dummy_ack;
wire   [63:0] p_s_fu_1444_p1;
wire   [63:0] p_4_fu_1558_p1;
wire   [63:0] p_5_fu_1927_p1;
wire   [63:0] p_1_fu_1948_p1;
wire   [63:0] p_3_fu_2544_p1;
wire   [63:0] p_10_fu_2548_p1;
wire   [63:0] p_16_fu_2979_p1;
reg    ap_reg_ioackin_port2_V_dummy_ack;
wire   [31:0] output_addr_V_fu_2296_p1;
wire   [31:0] output_addr_V_1_fu_2527_p1;
reg    ap_reg_ioackin_alloc_addr_ap_ack;
reg   [63:0] p_Result_s_fu_1565_p4;
wire   [63:0] tmp_59_fu_2313_p2;
wire   [63:0] tmp_65_fu_2537_p2;
wire   [63:0] r_V_20_fu_2817_p2;
reg   [63:0] p_Result_7_fu_2864_p4;
reg   [63:0] tmp_130_fu_3080_p4;
wire    ap_CS_fsm_state24;
wire   [63:0] storemerge_fu_2219_p3;
wire    ap_CS_fsm_state40;
wire   [63:0] r_V_16_fu_2926_p2;
reg   [63:0] tmp_129_fu_3051_p4;
wire   [3:0] tmp_94_fu_2065_p1;
wire   [3:0] p_13_fu_2965_p2;
wire   [7:0] grp_fu_1362_p1;
wire   [15:0] tmp_size_V_fu_1396_p2;
wire   [15:0] rhs_V_1_fu_1423_p2;
wire   [2:0] newIndex1_fu_1453_p4;
wire  signed [3:0] r_V_25_fu_1491_p2;
wire   [3:0] tmp_4_fu_1511_p2;
wire   [22:0] tmp_15_cast_fu_1508_p1;
wire   [22:0] tmp_16_cast_fu_1517_p1;
wire  signed [15:0] tmp_14_cast_fu_1504_p1;
wire   [22:0] tmp_8_fu_1521_p2;
wire   [15:0] tmp_7_fu_1527_p2;
wire   [0:0] tmp_26_fu_1496_p3;
wire   [12:0] tmp_27_fu_1532_p1;
wire   [12:0] tmp_35_fu_1536_p1;
wire   [3:0] r_V_1_fu_1548_p2;
wire   [31:0] i_assign_fu_1562_p1;
wire   [31:0] val_assign_2_fu_1576_p2;
wire   [63:0] tmp_20_fu_1595_p1;
wire   [63:0] r_V_2_fu_1599_p2;
wire   [2:0] newIndex9_fu_1639_p4;
wire   [0:0] tmp_99_fu_1655_p3;
wire   [0:0] tmp_100_fu_1663_p1;
wire   [0:0] tmp_33_fu_1667_p2;
wire   [31:0] tmp_34_fu_1673_p1;
wire   [31:0] tmp_36_fu_1677_p1;
wire   [31:0] op2_assign_8_fu_1680_p2;
wire   [63:0] buddy_tree_V_load_4_s_fu_1690_p3;
wire  signed [63:0] tmp_37_fu_1686_p1;
wire   [63:0] tmp_57_fu_1712_p1;
wire   [63:0] r_V_7_fu_1716_p2;
wire   [1:0] rec_bits_V_1_fu_1721_p1;
wire   [0:0] tmp_120_fu_1765_p3;
wire   [1:0] tmp_74_fu_1781_p4;
wire   [1:0] tmp_73_fu_1793_p4;
wire   [2:0] newIndex14_fu_1817_p4;
wire   [63:0] tmp_77_fu_1833_p1;
wire   [63:0] lhs_V_3_fu_1842_p3;
wire   [3:0] tmp_12_fu_1864_p2;
wire   [15:0] tmp_27_cast_fu_1861_p1;
wire   [15:0] tmp_31_cast_fu_1869_p1;
wire   [15:0] tmp_15_fu_1873_p2;
wire   [12:0] r_V_fu_1879_p1;
wire   [12:0] tmp_16_fu_1883_p2;
wire   [12:0] tmp_18_fu_1888_p1;
wire   [13:0] lhs_V_4_cast_fu_1898_p1;
wire   [13:0] r_V_3_fu_1901_p2;
wire   [6:0] newIndex7_fu_1912_p4;
wire   [3:0] lhs_V_fu_1934_p3;
wire   [12:0] TMP_0_V_1_cast_fu_1955_p1;
wire   [12:0] r_V_6_fu_1967_p2;
wire   [0:0] tmp_79_fu_1987_p3;
wire   [0:0] tmp_21_fu_1995_p2;
wire   [11:0] p_03563_1_in_fu_2007_p4;
wire   [12:0] tmp_28_fu_2017_p1;
wire   [12:0] loc_tree_V_fu_2021_p2;
wire   [31:0] tmp_30_fu_2027_p1;
wire   [31:0] op2_assign_s_fu_2031_p2;
wire  signed [63:0] tmp_31_fu_2037_p1;
wire   [63:0] tmp_32_fu_2057_p1;
wire   [0:0] tmp_60_fu_2076_p2;
wire   [0:0] not_s_fu_2082_p2;
wire   [2:0] newIndex10_fu_2094_p4;
wire   [31:0] tmp_62_fu_2110_p1;
wire   [31:0] op2_assign_1_fu_2114_p2;
wire   [63:0] buddy_tree_V_load_7_s_fu_2128_p3;
wire  signed [63:0] tmp_63_fu_2120_p1;
wire   [12:0] p_Val2_15_cast_fu_2142_p1;
reg   [12:0] p_Result_13_fu_2146_p4;
wire   [63:0] tmp_67_fu_2156_p1;
wire   [63:0] r_V_14_fu_2160_p2;
wire   [9:0] tmp_113_fu_2175_p4;
wire   [1:0] tmp_122_fu_2189_p1;
wire   [31:0] i_assign_1_fu_2199_p1;
wire   [0:0] p_Repl2_5_fu_2203_p2;
reg   [63:0] p_Result_5_fu_2209_p4;
wire   [63:0] r_V_15_fu_2193_p2;
wire   [2:0] newIndex3_fu_2240_p4;
wire   [63:0] tmp_11_fu_2256_p2;
wire   [3:0] grp_fu_1356_p2;
wire   [7:0] tmp_34_cast_fu_2282_p0;
wire   [15:0] tmp_34_cast_fu_2282_p1;
wire   [15:0] tmp_33_cast_fu_2278_p1;
wire   [15:0] tmp_39_fu_2286_p2;
wire   [63:0] buddy_tree_V_load_5_s_fu_2306_p3;
wire   [3:0] r_V_5_fu_2321_p2;
wire   [6:0] grp_fu_1362_p4;
wire   [7:0] tmp_101_fu_2339_p0;
wire   [3:0] tmp_102_fu_2351_p1;
wire   [3:0] group_tree_V_load_ph_fu_2343_p3;
wire   [3:0] TMP_1_V_fu_2355_p2;
wire   [3:0] p_2_fu_2361_p2;
wire   [3:0] TMP_1_V_1_fu_2367_p2;
wire   [7:0] tmp_65_cast_fu_2391_p0;
wire   [3:0] tmp_46_fu_2395_p2;
wire   [15:0] tmp_65_cast_fu_2391_p1;
wire   [15:0] tmp_73_cast_fu_2401_p1;
wire   [15:0] tmp_47_fu_2405_p2;
wire   [3:0] tmp27_fu_2415_p2;
wire   [3:0] tmp_55_fu_2421_p2;
wire   [0:0] tmp_44_fu_2447_p2;
wire   [1:0] tmp_43_fu_2440_p3;
wire   [1:0] tmp_51_cast_fu_2433_p3;
wire   [12:0] loc_tree_V_1_fu_2459_p1;
wire   [12:0] tmp_49_fu_2466_p2;
wire   [12:0] tmp_48_fu_2463_p1;
wire  signed [3:0] tmp_104_fu_2477_p1;
wire  signed [3:0] tmp_50_fu_2485_p0;
wire  signed [3:0] tmp_52_fu_2493_p1;
wire   [3:0] tmp_52_fu_2493_p2;
wire   [12:0] tmp_85_cast_fu_2499_p1;
wire   [31:0] tmp_51_fu_2489_p1;
wire  signed [31:0] tmp_50_fu_2485_p1;
wire   [31:0] tmp_54_fu_2509_p2;
wire   [0:0] tmp_104_fu_2477_p3;
wire   [12:0] tmp_53_fu_2503_p2;
wire   [12:0] tmp_105_fu_2515_p1;
wire   [63:0] op2_assign_fu_2532_p2;
wire   [7:0] loc2_V_3_fu_2574_p1;
wire   [8:0] loc2_V_3_fu_2574_p3;
wire   [0:0] rev_fu_2625_p2;
wire   [0:0] tmp_126_fu_2657_p3;
wire   [1:0] tmp_80_fu_2673_p4;
wire   [1:0] tmp_81_fu_2685_p4;
wire   [1:0] tmp_125_fu_2643_p1;
wire   [0:0] sel_tmp_fu_2705_p2;
wire   [63:0] tmp_80_fu_2673_p5;
wire   [63:0] mask_V_load_113_phi_s_fu_2665_p3;
wire   [0:0] sel_tmp2_fu_2719_p2;
wire   [63:0] tmp_81_fu_2685_p5;
wire   [63:0] sel_tmp1_fu_2711_p3;
wire   [0:0] sel_tmp4_fu_2733_p2;
wire   [63:0] mask_V_load_112_phi_s_fu_2697_p3;
wire   [63:0] sel_tmp3_fu_2725_p3;
wire   [63:0] mask_V_load_1_phi_fu_2739_p3;
wire   [63:0] tmp_82_fu_2747_p1;
wire   [63:0] r_V_19_fu_2751_p2;
wire   [2:0] newIndex16_fu_2763_p4;
wire   [2:0] newIndex22_fu_2789_p4;
wire   [63:0] lhs_V_4_fu_2809_p3;
wire   [63:0] p_Val2_15_fu_2857_p3;
wire   [31:0] i_assign_4_fu_2853_p1;
wire   [11:0] loc1_V_6_fu_2879_p4;
wire   [0:0] op2_assign_6_fu_2898_p2;
wire   [3:0] tmp_85_fu_2904_p1;
wire   [3:0] tmp_86_fu_2914_p1;
wire   [7:0] tmp_117_fu_2943_p0;
wire   [1:0] tmp_116_fu_2933_p1;
wire   [3:0] group_tree_V_load_6_s_fu_2947_p3;
wire   [3:0] rhs_i_i_fu_2937_p2;
wire   [1:0] tmp_118_fu_2961_p1;
wire   [1:0] tmp_71_fu_2955_p2;
wire   [1:0] newIndex18_fu_2990_p4;
wire   [2:0] now2_V_fu_3005_p2;
wire   [1:0] newIndex20_fu_3011_p4;
wire   [6:0] loc1_V_s_fu_3037_p4;
wire   [31:0] i_assign_3_fu_3047_p1;
wire   [5:0] loc1_V_7_1_fu_3062_p4;
wire   [31:0] i_assign_3_1_fu_3076_p1;
wire   [7:0] i_assign_2_fu_3091_p0;
wire   [31:0] i_assign_2_fu_3091_p1;
reg   [78:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 ap_CS_fsm = 79'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_reg_ioackin_port1_V_dummy_ack = 1'b0;
#0 ap_reg_ioackin_port2_V_dummy_ack = 1'b0;
#0 ap_reg_ioackin_alloc_addr_ap_ack = 1'b0;
end

HTA128_theta_groubkb #(
    .DataWidth( 4 ),
    .AddressRange( 35 ),
    .AddressWidth( 6 ))
group_tree_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(group_tree_V_1_address0),
    .ce0(group_tree_V_1_ce0),
    .we0(group_tree_V_1_we0),
    .d0(group_tree_V_1_d0),
    .q0(group_tree_V_1_q0)
);

HTA128_theta_groubkb #(
    .DataWidth( 4 ),
    .AddressRange( 35 ),
    .AddressWidth( 6 ))
group_tree_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(group_tree_V_0_address0),
    .ce0(group_tree_V_0_ce0),
    .we0(group_tree_V_0_we0),
    .d0(group_tree_V_0_d0),
    .q0(group_tree_V_0_q0)
);

HTA128_theta_groudEe #(
    .DataWidth( 31 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
group_tree_mask_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(group_tree_mask_V_address0),
    .ce0(group_tree_mask_V_ce0),
    .q0(group_tree_mask_V_q0)
);

HTA128_theta_shifeOg #(
    .DataWidth( 5 ),
    .AddressRange( 5 ),
    .AddressWidth( 3 ))
shift_constant_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(shift_constant_V_address0),
    .ce0(shift_constant_V_ce0),
    .q0(shift_constant_V_q0)
);

HTA128_theta_buddfYi #(
    .DataWidth( 64 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
buddy_tree_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buddy_tree_V_1_address0),
    .ce0(buddy_tree_V_1_ce0),
    .we0(buddy_tree_V_1_we0),
    .d0(buddy_tree_V_1_d0),
    .q0(buddy_tree_V_1_q0),
    .address1(buddy_tree_V_1_address1),
    .ce1(buddy_tree_V_1_ce1),
    .we1(buddy_tree_V_1_we1),
    .d1(buddy_tree_V_1_d1),
    .q1(buddy_tree_V_1_q1)
);

HTA128_theta_buddg8j #(
    .DataWidth( 64 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
buddy_tree_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buddy_tree_V_0_address0),
    .ce0(buddy_tree_V_0_ce0),
    .we0(buddy_tree_V_0_we0),
    .d0(buddy_tree_V_0_d0),
    .q0(buddy_tree_V_0_q0),
    .address1(buddy_tree_V_0_address1),
    .ce1(buddy_tree_V_0_ce1),
    .we1(buddy_tree_V_0_we1),
    .d1(buddy_tree_V_0_d1),
    .q1(buddy_tree_V_0_q1)
);

HTA128_theta_addrhbi #(
    .DataWidth( 4 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
addr_layer_map_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(addr_layer_map_V_address0),
    .ce0(addr_layer_map_V_ce0),
    .we0(addr_layer_map_V_we0),
    .d0(p_6_reg_1086),
    .q0(addr_layer_map_V_q0)
);

HTA128_theta_addribs #(
    .DataWidth( 8 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
addr_tree_map_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(addr_tree_map_V_address0),
    .ce0(addr_tree_map_V_ce0),
    .we0(addr_tree_map_V_we0),
    .d0(addr_tree_map_V_d0),
    .q0(addr_tree_map_V_q0)
);

HTA128_theta_markjbC #(
    .DataWidth( 4 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
mark_mask_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(mark_mask_V_address0),
    .ce0(mark_mask_V_ce0),
    .q0(mark_mask_V_q0)
);

log_2_64bit op_V_assign_log_2_64bit_fu_1282(
    .ap_ready(op_V_assign_log_2_64bit_fu_1282_ap_ready),
    .tmp_V(tmp_V_1_reg_3566),
    .ap_return(op_V_assign_log_2_64bit_fu_1282_ap_return)
);

HTA128_theta_mux_kbM #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .din2_WIDTH( 64 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 64 ))
HTA128_theta_mux_kbM_U2(
    .din0(64'd3),
    .din1(64'd4294967295),
    .din2(64'd0),
    .din3(tmp_74_fu_1781_p4),
    .dout(tmp_74_fu_1781_p5)
);

HTA128_theta_mux_kbM #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .din2_WIDTH( 64 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 64 ))
HTA128_theta_mux_kbM_U3(
    .din0(64'd1),
    .din1(64'd65535),
    .din2(64'd0),
    .din3(tmp_73_fu_1793_p4),
    .dout(tmp_73_fu_1793_p5)
);

HTA128_theta_mux_kbM #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .din2_WIDTH( 64 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 64 ))
HTA128_theta_mux_kbM_U4(
    .din0(64'd1),
    .din1(64'd65535),
    .din2(64'd0),
    .din3(tmp_80_fu_2673_p4),
    .dout(tmp_80_fu_2673_p5)
);

HTA128_theta_mux_kbM #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .din2_WIDTH( 64 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 64 ))
HTA128_theta_mux_kbM_U5(
    .din0(64'd3),
    .din1(64'd4294967295),
    .din2(64'd0),
    .din3(tmp_81_fu_2685_p4),
    .dout(tmp_81_fu_2685_p5)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state18) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state17)) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state18))) begin
            ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state18);
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if ((1'b1 == ap_CS_fsm_state17)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_alloc_addr_ap_ack <= 1'b0;
    end else begin
        if ((((1'b0 == ap_block_state29_io) & (tmp_13_fu_2273_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state29)) | ((ap_sig_ioackin_alloc_addr_ap_ack == 1'b1) & (1'b1 == ap_CS_fsm_state30)) | ((ap_sig_ioackin_alloc_addr_ap_ack == 1'b1) & (1'b1 == ap_CS_fsm_state33)))) begin
            ap_reg_ioackin_alloc_addr_ap_ack <= 1'b0;
        end else if ((((tmp_13_fu_2273_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state29) & (1'b1 == alloc_addr_ap_ack)) | ((1'b1 == ap_CS_fsm_state30) & (1'b1 == alloc_addr_ap_ack)) | ((1'b1 == ap_CS_fsm_state33) & (1'b1 == alloc_addr_ap_ack)))) begin
            ap_reg_ioackin_alloc_addr_ap_ack <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_port1_V_dummy_ack <= 1'b0;
    end else begin
        if ((((1'b0 == ap_block_state29_io) & (1'b1 == ap_CS_fsm_state29)) | ((ap_sig_ioackin_alloc_addr_ap_ack == 1'b1) & (1'b1 == ap_CS_fsm_state33)))) begin
            ap_reg_ioackin_port1_V_dummy_ack <= 1'b0;
        end else if ((((1'b1 == ap_CS_fsm_state29) & (1'b1 == 1'b1)) | ((1'b1 == ap_CS_fsm_state33) & (1'b1 == 1'b1)))) begin
            ap_reg_ioackin_port1_V_dummy_ack <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_port2_V_dummy_ack <= 1'b0;
    end else begin
        if ((((1'b0 == ap_block_state29_io) & (1'b1 == ap_CS_fsm_state29)) | ((ap_sig_ioackin_alloc_addr_ap_ack == 1'b1) & (1'b1 == ap_CS_fsm_state33)))) begin
            ap_reg_ioackin_port2_V_dummy_ack <= 1'b0;
        end else if ((((1'b1 == ap_CS_fsm_state29) & (1'b1 == 1'b1)) | ((1'b1 == ap_CS_fsm_state33) & (1'b1 == 1'b1)))) begin
            ap_reg_ioackin_port2_V_dummy_ack <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        TMP_0_V_3_reg_962 <= r_V_24_reg_3373;
    end else if (((1'b1 == ap_CS_fsm_state10) & ((tmp_58_fu_1725_p2 == 1'd0) | (tmp_24_reg_3280 == 1'd1)))) begin
        TMP_0_V_3_reg_962 <= tmp_V_reg_3245;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        buddy_tree_V_load_2_s_reg_1201 <= buddy_tree_V_1_q0;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        buddy_tree_V_load_2_s_reg_1201 <= buddy_tree_V_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b0 == alloc_cmd_ap_vld) | (1'b0 == alloc_free_target_ap_vld) | (1'b0 == alloc_size_ap_vld)) & (1'b1 == ap_CS_fsm_state2))) begin
        cmd_fu_314 <= alloc_cmd;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        cmd_fu_314 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_121_reg_3748 == 1'd0) & (tmp_72_reg_3757 == 1'd1) & (1'b1 == ap_CS_fsm_state39))) begin
        cnt_1_fu_318 <= cnt_2_fu_2830_p2;
    end else if (((grp_fu_1348_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state37))) begin
        cnt_1_fu_318 <= 32'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_84_reg_3783 == 1'd0) & (tmp_72_reg_3757 == 1'd1) & (1'b1 == ap_CS_fsm_state39))) begin
                loc1_V_7_fu_330[6 : 0] <= loc1_V_9_fu_2889_p1[6 : 0];
    end else if (((grp_fu_1348_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state37))) begin
                loc1_V_7_fu_330[6 : 0] <= loc1_V_8_cast_fu_2564_p1[6 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_121_reg_3748 == 1'd0) & (tmp_72_reg_3757 == 1'd1) & (1'b1 == ap_CS_fsm_state39))) begin
                loc2_V_fu_326[12 : 1] <= loc2_V_2_fu_2824_p2[12 : 1];
    end else if (((grp_fu_1348_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state37))) begin
                loc2_V_fu_326[12 : 1] <= loc2_V_2_cast_fu_2582_p1[12 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_115_fu_1743_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state11))) begin
        if ((tmp_119_fu_1751_p1 == 2'd3)) begin
            mask_V_load_phi_reg_984 <= mask_V_load26_phi_ca_fu_1805_p3;
        end else if ((tmp_119_fu_1751_p1 == 2'd2)) begin
            mask_V_load_phi_reg_984 <= mask_V_load25_phi_ca_fu_1773_p3;
        end else if ((tmp_119_fu_1751_p1 == 2'd1)) begin
            mask_V_load_phi_reg_984 <= tmp_74_fu_1781_p5;
        end else if ((tmp_119_fu_1751_p1 == 2'd0)) begin
            mask_V_load_phi_reg_984 <= tmp_73_fu_1793_p5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_sig_ioackin_alloc_addr_ap_ack == 1'b1) & (1'b1 == ap_CS_fsm_state30))) begin
        p_03535_1_reg_1220 <= TMP_0_V_5_fu_2301_p2;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        p_03535_1_reg_1220 <= p_7_cast_reg_3523;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_23_reg_3452 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_03535_4_reg_1024 <= TMP_0_V_2_reg_3456;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        p_03535_4_reg_1024 <= TMP_0_V_1_fu_1952_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_23_reg_3452 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_03563_1_in_in_reg_1015 <= p_Result_12_reg_3462;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        p_03563_1_in_in_reg_1015 <= p_Result_11_fu_1958_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_115_fu_1743_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state11))) begin
        p_03563_2_reg_1065 <= 8'd0;
    end else if (((tmp_61_fu_2088_p2 == 1'd0) & (tmp_22_reg_3201 == 1'd1) & (1'b1 == ap_CS_fsm_state21))) begin
        p_03563_2_reg_1065 <= addr_tree_map_V_load_reg_3206;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        p_03567_3_in_reg_953 <= p_Repl2_s_reg_3315;
    end else if (((1'b1 == ap_CS_fsm_state10) & ((tmp_58_fu_1725_p2 == 1'd0) | (tmp_24_reg_3280 == 1'd1)))) begin
        p_03567_3_in_reg_953 <= loc1_V_10_reg_3224;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state54)) begin
        p_03575_5_in_reg_1261 <= reg_972;
    end else if ((1'b1 == ap_CS_fsm_state56)) begin
        p_03575_5_in_reg_1261 <= tmp_83_fu_3072_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_24_reg_3280 == 1'd0) & (tmp_58_fu_1725_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        p_03575_8_in_reg_914 <= p_Result_10_fu_1703_p4;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        p_03575_8_in_reg_914 <= p_Result_9_fu_1586_p4;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state54)) begin
        p_03583_1_reg_1271 <= 3'd6;
    end else if ((1'b1 == ap_CS_fsm_state56)) begin
        p_03583_1_reg_1271 <= now2_V_s_reg_3852;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        p_03583_2_in_reg_944 <= p_Repl2_7_reg_3321;
    end else if (((1'b1 == ap_CS_fsm_state10) & ((tmp_58_fu_1725_p2 == 1'd0) | (tmp_24_reg_3280 == 1'd1)))) begin
        p_03583_2_in_reg_944 <= ans_V_reg_3170;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_24_reg_3280 == 1'd0) & (tmp_58_fu_1725_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        p_03587_1_in_reg_923 <= now1_V_1_reg_3275;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        p_03587_1_in_reg_923 <= ans_V_reg_3170;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_23_reg_3452 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_03587_2_in_reg_997 <= now1_V_2_reg_3442;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        p_03587_2_in_reg_997 <= ans_V_reg_3170;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        p_03587_3_reg_1044 <= now1_V_3_fu_2169_p2;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        p_03587_3_reg_1044 <= 4'd7;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_23_reg_3452 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_03591_1_in_reg_1006 <= r_V_8_fu_2060_p2;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        p_03591_1_in_reg_1006 <= r_V_14_cast_fu_1973_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_sig_ioackin_alloc_addr_ap_ack == 1'b1) & (1'b1 == ap_CS_fsm_state30))) begin
        p_11_reg_1230 <= 2'd0;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        p_11_reg_1230 <= tmp_45_reg_3669;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_sig_ioackin_alloc_addr_ap_ack == 1'b1) & (1'b1 == ap_CS_fsm_state30))) begin
        p_12_reg_1211 <= r_V_13_fu_2292_p1;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        p_12_reg_1211 <= r_V_11_reg_3679;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_72_reg_3757 == 1'd1) & (1'b1 == ap_CS_fsm_state39))) begin
        p_14_reg_1241 <= now1_V_5_fu_2908_p2;
    end else if (((grp_fu_1348_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state37))) begin
        p_14_reg_1241 <= now1_V_6_fu_2558_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_72_reg_3757 == 1'd1) & (1'b1 == ap_CS_fsm_state39))) begin
        p_15_reg_1251 <= now2_V_1_fu_2917_p2;
    end else if (((grp_fu_1348_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state37))) begin
        p_15_reg_1251 <= now2_V_3_fu_2568_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((tmp_s_fu_1418_p2 == 1'd1) & (tmp_fu_1412_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3)) | (~(r_V_21_fu_1428_p2 == 16'd32768) & ~(r_V_21_fu_1428_p2 == 16'd16384) & ~(r_V_21_fu_1428_p2 == 16'd8192) & ~(r_V_21_fu_1428_p2 == 16'd4096) & ~(r_V_21_fu_1428_p2 == 16'd2048) & ~(r_V_21_fu_1428_p2 == 16'd1024) & ~(r_V_21_fu_1428_p2 == 16'd512) & ~(r_V_21_fu_1428_p2 == 16'd256) & ~(r_V_21_fu_1428_p2 == 16'd128) & ~(r_V_21_fu_1428_p2 == 16'd64) & ~(r_V_21_fu_1428_p2 == 16'd32) & ~(r_V_21_fu_1428_p2 == 16'd16) & ~(r_V_21_fu_1428_p2 == 16'd8) & ~(r_V_21_fu_1428_p2 == 16'd4) & ~(r_V_21_fu_1428_p2 == 16'd2) & (tmp_s_fu_1418_p2 == 1'd0) & (tmp_fu_1412_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3)))) begin
        p_6_reg_1086 <= 4'd8;
    end else if (((tmp_s_fu_1418_p2 == 1'd0) & (r_V_21_fu_1428_p2 == 16'd32768) & (tmp_fu_1412_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        p_6_reg_1086 <= 4'd7;
    end else if (((tmp_s_fu_1418_p2 == 1'd0) & (r_V_21_fu_1428_p2 == 16'd16384) & (tmp_fu_1412_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        p_6_reg_1086 <= 4'd6;
    end else if (((tmp_s_fu_1418_p2 == 1'd0) & (r_V_21_fu_1428_p2 == 16'd8192) & (tmp_fu_1412_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        p_6_reg_1086 <= 4'd5;
    end else if (((tmp_s_fu_1418_p2 == 1'd0) & (r_V_21_fu_1428_p2 == 16'd4096) & (tmp_fu_1412_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        p_6_reg_1086 <= 4'd4;
    end else if (((tmp_s_fu_1418_p2 == 1'd0) & (r_V_21_fu_1428_p2 == 16'd2048) & (tmp_fu_1412_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        p_6_reg_1086 <= 4'd3;
    end else if (((tmp_s_fu_1418_p2 == 1'd0) & (r_V_21_fu_1428_p2 == 16'd1024) & (tmp_fu_1412_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        p_6_reg_1086 <= 4'd2;
    end else if (((tmp_s_fu_1418_p2 == 1'd0) & (r_V_21_fu_1428_p2 == 16'd512) & (tmp_fu_1412_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        p_6_reg_1086 <= 4'd1;
    end else if (((tmp_s_fu_1418_p2 == 1'd0) & (r_V_21_fu_1428_p2 == 16'd256) & (tmp_fu_1412_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        p_6_reg_1086 <= 4'd0;
    end else if (((tmp_s_fu_1418_p2 == 1'd0) & (r_V_21_fu_1428_p2 == 16'd128) & (tmp_fu_1412_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        p_6_reg_1086 <= 4'd15;
    end else if (((tmp_s_fu_1418_p2 == 1'd0) & (r_V_21_fu_1428_p2 == 16'd64) & (tmp_fu_1412_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        p_6_reg_1086 <= 4'd14;
    end else if (((tmp_s_fu_1418_p2 == 1'd0) & (r_V_21_fu_1428_p2 == 16'd32) & (tmp_fu_1412_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        p_6_reg_1086 <= 4'd13;
    end else if (((tmp_s_fu_1418_p2 == 1'd0) & (r_V_21_fu_1428_p2 == 16'd16) & (tmp_fu_1412_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        p_6_reg_1086 <= 4'd12;
    end else if (((tmp_s_fu_1418_p2 == 1'd0) & (r_V_21_fu_1428_p2 == 16'd8) & (tmp_fu_1412_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        p_6_reg_1086 <= 4'd11;
    end else if (((tmp_s_fu_1418_p2 == 1'd0) & (r_V_21_fu_1428_p2 == 16'd4) & (tmp_fu_1412_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        p_6_reg_1086 <= 4'd10;
    end else if (((tmp_s_fu_1418_p2 == 1'd0) & (r_V_21_fu_1428_p2 == 16'd2) & (tmp_fu_1412_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        p_6_reg_1086 <= 4'd9;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_s_fu_1418_p2 == 1'd1) & (tmp_fu_1412_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        p_7_reg_1160 <= 16'd0;
    end else if (((~(r_V_21_fu_1428_p2 == 16'd32768) & ~(r_V_21_fu_1428_p2 == 16'd16384) & ~(r_V_21_fu_1428_p2 == 16'd8192) & ~(r_V_21_fu_1428_p2 == 16'd4096) & ~(r_V_21_fu_1428_p2 == 16'd2048) & ~(r_V_21_fu_1428_p2 == 16'd1024) & ~(r_V_21_fu_1428_p2 == 16'd512) & ~(r_V_21_fu_1428_p2 == 16'd256) & ~(r_V_21_fu_1428_p2 == 16'd128) & ~(r_V_21_fu_1428_p2 == 16'd64) & ~(r_V_21_fu_1428_p2 == 16'd32) & ~(r_V_21_fu_1428_p2 == 16'd16) & ~(r_V_21_fu_1428_p2 == 16'd8) & ~(r_V_21_fu_1428_p2 == 16'd4) & ~(r_V_21_fu_1428_p2 == 16'd2) & (tmp_s_fu_1418_p2 == 1'd0) & (tmp_fu_1412_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3)) | ((tmp_s_fu_1418_p2 == 1'd0) & (r_V_21_fu_1428_p2 == 16'd32768) & (tmp_fu_1412_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3)) | ((tmp_s_fu_1418_p2 == 1'd0) & (r_V_21_fu_1428_p2 == 16'd16384) & (tmp_fu_1412_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3)) | ((tmp_s_fu_1418_p2 == 1'd0) & (r_V_21_fu_1428_p2 == 16'd8192) & (tmp_fu_1412_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3)) | ((tmp_s_fu_1418_p2 == 1'd0) & (r_V_21_fu_1428_p2 == 16'd4096) & (tmp_fu_1412_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3)) | ((tmp_s_fu_1418_p2 == 1'd0) & (r_V_21_fu_1428_p2 == 16'd2048) & (tmp_fu_1412_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3)) | ((tmp_s_fu_1418_p2 == 1'd0) & (r_V_21_fu_1428_p2 == 16'd1024) & (tmp_fu_1412_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3)) | ((tmp_s_fu_1418_p2 == 1'd0) & (r_V_21_fu_1428_p2 == 16'd512) & (tmp_fu_1412_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3)) | ((tmp_s_fu_1418_p2 == 1'd0) & (r_V_21_fu_1428_p2 == 16'd256) & (tmp_fu_1412_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3)) | ((tmp_s_fu_1418_p2 == 1'd0) & (r_V_21_fu_1428_p2 == 16'd128) & (tmp_fu_1412_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3)) | ((tmp_s_fu_1418_p2 == 1'd0) & (r_V_21_fu_1428_p2 == 16'd64) & (tmp_fu_1412_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3)) | ((tmp_s_fu_1418_p2 == 1'd0) & (r_V_21_fu_1428_p2 == 16'd32) & (tmp_fu_1412_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3)) | ((tmp_s_fu_1418_p2 == 1'd0) & (r_V_21_fu_1428_p2 == 16'd16) & (tmp_fu_1412_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3)) | ((tmp_s_fu_1418_p2 == 1'd0) & (r_V_21_fu_1428_p2 == 16'd8) & (tmp_fu_1412_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3)) | ((tmp_s_fu_1418_p2 == 1'd0) & (r_V_21_fu_1428_p2 == 16'd4) & (tmp_fu_1412_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3)) | ((tmp_s_fu_1418_p2 == 1'd0) & (r_V_21_fu_1428_p2 == 16'd2) & (tmp_fu_1412_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3)))) begin
        p_7_reg_1160 <= r_V_21_fu_1428_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
                p_Val2_12_reg_1034[7 : 0] <= tmp_68_fu_2185_p1[7 : 0];
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
                p_Val2_12_reg_1034[7 : 0] <= loc1_V_9_cast_cast_reg_3230[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        p_Val2_3_reg_1056 <= rec_bits_V_2_fu_2165_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        p_Val2_3_reg_1056 <= rec_bits_V_3_reg_3447;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_24_reg_3280 == 1'd0) & (tmp_58_fu_1725_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        p_Val2_4_reg_932 <= 2'd3;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        p_Val2_4_reg_932 <= rec_bits_V_fu_1605_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        reg_972 <= cnt_fu_1855_p2;
    end else if (((1'b1 == ap_CS_fsm_state10) & ((tmp_58_fu_1725_p2 == 1'd0) | (tmp_24_reg_3280 == 1'd1)))) begin
        reg_972 <= 32'd1;
    end else if (((1'b0 == ap_block_state29_io) & (1'b1 == ap_CS_fsm_state29))) begin
        reg_972 <= op_V_assign_log_2_64bit_fu_1282_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_115_fu_1743_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state11))) begin
        rhs_V_3_reg_1076 <= TMP_0_V_3_reg_962;
    end else if (((tmp_61_fu_2088_p2 == 1'd0) & (tmp_22_reg_3201 == 1'd1) & (1'b1 == ap_CS_fsm_state21))) begin
        rhs_V_3_reg_1076 <= tmp_V_4_reg_3473;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_121_reg_3748 == 1'd0) & (tmp_72_reg_3757 == 1'd1) & (1'b1 == ap_CS_fsm_state39))) begin
        rhs_V_4_fu_322 <= rhs_V_6_reg_3761;
    end else if (((grp_fu_1348_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state37))) begin
        rhs_V_4_fu_322 <= p_03535_1_reg_1220;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_23_fu_2001_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        TMP_0_V_2_reg_3456 <= TMP_0_V_2_fu_2041_p2;
        p_Result_12_reg_3462 <= p_Result_12_fu_2047_p4;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        addr_tree_map_V_load_reg_3206 <= addr_tree_map_V_q0;
        ans_V_reg_3170 <= addr_layer_map_V_q0;
        newIndex2_reg_3185[2 : 0] <= newIndex2_fu_1463_p1[2 : 0];
        tmp_14_reg_3180 <= tmp_14_fu_1449_p1;
        tmp_22_reg_3201 <= addr_layer_map_V_q0[32'd3];
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b0 == alloc_cmd_ap_vld) | (1'b0 == alloc_free_target_ap_vld) | (1'b0 == alloc_size_ap_vld)) & (1'b1 == ap_CS_fsm_state2))) begin
        free_target_V_reg_3116 <= free_target_V_fu_1392_p1;
        p_Result_8_reg_3123 <= p_Result_8_fu_1402_p4;
        size_V_reg_3111 <= size_V_fu_1388_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        loc1_V_10_reg_3224[7 : 0] <= loc1_V_10_fu_1485_p1[7 : 0];
        loc1_V_9_cast_cast_reg_3230[7 : 0] <= loc1_V_9_cast_cast_fu_1488_p1[7 : 0];
        p_Val2_1_reg_3219 <= p_Val2_1_fu_1477_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        loc1_V_11_reg_3265[11 : 0] <= loc1_V_11_fu_1619_p1[11 : 0];
        loc1_V_reg_3260 <= {{p_03575_8_in_reg_914[12:1]}};
        now1_V_1_reg_3275 <= now1_V_1_fu_1627_p2;
        tmp_24_reg_3280 <= tmp_24_fu_1633_p2;
        tmp_97_reg_3270 <= tmp_97_fu_1623_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        loc_tree_V_5_reg_3389 <= loc_tree_V_5_fu_1892_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_61_fu_2088_p2 == 1'd1) & (tmp_22_reg_3201 == 1'd1) & (1'b1 == ap_CS_fsm_state21))) begin
        newIndex11_reg_3481[2 : 0] <= newIndex11_fu_2104_p1[2 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((grp_fu_1348_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state37))) begin
        newIndex13_reg_3732[6 : 0] <= newIndex13_fu_2611_p1[6 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_115_fu_1743_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state11))) begin
        newIndex15_reg_3357[2 : 0] <= newIndex15_fu_1827_p1[2 : 0];
        tmp_124_reg_3352 <= tmp_124_fu_1813_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_121_fu_2617_p3 == 1'd0) & (tmp_72_fu_2637_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state38))) begin
        newIndex17_reg_3767[2 : 0] <= newIndex17_fu_2773_p1[2 : 0];
        rhs_V_6_reg_3761 <= rhs_V_6_fu_2757_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_78_fu_2984_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state55))) begin
        newIndex19_reg_3832[1 : 0] <= newIndex19_fu_3000_p1[1 : 0];
        newIndex21_reg_3842[1 : 0] <= newIndex21_fu_3021_p1[1 : 0];
        now2_V_s_reg_3852 <= now2_V_s_fu_3026_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_84_fu_2779_p2 == 1'd0) & (tmp_72_fu_2637_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state38))) begin
        newIndex23_reg_3792[2 : 0] <= newIndex23_fu_2799_p1[2 : 0];
        tmp_132_reg_3787 <= tmp_132_fu_2785_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        newIndex4_reg_3538[2 : 0] <= newIndex4_fu_2250_p1[2 : 0];
        p_7_cast_reg_3523[15 : 0] <= p_7_cast_fu_2227_p1[15 : 0];
        p_8_reg_3528[3 : 0] <= p_8_fu_2231_p1[3 : 0];
        tmp_76_reg_3533 <= tmp_76_fu_2236_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state31)) begin
        newIndex6_reg_3606[6 : 0] <= newIndex6_fu_2333_p1[6 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        newIndex8_reg_3396[6 : 0] <= newIndex8_fu_1921_p1[6 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_24_fu_1633_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        newIndex_reg_3284[2 : 0] <= newIndex_fu_1649_p1[2 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((ap_sig_ioackin_alloc_addr_ap_ack == 1'b1) & (1'b1 == ap_CS_fsm_state33))) begin
        new_loc1_V_reg_3674 <= new_loc1_V_fu_2471_p2;
        r_V_11_reg_3679 <= r_V_11_fu_2519_p3;
        tmp_45_reg_3669 <= tmp_45_fu_2451_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        now1_V_2_reg_3442 <= now1_V_2_fu_1977_p2;
        rec_bits_V_3_reg_3447 <= rec_bits_V_3_fu_1983_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        op2_assign_7_reg_3752 <= op2_assign_7_fu_2631_p2;
        tmp_121_reg_3748 <= p_14_reg_1241[32'd3];
        tmp_72_reg_3757 <= tmp_72_fu_2637_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        p_17_cast_reg_3824 <= p_17_cast_fu_2973_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state29_io) & (1'b1 == ap_CS_fsm_state29))) begin
        p_9_reg_3574[7 : 0] <= p_9_fu_2268_p1[7 : 0];
        tmp_13_reg_3579 <= tmp_13_fu_2273_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_78_fu_2984_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state55))) begin
        p_Repl2_6_reg_3857 <= p_Repl2_6_fu_3032_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        p_Repl2_7_reg_3321 <= p_Repl2_7_fu_1737_p2;
        p_Repl2_s_reg_3315[12 : 1] <= p_Repl2_s_fu_1731_p2[12 : 1];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state64)) begin
        p_Result_6_reg_3867 <= p_Result_6_fu_3095_p4;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        r_V_18_reg_3378 <= r_V_18_fu_1849_p2;
        r_V_24_reg_3373 <= r_V_24_fu_1836_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        r_V_4_reg_3421 <= r_V_4_fu_1942_p2;
        tmp_70_reg_3417 <= tmp_70_fu_1931_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        r_V_9_reg_3652 <= r_V_9_fu_2411_p1;
        shift_constant_V_loa_reg_3657 <= shift_constant_V_q0;
        tmp_101_reg_3632 <= tmp_101_fu_2339_p1;
        tmp_40_reg_3636 <= tmp_40_fu_2373_p2;
        tmp_41_reg_3641 <= tmp_41_fu_2379_p2;
        tmp_42_reg_3646 <= tmp_42_fu_2385_p2;
        tmp_56_reg_3662 <= tmp_56_fu_2427_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        tmp_107_reg_3497 <= tmp_107_fu_2124_p1;
        tmp_64_reg_3501 <= tmp_64_fu_2136_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_22_reg_3201 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        tmp_10_reg_3235 <= tmp_10_fu_1540_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        tmp_110_reg_3684 <= p_6_reg_1086[32'd3];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_23_reg_3452 <= tmp_23_fu_2001_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        tmp_38_reg_3300 <= tmp_38_fu_1697_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        tmp_6_reg_3156 <= tmp_6_fu_1433_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_72_fu_2637_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state38))) begin
        tmp_84_reg_3783 <= tmp_84_fu_2779_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        tmp_V_1_reg_3566 <= tmp_V_1_fu_2262_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        tmp_V_4_reg_3473[3 : 0] <= tmp_V_4_fu_2071_p1[3 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        tmp_V_reg_3245 <= tmp_V_fu_1582_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        tmp_reg_3129 <= tmp_fu_1412_p2;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        addr_layer_map_V_address0 = tmp_66_fu_2552_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        addr_layer_map_V_address0 = tmp_9_fu_1439_p1;
    end else begin
        addr_layer_map_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state36))) begin
        addr_layer_map_V_ce0 = 1'b1;
    end else begin
        addr_layer_map_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        addr_layer_map_V_we0 = 1'b1;
    end else begin
        addr_layer_map_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        addr_tree_map_V_address0 = tmp_66_fu_2552_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        addr_tree_map_V_address0 = tmp_9_fu_1439_p1;
    end else begin
        addr_tree_map_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state36))) begin
        addr_tree_map_V_ce0 = 1'b1;
    end else begin
        addr_tree_map_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        addr_tree_map_V_we0 = 1'b1;
    end else begin
        addr_tree_map_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        alloc_addr = output_addr_V_1_fu_2527_p1;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        alloc_addr = output_addr_V_fu_2296_p1;
    end else if (((tmp_13_fu_2273_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state29))) begin
        alloc_addr = 32'd4294967295;
    end else begin
        alloc_addr = 'bx;
    end
end

always @ (*) begin
    if ((((ap_reg_ioackin_alloc_addr_ap_ack == 1'b0) & (tmp_13_fu_2273_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state29)) | ((ap_reg_ioackin_alloc_addr_ap_ack == 1'b0) & (1'b1 == ap_CS_fsm_state30)) | ((ap_reg_ioackin_alloc_addr_ap_ack == 1'b0) & (1'b1 == ap_CS_fsm_state33)))) begin
        alloc_addr_ap_vld = 1'b1;
    end else begin
        alloc_addr_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state33) | ((tmp_13_fu_2273_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state29)))) begin
        alloc_addr_blk_n = alloc_addr_ap_ack;
    end else begin
        alloc_addr_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((1'b0 == alloc_cmd_ap_vld) | (1'b0 == alloc_free_target_ap_vld) | (1'b0 == alloc_size_ap_vld)) & (1'b1 == ap_CS_fsm_state2))) begin
        alloc_cmd_ap_ack = 1'b1;
    end else begin
        alloc_cmd_ap_ack = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        alloc_cmd_blk_n = alloc_cmd_ap_vld;
    end else begin
        alloc_cmd_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((1'b0 == alloc_cmd_ap_vld) | (1'b0 == alloc_free_target_ap_vld) | (1'b0 == alloc_size_ap_vld)) & (1'b1 == ap_CS_fsm_state2))) begin
        alloc_free_target_ap_ack = 1'b1;
    end else begin
        alloc_free_target_ap_ack = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        alloc_free_target_blk_n = alloc_free_target_ap_vld;
    end else begin
        alloc_free_target_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((1'b0 == alloc_cmd_ap_vld) | (1'b0 == alloc_free_target_ap_vld) | (1'b0 == alloc_size_ap_vld)) & (1'b1 == ap_CS_fsm_state2))) begin
        alloc_size_ap_ack = 1'b1;
    end else begin
        alloc_size_ap_ack = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        alloc_size_blk_n = alloc_size_ap_vld;
    end else begin
        alloc_size_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((tmp_23_fu_2001_p2 == 1'd0)) begin
        ap_condition_pp0_exit_iter0_state18 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state18 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state80)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (tmp_23_reg_3452 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_p_03535_4_phi_fu_1027_p4 = TMP_0_V_2_reg_3456;
    end else begin
        ap_phi_mux_p_03535_4_phi_fu_1027_p4 = p_03535_4_reg_1024;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (tmp_23_reg_3452 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_p_03563_1_in_in_phi_fu_1018_p4 = p_Result_12_reg_3462;
    end else begin
        ap_phi_mux_p_03563_1_in_in_phi_fu_1018_p4 = p_03563_1_in_in_reg_1015;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (tmp_23_reg_3452 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_p_03587_2_in_phi_fu_1000_p4 = now1_V_2_reg_3442;
    end else begin
        ap_phi_mux_p_03587_2_in_phi_fu_1000_p4 = p_03587_2_in_reg_997;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (tmp_23_reg_3452 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_p_03591_1_in_phi_fu_1009_p4 = r_V_8_fu_2060_p2;
    end else begin
        ap_phi_mux_p_03591_1_in_phi_fu_1009_p4 = p_03591_1_in_reg_1006;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state80)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((ap_reg_ioackin_alloc_addr_ap_ack == 1'b0)) begin
        ap_sig_ioackin_alloc_addr_ap_ack = alloc_addr_ap_ack;
    end else begin
        ap_sig_ioackin_alloc_addr_ap_ack = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state77)) begin
        buddy_tree_V_0_address0 = 3'd5;
    end else if ((1'b1 == ap_CS_fsm_state73)) begin
        buddy_tree_V_0_address0 = 3'd3;
    end else if ((1'b1 == ap_CS_fsm_state69)) begin
        buddy_tree_V_0_address0 = 3'd1;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        buddy_tree_V_0_address0 = newIndex23_reg_3792;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        buddy_tree_V_0_address0 = newIndex17_fu_2773_p1;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        buddy_tree_V_0_address0 = buddy_tree_V_0_addr_6_gep_fu_663_p3;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        buddy_tree_V_0_address0 = newIndex4_reg_3538;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        buddy_tree_V_0_address0 = newIndex4_fu_2250_p1;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        buddy_tree_V_0_address0 = newIndex11_reg_3481;
    end else if (((1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state63) | ((1'b1 == ap_CS_fsm_state21) & ((tmp_61_fu_2088_p2 == 1'd0) | (tmp_22_reg_3201 == 1'd0))))) begin
        buddy_tree_V_0_address0 = 3'd4;
    end else if (((tmp_61_fu_2088_p2 == 1'd1) & (tmp_22_reg_3201 == 1'd1) & (1'b1 == ap_CS_fsm_state21))) begin
        buddy_tree_V_0_address0 = newIndex11_fu_2104_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        buddy_tree_V_0_address0 = newIndex15_reg_3357;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        buddy_tree_V_0_address0 = newIndex15_fu_1827_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        buddy_tree_V_0_address0 = newIndex_reg_3284;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        buddy_tree_V_0_address0 = newIndex_fu_1649_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        buddy_tree_V_0_address0 = newIndex2_reg_3185;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buddy_tree_V_0_address0 = newIndex2_fu_1463_p1;
    end else begin
        buddy_tree_V_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state56)) begin
        buddy_tree_V_0_address1 = newIndex19_reg_3832;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        buddy_tree_V_0_address1 = newIndex19_fu_3000_p1;
    end else if (((1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state53))) begin
        buddy_tree_V_0_address1 = 3'd6;
    end else if (((1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state51))) begin
        buddy_tree_V_0_address1 = 3'd5;
    end else if (((1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state47))) begin
        buddy_tree_V_0_address1 = 3'd3;
    end else if (((1'b1 == ap_CS_fsm_state71) | (1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state45))) begin
        buddy_tree_V_0_address1 = 3'd2;
    end else if (((1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state43))) begin
        buddy_tree_V_0_address1 = 3'd1;
    end else if (((1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state75) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state41))) begin
        buddy_tree_V_0_address1 = 3'd4;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        buddy_tree_V_0_address1 = newIndex17_reg_3767;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        buddy_tree_V_0_address1 = newIndex23_fu_2799_p1;
    end else begin
        buddy_tree_V_0_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state77) | (1'b1 == ap_CS_fsm_state73) | (1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state63) | ((1'b1 == ap_CS_fsm_state21) & ((tmp_61_fu_2088_p2 == 1'd0) | (tmp_22_reg_3201 == 1'd0))) | ((tmp_61_fu_2088_p2 == 1'd1) & (tmp_22_reg_3201 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((1'b0 == ap_block_state29_io) & (1'b1 == ap_CS_fsm_state29)) | ((ap_sig_ioackin_alloc_addr_ap_ack == 1'b1) & (1'b1 == ap_CS_fsm_state30)))) begin
        buddy_tree_V_0_ce0 = 1'b1;
    end else begin
        buddy_tree_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state75) | (1'b1 == ap_CS_fsm_state71) | (1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state41))) begin
        buddy_tree_V_0_ce1 = 1'b1;
    end else begin
        buddy_tree_V_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state66)) begin
        buddy_tree_V_0_d0 = p_Result_6_reg_3867;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        buddy_tree_V_0_d0 = p_Result_7_fu_2864_p4;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        buddy_tree_V_0_d0 = tmp_59_fu_2313_p2;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        buddy_tree_V_0_d0 = storemerge_fu_2219_p3;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        buddy_tree_V_0_d0 = tmp_64_reg_3501;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        buddy_tree_V_0_d0 = r_V_18_reg_3378;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        buddy_tree_V_0_d0 = tmp_38_reg_3300;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        buddy_tree_V_0_d0 = p_Result_s_fu_1565_p4;
    end else begin
        buddy_tree_V_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state56)) begin
        buddy_tree_V_0_d1 = tmp_129_fu_3051_p4;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        buddy_tree_V_0_d1 = r_V_16_fu_2926_p2;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        buddy_tree_V_0_d1 = r_V_20_fu_2817_p2;
    end else begin
        buddy_tree_V_0_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state66) | ((tmp_132_reg_3787 == 1'd0) & (tmp_84_reg_3783 == 1'd0) & (tmp_72_reg_3757 == 1'd1) & (1'b1 == ap_CS_fsm_state39)) | ((tmp_107_reg_3497 == 1'd0) & (1'b1 == ap_CS_fsm_state23)) | ((tmp_124_reg_3352 == 1'd1) & (1'b1 == ap_CS_fsm_state13)) | ((tmp_24_reg_3280 == 1'd0) & (tmp_97_reg_3270 == 1'd1) & (1'b1 == ap_CS_fsm_state10)) | ((tmp_14_reg_3180 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((tmp_76_reg_3533 == 1'd0) & (ap_sig_ioackin_alloc_addr_ap_ack == 1'b1) & (1'b1 == ap_CS_fsm_state30)) | ((tmp_6_reg_3156 == 1'd1) & (1'b1 == ap_CS_fsm_state24)))) begin
        buddy_tree_V_0_we0 = 1'b1;
    end else begin
        buddy_tree_V_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state41) | ((tmp_121_reg_3748 == 1'd0) & (tmp_127_fu_2805_p1 == 1'd0) & (tmp_72_reg_3757 == 1'd1) & (1'b1 == ap_CS_fsm_state39)))) begin
        buddy_tree_V_0_we1 = 1'b1;
    end else begin
        buddy_tree_V_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state70)) begin
        buddy_tree_V_1_address0 = 3'd1;
    end else if (((1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state66))) begin
        buddy_tree_V_1_address0 = 3'd5;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        buddy_tree_V_1_address0 = newIndex23_reg_3792;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        buddy_tree_V_1_address0 = newIndex17_fu_2773_p1;
    end else if (((1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state34))) begin
        buddy_tree_V_1_address0 = 3'd3;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        buddy_tree_V_1_address0 = buddy_tree_V_1_addr_6_gep_fu_671_p3;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        buddy_tree_V_1_address0 = newIndex4_reg_3538;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        buddy_tree_V_1_address0 = newIndex4_fu_2250_p1;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        buddy_tree_V_1_address0 = newIndex11_reg_3481;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        buddy_tree_V_1_address0 = newIndex11_fu_2104_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        buddy_tree_V_1_address0 = newIndex15_reg_3357;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        buddy_tree_V_1_address0 = newIndex15_fu_1827_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        buddy_tree_V_1_address0 = newIndex_reg_3284;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        buddy_tree_V_1_address0 = newIndex_fu_1649_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        buddy_tree_V_1_address0 = newIndex2_reg_3185;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buddy_tree_V_1_address0 = newIndex2_fu_1463_p1;
    end else begin
        buddy_tree_V_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state56)) begin
        buddy_tree_V_1_address1 = newIndex21_reg_3842;
    end else if (((tmp_78_fu_2984_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state55))) begin
        buddy_tree_V_1_address1 = newIndex21_fu_3021_p1;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        buddy_tree_V_1_address1 = 3'd5;
    end else if (((1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state50))) begin
        buddy_tree_V_1_address1 = 3'd4;
    end else if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state48))) begin
        buddy_tree_V_1_address1 = 3'd3;
    end else if (((1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state46))) begin
        buddy_tree_V_1_address1 = 3'd2;
    end else if (((1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state44))) begin
        buddy_tree_V_1_address1 = 3'd1;
    end else if (((1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state68) | ((tmp_78_fu_2984_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state55)))) begin
        buddy_tree_V_1_address1 = 3'd0;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        buddy_tree_V_1_address1 = newIndex17_reg_3767;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        buddy_tree_V_1_address1 = newIndex23_fu_2799_p1;
    end else begin
        buddy_tree_V_1_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state34) | ((1'b0 == ap_block_state29_io) & (1'b1 == ap_CS_fsm_state29)) | ((ap_sig_ioackin_alloc_addr_ap_ack == 1'b1) & (1'b1 == ap_CS_fsm_state30)) | ((ap_sig_ioackin_alloc_addr_ap_ack == 1'b1) & (1'b1 == ap_CS_fsm_state33)))) begin
        buddy_tree_V_1_ce0 = 1'b1;
    end else begin
        buddy_tree_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state44) | ((tmp_78_fu_2984_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state55)) | ((tmp_78_fu_2984_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state55)))) begin
        buddy_tree_V_1_ce1 = 1'b1;
    end else begin
        buddy_tree_V_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        buddy_tree_V_1_d0 = p_Result_7_fu_2864_p4;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        buddy_tree_V_1_d0 = tmp_65_fu_2537_p2;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        buddy_tree_V_1_d0 = tmp_59_fu_2313_p2;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        buddy_tree_V_1_d0 = tmp_64_reg_3501;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        buddy_tree_V_1_d0 = r_V_18_reg_3378;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        buddy_tree_V_1_d0 = tmp_38_reg_3300;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        buddy_tree_V_1_d0 = p_Result_s_fu_1565_p4;
    end else begin
        buddy_tree_V_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state56)) begin
        buddy_tree_V_1_d1 = tmp_130_fu_3080_p4;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        buddy_tree_V_1_d1 = r_V_20_fu_2817_p2;
    end else begin
        buddy_tree_V_1_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state34) | ((tmp_84_reg_3783 == 1'd0) & (tmp_132_reg_3787 == 1'd1) & (tmp_72_reg_3757 == 1'd1) & (1'b1 == ap_CS_fsm_state39)) | ((tmp_107_reg_3497 == 1'd1) & (1'b1 == ap_CS_fsm_state23)) | ((tmp_124_reg_3352 == 1'd0) & (1'b1 == ap_CS_fsm_state13)) | ((tmp_24_reg_3280 == 1'd0) & (tmp_97_reg_3270 == 1'd0) & (1'b1 == ap_CS_fsm_state10)) | ((tmp_14_reg_3180 == 1'd1) & (1'b1 == ap_CS_fsm_state7)) | ((ap_sig_ioackin_alloc_addr_ap_ack == 1'b1) & (tmp_76_reg_3533 == 1'd1) & (1'b1 == ap_CS_fsm_state30)))) begin
        buddy_tree_V_1_we0 = 1'b1;
    end else begin
        buddy_tree_V_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state56) | ((tmp_121_reg_3748 == 1'd0) & (tmp_72_reg_3757 == 1'd1) & (tmp_127_fu_2805_p1 == 1'd1) & (1'b1 == ap_CS_fsm_state39)))) begin
        buddy_tree_V_1_we1 = 1'b1;
    end else begin
        buddy_tree_V_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        group_tree_V_0_address0 = newIndex13_reg_3732;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        group_tree_V_0_address0 = newIndex13_fu_2611_p1;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        group_tree_V_0_address0 = newIndex6_reg_3606;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        group_tree_V_0_address0 = newIndex6_fu_2333_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        group_tree_V_0_address0 = newIndex8_reg_3396;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        group_tree_V_0_address0 = newIndex8_fu_1921_p1;
    end else begin
        group_tree_V_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state15) | ((ap_sig_ioackin_alloc_addr_ap_ack == 1'b1) & (1'b1 == ap_CS_fsm_state33)))) begin
        group_tree_V_0_ce0 = 1'b1;
    end else begin
        group_tree_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        group_tree_V_0_d0 = p_13_fu_2965_p2;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        group_tree_V_0_d0 = tmp_56_reg_3662;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        group_tree_V_0_d0 = tmp_94_fu_2065_p1;
    end else begin
        group_tree_V_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_117_fu_2943_p1 == 1'd0) & (1'b1 == ap_CS_fsm_state42)) | ((tmp_70_reg_3417 == 1'd0) & (1'b1 == ap_CS_fsm_state20)) | ((tmp_101_reg_3632 == 1'd0) & (ap_sig_ioackin_alloc_addr_ap_ack == 1'b1) & (1'b1 == ap_CS_fsm_state33)))) begin
        group_tree_V_0_we0 = 1'b1;
    end else begin
        group_tree_V_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        group_tree_V_1_address0 = newIndex13_reg_3732;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        group_tree_V_1_address0 = newIndex13_fu_2611_p1;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        group_tree_V_1_address0 = newIndex6_reg_3606;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        group_tree_V_1_address0 = newIndex6_fu_2333_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        group_tree_V_1_address0 = newIndex8_reg_3396;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        group_tree_V_1_address0 = newIndex8_fu_1921_p1;
    end else begin
        group_tree_V_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state15) | ((ap_sig_ioackin_alloc_addr_ap_ack == 1'b1) & (1'b1 == ap_CS_fsm_state33)))) begin
        group_tree_V_1_ce0 = 1'b1;
    end else begin
        group_tree_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        group_tree_V_1_d0 = p_13_fu_2965_p2;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        group_tree_V_1_d0 = tmp_56_reg_3662;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        group_tree_V_1_d0 = tmp_94_fu_2065_p1;
    end else begin
        group_tree_V_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_117_fu_2943_p1 == 1'd1) & (1'b1 == ap_CS_fsm_state42)) | ((tmp_70_reg_3417 == 1'd1) & (1'b1 == ap_CS_fsm_state20)) | ((ap_sig_ioackin_alloc_addr_ap_ack == 1'b1) & (tmp_101_reg_3632 == 1'd1) & (1'b1 == ap_CS_fsm_state33)))) begin
        group_tree_V_1_we0 = 1'b1;
    end else begin
        group_tree_V_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state31)) begin
        group_tree_mask_V_ce0 = 1'b1;
    end else begin
        group_tree_mask_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        mark_mask_V_address0 = tmp_69_fu_2606_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        mark_mask_V_address0 = tmp_19_fu_1907_p1;
    end else begin
        mark_mask_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state15))) begin
        mark_mask_V_ce0 = 1'b1;
    end else begin
        mark_mask_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state54) | ((1'b1 == ap_CS_fsm_state80) & ((tmp_13_reg_3579 == 1'd0) | (tmp_reg_3129 == 1'd0))) | ((tmp_110_reg_3684 == 1'd1) & (tmp_reg_3129 == 1'd1) & (1'b1 == ap_CS_fsm_state68)))) begin
        port1_V = 64'd699084;
    end else if (((1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state53))) begin
        port1_V = 64'd699067;
    end else if (((1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state52))) begin
        port1_V = 64'd699050;
    end else if (((1'b1 == ap_CS_fsm_state77) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state51))) begin
        port1_V = 64'd699033;
    end else if (((1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state50))) begin
        port1_V = 64'd699016;
    end else if (((1'b1 == ap_CS_fsm_state75) | (1'b1 == ap_CS_fsm_state63) | (1'b1 == ap_CS_fsm_state49))) begin
        port1_V = 64'd698999;
    end else if (((1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state48))) begin
        port1_V = 64'd698982;
    end else if (((1'b1 == ap_CS_fsm_state73) | (1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state47))) begin
        port1_V = 64'd698965;
    end else if (((1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state46))) begin
        port1_V = 64'd698948;
    end else if (((1'b1 == ap_CS_fsm_state71) | (1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state45))) begin
        port1_V = 64'd698931;
    end else if (((1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state44))) begin
        port1_V = 64'd698914;
    end else if (((1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state43))) begin
        port1_V = 64'd698897;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        port1_V = 64'd12307677;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        port1_V = 64'd227;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        port1_V = 64'd226;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        port1_V = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        port1_V = 64'd3;
    end else if (((1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state33))) begin
        port1_V = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        port1_V = 64'd2996;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        port1_V = 64'd2995;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        port1_V = 64'd2994;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        port1_V = 64'd2993;
    end else if (((1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state6))) begin
        port1_V = 64'd1;
    end else if (((1'b1 == ap_CS_fsm_state5) | ((tmp_fu_1412_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3)))) begin
        port1_V = 64'd0;
    end else begin
        port1_V = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state77) | (1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state75) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state73) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state71) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state63) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state36) | ((tmp_fu_1412_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3)) | ((ap_reg_ioackin_port1_V_dummy_ack == 1'b0) & (1'b1 == ap_CS_fsm_state29)) | ((ap_reg_ioackin_port1_V_dummy_ack == 1'b0) & (1'b1 == ap_CS_fsm_state33)) | ((1'b1 == ap_CS_fsm_state80) & ((tmp_13_reg_3579 == 1'd0) | (tmp_reg_3129 == 1'd0))) | ((tmp_110_reg_3684 == 1'd1) & (tmp_reg_3129 == 1'd1) & (1'b1 == ap_CS_fsm_state68)))) begin
        port1_V_ap_vld = 1'b1;
    end else begin
        port1_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state75) | (1'b1 == ap_CS_fsm_state71) | (1'b1 == ap_CS_fsm_state67))) begin
        port2_V = buddy_tree_V_1_q0;
    end else if (((1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state70))) begin
        port2_V = buddy_tree_V_0_q0;
    end else if (((1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state44) | ((1'b1 == ap_CS_fsm_state80) & ((tmp_13_reg_3579 == 1'd0) | (tmp_reg_3129 == 1'd0))) | ((tmp_110_reg_3684 == 1'd1) & (tmp_reg_3129 == 1'd1) & (1'b1 == ap_CS_fsm_state68)))) begin
        port2_V = buddy_tree_V_0_q1;
    end else if (((1'b1 == ap_CS_fsm_state77) | (1'b1 == ap_CS_fsm_state73) | (1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state63) | (1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state43))) begin
        port2_V = buddy_tree_V_1_q1;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        port2_V = p_16_fu_2979_p1;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        port2_V = p_8_reg_3528;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        port2_V = p_10_fu_2548_p1;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        port2_V = p_3_fu_2544_p1;
    end else if (((1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state33))) begin
        port2_V = p_9_reg_3574;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        port2_V = p_9_fu_2268_p1;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        port2_V = buddy_tree_V_load_2_s_reg_1201;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        port2_V = p_8_fu_2231_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        port2_V = tmp_V_4_fu_2071_p1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        port2_V = p_1_fu_1948_p1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        port2_V = p_5_fu_1927_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        port2_V = p_4_fu_1558_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        port2_V = p_Val2_1_fu_1477_p3;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        port2_V = p_s_fu_1444_p1;
    end else begin
        port2_V = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state77) | (1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state75) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state73) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state71) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state63) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state36) | ((ap_reg_ioackin_port2_V_dummy_ack == 1'b0) & (1'b1 == ap_CS_fsm_state29)) | ((ap_reg_ioackin_port2_V_dummy_ack == 1'b0) & (1'b1 == ap_CS_fsm_state33)) | ((1'b1 == ap_CS_fsm_state80) & ((tmp_13_reg_3579 == 1'd0) | (tmp_reg_3129 == 1'd0))) | ((tmp_110_reg_3684 == 1'd1) & (tmp_reg_3129 == 1'd1) & (1'b1 == ap_CS_fsm_state68)))) begin
        port2_V_ap_vld = 1'b1;
    end else begin
        port2_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state31)) begin
        shift_constant_V_address0 = tmp_25_fu_2327_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        shift_constant_V_address0 = tmp_17_fu_1553_p1;
    end else begin
        shift_constant_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state6))) begin
        shift_constant_V_ce0 = 1'b1;
    end else begin
        shift_constant_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if ((~((1'b0 == alloc_cmd_ap_vld) | (1'b0 == alloc_free_target_ap_vld) | (1'b0 == alloc_size_ap_vld)) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((tmp_fu_1412_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((tmp_6_fu_1433_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            if (((tmp_22_reg_3201 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            if (((tmp_24_fu_1633_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            if (((1'b1 == ap_CS_fsm_state10) & ((tmp_58_fu_1725_p2 == 1'd0) | (tmp_24_reg_3280 == 1'd1)))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state11 : begin
            if (((tmp_115_fu_1743_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state11))) begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        ap_ST_fsm_pp0_stage0 : begin
            if (~((1'b0 == ap_block_pp0_stage0_subdone) & (tmp_23_fu_2001_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (tmp_23_fu_2001_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            if (((1'b1 == ap_CS_fsm_state21) & ((tmp_61_fu_2088_p2 == 1'd0) | (tmp_22_reg_3201 == 1'd0)))) begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state68;
        end
        ap_ST_fsm_state25 : begin
            if (((tmp_76_fu_2236_p1 == 1'd1) & (1'b1 == ap_CS_fsm_state25))) begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            if (((1'b0 == ap_block_state29_io) & (tmp_13_fu_2273_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state29))) begin
                ap_NS_fsm = ap_ST_fsm_state80;
            end else if (((1'b0 == ap_block_state29_io) & (grp_fu_1348_p3 == 1'd1) & (tmp_13_fu_2273_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state29))) begin
                ap_NS_fsm = ap_ST_fsm_state31;
            end else if (((grp_fu_1348_p3 == 1'd0) & (1'b0 == ap_block_state29_io) & (tmp_13_fu_2273_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state29))) begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end
        end
        ap_ST_fsm_state30 : begin
            if (((ap_sig_ioackin_alloc_addr_ap_ack == 1'b1) & (1'b1 == ap_CS_fsm_state30))) begin
                ap_NS_fsm = ap_ST_fsm_state36;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            if (((ap_sig_ioackin_alloc_addr_ap_ack == 1'b1) & (1'b1 == ap_CS_fsm_state33))) begin
                ap_NS_fsm = ap_ST_fsm_state34;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state33;
            end
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            if (((grp_fu_1348_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state37))) begin
                ap_NS_fsm = ap_ST_fsm_state38;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state42;
            end
        end
        ap_ST_fsm_state38 : begin
            if (((tmp_72_fu_2637_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state38))) begin
                ap_NS_fsm = ap_ST_fsm_state39;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state40;
            end
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state68;
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state44;
        end
        ap_ST_fsm_state44 : begin
            ap_NS_fsm = ap_ST_fsm_state45;
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state46 : begin
            ap_NS_fsm = ap_ST_fsm_state47;
        end
        ap_ST_fsm_state47 : begin
            ap_NS_fsm = ap_ST_fsm_state48;
        end
        ap_ST_fsm_state48 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_state49 : begin
            ap_NS_fsm = ap_ST_fsm_state50;
        end
        ap_ST_fsm_state50 : begin
            ap_NS_fsm = ap_ST_fsm_state51;
        end
        ap_ST_fsm_state51 : begin
            ap_NS_fsm = ap_ST_fsm_state52;
        end
        ap_ST_fsm_state52 : begin
            ap_NS_fsm = ap_ST_fsm_state53;
        end
        ap_ST_fsm_state53 : begin
            ap_NS_fsm = ap_ST_fsm_state54;
        end
        ap_ST_fsm_state54 : begin
            ap_NS_fsm = ap_ST_fsm_state55;
        end
        ap_ST_fsm_state55 : begin
            if (((tmp_78_fu_2984_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state55))) begin
                ap_NS_fsm = ap_ST_fsm_state57;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state56;
            end
        end
        ap_ST_fsm_state56 : begin
            ap_NS_fsm = ap_ST_fsm_state55;
        end
        ap_ST_fsm_state57 : begin
            ap_NS_fsm = ap_ST_fsm_state58;
        end
        ap_ST_fsm_state58 : begin
            ap_NS_fsm = ap_ST_fsm_state59;
        end
        ap_ST_fsm_state59 : begin
            ap_NS_fsm = ap_ST_fsm_state60;
        end
        ap_ST_fsm_state60 : begin
            ap_NS_fsm = ap_ST_fsm_state61;
        end
        ap_ST_fsm_state61 : begin
            ap_NS_fsm = ap_ST_fsm_state62;
        end
        ap_ST_fsm_state62 : begin
            ap_NS_fsm = ap_ST_fsm_state63;
        end
        ap_ST_fsm_state63 : begin
            ap_NS_fsm = ap_ST_fsm_state64;
        end
        ap_ST_fsm_state64 : begin
            ap_NS_fsm = ap_ST_fsm_state65;
        end
        ap_ST_fsm_state65 : begin
            ap_NS_fsm = ap_ST_fsm_state66;
        end
        ap_ST_fsm_state66 : begin
            ap_NS_fsm = ap_ST_fsm_state67;
        end
        ap_ST_fsm_state67 : begin
            ap_NS_fsm = ap_ST_fsm_state68;
        end
        ap_ST_fsm_state68 : begin
            ap_NS_fsm = ap_ST_fsm_state69;
        end
        ap_ST_fsm_state69 : begin
            ap_NS_fsm = ap_ST_fsm_state70;
        end
        ap_ST_fsm_state70 : begin
            ap_NS_fsm = ap_ST_fsm_state71;
        end
        ap_ST_fsm_state71 : begin
            ap_NS_fsm = ap_ST_fsm_state72;
        end
        ap_ST_fsm_state72 : begin
            ap_NS_fsm = ap_ST_fsm_state73;
        end
        ap_ST_fsm_state73 : begin
            ap_NS_fsm = ap_ST_fsm_state74;
        end
        ap_ST_fsm_state74 : begin
            ap_NS_fsm = ap_ST_fsm_state75;
        end
        ap_ST_fsm_state75 : begin
            ap_NS_fsm = ap_ST_fsm_state76;
        end
        ap_ST_fsm_state76 : begin
            ap_NS_fsm = ap_ST_fsm_state77;
        end
        ap_ST_fsm_state77 : begin
            ap_NS_fsm = ap_ST_fsm_state78;
        end
        ap_ST_fsm_state78 : begin
            ap_NS_fsm = ap_ST_fsm_state79;
        end
        ap_ST_fsm_state79 : begin
            ap_NS_fsm = ap_ST_fsm_state80;
        end
        ap_ST_fsm_state80 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign TMP_0_V_1_cast_fu_1955_p1 = r_V_4_reg_3421;

assign TMP_0_V_1_fu_1952_p1 = r_V_4_reg_3421;

assign TMP_0_V_2_fu_2041_p2 = (tmp_31_fu_2037_p1 | ap_phi_mux_p_03535_4_phi_fu_1027_p4);

assign TMP_0_V_5_fu_2301_p2 = (tmp_V_1_reg_3566 ^ 64'd18446744073709551615);

assign TMP_1_V_1_fu_2367_p2 = (p_2_fu_2361_p2 & TMP_1_V_fu_2355_p2);

assign TMP_1_V_fu_2355_p2 = (tmp_102_fu_2351_p1 & group_tree_V_load_ph_fu_2343_p3);

assign addr_tree_map_V_d0 = reg_972;

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state36 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state37 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state38 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_state39 = ap_CS_fsm[32'd37];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state40 = ap_CS_fsm[32'd38];

assign ap_CS_fsm_state41 = ap_CS_fsm[32'd39];

assign ap_CS_fsm_state42 = ap_CS_fsm[32'd40];

assign ap_CS_fsm_state43 = ap_CS_fsm[32'd41];

assign ap_CS_fsm_state44 = ap_CS_fsm[32'd42];

assign ap_CS_fsm_state45 = ap_CS_fsm[32'd43];

assign ap_CS_fsm_state46 = ap_CS_fsm[32'd44];

assign ap_CS_fsm_state47 = ap_CS_fsm[32'd45];

assign ap_CS_fsm_state48 = ap_CS_fsm[32'd46];

assign ap_CS_fsm_state49 = ap_CS_fsm[32'd47];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state50 = ap_CS_fsm[32'd48];

assign ap_CS_fsm_state51 = ap_CS_fsm[32'd49];

assign ap_CS_fsm_state52 = ap_CS_fsm[32'd50];

assign ap_CS_fsm_state53 = ap_CS_fsm[32'd51];

assign ap_CS_fsm_state54 = ap_CS_fsm[32'd52];

assign ap_CS_fsm_state55 = ap_CS_fsm[32'd53];

assign ap_CS_fsm_state56 = ap_CS_fsm[32'd54];

assign ap_CS_fsm_state57 = ap_CS_fsm[32'd55];

assign ap_CS_fsm_state58 = ap_CS_fsm[32'd56];

assign ap_CS_fsm_state59 = ap_CS_fsm[32'd57];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state60 = ap_CS_fsm[32'd58];

assign ap_CS_fsm_state61 = ap_CS_fsm[32'd59];

assign ap_CS_fsm_state62 = ap_CS_fsm[32'd60];

assign ap_CS_fsm_state63 = ap_CS_fsm[32'd61];

assign ap_CS_fsm_state64 = ap_CS_fsm[32'd62];

assign ap_CS_fsm_state65 = ap_CS_fsm[32'd63];

assign ap_CS_fsm_state66 = ap_CS_fsm[32'd64];

assign ap_CS_fsm_state67 = ap_CS_fsm[32'd65];

assign ap_CS_fsm_state68 = ap_CS_fsm[32'd66];

assign ap_CS_fsm_state69 = ap_CS_fsm[32'd67];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state70 = ap_CS_fsm[32'd68];

assign ap_CS_fsm_state71 = ap_CS_fsm[32'd69];

assign ap_CS_fsm_state72 = ap_CS_fsm[32'd70];

assign ap_CS_fsm_state73 = ap_CS_fsm[32'd71];

assign ap_CS_fsm_state74 = ap_CS_fsm[32'd72];

assign ap_CS_fsm_state75 = ap_CS_fsm[32'd73];

assign ap_CS_fsm_state76 = ap_CS_fsm[32'd74];

assign ap_CS_fsm_state77 = ap_CS_fsm[32'd75];

assign ap_CS_fsm_state78 = ap_CS_fsm[32'd76];

assign ap_CS_fsm_state79 = ap_CS_fsm[32'd77];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state80 = ap_CS_fsm[32'd78];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state2 = ((1'b0 == alloc_cmd_ap_vld) | (1'b0 == alloc_free_target_ap_vld) | (1'b0 == alloc_size_ap_vld));
end

always @ (*) begin
    ap_block_state29_io = ((ap_sig_ioackin_alloc_addr_ap_ack == 1'b0) & (tmp_13_fu_2273_p2 == 1'd1));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign buddy_tree_V_0_addr_6_gep_fu_663_p3 = newIndex4_reg_3538;

assign buddy_tree_V_1_addr_6_gep_fu_671_p3 = newIndex4_reg_3538;

assign buddy_tree_V_load_4_s_fu_1690_p3 = ((tmp_97_reg_3270[0:0] === 1'b1) ? buddy_tree_V_0_q0 : buddy_tree_V_1_q0);

assign buddy_tree_V_load_5_s_fu_2306_p3 = ((tmp_76_reg_3533[0:0] === 1'b1) ? buddy_tree_V_1_q0 : buddy_tree_V_0_q0);

assign buddy_tree_V_load_7_s_fu_2128_p3 = ((tmp_107_fu_2124_p1[0:0] === 1'b1) ? buddy_tree_V_1_q0 : buddy_tree_V_0_q0);

assign cnt_2_fu_2830_p2 = (32'd1 + cnt_1_fu_318);

assign cnt_fu_1855_p2 = (reg_972 + 32'd1);

assign free_target_V_fu_1392_p1 = alloc_free_target[15:0];

assign group_tree_V_load_6_s_fu_2947_p3 = ((tmp_117_fu_2943_p1[0:0] === 1'b1) ? group_tree_V_1_q0 : group_tree_V_0_q0);

assign group_tree_V_load_ph_fu_2343_p3 = ((tmp_101_fu_2339_p1[0:0] === 1'b1) ? group_tree_V_1_q0 : group_tree_V_0_q0);

assign group_tree_mask_V_address0 = tmp_25_fu_2327_p1;

assign grp_fu_1348_p3 = p_6_reg_1086[32'd3];

assign grp_fu_1356_p2 = ($signed(4'd8) - $signed(p_6_reg_1086));

assign grp_fu_1362_p1 = reg_972;

assign grp_fu_1362_p4 = {{grp_fu_1362_p1[7:1]}};

assign i_assign_1_fu_2199_p1 = p_03563_2_reg_1065;

assign i_assign_2_fu_3091_p0 = reg_972;

assign i_assign_2_fu_3091_p1 = i_assign_2_fu_3091_p0;

assign i_assign_3_1_fu_3076_p1 = loc1_V_7_1_fu_3062_p4;

assign i_assign_3_fu_3047_p1 = loc1_V_s_fu_3037_p4;

assign i_assign_4_fu_2853_p1 = loc1_V_7_fu_330;

assign i_assign_fu_1562_p1 = addr_tree_map_V_load_reg_3206;

assign lhs_V_3_fu_1842_p3 = ((tmp_124_reg_3352[0:0] === 1'b1) ? buddy_tree_V_0_q0 : buddy_tree_V_1_q0);

assign lhs_V_4_cast_fu_1898_p1 = loc_tree_V_5_reg_3389;

assign lhs_V_4_fu_2809_p3 = ((tmp_127_fu_2805_p1[0:0] === 1'b1) ? buddy_tree_V_1_q0 : buddy_tree_V_0_q0);

assign lhs_V_fu_1934_p3 = ((tmp_70_fu_1931_p1[0:0] === 1'b1) ? group_tree_V_1_q0 : group_tree_V_0_q0);

assign loc1_V_10_fu_1485_p1 = addr_tree_map_V_load_reg_3206;

assign loc1_V_11_fu_1619_p1 = loc1_V_fu_1609_p4;

assign loc1_V_6_fu_2879_p4 = {{loc1_V_7_fu_330[12:1]}};

assign loc1_V_7_1_fu_3062_p4 = {{p_03575_5_in_reg_1261[7:2]}};

assign loc1_V_8_cast_fu_2564_p1 = grp_fu_1362_p4;

assign loc1_V_9_cast_cast_fu_1488_p1 = addr_tree_map_V_load_reg_3206;

assign loc1_V_9_fu_2889_p1 = loc1_V_6_fu_2879_p4;

assign loc1_V_fu_1609_p4 = {{p_03575_8_in_reg_914[12:1]}};

assign loc1_V_s_fu_3037_p4 = {{p_03575_5_in_reg_1261[7:1]}};

assign loc2_V_2_cast_fu_2582_p1 = loc2_V_3_fu_2574_p3;

assign loc2_V_2_fu_2824_p2 = loc2_V_fu_326 << 13'd1;

assign loc2_V_3_fu_2574_p1 = reg_972;

assign loc2_V_3_fu_2574_p3 = {{loc2_V_3_fu_2574_p1}, {1'd0}};

assign loc_tree_V_1_fu_2459_p1 = tmp_45_fu_2451_p3;

assign loc_tree_V_5_fu_1892_p2 = (tmp_16_fu_1883_p2 + tmp_18_fu_1888_p1);

assign loc_tree_V_fu_2021_p2 = ($signed(tmp_28_fu_2017_p1) + $signed(13'd8191));

assign mask_V_load25_phi_ca_fu_1773_p3 = ((tmp_120_fu_1765_p3[0:0] === 1'b1) ? 64'd4294967295 : 64'd15);

assign mask_V_load26_phi_ca_fu_1805_p3 = ((tmp_120_fu_1765_p3[0:0] === 1'b1) ? 64'd18446744073709551615 : 64'd255);

assign mask_V_load_112_phi_s_fu_2697_p3 = ((tmp_126_fu_2657_p3[0:0] === 1'b1) ? 64'd4294967295 : 64'd15);

assign mask_V_load_113_phi_s_fu_2665_p3 = ((tmp_126_fu_2657_p3[0:0] === 1'b1) ? 64'd18446744073709551615 : 64'd255);

assign mask_V_load_1_phi_fu_2739_p3 = ((sel_tmp4_fu_2733_p2[0:0] === 1'b1) ? mask_V_load_112_phi_s_fu_2697_p3 : sel_tmp3_fu_2725_p3);

assign newIndex10_fu_2094_p4 = {{p_03587_3_reg_1044[3:1]}};

assign newIndex11_fu_2104_p1 = newIndex10_fu_2094_p4;

assign newIndex13_fu_2611_p1 = grp_fu_1362_p4;

assign newIndex14_fu_1817_p4 = {{p_Repl2_7_fu_1737_p2[3:1]}};

assign newIndex15_fu_1827_p1 = newIndex14_fu_1817_p4;

assign newIndex16_fu_2763_p4 = {{p_14_reg_1241[3:1]}};

assign newIndex17_fu_2773_p1 = newIndex16_fu_2763_p4;

assign newIndex18_fu_2990_p4 = {{p_03583_1_reg_1271[2:1]}};

assign newIndex19_fu_3000_p1 = newIndex18_fu_2990_p4;

assign newIndex1_fu_1453_p4 = {{addr_layer_map_V_q0[3:1]}};

assign newIndex20_fu_3011_p4 = {{now2_V_fu_3005_p2[2:1]}};

assign newIndex21_fu_3021_p1 = newIndex20_fu_3011_p4;

assign newIndex22_fu_2789_p4 = {{p_15_reg_1251[3:1]}};

assign newIndex23_fu_2799_p1 = newIndex22_fu_2789_p4;

assign newIndex2_fu_1463_p1 = newIndex1_fu_1453_p4;

assign newIndex3_fu_2240_p4 = {{p_6_reg_1086[3:1]}};

assign newIndex4_fu_2250_p1 = newIndex3_fu_2240_p4;

assign newIndex6_fu_2333_p1 = grp_fu_1362_p4;

assign newIndex7_fu_1912_p4 = {{addr_tree_map_V_load_reg_3206[7:1]}};

assign newIndex8_fu_1921_p1 = newIndex7_fu_1912_p4;

assign newIndex9_fu_1639_p4 = {{now1_V_1_fu_1627_p2[3:1]}};

assign newIndex_fu_1649_p1 = newIndex9_fu_1639_p4;

assign new_loc1_V_fu_2471_p2 = (tmp_49_fu_2466_p2 - tmp_48_fu_2463_p1);

assign not_s_fu_2082_p2 = ((p_03587_3_reg_1044 != 4'd0) ? 1'b1 : 1'b0);

assign now1_V_1_fu_1627_p2 = ($signed(4'd15) + $signed(p_03587_1_in_reg_923));

assign now1_V_2_fu_1977_p2 = ($signed(4'd15) + $signed(ap_phi_mux_p_03587_2_in_phi_fu_1000_p4));

assign now1_V_3_fu_2169_p2 = ($signed(4'd15) + $signed(p_03587_3_reg_1044));

assign now1_V_5_fu_2908_p2 = (tmp_85_fu_2904_p1 + p_14_reg_1241);

assign now1_V_6_fu_2558_p2 = (p_6_reg_1086 + 4'd1);

assign now2_V_1_fu_2917_p2 = (p_15_reg_1251 - tmp_86_fu_2914_p1);

assign now2_V_3_fu_2568_p2 = ($signed(p_6_reg_1086) + $signed(4'd15));

assign now2_V_fu_3005_p2 = ($signed(p_03583_1_reg_1271) + $signed(3'd7));

assign now2_V_s_fu_3026_p2 = ($signed(p_03583_1_reg_1271) + $signed(3'd6));

assign op2_assign_1_fu_2114_p2 = 32'd1 << tmp_62_fu_2110_p1;

assign op2_assign_6_fu_2898_p2 = ((p_14_reg_1241 != 4'd8) ? 1'b1 : 1'b0);

assign op2_assign_7_fu_2631_p2 = ((p_15_reg_1251 != 4'd0) ? 1'b1 : 1'b0);

assign op2_assign_8_fu_1680_p2 = tmp_34_fu_1673_p1 << tmp_36_fu_1677_p1;

assign op2_assign_fu_2532_p2 = (tmp_V_1_reg_3566 ^ 64'd18446744073709551615);

assign op2_assign_s_fu_2031_p2 = 32'd1 << tmp_30_fu_2027_p1;

assign output_addr_V_1_fu_2527_p1 = r_V_11_fu_2519_p3;

assign output_addr_V_fu_2296_p1 = r_V_13_fu_2292_p1;

assign p_03563_1_in_fu_2007_p4 = {{ap_phi_mux_p_03563_1_in_in_phi_fu_1018_p4[12:1]}};

assign p_10_fu_2548_p1 = new_loc1_V_reg_3674;

assign p_13_fu_2965_p2 = (rhs_i_i_fu_2937_p2 & group_tree_V_load_6_s_fu_2947_p3);

assign p_16_fu_2979_p1 = p_13_fu_2965_p2;

assign p_17_cast_fu_2973_p2 = (tmp_71_fu_2955_p2 & tmp_118_fu_2961_p1);

assign p_1_fu_1948_p1 = loc_tree_V_5_reg_3389;

assign p_2_fu_2361_p2 = (4'd0 - TMP_1_V_fu_2355_p2);

assign p_3_fu_2544_p1 = tmp_56_reg_3662;

assign p_4_fu_1558_p1 = addr_tree_map_V_load_reg_3206;

assign p_5_fu_1927_p1 = addr_tree_map_V_load_reg_3206;

assign p_7_cast_fu_2227_p1 = p_7_reg_1160;

assign p_8_fu_2231_p1 = p_6_reg_1086;

assign p_9_fu_2268_p1 = op_V_assign_log_2_64bit_fu_1282_ap_return;

assign p_Repl2_5_fu_2203_p2 = ((tmp_122_fu_2189_p1 != 2'd0) ? 1'b1 : 1'b0);

assign p_Repl2_6_fu_3032_p2 = ((p_17_cast_reg_3824 != 2'd0) ? 1'b1 : 1'b0);

assign p_Repl2_7_fu_1737_p2 = (4'd1 + p_03583_2_in_reg_944);

assign p_Repl2_s_fu_1731_p2 = p_03567_3_in_reg_953 << 13'd1;

always @ (*) begin
    p_Result_10_fu_1703_p4 = loc1_V_11_reg_3265;
    p_Result_10_fu_1703_p4[32'd0] = |(1'd0);
end

always @ (*) begin
    p_Result_11_fu_1958_p4 = loc_tree_V_5_reg_3389;
    p_Result_11_fu_1958_p4[32'd0] = |(1'd0);
end

always @ (*) begin
    p_Result_12_fu_2047_p4 = loc_tree_V_fu_2021_p2;
    p_Result_12_fu_2047_p4[32'd0] = |(1'd0);
end

always @ (*) begin
    p_Result_13_fu_2146_p4 = p_Val2_15_cast_fu_2142_p1;
    p_Result_13_fu_2146_p4[32'd0] = |(1'd0);
end

always @ (*) begin
    p_Result_5_fu_2209_p4 = buddy_tree_V_0_q0;
    p_Result_5_fu_2209_p4[i_assign_1_fu_2199_p1] = |(p_Repl2_5_fu_2203_p2);
end

always @ (*) begin
    p_Result_6_fu_3095_p4 = buddy_tree_V_0_q0;
    p_Result_6_fu_3095_p4[i_assign_2_fu_3091_p1] = |(p_Repl2_6_reg_3857);
end

always @ (*) begin
    p_Result_7_fu_2864_p4 = p_Val2_15_fu_2857_p3;
    p_Result_7_fu_2864_p4[i_assign_4_fu_2853_p1] = |(1'd0);
end

integer ap_tvar_int_0;

always @ (tmp_size_V_fu_1396_p2) begin
    for (ap_tvar_int_0 = 16 - 1; ap_tvar_int_0 >= 0; ap_tvar_int_0 = ap_tvar_int_0 - 1) begin
        if (ap_tvar_int_0 > 15 - 0) begin
            p_Result_8_fu_1402_p4[ap_tvar_int_0] = 1'b0;
        end else begin
            p_Result_8_fu_1402_p4[ap_tvar_int_0] = tmp_size_V_fu_1396_p2[15 - ap_tvar_int_0];
        end
    end
end

always @ (*) begin
    p_Result_9_fu_1586_p4 = loc1_V_10_reg_3224;
    p_Result_9_fu_1586_p4[32'd0] = |(1'd0);
end

always @ (*) begin
    p_Result_s_fu_1565_p4 = p_Val2_1_reg_3219;
    p_Result_s_fu_1565_p4[i_assign_fu_1562_p1] = |(1'd1);
end

assign p_Val2_15_cast_fu_2142_p1 = p_Val2_12_reg_1034;

assign p_Val2_15_fu_2857_p3 = ((tmp_132_reg_3787[0:0] === 1'b1) ? buddy_tree_V_1_q1 : buddy_tree_V_0_q1);

assign p_Val2_1_fu_1477_p3 = ((tmp_14_reg_3180[0:0] === 1'b1) ? buddy_tree_V_1_q0 : buddy_tree_V_0_q0);

assign p_s_fu_1444_p1 = addr_layer_map_V_q0;

assign r_V_11_fu_2519_p3 = ((tmp_104_fu_2477_p3[0:0] === 1'b1) ? tmp_53_fu_2503_p2 : tmp_105_fu_2515_p1);

assign r_V_13_fu_2292_p1 = tmp_39_fu_2286_p2[12:0];

assign r_V_14_cast_fu_1973_p1 = r_V_6_fu_1967_p2;

assign r_V_14_fu_2160_p2 = tmp_64_reg_3501 >> tmp_67_fu_2156_p1;

assign r_V_15_fu_2193_p2 = (rhs_V_3_reg_1076 | buddy_tree_V_0_q0);

assign r_V_16_fu_2926_p2 = (rhs_V_4_fu_322 & buddy_tree_V_0_q1);

assign r_V_18_fu_1849_p2 = (r_V_24_fu_1836_p2 | lhs_V_3_fu_1842_p3);

assign r_V_19_fu_2751_p2 = mask_V_load_1_phi_fu_2739_p3 << tmp_82_fu_2747_p1;

assign r_V_1_fu_1548_p2 = (4'd8 ^ ans_V_reg_3170);

assign r_V_20_fu_2817_p2 = (rhs_V_6_reg_3761 & lhs_V_4_fu_2809_p3);

assign r_V_21_fu_1428_p2 = (rhs_V_1_fu_1423_p2 & p_Result_8_reg_3123);

assign r_V_24_fu_1836_p2 = mask_V_load_phi_reg_984 << tmp_77_fu_1833_p1;

assign r_V_25_fu_1491_p2 = ($signed(4'd8) - $signed(ans_V_reg_3170));

assign r_V_2_fu_1599_p2 = p_Result_s_fu_1565_p4 >> tmp_20_fu_1595_p1;

assign r_V_3_fu_1901_p2 = (14'd14 + lhs_V_4_cast_fu_1898_p1);

assign r_V_4_fu_1942_p2 = (mark_mask_V_q0 | lhs_V_fu_1934_p3);

assign r_V_5_fu_2321_p2 = (p_6_reg_1086 ^ 4'd8);

assign r_V_6_fu_1967_p2 = TMP_0_V_1_cast_fu_1955_p1 >> p_Result_11_fu_1958_p4;

assign r_V_7_fu_1716_p2 = tmp_38_reg_3300 >> tmp_57_fu_1712_p1;

assign r_V_8_fu_2060_p2 = TMP_0_V_2_reg_3456 >> tmp_32_fu_2057_p1;

assign r_V_9_fu_2411_p1 = tmp_47_fu_2405_p2[12:0];

assign r_V_fu_1879_p1 = tmp_15_fu_1873_p2[12:0];

assign rec_bits_V_1_fu_1721_p1 = r_V_7_fu_1716_p2[1:0];

assign rec_bits_V_2_fu_2165_p1 = r_V_14_fu_2160_p2[1:0];

assign rec_bits_V_3_fu_1983_p1 = ap_phi_mux_p_03591_1_in_phi_fu_1009_p4[1:0];

assign rec_bits_V_fu_1605_p1 = r_V_2_fu_1599_p2[1:0];

assign rev_fu_2625_p2 = (tmp_121_fu_2617_p3 ^ 1'd1);

assign rhs_V_1_fu_1423_p2 = (16'd0 - p_Result_8_reg_3123);

assign rhs_V_6_fu_2757_p2 = (r_V_19_fu_2751_p2 ^ 64'd18446744073709551615);

assign rhs_i_i_fu_2937_p2 = (mark_mask_V_q0 ^ 4'd15);

assign sel_tmp1_fu_2711_p3 = ((sel_tmp_fu_2705_p2[0:0] === 1'b1) ? tmp_80_fu_2673_p5 : mask_V_load_113_phi_s_fu_2665_p3);

assign sel_tmp2_fu_2719_p2 = ((tmp_125_fu_2643_p1 == 2'd1) ? 1'b1 : 1'b0);

assign sel_tmp3_fu_2725_p3 = ((sel_tmp2_fu_2719_p2[0:0] === 1'b1) ? tmp_81_fu_2685_p5 : sel_tmp1_fu_2711_p3);

assign sel_tmp4_fu_2733_p2 = ((tmp_125_fu_2643_p1 == 2'd2) ? 1'b1 : 1'b0);

assign sel_tmp_fu_2705_p2 = ((tmp_125_fu_2643_p1 == 2'd0) ? 1'b1 : 1'b0);

assign size_V_fu_1388_p1 = alloc_size[15:0];

assign storemerge_fu_2219_p3 = ((tmp_22_reg_3201[0:0] === 1'b1) ? p_Result_5_fu_2209_p4 : r_V_15_fu_2193_p2);

assign tmp27_fu_2415_p2 = (p_2_fu_2361_p2 & group_tree_V_load_ph_fu_2343_p3);

assign tmp_100_fu_1663_p1 = p_Val2_4_reg_932[0:0];

assign tmp_101_fu_2339_p0 = reg_972;

assign tmp_101_fu_2339_p1 = tmp_101_fu_2339_p0[0:0];

assign tmp_102_fu_2351_p1 = group_tree_mask_V_q0[3:0];

assign tmp_104_fu_2477_p1 = grp_fu_1356_p2;

assign tmp_104_fu_2477_p3 = tmp_104_fu_2477_p1[32'd3];

assign tmp_105_fu_2515_p1 = tmp_54_fu_2509_p2[12:0];

assign tmp_107_fu_2124_p1 = p_03587_3_reg_1044[0:0];

assign tmp_10_fu_1540_p3 = ((tmp_26_fu_1496_p3[0:0] === 1'b1) ? tmp_27_fu_1532_p1 : tmp_35_fu_1536_p1);

assign tmp_113_fu_2175_p4 = {{p_Val2_12_reg_1034[10:1]}};

assign tmp_115_fu_1743_p3 = p_Repl2_7_fu_1737_p2[32'd3];

assign tmp_116_fu_2933_p1 = mark_mask_V_q0[1:0];

assign tmp_117_fu_2943_p0 = reg_972;

assign tmp_117_fu_2943_p1 = tmp_117_fu_2943_p0[0:0];

assign tmp_118_fu_2961_p1 = group_tree_V_load_6_s_fu_2947_p3[1:0];

assign tmp_119_fu_1751_p1 = reg_972[1:0];

assign tmp_11_fu_2256_p2 = (64'd0 - buddy_tree_V_load_2_s_reg_1201);

assign tmp_120_fu_1765_p3 = reg_972[32'd2];

assign tmp_121_fu_2617_p3 = p_14_reg_1241[32'd3];

assign tmp_122_fu_2189_p1 = rhs_V_3_reg_1076[1:0];

assign tmp_124_fu_1813_p1 = p_03583_2_in_reg_944[0:0];

assign tmp_125_fu_2643_p1 = cnt_1_fu_318[1:0];

assign tmp_126_fu_2657_p3 = cnt_1_fu_318[32'd2];

assign tmp_127_fu_2805_p1 = p_14_reg_1241[0:0];

always @ (*) begin
    tmp_129_fu_3051_p4 = buddy_tree_V_0_q1;
    tmp_129_fu_3051_p4[i_assign_3_fu_3047_p1] = |(1'd0);
end

assign tmp_12_fu_1864_p2 = ($signed(4'd9) + $signed(ans_V_reg_3170));

always @ (*) begin
    tmp_130_fu_3080_p4 = buddy_tree_V_1_q1;
    tmp_130_fu_3080_p4[i_assign_3_1_fu_3076_p1] = |(1'd0);
end

assign tmp_132_fu_2785_p1 = p_15_reg_1251[0:0];

assign tmp_13_fu_2273_p2 = ((tmp_V_1_reg_3566 == 64'd0) ? 1'b1 : 1'b0);

assign tmp_14_cast_fu_1504_p1 = r_V_25_fu_1491_p2;

assign tmp_14_fu_1449_p1 = addr_layer_map_V_q0[0:0];

assign tmp_15_cast_fu_1508_p1 = free_target_V_reg_3116;

assign tmp_15_fu_1873_p2 = tmp_27_cast_fu_1861_p1 << tmp_31_cast_fu_1869_p1;

assign tmp_16_cast_fu_1517_p1 = tmp_4_fu_1511_p2;

assign tmp_16_fu_1883_p2 = (tmp_10_reg_3235 - r_V_fu_1879_p1);

assign tmp_17_fu_1553_p1 = r_V_1_fu_1548_p2;

assign tmp_18_fu_1888_p1 = shift_constant_V_q0;

assign tmp_19_fu_1907_p1 = r_V_3_fu_1901_p2;

assign tmp_20_fu_1595_p1 = p_Result_9_fu_1586_p4;

assign tmp_21_fu_1995_p2 = ((rec_bits_V_3_fu_1983_p1 == 2'd3) ? 1'b1 : 1'b0);

assign tmp_23_fu_2001_p2 = (tmp_79_fu_1987_p3 & tmp_21_fu_1995_p2);

assign tmp_24_fu_1633_p2 = ((now1_V_1_fu_1627_p2 == 4'd0) ? 1'b1 : 1'b0);

assign tmp_25_fu_2327_p1 = r_V_5_fu_2321_p2;

assign tmp_26_fu_1496_p3 = r_V_25_fu_1491_p2[32'd3];

assign tmp_27_cast_fu_1861_p1 = addr_tree_map_V_load_reg_3206;

assign tmp_27_fu_1532_p1 = tmp_8_fu_1521_p2[12:0];

assign tmp_28_fu_2017_p1 = p_03563_1_in_fu_2007_p4;

assign tmp_30_fu_2027_p1 = loc_tree_V_fu_2021_p2;

assign tmp_31_cast_fu_1869_p1 = tmp_12_fu_1864_p2;

assign tmp_31_fu_2037_p1 = $signed(op2_assign_s_fu_2031_p2);

assign tmp_32_fu_2057_p1 = p_Result_12_reg_3462;

assign tmp_33_cast_fu_2278_p1 = grp_fu_1356_p2;

assign tmp_33_fu_1667_p2 = (tmp_99_fu_1655_p3 & tmp_100_fu_1663_p1);

assign tmp_34_cast_fu_2282_p0 = reg_972;

assign tmp_34_cast_fu_2282_p1 = tmp_34_cast_fu_2282_p0;

assign tmp_34_fu_1673_p1 = tmp_33_fu_1667_p2;

assign tmp_35_fu_1536_p1 = tmp_7_fu_1527_p2[12:0];

assign tmp_36_fu_1677_p1 = loc1_V_reg_3260;

assign tmp_37_fu_1686_p1 = $signed(op2_assign_8_fu_1680_p2);

assign tmp_38_fu_1697_p2 = (tmp_37_fu_1686_p1 | buddy_tree_V_load_4_s_fu_1690_p3);

assign tmp_39_fu_2286_p2 = tmp_34_cast_fu_2282_p1 << tmp_33_cast_fu_2278_p1;

assign tmp_40_fu_2373_p2 = ((TMP_1_V_1_fu_2367_p2 == 4'd8) ? 1'b1 : 1'b0);

assign tmp_41_fu_2379_p2 = ((TMP_1_V_1_fu_2367_p2 == 4'd2) ? 1'b1 : 1'b0);

assign tmp_42_fu_2385_p2 = ((TMP_1_V_1_fu_2367_p2 == 4'd4) ? 1'b1 : 1'b0);

assign tmp_43_fu_2440_p3 = ((tmp_42_reg_3646[0:0] === 1'b1) ? 2'd2 : 2'd1);

assign tmp_44_fu_2447_p2 = (tmp_42_reg_3646 | tmp_41_reg_3641);

assign tmp_45_fu_2451_p3 = ((tmp_44_fu_2447_p2[0:0] === 1'b1) ? tmp_43_fu_2440_p3 : tmp_51_cast_fu_2433_p3);

assign tmp_46_fu_2395_p2 = ($signed(4'd9) + $signed(p_6_reg_1086));

assign tmp_47_fu_2405_p2 = tmp_65_cast_fu_2391_p1 << tmp_73_cast_fu_2401_p1;

assign tmp_48_fu_2463_p1 = shift_constant_V_loa_reg_3657;

assign tmp_49_fu_2466_p2 = (r_V_9_reg_3652 + loc_tree_V_1_fu_2459_p1);

assign tmp_4_fu_1511_p2 = ($signed(4'd0) - $signed(r_V_25_fu_1491_p2));

assign tmp_50_fu_2485_p0 = grp_fu_1356_p2;

assign tmp_50_fu_2485_p1 = tmp_50_fu_2485_p0;

assign tmp_51_cast_fu_2433_p3 = ((tmp_40_reg_3636[0:0] === 1'b1) ? 2'd3 : 2'd0);

assign tmp_51_fu_2489_p1 = new_loc1_V_fu_2471_p2;

assign tmp_52_fu_2493_p1 = grp_fu_1356_p2;

assign tmp_52_fu_2493_p2 = ($signed(4'd0) - $signed(tmp_52_fu_2493_p1));

assign tmp_53_fu_2503_p2 = new_loc1_V_fu_2471_p2 >> tmp_85_cast_fu_2499_p1;

assign tmp_54_fu_2509_p2 = tmp_51_fu_2489_p1 << tmp_50_fu_2485_p1;

assign tmp_55_fu_2421_p2 = (tmp_102_fu_2351_p1 & tmp27_fu_2415_p2);

assign tmp_56_fu_2427_p2 = (tmp_55_fu_2421_p2 ^ group_tree_V_load_ph_fu_2343_p3);

assign tmp_57_fu_1712_p1 = p_Result_10_fu_1703_p4;

assign tmp_58_fu_1725_p2 = ((rec_bits_V_1_fu_1721_p1 == 2'd3) ? 1'b1 : 1'b0);

assign tmp_59_fu_2313_p2 = (buddy_tree_V_load_5_s_fu_2306_p3 & TMP_0_V_5_fu_2301_p2);

assign tmp_60_fu_2076_p2 = ((p_Val2_3_reg_1056 == 2'd3) ? 1'b1 : 1'b0);

assign tmp_61_fu_2088_p2 = (tmp_60_fu_2076_p2 & not_s_fu_2082_p2);

assign tmp_62_fu_2110_p1 = p_Val2_12_reg_1034;

assign tmp_63_fu_2120_p1 = $signed(op2_assign_1_fu_2114_p2);

assign tmp_64_fu_2136_p2 = (tmp_63_fu_2120_p1 | buddy_tree_V_load_7_s_fu_2128_p3);

assign tmp_65_cast_fu_2391_p0 = reg_972;

assign tmp_65_cast_fu_2391_p1 = tmp_65_cast_fu_2391_p0;

assign tmp_65_fu_2537_p2 = (op2_assign_fu_2532_p2 & buddy_tree_V_1_q0);

assign tmp_66_fu_2552_p1 = p_12_reg_1211;

assign tmp_67_fu_2156_p1 = p_Result_13_fu_2146_p4;

assign tmp_68_fu_2185_p1 = tmp_113_fu_2175_p4;

assign tmp_69_fu_2606_p1 = p_11_reg_1230;

assign tmp_6_fu_1433_p2 = ((cmd_fu_314 == 8'd3) ? 1'b1 : 1'b0);

assign tmp_70_fu_1931_p1 = addr_tree_map_V_load_reg_3206[0:0];

assign tmp_71_fu_2955_p2 = (tmp_116_fu_2933_p1 ^ 2'd3);

assign tmp_72_fu_2637_p2 = (rev_fu_2625_p2 | op2_assign_7_fu_2631_p2);

assign tmp_73_cast_fu_2401_p1 = tmp_46_fu_2395_p2;

assign tmp_73_fu_1793_p4 = {{reg_972[3:2]}};

assign tmp_74_fu_1781_p4 = {{reg_972[3:2]}};

assign tmp_76_fu_2236_p1 = p_6_reg_1086[0:0];

assign tmp_77_fu_1833_p1 = p_Repl2_s_reg_3315;

assign tmp_78_fu_2984_p2 = ((p_03583_1_reg_1271 == 3'd0) ? 1'b1 : 1'b0);

assign tmp_79_fu_1987_p3 = now1_V_2_fu_1977_p2[32'd3];

assign tmp_7_fu_1527_p2 = free_target_V_reg_3116 >> tmp_14_cast_fu_1504_p1;

assign tmp_80_fu_2673_p4 = {{cnt_1_fu_318[3:2]}};

assign tmp_81_fu_2685_p4 = {{cnt_1_fu_318[3:2]}};

assign tmp_82_fu_2747_p1 = loc2_V_fu_326;

assign tmp_83_fu_3072_p1 = loc1_V_7_1_fu_3062_p4;

assign tmp_84_fu_2779_p2 = ((p_15_reg_1251 == 4'd0) ? 1'b1 : 1'b0);

assign tmp_85_cast_fu_2499_p1 = tmp_52_fu_2493_p2;

assign tmp_85_fu_2904_p1 = op2_assign_6_fu_2898_p2;

assign tmp_86_fu_2914_p1 = op2_assign_7_reg_3752;

assign tmp_8_fu_1521_p2 = tmp_15_cast_fu_1508_p1 << tmp_16_cast_fu_1517_p1;

assign tmp_94_fu_2065_p1 = p_03535_4_reg_1024[3:0];

assign tmp_97_fu_1623_p1 = p_03587_1_in_reg_923[0:0];

assign tmp_99_fu_1655_p3 = p_Val2_4_reg_932[32'd1];

assign tmp_9_fu_1439_p1 = free_target_V_reg_3116;

assign tmp_V_1_fu_2262_p2 = (tmp_11_fu_2256_p2 & buddy_tree_V_load_2_s_reg_1201);

assign tmp_V_4_fu_2071_p1 = tmp_94_fu_2065_p1;

assign tmp_V_fu_1582_p1 = $signed(val_assign_2_fu_1576_p2);

assign tmp_fu_1412_p2 = ((cmd_fu_314 == 8'd2) ? 1'b1 : 1'b0);

assign tmp_s_fu_1418_p2 = ((size_V_reg_3111 == 16'd1) ? 1'b1 : 1'b0);

assign tmp_size_V_fu_1396_p2 = ($signed(16'd65535) + $signed(size_V_fu_1388_p1));

assign val_assign_2_fu_1576_p2 = 32'd1 << i_assign_fu_1562_p1;

always @ (posedge ap_clk) begin
    newIndex2_reg_3185[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    loc1_V_10_reg_3224[12:8] <= 5'b00000;
    loc1_V_9_cast_cast_reg_3230[10:8] <= 3'b000;
    loc1_V_11_reg_3265[12] <= 1'b0;
    newIndex_reg_3284[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    p_Repl2_s_reg_3315[0] <= 1'b0;
    newIndex15_reg_3357[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    newIndex8_reg_3396[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
    tmp_V_4_reg_3473[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    newIndex11_reg_3481[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    p_7_cast_reg_3523[63:16] <= 48'b000000000000000000000000000000000000000000000000;
    p_8_reg_3528[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    newIndex4_reg_3538[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    p_9_reg_3574[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    newIndex6_reg_3606[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
    newIndex13_reg_3732[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
    newIndex17_reg_3767[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    newIndex23_reg_3792[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    newIndex19_reg_3832[63:2] <= 62'b00000000000000000000000000000000000000000000000000000000000000;
    newIndex21_reg_3842[63:2] <= 62'b00000000000000000000000000000000000000000000000000000000000000;
    p_Val2_12_reg_1034[10:8] <= 3'b000;
    loc2_V_fu_326[0] <= 1'b0;
    loc1_V_7_fu_330[12:7] <= 6'b000000;
end

endmodule //HTA128_theta
