

================================================================
== Vivado HLS Report for 'correlateTop'
================================================================
* Date:           Wed Mar 13 17:38:57 2019

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        correlator
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.13|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    5|    5|    2|    2| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 2, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 

* FSM state operations: 

 <State 1> : 0.00ns
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%currentState_load = load i1* @currentState, align 1" [correlator.cpp:53]
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "br i1 %currentState_load, label %2, label %0" [correlator.cpp:59]

 <State 2> : 1.43ns
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%phaseClass_V_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %phaseClass_V)"
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%start_V_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %start_V)"
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "br i1 %start_V_read, label %1, label %._crit_edge52" [correlator.cpp:61]
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "store i1 false, i1* @loadCountPhase0_V, align 1" [correlator.cpp:62]
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "store i1 true, i1* @currentState, align 1" [correlator.cpp:64]
ST_2 : Operation 14 [2/2] (0.00ns)   --->   "%empty = call { i32, i1 } @_ssdm_op_Read.axis.volatile.i32P.i1P(i32* %i_data_data_V, i1* %i_data_last_V)"   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_i = zext i4 %phaseClass_V_read to i64" [correlator.cpp:95->correlator.cpp:71]
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%cor_phaseArray_phase = getelementptr [16 x i16]* @cor_phaseArray_phase_8, i64 0, i64 %tmp_i" [correlator.cpp:95->correlator.cpp:71]
ST_2 : Operation 17 [2/2] (1.42ns)   --->   "%cor_phaseArray_phase_1 = load i16* %cor_phaseArray_phase, align 4" [correlator.cpp:95->correlator.cpp:71]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%cor_phaseArray_phase_2 = getelementptr [16 x i16]* @cor_phaseArray_phase_9, i64 0, i64 %tmp_i" [correlator.cpp:95->correlator.cpp:71]
ST_2 : Operation 19 [2/2] (1.42ns)   --->   "%cor_phaseArray_phase_3 = load i16* %cor_phaseArray_phase_2, align 2" [correlator.cpp:95->correlator.cpp:71]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%cor_phaseArray_phase_4 = getelementptr [16 x i16]* @cor_phaseArray_phase_10, i64 0, i64 %tmp_i" [correlator.cpp:95->correlator.cpp:71]
ST_2 : Operation 21 [2/2] (1.42ns)   --->   "%cor_phaseArray_phase_5 = load i16* %cor_phaseArray_phase_4, align 8" [correlator.cpp:95->correlator.cpp:71]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%cor_phaseArray_phase_6 = getelementptr [16 x i16]* @cor_phaseArray_phase_11, i64 0, i64 %tmp_i" [correlator.cpp:95->correlator.cpp:71]
ST_2 : Operation 23 [2/2] (1.42ns)   --->   "%cor_phaseArray_phase_7 = load i16* %cor_phaseArray_phase_6, align 2" [correlator.cpp:95->correlator.cpp:71]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%cor_phaseArray_phase_8 = getelementptr [16 x i16]* @cor_phaseArray_phase_12, i64 0, i64 %tmp_i" [correlator.cpp:95->correlator.cpp:71]
ST_2 : Operation 25 [2/2] (1.42ns)   --->   "%cor_phaseArray_phase_9 = load i16* %cor_phaseArray_phase_8, align 4" [correlator.cpp:95->correlator.cpp:71]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%cor_phaseArray_phase_10 = getelementptr [16 x i16]* @cor_phaseArray_phase, i64 0, i64 %tmp_i" [correlator.cpp:95->correlator.cpp:71]
ST_2 : Operation 27 [2/2] (1.42ns)   --->   "%cor_phaseArray_phase_11 = load i16* %cor_phaseArray_phase_10, align 2" [correlator.cpp:95->correlator.cpp:71]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%cor_phaseArray_phase_12 = getelementptr [16 x i16]* @cor_phaseArray_phase_1, i64 0, i64 %tmp_i" [correlator.cpp:95->correlator.cpp:71]
ST_2 : Operation 29 [2/2] (1.42ns)   --->   "%cor_phaseArray_phase_13 = load i16* %cor_phaseArray_phase_12, align 16" [correlator.cpp:95->correlator.cpp:71]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%cor_phaseArray_phase_14 = getelementptr [16 x i16]* @cor_phaseArray_phase_2, i64 0, i64 %tmp_i" [correlator.cpp:95->correlator.cpp:71]
ST_2 : Operation 31 [2/2] (1.42ns)   --->   "%cor_phaseArray_phase_15 = load i16* %cor_phaseArray_phase_14, align 2" [correlator.cpp:95->correlator.cpp:71]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%cor_phaseArray_phase_16 = getelementptr [16 x i16]* @cor_phaseArray_phase_3, i64 0, i64 %tmp_i" [correlator.cpp:95->correlator.cpp:71]
ST_2 : Operation 33 [2/2] (1.42ns)   --->   "%cor_phaseArray_phase_17 = load i16* %cor_phaseArray_phase_16, align 4" [correlator.cpp:95->correlator.cpp:71]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%cor_phaseArray_phase_18 = getelementptr [16 x i16]* @cor_phaseArray_phase_4, i64 0, i64 %tmp_i" [correlator.cpp:95->correlator.cpp:71]
ST_2 : Operation 35 [2/2] (1.42ns)   --->   "%cor_phaseArray_phase_19 = load i16* %cor_phaseArray_phase_18, align 2" [correlator.cpp:95->correlator.cpp:71]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%cor_phaseArray_phase_20 = getelementptr [16 x i16]* @cor_phaseArray_phase_5, i64 0, i64 %tmp_i" [correlator.cpp:95->correlator.cpp:71]
ST_2 : Operation 37 [2/2] (1.42ns)   --->   "%cor_phaseArray_phase_21 = load i16* %cor_phaseArray_phase_20, align 8" [correlator.cpp:95->correlator.cpp:71]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%cor_phaseArray_phase_22 = getelementptr [16 x i16]* @cor_phaseArray_phase_6, i64 0, i64 %tmp_i" [correlator.cpp:95->correlator.cpp:71]
ST_2 : Operation 39 [2/2] (1.42ns)   --->   "%cor_phaseArray_phase_23 = load i16* %cor_phaseArray_phase_22, align 2" [correlator.cpp:95->correlator.cpp:71]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%cor_phaseArray_phase_24 = getelementptr [16 x i16]* @cor_phaseArray_phase_7, i64 0, i64 %tmp_i" [correlator.cpp:95->correlator.cpp:71]
ST_2 : Operation 41 [2/2] (1.42ns)   --->   "%cor_phaseArray_phase_25 = load i16* %cor_phaseArray_phase_24, align 4" [correlator.cpp:95->correlator.cpp:71]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%cor_phaseArray_phase_26 = getelementptr [16 x i16]* @cor_phaseArray_phase_13, i64 0, i64 %tmp_i" [correlator.cpp:95->correlator.cpp:71]
ST_2 : Operation 43 [2/2] (1.42ns)   --->   "%cor_phaseArray_phase_27 = load i16* %cor_phaseArray_phase_26, align 2" [correlator.cpp:95->correlator.cpp:71]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%cor_phaseArray_phase_28 = getelementptr [16 x i16]* @cor_phaseArray_phase_14, i64 0, i64 %tmp_i" [correlator.cpp:95->correlator.cpp:71]
ST_2 : Operation 45 [2/2] (1.42ns)   --->   "%cor_phaseArray_phase_29 = load i16* %cor_phaseArray_phase_28, align 16" [correlator.cpp:95->correlator.cpp:71]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%cor_phaseArray_loadC = getelementptr [16 x i32]* @cor_phaseArray_loadC, i64 0, i64 %tmp_i" [correlator.cpp:100->correlator.cpp:71]
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "store i1 true, i1* @currentState, align 1" [correlator.cpp:84]

 <State 3> : 8.00ns
ST_3 : Operation 48 [1/2] (0.00ns)   --->   "%empty = call { i32, i1 } @_ssdm_op_Read.axis.volatile.i32P.i1P(i32* %i_data_data_V, i1* %i_data_last_V)"   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%p_Val2_s = extractvalue { i32, i1 } %empty, 0"
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%i_data_last_V_tmp = extractvalue { i32, i1 } %empty, 1"
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_1 = trunc i32 %p_Val2_s to i16" [correlator.cpp:70]
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "store i16 %tmp_1, i16* @newVal_V, align 2" [correlator.cpp:70]
ST_3 : Operation 53 [1/2] (1.42ns)   --->   "%cor_phaseArray_phase_1 = load i16* %cor_phaseArray_phase, align 4" [correlator.cpp:95->correlator.cpp:71]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 54 [1/2] (1.42ns)   --->   "%cor_phaseArray_phase_3 = load i16* %cor_phaseArray_phase_2, align 2" [correlator.cpp:95->correlator.cpp:71]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 55 [1/1] (1.42ns)   --->   "store i16 %cor_phaseArray_phase_3, i16* %cor_phaseArray_phase, align 4" [correlator.cpp:95->correlator.cpp:71]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 56 [1/2] (1.42ns)   --->   "%cor_phaseArray_phase_5 = load i16* %cor_phaseArray_phase_4, align 8" [correlator.cpp:95->correlator.cpp:71]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 57 [1/1] (1.42ns)   --->   "store i16 %cor_phaseArray_phase_5, i16* %cor_phaseArray_phase_2, align 2" [correlator.cpp:95->correlator.cpp:71]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 58 [1/2] (1.42ns)   --->   "%cor_phaseArray_phase_7 = load i16* %cor_phaseArray_phase_6, align 2" [correlator.cpp:95->correlator.cpp:71]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 59 [1/1] (1.42ns)   --->   "store i16 %cor_phaseArray_phase_7, i16* %cor_phaseArray_phase_4, align 8" [correlator.cpp:95->correlator.cpp:71]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 60 [1/2] (1.42ns)   --->   "%cor_phaseArray_phase_9 = load i16* %cor_phaseArray_phase_8, align 4" [correlator.cpp:95->correlator.cpp:71]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 61 [1/1] (1.42ns)   --->   "store i16 %cor_phaseArray_phase_9, i16* %cor_phaseArray_phase_6, align 2" [correlator.cpp:95->correlator.cpp:71]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 62 [1/2] (1.42ns)   --->   "%cor_phaseArray_phase_11 = load i16* %cor_phaseArray_phase_10, align 2" [correlator.cpp:95->correlator.cpp:71]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 63 [1/1] (1.42ns)   --->   "store i16 %cor_phaseArray_phase_11, i16* %cor_phaseArray_phase_8, align 4" [correlator.cpp:95->correlator.cpp:71]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 64 [1/2] (1.42ns)   --->   "%cor_phaseArray_phase_13 = load i16* %cor_phaseArray_phase_12, align 16" [correlator.cpp:95->correlator.cpp:71]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 65 [1/1] (1.42ns)   --->   "store i16 %cor_phaseArray_phase_13, i16* %cor_phaseArray_phase_10, align 2" [correlator.cpp:95->correlator.cpp:71]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 66 [1/2] (1.42ns)   --->   "%cor_phaseArray_phase_15 = load i16* %cor_phaseArray_phase_14, align 2" [correlator.cpp:95->correlator.cpp:71]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 67 [1/1] (1.42ns)   --->   "store i16 %cor_phaseArray_phase_15, i16* %cor_phaseArray_phase_12, align 16" [correlator.cpp:95->correlator.cpp:71]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 68 [1/2] (1.42ns)   --->   "%cor_phaseArray_phase_17 = load i16* %cor_phaseArray_phase_16, align 4" [correlator.cpp:95->correlator.cpp:71]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 69 [1/1] (1.42ns)   --->   "store i16 %cor_phaseArray_phase_17, i16* %cor_phaseArray_phase_14, align 2" [correlator.cpp:95->correlator.cpp:71]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 70 [1/2] (1.42ns)   --->   "%cor_phaseArray_phase_19 = load i16* %cor_phaseArray_phase_18, align 2" [correlator.cpp:95->correlator.cpp:71]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 71 [1/1] (1.42ns)   --->   "store i16 %cor_phaseArray_phase_19, i16* %cor_phaseArray_phase_16, align 4" [correlator.cpp:95->correlator.cpp:71]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 72 [1/2] (1.42ns)   --->   "%cor_phaseArray_phase_21 = load i16* %cor_phaseArray_phase_20, align 8" [correlator.cpp:95->correlator.cpp:71]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 73 [1/1] (1.42ns)   --->   "store i16 %cor_phaseArray_phase_21, i16* %cor_phaseArray_phase_18, align 2" [correlator.cpp:95->correlator.cpp:71]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 74 [1/2] (1.42ns)   --->   "%cor_phaseArray_phase_23 = load i16* %cor_phaseArray_phase_22, align 2" [correlator.cpp:95->correlator.cpp:71]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 75 [1/1] (1.42ns)   --->   "store i16 %cor_phaseArray_phase_23, i16* %cor_phaseArray_phase_20, align 8" [correlator.cpp:95->correlator.cpp:71]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 76 [1/2] (1.42ns)   --->   "%cor_phaseArray_phase_25 = load i16* %cor_phaseArray_phase_24, align 4" [correlator.cpp:95->correlator.cpp:71]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 77 [1/1] (1.42ns)   --->   "store i16 %cor_phaseArray_phase_25, i16* %cor_phaseArray_phase_22, align 2" [correlator.cpp:95->correlator.cpp:71]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 78 [1/2] (1.42ns)   --->   "%cor_phaseArray_phase_27 = load i16* %cor_phaseArray_phase_26, align 2" [correlator.cpp:95->correlator.cpp:71]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 79 [1/1] (1.42ns)   --->   "store i16 %cor_phaseArray_phase_27, i16* %cor_phaseArray_phase_24, align 4" [correlator.cpp:95->correlator.cpp:71]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 80 [1/2] (1.42ns)   --->   "%cor_phaseArray_phase_29 = load i16* %cor_phaseArray_phase_28, align 16" [correlator.cpp:95->correlator.cpp:71]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 81 [1/1] (1.42ns)   --->   "store i16 %cor_phaseArray_phase_29, i16* %cor_phaseArray_phase_26, align 2" [correlator.cpp:95->correlator.cpp:71]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 82 [1/1] (1.42ns)   --->   "store i16 %tmp_1, i16* %cor_phaseArray_phase_28, align 16" [correlator.cpp:99->correlator.cpp:71]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 83 [1/1] (1.48ns)   --->   "%tmp = add i16 %cor_phaseArray_phase_25, %cor_phaseArray_phase_23" [correlator.cpp:110->correlator.cpp:72]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp1 = add i16 %cor_phaseArray_phase_15, %cor_phaseArray_phase_19" [correlator.cpp:110->correlator.cpp:72]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.27> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 85 [1/1] (2.54ns) (root node of TernaryAdder)   --->   "%tmp2 = add i16 %tmp, %tmp1" [correlator.cpp:110->correlator.cpp:72]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.27> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 86 [1/1] (1.48ns)   --->   "%tmp3 = add i16 %cor_phaseArray_phase_13, %cor_phaseArray_phase_11" [correlator.cpp:110->correlator.cpp:72]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (1.48ns)   --->   "%tmp4 = add i16 %cor_phaseArray_phase_29, %cor_phaseArray_phase_9" [correlator.cpp:110->correlator.cpp:72]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp5 = add i16 %tmp3, %tmp4" [correlator.cpp:110->correlator.cpp:72]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.27> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 89 [1/1] (2.54ns) (root node of TernaryAdder)   --->   "%p_Val2_5_2_i = add i16 %tmp2, %tmp5" [correlator.cpp:110->correlator.cpp:72]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.27> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 90 [1/1] (1.48ns)   --->   "%tmp6 = add i16 %cor_phaseArray_phase_27, %cor_phaseArray_phase_21" [correlator.cpp:112->correlator.cpp:72]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp7 = add i16 %cor_phaseArray_phase_7, %cor_phaseArray_phase_17" [correlator.cpp:112->correlator.cpp:72]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.27> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 92 [1/1] (2.54ns) (root node of TernaryAdder)   --->   "%tmp8 = add i16 %tmp6, %tmp7" [correlator.cpp:112->correlator.cpp:72]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.27> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 93 [1/1] (1.48ns)   --->   "%tmp9 = add i16 %cor_phaseArray_phase_5, %cor_phaseArray_phase_3" [correlator.cpp:112->correlator.cpp:72]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (1.48ns)   --->   "%tmp10 = add i16 %tmp_1, %cor_phaseArray_phase_1" [correlator.cpp:112->correlator.cpp:72]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 95 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp11 = add i16 %tmp9, %tmp10" [correlator.cpp:112->correlator.cpp:72]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.27> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 96 [1/1] (2.54ns) (root node of TernaryAdder)   --->   "%p_Val2_2_5_i = add i16 %tmp8, %tmp11" [correlator.cpp:112->correlator.cpp:72]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.27> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

 <State 4> : 8.13ns
ST_4 : Operation 97 [2/2] (1.42ns)   --->   "%cor_phaseArray_load = load i32* %cor_phaseArray_loadC, align 4" [correlator.cpp:100->correlator.cpp:71]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 98 [1/1] (1.49ns)   --->   "%tmp_4_i = icmp sgt i16 %p_Val2_5_2_i, %p_Val2_2_5_i" [correlator.cpp:116->correlator.cpp:72]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 99 [1/1] (1.48ns)   --->   "%p_Val2_9_i = sub i16 %p_Val2_2_5_i, %p_Val2_5_2_i" [correlator.cpp:119->correlator.cpp:72]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 100 [1/1] (1.48ns)   --->   "%p_Val2_8_i = sub i16 %p_Val2_5_2_i, %p_Val2_2_5_i" [correlator.cpp:117->correlator.cpp:72]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 101 [1/1] (0.84ns)   --->   "%tmp_i_4 = select i1 %tmp_4_i, i16 %p_Val2_8_i, i16 %p_Val2_9_i" [correlator.cpp:116->correlator.cpp:72]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%OP1_V_cast = sext i16 %tmp_i_4 to i21" [correlator.cpp:121->correlator.cpp:72]
ST_4 : Operation 103 [1/1] (5.79ns)   --->   "%p_Val2_1 = mul i21 %OP1_V_cast, %OP1_V_cast" [correlator.cpp:121->correlator.cpp:72]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%res_V = call i16 @_ssdm_op_PartSelect.i16.i21.i32.i32(i21 %p_Val2_1, i32 5, i32 20)" [correlator.cpp:121->correlator.cpp:72]

 <State 5> : 4.63ns
ST_5 : Operation 105 [1/2] (1.42ns)   --->   "%cor_phaseArray_load = load i32* %cor_phaseArray_loadC, align 4" [correlator.cpp:100->correlator.cpp:71]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 106 [1/1] (1.78ns)   --->   "%tmp_8_i = add nsw i32 32, %cor_phaseArray_load" [correlator.cpp:100->correlator.cpp:71]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 107 [1/1] (1.42ns)   --->   "store i32 %tmp_8_i, i32* %cor_phaseArray_loadC, align 4" [correlator.cpp:100->correlator.cpp:71]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 108 [1/1] (1.49ns)   --->   "%tmp_2 = icmp slt i16 %res_V, 8000" [correlator.cpp:75]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 109 [1/1] (0.84ns)   --->   "%o_data_data_V_tmp = select i1 %tmp_2, i32 0, i32 %tmp_8_i" [correlator.cpp:75]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 110 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i1P(i32* %o_data_data_V, i1* %o_data_last_V, i32 %o_data_data_V_tmp, i1 %i_data_last_V_tmp)" [correlator.cpp:75]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

 <State 6> : 0.00ns
ST_6 : Operation 111 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %i_data_data_V), !map !79"
ST_6 : Operation 112 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %i_data_last_V), !map !83"
ST_6 : Operation 113 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %o_data_data_V), !map !87"
ST_6 : Operation 114 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %o_data_last_V), !map !91"
ST_6 : Operation 115 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %start_V), !map !95"
ST_6 : Operation 116 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4 %phaseClass_V), !map !101"
ST_6 : Operation 117 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([13 x i8]* @correlateTop_str) nounwind"
ST_6 : Operation 118 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %o_data_data_V, i1* %o_data_last_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str2, i32 0, i32 1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind" [correlator.cpp:12]
ST_6 : Operation 119 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %i_data_data_V, i1* %i_data_last_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str2, i32 0, i32 1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind" [correlator.cpp:13]
ST_6 : Operation 120 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind" [correlator.cpp:14]
ST_6 : Operation 121 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str3) nounwind" [correlator.cpp:17]
ST_6 : Operation 122 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i16* @newVal_V, i32 1, [1 x i8]* @p_str3) nounwind" [correlator.cpp:26]
ST_6 : Operation 123 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i1* @loadCountPhase0_V, i32 1, [1 x i8]* @p_str3) nounwind" [correlator.cpp:39]
ST_6 : Operation 124 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i32 1, [1 x i8]* @p_str3) nounwind" [correlator.cpp:45]
ST_6 : Operation 125 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i32 1, [1 x i8]* @p_str3) nounwind" [correlator.cpp:48]
ST_6 : Operation 126 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i1* @currentState, i32 1, [1 x i8]* @p_str3) nounwind" [correlator.cpp:53]
ST_6 : Operation 127 [1/1] (0.00ns)   --->   "br label %._crit_edge52" [correlator.cpp:65]
ST_6 : Operation 128 [1/1] (0.00ns)   --->   "br label %._crit_edge51" [correlator.cpp:66]
ST_6 : Operation 129 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i1P(i32* %o_data_data_V, i1* %o_data_last_V, i32 %o_data_data_V_tmp, i1 %i_data_last_V_tmp)" [correlator.cpp:75]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_6 : Operation 130 [1/1] (0.00ns)   --->   "br label %._crit_edge51" [correlator.cpp:86]
ST_6 : Operation 131 [1/1] (0.00ns)   --->   "ret void" [correlator.cpp:89]


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 0ns
The critical path consists of the following:

 <State 2>: 1.43ns
The critical path consists of the following:
	wire read on port 'phaseClass_V' [26]  (0 ns)
	'getelementptr' operation ('cor_phaseArray_phase_8', correlator.cpp:95->correlator.cpp:71) [72]  (0 ns)
	'load' operation ('cor_phaseArray_phase_9', correlator.cpp:95->correlator.cpp:71) on array 'cor_phaseArray_phase_12' [73]  (1.43 ns)

 <State 3>: 8ns
The critical path consists of the following:
	'load' operation ('cor_phaseArray_phase_21', correlator.cpp:95->correlator.cpp:71) on array 'cor_phaseArray_phase_5' [91]  (1.43 ns)
	'add' operation ('tmp6', correlator.cpp:112->correlator.cpp:72) [117]  (1.49 ns)
	'add' operation ('tmp8', correlator.cpp:112->correlator.cpp:72) [119]  (2.54 ns)
	'add' operation ('p_Val2_2_5_i', correlator.cpp:112->correlator.cpp:72) [123]  (2.54 ns)

 <State 4>: 8.13ns
The critical path consists of the following:
	'icmp' operation ('tmp_4_i', correlator.cpp:116->correlator.cpp:72) [124]  (1.5 ns)
	'select' operation ('tmp_i_4', correlator.cpp:116->correlator.cpp:72) [127]  (0.84 ns)
	'mul' operation ('__Val2__', correlator.cpp:121->correlator.cpp:72) [129]  (5.79 ns)

 <State 5>: 4.63ns
The critical path consists of the following:
	'load' operation ('cor_phaseArray_load', correlator.cpp:100->correlator.cpp:71) on array 'cor_phaseArray_loadC' [107]  (1.43 ns)
	'add' operation ('tmp_8_i', correlator.cpp:100->correlator.cpp:71) [108]  (1.78 ns)
	'store' operation (correlator.cpp:100->correlator.cpp:71) of variable 'tmp_8_i', correlator.cpp:100->correlator.cpp:71 on array 'cor_phaseArray_loadC' [109]  (1.43 ns)

 <State 6>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
