#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Fri Jul 14 14:16:07 2023
# Process ID: 25808
# Current directory: D:/School/cpu/proj_miniRV/proj_single_cycle
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent22680 D:\School\cpu\proj_miniRV\proj_single_cycle\proj_single_cycle.xpr
# Log file: D:/School/cpu/proj_miniRV/proj_single_cycle/vivado.log
# Journal file: D:/School/cpu/proj_miniRV/proj_single_cycle\vivado.jou
# Running On: HHR, OS: Windows, CPU Frequency: 3418 MHz, CPU Physical cores: 16, Host memory: 68476 MB
#-----------------------------------------------------------
start_gui
open_project D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.xpr
update_compile_order -fileset sources_1
set_property -dict [list \
  CONFIG.CLKOUT1_JITTER {203.457} \
  CONFIG.CLKOUT1_PHASE_ERROR {155.540} \
  CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {50} \
  CONFIG.MMCM_CLKFBOUT_MULT_F {17} \
  CONFIG.MMCM_CLKOUT0_DIVIDE_F {17} \
  CONFIG.MMCM_DIVCLK_DIVIDE {2} \
] [get_ips cpuclk]
generate_target all [get_files  D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/ip/cpuclk/cpuclk.xci]
catch { config_ip_cache -export [get_ips -all cpuclk] }
export_ip_user_files -of_objects [get_files D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/ip/cpuclk/cpuclk.xci] -no_script -sync -force -quiet
reset_run cpuclk_synth_1
launch_runs cpuclk_synth_1 -jobs 24
wait_on_run cpuclk_synth_1
export_simulation -of_objects [get_files D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/ip/cpuclk/cpuclk.xci] -directory D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.ip_user_files/sim_scripts -ip_user_files_dir D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.ip_user_files -ipstatic_source_dir D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.cache/compile_simlib/modelsim} {questa=D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.cache/compile_simlib/questa} {riviera=D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.cache/compile_simlib/riviera} {activehdl=D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 24
wait_on_run synth_1
launch_runs impl_1 -jobs 24
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 24
wait_on_run impl_1
set_property -dict [list \
  CONFIG.CLKOUT1_JITTER {272.433} \
  CONFIG.CLKOUT1_PHASE_ERROR {261.747} \
  CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {75} \
  CONFIG.MMCM_CLKFBOUT_MULT_F {33} \
  CONFIG.MMCM_CLKOUT0_DIVIDE_F {11} \
  CONFIG.MMCM_DIVCLK_DIVIDE {4} \
] [get_ips cpuclk]
generate_target all [get_files  D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/ip/cpuclk/cpuclk.xci]
catch { config_ip_cache -export [get_ips -all cpuclk] }
export_ip_user_files -of_objects [get_files D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/ip/cpuclk/cpuclk.xci] -no_script -sync -force -quiet
reset_run cpuclk_synth_1
launch_runs cpuclk_synth_1 -jobs 24
wait_on_run cpuclk_synth_1
export_simulation -of_objects [get_files D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/ip/cpuclk/cpuclk.xci] -directory D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.ip_user_files/sim_scripts -ip_user_files_dir D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.ip_user_files -ipstatic_source_dir D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.cache/compile_simlib/modelsim} {questa=D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.cache/compile_simlib/questa} {riviera=D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.cache/compile_simlib/riviera} {activehdl=D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 24
wait_on_run synth_1
launch_runs impl_1 -jobs 24
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 24
wait_on_run impl_1
set_property -dict [list \
  CONFIG.CLKOUT1_JITTER {238.418} \
  CONFIG.CLKOUT1_PHASE_ERROR {240.486} \
  CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {65} \
  CONFIG.MMCM_CLKFBOUT_MULT_F {39} \
  CONFIG.MMCM_CLKOUT0_DIVIDE_F {15} \
] [get_ips cpuclk]
generate_target all [get_files  D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/ip/cpuclk/cpuclk.xci]
catch { config_ip_cache -export [get_ips -all cpuclk] }
export_ip_user_files -of_objects [get_files D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/ip/cpuclk/cpuclk.xci] -no_script -sync -force -quiet
reset_run cpuclk_synth_1
launch_runs cpuclk_synth_1 -jobs 24
wait_on_run cpuclk_synth_1
export_simulation -of_objects [get_files D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/ip/cpuclk/cpuclk.xci] -directory D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.ip_user_files/sim_scripts -ip_user_files_dir D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.ip_user_files -ipstatic_source_dir D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.cache/compile_simlib/modelsim} {questa=D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.cache/compile_simlib/questa} {riviera=D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.cache/compile_simlib/riviera} {activehdl=D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 24
wait_on_run synth_1
launch_runs impl_1 -jobs 24
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 24
wait_on_run impl_1
set_property -dict [list \
  CONFIG.CLKOUT1_JITTER {313.062} \
  CONFIG.CLKOUT1_PHASE_ERROR {310.955} \
  CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {60} \
  CONFIG.MMCM_CLKFBOUT_MULT_F {42} \
  CONFIG.MMCM_CLKOUT0_DIVIDE_F {14} \
  CONFIG.MMCM_DIVCLK_DIVIDE {5} \
] [get_ips cpuclk]
generate_target all [get_files  D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/ip/cpuclk/cpuclk.xci]
catch { config_ip_cache -export [get_ips -all cpuclk] }
export_ip_user_files -of_objects [get_files D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/ip/cpuclk/cpuclk.xci] -no_script -sync -force -quiet
reset_run cpuclk_synth_1
launch_runs cpuclk_synth_1 -jobs 24
wait_on_run cpuclk_synth_1
export_simulation -of_objects [get_files D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/ip/cpuclk/cpuclk.xci] -directory D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.ip_user_files/sim_scripts -ip_user_files_dir D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.ip_user_files -ipstatic_source_dir D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.cache/compile_simlib/modelsim} {questa=D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.cache/compile_simlib/questa} {riviera=D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.cache/compile_simlib/riviera} {activehdl=D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 24
wait_on_run synth_1
launch_runs impl_1 -jobs 24
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 24
wait_on_run impl_1
set_property -dict [list \
  CONFIG.CLKOUT1_JITTER {291.846} \
  CONFIG.CLKOUT1_PHASE_ERROR {261.747} \
  CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {55} \
  CONFIG.MMCM_CLKFBOUT_MULT_F {33} \
  CONFIG.MMCM_CLKOUT0_DIVIDE_F {15} \
  CONFIG.MMCM_DIVCLK_DIVIDE {4} \
] [get_ips cpuclk]
generate_target all [get_files  D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/ip/cpuclk/cpuclk.xci]
catch { config_ip_cache -export [get_ips -all cpuclk] }
export_ip_user_files -of_objects [get_files D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/ip/cpuclk/cpuclk.xci] -no_script -sync -force -quiet
reset_run cpuclk_synth_1
launch_runs cpuclk_synth_1 -jobs 24
wait_on_run cpuclk_synth_1
export_simulation -of_objects [get_files D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/ip/cpuclk/cpuclk.xci] -directory D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.ip_user_files/sim_scripts -ip_user_files_dir D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.ip_user_files -ipstatic_source_dir D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.cache/compile_simlib/modelsim} {questa=D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.cache/compile_simlib/questa} {riviera=D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.cache/compile_simlib/riviera} {activehdl=D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 24
wait_on_run synth_1
launch_runs impl_1 -jobs 24
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 24
wait_on_run impl_1
set_property -dict [list \
  CONFIG.CLKOUT1_JITTER {203.457} \
  CONFIG.CLKOUT1_PHASE_ERROR {155.540} \
  CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {50} \
  CONFIG.MMCM_CLKFBOUT_MULT_F {17} \
  CONFIG.MMCM_CLKOUT0_DIVIDE_F {17} \
  CONFIG.MMCM_DIVCLK_DIVIDE {2} \
] [get_ips cpuclk]
generate_target all [get_files  D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/ip/cpuclk/cpuclk.xci]
catch { config_ip_cache -export [get_ips -all cpuclk] }
catch { [ delete_ip_run [get_ips -all cpuclk] ] }
export_ip_user_files -of_objects [get_files D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/ip/cpuclk/cpuclk.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/ip/cpuclk/cpuclk.xci]
export_simulation -of_objects [get_files D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/ip/cpuclk/cpuclk.xci] -directory D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.ip_user_files/sim_scripts -ip_user_files_dir D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.ip_user_files -ipstatic_source_dir D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.cache/compile_simlib/modelsim} {questa=D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.cache/compile_simlib/questa} {riviera=D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.cache/compile_simlib/riviera} {activehdl=D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 24
wait_on_run synth_1
launch_runs impl_1 -jobs 24
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 24
wait_on_run impl_1
