<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-tegra › timer.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>timer.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * arch/arch/mach-tegra/timer.c</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2010 Google, Inc.</span>
<span class="cm"> *</span>
<span class="cm"> * Author:</span>
<span class="cm"> *	Colin Cross &lt;ccross@google.com&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * This software is licensed under the terms of the GNU General Public</span>
<span class="cm"> * License version 2, as published by the Free Software Foundation, and</span>
<span class="cm"> * may be copied, distributed, and modified under those terms.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is distributed in the hope that it will be useful,</span>
<span class="cm"> * but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<span class="cm"> * GNU General Public License for more details.</span>
<span class="cm"> *</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/err.h&gt;</span>
<span class="cp">#include &lt;linux/time.h&gt;</span>
<span class="cp">#include &lt;linux/interrupt.h&gt;</span>
<span class="cp">#include &lt;linux/irq.h&gt;</span>
<span class="cp">#include &lt;linux/clockchips.h&gt;</span>
<span class="cp">#include &lt;linux/clocksource.h&gt;</span>
<span class="cp">#include &lt;linux/clk.h&gt;</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>

<span class="cp">#include &lt;asm/mach/time.h&gt;</span>
<span class="cp">#include &lt;asm/smp_twd.h&gt;</span>
<span class="cp">#include &lt;asm/sched_clock.h&gt;</span>

<span class="cp">#include &lt;mach/iomap.h&gt;</span>
<span class="cp">#include &lt;mach/irqs.h&gt;</span>
<span class="cp">#include &lt;mach/suspend.h&gt;</span>

<span class="cp">#include &quot;board.h&quot;</span>
<span class="cp">#include &quot;clock.h&quot;</span>

<span class="cp">#define RTC_SECONDS            0x08</span>
<span class="cp">#define RTC_SHADOW_SECONDS     0x0c</span>
<span class="cp">#define RTC_MILLISECONDS       0x10</span>

<span class="cp">#define TIMERUS_CNTR_1US 0x10</span>
<span class="cp">#define TIMERUS_USEC_CFG 0x14</span>
<span class="cp">#define TIMERUS_CNTR_FREEZE 0x4c</span>

<span class="cp">#define TIMER1_BASE 0x0</span>
<span class="cp">#define TIMER2_BASE 0x8</span>
<span class="cp">#define TIMER3_BASE 0x50</span>
<span class="cp">#define TIMER4_BASE 0x58</span>

<span class="cp">#define TIMER_PTV 0x0</span>
<span class="cp">#define TIMER_PCR 0x4</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">timer_reg_base</span> <span class="o">=</span> <span class="n">IO_ADDRESS</span><span class="p">(</span><span class="n">TEGRA_TMR1_BASE</span><span class="p">);</span>
<span class="k">static</span> <span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">rtc_base</span> <span class="o">=</span> <span class="n">IO_ADDRESS</span><span class="p">(</span><span class="n">TEGRA_RTC_BASE</span><span class="p">);</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">timespec</span> <span class="n">persistent_ts</span><span class="p">;</span>
<span class="k">static</span> <span class="n">u64</span> <span class="n">persistent_ms</span><span class="p">,</span> <span class="n">last_persistent_ms</span><span class="p">;</span>

<span class="cp">#define timer_writel(value, reg) \</span>
<span class="cp">	__raw_writel(value, timer_reg_base + (reg))</span>
<span class="cp">#define timer_readl(reg) \</span>
<span class="cp">	__raw_readl(timer_reg_base + (reg))</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">tegra_timer_set_next_event</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">cycles</span><span class="p">,</span>
					 <span class="k">struct</span> <span class="n">clock_event_device</span> <span class="o">*</span><span class="n">evt</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">reg</span><span class="p">;</span>

	<span class="n">reg</span> <span class="o">=</span> <span class="mh">0x80000000</span> <span class="o">|</span> <span class="p">((</span><span class="n">cycles</span> <span class="o">&gt;</span> <span class="mi">1</span><span class="p">)</span> <span class="o">?</span> <span class="p">(</span><span class="n">cycles</span><span class="o">-</span><span class="mi">1</span><span class="p">)</span> <span class="o">:</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">timer_writel</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">TIMER3_BASE</span> <span class="o">+</span> <span class="n">TIMER_PTV</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">tegra_timer_set_mode</span><span class="p">(</span><span class="k">enum</span> <span class="n">clock_event_mode</span> <span class="n">mode</span><span class="p">,</span>
				    <span class="k">struct</span> <span class="n">clock_event_device</span> <span class="o">*</span><span class="n">evt</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">reg</span><span class="p">;</span>

	<span class="n">timer_writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">TIMER3_BASE</span> <span class="o">+</span> <span class="n">TIMER_PTV</span><span class="p">);</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">mode</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">CLOCK_EVT_MODE_PERIODIC</span>:
		<span class="n">reg</span> <span class="o">=</span> <span class="mh">0xC0000000</span> <span class="o">|</span> <span class="p">((</span><span class="mi">1000000</span><span class="o">/</span><span class="n">HZ</span><span class="p">)</span><span class="o">-</span><span class="mi">1</span><span class="p">);</span>
		<span class="n">timer_writel</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">TIMER3_BASE</span> <span class="o">+</span> <span class="n">TIMER_PTV</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">CLOCK_EVT_MODE_ONESHOT</span>:
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">CLOCK_EVT_MODE_UNUSED</span>:
	<span class="k">case</span> <span class="n">CLOCK_EVT_MODE_SHUTDOWN</span>:
	<span class="k">case</span> <span class="n">CLOCK_EVT_MODE_RESUME</span>:
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clock_event_device</span> <span class="n">tegra_clockevent</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;timer0&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">rating</span>		<span class="o">=</span> <span class="mi">300</span><span class="p">,</span>
	<span class="p">.</span><span class="n">features</span>	<span class="o">=</span> <span class="n">CLOCK_EVT_FEAT_ONESHOT</span> <span class="o">|</span> <span class="n">CLOCK_EVT_FEAT_PERIODIC</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_next_event</span>	<span class="o">=</span> <span class="n">tegra_timer_set_next_event</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_mode</span>	<span class="o">=</span> <span class="n">tegra_timer_set_mode</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="n">u32</span> <span class="n">notrace</span> <span class="nf">tegra_read_sched_clock</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">timer_readl</span><span class="p">(</span><span class="n">TIMERUS_CNTR_1US</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * tegra_rtc_read - Reads the Tegra RTC registers</span>
<span class="cm"> * Care must be taken that this funciton is not called while the</span>
<span class="cm"> * tegra_rtc driver could be executing to avoid race conditions</span>
<span class="cm"> * on the RTC shadow register</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="n">u64</span> <span class="nf">tegra_rtc_read_ms</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">ms</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">rtc_base</span> <span class="o">+</span> <span class="n">RTC_MILLISECONDS</span><span class="p">);</span>
	<span class="n">u32</span> <span class="n">s</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">rtc_base</span> <span class="o">+</span> <span class="n">RTC_SHADOW_SECONDS</span><span class="p">);</span>
	<span class="k">return</span> <span class="p">(</span><span class="n">u64</span><span class="p">)</span><span class="n">s</span> <span class="o">*</span> <span class="n">MSEC_PER_SEC</span> <span class="o">+</span> <span class="n">ms</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * tegra_read_persistent_clock -  Return time from a persistent clock.</span>
<span class="cm"> *</span>
<span class="cm"> * Reads the time from a source which isn&#39;t disabled during PM, the</span>
<span class="cm"> * 32k sync timer.  Convert the cycles elapsed since last read into</span>
<span class="cm"> * nsecs and adds to a monotonically increasing timespec.</span>
<span class="cm"> * Care must be taken that this funciton is not called while the</span>
<span class="cm"> * tegra_rtc driver could be executing to avoid race conditions</span>
<span class="cm"> * on the RTC shadow register</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">tegra_read_persistent_clock</span><span class="p">(</span><span class="k">struct</span> <span class="n">timespec</span> <span class="o">*</span><span class="n">ts</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u64</span> <span class="n">delta</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">timespec</span> <span class="o">*</span><span class="n">tsp</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">persistent_ts</span><span class="p">;</span>

	<span class="n">last_persistent_ms</span> <span class="o">=</span> <span class="n">persistent_ms</span><span class="p">;</span>
	<span class="n">persistent_ms</span> <span class="o">=</span> <span class="n">tegra_rtc_read_ms</span><span class="p">();</span>
	<span class="n">delta</span> <span class="o">=</span> <span class="n">persistent_ms</span> <span class="o">-</span> <span class="n">last_persistent_ms</span><span class="p">;</span>

	<span class="n">timespec_add_ns</span><span class="p">(</span><span class="n">tsp</span><span class="p">,</span> <span class="n">delta</span> <span class="o">*</span> <span class="n">NSEC_PER_MSEC</span><span class="p">);</span>
	<span class="o">*</span><span class="n">ts</span> <span class="o">=</span> <span class="o">*</span><span class="n">tsp</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">irqreturn_t</span> <span class="nf">tegra_timer_interrupt</span><span class="p">(</span><span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">dev_id</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">clock_event_device</span> <span class="o">*</span><span class="n">evt</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">clock_event_device</span> <span class="o">*</span><span class="p">)</span><span class="n">dev_id</span><span class="p">;</span>
	<span class="n">timer_writel</span><span class="p">(</span><span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">30</span><span class="p">,</span> <span class="n">TIMER3_BASE</span> <span class="o">+</span> <span class="n">TIMER_PCR</span><span class="p">);</span>
	<span class="n">evt</span><span class="o">-&gt;</span><span class="n">event_handler</span><span class="p">(</span><span class="n">evt</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">IRQ_HANDLED</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">irqaction</span> <span class="n">tegra_timer_irq</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;timer0&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">IRQF_DISABLED</span> <span class="o">|</span> <span class="n">IRQF_TIMER</span> <span class="o">|</span> <span class="n">IRQF_TRIGGER_HIGH</span><span class="p">,</span>
	<span class="p">.</span><span class="n">handler</span>	<span class="o">=</span> <span class="n">tegra_timer_interrupt</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dev_id</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">tegra_clockevent</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq</span>		<span class="o">=</span> <span class="n">INT_TMR3</span><span class="p">,</span>
<span class="p">};</span>

<span class="cp">#ifdef CONFIG_HAVE_ARM_TWD</span>
<span class="k">static</span> <span class="n">DEFINE_TWD_LOCAL_TIMER</span><span class="p">(</span><span class="n">twd_local_timer</span><span class="p">,</span>
			      <span class="n">TEGRA_ARM_PERIF_BASE</span> <span class="o">+</span> <span class="mh">0x600</span><span class="p">,</span>
			      <span class="n">IRQ_LOCALTIMER</span><span class="p">);</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span> <span class="nf">tegra_twd_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">err</span> <span class="o">=</span> <span class="n">twd_local_timer_register</span><span class="p">(</span><span class="o">&amp;</span><span class="n">twd_local_timer</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">err</span><span class="p">)</span>
		<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;twd_local_timer_register failed %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">err</span><span class="p">);</span>
<span class="p">}</span>
<span class="cp">#else</span>
<span class="cp">#define tegra_twd_init()	do {} while(0)</span>
<span class="cp">#endif</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span> <span class="nf">tegra_init_timer</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">rate</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>

	<span class="n">clk</span> <span class="o">=</span> <span class="n">clk_get_sys</span><span class="p">(</span><span class="s">&quot;timer&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">IS_ERR</span><span class="p">(</span><span class="n">clk</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">pr_warn</span><span class="p">(</span><span class="s">&quot;Unable to get timer clock.&quot;</span>
			<span class="s">&quot; Assuming 12Mhz input clock.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">rate</span> <span class="o">=</span> <span class="mi">12000000</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">clk_enable</span><span class="p">(</span><span class="n">clk</span><span class="p">);</span>
		<span class="n">rate</span> <span class="o">=</span> <span class="n">clk_get_rate</span><span class="p">(</span><span class="n">clk</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/*</span>
<span class="cm">	 * rtc registers are used by read_persistent_clock, keep the rtc clock</span>
<span class="cm">	 * enabled</span>
<span class="cm">	 */</span>
	<span class="n">clk</span> <span class="o">=</span> <span class="n">clk_get_sys</span><span class="p">(</span><span class="s">&quot;rtc-tegra&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">IS_ERR</span><span class="p">(</span><span class="n">clk</span><span class="p">))</span>
		<span class="n">pr_warn</span><span class="p">(</span><span class="s">&quot;Unable to get rtc-tegra clock</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">clk_enable</span><span class="p">(</span><span class="n">clk</span><span class="p">);</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">rate</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="mi">12000000</span>:
		<span class="n">timer_writel</span><span class="p">(</span><span class="mh">0x000b</span><span class="p">,</span> <span class="n">TIMERUS_USEC_CFG</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">13000000</span>:
		<span class="n">timer_writel</span><span class="p">(</span><span class="mh">0x000c</span><span class="p">,</span> <span class="n">TIMERUS_USEC_CFG</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">19200000</span>:
		<span class="n">timer_writel</span><span class="p">(</span><span class="mh">0x045f</span><span class="p">,</span> <span class="n">TIMERUS_USEC_CFG</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">26000000</span>:
		<span class="n">timer_writel</span><span class="p">(</span><span class="mh">0x0019</span><span class="p">,</span> <span class="n">TIMERUS_USEC_CFG</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="n">WARN</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="s">&quot;Unknown clock rate&quot;</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">setup_sched_clock</span><span class="p">(</span><span class="n">tegra_read_sched_clock</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="mi">1000000</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">clocksource_mmio_init</span><span class="p">(</span><span class="n">timer_reg_base</span> <span class="o">+</span> <span class="n">TIMERUS_CNTR_1US</span><span class="p">,</span>
		<span class="s">&quot;timer_us&quot;</span><span class="p">,</span> <span class="mi">1000000</span><span class="p">,</span> <span class="mi">300</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="n">clocksource_mmio_readl_up</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;Failed to register clocksource</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">BUG</span><span class="p">();</span>
	<span class="p">}</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">setup_irq</span><span class="p">(</span><span class="n">tegra_timer_irq</span><span class="p">.</span><span class="n">irq</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">tegra_timer_irq</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;Failed to register timer IRQ: %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">ret</span><span class="p">);</span>
		<span class="n">BUG</span><span class="p">();</span>
	<span class="p">}</span>

	<span class="n">clockevents_calc_mult_shift</span><span class="p">(</span><span class="o">&amp;</span><span class="n">tegra_clockevent</span><span class="p">,</span> <span class="mi">1000000</span><span class="p">,</span> <span class="mi">5</span><span class="p">);</span>
	<span class="n">tegra_clockevent</span><span class="p">.</span><span class="n">max_delta_ns</span> <span class="o">=</span>
		<span class="n">clockevent_delta2ns</span><span class="p">(</span><span class="mh">0x1fffffff</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">tegra_clockevent</span><span class="p">);</span>
	<span class="n">tegra_clockevent</span><span class="p">.</span><span class="n">min_delta_ns</span> <span class="o">=</span>
		<span class="n">clockevent_delta2ns</span><span class="p">(</span><span class="mh">0x1</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">tegra_clockevent</span><span class="p">);</span>
	<span class="n">tegra_clockevent</span><span class="p">.</span><span class="n">cpumask</span> <span class="o">=</span> <span class="n">cpu_all_mask</span><span class="p">;</span>
	<span class="n">tegra_clockevent</span><span class="p">.</span><span class="n">irq</span> <span class="o">=</span> <span class="n">tegra_timer_irq</span><span class="p">.</span><span class="n">irq</span><span class="p">;</span>
	<span class="n">clockevents_register_device</span><span class="p">(</span><span class="o">&amp;</span><span class="n">tegra_clockevent</span><span class="p">);</span>
	<span class="n">tegra_twd_init</span><span class="p">();</span>
	<span class="n">register_persistent_clock</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="n">tegra_read_persistent_clock</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">struct</span> <span class="n">sys_timer</span> <span class="n">tegra_timer</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">init</span> <span class="o">=</span> <span class="n">tegra_init_timer</span><span class="p">,</span>
<span class="p">};</span>

<span class="cp">#ifdef CONFIG_PM</span>
<span class="k">static</span> <span class="n">u32</span> <span class="n">usec_config</span><span class="p">;</span>

<span class="kt">void</span> <span class="nf">tegra_timer_suspend</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">usec_config</span> <span class="o">=</span> <span class="n">timer_readl</span><span class="p">(</span><span class="n">TIMERUS_USEC_CFG</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">tegra_timer_resume</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">timer_writel</span><span class="p">(</span><span class="n">usec_config</span><span class="p">,</span> <span class="n">TIMERUS_USEC_CFG</span><span class="p">);</span>
<span class="p">}</span>
<span class="cp">#endif</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
