Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Mar 31 18:15:52 2025
| Host         : mowang-001 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 1812 register/latch pins with no clock driven by root clock pin: sw_i[2] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: U1_PCPU/EX_MEM/out_reg[100]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1_PCPU/EX_MEM/out_reg[101]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1_PCPU/EX_MEM/out_reg[102]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1_PCPU/EX_MEM/out_reg[103]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: U1_PCPU/EX_MEM/out_reg[104]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: U1_PCPU/EX_MEM/out_reg[96]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: U1_PCPU/EX_MEM/out_reg[97]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: U1_PCPU/EX_MEM/out_reg[98]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: U1_PCPU/EX_MEM/out_reg[99]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U1_PCPU/ID_EX/out_reg[128]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U1_PCPU/ID_EX/out_reg[129]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U1_PCPU/ID_EX/out_reg[130]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U1_PCPU/ID_EX/out_reg[131]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U1_PCPU/ID_EX/out_reg[132]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U1_PCPU/ID_EX/out_reg[133]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U1_PCPU/ID_EX/out_reg[134]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U1_PCPU/ID_EX/out_reg[135]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U1_PCPU/ID_EX/out_reg[136]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U1_PCPU/ID_EX/out_reg[137]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U1_PCPU/ID_EX/out_reg[145]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U1_PCPU/ID_EX/out_reg[146]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U1_PCPU/ID_EX/out_reg[147]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U1_PCPU/ID_EX/out_reg[148]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: U1_PCPU/MEM_WB/out_reg[32]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: U1_PCPU/MEM_WB/out_reg[33]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: U1_PCPU/MEM_WB/out_reg[34]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: U1_PCPU/MEM_WB/out_reg[35]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: U1_PCPU/MEM_WB/out_reg[36]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: U1_PCPU/MEM_WB/out_reg[37]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U1_PCPU/MEM_WB/out_reg[38]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U1_PCPU/MEM_WB/out_reg[39]/Q (HIGH)

 There are 1812 register/latch pins with no clock driven by root clock pin: U8_clk_div/clkdiv_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: U8_clk_div/clkdiv_reg[10]/Q (HIGH)

 There are 1812 register/latch pins with no clock driven by root clock pin: U8_clk_div/clkdiv_reg[23]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: U8_clk_div/clkdiv_reg[6]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 5166 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 22 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     94.349        0.000                      0                   32        0.106        0.000                      0                   32       49.500        0.000                       0                    83  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        94.349        0.000                      0                   32        0.106        0.000                      0                   32       49.500        0.000                       0                    83  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       94.349ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             94.349ns  (required time - arrival time)
  Source:                 U8_clk_div/clkdiv_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.253ns  (logic 1.729ns (32.914%)  route 3.524ns (67.086%))
  Logic Levels:           6  (BUFG=1 CARRY4=5)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 104.926 - 100.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.641     5.244    U8_clk_div/clk
    SLICE_X37Y99         FDCE                                         r  U8_clk_div/clkdiv_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y99         FDCE (Prop_fdce_C_Q)         0.456     5.700 r  U8_clk_div/clkdiv_reg[6]/Q
                         net (fo=1, routed)           1.097     6.797    clk0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     6.893 r  clk0_BUFG_inst/O
                         net (fo=38, routed)          1.785     8.678    U8_clk_div/S[0]
    SLICE_X37Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     9.200 r  U8_clk_div/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.201    U8_clk_div/clkdiv_reg[4]_i_1_n_7
    SLICE_X37Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.315 r  U8_clk_div/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.315    U8_clk_div/clkdiv_reg[8]_i_1_n_7
    SLICE_X37Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.429 r  U8_clk_div/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.429    U8_clk_div/clkdiv_reg[12]_i_1_n_7
    SLICE_X37Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.543 r  U8_clk_div/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.543    U8_clk_div/clkdiv_reg[16]_i_1_n_7
    SLICE_X37Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.856 r  U8_clk_div/clkdiv_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.641    10.497    U8_clk_div/clkdiv_reg[20]_i_1_n_11
    SLICE_X37Y102        FDCE                                         r  U8_clk_div/clkdiv_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.504   104.926    U8_clk_div/clk
    SLICE_X37Y102        FDCE                                         r  U8_clk_div/clkdiv_reg[23]/C
                         clock pessimism              0.180   105.106    
                         clock uncertainty           -0.035   105.071    
    SLICE_X37Y102        FDCE (Setup_fdce_C_D)       -0.225   104.846    U8_clk_div/clkdiv_reg[23]
  -------------------------------------------------------------------
                         required time                        104.846    
                         arrival time                         -10.497    
  -------------------------------------------------------------------
                         slack                                 94.349    

Slack (MET) :             94.491ns  (required time - arrival time)
  Source:                 U8_clk_div/clkdiv_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.110ns  (logic 1.750ns (34.247%)  route 3.360ns (65.753%))
  Logic Levels:           6  (BUFG=1 CARRY4=5)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 104.926 - 100.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.641     5.244    U8_clk_div/clk
    SLICE_X37Y99         FDCE                                         r  U8_clk_div/clkdiv_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y99         FDCE (Prop_fdce_C_Q)         0.456     5.700 r  U8_clk_div/clkdiv_reg[6]/Q
                         net (fo=1, routed)           1.097     6.797    clk0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     6.893 r  clk0_BUFG_inst/O
                         net (fo=38, routed)          1.785     8.678    U8_clk_div/S[0]
    SLICE_X37Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     9.200 r  U8_clk_div/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.201    U8_clk_div/clkdiv_reg[4]_i_1_n_7
    SLICE_X37Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.315 r  U8_clk_div/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.315    U8_clk_div/clkdiv_reg[8]_i_1_n_7
    SLICE_X37Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.429 r  U8_clk_div/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.429    U8_clk_div/clkdiv_reg[12]_i_1_n_7
    SLICE_X37Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.543 r  U8_clk_div/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.543    U8_clk_div/clkdiv_reg[16]_i_1_n_7
    SLICE_X37Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.877 r  U8_clk_div/clkdiv_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.477    10.354    U8_clk_div/clkdiv_reg[20]_i_1_n_13
    SLICE_X37Y102        FDCE                                         r  U8_clk_div/clkdiv_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.504   104.926    U8_clk_div/clk
    SLICE_X37Y102        FDCE                                         r  U8_clk_div/clkdiv_reg[21]/C
                         clock pessimism              0.180   105.106    
                         clock uncertainty           -0.035   105.071    
    SLICE_X37Y102        FDCE (Setup_fdce_C_D)       -0.226   104.845    U8_clk_div/clkdiv_reg[21]
  -------------------------------------------------------------------
                         required time                        104.845    
                         arrival time                         -10.354    
  -------------------------------------------------------------------
                         slack                                 94.491    

Slack (MET) :             94.713ns  (required time - arrival time)
  Source:                 U8_clk_div/clkdiv_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.874ns  (logic 1.655ns (33.958%)  route 3.219ns (66.042%))
  Logic Levels:           6  (BUFG=1 CARRY4=5)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 104.926 - 100.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.641     5.244    U8_clk_div/clk
    SLICE_X37Y99         FDCE                                         r  U8_clk_div/clkdiv_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y99         FDCE (Prop_fdce_C_Q)         0.456     5.700 r  U8_clk_div/clkdiv_reg[6]/Q
                         net (fo=1, routed)           1.097     6.797    clk0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     6.893 r  clk0_BUFG_inst/O
                         net (fo=38, routed)          1.785     8.678    U8_clk_div/S[0]
    SLICE_X37Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     9.200 r  U8_clk_div/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.201    U8_clk_div/clkdiv_reg[4]_i_1_n_7
    SLICE_X37Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.315 r  U8_clk_div/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.315    U8_clk_div/clkdiv_reg[8]_i_1_n_7
    SLICE_X37Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.429 r  U8_clk_div/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.429    U8_clk_div/clkdiv_reg[12]_i_1_n_7
    SLICE_X37Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.543 r  U8_clk_div/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.543    U8_clk_div/clkdiv_reg[16]_i_1_n_7
    SLICE_X37Y103        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.782 r  U8_clk_div/clkdiv_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.335    10.117    U8_clk_div/clkdiv_reg[20]_i_1_n_12
    SLICE_X37Y102        FDCE                                         r  U8_clk_div/clkdiv_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.504   104.926    U8_clk_div/clk
    SLICE_X37Y102        FDCE                                         r  U8_clk_div/clkdiv_reg[22]/C
                         clock pessimism              0.180   105.106    
                         clock uncertainty           -0.035   105.071    
    SLICE_X37Y102        FDCE (Setup_fdce_C_D)       -0.240   104.831    U8_clk_div/clkdiv_reg[22]
  -------------------------------------------------------------------
                         required time                        104.831    
                         arrival time                         -10.117    
  -------------------------------------------------------------------
                         slack                                 94.713    

Slack (MET) :             95.027ns  (required time - arrival time)
  Source:                 U8_clk_div/clkdiv_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.861ns  (logic 1.978ns (40.688%)  route 2.883ns (59.312%))
  Logic Levels:           8  (BUFG=1 CARRY4=7)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 104.925 - 100.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.641     5.244    U8_clk_div/clk
    SLICE_X37Y99         FDCE                                         r  U8_clk_div/clkdiv_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y99         FDCE (Prop_fdce_C_Q)         0.456     5.700 r  U8_clk_div/clkdiv_reg[6]/Q
                         net (fo=1, routed)           1.097     6.797    clk0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     6.893 r  clk0_BUFG_inst/O
                         net (fo=38, routed)          1.785     8.678    U8_clk_div/S[0]
    SLICE_X37Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     9.200 r  U8_clk_div/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.201    U8_clk_div/clkdiv_reg[4]_i_1_n_7
    SLICE_X37Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.315 r  U8_clk_div/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.315    U8_clk_div/clkdiv_reg[8]_i_1_n_7
    SLICE_X37Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.429 r  U8_clk_div/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.429    U8_clk_div/clkdiv_reg[12]_i_1_n_7
    SLICE_X37Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.543 r  U8_clk_div/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.543    U8_clk_div/clkdiv_reg[16]_i_1_n_7
    SLICE_X37Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.657 r  U8_clk_div/clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.657    U8_clk_div/clkdiv_reg[20]_i_1_n_7
    SLICE_X37Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.771 r  U8_clk_div/clkdiv_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.771    U8_clk_div/clkdiv_reg[24]_i_1_n_7
    SLICE_X37Y105        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.105 r  U8_clk_div/clkdiv_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.105    U8_clk_div/clkdiv_reg[28]_i_1_n_13
    SLICE_X37Y105        FDCE                                         r  U8_clk_div/clkdiv_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.503   104.925    U8_clk_div/clk
    SLICE_X37Y105        FDCE                                         r  U8_clk_div/clkdiv_reg[29]/C
                         clock pessimism              0.180   105.105    
                         clock uncertainty           -0.035   105.070    
    SLICE_X37Y105        FDCE (Setup_fdce_C_D)        0.062   105.132    U8_clk_div/clkdiv_reg[29]
  -------------------------------------------------------------------
                         required time                        105.132    
                         arrival time                         -10.105    
  -------------------------------------------------------------------
                         slack                                 95.027    

Slack (MET) :             95.048ns  (required time - arrival time)
  Source:                 U8_clk_div/clkdiv_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.840ns  (logic 1.957ns (40.431%)  route 2.883ns (59.569%))
  Logic Levels:           8  (BUFG=1 CARRY4=7)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 104.925 - 100.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.641     5.244    U8_clk_div/clk
    SLICE_X37Y99         FDCE                                         r  U8_clk_div/clkdiv_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y99         FDCE (Prop_fdce_C_Q)         0.456     5.700 r  U8_clk_div/clkdiv_reg[6]/Q
                         net (fo=1, routed)           1.097     6.797    clk0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     6.893 r  clk0_BUFG_inst/O
                         net (fo=38, routed)          1.785     8.678    U8_clk_div/S[0]
    SLICE_X37Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     9.200 r  U8_clk_div/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.201    U8_clk_div/clkdiv_reg[4]_i_1_n_7
    SLICE_X37Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.315 r  U8_clk_div/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.315    U8_clk_div/clkdiv_reg[8]_i_1_n_7
    SLICE_X37Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.429 r  U8_clk_div/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.429    U8_clk_div/clkdiv_reg[12]_i_1_n_7
    SLICE_X37Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.543 r  U8_clk_div/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.543    U8_clk_div/clkdiv_reg[16]_i_1_n_7
    SLICE_X37Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.657 r  U8_clk_div/clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.657    U8_clk_div/clkdiv_reg[20]_i_1_n_7
    SLICE_X37Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.771 r  U8_clk_div/clkdiv_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.771    U8_clk_div/clkdiv_reg[24]_i_1_n_7
    SLICE_X37Y105        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.084 r  U8_clk_div/clkdiv_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.084    U8_clk_div/clkdiv_reg[28]_i_1_n_11
    SLICE_X37Y105        FDCE                                         r  U8_clk_div/clkdiv_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.503   104.925    U8_clk_div/clk
    SLICE_X37Y105        FDCE                                         r  U8_clk_div/clkdiv_reg[31]/C
                         clock pessimism              0.180   105.105    
                         clock uncertainty           -0.035   105.070    
    SLICE_X37Y105        FDCE (Setup_fdce_C_D)        0.062   105.132    U8_clk_div/clkdiv_reg[31]
  -------------------------------------------------------------------
                         required time                        105.132    
                         arrival time                         -10.084    
  -------------------------------------------------------------------
                         slack                                 95.048    

Slack (MET) :             95.122ns  (required time - arrival time)
  Source:                 U8_clk_div/clkdiv_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.766ns  (logic 1.883ns (39.506%)  route 2.883ns (60.494%))
  Logic Levels:           8  (BUFG=1 CARRY4=7)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 104.925 - 100.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.641     5.244    U8_clk_div/clk
    SLICE_X37Y99         FDCE                                         r  U8_clk_div/clkdiv_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y99         FDCE (Prop_fdce_C_Q)         0.456     5.700 r  U8_clk_div/clkdiv_reg[6]/Q
                         net (fo=1, routed)           1.097     6.797    clk0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     6.893 r  clk0_BUFG_inst/O
                         net (fo=38, routed)          1.785     8.678    U8_clk_div/S[0]
    SLICE_X37Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     9.200 r  U8_clk_div/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.201    U8_clk_div/clkdiv_reg[4]_i_1_n_7
    SLICE_X37Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.315 r  U8_clk_div/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.315    U8_clk_div/clkdiv_reg[8]_i_1_n_7
    SLICE_X37Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.429 r  U8_clk_div/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.429    U8_clk_div/clkdiv_reg[12]_i_1_n_7
    SLICE_X37Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.543 r  U8_clk_div/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.543    U8_clk_div/clkdiv_reg[16]_i_1_n_7
    SLICE_X37Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.657 r  U8_clk_div/clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.657    U8_clk_div/clkdiv_reg[20]_i_1_n_7
    SLICE_X37Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.771 r  U8_clk_div/clkdiv_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.771    U8_clk_div/clkdiv_reg[24]_i_1_n_7
    SLICE_X37Y105        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.010 r  U8_clk_div/clkdiv_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.010    U8_clk_div/clkdiv_reg[28]_i_1_n_12
    SLICE_X37Y105        FDCE                                         r  U8_clk_div/clkdiv_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.503   104.925    U8_clk_div/clk
    SLICE_X37Y105        FDCE                                         r  U8_clk_div/clkdiv_reg[30]/C
                         clock pessimism              0.180   105.105    
                         clock uncertainty           -0.035   105.070    
    SLICE_X37Y105        FDCE (Setup_fdce_C_D)        0.062   105.132    U8_clk_div/clkdiv_reg[30]
  -------------------------------------------------------------------
                         required time                        105.132    
                         arrival time                         -10.010    
  -------------------------------------------------------------------
                         slack                                 95.122    

Slack (MET) :             95.138ns  (required time - arrival time)
  Source:                 U8_clk_div/clkdiv_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.750ns  (logic 1.867ns (39.302%)  route 2.883ns (60.698%))
  Logic Levels:           8  (BUFG=1 CARRY4=7)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 104.925 - 100.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.641     5.244    U8_clk_div/clk
    SLICE_X37Y99         FDCE                                         r  U8_clk_div/clkdiv_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y99         FDCE (Prop_fdce_C_Q)         0.456     5.700 r  U8_clk_div/clkdiv_reg[6]/Q
                         net (fo=1, routed)           1.097     6.797    clk0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     6.893 r  clk0_BUFG_inst/O
                         net (fo=38, routed)          1.785     8.678    U8_clk_div/S[0]
    SLICE_X37Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     9.200 r  U8_clk_div/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.201    U8_clk_div/clkdiv_reg[4]_i_1_n_7
    SLICE_X37Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.315 r  U8_clk_div/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.315    U8_clk_div/clkdiv_reg[8]_i_1_n_7
    SLICE_X37Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.429 r  U8_clk_div/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.429    U8_clk_div/clkdiv_reg[12]_i_1_n_7
    SLICE_X37Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.543 r  U8_clk_div/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.543    U8_clk_div/clkdiv_reg[16]_i_1_n_7
    SLICE_X37Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.657 r  U8_clk_div/clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.657    U8_clk_div/clkdiv_reg[20]_i_1_n_7
    SLICE_X37Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.771 r  U8_clk_div/clkdiv_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.771    U8_clk_div/clkdiv_reg[24]_i_1_n_7
    SLICE_X37Y105        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.994 r  U8_clk_div/clkdiv_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.994    U8_clk_div/clkdiv_reg[28]_i_1_n_14
    SLICE_X37Y105        FDCE                                         r  U8_clk_div/clkdiv_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.503   104.925    U8_clk_div/clk
    SLICE_X37Y105        FDCE                                         r  U8_clk_div/clkdiv_reg[28]/C
                         clock pessimism              0.180   105.105    
                         clock uncertainty           -0.035   105.070    
    SLICE_X37Y105        FDCE (Setup_fdce_C_D)        0.062   105.132    U8_clk_div/clkdiv_reg[28]
  -------------------------------------------------------------------
                         required time                        105.132    
                         arrival time                          -9.994    
  -------------------------------------------------------------------
                         slack                                 95.138    

Slack (MET) :             95.141ns  (required time - arrival time)
  Source:                 U8_clk_div/clkdiv_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.747ns  (logic 1.864ns (39.264%)  route 2.883ns (60.736%))
  Logic Levels:           7  (BUFG=1 CARRY4=6)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 104.925 - 100.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.641     5.244    U8_clk_div/clk
    SLICE_X37Y99         FDCE                                         r  U8_clk_div/clkdiv_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y99         FDCE (Prop_fdce_C_Q)         0.456     5.700 r  U8_clk_div/clkdiv_reg[6]/Q
                         net (fo=1, routed)           1.097     6.797    clk0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     6.893 r  clk0_BUFG_inst/O
                         net (fo=38, routed)          1.785     8.678    U8_clk_div/S[0]
    SLICE_X37Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     9.200 r  U8_clk_div/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.201    U8_clk_div/clkdiv_reg[4]_i_1_n_7
    SLICE_X37Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.315 r  U8_clk_div/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.315    U8_clk_div/clkdiv_reg[8]_i_1_n_7
    SLICE_X37Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.429 r  U8_clk_div/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.429    U8_clk_div/clkdiv_reg[12]_i_1_n_7
    SLICE_X37Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.543 r  U8_clk_div/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.543    U8_clk_div/clkdiv_reg[16]_i_1_n_7
    SLICE_X37Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.657 r  U8_clk_div/clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.657    U8_clk_div/clkdiv_reg[20]_i_1_n_7
    SLICE_X37Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.991 r  U8_clk_div/clkdiv_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.991    U8_clk_div/clkdiv_reg[24]_i_1_n_13
    SLICE_X37Y104        FDCE                                         r  U8_clk_div/clkdiv_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.503   104.925    U8_clk_div/clk
    SLICE_X37Y104        FDCE                                         r  U8_clk_div/clkdiv_reg[25]/C
                         clock pessimism              0.180   105.105    
                         clock uncertainty           -0.035   105.070    
    SLICE_X37Y104        FDCE (Setup_fdce_C_D)        0.062   105.132    U8_clk_div/clkdiv_reg[25]
  -------------------------------------------------------------------
                         required time                        105.132    
                         arrival time                          -9.991    
  -------------------------------------------------------------------
                         slack                                 95.141    

Slack (MET) :             95.162ns  (required time - arrival time)
  Source:                 U8_clk_div/clkdiv_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.726ns  (logic 1.843ns (38.994%)  route 2.883ns (61.006%))
  Logic Levels:           7  (BUFG=1 CARRY4=6)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 104.925 - 100.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.641     5.244    U8_clk_div/clk
    SLICE_X37Y99         FDCE                                         r  U8_clk_div/clkdiv_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y99         FDCE (Prop_fdce_C_Q)         0.456     5.700 r  U8_clk_div/clkdiv_reg[6]/Q
                         net (fo=1, routed)           1.097     6.797    clk0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     6.893 r  clk0_BUFG_inst/O
                         net (fo=38, routed)          1.785     8.678    U8_clk_div/S[0]
    SLICE_X37Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     9.200 r  U8_clk_div/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.201    U8_clk_div/clkdiv_reg[4]_i_1_n_7
    SLICE_X37Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.315 r  U8_clk_div/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.315    U8_clk_div/clkdiv_reg[8]_i_1_n_7
    SLICE_X37Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.429 r  U8_clk_div/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.429    U8_clk_div/clkdiv_reg[12]_i_1_n_7
    SLICE_X37Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.543 r  U8_clk_div/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.543    U8_clk_div/clkdiv_reg[16]_i_1_n_7
    SLICE_X37Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.657 r  U8_clk_div/clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.657    U8_clk_div/clkdiv_reg[20]_i_1_n_7
    SLICE_X37Y104        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.970 r  U8_clk_div/clkdiv_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.970    U8_clk_div/clkdiv_reg[24]_i_1_n_11
    SLICE_X37Y104        FDCE                                         r  U8_clk_div/clkdiv_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.503   104.925    U8_clk_div/clk
    SLICE_X37Y104        FDCE                                         r  U8_clk_div/clkdiv_reg[27]/C
                         clock pessimism              0.180   105.105    
                         clock uncertainty           -0.035   105.070    
    SLICE_X37Y104        FDCE (Setup_fdce_C_D)        0.062   105.132    U8_clk_div/clkdiv_reg[27]
  -------------------------------------------------------------------
                         required time                        105.132    
                         arrival time                          -9.970    
  -------------------------------------------------------------------
                         slack                                 95.162    

Slack (MET) :             95.236ns  (required time - arrival time)
  Source:                 U8_clk_div/clkdiv_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.652ns  (logic 1.769ns (38.024%)  route 2.883ns (61.976%))
  Logic Levels:           7  (BUFG=1 CARRY4=6)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 104.925 - 100.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.641     5.244    U8_clk_div/clk
    SLICE_X37Y99         FDCE                                         r  U8_clk_div/clkdiv_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y99         FDCE (Prop_fdce_C_Q)         0.456     5.700 r  U8_clk_div/clkdiv_reg[6]/Q
                         net (fo=1, routed)           1.097     6.797    clk0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     6.893 r  clk0_BUFG_inst/O
                         net (fo=38, routed)          1.785     8.678    U8_clk_div/S[0]
    SLICE_X37Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     9.200 r  U8_clk_div/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.201    U8_clk_div/clkdiv_reg[4]_i_1_n_7
    SLICE_X37Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.315 r  U8_clk_div/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.315    U8_clk_div/clkdiv_reg[8]_i_1_n_7
    SLICE_X37Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.429 r  U8_clk_div/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.429    U8_clk_div/clkdiv_reg[12]_i_1_n_7
    SLICE_X37Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.543 r  U8_clk_div/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.543    U8_clk_div/clkdiv_reg[16]_i_1_n_7
    SLICE_X37Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.657 r  U8_clk_div/clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.657    U8_clk_div/clkdiv_reg[20]_i_1_n_7
    SLICE_X37Y104        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.896 r  U8_clk_div/clkdiv_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.896    U8_clk_div/clkdiv_reg[24]_i_1_n_12
    SLICE_X37Y104        FDCE                                         r  U8_clk_div/clkdiv_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.503   104.925    U8_clk_div/clk
    SLICE_X37Y104        FDCE                                         r  U8_clk_div/clkdiv_reg[26]/C
                         clock pessimism              0.180   105.105    
                         clock uncertainty           -0.035   105.070    
    SLICE_X37Y104        FDCE (Setup_fdce_C_D)        0.062   105.132    U8_clk_div/clkdiv_reg[26]
  -------------------------------------------------------------------
                         required time                        105.132    
                         arrival time                          -9.896    
  -------------------------------------------------------------------
                         slack                                 95.236    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 U8_clk_div/clkdiv_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.570%)  route 0.121ns (25.430%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.571     1.490    U8_clk_div/clk
    SLICE_X37Y99         FDCE                                         r  U8_clk_div/clkdiv_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y99         FDCE (Prop_fdce_C_Q)         0.141     1.631 r  U8_clk_div/clkdiv_reg[7]/Q
                         net (fo=3, routed)           0.120     1.752    U8_clk_div/point_in[5]
    SLICE_X37Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.912 r  U8_clk_div/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.912    U8_clk_div/clkdiv_reg[4]_i_1_n_7
    SLICE_X37Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.966 r  U8_clk_div/clkdiv_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.966    U8_clk_div/clkdiv_reg[8]_i_1_n_14
    SLICE_X37Y100        FDCE                                         r  U8_clk_div/clkdiv_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.836     2.001    U8_clk_div/clk
    SLICE_X37Y100        FDCE                                         r  U8_clk_div/clkdiv_reg[8]/C
                         clock pessimism             -0.245     1.755    
    SLICE_X37Y100        FDCE (Hold_fdce_C_D)         0.105     1.860    U8_clk_div/clkdiv_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.860    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 U8_clk_div/clkdiv_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.144%)  route 0.121ns (24.856%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.571     1.490    U8_clk_div/clk
    SLICE_X37Y99         FDCE                                         r  U8_clk_div/clkdiv_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y99         FDCE (Prop_fdce_C_Q)         0.141     1.631 r  U8_clk_div/clkdiv_reg[7]/Q
                         net (fo=3, routed)           0.120     1.752    U8_clk_div/point_in[5]
    SLICE_X37Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.912 r  U8_clk_div/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.912    U8_clk_div/clkdiv_reg[4]_i_1_n_7
    SLICE_X37Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.977 r  U8_clk_div/clkdiv_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.977    U8_clk_div/clkdiv_reg[8]_i_1_n_12
    SLICE_X37Y100        FDCE                                         r  U8_clk_div/clkdiv_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.836     2.001    U8_clk_div/clk
    SLICE_X37Y100        FDCE                                         r  U8_clk_div/clkdiv_reg[10]/C
                         clock pessimism             -0.245     1.755    
    SLICE_X37Y100        FDCE (Hold_fdce_C_D)         0.105     1.860    U8_clk_div/clkdiv_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.860    
                         arrival time                           1.977    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 U8_clk_div/clkdiv_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.571     1.490    U8_clk_div/clk
    SLICE_X37Y99         FDCE                                         r  U8_clk_div/clkdiv_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y99         FDCE (Prop_fdce_C_Q)         0.141     1.631 r  U8_clk_div/clkdiv_reg[7]/Q
                         net (fo=3, routed)           0.120     1.752    U8_clk_div/point_in[5]
    SLICE_X37Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.912 r  U8_clk_div/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.912    U8_clk_div/clkdiv_reg[4]_i_1_n_7
    SLICE_X37Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.002 r  U8_clk_div/clkdiv_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.002    U8_clk_div/clkdiv_reg[8]_i_1_n_11
    SLICE_X37Y100        FDCE                                         r  U8_clk_div/clkdiv_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.836     2.001    U8_clk_div/clk
    SLICE_X37Y100        FDCE                                         r  U8_clk_div/clkdiv_reg[11]/C
                         clock pessimism             -0.245     1.755    
    SLICE_X37Y100        FDCE (Hold_fdce_C_D)         0.105     1.860    U8_clk_div/clkdiv_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.860    
                         arrival time                           2.002    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 U8_clk_div/clkdiv_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.571     1.490    U8_clk_div/clk
    SLICE_X37Y99         FDCE                                         r  U8_clk_div/clkdiv_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y99         FDCE (Prop_fdce_C_Q)         0.141     1.631 r  U8_clk_div/clkdiv_reg[7]/Q
                         net (fo=3, routed)           0.120     1.752    U8_clk_div/point_in[5]
    SLICE_X37Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.912 r  U8_clk_div/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.912    U8_clk_div/clkdiv_reg[4]_i_1_n_7
    SLICE_X37Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.002 r  U8_clk_div/clkdiv_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.002    U8_clk_div/clkdiv_reg[8]_i_1_n_13
    SLICE_X37Y100        FDCE                                         r  U8_clk_div/clkdiv_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.836     2.001    U8_clk_div/clk
    SLICE_X37Y100        FDCE                                         r  U8_clk_div/clkdiv_reg[9]/C
                         clock pessimism             -0.245     1.755    
    SLICE_X37Y100        FDCE (Hold_fdce_C_D)         0.105     1.860    U8_clk_div/clkdiv_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.860    
                         arrival time                           2.002    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 U8_clk_div/clkdiv_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.394ns (76.495%)  route 0.121ns (23.505%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.571     1.490    U8_clk_div/clk
    SLICE_X37Y99         FDCE                                         r  U8_clk_div/clkdiv_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y99         FDCE (Prop_fdce_C_Q)         0.141     1.631 r  U8_clk_div/clkdiv_reg[7]/Q
                         net (fo=3, routed)           0.120     1.752    U8_clk_div/point_in[5]
    SLICE_X37Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.912 r  U8_clk_div/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.912    U8_clk_div/clkdiv_reg[4]_i_1_n_7
    SLICE_X37Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.951 r  U8_clk_div/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.951    U8_clk_div/clkdiv_reg[8]_i_1_n_7
    SLICE_X37Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.005 r  U8_clk_div/clkdiv_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.005    U8_clk_div/clkdiv_reg[12]_i_1_n_14
    SLICE_X37Y101        FDCE                                         r  U8_clk_div/clkdiv_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.836     2.001    U8_clk_div/clk
    SLICE_X37Y101        FDCE                                         r  U8_clk_div/clkdiv_reg[12]/C
                         clock pessimism             -0.245     1.755    
    SLICE_X37Y101        FDCE (Hold_fdce_C_D)         0.105     1.860    U8_clk_div/clkdiv_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.860    
                         arrival time                           2.005    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 U8_clk_div/clkdiv_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.405ns (76.987%)  route 0.121ns (23.013%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.571     1.490    U8_clk_div/clk
    SLICE_X37Y99         FDCE                                         r  U8_clk_div/clkdiv_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y99         FDCE (Prop_fdce_C_Q)         0.141     1.631 r  U8_clk_div/clkdiv_reg[7]/Q
                         net (fo=3, routed)           0.120     1.752    U8_clk_div/point_in[5]
    SLICE_X37Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.912 r  U8_clk_div/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.912    U8_clk_div/clkdiv_reg[4]_i_1_n_7
    SLICE_X37Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.951 r  U8_clk_div/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.951    U8_clk_div/clkdiv_reg[8]_i_1_n_7
    SLICE_X37Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.016 r  U8_clk_div/clkdiv_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.016    U8_clk_div/clkdiv_reg[12]_i_1_n_12
    SLICE_X37Y101        FDCE                                         r  U8_clk_div/clkdiv_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.836     2.001    U8_clk_div/clk
    SLICE_X37Y101        FDCE                                         r  U8_clk_div/clkdiv_reg[14]/C
                         clock pessimism             -0.245     1.755    
    SLICE_X37Y101        FDCE (Hold_fdce_C_D)         0.105     1.860    U8_clk_div/clkdiv_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.860    
                         arrival time                           2.016    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 U8_clk_div/clkdiv_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.430ns (78.031%)  route 0.121ns (21.969%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.571     1.490    U8_clk_div/clk
    SLICE_X37Y99         FDCE                                         r  U8_clk_div/clkdiv_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y99         FDCE (Prop_fdce_C_Q)         0.141     1.631 r  U8_clk_div/clkdiv_reg[7]/Q
                         net (fo=3, routed)           0.120     1.752    U8_clk_div/point_in[5]
    SLICE_X37Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.912 r  U8_clk_div/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.912    U8_clk_div/clkdiv_reg[4]_i_1_n_7
    SLICE_X37Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.951 r  U8_clk_div/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.951    U8_clk_div/clkdiv_reg[8]_i_1_n_7
    SLICE_X37Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.041 r  U8_clk_div/clkdiv_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.041    U8_clk_div/clkdiv_reg[12]_i_1_n_13
    SLICE_X37Y101        FDCE                                         r  U8_clk_div/clkdiv_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.836     2.001    U8_clk_div/clk
    SLICE_X37Y101        FDCE                                         r  U8_clk_div/clkdiv_reg[13]/C
                         clock pessimism             -0.245     1.755    
    SLICE_X37Y101        FDCE (Hold_fdce_C_D)         0.105     1.860    U8_clk_div/clkdiv_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.860    
                         arrival time                           2.041    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 U8_clk_div/clkdiv_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.430ns (78.031%)  route 0.121ns (21.969%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.571     1.490    U8_clk_div/clk
    SLICE_X37Y99         FDCE                                         r  U8_clk_div/clkdiv_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y99         FDCE (Prop_fdce_C_Q)         0.141     1.631 r  U8_clk_div/clkdiv_reg[7]/Q
                         net (fo=3, routed)           0.120     1.752    U8_clk_div/point_in[5]
    SLICE_X37Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.912 r  U8_clk_div/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.912    U8_clk_div/clkdiv_reg[4]_i_1_n_7
    SLICE_X37Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.951 r  U8_clk_div/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.951    U8_clk_div/clkdiv_reg[8]_i_1_n_7
    SLICE_X37Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.041 r  U8_clk_div/clkdiv_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.041    U8_clk_div/clkdiv_reg[12]_i_1_n_11
    SLICE_X37Y101        FDCE                                         r  U8_clk_div/clkdiv_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.836     2.001    U8_clk_div/clk
    SLICE_X37Y101        FDCE                                         r  U8_clk_div/clkdiv_reg[15]/C
                         clock pessimism             -0.245     1.755    
    SLICE_X37Y101        FDCE (Hold_fdce_C_D)         0.105     1.860    U8_clk_div/clkdiv_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.860    
                         arrival time                           2.041    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 U8_clk_div/clkdiv_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.433ns (78.150%)  route 0.121ns (21.850%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.571     1.490    U8_clk_div/clk
    SLICE_X37Y99         FDCE                                         r  U8_clk_div/clkdiv_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y99         FDCE (Prop_fdce_C_Q)         0.141     1.631 r  U8_clk_div/clkdiv_reg[7]/Q
                         net (fo=3, routed)           0.120     1.752    U8_clk_div/point_in[5]
    SLICE_X37Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.912 r  U8_clk_div/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.912    U8_clk_div/clkdiv_reg[4]_i_1_n_7
    SLICE_X37Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.951 r  U8_clk_div/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.951    U8_clk_div/clkdiv_reg[8]_i_1_n_7
    SLICE_X37Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.990 r  U8_clk_div/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.990    U8_clk_div/clkdiv_reg[12]_i_1_n_7
    SLICE_X37Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.044 r  U8_clk_div/clkdiv_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.044    U8_clk_div/clkdiv_reg[16]_i_1_n_14
    SLICE_X37Y102        FDCE                                         r  U8_clk_div/clkdiv_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.836     2.001    U8_clk_div/clk
    SLICE_X37Y102        FDCE                                         r  U8_clk_div/clkdiv_reg[16]/C
                         clock pessimism             -0.245     1.755    
    SLICE_X37Y102        FDCE (Hold_fdce_C_D)         0.105     1.860    U8_clk_div/clkdiv_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.860    
                         arrival time                           2.044    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 U8_clk_div/clkdiv_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.444ns (78.575%)  route 0.121ns (21.425%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.571     1.490    U8_clk_div/clk
    SLICE_X37Y99         FDCE                                         r  U8_clk_div/clkdiv_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y99         FDCE (Prop_fdce_C_Q)         0.141     1.631 r  U8_clk_div/clkdiv_reg[7]/Q
                         net (fo=3, routed)           0.120     1.752    U8_clk_div/point_in[5]
    SLICE_X37Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.912 r  U8_clk_div/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.912    U8_clk_div/clkdiv_reg[4]_i_1_n_7
    SLICE_X37Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.951 r  U8_clk_div/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.951    U8_clk_div/clkdiv_reg[8]_i_1_n_7
    SLICE_X37Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.990 r  U8_clk_div/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.990    U8_clk_div/clkdiv_reg[12]_i_1_n_7
    SLICE_X37Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.055 r  U8_clk_div/clkdiv_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.055    U8_clk_div/clkdiv_reg[16]_i_1_n_12
    SLICE_X37Y102        FDCE                                         r  U8_clk_div/clkdiv_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.836     2.001    U8_clk_div/clk
    SLICE_X37Y102        FDCE                                         r  U8_clk_div/clkdiv_reg[18]/C
                         clock pessimism             -0.245     1.755    
    SLICE_X37Y102        FDCE (Hold_fdce_C_D)         0.105     1.860    U8_clk_div/clkdiv_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.860    
                         arrival time                           2.055    
  -------------------------------------------------------------------
                         slack                                  0.195    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X0Y16    U4_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         100.000     97.424     RAMB36_X0Y16    U4_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X37Y99    U8_clk_div/clkdiv_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X37Y99    U8_clk_div/clkdiv_reg[6]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X37Y99    U8_clk_div/clkdiv_reg[7]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X37Y100   U8_clk_div/clkdiv_reg[8]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X37Y100   U8_clk_div/clkdiv_reg[9]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X31Y104   U6_SSeg7/LES_data_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X31Y104   U6_SSeg7/LES_data_reg[1]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         50.000      49.500     SLICE_X35Y96    U6_SSeg7/seg_data_reg[17]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         50.000      49.500     SLICE_X35Y96    U6_SSeg7/seg_data_reg[17]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         50.000      49.500     SLICE_X36Y85    U6_SSeg7/seg_data_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X37Y99    U8_clk_div/clkdiv_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X37Y99    U8_clk_div/clkdiv_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X37Y99    U8_clk_div/clkdiv_reg[6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X37Y99    U8_clk_div/clkdiv_reg[6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X37Y99    U8_clk_div/clkdiv_reg[7]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X37Y99    U8_clk_div/clkdiv_reg[7]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X32Y98    U6_SSeg7/LES_data_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X32Y98    U6_SSeg7/LES_data_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X34Y104   U6_SSeg7/LES_data_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X35Y103   U6_SSeg7/point_data_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X34Y103   U6_SSeg7/point_data_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X34Y103   U6_SSeg7/point_data_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X34Y103   U6_SSeg7/point_data_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X34Y103   U6_SSeg7/point_data_reg[7]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         50.000      49.500     SLICE_X32Y97    U6_SSeg7/seg_data_reg[19]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         50.000      49.500     SLICE_X33Y97    U6_SSeg7/seg_data_reg[20]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         50.000      49.500     SLICE_X32Y97    U6_SSeg7/seg_data_reg[21]/C



