<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › x86 › kernel › cpu › cyrix.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>cyrix.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/bitops.h&gt;</span>
<span class="cp">#include &lt;linux/delay.h&gt;</span>
<span class="cp">#include &lt;linux/pci.h&gt;</span>
<span class="cp">#include &lt;asm/dma.h&gt;</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>
<span class="cp">#include &lt;asm/processor-cyrix.h&gt;</span>
<span class="cp">#include &lt;asm/processor-flags.h&gt;</span>
<span class="cp">#include &lt;linux/timer.h&gt;</span>
<span class="cp">#include &lt;asm/pci-direct.h&gt;</span>
<span class="cp">#include &lt;asm/tsc.h&gt;</span>

<span class="cp">#include &quot;cpu.h&quot;</span>

<span class="cm">/*</span>
<span class="cm"> * Read NSC/Cyrix DEVID registers (DIR) to get more detailed info. about the CPU</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="n">__cpuinit</span> <span class="nf">__do_cyrix_devid</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">char</span> <span class="o">*</span><span class="n">dir0</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">char</span> <span class="o">*</span><span class="n">dir1</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">ccr2</span><span class="p">,</span> <span class="n">ccr3</span><span class="p">;</span>

	<span class="cm">/* we test for DEVID by checking whether CCR3 is writable */</span>
	<span class="n">ccr3</span> <span class="o">=</span> <span class="n">getCx86</span><span class="p">(</span><span class="n">CX86_CCR3</span><span class="p">);</span>
	<span class="n">setCx86</span><span class="p">(</span><span class="n">CX86_CCR3</span><span class="p">,</span> <span class="n">ccr3</span> <span class="o">^</span> <span class="mh">0x80</span><span class="p">);</span>
	<span class="n">getCx86</span><span class="p">(</span><span class="mh">0xc0</span><span class="p">);</span>   <span class="cm">/* dummy to change bus */</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">getCx86</span><span class="p">(</span><span class="n">CX86_CCR3</span><span class="p">)</span> <span class="o">==</span> <span class="n">ccr3</span><span class="p">)</span> <span class="p">{</span>       <span class="cm">/* no DEVID regs. */</span>
		<span class="n">ccr2</span> <span class="o">=</span> <span class="n">getCx86</span><span class="p">(</span><span class="n">CX86_CCR2</span><span class="p">);</span>
		<span class="n">setCx86</span><span class="p">(</span><span class="n">CX86_CCR2</span><span class="p">,</span> <span class="n">ccr2</span> <span class="o">^</span> <span class="mh">0x04</span><span class="p">);</span>
		<span class="n">getCx86</span><span class="p">(</span><span class="mh">0xc0</span><span class="p">);</span>  <span class="cm">/* dummy */</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">getCx86</span><span class="p">(</span><span class="n">CX86_CCR2</span><span class="p">)</span> <span class="o">==</span> <span class="n">ccr2</span><span class="p">)</span> <span class="cm">/* old Cx486SLC/DLC */</span>
			<span class="o">*</span><span class="n">dir0</span> <span class="o">=</span> <span class="mh">0xfd</span><span class="p">;</span>
		<span class="k">else</span> <span class="p">{</span>                          <span class="cm">/* Cx486S A step */</span>
			<span class="n">setCx86</span><span class="p">(</span><span class="n">CX86_CCR2</span><span class="p">,</span> <span class="n">ccr2</span><span class="p">);</span>
			<span class="o">*</span><span class="n">dir0</span> <span class="o">=</span> <span class="mh">0xfe</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">setCx86</span><span class="p">(</span><span class="n">CX86_CCR3</span><span class="p">,</span> <span class="n">ccr3</span><span class="p">);</span>  <span class="cm">/* restore CCR3 */</span>

		<span class="cm">/* read DIR0 and DIR1 CPU registers */</span>
		<span class="o">*</span><span class="n">dir0</span> <span class="o">=</span> <span class="n">getCx86</span><span class="p">(</span><span class="n">CX86_DIR0</span><span class="p">);</span>
		<span class="o">*</span><span class="n">dir1</span> <span class="o">=</span> <span class="n">getCx86</span><span class="p">(</span><span class="n">CX86_DIR1</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__cpuinit</span> <span class="nf">do_cyrix_devid</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">char</span> <span class="o">*</span><span class="n">dir0</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">char</span> <span class="o">*</span><span class="n">dir1</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="n">local_irq_save</span><span class="p">(</span><span class="n">flags</span><span class="p">);</span>
	<span class="n">__do_cyrix_devid</span><span class="p">(</span><span class="n">dir0</span><span class="p">,</span> <span class="n">dir1</span><span class="p">);</span>
	<span class="n">local_irq_restore</span><span class="p">(</span><span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>
<span class="cm">/*</span>
<span class="cm"> * Cx86_dir0_msb is a HACK needed by check_cx686_cpuid/slop in bugs.h in</span>
<span class="cm"> * order to identify the Cyrix CPU model after we&#39;re out of setup.c</span>
<span class="cm"> *</span>
<span class="cm"> * Actually since bugs.h doesn&#39;t even reference this perhaps someone should</span>
<span class="cm"> * fix the documentation ???</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">Cx86_dir0_msb</span> <span class="n">__cpuinitdata</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="n">__cpuinitconst</span> <span class="n">Cx86_model</span><span class="p">[][</span><span class="mi">9</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="s">&quot;Cx486&quot;</span><span class="p">,</span> <span class="s">&quot;Cx486&quot;</span><span class="p">,</span> <span class="s">&quot;5x86 &quot;</span><span class="p">,</span> <span class="s">&quot;6x86&quot;</span><span class="p">,</span> <span class="s">&quot;MediaGX &quot;</span><span class="p">,</span> <span class="s">&quot;6x86MX &quot;</span><span class="p">,</span>
	<span class="s">&quot;M II &quot;</span><span class="p">,</span> <span class="s">&quot;Unknown&quot;</span>
<span class="p">};</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="n">__cpuinitconst</span> <span class="n">Cx486_name</span><span class="p">[][</span><span class="mi">5</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="s">&quot;SLC&quot;</span><span class="p">,</span> <span class="s">&quot;DLC&quot;</span><span class="p">,</span> <span class="s">&quot;SLC2&quot;</span><span class="p">,</span> <span class="s">&quot;DLC2&quot;</span><span class="p">,</span> <span class="s">&quot;SRx&quot;</span><span class="p">,</span> <span class="s">&quot;DRx&quot;</span><span class="p">,</span>
	<span class="s">&quot;SRx2&quot;</span><span class="p">,</span> <span class="s">&quot;DRx2&quot;</span>
<span class="p">};</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="n">__cpuinitconst</span> <span class="n">Cx486S_name</span><span class="p">[][</span><span class="mi">4</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="s">&quot;S&quot;</span><span class="p">,</span> <span class="s">&quot;S2&quot;</span><span class="p">,</span> <span class="s">&quot;Se&quot;</span><span class="p">,</span> <span class="s">&quot;S2e&quot;</span>
<span class="p">};</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="n">__cpuinitconst</span> <span class="n">Cx486D_name</span><span class="p">[][</span><span class="mi">4</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="s">&quot;DX&quot;</span><span class="p">,</span> <span class="s">&quot;DX2&quot;</span><span class="p">,</span> <span class="s">&quot;?&quot;</span><span class="p">,</span> <span class="s">&quot;?&quot;</span><span class="p">,</span> <span class="s">&quot;?&quot;</span><span class="p">,</span> <span class="s">&quot;DX4&quot;</span>
<span class="p">};</span>
<span class="k">static</span> <span class="kt">char</span> <span class="n">Cx86_cb</span><span class="p">[]</span> <span class="n">__cpuinitdata</span> <span class="o">=</span> <span class="s">&quot;?.5x Core/Bus Clock&quot;</span><span class="p">;</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="n">__cpuinitconst</span> <span class="n">cyrix_model_mult1</span><span class="p">[]</span> <span class="o">=</span> <span class="s">&quot;12??43&quot;</span><span class="p">;</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="n">__cpuinitconst</span> <span class="n">cyrix_model_mult2</span><span class="p">[]</span> <span class="o">=</span> <span class="s">&quot;12233445&quot;</span><span class="p">;</span>

<span class="cm">/*</span>
<span class="cm"> * Reset the slow-loop (SLOP) bit on the 686(L) which is set by some old</span>
<span class="cm"> * BIOSes for compatibility with DOS games.  This makes the udelay loop</span>
<span class="cm"> * work correctly, and improves performance.</span>
<span class="cm"> *</span>
<span class="cm"> * FIXME: our newer udelay uses the tsc. We don&#39;t need to frob with SLOP</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__cpuinit</span> <span class="nf">check_cx686_slop</span><span class="p">(</span><span class="k">struct</span> <span class="n">cpuinfo_x86</span> <span class="o">*</span><span class="n">c</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">Cx86_dir0_msb</span> <span class="o">==</span> <span class="mi">3</span><span class="p">)</span> <span class="p">{</span>
		<span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">ccr3</span><span class="p">,</span> <span class="n">ccr5</span><span class="p">;</span>

		<span class="n">local_irq_save</span><span class="p">(</span><span class="n">flags</span><span class="p">);</span>
		<span class="n">ccr3</span> <span class="o">=</span> <span class="n">getCx86</span><span class="p">(</span><span class="n">CX86_CCR3</span><span class="p">);</span>
		<span class="n">setCx86</span><span class="p">(</span><span class="n">CX86_CCR3</span><span class="p">,</span> <span class="p">(</span><span class="n">ccr3</span> <span class="o">&amp;</span> <span class="mh">0x0f</span><span class="p">)</span> <span class="o">|</span> <span class="mh">0x10</span><span class="p">);</span> <span class="cm">/* enable MAPEN */</span>
		<span class="n">ccr5</span> <span class="o">=</span> <span class="n">getCx86</span><span class="p">(</span><span class="n">CX86_CCR5</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ccr5</span> <span class="o">&amp;</span> <span class="mi">2</span><span class="p">)</span>
			<span class="n">setCx86</span><span class="p">(</span><span class="n">CX86_CCR5</span><span class="p">,</span> <span class="n">ccr5</span> <span class="o">&amp;</span> <span class="mh">0xfd</span><span class="p">);</span>  <span class="cm">/* reset SLOP */</span>
		<span class="n">setCx86</span><span class="p">(</span><span class="n">CX86_CCR3</span><span class="p">,</span> <span class="n">ccr3</span><span class="p">);</span>                 <span class="cm">/* disable MAPEN */</span>
		<span class="n">local_irq_restore</span><span class="p">(</span><span class="n">flags</span><span class="p">);</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">ccr5</span> <span class="o">&amp;</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span> <span class="cm">/* possible wrong calibration done */</span>
			<span class="n">printk</span><span class="p">(</span><span class="n">KERN_INFO</span> <span class="s">&quot;Recalibrating delay loop with SLOP bit reset</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="n">calibrate_delay</span><span class="p">();</span>
			<span class="n">c</span><span class="o">-&gt;</span><span class="n">loops_per_jiffy</span> <span class="o">=</span> <span class="n">loops_per_jiffy</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>
<span class="p">}</span>


<span class="k">static</span> <span class="kt">void</span> <span class="n">__cpuinit</span> <span class="nf">set_cx86_reorder</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u8</span> <span class="n">ccr3</span><span class="p">;</span>

	<span class="n">printk</span><span class="p">(</span><span class="n">KERN_INFO</span> <span class="s">&quot;Enable Memory access reorder on Cyrix/NSC processor.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="n">ccr3</span> <span class="o">=</span> <span class="n">getCx86</span><span class="p">(</span><span class="n">CX86_CCR3</span><span class="p">);</span>
	<span class="n">setCx86</span><span class="p">(</span><span class="n">CX86_CCR3</span><span class="p">,</span> <span class="p">(</span><span class="n">ccr3</span> <span class="o">&amp;</span> <span class="mh">0x0f</span><span class="p">)</span> <span class="o">|</span> <span class="mh">0x10</span><span class="p">);</span> <span class="cm">/* enable MAPEN */</span>

	<span class="cm">/* Load/Store Serialize to mem access disable (=reorder it) */</span>
	<span class="n">setCx86_old</span><span class="p">(</span><span class="n">CX86_PCR0</span><span class="p">,</span> <span class="n">getCx86_old</span><span class="p">(</span><span class="n">CX86_PCR0</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="mh">0x80</span><span class="p">);</span>
	<span class="cm">/* set load/store serialize from 1GB to 4GB */</span>
	<span class="n">ccr3</span> <span class="o">|=</span> <span class="mh">0xe0</span><span class="p">;</span>
	<span class="n">setCx86</span><span class="p">(</span><span class="n">CX86_CCR3</span><span class="p">,</span> <span class="n">ccr3</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__cpuinit</span> <span class="nf">set_cx86_memwb</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">printk</span><span class="p">(</span><span class="n">KERN_INFO</span> <span class="s">&quot;Enable Memory-Write-back mode on Cyrix/NSC processor.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

	<span class="cm">/* CCR2 bit 2: unlock NW bit */</span>
	<span class="n">setCx86_old</span><span class="p">(</span><span class="n">CX86_CCR2</span><span class="p">,</span> <span class="n">getCx86_old</span><span class="p">(</span><span class="n">CX86_CCR2</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="mh">0x04</span><span class="p">);</span>
	<span class="cm">/* set &#39;Not Write-through&#39; */</span>
	<span class="n">write_cr0</span><span class="p">(</span><span class="n">read_cr0</span><span class="p">()</span> <span class="o">|</span> <span class="n">X86_CR0_NW</span><span class="p">);</span>
	<span class="cm">/* CCR2 bit 2: lock NW bit and set WT1 */</span>
	<span class="n">setCx86_old</span><span class="p">(</span><span class="n">CX86_CCR2</span><span class="p">,</span> <span class="n">getCx86_old</span><span class="p">(</span><span class="n">CX86_CCR2</span><span class="p">)</span> <span class="o">|</span> <span class="mh">0x14</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> *	Configure later MediaGX and/or Geode processor.</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__cpuinit</span> <span class="nf">geode_configure</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">ccr3</span><span class="p">;</span>
	<span class="n">local_irq_save</span><span class="p">(</span><span class="n">flags</span><span class="p">);</span>

	<span class="cm">/* Suspend on halt power saving and enable #SUSP pin */</span>
	<span class="n">setCx86_old</span><span class="p">(</span><span class="n">CX86_CCR2</span><span class="p">,</span> <span class="n">getCx86_old</span><span class="p">(</span><span class="n">CX86_CCR2</span><span class="p">)</span> <span class="o">|</span> <span class="mh">0x88</span><span class="p">);</span>

	<span class="n">ccr3</span> <span class="o">=</span> <span class="n">getCx86</span><span class="p">(</span><span class="n">CX86_CCR3</span><span class="p">);</span>
	<span class="n">setCx86</span><span class="p">(</span><span class="n">CX86_CCR3</span><span class="p">,</span> <span class="p">(</span><span class="n">ccr3</span> <span class="o">&amp;</span> <span class="mh">0x0f</span><span class="p">)</span> <span class="o">|</span> <span class="mh">0x10</span><span class="p">);</span>	<span class="cm">/* enable MAPEN */</span>


	<span class="cm">/* FPU fast, DTE cache, Mem bypass */</span>
	<span class="n">setCx86_old</span><span class="p">(</span><span class="n">CX86_CCR4</span><span class="p">,</span> <span class="n">getCx86_old</span><span class="p">(</span><span class="n">CX86_CCR4</span><span class="p">)</span> <span class="o">|</span> <span class="mh">0x38</span><span class="p">);</span>
	<span class="n">setCx86</span><span class="p">(</span><span class="n">CX86_CCR3</span><span class="p">,</span> <span class="n">ccr3</span><span class="p">);</span>			<span class="cm">/* disable MAPEN */</span>

	<span class="n">set_cx86_memwb</span><span class="p">();</span>
	<span class="n">set_cx86_reorder</span><span class="p">();</span>

	<span class="n">local_irq_restore</span><span class="p">(</span><span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__cpuinit</span> <span class="nf">early_init_cyrix</span><span class="p">(</span><span class="k">struct</span> <span class="n">cpuinfo_x86</span> <span class="o">*</span><span class="n">c</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">dir0</span><span class="p">,</span> <span class="n">dir0_msn</span><span class="p">,</span> <span class="n">dir1</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">__do_cyrix_devid</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dir0</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">dir1</span><span class="p">);</span>
	<span class="n">dir0_msn</span> <span class="o">=</span> <span class="n">dir0</span> <span class="o">&gt;&gt;</span> <span class="mi">4</span><span class="p">;</span> <span class="cm">/* identifies CPU &quot;family&quot;   */</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">dir0_msn</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="mi">3</span>: <span class="cm">/* 6x86/6x86L */</span>
		<span class="cm">/* Emulate MTRRs using Cyrix&#39;s ARRs. */</span>
		<span class="n">set_cpu_cap</span><span class="p">(</span><span class="n">c</span><span class="p">,</span> <span class="n">X86_FEATURE_CYRIX_ARR</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">5</span>: <span class="cm">/* 6x86MX/M II */</span>
		<span class="cm">/* Emulate MTRRs using Cyrix&#39;s ARRs. */</span>
		<span class="n">set_cpu_cap</span><span class="p">(</span><span class="n">c</span><span class="p">,</span> <span class="n">X86_FEATURE_CYRIX_ARR</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__cpuinit</span> <span class="nf">init_cyrix</span><span class="p">(</span><span class="k">struct</span> <span class="n">cpuinfo_x86</span> <span class="o">*</span><span class="n">c</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">dir0</span><span class="p">,</span> <span class="n">dir0_msn</span><span class="p">,</span> <span class="n">dir0_lsn</span><span class="p">,</span> <span class="n">dir1</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="kt">char</span> <span class="o">*</span><span class="n">buf</span> <span class="o">=</span> <span class="n">c</span><span class="o">-&gt;</span><span class="n">x86_model_id</span><span class="p">;</span>
	<span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">p</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Bit 31 in normal CPUID used for nonstandard 3DNow ID;</span>
<span class="cm">	 * 3DNow is IDd by bit 31 in extended CPUID (1*32+31) anyway</span>
<span class="cm">	 */</span>
	<span class="n">clear_cpu_cap</span><span class="p">(</span><span class="n">c</span><span class="p">,</span> <span class="mi">0</span><span class="o">*</span><span class="mi">32</span><span class="o">+</span><span class="mi">31</span><span class="p">);</span>

	<span class="cm">/* Cyrix used bit 24 in extended (AMD) CPUID for Cyrix MMX extensions */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">test_cpu_cap</span><span class="p">(</span><span class="n">c</span><span class="p">,</span> <span class="mi">1</span><span class="o">*</span><span class="mi">32</span><span class="o">+</span><span class="mi">24</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">clear_cpu_cap</span><span class="p">(</span><span class="n">c</span><span class="p">,</span> <span class="mi">1</span><span class="o">*</span><span class="mi">32</span><span class="o">+</span><span class="mi">24</span><span class="p">);</span>
		<span class="n">set_cpu_cap</span><span class="p">(</span><span class="n">c</span><span class="p">,</span> <span class="n">X86_FEATURE_CXMMX</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">do_cyrix_devid</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dir0</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">dir1</span><span class="p">);</span>

	<span class="n">check_cx686_slop</span><span class="p">(</span><span class="n">c</span><span class="p">);</span>

	<span class="n">Cx86_dir0_msb</span> <span class="o">=</span> <span class="n">dir0_msn</span> <span class="o">=</span> <span class="n">dir0</span> <span class="o">&gt;&gt;</span> <span class="mi">4</span><span class="p">;</span> <span class="cm">/* identifies CPU &quot;family&quot;   */</span>
	<span class="n">dir0_lsn</span> <span class="o">=</span> <span class="n">dir0</span> <span class="o">&amp;</span> <span class="mh">0xf</span><span class="p">;</span>                <span class="cm">/* model or clock multiplier */</span>

	<span class="cm">/* common case step number/rev -- exceptions handled below */</span>
	<span class="n">c</span><span class="o">-&gt;</span><span class="n">x86_model</span> <span class="o">=</span> <span class="p">(</span><span class="n">dir1</span> <span class="o">&gt;&gt;</span> <span class="mi">4</span><span class="p">)</span> <span class="o">+</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">c</span><span class="o">-&gt;</span><span class="n">x86_mask</span> <span class="o">=</span> <span class="n">dir1</span> <span class="o">&amp;</span> <span class="mh">0xf</span><span class="p">;</span>

	<span class="cm">/* Now cook; the original recipe is by Channing Corn, from Cyrix.</span>
<span class="cm">	 * We do the same thing for each generation: we work out</span>
<span class="cm">	 * the model, multiplier and stepping.  Black magic included,</span>
<span class="cm">	 * to make the silicon step/rev numbers match the printed ones.</span>
<span class="cm">	 */</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">dir0_msn</span><span class="p">)</span> <span class="p">{</span>
		<span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">tmp</span><span class="p">;</span>

	<span class="k">case</span> <span class="mi">0</span>: <span class="cm">/* Cx486SLC/DLC/SRx/DRx */</span>
		<span class="n">p</span> <span class="o">=</span> <span class="n">Cx486_name</span><span class="p">[</span><span class="n">dir0_lsn</span> <span class="o">&amp;</span> <span class="mi">7</span><span class="p">];</span>
		<span class="k">break</span><span class="p">;</span>

	<span class="k">case</span> <span class="mi">1</span>: <span class="cm">/* Cx486S/DX/DX2/DX4 */</span>
		<span class="n">p</span> <span class="o">=</span> <span class="p">(</span><span class="n">dir0_lsn</span> <span class="o">&amp;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">?</span> <span class="n">Cx486D_name</span><span class="p">[</span><span class="n">dir0_lsn</span> <span class="o">&amp;</span> <span class="mi">5</span><span class="p">]</span>
			<span class="o">:</span> <span class="n">Cx486S_name</span><span class="p">[</span><span class="n">dir0_lsn</span> <span class="o">&amp;</span> <span class="mi">3</span><span class="p">];</span>
		<span class="k">break</span><span class="p">;</span>

	<span class="k">case</span> <span class="mi">2</span>: <span class="cm">/* 5x86 */</span>
		<span class="n">Cx86_cb</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="n">cyrix_model_mult1</span><span class="p">[</span><span class="n">dir0_lsn</span> <span class="o">&amp;</span> <span class="mi">5</span><span class="p">];</span>
		<span class="n">p</span> <span class="o">=</span> <span class="n">Cx86_cb</span><span class="o">+</span><span class="mi">2</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>

	<span class="k">case</span> <span class="mi">3</span>: <span class="cm">/* 6x86/6x86L */</span>
		<span class="n">Cx86_cb</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="sc">&#39; &#39;</span><span class="p">;</span>
		<span class="n">Cx86_cb</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="n">cyrix_model_mult1</span><span class="p">[</span><span class="n">dir0_lsn</span> <span class="o">&amp;</span> <span class="mi">5</span><span class="p">];</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">dir1</span> <span class="o">&gt;</span> <span class="mh">0x21</span><span class="p">)</span> <span class="p">{</span> <span class="cm">/* 686L */</span>
			<span class="n">Cx86_cb</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="sc">&#39;L&#39;</span><span class="p">;</span>
			<span class="n">p</span> <span class="o">=</span> <span class="n">Cx86_cb</span><span class="p">;</span>
			<span class="p">(</span><span class="n">c</span><span class="o">-&gt;</span><span class="n">x86_model</span><span class="p">)</span><span class="o">++</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">else</span>             <span class="cm">/* 686 */</span>
			<span class="n">p</span> <span class="o">=</span> <span class="n">Cx86_cb</span><span class="o">+</span><span class="mi">1</span><span class="p">;</span>
		<span class="cm">/* Emulate MTRRs using Cyrix&#39;s ARRs. */</span>
		<span class="n">set_cpu_cap</span><span class="p">(</span><span class="n">c</span><span class="p">,</span> <span class="n">X86_FEATURE_CYRIX_ARR</span><span class="p">);</span>
		<span class="cm">/* 6x86&#39;s contain this bug */</span>
		<span class="n">c</span><span class="o">-&gt;</span><span class="n">coma_bug</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>

	<span class="k">case</span> <span class="mi">4</span>: <span class="cm">/* MediaGX/GXm or Geode GXM/GXLV/GX1 */</span>
<span class="cp">#ifdef CONFIG_PCI</span>
	<span class="p">{</span>
		<span class="n">u32</span> <span class="n">vendor</span><span class="p">,</span> <span class="n">device</span><span class="p">;</span>
		<span class="cm">/*</span>
<span class="cm">		 * It isn&#39;t really a PCI quirk directly, but the cure is the</span>
<span class="cm">		 * same. The MediaGX has deep magic SMM stuff that handles the</span>
<span class="cm">		 * SB emulation. It throws away the fifo on disable_dma() which</span>
<span class="cm">		 * is wrong and ruins the audio.</span>
<span class="cm">		 *</span>
<span class="cm">		 *  Bug2: VSA1 has a wrap bug so that using maximum sized DMA</span>
<span class="cm">		 *  causes bad things. According to NatSemi VSA2 has another</span>
<span class="cm">		 *  bug to do with &#39;hlt&#39;. I&#39;ve not seen any boards using VSA2</span>
<span class="cm">		 *  and X doesn&#39;t seem to support it either so who cares 8).</span>
<span class="cm">		 *  VSA1 we work around however.</span>
<span class="cm">		 */</span>

		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_INFO</span> <span class="s">&quot;Working around Cyrix MediaGX virtual DMA bugs.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">isa_dma_bridge_buggy</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>

		<span class="cm">/* We do this before the PCI layer is running. However we</span>
<span class="cm">		   are safe here as we know the bridge must be a Cyrix</span>
<span class="cm">		   companion and must be present */</span>
		<span class="n">vendor</span> <span class="o">=</span> <span class="n">read_pci_config_16</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x12</span><span class="p">,</span> <span class="n">PCI_VENDOR_ID</span><span class="p">);</span>
		<span class="n">device</span> <span class="o">=</span> <span class="n">read_pci_config_16</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x12</span><span class="p">,</span> <span class="n">PCI_DEVICE_ID</span><span class="p">);</span>

		<span class="cm">/*</span>
<span class="cm">		 *  The 5510/5520 companion chips have a funky PIT.</span>
<span class="cm">		 */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">vendor</span> <span class="o">==</span> <span class="n">PCI_VENDOR_ID_CYRIX</span> <span class="o">&amp;&amp;</span>
			<span class="p">(</span><span class="n">device</span> <span class="o">==</span> <span class="n">PCI_DEVICE_ID_CYRIX_5510</span> <span class="o">||</span>
					<span class="n">device</span> <span class="o">==</span> <span class="n">PCI_DEVICE_ID_CYRIX_5520</span><span class="p">))</span>
			<span class="n">mark_tsc_unstable</span><span class="p">(</span><span class="s">&quot;cyrix 5510/5520 detected&quot;</span><span class="p">);</span>
	<span class="p">}</span>
<span class="cp">#endif</span>
		<span class="n">c</span><span class="o">-&gt;</span><span class="n">x86_cache_size</span> <span class="o">=</span> <span class="mi">16</span><span class="p">;</span>	<span class="cm">/* Yep 16K integrated cache thats it */</span>

		<span class="cm">/* GXm supports extended cpuid levels &#39;ala&#39; AMD */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">c</span><span class="o">-&gt;</span><span class="n">cpuid_level</span> <span class="o">==</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
			<span class="cm">/* Enable cxMMX extensions (GX1 Datasheet 54) */</span>
			<span class="n">setCx86_old</span><span class="p">(</span><span class="n">CX86_CCR7</span><span class="p">,</span> <span class="n">getCx86_old</span><span class="p">(</span><span class="n">CX86_CCR7</span><span class="p">)</span> <span class="o">|</span> <span class="mi">1</span><span class="p">);</span>

			<span class="cm">/*</span>
<span class="cm">			 * GXm : 0x30 ... 0x5f GXm  datasheet 51</span>
<span class="cm">			 * GXlv: 0x6x          GXlv datasheet 54</span>
<span class="cm">			 *  ?  : 0x7x</span>
<span class="cm">			 * GX1 : 0x8x          GX1  datasheet 56</span>
<span class="cm">			 */</span>
			<span class="k">if</span> <span class="p">((</span><span class="mh">0x30</span> <span class="o">&lt;=</span> <span class="n">dir1</span> <span class="o">&amp;&amp;</span> <span class="n">dir1</span> <span class="o">&lt;=</span> <span class="mh">0x6f</span><span class="p">)</span> <span class="o">||</span>
					<span class="p">(</span><span class="mh">0x80</span> <span class="o">&lt;=</span> <span class="n">dir1</span> <span class="o">&amp;&amp;</span> <span class="n">dir1</span> <span class="o">&lt;=</span> <span class="mh">0x8f</span><span class="p">))</span>
				<span class="n">geode_configure</span><span class="p">();</span>
			<span class="k">return</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span> <span class="cm">/* MediaGX */</span>
			<span class="n">Cx86_cb</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="p">(</span><span class="n">dir0_lsn</span> <span class="o">&amp;</span> <span class="mi">1</span><span class="p">)</span> <span class="o">?</span> <span class="sc">&#39;3&#39;</span> <span class="o">:</span> <span class="sc">&#39;4&#39;</span><span class="p">;</span>
			<span class="n">p</span> <span class="o">=</span> <span class="n">Cx86_cb</span><span class="o">+</span><span class="mi">2</span><span class="p">;</span>
			<span class="n">c</span><span class="o">-&gt;</span><span class="n">x86_model</span> <span class="o">=</span> <span class="p">(</span><span class="n">dir1</span> <span class="o">&amp;</span> <span class="mh">0x20</span><span class="p">)</span> <span class="o">?</span> <span class="mi">1</span> <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">break</span><span class="p">;</span>

	<span class="k">case</span> <span class="mi">5</span>: <span class="cm">/* 6x86MX/M II */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">dir1</span> <span class="o">&gt;</span> <span class="mi">7</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">dir0_msn</span><span class="o">++</span><span class="p">;</span>  <span class="cm">/* M II */</span>
			<span class="cm">/* Enable MMX extensions (App note 108) */</span>
			<span class="n">setCx86_old</span><span class="p">(</span><span class="n">CX86_CCR7</span><span class="p">,</span> <span class="n">getCx86_old</span><span class="p">(</span><span class="n">CX86_CCR7</span><span class="p">)</span><span class="o">|</span><span class="mi">1</span><span class="p">);</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">c</span><span class="o">-&gt;</span><span class="n">coma_bug</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>      <span class="cm">/* 6x86MX, it has the bug. */</span>
		<span class="p">}</span>
		<span class="n">tmp</span> <span class="o">=</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">dir0_lsn</span> <span class="o">&amp;</span> <span class="mi">7</span><span class="p">)</span> <span class="o">||</span> <span class="n">dir0_lsn</span> <span class="o">&amp;</span> <span class="mi">1</span><span class="p">)</span> <span class="o">?</span> <span class="mi">2</span> <span class="o">:</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">Cx86_cb</span><span class="p">[</span><span class="n">tmp</span><span class="p">]</span> <span class="o">=</span> <span class="n">cyrix_model_mult2</span><span class="p">[</span><span class="n">dir0_lsn</span> <span class="o">&amp;</span> <span class="mi">7</span><span class="p">];</span>
		<span class="n">p</span> <span class="o">=</span> <span class="n">Cx86_cb</span><span class="o">+</span><span class="n">tmp</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(((</span><span class="n">dir1</span> <span class="o">&amp;</span> <span class="mh">0x0f</span><span class="p">)</span> <span class="o">&gt;</span> <span class="mi">4</span><span class="p">)</span> <span class="o">||</span> <span class="p">((</span><span class="n">dir1</span> <span class="o">&amp;</span> <span class="mh">0xf0</span><span class="p">)</span> <span class="o">==</span> <span class="mh">0x20</span><span class="p">))</span>
			<span class="p">(</span><span class="n">c</span><span class="o">-&gt;</span><span class="n">x86_model</span><span class="p">)</span><span class="o">++</span><span class="p">;</span>
		<span class="cm">/* Emulate MTRRs using Cyrix&#39;s ARRs. */</span>
		<span class="n">set_cpu_cap</span><span class="p">(</span><span class="n">c</span><span class="p">,</span> <span class="n">X86_FEATURE_CYRIX_ARR</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>

	<span class="k">case</span> <span class="mh">0xf</span>:  <span class="cm">/* Cyrix 486 without DEVID registers */</span>
		<span class="k">switch</span> <span class="p">(</span><span class="n">dir0_lsn</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span> <span class="mh">0xd</span>:  <span class="cm">/* either a 486SLC or DLC w/o DEVID */</span>
			<span class="n">dir0_msn</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
			<span class="n">p</span> <span class="o">=</span> <span class="n">Cx486_name</span><span class="p">[(</span><span class="n">c</span><span class="o">-&gt;</span><span class="n">hard_math</span><span class="p">)</span> <span class="o">?</span> <span class="mi">1</span> <span class="o">:</span> <span class="mi">0</span><span class="p">];</span>
			<span class="k">break</span><span class="p">;</span>

		<span class="k">case</span> <span class="mh">0xe</span>:  <span class="cm">/* a 486S A step */</span>
			<span class="n">dir0_msn</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
			<span class="n">p</span> <span class="o">=</span> <span class="n">Cx486S_name</span><span class="p">[</span><span class="mi">0</span><span class="p">];</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">break</span><span class="p">;</span>

	<span class="nl">default:</span>  <span class="cm">/* unknown (shouldn&#39;t happen, we know everyone ;-) */</span>
		<span class="n">dir0_msn</span> <span class="o">=</span> <span class="mi">7</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">strcpy</span><span class="p">(</span><span class="n">buf</span><span class="p">,</span> <span class="n">Cx86_model</span><span class="p">[</span><span class="n">dir0_msn</span> <span class="o">&amp;</span> <span class="mi">7</span><span class="p">]);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">p</span><span class="p">)</span>
		<span class="n">strcat</span><span class="p">(</span><span class="n">buf</span><span class="p">,</span> <span class="n">p</span><span class="p">);</span>
	<span class="k">return</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Handle National Semiconductor branded processors</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="n">__cpuinit</span> <span class="nf">init_nsc</span><span class="p">(</span><span class="k">struct</span> <span class="n">cpuinfo_x86</span> <span class="o">*</span><span class="n">c</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/*</span>
<span class="cm">	 * There may be GX1 processors in the wild that are branded</span>
<span class="cm">	 * NSC and not Cyrix.</span>
<span class="cm">	 *</span>
<span class="cm">	 * This function only handles the GX processor, and kicks every</span>
<span class="cm">	 * thing else to the Cyrix init function above - that should</span>
<span class="cm">	 * cover any processors that might have been branded differently</span>
<span class="cm">	 * after NSC acquired Cyrix.</span>
<span class="cm">	 *</span>
<span class="cm">	 * If this breaks your GX1 horribly, please e-mail</span>
<span class="cm">	 * info-linux@ldcmail.amd.com to tell us.</span>
<span class="cm">	 */</span>

	<span class="cm">/* Handle the GX (Formally known as the GX2) */</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">c</span><span class="o">-&gt;</span><span class="n">x86</span> <span class="o">==</span> <span class="mi">5</span> <span class="o">&amp;&amp;</span> <span class="n">c</span><span class="o">-&gt;</span><span class="n">x86_model</span> <span class="o">==</span> <span class="mi">5</span><span class="p">)</span>
		<span class="n">cpu_detect_cache_sizes</span><span class="p">(</span><span class="n">c</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">init_cyrix</span><span class="p">(</span><span class="n">c</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Cyrix CPUs without cpuid or with cpuid not yet enabled can be detected</span>
<span class="cm"> * by the fact that they preserve the flags across the division of 5/2.</span>
<span class="cm"> * PII and PPro exhibit this behavior too, but they have cpuid available.</span>
<span class="cm"> */</span>

<span class="cm">/*</span>
<span class="cm"> * Perform the Cyrix 5/2 test. A Cyrix won&#39;t change</span>
<span class="cm"> * the flags, while other 486 chips will.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">test_cyrix_52div</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">test</span><span class="p">;</span>

	<span class="n">__asm__</span> <span class="n">__volatile__</span><span class="p">(</span>
	     <span class="s">&quot;sahf</span><span class="se">\n\t</span><span class="s">&quot;</span>		<span class="cm">/* clear flags (%eax = 0x0005) */</span>
	     <span class="s">&quot;div %b2</span><span class="se">\n\t</span><span class="s">&quot;</span>	<span class="cm">/* divide 5 by 2 */</span>
	     <span class="s">&quot;lahf&quot;</span>		<span class="cm">/* store flags into %ah */</span>
	     <span class="o">:</span> <span class="s">&quot;=a&quot;</span> <span class="p">(</span><span class="n">test</span><span class="p">)</span>
	     <span class="o">:</span> <span class="s">&quot;0&quot;</span> <span class="p">(</span><span class="mi">5</span><span class="p">),</span> <span class="s">&quot;q&quot;</span> <span class="p">(</span><span class="mi">2</span><span class="p">)</span>
	     <span class="o">:</span> <span class="s">&quot;cc&quot;</span><span class="p">);</span>

	<span class="cm">/* AH is 0x02 on Cyrix after the divide.. */</span>
	<span class="k">return</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">char</span><span class="p">)</span> <span class="p">(</span><span class="n">test</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">==</span> <span class="mh">0x02</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__cpuinit</span> <span class="nf">cyrix_identify</span><span class="p">(</span><span class="k">struct</span> <span class="n">cpuinfo_x86</span> <span class="o">*</span><span class="n">c</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* Detect Cyrix with disabled CPUID */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">c</span><span class="o">-&gt;</span><span class="n">x86</span> <span class="o">==</span> <span class="mi">4</span> <span class="o">&amp;&amp;</span> <span class="n">test_cyrix_52div</span><span class="p">())</span> <span class="p">{</span>
		<span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">dir0</span><span class="p">,</span> <span class="n">dir1</span><span class="p">;</span>

		<span class="n">strcpy</span><span class="p">(</span><span class="n">c</span><span class="o">-&gt;</span><span class="n">x86_vendor_id</span><span class="p">,</span> <span class="s">&quot;CyrixInstead&quot;</span><span class="p">);</span>
		<span class="n">c</span><span class="o">-&gt;</span><span class="n">x86_vendor</span> <span class="o">=</span> <span class="n">X86_VENDOR_CYRIX</span><span class="p">;</span>

		<span class="cm">/* Actually enable cpuid on the older cyrix */</span>

		<span class="cm">/* Retrieve CPU revisions */</span>

		<span class="n">do_cyrix_devid</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dir0</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">dir1</span><span class="p">);</span>

		<span class="n">dir0</span> <span class="o">&gt;&gt;=</span> <span class="mi">4</span><span class="p">;</span>

		<span class="cm">/* Check it is an affected model */</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">dir0</span> <span class="o">==</span> <span class="mi">5</span> <span class="o">||</span> <span class="n">dir0</span> <span class="o">==</span> <span class="mi">3</span><span class="p">)</span> <span class="p">{</span>
			<span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">ccr3</span><span class="p">;</span>
			<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
			<span class="n">printk</span><span class="p">(</span><span class="n">KERN_INFO</span> <span class="s">&quot;Enabling CPUID on Cyrix processor.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="n">local_irq_save</span><span class="p">(</span><span class="n">flags</span><span class="p">);</span>
			<span class="n">ccr3</span> <span class="o">=</span> <span class="n">getCx86</span><span class="p">(</span><span class="n">CX86_CCR3</span><span class="p">);</span>
			<span class="cm">/* enable MAPEN  */</span>
			<span class="n">setCx86</span><span class="p">(</span><span class="n">CX86_CCR3</span><span class="p">,</span> <span class="p">(</span><span class="n">ccr3</span> <span class="o">&amp;</span> <span class="mh">0x0f</span><span class="p">)</span> <span class="o">|</span> <span class="mh">0x10</span><span class="p">);</span>
			<span class="cm">/* enable cpuid  */</span>
			<span class="n">setCx86_old</span><span class="p">(</span><span class="n">CX86_CCR4</span><span class="p">,</span> <span class="n">getCx86_old</span><span class="p">(</span><span class="n">CX86_CCR4</span><span class="p">)</span> <span class="o">|</span> <span class="mh">0x80</span><span class="p">);</span>
			<span class="cm">/* disable MAPEN */</span>
			<span class="n">setCx86</span><span class="p">(</span><span class="n">CX86_CCR3</span><span class="p">,</span> <span class="n">ccr3</span><span class="p">);</span>
			<span class="n">local_irq_restore</span><span class="p">(</span><span class="n">flags</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">cpu_dev</span> <span class="n">__cpuinitconst</span> <span class="n">cyrix_cpu_dev</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">c_vendor</span>	<span class="o">=</span> <span class="s">&quot;Cyrix&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">c_ident</span>	<span class="o">=</span> <span class="p">{</span> <span class="s">&quot;CyrixInstead&quot;</span> <span class="p">},</span>
	<span class="p">.</span><span class="n">c_early_init</span>	<span class="o">=</span> <span class="n">early_init_cyrix</span><span class="p">,</span>
	<span class="p">.</span><span class="n">c_init</span>		<span class="o">=</span> <span class="n">init_cyrix</span><span class="p">,</span>
	<span class="p">.</span><span class="n">c_identify</span>	<span class="o">=</span> <span class="n">cyrix_identify</span><span class="p">,</span>
	<span class="p">.</span><span class="n">c_x86_vendor</span>	<span class="o">=</span> <span class="n">X86_VENDOR_CYRIX</span><span class="p">,</span>
<span class="p">};</span>

<span class="n">cpu_dev_register</span><span class="p">(</span><span class="n">cyrix_cpu_dev</span><span class="p">);</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">cpu_dev</span> <span class="n">__cpuinitconst</span> <span class="n">nsc_cpu_dev</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">c_vendor</span>	<span class="o">=</span> <span class="s">&quot;NSC&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">c_ident</span>	<span class="o">=</span> <span class="p">{</span> <span class="s">&quot;Geode by NSC&quot;</span> <span class="p">},</span>
	<span class="p">.</span><span class="n">c_init</span>		<span class="o">=</span> <span class="n">init_nsc</span><span class="p">,</span>
	<span class="p">.</span><span class="n">c_x86_vendor</span>	<span class="o">=</span> <span class="n">X86_VENDOR_NSC</span><span class="p">,</span>
<span class="p">};</span>

<span class="n">cpu_dev_register</span><span class="p">(</span><span class="n">nsc_cpu_dev</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
