

================================================================
== Vitis HLS Report for 'rx_fifo_Pipeline_VITIS_LOOP_71_1'
================================================================
* Date:           Tue Nov 15 12:03:28 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        maclogger
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu5ev-sfvc784-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       14|       14|  0.140 us|  0.140 us|   14|   14|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_71_1  |       12|       12|        10|          1|          1|     4|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 1, D = 10, States = { 1 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.09>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 13 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%sext_ln73_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln73"   --->   Operation 14 'read' 'sext_ln73_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%sext_ln73_cast = sext i62 %sext_ln73_read"   --->   Operation 15 'sext' 'sext_ln73_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_axi_full, void @empty_49, i32 0, i32 0, void @empty_50, i32 0, i32 1028, void @empty_55, void @empty_57, void @empty_50, i32 16, i32 16, i32 16, i32 16, void @empty_50, void @empty_50, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.42ns)   --->   "%store_ln0 = store i3 0, i3 %i"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 18 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%i_7 = load i3 %i" [mac_logger.cpp:71]   --->   Operation 19 'load' 'i_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.58ns)   --->   "%icmp_ln71 = icmp_eq  i3 %i_7, i3 4" [mac_logger.cpp:71]   --->   Operation 20 'icmp' 'icmp_ln71' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.67ns)   --->   "%add_ln71 = add i3 %i_7, i3 1" [mac_logger.cpp:71]   --->   Operation 21 'add' 'add_ln71' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln71 = br i1 %icmp_ln71, void %for.inc.split, void %for.end_ifconv.exitStub" [mac_logger.cpp:71]   --->   Operation 22 'br' 'br_ln71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.42ns)   --->   "%store_ln71 = store i3 %add_ln71, i3 %i" [mac_logger.cpp:71]   --->   Operation 23 'store' 'store_ln71' <Predicate = (!icmp_ln71)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%fifo_axi_full_addr = getelementptr i32 %fifo_axi_full, i64 %sext_ln73_cast" [mac_logger.cpp:73]   --->   Operation 24 'getelementptr' 'fifo_axi_full_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str3"   --->   Operation 25 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 26 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [7/7] (7.30ns)   --->   "%rxWord_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %fifo_axi_full_addr, i32 1" [mac_logger.cpp:73]   --->   Operation 27 'readreq' 'rxWord_req' <Predicate = (!icmp_ln71)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 28 [6/7] (7.30ns)   --->   "%rxWord_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %fifo_axi_full_addr, i32 1" [mac_logger.cpp:73]   --->   Operation 28 'readreq' 'rxWord_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 29 [5/7] (7.30ns)   --->   "%rxWord_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %fifo_axi_full_addr, i32 1" [mac_logger.cpp:73]   --->   Operation 29 'readreq' 'rxWord_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 30 [4/7] (7.30ns)   --->   "%rxWord_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %fifo_axi_full_addr, i32 1" [mac_logger.cpp:73]   --->   Operation 30 'readreq' 'rxWord_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 31 [3/7] (7.30ns)   --->   "%rxWord_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %fifo_axi_full_addr, i32 1" [mac_logger.cpp:73]   --->   Operation 31 'readreq' 'rxWord_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 32 [2/7] (7.30ns)   --->   "%rxWord_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %fifo_axi_full_addr, i32 1" [mac_logger.cpp:73]   --->   Operation 32 'readreq' 'rxWord_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 33 [1/7] (7.30ns)   --->   "%rxWord_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %fifo_axi_full_addr, i32 1" [mac_logger.cpp:73]   --->   Operation 33 'readreq' 'rxWord_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 34 [1/1] (7.30ns)   --->   "%rxWord = read i32 @_ssdm_op_Read.m_axi.volatile.i32P1A, i32 %fifo_axi_full_addr" [mac_logger.cpp:73]   --->   Operation 34 'read' 'rxWord' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 40 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 40 'ret' 'ret_ln0' <Predicate = (icmp_ln71)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 0.67>
ST_10 : Operation 35 [1/1] (0.00ns)   --->   "%i_cast = zext i3 %i_7" [mac_logger.cpp:71]   --->   Operation 35 'zext' 'i_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 36 [1/1] (0.00ns)   --->   "%specloopname_ln71 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [mac_logger.cpp:71]   --->   Operation 36 'specloopname' 'specloopname_ln71' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_buf_addr = getelementptr i32 %tmp_buf, i64 0, i64 %i_cast" [mac_logger.cpp:75]   --->   Operation 37 'getelementptr' 'tmp_buf_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 38 [1/1] (0.67ns)   --->   "%store_ln75 = store i32 %rxWord, i2 %tmp_buf_addr" [mac_logger.cpp:75]   --->   Operation 38 'store' 'store_ln75' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_10 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln71 = br void %for.inc" [mac_logger.cpp:71]   --->   Operation 39 'br' 'br_ln71' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fifo_axi_full]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln73]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tmp_buf]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                     (alloca           ) [ 01000000000]
sext_ln73_read        (read             ) [ 00000000000]
sext_ln73_cast        (sext             ) [ 01100000000]
specinterface_ln0     (specinterface    ) [ 00000000000]
store_ln0             (store            ) [ 00000000000]
br_ln0                (br               ) [ 00000000000]
i_7                   (load             ) [ 01111111111]
icmp_ln71             (icmp             ) [ 01111111110]
add_ln71              (add              ) [ 00000000000]
br_ln71               (br               ) [ 00000000000]
store_ln71            (store            ) [ 00000000000]
fifo_axi_full_addr    (getelementptr    ) [ 01011111110]
specpipeline_ln0      (specpipeline     ) [ 00000000000]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000]
rxWord_req            (readreq          ) [ 00000000000]
rxWord                (read             ) [ 01000000001]
i_cast                (zext             ) [ 00000000000]
specloopname_ln71     (specloopname     ) [ 00000000000]
tmp_buf_addr          (getelementptr    ) [ 00000000000]
store_ln75            (store            ) [ 00000000000]
br_ln71               (br               ) [ 00000000000]
ret_ln0               (ret              ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fifo_axi_full">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_axi_full"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln73">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln73"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="tmp_buf">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_buf"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i62"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_49"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_50"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_55"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_57"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.volatile.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="i_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="sext_ln73_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="62" slack="0"/>
<pin id="58" dir="0" index="1" bw="62" slack="0"/>
<pin id="59" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln73_read/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="grp_readreq_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="0" index="1" bw="32" slack="0"/>
<pin id="65" dir="0" index="2" bw="1" slack="0"/>
<pin id="66" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="rxWord_req/2 "/>
</bind>
</comp>

<comp id="69" class="1004" name="rxWord_read_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="32" slack="0"/>
<pin id="71" dir="0" index="1" bw="32" slack="7"/>
<pin id="72" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rxWord/9 "/>
</bind>
</comp>

<comp id="74" class="1004" name="tmp_buf_addr_gep_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="32" slack="0"/>
<pin id="76" dir="0" index="1" bw="1" slack="0"/>
<pin id="77" dir="0" index="2" bw="3" slack="0"/>
<pin id="78" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tmp_buf_addr/10 "/>
</bind>
</comp>

<comp id="81" class="1004" name="store_ln75_access_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="2" slack="0"/>
<pin id="83" dir="0" index="1" bw="32" slack="1"/>
<pin id="84" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="85" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln75/10 "/>
</bind>
</comp>

<comp id="87" class="1004" name="sext_ln73_cast_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="62" slack="0"/>
<pin id="89" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln73_cast/1 "/>
</bind>
</comp>

<comp id="91" class="1004" name="store_ln0_store_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="1" slack="0"/>
<pin id="93" dir="0" index="1" bw="3" slack="0"/>
<pin id="94" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="i_7_load_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="3" slack="0"/>
<pin id="98" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_7/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="icmp_ln71_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="3" slack="0"/>
<pin id="101" dir="0" index="1" bw="3" slack="0"/>
<pin id="102" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln71/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="add_ln71_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="3" slack="0"/>
<pin id="107" dir="0" index="1" bw="1" slack="0"/>
<pin id="108" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln71/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="store_ln71_store_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="3" slack="0"/>
<pin id="113" dir="0" index="1" bw="3" slack="0"/>
<pin id="114" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln71/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="fifo_axi_full_addr_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="0"/>
<pin id="118" dir="0" index="1" bw="62" slack="1"/>
<pin id="119" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fifo_axi_full_addr/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="i_cast_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="3" slack="9"/>
<pin id="124" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast/10 "/>
</bind>
</comp>

<comp id="126" class="1005" name="i_reg_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="3" slack="0"/>
<pin id="128" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="133" class="1005" name="sext_ln73_cast_reg_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="64" slack="1"/>
<pin id="135" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln73_cast "/>
</bind>
</comp>

<comp id="138" class="1005" name="i_7_reg_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="3" slack="9"/>
<pin id="140" dir="1" index="1" bw="3" slack="9"/>
</pin_list>
<bind>
<opset="i_7 "/>
</bind>
</comp>

<comp id="143" class="1005" name="icmp_ln71_reg_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="1" slack="1"/>
<pin id="145" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln71 "/>
</bind>
</comp>

<comp id="147" class="1005" name="fifo_axi_full_addr_reg_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="32" slack="1"/>
<pin id="149" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="fifo_axi_full_addr "/>
</bind>
</comp>

<comp id="153" class="1005" name="rxWord_reg_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="32" slack="1"/>
<pin id="155" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="rxWord "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="55"><net_src comp="6" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="60"><net_src comp="8" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="2" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="67"><net_src comp="42" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="68"><net_src comp="6" pin="0"/><net_sink comp="62" pin=2"/></net>

<net id="73"><net_src comp="44" pin="0"/><net_sink comp="69" pin=0"/></net>

<net id="79"><net_src comp="4" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="50" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="86"><net_src comp="74" pin="3"/><net_sink comp="81" pin=0"/></net>

<net id="90"><net_src comp="56" pin="2"/><net_sink comp="87" pin=0"/></net>

<net id="95"><net_src comp="28" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="103"><net_src comp="96" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="104"><net_src comp="30" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="109"><net_src comp="96" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="110"><net_src comp="32" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="115"><net_src comp="105" pin="2"/><net_sink comp="111" pin=0"/></net>

<net id="120"><net_src comp="0" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="116" pin="2"/><net_sink comp="62" pin=1"/></net>

<net id="125"><net_src comp="122" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="129"><net_src comp="52" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="130"><net_src comp="126" pin="1"/><net_sink comp="91" pin=1"/></net>

<net id="131"><net_src comp="126" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="132"><net_src comp="126" pin="1"/><net_sink comp="111" pin=1"/></net>

<net id="136"><net_src comp="87" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="137"><net_src comp="133" pin="1"/><net_sink comp="116" pin=1"/></net>

<net id="141"><net_src comp="96" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="142"><net_src comp="138" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="146"><net_src comp="99" pin="2"/><net_sink comp="143" pin=0"/></net>

<net id="150"><net_src comp="116" pin="2"/><net_sink comp="147" pin=0"/></net>

<net id="151"><net_src comp="147" pin="1"/><net_sink comp="62" pin=1"/></net>

<net id="152"><net_src comp="147" pin="1"/><net_sink comp="69" pin=1"/></net>

<net id="156"><net_src comp="69" pin="2"/><net_sink comp="153" pin=0"/></net>

<net id="157"><net_src comp="153" pin="1"/><net_sink comp="81" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: tmp_buf | {10 }
 - Input state : 
	Port: rx_fifo_Pipeline_VITIS_LOOP_71_1 : fifo_axi_full | {2 3 4 5 6 7 8 9 }
	Port: rx_fifo_Pipeline_VITIS_LOOP_71_1 : sext_ln73 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_7 : 1
		icmp_ln71 : 2
		add_ln71 : 2
		br_ln71 : 3
		store_ln71 : 3
	State 2
		rxWord_req : 1
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
		tmp_buf_addr : 1
		store_ln75 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|    add   |      add_ln71_fu_105      |    0    |    10   |
|----------|---------------------------|---------|---------|
|   icmp   |      icmp_ln71_fu_99      |    0    |    8    |
|----------|---------------------------|---------|---------|
|   read   | sext_ln73_read_read_fu_56 |    0    |    0    |
|          |     rxWord_read_fu_69     |    0    |    0    |
|----------|---------------------------|---------|---------|
|  readreq |     grp_readreq_fu_62     |    0    |    0    |
|----------|---------------------------|---------|---------|
|   sext   |    sext_ln73_cast_fu_87   |    0    |    0    |
|----------|---------------------------|---------|---------|
|   zext   |       i_cast_fu_122       |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |    18   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|fifo_axi_full_addr_reg_147|   32   |
|        i_7_reg_138       |    3   |
|         i_reg_126        |    3   |
|     icmp_ln71_reg_143    |    1   |
|      rxWord_reg_153      |   32   |
|  sext_ln73_cast_reg_133  |   64   |
+--------------------------+--------+
|           Total          |   135  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_readreq_fu_62 |  p1  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   64   ||  0.427  ||    9    |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   18   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   135  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   135  |   27   |
+-----------+--------+--------+--------+
