INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Will/Desktop/FPGA projects/Debounce/Debounce.srcs/sources_1/new/counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Will/Desktop/FPGA projects/Debounce/Debounce.srcs/sim_1/new/Counter_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Counter_sim'
