# Benchmark "shift_reg_break_dv" written by ABC on Sun Jul 13 20:25:50 2025
.model shift_reg_break_dv
.inputs clk rst ins[0] ins[1] ins[2] ins_valid outs_ready
.outputs ins_ready outs[0] outs[1] outs[2] outs_valid

.latch        n26 Memory[0][0]  2
.latch        n31 Memory[0][1]  2
.latch        n36 Memory[0][2]  2
.latch        n41 Memory[1][0]  2
.latch        n46 Memory[1][1]  2
.latch        n51 Memory[1][2]  2
.latch        n56 Memory[2][0]  2
.latch        n61 Memory[2][1]  2
.latch        n66 Memory[2][2]  2
.latch        n71 control.valid_reg[0]  2
.latch        n76 control.valid_reg[1]  2
.latch        n81 control.valid_reg[2]  2

.names outs_ready control.valid_reg[2] ins_ready
01 0
.names Memory[0][0] ins_ready new_n50
10 1
.names ins[0] ins_ready new_n51_1
11 1
.names new_n50 new_n51_1 n26
00 0
.names Memory[0][1] ins_ready new_n53
10 1
.names ins[1] ins_ready new_n54
11 1
.names new_n53 new_n54 n31
00 0
.names Memory[0][2] ins_ready new_n56_1
10 1
.names ins[2] ins_ready new_n57
11 1
.names new_n56_1 new_n57 n36
00 0
.names Memory[1][0] ins_ready new_n59
10 1
.names Memory[0][0] ins_ready new_n60
11 1
.names new_n59 new_n60 n41
00 0
.names Memory[1][1] ins_ready new_n62
10 1
.names Memory[0][1] ins_ready new_n63
11 1
.names new_n62 new_n63 n46
00 0
.names Memory[1][2] ins_ready new_n65
10 1
.names Memory[0][2] ins_ready new_n66_1
11 1
.names new_n65 new_n66_1 n51
00 0
.names Memory[2][0] ins_ready new_n68
10 1
.names Memory[1][0] ins_ready new_n69
11 1
.names new_n68 new_n69 n56
00 0
.names Memory[2][1] ins_ready new_n71_1
10 1
.names Memory[1][1] ins_ready new_n72
11 1
.names new_n71_1 new_n72 n61
00 0
.names Memory[2][2] ins_ready new_n74
10 1
.names Memory[1][2] ins_ready new_n75
11 1
.names new_n74 new_n75 n66
00 0
.names control.valid_reg[0] ins_ready new_n77
10 1
.names ins_valid ins_ready new_n78
11 1
.names new_n77 new_n78 new_n79
00 1
.names rst new_n79 n71
00 1
.names control.valid_reg[1] ins_ready new_n81_1
10 1
.names control.valid_reg[0] ins_ready new_n82
11 1
.names new_n81_1 new_n82 new_n83
00 1
.names rst new_n83 n76
00 1
.names control.valid_reg[1] ins_ready new_n85
01 1
.names rst new_n85 n81
00 1
.names Memory[2][0] outs[0]
1 1
.names Memory[2][1] outs[1]
1 1
.names Memory[2][2] outs[2]
1 1
.names control.valid_reg[2] outs_valid
1 1
.end
