Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date              : Tue Mar  5 23:49:53 2019
| Host              : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command           : report_timing_summary -setup -nworst 5 -max_paths 5 -file timing_setup.txt
| Design            : wrapper_csn
| Device            : xcvu9p-flgc2104
| Speed File        : -1  PRODUCTION 1.20 05-21-2018
| Temperature Grade : E
-------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.801        0.000                      0                 1026        2.552        0.000                       0                  1722  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
clk          {0.000 3.125}        6.250           160.000         
clk_wrapper  {0.000 500.000}      1000.000        1.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 2.801        0.000                      0                 1026        2.552        0.000                       0                  1234  
clk_wrapper                                                                             498.562        0.000                       0                   488  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        2.801ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.552ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.801ns  (required time - arrival time)
  Source:                 dut_inst/ret_array_2_12.idx_ret_67_0_DOUT[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            shift_reg_tap_o/sr_p.sr_1[112]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk rise@6.250ns - clk rise@0.000ns)
  Data Path Delay:        3.378ns  (logic 0.725ns (21.462%)  route 2.653ns (78.538%))
  Logic Levels:           5  (LUT3=2 LUT5=3)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.181ns = ( 8.431 - 6.250 ) 
    Source Clock Delay      (SCD):    2.648ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.507ns (routing 0.616ns, distribution 0.891ns)
  Clock Net Delay (Destination): 1.351ns (routing 0.562ns, distribution 0.789ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X3Y9 (CLOCK_ROOT)    net (fo=1233, routed)        1.507     2.648    dut_inst/clk_c
    SLICE_X95Y583        FDRE                                         r  dut_inst/ret_array_2_12.idx_ret_67_0_DOUT[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y583        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     2.744 r  dut_inst/ret_array_2_12.idx_ret_67_0_DOUT[0]/Q
                         net (fo=24, routed)          0.701     3.445    dut_inst/stage_g.8.pair_g.4.csn_cmp_inst/un1_b_i_o_o_o_o_20
    SLICE_X96Y579        LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.115     3.560 f  dut_inst/stage_g.8.pair_g.4.csn_cmp_inst/m328_lut6_2_o5_lut6_2_o6/O
                         net (fo=2, routed)           0.381     3.941    dut_inst/stage_g.8.pair_g.4.csn_cmp_inst/N_386
    SLICE_X101Y577       LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.147     4.088 f  dut_inst/stage_g.8.pair_g.4.csn_cmp_inst/m325_lut6_2_o5_lut6_2_o6/O
                         net (fo=3, routed)           0.546     4.634    dut_inst/stage_g.8.pair_g.4.csn_cmp_inst/N_811
    SLICE_X95Y581        LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.062     4.696 f  dut_inst/stage_g.8.pair_g.4.csn_cmp_inst/m811_lut6_2_o6_lut6_2_o6/O
                         net (fo=4, routed)           0.315     5.011    dut_inst/stage_g.8.pair_g.4.csn_cmp_inst/N_812
    SLICE_X97Y581        LUT5 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.126     5.137 f  dut_inst/stage_g.8.pair_g.4.csn_cmp_inst/m816_lut6_2_o5_lut6_2_o5/O
                         net (fo=3, routed)           0.377     5.514    dut_inst/stage_g.8.pair_g.4.csn_cmp_inst/N_817
    SLICE_X101Y582       LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.179     5.693 r  dut_inst/stage_g.8.pair_g.4.csn_cmp_inst/m833_lut6_2_o6_lut6_2_o5/O
                         net (fo=1, routed)           0.333     6.026    shift_reg_tap_o/m833_lut6_2_o5
    SLICE_X102Y582       FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[112]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.250     6.250 r  
    AV33                                              0.000     6.250 r  clk (IN)
                         net (fo=0)                   0.000     6.250    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     6.760 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.760    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.760 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     7.056    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.080 r  clk_ibuf/O
    X3Y9 (CLOCK_ROOT)    net (fo=1233, routed)        1.351     8.431    shift_reg_tap_o/clk_c
    SLICE_X102Y582       FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[112]/C
                         clock pessimism              0.404     8.835    
                         clock uncertainty           -0.035     8.800    
    SLICE_X102Y582       FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.027     8.827    shift_reg_tap_o/sr_p.sr_1[112]
  -------------------------------------------------------------------
                         required time                          8.827    
                         arrival time                          -6.026    
  -------------------------------------------------------------------
                         slack                                  2.801    

Slack (MET) :             2.801ns  (required time - arrival time)
  Source:                 dut_inst/ret_array_2_12.idx_ret_67_0_DOUT[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            shift_reg_tap_o/sr_p.sr_1[112]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk rise@6.250ns - clk rise@0.000ns)
  Data Path Delay:        3.378ns  (logic 0.725ns (21.462%)  route 2.653ns (78.538%))
  Logic Levels:           5  (LUT3=2 LUT5=3)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.181ns = ( 8.431 - 6.250 ) 
    Source Clock Delay      (SCD):    2.648ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.507ns (routing 0.616ns, distribution 0.891ns)
  Clock Net Delay (Destination): 1.351ns (routing 0.562ns, distribution 0.789ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X3Y9 (CLOCK_ROOT)    net (fo=1233, routed)        1.507     2.648    dut_inst/clk_c
    SLICE_X95Y583        FDRE                                         r  dut_inst/ret_array_2_12.idx_ret_67_0_DOUT[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y583        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     2.744 f  dut_inst/ret_array_2_12.idx_ret_67_0_DOUT[0]/Q
                         net (fo=24, routed)          0.701     3.445    dut_inst/stage_g.8.pair_g.4.csn_cmp_inst/un1_b_i_o_o_o_o_20
    SLICE_X96Y579        LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.115     3.560 f  dut_inst/stage_g.8.pair_g.4.csn_cmp_inst/m328_lut6_2_o5_lut6_2_o6/O
                         net (fo=2, routed)           0.381     3.941    dut_inst/stage_g.8.pair_g.4.csn_cmp_inst/N_386
    SLICE_X101Y577       LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.147     4.088 f  dut_inst/stage_g.8.pair_g.4.csn_cmp_inst/m325_lut6_2_o5_lut6_2_o6/O
                         net (fo=3, routed)           0.546     4.634    dut_inst/stage_g.8.pair_g.4.csn_cmp_inst/N_811
    SLICE_X95Y581        LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.062     4.696 f  dut_inst/stage_g.8.pair_g.4.csn_cmp_inst/m811_lut6_2_o6_lut6_2_o6/O
                         net (fo=4, routed)           0.315     5.011    dut_inst/stage_g.8.pair_g.4.csn_cmp_inst/N_812
    SLICE_X97Y581        LUT5 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.126     5.137 f  dut_inst/stage_g.8.pair_g.4.csn_cmp_inst/m816_lut6_2_o5_lut6_2_o5/O
                         net (fo=3, routed)           0.377     5.514    dut_inst/stage_g.8.pair_g.4.csn_cmp_inst/N_817
    SLICE_X101Y582       LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.179     5.693 r  dut_inst/stage_g.8.pair_g.4.csn_cmp_inst/m833_lut6_2_o6_lut6_2_o5/O
                         net (fo=1, routed)           0.333     6.026    shift_reg_tap_o/m833_lut6_2_o5
    SLICE_X102Y582       FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[112]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.250     6.250 r  
    AV33                                              0.000     6.250 r  clk (IN)
                         net (fo=0)                   0.000     6.250    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     6.760 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.760    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.760 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     7.056    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.080 r  clk_ibuf/O
    X3Y9 (CLOCK_ROOT)    net (fo=1233, routed)        1.351     8.431    shift_reg_tap_o/clk_c
    SLICE_X102Y582       FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[112]/C
                         clock pessimism              0.404     8.835    
                         clock uncertainty           -0.035     8.800    
    SLICE_X102Y582       FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.027     8.827    shift_reg_tap_o/sr_p.sr_1[112]
  -------------------------------------------------------------------
                         required time                          8.827    
                         arrival time                          -6.026    
  -------------------------------------------------------------------
                         slack                                  2.801    

Slack (MET) :             2.801ns  (required time - arrival time)
  Source:                 dut_inst/ret_array_2_12.idx_ret_67_0_DOUT[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            shift_reg_tap_o/sr_p.sr_1[112]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk rise@6.250ns - clk rise@0.000ns)
  Data Path Delay:        3.378ns  (logic 0.725ns (21.462%)  route 2.653ns (78.538%))
  Logic Levels:           5  (LUT3=2 LUT5=3)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.181ns = ( 8.431 - 6.250 ) 
    Source Clock Delay      (SCD):    2.648ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.507ns (routing 0.616ns, distribution 0.891ns)
  Clock Net Delay (Destination): 1.351ns (routing 0.562ns, distribution 0.789ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X3Y9 (CLOCK_ROOT)    net (fo=1233, routed)        1.507     2.648    dut_inst/clk_c
    SLICE_X95Y583        FDRE                                         r  dut_inst/ret_array_2_12.idx_ret_67_0_DOUT[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y583        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     2.744 r  dut_inst/ret_array_2_12.idx_ret_67_0_DOUT[0]/Q
                         net (fo=24, routed)          0.701     3.445    dut_inst/stage_g.8.pair_g.4.csn_cmp_inst/un1_b_i_o_o_o_o_20
    SLICE_X96Y579        LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.115     3.560 r  dut_inst/stage_g.8.pair_g.4.csn_cmp_inst/m328_lut6_2_o5_lut6_2_o6/O
                         net (fo=2, routed)           0.381     3.941    dut_inst/stage_g.8.pair_g.4.csn_cmp_inst/N_386
    SLICE_X101Y577       LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.147     4.088 r  dut_inst/stage_g.8.pair_g.4.csn_cmp_inst/m325_lut6_2_o5_lut6_2_o6/O
                         net (fo=3, routed)           0.546     4.634    dut_inst/stage_g.8.pair_g.4.csn_cmp_inst/N_811
    SLICE_X95Y581        LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.062     4.696 r  dut_inst/stage_g.8.pair_g.4.csn_cmp_inst/m811_lut6_2_o6_lut6_2_o6/O
                         net (fo=4, routed)           0.315     5.011    dut_inst/stage_g.8.pair_g.4.csn_cmp_inst/N_812
    SLICE_X97Y581        LUT5 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.126     5.137 r  dut_inst/stage_g.8.pair_g.4.csn_cmp_inst/m816_lut6_2_o5_lut6_2_o5/O
                         net (fo=3, routed)           0.377     5.514    dut_inst/stage_g.8.pair_g.4.csn_cmp_inst/N_817
    SLICE_X101Y582       LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.179     5.693 f  dut_inst/stage_g.8.pair_g.4.csn_cmp_inst/m833_lut6_2_o6_lut6_2_o5/O
                         net (fo=1, routed)           0.333     6.026    shift_reg_tap_o/m833_lut6_2_o5
    SLICE_X102Y582       FDRE                                         f  shift_reg_tap_o/sr_p.sr_1[112]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.250     6.250 r  
    AV33                                              0.000     6.250 r  clk (IN)
                         net (fo=0)                   0.000     6.250    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     6.760 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.760    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.760 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     7.056    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.080 r  clk_ibuf/O
    X3Y9 (CLOCK_ROOT)    net (fo=1233, routed)        1.351     8.431    shift_reg_tap_o/clk_c
    SLICE_X102Y582       FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[112]/C
                         clock pessimism              0.404     8.835    
                         clock uncertainty           -0.035     8.800    
    SLICE_X102Y582       FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.027     8.827    shift_reg_tap_o/sr_p.sr_1[112]
  -------------------------------------------------------------------
                         required time                          8.827    
                         arrival time                          -6.026    
  -------------------------------------------------------------------
                         slack                                  2.801    

Slack (MET) :             2.801ns  (required time - arrival time)
  Source:                 dut_inst/ret_array_2_12.idx_ret_67_0_DOUT[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            shift_reg_tap_o/sr_p.sr_1[112]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk rise@6.250ns - clk rise@0.000ns)
  Data Path Delay:        3.378ns  (logic 0.725ns (21.462%)  route 2.653ns (78.538%))
  Logic Levels:           5  (LUT3=2 LUT5=3)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.181ns = ( 8.431 - 6.250 ) 
    Source Clock Delay      (SCD):    2.648ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.507ns (routing 0.616ns, distribution 0.891ns)
  Clock Net Delay (Destination): 1.351ns (routing 0.562ns, distribution 0.789ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X3Y9 (CLOCK_ROOT)    net (fo=1233, routed)        1.507     2.648    dut_inst/clk_c
    SLICE_X95Y583        FDRE                                         r  dut_inst/ret_array_2_12.idx_ret_67_0_DOUT[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y583        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     2.744 f  dut_inst/ret_array_2_12.idx_ret_67_0_DOUT[0]/Q
                         net (fo=24, routed)          0.701     3.445    dut_inst/stage_g.8.pair_g.4.csn_cmp_inst/un1_b_i_o_o_o_o_20
    SLICE_X96Y579        LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.115     3.560 r  dut_inst/stage_g.8.pair_g.4.csn_cmp_inst/m328_lut6_2_o5_lut6_2_o6/O
                         net (fo=2, routed)           0.381     3.941    dut_inst/stage_g.8.pair_g.4.csn_cmp_inst/N_386
    SLICE_X101Y577       LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.147     4.088 r  dut_inst/stage_g.8.pair_g.4.csn_cmp_inst/m325_lut6_2_o5_lut6_2_o6/O
                         net (fo=3, routed)           0.546     4.634    dut_inst/stage_g.8.pair_g.4.csn_cmp_inst/N_811
    SLICE_X95Y581        LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.062     4.696 r  dut_inst/stage_g.8.pair_g.4.csn_cmp_inst/m811_lut6_2_o6_lut6_2_o6/O
                         net (fo=4, routed)           0.315     5.011    dut_inst/stage_g.8.pair_g.4.csn_cmp_inst/N_812
    SLICE_X97Y581        LUT5 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.126     5.137 r  dut_inst/stage_g.8.pair_g.4.csn_cmp_inst/m816_lut6_2_o5_lut6_2_o5/O
                         net (fo=3, routed)           0.377     5.514    dut_inst/stage_g.8.pair_g.4.csn_cmp_inst/N_817
    SLICE_X101Y582       LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.179     5.693 f  dut_inst/stage_g.8.pair_g.4.csn_cmp_inst/m833_lut6_2_o6_lut6_2_o5/O
                         net (fo=1, routed)           0.333     6.026    shift_reg_tap_o/m833_lut6_2_o5
    SLICE_X102Y582       FDRE                                         f  shift_reg_tap_o/sr_p.sr_1[112]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.250     6.250 r  
    AV33                                              0.000     6.250 r  clk (IN)
                         net (fo=0)                   0.000     6.250    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     6.760 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.760    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.760 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     7.056    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.080 r  clk_ibuf/O
    X3Y9 (CLOCK_ROOT)    net (fo=1233, routed)        1.351     8.431    shift_reg_tap_o/clk_c
    SLICE_X102Y582       FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[112]/C
                         clock pessimism              0.404     8.835    
                         clock uncertainty           -0.035     8.800    
    SLICE_X102Y582       FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.027     8.827    shift_reg_tap_o/sr_p.sr_1[112]
  -------------------------------------------------------------------
                         required time                          8.827    
                         arrival time                          -6.026    
  -------------------------------------------------------------------
                         slack                                  2.801    

Slack (MET) :             2.804ns  (required time - arrival time)
  Source:                 dut_inst/ret_array_2_12.idx_ret_67_0_DOUT[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            shift_reg_tap_o/sr_p.sr_1[125]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk rise@6.250ns - clk rise@0.000ns)
  Data Path Delay:        3.367ns  (logic 0.854ns (25.364%)  route 2.513ns (74.636%))
  Logic Levels:           6  (LUT3=3 LUT5=3)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.173ns = ( 8.423 - 6.250 ) 
    Source Clock Delay      (SCD):    2.648ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.507ns (routing 0.616ns, distribution 0.891ns)
  Clock Net Delay (Destination): 1.343ns (routing 0.562ns, distribution 0.781ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X3Y9 (CLOCK_ROOT)    net (fo=1233, routed)        1.507     2.648    dut_inst/clk_c
    SLICE_X95Y583        FDRE                                         r  dut_inst/ret_array_2_12.idx_ret_67_0_DOUT[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y583        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     2.744 r  dut_inst/ret_array_2_12.idx_ret_67_0_DOUT[0]/Q
                         net (fo=24, routed)          0.701     3.445    dut_inst/stage_g.8.pair_g.4.csn_cmp_inst/un1_b_i_o_o_o_o_20
    SLICE_X96Y579        LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.115     3.560 f  dut_inst/stage_g.8.pair_g.4.csn_cmp_inst/m328_lut6_2_o5_lut6_2_o6/O
                         net (fo=2, routed)           0.381     3.941    dut_inst/stage_g.8.pair_g.4.csn_cmp_inst/N_386
    SLICE_X101Y577       LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.147     4.088 f  dut_inst/stage_g.8.pair_g.4.csn_cmp_inst/m325_lut6_2_o5_lut6_2_o6/O
                         net (fo=3, routed)           0.546     4.634    dut_inst/stage_g.8.pair_g.4.csn_cmp_inst/N_811
    SLICE_X95Y581        LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.062     4.696 f  dut_inst/stage_g.8.pair_g.4.csn_cmp_inst/m811_lut6_2_o6_lut6_2_o6/O
                         net (fo=4, routed)           0.315     5.011    dut_inst/stage_g.8.pair_g.4.csn_cmp_inst/N_812
    SLICE_X97Y581        LUT5 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.126     5.137 f  dut_inst/stage_g.8.pair_g.4.csn_cmp_inst/m816_lut6_2_o5_lut6_2_o5/O
                         net (fo=3, routed)           0.377     5.514    dut_inst/stage_g.8.pair_g.4.csn_cmp_inst/N_817
    SLICE_X101Y582       LUT3 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.195     5.709 f  dut_inst/stage_g.8.pair_g.4.csn_cmp_inst/m833_lut6_2_o6_lut6_2_o6/O
                         net (fo=2, routed)           0.134     5.843    dut_inst/stage_g.8.pair_g.4.csn_cmp_inst/N_834
    SLICE_X101Y583       LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.113     5.956 r  dut_inst/stage_g.8.pair_g.4.csn_cmp_inst/N_836_i_lut6_2_o5_lut6_2_o5/O
                         net (fo=1, routed)           0.059     6.015    shift_reg_tap_o/N_836_i_lut6_2_o6
    SLICE_X101Y583       FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[125]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.250     6.250 r  
    AV33                                              0.000     6.250 r  clk (IN)
                         net (fo=0)                   0.000     6.250    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     6.760 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.760    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.760 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     7.056    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.080 r  clk_ibuf/O
    X3Y9 (CLOCK_ROOT)    net (fo=1233, routed)        1.343     8.423    shift_reg_tap_o/clk_c
    SLICE_X101Y583       FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[125]/C
                         clock pessimism              0.404     8.827    
                         clock uncertainty           -0.035     8.792    
    SLICE_X101Y583       FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.027     8.819    shift_reg_tap_o/sr_p.sr_1[125]
  -------------------------------------------------------------------
                         required time                          8.819    
                         arrival time                          -6.015    
  -------------------------------------------------------------------
                         slack                                  2.804    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.125 }
Period(ns):         6.250
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I    n/a            1.499         6.250       4.751      BUFGCE_X1Y224   clk_ibuf/I
Min Period        n/a     SRL16E/CLK  n/a            1.146         6.250       5.104      SLICE_X102Y574  dut_inst/ret_array_1_12.idx_ret_0_0_ret_array_1_12.idx_ret_8_1/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.146         6.250       5.104      SLICE_X102Y574  dut_inst/ret_array_1_12.idx_ret_0_10_ret_array_1_12.idx_ret_8_1/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.146         6.250       5.104      SLICE_X102Y574  dut_inst/ret_array_1_12.idx_ret_0_11_ret_array_1_12.idx_ret_8_1/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.146         6.250       5.104      SLICE_X102Y574  dut_inst/ret_array_1_12.idx_ret_0_12_ret_array_1_12.idx_ret_8_1/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.573         3.125       2.552      SLICE_X93Y578   dut_inst/ret_array_1_12.idx_ret_14_15_ret_array_1_12.idx_ret_8_1/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.573         3.125       2.552      SLICE_X93Y578   dut_inst/ret_array_1_12.idx_ret_14_16_ret_array_1_12.idx_ret_8_1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.573         3.125       2.552      SLICE_X99Y572   dut_inst/ret_array_1_12.idx_ret_8_2_ret_array_1_12.idx_ret_8_1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.573         3.125       2.552      SLICE_X99Y572   dut_inst/ret_array_1_12.idx_ret_8_3_ret_array_1_12.idx_ret_8_1/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.573         3.125       2.552      SLICE_X99Y575   dut_inst/ret_array_1_12.idx_ret_8_4_ret_array_1_12.idx_ret_8_1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.573         3.125       2.552      SLICE_X102Y574  dut_inst/ret_array_1_12.idx_ret_0_0_ret_array_1_12.idx_ret_8_1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.573         3.125       2.552      SLICE_X102Y574  dut_inst/ret_array_1_12.idx_ret_0_10_ret_array_1_12.idx_ret_8_1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.573         3.125       2.552      SLICE_X102Y574  dut_inst/ret_array_1_12.idx_ret_0_11_ret_array_1_12.idx_ret_8_1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.573         3.125       2.552      SLICE_X102Y574  dut_inst/ret_array_1_12.idx_ret_0_12_ret_array_1_12.idx_ret_8_1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.573         3.125       2.552      SLICE_X102Y574  dut_inst/ret_array_1_12.idx_ret_0_13_ret_array_1_12.idx_ret_8_1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_wrapper
  To Clock:  clk_wrapper

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack      498.562ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_wrapper
Waveform(ns):       { 0.000 500.000 }
Period(ns):         1000.000
Sources:            { clk_wrapper }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     FDRE/C    n/a            3.195         1000.000    996.805    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[4][0]/C
Min Period        n/a     BUFGCE/I  n/a            1.499         1000.000    998.501    BUFGCE_X1Y230          clk_wrapper_ibuf/I
Min Period        n/a     FDRE/C    n/a            0.550         1000.000    999.450    SLICE_X95Y574          lsfr_1/shiftreg_vector[19]/C
Min Period        n/a     FDRE/C    n/a            0.550         1000.000    999.450    SLICE_X95Y586          lsfr_1/shiftreg_vector[1]/C
Min Period        n/a     FDRE/C    n/a            0.550         1000.000    999.450    SLICE_X100Y587         lsfr_1/shiftreg_vector[200]/C
Low Pulse Width   Slow    FDRE/C    n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[4][0]/C
Low Pulse Width   Fast    FDRE/C    n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[4][0]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X95Y574          lsfr_1/shiftreg_vector[19]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X95Y574          lsfr_1/shiftreg_vector[20]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X95Y574          lsfr_1/shiftreg_vector[21]/C
High Pulse Width  Fast    FDRE/C    n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[4][0]/C
High Pulse Width  Slow    FDRE/C    n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[4][0]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X100Y587         lsfr_1/shiftreg_vector[200]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X103Y582         lsfr_1/shiftreg_vector[201]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X103Y580         lsfr_1/shiftreg_vector[202]/C



