Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Tue Oct 21 13:05:44 2025
| Host         : DESKTOP-E4COIK2 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_router_benchmark_control_sets_placed.rpt
| Design       : top_router_benchmark
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    15 |
|    Minimum number of control sets                        |    15 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    19 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    15 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               7 |            4 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              16 |            8 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             206 |           63 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------+------------------------------------------------+---------------------------------------------+------------------+----------------+--------------+
|    Clock Signal   |                  Enable Signal                 |               Set/Reset Signal              | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------+------------------------------------------------+---------------------------------------------+------------------+----------------+--------------+
|  sysclk_IBUF_BUFG | u_bench/winner_onehot_latched                  | rst                                         |                2 |              4 |         2.00 |
|  sysclk_IBUF_BUFG | u_bench/u_router/u_b10/countdown[7]_i_2__1_n_0 | rst                                         |                2 |              4 |         2.00 |
|  sysclk_IBUF_BUFG | u_bench/u_router/u_b10/countdown[7]_i_2__1_n_0 | u_bench/u_router/u_b10/countdown[7]_i_1_n_0 |                2 |              4 |         2.00 |
|  sysclk_IBUF_BUFG | u_bench/op_idx[3]_i_1_n_0                      | rst                                         |                1 |              4 |         4.00 |
|  sysclk_IBUF_BUFG | u_bench/r_cond                                 | rst                                         |                1 |              6 |         6.00 |
|  sysclk_IBUF_BUFG |                                                |                                             |                4 |              7 |         1.75 |
|  sysclk_IBUF_BUFG | p_0_in                                         | rst                                         |                2 |              8 |         4.00 |
|  sysclk_IBUF_BUFG | u_bench/u_router/u_b12/countdown[7]_i_1__1_n_0 | rst                                         |                4 |              8 |         2.00 |
|  sysclk_IBUF_BUFG | u_bench/u_router/u_b2/countdown[7]_i_1__0_n_0  | rst                                         |                3 |              8 |         2.67 |
|  sysclk_IBUF_BUFG |                                                | rst                                         |                8 |             16 |         2.00 |
|  sysclk_IBUF_BUFG | u_bench/cond_cycle_acc[31]_i_1_n_0             | rst                                         |               10 |             32 |         3.20 |
|  sysclk_IBUF_BUFG | u_bench/time_cond[2][31]_i_1_n_0               | rst                                         |               10 |             32 |         3.20 |
|  sysclk_IBUF_BUFG | u_bench/time_cond[1][31]_i_1_n_0               | rst                                         |                9 |             32 |         3.56 |
|  sysclk_IBUF_BUFG | u_bench/time_cond[0][31]_i_1_n_0               | rst                                         |                8 |             32 |         4.00 |
|  sysclk_IBUF_BUFG | u_bench/time_cond[3][31]_i_1_n_0               | rst                                         |                9 |             32 |         3.56 |
+-------------------+------------------------------------------------+---------------------------------------------+------------------+----------------+--------------+


