/***************************************************************************
 *             __________               __   ___.
 *   Open      \______   \ ____   ____ |  | _\_ |__   _______  ___
 *   Source     |       _//  _ \_/ ___\|  |/ /| __ \ /  _ \  \/  /
 *   Jukebox    |    |   (  <_> )  \___|    < | \_\ (  <_> > <  <
 *   Firmware   |____|_  /\____/ \___  >__|_ \|___  /\____/__/\_ \
 *                     \/            \/     \/    \/            \/
 * This file was automatically generated by headergen, DO NOT EDIT it.
 * headergen version: 3.0.0
 * jz4760b version: 1.0
 * jz4760b authors: Amaury Pouly
 *
 * Copyright (C) 2015 by the authors
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public License
 * as published by the Free Software Foundation; either version 2
 * of the License, or (at your option) any later version.
 *
 * This software is distributed on an "AS IS" basis, WITHOUT WARRANTY OF ANY
 * KIND, either express or implied.
 *
 ****************************************************************************/
#ifndef __HEADERGEN_BDMAC_H__
#define __HEADERGEN_BDMAC_H__

#include "macro.h"

#define REG_BDMAC_DSA(_n1)  jz_reg(BDMAC_DSA(_n1))
#define JA_BDMAC_DSA(_n1)   (0xb3450000 + (0x00 + ((_n1)) * 0x20))
#define JT_BDMAC_DSA(_n1)   JIO_32_RW
#define JN_BDMAC_DSA(_n1)   BDMAC_DSA
#define JI_BDMAC_DSA(_n1)   (_n1)

#define REG_BDMAC_DTA(_n1)  jz_reg(BDMAC_DTA(_n1))
#define JA_BDMAC_DTA(_n1)   (0xb3450000 + (0x04 + ((_n1)) * 0x20))
#define JT_BDMAC_DTA(_n1)   JIO_32_RW
#define JN_BDMAC_DTA(_n1)   BDMAC_DTA
#define JI_BDMAC_DTA(_n1)   (_n1)

#define REG_BDMAC_DTC(_n1)  jz_reg(BDMAC_DTC(_n1))
#define JA_BDMAC_DTC(_n1)   (0xb3450000 + (0x08 + ((_n1)) * 0x20))
#define JT_BDMAC_DTC(_n1)   JIO_32_RW
#define JN_BDMAC_DTC(_n1)   BDMAC_DTC
#define JI_BDMAC_DTC(_n1)   (_n1)

#define REG_BDMAC_DRT(_n1)          jz_reg(BDMAC_DRT(_n1))
#define JA_BDMAC_DRT(_n1)           (0xb3450000 + (0x0c + ((_n1)) * 0x20))
#define JT_BDMAC_DRT(_n1)           JIO_32_RW
#define JN_BDMAC_DRT(_n1)           BDMAC_DRT
#define JI_BDMAC_DRT(_n1)           (_n1)
#define BP_BDMAC_DRT_RS             0
#define BM_BDMAC_DRT_RS             0x3f
#define BV_BDMAC_DRT_RS__BCH_ENC    0x2
#define BV_BDMAC_DRT_RS__BCH_DEC    0x3
#define BV_BDMAC_DRT_RS__NAND0      0x6
#define BV_BDMAC_DRT_RS__NAND1      0x7
#define BV_BDMAC_DRT_RS__AUTO       0x8
#define BV_BDMAC_DRT_RS__EXT        0xc
#define BF_BDMAC_DRT_RS(v)          (((v) & 0x3f) << 0)
#define BFM_BDMAC_DRT_RS(v)         BM_BDMAC_DRT_RS
#define BF_BDMAC_DRT_RS_V(e)        BF_BDMAC_DRT_RS(BV_BDMAC_DRT_RS__##e)
#define BFM_BDMAC_DRT_RS_V(v)       BM_BDMAC_DRT_RS

#define REG_BDMAC_DCS(_n1)          jz_reg(BDMAC_DCS(_n1))
#define JA_BDMAC_DCS(_n1)           (0xb3450000 + (0x10 + ((_n1)) * 0x20))
#define JT_BDMAC_DCS(_n1)           JIO_32_RW
#define JN_BDMAC_DCS(_n1)           BDMAC_DCS
#define JI_BDMAC_DCS(_n1)           (_n1)
#define BP_BDMAC_DCS_NDES           31
#define BM_BDMAC_DCS_NDES           0x80000000
#define BF_BDMAC_DCS_NDES(v)        (((v) & 0x1) << 31)
#define BFM_BDMAC_DCS_NDES(v)       BM_BDMAC_DCS_NDES
#define BF_BDMAC_DCS_NDES_V(e)      BF_BDMAC_DCS_NDES(BV_BDMAC_DCS_NDES__##e)
#define BFM_BDMAC_DCS_NDES_V(v)     BM_BDMAC_DCS_NDES
#define BP_BDMAC_DCS_DES8           30
#define BM_BDMAC_DCS_DES8           0x40000000
#define BF_BDMAC_DCS_DES8(v)        (((v) & 0x1) << 30)
#define BFM_BDMAC_DCS_DES8(v)       BM_BDMAC_DCS_DES8
#define BF_BDMAC_DCS_DES8_V(e)      BF_BDMAC_DCS_DES8(BV_BDMAC_DCS_DES8__##e)
#define BFM_BDMAC_DCS_DES8_V(v)     BM_BDMAC_DCS_DES8
#define BP_BDMAC_DCS_LASTMD1        28
#define BM_BDMAC_DCS_LASTMD1        0x10000000
#define BF_BDMAC_DCS_LASTMD1(v)     (((v) & 0x1) << 28)
#define BFM_BDMAC_DCS_LASTMD1(v)    BM_BDMAC_DCS_LASTMD1
#define BF_BDMAC_DCS_LASTMD1_V(e)   BF_BDMAC_DCS_LASTMD1(BV_BDMAC_DCS_LASTMD1__##e)
#define BFM_BDMAC_DCS_LASTMD1_V(v)  BM_BDMAC_DCS_LASTMD1
#define BP_BDMAC_DCS_CDOA           16
#define BM_BDMAC_DCS_CDOA           0xff0000
#define BF_BDMAC_DCS_CDOA(v)        (((v) & 0xff) << 16)
#define BFM_BDMAC_DCS_CDOA(v)       BM_BDMAC_DCS_CDOA
#define BF_BDMAC_DCS_CDOA_V(e)      BF_BDMAC_DCS_CDOA(BV_BDMAC_DCS_CDOA__##e)
#define BFM_BDMAC_DCS_CDOA_V(v)     BM_BDMAC_DCS_CDOA
#define BP_BDMAC_DCS_BERR           7
#define BM_BDMAC_DCS_BERR           0xf80
#define BF_BDMAC_DCS_BERR(v)        (((v) & 0x1f) << 7)
#define BFM_BDMAC_DCS_BERR(v)       BM_BDMAC_DCS_BERR
#define BF_BDMAC_DCS_BERR_V(e)      BF_BDMAC_DCS_BERR(BV_BDMAC_DCS_BERR__##e)
#define BFM_BDMAC_DCS_BERR_V(v)     BM_BDMAC_DCS_BERR
#define BP_BDMAC_DCS_BUERR          6
#define BM_BDMAC_DCS_BUERR          0x40
#define BF_BDMAC_DCS_BUERR(v)       (((v) & 0x1) << 6)
#define BFM_BDMAC_DCS_BUERR(v)      BM_BDMAC_DCS_BUERR
#define BF_BDMAC_DCS_BUERR_V(e)     BF_BDMAC_DCS_BUERR(BV_BDMAC_DCS_BUERR__##e)
#define BFM_BDMAC_DCS_BUERR_V(v)    BM_BDMAC_DCS_BUERR
#define BP_BDMAC_DCS_NSERR          5
#define BM_BDMAC_DCS_NSERR          0x20
#define BF_BDMAC_DCS_NSERR(v)       (((v) & 0x1) << 5)
#define BFM_BDMAC_DCS_NSERR(v)      BM_BDMAC_DCS_NSERR
#define BF_BDMAC_DCS_NSERR_V(e)     BF_BDMAC_DCS_NSERR(BV_BDMAC_DCS_NSERR__##e)
#define BFM_BDMAC_DCS_NSERR_V(v)    BM_BDMAC_DCS_NSERR
#define BP_BDMAC_DCS_AR             4
#define BM_BDMAC_DCS_AR             0x10
#define BF_BDMAC_DCS_AR(v)          (((v) & 0x1) << 4)
#define BFM_BDMAC_DCS_AR(v)         BM_BDMAC_DCS_AR
#define BF_BDMAC_DCS_AR_V(e)        BF_BDMAC_DCS_AR(BV_BDMAC_DCS_AR__##e)
#define BFM_BDMAC_DCS_AR_V(v)       BM_BDMAC_DCS_AR
#define BP_BDMAC_DCS_TT             3
#define BM_BDMAC_DCS_TT             0x8
#define BF_BDMAC_DCS_TT(v)          (((v) & 0x1) << 3)
#define BFM_BDMAC_DCS_TT(v)         BM_BDMAC_DCS_TT
#define BF_BDMAC_DCS_TT_V(e)        BF_BDMAC_DCS_TT(BV_BDMAC_DCS_TT__##e)
#define BFM_BDMAC_DCS_TT_V(v)       BM_BDMAC_DCS_TT
#define BP_BDMAC_DCS_HLT            2
#define BM_BDMAC_DCS_HLT            0x4
#define BF_BDMAC_DCS_HLT(v)         (((v) & 0x1) << 2)
#define BFM_BDMAC_DCS_HLT(v)        BM_BDMAC_DCS_HLT
#define BF_BDMAC_DCS_HLT_V(e)       BF_BDMAC_DCS_HLT(BV_BDMAC_DCS_HLT__##e)
#define BFM_BDMAC_DCS_HLT_V(v)      BM_BDMAC_DCS_HLT
#define BP_BDMAC_DCS_BAC            1
#define BM_BDMAC_DCS_BAC            0x2
#define BF_BDMAC_DCS_BAC(v)         (((v) & 0x1) << 1)
#define BFM_BDMAC_DCS_BAC(v)        BM_BDMAC_DCS_BAC
#define BF_BDMAC_DCS_BAC_V(e)       BF_BDMAC_DCS_BAC(BV_BDMAC_DCS_BAC__##e)
#define BFM_BDMAC_DCS_BAC_V(v)      BM_BDMAC_DCS_BAC
#define BP_BDMAC_DCS_EN             0
#define BM_BDMAC_DCS_EN             0x1
#define BF_BDMAC_DCS_EN(v)          (((v) & 0x1) << 0)
#define BFM_BDMAC_DCS_EN(v)         BM_BDMAC_DCS_EN
#define BF_BDMAC_DCS_EN_V(e)        BF_BDMAC_DCS_EN(BV_BDMAC_DCS_EN__##e)
#define BFM_BDMAC_DCS_EN_V(v)       BM_BDMAC_DCS_EN

#define REG_BDMAC_DCM(_n1)              jz_reg(BDMAC_DCM(_n1))
#define JA_BDMAC_DCM(_n1)               (0xb3450000 + (0x14 + ((_n1)) * 0x20))
#define JT_BDMAC_DCM(_n1)               JIO_32_RW
#define JN_BDMAC_DCM(_n1)               BDMAC_DCM
#define JI_BDMAC_DCM(_n1)               (_n1)
#define BP_BDMAC_DCM_EACKS_LOW          31
#define BM_BDMAC_DCM_EACKS_LOW          0x80000000
#define BF_BDMAC_DCM_EACKS_LOW(v)       (((v) & 0x1) << 31)
#define BFM_BDMAC_DCM_EACKS_LOW(v)      BM_BDMAC_DCM_EACKS_LOW
#define BF_BDMAC_DCM_EACKS_LOW_V(e)     BF_BDMAC_DCM_EACKS_LOW(BV_BDMAC_DCM_EACKS_LOW__##e)
#define BFM_BDMAC_DCM_EACKS_LOW_V(v)    BM_BDMAC_DCM_EACKS_LOW
#define BP_BDMAC_DCM_EACKM_WRITE        30
#define BM_BDMAC_DCM_EACKM_WRITE        0x40000000
#define BF_BDMAC_DCM_EACKM_WRITE(v)     (((v) & 0x1) << 30)
#define BFM_BDMAC_DCM_EACKM_WRITE(v)    BM_BDMAC_DCM_EACKM_WRITE
#define BF_BDMAC_DCM_EACKM_WRITE_V(e)   BF_BDMAC_DCM_EACKM_WRITE(BV_BDMAC_DCM_EACKM_WRITE__##e)
#define BFM_BDMAC_DCM_EACKM_WRITE_V(v)  BM_BDMAC_DCM_EACKM_WRITE
#define BP_BDMAC_DCM_ERDM               28
#define BM_BDMAC_DCM_ERDM               0x30000000
#define BV_BDMAC_DCM_ERDM__LOW          0x0
#define BV_BDMAC_DCM_ERDM__FALL         0x1
#define BV_BDMAC_DCM_ERDM__HIGH         0x2
#define BV_BDMAC_DCM_ERDM__RISE         0x3
#define BF_BDMAC_DCM_ERDM(v)            (((v) & 0x3) << 28)
#define BFM_BDMAC_DCM_ERDM(v)           BM_BDMAC_DCM_ERDM
#define BF_BDMAC_DCM_ERDM_V(e)          BF_BDMAC_DCM_ERDM(BV_BDMAC_DCM_ERDM__##e)
#define BFM_BDMAC_DCM_ERDM_V(v)         BM_BDMAC_DCM_ERDM
#define BP_BDMAC_DCM_BLAST              25
#define BM_BDMAC_DCM_BLAST              0x2000000
#define BF_BDMAC_DCM_BLAST(v)           (((v) & 0x1) << 25)
#define BFM_BDMAC_DCM_BLAST(v)          BM_BDMAC_DCM_BLAST
#define BF_BDMAC_DCM_BLAST_V(e)         BF_BDMAC_DCM_BLAST(BV_BDMAC_DCM_BLAST__##e)
#define BFM_BDMAC_DCM_BLAST_V(v)        BM_BDMAC_DCM_BLAST
#define BP_BDMAC_DCM_SAI                23
#define BM_BDMAC_DCM_SAI                0x800000
#define BF_BDMAC_DCM_SAI(v)             (((v) & 0x1) << 23)
#define BFM_BDMAC_DCM_SAI(v)            BM_BDMAC_DCM_SAI
#define BF_BDMAC_DCM_SAI_V(e)           BF_BDMAC_DCM_SAI(BV_BDMAC_DCM_SAI__##e)
#define BFM_BDMAC_DCM_SAI_V(v)          BM_BDMAC_DCM_SAI
#define BP_BDMAC_DCM_DAI                22
#define BM_BDMAC_DCM_DAI                0x400000
#define BF_BDMAC_DCM_DAI(v)             (((v) & 0x1) << 22)
#define BFM_BDMAC_DCM_DAI(v)            BM_BDMAC_DCM_DAI
#define BF_BDMAC_DCM_DAI_V(e)           BF_BDMAC_DCM_DAI(BV_BDMAC_DCM_DAI__##e)
#define BFM_BDMAC_DCM_DAI_V(v)          BM_BDMAC_DCM_DAI
#define BP_BDMAC_DCM_SWDH               14
#define BM_BDMAC_DCM_SWDH               0xc000
#define BV_BDMAC_DCM_SWDH__32           0x0
#define BV_BDMAC_DCM_SWDH__8            0x1
#define BV_BDMAC_DCM_SWDH__16           0x2
#define BF_BDMAC_DCM_SWDH(v)            (((v) & 0x3) << 14)
#define BFM_BDMAC_DCM_SWDH(v)           BM_BDMAC_DCM_SWDH
#define BF_BDMAC_DCM_SWDH_V(e)          BF_BDMAC_DCM_SWDH(BV_BDMAC_DCM_SWDH__##e)
#define BFM_BDMAC_DCM_SWDH_V(v)         BM_BDMAC_DCM_SWDH
#define BP_BDMAC_DCM_DWDH               12
#define BM_BDMAC_DCM_DWDH               0x3000
#define BV_BDMAC_DCM_DWDH__32           0x0
#define BV_BDMAC_DCM_DWDH__8            0x1
#define BV_BDMAC_DCM_DWDH__16           0x2
#define BF_BDMAC_DCM_DWDH(v)            (((v) & 0x3) << 12)
#define BFM_BDMAC_DCM_DWDH(v)           BM_BDMAC_DCM_DWDH
#define BF_BDMAC_DCM_DWDH_V(e)          BF_BDMAC_DCM_DWDH(BV_BDMAC_DCM_DWDH__##e)
#define BFM_BDMAC_DCM_DWDH_V(v)         BM_BDMAC_DCM_DWDH
#define BP_BDMAC_DCM_DS                 8
#define BM_BDMAC_DCM_DS                 0x700
#define BV_BDMAC_DCM_DS__32BIT          0x0
#define BV_BDMAC_DCM_DS__8BIT           0x1
#define BV_BDMAC_DCM_DS__16BIT          0x2
#define BV_BDMAC_DCM_DS__16BYTE         0x3
#define BV_BDMAC_DCM_DS__32BYTE         0x4
#define BV_BDMAC_DCM_DS__64BYTE         0x5
#define BF_BDMAC_DCM_DS(v)              (((v) & 0x7) << 8)
#define BFM_BDMAC_DCM_DS(v)             BM_BDMAC_DCM_DS
#define BF_BDMAC_DCM_DS_V(e)            BF_BDMAC_DCM_DS(BV_BDMAC_DCM_DS__##e)
#define BFM_BDMAC_DCM_DS_V(v)           BM_BDMAC_DCM_DS
#define BP_BDMAC_DCM_NRD                7
#define BM_BDMAC_DCM_NRD                0x80
#define BF_BDMAC_DCM_NRD(v)             (((v) & 0x1) << 7)
#define BFM_BDMAC_DCM_NRD(v)            BM_BDMAC_DCM_NRD
#define BF_BDMAC_DCM_NRD_V(e)           BF_BDMAC_DCM_NRD(BV_BDMAC_DCM_NRD__##e)
#define BFM_BDMAC_DCM_NRD_V(v)          BM_BDMAC_DCM_NRD
#define BP_BDMAC_DCM_NWR                6
#define BM_BDMAC_DCM_NWR                0x40
#define BF_BDMAC_DCM_NWR(v)             (((v) & 0x1) << 6)
#define BFM_BDMAC_DCM_NWR(v)            BM_BDMAC_DCM_NWR
#define BF_BDMAC_DCM_NWR_V(e)           BF_BDMAC_DCM_NWR(BV_BDMAC_DCM_NWR__##e)
#define BFM_BDMAC_DCM_NWR_V(v)          BM_BDMAC_DCM_NWR
#define BP_BDMAC_DCM_NAC                5
#define BM_BDMAC_DCM_NAC                0x20
#define BF_BDMAC_DCM_NAC(v)             (((v) & 0x1) << 5)
#define BFM_BDMAC_DCM_NAC(v)            BM_BDMAC_DCM_NAC
#define BF_BDMAC_DCM_NAC_V(e)           BF_BDMAC_DCM_NAC(BV_BDMAC_DCM_NAC__##e)
#define BFM_BDMAC_DCM_NAC_V(v)          BM_BDMAC_DCM_NAC
#define BP_BDMAC_DCM_STDE               2
#define BM_BDMAC_DCM_STDE               0x4
#define BF_BDMAC_DCM_STDE(v)            (((v) & 0x1) << 2)
#define BFM_BDMAC_DCM_STDE(v)           BM_BDMAC_DCM_STDE
#define BF_BDMAC_DCM_STDE_V(e)          BF_BDMAC_DCM_STDE(BV_BDMAC_DCM_STDE__##e)
#define BFM_BDMAC_DCM_STDE_V(v)         BM_BDMAC_DCM_STDE
#define BP_BDMAC_DCM_TIE                1
#define BM_BDMAC_DCM_TIE                0x2
#define BF_BDMAC_DCM_TIE(v)             (((v) & 0x1) << 1)
#define BFM_BDMAC_DCM_TIE(v)            BM_BDMAC_DCM_TIE
#define BF_BDMAC_DCM_TIE_V(e)           BF_BDMAC_DCM_TIE(BV_BDMAC_DCM_TIE__##e)
#define BFM_BDMAC_DCM_TIE_V(v)          BM_BDMAC_DCM_TIE
#define BP_BDMAC_DCM_LINK               0
#define BM_BDMAC_DCM_LINK               0x1
#define BF_BDMAC_DCM_LINK(v)            (((v) & 0x1) << 0)
#define BFM_BDMAC_DCM_LINK(v)           BM_BDMAC_DCM_LINK
#define BF_BDMAC_DCM_LINK_V(e)          BF_BDMAC_DCM_LINK(BV_BDMAC_DCM_LINK__##e)
#define BFM_BDMAC_DCM_LINK_V(v)         BM_BDMAC_DCM_LINK

#define REG_BDMAC_DDA(_n1)          jz_reg(BDMAC_DDA(_n1))
#define JA_BDMAC_DDA(_n1)           (0xb3450000 + (0x18 + ((_n1)) * 0x20))
#define JT_BDMAC_DDA(_n1)           JIO_32_RW
#define JN_BDMAC_DDA(_n1)           BDMAC_DDA
#define JI_BDMAC_DDA(_n1)           (_n1)
#define BP_BDMAC_DDA_BASE           12
#define BM_BDMAC_DDA_BASE           0xfffff000
#define BF_BDMAC_DDA_BASE(v)        (((v) & 0xfffff) << 12)
#define BFM_BDMAC_DDA_BASE(v)       BM_BDMAC_DDA_BASE
#define BF_BDMAC_DDA_BASE_V(e)      BF_BDMAC_DDA_BASE(BV_BDMAC_DDA_BASE__##e)
#define BFM_BDMAC_DDA_BASE_V(v)     BM_BDMAC_DDA_BASE
#define BP_BDMAC_DDA_OFFSET         4
#define BM_BDMAC_DDA_OFFSET         0xff0
#define BF_BDMAC_DDA_OFFSET(v)      (((v) & 0xff) << 4)
#define BFM_BDMAC_DDA_OFFSET(v)     BM_BDMAC_DDA_OFFSET
#define BF_BDMAC_DDA_OFFSET_V(e)    BF_BDMAC_DDA_OFFSET(BV_BDMAC_DDA_OFFSET__##e)
#define BFM_BDMAC_DDA_OFFSET_V(v)   BM_BDMAC_DDA_OFFSET

#define REG_BDMAC_DSD(_n1)      jz_reg(BDMAC_DSD(_n1))
#define JA_BDMAC_DSD(_n1)       (0xb3450000 + (0x1c + ((_n1)) * 0x20))
#define JT_BDMAC_DSD(_n1)       JIO_32_RW
#define JN_BDMAC_DSD(_n1)       BDMAC_DSD
#define JI_BDMAC_DSD(_n1)       (_n1)
#define BP_BDMAC_DSD_TSD        16
#define BM_BDMAC_DSD_TSD        0xffff0000
#define BF_BDMAC_DSD_TSD(v)     (((v) & 0xffff) << 16)
#define BFM_BDMAC_DSD_TSD(v)    BM_BDMAC_DSD_TSD
#define BF_BDMAC_DSD_TSD_V(e)   BF_BDMAC_DSD_TSD(BV_BDMAC_DSD_TSD__##e)
#define BFM_BDMAC_DSD_TSD_V(v)  BM_BDMAC_DSD_TSD
#define BP_BDMAC_DSD_SSD        0
#define BM_BDMAC_DSD_SSD        0xffff
#define BF_BDMAC_DSD_SSD(v)     (((v) & 0xffff) << 0)
#define BFM_BDMAC_DSD_SSD(v)    BM_BDMAC_DSD_SSD
#define BF_BDMAC_DSD_SSD_V(e)   BF_BDMAC_DSD_SSD(BV_BDMAC_DSD_SSD__##e)
#define BFM_BDMAC_DSD_SSD_V(v)  BM_BDMAC_DSD_SSD

#define REG_BDMAC_DNT(_n1)      jz_reg(BDMAC_DNT(_n1))
#define JA_BDMAC_DNT(_n1)       (0xb3450000 + (0xc0 + ((_n1)) * 0x04))
#define JT_BDMAC_DNT(_n1)       JIO_32_RW
#define JN_BDMAC_DNT(_n1)       BDMAC_DNT
#define JI_BDMAC_DNT(_n1)       (_n1)
#define BP_BDMAC_DNT_DTCT       16
#define BM_BDMAC_DNT_DTCT       0x7f0000
#define BF_BDMAC_DNT_DTCT(v)    (((v) & 0x7f) << 16)
#define BFM_BDMAC_DNT_DTCT(v)   BM_BDMAC_DNT_DTCT
#define BF_BDMAC_DNT_DTCT_V(e)  BF_BDMAC_DNT_DTCT(BV_BDMAC_DNT_DTCT__##e)
#define BFM_BDMAC_DNT_DTCT_V(v) BM_BDMAC_DNT_DTCT
#define BP_BDMAC_DNT_DNTE       15
#define BM_BDMAC_DNT_DNTE       0x8000
#define BF_BDMAC_DNT_DNTE(v)    (((v) & 0x1) << 15)
#define BFM_BDMAC_DNT_DNTE(v)   BM_BDMAC_DNT_DNTE
#define BF_BDMAC_DNT_DNTE_V(e)  BF_BDMAC_DNT_DNTE(BV_BDMAC_DNT_DNTE__##e)
#define BFM_BDMAC_DNT_DNTE_V(v) BM_BDMAC_DNT_DNTE
#define BP_BDMAC_DNT_DNT        0
#define BM_BDMAC_DNT_DNT        0x3f
#define BF_BDMAC_DNT_DNT(v)     (((v) & 0x3f) << 0)
#define BFM_BDMAC_DNT_DNT(v)    BM_BDMAC_DNT_DNT
#define BF_BDMAC_DNT_DNT_V(e)   BF_BDMAC_DNT_DNT(BV_BDMAC_DNT_DNT__##e)
#define BFM_BDMAC_DNT_DNT_V(v)  BM_BDMAC_DNT_DNT

#define REG_BDMAC_DMAC              jz_reg(BDMAC_DMAC)
#define JA_BDMAC_DMAC               (0xb3450000 + 0x300)
#define JT_BDMAC_DMAC               JIO_32_RW
#define JN_BDMAC_DMAC               BDMAC_DMAC
#define JI_BDMAC_DMAC               
#define BP_BDMAC_DMAC_PR            8
#define BM_BDMAC_DMAC_PR            0x300
#define BV_BDMAC_DMAC_PR__01_2      0x0
#define BV_BDMAC_DMAC_PR__12_0      0x1
#define BV_BDMAC_DMAC_PR__20_1      0x2
#define BV_BDMAC_DMAC_PR__012       0x3
#define BF_BDMAC_DMAC_PR(v)         (((v) & 0x3) << 8)
#define BFM_BDMAC_DMAC_PR(v)        BM_BDMAC_DMAC_PR
#define BF_BDMAC_DMAC_PR_V(e)       BF_BDMAC_DMAC_PR(BV_BDMAC_DMAC_PR__##e)
#define BFM_BDMAC_DMAC_PR_V(v)      BM_BDMAC_DMAC_PR
#define BP_BDMAC_DMAC_HLT           3
#define BM_BDMAC_DMAC_HLT           0x8
#define BF_BDMAC_DMAC_HLT(v)        (((v) & 0x1) << 3)
#define BFM_BDMAC_DMAC_HLT(v)       BM_BDMAC_DMAC_HLT
#define BF_BDMAC_DMAC_HLT_V(e)      BF_BDMAC_DMAC_HLT(BV_BDMAC_DMAC_HLT__##e)
#define BFM_BDMAC_DMAC_HLT_V(v)     BM_BDMAC_DMAC_HLT
#define BP_BDMAC_DMAC_AR            2
#define BM_BDMAC_DMAC_AR            0x4
#define BF_BDMAC_DMAC_AR(v)         (((v) & 0x1) << 2)
#define BFM_BDMAC_DMAC_AR(v)        BM_BDMAC_DMAC_AR
#define BF_BDMAC_DMAC_AR_V(e)       BF_BDMAC_DMAC_AR(BV_BDMAC_DMAC_AR__##e)
#define BFM_BDMAC_DMAC_AR_V(v)      BM_BDMAC_DMAC_AR
#define BP_BDMAC_DMAC_DMAE          0
#define BM_BDMAC_DMAC_DMAE          0x1
#define BF_BDMAC_DMAC_DMAE(v)       (((v) & 0x1) << 0)
#define BFM_BDMAC_DMAC_DMAE(v)      BM_BDMAC_DMAC_DMAE
#define BF_BDMAC_DMAC_DMAE_V(e)     BF_BDMAC_DMAC_DMAE(BV_BDMAC_DMAC_DMAE__##e)
#define BFM_BDMAC_DMAC_DMAE_V(v)    BM_BDMAC_DMAC_DMAE

#define REG_BDMAC_DIRQP             jz_reg(BDMAC_DIRQP)
#define JA_BDMAC_DIRQP              (0xb3450000 + 0x304)
#define JT_BDMAC_DIRQP              JIO_32_RW
#define JN_BDMAC_DIRQP              BDMAC_DIRQP
#define JI_BDMAC_DIRQP              
#define BP_BDMAC_DIRQP_CIRQ2        2
#define BM_BDMAC_DIRQP_CIRQ2        0x4
#define BF_BDMAC_DIRQP_CIRQ2(v)     (((v) & 0x1) << 2)
#define BFM_BDMAC_DIRQP_CIRQ2(v)    BM_BDMAC_DIRQP_CIRQ2
#define BF_BDMAC_DIRQP_CIRQ2_V(e)   BF_BDMAC_DIRQP_CIRQ2(BV_BDMAC_DIRQP_CIRQ2__##e)
#define BFM_BDMAC_DIRQP_CIRQ2_V(v)  BM_BDMAC_DIRQP_CIRQ2
#define BP_BDMAC_DIRQP_CIRQ1        1
#define BM_BDMAC_DIRQP_CIRQ1        0x2
#define BF_BDMAC_DIRQP_CIRQ1(v)     (((v) & 0x1) << 1)
#define BFM_BDMAC_DIRQP_CIRQ1(v)    BM_BDMAC_DIRQP_CIRQ1
#define BF_BDMAC_DIRQP_CIRQ1_V(e)   BF_BDMAC_DIRQP_CIRQ1(BV_BDMAC_DIRQP_CIRQ1__##e)
#define BFM_BDMAC_DIRQP_CIRQ1_V(v)  BM_BDMAC_DIRQP_CIRQ1
#define BP_BDMAC_DIRQP_CIRQ0        0
#define BM_BDMAC_DIRQP_CIRQ0        0x1
#define BF_BDMAC_DIRQP_CIRQ0(v)     (((v) & 0x1) << 0)
#define BFM_BDMAC_DIRQP_CIRQ0(v)    BM_BDMAC_DIRQP_CIRQ0
#define BF_BDMAC_DIRQP_CIRQ0_V(e)   BF_BDMAC_DIRQP_CIRQ0(BV_BDMAC_DIRQP_CIRQ0__##e)
#define BFM_BDMAC_DIRQP_CIRQ0_V(v)  BM_BDMAC_DIRQP_CIRQ0

#define REG_BDMAC_DDR           jz_reg(BDMAC_DDR)
#define JA_BDMAC_DDR            (0xb3450000 + 0x308)
#define JT_BDMAC_DDR            JIO_32_RW
#define JN_BDMAC_DDR            BDMAC_DDR
#define JI_BDMAC_DDR            
#define BP_BDMAC_DDR_DB2        2
#define BM_BDMAC_DDR_DB2        0x4
#define BF_BDMAC_DDR_DB2(v)     (((v) & 0x1) << 2)
#define BFM_BDMAC_DDR_DB2(v)    BM_BDMAC_DDR_DB2
#define BF_BDMAC_DDR_DB2_V(e)   BF_BDMAC_DDR_DB2(BV_BDMAC_DDR_DB2__##e)
#define BFM_BDMAC_DDR_DB2_V(v)  BM_BDMAC_DDR_DB2
#define BP_BDMAC_DDR_DB1        1
#define BM_BDMAC_DDR_DB1        0x2
#define BF_BDMAC_DDR_DB1(v)     (((v) & 0x1) << 1)
#define BFM_BDMAC_DDR_DB1(v)    BM_BDMAC_DDR_DB1
#define BF_BDMAC_DDR_DB1_V(e)   BF_BDMAC_DDR_DB1(BV_BDMAC_DDR_DB1__##e)
#define BFM_BDMAC_DDR_DB1_V(v)  BM_BDMAC_DDR_DB1
#define BP_BDMAC_DDR_DB0        0
#define BM_BDMAC_DDR_DB0        0x1
#define BF_BDMAC_DDR_DB0(v)     (((v) & 0x1) << 0)
#define BFM_BDMAC_DDR_DB0(v)    BM_BDMAC_DDR_DB0
#define BF_BDMAC_DDR_DB0_V(e)   BF_BDMAC_DDR_DB0(BV_BDMAC_DDR_DB0__##e)
#define BFM_BDMAC_DDR_DB0_V(v)  BM_BDMAC_DDR_DB0

#define REG_BDMAC_DDRS              jz_reg(BDMAC_DDRS)
#define JA_BDMAC_DDRS               (0xb3450000 + 0x30c)
#define JT_BDMAC_DDRS               JIO_32_RW
#define JN_BDMAC_DDRS               BDMAC_DDRS
#define JI_BDMAC_DDRS               
#define BP_BDMAC_DDRS_DBS2          2
#define BM_BDMAC_DDRS_DBS2          0x4
#define BF_BDMAC_DDRS_DBS2(v)       (((v) & 0x1) << 2)
#define BFM_BDMAC_DDRS_DBS2(v)      BM_BDMAC_DDRS_DBS2
#define BF_BDMAC_DDRS_DBS2_V(e)     BF_BDMAC_DDRS_DBS2(BV_BDMAC_DDRS_DBS2__##e)
#define BFM_BDMAC_DDRS_DBS2_V(v)    BM_BDMAC_DDRS_DBS2
#define BP_BDMAC_DDRS_DBS1          1
#define BM_BDMAC_DDRS_DBS1          0x2
#define BF_BDMAC_DDRS_DBS1(v)       (((v) & 0x1) << 1)
#define BFM_BDMAC_DDRS_DBS1(v)      BM_BDMAC_DDRS_DBS1
#define BF_BDMAC_DDRS_DBS1_V(e)     BF_BDMAC_DDRS_DBS1(BV_BDMAC_DDRS_DBS1__##e)
#define BFM_BDMAC_DDRS_DBS1_V(v)    BM_BDMAC_DDRS_DBS1
#define BP_BDMAC_DDRS_DBS0          0
#define BM_BDMAC_DDRS_DBS0          0x1
#define BF_BDMAC_DDRS_DBS0(v)       (((v) & 0x1) << 0)
#define BFM_BDMAC_DDRS_DBS0(v)      BM_BDMAC_DDRS_DBS0
#define BF_BDMAC_DDRS_DBS0_V(e)     BF_BDMAC_DDRS_DBS0(BV_BDMAC_DDRS_DBS0__##e)
#define BFM_BDMAC_DDRS_DBS0_V(v)    BM_BDMAC_DDRS_DBS0

#define REG_BDMAC_DCKE  jz_reg(BDMAC_DCKE)
#define JA_BDMAC_DCKE   (0xb3450000 + 0x310)
#define JT_BDMAC_DCKE   JIO_32_RW
#define JN_BDMAC_DCKE   BDMAC_DCKE
#define JI_BDMAC_DCKE   

#define REG_BDMAC_DCKES jz_reg(BDMAC_DCKES)
#define JA_BDMAC_DCKES  (0xb3450000 + 0x314)
#define JT_BDMAC_DCKES  JIO_32_RW
#define JN_BDMAC_DCKES  BDMAC_DCKES
#define JI_BDMAC_DCKES  

#define REG_BDMAC_DCKEC jz_reg(BDMAC_DCKEC)
#define JA_BDMAC_DCKEC  (0xb3450000 + 0x318)
#define JT_BDMAC_DCKEC  JIO_32_RW
#define JN_BDMAC_DCKEC  BDMAC_DCKEC
#define JI_BDMAC_DCKEC  

#endif /* __HEADERGEN_BDMAC_H__*/
