void T_1 F_1 ( void )\r\n{\r\nstruct V_1 * V_1 = F_2 ( NULL , 0 , V_2 ,\r\n0 , 256 , L_1 ) ;\r\nF_3 ( V_1 == NULL ) ;\r\nF_4 ( V_1 ) ;\r\n}\r\nstatic void F_5 ( void T_2 * V_3 )\r\n{\r\nvolatile T_3 V_4 , V_5 ;\r\nasm volatile("msync; isync");\r\nV_5 = F_6 ( V_3 ) ;\r\nF_7 ( V_6 L_2 ) ;\r\nV_4 = V_7 | V_8 ;\r\nif ( F_8 ( L_3 ) ||\r\nF_8 ( L_4 ) )\r\nV_4 |= ( V_5 & V_9 ) >> 2 ;\r\nasm volatile("msync; isync");\r\nF_9 ( V_3 , V_4 ) ;\r\nasm volatile("msync; isync");\r\n}\r\nstatic void F_10 ( void )\r\n{\r\nstruct V_10 * V_11 ;\r\nint V_12 ;\r\nF_11 (np, L_5 ) {\r\nstruct V_13 V_14 [ 2 ] ;\r\nvoid T_2 * V_3 ;\r\nif ( ! F_12 ( V_11 ,\r\nL_6 ) &&\r\n! F_12 ( V_11 ,\r\nL_7 ) &&\r\n! F_12 ( V_11 ,\r\nL_8 ) )\r\ncontinue;\r\nV_12 = F_13 ( V_11 , 0 , & V_14 [ 0 ] ) ;\r\nif ( V_12 ) {\r\nF_7 ( V_15 L_9\r\nL_10 ,\r\nV_11 -> V_16 ) ;\r\ncontinue;\r\n}\r\nV_3 = F_14 ( V_14 [ 0 ] . V_17 , F_15 ( & V_14 [ 0 ] ) ) ;\r\nF_5 ( V_3 ) ;\r\n}\r\n}\r\nstatic void T_1 F_16 ( void )\r\n{\r\nstruct V_10 * V_18 ;\r\nconst char * V_19 = L_11 ;\r\nV_18 = F_17 ( L_12 ) ;\r\nif ( V_18 == NULL )\r\nreturn;\r\nV_19 = F_18 ( V_18 , L_13 , NULL ) ;\r\nF_7 ( V_6 L_14 ,\r\nV_19 + strlen ( L_15 ) ) ;\r\nF_10 () ;\r\nF_19 () ;\r\nF_20 () ;\r\n}\r\nstatic int T_1 F_21 ( void )\r\n{\r\nunsigned long V_18 = F_22 () ;\r\nreturn F_23 ( V_18 , L_16 ) ;\r\n}\r\nstatic int T_1 F_24 ( void )\r\n{\r\nunsigned long V_18 = F_22 () ;\r\nreturn F_23 ( V_18 , L_17 ) ;\r\n}\r\nstatic int T_1 F_25 ( void )\r\n{\r\nunsigned long V_18 = F_22 () ;\r\nreturn F_23 ( V_18 , L_18 ) ;\r\n}
