|LEDMatrixFPGA
LED[0] << frameBuffer:frameBuffer.ReadRequestInProgress
LED[1] << frameBuffer:frameBuffer.writeInProgress
LED[2] << frameBuffer:frameBuffer.debugg[0]
LED[3] << frameBuffer:frameBuffer.debugg[1]
LED[4] << frameBuffer:frameBuffer.debugg[2]
LED[5] << frameBuffer:frameBuffer.debugg[3]
LED[6] << frameBuffer:frameBuffer.debugg[4]
LED[7] << <GND>
button[0] => ~NO_FANOUT~
button[1] => ~NO_FANOUT~
button[2] => ~NO_FANOUT~
button[3] => matrixPresenter:matrixPresenter.test
clk50 => clk50.IN3
matrixColor1[0] << matrixPresenter:matrixPresenter.matrixColor1[0]
matrixColor1[1] << matrixPresenter:matrixPresenter.matrixColor1[1]
matrixColor1[2] << matrixPresenter:matrixPresenter.matrixColor1[2]
matrixColor2[0] << matrixPresenter:matrixPresenter.matrixColor2[0]
matrixColor2[1] << matrixPresenter:matrixPresenter.matrixColor2[1]
matrixColor2[2] << matrixPresenter:matrixPresenter.matrixColor2[2]
matrixRow[0] << matrixPresenter:matrixPresenter.matrixRow[0]
matrixRow[1] << matrixPresenter:matrixPresenter.matrixRow[1]
matrixRow[2] << matrixPresenter:matrixPresenter.matrixRow[2]
matrixRow[3] << matrixPresenter:matrixPresenter.matrixRow[3]
matrixRow[4] << matrixPresenter:matrixPresenter.matrixRow[4]
matrixClk << matrixPresenter:matrixPresenter.matrixClk
matrixLatch << matrixPresenter:matrixPresenter.matrixLatch
matrixOE << matrixPresenter:matrixPresenter.OE
CEC << matrixPresenter:matrixPresenter.debugOut
SDRAM_A[0] << frameBuffer:frameBuffer.SDRAM_A[0]
SDRAM_A[1] << frameBuffer:frameBuffer.SDRAM_A[1]
SDRAM_A[2] << frameBuffer:frameBuffer.SDRAM_A[2]
SDRAM_A[3] << frameBuffer:frameBuffer.SDRAM_A[3]
SDRAM_A[4] << frameBuffer:frameBuffer.SDRAM_A[4]
SDRAM_A[5] << frameBuffer:frameBuffer.SDRAM_A[5]
SDRAM_A[6] << frameBuffer:frameBuffer.SDRAM_A[6]
SDRAM_A[7] << frameBuffer:frameBuffer.SDRAM_A[7]
SDRAM_A[8] << frameBuffer:frameBuffer.SDRAM_A[8]
SDRAM_A[9] << frameBuffer:frameBuffer.SDRAM_A[9]
SDRAM_A[10] << frameBuffer:frameBuffer.SDRAM_A[10]
SDRAM_A[11] << frameBuffer:frameBuffer.SDRAM_A[11]
SDRAM_A[12] << frameBuffer:frameBuffer.SDRAM_A[12]
SDRAM_BA[0] << frameBuffer:frameBuffer.SDRAM_BA[0]
SDRAM_BA[1] << frameBuffer:frameBuffer.SDRAM_BA[1]
SDRAM_DQ[0] <> frameBuffer:frameBuffer.SDRAM_DQ[0]
SDRAM_DQ[1] <> frameBuffer:frameBuffer.SDRAM_DQ[1]
SDRAM_DQ[2] <> frameBuffer:frameBuffer.SDRAM_DQ[2]
SDRAM_DQ[3] <> frameBuffer:frameBuffer.SDRAM_DQ[3]
SDRAM_DQ[4] <> frameBuffer:frameBuffer.SDRAM_DQ[4]
SDRAM_DQ[5] <> frameBuffer:frameBuffer.SDRAM_DQ[5]
SDRAM_DQ[6] <> frameBuffer:frameBuffer.SDRAM_DQ[6]
SDRAM_DQ[7] <> frameBuffer:frameBuffer.SDRAM_DQ[7]
SDRAM_DQ[8] <> frameBuffer:frameBuffer.SDRAM_DQ[8]
SDRAM_DQ[9] <> frameBuffer:frameBuffer.SDRAM_DQ[9]
SDRAM_DQ[10] <> frameBuffer:frameBuffer.SDRAM_DQ[10]
SDRAM_DQ[11] <> frameBuffer:frameBuffer.SDRAM_DQ[11]
SDRAM_DQ[12] <> frameBuffer:frameBuffer.SDRAM_DQ[12]
SDRAM_DQ[13] <> frameBuffer:frameBuffer.SDRAM_DQ[13]
SDRAM_DQ[14] <> frameBuffer:frameBuffer.SDRAM_DQ[14]
SDRAM_DQ[15] <> frameBuffer:frameBuffer.SDRAM_DQ[15]
SDRAM_CASn << frameBuffer:frameBuffer.SDRAM_CASn
SDRAM_CKE << frameBuffer:frameBuffer.SDRAM_CKE
SDRAM_CLK << frameBuffer:frameBuffer.SDRAM_CLK
SDRAM_CSn << frameBuffer:frameBuffer.SDRAM_CSn
SDRAM_DQMH << frameBuffer:frameBuffer.SDRAM_DQMH
SDRAM_DQML << frameBuffer:frameBuffer.SDRAM_DQML
SDRAM_RASn << frameBuffer:frameBuffer.SDRAM_RASn
SDRAM_WEn << frameBuffer:frameBuffer.SDRAM_WEn
A2C_DT => A2C_DT.IN1
A2C_CK => A2C_CK.IN1
FLASH_CLK << frameBuffer:frameBuffer.FLASH_CLK
FLASH_CS << frameBuffer:frameBuffer.FLASH_CS
FLASH_SO <> frameBuffer:frameBuffer.FLASH_SO
FLASH_HOLD <> frameBuffer:frameBuffer.FLASH_HOLD
FLASH_SI <> frameBuffer:frameBuffer.FLASH_SI
FLASH_WP <> frameBuffer:frameBuffer.FLASH_WP


|LEDMatrixFPGA|Downclocker:downclocker1sec
clk => out_clkR.CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => count[8].CLK
clk => count[9].CLK
clk => count[10].CLK
clk => count[11].CLK
clk => count[12].CLK
clk => count[13].CLK
clk => count[14].CLK
clk => count[15].CLK
clk => count[16].CLK
clk => count[17].CLK
clk => count[18].CLK
clk => count[19].CLK
clk => count[20].CLK
clk => count[21].CLK
clk => count[22].CLK
clk => count[23].CLK
clk => count[24].CLK
clk => count[25].CLK
clk => count[26].CLK
clk => count[27].CLK
clk => count[28].CLK
clk => count[29].CLK
clk => count[30].CLK
clk => count[31].CLK
out_clk <= out_clkR.DB_MAX_OUTPUT_PORT_TYPE
maxCount[0] => LessThan0.IN32
maxCount[1] => LessThan0.IN31
maxCount[2] => LessThan0.IN30
maxCount[3] => LessThan0.IN29
maxCount[4] => LessThan0.IN28
maxCount[5] => LessThan0.IN27
maxCount[6] => LessThan0.IN26
maxCount[7] => LessThan0.IN25
maxCount[8] => LessThan0.IN24
maxCount[9] => LessThan0.IN23
maxCount[10] => LessThan0.IN22
maxCount[11] => LessThan0.IN21
maxCount[12] => LessThan0.IN20
maxCount[13] => LessThan0.IN19
maxCount[14] => LessThan0.IN18
maxCount[15] => LessThan0.IN17
maxCount[16] => LessThan0.IN16
maxCount[17] => LessThan0.IN15
maxCount[18] => LessThan0.IN14
maxCount[19] => LessThan0.IN13
maxCount[20] => LessThan0.IN12
maxCount[21] => LessThan0.IN11
maxCount[22] => LessThan0.IN10
maxCount[23] => LessThan0.IN9
maxCount[24] => LessThan0.IN8
maxCount[25] => LessThan0.IN7
maxCount[26] => LessThan0.IN6
maxCount[27] => LessThan0.IN5
maxCount[28] => LessThan0.IN4
maxCount[29] => LessThan0.IN3
maxCount[30] => LessThan0.IN2
maxCount[31] => LessThan0.IN1


|LEDMatrixFPGA|matrixPresenter:matrixPresenter
clk66 => clkCycle.CLK
clk66 => requestNewLine~reg0.CLK
clk66 => currentPane[0].CLK
clk66 => currentPane[1].CLK
clk66 => currentPaneDelay[0].CLK
clk66 => currentPaneDelay[1].CLK
clk66 => currentPaneDelay[2].CLK
clk66 => currentPaneDelay[3].CLK
clk66 => currentPaneDelay[4].CLK
clk66 => currentPaneDelay[5].CLK
clk66 => currentPaneDelay[6].CLK
clk66 => currentPaneDelay[7].CLK
clk66 => currentPaneDelay[8].CLK
clk66 => currentPaneDelay[9].CLK
clk66 => currentPaneDelay[10].CLK
clk66 => currentPaneDelay[11].CLK
clk66 => currentPaneDelay[12].CLK
clk66 => currentPaneDelay[13].CLK
clk66 => currentPaneDelay[14].CLK
clk66 => currentPaneDelay[15].CLK
clk66 => displayingPane[0].CLK
clk66 => displayingPane[1].CLK
clk66 => matrixRow[0]~reg0.CLK
clk66 => matrixRow[1]~reg0.CLK
clk66 => matrixRow[2]~reg0.CLK
clk66 => matrixRow[3]~reg0.CLK
clk66 => matrixRow[4]~reg0.CLK
clk66 => matrixLatch~reg0.CLK
clk66 => matrixClk~reg0.CLK
clk66 => matrixColor2[0]~reg0.CLK
clk66 => matrixColor2[1]~reg0.CLK
clk66 => matrixColor2[2]~reg0.CLK
clk66 => matrixColor1[0]~reg0.CLK
clk66 => matrixColor1[1]~reg0.CLK
clk66 => matrixColor1[2]~reg0.CLK
clk66 => matrixOE.CLK
clk66 => countColumn[0].CLK
clk66 => countColumn[1].CLK
clk66 => countColumn[2].CLK
clk66 => countColumn[3].CLK
clk66 => countColumn[4].CLK
clk66 => countColumn[5].CLK
clk66 => countColumn[6].CLK
clk66 => countColumn[7].CLK
clk66 => countColumn[8].CLK
clk66 => countColumn[9].CLK
clk66 => countRow[0].CLK
clk66 => countRow[1].CLK
clk66 => countRow[2].CLK
clk66 => countRow[3].CLK
clk66 => countRow[4].CLK
clk66 => debugOut~reg0.CLK
clk66 => paneEnabled.CLK
clk66 => dutyCycleCounter[0].CLK
clk66 => dutyCycleCounter[1].CLK
clk66 => dutyCycleCounter[2].CLK
clk66 => dutyCycleCounter[3].CLK
clk66 => dutyCycleCounter[4].CLK
clk66 => dutyCycleCounter[5].CLK
clk66 => dutyCycleCounter[6].CLK
clk66 => dutyCycleCounter[7].CLK
clk66 => writeState~2.DATAIN
clk66 => state~11.DATAIN
matrixColor1[0] <= matrixColor1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrixColor1[1] <= matrixColor1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrixColor1[2] <= matrixColor1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrixColor2[0] <= matrixColor2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrixColor2[1] <= matrixColor2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrixColor2[2] <= matrixColor2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrixRow[0] <= matrixRow[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrixRow[1] <= matrixRow[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrixRow[2] <= matrixRow[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrixRow[3] <= matrixRow[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrixRow[4] <= matrixRow[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrixClk <= matrixClk~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrixLatch <= matrixLatch~reg0.DB_MAX_OUTPUT_PORT_TYPE
OE <= OE.DB_MAX_OUTPUT_PORT_TYPE
currentRow[0] <= countRow[0].DB_MAX_OUTPUT_PORT_TYPE
currentRow[1] <= countRow[1].DB_MAX_OUTPUT_PORT_TYPE
currentRow[2] <= countRow[2].DB_MAX_OUTPUT_PORT_TYPE
currentRow[3] <= countRow[3].DB_MAX_OUTPUT_PORT_TYPE
currentRow[4] <= countRow[4].DB_MAX_OUTPUT_PORT_TYPE
currentPaneOUT[0] <= currentPane[0].DB_MAX_OUTPUT_PORT_TYPE
currentPaneOUT[1] <= currentPane[1].DB_MAX_OUTPUT_PORT_TYPE
requestNewLine <= requestNewLine~reg0.DB_MAX_OUTPUT_PORT_TYPE
requestInProgress => Selector9.IN4
requestInProgress => Selector9.IN5
requestInProgress => Selector8.IN3
requestInProgress => Selector1.IN4
colorData1[0] => Mux1.IN19
colorData1[0] => Mux2.IN18
colorData1[0] => Mux0.IN4
colorData1[1] => Mux1.IN18
colorData1[1] => Mux2.IN19
colorData1[1] => Mux0.IN5
colorData1[2] => Mux1.IN17
colorData1[2] => Mux2.IN16
colorData1[2] => Mux0.IN6
colorData1[3] => Mux1.IN16
colorData1[3] => Mux2.IN17
colorData1[3] => Mux0.IN7
colorData1[4] => Mux1.IN15
colorData1[4] => Mux2.IN14
colorData1[4] => Mux0.IN8
colorData1[5] => Mux1.IN14
colorData1[5] => Mux2.IN15
colorData1[5] => Mux0.IN9
colorData1[6] => Mux1.IN13
colorData1[6] => Mux2.IN12
colorData1[6] => Mux0.IN10
colorData1[7] => Mux1.IN12
colorData1[7] => Mux2.IN13
colorData1[7] => Mux0.IN11
colorData1[8] => Mux1.IN11
colorData1[8] => Mux2.IN10
colorData1[8] => Mux0.IN12
colorData1[9] => Mux1.IN10
colorData1[9] => Mux2.IN11
colorData1[9] => Mux0.IN13
colorData1[10] => Mux1.IN9
colorData1[10] => Mux2.IN8
colorData1[10] => Mux0.IN14
colorData1[11] => Mux1.IN8
colorData1[11] => Mux2.IN9
colorData1[11] => Mux0.IN15
colorData1[12] => Mux1.IN7
colorData1[12] => Mux2.IN6
colorData1[12] => Mux0.IN16
colorData1[13] => Mux1.IN6
colorData1[13] => Mux2.IN7
colorData1[13] => Mux0.IN17
colorData1[14] => Mux1.IN5
colorData1[14] => Mux2.IN4
colorData1[14] => Mux0.IN18
colorData1[15] => Mux1.IN4
colorData1[15] => Mux2.IN5
colorData1[15] => Mux0.IN19
colorData2[0] => Mux4.IN19
colorData2[0] => Mux3.IN4
colorData2[0] => Mux5.IN18
colorData2[1] => Mux4.IN18
colorData2[1] => Mux3.IN5
colorData2[1] => Mux5.IN19
colorData2[2] => Mux4.IN17
colorData2[2] => Mux3.IN6
colorData2[2] => Mux5.IN16
colorData2[3] => Mux4.IN16
colorData2[3] => Mux3.IN7
colorData2[3] => Mux5.IN17
colorData2[4] => Mux4.IN15
colorData2[4] => Mux3.IN8
colorData2[4] => Mux5.IN14
colorData2[5] => Mux4.IN14
colorData2[5] => Mux3.IN9
colorData2[5] => Mux5.IN15
colorData2[6] => Mux4.IN13
colorData2[6] => Mux3.IN10
colorData2[6] => Mux5.IN12
colorData2[7] => Mux4.IN12
colorData2[7] => Mux3.IN11
colorData2[7] => Mux5.IN13
colorData2[8] => Mux4.IN11
colorData2[8] => Mux3.IN12
colorData2[8] => Mux5.IN10
colorData2[9] => Mux4.IN10
colorData2[9] => Mux3.IN13
colorData2[9] => Mux5.IN11
colorData2[10] => Mux4.IN9
colorData2[10] => Mux3.IN14
colorData2[10] => Mux5.IN8
colorData2[11] => Mux4.IN8
colorData2[11] => Mux3.IN15
colorData2[11] => Mux5.IN9
colorData2[12] => Mux4.IN7
colorData2[12] => Mux3.IN16
colorData2[12] => Mux5.IN6
colorData2[13] => Mux4.IN6
colorData2[13] => Mux3.IN17
colorData2[13] => Mux5.IN7
colorData2[14] => Mux4.IN5
colorData2[14] => Mux3.IN18
colorData2[14] => Mux5.IN4
colorData2[15] => Mux4.IN4
colorData2[15] => Mux3.IN19
colorData2[15] => Mux5.IN5
currentRowBufferAddress[0] <= countColumn[2].DB_MAX_OUTPUT_PORT_TYPE
currentRowBufferAddress[1] <= countColumn[3].DB_MAX_OUTPUT_PORT_TYPE
currentRowBufferAddress[2] <= countColumn[4].DB_MAX_OUTPUT_PORT_TYPE
currentRowBufferAddress[3] <= countColumn[5].DB_MAX_OUTPUT_PORT_TYPE
currentRowBufferAddress[4] <= countColumn[6].DB_MAX_OUTPUT_PORT_TYPE
currentRowBufferAddress[5] <= countColumn[7].DB_MAX_OUTPUT_PORT_TYPE
currentRowBufferAddress[6] <= countColumn[8].DB_MAX_OUTPUT_PORT_TYPE
currentRowBufferAddress[7] <= countColumn[9].DB_MAX_OUTPUT_PORT_TYPE
debugOut <= debugOut~reg0.DB_MAX_OUTPUT_PORT_TYPE
test => ~NO_FANOUT~
stateOUT[0] <= currentPaneDelay[0].DB_MAX_OUTPUT_PORT_TYPE
stateOUT[1] <= currentPaneDelay[1].DB_MAX_OUTPUT_PORT_TYPE
stateOUT[2] <= currentPaneDelay[2].DB_MAX_OUTPUT_PORT_TYPE
stateOUT[3] <= currentPaneDelay[3].DB_MAX_OUTPUT_PORT_TYPE
stateOUT[4] <= currentPaneDelay[4].DB_MAX_OUTPUT_PORT_TYPE
brightness[0] => LessThan0.IN8
brightness[1] => LessThan0.IN7
brightness[2] => LessThan0.IN6
brightness[3] => LessThan0.IN5
brightness[4] => LessThan0.IN4
brightness[5] => LessThan0.IN3
brightness[6] => LessThan0.IN2
brightness[7] => LessThan0.IN1


|LEDMatrixFPGA|matrixPresenter:matrixPresenter|Downclocker:downclocker1sec
clk => out_clkR.CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => count[8].CLK
clk => count[9].CLK
clk => count[10].CLK
clk => count[11].CLK
clk => count[12].CLK
clk => count[13].CLK
clk => count[14].CLK
clk => count[15].CLK
clk => count[16].CLK
clk => count[17].CLK
clk => count[18].CLK
clk => count[19].CLK
clk => count[20].CLK
clk => count[21].CLK
clk => count[22].CLK
clk => count[23].CLK
clk => count[24].CLK
clk => count[25].CLK
clk => count[26].CLK
clk => count[27].CLK
clk => count[28].CLK
clk => count[29].CLK
clk => count[30].CLK
clk => count[31].CLK
out_clk <= out_clkR.DB_MAX_OUTPUT_PORT_TYPE
maxCount[0] => LessThan0.IN32
maxCount[1] => LessThan0.IN31
maxCount[2] => LessThan0.IN30
maxCount[3] => LessThan0.IN29
maxCount[4] => LessThan0.IN28
maxCount[5] => LessThan0.IN27
maxCount[6] => LessThan0.IN26
maxCount[7] => LessThan0.IN25
maxCount[8] => LessThan0.IN24
maxCount[9] => LessThan0.IN23
maxCount[10] => LessThan0.IN22
maxCount[11] => LessThan0.IN21
maxCount[12] => LessThan0.IN20
maxCount[13] => LessThan0.IN19
maxCount[14] => LessThan0.IN18
maxCount[15] => LessThan0.IN17
maxCount[16] => LessThan0.IN16
maxCount[17] => LessThan0.IN15
maxCount[18] => LessThan0.IN14
maxCount[19] => LessThan0.IN13
maxCount[20] => LessThan0.IN12
maxCount[21] => LessThan0.IN11
maxCount[22] => LessThan0.IN10
maxCount[23] => LessThan0.IN9
maxCount[24] => LessThan0.IN8
maxCount[25] => LessThan0.IN7
maxCount[26] => LessThan0.IN6
maxCount[27] => LessThan0.IN5
maxCount[28] => LessThan0.IN4
maxCount[29] => LessThan0.IN3
maxCount[30] => LessThan0.IN2
maxCount[31] => LessThan0.IN1


|LEDMatrixFPGA|Pll1:pll1
inclk0 => sub_wire1[0].IN1
c0 <= altpll:altpll_component.clk


|LEDMatrixFPGA|Pll1:pll1|altpll:altpll_component
inclk[0] => Pll1_altpll:auto_generated.inclk[0]
inclk[1] => Pll1_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|LEDMatrixFPGA|Pll1:pll1|altpll:altpll_component|Pll1_altpll:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1


|LEDMatrixFPGA|PLL_SRAM:pllSDRAM
inclk0 => sub_wire1[0].IN1
c0 <= altpll:altpll_component.clk
c1 <= altpll:altpll_component.clk


|LEDMatrixFPGA|PLL_SRAM:pllSDRAM|altpll:altpll_component
inclk[0] => PLL_SRAM_altpll:auto_generated.inclk[0]
inclk[1] => PLL_SRAM_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|LEDMatrixFPGA|PLL_SRAM:pllSDRAM|altpll:altpll_component|PLL_SRAM_altpll:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1


|LEDMatrixFPGA|frameBuffer:frameBuffer
clk133 => clk133.IN3
clk133_180 => SDRAM_CLK.DATAIN
SDRAM_A[0] <= SDRAM_A[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_A[1] <= SDRAM_A[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_A[2] <= SDRAM_A[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_A[3] <= SDRAM_A[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_A[4] <= SDRAM_A[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_A[5] <= SDRAM_A[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_A[6] <= SDRAM_A[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_A[7] <= SDRAM_A[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_A[8] <= SDRAM_A[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_A[9] <= SDRAM_A[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_A[10] <= SDRAM_A[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_A[11] <= SDRAM_A[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_A[12] <= SDRAM_A[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_BA[0] <= SDRAM_BA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_BA[1] <= SDRAM_BA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_DQ[0] <> SDRAM_DQ[0]
SDRAM_DQ[1] <> SDRAM_DQ[1]
SDRAM_DQ[2] <> SDRAM_DQ[2]
SDRAM_DQ[3] <> SDRAM_DQ[3]
SDRAM_DQ[4] <> SDRAM_DQ[4]
SDRAM_DQ[5] <> SDRAM_DQ[5]
SDRAM_DQ[6] <> SDRAM_DQ[6]
SDRAM_DQ[7] <> SDRAM_DQ[7]
SDRAM_DQ[8] <> SDRAM_DQ[8]
SDRAM_DQ[9] <> SDRAM_DQ[9]
SDRAM_DQ[10] <> SDRAM_DQ[10]
SDRAM_DQ[11] <> SDRAM_DQ[11]
SDRAM_DQ[12] <> SDRAM_DQ[12]
SDRAM_DQ[13] <> SDRAM_DQ[13]
SDRAM_DQ[14] <> SDRAM_DQ[14]
SDRAM_DQ[15] <> SDRAM_DQ[15]
SDRAM_CASn <= SDRAM_CASn~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_CKE <= <VCC>
SDRAM_CLK <= clk133_180.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_CSn <= CS.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_DQMH <= <GND>
SDRAM_DQML <= <GND>
SDRAM_RASn <= SDRAM_RASn~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_WEn <= SDRAM_WEn~reg0.DB_MAX_OUTPUT_PORT_TYPE
requestNewLine => ReadRequestInProgress.OUTPUTSELECT
requestNewLine => readingFirstPassDone.OUTPUTSELECT
requestNewLine => readingSecondHalf.OUTPUTSELECT
requestNewLine => rowReaderCount.OUTPUTSELECT
requestNewLine => rowReaderCount.OUTPUTSELECT
requestNewLine => rowReaderCount.OUTPUTSELECT
requestNewLine => rowReaderCount.OUTPUTSELECT
requestNewLine => rowReaderCount.OUTPUTSELECT
requestNewLine => rowReaderCount.OUTPUTSELECT
requestNewLine => rowReaderCount.OUTPUTSELECT
requestNewLine => rowReaderCount.OUTPUTSELECT
requestNewLine => rowReaderCount.OUTPUTSELECT
requestNewLine => rowReaderCount.OUTPUTSELECT
requestNewLine => rowReaderCount.OUTPUTSELECT
requestNewLine => rowReaderCount.OUTPUTSELECT
requestNewLine => writeInProgress.OUTPUTSELECT
requestNewLine => state.OUTPUTSELECT
requestNewLine => state.OUTPUTSELECT
requestNewLine => state.OUTPUTSELECT
requestNewLine => state.OUTPUTSELECT
requestNewLine => state.OUTPUTSELECT
requestNewLine => state.OUTPUTSELECT
requestNewLine => state.OUTPUTSELECT
requestNewLine => state.OUTPUTSELECT
requestNewLine => state.OUTPUTSELECT
requestNewLine => state.OUTPUTSELECT
requestNewLine => state.OUTPUTSELECT
requestNewLine => state.OUTPUTSELECT
requestNewLine => state.OUTPUTSELECT
requestNewLine => state.OUTPUTSELECT
requestNewLine => state.OUTPUTSELECT
requestNewLine => state.OUTPUTSELECT
requestNewLine => state.OUTPUTSELECT
requestNewLine => state.OUTPUTSELECT
requestNewLine => state.OUTPUTSELECT
requestNewLine => state.OUTPUTSELECT
requestNewLine => state.OUTPUTSELECT
requestNewLine => state.OUTPUTSELECT
requestNewLine => state.OUTPUTSELECT
requestNewLine => state.OUTPUTSELECT
requestNewLine => state.OUTPUTSELECT
requestNewLine => state.OUTPUTSELECT
requestNewLine => state.OUTPUTSELECT
requestNewLine => state.OUTPUTSELECT
requestNewLine => waitCount.OUTPUTSELECT
requestNewLine => waitCount.OUTPUTSELECT
requestNewLine => waitCount.OUTPUTSELECT
requestNewLine => waitCount.OUTPUTSELECT
requestNewLine => waitCount.OUTPUTSELECT
requestNewLine => waitCount.OUTPUTSELECT
requestNewLine => waitCount.OUTPUTSELECT
requestNewLine => waitCount.OUTPUTSELECT
requestNewLine => waitCount.OUTPUTSELECT
requestNewLine => waitCount.OUTPUTSELECT
requestNewLine => waitCount.OUTPUTSELECT
requestNewLine => waitCount.OUTPUTSELECT
requestNewLine => waitCount.OUTPUTSELECT
requestNewLine => waitCount.OUTPUTSELECT
requestNewLine => waitCount.OUTPUTSELECT
requestNewLine => waitCount.OUTPUTSELECT
ReadRequestInProgress <= ReadRequestInProgress~reg0.DB_MAX_OUTPUT_PORT_TYPE
currentMatrixRow[0] => Selector74.IN7
currentMatrixRow[1] => Selector73.IN7
currentMatrixRow[2] => Selector72.IN7
currentMatrixRow[3] => Selector71.IN6
currentMatrixRow[4] => Selector70.IN6
currentMatrixPane[0] => Selector109.IN4
currentMatrixPane[1] => Selector108.IN4
rowBuffAddrIN[0] => comb.DATAA
rowBuffAddrIN[1] => comb.DATAA
rowBuffAddrIN[2] => comb.DATAA
rowBuffAddrIN[3] => comb.DATAA
rowBuffAddrIN[4] => comb.DATAA
rowBuffAddrIN[5] => comb.DATAA
rowBuffAddrIN[6] => comb.DATAA
rowBuffAddrIN[7] => comb.DATAA
matrixRowBuffer1[0] <= MATRIX_ROW_BUFFER:rowBuffer1.port4
matrixRowBuffer1[1] <= MATRIX_ROW_BUFFER:rowBuffer1.port4
matrixRowBuffer1[2] <= MATRIX_ROW_BUFFER:rowBuffer1.port4
matrixRowBuffer1[3] <= MATRIX_ROW_BUFFER:rowBuffer1.port4
matrixRowBuffer1[4] <= MATRIX_ROW_BUFFER:rowBuffer1.port4
matrixRowBuffer1[5] <= MATRIX_ROW_BUFFER:rowBuffer1.port4
matrixRowBuffer1[6] <= MATRIX_ROW_BUFFER:rowBuffer1.port4
matrixRowBuffer1[7] <= MATRIX_ROW_BUFFER:rowBuffer1.port4
matrixRowBuffer1[8] <= MATRIX_ROW_BUFFER:rowBuffer1.port4
matrixRowBuffer1[9] <= MATRIX_ROW_BUFFER:rowBuffer1.port4
matrixRowBuffer1[10] <= MATRIX_ROW_BUFFER:rowBuffer1.port4
matrixRowBuffer1[11] <= MATRIX_ROW_BUFFER:rowBuffer1.port4
matrixRowBuffer1[12] <= MATRIX_ROW_BUFFER:rowBuffer1.port4
matrixRowBuffer1[13] <= MATRIX_ROW_BUFFER:rowBuffer1.port4
matrixRowBuffer1[14] <= MATRIX_ROW_BUFFER:rowBuffer1.port4
matrixRowBuffer1[15] <= MATRIX_ROW_BUFFER:rowBuffer1.port4
matrixRowBuffer2[0] <= MATRIX_ROW_BUFFER_2:rowBuffer2.port4
matrixRowBuffer2[1] <= MATRIX_ROW_BUFFER_2:rowBuffer2.port4
matrixRowBuffer2[2] <= MATRIX_ROW_BUFFER_2:rowBuffer2.port4
matrixRowBuffer2[3] <= MATRIX_ROW_BUFFER_2:rowBuffer2.port4
matrixRowBuffer2[4] <= MATRIX_ROW_BUFFER_2:rowBuffer2.port4
matrixRowBuffer2[5] <= MATRIX_ROW_BUFFER_2:rowBuffer2.port4
matrixRowBuffer2[6] <= MATRIX_ROW_BUFFER_2:rowBuffer2.port4
matrixRowBuffer2[7] <= MATRIX_ROW_BUFFER_2:rowBuffer2.port4
matrixRowBuffer2[8] <= MATRIX_ROW_BUFFER_2:rowBuffer2.port4
matrixRowBuffer2[9] <= MATRIX_ROW_BUFFER_2:rowBuffer2.port4
matrixRowBuffer2[10] <= MATRIX_ROW_BUFFER_2:rowBuffer2.port4
matrixRowBuffer2[11] <= MATRIX_ROW_BUFFER_2:rowBuffer2.port4
matrixRowBuffer2[12] <= MATRIX_ROW_BUFFER_2:rowBuffer2.port4
matrixRowBuffer2[13] <= MATRIX_ROW_BUFFER_2:rowBuffer2.port4
matrixRowBuffer2[14] <= MATRIX_ROW_BUFFER_2:rowBuffer2.port4
matrixRowBuffer2[15] <= MATRIX_ROW_BUFFER_2:rowBuffer2.port4
requestNewWrite => state.OUTPUTSELECT
requestNewWrite => state.OUTPUTSELECT
requestNewWrite => state.OUTPUTSELECT
requestNewWrite => state.OUTPUTSELECT
requestNewWrite => state.OUTPUTSELECT
requestNewWrite => state.OUTPUTSELECT
requestNewWrite => state.OUTPUTSELECT
requestNewWrite => state.OUTPUTSELECT
requestNewWrite => state.OUTPUTSELECT
requestNewWrite => state.OUTPUTSELECT
requestNewWrite => state.OUTPUTSELECT
requestNewWrite => state.OUTPUTSELECT
requestNewWrite => state.OUTPUTSELECT
requestNewWrite => state.OUTPUTSELECT
requestNewWrite => state.OUTPUTSELECT
requestNewWrite => state.OUTPUTSELECT
requestNewWrite => state.OUTPUTSELECT
requestNewWrite => state.OUTPUTSELECT
requestNewWrite => state.OUTPUTSELECT
requestNewWrite => state.OUTPUTSELECT
requestNewWrite => state.OUTPUTSELECT
requestNewWrite => state.OUTPUTSELECT
requestNewWrite => state.OUTPUTSELECT
requestNewWrite => state.OUTPUTSELECT
requestNewWrite => state.OUTPUTSELECT
requestNewWrite => state.OUTPUTSELECT
requestNewWrite => state.OUTPUTSELECT
requestNewWrite => state.OUTPUTSELECT
requestNewWrite => waitCount.OUTPUTSELECT
requestNewWrite => waitCount.OUTPUTSELECT
requestNewWrite => waitCount.OUTPUTSELECT
requestNewWrite => waitCount.OUTPUTSELECT
requestNewWrite => waitCount.OUTPUTSELECT
requestNewWrite => waitCount.OUTPUTSELECT
requestNewWrite => waitCount.OUTPUTSELECT
requestNewWrite => waitCount.OUTPUTSELECT
requestNewWrite => waitCount.OUTPUTSELECT
requestNewWrite => waitCount.OUTPUTSELECT
requestNewWrite => waitCount.OUTPUTSELECT
requestNewWrite => waitCount.OUTPUTSELECT
requestNewWrite => waitCount.OUTPUTSELECT
requestNewWrite => waitCount.OUTPUTSELECT
requestNewWrite => waitCount.OUTPUTSELECT
requestNewWrite => waitCount.OUTPUTSELECT
writeInProgress <= writeInProgress~reg0.DB_MAX_OUTPUT_PORT_TYPE
writeData[0] => writeData[0].IN1
writeData[1] => writeData[1].IN1
writeData[2] => writeData[2].IN1
writeData[3] => writeData[3].IN1
writeData[4] => writeData[4].IN1
writeData[5] => writeData[5].IN1
writeData[6] => writeData[6].IN1
writeData[7] => writeData[7].IN1
writeData[8] => writeData[8].IN1
writeData[9] => writeData[9].IN1
writeData[10] => writeData[10].IN1
writeData[11] => writeData[11].IN1
writeData[12] => writeData[12].IN1
writeData[13] => writeData[13].IN1
writeData[14] => writeData[14].IN1
writeData[15] => writeData[15].IN1
writeData[16] => writeData[16].IN1
writeData[17] => writeData[17].IN1
writeData[18] => writeData[18].IN1
writeData[19] => writeData[19].IN1
writeData[20] => writeData[20].IN1
writeData[21] => writeData[21].IN1
writeData[22] => writeData[22].IN1
writeData[23] => writeData[23].IN1
writeData[24] => writeData[24].IN1
writeData[25] => writeData[25].IN1
writeData[26] => writeData[26].IN1
writeData[27] => writeData[27].IN1
writeData[28] => writeData[28].IN1
writeData[29] => writeData[29].IN1
writeData[30] => writeData[30].IN1
writeData[31] => writeData[31].IN1
writeData[32] => writeData[32].IN1
writeData[33] => writeData[33].IN1
writeData[34] => writeData[34].IN1
writeData[35] => writeData[35].IN1
writeData[36] => writeData[36].IN1
writeData[37] => writeData[37].IN1
writeData[38] => writeData[38].IN1
writeData[39] => writeData[39].IN1
debugg[0] <= mediaDataGatherer:flashGatherer.port3
debugg[1] <= mediaDataGatherer:flashGatherer.port3
debugg[2] <= mediaDataGatherer:flashGatherer.port3
debugg[3] <= mediaDataGatherer:flashGatherer.port3
debugg[4] <= mediaDataGatherer:flashGatherer.port3
requestNewMedia => requestNewMedia.IN1
FLASH_CLK <= mediaDataGatherer:flashGatherer.port4
FLASH_CS <= mediaDataGatherer:flashGatherer.port5
FLASH_SO <> mediaDataGatherer:flashGatherer.port6
FLASH_HOLD <> mediaDataGatherer:flashGatherer.port7
FLASH_SI <> mediaDataGatherer:flashGatherer.port8
FLASH_WP <> mediaDataGatherer:flashGatherer.port9


|LEDMatrixFPGA|frameBuffer:frameBuffer|MATRIX_ROW_BUFFER:rowBuffer1
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a


|LEDMatrixFPGA|frameBuffer:frameBuffer|MATRIX_ROW_BUFFER:rowBuffer1|altsyncram:altsyncram_component
wren_a => altsyncram_chf1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_chf1:auto_generated.data_a[0]
data_a[1] => altsyncram_chf1:auto_generated.data_a[1]
data_a[2] => altsyncram_chf1:auto_generated.data_a[2]
data_a[3] => altsyncram_chf1:auto_generated.data_a[3]
data_a[4] => altsyncram_chf1:auto_generated.data_a[4]
data_a[5] => altsyncram_chf1:auto_generated.data_a[5]
data_a[6] => altsyncram_chf1:auto_generated.data_a[6]
data_a[7] => altsyncram_chf1:auto_generated.data_a[7]
data_a[8] => altsyncram_chf1:auto_generated.data_a[8]
data_a[9] => altsyncram_chf1:auto_generated.data_a[9]
data_a[10] => altsyncram_chf1:auto_generated.data_a[10]
data_a[11] => altsyncram_chf1:auto_generated.data_a[11]
data_a[12] => altsyncram_chf1:auto_generated.data_a[12]
data_a[13] => altsyncram_chf1:auto_generated.data_a[13]
data_a[14] => altsyncram_chf1:auto_generated.data_a[14]
data_a[15] => altsyncram_chf1:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_chf1:auto_generated.address_a[0]
address_a[1] => altsyncram_chf1:auto_generated.address_a[1]
address_a[2] => altsyncram_chf1:auto_generated.address_a[2]
address_a[3] => altsyncram_chf1:auto_generated.address_a[3]
address_a[4] => altsyncram_chf1:auto_generated.address_a[4]
address_a[5] => altsyncram_chf1:auto_generated.address_a[5]
address_a[6] => altsyncram_chf1:auto_generated.address_a[6]
address_a[7] => altsyncram_chf1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_chf1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_chf1:auto_generated.q_a[0]
q_a[1] <= altsyncram_chf1:auto_generated.q_a[1]
q_a[2] <= altsyncram_chf1:auto_generated.q_a[2]
q_a[3] <= altsyncram_chf1:auto_generated.q_a[3]
q_a[4] <= altsyncram_chf1:auto_generated.q_a[4]
q_a[5] <= altsyncram_chf1:auto_generated.q_a[5]
q_a[6] <= altsyncram_chf1:auto_generated.q_a[6]
q_a[7] <= altsyncram_chf1:auto_generated.q_a[7]
q_a[8] <= altsyncram_chf1:auto_generated.q_a[8]
q_a[9] <= altsyncram_chf1:auto_generated.q_a[9]
q_a[10] <= altsyncram_chf1:auto_generated.q_a[10]
q_a[11] <= altsyncram_chf1:auto_generated.q_a[11]
q_a[12] <= altsyncram_chf1:auto_generated.q_a[12]
q_a[13] <= altsyncram_chf1:auto_generated.q_a[13]
q_a[14] <= altsyncram_chf1:auto_generated.q_a[14]
q_a[15] <= altsyncram_chf1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|LEDMatrixFPGA|frameBuffer:frameBuffer|MATRIX_ROW_BUFFER:rowBuffer1|altsyncram:altsyncram_component|altsyncram_chf1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE


|LEDMatrixFPGA|frameBuffer:frameBuffer|MATRIX_ROW_BUFFER_2:rowBuffer2
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a


|LEDMatrixFPGA|frameBuffer:frameBuffer|MATRIX_ROW_BUFFER_2:rowBuffer2|altsyncram:altsyncram_component
wren_a => altsyncram_chf1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_chf1:auto_generated.data_a[0]
data_a[1] => altsyncram_chf1:auto_generated.data_a[1]
data_a[2] => altsyncram_chf1:auto_generated.data_a[2]
data_a[3] => altsyncram_chf1:auto_generated.data_a[3]
data_a[4] => altsyncram_chf1:auto_generated.data_a[4]
data_a[5] => altsyncram_chf1:auto_generated.data_a[5]
data_a[6] => altsyncram_chf1:auto_generated.data_a[6]
data_a[7] => altsyncram_chf1:auto_generated.data_a[7]
data_a[8] => altsyncram_chf1:auto_generated.data_a[8]
data_a[9] => altsyncram_chf1:auto_generated.data_a[9]
data_a[10] => altsyncram_chf1:auto_generated.data_a[10]
data_a[11] => altsyncram_chf1:auto_generated.data_a[11]
data_a[12] => altsyncram_chf1:auto_generated.data_a[12]
data_a[13] => altsyncram_chf1:auto_generated.data_a[13]
data_a[14] => altsyncram_chf1:auto_generated.data_a[14]
data_a[15] => altsyncram_chf1:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_chf1:auto_generated.address_a[0]
address_a[1] => altsyncram_chf1:auto_generated.address_a[1]
address_a[2] => altsyncram_chf1:auto_generated.address_a[2]
address_a[3] => altsyncram_chf1:auto_generated.address_a[3]
address_a[4] => altsyncram_chf1:auto_generated.address_a[4]
address_a[5] => altsyncram_chf1:auto_generated.address_a[5]
address_a[6] => altsyncram_chf1:auto_generated.address_a[6]
address_a[7] => altsyncram_chf1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_chf1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_chf1:auto_generated.q_a[0]
q_a[1] <= altsyncram_chf1:auto_generated.q_a[1]
q_a[2] <= altsyncram_chf1:auto_generated.q_a[2]
q_a[3] <= altsyncram_chf1:auto_generated.q_a[3]
q_a[4] <= altsyncram_chf1:auto_generated.q_a[4]
q_a[5] <= altsyncram_chf1:auto_generated.q_a[5]
q_a[6] <= altsyncram_chf1:auto_generated.q_a[6]
q_a[7] <= altsyncram_chf1:auto_generated.q_a[7]
q_a[8] <= altsyncram_chf1:auto_generated.q_a[8]
q_a[9] <= altsyncram_chf1:auto_generated.q_a[9]
q_a[10] <= altsyncram_chf1:auto_generated.q_a[10]
q_a[11] <= altsyncram_chf1:auto_generated.q_a[11]
q_a[12] <= altsyncram_chf1:auto_generated.q_a[12]
q_a[13] <= altsyncram_chf1:auto_generated.q_a[13]
q_a[14] <= altsyncram_chf1:auto_generated.q_a[14]
q_a[15] <= altsyncram_chf1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|LEDMatrixFPGA|frameBuffer:frameBuffer|MATRIX_ROW_BUFFER_2:rowBuffer2|altsyncram:altsyncram_component|altsyncram_chf1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE


|LEDMatrixFPGA|frameBuffer:frameBuffer|mediaDataGatherer:flashGatherer
clk133 => clk133.IN1
requestNewMedia => state.OUTPUTSELECT
requestNewMedia => state.OUTPUTSELECT
requestNewMedia => state.OUTPUTSELECT
requestNewMedia => state.OUTPUTSELECT
requestNewMedia => state.OUTPUTSELECT
requestNewMedia => state.OUTPUTSELECT
requestNewMedia => state.OUTPUTSELECT
requestNewMedia => state.OUTPUTSELECT
requestNewMedia => state.OUTPUTSELECT
requestNewMedia => state.OUTPUTSELECT
requestNewMedia => state.OUTPUTSELECT
requestNewMedia => state.OUTPUTSELECT
requestNewMedia => state.OUTPUTSELECT
requestNewMedia => state.OUTPUTSELECT
requestNewMedia => state.OUTPUTSELECT
requestNewMedia => state.OUTPUTSELECT
requestNewMedia => state.OUTPUTSELECT
requestNewMedia => state.OUTPUTSELECT
requestNewMedia => state.OUTPUTSELECT
requestNewMedia => state.OUTPUTSELECT
requestNewMedia => state.OUTPUTSELECT
requestNewMedia => state.OUTPUTSELECT
requestNewMedia => state.OUTPUTSELECT
requestNewMedia => state.OUTPUTSELECT
requestNewMedia => state.OUTPUTSELECT
requestNewMedia => state.OUTPUTSELECT
requestNewMedia => state.OUTPUTSELECT
requestNewMedia => state.OUTPUTSELECT
writeData[0] => ~NO_FANOUT~
writeData[1] => ~NO_FANOUT~
writeData[2] => ~NO_FANOUT~
writeData[3] => ~NO_FANOUT~
writeData[4] => ~NO_FANOUT~
writeData[5] => ~NO_FANOUT~
writeData[6] => ~NO_FANOUT~
writeData[7] => ~NO_FANOUT~
writeData[8] => ~NO_FANOUT~
writeData[9] => ~NO_FANOUT~
writeData[10] => ~NO_FANOUT~
writeData[11] => ~NO_FANOUT~
writeData[12] => ~NO_FANOUT~
writeData[13] => ~NO_FANOUT~
writeData[14] => ~NO_FANOUT~
writeData[15] => ~NO_FANOUT~
writeData[16] => Div0.IN23
writeData[16] => Mod0.IN23
writeData[17] => Div0.IN22
writeData[17] => Mod0.IN22
writeData[18] => Div0.IN21
writeData[18] => Mod0.IN21
writeData[19] => Div0.IN20
writeData[19] => Mod0.IN20
writeData[20] => Div0.IN19
writeData[20] => Mod0.IN19
writeData[21] => Div0.IN18
writeData[21] => Mod0.IN18
writeData[22] => Div0.IN17
writeData[22] => Mod0.IN17
writeData[23] => Div0.IN16
writeData[23] => Mod0.IN16
writeData[24] => Div0.IN15
writeData[24] => Mod0.IN15
writeData[25] => Div0.IN14
writeData[25] => Mod0.IN14
writeData[26] => Div0.IN13
writeData[26] => Mod0.IN13
writeData[27] => Div0.IN12
writeData[27] => Mod0.IN12
writeData[28] => Div0.IN11
writeData[28] => Mod0.IN11
writeData[29] => Div0.IN10
writeData[29] => Mod0.IN10
writeData[30] => Div0.IN9
writeData[30] => Mod0.IN9
writeData[31] => Div0.IN8
writeData[31] => Mod0.IN8
writeData[32] => ~NO_FANOUT~
writeData[33] => ~NO_FANOUT~
writeData[34] => ~NO_FANOUT~
writeData[35] => ~NO_FANOUT~
writeData[36] => ~NO_FANOUT~
writeData[37] => ~NO_FANOUT~
writeData[38] => ~NO_FANOUT~
writeData[39] => ~NO_FANOUT~
debugOut[0] <= debugOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
debugOut[1] <= debugOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
debugOut[2] <= debugOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
debugOut[3] <= debugOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
debugOut[4] <= debugOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FLASH_CLK <= FLASH_CLK~reg0.DB_MAX_OUTPUT_PORT_TYPE
FLASH_CS <= FLASH_CS~reg0.DB_MAX_OUTPUT_PORT_TYPE
FLASH_SO => receivedByte.DATAB
FLASH_SO => RAWrowBufferIN.DATAB
FLASH_SO => RAWrowBufferIN.DATAB
FLASH_HOLD <> FLASH_HOLD
FLASH_SI <> FLASH_SI
FLASH_WP <> FLASH_WP


|LEDMatrixFPGA|frameBuffer:frameBuffer|mediaDataGatherer:flashGatherer|Downclocker:downclocker1sec
clk => out_clkR.CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => count[8].CLK
clk => count[9].CLK
clk => count[10].CLK
clk => count[11].CLK
clk => count[12].CLK
clk => count[13].CLK
clk => count[14].CLK
clk => count[15].CLK
clk => count[16].CLK
clk => count[17].CLK
clk => count[18].CLK
clk => count[19].CLK
clk => count[20].CLK
clk => count[21].CLK
clk => count[22].CLK
clk => count[23].CLK
clk => count[24].CLK
clk => count[25].CLK
clk => count[26].CLK
clk => count[27].CLK
clk => count[28].CLK
clk => count[29].CLK
clk => count[30].CLK
clk => count[31].CLK
out_clk <= out_clkR.DB_MAX_OUTPUT_PORT_TYPE
maxCount[0] => LessThan0.IN32
maxCount[1] => LessThan0.IN31
maxCount[2] => LessThan0.IN30
maxCount[3] => LessThan0.IN29
maxCount[4] => LessThan0.IN28
maxCount[5] => LessThan0.IN27
maxCount[6] => LessThan0.IN26
maxCount[7] => LessThan0.IN25
maxCount[8] => LessThan0.IN24
maxCount[9] => LessThan0.IN23
maxCount[10] => LessThan0.IN22
maxCount[11] => LessThan0.IN21
maxCount[12] => LessThan0.IN20
maxCount[13] => LessThan0.IN19
maxCount[14] => LessThan0.IN18
maxCount[15] => LessThan0.IN17
maxCount[16] => LessThan0.IN16
maxCount[17] => LessThan0.IN15
maxCount[18] => LessThan0.IN14
maxCount[19] => LessThan0.IN13
maxCount[20] => LessThan0.IN12
maxCount[21] => LessThan0.IN11
maxCount[22] => LessThan0.IN10
maxCount[23] => LessThan0.IN9
maxCount[24] => LessThan0.IN8
maxCount[25] => LessThan0.IN7
maxCount[26] => LessThan0.IN6
maxCount[27] => LessThan0.IN5
maxCount[28] => LessThan0.IN4
maxCount[29] => LessThan0.IN3
maxCount[30] => LessThan0.IN2
maxCount[31] => LessThan0.IN1


|LEDMatrixFPGA|frameBuffer:frameBuffer|mediaDataGatherer:flashGatherer|RawRowBuffer:RAWrowBuffer
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|LEDMatrixFPGA|frameBuffer:frameBuffer|mediaDataGatherer:flashGatherer|RawRowBuffer:RAWrowBuffer|altsyncram:altsyncram_component
wren_a => altsyncram_oif1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_oif1:auto_generated.data_a[0]
data_a[1] => altsyncram_oif1:auto_generated.data_a[1]
data_a[2] => altsyncram_oif1:auto_generated.data_a[2]
data_a[3] => altsyncram_oif1:auto_generated.data_a[3]
data_a[4] => altsyncram_oif1:auto_generated.data_a[4]
data_a[5] => altsyncram_oif1:auto_generated.data_a[5]
data_a[6] => altsyncram_oif1:auto_generated.data_a[6]
data_a[7] => altsyncram_oif1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_oif1:auto_generated.address_a[0]
address_a[1] => altsyncram_oif1:auto_generated.address_a[1]
address_a[2] => altsyncram_oif1:auto_generated.address_a[2]
address_a[3] => altsyncram_oif1:auto_generated.address_a[3]
address_a[4] => altsyncram_oif1:auto_generated.address_a[4]
address_a[5] => altsyncram_oif1:auto_generated.address_a[5]
address_a[6] => altsyncram_oif1:auto_generated.address_a[6]
address_a[7] => altsyncram_oif1:auto_generated.address_a[7]
address_a[8] => altsyncram_oif1:auto_generated.address_a[8]
address_a[9] => altsyncram_oif1:auto_generated.address_a[9]
address_a[10] => altsyncram_oif1:auto_generated.address_a[10]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_oif1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_oif1:auto_generated.q_a[0]
q_a[1] <= altsyncram_oif1:auto_generated.q_a[1]
q_a[2] <= altsyncram_oif1:auto_generated.q_a[2]
q_a[3] <= altsyncram_oif1:auto_generated.q_a[3]
q_a[4] <= altsyncram_oif1:auto_generated.q_a[4]
q_a[5] <= altsyncram_oif1:auto_generated.q_a[5]
q_a[6] <= altsyncram_oif1:auto_generated.q_a[6]
q_a[7] <= altsyncram_oif1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|LEDMatrixFPGA|frameBuffer:frameBuffer|mediaDataGatherer:flashGatherer|RawRowBuffer:RAWrowBuffer|altsyncram:altsyncram_component|altsyncram_oif1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


|LEDMatrixFPGA|frameBuffer:frameBuffer|mediaDataGatherer:flashGatherer|ReceiveRowBuffer:rowBuffer
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a


|LEDMatrixFPGA|frameBuffer:frameBuffer|mediaDataGatherer:flashGatherer|ReceiveRowBuffer:rowBuffer|altsyncram:altsyncram_component
wren_a => altsyncram_chf1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_chf1:auto_generated.data_a[0]
data_a[1] => altsyncram_chf1:auto_generated.data_a[1]
data_a[2] => altsyncram_chf1:auto_generated.data_a[2]
data_a[3] => altsyncram_chf1:auto_generated.data_a[3]
data_a[4] => altsyncram_chf1:auto_generated.data_a[4]
data_a[5] => altsyncram_chf1:auto_generated.data_a[5]
data_a[6] => altsyncram_chf1:auto_generated.data_a[6]
data_a[7] => altsyncram_chf1:auto_generated.data_a[7]
data_a[8] => altsyncram_chf1:auto_generated.data_a[8]
data_a[9] => altsyncram_chf1:auto_generated.data_a[9]
data_a[10] => altsyncram_chf1:auto_generated.data_a[10]
data_a[11] => altsyncram_chf1:auto_generated.data_a[11]
data_a[12] => altsyncram_chf1:auto_generated.data_a[12]
data_a[13] => altsyncram_chf1:auto_generated.data_a[13]
data_a[14] => altsyncram_chf1:auto_generated.data_a[14]
data_a[15] => altsyncram_chf1:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_chf1:auto_generated.address_a[0]
address_a[1] => altsyncram_chf1:auto_generated.address_a[1]
address_a[2] => altsyncram_chf1:auto_generated.address_a[2]
address_a[3] => altsyncram_chf1:auto_generated.address_a[3]
address_a[4] => altsyncram_chf1:auto_generated.address_a[4]
address_a[5] => altsyncram_chf1:auto_generated.address_a[5]
address_a[6] => altsyncram_chf1:auto_generated.address_a[6]
address_a[7] => altsyncram_chf1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_chf1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_chf1:auto_generated.q_a[0]
q_a[1] <= altsyncram_chf1:auto_generated.q_a[1]
q_a[2] <= altsyncram_chf1:auto_generated.q_a[2]
q_a[3] <= altsyncram_chf1:auto_generated.q_a[3]
q_a[4] <= altsyncram_chf1:auto_generated.q_a[4]
q_a[5] <= altsyncram_chf1:auto_generated.q_a[5]
q_a[6] <= altsyncram_chf1:auto_generated.q_a[6]
q_a[7] <= altsyncram_chf1:auto_generated.q_a[7]
q_a[8] <= altsyncram_chf1:auto_generated.q_a[8]
q_a[9] <= altsyncram_chf1:auto_generated.q_a[9]
q_a[10] <= altsyncram_chf1:auto_generated.q_a[10]
q_a[11] <= altsyncram_chf1:auto_generated.q_a[11]
q_a[12] <= altsyncram_chf1:auto_generated.q_a[12]
q_a[13] <= altsyncram_chf1:auto_generated.q_a[13]
q_a[14] <= altsyncram_chf1:auto_generated.q_a[14]
q_a[15] <= altsyncram_chf1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|LEDMatrixFPGA|frameBuffer:frameBuffer|mediaDataGatherer:flashGatherer|ReceiveRowBuffer:rowBuffer|altsyncram:altsyncram_component|altsyncram_chf1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE


|LEDMatrixFPGA|A2CHandler:handler
clk50 => clk50.IN1
A2C_DT => internalBuffer[0].DATAIN
A2C_DT => internalBuffer[1].DATAIN
A2C_DT => internalBuffer[2].DATAIN
A2C_DT => internalBuffer[3].DATAIN
A2C_DT => internalBuffer[4].DATAIN
A2C_DT => internalBuffer[5].DATAIN
A2C_DT => internalBuffer[6].DATAIN
A2C_DT => internalBuffer[7].DATAIN
A2C_DT => internalBuffer[8].DATAIN
A2C_DT => internalBuffer[9].DATAIN
A2C_DT => internalBuffer[10].DATAIN
A2C_DT => internalBuffer[11].DATAIN
A2C_DT => internalBuffer[12].DATAIN
A2C_DT => internalBuffer[13].DATAIN
A2C_DT => internalBuffer[14].DATAIN
A2C_DT => internalBuffer[15].DATAIN
A2C_DT => internalBuffer[16].DATAIN
A2C_DT => internalBuffer[17].DATAIN
A2C_DT => internalBuffer[18].DATAIN
A2C_DT => internalBuffer[19].DATAIN
A2C_DT => internalBuffer[20].DATAIN
A2C_DT => internalBuffer[21].DATAIN
A2C_DT => internalBuffer[22].DATAIN
A2C_DT => internalBuffer[23].DATAIN
A2C_DT => internalBuffer[24].DATAIN
A2C_DT => internalBuffer[25].DATAIN
A2C_DT => internalBuffer[26].DATAIN
A2C_DT => internalBuffer[27].DATAIN
A2C_DT => internalBuffer[28].DATAIN
A2C_DT => internalBuffer[29].DATAIN
A2C_DT => internalBuffer[30].DATAIN
A2C_DT => internalBuffer[31].DATAIN
A2C_DT => internalBuffer[32].DATAIN
A2C_DT => internalBuffer[33].DATAIN
A2C_DT => internalBuffer[34].DATAIN
A2C_DT => internalBuffer[35].DATAIN
A2C_DT => internalBuffer[36].DATAIN
A2C_DT => internalBuffer[37].DATAIN
A2C_DT => internalBuffer[38].DATAIN
A2C_DT => internalBuffer[39].DATAIN
A2C_CK => A2C_CK.IN1
newDataReadyOUT <= newDataReady.DB_MAX_OUTPUT_PORT_TYPE
DataWorkComplete => newDataReady.OUTPUTSELECT
DataWorkComplete => state2.OUTPUTSELECT
DataWorkComplete => state2.OUTPUTSELECT
DataWorkComplete => state2.OUTPUTSELECT
DataWorkComplete => state2.OUTPUTSELECT
dataOut[0] <= dataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= dataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= dataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= dataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= dataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= dataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= dataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= dataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[8] <= dataOut[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[9] <= dataOut[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[10] <= dataOut[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[11] <= dataOut[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[12] <= dataOut[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[13] <= dataOut[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[14] <= dataOut[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[15] <= dataOut[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[16] <= dataOut[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[17] <= dataOut[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[18] <= dataOut[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[19] <= dataOut[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[20] <= dataOut[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[21] <= dataOut[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[22] <= dataOut[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[23] <= dataOut[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[24] <= dataOut[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[25] <= dataOut[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[26] <= dataOut[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[27] <= dataOut[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[28] <= dataOut[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[29] <= dataOut[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[30] <= dataOut[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[31] <= dataOut[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[32] <= dataOut[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[33] <= dataOut[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[34] <= dataOut[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[35] <= dataOut[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[36] <= dataOut[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[37] <= dataOut[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[38] <= dataOut[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[39] <= dataOut[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|LEDMatrixFPGA|A2CHandler:handler|FIFO_A2C:a2c_fifo
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
data[32] => data[32].IN1
data[33] => data[33].IN1
data[34] => data[34].IN1
data[35] => data[35].IN1
data[36] => data[36].IN1
data[37] => data[37].IN1
data[38] => data[38].IN1
data[39] => data[39].IN1
rdreq => rdreq.IN1
wrreq => wrreq.IN1
empty <= scfifo:scfifo_component.empty
full <= scfifo:scfifo_component.full
q[0] <= scfifo:scfifo_component.q
q[1] <= scfifo:scfifo_component.q
q[2] <= scfifo:scfifo_component.q
q[3] <= scfifo:scfifo_component.q
q[4] <= scfifo:scfifo_component.q
q[5] <= scfifo:scfifo_component.q
q[6] <= scfifo:scfifo_component.q
q[7] <= scfifo:scfifo_component.q
q[8] <= scfifo:scfifo_component.q
q[9] <= scfifo:scfifo_component.q
q[10] <= scfifo:scfifo_component.q
q[11] <= scfifo:scfifo_component.q
q[12] <= scfifo:scfifo_component.q
q[13] <= scfifo:scfifo_component.q
q[14] <= scfifo:scfifo_component.q
q[15] <= scfifo:scfifo_component.q
q[16] <= scfifo:scfifo_component.q
q[17] <= scfifo:scfifo_component.q
q[18] <= scfifo:scfifo_component.q
q[19] <= scfifo:scfifo_component.q
q[20] <= scfifo:scfifo_component.q
q[21] <= scfifo:scfifo_component.q
q[22] <= scfifo:scfifo_component.q
q[23] <= scfifo:scfifo_component.q
q[24] <= scfifo:scfifo_component.q
q[25] <= scfifo:scfifo_component.q
q[26] <= scfifo:scfifo_component.q
q[27] <= scfifo:scfifo_component.q
q[28] <= scfifo:scfifo_component.q
q[29] <= scfifo:scfifo_component.q
q[30] <= scfifo:scfifo_component.q
q[31] <= scfifo:scfifo_component.q
q[32] <= scfifo:scfifo_component.q
q[33] <= scfifo:scfifo_component.q
q[34] <= scfifo:scfifo_component.q
q[35] <= scfifo:scfifo_component.q
q[36] <= scfifo:scfifo_component.q
q[37] <= scfifo:scfifo_component.q
q[38] <= scfifo:scfifo_component.q
q[39] <= scfifo:scfifo_component.q


|LEDMatrixFPGA|A2CHandler:handler|FIFO_A2C:a2c_fifo|scfifo:scfifo_component
data[0] => scfifo_tq11:auto_generated.data[0]
data[1] => scfifo_tq11:auto_generated.data[1]
data[2] => scfifo_tq11:auto_generated.data[2]
data[3] => scfifo_tq11:auto_generated.data[3]
data[4] => scfifo_tq11:auto_generated.data[4]
data[5] => scfifo_tq11:auto_generated.data[5]
data[6] => scfifo_tq11:auto_generated.data[6]
data[7] => scfifo_tq11:auto_generated.data[7]
data[8] => scfifo_tq11:auto_generated.data[8]
data[9] => scfifo_tq11:auto_generated.data[9]
data[10] => scfifo_tq11:auto_generated.data[10]
data[11] => scfifo_tq11:auto_generated.data[11]
data[12] => scfifo_tq11:auto_generated.data[12]
data[13] => scfifo_tq11:auto_generated.data[13]
data[14] => scfifo_tq11:auto_generated.data[14]
data[15] => scfifo_tq11:auto_generated.data[15]
data[16] => scfifo_tq11:auto_generated.data[16]
data[17] => scfifo_tq11:auto_generated.data[17]
data[18] => scfifo_tq11:auto_generated.data[18]
data[19] => scfifo_tq11:auto_generated.data[19]
data[20] => scfifo_tq11:auto_generated.data[20]
data[21] => scfifo_tq11:auto_generated.data[21]
data[22] => scfifo_tq11:auto_generated.data[22]
data[23] => scfifo_tq11:auto_generated.data[23]
data[24] => scfifo_tq11:auto_generated.data[24]
data[25] => scfifo_tq11:auto_generated.data[25]
data[26] => scfifo_tq11:auto_generated.data[26]
data[27] => scfifo_tq11:auto_generated.data[27]
data[28] => scfifo_tq11:auto_generated.data[28]
data[29] => scfifo_tq11:auto_generated.data[29]
data[30] => scfifo_tq11:auto_generated.data[30]
data[31] => scfifo_tq11:auto_generated.data[31]
data[32] => scfifo_tq11:auto_generated.data[32]
data[33] => scfifo_tq11:auto_generated.data[33]
data[34] => scfifo_tq11:auto_generated.data[34]
data[35] => scfifo_tq11:auto_generated.data[35]
data[36] => scfifo_tq11:auto_generated.data[36]
data[37] => scfifo_tq11:auto_generated.data[37]
data[38] => scfifo_tq11:auto_generated.data[38]
data[39] => scfifo_tq11:auto_generated.data[39]
q[0] <= scfifo_tq11:auto_generated.q[0]
q[1] <= scfifo_tq11:auto_generated.q[1]
q[2] <= scfifo_tq11:auto_generated.q[2]
q[3] <= scfifo_tq11:auto_generated.q[3]
q[4] <= scfifo_tq11:auto_generated.q[4]
q[5] <= scfifo_tq11:auto_generated.q[5]
q[6] <= scfifo_tq11:auto_generated.q[6]
q[7] <= scfifo_tq11:auto_generated.q[7]
q[8] <= scfifo_tq11:auto_generated.q[8]
q[9] <= scfifo_tq11:auto_generated.q[9]
q[10] <= scfifo_tq11:auto_generated.q[10]
q[11] <= scfifo_tq11:auto_generated.q[11]
q[12] <= scfifo_tq11:auto_generated.q[12]
q[13] <= scfifo_tq11:auto_generated.q[13]
q[14] <= scfifo_tq11:auto_generated.q[14]
q[15] <= scfifo_tq11:auto_generated.q[15]
q[16] <= scfifo_tq11:auto_generated.q[16]
q[17] <= scfifo_tq11:auto_generated.q[17]
q[18] <= scfifo_tq11:auto_generated.q[18]
q[19] <= scfifo_tq11:auto_generated.q[19]
q[20] <= scfifo_tq11:auto_generated.q[20]
q[21] <= scfifo_tq11:auto_generated.q[21]
q[22] <= scfifo_tq11:auto_generated.q[22]
q[23] <= scfifo_tq11:auto_generated.q[23]
q[24] <= scfifo_tq11:auto_generated.q[24]
q[25] <= scfifo_tq11:auto_generated.q[25]
q[26] <= scfifo_tq11:auto_generated.q[26]
q[27] <= scfifo_tq11:auto_generated.q[27]
q[28] <= scfifo_tq11:auto_generated.q[28]
q[29] <= scfifo_tq11:auto_generated.q[29]
q[30] <= scfifo_tq11:auto_generated.q[30]
q[31] <= scfifo_tq11:auto_generated.q[31]
q[32] <= scfifo_tq11:auto_generated.q[32]
q[33] <= scfifo_tq11:auto_generated.q[33]
q[34] <= scfifo_tq11:auto_generated.q[34]
q[35] <= scfifo_tq11:auto_generated.q[35]
q[36] <= scfifo_tq11:auto_generated.q[36]
q[37] <= scfifo_tq11:auto_generated.q[37]
q[38] <= scfifo_tq11:auto_generated.q[38]
q[39] <= scfifo_tq11:auto_generated.q[39]
wrreq => scfifo_tq11:auto_generated.wrreq
rdreq => scfifo_tq11:auto_generated.rdreq
clock => scfifo_tq11:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => ~NO_FANOUT~
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_tq11:auto_generated.empty
full <= scfifo_tq11:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>
usedw[4] <= <GND>
usedw[5] <= <GND>
usedw[6] <= <GND>
usedw[7] <= <GND>


|LEDMatrixFPGA|A2CHandler:handler|FIFO_A2C:a2c_fifo|scfifo:scfifo_component|scfifo_tq11:auto_generated
clock => a_dpfifo_4121:dpfifo.clock
data[0] => a_dpfifo_4121:dpfifo.data[0]
data[1] => a_dpfifo_4121:dpfifo.data[1]
data[2] => a_dpfifo_4121:dpfifo.data[2]
data[3] => a_dpfifo_4121:dpfifo.data[3]
data[4] => a_dpfifo_4121:dpfifo.data[4]
data[5] => a_dpfifo_4121:dpfifo.data[5]
data[6] => a_dpfifo_4121:dpfifo.data[6]
data[7] => a_dpfifo_4121:dpfifo.data[7]
data[8] => a_dpfifo_4121:dpfifo.data[8]
data[9] => a_dpfifo_4121:dpfifo.data[9]
data[10] => a_dpfifo_4121:dpfifo.data[10]
data[11] => a_dpfifo_4121:dpfifo.data[11]
data[12] => a_dpfifo_4121:dpfifo.data[12]
data[13] => a_dpfifo_4121:dpfifo.data[13]
data[14] => a_dpfifo_4121:dpfifo.data[14]
data[15] => a_dpfifo_4121:dpfifo.data[15]
data[16] => a_dpfifo_4121:dpfifo.data[16]
data[17] => a_dpfifo_4121:dpfifo.data[17]
data[18] => a_dpfifo_4121:dpfifo.data[18]
data[19] => a_dpfifo_4121:dpfifo.data[19]
data[20] => a_dpfifo_4121:dpfifo.data[20]
data[21] => a_dpfifo_4121:dpfifo.data[21]
data[22] => a_dpfifo_4121:dpfifo.data[22]
data[23] => a_dpfifo_4121:dpfifo.data[23]
data[24] => a_dpfifo_4121:dpfifo.data[24]
data[25] => a_dpfifo_4121:dpfifo.data[25]
data[26] => a_dpfifo_4121:dpfifo.data[26]
data[27] => a_dpfifo_4121:dpfifo.data[27]
data[28] => a_dpfifo_4121:dpfifo.data[28]
data[29] => a_dpfifo_4121:dpfifo.data[29]
data[30] => a_dpfifo_4121:dpfifo.data[30]
data[31] => a_dpfifo_4121:dpfifo.data[31]
data[32] => a_dpfifo_4121:dpfifo.data[32]
data[33] => a_dpfifo_4121:dpfifo.data[33]
data[34] => a_dpfifo_4121:dpfifo.data[34]
data[35] => a_dpfifo_4121:dpfifo.data[35]
data[36] => a_dpfifo_4121:dpfifo.data[36]
data[37] => a_dpfifo_4121:dpfifo.data[37]
data[38] => a_dpfifo_4121:dpfifo.data[38]
data[39] => a_dpfifo_4121:dpfifo.data[39]
empty <= a_dpfifo_4121:dpfifo.empty
full <= a_dpfifo_4121:dpfifo.full
q[0] <= a_dpfifo_4121:dpfifo.q[0]
q[1] <= a_dpfifo_4121:dpfifo.q[1]
q[2] <= a_dpfifo_4121:dpfifo.q[2]
q[3] <= a_dpfifo_4121:dpfifo.q[3]
q[4] <= a_dpfifo_4121:dpfifo.q[4]
q[5] <= a_dpfifo_4121:dpfifo.q[5]
q[6] <= a_dpfifo_4121:dpfifo.q[6]
q[7] <= a_dpfifo_4121:dpfifo.q[7]
q[8] <= a_dpfifo_4121:dpfifo.q[8]
q[9] <= a_dpfifo_4121:dpfifo.q[9]
q[10] <= a_dpfifo_4121:dpfifo.q[10]
q[11] <= a_dpfifo_4121:dpfifo.q[11]
q[12] <= a_dpfifo_4121:dpfifo.q[12]
q[13] <= a_dpfifo_4121:dpfifo.q[13]
q[14] <= a_dpfifo_4121:dpfifo.q[14]
q[15] <= a_dpfifo_4121:dpfifo.q[15]
q[16] <= a_dpfifo_4121:dpfifo.q[16]
q[17] <= a_dpfifo_4121:dpfifo.q[17]
q[18] <= a_dpfifo_4121:dpfifo.q[18]
q[19] <= a_dpfifo_4121:dpfifo.q[19]
q[20] <= a_dpfifo_4121:dpfifo.q[20]
q[21] <= a_dpfifo_4121:dpfifo.q[21]
q[22] <= a_dpfifo_4121:dpfifo.q[22]
q[23] <= a_dpfifo_4121:dpfifo.q[23]
q[24] <= a_dpfifo_4121:dpfifo.q[24]
q[25] <= a_dpfifo_4121:dpfifo.q[25]
q[26] <= a_dpfifo_4121:dpfifo.q[26]
q[27] <= a_dpfifo_4121:dpfifo.q[27]
q[28] <= a_dpfifo_4121:dpfifo.q[28]
q[29] <= a_dpfifo_4121:dpfifo.q[29]
q[30] <= a_dpfifo_4121:dpfifo.q[30]
q[31] <= a_dpfifo_4121:dpfifo.q[31]
q[32] <= a_dpfifo_4121:dpfifo.q[32]
q[33] <= a_dpfifo_4121:dpfifo.q[33]
q[34] <= a_dpfifo_4121:dpfifo.q[34]
q[35] <= a_dpfifo_4121:dpfifo.q[35]
q[36] <= a_dpfifo_4121:dpfifo.q[36]
q[37] <= a_dpfifo_4121:dpfifo.q[37]
q[38] <= a_dpfifo_4121:dpfifo.q[38]
q[39] <= a_dpfifo_4121:dpfifo.q[39]
rdreq => a_dpfifo_4121:dpfifo.rreq
wrreq => a_dpfifo_4121:dpfifo.wreq


|LEDMatrixFPGA|A2CHandler:handler|FIFO_A2C:a2c_fifo|scfifo:scfifo_component|scfifo_tq11:auto_generated|a_dpfifo_4121:dpfifo
clock => a_fefifo_18e:fifo_state.clock
clock => altsyncram_a2m1:FIFOram.clock0
clock => altsyncram_a2m1:FIFOram.clock1
clock => cntr_p2b:rd_ptr_count.clock
clock => cntr_p2b:wr_ptr.clock
data[0] => altsyncram_a2m1:FIFOram.data_a[0]
data[1] => altsyncram_a2m1:FIFOram.data_a[1]
data[2] => altsyncram_a2m1:FIFOram.data_a[2]
data[3] => altsyncram_a2m1:FIFOram.data_a[3]
data[4] => altsyncram_a2m1:FIFOram.data_a[4]
data[5] => altsyncram_a2m1:FIFOram.data_a[5]
data[6] => altsyncram_a2m1:FIFOram.data_a[6]
data[7] => altsyncram_a2m1:FIFOram.data_a[7]
data[8] => altsyncram_a2m1:FIFOram.data_a[8]
data[9] => altsyncram_a2m1:FIFOram.data_a[9]
data[10] => altsyncram_a2m1:FIFOram.data_a[10]
data[11] => altsyncram_a2m1:FIFOram.data_a[11]
data[12] => altsyncram_a2m1:FIFOram.data_a[12]
data[13] => altsyncram_a2m1:FIFOram.data_a[13]
data[14] => altsyncram_a2m1:FIFOram.data_a[14]
data[15] => altsyncram_a2m1:FIFOram.data_a[15]
data[16] => altsyncram_a2m1:FIFOram.data_a[16]
data[17] => altsyncram_a2m1:FIFOram.data_a[17]
data[18] => altsyncram_a2m1:FIFOram.data_a[18]
data[19] => altsyncram_a2m1:FIFOram.data_a[19]
data[20] => altsyncram_a2m1:FIFOram.data_a[20]
data[21] => altsyncram_a2m1:FIFOram.data_a[21]
data[22] => altsyncram_a2m1:FIFOram.data_a[22]
data[23] => altsyncram_a2m1:FIFOram.data_a[23]
data[24] => altsyncram_a2m1:FIFOram.data_a[24]
data[25] => altsyncram_a2m1:FIFOram.data_a[25]
data[26] => altsyncram_a2m1:FIFOram.data_a[26]
data[27] => altsyncram_a2m1:FIFOram.data_a[27]
data[28] => altsyncram_a2m1:FIFOram.data_a[28]
data[29] => altsyncram_a2m1:FIFOram.data_a[29]
data[30] => altsyncram_a2m1:FIFOram.data_a[30]
data[31] => altsyncram_a2m1:FIFOram.data_a[31]
data[32] => altsyncram_a2m1:FIFOram.data_a[32]
data[33] => altsyncram_a2m1:FIFOram.data_a[33]
data[34] => altsyncram_a2m1:FIFOram.data_a[34]
data[35] => altsyncram_a2m1:FIFOram.data_a[35]
data[36] => altsyncram_a2m1:FIFOram.data_a[36]
data[37] => altsyncram_a2m1:FIFOram.data_a[37]
data[38] => altsyncram_a2m1:FIFOram.data_a[38]
data[39] => altsyncram_a2m1:FIFOram.data_a[39]
empty <= a_fefifo_18e:fifo_state.empty
full <= a_fefifo_18e:fifo_state.full
q[0] <= altsyncram_a2m1:FIFOram.q_b[0]
q[1] <= altsyncram_a2m1:FIFOram.q_b[1]
q[2] <= altsyncram_a2m1:FIFOram.q_b[2]
q[3] <= altsyncram_a2m1:FIFOram.q_b[3]
q[4] <= altsyncram_a2m1:FIFOram.q_b[4]
q[5] <= altsyncram_a2m1:FIFOram.q_b[5]
q[6] <= altsyncram_a2m1:FIFOram.q_b[6]
q[7] <= altsyncram_a2m1:FIFOram.q_b[7]
q[8] <= altsyncram_a2m1:FIFOram.q_b[8]
q[9] <= altsyncram_a2m1:FIFOram.q_b[9]
q[10] <= altsyncram_a2m1:FIFOram.q_b[10]
q[11] <= altsyncram_a2m1:FIFOram.q_b[11]
q[12] <= altsyncram_a2m1:FIFOram.q_b[12]
q[13] <= altsyncram_a2m1:FIFOram.q_b[13]
q[14] <= altsyncram_a2m1:FIFOram.q_b[14]
q[15] <= altsyncram_a2m1:FIFOram.q_b[15]
q[16] <= altsyncram_a2m1:FIFOram.q_b[16]
q[17] <= altsyncram_a2m1:FIFOram.q_b[17]
q[18] <= altsyncram_a2m1:FIFOram.q_b[18]
q[19] <= altsyncram_a2m1:FIFOram.q_b[19]
q[20] <= altsyncram_a2m1:FIFOram.q_b[20]
q[21] <= altsyncram_a2m1:FIFOram.q_b[21]
q[22] <= altsyncram_a2m1:FIFOram.q_b[22]
q[23] <= altsyncram_a2m1:FIFOram.q_b[23]
q[24] <= altsyncram_a2m1:FIFOram.q_b[24]
q[25] <= altsyncram_a2m1:FIFOram.q_b[25]
q[26] <= altsyncram_a2m1:FIFOram.q_b[26]
q[27] <= altsyncram_a2m1:FIFOram.q_b[27]
q[28] <= altsyncram_a2m1:FIFOram.q_b[28]
q[29] <= altsyncram_a2m1:FIFOram.q_b[29]
q[30] <= altsyncram_a2m1:FIFOram.q_b[30]
q[31] <= altsyncram_a2m1:FIFOram.q_b[31]
q[32] <= altsyncram_a2m1:FIFOram.q_b[32]
q[33] <= altsyncram_a2m1:FIFOram.q_b[33]
q[34] <= altsyncram_a2m1:FIFOram.q_b[34]
q[35] <= altsyncram_a2m1:FIFOram.q_b[35]
q[36] <= altsyncram_a2m1:FIFOram.q_b[36]
q[37] <= altsyncram_a2m1:FIFOram.q_b[37]
q[38] <= altsyncram_a2m1:FIFOram.q_b[38]
q[39] <= altsyncram_a2m1:FIFOram.q_b[39]
rreq => a_fefifo_18e:fifo_state.rreq
rreq => valid_rreq.IN0
sclr => a_fefifo_18e:fifo_state.sclr
sclr => _.IN0
sclr => _.IN1
sclr => cntr_p2b:rd_ptr_count.sclr
sclr => cntr_p2b:wr_ptr.sclr
wreq => a_fefifo_18e:fifo_state.wreq
wreq => valid_wreq.IN0


|LEDMatrixFPGA|A2CHandler:handler|FIFO_A2C:a2c_fifo|scfifo:scfifo_component|scfifo_tq11:auto_generated|a_dpfifo_4121:dpfifo|a_fefifo_18e:fifo_state
aclr => b_full.IN0
aclr => b_non_empty.IN0
aclr => cntr_537:count_usedw.aclr
clock => cntr_537:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_537:count_usedw.sclr
wreq => _.IN1
wreq => _.IN1
wreq => _.IN0
wreq => valid_wreq.IN0


|LEDMatrixFPGA|A2CHandler:handler|FIFO_A2C:a2c_fifo|scfifo:scfifo_component|scfifo_tq11:auto_generated|a_dpfifo_4121:dpfifo|a_fefifo_18e:fifo_state|cntr_537:count_usedw
aclr => counter_reg_bit[7].IN0
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB
updown => counter_comb_bita7.DATAB


|LEDMatrixFPGA|A2CHandler:handler|FIFO_A2C:a2c_fifo|scfifo:scfifo_component|scfifo_tq11:auto_generated|a_dpfifo_4121:dpfifo|altsyncram_a2m1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[5] => ram_block1a38.PORTAADDR5
address_a[5] => ram_block1a39.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[6] => ram_block1a36.PORTAADDR6
address_a[6] => ram_block1a37.PORTAADDR6
address_a[6] => ram_block1a38.PORTAADDR6
address_a[6] => ram_block1a39.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_a[7] => ram_block1a36.PORTAADDR7
address_a[7] => ram_block1a37.PORTAADDR7
address_a[7] => ram_block1a38.PORTAADDR7
address_a[7] => ram_block1a39.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[0] => ram_block1a36.PORTBADDR
address_b[0] => ram_block1a37.PORTBADDR
address_b[0] => ram_block1a38.PORTBADDR
address_b[0] => ram_block1a39.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[1] => ram_block1a36.PORTBADDR1
address_b[1] => ram_block1a37.PORTBADDR1
address_b[1] => ram_block1a38.PORTBADDR1
address_b[1] => ram_block1a39.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[2] => ram_block1a36.PORTBADDR2
address_b[2] => ram_block1a37.PORTBADDR2
address_b[2] => ram_block1a38.PORTBADDR2
address_b[2] => ram_block1a39.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[3] => ram_block1a35.PORTBADDR3
address_b[3] => ram_block1a36.PORTBADDR3
address_b[3] => ram_block1a37.PORTBADDR3
address_b[3] => ram_block1a38.PORTBADDR3
address_b[3] => ram_block1a39.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[4] => ram_block1a32.PORTBADDR4
address_b[4] => ram_block1a33.PORTBADDR4
address_b[4] => ram_block1a34.PORTBADDR4
address_b[4] => ram_block1a35.PORTBADDR4
address_b[4] => ram_block1a36.PORTBADDR4
address_b[4] => ram_block1a37.PORTBADDR4
address_b[4] => ram_block1a38.PORTBADDR4
address_b[4] => ram_block1a39.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[5] => ram_block1a32.PORTBADDR5
address_b[5] => ram_block1a33.PORTBADDR5
address_b[5] => ram_block1a34.PORTBADDR5
address_b[5] => ram_block1a35.PORTBADDR5
address_b[5] => ram_block1a36.PORTBADDR5
address_b[5] => ram_block1a37.PORTBADDR5
address_b[5] => ram_block1a38.PORTBADDR5
address_b[5] => ram_block1a39.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[6] => ram_block1a32.PORTBADDR6
address_b[6] => ram_block1a33.PORTBADDR6
address_b[6] => ram_block1a34.PORTBADDR6
address_b[6] => ram_block1a35.PORTBADDR6
address_b[6] => ram_block1a36.PORTBADDR6
address_b[6] => ram_block1a37.PORTBADDR6
address_b[6] => ram_block1a38.PORTBADDR6
address_b[6] => ram_block1a39.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[7] => ram_block1a32.PORTBADDR7
address_b[7] => ram_block1a33.PORTBADDR7
address_b[7] => ram_block1a34.PORTBADDR7
address_b[7] => ram_block1a35.PORTBADDR7
address_b[7] => ram_block1a36.PORTBADDR7
address_b[7] => ram_block1a37.PORTBADDR7
address_b[7] => ram_block1a38.PORTBADDR7
address_b[7] => ram_block1a39.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
clock1 => ram_block1a32.CLK1
clock1 => ram_block1a33.CLK1
clock1 => ram_block1a34.CLK1
clock1 => ram_block1a35.CLK1
clock1 => ram_block1a36.CLK1
clock1 => ram_block1a37.CLK1
clock1 => ram_block1a38.CLK1
clock1 => ram_block1a39.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => ram_block1a18.ENA1
clocken1 => ram_block1a19.ENA1
clocken1 => ram_block1a20.ENA1
clocken1 => ram_block1a21.ENA1
clocken1 => ram_block1a22.ENA1
clocken1 => ram_block1a23.ENA1
clocken1 => ram_block1a24.ENA1
clocken1 => ram_block1a25.ENA1
clocken1 => ram_block1a26.ENA1
clocken1 => ram_block1a27.ENA1
clocken1 => ram_block1a28.ENA1
clocken1 => ram_block1a29.ENA1
clocken1 => ram_block1a30.ENA1
clocken1 => ram_block1a31.ENA1
clocken1 => ram_block1a32.ENA1
clocken1 => ram_block1a33.ENA1
clocken1 => ram_block1a34.ENA1
clocken1 => ram_block1a35.ENA1
clocken1 => ram_block1a36.ENA1
clocken1 => ram_block1a37.ENA1
clocken1 => ram_block1a38.ENA1
clocken1 => ram_block1a39.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
data_a[34] => ram_block1a34.PORTADATAIN
data_a[35] => ram_block1a35.PORTADATAIN
data_a[36] => ram_block1a36.PORTADATAIN
data_a[37] => ram_block1a37.PORTADATAIN
data_a[38] => ram_block1a38.PORTADATAIN
data_a[39] => ram_block1a39.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
q_b[32] <= ram_block1a32.PORTBDATAOUT
q_b[33] <= ram_block1a33.PORTBDATAOUT
q_b[34] <= ram_block1a34.PORTBDATAOUT
q_b[35] <= ram_block1a35.PORTBDATAOUT
q_b[36] <= ram_block1a36.PORTBDATAOUT
q_b[37] <= ram_block1a37.PORTBDATAOUT
q_b[38] <= ram_block1a38.PORTBDATAOUT
q_b[39] <= ram_block1a39.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a32.ENA0
wren_a => ram_block1a33.PORTAWE
wren_a => ram_block1a33.ENA0
wren_a => ram_block1a34.PORTAWE
wren_a => ram_block1a34.ENA0
wren_a => ram_block1a35.PORTAWE
wren_a => ram_block1a35.ENA0
wren_a => ram_block1a36.PORTAWE
wren_a => ram_block1a36.ENA0
wren_a => ram_block1a37.PORTAWE
wren_a => ram_block1a37.ENA0
wren_a => ram_block1a38.PORTAWE
wren_a => ram_block1a38.ENA0
wren_a => ram_block1a39.PORTAWE
wren_a => ram_block1a39.ENA0


|LEDMatrixFPGA|A2CHandler:handler|FIFO_A2C:a2c_fifo|scfifo:scfifo_component|scfifo_tq11:auto_generated|a_dpfifo_4121:dpfifo|cntr_p2b:rd_ptr_count
aclr => counter_reg_bit[7].IN0
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|LEDMatrixFPGA|A2CHandler:handler|FIFO_A2C:a2c_fifo|scfifo:scfifo_component|scfifo_tq11:auto_generated|a_dpfifo_4121:dpfifo|cntr_p2b:wr_ptr
aclr => counter_reg_bit[7].IN0
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|LEDMatrixFPGA|A2CHandler:handler|PushButton_Debouncer:deb
clk => PB_state~reg0.CLK
clk => PB_cnt[0].CLK
clk => PB_cnt[1].CLK
clk => PB_sync_1.CLK
clk => PB_sync_0.CLK
PB => PB_sync_0.DATAIN
PB_state <= PB_state~reg0.DB_MAX_OUTPUT_PORT_TYPE


