INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/lab4/lab4.sim/sim_1/synth/timing/xsim/test_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/lab4/lab4.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
