ARM GAS  /tmp/ccGIP3Gj.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"usbd_ioreq.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Sr
  20              		.section	.text.USBD_CtlSendData,"ax",%progbits
  21              		.align	1
  22              		.global	USBD_CtlSendData
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	USBD_CtlSendData:
  28              	.LVL0:
  29              	.LFB138:
   1:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c **** /**
   2:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c ****   ******************************************************************************
   3:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c ****   * @file    usbd_ioreq.c
   4:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c ****   * @author  MCD Application Team
   5:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c ****   * @brief   This file provides the IO requests APIs for control endpoints.
   6:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c ****   ******************************************************************************
   7:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c ****   * @attention
   8:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c ****   *
   9:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c ****   * Copyright (c) 2015 STMicroelectronics.
  10:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c ****   * All rights reserved.
  11:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c ****   *
  12:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c ****   * in the root directory of this software component.
  14:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c ****   *
  16:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c ****   ******************************************************************************
  17:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c ****   */
  18:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c **** 
  19:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c **** /* Includes ------------------------------------------------------------------*/
  20:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c **** #include "usbd_ioreq.h"
  21:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c **** 
  22:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c **** /** @addtogroup STM32_USB_DEVICE_LIBRARY
  23:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c ****   * @{
  24:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c ****   */
  25:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c **** 
  26:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c **** 
  27:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c **** /** @defgroup USBD_IOREQ
  28:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c ****   * @brief control I/O requests module
  29:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c ****   * @{
ARM GAS  /tmp/ccGIP3Gj.s 			page 2


  30:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c ****   */
  31:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c **** 
  32:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c **** /** @defgroup USBD_IOREQ_Private_TypesDefinitions
  33:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c ****   * @{
  34:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c ****   */
  35:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c **** /**
  36:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c ****   * @}
  37:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c ****   */
  38:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c **** 
  39:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c **** 
  40:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c **** /** @defgroup USBD_IOREQ_Private_Defines
  41:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c ****   * @{
  42:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c ****   */
  43:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c **** 
  44:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c **** /**
  45:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c ****   * @}
  46:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c ****   */
  47:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c **** 
  48:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c **** 
  49:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c **** /** @defgroup USBD_IOREQ_Private_Macros
  50:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c ****   * @{
  51:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c ****   */
  52:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c **** /**
  53:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c ****   * @}
  54:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c ****   */
  55:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c **** 
  56:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c **** 
  57:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c **** /** @defgroup USBD_IOREQ_Private_Variables
  58:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c ****   * @{
  59:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c ****   */
  60:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c **** 
  61:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c **** /**
  62:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c ****   * @}
  63:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c ****   */
  64:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c **** 
  65:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c **** 
  66:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c **** /** @defgroup USBD_IOREQ_Private_FunctionPrototypes
  67:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c ****   * @{
  68:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c ****   */
  69:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c **** /**
  70:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c ****   * @}
  71:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c ****   */
  72:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c **** 
  73:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c **** 
  74:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c **** /** @defgroup USBD_IOREQ_Private_Functions
  75:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c ****   * @{
  76:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c ****   */
  77:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c **** 
  78:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c **** /**
  79:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c ****   * @brief  USBD_CtlSendData
  80:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c ****   *         send data on the ctl pipe
  81:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c ****   * @param  pdev: device instance
  82:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c ****   * @param  buff: pointer to data buffer
  83:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c ****   * @param  len: length of data to be sent
  84:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c ****   * @retval status
  85:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c ****   */
  86:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c **** USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
ARM GAS  /tmp/ccGIP3Gj.s 			page 3


  87:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c ****                                     uint8_t *pbuf, uint32_t len)
  88:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c **** {
  30              		.loc 1 88 1 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 0
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		.loc 1 88 1 is_stmt 0 view .LVU1
  35 0000 08B5     		push	{r3, lr}
  36              	.LCFI0:
  37              		.cfi_def_cfa_offset 8
  38              		.cfi_offset 3, -8
  39              		.cfi_offset 14, -4
  40 0002 1346     		mov	r3, r2
  89:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c ****   /* Set EP0 State */
  90:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c ****   pdev->ep0_state = USBD_EP0_DATA_IN;
  41              		.loc 1 90 3 is_stmt 1 view .LVU2
  42              		.loc 1 90 19 is_stmt 0 view .LVU3
  43 0004 0222     		movs	r2, #2
  44              	.LVL1:
  45              		.loc 1 90 19 view .LVU4
  46 0006 C0F89422 		str	r2, [r0, #660]
  91:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c ****   pdev->ep_in[0].total_length = len;
  47              		.loc 1 91 3 is_stmt 1 view .LVU5
  48              		.loc 1 91 31 is_stmt 0 view .LVU6
  49 000a 8361     		str	r3, [r0, #24]
  92:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c **** 
  93:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c **** #ifdef USBD_AVOID_PACKET_SPLIT_MPS
  94:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c ****   pdev->ep_in[0].rem_length = 0U;
  95:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c **** #else
  96:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c ****   pdev->ep_in[0].rem_length = len;
  50              		.loc 1 96 3 is_stmt 1 view .LVU7
  51              		.loc 1 96 29 is_stmt 0 view .LVU8
  52 000c C361     		str	r3, [r0, #28]
  97:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c **** #endif /* USBD_AVOID_PACKET_SPLIT_MPS */
  98:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c **** 
  99:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c ****   /* Start the transfer */
 100:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c ****   (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
  53              		.loc 1 100 3 is_stmt 1 view .LVU9
  54              		.loc 1 100 9 is_stmt 0 view .LVU10
  55 000e 0A46     		mov	r2, r1
  56 0010 0021     		movs	r1, #0
  57              	.LVL2:
  58              		.loc 1 100 9 view .LVU11
  59 0012 FFF7FEFF 		bl	USBD_LL_Transmit
  60              	.LVL3:
 101:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c **** 
 102:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c ****   return USBD_OK;
  61              		.loc 1 102 3 is_stmt 1 view .LVU12
 103:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c **** }
  62              		.loc 1 103 1 is_stmt 0 view .LVU13
  63 0016 0020     		movs	r0, #0
  64 0018 08BD     		pop	{r3, pc}
  65              		.cfi_endproc
  66              	.LFE138:
  68              		.section	.text.USBD_CtlContinueSendData,"ax",%progbits
  69              		.align	1
  70              		.global	USBD_CtlContinueSendData
ARM GAS  /tmp/ccGIP3Gj.s 			page 4


  71              		.syntax unified
  72              		.thumb
  73              		.thumb_func
  75              	USBD_CtlContinueSendData:
  76              	.LVL4:
  77              	.LFB139:
 104:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c **** 
 105:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c **** /**
 106:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c ****   * @brief  USBD_CtlContinueSendData
 107:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c ****   *         continue sending data on the ctl pipe
 108:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c ****   * @param  pdev: device instance
 109:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c ****   * @param  buff: pointer to data buffer
 110:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c ****   * @param  len: length of data to be sent
 111:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c ****   * @retval status
 112:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c ****   */
 113:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c **** USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
 114:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c ****                                             uint8_t *pbuf, uint32_t len)
 115:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c **** {
  78              		.loc 1 115 1 is_stmt 1 view -0
  79              		.cfi_startproc
  80              		@ args = 0, pretend = 0, frame = 0
  81              		@ frame_needed = 0, uses_anonymous_args = 0
  82              		.loc 1 115 1 is_stmt 0 view .LVU15
  83 0000 08B5     		push	{r3, lr}
  84              	.LCFI1:
  85              		.cfi_def_cfa_offset 8
  86              		.cfi_offset 3, -8
  87              		.cfi_offset 14, -4
  88 0002 1346     		mov	r3, r2
 116:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c ****   /* Start the next transfer */
 117:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c ****   (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
  89              		.loc 1 117 3 is_stmt 1 view .LVU16
  90              		.loc 1 117 9 is_stmt 0 view .LVU17
  91 0004 0A46     		mov	r2, r1
  92              	.LVL5:
  93              		.loc 1 117 9 view .LVU18
  94 0006 0021     		movs	r1, #0
  95              	.LVL6:
  96              		.loc 1 117 9 view .LVU19
  97 0008 FFF7FEFF 		bl	USBD_LL_Transmit
  98              	.LVL7:
 118:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c **** 
 119:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c ****   return USBD_OK;
  99              		.loc 1 119 3 is_stmt 1 view .LVU20
 120:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c **** }
 100              		.loc 1 120 1 is_stmt 0 view .LVU21
 101 000c 0020     		movs	r0, #0
 102 000e 08BD     		pop	{r3, pc}
 103              		.cfi_endproc
 104              	.LFE139:
 106              		.section	.text.USBD_CtlPrepareRx,"ax",%progbits
 107              		.align	1
 108              		.global	USBD_CtlPrepareRx
 109              		.syntax unified
 110              		.thumb
 111              		.thumb_func
 113              	USBD_CtlPrepareRx:
ARM GAS  /tmp/ccGIP3Gj.s 			page 5


 114              	.LVL8:
 115              	.LFB140:
 121:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c **** 
 122:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c **** /**
 123:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c ****   * @brief  USBD_CtlPrepareRx
 124:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c ****   *         receive data on the ctl pipe
 125:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c ****   * @param  pdev: device instance
 126:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c ****   * @param  buff: pointer to data buffer
 127:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c ****   * @param  len: length of data to be received
 128:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c ****   * @retval status
 129:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c ****   */
 130:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c **** USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
 131:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c ****                                      uint8_t *pbuf, uint32_t len)
 132:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c **** {
 116              		.loc 1 132 1 is_stmt 1 view -0
 117              		.cfi_startproc
 118              		@ args = 0, pretend = 0, frame = 0
 119              		@ frame_needed = 0, uses_anonymous_args = 0
 120              		.loc 1 132 1 is_stmt 0 view .LVU23
 121 0000 08B5     		push	{r3, lr}
 122              	.LCFI2:
 123              		.cfi_def_cfa_offset 8
 124              		.cfi_offset 3, -8
 125              		.cfi_offset 14, -4
 126 0002 1346     		mov	r3, r2
 133:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c ****   /* Set EP0 State */
 134:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c ****   pdev->ep0_state = USBD_EP0_DATA_OUT;
 127              		.loc 1 134 3 is_stmt 1 view .LVU24
 128              		.loc 1 134 19 is_stmt 0 view .LVU25
 129 0004 0322     		movs	r2, #3
 130              	.LVL9:
 131              		.loc 1 134 19 view .LVU26
 132 0006 C0F89422 		str	r2, [r0, #660]
 135:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c ****   pdev->ep_out[0].total_length = len;
 133              		.loc 1 135 3 is_stmt 1 view .LVU27
 134              		.loc 1 135 32 is_stmt 0 view .LVU28
 135 000a C0F85831 		str	r3, [r0, #344]
 136:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c **** 
 137:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c **** #ifdef USBD_AVOID_PACKET_SPLIT_MPS
 138:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c ****   pdev->ep_out[0].rem_length = 0U;
 139:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c **** #else
 140:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c ****   pdev->ep_out[0].rem_length = len;
 136              		.loc 1 140 3 is_stmt 1 view .LVU29
 137              		.loc 1 140 30 is_stmt 0 view .LVU30
 138 000e C0F85C31 		str	r3, [r0, #348]
 141:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c **** #endif /* USBD_AVOID_PACKET_SPLIT_MPS */
 142:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c **** 
 143:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c ****   /* Start the transfer */
 144:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c ****   (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 139              		.loc 1 144 3 is_stmt 1 view .LVU31
 140              		.loc 1 144 9 is_stmt 0 view .LVU32
 141 0012 0A46     		mov	r2, r1
 142 0014 0021     		movs	r1, #0
 143              	.LVL10:
 144              		.loc 1 144 9 view .LVU33
 145 0016 FFF7FEFF 		bl	USBD_LL_PrepareReceive
 146              	.LVL11:
ARM GAS  /tmp/ccGIP3Gj.s 			page 6


 145:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c **** 
 146:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c ****   return USBD_OK;
 147              		.loc 1 146 3 is_stmt 1 view .LVU34
 147:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c **** }
 148              		.loc 1 147 1 is_stmt 0 view .LVU35
 149 001a 0020     		movs	r0, #0
 150 001c 08BD     		pop	{r3, pc}
 151              		.cfi_endproc
 152              	.LFE140:
 154              		.section	.text.USBD_CtlContinueRx,"ax",%progbits
 155              		.align	1
 156              		.global	USBD_CtlContinueRx
 157              		.syntax unified
 158              		.thumb
 159              		.thumb_func
 161              	USBD_CtlContinueRx:
 162              	.LVL12:
 163              	.LFB141:
 148:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c **** 
 149:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c **** /**
 150:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c ****   * @brief  USBD_CtlContinueRx
 151:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c ****   *         continue receive data on the ctl pipe
 152:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c ****   * @param  pdev: device instance
 153:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c ****   * @param  buff: pointer to data buffer
 154:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c ****   * @param  len: length of data to be received
 155:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c ****   * @retval status
 156:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c ****   */
 157:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c **** USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
 158:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c ****                                       uint8_t *pbuf, uint32_t len)
 159:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c **** {
 164              		.loc 1 159 1 is_stmt 1 view -0
 165              		.cfi_startproc
 166              		@ args = 0, pretend = 0, frame = 0
 167              		@ frame_needed = 0, uses_anonymous_args = 0
 168              		.loc 1 159 1 is_stmt 0 view .LVU37
 169 0000 08B5     		push	{r3, lr}
 170              	.LCFI3:
 171              		.cfi_def_cfa_offset 8
 172              		.cfi_offset 3, -8
 173              		.cfi_offset 14, -4
 174 0002 1346     		mov	r3, r2
 160:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c ****   (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 175              		.loc 1 160 3 is_stmt 1 view .LVU38
 176              		.loc 1 160 9 is_stmt 0 view .LVU39
 177 0004 0A46     		mov	r2, r1
 178              	.LVL13:
 179              		.loc 1 160 9 view .LVU40
 180 0006 0021     		movs	r1, #0
 181              	.LVL14:
 182              		.loc 1 160 9 view .LVU41
 183 0008 FFF7FEFF 		bl	USBD_LL_PrepareReceive
 184              	.LVL15:
 161:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c **** 
 162:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c ****   return USBD_OK;
 185              		.loc 1 162 3 is_stmt 1 view .LVU42
 163:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c **** }
 186              		.loc 1 163 1 is_stmt 0 view .LVU43
ARM GAS  /tmp/ccGIP3Gj.s 			page 7


 187 000c 0020     		movs	r0, #0
 188 000e 08BD     		pop	{r3, pc}
 189              		.cfi_endproc
 190              	.LFE141:
 192              		.section	.text.USBD_CtlSendStatus,"ax",%progbits
 193              		.align	1
 194              		.global	USBD_CtlSendStatus
 195              		.syntax unified
 196              		.thumb
 197              		.thumb_func
 199              	USBD_CtlSendStatus:
 200              	.LVL16:
 201              	.LFB142:
 164:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c **** 
 165:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c **** /**
 166:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c ****   * @brief  USBD_CtlSendStatus
 167:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c ****   *         send zero lzngth packet on the ctl pipe
 168:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c ****   * @param  pdev: device instance
 169:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c ****   * @retval status
 170:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c ****   */
 171:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c **** USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
 172:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c **** {
 202              		.loc 1 172 1 is_stmt 1 view -0
 203              		.cfi_startproc
 204              		@ args = 0, pretend = 0, frame = 0
 205              		@ frame_needed = 0, uses_anonymous_args = 0
 206              		.loc 1 172 1 is_stmt 0 view .LVU45
 207 0000 08B5     		push	{r3, lr}
 208              	.LCFI4:
 209              		.cfi_def_cfa_offset 8
 210              		.cfi_offset 3, -8
 211              		.cfi_offset 14, -4
 173:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c ****   /* Set EP0 State */
 174:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c ****   pdev->ep0_state = USBD_EP0_STATUS_IN;
 212              		.loc 1 174 3 is_stmt 1 view .LVU46
 213              		.loc 1 174 19 is_stmt 0 view .LVU47
 214 0002 0422     		movs	r2, #4
 215 0004 C0F89422 		str	r2, [r0, #660]
 175:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c **** 
 176:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c ****   /* Start the transfer */
 177:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c ****   (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 216              		.loc 1 177 3 is_stmt 1 view .LVU48
 217              		.loc 1 177 9 is_stmt 0 view .LVU49
 218 0008 0023     		movs	r3, #0
 219 000a 1A46     		mov	r2, r3
 220 000c 1946     		mov	r1, r3
 221 000e FFF7FEFF 		bl	USBD_LL_Transmit
 222              	.LVL17:
 178:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c **** 
 179:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c ****   return USBD_OK;
 223              		.loc 1 179 3 is_stmt 1 view .LVU50
 180:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c **** }
 224              		.loc 1 180 1 is_stmt 0 view .LVU51
 225 0012 0020     		movs	r0, #0
 226 0014 08BD     		pop	{r3, pc}
 227              		.cfi_endproc
 228              	.LFE142:
ARM GAS  /tmp/ccGIP3Gj.s 			page 8


 230              		.section	.text.USBD_CtlReceiveStatus,"ax",%progbits
 231              		.align	1
 232              		.global	USBD_CtlReceiveStatus
 233              		.syntax unified
 234              		.thumb
 235              		.thumb_func
 237              	USBD_CtlReceiveStatus:
 238              	.LVL18:
 239              	.LFB143:
 181:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c **** 
 182:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c **** /**
 183:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c ****   * @brief  USBD_CtlReceiveStatus
 184:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c ****   *         receive zero lzngth packet on the ctl pipe
 185:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c ****   * @param  pdev: device instance
 186:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c ****   * @retval status
 187:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c ****   */
 188:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c **** USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
 189:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c **** {
 240              		.loc 1 189 1 is_stmt 1 view -0
 241              		.cfi_startproc
 242              		@ args = 0, pretend = 0, frame = 0
 243              		@ frame_needed = 0, uses_anonymous_args = 0
 244              		.loc 1 189 1 is_stmt 0 view .LVU53
 245 0000 08B5     		push	{r3, lr}
 246              	.LCFI5:
 247              		.cfi_def_cfa_offset 8
 248              		.cfi_offset 3, -8
 249              		.cfi_offset 14, -4
 190:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c ****   /* Set EP0 State */
 191:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c ****   pdev->ep0_state = USBD_EP0_STATUS_OUT;
 250              		.loc 1 191 3 is_stmt 1 view .LVU54
 251              		.loc 1 191 19 is_stmt 0 view .LVU55
 252 0002 0522     		movs	r2, #5
 253 0004 C0F89422 		str	r2, [r0, #660]
 192:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c **** 
 193:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c ****   /* Start the transfer */
 194:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c ****   (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 254              		.loc 1 194 3 is_stmt 1 view .LVU56
 255              		.loc 1 194 9 is_stmt 0 view .LVU57
 256 0008 0023     		movs	r3, #0
 257 000a 1A46     		mov	r2, r3
 258 000c 1946     		mov	r1, r3
 259 000e FFF7FEFF 		bl	USBD_LL_PrepareReceive
 260              	.LVL19:
 195:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c **** 
 196:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c ****   return USBD_OK;
 261              		.loc 1 196 3 is_stmt 1 view .LVU58
 197:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c **** }
 262              		.loc 1 197 1 is_stmt 0 view .LVU59
 263 0012 0020     		movs	r0, #0
 264 0014 08BD     		pop	{r3, pc}
 265              		.cfi_endproc
 266              	.LFE143:
 268              		.section	.text.USBD_GetRxCount,"ax",%progbits
 269              		.align	1
 270              		.global	USBD_GetRxCount
 271              		.syntax unified
ARM GAS  /tmp/ccGIP3Gj.s 			page 9


 272              		.thumb
 273              		.thumb_func
 275              	USBD_GetRxCount:
 276              	.LVL20:
 277              	.LFB144:
 198:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c **** 
 199:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c **** /**
 200:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c ****   * @brief  USBD_GetRxCount
 201:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c ****   *         returns the received data length
 202:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c ****   * @param  pdev: device instance
 203:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c ****   * @param  ep_addr: endpoint address
 204:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c ****   * @retval Rx Data blength
 205:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c ****   */
 206:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c **** uint32_t USBD_GetRxCount(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
 207:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c **** {
 278              		.loc 1 207 1 is_stmt 1 view -0
 279              		.cfi_startproc
 280              		@ args = 0, pretend = 0, frame = 0
 281              		@ frame_needed = 0, uses_anonymous_args = 0
 282              		.loc 1 207 1 is_stmt 0 view .LVU61
 283 0000 08B5     		push	{r3, lr}
 284              	.LCFI6:
 285              		.cfi_def_cfa_offset 8
 286              		.cfi_offset 3, -8
 287              		.cfi_offset 14, -4
 208:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c ****   return USBD_LL_GetRxDataSize(pdev, ep_addr);
 288              		.loc 1 208 3 is_stmt 1 view .LVU62
 289              		.loc 1 208 10 is_stmt 0 view .LVU63
 290 0002 FFF7FEFF 		bl	USBD_LL_GetRxDataSize
 291              	.LVL21:
 209:/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c **** }
 292              		.loc 1 209 1 view .LVU64
 293 0006 08BD     		pop	{r3, pc}
 294              		.cfi_endproc
 295              	.LFE144:
 297              		.text
 298              	.Letext0:
 299              		.file 2 "/home/dat/.config/Code/User/globalStorage/litaitech.stm32-colir-one/@xpack-dev-tools/arm-
 300              		.file 3 "/home/dat/.config/Code/User/globalStorage/litaitech.stm32-colir-one/@xpack-dev-tools/arm-
 301              		.file 4 "/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/In
 302              		.file 5 "/home/dat/Documents/colir_one/rocket_code/Middlewares/ST/STM32_USB_Device_Library/Core/In
ARM GAS  /tmp/ccGIP3Gj.s 			page 10


DEFINED SYMBOLS
                            *ABS*:00000000 usbd_ioreq.c
     /tmp/ccGIP3Gj.s:21     .text.USBD_CtlSendData:00000000 $t
     /tmp/ccGIP3Gj.s:27     .text.USBD_CtlSendData:00000000 USBD_CtlSendData
     /tmp/ccGIP3Gj.s:69     .text.USBD_CtlContinueSendData:00000000 $t
     /tmp/ccGIP3Gj.s:75     .text.USBD_CtlContinueSendData:00000000 USBD_CtlContinueSendData
     /tmp/ccGIP3Gj.s:107    .text.USBD_CtlPrepareRx:00000000 $t
     /tmp/ccGIP3Gj.s:113    .text.USBD_CtlPrepareRx:00000000 USBD_CtlPrepareRx
     /tmp/ccGIP3Gj.s:155    .text.USBD_CtlContinueRx:00000000 $t
     /tmp/ccGIP3Gj.s:161    .text.USBD_CtlContinueRx:00000000 USBD_CtlContinueRx
     /tmp/ccGIP3Gj.s:193    .text.USBD_CtlSendStatus:00000000 $t
     /tmp/ccGIP3Gj.s:199    .text.USBD_CtlSendStatus:00000000 USBD_CtlSendStatus
     /tmp/ccGIP3Gj.s:231    .text.USBD_CtlReceiveStatus:00000000 $t
     /tmp/ccGIP3Gj.s:237    .text.USBD_CtlReceiveStatus:00000000 USBD_CtlReceiveStatus
     /tmp/ccGIP3Gj.s:269    .text.USBD_GetRxCount:00000000 $t
     /tmp/ccGIP3Gj.s:275    .text.USBD_GetRxCount:00000000 USBD_GetRxCount

UNDEFINED SYMBOLS
USBD_LL_Transmit
USBD_LL_PrepareReceive
USBD_LL_GetRxDataSize
