$date
	Sun Oct 23 03:23:45 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#961674
b1110 &
b1110 %
1$
b1110 !
1"
#961675
0"
#961678
b111 &
b111 %
#961682
b10110 &
b10110 %
#961686
b1011 &
b1011 %
#961690
b100010 &
b100010 %
#961694
b10001 &
b10001 %
#961698
b110100 &
b110100 %
#961702
b11010 &
b11010 %
#961706
b1101 &
b1101 %
#961710
b101000 &
b101000 %
#961714
b10100 &
b10100 %
#961718
b1010 &
b1010 %
#961722
b101 &
b101 %
#961726
b10000 &
b10000 %
#961730
b1000 &
b1000 %
#961734
b100 &
b100 %
#961738
b10 &
b10 %
#961742
b1 &
1#
b1 %
#961746
b0 &
b0 %
0#
0$
#1875657
1"
#1875658
b1110 &
b1110 %
1$
#1875659
0"
#1875662
b111 &
b111 %
#1875666
b10110 &
b10110 %
#1875670
b1011 &
b1011 %
#1875674
b100010 &
b100010 %
#1875678
b10001 &
b10001 %
#1875682
b110100 &
b110100 %
#1875686
b11010 &
b11010 %
#1875690
b1101 &
b1101 %
#1875694
b101000 &
b101000 %
#1875698
b10100 &
b10100 %
#1875702
b1010 &
b1010 %
#1875706
b101 &
b101 %
#1875710
b10000 &
b10000 %
#1875714
b1000 &
b1000 %
#1875718
b100 &
b100 %
#1875722
b10 &
b10 %
#1875726
b1 &
1#
b1 %
#1875730
b0 &
b0 %
0#
0$
#2920101
b10110 !
1"
#2920102
b10110 &
b10110 %
1$
#2920103
0"
#2920106
b1011 &
b1011 %
#2920110
b100010 &
b100010 %
#2920114
b10001 &
b10001 %
#2920118
b110100 &
b110100 %
#2920122
b11010 &
b11010 %
#2920126
b1101 &
b1101 %
#2920130
b101000 &
b101000 %
#2920134
b10100 &
b10100 %
#2920138
b1010 &
b1010 %
#2920142
b101 &
b101 %
#2920146
b10000 &
b10000 %
#2920150
b1000 &
b1000 %
#2920154
b100 &
b100 %
#2920158
b10 &
b10 %
#2920162
b1 &
b1 %
1#
#2920166
b0 &
0#
b0 %
0$
#4500012
