///////////////////////////////////////////////////////////////////////////////////
//                                            __ _      _     _                  //
//                                           / _(_)    | |   | |                 //
//                __ _ _   _  ___  ___ _ __ | |_ _  ___| | __| |                 //
//               / _` | | | |/ _ \/ _ \ '_ \|  _| |/ _ \ |/ _` |                 //
//              | (_| | |_| |  __/  __/ | | | | | |  __/ | (_| |                 //
//               \__, |\__,_|\___|\___|_| |_|_| |_|\___|_|\__,_|                 //
//                  | |                                                          //
//                  |_|                                                          //
//                                                                               //
//                                                                               //
//              Peripheral for MPSoC                                             //
//              Multi-Processor System on Chip                                   //
//                                                                               //
///////////////////////////////////////////////////////////////////////////////////

///////////////////////////////////////////////////////////////////////////////////
//                                                                               //
// Copyright (c) 2015-2016 by the author(s)                                      //
//                                                                               //
// Permission is hereby granted, free of charge, to any person obtaining a copy  //
// of this software and associated documentation files (the "Software"), to deal //
// in the Software without restriction, including without limitation the rights  //
// to use, copy, modify, merge, publish, distribute, sublicense, and/or sell     //
// copies of the Software, and to permit persons to whom the Software is         //
// furnished to do so, subject to the following conditions:                      //
//                                                                               //
// The above copyright notice and this permission notice shall be included in    //
// all copies or substantial portions of the Software.                           //
//                                                                               //
// THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR    //
// IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,      //
// FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE   //
// AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER        //
// LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, //
// OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN     //
// THE SOFTWARE.                                                                 //
//                                                                               //
// ============================================================================= //
// Author(s):                                                                    //
//   Paco Reina Campo <pacoreinacampo@queenfield.tech>                           //
//                                                                               //
///////////////////////////////////////////////////////////////////////////////////

sv work ../../../../../../../../pu/rtl/verilog/pkg/peripheral_ahb3_verilog_pkg.sv
sv work ../../../../../../../../pu/rtl/verilog/pkg/peripheral_biu_verilog_pkg.sv
sv work ../../../../../../../../pu/rtl/verilog/pkg/pu_riscv_verilog_pkg.sv

sv work ../../../../../../../../peripheral/bfm/rtl/verilog/code/pkg/ahb3/ahb3-1d/peripheral_ahb3_pkg.sv

sv work ../../../../../../../../peripheral/dbg/rtl/pu/riscv/verilog/code/pkg/core/peripheral_dbg_pu_riscv_pkg.sv

sv work ../../../../../../../../pu/rtl/verilog/core/cache/pu_riscv_dcache_core.sv
sv work ../../../../../../../../pu/rtl/verilog/core/cache/pu_riscv_dext.sv
sv work ../../../../../../../../pu/rtl/verilog/core/cache/pu_riscv_icache_core.sv
sv work ../../../../../../../../pu/rtl/verilog/core/cache/pu_riscv_noicache_core.sv
sv work ../../../../../../../../pu/rtl/verilog/core/decode/pu_riscv_id.sv
sv work ../../../../../../../../pu/rtl/verilog/core/execute/pu_riscv_alu.sv
sv work ../../../../../../../../pu/rtl/verilog/core/execute/pu_riscv_bu.sv
sv work ../../../../../../../../pu/rtl/verilog/core/execute/pu_riscv_divider.sv
sv work ../../../../../../../../pu/rtl/verilog/core/execute/pu_riscv_execution.sv
sv work ../../../../../../../../pu/rtl/verilog/core/execute/pu_riscv_lsu.sv
sv work ../../../../../../../../pu/rtl/verilog/core/execute/pu_riscv_multiplier.sv
sv work ../../../../../../../../pu/rtl/verilog/core/fetch/pu_riscv_if.sv
sv work ../../../../../../../../pu/rtl/verilog/core/main/pu_riscv_bp.sv
sv work ../../../../../../../../pu/rtl/verilog/core/main/pu_riscv_core.sv
sv work ../../../../../../../../pu/rtl/verilog/core/main/pu_riscv_du.sv
sv work ../../../../../../../../pu/rtl/verilog/core/main/pu_riscv_memory.sv
sv work ../../../../../../../../pu/rtl/verilog/core/main/pu_riscv_rf.sv
sv work ../../../../../../../../pu/rtl/verilog/core/main/pu_riscv_state.sv
sv work ../../../../../../../../pu/rtl/verilog/core/main/pu_riscv_writeback.sv
sv work ../../../../../../../../pu/rtl/verilog/core/memory/pu_riscv_dmem_ctrl.sv
sv work ../../../../../../../../pu/rtl/verilog/core/memory/pu_riscv_imem_ctrl.sv
sv work ../../../../../../../../pu/rtl/verilog/core/memory/pu_riscv_membuf.sv
sv work ../../../../../../../../pu/rtl/verilog/core/memory/pu_riscv_memmisaligned.sv
sv work ../../../../../../../../pu/rtl/verilog/core/memory/pu_riscv_mmu.sv
sv work ../../../../../../../../pu/rtl/verilog/core/memory/pu_riscv_mux.sv
sv work ../../../../../../../../pu/rtl/verilog/core/memory/pu_riscv_pmachk.sv
sv work ../../../../../../../../pu/rtl/verilog/core/memory/pu_riscv_pmpchk.sv
sv work ../../../../../../../../pu/rtl/verilog/memory/pu_riscv_ram_1r1w_generic.sv
sv work ../../../../../../../../pu/rtl/verilog/memory/pu_riscv_ram_1r1w.sv
sv work ../../../../../../../../pu/rtl/verilog/memory/pu_riscv_ram_1rw_generic.sv
sv work ../../../../../../../../pu/rtl/verilog/memory/pu_riscv_ram_1rw.sv
sv work ../../../../../../../../pu/rtl/verilog/memory/pu_riscv_ram_queue.sv
sv work ../../../../../../../../pu/rtl/verilog/module/ahb3/pu_riscv_ahb3.sv
sv work ../../../../../../../../pu/rtl/verilog/module/ahb3/pu_riscv_biu2ahb3.sv
sv work ../../../../../../../../pu/rtl/verilog/module/ahb3/pu_riscv_module_ahb3.sv

sv work ../../../../../../../../peripheral/bfm/rtl/verilog/code/error/ahb3/peripheral_error_ahb3.sv
sv work ../../../../../../../../peripheral/bfm/rtl/verilog/code/error/apb4/peripheral_error_apb4.sv
sv work ../../../../../../../../peripheral/bfm/rtl/verilog/code/mux/apb4/peripheral_mux_apb4.sv
sv work ../../../../../../../../peripheral/bfm/rtl/verilog/code/plic/core/peripheral_plic_cell.sv
sv work ../../../../../../../../peripheral/bfm/rtl/verilog/code/plic/core/peripheral_plic_core.sv
sv work ../../../../../../../../peripheral/bfm/rtl/verilog/code/plic/core/peripheral_plic_dynamic_registers.sv
sv work ../../../../../../../../peripheral/bfm/rtl/verilog/code/plic/core/peripheral_plic_gateway.sv
sv work ../../../../../../../../peripheral/bfm/rtl/verilog/code/plic/core/peripheral_plic_priority_index.sv
sv work ../../../../../../../../peripheral/bfm/rtl/verilog/code/plic/core/peripheral_plic_target.sv
sv work ../../../../../../../../peripheral/bfm/rtl/verilog/code/plic/interface/ahb3/peripheral_plic_ahb3.sv
sv work ../../../../../../../../peripheral/bfm/rtl/verilog/code/plic/interface/apb4/peripheral_plic_apb4.sv
sv work ../../../../../../../../peripheral/bfm/rtl/verilog/code/timer/ahb3/peripheral_timer_ahb3.sv

sv work ../../../../../../../../peripheral/dbg/rtl/pu/riscv/verilog/code/core/peripheral_dbg_pu_riscv_biu.sv
sv work ../../../../../../../../peripheral/dbg/rtl/pu/riscv/verilog/code/core/peripheral_dbg_pu_riscv_bus_module_core.sv
sv work ../../../../../../../../peripheral/dbg/rtl/pu/riscv/verilog/code/core/peripheral_dbg_pu_riscv_bytefifo.sv
sv work ../../../../../../../../peripheral/dbg/rtl/pu/riscv/verilog/code/core/peripheral_dbg_pu_riscv_crc32.sv
sv work ../../../../../../../../peripheral/dbg/rtl/pu/riscv/verilog/code/core/peripheral_dbg_pu_riscv_jsp_module_core.sv
sv work ../../../../../../../../peripheral/dbg/rtl/pu/riscv/verilog/code/core/peripheral_dbg_pu_riscv_module.sv
sv work ../../../../../../../../peripheral/dbg/rtl/pu/riscv/verilog/code/core/peripheral_dbg_pu_riscv_status_reg.sv
sv work ../../../../../../../../peripheral/dbg/rtl/pu/riscv/verilog/code/core/peripheral_dbg_pu_riscv_syncflop.sv
sv work ../../../../../../../../peripheral/dbg/rtl/pu/riscv/verilog/code/core/peripheral_dbg_pu_riscv_syncreg.sv
sv work ../../../../../../../../peripheral/dbg/rtl/pu/riscv/verilog/code/peripheral/ahb3/peripheral_dbg_pu_riscv_ahb3_ahb3.sv
sv work ../../../../../../../../peripheral/dbg/rtl/pu/riscv/verilog/code/peripheral/ahb3/peripheral_dbg_pu_riscv_jsp_ahb3_ahb3.sv
sv work ../../../../../../../../peripheral/dbg/rtl/pu/riscv/verilog/code/peripheral/ahb3/peripheral_dbg_pu_riscv_jsp_module_ahb3.sv
sv work ../../../../../../../../peripheral/dbg/rtl/pu/riscv/verilog/code/peripheral/ahb3/peripheral_dbg_pu_riscv_module_ahb3.sv
sv work ../../../../../../../../peripheral/dbg/rtl/pu/riscv/verilog/code/peripheral/ahb3/peripheral_dbg_pu_riscv_top_ahb3.sv

sv work ../../../../../../../../peripheral/gpio/rtl/verilog/code/peripheral/ahb3/peripheral_ahb32apb4.sv
sv work ../../../../../../../../peripheral/gpio/rtl/verilog/code/peripheral/ahb3/peripheral_gpio_ahb3.sv

sv work ../../../../../../../../peripheral/uart/rtl/verilog/code/peripheral/ahb3/peripheral_apb2ahb.sv
sv work ../../../../../../../../peripheral/uart/rtl/verilog/code/peripheral/ahb3/peripheral_uart_ahb3.sv
sv work ../../../../../../../../peripheral/uart/rtl/verilog/code/peripheral/ahb3/peripheral_uart_fifo.sv
sv work ../../../../../../../../peripheral/uart/rtl/verilog/code/peripheral/ahb3/peripheral_uart_interrupt.sv
sv work ../../../../../../../../peripheral/uart/rtl/verilog/code/peripheral/ahb3/peripheral_uart_rx.sv
sv work ../../../../../../../../peripheral/uart/rtl/verilog/code/peripheral/ahb3/peripheral_uart_tx.sv

sv work ../../../../../../../../peripheral/spram/rtl/verilog/code/peripheral/ahb3/peripheral_spram_1r1w.sv
sv work ../../../../../../../../peripheral/spram/rtl/verilog/code/peripheral/ahb3/peripheral_spram_1r1w_generic.sv
sv work ../../../../../../../../peripheral/spram/rtl/verilog/code/peripheral/ahb3/peripheral_spram_ahb3.sv

sv work ../../../../../../../../verification/tasks/library/verilog/standard/interface/ahb3/soc_riscv_check_ahb2apb.sv
sv work ../../../../../../../../verification/tasks/library/verilog/standard/interface/ahb3/soc_riscv_check_cpu2ahb.sv
sv work ../../../../../../../../verification/tasks/library/verilog/standard/interface/ahb3/soc_riscv_testbench.sv
sv work ../../../../../../../../verification/tasks/library/verilog/standard/main/soc_riscv_data_validation.sv
sv work ../../../../../../../../verification/tasks/library/verilog/standard/main/soc_riscv_dbg_comm_vpi.sv
sv work ../../../../../../../../verification/tasks/library/verilog/standard/main/soc_riscv_freertos_task_monitor.sv
sv work ../../../../../../../../verification/tasks/library/verilog/standard/main/soc_riscv_jtag_vpi.sv
sv work ../../../../../../../../verification/tasks/library/verilog/standard/main/soc_riscv_sdram_model.sv
sv work ../../../../../../../../verification/tasks/library/verilog/standard/main/soc_riscv_uart_simulation.sv
