<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>milandr.ru</spirit:vendor>
  <spirit:library>ip</spirit:library>
  <spirit:name>eth_mac</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>aresetn</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.ARESETN.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
      <spirit:vendorExtensions>
        <xilinx:busInterfaceInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="BUSIF_ENABLEMENT.aresetn">true</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:busInterfaceInfo>
      </spirit:vendorExtensions>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>aclk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.ACLK.ASSOCIATED_RESET">aresetn</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.ACLK.ASSOCIATED_BUSIF">s_axis_tx:m_axis_rx</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
      <spirit:vendorExtensions>
        <xilinx:busInterfaceInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="BUSIF_ENABLEMENT.aclk">true</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:busInterfaceInfo>
      </spirit:vendorExtensions>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>s_axis_tx</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axis_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axis_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axis_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axis_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>m_axis_rx</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>rgmii</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="rgmii" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="rgmii_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TD</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>rgmii_txd</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RD</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>rgmii_rxd</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RX_CTL</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>rgmii_rx_ctl</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TX_CTL</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>rgmii_tx_ctl</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RXC</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>rgmii_rxc</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TXC</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>rgmii_txc</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>gtx_rst</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>gtx_rst</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.GTX_RST.POLARITY">ACTIVE_HIGH</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>phy_rst</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>phy_rst</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.PHY_RST.POLARITY">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>delay_clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>delay_clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.DELAY_CLK.FREQ_HZ">200000000</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>gtx_clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>gtx_clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.GTX_CLK.ASSOCIATED_RESET">gtx_rst</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.GTX_CLK.FREQ_HZ">125000000</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesis</spirit:name>
        <spirit:displayName>Verilog Synthesis</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>eth_mac_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_xilinx_com_ip_axis_interconnect_2_1__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>ca5aabb8</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogbehavioralsimulation</spirit:name>
        <spirit:displayName>Verilog Simulation</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>eth_mac_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_xilinx_com_ip_axis_interconnect_2_1__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>f9cb0ad2</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>133d8a1b</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>16328387</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_utilityxitfiles</spirit:name>
        <spirit:displayName>Utility XIT/TTCL</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xit.util</spirit:envIdentifier>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>a1863b17</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axis_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axis_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axis_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axis_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>gtx_clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>gtx_clk90</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>gtx_rst</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>delay_clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.delay_clk" xilinx:dependency="$USE_DELAY_CTRL = 1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>rgmii_rxd</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>rgmii_rx_ctl</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>rgmii_rxc</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>rgmii_txd</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>rgmii_tx_ctl</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>rgmii_txc</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>mdc</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>mdio</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>phy_rst</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>speed</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>IFG_DELAY</spirit:name>
        <spirit:displayName>Ifg Delay</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.IFG_DELAY">12</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>USE_DELAY_CTRL</spirit:name>
        <spirit:displayName>Use Delay Ctrl</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.USE_DELAY_CTRL">0</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="string">
        <spirit:name>DELAY_GROUP</spirit:name>
        <spirit:displayName>Delay Group</spirit:displayName>
        <spirit:value spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.DELAY_GROUP">RGMII_DELAY_GROUP</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_6e9436bb</spirit:name>
      <spirit:enumeration spirit:text="Yes">1</spirit:enumeration>
      <spirit:enumeration spirit:text="No">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>eth_mac.xdc</spirit:name>
        <spirit:userFileType>xdc</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/axis_gmii_rx.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/axis_gmii_tx.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/eth_mac_1g.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/eth_mac_1g_rgmii.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/iddr.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/lfsr.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/oddr.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/rgmii_phy_if.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/ssio_ddr_in.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/eth_mac_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_288669c9</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_xilinx_com_ip_axis_interconnect_2_1__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="axis_interconnect" xilinx:version="2.1">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/axis_gmii_rx.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/axis_gmii_tx.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/eth_mac_1g.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/eth_mac_1g_rgmii.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/iddr.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/lfsr.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/oddr.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/rgmii_phy_if.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/ssio_ddr_in.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/eth_mac_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_xilinx_com_ip_axis_interconnect_2_1__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="axis_interconnect" xilinx:version="2.1">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/eth_mac_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_133d8a1b</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>Ethernet (IEEE 802.3) Mac 10/100/1000 (TEMAC)</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">eth_mac_v1_0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>IFG_DELAY</spirit:name>
      <spirit:displayName>IFG Delay Value</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.IFG_DELAY" spirit:minimum="12" spirit:maximum="255" spirit:rangeType="long">12</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>USE_DELAY_CTRL</spirit:name>
      <spirit:displayName>Use Delay Control</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.USE_DELAY_CTRL" spirit:choiceRef="choice_pairs_6e9436bb">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>DELAY_GROUP</spirit:name>
      <spirit:displayName>Delay Group</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.DELAY_GROUP">RGMII_DELAY_GROUP</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Production">artix7</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/AXI_Peripheral</xilinx:taxonomy>
        <xilinx:taxonomy>/Communication_&amp;_Networking/Ethernet</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>Ethernet Mac 10/100/1000 (TEMAC)</xilinx:displayName>
      <xilinx:coreRevision>37</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2019-06-27T12:20:39Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2465ee67_ARCHIVE_LOCATION">d:/projects/eval-kits/ip_repo/eth_mac_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e255a9b_ARCHIVE_LOCATION">d:/projects/eval-kits/ip_repo/eth_mac_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4dd252fc_ARCHIVE_LOCATION">d:/projects/eval-kits/ip_repo/eth_mac_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27ad9509_ARCHIVE_LOCATION">d:/projects/eval-kits/ip_repo/eth_mac_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71195fdc_ARCHIVE_LOCATION">d:/projects/eval-kits/ip_repo/eth_mac_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c21a791_ARCHIVE_LOCATION">d:/projects/eval-kits/ip_repo/eth_mac_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@168ca976_ARCHIVE_LOCATION">d:/projects/eval-kits/ip_repo/eth_mac_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6511e8c0_ARCHIVE_LOCATION">d:/projects/eval-kits/ip_repo/eth_mac_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78b4ffa8_ARCHIVE_LOCATION">d:/projects/eval-kits/ip_repo/eth_mac_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@930bb94_ARCHIVE_LOCATION">d:/projects/eval-kits/ip_repo/eth_mac_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62351a1f_ARCHIVE_LOCATION">d:/projects/eval-kits/ip_repo/eth_mac_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fb3d0ea_ARCHIVE_LOCATION">d:/projects/eval-kits/ip_repo/eth_mac_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4696d41b_ARCHIVE_LOCATION">d:/projects/eval-kits/ip_repo/eth_mac_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f5623d3_ARCHIVE_LOCATION">d:/projects/eval-kits/ip_repo/eth_mac_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@612c611a_ARCHIVE_LOCATION">d:/projects/eval-kits/ip_repo/eth_mac_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@770ba5cb_ARCHIVE_LOCATION">d:/projects/eval-kits/ip_repo/eth_mac_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34d3f692_ARCHIVE_LOCATION">d:/projects/eval-kits/ip_repo/eth_mac_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2beef353_ARCHIVE_LOCATION">d:/projects/eval-kits/ip_repo/eth_mac_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34b0302a_ARCHIVE_LOCATION">d:/projects/eval-kits/ip_repo/eth_mac_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d4efdd5_ARCHIVE_LOCATION">d:/projects/eval-kits/ip_repo/eth_mac_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27e15f3f_ARCHIVE_LOCATION">d:/projects/eval-kits/ip_repo/eth_mac_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30ecb355_ARCHIVE_LOCATION">d:/projects/eval-kits/ip_repo/eth_mac_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43559d96_ARCHIVE_LOCATION">d:/projects/eval-kits/ip_repo/eth_mac_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68214251_ARCHIVE_LOCATION">d:/projects/eval-kits/ip_repo/eth_mac_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@990c9af_ARCHIVE_LOCATION">d:/projects/eval-kits/ip_repo/eth_mac_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10f0fd50_ARCHIVE_LOCATION">d:/projects/eval-kits/ip_repo/eth_mac_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4131c9f5_ARCHIVE_LOCATION">d:/projects/eval-kits/ip_repo/eth_mac_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7996a1e1_ARCHIVE_LOCATION">d:/projects/eval-kits/ip_repo/eth_mac_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c55183f_ARCHIVE_LOCATION">d:/projects/eval-kits/ip_repo/eth_mac_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5922509d_ARCHIVE_LOCATION">d:/projects/eval-kits/ip_repo/eth_mac_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f4bd37d_ARCHIVE_LOCATION">d:/projects/eval-kits/ip_repo/eth_mac_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@722baaa6_ARCHIVE_LOCATION">d:/projects/eval-kits/ip_repo/eth_mac_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28d9881e_ARCHIVE_LOCATION">d:/projects/eval-kits/ip_repo/eth_mac_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d3f0eb1_ARCHIVE_LOCATION">d:/projects/eval-kits/ip_repo/eth_mac_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e5ce62d_ARCHIVE_LOCATION">d:/projects/eval-kits/ip_repo/eth_mac_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6afe20f8_ARCHIVE_LOCATION">d:/projects/eval-kits/ip_repo/eth_mac_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7df0c2a9_ARCHIVE_LOCATION">d:/projects/eval-kits/ip_repo/eth_mac_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52eb69c1_ARCHIVE_LOCATION">d:/projects/eval-kits/ip_repo/eth_mac_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d9ccdab_ARCHIVE_LOCATION">d:/projects/eval-kits/ip_repo/eth_mac_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52f351a_ARCHIVE_LOCATION">d:/projects/eval-kits/ip_repo/eth_mac_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3aaf6773_ARCHIVE_LOCATION">d:/projects/eval-kits/ip_repo/eth_mac_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@147c95c6_ARCHIVE_LOCATION">d:/projects/eval-kits/ip_repo/eth_mac_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5027ec3f_ARCHIVE_LOCATION">d:/projects/eval-kits/ip_repo/eth_mac_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a4da94_ARCHIVE_LOCATION">d:/projects/eval-kits/ip_repo/eth_mac_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@157536e0_ARCHIVE_LOCATION">d:/projects/eval-kits/ip_repo/eth_mac_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65c8bab4_ARCHIVE_LOCATION">d:/projects/eval-kits/ip_repo/eth_mac_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@345ebeed_ARCHIVE_LOCATION">d:/projects/eval-kits/ip_repo/eth_mac_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@415a3f40_ARCHIVE_LOCATION">d:/projects/eval-kits/ip_repo/eth_mac_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65b2c578_ARCHIVE_LOCATION">d:/projects/eval-kits/ip_repo/eth_mac_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65d3fb7f_ARCHIVE_LOCATION">d:/projects/eval-kits/ip_repo/eth_mac_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a8ae32f_ARCHIVE_LOCATION">d:/projects/eval-kits/ip_repo/eth_mac_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4937bd20_ARCHIVE_LOCATION">d:/projects/eval-kits/ip_repo/eth_mac_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69f99688_ARCHIVE_LOCATION">d:/projects/eval-kits/ip_repo/eth_mac_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18d3dd53_ARCHIVE_LOCATION">d:/projects/eval-kits/ip_repo/eth_mac_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@bf5197a_ARCHIVE_LOCATION">d:/projects/eval-kits/ip_repo/eth_mac_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c4f9f36_ARCHIVE_LOCATION">d:/projects/eval-kits/ip_repo/eth_mac_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53a34746_ARCHIVE_LOCATION">d:/projects/eval-kits/ip_repo/eth_mac_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46755732_ARCHIVE_LOCATION">d:/projects/eval-kits/ip_repo/eth_mac_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53026030_ARCHIVE_LOCATION">d:/projects/eval-kits/ip_repo/eth_mac_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52cffe23_ARCHIVE_LOCATION">d:/projects/eval-kits/ip_repo/eth_mac_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63ed0d9e_ARCHIVE_LOCATION">d:/projects/eval-kits/ip_repo/eth_mac_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@159a005e_ARCHIVE_LOCATION">d:/projects/eval-kits/ip_repo/eth_mac_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26a36b24_ARCHIVE_LOCATION">d:/projects/eval-kits/ip_repo/eth_mac_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d34fa84_ARCHIVE_LOCATION">d:/projects/eval-kits/ip_repo/eth_mac_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37c185c3_ARCHIVE_LOCATION">d:/projects/eval-kits/ip_repo/eth_mac_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e11fdc6_ARCHIVE_LOCATION">d:/projects/eval-kits/ip_repo/eth_mac_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3817f0bf_ARCHIVE_LOCATION">d:/projects/eval-kits/ip_repo/eth_mac_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61d62c9d_ARCHIVE_LOCATION">d:/projects/eval-kits/ip_repo/eth_mac_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@626a1bcc_ARCHIVE_LOCATION">d:/projects/eval-kits/ip_repo/eth_mac_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@424e9749_ARCHIVE_LOCATION">d:/projects/eval-kits/ip_repo/eth_mac_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f237b86_ARCHIVE_LOCATION">d:/projects/eval-kits/ip_repo/eth_mac_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6289aef1_ARCHIVE_LOCATION">d:/projects/eval-kits/ip_repo/eth_mac_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@774249fc_ARCHIVE_LOCATION">d:/projects/eval-kits/ip_repo/eth_mac_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a3f88ee_ARCHIVE_LOCATION">d:/projects/eval-kits/ip_repo/eth_mac_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60e3a77_ARCHIVE_LOCATION">d:/projects/eval-kits/ip_repo/eth_mac_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51d1655e_ARCHIVE_LOCATION">d:/projects/eval-kits/ip_repo/eth_mac_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a407c4f_ARCHIVE_LOCATION">d:/projects/eval-kits/ip_repo/eth_mac_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@348c537f_ARCHIVE_LOCATION">d:/projects/eval-kits/ip_repo/eth_mac_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7fb42a1d_ARCHIVE_LOCATION">d:/projects/eval-kits/ip_repo/eth_mac_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6349cbd8_ARCHIVE_LOCATION">d:/projects/eval-kits/ip_repo/eth_mac_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1aa54cfa_ARCHIVE_LOCATION">d:/projects/eval-kits/ip_repo/eth_mac_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1890e3e1_ARCHIVE_LOCATION">d:/projects/eval-kits/ip_repo/eth_mac_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48a99a27_ARCHIVE_LOCATION">d:/projects/eval-kits/ip_repo/eth_mac_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b3e96ce_ARCHIVE_LOCATION">d:/projects/eval-kits/ip_repo/eth_mac_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45624b89_ARCHIVE_LOCATION">d:/projects/eval-kits/ip_repo/eth_mac_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@757d08d3_ARCHIVE_LOCATION">d:/projects/eval-kits/ip_repo/eth_mac_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20647c5_ARCHIVE_LOCATION">d:/projects/eval-kits/ip_repo/eth_mac_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e936ae6_ARCHIVE_LOCATION">d:/projects/eval-kits/ip_repo/eth_mac_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a88f7c4_ARCHIVE_LOCATION">d:/projects/eval-kits/ip_repo/eth_mac_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@366e2f50_ARCHIVE_LOCATION">d:/projects/eval-kits/ip_repo/eth_mac_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@699e73c7_ARCHIVE_LOCATION">d:/projects/eval-kits/ip_repo/eth_mac_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f7f0ecd_ARCHIVE_LOCATION">d:/projects/eval-kits/ip_repo/eth_mac_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ca73e87_ARCHIVE_LOCATION">d:/projects/eval-kits/ip_repo/eth_mac_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1659e0f4_ARCHIVE_LOCATION">d:/projects/eval-kits/ip_repo/eth_mac_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24334dc3_ARCHIVE_LOCATION">d:/projects/eval-kits/ip_repo/eth_mac_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58629484_ARCHIVE_LOCATION">d:/projects/eval-kits/ip_repo/eth_mac_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13df1ee4_ARCHIVE_LOCATION">d:/projects/eval-kits/ip_repo/eth_mac_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12551626_ARCHIVE_LOCATION">d:/projects/eval-kits/ip_repo/eth_mac_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4bee272a_ARCHIVE_LOCATION">d:/projects/eval-kits/ip_repo/eth_mac_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28731d93_ARCHIVE_LOCATION">d:/projects/eval-kits/ip_repo/eth_mac_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@709c5a08_ARCHIVE_LOCATION">d:/projects/eval-kits/ip_repo/eth_mac_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2583e3_ARCHIVE_LOCATION">d:/projects/eval-kits/ip_repo/eth_mac_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64d0b3c6_ARCHIVE_LOCATION">d:/projects/eval-kits/ip_repo/eth_mac_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@665e287a_ARCHIVE_LOCATION">d:/projects/eval-kits/ip_repo/eth_mac_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ab312e7_ARCHIVE_LOCATION">d:/projects/eval-kits/ip_repo/eth_mac_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67a79fda_ARCHIVE_LOCATION">d:/projects/eval-kits/ip_repo/eth_mac_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3eb05298_ARCHIVE_LOCATION">d:/projects/eval-kits/ip_repo/eth_mac_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6683018_ARCHIVE_LOCATION">d:/projects/eval-kits/ip_repo/eth_mac_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50ca7748_ARCHIVE_LOCATION">d:/projects/eval-kits/ip_repo/eth_mac_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3988e057_ARCHIVE_LOCATION">d:/projects/eval-kits/ip_repo/eth_mac_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55de90d1_ARCHIVE_LOCATION">d:/projects/eval-kits/ip_repo/eth_mac_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73d15954_ARCHIVE_LOCATION">d:/projects/eval-kits/ip_repo/eth_mac_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c90c3e8_ARCHIVE_LOCATION">d:/projects/eval-kits/ip_repo/eth_mac_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f4fff19_ARCHIVE_LOCATION">d:/projects/eval-kits/ip_repo/eth_mac_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2fb2ee74_ARCHIVE_LOCATION">d:/projects/eval-kits/ip_repo/eth_mac_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b34e6ed_ARCHIVE_LOCATION">d:/projects/eval-kits/ip_repo/eth_mac_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6563aa3c_ARCHIVE_LOCATION">d:/projects/eval-kits/ip_repo/eth_mac_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d023686_ARCHIVE_LOCATION">d:/projects/eval-kits/ip_repo/eth_mac_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d2ede14_ARCHIVE_LOCATION">d:/projects/eval-kits/ip_repo/eth_mac_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b18e8f_ARCHIVE_LOCATION">d:/projects/eval-kits/ip_repo/eth_mac_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55a5b08d_ARCHIVE_LOCATION">d:/projects/eval-kits/ip_repo/eth_mac_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b145516_ARCHIVE_LOCATION">d:/projects/eval-kits/ip_repo/eth_mac_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a338303_ARCHIVE_LOCATION">d:/projects/eval-kits/ip_repo/eth_mac_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7661d01c_ARCHIVE_LOCATION">d:/projects/eval-kits/ip_repo/eth_mac_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4527540_ARCHIVE_LOCATION">d:/projects/eval-kits/ip_repo/eth_mac_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4783880f_ARCHIVE_LOCATION">d:/projects/eval-kits/ip_repo/eth_mac_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6224eaf7_ARCHIVE_LOCATION">d:/projects/eval-kits/ip_repo/eth_mac_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5154c164_ARCHIVE_LOCATION">d:/projects/eval-kits/ip_repo/eth_mac_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31be5d9e_ARCHIVE_LOCATION">d:/projects/eval-kits/ip_repo/eth_mac_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10a3abea_ARCHIVE_LOCATION">d:/projects/eval-kits/ip_repo/eth_mac_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d869cba_ARCHIVE_LOCATION">d:/projects/eval-kits/ip_repo/eth_mac_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3cd70454_ARCHIVE_LOCATION">d:/projects/eval-kits/ip_repo/eth_mac_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@273172e0_ARCHIVE_LOCATION">d:/projects/eval-kits/ip_repo/eth_mac_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4df5d765_ARCHIVE_LOCATION">d:/projects/eval-kits/ip_repo/eth_mac_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c212dce_ARCHIVE_LOCATION">d:/projects/eval-kits/ip_repo/eth_mac_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ed60a7e_ARCHIVE_LOCATION">d:/projects/eval-kits/ip_repo/eth_mac_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@723a338d_ARCHIVE_LOCATION">d:/projects/eval-kits/ip_repo/eth_mac_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24f9da8c_ARCHIVE_LOCATION">d:/projects/eval-kits/ip_repo/eth_mac_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f82336e_ARCHIVE_LOCATION">d:/projects/eval-kits/ip_repo/eth_mac_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13afed4f_ARCHIVE_LOCATION">d:/projects/eval-kits/ip_repo/eth_mac_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76a4a684_ARCHIVE_LOCATION">d:/projects/eval-kits/ip_repo/eth_mac_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12177383_ARCHIVE_LOCATION">d:/projects/eval-kits/ip_repo/eth_mac_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69c2db7d_ARCHIVE_LOCATION">d:/projects/eval-kits/ip_repo/eth_mac_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7fd05f5b_ARCHIVE_LOCATION">d:/projects/eval-kits/ip_repo/eth_mac_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17a4bdba_ARCHIVE_LOCATION">d:/projects/eval-kits/ip_repo/eth_mac_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@251e2180_ARCHIVE_LOCATION">d:/projects/eval-kits/ip_repo/eth_mac_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52d2976c_ARCHIVE_LOCATION">d:/projects/eval-kits/ip_repo/eth_mac_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f2fe008_ARCHIVE_LOCATION">d:/projects/eval-kits/ip_repo/eth_mac_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@172a0634_ARCHIVE_LOCATION">d:/projects/eval-kits/ip_repo/eth_mac_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@519764c8_ARCHIVE_LOCATION">d:/projects/eval-kits/ip_repo/eth_mac_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41848021_ARCHIVE_LOCATION">d:/projects/eval-kits/ip_repo/eth_mac_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ec0ef7e_ARCHIVE_LOCATION">d:/projects/eval-kits/ip_repo/eth_mac_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41de126f_ARCHIVE_LOCATION">d:/projects/eval-kits/ip_repo/eth_mac_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@747d6127_ARCHIVE_LOCATION">d:/projects/eval-kits/ip_repo/eth_mac_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2018.3</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="4fd656b9"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="083461c5"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="e80308e0"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="9fba9b11"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="3f987ffe"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
