// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition"

// DATE "11/11/2020 01:33:41"

// 
// Device: Altera EP4CE6F17C8 Package FBGA256
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module FPGA_Encryption (
	clk,
	activate,
	active,
	tx,
	done);
input 	clk;
input 	activate;
output 	active;
output 	tx;
output 	done;

// Design Ports Information
// active	=>  Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// tx	=>  Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// done	=>  Location: PIN_F9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// activate	=>  Location: PIN_N13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// clk	=>  Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \active~output_o ;
wire \tx~output_o ;
wire \done~output_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \activate~input_o ;
wire \uart_tx0|clk_counter[0]~12_combout ;
wire \uart_tx0|clk_counter[10]~33 ;
wire \uart_tx0|clk_counter[11]~34_combout ;
wire \uart_tx0|clk_counter~36_combout ;
wire \uart_tx0|LessThan1~1_combout ;
wire \uart_tx0|LessThan1~0_combout ;
wire \uart_tx0|LessThan1~2_combout ;
wire \uart_tx0|LessThan1~4_combout ;
wire \uart_tx0|clk_counter[0]~13 ;
wire \uart_tx0|clk_counter[1]~14_combout ;
wire \uart_tx0|clk_counter[1]~15 ;
wire \uart_tx0|clk_counter[2]~16_combout ;
wire \uart_tx0|clk_counter[2]~17 ;
wire \uart_tx0|clk_counter[3]~18_combout ;
wire \uart_tx0|clk_counter[3]~19 ;
wire \uart_tx0|clk_counter[4]~20_combout ;
wire \uart_tx0|clk_counter[4]~21 ;
wire \uart_tx0|clk_counter[5]~22_combout ;
wire \uart_tx0|clk_counter[5]~23 ;
wire \uart_tx0|clk_counter[6]~24_combout ;
wire \uart_tx0|clk_counter[6]~25 ;
wire \uart_tx0|clk_counter[7]~26_combout ;
wire \uart_tx0|clk_counter[7]~27 ;
wire \uart_tx0|clk_counter[8]~28_combout ;
wire \uart_tx0|clk_counter[8]~29 ;
wire \uart_tx0|clk_counter[9]~30_combout ;
wire \uart_tx0|clk_counter[9]~31 ;
wire \uart_tx0|clk_counter[10]~32_combout ;
wire \uart_tx0|LessThan1~3_combout ;
wire \uart_tx0|Selector7~0_combout ;
wire \uart_tx0|state.START~q ;
wire \uart_tx0|Selector4~3_combout ;
wire \uart_tx0|Selector4~2_combout ;
wire \uart_tx0|Selector3~0_combout ;
wire \uart_tx0|Selector3~1_combout ;
wire \uart_tx0|Selector2~1_combout ;
wire \uart_tx0|Selector2~0_combout ;
wire \uart_tx0|Selector2~2_combout ;
wire \uart_tx0|state.STOP~0_combout ;
wire \uart_tx0|Selector8~0_combout ;
wire \uart_tx0|state.TRANSMIT~q ;
wire \uart_tx0|state.STOP~1_combout ;
wire \uart_tx0|state.STOP~q ;
wire \uart_tx0|Selector5~0_combout ;
wire \uart_tx0|state.CLEANUP~q ;
wire \uart_tx0|Selector6~0_combout ;
wire \uart_tx0|state.IDLE~q ;
wire \uart_tx0|active~0_combout ;
wire \uart_tx0|active~q ;
wire \uart_tx0|tx_data[0]~0_combout ;
wire \uart_tx0|Selector0~1_combout ;
wire \uart_tx0|Selector0~0_combout ;
wire \uart_tx0|Selector0~2_combout ;
wire \uart_tx0|tx~q ;
wire \uart_tx0|Selector1~0_combout ;
wire \uart_tx0|Selector1~1_combout ;
wire \uart_tx0|done~q ;
wire [11:0] \uart_tx0|clk_counter ;
wire [7:0] \uart_tx0|tx_data ;
wire [2:0] \uart_tx0|bit_index ;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X28_Y24_N23
cycloneive_io_obuf \active~output (
	.i(\uart_tx0|active~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\active~output_o ),
	.obar());
// synopsys translate_off
defparam \active~output .bus_hold = "false";
defparam \active~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N16
cycloneive_io_obuf \tx~output (
	.i(\uart_tx0|tx~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\tx~output_o ),
	.obar());
// synopsys translate_off
defparam \tx~output .bus_hold = "false";
defparam \tx~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y24_N16
cycloneive_io_obuf \done~output (
	.i(\uart_tx0|done~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\done~output_o ),
	.obar());
// synopsys translate_off
defparam \done~output .bus_hold = "false";
defparam \done~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N8
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X34_Y2_N22
cycloneive_io_ibuf \activate~input (
	.i(activate),
	.ibar(gnd),
	.o(\activate~input_o ));
// synopsys translate_off
defparam \activate~input .bus_hold = "false";
defparam \activate~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N4
cycloneive_lcell_comb \uart_tx0|clk_counter[0]~12 (
// Equation(s):
// \uart_tx0|clk_counter[0]~12_combout  = \uart_tx0|clk_counter [0] $ (VCC)
// \uart_tx0|clk_counter[0]~13  = CARRY(\uart_tx0|clk_counter [0])

	.dataa(gnd),
	.datab(\uart_tx0|clk_counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\uart_tx0|clk_counter[0]~12_combout ),
	.cout(\uart_tx0|clk_counter[0]~13 ));
// synopsys translate_off
defparam \uart_tx0|clk_counter[0]~12 .lut_mask = 16'h33CC;
defparam \uart_tx0|clk_counter[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N24
cycloneive_lcell_comb \uart_tx0|clk_counter[10]~32 (
// Equation(s):
// \uart_tx0|clk_counter[10]~32_combout  = (\uart_tx0|clk_counter [10] & (\uart_tx0|clk_counter[9]~31  $ (GND))) # (!\uart_tx0|clk_counter [10] & (!\uart_tx0|clk_counter[9]~31  & VCC))
// \uart_tx0|clk_counter[10]~33  = CARRY((\uart_tx0|clk_counter [10] & !\uart_tx0|clk_counter[9]~31 ))

	.dataa(gnd),
	.datab(\uart_tx0|clk_counter [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_tx0|clk_counter[9]~31 ),
	.combout(\uart_tx0|clk_counter[10]~32_combout ),
	.cout(\uart_tx0|clk_counter[10]~33 ));
// synopsys translate_off
defparam \uart_tx0|clk_counter[10]~32 .lut_mask = 16'hC30C;
defparam \uart_tx0|clk_counter[10]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N26
cycloneive_lcell_comb \uart_tx0|clk_counter[11]~34 (
// Equation(s):
// \uart_tx0|clk_counter[11]~34_combout  = \uart_tx0|clk_counter [11] $ (\uart_tx0|clk_counter[10]~33 )

	.dataa(\uart_tx0|clk_counter [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\uart_tx0|clk_counter[10]~33 ),
	.combout(\uart_tx0|clk_counter[11]~34_combout ),
	.cout());
// synopsys translate_off
defparam \uart_tx0|clk_counter[11]~34 .lut_mask = 16'h5A5A;
defparam \uart_tx0|clk_counter[11]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N16
cycloneive_lcell_comb \uart_tx0|clk_counter~36 (
// Equation(s):
// \uart_tx0|clk_counter~36_combout  = (\uart_tx0|state.IDLE~q  & !\uart_tx0|state.CLEANUP~q )

	.dataa(gnd),
	.datab(\uart_tx0|state.IDLE~q ),
	.datac(gnd),
	.datad(\uart_tx0|state.CLEANUP~q ),
	.cin(gnd),
	.combout(\uart_tx0|clk_counter~36_combout ),
	.cout());
// synopsys translate_off
defparam \uart_tx0|clk_counter~36 .lut_mask = 16'h00CC;
defparam \uart_tx0|clk_counter~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y21_N27
dffeas \uart_tx0|clk_counter[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_tx0|clk_counter[11]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart_tx0|LessThan1~4_combout ),
	.sload(gnd),
	.ena(\uart_tx0|clk_counter~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_tx0|clk_counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_tx0|clk_counter[11] .is_wysiwyg = "true";
defparam \uart_tx0|clk_counter[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N30
cycloneive_lcell_comb \uart_tx0|LessThan1~1 (
// Equation(s):
// \uart_tx0|LessThan1~1_combout  = (!\uart_tx0|clk_counter [3] & (!\uart_tx0|clk_counter [2] & (!\uart_tx0|clk_counter [0] & !\uart_tx0|clk_counter [1])))

	.dataa(\uart_tx0|clk_counter [3]),
	.datab(\uart_tx0|clk_counter [2]),
	.datac(\uart_tx0|clk_counter [0]),
	.datad(\uart_tx0|clk_counter [1]),
	.cin(gnd),
	.combout(\uart_tx0|LessThan1~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_tx0|LessThan1~1 .lut_mask = 16'h0001;
defparam \uart_tx0|LessThan1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N0
cycloneive_lcell_comb \uart_tx0|LessThan1~0 (
// Equation(s):
// \uart_tx0|LessThan1~0_combout  = ((!\uart_tx0|clk_counter [6] & ((!\uart_tx0|clk_counter [5]) # (!\uart_tx0|clk_counter [4])))) # (!\uart_tx0|clk_counter [7])

	.dataa(\uart_tx0|clk_counter [4]),
	.datab(\uart_tx0|clk_counter [7]),
	.datac(\uart_tx0|clk_counter [5]),
	.datad(\uart_tx0|clk_counter [6]),
	.cin(gnd),
	.combout(\uart_tx0|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_tx0|LessThan1~0 .lut_mask = 16'h337F;
defparam \uart_tx0|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N28
cycloneive_lcell_comb \uart_tx0|LessThan1~2 (
// Equation(s):
// \uart_tx0|LessThan1~2_combout  = ((\uart_tx0|LessThan1~0_combout ) # ((!\uart_tx0|clk_counter [6] & \uart_tx0|LessThan1~1_combout ))) # (!\uart_tx0|clk_counter [8])

	.dataa(\uart_tx0|clk_counter [8]),
	.datab(\uart_tx0|clk_counter [6]),
	.datac(\uart_tx0|LessThan1~1_combout ),
	.datad(\uart_tx0|LessThan1~0_combout ),
	.cin(gnd),
	.combout(\uart_tx0|LessThan1~2_combout ),
	.cout());
// synopsys translate_off
defparam \uart_tx0|LessThan1~2 .lut_mask = 16'hFF75;
defparam \uart_tx0|LessThan1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N2
cycloneive_lcell_comb \uart_tx0|LessThan1~4 (
// Equation(s):
// \uart_tx0|LessThan1~4_combout  = (\uart_tx0|clk_counter [9]) # ((\uart_tx0|clk_counter [10]) # ((\uart_tx0|clk_counter [11]) # (!\uart_tx0|LessThan1~2_combout )))

	.dataa(\uart_tx0|clk_counter [9]),
	.datab(\uart_tx0|clk_counter [10]),
	.datac(\uart_tx0|clk_counter [11]),
	.datad(\uart_tx0|LessThan1~2_combout ),
	.cin(gnd),
	.combout(\uart_tx0|LessThan1~4_combout ),
	.cout());
// synopsys translate_off
defparam \uart_tx0|LessThan1~4 .lut_mask = 16'hFEFF;
defparam \uart_tx0|LessThan1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y21_N5
dffeas \uart_tx0|clk_counter[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_tx0|clk_counter[0]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart_tx0|LessThan1~4_combout ),
	.sload(gnd),
	.ena(\uart_tx0|clk_counter~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_tx0|clk_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_tx0|clk_counter[0] .is_wysiwyg = "true";
defparam \uart_tx0|clk_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N6
cycloneive_lcell_comb \uart_tx0|clk_counter[1]~14 (
// Equation(s):
// \uart_tx0|clk_counter[1]~14_combout  = (\uart_tx0|clk_counter [1] & (!\uart_tx0|clk_counter[0]~13 )) # (!\uart_tx0|clk_counter [1] & ((\uart_tx0|clk_counter[0]~13 ) # (GND)))
// \uart_tx0|clk_counter[1]~15  = CARRY((!\uart_tx0|clk_counter[0]~13 ) # (!\uart_tx0|clk_counter [1]))

	.dataa(\uart_tx0|clk_counter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_tx0|clk_counter[0]~13 ),
	.combout(\uart_tx0|clk_counter[1]~14_combout ),
	.cout(\uart_tx0|clk_counter[1]~15 ));
// synopsys translate_off
defparam \uart_tx0|clk_counter[1]~14 .lut_mask = 16'h5A5F;
defparam \uart_tx0|clk_counter[1]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y21_N7
dffeas \uart_tx0|clk_counter[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_tx0|clk_counter[1]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart_tx0|LessThan1~4_combout ),
	.sload(gnd),
	.ena(\uart_tx0|clk_counter~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_tx0|clk_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_tx0|clk_counter[1] .is_wysiwyg = "true";
defparam \uart_tx0|clk_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N8
cycloneive_lcell_comb \uart_tx0|clk_counter[2]~16 (
// Equation(s):
// \uart_tx0|clk_counter[2]~16_combout  = (\uart_tx0|clk_counter [2] & (\uart_tx0|clk_counter[1]~15  $ (GND))) # (!\uart_tx0|clk_counter [2] & (!\uart_tx0|clk_counter[1]~15  & VCC))
// \uart_tx0|clk_counter[2]~17  = CARRY((\uart_tx0|clk_counter [2] & !\uart_tx0|clk_counter[1]~15 ))

	.dataa(gnd),
	.datab(\uart_tx0|clk_counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_tx0|clk_counter[1]~15 ),
	.combout(\uart_tx0|clk_counter[2]~16_combout ),
	.cout(\uart_tx0|clk_counter[2]~17 ));
// synopsys translate_off
defparam \uart_tx0|clk_counter[2]~16 .lut_mask = 16'hC30C;
defparam \uart_tx0|clk_counter[2]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y21_N9
dffeas \uart_tx0|clk_counter[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_tx0|clk_counter[2]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart_tx0|LessThan1~4_combout ),
	.sload(gnd),
	.ena(\uart_tx0|clk_counter~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_tx0|clk_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_tx0|clk_counter[2] .is_wysiwyg = "true";
defparam \uart_tx0|clk_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N10
cycloneive_lcell_comb \uart_tx0|clk_counter[3]~18 (
// Equation(s):
// \uart_tx0|clk_counter[3]~18_combout  = (\uart_tx0|clk_counter [3] & (!\uart_tx0|clk_counter[2]~17 )) # (!\uart_tx0|clk_counter [3] & ((\uart_tx0|clk_counter[2]~17 ) # (GND)))
// \uart_tx0|clk_counter[3]~19  = CARRY((!\uart_tx0|clk_counter[2]~17 ) # (!\uart_tx0|clk_counter [3]))

	.dataa(\uart_tx0|clk_counter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_tx0|clk_counter[2]~17 ),
	.combout(\uart_tx0|clk_counter[3]~18_combout ),
	.cout(\uart_tx0|clk_counter[3]~19 ));
// synopsys translate_off
defparam \uart_tx0|clk_counter[3]~18 .lut_mask = 16'h5A5F;
defparam \uart_tx0|clk_counter[3]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y21_N11
dffeas \uart_tx0|clk_counter[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_tx0|clk_counter[3]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart_tx0|LessThan1~4_combout ),
	.sload(gnd),
	.ena(\uart_tx0|clk_counter~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_tx0|clk_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_tx0|clk_counter[3] .is_wysiwyg = "true";
defparam \uart_tx0|clk_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N12
cycloneive_lcell_comb \uart_tx0|clk_counter[4]~20 (
// Equation(s):
// \uart_tx0|clk_counter[4]~20_combout  = (\uart_tx0|clk_counter [4] & (\uart_tx0|clk_counter[3]~19  $ (GND))) # (!\uart_tx0|clk_counter [4] & (!\uart_tx0|clk_counter[3]~19  & VCC))
// \uart_tx0|clk_counter[4]~21  = CARRY((\uart_tx0|clk_counter [4] & !\uart_tx0|clk_counter[3]~19 ))

	.dataa(\uart_tx0|clk_counter [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_tx0|clk_counter[3]~19 ),
	.combout(\uart_tx0|clk_counter[4]~20_combout ),
	.cout(\uart_tx0|clk_counter[4]~21 ));
// synopsys translate_off
defparam \uart_tx0|clk_counter[4]~20 .lut_mask = 16'hA50A;
defparam \uart_tx0|clk_counter[4]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y21_N13
dffeas \uart_tx0|clk_counter[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_tx0|clk_counter[4]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart_tx0|LessThan1~4_combout ),
	.sload(gnd),
	.ena(\uart_tx0|clk_counter~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_tx0|clk_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_tx0|clk_counter[4] .is_wysiwyg = "true";
defparam \uart_tx0|clk_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N14
cycloneive_lcell_comb \uart_tx0|clk_counter[5]~22 (
// Equation(s):
// \uart_tx0|clk_counter[5]~22_combout  = (\uart_tx0|clk_counter [5] & (!\uart_tx0|clk_counter[4]~21 )) # (!\uart_tx0|clk_counter [5] & ((\uart_tx0|clk_counter[4]~21 ) # (GND)))
// \uart_tx0|clk_counter[5]~23  = CARRY((!\uart_tx0|clk_counter[4]~21 ) # (!\uart_tx0|clk_counter [5]))

	.dataa(gnd),
	.datab(\uart_tx0|clk_counter [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_tx0|clk_counter[4]~21 ),
	.combout(\uart_tx0|clk_counter[5]~22_combout ),
	.cout(\uart_tx0|clk_counter[5]~23 ));
// synopsys translate_off
defparam \uart_tx0|clk_counter[5]~22 .lut_mask = 16'h3C3F;
defparam \uart_tx0|clk_counter[5]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y21_N15
dffeas \uart_tx0|clk_counter[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_tx0|clk_counter[5]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart_tx0|LessThan1~4_combout ),
	.sload(gnd),
	.ena(\uart_tx0|clk_counter~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_tx0|clk_counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_tx0|clk_counter[5] .is_wysiwyg = "true";
defparam \uart_tx0|clk_counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N16
cycloneive_lcell_comb \uart_tx0|clk_counter[6]~24 (
// Equation(s):
// \uart_tx0|clk_counter[6]~24_combout  = (\uart_tx0|clk_counter [6] & (\uart_tx0|clk_counter[5]~23  $ (GND))) # (!\uart_tx0|clk_counter [6] & (!\uart_tx0|clk_counter[5]~23  & VCC))
// \uart_tx0|clk_counter[6]~25  = CARRY((\uart_tx0|clk_counter [6] & !\uart_tx0|clk_counter[5]~23 ))

	.dataa(gnd),
	.datab(\uart_tx0|clk_counter [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_tx0|clk_counter[5]~23 ),
	.combout(\uart_tx0|clk_counter[6]~24_combout ),
	.cout(\uart_tx0|clk_counter[6]~25 ));
// synopsys translate_off
defparam \uart_tx0|clk_counter[6]~24 .lut_mask = 16'hC30C;
defparam \uart_tx0|clk_counter[6]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y21_N17
dffeas \uart_tx0|clk_counter[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_tx0|clk_counter[6]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart_tx0|LessThan1~4_combout ),
	.sload(gnd),
	.ena(\uart_tx0|clk_counter~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_tx0|clk_counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_tx0|clk_counter[6] .is_wysiwyg = "true";
defparam \uart_tx0|clk_counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N18
cycloneive_lcell_comb \uart_tx0|clk_counter[7]~26 (
// Equation(s):
// \uart_tx0|clk_counter[7]~26_combout  = (\uart_tx0|clk_counter [7] & (!\uart_tx0|clk_counter[6]~25 )) # (!\uart_tx0|clk_counter [7] & ((\uart_tx0|clk_counter[6]~25 ) # (GND)))
// \uart_tx0|clk_counter[7]~27  = CARRY((!\uart_tx0|clk_counter[6]~25 ) # (!\uart_tx0|clk_counter [7]))

	.dataa(gnd),
	.datab(\uart_tx0|clk_counter [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_tx0|clk_counter[6]~25 ),
	.combout(\uart_tx0|clk_counter[7]~26_combout ),
	.cout(\uart_tx0|clk_counter[7]~27 ));
// synopsys translate_off
defparam \uart_tx0|clk_counter[7]~26 .lut_mask = 16'h3C3F;
defparam \uart_tx0|clk_counter[7]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y21_N19
dffeas \uart_tx0|clk_counter[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_tx0|clk_counter[7]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart_tx0|LessThan1~4_combout ),
	.sload(gnd),
	.ena(\uart_tx0|clk_counter~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_tx0|clk_counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_tx0|clk_counter[7] .is_wysiwyg = "true";
defparam \uart_tx0|clk_counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N20
cycloneive_lcell_comb \uart_tx0|clk_counter[8]~28 (
// Equation(s):
// \uart_tx0|clk_counter[8]~28_combout  = (\uart_tx0|clk_counter [8] & (\uart_tx0|clk_counter[7]~27  $ (GND))) # (!\uart_tx0|clk_counter [8] & (!\uart_tx0|clk_counter[7]~27  & VCC))
// \uart_tx0|clk_counter[8]~29  = CARRY((\uart_tx0|clk_counter [8] & !\uart_tx0|clk_counter[7]~27 ))

	.dataa(gnd),
	.datab(\uart_tx0|clk_counter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_tx0|clk_counter[7]~27 ),
	.combout(\uart_tx0|clk_counter[8]~28_combout ),
	.cout(\uart_tx0|clk_counter[8]~29 ));
// synopsys translate_off
defparam \uart_tx0|clk_counter[8]~28 .lut_mask = 16'hC30C;
defparam \uart_tx0|clk_counter[8]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y21_N21
dffeas \uart_tx0|clk_counter[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_tx0|clk_counter[8]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart_tx0|LessThan1~4_combout ),
	.sload(gnd),
	.ena(\uart_tx0|clk_counter~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_tx0|clk_counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_tx0|clk_counter[8] .is_wysiwyg = "true";
defparam \uart_tx0|clk_counter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N22
cycloneive_lcell_comb \uart_tx0|clk_counter[9]~30 (
// Equation(s):
// \uart_tx0|clk_counter[9]~30_combout  = (\uart_tx0|clk_counter [9] & (!\uart_tx0|clk_counter[8]~29 )) # (!\uart_tx0|clk_counter [9] & ((\uart_tx0|clk_counter[8]~29 ) # (GND)))
// \uart_tx0|clk_counter[9]~31  = CARRY((!\uart_tx0|clk_counter[8]~29 ) # (!\uart_tx0|clk_counter [9]))

	.dataa(\uart_tx0|clk_counter [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_tx0|clk_counter[8]~29 ),
	.combout(\uart_tx0|clk_counter[9]~30_combout ),
	.cout(\uart_tx0|clk_counter[9]~31 ));
// synopsys translate_off
defparam \uart_tx0|clk_counter[9]~30 .lut_mask = 16'h5A5F;
defparam \uart_tx0|clk_counter[9]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y21_N23
dffeas \uart_tx0|clk_counter[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_tx0|clk_counter[9]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart_tx0|LessThan1~4_combout ),
	.sload(gnd),
	.ena(\uart_tx0|clk_counter~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_tx0|clk_counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_tx0|clk_counter[9] .is_wysiwyg = "true";
defparam \uart_tx0|clk_counter[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y21_N25
dffeas \uart_tx0|clk_counter[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_tx0|clk_counter[10]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart_tx0|LessThan1~4_combout ),
	.sload(gnd),
	.ena(\uart_tx0|clk_counter~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_tx0|clk_counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_tx0|clk_counter[10] .is_wysiwyg = "true";
defparam \uart_tx0|clk_counter[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N30
cycloneive_lcell_comb \uart_tx0|LessThan1~3 (
// Equation(s):
// \uart_tx0|LessThan1~3_combout  = (!\uart_tx0|clk_counter [10] & !\uart_tx0|clk_counter [9])

	.dataa(\uart_tx0|clk_counter [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_tx0|clk_counter [9]),
	.cin(gnd),
	.combout(\uart_tx0|LessThan1~3_combout ),
	.cout());
// synopsys translate_off
defparam \uart_tx0|LessThan1~3 .lut_mask = 16'h0055;
defparam \uart_tx0|LessThan1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N4
cycloneive_lcell_comb \uart_tx0|Selector7~0 (
// Equation(s):
// \uart_tx0|Selector7~0_combout  = (\activate~input_o  & (((\uart_tx0|state.START~q  & !\uart_tx0|LessThan1~4_combout )))) # (!\activate~input_o  & (((\uart_tx0|state.START~q  & !\uart_tx0|LessThan1~4_combout )) # (!\uart_tx0|state.IDLE~q )))

	.dataa(\activate~input_o ),
	.datab(\uart_tx0|state.IDLE~q ),
	.datac(\uart_tx0|state.START~q ),
	.datad(\uart_tx0|LessThan1~4_combout ),
	.cin(gnd),
	.combout(\uart_tx0|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_tx0|Selector7~0 .lut_mask = 16'h11F1;
defparam \uart_tx0|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y21_N5
dffeas \uart_tx0|state.START (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_tx0|Selector7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_tx0|state.START~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_tx0|state.START .is_wysiwyg = "true";
defparam \uart_tx0|state.START .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N2
cycloneive_lcell_comb \uart_tx0|Selector4~3 (
// Equation(s):
// \uart_tx0|Selector4~3_combout  = (!\uart_tx0|clk_counter [9] & (!\uart_tx0|clk_counter [11] & (!\uart_tx0|clk_counter [10] & \uart_tx0|LessThan1~2_combout )))

	.dataa(\uart_tx0|clk_counter [9]),
	.datab(\uart_tx0|clk_counter [11]),
	.datac(\uart_tx0|clk_counter [10]),
	.datad(\uart_tx0|LessThan1~2_combout ),
	.cin(gnd),
	.combout(\uart_tx0|Selector4~3_combout ),
	.cout());
// synopsys translate_off
defparam \uart_tx0|Selector4~3 .lut_mask = 16'h0100;
defparam \uart_tx0|Selector4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N18
cycloneive_lcell_comb \uart_tx0|Selector4~2 (
// Equation(s):
// \uart_tx0|Selector4~2_combout  = (\uart_tx0|state.TRANSMIT~q  & ((\uart_tx0|bit_index [0] $ (!\uart_tx0|Selector4~3_combout )))) # (!\uart_tx0|state.TRANSMIT~q  & (\uart_tx0|state.IDLE~q  & (\uart_tx0|bit_index [0])))

	.dataa(\uart_tx0|state.IDLE~q ),
	.datab(\uart_tx0|state.TRANSMIT~q ),
	.datac(\uart_tx0|bit_index [0]),
	.datad(\uart_tx0|Selector4~3_combout ),
	.cin(gnd),
	.combout(\uart_tx0|Selector4~2_combout ),
	.cout());
// synopsys translate_off
defparam \uart_tx0|Selector4~2 .lut_mask = 16'hE02C;
defparam \uart_tx0|Selector4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y21_N19
dffeas \uart_tx0|bit_index[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_tx0|Selector4~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_tx0|bit_index [0]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_tx0|bit_index[0] .is_wysiwyg = "true";
defparam \uart_tx0|bit_index[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N24
cycloneive_lcell_comb \uart_tx0|Selector3~0 (
// Equation(s):
// \uart_tx0|Selector3~0_combout  = (\uart_tx0|state.TRANSMIT~q  & ((\uart_tx0|LessThan1~4_combout ))) # (!\uart_tx0|state.TRANSMIT~q  & (\uart_tx0|state.IDLE~q ))

	.dataa(gnd),
	.datab(\uart_tx0|state.TRANSMIT~q ),
	.datac(\uart_tx0|state.IDLE~q ),
	.datad(\uart_tx0|LessThan1~4_combout ),
	.cin(gnd),
	.combout(\uart_tx0|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_tx0|Selector3~0 .lut_mask = 16'hFC30;
defparam \uart_tx0|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N12
cycloneive_lcell_comb \uart_tx0|Selector3~1 (
// Equation(s):
// \uart_tx0|Selector3~1_combout  = (\uart_tx0|state.TRANSMIT~q  & (\uart_tx0|bit_index [1] $ (((\uart_tx0|bit_index [0] & \uart_tx0|Selector3~0_combout ))))) # (!\uart_tx0|state.TRANSMIT~q  & (((\uart_tx0|bit_index [1] & \uart_tx0|Selector3~0_combout ))))

	.dataa(\uart_tx0|bit_index [0]),
	.datab(\uart_tx0|state.TRANSMIT~q ),
	.datac(\uart_tx0|bit_index [1]),
	.datad(\uart_tx0|Selector3~0_combout ),
	.cin(gnd),
	.combout(\uart_tx0|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_tx0|Selector3~1 .lut_mask = 16'h78C0;
defparam \uart_tx0|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y21_N13
dffeas \uart_tx0|bit_index[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_tx0|Selector3~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_tx0|bit_index [1]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_tx0|bit_index[1] .is_wysiwyg = "true";
defparam \uart_tx0|bit_index[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N14
cycloneive_lcell_comb \uart_tx0|Selector2~1 (
// Equation(s):
// \uart_tx0|Selector2~1_combout  = (\uart_tx0|state.TRANSMIT~q  & ((\uart_tx0|bit_index [1]))) # (!\uart_tx0|state.TRANSMIT~q  & (\uart_tx0|state.IDLE~q ))

	.dataa(gnd),
	.datab(\uart_tx0|state.TRANSMIT~q ),
	.datac(\uart_tx0|state.IDLE~q ),
	.datad(\uart_tx0|bit_index [1]),
	.cin(gnd),
	.combout(\uart_tx0|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_tx0|Selector2~1 .lut_mask = 16'hFC30;
defparam \uart_tx0|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N10
cycloneive_lcell_comb \uart_tx0|Selector2~0 (
// Equation(s):
// \uart_tx0|Selector2~0_combout  = (\uart_tx0|bit_index [0] & ((\uart_tx0|clk_counter [11]) # ((!\uart_tx0|LessThan1~2_combout ) # (!\uart_tx0|LessThan1~3_combout ))))

	.dataa(\uart_tx0|bit_index [0]),
	.datab(\uart_tx0|clk_counter [11]),
	.datac(\uart_tx0|LessThan1~3_combout ),
	.datad(\uart_tx0|LessThan1~2_combout ),
	.cin(gnd),
	.combout(\uart_tx0|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_tx0|Selector2~0 .lut_mask = 16'h8AAA;
defparam \uart_tx0|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N22
cycloneive_lcell_comb \uart_tx0|Selector2~2 (
// Equation(s):
// \uart_tx0|Selector2~2_combout  = (\uart_tx0|Selector2~1_combout  & (\uart_tx0|bit_index [2] $ (((\uart_tx0|state.TRANSMIT~q  & \uart_tx0|Selector2~0_combout ))))) # (!\uart_tx0|Selector2~1_combout  & (\uart_tx0|state.TRANSMIT~q  & (\uart_tx0|bit_index 
// [2])))

	.dataa(\uart_tx0|Selector2~1_combout ),
	.datab(\uart_tx0|state.TRANSMIT~q ),
	.datac(\uart_tx0|bit_index [2]),
	.datad(\uart_tx0|Selector2~0_combout ),
	.cin(gnd),
	.combout(\uart_tx0|Selector2~2_combout ),
	.cout());
// synopsys translate_off
defparam \uart_tx0|Selector2~2 .lut_mask = 16'h68E0;
defparam \uart_tx0|Selector2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y21_N23
dffeas \uart_tx0|bit_index[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_tx0|Selector2~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_tx0|bit_index [2]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_tx0|bit_index[2] .is_wysiwyg = "true";
defparam \uart_tx0|bit_index[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N6
cycloneive_lcell_comb \uart_tx0|state.STOP~0 (
// Equation(s):
// \uart_tx0|state.STOP~0_combout  = (\uart_tx0|bit_index [1] & (\uart_tx0|bit_index [0] & (\uart_tx0|bit_index [2] & \uart_tx0|LessThan1~4_combout )))

	.dataa(\uart_tx0|bit_index [1]),
	.datab(\uart_tx0|bit_index [0]),
	.datac(\uart_tx0|bit_index [2]),
	.datad(\uart_tx0|LessThan1~4_combout ),
	.cin(gnd),
	.combout(\uart_tx0|state.STOP~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_tx0|state.STOP~0 .lut_mask = 16'h8000;
defparam \uart_tx0|state.STOP~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N28
cycloneive_lcell_comb \uart_tx0|Selector8~0 (
// Equation(s):
// \uart_tx0|Selector8~0_combout  = (\uart_tx0|LessThan1~4_combout  & ((\uart_tx0|state.START~q ) # ((\uart_tx0|state.TRANSMIT~q  & !\uart_tx0|state.STOP~0_combout )))) # (!\uart_tx0|LessThan1~4_combout  & (((\uart_tx0|state.TRANSMIT~q  & 
// !\uart_tx0|state.STOP~0_combout ))))

	.dataa(\uart_tx0|LessThan1~4_combout ),
	.datab(\uart_tx0|state.START~q ),
	.datac(\uart_tx0|state.TRANSMIT~q ),
	.datad(\uart_tx0|state.STOP~0_combout ),
	.cin(gnd),
	.combout(\uart_tx0|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_tx0|Selector8~0 .lut_mask = 16'h88F8;
defparam \uart_tx0|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y21_N29
dffeas \uart_tx0|state.TRANSMIT (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_tx0|Selector8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_tx0|state.TRANSMIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_tx0|state.TRANSMIT .is_wysiwyg = "true";
defparam \uart_tx0|state.TRANSMIT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N0
cycloneive_lcell_comb \uart_tx0|state.STOP~1 (
// Equation(s):
// \uart_tx0|state.STOP~1_combout  = (\uart_tx0|LessThan1~4_combout  & (\uart_tx0|state.TRANSMIT~q  & ((\uart_tx0|state.STOP~0_combout )))) # (!\uart_tx0|LessThan1~4_combout  & ((\uart_tx0|state.STOP~q ) # ((\uart_tx0|state.TRANSMIT~q  & 
// \uart_tx0|state.STOP~0_combout ))))

	.dataa(\uart_tx0|LessThan1~4_combout ),
	.datab(\uart_tx0|state.TRANSMIT~q ),
	.datac(\uart_tx0|state.STOP~q ),
	.datad(\uart_tx0|state.STOP~0_combout ),
	.cin(gnd),
	.combout(\uart_tx0|state.STOP~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_tx0|state.STOP~1 .lut_mask = 16'hDC50;
defparam \uart_tx0|state.STOP~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y21_N1
dffeas \uart_tx0|state.STOP (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_tx0|state.STOP~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_tx0|state.STOP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_tx0|state.STOP .is_wysiwyg = "true";
defparam \uart_tx0|state.STOP .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N8
cycloneive_lcell_comb \uart_tx0|Selector5~0 (
// Equation(s):
// \uart_tx0|Selector5~0_combout  = (\uart_tx0|state.STOP~q  & (((\uart_tx0|clk_counter [11]) # (!\uart_tx0|LessThan1~2_combout )) # (!\uart_tx0|LessThan1~3_combout )))

	.dataa(\uart_tx0|LessThan1~3_combout ),
	.datab(\uart_tx0|clk_counter [11]),
	.datac(\uart_tx0|state.STOP~q ),
	.datad(\uart_tx0|LessThan1~2_combout ),
	.cin(gnd),
	.combout(\uart_tx0|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_tx0|Selector5~0 .lut_mask = 16'hD0F0;
defparam \uart_tx0|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y21_N31
dffeas \uart_tx0|state.CLEANUP (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_tx0|Selector5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_tx0|state.CLEANUP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_tx0|state.CLEANUP .is_wysiwyg = "true";
defparam \uart_tx0|state.CLEANUP .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N26
cycloneive_lcell_comb \uart_tx0|Selector6~0 (
// Equation(s):
// \uart_tx0|Selector6~0_combout  = (!\uart_tx0|state.CLEANUP~q  & ((\uart_tx0|state.IDLE~q ) # (!\activate~input_o )))

	.dataa(\activate~input_o ),
	.datab(gnd),
	.datac(\uart_tx0|state.IDLE~q ),
	.datad(\uart_tx0|state.CLEANUP~q ),
	.cin(gnd),
	.combout(\uart_tx0|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_tx0|Selector6~0 .lut_mask = 16'h00F5;
defparam \uart_tx0|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y21_N15
dffeas \uart_tx0|state.IDLE (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_tx0|Selector6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_tx0|state.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_tx0|state.IDLE .is_wysiwyg = "true";
defparam \uart_tx0|state.IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N20
cycloneive_lcell_comb \uart_tx0|active~0 (
// Equation(s):
// \uart_tx0|active~0_combout  = (\uart_tx0|state.IDLE~q  & (((\uart_tx0|active~q  & !\uart_tx0|Selector5~0_combout )))) # (!\uart_tx0|state.IDLE~q  & (((\uart_tx0|active~q )) # (!\activate~input_o )))

	.dataa(\activate~input_o ),
	.datab(\uart_tx0|state.IDLE~q ),
	.datac(\uart_tx0|active~q ),
	.datad(\uart_tx0|Selector5~0_combout ),
	.cin(gnd),
	.combout(\uart_tx0|active~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_tx0|active~0 .lut_mask = 16'h31F1;
defparam \uart_tx0|active~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y21_N21
dffeas \uart_tx0|active (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_tx0|active~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_tx0|active~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_tx0|active .is_wysiwyg = "true";
defparam \uart_tx0|active .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N12
cycloneive_lcell_comb \uart_tx0|tx_data[0]~0 (
// Equation(s):
// \uart_tx0|tx_data[0]~0_combout  = (\uart_tx0|tx_data [0]) # ((!\activate~input_o  & !\uart_tx0|state.IDLE~q ))

	.dataa(\activate~input_o ),
	.datab(\uart_tx0|state.IDLE~q ),
	.datac(\uart_tx0|tx_data [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\uart_tx0|tx_data[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_tx0|tx_data[0]~0 .lut_mask = 16'hF1F1;
defparam \uart_tx0|tx_data[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y21_N13
dffeas \uart_tx0|tx_data[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_tx0|tx_data[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_tx0|tx_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_tx0|tx_data[0] .is_wysiwyg = "true";
defparam \uart_tx0|tx_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N18
cycloneive_lcell_comb \uart_tx0|Selector0~1 (
// Equation(s):
// \uart_tx0|Selector0~1_combout  = (\uart_tx0|tx_data [0] & ((\uart_tx0|bit_index [1] & ((\uart_tx0|bit_index [2]))) # (!\uart_tx0|bit_index [1] & (!\uart_tx0|bit_index [0]))))

	.dataa(\uart_tx0|tx_data [0]),
	.datab(\uart_tx0|bit_index [0]),
	.datac(\uart_tx0|bit_index [1]),
	.datad(\uart_tx0|bit_index [2]),
	.cin(gnd),
	.combout(\uart_tx0|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_tx0|Selector0~1 .lut_mask = 16'hA202;
defparam \uart_tx0|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N30
cycloneive_lcell_comb \uart_tx0|Selector0~0 (
// Equation(s):
// \uart_tx0|Selector0~0_combout  = ((\uart_tx0|state.CLEANUP~q  & \uart_tx0|tx~q )) # (!\uart_tx0|state.IDLE~q )

	.dataa(gnd),
	.datab(\uart_tx0|state.CLEANUP~q ),
	.datac(\uart_tx0|state.IDLE~q ),
	.datad(\uart_tx0|tx~q ),
	.cin(gnd),
	.combout(\uart_tx0|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_tx0|Selector0~0 .lut_mask = 16'hCF0F;
defparam \uart_tx0|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N28
cycloneive_lcell_comb \uart_tx0|Selector0~2 (
// Equation(s):
// \uart_tx0|Selector0~2_combout  = (\uart_tx0|Selector0~0_combout ) # ((\uart_tx0|Selector0~1_combout  & \uart_tx0|state.TRANSMIT~q ))

	.dataa(gnd),
	.datab(\uart_tx0|Selector0~1_combout ),
	.datac(\uart_tx0|Selector0~0_combout ),
	.datad(\uart_tx0|state.TRANSMIT~q ),
	.cin(gnd),
	.combout(\uart_tx0|Selector0~2_combout ),
	.cout());
// synopsys translate_off
defparam \uart_tx0|Selector0~2 .lut_mask = 16'hFCF0;
defparam \uart_tx0|Selector0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y21_N29
dffeas \uart_tx0|tx (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_tx0|Selector0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_tx0|tx~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_tx0|tx .is_wysiwyg = "true";
defparam \uart_tx0|tx .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N16
cycloneive_lcell_comb \uart_tx0|Selector1~0 (
// Equation(s):
// \uart_tx0|Selector1~0_combout  = (\uart_tx0|done~q  & ((\uart_tx0|state.START~q ) # ((\uart_tx0|state.TRANSMIT~q ) # (\uart_tx0|state.STOP~q ))))

	.dataa(\uart_tx0|state.START~q ),
	.datab(\uart_tx0|state.TRANSMIT~q ),
	.datac(\uart_tx0|state.STOP~q ),
	.datad(\uart_tx0|done~q ),
	.cin(gnd),
	.combout(\uart_tx0|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_tx0|Selector1~0 .lut_mask = 16'hFE00;
defparam \uart_tx0|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N26
cycloneive_lcell_comb \uart_tx0|Selector1~1 (
// Equation(s):
// \uart_tx0|Selector1~1_combout  = (\uart_tx0|Selector1~0_combout ) # ((\uart_tx0|state.CLEANUP~q ) # (\uart_tx0|Selector5~0_combout ))

	.dataa(\uart_tx0|Selector1~0_combout ),
	.datab(\uart_tx0|state.CLEANUP~q ),
	.datac(\uart_tx0|Selector5~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\uart_tx0|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_tx0|Selector1~1 .lut_mask = 16'hFEFE;
defparam \uart_tx0|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y21_N27
dffeas \uart_tx0|done (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_tx0|Selector1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_tx0|done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_tx0|done .is_wysiwyg = "true";
defparam \uart_tx0|done .power_up = "low";
// synopsys translate_on

assign active = \active~output_o ;

assign tx = \tx~output_o ;

assign done = \done~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_C1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
