
---------- Begin Simulation Statistics ----------
final_tick                               2272597118562                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 135851                       # Simulator instruction rate (inst/s)
host_mem_usage                               16950708                       # Number of bytes of host memory used
host_op_rate                                   260423                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    73.61                       # Real time elapsed on the host
host_tick_rate                               27323691                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000018                       # Number of instructions simulated
sim_ops                                      19169823                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.002011                       # Number of seconds simulated
sim_ticks                                  2011307062                       # Number of ticks simulated
system.cpu.Branches                                 3                       # Number of branches fetched
system.cpu.committedInsts                          16                       # Number of instructions committed
system.cpu.committedOps                            29                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           3                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             1                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           5                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             1                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          23                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             1                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               36                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         36                       # Number of busy cycles
system.cpu.num_cc_register_reads                    8                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                   8                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           1                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    29                       # Number of integer alu accesses
system.cpu.num_int_insts                           29                       # number of integer instructions
system.cpu.num_int_register_reads                  59                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 21                       # number of times the integer registers were written
system.cpu.num_load_insts                           3                       # Number of load instructions
system.cpu.num_mem_refs                             8                       # number of memory refs
system.cpu.num_store_insts                          5                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        21     72.41%     72.41% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     72.41% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     72.41% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     72.41% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     72.41% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     72.41% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     72.41% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     72.41% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     72.41% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     72.41% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     72.41% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     72.41% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     72.41% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     72.41% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     72.41% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     72.41% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     72.41% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     72.41% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     72.41% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     72.41% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     72.41% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     72.41% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     72.41% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     72.41% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     72.41% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     72.41% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     72.41% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     72.41% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     72.41% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     72.41% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     72.41% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     72.41% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     72.41% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     72.41% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     72.41% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     72.41% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     72.41% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     72.41% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     72.41% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     72.41% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     72.41% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     72.41% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     72.41% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     72.41% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     72.41% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     72.41% # Class of executed instruction
system.cpu.op_class::MemRead                        3     10.34%     82.76% # Class of executed instruction
system.cpu.op_class::MemWrite                       5     17.24%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         29                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1180                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      1873389                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect          480                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       166831                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      1727161                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits       900992                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      1873389                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       972397                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         2518532                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS          353031                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted       139159                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads           7980049                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          4155265                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       166832                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            1769467                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1267822                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts      4876029                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000002                       # Number of instructions committed
system.switch_cpus.commit.committedOps       19169794                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples      6435250                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     2.978873                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     3.101441                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      2325674     36.14%     36.14% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       675914     10.50%     46.64% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       406105      6.31%     52.95% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       735003     11.42%     64.38% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       345778      5.37%     69.75% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       284828      4.43%     74.17% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       232049      3.61%     77.78% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       162077      2.52%     80.30% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1267822     19.70%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total      6435250                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts            4550385                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls       279891                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          16177998                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               3629399                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.mispred_commit_branch       141546                       # mein_hi_hun
system.switch_cpus.commit.op_class_0::No_OpClass        65610      0.34%      0.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     11421789     59.58%     59.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult         6408      0.03%     59.96% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     59.96% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd       714795      3.73%     63.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     63.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     63.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     63.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     63.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     63.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     63.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     63.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     63.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     63.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       251542      1.31%     65.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     65.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     65.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc         5990      0.03%     65.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     65.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     65.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     65.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     65.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     65.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     65.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd       609309      3.18%     68.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     68.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp         2143      0.01%     68.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt       287712      1.50%     69.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        23221      0.12%     69.84% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     69.84% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult       602208      3.14%     72.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt         1599      0.01%     72.99% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     72.99% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     72.99% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     72.99% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     72.99% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     72.99% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     72.99% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     72.99% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     72.99% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     72.99% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     72.99% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     72.99% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     72.99% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     72.99% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     72.99% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      2258944     11.78%     84.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      1300048      6.78%     91.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead      1370455      7.15%     98.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite       248021      1.29%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     19169794                       # Class of committed instruction
system.switch_cpus.commit.refs                5177468                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000002                       # Number of Instructions Simulated
system.switch_cpus.committedOps              19169794                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.723488                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.723488                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles        931861                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       26453618                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          2138505                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           3667603                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         167452                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        261485                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             4146412                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                 22689                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             1796617                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  4505                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             2518532                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           2032297                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles               4582357                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         54690                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles          146                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts               14341768                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           16                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus.fetch.PendingTrapStallCycles           10                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          334904                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.348110                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      2416922                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      1254023                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                1.982309                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples      7166909                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      3.832437                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.607334                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          2922260     40.77%     40.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           202139      2.82%     43.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           209289      2.92%     46.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           166124      2.32%     48.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           352021      4.91%     53.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           231751      3.23%     56.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           260088      3.63%     60.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           365627      5.10%     65.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          2457610     34.29%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total      7166909                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads           6291815                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          4502584                       # number of floating regfile writes
system.switch_cpus.idleCycles                   67972                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.Average_branch_resolution_cycles            0                       # sirf mispred wala
system.switch_cpus.iew.branchMispredicts       203361                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          1934965                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             3.073883                       # Inst execution rate
system.switch_cpus.iew.exec_refs              5949423                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            1796601                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.global_million_exceeded_g            0                       # multiple with  million wala
system.switch_cpus.iew.global_million_timer_g 754795.020000                       # less than million wala
system.switch_cpus.iew.iewBlockCycles          597506                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       4432414                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        21869                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      2009412                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     24045733                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       4152822                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       461362                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      22239180                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents           6825                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents          7396                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         167452                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles         15189                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked         1976                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       650306                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses         1568                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          823                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.night5         2471                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.rescheduledLoads          689                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       803011                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       461341                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          823                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       169087                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        34274                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.td                           0                       # Number of td executed instructions
system.switch_cpus.iew.wb_consumers          24675907                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              21999423                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.610008                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          15052497                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               3.040744                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               22083271                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         29453176                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        13525058                       # number of integer regfile writes
system.switch_cpus.ipc                       1.382193                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.382193                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       114884      0.51%      0.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      13656298     60.16%     60.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult         6636      0.03%     60.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     60.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd       907108      4.00%     64.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     64.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     64.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     64.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     64.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     64.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     64.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     64.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     64.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     64.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu       303314      1.34%     66.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     66.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     66.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc         6850      0.03%     66.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     66.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     66.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     66.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     66.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     66.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     66.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd       630921      2.78%     68.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     68.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp         2157      0.01%     68.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt       302071      1.33%     70.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        24610      0.11%     70.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     70.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult       638830      2.81%     73.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt         2281      0.01%     73.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     73.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     73.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     73.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     73.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     73.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     73.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     73.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     73.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     73.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     73.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     73.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     73.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     73.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     73.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      2634530     11.61%     84.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1581779      6.97%     91.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      1622419      7.15%     98.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite       265855      1.17%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       22700543                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses         5241634                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     10426090                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses      4979866                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes      6325456                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              249119                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.010974                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          116736     46.86%     46.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     46.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     46.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd           859      0.34%     47.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     47.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     47.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     47.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     47.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     47.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     47.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     47.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     47.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     47.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu           3634      1.46%     48.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     48.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     48.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc            10      0.00%     48.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     48.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     48.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     48.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     48.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     48.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     48.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd          477      0.19%     48.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     48.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     48.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt          862      0.35%     49.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     49.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     49.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult          685      0.27%     49.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     49.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     49.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     49.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     49.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     49.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     49.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     49.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     49.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     49.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     49.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     49.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     49.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     49.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     49.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     49.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     49.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          42360     17.00%     66.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         23710      9.52%     76.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead        41810     16.78%     92.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite        17976      7.22%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       17593144                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     42426196                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     17019557                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     22596982                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           24045733                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          22700543                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined      4875917                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        35173                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined      6246221                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples      7166909                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     3.167411                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.575421                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      1811753     25.28%     25.28% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       557791      7.78%     33.06% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       753055     10.51%     43.57% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       844995     11.79%     55.36% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       821389     11.46%     66.82% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       783765     10.94%     77.76% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       670564      9.36%     87.11% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       514884      7.18%     94.30% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       408713      5.70%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      7166909                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   3.137653                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             2032302                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    57                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       180880                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       177800                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      4432414                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      2009412                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        10197885                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                  7234881                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles          657391                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      19330426                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         187334                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          2302444                       # Number of cycles rename is idle
system.switch_cpus.rename.ROBFullEvents           384                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      63842822                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       25672244                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     25787454                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           3746979                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents          57146                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         167452                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles        292640                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          6456991                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups      7164200                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     34784715                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts            759380                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             29213251                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            48834208                       # The number of ROB writes
system.switch_cpus.timesIdled                    2936                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests         1345                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       108023                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       217263                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2272597118562                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1088                       # Transaction distribution
system.membus.trans_dist::ReadExReq                92                       # Transaction distribution
system.membus.trans_dist::ReadExResp               92                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1088                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         2360                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total         2360                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   2360                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        75520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total        75520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   75520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              1180                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1180    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                1180                       # Request fanout histogram
system.membus.reqLayer2.occupancy             1640704                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy            6143036                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   2011307062                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2272597118562                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 2272597118562                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2272597118562                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             95184                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        20964                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        15632                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           71420                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             124                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            124                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            13939                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           13939                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         16245                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        78939                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        47998                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       278388                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                326386                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      2032192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      7285888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                9318080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                             124                       # Total snoops (count)
system.tol2bus.snoopTraffic                      7936                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           109247                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.012376                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.110556                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 107895     98.76%     98.76% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1352      1.24%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             109247                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           80744544                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          77515213                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          13630310                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2272597118562                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst        15578                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        92241                       # number of demand (read+write) hits
system.l2.demand_hits::total                   107819                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst        15578                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        92241                       # number of overall hits
system.l2.overall_hits::total                  107819                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  4                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  3                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst          539                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data          634                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1180                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 4                       # number of overall misses
system.l2.overall_misses::.cpu.data                 3                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst          539                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data          634                       # number of overall misses
system.l2.overall_misses::total                  1180                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     38007326                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data     46841332                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         84848658                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     38007326                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data     46841332                       # number of overall miss cycles
system.l2.overall_miss_latency::total        84848658                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                4                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst        16117                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data        92875                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               108999                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               4                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst        16117                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data        92875                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              108999                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.033443                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.006826                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.010826                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.033443                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.006826                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.010826                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 70514.519481                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 73882.227129                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 71905.642373                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 70514.519481                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 73882.227129                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 71905.642373                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.switch_cpus.inst          539                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data          634                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1173                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          539                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data          634                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1173                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     34935250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data     43225418                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     78160668                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     34935250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data     43225418                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     78160668                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.033443                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.006826                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.010762                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.033443                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.006826                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.010762                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 64814.935065                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 68178.892744                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 66633.135550                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 64814.935065                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 68178.892744                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 66633.135550                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.csize                                     0                       # Cache sizes in total
system.l2.WritebackDirty_hits::.writebacks        20964                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            20964                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        20964                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        20964                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        15510                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            15510                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        15510                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        15510                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.switch_cpus.data          124                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  124                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.switch_cpus.data          124                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              124                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.switch_cpus.data        13847                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 13847                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data               2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus.data           90                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  92                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data      6603056                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       6603056                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data             2                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus.data        13937                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             13939                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.006458                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.006600                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 73367.288889                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 71772.347826                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data           90                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             90                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data      6089406                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      6089406                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.006458                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.006457                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 67660.066667                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67660.066667                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst        15578                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              15578                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            4                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst          539                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              543                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     38007326                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     38007326                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            4                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst        16117                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          16121                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.033443                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.033683                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 70514.519481                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 69995.075506                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          539                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          539                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     34935250                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     34935250                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.033443                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.033435                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 64814.935065                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 64814.935065                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        78394                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             78394                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            1                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data          544                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             545                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data     40238276                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     40238276                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data        78938                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         78939                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.006891                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.006904                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 73967.419118                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 73831.699083                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data          544                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          544                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data     37136012                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     37136012                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.006891                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.006891                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 68264.727941                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 68264.727941                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2272597118562                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1148.515024                       # Cycle average of tags in use
system.l2.tags.total_refs                      216039                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      1180                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    183.083898                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              2270585811914                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst         3.999990                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         2.999995                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst   524.109860                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data   617.405179                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.000977                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000732                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.127957                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.150734                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.280399                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1180                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1168                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.288086                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1729492                       # Number of tag accesses
system.l2.tags.data_accesses                  1729492                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2272597118562                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst        34496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data        40576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              75520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        34496                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         34752                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst               4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          539                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data          634                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1180                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            127280                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data             95460                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst     17151036                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data     20173946                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              37547723                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       127280                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst     17151036                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         17278317                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           127280                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data            95460                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst     17151036                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data     20173946                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             37547723                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       539.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples       634.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000016842                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000591622                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                2777                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        1173                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1173                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                51                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                31                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                70                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                80                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                68                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                78                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               113                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               189                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                82                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                76                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               72                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              101                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               28                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               36                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               50                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               48                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.18                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     14778590                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    4401096                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                34534256                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12598.97                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    3752.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29440.97                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      802                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 68.37                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  1173                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     629                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     330                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     164                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      42                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          371                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    202.350404                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   129.678980                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   241.360818                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          183     49.33%     49.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          106     28.57%     77.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           26      7.01%     84.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           16      4.31%     89.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            7      1.89%     91.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           10      2.70%     93.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            4      1.08%     94.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            3      0.81%     95.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           16      4.31%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          371                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                  75072                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   75072                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        37.32                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     37.32                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      17057.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.22                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.22                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    1860928942                       # Total gap between requests
system.mem_ctrls.avgGap                    1586469.69                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        34496                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data        40576                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 17151036.085806772113                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 20173945.971060283482                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          539                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data          634                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     15076384                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data     19457872                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     27971.03                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     30690.65                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    68.37                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         1748912.256000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         863245.152000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        3262934.304000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     166309020.864000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     117607370.495999                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     794055510.527998                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1083846993.600002                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        538.876939                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1784852454                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     67080000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    159364464                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         2159801.280000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         1066055.760000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        4500599.040000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     166309020.864000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     126878712.575999                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     786299968.943998                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1087214158.464001                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        540.551057                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1767217672                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     67080000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    176999246                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       278                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 2270585811500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10144                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF     2011296918                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2272597118562                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           19                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      2014651                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2014670                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           19                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      2014651                       # number of overall hits
system.cpu.icache.overall_hits::total         2014670                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            4                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst        17646                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          17650                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            4                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst        17646                       # number of overall misses
system.cpu.icache.overall_misses::total         17650                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    163145133                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    163145133                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    163145133                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    163145133                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           23                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      2032297                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2032320                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           23                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      2032297                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2032320                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.173913                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.008683                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.008685                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.173913                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.008683                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.008685                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst  9245.445597                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  9243.350312                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst  9245.445597                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  9243.350312                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          565                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                25                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    22.600000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        15632                       # number of writebacks
system.cpu.icache.writebacks::total             15632                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst         1405                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1405                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst         1405                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1405                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst        16241                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        16241                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst        16241                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        16241                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    143866945                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    143866945                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    143866945                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    143866945                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.007991                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.007991                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.007991                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.007991                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst  8858.256573                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total  8858.256573                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst  8858.256573                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total  8858.256573                       # average overall mshr miss latency
system.cpu.icache.replacements                  15632                       # number of replacements
system.cpu.icache.csize                             0                       # Cache sizes in total
system.cpu.icache.ReadReq_hits::.cpu.inst           19                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      2014651                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2014670                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            4                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst        17646                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         17650                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    163145133                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    163145133                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           23                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      2032297                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2032320                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.173913                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.008683                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.008685                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst  9245.445597                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  9243.350312                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst         1405                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1405                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst        16241                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        16241                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    143866945                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    143866945                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.007991                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.007991                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst  8858.256573                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total  8858.256573                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2272597118562                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.425121                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2030915                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             16245                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            125.017852                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2270585811914                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.002699                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.422422                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000005                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000825                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000830                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          489                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           54                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           53                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           52                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          330                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.955078                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          16274805                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         16274805                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2272597118562                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           4448                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2272597118562                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.csize                   0                       # Cache sizes in total
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2272597118562                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 2272597118562                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2272597118562                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.csize                   0                       # Cache sizes in total
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2272597118562                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2272597118562                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            5                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      4860015                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4860020                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            5                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      4860015                       # number of overall hits
system.cpu.dcache.overall_hits::total         4860020                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       180694                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         180697                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       180694                       # number of overall misses
system.cpu.dcache.overall_misses::total        180697                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data   1282150650                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1282150650                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data   1282150650                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1282150650                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            8                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      5040709                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      5040717                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            8                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      5040709                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      5040717                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.375000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.035847                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.035847                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.375000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.035847                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.035847                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data  7095.701296                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  7095.583491                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data  7095.701296                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  7095.583491                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        22702                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              2404                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     9.443428                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        20964                       # number of writebacks
system.cpu.dcache.writebacks::total             20964                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data        87695                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        87695                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data        87695                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        87695                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data        92999                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        92999                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data        92999                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        92999                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data    670547314                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    670547314                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data    670547314                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    670547314                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.018450                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.018450                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.018450                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.018450                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data  7210.263702                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total  7210.263702                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data  7210.263702                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total  7210.263702                       # average overall mshr miss latency
system.cpu.dcache.replacements                  92384                       # number of replacements
system.cpu.dcache.csize                      26555289                       # Cache sizes in total
system.cpu.dcache.ReadReq_hits::.cpu.data            2                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      3326108                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3326110                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            1                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       166536                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        166537                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data   1173281486                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1173281486                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            3                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      3492644                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      3492647                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.333333                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.047682                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.047682                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data  7045.212362                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  7045.170058                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data        87587                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        87587                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        78949                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        78949                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data    570171884                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    570171884                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.022604                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.022604                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data  7222.027942                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total  7222.027942                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            3                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      1533907                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1533910                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            2                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        14158                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        14160                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    108869164                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    108869164                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            5                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      1548065                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1548070                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.400000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.009146                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.009147                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data  7689.586382                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  7688.500282                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data          108                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          108                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        14050                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        14050                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    100375430                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    100375430                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.009076                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.009076                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data  7144.158719                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total  7144.158719                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2272597118562                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.431604                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4953048                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             92878                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             53.328539                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2270585813304                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000906                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.430698                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000002                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000841                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000843                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          494                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          187                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           35                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          250                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.964844                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          40418614                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         40418614                       # Number of data accesses

---------- End Simulation Statistics   ----------
