Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Aug  5 11:13:56 2025
| Host         : DESKTOP-TTFS3R7 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file GNSS_Reader_wrapper_timing_summary_routed.rpt -pb GNSS_Reader_wrapper_timing_summary_routed.pb -rpx GNSS_Reader_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : GNSS_Reader_wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  6           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     78.480        0.000                      0                  131        0.162        0.000                      0                  131       41.160        0.000                       0                    73  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 41.660}     83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        78.480        0.000                      0                  131        0.162        0.000                      0                  131       41.160        0.000                       0                    73  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       78.480ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.162ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             78.480ns  (required time - arrival time)
  Source:                 GNSS_Reader_i/UART_RXmod_0/U0/r_Clk_Count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            GNSS_Reader_i/UART_RXmod_0/U0/r_Clk_Count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.255ns  (logic 0.828ns (19.461%)  route 3.427ns (80.539%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns = ( 88.212 - 83.330 ) 
    Source Clock Delay      (SCD):    5.177ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.633     5.177    GNSS_Reader_i/UART_RXmod_0/U0/sysclk
    SLICE_X5Y39          FDRE                                         r  GNSS_Reader_i/UART_RXmod_0/U0/r_Clk_Count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.456     5.633 r  GNSS_Reader_i/UART_RXmod_0/U0/r_Clk_Count_reg[0]/Q
                         net (fo=12, routed)          1.006     6.639    GNSS_Reader_i/UART_RXmod_0/U0/r_Clk_Count_reg_n_0_[0]
    SLICE_X3Y38          LUT6 (Prop_lut6_I3_O)        0.124     6.763 r  GNSS_Reader_i/UART_RXmod_0/U0/r_Clk_Count[8]_i_6/O
                         net (fo=2, routed)           0.817     7.581    GNSS_Reader_i/UART_RXmod_0/U0/r_Clk_Count[8]_i_6_n_0
    SLICE_X4Y38          LUT6 (Prop_lut6_I2_O)        0.124     7.705 r  GNSS_Reader_i/UART_RXmod_0/U0/r_Clk_Count[8]_i_2/O
                         net (fo=12, routed)          1.056     8.761    GNSS_Reader_i/UART_RXmod_0/U0/r_Clk_Count[8]_i_2_n_0
    SLICE_X5Y39          LUT6 (Prop_lut6_I0_O)        0.124     8.885 r  GNSS_Reader_i/UART_RXmod_0/U0/r_Clk_Count[8]_i_1/O
                         net (fo=8, routed)           0.547     9.432    GNSS_Reader_i/UART_RXmod_0/U0/r_Clk_Count[8]_i_1_n_0
    SLICE_X2Y39          FDRE                                         r  GNSS_Reader_i/UART_RXmod_0/U0/r_Clk_Count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.517    88.212    GNSS_Reader_i/UART_RXmod_0/U0/sysclk
    SLICE_X2Y39          FDRE                                         r  GNSS_Reader_i/UART_RXmod_0/U0/r_Clk_Count_reg[6]/C
                         clock pessimism              0.259    88.471    
                         clock uncertainty           -0.035    88.436    
    SLICE_X2Y39          FDRE (Setup_fdre_C_R)       -0.524    87.912    GNSS_Reader_i/UART_RXmod_0/U0/r_Clk_Count_reg[6]
  -------------------------------------------------------------------
                         required time                         87.912    
                         arrival time                          -9.432    
  -------------------------------------------------------------------
                         slack                                 78.480    

Slack (MET) :             78.480ns  (required time - arrival time)
  Source:                 GNSS_Reader_i/UART_RXmod_0/U0/r_Clk_Count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            GNSS_Reader_i/UART_RXmod_0/U0/r_Clk_Count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.255ns  (logic 0.828ns (19.461%)  route 3.427ns (80.539%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns = ( 88.212 - 83.330 ) 
    Source Clock Delay      (SCD):    5.177ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.633     5.177    GNSS_Reader_i/UART_RXmod_0/U0/sysclk
    SLICE_X5Y39          FDRE                                         r  GNSS_Reader_i/UART_RXmod_0/U0/r_Clk_Count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.456     5.633 r  GNSS_Reader_i/UART_RXmod_0/U0/r_Clk_Count_reg[0]/Q
                         net (fo=12, routed)          1.006     6.639    GNSS_Reader_i/UART_RXmod_0/U0/r_Clk_Count_reg_n_0_[0]
    SLICE_X3Y38          LUT6 (Prop_lut6_I3_O)        0.124     6.763 r  GNSS_Reader_i/UART_RXmod_0/U0/r_Clk_Count[8]_i_6/O
                         net (fo=2, routed)           0.817     7.581    GNSS_Reader_i/UART_RXmod_0/U0/r_Clk_Count[8]_i_6_n_0
    SLICE_X4Y38          LUT6 (Prop_lut6_I2_O)        0.124     7.705 r  GNSS_Reader_i/UART_RXmod_0/U0/r_Clk_Count[8]_i_2/O
                         net (fo=12, routed)          1.056     8.761    GNSS_Reader_i/UART_RXmod_0/U0/r_Clk_Count[8]_i_2_n_0
    SLICE_X5Y39          LUT6 (Prop_lut6_I0_O)        0.124     8.885 r  GNSS_Reader_i/UART_RXmod_0/U0/r_Clk_Count[8]_i_1/O
                         net (fo=8, routed)           0.547     9.432    GNSS_Reader_i/UART_RXmod_0/U0/r_Clk_Count[8]_i_1_n_0
    SLICE_X2Y39          FDRE                                         r  GNSS_Reader_i/UART_RXmod_0/U0/r_Clk_Count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.517    88.212    GNSS_Reader_i/UART_RXmod_0/U0/sysclk
    SLICE_X2Y39          FDRE                                         r  GNSS_Reader_i/UART_RXmod_0/U0/r_Clk_Count_reg[7]/C
                         clock pessimism              0.259    88.471    
                         clock uncertainty           -0.035    88.436    
    SLICE_X2Y39          FDRE (Setup_fdre_C_R)       -0.524    87.912    GNSS_Reader_i/UART_RXmod_0/U0/r_Clk_Count_reg[7]
  -------------------------------------------------------------------
                         required time                         87.912    
                         arrival time                          -9.432    
  -------------------------------------------------------------------
                         slack                                 78.480    

Slack (MET) :             78.480ns  (required time - arrival time)
  Source:                 GNSS_Reader_i/UART_RXmod_0/U0/r_Clk_Count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            GNSS_Reader_i/UART_RXmod_0/U0/r_Clk_Count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.255ns  (logic 0.828ns (19.461%)  route 3.427ns (80.539%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns = ( 88.212 - 83.330 ) 
    Source Clock Delay      (SCD):    5.177ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.633     5.177    GNSS_Reader_i/UART_RXmod_0/U0/sysclk
    SLICE_X5Y39          FDRE                                         r  GNSS_Reader_i/UART_RXmod_0/U0/r_Clk_Count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.456     5.633 r  GNSS_Reader_i/UART_RXmod_0/U0/r_Clk_Count_reg[0]/Q
                         net (fo=12, routed)          1.006     6.639    GNSS_Reader_i/UART_RXmod_0/U0/r_Clk_Count_reg_n_0_[0]
    SLICE_X3Y38          LUT6 (Prop_lut6_I3_O)        0.124     6.763 r  GNSS_Reader_i/UART_RXmod_0/U0/r_Clk_Count[8]_i_6/O
                         net (fo=2, routed)           0.817     7.581    GNSS_Reader_i/UART_RXmod_0/U0/r_Clk_Count[8]_i_6_n_0
    SLICE_X4Y38          LUT6 (Prop_lut6_I2_O)        0.124     7.705 r  GNSS_Reader_i/UART_RXmod_0/U0/r_Clk_Count[8]_i_2/O
                         net (fo=12, routed)          1.056     8.761    GNSS_Reader_i/UART_RXmod_0/U0/r_Clk_Count[8]_i_2_n_0
    SLICE_X5Y39          LUT6 (Prop_lut6_I0_O)        0.124     8.885 r  GNSS_Reader_i/UART_RXmod_0/U0/r_Clk_Count[8]_i_1/O
                         net (fo=8, routed)           0.547     9.432    GNSS_Reader_i/UART_RXmod_0/U0/r_Clk_Count[8]_i_1_n_0
    SLICE_X2Y39          FDRE                                         r  GNSS_Reader_i/UART_RXmod_0/U0/r_Clk_Count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.517    88.212    GNSS_Reader_i/UART_RXmod_0/U0/sysclk
    SLICE_X2Y39          FDRE                                         r  GNSS_Reader_i/UART_RXmod_0/U0/r_Clk_Count_reg[8]/C
                         clock pessimism              0.259    88.471    
                         clock uncertainty           -0.035    88.436    
    SLICE_X2Y39          FDRE (Setup_fdre_C_R)       -0.524    87.912    GNSS_Reader_i/UART_RXmod_0/U0/r_Clk_Count_reg[8]
  -------------------------------------------------------------------
                         required time                         87.912    
                         arrival time                          -9.432    
  -------------------------------------------------------------------
                         slack                                 78.480    

Slack (MET) :             78.548ns  (required time - arrival time)
  Source:                 GNSS_Reader_i/UART_RXmod_0/U0/r_Clk_Count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            GNSS_Reader_i/UART_RXmod_0/U0/r_RX_DV_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.469ns  (logic 0.858ns (19.198%)  route 3.611ns (80.802%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 88.208 - 83.330 ) 
    Source Clock Delay      (SCD):    5.177ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.633     5.177    GNSS_Reader_i/UART_RXmod_0/U0/sysclk
    SLICE_X5Y39          FDRE                                         r  GNSS_Reader_i/UART_RXmod_0/U0/r_Clk_Count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.456     5.633 f  GNSS_Reader_i/UART_RXmod_0/U0/r_Clk_Count_reg[0]/Q
                         net (fo=12, routed)          1.296     6.929    GNSS_Reader_i/UART_RXmod_0/U0/r_Clk_Count_reg_n_0_[0]
    SLICE_X3Y39          LUT5 (Prop_lut5_I2_O)        0.124     7.053 r  GNSS_Reader_i/UART_RXmod_0/U0/r_RX_DV_i_4/O
                         net (fo=3, routed)           0.599     7.653    GNSS_Reader_i/UART_RXmod_0/U0/r_RX_DV_i_4_n_0
    SLICE_X4Y39          LUT6 (Prop_lut6_I2_O)        0.124     7.777 r  GNSS_Reader_i/UART_RXmod_0/U0/r_RX_DV_i_2/O
                         net (fo=9, routed)           1.151     8.928    GNSS_Reader_i/UART_RXmod_0/U0/r_RX_DV_i_2_n_0
    SLICE_X5Y37          LUT5 (Prop_lut5_I3_O)        0.154     9.082 r  GNSS_Reader_i/UART_RXmod_0/U0/r_RX_DV_i_1/O
                         net (fo=1, routed)           0.565     9.646    GNSS_Reader_i/UART_RXmod_0/U0/r_RX_DV_i_1_n_0
    SLICE_X5Y37          FDRE                                         r  GNSS_Reader_i/UART_RXmod_0/U0/r_RX_DV_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.513    88.208    GNSS_Reader_i/UART_RXmod_0/U0/sysclk
    SLICE_X5Y37          FDRE                                         r  GNSS_Reader_i/UART_RXmod_0/U0/r_RX_DV_reg/C
                         clock pessimism              0.272    88.480    
                         clock uncertainty           -0.035    88.445    
    SLICE_X5Y37          FDRE (Setup_fdre_C_D)       -0.250    88.195    GNSS_Reader_i/UART_RXmod_0/U0/r_RX_DV_reg
  -------------------------------------------------------------------
                         required time                         88.195    
                         arrival time                          -9.646    
  -------------------------------------------------------------------
                         slack                                 78.548    

Slack (MET) :             78.575ns  (required time - arrival time)
  Source:                 GNSS_Reader_i/UART_RXmod_0/U0/r_Clk_Count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            GNSS_Reader_i/UART_RXmod_0/U0/r_Clk_Count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.255ns  (logic 0.828ns (19.461%)  route 3.427ns (80.539%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns = ( 88.212 - 83.330 ) 
    Source Clock Delay      (SCD):    5.177ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.633     5.177    GNSS_Reader_i/UART_RXmod_0/U0/sysclk
    SLICE_X5Y39          FDRE                                         r  GNSS_Reader_i/UART_RXmod_0/U0/r_Clk_Count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.456     5.633 r  GNSS_Reader_i/UART_RXmod_0/U0/r_Clk_Count_reg[0]/Q
                         net (fo=12, routed)          1.006     6.639    GNSS_Reader_i/UART_RXmod_0/U0/r_Clk_Count_reg_n_0_[0]
    SLICE_X3Y38          LUT6 (Prop_lut6_I3_O)        0.124     6.763 r  GNSS_Reader_i/UART_RXmod_0/U0/r_Clk_Count[8]_i_6/O
                         net (fo=2, routed)           0.817     7.581    GNSS_Reader_i/UART_RXmod_0/U0/r_Clk_Count[8]_i_6_n_0
    SLICE_X4Y38          LUT6 (Prop_lut6_I2_O)        0.124     7.705 r  GNSS_Reader_i/UART_RXmod_0/U0/r_Clk_Count[8]_i_2/O
                         net (fo=12, routed)          1.056     8.761    GNSS_Reader_i/UART_RXmod_0/U0/r_Clk_Count[8]_i_2_n_0
    SLICE_X5Y39          LUT6 (Prop_lut6_I0_O)        0.124     8.885 r  GNSS_Reader_i/UART_RXmod_0/U0/r_Clk_Count[8]_i_1/O
                         net (fo=8, routed)           0.547     9.432    GNSS_Reader_i/UART_RXmod_0/U0/r_Clk_Count[8]_i_1_n_0
    SLICE_X3Y39          FDRE                                         r  GNSS_Reader_i/UART_RXmod_0/U0/r_Clk_Count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.517    88.212    GNSS_Reader_i/UART_RXmod_0/U0/sysclk
    SLICE_X3Y39          FDRE                                         r  GNSS_Reader_i/UART_RXmod_0/U0/r_Clk_Count_reg[2]/C
                         clock pessimism              0.259    88.471    
                         clock uncertainty           -0.035    88.436    
    SLICE_X3Y39          FDRE (Setup_fdre_C_R)       -0.429    88.007    GNSS_Reader_i/UART_RXmod_0/U0/r_Clk_Count_reg[2]
  -------------------------------------------------------------------
                         required time                         88.007    
                         arrival time                          -9.432    
  -------------------------------------------------------------------
                         slack                                 78.575    

Slack (MET) :             78.575ns  (required time - arrival time)
  Source:                 GNSS_Reader_i/UART_RXmod_0/U0/r_Clk_Count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            GNSS_Reader_i/UART_RXmod_0/U0/r_Clk_Count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.255ns  (logic 0.828ns (19.461%)  route 3.427ns (80.539%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns = ( 88.212 - 83.330 ) 
    Source Clock Delay      (SCD):    5.177ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.633     5.177    GNSS_Reader_i/UART_RXmod_0/U0/sysclk
    SLICE_X5Y39          FDRE                                         r  GNSS_Reader_i/UART_RXmod_0/U0/r_Clk_Count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.456     5.633 r  GNSS_Reader_i/UART_RXmod_0/U0/r_Clk_Count_reg[0]/Q
                         net (fo=12, routed)          1.006     6.639    GNSS_Reader_i/UART_RXmod_0/U0/r_Clk_Count_reg_n_0_[0]
    SLICE_X3Y38          LUT6 (Prop_lut6_I3_O)        0.124     6.763 r  GNSS_Reader_i/UART_RXmod_0/U0/r_Clk_Count[8]_i_6/O
                         net (fo=2, routed)           0.817     7.581    GNSS_Reader_i/UART_RXmod_0/U0/r_Clk_Count[8]_i_6_n_0
    SLICE_X4Y38          LUT6 (Prop_lut6_I2_O)        0.124     7.705 r  GNSS_Reader_i/UART_RXmod_0/U0/r_Clk_Count[8]_i_2/O
                         net (fo=12, routed)          1.056     8.761    GNSS_Reader_i/UART_RXmod_0/U0/r_Clk_Count[8]_i_2_n_0
    SLICE_X5Y39          LUT6 (Prop_lut6_I0_O)        0.124     8.885 r  GNSS_Reader_i/UART_RXmod_0/U0/r_Clk_Count[8]_i_1/O
                         net (fo=8, routed)           0.547     9.432    GNSS_Reader_i/UART_RXmod_0/U0/r_Clk_Count[8]_i_1_n_0
    SLICE_X3Y39          FDRE                                         r  GNSS_Reader_i/UART_RXmod_0/U0/r_Clk_Count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.517    88.212    GNSS_Reader_i/UART_RXmod_0/U0/sysclk
    SLICE_X3Y39          FDRE                                         r  GNSS_Reader_i/UART_RXmod_0/U0/r_Clk_Count_reg[4]/C
                         clock pessimism              0.259    88.471    
                         clock uncertainty           -0.035    88.436    
    SLICE_X3Y39          FDRE (Setup_fdre_C_R)       -0.429    88.007    GNSS_Reader_i/UART_RXmod_0/U0/r_Clk_Count_reg[4]
  -------------------------------------------------------------------
                         required time                         88.007    
                         arrival time                          -9.432    
  -------------------------------------------------------------------
                         slack                                 78.575    

Slack (MET) :             78.599ns  (required time - arrival time)
  Source:                 GNSS_Reader_i/UART_RXmod_0/U0/r_Clk_Count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            GNSS_Reader_i/UART_RXmod_0/U0/r_Clk_Count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.230ns  (logic 0.828ns (19.576%)  route 3.402ns (80.424%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns = ( 88.211 - 83.330 ) 
    Source Clock Delay      (SCD):    5.177ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.633     5.177    GNSS_Reader_i/UART_RXmod_0/U0/sysclk
    SLICE_X5Y39          FDRE                                         r  GNSS_Reader_i/UART_RXmod_0/U0/r_Clk_Count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.456     5.633 r  GNSS_Reader_i/UART_RXmod_0/U0/r_Clk_Count_reg[0]/Q
                         net (fo=12, routed)          1.006     6.639    GNSS_Reader_i/UART_RXmod_0/U0/r_Clk_Count_reg_n_0_[0]
    SLICE_X3Y38          LUT6 (Prop_lut6_I3_O)        0.124     6.763 r  GNSS_Reader_i/UART_RXmod_0/U0/r_Clk_Count[8]_i_6/O
                         net (fo=2, routed)           0.817     7.581    GNSS_Reader_i/UART_RXmod_0/U0/r_Clk_Count[8]_i_6_n_0
    SLICE_X4Y38          LUT6 (Prop_lut6_I2_O)        0.124     7.705 r  GNSS_Reader_i/UART_RXmod_0/U0/r_Clk_Count[8]_i_2/O
                         net (fo=12, routed)          1.056     8.761    GNSS_Reader_i/UART_RXmod_0/U0/r_Clk_Count[8]_i_2_n_0
    SLICE_X5Y39          LUT6 (Prop_lut6_I0_O)        0.124     8.885 r  GNSS_Reader_i/UART_RXmod_0/U0/r_Clk_Count[8]_i_1/O
                         net (fo=8, routed)           0.522     9.407    GNSS_Reader_i/UART_RXmod_0/U0/r_Clk_Count[8]_i_1_n_0
    SLICE_X3Y38          FDRE                                         r  GNSS_Reader_i/UART_RXmod_0/U0/r_Clk_Count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.516    88.211    GNSS_Reader_i/UART_RXmod_0/U0/sysclk
    SLICE_X3Y38          FDRE                                         r  GNSS_Reader_i/UART_RXmod_0/U0/r_Clk_Count_reg[3]/C
                         clock pessimism              0.259    88.470    
                         clock uncertainty           -0.035    88.435    
    SLICE_X3Y38          FDRE (Setup_fdre_C_R)       -0.429    88.006    GNSS_Reader_i/UART_RXmod_0/U0/r_Clk_Count_reg[3]
  -------------------------------------------------------------------
                         required time                         88.006    
                         arrival time                          -9.407    
  -------------------------------------------------------------------
                         slack                                 78.599    

Slack (MET) :             78.599ns  (required time - arrival time)
  Source:                 GNSS_Reader_i/UART_RXmod_0/U0/r_Clk_Count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            GNSS_Reader_i/UART_RXmod_0/U0/r_Clk_Count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.230ns  (logic 0.828ns (19.576%)  route 3.402ns (80.424%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns = ( 88.211 - 83.330 ) 
    Source Clock Delay      (SCD):    5.177ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.633     5.177    GNSS_Reader_i/UART_RXmod_0/U0/sysclk
    SLICE_X5Y39          FDRE                                         r  GNSS_Reader_i/UART_RXmod_0/U0/r_Clk_Count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.456     5.633 r  GNSS_Reader_i/UART_RXmod_0/U0/r_Clk_Count_reg[0]/Q
                         net (fo=12, routed)          1.006     6.639    GNSS_Reader_i/UART_RXmod_0/U0/r_Clk_Count_reg_n_0_[0]
    SLICE_X3Y38          LUT6 (Prop_lut6_I3_O)        0.124     6.763 r  GNSS_Reader_i/UART_RXmod_0/U0/r_Clk_Count[8]_i_6/O
                         net (fo=2, routed)           0.817     7.581    GNSS_Reader_i/UART_RXmod_0/U0/r_Clk_Count[8]_i_6_n_0
    SLICE_X4Y38          LUT6 (Prop_lut6_I2_O)        0.124     7.705 r  GNSS_Reader_i/UART_RXmod_0/U0/r_Clk_Count[8]_i_2/O
                         net (fo=12, routed)          1.056     8.761    GNSS_Reader_i/UART_RXmod_0/U0/r_Clk_Count[8]_i_2_n_0
    SLICE_X5Y39          LUT6 (Prop_lut6_I0_O)        0.124     8.885 r  GNSS_Reader_i/UART_RXmod_0/U0/r_Clk_Count[8]_i_1/O
                         net (fo=8, routed)           0.522     9.407    GNSS_Reader_i/UART_RXmod_0/U0/r_Clk_Count[8]_i_1_n_0
    SLICE_X3Y38          FDRE                                         r  GNSS_Reader_i/UART_RXmod_0/U0/r_Clk_Count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.516    88.211    GNSS_Reader_i/UART_RXmod_0/U0/sysclk
    SLICE_X3Y38          FDRE                                         r  GNSS_Reader_i/UART_RXmod_0/U0/r_Clk_Count_reg[5]/C
                         clock pessimism              0.259    88.470    
                         clock uncertainty           -0.035    88.435    
    SLICE_X3Y38          FDRE (Setup_fdre_C_R)       -0.429    88.006    GNSS_Reader_i/UART_RXmod_0/U0/r_Clk_Count_reg[5]
  -------------------------------------------------------------------
                         required time                         88.006    
                         arrival time                          -9.407    
  -------------------------------------------------------------------
                         slack                                 78.599    

Slack (MET) :             78.622ns  (required time - arrival time)
  Source:                 GNSS_Reader_i/UART_RXmod_0/U0/r_Clk_Count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            GNSS_Reader_i/UART_RXmod_0/U0/r_Clk_Count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.218ns  (logic 0.828ns (19.631%)  route 3.390ns (80.369%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 88.209 - 83.330 ) 
    Source Clock Delay      (SCD):    5.177ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.633     5.177    GNSS_Reader_i/UART_RXmod_0/U0/sysclk
    SLICE_X5Y39          FDRE                                         r  GNSS_Reader_i/UART_RXmod_0/U0/r_Clk_Count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.456     5.633 r  GNSS_Reader_i/UART_RXmod_0/U0/r_Clk_Count_reg[0]/Q
                         net (fo=12, routed)          1.006     6.639    GNSS_Reader_i/UART_RXmod_0/U0/r_Clk_Count_reg_n_0_[0]
    SLICE_X3Y38          LUT6 (Prop_lut6_I3_O)        0.124     6.763 r  GNSS_Reader_i/UART_RXmod_0/U0/r_Clk_Count[8]_i_6/O
                         net (fo=2, routed)           0.817     7.581    GNSS_Reader_i/UART_RXmod_0/U0/r_Clk_Count[8]_i_6_n_0
    SLICE_X4Y38          LUT6 (Prop_lut6_I2_O)        0.124     7.705 r  GNSS_Reader_i/UART_RXmod_0/U0/r_Clk_Count[8]_i_2/O
                         net (fo=12, routed)          1.056     8.761    GNSS_Reader_i/UART_RXmod_0/U0/r_Clk_Count[8]_i_2_n_0
    SLICE_X5Y39          LUT6 (Prop_lut6_I0_O)        0.124     8.885 r  GNSS_Reader_i/UART_RXmod_0/U0/r_Clk_Count[8]_i_1/O
                         net (fo=8, routed)           0.510     9.395    GNSS_Reader_i/UART_RXmod_0/U0/r_Clk_Count[8]_i_1_n_0
    SLICE_X4Y38          FDRE                                         r  GNSS_Reader_i/UART_RXmod_0/U0/r_Clk_Count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.514    88.209    GNSS_Reader_i/UART_RXmod_0/U0/sysclk
    SLICE_X4Y38          FDRE                                         r  GNSS_Reader_i/UART_RXmod_0/U0/r_Clk_Count_reg[1]/C
                         clock pessimism              0.272    88.481    
                         clock uncertainty           -0.035    88.446    
    SLICE_X4Y38          FDRE (Setup_fdre_C_R)       -0.429    88.017    GNSS_Reader_i/UART_RXmod_0/U0/r_Clk_Count_reg[1]
  -------------------------------------------------------------------
                         required time                         88.017    
                         arrival time                          -9.395    
  -------------------------------------------------------------------
                         slack                                 78.622    

Slack (MET) :             79.359ns  (required time - arrival time)
  Source:                 GNSS_Reader_i/UART_RXmod_0/U0/r_Clk_Count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            GNSS_Reader_i/UART_RXmod_0/U0/r_SM_Main_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.940ns  (logic 1.064ns (27.002%)  route 2.876ns (72.998%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 88.209 - 83.330 ) 
    Source Clock Delay      (SCD):    5.177ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.633     5.177    GNSS_Reader_i/UART_RXmod_0/U0/sysclk
    SLICE_X5Y39          FDRE                                         r  GNSS_Reader_i/UART_RXmod_0/U0/r_Clk_Count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.456     5.633 f  GNSS_Reader_i/UART_RXmod_0/U0/r_Clk_Count_reg[0]/Q
                         net (fo=12, routed)          1.296     6.929    GNSS_Reader_i/UART_RXmod_0/U0/r_Clk_Count_reg_n_0_[0]
    SLICE_X3Y39          LUT5 (Prop_lut5_I2_O)        0.124     7.053 r  GNSS_Reader_i/UART_RXmod_0/U0/r_RX_DV_i_4/O
                         net (fo=3, routed)           1.015     8.068    GNSS_Reader_i/UART_RXmod_0/U0/r_RX_DV_i_4_n_0
    SLICE_X4Y39          LUT5 (Prop_lut5_I2_O)        0.152     8.220 r  GNSS_Reader_i/UART_RXmod_0/U0/r_SM_Main[1]_i_3/O
                         net (fo=2, routed)           0.565     8.785    GNSS_Reader_i/UART_RXmod_0/U0/r_SM_Main[1]_i_3_n_0
    SLICE_X5Y38          LUT6 (Prop_lut6_I3_O)        0.332     9.117 r  GNSS_Reader_i/UART_RXmod_0/U0/r_SM_Main[0]_i_1/O
                         net (fo=1, routed)           0.000     9.117    GNSS_Reader_i/UART_RXmod_0/U0/r_SM_Main[0]_i_1_n_0
    SLICE_X5Y38          FDRE                                         r  GNSS_Reader_i/UART_RXmod_0/U0/r_SM_Main_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.514    88.209    GNSS_Reader_i/UART_RXmod_0/U0/sysclk
    SLICE_X5Y38          FDRE                                         r  GNSS_Reader_i/UART_RXmod_0/U0/r_SM_Main_reg[0]/C
                         clock pessimism              0.272    88.481    
                         clock uncertainty           -0.035    88.446    
    SLICE_X5Y38          FDRE (Setup_fdre_C_D)        0.031    88.477    GNSS_Reader_i/UART_RXmod_0/U0/r_SM_Main_reg[0]
  -------------------------------------------------------------------
                         required time                         88.477    
                         arrival time                          -9.117    
  -------------------------------------------------------------------
                         slack                                 79.359    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 GNSS_Reader_i/UART_TXmod_1/U0/r_Clk_Count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            GNSS_Reader_i/UART_TXmod_1/U0/r_Clk_Count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.186ns (69.783%)  route 0.081ns (30.217%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.591     1.495    GNSS_Reader_i/UART_TXmod_1/U0/sysclk
    SLICE_X1Y34          FDRE                                         r  GNSS_Reader_i/UART_TXmod_1/U0/r_Clk_Count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDRE (Prop_fdre_C_Q)         0.141     1.636 r  GNSS_Reader_i/UART_TXmod_1/U0/r_Clk_Count_reg[2]/Q
                         net (fo=5, routed)           0.081     1.716    GNSS_Reader_i/UART_TXmod_1/U0/r_Clk_Count_reg[2]
    SLICE_X0Y34          LUT6 (Prop_lut6_I1_O)        0.045     1.761 r  GNSS_Reader_i/UART_TXmod_1/U0/r_Clk_Count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.761    GNSS_Reader_i/UART_TXmod_1/U0/r_Clk_Count[4]
    SLICE_X0Y34          FDRE                                         r  GNSS_Reader_i/UART_TXmod_1/U0/r_Clk_Count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.860     2.009    GNSS_Reader_i/UART_TXmod_1/U0/sysclk
    SLICE_X0Y34          FDRE                                         r  GNSS_Reader_i/UART_TXmod_1/U0/r_Clk_Count_reg[4]/C
                         clock pessimism             -0.501     1.508    
    SLICE_X0Y34          FDRE (Hold_fdre_C_D)         0.092     1.600    GNSS_Reader_i/UART_TXmod_1/U0/r_Clk_Count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 GNSS_Reader_i/UART_RXmod_0/U0/r_RX_Byte_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            GNSS_Reader_i/UART_TXmod_1/U0/r_TX_Data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.496%)  route 0.123ns (46.504%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.590     1.494    GNSS_Reader_i/UART_RXmod_0/U0/sysclk
    SLICE_X4Y37          FDRE                                         r  GNSS_Reader_i/UART_RXmod_0/U0/r_RX_Byte_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y37          FDRE (Prop_fdre_C_Q)         0.141     1.635 r  GNSS_Reader_i/UART_RXmod_0/U0/r_RX_Byte_reg[2]/Q
                         net (fo=2, routed)           0.123     1.757    GNSS_Reader_i/UART_TXmod_1/U0/i_TX_Byte[2]
    SLICE_X3Y37          FDRE                                         r  GNSS_Reader_i/UART_TXmod_1/U0/r_TX_Data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.862     2.011    GNSS_Reader_i/UART_TXmod_1/U0/sysclk
    SLICE_X3Y37          FDRE                                         r  GNSS_Reader_i/UART_TXmod_1/U0/r_TX_Data_reg[2]/C
                         clock pessimism             -0.479     1.532    
    SLICE_X3Y37          FDRE (Hold_fdre_C_D)         0.047     1.579    GNSS_Reader_i/UART_TXmod_1/U0/r_TX_Data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 GNSS_Reader_i/UART_RXmod_0/U0/r_RX_Byte_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            GNSS_Reader_i/UART_TXmod_1/U0/r_TX_Data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.311%)  route 0.123ns (46.689%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.590     1.494    GNSS_Reader_i/UART_RXmod_0/U0/sysclk
    SLICE_X4Y37          FDRE                                         r  GNSS_Reader_i/UART_RXmod_0/U0/r_RX_Byte_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y37          FDRE (Prop_fdre_C_Q)         0.141     1.635 r  GNSS_Reader_i/UART_RXmod_0/U0/r_RX_Byte_reg[1]/Q
                         net (fo=2, routed)           0.123     1.758    GNSS_Reader_i/UART_TXmod_1/U0/i_TX_Byte[1]
    SLICE_X3Y37          FDRE                                         r  GNSS_Reader_i/UART_TXmod_1/U0/r_TX_Data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.862     2.011    GNSS_Reader_i/UART_TXmod_1/U0/sysclk
    SLICE_X3Y37          FDRE                                         r  GNSS_Reader_i/UART_TXmod_1/U0/r_TX_Data_reg[1]/C
                         clock pessimism             -0.479     1.532    
    SLICE_X3Y37          FDRE (Hold_fdre_C_D)         0.047     1.579    GNSS_Reader_i/UART_TXmod_1/U0/r_TX_Data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 GNSS_Reader_i/UART_TXmod_0/U0/FSM_sequential_r_SM_Main_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            GNSS_Reader_i/UART_TXmod_0/U0/FSM_sequential_r_SM_Main_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.244%)  route 0.133ns (41.756%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.588     1.492    GNSS_Reader_i/UART_TXmod_0/U0/sysclk
    SLICE_X65Y83         FDRE                                         r  GNSS_Reader_i/UART_TXmod_0/U0/FSM_sequential_r_SM_Main_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y83         FDRE (Prop_fdre_C_Q)         0.141     1.633 f  GNSS_Reader_i/UART_TXmod_0/U0/FSM_sequential_r_SM_Main_reg[2]/Q
                         net (fo=8, routed)           0.133     1.766    GNSS_Reader_i/UART_TXmod_0/U0/r_SM_Main[2]
    SLICE_X64Y82         LUT5 (Prop_lut5_I4_O)        0.045     1.811 r  GNSS_Reader_i/UART_TXmod_0/U0/FSM_sequential_r_SM_Main[0]_i_1/O
                         net (fo=1, routed)           0.000     1.811    GNSS_Reader_i/UART_TXmod_0/U0/FSM_sequential_r_SM_Main[0]_i_1_n_0
    SLICE_X64Y82         FDRE                                         r  GNSS_Reader_i/UART_TXmod_0/U0/FSM_sequential_r_SM_Main_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.855     2.005    GNSS_Reader_i/UART_TXmod_0/U0/sysclk
    SLICE_X64Y82         FDRE                                         r  GNSS_Reader_i/UART_TXmod_0/U0/FSM_sequential_r_SM_Main_reg[0]/C
                         clock pessimism             -0.500     1.505    
    SLICE_X64Y82         FDRE (Hold_fdre_C_D)         0.120     1.625    GNSS_Reader_i/UART_TXmod_0/U0/FSM_sequential_r_SM_Main_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 GNSS_Reader_i/UART_RXmod_0/U0/r_Bit_Index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            GNSS_Reader_i/UART_RXmod_0/U0/r_RX_Byte_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.861%)  route 0.115ns (38.139%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.590     1.494    GNSS_Reader_i/UART_RXmod_0/U0/sysclk
    SLICE_X5Y37          FDRE                                         r  GNSS_Reader_i/UART_RXmod_0/U0/r_Bit_Index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDRE (Prop_fdre_C_Q)         0.141     1.635 r  GNSS_Reader_i/UART_RXmod_0/U0/r_Bit_Index_reg[1]/Q
                         net (fo=11, routed)          0.115     1.749    GNSS_Reader_i/UART_RXmod_0/U0/r_Bit_Index_reg_n_0_[1]
    SLICE_X4Y37          LUT6 (Prop_lut6_I2_O)        0.045     1.794 r  GNSS_Reader_i/UART_RXmod_0/U0/r_RX_Byte[2]_i_1/O
                         net (fo=1, routed)           0.000     1.794    GNSS_Reader_i/UART_RXmod_0/U0/r_RX_Byte[2]_i_1_n_0
    SLICE_X4Y37          FDRE                                         r  GNSS_Reader_i/UART_RXmod_0/U0/r_RX_Byte_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.860     2.009    GNSS_Reader_i/UART_RXmod_0/U0/sysclk
    SLICE_X4Y37          FDRE                                         r  GNSS_Reader_i/UART_RXmod_0/U0/r_RX_Byte_reg[2]/C
                         clock pessimism             -0.502     1.507    
    SLICE_X4Y37          FDRE (Hold_fdre_C_D)         0.092     1.599    GNSS_Reader_i/UART_RXmod_0/U0/r_RX_Byte_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 GNSS_Reader_i/UART_RXmod_0/U0/r_Bit_Index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            GNSS_Reader_i/UART_RXmod_0/U0/r_RX_Byte_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.186ns (61.624%)  route 0.116ns (38.376%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.590     1.494    GNSS_Reader_i/UART_RXmod_0/U0/sysclk
    SLICE_X5Y37          FDRE                                         r  GNSS_Reader_i/UART_RXmod_0/U0/r_Bit_Index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDRE (Prop_fdre_C_Q)         0.141     1.635 r  GNSS_Reader_i/UART_RXmod_0/U0/r_Bit_Index_reg[1]/Q
                         net (fo=11, routed)          0.116     1.750    GNSS_Reader_i/UART_RXmod_0/U0/r_Bit_Index_reg_n_0_[1]
    SLICE_X4Y37          LUT6 (Prop_lut6_I1_O)        0.045     1.795 r  GNSS_Reader_i/UART_RXmod_0/U0/r_RX_Byte[4]_i_1/O
                         net (fo=1, routed)           0.000     1.795    GNSS_Reader_i/UART_RXmod_0/U0/r_RX_Byte[4]_i_1_n_0
    SLICE_X4Y37          FDRE                                         r  GNSS_Reader_i/UART_RXmod_0/U0/r_RX_Byte_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.860     2.009    GNSS_Reader_i/UART_RXmod_0/U0/sysclk
    SLICE_X4Y37          FDRE                                         r  GNSS_Reader_i/UART_RXmod_0/U0/r_RX_Byte_reg[4]/C
                         clock pessimism             -0.502     1.507    
    SLICE_X4Y37          FDRE (Hold_fdre_C_D)         0.092     1.599    GNSS_Reader_i/UART_RXmod_0/U0/r_RX_Byte_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 GNSS_Reader_i/UART_TXmod_0/U0/r_Clk_Count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            GNSS_Reader_i/UART_TXmod_0/U0/r_Clk_Count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.209ns (68.852%)  route 0.095ns (31.148%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.589     1.493    GNSS_Reader_i/UART_TXmod_0/U0/sysclk
    SLICE_X64Y84         FDRE                                         r  GNSS_Reader_i/UART_TXmod_0/U0/r_Clk_Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y84         FDRE (Prop_fdre_C_Q)         0.164     1.657 r  GNSS_Reader_i/UART_TXmod_0/U0/r_Clk_Count_reg[1]/Q
                         net (fo=7, routed)           0.095     1.751    GNSS_Reader_i/UART_TXmod_0/U0/r_Clk_Count_reg[1]
    SLICE_X65Y84         LUT6 (Prop_lut6_I2_O)        0.045     1.796 r  GNSS_Reader_i/UART_TXmod_0/U0/r_Clk_Count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.796    GNSS_Reader_i/UART_TXmod_0/U0/r_Clk_Count[4]
    SLICE_X65Y84         FDRE                                         r  GNSS_Reader_i/UART_TXmod_0/U0/r_Clk_Count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.857     2.007    GNSS_Reader_i/UART_TXmod_0/U0/sysclk
    SLICE_X65Y84         FDRE                                         r  GNSS_Reader_i/UART_TXmod_0/U0/r_Clk_Count_reg[4]/C
                         clock pessimism             -0.501     1.506    
    SLICE_X65Y84         FDRE (Hold_fdre_C_D)         0.092     1.598    GNSS_Reader_i/UART_TXmod_0/U0/r_Clk_Count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 GNSS_Reader_i/UART_RXmod_0/U0/r_RX_Byte_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            GNSS_Reader_i/UART_TXmod_1/U0/r_TX_Data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.305%)  route 0.127ns (43.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.592     1.496    GNSS_Reader_i/UART_RXmod_0/U0/sysclk
    SLICE_X2Y37          FDRE                                         r  GNSS_Reader_i/UART_RXmod_0/U0/r_RX_Byte_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDRE (Prop_fdre_C_Q)         0.164     1.660 r  GNSS_Reader_i/UART_RXmod_0/U0/r_RX_Byte_reg[7]/Q
                         net (fo=2, routed)           0.127     1.787    GNSS_Reader_i/UART_TXmod_1/U0/i_TX_Byte[7]
    SLICE_X3Y37          FDRE                                         r  GNSS_Reader_i/UART_TXmod_1/U0/r_TX_Data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.862     2.011    GNSS_Reader_i/UART_TXmod_1/U0/sysclk
    SLICE_X3Y37          FDRE                                         r  GNSS_Reader_i/UART_TXmod_1/U0/r_TX_Data_reg[7]/C
                         clock pessimism             -0.502     1.509    
    SLICE_X3Y37          FDRE (Hold_fdre_C_D)         0.076     1.585    GNSS_Reader_i/UART_TXmod_1/U0/r_TX_Data_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 GNSS_Reader_i/UART_RXmod_0/U0/r_RX_Byte_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            GNSS_Reader_i/UART_TXmod_1/U0/r_TX_Data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.305%)  route 0.127ns (43.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.592     1.496    GNSS_Reader_i/UART_RXmod_0/U0/sysclk
    SLICE_X2Y37          FDRE                                         r  GNSS_Reader_i/UART_RXmod_0/U0/r_RX_Byte_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDRE (Prop_fdre_C_Q)         0.164     1.660 r  GNSS_Reader_i/UART_RXmod_0/U0/r_RX_Byte_reg[5]/Q
                         net (fo=2, routed)           0.127     1.787    GNSS_Reader_i/UART_TXmod_1/U0/i_TX_Byte[5]
    SLICE_X3Y37          FDRE                                         r  GNSS_Reader_i/UART_TXmod_1/U0/r_TX_Data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.862     2.011    GNSS_Reader_i/UART_TXmod_1/U0/sysclk
    SLICE_X3Y37          FDRE                                         r  GNSS_Reader_i/UART_TXmod_1/U0/r_TX_Data_reg[5]/C
                         clock pessimism             -0.502     1.509    
    SLICE_X3Y37          FDRE (Hold_fdre_C_D)         0.075     1.584    GNSS_Reader_i/UART_TXmod_1/U0/r_TX_Data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 GNSS_Reader_i/UART_RXmod_0/U0/r_RX_Byte_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            GNSS_Reader_i/UART_TXmod_1/U0/r_TX_Data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.305%)  route 0.127ns (43.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.592     1.496    GNSS_Reader_i/UART_RXmod_0/U0/sysclk
    SLICE_X2Y37          FDRE                                         r  GNSS_Reader_i/UART_RXmod_0/U0/r_RX_Byte_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDRE (Prop_fdre_C_Q)         0.164     1.660 r  GNSS_Reader_i/UART_RXmod_0/U0/r_RX_Byte_reg[6]/Q
                         net (fo=2, routed)           0.127     1.787    GNSS_Reader_i/UART_TXmod_1/U0/i_TX_Byte[6]
    SLICE_X3Y37          FDRE                                         r  GNSS_Reader_i/UART_TXmod_1/U0/r_TX_Data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.862     2.011    GNSS_Reader_i/UART_TXmod_1/U0/sysclk
    SLICE_X3Y37          FDRE                                         r  GNSS_Reader_i/UART_TXmod_1/U0/r_TX_Data_reg[6]/C
                         clock pessimism             -0.502     1.509    
    SLICE_X3Y37          FDRE (Hold_fdre_C_D)         0.071     1.580    GNSS_Reader_i/UART_TXmod_1/U0/r_TX_Data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.207    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { sysclk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         83.330      81.175     BUFGCTRL_X0Y0  sysclk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X0Y120   GNSS_Reader_i/Switchmod_0/U0/State_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X0Y120   GNSS_Reader_i/Switchmod_0/U0/i_signal_prev_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X0Y121   GNSS_Reader_i/Switchmod_0/U0/o_signal_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X0Y121   GNSS_Reader_i/Switchmod_0/U0/o_signal_reg_lopt_replica/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X5Y38    GNSS_Reader_i/UART_RXmod_0/U0/r_Bit_Index_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X5Y37    GNSS_Reader_i/UART_RXmod_0/U0/r_Bit_Index_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X5Y37    GNSS_Reader_i/UART_RXmod_0/U0/r_Bit_Index_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X5Y39    GNSS_Reader_i/UART_RXmod_0/U0/r_Clk_Count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X4Y40    GNSS_Reader_i/UART_RXmod_0/U0/r_Clk_Count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X0Y120   GNSS_Reader_i/Switchmod_0/U0/State_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X0Y120   GNSS_Reader_i/Switchmod_0/U0/State_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X0Y120   GNSS_Reader_i/Switchmod_0/U0/i_signal_prev_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X0Y120   GNSS_Reader_i/Switchmod_0/U0/i_signal_prev_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X0Y121   GNSS_Reader_i/Switchmod_0/U0/o_signal_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X0Y121   GNSS_Reader_i/Switchmod_0/U0/o_signal_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X0Y121   GNSS_Reader_i/Switchmod_0/U0/o_signal_reg_lopt_replica/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X0Y121   GNSS_Reader_i/Switchmod_0/U0/o_signal_reg_lopt_replica/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X5Y38    GNSS_Reader_i/UART_RXmod_0/U0/r_Bit_Index_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X5Y38    GNSS_Reader_i/UART_RXmod_0/U0/r_Bit_Index_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X0Y120   GNSS_Reader_i/Switchmod_0/U0/State_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X0Y120   GNSS_Reader_i/Switchmod_0/U0/State_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X0Y120   GNSS_Reader_i/Switchmod_0/U0/i_signal_prev_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X0Y120   GNSS_Reader_i/Switchmod_0/U0/i_signal_prev_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X0Y121   GNSS_Reader_i/Switchmod_0/U0/o_signal_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X0Y121   GNSS_Reader_i/Switchmod_0/U0/o_signal_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X0Y121   GNSS_Reader_i/Switchmod_0/U0/o_signal_reg_lopt_replica/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X0Y121   GNSS_Reader_i/Switchmod_0/U0/o_signal_reg_lopt_replica/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X5Y38    GNSS_Reader_i/UART_RXmod_0/U0/r_Bit_Index_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X5Y38    GNSS_Reader_i/UART_RXmod_0/U0/r_Bit_Index_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 GNSS_Reader_i/Switchmod_0/U0/o_signal_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            led0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.866ns  (logic 3.964ns (67.575%)  route 1.902ns (32.425%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.795     5.339    GNSS_Reader_i/Switchmod_0/U0/sysclk
    SLICE_X0Y121         FDRE                                         r  GNSS_Reader_i/Switchmod_0/U0/o_signal_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y121         FDRE (Prop_fdre_C_Q)         0.456     5.795 r  GNSS_Reader_i/Switchmod_0/U0/o_signal_reg_lopt_replica/Q
                         net (fo=1, routed)           1.902     7.697    lopt
    A17                  OBUF (Prop_obuf_I_O)         3.508    11.205 r  led0_OBUF_inst/O
                         net (fo=0)                   0.000    11.205    led0
    A17                                                               r  led0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GNSS_Reader_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            GNSS_EN
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.857ns  (logic 3.961ns (67.624%)  route 1.896ns (32.376%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.795     5.339    GNSS_Reader_i/Switchmod_0/U0/sysclk
    SLICE_X0Y121         FDRE                                         r  GNSS_Reader_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y121         FDRE (Prop_fdre_C_Q)         0.456     5.795 r  GNSS_Reader_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=1, routed)           1.896     7.691    GNSS_EN_OBUF
    C15                  OBUF (Prop_obuf_I_O)         3.505    11.196 r  GNSS_EN_OBUF_inst/O
                         net (fo=0)                   0.000    11.196    GNSS_EN
    C15                                                               r  GNSS_EN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GNSS_Reader_i/UART_TXmod_0/U0/o_TX_Serial_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            GNSS_RX
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.786ns  (logic 4.097ns (70.819%)  route 1.688ns (29.181%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.618     5.162    GNSS_Reader_i/UART_TXmod_0/U0/sysclk
    SLICE_X65Y83         FDRE                                         r  GNSS_Reader_i/UART_TXmod_0/U0/o_TX_Serial_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y83         FDRE (Prop_fdre_C_Q)         0.419     5.581 r  GNSS_Reader_i/UART_TXmod_0/U0/o_TX_Serial_reg/Q
                         net (fo=2, routed)           1.688     7.269    GNSS_RX_OBUF
    L3                   OBUF (Prop_obuf_I_O)         3.678    10.947 r  GNSS_RX_OBUF_inst/O
                         net (fo=0)                   0.000    10.947    GNSS_RX
    L3                                                                r  GNSS_RX (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GNSS_Reader_i/UART_TXmod_1/U0/o_TX_Serial_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_rxd_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.521ns  (logic 3.981ns (72.097%)  route 1.541ns (27.903%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.633     5.177    GNSS_Reader_i/UART_TXmod_1/U0/sysclk
    SLICE_X1Y35          FDRE                                         r  GNSS_Reader_i/UART_TXmod_1/U0/o_TX_Serial_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.456     5.633 r  GNSS_Reader_i/UART_TXmod_1/U0/o_TX_Serial_reg/Q
                         net (fo=2, routed)           1.541     7.174    uart_rxd_out_OBUF
    J18                  OBUF (Prop_obuf_I_O)         3.525    10.698 r  uart_rxd_out_OBUF_inst/O
                         net (fo=0)                   0.000    10.698    uart_rxd_out
    J18                                                               r  uart_rxd_out (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 GNSS_Reader_i/UART_TXmod_1/U0/o_TX_Serial_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_rxd_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.660ns  (logic 1.367ns (82.314%)  route 0.294ns (17.686%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.591     1.495    GNSS_Reader_i/UART_TXmod_1/U0/sysclk
    SLICE_X1Y35          FDRE                                         r  GNSS_Reader_i/UART_TXmod_1/U0/o_TX_Serial_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.141     1.636 r  GNSS_Reader_i/UART_TXmod_1/U0/o_TX_Serial_reg/Q
                         net (fo=2, routed)           0.294     1.929    uart_rxd_out_OBUF
    J18                  OBUF (Prop_obuf_I_O)         1.226     3.155 r  uart_rxd_out_OBUF_inst/O
                         net (fo=0)                   0.000     3.155    uart_rxd_out
    J18                                                               r  uart_rxd_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GNSS_Reader_i/UART_TXmod_0/U0/o_TX_Serial_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            GNSS_RX
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.729ns  (logic 1.386ns (80.201%)  route 0.342ns (19.799%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.588     1.492    GNSS_Reader_i/UART_TXmod_0/U0/sysclk
    SLICE_X65Y83         FDRE                                         r  GNSS_Reader_i/UART_TXmod_0/U0/o_TX_Serial_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y83         FDRE (Prop_fdre_C_Q)         0.128     1.620 r  GNSS_Reader_i/UART_TXmod_0/U0/o_TX_Serial_reg/Q
                         net (fo=2, routed)           0.342     1.962    GNSS_RX_OBUF
    L3                   OBUF (Prop_obuf_I_O)         1.258     3.220 r  GNSS_RX_OBUF_inst/O
                         net (fo=0)                   0.000     3.220    GNSS_RX
    L3                                                                r  GNSS_RX (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GNSS_Reader_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            GNSS_EN
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.781ns  (logic 1.347ns (75.619%)  route 0.434ns (24.381%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.665     1.569    GNSS_Reader_i/Switchmod_0/U0/sysclk
    SLICE_X0Y121         FDRE                                         r  GNSS_Reader_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y121         FDRE (Prop_fdre_C_Q)         0.141     1.710 r  GNSS_Reader_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=1, routed)           0.434     2.144    GNSS_EN_OBUF
    C15                  OBUF (Prop_obuf_I_O)         1.206     3.350 r  GNSS_EN_OBUF_inst/O
                         net (fo=0)                   0.000     3.350    GNSS_EN
    C15                                                               r  GNSS_EN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GNSS_Reader_i/Switchmod_0/U0/o_signal_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            led0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.803ns  (logic 1.350ns (74.874%)  route 0.453ns (25.126%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.665     1.569    GNSS_Reader_i/Switchmod_0/U0/sysclk
    SLICE_X0Y121         FDRE                                         r  GNSS_Reader_i/Switchmod_0/U0/o_signal_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y121         FDRE (Prop_fdre_C_Q)         0.141     1.710 r  GNSS_Reader_i/Switchmod_0/U0/o_signal_reg_lopt_replica/Q
                         net (fo=1, routed)           0.453     2.163    lopt
    A17                  OBUF (Prop_obuf_I_O)         1.209     3.372 r  led0_OBUF_inst/O
                         net (fo=0)                   0.000     3.372    led0
    A17                                                               r  led0 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 GNSS_TX
                            (input port)
  Destination:            GNSS_Reader_i/UART_RXmod_0/U0/r_RX_Data_R_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.079ns  (logic 1.457ns (28.692%)  route 3.622ns (71.308%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.880ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M3                                                0.000     0.000 r  GNSS_TX (IN)
                         net (fo=0)                   0.000     0.000    GNSS_TX
    M3                   IBUF (Prop_ibuf_I_O)         1.457     1.457 r  GNSS_TX_IBUF_inst/O
                         net (fo=1, routed)           3.622     5.079    GNSS_Reader_i/UART_RXmod_0/U0/i_RX_Serial
    SLICE_X5Y40          FDRE                                         r  GNSS_Reader_i/UART_RXmod_0/U0/r_RX_Data_R_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.515     4.880    GNSS_Reader_i/UART_RXmod_0/U0/sysclk
    SLICE_X5Y40          FDRE                                         r  GNSS_Reader_i/UART_RXmod_0/U0/r_RX_Data_R_reg/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            GNSS_Reader_i/Switchmod_0/U0/o_signal_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.698ns  (logic 1.587ns (42.912%)  route 2.111ns (57.088%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  btn0_IBUF_inst/O
                         net (fo=3, routed)           1.591     3.054    GNSS_Reader_i/Switchmod_0/U0/i_signal
    SLICE_X0Y120         LUT3 (Prop_lut3_I1_O)        0.124     3.178 r  GNSS_Reader_i/Switchmod_0/U0/o_signal_i_1/O
                         net (fo=2, routed)           0.520     3.698    GNSS_Reader_i/Switchmod_0/U0/o_signal_i_1_n_0
    SLICE_X0Y121         FDRE                                         r  GNSS_Reader_i/Switchmod_0/U0/o_signal_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.671     5.036    GNSS_Reader_i/Switchmod_0/U0/sysclk
    SLICE_X0Y121         FDRE                                         r  GNSS_Reader_i/Switchmod_0/U0/o_signal_reg_lopt_replica/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            GNSS_Reader_i/Switchmod_0/U0/o_signal_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.515ns  (logic 1.587ns (45.151%)  route 1.928ns (54.849%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  btn0_IBUF_inst/O
                         net (fo=3, routed)           1.591     3.054    GNSS_Reader_i/Switchmod_0/U0/i_signal
    SLICE_X0Y120         LUT3 (Prop_lut3_I1_O)        0.124     3.178 r  GNSS_Reader_i/Switchmod_0/U0/o_signal_i_1/O
                         net (fo=2, routed)           0.337     3.515    GNSS_Reader_i/Switchmod_0/U0/o_signal_i_1_n_0
    SLICE_X0Y121         FDRE                                         r  GNSS_Reader_i/Switchmod_0/U0/o_signal_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.671     5.036    GNSS_Reader_i/Switchmod_0/U0/sysclk
    SLICE_X0Y121         FDRE                                         r  GNSS_Reader_i/Switchmod_0/U0/o_signal_reg/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            GNSS_Reader_i/Switchmod_0/U0/State_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.204ns  (logic 1.613ns (50.346%)  route 1.591ns (49.654%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  btn0_IBUF_inst/O
                         net (fo=3, routed)           1.591     3.054    GNSS_Reader_i/Switchmod_0/U0/i_signal
    SLICE_X0Y120         LUT3 (Prop_lut3_I0_O)        0.150     3.204 r  GNSS_Reader_i/Switchmod_0/U0/State_i_1/O
                         net (fo=1, routed)           0.000     3.204    GNSS_Reader_i/Switchmod_0/U0/State_i_1_n_0
    SLICE_X0Y120         FDRE                                         r  GNSS_Reader_i/Switchmod_0/U0/State_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.672     5.037    GNSS_Reader_i/Switchmod_0/U0/sysclk
    SLICE_X0Y120         FDRE                                         r  GNSS_Reader_i/Switchmod_0/U0/State_reg/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            GNSS_Reader_i/Switchmod_0/U0/i_signal_prev_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.610ns  (logic 1.463ns (56.047%)  route 1.147ns (43.953%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  btn0_IBUF_inst/O
                         net (fo=3, routed)           1.147     2.610    GNSS_Reader_i/Switchmod_0/U0/i_signal
    SLICE_X0Y120         FDRE                                         r  GNSS_Reader_i/Switchmod_0/U0/i_signal_prev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.672     5.037    GNSS_Reader_i/Switchmod_0/U0/sysclk
    SLICE_X0Y120         FDRE                                         r  GNSS_Reader_i/Switchmod_0/U0/i_signal_prev_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            GNSS_Reader_i/Switchmod_0/U0/i_signal_prev_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.694ns  (logic 0.231ns (33.270%)  route 0.463ns (66.730%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.089ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn0_IBUF_inst/O
                         net (fo=3, routed)           0.463     0.694    GNSS_Reader_i/Switchmod_0/U0/i_signal
    SLICE_X0Y120         FDRE                                         r  GNSS_Reader_i/Switchmod_0/U0/i_signal_prev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.939     2.089    GNSS_Reader_i/Switchmod_0/U0/sysclk
    SLICE_X0Y120         FDRE                                         r  GNSS_Reader_i/Switchmod_0/U0/i_signal_prev_reg/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            GNSS_Reader_i/Switchmod_0/U0/State_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.891ns  (logic 0.277ns (31.093%)  route 0.614ns (68.907%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.089ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn0_IBUF_inst/O
                         net (fo=3, routed)           0.614     0.845    GNSS_Reader_i/Switchmod_0/U0/i_signal
    SLICE_X0Y120         LUT3 (Prop_lut3_I0_O)        0.046     0.891 r  GNSS_Reader_i/Switchmod_0/U0/State_i_1/O
                         net (fo=1, routed)           0.000     0.891    GNSS_Reader_i/Switchmod_0/U0/State_i_1_n_0
    SLICE_X0Y120         FDRE                                         r  GNSS_Reader_i/Switchmod_0/U0/State_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.939     2.089    GNSS_Reader_i/Switchmod_0/U0/sysclk
    SLICE_X0Y120         FDRE                                         r  GNSS_Reader_i/Switchmod_0/U0/State_reg/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            GNSS_Reader_i/Switchmod_0/U0/o_signal_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.007ns  (logic 0.276ns (27.412%)  route 0.731ns (72.588%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.088ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn0_IBUF_inst/O
                         net (fo=3, routed)           0.614     0.845    GNSS_Reader_i/Switchmod_0/U0/i_signal
    SLICE_X0Y120         LUT3 (Prop_lut3_I1_O)        0.045     0.890 r  GNSS_Reader_i/Switchmod_0/U0/o_signal_i_1/O
                         net (fo=2, routed)           0.117     1.007    GNSS_Reader_i/Switchmod_0/U0/o_signal_i_1_n_0
    SLICE_X0Y121         FDRE                                         r  GNSS_Reader_i/Switchmod_0/U0/o_signal_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.938     2.088    GNSS_Reader_i/Switchmod_0/U0/sysclk
    SLICE_X0Y121         FDRE                                         r  GNSS_Reader_i/Switchmod_0/U0/o_signal_reg/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            GNSS_Reader_i/Switchmod_0/U0/o_signal_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.061ns  (logic 0.276ns (26.006%)  route 0.785ns (73.994%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.088ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn0_IBUF_inst/O
                         net (fo=3, routed)           0.614     0.845    GNSS_Reader_i/Switchmod_0/U0/i_signal
    SLICE_X0Y120         LUT3 (Prop_lut3_I1_O)        0.045     0.890 r  GNSS_Reader_i/Switchmod_0/U0/o_signal_i_1/O
                         net (fo=2, routed)           0.171     1.061    GNSS_Reader_i/Switchmod_0/U0/o_signal_i_1_n_0
    SLICE_X0Y121         FDRE                                         r  GNSS_Reader_i/Switchmod_0/U0/o_signal_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.938     2.088    GNSS_Reader_i/Switchmod_0/U0/sysclk
    SLICE_X0Y121         FDRE                                         r  GNSS_Reader_i/Switchmod_0/U0/o_signal_reg_lopt_replica/C

Slack:                    inf
  Source:                 GNSS_TX
                            (input port)
  Destination:            GNSS_Reader_i/UART_RXmod_0/U0/r_RX_Data_R_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.842ns  (logic 0.225ns (12.243%)  route 1.616ns (87.757%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M3                                                0.000     0.000 r  GNSS_TX (IN)
                         net (fo=0)                   0.000     0.000    GNSS_TX
    M3                   IBUF (Prop_ibuf_I_O)         0.225     0.225 r  GNSS_TX_IBUF_inst/O
                         net (fo=1, routed)           1.616     1.842    GNSS_Reader_i/UART_RXmod_0/U0/i_RX_Serial
    SLICE_X5Y40          FDRE                                         r  GNSS_Reader_i/UART_RXmod_0/U0/r_RX_Data_R_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.863     2.012    GNSS_Reader_i/UART_RXmod_0/U0/sysclk
    SLICE_X5Y40          FDRE                                         r  GNSS_Reader_i/UART_RXmod_0/U0/r_RX_Data_R_reg/C





