#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Thu Jul  3 16:38:09 2025
# Process ID: 410951
# Current directory: /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec
# Command line: vivado -jou /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/vivado.jou -log /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/vivado.log -mode batch -source /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/gogogo.tcl
# Log file: /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/vivado.log
# Journal file: /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/vivado.jou
#-----------------------------------------------------------
source /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/gogogo.tcl
# set impl_dir "/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.runs/impl_1"
# set bin_file "/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.runs/impl_1/top.bin"
# set bit_file "/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.runs/impl_1/top.bit"
# set hex_file "/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.runs/impl_1/top.hex"
# set mcs_file "/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.runs/impl_1/top.mcs"
# set prm_file "/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.runs/impl_1/top.prm"
# set xsa_file "/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.runs/impl_1/top.xsa"
# set jbd_name "red_pitaya_bd"
# proc check_timing {run} {
#   if { [get_property STATS.WNS [get_runs $run] ] < 0 } {
#     send_msg_id "CASPER-1" {CRITICAL WARNING} "ERROR: Found timing violations => Worst Negative Slack: [get_property STATS.WNS [get_runs $run]] ns"
#   } else {
#     puts "No timing violations => Worst Negative Slack: [get_property STATS.WNS [get_runs $run]] ns"
#   }
# 
#   if { [get_property STATS.TNS [get_runs $run] ] < 0 } {
#     send_msg_id "CASPER-1" {CRITICAL WARNING} "ERROR: Found timing violations => Total Negative Slack: [get_property STATS.TNS [get_runs $run]] ns"
#   }
# 
#   if { [get_property STATS.WHS [get_runs $run] ] < 0 } {
#     send_msg_id "CASPER-1" {CRITICAL WARNING} "ERROR: Found timing violations => Worst Hold Slack: [get_property STATS.WHS [get_runs $run]] ns"
#   } else {
#     puts "No timing violations => Worst Hold Slack: [get_property STATS.WHS [get_runs $run]] ns"
#   }
# 
#   if { [get_property STATS.THS [get_runs $run] ] < 0 } {
#     send_msg_id "CASPER-1" {CRITICAL WARNING} "ERROR: Found timing violations => Total Hold Slack: [get_property STATS.THS [get_runs $run]] ns"
#   }
# }
# proc check_zero_critical {count mess} {
#   if {$count > 0} {
#     puts "************************************************"
#     send_msg_id "CASPER-2" {CRITICAL WARNING} "$mess critical warning count: $count"
#     puts "************************************************"
#   }
# }
# proc puts_red {s} {
#   puts -nonewline "\[1;31m"; #RED
#   puts $s
#   puts -nonewline "\[0m";# Reset
# }
# puts "Starting tcl script"
Starting tcl script
# cd /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec
# create_project -f myproj myproj -part xc7z010clg400-1
# create_bd_design $jbd_name
Wrote  : </home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/bd/red_pitaya_bd/red_pitaya_bd.bd> 
# current_bd_design $jbd_name
# set_property target_language VHDL [current_project]
# import_files -force /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/top.v
# import_files -force /home/shishir/pythontest/mlib_devel/jasper_library/hdl_sources/wb_register_simulink2ppc
# import_files -force /home/shishir/pythontest/mlib_devel/jasper_library/hdl_sources/wb_register_ppc2simulink
# import_files -force /home/shishir/pythontest/mlib_devel/jasper_library/hdl_sources/gpio_simulink2ext
# import_files -force /home/shishir/pythontest/mlib_devel/jasper_library/hdl_sources/red_pitaya_adc/red_pitaya_adc.v
# import_files -force /home/shishir/pythontest/mlib_devel/jasper_library/hdl_sources/red_pitaya_adc/adc_data_fifo/adc_data_fifo.xci
WARNING: [IP_Flow 19-2162] IP 'adc_data_fifo' is locked:
* IP definition 'FIFO Generator (13.2)' for IP 'adc_data_fifo' (customized with software release 2019.1.1) has a different revision in the IP Catalog.
# import_files -force /home/shishir/pythontest/mlib_devel/jasper_library/hdl_sources/infrastructure/red_pitaya.v
# import_files -force /home/shishir/pythontest/mlib_devel/jasper_library/hdl_sources/utils/cdc_synchroniser.vhd
# import_files -force /home/shishir/pythontest/mlib_devel/jasper_library/hdl_sources/sys_block
# import_files -force /home/shishir/pythontest/mlib_devel/jasper_library/hdl_sources/axi4_lite/axi4lite_slave_logic.vhd
# import_files -force /home/shishir/pythontest/mlib_devel/jasper_library/hdl_sources/axi4_lite/axi4lite_pkg.vhd
# import_files -force /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/axi4lite_ic_wrapper.vhdl
# import_files -force /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/xml2vhdl_hdl_output/axi4lite_accum1_snap_ss_bram_pkg.vhd
# import_files -force /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/xml2vhdl_hdl_output/axi4lite_accumdat_snap_ss_bram_pkg.vhd
# import_files -force /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/xml2vhdl_hdl_output/ipb_accum0_snap_ss_bram_dp_ram.vhd
# import_files -force /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/xml2vhdl_hdl_output/ipb_accumdat_snap_ss_bram_dp_ram.vhd
# import_files -force /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/xml2vhdl_hdl_output/axi4lite_accum0_snap_ss_bram_muxdemux.vhd
# import_files -force /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/xml2vhdl_hdl_output/asym_bram_tdp.vhd
# import_files -force /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/xml2vhdl_hdl_output/axi4lite_axi4lite_top_mmap_pkg.vhd
# import_files -force /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/xml2vhdl_hdl_output/axi4lite_accum1_snap_ss_bram.vhd
# import_files -force /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/xml2vhdl_hdl_output/axi4lite_adc_voltage_snap_ss_bram.vhd
# import_files -force /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/xml2vhdl_hdl_output/axi4lite_adc_voltage_snap_ss_bram_muxdemux.vhd
# import_files -force /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/xml2vhdl_hdl_output/axi4lite_accumdat_snap_ss_bram_muxdemux.vhd
# import_files -force /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/xml2vhdl_hdl_output/axi4lite_axi4lite_top_ic.vhd
# import_files -force /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/xml2vhdl_hdl_output/axi4lite_accum0_snap_ss_bram.vhd
# import_files -force /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/xml2vhdl_hdl_output/axi4lite_adc_voltage_snap_ss_bram_pkg.vhd
# import_files -force /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/xml2vhdl_hdl_output/axi4lite_accum0_snap_ss_bram_pkg.vhd
# import_files -force /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/xml2vhdl_hdl_output/axi4lite_sys_muxdemux.vhd
# import_files -force /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/xml2vhdl_hdl_output/axi4lite_sys_pkg.vhd
# import_files -force /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/xml2vhdl_hdl_output/axi4lite_sw_reg_muxdemux.vhd
# import_files -force /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/xml2vhdl_hdl_output/axi4lite_sw_reg.vhd
# import_files -force /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/xml2vhdl_hdl_output/axi4lite_accumdat_snap_ss_bram.vhd
# import_files -force /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/xml2vhdl_hdl_output/ipb_accum1_snap_ss_bram_dp_ram.vhd
# import_files -force /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/xml2vhdl_hdl_output/axi4lite_accum1_snap_ss_bram_muxdemux.vhd
# import_files -force /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/xml2vhdl_hdl_output/axi4lite_sys.vhd
# import_files -force /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/xml2vhdl_hdl_output/axi4lite_sw_reg_pkg.vhd
# import_files -force /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/xml2vhdl_hdl_output/ipb_adc_voltage_snap_ss_bram_dp_ram.vhd
# import_files -force /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/xml2vhdl_hdl_output/axi4lite_axi4lite_top_ic_pkg.vhd
# set repos [get_property ip_repo_paths [current_project]]
# set_property ip_repo_paths "$repos /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/sysgen" [current_project]
# update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/sysgen'.
# create_ip -name test_spec -vendor User_Company -library SysGen -version 1.0 -module_name test_spec_ip
# import_files -force -fileset constrs_1 /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/user_const.xdc
# set_property top top [current_fileset]
# update_compile_order -fileset sources_1
# if {[llength [glob -nocomplain [get_property directory [current_project]]/myproj.srcs/sources_1/imports/*.coe]] > 0} {
# file copy -force {*}[glob [get_property directory [current_project]]/myproj.srcs/sources_1/imports/*.coe] [get_property directory [current_project]]/myproj.srcs/sources_1/ip/
# }
# upgrade_ip -quiet [get_ips *]
# source /home/shishir/pythontest/mlib_devel/jasper_library/hdl_sources/infrastructure/red_pitaya.tcl
## namespace eval _tcl {
## proc get_script_folder {} {
##    set script_path [file normalize [info script]]
##    set script_folder [file dirname $script_path]
##    return $script_folder
## }
## }
## variable script_folder
## set script_folder [_tcl::get_script_folder]
## set scripts_vivado_version 2021.1
## set current_vivado_version [version -short]
## if { [string first $scripts_vivado_version $current_vivado_version] == -1 } {
##    puts ""
##    catch {common::send_gid_msg -ssname BD::TCL -id 2041 -severity "ERROR" "This script was generated using Vivado <$scripts_vivado_version> and is being run in <$current_vivado_version> of Vivado. Please run the script in Vivado <$scripts_vivado_version> then open the design in Vivado <$current_vivado_version>. Upgrade the design by running \"Tools => Report => Report IP Status...\", then run write_bd_tcl to create an updated script."}
## 
##    return 1
## }
## set list_projs [get_projects -quiet]
## if { $list_projs eq "" } {
##    create_project project_1 myproj -part xc7z010clg400-1
## }
## variable design_name
## set design_name red_pitaya
## set errMsg ""
## set nRet 0
## set cur_design [current_bd_design -quiet]
## set list_cells [get_bd_cells -quiet]
## if { ${design_name} eq "" } {
##    # USE CASES:
##    #    1) Design_name not set
## 
##    set errMsg "Please set the variable <design_name> to a non-empty value."
##    set nRet 1
## 
## } elseif { ${cur_design} ne "" && ${list_cells} eq "" } {
##    # USE CASES:
##    #    2): Current design opened AND is empty AND names same.
##    #    3): Current design opened AND is empty AND names diff; design_name NOT in project.
##    #    4): Current design opened AND is empty AND names diff; design_name exists in project.
## 
##    if { $cur_design ne $design_name } {
##       common::send_gid_msg -ssname BD::TCL -id 2001 -severity "INFO" "Changing value of <design_name> from <$design_name> to <$cur_design> since current design is empty."
##       set design_name [get_property NAME $cur_design]
##    }
##    common::send_gid_msg -ssname BD::TCL -id 2002 -severity "INFO" "Constructing design in IPI design <$cur_design>..."
## 
## } elseif { ${cur_design} ne "" && $list_cells ne "" && $cur_design eq $design_name } {
##    # USE CASES:
##    #    5) Current design opened AND has components AND same names.
## 
##    set errMsg "Design <$design_name> already exists in your project, please set the variable <design_name> to another value."
##    set nRet 1
## } elseif { [get_files -quiet ${design_name}.bd] ne "" } {
##    # USE CASES: 
##    #    6) Current opened design, has components, but diff names, design_name exists in project.
##    #    7) No opened design, design_name exists in project.
## 
##    set errMsg "Design <$design_name> already exists in your project, please set the variable <design_name> to another value."
##    set nRet 2
## 
## } else {
##    # USE CASES:
##    #    8) No opened design, design_name not in project.
##    #    9) Current opened design, has components, but diff names, design_name not in project.
## 
##    common::send_gid_msg -ssname BD::TCL -id 2003 -severity "INFO" "Currently there is no design <$design_name> in project, so creating one..."
## 
##    create_bd_design $design_name
## 
##    common::send_gid_msg -ssname BD::TCL -id 2004 -severity "INFO" "Making design <$design_name> as current_bd_design."
##    current_bd_design $design_name
## 
## }
INFO: [BD::TCL 103-2001] Changing value of <design_name> from <red_pitaya> to <red_pitaya_bd> since current design is empty.
INFO: [BD::TCL 103-2002] Constructing design in IPI design <red_pitaya_bd>...
## common::send_gid_msg -ssname BD::TCL -id 2005 -severity "INFO" "Currently the variable <design_name> is equal to \"$design_name\"."
INFO: [BD::TCL 103-2005] Currently the variable <design_name> is equal to "red_pitaya_bd".
## if { $nRet != 0 } {
##    catch {common::send_gid_msg -ssname BD::TCL -id 2006 -severity "ERROR" $errMsg}
##    return $nRet
## }
## set bCheckIPsPassed 1
## set bCheckIPs 1
## if { $bCheckIPs == 1 } {
##    set list_check_ips "\ 
## xilinx.com:ip:axi_protocol_converter:2.1\
## xilinx.com:ip:processing_system7:5.5\
## xilinx.com:ip:proc_sys_reset:5.0\
## "
## 
##    set list_ips_missing ""
##    common::send_gid_msg -ssname BD::TCL -id 2011 -severity "INFO" "Checking if the following IPs exist in the project's IP catalog: $list_check_ips ."
## 
##    foreach ip_vlnv $list_check_ips {
##       set ip_obj [get_ipdefs -all $ip_vlnv]
##       if { $ip_obj eq "" } {
##          lappend list_ips_missing $ip_vlnv
##       }
##    }
## 
##    if { $list_ips_missing ne "" } {
##       catch {common::send_gid_msg -ssname BD::TCL -id 2012 -severity "ERROR" "The following IPs are not found in the IP Catalog:\n  $list_ips_missing\n\nResolution: Please add the repository containing the IP(s) to the project." }
##       set bCheckIPsPassed 0
##    }
## 
## }
INFO: [BD::TCL 103-2011] Checking if the following IPs exist in the project's IP catalog:  
xilinx.com:ip:axi_protocol_converter:2.1 xilinx.com:ip:processing_system7:5.5 xilinx.com:ip:proc_sys_reset:5.0  .
## if { $bCheckIPsPassed != 1 } {
##   common::send_gid_msg -ssname BD::TCL -id 2023 -severity "WARNING" "Will not continue with creation of design due to the error(s) above."
##   return 3
## }
## proc create_root_design { parentCell } {
## 
##   variable script_folder
##   variable design_name
## 
##   if { $parentCell eq "" } {
##      set parentCell [get_bd_cells /]
##   }
## 
##   # Get object for parentCell
##   set parentObj [get_bd_cells $parentCell]
##   if { $parentObj == "" } {
##      catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
##      return
##   }
## 
##   # Make sure parentObj is hier blk
##   set parentType [get_property TYPE $parentObj]
##   if { $parentType ne "hier" } {
##      catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
##      return
##   }
## 
##   # Save current instance; Restore later
##   set oldCurInst [current_bd_instance .]
## 
##   # Set parent object as current
##   current_bd_instance $parentObj
## 
## 
##   # Create interface ports
##   set DDR [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:ddrx_rtl:1.0 DDR ]
## 
##   set FIXED_IO [ create_bd_intf_port -mode Master -vlnv xilinx.com:display_processing_system7:fixedio_rtl:1.0 FIXED_IO ]
## 
##   set M_AXI [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M_AXI ]
##   set_property -dict [ list \
##    CONFIG.ADDR_WIDTH {31} \
##    CONFIG.DATA_WIDTH {32} \
##    CONFIG.HAS_BURST {0} \
##    CONFIG.HAS_CACHE {0} \
##    CONFIG.HAS_LOCK {0} \
##    CONFIG.HAS_QOS {0} \
##    CONFIG.HAS_REGION {0} \
##    CONFIG.PROTOCOL {AXI4LITE} \
##    ] $M_AXI
## 
## 
##   # Create ports
##   set axil_clk [ create_bd_port -dir O -type clk axil_clk ]
##   set_property -dict [ list \
##    CONFIG.ASSOCIATED_BUSIF {M_AXI} \
##  ] $axil_clk
##   set axil_rst [ create_bd_port -dir O -from 0 -to 0 axil_rst ]
##   set axil_rst_n [ create_bd_port -dir O -from 0 -to 0 -type rst axil_rst_n ]
## 
##   # Create instance: axi_protocol_convert_0, and set properties
##   set axi_protocol_convert_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_protocol_converter:2.1 axi_protocol_convert_0 ]
## 
##   # Create instance: processing_system7_0, and set properties
##   set processing_system7_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0 ]
##   set_property -dict [ list \
##    CONFIG.PCW_ACT_APU_PERIPHERAL_FREQMHZ {666.666687} \
##    CONFIG.PCW_ACT_CAN_PERIPHERAL_FREQMHZ {10.000000} \
##    CONFIG.PCW_ACT_DCI_PERIPHERAL_FREQMHZ {10.158730} \
##    CONFIG.PCW_ACT_ENET0_PERIPHERAL_FREQMHZ {10.000000} \
##    CONFIG.PCW_ACT_ENET1_PERIPHERAL_FREQMHZ {10.000000} \
##    CONFIG.PCW_ACT_FPGA0_PERIPHERAL_FREQMHZ {100.000000} \
##    CONFIG.PCW_ACT_FPGA1_PERIPHERAL_FREQMHZ {10.000000} \
##    CONFIG.PCW_ACT_FPGA2_PERIPHERAL_FREQMHZ {10.000000} \
##    CONFIG.PCW_ACT_FPGA3_PERIPHERAL_FREQMHZ {10.000000} \
##    CONFIG.PCW_ACT_PCAP_PERIPHERAL_FREQMHZ {200.000000} \
##    CONFIG.PCW_ACT_QSPI_PERIPHERAL_FREQMHZ {10.000000} \
##    CONFIG.PCW_ACT_SDIO_PERIPHERAL_FREQMHZ {10.000000} \
##    CONFIG.PCW_ACT_SMC_PERIPHERAL_FREQMHZ {10.000000} \
##    CONFIG.PCW_ACT_SPI_PERIPHERAL_FREQMHZ {10.000000} \
##    CONFIG.PCW_ACT_TPIU_PERIPHERAL_FREQMHZ {200.000000} \
##    CONFIG.PCW_ACT_TTC0_CLK0_PERIPHERAL_FREQMHZ {111.111115} \
##    CONFIG.PCW_ACT_TTC0_CLK1_PERIPHERAL_FREQMHZ {111.111115} \
##    CONFIG.PCW_ACT_TTC0_CLK2_PERIPHERAL_FREQMHZ {111.111115} \
##    CONFIG.PCW_ACT_TTC1_CLK0_PERIPHERAL_FREQMHZ {111.111115} \
##    CONFIG.PCW_ACT_TTC1_CLK1_PERIPHERAL_FREQMHZ {111.111115} \
##    CONFIG.PCW_ACT_TTC1_CLK2_PERIPHERAL_FREQMHZ {111.111115} \
##    CONFIG.PCW_ACT_UART_PERIPHERAL_FREQMHZ {10.000000} \
##    CONFIG.PCW_ACT_WDT_PERIPHERAL_FREQMHZ {111.111115} \
##    CONFIG.PCW_ARMPLL_CTRL_FBDIV {40} \
##    CONFIG.PCW_CAN_PERIPHERAL_DIVISOR0 {1} \
##    CONFIG.PCW_CAN_PERIPHERAL_DIVISOR1 {1} \
##    CONFIG.PCW_CLK0_FREQ {100000000} \
##    CONFIG.PCW_CLK1_FREQ {10000000} \
##    CONFIG.PCW_CLK2_FREQ {10000000} \
##    CONFIG.PCW_CLK3_FREQ {10000000} \
##    CONFIG.PCW_CPU_CPU_PLL_FREQMHZ {1333.333} \
##    CONFIG.PCW_CPU_PERIPHERAL_DIVISOR0 {2} \
##    CONFIG.PCW_DCI_PERIPHERAL_DIVISOR0 {15} \
##    CONFIG.PCW_DCI_PERIPHERAL_DIVISOR1 {7} \
##    CONFIG.PCW_DDRPLL_CTRL_FBDIV {32} \
##    CONFIG.PCW_DDR_DDR_PLL_FREQMHZ {1066.667} \
##    CONFIG.PCW_DDR_PERIPHERAL_DIVISOR0 {2} \
##    CONFIG.PCW_DDR_RAM_HIGHADDR {0x1FFFFFFF} \
##    CONFIG.PCW_ENET0_PERIPHERAL_DIVISOR0 {1} \
##    CONFIG.PCW_ENET0_PERIPHERAL_DIVISOR1 {1} \
##    CONFIG.PCW_ENET1_PERIPHERAL_DIVISOR0 {1} \
##    CONFIG.PCW_ENET1_PERIPHERAL_DIVISOR1 {1} \
##    CONFIG.PCW_EN_CLK1_PORT {0} \
##    CONFIG.PCW_FCLK0_PERIPHERAL_DIVISOR0 {4} \
##    CONFIG.PCW_FCLK0_PERIPHERAL_DIVISOR1 {4} \
##    CONFIG.PCW_FCLK1_PERIPHERAL_DIVISOR0 {1} \
##    CONFIG.PCW_FCLK1_PERIPHERAL_DIVISOR1 {1} \
##    CONFIG.PCW_FCLK2_PERIPHERAL_DIVISOR0 {1} \
##    CONFIG.PCW_FCLK2_PERIPHERAL_DIVISOR1 {1} \
##    CONFIG.PCW_FCLK3_PERIPHERAL_DIVISOR0 {1} \
##    CONFIG.PCW_FCLK3_PERIPHERAL_DIVISOR1 {1} \
##    CONFIG.PCW_FCLK_CLK1_BUF {FALSE} \
##    CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {100} \
##    CONFIG.PCW_FPGA_FCLK0_ENABLE {1} \
##    CONFIG.PCW_FPGA_FCLK1_ENABLE {0} \
##    CONFIG.PCW_FPGA_FCLK2_ENABLE {0} \
##    CONFIG.PCW_FPGA_FCLK3_ENABLE {0} \
##    CONFIG.PCW_I2C_PERIPHERAL_FREQMHZ {25} \
##    CONFIG.PCW_IOPLL_CTRL_FBDIV {48} \
##    CONFIG.PCW_IO_IO_PLL_FREQMHZ {1600.000} \
##    CONFIG.PCW_PCAP_PERIPHERAL_DIVISOR0 {8} \
##    CONFIG.PCW_QSPI_PERIPHERAL_DIVISOR0 {1} \
##    CONFIG.PCW_SDIO_PERIPHERAL_DIVISOR0 {1} \
##    CONFIG.PCW_SMC_PERIPHERAL_DIVISOR0 {1} \
##    CONFIG.PCW_SPI_PERIPHERAL_DIVISOR0 {1} \
##    CONFIG.PCW_TPIU_PERIPHERAL_DIVISOR0 {1} \
##    CONFIG.PCW_UART_PERIPHERAL_DIVISOR0 {1} \
##    CONFIG.PCW_UIPARAM_ACT_DDR_FREQ_MHZ {533.333374} \
##  ] $processing_system7_0
## 
##   # Create instance: rst_ps7_0_50M, and set properties
##   set rst_ps7_0_50M [ create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 rst_ps7_0_50M ]
## 
##   # Create interface connections
##   connect_bd_intf_net -intf_net axi_protocol_convert_0_M_AXI [get_bd_intf_ports M_AXI] [get_bd_intf_pins axi_protocol_convert_0/M_AXI]
##   connect_bd_intf_net -intf_net processing_system7_0_DDR [get_bd_intf_ports DDR] [get_bd_intf_pins processing_system7_0/DDR]
##   connect_bd_intf_net -intf_net processing_system7_0_FIXED_IO [get_bd_intf_ports FIXED_IO] [get_bd_intf_pins processing_system7_0/FIXED_IO]
##   connect_bd_intf_net -intf_net processing_system7_0_M_AXI_GP0 [get_bd_intf_pins axi_protocol_convert_0/S_AXI] [get_bd_intf_pins processing_system7_0/M_AXI_GP0]
## 
##   # Create port connections
##   connect_bd_net -net processing_system7_0_FCLK_CLK0 [get_bd_ports axil_clk] [get_bd_pins axi_protocol_convert_0/aclk] [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins processing_system7_0/M_AXI_GP0_ACLK] [get_bd_pins rst_ps7_0_50M/slowest_sync_clk]
##   connect_bd_net -net processing_system7_0_FCLK_RESET0_N [get_bd_pins processing_system7_0/FCLK_RESET0_N] [get_bd_pins rst_ps7_0_50M/ext_reset_in]
##   connect_bd_net -net rst_ps7_0_50M_interconnect_aresetn [get_bd_pins axi_protocol_convert_0/aresetn] [get_bd_pins rst_ps7_0_50M/interconnect_aresetn]
##   connect_bd_net -net rst_ps7_0_50M_peripheral_aresetn [get_bd_ports axil_rst_n] [get_bd_pins rst_ps7_0_50M/peripheral_aresetn]
##   connect_bd_net -net rst_ps7_0_50M_peripheral_reset [get_bd_ports axil_rst] [get_bd_pins rst_ps7_0_50M/peripheral_reset]
## 
##   # Create address segments
##   assign_bd_address -offset 0x40000000 -range 0x00010000 -target_address_space [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs M_AXI/Reg] -force
## 
## 
##   # Restore current instance
##   current_bd_instance $oldCurInst
## 
##   validate_bd_design
##   save_bd_design
## }
## create_root_design ""
Slave segment '/M_AXI/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x4000_0000 [ 64K ]>.
Wrote  : </home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/bd/red_pitaya_bd/red_pitaya_bd.bd> 
# generate_target all [get_files [get_property directory [current_project]]/myproj.srcs/sources_1/bd/red_pitaya_bd/red_pitaya_bd.bd]
INFO: [BD 41-1662] The design 'red_pitaya_bd.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/bd/red_pitaya_bd/synth/red_pitaya_bd.vhd
VHDL Output written to : /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/bd/red_pitaya_bd/sim/red_pitaya_bd.vhd
VHDL Output written to : /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/bd/red_pitaya_bd/hdl/red_pitaya_bd_wrapper.vhd
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/bd/red_pitaya_bd/ip/red_pitaya_bd_axi_protocol_convert_0_0/red_pitaya_bd_axi_protocol_convert_0_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_protocol_convert_0 .
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP0'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
Exporting to file /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/bd/red_pitaya_bd/hw_handoff/red_pitaya_bd.hwh
Generated Block Design Tcl file /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/bd/red_pitaya_bd/hw_handoff/red_pitaya_bd_bd.tcl
Generated Hardware Definition File /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/bd/red_pitaya_bd/synth/red_pitaya_bd.hwdef
generate_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2610.078 ; gain = 0.000 ; free physical = 5561 ; free virtual = 8479
# make_wrapper -files [get_files [get_property directory [current_project]]/myproj.srcs/sources_1/bd/red_pitaya_bd/red_pitaya_bd.bd] -top
# add_files -norecurse [get_property directory [current_project]]/myproj.srcs/sources_1/bd/red_pitaya_bd/hdl/red_pitaya_bd_wrapper.vhd
INFO: [Project 1-1716] Could not find the wrapper file /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/bd/red_pitaya_bd/hdl/red_pitaya_bd_wrapper.vhd, checking in project .gen location instead.
INFO: [Vivado 12-12390] Found file /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/bd/red_pitaya_bd/hdl/red_pitaya_bd_wrapper.vhd, adding it to Project
# update_compile_order -fileset sources_1
# import_files {/home/shishir/pythontest/mlib_devel/jasper_library/hdl_sources/axi4_lite/axi4lite_slave_logic.vhd /home/shishir/pythontest/mlib_devel/jasper_library/hdl_sources/axi4_lite/axi4lite_pkg.vhd}
WARNING: [filemgmt 20-354] The following file(s) were not imported. Local copy of file(s) already exists:
/home/shishir/pythontest/mlib_devel/jasper_library/hdl_sources/axi4_lite/axi4lite_pkg.vhd
/home/shishir/pythontest/mlib_devel/jasper_library/hdl_sources/axi4_lite/axi4lite_slave_logic.vhd
Hint: use the '-force' option to overwrite the local copies.
# update_compile_order -fileset sources_1
# save_bd_design
# validate_bd_design
INFO: [BD 5-320] Validate design is not run, since the design is already validated.
# generate_target all [get_files [get_property directory [current_project]]/myproj.srcs/sources_1/bd/red_pitaya_bd/red_pitaya_bd.bd]
INFO: [BD 41-1637] Generated targets are already up-to-date for block design 'red_pitaya_bd' - hence not re-generating.
# make_wrapper -files [get_files [get_property directory [current_project]]/myproj.srcs/sources_1/bd/red_pitaya_bd/red_pitaya_bd.bd] -top
# add_files -norecurse [get_property directory [current_project]]/myproj.srcs/sources_1/bd/red_pitaya_bd/hdl/red_pitaya_bd_wrapper.vhd
INFO: [Project 1-1716] Could not find the wrapper file /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/bd/red_pitaya_bd/hdl/red_pitaya_bd_wrapper.vhd, checking in project .gen location instead.
INFO: [Vivado 12-12390] Found file /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/bd/red_pitaya_bd/hdl/red_pitaya_bd_wrapper.vhd, adding it to Project
WARNING: [filemgmt 56-12] File '/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/bd/red_pitaya_bd/hdl/red_pitaya_bd_wrapper.vhd' cannot be added to the project because it already exists in the project, skipping this file
# update_compile_order -fileset sources_1
# reset_run synth_1
# launch_runs synth_1 -jobs 4
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'test_spec_ip'...
WARNING: [IP_Flow 19-519] IP 'test_spec_ip' detected a language mismatch between 'Verilog Synthesis Wrapper' and 'VHDL Synthesis' output products. Please check with the IP provider to see if this is expected.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'adc_data_fifo'...
[Thu Jul  3 16:39:30 2025] Launched adc_data_fifo_synth_1, test_spec_ip_synth_1, red_pitaya_bd_rst_ps7_0_50M_0_synth_1, red_pitaya_bd_processing_system7_0_0_synth_1, red_pitaya_bd_axi_protocol_convert_0_0_synth_1...
Run output will be captured here:
adc_data_fifo_synth_1: /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.runs/adc_data_fifo_synth_1/runme.log
test_spec_ip_synth_1: /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.runs/test_spec_ip_synth_1/runme.log
red_pitaya_bd_rst_ps7_0_50M_0_synth_1: /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.runs/red_pitaya_bd_rst_ps7_0_50M_0_synth_1/runme.log
red_pitaya_bd_processing_system7_0_0_synth_1: /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.runs/red_pitaya_bd_processing_system7_0_0_synth_1/runme.log
red_pitaya_bd_axi_protocol_convert_0_0_synth_1: /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.runs/red_pitaya_bd_axi_protocol_convert_0_0_synth_1/runme.log
[Thu Jul  3 16:39:30 2025] Launched synth_1...
Run output will be captured here: /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:03 ; elapsed = 00:01:03 . Memory (MB): peak = 2714.129 ; gain = 24.012 ; free physical = 1344 ; free virtual = 4006
# wait_on_run synth_1
[Thu Jul  3 16:39:30 2025] Waiting for synth_1 to finish...

*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/sysgen'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/shishir/tools/Xilinx/Vivado/2021.1/data/ip'.
Command: synth_design -top top -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 411928
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2516.797 ; gain = 0.000 ; free physical = 4747 ; free virtual = 7557
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/test_spec/top.v:7]
INFO: [Synth 8-638] synthesizing module 'gpio_simulink2ext' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/gpio_simulink2ext/gpio_simulink2ext.vhd:31]
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter DDR bound to: 0 - type: integer 
	Parameter CLK_PHASE bound to: 0 - type: integer 
	Parameter REG_IOB bound to: true - type: string 
	Parameter USE_DELAY bound to: 0 - type: integer 
INFO: [Synth 8-113] binding component instance 'Q_REG_SDR' to cell 'FD' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/gpio_simulink2ext/gpio_simulink2ext.vhd:126]
INFO: [Synth 8-113] binding component instance 'OBUF_SDR' to cell 'OBUF' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/gpio_simulink2ext/gpio_simulink2ext.vhd:133]
INFO: [Synth 8-256] done synthesizing module 'gpio_simulink2ext' (1#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/gpio_simulink2ext/gpio_simulink2ext.vhd:31]
WARNING: [Synth 8-7071] port 'delay_load_en' of module 'gpio_simulink2ext' is unconnected for instance 'test_spec_gpio_led' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/test_spec/top.v:232]
WARNING: [Synth 8-7071] port 'delay_val' of module 'gpio_simulink2ext' is unconnected for instance 'test_spec_gpio_led' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/test_spec/top.v:232]
WARNING: [Synth 8-7071] port 'delay_rst' of module 'gpio_simulink2ext' is unconnected for instance 'test_spec_gpio_led' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/test_spec/top.v:232]
WARNING: [Synth 8-7023] instance 'test_spec_gpio_led' of module 'gpio_simulink2ext' has 7 connections declared, but only 4 given [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/test_spec/top.v:232]
WARNING: [Synth 8-7071] port 'delay_load_en' of module 'gpio_simulink2ext' is unconnected for instance 'test_spec_gpio_led1' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/test_spec/top.v:246]
WARNING: [Synth 8-7071] port 'delay_val' of module 'gpio_simulink2ext' is unconnected for instance 'test_spec_gpio_led1' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/test_spec/top.v:246]
WARNING: [Synth 8-7071] port 'delay_rst' of module 'gpio_simulink2ext' is unconnected for instance 'test_spec_gpio_led1' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/test_spec/top.v:246]
WARNING: [Synth 8-7023] instance 'test_spec_gpio_led1' of module 'gpio_simulink2ext' has 7 connections declared, but only 4 given [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/test_spec/top.v:246]
INFO: [Synth 8-638] synthesizing module 'red_pitaya_bd' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/bd/red_pitaya_bd/synth/red_pitaya_bd.vhd:66]
INFO: [Synth 8-3491] module 'red_pitaya_bd_axi_protocol_convert_0_0' declared at '/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.runs/synth_1/.Xil/Vivado-411920-shishir-HP-Pavilion-Laptop-15-eg3xxx/realtime/red_pitaya_bd_axi_protocol_convert_0_0_stub.vhdl:5' bound to instance 'axi_protocol_convert_0' of component 'red_pitaya_bd_axi_protocol_convert_0_0' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/bd/red_pitaya_bd/synth/red_pitaya_bd.vhd:367]
INFO: [Synth 8-638] synthesizing module 'red_pitaya_bd_axi_protocol_convert_0_0' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.runs/synth_1/.Xil/Vivado-411920-shishir-HP-Pavilion-Laptop-15-eg3xxx/realtime/red_pitaya_bd_axi_protocol_convert_0_0_stub.vhdl:70]
INFO: [Synth 8-3491] module 'red_pitaya_bd_processing_system7_0_0' declared at '/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.runs/synth_1/.Xil/Vivado-411920-shishir-HP-Pavilion-Laptop-15-eg3xxx/realtime/red_pitaya_bd_processing_system7_0_0_stub.vhdl:5' bound to instance 'processing_system7_0' of component 'red_pitaya_bd_processing_system7_0_0' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/bd/red_pitaya_bd/synth/red_pitaya_bd.vhd:429]
INFO: [Synth 8-638] synthesizing module 'red_pitaya_bd_processing_system7_0_0' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.runs/synth_1/.Xil/Vivado-411920-shishir-HP-Pavilion-Laptop-15-eg3xxx/realtime/red_pitaya_bd_processing_system7_0_0_stub.vhdl:73]
INFO: [Synth 8-3491] module 'red_pitaya_bd_rst_ps7_0_50M_0' declared at '/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.runs/synth_1/.Xil/Vivado-411920-shishir-HP-Pavilion-Laptop-15-eg3xxx/realtime/red_pitaya_bd_rst_ps7_0_50M_0_stub.vhdl:5' bound to instance 'rst_ps7_0_50M' of component 'red_pitaya_bd_rst_ps7_0_50M_0' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/bd/red_pitaya_bd/synth/red_pitaya_bd.vhd:494]
INFO: [Synth 8-638] synthesizing module 'red_pitaya_bd_rst_ps7_0_50M_0' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.runs/synth_1/.Xil/Vivado-411920-shishir-HP-Pavilion-Laptop-15-eg3xxx/realtime/red_pitaya_bd_rst_ps7_0_50M_0_stub.vhdl:21]
INFO: [Synth 8-256] done synthesizing module 'red_pitaya_bd' (2#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/bd/red_pitaya_bd/synth/red_pitaya_bd.vhd:66]
WARNING: [Synth 8-7071] port 'DDR_addr' of module 'red_pitaya_bd' is unconnected for instance 'red_pitaya_bd_inst' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/test_spec/top.v:254]
WARNING: [Synth 8-7071] port 'DDR_cas_n' of module 'red_pitaya_bd' is unconnected for instance 'red_pitaya_bd_inst' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/test_spec/top.v:254]
WARNING: [Synth 8-7071] port 'DDR_ck_n' of module 'red_pitaya_bd' is unconnected for instance 'red_pitaya_bd_inst' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/test_spec/top.v:254]
WARNING: [Synth 8-7071] port 'DDR_ck_p' of module 'red_pitaya_bd' is unconnected for instance 'red_pitaya_bd_inst' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/test_spec/top.v:254]
WARNING: [Synth 8-7071] port 'DDR_cke' of module 'red_pitaya_bd' is unconnected for instance 'red_pitaya_bd_inst' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/test_spec/top.v:254]
WARNING: [Synth 8-7071] port 'DDR_cs_n' of module 'red_pitaya_bd' is unconnected for instance 'red_pitaya_bd_inst' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/test_spec/top.v:254]
WARNING: [Synth 8-7071] port 'DDR_dm' of module 'red_pitaya_bd' is unconnected for instance 'red_pitaya_bd_inst' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/test_spec/top.v:254]
WARNING: [Synth 8-7071] port 'DDR_dq' of module 'red_pitaya_bd' is unconnected for instance 'red_pitaya_bd_inst' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/test_spec/top.v:254]
WARNING: [Synth 8-7071] port 'DDR_dqs_n' of module 'red_pitaya_bd' is unconnected for instance 'red_pitaya_bd_inst' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/test_spec/top.v:254]
WARNING: [Synth 8-7071] port 'DDR_dqs_p' of module 'red_pitaya_bd' is unconnected for instance 'red_pitaya_bd_inst' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/test_spec/top.v:254]
WARNING: [Synth 8-7071] port 'DDR_odt' of module 'red_pitaya_bd' is unconnected for instance 'red_pitaya_bd_inst' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/test_spec/top.v:254]
WARNING: [Synth 8-7071] port 'DDR_ras_n' of module 'red_pitaya_bd' is unconnected for instance 'red_pitaya_bd_inst' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/test_spec/top.v:254]
WARNING: [Synth 8-7071] port 'FIXED_IO_mio' of module 'red_pitaya_bd' is unconnected for instance 'red_pitaya_bd_inst' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/test_spec/top.v:254]
WARNING: [Synth 8-7023] instance 'red_pitaya_bd_inst' of module 'red_pitaya_bd' has 43 connections declared, but only 42 given [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/test_spec/top.v:254]
INFO: [Synth 8-6157] synthesizing module 'red_pitaya_infrastructure' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/infrastructure/red_pitaya.v:1]
	Parameter MULTIPLY bound to: 8.000000 - type: double 
	Parameter DIVIDE bound to: 8.000000 - type: double 
	Parameter DIVCLK bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'IBUF' [/home/shishir/tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:51657]
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (3#1) [/home/shishir/tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:51657]
INFO: [Synth 8-6157] synthesizing module 'MMCM_BASE' [/home/shishir/tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:60809]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 8.000000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKIN1_PERIOD bound to: 8.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 8.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_DIVIDE bound to: 12 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 90.000000 - type: double 
	Parameter CLKOUT2_DIVIDE bound to: 12 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 180.000000 - type: double 
	Parameter CLKOUT3_DIVIDE bound to: 12 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 270.000000 - type: double 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: double 
	Parameter CLOCK_HOLD bound to: FALSE - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.000000 - type: double 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCM_BASE' (4#1) [/home/shishir/tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:60809]
INFO: [Synth 8-6157] synthesizing module 'MMCM_BASE__parameterized0' [/home/shishir/tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:60809]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 8.000000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKIN1_PERIOD bound to: 8.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 1.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT3_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: -45.000000 - type: double 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT4_PHASE bound to: 90.000000 - type: double 
	Parameter CLKOUT5_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT5_PHASE bound to: 180.000000 - type: double 
	Parameter CLKOUT6_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT6_PHASE bound to: 270.000000 - type: double 
	Parameter CLOCK_HOLD bound to: FALSE - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.000000 - type: double 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCM_BASE__parameterized0' (4#1) [/home/shishir/tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:60809]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/home/shishir/tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (5#1) [/home/shishir/tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6155] done synthesizing module 'red_pitaya_infrastructure' (6#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/infrastructure/red_pitaya.v:1]
INFO: [Synth 8-6157] synthesizing module 'red_pitaya_adc' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/red_pitaya_adc/red_pitaya_adc.v:11]
	Parameter NUM_OF_BITS bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'adc_data_fifo' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.runs/synth_1/.Xil/Vivado-411920-shishir-HP-Pavilion-Laptop-15-eg3xxx/realtime/adc_data_fifo_stub.vhdl:20]
INFO: [Synth 8-6155] done synthesizing module 'red_pitaya_adc' (7#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/red_pitaya_adc/red_pitaya_adc.v:11]
INFO: [Synth 8-638] synthesizing module 'cdc_synchroniser' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/utils/cdc_synchroniser.vhd:147]
	Parameter G_BUS_WIDTH bound to: 32 - type: integer 
WARNING: [Synth 8-3919] null assignment ignored [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/utils/cdc_synchroniser.vhd:194]
INFO: [Synth 8-256] done synthesizing module 'cdc_synchroniser' (8#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/utils/cdc_synchroniser.vhd:147]
WARNING: [Synth 8-7071] port 'IP_TRIGGER' of module 'cdc_synchroniser' is unconnected for instance 'test_spec_acc_cnt' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/test_spec/top.v:342]
WARNING: [Synth 8-7071] port 'OP_TRIGGER' of module 'cdc_synchroniser' is unconnected for instance 'test_spec_acc_cnt' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/test_spec/top.v:342]
WARNING: [Synth 8-7023] instance 'test_spec_acc_cnt' of module 'cdc_synchroniser' has 7 connections declared, but only 5 given [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/test_spec/top.v:342]
INFO: [Synth 8-638] synthesizing module 'cdc_synchroniser__parameterized0' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/utils/cdc_synchroniser.vhd:147]
	Parameter G_BUS_WIDTH bound to: 32 - type: integer 
	Parameter G_OP_INITIAL_VAL bound to: 2 - type: integer 
WARNING: [Synth 8-3919] null assignment ignored [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/utils/cdc_synchroniser.vhd:194]
INFO: [Synth 8-256] done synthesizing module 'cdc_synchroniser__parameterized0' (8#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/utils/cdc_synchroniser.vhd:147]
WARNING: [Synth 8-7071] port 'IP_TRIGGER' of module 'cdc_synchroniser' is unconnected for instance 'test_spec_acc_len' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/test_spec/top.v:354]
WARNING: [Synth 8-7071] port 'OP_TRIGGER' of module 'cdc_synchroniser' is unconnected for instance 'test_spec_acc_len' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/test_spec/top.v:354]
WARNING: [Synth 8-7023] instance 'test_spec_acc_len' of module 'cdc_synchroniser' has 7 connections declared, but only 5 given [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/test_spec/top.v:354]
INFO: [Synth 8-638] synthesizing module 'cdc_synchroniser__parameterized1' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/utils/cdc_synchroniser.vhd:147]
	Parameter G_BUS_WIDTH bound to: 32 - type: integer 
	Parameter G_OP_INITIAL_VAL bound to: 0 - type: integer 
WARNING: [Synth 8-3919] null assignment ignored [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/utils/cdc_synchroniser.vhd:194]
INFO: [Synth 8-256] done synthesizing module 'cdc_synchroniser__parameterized1' (8#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/utils/cdc_synchroniser.vhd:147]
WARNING: [Synth 8-7071] port 'IP_TRIGGER' of module 'cdc_synchroniser' is unconnected for instance 'test_spec_accum0_snap_ss_ctrl' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/test_spec/top.v:366]
WARNING: [Synth 8-7071] port 'OP_TRIGGER' of module 'cdc_synchroniser' is unconnected for instance 'test_spec_accum0_snap_ss_ctrl' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/test_spec/top.v:366]
WARNING: [Synth 8-7023] instance 'test_spec_accum0_snap_ss_ctrl' of module 'cdc_synchroniser' has 7 connections declared, but only 5 given [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/test_spec/top.v:366]
WARNING: [Synth 8-7071] port 'IP_TRIGGER' of module 'cdc_synchroniser' is unconnected for instance 'test_spec_accum0_snap_ss_status' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/test_spec/top.v:377]
WARNING: [Synth 8-7071] port 'OP_TRIGGER' of module 'cdc_synchroniser' is unconnected for instance 'test_spec_accum0_snap_ss_status' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/test_spec/top.v:377]
WARNING: [Synth 8-7023] instance 'test_spec_accum0_snap_ss_status' of module 'cdc_synchroniser' has 7 connections declared, but only 5 given [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/test_spec/top.v:377]
WARNING: [Synth 8-7071] port 'IP_TRIGGER' of module 'cdc_synchroniser' is unconnected for instance 'test_spec_accum1_snap_ss_ctrl' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/test_spec/top.v:389]
WARNING: [Synth 8-7071] port 'OP_TRIGGER' of module 'cdc_synchroniser' is unconnected for instance 'test_spec_accum1_snap_ss_ctrl' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/test_spec/top.v:389]
WARNING: [Synth 8-7023] instance 'test_spec_accum1_snap_ss_ctrl' of module 'cdc_synchroniser' has 7 connections declared, but only 5 given [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/test_spec/top.v:389]
WARNING: [Synth 8-7071] port 'IP_TRIGGER' of module 'cdc_synchroniser' is unconnected for instance 'test_spec_accum1_snap_ss_status' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/test_spec/top.v:400]
WARNING: [Synth 8-7071] port 'OP_TRIGGER' of module 'cdc_synchroniser' is unconnected for instance 'test_spec_accum1_snap_ss_status' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/test_spec/top.v:400]
WARNING: [Synth 8-7023] instance 'test_spec_accum1_snap_ss_status' of module 'cdc_synchroniser' has 7 connections declared, but only 5 given [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/test_spec/top.v:400]
WARNING: [Synth 8-7071] port 'IP_TRIGGER' of module 'cdc_synchroniser' is unconnected for instance 'test_spec_accumdat_snap_ss_ctrl' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/test_spec/top.v:412]
WARNING: [Synth 8-7071] port 'OP_TRIGGER' of module 'cdc_synchroniser' is unconnected for instance 'test_spec_accumdat_snap_ss_ctrl' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/test_spec/top.v:412]
WARNING: [Synth 8-7023] instance 'test_spec_accumdat_snap_ss_ctrl' of module 'cdc_synchroniser' has 7 connections declared, but only 5 given [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/test_spec/top.v:412]
WARNING: [Synth 8-7071] port 'IP_TRIGGER' of module 'cdc_synchroniser' is unconnected for instance 'test_spec_accumdat_snap_ss_status' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/test_spec/top.v:423]
WARNING: [Synth 8-7071] port 'OP_TRIGGER' of module 'cdc_synchroniser' is unconnected for instance 'test_spec_accumdat_snap_ss_status' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/test_spec/top.v:423]
WARNING: [Synth 8-7023] instance 'test_spec_accumdat_snap_ss_status' of module 'cdc_synchroniser' has 7 connections declared, but only 5 given [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/test_spec/top.v:423]
WARNING: [Synth 8-7071] port 'IP_TRIGGER' of module 'cdc_synchroniser' is unconnected for instance 'test_spec_adc_dv' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/test_spec/top.v:434]
WARNING: [Synth 8-7071] port 'OP_TRIGGER' of module 'cdc_synchroniser' is unconnected for instance 'test_spec_adc_dv' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/test_spec/top.v:434]
WARNING: [Synth 8-7023] instance 'test_spec_adc_dv' of module 'cdc_synchroniser' has 7 connections declared, but only 5 given [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/test_spec/top.v:434]
WARNING: [Synth 8-7071] port 'IP_TRIGGER' of module 'cdc_synchroniser' is unconnected for instance 'test_spec_adc_sample_cnt' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/test_spec/top.v:445]
WARNING: [Synth 8-7071] port 'OP_TRIGGER' of module 'cdc_synchroniser' is unconnected for instance 'test_spec_adc_sample_cnt' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/test_spec/top.v:445]
WARNING: [Synth 8-7023] instance 'test_spec_adc_sample_cnt' of module 'cdc_synchroniser' has 7 connections declared, but only 5 given [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/test_spec/top.v:445]
WARNING: [Synth 8-7071] port 'IP_TRIGGER' of module 'cdc_synchroniser' is unconnected for instance 'test_spec_adc_voltage_snap_ss_ctrl' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/test_spec/top.v:457]
WARNING: [Synth 8-7071] port 'OP_TRIGGER' of module 'cdc_synchroniser' is unconnected for instance 'test_spec_adc_voltage_snap_ss_ctrl' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/test_spec/top.v:457]
WARNING: [Synth 8-7023] instance 'test_spec_adc_voltage_snap_ss_ctrl' of module 'cdc_synchroniser' has 7 connections declared, but only 5 given [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/test_spec/top.v:457]
WARNING: [Synth 8-7071] port 'IP_TRIGGER' of module 'cdc_synchroniser' is unconnected for instance 'test_spec_adc_voltage_snap_ss_status' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/test_spec/top.v:468]
WARNING: [Synth 8-7071] port 'OP_TRIGGER' of module 'cdc_synchroniser' is unconnected for instance 'test_spec_adc_voltage_snap_ss_status' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/test_spec/top.v:468]
WARNING: [Synth 8-7023] instance 'test_spec_adc_voltage_snap_ss_status' of module 'cdc_synchroniser' has 7 connections declared, but only 5 given [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/test_spec/top.v:468]
WARNING: [Synth 8-7071] port 'IP_TRIGGER' of module 'cdc_synchroniser' is unconnected for instance 'test_spec_fft_sync_inc0' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/test_spec/top.v:479]
WARNING: [Synth 8-7071] port 'OP_TRIGGER' of module 'cdc_synchroniser' is unconnected for instance 'test_spec_fft_sync_inc0' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/test_spec/top.v:479]
WARNING: [Synth 8-7023] instance 'test_spec_fft_sync_inc0' of module 'cdc_synchroniser' has 7 connections declared, but only 5 given [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/test_spec/top.v:479]
WARNING: [Synth 8-7071] port 'IP_TRIGGER' of module 'cdc_synchroniser' is unconnected for instance 'test_spec_fft_sync_inc1' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/test_spec/top.v:490]
WARNING: [Synth 8-7071] port 'OP_TRIGGER' of module 'cdc_synchroniser' is unconnected for instance 'test_spec_fft_sync_inc1' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/test_spec/top.v:490]
WARNING: [Synth 8-7023] instance 'test_spec_fft_sync_inc1' of module 'cdc_synchroniser' has 7 connections declared, but only 5 given [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/test_spec/top.v:490]
WARNING: [Synth 8-7071] port 'IP_TRIGGER' of module 'cdc_synchroniser' is unconnected for instance 'test_spec_reg_cntrl' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/test_spec/top.v:502]
WARNING: [Synth 8-7071] port 'OP_TRIGGER' of module 'cdc_synchroniser' is unconnected for instance 'test_spec_reg_cntrl' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/test_spec/top.v:502]
WARNING: [Synth 8-7023] instance 'test_spec_reg_cntrl' of module 'cdc_synchroniser' has 7 connections declared, but only 5 given [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/test_spec/top.v:502]
INFO: [Synth 8-638] synthesizing module 'cdc_synchroniser__parameterized2' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/utils/cdc_synchroniser.vhd:147]
	Parameter G_BUS_WIDTH bound to: 32 - type: integer 
	Parameter G_OP_INITIAL_VAL bound to: 20 - type: integer 
WARNING: [Synth 8-3919] null assignment ignored [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/utils/cdc_synchroniser.vhd:194]
INFO: [Synth 8-256] done synthesizing module 'cdc_synchroniser__parameterized2' (8#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/utils/cdc_synchroniser.vhd:147]
WARNING: [Synth 8-7071] port 'IP_TRIGGER' of module 'cdc_synchroniser' is unconnected for instance 'test_spec_snap_gap' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/test_spec/top.v:514]
WARNING: [Synth 8-7071] port 'OP_TRIGGER' of module 'cdc_synchroniser' is unconnected for instance 'test_spec_snap_gap' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/test_spec/top.v:514]
WARNING: [Synth 8-7023] instance 'test_spec_snap_gap' of module 'cdc_synchroniser' has 7 connections declared, but only 5 given [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/test_spec/top.v:514]
WARNING: [Synth 8-7071] port 'IP_TRIGGER' of module 'cdc_synchroniser' is unconnected for instance 'test_spec_sync_cnt' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/test_spec/top.v:525]
WARNING: [Synth 8-7071] port 'OP_TRIGGER' of module 'cdc_synchroniser' is unconnected for instance 'test_spec_sync_cnt' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/test_spec/top.v:525]
WARNING: [Synth 8-7023] instance 'test_spec_sync_cnt' of module 'cdc_synchroniser' has 7 connections declared, but only 5 given [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/test_spec/top.v:525]
INFO: [Synth 8-638] synthesizing module 'axi4lite_ic_wrapper' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/test_spec/axi4lite_ic_wrapper.vhdl:107]
INFO: [Synth 8-638] synthesizing module 'axi4lite_axi4lite_top_ic' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/xml2vhdl_hdl_output/axi4lite_axi4lite_top_ic.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_axi4lite_top_ic' (9#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/xml2vhdl_hdl_output/axi4lite_axi4lite_top_ic.vhd:43]
INFO: [Synth 8-638] synthesizing module 'axi4lite_accum0_snap_ss_bram' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/xml2vhdl_hdl_output/axi4lite_accum0_snap_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_slave_logic' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/axi4_lite/axi4lite_slave_logic.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_slave_logic' (10#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/axi4_lite/axi4lite_slave_logic.vhd:66]
INFO: [Synth 8-638] synthesizing module 'axi4lite_accum0_snap_ss_bram_muxdemux' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/xml2vhdl_hdl_output/axi4lite_accum0_snap_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_accum0_snap_ss_bram_muxdemux' (11#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/xml2vhdl_hdl_output/axi4lite_accum0_snap_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-638] synthesizing module 'ipb_accum0_snap_ss_bram_dp_ram' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/xml2vhdl_hdl_output/ipb_accum0_snap_ss_bram_dp_ram.vhd:52]
	Parameter ipb_ram_add_width bound to: 12 - type: integer 
	Parameter ipb_read bound to: 1 - type: bool 
	Parameter ipb_write bound to: 1 - type: bool 
	Parameter ipb_read_latency bound to: 1 - type: integer 
	Parameter user_ram_dat_width bound to: 32 - type: integer 
	Parameter user_ram_add_width bound to: 12 - type: integer 
	Parameter user_read_latency bound to: 1 - type: integer 
	Parameter init_file bound to: (null) - type: string 
	Parameter init_file_format bound to: hex - type: string 
INFO: [Synth 8-638] synthesizing module 'asym_bram_tdp' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/xml2vhdl_hdl_output/asym_bram_tdp.vhd:54]
	Parameter WIDTHA bound to: 32 - type: integer 
	Parameter ADDRWIDTHA bound to: 12 - type: integer 
	Parameter WIDTHB bound to: 32 - type: integer 
	Parameter ADDRWIDTHB bound to: 12 - type: integer 
	Parameter READLATA bound to: 1 - type: integer 
	Parameter READLATB bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'asym_bram_tdp' (12#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/xml2vhdl_hdl_output/asym_bram_tdp.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'ipb_accum0_snap_ss_bram_dp_ram' (13#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/xml2vhdl_hdl_output/ipb_accum0_snap_ss_bram_dp_ram.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_accum0_snap_ss_bram' (14#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/xml2vhdl_hdl_output/axi4lite_accum0_snap_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_accum1_snap_ss_bram' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/xml2vhdl_hdl_output/axi4lite_accum1_snap_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_accum1_snap_ss_bram_muxdemux' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/xml2vhdl_hdl_output/axi4lite_accum1_snap_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_accum1_snap_ss_bram_muxdemux' (15#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/xml2vhdl_hdl_output/axi4lite_accum1_snap_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-638] synthesizing module 'ipb_accum1_snap_ss_bram_dp_ram' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/xml2vhdl_hdl_output/ipb_accum1_snap_ss_bram_dp_ram.vhd:52]
	Parameter ipb_ram_add_width bound to: 12 - type: integer 
	Parameter ipb_read bound to: 1 - type: bool 
	Parameter ipb_write bound to: 1 - type: bool 
	Parameter ipb_read_latency bound to: 1 - type: integer 
	Parameter user_ram_dat_width bound to: 32 - type: integer 
	Parameter user_ram_add_width bound to: 12 - type: integer 
	Parameter user_read_latency bound to: 1 - type: integer 
	Parameter init_file bound to: (null) - type: string 
	Parameter init_file_format bound to: hex - type: string 
INFO: [Synth 8-256] done synthesizing module 'ipb_accum1_snap_ss_bram_dp_ram' (16#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/xml2vhdl_hdl_output/ipb_accum1_snap_ss_bram_dp_ram.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_accum1_snap_ss_bram' (17#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/xml2vhdl_hdl_output/axi4lite_accum1_snap_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_accumdat_snap_ss_bram' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/xml2vhdl_hdl_output/axi4lite_accumdat_snap_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_accumdat_snap_ss_bram_muxdemux' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/xml2vhdl_hdl_output/axi4lite_accumdat_snap_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_accumdat_snap_ss_bram_muxdemux' (18#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/xml2vhdl_hdl_output/axi4lite_accumdat_snap_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-638] synthesizing module 'ipb_accumdat_snap_ss_bram_dp_ram' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/xml2vhdl_hdl_output/ipb_accumdat_snap_ss_bram_dp_ram.vhd:52]
	Parameter ipb_ram_add_width bound to: 12 - type: integer 
	Parameter ipb_read bound to: 1 - type: bool 
	Parameter ipb_write bound to: 1 - type: bool 
	Parameter ipb_read_latency bound to: 1 - type: integer 
	Parameter user_ram_dat_width bound to: 32 - type: integer 
	Parameter user_ram_add_width bound to: 12 - type: integer 
	Parameter user_read_latency bound to: 1 - type: integer 
	Parameter init_file bound to: (null) - type: string 
	Parameter init_file_format bound to: hex - type: string 
INFO: [Synth 8-256] done synthesizing module 'ipb_accumdat_snap_ss_bram_dp_ram' (19#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/xml2vhdl_hdl_output/ipb_accumdat_snap_ss_bram_dp_ram.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_accumdat_snap_ss_bram' (20#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/xml2vhdl_hdl_output/axi4lite_accumdat_snap_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_adc_voltage_snap_ss_bram' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/xml2vhdl_hdl_output/axi4lite_adc_voltage_snap_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_adc_voltage_snap_ss_bram_muxdemux' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/xml2vhdl_hdl_output/axi4lite_adc_voltage_snap_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_adc_voltage_snap_ss_bram_muxdemux' (21#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/xml2vhdl_hdl_output/axi4lite_adc_voltage_snap_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-638] synthesizing module 'ipb_adc_voltage_snap_ss_bram_dp_ram' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/xml2vhdl_hdl_output/ipb_adc_voltage_snap_ss_bram_dp_ram.vhd:52]
	Parameter ipb_ram_add_width bound to: 12 - type: integer 
	Parameter ipb_read bound to: 1 - type: bool 
	Parameter ipb_write bound to: 1 - type: bool 
	Parameter ipb_read_latency bound to: 1 - type: integer 
	Parameter user_ram_dat_width bound to: 32 - type: integer 
	Parameter user_ram_add_width bound to: 12 - type: integer 
	Parameter user_read_latency bound to: 1 - type: integer 
	Parameter init_file bound to: (null) - type: string 
	Parameter init_file_format bound to: hex - type: string 
INFO: [Synth 8-256] done synthesizing module 'ipb_adc_voltage_snap_ss_bram_dp_ram' (22#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/xml2vhdl_hdl_output/ipb_adc_voltage_snap_ss_bram_dp_ram.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_adc_voltage_snap_ss_bram' (23#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/xml2vhdl_hdl_output/axi4lite_adc_voltage_snap_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_sw_reg' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/xml2vhdl_hdl_output/axi4lite_sw_reg.vhd:42]
INFO: [Synth 8-638] synthesizing module 'axi4lite_sw_reg_muxdemux' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/xml2vhdl_hdl_output/axi4lite_sw_reg_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_sw_reg_muxdemux' (24#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/xml2vhdl_hdl_output/axi4lite_sw_reg_muxdemux.vhd:39]
WARNING: [Synth 8-614] signal 'axi4lite_sw_reg_int' is read in the process but is not in the sensitivity list [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/xml2vhdl_hdl_output/axi4lite_sw_reg.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_sw_reg' (25#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/xml2vhdl_hdl_output/axi4lite_sw_reg.vhd:42]
INFO: [Synth 8-638] synthesizing module 'axi4lite_sys' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/xml2vhdl_hdl_output/axi4lite_sys.vhd:42]
INFO: [Synth 8-638] synthesizing module 'axi4lite_sys_muxdemux' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/xml2vhdl_hdl_output/axi4lite_sys_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_sys_muxdemux' (26#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/xml2vhdl_hdl_output/axi4lite_sys_muxdemux.vhd:39]
WARNING: [Synth 8-614] signal 'axi4lite_sys_int' is read in the process but is not in the sensitivity list [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/xml2vhdl_hdl_output/axi4lite_sys.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_sys' (27#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/xml2vhdl_hdl_output/axi4lite_sys.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_ic_wrapper' (28#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/test_spec/axi4lite_ic_wrapper.vhdl:107]
WARNING: [Synth 8-7071] port 'IP_TRIGGER' of module 'cdc_synchroniser' is unconnected for instance 'sys_block_counter_cdc_inst' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/test_spec/top.v:627]
WARNING: [Synth 8-7071] port 'OP_TRIGGER' of module 'cdc_synchroniser' is unconnected for instance 'sys_block_counter_cdc_inst' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/test_spec/top.v:627]
WARNING: [Synth 8-7023] instance 'sys_block_counter_cdc_inst' of module 'cdc_synchroniser' has 7 connections declared, but only 5 given [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/test_spec/top.v:627]
INFO: [Synth 8-6157] synthesizing module 'sys_block_counter' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/sys_block/sys_block_counter.v:16]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sys_block_counter' (29#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/sys_block/sys_block_counter.v:16]
INFO: [Synth 8-638] synthesizing module 'test_spec_ip' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.runs/synth_1/.Xil/Vivado-411920-shishir-HP-Pavilion-Laptop-15-eg3xxx/realtime/test_spec_ip_stub.vhdl:51]
INFO: [Synth 8-6155] done synthesizing module 'top' (30#1) [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/test_spec/top.v:7]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2516.797 ; gain = 0.000 ; free physical = 3762 ; free virtual = 6574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2516.797 ; gain = 0.000 ; free physical = 3767 ; free virtual = 6579
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2516.797 ; gain = 0.000 ; free physical = 3767 ; free virtual = 6579
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2516.797 ; gain = 0.000 ; free physical = 3767 ; free virtual = 6579
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/bd/red_pitaya_bd/ip/red_pitaya_bd_axi_protocol_convert_0_0/red_pitaya_bd_axi_protocol_convert_0_0/red_pitaya_bd_axi_protocol_convert_0_0_in_context.xdc] for cell 'red_pitaya_bd_inst/axi_protocol_convert_0'
Finished Parsing XDC File [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/bd/red_pitaya_bd/ip/red_pitaya_bd_axi_protocol_convert_0_0/red_pitaya_bd_axi_protocol_convert_0_0/red_pitaya_bd_axi_protocol_convert_0_0_in_context.xdc] for cell 'red_pitaya_bd_inst/axi_protocol_convert_0'
Parsing XDC File [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/bd/red_pitaya_bd/ip/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0_in_context.xdc] for cell 'red_pitaya_bd_inst/processing_system7_0'
Finished Parsing XDC File [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/bd/red_pitaya_bd/ip/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0_in_context.xdc] for cell 'red_pitaya_bd_inst/processing_system7_0'
Parsing XDC File [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/bd/red_pitaya_bd/ip/red_pitaya_bd_rst_ps7_0_50M_0/red_pitaya_bd_rst_ps7_0_50M_0/red_pitaya_bd_rst_ps7_0_50M_0_in_context.xdc] for cell 'red_pitaya_bd_inst/rst_ps7_0_50M'
Finished Parsing XDC File [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/bd/red_pitaya_bd/ip/red_pitaya_bd_rst_ps7_0_50M_0/red_pitaya_bd_rst_ps7_0_50M_0/red_pitaya_bd_rst_ps7_0_50M_0_in_context.xdc] for cell 'red_pitaya_bd_inst/rst_ps7_0_50M'
Parsing XDC File [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/adc_data_fifo/adc_data_fifo/adc_data_fifo_in_context.xdc] for cell 'test_spec_red_pitaya_adc/adc_data_fifo_inst'
Finished Parsing XDC File [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/adc_data_fifo/adc_data_fifo/adc_data_fifo_in_context.xdc] for cell 'test_spec_red_pitaya_adc/adc_data_fifo_inst'
Parsing XDC File [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/test_spec_ip/test_spec_ip_in_context.xdc] for cell 'test_spec_ip_inst'
Finished Parsing XDC File [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/test_spec_ip/test_spec_ip_in_context.xdc] for cell 'test_spec_ip_inst'
Parsing XDC File [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/constrs_1/imports/test_spec/user_const.xdc]
INFO: [Timing 38-2] Deriving generated clocks [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/constrs_1/imports/test_spec/user_const.xdc:202]
WARNING: [Vivado 12-508] No pins matched 'red_pitaya_bd_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]'. [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/constrs_1/imports/test_spec/user_const.xdc:202]
WARNING: [Vivado 12-508] No pins matched 'red_pitaya_bd_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]'. [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/constrs_1/imports/test_spec/user_const.xdc:203]
Finished Parsing XDC File [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/constrs_1/imports/test_spec/user_const.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/constrs_1/imports/test_spec/user_const.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/constrs_1/imports/test_spec/user_const.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2580.750 ; gain = 0.000 ; free physical = 4507 ; free virtual = 7318
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  FD => FDRE: 2 instances
  MMCM_BASE => MMCME2_ADV: 2 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2580.750 ; gain = 0.000 ; free physical = 4507 ; free virtual = 7318
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'test_spec_red_pitaya_adc/adc_data_fifo_inst' at clock pin 'rd_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2580.750 ; gain = 63.953 ; free physical = 4573 ; free virtual = 7386
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2580.750 ; gain = 63.953 ; free physical = 4573 ; free virtual = 7386
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for DDR_Addr[0]. (constraint file  /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/bd/red_pitaya_bd/ip/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_Addr[0]. (constraint file  /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/bd/red_pitaya_bd/ip/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_Addr[10]. (constraint file  /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/bd/red_pitaya_bd/ip/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_Addr[10]. (constraint file  /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/bd/red_pitaya_bd/ip/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_Addr[11]. (constraint file  /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/bd/red_pitaya_bd/ip/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_Addr[11]. (constraint file  /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/bd/red_pitaya_bd/ip/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_Addr[12]. (constraint file  /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/bd/red_pitaya_bd/ip/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_Addr[12]. (constraint file  /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/bd/red_pitaya_bd/ip/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_Addr[13]. (constraint file  /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/bd/red_pitaya_bd/ip/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_Addr[13]. (constraint file  /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/bd/red_pitaya_bd/ip/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_Addr[14]. (constraint file  /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/bd/red_pitaya_bd/ip/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_Addr[14]. (constraint file  /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/bd/red_pitaya_bd/ip/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_Addr[1]. (constraint file  /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/bd/red_pitaya_bd/ip/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_Addr[1]. (constraint file  /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/bd/red_pitaya_bd/ip/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_Addr[2]. (constraint file  /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/bd/red_pitaya_bd/ip/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_Addr[2]. (constraint file  /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/bd/red_pitaya_bd/ip/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_Addr[3]. (constraint file  /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/bd/red_pitaya_bd/ip/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_Addr[3]. (constraint file  /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/bd/red_pitaya_bd/ip/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_Addr[4]. (constraint file  /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/bd/red_pitaya_bd/ip/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_Addr[4]. (constraint file  /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/bd/red_pitaya_bd/ip/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_Addr[5]. (constraint file  /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/bd/red_pitaya_bd/ip/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_Addr[5]. (constraint file  /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/bd/red_pitaya_bd/ip/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_Addr[6]. (constraint file  /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/bd/red_pitaya_bd/ip/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_Addr[6]. (constraint file  /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/bd/red_pitaya_bd/ip/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_Addr[7]. (constraint file  /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/bd/red_pitaya_bd/ip/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_Addr[7]. (constraint file  /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/bd/red_pitaya_bd/ip/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_Addr[8]. (constraint file  /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/bd/red_pitaya_bd/ip/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_Addr[8]. (constraint file  /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/bd/red_pitaya_bd/ip/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_Addr[9]. (constraint file  /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/bd/red_pitaya_bd/ip/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_Addr[9]. (constraint file  /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/bd/red_pitaya_bd/ip/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[0]. (constraint file  /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/bd/red_pitaya_bd/ip/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[0]. (constraint file  /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/bd/red_pitaya_bd/ip/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[1]. (constraint file  /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/bd/red_pitaya_bd/ip/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[1]. (constraint file  /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/bd/red_pitaya_bd/ip/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[2]. (constraint file  /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/bd/red_pitaya_bd/ip/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[2]. (constraint file  /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/bd/red_pitaya_bd/ip/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_CAS_n. (constraint file  /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/bd/red_pitaya_bd/ip/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_CAS_n. (constraint file  /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/bd/red_pitaya_bd/ip/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_CKE. (constraint file  /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/bd/red_pitaya_bd/ip/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_CKE. (constraint file  /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/bd/red_pitaya_bd/ip/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_CS_n. (constraint file  /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/bd/red_pitaya_bd/ip/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_CS_n. (constraint file  /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/bd/red_pitaya_bd/ip/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_Ck_p. (constraint file  /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/bd/red_pitaya_bd/ip/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_Ck_p. (constraint file  /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/bd/red_pitaya_bd/ip/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_Ck_n. (constraint file  /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/bd/red_pitaya_bd/ip/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_Ck_n. (constraint file  /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/bd/red_pitaya_bd/ip/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_DM[0]. (constraint file  /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/bd/red_pitaya_bd/ip/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_DM[0]. (constraint file  /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/bd/red_pitaya_bd/ip/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_DM[1]. (constraint file  /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/bd/red_pitaya_bd/ip/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_DM[1]. (constraint file  /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/bd/red_pitaya_bd/ip/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_DM[2]. (constraint file  /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/bd/red_pitaya_bd/ip/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_DM[2]. (constraint file  /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/bd/red_pitaya_bd/ip/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_DM[3]. (constraint file  /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/bd/red_pitaya_bd/ip/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_DM[3]. (constraint file  /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/bd/red_pitaya_bd/ip/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_DQS_p[0]. (constraint file  /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/bd/red_pitaya_bd/ip/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_DQS_p[0]. (constraint file  /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/bd/red_pitaya_bd/ip/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_DQS_p[1]. (constraint file  /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/bd/red_pitaya_bd/ip/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_DQS_p[1]. (constraint file  /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/bd/red_pitaya_bd/ip/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_DQS_p[2]. (constraint file  /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/bd/red_pitaya_bd/ip/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_DQS_p[2]. (constraint file  /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/bd/red_pitaya_bd/ip/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_DQS_p[3]. (constraint file  /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/bd/red_pitaya_bd/ip/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_DQS_p[3]. (constraint file  /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/bd/red_pitaya_bd/ip/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_DQS_n[0]. (constraint file  /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/bd/red_pitaya_bd/ip/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_DQS_n[0]. (constraint file  /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/bd/red_pitaya_bd/ip/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_DQS_n[1]. (constraint file  /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/bd/red_pitaya_bd/ip/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_DQS_n[1]. (constraint file  /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/bd/red_pitaya_bd/ip/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_DQS_n[2]. (constraint file  /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/bd/red_pitaya_bd/ip/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_DQS_n[2]. (constraint file  /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/bd/red_pitaya_bd/ip/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_DQS_n[3]. (constraint file  /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/bd/red_pitaya_bd/ip/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_DQS_n[3]. (constraint file  /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/bd/red_pitaya_bd/ip/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_DQ[0]. (constraint file  /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/bd/red_pitaya_bd/ip/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_DQ[0]. (constraint file  /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/bd/red_pitaya_bd/ip/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_DQ[10]. (constraint file  /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/bd/red_pitaya_bd/ip/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_DQ[10]. (constraint file  /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/bd/red_pitaya_bd/ip/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_DQ[11]. (constraint file  /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/bd/red_pitaya_bd/ip/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_DQ[11]. (constraint file  /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/bd/red_pitaya_bd/ip/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_DQ[12]. (constraint file  /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/bd/red_pitaya_bd/ip/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_DQ[12]. (constraint file  /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/bd/red_pitaya_bd/ip/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_DQ[13]. (constraint file  /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/bd/red_pitaya_bd/ip/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_DQ[13]. (constraint file  /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/bd/red_pitaya_bd/ip/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_DQ[14]. (constraint file  /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/bd/red_pitaya_bd/ip/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_DQ[14]. (constraint file  /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/bd/red_pitaya_bd/ip/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_DQ[15]. (constraint file  /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/bd/red_pitaya_bd/ip/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_DQ[15]. (constraint file  /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/bd/red_pitaya_bd/ip/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_DQ[16]. (constraint file  /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/bd/red_pitaya_bd/ip/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_DQ[16]. (constraint file  /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/bd/red_pitaya_bd/ip/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_DQ[17]. (constraint file  /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/bd/red_pitaya_bd/ip/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_DQ[17]. (constraint file  /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/bd/red_pitaya_bd/ip/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_DQ[18]. (constraint file  /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/bd/red_pitaya_bd/ip/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_DQ[18]. (constraint file  /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/bd/red_pitaya_bd/ip/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_DQ[19]. (constraint file  /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/bd/red_pitaya_bd/ip/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_DQ[19]. (constraint file  /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/bd/red_pitaya_bd/ip/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0_in_context.xdc, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_DQ[1]. (constraint file  /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/bd/red_pitaya_bd/ip/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0_in_context.xdc, line 94).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_DQ[1]. (constraint file  /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/bd/red_pitaya_bd/ip/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0_in_context.xdc, line 95).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_DQ[20]. (constraint file  /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/bd/red_pitaya_bd/ip/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0_in_context.xdc, line 96).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_DQ[20]. (constraint file  /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/bd/red_pitaya_bd/ip/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0_in_context.xdc, line 97).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_DQ[21]. (constraint file  /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/bd/red_pitaya_bd/ip/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0_in_context.xdc, line 98).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_DQ[21]. (constraint file  /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/bd/red_pitaya_bd/ip/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0_in_context.xdc, line 99).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_DQ[22]. (constraint file  /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/bd/red_pitaya_bd/ip/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0_in_context.xdc, line 100).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_DQ[22]. (constraint file  /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/bd/red_pitaya_bd/ip/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0_in_context.xdc, line 101).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_DQ[23]. (constraint file  /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/bd/red_pitaya_bd/ip/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0_in_context.xdc, line 102).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_DQ[23]. (constraint file  /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/bd/red_pitaya_bd/ip/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0_in_context.xdc, line 103).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_DQ[24]. (constraint file  /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/bd/red_pitaya_bd/ip/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0_in_context.xdc, line 104).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_DQ[24]. (constraint file  /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/bd/red_pitaya_bd/ip/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0_in_context.xdc, line 105).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_DQ[25]. (constraint file  /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/bd/red_pitaya_bd/ip/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0_in_context.xdc, line 106).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_DQ[25]. (constraint file  /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/bd/red_pitaya_bd/ip/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0_in_context.xdc, line 107).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_DQ[26]. (constraint file  /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/bd/red_pitaya_bd/ip/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0_in_context.xdc, line 108).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_DQ[26]. (constraint file  /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/bd/red_pitaya_bd/ip/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0_in_context.xdc, line 109).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_DQ[27]. (constraint file  /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/bd/red_pitaya_bd/ip/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0_in_context.xdc, line 110).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_DQ[27]. (constraint file  /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/bd/red_pitaya_bd/ip/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0_in_context.xdc, line 111).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_DQ[28]. (constraint file  /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/bd/red_pitaya_bd/ip/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0_in_context.xdc, line 112).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_DQ[28]. (constraint file  /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/bd/red_pitaya_bd/ip/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0_in_context.xdc, line 113).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_DQ[29]. (constraint file  /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/bd/red_pitaya_bd/ip/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0_in_context.xdc, line 114).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_DQ[29]. (constraint file  /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/bd/red_pitaya_bd/ip/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0_in_context.xdc, line 115).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_DQ[2]. (constraint file  /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/bd/red_pitaya_bd/ip/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0_in_context.xdc, line 116).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_DQ[2]. (constraint file  /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/bd/red_pitaya_bd/ip/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0_in_context.xdc, line 117).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_DQ[30]. (constraint file  /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/bd/red_pitaya_bd/ip/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0_in_context.xdc, line 118).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_DQ[30]. (constraint file  /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/bd/red_pitaya_bd/ip/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0_in_context.xdc, line 119).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_DQ[31]. (constraint file  /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/bd/red_pitaya_bd/ip/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0_in_context.xdc, line 120).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_DQ[31]. (constraint file  /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/bd/red_pitaya_bd/ip/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0_in_context.xdc, line 121).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_DQ[3]. (constraint file  /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/bd/red_pitaya_bd/ip/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0_in_context.xdc, line 122).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_DQ[3]. (constraint file  /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/bd/red_pitaya_bd/ip/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0_in_context.xdc, line 123).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_DQ[4]. (constraint file  /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/bd/red_pitaya_bd/ip/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0_in_context.xdc, line 124).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_DQ[4]. (constraint file  /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/bd/red_pitaya_bd/ip/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0_in_context.xdc, line 125).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_DQ[5]. (constraint file  /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/bd/red_pitaya_bd/ip/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0_in_context.xdc, line 126).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_DQ[5]. (constraint file  /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/bd/red_pitaya_bd/ip/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0_in_context.xdc, line 127).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_DQ[6]. (constraint file  /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/bd/red_pitaya_bd/ip/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0_in_context.xdc, line 128).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_DQ[6]. (constraint file  /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/bd/red_pitaya_bd/ip/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0_in_context.xdc, line 129).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_DQ[7]. (constraint file  /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/bd/red_pitaya_bd/ip/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0_in_context.xdc, line 130).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_DQ[7]. (constraint file  /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/bd/red_pitaya_bd/ip/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0_in_context.xdc, line 131).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_DQ[8]. (constraint file  /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/bd/red_pitaya_bd/ip/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0_in_context.xdc, line 132).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_DQ[8]. (constraint file  /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/bd/red_pitaya_bd/ip/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0_in_context.xdc, line 133).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_DQ[9]. (constraint file  /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/bd/red_pitaya_bd/ip/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0_in_context.xdc, line 134).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_DQ[9]. (constraint file  /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/bd/red_pitaya_bd/ip/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0_in_context.xdc, line 135).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_reset_n. (constraint file  /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/bd/red_pitaya_bd/ip/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0_in_context.xdc, line 136).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_reset_n. (constraint file  /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/bd/red_pitaya_bd/ip/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0_in_context.xdc, line 137).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ODT. (constraint file  /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/bd/red_pitaya_bd/ip/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0_in_context.xdc, line 138).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ODT. (constraint file  /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/bd/red_pitaya_bd/ip/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0_in_context.xdc, line 139).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_RAS_n[0]. (constraint file  /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/bd/red_pitaya_bd/ip/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0_in_context.xdc, line 140).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_RAS_n[0]. (constraint file  /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/bd/red_pitaya_bd/ip/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0_in_context.xdc, line 141).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrn. (constraint file  /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/bd/red_pitaya_bd/ip/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0_in_context.xdc, line 142).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrn. (constraint file  /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/bd/red_pitaya_bd/ip/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0_in_context.xdc, line 143).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrp. (constraint file  /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/bd/red_pitaya_bd/ip/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0_in_context.xdc, line 144).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrp. (constraint file  /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/bd/red_pitaya_bd/ip/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0_in_context.xdc, line 145).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_we_n. (constraint file  /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/bd/red_pitaya_bd/ip/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0_in_context.xdc, line 146).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_we_n. (constraint file  /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/bd/red_pitaya_bd/ip/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0_in_context.xdc, line 147).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/bd/red_pitaya_bd/ip/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0_in_context.xdc, line 256).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/bd/red_pitaya_bd/ip/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0_in_context.xdc, line 257).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/bd/red_pitaya_bd/ip/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0_in_context.xdc, line 258).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/bd/red_pitaya_bd/ip/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0_in_context.xdc, line 259).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/bd/red_pitaya_bd/ip/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0_in_context.xdc, line 260).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/bd/red_pitaya_bd/ip/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0_in_context.xdc, line 261).
Applied set_property KEEP_HIERARCHY = SOFT for red_pitaya_bd_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for red_pitaya_bd_inst/axi_protocol_convert_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for red_pitaya_bd_inst/processing_system7_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for red_pitaya_bd_inst/rst_ps7_0_50M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for test_spec_red_pitaya_adc/adc_data_fifo_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for test_spec_ip_inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2580.750 ; gain = 63.953 ; free physical = 4573 ; free virtual = 7386
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'axi4lite_axi4lite_top_ic'
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'axi4lite_slave_logic'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                     rdy |                               00 |                               00
                      wr |                               01 |                               01
                      rd |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'sequential' in module 'axi4lite_axi4lite_top_ic'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
                 reading |                              001 |                              001
               read_wait |                              010 |                              010
                 writing |                              011 |                              011
              write_wait |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'sequential' in module 'axi4lite_slave_logic'
INFO: [Synth 8-3971] The signal "asym_bram_tdp:/g_a_wider.my_ram_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2580.750 ; gain = 63.953 ; free physical = 4584 ; free virtual = 7398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 60    
	               16 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 131   
+---RAMs : 
	             128K Bit	(4096 X 32 bit)          RAMs := 4     
+---Muxes : 
	   5 Input   32 Bit        Muxes := 6     
	   2 Input   32 Bit        Muxes := 6     
	   2 Input   17 Bit        Muxes := 1     
	   3 Input    6 Bit        Muxes := 2     
	   2 Input    6 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 6     
	   5 Input    3 Bit        Muxes := 6     
	   2 Input    3 Bit        Muxes := 6     
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 8     
	   3 Input    1 Bit        Muxes := 4     
	   5 Input    1 Bit        Muxes := 72    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3971] The signal "axi4lite_interconnect/axi4lite_accum0_snap_ss_bram_inst/ipb_accum0_snap_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "axi4lite_interconnect/axi4lite_accum1_snap_ss_bram_inst/ipb_accum1_snap_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "axi4lite_interconnect/axi4lite_accumdat_snap_ss_bram_inst/ipb_accumdat_snap_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "axi4lite_interconnect/axi4lite_adc_voltage_snap_ss_bram_inst/ipb_adc_voltage_snap_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2580.750 ; gain = 63.953 ; free physical = 4510 ; free virtual = 7329
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+-------------------------------------------------------------+----------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                                  | RTL Object                                                                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------------------------------------------------------+----------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|axi4lite_interconnect/axi4lite_accum0_snap_ss_bram_inst      | ipb_accum0_snap_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg      | 4 K x 32(READ_FIRST)   | W | R | 4 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 4      | 
|axi4lite_interconnect/axi4lite_accum1_snap_ss_bram_inst      | ipb_accum1_snap_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg      | 4 K x 32(READ_FIRST)   | W | R | 4 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 4      | 
|axi4lite_interconnect/axi4lite_accumdat_snap_ss_bram_inst    | ipb_accumdat_snap_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg    | 4 K x 32(READ_FIRST)   | W | R | 4 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 4      | 
|axi4lite_interconnect/axi4lite_adc_voltage_snap_ss_bram_inst | ipb_adc_voltage_snap_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg | 4 K x 32(READ_FIRST)   | W | R | 4 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 4      | 
+-------------------------------------------------------------+----------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2580.750 ; gain = 63.953 ; free physical = 4494 ; free virtual = 7313
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2580.750 ; gain = 63.953 ; free physical = 4494 ; free virtual = 7313
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+-------------------------------------------------------------+----------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                                  | RTL Object                                                                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------------------------------------------------------+----------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|axi4lite_interconnect/axi4lite_accum0_snap_ss_bram_inst      | ipb_accum0_snap_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg      | 4 K x 32(READ_FIRST)   | W | R | 4 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 4      | 
|axi4lite_interconnect/axi4lite_accum1_snap_ss_bram_inst      | ipb_accum1_snap_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg      | 4 K x 32(READ_FIRST)   | W | R | 4 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 4      | 
|axi4lite_interconnect/axi4lite_accumdat_snap_ss_bram_inst    | ipb_accumdat_snap_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg    | 4 K x 32(READ_FIRST)   | W | R | 4 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 4      | 
|axi4lite_interconnect/axi4lite_adc_voltage_snap_ss_bram_inst | ipb_adc_voltage_snap_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg | 4 K x 32(READ_FIRST)   | W | R | 4 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 4      | 
+-------------------------------------------------------------+----------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance axi4lite_interconnect/axi4lite_accum0_snap_ss_bram_inst/ipb_accum0_snap_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance axi4lite_interconnect/axi4lite_accum0_snap_ss_bram_inst/ipb_accum0_snap_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance axi4lite_interconnect/axi4lite_accum0_snap_ss_bram_inst/ipb_accum0_snap_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance axi4lite_interconnect/axi4lite_accum0_snap_ss_bram_inst/ipb_accum0_snap_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance axi4lite_interconnect/axi4lite_accum0_snap_ss_bram_inst/ipb_accum0_snap_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance axi4lite_interconnect/axi4lite_accum0_snap_ss_bram_inst/ipb_accum0_snap_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance axi4lite_interconnect/axi4lite_accum0_snap_ss_bram_inst/ipb_accum0_snap_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance axi4lite_interconnect/axi4lite_accum0_snap_ss_bram_inst/ipb_accum0_snap_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance axi4lite_interconnect/axi4lite_accum1_snap_ss_bram_inst/ipb_accum1_snap_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance axi4lite_interconnect/axi4lite_accum1_snap_ss_bram_inst/ipb_accum1_snap_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance axi4lite_interconnect/axi4lite_accum1_snap_ss_bram_inst/ipb_accum1_snap_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance axi4lite_interconnect/axi4lite_accum1_snap_ss_bram_inst/ipb_accum1_snap_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance axi4lite_interconnect/axi4lite_accum1_snap_ss_bram_inst/ipb_accum1_snap_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance axi4lite_interconnect/axi4lite_accum1_snap_ss_bram_inst/ipb_accum1_snap_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance axi4lite_interconnect/axi4lite_accum1_snap_ss_bram_inst/ipb_accum1_snap_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance axi4lite_interconnect/axi4lite_accum1_snap_ss_bram_inst/ipb_accum1_snap_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance axi4lite_interconnect/axi4lite_accumdat_snap_ss_bram_inst/ipb_accumdat_snap_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance axi4lite_interconnect/axi4lite_accumdat_snap_ss_bram_inst/ipb_accumdat_snap_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance axi4lite_interconnect/axi4lite_accumdat_snap_ss_bram_inst/ipb_accumdat_snap_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance axi4lite_interconnect/axi4lite_accumdat_snap_ss_bram_inst/ipb_accumdat_snap_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance axi4lite_interconnect/axi4lite_accumdat_snap_ss_bram_inst/ipb_accumdat_snap_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance axi4lite_interconnect/axi4lite_accumdat_snap_ss_bram_inst/ipb_accumdat_snap_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance axi4lite_interconnect/axi4lite_accumdat_snap_ss_bram_inst/ipb_accumdat_snap_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance axi4lite_interconnect/axi4lite_accumdat_snap_ss_bram_inst/ipb_accumdat_snap_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance axi4lite_interconnect/axi4lite_adc_voltage_snap_ss_bram_inst/ipb_adc_voltage_snap_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance axi4lite_interconnect/axi4lite_adc_voltage_snap_ss_bram_inst/ipb_adc_voltage_snap_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance axi4lite_interconnect/axi4lite_adc_voltage_snap_ss_bram_inst/ipb_adc_voltage_snap_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance axi4lite_interconnect/axi4lite_adc_voltage_snap_ss_bram_inst/ipb_adc_voltage_snap_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance axi4lite_interconnect/axi4lite_adc_voltage_snap_ss_bram_inst/ipb_adc_voltage_snap_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance axi4lite_interconnect/axi4lite_adc_voltage_snap_ss_bram_inst/ipb_adc_voltage_snap_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance axi4lite_interconnect/axi4lite_adc_voltage_snap_ss_bram_inst/ipb_adc_voltage_snap_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance axi4lite_interconnect/axi4lite_adc_voltage_snap_ss_bram_inst/ipb_adc_voltage_snap_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2580.750 ; gain = 63.953 ; free physical = 4479 ; free virtual = 7297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-5396] Clock pin CLKARDCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/xml2vhdl_hdl_output/asym_bram_tdp.vhd:123]
WARNING: [Synth 8-5396] Clock pin CLKARDCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/xml2vhdl_hdl_output/asym_bram_tdp.vhd:123]
WARNING: [Synth 8-5396] Clock pin CLKARDCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/xml2vhdl_hdl_output/asym_bram_tdp.vhd:123]
WARNING: [Synth 8-5396] Clock pin CLKARDCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/xml2vhdl_hdl_output/asym_bram_tdp.vhd:123]
WARNING: [Synth 8-5396] Clock pin CLKARDCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/xml2vhdl_hdl_output/asym_bram_tdp.vhd:123]
WARNING: [Synth 8-5396] Clock pin CLKARDCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/xml2vhdl_hdl_output/asym_bram_tdp.vhd:123]
WARNING: [Synth 8-5396] Clock pin CLKARDCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/xml2vhdl_hdl_output/asym_bram_tdp.vhd:123]
WARNING: [Synth 8-5396] Clock pin CLKARDCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/xml2vhdl_hdl_output/asym_bram_tdp.vhd:123]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/utils/cdc_synchroniser.vhd:193]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/utils/cdc_synchroniser.vhd:199]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/utils/cdc_synchroniser.vhd:199]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/utils/cdc_synchroniser.vhd:199]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/utils/cdc_synchroniser.vhd:199]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/utils/cdc_synchroniser.vhd:199]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/utils/cdc_synchroniser.vhd:199]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/utils/cdc_synchroniser.vhd:199]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/utils/cdc_synchroniser.vhd:199]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/utils/cdc_synchroniser.vhd:199]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/utils/cdc_synchroniser.vhd:199]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/utils/cdc_synchroniser.vhd:199]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/utils/cdc_synchroniser.vhd:199]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/utils/cdc_synchroniser.vhd:199]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/utils/cdc_synchroniser.vhd:199]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/utils/cdc_synchroniser.vhd:199]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/utils/cdc_synchroniser.vhd:199]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/utils/cdc_synchroniser.vhd:199]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/utils/cdc_synchroniser.vhd:199]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/utils/cdc_synchroniser.vhd:199]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/utils/cdc_synchroniser.vhd:199]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/utils/cdc_synchroniser.vhd:199]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/utils/cdc_synchroniser.vhd:199]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/utils/cdc_synchroniser.vhd:199]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/utils/cdc_synchroniser.vhd:199]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/utils/cdc_synchroniser.vhd:199]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/utils/cdc_synchroniser.vhd:199]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/utils/cdc_synchroniser.vhd:199]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/utils/cdc_synchroniser.vhd:199]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/utils/cdc_synchroniser.vhd:199]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/utils/cdc_synchroniser.vhd:199]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/utils/cdc_synchroniser.vhd:199]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/utils/cdc_synchroniser.vhd:199]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/utils/cdc_synchroniser.vhd:192]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/utils/cdc_synchroniser.vhd:193]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/utils/cdc_synchroniser.vhd:199]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/utils/cdc_synchroniser.vhd:199]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/utils/cdc_synchroniser.vhd:199]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/utils/cdc_synchroniser.vhd:199]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/utils/cdc_synchroniser.vhd:199]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/utils/cdc_synchroniser.vhd:199]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/utils/cdc_synchroniser.vhd:199]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/utils/cdc_synchroniser.vhd:199]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/utils/cdc_synchroniser.vhd:199]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/utils/cdc_synchroniser.vhd:199]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/utils/cdc_synchroniser.vhd:199]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/utils/cdc_synchroniser.vhd:199]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/utils/cdc_synchroniser.vhd:199]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/utils/cdc_synchroniser.vhd:199]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/utils/cdc_synchroniser.vhd:199]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/utils/cdc_synchroniser.vhd:199]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/utils/cdc_synchroniser.vhd:199]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/utils/cdc_synchroniser.vhd:199]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/utils/cdc_synchroniser.vhd:199]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/utils/cdc_synchroniser.vhd:199]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/utils/cdc_synchroniser.vhd:199]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/utils/cdc_synchroniser.vhd:199]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/utils/cdc_synchroniser.vhd:199]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/utils/cdc_synchroniser.vhd:199]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/utils/cdc_synchroniser.vhd:199]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/utils/cdc_synchroniser.vhd:199]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/utils/cdc_synchroniser.vhd:199]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/utils/cdc_synchroniser.vhd:199]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/utils/cdc_synchroniser.vhd:199]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/utils/cdc_synchroniser.vhd:199]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/utils/cdc_synchroniser.vhd:199]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/utils/cdc_synchroniser.vhd:199]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/utils/cdc_synchroniser.vhd:192]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/utils/cdc_synchroniser.vhd:193]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/utils/cdc_synchroniser.vhd:199]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/utils/cdc_synchroniser.vhd:199]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/utils/cdc_synchroniser.vhd:199]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/utils/cdc_synchroniser.vhd:199]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/utils/cdc_synchroniser.vhd:199]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/utils/cdc_synchroniser.vhd:199]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/utils/cdc_synchroniser.vhd:199]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/utils/cdc_synchroniser.vhd:199]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/utils/cdc_synchroniser.vhd:199]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/utils/cdc_synchroniser.vhd:199]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/utils/cdc_synchroniser.vhd:199]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/utils/cdc_synchroniser.vhd:199]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/utils/cdc_synchroniser.vhd:199]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/utils/cdc_synchroniser.vhd:199]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/utils/cdc_synchroniser.vhd:199]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/utils/cdc_synchroniser.vhd:199]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/utils/cdc_synchroniser.vhd:199]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/utils/cdc_synchroniser.vhd:199]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/utils/cdc_synchroniser.vhd:199]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/utils/cdc_synchroniser.vhd:199]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/utils/cdc_synchroniser.vhd:199]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/utils/cdc_synchroniser.vhd:199]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/utils/cdc_synchroniser.vhd:199]
INFO: [Common 17-14] Message 'Synth 8-5396' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4560] design has 10 instantiated BUFGs while the available bufg limit from the part is 8
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2580.750 ; gain = 63.953 ; free physical = 4485 ; free virtual = 7304
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2580.750 ; gain = 63.953 ; free physical = 4485 ; free virtual = 7304
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin gpio_led_0_0_ext[0] with 1st driver pin 'test_spec_gpio_led/SDR_GEN.REG_SDR_GEN[0].OBUF_SDR/O' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/gpio_simulink2ext/gpio_simulink2ext.vhd:133]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin gpio_led_0_0_ext[0] with 2nd driver pin 'test_spec_gpio_led1/SDR_GEN.REG_SDR_GEN[0].OBUF_SDR/O' [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/sources_1/imports/gpio_simulink2ext/gpio_simulink2ext.vhd:133]

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        1|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2580.750 ; gain = 63.953 ; free physical = 4485 ; free virtual = 7304
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2580.750 ; gain = 63.953 ; free physical = 4485 ; free virtual = 7304
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2580.750 ; gain = 63.953 ; free physical = 4485 ; free virtual = 7304
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2580.750 ; gain = 63.953 ; free physical = 4485 ; free virtual = 7304
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------------------------------+----------+
|      |BlackBox name                          |Instances |
+------+---------------------------------------+----------+
|1     |red_pitaya_bd_axi_protocol_convert_0_0 |         1|
|2     |red_pitaya_bd_processing_system7_0_0   |         1|
|3     |red_pitaya_bd_rst_ps7_0_50M_0          |         1|
|4     |test_spec_ip                           |         1|
|5     |adc_data_fifo                          |         1|
+------+---------------------------------------+----------+

Report Cell Usage: 
+------+--------------------------------------------+------+
|      |Cell                                        |Count |
+------+--------------------------------------------+------+
|1     |adc_data_fifo_bbox                          |     1|
|2     |red_pitaya_bd_axi_protocol_convert_0_0_bbox |     1|
|3     |red_pitaya_bd_processing_system7_0_0_bbox   |     1|
|4     |red_pitaya_bd_rst_ps7_0_50M_0_bbox          |     1|
|5     |test_spec_ip_bbox                           |     1|
|6     |BUFG                                        |    10|
|7     |CARRY4                                      |     8|
|8     |LUT1                                        |    25|
|9     |LUT2                                        |   151|
|10    |LUT3                                        |    31|
|11    |LUT4                                        |    46|
|12    |LUT5                                        |    49|
|13    |LUT6                                        |   385|
|14    |MMCM_BASE                                   |     2|
|15    |MUXF7                                       |     3|
|16    |RAMB36E1                                    |    16|
|17    |FD                                          |     2|
|18    |FDCE                                        |   881|
|19    |FDPE                                        |    10|
|20    |FDRE                                        |   684|
|21    |IBUF                                        |    21|
|22    |OBUF                                        |     3|
+------+--------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2580.750 ; gain = 63.953 ; free physical = 4485 ; free virtual = 7304
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 2 critical warnings and 290 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2580.750 ; gain = 0.000 ; free physical = 4489 ; free virtual = 7308
Synthesis Optimization Complete : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2580.750 ; gain = 63.953 ; free physical = 4489 ; free virtual = 7308
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2580.750 ; gain = 0.000 ; free physical = 4584 ; free virtual = 7402
INFO: [Netlist 29-17] Analyzing 31 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
CRITICAL WARNING: [Shape Builder 18-119] Failed to create I/OLOGIC Route Through shape for instance test_spec_gpio_led1/SDR_GEN.REG_SDR_GEN[0].OBUF_SDR. Found overlapping instances within the shape: test_spec_gpio_led/SDR_GEN.REG_SDR_GEN[0].OBUF_SDR and test_spec_gpio_led1/SDR_GEN.REG_SDR_GEN[0].OBUF_SDR.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
CRITICAL WARNING: [Shape Builder 18-126] Incremental shape update failed because no IO shape exists for instance test_spec_gpio_led1/SDR_GEN.REG_SDR_GEN[0].OBUF_SDR.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2580.750 ; gain = 0.000 ; free physical = 4582 ; free virtual = 7402
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  FD => FDRE: 2 instances
  MMCM_BASE => MMCME2_ADV: 2 instances

Synth Design complete, checksum: a1144309
INFO: [Common 17-83] Releasing license: Synthesis
142 Infos, 186 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:56 . Memory (MB): peak = 2580.750 ; gain = 64.031 ; free physical = 4729 ; free virtual = 7549
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint '/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jul  3 16:41:43 2025...
[Thu Jul  3 16:41:47 2025] synth_1 finished
wait_on_run: Time (s): cpu = 00:03:18 ; elapsed = 00:02:17 . Memory (MB): peak = 2714.129 ; gain = 0.000 ; free physical = 5556 ; free virtual = 8368
# open_run synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z010clg400-1
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-454] Reading design checkpoint '/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/test_spec_ip.dcp' for cell 'test_spec_ip_inst'
INFO: [Project 1-454] Reading design checkpoint '/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/bd/red_pitaya_bd/ip/red_pitaya_bd_axi_protocol_convert_0_0/red_pitaya_bd_axi_protocol_convert_0_0.dcp' for cell 'red_pitaya_bd_inst/axi_protocol_convert_0'
INFO: [Project 1-454] Reading design checkpoint '/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/bd/red_pitaya_bd/ip/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0.dcp' for cell 'red_pitaya_bd_inst/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/bd/red_pitaya_bd/ip/red_pitaya_bd_rst_ps7_0_50M_0/red_pitaya_bd_rst_ps7_0_50M_0.dcp' for cell 'red_pitaya_bd_inst/rst_ps7_0_50M'
INFO: [Project 1-454] Reading design checkpoint '/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/adc_data_fifo/adc_data_fifo.dcp' for cell 'test_spec_red_pitaya_adc/adc_data_fifo_inst'
Netlist sorting complete. Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2714.129 ; gain = 0.000 ; free physical = 5505 ; free virtual = 8318
INFO: [Netlist 29-17] Analyzing 533 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
CRITICAL WARNING: [Shape Builder 18-119] Failed to create I/OLOGIC Route Through shape for instance test_spec_gpio_led1/SDR_GEN.REG_SDR_GEN[0].OBUF_SDR. Found overlapping instances within the shape: test_spec_gpio_led/SDR_GEN.REG_SDR_GEN[0].OBUF_SDR and test_spec_gpio_led1/SDR_GEN.REG_SDR_GEN[0].OBUF_SDR.
Parsing XDC File [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/bd/red_pitaya_bd/ip/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0.xdc] for cell 'red_pitaya_bd_inst/processing_system7_0/inst'
Finished Parsing XDC File [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/bd/red_pitaya_bd/ip/red_pitaya_bd_processing_system7_0_0/red_pitaya_bd_processing_system7_0_0.xdc] for cell 'red_pitaya_bd_inst/processing_system7_0/inst'
Parsing XDC File [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/bd/red_pitaya_bd/ip/red_pitaya_bd_rst_ps7_0_50M_0/red_pitaya_bd_rst_ps7_0_50M_0_board.xdc] for cell 'red_pitaya_bd_inst/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/bd/red_pitaya_bd/ip/red_pitaya_bd_rst_ps7_0_50M_0/red_pitaya_bd_rst_ps7_0_50M_0_board.xdc] for cell 'red_pitaya_bd_inst/rst_ps7_0_50M/U0'
Parsing XDC File [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/bd/red_pitaya_bd/ip/red_pitaya_bd_rst_ps7_0_50M_0/red_pitaya_bd_rst_ps7_0_50M_0.xdc] for cell 'red_pitaya_bd_inst/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/bd/red_pitaya_bd/ip/red_pitaya_bd_rst_ps7_0_50M_0/red_pitaya_bd_rst_ps7_0_50M_0.xdc] for cell 'red_pitaya_bd_inst/rst_ps7_0_50M/U0'
Parsing XDC File [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/adc_data_fifo/adc_data_fifo.xdc] for cell 'test_spec_red_pitaya_adc/adc_data_fifo_inst/U0'
Finished Parsing XDC File [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/adc_data_fifo/adc_data_fifo.xdc] for cell 'test_spec_red_pitaya_adc/adc_data_fifo_inst/U0'
Parsing XDC File [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/constrs/test_spec.xdc] for cell 'test_spec_ip_inst/inst'
Finished Parsing XDC File [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/test_spec_ip/constrs/test_spec.xdc] for cell 'test_spec_ip_inst/inst'
Parsing XDC File [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/constrs_1/imports/test_spec/user_const.xdc]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Cannot set PACKAGE_PIN property of ports,  port gpio_led_0_0_ext[0] can not be placed on PACKAGE_PIN F16 because the PACKAGE_PIN is occupied by port gpio_led_0_0_ext[0] [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/constrs_1/imports/test_spec/user_const.xdc:1]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Cannot set PACKAGE_PIN property of ports,  port gpio_led_0_0_ext[0] can not be placed on PACKAGE_PIN F16 because the PACKAGE_PIN is occupied by port gpio_led_0_0_ext[0] [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/constrs_1/imports/test_spec/user_const.xdc:3]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/constrs_1/imports/test_spec/user_const.xdc:202]
INFO: [Timing 38-2] Deriving generated clocks [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/constrs_1/imports/test_spec/user_const.xdc:202]
Finished Parsing XDC File [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.srcs/constrs_1/imports/test_spec/user_const.xdc]
Parsing XDC File [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/adc_data_fifo/adc_data_fifo_clocks.xdc] for cell 'test_spec_red_pitaya_adc/adc_data_fifo_inst/U0'
WARNING: [Constraints 18-401] set_false_path: 'test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_i_1' is not a valid endpoint. [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/adc_data_fifo/adc_data_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]_i_1' is not a valid endpoint. [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/adc_data_fifo/adc_data_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]_i_1' is not a valid endpoint. [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/adc_data_fifo/adc_data_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]_i_1' is not a valid endpoint. [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/adc_data_fifo/adc_data_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]_i_1' is not a valid endpoint. [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/adc_data_fifo/adc_data_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]_i_1' is not a valid endpoint. [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/adc_data_fifo/adc_data_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]_i_1' is not a valid endpoint. [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/adc_data_fifo/adc_data_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[16]_i_1' is not a valid endpoint. [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/adc_data_fifo/adc_data_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[17]_i_1' is not a valid endpoint. [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/adc_data_fifo/adc_data_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[18]_i_1' is not a valid endpoint. [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/adc_data_fifo/adc_data_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[19]_i_1' is not a valid endpoint. [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/adc_data_fifo/adc_data_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]_i_1' is not a valid endpoint. [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/adc_data_fifo/adc_data_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[20]_i_1' is not a valid endpoint. [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/adc_data_fifo/adc_data_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[21]_i_1' is not a valid endpoint. [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/adc_data_fifo/adc_data_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[22]_i_1' is not a valid endpoint. [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/adc_data_fifo/adc_data_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[23]_i_1' is not a valid endpoint. [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/adc_data_fifo/adc_data_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[24]_i_1' is not a valid endpoint. [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/adc_data_fifo/adc_data_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[25]_i_1' is not a valid endpoint. [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/adc_data_fifo/adc_data_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[26]_i_1' is not a valid endpoint. [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/adc_data_fifo/adc_data_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[27]_i_1' is not a valid endpoint. [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/adc_data_fifo/adc_data_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[28]_i_1' is not a valid endpoint. [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/adc_data_fifo/adc_data_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[29]_i_1' is not a valid endpoint. [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/adc_data_fifo/adc_data_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]_i_1' is not a valid endpoint. [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/adc_data_fifo/adc_data_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[30]_i_1' is not a valid endpoint. [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/adc_data_fifo/adc_data_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[31]_i_2' is not a valid endpoint. [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/adc_data_fifo/adc_data_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]_i_1' is not a valid endpoint. [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/adc_data_fifo/adc_data_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]_i_1' is not a valid endpoint. [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/adc_data_fifo/adc_data_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]_i_1' is not a valid endpoint. [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/adc_data_fifo/adc_data_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]_i_1' is not a valid endpoint. [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/adc_data_fifo/adc_data_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]_i_1' is not a valid endpoint. [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/adc_data_fifo/adc_data_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]_i_1' is not a valid endpoint. [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/adc_data_fifo/adc_data_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]_i_1' is not a valid endpoint. [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/adc_data_fifo/adc_data_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
Finished Parsing XDC File [/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.gen/sources_1/ip/adc_data_fifo/adc_data_fifo_clocks.xdc] for cell 'test_spec_red_pitaya_adc/adc_data_fifo_inst/U0'
INFO: [Project 1-1714] 6 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
CRITICAL WARNING: [Shape Builder 18-126] Incremental shape update failed because no IO shape exists for instance test_spec_gpio_led1/SDR_GEN.REG_SDR_GEN[0].OBUF_SDR.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3076.141 ; gain = 0.000 ; free physical = 4922 ; free virtual = 7771
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 88 instances were transformed.
  RAM64M => RAM64M (RAMD64E(x4)): 88 instances

open_run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:51 . Memory (MB): peak = 3076.141 ; gain = 362.012 ; free physical = 4918 ; free virtual = 7771
# set synth_critical_count [get_msg_config -count -severity {CRITICAL WARNING}]
# set_property STEPS.POST_PLACE_POWER_OPT_DESIGN.IS_ENABLED true [get_runs impl_1]
# set_property STEPS.WRITE_BITSTREAM.ARGS.BIN_FILE true [get_runs impl_1]
# set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_1]
# set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_1]
# launch_runs impl_1 -jobs 4
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3076.141 ; gain = 0.000 ; free physical = 4917 ; free virtual = 7774
[Thu Jul  3 16:43:40 2025] Launched impl_1...
Run output will be captured here: /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:04 ; elapsed = 00:01:02 . Memory (MB): peak = 3076.141 ; gain = 0.000 ; free physical = 4917 ; free virtual = 7771
# wait_on_run impl_1
[Thu Jul  3 16:43:40 2025] Waiting for impl_1 to finish...

*** Running vivado
    with args -log top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top.tcl -notrace


****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: open_checkpoint /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.runs/impl_1/top.dcp

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2449.695 ; gain = 6.938 ; free physical = 3850 ; free virtual = 6705
INFO: [Device 21-403] Loading part xc7z010clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2516.797 ; gain = 0.000 ; free physical = 4362 ; free virtual = 7217
INFO: [Netlist 29-17] Analyzing 533 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2516.797 ; gain = 0.000 ; free physical = 3846 ; free virtual = 6702
Restored from archive | CPU: 0.090000 secs | Memory: 1.438148 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2516.797 ; gain = 0.000 ; free physical = 3846 ; free virtual = 6702
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2516.797 ; gain = 0.000 ; free physical = 3846 ; free virtual = 6702
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 88 instances were transformed.
  RAM64M => RAM64M (RAMD64E(x4)): 88 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2021.1 (64-bit) build 3247384
open_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:48 . Memory (MB): peak = 2516.797 ; gain = 75.008 ; free physical = 3846 ; free virtual = 6702
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/sysgen'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/shishir/tools/Xilinx/Vivado/2021.1/data/ip'.
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net test_spec_gpio_led1/gpio_led_0_0_ext[0] has multiple drivers: test_spec_gpio_led/SDR_GEN.REG_SDR_GEN[0].OBUF_SDR/O, and test_spec_gpio_led1/SDR_GEN.REG_SDR_GEN[0].OBUF_SDR/O.
INFO: [Project 1-461] DRC finished with 1 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.
ERROR: [Vivado_Tcl 4-78] Error(s) found during DRC. Opt_design not run.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2600.562 ; gain = 83.766 ; free physical = 3828 ; free virtual = 6682
INFO: [Common 17-83] Releasing license: Implementation
19 Infos, 0 Warnings, 0 Critical Warnings and 2 Errors encountered.
opt_design failed
ERROR: [Common 17-39] 'opt_design' failed due to earlier errors.

INFO: [Common 17-206] Exiting Vivado at Thu Jul  3 16:43:33 2025...
[Thu Jul  3 16:43:40 2025] impl_1 finished
WARNING: [Vivado 12-8222] Failed run(s) : 'impl_1'
# open_run impl_1
ERROR: [Common 17-69] Command failed: Run 'impl_1' failed. Unable to open
INFO: [Common 17-206] Exiting Vivado at Thu Jul  3 16:43:40 2025...
