{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1680034837945 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1680034837960 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 28 13:20:37 2023 " "Processing started: Tue Mar 28 13:20:37 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1680034837960 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034837960 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SOC_D8M_RTL -c DE1_SOC_D8M_RTL " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SOC_D8M_RTL -c DE1_SOC_D8M_RTL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034837960 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1680034840381 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1680034840381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rgb_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file rgb_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 rgb_fifo " "Found entity 1: rgb_fifo" {  } { { "rgb_fifo.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/rgb_fifo.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034850499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034850499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camera_top.v 1 1 " "Found 1 design units, including 1 entities, in source file camera_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 camera_top " "Found entity 1: camera_top" {  } { { "camera_top.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/camera_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034850515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034850515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camera_module/synthesis/camera_module.v 1 1 " "Found 1 design units, including 1 entities, in source file camera_module/synthesis/camera_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 camera_module " "Found entity 1: camera_module" {  } { { "camera_module/synthesis/camera_module.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/camera_module/synthesis/camera_module.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034850515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034850515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camera_module/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file camera_module/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "camera_module/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034850515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034850515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camera_module/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file camera_module/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "camera_module/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034850531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034850531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camera_module/synthesis/submodules/camera_module_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file camera_module/synthesis/submodules/camera_module_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camera_module_irq_mapper " "Found entity 1: camera_module_irq_mapper" {  } { { "camera_module/synthesis/submodules/camera_module_irq_mapper.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034850531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034850531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camera_module/synthesis/submodules/camera_module_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file camera_module/synthesis/submodules/camera_module_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 camera_module_mm_interconnect_1 " "Found entity 1: camera_module_mm_interconnect_1" {  } { { "camera_module/synthesis/submodules/camera_module_mm_interconnect_1.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034850531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034850531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camera_module/synthesis/submodules/camera_module_mm_interconnect_1_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file camera_module/synthesis/submodules/camera_module_mm_interconnect_1_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 camera_module_mm_interconnect_1_avalon_st_adapter " "Found entity 1: camera_module_mm_interconnect_1_avalon_st_adapter" {  } { { "camera_module/synthesis/submodules/camera_module_mm_interconnect_1_avalon_st_adapter.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_mm_interconnect_1_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034850546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034850546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camera_module/synthesis/submodules/camera_module_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file camera_module/synthesis/submodules/camera_module_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camera_module_mm_interconnect_1_avalon_st_adapter_error_adapter_0 " "Found entity 1: camera_module_mm_interconnect_1_avalon_st_adapter_error_adapter_0" {  } { { "camera_module/synthesis/submodules/camera_module_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034850546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034850546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camera_module/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file camera_module/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "camera_module/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034850546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034850546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camera_module/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file camera_module/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "camera_module/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034850562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034850562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camera_module/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file camera_module/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "camera_module/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034850562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034850562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camera_module/synthesis/submodules/camera_module_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file camera_module/synthesis/submodules/camera_module_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camera_module_mm_interconnect_1_rsp_mux " "Found entity 1: camera_module_mm_interconnect_1_rsp_mux" {  } { { "camera_module/synthesis/submodules/camera_module_mm_interconnect_1_rsp_mux.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_mm_interconnect_1_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034850562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034850562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camera_module/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file camera_module/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "camera_module/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034850562 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "camera_module/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034850562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034850562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camera_module/synthesis/submodules/camera_module_mm_interconnect_1_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file camera_module/synthesis/submodules/camera_module_mm_interconnect_1_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camera_module_mm_interconnect_1_rsp_demux " "Found entity 1: camera_module_mm_interconnect_1_rsp_demux" {  } { { "camera_module/synthesis/submodules/camera_module_mm_interconnect_1_rsp_demux.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_mm_interconnect_1_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034850578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034850578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camera_module/synthesis/submodules/camera_module_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file camera_module/synthesis/submodules/camera_module_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camera_module_mm_interconnect_1_cmd_mux " "Found entity 1: camera_module_mm_interconnect_1_cmd_mux" {  } { { "camera_module/synthesis/submodules/camera_module_mm_interconnect_1_cmd_mux.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_mm_interconnect_1_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034850578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034850578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camera_module/synthesis/submodules/camera_module_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file camera_module/synthesis/submodules/camera_module_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camera_module_mm_interconnect_1_cmd_demux " "Found entity 1: camera_module_mm_interconnect_1_cmd_demux" {  } { { "camera_module/synthesis/submodules/camera_module_mm_interconnect_1_cmd_demux.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034850578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034850578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camera_module/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file camera_module/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "camera_module/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034850593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034850593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camera_module/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file camera_module/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "camera_module/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034850593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034850593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camera_module/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file camera_module/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "camera_module/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034850593 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "camera_module/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034850593 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "camera_module/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034850593 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "camera_module/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034850593 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "camera_module/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034850593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034850593 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "camera_module/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1680034850609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camera_module/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file camera_module/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "camera_module/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034850609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034850609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camera_module/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file camera_module/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "camera_module/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034850609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034850609 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "camera_module/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1680034850609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camera_module/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file camera_module/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "camera_module/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034850609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034850609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camera_module/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file camera_module/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "camera_module/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034850624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034850624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camera_module/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file camera_module/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "camera_module/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034850624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034850624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camera_module/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file camera_module/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "camera_module/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034850624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034850624 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel camera_module_mm_interconnect_1_router_002.sv(48) " "Verilog HDL Declaration information at camera_module_mm_interconnect_1_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "camera_module/synthesis/submodules/camera_module_mm_interconnect_1_router_002.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_mm_interconnect_1_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1680034850640 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel camera_module_mm_interconnect_1_router_002.sv(49) " "Verilog HDL Declaration information at camera_module_mm_interconnect_1_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "camera_module/synthesis/submodules/camera_module_mm_interconnect_1_router_002.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_mm_interconnect_1_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1680034850640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camera_module/synthesis/submodules/camera_module_mm_interconnect_1_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file camera_module/synthesis/submodules/camera_module_mm_interconnect_1_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camera_module_mm_interconnect_1_router_002_default_decode " "Found entity 1: camera_module_mm_interconnect_1_router_002_default_decode" {  } { { "camera_module/synthesis/submodules/camera_module_mm_interconnect_1_router_002.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_mm_interconnect_1_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034850640 ""} { "Info" "ISGN_ENTITY_NAME" "2 camera_module_mm_interconnect_1_router_002 " "Found entity 2: camera_module_mm_interconnect_1_router_002" {  } { { "camera_module/synthesis/submodules/camera_module_mm_interconnect_1_router_002.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_mm_interconnect_1_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034850640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034850640 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel camera_module_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at camera_module_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "camera_module/synthesis/submodules/camera_module_mm_interconnect_1_router.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1680034850640 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel camera_module_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at camera_module_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "camera_module/synthesis/submodules/camera_module_mm_interconnect_1_router.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1680034850640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camera_module/synthesis/submodules/camera_module_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file camera_module/synthesis/submodules/camera_module_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camera_module_mm_interconnect_1_router_default_decode " "Found entity 1: camera_module_mm_interconnect_1_router_default_decode" {  } { { "camera_module/synthesis/submodules/camera_module_mm_interconnect_1_router.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034850640 ""} { "Info" "ISGN_ENTITY_NAME" "2 camera_module_mm_interconnect_1_router " "Found entity 2: camera_module_mm_interconnect_1_router" {  } { { "camera_module/synthesis/submodules/camera_module_mm_interconnect_1_router.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034850640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034850640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camera_module/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file camera_module/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "camera_module/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034850656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034850656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camera_module/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file camera_module/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "camera_module/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034850656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034850656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camera_module/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file camera_module/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "camera_module/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034850656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034850656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camera_module/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file camera_module/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "camera_module/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034850671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034850671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camera_module/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file camera_module/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "camera_module/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034850671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034850671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camera_module/synthesis/submodules/camera_module_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file camera_module/synthesis/submodules/camera_module_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 camera_module_mm_interconnect_0 " "Found entity 1: camera_module_mm_interconnect_0" {  } { { "camera_module/synthesis/submodules/camera_module_mm_interconnect_0.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034850687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034850687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camera_module/synthesis/submodules/camera_module_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file camera_module/synthesis/submodules/camera_module_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 camera_module_mm_interconnect_0_avalon_st_adapter " "Found entity 1: camera_module_mm_interconnect_0_avalon_st_adapter" {  } { { "camera_module/synthesis/submodules/camera_module_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034850687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034850687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camera_module/synthesis/submodules/camera_module_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file camera_module/synthesis/submodules/camera_module_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camera_module_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: camera_module_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "camera_module/synthesis/submodules/camera_module_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034850687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034850687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camera_module/synthesis/submodules/camera_module_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file camera_module/synthesis/submodules/camera_module_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camera_module_mm_interconnect_0_rsp_mux_001 " "Found entity 1: camera_module_mm_interconnect_0_rsp_mux_001" {  } { { "camera_module/synthesis/submodules/camera_module_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034850703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034850703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camera_module/synthesis/submodules/camera_module_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file camera_module/synthesis/submodules/camera_module_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camera_module_mm_interconnect_0_rsp_mux " "Found entity 1: camera_module_mm_interconnect_0_rsp_mux" {  } { { "camera_module/synthesis/submodules/camera_module_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034850703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034850703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camera_module/synthesis/submodules/camera_module_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file camera_module/synthesis/submodules/camera_module_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camera_module_mm_interconnect_0_rsp_demux " "Found entity 1: camera_module_mm_interconnect_0_rsp_demux" {  } { { "camera_module/synthesis/submodules/camera_module_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034850703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034850703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camera_module/synthesis/submodules/camera_module_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file camera_module/synthesis/submodules/camera_module_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camera_module_mm_interconnect_0_cmd_mux_001 " "Found entity 1: camera_module_mm_interconnect_0_cmd_mux_001" {  } { { "camera_module/synthesis/submodules/camera_module_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034850718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034850718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camera_module/synthesis/submodules/camera_module_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file camera_module/synthesis/submodules/camera_module_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camera_module_mm_interconnect_0_cmd_mux " "Found entity 1: camera_module_mm_interconnect_0_cmd_mux" {  } { { "camera_module/synthesis/submodules/camera_module_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034850718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034850718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camera_module/synthesis/submodules/camera_module_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file camera_module/synthesis/submodules/camera_module_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camera_module_mm_interconnect_0_cmd_demux_001 " "Found entity 1: camera_module_mm_interconnect_0_cmd_demux_001" {  } { { "camera_module/synthesis/submodules/camera_module_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034850718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034850718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camera_module/synthesis/submodules/camera_module_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file camera_module/synthesis/submodules/camera_module_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camera_module_mm_interconnect_0_cmd_demux " "Found entity 1: camera_module_mm_interconnect_0_cmd_demux" {  } { { "camera_module/synthesis/submodules/camera_module_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034850734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034850734 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel camera_module_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at camera_module_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "camera_module/synthesis/submodules/camera_module_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1680034850734 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel camera_module_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at camera_module_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "camera_module/synthesis/submodules/camera_module_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1680034850734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camera_module/synthesis/submodules/camera_module_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file camera_module/synthesis/submodules/camera_module_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camera_module_mm_interconnect_0_router_003_default_decode " "Found entity 1: camera_module_mm_interconnect_0_router_003_default_decode" {  } { { "camera_module/synthesis/submodules/camera_module_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034850734 ""} { "Info" "ISGN_ENTITY_NAME" "2 camera_module_mm_interconnect_0_router_003 " "Found entity 2: camera_module_mm_interconnect_0_router_003" {  } { { "camera_module/synthesis/submodules/camera_module_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034850734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034850734 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel camera_module_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at camera_module_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "camera_module/synthesis/submodules/camera_module_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1680034850734 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel camera_module_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at camera_module_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "camera_module/synthesis/submodules/camera_module_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1680034850734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camera_module/synthesis/submodules/camera_module_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file camera_module/synthesis/submodules/camera_module_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camera_module_mm_interconnect_0_router_002_default_decode " "Found entity 1: camera_module_mm_interconnect_0_router_002_default_decode" {  } { { "camera_module/synthesis/submodules/camera_module_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034850749 ""} { "Info" "ISGN_ENTITY_NAME" "2 camera_module_mm_interconnect_0_router_002 " "Found entity 2: camera_module_mm_interconnect_0_router_002" {  } { { "camera_module/synthesis/submodules/camera_module_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034850749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034850749 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel camera_module_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at camera_module_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "camera_module/synthesis/submodules/camera_module_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1680034850749 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel camera_module_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at camera_module_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "camera_module/synthesis/submodules/camera_module_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1680034850749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camera_module/synthesis/submodules/camera_module_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file camera_module/synthesis/submodules/camera_module_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camera_module_mm_interconnect_0_router_001_default_decode " "Found entity 1: camera_module_mm_interconnect_0_router_001_default_decode" {  } { { "camera_module/synthesis/submodules/camera_module_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034850749 ""} { "Info" "ISGN_ENTITY_NAME" "2 camera_module_mm_interconnect_0_router_001 " "Found entity 2: camera_module_mm_interconnect_0_router_001" {  } { { "camera_module/synthesis/submodules/camera_module_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034850749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034850749 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel camera_module_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at camera_module_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "camera_module/synthesis/submodules/camera_module_mm_interconnect_0_router.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1680034850749 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel camera_module_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at camera_module_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "camera_module/synthesis/submodules/camera_module_mm_interconnect_0_router.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1680034850749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camera_module/synthesis/submodules/camera_module_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file camera_module/synthesis/submodules/camera_module_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camera_module_mm_interconnect_0_router_default_decode " "Found entity 1: camera_module_mm_interconnect_0_router_default_decode" {  } { { "camera_module/synthesis/submodules/camera_module_mm_interconnect_0_router.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034850765 ""} { "Info" "ISGN_ENTITY_NAME" "2 camera_module_mm_interconnect_0_router " "Found entity 2: camera_module_mm_interconnect_0_router" {  } { { "camera_module/synthesis/submodules/camera_module_mm_interconnect_0_router.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034850765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034850765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camera_module/synthesis/submodules/camera_module_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file camera_module/synthesis/submodules/camera_module_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 camera_module_onchip_memory2_0 " "Found entity 1: camera_module_onchip_memory2_0" {  } { { "camera_module/synthesis/submodules/camera_module_onchip_memory2_0.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034850765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034850765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camera_module/synthesis/submodules/camera_module_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file camera_module/synthesis/submodules/camera_module_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 camera_module_nios2_gen2_0 " "Found entity 1: camera_module_nios2_gen2_0" {  } { { "camera_module/synthesis/submodules/camera_module_nios2_gen2_0.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034850765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034850765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 camera_module_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: camera_module_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034850812 ""} { "Info" "ISGN_ENTITY_NAME" "2 camera_module_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: camera_module_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034850812 ""} { "Info" "ISGN_ENTITY_NAME" "3 camera_module_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: camera_module_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034850812 ""} { "Info" "ISGN_ENTITY_NAME" "4 camera_module_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: camera_module_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034850812 ""} { "Info" "ISGN_ENTITY_NAME" "5 camera_module_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: camera_module_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034850812 ""} { "Info" "ISGN_ENTITY_NAME" "6 camera_module_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: camera_module_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034850812 ""} { "Info" "ISGN_ENTITY_NAME" "7 camera_module_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: camera_module_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034850812 ""} { "Info" "ISGN_ENTITY_NAME" "8 camera_module_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: camera_module_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034850812 ""} { "Info" "ISGN_ENTITY_NAME" "9 camera_module_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: camera_module_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034850812 ""} { "Info" "ISGN_ENTITY_NAME" "10 camera_module_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: camera_module_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034850812 ""} { "Info" "ISGN_ENTITY_NAME" "11 camera_module_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: camera_module_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034850812 ""} { "Info" "ISGN_ENTITY_NAME" "12 camera_module_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: camera_module_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034850812 ""} { "Info" "ISGN_ENTITY_NAME" "13 camera_module_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: camera_module_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034850812 ""} { "Info" "ISGN_ENTITY_NAME" "14 camera_module_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: camera_module_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034850812 ""} { "Info" "ISGN_ENTITY_NAME" "15 camera_module_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: camera_module_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034850812 ""} { "Info" "ISGN_ENTITY_NAME" "16 camera_module_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: camera_module_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034850812 ""} { "Info" "ISGN_ENTITY_NAME" "17 camera_module_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: camera_module_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034850812 ""} { "Info" "ISGN_ENTITY_NAME" "18 camera_module_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: camera_module_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034850812 ""} { "Info" "ISGN_ENTITY_NAME" "19 camera_module_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: camera_module_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034850812 ""} { "Info" "ISGN_ENTITY_NAME" "20 camera_module_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: camera_module_nios2_gen2_0_cpu_nios2_oci" {  } { { "camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034850812 ""} { "Info" "ISGN_ENTITY_NAME" "21 camera_module_nios2_gen2_0_cpu " "Found entity 21: camera_module_nios2_gen2_0_cpu" {  } { { "camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034850812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034850812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 camera_module_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: camera_module_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034850828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034850828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 camera_module_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: camera_module_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034850828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034850828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 camera_module_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: camera_module_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034850843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034850843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 camera_module_nios2_gen2_0_cpu_test_bench " "Found entity 1: camera_module_nios2_gen2_0_cpu_test_bench" {  } { { "camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034850843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034850843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camera_module/synthesis/submodules/camera_module_new_sdram_controller_0.v 2 2 " "Found 2 design units, including 2 entities, in source file camera_module/synthesis/submodules/camera_module_new_sdram_controller_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 camera_module_new_sdram_controller_0_input_efifo_module " "Found entity 1: camera_module_new_sdram_controller_0_input_efifo_module" {  } { { "camera_module/synthesis/submodules/camera_module_new_sdram_controller_0.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_new_sdram_controller_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034850859 ""} { "Info" "ISGN_ENTITY_NAME" "2 camera_module_new_sdram_controller_0 " "Found entity 2: camera_module_new_sdram_controller_0" {  } { { "camera_module/synthesis/submodules/camera_module_new_sdram_controller_0.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_new_sdram_controller_0.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034850859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034850859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camera_module/synthesis/submodules/camera_module_key_2.v 1 1 " "Found 1 design units, including 1 entities, in source file camera_module/synthesis/submodules/camera_module_key_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 camera_module_key_2 " "Found entity 1: camera_module_key_2" {  } { { "camera_module/synthesis/submodules/camera_module_key_2.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_key_2.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034850859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034850859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camera_module/synthesis/submodules/camera_module_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file camera_module/synthesis/submodules/camera_module_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 camera_module_jtag_uart_0_sim_scfifo_w " "Found entity 1: camera_module_jtag_uart_0_sim_scfifo_w" {  } { { "camera_module/synthesis/submodules/camera_module_jtag_uart_0.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034850874 ""} { "Info" "ISGN_ENTITY_NAME" "2 camera_module_jtag_uart_0_scfifo_w " "Found entity 2: camera_module_jtag_uart_0_scfifo_w" {  } { { "camera_module/synthesis/submodules/camera_module_jtag_uart_0.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034850874 ""} { "Info" "ISGN_ENTITY_NAME" "3 camera_module_jtag_uart_0_sim_scfifo_r " "Found entity 3: camera_module_jtag_uart_0_sim_scfifo_r" {  } { { "camera_module/synthesis/submodules/camera_module_jtag_uart_0.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034850874 ""} { "Info" "ISGN_ENTITY_NAME" "4 camera_module_jtag_uart_0_scfifo_r " "Found entity 4: camera_module_jtag_uart_0_scfifo_r" {  } { { "camera_module/synthesis/submodules/camera_module_jtag_uart_0.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034850874 ""} { "Info" "ISGN_ENTITY_NAME" "5 camera_module_jtag_uart_0 " "Found entity 5: camera_module_jtag_uart_0" {  } { { "camera_module/synthesis/submodules/camera_module_jtag_uart_0.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034850874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034850874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camera_module/synthesis/submodules/camera_module_alt_vip_cl_vfb_0.v 1 1 " "Found 1 design units, including 1 entities, in source file camera_module/synthesis/submodules/camera_module_alt_vip_cl_vfb_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 camera_module_alt_vip_cl_vfb_0 " "Found entity 1: camera_module_alt_vip_cl_vfb_0" {  } { { "camera_module/synthesis/submodules/camera_module_alt_vip_cl_vfb_0.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_alt_vip_cl_vfb_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034850890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034850890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camera_module/synthesis/submodules/common/alt_vip_common_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file camera_module/synthesis/submodules/common/alt_vip_common_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vip_common_pkg (SystemVerilog) (camera_module) " "Found design unit 1: alt_vip_common_pkg (SystemVerilog) (camera_module)" {  } { { "camera_module/synthesis/submodules/common/alt_vip_common_pkg.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/common/alt_vip_common_pkg.sv" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034851109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034851109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camera_module/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv 1 1 " "Found 1 design units, including 1 entities, in source file camera_module/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_common_event_packet_decode " "Found entity 1: alt_vip_common_event_packet_decode" {  } { { "camera_module/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034851202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034851202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camera_module/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv 1 1 " "Found 1 design units, including 1 entities, in source file camera_module/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_common_event_packet_encode " "Found entity 1: alt_vip_common_event_packet_encode" {  } { { "camera_module/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034851312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034851312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camera_module/synthesis/submodules/src_hdl/alt_vip_vfb_sync_ctrl.sv 1 1 " "Found 1 design units, including 1 entities, in source file camera_module/synthesis/submodules/src_hdl/alt_vip_vfb_sync_ctrl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_vfb_sync_ctrl " "Found entity 1: alt_vip_vfb_sync_ctrl" {  } { { "camera_module/synthesis/submodules/src_hdl/alt_vip_vfb_sync_ctrl.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/src_hdl/alt_vip_vfb_sync_ctrl.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034851515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034851515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camera_module/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_latency_0_to_latency_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file camera_module/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_latency_0_to_latency_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_common_latency_0_to_latency_1 " "Found entity 1: alt_vip_common_latency_0_to_latency_1" {  } { { "camera_module/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_latency_0_to_latency_1.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_latency_0_to_latency_1.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034851578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034851578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camera_module/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_empty.sv 1 1 " "Found 1 design units, including 1 entities, in source file camera_module/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_empty.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_common_video_packet_empty " "Found entity 1: alt_vip_common_video_packet_empty" {  } { { "camera_module/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_empty.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_empty.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034851656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034851656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camera_module/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_encode.sv 1 1 " "Found 1 design units, including 1 entities, in source file camera_module/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_encode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_common_video_packet_encode " "Found entity 1: alt_vip_common_video_packet_encode" {  } { { "camera_module/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_encode.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_encode.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034851749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034851749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camera_module/synthesis/submodules/modules/alt_vip_common_message_pipeline_stage/src_hdl/alt_vip_common_message_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file camera_module/synthesis/submodules/modules/alt_vip_common_message_pipeline_stage/src_hdl/alt_vip_common_message_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_common_message_pipeline_stage " "Found entity 1: alt_vip_common_message_pipeline_stage" {  } { { "camera_module/synthesis/submodules/modules/alt_vip_common_message_pipeline_stage/src_hdl/alt_vip_common_message_pipeline_stage.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/modules/alt_vip_common_message_pipeline_stage/src_hdl/alt_vip_common_message_pipeline_stage.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034851828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034851828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camera_module/synthesis/submodules/modules/alt_vip_common_sop_align/src_hdl/alt_vip_common_sop_align.sv 1 1 " "Found 1 design units, including 1 entities, in source file camera_module/synthesis/submodules/modules/alt_vip_common_sop_align/src_hdl/alt_vip_common_sop_align.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_common_sop_align " "Found entity 1: alt_vip_common_sop_align" {  } { { "camera_module/synthesis/submodules/modules/alt_vip_common_sop_align/src_hdl/alt_vip_common_sop_align.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/modules/alt_vip_common_sop_align/src_hdl/alt_vip_common_sop_align.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034851910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034851910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camera_module/synthesis/submodules/src_hdl/alt_vip_video_output_bridge.sv 1 1 " "Found 1 design units, including 1 entities, in source file camera_module/synthesis/submodules/src_hdl/alt_vip_video_output_bridge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_video_output_bridge " "Found entity 1: alt_vip_video_output_bridge" {  } { { "camera_module/synthesis/submodules/src_hdl/alt_vip_video_output_bridge.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/src_hdl/alt_vip_video_output_bridge.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034852004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034852004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camera_module/synthesis/submodules/src_hdl/alt_vip_vfb_rd_ctrl.sv 1 1 " "Found 1 design units, including 1 entities, in source file camera_module/synthesis/submodules/src_hdl/alt_vip_vfb_rd_ctrl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_vfb_rd_ctrl " "Found entity 1: alt_vip_vfb_rd_ctrl" {  } { { "camera_module/synthesis/submodules/src_hdl/alt_vip_vfb_rd_ctrl.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/src_hdl/alt_vip_vfb_rd_ctrl.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034852098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034852098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camera_module/synthesis/submodules/modules/alt_vip_common_dc_mixed_widths_fifo/src_hdl/alt_vip_common_dc_mixed_widths_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file camera_module/synthesis/submodules/modules/alt_vip_common_dc_mixed_widths_fifo/src_hdl/alt_vip_common_dc_mixed_widths_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_common_dc_mixed_widths_fifo " "Found entity 1: alt_vip_common_dc_mixed_widths_fifo" {  } { { "camera_module/synthesis/submodules/modules/alt_vip_common_dc_mixed_widths_fifo/src_hdl/alt_vip_common_dc_mixed_widths_fifo.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/modules/alt_vip_common_dc_mixed_widths_fifo/src_hdl/alt_vip_common_dc_mixed_widths_fifo.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034852176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034852176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camera_module/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv 1 1 " "Found 1 design units, including 1 entities, in source file camera_module/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_common_fifo2 " "Found entity 1: alt_vip_common_fifo2" {  } { { "camera_module/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034852238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034852238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camera_module/synthesis/submodules/modules/alt_vip_common_delay/src_hdl/alt_vip_common_delay.sv 1 1 " "Found 1 design units, including 1 entities, in source file camera_module/synthesis/submodules/modules/alt_vip_common_delay/src_hdl/alt_vip_common_delay.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_common_delay " "Found entity 1: alt_vip_common_delay" {  } { { "camera_module/synthesis/submodules/modules/alt_vip_common_delay/src_hdl/alt_vip_common_delay.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/modules/alt_vip_common_delay/src_hdl/alt_vip_common_delay.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034852301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034852301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camera_module/synthesis/submodules/modules/alt_vip_common_clock_crossing_bridge_grey/src_hdl/alt_vip_common_clock_crossing_bridge_grey.sv 1 1 " "Found 1 design units, including 1 entities, in source file camera_module/synthesis/submodules/modules/alt_vip_common_clock_crossing_bridge_grey/src_hdl/alt_vip_common_clock_crossing_bridge_grey.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_common_clock_crossing_bridge_grey " "Found entity 1: alt_vip_common_clock_crossing_bridge_grey" {  } { { "camera_module/synthesis/submodules/modules/alt_vip_common_clock_crossing_bridge_grey/src_hdl/alt_vip_common_clock_crossing_bridge_grey.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/modules/alt_vip_common_clock_crossing_bridge_grey/src_hdl/alt_vip_common_clock_crossing_bridge_grey.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034852363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034852363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camera_module/synthesis/submodules/src_hdl/alt_vip_packet_transfer_pack_proc.sv 1 1 " "Found 1 design units, including 1 entities, in source file camera_module/synthesis/submodules/src_hdl/alt_vip_packet_transfer_pack_proc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_packet_transfer_pack_proc " "Found entity 1: alt_vip_packet_transfer_pack_proc" {  } { { "camera_module/synthesis/submodules/src_hdl/alt_vip_packet_transfer_pack_proc.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/src_hdl/alt_vip_packet_transfer_pack_proc.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034852446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034852446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camera_module/synthesis/submodules/src_hdl/alt_vip_packet_transfer_twofold_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file camera_module/synthesis/submodules/src_hdl/alt_vip_packet_transfer_twofold_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_packet_transfer_twofold_ram " "Found entity 1: alt_vip_packet_transfer_twofold_ram" {  } { { "camera_module/synthesis/submodules/src_hdl/alt_vip_packet_transfer_twofold_ram.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/src_hdl/alt_vip_packet_transfer_twofold_ram.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034852559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034852559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camera_module/synthesis/submodules/src_hdl/alt_vip_packet_transfer_twofold_ram_reversed.sv 1 1 " "Found 1 design units, including 1 entities, in source file camera_module/synthesis/submodules/src_hdl/alt_vip_packet_transfer_twofold_ram_reversed.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_packet_transfer_twofold_ram_reversed " "Found entity 1: alt_vip_packet_transfer_twofold_ram_reversed" {  } { { "camera_module/synthesis/submodules/src_hdl/alt_vip_packet_transfer_twofold_ram_reversed.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/src_hdl/alt_vip_packet_transfer_twofold_ram_reversed.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034852660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034852660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camera_module/synthesis/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv 1 1 " "Found 1 design units, including 1 entities, in source file camera_module/synthesis/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_packet_transfer_read_proc " "Found entity 1: alt_vip_packet_transfer_read_proc" {  } { { "camera_module/synthesis/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034852844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034852844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camera_module/synthesis/submodules/src_hdl/alt_vip_packet_transfer_write_proc.sv 1 1 " "Found 1 design units, including 1 entities, in source file camera_module/synthesis/submodules/src_hdl/alt_vip_packet_transfer_write_proc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_packet_transfer_write_proc " "Found entity 1: alt_vip_packet_transfer_write_proc" {  } { { "camera_module/synthesis/submodules/src_hdl/alt_vip_packet_transfer_write_proc.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/src_hdl/alt_vip_packet_transfer_write_proc.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034853043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034853043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camera_module/synthesis/submodules/src_hdl/alt_vip_packet_transfer.sv 1 1 " "Found 1 design units, including 1 entities, in source file camera_module/synthesis/submodules/src_hdl/alt_vip_packet_transfer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_packet_transfer " "Found entity 1: alt_vip_packet_transfer" {  } { { "camera_module/synthesis/submodules/src_hdl/alt_vip_packet_transfer.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/src_hdl/alt_vip_packet_transfer.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034853143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034853143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camera_module/synthesis/submodules/src_hdl/alt_vip_vfb_wr_ctrl.sv 1 1 " "Found 1 design units, including 1 entities, in source file camera_module/synthesis/submodules/src_hdl/alt_vip_vfb_wr_ctrl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_vfb_wr_ctrl " "Found entity 1: alt_vip_vfb_wr_ctrl" {  } { { "camera_module/synthesis/submodules/src_hdl/alt_vip_vfb_wr_ctrl.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/src_hdl/alt_vip_vfb_wr_ctrl.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034853276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034853276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camera_module/synthesis/submodules/camera_module_alt_vip_cl_vfb_0_video_in.v 1 1 " "Found 1 design units, including 1 entities, in source file camera_module/synthesis/submodules/camera_module_alt_vip_cl_vfb_0_video_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 camera_module_alt_vip_cl_vfb_0_video_in " "Found entity 1: camera_module_alt_vip_cl_vfb_0_video_in" {  } { { "camera_module/synthesis/submodules/camera_module_alt_vip_cl_vfb_0_video_in.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_alt_vip_cl_vfb_0_video_in.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034853276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034853276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camera_module/synthesis/submodules/src_hdl/alt_vip_video_input_bridge_cmd.sv 1 1 " "Found 1 design units, including 1 entities, in source file camera_module/synthesis/submodules/src_hdl/alt_vip_video_input_bridge_cmd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_video_input_bridge_cmd " "Found entity 1: alt_vip_video_input_bridge_cmd" {  } { { "camera_module/synthesis/submodules/src_hdl/alt_vip_video_input_bridge_cmd.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/src_hdl/alt_vip_video_input_bridge_cmd.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034853359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034853359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camera_module/synthesis/submodules/modules/alt_vip_common_video_packet_decode/src_hdl/alt_vip_common_latency_1_to_latency_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file camera_module/synthesis/submodules/modules/alt_vip_common_video_packet_decode/src_hdl/alt_vip_common_latency_1_to_latency_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_common_latency_1_to_latency_0 " "Found entity 1: alt_vip_common_latency_1_to_latency_0" {  } { { "camera_module/synthesis/submodules/modules/alt_vip_common_video_packet_decode/src_hdl/alt_vip_common_latency_1_to_latency_0.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/modules/alt_vip_common_video_packet_decode/src_hdl/alt_vip_common_latency_1_to_latency_0.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034853426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034853426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camera_module/synthesis/submodules/modules/alt_vip_common_video_packet_decode/src_hdl/alt_vip_common_video_packet_decode.sv 1 1 " "Found 1 design units, including 1 entities, in source file camera_module/synthesis/submodules/modules/alt_vip_common_video_packet_decode/src_hdl/alt_vip_common_video_packet_decode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_common_video_packet_decode " "Found entity 1: alt_vip_common_video_packet_decode" {  } { { "camera_module/synthesis/submodules/modules/alt_vip_common_video_packet_decode/src_hdl/alt_vip_common_video_packet_decode.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/modules/alt_vip_common_video_packet_decode/src_hdl/alt_vip_common_video_packet_decode.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034853526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034853526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camera_module/synthesis/submodules/src_hdl/alt_vip_video_input_bridge_resp.sv 1 1 " "Found 1 design units, including 1 entities, in source file camera_module/synthesis/submodules/src_hdl/alt_vip_video_input_bridge_resp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_video_input_bridge_resp " "Found entity 1: alt_vip_video_input_bridge_resp" {  } { { "camera_module/synthesis/submodules/src_hdl/alt_vip_video_input_bridge_resp.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/src_hdl/alt_vip_video_input_bridge_resp.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034853659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034853659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camera_module/synthesis/submodules/camera_module_alt_vip_cl_cvo_0.v 1 1 " "Found 1 design units, including 1 entities, in source file camera_module/synthesis/submodules/camera_module_alt_vip_cl_cvo_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 camera_module_alt_vip_cl_cvo_0 " "Found entity 1: camera_module_alt_vip_cl_cvo_0" {  } { { "camera_module/synthesis/submodules/camera_module_alt_vip_cl_cvo_0.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_alt_vip_cl_cvo_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034853659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034853659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camera_module/synthesis/submodules/src_hdl/alt_vip_cvo_stream_marker.sv 1 1 " "Found 1 design units, including 1 entities, in source file camera_module/synthesis/submodules/src_hdl/alt_vip_cvo_stream_marker.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_cvo_stream_marker " "Found entity 1: alt_vip_cvo_stream_marker" {  } { { "camera_module/synthesis/submodules/src_hdl/alt_vip_cvo_stream_marker.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/src_hdl/alt_vip_cvo_stream_marker.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034853743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034853743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camera_module/synthesis/submodules/src_hdl/alt_vip_cvo_core.sv 1 1 " "Found 1 design units, including 1 entities, in source file camera_module/synthesis/submodules/src_hdl/alt_vip_cvo_core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_cvo_core " "Found entity 1: alt_vip_cvo_core" {  } { { "camera_module/synthesis/submodules/src_hdl/alt_vip_cvo_core.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/src_hdl/alt_vip_cvo_core.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034853894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034853894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camera_module/synthesis/submodules/src_hdl/alt_vip_cvo_sync_compare.v 1 1 " "Found 1 design units, including 1 entities, in source file camera_module/synthesis/submodules/src_hdl/alt_vip_cvo_sync_compare.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_cvo_sync_compare " "Found entity 1: alt_vip_cvo_sync_compare" {  } { { "camera_module/synthesis/submodules/src_hdl/alt_vip_cvo_sync_compare.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/src_hdl/alt_vip_cvo_sync_compare.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034853959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034853959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camera_module/synthesis/submodules/src_hdl/alt_vip_cvo_sync_conditioner.sv 1 1 " "Found 1 design units, including 1 entities, in source file camera_module/synthesis/submodules/src_hdl/alt_vip_cvo_sync_conditioner.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_cvo_sync_conditioner " "Found entity 1: alt_vip_cvo_sync_conditioner" {  } { { "camera_module/synthesis/submodules/src_hdl/alt_vip_cvo_sync_conditioner.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/src_hdl/alt_vip_cvo_sync_conditioner.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034854076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034854076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camera_module/synthesis/submodules/src_hdl/alt_vip_cvo_sync_generation.sv 1 1 " "Found 1 design units, including 1 entities, in source file camera_module/synthesis/submodules/src_hdl/alt_vip_cvo_sync_generation.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_cvo_sync_generation " "Found entity 1: alt_vip_cvo_sync_generation" {  } { { "camera_module/synthesis/submodules/src_hdl/alt_vip_cvo_sync_generation.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/src_hdl/alt_vip_cvo_sync_generation.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034854159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034854159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camera_module/synthesis/submodules/src_hdl/alt_vip_cvo_calculate_mode.v 1 1 " "Found 1 design units, including 1 entities, in source file camera_module/synthesis/submodules/src_hdl/alt_vip_cvo_calculate_mode.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_cvo_calculate_mode " "Found entity 1: alt_vip_cvo_calculate_mode" {  } { { "camera_module/synthesis/submodules/src_hdl/alt_vip_cvo_calculate_mode.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/src_hdl/alt_vip_cvo_calculate_mode.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034854227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034854227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camera_module/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv 1 1 " "Found 1 design units, including 1 entities, in source file camera_module/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_cvo_mode_banks " "Found entity 1: alt_vip_cvo_mode_banks" {  } { { "camera_module/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034854410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034854410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camera_module/synthesis/submodules/src_hdl/alt_vip_cvo_statemachine.sv 1 1 " "Found 1 design units, including 1 entities, in source file camera_module/synthesis/submodules/src_hdl/alt_vip_cvo_statemachine.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_cvo_statemachine " "Found entity 1: alt_vip_cvo_statemachine" {  } { { "camera_module/synthesis/submodules/src_hdl/alt_vip_cvo_statemachine.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/src_hdl/alt_vip_cvo_statemachine.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034854476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034854476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camera_module/synthesis/submodules/modules/alt_vip_common_fifo/src_hdl/alt_vip_common_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file camera_module/synthesis/submodules/modules/alt_vip_common_fifo/src_hdl/alt_vip_common_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_common_fifo " "Found entity 1: alt_vip_common_fifo" {  } { { "camera_module/synthesis/submodules/modules/alt_vip_common_fifo/src_hdl/alt_vip_common_fifo.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/modules/alt_vip_common_fifo/src_hdl/alt_vip_common_fifo.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034854543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034854543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camera_module/synthesis/submodules/modules/alt_vip_common_generic_step_count/src_hdl/alt_vip_common_generic_step_count.v 1 1 " "Found 1 design units, including 1 entities, in source file camera_module/synthesis/submodules/modules/alt_vip_common_generic_step_count/src_hdl/alt_vip_common_generic_step_count.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_common_generic_step_count " "Found entity 1: alt_vip_common_generic_step_count" {  } { { "camera_module/synthesis/submodules/modules/alt_vip_common_generic_step_count/src_hdl/alt_vip_common_generic_step_count.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/modules/alt_vip_common_generic_step_count/src_hdl/alt_vip_common_generic_step_count.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034854626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034854626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camera_module/synthesis/submodules/modules/alt_vip_common_to_binary/src_hdl/alt_vip_common_to_binary.v 1 1 " "Found 1 design units, including 1 entities, in source file camera_module/synthesis/submodules/modules/alt_vip_common_to_binary/src_hdl/alt_vip_common_to_binary.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_common_to_binary " "Found entity 1: alt_vip_common_to_binary" {  } { { "camera_module/synthesis/submodules/modules/alt_vip_common_to_binary/src_hdl/alt_vip_common_to_binary.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/modules/alt_vip_common_to_binary/src_hdl/alt_vip_common_to_binary.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034854693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034854693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camera_module/synthesis/submodules/modules/alt_vip_common_sync/src_hdl/alt_vip_common_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file camera_module/synthesis/submodules/modules/alt_vip_common_sync/src_hdl/alt_vip_common_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_common_sync " "Found entity 1: alt_vip_common_sync" {  } { { "camera_module/synthesis/submodules/modules/alt_vip_common_sync/src_hdl/alt_vip_common_sync.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/modules/alt_vip_common_sync/src_hdl/alt_vip_common_sync.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034854759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034854759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camera_module/synthesis/submodules/modules/alt_vip_common_trigger_sync/src_hdl/alt_vip_common_trigger_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file camera_module/synthesis/submodules/modules/alt_vip_common_trigger_sync/src_hdl/alt_vip_common_trigger_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_common_trigger_sync " "Found entity 1: alt_vip_common_trigger_sync" {  } { { "camera_module/synthesis/submodules/modules/alt_vip_common_trigger_sync/src_hdl/alt_vip_common_trigger_sync.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/modules/alt_vip_common_trigger_sync/src_hdl/alt_vip_common_trigger_sync.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034854859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034854859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camera_module/synthesis/submodules/modules/alt_vip_common_sync_generation/src_hdl/alt_vip_common_sync_generation.v 1 1 " "Found 1 design units, including 1 entities, in source file camera_module/synthesis/submodules/modules/alt_vip_common_sync_generation/src_hdl/alt_vip_common_sync_generation.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_common_sync_generation " "Found entity 1: alt_vip_common_sync_generation" {  } { { "camera_module/synthesis/submodules/modules/alt_vip_common_sync_generation/src_hdl/alt_vip_common_sync_generation.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/modules/alt_vip_common_sync_generation/src_hdl/alt_vip_common_sync_generation.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034854926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034854926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camera_module/synthesis/submodules/modules/alt_vip_common_frame_counter/src_hdl/alt_vip_common_frame_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file camera_module/synthesis/submodules/modules/alt_vip_common_frame_counter/src_hdl/alt_vip_common_frame_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_common_frame_counter " "Found entity 1: alt_vip_common_frame_counter" {  } { { "camera_module/synthesis/submodules/modules/alt_vip_common_frame_counter/src_hdl/alt_vip_common_frame_counter.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/modules/alt_vip_common_frame_counter/src_hdl/alt_vip_common_frame_counter.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034854993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034854993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camera_module/synthesis/submodules/modules/alt_vip_common_sample_counter/src_hdl/alt_vip_common_sample_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file camera_module/synthesis/submodules/modules/alt_vip_common_sample_counter/src_hdl/alt_vip_common_sample_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_common_sample_counter " "Found entity 1: alt_vip_common_sample_counter" {  } { { "camera_module/synthesis/submodules/modules/alt_vip_common_sample_counter/src_hdl/alt_vip_common_sample_counter.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/modules/alt_vip_common_sample_counter/src_hdl/alt_vip_common_sample_counter.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034855059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034855059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camera_module/synthesis/submodules/src_hdl/alt_vip_pip_sop_realign.sv 1 1 " "Found 1 design units, including 1 entities, in source file camera_module/synthesis/submodules/src_hdl/alt_vip_pip_sop_realign.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_pip_sop_realign " "Found entity 1: alt_vip_pip_sop_realign" {  } { { "camera_module/synthesis/submodules/src_hdl/alt_vip_pip_sop_realign.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/src_hdl/alt_vip_pip_sop_realign.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034855143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034855143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camera_module/synthesis/submodules/src_hdl/alt_vip_cvo_scheduler.sv 1 1 " "Found 1 design units, including 1 entities, in source file camera_module/synthesis/submodules/src_hdl/alt_vip_cvo_scheduler.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_cvo_scheduler " "Found entity 1: alt_vip_cvo_scheduler" {  } { { "camera_module/synthesis/submodules/src_hdl/alt_vip_cvo_scheduler.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/src_hdl/alt_vip_cvo_scheduler.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034855259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034855259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camera_module/synthesis/submodules/camera_module_alt_vip_cl_cvo_0_video_in.v 1 1 " "Found 1 design units, including 1 entities, in source file camera_module/synthesis/submodules/camera_module_alt_vip_cl_cvo_0_video_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 camera_module_alt_vip_cl_cvo_0_video_in " "Found entity 1: camera_module_alt_vip_cl_cvo_0_video_in" {  } { { "camera_module/synthesis/submodules/camera_module_alt_vip_cl_cvo_0_video_in.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_alt_vip_cl_cvo_0_video_in.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034855276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034855276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "image_transfer/sdram_img_read_write.sv 1 1 " "Found 1 design units, including 1 entities, in source file image_transfer/sdram_img_read_write.sv" { { "Info" "ISGN_ENTITY_NAME" "1 img_cpu_reader " "Found entity 1: img_cpu_reader" {  } { { "image_transfer/sdram_img_read_write.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/image_transfer/sdram_img_read_write.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034855276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034855276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_d8m_rtl.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_d8m_rtl.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SOC_D8M_RTL " "Found entity 1: DE1_SOC_D8M_RTL" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034855292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034855292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/clock_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file v/clock_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLOCK_DELAY " "Found entity 1: CLOCK_DELAY" {  } { { "V/CLOCK_DELAY.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V/CLOCK_DELAY.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034855309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034855309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_d8m/vga_rd_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file v_d8m/vga_rd_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_RD_COUNTER " "Found entity 1: VGA_RD_COUNTER" {  } { { "V_D8M/VGA_RD_COUNTER.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_D8M/VGA_RD_COUNTER.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034855326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034855326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/i2c_write_wdata.v 1 1 " "Found 1 design units, including 1 entities, in source file v/i2c_write_wdata.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_WRITE_WDATA " "Found entity 1: I2C_WRITE_WDATA" {  } { { "V/I2C_WRITE_WDATA.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V/I2C_WRITE_WDATA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034855342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034855342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/i2c_write_ptr.v 1 1 " "Found 1 design units, including 1 entities, in source file v/i2c_write_ptr.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_WRITE_PTR " "Found entity 1: I2C_WRITE_PTR" {  } { { "V/I2C_WRITE_PTR.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V/I2C_WRITE_PTR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034855342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034855342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/i2c_reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file v/i2c_reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_RESET_DELAY " "Found entity 1: I2C_RESET_DELAY" {  } { { "V/I2C_RESET_DELAY.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V/I2C_RESET_DELAY.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034855359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034855359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/i2c_read_data.v 1 1 " "Found 1 design units, including 1 entities, in source file v/i2c_read_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_READ_DATA " "Found entity 1: I2C_READ_DATA" {  } { { "V/I2C_READ_DATA.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V/I2C_READ_DATA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034855376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034855376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/pll_test.v 1 1 " "Found 1 design units, including 1 entities, in source file v/pll_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_test " "Found entity 1: pll_test" {  } { { "V/pll_test.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V/pll_test.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034855392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034855392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file v/reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 RESET_DELAY " "Found entity 1: RESET_DELAY" {  } { { "V/RESET_DELAY.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V/RESET_DELAY.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034855394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034855394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/clockmem.v 1 1 " "Found 1 design units, including 1 entities, in source file v/clockmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLOCKMEM " "Found entity 1: CLOCKMEM" {  } { { "V/CLOCKMEM.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V/CLOCKMEM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034855410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034855410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/sdram_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file v/sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_pll " "Found entity 1: sdram_pll" {  } { { "V/sdram_pll.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V/sdram_pll.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034855427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034855427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/fpsmonitor.v 1 1 " "Found 1 design units, including 1 entities, in source file v/fpsmonitor.v" { { "Info" "ISGN_ENTITY_NAME" "1 FpsMonitor " "Found entity 1: FpsMonitor" {  } { { "V/FpsMonitor.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V/FpsMonitor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034855427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034855427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller " "Found entity 1: VGA_Controller" {  } { { "VGA_Controller/VGA_Controller.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/VGA_Controller/VGA_Controller.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034855443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034855443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/d8m_lut.v 1 1 " "Found 1 design units, including 1 entities, in source file v/d8m_lut.v" { { "Info" "ISGN_ENTITY_NAME" "1 D8M_LUT " "Found entity 1: D8M_LUT" {  } { { "V/D8M_LUT.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V/D8M_LUT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034855459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034855459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_d8m/raw2rgb_j.v 1 1 " "Found 1 design units, including 1 entities, in source file v_d8m/raw2rgb_j.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAW2RGB_J " "Found entity 1: RAW2RGB_J" {  } { { "V_D8M/RAW2RGB_J.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_D8M/RAW2RGB_J.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034855476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034855476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_d8m/raw_rgb_bin.v 1 1 " "Found 1 design units, including 1 entities, in source file v_d8m/raw_rgb_bin.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAW_RGB_BIN " "Found entity 1: RAW_RGB_BIN" {  } { { "V_D8M/RAW_RGB_BIN.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_D8M/RAW_RGB_BIN.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034855492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034855492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_d8m/ram_read_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file v_d8m/ram_read_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_READ_COUNTER " "Found entity 1: RAM_READ_COUNTER" {  } { { "V_D8M/RAM_READ_COUNTER.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_D8M/RAM_READ_COUNTER.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034855509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034855509 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "MIPI_CAMERA_CONFIG.v(301) " "Verilog HDL Module Instantiation warning at MIPI_CAMERA_CONFIG.v(301): ignored dangling comma in List of Port Connections" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_D8M/MIPI_CAMERA_CONFIG.v" 301 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1680034855509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_d8m/mipi_camera_config.v 1 1 " "Found 1 design units, including 1 entities, in source file v_d8m/mipi_camera_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 MIPI_CAMERA_CONFIG " "Found entity 1: MIPI_CAMERA_CONFIG" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_D8M/MIPI_CAMERA_CONFIG.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034855509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034855509 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "MIPI_BRIDGE_CONFIG.v(358) " "Verilog HDL Module Instantiation warning at MIPI_BRIDGE_CONFIG.v(358): ignored dangling comma in List of Port Connections" {  } { { "V_D8M/MIPI_BRIDGE_CONFIG.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_D8M/MIPI_BRIDGE_CONFIG.v" 358 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1680034855526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_d8m/mipi_bridge_config.v 1 1 " "Found 1 design units, including 1 entities, in source file v_d8m/mipi_bridge_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 MIPI_BRIDGE_CONFIG " "Found entity 1: MIPI_BRIDGE_CONFIG" {  } { { "V_D8M/MIPI_BRIDGE_CONFIG.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_D8M/MIPI_BRIDGE_CONFIG.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034855526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034855526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_d8m/mipi_bridge_camera_config.v 1 1 " "Found 1 design units, including 1 entities, in source file v_d8m/mipi_bridge_camera_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 MIPI_BRIDGE_CAMERA_Config " "Found entity 1: MIPI_BRIDGE_CAMERA_Config" {  } { { "V_D8M/MIPI_BRIDGE_CAMERA_Config.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_D8M/MIPI_BRIDGE_CAMERA_Config.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034855542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034855542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_d8m/line_buffer_j.v 1 1 " "Found 1 design units, including 1 entities, in source file v_d8m/line_buffer_j.v" { { "Info" "ISGN_ENTITY_NAME" "1 Line_Buffer_J " "Found entity 1: Line_Buffer_J" {  } { { "V_D8M/Line_Buffer_J.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_D8M/Line_Buffer_J.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034855559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034855559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_d8m/int_line.v 1 1 " "Found 1 design units, including 1 entities, in source file v_d8m/int_line.v" { { "Info" "ISGN_ENTITY_NAME" "1 int_line " "Found entity 1: int_line" {  } { { "V_D8M/int_line.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_D8M/int_line.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034855576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034855576 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "VCM_I2C.v(287) " "Verilog HDL Module Instantiation warning at VCM_I2C.v(287): ignored dangling comma in List of Port Connections" {  } { { "V_Auto/VCM_I2C.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Auto/VCM_I2C.v" 287 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1680034855576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_auto/vcm_i2c.v 1 1 " "Found 1 design units, including 1 entities, in source file v_auto/vcm_i2c.v" { { "Info" "ISGN_ENTITY_NAME" "1 VCM_I2C " "Found entity 1: VCM_I2C" {  } { { "V_Auto/VCM_I2C.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Auto/VCM_I2C.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034855576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034855576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_auto/vcm_ctrl_p.v 1 1 " "Found 1 design units, including 1 entities, in source file v_auto/vcm_ctrl_p.v" { { "Info" "ISGN_ENTITY_NAME" "1 VCM_CTRL_P " "Found entity 1: VCM_CTRL_P" {  } { { "V_Auto/VCM_CTRL_P.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Auto/VCM_CTRL_P.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034855593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034855593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_auto/modify_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file v_auto/modify_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 MODIFY_SYNC " "Found entity 1: MODIFY_SYNC" {  } { { "V_Auto/MODIFY_SYNC.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Auto/MODIFY_SYNC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034855610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034855610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_auto/lcd_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file v_auto/lcd_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_COUNTER " "Found entity 1: LCD_COUNTER" {  } { { "V_Auto/LCD_COUNTER.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Auto/LCD_COUNTER.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034855627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034855627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_auto/i2c_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file v_auto/i2c_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_DELAY " "Found entity 1: I2C_DELAY" {  } { { "V_Auto/I2C_DELAY.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Auto/I2C_DELAY.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034855642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034855642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_auto/focus_adj.v 1 1 " "Found 1 design units, including 1 entities, in source file v_auto/focus_adj.v" { { "Info" "ISGN_ENTITY_NAME" "1 FOCUS_ADJ " "Found entity 1: FOCUS_ADJ" {  } { { "V_Auto/FOCUS_ADJ.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Auto/FOCUS_ADJ.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034855643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034855643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_auto/f_vcm.v 1 1 " "Found 1 design units, including 1 entities, in source file v_auto/f_vcm.v" { { "Info" "ISGN_ENTITY_NAME" "1 F_VCM " "Found entity 1: F_VCM" {  } { { "V_Auto/F_VCM.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Auto/F_VCM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034855659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034855659 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "V_Auto/CLOCKMEM.v " "Can't analyze file -- file V_Auto/CLOCKMEM.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1680034855659 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "VS vs AUTO_SYNC_MODIFY.v(4) " "Verilog HDL Declaration information at AUTO_SYNC_MODIFY.v(4): object \"VS\" differs only in case from object \"vs\" in the same scope" {  } { { "V_Auto/AUTO_SYNC_MODIFY.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Auto/AUTO_SYNC_MODIFY.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1680034855676 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HS hs AUTO_SYNC_MODIFY.v(5) " "Verilog HDL Declaration information at AUTO_SYNC_MODIFY.v(5): object \"HS\" differs only in case from object \"hs\" in the same scope" {  } { { "V_Auto/AUTO_SYNC_MODIFY.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Auto/AUTO_SYNC_MODIFY.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1680034855676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_auto/auto_sync_modify.v 1 1 " "Found 1 design units, including 1 entities, in source file v_auto/auto_sync_modify.v" { { "Info" "ISGN_ENTITY_NAME" "1 AUTO_SYNC_MODIFY " "Found entity 1: AUTO_SYNC_MODIFY" {  } { { "V_Auto/AUTO_SYNC_MODIFY.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Auto/AUTO_SYNC_MODIFY.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034855676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034855676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_auto/auto_focus_on.v 1 1 " "Found 1 design units, including 1 entities, in source file v_auto/auto_focus_on.v" { { "Info" "ISGN_ENTITY_NAME" "1 AUTO_FOCUS_ON " "Found entity 1: AUTO_FOCUS_ON" {  } { { "V_Auto/AUTO_FOCUS_ON.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Auto/AUTO_FOCUS_ON.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034855695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034855695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_sdram_control/sdram_wr_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file v_sdram_control/sdram_wr_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_WR_FIFO " "Found entity 1: Sdram_WR_FIFO" {  } { { "V_Sdram_Control/Sdram_WR_FIFO.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_WR_FIFO.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034855710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034855710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_sdram_control/sdram_rd_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file v_sdram_control/sdram_rd_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_RD_FIFO " "Found entity 1: Sdram_RD_FIFO" {  } { { "V_Sdram_Control/Sdram_RD_FIFO.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_RD_FIFO.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034855725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034855725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_sdram_control/sdram_control.v 1 1 " "Found 1 design units, including 1 entities, in source file v_sdram_control/sdram_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_Control " "Found entity 1: Sdram_Control" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034855742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034855742 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 sdr_data_path.v(68) " "Verilog HDL Expression warning at sdr_data_path.v(68): truncated literal to match 1 bits" {  } { { "V_Sdram_Control/sdr_data_path.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Sdram_Control/sdr_data_path.v" 68 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1680034855743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_sdram_control/sdr_data_path.v 1 1 " "Found 1 design units, including 1 entities, in source file v_sdram_control/sdr_data_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdr_data_path " "Found entity 1: sdr_data_path" {  } { { "V_Sdram_Control/sdr_data_path.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Sdram_Control/sdr_data_path.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034855743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034855743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_sdram_control/control_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file v_sdram_control/control_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_interface " "Found entity 1: control_interface" {  } { { "V_Sdram_Control/control_interface.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Sdram_Control/control_interface.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034855759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034855759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_sdram_control/command.v 1 1 " "Found 1 design units, including 1 entities, in source file v_sdram_control/command.v" { { "Info" "ISGN_ENTITY_NAME" "1 command " "Found entity 1: command" {  } { { "V_Sdram_Control/command.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Sdram_Control/command.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034855776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034855776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/video_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file v/video_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 VIDEO_PLL " "Found entity 1: VIDEO_PLL" {  } { { "V/VIDEO_PLL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V/VIDEO_PLL.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034855793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034855793 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "UART_RTS DE1_SOC_D8M_RTL.v(192) " "Verilog HDL Implicit Net warning at DE1_SOC_D8M_RTL.v(192): created implicit net for \"UART_RTS\"" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 192 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680034855793 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "UART_TXD DE1_SOC_D8M_RTL.v(193) " "Verilog HDL Implicit Net warning at DE1_SOC_D8M_RTL.v(193): created implicit net for \"UART_TXD\"" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 193 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680034855793 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CAMERA_PIXCLK DE1_SOC_D8M_RTL.v(357) " "Verilog HDL Implicit Net warning at DE1_SOC_D8M_RTL.v(357): created implicit net for \"CAMERA_PIXCLK\"" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 357 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680034855793 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk DE1_SOC_D8M_RTL.v(362) " "Verilog HDL Implicit Net warning at DE1_SOC_D8M_RTL.v(362): created implicit net for \"clk\"" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 362 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680034855793 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset_n DE1_SOC_D8M_RTL.v(367) " "Verilog HDL Implicit Net warning at DE1_SOC_D8M_RTL.v(367): created implicit net for \"reset_n\"" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 367 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680034855793 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wr2_clear DE1_SOC_D8M_RTL.v(452) " "Verilog HDL Implicit Net warning at DE1_SOC_D8M_RTL.v(452): created implicit net for \"wr2_clear\"" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 452 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680034855793 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "DRAM_DQM DE1_SOC_D8M_RTL.v(464) " "Verilog HDL Implicit Net warning at DE1_SOC_D8M_RTL.v(464): created implicit net for \"DRAM_DQM\"" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 464 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680034855793 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "READY DE1_SOC_D8M_RTL.v(518) " "Verilog HDL Implicit Net warning at DE1_SOC_D8M_RTL.v(518): created implicit net for \"READY\"" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 518 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680034855793 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "V_CNT FOCUS_ADJ.v(58) " "Verilog HDL Implicit Net warning at FOCUS_ADJ.v(58): created implicit net for \"V_CNT\"" {  } { { "V_Auto/FOCUS_ADJ.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Auto/FOCUS_ADJ.v" 58 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680034855793 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "H_CNT FOCUS_ADJ.v(59) " "Verilog HDL Implicit Net warning at FOCUS_ADJ.v(59): created implicit net for \"H_CNT\"" {  } { { "V_Auto/FOCUS_ADJ.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Auto/FOCUS_ADJ.v" 59 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680034855793 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LINE FOCUS_ADJ.v(60) " "Verilog HDL Implicit Net warning at FOCUS_ADJ.v(60): created implicit net for \"LINE\"" {  } { { "V_Auto/FOCUS_ADJ.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Auto/FOCUS_ADJ.v" 60 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680034855793 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "alt_vip_cvo_mode_banks alt_vip_cvo_mode_banks.sv(202) " "Verilog HDL Parameter Declaration warning at alt_vip_cvo_mode_banks.sv(202): Parameter Declaration in module \"alt_vip_cvo_mode_banks\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "camera_module/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" 202 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1680034855827 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "alt_vip_cvo_mode_banks alt_vip_cvo_mode_banks.sv(203) " "Verilog HDL Parameter Declaration warning at alt_vip_cvo_mode_banks.sv(203): Parameter Declaration in module \"alt_vip_cvo_mode_banks\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "camera_module/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" 203 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1680034855827 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "alt_vip_cvo_mode_banks alt_vip_cvo_mode_banks.sv(204) " "Verilog HDL Parameter Declaration warning at alt_vip_cvo_mode_banks.sv(204): Parameter Declaration in module \"alt_vip_cvo_mode_banks\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "camera_module/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" 204 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1680034855827 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "alt_vip_cvo_mode_banks alt_vip_cvo_mode_banks.sv(205) " "Verilog HDL Parameter Declaration warning at alt_vip_cvo_mode_banks.sv(205): Parameter Declaration in module \"alt_vip_cvo_mode_banks\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "camera_module/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" 205 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1680034855827 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "alt_vip_cvo_mode_banks alt_vip_cvo_mode_banks.sv(207) " "Verilog HDL Parameter Declaration warning at alt_vip_cvo_mode_banks.sv(207): Parameter Declaration in module \"alt_vip_cvo_mode_banks\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "camera_module/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" 207 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1680034855827 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "alt_vip_cvo_mode_banks alt_vip_cvo_mode_banks.sv(210) " "Verilog HDL Parameter Declaration warning at alt_vip_cvo_mode_banks.sv(210): Parameter Declaration in module \"alt_vip_cvo_mode_banks\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "camera_module/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" 210 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1680034855827 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "alt_vip_common_frame_counter alt_vip_common_frame_counter.v(49) " "Verilog HDL Parameter Declaration warning at alt_vip_common_frame_counter.v(49): Parameter Declaration in module \"alt_vip_common_frame_counter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "camera_module/synthesis/submodules/modules/alt_vip_common_frame_counter/src_hdl/alt_vip_common_frame_counter.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/modules/alt_vip_common_frame_counter/src_hdl/alt_vip_common_frame_counter.v" 49 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1680034855843 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "camera_module_new_sdram_controller_0.v(318) " "Verilog HDL or VHDL warning at camera_module_new_sdram_controller_0.v(318): conditional expression evaluates to a constant" {  } { { "camera_module/synthesis/submodules/camera_module_new_sdram_controller_0.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_new_sdram_controller_0.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1680034855910 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "camera_module_new_sdram_controller_0.v(328) " "Verilog HDL or VHDL warning at camera_module_new_sdram_controller_0.v(328): conditional expression evaluates to a constant" {  } { { "camera_module/synthesis/submodules/camera_module_new_sdram_controller_0.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_new_sdram_controller_0.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1680034855910 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "camera_module_new_sdram_controller_0.v(338) " "Verilog HDL or VHDL warning at camera_module_new_sdram_controller_0.v(338): conditional expression evaluates to a constant" {  } { { "camera_module/synthesis/submodules/camera_module_new_sdram_controller_0.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_new_sdram_controller_0.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1680034855910 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "camera_module_new_sdram_controller_0.v(682) " "Verilog HDL or VHDL warning at camera_module_new_sdram_controller_0.v(682): conditional expression evaluates to a constant" {  } { { "camera_module/synthesis/submodules/camera_module_new_sdram_controller_0.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_new_sdram_controller_0.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1680034855910 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE1_SOC_D8M_RTL " "Elaborating entity \"DE1_SOC_D8M_RTL\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1680034857009 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UART_RTS DE1_SOC_D8M_RTL.v(192) " "Verilog HDL or VHDL warning at DE1_SOC_D8M_RTL.v(192): object \"UART_RTS\" assigned a value but never read" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 192 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1680034857009 "|DE1_SOC_D8M_RTL"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UART_TXD DE1_SOC_D8M_RTL.v(193) " "Verilog HDL or VHDL warning at DE1_SOC_D8M_RTL.v(193): object \"UART_TXD\" assigned a value but never read" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 193 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1680034857025 "|DE1_SOC_D8M_RTL"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PIX_CLK_d DE1_SOC_D8M_RTL.v(184) " "Verilog HDL or VHDL warning at DE1_SOC_D8M_RTL.v(184): object \"PIX_CLK_d\" assigned a value but never read" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 184 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1680034857025 "|DE1_SOC_D8M_RTL"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "img_done DE1_SOC_D8M_RTL.v(254) " "Verilog HDL or VHDL warning at DE1_SOC_D8M_RTL.v(254): object \"img_done\" assigned a value but never read" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 254 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1680034857025 "|DE1_SOC_D8M_RTL"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "curr_state DE1_SOC_D8M_RTL.v(255) " "Verilog HDL or VHDL warning at DE1_SOC_D8M_RTL.v(255): object \"curr_state\" assigned a value but never read" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 255 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1680034857025 "|DE1_SOC_D8M_RTL"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "curr_addr DE1_SOC_D8M_RTL.v(256) " "Verilog HDL or VHDL warning at DE1_SOC_D8M_RTL.v(256): object \"curr_addr\" assigned a value but never read" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 256 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1680034857025 "|DE1_SOC_D8M_RTL"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "prev_X_Cont DE1_SOC_D8M_RTL.v(260) " "Verilog HDL or VHDL warning at DE1_SOC_D8M_RTL.v(260): object \"prev_X_Cont\" assigned a value but never read" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 260 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1680034857025 "|DE1_SOC_D8M_RTL"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "img_rd_done DE1_SOC_D8M_RTL.v(547) " "Verilog HDL warning at DE1_SOC_D8M_RTL.v(547): object img_rd_done used but never assigned" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 547 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1680034857025 "|DE1_SOC_D8M_RTL"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reset_n 0 DE1_SOC_D8M_RTL.v(367) " "Net \"reset_n\" at DE1_SOC_D8M_RTL.v(367) has no driver or initial value, using a default initial value '0'" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 367 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1680034857025 "|DE1_SOC_D8M_RTL"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "img_rd_done 0 DE1_SOC_D8M_RTL.v(547) " "Net \"img_rd_done\" at DE1_SOC_D8M_RTL.v(547) has no driver or initial value, using a default initial value '0'" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 547 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1680034857025 "|DE1_SOC_D8M_RTL"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 DE1_SOC_D8M_RTL.v(46) " "Output port \"HEX0\" at DE1_SOC_D8M_RTL.v(46) has no driver" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 46 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1680034857025 "|DE1_SOC_D8M_RTL"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 DE1_SOC_D8M_RTL.v(47) " "Output port \"HEX1\" at DE1_SOC_D8M_RTL.v(47) has no driver" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 47 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1680034857025 "|DE1_SOC_D8M_RTL"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR DE1_SOC_D8M_RTL.v(61) " "Output port \"LEDR\" at DE1_SOC_D8M_RTL.v(61) has no driver" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 61 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1680034857025 "|DE1_SOC_D8M_RTL"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "wr2_in_data\[15..10\] DE1_SOC_D8M_RTL.v(118) " "Output port \"wr2_in_data\[15..10\]\" at DE1_SOC_D8M_RTL.v(118) has no driver" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 118 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1680034857025 "|DE1_SOC_D8M_RTL"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "wr2_in_data2 DE1_SOC_D8M_RTL.v(119) " "Output port \"wr2_in_data2\" at DE1_SOC_D8M_RTL.v(119) has no driver" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 119 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1680034857025 "|DE1_SOC_D8M_RTL"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_CONVST DE1_SOC_D8M_RTL.v(9) " "Output port \"ADC_CONVST\" at DE1_SOC_D8M_RTL.v(9) has no driver" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1680034857025 "|DE1_SOC_D8M_RTL"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_DIN DE1_SOC_D8M_RTL.v(10) " "Output port \"ADC_DIN\" at DE1_SOC_D8M_RTL.v(10) has no driver" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1680034857025 "|DE1_SOC_D8M_RTL"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SCLK DE1_SOC_D8M_RTL.v(12) " "Output port \"ADC_SCLK\" at DE1_SOC_D8M_RTL.v(12) has no driver" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1680034857026 "|DE1_SOC_D8M_RTL"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_DACDAT DE1_SOC_D8M_RTL.v(18) " "Output port \"AUD_DACDAT\" at DE1_SOC_D8M_RTL.v(18) has no driver" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1680034857026 "|DE1_SOC_D8M_RTL"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_XCK DE1_SOC_D8M_RTL.v(20) " "Output port \"AUD_XCK\" at DE1_SOC_D8M_RTL.v(20) has no driver" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1680034857026 "|DE1_SOC_D8M_RTL"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_LDQM DE1_SOC_D8M_RTL.v(36) " "Output port \"DRAM_LDQM\" at DE1_SOC_D8M_RTL.v(36) has no driver" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 36 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1680034857026 "|DE1_SOC_D8M_RTL"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_UDQM DE1_SOC_D8M_RTL.v(38) " "Output port \"DRAM_UDQM\" at DE1_SOC_D8M_RTL.v(38) has no driver" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 38 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1680034857026 "|DE1_SOC_D8M_RTL"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FPGA_I2C_SCLK DE1_SOC_D8M_RTL.v(42) " "Output port \"FPGA_I2C_SCLK\" at DE1_SOC_D8M_RTL.v(42) has no driver" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 42 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1680034857026 "|DE1_SOC_D8M_RTL"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "IRDA_TXD DE1_SOC_D8M_RTL.v(55) " "Output port \"IRDA_TXD\" at DE1_SOC_D8M_RTL.v(55) has no driver" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 55 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1680034857026 "|DE1_SOC_D8M_RTL"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TD_RESET_N DE1_SOC_D8M_RTL.v(76) " "Output port \"TD_RESET_N\" at DE1_SOC_D8M_RTL.v(76) has no driver" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 76 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1680034857026 "|DE1_SOC_D8M_RTL"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "MIPI_MCLK DE1_SOC_D8M_RTL.v(96) " "Output port \"MIPI_MCLK\" at DE1_SOC_D8M_RTL.v(96) has no driver" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 96 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1680034857026 "|DE1_SOC_D8M_RTL"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLOCK_DELAY CLOCK_DELAY:del1 " "Elaborating entity \"CLOCK_DELAY\" for hierarchy \"CLOCK_DELAY:del1\"" {  } { { "DE1_SOC_D8M_RTL.v" "del1" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680034857026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RESET_DELAY RESET_DELAY:u2 " "Elaborating entity \"RESET_DELAY\" for hierarchy \"RESET_DELAY:u2\"" {  } { { "DE1_SOC_D8M_RTL.v" "u2" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680034857043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MIPI_BRIDGE_CAMERA_Config MIPI_BRIDGE_CAMERA_Config:cfin " "Elaborating entity \"MIPI_BRIDGE_CAMERA_Config\" for hierarchy \"MIPI_BRIDGE_CAMERA_Config:cfin\"" {  } { { "DE1_SOC_D8M_RTL.v" "cfin" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680034857060 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "VCM_I2C_SCL MIPI_BRIDGE_CAMERA_Config.v(20) " "Verilog HDL warning at MIPI_BRIDGE_CAMERA_Config.v(20): object VCM_I2C_SCL used but never assigned" {  } { { "V_D8M/MIPI_BRIDGE_CAMERA_Config.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_D8M/MIPI_BRIDGE_CAMERA_Config.v" 20 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1680034857060 "|DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "VCM_I2C_SCL 0 MIPI_BRIDGE_CAMERA_Config.v(20) " "Net \"VCM_I2C_SCL\" at MIPI_BRIDGE_CAMERA_Config.v(20) has no driver or initial value, using a default initial value '0'" {  } { { "V_D8M/MIPI_BRIDGE_CAMERA_Config.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_D8M/MIPI_BRIDGE_CAMERA_Config.v" 20 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1680034857060 "|DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "STEP MIPI_BRIDGE_CAMERA_Config.v(12) " "Output port \"STEP\" at MIPI_BRIDGE_CAMERA_Config.v(12) has no driver" {  } { { "V_D8M/MIPI_BRIDGE_CAMERA_Config.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_D8M/MIPI_BRIDGE_CAMERA_Config.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1680034857060 "|DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MIPI_CAMERA_CONFIG MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv " "Elaborating entity \"MIPI_CAMERA_CONFIG\" for hierarchy \"MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\"" {  } { { "V_D8M/MIPI_BRIDGE_CAMERA_Config.v" "camiv" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_D8M/MIPI_BRIDGE_CAMERA_Config.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680034857076 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 MIPI_CAMERA_CONFIG.v(128) " "Verilog HDL assignment warning at MIPI_CAMERA_CONFIG.v(128): truncated value with size 32 to match size of target (8)" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_D8M/MIPI_CAMERA_CONFIG.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680034857094 "|DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MIPI_CAMERA_CONFIG.v(174) " "Verilog HDL assignment warning at MIPI_CAMERA_CONFIG.v(174): truncated value with size 32 to match size of target (16)" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_D8M/MIPI_CAMERA_CONFIG.v" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680034857094 "|DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MIPI_CAMERA_CONFIG.v(201) " "Verilog HDL assignment warning at MIPI_CAMERA_CONFIG.v(201): truncated value with size 32 to match size of target (16)" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_D8M/MIPI_CAMERA_CONFIG.v" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680034857094 "|DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 MIPI_CAMERA_CONFIG.v(226) " "Verilog HDL assignment warning at MIPI_CAMERA_CONFIG.v(226): truncated value with size 32 to match size of target (1)" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_D8M/MIPI_CAMERA_CONFIG.v" 226 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680034857094 "|DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ID2 MIPI_CAMERA_CONFIG.v(12) " "Output port \"ID2\" at MIPI_CAMERA_CONFIG.v(12) has no driver" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_D8M/MIPI_CAMERA_CONFIG.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1680034857094 "|DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "WORD_DATA\[15..8\] MIPI_CAMERA_CONFIG.v(20) " "Output port \"WORD_DATA\[15..8\]\" at MIPI_CAMERA_CONFIG.v(20) has no driver" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_D8M/MIPI_CAMERA_CONFIG.v" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1680034857094 "|DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TR MIPI_CAMERA_CONFIG.v(31) " "Output port \"TR\" at MIPI_CAMERA_CONFIG.v(31) has no driver" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_D8M/MIPI_CAMERA_CONFIG.v" 31 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1680034857094 "|DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLOCKMEM MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|CLOCKMEM:c1 " "Elaborating entity \"CLOCKMEM\" for hierarchy \"MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|CLOCKMEM:c1\"" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "c1" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_D8M/MIPI_CAMERA_CONFIG.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680034857094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_WRITE_WDATA MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|I2C_WRITE_WDATA:wrd " "Elaborating entity \"I2C_WRITE_WDATA\" for hierarchy \"MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|I2C_WRITE_WDATA:wrd\"" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "wrd" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_D8M/MIPI_CAMERA_CONFIG.v" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680034857110 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_WRITE_WDATA.v(72) " "Verilog HDL assignment warning at I2C_WRITE_WDATA.v(72): truncated value with size 32 to match size of target (8)" {  } { { "V/I2C_WRITE_WDATA.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V/I2C_WRITE_WDATA.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680034857110 "|DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_WRITE_WDATA.v(143) " "Verilog HDL assignment warning at I2C_WRITE_WDATA.v(143): truncated value with size 32 to match size of target (8)" {  } { { "V/I2C_WRITE_WDATA.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V/I2C_WRITE_WDATA.v" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680034857110 "|DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_WRITE_WDATA.v(153) " "Verilog HDL assignment warning at I2C_WRITE_WDATA.v(153): truncated value with size 32 to match size of target (8)" {  } { { "V/I2C_WRITE_WDATA.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V/I2C_WRITE_WDATA.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680034857110 "|DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_WRITE_PTR MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|I2C_WRITE_PTR:wpt " "Elaborating entity \"I2C_WRITE_PTR\" for hierarchy \"MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|I2C_WRITE_PTR:wpt\"" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "wpt" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_D8M/MIPI_CAMERA_CONFIG.v" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680034857128 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_WRITE_PTR.v(61) " "Verilog HDL assignment warning at I2C_WRITE_PTR.v(61): truncated value with size 32 to match size of target (8)" {  } { { "V/I2C_WRITE_PTR.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V/I2C_WRITE_PTR.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680034857128 "|DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_WRITE_PTR.v(125) " "Verilog HDL assignment warning at I2C_WRITE_PTR.v(125): truncated value with size 32 to match size of target (8)" {  } { { "V/I2C_WRITE_PTR.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V/I2C_WRITE_PTR.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680034857128 "|DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_WRITE_PTR.v(135) " "Verilog HDL assignment warning at I2C_WRITE_PTR.v(135): truncated value with size 32 to match size of target (8)" {  } { { "V/I2C_WRITE_PTR.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V/I2C_WRITE_PTR.v" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680034857128 "|DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_WRITE_PTR.v(160) " "Verilog HDL assignment warning at I2C_WRITE_PTR.v(160): truncated value with size 32 to match size of target (8)" {  } { { "V/I2C_WRITE_PTR.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V/I2C_WRITE_PTR.v" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680034857128 "|DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_READ_DATA MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|I2C_READ_DATA:rd " "Elaborating entity \"I2C_READ_DATA\" for hierarchy \"MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|I2C_READ_DATA:rd\"" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "rd" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_D8M/MIPI_CAMERA_CONFIG.v" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680034857144 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 9 I2C_READ_DATA.v(53) " "Verilog HDL assignment warning at I2C_READ_DATA.v(53): truncated value with size 33 to match size of target (9)" {  } { { "V/I2C_READ_DATA.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V/I2C_READ_DATA.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680034857144 "|DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_READ_DATA.v(67) " "Verilog HDL assignment warning at I2C_READ_DATA.v(67): truncated value with size 32 to match size of target (8)" {  } { { "V/I2C_READ_DATA.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V/I2C_READ_DATA.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680034857144 "|DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_READ_DATA.v(90) " "Verilog HDL assignment warning at I2C_READ_DATA.v(90): truncated value with size 32 to match size of target (8)" {  } { { "V/I2C_READ_DATA.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V/I2C_READ_DATA.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680034857144 "|DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_READ_DATA.v(93) " "Verilog HDL assignment warning at I2C_READ_DATA.v(93): truncated value with size 32 to match size of target (8)" {  } { { "V/I2C_READ_DATA.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V/I2C_READ_DATA.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680034857144 "|DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_READ_DATA.v(104) " "Verilog HDL assignment warning at I2C_READ_DATA.v(104): truncated value with size 32 to match size of target (8)" {  } { { "V/I2C_READ_DATA.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V/I2C_READ_DATA.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680034857144 "|DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_READ_DATA.v(168) " "Verilog HDL assignment warning at I2C_READ_DATA.v(168): truncated value with size 32 to match size of target (8)" {  } { { "V/I2C_READ_DATA.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V/I2C_READ_DATA.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680034857144 "|DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_READ_DATA.v(178) " "Verilog HDL assignment warning at I2C_READ_DATA.v(178): truncated value with size 32 to match size of target (8)" {  } { { "V/I2C_READ_DATA.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V/I2C_READ_DATA.v" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680034857144 "|DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "I2C_READ_DATA.v(141) " "Verilog HDL Case Statement warning at I2C_READ_DATA.v(141): case item expression covers a value already covered by a previous case item" {  } { { "V/I2C_READ_DATA.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V/I2C_READ_DATA.v" 141 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1680034857144 "|DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_RESET_DELAY MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|I2C_RESET_DELAY:DY " "Elaborating entity \"I2C_RESET_DELAY\" for hierarchy \"MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|I2C_RESET_DELAY:DY\"" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "DY" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_D8M/MIPI_CAMERA_CONFIG.v" 311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680034857159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MIPI_BRIDGE_CONFIG MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv " "Elaborating entity \"MIPI_BRIDGE_CONFIG\" for hierarchy \"MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\"" {  } { { "V_D8M/MIPI_BRIDGE_CAMERA_Config.v" "mpiv" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_D8M/MIPI_BRIDGE_CAMERA_Config.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680034857176 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 MIPI_BRIDGE_CONFIG.v(131) " "Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(131): truncated value with size 32 to match size of target (8)" {  } { { "V_D8M/MIPI_BRIDGE_CONFIG.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_D8M/MIPI_BRIDGE_CONFIG.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680034857176 "|DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 MIPI_BRIDGE_CONFIG.v(178) " "Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(178): truncated value with size 32 to match size of target (8)" {  } { { "V_D8M/MIPI_BRIDGE_CONFIG.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_D8M/MIPI_BRIDGE_CONFIG.v" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680034857176 "|DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 MIPI_BRIDGE_CONFIG.v(203) " "Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(203): truncated value with size 32 to match size of target (8)" {  } { { "V_D8M/MIPI_BRIDGE_CONFIG.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_D8M/MIPI_BRIDGE_CONFIG.v" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680034857176 "|DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MIPI_BRIDGE_CONFIG.v(241) " "Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(241): truncated value with size 32 to match size of target (16)" {  } { { "V_D8M/MIPI_BRIDGE_CONFIG.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_D8M/MIPI_BRIDGE_CONFIG.v" 241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680034857176 "|DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MIPI_BRIDGE_CONFIG.v(242) " "Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(242): truncated value with size 32 to match size of target (16)" {  } { { "V_D8M/MIPI_BRIDGE_CONFIG.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_D8M/MIPI_BRIDGE_CONFIG.v" 242 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680034857176 "|DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MIPI_BRIDGE_CONFIG.v(243) " "Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(243): truncated value with size 32 to match size of target (16)" {  } { { "V_D8M/MIPI_BRIDGE_CONFIG.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_D8M/MIPI_BRIDGE_CONFIG.v" 243 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680034857176 "|DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MIPI_BRIDGE_CONFIG.v(244) " "Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(244): truncated value with size 32 to match size of target (16)" {  } { { "V_D8M/MIPI_BRIDGE_CONFIG.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_D8M/MIPI_BRIDGE_CONFIG.v" 244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680034857176 "|DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MIPI_BRIDGE_CONFIG.v(245) " "Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(245): truncated value with size 32 to match size of target (16)" {  } { { "V_D8M/MIPI_BRIDGE_CONFIG.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_D8M/MIPI_BRIDGE_CONFIG.v" 245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680034857176 "|DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TR MIPI_BRIDGE_CONFIG.v(36) " "Output port \"TR\" at MIPI_BRIDGE_CONFIG.v(36) has no driver" {  } { { "V_D8M/MIPI_BRIDGE_CONFIG.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_D8M/MIPI_BRIDGE_CONFIG.v" 36 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1680034857176 "|DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_test pll_test:pll_ref " "Elaborating entity \"pll_test\" for hierarchy \"pll_test:pll_ref\"" {  } { { "DE1_SOC_D8M_RTL.v" "pll_ref" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680034857227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll_test:pll_ref\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll_test:pll_ref\|altpll:altpll_component\"" {  } { { "V/pll_test.v" "altpll_component" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V/pll_test.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680034857359 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_test:pll_ref\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll_test:pll_ref\|altpll:altpll_component\"" {  } { { "V/pll_test.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V/pll_test.v" 104 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680034857359 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_test:pll_ref\|altpll:altpll_component " "Instantiated megafunction \"pll_test:pll_ref\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034857359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 5 " "Parameter \"clk0_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034857359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034857359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034857359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034857359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 2 " "Parameter \"clk1_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034857359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034857359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034857359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034857359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034857359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034857359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034857359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll_test " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll_test\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034857359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034857359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034857359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034857359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034857359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034857359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034857359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034857359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034857359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034857359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034857359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034857359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034857359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034857359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034857359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034857359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034857359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034857359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034857359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034857359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034857359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034857359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034857359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034857359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034857359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034857359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034857359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034857359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034857359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034857359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034857359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034857359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034857359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034857359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034857359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034857359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034857359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034857359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034857359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034857359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034857359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034857359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034857359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034857359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034857359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034857359 ""}  } { { "V/pll_test.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V/pll_test.v" 104 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1680034857359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_test_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_test_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_test_altpll " "Found entity 1: pll_test_altpll" {  } { { "db/pll_test_altpll.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/db/pll_test_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034857459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034857459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_test_altpll pll_test:pll_ref\|altpll:altpll_component\|pll_test_altpll:auto_generated " "Elaborating entity \"pll_test_altpll\" for hierarchy \"pll_test:pll_ref\|altpll:altpll_component\|pll_test_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680034857459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VIDEO_PLL VIDEO_PLL:pll_ref1 " "Elaborating entity \"VIDEO_PLL\" for hierarchy \"VIDEO_PLL:pll_ref1\"" {  } { { "DE1_SOC_D8M_RTL.v" "pll_ref1" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680034857510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll VIDEO_PLL:pll_ref1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"VIDEO_PLL:pll_ref1\|altpll:altpll_component\"" {  } { { "V/VIDEO_PLL.v" "altpll_component" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V/VIDEO_PLL.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680034857542 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VIDEO_PLL:pll_ref1\|altpll:altpll_component " "Elaborated megafunction instantiation \"VIDEO_PLL:pll_ref1\|altpll:altpll_component\"" {  } { { "V/VIDEO_PLL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V/VIDEO_PLL.v" 104 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680034857542 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VIDEO_PLL:pll_ref1\|altpll:altpll_component " "Instantiated megafunction \"VIDEO_PLL:pll_ref1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034857542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034857542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034857542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034857542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034857542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034857542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034857542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034857542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=VIDEO_PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=VIDEO_PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034857542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034857542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034857542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034857542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034857542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034857542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034857542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034857542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034857542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034857542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034857542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034857542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034857542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034857542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034857542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034857542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034857542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034857542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034857542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034857542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034857542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034857542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034857542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034857542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034857542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034857542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034857542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034857542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034857542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034857542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034857542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034857542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034857542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034857542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034857542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034857542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034857542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034857542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034857542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034857542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034857542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034857542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034857542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034857542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034857542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034857542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034857542 ""}  } { { "V/VIDEO_PLL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V/VIDEO_PLL.v" 104 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1680034857542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/video_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/video_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 VIDEO_PLL_altpll " "Found entity 1: VIDEO_PLL_altpll" {  } { { "db/video_pll_altpll.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/db/video_pll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034857644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034857644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VIDEO_PLL_altpll VIDEO_PLL:pll_ref1\|altpll:altpll_component\|VIDEO_PLL_altpll:auto_generated " "Elaborating entity \"VIDEO_PLL_altpll\" for hierarchy \"VIDEO_PLL:pll_ref1\|altpll:altpll_component\|VIDEO_PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680034857661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_pll sdram_pll:u6 " "Elaborating entity \"sdram_pll\" for hierarchy \"sdram_pll:u6\"" {  } { { "DE1_SOC_D8M_RTL.v" "u6" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680034857694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll sdram_pll:u6\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"sdram_pll:u6\|altpll:altpll_component\"" {  } { { "V/sdram_pll.v" "altpll_component" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V/sdram_pll.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680034857731 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sdram_pll:u6\|altpll:altpll_component " "Elaborated megafunction instantiation \"sdram_pll:u6\|altpll:altpll_component\"" {  } { { "V/sdram_pll.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V/sdram_pll.v" 108 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680034857733 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sdram_pll:u6\|altpll:altpll_component " "Instantiated megafunction \"sdram_pll:u6\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034857733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034857733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034857733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034857733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034857733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034857733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034857733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034857733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -2500 " "Parameter \"clk1_phase_shift\" = \"-2500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034857733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034857733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034857733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034857733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=sdram_pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=sdram_pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034857733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034857733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034857733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034857733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034857733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034857733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034857733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034857733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034857733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034857733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034857733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034857733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034857733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034857733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034857733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034857733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034857733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034857733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034857733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034857733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034857733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034857733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034857733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034857733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034857733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034857733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034857733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034857733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034857733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034857733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034857733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034857733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034857733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034857733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034857733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034857733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034857733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034857733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034857733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034857733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034857733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034857733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034857733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034857733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034857733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034857733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034857733 ""}  } { { "V/sdram_pll.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V/sdram_pll.v" 108 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1680034857733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sdram_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/sdram_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_pll_altpll " "Found entity 1: sdram_pll_altpll" {  } { { "db/sdram_pll_altpll.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/db/sdram_pll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034857822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034857822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_pll_altpll sdram_pll:u6\|altpll:altpll_component\|sdram_pll_altpll:auto_generated " "Elaborating entity \"sdram_pll_altpll\" for hierarchy \"sdram_pll:u6\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680034857838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rgb_fifo rgb_fifo:rgb_fifo_inst " "Elaborating entity \"rgb_fifo\" for hierarchy \"rgb_fifo:rgb_fifo_inst\"" {  } { { "DE1_SOC_D8M_RTL.v" "rgb_fifo_inst" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 369 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680034857869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\"" {  } { { "rgb_fifo.v" "dcfifo_component" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/rgb_fifo.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680034858291 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\"" {  } { { "rgb_fifo.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/rgb_fifo.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680034858291 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component " "Instantiated megafunction \"rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034858291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 4096 " "Parameter \"lpm_numwords\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034858291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034858291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034858291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 26 " "Parameter \"lpm_width\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034858291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 12 " "Parameter \"lpm_widthu\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034858291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034858291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034858291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034858291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034858291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034858291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch ON " "Parameter \"write_aclr_synch\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034858291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034858291 ""}  } { { "rgb_fifo.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/rgb_fifo.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1680034858291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_vcq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_vcq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_vcq1 " "Found entity 1: dcfifo_vcq1" {  } { { "db/dcfifo_vcq1.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/db/dcfifo_vcq1.tdf" 42 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034858402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034858402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_vcq1 rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated " "Elaborating entity \"dcfifo_vcq1\" for hierarchy \"rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680034858411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_qv6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_qv6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_qv6 " "Found entity 1: a_graycounter_qv6" {  } { { "db/a_graycounter_qv6.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/db/a_graycounter_qv6.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034858472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034858472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_qv6 rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|a_graycounter_qv6:rdptr_g1p " "Elaborating entity \"a_graycounter_qv6\" for hierarchy \"rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|a_graycounter_qv6:rdptr_g1p\"" {  } { { "db/dcfifo_vcq1.tdf" "rdptr_g1p" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/db/dcfifo_vcq1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680034858488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_mdc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_mdc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_mdc " "Found entity 1: a_graycounter_mdc" {  } { { "db/a_graycounter_mdc.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/db/a_graycounter_mdc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034858550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034858550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_mdc rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|a_graycounter_mdc:wrptr_g1p " "Elaborating entity \"a_graycounter_mdc\" for hierarchy \"rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|a_graycounter_mdc:wrptr_g1p\"" {  } { { "db/dcfifo_vcq1.tdf" "wrptr_g1p" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/db/dcfifo_vcq1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680034858566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_l1b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_l1b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_l1b1 " "Found entity 1: altsyncram_l1b1" {  } { { "db/altsyncram_l1b1.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/db/altsyncram_l1b1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034858647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034858647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_l1b1 rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|altsyncram_l1b1:fifo_ram " "Elaborating entity \"altsyncram_l1b1\" for hierarchy \"rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|altsyncram_l1b1:fifo_ram\"" {  } { { "db/dcfifo_vcq1.tdf" "fifo_ram" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/db/dcfifo_vcq1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680034858660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_bpl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_bpl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_bpl " "Found entity 1: alt_synch_pipe_bpl" {  } { { "db/alt_synch_pipe_bpl.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/db/alt_synch_pipe_bpl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034858691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034858691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_bpl rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|alt_synch_pipe_bpl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_bpl\" for hierarchy \"rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|alt_synch_pipe_bpl:rs_dgwp\"" {  } { { "db/dcfifo_vcq1.tdf" "rs_dgwp" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/db/dcfifo_vcq1.tdf" 76 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680034858707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_se9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_se9 " "Found entity 1: dffpipe_se9" {  } { { "db/dffpipe_se9.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/db/dffpipe_se9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034858742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034858742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_se9 rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|alt_synch_pipe_bpl:rs_dgwp\|dffpipe_se9:dffpipe12 " "Elaborating entity \"dffpipe_se9\" for hierarchy \"rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|alt_synch_pipe_bpl:rs_dgwp\|dffpipe_se9:dffpipe12\"" {  } { { "db/alt_synch_pipe_bpl.tdf" "dffpipe12" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/db/alt_synch_pipe_bpl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680034858758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_3dc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_3dc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_3dc " "Found entity 1: dffpipe_3dc" {  } { { "db/dffpipe_3dc.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/db/dffpipe_3dc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034858789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034858789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_3dc rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|dffpipe_3dc:wraclr " "Elaborating entity \"dffpipe_3dc\" for hierarchy \"rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|dffpipe_3dc:wraclr\"" {  } { { "db/dcfifo_vcq1.tdf" "wraclr" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/db/dcfifo_vcq1.tdf" 77 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680034858805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_cpl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_cpl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_cpl " "Found entity 1: alt_synch_pipe_cpl" {  } { { "db/alt_synch_pipe_cpl.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/db/alt_synch_pipe_cpl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034858851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034858851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_cpl rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|alt_synch_pipe_cpl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_cpl\" for hierarchy \"rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|alt_synch_pipe_cpl:ws_dgrp\"" {  } { { "db/dcfifo_vcq1.tdf" "ws_dgrp" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/db/dcfifo_vcq1.tdf" 78 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680034858851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_te9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_te9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_te9 " "Found entity 1: dffpipe_te9" {  } { { "db/dffpipe_te9.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/db/dffpipe_te9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034858898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034858898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_te9 rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|alt_synch_pipe_cpl:ws_dgrp\|dffpipe_te9:dffpipe15 " "Elaborating entity \"dffpipe_te9\" for hierarchy \"rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|alt_synch_pipe_cpl:ws_dgrp\|dffpipe_te9:dffpipe15\"" {  } { { "db/alt_synch_pipe_cpl.tdf" "dffpipe15" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/db/alt_synch_pipe_cpl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680034858914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_vu5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_vu5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_vu5 " "Found entity 1: cmpr_vu5" {  } { { "db/cmpr_vu5.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/db/cmpr_vu5.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034858976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034858976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_vu5 rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|cmpr_vu5:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_vu5\" for hierarchy \"rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|cmpr_vu5:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_vcq1.tdf" "rdempty_eq_comp1_lsb" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/db/dcfifo_vcq1.tdf" 79 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680034858992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_uu5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_uu5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_uu5 " "Found entity 1: cmpr_uu5" {  } { { "db/cmpr_uu5.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/db/cmpr_uu5.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034859055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034859055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_uu5 rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|cmpr_uu5:rdempty_eq_comp1_msb " "Elaborating entity \"cmpr_uu5\" for hierarchy \"rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|cmpr_uu5:rdempty_eq_comp1_msb\"" {  } { { "db/dcfifo_vcq1.tdf" "rdempty_eq_comp1_msb" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/db/dcfifo_vcq1.tdf" 80 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680034859070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5r7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_5r7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5r7 " "Found entity 1: mux_5r7" {  } { { "db/mux_5r7.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/db/mux_5r7.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034859211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034859211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5r7 rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|mux_5r7:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_5r7\" for hierarchy \"rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|mux_5r7:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_vcq1.tdf" "rdemp_eq_comp_lsb_mux" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/db/dcfifo_vcq1.tdf" 87 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680034859226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_Control Sdram_Control:u7 " "Elaborating entity \"Sdram_Control\" for hierarchy \"Sdram_Control:u7\"" {  } { { "DE1_SOC_D8M_RTL.v" "u7" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 466 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680034859343 ""}
{ "Critical Warning" "WVRFX_VERI_PORT_DECLARED_WITH_DIFFERENT_RANGE" "SA Sdram_Control.v(132) " "Verilog HDL warning at Sdram_Control.v(132): the port and data declarations for array port \"SA\" do not specify the same range for each dimension" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 132 0 0 } }  } 1 10169 "Verilog HDL warning at %2!s!: the port and data declarations for array port \"%1!s!\" do not specify the same range for each dimension" 0 0 "Analysis & Synthesis" 0 -1 1680034859343 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Warning" "WVRFX_HDL_SEE_DECLARATION" "SA Sdram_Control.v(186) " "HDL warning at Sdram_Control.v(186): see declaration for object \"SA\"" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 186 0 0 } }  } 0 10359 "HDL warning at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680034859343 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Sdram_Control.v(392) " "Verilog HDL assignment warning at Sdram_Control.v(392): truncated value with size 32 to match size of target (10)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 392 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680034859343 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rWR1_MAX_ADDR Sdram_Control.v(432) " "Verilog HDL Always Construct warning at Sdram_Control.v(432): inferring latch(es) for variable \"rWR1_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1680034859343 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rWR2_MAX_ADDR Sdram_Control.v(432) " "Verilog HDL Always Construct warning at Sdram_Control.v(432): inferring latch(es) for variable \"rWR2_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1680034859343 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rRD1_MAX_ADDR Sdram_Control.v(432) " "Verilog HDL Always Construct warning at Sdram_Control.v(432): inferring latch(es) for variable \"rRD1_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1680034859343 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rRD2_MAX_ADDR Sdram_Control.v(432) " "Verilog HDL Always Construct warning at Sdram_Control.v(432): inferring latch(es) for variable \"rRD2_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1680034859343 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rWR1_LENGTH Sdram_Control.v(432) " "Verilog HDL Always Construct warning at Sdram_Control.v(432): inferring latch(es) for variable \"rWR1_LENGTH\", which holds its previous value in one or more paths through the always construct" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1680034859343 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rWR2_LENGTH Sdram_Control.v(432) " "Verilog HDL Always Construct warning at Sdram_Control.v(432): inferring latch(es) for variable \"rWR2_LENGTH\", which holds its previous value in one or more paths through the always construct" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1680034859343 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rRD1_LENGTH Sdram_Control.v(432) " "Verilog HDL Always Construct warning at Sdram_Control.v(432): inferring latch(es) for variable \"rRD1_LENGTH\", which holds its previous value in one or more paths through the always construct" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1680034859343 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rRD2_LENGTH Sdram_Control.v(432) " "Verilog HDL Always Construct warning at Sdram_Control.v(432): inferring latch(es) for variable \"rRD2_LENGTH\", which holds its previous value in one or more paths through the always construct" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1680034859343 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_LENGTH\[0\] Sdram_Control.v(432) " "Inferred latch for \"rRD2_LENGTH\[0\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034859343 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_LENGTH\[1\] Sdram_Control.v(432) " "Inferred latch for \"rRD2_LENGTH\[1\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034859343 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_LENGTH\[2\] Sdram_Control.v(432) " "Inferred latch for \"rRD2_LENGTH\[2\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034859343 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_LENGTH\[3\] Sdram_Control.v(432) " "Inferred latch for \"rRD2_LENGTH\[3\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034859343 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_LENGTH\[4\] Sdram_Control.v(432) " "Inferred latch for \"rRD2_LENGTH\[4\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034859343 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_LENGTH\[5\] Sdram_Control.v(432) " "Inferred latch for \"rRD2_LENGTH\[5\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034859343 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_LENGTH\[6\] Sdram_Control.v(432) " "Inferred latch for \"rRD2_LENGTH\[6\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034859343 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_LENGTH\[7\] Sdram_Control.v(432) " "Inferred latch for \"rRD2_LENGTH\[7\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034859343 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_LENGTH\[8\] Sdram_Control.v(432) " "Inferred latch for \"rRD2_LENGTH\[8\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034859343 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_LENGTH\[9\] Sdram_Control.v(432) " "Inferred latch for \"rRD2_LENGTH\[9\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034859343 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_LENGTH\[10\] Sdram_Control.v(432) " "Inferred latch for \"rRD2_LENGTH\[10\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034859343 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_LENGTH\[0\] Sdram_Control.v(432) " "Inferred latch for \"rRD1_LENGTH\[0\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034859343 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_LENGTH\[1\] Sdram_Control.v(432) " "Inferred latch for \"rRD1_LENGTH\[1\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034859343 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_LENGTH\[2\] Sdram_Control.v(432) " "Inferred latch for \"rRD1_LENGTH\[2\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034859343 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_LENGTH\[3\] Sdram_Control.v(432) " "Inferred latch for \"rRD1_LENGTH\[3\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034859343 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_LENGTH\[4\] Sdram_Control.v(432) " "Inferred latch for \"rRD1_LENGTH\[4\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034859343 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_LENGTH\[5\] Sdram_Control.v(432) " "Inferred latch for \"rRD1_LENGTH\[5\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034859343 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_LENGTH\[6\] Sdram_Control.v(432) " "Inferred latch for \"rRD1_LENGTH\[6\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034859343 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_LENGTH\[7\] Sdram_Control.v(432) " "Inferred latch for \"rRD1_LENGTH\[7\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034859343 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_LENGTH\[8\] Sdram_Control.v(432) " "Inferred latch for \"rRD1_LENGTH\[8\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034859343 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_LENGTH\[9\] Sdram_Control.v(432) " "Inferred latch for \"rRD1_LENGTH\[9\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034859343 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_LENGTH\[10\] Sdram_Control.v(432) " "Inferred latch for \"rRD1_LENGTH\[10\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034859343 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_LENGTH\[0\] Sdram_Control.v(432) " "Inferred latch for \"rWR2_LENGTH\[0\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034859343 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_LENGTH\[1\] Sdram_Control.v(432) " "Inferred latch for \"rWR2_LENGTH\[1\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034859343 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_LENGTH\[2\] Sdram_Control.v(432) " "Inferred latch for \"rWR2_LENGTH\[2\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034859343 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_LENGTH\[3\] Sdram_Control.v(432) " "Inferred latch for \"rWR2_LENGTH\[3\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034859343 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_LENGTH\[4\] Sdram_Control.v(432) " "Inferred latch for \"rWR2_LENGTH\[4\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034859343 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_LENGTH\[5\] Sdram_Control.v(432) " "Inferred latch for \"rWR2_LENGTH\[5\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034859343 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_LENGTH\[6\] Sdram_Control.v(432) " "Inferred latch for \"rWR2_LENGTH\[6\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034859343 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_LENGTH\[7\] Sdram_Control.v(432) " "Inferred latch for \"rWR2_LENGTH\[7\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034859343 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_LENGTH\[8\] Sdram_Control.v(432) " "Inferred latch for \"rWR2_LENGTH\[8\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034859343 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_LENGTH\[9\] Sdram_Control.v(432) " "Inferred latch for \"rWR2_LENGTH\[9\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034859343 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_LENGTH\[10\] Sdram_Control.v(432) " "Inferred latch for \"rWR2_LENGTH\[10\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034859343 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_LENGTH\[0\] Sdram_Control.v(432) " "Inferred latch for \"rWR1_LENGTH\[0\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034859343 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_LENGTH\[1\] Sdram_Control.v(432) " "Inferred latch for \"rWR1_LENGTH\[1\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034859343 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_LENGTH\[2\] Sdram_Control.v(432) " "Inferred latch for \"rWR1_LENGTH\[2\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034859343 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_LENGTH\[3\] Sdram_Control.v(432) " "Inferred latch for \"rWR1_LENGTH\[3\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034859343 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_LENGTH\[4\] Sdram_Control.v(432) " "Inferred latch for \"rWR1_LENGTH\[4\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034859343 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_LENGTH\[5\] Sdram_Control.v(432) " "Inferred latch for \"rWR1_LENGTH\[5\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034859343 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_LENGTH\[6\] Sdram_Control.v(432) " "Inferred latch for \"rWR1_LENGTH\[6\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034859343 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_LENGTH\[7\] Sdram_Control.v(432) " "Inferred latch for \"rWR1_LENGTH\[7\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034859343 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_LENGTH\[8\] Sdram_Control.v(432) " "Inferred latch for \"rWR1_LENGTH\[8\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034859343 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_LENGTH\[9\] Sdram_Control.v(432) " "Inferred latch for \"rWR1_LENGTH\[9\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034859343 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_LENGTH\[10\] Sdram_Control.v(432) " "Inferred latch for \"rWR1_LENGTH\[10\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034859343 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[0\] Sdram_Control.v(432) " "Inferred latch for \"rRD2_MAX_ADDR\[0\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034859343 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[1\] Sdram_Control.v(432) " "Inferred latch for \"rRD2_MAX_ADDR\[1\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034859343 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[2\] Sdram_Control.v(432) " "Inferred latch for \"rRD2_MAX_ADDR\[2\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034859343 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[3\] Sdram_Control.v(432) " "Inferred latch for \"rRD2_MAX_ADDR\[3\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034859343 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[4\] Sdram_Control.v(432) " "Inferred latch for \"rRD2_MAX_ADDR\[4\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034859343 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[5\] Sdram_Control.v(432) " "Inferred latch for \"rRD2_MAX_ADDR\[5\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034859343 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[6\] Sdram_Control.v(432) " "Inferred latch for \"rRD2_MAX_ADDR\[6\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034859343 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[7\] Sdram_Control.v(432) " "Inferred latch for \"rRD2_MAX_ADDR\[7\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034859343 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[8\] Sdram_Control.v(432) " "Inferred latch for \"rRD2_MAX_ADDR\[8\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034859343 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[9\] Sdram_Control.v(432) " "Inferred latch for \"rRD2_MAX_ADDR\[9\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034859343 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[10\] Sdram_Control.v(432) " "Inferred latch for \"rRD2_MAX_ADDR\[10\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034859343 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[11\] Sdram_Control.v(432) " "Inferred latch for \"rRD2_MAX_ADDR\[11\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034859343 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[12\] Sdram_Control.v(432) " "Inferred latch for \"rRD2_MAX_ADDR\[12\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034859343 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[13\] Sdram_Control.v(432) " "Inferred latch for \"rRD2_MAX_ADDR\[13\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034859343 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[14\] Sdram_Control.v(432) " "Inferred latch for \"rRD2_MAX_ADDR\[14\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034859343 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[15\] Sdram_Control.v(432) " "Inferred latch for \"rRD2_MAX_ADDR\[15\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034859343 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[16\] Sdram_Control.v(432) " "Inferred latch for \"rRD2_MAX_ADDR\[16\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034859343 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[17\] Sdram_Control.v(432) " "Inferred latch for \"rRD2_MAX_ADDR\[17\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034859343 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[18\] Sdram_Control.v(432) " "Inferred latch for \"rRD2_MAX_ADDR\[18\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034859343 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[19\] Sdram_Control.v(432) " "Inferred latch for \"rRD2_MAX_ADDR\[19\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034859343 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[20\] Sdram_Control.v(432) " "Inferred latch for \"rRD2_MAX_ADDR\[20\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034859343 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[21\] Sdram_Control.v(432) " "Inferred latch for \"rRD2_MAX_ADDR\[21\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034859343 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[22\] Sdram_Control.v(432) " "Inferred latch for \"rRD2_MAX_ADDR\[22\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034859343 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[0\] Sdram_Control.v(432) " "Inferred latch for \"rRD1_MAX_ADDR\[0\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034859343 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[1\] Sdram_Control.v(432) " "Inferred latch for \"rRD1_MAX_ADDR\[1\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034859343 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[2\] Sdram_Control.v(432) " "Inferred latch for \"rRD1_MAX_ADDR\[2\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034859343 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[3\] Sdram_Control.v(432) " "Inferred latch for \"rRD1_MAX_ADDR\[3\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034859343 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[4\] Sdram_Control.v(432) " "Inferred latch for \"rRD1_MAX_ADDR\[4\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034859343 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[5\] Sdram_Control.v(432) " "Inferred latch for \"rRD1_MAX_ADDR\[5\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034859343 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[6\] Sdram_Control.v(432) " "Inferred latch for \"rRD1_MAX_ADDR\[6\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034859343 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[7\] Sdram_Control.v(432) " "Inferred latch for \"rRD1_MAX_ADDR\[7\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034859343 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[8\] Sdram_Control.v(432) " "Inferred latch for \"rRD1_MAX_ADDR\[8\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034859343 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[9\] Sdram_Control.v(432) " "Inferred latch for \"rRD1_MAX_ADDR\[9\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034859343 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[10\] Sdram_Control.v(432) " "Inferred latch for \"rRD1_MAX_ADDR\[10\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034859343 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[11\] Sdram_Control.v(432) " "Inferred latch for \"rRD1_MAX_ADDR\[11\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034859343 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[12\] Sdram_Control.v(432) " "Inferred latch for \"rRD1_MAX_ADDR\[12\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034859343 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[13\] Sdram_Control.v(432) " "Inferred latch for \"rRD1_MAX_ADDR\[13\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034859343 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[14\] Sdram_Control.v(432) " "Inferred latch for \"rRD1_MAX_ADDR\[14\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034859343 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[15\] Sdram_Control.v(432) " "Inferred latch for \"rRD1_MAX_ADDR\[15\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034859343 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[16\] Sdram_Control.v(432) " "Inferred latch for \"rRD1_MAX_ADDR\[16\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034859343 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[17\] Sdram_Control.v(432) " "Inferred latch for \"rRD1_MAX_ADDR\[17\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034859343 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[18\] Sdram_Control.v(432) " "Inferred latch for \"rRD1_MAX_ADDR\[18\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034859343 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[19\] Sdram_Control.v(432) " "Inferred latch for \"rRD1_MAX_ADDR\[19\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034859343 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[20\] Sdram_Control.v(432) " "Inferred latch for \"rRD1_MAX_ADDR\[20\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034859343 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[21\] Sdram_Control.v(432) " "Inferred latch for \"rRD1_MAX_ADDR\[21\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034859343 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[22\] Sdram_Control.v(432) " "Inferred latch for \"rRD1_MAX_ADDR\[22\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034859343 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[0\] Sdram_Control.v(432) " "Inferred latch for \"rWR2_MAX_ADDR\[0\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034859343 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[1\] Sdram_Control.v(432) " "Inferred latch for \"rWR2_MAX_ADDR\[1\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034859343 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[2\] Sdram_Control.v(432) " "Inferred latch for \"rWR2_MAX_ADDR\[2\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034859343 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[3\] Sdram_Control.v(432) " "Inferred latch for \"rWR2_MAX_ADDR\[3\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034859343 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[4\] Sdram_Control.v(432) " "Inferred latch for \"rWR2_MAX_ADDR\[4\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034859343 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[5\] Sdram_Control.v(432) " "Inferred latch for \"rWR2_MAX_ADDR\[5\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034859343 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[6\] Sdram_Control.v(432) " "Inferred latch for \"rWR2_MAX_ADDR\[6\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034859343 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[7\] Sdram_Control.v(432) " "Inferred latch for \"rWR2_MAX_ADDR\[7\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034859343 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[8\] Sdram_Control.v(432) " "Inferred latch for \"rWR2_MAX_ADDR\[8\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034859343 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[9\] Sdram_Control.v(432) " "Inferred latch for \"rWR2_MAX_ADDR\[9\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034859343 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[10\] Sdram_Control.v(432) " "Inferred latch for \"rWR2_MAX_ADDR\[10\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034859343 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[11\] Sdram_Control.v(432) " "Inferred latch for \"rWR2_MAX_ADDR\[11\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034859343 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[12\] Sdram_Control.v(432) " "Inferred latch for \"rWR2_MAX_ADDR\[12\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034859343 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[13\] Sdram_Control.v(432) " "Inferred latch for \"rWR2_MAX_ADDR\[13\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034859343 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[14\] Sdram_Control.v(432) " "Inferred latch for \"rWR2_MAX_ADDR\[14\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034859343 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[15\] Sdram_Control.v(432) " "Inferred latch for \"rWR2_MAX_ADDR\[15\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034859343 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[16\] Sdram_Control.v(432) " "Inferred latch for \"rWR2_MAX_ADDR\[16\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034859343 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[17\] Sdram_Control.v(432) " "Inferred latch for \"rWR2_MAX_ADDR\[17\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034859343 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[18\] Sdram_Control.v(432) " "Inferred latch for \"rWR2_MAX_ADDR\[18\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034859343 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[19\] Sdram_Control.v(432) " "Inferred latch for \"rWR2_MAX_ADDR\[19\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034859343 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[20\] Sdram_Control.v(432) " "Inferred latch for \"rWR2_MAX_ADDR\[20\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034859343 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[21\] Sdram_Control.v(432) " "Inferred latch for \"rWR2_MAX_ADDR\[21\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034859343 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[22\] Sdram_Control.v(432) " "Inferred latch for \"rWR2_MAX_ADDR\[22\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034859343 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[0\] Sdram_Control.v(432) " "Inferred latch for \"rWR1_MAX_ADDR\[0\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034859343 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[1\] Sdram_Control.v(432) " "Inferred latch for \"rWR1_MAX_ADDR\[1\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034859357 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[2\] Sdram_Control.v(432) " "Inferred latch for \"rWR1_MAX_ADDR\[2\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034859357 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[3\] Sdram_Control.v(432) " "Inferred latch for \"rWR1_MAX_ADDR\[3\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034859357 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[4\] Sdram_Control.v(432) " "Inferred latch for \"rWR1_MAX_ADDR\[4\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034859357 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[5\] Sdram_Control.v(432) " "Inferred latch for \"rWR1_MAX_ADDR\[5\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034859357 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[6\] Sdram_Control.v(432) " "Inferred latch for \"rWR1_MAX_ADDR\[6\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034859357 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[7\] Sdram_Control.v(432) " "Inferred latch for \"rWR1_MAX_ADDR\[7\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034859357 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[8\] Sdram_Control.v(432) " "Inferred latch for \"rWR1_MAX_ADDR\[8\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034859357 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[9\] Sdram_Control.v(432) " "Inferred latch for \"rWR1_MAX_ADDR\[9\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034859357 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[10\] Sdram_Control.v(432) " "Inferred latch for \"rWR1_MAX_ADDR\[10\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034859357 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[11\] Sdram_Control.v(432) " "Inferred latch for \"rWR1_MAX_ADDR\[11\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034859357 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[12\] Sdram_Control.v(432) " "Inferred latch for \"rWR1_MAX_ADDR\[12\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034859357 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[13\] Sdram_Control.v(432) " "Inferred latch for \"rWR1_MAX_ADDR\[13\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034859357 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[14\] Sdram_Control.v(432) " "Inferred latch for \"rWR1_MAX_ADDR\[14\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034859357 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[15\] Sdram_Control.v(432) " "Inferred latch for \"rWR1_MAX_ADDR\[15\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034859357 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[16\] Sdram_Control.v(432) " "Inferred latch for \"rWR1_MAX_ADDR\[16\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034859357 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[17\] Sdram_Control.v(432) " "Inferred latch for \"rWR1_MAX_ADDR\[17\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034859357 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[18\] Sdram_Control.v(432) " "Inferred latch for \"rWR1_MAX_ADDR\[18\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034859357 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[19\] Sdram_Control.v(432) " "Inferred latch for \"rWR1_MAX_ADDR\[19\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034859357 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[20\] Sdram_Control.v(432) " "Inferred latch for \"rWR1_MAX_ADDR\[20\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034859357 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[21\] Sdram_Control.v(432) " "Inferred latch for \"rWR1_MAX_ADDR\[21\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034859357 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[22\] Sdram_Control.v(432) " "Inferred latch for \"rWR1_MAX_ADDR\[22\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034859357 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_interface Sdram_Control:u7\|control_interface:u_control_interface " "Elaborating entity \"control_interface\" for hierarchy \"Sdram_Control:u7\|control_interface:u_control_interface\"" {  } { { "V_Sdram_Control/Sdram_Control.v" "u_control_interface" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680034859375 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(162) " "Verilog HDL assignment warning at control_interface.v(162): truncated value with size 32 to match size of target (16)" {  } { { "V_Sdram_Control/control_interface.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Sdram_Control/control_interface.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680034859378 "|DE1_SOC_D8M_RTL|Sdram_Control:u7|control_interface:u_control_interface"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(167) " "Verilog HDL assignment warning at control_interface.v(167): truncated value with size 32 to match size of target (16)" {  } { { "V_Sdram_Control/control_interface.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Sdram_Control/control_interface.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680034859378 "|DE1_SOC_D8M_RTL|Sdram_Control:u7|control_interface:u_control_interface"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(192) " "Verilog HDL assignment warning at control_interface.v(192): truncated value with size 32 to match size of target (16)" {  } { { "V_Sdram_Control/control_interface.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Sdram_Control/control_interface.v" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680034859378 "|DE1_SOC_D8M_RTL|Sdram_Control:u7|control_interface:u_control_interface"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "command Sdram_Control:u7\|command:u_command " "Elaborating entity \"command\" for hierarchy \"Sdram_Control:u7\|command:u_command\"" {  } { { "V_Sdram_Control/Sdram_Control.v" "u_command" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680034859398 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe_shift command.v(275) " "Verilog HDL Always Construct warning at command.v(275): inferring latch(es) for variable \"oe_shift\", which holds its previous value in one or more paths through the always construct" {  } { { "V_Sdram_Control/command.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Sdram_Control/command.v" 275 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1680034859398 "|DE1_SOC_D8M_RTL|Sdram_Control:u7|command:u_command"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe1 command.v(275) " "Verilog HDL Always Construct warning at command.v(275): inferring latch(es) for variable \"oe1\", which holds its previous value in one or more paths through the always construct" {  } { { "V_Sdram_Control/command.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Sdram_Control/command.v" 275 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1680034859398 "|DE1_SOC_D8M_RTL|Sdram_Control:u7|command:u_command"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe2 command.v(275) " "Verilog HDL Always Construct warning at command.v(275): inferring latch(es) for variable \"oe2\", which holds its previous value in one or more paths through the always construct" {  } { { "V_Sdram_Control/command.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Sdram_Control/command.v" 275 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1680034859398 "|DE1_SOC_D8M_RTL|Sdram_Control:u7|command:u_command"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdr_data_path Sdram_Control:u7\|sdr_data_path:u_sdr_data_path " "Elaborating entity \"sdr_data_path\" for hierarchy \"Sdram_Control:u7\|sdr_data_path:u_sdr_data_path\"" {  } { { "V_Sdram_Control/Sdram_Control.v" "u_sdr_data_path" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680034859414 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 sdr_data_path.v(68) " "Verilog HDL assignment warning at sdr_data_path.v(68): truncated value with size 32 to match size of target (2)" {  } { { "V_Sdram_Control/sdr_data_path.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Sdram_Control/sdr_data_path.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680034859414 "|DE1_SOC_D8M_RTL|Sdram_Control:u7|sdr_data_path:u_sdr_data_path"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_WR_FIFO Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo " "Elaborating entity \"Sdram_WR_FIFO\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\"" {  } { { "V_Sdram_Control/Sdram_Control.v" "u_write1_fifo" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680034859429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\"" {  } { { "V_Sdram_Control/Sdram_WR_FIFO.v" "dcfifo_component" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_WR_FIFO.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680034859695 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\"" {  } { { "V_Sdram_Control/Sdram_WR_FIFO.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_WR_FIFO.v" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680034859695 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component " "Instantiated megafunction \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034859695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 1024 " "Parameter \"lpm_numwords\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034859695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034859695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034859695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034859695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034859695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034859695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 11 " "Parameter \"rdsync_delaypipe\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034859695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034859695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034859695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034859695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034859695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 11 " "Parameter \"wrsync_delaypipe\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034859695 ""}  } { { "V_Sdram_Control/Sdram_WR_FIFO.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_WR_FIFO.v" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1680034859695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_kkp1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_kkp1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_kkp1 " "Found entity 1: dcfifo_kkp1" {  } { { "db/dcfifo_kkp1.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/db/dcfifo_kkp1.tdf" 44 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034859804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034859804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_kkp1 Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\|dcfifo_kkp1:auto_generated " "Elaborating entity \"dcfifo_kkp1\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\|dcfifo_kkp1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680034859820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_pab.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_pab.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_pab " "Found entity 1: a_gray2bin_pab" {  } { { "db/a_gray2bin_pab.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/db/a_gray2bin_pab.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034859851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034859851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_pab Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\|dcfifo_kkp1:auto_generated\|a_gray2bin_pab:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_pab\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\|dcfifo_kkp1:auto_generated\|a_gray2bin_pab:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_kkp1.tdf" "rdptr_g_gray2bin" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/db/dcfifo_kkp1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680034859867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_ov6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_ov6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_ov6 " "Found entity 1: a_graycounter_ov6" {  } { { "db/a_graycounter_ov6.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/db/a_graycounter_ov6.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034859945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034859945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_ov6 Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\|dcfifo_kkp1:auto_generated\|a_graycounter_ov6:rdptr_g1p " "Elaborating entity \"a_graycounter_ov6\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\|dcfifo_kkp1:auto_generated\|a_graycounter_ov6:rdptr_g1p\"" {  } { { "db/dcfifo_kkp1.tdf" "rdptr_g1p" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/db/dcfifo_kkp1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680034859961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_kdc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_kdc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_kdc " "Found entity 1: a_graycounter_kdc" {  } { { "db/a_graycounter_kdc.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/db/a_graycounter_kdc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034860039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034860039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_kdc Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\|dcfifo_kkp1:auto_generated\|a_graycounter_kdc:wrptr_g1p " "Elaborating entity \"a_graycounter_kdc\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\|dcfifo_kkp1:auto_generated\|a_graycounter_kdc:wrptr_g1p\"" {  } { { "db/dcfifo_kkp1.tdf" "wrptr_g1p" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/db/dcfifo_kkp1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680034860054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_f1b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_f1b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_f1b1 " "Found entity 1: altsyncram_f1b1" {  } { { "db/altsyncram_f1b1.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/db/altsyncram_f1b1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034860133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034860133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_f1b1 Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\|dcfifo_kkp1:auto_generated\|altsyncram_f1b1:fifo_ram " "Elaborating entity \"altsyncram_f1b1\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\|dcfifo_kkp1:auto_generated\|altsyncram_f1b1:fifo_ram\"" {  } { { "db/dcfifo_kkp1.tdf" "fifo_ram" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/db/dcfifo_kkp1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680034860148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_pe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_pe9 " "Found entity 1: dffpipe_pe9" {  } { { "db/dffpipe_pe9.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/db/dffpipe_pe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034860179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034860179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_pe9 Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\|dcfifo_kkp1:auto_generated\|dffpipe_pe9:rs_brp " "Elaborating entity \"dffpipe_pe9\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\|dcfifo_kkp1:auto_generated\|dffpipe_pe9:rs_brp\"" {  } { { "db/dcfifo_kkp1.tdf" "rs_brp" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/db/dcfifo_kkp1.tdf" 79 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680034860195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_fpl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_fpl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_fpl " "Found entity 1: alt_synch_pipe_fpl" {  } { { "db/alt_synch_pipe_fpl.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/db/alt_synch_pipe_fpl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034860258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034860258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_fpl Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\|dcfifo_kkp1:auto_generated\|alt_synch_pipe_fpl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_fpl\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\|dcfifo_kkp1:auto_generated\|alt_synch_pipe_fpl:rs_dgwp\"" {  } { { "db/dcfifo_kkp1.tdf" "rs_dgwp" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/db/dcfifo_kkp1.tdf" 81 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680034860273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_0f9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_0f9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_0f9 " "Found entity 1: dffpipe_0f9" {  } { { "db/dffpipe_0f9.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/db/dffpipe_0f9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034860304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034860304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_0f9 Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\|dcfifo_kkp1:auto_generated\|alt_synch_pipe_fpl:rs_dgwp\|dffpipe_0f9:dffpipe6 " "Elaborating entity \"dffpipe_0f9\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\|dcfifo_kkp1:auto_generated\|alt_synch_pipe_fpl:rs_dgwp\|dffpipe_0f9:dffpipe6\"" {  } { { "db/alt_synch_pipe_fpl.tdf" "dffpipe6" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/db/alt_synch_pipe_fpl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680034860338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_gpl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_gpl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_gpl " "Found entity 1: alt_synch_pipe_gpl" {  } { { "db/alt_synch_pipe_gpl.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/db/alt_synch_pipe_gpl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034860372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034860372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_gpl Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\|dcfifo_kkp1:auto_generated\|alt_synch_pipe_gpl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_gpl\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\|dcfifo_kkp1:auto_generated\|alt_synch_pipe_gpl:ws_dgrp\"" {  } { { "db/dcfifo_kkp1.tdf" "ws_dgrp" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/db/dcfifo_kkp1.tdf" 82 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680034860388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_1f9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_1f9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_1f9 " "Found entity 1: dffpipe_1f9" {  } { { "db/dffpipe_1f9.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/db/dffpipe_1f9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034860419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034860419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_1f9 Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\|dcfifo_kkp1:auto_generated\|alt_synch_pipe_gpl:ws_dgrp\|dffpipe_1f9:dffpipe15 " "Elaborating entity \"dffpipe_1f9\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\|dcfifo_kkp1:auto_generated\|alt_synch_pipe_gpl:ws_dgrp\|dffpipe_1f9:dffpipe15\"" {  } { { "db/alt_synch_pipe_gpl.tdf" "dffpipe15" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/db/alt_synch_pipe_gpl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680034860450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_tu5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_tu5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_tu5 " "Found entity 1: cmpr_tu5" {  } { { "db/cmpr_tu5.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/db/cmpr_tu5.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034860529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034860529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_tu5 Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\|dcfifo_kkp1:auto_generated\|cmpr_tu5:rdempty_eq_comp1_msb " "Elaborating entity \"cmpr_tu5\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\|dcfifo_kkp1:auto_generated\|cmpr_tu5:rdempty_eq_comp1_msb\"" {  } { { "db/dcfifo_kkp1.tdf" "rdempty_eq_comp1_msb" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/db/dcfifo_kkp1.tdf" 87 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680034860544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_RD_FIFO Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo " "Elaborating entity \"Sdram_RD_FIFO\" for hierarchy \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\"" {  } { { "V_Sdram_Control/Sdram_Control.v" "u_read1_fifo" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680034861529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\"" {  } { { "V_Sdram_Control/Sdram_RD_FIFO.v" "dcfifo_component" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_RD_FIFO.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680034861779 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\"" {  } { { "V_Sdram_Control/Sdram_RD_FIFO.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_RD_FIFO.v" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680034861779 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component " "Instantiated megafunction \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034861779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 1024 " "Parameter \"lpm_numwords\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034861779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034861779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034861779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034861779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034861779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034861779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 11 " "Parameter \"rdsync_delaypipe\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034861779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034861779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034861779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034861779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034861779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 11 " "Parameter \"wrsync_delaypipe\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034861779 ""}  } { { "V_Sdram_Control/Sdram_RD_FIFO.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_RD_FIFO.v" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1680034861779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_7lp1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_7lp1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_7lp1 " "Found entity 1: dcfifo_7lp1" {  } { { "db/dcfifo_7lp1.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/db/dcfifo_7lp1.tdf" 44 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034861888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034861888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_7lp1 Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_7lp1:auto_generated " "Elaborating entity \"dcfifo_7lp1\" for hierarchy \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_7lp1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680034861904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_hpl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_hpl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_hpl " "Found entity 1: alt_synch_pipe_hpl" {  } { { "db/alt_synch_pipe_hpl.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/db/alt_synch_pipe_hpl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034862018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034862018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_hpl Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_7lp1:auto_generated\|alt_synch_pipe_hpl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_hpl\" for hierarchy \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_7lp1:auto_generated\|alt_synch_pipe_hpl:rs_dgwp\"" {  } { { "db/dcfifo_7lp1.tdf" "rs_dgwp" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/db/dcfifo_7lp1.tdf" 79 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680034862033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_2f9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_2f9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_2f9 " "Found entity 1: dffpipe_2f9" {  } { { "db/dffpipe_2f9.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/db/dffpipe_2f9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034862080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034862080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_2f9 Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_7lp1:auto_generated\|alt_synch_pipe_hpl:rs_dgwp\|dffpipe_2f9:dffpipe5 " "Elaborating entity \"dffpipe_2f9\" for hierarchy \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_7lp1:auto_generated\|alt_synch_pipe_hpl:rs_dgwp\|dffpipe_2f9:dffpipe5\"" {  } { { "db/alt_synch_pipe_hpl.tdf" "dffpipe5" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/db/alt_synch_pipe_hpl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680034862096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_ipl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_ipl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_ipl " "Found entity 1: alt_synch_pipe_ipl" {  } { { "db/alt_synch_pipe_ipl.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/db/alt_synch_pipe_ipl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034862174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034862174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_ipl Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_7lp1:auto_generated\|alt_synch_pipe_ipl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_ipl\" for hierarchy \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_7lp1:auto_generated\|alt_synch_pipe_ipl:ws_dgrp\"" {  } { { "db/dcfifo_7lp1.tdf" "ws_dgrp" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/db/dcfifo_7lp1.tdf" 82 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680034862189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_3f9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_3f9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_3f9 " "Found entity 1: dffpipe_3f9" {  } { { "db/dffpipe_3f9.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/db/dffpipe_3f9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034862236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034862236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_3f9 Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_7lp1:auto_generated\|alt_synch_pipe_ipl:ws_dgrp\|dffpipe_3f9:dffpipe14 " "Elaborating entity \"dffpipe_3f9\" for hierarchy \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_7lp1:auto_generated\|alt_synch_pipe_ipl:ws_dgrp\|dffpipe_3f9:dffpipe14\"" {  } { { "db/alt_synch_pipe_ipl.tdf" "dffpipe14" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/db/alt_synch_pipe_ipl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680034862252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAW2RGB_J RAW2RGB_J:u4 " "Elaborating entity \"RAW2RGB_J\" for hierarchy \"RAW2RGB_J:u4\"" {  } { { "DE1_SOC_D8M_RTL.v" "u4" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680034863326 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 RAW2RGB_J.v(62) " "Verilog HDL assignment warning at RAW2RGB_J.v(62): truncated value with size 32 to match size of target (1)" {  } { { "V_D8M/RAW2RGB_J.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_D8M/RAW2RGB_J.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680034863326 "|DE1_SOC_D8M_RTL|RAW2RGB_J:u4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_RD_COUNTER RAW2RGB_J:u4\|VGA_RD_COUNTER:tr " "Elaborating entity \"VGA_RD_COUNTER\" for hierarchy \"RAW2RGB_J:u4\|VGA_RD_COUNTER:tr\"" {  } { { "V_D8M/RAW2RGB_J.v" "tr" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_D8M/RAW2RGB_J.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680034863343 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA_RD_COUNTER.v(22) " "Verilog HDL assignment warning at VGA_RD_COUNTER.v(22): truncated value with size 32 to match size of target (11)" {  } { { "V_D8M/VGA_RD_COUNTER.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_D8M/VGA_RD_COUNTER.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680034863343 "|DE1_SOC_D8M_RTL|RAW2RGB_J:u4|VGA_RD_COUNTER:tr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA_RD_COUNTER.v(23) " "Verilog HDL assignment warning at VGA_RD_COUNTER.v(23): truncated value with size 32 to match size of target (11)" {  } { { "V_D8M/VGA_RD_COUNTER.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_D8M/VGA_RD_COUNTER.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680034863343 "|DE1_SOC_D8M_RTL|RAW2RGB_J:u4|VGA_RD_COUNTER:tr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Line_Buffer_J RAW2RGB_J:u4\|Line_Buffer_J:u0 " "Elaborating entity \"Line_Buffer_J\" for hierarchy \"RAW2RGB_J:u4\|Line_Buffer_J:u0\"" {  } { { "V_D8M/RAW2RGB_J.v" "u0" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_D8M/RAW2RGB_J.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680034863343 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 Line_Buffer_J.v(42) " "Verilog HDL assignment warning at Line_Buffer_J.v(42): truncated value with size 32 to match size of target (2)" {  } { { "V_D8M/Line_Buffer_J.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_D8M/Line_Buffer_J.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680034863359 "|DE1_SOC_D8M_RTL|RAW2RGB_J:u4|Line_Buffer_J:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Line_Buffer_J.v(47) " "Verilog HDL assignment warning at Line_Buffer_J.v(47): truncated value with size 32 to match size of target (1)" {  } { { "V_D8M/Line_Buffer_J.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_D8M/Line_Buffer_J.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680034863359 "|DE1_SOC_D8M_RTL|RAW2RGB_J:u4|Line_Buffer_J:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Line_Buffer_J.v(48) " "Verilog HDL assignment warning at Line_Buffer_J.v(48): truncated value with size 32 to match size of target (1)" {  } { { "V_D8M/Line_Buffer_J.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_D8M/Line_Buffer_J.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680034863359 "|DE1_SOC_D8M_RTL|RAW2RGB_J:u4|Line_Buffer_J:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Line_Buffer_J.v(49) " "Verilog HDL assignment warning at Line_Buffer_J.v(49): truncated value with size 32 to match size of target (1)" {  } { { "V_D8M/Line_Buffer_J.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_D8M/Line_Buffer_J.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680034863359 "|DE1_SOC_D8M_RTL|RAW2RGB_J:u4|Line_Buffer_J:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Line_Buffer_J.v(52) " "Verilog HDL assignment warning at Line_Buffer_J.v(52): truncated value with size 32 to match size of target (10)" {  } { { "V_D8M/Line_Buffer_J.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_D8M/Line_Buffer_J.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680034863359 "|DE1_SOC_D8M_RTL|RAW2RGB_J:u4|Line_Buffer_J:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Line_Buffer_J.v(59) " "Verilog HDL assignment warning at Line_Buffer_J.v(59): truncated value with size 32 to match size of target (10)" {  } { { "V_D8M/Line_Buffer_J.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_D8M/Line_Buffer_J.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680034863359 "|DE1_SOC_D8M_RTL|RAW2RGB_J:u4|Line_Buffer_J:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "int_line RAW2RGB_J:u4\|Line_Buffer_J:u0\|int_line:d1 " "Elaborating entity \"int_line\" for hierarchy \"RAW2RGB_J:u4\|Line_Buffer_J:u0\|int_line:d1\"" {  } { { "V_D8M/Line_Buffer_J.v" "d1" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_D8M/Line_Buffer_J.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680034863359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAW2RGB_J:u4\|Line_Buffer_J:u0\|int_line:d1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RAW2RGB_J:u4\|Line_Buffer_J:u0\|int_line:d1\|altsyncram:altsyncram_component\"" {  } { { "V_D8M/int_line.v" "altsyncram_component" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_D8M/int_line.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680034863576 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAW2RGB_J:u4\|Line_Buffer_J:u0\|int_line:d1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RAW2RGB_J:u4\|Line_Buffer_J:u0\|int_line:d1\|altsyncram:altsyncram_component\"" {  } { { "V_D8M/int_line.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_D8M/int_line.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680034863576 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAW2RGB_J:u4\|Line_Buffer_J:u0\|int_line:d1\|altsyncram:altsyncram_component " "Instantiated megafunction \"RAW2RGB_J:u4\|Line_Buffer_J:u0\|int_line:d1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034863576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034863576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034863576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034863576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034863576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034863576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034863576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034863576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4096 " "Parameter \"numwords_b\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034863576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034863576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034863576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034863576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034863576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034863576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 12 " "Parameter \"widthad_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034863576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 10 " "Parameter \"width_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034863576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 10 " "Parameter \"width_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034863576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680034863576 ""}  } { { "V_D8M/int_line.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_D8M/int_line.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1680034863576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6lq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6lq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6lq1 " "Found entity 1: altsyncram_6lq1" {  } { { "db/altsyncram_6lq1.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/db/altsyncram_6lq1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680034863676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034863676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6lq1 RAW2RGB_J:u4\|Line_Buffer_J:u0\|int_line:d1\|altsyncram:altsyncram_component\|altsyncram_6lq1:auto_generated " "Elaborating entity \"altsyncram_6lq1\" for hierarchy \"RAW2RGB_J:u4\|Line_Buffer_J:u0\|int_line:d1\|altsyncram:altsyncram_component\|altsyncram_6lq1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680034863693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAW_RGB_BIN RAW2RGB_J:u4\|RAW_RGB_BIN:bin " "Elaborating entity \"RAW_RGB_BIN\" for hierarchy \"RAW2RGB_J:u4\|RAW_RGB_BIN:bin\"" {  } { { "V_D8M/RAW2RGB_J.v" "bin" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_D8M/RAW2RGB_J.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680034863945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AUTO_FOCUS_ON AUTO_FOCUS_ON:vd " "Elaborating entity \"AUTO_FOCUS_ON\" for hierarchy \"AUTO_FOCUS_ON:vd\"" {  } { { "DE1_SOC_D8M_RTL.v" "vd" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 494 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680034863965 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 AUTO_FOCUS_ON.v(19) " "Verilog HDL assignment warning at AUTO_FOCUS_ON.v(19): truncated value with size 32 to match size of target (1)" {  } { { "V_Auto/AUTO_FOCUS_ON.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Auto/AUTO_FOCUS_ON.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680034863965 "|DE1_SOC_D8M_RTL|AUTO_FOCUS_ON:vd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FOCUS_ADJ FOCUS_ADJ:adl " "Elaborating entity \"FOCUS_ADJ\" for hierarchy \"FOCUS_ADJ:adl\"" {  } { { "DE1_SOC_D8M_RTL.v" "adl" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 521 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680034863977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AUTO_SYNC_MODIFY FOCUS_ADJ:adl\|AUTO_SYNC_MODIFY:RE " "Elaborating entity \"AUTO_SYNC_MODIFY\" for hierarchy \"FOCUS_ADJ:adl\|AUTO_SYNC_MODIFY:RE\"" {  } { { "V_Auto/FOCUS_ADJ.v" "RE" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Auto/FOCUS_ADJ.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680034863993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MODIFY_SYNC FOCUS_ADJ:adl\|AUTO_SYNC_MODIFY:RE\|MODIFY_SYNC:vs " "Elaborating entity \"MODIFY_SYNC\" for hierarchy \"FOCUS_ADJ:adl\|AUTO_SYNC_MODIFY:RE\|MODIFY_SYNC:vs\"" {  } { { "V_Auto/AUTO_SYNC_MODIFY.v" "vs" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Auto/AUTO_SYNC_MODIFY.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680034863993 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MODIFY_SYNC.v(19) " "Verilog HDL assignment warning at MODIFY_SYNC.v(19): truncated value with size 32 to match size of target (16)" {  } { { "V_Auto/MODIFY_SYNC.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Auto/MODIFY_SYNC.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680034863993 "|DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|AUTO_SYNC_MODIFY:RE|MODIFY_SYNC:vs"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_COUNTER FOCUS_ADJ:adl\|LCD_COUNTER:cv1 " "Elaborating entity \"LCD_COUNTER\" for hierarchy \"FOCUS_ADJ:adl\|LCD_COUNTER:cv1\"" {  } { { "V_Auto/FOCUS_ADJ.v" "cv1" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Auto/FOCUS_ADJ.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680034864026 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 LCD_COUNTER.v(31) " "Verilog HDL assignment warning at LCD_COUNTER.v(31): truncated value with size 32 to match size of target (16)" {  } { { "V_Auto/LCD_COUNTER.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Auto/LCD_COUNTER.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680034864026 "|DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|LCD_COUNTER:cv1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 LCD_COUNTER.v(36) " "Verilog HDL assignment warning at LCD_COUNTER.v(36): truncated value with size 32 to match size of target (16)" {  } { { "V_Auto/LCD_COUNTER.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Auto/LCD_COUNTER.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680034864026 "|DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|LCD_COUNTER:cv1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 LCD_COUNTER.v(39) " "Verilog HDL assignment warning at LCD_COUNTER.v(39): truncated value with size 32 to match size of target (1)" {  } { { "V_Auto/LCD_COUNTER.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Auto/LCD_COUNTER.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680034864026 "|DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|LCD_COUNTER:cv1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 LCD_COUNTER.v(47) " "Verilog HDL assignment warning at LCD_COUNTER.v(47): truncated value with size 32 to match size of target (1)" {  } { { "V_Auto/LCD_COUNTER.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Auto/LCD_COUNTER.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680034864026 "|DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|LCD_COUNTER:cv1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VCM_CTRL_P FOCUS_ADJ:adl\|VCM_CTRL_P:pp " "Elaborating entity \"VCM_CTRL_P\" for hierarchy \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\"" {  } { { "V_Auto/FOCUS_ADJ.v" "pp" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Auto/FOCUS_ADJ.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680034864042 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 VCM_CTRL_P.v(24) " "Verilog HDL assignment warning at VCM_CTRL_P.v(24): truncated value with size 32 to match size of target (18)" {  } { { "V_Auto/VCM_CTRL_P.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Auto/VCM_CTRL_P.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680034864042 "|DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_CTRL_P:pp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 VCM_CTRL_P.v(53) " "Verilog HDL assignment warning at VCM_CTRL_P.v(53): truncated value with size 32 to match size of target (8)" {  } { { "V_Auto/VCM_CTRL_P.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Auto/VCM_CTRL_P.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680034864042 "|DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_CTRL_P:pp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "F_VCM FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f " "Elaborating entity \"F_VCM\" for hierarchy \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\"" {  } { { "V_Auto/VCM_CTRL_P.v" "f" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Auto/VCM_CTRL_P.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680034864059 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 F_VCM.v(39) " "Verilog HDL assignment warning at F_VCM.v(39): truncated value with size 32 to match size of target (11)" {  } { { "V_Auto/F_VCM.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Auto/F_VCM.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680034864059 "|DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 F_VCM.v(48) " "Verilog HDL assignment warning at F_VCM.v(48): truncated value with size 32 to match size of target (11)" {  } { { "V_Auto/F_VCM.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Auto/F_VCM.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680034864059 "|DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 F_VCM.v(56) " "Verilog HDL assignment warning at F_VCM.v(56): truncated value with size 32 to match size of target (11)" {  } { { "V_Auto/F_VCM.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Auto/F_VCM.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680034864059 "|DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_DELAY FOCUS_ADJ:adl\|I2C_DELAY:i2c " "Elaborating entity \"I2C_DELAY\" for hierarchy \"FOCUS_ADJ:adl\|I2C_DELAY:i2c\"" {  } { { "V_Auto/FOCUS_ADJ.v" "i2c" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Auto/FOCUS_ADJ.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680034864075 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "READY1 I2C_DELAY.v(6) " "Output port \"READY1\" at I2C_DELAY.v(6) has no driver" {  } { { "V_Auto/I2C_DELAY.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Auto/I2C_DELAY.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1680034864076 "|DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|I2C_DELAY:i2c"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VCM_I2C FOCUS_ADJ:adl\|VCM_I2C:i2c2 " "Elaborating entity \"VCM_I2C\" for hierarchy \"FOCUS_ADJ:adl\|VCM_I2C:i2c2\"" {  } { { "V_Auto/FOCUS_ADJ.v" "i2c2" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Auto/FOCUS_ADJ.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680034864076 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 VCM_I2C.v(116) " "Verilog HDL assignment warning at VCM_I2C.v(116): truncated value with size 32 to match size of target (8)" {  } { { "V_Auto/VCM_I2C.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Auto/VCM_I2C.v" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680034864093 "|DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 VCM_I2C.v(169) " "Verilog HDL assignment warning at VCM_I2C.v(169): truncated value with size 32 to match size of target (8)" {  } { { "V_Auto/VCM_I2C.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Auto/VCM_I2C.v" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680034864093 "|DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VCM_I2C.v(207) " "Verilog HDL assignment warning at VCM_I2C.v(207): truncated value with size 32 to match size of target (1)" {  } { { "V_Auto/VCM_I2C.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Auto/VCM_I2C.v" 207 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680034864093 "|DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TR VCM_I2C.v(32) " "Output port \"TR\" at VCM_I2C.v(32) has no driver" {  } { { "V_Auto/VCM_I2C.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Auto/VCM_I2C.v" 32 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1680034864093 "|DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Controller VGA_Controller:u1 " "Elaborating entity \"VGA_Controller\" for hierarchy \"VGA_Controller:u1\"" {  } { { "DE1_SOC_D8M_RTL.v" "u1" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 544 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680034864143 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 VGA_Controller.v(43) " "Verilog HDL assignment warning at VGA_Controller.v(43): truncated value with size 32 to match size of target (13)" {  } { { "VGA_Controller/VGA_Controller.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/VGA_Controller/VGA_Controller.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680034864143 "|DE1_SOC_D8M_RTL|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 VGA_Controller.v(61) " "Verilog HDL assignment warning at VGA_Controller.v(61): truncated value with size 32 to match size of target (13)" {  } { { "VGA_Controller/VGA_Controller.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/VGA_Controller/VGA_Controller.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680034864143 "|DE1_SOC_D8M_RTL|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA_Controller.v(70) " "Verilog HDL assignment warning at VGA_Controller.v(70): truncated value with size 32 to match size of target (1)" {  } { { "VGA_Controller/VGA_Controller.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/VGA_Controller/VGA_Controller.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680034864143 "|DE1_SOC_D8M_RTL|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA_Controller.v(71) " "Verilog HDL assignment warning at VGA_Controller.v(71): truncated value with size 32 to match size of target (1)" {  } { { "VGA_Controller/VGA_Controller.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/VGA_Controller/VGA_Controller.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680034864143 "|DE1_SOC_D8M_RTL|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA_Controller.v(78) " "Verilog HDL assignment warning at VGA_Controller.v(78): truncated value with size 32 to match size of target (1)" {  } { { "VGA_Controller/VGA_Controller.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/VGA_Controller/VGA_Controller.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680034864143 "|DE1_SOC_D8M_RTL|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 VGA_Controller.v(84) " "Verilog HDL assignment warning at VGA_Controller.v(84): truncated value with size 32 to match size of target (8)" {  } { { "VGA_Controller/VGA_Controller.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/VGA_Controller/VGA_Controller.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680034864143 "|DE1_SOC_D8M_RTL|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 VGA_Controller.v(85) " "Verilog HDL assignment warning at VGA_Controller.v(85): truncated value with size 32 to match size of target (8)" {  } { { "VGA_Controller/VGA_Controller.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/VGA_Controller/VGA_Controller.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680034864143 "|DE1_SOC_D8M_RTL|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 VGA_Controller.v(86) " "Verilog HDL assignment warning at VGA_Controller.v(86): truncated value with size 32 to match size of target (8)" {  } { { "VGA_Controller/VGA_Controller.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/VGA_Controller/VGA_Controller.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680034864143 "|DE1_SOC_D8M_RTL|VGA_Controller:u1"}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo:dcfifo_component\|dcfifo_7lp1:auto_generated\|altsyncram_f1b1:fifo_ram\|q_b\[10\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo:dcfifo_component\|dcfifo_7lp1:auto_generated\|altsyncram_f1b1:fifo_ram\|q_b\[10\]\"" {  } { { "db/altsyncram_f1b1.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/db/altsyncram_f1b1.tdf" 340 2 0 } } { "db/dcfifo_7lp1.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/db/dcfifo_7lp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "V_Sdram_Control/Sdram_RD_FIFO.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_RD_FIFO.v" 84 0 0 } } { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 319 0 0 } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 466 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680034864676 "|DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|altsyncram_f1b1:fifo_ram|ram_block5a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo:dcfifo_component\|dcfifo_7lp1:auto_generated\|altsyncram_f1b1:fifo_ram\|q_b\[11\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo:dcfifo_component\|dcfifo_7lp1:auto_generated\|altsyncram_f1b1:fifo_ram\|q_b\[11\]\"" {  } { { "db/altsyncram_f1b1.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/db/altsyncram_f1b1.tdf" 370 2 0 } } { "db/dcfifo_7lp1.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/db/dcfifo_7lp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "V_Sdram_Control/Sdram_RD_FIFO.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_RD_FIFO.v" 84 0 0 } } { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 319 0 0 } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 466 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680034864676 "|DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|altsyncram_f1b1:fifo_ram|ram_block5a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo:dcfifo_component\|dcfifo_7lp1:auto_generated\|altsyncram_f1b1:fifo_ram\|q_b\[12\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo:dcfifo_component\|dcfifo_7lp1:auto_generated\|altsyncram_f1b1:fifo_ram\|q_b\[12\]\"" {  } { { "db/altsyncram_f1b1.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/db/altsyncram_f1b1.tdf" 400 2 0 } } { "db/dcfifo_7lp1.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/db/dcfifo_7lp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "V_Sdram_Control/Sdram_RD_FIFO.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_RD_FIFO.v" 84 0 0 } } { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 319 0 0 } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 466 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680034864676 "|DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|altsyncram_f1b1:fifo_ram|ram_block5a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo:dcfifo_component\|dcfifo_7lp1:auto_generated\|altsyncram_f1b1:fifo_ram\|q_b\[13\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo:dcfifo_component\|dcfifo_7lp1:auto_generated\|altsyncram_f1b1:fifo_ram\|q_b\[13\]\"" {  } { { "db/altsyncram_f1b1.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/db/altsyncram_f1b1.tdf" 430 2 0 } } { "db/dcfifo_7lp1.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/db/dcfifo_7lp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "V_Sdram_Control/Sdram_RD_FIFO.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_RD_FIFO.v" 84 0 0 } } { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 319 0 0 } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 466 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680034864676 "|DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|altsyncram_f1b1:fifo_ram|ram_block5a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo:dcfifo_component\|dcfifo_7lp1:auto_generated\|altsyncram_f1b1:fifo_ram\|q_b\[14\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo:dcfifo_component\|dcfifo_7lp1:auto_generated\|altsyncram_f1b1:fifo_ram\|q_b\[14\]\"" {  } { { "db/altsyncram_f1b1.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/db/altsyncram_f1b1.tdf" 460 2 0 } } { "db/dcfifo_7lp1.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/db/dcfifo_7lp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "V_Sdram_Control/Sdram_RD_FIFO.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_RD_FIFO.v" 84 0 0 } } { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 319 0 0 } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 466 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680034864676 "|DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|altsyncram_f1b1:fifo_ram|ram_block5a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo:dcfifo_component\|dcfifo_7lp1:auto_generated\|altsyncram_f1b1:fifo_ram\|q_b\[15\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo:dcfifo_component\|dcfifo_7lp1:auto_generated\|altsyncram_f1b1:fifo_ram\|q_b\[15\]\"" {  } { { "db/altsyncram_f1b1.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/db/altsyncram_f1b1.tdf" 490 2 0 } } { "db/dcfifo_7lp1.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/db/dcfifo_7lp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "V_Sdram_Control/Sdram_RD_FIFO.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_RD_FIFO.v" 84 0 0 } } { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 319 0 0 } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 466 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680034864676 "|DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|altsyncram_f1b1:fifo_ram|ram_block5a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_7lp1:auto_generated\|altsyncram_f1b1:fifo_ram\|q_b\[10\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_7lp1:auto_generated\|altsyncram_f1b1:fifo_ram\|q_b\[10\]\"" {  } { { "db/altsyncram_f1b1.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/db/altsyncram_f1b1.tdf" 340 2 0 } } { "db/dcfifo_7lp1.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/db/dcfifo_7lp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "V_Sdram_Control/Sdram_RD_FIFO.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_RD_FIFO.v" 84 0 0 } } { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 309 0 0 } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 466 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680034864676 "|DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|altsyncram_f1b1:fifo_ram|ram_block5a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_7lp1:auto_generated\|altsyncram_f1b1:fifo_ram\|q_b\[11\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_7lp1:auto_generated\|altsyncram_f1b1:fifo_ram\|q_b\[11\]\"" {  } { { "db/altsyncram_f1b1.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/db/altsyncram_f1b1.tdf" 370 2 0 } } { "db/dcfifo_7lp1.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/db/dcfifo_7lp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "V_Sdram_Control/Sdram_RD_FIFO.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_RD_FIFO.v" 84 0 0 } } { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 309 0 0 } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 466 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680034864676 "|DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|altsyncram_f1b1:fifo_ram|ram_block5a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_7lp1:auto_generated\|altsyncram_f1b1:fifo_ram\|q_b\[12\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_7lp1:auto_generated\|altsyncram_f1b1:fifo_ram\|q_b\[12\]\"" {  } { { "db/altsyncram_f1b1.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/db/altsyncram_f1b1.tdf" 400 2 0 } } { "db/dcfifo_7lp1.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/db/dcfifo_7lp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "V_Sdram_Control/Sdram_RD_FIFO.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_RD_FIFO.v" 84 0 0 } } { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 309 0 0 } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 466 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680034864676 "|DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|altsyncram_f1b1:fifo_ram|ram_block5a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_7lp1:auto_generated\|altsyncram_f1b1:fifo_ram\|q_b\[13\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_7lp1:auto_generated\|altsyncram_f1b1:fifo_ram\|q_b\[13\]\"" {  } { { "db/altsyncram_f1b1.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/db/altsyncram_f1b1.tdf" 430 2 0 } } { "db/dcfifo_7lp1.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/db/dcfifo_7lp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "V_Sdram_Control/Sdram_RD_FIFO.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_RD_FIFO.v" 84 0 0 } } { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 309 0 0 } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 466 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680034864676 "|DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|altsyncram_f1b1:fifo_ram|ram_block5a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_7lp1:auto_generated\|altsyncram_f1b1:fifo_ram\|q_b\[14\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_7lp1:auto_generated\|altsyncram_f1b1:fifo_ram\|q_b\[14\]\"" {  } { { "db/altsyncram_f1b1.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/db/altsyncram_f1b1.tdf" 460 2 0 } } { "db/dcfifo_7lp1.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/db/dcfifo_7lp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "V_Sdram_Control/Sdram_RD_FIFO.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_RD_FIFO.v" 84 0 0 } } { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 309 0 0 } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 466 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680034864676 "|DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|altsyncram_f1b1:fifo_ram|ram_block5a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_7lp1:auto_generated\|altsyncram_f1b1:fifo_ram\|q_b\[15\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_7lp1:auto_generated\|altsyncram_f1b1:fifo_ram\|q_b\[15\]\"" {  } { { "db/altsyncram_f1b1.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/db/altsyncram_f1b1.tdf" 490 2 0 } } { "db/dcfifo_7lp1.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/db/dcfifo_7lp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "V_Sdram_Control/Sdram_RD_FIFO.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_RD_FIFO.v" 84 0 0 } } { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 309 0 0 } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 466 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680034864676 "|DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|altsyncram_f1b1:fifo_ram|ram_block5a15"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1680034864676 ""} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pll_test:pll_ref\|altpll:altpll_component\|pll_test_altpll:auto_generated\|wire_generic_pll2_outclk " "Synthesized away node \"pll_test:pll_ref\|altpll:altpll_component\|pll_test_altpll:auto_generated\|wire_generic_pll2_outclk\"" {  } { { "db/pll_test_altpll.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/db/pll_test_altpll.v" 77 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } } { "V/pll_test.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V/pll_test.v" 104 0 0 } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680034864676 "|DE1_SOC_D8M_RTL|pll_test:pll_ref|altpll:altpll_component|pll_test_altpll:auto_generated|generic_pll2"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1680034864676 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1680034864676 ""}
{ "Warning" "WSGN_USE_OPENCORE" "" "Intel FPGA IP Evaluation Mode (Simulation-Only) feature is turned on for all cores in the design" { { "Warning" "WSGN_OCP_NOT_SUPPORTED_BY_ALL_CORES" "" "Some cores in this design do not support the Intel FPGA IP Evaluation Mode feature" { { "Warning" "WSGN_NO_OCP_SUPPORT_FOR_CORE" "Video and Image Processing Suite " "\"Video and Image Processing Suite\" does not support the Intel FPGA IP Evaluation Mode feature" {  } {  } 0 12192 "\"%1!s!\" does not support the Intel FPGA IP Evaluation Mode feature" 0 0 "Design Software" 0 -1 1680034874262 ""}  } {  } 0 12191 "Some cores in this design do not support the Intel FPGA IP Evaluation Mode feature" 0 0 "Design Software" 0 -1 1680034874262 ""}  } {  } 0 12189 "Intel FPGA IP Evaluation Mode (Simulation-Only) feature is turned on for all cores in the design" 0 0 "Analysis & Synthesis" 0 -1 1680034874262 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "33 " "33 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1680034874309 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "MIPI_I2C_SCL " "Inserted always-enabled tri-state buffer between \"MIPI_I2C_SCL\" and its non-tri-state driver." {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 94 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1680034874434 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1680034874434 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_ADCLRCK " "bidirectional pin \"AUD_ADCLRCK\" has no driver" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680034874434 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_BCLK " "bidirectional pin \"AUD_BCLK\" has no driver" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 17 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680034874434 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_DACLRCK " "bidirectional pin \"AUD_DACLRCK\" has no driver" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680034874434 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FPGA_I2C_SDAT " "bidirectional pin \"FPGA_I2C_SDAT\" has no driver" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 43 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680034874434 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK " "bidirectional pin \"PS2_CLK\" has no driver" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 64 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680034874434 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK2 " "bidirectional pin \"PS2_CLK2\" has no driver" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 65 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680034874434 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT " "bidirectional pin \"PS2_DAT\" has no driver" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 66 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680034874434 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT2 " "bidirectional pin \"PS2_DAT2\" has no driver" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 67 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680034874434 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[0\] " "bidirectional pin \"GPIO\[0\]\" has no driver" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680034874434 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[1\] " "bidirectional pin \"GPIO\[1\]\" has no driver" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680034874434 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[2\] " "bidirectional pin \"GPIO\[2\]\" has no driver" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680034874434 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[3\] " "bidirectional pin \"GPIO\[3\]\" has no driver" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680034874434 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[4\] " "bidirectional pin \"GPIO\[4\]\" has no driver" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680034874434 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[5\] " "bidirectional pin \"GPIO\[5\]\" has no driver" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680034874434 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[6\] " "bidirectional pin \"GPIO\[6\]\" has no driver" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680034874434 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[7\] " "bidirectional pin \"GPIO\[7\]\" has no driver" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680034874434 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[8\] " "bidirectional pin \"GPIO\[8\]\" has no driver" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680034874434 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[9\] " "bidirectional pin \"GPIO\[9\]\" has no driver" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680034874434 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[10\] " "bidirectional pin \"GPIO\[10\]\" has no driver" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680034874434 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[11\] " "bidirectional pin \"GPIO\[11\]\" has no driver" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680034874434 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[12\] " "bidirectional pin \"GPIO\[12\]\" has no driver" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680034874434 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[13\] " "bidirectional pin \"GPIO\[13\]\" has no driver" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680034874434 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[14\] " "bidirectional pin \"GPIO\[14\]\" has no driver" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680034874434 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[15\] " "bidirectional pin \"GPIO\[15\]\" has no driver" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680034874434 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[16\] " "bidirectional pin \"GPIO\[16\]\" has no driver" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680034874434 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[17\] " "bidirectional pin \"GPIO\[17\]\" has no driver" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680034874434 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[18\] " "bidirectional pin \"GPIO\[18\]\" has no driver" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680034874434 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[19\] " "bidirectional pin \"GPIO\[19\]\" has no driver" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680034874434 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[20\] " "bidirectional pin \"GPIO\[20\]\" has no driver" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680034874434 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[21\] " "bidirectional pin \"GPIO\[21\]\" has no driver" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680034874434 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[22\] " "bidirectional pin \"GPIO\[22\]\" has no driver" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680034874434 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[23\] " "bidirectional pin \"GPIO\[23\]\" has no driver" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680034874434 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[24\] " "bidirectional pin \"GPIO\[24\]\" has no driver" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680034874434 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[25\] " "bidirectional pin \"GPIO\[25\]\" has no driver" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680034874434 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[26\] " "bidirectional pin \"GPIO\[26\]\" has no driver" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680034874434 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[27\] " "bidirectional pin \"GPIO\[27\]\" has no driver" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680034874434 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[28\] " "bidirectional pin \"GPIO\[28\]\" has no driver" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680034874434 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[29\] " "bidirectional pin \"GPIO\[29\]\" has no driver" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680034874434 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[30\] " "bidirectional pin \"GPIO\[30\]\" has no driver" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680034874434 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[31\] " "bidirectional pin \"GPIO\[31\]\" has no driver" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680034874434 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[32\] " "bidirectional pin \"GPIO\[32\]\" has no driver" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680034874434 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[33\] " "bidirectional pin \"GPIO\[33\]\" has no driver" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680034874434 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[34\] " "bidirectional pin \"GPIO\[34\]\" has no driver" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680034874434 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[35\] " "bidirectional pin \"GPIO\[35\]\" has no driver" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680034874434 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1680034874434 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 452 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1680034874481 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1680034874481 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "RAW2RGB_J:u4\|Line_Buffer_J:u0\|pre_CCD_LVAL RAW2RGB_J:u4\|Line_Buffer_J:u0\|pre_CCD_LVAL~_emulated RAW2RGB_J:u4\|Line_Buffer_J:u0\|pre_CCD_LVAL~1 " "Register \"RAW2RGB_J:u4\|Line_Buffer_J:u0\|pre_CCD_LVAL\" is converted into an equivalent circuit using register \"RAW2RGB_J:u4\|Line_Buffer_J:u0\|pre_CCD_LVAL~_emulated\" and latch \"RAW2RGB_J:u4\|Line_Buffer_J:u0\|pre_CCD_LVAL~1\"" {  } { { "V_D8M/Line_Buffer_J.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_D8M/Line_Buffer_J.v" 32 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1680034874481 "|DE1_SOC_D8M_RTL|RAW2RGB_J:u4|Line_Buffer_J:u0|pre_CCD_LVAL"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FOCUS_ADJ:adl\|VCM_I2C:i2c2\|rTR_IN FOCUS_ADJ:adl\|VCM_I2C:i2c2\|rTR_IN~_emulated FOCUS_ADJ:adl\|VCM_I2C:i2c2\|rTR_IN~1 " "Register \"FOCUS_ADJ:adl\|VCM_I2C:i2c2\|rTR_IN\" is converted into an equivalent circuit using register \"FOCUS_ADJ:adl\|VCM_I2C:i2c2\|rTR_IN~_emulated\" and latch \"FOCUS_ADJ:adl\|VCM_I2C:i2c2\|rTR_IN~1\"" {  } { { "V_Auto/VCM_I2C.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Auto/VCM_I2C.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1680034874481 "|DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|rTR_IN"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[3\] FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[3\]~_emulated FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[3\]~1 " "Register \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[3\]\" is converted into an equivalent circuit using register \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[3\]~_emulated\" and latch \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[3\]~1\"" {  } { { "V_Auto/F_VCM.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Auto/F_VCM.v" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1680034874481 "|DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[2\] FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[2\]~_emulated FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[2\]~5 " "Register \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[2\]\" is converted into an equivalent circuit using register \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[2\]~_emulated\" and latch \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[2\]~5\"" {  } { { "V_Auto/F_VCM.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Auto/F_VCM.v" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1680034874481 "|DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[10\] FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[10\]~_emulated FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[10\]~9 " "Register \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[10\]\" is converted into an equivalent circuit using register \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[10\]~_emulated\" and latch \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[10\]~9\"" {  } { { "V_Auto/F_VCM.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Auto/F_VCM.v" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1680034874481 "|DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[9\] FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[9\]~_emulated FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[9\]~13 " "Register \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[9\]\" is converted into an equivalent circuit using register \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[9\]~_emulated\" and latch \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[9\]~13\"" {  } { { "V_Auto/F_VCM.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Auto/F_VCM.v" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1680034874481 "|DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[8\] FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[8\]~_emulated FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[8\]~17 " "Register \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[8\]\" is converted into an equivalent circuit using register \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[8\]~_emulated\" and latch \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[8\]~17\"" {  } { { "V_Auto/F_VCM.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Auto/F_VCM.v" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1680034874481 "|DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[7\] FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[7\]~_emulated FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[7\]~21 " "Register \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[7\]\" is converted into an equivalent circuit using register \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[7\]~_emulated\" and latch \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[7\]~21\"" {  } { { "V_Auto/F_VCM.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Auto/F_VCM.v" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1680034874481 "|DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[6\] FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[6\]~_emulated FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[6\]~25 " "Register \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[6\]\" is converted into an equivalent circuit using register \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[6\]~_emulated\" and latch \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[6\]~25\"" {  } { { "V_Auto/F_VCM.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Auto/F_VCM.v" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1680034874481 "|DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[5\] FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[5\]~_emulated FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[5\]~29 " "Register \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[5\]\" is converted into an equivalent circuit using register \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[5\]~_emulated\" and latch \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[5\]~29\"" {  } { { "V_Auto/F_VCM.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Auto/F_VCM.v" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1680034874481 "|DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[4\] FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[4\]~_emulated FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[4\]~33 " "Register \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[4\]\" is converted into an equivalent circuit using register \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[4\]~_emulated\" and latch \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[4\]~33\"" {  } { { "V_Auto/F_VCM.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Auto/F_VCM.v" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1680034874481 "|DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[1\] FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[1\]~_emulated FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[1\]~37 " "Register \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[1\]\" is converted into an equivalent circuit using register \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[1\]~_emulated\" and latch \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[1\]~37\"" {  } { { "V_Auto/F_VCM.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Auto/F_VCM.v" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1680034874481 "|DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[0\] FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[0\]~_emulated FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[0\]~41 " "Register \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[0\]\" is converted into an equivalent circuit using register \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[0\]~_emulated\" and latch \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[0\]~41\"" {  } { { "V_Auto/F_VCM.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Auto/F_VCM.v" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1680034874481 "|DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[0]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1680034874481 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "MIPI_I2C_SCL~synth " "Node \"MIPI_I2C_SCL~synth\"" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 94 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680034881099 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1680034881099 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_CONVST GND " "Pin \"ADC_CONVST\" is stuck at GND" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680034881100 "|DE1_SOC_D8M_RTL|ADC_CONVST"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_DIN GND " "Pin \"ADC_DIN\" is stuck at GND" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680034881100 "|DE1_SOC_D8M_RTL|ADC_DIN"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SCLK GND " "Pin \"ADC_SCLK\" is stuck at GND" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680034881100 "|DE1_SOC_D8M_RTL|ADC_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_DACDAT GND " "Pin \"AUD_DACDAT\" is stuck at GND" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680034881100 "|DE1_SOC_D8M_RTL|AUD_DACDAT"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_XCK GND " "Pin \"AUD_XCK\" is stuck at GND" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680034881100 "|DE1_SOC_D8M_RTL|AUD_XCK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680034881100 "|DE1_SOC_D8M_RTL|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_LDQM GND " "Pin \"DRAM_LDQM\" is stuck at GND" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680034881100 "|DE1_SOC_D8M_RTL|DRAM_LDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_UDQM GND " "Pin \"DRAM_UDQM\" is stuck at GND" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680034881100 "|DE1_SOC_D8M_RTL|DRAM_UDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_I2C_SCLK GND " "Pin \"FPGA_I2C_SCLK\" is stuck at GND" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680034881100 "|DE1_SOC_D8M_RTL|FPGA_I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680034881100 "|DE1_SOC_D8M_RTL|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680034881100 "|DE1_SOC_D8M_RTL|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680034881100 "|DE1_SOC_D8M_RTL|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680034881100 "|DE1_SOC_D8M_RTL|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680034881100 "|DE1_SOC_D8M_RTL|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680034881100 "|DE1_SOC_D8M_RTL|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680034881100 "|DE1_SOC_D8M_RTL|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680034881100 "|DE1_SOC_D8M_RTL|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680034881100 "|DE1_SOC_D8M_RTL|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680034881100 "|DE1_SOC_D8M_RTL|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680034881100 "|DE1_SOC_D8M_RTL|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680034881100 "|DE1_SOC_D8M_RTL|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680034881100 "|DE1_SOC_D8M_RTL|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680034881100 "|DE1_SOC_D8M_RTL|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] VCC " "Pin \"HEX2\[0\]\" is stuck at VCC" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680034881100 "|DE1_SOC_D8M_RTL|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] VCC " "Pin \"HEX2\[1\]\" is stuck at VCC" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680034881100 "|DE1_SOC_D8M_RTL|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] VCC " "Pin \"HEX2\[2\]\" is stuck at VCC" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680034881100 "|DE1_SOC_D8M_RTL|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] VCC " "Pin \"HEX2\[3\]\" is stuck at VCC" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680034881100 "|DE1_SOC_D8M_RTL|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] VCC " "Pin \"HEX2\[4\]\" is stuck at VCC" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680034881100 "|DE1_SOC_D8M_RTL|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] VCC " "Pin \"HEX2\[5\]\" is stuck at VCC" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680034881100 "|DE1_SOC_D8M_RTL|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680034881100 "|DE1_SOC_D8M_RTL|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] VCC " "Pin \"HEX3\[0\]\" is stuck at VCC" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680034881100 "|DE1_SOC_D8M_RTL|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] VCC " "Pin \"HEX3\[1\]\" is stuck at VCC" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680034881100 "|DE1_SOC_D8M_RTL|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] VCC " "Pin \"HEX3\[2\]\" is stuck at VCC" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680034881100 "|DE1_SOC_D8M_RTL|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] VCC " "Pin \"HEX3\[3\]\" is stuck at VCC" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680034881100 "|DE1_SOC_D8M_RTL|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] VCC " "Pin \"HEX3\[4\]\" is stuck at VCC" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680034881100 "|DE1_SOC_D8M_RTL|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] VCC " "Pin \"HEX3\[5\]\" is stuck at VCC" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680034881100 "|DE1_SOC_D8M_RTL|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680034881100 "|DE1_SOC_D8M_RTL|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] VCC " "Pin \"HEX4\[0\]\" is stuck at VCC" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680034881100 "|DE1_SOC_D8M_RTL|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] VCC " "Pin \"HEX4\[1\]\" is stuck at VCC" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680034881100 "|DE1_SOC_D8M_RTL|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] VCC " "Pin \"HEX4\[2\]\" is stuck at VCC" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680034881100 "|DE1_SOC_D8M_RTL|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] VCC " "Pin \"HEX4\[3\]\" is stuck at VCC" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680034881100 "|DE1_SOC_D8M_RTL|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] VCC " "Pin \"HEX4\[4\]\" is stuck at VCC" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680034881100 "|DE1_SOC_D8M_RTL|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] VCC " "Pin \"HEX4\[5\]\" is stuck at VCC" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680034881100 "|DE1_SOC_D8M_RTL|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680034881100 "|DE1_SOC_D8M_RTL|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] VCC " "Pin \"HEX5\[0\]\" is stuck at VCC" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680034881100 "|DE1_SOC_D8M_RTL|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] VCC " "Pin \"HEX5\[1\]\" is stuck at VCC" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680034881100 "|DE1_SOC_D8M_RTL|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] VCC " "Pin \"HEX5\[2\]\" is stuck at VCC" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680034881100 "|DE1_SOC_D8M_RTL|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] VCC " "Pin \"HEX5\[3\]\" is stuck at VCC" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680034881100 "|DE1_SOC_D8M_RTL|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] VCC " "Pin \"HEX5\[4\]\" is stuck at VCC" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680034881100 "|DE1_SOC_D8M_RTL|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] VCC " "Pin \"HEX5\[5\]\" is stuck at VCC" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680034881100 "|DE1_SOC_D8M_RTL|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680034881100 "|DE1_SOC_D8M_RTL|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IRDA_TXD GND " "Pin \"IRDA_TXD\" is stuck at GND" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680034881100 "|DE1_SOC_D8M_RTL|IRDA_TXD"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680034881100 "|DE1_SOC_D8M_RTL|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680034881100 "|DE1_SOC_D8M_RTL|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680034881100 "|DE1_SOC_D8M_RTL|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680034881100 "|DE1_SOC_D8M_RTL|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680034881100 "|DE1_SOC_D8M_RTL|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680034881100 "|DE1_SOC_D8M_RTL|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680034881100 "|DE1_SOC_D8M_RTL|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680034881100 "|DE1_SOC_D8M_RTL|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680034881100 "|DE1_SOC_D8M_RTL|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680034881100 "|DE1_SOC_D8M_RTL|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TD_RESET_N GND " "Pin \"TD_RESET_N\" is stuck at GND" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680034881100 "|DE1_SOC_D8M_RTL|TD_RESET_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680034881100 "|DE1_SOC_D8M_RTL|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "CAMERA_PWDN_n VCC " "Pin \"CAMERA_PWDN_n\" is stuck at VCC" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 92 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680034881100 "|DE1_SOC_D8M_RTL|CAMERA_PWDN_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "MIPI_CS_n GND " "Pin \"MIPI_CS_n\" is stuck at GND" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 93 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680034881100 "|DE1_SOC_D8M_RTL|MIPI_CS_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "MIPI_MCLK GND " "Pin \"MIPI_MCLK\" is stuck at GND" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680034881100 "|DE1_SOC_D8M_RTL|MIPI_MCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "wr2_in_data\[0\] GND " "Pin \"wr2_in_data\[0\]\" is stuck at GND" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 118 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680034881100 "|DE1_SOC_D8M_RTL|wr2_in_data[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wr2_in_data\[1\] GND " "Pin \"wr2_in_data\[1\]\" is stuck at GND" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 118 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680034881100 "|DE1_SOC_D8M_RTL|wr2_in_data[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wr2_in_data\[2\] GND " "Pin \"wr2_in_data\[2\]\" is stuck at GND" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 118 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680034881100 "|DE1_SOC_D8M_RTL|wr2_in_data[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wr2_in_data\[3\] GND " "Pin \"wr2_in_data\[3\]\" is stuck at GND" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 118 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680034881100 "|DE1_SOC_D8M_RTL|wr2_in_data[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wr2_in_data\[4\] GND " "Pin \"wr2_in_data\[4\]\" is stuck at GND" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 118 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680034881100 "|DE1_SOC_D8M_RTL|wr2_in_data[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wr2_in_data\[5\] GND " "Pin \"wr2_in_data\[5\]\" is stuck at GND" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 118 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680034881100 "|DE1_SOC_D8M_RTL|wr2_in_data[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wr2_in_data\[6\] GND " "Pin \"wr2_in_data\[6\]\" is stuck at GND" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 118 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680034881100 "|DE1_SOC_D8M_RTL|wr2_in_data[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wr2_in_data\[7\] GND " "Pin \"wr2_in_data\[7\]\" is stuck at GND" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 118 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680034881100 "|DE1_SOC_D8M_RTL|wr2_in_data[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wr2_in_data\[8\] GND " "Pin \"wr2_in_data\[8\]\" is stuck at GND" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 118 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680034881100 "|DE1_SOC_D8M_RTL|wr2_in_data[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wr2_in_data\[9\] GND " "Pin \"wr2_in_data\[9\]\" is stuck at GND" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 118 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680034881100 "|DE1_SOC_D8M_RTL|wr2_in_data[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wr2_in_data\[10\] GND " "Pin \"wr2_in_data\[10\]\" is stuck at GND" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 118 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680034881100 "|DE1_SOC_D8M_RTL|wr2_in_data[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wr2_in_data\[11\] GND " "Pin \"wr2_in_data\[11\]\" is stuck at GND" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 118 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680034881100 "|DE1_SOC_D8M_RTL|wr2_in_data[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wr2_in_data\[12\] GND " "Pin \"wr2_in_data\[12\]\" is stuck at GND" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 118 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680034881100 "|DE1_SOC_D8M_RTL|wr2_in_data[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wr2_in_data\[13\] GND " "Pin \"wr2_in_data\[13\]\" is stuck at GND" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 118 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680034881100 "|DE1_SOC_D8M_RTL|wr2_in_data[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wr2_in_data\[14\] GND " "Pin \"wr2_in_data\[14\]\" is stuck at GND" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 118 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680034881100 "|DE1_SOC_D8M_RTL|wr2_in_data[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wr2_in_data\[15\] GND " "Pin \"wr2_in_data\[15\]\" is stuck at GND" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 118 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680034881100 "|DE1_SOC_D8M_RTL|wr2_in_data[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wr2_in_data2\[0\] GND " "Pin \"wr2_in_data2\[0\]\" is stuck at GND" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 119 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680034881100 "|DE1_SOC_D8M_RTL|wr2_in_data2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wr2_in_data2\[1\] GND " "Pin \"wr2_in_data2\[1\]\" is stuck at GND" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 119 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680034881100 "|DE1_SOC_D8M_RTL|wr2_in_data2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wr2_in_data2\[2\] GND " "Pin \"wr2_in_data2\[2\]\" is stuck at GND" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 119 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680034881100 "|DE1_SOC_D8M_RTL|wr2_in_data2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wr2_in_data2\[3\] GND " "Pin \"wr2_in_data2\[3\]\" is stuck at GND" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 119 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680034881100 "|DE1_SOC_D8M_RTL|wr2_in_data2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wr2_in_data2\[4\] GND " "Pin \"wr2_in_data2\[4\]\" is stuck at GND" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 119 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680034881100 "|DE1_SOC_D8M_RTL|wr2_in_data2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wr2_in_data2\[5\] GND " "Pin \"wr2_in_data2\[5\]\" is stuck at GND" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 119 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680034881100 "|DE1_SOC_D8M_RTL|wr2_in_data2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wr2_in_data2\[6\] GND " "Pin \"wr2_in_data2\[6\]\" is stuck at GND" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 119 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680034881100 "|DE1_SOC_D8M_RTL|wr2_in_data2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wr2_in_data2\[7\] GND " "Pin \"wr2_in_data2\[7\]\" is stuck at GND" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 119 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680034881100 "|DE1_SOC_D8M_RTL|wr2_in_data2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wr2_in_data2\[8\] GND " "Pin \"wr2_in_data2\[8\]\" is stuck at GND" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 119 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680034881100 "|DE1_SOC_D8M_RTL|wr2_in_data2[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wr2_in_data2\[9\] GND " "Pin \"wr2_in_data2\[9\]\" is stuck at GND" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 119 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680034881100 "|DE1_SOC_D8M_RTL|wr2_in_data2[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wr2_in_data2\[10\] GND " "Pin \"wr2_in_data2\[10\]\" is stuck at GND" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 119 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680034881100 "|DE1_SOC_D8M_RTL|wr2_in_data2[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wr2_in_data2\[11\] GND " "Pin \"wr2_in_data2\[11\]\" is stuck at GND" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 119 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680034881100 "|DE1_SOC_D8M_RTL|wr2_in_data2[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wr2_in_data2\[12\] GND " "Pin \"wr2_in_data2\[12\]\" is stuck at GND" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 119 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680034881100 "|DE1_SOC_D8M_RTL|wr2_in_data2[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wr2_in_data2\[13\] GND " "Pin \"wr2_in_data2\[13\]\" is stuck at GND" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 119 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680034881100 "|DE1_SOC_D8M_RTL|wr2_in_data2[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wr2_in_data2\[14\] GND " "Pin \"wr2_in_data2\[14\]\" is stuck at GND" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 119 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680034881100 "|DE1_SOC_D8M_RTL|wr2_in_data2[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wr2_in_data2\[15\] GND " "Pin \"wr2_in_data2\[15\]\" is stuck at GND" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 119 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680034881100 "|DE1_SOC_D8M_RTL|wr2_in_data2[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wr2_req GND " "Pin \"wr2_req\" is stuck at GND" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 120 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680034881100 "|DE1_SOC_D8M_RTL|wr2_req"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1680034881100 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1680034881477 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "275 " "275 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1680034884567 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|altsyncram_l1b1:fifo_ram\|ALTSYNCRAM 11 " "Removed 11 MSB VCC or GND address nodes from RAM block \"rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|altsyncram_l1b1:fifo_ram\|ALTSYNCRAM\"" {  } { { "db/altsyncram_l1b1.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/db/altsyncram_l1b1.tdf" 36 2 0 } } { "db/dcfifo_vcq1.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/db/dcfifo_vcq1.tdf" 57 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "rgb_fifo.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/rgb_fifo.v" 88 0 0 } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 369 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680034884598 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "RAW2RGB_J:u4\|Line_Buffer_J:u0\|int_line:d3\|altsyncram:altsyncram_component\|altsyncram_6lq1:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"RAW2RGB_J:u4\|Line_Buffer_J:u0\|int_line:d3\|altsyncram:altsyncram_component\|altsyncram_6lq1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_6lq1.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/db/altsyncram_6lq1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "V_D8M/int_line.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_D8M/int_line.v" 91 0 0 } } { "V_D8M/Line_Buffer_J.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_D8M/Line_Buffer_J.v" 111 0 0 } } { "V_D8M/RAW2RGB_J.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_D8M/RAW2RGB_J.v" 58 0 0 } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 485 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680034884598 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "RAW2RGB_J:u4\|Line_Buffer_J:u0\|int_line:d2\|altsyncram:altsyncram_component\|altsyncram_6lq1:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"RAW2RGB_J:u4\|Line_Buffer_J:u0\|int_line:d2\|altsyncram:altsyncram_component\|altsyncram_6lq1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_6lq1.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/db/altsyncram_6lq1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "V_D8M/int_line.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_D8M/int_line.v" 91 0 0 } } { "V_D8M/Line_Buffer_J.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_D8M/Line_Buffer_J.v" 100 0 0 } } { "V_D8M/RAW2RGB_J.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_D8M/RAW2RGB_J.v" 58 0 0 } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 485 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680034884598 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "RAW2RGB_J:u4\|Line_Buffer_J:u0\|int_line:d1\|altsyncram:altsyncram_component\|altsyncram_6lq1:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"RAW2RGB_J:u4\|Line_Buffer_J:u0\|int_line:d1\|altsyncram:altsyncram_component\|altsyncram_6lq1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_6lq1.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/db/altsyncram_6lq1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "V_D8M/int_line.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_D8M/int_line.v" 91 0 0 } } { "V_D8M/Line_Buffer_J.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_D8M/Line_Buffer_J.v" 89 0 0 } } { "V_D8M/RAW2RGB_J.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_D8M/RAW2RGB_J.v" 58 0 0 } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 485 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680034884598 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "FOCUS_ADJ:adl\|VCM_I2C:i2c2\|const_zero_sig " "Logic cell \"FOCUS_ADJ:adl\|VCM_I2C:i2c2\|const_zero_sig\"" {  } { { "V_Auto/VCM_I2C.v" "const_zero_sig" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_Auto/VCM_I2C.v" 198 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1680034884598 ""} { "Info" "ISCL_SCL_CELL_NAME" "MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|const_zero_sig " "Logic cell \"MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|const_zero_sig\"" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "const_zero_sig" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_D8M/MIPI_CAMERA_CONFIG.v" 217 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1680034884598 ""} { "Info" "ISCL_SCL_CELL_NAME" "MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|const_zero_sig " "Logic cell \"MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|const_zero_sig\"" {  } { { "V_D8M/MIPI_BRIDGE_CONFIG.v" "const_zero_sig" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V_D8M/MIPI_BRIDGE_CONFIG.v" 274 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1680034884598 ""} { "Info" "ISCL_SCL_CELL_NAME" "CLOCK_DELAY:del1\|l7 " "Logic cell \"CLOCK_DELAY:del1\|l7\"" {  } { { "V/CLOCK_DELAY.v" "l7" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V/CLOCK_DELAY.v" 17 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1680034884598 ""} { "Info" "ISCL_SCL_CELL_NAME" "CLOCK_DELAY:del1\|l6 " "Logic cell \"CLOCK_DELAY:del1\|l6\"" {  } { { "V/CLOCK_DELAY.v" "l6" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V/CLOCK_DELAY.v" 16 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1680034884598 ""} { "Info" "ISCL_SCL_CELL_NAME" "CLOCK_DELAY:del1\|l5 " "Logic cell \"CLOCK_DELAY:del1\|l5\"" {  } { { "V/CLOCK_DELAY.v" "l5" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V/CLOCK_DELAY.v" 15 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1680034884598 ""} { "Info" "ISCL_SCL_CELL_NAME" "CLOCK_DELAY:del1\|l4 " "Logic cell \"CLOCK_DELAY:del1\|l4\"" {  } { { "V/CLOCK_DELAY.v" "l4" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V/CLOCK_DELAY.v" 14 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1680034884598 ""} { "Info" "ISCL_SCL_CELL_NAME" "CLOCK_DELAY:del1\|l3 " "Logic cell \"CLOCK_DELAY:del1\|l3\"" {  } { { "V/CLOCK_DELAY.v" "l3" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V/CLOCK_DELAY.v" 13 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1680034884598 ""} { "Info" "ISCL_SCL_CELL_NAME" "CLOCK_DELAY:del1\|l2 " "Logic cell \"CLOCK_DELAY:del1\|l2\"" {  } { { "V/CLOCK_DELAY.v" "l2" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V/CLOCK_DELAY.v" 12 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1680034884598 ""} { "Info" "ISCL_SCL_CELL_NAME" "CLOCK_DELAY:del1\|l1 " "Logic cell \"CLOCK_DELAY:del1\|l1\"" {  } { { "V/CLOCK_DELAY.v" "l1" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V/CLOCK_DELAY.v" 11 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1680034884598 ""} { "Info" "ISCL_SCL_CELL_NAME" "CLOCK_DELAY:del1\|l0 " "Logic cell \"CLOCK_DELAY:del1\|l0\"" {  } { { "V/CLOCK_DELAY.v" "l0" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/V/CLOCK_DELAY.v" 9 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1680034884598 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1680034884598 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "alt_vip_cvo_core 54 " "Ignored 54 assignments for entity \"alt_vip_cvo_core\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1680034884708 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "alt_vip_cvo_scheduler 15 " "Ignored 15 assignments for entity \"alt_vip_cvo_scheduler\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1680034884708 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "alt_vip_packet_transfer 49 " "Ignored 49 assignments for entity \"alt_vip_packet_transfer\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1680034884708 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "alt_vip_pip_sop_realign 16 " "Ignored 16 assignments for entity \"alt_vip_pip_sop_realign\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1680034884708 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "alt_vip_vfb_rd_ctrl 19 " "Ignored 19 assignments for entity \"alt_vip_vfb_rd_ctrl\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1680034884708 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "alt_vip_vfb_sync_ctrl 35 " "Ignored 35 assignments for entity \"alt_vip_vfb_sync_ctrl\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1680034884708 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "alt_vip_vfb_wr_ctrl 22 " "Ignored 22 assignments for entity \"alt_vip_vfb_wr_ctrl\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1680034884708 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "alt_vip_video_input_bridge_cmd 19 " "Ignored 19 assignments for entity \"alt_vip_video_input_bridge_cmd\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1680034884708 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "alt_vip_video_input_bridge_resp 29 " "Ignored 29 assignments for entity \"alt_vip_video_input_bridge_resp\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1680034884708 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "alt_vip_video_output_bridge 26 " "Ignored 26 assignments for entity \"alt_vip_video_output_bridge\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1680034884708 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_avalon_sc_fifo 23 " "Ignored 23 assignments for entity \"altera_avalon_sc_fifo\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1680034884708 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_burst_adapter 43 " "Ignored 43 assignments for entity \"altera_merlin_burst_adapter\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1680034884708 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_master_agent 64 " "Ignored 64 assignments for entity \"altera_merlin_master_agent\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1680034884708 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_master_translator 55 " "Ignored 55 assignments for entity \"altera_merlin_master_translator\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1680034884708 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_slave_agent 53 " "Ignored 53 assignments for entity \"altera_merlin_slave_agent\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1680034884708 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_slave_translator 68 " "Ignored 68 assignments for entity \"altera_merlin_slave_translator\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1680034884708 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_width_adapter 60 " "Ignored 60 assignments for entity \"altera_merlin_width_adapter\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1680034884708 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_reset_controller 35 " "Ignored 35 assignments for entity \"altera_reset_controller\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1680034884708 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "camera_module 19 " "Ignored 19 assignments for entity \"camera_module\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1680034884708 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "camera_module_alt_vip_cl_cvo_0 46 " "Ignored 46 assignments for entity \"camera_module_alt_vip_cl_cvo_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1680034884708 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "camera_module_alt_vip_cl_cvo_0_video_in 33 " "Ignored 33 assignments for entity \"camera_module_alt_vip_cl_cvo_0_video_in\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1680034884708 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "camera_module_alt_vip_cl_vfb_0 47 " "Ignored 47 assignments for entity \"camera_module_alt_vip_cl_vfb_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1680034884708 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "camera_module_alt_vip_cl_vfb_0_video_in 33 " "Ignored 33 assignments for entity \"camera_module_alt_vip_cl_vfb_0_video_in\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1680034884708 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "camera_module_irq_mapper 14 " "Ignored 14 assignments for entity \"camera_module_irq_mapper\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1680034884708 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "camera_module_jtag_uart_0 24 " "Ignored 24 assignments for entity \"camera_module_jtag_uart_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1680034884708 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "camera_module_key_2 23 " "Ignored 23 assignments for entity \"camera_module_key_2\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1680034884708 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "camera_module_mm_interconnect_0 12 " "Ignored 12 assignments for entity \"camera_module_mm_interconnect_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1680034884708 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "camera_module_mm_interconnect_0_avalon_st_adapter 32 " "Ignored 32 assignments for entity \"camera_module_mm_interconnect_0_avalon_st_adapter\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1680034884708 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "camera_module_mm_interconnect_0_avalon_st_adapter_error_adapter_0 19 " "Ignored 19 assignments for entity \"camera_module_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1680034884708 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "camera_module_mm_interconnect_0_cmd_demux 17 " "Ignored 17 assignments for entity \"camera_module_mm_interconnect_0_cmd_demux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1680034884708 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "camera_module_mm_interconnect_0_cmd_demux_001 17 " "Ignored 17 assignments for entity \"camera_module_mm_interconnect_0_cmd_demux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1680034884708 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "camera_module_mm_interconnect_0_cmd_mux 19 " "Ignored 19 assignments for entity \"camera_module_mm_interconnect_0_cmd_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1680034884708 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "camera_module_mm_interconnect_0_cmd_mux_001 19 " "Ignored 19 assignments for entity \"camera_module_mm_interconnect_0_cmd_mux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1680034884708 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "camera_module_mm_interconnect_0_router 36 " "Ignored 36 assignments for entity \"camera_module_mm_interconnect_0_router\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1680034884708 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "camera_module_mm_interconnect_0_router_001 36 " "Ignored 36 assignments for entity \"camera_module_mm_interconnect_0_router_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1680034884708 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "camera_module_mm_interconnect_0_router_002 36 " "Ignored 36 assignments for entity \"camera_module_mm_interconnect_0_router_002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1680034884708 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "camera_module_mm_interconnect_0_router_003 36 " "Ignored 36 assignments for entity \"camera_module_mm_interconnect_0_router_003\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1680034884708 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "camera_module_mm_interconnect_0_rsp_demux 17 " "Ignored 17 assignments for entity \"camera_module_mm_interconnect_0_rsp_demux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1680034884708 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "camera_module_mm_interconnect_0_rsp_mux 19 " "Ignored 19 assignments for entity \"camera_module_mm_interconnect_0_rsp_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1680034884708 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "camera_module_mm_interconnect_0_rsp_mux_001 19 " "Ignored 19 assignments for entity \"camera_module_mm_interconnect_0_rsp_mux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1680034884708 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "camera_module_mm_interconnect_1 12 " "Ignored 12 assignments for entity \"camera_module_mm_interconnect_1\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1680034884708 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "camera_module_mm_interconnect_1_avalon_st_adapter 32 " "Ignored 32 assignments for entity \"camera_module_mm_interconnect_1_avalon_st_adapter\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1680034884708 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "camera_module_mm_interconnect_1_avalon_st_adapter_error_adapter_0 19 " "Ignored 19 assignments for entity \"camera_module_mm_interconnect_1_avalon_st_adapter_error_adapter_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1680034884708 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "camera_module_mm_interconnect_1_cmd_demux 17 " "Ignored 17 assignments for entity \"camera_module_mm_interconnect_1_cmd_demux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1680034884708 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "camera_module_mm_interconnect_1_cmd_mux 19 " "Ignored 19 assignments for entity \"camera_module_mm_interconnect_1_cmd_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1680034884708 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "camera_module_mm_interconnect_1_router 36 " "Ignored 36 assignments for entity \"camera_module_mm_interconnect_1_router\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1680034884708 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "camera_module_mm_interconnect_1_router_002 36 " "Ignored 36 assignments for entity \"camera_module_mm_interconnect_1_router_002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1680034884708 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "camera_module_mm_interconnect_1_rsp_demux 17 " "Ignored 17 assignments for entity \"camera_module_mm_interconnect_1_rsp_demux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1680034884708 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "camera_module_mm_interconnect_1_rsp_mux 19 " "Ignored 19 assignments for entity \"camera_module_mm_interconnect_1_rsp_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1680034884708 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "camera_module_new_sdram_controller_0 34 " "Ignored 34 assignments for entity \"camera_module_new_sdram_controller_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1680034884708 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "camera_module_nios2_gen2_0 149 " "Ignored 149 assignments for entity \"camera_module_nios2_gen2_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1680034884708 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "camera_module_nios2_gen2_0_cpu 179 " "Ignored 179 assignments for entity \"camera_module_nios2_gen2_0_cpu\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1680034884708 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "camera_module_onchip_memory2_0 36 " "Ignored 36 assignments for entity \"camera_module_onchip_memory2_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1680034884708 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/output_files/DE1_SOC_D8M_RTL.map.smsg " "Generated suppressed messages file C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/output_files/DE1_SOC_D8M_RTL.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034884880 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "18 0 4 0 0 " "Adding 18 node(s), including 0 DDIO, 4 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1680034887657 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680034887657 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST sdram_pll:u6\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|generic_pll2 " "RST port on the PLL is not properly connected on instance sdram_pll:u6\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|generic_pll2. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1680034887844 ""}  } { { "db/sdram_pll_altpll.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/db/sdram_pll_altpll.v" 77 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1680034887844 ""}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|altsyncram_l1b1:fifo_ram\|ram_block11a25 clk0 GND " "WYSIWYG primitive \"rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|altsyncram_l1b1:fifo_ram\|ram_block11a25\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_l1b1.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/db/altsyncram_l1b1.tdf" 36 2 0 } } { "db/dcfifo_vcq1.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/db/dcfifo_vcq1.tdf" 57 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "rgb_fifo.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/rgb_fifo.v" 88 0 0 } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 369 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034887876 "|DE1_SOC_D8M_RTL|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_vcq1:auto_generated|altsyncram_l1b1:fifo_ram|ram_block11a25"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|altsyncram_l1b1:fifo_ram\|ram_block11a0 clk0 GND " "WYSIWYG primitive \"rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|altsyncram_l1b1:fifo_ram\|ram_block11a0\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_l1b1.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/db/altsyncram_l1b1.tdf" 36 2 0 } } { "db/dcfifo_vcq1.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/db/dcfifo_vcq1.tdf" 57 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "rgb_fifo.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/rgb_fifo.v" 88 0 0 } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 369 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034887876 "|DE1_SOC_D8M_RTL|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_vcq1:auto_generated|altsyncram_l1b1:fifo_ram|ram_block11a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|altsyncram_l1b1:fifo_ram\|ram_block11a1 clk0 GND " "WYSIWYG primitive \"rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|altsyncram_l1b1:fifo_ram\|ram_block11a1\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_l1b1.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/db/altsyncram_l1b1.tdf" 36 2 0 } } { "db/dcfifo_vcq1.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/db/dcfifo_vcq1.tdf" 57 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "rgb_fifo.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/rgb_fifo.v" 88 0 0 } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 369 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034887876 "|DE1_SOC_D8M_RTL|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_vcq1:auto_generated|altsyncram_l1b1:fifo_ram|ram_block11a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|altsyncram_l1b1:fifo_ram\|ram_block11a2 clk0 GND " "WYSIWYG primitive \"rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|altsyncram_l1b1:fifo_ram\|ram_block11a2\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_l1b1.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/db/altsyncram_l1b1.tdf" 36 2 0 } } { "db/dcfifo_vcq1.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/db/dcfifo_vcq1.tdf" 57 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "rgb_fifo.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/rgb_fifo.v" 88 0 0 } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 369 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034887876 "|DE1_SOC_D8M_RTL|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_vcq1:auto_generated|altsyncram_l1b1:fifo_ram|ram_block11a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|altsyncram_l1b1:fifo_ram\|ram_block11a3 clk0 GND " "WYSIWYG primitive \"rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|altsyncram_l1b1:fifo_ram\|ram_block11a3\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_l1b1.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/db/altsyncram_l1b1.tdf" 36 2 0 } } { "db/dcfifo_vcq1.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/db/dcfifo_vcq1.tdf" 57 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "rgb_fifo.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/rgb_fifo.v" 88 0 0 } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 369 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034887876 "|DE1_SOC_D8M_RTL|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_vcq1:auto_generated|altsyncram_l1b1:fifo_ram|ram_block11a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|altsyncram_l1b1:fifo_ram\|ram_block11a4 clk0 GND " "WYSIWYG primitive \"rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|altsyncram_l1b1:fifo_ram\|ram_block11a4\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_l1b1.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/db/altsyncram_l1b1.tdf" 36 2 0 } } { "db/dcfifo_vcq1.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/db/dcfifo_vcq1.tdf" 57 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "rgb_fifo.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/rgb_fifo.v" 88 0 0 } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 369 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034887876 "|DE1_SOC_D8M_RTL|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_vcq1:auto_generated|altsyncram_l1b1:fifo_ram|ram_block11a4"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|altsyncram_l1b1:fifo_ram\|ram_block11a5 clk0 GND " "WYSIWYG primitive \"rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|altsyncram_l1b1:fifo_ram\|ram_block11a5\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_l1b1.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/db/altsyncram_l1b1.tdf" 36 2 0 } } { "db/dcfifo_vcq1.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/db/dcfifo_vcq1.tdf" 57 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "rgb_fifo.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/rgb_fifo.v" 88 0 0 } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 369 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034887876 "|DE1_SOC_D8M_RTL|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_vcq1:auto_generated|altsyncram_l1b1:fifo_ram|ram_block11a5"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|altsyncram_l1b1:fifo_ram\|ram_block11a6 clk0 GND " "WYSIWYG primitive \"rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|altsyncram_l1b1:fifo_ram\|ram_block11a6\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_l1b1.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/db/altsyncram_l1b1.tdf" 36 2 0 } } { "db/dcfifo_vcq1.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/db/dcfifo_vcq1.tdf" 57 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "rgb_fifo.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/rgb_fifo.v" 88 0 0 } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 369 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034887876 "|DE1_SOC_D8M_RTL|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_vcq1:auto_generated|altsyncram_l1b1:fifo_ram|ram_block11a6"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|altsyncram_l1b1:fifo_ram\|ram_block11a7 clk0 GND " "WYSIWYG primitive \"rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|altsyncram_l1b1:fifo_ram\|ram_block11a7\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_l1b1.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/db/altsyncram_l1b1.tdf" 36 2 0 } } { "db/dcfifo_vcq1.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/db/dcfifo_vcq1.tdf" 57 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "rgb_fifo.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/rgb_fifo.v" 88 0 0 } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 369 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034887876 "|DE1_SOC_D8M_RTL|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_vcq1:auto_generated|altsyncram_l1b1:fifo_ram|ram_block11a7"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|altsyncram_l1b1:fifo_ram\|ram_block11a8 clk0 GND " "WYSIWYG primitive \"rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|altsyncram_l1b1:fifo_ram\|ram_block11a8\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_l1b1.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/db/altsyncram_l1b1.tdf" 36 2 0 } } { "db/dcfifo_vcq1.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/db/dcfifo_vcq1.tdf" 57 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "rgb_fifo.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/rgb_fifo.v" 88 0 0 } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 369 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034887876 "|DE1_SOC_D8M_RTL|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_vcq1:auto_generated|altsyncram_l1b1:fifo_ram|ram_block11a8"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|altsyncram_l1b1:fifo_ram\|ram_block11a9 clk0 GND " "WYSIWYG primitive \"rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|altsyncram_l1b1:fifo_ram\|ram_block11a9\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_l1b1.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/db/altsyncram_l1b1.tdf" 36 2 0 } } { "db/dcfifo_vcq1.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/db/dcfifo_vcq1.tdf" 57 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "rgb_fifo.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/rgb_fifo.v" 88 0 0 } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 369 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034887876 "|DE1_SOC_D8M_RTL|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_vcq1:auto_generated|altsyncram_l1b1:fifo_ram|ram_block11a9"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|altsyncram_l1b1:fifo_ram\|ram_block11a10 clk0 GND " "WYSIWYG primitive \"rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|altsyncram_l1b1:fifo_ram\|ram_block11a10\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_l1b1.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/db/altsyncram_l1b1.tdf" 36 2 0 } } { "db/dcfifo_vcq1.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/db/dcfifo_vcq1.tdf" 57 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "rgb_fifo.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/rgb_fifo.v" 88 0 0 } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 369 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034887876 "|DE1_SOC_D8M_RTL|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_vcq1:auto_generated|altsyncram_l1b1:fifo_ram|ram_block11a10"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|altsyncram_l1b1:fifo_ram\|ram_block11a11 clk0 GND " "WYSIWYG primitive \"rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|altsyncram_l1b1:fifo_ram\|ram_block11a11\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_l1b1.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/db/altsyncram_l1b1.tdf" 36 2 0 } } { "db/dcfifo_vcq1.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/db/dcfifo_vcq1.tdf" 57 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "rgb_fifo.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/rgb_fifo.v" 88 0 0 } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 369 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034887876 "|DE1_SOC_D8M_RTL|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_vcq1:auto_generated|altsyncram_l1b1:fifo_ram|ram_block11a11"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|altsyncram_l1b1:fifo_ram\|ram_block11a12 clk0 GND " "WYSIWYG primitive \"rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|altsyncram_l1b1:fifo_ram\|ram_block11a12\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_l1b1.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/db/altsyncram_l1b1.tdf" 36 2 0 } } { "db/dcfifo_vcq1.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/db/dcfifo_vcq1.tdf" 57 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "rgb_fifo.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/rgb_fifo.v" 88 0 0 } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 369 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034887876 "|DE1_SOC_D8M_RTL|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_vcq1:auto_generated|altsyncram_l1b1:fifo_ram|ram_block11a12"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|altsyncram_l1b1:fifo_ram\|ram_block11a13 clk0 GND " "WYSIWYG primitive \"rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|altsyncram_l1b1:fifo_ram\|ram_block11a13\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_l1b1.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/db/altsyncram_l1b1.tdf" 36 2 0 } } { "db/dcfifo_vcq1.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/db/dcfifo_vcq1.tdf" 57 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "rgb_fifo.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/rgb_fifo.v" 88 0 0 } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 369 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034887876 "|DE1_SOC_D8M_RTL|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_vcq1:auto_generated|altsyncram_l1b1:fifo_ram|ram_block11a13"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|altsyncram_l1b1:fifo_ram\|ram_block11a14 clk0 GND " "WYSIWYG primitive \"rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|altsyncram_l1b1:fifo_ram\|ram_block11a14\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_l1b1.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/db/altsyncram_l1b1.tdf" 36 2 0 } } { "db/dcfifo_vcq1.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/db/dcfifo_vcq1.tdf" 57 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "rgb_fifo.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/rgb_fifo.v" 88 0 0 } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 369 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034887876 "|DE1_SOC_D8M_RTL|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_vcq1:auto_generated|altsyncram_l1b1:fifo_ram|ram_block11a14"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|altsyncram_l1b1:fifo_ram\|ram_block11a15 clk0 GND " "WYSIWYG primitive \"rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|altsyncram_l1b1:fifo_ram\|ram_block11a15\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_l1b1.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/db/altsyncram_l1b1.tdf" 36 2 0 } } { "db/dcfifo_vcq1.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/db/dcfifo_vcq1.tdf" 57 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "rgb_fifo.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/rgb_fifo.v" 88 0 0 } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 369 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034887876 "|DE1_SOC_D8M_RTL|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_vcq1:auto_generated|altsyncram_l1b1:fifo_ram|ram_block11a15"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|altsyncram_l1b1:fifo_ram\|ram_block11a16 clk0 GND " "WYSIWYG primitive \"rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|altsyncram_l1b1:fifo_ram\|ram_block11a16\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_l1b1.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/db/altsyncram_l1b1.tdf" 36 2 0 } } { "db/dcfifo_vcq1.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/db/dcfifo_vcq1.tdf" 57 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "rgb_fifo.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/rgb_fifo.v" 88 0 0 } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 369 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034887876 "|DE1_SOC_D8M_RTL|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_vcq1:auto_generated|altsyncram_l1b1:fifo_ram|ram_block11a16"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|altsyncram_l1b1:fifo_ram\|ram_block11a17 clk0 GND " "WYSIWYG primitive \"rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|altsyncram_l1b1:fifo_ram\|ram_block11a17\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_l1b1.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/db/altsyncram_l1b1.tdf" 36 2 0 } } { "db/dcfifo_vcq1.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/db/dcfifo_vcq1.tdf" 57 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "rgb_fifo.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/rgb_fifo.v" 88 0 0 } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 369 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034887876 "|DE1_SOC_D8M_RTL|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_vcq1:auto_generated|altsyncram_l1b1:fifo_ram|ram_block11a17"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|altsyncram_l1b1:fifo_ram\|ram_block11a18 clk0 GND " "WYSIWYG primitive \"rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|altsyncram_l1b1:fifo_ram\|ram_block11a18\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_l1b1.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/db/altsyncram_l1b1.tdf" 36 2 0 } } { "db/dcfifo_vcq1.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/db/dcfifo_vcq1.tdf" 57 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "rgb_fifo.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/rgb_fifo.v" 88 0 0 } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 369 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034887876 "|DE1_SOC_D8M_RTL|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_vcq1:auto_generated|altsyncram_l1b1:fifo_ram|ram_block11a18"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|altsyncram_l1b1:fifo_ram\|ram_block11a19 clk0 GND " "WYSIWYG primitive \"rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|altsyncram_l1b1:fifo_ram\|ram_block11a19\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_l1b1.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/db/altsyncram_l1b1.tdf" 36 2 0 } } { "db/dcfifo_vcq1.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/db/dcfifo_vcq1.tdf" 57 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "rgb_fifo.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/rgb_fifo.v" 88 0 0 } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 369 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034887876 "|DE1_SOC_D8M_RTL|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_vcq1:auto_generated|altsyncram_l1b1:fifo_ram|ram_block11a19"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|altsyncram_l1b1:fifo_ram\|ram_block11a20 clk0 GND " "WYSIWYG primitive \"rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|altsyncram_l1b1:fifo_ram\|ram_block11a20\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_l1b1.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/db/altsyncram_l1b1.tdf" 36 2 0 } } { "db/dcfifo_vcq1.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/db/dcfifo_vcq1.tdf" 57 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "rgb_fifo.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/rgb_fifo.v" 88 0 0 } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 369 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034887876 "|DE1_SOC_D8M_RTL|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_vcq1:auto_generated|altsyncram_l1b1:fifo_ram|ram_block11a20"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|altsyncram_l1b1:fifo_ram\|ram_block11a21 clk0 GND " "WYSIWYG primitive \"rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|altsyncram_l1b1:fifo_ram\|ram_block11a21\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_l1b1.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/db/altsyncram_l1b1.tdf" 36 2 0 } } { "db/dcfifo_vcq1.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/db/dcfifo_vcq1.tdf" 57 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "rgb_fifo.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/rgb_fifo.v" 88 0 0 } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 369 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034887876 "|DE1_SOC_D8M_RTL|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_vcq1:auto_generated|altsyncram_l1b1:fifo_ram|ram_block11a21"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|altsyncram_l1b1:fifo_ram\|ram_block11a22 clk0 GND " "WYSIWYG primitive \"rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|altsyncram_l1b1:fifo_ram\|ram_block11a22\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_l1b1.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/db/altsyncram_l1b1.tdf" 36 2 0 } } { "db/dcfifo_vcq1.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/db/dcfifo_vcq1.tdf" 57 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "rgb_fifo.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/rgb_fifo.v" 88 0 0 } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 369 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034887876 "|DE1_SOC_D8M_RTL|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_vcq1:auto_generated|altsyncram_l1b1:fifo_ram|ram_block11a22"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|altsyncram_l1b1:fifo_ram\|ram_block11a23 clk0 GND " "WYSIWYG primitive \"rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|altsyncram_l1b1:fifo_ram\|ram_block11a23\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_l1b1.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/db/altsyncram_l1b1.tdf" 36 2 0 } } { "db/dcfifo_vcq1.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/db/dcfifo_vcq1.tdf" 57 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "rgb_fifo.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/rgb_fifo.v" 88 0 0 } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 369 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034887876 "|DE1_SOC_D8M_RTL|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_vcq1:auto_generated|altsyncram_l1b1:fifo_ram|ram_block11a23"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|altsyncram_l1b1:fifo_ram\|ram_block11a24 clk0 GND " "WYSIWYG primitive \"rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|altsyncram_l1b1:fifo_ram\|ram_block11a24\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_l1b1.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/db/altsyncram_l1b1.tdf" 36 2 0 } } { "db/dcfifo_vcq1.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/db/dcfifo_vcq1.tdf" 57 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "rgb_fifo.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/rgb_fifo.v" 88 0 0 } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 369 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034887876 "|DE1_SOC_D8M_RTL|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_vcq1:auto_generated|altsyncram_l1b1:fifo_ram|ram_block11a24"}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST sdram_pll:u6\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|generic_pll1 " "RST port on the PLL is not properly connected on instance sdram_pll:u6\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1680034887876 ""}  } { { "db/sdram_pll_altpll.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/db/sdram_pll_altpll.v" 63 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1680034887876 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "82 " "Design contains 82 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DOUT " "No output dependent on input pin \"ADC_DOUT\"" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680034888160 "|DE1_SOC_D8M_RTL|ADC_DOUT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680034888160 "|DE1_SOC_D8M_RTL|AUD_ADCDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680034888160 "|DE1_SOC_D8M_RTL|CLOCK4_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IRDA_RXD " "No output dependent on input pin \"IRDA_RXD\"" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680034888160 "|DE1_SOC_D8M_RTL|IRDA_RXD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680034888160 "|DE1_SOC_D8M_RTL|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680034888160 "|DE1_SOC_D8M_RTL|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 70 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680034888160 "|DE1_SOC_D8M_RTL|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 70 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680034888160 "|DE1_SOC_D8M_RTL|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 70 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680034888160 "|DE1_SOC_D8M_RTL|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 70 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680034888160 "|DE1_SOC_D8M_RTL|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 70 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680034888160 "|DE1_SOC_D8M_RTL|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 70 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680034888160 "|DE1_SOC_D8M_RTL|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 70 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680034888160 "|DE1_SOC_D8M_RTL|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 70 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680034888160 "|DE1_SOC_D8M_RTL|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_CLK27 " "No output dependent on input pin \"TD_CLK27\"" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 73 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680034888160 "|DE1_SOC_D8M_RTL|TD_CLK27"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[0\] " "No output dependent on input pin \"TD_DATA\[0\]\"" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 74 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680034888160 "|DE1_SOC_D8M_RTL|TD_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[1\] " "No output dependent on input pin \"TD_DATA\[1\]\"" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 74 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680034888160 "|DE1_SOC_D8M_RTL|TD_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[2\] " "No output dependent on input pin \"TD_DATA\[2\]\"" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 74 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680034888160 "|DE1_SOC_D8M_RTL|TD_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[3\] " "No output dependent on input pin \"TD_DATA\[3\]\"" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 74 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680034888160 "|DE1_SOC_D8M_RTL|TD_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[4\] " "No output dependent on input pin \"TD_DATA\[4\]\"" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 74 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680034888160 "|DE1_SOC_D8M_RTL|TD_DATA[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[5\] " "No output dependent on input pin \"TD_DATA\[5\]\"" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 74 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680034888160 "|DE1_SOC_D8M_RTL|TD_DATA[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[6\] " "No output dependent on input pin \"TD_DATA\[6\]\"" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 74 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680034888160 "|DE1_SOC_D8M_RTL|TD_DATA[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[7\] " "No output dependent on input pin \"TD_DATA\[7\]\"" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 74 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680034888160 "|DE1_SOC_D8M_RTL|TD_DATA[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_HS " "No output dependent on input pin \"TD_HS\"" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 75 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680034888160 "|DE1_SOC_D8M_RTL|TD_HS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_VS " "No output dependent on input pin \"TD_VS\"" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 77 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680034888160 "|DE1_SOC_D8M_RTL|TD_VS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd2_start_addr\[0\] " "No output dependent on input pin \"rd2_start_addr\[0\]\"" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 111 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680034888160 "|DE1_SOC_D8M_RTL|rd2_start_addr[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd2_start_addr\[1\] " "No output dependent on input pin \"rd2_start_addr\[1\]\"" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 111 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680034888160 "|DE1_SOC_D8M_RTL|rd2_start_addr[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd2_start_addr\[2\] " "No output dependent on input pin \"rd2_start_addr\[2\]\"" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 111 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680034888160 "|DE1_SOC_D8M_RTL|rd2_start_addr[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd2_start_addr\[3\] " "No output dependent on input pin \"rd2_start_addr\[3\]\"" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 111 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680034888160 "|DE1_SOC_D8M_RTL|rd2_start_addr[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd2_start_addr\[4\] " "No output dependent on input pin \"rd2_start_addr\[4\]\"" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 111 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680034888160 "|DE1_SOC_D8M_RTL|rd2_start_addr[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd2_start_addr\[5\] " "No output dependent on input pin \"rd2_start_addr\[5\]\"" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 111 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680034888160 "|DE1_SOC_D8M_RTL|rd2_start_addr[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd2_start_addr\[6\] " "No output dependent on input pin \"rd2_start_addr\[6\]\"" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 111 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680034888160 "|DE1_SOC_D8M_RTL|rd2_start_addr[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd2_start_addr\[7\] " "No output dependent on input pin \"rd2_start_addr\[7\]\"" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 111 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680034888160 "|DE1_SOC_D8M_RTL|rd2_start_addr[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd2_start_addr\[8\] " "No output dependent on input pin \"rd2_start_addr\[8\]\"" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 111 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680034888160 "|DE1_SOC_D8M_RTL|rd2_start_addr[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd2_start_addr\[9\] " "No output dependent on input pin \"rd2_start_addr\[9\]\"" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 111 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680034888160 "|DE1_SOC_D8M_RTL|rd2_start_addr[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd2_start_addr\[10\] " "No output dependent on input pin \"rd2_start_addr\[10\]\"" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 111 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680034888160 "|DE1_SOC_D8M_RTL|rd2_start_addr[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd2_start_addr\[11\] " "No output dependent on input pin \"rd2_start_addr\[11\]\"" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 111 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680034888160 "|DE1_SOC_D8M_RTL|rd2_start_addr[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd2_start_addr\[12\] " "No output dependent on input pin \"rd2_start_addr\[12\]\"" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 111 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680034888160 "|DE1_SOC_D8M_RTL|rd2_start_addr[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd2_start_addr\[13\] " "No output dependent on input pin \"rd2_start_addr\[13\]\"" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 111 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680034888160 "|DE1_SOC_D8M_RTL|rd2_start_addr[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd2_start_addr\[14\] " "No output dependent on input pin \"rd2_start_addr\[14\]\"" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 111 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680034888160 "|DE1_SOC_D8M_RTL|rd2_start_addr[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd2_start_addr\[15\] " "No output dependent on input pin \"rd2_start_addr\[15\]\"" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 111 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680034888160 "|DE1_SOC_D8M_RTL|rd2_start_addr[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd2_start_addr\[16\] " "No output dependent on input pin \"rd2_start_addr\[16\]\"" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 111 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680034888160 "|DE1_SOC_D8M_RTL|rd2_start_addr[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd2_start_addr\[17\] " "No output dependent on input pin \"rd2_start_addr\[17\]\"" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 111 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680034888160 "|DE1_SOC_D8M_RTL|rd2_start_addr[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd2_start_addr\[18\] " "No output dependent on input pin \"rd2_start_addr\[18\]\"" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 111 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680034888160 "|DE1_SOC_D8M_RTL|rd2_start_addr[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd2_start_addr\[19\] " "No output dependent on input pin \"rd2_start_addr\[19\]\"" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 111 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680034888160 "|DE1_SOC_D8M_RTL|rd2_start_addr[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd2_start_addr\[20\] " "No output dependent on input pin \"rd2_start_addr\[20\]\"" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 111 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680034888160 "|DE1_SOC_D8M_RTL|rd2_start_addr[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd2_start_addr\[21\] " "No output dependent on input pin \"rd2_start_addr\[21\]\"" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 111 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680034888160 "|DE1_SOC_D8M_RTL|rd2_start_addr[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd2_start_addr\[22\] " "No output dependent on input pin \"rd2_start_addr\[22\]\"" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 111 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680034888160 "|DE1_SOC_D8M_RTL|rd2_start_addr[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd2_max_addr\[0\] " "No output dependent on input pin \"rd2_max_addr\[0\]\"" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 112 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680034888160 "|DE1_SOC_D8M_RTL|rd2_max_addr[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd2_max_addr\[1\] " "No output dependent on input pin \"rd2_max_addr\[1\]\"" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 112 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680034888160 "|DE1_SOC_D8M_RTL|rd2_max_addr[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd2_max_addr\[2\] " "No output dependent on input pin \"rd2_max_addr\[2\]\"" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 112 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680034888160 "|DE1_SOC_D8M_RTL|rd2_max_addr[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd2_max_addr\[3\] " "No output dependent on input pin \"rd2_max_addr\[3\]\"" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 112 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680034888160 "|DE1_SOC_D8M_RTL|rd2_max_addr[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd2_max_addr\[4\] " "No output dependent on input pin \"rd2_max_addr\[4\]\"" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 112 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680034888160 "|DE1_SOC_D8M_RTL|rd2_max_addr[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd2_max_addr\[5\] " "No output dependent on input pin \"rd2_max_addr\[5\]\"" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 112 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680034888160 "|DE1_SOC_D8M_RTL|rd2_max_addr[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd2_max_addr\[6\] " "No output dependent on input pin \"rd2_max_addr\[6\]\"" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 112 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680034888160 "|DE1_SOC_D8M_RTL|rd2_max_addr[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd2_max_addr\[7\] " "No output dependent on input pin \"rd2_max_addr\[7\]\"" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 112 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680034888160 "|DE1_SOC_D8M_RTL|rd2_max_addr[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd2_max_addr\[8\] " "No output dependent on input pin \"rd2_max_addr\[8\]\"" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 112 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680034888160 "|DE1_SOC_D8M_RTL|rd2_max_addr[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd2_max_addr\[9\] " "No output dependent on input pin \"rd2_max_addr\[9\]\"" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 112 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680034888160 "|DE1_SOC_D8M_RTL|rd2_max_addr[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd2_max_addr\[10\] " "No output dependent on input pin \"rd2_max_addr\[10\]\"" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 112 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680034888160 "|DE1_SOC_D8M_RTL|rd2_max_addr[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd2_max_addr\[11\] " "No output dependent on input pin \"rd2_max_addr\[11\]\"" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 112 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680034888160 "|DE1_SOC_D8M_RTL|rd2_max_addr[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd2_max_addr\[12\] " "No output dependent on input pin \"rd2_max_addr\[12\]\"" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 112 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680034888160 "|DE1_SOC_D8M_RTL|rd2_max_addr[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd2_max_addr\[13\] " "No output dependent on input pin \"rd2_max_addr\[13\]\"" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 112 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680034888160 "|DE1_SOC_D8M_RTL|rd2_max_addr[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd2_max_addr\[14\] " "No output dependent on input pin \"rd2_max_addr\[14\]\"" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 112 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680034888160 "|DE1_SOC_D8M_RTL|rd2_max_addr[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd2_max_addr\[15\] " "No output dependent on input pin \"rd2_max_addr\[15\]\"" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 112 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680034888160 "|DE1_SOC_D8M_RTL|rd2_max_addr[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd2_max_addr\[16\] " "No output dependent on input pin \"rd2_max_addr\[16\]\"" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 112 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680034888160 "|DE1_SOC_D8M_RTL|rd2_max_addr[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd2_max_addr\[17\] " "No output dependent on input pin \"rd2_max_addr\[17\]\"" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 112 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680034888160 "|DE1_SOC_D8M_RTL|rd2_max_addr[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd2_max_addr\[18\] " "No output dependent on input pin \"rd2_max_addr\[18\]\"" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 112 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680034888160 "|DE1_SOC_D8M_RTL|rd2_max_addr[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd2_max_addr\[19\] " "No output dependent on input pin \"rd2_max_addr\[19\]\"" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 112 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680034888160 "|DE1_SOC_D8M_RTL|rd2_max_addr[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd2_max_addr\[20\] " "No output dependent on input pin \"rd2_max_addr\[20\]\"" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 112 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680034888160 "|DE1_SOC_D8M_RTL|rd2_max_addr[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd2_max_addr\[21\] " "No output dependent on input pin \"rd2_max_addr\[21\]\"" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 112 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680034888160 "|DE1_SOC_D8M_RTL|rd2_max_addr[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd2_max_addr\[22\] " "No output dependent on input pin \"rd2_max_addr\[22\]\"" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 112 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680034888160 "|DE1_SOC_D8M_RTL|rd2_max_addr[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd2_len\[0\] " "No output dependent on input pin \"rd2_len\[0\]\"" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 113 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680034888160 "|DE1_SOC_D8M_RTL|rd2_len[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd2_len\[1\] " "No output dependent on input pin \"rd2_len\[1\]\"" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 113 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680034888160 "|DE1_SOC_D8M_RTL|rd2_len[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd2_len\[2\] " "No output dependent on input pin \"rd2_len\[2\]\"" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 113 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680034888160 "|DE1_SOC_D8M_RTL|rd2_len[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd2_len\[3\] " "No output dependent on input pin \"rd2_len\[3\]\"" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 113 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680034888160 "|DE1_SOC_D8M_RTL|rd2_len[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd2_len\[4\] " "No output dependent on input pin \"rd2_len\[4\]\"" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 113 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680034888160 "|DE1_SOC_D8M_RTL|rd2_len[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd2_len\[5\] " "No output dependent on input pin \"rd2_len\[5\]\"" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 113 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680034888160 "|DE1_SOC_D8M_RTL|rd2_len[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd2_len\[6\] " "No output dependent on input pin \"rd2_len\[6\]\"" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 113 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680034888160 "|DE1_SOC_D8M_RTL|rd2_len[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd2_len\[7\] " "No output dependent on input pin \"rd2_len\[7\]\"" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 113 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680034888160 "|DE1_SOC_D8M_RTL|rd2_len[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd2_len\[8\] " "No output dependent on input pin \"rd2_len\[8\]\"" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 113 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680034888160 "|DE1_SOC_D8M_RTL|rd2_len[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd2_len\[9\] " "No output dependent on input pin \"rd2_len\[9\]\"" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 113 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680034888160 "|DE1_SOC_D8M_RTL|rd2_len[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd2_len\[10\] " "No output dependent on input pin \"rd2_len\[10\]\"" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 113 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680034888160 "|DE1_SOC_D8M_RTL|rd2_len[10]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1680034888160 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4755 " "Implemented 4755 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "105 " "Implemented 105 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1680034888175 ""} { "Info" "ICUT_CUT_TM_OPINS" "190 " "Implemented 190 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1680034888175 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "63 " "Implemented 63 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1680034888175 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4283 " "Implemented 4283 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1680034888175 ""} { "Info" "ICUT_CUT_TM_RAMS" "108 " "Implemented 108 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1680034888175 ""} { "Info" "ICUT_CUT_TM_PLLS" "4 " "Implemented 4 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1680034888175 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1680034888175 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1680034888175 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 487 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 487 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4981 " "Peak virtual memory: 4981 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1680034888269 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 28 13:21:28 2023 " "Processing ended: Tue Mar 28 13:21:28 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1680034888269 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:51 " "Elapsed time: 00:00:51" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1680034888269 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:02 " "Total CPU time (on all processors): 00:01:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1680034888269 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1680034888269 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1680034889859 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1680034889859 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 28 13:21:29 2023 " "Processing started: Tue Mar 28 13:21:29 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1680034889859 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1680034889859 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DE1_SOC_D8M_RTL -c DE1_SOC_D8M_RTL " "Command: quartus_fit --read_settings_files=off --write_settings_files=off DE1_SOC_D8M_RTL -c DE1_SOC_D8M_RTL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1680034889859 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1680034890025 ""}
{ "Info" "0" "" "Project  = DE1_SOC_D8M_RTL" {  } {  } 0 0 "Project  = DE1_SOC_D8M_RTL" 0 0 "Fitter" 0 0 1680034890025 ""}
{ "Info" "0" "" "Revision = DE1_SOC_D8M_RTL" {  } {  } 0 0 "Revision = DE1_SOC_D8M_RTL" 0 0 "Fitter" 0 0 1680034890025 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1680034890281 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1680034890281 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE1_SOC_D8M_RTL 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"DE1_SOC_D8M_RTL\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1680034890327 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1680034890376 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1680034890376 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST sdram_pll:u6\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|generic_pll2 " "RST port on the PLL is not properly connected on instance sdram_pll:u6\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|generic_pll2. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1680034890473 ""}  } { { "db/sdram_pll_altpll.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/db/sdram_pll_altpll.v" 77 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Fitter" 0 -1 1680034890473 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK sdram_pll:u6\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|generic_pll1 " "LOCKED port on the PLL is not properly connected on instance \"sdram_pll:u6\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|generic_pll1\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1680034890488 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK VIDEO_PLL:pll_ref1\|altpll:altpll_component\|VIDEO_PLL_altpll:auto_generated\|generic_pll1 " "LOCKED port on the PLL is not properly connected on instance \"VIDEO_PLL:pll_ref1\|altpll:altpll_component\|VIDEO_PLL_altpll:auto_generated\|generic_pll1\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1680034890535 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK pll_test:pll_ref\|altpll:altpll_component\|pll_test_altpll:auto_generated\|generic_pll1 " "LOCKED port on the PLL is not properly connected on instance \"pll_test:pll_ref\|altpll:altpll_component\|pll_test_altpll:auto_generated\|generic_pll1\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1680034890582 ""}
{ "Warning" "WMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|altsyncram_l1b1:fifo_ram\|ram_block11a25 " "Atom \"rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|altsyncram_l1b1:fifo_ram\|ram_block11a25\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Design Software" 0 -1 1680034890613 "|DE1_SOC_D8M_RTL|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_vcq1:auto_generated|altsyncram_l1b1:fifo_ram|ram_block11a25"}  } {  } 0 18550 "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." 0 0 "Fitter" 0 -1 1680034890613 ""}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|altsyncram_l1b1:fifo_ram\|ram_block11a25 clk0 GND " "WYSIWYG primitive \"rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|altsyncram_l1b1:fifo_ram\|ram_block11a25\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_l1b1.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/db/altsyncram_l1b1.tdf" 36 2 0 } } { "db/dcfifo_vcq1.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/db/dcfifo_vcq1.tdf" 57 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "rgb_fifo.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/rgb_fifo.v" 88 0 0 } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 369 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1680034890966 "|DE1_SOC_D8M_RTL|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_vcq1:auto_generated|altsyncram_l1b1:fifo_ram|ram_block11a25"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|altsyncram_l1b1:fifo_ram\|ram_block11a0 clk0 GND " "WYSIWYG primitive \"rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|altsyncram_l1b1:fifo_ram\|ram_block11a0\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_l1b1.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/db/altsyncram_l1b1.tdf" 36 2 0 } } { "db/dcfifo_vcq1.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/db/dcfifo_vcq1.tdf" 57 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "rgb_fifo.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/rgb_fifo.v" 88 0 0 } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 369 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1680034890966 "|DE1_SOC_D8M_RTL|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_vcq1:auto_generated|altsyncram_l1b1:fifo_ram|ram_block11a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|altsyncram_l1b1:fifo_ram\|ram_block11a1 clk0 GND " "WYSIWYG primitive \"rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|altsyncram_l1b1:fifo_ram\|ram_block11a1\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_l1b1.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/db/altsyncram_l1b1.tdf" 36 2 0 } } { "db/dcfifo_vcq1.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/db/dcfifo_vcq1.tdf" 57 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "rgb_fifo.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/rgb_fifo.v" 88 0 0 } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 369 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1680034890966 "|DE1_SOC_D8M_RTL|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_vcq1:auto_generated|altsyncram_l1b1:fifo_ram|ram_block11a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|altsyncram_l1b1:fifo_ram\|ram_block11a2 clk0 GND " "WYSIWYG primitive \"rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|altsyncram_l1b1:fifo_ram\|ram_block11a2\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_l1b1.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/db/altsyncram_l1b1.tdf" 36 2 0 } } { "db/dcfifo_vcq1.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/db/dcfifo_vcq1.tdf" 57 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "rgb_fifo.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/rgb_fifo.v" 88 0 0 } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 369 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1680034890966 "|DE1_SOC_D8M_RTL|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_vcq1:auto_generated|altsyncram_l1b1:fifo_ram|ram_block11a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|altsyncram_l1b1:fifo_ram\|ram_block11a3 clk0 GND " "WYSIWYG primitive \"rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|altsyncram_l1b1:fifo_ram\|ram_block11a3\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_l1b1.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/db/altsyncram_l1b1.tdf" 36 2 0 } } { "db/dcfifo_vcq1.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/db/dcfifo_vcq1.tdf" 57 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "rgb_fifo.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/rgb_fifo.v" 88 0 0 } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 369 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1680034890966 "|DE1_SOC_D8M_RTL|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_vcq1:auto_generated|altsyncram_l1b1:fifo_ram|ram_block11a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|altsyncram_l1b1:fifo_ram\|ram_block11a4 clk0 GND " "WYSIWYG primitive \"rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|altsyncram_l1b1:fifo_ram\|ram_block11a4\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_l1b1.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/db/altsyncram_l1b1.tdf" 36 2 0 } } { "db/dcfifo_vcq1.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/db/dcfifo_vcq1.tdf" 57 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "rgb_fifo.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/rgb_fifo.v" 88 0 0 } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 369 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1680034890966 "|DE1_SOC_D8M_RTL|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_vcq1:auto_generated|altsyncram_l1b1:fifo_ram|ram_block11a4"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|altsyncram_l1b1:fifo_ram\|ram_block11a5 clk0 GND " "WYSIWYG primitive \"rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|altsyncram_l1b1:fifo_ram\|ram_block11a5\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_l1b1.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/db/altsyncram_l1b1.tdf" 36 2 0 } } { "db/dcfifo_vcq1.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/db/dcfifo_vcq1.tdf" 57 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "rgb_fifo.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/rgb_fifo.v" 88 0 0 } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 369 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1680034890966 "|DE1_SOC_D8M_RTL|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_vcq1:auto_generated|altsyncram_l1b1:fifo_ram|ram_block11a5"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|altsyncram_l1b1:fifo_ram\|ram_block11a6 clk0 GND " "WYSIWYG primitive \"rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|altsyncram_l1b1:fifo_ram\|ram_block11a6\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_l1b1.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/db/altsyncram_l1b1.tdf" 36 2 0 } } { "db/dcfifo_vcq1.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/db/dcfifo_vcq1.tdf" 57 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "rgb_fifo.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/rgb_fifo.v" 88 0 0 } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 369 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1680034890966 "|DE1_SOC_D8M_RTL|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_vcq1:auto_generated|altsyncram_l1b1:fifo_ram|ram_block11a6"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|altsyncram_l1b1:fifo_ram\|ram_block11a7 clk0 GND " "WYSIWYG primitive \"rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|altsyncram_l1b1:fifo_ram\|ram_block11a7\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_l1b1.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/db/altsyncram_l1b1.tdf" 36 2 0 } } { "db/dcfifo_vcq1.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/db/dcfifo_vcq1.tdf" 57 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "rgb_fifo.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/rgb_fifo.v" 88 0 0 } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 369 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1680034890966 "|DE1_SOC_D8M_RTL|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_vcq1:auto_generated|altsyncram_l1b1:fifo_ram|ram_block11a7"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|altsyncram_l1b1:fifo_ram\|ram_block11a8 clk0 GND " "WYSIWYG primitive \"rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|altsyncram_l1b1:fifo_ram\|ram_block11a8\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_l1b1.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/db/altsyncram_l1b1.tdf" 36 2 0 } } { "db/dcfifo_vcq1.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/db/dcfifo_vcq1.tdf" 57 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "rgb_fifo.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/rgb_fifo.v" 88 0 0 } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 369 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1680034890966 "|DE1_SOC_D8M_RTL|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_vcq1:auto_generated|altsyncram_l1b1:fifo_ram|ram_block11a8"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|altsyncram_l1b1:fifo_ram\|ram_block11a9 clk0 GND " "WYSIWYG primitive \"rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|altsyncram_l1b1:fifo_ram\|ram_block11a9\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_l1b1.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/db/altsyncram_l1b1.tdf" 36 2 0 } } { "db/dcfifo_vcq1.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/db/dcfifo_vcq1.tdf" 57 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "rgb_fifo.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/rgb_fifo.v" 88 0 0 } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 369 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1680034890966 "|DE1_SOC_D8M_RTL|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_vcq1:auto_generated|altsyncram_l1b1:fifo_ram|ram_block11a9"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|altsyncram_l1b1:fifo_ram\|ram_block11a10 clk0 GND " "WYSIWYG primitive \"rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|altsyncram_l1b1:fifo_ram\|ram_block11a10\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_l1b1.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/db/altsyncram_l1b1.tdf" 36 2 0 } } { "db/dcfifo_vcq1.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/db/dcfifo_vcq1.tdf" 57 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "rgb_fifo.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/rgb_fifo.v" 88 0 0 } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 369 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1680034890966 "|DE1_SOC_D8M_RTL|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_vcq1:auto_generated|altsyncram_l1b1:fifo_ram|ram_block11a10"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|altsyncram_l1b1:fifo_ram\|ram_block11a11 clk0 GND " "WYSIWYG primitive \"rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|altsyncram_l1b1:fifo_ram\|ram_block11a11\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_l1b1.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/db/altsyncram_l1b1.tdf" 36 2 0 } } { "db/dcfifo_vcq1.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/db/dcfifo_vcq1.tdf" 57 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "rgb_fifo.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/rgb_fifo.v" 88 0 0 } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 369 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1680034890966 "|DE1_SOC_D8M_RTL|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_vcq1:auto_generated|altsyncram_l1b1:fifo_ram|ram_block11a11"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|altsyncram_l1b1:fifo_ram\|ram_block11a12 clk0 GND " "WYSIWYG primitive \"rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|altsyncram_l1b1:fifo_ram\|ram_block11a12\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_l1b1.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/db/altsyncram_l1b1.tdf" 36 2 0 } } { "db/dcfifo_vcq1.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/db/dcfifo_vcq1.tdf" 57 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "rgb_fifo.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/rgb_fifo.v" 88 0 0 } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 369 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1680034890966 "|DE1_SOC_D8M_RTL|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_vcq1:auto_generated|altsyncram_l1b1:fifo_ram|ram_block11a12"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|altsyncram_l1b1:fifo_ram\|ram_block11a13 clk0 GND " "WYSIWYG primitive \"rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|altsyncram_l1b1:fifo_ram\|ram_block11a13\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_l1b1.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/db/altsyncram_l1b1.tdf" 36 2 0 } } { "db/dcfifo_vcq1.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/db/dcfifo_vcq1.tdf" 57 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "rgb_fifo.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/rgb_fifo.v" 88 0 0 } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 369 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1680034890966 "|DE1_SOC_D8M_RTL|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_vcq1:auto_generated|altsyncram_l1b1:fifo_ram|ram_block11a13"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|altsyncram_l1b1:fifo_ram\|ram_block11a14 clk0 GND " "WYSIWYG primitive \"rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|altsyncram_l1b1:fifo_ram\|ram_block11a14\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_l1b1.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/db/altsyncram_l1b1.tdf" 36 2 0 } } { "db/dcfifo_vcq1.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/db/dcfifo_vcq1.tdf" 57 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "rgb_fifo.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/rgb_fifo.v" 88 0 0 } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 369 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1680034890966 "|DE1_SOC_D8M_RTL|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_vcq1:auto_generated|altsyncram_l1b1:fifo_ram|ram_block11a14"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|altsyncram_l1b1:fifo_ram\|ram_block11a15 clk0 GND " "WYSIWYG primitive \"rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|altsyncram_l1b1:fifo_ram\|ram_block11a15\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_l1b1.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/db/altsyncram_l1b1.tdf" 36 2 0 } } { "db/dcfifo_vcq1.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/db/dcfifo_vcq1.tdf" 57 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "rgb_fifo.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/rgb_fifo.v" 88 0 0 } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 369 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1680034890966 "|DE1_SOC_D8M_RTL|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_vcq1:auto_generated|altsyncram_l1b1:fifo_ram|ram_block11a15"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|altsyncram_l1b1:fifo_ram\|ram_block11a16 clk0 GND " "WYSIWYG primitive \"rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|altsyncram_l1b1:fifo_ram\|ram_block11a16\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_l1b1.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/db/altsyncram_l1b1.tdf" 36 2 0 } } { "db/dcfifo_vcq1.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/db/dcfifo_vcq1.tdf" 57 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "rgb_fifo.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/rgb_fifo.v" 88 0 0 } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 369 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1680034890966 "|DE1_SOC_D8M_RTL|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_vcq1:auto_generated|altsyncram_l1b1:fifo_ram|ram_block11a16"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|altsyncram_l1b1:fifo_ram\|ram_block11a17 clk0 GND " "WYSIWYG primitive \"rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|altsyncram_l1b1:fifo_ram\|ram_block11a17\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_l1b1.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/db/altsyncram_l1b1.tdf" 36 2 0 } } { "db/dcfifo_vcq1.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/db/dcfifo_vcq1.tdf" 57 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "rgb_fifo.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/rgb_fifo.v" 88 0 0 } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 369 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1680034890966 "|DE1_SOC_D8M_RTL|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_vcq1:auto_generated|altsyncram_l1b1:fifo_ram|ram_block11a17"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|altsyncram_l1b1:fifo_ram\|ram_block11a18 clk0 GND " "WYSIWYG primitive \"rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|altsyncram_l1b1:fifo_ram\|ram_block11a18\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_l1b1.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/db/altsyncram_l1b1.tdf" 36 2 0 } } { "db/dcfifo_vcq1.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/db/dcfifo_vcq1.tdf" 57 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "rgb_fifo.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/rgb_fifo.v" 88 0 0 } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 369 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1680034890966 "|DE1_SOC_D8M_RTL|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_vcq1:auto_generated|altsyncram_l1b1:fifo_ram|ram_block11a18"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|altsyncram_l1b1:fifo_ram\|ram_block11a19 clk0 GND " "WYSIWYG primitive \"rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|altsyncram_l1b1:fifo_ram\|ram_block11a19\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_l1b1.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/db/altsyncram_l1b1.tdf" 36 2 0 } } { "db/dcfifo_vcq1.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/db/dcfifo_vcq1.tdf" 57 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "rgb_fifo.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/rgb_fifo.v" 88 0 0 } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 369 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1680034890966 "|DE1_SOC_D8M_RTL|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_vcq1:auto_generated|altsyncram_l1b1:fifo_ram|ram_block11a19"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|altsyncram_l1b1:fifo_ram\|ram_block11a20 clk0 GND " "WYSIWYG primitive \"rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|altsyncram_l1b1:fifo_ram\|ram_block11a20\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_l1b1.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/db/altsyncram_l1b1.tdf" 36 2 0 } } { "db/dcfifo_vcq1.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/db/dcfifo_vcq1.tdf" 57 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "rgb_fifo.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/rgb_fifo.v" 88 0 0 } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 369 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1680034890966 "|DE1_SOC_D8M_RTL|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_vcq1:auto_generated|altsyncram_l1b1:fifo_ram|ram_block11a20"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|altsyncram_l1b1:fifo_ram\|ram_block11a21 clk0 GND " "WYSIWYG primitive \"rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|altsyncram_l1b1:fifo_ram\|ram_block11a21\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_l1b1.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/db/altsyncram_l1b1.tdf" 36 2 0 } } { "db/dcfifo_vcq1.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/db/dcfifo_vcq1.tdf" 57 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "rgb_fifo.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/rgb_fifo.v" 88 0 0 } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 369 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1680034890966 "|DE1_SOC_D8M_RTL|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_vcq1:auto_generated|altsyncram_l1b1:fifo_ram|ram_block11a21"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|altsyncram_l1b1:fifo_ram\|ram_block11a22 clk0 GND " "WYSIWYG primitive \"rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|altsyncram_l1b1:fifo_ram\|ram_block11a22\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_l1b1.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/db/altsyncram_l1b1.tdf" 36 2 0 } } { "db/dcfifo_vcq1.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/db/dcfifo_vcq1.tdf" 57 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "rgb_fifo.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/rgb_fifo.v" 88 0 0 } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 369 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1680034890966 "|DE1_SOC_D8M_RTL|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_vcq1:auto_generated|altsyncram_l1b1:fifo_ram|ram_block11a22"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|altsyncram_l1b1:fifo_ram\|ram_block11a23 clk0 GND " "WYSIWYG primitive \"rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|altsyncram_l1b1:fifo_ram\|ram_block11a23\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_l1b1.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/db/altsyncram_l1b1.tdf" 36 2 0 } } { "db/dcfifo_vcq1.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/db/dcfifo_vcq1.tdf" 57 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "rgb_fifo.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/rgb_fifo.v" 88 0 0 } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 369 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1680034890966 "|DE1_SOC_D8M_RTL|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_vcq1:auto_generated|altsyncram_l1b1:fifo_ram|ram_block11a23"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|altsyncram_l1b1:fifo_ram\|ram_block11a24 clk0 GND " "WYSIWYG primitive \"rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|altsyncram_l1b1:fifo_ram\|ram_block11a24\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_l1b1.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/db/altsyncram_l1b1.tdf" 36 2 0 } } { "db/dcfifo_vcq1.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/db/dcfifo_vcq1.tdf" 57 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "rgb_fifo.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/rgb_fifo.v" 88 0 0 } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 369 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1680034890966 "|DE1_SOC_D8M_RTL|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_vcq1:auto_generated|altsyncram_l1b1:fifo_ram|ram_block11a24"}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1680034891091 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1680034891122 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1680034891526 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1680034891589 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "132 358 " "No exact pin location assignment(s) for 132 pins of 358 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1680034891930 ""}
{ "Error" "ECIO_NUM_USER_IO_CAPACITY_EXCEEDED" "358 288 " "Design requires 358 user-specified I/O pins -- too many to fit in the 288 user I/O pin locations available in the selected device" { { "Info" "ICIO_NUM_USER_IO_CAPACITY_EXCEEDED_SUBMSG1" "358 358 0 " "Current design requires 358 user-specified I/O pins -- 358 normal user-specified I/O pins and 0 programming pins that have been constrained to use dual-purpose I/O pin locations" {  } {  } 0 179001 "Current design requires %1!d! user-specified I/O pins -- %2!d! normal user-specified I/O pins and %3!d! programming pins that have been constrained to use dual-purpose I/O pin locations" 0 0 "Design Software" 0 -1 1680034903276 ""} { "Info" "ICIO_NUM_USER_IO_CAPACITY_EXCEEDED_SUBMSG2" "288 260 28 " "Targeted device has 288 I/O pin locations available for user I/O -- 260 general-purpose I/O pins and 28 dual-purpose I/O pins" {  } {  } 0 179002 "Targeted device has %1!d! I/O pin locations available for user I/O -- %2!d! general-purpose I/O pins and %3!d! dual-purpose I/O pins" 0 0 "Design Software" 0 -1 1680034903276 ""}  } {  } 0 179000 "Design requires %1!d! user-specified I/O pins -- too many to fit in the %2!d! user I/O pin locations available in the selected device" 0 0 "Fitter" 0 -1 1680034903276 ""}
{ "Error" "EFSV_FITCC_ERROR_DURING_CONSTRAINTS_PROPAGATION" "" "An error occurred while applying the periphery constraints. Review the offending constraints and rerun the Fitter." {  } {  } 0 12289 "An error occurred while applying the periphery constraints. Review the offending constraints and rerun the Fitter." 0 0 "Fitter" 0 -1 1680034903276 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:12 " "Fitter preparation operations ending: elapsed time is 00:00:12" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1680034903276 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "45 " "Following 45 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK a permanently disabled " "Pin AUD_ADCLRCK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { AUD_ADCLRCK } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/" { { 0 { 0 ""} 0 522 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1680034906380 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently disabled " "Pin AUD_BCLK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { AUD_BCLK } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/" { { 0 { 0 ""} 0 523 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1680034906380 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently disabled " "Pin AUD_DACLRCK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { AUD_DACLRCK } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/" { { 0 { 0 ""} 0 525 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1680034906380 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FPGA_I2C_SDAT a permanently disabled " "Pin FPGA_I2C_SDAT has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FPGA_I2C_SDAT } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C_SDAT" } } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 43 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/" { { 0 { 0 ""} 0 540 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1680034906380 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK a permanently disabled " "Pin PS2_CLK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { PS2_CLK } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/" { { 0 { 0 ""} 0 543 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1680034906380 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK2 a permanently disabled " "Pin PS2_CLK2 has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { PS2_CLK2 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 65 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/" { { 0 { 0 ""} 0 544 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1680034906380 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT a permanently disabled " "Pin PS2_DAT has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { PS2_DAT } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 66 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/" { { 0 { 0 ""} 0 545 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1680034906380 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT2 a permanently disabled " "Pin PS2_DAT2 has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { PS2_DAT2 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 67 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/" { { 0 { 0 ""} 0 546 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1680034906380 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[0\] a permanently disabled " "Pin GPIO\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/" { { 0 { 0 ""} 0 354 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1680034906380 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[1\] a permanently disabled " "Pin GPIO\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/" { { 0 { 0 ""} 0 355 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1680034906380 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[2\] a permanently disabled " "Pin GPIO\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/" { { 0 { 0 ""} 0 356 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1680034906380 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[3\] a permanently disabled " "Pin GPIO\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/" { { 0 { 0 ""} 0 357 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1680034906380 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[4\] a permanently disabled " "Pin GPIO\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/" { { 0 { 0 ""} 0 358 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1680034906380 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[5\] a permanently disabled " "Pin GPIO\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/" { { 0 { 0 ""} 0 359 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1680034906380 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[6\] a permanently disabled " "Pin GPIO\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/" { { 0 { 0 ""} 0 360 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1680034906380 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[7\] a permanently disabled " "Pin GPIO\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/" { { 0 { 0 ""} 0 361 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1680034906380 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[8\] a permanently disabled " "Pin GPIO\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[8] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/" { { 0 { 0 ""} 0 362 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1680034906380 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[9\] a permanently disabled " "Pin GPIO\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[9] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/" { { 0 { 0 ""} 0 363 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1680034906380 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[10\] a permanently disabled " "Pin GPIO\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[10] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/" { { 0 { 0 ""} 0 364 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1680034906380 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[11\] a permanently disabled " "Pin GPIO\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[11] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/" { { 0 { 0 ""} 0 365 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1680034906380 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[12\] a permanently disabled " "Pin GPIO\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[12] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/" { { 0 { 0 ""} 0 366 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1680034906380 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[13\] a permanently disabled " "Pin GPIO\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[13] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/" { { 0 { 0 ""} 0 367 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1680034906380 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[14\] a permanently disabled " "Pin GPIO\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[14] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/" { { 0 { 0 ""} 0 368 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1680034906380 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[15\] a permanently disabled " "Pin GPIO\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[15] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/" { { 0 { 0 ""} 0 369 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1680034906380 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[16\] a permanently disabled " "Pin GPIO\[16\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[16] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/" { { 0 { 0 ""} 0 370 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1680034906380 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[17\] a permanently disabled " "Pin GPIO\[17\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[17] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/" { { 0 { 0 ""} 0 371 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1680034906380 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[18\] a permanently disabled " "Pin GPIO\[18\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[18] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/" { { 0 { 0 ""} 0 372 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1680034906380 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[19\] a permanently disabled " "Pin GPIO\[19\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[19] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/" { { 0 { 0 ""} 0 373 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1680034906380 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[20\] a permanently disabled " "Pin GPIO\[20\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[20] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/" { { 0 { 0 ""} 0 374 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1680034906380 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[21\] a permanently disabled " "Pin GPIO\[21\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[21] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/" { { 0 { 0 ""} 0 375 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1680034906380 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[22\] a permanently disabled " "Pin GPIO\[22\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[22] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/" { { 0 { 0 ""} 0 376 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1680034906380 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[23\] a permanently disabled " "Pin GPIO\[23\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[23] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/" { { 0 { 0 ""} 0 377 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1680034906380 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[24\] a permanently disabled " "Pin GPIO\[24\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[24] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/" { { 0 { 0 ""} 0 378 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1680034906380 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[25\] a permanently disabled " "Pin GPIO\[25\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[25] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/" { { 0 { 0 ""} 0 379 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1680034906380 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[26\] a permanently disabled " "Pin GPIO\[26\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[26] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/" { { 0 { 0 ""} 0 380 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1680034906380 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[27\] a permanently disabled " "Pin GPIO\[27\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[27] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/" { { 0 { 0 ""} 0 381 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1680034906380 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[28\] a permanently disabled " "Pin GPIO\[28\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[28] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/" { { 0 { 0 ""} 0 382 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1680034906380 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[29\] a permanently disabled " "Pin GPIO\[29\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[29] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/" { { 0 { 0 ""} 0 383 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1680034906380 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[30\] a permanently disabled " "Pin GPIO\[30\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[30] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/" { { 0 { 0 ""} 0 384 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1680034906380 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[31\] a permanently disabled " "Pin GPIO\[31\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[31] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/" { { 0 { 0 ""} 0 385 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1680034906380 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[32\] a permanently disabled " "Pin GPIO\[32\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[32] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/" { { 0 { 0 ""} 0 386 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1680034906380 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[33\] a permanently disabled " "Pin GPIO\[33\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[33] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/" { { 0 { 0 ""} 0 387 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1680034906380 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[34\] a permanently disabled " "Pin GPIO\[34\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[34] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/" { { 0 { 0 ""} 0 388 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1680034906380 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[35\] a permanently disabled " "Pin GPIO\[35\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[35] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/" { { 0 { 0 ""} 0 389 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1680034906380 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "MIPI_I2C_SCL a permanently enabled " "Pin MIPI_I2C_SCL has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { MIPI_I2C_SCL } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MIPI_I2C_SCL" } } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/" { { 0 { 0 ""} 0 559 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1680034906380 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1680034906380 ""}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "144 " "Following 144 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ADC_CONVST GND " "Pin ADC_CONVST has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ADC_CONVST } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CONVST" } } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/" { { 0 { 0 ""} 0 517 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1680034906396 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ADC_DIN GND " "Pin ADC_DIN has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ADC_DIN } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DIN" } } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/" { { 0 { 0 ""} 0 518 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1680034906396 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ADC_SCLK GND " "Pin ADC_SCLK has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ADC_SCLK } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SCLK" } } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/" { { 0 { 0 ""} 0 520 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1680034906396 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "AUD_DACDAT GND " "Pin AUD_DACDAT has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { AUD_DACDAT } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/" { { 0 { 0 ""} 0 524 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1680034906396 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "AUD_XCK GND " "Pin AUD_XCK has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { AUD_XCK } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/" { { 0 { 0 ""} 0 526 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1680034906396 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_ADDR\[12\] GND " "Pin DRAM_ADDR\[12\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_ADDR[12] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[12\]" } } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/" { { 0 { 0 ""} 0 227 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1680034906396 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_LDQM GND " "Pin DRAM_LDQM has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_LDQM } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_LDQM" } } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/" { { 0 { 0 ""} 0 535 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1680034906396 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_UDQM GND " "Pin DRAM_UDQM has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_UDQM } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_UDQM" } } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/" { { 0 { 0 ""} 0 537 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1680034906396 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FPGA_I2C_SCLK GND " "Pin FPGA_I2C_SCLK has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FPGA_I2C_SCLK } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C_SCLK" } } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/" { { 0 { 0 ""} 0 539 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1680034906396 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX0\[0\] GND " "Pin HEX0\[0\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX0[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[0\]" } } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/" { { 0 { 0 ""} 0 246 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1680034906396 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX0\[1\] GND " "Pin HEX0\[1\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX0[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[1\]" } } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/" { { 0 { 0 ""} 0 247 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1680034906396 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX0\[2\] GND " "Pin HEX0\[2\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX0[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[2\]" } } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/" { { 0 { 0 ""} 0 248 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1680034906396 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX0\[3\] GND " "Pin HEX0\[3\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX0[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[3\]" } } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/" { { 0 { 0 ""} 0 249 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1680034906396 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX0\[4\] GND " "Pin HEX0\[4\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX0[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[4\]" } } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/" { { 0 { 0 ""} 0 250 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1680034906396 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX0\[5\] GND " "Pin HEX0\[5\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX0[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[5\]" } } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/" { { 0 { 0 ""} 0 251 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1680034906396 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX0\[6\] GND " "Pin HEX0\[6\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX0[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[6\]" } } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/" { { 0 { 0 ""} 0 252 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1680034906396 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX1\[0\] GND " "Pin HEX1\[0\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX1[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[0\]" } } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/" { { 0 { 0 ""} 0 253 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1680034906396 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX1\[1\] GND " "Pin HEX1\[1\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX1[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[1\]" } } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/" { { 0 { 0 ""} 0 254 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1680034906396 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX1\[2\] GND " "Pin HEX1\[2\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX1[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[2\]" } } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/" { { 0 { 0 ""} 0 255 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1680034906396 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX1\[3\] GND " "Pin HEX1\[3\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX1[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[3\]" } } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/" { { 0 { 0 ""} 0 256 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1680034906396 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX1\[4\] GND " "Pin HEX1\[4\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX1[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[4\]" } } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/" { { 0 { 0 ""} 0 257 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1680034906396 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX1\[5\] GND " "Pin HEX1\[5\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX1[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[5\]" } } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/" { { 0 { 0 ""} 0 258 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1680034906396 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX1\[6\] GND " "Pin HEX1\[6\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX1[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[6\]" } } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/" { { 0 { 0 ""} 0 259 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1680034906396 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX2\[0\] VCC " "Pin HEX2\[0\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX2[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[0\]" } } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/" { { 0 { 0 ""} 0 260 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1680034906396 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX2\[1\] VCC " "Pin HEX2\[1\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX2[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[1\]" } } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/" { { 0 { 0 ""} 0 261 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1680034906396 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX2\[2\] VCC " "Pin HEX2\[2\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX2[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[2\]" } } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/" { { 0 { 0 ""} 0 262 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1680034906396 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX2\[3\] VCC " "Pin HEX2\[3\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX2[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[3\]" } } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/" { { 0 { 0 ""} 0 263 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1680034906396 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX2\[4\] VCC " "Pin HEX2\[4\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX2[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[4\]" } } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/" { { 0 { 0 ""} 0 264 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1680034906396 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX2\[5\] VCC " "Pin HEX2\[5\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX2[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[5\]" } } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/" { { 0 { 0 ""} 0 265 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1680034906396 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX2\[6\] VCC " "Pin HEX2\[6\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX2[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[6\]" } } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/" { { 0 { 0 ""} 0 266 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1680034906396 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX3\[0\] VCC " "Pin HEX3\[0\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX3[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[0\]" } } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/" { { 0 { 0 ""} 0 267 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1680034906396 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX3\[1\] VCC " "Pin HEX3\[1\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX3[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[1\]" } } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/" { { 0 { 0 ""} 0 268 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1680034906396 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX3\[2\] VCC " "Pin HEX3\[2\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX3[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[2\]" } } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/" { { 0 { 0 ""} 0 269 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1680034906396 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX3\[3\] VCC " "Pin HEX3\[3\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX3[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[3\]" } } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/" { { 0 { 0 ""} 0 270 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1680034906396 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX3\[4\] VCC " "Pin HEX3\[4\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX3[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[4\]" } } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/" { { 0 { 0 ""} 0 271 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1680034906396 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX3\[5\] VCC " "Pin HEX3\[5\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX3[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[5\]" } } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/" { { 0 { 0 ""} 0 272 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1680034906396 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX3\[6\] VCC " "Pin HEX3\[6\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX3[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[6\]" } } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/" { { 0 { 0 ""} 0 273 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1680034906396 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX4\[0\] VCC " "Pin HEX4\[0\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX4[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[0\]" } } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 50 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/" { { 0 { 0 ""} 0 274 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1680034906396 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX4\[1\] VCC " "Pin HEX4\[1\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX4[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[1\]" } } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 50 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/" { { 0 { 0 ""} 0 275 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1680034906396 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX4\[2\] VCC " "Pin HEX4\[2\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX4[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[2\]" } } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 50 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/" { { 0 { 0 ""} 0 276 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1680034906396 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX4\[3\] VCC " "Pin HEX4\[3\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX4[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[3\]" } } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 50 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/" { { 0 { 0 ""} 0 277 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1680034906396 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX4\[4\] VCC " "Pin HEX4\[4\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX4[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[4\]" } } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 50 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/" { { 0 { 0 ""} 0 278 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1680034906396 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX4\[5\] VCC " "Pin HEX4\[5\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX4[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[5\]" } } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 50 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/" { { 0 { 0 ""} 0 279 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1680034906396 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX4\[6\] VCC " "Pin HEX4\[6\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX4[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[6\]" } } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 50 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/" { { 0 { 0 ""} 0 280 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1680034906396 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX5\[0\] VCC " "Pin HEX5\[0\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX5[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[0\]" } } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/" { { 0 { 0 ""} 0 281 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1680034906396 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX5\[1\] VCC " "Pin HEX5\[1\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX5[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[1\]" } } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/" { { 0 { 0 ""} 0 282 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1680034906396 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX5\[2\] VCC " "Pin HEX5\[2\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX5[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[2\]" } } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/" { { 0 { 0 ""} 0 283 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1680034906396 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX5\[3\] VCC " "Pin HEX5\[3\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX5[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[3\]" } } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/" { { 0 { 0 ""} 0 284 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1680034906396 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX5\[4\] VCC " "Pin HEX5\[4\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX5[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[4\]" } } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/" { { 0 { 0 ""} 0 285 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1680034906396 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX5\[5\] VCC " "Pin HEX5\[5\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX5[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[5\]" } } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/" { { 0 { 0 ""} 0 286 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1680034906396 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX5\[6\] VCC " "Pin HEX5\[6\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX5[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[6\]" } } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/" { { 0 { 0 ""} 0 287 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1680034906396 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "IRDA_TXD GND " "Pin IRDA_TXD has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { IRDA_TXD } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_TXD" } } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/" { { 0 { 0 ""} 0 542 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1680034906396 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[0\] GND " "Pin LEDR\[0\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { LEDR[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[0\]" } } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/" { { 0 { 0 ""} 0 292 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1680034906396 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[1\] GND " "Pin LEDR\[1\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { LEDR[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[1\]" } } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/" { { 0 { 0 ""} 0 293 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1680034906396 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[2\] GND " "Pin LEDR\[2\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { LEDR[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[2\]" } } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/" { { 0 { 0 ""} 0 294 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1680034906396 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[3\] GND " "Pin LEDR\[3\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { LEDR[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[3\]" } } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/" { { 0 { 0 ""} 0 295 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1680034906396 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[4\] GND " "Pin LEDR\[4\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { LEDR[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[4\]" } } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/" { { 0 { 0 ""} 0 296 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1680034906396 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[5\] GND " "Pin LEDR\[5\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { LEDR[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[5\]" } } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/" { { 0 { 0 ""} 0 297 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1680034906396 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[6\] GND " "Pin LEDR\[6\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { LEDR[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[6\]" } } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/" { { 0 { 0 ""} 0 298 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1680034906396 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[7\] GND " "Pin LEDR\[7\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { LEDR[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[7\]" } } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/" { { 0 { 0 ""} 0 299 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1680034906396 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[8\] GND " "Pin LEDR\[8\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { LEDR[8] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[8\]" } } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/" { { 0 { 0 ""} 0 300 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1680034906396 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[9\] GND " "Pin LEDR\[9\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { LEDR[9] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[9\]" } } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/" { { 0 { 0 ""} 0 301 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1680034906396 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "TD_RESET_N GND " "Pin TD_RESET_N has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { TD_RESET_N } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_RESET_N" } } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 76 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/" { { 0 { 0 ""} 0 549 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1680034906396 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_SYNC_N GND " "Pin VGA_SYNC_N has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { VGA_SYNC_N } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_SYNC_N" } } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/" { { 0 { 0 ""} 0 554 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1680034906396 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "CAMERA_PWDN_n VCC " "Pin CAMERA_PWDN_n has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { CAMERA_PWDN_n } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CAMERA_PWDN_n" } } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 92 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/" { { 0 { 0 ""} 0 557 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1680034906396 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "MIPI_CS_n GND " "Pin MIPI_CS_n has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { MIPI_CS_n } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MIPI_CS_n" } } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 93 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/" { { 0 { 0 ""} 0 558 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1680034906396 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "MIPI_MCLK GND " "Pin MIPI_MCLK has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { MIPI_MCLK } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MIPI_MCLK" } } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 96 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/" { { 0 { 0 ""} 0 561 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1680034906396 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "wr2_in_data\[0\] GND " "Pin wr2_in_data\[0\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { wr2_in_data[0] } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 118 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/" { { 0 { 0 ""} 0 457 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1680034906396 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "wr2_in_data\[1\] GND " "Pin wr2_in_data\[1\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { wr2_in_data[1] } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 118 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/" { { 0 { 0 ""} 0 458 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1680034906396 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "wr2_in_data\[2\] GND " "Pin wr2_in_data\[2\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { wr2_in_data[2] } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 118 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/" { { 0 { 0 ""} 0 459 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1680034906396 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "wr2_in_data\[3\] GND " "Pin wr2_in_data\[3\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { wr2_in_data[3] } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 118 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/" { { 0 { 0 ""} 0 460 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1680034906396 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "wr2_in_data\[4\] GND " "Pin wr2_in_data\[4\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { wr2_in_data[4] } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 118 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/" { { 0 { 0 ""} 0 461 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1680034906396 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "wr2_in_data\[5\] GND " "Pin wr2_in_data\[5\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { wr2_in_data[5] } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 118 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/" { { 0 { 0 ""} 0 462 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1680034906396 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "wr2_in_data\[6\] GND " "Pin wr2_in_data\[6\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { wr2_in_data[6] } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 118 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/" { { 0 { 0 ""} 0 463 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1680034906396 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "wr2_in_data\[7\] GND " "Pin wr2_in_data\[7\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { wr2_in_data[7] } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 118 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/" { { 0 { 0 ""} 0 464 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1680034906396 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "wr2_in_data\[8\] GND " "Pin wr2_in_data\[8\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { wr2_in_data[8] } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 118 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/" { { 0 { 0 ""} 0 465 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1680034906396 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "wr2_in_data\[9\] GND " "Pin wr2_in_data\[9\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { wr2_in_data[9] } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 118 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/" { { 0 { 0 ""} 0 466 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1680034906396 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "wr2_in_data\[10\] GND " "Pin wr2_in_data\[10\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { wr2_in_data[10] } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 118 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/" { { 0 { 0 ""} 0 467 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1680034906396 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "wr2_in_data\[11\] GND " "Pin wr2_in_data\[11\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { wr2_in_data[11] } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 118 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/" { { 0 { 0 ""} 0 468 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1680034906396 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "wr2_in_data\[12\] GND " "Pin wr2_in_data\[12\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { wr2_in_data[12] } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 118 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/" { { 0 { 0 ""} 0 469 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1680034906396 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "wr2_in_data\[13\] GND " "Pin wr2_in_data\[13\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { wr2_in_data[13] } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 118 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/" { { 0 { 0 ""} 0 470 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1680034906396 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "wr2_in_data\[14\] GND " "Pin wr2_in_data\[14\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { wr2_in_data[14] } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 118 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/" { { 0 { 0 ""} 0 471 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1680034906396 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "wr2_in_data\[15\] GND " "Pin wr2_in_data\[15\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { wr2_in_data[15] } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 118 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/" { { 0 { 0 ""} 0 472 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1680034906396 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "wr2_in_data2\[0\] GND " "Pin wr2_in_data2\[0\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { wr2_in_data2[0] } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/" { { 0 { 0 ""} 0 473 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1680034906396 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "wr2_in_data2\[1\] GND " "Pin wr2_in_data2\[1\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { wr2_in_data2[1] } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/" { { 0 { 0 ""} 0 474 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1680034906396 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "wr2_in_data2\[2\] GND " "Pin wr2_in_data2\[2\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { wr2_in_data2[2] } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/" { { 0 { 0 ""} 0 475 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1680034906396 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "wr2_in_data2\[3\] GND " "Pin wr2_in_data2\[3\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { wr2_in_data2[3] } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/" { { 0 { 0 ""} 0 476 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1680034906396 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "wr2_in_data2\[4\] GND " "Pin wr2_in_data2\[4\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { wr2_in_data2[4] } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/" { { 0 { 0 ""} 0 477 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1680034906396 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "wr2_in_data2\[5\] GND " "Pin wr2_in_data2\[5\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { wr2_in_data2[5] } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/" { { 0 { 0 ""} 0 478 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1680034906396 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "wr2_in_data2\[6\] GND " "Pin wr2_in_data2\[6\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { wr2_in_data2[6] } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/" { { 0 { 0 ""} 0 479 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1680034906396 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "wr2_in_data2\[7\] GND " "Pin wr2_in_data2\[7\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { wr2_in_data2[7] } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/" { { 0 { 0 ""} 0 480 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1680034906396 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "wr2_in_data2\[8\] GND " "Pin wr2_in_data2\[8\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { wr2_in_data2[8] } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/" { { 0 { 0 ""} 0 481 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1680034906396 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "wr2_in_data2\[9\] GND " "Pin wr2_in_data2\[9\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { wr2_in_data2[9] } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/" { { 0 { 0 ""} 0 482 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1680034906396 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "wr2_in_data2\[10\] GND " "Pin wr2_in_data2\[10\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { wr2_in_data2[10] } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/" { { 0 { 0 ""} 0 483 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1680034906396 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "wr2_in_data2\[11\] GND " "Pin wr2_in_data2\[11\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { wr2_in_data2[11] } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/" { { 0 { 0 ""} 0 484 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1680034906396 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "wr2_in_data2\[12\] GND " "Pin wr2_in_data2\[12\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { wr2_in_data2[12] } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/" { { 0 { 0 ""} 0 485 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1680034906396 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "wr2_in_data2\[13\] GND " "Pin wr2_in_data2\[13\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { wr2_in_data2[13] } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/" { { 0 { 0 ""} 0 486 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1680034906396 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "wr2_in_data2\[14\] GND " "Pin wr2_in_data2\[14\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { wr2_in_data2[14] } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/" { { 0 { 0 ""} 0 487 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1680034906396 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "wr2_in_data2\[15\] GND " "Pin wr2_in_data2\[15\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { wr2_in_data2[15] } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/" { { 0 { 0 ""} 0 488 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1680034906396 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "wr2_req GND " "Pin wr2_req has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { wr2_req } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 120 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/" { { 0 { 0 ""} 0 514 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1680034906396 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "AUD_ADCLRCK VCC " "Pin AUD_ADCLRCK has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { AUD_ADCLRCK } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/" { { 0 { 0 ""} 0 522 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1680034906396 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "AUD_BCLK VCC " "Pin AUD_BCLK has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { AUD_BCLK } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/" { { 0 { 0 ""} 0 523 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1680034906396 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "AUD_DACLRCK VCC " "Pin AUD_DACLRCK has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { AUD_DACLRCK } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/" { { 0 { 0 ""} 0 525 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1680034906396 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FPGA_I2C_SDAT VCC " "Pin FPGA_I2C_SDAT has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FPGA_I2C_SDAT } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C_SDAT" } } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 43 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/" { { 0 { 0 ""} 0 540 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1680034906396 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "PS2_CLK VCC " "Pin PS2_CLK has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { PS2_CLK } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/" { { 0 { 0 ""} 0 543 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1680034906396 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "PS2_CLK2 VCC " "Pin PS2_CLK2 has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { PS2_CLK2 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 65 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/" { { 0 { 0 ""} 0 544 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1680034906396 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "PS2_DAT VCC " "Pin PS2_DAT has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { PS2_DAT } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 66 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/" { { 0 { 0 ""} 0 545 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1680034906396 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "PS2_DAT2 VCC " "Pin PS2_DAT2 has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { PS2_DAT2 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 67 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/" { { 0 { 0 ""} 0 546 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1680034906396 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[0\] VCC " "Pin GPIO\[0\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/" { { 0 { 0 ""} 0 354 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1680034906396 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[1\] VCC " "Pin GPIO\[1\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/" { { 0 { 0 ""} 0 355 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1680034906396 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[2\] VCC " "Pin GPIO\[2\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/" { { 0 { 0 ""} 0 356 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1680034906396 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[3\] VCC " "Pin GPIO\[3\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/" { { 0 { 0 ""} 0 357 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1680034906396 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[4\] VCC " "Pin GPIO\[4\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/" { { 0 { 0 ""} 0 358 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1680034906396 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[5\] VCC " "Pin GPIO\[5\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/" { { 0 { 0 ""} 0 359 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1680034906396 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[6\] VCC " "Pin GPIO\[6\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/" { { 0 { 0 ""} 0 360 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1680034906396 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[7\] VCC " "Pin GPIO\[7\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/" { { 0 { 0 ""} 0 361 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1680034906396 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[8\] VCC " "Pin GPIO\[8\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[8] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/" { { 0 { 0 ""} 0 362 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1680034906396 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[9\] VCC " "Pin GPIO\[9\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[9] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/" { { 0 { 0 ""} 0 363 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1680034906396 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[10\] VCC " "Pin GPIO\[10\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[10] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/" { { 0 { 0 ""} 0 364 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1680034906396 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[11\] VCC " "Pin GPIO\[11\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[11] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/" { { 0 { 0 ""} 0 365 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1680034906396 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[12\] VCC " "Pin GPIO\[12\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[12] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/" { { 0 { 0 ""} 0 366 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1680034906396 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[13\] VCC " "Pin GPIO\[13\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[13] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/" { { 0 { 0 ""} 0 367 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1680034906396 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[14\] VCC " "Pin GPIO\[14\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[14] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/" { { 0 { 0 ""} 0 368 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1680034906396 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[15\] VCC " "Pin GPIO\[15\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[15] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/" { { 0 { 0 ""} 0 369 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1680034906396 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[16\] VCC " "Pin GPIO\[16\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[16] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/" { { 0 { 0 ""} 0 370 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1680034906396 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[17\] VCC " "Pin GPIO\[17\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[17] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/" { { 0 { 0 ""} 0 371 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1680034906396 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[18\] VCC " "Pin GPIO\[18\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[18] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/" { { 0 { 0 ""} 0 372 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1680034906396 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[19\] VCC " "Pin GPIO\[19\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[19] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/" { { 0 { 0 ""} 0 373 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1680034906396 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[20\] VCC " "Pin GPIO\[20\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[20] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/" { { 0 { 0 ""} 0 374 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1680034906396 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[21\] VCC " "Pin GPIO\[21\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[21] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/" { { 0 { 0 ""} 0 375 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1680034906396 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[22\] VCC " "Pin GPIO\[22\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[22] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/" { { 0 { 0 ""} 0 376 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1680034906396 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[23\] VCC " "Pin GPIO\[23\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[23] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/" { { 0 { 0 ""} 0 377 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1680034906396 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[24\] VCC " "Pin GPIO\[24\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[24] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/" { { 0 { 0 ""} 0 378 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1680034906396 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[25\] VCC " "Pin GPIO\[25\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[25] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/" { { 0 { 0 ""} 0 379 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1680034906396 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[26\] VCC " "Pin GPIO\[26\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[26] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/" { { 0 { 0 ""} 0 380 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1680034906396 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[27\] VCC " "Pin GPIO\[27\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[27] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/" { { 0 { 0 ""} 0 381 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1680034906396 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[28\] VCC " "Pin GPIO\[28\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[28] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/" { { 0 { 0 ""} 0 382 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1680034906396 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[29\] VCC " "Pin GPIO\[29\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[29] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/" { { 0 { 0 ""} 0 383 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1680034906396 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[30\] VCC " "Pin GPIO\[30\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[30] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/" { { 0 { 0 ""} 0 384 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1680034906396 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[31\] VCC " "Pin GPIO\[31\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[31] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/" { { 0 { 0 ""} 0 385 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1680034906396 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[32\] VCC " "Pin GPIO\[32\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[32] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/" { { 0 { 0 ""} 0 386 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1680034906396 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[33\] VCC " "Pin GPIO\[33\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[33] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/" { { 0 { 0 ""} 0 387 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1680034906396 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[34\] VCC " "Pin GPIO\[34\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[34] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/" { { 0 { 0 ""} 0 388 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1680034906396 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[35\] VCC " "Pin GPIO\[35\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[35] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/CPEN/CPEN_391/l2b-25-forks-b4cam/l2b-25-forks-b4cam/hardware/camera_nios/DE1_SOC_D8M_RTL/" { { 0 { 0 ""} 0 389 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1680034906396 ""}  } {  } 0 169069 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1680034906396 ""}
{ "Error" "EFSV_FITCC_FAIL" "" "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 11802 "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1680034906396 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 3 s 37 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 3 errors, 37 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "5461 " "Peak virtual memory: 5461 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1680034906976 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Mar 28 13:21:46 2023 " "Processing ended: Tue Mar 28 13:21:46 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1680034906976 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1680034906976 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1680034906976 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1680034906976 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 524 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 524 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1680034907709 ""}
