
---------- Begin Simulation Statistics ----------
final_tick                               14978618459262                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 155824                       # Simulator instruction rate (inst/s)
host_mem_usage                               17296932                       # Number of bytes of host memory used
host_op_rate                                   270591                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  4684.70                       # Real time elapsed on the host
host_tick_rate                                6013693                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   729989298                       # Number of instructions simulated
sim_ops                                    1267636511                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.028172                       # Number of seconds simulated
sim_ticks                                 28172340459                       # Number of ticks simulated
system.cpu0.Branches                                2                       # Number of branches fetched
system.cpu0.committedInsts                         15                       # Number of instructions committed
system.cpu0.committedOps                           24                       # Number of ops (including micro ops) committed
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_requests            1                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.tot_requests          562                       # Total number of requests made to the snoop filter.
system.cpu0.l2bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                              30                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                        30                       # Number of busy cycles
system.cpu0.num_cc_register_reads                  12                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes                 10                       # number of times the CC registers were written
system.cpu0.num_conditional_control_insts            2                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                   23                       # Number of integer alu accesses
system.cpu0.num_int_insts                          23                       # number of integer instructions
system.cpu0.num_int_register_reads                 50                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                19                       # number of times the integer registers were written
system.cpu0.num_load_insts                          8                       # Number of load instructions
system.cpu0.num_mem_refs                           10                       # number of memory refs
system.cpu0.num_store_insts                         2                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    1      4.17%      4.17% # Class of executed instruction
system.cpu0.op_class::IntAlu                       13     54.17%     58.33% # Class of executed instruction
system.cpu0.op_class::IntMult                       0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::MemRead                       8     33.33%     91.67% # Class of executed instruction
system.cpu0.op_class::MemWrite                      2      8.33%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                        24                       # Class of executed instruction
system.cpu0.workload.numSyscalls                    0                       # Number of system calls
system.cpu1.Branches                                2                       # Number of branches fetched
system.cpu1.committedInsts                         16                       # Number of instructions committed
system.cpu1.committedOps                           22                       # Number of ops (including micro ops) committed
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.l2bus.snoop_filter.hit_multi_requests            6                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_requests       692635                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_snoops         1130                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.tot_requests      1386228                       # Total number of requests made to the snoop filter.
system.cpu1.l2bus.snoop_filter.tot_snoops         1130                       # Total number of snoops made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                              30                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                        30                       # Number of busy cycles
system.cpu1.num_cc_register_reads                  12                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes                  2                       # number of times the CC registers were written
system.cpu1.num_conditional_control_insts            2                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                    15                       # Number of float alu accesses
system.cpu1.num_fp_insts                           15                       # number of float instructions
system.cpu1.num_fp_register_reads                  40                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                 14                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                    7                       # Number of integer alu accesses
system.cpu1.num_int_insts                           7                       # number of integer instructions
system.cpu1.num_int_register_reads                 12                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 4                       # number of times the integer registers were written
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_mem_refs                            1                       # number of memory refs
system.cpu1.num_store_insts                         1                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                       10     45.45%     45.45% # Class of executed instruction
system.cpu1.op_class::IntMult                       0      0.00%     45.45% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     45.45% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     45.45% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     45.45% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     45.45% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     45.45% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     45.45% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     45.45% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     45.45% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     45.45% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     45.45% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     45.45% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     45.45% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     45.45% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     45.45% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     45.45% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     45.45% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     45.45% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     45.45% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     45.45% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     45.45% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     45.45% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  7     31.82%     77.27% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     77.27% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     77.27% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  1      4.55%     81.82% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     81.82% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     81.82% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 3     13.64%     95.45% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     95.45% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     95.45% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     95.45% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     95.45% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     95.45% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     95.45% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     95.45% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     95.45% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     95.45% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     95.45% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     95.45% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     95.45% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     95.45% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     95.45% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     95.45% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     95.45% # Class of executed instruction
system.cpu1.op_class::MemRead                       0      0.00%     95.45% # Class of executed instruction
system.cpu1.op_class::MemWrite                      1      4.55%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                        22                       # Class of executed instruction
system.cpu1.workload.numSyscalls                    0                       # Number of system calls
system.cpu2.Branches                                2                       # Number of branches fetched
system.cpu2.committedInsts                         14                       # Number of instructions committed
system.cpu2.committedOps                           25                       # Number of ops (including micro ops) committed
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.l2bus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_requests      2529373                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_snoops          208                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.tot_requests      5059437                       # Total number of requests made to the snoop filter.
system.cpu2.l2bus.snoop_filter.tot_snoops          208                       # Total number of snoops made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.numCycles                              30                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                        30                       # Number of busy cycles
system.cpu2.num_cc_register_reads                  12                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes                 10                       # number of times the CC registers were written
system.cpu2.num_conditional_control_insts            2                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                     8                       # Number of float alu accesses
system.cpu2.num_fp_insts                            8                       # number of float instructions
system.cpu2.num_fp_register_reads                  14                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  7                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                   20                       # Number of integer alu accesses
system.cpu2.num_int_insts                          20                       # number of integer instructions
system.cpu2.num_int_register_reads                 31                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                15                       # number of times the integer registers were written
system.cpu2.num_load_insts                          3                       # Number of load instructions
system.cpu2.num_mem_refs                            3                       # number of memory refs
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                       15     60.00%     60.00% # Class of executed instruction
system.cpu2.op_class::IntMult                       0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      2      8.00%     68.00% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     68.00% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     68.00% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     68.00% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     68.00% # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0      0.00%     68.00% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     68.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  1      4.00%     72.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     72.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     72.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  3     12.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 1      4.00%     88.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     88.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     88.00% # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0      0.00%     88.00% # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0      0.00%     88.00% # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0      0.00%     88.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0      0.00%     88.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0      0.00%     88.00% # Class of executed instruction
system.cpu2.op_class::SimdAes                       0      0.00%     88.00% # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0      0.00%     88.00% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0      0.00%     88.00% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0      0.00%     88.00% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0      0.00%     88.00% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0      0.00%     88.00% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0      0.00%     88.00% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0      0.00%     88.00% # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0      0.00%     88.00% # Class of executed instruction
system.cpu2.op_class::MemRead                       2      8.00%     96.00% # Class of executed instruction
system.cpu2.op_class::MemWrite                      0      0.00%     96.00% # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  1      4.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                        25                       # Class of executed instruction
system.cpu2.workload.numSyscalls                    0                       # Number of system calls
system.cpu3.Branches                                1                       # Number of branches fetched
system.cpu3.committedInsts                         11                       # Number of instructions committed
system.cpu3.committedOps                           23                       # Number of ops (including micro ops) committed
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.l2bus.snoop_filter.hit_multi_requests           83                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_requests        84900                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_snoops          358                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.tot_requests       170600                       # Total number of requests made to the snoop filter.
system.cpu3.l2bus.snoop_filter.tot_snoops          358                       # Total number of snoops made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.numCycles                              30                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                        30                       # Number of busy cycles
system.cpu3.num_cc_register_reads                   5                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes                  4                       # number of times the CC registers were written
system.cpu3.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                    12                       # Number of float alu accesses
system.cpu3.num_fp_insts                           12                       # number of float instructions
system.cpu3.num_fp_register_reads                   4                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  8                       # number of times the floating registers were written
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                   23                       # Number of integer alu accesses
system.cpu3.num_int_insts                          23                       # number of integer instructions
system.cpu3.num_int_register_reads                 58                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 8                       # number of times the integer registers were written
system.cpu3.num_load_insts                         10                       # Number of load instructions
system.cpu3.num_mem_refs                           16                       # number of memory refs
system.cpu3.num_store_insts                         6                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    2      8.00%      8.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                        7     28.00%     36.00% # Class of executed instruction
system.cpu3.op_class::IntMult                       0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdAes                       0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::MemRead                       2      8.00%     44.00% # Class of executed instruction
system.cpu3.op_class::MemWrite                      2      8.00%     52.00% # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  8     32.00%     84.00% # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 4     16.00%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                        25                       # Class of executed instruction
system.cpu3.workload.numSyscalls                    0                       # Number of system calls
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_single_requests       200348                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.tot_requests         414566                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        97059                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        273238                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.cc_regfile_reads        146451443                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes       151819196                       # number of cc regfile writes
system.switch_cpus0.committedInsts          157325240                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            309308717                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      0.537750                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.537750                       # CPI: Total CPI of All Threads
system.switch_cpus0.fp_regfile_writes              56                       # number of floating regfile writes
system.switch_cpus0.idleCycles                  63117                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.iew.branchMispredicts      1605792                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.exec_branches        28947800                       # Number of branches executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_rate            4.296605                       # Inst execution rate
system.switch_cpus0.iew.exec_refs           107513937                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_stores          29099601                       # Number of stores executed
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.iewBlockCycles        9808720                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewDispLoadInsts     84729822                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewDispSquashedInsts         8363                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispStoreInsts     33450735                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispatchedInsts    392559516                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewExecLoadInsts     78414336                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      4568737                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.iewExecutedInsts    363499614                       # Number of executed instructions
system.switch_cpus0.iew.iewIQFullEvents            31                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewLSQFullEvents         1138                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.iewSquashCycles       1325942                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewUnblockCycles         1175                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.memOrderViolationEvents        22669                       # Number of memory order violations
system.switch_cpus0.iew.predictedNotTakenIncorrect       772917                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.predictedTakenIncorrect       832875                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.wb_consumers        406613455                       # num instructions consuming a value
system.switch_cpus0.iew.wb_count            361346277                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_fanout            0.670885                       # average fanout of values written-back
system.switch_cpus0.iew.wb_producers        272790898                       # num instructions producing a value
system.switch_cpus0.iew.wb_rate              4.271152                       # insts written-back per cycle
system.switch_cpus0.iew.wb_sent             362786465                       # cumulative count of insts sent to commit
system.switch_cpus0.int_regfile_reads       525720349                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      304743759                       # number of integer regfile writes
system.switch_cpus0.ipc                      1.859601                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.859601                       # IPC: Total IPC of All Threads
system.switch_cpus0.iq.FU_type_0::No_OpClass       788649      0.21%      0.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    255427776     69.40%     69.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2145650      0.58%     70.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     70.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     70.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     70.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     70.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     70.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMultAcc            0      0.00%     70.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     70.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMisc            0      0.00%     70.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     70.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     70.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     70.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     70.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     70.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     70.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     70.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     70.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     70.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     70.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     70.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdDiv            0      0.00%     70.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     70.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     70.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     70.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     70.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     70.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     70.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     70.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     70.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     70.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAdd            0      0.00%     70.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAlu            0      0.00%     70.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceCmp            0      0.00%     70.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAes            0      0.00%     70.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAesMix            0      0.00%     70.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash            0      0.00%     70.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash2            0      0.00%     70.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma2            0      0.00%     70.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma3            0      0.00%     70.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdPredAlu            0      0.00%     70.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     80077116     21.76%     91.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite     29629164      8.05%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     368068355                       # Type of FU issued
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fu_busy_cnt           11185361                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.030389                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        7046125     62.99%     62.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     62.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     62.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     62.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     62.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     62.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     62.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMultAcc            0      0.00%     62.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     62.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMisc            0      0.00%     62.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     62.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     62.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     62.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     62.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     62.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     62.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     62.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     62.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     62.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     62.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     62.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdDiv             0      0.00%     62.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     62.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     62.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     62.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     62.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     62.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     62.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     62.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     62.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     62.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     62.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAdd            0      0.00%     62.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAlu            0      0.00%     62.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceCmp            0      0.00%     62.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     62.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     62.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAes             0      0.00%     62.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAesMix            0      0.00%     62.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash            0      0.00%     62.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash2            0      0.00%     62.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash            0      0.00%     62.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash2            0      0.00%     62.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma2            0      0.00%     62.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma3            0      0.00%     62.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdPredAlu            0      0.00%     62.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead       3431327     30.68%     93.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       707909      6.33%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.int_alu_accesses     378465067                       # Number of integer alu accesses
system.switch_cpus0.iq.int_inst_queue_reads    832685936                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    361346277                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.int_inst_queue_writes    475832288                       # Number of integer instruction queue writes
system.switch_cpus0.iq.iqInstsAdded         392559516                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqInstsIssued        368068355                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     83250768                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedInstsIssued       825394                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedOperandsExamined    106401860                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples     84538475                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     4.353856                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     2.812256                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     17446262     20.64%     20.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      2421215      2.86%     23.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      3548455      4.20%     27.70% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      5703047      6.75%     34.44% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8377634      9.91%     44.35% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      9438270     11.16%     55.52% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6     13942415     16.49%     72.01% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7     12204703     14.44%     86.45% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8     11456474     13.55%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     84538475                       # Number of insts issued each cycle
system.switch_cpus0.iq.rate                  4.350608                       # Inst issue rate
system.switch_cpus0.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus0.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus0.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus0.memDep0.conflictingLoads     16914942                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores     10244479                       # Number of conflicting stores.
system.switch_cpus0.memDep0.insertedLoads     84729822                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     33450735                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.misc_regfile_reads      174447142                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus0.numCycles                84601592                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.timesIdled                    243                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.cc_regfile_reads        111975894                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes        75560366                       # number of cc regfile writes
system.switch_cpus1.committedInsts          226404782                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            395468263                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      0.373674                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.373674                       # CPI: Total CPI of All Threads
system.switch_cpus1.fp_regfile_reads        311862302                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes       171180850                       # number of floating regfile writes
system.switch_cpus1.idleCycles                 102433                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.iew.branchMispredicts         3729                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.exec_branches        24101573                       # Number of branches executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_rate            4.675892                       # Inst execution rate
system.switch_cpus1.iew.exec_refs            79285692                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_stores          21116744                       # Number of stores executed
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.iewBlockCycles         994130                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewDispLoadInsts     58182924                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispNonSpecInsts            4                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewDispSquashedInsts          948                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispStoreInsts     21130518                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispatchedInsts    395685163                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewExecLoadInsts     58168948                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts        13979                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.iewExecutedInsts    395587927                       # Number of executed instructions
system.switch_cpus1.iew.iewIQFullEvents          8740                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewLSQFullEvents      1403994                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.iewSquashCycles          5657                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewUnblockCycles      1419979                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.memOrderViolationEvents         2434                       # Number of memory order violations
system.switch_cpus1.iew.predictedNotTakenIncorrect         2310                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.predictedTakenIncorrect         1419                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.wb_consumers        523508876                       # num instructions consuming a value
system.switch_cpus1.iew.wb_count            395578217                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_fanout            0.577697                       # average fanout of values written-back
system.switch_cpus1.iew.wb_producers        302429626                       # num instructions producing a value
system.switch_cpus1.iew.wb_rate              4.675777                       # insts written-back per cycle
system.switch_cpus1.iew.wb_sent             395582087                       # cumulative count of insts sent to commit
system.switch_cpus1.int_regfile_reads       353396571                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      172266670                       # number of integer regfile writes
system.switch_cpus1.ipc                      2.676129                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                2.676129                       # IPC: Total IPC of All Threads
system.switch_cpus1.iq.FU_type_0::No_OpClass         4617      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    212427015     53.70%     53.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult        13302      0.00%     53.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     53.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd     18389455      4.65%     58.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     58.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     58.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     58.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMultAcc            0      0.00%     58.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     58.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMisc            0      0.00%     58.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     58.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     58.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     58.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu     11904023      3.01%     61.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     61.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     61.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc      6903186      1.74%     63.10% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     63.10% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     63.10% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     63.10% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.10% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdDiv            0      0.00%     63.10% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     63.10% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd     33505534      8.47%     71.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     71.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp       143185      0.04%     71.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt      7855575      1.99%     73.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv      2290229      0.58%     74.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult     22650431      5.73%     79.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt       223319      0.06%     79.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAdd            0      0.00%     79.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAlu            0      0.00%     79.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceCmp            0      0.00%     79.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAes            0      0.00%     79.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAesMix            0      0.00%     79.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash            0      0.00%     79.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     79.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash            0      0.00%     79.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma2            0      0.00%     79.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma3            0      0.00%     79.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdPredAlu            0      0.00%     79.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     17697151      4.47%     84.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite     11375357      2.88%     87.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemRead     40476144     10.23%     97.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemWrite      9743390      2.46%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     395601913                       # Type of FU issued
system.switch_cpus1.iq.fp_alu_accesses      195646840                       # Number of floating point alu accesses
system.switch_cpus1.iq.fp_inst_queue_reads    389473223                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses    193818411                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_writes    193934269                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fu_busy_cnt            6093706                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.015404                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu        3782237     62.07%     62.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     62.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     62.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd         3430      0.06%     62.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     62.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     62.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     62.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMultAcc            0      0.00%     62.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     62.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMisc            0      0.00%     62.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     62.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     62.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     62.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu         52376      0.86%     62.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     62.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     62.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc          821      0.01%     63.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     63.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     63.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     63.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     63.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdDiv             0      0.00%     63.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     63.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd        33783      0.55%     63.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     63.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     63.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            7      0.00%     63.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv         1192      0.02%     63.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     63.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult        65151      1.07%     64.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     64.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     64.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAdd            0      0.00%     64.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAlu            0      0.00%     64.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceCmp            0      0.00%     64.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     64.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     64.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAes             0      0.00%     64.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAesMix            0      0.00%     64.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash            0      0.00%     64.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash2            0      0.00%     64.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash            0      0.00%     64.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash2            0      0.00%     64.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma2            0      0.00%     64.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma3            0      0.00%     64.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdPredAlu            0      0.00%     64.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        643874     10.57%     75.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       141329      2.32%     77.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemRead       981706     16.11%     93.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemWrite       387800      6.36%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.int_alu_accesses     206044162                       # Number of integer alu accesses
system.switch_cpus1.iq.int_inst_queue_reads    492327124                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    201759806                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.int_inst_queue_writes    201970123                       # Number of integer instruction queue writes
system.switch_cpus1.iq.iqInstsAdded         395685151                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqInstsIssued        395601913                       # Number of instructions issued
system.switch_cpus1.iq.iqNonSpecInstsAdded           12                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqSquashedInstsExamined       216800                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedInstsIssued         3663                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           12                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.iqSquashedOperandsExamined       305903                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples     84499159                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     4.681726                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     2.771776                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     12725784     15.06%     15.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      2095015      2.48%     17.54% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      5574078      6.60%     24.14% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7056774      8.35%     32.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      9524129     11.27%     43.76% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      9335792     11.05%     54.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      9956385     11.78%     66.59% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7      9174982     10.86%     77.45% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8     19056220     22.55%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     84499159                       # Number of insts issued each cycle
system.switch_cpus1.iq.rate                  4.676058                       # Inst issue rate
system.switch_cpus1.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus1.memDep0.conflictingLoads      1833464                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       687884                       # Number of conflicting stores.
system.switch_cpus1.memDep0.insertedLoads     58182924                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores     21130518                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.misc_regfile_reads      150826710                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus1.numCycles                84601592                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.timesIdled                    597                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.cc_regfile_reads        165499841                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes       117703227                       # number of cc regfile writes
system.switch_cpus2.committedInsts          250000000                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            423135456                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      0.338406                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.338406                       # CPI: Total CPI of All Threads
system.switch_cpus2.fp_regfile_reads        362172166                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes       162817026                       # number of floating regfile writes
system.switch_cpus2.idleCycles                  25639                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.iew.branchMispredicts       117942                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.exec_branches        29338650                       # Number of branches executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_rate            5.081536                       # Inst execution rate
system.switch_cpus2.iew.exec_refs            52557864                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_stores           2292659                       # Number of stores executed
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.iewBlockCycles        1647742                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewDispLoadInsts     50436502                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispNonSpecInsts            1                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewDispSquashedInsts          502                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispStoreInsts      2305311                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispatchedInsts    431513654                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewExecLoadInsts     50265205                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       129004                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.iewExecutedInsts    429906030                       # Number of executed instructions
system.switch_cpus2.iew.iewIQFullEvents         24367                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewLSQFullEvents       132690                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.iewSquashCycles        174319                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewUnblockCycles       157022                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.memOrderViolationEvents           72                       # Number of memory order violations
system.switch_cpus2.iew.predictedNotTakenIncorrect       114772                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.predictedTakenIncorrect         3170                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.wb_consumers        644029961                       # num instructions consuming a value
system.switch_cpus2.iew.wb_count            429033198                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_fanout            0.589644                       # average fanout of values written-back
system.switch_cpus2.iew.wb_producers        379748245                       # num instructions producing a value
system.switch_cpus2.iew.wb_rate              5.071219                       # insts written-back per cycle
system.switch_cpus2.iew.wb_sent             429796865                       # cumulative count of insts sent to commit
system.switch_cpus2.int_regfile_reads       379255952                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      225142362                       # number of integer regfile writes
system.switch_cpus2.ipc                      2.955027                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                2.955027                       # IPC: Total IPC of All Threads
system.switch_cpus2.iq.FU_type_0::No_OpClass       684666      0.16%      0.16% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    215302892     50.07%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult        35844      0.01%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv           21      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            1      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMultAcc            0      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMisc            0      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu        28487      0.01%     50.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     50.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     50.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc     37956184      8.83%     59.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     59.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     59.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     59.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdDiv            0      0.00%     59.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     59.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd     37952045      8.83%     67.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     67.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     67.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt     47520553     11.05%     78.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     78.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult     37950642      8.83%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAdd            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAlu            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceCmp            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAes            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAesMix            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash2            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma2            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma3            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdPredAlu            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     39330248      9.15%     96.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       924549      0.21%     97.13% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemRead     10979007      2.55%     99.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemWrite      1369903      0.32%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     430035042                       # Type of FU issued
system.switch_cpus2.iq.fp_alu_accesses      174416723                       # Number of floating point alu accesses
system.switch_cpus2.iq.fp_inst_queue_reads    348196525                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses    173719330                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_writes    178373980                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fu_busy_cnt            1450396                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.003373                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         387575     26.72%     26.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     26.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     26.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     26.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     26.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     26.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     26.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMultAcc            0      0.00%     26.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     26.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMisc            0      0.00%     26.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     26.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     26.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     26.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu          3334      0.23%     26.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc           13      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdDiv             0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt          471      0.03%     26.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     26.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     26.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     26.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     26.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     26.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAdd            0      0.00%     26.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAlu            0      0.00%     26.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceCmp            0      0.00%     26.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     26.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     26.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAes             0      0.00%     26.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAesMix            0      0.00%     26.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash            0      0.00%     26.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash2            0      0.00%     26.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash            0      0.00%     26.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash2            0      0.00%     26.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma2            0      0.00%     26.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma3            0      0.00%     26.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdPredAlu            0      0.00%     26.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         91563      6.31%     33.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       333975     23.03%     56.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemRead       438755     30.25%     86.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemWrite       194710     13.42%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.int_alu_accesses     256384049                       # Number of integer alu accesses
system.switch_cpus2.iq.int_inst_queue_reads    597901791                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    255313868                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.int_inst_queue_writes    261517819                       # Number of integer instruction queue writes
system.switch_cpus2.iq.iqInstsAdded         431513108                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqInstsIssued        430035042                       # Number of instructions issued
system.switch_cpus2.iq.iqNonSpecInstsAdded          546                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqSquashedInstsExamined      8378073                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedInstsIssued         1891                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          463                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.iqSquashedOperandsExamined      4844434                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples     84575953                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     5.084602                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     2.420111                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      5006309      5.92%      5.92% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      3078330      3.64%      9.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      6410054      7.58%     17.14% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7206040      8.52%     25.66% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4     10479062     12.39%     38.05% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5     12406221     14.67%     52.72% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6     10694468     12.64%     65.36% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7      9959429     11.78%     77.14% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8     19336040     22.86%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     84575953                       # Number of insts issued each cycle
system.switch_cpus2.iq.rate                  5.083061                       # Inst issue rate
system.switch_cpus2.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus2.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus2.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus2.memDep0.conflictingLoads        14675                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores        48035                       # Number of conflicting stores.
system.switch_cpus2.memDep0.insertedLoads     50436502                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      2305311                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.misc_regfile_reads      111300275                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus2.numCycles                84601592                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.timesIdled                    145                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.cc_regfile_reads         82168813                       # number of cc regfile reads
system.switch_cpus3.cc_regfile_writes        97063350                       # number of cc regfile writes
system.switch_cpus3.committedInsts           96259220                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            139723981                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      0.878893                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.878893                       # CPI: Total CPI of All Threads
system.switch_cpus3.fp_regfile_reads          2476204                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes         2466830                       # number of floating regfile writes
system.switch_cpus3.idleCycles                  62581                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.iew.branchMispredicts      1288139                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.exec_branches        15110945                       # Number of branches executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_rate            2.242815                       # Inst execution rate
system.switch_cpus3.iew.exec_refs            33215749                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_stores          10262015                       # Number of stores executed
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.iewBlockCycles       16067088                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewDispLoadInsts     26834388                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewDispSquashedInsts         3707                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispStoreInsts     14453154                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispatchedInsts    239035362                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewExecLoadInsts     22953734                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2342869                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.iewExecutedInsts    189745723                       # Number of executed instructions
system.switch_cpus3.iew.iewIQFullEvents         53541                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewLSQFullEvents       254248                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.iewSquashCycles       1258842                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewUnblockCycles       300456                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.memOrderViolationEvents         7756                       # Number of memory order violations
system.switch_cpus3.iew.predictedNotTakenIncorrect       513865                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.predictedTakenIncorrect       774274                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.wb_consumers        276727920                       # num instructions consuming a value
system.switch_cpus3.iew.wb_count            187914116                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_fanout            0.543150                       # average fanout of values written-back
system.switch_cpus3.iew.wb_producers        150304817                       # num instructions producing a value
system.switch_cpus3.iew.wb_rate              2.221165                       # insts written-back per cycle
system.switch_cpus3.iew.wb_sent             189547017                       # cumulative count of insts sent to commit
system.switch_cpus3.int_regfile_reads       305813392                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      164072634                       # number of integer regfile writes
system.switch_cpus3.ipc                      1.137794                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.137794                       # IPC: Total IPC of All Threads
system.switch_cpus3.iq.FU_type_0::No_OpClass      1218383      0.63%      0.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    153040724     79.67%     80.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      3580959      1.86%     82.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     82.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     82.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     82.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     82.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     82.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMultAcc            0      0.00%     82.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     82.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMisc            0      0.00%     82.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     82.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     82.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     82.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     82.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     82.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     82.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     82.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     82.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     82.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     82.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     82.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdDiv            0      0.00%     82.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     82.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     82.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     82.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     82.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     82.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     82.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     82.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     82.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     82.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAdd            0      0.00%     82.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAlu            0      0.00%     82.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceCmp            0      0.00%     82.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     82.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     82.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAes            0      0.00%     82.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAesMix            0      0.00%     82.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash            0      0.00%     82.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash2            0      0.00%     82.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash            0      0.00%     82.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     82.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma2            0      0.00%     82.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma3            0      0.00%     82.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdPredAlu            0      0.00%     82.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     20921559     10.89%     93.06% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      8356700      4.35%     97.41% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemRead      2487732      1.30%     98.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemWrite      2482540      1.29%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     192088597                       # Type of FU issued
system.switch_cpus3.iq.fp_alu_accesses        6042820                       # Number of floating point alu accesses
system.switch_cpus3.iq.fp_inst_queue_reads     11014824                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses      4935004                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_writes      9596390                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fu_busy_cnt            3032559                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.015787                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu        1225873     40.42%     40.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     40.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     40.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     40.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     40.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     40.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     40.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMultAcc            0      0.00%     40.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     40.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMisc            0      0.00%     40.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     40.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     40.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     40.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     40.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     40.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     40.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     40.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     40.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     40.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     40.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     40.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdDiv             0      0.00%     40.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     40.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     40.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     40.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     40.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     40.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     40.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     40.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     40.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     40.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     40.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAdd            0      0.00%     40.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAlu            0      0.00%     40.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceCmp            0      0.00%     40.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     40.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     40.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAes             0      0.00%     40.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAesMix            0      0.00%     40.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash            0      0.00%     40.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash2            0      0.00%     40.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash            0      0.00%     40.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash2            0      0.00%     40.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma2            0      0.00%     40.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma3            0      0.00%     40.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdPredAlu            0      0.00%     40.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        132604      4.37%     44.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       601534     19.84%     64.63% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemRead       749125     24.70%     89.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemWrite       323423     10.67%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.int_alu_accesses     187859953                       # Number of integer alu accesses
system.switch_cpus3.iq.int_inst_queue_reads    460817246                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    182979112                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.int_inst_queue_writes    328757888                       # Number of integer instruction queue writes
system.switch_cpus3.iq.iqInstsAdded         239029586                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqInstsIssued        192088597                       # Number of instructions issued
system.switch_cpus3.iq.iqNonSpecInstsAdded         5776                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqSquashedInstsExamined     99311292                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedInstsIssued        83311                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         5545                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.iqSquashedOperandsExamined    156156684                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.issued_per_cycle::samples     84539011                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     2.272189                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     2.225352                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     30023377     35.51%     35.51% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      8210598      9.71%     45.23% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      9418683     11.14%     56.37% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3     11248376     13.31%     69.67% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4     10415370     12.32%     81.99% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      6648846      7.86%     89.86% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      4705390      5.57%     95.42% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7      2789513      3.30%     98.72% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8      1078858      1.28%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     84539011                       # Number of insts issued each cycle
system.switch_cpus3.iq.rate                  2.270508                       # Inst issue rate
system.switch_cpus3.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus3.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus3.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus3.memDep0.conflictingLoads      4052334                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       261060                       # Number of conflicting stores.
system.switch_cpus3.memDep0.insertedLoads     26834388                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores     14453154                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.misc_regfile_reads       67787688                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus3.numCycles                84601592                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.timesIdled                    232                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.clk_domain.clock                           333                       # Clock period in ticks
system.cpu0.dcache.demand_hits::.cpu0.data            5                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data     84537690                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        84537695                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data            5                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data     96522111                       # number of overall hits
system.cpu0.dcache.overall_hits::total       96522116                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data            4                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data          364                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total           368                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data            5                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data          441                       # number of overall misses
system.cpu0.dcache.overall_misses::total          446                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data     35172459                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total     35172459                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data     35172459                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total     35172459                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data            9                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data     84538054                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     84538063                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data           10                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data     96522552                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     96522562                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.444444                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.000004                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.500000                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.000005                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 96627.634615                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 95577.334239                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 79756.142857                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 78862.015695                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.demand_mshr_hits::.switch_cpus0.data          207                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total          207                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus0.data          207                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total          207                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data          157                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          157                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data          215                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          215                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data     16049934                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     16049934                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data     24541434                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     24541434                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.000002                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.000002                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 102228.878981                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 102228.878981                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 114146.204651                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 114146.204651                       # average overall mshr miss latency
system.cpu0.dcache.replacements                     0                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data            4                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data     57358520                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       57358524                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data            3                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data          306                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total          309                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data     30263373                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total     30263373                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data            7                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data     57358826                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     57358833                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.428571                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.000005                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 98899.911765                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 97939.718447                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus0.data          206                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          206                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data          100                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          100                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data     11278710                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     11278710                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 112787.100000                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 112787.100000                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data            1                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data     27179170                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      27179171                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data            1                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data           58                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           59                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data      4909086                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      4909086                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data     27179228                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     27179230                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.500000                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.000002                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000002                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 84639.413793                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 83204.847458                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus0.data            1                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data           57                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           57                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data      4771224                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      4771224                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.000002                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 83705.684211                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 83705.684211                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.switch_cpus0.data     11984421                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total     11984421                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.cpu0.data            1                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::.switch_cpus0.data           77                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total           78                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.cpu0.data            1                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::.switch_cpus0.data     11984498                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total     11984499                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.cpu0.data            1                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::.switch_cpus0.data     0.000006                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.000007                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.switch_cpus0.data           58                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total           58                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus0.data      8491500                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total      8491500                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus0.data     0.000005                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus0.data 146405.172414                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 146405.172414                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 14978618459262                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          191.938308                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           96522336                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs              220                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs         438737.890909                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     14950446119469                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     4.999999                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   186.938308                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.009766                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.365114                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.374880                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          220                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           24                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          194                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.429688                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        772180716                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       772180716                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14978618459262                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                          8                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                          2                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14978618459262                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst           19                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst     32537395                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        32537414                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst           19                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst     32537395                       # number of overall hits
system.cpu0.icache.overall_hits::total       32537414                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst          457                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           459                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst          457                       # number of overall misses
system.cpu0.icache.overall_misses::total          459                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst     45927027                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     45927027                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst     45927027                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     45927027                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst           21                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst     32537852                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     32537873                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst           21                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst     32537852                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     32537873                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.095238                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.000014                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000014                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.095238                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.000014                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000014                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 100496.776805                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 100058.882353                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 100496.776805                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 100058.882353                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst          117                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          117                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst          117                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          117                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst          340                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          340                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst          340                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          340                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst     35022276                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     35022276                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst     35022276                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     35022276                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.000010                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.000010                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 103006.694118                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 103006.694118                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 103006.694118                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 103006.694118                       # average overall mshr miss latency
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst           19                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst     32537395                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       32537414                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst            2                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst          457                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          459                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst     45927027                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     45927027                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst           21                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst     32537852                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     32537873                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.095238                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.000014                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000014                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 100496.776805                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 100058.882353                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst          117                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          117                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst          340                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          340                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst     35022276                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     35022276                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 103006.694118                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 103006.694118                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 14978618459262                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          180.650834                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           32537756                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              342                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         95139.637427                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     14950446119136                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst     2.000000                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst   178.650834                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.003906                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.348927                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.352834                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          342                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          162                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          180                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.667969                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        260303326                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       260303326                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14978618459262                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                         21                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14978618459262                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.trans_dist::ReadResp            504                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExReq            58                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExResp           58                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadSharedReq          504                       # Transaction distribution
system.cpu0.l2bus.pkt_count_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port          684                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port          440                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count::total               1124                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port        21888                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port        14080                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size::total               35968                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.snoops                            0                       # Total snoops (count)
system.cpu0.l2bus.snoopTraffic                      0                       # Total snoop traffic (bytes)
system.cpu0.l2bus.snoop_fanout::samples           562                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::mean         0.001779                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::stdev        0.042182                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::0                 561     99.82%     99.82% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::1                   1      0.18%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::total             562                       # Request fanout histogram
system.cpu0.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 14978618459262                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.reqLayer0.occupancy          184815                       # Layer occupancy (ticks)
system.cpu0.l2bus.reqLayer0.utilization           0.0                       # Layer utilization (%)
system.cpu0.l2bus.respLayer0.occupancy         339660                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu0.l2bus.respLayer1.occupancy         214785                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer1.utilization          0.0                       # Layer utilization (%)
system.cpu0.l2cache.demand_hits::.switch_cpus0.data            1                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total              1                       # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.data            1                       # number of overall hits
system.cpu0.l2cache.overall_hits::total             1                       # number of overall hits
system.cpu0.l2cache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.cpu0.data            5                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.inst          340                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.data          214                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total          561                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.cpu0.l2cache.overall_misses::.cpu0.data            5                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.inst          340                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.data          214                       # number of overall misses
system.cpu0.l2cache.overall_misses::total          561                       # number of overall misses
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.inst     34795503                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.data     24385590                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total     59181093                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.inst     34795503                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.data     24385590                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total     59181093                       # number of overall miss cycles
system.cpu0.l2cache.demand_accesses::.cpu0.inst            2                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.cpu0.data            5                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.inst          340                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.data          215                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total          562                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.inst            2                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.data            5                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.inst          340                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.data          215                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total          562                       # number of overall (read+write) accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.data     0.995349                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.998221                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.data     0.995349                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.998221                       # miss rate for overall accesses
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.inst 102339.714706                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.data 113951.355140                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 105492.144385                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.inst 102339.714706                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.data 113951.355140                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 105492.144385                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.inst          340                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.data          214                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total          554                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.inst          340                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.data          214                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total          554                       # number of overall MSHR misses
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.inst     34682283                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.data     24314328                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total     58996611                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.inst     34682283                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.data     24314328                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total     58996611                       # number of overall MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.data     0.995349                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.985765                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.data     0.995349                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.985765                       # mshr miss rate for overall accesses
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 102006.714706                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 113618.355140                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 106492.077617                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 102006.714706                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 113618.355140                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 106492.077617                       # average overall mshr miss latency
system.cpu0.l2cache.replacements                    0                       # number of replacements
system.cpu0.l2cache.ReadExReq_misses::.cpu0.data            1                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::.switch_cpus0.data           57                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total           58                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_miss_latency::.switch_cpus0.data      4733262                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total      4733262                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_accesses::.cpu0.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::.switch_cpus0.data           57                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total           58                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_miss_rate::.cpu0.data            1                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::.switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 83039.684211                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 81607.965517                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_mshr_misses::.switch_cpus0.data           57                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total           57                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data      4714281                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total      4714281                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.982759                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 82706.684211                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 82706.684211                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.data            1                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::total            1                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.inst            2                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.data            4                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.inst          340                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.data          157                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total          503                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.inst     34795503                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.data     19652328                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total     54447831                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.inst          340                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.data          158                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total          504                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.993671                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.998016                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 102339.714706                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 125174.063694                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 108246.184891                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst          340                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.data          157                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total          497                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst     34682283                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data     19600047                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total     54282330                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.993671                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.986111                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 102006.714706                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 124841.063694                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 109219.979879                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 14978618459262                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.tagsinuse         371.589662                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs               562                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs             561                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs            1.001783                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle    14950446119136                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::.cpu0.inst     2.000000                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.data     4.999999                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.inst   178.650842                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.data   185.938821                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::.cpu0.inst     0.000488                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.data     0.001221                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.inst     0.043616                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.data     0.045395                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total     0.090720                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1024          561                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::2          186                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::4          373                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024     0.136963                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses            9553                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses           9553                       # Number of data accesses
system.cpu0.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14978618459262                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.replacements                   0                       # number of replacements
system.cpu0.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu0.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu0.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 14978618459262                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 14978618459262                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu0.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu0.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu0.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu0.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu0.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu0.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu0.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14978618459262                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.numTransitions              1                       # Number of power state transitions
system.cpu0.power_state.pwrStateResidencyTicks::ON 14950446128803                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::OFF  28172330459                       # Cumulative time (in ticks) in various power states
system.cpu0.thread32098.numInsts                    0                       # Number of Instructions committed
system.cpu0.thread32098.numOps                      0                       # Number of Ops committed
system.cpu0.thread32098.numMemRefs                  0                       # Number of Memory References
system.cpu1.dcache.demand_hits::.switch_cpus1.data     74549629                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        74549629                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data     74551637                       # number of overall hits
system.cpu1.dcache.overall_hits::total       74551637                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data            1                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data       810194                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        810195                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data            1                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data       847177                       # number of overall misses
system.cpu1.dcache.overall_misses::total       847178                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data  18529354431                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  18529354431                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data  18529354431                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  18529354431                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data            1                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data     75359823                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     75359824                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data            1                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data     75398814                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     75398815                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.010751                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.010751                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.011236                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.011236                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 22870.268641                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 22870.240412                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 21871.880883                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 21871.855066                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets          220                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              5                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets           44                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       692304                       # number of writebacks
system.cpu1.dcache.writebacks::total           692304                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.switch_cpus1.data       125587                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       125587                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus1.data       125587                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       125587                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data       684607                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       684607                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data       692873                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       692873                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data  12481761744                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  12481761744                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data  13273452927                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  13273452927                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.009085                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.009085                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.009189                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.009189                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 18232.010108                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 18232.010108                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 19157.122484                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 19157.122484                       # average overall mshr miss latency
system.cpu1.dcache.replacements                692304                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data     53705407                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       53705407                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data       543314                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       543314                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data  14404398183                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  14404398183                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data     54248721                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     54248721                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.010015                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.010015                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 26512.105676                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 26512.105676                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus1.data       123034                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       123034                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data       420280                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       420280                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data   8500388769                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   8500388769                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.007747                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.007747                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 20225.537187                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 20225.537187                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data     20844222                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      20844222                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data            1                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data       266880                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       266881                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data   4124956248                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   4124956248                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data     21111102                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     21111103                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data            1                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.012642                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.012642                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 15456.220953                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 15456.163039                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.switch_cpus1.data         2553                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         2553                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data       264327                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       264327                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data   3981372975                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   3981372975                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.012521                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.012521                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 15062.301524                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 15062.301524                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.switch_cpus1.data         2008                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total         2008                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.switch_cpus1.data        36983                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total        36983                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.switch_cpus1.data        38991                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total        38991                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.switch_cpus1.data     0.948501                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.948501                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.switch_cpus1.data         8266                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total         8266                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus1.data    791691183                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total    791691183                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus1.data     0.211998                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.211998                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus1.data 95776.818655                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 95776.818655                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 14978618459262                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          511.375952                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           75244514                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           692816                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           108.606779                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     14950446128793                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     0.008096                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   511.367856                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.000016                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.998765                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.998781                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          159                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          348                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        603883336                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       603883336                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14978618459262                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                          1                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14978618459262                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst           22                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst     27111829                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        27111851                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst           22                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst     27111829                       # number of overall hits
system.cpu1.icache.overall_hits::total       27111851                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst          905                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           907                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst          905                       # number of overall misses
system.cpu1.icache.overall_misses::total          907                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst     73121805                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     73121805                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst     73121805                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     73121805                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst           24                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst     27112734                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     27112758                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst           24                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst     27112734                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     27112758                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.083333                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.000033                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000033                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.083333                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.000033                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000033                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 80797.574586                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 80619.410143                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 80797.574586                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 80619.410143                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks          265                       # number of writebacks
system.cpu1.icache.writebacks::total              265                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst          130                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          130                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst          130                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          130                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst          775                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total          775                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst          775                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total          775                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst     64155114                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     64155114                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst     64155114                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     64155114                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 82780.792258                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 82780.792258                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 82780.792258                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 82780.792258                       # average overall mshr miss latency
system.cpu1.icache.replacements                   265                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst           22                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst     27111829                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       27111851                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst            2                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst          905                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          907                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst     73121805                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     73121805                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst           24                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst     27112734                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     27112758                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.083333                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.000033                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000033                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 80797.574586                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 80619.410143                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst          130                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          130                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst          775                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total          775                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst     64155114                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     64155114                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 82780.792258                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 82780.792258                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 14978618459262                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          327.102415                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           27112628                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              777                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         34893.987130                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     14950446119136                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst     1.167542                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst   325.934872                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.002280                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.636592                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.638872                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          152                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          360                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        216902841                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       216902841                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14978618459262                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                         24                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14978618459262                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.trans_dist::ReadResp         429257                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackDirty       487610                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackClean       325869                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeReq           66                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeResp           66                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExReq        264336                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExResp       264336                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadSharedReq       429257                       # Transaction distribution
system.cpu1.l2bus.pkt_count_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port         1819                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port      2078068                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count::total            2079887                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port        66688                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port     88647680                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size::total            88714368                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.snoops                       120910                       # Total snoops (count)
system.cpu1.l2bus.snoopTraffic                7738240                       # Total snoop traffic (bytes)
system.cpu1.l2bus.snoop_fanout::samples        814569                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::mean         0.001395                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::stdev        0.037318                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::0              813433     99.86%     99.86% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::1                1136      0.14%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::total          814569                       # Request fanout histogram
system.cpu1.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 14978618459262                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.reqLayer0.occupancy       922863879                       # Layer occupancy (ticks)
system.cpu1.l2bus.reqLayer0.utilization           3.3                       # Layer utilization (%)
system.cpu1.l2bus.respLayer0.occupancy         775221                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu1.l2bus.respLayer1.occupancy      692144827                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer1.utilization          2.5                       # Layer utilization (%)
system.cpu1.l2cache.demand_hits::.switch_cpus1.inst           63                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::.switch_cpus1.data       569137                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total         569200                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.inst           63                       # number of overall hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.data       569137                       # number of overall hits
system.cpu1.l2cache.overall_hits::total        569200                       # number of overall hits
system.cpu1.l2cache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.cpu1.data            1                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.inst          712                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.data       123678                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total       124393                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.cpu1.l2cache.overall_misses::.cpu1.data            1                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.inst          712                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.data       123678                       # number of overall misses
system.cpu1.l2cache.overall_misses::total       124393                       # number of overall misses
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.inst     63371565                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.data  10442813067                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total  10506184632                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.inst     63371565                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.data  10442813067                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total  10506184632                       # number of overall miss cycles
system.cpu1.l2cache.demand_accesses::.cpu1.inst            2                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.cpu1.data            1                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.inst          775                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.data       692815                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total       693593                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.inst            2                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.data            1                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.inst          775                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.data       692815                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total       693593                       # number of overall (read+write) accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.inst     0.918710                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.data     0.178515                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.179346                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.inst     0.918710                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.data     0.178515                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.179346                       # miss rate for overall accesses
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.inst 89005.007022                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.data 84435.494324                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 84459.612936                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.inst 89005.007022                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.data 84435.494324                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 84459.612936                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.writebacks::.writebacks       120910                       # number of writebacks
system.cpu1.l2cache.writebacks::total          120910                       # number of writebacks
system.cpu1.l2cache.demand_mshr_hits::.switch_cpus1.data            1                       # number of demand (read+write) MSHR hits
system.cpu1.l2cache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.l2cache.overall_mshr_hits::.switch_cpus1.data            1                       # number of overall MSHR hits
system.cpu1.l2cache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.inst          712                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.data       123677                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total       124389                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.inst          712                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.data       123677                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total       124389                       # number of overall MSHR misses
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.inst     63134469                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.data  10401536718                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total  10464671187                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.inst     63134469                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.data  10401536718                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total  10464671187                       # number of overall MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.inst     0.918710                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.data     0.178514                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.179340                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.inst     0.918710                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.data     0.178514                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.179340                       # mshr miss rate for overall accesses
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 88672.007022                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 84102.433904                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 84128.590044                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 88672.007022                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 84102.433904                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 84128.590044                       # average overall mshr miss latency
system.cpu1.l2cache.replacements               120910                       # number of replacements
system.cpu1.l2cache.WritebackDirty_hits::.writebacks       433541                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::total       433541                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_accesses::.writebacks       433541                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::total       433541                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_hits::.writebacks       259022                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_hits::total       259022                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_accesses::.writebacks       259022                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::total       259022                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_hits::.switch_cpus1.data           65                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_hits::total           65                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_misses::.switch_cpus1.data            1                       # number of UpgradeReq misses
system.cpu1.l2cache.UpgradeReq_misses::total            1                       # number of UpgradeReq misses
system.cpu1.l2cache.UpgradeReq_accesses::.switch_cpus1.data           66                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::total           66                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_miss_rate::.switch_cpus1.data     0.015152                       # miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_miss_rate::total     0.015152                       # miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_mshr_misses::.switch_cpus1.data            1                       # number of UpgradeReq MSHR misses
system.cpu1.l2cache.UpgradeReq_mshr_misses::total            1                       # number of UpgradeReq MSHR misses
system.cpu1.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus1.data        17982                       # number of UpgradeReq MSHR miss cycles
system.cpu1.l2cache.UpgradeReq_mshr_miss_latency::total        17982                       # number of UpgradeReq MSHR miss cycles
system.cpu1.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus1.data     0.015152                       # mshr miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_mshr_miss_rate::total     0.015152                       # mshr miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus1.data        17982                       # average UpgradeReq mshr miss latency
system.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::total        17982                       # average UpgradeReq mshr miss latency
system.cpu1.l2cache.ReadExReq_hits::.switch_cpus1.data       222062                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_hits::total       222062                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_misses::.cpu1.data            1                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::.switch_cpus1.data        42273                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total        42274                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_miss_latency::.switch_cpus1.data   2930311422                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total   2930311422                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_accesses::.cpu1.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::.switch_cpus1.data       264335                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total       264336                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_miss_rate::.cpu1.data            1                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::.switch_cpus1.data     0.159922                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total     0.159925                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 69318.747711                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 69317.107962                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_mshr_misses::.switch_cpus1.data        42273                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total        42273                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data   2916234513                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total   2916234513                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.159922                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.159921                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 68985.747711                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 68985.747711                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.inst           63                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.data       347075                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total       347138                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.inst            2                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.inst          712                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.data        81405                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total        82119                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.inst     63371565                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.data   7512501645                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total   7575873210                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.inst          775                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.data       428480                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total       429257                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.inst     0.918710                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.189986                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.191305                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 89005.007022                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 92285.506357                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 92254.815694                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_mshr_hits::.switch_cpus1.data            1                       # number of ReadSharedReq MSHR hits
system.cpu1.l2cache.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst          712                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.data        81404                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total        82116                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst     63134469                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data   7485302205                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total   7548436674                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst     0.918710                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.189983                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.191298                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 88672.007022                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 91952.510995                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 91924.066857                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 14978618459262                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.tagsinuse        4019.010720                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs           1386220                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs          125006                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs           11.089228                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle    14950446119136                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::.writebacks    18.866926                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.inst     0.033140                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.data     0.533904                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.inst    21.445520                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.data  3978.131230                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::.writebacks     0.004606                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.inst     0.000008                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.data     0.000130                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.inst     0.005236                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.data     0.971223                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total     0.981204                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::0           67                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::1          486                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::2         1466                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::3         1135                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::4          942                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses        22304558                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses       22304558                       # Number of data accesses
system.cpu1.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14978618459262                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.replacements                   0                       # number of replacements
system.cpu1.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu1.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu1.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 14978618459262                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 14978618459262                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu1.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu1.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu1.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu1.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu1.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu1.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu1.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14978618459262                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.numTransitions              1                       # Number of power state transitions
system.cpu1.power_state.pwrStateResidencyTicks::ON 14950446128803                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::OFF  28172330459                       # Cumulative time (in ticks) in various power states
system.cpu1.thread948.numInsts                      0                       # Number of Instructions committed
system.cpu1.thread948.numOps                        0                       # Number of Ops committed
system.cpu1.thread948.numMemRefs                    0                       # Number of Memory References
system.cpu2.dcache.demand_hits::.cpu2.data            1                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus2.data     42683236                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        42683237                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data            1                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data     42968386                       # number of overall hits
system.cpu2.dcache.overall_hits::total       42968387                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data            2                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data      7501232                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       7501234                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data            2                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data      7557562                       # number of overall misses
system.cpu2.dcache.overall_misses::total      7557564                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data  32842214557                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  32842214557                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data  32842214557                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  32842214557                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data            3                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data     50184468                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     50184471                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data            3                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data     50525948                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     50525951                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.666667                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.149473                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.149473                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.666667                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.149578                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.149578                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data  4378.242742                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total  4378.241574                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data  4345.609676                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total  4345.608526                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        49969                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets             88                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets   567.829545                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      2529366                       # number of writebacks
system.cpu2.dcache.writebacks::total          2529366                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.switch_cpus2.data      4985541                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      4985541                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.switch_cpus2.data      4985541                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      4985541                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data      2515691                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      2515691                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data      2529884                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      2529884                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data  13132600567                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  13132600567                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data  14286005008                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  14286005008                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.050129                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.050129                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.050071                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.050071                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data  5220.275688                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total  5220.275688                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data  5646.901205                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total  5646.901205                       # average overall mshr miss latency
system.cpu2.dcache.replacements               2529366                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data            1                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data     42283489                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       42283490                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data            2                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data      7484490                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      7484492                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data  31868875557                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  31868875557                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data            3                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data     49767979                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     49767982                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.666667                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.150388                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.150388                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data  4257.988929                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total  4257.987791                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.switch_cpus2.data      4985539                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      4985539                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data      2498951                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      2498951                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data  12164864958                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  12164864958                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.050212                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.050212                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data  4867.988591                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total  4867.988591                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data       399747                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        399747                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data        16742                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        16742                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data    973339000                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    973339000                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data       416489                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       416489                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.040198                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.040198                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data 58137.558237                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 58137.558237                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.switch_cpus2.data            2                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total            2                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data        16740                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        16740                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data    967735609                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total    967735609                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.040193                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.040193                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data 57809.773536                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 57809.773536                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_hits::.switch_cpus2.data       285150                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total       285150                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_misses::.switch_cpus2.data        56330                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total        56330                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_accesses::.switch_cpus2.data       341480                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total       341480                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_miss_rate::.switch_cpus2.data     0.164958                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.164958                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_misses::.switch_cpus2.data        14193                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total        14193                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus2.data   1153404441                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total   1153404441                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus2.data     0.041563                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.041563                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus2.data 81265.725428                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total 81265.725428                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 14978618459262                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          511.673914                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           45498273                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          2529878                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            17.984374                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     14950446122133                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data     0.002643                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   511.671270                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.000005                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.999358                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.999363                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          510                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        406737486                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       406737486                       # Number of data accesses
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14978618459262                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                          3                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14978618459262                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst           17                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst     20356068                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        20356085                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst           17                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst     20356068                       # number of overall hits
system.cpu2.icache.overall_hits::total       20356085                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst          208                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           210                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst          208                       # number of overall misses
system.cpu2.icache.overall_misses::total          210                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst     19231416                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     19231416                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst     19231416                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     19231416                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst           19                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst     20356276                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     20356295                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst           19                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst     20356276                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     20356295                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.105263                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.000010                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000010                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.105263                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.000010                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000010                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 92458.730769                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 91578.171429                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 92458.730769                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 91578.171429                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.demand_mshr_hits::.switch_cpus2.inst           25                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           25                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus2.inst           25                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           25                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst          183                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total          183                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst          183                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total          183                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst     17012304                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     17012304                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst     17012304                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     17012304                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 92963.409836                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 92963.409836                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 92963.409836                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 92963.409836                       # average overall mshr miss latency
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst           17                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst     20356068                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       20356085                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst            2                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst          208                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          210                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst     19231416                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     19231416                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst           19                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst     20356276                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     20356295                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.105263                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.000010                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000010                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 92458.730769                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 91578.171429                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus2.inst           25                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           25                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst          183                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total          183                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst     17012304                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     17012304                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 92963.409836                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 92963.409836                       # average ReadReq mshr miss latency
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED 14978618459262                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          140.456337                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           20356270                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              185                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         110033.891892                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     14950446119136                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst     2.000000                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst   138.456338                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.003906                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.270423                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.274329                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          184                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          184                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.359375                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        162850545                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       162850545                       # Number of data accesses
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14978618459262                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                         19                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14978618459262                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.trans_dist::ReadResp        2513331                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackDirty       449789                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackClean      2123166                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeReq            8                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeResp            8                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExReq         16732                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExResp        16732                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadSharedReq      2513331                       # Transaction distribution
system.cpu2.l2bus.pkt_count_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port          369                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port      7589138                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count::total            7589507                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port        11776                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port    323791616                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size::total           323803392                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.snoops                        43590                       # Total snoops (count)
system.cpu2.l2bus.snoopTraffic                2789760                       # Total snoop traffic (bytes)
system.cpu2.l2bus.snoop_fanout::samples       2573660                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::mean         0.000082                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::stdev        0.009054                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::0             2573449     99.99%     99.99% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::1                 211      0.01%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::total         2573660                       # Request fanout histogram
system.cpu2.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 14978618459262                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.reqLayer0.occupancy      3369348945                       # Layer occupancy (ticks)
system.cpu2.l2bus.reqLayer0.utilization          12.0                       # Layer utilization (%)
system.cpu2.l2bus.respLayer0.occupancy         182817                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu2.l2bus.respLayer1.occupancy     2527348788                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer1.utilization          9.0                       # Layer utilization (%)
system.cpu2.l2cache.demand_hits::.switch_cpus2.data      2482398                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::total        2482398                       # number of demand (read+write) hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.data      2482398                       # number of overall hits
system.cpu2.l2cache.overall_hits::total       2482398                       # number of overall hits
system.cpu2.l2cache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.cpu2.data            2                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.inst          182                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.data        47478                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::total        47664                       # number of demand (read+write) misses
system.cpu2.l2cache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.cpu2.l2cache.overall_misses::.cpu2.data            2                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.inst          182                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.data        47478                       # number of overall misses
system.cpu2.l2cache.overall_misses::total        47664                       # number of overall misses
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.inst     16888428                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.data   3427313256                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::total   3444201684                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.inst     16888428                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.data   3427313256                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::total   3444201684                       # number of overall miss cycles
system.cpu2.l2cache.demand_accesses::.cpu2.inst            2                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.cpu2.data            2                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.inst          182                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.data      2529876                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::total      2530062                       # number of demand (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.inst            2                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.data            2                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.inst          182                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.data      2529876                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::total      2530062                       # number of overall (read+write) accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.data     0.018767                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::total     0.018839                       # miss rate for demand accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.data     0.018767                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::total     0.018839                       # miss rate for overall accesses
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.inst 92793.560440                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.data 72187.397447                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::total 72260.021903                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.inst 92793.560440                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.data 72187.397447                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::total 72260.021903                       # average overall miss latency
system.cpu2.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.writebacks::.writebacks        43589                       # number of writebacks
system.cpu2.l2cache.writebacks::total           43589                       # number of writebacks
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.inst          182                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.data        47478                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::total        47660                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.inst          182                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.data        47478                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::total        47660                       # number of overall MSHR misses
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.inst     16827822                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.data   3411503082                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::total   3428330904                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.inst     16827822                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.data   3411503082                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::total   3428330904                       # number of overall MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.data     0.018767                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::total     0.018837                       # mshr miss rate for demand accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.data     0.018767                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::total     0.018837                       # mshr miss rate for overall accesses
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 92460.560440                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 71854.397447                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::total 71933.086530                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 92460.560440                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 71854.397447                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::total 71933.086530                       # average overall mshr miss latency
system.cpu2.l2cache.replacements                43589                       # number of replacements
system.cpu2.l2cache.WritebackDirty_hits::.writebacks       429663                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_hits::total       429663                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_accesses::.writebacks       429663                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackDirty_accesses::total       429663                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_hits::.writebacks      2099702                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_hits::total      2099702                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_accesses::.writebacks      2099702                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::total      2099702                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_hits::.switch_cpus2.data            7                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_hits::total            7                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_misses::.switch_cpus2.data            1                       # number of UpgradeReq misses
system.cpu2.l2cache.UpgradeReq_misses::total            1                       # number of UpgradeReq misses
system.cpu2.l2cache.UpgradeReq_accesses::.switch_cpus2.data            8                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::total            8                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_miss_rate::.switch_cpus2.data     0.125000                       # miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_miss_rate::total     0.125000                       # miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_mshr_misses::.switch_cpus2.data            1                       # number of UpgradeReq MSHR misses
system.cpu2.l2cache.UpgradeReq_mshr_misses::total            1                       # number of UpgradeReq MSHR misses
system.cpu2.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus2.data        27639                       # number of UpgradeReq MSHR miss cycles
system.cpu2.l2cache.UpgradeReq_mshr_miss_latency::total        27639                       # number of UpgradeReq MSHR miss cycles
system.cpu2.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus2.data     0.125000                       # mshr miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_mshr_miss_rate::total     0.125000                       # mshr miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus2.data        27639                       # average UpgradeReq mshr miss latency
system.cpu2.l2cache.UpgradeReq_avg_mshr_miss_latency::total        27639                       # average UpgradeReq mshr miss latency
system.cpu2.l2cache.ReadExReq_hits::.switch_cpus2.data         1552                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_hits::total         1552                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_misses::.switch_cpus2.data        15180                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::total        15180                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_miss_latency::.switch_cpus2.data    950292090                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_miss_latency::total    950292090                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_accesses::.switch_cpus2.data        16732                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::total        16732                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_miss_rate::.switch_cpus2.data     0.907244                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::total     0.907244                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 62601.586957                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_avg_miss_latency::total 62601.586957                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_mshr_misses::.switch_cpus2.data        15180                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::total        15180                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data    945237150                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::total    945237150                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.907244                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::total     0.907244                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 62268.586957                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::total 62268.586957                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.data      2480846                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::total      2480846                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.inst            2                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.data            2                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.inst          182                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.data        32298                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::total        32484                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.inst     16888428                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.data   2477021166                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::total   2493909594                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.inst          182                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.data      2513144                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::total      2513330                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.012852                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::total     0.012925                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 92793.560440                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 76692.710570                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::total 76773.475988                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst          182                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.data        32298                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::total        32480                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst     16827822                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data   2466265932                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::total   2483093754                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.012852                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::total     0.012923                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 92460.560440                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 76359.710570                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 76449.930850                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 14978618459262                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.tags.tagsinuse        3912.899259                       # Cycle average of tags in use
system.cpu2.l2cache.tags.total_refs           5059434                       # Total number of references to valid blocks.
system.cpu2.l2cache.tags.sampled_refs           47685                       # Sample count of references to valid blocks.
system.cpu2.l2cache.tags.avg_refs          106.101164                       # Average number of references to valid blocks.
system.cpu2.l2cache.tags.warmup_cycle    14950446119136                       # Cycle when the warmup percentage was hit.
system.cpu2.l2cache.tags.occ_blocks::.writebacks     2.831479                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.inst     0.280547                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.data     0.441836                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.inst    10.503114                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.data  3898.842284                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_percent::.writebacks     0.000691                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.inst     0.000068                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.data     0.000108                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.inst     0.002564                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.data     0.951866                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::total     0.955298                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::1           50                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::2          489                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::3         2681                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::4          871                       # Occupied blocks per task id
system.cpu2.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.l2cache.tags.tag_accesses        80998645                       # Number of tag accesses
system.cpu2.l2cache.tags.data_accesses       80998645                       # Number of data accesses
system.cpu2.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14978618459262                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.replacements                   0                       # number of replacements
system.cpu2.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu2.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu2.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 14978618459262                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 14978618459262                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu2.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu2.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu2.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu2.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu2.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu2.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu2.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14978618459262                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.numTransitions              1                       # Number of power state transitions
system.cpu2.power_state.pwrStateResidencyTicks::ON 14950446128803                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::OFF  28172330459                       # Cumulative time (in ticks) in various power states
system.cpu2.thread32098.numInsts                    0                       # Number of Instructions committed
system.cpu2.thread32098.numOps                      0                       # Number of Ops committed
system.cpu2.thread32098.numMemRefs                  0                       # Number of Memory References
system.cpu3.dcache.demand_hits::.cpu3.data            9                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::.switch_cpus3.data     25684650                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        25684659                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data            9                       # number of overall hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data     26261110                       # number of overall hits
system.cpu3.dcache.overall_hits::total       26261119                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data            3                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data       122617                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        122620                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data            5                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data       152239                       # number of overall misses
system.cpu3.dcache.overall_misses::total       152244                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data   7475762754                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   7475762754                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data   7475762754                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   7475762754                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data           12                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data     25807267                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     25807279                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data           14                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data     26413349                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     26413363                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.250000                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.004751                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.004751                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.357143                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.005764                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.005764                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data 60968.403680                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 60966.912037                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data 49105.437858                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 49103.825136                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        75500                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets            132                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets   571.969697                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks        84851                       # number of writebacks
system.cpu3.dcache.writebacks::total            84851                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.switch_cpus3.data        44680                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        44680                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.switch_cpus3.data        44680                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        44680                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data        77937                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        77937                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data        85408                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        85408                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data   3727187415                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   3727187415                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data   4098313584                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   4098313584                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.003020                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003020                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.003234                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003234                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data 47823.080373                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 47823.080373                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data 47985.125328                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 47985.125328                       # average overall mshr miss latency
system.cpu3.dcache.replacements                 84851                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data            6                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data     19506247                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       19506253                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data            2                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data        88107                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        88109                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data   5377542741                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   5377542741                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data            8                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data     19594354                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     19594362                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.250000                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.004497                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.004497                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data 61034.228166                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 61032.842740                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.switch_cpus3.data        44651                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        44651                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data        43456                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        43456                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data   1641720969                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   1641720969                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.002218                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.002218                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data 37778.925097                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 37778.925097                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data            3                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data      6178403                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       6178406                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data            1                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data        34510                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        34511                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data   2098220013                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   2098220013                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data            4                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data      6212913                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      6212917                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.250000                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.005555                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.005555                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data 60800.348102                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 60798.586335                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.switch_cpus3.data           29                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           29                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data        34481                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        34481                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data   2085466446                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   2085466446                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.005550                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.005550                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data 60481.611496                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 60481.611496                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_hits::.switch_cpus3.data       576460                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total       576460                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_misses::.cpu3.data            2                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::.switch_cpus3.data        29622                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total        29624                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_accesses::.cpu3.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::.switch_cpus3.data       606082                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total       606084                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_miss_rate::.cpu3.data            1                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::.switch_cpus3.data     0.048875                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.048878                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_misses::.switch_cpus3.data         7471                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total         7471                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus3.data    371126169                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total    371126169                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus3.data     0.012327                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.012327                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus3.data 49675.568063                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total 49675.568063                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 14978618459262                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          509.743415                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           26346544                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs            85363                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs           308.641261                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     14950446120468                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data     0.050140                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data   509.693275                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.000098                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.995495                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.995593                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          117                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          380                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        211392267                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       211392267                       # Number of data accesses
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14978618459262                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                         10                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                          6                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14978618459262                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst           16                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst     26109343                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        26109359                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst           16                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst     26109343                       # number of overall hits
system.cpu3.icache.overall_hits::total       26109359                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst          463                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total           465                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst          463                       # number of overall misses
system.cpu3.icache.overall_misses::total          465                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst     48581370                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     48581370                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst     48581370                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     48581370                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst           18                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst     26109806                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     26109824                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst           18                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst     26109806                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     26109824                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.111111                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.000018                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000018                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.111111                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.000018                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000018                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst 104927.365011                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 104476.064516                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst 104927.365011                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 104476.064516                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.demand_mshr_hits::.switch_cpus3.inst          129                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          129                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus3.inst          129                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          129                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst          334                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total          334                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst          334                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total          334                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst     36828801                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     36828801                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst     36828801                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     36828801                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.000013                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000013                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.000013                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000013                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 110265.871257                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 110265.871257                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 110265.871257                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 110265.871257                       # average overall mshr miss latency
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst           16                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst     26109343                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       26109359                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst            2                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst          463                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total          465                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst     48581370                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     48581370                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst           18                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst     26109806                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     26109824                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.111111                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.000018                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000018                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst 104927.365011                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 104476.064516                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus3.inst          129                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          129                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst          334                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total          334                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst     36828801                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     36828801                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.000013                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000013                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst 110265.871257                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 110265.871257                       # average ReadReq mshr miss latency
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED 14978618459262                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          323.975486                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           26109695                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs              336                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         77707.425595                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     14950446119136                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst     2.000000                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst   321.975486                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.003906                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.628858                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.632765                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          334                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          324                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.652344                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        208878928                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       208878928                       # Number of data accesses
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14978618459262                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                         18                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14978618459262                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.trans_dist::ReadResp          51267                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackDirty        71882                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackClean        50495                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeReq           50                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeResp           50                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExReq         34432                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExResp        34432                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadSharedReq        51267                       # Transaction distribution
system.cpu3.l2bus.pkt_count_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port          670                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port       255677                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count::total             256347                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port        21376                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port     10893696                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size::total            10915072                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.snoops                        37528                       # Total snoops (count)
system.cpu3.l2bus.snoopTraffic                2401792                       # Total snoop traffic (bytes)
system.cpu3.l2bus.snoop_fanout::samples        123275                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::mean         0.003577                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::stdev        0.059704                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::0              122834     99.64%     99.64% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::1                 441      0.36%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::total          123275                       # Request fanout histogram
system.cpu3.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 14978618459262                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.reqLayer0.occupancy       113318235                       # Layer occupancy (ticks)
system.cpu3.l2bus.reqLayer0.utilization           0.4                       # Layer utilization (%)
system.cpu3.l2bus.respLayer0.occupancy         333666                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu3.l2bus.respLayer1.occupancy       85289292                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer1.utilization          0.3                       # Layer utilization (%)
system.cpu3.l2cache.demand_hits::.switch_cpus3.data        44097                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::total          44097                       # number of demand (read+write) hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.data        44097                       # number of overall hits
system.cpu3.l2cache.overall_hits::total         44097                       # number of overall hits
system.cpu3.l2cache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.cpu3.data            5                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.inst          332                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.data        41261                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::total        41600                       # number of demand (read+write) misses
system.cpu3.l2cache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.cpu3.l2cache.overall_misses::.cpu3.data            5                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.inst          332                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.data        41261                       # number of overall misses
system.cpu3.l2cache.overall_misses::total        41600                       # number of overall misses
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.inst     36600696                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.data   3875785335                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::total   3912386031                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.inst     36600696                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.data   3875785335                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::total   3912386031                       # number of overall miss cycles
system.cpu3.l2cache.demand_accesses::.cpu3.inst            2                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.cpu3.data            5                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.inst          332                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.data        85358                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::total        85697                       # number of demand (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.inst            2                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.data            5                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.inst          332                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.data        85358                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::total        85697                       # number of overall (read+write) accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.data     0.483388                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::total     0.485431                       # miss rate for demand accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.data     0.483388                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::total     0.485431                       # miss rate for overall accesses
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.inst 110243.060241                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.data 93933.383461                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::total 94047.741130                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.inst 110243.060241                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.data 93933.383461                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::total 94047.741130                       # average overall miss latency
system.cpu3.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.writebacks::.writebacks        37526                       # number of writebacks
system.cpu3.l2cache.writebacks::total           37526                       # number of writebacks
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.inst          332                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.data        41261                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::total        41593                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.inst          332                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.data        41261                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::total        41593                       # number of overall MSHR misses
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.inst     36490140                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.data   3862045422                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::total   3898535562                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.inst     36490140                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.data   3862045422                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::total   3898535562                       # number of overall MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.data     0.483388                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::total     0.485350                       # mshr miss rate for demand accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.data     0.483388                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::total     0.485350                       # mshr miss rate for overall accesses
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 109910.060241                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 93600.383461                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::total 93730.569134                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 109910.060241                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 93600.383461                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::total 93730.569134                       # average overall mshr miss latency
system.cpu3.l2cache.replacements                37526                       # number of replacements
system.cpu3.l2cache.WritebackDirty_hits::.writebacks        51063                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_hits::total        51063                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_accesses::.writebacks        51063                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackDirty_accesses::total        51063                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_hits::.writebacks        33755                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_hits::total        33755                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_accesses::.writebacks        33755                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::total        33755                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_hits::.switch_cpus3.data           50                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_hits::total           50                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_accesses::.switch_cpus3.data           50                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::total           50                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_hits::.switch_cpus3.data        12096                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_hits::total        12096                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_misses::.cpu3.data            1                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::.switch_cpus3.data        22335                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::total        22336                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_miss_latency::.switch_cpus3.data   2017759221                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_miss_latency::total   2017759221                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_accesses::.cpu3.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::.switch_cpus3.data        34431                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::total        34432                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_miss_rate::.cpu3.data            1                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::.switch_cpus3.data     0.648689                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::total     0.648699                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 90340.685964                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_avg_miss_latency::total 90336.641341                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_mshr_misses::.switch_cpus3.data        22335                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::total        22335                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data   2010321666                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::total   2010321666                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.648689                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::total     0.648670                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 90007.685964                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::total 90007.685964                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.data        32001                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::total        32001                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.inst            2                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.data            4                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.inst          332                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.data        18926                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::total        19264                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.inst     36600696                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.data   1858026114                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::total   1894626810                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.inst          332                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.data        50927                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::total        51265                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.371630                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::total     0.375773                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 110243.060241                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 98173.206911                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::total 98350.644207                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          332                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.data        18926                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::total        19258                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst     36490140                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data   1851723756                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::total   1888213896                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.371630                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::total     0.375656                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 109910.060241                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 97840.206911                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 98048.286219                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 14978618459262                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.tags.tagsinuse        3956.157483                       # Cycle average of tags in use
system.cpu3.l2cache.tags.total_refs            170565                       # Total number of references to valid blocks.
system.cpu3.l2cache.tags.sampled_refs           41622                       # Sample count of references to valid blocks.
system.cpu3.l2cache.tags.avg_refs            4.097953                       # Average number of references to valid blocks.
system.cpu3.l2cache.tags.warmup_cycle    14950446119136                       # Cycle when the warmup percentage was hit.
system.cpu3.l2cache.tags.occ_blocks::.writebacks     3.004309                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.inst     0.143725                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.data     4.077155                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.inst    27.485283                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.data  3921.447011                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_percent::.writebacks     0.000733                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.inst     0.000035                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.data     0.000995                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.inst     0.006710                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.data     0.957385                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::total     0.965859                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::1           91                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::2         1283                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::3         2209                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::4          502                       # Occupied blocks per task id
system.cpu3.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.l2cache.tags.tag_accesses         2770662                       # Number of tag accesses
system.cpu3.l2cache.tags.data_accesses        2770662                       # Number of data accesses
system.cpu3.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14978618459262                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.replacements                   0                       # number of replacements
system.cpu3.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu3.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu3.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 14978618459262                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 14978618459262                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu3.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu3.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu3.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu3.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu3.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu3.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu3.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14978618459262                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.numTransitions              1                       # Number of power state transitions
system.cpu3.power_state.pwrStateResidencyTicks::ON 14950446128803                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::OFF  28172330459                       # Cumulative time (in ticks) in various power states
system.cpu3.thread0.numInsts                        0                       # Number of Instructions committed
system.cpu3.thread0.numOps                          0                       # Number of Ops committed
system.cpu3.thread0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l3bus.trans_dist::ReadResp              134369                       # Transaction distribution
system.l3bus.trans_dist::WritebackDirty        140993                       # Transaction distribution
system.l3bus.trans_dist::WritebackClean        105318                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict             51073                       # Transaction distribution
system.l3bus.trans_dist::UpgradeReq                 2                       # Transaction distribution
system.l3bus.trans_dist::UpgradeResp                2                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq              79848                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp             79848                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq         134369                       # Transaction distribution
system.l3bus.pkt_count_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port         1122                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port       368568                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port       138712                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port       120368                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count::total                  628770                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port        35904                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port     15627136                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port      5826944                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port      5041152                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size::total                 26531136                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.snoops                             97052                       # Total snoops (count)
system.l3bus.snoopTraffic                     2942656                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples             311278                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                   311278    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::3                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::4                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total               311278                       # Request fanout histogram
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED 14978618459262                       # Cumulative time (in ticks) in various power states
system.l3bus.reqLayer0.occupancy            204758025                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                0.7                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy              368964                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l3bus.respLayer1.occupancy            82847391                       # Layer occupancy (ticks)
system.l3bus.respLayer1.utilization               0.3                       # Layer utilization (%)
system.l3bus.respLayer2.occupancy            31744217                       # Layer occupancy (ticks)
system.l3bus.respLayer2.utilization               0.1                       # Layer utilization (%)
system.l3bus.respLayer3.occupancy            27710898                       # Layer occupancy (ticks)
system.l3bus.respLayer3.utilization               0.1                       # Layer utilization (%)
system.l3cache.demand_hits::.switch_cpus1.inst            6                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus1.data        26806                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus2.data        10452                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus3.data          768                       # number of demand (read+write) hits
system.l3cache.demand_hits::total               38032                       # number of demand (read+write) hits
system.l3cache.overall_hits::.switch_cpus1.inst            6                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus1.data        26806                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus2.data        10452                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus3.data          768                       # number of overall hits
system.l3cache.overall_hits::total              38032                       # number of overall hits
system.l3cache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu0.data            5                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.data            1                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.data            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.data            5                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.inst          340                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.data          214                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.inst          706                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.data        96871                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.inst          182                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.data        37026                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.inst          332                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.data        40493                       # number of demand (read+write) misses
system.l3cache.demand_misses::total            176185                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu0.data            5                       # number of overall misses
system.l3cache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu1.data            1                       # number of overall misses
system.l3cache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu2.data            2                       # number of overall misses
system.l3cache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu3.data            5                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.inst          340                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.data          214                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.inst          706                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.data        96871                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.inst          182                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.data        37026                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.inst          332                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.data        40493                       # number of overall misses
system.l3cache.overall_misses::total           176185                       # number of overall misses
system.l3cache.demand_miss_latency::.switch_cpus0.inst     33322644                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus0.data     23459184                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.inst     60202737                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.data   9530590868                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.inst     16100217                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.data   3075463458                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.inst     35163468                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.data   3686256720                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total  16460559296                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.inst     33322644                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.data     23459184                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.inst     60202737                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.data   9530590868                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.inst     16100217                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.data   3075463458                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.inst     35163468                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.data   3686256720                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total  16460559296                       # number of overall miss cycles
system.l3cache.demand_accesses::.cpu0.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu0.data            5                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.data            1                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.data            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.data            5                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.inst          340                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.data          214                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.inst          712                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.data       123677                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.inst          182                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.data        47478                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.inst          332                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.data        41261                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total          214217                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu0.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu0.data            5                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.data            1                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.data            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.data            5                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.inst          340                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.data          214                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.inst          712                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.data       123677                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.inst          182                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.data        47478                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.inst          332                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.data        41261                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total         214217                       # number of overall (read+write) accesses
system.l3cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.inst     0.991573                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.data     0.783258                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.data     0.779856                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.data     0.981387                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total       0.822460                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.inst     0.991573                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.data     0.783258                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.data     0.779856                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.data     0.981387                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total      0.822460                       # miss rate for overall accesses
system.l3cache.demand_avg_miss_latency::.switch_cpus0.inst 98007.776471                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus0.data 109622.355140                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.inst 85272.998584                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.data 98384.355153                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.inst 88462.730769                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.data 83062.265921                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.inst 105914.060241                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.data 91034.418788                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 93427.699838                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.inst 98007.776471                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.data 109622.355140                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.inst 85272.998584                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.data 98384.355153                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.inst 88462.730769                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.data 83062.265921                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.inst 105914.060241                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.data 91034.418788                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 93427.699838                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.writebacks::.writebacks          45979                       # number of writebacks
system.l3cache.writebacks::total                45979                       # number of writebacks
system.l3cache.demand_mshr_misses::.switch_cpus0.inst          340                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus0.data          214                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.inst          706                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.data        96871                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.inst          182                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.data        37026                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.inst          332                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.data        40493                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total       176164                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.inst          340                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.data          214                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.inst          706                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.data        96871                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.inst          182                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.data        37026                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.inst          332                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.data        40493                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total       176164                       # number of overall MSHR misses
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.inst     31058244                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.data     22033944                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.inst     55500777                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.data   8885430008                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.inst     14888097                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.data   2828870298                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.inst     32952348                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.data   3416573340                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total  15287307056                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.inst     31058244                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.data     22033944                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.inst     55500777                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.data   8885430008                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.inst     14888097                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.data   2828870298                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.inst     32952348                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.data   3416573340                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total  15287307056                       # number of overall MSHR miss cycles
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.inst     0.991573                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.data     0.783258                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.data     0.779856                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.data     0.981387                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total     0.822362                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.inst     0.991573                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.data     0.783258                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.data     0.779856                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.data     0.981387                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total     0.822362                       # mshr miss rate for overall accesses
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 91347.776471                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 102962.355140                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 78612.998584                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 91724.355153                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 81802.730769                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 76402.265921                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 99254.060241                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 84374.418788                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 86778.837084                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 91347.776471                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 102962.355140                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 78612.998584                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 91724.355153                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 81802.730769                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 76402.265921                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 99254.060241                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 84374.418788                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 86778.837084                       # average overall mshr miss latency
system.l3cache.replacements                     97052                       # number of replacements
system.l3cache.WritebackDirty_hits::.writebacks        95014                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_hits::total        95014                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_accesses::.writebacks        95014                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackDirty_accesses::total        95014                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackClean_hits::.writebacks       105318                       # number of WritebackClean hits
system.l3cache.WritebackClean_hits::total       105318                       # number of WritebackClean hits
system.l3cache.WritebackClean_accesses::.writebacks       105318                       # number of WritebackClean accesses(hits+misses)
system.l3cache.WritebackClean_accesses::total       105318                       # number of WritebackClean accesses(hits+misses)
system.l3cache.UpgradeReq_hits::.switch_cpus1.data            1                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_hits::total               1                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_misses::.switch_cpus2.data            1                       # number of UpgradeReq misses
system.l3cache.UpgradeReq_misses::total             1                       # number of UpgradeReq misses
system.l3cache.UpgradeReq_accesses::.switch_cpus1.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::.switch_cpus2.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::total            2                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_miss_rate::.switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_miss_rate::total     0.500000                       # miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_mshr_misses::.switch_cpus2.data            1                       # number of UpgradeReq MSHR misses
system.l3cache.UpgradeReq_mshr_misses::total            1                       # number of UpgradeReq MSHR misses
system.l3cache.UpgradeReq_mshr_miss_latency::.switch_cpus2.data        16650                       # number of UpgradeReq MSHR miss cycles
system.l3cache.UpgradeReq_mshr_miss_latency::total        16650                       # number of UpgradeReq MSHR miss cycles
system.l3cache.UpgradeReq_mshr_miss_rate::.switch_cpus2.data            1                       # mshr miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus2.data        16650                       # average UpgradeReq mshr miss latency
system.l3cache.UpgradeReq_avg_mshr_miss_latency::total        16650                       # average UpgradeReq mshr miss latency
system.l3cache.ReadExReq_hits::.switch_cpus1.data        13636                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus2.data         4707                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus3.data           11                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::total            18354                       # number of ReadExReq hits
system.l3cache.ReadExReq_misses::.cpu0.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.cpu1.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.cpu3.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus0.data           57                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus1.data        28637                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus2.data        10473                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus3.data        22324                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total          61494                       # number of ReadExReq misses
system.l3cache.ReadExReq_miss_latency::.switch_cpus0.data      4486509                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus1.data   2555981460                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus2.data    818718795                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus3.data   1920854889                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total   5300041653                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_accesses::.cpu0.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu1.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu3.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus0.data           57                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus1.data        42273                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus2.data        15180                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus3.data        22335                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total        79848                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_miss_rate::.cpu0.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.cpu1.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.cpu3.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus1.data     0.677430                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus2.data     0.689921                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus3.data     0.999507                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total     0.770138                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 78710.684211                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 89254.511995                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 78174.238041                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 86044.386714                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 86187.947653                       # average ReadExReq miss latency
system.l3cache.ReadExReq_mshr_misses::.switch_cpus0.data           57                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus1.data        28637                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus2.data        10473                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus3.data        22324                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total        61491                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data      4106889                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data   2365259040                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data    748968615                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data   1772177049                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total   4890511593                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.677430                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.689921                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.999507                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total     0.770101                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 72050.684211                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 82594.511995                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 71514.238041                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 79384.386714                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 79532.152559                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_hits::.switch_cpus1.inst            6                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus1.data        13170                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus2.data         5745                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus3.data          757                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::total        19678                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_misses::.cpu0.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu0.data            4                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.data            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.data            4                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.inst          340                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.data          157                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.inst          706                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.data        68234                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.inst          182                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.data        26553                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.inst          332                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.data        18169                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total       114691                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.inst     33322644                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.data     18972675                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.inst     60202737                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.data   6974609408                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.inst     16100217                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.data   2256744663                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.inst     35163468                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.data   1765401831                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total  11160517643                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_accesses::.cpu0.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu0.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.inst          340                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.data          157                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.inst          712                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.data        81404                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.inst          182                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.data        32298                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.inst          332                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.data        18926                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total       134369                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.inst     0.991573                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.838214                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.822125                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.960002                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total     0.853553                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 98007.776471                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 120845.063694                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 85272.998584                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 102216.041973                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 88462.730769                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 84990.195571                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 105914.060241                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 97165.602455                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 97309.445754                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst          340                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.data          157                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst          706                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.data        68234                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst          182                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.data        26553                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          332                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.data        18169                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total       114673                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst     31058244                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data     17927055                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst     55500777                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data   6520170968                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst     14888097                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data   2079901683                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst     32952348                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data   1644396291                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total  10396795463                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst     0.991573                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.838214                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.822125                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.960002                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total     0.853419                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 91347.776471                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 114185.063694                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 78612.998584                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 95556.041973                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 81802.730769                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 78330.195571                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 99254.060241                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 90505.602455                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 90664.720231                       # average ReadSharedReq mshr miss latency
system.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 14978618459262                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse            47759.567306                       # Cycle average of tags in use
system.l3cache.tags.total_refs                 238365                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs               200331                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                 1.189856                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle         14950766813787                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.writebacks 47759.567306                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.writebacks     0.728753                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.728753                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024        65246                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0           83                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1          596                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2         3915                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3        39813                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::4        20839                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.995575                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses              6833147                       # Number of tag accesses
system.l3cache.tags.data_accesses             6833147                       # Number of data accesses
system.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14978618459262                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     45979.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples       340.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples       214.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples       706.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples     96860.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples       182.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples     37020.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples       332.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples     40493.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002227766354                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2773                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2773                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              380230                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              43439                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      176164                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      45979                       # Number of write requests accepted
system.mem_ctrls.readBursts                    176164                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    45979                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     17                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.34                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      40.82                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                176164                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                45979                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  105215                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   32683                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   14150                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    7676                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    4542                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    3988                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    3545                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    3319                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     759                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     211                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     44                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    685                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1434                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2058                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   2608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   2749                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   2855                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2884                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   2950                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   2979                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   3049                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   3119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   3140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   3128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   3103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   3059                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                   2944                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         2773                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      63.520014                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     34.735350                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1101.043644                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023         2770     99.89%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            2      0.07%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::57344-58367            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2773                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2773                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.560765                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.531898                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.006295                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2067     74.54%     74.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               29      1.05%     75.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              538     19.40%     94.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              113      4.08%     99.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               20      0.72%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                5      0.18%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2773                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    1088                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                11274496                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2942656                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    400.20                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    104.45                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   28172133333                       # Total gap between requests
system.mem_ctrls.avgGap                     126819.81                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus0.inst        21760                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus0.data        13696                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.inst        45184                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.data      6199040                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.inst        11648                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.data      2369280                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.inst        21248                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.data      2591552                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      2939072                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.switch_cpus0.inst 772388.791469702031                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus0.data 486150.592277988966                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.inst 1603842.608169440180                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.data 220039936.299280405045                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.inst 413455.176610252296                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.data 84099509.000612854958                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.inst 754214.937552767922                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.data 91989233.332301899791                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 104324736.678420960903                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.inst          340                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.data          214                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.inst          706                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.data        96871                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.inst          182                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.data        37026                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.inst          332                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.data        40493                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        45979                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.inst     18316681                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.data     14013859                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.inst     29038523                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.data   5251471997                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.inst      8067145                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.data   1440550882                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.inst     20507582                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.data   1897354814                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1128389709099                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.inst     53872.59                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.data     65485.32                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.inst     41131.05                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.data     54210.98                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.inst     44324.97                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.data     38906.47                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.inst     61769.83                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.data     46856.37                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  24541414.76                       # Per-requestor write average memory access latency
system.mem_ctrls.rh_rrs_num_accesses           123200                       # RRS memory accesses to defense
system.mem_ctrls.rh_rrs_remapped_row_accessed            0                       # RRS remapped row accessed
system.mem_ctrls.rh_rrs_clean_install               0                       # RRS swaps inserted without eviction
system.mem_ctrls.rh_rrs_only_unswap                 0                       # RRS swaps inserted with eviction
system.mem_ctrls.rh_rrs_clean_reswap                0                       # RRS swaps inserted using re-swap without eviction
system.mem_ctrls.rh_rrs_dirty_reswap                0                       # RRS swaps inserted using re-swap with eviction
system.mem_ctrls.rh_rrs_rand_row_gen_failed            0                       # RRS rand row generation failed for 10 trials
system.mem_ctrls.rh_rrs_num_resets               6436                       # RRS number of total resets
system.mem_ctrls.rh_mg_numUniqRows                  0                       # MG number of unique rows flagged as aggressor
system.mem_ctrls.rh_move_to_qr                      0                       # RQ move from outside to within QR
system.mem_ctrls.rh_move_within_qr                  0                       # RQ move within QR
system.mem_ctrls.rh_move_to_qr_remove               0                       # RQ move from outside to within QR with remove
system.mem_ctrls.rh_move_within_qr_remove            0                       # RQ move within QR with remove
system.mem_ctrls.rh_drain_qr                        0                       # RQ rows drained from QR
system.mem_ctrls.rh_cbf_true_pos                    0                       # RQ CBF true positives
system.mem_ctrls.rh_cbf_false_pos                   0                       # RQ CBF false positives
system.mem_ctrls.rh_cbf_true_neg                    0                       # RQ CBF true negatives
system.mem_ctrls.rh_btv_true_pos                    0                       # RQ BTV true positives
system.mem_ctrls.rh_btv_false_pos                   0                       # RQ BTV false positives
system.mem_ctrls.rh_btv_true_neg                    0                       # RQ BTV true negatives
system.mem_ctrls.rh_btv_occupancy_0                 0                       # RQ BTV with 0 remapped entries
system.mem_ctrls.rh_btv_occupancy_1                 0                       # RQ BTV with 1 remapped entries
system.mem_ctrls.rh_btv_occupancy_2                 0                       # RQ BTV with 2 remapped entries
system.mem_ctrls.rh_btv_occupancy_3                 0                       # RQ BTV with 3+ remapped entries
system.mem_ctrls.rh_cache_hit                       0                       # RQ cache hit
system.mem_ctrls.rh_cache_partial_hit_orr_set            0                       # RQ cache partial hit ORR set
system.mem_ctrls.rh_cache_partial_hit_orr_unset            0                       # RQ cache partial hit ORR unset
system.mem_ctrls.rh_cache_miss                      0                       # RQ cache miss
system.mem_ctrls.rh_cache_miss_entry_inserts            0                       # RQ cache filled with missed entry
system.mem_ctrls.rh_cache_miss_line_entry_inserts            0                       # RQ cache filled with ORR line entry
system.mem_ctrls.rh_cache_clean_evicts              0                       # RQ cache clean evictions
system.mem_ctrls.rh_cache_dirty_evicts              0                       # RQ cache dirty evictions
system.mem_ctrls.rh_rq_occupancy                    0                       # RQ quarantine region occupancy per 64ms
system.mem_ctrls.rh_num_access_to_row_1             0                       # RQ rows with 1 to 10 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_10            0                       # RQ rows with 10 to 100 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_100            0                       # RQ rows with 100 to 1K accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_1000            0                       # RQ rows with 1K+ accesses per 64ms
system.mem_ctrls.rh_num_access_over_rh              0                       # RQ rows with RTH+ accesses per 64ms
system.mem_ctrls.rh_num_rfms                      129                       # Number of RFMs issued
system.mem_ctrls.rh_num_mitigs                   7652                       # Number of Mitigations issued
system.mem_ctrls.rh_num_access_to_bank_0_2           27                       # Banks with accesses 0->2 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_2_4            3                       # Banks with accesses 2->4 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_4_8            0                       # Banks with accesses 4->8 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_8_16            0                       # Banks with accesses 8->16 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_16_32            0                       # Banks with accesses 16->32 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_32_64            0                       # Banks with accesses 32->64 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_64_128            0                       # Banks with accesses 64->128 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_128_166            0                       # Banks with accesses 128->166 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_166_above            0                       # Banks with accesses 166->above per 7.8us
system.mem_ctrls.rh_num_access_bank_over_rfm_th            0                       # Banks with accesses over RFM threshold per 7.8us
system.mem_ctrls.dram.bytes_read::.cpu0.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu0.data          320                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.data           64                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.data          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.data          320                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.inst        21760                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.data        13696                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.inst        45184                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.data      6199744                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.inst        11648                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.data      2369664                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.inst        21248                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.data      2591552                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      11275840                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu0.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu1.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu2.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu3.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus0.inst        21760                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus1.inst        45184                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus2.inst        11648                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus3.inst        21248                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       100352                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      2942656                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      2942656                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu0.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu0.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.inst          340                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.data          214                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.inst          706                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.data        96871                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.inst          182                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.data        37026                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.inst          332                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.data        40493                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         176185                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        45979                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         45979                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu0.inst         4543                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu0.data        11359                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.inst         4543                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.data         2272                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.inst         4543                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.data         4543                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.inst         4543                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.data        11359                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.inst       772389                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.data       486151                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.inst      1603843                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.data    220064925                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.inst       413455                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.data     84113139                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.inst       754215                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.data     91989233                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        400245057                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu0.inst         4543                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu1.inst         4543                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu2.inst         4543                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu3.inst         4543                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus0.inst       772389                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus1.inst      1603843                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus2.inst       413455                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus3.inst       754215                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      3562075                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    104451954                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       104451954                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    104451954                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.inst         4543                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.data        11359                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.inst         4543                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.data         2272                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.inst         4543                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.data         4543                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.inst         4543                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.data        11359                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.inst       772389                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.data       486151                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.inst      1603843                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.data    220064925                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.inst       413455                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.data     84113139                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.inst       754215                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.data     91989233                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       504697010                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               176147                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               45923                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         5333                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         5716                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         5398                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         5277                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         5526                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         5520                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         5275                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         5634                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         5630                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         5365                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         5442                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         5493                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         5070                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         5610                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         6305                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         5151                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16         5823                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17         5576                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18         5089                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19         5099                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20         5428                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21         5777                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22         5322                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23         5670                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24         5639                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25         5424                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26         5533                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27         5330                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28         5392                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29         5602                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30         5937                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31         5761                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         1196                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         1417                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         1523                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         1417                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         1559                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         1451                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         1284                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         1565                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         1362                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         1193                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         1519                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         1605                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         1427                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         1620                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         1843                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         1303                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16         1734                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17         1706                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18         1261                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19         1136                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20         1491                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21         1622                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22         1499                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23         1391                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24         1482                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25         1248                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26         1413                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27         1223                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28         1096                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29         1415                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30         1653                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31         1269                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              5598158159                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             586921804                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         8679321483                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                31781.17                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           49273.17                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               92443                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               6419                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            52.48                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           13.98                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       123192                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   115.357621                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    85.240165                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   161.196052                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        90493     73.46%     73.46% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        24392     19.80%     93.26% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         2542      2.06%     95.32% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          875      0.71%     96.03% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          845      0.69%     96.72% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          702      0.57%     97.29% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          640      0.52%     97.81% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          509      0.41%     98.22% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         2194      1.78%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       123192                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              11273408                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            2939072                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              400.158731                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              104.324737                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    2.63                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                2.08                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.54                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               44.52                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 14978618459262                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    384255196.416003                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    510796015.833595                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   740930085.369543                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  172601411.808001                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 10042602419.572441                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 22477920673.824863                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 1119681132.326479                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  35448786935.150444                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower  1258.283350                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   1508595157                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2537150000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  24126585302                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 14978618459262                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             114691                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        45979                       # Transaction distribution
system.membus.trans_dist::CleanEvict            51073                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                1                       # Transaction distribution
system.membus.trans_dist::ReadExReq             61494                       # Transaction distribution
system.membus.trans_dist::ReadExResp            61494                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         114691                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side_port::system.mem_ctrls.port       449423                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l3cache.mem_side_port::total       449423                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 449423                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::system.mem_ctrls.port     14218496                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::total     14218496                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                14218496                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            176186                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  176186    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              176186                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 14978618459262                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer8.occupancy           152225289                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy          326544010                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.2                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups       37397910                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted     33195373                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect      1306844                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups     21305216                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits       21267770                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBHitPct    99.824240                       # BTB Hit Percentage
system.switch_cpus0.branchPred.RASUsed          52196                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASIncorrect            5                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.indirectLookups            0                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectMisses            0                       # Number of indirect misses.
system.switch_cpus0.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus0.commit.commitSquashedInsts     83250779                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.branchMispredicts      1306763                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.numCommittedDist::samples     73407968                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::mean     4.213558                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::stdev     3.231687                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::0     13305789     18.13%     18.13% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::1     10990316     14.97%     33.10% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::2      4060474      5.53%     38.63% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::3      7707157     10.50%     49.13% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::4      2096865      2.86%     51.98% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::5      4378033      5.96%     57.95% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::6      3529147      4.81%     62.76% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::7      3098021      4.22%     66.98% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::8     24242166     33.02%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::total     73407968                       # Number of insts commited each cycle
system.switch_cpus0.commit.instsCommitted    157325240                       # Number of instructions committed
system.switch_cpus0.commit.opsCommitted     309308717                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.memRefs           91337564                       # Number of memory references committed
system.switch_cpus0.commit.loads             64158322                       # Number of loads committed
system.switch_cpus0.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus0.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          26793555                       # Number of branches committed
system.switch_cpus0.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus0.commit.floating                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.integer          307503128                       # Number of committed integer instructions.
system.switch_cpus0.commit.functionCalls        37774                       # Number of function calls committed.
system.switch_cpus0.commit.committedInstType_0::No_OpClass       668932      0.22%      0.22% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntAlu    215165274     69.56%     69.78% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntMult      2136947      0.69%     70.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntDiv            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatAdd            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCmp            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCvt            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMult            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMultAcc            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatDiv            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMisc            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatSqrt            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAdd            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAddAcc            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAlu            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCmp            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCvt            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMisc            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMult            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMultAcc            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShift            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdDiv            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSqrt            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAdd            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCmp            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCvt            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatDiv            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMult            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAes            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAesMix            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdPredAlu            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemRead     64158322     20.74%     91.21% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemWrite     27179242      8.79%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::total    309308717                       # Class of committed instruction
system.switch_cpus0.commit.commitEligibleSamples     24242166                       # number cycles where commit BW limit reached
system.switch_cpus0.decode.idleCycles         5847649                       # Number of cycles decode is idle
system.switch_cpus0.decode.blockedCycles     15912732                       # Number of cycles decode is blocked
system.switch_cpus0.decode.runCycles         55963344                       # Number of cycles decode is running
system.switch_cpus0.decode.unblockCycles      5488806                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.squashCycles       1325942                       # Number of cycles decode is squashing
system.switch_cpus0.decode.branchResolved     20386125                       # Number of times decode resolved a  branch
system.switch_cpus0.decode.branchMispred           84                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.decodedInsts     414953145                       # Number of instructions handled by decode
system.switch_cpus0.decode.squashedInsts          420                       # Number of squashed instructions handled by decode
system.switch_cpus0.dtb.rdAccesses           78414336                       # TLB accesses on read requests
system.switch_cpus0.dtb.wrAccesses           29099601                       # TLB accesses on write requests
system.switch_cpus0.dtb.rdMisses                    4                       # TLB misses on read requests
system.switch_cpus0.dtb.wrMisses                    2                       # TLB misses on write requests
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14978618459262                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.fetch.icacheStallCycles      1188459                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.insts             220465949                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.branches           37397910                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     21319966                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.cycles             82023993                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.squashCycles        2652046                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.cacheLines         32537852                       # Number of cache lines fetched
system.switch_cpus0.fetch.icacheSquashes          199                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.nisnDist::samples     84538475                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::mean     5.126040                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::stdev     3.114210                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::0        12207102     14.44%     14.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::1         6486810      7.67%     22.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::2         2762839      3.27%     25.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::3         7525604      8.90%     34.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::4         3759519      4.45%     38.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::5         5214431      6.17%     44.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::6         4667911      5.52%     50.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::7         5673479      6.71%     57.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::8        36240780     42.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::total     84538475                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.442047                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.605931                       # Number of inst fetches per cycle
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.wrAccesses           32537852                       # TLB accesses on write requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrMisses                    7                       # TLB misses on write requests
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14978618459262                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.lsq0.forwLoads            9071004                       # Number of loads that had data forwarded from stores
system.switch_cpus0.lsq0.squashedLoads       20571485                       # Number of loads squashed
system.switch_cpus0.lsq0.ignoredResponses         2665                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.lsq0.memOrderViolation        22669                       # Number of memory ordering violations
system.switch_cpus0.lsq0.squashedStores       6271477                       # Number of stores squashed
system.switch_cpus0.lsq0.rescheduledLoads            8                       # Number of loads that were rescheduled
system.switch_cpus0.lsq0.blockedByCache             0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF  28172340459                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.rename.squashCycles       1325942                       # Number of cycles rename is squashing
system.switch_cpus0.rename.idleCycles         8463397                       # Number of cycles rename is idle
system.switch_cpus0.rename.blockCycles        9794379                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus0.rename.runCycles         58699129                       # Number of cycles rename is running
system.switch_cpus0.rename.unblockCycles      6255626                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.renamedInsts     406717934                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         7350                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        703838                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents       4594698                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents          8026                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.renamedOperands    513772282                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.lookups          982351650                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.intLookups       603395807                       # Number of integer rename lookups
system.switch_cpus0.rename.committedMaps    388027386                       # Number of HB maps that are committed
system.switch_cpus0.rename.undoneMaps       125744877                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts         19210199                       # count of insts added to the skid buffer
system.switch_cpus0.rob.reads               441725298                       # The number of ROB reads
system.switch_cpus0.rob.writes              796271072                       # The number of ROB writes
system.switch_cpus0.thread0.numInsts        157325240                       # Number of Instructions committed
system.switch_cpus0.thread0.numOps          309308717                       # Number of Ops committed
system.switch_cpus0.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus1.branchPred.lookups       24121285                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted     16189333                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect         3886                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups      6402034                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits        6401207                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBHitPct    99.987082                       # BTB Hit Percentage
system.switch_cpus1.branchPred.RASUsed        2243953                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASIncorrect            8                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.indirectLookups      1960285                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectHits      1958765                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectMisses         1520                       # Number of indirect misses.
system.switch_cpus1.branchPred.indirectMispredicted          145                       # Number of mispredicted indirect branches.
system.switch_cpus1.commit.commitSquashedInsts       216868                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.branchMispredicts         3355                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.numCommittedDist::samples     84468786                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::mean     4.681827                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::stdev     3.396339                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::0     14728370     17.44%     17.44% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::1     12165987     14.40%     31.84% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::2      4313733      5.11%     36.95% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::3      4996734      5.92%     42.86% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::4      3001558      3.55%     46.42% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::5      3106277      3.68%     50.09% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::6      2168083      2.57%     52.66% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::7       765859      0.91%     53.57% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::8     39222185     46.43%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::total     84468786                       # Number of insts commited each cycle
system.switch_cpus1.commit.instsCommitted    226404782                       # Number of instructions committed
system.switch_cpus1.commit.opsCommitted     395468263                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.memRefs           79251721                       # Number of memory references committed
system.switch_cpus1.commit.loads             58140619                       # Number of loads committed
system.switch_cpus1.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus1.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          24095498                       # Number of branches committed
system.switch_cpus1.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus1.commit.floating         193791299                       # Number of committed floating point instructions.
system.switch_cpus1.commit.integer          258778263                       # Number of committed integer instructions.
system.switch_cpus1.commit.functionCalls      2243358                       # Number of function calls committed.
system.switch_cpus1.commit.committedInstType_0::No_OpClass         3991      0.00%      0.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntAlu    212348147     53.70%     53.70% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntMult        13259      0.00%     53.70% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntDiv            0      0.00%     53.70% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatAdd     18383319      4.65%     58.35% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCmp            0      0.00%     58.35% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCvt            0      0.00%     58.35% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMult            0      0.00%     58.35% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMultAcc            0      0.00%     58.35% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatDiv            0      0.00%     58.35% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMisc            0      0.00%     58.35% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatSqrt            0      0.00%     58.35% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAdd            0      0.00%     58.35% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAddAcc            0      0.00%     58.35% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAlu     11901074      3.01%     61.36% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCmp            0      0.00%     61.36% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCvt            0      0.00%     61.36% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMisc      6902081      1.75%     63.10% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMult            0      0.00%     63.10% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMultAcc            0      0.00%     63.10% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShift            0      0.00%     63.10% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     63.10% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdDiv            0      0.00%     63.10% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSqrt            0      0.00%     63.10% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAdd     33504319      8.47%     71.57% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     71.57% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCmp       143185      0.04%     71.61% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCvt      7854539      1.99%     73.60% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatDiv      2290207      0.58%     74.18% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     74.18% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMult     22649102      5.73%     79.90% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.90% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatSqrt       223319      0.06%     79.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAes            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAesMix            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemRead     17677981      4.47%     84.43% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemWrite     11369251      2.87%     87.31% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemRead     40462638     10.23%     97.54% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemWrite      9741851      2.46%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::total    395468263                       # Class of committed instruction
system.switch_cpus1.commit.commitEligibleSamples     39222185                       # number cycles where commit BW limit reached
system.switch_cpus1.decode.idleCycles         5451650                       # Number of cycles decode is idle
system.switch_cpus1.decode.blockedCycles     25418586                       # Number of cycles decode is blocked
system.switch_cpus1.decode.runCycles         44945327                       # Number of cycles decode is running
system.switch_cpus1.decode.unblockCycles      8677936                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.squashCycles          5657                       # Number of cycles decode is squashing
system.switch_cpus1.decode.branchResolved      6398327                       # Number of times decode resolved a  branch
system.switch_cpus1.decode.branchMispred          546                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.decodedInsts     395776030                       # Number of instructions handled by decode
system.switch_cpus1.decode.squashedInsts         2838                       # Number of squashed instructions handled by decode
system.switch_cpus1.dtb.rdAccesses           58168921                       # TLB accesses on read requests
system.switch_cpus1.dtb.wrAccesses           21116744                       # TLB accesses on write requests
system.switch_cpus1.dtb.rdMisses                 4498                       # TLB misses on read requests
system.switch_cpus1.dtb.wrMisses                 2666                       # TLB misses on write requests
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14978618459262                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.fetch.icacheStallCycles        47244                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.insts             226657646                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.branches           24121285                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     10603925                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.cycles             84445727                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.squashCycles          12376                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.cacheLines         27112734                       # Number of cache lines fetched
system.switch_cpus1.fetch.icacheSquashes          322                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.nisnDist::samples     84499159                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::mean     4.685141                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::stdev     3.442318                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::0        22125586     26.18%     26.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::1         3880852      4.59%     30.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::2         2470145      2.92%     33.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::3         5249301      6.21%     39.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::4         3428375      4.06%     43.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::5         3395833      4.02%     47.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::6         3520495      4.17%     52.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::7         3922777      4.64%     56.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::8        36505795     43.20%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::total     84499159                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.285116                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.679118                       # Number of inst fetches per cycle
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.wrAccesses           27112734                       # TLB accesses on write requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrMisses                   35                       # TLB misses on write requests
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14978618459262                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.lsq0.forwLoads            3881168                       # Number of loads that had data forwarded from stores
system.switch_cpus1.lsq0.squashedLoads          42292                       # Number of loads squashed
system.switch_cpus1.lsq0.ignoredResponses           66                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.lsq0.memOrderViolation         2434                       # Number of memory ordering violations
system.switch_cpus1.lsq0.squashedStores         19416                       # Number of stores squashed
system.switch_cpus1.lsq0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.switch_cpus1.lsq0.blockedByCache             5                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF  28172340459                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.rename.squashCycles          5657                       # Number of cycles rename is squashing
system.switch_cpus1.rename.idleCycles         8430380                       # Number of cycles rename is idle
system.switch_cpus1.rename.blockCycles        3543309                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus1.rename.runCycles         50627380                       # Number of cycles rename is running
system.switch_cpus1.rename.unblockCycles     21892430                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.renamedInsts     395739403                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        73479                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       5923899                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents       6759888                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents       6369709                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.renamedOperands    419185783                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.lookups          928478413                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.intLookups       353601725                       # Number of integer rename lookups
system.switch_cpus1.rename.fpLookups        311963890                       # Number of floating rename lookups
system.switch_cpus1.rename.committedMaps    418881966                       # Number of HB maps that are committed
system.switch_cpus1.rename.undoneMaps          303694                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts         35488652                       # count of insts added to the skid buffer
system.switch_cpus1.rob.reads               440931732                       # The number of ROB reads
system.switch_cpus1.rob.writes              791400851                       # The number of ROB writes
system.switch_cpus1.thread0.numInsts        226404782                       # Number of Instructions committed
system.switch_cpus1.thread0.numOps          395468263                       # Number of Ops committed
system.switch_cpus1.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus2.branchPred.lookups       29876065                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted     29683095                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect       117234                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups     10251292                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits       10251105                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBHitPct    99.998176                       # BTB Hit Percentage
system.switch_cpus2.branchPred.RASUsed          14373                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASIncorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.indirectLookups         7777                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectHits         7575                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectMisses          202                       # Number of indirect misses.
system.switch_cpus2.branchPred.indirectMispredicted           17                       # Number of mispredicted indirect branches.
system.switch_cpus2.commit.commitSquashedInsts      7115901                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls           83                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       117169                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.numCommittedDist::samples     83579517                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::mean     5.062669                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::stdev     3.261006                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::0      6257817      7.49%      7.49% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::1     19352758     23.15%     30.64% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::2       103841      0.12%     30.77% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::3      9703084     11.61%     42.38% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::4       156538      0.19%     42.56% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::5       343593      0.41%     42.97% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::6        21706      0.03%     43.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::7      9130029     10.92%     53.92% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::8     38510151     46.08%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::total     83579517                       # Number of insts commited each cycle
system.switch_cpus2.commit.instsCommitted    250000000                       # Number of instructions committed
system.switch_cpus2.commit.opsCommitted     423135456                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.memRefs           48821136                       # Number of memory references committed
system.switch_cpus2.commit.loads             48404647                       # Number of loads committed
system.switch_cpus2.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus2.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          29133327                       # Number of branches committed
system.switch_cpus2.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus2.commit.floating         171081297                       # Number of committed floating point instructions.
system.switch_cpus2.commit.integer          299737013                       # Number of committed integer instructions.
system.switch_cpus2.commit.functionCalls        13881                       # Number of function calls committed.
system.switch_cpus2.commit.committedInstType_0::No_OpClass         1379      0.00%      0.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntAlu    212941946     50.32%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntMult        35834      0.01%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntDiv           14      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatAdd            1      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCmp            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCvt            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMult            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMultAcc            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatDiv            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMisc            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatSqrt            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAdd            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAddAcc            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAlu        22032      0.01%     50.34% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCmp            0      0.00%     50.34% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCvt            0      0.00%     50.34% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMisc     37956159      8.97%     59.31% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMult            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMultAcc            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShift            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdDiv            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSqrt            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAdd     37952021      8.97%     68.28% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     68.28% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCmp            0      0.00%     68.28% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCvt     47454295     11.21%     79.49% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatDiv            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMult     37950639      8.97%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAes            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAesMix            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdPredAlu            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemRead     38795587      9.17%     97.63% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemWrite       297301      0.07%     97.70% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemRead      9609060      2.27%     99.97% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemWrite       119188      0.03%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::total    423135456                       # Class of committed instruction
system.switch_cpus2.commit.commitEligibleSamples     38510151                       # number cycles where commit BW limit reached
system.switch_cpus2.decode.idleCycles         6887233                       # Number of cycles decode is idle
system.switch_cpus2.decode.blockedCycles     22977423                       # Number of cycles decode is blocked
system.switch_cpus2.decode.runCycles         40803794                       # Number of cycles decode is running
system.switch_cpus2.decode.unblockCycles     13733181                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.squashCycles        174319                       # Number of cycles decode is squashing
system.switch_cpus2.decode.branchResolved     10144030                       # Number of times decode resolved a  branch
system.switch_cpus2.decode.branchMispred           66                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.decodedInsts     434224170                       # Number of instructions handled by decode
system.switch_cpus2.decode.squashedInsts          330                       # Number of squashed instructions handled by decode
system.switch_cpus2.dtb.rdAccesses           50263496                       # TLB accesses on read requests
system.switch_cpus2.dtb.wrAccesses            2292659                       # TLB accesses on write requests
system.switch_cpus2.dtb.rdMisses               157464                       # TLB misses on read requests
system.switch_cpus2.dtb.wrMisses                 1618                       # TLB misses on write requests
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14978618459262                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.fetch.icacheStallCycles       151548                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.insts             258425990                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.branches           29876065                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     10273053                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.cycles             84250021                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.squashCycles         348768                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.cacheLines         20356276                       # Number of cache lines fetched
system.switch_cpus2.fetch.icacheSquashes           97                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.nisnDist::samples     84575953                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::mean     5.204119                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::stdev     3.388710                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::0        14255597     16.86%     16.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::1         9184890     10.86%     27.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::2          789864      0.93%     28.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::3         7985988      9.44%     38.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::4         1708114      2.02%     40.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::5          997952      1.18%     41.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::6          949016      1.12%     42.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::7         1731823      2.05%     44.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::8        46972709     55.54%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::total     84575953                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.353138                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               3.054623                       # Number of inst fetches per cycle
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.wrAccesses           20356276                       # TLB accesses on write requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrMisses                   20                       # TLB misses on write requests
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14978618459262                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.lsq0.forwLoads             153849                       # Number of loads that had data forwarded from stores
system.switch_cpus2.lsq0.squashedLoads        2031841                       # Number of loads squashed
system.switch_cpus2.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.lsq0.memOrderViolation           72                       # Number of memory ordering violations
system.switch_cpus2.lsq0.squashedStores       1888822                       # Number of stores squashed
system.switch_cpus2.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.lsq0.blockedByCache            88                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF  28172340459                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.rename.squashCycles        174319                       # Number of cycles rename is squashing
system.switch_cpus2.rename.idleCycles        13364279                       # Number of cycles rename is idle
system.switch_cpus2.rename.blockCycles        1963814                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles           45                       # count of cycles rename stalledfor serializing inst
system.switch_cpus2.rename.runCycles         48018565                       # Number of cycles rename is running
system.switch_cpus2.rename.unblockCycles     21054928                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.renamedInsts     432892334                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        13556                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents      12305691                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents         25584                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents       3394259                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.renamedOperands    508889196                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.lookups         1025794253                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.intLookups       381680884                       # Number of integer rename lookups
system.switch_cpus2.rename.fpLookups        365798379                       # Number of floating rename lookups
system.switch_cpus2.rename.committedMaps    500241869                       # Number of HB maps that are committed
system.switch_cpus2.rename.undoneMaps         8647153                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializing              1                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializing            1                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts         69006375                       # count of insts added to the skid buffer
system.switch_cpus2.rob.reads               474578371                       # The number of ROB reads
system.switch_cpus2.rob.writes              861499286                       # The number of ROB writes
system.switch_cpus2.thread0.numInsts        250000000                       # Number of Instructions committed
system.switch_cpus2.thread0.numOps          423135456                       # Number of Ops committed
system.switch_cpus2.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus3.branchPred.lookups       22794288                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted     18545802                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect      1150953                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups     15649788                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits       15615161                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBHitPct    99.778738                       # BTB Hit Percentage
system.switch_cpus3.branchPred.RASUsed          75557                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASIncorrect            7                       # Number of incorrect RAS predictions.
system.switch_cpus3.branchPred.indirectLookups        71261                       # Number of indirect predictor lookups.
system.switch_cpus3.branchPred.indirectHits        62059                       # Number of indirect target hits.
system.switch_cpus3.branchPred.indirectMisses         9202                       # Number of indirect misses.
system.switch_cpus3.branchPred.indirectMispredicted          480                       # Number of mispredicted indirect branches.
system.switch_cpus3.commit.commitSquashedInsts     96798356                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls          231                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      1149308                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.numCommittedDist::samples     71859704                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::mean     1.944400                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::stdev     2.499139                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::0     28406761     39.53%     39.53% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::1     16786607     23.36%     62.89% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::2      3713709      5.17%     68.06% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::3      9538446     13.27%     81.33% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::4      3215842      4.48%     85.81% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::5      1772067      2.47%     88.27% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::6       779033      1.08%     89.36% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::7       681195      0.95%     90.31% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::8      6966044      9.69%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::total     71859704                       # Number of insts commited each cycle
system.switch_cpus3.commit.instsCommitted     96259220                       # Number of instructions committed
system.switch_cpus3.commit.opsCommitted     139723981                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.memRefs           20523539                       # Number of memory references committed
system.switch_cpus3.commit.loads             14318336                       # Number of loads committed
system.switch_cpus3.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus3.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          11430158                       # Number of branches committed
system.switch_cpus3.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus3.commit.floating            503290                       # Number of committed floating point instructions.
system.switch_cpus3.commit.integer          139723451                       # Number of committed integer instructions.
system.switch_cpus3.commit.functionCalls        28128                       # Number of function calls committed.
system.switch_cpus3.commit.committedInstType_0::No_OpClass          245      0.00%      0.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntAlu    115747624     82.84%     82.84% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntMult      3452573      2.47%     85.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntDiv            0      0.00%     85.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatAdd            0      0.00%     85.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCmp            0      0.00%     85.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCvt            0      0.00%     85.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMult            0      0.00%     85.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMultAcc            0      0.00%     85.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatDiv            0      0.00%     85.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMisc            0      0.00%     85.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatSqrt            0      0.00%     85.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAdd            0      0.00%     85.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAddAcc            0      0.00%     85.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAlu            0      0.00%     85.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCmp            0      0.00%     85.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCvt            0      0.00%     85.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMisc            0      0.00%     85.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMult            0      0.00%     85.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMultAcc            0      0.00%     85.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShift            0      0.00%     85.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     85.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdDiv            0      0.00%     85.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSqrt            0      0.00%     85.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAdd            0      0.00%     85.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     85.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCmp            0      0.00%     85.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCvt            0      0.00%     85.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatDiv            0      0.00%     85.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     85.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMult            0      0.00%     85.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     85.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     85.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     85.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     85.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     85.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     85.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     85.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAes            0      0.00%     85.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAesMix            0      0.00%     85.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     85.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     85.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     85.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     85.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     85.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     85.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdPredAlu            0      0.00%     85.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemRead     14066700     10.07%     95.38% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemWrite      5953549      4.26%     99.64% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemRead       251636      0.18%     99.82% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemWrite       251654      0.18%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::total    139723981                       # Class of committed instruction
system.switch_cpus3.commit.commitEligibleSamples      6966044                       # number cycles where commit BW limit reached
system.switch_cpus3.decode.idleCycles         7268169                       # Number of cycles decode is idle
system.switch_cpus3.decode.blockedCycles     40550476                       # Number of cycles decode is blocked
system.switch_cpus3.decode.runCycles         23757625                       # Number of cycles decode is running
system.switch_cpus3.decode.unblockCycles     11703893                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.squashCycles       1258842                       # Number of cycles decode is squashing
system.switch_cpus3.decode.branchResolved     14178018                       # Number of times decode resolved a  branch
system.switch_cpus3.decode.branchMispred         1663                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.decodedInsts     256675690                       # Number of instructions handled by decode
system.switch_cpus3.decode.squashedInsts         4410                       # Number of squashed instructions handled by decode
system.switch_cpus3.dtb.rdAccesses           22961902                       # TLB accesses on read requests
system.switch_cpus3.dtb.wrAccesses           10270659                       # TLB accesses on write requests
system.switch_cpus3.dtb.rdMisses                13948                       # TLB misses on read requests
system.switch_cpus3.dtb.wrMisses                  685                       # TLB misses on write requests
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14978618459262                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.fetch.icacheStallCycles      1153439                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.insts             195563140                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.branches           22794288                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     15752777                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.cycles             82125050                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.squashCycles        2520980                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.miscStallCycles            4                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.pendingTrapStallCycles           28                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.cacheLines         26109806                       # Number of cache lines fetched
system.switch_cpus3.fetch.icacheSquashes          241                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.nisnDist::samples     84539011                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::mean     3.412764                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::stdev     3.358805                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::0        32053252     37.92%     37.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::1         4825367      5.71%     43.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::2         5633540      6.66%     50.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::3         4246611      5.02%     55.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::4         4531363      5.36%     60.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::5         5410226      6.40%     67.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::6         3220176      3.81%     70.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::7         1766002      2.09%     72.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::8        22852474     27.03%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::total     84539011                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.269431                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.311578                       # Number of inst fetches per cycle
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.wrAccesses           26109812                       # TLB accesses on write requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrMisses                   26                       # TLB misses on write requests
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14978618459262                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.lsq0.forwLoads            2760235                       # Number of loads that had data forwarded from stores
system.switch_cpus3.lsq0.squashedLoads       12516045                       # Number of loads squashed
system.switch_cpus3.lsq0.ignoredResponses         2437                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.lsq0.memOrderViolation         7756                       # Number of memory ordering violations
system.switch_cpus3.lsq0.squashedStores       8247947                       # Number of stores squashed
system.switch_cpus3.lsq0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.switch_cpus3.lsq0.blockedByCache           132                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF  28172340459                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.rename.squashCycles       1258842                       # Number of cycles rename is squashing
system.switch_cpus3.rename.idleCycles        11898591                       # Number of cycles rename is idle
system.switch_cpus3.rename.blockCycles       18730275                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus3.rename.runCycles         30625337                       # Number of cycles rename is running
system.switch_cpus3.rename.unblockCycles     22025960                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.renamedInsts     249573350                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents        13056                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents      15792051                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents         11613                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents       4172777                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.renamedOperands    357709717                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.lookups          640395951                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.intLookups       434183140                       # Number of integer rename lookups
system.switch_cpus3.rename.fpLookups          2562389                       # Number of floating rename lookups
system.switch_cpus3.rename.committedMaps    205694593                       # Number of HB maps that are committed
system.switch_cpus3.rename.undoneMaps       152014989                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts         47810767                       # count of insts added to the skid buffer
system.switch_cpus3.rob.reads               300081209                       # The number of ROB reads
system.switch_cpus3.rob.writes              485728434                       # The number of ROB writes
system.switch_cpus3.thread0.numInsts         96259220                       # Number of Instructions committed
system.switch_cpus3.thread0.numOps          139723981                       # Number of Ops committed
system.switch_cpus3.thread0.numMemRefs              0                       # Number of Memory References
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
