#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Feb 24 22:47:02 2020
# Process ID: 3464
# Current directory: /home/yna/Documents/cpu/cpu_src
# Command line: vivado
# Log file: /home/yna/Documents/cpu/cpu_src/vivado.log
# Journal file: /home/yna/Documents/cpu/cpu_src/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/yna/Documents/cpu/work/cpu/cpu.xpr
launch_simulation
source cpu_tb.tcl
restart
restart
run 10 ms
restart
run 1 ms
close_sim
launch_simulation
source cpu_tb.tcl
restart
run 1 ms
restart
run 1 ms
close_sim
launch_simulation
source cpu_tb.tcl
current_wave_config {Untitled 3}
add_wave {{/cpu_tb/CPU0/instruction}} 
current_wave_config {Untitled 3}
add_wave {{/cpu_tb/CPU0/uart_IN_data}} 
restart
run 1 ms
close_sim
launch_simulation
source cpu_tb.tcl
restart
run 1 ms
close_sim
launch_simulation
source cpu_tb.tcl
restart
run 1 ms
close_sim
launch_simulation
source cpu_tb.tcl
restart
run 1 ms
restart
run 1 ms
run 1 ms
run 1 ms
run 1 ms
run 1 ms
current_wave_config {Untitled 6}
add_wave {{/cpu_tb/CPU0/uart_IN_data}} 
restart
run 1 ms
run all
current_wave_config {Untitled 6}
add_wave {{/cpu_tb/CPU0/instruction}} 
current_wave_config {Untitled 6}
add_wave {{/cpu_tb/CPU0/pc}} 
restart
run 1 ms
run 1 ms
close_sim
launch_simulation
source cpu_tb.tcl
current_wave_config {Untitled 7}
add_wave {{/cpu_tb/CPU0/uart_IN_data}} 
current_wave_config {Untitled 7}
add_wave {{/cpu_tb/CPU0/instruction}} 
restart
run 1 ms
close_sim
launch_simulation
source cpu_tb.tcl
restart
run 1 ms
close_sim
launch_simulation
source cpu_tb.tcl
current_wave_config {}
add_wave {{/cpu_tb/CPU0/uart_IN_data}} 
restart
run 1 ms
current_wave_config {Untitled 9}
add_wave {{/cpu_tb/CPU0/instruction}} 
restart
run 1 ms
restart
run 1 ms
restart
run 1 ms
close_sim
launch_simulation
source cpu_tb.tcl
current_wave_config {}
add_wave {{/cpu_tb/CPU0/instruction}} 
restart
restart
run 100 us
current_wave_config {Untitled 10}
add_wave {{/cpu_tb/CPU0/uart_IN_data}} 
restart
run 100 us
close_sim
launch_simulation
source cpu_tb.tcl
restart
run 100 us
close_sim
launch_simulation
source cpu_tb.tcl
restart
run 100 us
restart
run 100 us
run 100 us
run 100 us
restart
run 100 ms
run 100 ms
run 100 ms
run 100 ms
current_wave_config {Untitled 12}
add_wave {{/cpu_tb/CPU0/instruction}} 
current_wave_config {Untitled 12}
add_wave {{/cpu_tb/CPU0/pc}} 
current_wave_config {Untitled 12}
add_wave {{/cpu_tb/CPU0/uart_IN_data}} 
restart
run 100 ms
import_files -norecurse /home/yna/Documents/cpu/cpu_src/src/hardware_counter.v
close_sim
launch_simulation
source cpu_tb.tcl
restart
run 100 ms
current_wave_config {Untitled 13}
add_wave {{/cpu_tb/CPU0/instruction}} 
current_wave_config {Untitled 13}
add_wave {{/cpu_tb/CPU0/pc}} 
restart
restart
run 100 ms
restart
run 100 ms
run all
close_sim
launch_simulation
source cpu_tb.tcl
current_wave_config {}
add_wave {{/cpu_tb/CPU0/pc}} 
current_wave_config {Untitled 14}
add_wave {{/cpu_tb/CPU0/instruction}} 
current_wave_config {Untitled 14}
add_wave {{/cpu_tb/CPU0/uart_IN_data}} 
current_wave_config {Untitled 14}
add_wave {{/cpu_tb/CPU0/hc_OUT_data}} 
restart
run 100 ms
current_wave_config {Untitled 14}
add_wave {{/cpu_tb/CPU0/REG0/mem[15]}} 
current_wave_config {Untitled 14}
add_wave {{/cpu_tb/CPU0/REG0/rd}} 
restart
run 100 ms
current_wave_config {Untitled 14}
add_wave {{/cpu_tb/CPU0/REG0/w_data}} 
restart
run 10 ms
restart
run 1 ms
create_wave_config; add_wave /; set_property needs_save false [current_wave_config]
current_wave_config {Untitled 14}
add_wave {{/cpu_tb/CPU0/REG0/mem[10]}} 
export_ip_user_files -of_objects  [get_files /home/yna/Documents/cpu/work/cpu/cpu.srcs/sources_1/imports/src/memory.v] -no_script -reset -force -quiet
remove_files  /home/yna/Documents/cpu/work/cpu/cpu.srcs/sources_1/imports/src/memory.v
import_files -force -norecurse /home/yna/Documents/cpu/cpu_src/src/memory.v
close_sim
launch_simulation
source cpu_tb.tcl
current_wave_config {}
add_wave {{/cpu_tb/CPU0/pc}} 
current_wave_config {Untitled 16}
add_wave {{/cpu_tb/CPU0/instruction}} 
restart
run 1 ms
close_sim
launch_simulation
source cpu_tb.tcl
restart
run 1 ms
close_sim
launch_simulation
source cpu_tb.tcl
run all
current_wave_config {Untitled 18}
add_wave {{/cpu_tb/CPU0/instruction}} 
current_wave_config {Untitled 18}
add_wave {{/cpu_tb/CPU0/pc}} 
restart
run 1 ms
restart
run 100 us
current_wave_config {Untitled 18}
add_wave {{/cpu_tb/CPU0/ALU0/op1}} 
current_wave_config {Untitled 18}
add_wave {{/cpu_tb/CPU0/ALU0/op2}} 
current_wave_config {Untitled 18}
add_wave {{/cpu_tb/CPU0/ALU0/alu_ctrl}} 
current_wave_config {Untitled 18}
add_wave {{/cpu_tb/CPU0/ALU0/branch}} 
current_wave_config {Untitled 18}
add_wave {{/cpu_tb/CPU0/ALU0/result}} 
current_wave_config {Untitled 18}
add_wave {{/cpu_tb/CPU0/ALU0/zero}} 
current_wave_config {Untitled 18}
add_wave {{/cpu_tb/CPU0/W0/npc}} 
restart
run 100 us
current_wave_config {Untitled 18}
add_wave {{/cpu_tb/CPU0/imm}} 
restart
run 100 us
current_wave_config {Untitled 18}
add_wave {{/cpu_tb/CPU0/REG0/mem[15]}} 
current_wave_config {Untitled 18}
add_wave {{/cpu_tb/CPU0/REG0/rd}} 
restart
run 10 us
run 10 us
current_wave_config {Untitled 18}
add_wave {{/cpu_tb/CPU0/REG0/w_data}} 
restart
run 10 us
run 10 us
current_wave_config {Untitled 18}
add_wave {{/cpu_tb/CPU0/MEM0/r_data}} 
current_wave_config {Untitled 18}
add_wave {{/cpu_tb/CPU0/MEM0/r_addr}} 
restart
run 10 us
run 10 us
current_wave_config {Untitled 18}
add_wave {{/cpu_tb/CPU0/MEM0/w_addr}} 
restart
run 10 us
run 10 us
current_wave_config {Untitled 18}
add_wave {{/cpu_tb/CPU0/REG0/mem[14]}} 
current_wave_config {Untitled 18}
add_wave {{/cpu_tb/CPU0/REG0/mem[2]}} 
current_wave_config {Untitled 18}
add_wave {{/cpu_tb/CPU0/REG0/mem[15]}} 
current_wave_config {Untitled 18}
add_wave {{/cpu_tb/CPU0/MEM0/w_data}} 
current_wave_config {Untitled 18}
add_wave {{/cpu_tb/CPU0/MEM0/w_data}} 
restart
run 10 us
current_wave_config {Untitled 18}
add_wave {{/cpu_tb/CPU0/MEM0/mem_write}} 
restart
run 10 us
close_sim
launch_simulation
source cpu_tb.tcl
restart
current_wave_config {Untitled 19}
add_wave {{/cpu_tb/CPU0/pc}} 
current_wave_config {Untitled 19}
add_wave {{/cpu_tb/CPU0/instruction}} 
run 100 us
run 100 ms
restart
run all
close_sim
launch_simulation
source cpu_tb.tcl
run 100 ms
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
reset_run synth_1
set_property is_enabled false [get_files  /home/yna/Documents/cpu/work/cpu/cpu.srcs/sources_1/imports/b3exp/testbench/cpu_tb.v]
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
set_property is_enabled true [get_files  /home/yna/Documents/cpu/work/cpu/cpu.srcs/sources_1/imports/b3exp/testbench/cpu_tb.v]
close_sim
launch_simulation
launch_simulation
