###############################################################
#  Generated by:      Cadence Innovus 19.17-s077_1
#  OS:                Linux x86_64(Host ID ieng6-ece-07.ucsd.edu)
#  Generated on:      Wed Mar 22 06:01:06 2023
#  Design:            dualcore
#  Command:           report_timing -max_paths 5 > ${design}.post_route.timing.rpt
###############################################################
Path 1: VIOLATED Late External Delay Assertion 
Endpoint:   psum_norm_1[10]                 (^) checked with  leading edge of 
'clk1'
Beginpoint: normalizer_inst/div_sel_3_reg/Q (v) triggered by  leading edge of 
'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  2.757
= Slack Time                   -1.957
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  2.147
     = Beginpoint Arrival Time       2.147
     +-------------------------------------------------------------------------------------------------+ 
     |               Instance               |        Arc        |  Cell   | Delay | Arrival | Required | 
     |                                      |                   |         |       |  Time   |   Time   | 
     |--------------------------------------+-------------------+---------+-------+---------+----------| 
     | normalizer_inst/div_sel_3_reg        | CP ^              |         |       |   2.147 |    0.190 | 
     | normalizer_inst/div_sel_3_reg        | CP ^ -> Q v       | DFQD1   | 0.175 |   2.322 |    0.365 | 
     | normalizer_inst/FE_OFC2314_div_sel_3 | I v -> ZN ^       | CKND6   | 0.060 |   2.382 |    0.425 | 
     | normalizer_inst/FE_OFC2320_div_sel_3 | I ^ -> Z ^        | BUFFD3  | 0.077 |   2.458 |    0.501 | 
     | normalizer_inst/U15834               | A1 ^ -> ZN v      | ND2D1   | 0.088 |   2.546 |    0.589 | 
     | normalizer_inst/U15835               | B v -> ZN ^       | IOA21D2 | 0.197 |   2.743 |    0.786 | 
     |                                      | psum_norm_1[10] ^ |         | 0.014 |   2.757 |    0.800 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Late External Delay Assertion 
Endpoint:   psum_norm_2[0]                        (v) checked with  leading 
edge of 'clk2'
Beginpoint: normalizer_inst/div_out_2_reg_1__0_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  2.743
= Slack Time                   -1.943
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  2.373
     = Beginpoint Arrival Time       2.373
     +-----------------------------------------------------------------------------------------------+ 
     |              Instance               |       Arc        |  Cell   | Delay | Arrival | Required | 
     |                                     |                  |         |       |  Time   |   Time   | 
     |-------------------------------------+------------------+---------+-------+---------+----------| 
     | normalizer_inst/div_out_2_reg_1__0_ | CP ^             |         |       |   2.373 |    0.430 | 
     | normalizer_inst/div_out_2_reg_1__0_ | CP ^ -> Q v      | DFQD1   | 0.148 |   2.522 |    0.578 | 
     | normalizer_inst/U15845              | A2 v -> ZN v     | IOA21D1 | 0.067 |   2.589 |    0.645 | 
     | FE_PSBC4473_psum_norm_2_0           | I v -> ZN ^      | INVD1   | 0.079 |   2.667 |    0.724 | 
     | FE_PSBC4472_psum_norm_2_0           | I ^ -> ZN v      | INVD2   | 0.072 |   2.739 |    0.796 | 
     |                                     | psum_norm_2[0] v |         | 0.004 |   2.743 |    0.800 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Late External Delay Assertion 
Endpoint:   psum_norm_1[9]                  (^) checked with  leading edge of 
'clk1'
Beginpoint: normalizer_inst/div_sel_3_reg/Q (v) triggered by  leading edge of 
'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  2.717
= Slack Time                   -1.917
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  2.147
     = Beginpoint Arrival Time       2.147
     +------------------------------------------------------------------------------------------------+ 
     |               Instance               |       Arc        |  Cell   | Delay | Arrival | Required | 
     |                                      |                  |         |       |  Time   |   Time   | 
     |--------------------------------------+------------------+---------+-------+---------+----------| 
     | normalizer_inst/div_sel_3_reg        | CP ^             |         |       |   2.147 |    0.231 | 
     | normalizer_inst/div_sel_3_reg        | CP ^ -> Q v      | DFQD1   | 0.175 |   2.322 |    0.405 | 
     | normalizer_inst/FE_OFC2314_div_sel_3 | I v -> ZN ^      | CKND6   | 0.060 |   2.382 |    0.465 | 
     | normalizer_inst/FE_OFC2320_div_sel_3 | I ^ -> Z ^       | BUFFD3  | 0.077 |   2.458 |    0.542 | 
     | normalizer_inst/U15829               | A1 ^ -> ZN v     | ND2D1   | 0.086 |   2.545 |    0.628 | 
     | normalizer_inst/U15830               | B v -> ZN ^      | IOA21D2 | 0.049 |   2.594 |    0.678 | 
     | FE_PSC5605_psum_norm_1_9             | I ^ -> Z ^       | CKBD4   | 0.107 |   2.701 |    0.784 | 
     |                                      | psum_norm_1[9] ^ |         | 0.016 |   2.717 |    0.800 | 
     +------------------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Late External Delay Assertion 
Endpoint:   psum_norm_2[10]                 (^) checked with  leading edge of 
'clk2'
Beginpoint: normalizer_inst/div_sel_3_reg/Q (v) triggered by  leading edge of 
'clk1'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  2.708
= Slack Time                   -1.908
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  2.147
     = Beginpoint Arrival Time       2.147
     +-------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |        Arc        |  Cell   | Delay | Arrival | Required | 
     |                                                  |                   |         |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------------+---------+-------+---------+----------| 
     | normalizer_inst/div_sel_3_reg                    | CP ^              |         |       |   2.147 |    0.239 | 
     | normalizer_inst/div_sel_3_reg                    | CP ^ -> Q v       | DFQD1   | 0.175 |   2.322 |    0.414 | 
     | normalizer_inst/FE_OFC2314_div_sel_3             | I v -> ZN ^       | CKND6   | 0.060 |   2.382 |    0.474 | 
     | normalizer_inst/FE_OFC2320_div_sel_3             | I ^ -> Z ^        | BUFFD3  | 0.077 |   2.458 |    0.550 | 
     | normalizer_inst/FE_PSC5610_FE_OFN16253_div_sel_3 | I ^ -> Z ^        | BUFFD1  | 0.058 |   2.516 |    0.608 | 
     | normalizer_inst/U13461                           | A1 ^ -> ZN v      | ND2D2   | 0.064 |   2.581 |    0.673 | 
     | normalizer_inst/U15846                           | B v -> ZN ^       | IOA21D2 | 0.043 |   2.624 |    0.716 | 
     | FE_PSC5618_psum_norm_2_10                        | I ^ -> Z ^        | BUFFD6  | 0.072 |   2.696 |    0.788 | 
     |                                                  | psum_norm_2[10] ^ |         | 0.012 |   2.708 |    0.800 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Late External Delay Assertion 
Endpoint:   psum_norm_1[7]                  (^) checked with  leading edge of 
'clk1'
Beginpoint: normalizer_inst/div_sel_3_reg/Q (v) triggered by  leading edge of 
'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  2.701
= Slack Time                   -1.901
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  2.147
     = Beginpoint Arrival Time       2.147
     +------------------------------------------------------------------------------------------------+ 
     |               Instance               |       Arc        |  Cell   | Delay | Arrival | Required | 
     |                                      |                  |         |       |  Time   |   Time   | 
     |--------------------------------------+------------------+---------+-------+---------+----------| 
     | normalizer_inst/div_sel_3_reg        | CP ^             |         |       |   2.147 |    0.246 | 
     | normalizer_inst/div_sel_3_reg        | CP ^ -> Q v      | DFQD1   | 0.175 |   2.322 |    0.421 | 
     | normalizer_inst/FE_OFC2314_div_sel_3 | I v -> ZN ^      | CKND6   | 0.060 |   2.382 |    0.481 | 
     | normalizer_inst/FE_OFC2320_div_sel_3 | I ^ -> Z ^       | BUFFD3  | 0.077 |   2.458 |    0.557 | 
     | normalizer_inst/U15822               | A1 ^ -> ZN v     | ND2D1   | 0.080 |   2.538 |    0.637 | 
     | normalizer_inst/U15823               | B v -> ZN ^      | IOA21D2 | 0.151 |   2.689 |    0.788 | 
     |                                      | psum_norm_1[7] ^ |         | 0.012 |   2.701 |    0.800 | 
     +------------------------------------------------------------------------------------------------+ 

