Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Sat Sep 15 01:53:25 2018
| Host         : eda04 running 64-bit Debian GNU/Linux 9.5 (stretch)
| Command      : report_utilization -file ./impl-output/post_place_util.rpt
| Design       : dnn_accelerator_top
| Device       : xcvu095ffvc1517-3
| Design State : Fully Placed
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| CLB LUTs                   | 16866 |     0 |    537600 |  3.14 |
|   LUT as Logic             | 16733 |     0 |    537600 |  3.11 |
|   LUT as Memory            |   133 |     0 |     76800 |  0.17 |
|     LUT as Distributed RAM |    72 |     0 |           |       |
|     LUT as Shift Register  |    61 |     0 |           |       |
| CLB Registers              | 29679 |     0 |   1075200 |  2.76 |
|   Register as Flip Flop    | 29679 |     0 |   1075200 |  2.76 |
|   Register as Latch        |     0 |     0 |   1075200 |  0.00 |
| CARRY8                     |   316 |     0 |     67200 |  0.47 |
| F7 Muxes                   |     2 |     0 |    268800 | <0.01 |
| F8 Muxes                   |     0 |     0 |    134400 |  0.00 |
| F9 Muxes                   |     0 |     0 |     67200 |  0.00 |
+----------------------------+-------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 40    |          Yes |         Set |            - |
| 29639 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+-------------------------------------------+-------+-------+-----------+-------+
|                 Site Type                 |  Used | Fixed | Available | Util% |
+-------------------------------------------+-------+-------+-----------+-------+
| CLB                                       |  3915 |     0 |     67200 |  5.83 |
|   CLBL                                    |  3361 |     0 |           |       |
|   CLBM                                    |   554 |     0 |           |       |
| LUT as Logic                              | 16733 |     0 |    537600 |  3.11 |
|   using O5 output only                    |    81 |       |           |       |
|   using O6 output only                    | 10824 |       |           |       |
|   using O5 and O6                         |  5828 |       |           |       |
| LUT as Memory                             |   133 |     0 |     76800 |  0.17 |
|   LUT as Distributed RAM                  |    72 |     0 |           |       |
|     using O5 output only                  |     0 |       |           |       |
|     using O6 output only                  |     0 |       |           |       |
|     using O5 and O6                       |    72 |       |           |       |
|   LUT as Shift Register                   |    61 |     0 |           |       |
|     using O5 output only                  |     0 |       |           |       |
|     using O6 output only                  |    29 |       |           |       |
|     using O5 and O6                       |    32 |       |           |       |
| LUT Flip Flop Pairs                       | 10924 |     0 |    537600 |  2.03 |
|   fully used LUT-FF pairs                 |  3176 |       |           |       |
|   LUT-FF pairs with one unused LUT output |  7374 |       |           |       |
|   LUT-FF pairs with one unused Flip Flop  |  4133 |       |           |       |
| Unique Control Sets                       |   147 |       |           |       |
+-------------------------------------------+-------+-------+-----------+-------+
* Note: Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |   97 |     0 |      1728 |  5.61 |
|   RAMB36/FIFO*    |   62 |     0 |      1728 |  3.59 |
|     RAMB36E2 only |   62 |       |           |       |
|   RAMB18          |   70 |     0 |      3456 |  2.03 |
|     RAMB18E2 only |   70 |       |           |       |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |   64 |     0 |       768 |  8.33 |
|   DSP48E2 only |   64 |       |           |       |
+----------------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |  108 |     0 |       520 | 20.77 |
| HPIOB            |  108 |     0 |       468 | 23.08 |
|   INPUT          |    3 |       |           |       |
|   OUTPUT         |  105 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HRIO             |    0 |     0 |        52 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |       360 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |       360 |  0.00 |
| HRIODIFFINBUF    |    0 |     0 |        24 |  0.00 |
| HRIODIFFOUTBUF   |    0 |     0 |        24 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |       128 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |       832 |  0.00 |
| BITSLICE_TX      |    0 |     0 |       128 |  0.00 |
| RIU_OR           |    0 |     0 |        64 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |   11 |     0 |       960 |  1.15 |
|   BUFGCE             |   11 |     0 |       384 |  2.86 |
|   BUFGCE_DIV         |    0 |     0 |        64 |  0.00 |
|   BUFG_GT            |    0 |     0 |       384 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |       128 |  0.00 |
| PLLE3_ADV            |    0 |     0 |        32 |  0.00 |
| MMCME3_ADV           |    0 |     0 |        16 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two global buffer resources. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+-----------+-------+
|    Site Type    | Used | Fixed | Available | Util% |
+-----------------+------+-------+-----------+-------+
| CMAC            |    0 |     0 |         4 |  0.00 |
| GTHE3_CHANNEL   |    0 |     0 |        20 |  0.00 |
| GTHE3_COMMON    |    0 |     0 |         5 |  0.00 |
| GTYE3_CHANNEL   |    0 |     0 |        20 |  0.00 |
| GTYE3_COMMON    |    0 |     0 |         5 |  0.00 |
| IBUFDS_GTE3     |    0 |     0 |        20 |  0.00 |
| ILKN            |    0 |     0 |         6 |  0.00 |
| OBUFDS_GTE3     |    0 |     0 |        20 |  0.00 |
| OBUFDS_GTE3_ADV |    0 |     0 |        20 |  0.00 |
| PCIE_3_1        |    0 |     0 |         4 |  0.00 |
| SYSMONE1        |    0 |     0 |         1 |  0.00 |
+-----------------+------+-------+-----------+-------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE3 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+----------+-------+---------------------+
| Ref Name |  Used | Functional Category |
+----------+-------+---------------------+
| FDRE     | 29639 |            Register |
| LUT3     |  9861 |                 CLB |
| LUT2     |  5480 |                 CLB |
| LUT5     |  4469 |                 CLB |
| LUT4     |  1465 |                 CLB |
| LUT6     |  1018 |                 CLB |
| CARRY8   |   316 |                 CLB |
| LUT1     |   268 |                 CLB |
| RAMD32   |   126 |                 CLB |
| OBUF     |    94 |                 I/O |
| SRL16E   |    93 |                 CLB |
| RAMB18E2 |    70 |           Block Ram |
| DSP48E2  |    64 |          Arithmetic |
| RAMB36E2 |    62 |           Block Ram |
| FDSE     |    40 |            Register |
| RAMS32   |    18 |                 CLB |
| OBUFT    |    11 |                 I/O |
| BUFGCE   |    11 |               Clock |
| INBUF    |     3 |                 I/O |
| IBUFCTRL |     3 |              Others |
| MUXF7    |     2 |                 CLB |
+----------+-------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


