-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
-- Date        : Sat Nov  9 23:21:11 2024
-- Host        : fengwuyu running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingMaxPool_hls_4_0/finn_design_StreamingMaxPool_hls_4_0_sim_netlist.vhdl
-- Design      : finn_design_StreamingMaxPool_hls_4_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg400-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W is
  port (
    \q0_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    buf_V_10_d0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_0_in : in STD_LOGIC;
    address0 : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W : entity is "StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W";
end finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W;

architecture STRUCTURE of finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W is
  signal \q00__9\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_0_0 : label is 39;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_0_0 : label is "grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28/buf_V_10_U/ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_15_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_0_0 : label is "GND:A4";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_0_0 : label is 12;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_15_1_1 : label is 39;
  attribute RTL_RAM_NAME of ram_reg_0_15_1_1 : label is "grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28/buf_V_10_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_1_1 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_1_1 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_1_1 : label is 12;
  attribute ram_offset of ram_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_15_2_2 : label is 39;
  attribute RTL_RAM_NAME of ram_reg_0_15_2_2 : label is "grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28/buf_V_10_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_2_2 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_2_2 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_2_2 : label is 12;
  attribute ram_offset of ram_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_15_2_2 : label is 2;
begin
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__9\(0),
      Q => \q0_reg[2]_0\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__9\(1),
      Q => \q0_reg[2]_0\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__9\(2),
      Q => \q0_reg[2]_0\(2),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => buf_V_10_d0(0),
      O => \q00__9\(0),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => buf_V_10_d0(1),
      O => \q00__9\(1),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => buf_V_10_d0(2),
      O => \q00__9\(2),
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_1 is
  port (
    \q0_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    buf_V_11_d0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_0_in : in STD_LOGIC;
    address0 : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_1 : entity is "StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W";
end finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_1;

architecture STRUCTURE of finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_1 is
  signal \q00__10\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_0_0 : label is 39;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_0_0 : label is "grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28/buf_V_11_U/ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_15_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_0_0 : label is "GND:A4";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_0_0 : label is 12;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_15_1_1 : label is 39;
  attribute RTL_RAM_NAME of ram_reg_0_15_1_1 : label is "grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28/buf_V_11_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_1_1 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_1_1 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_1_1 : label is 12;
  attribute ram_offset of ram_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_15_2_2 : label is 39;
  attribute RTL_RAM_NAME of ram_reg_0_15_2_2 : label is "grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28/buf_V_11_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_2_2 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_2_2 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_2_2 : label is 12;
  attribute ram_offset of ram_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_15_2_2 : label is 2;
begin
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__10\(0),
      Q => \q0_reg[2]_0\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__10\(1),
      Q => \q0_reg[2]_0\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__10\(2),
      Q => \q0_reg[2]_0\(2),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => buf_V_11_d0(0),
      O => \q00__10\(0),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => buf_V_11_d0(1),
      O => \q00__10\(1),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => buf_V_11_d0(2),
      O => \q00__10\(2),
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_10 is
  port (
    \q0_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    buf_V_1_d0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_0_in : in STD_LOGIC;
    address0 : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_10 : entity is "StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W";
end finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_10;

architecture STRUCTURE of finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_10 is
  signal \q00__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_0_0 : label is 39;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_0_0 : label is "grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28/buf_V_1_U/ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_15_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_0_0 : label is "GND:A4";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_0_0 : label is 12;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_15_1_1 : label is 39;
  attribute RTL_RAM_NAME of ram_reg_0_15_1_1 : label is "grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28/buf_V_1_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_1_1 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_1_1 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_1_1 : label is 12;
  attribute ram_offset of ram_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_15_2_2 : label is 39;
  attribute RTL_RAM_NAME of ram_reg_0_15_2_2 : label is "grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28/buf_V_1_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_2_2 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_2_2 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_2_2 : label is 12;
  attribute ram_offset of ram_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_15_2_2 : label is 2;
begin
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__0\(0),
      Q => \q0_reg[2]_0\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__0\(1),
      Q => \q0_reg[2]_0\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__0\(2),
      Q => \q0_reg[2]_0\(2),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => buf_V_1_d0(0),
      O => \q00__0\(0),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => buf_V_1_d0(1),
      O => \q00__0\(1),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => buf_V_1_d0(2),
      O => \q00__0\(2),
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_11 is
  port (
    \q0_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    buf_V_20_d0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_0_in : in STD_LOGIC;
    address0 : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_11 : entity is "StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W";
end finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_11;

architecture STRUCTURE of finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_11 is
  signal \q00__19\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_0_0 : label is 39;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_0_0 : label is "grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28/buf_V_20_U/ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_15_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_0_0 : label is "GND:A4";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_0_0 : label is 12;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_15_1_1 : label is 39;
  attribute RTL_RAM_NAME of ram_reg_0_15_1_1 : label is "grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28/buf_V_20_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_1_1 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_1_1 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_1_1 : label is 12;
  attribute ram_offset of ram_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_15_2_2 : label is 39;
  attribute RTL_RAM_NAME of ram_reg_0_15_2_2 : label is "grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28/buf_V_20_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_2_2 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_2_2 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_2_2 : label is 12;
  attribute ram_offset of ram_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_15_2_2 : label is 2;
begin
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__19\(0),
      Q => \q0_reg[2]_0\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__19\(1),
      Q => \q0_reg[2]_0\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__19\(2),
      Q => \q0_reg[2]_0\(2),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => buf_V_20_d0(0),
      O => \q00__19\(0),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => buf_V_20_d0(1),
      O => \q00__19\(1),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => buf_V_20_d0(2),
      O => \q00__19\(2),
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_12 is
  port (
    \q0_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    buf_V_21_d0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_0_in : in STD_LOGIC;
    address0 : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_12 : entity is "StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W";
end finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_12;

architecture STRUCTURE of finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_12 is
  signal \q00__20\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_0_0 : label is 39;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_0_0 : label is "grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28/buf_V_21_U/ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_15_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_0_0 : label is "GND:A4";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_0_0 : label is 12;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_15_1_1 : label is 39;
  attribute RTL_RAM_NAME of ram_reg_0_15_1_1 : label is "grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28/buf_V_21_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_1_1 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_1_1 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_1_1 : label is 12;
  attribute ram_offset of ram_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_15_2_2 : label is 39;
  attribute RTL_RAM_NAME of ram_reg_0_15_2_2 : label is "grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28/buf_V_21_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_2_2 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_2_2 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_2_2 : label is 12;
  attribute ram_offset of ram_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_15_2_2 : label is 2;
begin
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__20\(0),
      Q => \q0_reg[2]_0\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__20\(1),
      Q => \q0_reg[2]_0\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__20\(2),
      Q => \q0_reg[2]_0\(2),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => buf_V_21_d0(0),
      O => \q00__20\(0),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => buf_V_21_d0(1),
      O => \q00__20\(1),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => buf_V_21_d0(2),
      O => \q00__20\(2),
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_13 is
  port (
    \q0_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    buf_V_22_d0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_0_in : in STD_LOGIC;
    address0 : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_13 : entity is "StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W";
end finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_13;

architecture STRUCTURE of finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_13 is
  signal \q00__21\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_0_0 : label is 39;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_0_0 : label is "grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28/buf_V_22_U/ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_15_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_0_0 : label is "GND:A4";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_0_0 : label is 12;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_15_1_1 : label is 39;
  attribute RTL_RAM_NAME of ram_reg_0_15_1_1 : label is "grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28/buf_V_22_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_1_1 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_1_1 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_1_1 : label is 12;
  attribute ram_offset of ram_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_15_2_2 : label is 39;
  attribute RTL_RAM_NAME of ram_reg_0_15_2_2 : label is "grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28/buf_V_22_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_2_2 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_2_2 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_2_2 : label is 12;
  attribute ram_offset of ram_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_15_2_2 : label is 2;
begin
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__21\(0),
      Q => \q0_reg[2]_0\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__21\(1),
      Q => \q0_reg[2]_0\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__21\(2),
      Q => \q0_reg[2]_0\(2),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => buf_V_22_d0(0),
      O => \q00__21\(0),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => buf_V_22_d0(1),
      O => \q00__21\(1),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => buf_V_22_d0(2),
      O => \q00__21\(2),
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_14 is
  port (
    \q0_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    buf_V_23_d0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_0_in : in STD_LOGIC;
    address0 : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_14 : entity is "StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W";
end finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_14;

architecture STRUCTURE of finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_14 is
  signal \q00__22\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_0_0 : label is 39;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_0_0 : label is "grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28/buf_V_23_U/ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_15_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_0_0 : label is "GND:A4";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_0_0 : label is 12;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_15_1_1 : label is 39;
  attribute RTL_RAM_NAME of ram_reg_0_15_1_1 : label is "grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28/buf_V_23_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_1_1 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_1_1 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_1_1 : label is 12;
  attribute ram_offset of ram_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_15_2_2 : label is 39;
  attribute RTL_RAM_NAME of ram_reg_0_15_2_2 : label is "grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28/buf_V_23_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_2_2 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_2_2 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_2_2 : label is 12;
  attribute ram_offset of ram_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_15_2_2 : label is 2;
begin
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__22\(0),
      Q => \q0_reg[2]_0\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__22\(1),
      Q => \q0_reg[2]_0\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__22\(2),
      Q => \q0_reg[2]_0\(2),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => buf_V_23_d0(0),
      O => \q00__22\(0),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => buf_V_23_d0(1),
      O => \q00__22\(1),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => buf_V_23_d0(2),
      O => \q00__22\(2),
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_15 is
  port (
    \q0_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    buf_V_24_d0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_0_in : in STD_LOGIC;
    address0 : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_15 : entity is "StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W";
end finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_15;

architecture STRUCTURE of finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_15 is
  signal \q00__23\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_0_0 : label is 39;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_0_0 : label is "grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28/buf_V_24_U/ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_15_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_0_0 : label is "GND:A4";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_0_0 : label is 12;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_15_1_1 : label is 39;
  attribute RTL_RAM_NAME of ram_reg_0_15_1_1 : label is "grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28/buf_V_24_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_1_1 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_1_1 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_1_1 : label is 12;
  attribute ram_offset of ram_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_15_2_2 : label is 39;
  attribute RTL_RAM_NAME of ram_reg_0_15_2_2 : label is "grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28/buf_V_24_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_2_2 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_2_2 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_2_2 : label is 12;
  attribute ram_offset of ram_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_15_2_2 : label is 2;
begin
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__23\(0),
      Q => \q0_reg[2]_0\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__23\(1),
      Q => \q0_reg[2]_0\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__23\(2),
      Q => \q0_reg[2]_0\(2),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => buf_V_24_d0(0),
      O => \q00__23\(0),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => buf_V_24_d0(1),
      O => \q00__23\(1),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => buf_V_24_d0(2),
      O => \q00__23\(2),
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_16 is
  port (
    \q0_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    buf_V_25_d0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_0_in : in STD_LOGIC;
    address0 : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_16 : entity is "StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W";
end finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_16;

architecture STRUCTURE of finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_16 is
  signal \q00__24\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_0_0 : label is 39;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_0_0 : label is "grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28/buf_V_25_U/ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_15_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_0_0 : label is "GND:A4";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_0_0 : label is 12;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_15_1_1 : label is 39;
  attribute RTL_RAM_NAME of ram_reg_0_15_1_1 : label is "grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28/buf_V_25_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_1_1 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_1_1 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_1_1 : label is 12;
  attribute ram_offset of ram_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_15_2_2 : label is 39;
  attribute RTL_RAM_NAME of ram_reg_0_15_2_2 : label is "grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28/buf_V_25_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_2_2 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_2_2 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_2_2 : label is 12;
  attribute ram_offset of ram_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_15_2_2 : label is 2;
begin
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__24\(0),
      Q => \q0_reg[2]_0\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__24\(1),
      Q => \q0_reg[2]_0\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__24\(2),
      Q => \q0_reg[2]_0\(2),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => buf_V_25_d0(0),
      O => \q00__24\(0),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => buf_V_25_d0(1),
      O => \q00__24\(1),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => buf_V_25_d0(2),
      O => \q00__24\(2),
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_17 is
  port (
    \q0_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    buf_V_26_d0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_0_in : in STD_LOGIC;
    address0 : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_17 : entity is "StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W";
end finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_17;

architecture STRUCTURE of finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_17 is
  signal \q00__25\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_0_0 : label is 39;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_0_0 : label is "grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28/buf_V_26_U/ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_15_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_0_0 : label is "GND:A4";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_0_0 : label is 12;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_15_1_1 : label is 39;
  attribute RTL_RAM_NAME of ram_reg_0_15_1_1 : label is "grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28/buf_V_26_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_1_1 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_1_1 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_1_1 : label is 12;
  attribute ram_offset of ram_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_15_2_2 : label is 39;
  attribute RTL_RAM_NAME of ram_reg_0_15_2_2 : label is "grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28/buf_V_26_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_2_2 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_2_2 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_2_2 : label is 12;
  attribute ram_offset of ram_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_15_2_2 : label is 2;
begin
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__25\(0),
      Q => \q0_reg[2]_0\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__25\(1),
      Q => \q0_reg[2]_0\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__25\(2),
      Q => \q0_reg[2]_0\(2),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => buf_V_26_d0(0),
      O => \q00__25\(0),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => buf_V_26_d0(1),
      O => \q00__25\(1),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => buf_V_26_d0(2),
      O => \q00__25\(2),
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_18 is
  port (
    \q0_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    buf_V_27_d0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_0_in : in STD_LOGIC;
    address0 : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_18 : entity is "StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W";
end finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_18;

architecture STRUCTURE of finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_18 is
  signal \q00__26\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_0_0 : label is 39;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_0_0 : label is "grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28/buf_V_27_U/ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_15_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_0_0 : label is "GND:A4";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_0_0 : label is 12;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_15_1_1 : label is 39;
  attribute RTL_RAM_NAME of ram_reg_0_15_1_1 : label is "grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28/buf_V_27_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_1_1 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_1_1 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_1_1 : label is 12;
  attribute ram_offset of ram_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_15_2_2 : label is 39;
  attribute RTL_RAM_NAME of ram_reg_0_15_2_2 : label is "grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28/buf_V_27_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_2_2 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_2_2 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_2_2 : label is 12;
  attribute ram_offset of ram_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_15_2_2 : label is 2;
begin
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__26\(0),
      Q => \q0_reg[2]_0\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__26\(1),
      Q => \q0_reg[2]_0\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__26\(2),
      Q => \q0_reg[2]_0\(2),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => buf_V_27_d0(0),
      O => \q00__26\(0),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => buf_V_27_d0(1),
      O => \q00__26\(1),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => buf_V_27_d0(2),
      O => \q00__26\(2),
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_19 is
  port (
    \q0_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    buf_V_28_d0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_0_in : in STD_LOGIC;
    address0 : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_19 : entity is "StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W";
end finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_19;

architecture STRUCTURE of finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_19 is
  signal \q00__27\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_0_0 : label is 39;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_0_0 : label is "grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28/buf_V_28_U/ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_15_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_0_0 : label is "GND:A4";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_0_0 : label is 12;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_15_1_1 : label is 39;
  attribute RTL_RAM_NAME of ram_reg_0_15_1_1 : label is "grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28/buf_V_28_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_1_1 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_1_1 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_1_1 : label is 12;
  attribute ram_offset of ram_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_15_2_2 : label is 39;
  attribute RTL_RAM_NAME of ram_reg_0_15_2_2 : label is "grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28/buf_V_28_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_2_2 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_2_2 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_2_2 : label is 12;
  attribute ram_offset of ram_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_15_2_2 : label is 2;
begin
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__27\(0),
      Q => \q0_reg[2]_0\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__27\(1),
      Q => \q0_reg[2]_0\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__27\(2),
      Q => \q0_reg[2]_0\(2),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => buf_V_28_d0(0),
      O => \q00__27\(0),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => buf_V_28_d0(1),
      O => \q00__27\(1),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => buf_V_28_d0(2),
      O => \q00__27\(2),
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_2 is
  port (
    \q0_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    buf_V_12_d0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_0_in : in STD_LOGIC;
    address0 : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_2 : entity is "StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W";
end finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_2;

architecture STRUCTURE of finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_2 is
  signal \q00__11\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_0_0 : label is 39;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_0_0 : label is "grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28/buf_V_12_U/ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_15_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_0_0 : label is "GND:A4";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_0_0 : label is 12;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_15_1_1 : label is 39;
  attribute RTL_RAM_NAME of ram_reg_0_15_1_1 : label is "grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28/buf_V_12_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_1_1 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_1_1 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_1_1 : label is 12;
  attribute ram_offset of ram_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_15_2_2 : label is 39;
  attribute RTL_RAM_NAME of ram_reg_0_15_2_2 : label is "grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28/buf_V_12_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_2_2 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_2_2 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_2_2 : label is 12;
  attribute ram_offset of ram_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_15_2_2 : label is 2;
begin
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__11\(0),
      Q => \q0_reg[2]_0\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__11\(1),
      Q => \q0_reg[2]_0\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__11\(2),
      Q => \q0_reg[2]_0\(2),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => buf_V_12_d0(0),
      O => \q00__11\(0),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => buf_V_12_d0(1),
      O => \q00__11\(1),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => buf_V_12_d0(2),
      O => \q00__11\(2),
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_20 is
  port (
    \q0_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    buf_V_29_d0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_0_in : in STD_LOGIC;
    address0 : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_20 : entity is "StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W";
end finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_20;

architecture STRUCTURE of finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_20 is
  signal \q00__28\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_0_0 : label is 39;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_0_0 : label is "grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28/buf_V_29_U/ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_15_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_0_0 : label is "GND:A4";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_0_0 : label is 12;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_15_1_1 : label is 39;
  attribute RTL_RAM_NAME of ram_reg_0_15_1_1 : label is "grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28/buf_V_29_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_1_1 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_1_1 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_1_1 : label is 12;
  attribute ram_offset of ram_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_15_2_2 : label is 39;
  attribute RTL_RAM_NAME of ram_reg_0_15_2_2 : label is "grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28/buf_V_29_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_2_2 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_2_2 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_2_2 : label is 12;
  attribute ram_offset of ram_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_15_2_2 : label is 2;
begin
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__28\(0),
      Q => \q0_reg[2]_0\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__28\(1),
      Q => \q0_reg[2]_0\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__28\(2),
      Q => \q0_reg[2]_0\(2),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => buf_V_29_d0(0),
      O => \q00__28\(0),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => buf_V_29_d0(1),
      O => \q00__28\(1),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => buf_V_29_d0(2),
      O => \q00__28\(2),
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_21 is
  port (
    \q0_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    buf_V_2_d0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_0_in : in STD_LOGIC;
    address0 : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_21 : entity is "StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W";
end finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_21;

architecture STRUCTURE of finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_21 is
  signal \q00__1\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_0_0 : label is 39;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_0_0 : label is "grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28/buf_V_2_U/ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_15_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_0_0 : label is "GND:A4";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_0_0 : label is 12;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_15_1_1 : label is 39;
  attribute RTL_RAM_NAME of ram_reg_0_15_1_1 : label is "grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28/buf_V_2_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_1_1 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_1_1 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_1_1 : label is 12;
  attribute ram_offset of ram_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_15_2_2 : label is 39;
  attribute RTL_RAM_NAME of ram_reg_0_15_2_2 : label is "grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28/buf_V_2_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_2_2 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_2_2 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_2_2 : label is 12;
  attribute ram_offset of ram_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_15_2_2 : label is 2;
begin
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__1\(0),
      Q => \q0_reg[2]_0\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__1\(1),
      Q => \q0_reg[2]_0\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__1\(2),
      Q => \q0_reg[2]_0\(2),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => buf_V_2_d0(0),
      O => \q00__1\(0),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => buf_V_2_d0(1),
      O => \q00__1\(1),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => buf_V_2_d0(2),
      O => \q00__1\(2),
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_22 is
  port (
    \q0_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    buf_V_30_d0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_0_in : in STD_LOGIC;
    address0 : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_22 : entity is "StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W";
end finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_22;

architecture STRUCTURE of finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_22 is
  signal \q00__29\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_0_0 : label is 39;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_0_0 : label is "grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28/buf_V_30_U/ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_15_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_0_0 : label is "GND:A4";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_0_0 : label is 12;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_15_1_1 : label is 39;
  attribute RTL_RAM_NAME of ram_reg_0_15_1_1 : label is "grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28/buf_V_30_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_1_1 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_1_1 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_1_1 : label is 12;
  attribute ram_offset of ram_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_15_2_2 : label is 39;
  attribute RTL_RAM_NAME of ram_reg_0_15_2_2 : label is "grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28/buf_V_30_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_2_2 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_2_2 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_2_2 : label is 12;
  attribute ram_offset of ram_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_15_2_2 : label is 2;
begin
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__29\(0),
      Q => \q0_reg[2]_0\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__29\(1),
      Q => \q0_reg[2]_0\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__29\(2),
      Q => \q0_reg[2]_0\(2),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => buf_V_30_d0(0),
      O => \q00__29\(0),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => buf_V_30_d0(1),
      O => \q00__29\(1),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => buf_V_30_d0(2),
      O => \q00__29\(2),
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_23 is
  port (
    \q0_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    buf_V_31_d0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_0_in : in STD_LOGIC;
    address0 : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_23 : entity is "StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W";
end finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_23;

architecture STRUCTURE of finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_23 is
  signal \q00__30\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_0_0 : label is 39;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_0_0 : label is "grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28/buf_V_31_U/ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_15_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_0_0 : label is "GND:A4";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_0_0 : label is 12;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_15_1_1 : label is 39;
  attribute RTL_RAM_NAME of ram_reg_0_15_1_1 : label is "grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28/buf_V_31_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_1_1 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_1_1 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_1_1 : label is 12;
  attribute ram_offset of ram_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_15_2_2 : label is 39;
  attribute RTL_RAM_NAME of ram_reg_0_15_2_2 : label is "grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28/buf_V_31_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_2_2 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_2_2 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_2_2 : label is 12;
  attribute ram_offset of ram_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_15_2_2 : label is 2;
begin
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__30\(0),
      Q => \q0_reg[2]_0\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__30\(1),
      Q => \q0_reg[2]_0\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__30\(2),
      Q => \q0_reg[2]_0\(2),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => buf_V_31_d0(0),
      O => \q00__30\(0),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => buf_V_31_d0(1),
      O => \q00__30\(1),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => buf_V_31_d0(2),
      O => \q00__30\(2),
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_24 is
  port (
    \q0_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    buf_V_32_d0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_0_in : in STD_LOGIC;
    address0 : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_24 : entity is "StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W";
end finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_24;

architecture STRUCTURE of finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_24 is
  signal \q00__31\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_0_0 : label is 39;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_0_0 : label is "grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28/buf_V_32_U/ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_15_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_0_0 : label is "GND:A4";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_0_0 : label is 12;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_15_1_1 : label is 39;
  attribute RTL_RAM_NAME of ram_reg_0_15_1_1 : label is "grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28/buf_V_32_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_1_1 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_1_1 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_1_1 : label is 12;
  attribute ram_offset of ram_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_15_2_2 : label is 39;
  attribute RTL_RAM_NAME of ram_reg_0_15_2_2 : label is "grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28/buf_V_32_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_2_2 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_2_2 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_2_2 : label is 12;
  attribute ram_offset of ram_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_15_2_2 : label is 2;
begin
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__31\(0),
      Q => \q0_reg[2]_0\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__31\(1),
      Q => \q0_reg[2]_0\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__31\(2),
      Q => \q0_reg[2]_0\(2),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => buf_V_32_d0(0),
      O => \q00__31\(0),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => buf_V_32_d0(1),
      O => \q00__31\(1),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => buf_V_32_d0(2),
      O => \q00__31\(2),
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_25 is
  port (
    \q0_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    buf_V_33_d0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_0_in : in STD_LOGIC;
    address0 : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_25 : entity is "StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W";
end finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_25;

architecture STRUCTURE of finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_25 is
  signal \q00__32\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_0_0 : label is 39;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_0_0 : label is "grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28/buf_V_33_U/ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_15_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_0_0 : label is "GND:A4";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_0_0 : label is 12;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_15_1_1 : label is 39;
  attribute RTL_RAM_NAME of ram_reg_0_15_1_1 : label is "grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28/buf_V_33_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_1_1 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_1_1 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_1_1 : label is 12;
  attribute ram_offset of ram_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_15_2_2 : label is 39;
  attribute RTL_RAM_NAME of ram_reg_0_15_2_2 : label is "grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28/buf_V_33_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_2_2 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_2_2 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_2_2 : label is 12;
  attribute ram_offset of ram_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_15_2_2 : label is 2;
begin
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__32\(0),
      Q => \q0_reg[2]_0\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__32\(1),
      Q => \q0_reg[2]_0\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__32\(2),
      Q => \q0_reg[2]_0\(2),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => buf_V_33_d0(0),
      O => \q00__32\(0),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => buf_V_33_d0(1),
      O => \q00__32\(1),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => buf_V_33_d0(2),
      O => \q00__32\(2),
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_26 is
  port (
    \q0_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    buf_V_34_d0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_0_in : in STD_LOGIC;
    address0 : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_26 : entity is "StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W";
end finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_26;

architecture STRUCTURE of finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_26 is
  signal \q00__33\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_0_0 : label is 39;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_0_0 : label is "grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28/buf_V_34_U/ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_15_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_0_0 : label is "GND:A4";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_0_0 : label is 12;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_15_1_1 : label is 39;
  attribute RTL_RAM_NAME of ram_reg_0_15_1_1 : label is "grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28/buf_V_34_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_1_1 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_1_1 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_1_1 : label is 12;
  attribute ram_offset of ram_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_15_2_2 : label is 39;
  attribute RTL_RAM_NAME of ram_reg_0_15_2_2 : label is "grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28/buf_V_34_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_2_2 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_2_2 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_2_2 : label is 12;
  attribute ram_offset of ram_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_15_2_2 : label is 2;
begin
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__33\(0),
      Q => \q0_reg[2]_0\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__33\(1),
      Q => \q0_reg[2]_0\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__33\(2),
      Q => \q0_reg[2]_0\(2),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => buf_V_34_d0(0),
      O => \q00__33\(0),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => buf_V_34_d0(1),
      O => \q00__33\(1),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => buf_V_34_d0(2),
      O => \q00__33\(2),
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_27 is
  port (
    \q0_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    buf_V_35_d0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_0_in : in STD_LOGIC;
    address0 : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_27 : entity is "StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W";
end finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_27;

architecture STRUCTURE of finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_27 is
  signal \q00__34\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_0_0 : label is 39;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_0_0 : label is "grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28/buf_V_35_U/ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_15_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_0_0 : label is "GND:A4";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_0_0 : label is 12;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_15_1_1 : label is 39;
  attribute RTL_RAM_NAME of ram_reg_0_15_1_1 : label is "grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28/buf_V_35_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_1_1 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_1_1 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_1_1 : label is 12;
  attribute ram_offset of ram_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_15_2_2 : label is 39;
  attribute RTL_RAM_NAME of ram_reg_0_15_2_2 : label is "grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28/buf_V_35_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_2_2 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_2_2 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_2_2 : label is 12;
  attribute ram_offset of ram_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_15_2_2 : label is 2;
begin
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__34\(0),
      Q => \q0_reg[2]_0\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__34\(1),
      Q => \q0_reg[2]_0\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__34\(2),
      Q => \q0_reg[2]_0\(2),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => buf_V_35_d0(0),
      O => \q00__34\(0),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => buf_V_35_d0(1),
      O => \q00__34\(1),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => buf_V_35_d0(2),
      O => \q00__34\(2),
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_28 is
  port (
    \q0_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    buf_V_36_d0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_0_in : in STD_LOGIC;
    address0 : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_28 : entity is "StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W";
end finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_28;

architecture STRUCTURE of finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_28 is
  signal \q00__35\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_0_0 : label is 39;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_0_0 : label is "grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28/buf_V_36_U/ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_15_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_0_0 : label is "GND:A4";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_0_0 : label is 12;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_15_1_1 : label is 39;
  attribute RTL_RAM_NAME of ram_reg_0_15_1_1 : label is "grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28/buf_V_36_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_1_1 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_1_1 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_1_1 : label is 12;
  attribute ram_offset of ram_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_15_2_2 : label is 39;
  attribute RTL_RAM_NAME of ram_reg_0_15_2_2 : label is "grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28/buf_V_36_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_2_2 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_2_2 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_2_2 : label is 12;
  attribute ram_offset of ram_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_15_2_2 : label is 2;
begin
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__35\(0),
      Q => \q0_reg[2]_0\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__35\(1),
      Q => \q0_reg[2]_0\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__35\(2),
      Q => \q0_reg[2]_0\(2),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => buf_V_36_d0(0),
      O => \q00__35\(0),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => buf_V_36_d0(1),
      O => \q00__35\(1),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => buf_V_36_d0(2),
      O => \q00__35\(2),
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_29 is
  port (
    \q0_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    buf_V_37_d0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_0_in : in STD_LOGIC;
    address0 : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_29 : entity is "StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W";
end finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_29;

architecture STRUCTURE of finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_29 is
  signal \q00__36\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_0_0 : label is 39;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_0_0 : label is "grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28/buf_V_37_U/ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_15_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_0_0 : label is "GND:A4";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_0_0 : label is 12;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_15_1_1 : label is 39;
  attribute RTL_RAM_NAME of ram_reg_0_15_1_1 : label is "grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28/buf_V_37_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_1_1 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_1_1 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_1_1 : label is 12;
  attribute ram_offset of ram_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_15_2_2 : label is 39;
  attribute RTL_RAM_NAME of ram_reg_0_15_2_2 : label is "grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28/buf_V_37_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_2_2 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_2_2 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_2_2 : label is 12;
  attribute ram_offset of ram_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_15_2_2 : label is 2;
begin
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__36\(0),
      Q => \q0_reg[2]_0\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__36\(1),
      Q => \q0_reg[2]_0\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__36\(2),
      Q => \q0_reg[2]_0\(2),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => buf_V_37_d0(0),
      O => \q00__36\(0),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => buf_V_37_d0(1),
      O => \q00__36\(1),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => buf_V_37_d0(2),
      O => \q00__36\(2),
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_3 is
  port (
    \q0_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    buf_V_13_d0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_0_in : in STD_LOGIC;
    address0 : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_3 : entity is "StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W";
end finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_3;

architecture STRUCTURE of finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_3 is
  signal \q00__12\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_0_0 : label is 39;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_0_0 : label is "grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28/buf_V_13_U/ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_15_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_0_0 : label is "GND:A4";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_0_0 : label is 12;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_15_1_1 : label is 39;
  attribute RTL_RAM_NAME of ram_reg_0_15_1_1 : label is "grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28/buf_V_13_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_1_1 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_1_1 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_1_1 : label is 12;
  attribute ram_offset of ram_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_15_2_2 : label is 39;
  attribute RTL_RAM_NAME of ram_reg_0_15_2_2 : label is "grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28/buf_V_13_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_2_2 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_2_2 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_2_2 : label is 12;
  attribute ram_offset of ram_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_15_2_2 : label is 2;
begin
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__12\(0),
      Q => \q0_reg[2]_0\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__12\(1),
      Q => \q0_reg[2]_0\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__12\(2),
      Q => \q0_reg[2]_0\(2),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => buf_V_13_d0(0),
      O => \q00__12\(0),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => buf_V_13_d0(1),
      O => \q00__12\(1),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => buf_V_13_d0(2),
      O => \q00__12\(2),
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_30 is
  port (
    \q0_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    buf_V_38_d0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_0_in : in STD_LOGIC;
    address0 : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_30 : entity is "StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W";
end finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_30;

architecture STRUCTURE of finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_30 is
  signal \q00__37\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_0_0 : label is 39;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_0_0 : label is "grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28/buf_V_38_U/ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_15_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_0_0 : label is "GND:A4";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_0_0 : label is 12;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_15_1_1 : label is 39;
  attribute RTL_RAM_NAME of ram_reg_0_15_1_1 : label is "grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28/buf_V_38_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_1_1 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_1_1 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_1_1 : label is 12;
  attribute ram_offset of ram_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_15_2_2 : label is 39;
  attribute RTL_RAM_NAME of ram_reg_0_15_2_2 : label is "grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28/buf_V_38_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_2_2 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_2_2 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_2_2 : label is 12;
  attribute ram_offset of ram_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_15_2_2 : label is 2;
begin
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__37\(0),
      Q => \q0_reg[2]_0\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__37\(1),
      Q => \q0_reg[2]_0\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__37\(2),
      Q => \q0_reg[2]_0\(2),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => buf_V_38_d0(0),
      O => \q00__37\(0),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => buf_V_38_d0(1),
      O => \q00__37\(1),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => buf_V_38_d0(2),
      O => \q00__37\(2),
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_31 is
  port (
    \q0_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    buf_V_39_d0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_0_in : in STD_LOGIC;
    address0 : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_31 : entity is "StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W";
end finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_31;

architecture STRUCTURE of finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_31 is
  signal \q00__38\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_0_0 : label is 39;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_0_0 : label is "grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28/buf_V_39_U/ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_15_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_0_0 : label is "GND:A4";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_0_0 : label is 12;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_15_1_1 : label is 39;
  attribute RTL_RAM_NAME of ram_reg_0_15_1_1 : label is "grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28/buf_V_39_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_1_1 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_1_1 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_1_1 : label is 12;
  attribute ram_offset of ram_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_15_2_2 : label is 39;
  attribute RTL_RAM_NAME of ram_reg_0_15_2_2 : label is "grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28/buf_V_39_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_2_2 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_2_2 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_2_2 : label is 12;
  attribute ram_offset of ram_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_15_2_2 : label is 2;
begin
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__38\(0),
      Q => \q0_reg[2]_0\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__38\(1),
      Q => \q0_reg[2]_0\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__38\(2),
      Q => \q0_reg[2]_0\(2),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => buf_V_39_d0(0),
      O => \q00__38\(0),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => buf_V_39_d0(1),
      O => \q00__38\(1),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => buf_V_39_d0(2),
      O => \q00__38\(2),
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_32 is
  port (
    \q0_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    buf_V_3_d0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_0_in : in STD_LOGIC;
    address0 : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_32 : entity is "StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W";
end finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_32;

architecture STRUCTURE of finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_32 is
  signal \q00__2\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_0_0 : label is 39;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_0_0 : label is "grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28/buf_V_3_U/ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_15_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_0_0 : label is "GND:A4";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_0_0 : label is 12;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_15_1_1 : label is 39;
  attribute RTL_RAM_NAME of ram_reg_0_15_1_1 : label is "grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28/buf_V_3_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_1_1 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_1_1 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_1_1 : label is 12;
  attribute ram_offset of ram_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_15_2_2 : label is 39;
  attribute RTL_RAM_NAME of ram_reg_0_15_2_2 : label is "grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28/buf_V_3_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_2_2 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_2_2 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_2_2 : label is 12;
  attribute ram_offset of ram_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_15_2_2 : label is 2;
begin
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__2\(0),
      Q => \q0_reg[2]_0\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__2\(1),
      Q => \q0_reg[2]_0\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__2\(2),
      Q => \q0_reg[2]_0\(2),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => buf_V_3_d0(0),
      O => \q00__2\(0),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => buf_V_3_d0(1),
      O => \q00__2\(1),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => buf_V_3_d0(2),
      O => \q00__2\(2),
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_33 is
  port (
    \q0_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    buf_V_40_d0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_0_in : in STD_LOGIC;
    address0 : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_33 : entity is "StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W";
end finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_33;

architecture STRUCTURE of finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_33 is
  signal \q00__39\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_0_0 : label is 39;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_0_0 : label is "grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28/buf_V_40_U/ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_15_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_0_0 : label is "GND:A4";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_0_0 : label is 12;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_15_1_1 : label is 39;
  attribute RTL_RAM_NAME of ram_reg_0_15_1_1 : label is "grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28/buf_V_40_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_1_1 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_1_1 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_1_1 : label is 12;
  attribute ram_offset of ram_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_15_2_2 : label is 39;
  attribute RTL_RAM_NAME of ram_reg_0_15_2_2 : label is "grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28/buf_V_40_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_2_2 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_2_2 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_2_2 : label is 12;
  attribute ram_offset of ram_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_15_2_2 : label is 2;
begin
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__39\(0),
      Q => \q0_reg[2]_0\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__39\(1),
      Q => \q0_reg[2]_0\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__39\(2),
      Q => \q0_reg[2]_0\(2),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => buf_V_40_d0(0),
      O => \q00__39\(0),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => buf_V_40_d0(1),
      O => \q00__39\(1),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => buf_V_40_d0(2),
      O => \q00__39\(2),
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_34 is
  port (
    \q0_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    buf_V_41_d0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_0_in : in STD_LOGIC;
    address0 : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_34 : entity is "StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W";
end finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_34;

architecture STRUCTURE of finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_34 is
  signal \q00__40\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_0_0 : label is 39;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_0_0 : label is "grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28/buf_V_41_U/ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_15_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_0_0 : label is "GND:A4";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_0_0 : label is 12;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_15_1_1 : label is 39;
  attribute RTL_RAM_NAME of ram_reg_0_15_1_1 : label is "grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28/buf_V_41_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_1_1 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_1_1 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_1_1 : label is 12;
  attribute ram_offset of ram_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_15_2_2 : label is 39;
  attribute RTL_RAM_NAME of ram_reg_0_15_2_2 : label is "grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28/buf_V_41_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_2_2 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_2_2 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_2_2 : label is 12;
  attribute ram_offset of ram_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_15_2_2 : label is 2;
begin
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__40\(0),
      Q => \q0_reg[2]_0\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__40\(1),
      Q => \q0_reg[2]_0\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__40\(2),
      Q => \q0_reg[2]_0\(2),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => buf_V_41_d0(0),
      O => \q00__40\(0),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => buf_V_41_d0(1),
      O => \q00__40\(1),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => buf_V_41_d0(2),
      O => \q00__40\(2),
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_35 is
  port (
    \q0_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    buf_V_42_d0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_0_in : in STD_LOGIC;
    address0 : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_35 : entity is "StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W";
end finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_35;

architecture STRUCTURE of finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_35 is
  signal \q00__41\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_0_0 : label is 39;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_0_0 : label is "grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28/buf_V_42_U/ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_15_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_0_0 : label is "GND:A4";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_0_0 : label is 12;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_15_1_1 : label is 39;
  attribute RTL_RAM_NAME of ram_reg_0_15_1_1 : label is "grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28/buf_V_42_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_1_1 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_1_1 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_1_1 : label is 12;
  attribute ram_offset of ram_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_15_2_2 : label is 39;
  attribute RTL_RAM_NAME of ram_reg_0_15_2_2 : label is "grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28/buf_V_42_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_2_2 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_2_2 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_2_2 : label is 12;
  attribute ram_offset of ram_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_15_2_2 : label is 2;
begin
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__41\(0),
      Q => \q0_reg[2]_0\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__41\(1),
      Q => \q0_reg[2]_0\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__41\(2),
      Q => \q0_reg[2]_0\(2),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => buf_V_42_d0(0),
      O => \q00__41\(0),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => buf_V_42_d0(1),
      O => \q00__41\(1),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => buf_V_42_d0(2),
      O => \q00__41\(2),
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_36 is
  port (
    \q0_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    buf_V_43_d0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_0_in : in STD_LOGIC;
    address0 : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_36 : entity is "StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W";
end finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_36;

architecture STRUCTURE of finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_36 is
  signal \q00__42\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_0_0 : label is 39;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_0_0 : label is "grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28/buf_V_43_U/ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_15_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_0_0 : label is "GND:A4";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_0_0 : label is 12;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_15_1_1 : label is 39;
  attribute RTL_RAM_NAME of ram_reg_0_15_1_1 : label is "grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28/buf_V_43_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_1_1 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_1_1 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_1_1 : label is 12;
  attribute ram_offset of ram_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_15_2_2 : label is 39;
  attribute RTL_RAM_NAME of ram_reg_0_15_2_2 : label is "grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28/buf_V_43_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_2_2 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_2_2 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_2_2 : label is 12;
  attribute ram_offset of ram_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_15_2_2 : label is 2;
begin
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__42\(0),
      Q => \q0_reg[2]_0\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__42\(1),
      Q => \q0_reg[2]_0\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__42\(2),
      Q => \q0_reg[2]_0\(2),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => buf_V_43_d0(0),
      O => \q00__42\(0),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => buf_V_43_d0(1),
      O => \q00__42\(1),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => buf_V_43_d0(2),
      O => \q00__42\(2),
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_37 is
  port (
    \q0_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    buf_V_44_d0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_0_in : in STD_LOGIC;
    address0 : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_37 : entity is "StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W";
end finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_37;

architecture STRUCTURE of finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_37 is
  signal \q00__43\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_0_0 : label is 39;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_0_0 : label is "grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28/buf_V_44_U/ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_15_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_0_0 : label is "GND:A4";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_0_0 : label is 12;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_15_1_1 : label is 39;
  attribute RTL_RAM_NAME of ram_reg_0_15_1_1 : label is "grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28/buf_V_44_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_1_1 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_1_1 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_1_1 : label is 12;
  attribute ram_offset of ram_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_15_2_2 : label is 39;
  attribute RTL_RAM_NAME of ram_reg_0_15_2_2 : label is "grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28/buf_V_44_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_2_2 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_2_2 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_2_2 : label is 12;
  attribute ram_offset of ram_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_15_2_2 : label is 2;
begin
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__43\(0),
      Q => \q0_reg[2]_0\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__43\(1),
      Q => \q0_reg[2]_0\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__43\(2),
      Q => \q0_reg[2]_0\(2),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => buf_V_44_d0(0),
      O => \q00__43\(0),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => buf_V_44_d0(1),
      O => \q00__43\(1),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => buf_V_44_d0(2),
      O => \q00__43\(2),
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_38 is
  port (
    \q0_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    buf_V_45_d0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_0_in : in STD_LOGIC;
    address0 : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_38 : entity is "StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W";
end finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_38;

architecture STRUCTURE of finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_38 is
  signal \q00__44\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_0_0 : label is 39;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_0_0 : label is "grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28/buf_V_45_U/ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_15_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_0_0 : label is "GND:A4";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_0_0 : label is 12;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_15_1_1 : label is 39;
  attribute RTL_RAM_NAME of ram_reg_0_15_1_1 : label is "grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28/buf_V_45_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_1_1 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_1_1 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_1_1 : label is 12;
  attribute ram_offset of ram_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_15_2_2 : label is 39;
  attribute RTL_RAM_NAME of ram_reg_0_15_2_2 : label is "grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28/buf_V_45_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_2_2 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_2_2 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_2_2 : label is 12;
  attribute ram_offset of ram_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_15_2_2 : label is 2;
begin
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__44\(0),
      Q => \q0_reg[2]_0\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__44\(1),
      Q => \q0_reg[2]_0\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__44\(2),
      Q => \q0_reg[2]_0\(2),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => buf_V_45_d0(0),
      O => \q00__44\(0),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => buf_V_45_d0(1),
      O => \q00__44\(1),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => buf_V_45_d0(2),
      O => \q00__44\(2),
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_39 is
  port (
    \q0_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    buf_V_46_d0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_0_in : in STD_LOGIC;
    address0 : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_39 : entity is "StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W";
end finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_39;

architecture STRUCTURE of finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_39 is
  signal \q00__45\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_0_0 : label is 39;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_0_0 : label is "grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28/buf_V_46_U/ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_15_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_0_0 : label is "GND:A4";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_0_0 : label is 12;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_15_1_1 : label is 39;
  attribute RTL_RAM_NAME of ram_reg_0_15_1_1 : label is "grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28/buf_V_46_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_1_1 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_1_1 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_1_1 : label is 12;
  attribute ram_offset of ram_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_15_2_2 : label is 39;
  attribute RTL_RAM_NAME of ram_reg_0_15_2_2 : label is "grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28/buf_V_46_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_2_2 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_2_2 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_2_2 : label is 12;
  attribute ram_offset of ram_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_15_2_2 : label is 2;
begin
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__45\(0),
      Q => \q0_reg[2]_0\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__45\(1),
      Q => \q0_reg[2]_0\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__45\(2),
      Q => \q0_reg[2]_0\(2),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => buf_V_46_d0(0),
      O => \q00__45\(0),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => buf_V_46_d0(1),
      O => \q00__45\(1),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => buf_V_46_d0(2),
      O => \q00__45\(2),
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_4 is
  port (
    \q0_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    buf_V_14_d0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_0_in : in STD_LOGIC;
    address0 : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_4 : entity is "StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W";
end finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_4;

architecture STRUCTURE of finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_4 is
  signal \q00__13\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_0_0 : label is 39;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_0_0 : label is "grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28/buf_V_14_U/ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_15_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_0_0 : label is "GND:A4";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_0_0 : label is 12;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_15_1_1 : label is 39;
  attribute RTL_RAM_NAME of ram_reg_0_15_1_1 : label is "grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28/buf_V_14_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_1_1 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_1_1 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_1_1 : label is 12;
  attribute ram_offset of ram_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_15_2_2 : label is 39;
  attribute RTL_RAM_NAME of ram_reg_0_15_2_2 : label is "grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28/buf_V_14_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_2_2 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_2_2 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_2_2 : label is 12;
  attribute ram_offset of ram_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_15_2_2 : label is 2;
begin
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__13\(0),
      Q => \q0_reg[2]_0\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__13\(1),
      Q => \q0_reg[2]_0\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__13\(2),
      Q => \q0_reg[2]_0\(2),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => buf_V_14_d0(0),
      O => \q00__13\(0),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => buf_V_14_d0(1),
      O => \q00__13\(1),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => buf_V_14_d0(2),
      O => \q00__13\(2),
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_40 is
  port (
    \q0_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    buf_V_47_d0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_0_in : in STD_LOGIC;
    address0 : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_40 : entity is "StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W";
end finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_40;

architecture STRUCTURE of finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_40 is
  signal \q00__46\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_0_0 : label is 39;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_0_0 : label is "grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28/buf_V_47_U/ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_15_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_0_0 : label is "GND:A4";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_0_0 : label is 12;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_15_1_1 : label is 39;
  attribute RTL_RAM_NAME of ram_reg_0_15_1_1 : label is "grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28/buf_V_47_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_1_1 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_1_1 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_1_1 : label is 12;
  attribute ram_offset of ram_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_15_2_2 : label is 39;
  attribute RTL_RAM_NAME of ram_reg_0_15_2_2 : label is "grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28/buf_V_47_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_2_2 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_2_2 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_2_2 : label is 12;
  attribute ram_offset of ram_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_15_2_2 : label is 2;
begin
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__46\(0),
      Q => \q0_reg[2]_0\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__46\(1),
      Q => \q0_reg[2]_0\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__46\(2),
      Q => \q0_reg[2]_0\(2),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => buf_V_47_d0(0),
      O => \q00__46\(0),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => buf_V_47_d0(1),
      O => \q00__46\(1),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => buf_V_47_d0(2),
      O => \q00__46\(2),
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_41 is
  port (
    \q0_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    buf_V_48_d0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_0_in : in STD_LOGIC;
    address0 : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_41 : entity is "StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W";
end finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_41;

architecture STRUCTURE of finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_41 is
  signal \q00__47\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_0_0 : label is 39;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_0_0 : label is "grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28/buf_V_48_U/ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_15_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_0_0 : label is "GND:A4";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_0_0 : label is 12;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_15_1_1 : label is 39;
  attribute RTL_RAM_NAME of ram_reg_0_15_1_1 : label is "grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28/buf_V_48_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_1_1 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_1_1 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_1_1 : label is 12;
  attribute ram_offset of ram_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_15_2_2 : label is 39;
  attribute RTL_RAM_NAME of ram_reg_0_15_2_2 : label is "grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28/buf_V_48_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_2_2 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_2_2 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_2_2 : label is 12;
  attribute ram_offset of ram_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_15_2_2 : label is 2;
begin
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__47\(0),
      Q => \q0_reg[2]_0\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__47\(1),
      Q => \q0_reg[2]_0\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__47\(2),
      Q => \q0_reg[2]_0\(2),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => buf_V_48_d0(0),
      O => \q00__47\(0),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => buf_V_48_d0(1),
      O => \q00__47\(1),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => buf_V_48_d0(2),
      O => \q00__47\(2),
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_42 is
  port (
    \q0_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    buf_V_49_d0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_0_in : in STD_LOGIC;
    address0 : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_42 : entity is "StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W";
end finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_42;

architecture STRUCTURE of finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_42 is
  signal \q00__48\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_0_0 : label is 39;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_0_0 : label is "grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28/buf_V_49_U/ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_15_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_0_0 : label is "GND:A4";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_0_0 : label is 12;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_15_1_1 : label is 39;
  attribute RTL_RAM_NAME of ram_reg_0_15_1_1 : label is "grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28/buf_V_49_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_1_1 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_1_1 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_1_1 : label is 12;
  attribute ram_offset of ram_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_15_2_2 : label is 39;
  attribute RTL_RAM_NAME of ram_reg_0_15_2_2 : label is "grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28/buf_V_49_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_2_2 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_2_2 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_2_2 : label is 12;
  attribute ram_offset of ram_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_15_2_2 : label is 2;
begin
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__48\(0),
      Q => \q0_reg[2]_0\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__48\(1),
      Q => \q0_reg[2]_0\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__48\(2),
      Q => \q0_reg[2]_0\(2),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => buf_V_49_d0(0),
      O => \q00__48\(0),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => buf_V_49_d0(1),
      O => \q00__48\(1),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => buf_V_49_d0(2),
      O => \q00__48\(2),
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_43 is
  port (
    \q0_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    buf_V_4_d0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_0_in : in STD_LOGIC;
    address0 : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_43 : entity is "StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W";
end finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_43;

architecture STRUCTURE of finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_43 is
  signal \q00__3\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_0_0 : label is 39;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_0_0 : label is "grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28/buf_V_4_U/ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_15_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_0_0 : label is "GND:A4";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_0_0 : label is 12;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_15_1_1 : label is 39;
  attribute RTL_RAM_NAME of ram_reg_0_15_1_1 : label is "grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28/buf_V_4_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_1_1 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_1_1 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_1_1 : label is 12;
  attribute ram_offset of ram_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_15_2_2 : label is 39;
  attribute RTL_RAM_NAME of ram_reg_0_15_2_2 : label is "grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28/buf_V_4_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_2_2 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_2_2 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_2_2 : label is 12;
  attribute ram_offset of ram_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_15_2_2 : label is 2;
begin
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__3\(0),
      Q => \q0_reg[2]_0\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__3\(1),
      Q => \q0_reg[2]_0\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__3\(2),
      Q => \q0_reg[2]_0\(2),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => buf_V_4_d0(0),
      O => \q00__3\(0),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => buf_V_4_d0(1),
      O => \q00__3\(1),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => buf_V_4_d0(2),
      O => \q00__3\(2),
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_44 is
  port (
    \q0_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    buf_V_50_d0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_0_in : in STD_LOGIC;
    address0 : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_44 : entity is "StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W";
end finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_44;

architecture STRUCTURE of finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_44 is
  signal \q00__49\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_0_0 : label is 39;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_0_0 : label is "grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28/buf_V_50_U/ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_15_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_0_0 : label is "GND:A4";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_0_0 : label is 12;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_15_1_1 : label is 39;
  attribute RTL_RAM_NAME of ram_reg_0_15_1_1 : label is "grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28/buf_V_50_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_1_1 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_1_1 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_1_1 : label is 12;
  attribute ram_offset of ram_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_15_2_2 : label is 39;
  attribute RTL_RAM_NAME of ram_reg_0_15_2_2 : label is "grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28/buf_V_50_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_2_2 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_2_2 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_2_2 : label is 12;
  attribute ram_offset of ram_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_15_2_2 : label is 2;
begin
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__49\(0),
      Q => \q0_reg[2]_0\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__49\(1),
      Q => \q0_reg[2]_0\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__49\(2),
      Q => \q0_reg[2]_0\(2),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => buf_V_50_d0(0),
      O => \q00__49\(0),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => buf_V_50_d0(1),
      O => \q00__49\(1),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => buf_V_50_d0(2),
      O => \q00__49\(2),
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_45 is
  port (
    \q0_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    buf_V_51_d0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_0_in : in STD_LOGIC;
    address0 : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_45 : entity is "StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W";
end finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_45;

architecture STRUCTURE of finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_45 is
  signal \q00__50\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_0_0 : label is 39;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_0_0 : label is "grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28/buf_V_51_U/ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_15_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_0_0 : label is "GND:A4";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_0_0 : label is 12;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_15_1_1 : label is 39;
  attribute RTL_RAM_NAME of ram_reg_0_15_1_1 : label is "grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28/buf_V_51_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_1_1 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_1_1 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_1_1 : label is 12;
  attribute ram_offset of ram_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_15_2_2 : label is 39;
  attribute RTL_RAM_NAME of ram_reg_0_15_2_2 : label is "grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28/buf_V_51_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_2_2 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_2_2 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_2_2 : label is 12;
  attribute ram_offset of ram_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_15_2_2 : label is 2;
begin
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__50\(0),
      Q => \q0_reg[2]_0\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__50\(1),
      Q => \q0_reg[2]_0\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__50\(2),
      Q => \q0_reg[2]_0\(2),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => buf_V_51_d0(0),
      O => \q00__50\(0),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => buf_V_51_d0(1),
      O => \q00__50\(1),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => buf_V_51_d0(2),
      O => \q00__50\(2),
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_46 is
  port (
    \q0_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    buf_V_52_d0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_0_in : in STD_LOGIC;
    address0 : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_46 : entity is "StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W";
end finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_46;

architecture STRUCTURE of finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_46 is
  signal \q00__51\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_0_0 : label is 39;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_0_0 : label is "grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28/buf_V_52_U/ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_15_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_0_0 : label is "GND:A4";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_0_0 : label is 12;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_15_1_1 : label is 39;
  attribute RTL_RAM_NAME of ram_reg_0_15_1_1 : label is "grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28/buf_V_52_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_1_1 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_1_1 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_1_1 : label is 12;
  attribute ram_offset of ram_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_15_2_2 : label is 39;
  attribute RTL_RAM_NAME of ram_reg_0_15_2_2 : label is "grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28/buf_V_52_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_2_2 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_2_2 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_2_2 : label is 12;
  attribute ram_offset of ram_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_15_2_2 : label is 2;
begin
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__51\(0),
      Q => \q0_reg[2]_0\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__51\(1),
      Q => \q0_reg[2]_0\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__51\(2),
      Q => \q0_reg[2]_0\(2),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => buf_V_52_d0(0),
      O => \q00__51\(0),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => buf_V_52_d0(1),
      O => \q00__51\(1),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => buf_V_52_d0(2),
      O => \q00__51\(2),
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_47 is
  port (
    \q0_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    buf_V_53_d0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_0_in : in STD_LOGIC;
    address0 : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_47 : entity is "StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W";
end finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_47;

architecture STRUCTURE of finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_47 is
  signal \q00__52\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_0_0 : label is 39;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_0_0 : label is "grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28/buf_V_53_U/ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_15_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_0_0 : label is "GND:A4";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_0_0 : label is 12;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_15_1_1 : label is 39;
  attribute RTL_RAM_NAME of ram_reg_0_15_1_1 : label is "grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28/buf_V_53_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_1_1 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_1_1 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_1_1 : label is 12;
  attribute ram_offset of ram_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_15_2_2 : label is 39;
  attribute RTL_RAM_NAME of ram_reg_0_15_2_2 : label is "grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28/buf_V_53_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_2_2 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_2_2 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_2_2 : label is 12;
  attribute ram_offset of ram_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_15_2_2 : label is 2;
begin
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__52\(0),
      Q => \q0_reg[2]_0\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__52\(1),
      Q => \q0_reg[2]_0\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__52\(2),
      Q => \q0_reg[2]_0\(2),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => buf_V_53_d0(0),
      O => \q00__52\(0),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => buf_V_53_d0(1),
      O => \q00__52\(1),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => buf_V_53_d0(2),
      O => \q00__52\(2),
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_48 is
  port (
    \q0_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    buf_V_54_d0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_0_in : in STD_LOGIC;
    address0 : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_48 : entity is "StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W";
end finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_48;

architecture STRUCTURE of finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_48 is
  signal \q00__53\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_0_0 : label is 39;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_0_0 : label is "grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28/buf_V_54_U/ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_15_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_0_0 : label is "GND:A4";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_0_0 : label is 12;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_15_1_1 : label is 39;
  attribute RTL_RAM_NAME of ram_reg_0_15_1_1 : label is "grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28/buf_V_54_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_1_1 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_1_1 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_1_1 : label is 12;
  attribute ram_offset of ram_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_15_2_2 : label is 39;
  attribute RTL_RAM_NAME of ram_reg_0_15_2_2 : label is "grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28/buf_V_54_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_2_2 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_2_2 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_2_2 : label is 12;
  attribute ram_offset of ram_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_15_2_2 : label is 2;
begin
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__53\(0),
      Q => \q0_reg[2]_0\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__53\(1),
      Q => \q0_reg[2]_0\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__53\(2),
      Q => \q0_reg[2]_0\(2),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => buf_V_54_d0(0),
      O => \q00__53\(0),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => buf_V_54_d0(1),
      O => \q00__53\(1),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => buf_V_54_d0(2),
      O => \q00__53\(2),
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_49 is
  port (
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC;
    ap_NS_fsm : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[6]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[6]_0\ : out STD_LOGIC;
    \icmp_ln156_fu_1307_p2__2\ : out STD_LOGIC;
    \q0_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_978_ap_start_reg : in STD_LOGIC;
    \add_ln156_reg_1699_reg[0]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_reg_0_15_0_0_i_4 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    buf_V_55_d0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_0_in : in STD_LOGIC;
    address0 : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_49 : entity is "StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W";
end finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_49;

architecture STRUCTURE of finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_49 is
  signal \^ap_ns_fsm\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \q00__54\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \q0[2]_i_2\ : label is "soft_lutpair0";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_0_0 : label is 39;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_0_0 : label is "grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28/buf_V_55_U/ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_15_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_0_0 : label is "GND:A4";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_0_0 : label is 12;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_0_0 : label is 0;
  attribute SOFT_HLUTNM of ram_reg_0_15_0_0_i_18 : label is "soft_lutpair0";
  attribute RTL_RAM_BITS of ram_reg_0_15_1_1 : label is 39;
  attribute RTL_RAM_NAME of ram_reg_0_15_1_1 : label is "grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28/buf_V_55_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_1_1 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_1_1 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_1_1 : label is 12;
  attribute ram_offset of ram_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_15_2_2 : label is 39;
  attribute RTL_RAM_NAME of ram_reg_0_15_2_2 : label is "grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28/buf_V_55_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_2_2 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_2_2 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_2_2 : label is 12;
  attribute ram_offset of ram_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_15_2_2 : label is 2;
begin
  ap_NS_fsm(0) <= \^ap_ns_fsm\(0);
\ap_CS_fsm[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA2AAAAA"
    )
        port map (
      I0 => Q(1),
      I1 => \add_ln156_reg_1699_reg[0]\(3),
      I2 => \add_ln156_reg_1699_reg[0]\(4),
      I3 => \add_ln156_reg_1699_reg[0]\(2),
      I4 => \add_ln156_reg_1699_reg[0]\(1),
      I5 => \add_ln156_reg_1699_reg[0]\(0),
      O => \^ap_ns_fsm\(0)
    );
\q0[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0008"
    )
        port map (
      I0 => Q(0),
      I1 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_978_ap_start_reg,
      I2 => Q(2),
      I3 => Q(3),
      I4 => \^ap_ns_fsm\(0),
      O => \ap_CS_fsm_reg[1]\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__54\(0),
      Q => \q0_reg[2]_0\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__54\(1),
      Q => \q0_reg[2]_0\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__54\(2),
      Q => \q0_reg[2]_0\(2),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => buf_V_55_d0(0),
      O => \q00__54\(0),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_0_0_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => ram_reg_0_15_0_0_i_4(1),
      I1 => ram_reg_0_15_0_0_i_4(0),
      I2 => ram_reg_0_15_0_0_i_4(3),
      I3 => ram_reg_0_15_0_0_i_4(2),
      O => \icmp_ln156_fu_1307_p2__2\
    );
ram_reg_0_15_0_0_i_18: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => Q(2),
      I1 => \^ap_ns_fsm\(0),
      I2 => Q(3),
      O => \ap_CS_fsm_reg[6]\
    );
ram_reg_0_15_0_0_i_19: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => Q(2),
      I1 => \^ap_ns_fsm\(0),
      I2 => Q(3),
      O => \ap_CS_fsm_reg[6]_0\
    );
ram_reg_0_15_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => buf_V_55_d0(1),
      O => \q00__54\(1),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => buf_V_55_d0(2),
      O => \q00__54\(2),
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_5 is
  port (
    \q0_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    buf_V_15_d0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_0_in : in STD_LOGIC;
    address0 : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_5 : entity is "StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W";
end finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_5;

architecture STRUCTURE of finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_5 is
  signal \q00__14\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_0_0 : label is 39;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_0_0 : label is "grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28/buf_V_15_U/ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_15_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_0_0 : label is "GND:A4";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_0_0 : label is 12;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_15_1_1 : label is 39;
  attribute RTL_RAM_NAME of ram_reg_0_15_1_1 : label is "grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28/buf_V_15_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_1_1 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_1_1 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_1_1 : label is 12;
  attribute ram_offset of ram_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_15_2_2 : label is 39;
  attribute RTL_RAM_NAME of ram_reg_0_15_2_2 : label is "grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28/buf_V_15_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_2_2 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_2_2 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_2_2 : label is 12;
  attribute ram_offset of ram_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_15_2_2 : label is 2;
begin
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__14\(0),
      Q => \q0_reg[2]_0\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__14\(1),
      Q => \q0_reg[2]_0\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__14\(2),
      Q => \q0_reg[2]_0\(2),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => buf_V_15_d0(0),
      O => \q00__14\(0),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => buf_V_15_d0(1),
      O => \q00__14\(1),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => buf_V_15_d0(2),
      O => \q00__14\(2),
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_50 is
  port (
    \q0_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    buf_V_5_d0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_0_in : in STD_LOGIC;
    address0 : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_50 : entity is "StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W";
end finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_50;

architecture STRUCTURE of finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_50 is
  signal \q00__4\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_0_0 : label is 39;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_0_0 : label is "grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28/buf_V_5_U/ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_15_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_0_0 : label is "GND:A4";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_0_0 : label is 12;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_15_1_1 : label is 39;
  attribute RTL_RAM_NAME of ram_reg_0_15_1_1 : label is "grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28/buf_V_5_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_1_1 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_1_1 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_1_1 : label is 12;
  attribute ram_offset of ram_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_15_2_2 : label is 39;
  attribute RTL_RAM_NAME of ram_reg_0_15_2_2 : label is "grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28/buf_V_5_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_2_2 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_2_2 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_2_2 : label is 12;
  attribute ram_offset of ram_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_15_2_2 : label is 2;
begin
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__4\(0),
      Q => \q0_reg[2]_0\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__4\(1),
      Q => \q0_reg[2]_0\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__4\(2),
      Q => \q0_reg[2]_0\(2),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => buf_V_5_d0(0),
      O => \q00__4\(0),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => buf_V_5_d0(1),
      O => \q00__4\(1),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => buf_V_5_d0(2),
      O => \q00__4\(2),
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_51 is
  port (
    \q0_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    buf_V_6_d0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_0_in : in STD_LOGIC;
    address0 : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_51 : entity is "StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W";
end finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_51;

architecture STRUCTURE of finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_51 is
  signal \q00__5\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_0_0 : label is 39;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_0_0 : label is "grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28/buf_V_6_U/ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_15_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_0_0 : label is "GND:A4";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_0_0 : label is 12;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_15_1_1 : label is 39;
  attribute RTL_RAM_NAME of ram_reg_0_15_1_1 : label is "grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28/buf_V_6_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_1_1 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_1_1 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_1_1 : label is 12;
  attribute ram_offset of ram_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_15_2_2 : label is 39;
  attribute RTL_RAM_NAME of ram_reg_0_15_2_2 : label is "grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28/buf_V_6_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_2_2 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_2_2 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_2_2 : label is 12;
  attribute ram_offset of ram_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_15_2_2 : label is 2;
begin
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__5\(0),
      Q => \q0_reg[2]_0\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__5\(1),
      Q => \q0_reg[2]_0\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__5\(2),
      Q => \q0_reg[2]_0\(2),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => buf_V_6_d0(0),
      O => \q00__5\(0),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => buf_V_6_d0(1),
      O => \q00__5\(1),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => buf_V_6_d0(2),
      O => \q00__5\(2),
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_52 is
  port (
    \q0_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    buf_V_7_d0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_0_in : in STD_LOGIC;
    address0 : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_52 : entity is "StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W";
end finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_52;

architecture STRUCTURE of finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_52 is
  signal \q00__6\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_0_0 : label is 39;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_0_0 : label is "grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28/buf_V_7_U/ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_15_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_0_0 : label is "GND:A4";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_0_0 : label is 12;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_15_1_1 : label is 39;
  attribute RTL_RAM_NAME of ram_reg_0_15_1_1 : label is "grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28/buf_V_7_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_1_1 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_1_1 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_1_1 : label is 12;
  attribute ram_offset of ram_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_15_2_2 : label is 39;
  attribute RTL_RAM_NAME of ram_reg_0_15_2_2 : label is "grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28/buf_V_7_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_2_2 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_2_2 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_2_2 : label is 12;
  attribute ram_offset of ram_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_15_2_2 : label is 2;
begin
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__6\(0),
      Q => \q0_reg[2]_0\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__6\(1),
      Q => \q0_reg[2]_0\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__6\(2),
      Q => \q0_reg[2]_0\(2),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => buf_V_7_d0(0),
      O => \q00__6\(0),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => buf_V_7_d0(1),
      O => \q00__6\(1),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => buf_V_7_d0(2),
      O => \q00__6\(2),
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_53 is
  port (
    \q0_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    buf_V_8_d0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_0_in : in STD_LOGIC;
    address0 : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_53 : entity is "StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W";
end finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_53;

architecture STRUCTURE of finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_53 is
  signal \q00__7\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_0_0 : label is 39;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_0_0 : label is "grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28/buf_V_8_U/ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_15_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_0_0 : label is "GND:A4";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_0_0 : label is 12;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_15_1_1 : label is 39;
  attribute RTL_RAM_NAME of ram_reg_0_15_1_1 : label is "grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28/buf_V_8_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_1_1 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_1_1 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_1_1 : label is 12;
  attribute ram_offset of ram_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_15_2_2 : label is 39;
  attribute RTL_RAM_NAME of ram_reg_0_15_2_2 : label is "grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28/buf_V_8_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_2_2 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_2_2 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_2_2 : label is 12;
  attribute ram_offset of ram_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_15_2_2 : label is 2;
begin
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__7\(0),
      Q => \q0_reg[2]_0\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__7\(1),
      Q => \q0_reg[2]_0\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__7\(2),
      Q => \q0_reg[2]_0\(2),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => buf_V_8_d0(0),
      O => \q00__7\(0),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => buf_V_8_d0(1),
      O => \q00__7\(1),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => buf_V_8_d0(2),
      O => \q00__7\(2),
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_54 is
  port (
    \q0_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    buf_V_9_d0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_0_in : in STD_LOGIC;
    address0 : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_54 : entity is "StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W";
end finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_54;

architecture STRUCTURE of finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_54 is
  signal \q00__8\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_0_0 : label is 39;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_0_0 : label is "grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28/buf_V_9_U/ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_15_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_0_0 : label is "GND:A4";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_0_0 : label is 12;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_15_1_1 : label is 39;
  attribute RTL_RAM_NAME of ram_reg_0_15_1_1 : label is "grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28/buf_V_9_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_1_1 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_1_1 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_1_1 : label is 12;
  attribute ram_offset of ram_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_15_2_2 : label is 39;
  attribute RTL_RAM_NAME of ram_reg_0_15_2_2 : label is "grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28/buf_V_9_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_2_2 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_2_2 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_2_2 : label is 12;
  attribute ram_offset of ram_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_15_2_2 : label is 2;
begin
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__8\(0),
      Q => \q0_reg[2]_0\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__8\(1),
      Q => \q0_reg[2]_0\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__8\(2),
      Q => \q0_reg[2]_0\(2),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => buf_V_9_d0(0),
      O => \q00__8\(0),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => buf_V_9_d0(1),
      O => \q00__8\(1),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => buf_V_9_d0(2),
      O => \q00__8\(2),
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_55 is
  port (
    \q0_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    buf_V_d0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_0_in : in STD_LOGIC;
    address0 : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_55 : entity is "StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W";
end finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_55;

architecture STRUCTURE of finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_55 is
  signal q00 : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_0_0 : label is 39;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_0_0 : label is "grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28/buf_V_U/ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_15_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_0_0 : label is "GND:A4";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_0_0 : label is 12;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_15_1_1 : label is 39;
  attribute RTL_RAM_NAME of ram_reg_0_15_1_1 : label is "grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28/buf_V_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_1_1 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_1_1 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_1_1 : label is 12;
  attribute ram_offset of ram_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_15_2_2 : label is 39;
  attribute RTL_RAM_NAME of ram_reg_0_15_2_2 : label is "grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28/buf_V_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_2_2 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_2_2 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_2_2 : label is 12;
  attribute ram_offset of ram_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_15_2_2 : label is 2;
begin
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(0),
      Q => \q0_reg[2]_0\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(1),
      Q => \q0_reg[2]_0\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(2),
      Q => \q0_reg[2]_0\(2),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => buf_V_d0(0),
      O => q00(0),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => buf_V_d0(1),
      O => q00(1),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => buf_V_d0(2),
      O => q00(2),
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_6 is
  port (
    \q0_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    buf_V_16_d0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_0_in : in STD_LOGIC;
    address0 : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_6 : entity is "StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W";
end finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_6;

architecture STRUCTURE of finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_6 is
  signal \q00__15\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_0_0 : label is 39;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_0_0 : label is "grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28/buf_V_16_U/ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_15_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_0_0 : label is "GND:A4";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_0_0 : label is 12;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_15_1_1 : label is 39;
  attribute RTL_RAM_NAME of ram_reg_0_15_1_1 : label is "grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28/buf_V_16_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_1_1 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_1_1 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_1_1 : label is 12;
  attribute ram_offset of ram_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_15_2_2 : label is 39;
  attribute RTL_RAM_NAME of ram_reg_0_15_2_2 : label is "grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28/buf_V_16_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_2_2 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_2_2 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_2_2 : label is 12;
  attribute ram_offset of ram_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_15_2_2 : label is 2;
begin
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__15\(0),
      Q => \q0_reg[2]_0\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__15\(1),
      Q => \q0_reg[2]_0\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__15\(2),
      Q => \q0_reg[2]_0\(2),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => buf_V_16_d0(0),
      O => \q00__15\(0),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => buf_V_16_d0(1),
      O => \q00__15\(1),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => buf_V_16_d0(2),
      O => \q00__15\(2),
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_7 is
  port (
    \q0_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    buf_V_17_d0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_0_in : in STD_LOGIC;
    address0 : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_7 : entity is "StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W";
end finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_7;

architecture STRUCTURE of finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_7 is
  signal \q00__16\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_0_0 : label is 39;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_0_0 : label is "grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28/buf_V_17_U/ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_15_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_0_0 : label is "GND:A4";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_0_0 : label is 12;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_15_1_1 : label is 39;
  attribute RTL_RAM_NAME of ram_reg_0_15_1_1 : label is "grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28/buf_V_17_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_1_1 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_1_1 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_1_1 : label is 12;
  attribute ram_offset of ram_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_15_2_2 : label is 39;
  attribute RTL_RAM_NAME of ram_reg_0_15_2_2 : label is "grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28/buf_V_17_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_2_2 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_2_2 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_2_2 : label is 12;
  attribute ram_offset of ram_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_15_2_2 : label is 2;
begin
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__16\(0),
      Q => \q0_reg[2]_0\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__16\(1),
      Q => \q0_reg[2]_0\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__16\(2),
      Q => \q0_reg[2]_0\(2),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => buf_V_17_d0(0),
      O => \q00__16\(0),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => buf_V_17_d0(1),
      O => \q00__16\(1),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => buf_V_17_d0(2),
      O => \q00__16\(2),
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_8 is
  port (
    \q0_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    buf_V_18_d0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_0_in : in STD_LOGIC;
    address0 : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_8 : entity is "StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W";
end finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_8;

architecture STRUCTURE of finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_8 is
  signal \q00__17\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_0_0 : label is 39;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_0_0 : label is "grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28/buf_V_18_U/ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_15_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_0_0 : label is "GND:A4";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_0_0 : label is 12;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_15_1_1 : label is 39;
  attribute RTL_RAM_NAME of ram_reg_0_15_1_1 : label is "grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28/buf_V_18_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_1_1 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_1_1 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_1_1 : label is 12;
  attribute ram_offset of ram_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_15_2_2 : label is 39;
  attribute RTL_RAM_NAME of ram_reg_0_15_2_2 : label is "grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28/buf_V_18_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_2_2 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_2_2 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_2_2 : label is 12;
  attribute ram_offset of ram_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_15_2_2 : label is 2;
begin
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__17\(0),
      Q => \q0_reg[2]_0\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__17\(1),
      Q => \q0_reg[2]_0\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__17\(2),
      Q => \q0_reg[2]_0\(2),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => buf_V_18_d0(0),
      O => \q00__17\(0),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => buf_V_18_d0(1),
      O => \q00__17\(1),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => buf_V_18_d0(2),
      O => \q00__17\(2),
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_9 is
  port (
    \q0_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    buf_V_19_d0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_0_in : in STD_LOGIC;
    address0 : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_9 : entity is "StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W";
end finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_9;

architecture STRUCTURE of finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_9 is
  signal \q00__18\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_0_0 : label is 39;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_0_0 : label is "grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28/buf_V_19_U/ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_15_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_0_0 : label is "GND:A4";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_0_0 : label is 12;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_15_1_1 : label is 39;
  attribute RTL_RAM_NAME of ram_reg_0_15_1_1 : label is "grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28/buf_V_19_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_1_1 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_1_1 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_1_1 : label is 12;
  attribute ram_offset of ram_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_15_2_2 : label is 39;
  attribute RTL_RAM_NAME of ram_reg_0_15_2_2 : label is "grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28/buf_V_19_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_2_2 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_2_2 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_2_2 : label is 12;
  attribute ram_offset of ram_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_15_2_2 : label is 2;
begin
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__18\(0),
      Q => \q0_reg[2]_0\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__18\(1),
      Q => \q0_reg[2]_0\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__18\(2),
      Q => \q0_reg[2]_0\(2),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => buf_V_19_d0(0),
      O => \q00__18\(0),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => buf_V_19_d0(1),
      O => \q00__18\(1),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => buf_V_19_d0(2),
      O => \q00__18\(2),
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_flow_control_loop_pipe_sequential_init is
  port (
    SS : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_loop_exit_ready_pp0_iter1_reg_reg : out STD_LOGIC;
    address0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_978_ap_start_reg_reg : out STD_LOGIC;
    \ap_CS_fsm_reg[7]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_done_cache_reg_0 : out STD_LOGIC;
    \outpix_fu_154_reg[0]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_ap_start_reg_reg : out STD_LOGIC;
    \icmp_ln174_reg_1158_reg[0]\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter1_reg_reg_0 : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter1_reg : in STD_LOGIC;
    ap_NS_fsm : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln156_fu_1307_p2__2\ : in STD_LOGIC;
    ram_reg_0_15_0_0_i_4_0 : in STD_LOGIC;
    \outpix_fu_154_reg[1]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_reg_0_15_0_0_i_4_1 : in STD_LOGIC;
    ram_reg_0_15_0_0_i_6_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_loop_init : in STD_LOGIC;
    ram_reg_0_15_0_0_i_3_0 : in STD_LOGIC;
    icmp_ln147_fu_936_p20_in : in STD_LOGIC;
    grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_978_ap_start_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_ap_start_reg : in STD_LOGIC;
    \icmp_ln174_reg_1158_reg[0]_0\ : in STD_LOGIC;
    out_V_TREADY_int_regslice : in STD_LOGIC;
    \outpix_fu_154_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_CS_iter1_fsm_state2 : in STD_LOGIC;
    \ap_CS_fsm_reg[7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_flow_control_loop_pipe_sequential_init : entity is "StreamingMaxPool_hls_4_flow_control_loop_pipe_sequential_init";
end finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_flow_control_loop_pipe_sequential_init;

architecture STRUCTURE of finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_flow_control_loop_pipe_sequential_init is
  signal \^ss\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ap_CS_fsm[7]_i_2_n_0\ : STD_LOGIC;
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__0_n_0\ : STD_LOGIC;
  signal ap_loop_init_0 : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__0_n_0\ : STD_LOGIC;
  signal ap_ready_int2 : STD_LOGIC;
  signal icmp_ln174_fu_957_p21_in : STD_LOGIC;
  signal ram_reg_0_15_0_0_i_12_n_0 : STD_LOGIC;
  signal ram_reg_0_15_0_0_i_13_n_0 : STD_LOGIC;
  signal ram_reg_0_15_0_0_i_14_n_0 : STD_LOGIC;
  signal ram_reg_0_15_0_0_i_15_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_2\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \ap_CS_fsm[7]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \ap_done_cache_i_1__0\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_1__0\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_ap_start_reg_i_1 : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \icmp_ln174_reg_1158[0]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \outpix_fu_154[0]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \outpix_fu_154[3]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \q0[2]_i_3\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of ram_reg_0_15_0_0_i_16 : label is "soft_lutpair96";
begin
  SS(0) <= \^ss\(0);
\B_V_data_1_state[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_rst_n,
      O => \^ss\(0)
    );
\ap_CS_fsm[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2F"
    )
        port map (
      I0 => ap_done_cache,
      I1 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_ap_start_reg,
      I2 => \ap_CS_fsm[7]_i_2_n_0\,
      O => ap_done_cache_reg_0
    );
\ap_CS_fsm[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD000"
    )
        port map (
      I0 => ap_done_cache,
      I1 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_ap_start_reg,
      I2 => \ap_CS_fsm[7]_i_2_n_0\,
      I3 => Q(2),
      I4 => \ap_CS_fsm_reg[7]_0\(0),
      O => D(0)
    );
\ap_CS_fsm[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"57777777FFFFFFFF"
    )
        port map (
      I0 => ap_CS_iter1_fsm_state2,
      I1 => \icmp_ln174_reg_1158_reg[0]_0\,
      I2 => Q(2),
      I3 => out_V_TREADY_int_regslice,
      I4 => \outpix_fu_154_reg[0]_0\(0),
      I5 => ap_loop_exit_ready_pp0_iter1_reg,
      O => \ap_CS_fsm[7]_i_2_n_0\
    );
\ap_done_cache_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"73"
    )
        port map (
      I0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_ap_start_reg,
      I1 => \ap_CS_fsm[7]_i_2_n_0\,
      I2 => ap_done_cache,
      O => \ap_done_cache_i_1__0_n_0\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__0_n_0\,
      Q => ap_done_cache,
      R => \^ss\(0)
    );
ap_loop_exit_ready_pp0_iter1_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg_reg_0,
      I1 => ap_loop_exit_ready_pp0_iter1_reg,
      I2 => ap_ready_int2,
      I3 => icmp_ln174_fu_957_p21_in,
      O => ap_loop_exit_ready_pp0_iter1_reg_reg
    );
\ap_loop_init_int_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D5FF"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_ready_int2,
      I2 => ap_loop_init_int,
      I3 => \ap_CS_fsm[7]_i_2_n_0\,
      O => \ap_loop_init_int_i_1__0_n_0\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__0_n_0\,
      Q => ap_loop_init_int,
      R => '0'
    );
grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_ap_start_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBF0"
    )
        port map (
      I0 => ap_ready_int2,
      I1 => icmp_ln174_fu_957_p21_in,
      I2 => \ap_CS_fsm_reg[7]_0\(0),
      I3 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_ap_start_reg,
      O => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_ap_start_reg_reg
    );
\icmp_ln174_reg_1158[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => icmp_ln174_fu_957_p21_in,
      I1 => ap_ready_int2,
      I2 => \icmp_ln174_reg_1158_reg[0]_0\,
      O => \icmp_ln174_reg_1158_reg[0]\
    );
\outpix_fu_154[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \outpix_fu_154_reg[1]\(0),
      O => \outpix_fu_154_reg[0]\(0)
    );
\outpix_fu_154[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000552A552A552A"
    )
        port map (
      I0 => \outpix_fu_154_reg[1]\(0),
      I1 => \outpix_fu_154_reg[1]\(3),
      I2 => \outpix_fu_154_reg[1]\(2),
      I3 => \outpix_fu_154_reg[1]\(1),
      I4 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_ap_start_reg,
      I5 => ap_loop_init_int,
      O => \outpix_fu_154_reg[0]\(1)
    );
\outpix_fu_154[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00005A705A705A70"
    )
        port map (
      I0 => \outpix_fu_154_reg[1]\(0),
      I1 => \outpix_fu_154_reg[1]\(3),
      I2 => \outpix_fu_154_reg[1]\(2),
      I3 => \outpix_fu_154_reg[1]\(1),
      I4 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_ap_start_reg,
      I5 => ap_loop_init_int,
      O => \outpix_fu_154_reg[0]\(2)
    );
\outpix_fu_154[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"080F"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_ap_start_reg,
      I2 => ap_ready_int2,
      I3 => icmp_ln174_fu_957_p21_in,
      O => E(0)
    );
\outpix_fu_154[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00006C4C6C4C6C4C"
    )
        port map (
      I0 => \outpix_fu_154_reg[1]\(0),
      I1 => \outpix_fu_154_reg[1]\(3),
      I2 => \outpix_fu_154_reg[1]\(2),
      I3 => \outpix_fu_154_reg[1]\(1),
      I4 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_ap_start_reg,
      I5 => ap_loop_init_int,
      O => \outpix_fu_154_reg[0]\(3)
    );
\outpix_fu_154[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"15550000FFFFFFFF"
    )
        port map (
      I0 => \icmp_ln174_reg_1158_reg[0]_0\,
      I1 => Q(2),
      I2 => out_V_TREADY_int_regslice,
      I3 => \outpix_fu_154_reg[0]_0\(0),
      I4 => ap_CS_iter1_fsm_state2,
      I5 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_ap_start_reg,
      O => ap_ready_int2
    );
\outpix_fu_154[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400040004000"
    )
        port map (
      I0 => \outpix_fu_154_reg[1]\(1),
      I1 => \outpix_fu_154_reg[1]\(2),
      I2 => \outpix_fu_154_reg[1]\(3),
      I3 => \outpix_fu_154_reg[1]\(0),
      I4 => ap_loop_init_int,
      I5 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_ap_start_reg,
      O => icmp_ln174_fu_957_p21_in
    );
\q0[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => icmp_ln174_fu_957_p21_in,
      I1 => Q(2),
      I2 => Q(1),
      I3 => ap_ready_int2,
      O => \ap_CS_fsm_reg[7]\
    );
ram_reg_0_15_0_0_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000404000FF4040"
    )
        port map (
      I0 => icmp_ln147_fu_936_p20_in,
      I1 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_978_ap_start_reg,
      I2 => Q(0),
      I3 => ap_ready_int2,
      I4 => Q(2),
      I5 => icmp_ln174_fu_957_p21_in,
      O => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_978_ap_start_reg_reg
    );
ram_reg_0_15_0_0_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000440000000F"
    )
        port map (
      I0 => ap_loop_init_0,
      I1 => \outpix_fu_154_reg[1]\(0),
      I2 => ram_reg_0_15_0_0_i_3_0,
      I3 => Q(1),
      I4 => ap_NS_fsm(0),
      I5 => Q(2),
      O => ram_reg_0_15_0_0_i_12_n_0
    );
ram_reg_0_15_0_0_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08080808FF080808"
    )
        port map (
      I0 => ram_reg_0_15_0_0_i_4_0,
      I1 => \outpix_fu_154_reg[1]\(1),
      I2 => ap_loop_init_0,
      I3 => ram_reg_0_15_0_0_i_4_1,
      I4 => ram_reg_0_15_0_0_i_6_0(0),
      I5 => ap_loop_init,
      O => ram_reg_0_15_0_0_i_13_n_0
    );
ram_reg_0_15_0_0_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08080808FF080808"
    )
        port map (
      I0 => ram_reg_0_15_0_0_i_4_0,
      I1 => \outpix_fu_154_reg[1]\(2),
      I2 => ap_loop_init_0,
      I3 => ram_reg_0_15_0_0_i_4_1,
      I4 => ram_reg_0_15_0_0_i_6_0(1),
      I5 => ap_loop_init,
      O => ram_reg_0_15_0_0_i_14_n_0
    );
ram_reg_0_15_0_0_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08080808FF080808"
    )
        port map (
      I0 => ram_reg_0_15_0_0_i_4_0,
      I1 => \outpix_fu_154_reg[1]\(3),
      I2 => ap_loop_init_0,
      I3 => ram_reg_0_15_0_0_i_4_1,
      I4 => ram_reg_0_15_0_0_i_6_0(2),
      I5 => ap_loop_init,
      O => ram_reg_0_15_0_0_i_15_n_0
    );
ram_reg_0_15_0_0_i_16: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_ap_start_reg,
      O => ap_loop_init_0
    );
ram_reg_0_15_0_0_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF4040EA40"
    )
        port map (
      I0 => ap_NS_fsm(0),
      I1 => Q(1),
      I2 => \q0_reg[0]\(0),
      I3 => \q0_reg[0]_0\(0),
      I4 => \icmp_ln156_fu_1307_p2__2\,
      I5 => ram_reg_0_15_0_0_i_12_n_0,
      O => address0(0)
    );
ram_reg_0_15_0_0_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF4040EA40"
    )
        port map (
      I0 => ap_NS_fsm(0),
      I1 => Q(1),
      I2 => \q0_reg[0]\(1),
      I3 => \q0_reg[0]_0\(1),
      I4 => \icmp_ln156_fu_1307_p2__2\,
      I5 => ram_reg_0_15_0_0_i_13_n_0,
      O => address0(1)
    );
ram_reg_0_15_0_0_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF4040EA40"
    )
        port map (
      I0 => ap_NS_fsm(0),
      I1 => Q(1),
      I2 => \q0_reg[0]\(2),
      I3 => \q0_reg[0]_0\(2),
      I4 => \icmp_ln156_fu_1307_p2__2\,
      I5 => ram_reg_0_15_0_0_i_14_n_0,
      O => address0(2)
    );
ram_reg_0_15_0_0_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF4040EA40"
    )
        port map (
      I0 => ap_NS_fsm(0),
      I1 => Q(1),
      I2 => \q0_reg[0]\(3),
      I3 => \q0_reg[0]_0\(3),
      I4 => \icmp_ln156_fu_1307_p2__2\,
      I5 => ram_reg_0_15_0_0_i_15_n_0,
      O => address0(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_flow_control_loop_pipe_sequential_init_56 is
  port (
    p_0_in : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_load__2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \buf_V_1_load_reg_1709_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_1_load__2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \buf_V_2_load_reg_1714_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_2_load__2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \buf_V_3_load_reg_1719_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_3_load__2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \buf_V_4_load_reg_1724_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_4_load__2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \buf_V_5_load_reg_1729_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_5_load__2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \buf_V_6_load_reg_1734_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_6_load__2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \buf_V_7_load_reg_1739_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_7_load__2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \buf_V_8_load_reg_1744_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_8_load__2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \buf_V_9_load_reg_1749_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_9_load__2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \buf_V_10_load_reg_1754_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_10_load__2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \buf_V_11_load_reg_1759_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_11_load__2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \buf_V_12_load_reg_1764_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_12_load__2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \buf_V_13_load_reg_1769_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_13_load__2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \buf_V_14_load_reg_1774_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_14_load__2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \buf_V_15_load_reg_1779_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_15_load__2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \buf_V_16_load_reg_1784_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_16_load__2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \buf_V_17_load_reg_1789_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_17_load__2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \buf_V_18_load_reg_1794_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_18_load__2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \buf_V_19_load_reg_1799_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_19_load__2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \buf_V_20_load_reg_1804_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_20_load__2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \buf_V_21_load_reg_1809_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_21_load__2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \buf_V_22_load_reg_1814_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_22_load__2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \buf_V_23_load_reg_1819_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_23_load__2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \buf_V_24_load_reg_1824_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_24_load__2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \buf_V_25_load_reg_1829_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_25_load__2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \buf_V_26_load_reg_1834_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_26_load__2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \buf_V_27_load_reg_1839_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_27_load__2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \buf_V_28_load_reg_1844_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_28_load__2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \buf_V_29_load_reg_1849_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_29_load__2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \buf_V_30_load_reg_1854_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_30_load__2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \buf_V_31_load_reg_1859_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_31_load__2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \buf_V_32_load_reg_1864_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_32_load__2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \buf_V_33_load_reg_1869_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_33_load__2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \buf_V_34_load_reg_1874_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_34_load__2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \buf_V_35_load_reg_1879_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_35_load__2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \buf_V_36_load_reg_1884_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_36_load__2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \buf_V_37_load_reg_1889_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_37_load__2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \buf_V_38_load_reg_1894_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_38_load__2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \buf_V_39_load_reg_1899_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_39_load__2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \buf_V_40_load_reg_1904_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_40_load__2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \buf_V_41_load_reg_1909_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_41_load__2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \buf_V_42_load_reg_1914_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_42_load__2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \buf_V_43_load_reg_1919_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_43_load__2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \buf_V_44_load_reg_1924_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_44_load__2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \buf_V_45_load_reg_1929_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_45_load__2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \buf_V_46_load_reg_1934_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_46_load__2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \buf_V_47_load_reg_1939_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_47_load__2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \buf_V_48_load_reg_1944_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_48_load__2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \buf_V_49_load_reg_1949_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_49_load__2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \buf_V_50_load_reg_1954_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_50_load__2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \buf_V_51_load_reg_1959_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_51_load__2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \buf_V_52_load_reg_1964_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_52_load__2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \buf_V_53_load_reg_1969_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_53_load__2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \buf_V_54_load_reg_1974_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_54_load__2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \buf_V_55_load_reg_1979_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_55_load__2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \kx_fu_490_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156_ap_start_reg_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    B_V_data_1_state : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_done_cache_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_done_cache_reg_1 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[6]\ : out STD_LOGIC;
    grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156_ap_start_reg_reg_0 : out STD_LOGIC;
    \ap_CS_fsm_reg[6]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[6]_1\ : out STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    \q0_reg[2]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    in0_V_TVALID_int_regslice : in STD_LOGIC;
    grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156_ap_start_reg : in STD_LOGIC;
    \q0_reg[2]_0\ : in STD_LOGIC;
    \q0_reg[2]_1\ : in STD_LOGIC;
    in0_V_TDATA_int_regslice : in STD_LOGIC_VECTOR ( 167 downto 0 );
    \oldMax_V_fu_494_reg[0]\ : in STD_LOGIC;
    \oldMax_V_fu_494_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \oldMax_V_fu_494_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \oldMax_V_1_fu_498_reg[0]\ : in STD_LOGIC;
    \oldMax_V_1_fu_498_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \oldMax_V_1_fu_498_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \oldMax_V_2_fu_502_reg[0]\ : in STD_LOGIC;
    \oldMax_V_2_fu_502_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \oldMax_V_2_fu_502_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \oldMax_V_3_fu_506_reg[0]\ : in STD_LOGIC;
    \oldMax_V_3_fu_506_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \oldMax_V_3_fu_506_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \oldMax_V_4_fu_510_reg[0]\ : in STD_LOGIC;
    \oldMax_V_4_fu_510_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \oldMax_V_4_fu_510_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \oldMax_V_5_fu_514_reg[0]\ : in STD_LOGIC;
    \oldMax_V_5_fu_514_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \oldMax_V_5_fu_514_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \oldMax_V_6_fu_518_reg[0]\ : in STD_LOGIC;
    \oldMax_V_6_fu_518_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \oldMax_V_6_fu_518_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \oldMax_V_7_fu_522_reg[0]\ : in STD_LOGIC;
    \oldMax_V_7_fu_522_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \oldMax_V_7_fu_522_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \oldMax_V_8_fu_526_reg[0]\ : in STD_LOGIC;
    \oldMax_V_8_fu_526_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \oldMax_V_8_fu_526_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \oldMax_V_9_fu_530_reg[0]\ : in STD_LOGIC;
    \oldMax_V_9_fu_530_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \oldMax_V_9_fu_530_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \oldMax_V_10_fu_534_reg[0]\ : in STD_LOGIC;
    \oldMax_V_10_fu_534_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \oldMax_V_10_fu_534_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \oldMax_V_11_fu_538_reg[0]\ : in STD_LOGIC;
    \oldMax_V_11_fu_538_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \oldMax_V_11_fu_538_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \oldMax_V_12_fu_542_reg[0]\ : in STD_LOGIC;
    \oldMax_V_12_fu_542_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \oldMax_V_12_fu_542_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \oldMax_V_13_fu_546_reg[0]\ : in STD_LOGIC;
    \oldMax_V_13_fu_546_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \oldMax_V_13_fu_546_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \oldMax_V_14_fu_550_reg[0]\ : in STD_LOGIC;
    \oldMax_V_14_fu_550_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \oldMax_V_14_fu_550_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \oldMax_V_15_fu_554_reg[0]\ : in STD_LOGIC;
    \oldMax_V_15_fu_554_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \oldMax_V_15_fu_554_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \oldMax_V_16_fu_558_reg[0]\ : in STD_LOGIC;
    \oldMax_V_16_fu_558_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \oldMax_V_16_fu_558_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \oldMax_V_17_fu_562_reg[0]\ : in STD_LOGIC;
    \oldMax_V_17_fu_562_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \oldMax_V_17_fu_562_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \oldMax_V_18_fu_566_reg[0]\ : in STD_LOGIC;
    \oldMax_V_18_fu_566_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \oldMax_V_18_fu_566_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \oldMax_V_19_fu_570_reg[0]\ : in STD_LOGIC;
    \oldMax_V_19_fu_570_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \oldMax_V_19_fu_570_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \oldMax_V_20_fu_574_reg[0]\ : in STD_LOGIC;
    \oldMax_V_20_fu_574_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \oldMax_V_20_fu_574_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \oldMax_V_21_fu_578_reg[0]\ : in STD_LOGIC;
    \oldMax_V_21_fu_578_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \oldMax_V_21_fu_578_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \oldMax_V_22_fu_582_reg[0]\ : in STD_LOGIC;
    \oldMax_V_22_fu_582_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \oldMax_V_22_fu_582_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \oldMax_V_23_fu_586_reg[0]\ : in STD_LOGIC;
    \oldMax_V_23_fu_586_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \oldMax_V_23_fu_586_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \oldMax_V_24_fu_590_reg[0]\ : in STD_LOGIC;
    \oldMax_V_24_fu_590_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \oldMax_V_24_fu_590_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \oldMax_V_25_fu_594_reg[0]\ : in STD_LOGIC;
    \oldMax_V_25_fu_594_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \oldMax_V_25_fu_594_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \oldMax_V_26_fu_598_reg[0]\ : in STD_LOGIC;
    \oldMax_V_26_fu_598_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \oldMax_V_26_fu_598_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \oldMax_V_27_fu_602_reg[0]\ : in STD_LOGIC;
    \oldMax_V_27_fu_602_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \oldMax_V_27_fu_602_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \oldMax_V_28_fu_606_reg[0]\ : in STD_LOGIC;
    \oldMax_V_28_fu_606_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \oldMax_V_28_fu_606_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \oldMax_V_29_fu_610_reg[0]\ : in STD_LOGIC;
    \oldMax_V_29_fu_610_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \oldMax_V_29_fu_610_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \oldMax_V_30_fu_614_reg[0]\ : in STD_LOGIC;
    \oldMax_V_30_fu_614_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \oldMax_V_30_fu_614_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \oldMax_V_31_fu_618_reg[0]\ : in STD_LOGIC;
    \oldMax_V_31_fu_618_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \oldMax_V_31_fu_618_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \oldMax_V_32_fu_622_reg[0]\ : in STD_LOGIC;
    \oldMax_V_32_fu_622_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \oldMax_V_32_fu_622_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \oldMax_V_33_fu_626_reg[0]\ : in STD_LOGIC;
    \oldMax_V_33_fu_626_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \oldMax_V_33_fu_626_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \oldMax_V_34_fu_630_reg[0]\ : in STD_LOGIC;
    \oldMax_V_34_fu_630_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \oldMax_V_34_fu_630_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \oldMax_V_35_fu_634_reg[0]\ : in STD_LOGIC;
    \oldMax_V_35_fu_634_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \oldMax_V_35_fu_634_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \oldMax_V_36_fu_638_reg[0]\ : in STD_LOGIC;
    \oldMax_V_36_fu_638_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \oldMax_V_36_fu_638_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \oldMax_V_37_fu_642_reg[0]\ : in STD_LOGIC;
    \oldMax_V_37_fu_642_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \oldMax_V_37_fu_642_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \oldMax_V_38_fu_646_reg[0]\ : in STD_LOGIC;
    \oldMax_V_38_fu_646_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \oldMax_V_38_fu_646_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \oldMax_V_39_fu_650_reg[0]\ : in STD_LOGIC;
    \oldMax_V_39_fu_650_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \oldMax_V_39_fu_650_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \oldMax_V_40_fu_654_reg[0]\ : in STD_LOGIC;
    \oldMax_V_40_fu_654_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \oldMax_V_40_fu_654_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \oldMax_V_41_fu_658_reg[0]\ : in STD_LOGIC;
    \oldMax_V_41_fu_658_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \oldMax_V_41_fu_658_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \oldMax_V_42_fu_662_reg[0]\ : in STD_LOGIC;
    \oldMax_V_42_fu_662_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \oldMax_V_42_fu_662_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \oldMax_V_43_fu_666_reg[0]\ : in STD_LOGIC;
    \oldMax_V_43_fu_666_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \oldMax_V_43_fu_666_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \oldMax_V_44_fu_670_reg[0]\ : in STD_LOGIC;
    \oldMax_V_44_fu_670_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \oldMax_V_44_fu_670_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \oldMax_V_45_fu_674_reg[0]\ : in STD_LOGIC;
    \oldMax_V_45_fu_674_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \oldMax_V_45_fu_674_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \oldMax_V_46_fu_678_reg[0]\ : in STD_LOGIC;
    \oldMax_V_46_fu_678_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \oldMax_V_46_fu_678_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \oldMax_V_47_fu_682_reg[0]\ : in STD_LOGIC;
    \oldMax_V_47_fu_682_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \oldMax_V_47_fu_682_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \oldMax_V_48_fu_686_reg[0]\ : in STD_LOGIC;
    \oldMax_V_48_fu_686_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \oldMax_V_48_fu_686_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \oldMax_V_49_fu_690_reg[0]\ : in STD_LOGIC;
    \oldMax_V_49_fu_690_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \oldMax_V_49_fu_690_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \oldMax_V_50_fu_694_reg[0]\ : in STD_LOGIC;
    \oldMax_V_50_fu_694_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \oldMax_V_50_fu_694_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \oldMax_V_51_fu_698_reg[0]\ : in STD_LOGIC;
    \oldMax_V_51_fu_698_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \oldMax_V_51_fu_698_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \oldMax_V_52_fu_702_reg[0]\ : in STD_LOGIC;
    \oldMax_V_52_fu_702_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \oldMax_V_52_fu_702_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \oldMax_V_53_fu_706_reg[0]\ : in STD_LOGIC;
    \oldMax_V_53_fu_706_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \oldMax_V_53_fu_706_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \oldMax_V_54_fu_710_reg[0]\ : in STD_LOGIC;
    \oldMax_V_54_fu_710_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \oldMax_V_54_fu_710_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \oldMax_V_55_fu_714_reg[0]\ : in STD_LOGIC;
    \oldMax_V_55_fu_714_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \oldMax_V_55_fu_714_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \kx_fu_490_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_state_reg[1]\ : in STD_LOGIC;
    in0_V_TVALID : in STD_LOGIC;
    B_V_data_1_sel_rd_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \indvar_flatten_reg_956_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_rst_n : in STD_LOGIC;
    \ap_CS_fsm_reg[3]\ : in STD_LOGIC;
    B_V_data_1_sel : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_flow_control_loop_pipe_sequential_init_56 : entity is "StreamingMaxPool_hls_4_flow_control_loop_pipe_sequential_init";
end finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_flow_control_loop_pipe_sequential_init_56;

architecture STRUCTURE of finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_flow_control_loop_pipe_sequential_init_56 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ap_cs_fsm_reg[2]\ : STD_LOGIC;
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__1_n_0\ : STD_LOGIC;
  signal \^ap_done_cache_reg_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ap_loop_init : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__1_n_0\ : STD_LOGIC;
  signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156_buf_V_ce0 : STD_LOGIC;
  signal icmp_ln158_fu_2142_p20_in : STD_LOGIC;
  signal \kx_fu_490[1]_i_3_n_0\ : STD_LOGIC;
  signal \oldMax_V_19_fu_570[0]_i_3_n_0\ : STD_LOGIC;
  signal ram_reg_0_15_0_0_i_8_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_3\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_1__0\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \ap_CS_fsm[6]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \ap_done_cache_i_1__1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \kx_fu_490[0]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \kx_fu_490[1]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \kx_fu_490[1]_i_2\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \ram_reg_0_15_0_0_i_2__0\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \ram_reg_0_15_0_0_i_2__1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \ram_reg_0_15_0_0_i_2__10\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \ram_reg_0_15_0_0_i_2__11\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \ram_reg_0_15_0_0_i_2__12\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \ram_reg_0_15_0_0_i_2__13\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \ram_reg_0_15_0_0_i_2__14\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \ram_reg_0_15_0_0_i_2__15\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \ram_reg_0_15_0_0_i_2__16\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \ram_reg_0_15_0_0_i_2__17\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \ram_reg_0_15_0_0_i_2__18\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \ram_reg_0_15_0_0_i_2__19\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \ram_reg_0_15_0_0_i_2__2\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \ram_reg_0_15_0_0_i_2__20\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \ram_reg_0_15_0_0_i_2__21\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \ram_reg_0_15_0_0_i_2__22\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \ram_reg_0_15_0_0_i_2__23\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \ram_reg_0_15_0_0_i_2__24\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \ram_reg_0_15_0_0_i_2__25\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \ram_reg_0_15_0_0_i_2__26\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \ram_reg_0_15_0_0_i_2__27\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \ram_reg_0_15_0_0_i_2__28\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \ram_reg_0_15_0_0_i_2__29\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \ram_reg_0_15_0_0_i_2__3\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \ram_reg_0_15_0_0_i_2__30\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \ram_reg_0_15_0_0_i_2__31\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \ram_reg_0_15_0_0_i_2__32\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \ram_reg_0_15_0_0_i_2__33\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \ram_reg_0_15_0_0_i_2__34\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \ram_reg_0_15_0_0_i_2__35\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \ram_reg_0_15_0_0_i_2__36\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \ram_reg_0_15_0_0_i_2__37\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \ram_reg_0_15_0_0_i_2__38\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \ram_reg_0_15_0_0_i_2__39\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \ram_reg_0_15_0_0_i_2__4\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \ram_reg_0_15_0_0_i_2__40\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \ram_reg_0_15_0_0_i_2__41\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \ram_reg_0_15_0_0_i_2__42\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \ram_reg_0_15_0_0_i_2__43\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \ram_reg_0_15_0_0_i_2__44\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \ram_reg_0_15_0_0_i_2__45\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \ram_reg_0_15_0_0_i_2__46\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \ram_reg_0_15_0_0_i_2__47\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \ram_reg_0_15_0_0_i_2__48\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \ram_reg_0_15_0_0_i_2__49\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \ram_reg_0_15_0_0_i_2__5\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \ram_reg_0_15_0_0_i_2__50\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \ram_reg_0_15_0_0_i_2__51\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \ram_reg_0_15_0_0_i_2__52\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \ram_reg_0_15_0_0_i_2__53\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \ram_reg_0_15_0_0_i_2__54\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \ram_reg_0_15_0_0_i_2__6\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \ram_reg_0_15_0_0_i_2__7\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \ram_reg_0_15_0_0_i_2__8\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \ram_reg_0_15_0_0_i_2__9\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of ram_reg_0_15_0_0_i_7 : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of ram_reg_0_15_0_0_i_8 : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of ram_reg_0_15_0_0_i_9 : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of ram_reg_0_15_1_1_i_2 : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \ram_reg_0_15_1_1_i_2__0\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \ram_reg_0_15_1_1_i_2__1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \ram_reg_0_15_1_1_i_2__10\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \ram_reg_0_15_1_1_i_2__11\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \ram_reg_0_15_1_1_i_2__12\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \ram_reg_0_15_1_1_i_2__13\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \ram_reg_0_15_1_1_i_2__14\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \ram_reg_0_15_1_1_i_2__15\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \ram_reg_0_15_1_1_i_2__16\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \ram_reg_0_15_1_1_i_2__17\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \ram_reg_0_15_1_1_i_2__18\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \ram_reg_0_15_1_1_i_2__19\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \ram_reg_0_15_1_1_i_2__2\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \ram_reg_0_15_1_1_i_2__20\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \ram_reg_0_15_1_1_i_2__21\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \ram_reg_0_15_1_1_i_2__22\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \ram_reg_0_15_1_1_i_2__23\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \ram_reg_0_15_1_1_i_2__24\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \ram_reg_0_15_1_1_i_2__25\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \ram_reg_0_15_1_1_i_2__26\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \ram_reg_0_15_1_1_i_2__27\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \ram_reg_0_15_1_1_i_2__28\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \ram_reg_0_15_1_1_i_2__29\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \ram_reg_0_15_1_1_i_2__3\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \ram_reg_0_15_1_1_i_2__30\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \ram_reg_0_15_1_1_i_2__31\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \ram_reg_0_15_1_1_i_2__32\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \ram_reg_0_15_1_1_i_2__33\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \ram_reg_0_15_1_1_i_2__34\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \ram_reg_0_15_1_1_i_2__35\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \ram_reg_0_15_1_1_i_2__37\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \ram_reg_0_15_1_1_i_2__38\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \ram_reg_0_15_1_1_i_2__39\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \ram_reg_0_15_1_1_i_2__4\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \ram_reg_0_15_1_1_i_2__40\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \ram_reg_0_15_1_1_i_2__41\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \ram_reg_0_15_1_1_i_2__42\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \ram_reg_0_15_1_1_i_2__43\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \ram_reg_0_15_1_1_i_2__44\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \ram_reg_0_15_1_1_i_2__45\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \ram_reg_0_15_1_1_i_2__46\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \ram_reg_0_15_1_1_i_2__47\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \ram_reg_0_15_1_1_i_2__48\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \ram_reg_0_15_1_1_i_2__49\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \ram_reg_0_15_1_1_i_2__5\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \ram_reg_0_15_1_1_i_2__50\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \ram_reg_0_15_1_1_i_2__51\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \ram_reg_0_15_1_1_i_2__52\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \ram_reg_0_15_1_1_i_2__53\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \ram_reg_0_15_1_1_i_2__54\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \ram_reg_0_15_1_1_i_2__6\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \ram_reg_0_15_1_1_i_2__7\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \ram_reg_0_15_1_1_i_2__8\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \ram_reg_0_15_1_1_i_2__9\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of ram_reg_0_15_2_2_i_2 : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \ram_reg_0_15_2_2_i_2__0\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \ram_reg_0_15_2_2_i_2__1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \ram_reg_0_15_2_2_i_2__10\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \ram_reg_0_15_2_2_i_2__11\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \ram_reg_0_15_2_2_i_2__12\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \ram_reg_0_15_2_2_i_2__13\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \ram_reg_0_15_2_2_i_2__14\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \ram_reg_0_15_2_2_i_2__15\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \ram_reg_0_15_2_2_i_2__16\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \ram_reg_0_15_2_2_i_2__17\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \ram_reg_0_15_2_2_i_2__18\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \ram_reg_0_15_2_2_i_2__19\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \ram_reg_0_15_2_2_i_2__2\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \ram_reg_0_15_2_2_i_2__20\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \ram_reg_0_15_2_2_i_2__21\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \ram_reg_0_15_2_2_i_2__22\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \ram_reg_0_15_2_2_i_2__23\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \ram_reg_0_15_2_2_i_2__24\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \ram_reg_0_15_2_2_i_2__25\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \ram_reg_0_15_2_2_i_2__26\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \ram_reg_0_15_2_2_i_2__27\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \ram_reg_0_15_2_2_i_2__28\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \ram_reg_0_15_2_2_i_2__29\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \ram_reg_0_15_2_2_i_2__3\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \ram_reg_0_15_2_2_i_2__30\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \ram_reg_0_15_2_2_i_2__31\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \ram_reg_0_15_2_2_i_2__32\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \ram_reg_0_15_2_2_i_2__33\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \ram_reg_0_15_2_2_i_2__34\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \ram_reg_0_15_2_2_i_2__35\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \ram_reg_0_15_2_2_i_2__36\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \ram_reg_0_15_2_2_i_2__37\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \ram_reg_0_15_2_2_i_2__38\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \ram_reg_0_15_2_2_i_2__39\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \ram_reg_0_15_2_2_i_2__4\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \ram_reg_0_15_2_2_i_2__40\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \ram_reg_0_15_2_2_i_2__41\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \ram_reg_0_15_2_2_i_2__42\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \ram_reg_0_15_2_2_i_2__43\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \ram_reg_0_15_2_2_i_2__44\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \ram_reg_0_15_2_2_i_2__45\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \ram_reg_0_15_2_2_i_2__46\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \ram_reg_0_15_2_2_i_2__47\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \ram_reg_0_15_2_2_i_2__48\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \ram_reg_0_15_2_2_i_2__49\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \ram_reg_0_15_2_2_i_2__5\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \ram_reg_0_15_2_2_i_2__50\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \ram_reg_0_15_2_2_i_2__51\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \ram_reg_0_15_2_2_i_2__52\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \ram_reg_0_15_2_2_i_2__53\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \ram_reg_0_15_2_2_i_2__6\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \ram_reg_0_15_2_2_i_2__7\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \ram_reg_0_15_2_2_i_2__8\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \ram_reg_0_15_2_2_i_2__9\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \xp_reg_967[3]_i_2\ : label is "soft_lutpair6";
begin
  E(0) <= \^e\(0);
  \ap_CS_fsm_reg[2]\ <= \^ap_cs_fsm_reg[2]\;
  ap_done_cache_reg_0(0) <= \^ap_done_cache_reg_0\(0);
B_V_data_1_sel_rd_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFF40000000"
    )
        port map (
      I0 => icmp_ln158_fu_2142_p20_in,
      I1 => Q(2),
      I2 => in0_V_TVALID_int_regslice,
      I3 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156_ap_start_reg,
      I4 => B_V_data_1_sel_rd_reg(0),
      I5 => B_V_data_1_sel,
      O => \ap_CS_fsm_reg[6]\
    );
B_V_data_1_sel_rd_rep_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFF40000000"
    )
        port map (
      I0 => icmp_ln158_fu_2142_p20_in,
      I1 => Q(2),
      I2 => in0_V_TVALID_int_regslice,
      I3 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156_ap_start_reg,
      I4 => B_V_data_1_sel_rd_reg(0),
      I5 => B_V_data_1_sel,
      O => \ap_CS_fsm_reg[6]_0\
    );
\B_V_data_1_sel_rd_rep_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFF40000000"
    )
        port map (
      I0 => icmp_ln158_fu_2142_p20_in,
      I1 => Q(2),
      I2 => in0_V_TVALID_int_regslice,
      I3 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156_ap_start_reg,
      I4 => B_V_data_1_sel_rd_reg(0),
      I5 => B_V_data_1_sel,
      O => \ap_CS_fsm_reg[6]_1\
    );
\B_V_data_1_state[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AE"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[2]\,
      I1 => \B_V_data_1_state_reg[1]\,
      I2 => in0_V_TVALID,
      O => B_V_data_1_state(0)
    );
\B_V_data_1_state[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0080FFFF"
    )
        port map (
      I0 => B_V_data_1_sel_rd_reg(0),
      I1 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156_ap_start_reg,
      I2 => Q(2),
      I3 => icmp_ln158_fu_2142_p20_in,
      I4 => in0_V_TVALID_int_regslice,
      O => \^ap_cs_fsm_reg[2]\
    );
\ap_CS_fsm[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFC808"
    )
        port map (
      I0 => ap_done_cache,
      I1 => Q(2),
      I2 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156_ap_start_reg,
      I3 => icmp_ln158_fu_2142_p20_in,
      I4 => \ap_CS_fsm_reg[3]\,
      O => ap_done_cache_reg_1(0)
    );
\ap_CS_fsm[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF04C4"
    )
        port map (
      I0 => ap_done_cache,
      I1 => Q(2),
      I2 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156_ap_start_reg,
      I3 => icmp_ln158_fu_2142_p20_in,
      I4 => Q(1),
      O => ap_done_cache_reg_1(1)
    );
\ap_done_cache_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => icmp_ln158_fu_2142_p20_in,
      I1 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156_ap_start_reg,
      I2 => ap_done_cache,
      O => \ap_done_cache_i_1__1_n_0\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__1_n_0\,
      Q => ap_done_cache,
      R => SS(0)
    );
\ap_loop_init_int_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F5DDFDDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_loop_init_int,
      I2 => icmp_ln158_fu_2142_p20_in,
      I3 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156_ap_start_reg,
      I4 => in0_V_TVALID_int_regslice,
      O => \ap_loop_init_int_i_1__1_n_0\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__1_n_0\,
      Q => ap_loop_init_int,
      R => '0'
    );
grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156_ap_start_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => icmp_ln158_fu_2142_p20_in,
      I1 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156_ap_start_reg,
      I2 => Q(1),
      O => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156_ap_start_reg_reg_0
    );
\kx_fu_490[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \kx_fu_490_reg[1]_0\(0),
      I1 => \kx_fu_490[1]_i_3_n_0\,
      I2 => icmp_ln158_fu_2142_p20_in,
      O => \kx_fu_490_reg[1]\(0)
    );
\kx_fu_490[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => \kx_fu_490[1]_i_3_n_0\,
      I1 => icmp_ln158_fu_2142_p20_in,
      I2 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156_ap_start_reg,
      I3 => in0_V_TVALID_int_regslice,
      O => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156_ap_start_reg_reg(0)
    );
\kx_fu_490[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \kx_fu_490_reg[1]_0\(1),
      I1 => \kx_fu_490[1]_i_3_n_0\,
      I2 => \kx_fu_490_reg[1]_0\(0),
      I3 => icmp_ln158_fu_2142_p20_in,
      O => \kx_fu_490_reg[1]\(1)
    );
\kx_fu_490[1]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156_ap_start_reg,
      O => \kx_fu_490[1]_i_3_n_0\
    );
\kx_fu_490[1]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \kx_fu_490_reg[1]_0\(0),
      I1 => \kx_fu_490_reg[1]_0\(1),
      I2 => ap_loop_init,
      O => icmp_ln158_fu_2142_p20_in
    );
\kx_fu_490[1]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156_ap_start_reg,
      O => ap_loop_init
    );
\oldMax_V_10_fu_534[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF45EF40EA40"
    )
        port map (
      I0 => icmp_ln158_fu_2142_p20_in,
      I1 => in0_V_TDATA_int_regslice(30),
      I2 => \oldMax_V_10_fu_534_reg[0]\,
      I3 => \oldMax_V_10_fu_534_reg[2]\(0),
      I4 => \oldMax_V_19_fu_570[0]_i_3_n_0\,
      I5 => \oldMax_V_10_fu_534_reg[2]_0\(0),
      O => \buf_V_10_load_reg_1754_reg[2]\(0)
    );
\oldMax_V_10_fu_534[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF45EF40EA40"
    )
        port map (
      I0 => icmp_ln158_fu_2142_p20_in,
      I1 => in0_V_TDATA_int_regslice(31),
      I2 => \oldMax_V_10_fu_534_reg[0]\,
      I3 => \oldMax_V_10_fu_534_reg[2]\(1),
      I4 => \oldMax_V_19_fu_570[0]_i_3_n_0\,
      I5 => \oldMax_V_10_fu_534_reg[2]_0\(1),
      O => \buf_V_10_load_reg_1754_reg[2]\(1)
    );
\oldMax_V_10_fu_534[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF45EF40EA40"
    )
        port map (
      I0 => icmp_ln158_fu_2142_p20_in,
      I1 => in0_V_TDATA_int_regslice(32),
      I2 => \oldMax_V_10_fu_534_reg[0]\,
      I3 => \oldMax_V_10_fu_534_reg[2]\(2),
      I4 => \oldMax_V_19_fu_570[0]_i_3_n_0\,
      I5 => \oldMax_V_10_fu_534_reg[2]_0\(2),
      O => \buf_V_10_load_reg_1754_reg[2]\(2)
    );
\oldMax_V_11_fu_538[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF45EF40EA40"
    )
        port map (
      I0 => icmp_ln158_fu_2142_p20_in,
      I1 => in0_V_TDATA_int_regslice(33),
      I2 => \oldMax_V_11_fu_538_reg[0]\,
      I3 => \oldMax_V_11_fu_538_reg[2]\(0),
      I4 => \oldMax_V_19_fu_570[0]_i_3_n_0\,
      I5 => \oldMax_V_11_fu_538_reg[2]_0\(0),
      O => \buf_V_11_load_reg_1759_reg[2]\(0)
    );
\oldMax_V_11_fu_538[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF45EF40EA40"
    )
        port map (
      I0 => icmp_ln158_fu_2142_p20_in,
      I1 => in0_V_TDATA_int_regslice(34),
      I2 => \oldMax_V_11_fu_538_reg[0]\,
      I3 => \oldMax_V_11_fu_538_reg[2]\(1),
      I4 => \oldMax_V_19_fu_570[0]_i_3_n_0\,
      I5 => \oldMax_V_11_fu_538_reg[2]_0\(1),
      O => \buf_V_11_load_reg_1759_reg[2]\(1)
    );
\oldMax_V_11_fu_538[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF45EF40EA40"
    )
        port map (
      I0 => icmp_ln158_fu_2142_p20_in,
      I1 => in0_V_TDATA_int_regslice(35),
      I2 => \oldMax_V_11_fu_538_reg[0]\,
      I3 => \oldMax_V_11_fu_538_reg[2]\(2),
      I4 => \oldMax_V_19_fu_570[0]_i_3_n_0\,
      I5 => \oldMax_V_11_fu_538_reg[2]_0\(2),
      O => \buf_V_11_load_reg_1759_reg[2]\(2)
    );
\oldMax_V_12_fu_542[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF45EF40EA40"
    )
        port map (
      I0 => icmp_ln158_fu_2142_p20_in,
      I1 => in0_V_TDATA_int_regslice(36),
      I2 => \oldMax_V_12_fu_542_reg[0]\,
      I3 => \oldMax_V_12_fu_542_reg[2]\(0),
      I4 => \oldMax_V_19_fu_570[0]_i_3_n_0\,
      I5 => \oldMax_V_12_fu_542_reg[2]_0\(0),
      O => \buf_V_12_load_reg_1764_reg[2]\(0)
    );
\oldMax_V_12_fu_542[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF45EF40EA40"
    )
        port map (
      I0 => icmp_ln158_fu_2142_p20_in,
      I1 => in0_V_TDATA_int_regslice(37),
      I2 => \oldMax_V_12_fu_542_reg[0]\,
      I3 => \oldMax_V_12_fu_542_reg[2]\(1),
      I4 => \oldMax_V_19_fu_570[0]_i_3_n_0\,
      I5 => \oldMax_V_12_fu_542_reg[2]_0\(1),
      O => \buf_V_12_load_reg_1764_reg[2]\(1)
    );
\oldMax_V_12_fu_542[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF45EF40EA40"
    )
        port map (
      I0 => icmp_ln158_fu_2142_p20_in,
      I1 => in0_V_TDATA_int_regslice(38),
      I2 => \oldMax_V_12_fu_542_reg[0]\,
      I3 => \oldMax_V_12_fu_542_reg[2]\(2),
      I4 => \oldMax_V_19_fu_570[0]_i_3_n_0\,
      I5 => \oldMax_V_12_fu_542_reg[2]_0\(2),
      O => \buf_V_12_load_reg_1764_reg[2]\(2)
    );
\oldMax_V_13_fu_546[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF45EF40EA40"
    )
        port map (
      I0 => icmp_ln158_fu_2142_p20_in,
      I1 => in0_V_TDATA_int_regslice(39),
      I2 => \oldMax_V_13_fu_546_reg[0]\,
      I3 => \oldMax_V_13_fu_546_reg[2]\(0),
      I4 => \oldMax_V_19_fu_570[0]_i_3_n_0\,
      I5 => \oldMax_V_13_fu_546_reg[2]_0\(0),
      O => \buf_V_13_load_reg_1769_reg[2]\(0)
    );
\oldMax_V_13_fu_546[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF45EF40EA40"
    )
        port map (
      I0 => icmp_ln158_fu_2142_p20_in,
      I1 => in0_V_TDATA_int_regslice(40),
      I2 => \oldMax_V_13_fu_546_reg[0]\,
      I3 => \oldMax_V_13_fu_546_reg[2]\(1),
      I4 => \oldMax_V_19_fu_570[0]_i_3_n_0\,
      I5 => \oldMax_V_13_fu_546_reg[2]_0\(1),
      O => \buf_V_13_load_reg_1769_reg[2]\(1)
    );
\oldMax_V_13_fu_546[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF45EF40EA40"
    )
        port map (
      I0 => icmp_ln158_fu_2142_p20_in,
      I1 => in0_V_TDATA_int_regslice(41),
      I2 => \oldMax_V_13_fu_546_reg[0]\,
      I3 => \oldMax_V_13_fu_546_reg[2]\(2),
      I4 => \oldMax_V_19_fu_570[0]_i_3_n_0\,
      I5 => \oldMax_V_13_fu_546_reg[2]_0\(2),
      O => \buf_V_13_load_reg_1769_reg[2]\(2)
    );
\oldMax_V_14_fu_550[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF45EF40EA40"
    )
        port map (
      I0 => icmp_ln158_fu_2142_p20_in,
      I1 => in0_V_TDATA_int_regslice(42),
      I2 => \oldMax_V_14_fu_550_reg[0]\,
      I3 => \oldMax_V_14_fu_550_reg[2]\(0),
      I4 => \oldMax_V_19_fu_570[0]_i_3_n_0\,
      I5 => \oldMax_V_14_fu_550_reg[2]_0\(0),
      O => \buf_V_14_load_reg_1774_reg[2]\(0)
    );
\oldMax_V_14_fu_550[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF45EF40EA40"
    )
        port map (
      I0 => icmp_ln158_fu_2142_p20_in,
      I1 => in0_V_TDATA_int_regslice(43),
      I2 => \oldMax_V_14_fu_550_reg[0]\,
      I3 => \oldMax_V_14_fu_550_reg[2]\(1),
      I4 => \oldMax_V_19_fu_570[0]_i_3_n_0\,
      I5 => \oldMax_V_14_fu_550_reg[2]_0\(1),
      O => \buf_V_14_load_reg_1774_reg[2]\(1)
    );
\oldMax_V_14_fu_550[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF45EF40EA40"
    )
        port map (
      I0 => icmp_ln158_fu_2142_p20_in,
      I1 => in0_V_TDATA_int_regslice(44),
      I2 => \oldMax_V_14_fu_550_reg[0]\,
      I3 => \oldMax_V_14_fu_550_reg[2]\(2),
      I4 => \oldMax_V_19_fu_570[0]_i_3_n_0\,
      I5 => \oldMax_V_14_fu_550_reg[2]_0\(2),
      O => \buf_V_14_load_reg_1774_reg[2]\(2)
    );
\oldMax_V_15_fu_554[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF45EF40EA40"
    )
        port map (
      I0 => icmp_ln158_fu_2142_p20_in,
      I1 => in0_V_TDATA_int_regslice(45),
      I2 => \oldMax_V_15_fu_554_reg[0]\,
      I3 => \oldMax_V_15_fu_554_reg[2]\(0),
      I4 => \oldMax_V_19_fu_570[0]_i_3_n_0\,
      I5 => \oldMax_V_15_fu_554_reg[2]_0\(0),
      O => \buf_V_15_load_reg_1779_reg[2]\(0)
    );
\oldMax_V_15_fu_554[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF45EF40EA40"
    )
        port map (
      I0 => icmp_ln158_fu_2142_p20_in,
      I1 => in0_V_TDATA_int_regslice(46),
      I2 => \oldMax_V_15_fu_554_reg[0]\,
      I3 => \oldMax_V_15_fu_554_reg[2]\(1),
      I4 => \oldMax_V_19_fu_570[0]_i_3_n_0\,
      I5 => \oldMax_V_15_fu_554_reg[2]_0\(1),
      O => \buf_V_15_load_reg_1779_reg[2]\(1)
    );
\oldMax_V_15_fu_554[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF45EF40EA40"
    )
        port map (
      I0 => icmp_ln158_fu_2142_p20_in,
      I1 => in0_V_TDATA_int_regslice(47),
      I2 => \oldMax_V_15_fu_554_reg[0]\,
      I3 => \oldMax_V_15_fu_554_reg[2]\(2),
      I4 => \oldMax_V_19_fu_570[0]_i_3_n_0\,
      I5 => \oldMax_V_15_fu_554_reg[2]_0\(2),
      O => \buf_V_15_load_reg_1779_reg[2]\(2)
    );
\oldMax_V_16_fu_558[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF45EF40EA40"
    )
        port map (
      I0 => icmp_ln158_fu_2142_p20_in,
      I1 => in0_V_TDATA_int_regslice(48),
      I2 => \oldMax_V_16_fu_558_reg[0]\,
      I3 => \oldMax_V_16_fu_558_reg[2]\(0),
      I4 => \oldMax_V_19_fu_570[0]_i_3_n_0\,
      I5 => \oldMax_V_16_fu_558_reg[2]_0\(0),
      O => \buf_V_16_load_reg_1784_reg[2]\(0)
    );
\oldMax_V_16_fu_558[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF45EF40EA40"
    )
        port map (
      I0 => icmp_ln158_fu_2142_p20_in,
      I1 => in0_V_TDATA_int_regslice(49),
      I2 => \oldMax_V_16_fu_558_reg[0]\,
      I3 => \oldMax_V_16_fu_558_reg[2]\(1),
      I4 => \oldMax_V_19_fu_570[0]_i_3_n_0\,
      I5 => \oldMax_V_16_fu_558_reg[2]_0\(1),
      O => \buf_V_16_load_reg_1784_reg[2]\(1)
    );
\oldMax_V_16_fu_558[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF45EF40EA40"
    )
        port map (
      I0 => icmp_ln158_fu_2142_p20_in,
      I1 => in0_V_TDATA_int_regslice(50),
      I2 => \oldMax_V_16_fu_558_reg[0]\,
      I3 => \oldMax_V_16_fu_558_reg[2]\(2),
      I4 => \oldMax_V_19_fu_570[0]_i_3_n_0\,
      I5 => \oldMax_V_16_fu_558_reg[2]_0\(2),
      O => \buf_V_16_load_reg_1784_reg[2]\(2)
    );
\oldMax_V_17_fu_562[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF45EF40EA40"
    )
        port map (
      I0 => icmp_ln158_fu_2142_p20_in,
      I1 => in0_V_TDATA_int_regslice(51),
      I2 => \oldMax_V_17_fu_562_reg[0]\,
      I3 => \oldMax_V_17_fu_562_reg[2]\(0),
      I4 => \oldMax_V_19_fu_570[0]_i_3_n_0\,
      I5 => \oldMax_V_17_fu_562_reg[2]_0\(0),
      O => \buf_V_17_load_reg_1789_reg[2]\(0)
    );
\oldMax_V_17_fu_562[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF45EF40EA40"
    )
        port map (
      I0 => icmp_ln158_fu_2142_p20_in,
      I1 => in0_V_TDATA_int_regslice(52),
      I2 => \oldMax_V_17_fu_562_reg[0]\,
      I3 => \oldMax_V_17_fu_562_reg[2]\(1),
      I4 => \oldMax_V_19_fu_570[0]_i_3_n_0\,
      I5 => \oldMax_V_17_fu_562_reg[2]_0\(1),
      O => \buf_V_17_load_reg_1789_reg[2]\(1)
    );
\oldMax_V_17_fu_562[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF45EF40EA40"
    )
        port map (
      I0 => icmp_ln158_fu_2142_p20_in,
      I1 => in0_V_TDATA_int_regslice(53),
      I2 => \oldMax_V_17_fu_562_reg[0]\,
      I3 => \oldMax_V_17_fu_562_reg[2]\(2),
      I4 => \oldMax_V_19_fu_570[0]_i_3_n_0\,
      I5 => \oldMax_V_17_fu_562_reg[2]_0\(2),
      O => \buf_V_17_load_reg_1789_reg[2]\(2)
    );
\oldMax_V_18_fu_566[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF45EF40EA40"
    )
        port map (
      I0 => icmp_ln158_fu_2142_p20_in,
      I1 => in0_V_TDATA_int_regslice(54),
      I2 => \oldMax_V_18_fu_566_reg[0]\,
      I3 => \oldMax_V_18_fu_566_reg[2]\(0),
      I4 => \oldMax_V_19_fu_570[0]_i_3_n_0\,
      I5 => \oldMax_V_18_fu_566_reg[2]_0\(0),
      O => \buf_V_18_load_reg_1794_reg[2]\(0)
    );
\oldMax_V_18_fu_566[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF45EF40EA40"
    )
        port map (
      I0 => icmp_ln158_fu_2142_p20_in,
      I1 => in0_V_TDATA_int_regslice(55),
      I2 => \oldMax_V_18_fu_566_reg[0]\,
      I3 => \oldMax_V_18_fu_566_reg[2]\(1),
      I4 => \oldMax_V_19_fu_570[0]_i_3_n_0\,
      I5 => \oldMax_V_18_fu_566_reg[2]_0\(1),
      O => \buf_V_18_load_reg_1794_reg[2]\(1)
    );
\oldMax_V_18_fu_566[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF45EF40EA40"
    )
        port map (
      I0 => icmp_ln158_fu_2142_p20_in,
      I1 => in0_V_TDATA_int_regslice(56),
      I2 => \oldMax_V_18_fu_566_reg[0]\,
      I3 => \oldMax_V_18_fu_566_reg[2]\(2),
      I4 => \oldMax_V_19_fu_570[0]_i_3_n_0\,
      I5 => \oldMax_V_18_fu_566_reg[2]_0\(2),
      O => \buf_V_18_load_reg_1794_reg[2]\(2)
    );
\oldMax_V_19_fu_570[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF45EF40EA40"
    )
        port map (
      I0 => icmp_ln158_fu_2142_p20_in,
      I1 => in0_V_TDATA_int_regslice(57),
      I2 => \oldMax_V_19_fu_570_reg[0]\,
      I3 => \oldMax_V_19_fu_570_reg[2]\(0),
      I4 => \oldMax_V_19_fu_570[0]_i_3_n_0\,
      I5 => \oldMax_V_19_fu_570_reg[2]_0\(0),
      O => \buf_V_19_load_reg_1799_reg[2]\(0)
    );
\oldMax_V_19_fu_570[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156_ap_start_reg,
      O => \oldMax_V_19_fu_570[0]_i_3_n_0\
    );
\oldMax_V_19_fu_570[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF45EF40EA40"
    )
        port map (
      I0 => icmp_ln158_fu_2142_p20_in,
      I1 => in0_V_TDATA_int_regslice(58),
      I2 => \oldMax_V_19_fu_570_reg[0]\,
      I3 => \oldMax_V_19_fu_570_reg[2]\(1),
      I4 => \kx_fu_490[1]_i_3_n_0\,
      I5 => \oldMax_V_19_fu_570_reg[2]_0\(1),
      O => \buf_V_19_load_reg_1799_reg[2]\(1)
    );
\oldMax_V_19_fu_570[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF45EF40EA40"
    )
        port map (
      I0 => icmp_ln158_fu_2142_p20_in,
      I1 => in0_V_TDATA_int_regslice(59),
      I2 => \oldMax_V_19_fu_570_reg[0]\,
      I3 => \oldMax_V_19_fu_570_reg[2]\(2),
      I4 => \kx_fu_490[1]_i_3_n_0\,
      I5 => \oldMax_V_19_fu_570_reg[2]_0\(2),
      O => \buf_V_19_load_reg_1799_reg[2]\(2)
    );
\oldMax_V_1_fu_498[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF45EF40EA40"
    )
        port map (
      I0 => icmp_ln158_fu_2142_p20_in,
      I1 => in0_V_TDATA_int_regslice(3),
      I2 => \oldMax_V_1_fu_498_reg[0]\,
      I3 => \oldMax_V_1_fu_498_reg[2]\(0),
      I4 => \oldMax_V_19_fu_570[0]_i_3_n_0\,
      I5 => \oldMax_V_1_fu_498_reg[2]_0\(0),
      O => \buf_V_1_load_reg_1709_reg[2]\(0)
    );
\oldMax_V_1_fu_498[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF45EF40EA40"
    )
        port map (
      I0 => icmp_ln158_fu_2142_p20_in,
      I1 => in0_V_TDATA_int_regslice(4),
      I2 => \oldMax_V_1_fu_498_reg[0]\,
      I3 => \oldMax_V_1_fu_498_reg[2]\(1),
      I4 => \oldMax_V_19_fu_570[0]_i_3_n_0\,
      I5 => \oldMax_V_1_fu_498_reg[2]_0\(1),
      O => \buf_V_1_load_reg_1709_reg[2]\(1)
    );
\oldMax_V_1_fu_498[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF45EF40EA40"
    )
        port map (
      I0 => icmp_ln158_fu_2142_p20_in,
      I1 => in0_V_TDATA_int_regslice(5),
      I2 => \oldMax_V_1_fu_498_reg[0]\,
      I3 => \oldMax_V_1_fu_498_reg[2]\(2),
      I4 => \oldMax_V_19_fu_570[0]_i_3_n_0\,
      I5 => \oldMax_V_1_fu_498_reg[2]_0\(2),
      O => \buf_V_1_load_reg_1709_reg[2]\(2)
    );
\oldMax_V_20_fu_574[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF45EF40EA40"
    )
        port map (
      I0 => icmp_ln158_fu_2142_p20_in,
      I1 => in0_V_TDATA_int_regslice(60),
      I2 => \oldMax_V_20_fu_574_reg[0]\,
      I3 => \oldMax_V_20_fu_574_reg[2]\(0),
      I4 => \kx_fu_490[1]_i_3_n_0\,
      I5 => \oldMax_V_20_fu_574_reg[2]_0\(0),
      O => \buf_V_20_load_reg_1804_reg[2]\(0)
    );
\oldMax_V_20_fu_574[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF45EF40EA40"
    )
        port map (
      I0 => icmp_ln158_fu_2142_p20_in,
      I1 => in0_V_TDATA_int_regslice(61),
      I2 => \oldMax_V_20_fu_574_reg[0]\,
      I3 => \oldMax_V_20_fu_574_reg[2]\(1),
      I4 => \kx_fu_490[1]_i_3_n_0\,
      I5 => \oldMax_V_20_fu_574_reg[2]_0\(1),
      O => \buf_V_20_load_reg_1804_reg[2]\(1)
    );
\oldMax_V_20_fu_574[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF45EF40EA40"
    )
        port map (
      I0 => icmp_ln158_fu_2142_p20_in,
      I1 => in0_V_TDATA_int_regslice(62),
      I2 => \oldMax_V_20_fu_574_reg[0]\,
      I3 => \oldMax_V_20_fu_574_reg[2]\(2),
      I4 => \kx_fu_490[1]_i_3_n_0\,
      I5 => \oldMax_V_20_fu_574_reg[2]_0\(2),
      O => \buf_V_20_load_reg_1804_reg[2]\(2)
    );
\oldMax_V_21_fu_578[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF45EF40EA40"
    )
        port map (
      I0 => icmp_ln158_fu_2142_p20_in,
      I1 => in0_V_TDATA_int_regslice(63),
      I2 => \oldMax_V_21_fu_578_reg[0]\,
      I3 => \oldMax_V_21_fu_578_reg[2]\(0),
      I4 => \kx_fu_490[1]_i_3_n_0\,
      I5 => \oldMax_V_21_fu_578_reg[2]_0\(0),
      O => \buf_V_21_load_reg_1809_reg[2]\(0)
    );
\oldMax_V_21_fu_578[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF45EF40EA40"
    )
        port map (
      I0 => icmp_ln158_fu_2142_p20_in,
      I1 => in0_V_TDATA_int_regslice(64),
      I2 => \oldMax_V_21_fu_578_reg[0]\,
      I3 => \oldMax_V_21_fu_578_reg[2]\(1),
      I4 => \kx_fu_490[1]_i_3_n_0\,
      I5 => \oldMax_V_21_fu_578_reg[2]_0\(1),
      O => \buf_V_21_load_reg_1809_reg[2]\(1)
    );
\oldMax_V_21_fu_578[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF45EF40EA40"
    )
        port map (
      I0 => icmp_ln158_fu_2142_p20_in,
      I1 => in0_V_TDATA_int_regslice(65),
      I2 => \oldMax_V_21_fu_578_reg[0]\,
      I3 => \oldMax_V_21_fu_578_reg[2]\(2),
      I4 => \kx_fu_490[1]_i_3_n_0\,
      I5 => \oldMax_V_21_fu_578_reg[2]_0\(2),
      O => \buf_V_21_load_reg_1809_reg[2]\(2)
    );
\oldMax_V_22_fu_582[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF45EF40EA40"
    )
        port map (
      I0 => icmp_ln158_fu_2142_p20_in,
      I1 => in0_V_TDATA_int_regslice(66),
      I2 => \oldMax_V_22_fu_582_reg[0]\,
      I3 => \oldMax_V_22_fu_582_reg[2]\(0),
      I4 => \kx_fu_490[1]_i_3_n_0\,
      I5 => \oldMax_V_22_fu_582_reg[2]_0\(0),
      O => \buf_V_22_load_reg_1814_reg[2]\(0)
    );
\oldMax_V_22_fu_582[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF45EF40EA40"
    )
        port map (
      I0 => icmp_ln158_fu_2142_p20_in,
      I1 => in0_V_TDATA_int_regslice(67),
      I2 => \oldMax_V_22_fu_582_reg[0]\,
      I3 => \oldMax_V_22_fu_582_reg[2]\(1),
      I4 => \kx_fu_490[1]_i_3_n_0\,
      I5 => \oldMax_V_22_fu_582_reg[2]_0\(1),
      O => \buf_V_22_load_reg_1814_reg[2]\(1)
    );
\oldMax_V_22_fu_582[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF45EF40EA40"
    )
        port map (
      I0 => icmp_ln158_fu_2142_p20_in,
      I1 => in0_V_TDATA_int_regslice(68),
      I2 => \oldMax_V_22_fu_582_reg[0]\,
      I3 => \oldMax_V_22_fu_582_reg[2]\(2),
      I4 => \kx_fu_490[1]_i_3_n_0\,
      I5 => \oldMax_V_22_fu_582_reg[2]_0\(2),
      O => \buf_V_22_load_reg_1814_reg[2]\(2)
    );
\oldMax_V_23_fu_586[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF45EF40EA40"
    )
        port map (
      I0 => icmp_ln158_fu_2142_p20_in,
      I1 => in0_V_TDATA_int_regslice(69),
      I2 => \oldMax_V_23_fu_586_reg[0]\,
      I3 => \oldMax_V_23_fu_586_reg[2]\(0),
      I4 => \kx_fu_490[1]_i_3_n_0\,
      I5 => \oldMax_V_23_fu_586_reg[2]_0\(0),
      O => \buf_V_23_load_reg_1819_reg[2]\(0)
    );
\oldMax_V_23_fu_586[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF45EF40EA40"
    )
        port map (
      I0 => icmp_ln158_fu_2142_p20_in,
      I1 => in0_V_TDATA_int_regslice(70),
      I2 => \oldMax_V_23_fu_586_reg[0]\,
      I3 => \oldMax_V_23_fu_586_reg[2]\(1),
      I4 => \kx_fu_490[1]_i_3_n_0\,
      I5 => \oldMax_V_23_fu_586_reg[2]_0\(1),
      O => \buf_V_23_load_reg_1819_reg[2]\(1)
    );
\oldMax_V_23_fu_586[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF45EF40EA40"
    )
        port map (
      I0 => icmp_ln158_fu_2142_p20_in,
      I1 => in0_V_TDATA_int_regslice(71),
      I2 => \oldMax_V_23_fu_586_reg[0]\,
      I3 => \oldMax_V_23_fu_586_reg[2]\(2),
      I4 => \kx_fu_490[1]_i_3_n_0\,
      I5 => \oldMax_V_23_fu_586_reg[2]_0\(2),
      O => \buf_V_23_load_reg_1819_reg[2]\(2)
    );
\oldMax_V_24_fu_590[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF45EF40EA40"
    )
        port map (
      I0 => icmp_ln158_fu_2142_p20_in,
      I1 => in0_V_TDATA_int_regslice(72),
      I2 => \oldMax_V_24_fu_590_reg[0]\,
      I3 => \oldMax_V_24_fu_590_reg[2]\(0),
      I4 => \kx_fu_490[1]_i_3_n_0\,
      I5 => \oldMax_V_24_fu_590_reg[2]_0\(0),
      O => \buf_V_24_load_reg_1824_reg[2]\(0)
    );
\oldMax_V_24_fu_590[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF45EF40EA40"
    )
        port map (
      I0 => icmp_ln158_fu_2142_p20_in,
      I1 => in0_V_TDATA_int_regslice(73),
      I2 => \oldMax_V_24_fu_590_reg[0]\,
      I3 => \oldMax_V_24_fu_590_reg[2]\(1),
      I4 => \kx_fu_490[1]_i_3_n_0\,
      I5 => \oldMax_V_24_fu_590_reg[2]_0\(1),
      O => \buf_V_24_load_reg_1824_reg[2]\(1)
    );
\oldMax_V_24_fu_590[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF45EF40EA40"
    )
        port map (
      I0 => icmp_ln158_fu_2142_p20_in,
      I1 => in0_V_TDATA_int_regslice(74),
      I2 => \oldMax_V_24_fu_590_reg[0]\,
      I3 => \oldMax_V_24_fu_590_reg[2]\(2),
      I4 => \kx_fu_490[1]_i_3_n_0\,
      I5 => \oldMax_V_24_fu_590_reg[2]_0\(2),
      O => \buf_V_24_load_reg_1824_reg[2]\(2)
    );
\oldMax_V_25_fu_594[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF45EF40EA40"
    )
        port map (
      I0 => icmp_ln158_fu_2142_p20_in,
      I1 => in0_V_TDATA_int_regslice(75),
      I2 => \oldMax_V_25_fu_594_reg[0]\,
      I3 => \oldMax_V_25_fu_594_reg[2]\(0),
      I4 => \kx_fu_490[1]_i_3_n_0\,
      I5 => \oldMax_V_25_fu_594_reg[2]_0\(0),
      O => \buf_V_25_load_reg_1829_reg[2]\(0)
    );
\oldMax_V_25_fu_594[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF45EF40EA40"
    )
        port map (
      I0 => icmp_ln158_fu_2142_p20_in,
      I1 => in0_V_TDATA_int_regslice(76),
      I2 => \oldMax_V_25_fu_594_reg[0]\,
      I3 => \oldMax_V_25_fu_594_reg[2]\(1),
      I4 => \kx_fu_490[1]_i_3_n_0\,
      I5 => \oldMax_V_25_fu_594_reg[2]_0\(1),
      O => \buf_V_25_load_reg_1829_reg[2]\(1)
    );
\oldMax_V_25_fu_594[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF45EF40EA40"
    )
        port map (
      I0 => icmp_ln158_fu_2142_p20_in,
      I1 => in0_V_TDATA_int_regslice(77),
      I2 => \oldMax_V_25_fu_594_reg[0]\,
      I3 => \oldMax_V_25_fu_594_reg[2]\(2),
      I4 => \kx_fu_490[1]_i_3_n_0\,
      I5 => \oldMax_V_25_fu_594_reg[2]_0\(2),
      O => \buf_V_25_load_reg_1829_reg[2]\(2)
    );
\oldMax_V_26_fu_598[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF45EF40EA40"
    )
        port map (
      I0 => icmp_ln158_fu_2142_p20_in,
      I1 => in0_V_TDATA_int_regslice(78),
      I2 => \oldMax_V_26_fu_598_reg[0]\,
      I3 => \oldMax_V_26_fu_598_reg[2]\(0),
      I4 => \kx_fu_490[1]_i_3_n_0\,
      I5 => \oldMax_V_26_fu_598_reg[2]_0\(0),
      O => \buf_V_26_load_reg_1834_reg[2]\(0)
    );
\oldMax_V_26_fu_598[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF45EF40EA40"
    )
        port map (
      I0 => icmp_ln158_fu_2142_p20_in,
      I1 => in0_V_TDATA_int_regslice(79),
      I2 => \oldMax_V_26_fu_598_reg[0]\,
      I3 => \oldMax_V_26_fu_598_reg[2]\(1),
      I4 => \kx_fu_490[1]_i_3_n_0\,
      I5 => \oldMax_V_26_fu_598_reg[2]_0\(1),
      O => \buf_V_26_load_reg_1834_reg[2]\(1)
    );
\oldMax_V_26_fu_598[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF45EF40EA40"
    )
        port map (
      I0 => icmp_ln158_fu_2142_p20_in,
      I1 => in0_V_TDATA_int_regslice(80),
      I2 => \oldMax_V_26_fu_598_reg[0]\,
      I3 => \oldMax_V_26_fu_598_reg[2]\(2),
      I4 => \kx_fu_490[1]_i_3_n_0\,
      I5 => \oldMax_V_26_fu_598_reg[2]_0\(2),
      O => \buf_V_26_load_reg_1834_reg[2]\(2)
    );
\oldMax_V_27_fu_602[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF45EF40EA40"
    )
        port map (
      I0 => icmp_ln158_fu_2142_p20_in,
      I1 => in0_V_TDATA_int_regslice(81),
      I2 => \oldMax_V_27_fu_602_reg[0]\,
      I3 => \oldMax_V_27_fu_602_reg[2]\(0),
      I4 => \kx_fu_490[1]_i_3_n_0\,
      I5 => \oldMax_V_27_fu_602_reg[2]_0\(0),
      O => \buf_V_27_load_reg_1839_reg[2]\(0)
    );
\oldMax_V_27_fu_602[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF45EF40EA40"
    )
        port map (
      I0 => icmp_ln158_fu_2142_p20_in,
      I1 => in0_V_TDATA_int_regslice(82),
      I2 => \oldMax_V_27_fu_602_reg[0]\,
      I3 => \oldMax_V_27_fu_602_reg[2]\(1),
      I4 => \kx_fu_490[1]_i_3_n_0\,
      I5 => \oldMax_V_27_fu_602_reg[2]_0\(1),
      O => \buf_V_27_load_reg_1839_reg[2]\(1)
    );
\oldMax_V_27_fu_602[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF45EF40EA40"
    )
        port map (
      I0 => icmp_ln158_fu_2142_p20_in,
      I1 => in0_V_TDATA_int_regslice(83),
      I2 => \oldMax_V_27_fu_602_reg[0]\,
      I3 => \oldMax_V_27_fu_602_reg[2]\(2),
      I4 => \kx_fu_490[1]_i_3_n_0\,
      I5 => \oldMax_V_27_fu_602_reg[2]_0\(2),
      O => \buf_V_27_load_reg_1839_reg[2]\(2)
    );
\oldMax_V_28_fu_606[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF45EF40EA40"
    )
        port map (
      I0 => icmp_ln158_fu_2142_p20_in,
      I1 => in0_V_TDATA_int_regslice(84),
      I2 => \oldMax_V_28_fu_606_reg[0]\,
      I3 => \oldMax_V_28_fu_606_reg[2]\(0),
      I4 => \kx_fu_490[1]_i_3_n_0\,
      I5 => \oldMax_V_28_fu_606_reg[2]_0\(0),
      O => \buf_V_28_load_reg_1844_reg[2]\(0)
    );
\oldMax_V_28_fu_606[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF45EF40EA40"
    )
        port map (
      I0 => icmp_ln158_fu_2142_p20_in,
      I1 => in0_V_TDATA_int_regslice(85),
      I2 => \oldMax_V_28_fu_606_reg[0]\,
      I3 => \oldMax_V_28_fu_606_reg[2]\(1),
      I4 => \kx_fu_490[1]_i_3_n_0\,
      I5 => \oldMax_V_28_fu_606_reg[2]_0\(1),
      O => \buf_V_28_load_reg_1844_reg[2]\(1)
    );
\oldMax_V_28_fu_606[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF45EF40EA40"
    )
        port map (
      I0 => icmp_ln158_fu_2142_p20_in,
      I1 => in0_V_TDATA_int_regslice(86),
      I2 => \oldMax_V_28_fu_606_reg[0]\,
      I3 => \oldMax_V_28_fu_606_reg[2]\(2),
      I4 => \kx_fu_490[1]_i_3_n_0\,
      I5 => \oldMax_V_28_fu_606_reg[2]_0\(2),
      O => \buf_V_28_load_reg_1844_reg[2]\(2)
    );
\oldMax_V_29_fu_610[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF45EF40EA40"
    )
        port map (
      I0 => icmp_ln158_fu_2142_p20_in,
      I1 => in0_V_TDATA_int_regslice(87),
      I2 => \oldMax_V_29_fu_610_reg[0]\,
      I3 => \oldMax_V_29_fu_610_reg[2]\(0),
      I4 => \kx_fu_490[1]_i_3_n_0\,
      I5 => \oldMax_V_29_fu_610_reg[2]_0\(0),
      O => \buf_V_29_load_reg_1849_reg[2]\(0)
    );
\oldMax_V_29_fu_610[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF45EF40EA40"
    )
        port map (
      I0 => icmp_ln158_fu_2142_p20_in,
      I1 => in0_V_TDATA_int_regslice(88),
      I2 => \oldMax_V_29_fu_610_reg[0]\,
      I3 => \oldMax_V_29_fu_610_reg[2]\(1),
      I4 => \kx_fu_490[1]_i_3_n_0\,
      I5 => \oldMax_V_29_fu_610_reg[2]_0\(1),
      O => \buf_V_29_load_reg_1849_reg[2]\(1)
    );
\oldMax_V_29_fu_610[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF45EF40EA40"
    )
        port map (
      I0 => icmp_ln158_fu_2142_p20_in,
      I1 => in0_V_TDATA_int_regslice(89),
      I2 => \oldMax_V_29_fu_610_reg[0]\,
      I3 => \oldMax_V_29_fu_610_reg[2]\(2),
      I4 => \kx_fu_490[1]_i_3_n_0\,
      I5 => \oldMax_V_29_fu_610_reg[2]_0\(2),
      O => \buf_V_29_load_reg_1849_reg[2]\(2)
    );
\oldMax_V_2_fu_502[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF45EF40EA40"
    )
        port map (
      I0 => icmp_ln158_fu_2142_p20_in,
      I1 => in0_V_TDATA_int_regslice(6),
      I2 => \oldMax_V_2_fu_502_reg[0]\,
      I3 => \oldMax_V_2_fu_502_reg[2]\(0),
      I4 => \oldMax_V_19_fu_570[0]_i_3_n_0\,
      I5 => \oldMax_V_2_fu_502_reg[2]_0\(0),
      O => \buf_V_2_load_reg_1714_reg[2]\(0)
    );
\oldMax_V_2_fu_502[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF45EF40EA40"
    )
        port map (
      I0 => icmp_ln158_fu_2142_p20_in,
      I1 => in0_V_TDATA_int_regslice(7),
      I2 => \oldMax_V_2_fu_502_reg[0]\,
      I3 => \oldMax_V_2_fu_502_reg[2]\(1),
      I4 => \oldMax_V_19_fu_570[0]_i_3_n_0\,
      I5 => \oldMax_V_2_fu_502_reg[2]_0\(1),
      O => \buf_V_2_load_reg_1714_reg[2]\(1)
    );
\oldMax_V_2_fu_502[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF45EF40EA40"
    )
        port map (
      I0 => icmp_ln158_fu_2142_p20_in,
      I1 => in0_V_TDATA_int_regslice(8),
      I2 => \oldMax_V_2_fu_502_reg[0]\,
      I3 => \oldMax_V_2_fu_502_reg[2]\(2),
      I4 => \oldMax_V_19_fu_570[0]_i_3_n_0\,
      I5 => \oldMax_V_2_fu_502_reg[2]_0\(2),
      O => \buf_V_2_load_reg_1714_reg[2]\(2)
    );
\oldMax_V_30_fu_614[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF45EF40EA40"
    )
        port map (
      I0 => icmp_ln158_fu_2142_p20_in,
      I1 => in0_V_TDATA_int_regslice(90),
      I2 => \oldMax_V_30_fu_614_reg[0]\,
      I3 => \oldMax_V_30_fu_614_reg[2]\(0),
      I4 => \kx_fu_490[1]_i_3_n_0\,
      I5 => \oldMax_V_30_fu_614_reg[2]_0\(0),
      O => \buf_V_30_load_reg_1854_reg[2]\(0)
    );
\oldMax_V_30_fu_614[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF45EF40EA40"
    )
        port map (
      I0 => icmp_ln158_fu_2142_p20_in,
      I1 => in0_V_TDATA_int_regslice(91),
      I2 => \oldMax_V_30_fu_614_reg[0]\,
      I3 => \oldMax_V_30_fu_614_reg[2]\(1),
      I4 => \kx_fu_490[1]_i_3_n_0\,
      I5 => \oldMax_V_30_fu_614_reg[2]_0\(1),
      O => \buf_V_30_load_reg_1854_reg[2]\(1)
    );
\oldMax_V_30_fu_614[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF45EF40EA40"
    )
        port map (
      I0 => icmp_ln158_fu_2142_p20_in,
      I1 => in0_V_TDATA_int_regslice(92),
      I2 => \oldMax_V_30_fu_614_reg[0]\,
      I3 => \oldMax_V_30_fu_614_reg[2]\(2),
      I4 => \kx_fu_490[1]_i_3_n_0\,
      I5 => \oldMax_V_30_fu_614_reg[2]_0\(2),
      O => \buf_V_30_load_reg_1854_reg[2]\(2)
    );
\oldMax_V_31_fu_618[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF45EF40EA40"
    )
        port map (
      I0 => icmp_ln158_fu_2142_p20_in,
      I1 => in0_V_TDATA_int_regslice(93),
      I2 => \oldMax_V_31_fu_618_reg[0]\,
      I3 => \oldMax_V_31_fu_618_reg[2]\(0),
      I4 => \kx_fu_490[1]_i_3_n_0\,
      I5 => \oldMax_V_31_fu_618_reg[2]_0\(0),
      O => \buf_V_31_load_reg_1859_reg[2]\(0)
    );
\oldMax_V_31_fu_618[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF45EF40EA40"
    )
        port map (
      I0 => icmp_ln158_fu_2142_p20_in,
      I1 => in0_V_TDATA_int_regslice(94),
      I2 => \oldMax_V_31_fu_618_reg[0]\,
      I3 => \oldMax_V_31_fu_618_reg[2]\(1),
      I4 => \kx_fu_490[1]_i_3_n_0\,
      I5 => \oldMax_V_31_fu_618_reg[2]_0\(1),
      O => \buf_V_31_load_reg_1859_reg[2]\(1)
    );
\oldMax_V_31_fu_618[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF45EF40EA40"
    )
        port map (
      I0 => icmp_ln158_fu_2142_p20_in,
      I1 => in0_V_TDATA_int_regslice(95),
      I2 => \oldMax_V_31_fu_618_reg[0]\,
      I3 => \oldMax_V_31_fu_618_reg[2]\(2),
      I4 => \kx_fu_490[1]_i_3_n_0\,
      I5 => \oldMax_V_31_fu_618_reg[2]_0\(2),
      O => \buf_V_31_load_reg_1859_reg[2]\(2)
    );
\oldMax_V_32_fu_622[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF45EF40EA40"
    )
        port map (
      I0 => icmp_ln158_fu_2142_p20_in,
      I1 => in0_V_TDATA_int_regslice(96),
      I2 => \oldMax_V_32_fu_622_reg[0]\,
      I3 => \oldMax_V_32_fu_622_reg[2]\(0),
      I4 => \kx_fu_490[1]_i_3_n_0\,
      I5 => \oldMax_V_32_fu_622_reg[2]_0\(0),
      O => \buf_V_32_load_reg_1864_reg[2]\(0)
    );
\oldMax_V_32_fu_622[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF45EF40EA40"
    )
        port map (
      I0 => icmp_ln158_fu_2142_p20_in,
      I1 => in0_V_TDATA_int_regslice(97),
      I2 => \oldMax_V_32_fu_622_reg[0]\,
      I3 => \oldMax_V_32_fu_622_reg[2]\(1),
      I4 => \kx_fu_490[1]_i_3_n_0\,
      I5 => \oldMax_V_32_fu_622_reg[2]_0\(1),
      O => \buf_V_32_load_reg_1864_reg[2]\(1)
    );
\oldMax_V_32_fu_622[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF45EF40EA40"
    )
        port map (
      I0 => icmp_ln158_fu_2142_p20_in,
      I1 => in0_V_TDATA_int_regslice(98),
      I2 => \oldMax_V_32_fu_622_reg[0]\,
      I3 => \oldMax_V_32_fu_622_reg[2]\(2),
      I4 => \kx_fu_490[1]_i_3_n_0\,
      I5 => \oldMax_V_32_fu_622_reg[2]_0\(2),
      O => \buf_V_32_load_reg_1864_reg[2]\(2)
    );
\oldMax_V_33_fu_626[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF45EF40EA40"
    )
        port map (
      I0 => icmp_ln158_fu_2142_p20_in,
      I1 => in0_V_TDATA_int_regslice(99),
      I2 => \oldMax_V_33_fu_626_reg[0]\,
      I3 => \oldMax_V_33_fu_626_reg[2]\(0),
      I4 => \kx_fu_490[1]_i_3_n_0\,
      I5 => \oldMax_V_33_fu_626_reg[2]_0\(0),
      O => \buf_V_33_load_reg_1869_reg[2]\(0)
    );
\oldMax_V_33_fu_626[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF45EF40EA40"
    )
        port map (
      I0 => icmp_ln158_fu_2142_p20_in,
      I1 => in0_V_TDATA_int_regslice(100),
      I2 => \oldMax_V_33_fu_626_reg[0]\,
      I3 => \oldMax_V_33_fu_626_reg[2]\(1),
      I4 => \kx_fu_490[1]_i_3_n_0\,
      I5 => \oldMax_V_33_fu_626_reg[2]_0\(1),
      O => \buf_V_33_load_reg_1869_reg[2]\(1)
    );
\oldMax_V_33_fu_626[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF45EF40EA40"
    )
        port map (
      I0 => icmp_ln158_fu_2142_p20_in,
      I1 => in0_V_TDATA_int_regslice(101),
      I2 => \oldMax_V_33_fu_626_reg[0]\,
      I3 => \oldMax_V_33_fu_626_reg[2]\(2),
      I4 => \kx_fu_490[1]_i_3_n_0\,
      I5 => \oldMax_V_33_fu_626_reg[2]_0\(2),
      O => \buf_V_33_load_reg_1869_reg[2]\(2)
    );
\oldMax_V_34_fu_630[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF45EF40EA40"
    )
        port map (
      I0 => icmp_ln158_fu_2142_p20_in,
      I1 => in0_V_TDATA_int_regslice(102),
      I2 => \oldMax_V_34_fu_630_reg[0]\,
      I3 => \oldMax_V_34_fu_630_reg[2]\(0),
      I4 => \kx_fu_490[1]_i_3_n_0\,
      I5 => \oldMax_V_34_fu_630_reg[2]_0\(0),
      O => \buf_V_34_load_reg_1874_reg[2]\(0)
    );
\oldMax_V_34_fu_630[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF45EF40EA40"
    )
        port map (
      I0 => icmp_ln158_fu_2142_p20_in,
      I1 => in0_V_TDATA_int_regslice(103),
      I2 => \oldMax_V_34_fu_630_reg[0]\,
      I3 => \oldMax_V_34_fu_630_reg[2]\(1),
      I4 => \kx_fu_490[1]_i_3_n_0\,
      I5 => \oldMax_V_34_fu_630_reg[2]_0\(1),
      O => \buf_V_34_load_reg_1874_reg[2]\(1)
    );
\oldMax_V_34_fu_630[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF45EF40EA40"
    )
        port map (
      I0 => icmp_ln158_fu_2142_p20_in,
      I1 => in0_V_TDATA_int_regslice(104),
      I2 => \oldMax_V_34_fu_630_reg[0]\,
      I3 => \oldMax_V_34_fu_630_reg[2]\(2),
      I4 => \kx_fu_490[1]_i_3_n_0\,
      I5 => \oldMax_V_34_fu_630_reg[2]_0\(2),
      O => \buf_V_34_load_reg_1874_reg[2]\(2)
    );
\oldMax_V_35_fu_634[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF45EF40EA40"
    )
        port map (
      I0 => icmp_ln158_fu_2142_p20_in,
      I1 => in0_V_TDATA_int_regslice(105),
      I2 => \oldMax_V_35_fu_634_reg[0]\,
      I3 => \oldMax_V_35_fu_634_reg[2]\(0),
      I4 => \kx_fu_490[1]_i_3_n_0\,
      I5 => \oldMax_V_35_fu_634_reg[2]_0\(0),
      O => \buf_V_35_load_reg_1879_reg[2]\(0)
    );
\oldMax_V_35_fu_634[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF45EF40EA40"
    )
        port map (
      I0 => icmp_ln158_fu_2142_p20_in,
      I1 => in0_V_TDATA_int_regslice(106),
      I2 => \oldMax_V_35_fu_634_reg[0]\,
      I3 => \oldMax_V_35_fu_634_reg[2]\(1),
      I4 => \kx_fu_490[1]_i_3_n_0\,
      I5 => \oldMax_V_35_fu_634_reg[2]_0\(1),
      O => \buf_V_35_load_reg_1879_reg[2]\(1)
    );
\oldMax_V_35_fu_634[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF45EF40EA40"
    )
        port map (
      I0 => icmp_ln158_fu_2142_p20_in,
      I1 => in0_V_TDATA_int_regslice(107),
      I2 => \oldMax_V_35_fu_634_reg[0]\,
      I3 => \oldMax_V_35_fu_634_reg[2]\(2),
      I4 => \kx_fu_490[1]_i_3_n_0\,
      I5 => \oldMax_V_35_fu_634_reg[2]_0\(2),
      O => \buf_V_35_load_reg_1879_reg[2]\(2)
    );
\oldMax_V_36_fu_638[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF45EF40EA40"
    )
        port map (
      I0 => icmp_ln158_fu_2142_p20_in,
      I1 => in0_V_TDATA_int_regslice(108),
      I2 => \oldMax_V_36_fu_638_reg[0]\,
      I3 => \oldMax_V_36_fu_638_reg[2]\(0),
      I4 => \kx_fu_490[1]_i_3_n_0\,
      I5 => \oldMax_V_36_fu_638_reg[2]_0\(0),
      O => \buf_V_36_load_reg_1884_reg[2]\(0)
    );
\oldMax_V_36_fu_638[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF45EF40EA40"
    )
        port map (
      I0 => icmp_ln158_fu_2142_p20_in,
      I1 => in0_V_TDATA_int_regslice(109),
      I2 => \oldMax_V_36_fu_638_reg[0]\,
      I3 => \oldMax_V_36_fu_638_reg[2]\(1),
      I4 => \kx_fu_490[1]_i_3_n_0\,
      I5 => \oldMax_V_36_fu_638_reg[2]_0\(1),
      O => \buf_V_36_load_reg_1884_reg[2]\(1)
    );
\oldMax_V_36_fu_638[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF45EF40EA40"
    )
        port map (
      I0 => icmp_ln158_fu_2142_p20_in,
      I1 => in0_V_TDATA_int_regslice(110),
      I2 => \oldMax_V_36_fu_638_reg[0]\,
      I3 => \oldMax_V_36_fu_638_reg[2]\(2),
      I4 => \kx_fu_490[1]_i_3_n_0\,
      I5 => \oldMax_V_36_fu_638_reg[2]_0\(2),
      O => \buf_V_36_load_reg_1884_reg[2]\(2)
    );
\oldMax_V_37_fu_642[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF45EF40EA40"
    )
        port map (
      I0 => icmp_ln158_fu_2142_p20_in,
      I1 => in0_V_TDATA_int_regslice(111),
      I2 => \oldMax_V_37_fu_642_reg[0]\,
      I3 => \oldMax_V_37_fu_642_reg[2]\(0),
      I4 => \kx_fu_490[1]_i_3_n_0\,
      I5 => \oldMax_V_37_fu_642_reg[2]_0\(0),
      O => \buf_V_37_load_reg_1889_reg[2]\(0)
    );
\oldMax_V_37_fu_642[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF45EF40EA40"
    )
        port map (
      I0 => icmp_ln158_fu_2142_p20_in,
      I1 => in0_V_TDATA_int_regslice(112),
      I2 => \oldMax_V_37_fu_642_reg[0]\,
      I3 => \oldMax_V_37_fu_642_reg[2]\(1),
      I4 => \kx_fu_490[1]_i_3_n_0\,
      I5 => \oldMax_V_37_fu_642_reg[2]_0\(1),
      O => \buf_V_37_load_reg_1889_reg[2]\(1)
    );
\oldMax_V_37_fu_642[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF45EF40EA40"
    )
        port map (
      I0 => icmp_ln158_fu_2142_p20_in,
      I1 => in0_V_TDATA_int_regslice(113),
      I2 => \oldMax_V_37_fu_642_reg[0]\,
      I3 => \oldMax_V_37_fu_642_reg[2]\(2),
      I4 => \kx_fu_490[1]_i_3_n_0\,
      I5 => \oldMax_V_37_fu_642_reg[2]_0\(2),
      O => \buf_V_37_load_reg_1889_reg[2]\(2)
    );
\oldMax_V_38_fu_646[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF45EF40EA40"
    )
        port map (
      I0 => icmp_ln158_fu_2142_p20_in,
      I1 => in0_V_TDATA_int_regslice(114),
      I2 => \oldMax_V_38_fu_646_reg[0]\,
      I3 => \oldMax_V_38_fu_646_reg[2]\(0),
      I4 => \kx_fu_490[1]_i_3_n_0\,
      I5 => \oldMax_V_38_fu_646_reg[2]_0\(0),
      O => \buf_V_38_load_reg_1894_reg[2]\(0)
    );
\oldMax_V_38_fu_646[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF45EF40EA40"
    )
        port map (
      I0 => icmp_ln158_fu_2142_p20_in,
      I1 => in0_V_TDATA_int_regslice(115),
      I2 => \oldMax_V_38_fu_646_reg[0]\,
      I3 => \oldMax_V_38_fu_646_reg[2]\(1),
      I4 => \kx_fu_490[1]_i_3_n_0\,
      I5 => \oldMax_V_38_fu_646_reg[2]_0\(1),
      O => \buf_V_38_load_reg_1894_reg[2]\(1)
    );
\oldMax_V_38_fu_646[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF45EF40EA40"
    )
        port map (
      I0 => icmp_ln158_fu_2142_p20_in,
      I1 => in0_V_TDATA_int_regslice(116),
      I2 => \oldMax_V_38_fu_646_reg[0]\,
      I3 => \oldMax_V_38_fu_646_reg[2]\(2),
      I4 => \kx_fu_490[1]_i_3_n_0\,
      I5 => \oldMax_V_38_fu_646_reg[2]_0\(2),
      O => \buf_V_38_load_reg_1894_reg[2]\(2)
    );
\oldMax_V_39_fu_650[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF45EF40EA40"
    )
        port map (
      I0 => icmp_ln158_fu_2142_p20_in,
      I1 => in0_V_TDATA_int_regslice(117),
      I2 => \oldMax_V_39_fu_650_reg[0]\,
      I3 => \oldMax_V_39_fu_650_reg[2]\(0),
      I4 => \kx_fu_490[1]_i_3_n_0\,
      I5 => \oldMax_V_39_fu_650_reg[2]_0\(0),
      O => \buf_V_39_load_reg_1899_reg[2]\(0)
    );
\oldMax_V_39_fu_650[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF45EF40EA40"
    )
        port map (
      I0 => icmp_ln158_fu_2142_p20_in,
      I1 => in0_V_TDATA_int_regslice(118),
      I2 => \oldMax_V_39_fu_650_reg[0]\,
      I3 => \oldMax_V_39_fu_650_reg[2]\(1),
      I4 => \kx_fu_490[1]_i_3_n_0\,
      I5 => \oldMax_V_39_fu_650_reg[2]_0\(1),
      O => \buf_V_39_load_reg_1899_reg[2]\(1)
    );
\oldMax_V_39_fu_650[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF45EF40EA40"
    )
        port map (
      I0 => icmp_ln158_fu_2142_p20_in,
      I1 => in0_V_TDATA_int_regslice(119),
      I2 => \oldMax_V_39_fu_650_reg[0]\,
      I3 => \oldMax_V_39_fu_650_reg[2]\(2),
      I4 => \kx_fu_490[1]_i_3_n_0\,
      I5 => \oldMax_V_39_fu_650_reg[2]_0\(2),
      O => \buf_V_39_load_reg_1899_reg[2]\(2)
    );
\oldMax_V_3_fu_506[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF45EF40EA40"
    )
        port map (
      I0 => icmp_ln158_fu_2142_p20_in,
      I1 => in0_V_TDATA_int_regslice(9),
      I2 => \oldMax_V_3_fu_506_reg[0]\,
      I3 => \oldMax_V_3_fu_506_reg[2]\(0),
      I4 => \oldMax_V_19_fu_570[0]_i_3_n_0\,
      I5 => \oldMax_V_3_fu_506_reg[2]_0\(0),
      O => \buf_V_3_load_reg_1719_reg[2]\(0)
    );
\oldMax_V_3_fu_506[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF45EF40EA40"
    )
        port map (
      I0 => icmp_ln158_fu_2142_p20_in,
      I1 => in0_V_TDATA_int_regslice(10),
      I2 => \oldMax_V_3_fu_506_reg[0]\,
      I3 => \oldMax_V_3_fu_506_reg[2]\(1),
      I4 => \oldMax_V_19_fu_570[0]_i_3_n_0\,
      I5 => \oldMax_V_3_fu_506_reg[2]_0\(1),
      O => \buf_V_3_load_reg_1719_reg[2]\(1)
    );
\oldMax_V_3_fu_506[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF45EF40EA40"
    )
        port map (
      I0 => icmp_ln158_fu_2142_p20_in,
      I1 => in0_V_TDATA_int_regslice(11),
      I2 => \oldMax_V_3_fu_506_reg[0]\,
      I3 => \oldMax_V_3_fu_506_reg[2]\(2),
      I4 => \oldMax_V_19_fu_570[0]_i_3_n_0\,
      I5 => \oldMax_V_3_fu_506_reg[2]_0\(2),
      O => \buf_V_3_load_reg_1719_reg[2]\(2)
    );
\oldMax_V_40_fu_654[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF45EF40EA40"
    )
        port map (
      I0 => icmp_ln158_fu_2142_p20_in,
      I1 => in0_V_TDATA_int_regslice(120),
      I2 => \oldMax_V_40_fu_654_reg[0]\,
      I3 => \oldMax_V_40_fu_654_reg[2]\(0),
      I4 => \kx_fu_490[1]_i_3_n_0\,
      I5 => \oldMax_V_40_fu_654_reg[2]_0\(0),
      O => \buf_V_40_load_reg_1904_reg[2]\(0)
    );
\oldMax_V_40_fu_654[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF45EF40EA40"
    )
        port map (
      I0 => icmp_ln158_fu_2142_p20_in,
      I1 => in0_V_TDATA_int_regslice(121),
      I2 => \oldMax_V_40_fu_654_reg[0]\,
      I3 => \oldMax_V_40_fu_654_reg[2]\(1),
      I4 => \kx_fu_490[1]_i_3_n_0\,
      I5 => \oldMax_V_40_fu_654_reg[2]_0\(1),
      O => \buf_V_40_load_reg_1904_reg[2]\(1)
    );
\oldMax_V_40_fu_654[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF45EF40EA40"
    )
        port map (
      I0 => icmp_ln158_fu_2142_p20_in,
      I1 => in0_V_TDATA_int_regslice(122),
      I2 => \oldMax_V_40_fu_654_reg[0]\,
      I3 => \oldMax_V_40_fu_654_reg[2]\(2),
      I4 => \kx_fu_490[1]_i_3_n_0\,
      I5 => \oldMax_V_40_fu_654_reg[2]_0\(2),
      O => \buf_V_40_load_reg_1904_reg[2]\(2)
    );
\oldMax_V_41_fu_658[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF45EF40EA40"
    )
        port map (
      I0 => icmp_ln158_fu_2142_p20_in,
      I1 => in0_V_TDATA_int_regslice(123),
      I2 => \oldMax_V_41_fu_658_reg[0]\,
      I3 => \oldMax_V_41_fu_658_reg[2]\(0),
      I4 => \kx_fu_490[1]_i_3_n_0\,
      I5 => \oldMax_V_41_fu_658_reg[2]_0\(0),
      O => \buf_V_41_load_reg_1909_reg[2]\(0)
    );
\oldMax_V_41_fu_658[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF45EF40EA40"
    )
        port map (
      I0 => icmp_ln158_fu_2142_p20_in,
      I1 => in0_V_TDATA_int_regslice(124),
      I2 => \oldMax_V_41_fu_658_reg[0]\,
      I3 => \oldMax_V_41_fu_658_reg[2]\(1),
      I4 => \kx_fu_490[1]_i_3_n_0\,
      I5 => \oldMax_V_41_fu_658_reg[2]_0\(1),
      O => \buf_V_41_load_reg_1909_reg[2]\(1)
    );
\oldMax_V_41_fu_658[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF45EF40EA40"
    )
        port map (
      I0 => icmp_ln158_fu_2142_p20_in,
      I1 => in0_V_TDATA_int_regslice(125),
      I2 => \oldMax_V_41_fu_658_reg[0]\,
      I3 => \oldMax_V_41_fu_658_reg[2]\(2),
      I4 => \kx_fu_490[1]_i_3_n_0\,
      I5 => \oldMax_V_41_fu_658_reg[2]_0\(2),
      O => \buf_V_41_load_reg_1909_reg[2]\(2)
    );
\oldMax_V_42_fu_662[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF45EF40EA40"
    )
        port map (
      I0 => icmp_ln158_fu_2142_p20_in,
      I1 => in0_V_TDATA_int_regslice(126),
      I2 => \oldMax_V_42_fu_662_reg[0]\,
      I3 => \oldMax_V_42_fu_662_reg[2]\(0),
      I4 => \kx_fu_490[1]_i_3_n_0\,
      I5 => \oldMax_V_42_fu_662_reg[2]_0\(0),
      O => \buf_V_42_load_reg_1914_reg[2]\(0)
    );
\oldMax_V_42_fu_662[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF45EF40EA40"
    )
        port map (
      I0 => icmp_ln158_fu_2142_p20_in,
      I1 => in0_V_TDATA_int_regslice(127),
      I2 => \oldMax_V_42_fu_662_reg[0]\,
      I3 => \oldMax_V_42_fu_662_reg[2]\(1),
      I4 => \kx_fu_490[1]_i_3_n_0\,
      I5 => \oldMax_V_42_fu_662_reg[2]_0\(1),
      O => \buf_V_42_load_reg_1914_reg[2]\(1)
    );
\oldMax_V_42_fu_662[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF45EF40EA40"
    )
        port map (
      I0 => icmp_ln158_fu_2142_p20_in,
      I1 => in0_V_TDATA_int_regslice(128),
      I2 => \oldMax_V_42_fu_662_reg[0]\,
      I3 => \oldMax_V_42_fu_662_reg[2]\(2),
      I4 => \kx_fu_490[1]_i_3_n_0\,
      I5 => \oldMax_V_42_fu_662_reg[2]_0\(2),
      O => \buf_V_42_load_reg_1914_reg[2]\(2)
    );
\oldMax_V_43_fu_666[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF45EF40EA40"
    )
        port map (
      I0 => icmp_ln158_fu_2142_p20_in,
      I1 => in0_V_TDATA_int_regslice(129),
      I2 => \oldMax_V_43_fu_666_reg[0]\,
      I3 => \oldMax_V_43_fu_666_reg[2]\(0),
      I4 => \kx_fu_490[1]_i_3_n_0\,
      I5 => \oldMax_V_43_fu_666_reg[2]_0\(0),
      O => \buf_V_43_load_reg_1919_reg[2]\(0)
    );
\oldMax_V_43_fu_666[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF45EF40EA40"
    )
        port map (
      I0 => icmp_ln158_fu_2142_p20_in,
      I1 => in0_V_TDATA_int_regslice(130),
      I2 => \oldMax_V_43_fu_666_reg[0]\,
      I3 => \oldMax_V_43_fu_666_reg[2]\(1),
      I4 => \kx_fu_490[1]_i_3_n_0\,
      I5 => \oldMax_V_43_fu_666_reg[2]_0\(1),
      O => \buf_V_43_load_reg_1919_reg[2]\(1)
    );
\oldMax_V_43_fu_666[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF45EF40EA40"
    )
        port map (
      I0 => icmp_ln158_fu_2142_p20_in,
      I1 => in0_V_TDATA_int_regslice(131),
      I2 => \oldMax_V_43_fu_666_reg[0]\,
      I3 => \oldMax_V_43_fu_666_reg[2]\(2),
      I4 => \kx_fu_490[1]_i_3_n_0\,
      I5 => \oldMax_V_43_fu_666_reg[2]_0\(2),
      O => \buf_V_43_load_reg_1919_reg[2]\(2)
    );
\oldMax_V_44_fu_670[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF45EF40EA40"
    )
        port map (
      I0 => icmp_ln158_fu_2142_p20_in,
      I1 => in0_V_TDATA_int_regslice(132),
      I2 => \oldMax_V_44_fu_670_reg[0]\,
      I3 => \oldMax_V_44_fu_670_reg[2]\(0),
      I4 => \kx_fu_490[1]_i_3_n_0\,
      I5 => \oldMax_V_44_fu_670_reg[2]_0\(0),
      O => \buf_V_44_load_reg_1924_reg[2]\(0)
    );
\oldMax_V_44_fu_670[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF45EF40EA40"
    )
        port map (
      I0 => icmp_ln158_fu_2142_p20_in,
      I1 => in0_V_TDATA_int_regslice(133),
      I2 => \oldMax_V_44_fu_670_reg[0]\,
      I3 => \oldMax_V_44_fu_670_reg[2]\(1),
      I4 => \kx_fu_490[1]_i_3_n_0\,
      I5 => \oldMax_V_44_fu_670_reg[2]_0\(1),
      O => \buf_V_44_load_reg_1924_reg[2]\(1)
    );
\oldMax_V_44_fu_670[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF45EF40EA40"
    )
        port map (
      I0 => icmp_ln158_fu_2142_p20_in,
      I1 => in0_V_TDATA_int_regslice(134),
      I2 => \oldMax_V_44_fu_670_reg[0]\,
      I3 => \oldMax_V_44_fu_670_reg[2]\(2),
      I4 => \kx_fu_490[1]_i_3_n_0\,
      I5 => \oldMax_V_44_fu_670_reg[2]_0\(2),
      O => \buf_V_44_load_reg_1924_reg[2]\(2)
    );
\oldMax_V_45_fu_674[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF45EF40EA40"
    )
        port map (
      I0 => icmp_ln158_fu_2142_p20_in,
      I1 => in0_V_TDATA_int_regslice(135),
      I2 => \oldMax_V_45_fu_674_reg[0]\,
      I3 => \oldMax_V_45_fu_674_reg[2]\(0),
      I4 => \kx_fu_490[1]_i_3_n_0\,
      I5 => \oldMax_V_45_fu_674_reg[2]_0\(0),
      O => \buf_V_45_load_reg_1929_reg[2]\(0)
    );
\oldMax_V_45_fu_674[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF45EF40EA40"
    )
        port map (
      I0 => icmp_ln158_fu_2142_p20_in,
      I1 => in0_V_TDATA_int_regslice(136),
      I2 => \oldMax_V_45_fu_674_reg[0]\,
      I3 => \oldMax_V_45_fu_674_reg[2]\(1),
      I4 => \kx_fu_490[1]_i_3_n_0\,
      I5 => \oldMax_V_45_fu_674_reg[2]_0\(1),
      O => \buf_V_45_load_reg_1929_reg[2]\(1)
    );
\oldMax_V_45_fu_674[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF45EF40EA40"
    )
        port map (
      I0 => icmp_ln158_fu_2142_p20_in,
      I1 => in0_V_TDATA_int_regslice(137),
      I2 => \oldMax_V_45_fu_674_reg[0]\,
      I3 => \oldMax_V_45_fu_674_reg[2]\(2),
      I4 => \kx_fu_490[1]_i_3_n_0\,
      I5 => \oldMax_V_45_fu_674_reg[2]_0\(2),
      O => \buf_V_45_load_reg_1929_reg[2]\(2)
    );
\oldMax_V_46_fu_678[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF45EF40EA40"
    )
        port map (
      I0 => icmp_ln158_fu_2142_p20_in,
      I1 => in0_V_TDATA_int_regslice(138),
      I2 => \oldMax_V_46_fu_678_reg[0]\,
      I3 => \oldMax_V_46_fu_678_reg[2]\(0),
      I4 => \kx_fu_490[1]_i_3_n_0\,
      I5 => \oldMax_V_46_fu_678_reg[2]_0\(0),
      O => \buf_V_46_load_reg_1934_reg[2]\(0)
    );
\oldMax_V_46_fu_678[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF45EF40EA40"
    )
        port map (
      I0 => icmp_ln158_fu_2142_p20_in,
      I1 => in0_V_TDATA_int_regslice(139),
      I2 => \oldMax_V_46_fu_678_reg[0]\,
      I3 => \oldMax_V_46_fu_678_reg[2]\(1),
      I4 => \kx_fu_490[1]_i_3_n_0\,
      I5 => \oldMax_V_46_fu_678_reg[2]_0\(1),
      O => \buf_V_46_load_reg_1934_reg[2]\(1)
    );
\oldMax_V_46_fu_678[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF45EF40EA40"
    )
        port map (
      I0 => icmp_ln158_fu_2142_p20_in,
      I1 => in0_V_TDATA_int_regslice(140),
      I2 => \oldMax_V_46_fu_678_reg[0]\,
      I3 => \oldMax_V_46_fu_678_reg[2]\(2),
      I4 => \kx_fu_490[1]_i_3_n_0\,
      I5 => \oldMax_V_46_fu_678_reg[2]_0\(2),
      O => \buf_V_46_load_reg_1934_reg[2]\(2)
    );
\oldMax_V_47_fu_682[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF45EF40EA40"
    )
        port map (
      I0 => icmp_ln158_fu_2142_p20_in,
      I1 => in0_V_TDATA_int_regslice(141),
      I2 => \oldMax_V_47_fu_682_reg[0]\,
      I3 => \oldMax_V_47_fu_682_reg[2]\(0),
      I4 => \kx_fu_490[1]_i_3_n_0\,
      I5 => \oldMax_V_47_fu_682_reg[2]_0\(0),
      O => \buf_V_47_load_reg_1939_reg[2]\(0)
    );
\oldMax_V_47_fu_682[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF45EF40EA40"
    )
        port map (
      I0 => icmp_ln158_fu_2142_p20_in,
      I1 => in0_V_TDATA_int_regslice(142),
      I2 => \oldMax_V_47_fu_682_reg[0]\,
      I3 => \oldMax_V_47_fu_682_reg[2]\(1),
      I4 => \kx_fu_490[1]_i_3_n_0\,
      I5 => \oldMax_V_47_fu_682_reg[2]_0\(1),
      O => \buf_V_47_load_reg_1939_reg[2]\(1)
    );
\oldMax_V_47_fu_682[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF45EF40EA40"
    )
        port map (
      I0 => icmp_ln158_fu_2142_p20_in,
      I1 => in0_V_TDATA_int_regslice(143),
      I2 => \oldMax_V_47_fu_682_reg[0]\,
      I3 => \oldMax_V_47_fu_682_reg[2]\(2),
      I4 => \kx_fu_490[1]_i_3_n_0\,
      I5 => \oldMax_V_47_fu_682_reg[2]_0\(2),
      O => \buf_V_47_load_reg_1939_reg[2]\(2)
    );
\oldMax_V_48_fu_686[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF45EF40EA40"
    )
        port map (
      I0 => icmp_ln158_fu_2142_p20_in,
      I1 => in0_V_TDATA_int_regslice(144),
      I2 => \oldMax_V_48_fu_686_reg[0]\,
      I3 => \oldMax_V_48_fu_686_reg[2]\(0),
      I4 => \kx_fu_490[1]_i_3_n_0\,
      I5 => \oldMax_V_48_fu_686_reg[2]_0\(0),
      O => \buf_V_48_load_reg_1944_reg[2]\(0)
    );
\oldMax_V_48_fu_686[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF45EF40EA40"
    )
        port map (
      I0 => icmp_ln158_fu_2142_p20_in,
      I1 => in0_V_TDATA_int_regslice(145),
      I2 => \oldMax_V_48_fu_686_reg[0]\,
      I3 => \oldMax_V_48_fu_686_reg[2]\(1),
      I4 => \kx_fu_490[1]_i_3_n_0\,
      I5 => \oldMax_V_48_fu_686_reg[2]_0\(1),
      O => \buf_V_48_load_reg_1944_reg[2]\(1)
    );
\oldMax_V_48_fu_686[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF45EF40EA40"
    )
        port map (
      I0 => icmp_ln158_fu_2142_p20_in,
      I1 => in0_V_TDATA_int_regslice(146),
      I2 => \oldMax_V_48_fu_686_reg[0]\,
      I3 => \oldMax_V_48_fu_686_reg[2]\(2),
      I4 => \kx_fu_490[1]_i_3_n_0\,
      I5 => \oldMax_V_48_fu_686_reg[2]_0\(2),
      O => \buf_V_48_load_reg_1944_reg[2]\(2)
    );
\oldMax_V_49_fu_690[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF45EF40EA40"
    )
        port map (
      I0 => icmp_ln158_fu_2142_p20_in,
      I1 => in0_V_TDATA_int_regslice(147),
      I2 => \oldMax_V_49_fu_690_reg[0]\,
      I3 => \oldMax_V_49_fu_690_reg[2]\(0),
      I4 => \kx_fu_490[1]_i_3_n_0\,
      I5 => \oldMax_V_49_fu_690_reg[2]_0\(0),
      O => \buf_V_49_load_reg_1949_reg[2]\(0)
    );
\oldMax_V_49_fu_690[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF45EF40EA40"
    )
        port map (
      I0 => icmp_ln158_fu_2142_p20_in,
      I1 => in0_V_TDATA_int_regslice(148),
      I2 => \oldMax_V_49_fu_690_reg[0]\,
      I3 => \oldMax_V_49_fu_690_reg[2]\(1),
      I4 => \kx_fu_490[1]_i_3_n_0\,
      I5 => \oldMax_V_49_fu_690_reg[2]_0\(1),
      O => \buf_V_49_load_reg_1949_reg[2]\(1)
    );
\oldMax_V_49_fu_690[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF45EF40EA40"
    )
        port map (
      I0 => icmp_ln158_fu_2142_p20_in,
      I1 => in0_V_TDATA_int_regslice(149),
      I2 => \oldMax_V_49_fu_690_reg[0]\,
      I3 => \oldMax_V_49_fu_690_reg[2]\(2),
      I4 => \kx_fu_490[1]_i_3_n_0\,
      I5 => \oldMax_V_49_fu_690_reg[2]_0\(2),
      O => \buf_V_49_load_reg_1949_reg[2]\(2)
    );
\oldMax_V_4_fu_510[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF45EF40EA40"
    )
        port map (
      I0 => icmp_ln158_fu_2142_p20_in,
      I1 => in0_V_TDATA_int_regslice(12),
      I2 => \oldMax_V_4_fu_510_reg[0]\,
      I3 => \oldMax_V_4_fu_510_reg[2]\(0),
      I4 => \oldMax_V_19_fu_570[0]_i_3_n_0\,
      I5 => \oldMax_V_4_fu_510_reg[2]_0\(0),
      O => \buf_V_4_load_reg_1724_reg[2]\(0)
    );
\oldMax_V_4_fu_510[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF45EF40EA40"
    )
        port map (
      I0 => icmp_ln158_fu_2142_p20_in,
      I1 => in0_V_TDATA_int_regslice(13),
      I2 => \oldMax_V_4_fu_510_reg[0]\,
      I3 => \oldMax_V_4_fu_510_reg[2]\(1),
      I4 => \oldMax_V_19_fu_570[0]_i_3_n_0\,
      I5 => \oldMax_V_4_fu_510_reg[2]_0\(1),
      O => \buf_V_4_load_reg_1724_reg[2]\(1)
    );
\oldMax_V_4_fu_510[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF45EF40EA40"
    )
        port map (
      I0 => icmp_ln158_fu_2142_p20_in,
      I1 => in0_V_TDATA_int_regslice(14),
      I2 => \oldMax_V_4_fu_510_reg[0]\,
      I3 => \oldMax_V_4_fu_510_reg[2]\(2),
      I4 => \oldMax_V_19_fu_570[0]_i_3_n_0\,
      I5 => \oldMax_V_4_fu_510_reg[2]_0\(2),
      O => \buf_V_4_load_reg_1724_reg[2]\(2)
    );
\oldMax_V_50_fu_694[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF45EF40EA40"
    )
        port map (
      I0 => icmp_ln158_fu_2142_p20_in,
      I1 => in0_V_TDATA_int_regslice(150),
      I2 => \oldMax_V_50_fu_694_reg[0]\,
      I3 => \oldMax_V_50_fu_694_reg[2]\(0),
      I4 => \kx_fu_490[1]_i_3_n_0\,
      I5 => \oldMax_V_50_fu_694_reg[2]_0\(0),
      O => \buf_V_50_load_reg_1954_reg[2]\(0)
    );
\oldMax_V_50_fu_694[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF45EF40EA40"
    )
        port map (
      I0 => icmp_ln158_fu_2142_p20_in,
      I1 => in0_V_TDATA_int_regslice(151),
      I2 => \oldMax_V_50_fu_694_reg[0]\,
      I3 => \oldMax_V_50_fu_694_reg[2]\(1),
      I4 => \kx_fu_490[1]_i_3_n_0\,
      I5 => \oldMax_V_50_fu_694_reg[2]_0\(1),
      O => \buf_V_50_load_reg_1954_reg[2]\(1)
    );
\oldMax_V_50_fu_694[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF45EF40EA40"
    )
        port map (
      I0 => icmp_ln158_fu_2142_p20_in,
      I1 => in0_V_TDATA_int_regslice(152),
      I2 => \oldMax_V_50_fu_694_reg[0]\,
      I3 => \oldMax_V_50_fu_694_reg[2]\(2),
      I4 => \kx_fu_490[1]_i_3_n_0\,
      I5 => \oldMax_V_50_fu_694_reg[2]_0\(2),
      O => \buf_V_50_load_reg_1954_reg[2]\(2)
    );
\oldMax_V_51_fu_698[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF45EF40EA40"
    )
        port map (
      I0 => icmp_ln158_fu_2142_p20_in,
      I1 => in0_V_TDATA_int_regslice(153),
      I2 => \oldMax_V_51_fu_698_reg[0]\,
      I3 => \oldMax_V_51_fu_698_reg[2]\(0),
      I4 => \kx_fu_490[1]_i_3_n_0\,
      I5 => \oldMax_V_51_fu_698_reg[2]_0\(0),
      O => \buf_V_51_load_reg_1959_reg[2]\(0)
    );
\oldMax_V_51_fu_698[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF45EF40EA40"
    )
        port map (
      I0 => icmp_ln158_fu_2142_p20_in,
      I1 => in0_V_TDATA_int_regslice(154),
      I2 => \oldMax_V_51_fu_698_reg[0]\,
      I3 => \oldMax_V_51_fu_698_reg[2]\(1),
      I4 => \kx_fu_490[1]_i_3_n_0\,
      I5 => \oldMax_V_51_fu_698_reg[2]_0\(1),
      O => \buf_V_51_load_reg_1959_reg[2]\(1)
    );
\oldMax_V_51_fu_698[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF45EF40EA40"
    )
        port map (
      I0 => icmp_ln158_fu_2142_p20_in,
      I1 => in0_V_TDATA_int_regslice(155),
      I2 => \oldMax_V_51_fu_698_reg[0]\,
      I3 => \oldMax_V_51_fu_698_reg[2]\(2),
      I4 => \kx_fu_490[1]_i_3_n_0\,
      I5 => \oldMax_V_51_fu_698_reg[2]_0\(2),
      O => \buf_V_51_load_reg_1959_reg[2]\(2)
    );
\oldMax_V_52_fu_702[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF45EF40EA40"
    )
        port map (
      I0 => icmp_ln158_fu_2142_p20_in,
      I1 => in0_V_TDATA_int_regslice(156),
      I2 => \oldMax_V_52_fu_702_reg[0]\,
      I3 => \oldMax_V_52_fu_702_reg[2]\(0),
      I4 => \kx_fu_490[1]_i_3_n_0\,
      I5 => \oldMax_V_52_fu_702_reg[2]_0\(0),
      O => \buf_V_52_load_reg_1964_reg[2]\(0)
    );
\oldMax_V_52_fu_702[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF45EF40EA40"
    )
        port map (
      I0 => icmp_ln158_fu_2142_p20_in,
      I1 => in0_V_TDATA_int_regslice(157),
      I2 => \oldMax_V_52_fu_702_reg[0]\,
      I3 => \oldMax_V_52_fu_702_reg[2]\(1),
      I4 => \kx_fu_490[1]_i_3_n_0\,
      I5 => \oldMax_V_52_fu_702_reg[2]_0\(1),
      O => \buf_V_52_load_reg_1964_reg[2]\(1)
    );
\oldMax_V_52_fu_702[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF45EF40EA40"
    )
        port map (
      I0 => icmp_ln158_fu_2142_p20_in,
      I1 => in0_V_TDATA_int_regslice(158),
      I2 => \oldMax_V_52_fu_702_reg[0]\,
      I3 => \oldMax_V_52_fu_702_reg[2]\(2),
      I4 => \kx_fu_490[1]_i_3_n_0\,
      I5 => \oldMax_V_52_fu_702_reg[2]_0\(2),
      O => \buf_V_52_load_reg_1964_reg[2]\(2)
    );
\oldMax_V_53_fu_706[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF45EF40EA40"
    )
        port map (
      I0 => icmp_ln158_fu_2142_p20_in,
      I1 => in0_V_TDATA_int_regslice(159),
      I2 => \oldMax_V_53_fu_706_reg[0]\,
      I3 => \oldMax_V_53_fu_706_reg[2]\(0),
      I4 => \kx_fu_490[1]_i_3_n_0\,
      I5 => \oldMax_V_53_fu_706_reg[2]_0\(0),
      O => \buf_V_53_load_reg_1969_reg[2]\(0)
    );
\oldMax_V_53_fu_706[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF45EF40EA40"
    )
        port map (
      I0 => icmp_ln158_fu_2142_p20_in,
      I1 => in0_V_TDATA_int_regslice(160),
      I2 => \oldMax_V_53_fu_706_reg[0]\,
      I3 => \oldMax_V_53_fu_706_reg[2]\(1),
      I4 => \kx_fu_490[1]_i_3_n_0\,
      I5 => \oldMax_V_53_fu_706_reg[2]_0\(1),
      O => \buf_V_53_load_reg_1969_reg[2]\(1)
    );
\oldMax_V_53_fu_706[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF45EF40EA40"
    )
        port map (
      I0 => icmp_ln158_fu_2142_p20_in,
      I1 => in0_V_TDATA_int_regslice(161),
      I2 => \oldMax_V_53_fu_706_reg[0]\,
      I3 => \oldMax_V_53_fu_706_reg[2]\(2),
      I4 => \kx_fu_490[1]_i_3_n_0\,
      I5 => \oldMax_V_53_fu_706_reg[2]_0\(2),
      O => \buf_V_53_load_reg_1969_reg[2]\(2)
    );
\oldMax_V_54_fu_710[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF45EF40EA40"
    )
        port map (
      I0 => icmp_ln158_fu_2142_p20_in,
      I1 => in0_V_TDATA_int_regslice(162),
      I2 => \oldMax_V_54_fu_710_reg[0]\,
      I3 => \oldMax_V_54_fu_710_reg[2]\(0),
      I4 => \kx_fu_490[1]_i_3_n_0\,
      I5 => \oldMax_V_54_fu_710_reg[2]_0\(0),
      O => \buf_V_54_load_reg_1974_reg[2]\(0)
    );
\oldMax_V_54_fu_710[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF45EF40EA40"
    )
        port map (
      I0 => icmp_ln158_fu_2142_p20_in,
      I1 => in0_V_TDATA_int_regslice(163),
      I2 => \oldMax_V_54_fu_710_reg[0]\,
      I3 => \oldMax_V_54_fu_710_reg[2]\(1),
      I4 => \kx_fu_490[1]_i_3_n_0\,
      I5 => \oldMax_V_54_fu_710_reg[2]_0\(1),
      O => \buf_V_54_load_reg_1974_reg[2]\(1)
    );
\oldMax_V_54_fu_710[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF45EF40EA40"
    )
        port map (
      I0 => icmp_ln158_fu_2142_p20_in,
      I1 => in0_V_TDATA_int_regslice(164),
      I2 => \oldMax_V_54_fu_710_reg[0]\,
      I3 => \oldMax_V_54_fu_710_reg[2]\(2),
      I4 => \kx_fu_490[1]_i_3_n_0\,
      I5 => \oldMax_V_54_fu_710_reg[2]_0\(2),
      O => \buf_V_54_load_reg_1974_reg[2]\(2)
    );
\oldMax_V_55_fu_714[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF45EF40EA40"
    )
        port map (
      I0 => icmp_ln158_fu_2142_p20_in,
      I1 => in0_V_TDATA_int_regslice(165),
      I2 => \oldMax_V_55_fu_714_reg[0]\,
      I3 => \oldMax_V_55_fu_714_reg[2]\(0),
      I4 => \kx_fu_490[1]_i_3_n_0\,
      I5 => \oldMax_V_55_fu_714_reg[2]_0\(0),
      O => \buf_V_55_load_reg_1979_reg[2]\(0)
    );
\oldMax_V_55_fu_714[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF45EF40EA40"
    )
        port map (
      I0 => icmp_ln158_fu_2142_p20_in,
      I1 => in0_V_TDATA_int_regslice(166),
      I2 => \oldMax_V_55_fu_714_reg[0]\,
      I3 => \oldMax_V_55_fu_714_reg[2]\(1),
      I4 => \kx_fu_490[1]_i_3_n_0\,
      I5 => \oldMax_V_55_fu_714_reg[2]_0\(1),
      O => \buf_V_55_load_reg_1979_reg[2]\(1)
    );
\oldMax_V_55_fu_714[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF45EF40EA40"
    )
        port map (
      I0 => icmp_ln158_fu_2142_p20_in,
      I1 => in0_V_TDATA_int_regslice(167),
      I2 => \oldMax_V_55_fu_714_reg[0]\,
      I3 => \oldMax_V_55_fu_714_reg[2]\(2),
      I4 => \kx_fu_490[1]_i_3_n_0\,
      I5 => \oldMax_V_55_fu_714_reg[2]_0\(2),
      O => \buf_V_55_load_reg_1979_reg[2]\(2)
    );
\oldMax_V_5_fu_514[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF45EF40EA40"
    )
        port map (
      I0 => icmp_ln158_fu_2142_p20_in,
      I1 => in0_V_TDATA_int_regslice(15),
      I2 => \oldMax_V_5_fu_514_reg[0]\,
      I3 => \oldMax_V_5_fu_514_reg[2]\(0),
      I4 => \oldMax_V_19_fu_570[0]_i_3_n_0\,
      I5 => \oldMax_V_5_fu_514_reg[2]_0\(0),
      O => \buf_V_5_load_reg_1729_reg[2]\(0)
    );
\oldMax_V_5_fu_514[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF45EF40EA40"
    )
        port map (
      I0 => icmp_ln158_fu_2142_p20_in,
      I1 => in0_V_TDATA_int_regslice(16),
      I2 => \oldMax_V_5_fu_514_reg[0]\,
      I3 => \oldMax_V_5_fu_514_reg[2]\(1),
      I4 => \oldMax_V_19_fu_570[0]_i_3_n_0\,
      I5 => \oldMax_V_5_fu_514_reg[2]_0\(1),
      O => \buf_V_5_load_reg_1729_reg[2]\(1)
    );
\oldMax_V_5_fu_514[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF45EF40EA40"
    )
        port map (
      I0 => icmp_ln158_fu_2142_p20_in,
      I1 => in0_V_TDATA_int_regslice(17),
      I2 => \oldMax_V_5_fu_514_reg[0]\,
      I3 => \oldMax_V_5_fu_514_reg[2]\(2),
      I4 => \oldMax_V_19_fu_570[0]_i_3_n_0\,
      I5 => \oldMax_V_5_fu_514_reg[2]_0\(2),
      O => \buf_V_5_load_reg_1729_reg[2]\(2)
    );
\oldMax_V_6_fu_518[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF45EF40EA40"
    )
        port map (
      I0 => icmp_ln158_fu_2142_p20_in,
      I1 => in0_V_TDATA_int_regslice(18),
      I2 => \oldMax_V_6_fu_518_reg[0]\,
      I3 => \oldMax_V_6_fu_518_reg[2]\(0),
      I4 => \oldMax_V_19_fu_570[0]_i_3_n_0\,
      I5 => \oldMax_V_6_fu_518_reg[2]_0\(0),
      O => \buf_V_6_load_reg_1734_reg[2]\(0)
    );
\oldMax_V_6_fu_518[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF45EF40EA40"
    )
        port map (
      I0 => icmp_ln158_fu_2142_p20_in,
      I1 => in0_V_TDATA_int_regslice(19),
      I2 => \oldMax_V_6_fu_518_reg[0]\,
      I3 => \oldMax_V_6_fu_518_reg[2]\(1),
      I4 => \oldMax_V_19_fu_570[0]_i_3_n_0\,
      I5 => \oldMax_V_6_fu_518_reg[2]_0\(1),
      O => \buf_V_6_load_reg_1734_reg[2]\(1)
    );
\oldMax_V_6_fu_518[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF45EF40EA40"
    )
        port map (
      I0 => icmp_ln158_fu_2142_p20_in,
      I1 => in0_V_TDATA_int_regslice(20),
      I2 => \oldMax_V_6_fu_518_reg[0]\,
      I3 => \oldMax_V_6_fu_518_reg[2]\(2),
      I4 => \oldMax_V_19_fu_570[0]_i_3_n_0\,
      I5 => \oldMax_V_6_fu_518_reg[2]_0\(2),
      O => \buf_V_6_load_reg_1734_reg[2]\(2)
    );
\oldMax_V_7_fu_522[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF45EF40EA40"
    )
        port map (
      I0 => icmp_ln158_fu_2142_p20_in,
      I1 => in0_V_TDATA_int_regslice(21),
      I2 => \oldMax_V_7_fu_522_reg[0]\,
      I3 => \oldMax_V_7_fu_522_reg[2]\(0),
      I4 => \oldMax_V_19_fu_570[0]_i_3_n_0\,
      I5 => \oldMax_V_7_fu_522_reg[2]_0\(0),
      O => \buf_V_7_load_reg_1739_reg[2]\(0)
    );
\oldMax_V_7_fu_522[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF45EF40EA40"
    )
        port map (
      I0 => icmp_ln158_fu_2142_p20_in,
      I1 => in0_V_TDATA_int_regslice(22),
      I2 => \oldMax_V_7_fu_522_reg[0]\,
      I3 => \oldMax_V_7_fu_522_reg[2]\(1),
      I4 => \oldMax_V_19_fu_570[0]_i_3_n_0\,
      I5 => \oldMax_V_7_fu_522_reg[2]_0\(1),
      O => \buf_V_7_load_reg_1739_reg[2]\(1)
    );
\oldMax_V_7_fu_522[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF45EF40EA40"
    )
        port map (
      I0 => icmp_ln158_fu_2142_p20_in,
      I1 => in0_V_TDATA_int_regslice(23),
      I2 => \oldMax_V_7_fu_522_reg[0]\,
      I3 => \oldMax_V_7_fu_522_reg[2]\(2),
      I4 => \oldMax_V_19_fu_570[0]_i_3_n_0\,
      I5 => \oldMax_V_7_fu_522_reg[2]_0\(2),
      O => \buf_V_7_load_reg_1739_reg[2]\(2)
    );
\oldMax_V_8_fu_526[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF45EF40EA40"
    )
        port map (
      I0 => icmp_ln158_fu_2142_p20_in,
      I1 => in0_V_TDATA_int_regslice(24),
      I2 => \oldMax_V_8_fu_526_reg[0]\,
      I3 => \oldMax_V_8_fu_526_reg[2]\(0),
      I4 => \oldMax_V_19_fu_570[0]_i_3_n_0\,
      I5 => \oldMax_V_8_fu_526_reg[2]_0\(0),
      O => \buf_V_8_load_reg_1744_reg[2]\(0)
    );
\oldMax_V_8_fu_526[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF45EF40EA40"
    )
        port map (
      I0 => icmp_ln158_fu_2142_p20_in,
      I1 => in0_V_TDATA_int_regslice(25),
      I2 => \oldMax_V_8_fu_526_reg[0]\,
      I3 => \oldMax_V_8_fu_526_reg[2]\(1),
      I4 => \oldMax_V_19_fu_570[0]_i_3_n_0\,
      I5 => \oldMax_V_8_fu_526_reg[2]_0\(1),
      O => \buf_V_8_load_reg_1744_reg[2]\(1)
    );
\oldMax_V_8_fu_526[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF45EF40EA40"
    )
        port map (
      I0 => icmp_ln158_fu_2142_p20_in,
      I1 => in0_V_TDATA_int_regslice(26),
      I2 => \oldMax_V_8_fu_526_reg[0]\,
      I3 => \oldMax_V_8_fu_526_reg[2]\(2),
      I4 => \oldMax_V_19_fu_570[0]_i_3_n_0\,
      I5 => \oldMax_V_8_fu_526_reg[2]_0\(2),
      O => \buf_V_8_load_reg_1744_reg[2]\(2)
    );
\oldMax_V_9_fu_530[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF45EF40EA40"
    )
        port map (
      I0 => icmp_ln158_fu_2142_p20_in,
      I1 => in0_V_TDATA_int_regslice(27),
      I2 => \oldMax_V_9_fu_530_reg[0]\,
      I3 => \oldMax_V_9_fu_530_reg[2]\(0),
      I4 => \oldMax_V_19_fu_570[0]_i_3_n_0\,
      I5 => \oldMax_V_9_fu_530_reg[2]_0\(0),
      O => \buf_V_9_load_reg_1749_reg[2]\(0)
    );
\oldMax_V_9_fu_530[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF45EF40EA40"
    )
        port map (
      I0 => icmp_ln158_fu_2142_p20_in,
      I1 => in0_V_TDATA_int_regslice(28),
      I2 => \oldMax_V_9_fu_530_reg[0]\,
      I3 => \oldMax_V_9_fu_530_reg[2]\(1),
      I4 => \oldMax_V_19_fu_570[0]_i_3_n_0\,
      I5 => \oldMax_V_9_fu_530_reg[2]_0\(1),
      O => \buf_V_9_load_reg_1749_reg[2]\(1)
    );
\oldMax_V_9_fu_530[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF45EF40EA40"
    )
        port map (
      I0 => icmp_ln158_fu_2142_p20_in,
      I1 => in0_V_TDATA_int_regslice(29),
      I2 => \oldMax_V_9_fu_530_reg[0]\,
      I3 => \oldMax_V_9_fu_530_reg[2]\(2),
      I4 => \oldMax_V_19_fu_570[0]_i_3_n_0\,
      I5 => \oldMax_V_9_fu_530_reg[2]_0\(2),
      O => \buf_V_9_load_reg_1749_reg[2]\(2)
    );
\oldMax_V_fu_494[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF45EF40EA40"
    )
        port map (
      I0 => icmp_ln158_fu_2142_p20_in,
      I1 => in0_V_TDATA_int_regslice(0),
      I2 => \oldMax_V_fu_494_reg[0]\,
      I3 => \oldMax_V_fu_494_reg[2]\(0),
      I4 => \oldMax_V_19_fu_570[0]_i_3_n_0\,
      I5 => \oldMax_V_fu_494_reg[2]_0\(0),
      O => D(0)
    );
\oldMax_V_fu_494[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF45EF40EA40"
    )
        port map (
      I0 => icmp_ln158_fu_2142_p20_in,
      I1 => in0_V_TDATA_int_regslice(1),
      I2 => \oldMax_V_fu_494_reg[0]\,
      I3 => \oldMax_V_fu_494_reg[2]\(1),
      I4 => \oldMax_V_19_fu_570[0]_i_3_n_0\,
      I5 => \oldMax_V_fu_494_reg[2]_0\(1),
      O => D(1)
    );
\oldMax_V_fu_494[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF45EF40EA40"
    )
        port map (
      I0 => icmp_ln158_fu_2142_p20_in,
      I1 => in0_V_TDATA_int_regslice(2),
      I2 => \oldMax_V_fu_494_reg[0]\,
      I3 => \oldMax_V_fu_494_reg[2]\(2),
      I4 => \oldMax_V_19_fu_570[0]_i_3_n_0\,
      I5 => \oldMax_V_fu_494_reg[2]_0\(2),
      O => D(2)
    );
\q0[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFA080"
    )
        port map (
      I0 => Q(2),
      I1 => in0_V_TVALID_int_regslice,
      I2 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156_ap_start_reg,
      I3 => icmp_ln158_fu_2142_p20_in,
      I4 => \q0_reg[2]_0\,
      I5 => \q0_reg[2]_1\,
      O => \^e\(0)
    );
ram_reg_0_15_0_0_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20002000FF000000"
    )
        port map (
      I0 => ram_reg_0_15_0_0_i_8_n_0,
      I1 => icmp_ln158_fu_2142_p20_in,
      I2 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156_buf_V_ce0,
      I3 => \^e\(0),
      I4 => \q0_reg[2]\,
      I5 => Q(2),
      O => p_0_in
    );
\ram_reg_0_15_0_0_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \oldMax_V_1_fu_498_reg[2]\(0),
      I1 => ap_loop_init,
      I2 => \oldMax_V_1_fu_498_reg[2]_0\(0),
      O => \ap_sig_allocacmp_oldMax_V_1_load__2\(0)
    );
\ram_reg_0_15_0_0_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \oldMax_V_2_fu_502_reg[2]\(0),
      I1 => ap_loop_init,
      I2 => \oldMax_V_2_fu_502_reg[2]_0\(0),
      O => \ap_sig_allocacmp_oldMax_V_2_load__2\(0)
    );
\ram_reg_0_15_0_0_i_2__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \oldMax_V_11_fu_538_reg[2]\(0),
      I1 => ap_loop_init,
      I2 => \oldMax_V_11_fu_538_reg[2]_0\(0),
      O => \ap_sig_allocacmp_oldMax_V_11_load__2\(0)
    );
\ram_reg_0_15_0_0_i_2__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \oldMax_V_12_fu_542_reg[2]\(0),
      I1 => ap_loop_init,
      I2 => \oldMax_V_12_fu_542_reg[2]_0\(0),
      O => \ap_sig_allocacmp_oldMax_V_12_load__2\(0)
    );
\ram_reg_0_15_0_0_i_2__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \oldMax_V_13_fu_546_reg[2]\(0),
      I1 => ap_loop_init,
      I2 => \oldMax_V_13_fu_546_reg[2]_0\(0),
      O => \ap_sig_allocacmp_oldMax_V_13_load__2\(0)
    );
\ram_reg_0_15_0_0_i_2__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \oldMax_V_14_fu_550_reg[2]\(0),
      I1 => ap_loop_init,
      I2 => \oldMax_V_14_fu_550_reg[2]_0\(0),
      O => \ap_sig_allocacmp_oldMax_V_14_load__2\(0)
    );
\ram_reg_0_15_0_0_i_2__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \oldMax_V_15_fu_554_reg[2]\(0),
      I1 => ap_loop_init,
      I2 => \oldMax_V_15_fu_554_reg[2]_0\(0),
      O => \ap_sig_allocacmp_oldMax_V_15_load__2\(0)
    );
\ram_reg_0_15_0_0_i_2__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \oldMax_V_16_fu_558_reg[2]\(0),
      I1 => ap_loop_init,
      I2 => \oldMax_V_16_fu_558_reg[2]_0\(0),
      O => \ap_sig_allocacmp_oldMax_V_16_load__2\(0)
    );
\ram_reg_0_15_0_0_i_2__16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \oldMax_V_17_fu_562_reg[2]\(0),
      I1 => ap_loop_init,
      I2 => \oldMax_V_17_fu_562_reg[2]_0\(0),
      O => \ap_sig_allocacmp_oldMax_V_17_load__2\(0)
    );
\ram_reg_0_15_0_0_i_2__17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \oldMax_V_18_fu_566_reg[2]\(0),
      I1 => ap_loop_init,
      I2 => \oldMax_V_18_fu_566_reg[2]_0\(0),
      O => \ap_sig_allocacmp_oldMax_V_18_load__2\(0)
    );
\ram_reg_0_15_0_0_i_2__18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \oldMax_V_19_fu_570_reg[2]\(0),
      I1 => ap_loop_init,
      I2 => \oldMax_V_19_fu_570_reg[2]_0\(0),
      O => \ap_sig_allocacmp_oldMax_V_19_load__2\(0)
    );
\ram_reg_0_15_0_0_i_2__19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \oldMax_V_20_fu_574_reg[2]\(0),
      I1 => ap_loop_init,
      I2 => \oldMax_V_20_fu_574_reg[2]_0\(0),
      O => \ap_sig_allocacmp_oldMax_V_20_load__2\(0)
    );
\ram_reg_0_15_0_0_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \oldMax_V_3_fu_506_reg[2]\(0),
      I1 => ap_loop_init,
      I2 => \oldMax_V_3_fu_506_reg[2]_0\(0),
      O => \ap_sig_allocacmp_oldMax_V_3_load__2\(0)
    );
\ram_reg_0_15_0_0_i_2__20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \oldMax_V_21_fu_578_reg[2]\(0),
      I1 => ap_loop_init,
      I2 => \oldMax_V_21_fu_578_reg[2]_0\(0),
      O => \ap_sig_allocacmp_oldMax_V_21_load__2\(0)
    );
\ram_reg_0_15_0_0_i_2__21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \oldMax_V_22_fu_582_reg[2]\(0),
      I1 => ap_loop_init,
      I2 => \oldMax_V_22_fu_582_reg[2]_0\(0),
      O => \ap_sig_allocacmp_oldMax_V_22_load__2\(0)
    );
\ram_reg_0_15_0_0_i_2__22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \oldMax_V_23_fu_586_reg[2]\(0),
      I1 => ap_loop_init,
      I2 => \oldMax_V_23_fu_586_reg[2]_0\(0),
      O => \ap_sig_allocacmp_oldMax_V_23_load__2\(0)
    );
\ram_reg_0_15_0_0_i_2__23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \oldMax_V_24_fu_590_reg[2]\(0),
      I1 => ap_loop_init,
      I2 => \oldMax_V_24_fu_590_reg[2]_0\(0),
      O => \ap_sig_allocacmp_oldMax_V_24_load__2\(0)
    );
\ram_reg_0_15_0_0_i_2__24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \oldMax_V_25_fu_594_reg[2]\(0),
      I1 => ap_loop_init,
      I2 => \oldMax_V_25_fu_594_reg[2]_0\(0),
      O => \ap_sig_allocacmp_oldMax_V_25_load__2\(0)
    );
\ram_reg_0_15_0_0_i_2__25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \oldMax_V_26_fu_598_reg[2]\(0),
      I1 => ap_loop_init,
      I2 => \oldMax_V_26_fu_598_reg[2]_0\(0),
      O => \ap_sig_allocacmp_oldMax_V_26_load__2\(0)
    );
\ram_reg_0_15_0_0_i_2__26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \oldMax_V_27_fu_602_reg[2]\(0),
      I1 => ap_loop_init,
      I2 => \oldMax_V_27_fu_602_reg[2]_0\(0),
      O => \ap_sig_allocacmp_oldMax_V_27_load__2\(0)
    );
\ram_reg_0_15_0_0_i_2__27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \oldMax_V_28_fu_606_reg[2]\(0),
      I1 => ap_loop_init,
      I2 => \oldMax_V_28_fu_606_reg[2]_0\(0),
      O => \ap_sig_allocacmp_oldMax_V_28_load__2\(0)
    );
\ram_reg_0_15_0_0_i_2__28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \oldMax_V_29_fu_610_reg[2]\(0),
      I1 => ap_loop_init,
      I2 => \oldMax_V_29_fu_610_reg[2]_0\(0),
      O => \ap_sig_allocacmp_oldMax_V_29_load__2\(0)
    );
\ram_reg_0_15_0_0_i_2__29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \oldMax_V_30_fu_614_reg[2]\(0),
      I1 => ap_loop_init,
      I2 => \oldMax_V_30_fu_614_reg[2]_0\(0),
      O => \ap_sig_allocacmp_oldMax_V_30_load__2\(0)
    );
\ram_reg_0_15_0_0_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \oldMax_V_4_fu_510_reg[2]\(0),
      I1 => ap_loop_init,
      I2 => \oldMax_V_4_fu_510_reg[2]_0\(0),
      O => \ap_sig_allocacmp_oldMax_V_4_load__2\(0)
    );
\ram_reg_0_15_0_0_i_2__30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \oldMax_V_31_fu_618_reg[2]\(0),
      I1 => ap_loop_init,
      I2 => \oldMax_V_31_fu_618_reg[2]_0\(0),
      O => \ap_sig_allocacmp_oldMax_V_31_load__2\(0)
    );
\ram_reg_0_15_0_0_i_2__31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \oldMax_V_32_fu_622_reg[2]\(0),
      I1 => ap_loop_init,
      I2 => \oldMax_V_32_fu_622_reg[2]_0\(0),
      O => \ap_sig_allocacmp_oldMax_V_32_load__2\(0)
    );
\ram_reg_0_15_0_0_i_2__32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \oldMax_V_33_fu_626_reg[2]\(0),
      I1 => ap_loop_init,
      I2 => \oldMax_V_33_fu_626_reg[2]_0\(0),
      O => \ap_sig_allocacmp_oldMax_V_33_load__2\(0)
    );
\ram_reg_0_15_0_0_i_2__33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \oldMax_V_34_fu_630_reg[2]\(0),
      I1 => ap_loop_init,
      I2 => \oldMax_V_34_fu_630_reg[2]_0\(0),
      O => \ap_sig_allocacmp_oldMax_V_34_load__2\(0)
    );
\ram_reg_0_15_0_0_i_2__34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \oldMax_V_35_fu_634_reg[2]\(0),
      I1 => ap_loop_init,
      I2 => \oldMax_V_35_fu_634_reg[2]_0\(0),
      O => \ap_sig_allocacmp_oldMax_V_35_load__2\(0)
    );
\ram_reg_0_15_0_0_i_2__35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \oldMax_V_36_fu_638_reg[2]\(0),
      I1 => ap_loop_init,
      I2 => \oldMax_V_36_fu_638_reg[2]_0\(0),
      O => \ap_sig_allocacmp_oldMax_V_36_load__2\(0)
    );
\ram_reg_0_15_0_0_i_2__36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \oldMax_V_37_fu_642_reg[2]\(0),
      I1 => ap_loop_init,
      I2 => \oldMax_V_37_fu_642_reg[2]_0\(0),
      O => \ap_sig_allocacmp_oldMax_V_37_load__2\(0)
    );
\ram_reg_0_15_0_0_i_2__37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \oldMax_V_38_fu_646_reg[2]\(0),
      I1 => \oldMax_V_19_fu_570[0]_i_3_n_0\,
      I2 => \oldMax_V_38_fu_646_reg[2]_0\(0),
      O => \ap_sig_allocacmp_oldMax_V_38_load__2\(0)
    );
\ram_reg_0_15_0_0_i_2__38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \oldMax_V_39_fu_650_reg[2]\(0),
      I1 => \oldMax_V_19_fu_570[0]_i_3_n_0\,
      I2 => \oldMax_V_39_fu_650_reg[2]_0\(0),
      O => \ap_sig_allocacmp_oldMax_V_39_load__2\(0)
    );
\ram_reg_0_15_0_0_i_2__39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \oldMax_V_40_fu_654_reg[2]\(0),
      I1 => \oldMax_V_19_fu_570[0]_i_3_n_0\,
      I2 => \oldMax_V_40_fu_654_reg[2]_0\(0),
      O => \ap_sig_allocacmp_oldMax_V_40_load__2\(0)
    );
\ram_reg_0_15_0_0_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \oldMax_V_5_fu_514_reg[2]\(0),
      I1 => ap_loop_init,
      I2 => \oldMax_V_5_fu_514_reg[2]_0\(0),
      O => \ap_sig_allocacmp_oldMax_V_5_load__2\(0)
    );
\ram_reg_0_15_0_0_i_2__40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \oldMax_V_41_fu_658_reg[2]\(0),
      I1 => \oldMax_V_19_fu_570[0]_i_3_n_0\,
      I2 => \oldMax_V_41_fu_658_reg[2]_0\(0),
      O => \ap_sig_allocacmp_oldMax_V_41_load__2\(0)
    );
\ram_reg_0_15_0_0_i_2__41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \oldMax_V_42_fu_662_reg[2]\(0),
      I1 => \oldMax_V_19_fu_570[0]_i_3_n_0\,
      I2 => \oldMax_V_42_fu_662_reg[2]_0\(0),
      O => \ap_sig_allocacmp_oldMax_V_42_load__2\(0)
    );
\ram_reg_0_15_0_0_i_2__42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \oldMax_V_43_fu_666_reg[2]\(0),
      I1 => \oldMax_V_19_fu_570[0]_i_3_n_0\,
      I2 => \oldMax_V_43_fu_666_reg[2]_0\(0),
      O => \ap_sig_allocacmp_oldMax_V_43_load__2\(0)
    );
\ram_reg_0_15_0_0_i_2__43\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \oldMax_V_44_fu_670_reg[2]\(0),
      I1 => \oldMax_V_19_fu_570[0]_i_3_n_0\,
      I2 => \oldMax_V_44_fu_670_reg[2]_0\(0),
      O => \ap_sig_allocacmp_oldMax_V_44_load__2\(0)
    );
\ram_reg_0_15_0_0_i_2__44\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \oldMax_V_45_fu_674_reg[2]\(0),
      I1 => \oldMax_V_19_fu_570[0]_i_3_n_0\,
      I2 => \oldMax_V_45_fu_674_reg[2]_0\(0),
      O => \ap_sig_allocacmp_oldMax_V_45_load__2\(0)
    );
\ram_reg_0_15_0_0_i_2__45\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \oldMax_V_46_fu_678_reg[2]\(0),
      I1 => \oldMax_V_19_fu_570[0]_i_3_n_0\,
      I2 => \oldMax_V_46_fu_678_reg[2]_0\(0),
      O => \ap_sig_allocacmp_oldMax_V_46_load__2\(0)
    );
\ram_reg_0_15_0_0_i_2__46\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \oldMax_V_47_fu_682_reg[2]\(0),
      I1 => \oldMax_V_19_fu_570[0]_i_3_n_0\,
      I2 => \oldMax_V_47_fu_682_reg[2]_0\(0),
      O => \ap_sig_allocacmp_oldMax_V_47_load__2\(0)
    );
\ram_reg_0_15_0_0_i_2__47\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \oldMax_V_48_fu_686_reg[2]\(0),
      I1 => \oldMax_V_19_fu_570[0]_i_3_n_0\,
      I2 => \oldMax_V_48_fu_686_reg[2]_0\(0),
      O => \ap_sig_allocacmp_oldMax_V_48_load__2\(0)
    );
\ram_reg_0_15_0_0_i_2__48\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \oldMax_V_49_fu_690_reg[2]\(0),
      I1 => \oldMax_V_19_fu_570[0]_i_3_n_0\,
      I2 => \oldMax_V_49_fu_690_reg[2]_0\(0),
      O => \ap_sig_allocacmp_oldMax_V_49_load__2\(0)
    );
\ram_reg_0_15_0_0_i_2__49\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \oldMax_V_50_fu_694_reg[2]\(0),
      I1 => \oldMax_V_19_fu_570[0]_i_3_n_0\,
      I2 => \oldMax_V_50_fu_694_reg[2]_0\(0),
      O => \ap_sig_allocacmp_oldMax_V_50_load__2\(0)
    );
\ram_reg_0_15_0_0_i_2__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \oldMax_V_6_fu_518_reg[2]\(0),
      I1 => ap_loop_init,
      I2 => \oldMax_V_6_fu_518_reg[2]_0\(0),
      O => \ap_sig_allocacmp_oldMax_V_6_load__2\(0)
    );
\ram_reg_0_15_0_0_i_2__50\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \oldMax_V_51_fu_698_reg[2]\(0),
      I1 => \oldMax_V_19_fu_570[0]_i_3_n_0\,
      I2 => \oldMax_V_51_fu_698_reg[2]_0\(0),
      O => \ap_sig_allocacmp_oldMax_V_51_load__2\(0)
    );
\ram_reg_0_15_0_0_i_2__51\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \oldMax_V_52_fu_702_reg[2]\(0),
      I1 => \oldMax_V_19_fu_570[0]_i_3_n_0\,
      I2 => \oldMax_V_52_fu_702_reg[2]_0\(0),
      O => \ap_sig_allocacmp_oldMax_V_52_load__2\(0)
    );
\ram_reg_0_15_0_0_i_2__52\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \oldMax_V_53_fu_706_reg[2]\(0),
      I1 => \oldMax_V_19_fu_570[0]_i_3_n_0\,
      I2 => \oldMax_V_53_fu_706_reg[2]_0\(0),
      O => \ap_sig_allocacmp_oldMax_V_53_load__2\(0)
    );
\ram_reg_0_15_0_0_i_2__53\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \oldMax_V_54_fu_710_reg[2]\(0),
      I1 => \oldMax_V_19_fu_570[0]_i_3_n_0\,
      I2 => \oldMax_V_54_fu_710_reg[2]_0\(0),
      O => \ap_sig_allocacmp_oldMax_V_54_load__2\(0)
    );
\ram_reg_0_15_0_0_i_2__54\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \oldMax_V_55_fu_714_reg[2]\(0),
      I1 => \oldMax_V_19_fu_570[0]_i_3_n_0\,
      I2 => \oldMax_V_55_fu_714_reg[2]_0\(0),
      O => \ap_sig_allocacmp_oldMax_V_55_load__2\(0)
    );
\ram_reg_0_15_0_0_i_2__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \oldMax_V_7_fu_522_reg[2]\(0),
      I1 => ap_loop_init,
      I2 => \oldMax_V_7_fu_522_reg[2]_0\(0),
      O => \ap_sig_allocacmp_oldMax_V_7_load__2\(0)
    );
\ram_reg_0_15_0_0_i_2__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \oldMax_V_8_fu_526_reg[2]\(0),
      I1 => ap_loop_init,
      I2 => \oldMax_V_8_fu_526_reg[2]_0\(0),
      O => \ap_sig_allocacmp_oldMax_V_8_load__2\(0)
    );
\ram_reg_0_15_0_0_i_2__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \oldMax_V_9_fu_530_reg[2]\(0),
      I1 => ap_loop_init,
      I2 => \oldMax_V_9_fu_530_reg[2]_0\(0),
      O => \ap_sig_allocacmp_oldMax_V_9_load__2\(0)
    );
\ram_reg_0_15_0_0_i_2__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \oldMax_V_10_fu_534_reg[2]\(0),
      I1 => ap_loop_init,
      I2 => \oldMax_V_10_fu_534_reg[2]_0\(0),
      O => \ap_sig_allocacmp_oldMax_V_10_load__2\(0)
    );
ram_reg_0_15_0_0_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \oldMax_V_fu_494_reg[2]\(0),
      I1 => ap_loop_init,
      I2 => \oldMax_V_fu_494_reg[2]_0\(0),
      O => \ap_sig_allocacmp_oldMax_V_load__2\(0)
    );
ram_reg_0_15_0_0_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \kx_fu_490_reg[1]_0\(0),
      I1 => ap_loop_init,
      I2 => \kx_fu_490_reg[1]_0\(1),
      O => ram_reg_0_15_0_0_i_8_n_0
    );
ram_reg_0_15_0_0_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C8"
    )
        port map (
      I0 => icmp_ln158_fu_2142_p20_in,
      I1 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156_ap_start_reg,
      I2 => in0_V_TVALID_int_regslice,
      O => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156_buf_V_ce0
    );
ram_reg_0_15_1_1_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \oldMax_V_fu_494_reg[2]\(1),
      I1 => ap_loop_init,
      I2 => \oldMax_V_fu_494_reg[2]_0\(1),
      O => \ap_sig_allocacmp_oldMax_V_load__2\(1)
    );
\ram_reg_0_15_1_1_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \oldMax_V_1_fu_498_reg[2]\(1),
      I1 => ap_loop_init,
      I2 => \oldMax_V_1_fu_498_reg[2]_0\(1),
      O => \ap_sig_allocacmp_oldMax_V_1_load__2\(1)
    );
\ram_reg_0_15_1_1_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \oldMax_V_2_fu_502_reg[2]\(1),
      I1 => ap_loop_init,
      I2 => \oldMax_V_2_fu_502_reg[2]_0\(1),
      O => \ap_sig_allocacmp_oldMax_V_2_load__2\(1)
    );
\ram_reg_0_15_1_1_i_2__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \oldMax_V_11_fu_538_reg[2]\(1),
      I1 => ap_loop_init,
      I2 => \oldMax_V_11_fu_538_reg[2]_0\(1),
      O => \ap_sig_allocacmp_oldMax_V_11_load__2\(1)
    );
\ram_reg_0_15_1_1_i_2__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \oldMax_V_12_fu_542_reg[2]\(1),
      I1 => ap_loop_init,
      I2 => \oldMax_V_12_fu_542_reg[2]_0\(1),
      O => \ap_sig_allocacmp_oldMax_V_12_load__2\(1)
    );
\ram_reg_0_15_1_1_i_2__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \oldMax_V_13_fu_546_reg[2]\(1),
      I1 => ap_loop_init,
      I2 => \oldMax_V_13_fu_546_reg[2]_0\(1),
      O => \ap_sig_allocacmp_oldMax_V_13_load__2\(1)
    );
\ram_reg_0_15_1_1_i_2__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \oldMax_V_14_fu_550_reg[2]\(1),
      I1 => ap_loop_init,
      I2 => \oldMax_V_14_fu_550_reg[2]_0\(1),
      O => \ap_sig_allocacmp_oldMax_V_14_load__2\(1)
    );
\ram_reg_0_15_1_1_i_2__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \oldMax_V_15_fu_554_reg[2]\(1),
      I1 => ap_loop_init,
      I2 => \oldMax_V_15_fu_554_reg[2]_0\(1),
      O => \ap_sig_allocacmp_oldMax_V_15_load__2\(1)
    );
\ram_reg_0_15_1_1_i_2__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \oldMax_V_16_fu_558_reg[2]\(1),
      I1 => ap_loop_init,
      I2 => \oldMax_V_16_fu_558_reg[2]_0\(1),
      O => \ap_sig_allocacmp_oldMax_V_16_load__2\(1)
    );
\ram_reg_0_15_1_1_i_2__16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \oldMax_V_17_fu_562_reg[2]\(1),
      I1 => ap_loop_init,
      I2 => \oldMax_V_17_fu_562_reg[2]_0\(1),
      O => \ap_sig_allocacmp_oldMax_V_17_load__2\(1)
    );
\ram_reg_0_15_1_1_i_2__17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \oldMax_V_18_fu_566_reg[2]\(1),
      I1 => ap_loop_init,
      I2 => \oldMax_V_18_fu_566_reg[2]_0\(1),
      O => \ap_sig_allocacmp_oldMax_V_18_load__2\(1)
    );
\ram_reg_0_15_1_1_i_2__18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \oldMax_V_19_fu_570_reg[2]\(1),
      I1 => ap_loop_init,
      I2 => \oldMax_V_19_fu_570_reg[2]_0\(1),
      O => \ap_sig_allocacmp_oldMax_V_19_load__2\(1)
    );
\ram_reg_0_15_1_1_i_2__19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \oldMax_V_20_fu_574_reg[2]\(1),
      I1 => ap_loop_init,
      I2 => \oldMax_V_20_fu_574_reg[2]_0\(1),
      O => \ap_sig_allocacmp_oldMax_V_20_load__2\(1)
    );
\ram_reg_0_15_1_1_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \oldMax_V_3_fu_506_reg[2]\(1),
      I1 => ap_loop_init,
      I2 => \oldMax_V_3_fu_506_reg[2]_0\(1),
      O => \ap_sig_allocacmp_oldMax_V_3_load__2\(1)
    );
\ram_reg_0_15_1_1_i_2__20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \oldMax_V_21_fu_578_reg[2]\(1),
      I1 => ap_loop_init,
      I2 => \oldMax_V_21_fu_578_reg[2]_0\(1),
      O => \ap_sig_allocacmp_oldMax_V_21_load__2\(1)
    );
\ram_reg_0_15_1_1_i_2__21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \oldMax_V_22_fu_582_reg[2]\(1),
      I1 => ap_loop_init,
      I2 => \oldMax_V_22_fu_582_reg[2]_0\(1),
      O => \ap_sig_allocacmp_oldMax_V_22_load__2\(1)
    );
\ram_reg_0_15_1_1_i_2__22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \oldMax_V_23_fu_586_reg[2]\(1),
      I1 => ap_loop_init,
      I2 => \oldMax_V_23_fu_586_reg[2]_0\(1),
      O => \ap_sig_allocacmp_oldMax_V_23_load__2\(1)
    );
\ram_reg_0_15_1_1_i_2__23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \oldMax_V_24_fu_590_reg[2]\(1),
      I1 => ap_loop_init,
      I2 => \oldMax_V_24_fu_590_reg[2]_0\(1),
      O => \ap_sig_allocacmp_oldMax_V_24_load__2\(1)
    );
\ram_reg_0_15_1_1_i_2__24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \oldMax_V_25_fu_594_reg[2]\(1),
      I1 => ap_loop_init,
      I2 => \oldMax_V_25_fu_594_reg[2]_0\(1),
      O => \ap_sig_allocacmp_oldMax_V_25_load__2\(1)
    );
\ram_reg_0_15_1_1_i_2__25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \oldMax_V_26_fu_598_reg[2]\(1),
      I1 => ap_loop_init,
      I2 => \oldMax_V_26_fu_598_reg[2]_0\(1),
      O => \ap_sig_allocacmp_oldMax_V_26_load__2\(1)
    );
\ram_reg_0_15_1_1_i_2__26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \oldMax_V_27_fu_602_reg[2]\(1),
      I1 => ap_loop_init,
      I2 => \oldMax_V_27_fu_602_reg[2]_0\(1),
      O => \ap_sig_allocacmp_oldMax_V_27_load__2\(1)
    );
\ram_reg_0_15_1_1_i_2__27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \oldMax_V_28_fu_606_reg[2]\(1),
      I1 => ap_loop_init,
      I2 => \oldMax_V_28_fu_606_reg[2]_0\(1),
      O => \ap_sig_allocacmp_oldMax_V_28_load__2\(1)
    );
\ram_reg_0_15_1_1_i_2__28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \oldMax_V_29_fu_610_reg[2]\(1),
      I1 => ap_loop_init,
      I2 => \oldMax_V_29_fu_610_reg[2]_0\(1),
      O => \ap_sig_allocacmp_oldMax_V_29_load__2\(1)
    );
\ram_reg_0_15_1_1_i_2__29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \oldMax_V_30_fu_614_reg[2]\(1),
      I1 => ap_loop_init,
      I2 => \oldMax_V_30_fu_614_reg[2]_0\(1),
      O => \ap_sig_allocacmp_oldMax_V_30_load__2\(1)
    );
\ram_reg_0_15_1_1_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \oldMax_V_4_fu_510_reg[2]\(1),
      I1 => ap_loop_init,
      I2 => \oldMax_V_4_fu_510_reg[2]_0\(1),
      O => \ap_sig_allocacmp_oldMax_V_4_load__2\(1)
    );
\ram_reg_0_15_1_1_i_2__30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \oldMax_V_31_fu_618_reg[2]\(1),
      I1 => ap_loop_init,
      I2 => \oldMax_V_31_fu_618_reg[2]_0\(1),
      O => \ap_sig_allocacmp_oldMax_V_31_load__2\(1)
    );
\ram_reg_0_15_1_1_i_2__31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \oldMax_V_32_fu_622_reg[2]\(1),
      I1 => ap_loop_init,
      I2 => \oldMax_V_32_fu_622_reg[2]_0\(1),
      O => \ap_sig_allocacmp_oldMax_V_32_load__2\(1)
    );
\ram_reg_0_15_1_1_i_2__32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \oldMax_V_33_fu_626_reg[2]\(1),
      I1 => ap_loop_init,
      I2 => \oldMax_V_33_fu_626_reg[2]_0\(1),
      O => \ap_sig_allocacmp_oldMax_V_33_load__2\(1)
    );
\ram_reg_0_15_1_1_i_2__33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \oldMax_V_34_fu_630_reg[2]\(1),
      I1 => ap_loop_init,
      I2 => \oldMax_V_34_fu_630_reg[2]_0\(1),
      O => \ap_sig_allocacmp_oldMax_V_34_load__2\(1)
    );
\ram_reg_0_15_1_1_i_2__34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \oldMax_V_35_fu_634_reg[2]\(1),
      I1 => ap_loop_init,
      I2 => \oldMax_V_35_fu_634_reg[2]_0\(1),
      O => \ap_sig_allocacmp_oldMax_V_35_load__2\(1)
    );
\ram_reg_0_15_1_1_i_2__35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \oldMax_V_36_fu_638_reg[2]\(1),
      I1 => ap_loop_init,
      I2 => \oldMax_V_36_fu_638_reg[2]_0\(1),
      O => \ap_sig_allocacmp_oldMax_V_36_load__2\(1)
    );
\ram_reg_0_15_1_1_i_2__36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \oldMax_V_37_fu_642_reg[2]\(1),
      I1 => ap_loop_init,
      I2 => \oldMax_V_37_fu_642_reg[2]_0\(1),
      O => \ap_sig_allocacmp_oldMax_V_37_load__2\(1)
    );
\ram_reg_0_15_1_1_i_2__37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \oldMax_V_38_fu_646_reg[2]\(1),
      I1 => \oldMax_V_19_fu_570[0]_i_3_n_0\,
      I2 => \oldMax_V_38_fu_646_reg[2]_0\(1),
      O => \ap_sig_allocacmp_oldMax_V_38_load__2\(1)
    );
\ram_reg_0_15_1_1_i_2__38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \oldMax_V_39_fu_650_reg[2]\(1),
      I1 => \oldMax_V_19_fu_570[0]_i_3_n_0\,
      I2 => \oldMax_V_39_fu_650_reg[2]_0\(1),
      O => \ap_sig_allocacmp_oldMax_V_39_load__2\(1)
    );
\ram_reg_0_15_1_1_i_2__39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \oldMax_V_40_fu_654_reg[2]\(1),
      I1 => \oldMax_V_19_fu_570[0]_i_3_n_0\,
      I2 => \oldMax_V_40_fu_654_reg[2]_0\(1),
      O => \ap_sig_allocacmp_oldMax_V_40_load__2\(1)
    );
\ram_reg_0_15_1_1_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \oldMax_V_5_fu_514_reg[2]\(1),
      I1 => ap_loop_init,
      I2 => \oldMax_V_5_fu_514_reg[2]_0\(1),
      O => \ap_sig_allocacmp_oldMax_V_5_load__2\(1)
    );
\ram_reg_0_15_1_1_i_2__40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \oldMax_V_41_fu_658_reg[2]\(1),
      I1 => \oldMax_V_19_fu_570[0]_i_3_n_0\,
      I2 => \oldMax_V_41_fu_658_reg[2]_0\(1),
      O => \ap_sig_allocacmp_oldMax_V_41_load__2\(1)
    );
\ram_reg_0_15_1_1_i_2__41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \oldMax_V_42_fu_662_reg[2]\(1),
      I1 => \oldMax_V_19_fu_570[0]_i_3_n_0\,
      I2 => \oldMax_V_42_fu_662_reg[2]_0\(1),
      O => \ap_sig_allocacmp_oldMax_V_42_load__2\(1)
    );
\ram_reg_0_15_1_1_i_2__42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \oldMax_V_43_fu_666_reg[2]\(1),
      I1 => \oldMax_V_19_fu_570[0]_i_3_n_0\,
      I2 => \oldMax_V_43_fu_666_reg[2]_0\(1),
      O => \ap_sig_allocacmp_oldMax_V_43_load__2\(1)
    );
\ram_reg_0_15_1_1_i_2__43\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \oldMax_V_44_fu_670_reg[2]\(1),
      I1 => \oldMax_V_19_fu_570[0]_i_3_n_0\,
      I2 => \oldMax_V_44_fu_670_reg[2]_0\(1),
      O => \ap_sig_allocacmp_oldMax_V_44_load__2\(1)
    );
\ram_reg_0_15_1_1_i_2__44\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \oldMax_V_45_fu_674_reg[2]\(1),
      I1 => \oldMax_V_19_fu_570[0]_i_3_n_0\,
      I2 => \oldMax_V_45_fu_674_reg[2]_0\(1),
      O => \ap_sig_allocacmp_oldMax_V_45_load__2\(1)
    );
\ram_reg_0_15_1_1_i_2__45\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \oldMax_V_46_fu_678_reg[2]\(1),
      I1 => \oldMax_V_19_fu_570[0]_i_3_n_0\,
      I2 => \oldMax_V_46_fu_678_reg[2]_0\(1),
      O => \ap_sig_allocacmp_oldMax_V_46_load__2\(1)
    );
\ram_reg_0_15_1_1_i_2__46\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \oldMax_V_47_fu_682_reg[2]\(1),
      I1 => \oldMax_V_19_fu_570[0]_i_3_n_0\,
      I2 => \oldMax_V_47_fu_682_reg[2]_0\(1),
      O => \ap_sig_allocacmp_oldMax_V_47_load__2\(1)
    );
\ram_reg_0_15_1_1_i_2__47\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \oldMax_V_48_fu_686_reg[2]\(1),
      I1 => \oldMax_V_19_fu_570[0]_i_3_n_0\,
      I2 => \oldMax_V_48_fu_686_reg[2]_0\(1),
      O => \ap_sig_allocacmp_oldMax_V_48_load__2\(1)
    );
\ram_reg_0_15_1_1_i_2__48\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \oldMax_V_49_fu_690_reg[2]\(1),
      I1 => \oldMax_V_19_fu_570[0]_i_3_n_0\,
      I2 => \oldMax_V_49_fu_690_reg[2]_0\(1),
      O => \ap_sig_allocacmp_oldMax_V_49_load__2\(1)
    );
\ram_reg_0_15_1_1_i_2__49\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \oldMax_V_50_fu_694_reg[2]\(1),
      I1 => \oldMax_V_19_fu_570[0]_i_3_n_0\,
      I2 => \oldMax_V_50_fu_694_reg[2]_0\(1),
      O => \ap_sig_allocacmp_oldMax_V_50_load__2\(1)
    );
\ram_reg_0_15_1_1_i_2__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \oldMax_V_6_fu_518_reg[2]\(1),
      I1 => ap_loop_init,
      I2 => \oldMax_V_6_fu_518_reg[2]_0\(1),
      O => \ap_sig_allocacmp_oldMax_V_6_load__2\(1)
    );
\ram_reg_0_15_1_1_i_2__50\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \oldMax_V_51_fu_698_reg[2]\(1),
      I1 => \oldMax_V_19_fu_570[0]_i_3_n_0\,
      I2 => \oldMax_V_51_fu_698_reg[2]_0\(1),
      O => \ap_sig_allocacmp_oldMax_V_51_load__2\(1)
    );
\ram_reg_0_15_1_1_i_2__51\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \oldMax_V_52_fu_702_reg[2]\(1),
      I1 => \oldMax_V_19_fu_570[0]_i_3_n_0\,
      I2 => \oldMax_V_52_fu_702_reg[2]_0\(1),
      O => \ap_sig_allocacmp_oldMax_V_52_load__2\(1)
    );
\ram_reg_0_15_1_1_i_2__52\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \oldMax_V_53_fu_706_reg[2]\(1),
      I1 => \oldMax_V_19_fu_570[0]_i_3_n_0\,
      I2 => \oldMax_V_53_fu_706_reg[2]_0\(1),
      O => \ap_sig_allocacmp_oldMax_V_53_load__2\(1)
    );
\ram_reg_0_15_1_1_i_2__53\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \oldMax_V_54_fu_710_reg[2]\(1),
      I1 => \oldMax_V_19_fu_570[0]_i_3_n_0\,
      I2 => \oldMax_V_54_fu_710_reg[2]_0\(1),
      O => \ap_sig_allocacmp_oldMax_V_54_load__2\(1)
    );
\ram_reg_0_15_1_1_i_2__54\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \oldMax_V_55_fu_714_reg[2]\(1),
      I1 => \oldMax_V_19_fu_570[0]_i_3_n_0\,
      I2 => \oldMax_V_55_fu_714_reg[2]_0\(1),
      O => \ap_sig_allocacmp_oldMax_V_55_load__2\(1)
    );
\ram_reg_0_15_1_1_i_2__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \oldMax_V_7_fu_522_reg[2]\(1),
      I1 => ap_loop_init,
      I2 => \oldMax_V_7_fu_522_reg[2]_0\(1),
      O => \ap_sig_allocacmp_oldMax_V_7_load__2\(1)
    );
\ram_reg_0_15_1_1_i_2__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \oldMax_V_8_fu_526_reg[2]\(1),
      I1 => ap_loop_init,
      I2 => \oldMax_V_8_fu_526_reg[2]_0\(1),
      O => \ap_sig_allocacmp_oldMax_V_8_load__2\(1)
    );
\ram_reg_0_15_1_1_i_2__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \oldMax_V_9_fu_530_reg[2]\(1),
      I1 => ap_loop_init,
      I2 => \oldMax_V_9_fu_530_reg[2]_0\(1),
      O => \ap_sig_allocacmp_oldMax_V_9_load__2\(1)
    );
\ram_reg_0_15_1_1_i_2__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \oldMax_V_10_fu_534_reg[2]\(1),
      I1 => ap_loop_init,
      I2 => \oldMax_V_10_fu_534_reg[2]_0\(1),
      O => \ap_sig_allocacmp_oldMax_V_10_load__2\(1)
    );
ram_reg_0_15_2_2_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \oldMax_V_fu_494_reg[2]\(2),
      I1 => ap_loop_init,
      I2 => \oldMax_V_fu_494_reg[2]_0\(2),
      O => \ap_sig_allocacmp_oldMax_V_load__2\(2)
    );
\ram_reg_0_15_2_2_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \oldMax_V_1_fu_498_reg[2]\(2),
      I1 => ap_loop_init,
      I2 => \oldMax_V_1_fu_498_reg[2]_0\(2),
      O => \ap_sig_allocacmp_oldMax_V_1_load__2\(2)
    );
\ram_reg_0_15_2_2_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \oldMax_V_2_fu_502_reg[2]\(2),
      I1 => ap_loop_init,
      I2 => \oldMax_V_2_fu_502_reg[2]_0\(2),
      O => \ap_sig_allocacmp_oldMax_V_2_load__2\(2)
    );
\ram_reg_0_15_2_2_i_2__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \oldMax_V_11_fu_538_reg[2]\(2),
      I1 => ap_loop_init,
      I2 => \oldMax_V_11_fu_538_reg[2]_0\(2),
      O => \ap_sig_allocacmp_oldMax_V_11_load__2\(2)
    );
\ram_reg_0_15_2_2_i_2__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \oldMax_V_12_fu_542_reg[2]\(2),
      I1 => ap_loop_init,
      I2 => \oldMax_V_12_fu_542_reg[2]_0\(2),
      O => \ap_sig_allocacmp_oldMax_V_12_load__2\(2)
    );
\ram_reg_0_15_2_2_i_2__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \oldMax_V_13_fu_546_reg[2]\(2),
      I1 => ap_loop_init,
      I2 => \oldMax_V_13_fu_546_reg[2]_0\(2),
      O => \ap_sig_allocacmp_oldMax_V_13_load__2\(2)
    );
\ram_reg_0_15_2_2_i_2__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \oldMax_V_14_fu_550_reg[2]\(2),
      I1 => ap_loop_init,
      I2 => \oldMax_V_14_fu_550_reg[2]_0\(2),
      O => \ap_sig_allocacmp_oldMax_V_14_load__2\(2)
    );
\ram_reg_0_15_2_2_i_2__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \oldMax_V_15_fu_554_reg[2]\(2),
      I1 => ap_loop_init,
      I2 => \oldMax_V_15_fu_554_reg[2]_0\(2),
      O => \ap_sig_allocacmp_oldMax_V_15_load__2\(2)
    );
\ram_reg_0_15_2_2_i_2__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \oldMax_V_16_fu_558_reg[2]\(2),
      I1 => ap_loop_init,
      I2 => \oldMax_V_16_fu_558_reg[2]_0\(2),
      O => \ap_sig_allocacmp_oldMax_V_16_load__2\(2)
    );
\ram_reg_0_15_2_2_i_2__16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \oldMax_V_17_fu_562_reg[2]\(2),
      I1 => ap_loop_init,
      I2 => \oldMax_V_17_fu_562_reg[2]_0\(2),
      O => \ap_sig_allocacmp_oldMax_V_17_load__2\(2)
    );
\ram_reg_0_15_2_2_i_2__17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \oldMax_V_18_fu_566_reg[2]\(2),
      I1 => ap_loop_init,
      I2 => \oldMax_V_18_fu_566_reg[2]_0\(2),
      O => \ap_sig_allocacmp_oldMax_V_18_load__2\(2)
    );
\ram_reg_0_15_2_2_i_2__18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \oldMax_V_19_fu_570_reg[2]\(2),
      I1 => ap_loop_init,
      I2 => \oldMax_V_19_fu_570_reg[2]_0\(2),
      O => \ap_sig_allocacmp_oldMax_V_19_load__2\(2)
    );
\ram_reg_0_15_2_2_i_2__19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \oldMax_V_20_fu_574_reg[2]\(2),
      I1 => ap_loop_init,
      I2 => \oldMax_V_20_fu_574_reg[2]_0\(2),
      O => \ap_sig_allocacmp_oldMax_V_20_load__2\(2)
    );
\ram_reg_0_15_2_2_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \oldMax_V_3_fu_506_reg[2]\(2),
      I1 => ap_loop_init,
      I2 => \oldMax_V_3_fu_506_reg[2]_0\(2),
      O => \ap_sig_allocacmp_oldMax_V_3_load__2\(2)
    );
\ram_reg_0_15_2_2_i_2__20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \oldMax_V_21_fu_578_reg[2]\(2),
      I1 => ap_loop_init,
      I2 => \oldMax_V_21_fu_578_reg[2]_0\(2),
      O => \ap_sig_allocacmp_oldMax_V_21_load__2\(2)
    );
\ram_reg_0_15_2_2_i_2__21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \oldMax_V_22_fu_582_reg[2]\(2),
      I1 => ap_loop_init,
      I2 => \oldMax_V_22_fu_582_reg[2]_0\(2),
      O => \ap_sig_allocacmp_oldMax_V_22_load__2\(2)
    );
\ram_reg_0_15_2_2_i_2__22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \oldMax_V_23_fu_586_reg[2]\(2),
      I1 => ap_loop_init,
      I2 => \oldMax_V_23_fu_586_reg[2]_0\(2),
      O => \ap_sig_allocacmp_oldMax_V_23_load__2\(2)
    );
\ram_reg_0_15_2_2_i_2__23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \oldMax_V_24_fu_590_reg[2]\(2),
      I1 => ap_loop_init,
      I2 => \oldMax_V_24_fu_590_reg[2]_0\(2),
      O => \ap_sig_allocacmp_oldMax_V_24_load__2\(2)
    );
\ram_reg_0_15_2_2_i_2__24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \oldMax_V_25_fu_594_reg[2]\(2),
      I1 => ap_loop_init,
      I2 => \oldMax_V_25_fu_594_reg[2]_0\(2),
      O => \ap_sig_allocacmp_oldMax_V_25_load__2\(2)
    );
\ram_reg_0_15_2_2_i_2__25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \oldMax_V_26_fu_598_reg[2]\(2),
      I1 => ap_loop_init,
      I2 => \oldMax_V_26_fu_598_reg[2]_0\(2),
      O => \ap_sig_allocacmp_oldMax_V_26_load__2\(2)
    );
\ram_reg_0_15_2_2_i_2__26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \oldMax_V_27_fu_602_reg[2]\(2),
      I1 => ap_loop_init,
      I2 => \oldMax_V_27_fu_602_reg[2]_0\(2),
      O => \ap_sig_allocacmp_oldMax_V_27_load__2\(2)
    );
\ram_reg_0_15_2_2_i_2__27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \oldMax_V_28_fu_606_reg[2]\(2),
      I1 => ap_loop_init,
      I2 => \oldMax_V_28_fu_606_reg[2]_0\(2),
      O => \ap_sig_allocacmp_oldMax_V_28_load__2\(2)
    );
\ram_reg_0_15_2_2_i_2__28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \oldMax_V_29_fu_610_reg[2]\(2),
      I1 => ap_loop_init,
      I2 => \oldMax_V_29_fu_610_reg[2]_0\(2),
      O => \ap_sig_allocacmp_oldMax_V_29_load__2\(2)
    );
\ram_reg_0_15_2_2_i_2__29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \oldMax_V_30_fu_614_reg[2]\(2),
      I1 => ap_loop_init,
      I2 => \oldMax_V_30_fu_614_reg[2]_0\(2),
      O => \ap_sig_allocacmp_oldMax_V_30_load__2\(2)
    );
\ram_reg_0_15_2_2_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \oldMax_V_4_fu_510_reg[2]\(2),
      I1 => ap_loop_init,
      I2 => \oldMax_V_4_fu_510_reg[2]_0\(2),
      O => \ap_sig_allocacmp_oldMax_V_4_load__2\(2)
    );
\ram_reg_0_15_2_2_i_2__30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \oldMax_V_31_fu_618_reg[2]\(2),
      I1 => ap_loop_init,
      I2 => \oldMax_V_31_fu_618_reg[2]_0\(2),
      O => \ap_sig_allocacmp_oldMax_V_31_load__2\(2)
    );
\ram_reg_0_15_2_2_i_2__31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \oldMax_V_32_fu_622_reg[2]\(2),
      I1 => ap_loop_init,
      I2 => \oldMax_V_32_fu_622_reg[2]_0\(2),
      O => \ap_sig_allocacmp_oldMax_V_32_load__2\(2)
    );
\ram_reg_0_15_2_2_i_2__32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \oldMax_V_33_fu_626_reg[2]\(2),
      I1 => ap_loop_init,
      I2 => \oldMax_V_33_fu_626_reg[2]_0\(2),
      O => \ap_sig_allocacmp_oldMax_V_33_load__2\(2)
    );
\ram_reg_0_15_2_2_i_2__33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \oldMax_V_34_fu_630_reg[2]\(2),
      I1 => ap_loop_init,
      I2 => \oldMax_V_34_fu_630_reg[2]_0\(2),
      O => \ap_sig_allocacmp_oldMax_V_34_load__2\(2)
    );
\ram_reg_0_15_2_2_i_2__34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \oldMax_V_35_fu_634_reg[2]\(2),
      I1 => ap_loop_init,
      I2 => \oldMax_V_35_fu_634_reg[2]_0\(2),
      O => \ap_sig_allocacmp_oldMax_V_35_load__2\(2)
    );
\ram_reg_0_15_2_2_i_2__35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \oldMax_V_36_fu_638_reg[2]\(2),
      I1 => ap_loop_init,
      I2 => \oldMax_V_36_fu_638_reg[2]_0\(2),
      O => \ap_sig_allocacmp_oldMax_V_36_load__2\(2)
    );
\ram_reg_0_15_2_2_i_2__36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \oldMax_V_37_fu_642_reg[2]\(2),
      I1 => \oldMax_V_19_fu_570[0]_i_3_n_0\,
      I2 => \oldMax_V_37_fu_642_reg[2]_0\(2),
      O => \ap_sig_allocacmp_oldMax_V_37_load__2\(2)
    );
\ram_reg_0_15_2_2_i_2__37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \oldMax_V_38_fu_646_reg[2]\(2),
      I1 => \oldMax_V_19_fu_570[0]_i_3_n_0\,
      I2 => \oldMax_V_38_fu_646_reg[2]_0\(2),
      O => \ap_sig_allocacmp_oldMax_V_38_load__2\(2)
    );
\ram_reg_0_15_2_2_i_2__38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \oldMax_V_39_fu_650_reg[2]\(2),
      I1 => \oldMax_V_19_fu_570[0]_i_3_n_0\,
      I2 => \oldMax_V_39_fu_650_reg[2]_0\(2),
      O => \ap_sig_allocacmp_oldMax_V_39_load__2\(2)
    );
\ram_reg_0_15_2_2_i_2__39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \oldMax_V_40_fu_654_reg[2]\(2),
      I1 => \oldMax_V_19_fu_570[0]_i_3_n_0\,
      I2 => \oldMax_V_40_fu_654_reg[2]_0\(2),
      O => \ap_sig_allocacmp_oldMax_V_40_load__2\(2)
    );
\ram_reg_0_15_2_2_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \oldMax_V_5_fu_514_reg[2]\(2),
      I1 => ap_loop_init,
      I2 => \oldMax_V_5_fu_514_reg[2]_0\(2),
      O => \ap_sig_allocacmp_oldMax_V_5_load__2\(2)
    );
\ram_reg_0_15_2_2_i_2__40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \oldMax_V_41_fu_658_reg[2]\(2),
      I1 => \oldMax_V_19_fu_570[0]_i_3_n_0\,
      I2 => \oldMax_V_41_fu_658_reg[2]_0\(2),
      O => \ap_sig_allocacmp_oldMax_V_41_load__2\(2)
    );
\ram_reg_0_15_2_2_i_2__41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \oldMax_V_42_fu_662_reg[2]\(2),
      I1 => \oldMax_V_19_fu_570[0]_i_3_n_0\,
      I2 => \oldMax_V_42_fu_662_reg[2]_0\(2),
      O => \ap_sig_allocacmp_oldMax_V_42_load__2\(2)
    );
\ram_reg_0_15_2_2_i_2__42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \oldMax_V_43_fu_666_reg[2]\(2),
      I1 => \oldMax_V_19_fu_570[0]_i_3_n_0\,
      I2 => \oldMax_V_43_fu_666_reg[2]_0\(2),
      O => \ap_sig_allocacmp_oldMax_V_43_load__2\(2)
    );
\ram_reg_0_15_2_2_i_2__43\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \oldMax_V_44_fu_670_reg[2]\(2),
      I1 => \oldMax_V_19_fu_570[0]_i_3_n_0\,
      I2 => \oldMax_V_44_fu_670_reg[2]_0\(2),
      O => \ap_sig_allocacmp_oldMax_V_44_load__2\(2)
    );
\ram_reg_0_15_2_2_i_2__44\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \oldMax_V_45_fu_674_reg[2]\(2),
      I1 => \oldMax_V_19_fu_570[0]_i_3_n_0\,
      I2 => \oldMax_V_45_fu_674_reg[2]_0\(2),
      O => \ap_sig_allocacmp_oldMax_V_45_load__2\(2)
    );
\ram_reg_0_15_2_2_i_2__45\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \oldMax_V_46_fu_678_reg[2]\(2),
      I1 => \oldMax_V_19_fu_570[0]_i_3_n_0\,
      I2 => \oldMax_V_46_fu_678_reg[2]_0\(2),
      O => \ap_sig_allocacmp_oldMax_V_46_load__2\(2)
    );
\ram_reg_0_15_2_2_i_2__46\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \oldMax_V_47_fu_682_reg[2]\(2),
      I1 => \oldMax_V_19_fu_570[0]_i_3_n_0\,
      I2 => \oldMax_V_47_fu_682_reg[2]_0\(2),
      O => \ap_sig_allocacmp_oldMax_V_47_load__2\(2)
    );
\ram_reg_0_15_2_2_i_2__47\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \oldMax_V_48_fu_686_reg[2]\(2),
      I1 => \oldMax_V_19_fu_570[0]_i_3_n_0\,
      I2 => \oldMax_V_48_fu_686_reg[2]_0\(2),
      O => \ap_sig_allocacmp_oldMax_V_48_load__2\(2)
    );
\ram_reg_0_15_2_2_i_2__48\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \oldMax_V_49_fu_690_reg[2]\(2),
      I1 => \oldMax_V_19_fu_570[0]_i_3_n_0\,
      I2 => \oldMax_V_49_fu_690_reg[2]_0\(2),
      O => \ap_sig_allocacmp_oldMax_V_49_load__2\(2)
    );
\ram_reg_0_15_2_2_i_2__49\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \oldMax_V_50_fu_694_reg[2]\(2),
      I1 => \oldMax_V_19_fu_570[0]_i_3_n_0\,
      I2 => \oldMax_V_50_fu_694_reg[2]_0\(2),
      O => \ap_sig_allocacmp_oldMax_V_50_load__2\(2)
    );
\ram_reg_0_15_2_2_i_2__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \oldMax_V_6_fu_518_reg[2]\(2),
      I1 => ap_loop_init,
      I2 => \oldMax_V_6_fu_518_reg[2]_0\(2),
      O => \ap_sig_allocacmp_oldMax_V_6_load__2\(2)
    );
\ram_reg_0_15_2_2_i_2__50\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \oldMax_V_51_fu_698_reg[2]\(2),
      I1 => \oldMax_V_19_fu_570[0]_i_3_n_0\,
      I2 => \oldMax_V_51_fu_698_reg[2]_0\(2),
      O => \ap_sig_allocacmp_oldMax_V_51_load__2\(2)
    );
\ram_reg_0_15_2_2_i_2__51\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \oldMax_V_52_fu_702_reg[2]\(2),
      I1 => \oldMax_V_19_fu_570[0]_i_3_n_0\,
      I2 => \oldMax_V_52_fu_702_reg[2]_0\(2),
      O => \ap_sig_allocacmp_oldMax_V_52_load__2\(2)
    );
\ram_reg_0_15_2_2_i_2__52\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \oldMax_V_53_fu_706_reg[2]\(2),
      I1 => \oldMax_V_19_fu_570[0]_i_3_n_0\,
      I2 => \oldMax_V_53_fu_706_reg[2]_0\(2),
      O => \ap_sig_allocacmp_oldMax_V_53_load__2\(2)
    );
\ram_reg_0_15_2_2_i_2__53\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \oldMax_V_54_fu_710_reg[2]\(2),
      I1 => \oldMax_V_19_fu_570[0]_i_3_n_0\,
      I2 => \oldMax_V_54_fu_710_reg[2]_0\(2),
      O => \ap_sig_allocacmp_oldMax_V_54_load__2\(2)
    );
\ram_reg_0_15_2_2_i_2__54\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \oldMax_V_55_fu_714_reg[2]\(2),
      I1 => \oldMax_V_19_fu_570[0]_i_3_n_0\,
      I2 => \oldMax_V_55_fu_714_reg[2]_0\(2),
      O => \ap_sig_allocacmp_oldMax_V_55_load__2\(2)
    );
\ram_reg_0_15_2_2_i_2__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \oldMax_V_7_fu_522_reg[2]\(2),
      I1 => ap_loop_init,
      I2 => \oldMax_V_7_fu_522_reg[2]_0\(2),
      O => \ap_sig_allocacmp_oldMax_V_7_load__2\(2)
    );
\ram_reg_0_15_2_2_i_2__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \oldMax_V_8_fu_526_reg[2]\(2),
      I1 => ap_loop_init,
      I2 => \oldMax_V_8_fu_526_reg[2]_0\(2),
      O => \ap_sig_allocacmp_oldMax_V_8_load__2\(2)
    );
\ram_reg_0_15_2_2_i_2__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \oldMax_V_9_fu_530_reg[2]\(2),
      I1 => ap_loop_init,
      I2 => \oldMax_V_9_fu_530_reg[2]_0\(2),
      O => \ap_sig_allocacmp_oldMax_V_9_load__2\(2)
    );
\ram_reg_0_15_2_2_i_2__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \oldMax_V_10_fu_534_reg[2]\(2),
      I1 => ap_loop_init,
      I2 => \oldMax_V_10_fu_534_reg[2]_0\(2),
      O => \ap_sig_allocacmp_oldMax_V_10_load__2\(2)
    );
\xp_reg_967[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BFFF0000"
    )
        port map (
      I0 => \indvar_flatten_reg_956_reg[0]\(1),
      I1 => \indvar_flatten_reg_956_reg[0]\(0),
      I2 => \indvar_flatten_reg_956_reg[0]\(3),
      I3 => \indvar_flatten_reg_956_reg[0]\(2),
      I4 => Q(0),
      I5 => \^ap_done_cache_reg_0\(0),
      O => SR(0)
    );
\xp_reg_967[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C808"
    )
        port map (
      I0 => ap_done_cache,
      I1 => Q(2),
      I2 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156_ap_start_reg,
      I3 => icmp_ln158_fu_2142_p20_in,
      O => \^ap_done_cache_reg_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_flow_control_loop_pipe_sequential_init_57 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \i_fu_140_reg[1]\ : out STD_LOGIC;
    grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_978_ap_start_reg_reg : out STD_LOGIC;
    ap_loop_init : out STD_LOGIC;
    \i_fu_140_reg[0]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_978_ap_start_reg_reg_0 : out STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_978_ap_start_reg : in STD_LOGIC;
    grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28_ap_start_reg : in STD_LOGIC;
    \ap_CS_fsm_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_CS_fsm_reg[2]_0\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_flow_control_loop_pipe_sequential_init_57 : entity is "StreamingMaxPool_hls_4_flow_control_loop_pipe_sequential_init";
end finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_flow_control_loop_pipe_sequential_init_57;

architecture STRUCTURE of finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_flow_control_loop_pipe_sequential_init_57 is
  signal ap_done_cache : STD_LOGIC;
  signal ap_done_cache_i_1_n_0 : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal ap_loop_init_int_i_1_n_0 : STD_LOGIC;
  signal \^i_fu_140_reg[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of ap_done_cache_i_1 : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of ap_loop_init_int_i_1 : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_978_ap_start_reg_i_1 : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \i_fu_140[0]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \i_fu_140[1]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \i_fu_140[2]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \i_fu_140[3]_i_2\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of ram_reg_0_15_0_0_i_17 : label is "soft_lutpair3";
begin
  \i_fu_140_reg[1]\ <= \^i_fu_140_reg[1]\;
\ap_CS_fsm[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F888FFF88888888"
    )
        port map (
      I0 => grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28_ap_start_reg,
      I1 => \ap_CS_fsm_reg[2]\(0),
      I2 => \^i_fu_140_reg[1]\,
      I3 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_978_ap_start_reg,
      I4 => ap_done_cache,
      I5 => \ap_CS_fsm_reg[2]\(1),
      O => D(0)
    );
\ap_CS_fsm[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888F8F8F8888888"
    )
        port map (
      I0 => \ap_CS_fsm_reg[2]\(2),
      I1 => \ap_CS_fsm_reg[2]_0\,
      I2 => \ap_CS_fsm_reg[2]\(1),
      I3 => \^i_fu_140_reg[1]\,
      I4 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_978_ap_start_reg,
      I5 => ap_done_cache,
      O => D(1)
    );
\ap_CS_fsm[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400040004000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      I2 => Q(3),
      I3 => Q(0),
      I4 => ap_loop_init_int,
      I5 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_978_ap_start_reg,
      O => \^i_fu_140_reg[1]\
    );
ap_done_cache_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^i_fu_140_reg[1]\,
      I1 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_978_ap_start_reg,
      I2 => ap_done_cache,
      O => ap_done_cache_i_1_n_0
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_done_cache_i_1_n_0,
      Q => ap_done_cache,
      R => SS(0)
    );
ap_loop_init_int_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F5DD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_loop_init_int,
      I2 => \^i_fu_140_reg[1]\,
      I3 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_978_ap_start_reg,
      O => ap_loop_init_int_i_1_n_0
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_loop_init_int_i_1_n_0,
      Q => ap_loop_init_int,
      R => '0'
    );
grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_978_ap_start_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \^i_fu_140_reg[1]\,
      I1 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_978_ap_start_reg,
      I2 => grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28_ap_start_reg,
      I3 => \ap_CS_fsm_reg[2]\(0),
      O => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_978_ap_start_reg_reg_0
    );
\i_fu_140[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => Q(0),
      O => \i_fu_140_reg[0]\(0)
    );
\i_fu_140[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000552A"
    )
        port map (
      I0 => Q(0),
      I1 => Q(3),
      I2 => Q(2),
      I3 => Q(1),
      I4 => ap_loop_init_int,
      O => \i_fu_140_reg[0]\(1)
    );
\i_fu_140[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005A70"
    )
        port map (
      I0 => Q(0),
      I1 => Q(3),
      I2 => Q(2),
      I3 => Q(1),
      I4 => ap_loop_init_int,
      O => \i_fu_140_reg[0]\(2)
    );
\i_fu_140[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFFF00000000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      I2 => Q(3),
      I3 => Q(0),
      I4 => ap_loop_init_int,
      I5 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_978_ap_start_reg,
      O => E(0)
    );
\i_fu_140[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00006C4C"
    )
        port map (
      I0 => Q(0),
      I1 => Q(3),
      I2 => Q(2),
      I3 => Q(1),
      I4 => ap_loop_init_int,
      O => \i_fu_140_reg[0]\(3)
    );
ram_reg_0_15_0_0_i_17: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_978_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => Q(0),
      O => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_978_ap_start_reg_reg
    );
ram_reg_0_15_0_0_i_20: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_978_ap_start_reg,
      O => ap_loop_init
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_regslice_both is
  port (
    \B_V_data_1_state_reg[1]_0\ : out STD_LOGIC;
    in0_V_TVALID_int_regslice : out STD_LOGIC;
    B_V_data_1_sel : out STD_LOGIC;
    buf_V_d0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \B_V_data_1_payload_B_reg[2]_0\ : out STD_LOGIC;
    in0_V_TDATA_int_regslice : out STD_LOGIC_VECTOR ( 167 downto 0 );
    buf_V_1_d0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \B_V_data_1_payload_B_reg[5]_0\ : out STD_LOGIC;
    buf_V_2_d0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \B_V_data_1_payload_B_reg[8]_0\ : out STD_LOGIC;
    buf_V_3_d0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \B_V_data_1_payload_B_reg[11]_0\ : out STD_LOGIC;
    buf_V_4_d0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \B_V_data_1_payload_B_reg[14]_0\ : out STD_LOGIC;
    buf_V_5_d0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \B_V_data_1_payload_B_reg[17]_0\ : out STD_LOGIC;
    buf_V_6_d0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \B_V_data_1_payload_B_reg[20]_0\ : out STD_LOGIC;
    buf_V_7_d0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \B_V_data_1_payload_B_reg[23]_0\ : out STD_LOGIC;
    buf_V_8_d0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \B_V_data_1_payload_B_reg[26]_0\ : out STD_LOGIC;
    buf_V_9_d0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \B_V_data_1_payload_B_reg[29]_0\ : out STD_LOGIC;
    buf_V_10_d0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \B_V_data_1_payload_B_reg[32]_0\ : out STD_LOGIC;
    buf_V_11_d0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \B_V_data_1_payload_B_reg[35]_0\ : out STD_LOGIC;
    buf_V_12_d0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \B_V_data_1_payload_B_reg[38]_0\ : out STD_LOGIC;
    buf_V_13_d0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \B_V_data_1_payload_B_reg[41]_0\ : out STD_LOGIC;
    buf_V_14_d0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \B_V_data_1_payload_B_reg[44]_0\ : out STD_LOGIC;
    buf_V_15_d0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \B_V_data_1_payload_B_reg[47]_0\ : out STD_LOGIC;
    buf_V_16_d0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \B_V_data_1_payload_B_reg[50]_0\ : out STD_LOGIC;
    buf_V_17_d0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \B_V_data_1_payload_B_reg[53]_0\ : out STD_LOGIC;
    buf_V_18_d0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \B_V_data_1_payload_B_reg[56]_0\ : out STD_LOGIC;
    buf_V_19_d0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \B_V_data_1_payload_B_reg[59]_0\ : out STD_LOGIC;
    buf_V_20_d0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \B_V_data_1_payload_B_reg[62]_0\ : out STD_LOGIC;
    buf_V_21_d0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \B_V_data_1_payload_B_reg[65]_0\ : out STD_LOGIC;
    buf_V_22_d0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \B_V_data_1_payload_B_reg[68]_0\ : out STD_LOGIC;
    buf_V_23_d0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \B_V_data_1_payload_B_reg[71]_0\ : out STD_LOGIC;
    buf_V_24_d0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \B_V_data_1_payload_B_reg[74]_0\ : out STD_LOGIC;
    buf_V_25_d0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \B_V_data_1_payload_B_reg[77]_0\ : out STD_LOGIC;
    buf_V_26_d0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \B_V_data_1_payload_B_reg[80]_0\ : out STD_LOGIC;
    buf_V_27_d0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \B_V_data_1_payload_B_reg[83]_0\ : out STD_LOGIC;
    buf_V_28_d0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \B_V_data_1_payload_B_reg[86]_0\ : out STD_LOGIC;
    buf_V_29_d0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \B_V_data_1_payload_B_reg[89]_0\ : out STD_LOGIC;
    buf_V_30_d0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \B_V_data_1_payload_B_reg[92]_0\ : out STD_LOGIC;
    buf_V_31_d0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \B_V_data_1_payload_B_reg[95]_0\ : out STD_LOGIC;
    buf_V_32_d0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \B_V_data_1_payload_B_reg[98]_0\ : out STD_LOGIC;
    buf_V_33_d0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \B_V_data_1_payload_B_reg[101]_0\ : out STD_LOGIC;
    buf_V_34_d0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \B_V_data_1_payload_B_reg[104]_0\ : out STD_LOGIC;
    buf_V_35_d0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \B_V_data_1_payload_B_reg[107]_0\ : out STD_LOGIC;
    buf_V_36_d0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \B_V_data_1_payload_B_reg[110]_0\ : out STD_LOGIC;
    buf_V_37_d0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \B_V_data_1_payload_B_reg[113]_0\ : out STD_LOGIC;
    buf_V_38_d0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \B_V_data_1_payload_B_reg[116]_0\ : out STD_LOGIC;
    buf_V_39_d0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \B_V_data_1_payload_B_reg[119]_0\ : out STD_LOGIC;
    buf_V_40_d0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \B_V_data_1_payload_B_reg[122]_0\ : out STD_LOGIC;
    buf_V_41_d0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \B_V_data_1_payload_B_reg[125]_0\ : out STD_LOGIC;
    buf_V_42_d0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \B_V_data_1_payload_B_reg[128]_0\ : out STD_LOGIC;
    buf_V_43_d0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \B_V_data_1_payload_B_reg[131]_0\ : out STD_LOGIC;
    buf_V_44_d0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \B_V_data_1_payload_B_reg[134]_0\ : out STD_LOGIC;
    buf_V_45_d0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \B_V_data_1_payload_B_reg[137]_0\ : out STD_LOGIC;
    buf_V_46_d0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \B_V_data_1_payload_B_reg[140]_0\ : out STD_LOGIC;
    buf_V_47_d0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \B_V_data_1_payload_B_reg[143]_0\ : out STD_LOGIC;
    buf_V_48_d0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \B_V_data_1_payload_B_reg[146]_0\ : out STD_LOGIC;
    buf_V_49_d0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \B_V_data_1_payload_B_reg[149]_0\ : out STD_LOGIC;
    buf_V_50_d0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \B_V_data_1_payload_B_reg[152]_0\ : out STD_LOGIC;
    buf_V_51_d0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \B_V_data_1_payload_B_reg[155]_0\ : out STD_LOGIC;
    buf_V_52_d0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \B_V_data_1_payload_B_reg[158]_0\ : out STD_LOGIC;
    buf_V_53_d0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \B_V_data_1_payload_B_reg[161]_0\ : out STD_LOGIC;
    buf_V_54_d0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \B_V_data_1_payload_B_reg[164]_0\ : out STD_LOGIC;
    buf_V_55_d0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    p_0_in : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    B_V_data_1_state : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    B_V_data_1_sel_rd_reg_0 : in STD_LOGIC;
    B_V_data_1_sel_rd_reg_rep_0 : in STD_LOGIC;
    \B_V_data_1_sel_rd_reg_rep__0_0\ : in STD_LOGIC;
    \ap_sig_allocacmp_oldMax_V_load__2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_sig_allocacmp_oldMax_V_1_load__2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_2_load__2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_3_load__2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_4_load__2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_5_load__2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_6_load__2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_7_load__2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_8_load__2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_9_load__2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_10_load__2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_11_load__2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_12_load__2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_13_load__2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_14_load__2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_15_load__2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_16_load__2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_17_load__2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_18_load__2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_19_load__2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_20_load__2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_21_load__2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_22_load__2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_23_load__2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_24_load__2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_25_load__2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_26_load__2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_27_load__2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_28_load__2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_29_load__2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_30_load__2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_31_load__2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_32_load__2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_33_load__2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_34_load__2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_35_load__2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_36_load__2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_37_load__2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_38_load__2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_39_load__2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_40_load__2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_41_load__2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_42_load__2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_43_load__2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_44_load__2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_45_load__2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_46_load__2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_47_load__2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_48_load__2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_49_load__2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_50_load__2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_51_load__2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_52_load__2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_53_load__2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_54_load__2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_55_load__2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_rst_n : in STD_LOGIC;
    \B_V_data_1_state_reg[0]_0\ : in STD_LOGIC;
    in0_V_TVALID : in STD_LOGIC;
    in0_V_TDATA : in STD_LOGIC_VECTOR ( 167 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_regslice_both : entity is "StreamingMaxPool_hls_4_regslice_both";
end finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_regslice_both;

architecture STRUCTURE of finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_regslice_both is
  signal B_V_data_1_load_A : STD_LOGIC;
  signal B_V_data_1_load_B : STD_LOGIC;
  signal B_V_data_1_payload_A : STD_LOGIC_VECTOR ( 167 downto 0 );
  signal B_V_data_1_payload_B : STD_LOGIC_VECTOR ( 167 downto 0 );
  signal \^b_v_data_1_payload_b_reg[101]_0\ : STD_LOGIC;
  signal \^b_v_data_1_payload_b_reg[104]_0\ : STD_LOGIC;
  signal \^b_v_data_1_payload_b_reg[107]_0\ : STD_LOGIC;
  signal \^b_v_data_1_payload_b_reg[110]_0\ : STD_LOGIC;
  signal \^b_v_data_1_payload_b_reg[113]_0\ : STD_LOGIC;
  signal \^b_v_data_1_payload_b_reg[116]_0\ : STD_LOGIC;
  signal \^b_v_data_1_payload_b_reg[119]_0\ : STD_LOGIC;
  signal \^b_v_data_1_payload_b_reg[11]_0\ : STD_LOGIC;
  signal \^b_v_data_1_payload_b_reg[122]_0\ : STD_LOGIC;
  signal \^b_v_data_1_payload_b_reg[125]_0\ : STD_LOGIC;
  signal \^b_v_data_1_payload_b_reg[128]_0\ : STD_LOGIC;
  signal \^b_v_data_1_payload_b_reg[131]_0\ : STD_LOGIC;
  signal \^b_v_data_1_payload_b_reg[134]_0\ : STD_LOGIC;
  signal \^b_v_data_1_payload_b_reg[137]_0\ : STD_LOGIC;
  signal \^b_v_data_1_payload_b_reg[140]_0\ : STD_LOGIC;
  signal \^b_v_data_1_payload_b_reg[143]_0\ : STD_LOGIC;
  signal \^b_v_data_1_payload_b_reg[146]_0\ : STD_LOGIC;
  signal \^b_v_data_1_payload_b_reg[149]_0\ : STD_LOGIC;
  signal \^b_v_data_1_payload_b_reg[14]_0\ : STD_LOGIC;
  signal \^b_v_data_1_payload_b_reg[152]_0\ : STD_LOGIC;
  signal \^b_v_data_1_payload_b_reg[155]_0\ : STD_LOGIC;
  signal \^b_v_data_1_payload_b_reg[158]_0\ : STD_LOGIC;
  signal \^b_v_data_1_payload_b_reg[161]_0\ : STD_LOGIC;
  signal \^b_v_data_1_payload_b_reg[164]_0\ : STD_LOGIC;
  signal \^b_v_data_1_payload_b_reg[17]_0\ : STD_LOGIC;
  signal \^b_v_data_1_payload_b_reg[20]_0\ : STD_LOGIC;
  signal \^b_v_data_1_payload_b_reg[23]_0\ : STD_LOGIC;
  signal \^b_v_data_1_payload_b_reg[26]_0\ : STD_LOGIC;
  signal \^b_v_data_1_payload_b_reg[29]_0\ : STD_LOGIC;
  signal \^b_v_data_1_payload_b_reg[2]_0\ : STD_LOGIC;
  signal \^b_v_data_1_payload_b_reg[32]_0\ : STD_LOGIC;
  signal \^b_v_data_1_payload_b_reg[35]_0\ : STD_LOGIC;
  signal \^b_v_data_1_payload_b_reg[38]_0\ : STD_LOGIC;
  signal \^b_v_data_1_payload_b_reg[41]_0\ : STD_LOGIC;
  signal \^b_v_data_1_payload_b_reg[44]_0\ : STD_LOGIC;
  signal \^b_v_data_1_payload_b_reg[47]_0\ : STD_LOGIC;
  signal \^b_v_data_1_payload_b_reg[50]_0\ : STD_LOGIC;
  signal \^b_v_data_1_payload_b_reg[53]_0\ : STD_LOGIC;
  signal \^b_v_data_1_payload_b_reg[56]_0\ : STD_LOGIC;
  signal \^b_v_data_1_payload_b_reg[59]_0\ : STD_LOGIC;
  signal \^b_v_data_1_payload_b_reg[5]_0\ : STD_LOGIC;
  signal \^b_v_data_1_payload_b_reg[62]_0\ : STD_LOGIC;
  signal \^b_v_data_1_payload_b_reg[65]_0\ : STD_LOGIC;
  signal \^b_v_data_1_payload_b_reg[68]_0\ : STD_LOGIC;
  signal \^b_v_data_1_payload_b_reg[71]_0\ : STD_LOGIC;
  signal \^b_v_data_1_payload_b_reg[74]_0\ : STD_LOGIC;
  signal \^b_v_data_1_payload_b_reg[77]_0\ : STD_LOGIC;
  signal \^b_v_data_1_payload_b_reg[80]_0\ : STD_LOGIC;
  signal \^b_v_data_1_payload_b_reg[83]_0\ : STD_LOGIC;
  signal \^b_v_data_1_payload_b_reg[86]_0\ : STD_LOGIC;
  signal \^b_v_data_1_payload_b_reg[89]_0\ : STD_LOGIC;
  signal \^b_v_data_1_payload_b_reg[8]_0\ : STD_LOGIC;
  signal \^b_v_data_1_payload_b_reg[92]_0\ : STD_LOGIC;
  signal \^b_v_data_1_payload_b_reg[95]_0\ : STD_LOGIC;
  signal \^b_v_data_1_payload_b_reg[98]_0\ : STD_LOGIC;
  signal \^b_v_data_1_sel\ : STD_LOGIC;
  signal \B_V_data_1_sel_rd_reg_rep__0_n_0\ : STD_LOGIC;
  signal B_V_data_1_sel_rd_reg_rep_n_0 : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__0_n_0\ : STD_LOGIC;
  signal \B_V_data_1_state[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \^b_v_data_1_state_reg[1]_0\ : STD_LOGIC;
  signal \^in0_v_tdata_int_regslice\ : STD_LOGIC_VECTOR ( 167 downto 0 );
  signal \^in0_v_tvalid_int_regslice\ : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC;
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of B_V_data_1_sel_rd_reg : label is "B_V_data_1_sel_rd_reg";
  attribute ORIG_CELL_NAME of B_V_data_1_sel_rd_reg_rep : label is "B_V_data_1_sel_rd_reg";
  attribute ORIG_CELL_NAME of \B_V_data_1_sel_rd_reg_rep__0\ : label is "B_V_data_1_sel_rd_reg";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \oldMax_V_10_fu_534[0]_i_2\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \oldMax_V_10_fu_534[1]_i_2\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \oldMax_V_10_fu_534[2]_i_2\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \oldMax_V_11_fu_538[0]_i_2\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \oldMax_V_11_fu_538[1]_i_2\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \oldMax_V_11_fu_538[2]_i_2\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \oldMax_V_12_fu_542[0]_i_2\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \oldMax_V_12_fu_542[1]_i_2\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \oldMax_V_12_fu_542[2]_i_2\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \oldMax_V_13_fu_546[0]_i_2\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \oldMax_V_13_fu_546[1]_i_2\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \oldMax_V_13_fu_546[2]_i_2\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \oldMax_V_14_fu_550[0]_i_2\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \oldMax_V_14_fu_550[1]_i_2\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \oldMax_V_14_fu_550[2]_i_2\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \oldMax_V_15_fu_554[0]_i_2\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \oldMax_V_15_fu_554[1]_i_2\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \oldMax_V_15_fu_554[2]_i_2\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \oldMax_V_16_fu_558[0]_i_2\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \oldMax_V_16_fu_558[1]_i_2\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \oldMax_V_16_fu_558[2]_i_2\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \oldMax_V_17_fu_562[0]_i_2\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \oldMax_V_17_fu_562[1]_i_2\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \oldMax_V_17_fu_562[2]_i_2\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \oldMax_V_18_fu_566[0]_i_2\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \oldMax_V_18_fu_566[1]_i_2\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \oldMax_V_18_fu_566[2]_i_2\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \oldMax_V_19_fu_570[0]_i_2\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \oldMax_V_19_fu_570[1]_i_2\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \oldMax_V_19_fu_570[2]_i_2\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \oldMax_V_1_fu_498[0]_i_2\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \oldMax_V_1_fu_498[1]_i_2\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \oldMax_V_1_fu_498[2]_i_2\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \oldMax_V_20_fu_574[0]_i_2\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \oldMax_V_20_fu_574[1]_i_2\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \oldMax_V_20_fu_574[2]_i_2\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \oldMax_V_21_fu_578[0]_i_2\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \oldMax_V_21_fu_578[1]_i_2\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \oldMax_V_21_fu_578[2]_i_2\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \oldMax_V_22_fu_582[0]_i_2\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \oldMax_V_22_fu_582[1]_i_2\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \oldMax_V_22_fu_582[2]_i_2\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \oldMax_V_23_fu_586[0]_i_2\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \oldMax_V_23_fu_586[1]_i_2\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \oldMax_V_23_fu_586[2]_i_2\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \oldMax_V_24_fu_590[0]_i_2\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \oldMax_V_24_fu_590[1]_i_2\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \oldMax_V_24_fu_590[2]_i_2\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \oldMax_V_25_fu_594[0]_i_2\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \oldMax_V_25_fu_594[1]_i_2\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \oldMax_V_25_fu_594[2]_i_2\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \oldMax_V_26_fu_598[0]_i_2\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \oldMax_V_26_fu_598[1]_i_2\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \oldMax_V_26_fu_598[2]_i_2\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \oldMax_V_27_fu_602[0]_i_2\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \oldMax_V_27_fu_602[1]_i_2\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \oldMax_V_27_fu_602[2]_i_2\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \oldMax_V_28_fu_606[0]_i_2\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \oldMax_V_28_fu_606[1]_i_2\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \oldMax_V_28_fu_606[2]_i_2\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \oldMax_V_29_fu_610[0]_i_2\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \oldMax_V_29_fu_610[1]_i_2\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \oldMax_V_29_fu_610[2]_i_2\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \oldMax_V_2_fu_502[0]_i_2\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \oldMax_V_2_fu_502[1]_i_2\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \oldMax_V_2_fu_502[2]_i_2\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \oldMax_V_30_fu_614[0]_i_2\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \oldMax_V_30_fu_614[1]_i_2\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \oldMax_V_30_fu_614[2]_i_2\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \oldMax_V_31_fu_618[0]_i_2\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \oldMax_V_31_fu_618[1]_i_2\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \oldMax_V_31_fu_618[2]_i_2\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \oldMax_V_32_fu_622[0]_i_2\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \oldMax_V_32_fu_622[1]_i_2\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \oldMax_V_32_fu_622[2]_i_2\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \oldMax_V_33_fu_626[0]_i_2\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \oldMax_V_33_fu_626[1]_i_2\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \oldMax_V_33_fu_626[2]_i_2\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \oldMax_V_34_fu_630[0]_i_2\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \oldMax_V_34_fu_630[1]_i_2\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \oldMax_V_34_fu_630[2]_i_2\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \oldMax_V_35_fu_634[0]_i_2\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \oldMax_V_35_fu_634[1]_i_2\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \oldMax_V_35_fu_634[2]_i_2\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \oldMax_V_36_fu_638[0]_i_2\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \oldMax_V_36_fu_638[1]_i_2\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \oldMax_V_36_fu_638[2]_i_2\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \oldMax_V_37_fu_642[0]_i_2\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \oldMax_V_37_fu_642[1]_i_2\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \oldMax_V_37_fu_642[2]_i_2\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \oldMax_V_38_fu_646[0]_i_2\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \oldMax_V_38_fu_646[1]_i_2\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \oldMax_V_38_fu_646[2]_i_2\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \oldMax_V_39_fu_650[0]_i_2\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \oldMax_V_39_fu_650[1]_i_2\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \oldMax_V_39_fu_650[2]_i_2\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \oldMax_V_3_fu_506[0]_i_2\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \oldMax_V_3_fu_506[1]_i_2\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \oldMax_V_3_fu_506[2]_i_2\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \oldMax_V_40_fu_654[0]_i_2\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \oldMax_V_40_fu_654[1]_i_2\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \oldMax_V_40_fu_654[2]_i_2\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \oldMax_V_41_fu_658[0]_i_2\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \oldMax_V_41_fu_658[1]_i_2\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \oldMax_V_41_fu_658[2]_i_2\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \oldMax_V_42_fu_662[0]_i_2\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \oldMax_V_42_fu_662[1]_i_2\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \oldMax_V_42_fu_662[2]_i_2\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \oldMax_V_43_fu_666[0]_i_2\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \oldMax_V_43_fu_666[1]_i_2\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \oldMax_V_43_fu_666[2]_i_2\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \oldMax_V_44_fu_670[0]_i_2\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \oldMax_V_44_fu_670[1]_i_2\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \oldMax_V_44_fu_670[2]_i_2\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \oldMax_V_45_fu_674[0]_i_2\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \oldMax_V_45_fu_674[1]_i_2\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \oldMax_V_45_fu_674[2]_i_2\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \oldMax_V_46_fu_678[0]_i_2\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \oldMax_V_46_fu_678[1]_i_2\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \oldMax_V_46_fu_678[2]_i_2\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \oldMax_V_47_fu_682[0]_i_2\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \oldMax_V_47_fu_682[1]_i_2\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \oldMax_V_47_fu_682[2]_i_2\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \oldMax_V_48_fu_686[0]_i_2\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \oldMax_V_48_fu_686[1]_i_2\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \oldMax_V_48_fu_686[2]_i_2\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \oldMax_V_49_fu_690[0]_i_2\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \oldMax_V_49_fu_690[1]_i_2\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \oldMax_V_49_fu_690[2]_i_2\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \oldMax_V_4_fu_510[0]_i_2\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \oldMax_V_4_fu_510[1]_i_2\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \oldMax_V_4_fu_510[2]_i_2\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \oldMax_V_50_fu_694[0]_i_2\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \oldMax_V_50_fu_694[1]_i_2\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \oldMax_V_50_fu_694[2]_i_2\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \oldMax_V_51_fu_698[0]_i_2\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \oldMax_V_51_fu_698[1]_i_2\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \oldMax_V_51_fu_698[2]_i_2\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \oldMax_V_52_fu_702[0]_i_2\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \oldMax_V_52_fu_702[1]_i_2\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \oldMax_V_52_fu_702[2]_i_2\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \oldMax_V_53_fu_706[0]_i_2\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \oldMax_V_53_fu_706[1]_i_2\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \oldMax_V_53_fu_706[2]_i_2\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \oldMax_V_54_fu_710[0]_i_2\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \oldMax_V_54_fu_710[1]_i_2\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \oldMax_V_54_fu_710[2]_i_2\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \oldMax_V_55_fu_714[0]_i_2\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \oldMax_V_55_fu_714[1]_i_2\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \oldMax_V_55_fu_714[2]_i_2\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \oldMax_V_5_fu_514[0]_i_2\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \oldMax_V_5_fu_514[1]_i_2\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \oldMax_V_5_fu_514[2]_i_2\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \oldMax_V_6_fu_518[0]_i_2\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \oldMax_V_6_fu_518[1]_i_2\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \oldMax_V_6_fu_518[2]_i_2\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \oldMax_V_7_fu_522[0]_i_2\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \oldMax_V_7_fu_522[1]_i_2\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \oldMax_V_7_fu_522[2]_i_2\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \oldMax_V_8_fu_526[0]_i_2\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \oldMax_V_8_fu_526[1]_i_2\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \oldMax_V_8_fu_526[2]_i_2\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \oldMax_V_9_fu_530[0]_i_2\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \oldMax_V_9_fu_530[1]_i_2\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \oldMax_V_9_fu_530[2]_i_2\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \oldMax_V_fu_494[0]_i_2\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \oldMax_V_fu_494[1]_i_2\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \oldMax_V_fu_494[2]_i_2\ : label is "soft_lutpair190";
begin
  \B_V_data_1_payload_B_reg[101]_0\ <= \^b_v_data_1_payload_b_reg[101]_0\;
  \B_V_data_1_payload_B_reg[104]_0\ <= \^b_v_data_1_payload_b_reg[104]_0\;
  \B_V_data_1_payload_B_reg[107]_0\ <= \^b_v_data_1_payload_b_reg[107]_0\;
  \B_V_data_1_payload_B_reg[110]_0\ <= \^b_v_data_1_payload_b_reg[110]_0\;
  \B_V_data_1_payload_B_reg[113]_0\ <= \^b_v_data_1_payload_b_reg[113]_0\;
  \B_V_data_1_payload_B_reg[116]_0\ <= \^b_v_data_1_payload_b_reg[116]_0\;
  \B_V_data_1_payload_B_reg[119]_0\ <= \^b_v_data_1_payload_b_reg[119]_0\;
  \B_V_data_1_payload_B_reg[11]_0\ <= \^b_v_data_1_payload_b_reg[11]_0\;
  \B_V_data_1_payload_B_reg[122]_0\ <= \^b_v_data_1_payload_b_reg[122]_0\;
  \B_V_data_1_payload_B_reg[125]_0\ <= \^b_v_data_1_payload_b_reg[125]_0\;
  \B_V_data_1_payload_B_reg[128]_0\ <= \^b_v_data_1_payload_b_reg[128]_0\;
  \B_V_data_1_payload_B_reg[131]_0\ <= \^b_v_data_1_payload_b_reg[131]_0\;
  \B_V_data_1_payload_B_reg[134]_0\ <= \^b_v_data_1_payload_b_reg[134]_0\;
  \B_V_data_1_payload_B_reg[137]_0\ <= \^b_v_data_1_payload_b_reg[137]_0\;
  \B_V_data_1_payload_B_reg[140]_0\ <= \^b_v_data_1_payload_b_reg[140]_0\;
  \B_V_data_1_payload_B_reg[143]_0\ <= \^b_v_data_1_payload_b_reg[143]_0\;
  \B_V_data_1_payload_B_reg[146]_0\ <= \^b_v_data_1_payload_b_reg[146]_0\;
  \B_V_data_1_payload_B_reg[149]_0\ <= \^b_v_data_1_payload_b_reg[149]_0\;
  \B_V_data_1_payload_B_reg[14]_0\ <= \^b_v_data_1_payload_b_reg[14]_0\;
  \B_V_data_1_payload_B_reg[152]_0\ <= \^b_v_data_1_payload_b_reg[152]_0\;
  \B_V_data_1_payload_B_reg[155]_0\ <= \^b_v_data_1_payload_b_reg[155]_0\;
  \B_V_data_1_payload_B_reg[158]_0\ <= \^b_v_data_1_payload_b_reg[158]_0\;
  \B_V_data_1_payload_B_reg[161]_0\ <= \^b_v_data_1_payload_b_reg[161]_0\;
  \B_V_data_1_payload_B_reg[164]_0\ <= \^b_v_data_1_payload_b_reg[164]_0\;
  \B_V_data_1_payload_B_reg[17]_0\ <= \^b_v_data_1_payload_b_reg[17]_0\;
  \B_V_data_1_payload_B_reg[20]_0\ <= \^b_v_data_1_payload_b_reg[20]_0\;
  \B_V_data_1_payload_B_reg[23]_0\ <= \^b_v_data_1_payload_b_reg[23]_0\;
  \B_V_data_1_payload_B_reg[26]_0\ <= \^b_v_data_1_payload_b_reg[26]_0\;
  \B_V_data_1_payload_B_reg[29]_0\ <= \^b_v_data_1_payload_b_reg[29]_0\;
  \B_V_data_1_payload_B_reg[2]_0\ <= \^b_v_data_1_payload_b_reg[2]_0\;
  \B_V_data_1_payload_B_reg[32]_0\ <= \^b_v_data_1_payload_b_reg[32]_0\;
  \B_V_data_1_payload_B_reg[35]_0\ <= \^b_v_data_1_payload_b_reg[35]_0\;
  \B_V_data_1_payload_B_reg[38]_0\ <= \^b_v_data_1_payload_b_reg[38]_0\;
  \B_V_data_1_payload_B_reg[41]_0\ <= \^b_v_data_1_payload_b_reg[41]_0\;
  \B_V_data_1_payload_B_reg[44]_0\ <= \^b_v_data_1_payload_b_reg[44]_0\;
  \B_V_data_1_payload_B_reg[47]_0\ <= \^b_v_data_1_payload_b_reg[47]_0\;
  \B_V_data_1_payload_B_reg[50]_0\ <= \^b_v_data_1_payload_b_reg[50]_0\;
  \B_V_data_1_payload_B_reg[53]_0\ <= \^b_v_data_1_payload_b_reg[53]_0\;
  \B_V_data_1_payload_B_reg[56]_0\ <= \^b_v_data_1_payload_b_reg[56]_0\;
  \B_V_data_1_payload_B_reg[59]_0\ <= \^b_v_data_1_payload_b_reg[59]_0\;
  \B_V_data_1_payload_B_reg[5]_0\ <= \^b_v_data_1_payload_b_reg[5]_0\;
  \B_V_data_1_payload_B_reg[62]_0\ <= \^b_v_data_1_payload_b_reg[62]_0\;
  \B_V_data_1_payload_B_reg[65]_0\ <= \^b_v_data_1_payload_b_reg[65]_0\;
  \B_V_data_1_payload_B_reg[68]_0\ <= \^b_v_data_1_payload_b_reg[68]_0\;
  \B_V_data_1_payload_B_reg[71]_0\ <= \^b_v_data_1_payload_b_reg[71]_0\;
  \B_V_data_1_payload_B_reg[74]_0\ <= \^b_v_data_1_payload_b_reg[74]_0\;
  \B_V_data_1_payload_B_reg[77]_0\ <= \^b_v_data_1_payload_b_reg[77]_0\;
  \B_V_data_1_payload_B_reg[80]_0\ <= \^b_v_data_1_payload_b_reg[80]_0\;
  \B_V_data_1_payload_B_reg[83]_0\ <= \^b_v_data_1_payload_b_reg[83]_0\;
  \B_V_data_1_payload_B_reg[86]_0\ <= \^b_v_data_1_payload_b_reg[86]_0\;
  \B_V_data_1_payload_B_reg[89]_0\ <= \^b_v_data_1_payload_b_reg[89]_0\;
  \B_V_data_1_payload_B_reg[8]_0\ <= \^b_v_data_1_payload_b_reg[8]_0\;
  \B_V_data_1_payload_B_reg[92]_0\ <= \^b_v_data_1_payload_b_reg[92]_0\;
  \B_V_data_1_payload_B_reg[95]_0\ <= \^b_v_data_1_payload_b_reg[95]_0\;
  \B_V_data_1_payload_B_reg[98]_0\ <= \^b_v_data_1_payload_b_reg[98]_0\;
  B_V_data_1_sel <= \^b_v_data_1_sel\;
  \B_V_data_1_state_reg[1]_0\ <= \^b_v_data_1_state_reg[1]_0\;
  in0_V_TDATA_int_regslice(167 downto 0) <= \^in0_v_tdata_int_regslice\(167 downto 0);
  in0_V_TVALID_int_regslice <= \^in0_v_tvalid_int_regslice\;
  p_0_in <= \^p_0_in\;
\B_V_data_1_payload_A[167]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \^in0_v_tvalid_int_regslice\,
      I1 => \^b_v_data_1_state_reg[1]_0\,
      I2 => B_V_data_1_sel_wr,
      O => B_V_data_1_load_A
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(0),
      Q => B_V_data_1_payload_A(0),
      R => '0'
    );
\B_V_data_1_payload_A_reg[100]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(100),
      Q => B_V_data_1_payload_A(100),
      R => '0'
    );
\B_V_data_1_payload_A_reg[101]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(101),
      Q => B_V_data_1_payload_A(101),
      R => '0'
    );
\B_V_data_1_payload_A_reg[102]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(102),
      Q => B_V_data_1_payload_A(102),
      R => '0'
    );
\B_V_data_1_payload_A_reg[103]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(103),
      Q => B_V_data_1_payload_A(103),
      R => '0'
    );
\B_V_data_1_payload_A_reg[104]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(104),
      Q => B_V_data_1_payload_A(104),
      R => '0'
    );
\B_V_data_1_payload_A_reg[105]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(105),
      Q => B_V_data_1_payload_A(105),
      R => '0'
    );
\B_V_data_1_payload_A_reg[106]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(106),
      Q => B_V_data_1_payload_A(106),
      R => '0'
    );
\B_V_data_1_payload_A_reg[107]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(107),
      Q => B_V_data_1_payload_A(107),
      R => '0'
    );
\B_V_data_1_payload_A_reg[108]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(108),
      Q => B_V_data_1_payload_A(108),
      R => '0'
    );
\B_V_data_1_payload_A_reg[109]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(109),
      Q => B_V_data_1_payload_A(109),
      R => '0'
    );
\B_V_data_1_payload_A_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(10),
      Q => B_V_data_1_payload_A(10),
      R => '0'
    );
\B_V_data_1_payload_A_reg[110]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(110),
      Q => B_V_data_1_payload_A(110),
      R => '0'
    );
\B_V_data_1_payload_A_reg[111]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(111),
      Q => B_V_data_1_payload_A(111),
      R => '0'
    );
\B_V_data_1_payload_A_reg[112]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(112),
      Q => B_V_data_1_payload_A(112),
      R => '0'
    );
\B_V_data_1_payload_A_reg[113]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(113),
      Q => B_V_data_1_payload_A(113),
      R => '0'
    );
\B_V_data_1_payload_A_reg[114]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(114),
      Q => B_V_data_1_payload_A(114),
      R => '0'
    );
\B_V_data_1_payload_A_reg[115]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(115),
      Q => B_V_data_1_payload_A(115),
      R => '0'
    );
\B_V_data_1_payload_A_reg[116]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(116),
      Q => B_V_data_1_payload_A(116),
      R => '0'
    );
\B_V_data_1_payload_A_reg[117]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(117),
      Q => B_V_data_1_payload_A(117),
      R => '0'
    );
\B_V_data_1_payload_A_reg[118]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(118),
      Q => B_V_data_1_payload_A(118),
      R => '0'
    );
\B_V_data_1_payload_A_reg[119]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(119),
      Q => B_V_data_1_payload_A(119),
      R => '0'
    );
\B_V_data_1_payload_A_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(11),
      Q => B_V_data_1_payload_A(11),
      R => '0'
    );
\B_V_data_1_payload_A_reg[120]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(120),
      Q => B_V_data_1_payload_A(120),
      R => '0'
    );
\B_V_data_1_payload_A_reg[121]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(121),
      Q => B_V_data_1_payload_A(121),
      R => '0'
    );
\B_V_data_1_payload_A_reg[122]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(122),
      Q => B_V_data_1_payload_A(122),
      R => '0'
    );
\B_V_data_1_payload_A_reg[123]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(123),
      Q => B_V_data_1_payload_A(123),
      R => '0'
    );
\B_V_data_1_payload_A_reg[124]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(124),
      Q => B_V_data_1_payload_A(124),
      R => '0'
    );
\B_V_data_1_payload_A_reg[125]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(125),
      Q => B_V_data_1_payload_A(125),
      R => '0'
    );
\B_V_data_1_payload_A_reg[126]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(126),
      Q => B_V_data_1_payload_A(126),
      R => '0'
    );
\B_V_data_1_payload_A_reg[127]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(127),
      Q => B_V_data_1_payload_A(127),
      R => '0'
    );
\B_V_data_1_payload_A_reg[128]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(128),
      Q => B_V_data_1_payload_A(128),
      R => '0'
    );
\B_V_data_1_payload_A_reg[129]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(129),
      Q => B_V_data_1_payload_A(129),
      R => '0'
    );
\B_V_data_1_payload_A_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(12),
      Q => B_V_data_1_payload_A(12),
      R => '0'
    );
\B_V_data_1_payload_A_reg[130]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(130),
      Q => B_V_data_1_payload_A(130),
      R => '0'
    );
\B_V_data_1_payload_A_reg[131]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(131),
      Q => B_V_data_1_payload_A(131),
      R => '0'
    );
\B_V_data_1_payload_A_reg[132]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(132),
      Q => B_V_data_1_payload_A(132),
      R => '0'
    );
\B_V_data_1_payload_A_reg[133]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(133),
      Q => B_V_data_1_payload_A(133),
      R => '0'
    );
\B_V_data_1_payload_A_reg[134]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(134),
      Q => B_V_data_1_payload_A(134),
      R => '0'
    );
\B_V_data_1_payload_A_reg[135]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(135),
      Q => B_V_data_1_payload_A(135),
      R => '0'
    );
\B_V_data_1_payload_A_reg[136]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(136),
      Q => B_V_data_1_payload_A(136),
      R => '0'
    );
\B_V_data_1_payload_A_reg[137]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(137),
      Q => B_V_data_1_payload_A(137),
      R => '0'
    );
\B_V_data_1_payload_A_reg[138]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(138),
      Q => B_V_data_1_payload_A(138),
      R => '0'
    );
\B_V_data_1_payload_A_reg[139]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(139),
      Q => B_V_data_1_payload_A(139),
      R => '0'
    );
\B_V_data_1_payload_A_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(13),
      Q => B_V_data_1_payload_A(13),
      R => '0'
    );
\B_V_data_1_payload_A_reg[140]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(140),
      Q => B_V_data_1_payload_A(140),
      R => '0'
    );
\B_V_data_1_payload_A_reg[141]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(141),
      Q => B_V_data_1_payload_A(141),
      R => '0'
    );
\B_V_data_1_payload_A_reg[142]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(142),
      Q => B_V_data_1_payload_A(142),
      R => '0'
    );
\B_V_data_1_payload_A_reg[143]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(143),
      Q => B_V_data_1_payload_A(143),
      R => '0'
    );
\B_V_data_1_payload_A_reg[144]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(144),
      Q => B_V_data_1_payload_A(144),
      R => '0'
    );
\B_V_data_1_payload_A_reg[145]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(145),
      Q => B_V_data_1_payload_A(145),
      R => '0'
    );
\B_V_data_1_payload_A_reg[146]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(146),
      Q => B_V_data_1_payload_A(146),
      R => '0'
    );
\B_V_data_1_payload_A_reg[147]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(147),
      Q => B_V_data_1_payload_A(147),
      R => '0'
    );
\B_V_data_1_payload_A_reg[148]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(148),
      Q => B_V_data_1_payload_A(148),
      R => '0'
    );
\B_V_data_1_payload_A_reg[149]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(149),
      Q => B_V_data_1_payload_A(149),
      R => '0'
    );
\B_V_data_1_payload_A_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(14),
      Q => B_V_data_1_payload_A(14),
      R => '0'
    );
\B_V_data_1_payload_A_reg[150]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(150),
      Q => B_V_data_1_payload_A(150),
      R => '0'
    );
\B_V_data_1_payload_A_reg[151]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(151),
      Q => B_V_data_1_payload_A(151),
      R => '0'
    );
\B_V_data_1_payload_A_reg[152]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(152),
      Q => B_V_data_1_payload_A(152),
      R => '0'
    );
\B_V_data_1_payload_A_reg[153]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(153),
      Q => B_V_data_1_payload_A(153),
      R => '0'
    );
\B_V_data_1_payload_A_reg[154]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(154),
      Q => B_V_data_1_payload_A(154),
      R => '0'
    );
\B_V_data_1_payload_A_reg[155]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(155),
      Q => B_V_data_1_payload_A(155),
      R => '0'
    );
\B_V_data_1_payload_A_reg[156]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(156),
      Q => B_V_data_1_payload_A(156),
      R => '0'
    );
\B_V_data_1_payload_A_reg[157]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(157),
      Q => B_V_data_1_payload_A(157),
      R => '0'
    );
\B_V_data_1_payload_A_reg[158]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(158),
      Q => B_V_data_1_payload_A(158),
      R => '0'
    );
\B_V_data_1_payload_A_reg[159]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(159),
      Q => B_V_data_1_payload_A(159),
      R => '0'
    );
\B_V_data_1_payload_A_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(15),
      Q => B_V_data_1_payload_A(15),
      R => '0'
    );
\B_V_data_1_payload_A_reg[160]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(160),
      Q => B_V_data_1_payload_A(160),
      R => '0'
    );
\B_V_data_1_payload_A_reg[161]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(161),
      Q => B_V_data_1_payload_A(161),
      R => '0'
    );
\B_V_data_1_payload_A_reg[162]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(162),
      Q => B_V_data_1_payload_A(162),
      R => '0'
    );
\B_V_data_1_payload_A_reg[163]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(163),
      Q => B_V_data_1_payload_A(163),
      R => '0'
    );
\B_V_data_1_payload_A_reg[164]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(164),
      Q => B_V_data_1_payload_A(164),
      R => '0'
    );
\B_V_data_1_payload_A_reg[165]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(165),
      Q => B_V_data_1_payload_A(165),
      R => '0'
    );
\B_V_data_1_payload_A_reg[166]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(166),
      Q => B_V_data_1_payload_A(166),
      R => '0'
    );
\B_V_data_1_payload_A_reg[167]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(167),
      Q => B_V_data_1_payload_A(167),
      R => '0'
    );
\B_V_data_1_payload_A_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(16),
      Q => B_V_data_1_payload_A(16),
      R => '0'
    );
\B_V_data_1_payload_A_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(17),
      Q => B_V_data_1_payload_A(17),
      R => '0'
    );
\B_V_data_1_payload_A_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(18),
      Q => B_V_data_1_payload_A(18),
      R => '0'
    );
\B_V_data_1_payload_A_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(19),
      Q => B_V_data_1_payload_A(19),
      R => '0'
    );
\B_V_data_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(1),
      Q => B_V_data_1_payload_A(1),
      R => '0'
    );
\B_V_data_1_payload_A_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(20),
      Q => B_V_data_1_payload_A(20),
      R => '0'
    );
\B_V_data_1_payload_A_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(21),
      Q => B_V_data_1_payload_A(21),
      R => '0'
    );
\B_V_data_1_payload_A_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(22),
      Q => B_V_data_1_payload_A(22),
      R => '0'
    );
\B_V_data_1_payload_A_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(23),
      Q => B_V_data_1_payload_A(23),
      R => '0'
    );
\B_V_data_1_payload_A_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(24),
      Q => B_V_data_1_payload_A(24),
      R => '0'
    );
\B_V_data_1_payload_A_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(25),
      Q => B_V_data_1_payload_A(25),
      R => '0'
    );
\B_V_data_1_payload_A_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(26),
      Q => B_V_data_1_payload_A(26),
      R => '0'
    );
\B_V_data_1_payload_A_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(27),
      Q => B_V_data_1_payload_A(27),
      R => '0'
    );
\B_V_data_1_payload_A_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(28),
      Q => B_V_data_1_payload_A(28),
      R => '0'
    );
\B_V_data_1_payload_A_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(29),
      Q => B_V_data_1_payload_A(29),
      R => '0'
    );
\B_V_data_1_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(2),
      Q => B_V_data_1_payload_A(2),
      R => '0'
    );
\B_V_data_1_payload_A_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(30),
      Q => B_V_data_1_payload_A(30),
      R => '0'
    );
\B_V_data_1_payload_A_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(31),
      Q => B_V_data_1_payload_A(31),
      R => '0'
    );
\B_V_data_1_payload_A_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(32),
      Q => B_V_data_1_payload_A(32),
      R => '0'
    );
\B_V_data_1_payload_A_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(33),
      Q => B_V_data_1_payload_A(33),
      R => '0'
    );
\B_V_data_1_payload_A_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(34),
      Q => B_V_data_1_payload_A(34),
      R => '0'
    );
\B_V_data_1_payload_A_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(35),
      Q => B_V_data_1_payload_A(35),
      R => '0'
    );
\B_V_data_1_payload_A_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(36),
      Q => B_V_data_1_payload_A(36),
      R => '0'
    );
\B_V_data_1_payload_A_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(37),
      Q => B_V_data_1_payload_A(37),
      R => '0'
    );
\B_V_data_1_payload_A_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(38),
      Q => B_V_data_1_payload_A(38),
      R => '0'
    );
\B_V_data_1_payload_A_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(39),
      Q => B_V_data_1_payload_A(39),
      R => '0'
    );
\B_V_data_1_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(3),
      Q => B_V_data_1_payload_A(3),
      R => '0'
    );
\B_V_data_1_payload_A_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(40),
      Q => B_V_data_1_payload_A(40),
      R => '0'
    );
\B_V_data_1_payload_A_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(41),
      Q => B_V_data_1_payload_A(41),
      R => '0'
    );
\B_V_data_1_payload_A_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(42),
      Q => B_V_data_1_payload_A(42),
      R => '0'
    );
\B_V_data_1_payload_A_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(43),
      Q => B_V_data_1_payload_A(43),
      R => '0'
    );
\B_V_data_1_payload_A_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(44),
      Q => B_V_data_1_payload_A(44),
      R => '0'
    );
\B_V_data_1_payload_A_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(45),
      Q => B_V_data_1_payload_A(45),
      R => '0'
    );
\B_V_data_1_payload_A_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(46),
      Q => B_V_data_1_payload_A(46),
      R => '0'
    );
\B_V_data_1_payload_A_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(47),
      Q => B_V_data_1_payload_A(47),
      R => '0'
    );
\B_V_data_1_payload_A_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(48),
      Q => B_V_data_1_payload_A(48),
      R => '0'
    );
\B_V_data_1_payload_A_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(49),
      Q => B_V_data_1_payload_A(49),
      R => '0'
    );
\B_V_data_1_payload_A_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(4),
      Q => B_V_data_1_payload_A(4),
      R => '0'
    );
\B_V_data_1_payload_A_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(50),
      Q => B_V_data_1_payload_A(50),
      R => '0'
    );
\B_V_data_1_payload_A_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(51),
      Q => B_V_data_1_payload_A(51),
      R => '0'
    );
\B_V_data_1_payload_A_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(52),
      Q => B_V_data_1_payload_A(52),
      R => '0'
    );
\B_V_data_1_payload_A_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(53),
      Q => B_V_data_1_payload_A(53),
      R => '0'
    );
\B_V_data_1_payload_A_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(54),
      Q => B_V_data_1_payload_A(54),
      R => '0'
    );
\B_V_data_1_payload_A_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(55),
      Q => B_V_data_1_payload_A(55),
      R => '0'
    );
\B_V_data_1_payload_A_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(56),
      Q => B_V_data_1_payload_A(56),
      R => '0'
    );
\B_V_data_1_payload_A_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(57),
      Q => B_V_data_1_payload_A(57),
      R => '0'
    );
\B_V_data_1_payload_A_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(58),
      Q => B_V_data_1_payload_A(58),
      R => '0'
    );
\B_V_data_1_payload_A_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(59),
      Q => B_V_data_1_payload_A(59),
      R => '0'
    );
\B_V_data_1_payload_A_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(5),
      Q => B_V_data_1_payload_A(5),
      R => '0'
    );
\B_V_data_1_payload_A_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(60),
      Q => B_V_data_1_payload_A(60),
      R => '0'
    );
\B_V_data_1_payload_A_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(61),
      Q => B_V_data_1_payload_A(61),
      R => '0'
    );
\B_V_data_1_payload_A_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(62),
      Q => B_V_data_1_payload_A(62),
      R => '0'
    );
\B_V_data_1_payload_A_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(63),
      Q => B_V_data_1_payload_A(63),
      R => '0'
    );
\B_V_data_1_payload_A_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(64),
      Q => B_V_data_1_payload_A(64),
      R => '0'
    );
\B_V_data_1_payload_A_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(65),
      Q => B_V_data_1_payload_A(65),
      R => '0'
    );
\B_V_data_1_payload_A_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(66),
      Q => B_V_data_1_payload_A(66),
      R => '0'
    );
\B_V_data_1_payload_A_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(67),
      Q => B_V_data_1_payload_A(67),
      R => '0'
    );
\B_V_data_1_payload_A_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(68),
      Q => B_V_data_1_payload_A(68),
      R => '0'
    );
\B_V_data_1_payload_A_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(69),
      Q => B_V_data_1_payload_A(69),
      R => '0'
    );
\B_V_data_1_payload_A_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(6),
      Q => B_V_data_1_payload_A(6),
      R => '0'
    );
\B_V_data_1_payload_A_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(70),
      Q => B_V_data_1_payload_A(70),
      R => '0'
    );
\B_V_data_1_payload_A_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(71),
      Q => B_V_data_1_payload_A(71),
      R => '0'
    );
\B_V_data_1_payload_A_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(72),
      Q => B_V_data_1_payload_A(72),
      R => '0'
    );
\B_V_data_1_payload_A_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(73),
      Q => B_V_data_1_payload_A(73),
      R => '0'
    );
\B_V_data_1_payload_A_reg[74]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(74),
      Q => B_V_data_1_payload_A(74),
      R => '0'
    );
\B_V_data_1_payload_A_reg[75]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(75),
      Q => B_V_data_1_payload_A(75),
      R => '0'
    );
\B_V_data_1_payload_A_reg[76]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(76),
      Q => B_V_data_1_payload_A(76),
      R => '0'
    );
\B_V_data_1_payload_A_reg[77]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(77),
      Q => B_V_data_1_payload_A(77),
      R => '0'
    );
\B_V_data_1_payload_A_reg[78]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(78),
      Q => B_V_data_1_payload_A(78),
      R => '0'
    );
\B_V_data_1_payload_A_reg[79]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(79),
      Q => B_V_data_1_payload_A(79),
      R => '0'
    );
\B_V_data_1_payload_A_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(7),
      Q => B_V_data_1_payload_A(7),
      R => '0'
    );
\B_V_data_1_payload_A_reg[80]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(80),
      Q => B_V_data_1_payload_A(80),
      R => '0'
    );
\B_V_data_1_payload_A_reg[81]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(81),
      Q => B_V_data_1_payload_A(81),
      R => '0'
    );
\B_V_data_1_payload_A_reg[82]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(82),
      Q => B_V_data_1_payload_A(82),
      R => '0'
    );
\B_V_data_1_payload_A_reg[83]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(83),
      Q => B_V_data_1_payload_A(83),
      R => '0'
    );
\B_V_data_1_payload_A_reg[84]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(84),
      Q => B_V_data_1_payload_A(84),
      R => '0'
    );
\B_V_data_1_payload_A_reg[85]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(85),
      Q => B_V_data_1_payload_A(85),
      R => '0'
    );
\B_V_data_1_payload_A_reg[86]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(86),
      Q => B_V_data_1_payload_A(86),
      R => '0'
    );
\B_V_data_1_payload_A_reg[87]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(87),
      Q => B_V_data_1_payload_A(87),
      R => '0'
    );
\B_V_data_1_payload_A_reg[88]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(88),
      Q => B_V_data_1_payload_A(88),
      R => '0'
    );
\B_V_data_1_payload_A_reg[89]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(89),
      Q => B_V_data_1_payload_A(89),
      R => '0'
    );
\B_V_data_1_payload_A_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(8),
      Q => B_V_data_1_payload_A(8),
      R => '0'
    );
\B_V_data_1_payload_A_reg[90]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(90),
      Q => B_V_data_1_payload_A(90),
      R => '0'
    );
\B_V_data_1_payload_A_reg[91]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(91),
      Q => B_V_data_1_payload_A(91),
      R => '0'
    );
\B_V_data_1_payload_A_reg[92]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(92),
      Q => B_V_data_1_payload_A(92),
      R => '0'
    );
\B_V_data_1_payload_A_reg[93]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(93),
      Q => B_V_data_1_payload_A(93),
      R => '0'
    );
\B_V_data_1_payload_A_reg[94]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(94),
      Q => B_V_data_1_payload_A(94),
      R => '0'
    );
\B_V_data_1_payload_A_reg[95]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(95),
      Q => B_V_data_1_payload_A(95),
      R => '0'
    );
\B_V_data_1_payload_A_reg[96]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(96),
      Q => B_V_data_1_payload_A(96),
      R => '0'
    );
\B_V_data_1_payload_A_reg[97]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(97),
      Q => B_V_data_1_payload_A(97),
      R => '0'
    );
\B_V_data_1_payload_A_reg[98]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(98),
      Q => B_V_data_1_payload_A(98),
      R => '0'
    );
\B_V_data_1_payload_A_reg[99]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(99),
      Q => B_V_data_1_payload_A(99),
      R => '0'
    );
\B_V_data_1_payload_A_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(9),
      Q => B_V_data_1_payload_A(9),
      R => '0'
    );
\B_V_data_1_payload_B[167]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => \^in0_v_tvalid_int_regslice\,
      I1 => \^b_v_data_1_state_reg[1]_0\,
      I2 => B_V_data_1_sel_wr,
      O => B_V_data_1_load_B
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(0),
      Q => B_V_data_1_payload_B(0),
      R => '0'
    );
\B_V_data_1_payload_B_reg[100]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(100),
      Q => B_V_data_1_payload_B(100),
      R => '0'
    );
\B_V_data_1_payload_B_reg[101]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(101),
      Q => B_V_data_1_payload_B(101),
      R => '0'
    );
\B_V_data_1_payload_B_reg[102]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(102),
      Q => B_V_data_1_payload_B(102),
      R => '0'
    );
\B_V_data_1_payload_B_reg[103]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(103),
      Q => B_V_data_1_payload_B(103),
      R => '0'
    );
\B_V_data_1_payload_B_reg[104]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(104),
      Q => B_V_data_1_payload_B(104),
      R => '0'
    );
\B_V_data_1_payload_B_reg[105]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(105),
      Q => B_V_data_1_payload_B(105),
      R => '0'
    );
\B_V_data_1_payload_B_reg[106]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(106),
      Q => B_V_data_1_payload_B(106),
      R => '0'
    );
\B_V_data_1_payload_B_reg[107]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(107),
      Q => B_V_data_1_payload_B(107),
      R => '0'
    );
\B_V_data_1_payload_B_reg[108]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(108),
      Q => B_V_data_1_payload_B(108),
      R => '0'
    );
\B_V_data_1_payload_B_reg[109]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(109),
      Q => B_V_data_1_payload_B(109),
      R => '0'
    );
\B_V_data_1_payload_B_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(10),
      Q => B_V_data_1_payload_B(10),
      R => '0'
    );
\B_V_data_1_payload_B_reg[110]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(110),
      Q => B_V_data_1_payload_B(110),
      R => '0'
    );
\B_V_data_1_payload_B_reg[111]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(111),
      Q => B_V_data_1_payload_B(111),
      R => '0'
    );
\B_V_data_1_payload_B_reg[112]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(112),
      Q => B_V_data_1_payload_B(112),
      R => '0'
    );
\B_V_data_1_payload_B_reg[113]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(113),
      Q => B_V_data_1_payload_B(113),
      R => '0'
    );
\B_V_data_1_payload_B_reg[114]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(114),
      Q => B_V_data_1_payload_B(114),
      R => '0'
    );
\B_V_data_1_payload_B_reg[115]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(115),
      Q => B_V_data_1_payload_B(115),
      R => '0'
    );
\B_V_data_1_payload_B_reg[116]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(116),
      Q => B_V_data_1_payload_B(116),
      R => '0'
    );
\B_V_data_1_payload_B_reg[117]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(117),
      Q => B_V_data_1_payload_B(117),
      R => '0'
    );
\B_V_data_1_payload_B_reg[118]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(118),
      Q => B_V_data_1_payload_B(118),
      R => '0'
    );
\B_V_data_1_payload_B_reg[119]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(119),
      Q => B_V_data_1_payload_B(119),
      R => '0'
    );
\B_V_data_1_payload_B_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(11),
      Q => B_V_data_1_payload_B(11),
      R => '0'
    );
\B_V_data_1_payload_B_reg[120]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(120),
      Q => B_V_data_1_payload_B(120),
      R => '0'
    );
\B_V_data_1_payload_B_reg[121]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(121),
      Q => B_V_data_1_payload_B(121),
      R => '0'
    );
\B_V_data_1_payload_B_reg[122]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(122),
      Q => B_V_data_1_payload_B(122),
      R => '0'
    );
\B_V_data_1_payload_B_reg[123]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(123),
      Q => B_V_data_1_payload_B(123),
      R => '0'
    );
\B_V_data_1_payload_B_reg[124]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(124),
      Q => B_V_data_1_payload_B(124),
      R => '0'
    );
\B_V_data_1_payload_B_reg[125]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(125),
      Q => B_V_data_1_payload_B(125),
      R => '0'
    );
\B_V_data_1_payload_B_reg[126]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(126),
      Q => B_V_data_1_payload_B(126),
      R => '0'
    );
\B_V_data_1_payload_B_reg[127]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(127),
      Q => B_V_data_1_payload_B(127),
      R => '0'
    );
\B_V_data_1_payload_B_reg[128]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(128),
      Q => B_V_data_1_payload_B(128),
      R => '0'
    );
\B_V_data_1_payload_B_reg[129]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(129),
      Q => B_V_data_1_payload_B(129),
      R => '0'
    );
\B_V_data_1_payload_B_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(12),
      Q => B_V_data_1_payload_B(12),
      R => '0'
    );
\B_V_data_1_payload_B_reg[130]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(130),
      Q => B_V_data_1_payload_B(130),
      R => '0'
    );
\B_V_data_1_payload_B_reg[131]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(131),
      Q => B_V_data_1_payload_B(131),
      R => '0'
    );
\B_V_data_1_payload_B_reg[132]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(132),
      Q => B_V_data_1_payload_B(132),
      R => '0'
    );
\B_V_data_1_payload_B_reg[133]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(133),
      Q => B_V_data_1_payload_B(133),
      R => '0'
    );
\B_V_data_1_payload_B_reg[134]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(134),
      Q => B_V_data_1_payload_B(134),
      R => '0'
    );
\B_V_data_1_payload_B_reg[135]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(135),
      Q => B_V_data_1_payload_B(135),
      R => '0'
    );
\B_V_data_1_payload_B_reg[136]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(136),
      Q => B_V_data_1_payload_B(136),
      R => '0'
    );
\B_V_data_1_payload_B_reg[137]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(137),
      Q => B_V_data_1_payload_B(137),
      R => '0'
    );
\B_V_data_1_payload_B_reg[138]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(138),
      Q => B_V_data_1_payload_B(138),
      R => '0'
    );
\B_V_data_1_payload_B_reg[139]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(139),
      Q => B_V_data_1_payload_B(139),
      R => '0'
    );
\B_V_data_1_payload_B_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(13),
      Q => B_V_data_1_payload_B(13),
      R => '0'
    );
\B_V_data_1_payload_B_reg[140]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(140),
      Q => B_V_data_1_payload_B(140),
      R => '0'
    );
\B_V_data_1_payload_B_reg[141]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(141),
      Q => B_V_data_1_payload_B(141),
      R => '0'
    );
\B_V_data_1_payload_B_reg[142]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(142),
      Q => B_V_data_1_payload_B(142),
      R => '0'
    );
\B_V_data_1_payload_B_reg[143]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(143),
      Q => B_V_data_1_payload_B(143),
      R => '0'
    );
\B_V_data_1_payload_B_reg[144]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(144),
      Q => B_V_data_1_payload_B(144),
      R => '0'
    );
\B_V_data_1_payload_B_reg[145]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(145),
      Q => B_V_data_1_payload_B(145),
      R => '0'
    );
\B_V_data_1_payload_B_reg[146]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(146),
      Q => B_V_data_1_payload_B(146),
      R => '0'
    );
\B_V_data_1_payload_B_reg[147]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(147),
      Q => B_V_data_1_payload_B(147),
      R => '0'
    );
\B_V_data_1_payload_B_reg[148]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(148),
      Q => B_V_data_1_payload_B(148),
      R => '0'
    );
\B_V_data_1_payload_B_reg[149]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(149),
      Q => B_V_data_1_payload_B(149),
      R => '0'
    );
\B_V_data_1_payload_B_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(14),
      Q => B_V_data_1_payload_B(14),
      R => '0'
    );
\B_V_data_1_payload_B_reg[150]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(150),
      Q => B_V_data_1_payload_B(150),
      R => '0'
    );
\B_V_data_1_payload_B_reg[151]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(151),
      Q => B_V_data_1_payload_B(151),
      R => '0'
    );
\B_V_data_1_payload_B_reg[152]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(152),
      Q => B_V_data_1_payload_B(152),
      R => '0'
    );
\B_V_data_1_payload_B_reg[153]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(153),
      Q => B_V_data_1_payload_B(153),
      R => '0'
    );
\B_V_data_1_payload_B_reg[154]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(154),
      Q => B_V_data_1_payload_B(154),
      R => '0'
    );
\B_V_data_1_payload_B_reg[155]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(155),
      Q => B_V_data_1_payload_B(155),
      R => '0'
    );
\B_V_data_1_payload_B_reg[156]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(156),
      Q => B_V_data_1_payload_B(156),
      R => '0'
    );
\B_V_data_1_payload_B_reg[157]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(157),
      Q => B_V_data_1_payload_B(157),
      R => '0'
    );
\B_V_data_1_payload_B_reg[158]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(158),
      Q => B_V_data_1_payload_B(158),
      R => '0'
    );
\B_V_data_1_payload_B_reg[159]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(159),
      Q => B_V_data_1_payload_B(159),
      R => '0'
    );
\B_V_data_1_payload_B_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(15),
      Q => B_V_data_1_payload_B(15),
      R => '0'
    );
\B_V_data_1_payload_B_reg[160]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(160),
      Q => B_V_data_1_payload_B(160),
      R => '0'
    );
\B_V_data_1_payload_B_reg[161]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(161),
      Q => B_V_data_1_payload_B(161),
      R => '0'
    );
\B_V_data_1_payload_B_reg[162]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(162),
      Q => B_V_data_1_payload_B(162),
      R => '0'
    );
\B_V_data_1_payload_B_reg[163]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(163),
      Q => B_V_data_1_payload_B(163),
      R => '0'
    );
\B_V_data_1_payload_B_reg[164]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(164),
      Q => B_V_data_1_payload_B(164),
      R => '0'
    );
\B_V_data_1_payload_B_reg[165]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(165),
      Q => B_V_data_1_payload_B(165),
      R => '0'
    );
\B_V_data_1_payload_B_reg[166]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(166),
      Q => B_V_data_1_payload_B(166),
      R => '0'
    );
\B_V_data_1_payload_B_reg[167]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(167),
      Q => B_V_data_1_payload_B(167),
      R => '0'
    );
\B_V_data_1_payload_B_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(16),
      Q => B_V_data_1_payload_B(16),
      R => '0'
    );
\B_V_data_1_payload_B_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(17),
      Q => B_V_data_1_payload_B(17),
      R => '0'
    );
\B_V_data_1_payload_B_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(18),
      Q => B_V_data_1_payload_B(18),
      R => '0'
    );
\B_V_data_1_payload_B_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(19),
      Q => B_V_data_1_payload_B(19),
      R => '0'
    );
\B_V_data_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(1),
      Q => B_V_data_1_payload_B(1),
      R => '0'
    );
\B_V_data_1_payload_B_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(20),
      Q => B_V_data_1_payload_B(20),
      R => '0'
    );
\B_V_data_1_payload_B_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(21),
      Q => B_V_data_1_payload_B(21),
      R => '0'
    );
\B_V_data_1_payload_B_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(22),
      Q => B_V_data_1_payload_B(22),
      R => '0'
    );
\B_V_data_1_payload_B_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(23),
      Q => B_V_data_1_payload_B(23),
      R => '0'
    );
\B_V_data_1_payload_B_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(24),
      Q => B_V_data_1_payload_B(24),
      R => '0'
    );
\B_V_data_1_payload_B_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(25),
      Q => B_V_data_1_payload_B(25),
      R => '0'
    );
\B_V_data_1_payload_B_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(26),
      Q => B_V_data_1_payload_B(26),
      R => '0'
    );
\B_V_data_1_payload_B_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(27),
      Q => B_V_data_1_payload_B(27),
      R => '0'
    );
\B_V_data_1_payload_B_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(28),
      Q => B_V_data_1_payload_B(28),
      R => '0'
    );
\B_V_data_1_payload_B_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(29),
      Q => B_V_data_1_payload_B(29),
      R => '0'
    );
\B_V_data_1_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(2),
      Q => B_V_data_1_payload_B(2),
      R => '0'
    );
\B_V_data_1_payload_B_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(30),
      Q => B_V_data_1_payload_B(30),
      R => '0'
    );
\B_V_data_1_payload_B_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(31),
      Q => B_V_data_1_payload_B(31),
      R => '0'
    );
\B_V_data_1_payload_B_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(32),
      Q => B_V_data_1_payload_B(32),
      R => '0'
    );
\B_V_data_1_payload_B_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(33),
      Q => B_V_data_1_payload_B(33),
      R => '0'
    );
\B_V_data_1_payload_B_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(34),
      Q => B_V_data_1_payload_B(34),
      R => '0'
    );
\B_V_data_1_payload_B_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(35),
      Q => B_V_data_1_payload_B(35),
      R => '0'
    );
\B_V_data_1_payload_B_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(36),
      Q => B_V_data_1_payload_B(36),
      R => '0'
    );
\B_V_data_1_payload_B_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(37),
      Q => B_V_data_1_payload_B(37),
      R => '0'
    );
\B_V_data_1_payload_B_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(38),
      Q => B_V_data_1_payload_B(38),
      R => '0'
    );
\B_V_data_1_payload_B_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(39),
      Q => B_V_data_1_payload_B(39),
      R => '0'
    );
\B_V_data_1_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(3),
      Q => B_V_data_1_payload_B(3),
      R => '0'
    );
\B_V_data_1_payload_B_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(40),
      Q => B_V_data_1_payload_B(40),
      R => '0'
    );
\B_V_data_1_payload_B_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(41),
      Q => B_V_data_1_payload_B(41),
      R => '0'
    );
\B_V_data_1_payload_B_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(42),
      Q => B_V_data_1_payload_B(42),
      R => '0'
    );
\B_V_data_1_payload_B_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(43),
      Q => B_V_data_1_payload_B(43),
      R => '0'
    );
\B_V_data_1_payload_B_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(44),
      Q => B_V_data_1_payload_B(44),
      R => '0'
    );
\B_V_data_1_payload_B_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(45),
      Q => B_V_data_1_payload_B(45),
      R => '0'
    );
\B_V_data_1_payload_B_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(46),
      Q => B_V_data_1_payload_B(46),
      R => '0'
    );
\B_V_data_1_payload_B_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(47),
      Q => B_V_data_1_payload_B(47),
      R => '0'
    );
\B_V_data_1_payload_B_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(48),
      Q => B_V_data_1_payload_B(48),
      R => '0'
    );
\B_V_data_1_payload_B_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(49),
      Q => B_V_data_1_payload_B(49),
      R => '0'
    );
\B_V_data_1_payload_B_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(4),
      Q => B_V_data_1_payload_B(4),
      R => '0'
    );
\B_V_data_1_payload_B_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(50),
      Q => B_V_data_1_payload_B(50),
      R => '0'
    );
\B_V_data_1_payload_B_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(51),
      Q => B_V_data_1_payload_B(51),
      R => '0'
    );
\B_V_data_1_payload_B_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(52),
      Q => B_V_data_1_payload_B(52),
      R => '0'
    );
\B_V_data_1_payload_B_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(53),
      Q => B_V_data_1_payload_B(53),
      R => '0'
    );
\B_V_data_1_payload_B_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(54),
      Q => B_V_data_1_payload_B(54),
      R => '0'
    );
\B_V_data_1_payload_B_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(55),
      Q => B_V_data_1_payload_B(55),
      R => '0'
    );
\B_V_data_1_payload_B_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(56),
      Q => B_V_data_1_payload_B(56),
      R => '0'
    );
\B_V_data_1_payload_B_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(57),
      Q => B_V_data_1_payload_B(57),
      R => '0'
    );
\B_V_data_1_payload_B_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(58),
      Q => B_V_data_1_payload_B(58),
      R => '0'
    );
\B_V_data_1_payload_B_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(59),
      Q => B_V_data_1_payload_B(59),
      R => '0'
    );
\B_V_data_1_payload_B_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(5),
      Q => B_V_data_1_payload_B(5),
      R => '0'
    );
\B_V_data_1_payload_B_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(60),
      Q => B_V_data_1_payload_B(60),
      R => '0'
    );
\B_V_data_1_payload_B_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(61),
      Q => B_V_data_1_payload_B(61),
      R => '0'
    );
\B_V_data_1_payload_B_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(62),
      Q => B_V_data_1_payload_B(62),
      R => '0'
    );
\B_V_data_1_payload_B_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(63),
      Q => B_V_data_1_payload_B(63),
      R => '0'
    );
\B_V_data_1_payload_B_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(64),
      Q => B_V_data_1_payload_B(64),
      R => '0'
    );
\B_V_data_1_payload_B_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(65),
      Q => B_V_data_1_payload_B(65),
      R => '0'
    );
\B_V_data_1_payload_B_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(66),
      Q => B_V_data_1_payload_B(66),
      R => '0'
    );
\B_V_data_1_payload_B_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(67),
      Q => B_V_data_1_payload_B(67),
      R => '0'
    );
\B_V_data_1_payload_B_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(68),
      Q => B_V_data_1_payload_B(68),
      R => '0'
    );
\B_V_data_1_payload_B_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(69),
      Q => B_V_data_1_payload_B(69),
      R => '0'
    );
\B_V_data_1_payload_B_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(6),
      Q => B_V_data_1_payload_B(6),
      R => '0'
    );
\B_V_data_1_payload_B_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(70),
      Q => B_V_data_1_payload_B(70),
      R => '0'
    );
\B_V_data_1_payload_B_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(71),
      Q => B_V_data_1_payload_B(71),
      R => '0'
    );
\B_V_data_1_payload_B_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(72),
      Q => B_V_data_1_payload_B(72),
      R => '0'
    );
\B_V_data_1_payload_B_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(73),
      Q => B_V_data_1_payload_B(73),
      R => '0'
    );
\B_V_data_1_payload_B_reg[74]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(74),
      Q => B_V_data_1_payload_B(74),
      R => '0'
    );
\B_V_data_1_payload_B_reg[75]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(75),
      Q => B_V_data_1_payload_B(75),
      R => '0'
    );
\B_V_data_1_payload_B_reg[76]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(76),
      Q => B_V_data_1_payload_B(76),
      R => '0'
    );
\B_V_data_1_payload_B_reg[77]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(77),
      Q => B_V_data_1_payload_B(77),
      R => '0'
    );
\B_V_data_1_payload_B_reg[78]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(78),
      Q => B_V_data_1_payload_B(78),
      R => '0'
    );
\B_V_data_1_payload_B_reg[79]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(79),
      Q => B_V_data_1_payload_B(79),
      R => '0'
    );
\B_V_data_1_payload_B_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(7),
      Q => B_V_data_1_payload_B(7),
      R => '0'
    );
\B_V_data_1_payload_B_reg[80]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(80),
      Q => B_V_data_1_payload_B(80),
      R => '0'
    );
\B_V_data_1_payload_B_reg[81]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(81),
      Q => B_V_data_1_payload_B(81),
      R => '0'
    );
\B_V_data_1_payload_B_reg[82]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(82),
      Q => B_V_data_1_payload_B(82),
      R => '0'
    );
\B_V_data_1_payload_B_reg[83]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(83),
      Q => B_V_data_1_payload_B(83),
      R => '0'
    );
\B_V_data_1_payload_B_reg[84]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(84),
      Q => B_V_data_1_payload_B(84),
      R => '0'
    );
\B_V_data_1_payload_B_reg[85]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(85),
      Q => B_V_data_1_payload_B(85),
      R => '0'
    );
\B_V_data_1_payload_B_reg[86]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(86),
      Q => B_V_data_1_payload_B(86),
      R => '0'
    );
\B_V_data_1_payload_B_reg[87]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(87),
      Q => B_V_data_1_payload_B(87),
      R => '0'
    );
\B_V_data_1_payload_B_reg[88]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(88),
      Q => B_V_data_1_payload_B(88),
      R => '0'
    );
\B_V_data_1_payload_B_reg[89]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(89),
      Q => B_V_data_1_payload_B(89),
      R => '0'
    );
\B_V_data_1_payload_B_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(8),
      Q => B_V_data_1_payload_B(8),
      R => '0'
    );
\B_V_data_1_payload_B_reg[90]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(90),
      Q => B_V_data_1_payload_B(90),
      R => '0'
    );
\B_V_data_1_payload_B_reg[91]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(91),
      Q => B_V_data_1_payload_B(91),
      R => '0'
    );
\B_V_data_1_payload_B_reg[92]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(92),
      Q => B_V_data_1_payload_B(92),
      R => '0'
    );
\B_V_data_1_payload_B_reg[93]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(93),
      Q => B_V_data_1_payload_B(93),
      R => '0'
    );
\B_V_data_1_payload_B_reg[94]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(94),
      Q => B_V_data_1_payload_B(94),
      R => '0'
    );
\B_V_data_1_payload_B_reg[95]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(95),
      Q => B_V_data_1_payload_B(95),
      R => '0'
    );
\B_V_data_1_payload_B_reg[96]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(96),
      Q => B_V_data_1_payload_B(96),
      R => '0'
    );
\B_V_data_1_payload_B_reg[97]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(97),
      Q => B_V_data_1_payload_B(97),
      R => '0'
    );
\B_V_data_1_payload_B_reg[98]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(98),
      Q => B_V_data_1_payload_B(98),
      R => '0'
    );
\B_V_data_1_payload_B_reg[99]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(99),
      Q => B_V_data_1_payload_B(99),
      R => '0'
    );
\B_V_data_1_payload_B_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(9),
      Q => B_V_data_1_payload_B(9),
      R => '0'
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_sel_rd_reg_0,
      Q => \^b_v_data_1_sel\,
      R => ap_rst_n_inv
    );
B_V_data_1_sel_rd_reg_rep: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_sel_rd_reg_rep_0,
      Q => B_V_data_1_sel_rd_reg_rep_n_0,
      R => ap_rst_n_inv
    );
\B_V_data_1_sel_rd_reg_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_reg_rep__0_0\,
      Q => \B_V_data_1_sel_rd_reg_rep__0_n_0\,
      R => ap_rst_n_inv
    );
\B_V_data_1_sel_wr_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => in0_V_TVALID,
      I1 => \^b_v_data_1_state_reg[1]_0\,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__0_n_0\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__0_n_0\,
      Q => B_V_data_1_sel_wr,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2A2AA22"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \B_V_data_1_state_reg[0]_0\,
      I2 => in0_V_TVALID,
      I3 => \^in0_v_tvalid_int_regslice\,
      I4 => \^b_v_data_1_state_reg[1]_0\,
      O => \B_V_data_1_state[0]_i_1__0_n_0\
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__0_n_0\,
      Q => \^in0_v_tvalid_int_regslice\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(0),
      Q => \^b_v_data_1_state_reg[1]_0\,
      R => ap_rst_n_inv
    );
\oldMax_V_10_fu_534[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(30),
      I1 => \^b_v_data_1_sel\,
      I2 => B_V_data_1_payload_A(30),
      O => \^in0_v_tdata_int_regslice\(30)
    );
\oldMax_V_10_fu_534[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(31),
      I1 => \^b_v_data_1_sel\,
      I2 => B_V_data_1_payload_A(31),
      O => \^in0_v_tdata_int_regslice\(31)
    );
\oldMax_V_10_fu_534[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(32),
      I1 => \^b_v_data_1_sel\,
      I2 => B_V_data_1_payload_A(32),
      O => \^in0_v_tdata_int_regslice\(32)
    );
\oldMax_V_10_fu_534[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B22BBBB22222B22"
    )
        port map (
      I0 => \^in0_v_tdata_int_regslice\(32),
      I1 => \ap_sig_allocacmp_oldMax_V_10_load__2\(2),
      I2 => \ap_sig_allocacmp_oldMax_V_10_load__2\(0),
      I3 => \^in0_v_tdata_int_regslice\(30),
      I4 => \ap_sig_allocacmp_oldMax_V_10_load__2\(1),
      I5 => \^in0_v_tdata_int_regslice\(31),
      O => \^b_v_data_1_payload_b_reg[32]_0\
    );
\oldMax_V_11_fu_538[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(33),
      I1 => \^b_v_data_1_sel\,
      I2 => B_V_data_1_payload_A(33),
      O => \^in0_v_tdata_int_regslice\(33)
    );
\oldMax_V_11_fu_538[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(34),
      I1 => \^b_v_data_1_sel\,
      I2 => B_V_data_1_payload_A(34),
      O => \^in0_v_tdata_int_regslice\(34)
    );
\oldMax_V_11_fu_538[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(35),
      I1 => \^b_v_data_1_sel\,
      I2 => B_V_data_1_payload_A(35),
      O => \^in0_v_tdata_int_regslice\(35)
    );
\oldMax_V_11_fu_538[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B22BBBB22222B22"
    )
        port map (
      I0 => \^in0_v_tdata_int_regslice\(35),
      I1 => \ap_sig_allocacmp_oldMax_V_11_load__2\(2),
      I2 => \ap_sig_allocacmp_oldMax_V_11_load__2\(0),
      I3 => \^in0_v_tdata_int_regslice\(33),
      I4 => \ap_sig_allocacmp_oldMax_V_11_load__2\(1),
      I5 => \^in0_v_tdata_int_regslice\(34),
      O => \^b_v_data_1_payload_b_reg[35]_0\
    );
\oldMax_V_12_fu_542[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(36),
      I1 => \^b_v_data_1_sel\,
      I2 => B_V_data_1_payload_A(36),
      O => \^in0_v_tdata_int_regslice\(36)
    );
\oldMax_V_12_fu_542[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(37),
      I1 => \^b_v_data_1_sel\,
      I2 => B_V_data_1_payload_A(37),
      O => \^in0_v_tdata_int_regslice\(37)
    );
\oldMax_V_12_fu_542[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(38),
      I1 => \^b_v_data_1_sel\,
      I2 => B_V_data_1_payload_A(38),
      O => \^in0_v_tdata_int_regslice\(38)
    );
\oldMax_V_12_fu_542[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B22BBBB22222B22"
    )
        port map (
      I0 => \^in0_v_tdata_int_regslice\(38),
      I1 => \ap_sig_allocacmp_oldMax_V_12_load__2\(2),
      I2 => \ap_sig_allocacmp_oldMax_V_12_load__2\(0),
      I3 => \^in0_v_tdata_int_regslice\(36),
      I4 => \ap_sig_allocacmp_oldMax_V_12_load__2\(1),
      I5 => \^in0_v_tdata_int_regslice\(37),
      O => \^b_v_data_1_payload_b_reg[38]_0\
    );
\oldMax_V_13_fu_546[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(39),
      I1 => \^b_v_data_1_sel\,
      I2 => B_V_data_1_payload_A(39),
      O => \^in0_v_tdata_int_regslice\(39)
    );
\oldMax_V_13_fu_546[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(40),
      I1 => \^b_v_data_1_sel\,
      I2 => B_V_data_1_payload_A(40),
      O => \^in0_v_tdata_int_regslice\(40)
    );
\oldMax_V_13_fu_546[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(41),
      I1 => \^b_v_data_1_sel\,
      I2 => B_V_data_1_payload_A(41),
      O => \^in0_v_tdata_int_regslice\(41)
    );
\oldMax_V_13_fu_546[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B22BBBB22222B22"
    )
        port map (
      I0 => \^in0_v_tdata_int_regslice\(41),
      I1 => \ap_sig_allocacmp_oldMax_V_13_load__2\(2),
      I2 => \ap_sig_allocacmp_oldMax_V_13_load__2\(0),
      I3 => \^in0_v_tdata_int_regslice\(39),
      I4 => \ap_sig_allocacmp_oldMax_V_13_load__2\(1),
      I5 => \^in0_v_tdata_int_regslice\(40),
      O => \^b_v_data_1_payload_b_reg[41]_0\
    );
\oldMax_V_14_fu_550[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(42),
      I1 => \^b_v_data_1_sel\,
      I2 => B_V_data_1_payload_A(42),
      O => \^in0_v_tdata_int_regslice\(42)
    );
\oldMax_V_14_fu_550[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(43),
      I1 => \^b_v_data_1_sel\,
      I2 => B_V_data_1_payload_A(43),
      O => \^in0_v_tdata_int_regslice\(43)
    );
\oldMax_V_14_fu_550[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(44),
      I1 => \^b_v_data_1_sel\,
      I2 => B_V_data_1_payload_A(44),
      O => \^in0_v_tdata_int_regslice\(44)
    );
\oldMax_V_14_fu_550[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B22BBBB22222B22"
    )
        port map (
      I0 => \^in0_v_tdata_int_regslice\(44),
      I1 => \ap_sig_allocacmp_oldMax_V_14_load__2\(2),
      I2 => \ap_sig_allocacmp_oldMax_V_14_load__2\(0),
      I3 => \^in0_v_tdata_int_regslice\(42),
      I4 => \ap_sig_allocacmp_oldMax_V_14_load__2\(1),
      I5 => \^in0_v_tdata_int_regslice\(43),
      O => \^b_v_data_1_payload_b_reg[44]_0\
    );
\oldMax_V_15_fu_554[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(45),
      I1 => \^b_v_data_1_sel\,
      I2 => B_V_data_1_payload_A(45),
      O => \^in0_v_tdata_int_regslice\(45)
    );
\oldMax_V_15_fu_554[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(46),
      I1 => \^b_v_data_1_sel\,
      I2 => B_V_data_1_payload_A(46),
      O => \^in0_v_tdata_int_regslice\(46)
    );
\oldMax_V_15_fu_554[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(47),
      I1 => \^b_v_data_1_sel\,
      I2 => B_V_data_1_payload_A(47),
      O => \^in0_v_tdata_int_regslice\(47)
    );
\oldMax_V_15_fu_554[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B22BBBB22222B22"
    )
        port map (
      I0 => \^in0_v_tdata_int_regslice\(47),
      I1 => \ap_sig_allocacmp_oldMax_V_15_load__2\(2),
      I2 => \ap_sig_allocacmp_oldMax_V_15_load__2\(0),
      I3 => \^in0_v_tdata_int_regslice\(45),
      I4 => \ap_sig_allocacmp_oldMax_V_15_load__2\(1),
      I5 => \^in0_v_tdata_int_regslice\(46),
      O => \^b_v_data_1_payload_b_reg[47]_0\
    );
\oldMax_V_16_fu_558[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(48),
      I1 => \^b_v_data_1_sel\,
      I2 => B_V_data_1_payload_A(48),
      O => \^in0_v_tdata_int_regslice\(48)
    );
\oldMax_V_16_fu_558[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(49),
      I1 => \^b_v_data_1_sel\,
      I2 => B_V_data_1_payload_A(49),
      O => \^in0_v_tdata_int_regslice\(49)
    );
\oldMax_V_16_fu_558[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(50),
      I1 => \^b_v_data_1_sel\,
      I2 => B_V_data_1_payload_A(50),
      O => \^in0_v_tdata_int_regslice\(50)
    );
\oldMax_V_16_fu_558[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B22BBBB22222B22"
    )
        port map (
      I0 => \^in0_v_tdata_int_regslice\(50),
      I1 => \ap_sig_allocacmp_oldMax_V_16_load__2\(2),
      I2 => \ap_sig_allocacmp_oldMax_V_16_load__2\(0),
      I3 => \^in0_v_tdata_int_regslice\(48),
      I4 => \ap_sig_allocacmp_oldMax_V_16_load__2\(1),
      I5 => \^in0_v_tdata_int_regslice\(49),
      O => \^b_v_data_1_payload_b_reg[50]_0\
    );
\oldMax_V_17_fu_562[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(51),
      I1 => \^b_v_data_1_sel\,
      I2 => B_V_data_1_payload_A(51),
      O => \^in0_v_tdata_int_regslice\(51)
    );
\oldMax_V_17_fu_562[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(52),
      I1 => \^b_v_data_1_sel\,
      I2 => B_V_data_1_payload_A(52),
      O => \^in0_v_tdata_int_regslice\(52)
    );
\oldMax_V_17_fu_562[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(53),
      I1 => \^b_v_data_1_sel\,
      I2 => B_V_data_1_payload_A(53),
      O => \^in0_v_tdata_int_regslice\(53)
    );
\oldMax_V_17_fu_562[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B22BBBB22222B22"
    )
        port map (
      I0 => \^in0_v_tdata_int_regslice\(53),
      I1 => \ap_sig_allocacmp_oldMax_V_17_load__2\(2),
      I2 => \ap_sig_allocacmp_oldMax_V_17_load__2\(0),
      I3 => \^in0_v_tdata_int_regslice\(51),
      I4 => \ap_sig_allocacmp_oldMax_V_17_load__2\(1),
      I5 => \^in0_v_tdata_int_regslice\(52),
      O => \^b_v_data_1_payload_b_reg[53]_0\
    );
\oldMax_V_18_fu_566[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(54),
      I1 => \^b_v_data_1_sel\,
      I2 => B_V_data_1_payload_A(54),
      O => \^in0_v_tdata_int_regslice\(54)
    );
\oldMax_V_18_fu_566[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(55),
      I1 => \^b_v_data_1_sel\,
      I2 => B_V_data_1_payload_A(55),
      O => \^in0_v_tdata_int_regslice\(55)
    );
\oldMax_V_18_fu_566[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(56),
      I1 => \^b_v_data_1_sel\,
      I2 => B_V_data_1_payload_A(56),
      O => \^in0_v_tdata_int_regslice\(56)
    );
\oldMax_V_18_fu_566[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B22BBBB22222B22"
    )
        port map (
      I0 => \^in0_v_tdata_int_regslice\(56),
      I1 => \ap_sig_allocacmp_oldMax_V_18_load__2\(2),
      I2 => \ap_sig_allocacmp_oldMax_V_18_load__2\(0),
      I3 => \^in0_v_tdata_int_regslice\(54),
      I4 => \ap_sig_allocacmp_oldMax_V_18_load__2\(1),
      I5 => \^in0_v_tdata_int_regslice\(55),
      O => \^b_v_data_1_payload_b_reg[56]_0\
    );
\oldMax_V_19_fu_570[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(57),
      I1 => \^b_v_data_1_sel\,
      I2 => B_V_data_1_payload_A(57),
      O => \^in0_v_tdata_int_regslice\(57)
    );
\oldMax_V_19_fu_570[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(58),
      I1 => \^b_v_data_1_sel\,
      I2 => B_V_data_1_payload_A(58),
      O => \^in0_v_tdata_int_regslice\(58)
    );
\oldMax_V_19_fu_570[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(59),
      I1 => \^b_v_data_1_sel\,
      I2 => B_V_data_1_payload_A(59),
      O => \^in0_v_tdata_int_regslice\(59)
    );
\oldMax_V_19_fu_570[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B22BBBB22222B22"
    )
        port map (
      I0 => \^in0_v_tdata_int_regslice\(59),
      I1 => \ap_sig_allocacmp_oldMax_V_19_load__2\(2),
      I2 => \ap_sig_allocacmp_oldMax_V_19_load__2\(0),
      I3 => \^in0_v_tdata_int_regslice\(57),
      I4 => \ap_sig_allocacmp_oldMax_V_19_load__2\(1),
      I5 => \^in0_v_tdata_int_regslice\(58),
      O => \^b_v_data_1_payload_b_reg[59]_0\
    );
\oldMax_V_1_fu_498[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(3),
      I1 => \^b_v_data_1_sel\,
      I2 => B_V_data_1_payload_A(3),
      O => \^in0_v_tdata_int_regslice\(3)
    );
\oldMax_V_1_fu_498[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(4),
      I1 => \^b_v_data_1_sel\,
      I2 => B_V_data_1_payload_A(4),
      O => \^in0_v_tdata_int_regslice\(4)
    );
\oldMax_V_1_fu_498[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(5),
      I1 => \^b_v_data_1_sel\,
      I2 => B_V_data_1_payload_A(5),
      O => \^in0_v_tdata_int_regslice\(5)
    );
\oldMax_V_1_fu_498[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B22BBBB22222B22"
    )
        port map (
      I0 => \^in0_v_tdata_int_regslice\(5),
      I1 => \ap_sig_allocacmp_oldMax_V_1_load__2\(2),
      I2 => \ap_sig_allocacmp_oldMax_V_1_load__2\(0),
      I3 => \^in0_v_tdata_int_regslice\(3),
      I4 => \ap_sig_allocacmp_oldMax_V_1_load__2\(1),
      I5 => \^in0_v_tdata_int_regslice\(4),
      O => \^b_v_data_1_payload_b_reg[5]_0\
    );
\oldMax_V_20_fu_574[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(60),
      I1 => \^b_v_data_1_sel\,
      I2 => B_V_data_1_payload_A(60),
      O => \^in0_v_tdata_int_regslice\(60)
    );
\oldMax_V_20_fu_574[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(61),
      I1 => \^b_v_data_1_sel\,
      I2 => B_V_data_1_payload_A(61),
      O => \^in0_v_tdata_int_regslice\(61)
    );
\oldMax_V_20_fu_574[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(62),
      I1 => \^b_v_data_1_sel\,
      I2 => B_V_data_1_payload_A(62),
      O => \^in0_v_tdata_int_regslice\(62)
    );
\oldMax_V_20_fu_574[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B22BBBB22222B22"
    )
        port map (
      I0 => \^in0_v_tdata_int_regslice\(62),
      I1 => \ap_sig_allocacmp_oldMax_V_20_load__2\(2),
      I2 => \ap_sig_allocacmp_oldMax_V_20_load__2\(0),
      I3 => \^in0_v_tdata_int_regslice\(60),
      I4 => \ap_sig_allocacmp_oldMax_V_20_load__2\(1),
      I5 => \^in0_v_tdata_int_regslice\(61),
      O => \^b_v_data_1_payload_b_reg[62]_0\
    );
\oldMax_V_21_fu_578[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(63),
      I1 => \^b_v_data_1_sel\,
      I2 => B_V_data_1_payload_A(63),
      O => \^in0_v_tdata_int_regslice\(63)
    );
\oldMax_V_21_fu_578[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(64),
      I1 => \^b_v_data_1_sel\,
      I2 => B_V_data_1_payload_A(64),
      O => \^in0_v_tdata_int_regslice\(64)
    );
\oldMax_V_21_fu_578[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(65),
      I1 => \^b_v_data_1_sel\,
      I2 => B_V_data_1_payload_A(65),
      O => \^in0_v_tdata_int_regslice\(65)
    );
\oldMax_V_21_fu_578[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B22BBBB22222B22"
    )
        port map (
      I0 => \^in0_v_tdata_int_regslice\(65),
      I1 => \ap_sig_allocacmp_oldMax_V_21_load__2\(2),
      I2 => \ap_sig_allocacmp_oldMax_V_21_load__2\(0),
      I3 => \^in0_v_tdata_int_regslice\(63),
      I4 => \ap_sig_allocacmp_oldMax_V_21_load__2\(1),
      I5 => \^in0_v_tdata_int_regslice\(64),
      O => \^b_v_data_1_payload_b_reg[65]_0\
    );
\oldMax_V_22_fu_582[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(66),
      I1 => B_V_data_1_sel_rd_reg_rep_n_0,
      I2 => B_V_data_1_payload_A(66),
      O => \^in0_v_tdata_int_regslice\(66)
    );
\oldMax_V_22_fu_582[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(67),
      I1 => B_V_data_1_sel_rd_reg_rep_n_0,
      I2 => B_V_data_1_payload_A(67),
      O => \^in0_v_tdata_int_regslice\(67)
    );
\oldMax_V_22_fu_582[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(68),
      I1 => B_V_data_1_sel_rd_reg_rep_n_0,
      I2 => B_V_data_1_payload_A(68),
      O => \^in0_v_tdata_int_regslice\(68)
    );
\oldMax_V_22_fu_582[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B22BBBB22222B22"
    )
        port map (
      I0 => \^in0_v_tdata_int_regslice\(68),
      I1 => \ap_sig_allocacmp_oldMax_V_22_load__2\(2),
      I2 => \ap_sig_allocacmp_oldMax_V_22_load__2\(0),
      I3 => \^in0_v_tdata_int_regslice\(66),
      I4 => \ap_sig_allocacmp_oldMax_V_22_load__2\(1),
      I5 => \^in0_v_tdata_int_regslice\(67),
      O => \^b_v_data_1_payload_b_reg[68]_0\
    );
\oldMax_V_23_fu_586[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(69),
      I1 => B_V_data_1_sel_rd_reg_rep_n_0,
      I2 => B_V_data_1_payload_A(69),
      O => \^in0_v_tdata_int_regslice\(69)
    );
\oldMax_V_23_fu_586[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(70),
      I1 => B_V_data_1_sel_rd_reg_rep_n_0,
      I2 => B_V_data_1_payload_A(70),
      O => \^in0_v_tdata_int_regslice\(70)
    );
\oldMax_V_23_fu_586[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(71),
      I1 => B_V_data_1_sel_rd_reg_rep_n_0,
      I2 => B_V_data_1_payload_A(71),
      O => \^in0_v_tdata_int_regslice\(71)
    );
\oldMax_V_23_fu_586[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B22BBBB22222B22"
    )
        port map (
      I0 => \^in0_v_tdata_int_regslice\(71),
      I1 => \ap_sig_allocacmp_oldMax_V_23_load__2\(2),
      I2 => \ap_sig_allocacmp_oldMax_V_23_load__2\(0),
      I3 => \^in0_v_tdata_int_regslice\(69),
      I4 => \ap_sig_allocacmp_oldMax_V_23_load__2\(1),
      I5 => \^in0_v_tdata_int_regslice\(70),
      O => \^b_v_data_1_payload_b_reg[71]_0\
    );
\oldMax_V_24_fu_590[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(72),
      I1 => B_V_data_1_sel_rd_reg_rep_n_0,
      I2 => B_V_data_1_payload_A(72),
      O => \^in0_v_tdata_int_regslice\(72)
    );
\oldMax_V_24_fu_590[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(73),
      I1 => B_V_data_1_sel_rd_reg_rep_n_0,
      I2 => B_V_data_1_payload_A(73),
      O => \^in0_v_tdata_int_regslice\(73)
    );
\oldMax_V_24_fu_590[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(74),
      I1 => B_V_data_1_sel_rd_reg_rep_n_0,
      I2 => B_V_data_1_payload_A(74),
      O => \^in0_v_tdata_int_regslice\(74)
    );
\oldMax_V_24_fu_590[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B22BBBB22222B22"
    )
        port map (
      I0 => \^in0_v_tdata_int_regslice\(74),
      I1 => \ap_sig_allocacmp_oldMax_V_24_load__2\(2),
      I2 => \ap_sig_allocacmp_oldMax_V_24_load__2\(0),
      I3 => \^in0_v_tdata_int_regslice\(72),
      I4 => \ap_sig_allocacmp_oldMax_V_24_load__2\(1),
      I5 => \^in0_v_tdata_int_regslice\(73),
      O => \^b_v_data_1_payload_b_reg[74]_0\
    );
\oldMax_V_25_fu_594[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(75),
      I1 => B_V_data_1_sel_rd_reg_rep_n_0,
      I2 => B_V_data_1_payload_A(75),
      O => \^in0_v_tdata_int_regslice\(75)
    );
\oldMax_V_25_fu_594[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(76),
      I1 => B_V_data_1_sel_rd_reg_rep_n_0,
      I2 => B_V_data_1_payload_A(76),
      O => \^in0_v_tdata_int_regslice\(76)
    );
\oldMax_V_25_fu_594[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(77),
      I1 => B_V_data_1_sel_rd_reg_rep_n_0,
      I2 => B_V_data_1_payload_A(77),
      O => \^in0_v_tdata_int_regslice\(77)
    );
\oldMax_V_25_fu_594[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B22BBBB22222B22"
    )
        port map (
      I0 => \^in0_v_tdata_int_regslice\(77),
      I1 => \ap_sig_allocacmp_oldMax_V_25_load__2\(2),
      I2 => \ap_sig_allocacmp_oldMax_V_25_load__2\(0),
      I3 => \^in0_v_tdata_int_regslice\(75),
      I4 => \ap_sig_allocacmp_oldMax_V_25_load__2\(1),
      I5 => \^in0_v_tdata_int_regslice\(76),
      O => \^b_v_data_1_payload_b_reg[77]_0\
    );
\oldMax_V_26_fu_598[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(78),
      I1 => B_V_data_1_sel_rd_reg_rep_n_0,
      I2 => B_V_data_1_payload_A(78),
      O => \^in0_v_tdata_int_regslice\(78)
    );
\oldMax_V_26_fu_598[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(79),
      I1 => B_V_data_1_sel_rd_reg_rep_n_0,
      I2 => B_V_data_1_payload_A(79),
      O => \^in0_v_tdata_int_regslice\(79)
    );
\oldMax_V_26_fu_598[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(80),
      I1 => B_V_data_1_sel_rd_reg_rep_n_0,
      I2 => B_V_data_1_payload_A(80),
      O => \^in0_v_tdata_int_regslice\(80)
    );
\oldMax_V_26_fu_598[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B22BBBB22222B22"
    )
        port map (
      I0 => \^in0_v_tdata_int_regslice\(80),
      I1 => \ap_sig_allocacmp_oldMax_V_26_load__2\(2),
      I2 => \ap_sig_allocacmp_oldMax_V_26_load__2\(0),
      I3 => \^in0_v_tdata_int_regslice\(78),
      I4 => \ap_sig_allocacmp_oldMax_V_26_load__2\(1),
      I5 => \^in0_v_tdata_int_regslice\(79),
      O => \^b_v_data_1_payload_b_reg[80]_0\
    );
\oldMax_V_27_fu_602[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(81),
      I1 => B_V_data_1_sel_rd_reg_rep_n_0,
      I2 => B_V_data_1_payload_A(81),
      O => \^in0_v_tdata_int_regslice\(81)
    );
\oldMax_V_27_fu_602[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(82),
      I1 => B_V_data_1_sel_rd_reg_rep_n_0,
      I2 => B_V_data_1_payload_A(82),
      O => \^in0_v_tdata_int_regslice\(82)
    );
\oldMax_V_27_fu_602[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(83),
      I1 => B_V_data_1_sel_rd_reg_rep_n_0,
      I2 => B_V_data_1_payload_A(83),
      O => \^in0_v_tdata_int_regslice\(83)
    );
\oldMax_V_27_fu_602[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B22BBBB22222B22"
    )
        port map (
      I0 => \^in0_v_tdata_int_regslice\(83),
      I1 => \ap_sig_allocacmp_oldMax_V_27_load__2\(2),
      I2 => \ap_sig_allocacmp_oldMax_V_27_load__2\(0),
      I3 => \^in0_v_tdata_int_regslice\(81),
      I4 => \ap_sig_allocacmp_oldMax_V_27_load__2\(1),
      I5 => \^in0_v_tdata_int_regslice\(82),
      O => \^b_v_data_1_payload_b_reg[83]_0\
    );
\oldMax_V_28_fu_606[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(84),
      I1 => B_V_data_1_sel_rd_reg_rep_n_0,
      I2 => B_V_data_1_payload_A(84),
      O => \^in0_v_tdata_int_regslice\(84)
    );
\oldMax_V_28_fu_606[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(85),
      I1 => B_V_data_1_sel_rd_reg_rep_n_0,
      I2 => B_V_data_1_payload_A(85),
      O => \^in0_v_tdata_int_regslice\(85)
    );
\oldMax_V_28_fu_606[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(86),
      I1 => B_V_data_1_sel_rd_reg_rep_n_0,
      I2 => B_V_data_1_payload_A(86),
      O => \^in0_v_tdata_int_regslice\(86)
    );
\oldMax_V_28_fu_606[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B22BBBB22222B22"
    )
        port map (
      I0 => \^in0_v_tdata_int_regslice\(86),
      I1 => \ap_sig_allocacmp_oldMax_V_28_load__2\(2),
      I2 => \ap_sig_allocacmp_oldMax_V_28_load__2\(0),
      I3 => \^in0_v_tdata_int_regslice\(84),
      I4 => \ap_sig_allocacmp_oldMax_V_28_load__2\(1),
      I5 => \^in0_v_tdata_int_regslice\(85),
      O => \^b_v_data_1_payload_b_reg[86]_0\
    );
\oldMax_V_29_fu_610[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(87),
      I1 => B_V_data_1_sel_rd_reg_rep_n_0,
      I2 => B_V_data_1_payload_A(87),
      O => \^in0_v_tdata_int_regslice\(87)
    );
\oldMax_V_29_fu_610[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(88),
      I1 => B_V_data_1_sel_rd_reg_rep_n_0,
      I2 => B_V_data_1_payload_A(88),
      O => \^in0_v_tdata_int_regslice\(88)
    );
\oldMax_V_29_fu_610[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(89),
      I1 => B_V_data_1_sel_rd_reg_rep_n_0,
      I2 => B_V_data_1_payload_A(89),
      O => \^in0_v_tdata_int_regslice\(89)
    );
\oldMax_V_29_fu_610[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B22BBBB22222B22"
    )
        port map (
      I0 => \^in0_v_tdata_int_regslice\(89),
      I1 => \ap_sig_allocacmp_oldMax_V_29_load__2\(2),
      I2 => \ap_sig_allocacmp_oldMax_V_29_load__2\(0),
      I3 => \^in0_v_tdata_int_regslice\(87),
      I4 => \ap_sig_allocacmp_oldMax_V_29_load__2\(1),
      I5 => \^in0_v_tdata_int_regslice\(88),
      O => \^b_v_data_1_payload_b_reg[89]_0\
    );
\oldMax_V_2_fu_502[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(6),
      I1 => \^b_v_data_1_sel\,
      I2 => B_V_data_1_payload_A(6),
      O => \^in0_v_tdata_int_regslice\(6)
    );
\oldMax_V_2_fu_502[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(7),
      I1 => \^b_v_data_1_sel\,
      I2 => B_V_data_1_payload_A(7),
      O => \^in0_v_tdata_int_regslice\(7)
    );
\oldMax_V_2_fu_502[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(8),
      I1 => \^b_v_data_1_sel\,
      I2 => B_V_data_1_payload_A(8),
      O => \^in0_v_tdata_int_regslice\(8)
    );
\oldMax_V_2_fu_502[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B22BBBB22222B22"
    )
        port map (
      I0 => \^in0_v_tdata_int_regslice\(8),
      I1 => \ap_sig_allocacmp_oldMax_V_2_load__2\(2),
      I2 => \ap_sig_allocacmp_oldMax_V_2_load__2\(0),
      I3 => \^in0_v_tdata_int_regslice\(6),
      I4 => \ap_sig_allocacmp_oldMax_V_2_load__2\(1),
      I5 => \^in0_v_tdata_int_regslice\(7),
      O => \^b_v_data_1_payload_b_reg[8]_0\
    );
\oldMax_V_30_fu_614[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(90),
      I1 => B_V_data_1_sel_rd_reg_rep_n_0,
      I2 => B_V_data_1_payload_A(90),
      O => \^in0_v_tdata_int_regslice\(90)
    );
\oldMax_V_30_fu_614[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(91),
      I1 => B_V_data_1_sel_rd_reg_rep_n_0,
      I2 => B_V_data_1_payload_A(91),
      O => \^in0_v_tdata_int_regslice\(91)
    );
\oldMax_V_30_fu_614[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(92),
      I1 => B_V_data_1_sel_rd_reg_rep_n_0,
      I2 => B_V_data_1_payload_A(92),
      O => \^in0_v_tdata_int_regslice\(92)
    );
\oldMax_V_30_fu_614[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B22BBBB22222B22"
    )
        port map (
      I0 => \^in0_v_tdata_int_regslice\(92),
      I1 => \ap_sig_allocacmp_oldMax_V_30_load__2\(2),
      I2 => \ap_sig_allocacmp_oldMax_V_30_load__2\(0),
      I3 => \^in0_v_tdata_int_regslice\(90),
      I4 => \ap_sig_allocacmp_oldMax_V_30_load__2\(1),
      I5 => \^in0_v_tdata_int_regslice\(91),
      O => \^b_v_data_1_payload_b_reg[92]_0\
    );
\oldMax_V_31_fu_618[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(93),
      I1 => B_V_data_1_sel_rd_reg_rep_n_0,
      I2 => B_V_data_1_payload_A(93),
      O => \^in0_v_tdata_int_regslice\(93)
    );
\oldMax_V_31_fu_618[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(94),
      I1 => B_V_data_1_sel_rd_reg_rep_n_0,
      I2 => B_V_data_1_payload_A(94),
      O => \^in0_v_tdata_int_regslice\(94)
    );
\oldMax_V_31_fu_618[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(95),
      I1 => B_V_data_1_sel_rd_reg_rep_n_0,
      I2 => B_V_data_1_payload_A(95),
      O => \^in0_v_tdata_int_regslice\(95)
    );
\oldMax_V_31_fu_618[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B22BBBB22222B22"
    )
        port map (
      I0 => \^in0_v_tdata_int_regslice\(95),
      I1 => \ap_sig_allocacmp_oldMax_V_31_load__2\(2),
      I2 => \ap_sig_allocacmp_oldMax_V_31_load__2\(0),
      I3 => \^in0_v_tdata_int_regslice\(93),
      I4 => \ap_sig_allocacmp_oldMax_V_31_load__2\(1),
      I5 => \^in0_v_tdata_int_regslice\(94),
      O => \^b_v_data_1_payload_b_reg[95]_0\
    );
\oldMax_V_32_fu_622[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(96),
      I1 => B_V_data_1_sel_rd_reg_rep_n_0,
      I2 => B_V_data_1_payload_A(96),
      O => \^in0_v_tdata_int_regslice\(96)
    );
\oldMax_V_32_fu_622[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(97),
      I1 => B_V_data_1_sel_rd_reg_rep_n_0,
      I2 => B_V_data_1_payload_A(97),
      O => \^in0_v_tdata_int_regslice\(97)
    );
\oldMax_V_32_fu_622[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(98),
      I1 => B_V_data_1_sel_rd_reg_rep_n_0,
      I2 => B_V_data_1_payload_A(98),
      O => \^in0_v_tdata_int_regslice\(98)
    );
\oldMax_V_32_fu_622[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B22BBBB22222B22"
    )
        port map (
      I0 => \^in0_v_tdata_int_regslice\(98),
      I1 => \ap_sig_allocacmp_oldMax_V_32_load__2\(2),
      I2 => \ap_sig_allocacmp_oldMax_V_32_load__2\(0),
      I3 => \^in0_v_tdata_int_regslice\(96),
      I4 => \ap_sig_allocacmp_oldMax_V_32_load__2\(1),
      I5 => \^in0_v_tdata_int_regslice\(97),
      O => \^b_v_data_1_payload_b_reg[98]_0\
    );
\oldMax_V_33_fu_626[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(99),
      I1 => B_V_data_1_sel_rd_reg_rep_n_0,
      I2 => B_V_data_1_payload_A(99),
      O => \^in0_v_tdata_int_regslice\(99)
    );
\oldMax_V_33_fu_626[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(100),
      I1 => B_V_data_1_sel_rd_reg_rep_n_0,
      I2 => B_V_data_1_payload_A(100),
      O => \^in0_v_tdata_int_regslice\(100)
    );
\oldMax_V_33_fu_626[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(101),
      I1 => B_V_data_1_sel_rd_reg_rep_n_0,
      I2 => B_V_data_1_payload_A(101),
      O => \^in0_v_tdata_int_regslice\(101)
    );
\oldMax_V_33_fu_626[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B22BBBB22222B22"
    )
        port map (
      I0 => \^in0_v_tdata_int_regslice\(101),
      I1 => \ap_sig_allocacmp_oldMax_V_33_load__2\(2),
      I2 => \ap_sig_allocacmp_oldMax_V_33_load__2\(0),
      I3 => \^in0_v_tdata_int_regslice\(99),
      I4 => \ap_sig_allocacmp_oldMax_V_33_load__2\(1),
      I5 => \^in0_v_tdata_int_regslice\(100),
      O => \^b_v_data_1_payload_b_reg[101]_0\
    );
\oldMax_V_34_fu_630[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(102),
      I1 => B_V_data_1_sel_rd_reg_rep_n_0,
      I2 => B_V_data_1_payload_A(102),
      O => \^in0_v_tdata_int_regslice\(102)
    );
\oldMax_V_34_fu_630[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(103),
      I1 => B_V_data_1_sel_rd_reg_rep_n_0,
      I2 => B_V_data_1_payload_A(103),
      O => \^in0_v_tdata_int_regslice\(103)
    );
\oldMax_V_34_fu_630[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(104),
      I1 => B_V_data_1_sel_rd_reg_rep_n_0,
      I2 => B_V_data_1_payload_A(104),
      O => \^in0_v_tdata_int_regslice\(104)
    );
\oldMax_V_34_fu_630[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B22BBBB22222B22"
    )
        port map (
      I0 => \^in0_v_tdata_int_regslice\(104),
      I1 => \ap_sig_allocacmp_oldMax_V_34_load__2\(2),
      I2 => \ap_sig_allocacmp_oldMax_V_34_load__2\(0),
      I3 => \^in0_v_tdata_int_regslice\(102),
      I4 => \ap_sig_allocacmp_oldMax_V_34_load__2\(1),
      I5 => \^in0_v_tdata_int_regslice\(103),
      O => \^b_v_data_1_payload_b_reg[104]_0\
    );
\oldMax_V_35_fu_634[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(105),
      I1 => B_V_data_1_sel_rd_reg_rep_n_0,
      I2 => B_V_data_1_payload_A(105),
      O => \^in0_v_tdata_int_regslice\(105)
    );
\oldMax_V_35_fu_634[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(106),
      I1 => B_V_data_1_sel_rd_reg_rep_n_0,
      I2 => B_V_data_1_payload_A(106),
      O => \^in0_v_tdata_int_regslice\(106)
    );
\oldMax_V_35_fu_634[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(107),
      I1 => B_V_data_1_sel_rd_reg_rep_n_0,
      I2 => B_V_data_1_payload_A(107),
      O => \^in0_v_tdata_int_regslice\(107)
    );
\oldMax_V_35_fu_634[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B22BBBB22222B22"
    )
        port map (
      I0 => \^in0_v_tdata_int_regslice\(107),
      I1 => \ap_sig_allocacmp_oldMax_V_35_load__2\(2),
      I2 => \ap_sig_allocacmp_oldMax_V_35_load__2\(0),
      I3 => \^in0_v_tdata_int_regslice\(105),
      I4 => \ap_sig_allocacmp_oldMax_V_35_load__2\(1),
      I5 => \^in0_v_tdata_int_regslice\(106),
      O => \^b_v_data_1_payload_b_reg[107]_0\
    );
\oldMax_V_36_fu_638[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(108),
      I1 => B_V_data_1_sel_rd_reg_rep_n_0,
      I2 => B_V_data_1_payload_A(108),
      O => \^in0_v_tdata_int_regslice\(108)
    );
\oldMax_V_36_fu_638[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(109),
      I1 => B_V_data_1_sel_rd_reg_rep_n_0,
      I2 => B_V_data_1_payload_A(109),
      O => \^in0_v_tdata_int_regslice\(109)
    );
\oldMax_V_36_fu_638[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(110),
      I1 => B_V_data_1_sel_rd_reg_rep_n_0,
      I2 => B_V_data_1_payload_A(110),
      O => \^in0_v_tdata_int_regslice\(110)
    );
\oldMax_V_36_fu_638[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B22BBBB22222B22"
    )
        port map (
      I0 => \^in0_v_tdata_int_regslice\(110),
      I1 => \ap_sig_allocacmp_oldMax_V_36_load__2\(2),
      I2 => \ap_sig_allocacmp_oldMax_V_36_load__2\(0),
      I3 => \^in0_v_tdata_int_regslice\(108),
      I4 => \ap_sig_allocacmp_oldMax_V_36_load__2\(1),
      I5 => \^in0_v_tdata_int_regslice\(109),
      O => \^b_v_data_1_payload_b_reg[110]_0\
    );
\oldMax_V_37_fu_642[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(111),
      I1 => B_V_data_1_sel_rd_reg_rep_n_0,
      I2 => B_V_data_1_payload_A(111),
      O => \^in0_v_tdata_int_regslice\(111)
    );
\oldMax_V_37_fu_642[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(112),
      I1 => B_V_data_1_sel_rd_reg_rep_n_0,
      I2 => B_V_data_1_payload_A(112),
      O => \^in0_v_tdata_int_regslice\(112)
    );
\oldMax_V_37_fu_642[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(113),
      I1 => B_V_data_1_sel_rd_reg_rep_n_0,
      I2 => B_V_data_1_payload_A(113),
      O => \^in0_v_tdata_int_regslice\(113)
    );
\oldMax_V_37_fu_642[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B22BBBB22222B22"
    )
        port map (
      I0 => \^in0_v_tdata_int_regslice\(113),
      I1 => \ap_sig_allocacmp_oldMax_V_37_load__2\(2),
      I2 => \ap_sig_allocacmp_oldMax_V_37_load__2\(0),
      I3 => \^in0_v_tdata_int_regslice\(111),
      I4 => \ap_sig_allocacmp_oldMax_V_37_load__2\(1),
      I5 => \^in0_v_tdata_int_regslice\(112),
      O => \^b_v_data_1_payload_b_reg[113]_0\
    );
\oldMax_V_38_fu_646[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(114),
      I1 => B_V_data_1_sel_rd_reg_rep_n_0,
      I2 => B_V_data_1_payload_A(114),
      O => \^in0_v_tdata_int_regslice\(114)
    );
\oldMax_V_38_fu_646[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(115),
      I1 => B_V_data_1_sel_rd_reg_rep_n_0,
      I2 => B_V_data_1_payload_A(115),
      O => \^in0_v_tdata_int_regslice\(115)
    );
\oldMax_V_38_fu_646[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(116),
      I1 => B_V_data_1_sel_rd_reg_rep_n_0,
      I2 => B_V_data_1_payload_A(116),
      O => \^in0_v_tdata_int_regslice\(116)
    );
\oldMax_V_38_fu_646[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B22BBBB22222B22"
    )
        port map (
      I0 => \^in0_v_tdata_int_regslice\(116),
      I1 => \ap_sig_allocacmp_oldMax_V_38_load__2\(2),
      I2 => \ap_sig_allocacmp_oldMax_V_38_load__2\(0),
      I3 => \^in0_v_tdata_int_regslice\(114),
      I4 => \ap_sig_allocacmp_oldMax_V_38_load__2\(1),
      I5 => \^in0_v_tdata_int_regslice\(115),
      O => \^b_v_data_1_payload_b_reg[116]_0\
    );
\oldMax_V_39_fu_650[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(117),
      I1 => B_V_data_1_sel_rd_reg_rep_n_0,
      I2 => B_V_data_1_payload_A(117),
      O => \^in0_v_tdata_int_regslice\(117)
    );
\oldMax_V_39_fu_650[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(118),
      I1 => B_V_data_1_sel_rd_reg_rep_n_0,
      I2 => B_V_data_1_payload_A(118),
      O => \^in0_v_tdata_int_regslice\(118)
    );
\oldMax_V_39_fu_650[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(119),
      I1 => B_V_data_1_sel_rd_reg_rep_n_0,
      I2 => B_V_data_1_payload_A(119),
      O => \^in0_v_tdata_int_regslice\(119)
    );
\oldMax_V_39_fu_650[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B22BBBB22222B22"
    )
        port map (
      I0 => \^in0_v_tdata_int_regslice\(119),
      I1 => \ap_sig_allocacmp_oldMax_V_39_load__2\(2),
      I2 => \ap_sig_allocacmp_oldMax_V_39_load__2\(0),
      I3 => \^in0_v_tdata_int_regslice\(117),
      I4 => \ap_sig_allocacmp_oldMax_V_39_load__2\(1),
      I5 => \^in0_v_tdata_int_regslice\(118),
      O => \^b_v_data_1_payload_b_reg[119]_0\
    );
\oldMax_V_3_fu_506[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(9),
      I1 => \^b_v_data_1_sel\,
      I2 => B_V_data_1_payload_A(9),
      O => \^in0_v_tdata_int_regslice\(9)
    );
\oldMax_V_3_fu_506[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(10),
      I1 => \^b_v_data_1_sel\,
      I2 => B_V_data_1_payload_A(10),
      O => \^in0_v_tdata_int_regslice\(10)
    );
\oldMax_V_3_fu_506[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(11),
      I1 => \^b_v_data_1_sel\,
      I2 => B_V_data_1_payload_A(11),
      O => \^in0_v_tdata_int_regslice\(11)
    );
\oldMax_V_3_fu_506[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B22BBBB22222B22"
    )
        port map (
      I0 => \^in0_v_tdata_int_regslice\(11),
      I1 => \ap_sig_allocacmp_oldMax_V_3_load__2\(2),
      I2 => \ap_sig_allocacmp_oldMax_V_3_load__2\(0),
      I3 => \^in0_v_tdata_int_regslice\(9),
      I4 => \ap_sig_allocacmp_oldMax_V_3_load__2\(1),
      I5 => \^in0_v_tdata_int_regslice\(10),
      O => \^b_v_data_1_payload_b_reg[11]_0\
    );
\oldMax_V_40_fu_654[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(120),
      I1 => B_V_data_1_sel_rd_reg_rep_n_0,
      I2 => B_V_data_1_payload_A(120),
      O => \^in0_v_tdata_int_regslice\(120)
    );
\oldMax_V_40_fu_654[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(121),
      I1 => B_V_data_1_sel_rd_reg_rep_n_0,
      I2 => B_V_data_1_payload_A(121),
      O => \^in0_v_tdata_int_regslice\(121)
    );
\oldMax_V_40_fu_654[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(122),
      I1 => B_V_data_1_sel_rd_reg_rep_n_0,
      I2 => B_V_data_1_payload_A(122),
      O => \^in0_v_tdata_int_regslice\(122)
    );
\oldMax_V_40_fu_654[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B22BBBB22222B22"
    )
        port map (
      I0 => \^in0_v_tdata_int_regslice\(122),
      I1 => \ap_sig_allocacmp_oldMax_V_40_load__2\(2),
      I2 => \ap_sig_allocacmp_oldMax_V_40_load__2\(0),
      I3 => \^in0_v_tdata_int_regslice\(120),
      I4 => \ap_sig_allocacmp_oldMax_V_40_load__2\(1),
      I5 => \^in0_v_tdata_int_regslice\(121),
      O => \^b_v_data_1_payload_b_reg[122]_0\
    );
\oldMax_V_41_fu_658[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(123),
      I1 => B_V_data_1_sel_rd_reg_rep_n_0,
      I2 => B_V_data_1_payload_A(123),
      O => \^in0_v_tdata_int_regslice\(123)
    );
\oldMax_V_41_fu_658[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(124),
      I1 => B_V_data_1_sel_rd_reg_rep_n_0,
      I2 => B_V_data_1_payload_A(124),
      O => \^in0_v_tdata_int_regslice\(124)
    );
\oldMax_V_41_fu_658[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(125),
      I1 => B_V_data_1_sel_rd_reg_rep_n_0,
      I2 => B_V_data_1_payload_A(125),
      O => \^in0_v_tdata_int_regslice\(125)
    );
\oldMax_V_41_fu_658[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B22BBBB22222B22"
    )
        port map (
      I0 => \^in0_v_tdata_int_regslice\(125),
      I1 => \ap_sig_allocacmp_oldMax_V_41_load__2\(2),
      I2 => \ap_sig_allocacmp_oldMax_V_41_load__2\(0),
      I3 => \^in0_v_tdata_int_regslice\(123),
      I4 => \ap_sig_allocacmp_oldMax_V_41_load__2\(1),
      I5 => \^in0_v_tdata_int_regslice\(124),
      O => \^b_v_data_1_payload_b_reg[125]_0\
    );
\oldMax_V_42_fu_662[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(126),
      I1 => B_V_data_1_sel_rd_reg_rep_n_0,
      I2 => B_V_data_1_payload_A(126),
      O => \^in0_v_tdata_int_regslice\(126)
    );
\oldMax_V_42_fu_662[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(127),
      I1 => B_V_data_1_sel_rd_reg_rep_n_0,
      I2 => B_V_data_1_payload_A(127),
      O => \^in0_v_tdata_int_regslice\(127)
    );
\oldMax_V_42_fu_662[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(128),
      I1 => B_V_data_1_sel_rd_reg_rep_n_0,
      I2 => B_V_data_1_payload_A(128),
      O => \^in0_v_tdata_int_regslice\(128)
    );
\oldMax_V_42_fu_662[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B22BBBB22222B22"
    )
        port map (
      I0 => \^in0_v_tdata_int_regslice\(128),
      I1 => \ap_sig_allocacmp_oldMax_V_42_load__2\(2),
      I2 => \ap_sig_allocacmp_oldMax_V_42_load__2\(0),
      I3 => \^in0_v_tdata_int_regslice\(126),
      I4 => \ap_sig_allocacmp_oldMax_V_42_load__2\(1),
      I5 => \^in0_v_tdata_int_regslice\(127),
      O => \^b_v_data_1_payload_b_reg[128]_0\
    );
\oldMax_V_43_fu_666[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(129),
      I1 => B_V_data_1_sel_rd_reg_rep_n_0,
      I2 => B_V_data_1_payload_A(129),
      O => \^in0_v_tdata_int_regslice\(129)
    );
\oldMax_V_43_fu_666[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(130),
      I1 => B_V_data_1_sel_rd_reg_rep_n_0,
      I2 => B_V_data_1_payload_A(130),
      O => \^in0_v_tdata_int_regslice\(130)
    );
\oldMax_V_43_fu_666[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(131),
      I1 => B_V_data_1_sel_rd_reg_rep_n_0,
      I2 => B_V_data_1_payload_A(131),
      O => \^in0_v_tdata_int_regslice\(131)
    );
\oldMax_V_43_fu_666[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B22BBBB22222B22"
    )
        port map (
      I0 => \^in0_v_tdata_int_regslice\(131),
      I1 => \ap_sig_allocacmp_oldMax_V_43_load__2\(2),
      I2 => \ap_sig_allocacmp_oldMax_V_43_load__2\(0),
      I3 => \^in0_v_tdata_int_regslice\(129),
      I4 => \ap_sig_allocacmp_oldMax_V_43_load__2\(1),
      I5 => \^in0_v_tdata_int_regslice\(130),
      O => \^b_v_data_1_payload_b_reg[131]_0\
    );
\oldMax_V_44_fu_670[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(132),
      I1 => \B_V_data_1_sel_rd_reg_rep__0_n_0\,
      I2 => B_V_data_1_payload_A(132),
      O => \^in0_v_tdata_int_regslice\(132)
    );
\oldMax_V_44_fu_670[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(133),
      I1 => \B_V_data_1_sel_rd_reg_rep__0_n_0\,
      I2 => B_V_data_1_payload_A(133),
      O => \^in0_v_tdata_int_regslice\(133)
    );
\oldMax_V_44_fu_670[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(134),
      I1 => \B_V_data_1_sel_rd_reg_rep__0_n_0\,
      I2 => B_V_data_1_payload_A(134),
      O => \^in0_v_tdata_int_regslice\(134)
    );
\oldMax_V_44_fu_670[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B22BBBB22222B22"
    )
        port map (
      I0 => \^in0_v_tdata_int_regslice\(134),
      I1 => \ap_sig_allocacmp_oldMax_V_44_load__2\(2),
      I2 => \ap_sig_allocacmp_oldMax_V_44_load__2\(0),
      I3 => \^in0_v_tdata_int_regslice\(132),
      I4 => \ap_sig_allocacmp_oldMax_V_44_load__2\(1),
      I5 => \^in0_v_tdata_int_regslice\(133),
      O => \^b_v_data_1_payload_b_reg[134]_0\
    );
\oldMax_V_45_fu_674[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(135),
      I1 => \B_V_data_1_sel_rd_reg_rep__0_n_0\,
      I2 => B_V_data_1_payload_A(135),
      O => \^in0_v_tdata_int_regslice\(135)
    );
\oldMax_V_45_fu_674[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(136),
      I1 => \B_V_data_1_sel_rd_reg_rep__0_n_0\,
      I2 => B_V_data_1_payload_A(136),
      O => \^in0_v_tdata_int_regslice\(136)
    );
\oldMax_V_45_fu_674[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(137),
      I1 => \B_V_data_1_sel_rd_reg_rep__0_n_0\,
      I2 => B_V_data_1_payload_A(137),
      O => \^in0_v_tdata_int_regslice\(137)
    );
\oldMax_V_45_fu_674[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B22BBBB22222B22"
    )
        port map (
      I0 => \^in0_v_tdata_int_regslice\(137),
      I1 => \ap_sig_allocacmp_oldMax_V_45_load__2\(2),
      I2 => \ap_sig_allocacmp_oldMax_V_45_load__2\(0),
      I3 => \^in0_v_tdata_int_regslice\(135),
      I4 => \ap_sig_allocacmp_oldMax_V_45_load__2\(1),
      I5 => \^in0_v_tdata_int_regslice\(136),
      O => \^b_v_data_1_payload_b_reg[137]_0\
    );
\oldMax_V_46_fu_678[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(138),
      I1 => \B_V_data_1_sel_rd_reg_rep__0_n_0\,
      I2 => B_V_data_1_payload_A(138),
      O => \^in0_v_tdata_int_regslice\(138)
    );
\oldMax_V_46_fu_678[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(139),
      I1 => \B_V_data_1_sel_rd_reg_rep__0_n_0\,
      I2 => B_V_data_1_payload_A(139),
      O => \^in0_v_tdata_int_regslice\(139)
    );
\oldMax_V_46_fu_678[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(140),
      I1 => \B_V_data_1_sel_rd_reg_rep__0_n_0\,
      I2 => B_V_data_1_payload_A(140),
      O => \^in0_v_tdata_int_regslice\(140)
    );
\oldMax_V_46_fu_678[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B22BBBB22222B22"
    )
        port map (
      I0 => \^in0_v_tdata_int_regslice\(140),
      I1 => \ap_sig_allocacmp_oldMax_V_46_load__2\(2),
      I2 => \ap_sig_allocacmp_oldMax_V_46_load__2\(0),
      I3 => \^in0_v_tdata_int_regslice\(138),
      I4 => \ap_sig_allocacmp_oldMax_V_46_load__2\(1),
      I5 => \^in0_v_tdata_int_regslice\(139),
      O => \^b_v_data_1_payload_b_reg[140]_0\
    );
\oldMax_V_47_fu_682[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(141),
      I1 => \B_V_data_1_sel_rd_reg_rep__0_n_0\,
      I2 => B_V_data_1_payload_A(141),
      O => \^in0_v_tdata_int_regslice\(141)
    );
\oldMax_V_47_fu_682[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(142),
      I1 => \B_V_data_1_sel_rd_reg_rep__0_n_0\,
      I2 => B_V_data_1_payload_A(142),
      O => \^in0_v_tdata_int_regslice\(142)
    );
\oldMax_V_47_fu_682[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(143),
      I1 => \B_V_data_1_sel_rd_reg_rep__0_n_0\,
      I2 => B_V_data_1_payload_A(143),
      O => \^in0_v_tdata_int_regslice\(143)
    );
\oldMax_V_47_fu_682[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B22BBBB22222B22"
    )
        port map (
      I0 => \^in0_v_tdata_int_regslice\(143),
      I1 => \ap_sig_allocacmp_oldMax_V_47_load__2\(2),
      I2 => \ap_sig_allocacmp_oldMax_V_47_load__2\(0),
      I3 => \^in0_v_tdata_int_regslice\(141),
      I4 => \ap_sig_allocacmp_oldMax_V_47_load__2\(1),
      I5 => \^in0_v_tdata_int_regslice\(142),
      O => \^b_v_data_1_payload_b_reg[143]_0\
    );
\oldMax_V_48_fu_686[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(144),
      I1 => \B_V_data_1_sel_rd_reg_rep__0_n_0\,
      I2 => B_V_data_1_payload_A(144),
      O => \^in0_v_tdata_int_regslice\(144)
    );
\oldMax_V_48_fu_686[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(145),
      I1 => \B_V_data_1_sel_rd_reg_rep__0_n_0\,
      I2 => B_V_data_1_payload_A(145),
      O => \^in0_v_tdata_int_regslice\(145)
    );
\oldMax_V_48_fu_686[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(146),
      I1 => \B_V_data_1_sel_rd_reg_rep__0_n_0\,
      I2 => B_V_data_1_payload_A(146),
      O => \^in0_v_tdata_int_regslice\(146)
    );
\oldMax_V_48_fu_686[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B22BBBB22222B22"
    )
        port map (
      I0 => \^in0_v_tdata_int_regslice\(146),
      I1 => \ap_sig_allocacmp_oldMax_V_48_load__2\(2),
      I2 => \ap_sig_allocacmp_oldMax_V_48_load__2\(0),
      I3 => \^in0_v_tdata_int_regslice\(144),
      I4 => \ap_sig_allocacmp_oldMax_V_48_load__2\(1),
      I5 => \^in0_v_tdata_int_regslice\(145),
      O => \^b_v_data_1_payload_b_reg[146]_0\
    );
\oldMax_V_49_fu_690[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(147),
      I1 => \B_V_data_1_sel_rd_reg_rep__0_n_0\,
      I2 => B_V_data_1_payload_A(147),
      O => \^in0_v_tdata_int_regslice\(147)
    );
\oldMax_V_49_fu_690[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(148),
      I1 => \B_V_data_1_sel_rd_reg_rep__0_n_0\,
      I2 => B_V_data_1_payload_A(148),
      O => \^in0_v_tdata_int_regslice\(148)
    );
\oldMax_V_49_fu_690[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(149),
      I1 => \B_V_data_1_sel_rd_reg_rep__0_n_0\,
      I2 => B_V_data_1_payload_A(149),
      O => \^in0_v_tdata_int_regslice\(149)
    );
\oldMax_V_49_fu_690[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B22BBBB22222B22"
    )
        port map (
      I0 => \^in0_v_tdata_int_regslice\(149),
      I1 => \ap_sig_allocacmp_oldMax_V_49_load__2\(2),
      I2 => \ap_sig_allocacmp_oldMax_V_49_load__2\(0),
      I3 => \^in0_v_tdata_int_regslice\(147),
      I4 => \ap_sig_allocacmp_oldMax_V_49_load__2\(1),
      I5 => \^in0_v_tdata_int_regslice\(148),
      O => \^b_v_data_1_payload_b_reg[149]_0\
    );
\oldMax_V_4_fu_510[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(12),
      I1 => \^b_v_data_1_sel\,
      I2 => B_V_data_1_payload_A(12),
      O => \^in0_v_tdata_int_regslice\(12)
    );
\oldMax_V_4_fu_510[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(13),
      I1 => \^b_v_data_1_sel\,
      I2 => B_V_data_1_payload_A(13),
      O => \^in0_v_tdata_int_regslice\(13)
    );
\oldMax_V_4_fu_510[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(14),
      I1 => \^b_v_data_1_sel\,
      I2 => B_V_data_1_payload_A(14),
      O => \^in0_v_tdata_int_regslice\(14)
    );
\oldMax_V_4_fu_510[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B22BBBB22222B22"
    )
        port map (
      I0 => \^in0_v_tdata_int_regslice\(14),
      I1 => \ap_sig_allocacmp_oldMax_V_4_load__2\(2),
      I2 => \ap_sig_allocacmp_oldMax_V_4_load__2\(0),
      I3 => \^in0_v_tdata_int_regslice\(12),
      I4 => \ap_sig_allocacmp_oldMax_V_4_load__2\(1),
      I5 => \^in0_v_tdata_int_regslice\(13),
      O => \^b_v_data_1_payload_b_reg[14]_0\
    );
\oldMax_V_50_fu_694[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(150),
      I1 => \B_V_data_1_sel_rd_reg_rep__0_n_0\,
      I2 => B_V_data_1_payload_A(150),
      O => \^in0_v_tdata_int_regslice\(150)
    );
\oldMax_V_50_fu_694[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(151),
      I1 => \B_V_data_1_sel_rd_reg_rep__0_n_0\,
      I2 => B_V_data_1_payload_A(151),
      O => \^in0_v_tdata_int_regslice\(151)
    );
\oldMax_V_50_fu_694[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(152),
      I1 => \B_V_data_1_sel_rd_reg_rep__0_n_0\,
      I2 => B_V_data_1_payload_A(152),
      O => \^in0_v_tdata_int_regslice\(152)
    );
\oldMax_V_50_fu_694[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B22BBBB22222B22"
    )
        port map (
      I0 => \^in0_v_tdata_int_regslice\(152),
      I1 => \ap_sig_allocacmp_oldMax_V_50_load__2\(2),
      I2 => \ap_sig_allocacmp_oldMax_V_50_load__2\(0),
      I3 => \^in0_v_tdata_int_regslice\(150),
      I4 => \ap_sig_allocacmp_oldMax_V_50_load__2\(1),
      I5 => \^in0_v_tdata_int_regslice\(151),
      O => \^b_v_data_1_payload_b_reg[152]_0\
    );
\oldMax_V_51_fu_698[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(153),
      I1 => \B_V_data_1_sel_rd_reg_rep__0_n_0\,
      I2 => B_V_data_1_payload_A(153),
      O => \^in0_v_tdata_int_regslice\(153)
    );
\oldMax_V_51_fu_698[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(154),
      I1 => \B_V_data_1_sel_rd_reg_rep__0_n_0\,
      I2 => B_V_data_1_payload_A(154),
      O => \^in0_v_tdata_int_regslice\(154)
    );
\oldMax_V_51_fu_698[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(155),
      I1 => \B_V_data_1_sel_rd_reg_rep__0_n_0\,
      I2 => B_V_data_1_payload_A(155),
      O => \^in0_v_tdata_int_regslice\(155)
    );
\oldMax_V_51_fu_698[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B22BBBB22222B22"
    )
        port map (
      I0 => \^in0_v_tdata_int_regslice\(155),
      I1 => \ap_sig_allocacmp_oldMax_V_51_load__2\(2),
      I2 => \ap_sig_allocacmp_oldMax_V_51_load__2\(0),
      I3 => \^in0_v_tdata_int_regslice\(153),
      I4 => \ap_sig_allocacmp_oldMax_V_51_load__2\(1),
      I5 => \^in0_v_tdata_int_regslice\(154),
      O => \^b_v_data_1_payload_b_reg[155]_0\
    );
\oldMax_V_52_fu_702[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(156),
      I1 => \B_V_data_1_sel_rd_reg_rep__0_n_0\,
      I2 => B_V_data_1_payload_A(156),
      O => \^in0_v_tdata_int_regslice\(156)
    );
\oldMax_V_52_fu_702[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(157),
      I1 => \B_V_data_1_sel_rd_reg_rep__0_n_0\,
      I2 => B_V_data_1_payload_A(157),
      O => \^in0_v_tdata_int_regslice\(157)
    );
\oldMax_V_52_fu_702[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(158),
      I1 => \B_V_data_1_sel_rd_reg_rep__0_n_0\,
      I2 => B_V_data_1_payload_A(158),
      O => \^in0_v_tdata_int_regslice\(158)
    );
\oldMax_V_52_fu_702[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B22BBBB22222B22"
    )
        port map (
      I0 => \^in0_v_tdata_int_regslice\(158),
      I1 => \ap_sig_allocacmp_oldMax_V_52_load__2\(2),
      I2 => \ap_sig_allocacmp_oldMax_V_52_load__2\(0),
      I3 => \^in0_v_tdata_int_regslice\(156),
      I4 => \ap_sig_allocacmp_oldMax_V_52_load__2\(1),
      I5 => \^in0_v_tdata_int_regslice\(157),
      O => \^b_v_data_1_payload_b_reg[158]_0\
    );
\oldMax_V_53_fu_706[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(159),
      I1 => \B_V_data_1_sel_rd_reg_rep__0_n_0\,
      I2 => B_V_data_1_payload_A(159),
      O => \^in0_v_tdata_int_regslice\(159)
    );
\oldMax_V_53_fu_706[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(160),
      I1 => \B_V_data_1_sel_rd_reg_rep__0_n_0\,
      I2 => B_V_data_1_payload_A(160),
      O => \^in0_v_tdata_int_regslice\(160)
    );
\oldMax_V_53_fu_706[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(161),
      I1 => \B_V_data_1_sel_rd_reg_rep__0_n_0\,
      I2 => B_V_data_1_payload_A(161),
      O => \^in0_v_tdata_int_regslice\(161)
    );
\oldMax_V_53_fu_706[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B22BBBB22222B22"
    )
        port map (
      I0 => \^in0_v_tdata_int_regslice\(161),
      I1 => \ap_sig_allocacmp_oldMax_V_53_load__2\(2),
      I2 => \ap_sig_allocacmp_oldMax_V_53_load__2\(0),
      I3 => \^in0_v_tdata_int_regslice\(159),
      I4 => \ap_sig_allocacmp_oldMax_V_53_load__2\(1),
      I5 => \^in0_v_tdata_int_regslice\(160),
      O => \^b_v_data_1_payload_b_reg[161]_0\
    );
\oldMax_V_54_fu_710[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(162),
      I1 => \B_V_data_1_sel_rd_reg_rep__0_n_0\,
      I2 => B_V_data_1_payload_A(162),
      O => \^in0_v_tdata_int_regslice\(162)
    );
\oldMax_V_54_fu_710[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(163),
      I1 => \B_V_data_1_sel_rd_reg_rep__0_n_0\,
      I2 => B_V_data_1_payload_A(163),
      O => \^in0_v_tdata_int_regslice\(163)
    );
\oldMax_V_54_fu_710[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(164),
      I1 => \B_V_data_1_sel_rd_reg_rep__0_n_0\,
      I2 => B_V_data_1_payload_A(164),
      O => \^in0_v_tdata_int_regslice\(164)
    );
\oldMax_V_54_fu_710[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B22BBBB22222B22"
    )
        port map (
      I0 => \^in0_v_tdata_int_regslice\(164),
      I1 => \ap_sig_allocacmp_oldMax_V_54_load__2\(2),
      I2 => \ap_sig_allocacmp_oldMax_V_54_load__2\(0),
      I3 => \^in0_v_tdata_int_regslice\(162),
      I4 => \ap_sig_allocacmp_oldMax_V_54_load__2\(1),
      I5 => \^in0_v_tdata_int_regslice\(163),
      O => \^b_v_data_1_payload_b_reg[164]_0\
    );
\oldMax_V_55_fu_714[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(165),
      I1 => \B_V_data_1_sel_rd_reg_rep__0_n_0\,
      I2 => B_V_data_1_payload_A(165),
      O => \^in0_v_tdata_int_regslice\(165)
    );
\oldMax_V_55_fu_714[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(166),
      I1 => \B_V_data_1_sel_rd_reg_rep__0_n_0\,
      I2 => B_V_data_1_payload_A(166),
      O => \^in0_v_tdata_int_regslice\(166)
    );
\oldMax_V_55_fu_714[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(167),
      I1 => \B_V_data_1_sel_rd_reg_rep__0_n_0\,
      I2 => B_V_data_1_payload_A(167),
      O => \^in0_v_tdata_int_regslice\(167)
    );
\oldMax_V_55_fu_714[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B22BBBB22222B22"
    )
        port map (
      I0 => \^in0_v_tdata_int_regslice\(167),
      I1 => \ap_sig_allocacmp_oldMax_V_55_load__2\(2),
      I2 => \ap_sig_allocacmp_oldMax_V_55_load__2\(0),
      I3 => \^in0_v_tdata_int_regslice\(165),
      I4 => \ap_sig_allocacmp_oldMax_V_55_load__2\(1),
      I5 => \^in0_v_tdata_int_regslice\(166),
      O => \^p_0_in\
    );
\oldMax_V_5_fu_514[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(15),
      I1 => \^b_v_data_1_sel\,
      I2 => B_V_data_1_payload_A(15),
      O => \^in0_v_tdata_int_regslice\(15)
    );
\oldMax_V_5_fu_514[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(16),
      I1 => \^b_v_data_1_sel\,
      I2 => B_V_data_1_payload_A(16),
      O => \^in0_v_tdata_int_regslice\(16)
    );
\oldMax_V_5_fu_514[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(17),
      I1 => \^b_v_data_1_sel\,
      I2 => B_V_data_1_payload_A(17),
      O => \^in0_v_tdata_int_regslice\(17)
    );
\oldMax_V_5_fu_514[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B22BBBB22222B22"
    )
        port map (
      I0 => \^in0_v_tdata_int_regslice\(17),
      I1 => \ap_sig_allocacmp_oldMax_V_5_load__2\(2),
      I2 => \ap_sig_allocacmp_oldMax_V_5_load__2\(0),
      I3 => \^in0_v_tdata_int_regslice\(15),
      I4 => \ap_sig_allocacmp_oldMax_V_5_load__2\(1),
      I5 => \^in0_v_tdata_int_regslice\(16),
      O => \^b_v_data_1_payload_b_reg[17]_0\
    );
\oldMax_V_6_fu_518[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(18),
      I1 => \^b_v_data_1_sel\,
      I2 => B_V_data_1_payload_A(18),
      O => \^in0_v_tdata_int_regslice\(18)
    );
\oldMax_V_6_fu_518[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(19),
      I1 => \^b_v_data_1_sel\,
      I2 => B_V_data_1_payload_A(19),
      O => \^in0_v_tdata_int_regslice\(19)
    );
\oldMax_V_6_fu_518[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(20),
      I1 => \^b_v_data_1_sel\,
      I2 => B_V_data_1_payload_A(20),
      O => \^in0_v_tdata_int_regslice\(20)
    );
\oldMax_V_6_fu_518[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B22BBBB22222B22"
    )
        port map (
      I0 => \^in0_v_tdata_int_regslice\(20),
      I1 => \ap_sig_allocacmp_oldMax_V_6_load__2\(2),
      I2 => \ap_sig_allocacmp_oldMax_V_6_load__2\(0),
      I3 => \^in0_v_tdata_int_regslice\(18),
      I4 => \ap_sig_allocacmp_oldMax_V_6_load__2\(1),
      I5 => \^in0_v_tdata_int_regslice\(19),
      O => \^b_v_data_1_payload_b_reg[20]_0\
    );
\oldMax_V_7_fu_522[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(21),
      I1 => \^b_v_data_1_sel\,
      I2 => B_V_data_1_payload_A(21),
      O => \^in0_v_tdata_int_regslice\(21)
    );
\oldMax_V_7_fu_522[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(22),
      I1 => \^b_v_data_1_sel\,
      I2 => B_V_data_1_payload_A(22),
      O => \^in0_v_tdata_int_regslice\(22)
    );
\oldMax_V_7_fu_522[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(23),
      I1 => \^b_v_data_1_sel\,
      I2 => B_V_data_1_payload_A(23),
      O => \^in0_v_tdata_int_regslice\(23)
    );
\oldMax_V_7_fu_522[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B22BBBB22222B22"
    )
        port map (
      I0 => \^in0_v_tdata_int_regslice\(23),
      I1 => \ap_sig_allocacmp_oldMax_V_7_load__2\(2),
      I2 => \ap_sig_allocacmp_oldMax_V_7_load__2\(0),
      I3 => \^in0_v_tdata_int_regslice\(21),
      I4 => \ap_sig_allocacmp_oldMax_V_7_load__2\(1),
      I5 => \^in0_v_tdata_int_regslice\(22),
      O => \^b_v_data_1_payload_b_reg[23]_0\
    );
\oldMax_V_8_fu_526[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(24),
      I1 => \^b_v_data_1_sel\,
      I2 => B_V_data_1_payload_A(24),
      O => \^in0_v_tdata_int_regslice\(24)
    );
\oldMax_V_8_fu_526[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(25),
      I1 => \^b_v_data_1_sel\,
      I2 => B_V_data_1_payload_A(25),
      O => \^in0_v_tdata_int_regslice\(25)
    );
\oldMax_V_8_fu_526[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(26),
      I1 => \^b_v_data_1_sel\,
      I2 => B_V_data_1_payload_A(26),
      O => \^in0_v_tdata_int_regslice\(26)
    );
\oldMax_V_8_fu_526[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B22BBBB22222B22"
    )
        port map (
      I0 => \^in0_v_tdata_int_regslice\(26),
      I1 => \ap_sig_allocacmp_oldMax_V_8_load__2\(2),
      I2 => \ap_sig_allocacmp_oldMax_V_8_load__2\(0),
      I3 => \^in0_v_tdata_int_regslice\(24),
      I4 => \ap_sig_allocacmp_oldMax_V_8_load__2\(1),
      I5 => \^in0_v_tdata_int_regslice\(25),
      O => \^b_v_data_1_payload_b_reg[26]_0\
    );
\oldMax_V_9_fu_530[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(27),
      I1 => \^b_v_data_1_sel\,
      I2 => B_V_data_1_payload_A(27),
      O => \^in0_v_tdata_int_regslice\(27)
    );
\oldMax_V_9_fu_530[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(28),
      I1 => \^b_v_data_1_sel\,
      I2 => B_V_data_1_payload_A(28),
      O => \^in0_v_tdata_int_regslice\(28)
    );
\oldMax_V_9_fu_530[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(29),
      I1 => \^b_v_data_1_sel\,
      I2 => B_V_data_1_payload_A(29),
      O => \^in0_v_tdata_int_regslice\(29)
    );
\oldMax_V_9_fu_530[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B22BBBB22222B22"
    )
        port map (
      I0 => \^in0_v_tdata_int_regslice\(29),
      I1 => \ap_sig_allocacmp_oldMax_V_9_load__2\(2),
      I2 => \ap_sig_allocacmp_oldMax_V_9_load__2\(0),
      I3 => \^in0_v_tdata_int_regslice\(27),
      I4 => \ap_sig_allocacmp_oldMax_V_9_load__2\(1),
      I5 => \^in0_v_tdata_int_regslice\(28),
      O => \^b_v_data_1_payload_b_reg[29]_0\
    );
\oldMax_V_fu_494[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(0),
      I1 => \^b_v_data_1_sel\,
      I2 => B_V_data_1_payload_A(0),
      O => \^in0_v_tdata_int_regslice\(0)
    );
\oldMax_V_fu_494[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(1),
      I1 => \^b_v_data_1_sel\,
      I2 => B_V_data_1_payload_A(1),
      O => \^in0_v_tdata_int_regslice\(1)
    );
\oldMax_V_fu_494[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(2),
      I1 => \^b_v_data_1_sel\,
      I2 => B_V_data_1_payload_A(2),
      O => \^in0_v_tdata_int_regslice\(2)
    );
\oldMax_V_fu_494[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B22BBBB22222B22"
    )
        port map (
      I0 => \^in0_v_tdata_int_regslice\(2),
      I1 => \ap_sig_allocacmp_oldMax_V_load__2\(2),
      I2 => \ap_sig_allocacmp_oldMax_V_load__2\(0),
      I3 => \^in0_v_tdata_int_regslice\(0),
      I4 => \ap_sig_allocacmp_oldMax_V_load__2\(1),
      I5 => \^in0_v_tdata_int_regslice\(1),
      O => \^b_v_data_1_payload_b_reg[2]_0\
    );
ram_reg_0_15_0_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \ap_sig_allocacmp_oldMax_V_load__2\(0),
      I1 => \^b_v_data_1_payload_b_reg[2]_0\,
      I2 => B_V_data_1_payload_A(0),
      I3 => \^b_v_data_1_sel\,
      I4 => B_V_data_1_payload_B(0),
      I5 => Q(0),
      O => buf_V_d0(0)
    );
\ram_reg_0_15_0_0_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \ap_sig_allocacmp_oldMax_V_1_load__2\(0),
      I1 => \^b_v_data_1_payload_b_reg[5]_0\,
      I2 => B_V_data_1_payload_A(3),
      I3 => \^b_v_data_1_sel\,
      I4 => B_V_data_1_payload_B(3),
      I5 => Q(0),
      O => buf_V_1_d0(0)
    );
\ram_reg_0_15_0_0_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \ap_sig_allocacmp_oldMax_V_2_load__2\(0),
      I1 => \^b_v_data_1_payload_b_reg[8]_0\,
      I2 => B_V_data_1_payload_A(6),
      I3 => \^b_v_data_1_sel\,
      I4 => B_V_data_1_payload_B(6),
      I5 => Q(0),
      O => buf_V_2_d0(0)
    );
\ram_reg_0_15_0_0_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \ap_sig_allocacmp_oldMax_V_11_load__2\(0),
      I1 => \^b_v_data_1_payload_b_reg[35]_0\,
      I2 => B_V_data_1_payload_A(33),
      I3 => \^b_v_data_1_sel\,
      I4 => B_V_data_1_payload_B(33),
      I5 => Q(0),
      O => buf_V_11_d0(0)
    );
\ram_reg_0_15_0_0_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \ap_sig_allocacmp_oldMax_V_12_load__2\(0),
      I1 => \^b_v_data_1_payload_b_reg[38]_0\,
      I2 => B_V_data_1_payload_A(36),
      I3 => \^b_v_data_1_sel\,
      I4 => B_V_data_1_payload_B(36),
      I5 => Q(0),
      O => buf_V_12_d0(0)
    );
\ram_reg_0_15_0_0_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \ap_sig_allocacmp_oldMax_V_13_load__2\(0),
      I1 => \^b_v_data_1_payload_b_reg[41]_0\,
      I2 => B_V_data_1_payload_A(39),
      I3 => \^b_v_data_1_sel\,
      I4 => B_V_data_1_payload_B(39),
      I5 => Q(0),
      O => buf_V_13_d0(0)
    );
\ram_reg_0_15_0_0_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \ap_sig_allocacmp_oldMax_V_14_load__2\(0),
      I1 => \^b_v_data_1_payload_b_reg[44]_0\,
      I2 => B_V_data_1_payload_A(42),
      I3 => \^b_v_data_1_sel\,
      I4 => B_V_data_1_payload_B(42),
      I5 => Q(0),
      O => buf_V_14_d0(0)
    );
\ram_reg_0_15_0_0_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \ap_sig_allocacmp_oldMax_V_15_load__2\(0),
      I1 => \^b_v_data_1_payload_b_reg[47]_0\,
      I2 => B_V_data_1_payload_A(45),
      I3 => \^b_v_data_1_sel\,
      I4 => B_V_data_1_payload_B(45),
      I5 => Q(0),
      O => buf_V_15_d0(0)
    );
\ram_reg_0_15_0_0_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \ap_sig_allocacmp_oldMax_V_16_load__2\(0),
      I1 => \^b_v_data_1_payload_b_reg[50]_0\,
      I2 => B_V_data_1_payload_A(48),
      I3 => \^b_v_data_1_sel\,
      I4 => B_V_data_1_payload_B(48),
      I5 => Q(0),
      O => buf_V_16_d0(0)
    );
\ram_reg_0_15_0_0_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \ap_sig_allocacmp_oldMax_V_17_load__2\(0),
      I1 => \^b_v_data_1_payload_b_reg[53]_0\,
      I2 => B_V_data_1_payload_A(51),
      I3 => \^b_v_data_1_sel\,
      I4 => B_V_data_1_payload_B(51),
      I5 => Q(0),
      O => buf_V_17_d0(0)
    );
\ram_reg_0_15_0_0_i_1__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \ap_sig_allocacmp_oldMax_V_18_load__2\(0),
      I1 => \^b_v_data_1_payload_b_reg[56]_0\,
      I2 => B_V_data_1_payload_A(54),
      I3 => \^b_v_data_1_sel\,
      I4 => B_V_data_1_payload_B(54),
      I5 => Q(0),
      O => buf_V_18_d0(0)
    );
\ram_reg_0_15_0_0_i_1__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \ap_sig_allocacmp_oldMax_V_19_load__2\(0),
      I1 => \^b_v_data_1_payload_b_reg[59]_0\,
      I2 => B_V_data_1_payload_A(57),
      I3 => \^b_v_data_1_sel\,
      I4 => B_V_data_1_payload_B(57),
      I5 => Q(0),
      O => buf_V_19_d0(0)
    );
\ram_reg_0_15_0_0_i_1__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \ap_sig_allocacmp_oldMax_V_20_load__2\(0),
      I1 => \^b_v_data_1_payload_b_reg[62]_0\,
      I2 => B_V_data_1_payload_A(60),
      I3 => \^b_v_data_1_sel\,
      I4 => B_V_data_1_payload_B(60),
      I5 => Q(0),
      O => buf_V_20_d0(0)
    );
\ram_reg_0_15_0_0_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \ap_sig_allocacmp_oldMax_V_3_load__2\(0),
      I1 => \^b_v_data_1_payload_b_reg[11]_0\,
      I2 => B_V_data_1_payload_A(9),
      I3 => \^b_v_data_1_sel\,
      I4 => B_V_data_1_payload_B(9),
      I5 => Q(0),
      O => buf_V_3_d0(0)
    );
\ram_reg_0_15_0_0_i_1__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \ap_sig_allocacmp_oldMax_V_21_load__2\(0),
      I1 => \^b_v_data_1_payload_b_reg[65]_0\,
      I2 => B_V_data_1_payload_A(63),
      I3 => \^b_v_data_1_sel\,
      I4 => B_V_data_1_payload_B(63),
      I5 => Q(0),
      O => buf_V_21_d0(0)
    );
\ram_reg_0_15_0_0_i_1__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \ap_sig_allocacmp_oldMax_V_22_load__2\(0),
      I1 => \^b_v_data_1_payload_b_reg[68]_0\,
      I2 => B_V_data_1_payload_A(66),
      I3 => B_V_data_1_sel_rd_reg_rep_n_0,
      I4 => B_V_data_1_payload_B(66),
      I5 => Q(0),
      O => buf_V_22_d0(0)
    );
\ram_reg_0_15_0_0_i_1__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \ap_sig_allocacmp_oldMax_V_23_load__2\(0),
      I1 => \^b_v_data_1_payload_b_reg[71]_0\,
      I2 => B_V_data_1_payload_A(69),
      I3 => B_V_data_1_sel_rd_reg_rep_n_0,
      I4 => B_V_data_1_payload_B(69),
      I5 => Q(0),
      O => buf_V_23_d0(0)
    );
\ram_reg_0_15_0_0_i_1__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \ap_sig_allocacmp_oldMax_V_24_load__2\(0),
      I1 => \^b_v_data_1_payload_b_reg[74]_0\,
      I2 => B_V_data_1_payload_A(72),
      I3 => B_V_data_1_sel_rd_reg_rep_n_0,
      I4 => B_V_data_1_payload_B(72),
      I5 => Q(0),
      O => buf_V_24_d0(0)
    );
\ram_reg_0_15_0_0_i_1__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \ap_sig_allocacmp_oldMax_V_25_load__2\(0),
      I1 => \^b_v_data_1_payload_b_reg[77]_0\,
      I2 => B_V_data_1_payload_A(75),
      I3 => B_V_data_1_sel_rd_reg_rep_n_0,
      I4 => B_V_data_1_payload_B(75),
      I5 => Q(0),
      O => buf_V_25_d0(0)
    );
\ram_reg_0_15_0_0_i_1__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \ap_sig_allocacmp_oldMax_V_26_load__2\(0),
      I1 => \^b_v_data_1_payload_b_reg[80]_0\,
      I2 => B_V_data_1_payload_A(78),
      I3 => B_V_data_1_sel_rd_reg_rep_n_0,
      I4 => B_V_data_1_payload_B(78),
      I5 => Q(0),
      O => buf_V_26_d0(0)
    );
\ram_reg_0_15_0_0_i_1__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \ap_sig_allocacmp_oldMax_V_27_load__2\(0),
      I1 => \^b_v_data_1_payload_b_reg[83]_0\,
      I2 => B_V_data_1_payload_A(81),
      I3 => B_V_data_1_sel_rd_reg_rep_n_0,
      I4 => B_V_data_1_payload_B(81),
      I5 => Q(0),
      O => buf_V_27_d0(0)
    );
\ram_reg_0_15_0_0_i_1__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \ap_sig_allocacmp_oldMax_V_28_load__2\(0),
      I1 => \^b_v_data_1_payload_b_reg[86]_0\,
      I2 => B_V_data_1_payload_A(84),
      I3 => B_V_data_1_sel_rd_reg_rep_n_0,
      I4 => B_V_data_1_payload_B(84),
      I5 => Q(0),
      O => buf_V_28_d0(0)
    );
\ram_reg_0_15_0_0_i_1__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \ap_sig_allocacmp_oldMax_V_29_load__2\(0),
      I1 => \^b_v_data_1_payload_b_reg[89]_0\,
      I2 => B_V_data_1_payload_A(87),
      I3 => B_V_data_1_sel_rd_reg_rep_n_0,
      I4 => B_V_data_1_payload_B(87),
      I5 => Q(0),
      O => buf_V_29_d0(0)
    );
\ram_reg_0_15_0_0_i_1__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \ap_sig_allocacmp_oldMax_V_30_load__2\(0),
      I1 => \^b_v_data_1_payload_b_reg[92]_0\,
      I2 => B_V_data_1_payload_A(90),
      I3 => B_V_data_1_sel_rd_reg_rep_n_0,
      I4 => B_V_data_1_payload_B(90),
      I5 => Q(0),
      O => buf_V_30_d0(0)
    );
\ram_reg_0_15_0_0_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \ap_sig_allocacmp_oldMax_V_4_load__2\(0),
      I1 => \^b_v_data_1_payload_b_reg[14]_0\,
      I2 => B_V_data_1_payload_A(12),
      I3 => \^b_v_data_1_sel\,
      I4 => B_V_data_1_payload_B(12),
      I5 => Q(0),
      O => buf_V_4_d0(0)
    );
\ram_reg_0_15_0_0_i_1__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \ap_sig_allocacmp_oldMax_V_31_load__2\(0),
      I1 => \^b_v_data_1_payload_b_reg[95]_0\,
      I2 => B_V_data_1_payload_A(93),
      I3 => B_V_data_1_sel_rd_reg_rep_n_0,
      I4 => B_V_data_1_payload_B(93),
      I5 => Q(0),
      O => buf_V_31_d0(0)
    );
\ram_reg_0_15_0_0_i_1__31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \ap_sig_allocacmp_oldMax_V_32_load__2\(0),
      I1 => \^b_v_data_1_payload_b_reg[98]_0\,
      I2 => B_V_data_1_payload_A(96),
      I3 => B_V_data_1_sel_rd_reg_rep_n_0,
      I4 => B_V_data_1_payload_B(96),
      I5 => Q(0),
      O => buf_V_32_d0(0)
    );
\ram_reg_0_15_0_0_i_1__32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \ap_sig_allocacmp_oldMax_V_33_load__2\(0),
      I1 => \^b_v_data_1_payload_b_reg[101]_0\,
      I2 => B_V_data_1_payload_A(99),
      I3 => B_V_data_1_sel_rd_reg_rep_n_0,
      I4 => B_V_data_1_payload_B(99),
      I5 => Q(0),
      O => buf_V_33_d0(0)
    );
\ram_reg_0_15_0_0_i_1__33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \ap_sig_allocacmp_oldMax_V_34_load__2\(0),
      I1 => \^b_v_data_1_payload_b_reg[104]_0\,
      I2 => B_V_data_1_payload_A(102),
      I3 => B_V_data_1_sel_rd_reg_rep_n_0,
      I4 => B_V_data_1_payload_B(102),
      I5 => Q(0),
      O => buf_V_34_d0(0)
    );
\ram_reg_0_15_0_0_i_1__34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \ap_sig_allocacmp_oldMax_V_35_load__2\(0),
      I1 => \^b_v_data_1_payload_b_reg[107]_0\,
      I2 => B_V_data_1_payload_A(105),
      I3 => B_V_data_1_sel_rd_reg_rep_n_0,
      I4 => B_V_data_1_payload_B(105),
      I5 => Q(0),
      O => buf_V_35_d0(0)
    );
\ram_reg_0_15_0_0_i_1__35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \ap_sig_allocacmp_oldMax_V_36_load__2\(0),
      I1 => \^b_v_data_1_payload_b_reg[110]_0\,
      I2 => B_V_data_1_payload_A(108),
      I3 => B_V_data_1_sel_rd_reg_rep_n_0,
      I4 => B_V_data_1_payload_B(108),
      I5 => Q(0),
      O => buf_V_36_d0(0)
    );
\ram_reg_0_15_0_0_i_1__36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \ap_sig_allocacmp_oldMax_V_37_load__2\(0),
      I1 => \^b_v_data_1_payload_b_reg[113]_0\,
      I2 => B_V_data_1_payload_A(111),
      I3 => B_V_data_1_sel_rd_reg_rep_n_0,
      I4 => B_V_data_1_payload_B(111),
      I5 => Q(0),
      O => buf_V_37_d0(0)
    );
\ram_reg_0_15_0_0_i_1__37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \ap_sig_allocacmp_oldMax_V_38_load__2\(0),
      I1 => \^b_v_data_1_payload_b_reg[116]_0\,
      I2 => B_V_data_1_payload_A(114),
      I3 => B_V_data_1_sel_rd_reg_rep_n_0,
      I4 => B_V_data_1_payload_B(114),
      I5 => Q(0),
      O => buf_V_38_d0(0)
    );
\ram_reg_0_15_0_0_i_1__38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \ap_sig_allocacmp_oldMax_V_39_load__2\(0),
      I1 => \^b_v_data_1_payload_b_reg[119]_0\,
      I2 => B_V_data_1_payload_A(117),
      I3 => B_V_data_1_sel_rd_reg_rep_n_0,
      I4 => B_V_data_1_payload_B(117),
      I5 => Q(0),
      O => buf_V_39_d0(0)
    );
\ram_reg_0_15_0_0_i_1__39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \ap_sig_allocacmp_oldMax_V_40_load__2\(0),
      I1 => \^b_v_data_1_payload_b_reg[122]_0\,
      I2 => B_V_data_1_payload_A(120),
      I3 => B_V_data_1_sel_rd_reg_rep_n_0,
      I4 => B_V_data_1_payload_B(120),
      I5 => Q(0),
      O => buf_V_40_d0(0)
    );
\ram_reg_0_15_0_0_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \ap_sig_allocacmp_oldMax_V_5_load__2\(0),
      I1 => \^b_v_data_1_payload_b_reg[17]_0\,
      I2 => B_V_data_1_payload_A(15),
      I3 => \^b_v_data_1_sel\,
      I4 => B_V_data_1_payload_B(15),
      I5 => Q(0),
      O => buf_V_5_d0(0)
    );
\ram_reg_0_15_0_0_i_1__40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \ap_sig_allocacmp_oldMax_V_41_load__2\(0),
      I1 => \^b_v_data_1_payload_b_reg[125]_0\,
      I2 => B_V_data_1_payload_A(123),
      I3 => B_V_data_1_sel_rd_reg_rep_n_0,
      I4 => B_V_data_1_payload_B(123),
      I5 => Q(0),
      O => buf_V_41_d0(0)
    );
\ram_reg_0_15_0_0_i_1__41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \ap_sig_allocacmp_oldMax_V_42_load__2\(0),
      I1 => \^b_v_data_1_payload_b_reg[128]_0\,
      I2 => B_V_data_1_payload_A(126),
      I3 => B_V_data_1_sel_rd_reg_rep_n_0,
      I4 => B_V_data_1_payload_B(126),
      I5 => Q(0),
      O => buf_V_42_d0(0)
    );
\ram_reg_0_15_0_0_i_1__42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \ap_sig_allocacmp_oldMax_V_43_load__2\(0),
      I1 => \^b_v_data_1_payload_b_reg[131]_0\,
      I2 => B_V_data_1_payload_A(129),
      I3 => B_V_data_1_sel_rd_reg_rep_n_0,
      I4 => B_V_data_1_payload_B(129),
      I5 => Q(0),
      O => buf_V_43_d0(0)
    );
\ram_reg_0_15_0_0_i_1__43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \ap_sig_allocacmp_oldMax_V_44_load__2\(0),
      I1 => \^b_v_data_1_payload_b_reg[134]_0\,
      I2 => B_V_data_1_payload_A(132),
      I3 => \B_V_data_1_sel_rd_reg_rep__0_n_0\,
      I4 => B_V_data_1_payload_B(132),
      I5 => Q(0),
      O => buf_V_44_d0(0)
    );
\ram_reg_0_15_0_0_i_1__44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \ap_sig_allocacmp_oldMax_V_45_load__2\(0),
      I1 => \^b_v_data_1_payload_b_reg[137]_0\,
      I2 => B_V_data_1_payload_A(135),
      I3 => \B_V_data_1_sel_rd_reg_rep__0_n_0\,
      I4 => B_V_data_1_payload_B(135),
      I5 => Q(0),
      O => buf_V_45_d0(0)
    );
\ram_reg_0_15_0_0_i_1__45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \ap_sig_allocacmp_oldMax_V_46_load__2\(0),
      I1 => \^b_v_data_1_payload_b_reg[140]_0\,
      I2 => B_V_data_1_payload_A(138),
      I3 => \B_V_data_1_sel_rd_reg_rep__0_n_0\,
      I4 => B_V_data_1_payload_B(138),
      I5 => Q(0),
      O => buf_V_46_d0(0)
    );
\ram_reg_0_15_0_0_i_1__46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \ap_sig_allocacmp_oldMax_V_47_load__2\(0),
      I1 => \^b_v_data_1_payload_b_reg[143]_0\,
      I2 => B_V_data_1_payload_A(141),
      I3 => \B_V_data_1_sel_rd_reg_rep__0_n_0\,
      I4 => B_V_data_1_payload_B(141),
      I5 => Q(0),
      O => buf_V_47_d0(0)
    );
\ram_reg_0_15_0_0_i_1__47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \ap_sig_allocacmp_oldMax_V_48_load__2\(0),
      I1 => \^b_v_data_1_payload_b_reg[146]_0\,
      I2 => B_V_data_1_payload_A(144),
      I3 => \B_V_data_1_sel_rd_reg_rep__0_n_0\,
      I4 => B_V_data_1_payload_B(144),
      I5 => Q(0),
      O => buf_V_48_d0(0)
    );
\ram_reg_0_15_0_0_i_1__48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \ap_sig_allocacmp_oldMax_V_49_load__2\(0),
      I1 => \^b_v_data_1_payload_b_reg[149]_0\,
      I2 => B_V_data_1_payload_A(147),
      I3 => \B_V_data_1_sel_rd_reg_rep__0_n_0\,
      I4 => B_V_data_1_payload_B(147),
      I5 => Q(0),
      O => buf_V_49_d0(0)
    );
\ram_reg_0_15_0_0_i_1__49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \ap_sig_allocacmp_oldMax_V_50_load__2\(0),
      I1 => \^b_v_data_1_payload_b_reg[152]_0\,
      I2 => B_V_data_1_payload_A(150),
      I3 => \B_V_data_1_sel_rd_reg_rep__0_n_0\,
      I4 => B_V_data_1_payload_B(150),
      I5 => Q(0),
      O => buf_V_50_d0(0)
    );
\ram_reg_0_15_0_0_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \ap_sig_allocacmp_oldMax_V_6_load__2\(0),
      I1 => \^b_v_data_1_payload_b_reg[20]_0\,
      I2 => B_V_data_1_payload_A(18),
      I3 => \^b_v_data_1_sel\,
      I4 => B_V_data_1_payload_B(18),
      I5 => Q(0),
      O => buf_V_6_d0(0)
    );
\ram_reg_0_15_0_0_i_1__50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \ap_sig_allocacmp_oldMax_V_51_load__2\(0),
      I1 => \^b_v_data_1_payload_b_reg[155]_0\,
      I2 => B_V_data_1_payload_A(153),
      I3 => \B_V_data_1_sel_rd_reg_rep__0_n_0\,
      I4 => B_V_data_1_payload_B(153),
      I5 => Q(0),
      O => buf_V_51_d0(0)
    );
\ram_reg_0_15_0_0_i_1__51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \ap_sig_allocacmp_oldMax_V_52_load__2\(0),
      I1 => \^b_v_data_1_payload_b_reg[158]_0\,
      I2 => B_V_data_1_payload_A(156),
      I3 => \B_V_data_1_sel_rd_reg_rep__0_n_0\,
      I4 => B_V_data_1_payload_B(156),
      I5 => Q(0),
      O => buf_V_52_d0(0)
    );
\ram_reg_0_15_0_0_i_1__52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \ap_sig_allocacmp_oldMax_V_53_load__2\(0),
      I1 => \^b_v_data_1_payload_b_reg[161]_0\,
      I2 => B_V_data_1_payload_A(159),
      I3 => \B_V_data_1_sel_rd_reg_rep__0_n_0\,
      I4 => B_V_data_1_payload_B(159),
      I5 => Q(0),
      O => buf_V_53_d0(0)
    );
\ram_reg_0_15_0_0_i_1__53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \ap_sig_allocacmp_oldMax_V_54_load__2\(0),
      I1 => \^b_v_data_1_payload_b_reg[164]_0\,
      I2 => B_V_data_1_payload_A(162),
      I3 => \B_V_data_1_sel_rd_reg_rep__0_n_0\,
      I4 => B_V_data_1_payload_B(162),
      I5 => Q(0),
      O => buf_V_54_d0(0)
    );
\ram_reg_0_15_0_0_i_1__54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \ap_sig_allocacmp_oldMax_V_55_load__2\(0),
      I1 => \^p_0_in\,
      I2 => B_V_data_1_payload_A(165),
      I3 => \B_V_data_1_sel_rd_reg_rep__0_n_0\,
      I4 => B_V_data_1_payload_B(165),
      I5 => Q(0),
      O => buf_V_55_d0(0)
    );
\ram_reg_0_15_0_0_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \ap_sig_allocacmp_oldMax_V_7_load__2\(0),
      I1 => \^b_v_data_1_payload_b_reg[23]_0\,
      I2 => B_V_data_1_payload_A(21),
      I3 => \^b_v_data_1_sel\,
      I4 => B_V_data_1_payload_B(21),
      I5 => Q(0),
      O => buf_V_7_d0(0)
    );
\ram_reg_0_15_0_0_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \ap_sig_allocacmp_oldMax_V_8_load__2\(0),
      I1 => \^b_v_data_1_payload_b_reg[26]_0\,
      I2 => B_V_data_1_payload_A(24),
      I3 => \^b_v_data_1_sel\,
      I4 => B_V_data_1_payload_B(24),
      I5 => Q(0),
      O => buf_V_8_d0(0)
    );
\ram_reg_0_15_0_0_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \ap_sig_allocacmp_oldMax_V_9_load__2\(0),
      I1 => \^b_v_data_1_payload_b_reg[29]_0\,
      I2 => B_V_data_1_payload_A(27),
      I3 => \^b_v_data_1_sel\,
      I4 => B_V_data_1_payload_B(27),
      I5 => Q(0),
      O => buf_V_9_d0(0)
    );
\ram_reg_0_15_0_0_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \ap_sig_allocacmp_oldMax_V_10_load__2\(0),
      I1 => \^b_v_data_1_payload_b_reg[32]_0\,
      I2 => B_V_data_1_payload_A(30),
      I3 => \^b_v_data_1_sel\,
      I4 => B_V_data_1_payload_B(30),
      I5 => Q(0),
      O => buf_V_10_d0(0)
    );
ram_reg_0_15_1_1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \ap_sig_allocacmp_oldMax_V_load__2\(1),
      I1 => \^b_v_data_1_payload_b_reg[2]_0\,
      I2 => B_V_data_1_payload_A(1),
      I3 => \^b_v_data_1_sel\,
      I4 => B_V_data_1_payload_B(1),
      I5 => Q(0),
      O => buf_V_d0(1)
    );
\ram_reg_0_15_1_1_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \ap_sig_allocacmp_oldMax_V_1_load__2\(1),
      I1 => \^b_v_data_1_payload_b_reg[5]_0\,
      I2 => B_V_data_1_payload_A(4),
      I3 => \^b_v_data_1_sel\,
      I4 => B_V_data_1_payload_B(4),
      I5 => Q(0),
      O => buf_V_1_d0(1)
    );
\ram_reg_0_15_1_1_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \ap_sig_allocacmp_oldMax_V_2_load__2\(1),
      I1 => \^b_v_data_1_payload_b_reg[8]_0\,
      I2 => B_V_data_1_payload_A(7),
      I3 => \^b_v_data_1_sel\,
      I4 => B_V_data_1_payload_B(7),
      I5 => Q(0),
      O => buf_V_2_d0(1)
    );
\ram_reg_0_15_1_1_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \ap_sig_allocacmp_oldMax_V_11_load__2\(1),
      I1 => \^b_v_data_1_payload_b_reg[35]_0\,
      I2 => B_V_data_1_payload_A(34),
      I3 => \^b_v_data_1_sel\,
      I4 => B_V_data_1_payload_B(34),
      I5 => Q(0),
      O => buf_V_11_d0(1)
    );
\ram_reg_0_15_1_1_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \ap_sig_allocacmp_oldMax_V_12_load__2\(1),
      I1 => \^b_v_data_1_payload_b_reg[38]_0\,
      I2 => B_V_data_1_payload_A(37),
      I3 => \^b_v_data_1_sel\,
      I4 => B_V_data_1_payload_B(37),
      I5 => Q(0),
      O => buf_V_12_d0(1)
    );
\ram_reg_0_15_1_1_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \ap_sig_allocacmp_oldMax_V_13_load__2\(1),
      I1 => \^b_v_data_1_payload_b_reg[41]_0\,
      I2 => B_V_data_1_payload_A(40),
      I3 => \^b_v_data_1_sel\,
      I4 => B_V_data_1_payload_B(40),
      I5 => Q(0),
      O => buf_V_13_d0(1)
    );
\ram_reg_0_15_1_1_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \ap_sig_allocacmp_oldMax_V_14_load__2\(1),
      I1 => \^b_v_data_1_payload_b_reg[44]_0\,
      I2 => B_V_data_1_payload_A(43),
      I3 => \^b_v_data_1_sel\,
      I4 => B_V_data_1_payload_B(43),
      I5 => Q(0),
      O => buf_V_14_d0(1)
    );
\ram_reg_0_15_1_1_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \ap_sig_allocacmp_oldMax_V_15_load__2\(1),
      I1 => \^b_v_data_1_payload_b_reg[47]_0\,
      I2 => B_V_data_1_payload_A(46),
      I3 => \^b_v_data_1_sel\,
      I4 => B_V_data_1_payload_B(46),
      I5 => Q(0),
      O => buf_V_15_d0(1)
    );
\ram_reg_0_15_1_1_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \ap_sig_allocacmp_oldMax_V_16_load__2\(1),
      I1 => \^b_v_data_1_payload_b_reg[50]_0\,
      I2 => B_V_data_1_payload_A(49),
      I3 => \^b_v_data_1_sel\,
      I4 => B_V_data_1_payload_B(49),
      I5 => Q(0),
      O => buf_V_16_d0(1)
    );
\ram_reg_0_15_1_1_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \ap_sig_allocacmp_oldMax_V_17_load__2\(1),
      I1 => \^b_v_data_1_payload_b_reg[53]_0\,
      I2 => B_V_data_1_payload_A(52),
      I3 => \^b_v_data_1_sel\,
      I4 => B_V_data_1_payload_B(52),
      I5 => Q(0),
      O => buf_V_17_d0(1)
    );
\ram_reg_0_15_1_1_i_1__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \ap_sig_allocacmp_oldMax_V_18_load__2\(1),
      I1 => \^b_v_data_1_payload_b_reg[56]_0\,
      I2 => B_V_data_1_payload_A(55),
      I3 => \^b_v_data_1_sel\,
      I4 => B_V_data_1_payload_B(55),
      I5 => Q(0),
      O => buf_V_18_d0(1)
    );
\ram_reg_0_15_1_1_i_1__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \ap_sig_allocacmp_oldMax_V_19_load__2\(1),
      I1 => \^b_v_data_1_payload_b_reg[59]_0\,
      I2 => B_V_data_1_payload_A(58),
      I3 => \^b_v_data_1_sel\,
      I4 => B_V_data_1_payload_B(58),
      I5 => Q(0),
      O => buf_V_19_d0(1)
    );
\ram_reg_0_15_1_1_i_1__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \ap_sig_allocacmp_oldMax_V_20_load__2\(1),
      I1 => \^b_v_data_1_payload_b_reg[62]_0\,
      I2 => B_V_data_1_payload_A(61),
      I3 => \^b_v_data_1_sel\,
      I4 => B_V_data_1_payload_B(61),
      I5 => Q(0),
      O => buf_V_20_d0(1)
    );
\ram_reg_0_15_1_1_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \ap_sig_allocacmp_oldMax_V_3_load__2\(1),
      I1 => \^b_v_data_1_payload_b_reg[11]_0\,
      I2 => B_V_data_1_payload_A(10),
      I3 => \^b_v_data_1_sel\,
      I4 => B_V_data_1_payload_B(10),
      I5 => Q(0),
      O => buf_V_3_d0(1)
    );
\ram_reg_0_15_1_1_i_1__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \ap_sig_allocacmp_oldMax_V_21_load__2\(1),
      I1 => \^b_v_data_1_payload_b_reg[65]_0\,
      I2 => B_V_data_1_payload_A(64),
      I3 => \^b_v_data_1_sel\,
      I4 => B_V_data_1_payload_B(64),
      I5 => Q(0),
      O => buf_V_21_d0(1)
    );
\ram_reg_0_15_1_1_i_1__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \ap_sig_allocacmp_oldMax_V_22_load__2\(1),
      I1 => \^b_v_data_1_payload_b_reg[68]_0\,
      I2 => B_V_data_1_payload_A(67),
      I3 => B_V_data_1_sel_rd_reg_rep_n_0,
      I4 => B_V_data_1_payload_B(67),
      I5 => Q(0),
      O => buf_V_22_d0(1)
    );
\ram_reg_0_15_1_1_i_1__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \ap_sig_allocacmp_oldMax_V_23_load__2\(1),
      I1 => \^b_v_data_1_payload_b_reg[71]_0\,
      I2 => B_V_data_1_payload_A(70),
      I3 => B_V_data_1_sel_rd_reg_rep_n_0,
      I4 => B_V_data_1_payload_B(70),
      I5 => Q(0),
      O => buf_V_23_d0(1)
    );
\ram_reg_0_15_1_1_i_1__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \ap_sig_allocacmp_oldMax_V_24_load__2\(1),
      I1 => \^b_v_data_1_payload_b_reg[74]_0\,
      I2 => B_V_data_1_payload_A(73),
      I3 => B_V_data_1_sel_rd_reg_rep_n_0,
      I4 => B_V_data_1_payload_B(73),
      I5 => Q(0),
      O => buf_V_24_d0(1)
    );
\ram_reg_0_15_1_1_i_1__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \ap_sig_allocacmp_oldMax_V_25_load__2\(1),
      I1 => \^b_v_data_1_payload_b_reg[77]_0\,
      I2 => B_V_data_1_payload_A(76),
      I3 => B_V_data_1_sel_rd_reg_rep_n_0,
      I4 => B_V_data_1_payload_B(76),
      I5 => Q(0),
      O => buf_V_25_d0(1)
    );
\ram_reg_0_15_1_1_i_1__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \ap_sig_allocacmp_oldMax_V_26_load__2\(1),
      I1 => \^b_v_data_1_payload_b_reg[80]_0\,
      I2 => B_V_data_1_payload_A(79),
      I3 => B_V_data_1_sel_rd_reg_rep_n_0,
      I4 => B_V_data_1_payload_B(79),
      I5 => Q(0),
      O => buf_V_26_d0(1)
    );
\ram_reg_0_15_1_1_i_1__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \ap_sig_allocacmp_oldMax_V_27_load__2\(1),
      I1 => \^b_v_data_1_payload_b_reg[83]_0\,
      I2 => B_V_data_1_payload_A(82),
      I3 => B_V_data_1_sel_rd_reg_rep_n_0,
      I4 => B_V_data_1_payload_B(82),
      I5 => Q(0),
      O => buf_V_27_d0(1)
    );
\ram_reg_0_15_1_1_i_1__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \ap_sig_allocacmp_oldMax_V_28_load__2\(1),
      I1 => \^b_v_data_1_payload_b_reg[86]_0\,
      I2 => B_V_data_1_payload_A(85),
      I3 => B_V_data_1_sel_rd_reg_rep_n_0,
      I4 => B_V_data_1_payload_B(85),
      I5 => Q(0),
      O => buf_V_28_d0(1)
    );
\ram_reg_0_15_1_1_i_1__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \ap_sig_allocacmp_oldMax_V_29_load__2\(1),
      I1 => \^b_v_data_1_payload_b_reg[89]_0\,
      I2 => B_V_data_1_payload_A(88),
      I3 => B_V_data_1_sel_rd_reg_rep_n_0,
      I4 => B_V_data_1_payload_B(88),
      I5 => Q(0),
      O => buf_V_29_d0(1)
    );
\ram_reg_0_15_1_1_i_1__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \ap_sig_allocacmp_oldMax_V_30_load__2\(1),
      I1 => \^b_v_data_1_payload_b_reg[92]_0\,
      I2 => B_V_data_1_payload_A(91),
      I3 => B_V_data_1_sel_rd_reg_rep_n_0,
      I4 => B_V_data_1_payload_B(91),
      I5 => Q(0),
      O => buf_V_30_d0(1)
    );
\ram_reg_0_15_1_1_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \ap_sig_allocacmp_oldMax_V_4_load__2\(1),
      I1 => \^b_v_data_1_payload_b_reg[14]_0\,
      I2 => B_V_data_1_payload_A(13),
      I3 => \^b_v_data_1_sel\,
      I4 => B_V_data_1_payload_B(13),
      I5 => Q(0),
      O => buf_V_4_d0(1)
    );
\ram_reg_0_15_1_1_i_1__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \ap_sig_allocacmp_oldMax_V_31_load__2\(1),
      I1 => \^b_v_data_1_payload_b_reg[95]_0\,
      I2 => B_V_data_1_payload_A(94),
      I3 => B_V_data_1_sel_rd_reg_rep_n_0,
      I4 => B_V_data_1_payload_B(94),
      I5 => Q(0),
      O => buf_V_31_d0(1)
    );
\ram_reg_0_15_1_1_i_1__31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \ap_sig_allocacmp_oldMax_V_32_load__2\(1),
      I1 => \^b_v_data_1_payload_b_reg[98]_0\,
      I2 => B_V_data_1_payload_A(97),
      I3 => B_V_data_1_sel_rd_reg_rep_n_0,
      I4 => B_V_data_1_payload_B(97),
      I5 => Q(0),
      O => buf_V_32_d0(1)
    );
\ram_reg_0_15_1_1_i_1__32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \ap_sig_allocacmp_oldMax_V_33_load__2\(1),
      I1 => \^b_v_data_1_payload_b_reg[101]_0\,
      I2 => B_V_data_1_payload_A(100),
      I3 => B_V_data_1_sel_rd_reg_rep_n_0,
      I4 => B_V_data_1_payload_B(100),
      I5 => Q(0),
      O => buf_V_33_d0(1)
    );
\ram_reg_0_15_1_1_i_1__33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \ap_sig_allocacmp_oldMax_V_34_load__2\(1),
      I1 => \^b_v_data_1_payload_b_reg[104]_0\,
      I2 => B_V_data_1_payload_A(103),
      I3 => B_V_data_1_sel_rd_reg_rep_n_0,
      I4 => B_V_data_1_payload_B(103),
      I5 => Q(0),
      O => buf_V_34_d0(1)
    );
\ram_reg_0_15_1_1_i_1__34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \ap_sig_allocacmp_oldMax_V_35_load__2\(1),
      I1 => \^b_v_data_1_payload_b_reg[107]_0\,
      I2 => B_V_data_1_payload_A(106),
      I3 => B_V_data_1_sel_rd_reg_rep_n_0,
      I4 => B_V_data_1_payload_B(106),
      I5 => Q(0),
      O => buf_V_35_d0(1)
    );
\ram_reg_0_15_1_1_i_1__35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \ap_sig_allocacmp_oldMax_V_36_load__2\(1),
      I1 => \^b_v_data_1_payload_b_reg[110]_0\,
      I2 => B_V_data_1_payload_A(109),
      I3 => B_V_data_1_sel_rd_reg_rep_n_0,
      I4 => B_V_data_1_payload_B(109),
      I5 => Q(0),
      O => buf_V_36_d0(1)
    );
\ram_reg_0_15_1_1_i_1__36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \ap_sig_allocacmp_oldMax_V_37_load__2\(1),
      I1 => \^b_v_data_1_payload_b_reg[113]_0\,
      I2 => B_V_data_1_payload_A(112),
      I3 => B_V_data_1_sel_rd_reg_rep_n_0,
      I4 => B_V_data_1_payload_B(112),
      I5 => Q(0),
      O => buf_V_37_d0(1)
    );
\ram_reg_0_15_1_1_i_1__37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \ap_sig_allocacmp_oldMax_V_38_load__2\(1),
      I1 => \^b_v_data_1_payload_b_reg[116]_0\,
      I2 => B_V_data_1_payload_A(115),
      I3 => B_V_data_1_sel_rd_reg_rep_n_0,
      I4 => B_V_data_1_payload_B(115),
      I5 => Q(0),
      O => buf_V_38_d0(1)
    );
\ram_reg_0_15_1_1_i_1__38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \ap_sig_allocacmp_oldMax_V_39_load__2\(1),
      I1 => \^b_v_data_1_payload_b_reg[119]_0\,
      I2 => B_V_data_1_payload_A(118),
      I3 => B_V_data_1_sel_rd_reg_rep_n_0,
      I4 => B_V_data_1_payload_B(118),
      I5 => Q(0),
      O => buf_V_39_d0(1)
    );
\ram_reg_0_15_1_1_i_1__39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \ap_sig_allocacmp_oldMax_V_40_load__2\(1),
      I1 => \^b_v_data_1_payload_b_reg[122]_0\,
      I2 => B_V_data_1_payload_A(121),
      I3 => B_V_data_1_sel_rd_reg_rep_n_0,
      I4 => B_V_data_1_payload_B(121),
      I5 => Q(0),
      O => buf_V_40_d0(1)
    );
\ram_reg_0_15_1_1_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \ap_sig_allocacmp_oldMax_V_5_load__2\(1),
      I1 => \^b_v_data_1_payload_b_reg[17]_0\,
      I2 => B_V_data_1_payload_A(16),
      I3 => \^b_v_data_1_sel\,
      I4 => B_V_data_1_payload_B(16),
      I5 => Q(0),
      O => buf_V_5_d0(1)
    );
\ram_reg_0_15_1_1_i_1__40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \ap_sig_allocacmp_oldMax_V_41_load__2\(1),
      I1 => \^b_v_data_1_payload_b_reg[125]_0\,
      I2 => B_V_data_1_payload_A(124),
      I3 => B_V_data_1_sel_rd_reg_rep_n_0,
      I4 => B_V_data_1_payload_B(124),
      I5 => Q(0),
      O => buf_V_41_d0(1)
    );
\ram_reg_0_15_1_1_i_1__41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \ap_sig_allocacmp_oldMax_V_42_load__2\(1),
      I1 => \^b_v_data_1_payload_b_reg[128]_0\,
      I2 => B_V_data_1_payload_A(127),
      I3 => B_V_data_1_sel_rd_reg_rep_n_0,
      I4 => B_V_data_1_payload_B(127),
      I5 => Q(0),
      O => buf_V_42_d0(1)
    );
\ram_reg_0_15_1_1_i_1__42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \ap_sig_allocacmp_oldMax_V_43_load__2\(1),
      I1 => \^b_v_data_1_payload_b_reg[131]_0\,
      I2 => B_V_data_1_payload_A(130),
      I3 => B_V_data_1_sel_rd_reg_rep_n_0,
      I4 => B_V_data_1_payload_B(130),
      I5 => Q(0),
      O => buf_V_43_d0(1)
    );
\ram_reg_0_15_1_1_i_1__43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \ap_sig_allocacmp_oldMax_V_44_load__2\(1),
      I1 => \^b_v_data_1_payload_b_reg[134]_0\,
      I2 => B_V_data_1_payload_A(133),
      I3 => \B_V_data_1_sel_rd_reg_rep__0_n_0\,
      I4 => B_V_data_1_payload_B(133),
      I5 => Q(0),
      O => buf_V_44_d0(1)
    );
\ram_reg_0_15_1_1_i_1__44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \ap_sig_allocacmp_oldMax_V_45_load__2\(1),
      I1 => \^b_v_data_1_payload_b_reg[137]_0\,
      I2 => B_V_data_1_payload_A(136),
      I3 => \B_V_data_1_sel_rd_reg_rep__0_n_0\,
      I4 => B_V_data_1_payload_B(136),
      I5 => Q(0),
      O => buf_V_45_d0(1)
    );
\ram_reg_0_15_1_1_i_1__45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \ap_sig_allocacmp_oldMax_V_46_load__2\(1),
      I1 => \^b_v_data_1_payload_b_reg[140]_0\,
      I2 => B_V_data_1_payload_A(139),
      I3 => \B_V_data_1_sel_rd_reg_rep__0_n_0\,
      I4 => B_V_data_1_payload_B(139),
      I5 => Q(0),
      O => buf_V_46_d0(1)
    );
\ram_reg_0_15_1_1_i_1__46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \ap_sig_allocacmp_oldMax_V_47_load__2\(1),
      I1 => \^b_v_data_1_payload_b_reg[143]_0\,
      I2 => B_V_data_1_payload_A(142),
      I3 => \B_V_data_1_sel_rd_reg_rep__0_n_0\,
      I4 => B_V_data_1_payload_B(142),
      I5 => Q(0),
      O => buf_V_47_d0(1)
    );
\ram_reg_0_15_1_1_i_1__47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \ap_sig_allocacmp_oldMax_V_48_load__2\(1),
      I1 => \^b_v_data_1_payload_b_reg[146]_0\,
      I2 => B_V_data_1_payload_A(145),
      I3 => \B_V_data_1_sel_rd_reg_rep__0_n_0\,
      I4 => B_V_data_1_payload_B(145),
      I5 => Q(0),
      O => buf_V_48_d0(1)
    );
\ram_reg_0_15_1_1_i_1__48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \ap_sig_allocacmp_oldMax_V_49_load__2\(1),
      I1 => \^b_v_data_1_payload_b_reg[149]_0\,
      I2 => B_V_data_1_payload_A(148),
      I3 => \B_V_data_1_sel_rd_reg_rep__0_n_0\,
      I4 => B_V_data_1_payload_B(148),
      I5 => Q(0),
      O => buf_V_49_d0(1)
    );
\ram_reg_0_15_1_1_i_1__49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \ap_sig_allocacmp_oldMax_V_50_load__2\(1),
      I1 => \^b_v_data_1_payload_b_reg[152]_0\,
      I2 => B_V_data_1_payload_A(151),
      I3 => \B_V_data_1_sel_rd_reg_rep__0_n_0\,
      I4 => B_V_data_1_payload_B(151),
      I5 => Q(0),
      O => buf_V_50_d0(1)
    );
\ram_reg_0_15_1_1_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \ap_sig_allocacmp_oldMax_V_6_load__2\(1),
      I1 => \^b_v_data_1_payload_b_reg[20]_0\,
      I2 => B_V_data_1_payload_A(19),
      I3 => \^b_v_data_1_sel\,
      I4 => B_V_data_1_payload_B(19),
      I5 => Q(0),
      O => buf_V_6_d0(1)
    );
\ram_reg_0_15_1_1_i_1__50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \ap_sig_allocacmp_oldMax_V_51_load__2\(1),
      I1 => \^b_v_data_1_payload_b_reg[155]_0\,
      I2 => B_V_data_1_payload_A(154),
      I3 => \B_V_data_1_sel_rd_reg_rep__0_n_0\,
      I4 => B_V_data_1_payload_B(154),
      I5 => Q(0),
      O => buf_V_51_d0(1)
    );
\ram_reg_0_15_1_1_i_1__51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \ap_sig_allocacmp_oldMax_V_52_load__2\(1),
      I1 => \^b_v_data_1_payload_b_reg[158]_0\,
      I2 => B_V_data_1_payload_A(157),
      I3 => \B_V_data_1_sel_rd_reg_rep__0_n_0\,
      I4 => B_V_data_1_payload_B(157),
      I5 => Q(0),
      O => buf_V_52_d0(1)
    );
\ram_reg_0_15_1_1_i_1__52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \ap_sig_allocacmp_oldMax_V_53_load__2\(1),
      I1 => \^b_v_data_1_payload_b_reg[161]_0\,
      I2 => B_V_data_1_payload_A(160),
      I3 => \B_V_data_1_sel_rd_reg_rep__0_n_0\,
      I4 => B_V_data_1_payload_B(160),
      I5 => Q(0),
      O => buf_V_53_d0(1)
    );
\ram_reg_0_15_1_1_i_1__53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \ap_sig_allocacmp_oldMax_V_54_load__2\(1),
      I1 => \^b_v_data_1_payload_b_reg[164]_0\,
      I2 => B_V_data_1_payload_A(163),
      I3 => \B_V_data_1_sel_rd_reg_rep__0_n_0\,
      I4 => B_V_data_1_payload_B(163),
      I5 => Q(0),
      O => buf_V_54_d0(1)
    );
\ram_reg_0_15_1_1_i_1__54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \ap_sig_allocacmp_oldMax_V_55_load__2\(1),
      I1 => \^p_0_in\,
      I2 => B_V_data_1_payload_A(166),
      I3 => \B_V_data_1_sel_rd_reg_rep__0_n_0\,
      I4 => B_V_data_1_payload_B(166),
      I5 => Q(0),
      O => buf_V_55_d0(1)
    );
\ram_reg_0_15_1_1_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \ap_sig_allocacmp_oldMax_V_7_load__2\(1),
      I1 => \^b_v_data_1_payload_b_reg[23]_0\,
      I2 => B_V_data_1_payload_A(22),
      I3 => \^b_v_data_1_sel\,
      I4 => B_V_data_1_payload_B(22),
      I5 => Q(0),
      O => buf_V_7_d0(1)
    );
\ram_reg_0_15_1_1_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \ap_sig_allocacmp_oldMax_V_8_load__2\(1),
      I1 => \^b_v_data_1_payload_b_reg[26]_0\,
      I2 => B_V_data_1_payload_A(25),
      I3 => \^b_v_data_1_sel\,
      I4 => B_V_data_1_payload_B(25),
      I5 => Q(0),
      O => buf_V_8_d0(1)
    );
\ram_reg_0_15_1_1_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \ap_sig_allocacmp_oldMax_V_9_load__2\(1),
      I1 => \^b_v_data_1_payload_b_reg[29]_0\,
      I2 => B_V_data_1_payload_A(28),
      I3 => \^b_v_data_1_sel\,
      I4 => B_V_data_1_payload_B(28),
      I5 => Q(0),
      O => buf_V_9_d0(1)
    );
\ram_reg_0_15_1_1_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \ap_sig_allocacmp_oldMax_V_10_load__2\(1),
      I1 => \^b_v_data_1_payload_b_reg[32]_0\,
      I2 => B_V_data_1_payload_A(31),
      I3 => \^b_v_data_1_sel\,
      I4 => B_V_data_1_payload_B(31),
      I5 => Q(0),
      O => buf_V_10_d0(1)
    );
ram_reg_0_15_2_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \ap_sig_allocacmp_oldMax_V_load__2\(2),
      I1 => \^b_v_data_1_payload_b_reg[2]_0\,
      I2 => B_V_data_1_payload_A(2),
      I3 => \^b_v_data_1_sel\,
      I4 => B_V_data_1_payload_B(2),
      I5 => Q(0),
      O => buf_V_d0(2)
    );
\ram_reg_0_15_2_2_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \ap_sig_allocacmp_oldMax_V_1_load__2\(2),
      I1 => \^b_v_data_1_payload_b_reg[5]_0\,
      I2 => B_V_data_1_payload_A(5),
      I3 => \^b_v_data_1_sel\,
      I4 => B_V_data_1_payload_B(5),
      I5 => Q(0),
      O => buf_V_1_d0(2)
    );
\ram_reg_0_15_2_2_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \ap_sig_allocacmp_oldMax_V_2_load__2\(2),
      I1 => \^b_v_data_1_payload_b_reg[8]_0\,
      I2 => B_V_data_1_payload_A(8),
      I3 => \^b_v_data_1_sel\,
      I4 => B_V_data_1_payload_B(8),
      I5 => Q(0),
      O => buf_V_2_d0(2)
    );
\ram_reg_0_15_2_2_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \ap_sig_allocacmp_oldMax_V_11_load__2\(2),
      I1 => \^b_v_data_1_payload_b_reg[35]_0\,
      I2 => B_V_data_1_payload_A(35),
      I3 => \^b_v_data_1_sel\,
      I4 => B_V_data_1_payload_B(35),
      I5 => Q(0),
      O => buf_V_11_d0(2)
    );
\ram_reg_0_15_2_2_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \ap_sig_allocacmp_oldMax_V_12_load__2\(2),
      I1 => \^b_v_data_1_payload_b_reg[38]_0\,
      I2 => B_V_data_1_payload_A(38),
      I3 => \^b_v_data_1_sel\,
      I4 => B_V_data_1_payload_B(38),
      I5 => Q(0),
      O => buf_V_12_d0(2)
    );
\ram_reg_0_15_2_2_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \ap_sig_allocacmp_oldMax_V_13_load__2\(2),
      I1 => \^b_v_data_1_payload_b_reg[41]_0\,
      I2 => B_V_data_1_payload_A(41),
      I3 => \^b_v_data_1_sel\,
      I4 => B_V_data_1_payload_B(41),
      I5 => Q(0),
      O => buf_V_13_d0(2)
    );
\ram_reg_0_15_2_2_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \ap_sig_allocacmp_oldMax_V_14_load__2\(2),
      I1 => \^b_v_data_1_payload_b_reg[44]_0\,
      I2 => B_V_data_1_payload_A(44),
      I3 => \^b_v_data_1_sel\,
      I4 => B_V_data_1_payload_B(44),
      I5 => Q(0),
      O => buf_V_14_d0(2)
    );
\ram_reg_0_15_2_2_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \ap_sig_allocacmp_oldMax_V_15_load__2\(2),
      I1 => \^b_v_data_1_payload_b_reg[47]_0\,
      I2 => B_V_data_1_payload_A(47),
      I3 => \^b_v_data_1_sel\,
      I4 => B_V_data_1_payload_B(47),
      I5 => Q(0),
      O => buf_V_15_d0(2)
    );
\ram_reg_0_15_2_2_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \ap_sig_allocacmp_oldMax_V_16_load__2\(2),
      I1 => \^b_v_data_1_payload_b_reg[50]_0\,
      I2 => B_V_data_1_payload_A(50),
      I3 => \^b_v_data_1_sel\,
      I4 => B_V_data_1_payload_B(50),
      I5 => Q(0),
      O => buf_V_16_d0(2)
    );
\ram_reg_0_15_2_2_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \ap_sig_allocacmp_oldMax_V_17_load__2\(2),
      I1 => \^b_v_data_1_payload_b_reg[53]_0\,
      I2 => B_V_data_1_payload_A(53),
      I3 => \^b_v_data_1_sel\,
      I4 => B_V_data_1_payload_B(53),
      I5 => Q(0),
      O => buf_V_17_d0(2)
    );
\ram_reg_0_15_2_2_i_1__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \ap_sig_allocacmp_oldMax_V_18_load__2\(2),
      I1 => \^b_v_data_1_payload_b_reg[56]_0\,
      I2 => B_V_data_1_payload_A(56),
      I3 => \^b_v_data_1_sel\,
      I4 => B_V_data_1_payload_B(56),
      I5 => Q(0),
      O => buf_V_18_d0(2)
    );
\ram_reg_0_15_2_2_i_1__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \ap_sig_allocacmp_oldMax_V_19_load__2\(2),
      I1 => \^b_v_data_1_payload_b_reg[59]_0\,
      I2 => B_V_data_1_payload_A(59),
      I3 => \^b_v_data_1_sel\,
      I4 => B_V_data_1_payload_B(59),
      I5 => Q(0),
      O => buf_V_19_d0(2)
    );
\ram_reg_0_15_2_2_i_1__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \ap_sig_allocacmp_oldMax_V_20_load__2\(2),
      I1 => \^b_v_data_1_payload_b_reg[62]_0\,
      I2 => B_V_data_1_payload_A(62),
      I3 => \^b_v_data_1_sel\,
      I4 => B_V_data_1_payload_B(62),
      I5 => Q(0),
      O => buf_V_20_d0(2)
    );
\ram_reg_0_15_2_2_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \ap_sig_allocacmp_oldMax_V_3_load__2\(2),
      I1 => \^b_v_data_1_payload_b_reg[11]_0\,
      I2 => B_V_data_1_payload_A(11),
      I3 => \^b_v_data_1_sel\,
      I4 => B_V_data_1_payload_B(11),
      I5 => Q(0),
      O => buf_V_3_d0(2)
    );
\ram_reg_0_15_2_2_i_1__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \ap_sig_allocacmp_oldMax_V_21_load__2\(2),
      I1 => \^b_v_data_1_payload_b_reg[65]_0\,
      I2 => B_V_data_1_payload_A(65),
      I3 => \^b_v_data_1_sel\,
      I4 => B_V_data_1_payload_B(65),
      I5 => Q(0),
      O => buf_V_21_d0(2)
    );
\ram_reg_0_15_2_2_i_1__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \ap_sig_allocacmp_oldMax_V_22_load__2\(2),
      I1 => \^b_v_data_1_payload_b_reg[68]_0\,
      I2 => B_V_data_1_payload_A(68),
      I3 => B_V_data_1_sel_rd_reg_rep_n_0,
      I4 => B_V_data_1_payload_B(68),
      I5 => Q(0),
      O => buf_V_22_d0(2)
    );
\ram_reg_0_15_2_2_i_1__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \ap_sig_allocacmp_oldMax_V_23_load__2\(2),
      I1 => \^b_v_data_1_payload_b_reg[71]_0\,
      I2 => B_V_data_1_payload_A(71),
      I3 => B_V_data_1_sel_rd_reg_rep_n_0,
      I4 => B_V_data_1_payload_B(71),
      I5 => Q(0),
      O => buf_V_23_d0(2)
    );
\ram_reg_0_15_2_2_i_1__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \ap_sig_allocacmp_oldMax_V_24_load__2\(2),
      I1 => \^b_v_data_1_payload_b_reg[74]_0\,
      I2 => B_V_data_1_payload_A(74),
      I3 => B_V_data_1_sel_rd_reg_rep_n_0,
      I4 => B_V_data_1_payload_B(74),
      I5 => Q(0),
      O => buf_V_24_d0(2)
    );
\ram_reg_0_15_2_2_i_1__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \ap_sig_allocacmp_oldMax_V_25_load__2\(2),
      I1 => \^b_v_data_1_payload_b_reg[77]_0\,
      I2 => B_V_data_1_payload_A(77),
      I3 => B_V_data_1_sel_rd_reg_rep_n_0,
      I4 => B_V_data_1_payload_B(77),
      I5 => Q(0),
      O => buf_V_25_d0(2)
    );
\ram_reg_0_15_2_2_i_1__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \ap_sig_allocacmp_oldMax_V_26_load__2\(2),
      I1 => \^b_v_data_1_payload_b_reg[80]_0\,
      I2 => B_V_data_1_payload_A(80),
      I3 => B_V_data_1_sel_rd_reg_rep_n_0,
      I4 => B_V_data_1_payload_B(80),
      I5 => Q(0),
      O => buf_V_26_d0(2)
    );
\ram_reg_0_15_2_2_i_1__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \ap_sig_allocacmp_oldMax_V_27_load__2\(2),
      I1 => \^b_v_data_1_payload_b_reg[83]_0\,
      I2 => B_V_data_1_payload_A(83),
      I3 => B_V_data_1_sel_rd_reg_rep_n_0,
      I4 => B_V_data_1_payload_B(83),
      I5 => Q(0),
      O => buf_V_27_d0(2)
    );
\ram_reg_0_15_2_2_i_1__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \ap_sig_allocacmp_oldMax_V_28_load__2\(2),
      I1 => \^b_v_data_1_payload_b_reg[86]_0\,
      I2 => B_V_data_1_payload_A(86),
      I3 => B_V_data_1_sel_rd_reg_rep_n_0,
      I4 => B_V_data_1_payload_B(86),
      I5 => Q(0),
      O => buf_V_28_d0(2)
    );
\ram_reg_0_15_2_2_i_1__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \ap_sig_allocacmp_oldMax_V_29_load__2\(2),
      I1 => \^b_v_data_1_payload_b_reg[89]_0\,
      I2 => B_V_data_1_payload_A(89),
      I3 => B_V_data_1_sel_rd_reg_rep_n_0,
      I4 => B_V_data_1_payload_B(89),
      I5 => Q(0),
      O => buf_V_29_d0(2)
    );
\ram_reg_0_15_2_2_i_1__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \ap_sig_allocacmp_oldMax_V_30_load__2\(2),
      I1 => \^b_v_data_1_payload_b_reg[92]_0\,
      I2 => B_V_data_1_payload_A(92),
      I3 => B_V_data_1_sel_rd_reg_rep_n_0,
      I4 => B_V_data_1_payload_B(92),
      I5 => Q(0),
      O => buf_V_30_d0(2)
    );
\ram_reg_0_15_2_2_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \ap_sig_allocacmp_oldMax_V_4_load__2\(2),
      I1 => \^b_v_data_1_payload_b_reg[14]_0\,
      I2 => B_V_data_1_payload_A(14),
      I3 => \^b_v_data_1_sel\,
      I4 => B_V_data_1_payload_B(14),
      I5 => Q(0),
      O => buf_V_4_d0(2)
    );
\ram_reg_0_15_2_2_i_1__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \ap_sig_allocacmp_oldMax_V_31_load__2\(2),
      I1 => \^b_v_data_1_payload_b_reg[95]_0\,
      I2 => B_V_data_1_payload_A(95),
      I3 => B_V_data_1_sel_rd_reg_rep_n_0,
      I4 => B_V_data_1_payload_B(95),
      I5 => Q(0),
      O => buf_V_31_d0(2)
    );
\ram_reg_0_15_2_2_i_1__31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \ap_sig_allocacmp_oldMax_V_32_load__2\(2),
      I1 => \^b_v_data_1_payload_b_reg[98]_0\,
      I2 => B_V_data_1_payload_A(98),
      I3 => B_V_data_1_sel_rd_reg_rep_n_0,
      I4 => B_V_data_1_payload_B(98),
      I5 => Q(0),
      O => buf_V_32_d0(2)
    );
\ram_reg_0_15_2_2_i_1__32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \ap_sig_allocacmp_oldMax_V_33_load__2\(2),
      I1 => \^b_v_data_1_payload_b_reg[101]_0\,
      I2 => B_V_data_1_payload_A(101),
      I3 => B_V_data_1_sel_rd_reg_rep_n_0,
      I4 => B_V_data_1_payload_B(101),
      I5 => Q(0),
      O => buf_V_33_d0(2)
    );
\ram_reg_0_15_2_2_i_1__33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \ap_sig_allocacmp_oldMax_V_34_load__2\(2),
      I1 => \^b_v_data_1_payload_b_reg[104]_0\,
      I2 => B_V_data_1_payload_A(104),
      I3 => B_V_data_1_sel_rd_reg_rep_n_0,
      I4 => B_V_data_1_payload_B(104),
      I5 => Q(0),
      O => buf_V_34_d0(2)
    );
\ram_reg_0_15_2_2_i_1__34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \ap_sig_allocacmp_oldMax_V_35_load__2\(2),
      I1 => \^b_v_data_1_payload_b_reg[107]_0\,
      I2 => B_V_data_1_payload_A(107),
      I3 => B_V_data_1_sel_rd_reg_rep_n_0,
      I4 => B_V_data_1_payload_B(107),
      I5 => Q(0),
      O => buf_V_35_d0(2)
    );
\ram_reg_0_15_2_2_i_1__35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \ap_sig_allocacmp_oldMax_V_36_load__2\(2),
      I1 => \^b_v_data_1_payload_b_reg[110]_0\,
      I2 => B_V_data_1_payload_A(110),
      I3 => B_V_data_1_sel_rd_reg_rep_n_0,
      I4 => B_V_data_1_payload_B(110),
      I5 => Q(0),
      O => buf_V_36_d0(2)
    );
\ram_reg_0_15_2_2_i_1__36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \ap_sig_allocacmp_oldMax_V_37_load__2\(2),
      I1 => \^b_v_data_1_payload_b_reg[113]_0\,
      I2 => B_V_data_1_payload_A(113),
      I3 => B_V_data_1_sel_rd_reg_rep_n_0,
      I4 => B_V_data_1_payload_B(113),
      I5 => Q(0),
      O => buf_V_37_d0(2)
    );
\ram_reg_0_15_2_2_i_1__37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \ap_sig_allocacmp_oldMax_V_38_load__2\(2),
      I1 => \^b_v_data_1_payload_b_reg[116]_0\,
      I2 => B_V_data_1_payload_A(116),
      I3 => B_V_data_1_sel_rd_reg_rep_n_0,
      I4 => B_V_data_1_payload_B(116),
      I5 => Q(0),
      O => buf_V_38_d0(2)
    );
\ram_reg_0_15_2_2_i_1__38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \ap_sig_allocacmp_oldMax_V_39_load__2\(2),
      I1 => \^b_v_data_1_payload_b_reg[119]_0\,
      I2 => B_V_data_1_payload_A(119),
      I3 => B_V_data_1_sel_rd_reg_rep_n_0,
      I4 => B_V_data_1_payload_B(119),
      I5 => Q(0),
      O => buf_V_39_d0(2)
    );
\ram_reg_0_15_2_2_i_1__39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \ap_sig_allocacmp_oldMax_V_40_load__2\(2),
      I1 => \^b_v_data_1_payload_b_reg[122]_0\,
      I2 => B_V_data_1_payload_A(122),
      I3 => B_V_data_1_sel_rd_reg_rep_n_0,
      I4 => B_V_data_1_payload_B(122),
      I5 => Q(0),
      O => buf_V_40_d0(2)
    );
\ram_reg_0_15_2_2_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \ap_sig_allocacmp_oldMax_V_5_load__2\(2),
      I1 => \^b_v_data_1_payload_b_reg[17]_0\,
      I2 => B_V_data_1_payload_A(17),
      I3 => \^b_v_data_1_sel\,
      I4 => B_V_data_1_payload_B(17),
      I5 => Q(0),
      O => buf_V_5_d0(2)
    );
\ram_reg_0_15_2_2_i_1__40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \ap_sig_allocacmp_oldMax_V_41_load__2\(2),
      I1 => \^b_v_data_1_payload_b_reg[125]_0\,
      I2 => B_V_data_1_payload_A(125),
      I3 => B_V_data_1_sel_rd_reg_rep_n_0,
      I4 => B_V_data_1_payload_B(125),
      I5 => Q(0),
      O => buf_V_41_d0(2)
    );
\ram_reg_0_15_2_2_i_1__41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \ap_sig_allocacmp_oldMax_V_42_load__2\(2),
      I1 => \^b_v_data_1_payload_b_reg[128]_0\,
      I2 => B_V_data_1_payload_A(128),
      I3 => B_V_data_1_sel_rd_reg_rep_n_0,
      I4 => B_V_data_1_payload_B(128),
      I5 => Q(0),
      O => buf_V_42_d0(2)
    );
\ram_reg_0_15_2_2_i_1__42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \ap_sig_allocacmp_oldMax_V_43_load__2\(2),
      I1 => \^b_v_data_1_payload_b_reg[131]_0\,
      I2 => B_V_data_1_payload_A(131),
      I3 => B_V_data_1_sel_rd_reg_rep_n_0,
      I4 => B_V_data_1_payload_B(131),
      I5 => Q(0),
      O => buf_V_43_d0(2)
    );
\ram_reg_0_15_2_2_i_1__43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \ap_sig_allocacmp_oldMax_V_44_load__2\(2),
      I1 => \^b_v_data_1_payload_b_reg[134]_0\,
      I2 => B_V_data_1_payload_A(134),
      I3 => \B_V_data_1_sel_rd_reg_rep__0_n_0\,
      I4 => B_V_data_1_payload_B(134),
      I5 => Q(0),
      O => buf_V_44_d0(2)
    );
\ram_reg_0_15_2_2_i_1__44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \ap_sig_allocacmp_oldMax_V_45_load__2\(2),
      I1 => \^b_v_data_1_payload_b_reg[137]_0\,
      I2 => B_V_data_1_payload_A(137),
      I3 => \B_V_data_1_sel_rd_reg_rep__0_n_0\,
      I4 => B_V_data_1_payload_B(137),
      I5 => Q(0),
      O => buf_V_45_d0(2)
    );
\ram_reg_0_15_2_2_i_1__45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \ap_sig_allocacmp_oldMax_V_46_load__2\(2),
      I1 => \^b_v_data_1_payload_b_reg[140]_0\,
      I2 => B_V_data_1_payload_A(140),
      I3 => \B_V_data_1_sel_rd_reg_rep__0_n_0\,
      I4 => B_V_data_1_payload_B(140),
      I5 => Q(0),
      O => buf_V_46_d0(2)
    );
\ram_reg_0_15_2_2_i_1__46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \ap_sig_allocacmp_oldMax_V_47_load__2\(2),
      I1 => \^b_v_data_1_payload_b_reg[143]_0\,
      I2 => B_V_data_1_payload_A(143),
      I3 => \B_V_data_1_sel_rd_reg_rep__0_n_0\,
      I4 => B_V_data_1_payload_B(143),
      I5 => Q(0),
      O => buf_V_47_d0(2)
    );
\ram_reg_0_15_2_2_i_1__47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \ap_sig_allocacmp_oldMax_V_48_load__2\(2),
      I1 => \^b_v_data_1_payload_b_reg[146]_0\,
      I2 => B_V_data_1_payload_A(146),
      I3 => \B_V_data_1_sel_rd_reg_rep__0_n_0\,
      I4 => B_V_data_1_payload_B(146),
      I5 => Q(0),
      O => buf_V_48_d0(2)
    );
\ram_reg_0_15_2_2_i_1__48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \ap_sig_allocacmp_oldMax_V_49_load__2\(2),
      I1 => \^b_v_data_1_payload_b_reg[149]_0\,
      I2 => B_V_data_1_payload_A(149),
      I3 => \B_V_data_1_sel_rd_reg_rep__0_n_0\,
      I4 => B_V_data_1_payload_B(149),
      I5 => Q(0),
      O => buf_V_49_d0(2)
    );
\ram_reg_0_15_2_2_i_1__49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \ap_sig_allocacmp_oldMax_V_50_load__2\(2),
      I1 => \^b_v_data_1_payload_b_reg[152]_0\,
      I2 => B_V_data_1_payload_A(152),
      I3 => \B_V_data_1_sel_rd_reg_rep__0_n_0\,
      I4 => B_V_data_1_payload_B(152),
      I5 => Q(0),
      O => buf_V_50_d0(2)
    );
\ram_reg_0_15_2_2_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \ap_sig_allocacmp_oldMax_V_6_load__2\(2),
      I1 => \^b_v_data_1_payload_b_reg[20]_0\,
      I2 => B_V_data_1_payload_A(20),
      I3 => \^b_v_data_1_sel\,
      I4 => B_V_data_1_payload_B(20),
      I5 => Q(0),
      O => buf_V_6_d0(2)
    );
\ram_reg_0_15_2_2_i_1__50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \ap_sig_allocacmp_oldMax_V_51_load__2\(2),
      I1 => \^b_v_data_1_payload_b_reg[155]_0\,
      I2 => B_V_data_1_payload_A(155),
      I3 => \B_V_data_1_sel_rd_reg_rep__0_n_0\,
      I4 => B_V_data_1_payload_B(155),
      I5 => Q(0),
      O => buf_V_51_d0(2)
    );
\ram_reg_0_15_2_2_i_1__51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \ap_sig_allocacmp_oldMax_V_52_load__2\(2),
      I1 => \^b_v_data_1_payload_b_reg[158]_0\,
      I2 => B_V_data_1_payload_A(158),
      I3 => \B_V_data_1_sel_rd_reg_rep__0_n_0\,
      I4 => B_V_data_1_payload_B(158),
      I5 => Q(0),
      O => buf_V_52_d0(2)
    );
\ram_reg_0_15_2_2_i_1__52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \ap_sig_allocacmp_oldMax_V_53_load__2\(2),
      I1 => \^b_v_data_1_payload_b_reg[161]_0\,
      I2 => B_V_data_1_payload_A(161),
      I3 => \B_V_data_1_sel_rd_reg_rep__0_n_0\,
      I4 => B_V_data_1_payload_B(161),
      I5 => Q(0),
      O => buf_V_53_d0(2)
    );
\ram_reg_0_15_2_2_i_1__53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \ap_sig_allocacmp_oldMax_V_54_load__2\(2),
      I1 => \^b_v_data_1_payload_b_reg[164]_0\,
      I2 => B_V_data_1_payload_A(164),
      I3 => \B_V_data_1_sel_rd_reg_rep__0_n_0\,
      I4 => B_V_data_1_payload_B(164),
      I5 => Q(0),
      O => buf_V_54_d0(2)
    );
\ram_reg_0_15_2_2_i_1__54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \ap_sig_allocacmp_oldMax_V_55_load__2\(2),
      I1 => \^p_0_in\,
      I2 => B_V_data_1_payload_A(167),
      I3 => \B_V_data_1_sel_rd_reg_rep__0_n_0\,
      I4 => B_V_data_1_payload_B(167),
      I5 => Q(0),
      O => buf_V_55_d0(2)
    );
\ram_reg_0_15_2_2_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \ap_sig_allocacmp_oldMax_V_7_load__2\(2),
      I1 => \^b_v_data_1_payload_b_reg[23]_0\,
      I2 => B_V_data_1_payload_A(23),
      I3 => \^b_v_data_1_sel\,
      I4 => B_V_data_1_payload_B(23),
      I5 => Q(0),
      O => buf_V_7_d0(2)
    );
\ram_reg_0_15_2_2_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \ap_sig_allocacmp_oldMax_V_8_load__2\(2),
      I1 => \^b_v_data_1_payload_b_reg[26]_0\,
      I2 => B_V_data_1_payload_A(26),
      I3 => \^b_v_data_1_sel\,
      I4 => B_V_data_1_payload_B(26),
      I5 => Q(0),
      O => buf_V_8_d0(2)
    );
\ram_reg_0_15_2_2_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \ap_sig_allocacmp_oldMax_V_9_load__2\(2),
      I1 => \^b_v_data_1_payload_b_reg[29]_0\,
      I2 => B_V_data_1_payload_A(29),
      I3 => \^b_v_data_1_sel\,
      I4 => B_V_data_1_payload_B(29),
      I5 => Q(0),
      O => buf_V_9_d0(2)
    );
\ram_reg_0_15_2_2_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \ap_sig_allocacmp_oldMax_V_10_load__2\(2),
      I1 => \^b_v_data_1_payload_b_reg[32]_0\,
      I2 => B_V_data_1_payload_A(32),
      I3 => \^b_v_data_1_sel\,
      I4 => B_V_data_1_payload_B(32),
      I5 => Q(0),
      O => buf_V_10_d0(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_regslice_both_0 is
  port (
    out_V_TREADY_int_regslice : out STD_LOGIC;
    \B_V_data_1_state_reg[0]_0\ : out STD_LOGIC;
    B_V_data_1_sel_wr : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    out_V_TDATA : out STD_LOGIC_VECTOR ( 167 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    B_V_data_1_sel_wr_reg_0 : in STD_LOGIC;
    \B_V_data_1_state_reg[1]_0\ : in STD_LOGIC;
    out_V_TREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_CS_fsm_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \B_V_data_1_payload_A_reg[167]_0\ : in STD_LOGIC_VECTOR ( 167 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_regslice_both_0 : entity is "StreamingMaxPool_hls_4_regslice_both";
end finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_regslice_both_0;

architecture STRUCTURE of finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_regslice_both_0 is
  signal B_V_data_1_load_A : STD_LOGIC;
  signal B_V_data_1_load_B : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[0]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[100]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[101]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[102]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[103]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[104]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[105]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[106]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[107]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[108]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[109]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[10]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[110]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[111]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[112]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[113]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[114]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[115]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[116]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[117]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[118]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[119]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[11]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[120]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[121]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[122]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[123]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[124]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[125]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[126]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[127]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[128]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[129]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[12]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[130]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[131]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[132]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[133]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[134]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[135]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[136]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[137]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[138]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[139]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[13]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[140]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[141]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[142]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[143]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[144]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[145]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[146]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[147]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[148]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[149]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[14]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[150]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[151]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[152]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[153]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[154]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[155]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[156]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[157]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[158]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[159]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[15]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[160]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[161]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[162]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[163]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[164]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[165]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[166]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[167]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[16]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[17]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[18]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[19]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[1]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[20]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[21]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[22]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[23]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[24]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[25]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[26]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[27]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[28]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[29]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[2]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[30]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[31]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[32]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[33]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[34]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[35]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[36]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[37]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[38]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[39]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[3]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[40]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[41]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[42]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[43]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[44]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[45]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[46]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[47]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[48]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[49]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[4]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[50]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[51]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[52]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[53]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[54]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[55]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[56]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[57]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[58]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[59]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[5]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[60]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[61]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[62]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[63]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[64]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[65]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[66]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[67]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[68]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[69]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[6]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[70]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[71]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[72]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[73]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[74]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[75]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[76]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[77]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[78]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[79]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[7]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[80]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[81]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[82]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[83]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[84]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[85]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[86]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[87]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[88]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[89]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[8]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[90]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[91]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[92]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[93]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[94]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[95]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[96]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[97]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[98]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[99]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[9]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[0]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[100]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[101]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[102]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[103]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[104]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[105]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[106]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[107]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[108]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[109]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[10]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[110]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[111]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[112]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[113]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[114]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[115]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[116]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[117]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[118]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[119]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[11]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[120]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[121]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[122]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[123]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[124]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[125]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[126]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[127]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[128]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[129]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[12]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[130]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[131]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[132]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[133]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[134]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[135]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[136]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[137]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[138]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[139]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[13]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[140]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[141]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[142]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[143]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[144]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[145]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[146]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[147]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[148]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[149]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[14]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[150]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[151]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[152]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[153]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[154]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[155]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[156]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[157]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[158]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[159]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[15]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[160]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[161]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[162]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[163]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[164]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[165]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[166]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[167]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[16]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[17]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[18]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[19]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[1]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[20]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[21]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[22]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[23]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[24]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[25]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[26]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[27]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[28]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[29]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[2]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[30]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[31]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[32]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[33]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[34]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[35]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[36]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[37]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[38]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[39]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[3]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[40]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[41]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[42]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[43]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[44]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[45]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[46]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[47]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[48]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[49]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[4]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[50]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[51]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[52]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[53]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[54]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[55]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[56]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[57]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[58]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[59]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[5]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[60]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[61]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[62]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[63]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[64]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[65]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[66]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[67]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[68]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[69]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[6]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[70]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[71]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[72]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[73]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[74]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[75]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[76]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[77]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[78]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[79]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[7]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[80]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[81]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[82]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[83]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[84]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[85]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[86]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[87]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[88]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[89]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[8]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[90]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[91]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[92]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[93]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[94]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[95]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[96]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[97]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[98]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[99]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[9]\ : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__0_n_0\ : STD_LOGIC;
  signal B_V_data_1_sel_rd_reg_n_0 : STD_LOGIC;
  signal \^b_v_data_1_sel_wr\ : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \B_V_data_1_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \^b_v_data_1_state_reg[0]_0\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \^out_v_tready_int_regslice\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_sel_rd_i_1__0\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_1__0\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_2__0\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \out_V_TDATA[0]_INST_0\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \out_V_TDATA[100]_INST_0\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \out_V_TDATA[101]_INST_0\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \out_V_TDATA[102]_INST_0\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \out_V_TDATA[103]_INST_0\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \out_V_TDATA[104]_INST_0\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \out_V_TDATA[105]_INST_0\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \out_V_TDATA[106]_INST_0\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \out_V_TDATA[107]_INST_0\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \out_V_TDATA[108]_INST_0\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \out_V_TDATA[109]_INST_0\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \out_V_TDATA[10]_INST_0\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \out_V_TDATA[110]_INST_0\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \out_V_TDATA[111]_INST_0\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \out_V_TDATA[112]_INST_0\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \out_V_TDATA[113]_INST_0\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \out_V_TDATA[114]_INST_0\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \out_V_TDATA[115]_INST_0\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \out_V_TDATA[116]_INST_0\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \out_V_TDATA[117]_INST_0\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \out_V_TDATA[118]_INST_0\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \out_V_TDATA[119]_INST_0\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \out_V_TDATA[11]_INST_0\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \out_V_TDATA[120]_INST_0\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \out_V_TDATA[121]_INST_0\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \out_V_TDATA[122]_INST_0\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \out_V_TDATA[123]_INST_0\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \out_V_TDATA[124]_INST_0\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \out_V_TDATA[125]_INST_0\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \out_V_TDATA[126]_INST_0\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \out_V_TDATA[127]_INST_0\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \out_V_TDATA[128]_INST_0\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \out_V_TDATA[129]_INST_0\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \out_V_TDATA[12]_INST_0\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \out_V_TDATA[130]_INST_0\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \out_V_TDATA[131]_INST_0\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \out_V_TDATA[132]_INST_0\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \out_V_TDATA[133]_INST_0\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \out_V_TDATA[134]_INST_0\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \out_V_TDATA[135]_INST_0\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \out_V_TDATA[136]_INST_0\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \out_V_TDATA[137]_INST_0\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \out_V_TDATA[138]_INST_0\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \out_V_TDATA[139]_INST_0\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \out_V_TDATA[13]_INST_0\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \out_V_TDATA[140]_INST_0\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \out_V_TDATA[141]_INST_0\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \out_V_TDATA[142]_INST_0\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \out_V_TDATA[143]_INST_0\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \out_V_TDATA[144]_INST_0\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \out_V_TDATA[145]_INST_0\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \out_V_TDATA[146]_INST_0\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \out_V_TDATA[147]_INST_0\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \out_V_TDATA[148]_INST_0\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \out_V_TDATA[149]_INST_0\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \out_V_TDATA[14]_INST_0\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \out_V_TDATA[150]_INST_0\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \out_V_TDATA[151]_INST_0\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \out_V_TDATA[152]_INST_0\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \out_V_TDATA[153]_INST_0\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \out_V_TDATA[154]_INST_0\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \out_V_TDATA[155]_INST_0\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \out_V_TDATA[156]_INST_0\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \out_V_TDATA[157]_INST_0\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \out_V_TDATA[158]_INST_0\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \out_V_TDATA[159]_INST_0\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \out_V_TDATA[15]_INST_0\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \out_V_TDATA[160]_INST_0\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \out_V_TDATA[161]_INST_0\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \out_V_TDATA[162]_INST_0\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \out_V_TDATA[163]_INST_0\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \out_V_TDATA[164]_INST_0\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \out_V_TDATA[165]_INST_0\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \out_V_TDATA[166]_INST_0\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \out_V_TDATA[167]_INST_0\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \out_V_TDATA[16]_INST_0\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \out_V_TDATA[17]_INST_0\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \out_V_TDATA[18]_INST_0\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \out_V_TDATA[19]_INST_0\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \out_V_TDATA[1]_INST_0\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \out_V_TDATA[20]_INST_0\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \out_V_TDATA[21]_INST_0\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \out_V_TDATA[22]_INST_0\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \out_V_TDATA[23]_INST_0\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \out_V_TDATA[24]_INST_0\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \out_V_TDATA[25]_INST_0\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \out_V_TDATA[26]_INST_0\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \out_V_TDATA[27]_INST_0\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \out_V_TDATA[28]_INST_0\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \out_V_TDATA[29]_INST_0\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \out_V_TDATA[2]_INST_0\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \out_V_TDATA[30]_INST_0\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \out_V_TDATA[31]_INST_0\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \out_V_TDATA[32]_INST_0\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \out_V_TDATA[33]_INST_0\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \out_V_TDATA[34]_INST_0\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \out_V_TDATA[35]_INST_0\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \out_V_TDATA[36]_INST_0\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \out_V_TDATA[37]_INST_0\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \out_V_TDATA[38]_INST_0\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \out_V_TDATA[39]_INST_0\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \out_V_TDATA[3]_INST_0\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \out_V_TDATA[40]_INST_0\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \out_V_TDATA[41]_INST_0\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \out_V_TDATA[42]_INST_0\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \out_V_TDATA[43]_INST_0\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \out_V_TDATA[44]_INST_0\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \out_V_TDATA[45]_INST_0\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \out_V_TDATA[46]_INST_0\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \out_V_TDATA[47]_INST_0\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \out_V_TDATA[48]_INST_0\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \out_V_TDATA[49]_INST_0\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \out_V_TDATA[4]_INST_0\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \out_V_TDATA[50]_INST_0\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \out_V_TDATA[51]_INST_0\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \out_V_TDATA[52]_INST_0\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \out_V_TDATA[53]_INST_0\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \out_V_TDATA[54]_INST_0\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \out_V_TDATA[55]_INST_0\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \out_V_TDATA[56]_INST_0\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \out_V_TDATA[57]_INST_0\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \out_V_TDATA[58]_INST_0\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \out_V_TDATA[59]_INST_0\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \out_V_TDATA[5]_INST_0\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \out_V_TDATA[60]_INST_0\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \out_V_TDATA[61]_INST_0\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \out_V_TDATA[62]_INST_0\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \out_V_TDATA[63]_INST_0\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \out_V_TDATA[64]_INST_0\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \out_V_TDATA[65]_INST_0\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \out_V_TDATA[66]_INST_0\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \out_V_TDATA[67]_INST_0\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \out_V_TDATA[68]_INST_0\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \out_V_TDATA[69]_INST_0\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \out_V_TDATA[6]_INST_0\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \out_V_TDATA[70]_INST_0\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \out_V_TDATA[71]_INST_0\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \out_V_TDATA[72]_INST_0\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \out_V_TDATA[73]_INST_0\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \out_V_TDATA[74]_INST_0\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \out_V_TDATA[75]_INST_0\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \out_V_TDATA[76]_INST_0\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \out_V_TDATA[77]_INST_0\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \out_V_TDATA[78]_INST_0\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \out_V_TDATA[79]_INST_0\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \out_V_TDATA[7]_INST_0\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \out_V_TDATA[80]_INST_0\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \out_V_TDATA[81]_INST_0\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \out_V_TDATA[82]_INST_0\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \out_V_TDATA[83]_INST_0\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \out_V_TDATA[84]_INST_0\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \out_V_TDATA[85]_INST_0\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \out_V_TDATA[86]_INST_0\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \out_V_TDATA[87]_INST_0\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \out_V_TDATA[88]_INST_0\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \out_V_TDATA[89]_INST_0\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \out_V_TDATA[8]_INST_0\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \out_V_TDATA[90]_INST_0\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \out_V_TDATA[91]_INST_0\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \out_V_TDATA[92]_INST_0\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \out_V_TDATA[93]_INST_0\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \out_V_TDATA[94]_INST_0\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \out_V_TDATA[95]_INST_0\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \out_V_TDATA[96]_INST_0\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \out_V_TDATA[97]_INST_0\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \out_V_TDATA[98]_INST_0\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \out_V_TDATA[99]_INST_0\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \out_V_TDATA[9]_INST_0\ : label is "soft_lutpair198";
begin
  B_V_data_1_sel_wr <= \^b_v_data_1_sel_wr\;
  \B_V_data_1_state_reg[0]_0\ <= \^b_v_data_1_state_reg[0]_0\;
  out_V_TREADY_int_regslice <= \^out_v_tready_int_regslice\;
\B_V_data_1_payload_A[167]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[0]_0\,
      I1 => \^out_v_tready_int_regslice\,
      I2 => \^b_v_data_1_sel_wr\,
      O => B_V_data_1_load_A
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[167]_0\(0),
      Q => \B_V_data_1_payload_A_reg_n_0_[0]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[100]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[167]_0\(100),
      Q => \B_V_data_1_payload_A_reg_n_0_[100]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[101]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[167]_0\(101),
      Q => \B_V_data_1_payload_A_reg_n_0_[101]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[102]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[167]_0\(102),
      Q => \B_V_data_1_payload_A_reg_n_0_[102]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[103]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[167]_0\(103),
      Q => \B_V_data_1_payload_A_reg_n_0_[103]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[104]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[167]_0\(104),
      Q => \B_V_data_1_payload_A_reg_n_0_[104]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[105]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[167]_0\(105),
      Q => \B_V_data_1_payload_A_reg_n_0_[105]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[106]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[167]_0\(106),
      Q => \B_V_data_1_payload_A_reg_n_0_[106]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[107]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[167]_0\(107),
      Q => \B_V_data_1_payload_A_reg_n_0_[107]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[108]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[167]_0\(108),
      Q => \B_V_data_1_payload_A_reg_n_0_[108]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[109]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[167]_0\(109),
      Q => \B_V_data_1_payload_A_reg_n_0_[109]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[167]_0\(10),
      Q => \B_V_data_1_payload_A_reg_n_0_[10]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[110]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[167]_0\(110),
      Q => \B_V_data_1_payload_A_reg_n_0_[110]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[111]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[167]_0\(111),
      Q => \B_V_data_1_payload_A_reg_n_0_[111]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[112]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[167]_0\(112),
      Q => \B_V_data_1_payload_A_reg_n_0_[112]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[113]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[167]_0\(113),
      Q => \B_V_data_1_payload_A_reg_n_0_[113]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[114]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[167]_0\(114),
      Q => \B_V_data_1_payload_A_reg_n_0_[114]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[115]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[167]_0\(115),
      Q => \B_V_data_1_payload_A_reg_n_0_[115]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[116]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[167]_0\(116),
      Q => \B_V_data_1_payload_A_reg_n_0_[116]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[117]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[167]_0\(117),
      Q => \B_V_data_1_payload_A_reg_n_0_[117]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[118]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[167]_0\(118),
      Q => \B_V_data_1_payload_A_reg_n_0_[118]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[119]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[167]_0\(119),
      Q => \B_V_data_1_payload_A_reg_n_0_[119]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[167]_0\(11),
      Q => \B_V_data_1_payload_A_reg_n_0_[11]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[120]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[167]_0\(120),
      Q => \B_V_data_1_payload_A_reg_n_0_[120]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[121]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[167]_0\(121),
      Q => \B_V_data_1_payload_A_reg_n_0_[121]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[122]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[167]_0\(122),
      Q => \B_V_data_1_payload_A_reg_n_0_[122]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[123]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[167]_0\(123),
      Q => \B_V_data_1_payload_A_reg_n_0_[123]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[124]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[167]_0\(124),
      Q => \B_V_data_1_payload_A_reg_n_0_[124]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[125]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[167]_0\(125),
      Q => \B_V_data_1_payload_A_reg_n_0_[125]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[126]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[167]_0\(126),
      Q => \B_V_data_1_payload_A_reg_n_0_[126]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[127]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[167]_0\(127),
      Q => \B_V_data_1_payload_A_reg_n_0_[127]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[128]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[167]_0\(128),
      Q => \B_V_data_1_payload_A_reg_n_0_[128]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[129]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[167]_0\(129),
      Q => \B_V_data_1_payload_A_reg_n_0_[129]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[167]_0\(12),
      Q => \B_V_data_1_payload_A_reg_n_0_[12]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[130]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[167]_0\(130),
      Q => \B_V_data_1_payload_A_reg_n_0_[130]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[131]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[167]_0\(131),
      Q => \B_V_data_1_payload_A_reg_n_0_[131]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[132]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[167]_0\(132),
      Q => \B_V_data_1_payload_A_reg_n_0_[132]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[133]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[167]_0\(133),
      Q => \B_V_data_1_payload_A_reg_n_0_[133]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[134]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[167]_0\(134),
      Q => \B_V_data_1_payload_A_reg_n_0_[134]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[135]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[167]_0\(135),
      Q => \B_V_data_1_payload_A_reg_n_0_[135]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[136]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[167]_0\(136),
      Q => \B_V_data_1_payload_A_reg_n_0_[136]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[137]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[167]_0\(137),
      Q => \B_V_data_1_payload_A_reg_n_0_[137]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[138]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[167]_0\(138),
      Q => \B_V_data_1_payload_A_reg_n_0_[138]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[139]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[167]_0\(139),
      Q => \B_V_data_1_payload_A_reg_n_0_[139]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[167]_0\(13),
      Q => \B_V_data_1_payload_A_reg_n_0_[13]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[140]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[167]_0\(140),
      Q => \B_V_data_1_payload_A_reg_n_0_[140]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[141]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[167]_0\(141),
      Q => \B_V_data_1_payload_A_reg_n_0_[141]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[142]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[167]_0\(142),
      Q => \B_V_data_1_payload_A_reg_n_0_[142]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[143]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[167]_0\(143),
      Q => \B_V_data_1_payload_A_reg_n_0_[143]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[144]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[167]_0\(144),
      Q => \B_V_data_1_payload_A_reg_n_0_[144]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[145]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[167]_0\(145),
      Q => \B_V_data_1_payload_A_reg_n_0_[145]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[146]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[167]_0\(146),
      Q => \B_V_data_1_payload_A_reg_n_0_[146]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[147]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[167]_0\(147),
      Q => \B_V_data_1_payload_A_reg_n_0_[147]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[148]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[167]_0\(148),
      Q => \B_V_data_1_payload_A_reg_n_0_[148]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[149]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[167]_0\(149),
      Q => \B_V_data_1_payload_A_reg_n_0_[149]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[167]_0\(14),
      Q => \B_V_data_1_payload_A_reg_n_0_[14]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[150]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[167]_0\(150),
      Q => \B_V_data_1_payload_A_reg_n_0_[150]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[151]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[167]_0\(151),
      Q => \B_V_data_1_payload_A_reg_n_0_[151]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[152]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[167]_0\(152),
      Q => \B_V_data_1_payload_A_reg_n_0_[152]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[153]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[167]_0\(153),
      Q => \B_V_data_1_payload_A_reg_n_0_[153]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[154]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[167]_0\(154),
      Q => \B_V_data_1_payload_A_reg_n_0_[154]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[155]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[167]_0\(155),
      Q => \B_V_data_1_payload_A_reg_n_0_[155]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[156]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[167]_0\(156),
      Q => \B_V_data_1_payload_A_reg_n_0_[156]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[157]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[167]_0\(157),
      Q => \B_V_data_1_payload_A_reg_n_0_[157]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[158]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[167]_0\(158),
      Q => \B_V_data_1_payload_A_reg_n_0_[158]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[159]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[167]_0\(159),
      Q => \B_V_data_1_payload_A_reg_n_0_[159]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[167]_0\(15),
      Q => \B_V_data_1_payload_A_reg_n_0_[15]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[160]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[167]_0\(160),
      Q => \B_V_data_1_payload_A_reg_n_0_[160]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[161]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[167]_0\(161),
      Q => \B_V_data_1_payload_A_reg_n_0_[161]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[162]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[167]_0\(162),
      Q => \B_V_data_1_payload_A_reg_n_0_[162]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[163]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[167]_0\(163),
      Q => \B_V_data_1_payload_A_reg_n_0_[163]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[164]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[167]_0\(164),
      Q => \B_V_data_1_payload_A_reg_n_0_[164]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[165]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[167]_0\(165),
      Q => \B_V_data_1_payload_A_reg_n_0_[165]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[166]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[167]_0\(166),
      Q => \B_V_data_1_payload_A_reg_n_0_[166]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[167]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[167]_0\(167),
      Q => \B_V_data_1_payload_A_reg_n_0_[167]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[167]_0\(16),
      Q => \B_V_data_1_payload_A_reg_n_0_[16]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[167]_0\(17),
      Q => \B_V_data_1_payload_A_reg_n_0_[17]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[167]_0\(18),
      Q => \B_V_data_1_payload_A_reg_n_0_[18]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[167]_0\(19),
      Q => \B_V_data_1_payload_A_reg_n_0_[19]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[167]_0\(1),
      Q => \B_V_data_1_payload_A_reg_n_0_[1]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[167]_0\(20),
      Q => \B_V_data_1_payload_A_reg_n_0_[20]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[167]_0\(21),
      Q => \B_V_data_1_payload_A_reg_n_0_[21]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[167]_0\(22),
      Q => \B_V_data_1_payload_A_reg_n_0_[22]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[167]_0\(23),
      Q => \B_V_data_1_payload_A_reg_n_0_[23]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[167]_0\(24),
      Q => \B_V_data_1_payload_A_reg_n_0_[24]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[167]_0\(25),
      Q => \B_V_data_1_payload_A_reg_n_0_[25]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[167]_0\(26),
      Q => \B_V_data_1_payload_A_reg_n_0_[26]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[167]_0\(27),
      Q => \B_V_data_1_payload_A_reg_n_0_[27]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[167]_0\(28),
      Q => \B_V_data_1_payload_A_reg_n_0_[28]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[167]_0\(29),
      Q => \B_V_data_1_payload_A_reg_n_0_[29]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[167]_0\(2),
      Q => \B_V_data_1_payload_A_reg_n_0_[2]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[167]_0\(30),
      Q => \B_V_data_1_payload_A_reg_n_0_[30]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[167]_0\(31),
      Q => \B_V_data_1_payload_A_reg_n_0_[31]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[167]_0\(32),
      Q => \B_V_data_1_payload_A_reg_n_0_[32]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[167]_0\(33),
      Q => \B_V_data_1_payload_A_reg_n_0_[33]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[167]_0\(34),
      Q => \B_V_data_1_payload_A_reg_n_0_[34]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[167]_0\(35),
      Q => \B_V_data_1_payload_A_reg_n_0_[35]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[167]_0\(36),
      Q => \B_V_data_1_payload_A_reg_n_0_[36]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[167]_0\(37),
      Q => \B_V_data_1_payload_A_reg_n_0_[37]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[167]_0\(38),
      Q => \B_V_data_1_payload_A_reg_n_0_[38]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[167]_0\(39),
      Q => \B_V_data_1_payload_A_reg_n_0_[39]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[167]_0\(3),
      Q => \B_V_data_1_payload_A_reg_n_0_[3]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[167]_0\(40),
      Q => \B_V_data_1_payload_A_reg_n_0_[40]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[167]_0\(41),
      Q => \B_V_data_1_payload_A_reg_n_0_[41]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[167]_0\(42),
      Q => \B_V_data_1_payload_A_reg_n_0_[42]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[167]_0\(43),
      Q => \B_V_data_1_payload_A_reg_n_0_[43]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[167]_0\(44),
      Q => \B_V_data_1_payload_A_reg_n_0_[44]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[167]_0\(45),
      Q => \B_V_data_1_payload_A_reg_n_0_[45]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[167]_0\(46),
      Q => \B_V_data_1_payload_A_reg_n_0_[46]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[167]_0\(47),
      Q => \B_V_data_1_payload_A_reg_n_0_[47]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[167]_0\(48),
      Q => \B_V_data_1_payload_A_reg_n_0_[48]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[167]_0\(49),
      Q => \B_V_data_1_payload_A_reg_n_0_[49]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[167]_0\(4),
      Q => \B_V_data_1_payload_A_reg_n_0_[4]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[167]_0\(50),
      Q => \B_V_data_1_payload_A_reg_n_0_[50]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[167]_0\(51),
      Q => \B_V_data_1_payload_A_reg_n_0_[51]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[167]_0\(52),
      Q => \B_V_data_1_payload_A_reg_n_0_[52]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[167]_0\(53),
      Q => \B_V_data_1_payload_A_reg_n_0_[53]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[167]_0\(54),
      Q => \B_V_data_1_payload_A_reg_n_0_[54]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[167]_0\(55),
      Q => \B_V_data_1_payload_A_reg_n_0_[55]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[167]_0\(56),
      Q => \B_V_data_1_payload_A_reg_n_0_[56]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[167]_0\(57),
      Q => \B_V_data_1_payload_A_reg_n_0_[57]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[167]_0\(58),
      Q => \B_V_data_1_payload_A_reg_n_0_[58]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[167]_0\(59),
      Q => \B_V_data_1_payload_A_reg_n_0_[59]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[167]_0\(5),
      Q => \B_V_data_1_payload_A_reg_n_0_[5]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[167]_0\(60),
      Q => \B_V_data_1_payload_A_reg_n_0_[60]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[167]_0\(61),
      Q => \B_V_data_1_payload_A_reg_n_0_[61]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[167]_0\(62),
      Q => \B_V_data_1_payload_A_reg_n_0_[62]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[167]_0\(63),
      Q => \B_V_data_1_payload_A_reg_n_0_[63]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[167]_0\(64),
      Q => \B_V_data_1_payload_A_reg_n_0_[64]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[167]_0\(65),
      Q => \B_V_data_1_payload_A_reg_n_0_[65]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[167]_0\(66),
      Q => \B_V_data_1_payload_A_reg_n_0_[66]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[167]_0\(67),
      Q => \B_V_data_1_payload_A_reg_n_0_[67]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[167]_0\(68),
      Q => \B_V_data_1_payload_A_reg_n_0_[68]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[167]_0\(69),
      Q => \B_V_data_1_payload_A_reg_n_0_[69]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[167]_0\(6),
      Q => \B_V_data_1_payload_A_reg_n_0_[6]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[167]_0\(70),
      Q => \B_V_data_1_payload_A_reg_n_0_[70]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[167]_0\(71),
      Q => \B_V_data_1_payload_A_reg_n_0_[71]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[167]_0\(72),
      Q => \B_V_data_1_payload_A_reg_n_0_[72]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[167]_0\(73),
      Q => \B_V_data_1_payload_A_reg_n_0_[73]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[74]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[167]_0\(74),
      Q => \B_V_data_1_payload_A_reg_n_0_[74]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[75]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[167]_0\(75),
      Q => \B_V_data_1_payload_A_reg_n_0_[75]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[76]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[167]_0\(76),
      Q => \B_V_data_1_payload_A_reg_n_0_[76]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[77]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[167]_0\(77),
      Q => \B_V_data_1_payload_A_reg_n_0_[77]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[78]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[167]_0\(78),
      Q => \B_V_data_1_payload_A_reg_n_0_[78]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[79]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[167]_0\(79),
      Q => \B_V_data_1_payload_A_reg_n_0_[79]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[167]_0\(7),
      Q => \B_V_data_1_payload_A_reg_n_0_[7]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[80]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[167]_0\(80),
      Q => \B_V_data_1_payload_A_reg_n_0_[80]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[81]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[167]_0\(81),
      Q => \B_V_data_1_payload_A_reg_n_0_[81]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[82]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[167]_0\(82),
      Q => \B_V_data_1_payload_A_reg_n_0_[82]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[83]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[167]_0\(83),
      Q => \B_V_data_1_payload_A_reg_n_0_[83]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[84]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[167]_0\(84),
      Q => \B_V_data_1_payload_A_reg_n_0_[84]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[85]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[167]_0\(85),
      Q => \B_V_data_1_payload_A_reg_n_0_[85]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[86]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[167]_0\(86),
      Q => \B_V_data_1_payload_A_reg_n_0_[86]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[87]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[167]_0\(87),
      Q => \B_V_data_1_payload_A_reg_n_0_[87]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[88]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[167]_0\(88),
      Q => \B_V_data_1_payload_A_reg_n_0_[88]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[89]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[167]_0\(89),
      Q => \B_V_data_1_payload_A_reg_n_0_[89]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[167]_0\(8),
      Q => \B_V_data_1_payload_A_reg_n_0_[8]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[90]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[167]_0\(90),
      Q => \B_V_data_1_payload_A_reg_n_0_[90]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[91]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[167]_0\(91),
      Q => \B_V_data_1_payload_A_reg_n_0_[91]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[92]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[167]_0\(92),
      Q => \B_V_data_1_payload_A_reg_n_0_[92]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[93]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[167]_0\(93),
      Q => \B_V_data_1_payload_A_reg_n_0_[93]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[94]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[167]_0\(94),
      Q => \B_V_data_1_payload_A_reg_n_0_[94]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[95]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[167]_0\(95),
      Q => \B_V_data_1_payload_A_reg_n_0_[95]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[96]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[167]_0\(96),
      Q => \B_V_data_1_payload_A_reg_n_0_[96]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[97]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[167]_0\(97),
      Q => \B_V_data_1_payload_A_reg_n_0_[97]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[98]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[167]_0\(98),
      Q => \B_V_data_1_payload_A_reg_n_0_[98]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[99]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[167]_0\(99),
      Q => \B_V_data_1_payload_A_reg_n_0_[99]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[167]_0\(9),
      Q => \B_V_data_1_payload_A_reg_n_0_[9]\,
      R => '0'
    );
\B_V_data_1_payload_B[167]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[0]_0\,
      I1 => \^out_v_tready_int_regslice\,
      I2 => \^b_v_data_1_sel_wr\,
      O => B_V_data_1_load_B
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[167]_0\(0),
      Q => \B_V_data_1_payload_B_reg_n_0_[0]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[100]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[167]_0\(100),
      Q => \B_V_data_1_payload_B_reg_n_0_[100]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[101]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[167]_0\(101),
      Q => \B_V_data_1_payload_B_reg_n_0_[101]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[102]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[167]_0\(102),
      Q => \B_V_data_1_payload_B_reg_n_0_[102]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[103]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[167]_0\(103),
      Q => \B_V_data_1_payload_B_reg_n_0_[103]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[104]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[167]_0\(104),
      Q => \B_V_data_1_payload_B_reg_n_0_[104]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[105]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[167]_0\(105),
      Q => \B_V_data_1_payload_B_reg_n_0_[105]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[106]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[167]_0\(106),
      Q => \B_V_data_1_payload_B_reg_n_0_[106]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[107]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[167]_0\(107),
      Q => \B_V_data_1_payload_B_reg_n_0_[107]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[108]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[167]_0\(108),
      Q => \B_V_data_1_payload_B_reg_n_0_[108]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[109]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[167]_0\(109),
      Q => \B_V_data_1_payload_B_reg_n_0_[109]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[167]_0\(10),
      Q => \B_V_data_1_payload_B_reg_n_0_[10]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[110]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[167]_0\(110),
      Q => \B_V_data_1_payload_B_reg_n_0_[110]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[111]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[167]_0\(111),
      Q => \B_V_data_1_payload_B_reg_n_0_[111]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[112]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[167]_0\(112),
      Q => \B_V_data_1_payload_B_reg_n_0_[112]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[113]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[167]_0\(113),
      Q => \B_V_data_1_payload_B_reg_n_0_[113]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[114]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[167]_0\(114),
      Q => \B_V_data_1_payload_B_reg_n_0_[114]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[115]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[167]_0\(115),
      Q => \B_V_data_1_payload_B_reg_n_0_[115]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[116]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[167]_0\(116),
      Q => \B_V_data_1_payload_B_reg_n_0_[116]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[117]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[167]_0\(117),
      Q => \B_V_data_1_payload_B_reg_n_0_[117]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[118]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[167]_0\(118),
      Q => \B_V_data_1_payload_B_reg_n_0_[118]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[119]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[167]_0\(119),
      Q => \B_V_data_1_payload_B_reg_n_0_[119]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[167]_0\(11),
      Q => \B_V_data_1_payload_B_reg_n_0_[11]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[120]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[167]_0\(120),
      Q => \B_V_data_1_payload_B_reg_n_0_[120]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[121]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[167]_0\(121),
      Q => \B_V_data_1_payload_B_reg_n_0_[121]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[122]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[167]_0\(122),
      Q => \B_V_data_1_payload_B_reg_n_0_[122]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[123]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[167]_0\(123),
      Q => \B_V_data_1_payload_B_reg_n_0_[123]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[124]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[167]_0\(124),
      Q => \B_V_data_1_payload_B_reg_n_0_[124]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[125]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[167]_0\(125),
      Q => \B_V_data_1_payload_B_reg_n_0_[125]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[126]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[167]_0\(126),
      Q => \B_V_data_1_payload_B_reg_n_0_[126]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[127]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[167]_0\(127),
      Q => \B_V_data_1_payload_B_reg_n_0_[127]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[128]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[167]_0\(128),
      Q => \B_V_data_1_payload_B_reg_n_0_[128]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[129]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[167]_0\(129),
      Q => \B_V_data_1_payload_B_reg_n_0_[129]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[167]_0\(12),
      Q => \B_V_data_1_payload_B_reg_n_0_[12]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[130]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[167]_0\(130),
      Q => \B_V_data_1_payload_B_reg_n_0_[130]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[131]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[167]_0\(131),
      Q => \B_V_data_1_payload_B_reg_n_0_[131]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[132]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[167]_0\(132),
      Q => \B_V_data_1_payload_B_reg_n_0_[132]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[133]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[167]_0\(133),
      Q => \B_V_data_1_payload_B_reg_n_0_[133]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[134]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[167]_0\(134),
      Q => \B_V_data_1_payload_B_reg_n_0_[134]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[135]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[167]_0\(135),
      Q => \B_V_data_1_payload_B_reg_n_0_[135]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[136]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[167]_0\(136),
      Q => \B_V_data_1_payload_B_reg_n_0_[136]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[137]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[167]_0\(137),
      Q => \B_V_data_1_payload_B_reg_n_0_[137]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[138]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[167]_0\(138),
      Q => \B_V_data_1_payload_B_reg_n_0_[138]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[139]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[167]_0\(139),
      Q => \B_V_data_1_payload_B_reg_n_0_[139]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[167]_0\(13),
      Q => \B_V_data_1_payload_B_reg_n_0_[13]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[140]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[167]_0\(140),
      Q => \B_V_data_1_payload_B_reg_n_0_[140]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[141]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[167]_0\(141),
      Q => \B_V_data_1_payload_B_reg_n_0_[141]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[142]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[167]_0\(142),
      Q => \B_V_data_1_payload_B_reg_n_0_[142]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[143]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[167]_0\(143),
      Q => \B_V_data_1_payload_B_reg_n_0_[143]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[144]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[167]_0\(144),
      Q => \B_V_data_1_payload_B_reg_n_0_[144]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[145]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[167]_0\(145),
      Q => \B_V_data_1_payload_B_reg_n_0_[145]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[146]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[167]_0\(146),
      Q => \B_V_data_1_payload_B_reg_n_0_[146]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[147]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[167]_0\(147),
      Q => \B_V_data_1_payload_B_reg_n_0_[147]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[148]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[167]_0\(148),
      Q => \B_V_data_1_payload_B_reg_n_0_[148]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[149]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[167]_0\(149),
      Q => \B_V_data_1_payload_B_reg_n_0_[149]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[167]_0\(14),
      Q => \B_V_data_1_payload_B_reg_n_0_[14]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[150]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[167]_0\(150),
      Q => \B_V_data_1_payload_B_reg_n_0_[150]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[151]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[167]_0\(151),
      Q => \B_V_data_1_payload_B_reg_n_0_[151]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[152]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[167]_0\(152),
      Q => \B_V_data_1_payload_B_reg_n_0_[152]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[153]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[167]_0\(153),
      Q => \B_V_data_1_payload_B_reg_n_0_[153]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[154]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[167]_0\(154),
      Q => \B_V_data_1_payload_B_reg_n_0_[154]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[155]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[167]_0\(155),
      Q => \B_V_data_1_payload_B_reg_n_0_[155]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[156]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[167]_0\(156),
      Q => \B_V_data_1_payload_B_reg_n_0_[156]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[157]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[167]_0\(157),
      Q => \B_V_data_1_payload_B_reg_n_0_[157]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[158]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[167]_0\(158),
      Q => \B_V_data_1_payload_B_reg_n_0_[158]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[159]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[167]_0\(159),
      Q => \B_V_data_1_payload_B_reg_n_0_[159]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[167]_0\(15),
      Q => \B_V_data_1_payload_B_reg_n_0_[15]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[160]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[167]_0\(160),
      Q => \B_V_data_1_payload_B_reg_n_0_[160]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[161]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[167]_0\(161),
      Q => \B_V_data_1_payload_B_reg_n_0_[161]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[162]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[167]_0\(162),
      Q => \B_V_data_1_payload_B_reg_n_0_[162]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[163]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[167]_0\(163),
      Q => \B_V_data_1_payload_B_reg_n_0_[163]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[164]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[167]_0\(164),
      Q => \B_V_data_1_payload_B_reg_n_0_[164]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[165]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[167]_0\(165),
      Q => \B_V_data_1_payload_B_reg_n_0_[165]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[166]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[167]_0\(166),
      Q => \B_V_data_1_payload_B_reg_n_0_[166]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[167]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[167]_0\(167),
      Q => \B_V_data_1_payload_B_reg_n_0_[167]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[167]_0\(16),
      Q => \B_V_data_1_payload_B_reg_n_0_[16]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[167]_0\(17),
      Q => \B_V_data_1_payload_B_reg_n_0_[17]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[167]_0\(18),
      Q => \B_V_data_1_payload_B_reg_n_0_[18]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[167]_0\(19),
      Q => \B_V_data_1_payload_B_reg_n_0_[19]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[167]_0\(1),
      Q => \B_V_data_1_payload_B_reg_n_0_[1]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[167]_0\(20),
      Q => \B_V_data_1_payload_B_reg_n_0_[20]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[167]_0\(21),
      Q => \B_V_data_1_payload_B_reg_n_0_[21]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[167]_0\(22),
      Q => \B_V_data_1_payload_B_reg_n_0_[22]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[167]_0\(23),
      Q => \B_V_data_1_payload_B_reg_n_0_[23]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[167]_0\(24),
      Q => \B_V_data_1_payload_B_reg_n_0_[24]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[167]_0\(25),
      Q => \B_V_data_1_payload_B_reg_n_0_[25]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[167]_0\(26),
      Q => \B_V_data_1_payload_B_reg_n_0_[26]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[167]_0\(27),
      Q => \B_V_data_1_payload_B_reg_n_0_[27]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[167]_0\(28),
      Q => \B_V_data_1_payload_B_reg_n_0_[28]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[167]_0\(29),
      Q => \B_V_data_1_payload_B_reg_n_0_[29]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[167]_0\(2),
      Q => \B_V_data_1_payload_B_reg_n_0_[2]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[167]_0\(30),
      Q => \B_V_data_1_payload_B_reg_n_0_[30]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[167]_0\(31),
      Q => \B_V_data_1_payload_B_reg_n_0_[31]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[167]_0\(32),
      Q => \B_V_data_1_payload_B_reg_n_0_[32]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[167]_0\(33),
      Q => \B_V_data_1_payload_B_reg_n_0_[33]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[167]_0\(34),
      Q => \B_V_data_1_payload_B_reg_n_0_[34]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[167]_0\(35),
      Q => \B_V_data_1_payload_B_reg_n_0_[35]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[167]_0\(36),
      Q => \B_V_data_1_payload_B_reg_n_0_[36]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[167]_0\(37),
      Q => \B_V_data_1_payload_B_reg_n_0_[37]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[167]_0\(38),
      Q => \B_V_data_1_payload_B_reg_n_0_[38]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[167]_0\(39),
      Q => \B_V_data_1_payload_B_reg_n_0_[39]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[167]_0\(3),
      Q => \B_V_data_1_payload_B_reg_n_0_[3]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[167]_0\(40),
      Q => \B_V_data_1_payload_B_reg_n_0_[40]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[167]_0\(41),
      Q => \B_V_data_1_payload_B_reg_n_0_[41]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[167]_0\(42),
      Q => \B_V_data_1_payload_B_reg_n_0_[42]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[167]_0\(43),
      Q => \B_V_data_1_payload_B_reg_n_0_[43]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[167]_0\(44),
      Q => \B_V_data_1_payload_B_reg_n_0_[44]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[167]_0\(45),
      Q => \B_V_data_1_payload_B_reg_n_0_[45]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[167]_0\(46),
      Q => \B_V_data_1_payload_B_reg_n_0_[46]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[167]_0\(47),
      Q => \B_V_data_1_payload_B_reg_n_0_[47]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[167]_0\(48),
      Q => \B_V_data_1_payload_B_reg_n_0_[48]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[167]_0\(49),
      Q => \B_V_data_1_payload_B_reg_n_0_[49]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[167]_0\(4),
      Q => \B_V_data_1_payload_B_reg_n_0_[4]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[167]_0\(50),
      Q => \B_V_data_1_payload_B_reg_n_0_[50]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[167]_0\(51),
      Q => \B_V_data_1_payload_B_reg_n_0_[51]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[167]_0\(52),
      Q => \B_V_data_1_payload_B_reg_n_0_[52]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[167]_0\(53),
      Q => \B_V_data_1_payload_B_reg_n_0_[53]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[167]_0\(54),
      Q => \B_V_data_1_payload_B_reg_n_0_[54]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[167]_0\(55),
      Q => \B_V_data_1_payload_B_reg_n_0_[55]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[167]_0\(56),
      Q => \B_V_data_1_payload_B_reg_n_0_[56]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[167]_0\(57),
      Q => \B_V_data_1_payload_B_reg_n_0_[57]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[167]_0\(58),
      Q => \B_V_data_1_payload_B_reg_n_0_[58]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[167]_0\(59),
      Q => \B_V_data_1_payload_B_reg_n_0_[59]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[167]_0\(5),
      Q => \B_V_data_1_payload_B_reg_n_0_[5]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[167]_0\(60),
      Q => \B_V_data_1_payload_B_reg_n_0_[60]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[167]_0\(61),
      Q => \B_V_data_1_payload_B_reg_n_0_[61]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[167]_0\(62),
      Q => \B_V_data_1_payload_B_reg_n_0_[62]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[167]_0\(63),
      Q => \B_V_data_1_payload_B_reg_n_0_[63]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[167]_0\(64),
      Q => \B_V_data_1_payload_B_reg_n_0_[64]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[167]_0\(65),
      Q => \B_V_data_1_payload_B_reg_n_0_[65]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[167]_0\(66),
      Q => \B_V_data_1_payload_B_reg_n_0_[66]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[167]_0\(67),
      Q => \B_V_data_1_payload_B_reg_n_0_[67]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[167]_0\(68),
      Q => \B_V_data_1_payload_B_reg_n_0_[68]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[167]_0\(69),
      Q => \B_V_data_1_payload_B_reg_n_0_[69]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[167]_0\(6),
      Q => \B_V_data_1_payload_B_reg_n_0_[6]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[167]_0\(70),
      Q => \B_V_data_1_payload_B_reg_n_0_[70]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[167]_0\(71),
      Q => \B_V_data_1_payload_B_reg_n_0_[71]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[167]_0\(72),
      Q => \B_V_data_1_payload_B_reg_n_0_[72]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[167]_0\(73),
      Q => \B_V_data_1_payload_B_reg_n_0_[73]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[74]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[167]_0\(74),
      Q => \B_V_data_1_payload_B_reg_n_0_[74]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[75]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[167]_0\(75),
      Q => \B_V_data_1_payload_B_reg_n_0_[75]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[76]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[167]_0\(76),
      Q => \B_V_data_1_payload_B_reg_n_0_[76]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[77]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[167]_0\(77),
      Q => \B_V_data_1_payload_B_reg_n_0_[77]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[78]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[167]_0\(78),
      Q => \B_V_data_1_payload_B_reg_n_0_[78]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[79]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[167]_0\(79),
      Q => \B_V_data_1_payload_B_reg_n_0_[79]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[167]_0\(7),
      Q => \B_V_data_1_payload_B_reg_n_0_[7]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[80]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[167]_0\(80),
      Q => \B_V_data_1_payload_B_reg_n_0_[80]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[81]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[167]_0\(81),
      Q => \B_V_data_1_payload_B_reg_n_0_[81]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[82]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[167]_0\(82),
      Q => \B_V_data_1_payload_B_reg_n_0_[82]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[83]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[167]_0\(83),
      Q => \B_V_data_1_payload_B_reg_n_0_[83]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[84]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[167]_0\(84),
      Q => \B_V_data_1_payload_B_reg_n_0_[84]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[85]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[167]_0\(85),
      Q => \B_V_data_1_payload_B_reg_n_0_[85]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[86]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[167]_0\(86),
      Q => \B_V_data_1_payload_B_reg_n_0_[86]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[87]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[167]_0\(87),
      Q => \B_V_data_1_payload_B_reg_n_0_[87]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[88]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[167]_0\(88),
      Q => \B_V_data_1_payload_B_reg_n_0_[88]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[89]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[167]_0\(89),
      Q => \B_V_data_1_payload_B_reg_n_0_[89]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[167]_0\(8),
      Q => \B_V_data_1_payload_B_reg_n_0_[8]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[90]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[167]_0\(90),
      Q => \B_V_data_1_payload_B_reg_n_0_[90]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[91]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[167]_0\(91),
      Q => \B_V_data_1_payload_B_reg_n_0_[91]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[92]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[167]_0\(92),
      Q => \B_V_data_1_payload_B_reg_n_0_[92]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[93]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[167]_0\(93),
      Q => \B_V_data_1_payload_B_reg_n_0_[93]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[94]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[167]_0\(94),
      Q => \B_V_data_1_payload_B_reg_n_0_[94]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[95]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[167]_0\(95),
      Q => \B_V_data_1_payload_B_reg_n_0_[95]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[96]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[167]_0\(96),
      Q => \B_V_data_1_payload_B_reg_n_0_[96]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[97]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[167]_0\(97),
      Q => \B_V_data_1_payload_B_reg_n_0_[97]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[98]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[167]_0\(98),
      Q => \B_V_data_1_payload_B_reg_n_0_[98]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[99]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[167]_0\(99),
      Q => \B_V_data_1_payload_B_reg_n_0_[99]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[167]_0\(9),
      Q => \B_V_data_1_payload_B_reg_n_0_[9]\,
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => out_V_TREADY,
      I1 => \^b_v_data_1_state_reg[0]_0\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => \B_V_data_1_sel_rd_i_1__0_n_0\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__0_n_0\,
      Q => B_V_data_1_sel_rd_reg_n_0,
      R => ap_rst_n_inv
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_sel_wr_reg_0,
      Q => \^b_v_data_1_sel_wr\,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2A00AA88"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^out_v_tready_int_regslice\,
      I2 => out_V_TREADY,
      I3 => \^b_v_data_1_state_reg[0]_0\,
      I4 => \B_V_data_1_state_reg[1]_0\,
      O => \B_V_data_1_state[0]_i_1_n_0\
    );
\B_V_data_1_state[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF8F"
    )
        port map (
      I0 => \^out_v_tready_int_regslice\,
      I1 => \B_V_data_1_state_reg[1]_0\,
      I2 => \^b_v_data_1_state_reg[0]_0\,
      I3 => out_V_TREADY,
      O => B_V_data_1_state(1)
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1_n_0\,
      Q => \^b_v_data_1_state_reg[0]_0\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(1),
      Q => \^out_v_tready_int_regslice\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80AA"
    )
        port map (
      I0 => Q(3),
      I1 => \^out_v_tready_int_regslice\,
      I2 => out_V_TREADY,
      I3 => \^b_v_data_1_state_reg[0]_0\,
      O => D(0)
    );
\ap_CS_fsm[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11100010"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => \ap_CS_fsm[3]_i_2__0_n_0\,
      I3 => Q(2),
      I4 => \ap_CS_fsm_reg[3]\(0),
      O => D(1)
    );
\ap_CS_fsm[3]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AFF"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[0]_0\,
      I1 => out_V_TREADY,
      I2 => \^out_v_tready_int_regslice\,
      I3 => Q(3),
      O => \ap_CS_fsm[3]_i_2__0_n_0\
    );
\out_V_TDATA[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[0]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[0]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => out_V_TDATA(0)
    );
\out_V_TDATA[100]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[100]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[100]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => out_V_TDATA(100)
    );
\out_V_TDATA[101]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[101]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[101]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => out_V_TDATA(101)
    );
\out_V_TDATA[102]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[102]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[102]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => out_V_TDATA(102)
    );
\out_V_TDATA[103]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[103]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[103]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => out_V_TDATA(103)
    );
\out_V_TDATA[104]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[104]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[104]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => out_V_TDATA(104)
    );
\out_V_TDATA[105]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[105]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[105]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => out_V_TDATA(105)
    );
\out_V_TDATA[106]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[106]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[106]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => out_V_TDATA(106)
    );
\out_V_TDATA[107]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[107]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[107]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => out_V_TDATA(107)
    );
\out_V_TDATA[108]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[108]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[108]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => out_V_TDATA(108)
    );
\out_V_TDATA[109]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[109]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[109]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => out_V_TDATA(109)
    );
\out_V_TDATA[10]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[10]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[10]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => out_V_TDATA(10)
    );
\out_V_TDATA[110]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[110]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[110]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => out_V_TDATA(110)
    );
\out_V_TDATA[111]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[111]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[111]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => out_V_TDATA(111)
    );
\out_V_TDATA[112]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[112]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[112]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => out_V_TDATA(112)
    );
\out_V_TDATA[113]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[113]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[113]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => out_V_TDATA(113)
    );
\out_V_TDATA[114]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[114]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[114]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => out_V_TDATA(114)
    );
\out_V_TDATA[115]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[115]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[115]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => out_V_TDATA(115)
    );
\out_V_TDATA[116]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[116]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[116]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => out_V_TDATA(116)
    );
\out_V_TDATA[117]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[117]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[117]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => out_V_TDATA(117)
    );
\out_V_TDATA[118]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[118]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[118]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => out_V_TDATA(118)
    );
\out_V_TDATA[119]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[119]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[119]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => out_V_TDATA(119)
    );
\out_V_TDATA[11]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[11]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[11]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => out_V_TDATA(11)
    );
\out_V_TDATA[120]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[120]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[120]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => out_V_TDATA(120)
    );
\out_V_TDATA[121]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[121]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[121]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => out_V_TDATA(121)
    );
\out_V_TDATA[122]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[122]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[122]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => out_V_TDATA(122)
    );
\out_V_TDATA[123]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[123]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[123]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => out_V_TDATA(123)
    );
\out_V_TDATA[124]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[124]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[124]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => out_V_TDATA(124)
    );
\out_V_TDATA[125]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[125]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[125]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => out_V_TDATA(125)
    );
\out_V_TDATA[126]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[126]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[126]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => out_V_TDATA(126)
    );
\out_V_TDATA[127]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[127]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[127]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => out_V_TDATA(127)
    );
\out_V_TDATA[128]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[128]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[128]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => out_V_TDATA(128)
    );
\out_V_TDATA[129]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[129]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[129]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => out_V_TDATA(129)
    );
\out_V_TDATA[12]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[12]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[12]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => out_V_TDATA(12)
    );
\out_V_TDATA[130]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[130]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[130]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => out_V_TDATA(130)
    );
\out_V_TDATA[131]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[131]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[131]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => out_V_TDATA(131)
    );
\out_V_TDATA[132]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[132]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[132]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => out_V_TDATA(132)
    );
\out_V_TDATA[133]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[133]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[133]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => out_V_TDATA(133)
    );
\out_V_TDATA[134]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[134]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[134]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => out_V_TDATA(134)
    );
\out_V_TDATA[135]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[135]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[135]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => out_V_TDATA(135)
    );
\out_V_TDATA[136]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[136]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[136]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => out_V_TDATA(136)
    );
\out_V_TDATA[137]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[137]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[137]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => out_V_TDATA(137)
    );
\out_V_TDATA[138]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[138]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[138]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => out_V_TDATA(138)
    );
\out_V_TDATA[139]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[139]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[139]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => out_V_TDATA(139)
    );
\out_V_TDATA[13]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[13]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[13]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => out_V_TDATA(13)
    );
\out_V_TDATA[140]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[140]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[140]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => out_V_TDATA(140)
    );
\out_V_TDATA[141]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[141]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[141]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => out_V_TDATA(141)
    );
\out_V_TDATA[142]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[142]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[142]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => out_V_TDATA(142)
    );
\out_V_TDATA[143]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[143]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[143]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => out_V_TDATA(143)
    );
\out_V_TDATA[144]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[144]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[144]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => out_V_TDATA(144)
    );
\out_V_TDATA[145]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[145]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[145]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => out_V_TDATA(145)
    );
\out_V_TDATA[146]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[146]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[146]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => out_V_TDATA(146)
    );
\out_V_TDATA[147]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[147]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[147]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => out_V_TDATA(147)
    );
\out_V_TDATA[148]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[148]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[148]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => out_V_TDATA(148)
    );
\out_V_TDATA[149]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[149]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[149]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => out_V_TDATA(149)
    );
\out_V_TDATA[14]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[14]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[14]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => out_V_TDATA(14)
    );
\out_V_TDATA[150]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[150]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[150]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => out_V_TDATA(150)
    );
\out_V_TDATA[151]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[151]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[151]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => out_V_TDATA(151)
    );
\out_V_TDATA[152]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[152]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[152]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => out_V_TDATA(152)
    );
\out_V_TDATA[153]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[153]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[153]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => out_V_TDATA(153)
    );
\out_V_TDATA[154]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[154]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[154]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => out_V_TDATA(154)
    );
\out_V_TDATA[155]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[155]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[155]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => out_V_TDATA(155)
    );
\out_V_TDATA[156]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[156]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[156]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => out_V_TDATA(156)
    );
\out_V_TDATA[157]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[157]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[157]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => out_V_TDATA(157)
    );
\out_V_TDATA[158]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[158]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[158]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => out_V_TDATA(158)
    );
\out_V_TDATA[159]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[159]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[159]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => out_V_TDATA(159)
    );
\out_V_TDATA[15]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[15]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[15]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => out_V_TDATA(15)
    );
\out_V_TDATA[160]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[160]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[160]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => out_V_TDATA(160)
    );
\out_V_TDATA[161]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[161]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[161]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => out_V_TDATA(161)
    );
\out_V_TDATA[162]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[162]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[162]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => out_V_TDATA(162)
    );
\out_V_TDATA[163]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[163]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[163]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => out_V_TDATA(163)
    );
\out_V_TDATA[164]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[164]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[164]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => out_V_TDATA(164)
    );
\out_V_TDATA[165]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[165]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[165]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => out_V_TDATA(165)
    );
\out_V_TDATA[166]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[166]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[166]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => out_V_TDATA(166)
    );
\out_V_TDATA[167]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[167]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[167]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => out_V_TDATA(167)
    );
\out_V_TDATA[16]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[16]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[16]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => out_V_TDATA(16)
    );
\out_V_TDATA[17]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[17]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[17]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => out_V_TDATA(17)
    );
\out_V_TDATA[18]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[18]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[18]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => out_V_TDATA(18)
    );
\out_V_TDATA[19]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[19]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[19]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => out_V_TDATA(19)
    );
\out_V_TDATA[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[1]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[1]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => out_V_TDATA(1)
    );
\out_V_TDATA[20]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[20]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[20]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => out_V_TDATA(20)
    );
\out_V_TDATA[21]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[21]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[21]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => out_V_TDATA(21)
    );
\out_V_TDATA[22]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[22]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[22]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => out_V_TDATA(22)
    );
\out_V_TDATA[23]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[23]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[23]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => out_V_TDATA(23)
    );
\out_V_TDATA[24]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[24]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[24]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => out_V_TDATA(24)
    );
\out_V_TDATA[25]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[25]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[25]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => out_V_TDATA(25)
    );
\out_V_TDATA[26]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[26]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[26]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => out_V_TDATA(26)
    );
\out_V_TDATA[27]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[27]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[27]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => out_V_TDATA(27)
    );
\out_V_TDATA[28]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[28]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[28]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => out_V_TDATA(28)
    );
\out_V_TDATA[29]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[29]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[29]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => out_V_TDATA(29)
    );
\out_V_TDATA[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[2]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[2]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => out_V_TDATA(2)
    );
\out_V_TDATA[30]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[30]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[30]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => out_V_TDATA(30)
    );
\out_V_TDATA[31]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[31]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[31]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => out_V_TDATA(31)
    );
\out_V_TDATA[32]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[32]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[32]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => out_V_TDATA(32)
    );
\out_V_TDATA[33]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[33]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[33]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => out_V_TDATA(33)
    );
\out_V_TDATA[34]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[34]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[34]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => out_V_TDATA(34)
    );
\out_V_TDATA[35]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[35]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[35]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => out_V_TDATA(35)
    );
\out_V_TDATA[36]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[36]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[36]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => out_V_TDATA(36)
    );
\out_V_TDATA[37]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[37]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[37]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => out_V_TDATA(37)
    );
\out_V_TDATA[38]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[38]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[38]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => out_V_TDATA(38)
    );
\out_V_TDATA[39]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[39]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[39]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => out_V_TDATA(39)
    );
\out_V_TDATA[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[3]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[3]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => out_V_TDATA(3)
    );
\out_V_TDATA[40]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[40]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[40]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => out_V_TDATA(40)
    );
\out_V_TDATA[41]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[41]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[41]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => out_V_TDATA(41)
    );
\out_V_TDATA[42]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[42]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[42]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => out_V_TDATA(42)
    );
\out_V_TDATA[43]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[43]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[43]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => out_V_TDATA(43)
    );
\out_V_TDATA[44]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[44]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[44]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => out_V_TDATA(44)
    );
\out_V_TDATA[45]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[45]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[45]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => out_V_TDATA(45)
    );
\out_V_TDATA[46]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[46]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[46]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => out_V_TDATA(46)
    );
\out_V_TDATA[47]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[47]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[47]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => out_V_TDATA(47)
    );
\out_V_TDATA[48]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[48]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[48]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => out_V_TDATA(48)
    );
\out_V_TDATA[49]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[49]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[49]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => out_V_TDATA(49)
    );
\out_V_TDATA[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[4]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[4]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => out_V_TDATA(4)
    );
\out_V_TDATA[50]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[50]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[50]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => out_V_TDATA(50)
    );
\out_V_TDATA[51]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[51]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[51]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => out_V_TDATA(51)
    );
\out_V_TDATA[52]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[52]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[52]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => out_V_TDATA(52)
    );
\out_V_TDATA[53]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[53]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[53]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => out_V_TDATA(53)
    );
\out_V_TDATA[54]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[54]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[54]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => out_V_TDATA(54)
    );
\out_V_TDATA[55]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[55]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[55]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => out_V_TDATA(55)
    );
\out_V_TDATA[56]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[56]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[56]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => out_V_TDATA(56)
    );
\out_V_TDATA[57]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[57]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[57]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => out_V_TDATA(57)
    );
\out_V_TDATA[58]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[58]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[58]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => out_V_TDATA(58)
    );
\out_V_TDATA[59]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[59]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[59]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => out_V_TDATA(59)
    );
\out_V_TDATA[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[5]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[5]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => out_V_TDATA(5)
    );
\out_V_TDATA[60]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[60]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[60]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => out_V_TDATA(60)
    );
\out_V_TDATA[61]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[61]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[61]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => out_V_TDATA(61)
    );
\out_V_TDATA[62]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[62]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[62]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => out_V_TDATA(62)
    );
\out_V_TDATA[63]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[63]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[63]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => out_V_TDATA(63)
    );
\out_V_TDATA[64]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[64]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[64]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => out_V_TDATA(64)
    );
\out_V_TDATA[65]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[65]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[65]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => out_V_TDATA(65)
    );
\out_V_TDATA[66]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[66]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[66]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => out_V_TDATA(66)
    );
\out_V_TDATA[67]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[67]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[67]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => out_V_TDATA(67)
    );
\out_V_TDATA[68]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[68]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[68]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => out_V_TDATA(68)
    );
\out_V_TDATA[69]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[69]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[69]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => out_V_TDATA(69)
    );
\out_V_TDATA[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[6]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[6]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => out_V_TDATA(6)
    );
\out_V_TDATA[70]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[70]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[70]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => out_V_TDATA(70)
    );
\out_V_TDATA[71]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[71]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[71]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => out_V_TDATA(71)
    );
\out_V_TDATA[72]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[72]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[72]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => out_V_TDATA(72)
    );
\out_V_TDATA[73]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[73]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[73]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => out_V_TDATA(73)
    );
\out_V_TDATA[74]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[74]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[74]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => out_V_TDATA(74)
    );
\out_V_TDATA[75]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[75]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[75]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => out_V_TDATA(75)
    );
\out_V_TDATA[76]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[76]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[76]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => out_V_TDATA(76)
    );
\out_V_TDATA[77]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[77]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[77]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => out_V_TDATA(77)
    );
\out_V_TDATA[78]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[78]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[78]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => out_V_TDATA(78)
    );
\out_V_TDATA[79]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[79]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[79]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => out_V_TDATA(79)
    );
\out_V_TDATA[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[7]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[7]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => out_V_TDATA(7)
    );
\out_V_TDATA[80]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[80]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[80]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => out_V_TDATA(80)
    );
\out_V_TDATA[81]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[81]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[81]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => out_V_TDATA(81)
    );
\out_V_TDATA[82]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[82]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[82]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => out_V_TDATA(82)
    );
\out_V_TDATA[83]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[83]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[83]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => out_V_TDATA(83)
    );
\out_V_TDATA[84]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[84]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[84]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => out_V_TDATA(84)
    );
\out_V_TDATA[85]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[85]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[85]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => out_V_TDATA(85)
    );
\out_V_TDATA[86]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[86]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[86]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => out_V_TDATA(86)
    );
\out_V_TDATA[87]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[87]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[87]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => out_V_TDATA(87)
    );
\out_V_TDATA[88]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[88]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[88]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => out_V_TDATA(88)
    );
\out_V_TDATA[89]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[89]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[89]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => out_V_TDATA(89)
    );
\out_V_TDATA[8]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[8]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[8]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => out_V_TDATA(8)
    );
\out_V_TDATA[90]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[90]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[90]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => out_V_TDATA(90)
    );
\out_V_TDATA[91]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[91]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[91]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => out_V_TDATA(91)
    );
\out_V_TDATA[92]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[92]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[92]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => out_V_TDATA(92)
    );
\out_V_TDATA[93]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[93]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[93]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => out_V_TDATA(93)
    );
\out_V_TDATA[94]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[94]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[94]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => out_V_TDATA(94)
    );
\out_V_TDATA[95]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[95]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[95]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => out_V_TDATA(95)
    );
\out_V_TDATA[96]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[96]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[96]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => out_V_TDATA(96)
    );
\out_V_TDATA[97]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[97]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[97]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => out_V_TDATA(97)
    );
\out_V_TDATA[98]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[98]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[98]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => out_V_TDATA(98)
    );
\out_V_TDATA[99]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[99]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[99]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => out_V_TDATA(99)
    );
\out_V_TDATA[9]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[9]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[9]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => out_V_TDATA(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1 is
  port (
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    icmp_ln147_fu_936_p20_in : out STD_LOGIC;
    grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_978_ap_start_reg_reg : out STD_LOGIC;
    ap_loop_init : out STD_LOGIC;
    grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_978_ap_start_reg_reg_0 : out STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_978_ap_start_reg : in STD_LOGIC;
    grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28_ap_start_reg : in STD_LOGIC;
    \ap_CS_fsm_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_CS_fsm_reg[2]_0\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1 : entity is "StreamingMaxPool_hls_4_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1";
end finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1;

architecture STRUCTURE of finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1 is
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal flow_control_loop_pipe_sequential_init_U_n_6 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_7 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_8 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_9 : STD_LOGIC;
  signal i_fu_140 : STD_LOGIC;
  signal \i_fu_140_reg_n_0_[0]\ : STD_LOGIC;
begin
  Q(2 downto 0) <= \^q\(2 downto 0);
flow_control_loop_pipe_sequential_init_U: entity work.finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_flow_control_loop_pipe_sequential_init_57
     port map (
      D(1 downto 0) => D(1 downto 0),
      E(0) => i_fu_140,
      Q(3 downto 1) => \^q\(2 downto 0),
      Q(0) => \i_fu_140_reg_n_0_[0]\,
      SS(0) => SS(0),
      \ap_CS_fsm_reg[2]\(2 downto 0) => \ap_CS_fsm_reg[2]\(2 downto 0),
      \ap_CS_fsm_reg[2]_0\ => \ap_CS_fsm_reg[2]_0\,
      ap_clk => ap_clk,
      ap_loop_init => ap_loop_init,
      ap_rst_n => ap_rst_n,
      grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28_ap_start_reg => grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28_ap_start_reg,
      grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_978_ap_start_reg => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_978_ap_start_reg,
      grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_978_ap_start_reg_reg => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_978_ap_start_reg_reg,
      grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_978_ap_start_reg_reg_0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_978_ap_start_reg_reg_0,
      \i_fu_140_reg[0]\(3) => flow_control_loop_pipe_sequential_init_U_n_6,
      \i_fu_140_reg[0]\(2) => flow_control_loop_pipe_sequential_init_U_n_7,
      \i_fu_140_reg[0]\(1) => flow_control_loop_pipe_sequential_init_U_n_8,
      \i_fu_140_reg[0]\(0) => flow_control_loop_pipe_sequential_init_U_n_9,
      \i_fu_140_reg[1]\ => icmp_ln147_fu_936_p20_in
    );
\i_fu_140_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_140,
      D => flow_control_loop_pipe_sequential_init_U_n_9,
      Q => \i_fu_140_reg_n_0_[0]\,
      R => '0'
    );
\i_fu_140_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_140,
      D => flow_control_loop_pipe_sequential_init_U_n_8,
      Q => \^q\(0),
      R => '0'
    );
\i_fu_140_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_140,
      D => flow_control_loop_pipe_sequential_init_U_n_7,
      Q => \^q\(1),
      R => '0'
    );
\i_fu_140_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_140,
      D => flow_control_loop_pipe_sequential_init_U_n_6,
      Q => \^q\(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6 is
  port (
    p_0_in : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_sig_allocacmp_oldMax_V_load__2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_1_load__2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_2_load__2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_3_load__2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_4_load__2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_5_load__2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_6_load__2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_7_load__2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_8_load__2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_9_load__2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_10_load__2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_11_load__2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_12_load__2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_13_load__2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_14_load__2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_15_load__2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_16_load__2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_17_load__2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_18_load__2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_19_load__2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_20_load__2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_21_load__2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_22_load__2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_23_load__2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_24_load__2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_25_load__2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_26_load__2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_27_load__2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_28_load__2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_29_load__2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_30_load__2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_31_load__2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_32_load__2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_33_load__2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_34_load__2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_35_load__2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_36_load__2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_37_load__2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_38_load__2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_39_load__2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_40_load__2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_41_load__2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_42_load__2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_43_load__2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_44_load__2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_45_load__2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_46_load__2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_47_load__2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_48_load__2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_49_load__2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_50_load__2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_51_load__2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_52_load__2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_53_load__2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_54_load__2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_55_load__2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    B_V_data_1_state : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_done_cache_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[6]\ : out STD_LOGIC;
    grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156_ap_start_reg_reg : out STD_LOGIC;
    \ap_CS_fsm_reg[6]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[6]_1\ : out STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    \q0_reg[2]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    in0_V_TVALID_int_regslice : in STD_LOGIC;
    grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156_ap_start_reg : in STD_LOGIC;
    \q0_reg[2]_0\ : in STD_LOGIC;
    \q0_reg[2]_1\ : in STD_LOGIC;
    in0_V_TDATA_int_regslice : in STD_LOGIC_VECTOR ( 167 downto 0 );
    \oldMax_V_fu_494_reg[0]_0\ : in STD_LOGIC;
    \oldMax_V_fu_494_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \oldMax_V_1_fu_498_reg[0]_0\ : in STD_LOGIC;
    \oldMax_V_1_fu_498_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \oldMax_V_2_fu_502_reg[0]_0\ : in STD_LOGIC;
    \oldMax_V_2_fu_502_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \oldMax_V_3_fu_506_reg[0]_0\ : in STD_LOGIC;
    \oldMax_V_3_fu_506_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \oldMax_V_4_fu_510_reg[0]_0\ : in STD_LOGIC;
    \oldMax_V_4_fu_510_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \oldMax_V_5_fu_514_reg[0]_0\ : in STD_LOGIC;
    \oldMax_V_5_fu_514_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \oldMax_V_6_fu_518_reg[0]_0\ : in STD_LOGIC;
    \oldMax_V_6_fu_518_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \oldMax_V_7_fu_522_reg[0]_0\ : in STD_LOGIC;
    \oldMax_V_7_fu_522_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \oldMax_V_8_fu_526_reg[0]_0\ : in STD_LOGIC;
    \oldMax_V_8_fu_526_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \oldMax_V_9_fu_530_reg[0]_0\ : in STD_LOGIC;
    \oldMax_V_9_fu_530_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \oldMax_V_10_fu_534_reg[0]_0\ : in STD_LOGIC;
    \oldMax_V_10_fu_534_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \oldMax_V_11_fu_538_reg[0]_0\ : in STD_LOGIC;
    \oldMax_V_11_fu_538_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \oldMax_V_12_fu_542_reg[0]_0\ : in STD_LOGIC;
    \oldMax_V_12_fu_542_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \oldMax_V_13_fu_546_reg[0]_0\ : in STD_LOGIC;
    \oldMax_V_13_fu_546_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \oldMax_V_14_fu_550_reg[0]_0\ : in STD_LOGIC;
    \oldMax_V_14_fu_550_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \oldMax_V_15_fu_554_reg[0]_0\ : in STD_LOGIC;
    \oldMax_V_15_fu_554_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \oldMax_V_16_fu_558_reg[0]_0\ : in STD_LOGIC;
    \oldMax_V_16_fu_558_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \oldMax_V_17_fu_562_reg[0]_0\ : in STD_LOGIC;
    \oldMax_V_17_fu_562_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \oldMax_V_18_fu_566_reg[0]_0\ : in STD_LOGIC;
    \oldMax_V_18_fu_566_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \oldMax_V_19_fu_570_reg[0]_0\ : in STD_LOGIC;
    \oldMax_V_19_fu_570_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \oldMax_V_20_fu_574_reg[0]_0\ : in STD_LOGIC;
    \oldMax_V_20_fu_574_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \oldMax_V_21_fu_578_reg[0]_0\ : in STD_LOGIC;
    \oldMax_V_21_fu_578_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \oldMax_V_22_fu_582_reg[0]_0\ : in STD_LOGIC;
    \oldMax_V_22_fu_582_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \oldMax_V_23_fu_586_reg[0]_0\ : in STD_LOGIC;
    \oldMax_V_23_fu_586_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \oldMax_V_24_fu_590_reg[0]_0\ : in STD_LOGIC;
    \oldMax_V_24_fu_590_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \oldMax_V_25_fu_594_reg[0]_0\ : in STD_LOGIC;
    \oldMax_V_25_fu_594_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \oldMax_V_26_fu_598_reg[0]_0\ : in STD_LOGIC;
    \oldMax_V_26_fu_598_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \oldMax_V_27_fu_602_reg[0]_0\ : in STD_LOGIC;
    \oldMax_V_27_fu_602_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \oldMax_V_28_fu_606_reg[0]_0\ : in STD_LOGIC;
    \oldMax_V_28_fu_606_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \oldMax_V_29_fu_610_reg[0]_0\ : in STD_LOGIC;
    \oldMax_V_29_fu_610_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \oldMax_V_30_fu_614_reg[0]_0\ : in STD_LOGIC;
    \oldMax_V_30_fu_614_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \oldMax_V_31_fu_618_reg[0]_0\ : in STD_LOGIC;
    \oldMax_V_31_fu_618_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \oldMax_V_32_fu_622_reg[0]_0\ : in STD_LOGIC;
    \oldMax_V_32_fu_622_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \oldMax_V_33_fu_626_reg[0]_0\ : in STD_LOGIC;
    \oldMax_V_33_fu_626_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \oldMax_V_34_fu_630_reg[0]_0\ : in STD_LOGIC;
    \oldMax_V_34_fu_630_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \oldMax_V_35_fu_634_reg[0]_0\ : in STD_LOGIC;
    \oldMax_V_35_fu_634_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \oldMax_V_36_fu_638_reg[0]_0\ : in STD_LOGIC;
    \oldMax_V_36_fu_638_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \oldMax_V_37_fu_642_reg[0]_0\ : in STD_LOGIC;
    \oldMax_V_37_fu_642_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \oldMax_V_38_fu_646_reg[0]_0\ : in STD_LOGIC;
    \oldMax_V_38_fu_646_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \oldMax_V_39_fu_650_reg[0]_0\ : in STD_LOGIC;
    \oldMax_V_39_fu_650_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \oldMax_V_40_fu_654_reg[0]_0\ : in STD_LOGIC;
    \oldMax_V_40_fu_654_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \oldMax_V_41_fu_658_reg[0]_0\ : in STD_LOGIC;
    \oldMax_V_41_fu_658_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \oldMax_V_42_fu_662_reg[0]_0\ : in STD_LOGIC;
    \oldMax_V_42_fu_662_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \oldMax_V_43_fu_666_reg[0]_0\ : in STD_LOGIC;
    \oldMax_V_43_fu_666_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \oldMax_V_44_fu_670_reg[0]_0\ : in STD_LOGIC;
    \oldMax_V_44_fu_670_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \oldMax_V_45_fu_674_reg[0]_0\ : in STD_LOGIC;
    \oldMax_V_45_fu_674_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \oldMax_V_46_fu_678_reg[0]_0\ : in STD_LOGIC;
    \oldMax_V_46_fu_678_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \oldMax_V_47_fu_682_reg[0]_0\ : in STD_LOGIC;
    \oldMax_V_47_fu_682_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \oldMax_V_48_fu_686_reg[0]_0\ : in STD_LOGIC;
    \oldMax_V_48_fu_686_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \oldMax_V_49_fu_690_reg[0]_0\ : in STD_LOGIC;
    \oldMax_V_49_fu_690_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \oldMax_V_50_fu_694_reg[0]_0\ : in STD_LOGIC;
    \oldMax_V_50_fu_694_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \oldMax_V_51_fu_698_reg[0]_0\ : in STD_LOGIC;
    \oldMax_V_51_fu_698_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \oldMax_V_52_fu_702_reg[0]_0\ : in STD_LOGIC;
    \oldMax_V_52_fu_702_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \oldMax_V_53_fu_706_reg[0]_0\ : in STD_LOGIC;
    \oldMax_V_53_fu_706_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \oldMax_V_54_fu_710_reg[0]_0\ : in STD_LOGIC;
    \oldMax_V_54_fu_710_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \oldMax_V_55_fu_714_reg[0]_0\ : in STD_LOGIC;
    \oldMax_V_55_fu_714_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \B_V_data_1_state_reg[1]\ : in STD_LOGIC;
    in0_V_TVALID : in STD_LOGIC;
    B_V_data_1_sel_rd_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \indvar_flatten_reg_956_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_rst_n : in STD_LOGIC;
    \ap_CS_fsm_reg[3]\ : in STD_LOGIC;
    B_V_data_1_sel : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6 : entity is "StreamingMaxPool_hls_4_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6";
end finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6;

architecture STRUCTURE of finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6 is
  signal flow_control_loop_pipe_sequential_init_U_n_10 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_100 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_104 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_105 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_106 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_110 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_111 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_112 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_116 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_117 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_118 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_122 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_123 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_124 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_128 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_129 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_130 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_134 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_135 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_136 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_14 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_140 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_141 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_142 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_146 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_147 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_148 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_15 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_152 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_153 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_154 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_158 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_159 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_16 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_160 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_164 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_165 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_166 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_170 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_171 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_172 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_176 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_177 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_178 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_182 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_183 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_184 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_188 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_189 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_190 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_194 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_195 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_196 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_2 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_20 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_200 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_201 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_202 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_206 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_207 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_208 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_21 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_212 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_213 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_214 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_218 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_219 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_22 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_220 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_224 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_225 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_226 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_230 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_231 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_232 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_236 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_237 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_238 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_242 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_243 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_244 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_248 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_249 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_250 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_254 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_255 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_256 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_26 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_260 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_261 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_262 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_266 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_267 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_268 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_27 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_272 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_273 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_274 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_278 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_279 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_28 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_280 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_284 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_285 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_286 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_290 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_291 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_292 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_296 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_297 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_298 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_3 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_302 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_303 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_304 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_308 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_309 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_310 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_314 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_315 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_316 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_32 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_320 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_321 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_322 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_326 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_327 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_328 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_33 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_332 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_333 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_334 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_338 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_339 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_34 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_38 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_39 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_4 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_40 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_44 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_45 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_46 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_50 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_51 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_52 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_56 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_57 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_58 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_62 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_63 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_64 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_68 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_69 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_70 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_74 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_75 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_76 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_8 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_80 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_81 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_82 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_86 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_87 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_88 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_9 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_92 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_93 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_94 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_98 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_99 : STD_LOGIC;
  signal kx_fu_490 : STD_LOGIC;
  signal \kx_fu_490_reg_n_0_[0]\ : STD_LOGIC;
  signal \kx_fu_490_reg_n_0_[1]\ : STD_LOGIC;
  signal \oldMax_V_10_fu_534_reg_n_0_[0]\ : STD_LOGIC;
  signal \oldMax_V_10_fu_534_reg_n_0_[1]\ : STD_LOGIC;
  signal \oldMax_V_10_fu_534_reg_n_0_[2]\ : STD_LOGIC;
  signal oldMax_V_11_fu_538 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal oldMax_V_12_fu_542 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal oldMax_V_13_fu_546 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal oldMax_V_14_fu_550 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal oldMax_V_15_fu_554 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal oldMax_V_16_fu_558 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal oldMax_V_17_fu_562 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal oldMax_V_18_fu_566 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal oldMax_V_19_fu_570 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal oldMax_V_1_fu_498 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal oldMax_V_20_fu_574 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal oldMax_V_21_fu_578 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal oldMax_V_22_fu_582 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal oldMax_V_23_fu_586 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal oldMax_V_24_fu_590 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal oldMax_V_25_fu_594 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal oldMax_V_26_fu_598 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal oldMax_V_27_fu_602 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal oldMax_V_28_fu_606 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal oldMax_V_29_fu_610 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal oldMax_V_2_fu_502 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal oldMax_V_30_fu_614 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal oldMax_V_31_fu_618 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal oldMax_V_32_fu_622 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal oldMax_V_33_fu_626 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal oldMax_V_34_fu_630 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal oldMax_V_35_fu_634 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal oldMax_V_36_fu_638 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal oldMax_V_37_fu_642 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal oldMax_V_38_fu_646 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal oldMax_V_39_fu_650 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal oldMax_V_3_fu_506 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal oldMax_V_40_fu_654 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal oldMax_V_41_fu_658 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal oldMax_V_42_fu_662 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal oldMax_V_43_fu_666 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal oldMax_V_44_fu_670 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal oldMax_V_45_fu_674 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal oldMax_V_46_fu_678 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal oldMax_V_47_fu_682 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal oldMax_V_48_fu_686 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal oldMax_V_49_fu_690 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal oldMax_V_4_fu_510 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal oldMax_V_50_fu_694 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal oldMax_V_51_fu_698 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal oldMax_V_52_fu_702 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal oldMax_V_53_fu_706 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal oldMax_V_54_fu_710 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal oldMax_V_55_fu_714 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal oldMax_V_5_fu_514 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal oldMax_V_6_fu_518 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal oldMax_V_7_fu_522 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal oldMax_V_8_fu_526 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal oldMax_V_9_fu_530 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \oldMax_V_fu_494_reg_n_0_[0]\ : STD_LOGIC;
  signal \oldMax_V_fu_494_reg_n_0_[1]\ : STD_LOGIC;
  signal \oldMax_V_fu_494_reg_n_0_[2]\ : STD_LOGIC;
begin
flow_control_loop_pipe_sequential_init_U: entity work.finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_flow_control_loop_pipe_sequential_init_56
     port map (
      B_V_data_1_sel => B_V_data_1_sel,
      B_V_data_1_sel_rd_reg(0) => B_V_data_1_sel_rd_reg(0),
      B_V_data_1_state(0) => B_V_data_1_state(0),
      \B_V_data_1_state_reg[1]\ => \B_V_data_1_state_reg[1]\,
      D(2) => flow_control_loop_pipe_sequential_init_U_n_2,
      D(1) => flow_control_loop_pipe_sequential_init_U_n_3,
      D(0) => flow_control_loop_pipe_sequential_init_U_n_4,
      E(0) => E(0),
      Q(2 downto 0) => Q(2 downto 0),
      SR(0) => SR(0),
      SS(0) => SS(0),
      \ap_CS_fsm_reg[2]\ => \ap_CS_fsm_reg[2]\,
      \ap_CS_fsm_reg[3]\ => \ap_CS_fsm_reg[3]\,
      \ap_CS_fsm_reg[6]\ => \ap_CS_fsm_reg[6]\,
      \ap_CS_fsm_reg[6]_0\ => \ap_CS_fsm_reg[6]_0\,
      \ap_CS_fsm_reg[6]_1\ => \ap_CS_fsm_reg[6]_1\,
      ap_clk => ap_clk,
      ap_done_cache_reg_0(0) => ap_done_cache_reg(0),
      ap_done_cache_reg_1(1 downto 0) => D(1 downto 0),
      ap_rst_n => ap_rst_n,
      \ap_sig_allocacmp_oldMax_V_10_load__2\(2 downto 0) => \ap_sig_allocacmp_oldMax_V_10_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_11_load__2\(2 downto 0) => \ap_sig_allocacmp_oldMax_V_11_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_12_load__2\(2 downto 0) => \ap_sig_allocacmp_oldMax_V_12_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_13_load__2\(2 downto 0) => \ap_sig_allocacmp_oldMax_V_13_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_14_load__2\(2 downto 0) => \ap_sig_allocacmp_oldMax_V_14_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_15_load__2\(2 downto 0) => \ap_sig_allocacmp_oldMax_V_15_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_16_load__2\(2 downto 0) => \ap_sig_allocacmp_oldMax_V_16_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_17_load__2\(2 downto 0) => \ap_sig_allocacmp_oldMax_V_17_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_18_load__2\(2 downto 0) => \ap_sig_allocacmp_oldMax_V_18_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_19_load__2\(2 downto 0) => \ap_sig_allocacmp_oldMax_V_19_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_1_load__2\(2 downto 0) => \ap_sig_allocacmp_oldMax_V_1_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_20_load__2\(2 downto 0) => \ap_sig_allocacmp_oldMax_V_20_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_21_load__2\(2 downto 0) => \ap_sig_allocacmp_oldMax_V_21_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_22_load__2\(2 downto 0) => \ap_sig_allocacmp_oldMax_V_22_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_23_load__2\(2 downto 0) => \ap_sig_allocacmp_oldMax_V_23_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_24_load__2\(2 downto 0) => \ap_sig_allocacmp_oldMax_V_24_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_25_load__2\(2 downto 0) => \ap_sig_allocacmp_oldMax_V_25_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_26_load__2\(2 downto 0) => \ap_sig_allocacmp_oldMax_V_26_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_27_load__2\(2 downto 0) => \ap_sig_allocacmp_oldMax_V_27_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_28_load__2\(2 downto 0) => \ap_sig_allocacmp_oldMax_V_28_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_29_load__2\(2 downto 0) => \ap_sig_allocacmp_oldMax_V_29_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_2_load__2\(2 downto 0) => \ap_sig_allocacmp_oldMax_V_2_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_30_load__2\(2 downto 0) => \ap_sig_allocacmp_oldMax_V_30_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_31_load__2\(2 downto 0) => \ap_sig_allocacmp_oldMax_V_31_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_32_load__2\(2 downto 0) => \ap_sig_allocacmp_oldMax_V_32_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_33_load__2\(2 downto 0) => \ap_sig_allocacmp_oldMax_V_33_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_34_load__2\(2 downto 0) => \ap_sig_allocacmp_oldMax_V_34_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_35_load__2\(2 downto 0) => \ap_sig_allocacmp_oldMax_V_35_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_36_load__2\(2 downto 0) => \ap_sig_allocacmp_oldMax_V_36_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_37_load__2\(2 downto 0) => \ap_sig_allocacmp_oldMax_V_37_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_38_load__2\(2 downto 0) => \ap_sig_allocacmp_oldMax_V_38_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_39_load__2\(2 downto 0) => \ap_sig_allocacmp_oldMax_V_39_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_3_load__2\(2 downto 0) => \ap_sig_allocacmp_oldMax_V_3_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_40_load__2\(2 downto 0) => \ap_sig_allocacmp_oldMax_V_40_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_41_load__2\(2 downto 0) => \ap_sig_allocacmp_oldMax_V_41_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_42_load__2\(2 downto 0) => \ap_sig_allocacmp_oldMax_V_42_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_43_load__2\(2 downto 0) => \ap_sig_allocacmp_oldMax_V_43_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_44_load__2\(2 downto 0) => \ap_sig_allocacmp_oldMax_V_44_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_45_load__2\(2 downto 0) => \ap_sig_allocacmp_oldMax_V_45_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_46_load__2\(2 downto 0) => \ap_sig_allocacmp_oldMax_V_46_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_47_load__2\(2 downto 0) => \ap_sig_allocacmp_oldMax_V_47_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_48_load__2\(2 downto 0) => \ap_sig_allocacmp_oldMax_V_48_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_49_load__2\(2 downto 0) => \ap_sig_allocacmp_oldMax_V_49_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_4_load__2\(2 downto 0) => \ap_sig_allocacmp_oldMax_V_4_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_50_load__2\(2 downto 0) => \ap_sig_allocacmp_oldMax_V_50_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_51_load__2\(2 downto 0) => \ap_sig_allocacmp_oldMax_V_51_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_52_load__2\(2 downto 0) => \ap_sig_allocacmp_oldMax_V_52_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_53_load__2\(2 downto 0) => \ap_sig_allocacmp_oldMax_V_53_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_54_load__2\(2 downto 0) => \ap_sig_allocacmp_oldMax_V_54_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_55_load__2\(2 downto 0) => \ap_sig_allocacmp_oldMax_V_55_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_5_load__2\(2 downto 0) => \ap_sig_allocacmp_oldMax_V_5_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_6_load__2\(2 downto 0) => \ap_sig_allocacmp_oldMax_V_6_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_7_load__2\(2 downto 0) => \ap_sig_allocacmp_oldMax_V_7_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_8_load__2\(2 downto 0) => \ap_sig_allocacmp_oldMax_V_8_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_9_load__2\(2 downto 0) => \ap_sig_allocacmp_oldMax_V_9_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_load__2\(2 downto 0) => \ap_sig_allocacmp_oldMax_V_load__2\(2 downto 0),
      \buf_V_10_load_reg_1754_reg[2]\(2) => flow_control_loop_pipe_sequential_init_U_n_62,
      \buf_V_10_load_reg_1754_reg[2]\(1) => flow_control_loop_pipe_sequential_init_U_n_63,
      \buf_V_10_load_reg_1754_reg[2]\(0) => flow_control_loop_pipe_sequential_init_U_n_64,
      \buf_V_11_load_reg_1759_reg[2]\(2) => flow_control_loop_pipe_sequential_init_U_n_68,
      \buf_V_11_load_reg_1759_reg[2]\(1) => flow_control_loop_pipe_sequential_init_U_n_69,
      \buf_V_11_load_reg_1759_reg[2]\(0) => flow_control_loop_pipe_sequential_init_U_n_70,
      \buf_V_12_load_reg_1764_reg[2]\(2) => flow_control_loop_pipe_sequential_init_U_n_74,
      \buf_V_12_load_reg_1764_reg[2]\(1) => flow_control_loop_pipe_sequential_init_U_n_75,
      \buf_V_12_load_reg_1764_reg[2]\(0) => flow_control_loop_pipe_sequential_init_U_n_76,
      \buf_V_13_load_reg_1769_reg[2]\(2) => flow_control_loop_pipe_sequential_init_U_n_80,
      \buf_V_13_load_reg_1769_reg[2]\(1) => flow_control_loop_pipe_sequential_init_U_n_81,
      \buf_V_13_load_reg_1769_reg[2]\(0) => flow_control_loop_pipe_sequential_init_U_n_82,
      \buf_V_14_load_reg_1774_reg[2]\(2) => flow_control_loop_pipe_sequential_init_U_n_86,
      \buf_V_14_load_reg_1774_reg[2]\(1) => flow_control_loop_pipe_sequential_init_U_n_87,
      \buf_V_14_load_reg_1774_reg[2]\(0) => flow_control_loop_pipe_sequential_init_U_n_88,
      \buf_V_15_load_reg_1779_reg[2]\(2) => flow_control_loop_pipe_sequential_init_U_n_92,
      \buf_V_15_load_reg_1779_reg[2]\(1) => flow_control_loop_pipe_sequential_init_U_n_93,
      \buf_V_15_load_reg_1779_reg[2]\(0) => flow_control_loop_pipe_sequential_init_U_n_94,
      \buf_V_16_load_reg_1784_reg[2]\(2) => flow_control_loop_pipe_sequential_init_U_n_98,
      \buf_V_16_load_reg_1784_reg[2]\(1) => flow_control_loop_pipe_sequential_init_U_n_99,
      \buf_V_16_load_reg_1784_reg[2]\(0) => flow_control_loop_pipe_sequential_init_U_n_100,
      \buf_V_17_load_reg_1789_reg[2]\(2) => flow_control_loop_pipe_sequential_init_U_n_104,
      \buf_V_17_load_reg_1789_reg[2]\(1) => flow_control_loop_pipe_sequential_init_U_n_105,
      \buf_V_17_load_reg_1789_reg[2]\(0) => flow_control_loop_pipe_sequential_init_U_n_106,
      \buf_V_18_load_reg_1794_reg[2]\(2) => flow_control_loop_pipe_sequential_init_U_n_110,
      \buf_V_18_load_reg_1794_reg[2]\(1) => flow_control_loop_pipe_sequential_init_U_n_111,
      \buf_V_18_load_reg_1794_reg[2]\(0) => flow_control_loop_pipe_sequential_init_U_n_112,
      \buf_V_19_load_reg_1799_reg[2]\(2) => flow_control_loop_pipe_sequential_init_U_n_116,
      \buf_V_19_load_reg_1799_reg[2]\(1) => flow_control_loop_pipe_sequential_init_U_n_117,
      \buf_V_19_load_reg_1799_reg[2]\(0) => flow_control_loop_pipe_sequential_init_U_n_118,
      \buf_V_1_load_reg_1709_reg[2]\(2) => flow_control_loop_pipe_sequential_init_U_n_8,
      \buf_V_1_load_reg_1709_reg[2]\(1) => flow_control_loop_pipe_sequential_init_U_n_9,
      \buf_V_1_load_reg_1709_reg[2]\(0) => flow_control_loop_pipe_sequential_init_U_n_10,
      \buf_V_20_load_reg_1804_reg[2]\(2) => flow_control_loop_pipe_sequential_init_U_n_122,
      \buf_V_20_load_reg_1804_reg[2]\(1) => flow_control_loop_pipe_sequential_init_U_n_123,
      \buf_V_20_load_reg_1804_reg[2]\(0) => flow_control_loop_pipe_sequential_init_U_n_124,
      \buf_V_21_load_reg_1809_reg[2]\(2) => flow_control_loop_pipe_sequential_init_U_n_128,
      \buf_V_21_load_reg_1809_reg[2]\(1) => flow_control_loop_pipe_sequential_init_U_n_129,
      \buf_V_21_load_reg_1809_reg[2]\(0) => flow_control_loop_pipe_sequential_init_U_n_130,
      \buf_V_22_load_reg_1814_reg[2]\(2) => flow_control_loop_pipe_sequential_init_U_n_134,
      \buf_V_22_load_reg_1814_reg[2]\(1) => flow_control_loop_pipe_sequential_init_U_n_135,
      \buf_V_22_load_reg_1814_reg[2]\(0) => flow_control_loop_pipe_sequential_init_U_n_136,
      \buf_V_23_load_reg_1819_reg[2]\(2) => flow_control_loop_pipe_sequential_init_U_n_140,
      \buf_V_23_load_reg_1819_reg[2]\(1) => flow_control_loop_pipe_sequential_init_U_n_141,
      \buf_V_23_load_reg_1819_reg[2]\(0) => flow_control_loop_pipe_sequential_init_U_n_142,
      \buf_V_24_load_reg_1824_reg[2]\(2) => flow_control_loop_pipe_sequential_init_U_n_146,
      \buf_V_24_load_reg_1824_reg[2]\(1) => flow_control_loop_pipe_sequential_init_U_n_147,
      \buf_V_24_load_reg_1824_reg[2]\(0) => flow_control_loop_pipe_sequential_init_U_n_148,
      \buf_V_25_load_reg_1829_reg[2]\(2) => flow_control_loop_pipe_sequential_init_U_n_152,
      \buf_V_25_load_reg_1829_reg[2]\(1) => flow_control_loop_pipe_sequential_init_U_n_153,
      \buf_V_25_load_reg_1829_reg[2]\(0) => flow_control_loop_pipe_sequential_init_U_n_154,
      \buf_V_26_load_reg_1834_reg[2]\(2) => flow_control_loop_pipe_sequential_init_U_n_158,
      \buf_V_26_load_reg_1834_reg[2]\(1) => flow_control_loop_pipe_sequential_init_U_n_159,
      \buf_V_26_load_reg_1834_reg[2]\(0) => flow_control_loop_pipe_sequential_init_U_n_160,
      \buf_V_27_load_reg_1839_reg[2]\(2) => flow_control_loop_pipe_sequential_init_U_n_164,
      \buf_V_27_load_reg_1839_reg[2]\(1) => flow_control_loop_pipe_sequential_init_U_n_165,
      \buf_V_27_load_reg_1839_reg[2]\(0) => flow_control_loop_pipe_sequential_init_U_n_166,
      \buf_V_28_load_reg_1844_reg[2]\(2) => flow_control_loop_pipe_sequential_init_U_n_170,
      \buf_V_28_load_reg_1844_reg[2]\(1) => flow_control_loop_pipe_sequential_init_U_n_171,
      \buf_V_28_load_reg_1844_reg[2]\(0) => flow_control_loop_pipe_sequential_init_U_n_172,
      \buf_V_29_load_reg_1849_reg[2]\(2) => flow_control_loop_pipe_sequential_init_U_n_176,
      \buf_V_29_load_reg_1849_reg[2]\(1) => flow_control_loop_pipe_sequential_init_U_n_177,
      \buf_V_29_load_reg_1849_reg[2]\(0) => flow_control_loop_pipe_sequential_init_U_n_178,
      \buf_V_2_load_reg_1714_reg[2]\(2) => flow_control_loop_pipe_sequential_init_U_n_14,
      \buf_V_2_load_reg_1714_reg[2]\(1) => flow_control_loop_pipe_sequential_init_U_n_15,
      \buf_V_2_load_reg_1714_reg[2]\(0) => flow_control_loop_pipe_sequential_init_U_n_16,
      \buf_V_30_load_reg_1854_reg[2]\(2) => flow_control_loop_pipe_sequential_init_U_n_182,
      \buf_V_30_load_reg_1854_reg[2]\(1) => flow_control_loop_pipe_sequential_init_U_n_183,
      \buf_V_30_load_reg_1854_reg[2]\(0) => flow_control_loop_pipe_sequential_init_U_n_184,
      \buf_V_31_load_reg_1859_reg[2]\(2) => flow_control_loop_pipe_sequential_init_U_n_188,
      \buf_V_31_load_reg_1859_reg[2]\(1) => flow_control_loop_pipe_sequential_init_U_n_189,
      \buf_V_31_load_reg_1859_reg[2]\(0) => flow_control_loop_pipe_sequential_init_U_n_190,
      \buf_V_32_load_reg_1864_reg[2]\(2) => flow_control_loop_pipe_sequential_init_U_n_194,
      \buf_V_32_load_reg_1864_reg[2]\(1) => flow_control_loop_pipe_sequential_init_U_n_195,
      \buf_V_32_load_reg_1864_reg[2]\(0) => flow_control_loop_pipe_sequential_init_U_n_196,
      \buf_V_33_load_reg_1869_reg[2]\(2) => flow_control_loop_pipe_sequential_init_U_n_200,
      \buf_V_33_load_reg_1869_reg[2]\(1) => flow_control_loop_pipe_sequential_init_U_n_201,
      \buf_V_33_load_reg_1869_reg[2]\(0) => flow_control_loop_pipe_sequential_init_U_n_202,
      \buf_V_34_load_reg_1874_reg[2]\(2) => flow_control_loop_pipe_sequential_init_U_n_206,
      \buf_V_34_load_reg_1874_reg[2]\(1) => flow_control_loop_pipe_sequential_init_U_n_207,
      \buf_V_34_load_reg_1874_reg[2]\(0) => flow_control_loop_pipe_sequential_init_U_n_208,
      \buf_V_35_load_reg_1879_reg[2]\(2) => flow_control_loop_pipe_sequential_init_U_n_212,
      \buf_V_35_load_reg_1879_reg[2]\(1) => flow_control_loop_pipe_sequential_init_U_n_213,
      \buf_V_35_load_reg_1879_reg[2]\(0) => flow_control_loop_pipe_sequential_init_U_n_214,
      \buf_V_36_load_reg_1884_reg[2]\(2) => flow_control_loop_pipe_sequential_init_U_n_218,
      \buf_V_36_load_reg_1884_reg[2]\(1) => flow_control_loop_pipe_sequential_init_U_n_219,
      \buf_V_36_load_reg_1884_reg[2]\(0) => flow_control_loop_pipe_sequential_init_U_n_220,
      \buf_V_37_load_reg_1889_reg[2]\(2) => flow_control_loop_pipe_sequential_init_U_n_224,
      \buf_V_37_load_reg_1889_reg[2]\(1) => flow_control_loop_pipe_sequential_init_U_n_225,
      \buf_V_37_load_reg_1889_reg[2]\(0) => flow_control_loop_pipe_sequential_init_U_n_226,
      \buf_V_38_load_reg_1894_reg[2]\(2) => flow_control_loop_pipe_sequential_init_U_n_230,
      \buf_V_38_load_reg_1894_reg[2]\(1) => flow_control_loop_pipe_sequential_init_U_n_231,
      \buf_V_38_load_reg_1894_reg[2]\(0) => flow_control_loop_pipe_sequential_init_U_n_232,
      \buf_V_39_load_reg_1899_reg[2]\(2) => flow_control_loop_pipe_sequential_init_U_n_236,
      \buf_V_39_load_reg_1899_reg[2]\(1) => flow_control_loop_pipe_sequential_init_U_n_237,
      \buf_V_39_load_reg_1899_reg[2]\(0) => flow_control_loop_pipe_sequential_init_U_n_238,
      \buf_V_3_load_reg_1719_reg[2]\(2) => flow_control_loop_pipe_sequential_init_U_n_20,
      \buf_V_3_load_reg_1719_reg[2]\(1) => flow_control_loop_pipe_sequential_init_U_n_21,
      \buf_V_3_load_reg_1719_reg[2]\(0) => flow_control_loop_pipe_sequential_init_U_n_22,
      \buf_V_40_load_reg_1904_reg[2]\(2) => flow_control_loop_pipe_sequential_init_U_n_242,
      \buf_V_40_load_reg_1904_reg[2]\(1) => flow_control_loop_pipe_sequential_init_U_n_243,
      \buf_V_40_load_reg_1904_reg[2]\(0) => flow_control_loop_pipe_sequential_init_U_n_244,
      \buf_V_41_load_reg_1909_reg[2]\(2) => flow_control_loop_pipe_sequential_init_U_n_248,
      \buf_V_41_load_reg_1909_reg[2]\(1) => flow_control_loop_pipe_sequential_init_U_n_249,
      \buf_V_41_load_reg_1909_reg[2]\(0) => flow_control_loop_pipe_sequential_init_U_n_250,
      \buf_V_42_load_reg_1914_reg[2]\(2) => flow_control_loop_pipe_sequential_init_U_n_254,
      \buf_V_42_load_reg_1914_reg[2]\(1) => flow_control_loop_pipe_sequential_init_U_n_255,
      \buf_V_42_load_reg_1914_reg[2]\(0) => flow_control_loop_pipe_sequential_init_U_n_256,
      \buf_V_43_load_reg_1919_reg[2]\(2) => flow_control_loop_pipe_sequential_init_U_n_260,
      \buf_V_43_load_reg_1919_reg[2]\(1) => flow_control_loop_pipe_sequential_init_U_n_261,
      \buf_V_43_load_reg_1919_reg[2]\(0) => flow_control_loop_pipe_sequential_init_U_n_262,
      \buf_V_44_load_reg_1924_reg[2]\(2) => flow_control_loop_pipe_sequential_init_U_n_266,
      \buf_V_44_load_reg_1924_reg[2]\(1) => flow_control_loop_pipe_sequential_init_U_n_267,
      \buf_V_44_load_reg_1924_reg[2]\(0) => flow_control_loop_pipe_sequential_init_U_n_268,
      \buf_V_45_load_reg_1929_reg[2]\(2) => flow_control_loop_pipe_sequential_init_U_n_272,
      \buf_V_45_load_reg_1929_reg[2]\(1) => flow_control_loop_pipe_sequential_init_U_n_273,
      \buf_V_45_load_reg_1929_reg[2]\(0) => flow_control_loop_pipe_sequential_init_U_n_274,
      \buf_V_46_load_reg_1934_reg[2]\(2) => flow_control_loop_pipe_sequential_init_U_n_278,
      \buf_V_46_load_reg_1934_reg[2]\(1) => flow_control_loop_pipe_sequential_init_U_n_279,
      \buf_V_46_load_reg_1934_reg[2]\(0) => flow_control_loop_pipe_sequential_init_U_n_280,
      \buf_V_47_load_reg_1939_reg[2]\(2) => flow_control_loop_pipe_sequential_init_U_n_284,
      \buf_V_47_load_reg_1939_reg[2]\(1) => flow_control_loop_pipe_sequential_init_U_n_285,
      \buf_V_47_load_reg_1939_reg[2]\(0) => flow_control_loop_pipe_sequential_init_U_n_286,
      \buf_V_48_load_reg_1944_reg[2]\(2) => flow_control_loop_pipe_sequential_init_U_n_290,
      \buf_V_48_load_reg_1944_reg[2]\(1) => flow_control_loop_pipe_sequential_init_U_n_291,
      \buf_V_48_load_reg_1944_reg[2]\(0) => flow_control_loop_pipe_sequential_init_U_n_292,
      \buf_V_49_load_reg_1949_reg[2]\(2) => flow_control_loop_pipe_sequential_init_U_n_296,
      \buf_V_49_load_reg_1949_reg[2]\(1) => flow_control_loop_pipe_sequential_init_U_n_297,
      \buf_V_49_load_reg_1949_reg[2]\(0) => flow_control_loop_pipe_sequential_init_U_n_298,
      \buf_V_4_load_reg_1724_reg[2]\(2) => flow_control_loop_pipe_sequential_init_U_n_26,
      \buf_V_4_load_reg_1724_reg[2]\(1) => flow_control_loop_pipe_sequential_init_U_n_27,
      \buf_V_4_load_reg_1724_reg[2]\(0) => flow_control_loop_pipe_sequential_init_U_n_28,
      \buf_V_50_load_reg_1954_reg[2]\(2) => flow_control_loop_pipe_sequential_init_U_n_302,
      \buf_V_50_load_reg_1954_reg[2]\(1) => flow_control_loop_pipe_sequential_init_U_n_303,
      \buf_V_50_load_reg_1954_reg[2]\(0) => flow_control_loop_pipe_sequential_init_U_n_304,
      \buf_V_51_load_reg_1959_reg[2]\(2) => flow_control_loop_pipe_sequential_init_U_n_308,
      \buf_V_51_load_reg_1959_reg[2]\(1) => flow_control_loop_pipe_sequential_init_U_n_309,
      \buf_V_51_load_reg_1959_reg[2]\(0) => flow_control_loop_pipe_sequential_init_U_n_310,
      \buf_V_52_load_reg_1964_reg[2]\(2) => flow_control_loop_pipe_sequential_init_U_n_314,
      \buf_V_52_load_reg_1964_reg[2]\(1) => flow_control_loop_pipe_sequential_init_U_n_315,
      \buf_V_52_load_reg_1964_reg[2]\(0) => flow_control_loop_pipe_sequential_init_U_n_316,
      \buf_V_53_load_reg_1969_reg[2]\(2) => flow_control_loop_pipe_sequential_init_U_n_320,
      \buf_V_53_load_reg_1969_reg[2]\(1) => flow_control_loop_pipe_sequential_init_U_n_321,
      \buf_V_53_load_reg_1969_reg[2]\(0) => flow_control_loop_pipe_sequential_init_U_n_322,
      \buf_V_54_load_reg_1974_reg[2]\(2) => flow_control_loop_pipe_sequential_init_U_n_326,
      \buf_V_54_load_reg_1974_reg[2]\(1) => flow_control_loop_pipe_sequential_init_U_n_327,
      \buf_V_54_load_reg_1974_reg[2]\(0) => flow_control_loop_pipe_sequential_init_U_n_328,
      \buf_V_55_load_reg_1979_reg[2]\(2) => flow_control_loop_pipe_sequential_init_U_n_332,
      \buf_V_55_load_reg_1979_reg[2]\(1) => flow_control_loop_pipe_sequential_init_U_n_333,
      \buf_V_55_load_reg_1979_reg[2]\(0) => flow_control_loop_pipe_sequential_init_U_n_334,
      \buf_V_5_load_reg_1729_reg[2]\(2) => flow_control_loop_pipe_sequential_init_U_n_32,
      \buf_V_5_load_reg_1729_reg[2]\(1) => flow_control_loop_pipe_sequential_init_U_n_33,
      \buf_V_5_load_reg_1729_reg[2]\(0) => flow_control_loop_pipe_sequential_init_U_n_34,
      \buf_V_6_load_reg_1734_reg[2]\(2) => flow_control_loop_pipe_sequential_init_U_n_38,
      \buf_V_6_load_reg_1734_reg[2]\(1) => flow_control_loop_pipe_sequential_init_U_n_39,
      \buf_V_6_load_reg_1734_reg[2]\(0) => flow_control_loop_pipe_sequential_init_U_n_40,
      \buf_V_7_load_reg_1739_reg[2]\(2) => flow_control_loop_pipe_sequential_init_U_n_44,
      \buf_V_7_load_reg_1739_reg[2]\(1) => flow_control_loop_pipe_sequential_init_U_n_45,
      \buf_V_7_load_reg_1739_reg[2]\(0) => flow_control_loop_pipe_sequential_init_U_n_46,
      \buf_V_8_load_reg_1744_reg[2]\(2) => flow_control_loop_pipe_sequential_init_U_n_50,
      \buf_V_8_load_reg_1744_reg[2]\(1) => flow_control_loop_pipe_sequential_init_U_n_51,
      \buf_V_8_load_reg_1744_reg[2]\(0) => flow_control_loop_pipe_sequential_init_U_n_52,
      \buf_V_9_load_reg_1749_reg[2]\(2) => flow_control_loop_pipe_sequential_init_U_n_56,
      \buf_V_9_load_reg_1749_reg[2]\(1) => flow_control_loop_pipe_sequential_init_U_n_57,
      \buf_V_9_load_reg_1749_reg[2]\(0) => flow_control_loop_pipe_sequential_init_U_n_58,
      grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156_ap_start_reg => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156_ap_start_reg,
      grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156_ap_start_reg_reg(0) => kx_fu_490,
      grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156_ap_start_reg_reg_0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156_ap_start_reg_reg,
      in0_V_TDATA_int_regslice(167 downto 0) => in0_V_TDATA_int_regslice(167 downto 0),
      in0_V_TVALID => in0_V_TVALID,
      in0_V_TVALID_int_regslice => in0_V_TVALID_int_regslice,
      \indvar_flatten_reg_956_reg[0]\(3 downto 0) => \indvar_flatten_reg_956_reg[0]\(3 downto 0),
      \kx_fu_490_reg[1]\(1) => flow_control_loop_pipe_sequential_init_U_n_338,
      \kx_fu_490_reg[1]\(0) => flow_control_loop_pipe_sequential_init_U_n_339,
      \kx_fu_490_reg[1]_0\(1) => \kx_fu_490_reg_n_0_[1]\,
      \kx_fu_490_reg[1]_0\(0) => \kx_fu_490_reg_n_0_[0]\,
      \oldMax_V_10_fu_534_reg[0]\ => \oldMax_V_10_fu_534_reg[0]_0\,
      \oldMax_V_10_fu_534_reg[2]\(2 downto 0) => \oldMax_V_10_fu_534_reg[2]_0\(2 downto 0),
      \oldMax_V_10_fu_534_reg[2]_0\(2) => \oldMax_V_10_fu_534_reg_n_0_[2]\,
      \oldMax_V_10_fu_534_reg[2]_0\(1) => \oldMax_V_10_fu_534_reg_n_0_[1]\,
      \oldMax_V_10_fu_534_reg[2]_0\(0) => \oldMax_V_10_fu_534_reg_n_0_[0]\,
      \oldMax_V_11_fu_538_reg[0]\ => \oldMax_V_11_fu_538_reg[0]_0\,
      \oldMax_V_11_fu_538_reg[2]\(2 downto 0) => \oldMax_V_11_fu_538_reg[2]_0\(2 downto 0),
      \oldMax_V_11_fu_538_reg[2]_0\(2 downto 0) => oldMax_V_11_fu_538(2 downto 0),
      \oldMax_V_12_fu_542_reg[0]\ => \oldMax_V_12_fu_542_reg[0]_0\,
      \oldMax_V_12_fu_542_reg[2]\(2 downto 0) => \oldMax_V_12_fu_542_reg[2]_0\(2 downto 0),
      \oldMax_V_12_fu_542_reg[2]_0\(2 downto 0) => oldMax_V_12_fu_542(2 downto 0),
      \oldMax_V_13_fu_546_reg[0]\ => \oldMax_V_13_fu_546_reg[0]_0\,
      \oldMax_V_13_fu_546_reg[2]\(2 downto 0) => \oldMax_V_13_fu_546_reg[2]_0\(2 downto 0),
      \oldMax_V_13_fu_546_reg[2]_0\(2 downto 0) => oldMax_V_13_fu_546(2 downto 0),
      \oldMax_V_14_fu_550_reg[0]\ => \oldMax_V_14_fu_550_reg[0]_0\,
      \oldMax_V_14_fu_550_reg[2]\(2 downto 0) => \oldMax_V_14_fu_550_reg[2]_0\(2 downto 0),
      \oldMax_V_14_fu_550_reg[2]_0\(2 downto 0) => oldMax_V_14_fu_550(2 downto 0),
      \oldMax_V_15_fu_554_reg[0]\ => \oldMax_V_15_fu_554_reg[0]_0\,
      \oldMax_V_15_fu_554_reg[2]\(2 downto 0) => \oldMax_V_15_fu_554_reg[2]_0\(2 downto 0),
      \oldMax_V_15_fu_554_reg[2]_0\(2 downto 0) => oldMax_V_15_fu_554(2 downto 0),
      \oldMax_V_16_fu_558_reg[0]\ => \oldMax_V_16_fu_558_reg[0]_0\,
      \oldMax_V_16_fu_558_reg[2]\(2 downto 0) => \oldMax_V_16_fu_558_reg[2]_0\(2 downto 0),
      \oldMax_V_16_fu_558_reg[2]_0\(2 downto 0) => oldMax_V_16_fu_558(2 downto 0),
      \oldMax_V_17_fu_562_reg[0]\ => \oldMax_V_17_fu_562_reg[0]_0\,
      \oldMax_V_17_fu_562_reg[2]\(2 downto 0) => \oldMax_V_17_fu_562_reg[2]_0\(2 downto 0),
      \oldMax_V_17_fu_562_reg[2]_0\(2 downto 0) => oldMax_V_17_fu_562(2 downto 0),
      \oldMax_V_18_fu_566_reg[0]\ => \oldMax_V_18_fu_566_reg[0]_0\,
      \oldMax_V_18_fu_566_reg[2]\(2 downto 0) => \oldMax_V_18_fu_566_reg[2]_0\(2 downto 0),
      \oldMax_V_18_fu_566_reg[2]_0\(2 downto 0) => oldMax_V_18_fu_566(2 downto 0),
      \oldMax_V_19_fu_570_reg[0]\ => \oldMax_V_19_fu_570_reg[0]_0\,
      \oldMax_V_19_fu_570_reg[2]\(2 downto 0) => \oldMax_V_19_fu_570_reg[2]_0\(2 downto 0),
      \oldMax_V_19_fu_570_reg[2]_0\(2 downto 0) => oldMax_V_19_fu_570(2 downto 0),
      \oldMax_V_1_fu_498_reg[0]\ => \oldMax_V_1_fu_498_reg[0]_0\,
      \oldMax_V_1_fu_498_reg[2]\(2 downto 0) => \oldMax_V_1_fu_498_reg[2]_0\(2 downto 0),
      \oldMax_V_1_fu_498_reg[2]_0\(2 downto 0) => oldMax_V_1_fu_498(2 downto 0),
      \oldMax_V_20_fu_574_reg[0]\ => \oldMax_V_20_fu_574_reg[0]_0\,
      \oldMax_V_20_fu_574_reg[2]\(2 downto 0) => \oldMax_V_20_fu_574_reg[2]_0\(2 downto 0),
      \oldMax_V_20_fu_574_reg[2]_0\(2 downto 0) => oldMax_V_20_fu_574(2 downto 0),
      \oldMax_V_21_fu_578_reg[0]\ => \oldMax_V_21_fu_578_reg[0]_0\,
      \oldMax_V_21_fu_578_reg[2]\(2 downto 0) => \oldMax_V_21_fu_578_reg[2]_0\(2 downto 0),
      \oldMax_V_21_fu_578_reg[2]_0\(2 downto 0) => oldMax_V_21_fu_578(2 downto 0),
      \oldMax_V_22_fu_582_reg[0]\ => \oldMax_V_22_fu_582_reg[0]_0\,
      \oldMax_V_22_fu_582_reg[2]\(2 downto 0) => \oldMax_V_22_fu_582_reg[2]_0\(2 downto 0),
      \oldMax_V_22_fu_582_reg[2]_0\(2 downto 0) => oldMax_V_22_fu_582(2 downto 0),
      \oldMax_V_23_fu_586_reg[0]\ => \oldMax_V_23_fu_586_reg[0]_0\,
      \oldMax_V_23_fu_586_reg[2]\(2 downto 0) => \oldMax_V_23_fu_586_reg[2]_0\(2 downto 0),
      \oldMax_V_23_fu_586_reg[2]_0\(2 downto 0) => oldMax_V_23_fu_586(2 downto 0),
      \oldMax_V_24_fu_590_reg[0]\ => \oldMax_V_24_fu_590_reg[0]_0\,
      \oldMax_V_24_fu_590_reg[2]\(2 downto 0) => \oldMax_V_24_fu_590_reg[2]_0\(2 downto 0),
      \oldMax_V_24_fu_590_reg[2]_0\(2 downto 0) => oldMax_V_24_fu_590(2 downto 0),
      \oldMax_V_25_fu_594_reg[0]\ => \oldMax_V_25_fu_594_reg[0]_0\,
      \oldMax_V_25_fu_594_reg[2]\(2 downto 0) => \oldMax_V_25_fu_594_reg[2]_0\(2 downto 0),
      \oldMax_V_25_fu_594_reg[2]_0\(2 downto 0) => oldMax_V_25_fu_594(2 downto 0),
      \oldMax_V_26_fu_598_reg[0]\ => \oldMax_V_26_fu_598_reg[0]_0\,
      \oldMax_V_26_fu_598_reg[2]\(2 downto 0) => \oldMax_V_26_fu_598_reg[2]_0\(2 downto 0),
      \oldMax_V_26_fu_598_reg[2]_0\(2 downto 0) => oldMax_V_26_fu_598(2 downto 0),
      \oldMax_V_27_fu_602_reg[0]\ => \oldMax_V_27_fu_602_reg[0]_0\,
      \oldMax_V_27_fu_602_reg[2]\(2 downto 0) => \oldMax_V_27_fu_602_reg[2]_0\(2 downto 0),
      \oldMax_V_27_fu_602_reg[2]_0\(2 downto 0) => oldMax_V_27_fu_602(2 downto 0),
      \oldMax_V_28_fu_606_reg[0]\ => \oldMax_V_28_fu_606_reg[0]_0\,
      \oldMax_V_28_fu_606_reg[2]\(2 downto 0) => \oldMax_V_28_fu_606_reg[2]_0\(2 downto 0),
      \oldMax_V_28_fu_606_reg[2]_0\(2 downto 0) => oldMax_V_28_fu_606(2 downto 0),
      \oldMax_V_29_fu_610_reg[0]\ => \oldMax_V_29_fu_610_reg[0]_0\,
      \oldMax_V_29_fu_610_reg[2]\(2 downto 0) => \oldMax_V_29_fu_610_reg[2]_0\(2 downto 0),
      \oldMax_V_29_fu_610_reg[2]_0\(2 downto 0) => oldMax_V_29_fu_610(2 downto 0),
      \oldMax_V_2_fu_502_reg[0]\ => \oldMax_V_2_fu_502_reg[0]_0\,
      \oldMax_V_2_fu_502_reg[2]\(2 downto 0) => \oldMax_V_2_fu_502_reg[2]_0\(2 downto 0),
      \oldMax_V_2_fu_502_reg[2]_0\(2 downto 0) => oldMax_V_2_fu_502(2 downto 0),
      \oldMax_V_30_fu_614_reg[0]\ => \oldMax_V_30_fu_614_reg[0]_0\,
      \oldMax_V_30_fu_614_reg[2]\(2 downto 0) => \oldMax_V_30_fu_614_reg[2]_0\(2 downto 0),
      \oldMax_V_30_fu_614_reg[2]_0\(2 downto 0) => oldMax_V_30_fu_614(2 downto 0),
      \oldMax_V_31_fu_618_reg[0]\ => \oldMax_V_31_fu_618_reg[0]_0\,
      \oldMax_V_31_fu_618_reg[2]\(2 downto 0) => \oldMax_V_31_fu_618_reg[2]_0\(2 downto 0),
      \oldMax_V_31_fu_618_reg[2]_0\(2 downto 0) => oldMax_V_31_fu_618(2 downto 0),
      \oldMax_V_32_fu_622_reg[0]\ => \oldMax_V_32_fu_622_reg[0]_0\,
      \oldMax_V_32_fu_622_reg[2]\(2 downto 0) => \oldMax_V_32_fu_622_reg[2]_0\(2 downto 0),
      \oldMax_V_32_fu_622_reg[2]_0\(2 downto 0) => oldMax_V_32_fu_622(2 downto 0),
      \oldMax_V_33_fu_626_reg[0]\ => \oldMax_V_33_fu_626_reg[0]_0\,
      \oldMax_V_33_fu_626_reg[2]\(2 downto 0) => \oldMax_V_33_fu_626_reg[2]_0\(2 downto 0),
      \oldMax_V_33_fu_626_reg[2]_0\(2 downto 0) => oldMax_V_33_fu_626(2 downto 0),
      \oldMax_V_34_fu_630_reg[0]\ => \oldMax_V_34_fu_630_reg[0]_0\,
      \oldMax_V_34_fu_630_reg[2]\(2 downto 0) => \oldMax_V_34_fu_630_reg[2]_0\(2 downto 0),
      \oldMax_V_34_fu_630_reg[2]_0\(2 downto 0) => oldMax_V_34_fu_630(2 downto 0),
      \oldMax_V_35_fu_634_reg[0]\ => \oldMax_V_35_fu_634_reg[0]_0\,
      \oldMax_V_35_fu_634_reg[2]\(2 downto 0) => \oldMax_V_35_fu_634_reg[2]_0\(2 downto 0),
      \oldMax_V_35_fu_634_reg[2]_0\(2 downto 0) => oldMax_V_35_fu_634(2 downto 0),
      \oldMax_V_36_fu_638_reg[0]\ => \oldMax_V_36_fu_638_reg[0]_0\,
      \oldMax_V_36_fu_638_reg[2]\(2 downto 0) => \oldMax_V_36_fu_638_reg[2]_0\(2 downto 0),
      \oldMax_V_36_fu_638_reg[2]_0\(2 downto 0) => oldMax_V_36_fu_638(2 downto 0),
      \oldMax_V_37_fu_642_reg[0]\ => \oldMax_V_37_fu_642_reg[0]_0\,
      \oldMax_V_37_fu_642_reg[2]\(2 downto 0) => \oldMax_V_37_fu_642_reg[2]_0\(2 downto 0),
      \oldMax_V_37_fu_642_reg[2]_0\(2 downto 0) => oldMax_V_37_fu_642(2 downto 0),
      \oldMax_V_38_fu_646_reg[0]\ => \oldMax_V_38_fu_646_reg[0]_0\,
      \oldMax_V_38_fu_646_reg[2]\(2 downto 0) => \oldMax_V_38_fu_646_reg[2]_0\(2 downto 0),
      \oldMax_V_38_fu_646_reg[2]_0\(2 downto 0) => oldMax_V_38_fu_646(2 downto 0),
      \oldMax_V_39_fu_650_reg[0]\ => \oldMax_V_39_fu_650_reg[0]_0\,
      \oldMax_V_39_fu_650_reg[2]\(2 downto 0) => \oldMax_V_39_fu_650_reg[2]_0\(2 downto 0),
      \oldMax_V_39_fu_650_reg[2]_0\(2 downto 0) => oldMax_V_39_fu_650(2 downto 0),
      \oldMax_V_3_fu_506_reg[0]\ => \oldMax_V_3_fu_506_reg[0]_0\,
      \oldMax_V_3_fu_506_reg[2]\(2 downto 0) => \oldMax_V_3_fu_506_reg[2]_0\(2 downto 0),
      \oldMax_V_3_fu_506_reg[2]_0\(2 downto 0) => oldMax_V_3_fu_506(2 downto 0),
      \oldMax_V_40_fu_654_reg[0]\ => \oldMax_V_40_fu_654_reg[0]_0\,
      \oldMax_V_40_fu_654_reg[2]\(2 downto 0) => \oldMax_V_40_fu_654_reg[2]_0\(2 downto 0),
      \oldMax_V_40_fu_654_reg[2]_0\(2 downto 0) => oldMax_V_40_fu_654(2 downto 0),
      \oldMax_V_41_fu_658_reg[0]\ => \oldMax_V_41_fu_658_reg[0]_0\,
      \oldMax_V_41_fu_658_reg[2]\(2 downto 0) => \oldMax_V_41_fu_658_reg[2]_0\(2 downto 0),
      \oldMax_V_41_fu_658_reg[2]_0\(2 downto 0) => oldMax_V_41_fu_658(2 downto 0),
      \oldMax_V_42_fu_662_reg[0]\ => \oldMax_V_42_fu_662_reg[0]_0\,
      \oldMax_V_42_fu_662_reg[2]\(2 downto 0) => \oldMax_V_42_fu_662_reg[2]_0\(2 downto 0),
      \oldMax_V_42_fu_662_reg[2]_0\(2 downto 0) => oldMax_V_42_fu_662(2 downto 0),
      \oldMax_V_43_fu_666_reg[0]\ => \oldMax_V_43_fu_666_reg[0]_0\,
      \oldMax_V_43_fu_666_reg[2]\(2 downto 0) => \oldMax_V_43_fu_666_reg[2]_0\(2 downto 0),
      \oldMax_V_43_fu_666_reg[2]_0\(2 downto 0) => oldMax_V_43_fu_666(2 downto 0),
      \oldMax_V_44_fu_670_reg[0]\ => \oldMax_V_44_fu_670_reg[0]_0\,
      \oldMax_V_44_fu_670_reg[2]\(2 downto 0) => \oldMax_V_44_fu_670_reg[2]_0\(2 downto 0),
      \oldMax_V_44_fu_670_reg[2]_0\(2 downto 0) => oldMax_V_44_fu_670(2 downto 0),
      \oldMax_V_45_fu_674_reg[0]\ => \oldMax_V_45_fu_674_reg[0]_0\,
      \oldMax_V_45_fu_674_reg[2]\(2 downto 0) => \oldMax_V_45_fu_674_reg[2]_0\(2 downto 0),
      \oldMax_V_45_fu_674_reg[2]_0\(2 downto 0) => oldMax_V_45_fu_674(2 downto 0),
      \oldMax_V_46_fu_678_reg[0]\ => \oldMax_V_46_fu_678_reg[0]_0\,
      \oldMax_V_46_fu_678_reg[2]\(2 downto 0) => \oldMax_V_46_fu_678_reg[2]_0\(2 downto 0),
      \oldMax_V_46_fu_678_reg[2]_0\(2 downto 0) => oldMax_V_46_fu_678(2 downto 0),
      \oldMax_V_47_fu_682_reg[0]\ => \oldMax_V_47_fu_682_reg[0]_0\,
      \oldMax_V_47_fu_682_reg[2]\(2 downto 0) => \oldMax_V_47_fu_682_reg[2]_0\(2 downto 0),
      \oldMax_V_47_fu_682_reg[2]_0\(2 downto 0) => oldMax_V_47_fu_682(2 downto 0),
      \oldMax_V_48_fu_686_reg[0]\ => \oldMax_V_48_fu_686_reg[0]_0\,
      \oldMax_V_48_fu_686_reg[2]\(2 downto 0) => \oldMax_V_48_fu_686_reg[2]_0\(2 downto 0),
      \oldMax_V_48_fu_686_reg[2]_0\(2 downto 0) => oldMax_V_48_fu_686(2 downto 0),
      \oldMax_V_49_fu_690_reg[0]\ => \oldMax_V_49_fu_690_reg[0]_0\,
      \oldMax_V_49_fu_690_reg[2]\(2 downto 0) => \oldMax_V_49_fu_690_reg[2]_0\(2 downto 0),
      \oldMax_V_49_fu_690_reg[2]_0\(2 downto 0) => oldMax_V_49_fu_690(2 downto 0),
      \oldMax_V_4_fu_510_reg[0]\ => \oldMax_V_4_fu_510_reg[0]_0\,
      \oldMax_V_4_fu_510_reg[2]\(2 downto 0) => \oldMax_V_4_fu_510_reg[2]_0\(2 downto 0),
      \oldMax_V_4_fu_510_reg[2]_0\(2 downto 0) => oldMax_V_4_fu_510(2 downto 0),
      \oldMax_V_50_fu_694_reg[0]\ => \oldMax_V_50_fu_694_reg[0]_0\,
      \oldMax_V_50_fu_694_reg[2]\(2 downto 0) => \oldMax_V_50_fu_694_reg[2]_0\(2 downto 0),
      \oldMax_V_50_fu_694_reg[2]_0\(2 downto 0) => oldMax_V_50_fu_694(2 downto 0),
      \oldMax_V_51_fu_698_reg[0]\ => \oldMax_V_51_fu_698_reg[0]_0\,
      \oldMax_V_51_fu_698_reg[2]\(2 downto 0) => \oldMax_V_51_fu_698_reg[2]_0\(2 downto 0),
      \oldMax_V_51_fu_698_reg[2]_0\(2 downto 0) => oldMax_V_51_fu_698(2 downto 0),
      \oldMax_V_52_fu_702_reg[0]\ => \oldMax_V_52_fu_702_reg[0]_0\,
      \oldMax_V_52_fu_702_reg[2]\(2 downto 0) => \oldMax_V_52_fu_702_reg[2]_0\(2 downto 0),
      \oldMax_V_52_fu_702_reg[2]_0\(2 downto 0) => oldMax_V_52_fu_702(2 downto 0),
      \oldMax_V_53_fu_706_reg[0]\ => \oldMax_V_53_fu_706_reg[0]_0\,
      \oldMax_V_53_fu_706_reg[2]\(2 downto 0) => \oldMax_V_53_fu_706_reg[2]_0\(2 downto 0),
      \oldMax_V_53_fu_706_reg[2]_0\(2 downto 0) => oldMax_V_53_fu_706(2 downto 0),
      \oldMax_V_54_fu_710_reg[0]\ => \oldMax_V_54_fu_710_reg[0]_0\,
      \oldMax_V_54_fu_710_reg[2]\(2 downto 0) => \oldMax_V_54_fu_710_reg[2]_0\(2 downto 0),
      \oldMax_V_54_fu_710_reg[2]_0\(2 downto 0) => oldMax_V_54_fu_710(2 downto 0),
      \oldMax_V_55_fu_714_reg[0]\ => \oldMax_V_55_fu_714_reg[0]_0\,
      \oldMax_V_55_fu_714_reg[2]\(2 downto 0) => \oldMax_V_55_fu_714_reg[2]_0\(2 downto 0),
      \oldMax_V_55_fu_714_reg[2]_0\(2 downto 0) => oldMax_V_55_fu_714(2 downto 0),
      \oldMax_V_5_fu_514_reg[0]\ => \oldMax_V_5_fu_514_reg[0]_0\,
      \oldMax_V_5_fu_514_reg[2]\(2 downto 0) => \oldMax_V_5_fu_514_reg[2]_0\(2 downto 0),
      \oldMax_V_5_fu_514_reg[2]_0\(2 downto 0) => oldMax_V_5_fu_514(2 downto 0),
      \oldMax_V_6_fu_518_reg[0]\ => \oldMax_V_6_fu_518_reg[0]_0\,
      \oldMax_V_6_fu_518_reg[2]\(2 downto 0) => \oldMax_V_6_fu_518_reg[2]_0\(2 downto 0),
      \oldMax_V_6_fu_518_reg[2]_0\(2 downto 0) => oldMax_V_6_fu_518(2 downto 0),
      \oldMax_V_7_fu_522_reg[0]\ => \oldMax_V_7_fu_522_reg[0]_0\,
      \oldMax_V_7_fu_522_reg[2]\(2 downto 0) => \oldMax_V_7_fu_522_reg[2]_0\(2 downto 0),
      \oldMax_V_7_fu_522_reg[2]_0\(2 downto 0) => oldMax_V_7_fu_522(2 downto 0),
      \oldMax_V_8_fu_526_reg[0]\ => \oldMax_V_8_fu_526_reg[0]_0\,
      \oldMax_V_8_fu_526_reg[2]\(2 downto 0) => \oldMax_V_8_fu_526_reg[2]_0\(2 downto 0),
      \oldMax_V_8_fu_526_reg[2]_0\(2 downto 0) => oldMax_V_8_fu_526(2 downto 0),
      \oldMax_V_9_fu_530_reg[0]\ => \oldMax_V_9_fu_530_reg[0]_0\,
      \oldMax_V_9_fu_530_reg[2]\(2 downto 0) => \oldMax_V_9_fu_530_reg[2]_0\(2 downto 0),
      \oldMax_V_9_fu_530_reg[2]_0\(2 downto 0) => oldMax_V_9_fu_530(2 downto 0),
      \oldMax_V_fu_494_reg[0]\ => \oldMax_V_fu_494_reg[0]_0\,
      \oldMax_V_fu_494_reg[2]\(2 downto 0) => \oldMax_V_fu_494_reg[2]_0\(2 downto 0),
      \oldMax_V_fu_494_reg[2]_0\(2) => \oldMax_V_fu_494_reg_n_0_[2]\,
      \oldMax_V_fu_494_reg[2]_0\(1) => \oldMax_V_fu_494_reg_n_0_[1]\,
      \oldMax_V_fu_494_reg[2]_0\(0) => \oldMax_V_fu_494_reg_n_0_[0]\,
      p_0_in => p_0_in,
      \q0_reg[2]\ => \q0_reg[2]\,
      \q0_reg[2]_0\ => \q0_reg[2]_0\,
      \q0_reg[2]_1\ => \q0_reg[2]_1\
    );
\kx_fu_490_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kx_fu_490,
      D => flow_control_loop_pipe_sequential_init_U_n_339,
      Q => \kx_fu_490_reg_n_0_[0]\,
      R => '0'
    );
\kx_fu_490_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kx_fu_490,
      D => flow_control_loop_pipe_sequential_init_U_n_338,
      Q => \kx_fu_490_reg_n_0_[1]\,
      R => '0'
    );
\oldMax_V_10_fu_534_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kx_fu_490,
      D => flow_control_loop_pipe_sequential_init_U_n_64,
      Q => \oldMax_V_10_fu_534_reg_n_0_[0]\,
      R => '0'
    );
\oldMax_V_10_fu_534_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kx_fu_490,
      D => flow_control_loop_pipe_sequential_init_U_n_63,
      Q => \oldMax_V_10_fu_534_reg_n_0_[1]\,
      R => '0'
    );
\oldMax_V_10_fu_534_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kx_fu_490,
      D => flow_control_loop_pipe_sequential_init_U_n_62,
      Q => \oldMax_V_10_fu_534_reg_n_0_[2]\,
      R => '0'
    );
\oldMax_V_11_fu_538_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kx_fu_490,
      D => flow_control_loop_pipe_sequential_init_U_n_70,
      Q => oldMax_V_11_fu_538(0),
      R => '0'
    );
\oldMax_V_11_fu_538_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kx_fu_490,
      D => flow_control_loop_pipe_sequential_init_U_n_69,
      Q => oldMax_V_11_fu_538(1),
      R => '0'
    );
\oldMax_V_11_fu_538_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kx_fu_490,
      D => flow_control_loop_pipe_sequential_init_U_n_68,
      Q => oldMax_V_11_fu_538(2),
      R => '0'
    );
\oldMax_V_12_fu_542_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kx_fu_490,
      D => flow_control_loop_pipe_sequential_init_U_n_76,
      Q => oldMax_V_12_fu_542(0),
      R => '0'
    );
\oldMax_V_12_fu_542_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kx_fu_490,
      D => flow_control_loop_pipe_sequential_init_U_n_75,
      Q => oldMax_V_12_fu_542(1),
      R => '0'
    );
\oldMax_V_12_fu_542_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kx_fu_490,
      D => flow_control_loop_pipe_sequential_init_U_n_74,
      Q => oldMax_V_12_fu_542(2),
      R => '0'
    );
\oldMax_V_13_fu_546_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kx_fu_490,
      D => flow_control_loop_pipe_sequential_init_U_n_82,
      Q => oldMax_V_13_fu_546(0),
      R => '0'
    );
\oldMax_V_13_fu_546_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kx_fu_490,
      D => flow_control_loop_pipe_sequential_init_U_n_81,
      Q => oldMax_V_13_fu_546(1),
      R => '0'
    );
\oldMax_V_13_fu_546_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kx_fu_490,
      D => flow_control_loop_pipe_sequential_init_U_n_80,
      Q => oldMax_V_13_fu_546(2),
      R => '0'
    );
\oldMax_V_14_fu_550_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kx_fu_490,
      D => flow_control_loop_pipe_sequential_init_U_n_88,
      Q => oldMax_V_14_fu_550(0),
      R => '0'
    );
\oldMax_V_14_fu_550_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kx_fu_490,
      D => flow_control_loop_pipe_sequential_init_U_n_87,
      Q => oldMax_V_14_fu_550(1),
      R => '0'
    );
\oldMax_V_14_fu_550_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kx_fu_490,
      D => flow_control_loop_pipe_sequential_init_U_n_86,
      Q => oldMax_V_14_fu_550(2),
      R => '0'
    );
\oldMax_V_15_fu_554_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kx_fu_490,
      D => flow_control_loop_pipe_sequential_init_U_n_94,
      Q => oldMax_V_15_fu_554(0),
      R => '0'
    );
\oldMax_V_15_fu_554_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kx_fu_490,
      D => flow_control_loop_pipe_sequential_init_U_n_93,
      Q => oldMax_V_15_fu_554(1),
      R => '0'
    );
\oldMax_V_15_fu_554_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kx_fu_490,
      D => flow_control_loop_pipe_sequential_init_U_n_92,
      Q => oldMax_V_15_fu_554(2),
      R => '0'
    );
\oldMax_V_16_fu_558_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kx_fu_490,
      D => flow_control_loop_pipe_sequential_init_U_n_100,
      Q => oldMax_V_16_fu_558(0),
      R => '0'
    );
\oldMax_V_16_fu_558_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kx_fu_490,
      D => flow_control_loop_pipe_sequential_init_U_n_99,
      Q => oldMax_V_16_fu_558(1),
      R => '0'
    );
\oldMax_V_16_fu_558_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kx_fu_490,
      D => flow_control_loop_pipe_sequential_init_U_n_98,
      Q => oldMax_V_16_fu_558(2),
      R => '0'
    );
\oldMax_V_17_fu_562_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kx_fu_490,
      D => flow_control_loop_pipe_sequential_init_U_n_106,
      Q => oldMax_V_17_fu_562(0),
      R => '0'
    );
\oldMax_V_17_fu_562_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kx_fu_490,
      D => flow_control_loop_pipe_sequential_init_U_n_105,
      Q => oldMax_V_17_fu_562(1),
      R => '0'
    );
\oldMax_V_17_fu_562_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kx_fu_490,
      D => flow_control_loop_pipe_sequential_init_U_n_104,
      Q => oldMax_V_17_fu_562(2),
      R => '0'
    );
\oldMax_V_18_fu_566_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kx_fu_490,
      D => flow_control_loop_pipe_sequential_init_U_n_112,
      Q => oldMax_V_18_fu_566(0),
      R => '0'
    );
\oldMax_V_18_fu_566_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kx_fu_490,
      D => flow_control_loop_pipe_sequential_init_U_n_111,
      Q => oldMax_V_18_fu_566(1),
      R => '0'
    );
\oldMax_V_18_fu_566_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kx_fu_490,
      D => flow_control_loop_pipe_sequential_init_U_n_110,
      Q => oldMax_V_18_fu_566(2),
      R => '0'
    );
\oldMax_V_19_fu_570_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kx_fu_490,
      D => flow_control_loop_pipe_sequential_init_U_n_118,
      Q => oldMax_V_19_fu_570(0),
      R => '0'
    );
\oldMax_V_19_fu_570_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kx_fu_490,
      D => flow_control_loop_pipe_sequential_init_U_n_117,
      Q => oldMax_V_19_fu_570(1),
      R => '0'
    );
\oldMax_V_19_fu_570_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kx_fu_490,
      D => flow_control_loop_pipe_sequential_init_U_n_116,
      Q => oldMax_V_19_fu_570(2),
      R => '0'
    );
\oldMax_V_1_fu_498_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kx_fu_490,
      D => flow_control_loop_pipe_sequential_init_U_n_10,
      Q => oldMax_V_1_fu_498(0),
      R => '0'
    );
\oldMax_V_1_fu_498_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kx_fu_490,
      D => flow_control_loop_pipe_sequential_init_U_n_9,
      Q => oldMax_V_1_fu_498(1),
      R => '0'
    );
\oldMax_V_1_fu_498_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kx_fu_490,
      D => flow_control_loop_pipe_sequential_init_U_n_8,
      Q => oldMax_V_1_fu_498(2),
      R => '0'
    );
\oldMax_V_20_fu_574_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kx_fu_490,
      D => flow_control_loop_pipe_sequential_init_U_n_124,
      Q => oldMax_V_20_fu_574(0),
      R => '0'
    );
\oldMax_V_20_fu_574_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kx_fu_490,
      D => flow_control_loop_pipe_sequential_init_U_n_123,
      Q => oldMax_V_20_fu_574(1),
      R => '0'
    );
\oldMax_V_20_fu_574_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kx_fu_490,
      D => flow_control_loop_pipe_sequential_init_U_n_122,
      Q => oldMax_V_20_fu_574(2),
      R => '0'
    );
\oldMax_V_21_fu_578_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kx_fu_490,
      D => flow_control_loop_pipe_sequential_init_U_n_130,
      Q => oldMax_V_21_fu_578(0),
      R => '0'
    );
\oldMax_V_21_fu_578_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kx_fu_490,
      D => flow_control_loop_pipe_sequential_init_U_n_129,
      Q => oldMax_V_21_fu_578(1),
      R => '0'
    );
\oldMax_V_21_fu_578_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kx_fu_490,
      D => flow_control_loop_pipe_sequential_init_U_n_128,
      Q => oldMax_V_21_fu_578(2),
      R => '0'
    );
\oldMax_V_22_fu_582_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kx_fu_490,
      D => flow_control_loop_pipe_sequential_init_U_n_136,
      Q => oldMax_V_22_fu_582(0),
      R => '0'
    );
\oldMax_V_22_fu_582_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kx_fu_490,
      D => flow_control_loop_pipe_sequential_init_U_n_135,
      Q => oldMax_V_22_fu_582(1),
      R => '0'
    );
\oldMax_V_22_fu_582_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kx_fu_490,
      D => flow_control_loop_pipe_sequential_init_U_n_134,
      Q => oldMax_V_22_fu_582(2),
      R => '0'
    );
\oldMax_V_23_fu_586_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kx_fu_490,
      D => flow_control_loop_pipe_sequential_init_U_n_142,
      Q => oldMax_V_23_fu_586(0),
      R => '0'
    );
\oldMax_V_23_fu_586_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kx_fu_490,
      D => flow_control_loop_pipe_sequential_init_U_n_141,
      Q => oldMax_V_23_fu_586(1),
      R => '0'
    );
\oldMax_V_23_fu_586_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kx_fu_490,
      D => flow_control_loop_pipe_sequential_init_U_n_140,
      Q => oldMax_V_23_fu_586(2),
      R => '0'
    );
\oldMax_V_24_fu_590_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kx_fu_490,
      D => flow_control_loop_pipe_sequential_init_U_n_148,
      Q => oldMax_V_24_fu_590(0),
      R => '0'
    );
\oldMax_V_24_fu_590_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kx_fu_490,
      D => flow_control_loop_pipe_sequential_init_U_n_147,
      Q => oldMax_V_24_fu_590(1),
      R => '0'
    );
\oldMax_V_24_fu_590_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kx_fu_490,
      D => flow_control_loop_pipe_sequential_init_U_n_146,
      Q => oldMax_V_24_fu_590(2),
      R => '0'
    );
\oldMax_V_25_fu_594_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kx_fu_490,
      D => flow_control_loop_pipe_sequential_init_U_n_154,
      Q => oldMax_V_25_fu_594(0),
      R => '0'
    );
\oldMax_V_25_fu_594_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kx_fu_490,
      D => flow_control_loop_pipe_sequential_init_U_n_153,
      Q => oldMax_V_25_fu_594(1),
      R => '0'
    );
\oldMax_V_25_fu_594_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kx_fu_490,
      D => flow_control_loop_pipe_sequential_init_U_n_152,
      Q => oldMax_V_25_fu_594(2),
      R => '0'
    );
\oldMax_V_26_fu_598_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kx_fu_490,
      D => flow_control_loop_pipe_sequential_init_U_n_160,
      Q => oldMax_V_26_fu_598(0),
      R => '0'
    );
\oldMax_V_26_fu_598_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kx_fu_490,
      D => flow_control_loop_pipe_sequential_init_U_n_159,
      Q => oldMax_V_26_fu_598(1),
      R => '0'
    );
\oldMax_V_26_fu_598_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kx_fu_490,
      D => flow_control_loop_pipe_sequential_init_U_n_158,
      Q => oldMax_V_26_fu_598(2),
      R => '0'
    );
\oldMax_V_27_fu_602_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kx_fu_490,
      D => flow_control_loop_pipe_sequential_init_U_n_166,
      Q => oldMax_V_27_fu_602(0),
      R => '0'
    );
\oldMax_V_27_fu_602_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kx_fu_490,
      D => flow_control_loop_pipe_sequential_init_U_n_165,
      Q => oldMax_V_27_fu_602(1),
      R => '0'
    );
\oldMax_V_27_fu_602_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kx_fu_490,
      D => flow_control_loop_pipe_sequential_init_U_n_164,
      Q => oldMax_V_27_fu_602(2),
      R => '0'
    );
\oldMax_V_28_fu_606_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kx_fu_490,
      D => flow_control_loop_pipe_sequential_init_U_n_172,
      Q => oldMax_V_28_fu_606(0),
      R => '0'
    );
\oldMax_V_28_fu_606_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kx_fu_490,
      D => flow_control_loop_pipe_sequential_init_U_n_171,
      Q => oldMax_V_28_fu_606(1),
      R => '0'
    );
\oldMax_V_28_fu_606_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kx_fu_490,
      D => flow_control_loop_pipe_sequential_init_U_n_170,
      Q => oldMax_V_28_fu_606(2),
      R => '0'
    );
\oldMax_V_29_fu_610_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kx_fu_490,
      D => flow_control_loop_pipe_sequential_init_U_n_178,
      Q => oldMax_V_29_fu_610(0),
      R => '0'
    );
\oldMax_V_29_fu_610_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kx_fu_490,
      D => flow_control_loop_pipe_sequential_init_U_n_177,
      Q => oldMax_V_29_fu_610(1),
      R => '0'
    );
\oldMax_V_29_fu_610_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kx_fu_490,
      D => flow_control_loop_pipe_sequential_init_U_n_176,
      Q => oldMax_V_29_fu_610(2),
      R => '0'
    );
\oldMax_V_2_fu_502_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kx_fu_490,
      D => flow_control_loop_pipe_sequential_init_U_n_16,
      Q => oldMax_V_2_fu_502(0),
      R => '0'
    );
\oldMax_V_2_fu_502_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kx_fu_490,
      D => flow_control_loop_pipe_sequential_init_U_n_15,
      Q => oldMax_V_2_fu_502(1),
      R => '0'
    );
\oldMax_V_2_fu_502_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kx_fu_490,
      D => flow_control_loop_pipe_sequential_init_U_n_14,
      Q => oldMax_V_2_fu_502(2),
      R => '0'
    );
\oldMax_V_30_fu_614_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kx_fu_490,
      D => flow_control_loop_pipe_sequential_init_U_n_184,
      Q => oldMax_V_30_fu_614(0),
      R => '0'
    );
\oldMax_V_30_fu_614_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kx_fu_490,
      D => flow_control_loop_pipe_sequential_init_U_n_183,
      Q => oldMax_V_30_fu_614(1),
      R => '0'
    );
\oldMax_V_30_fu_614_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kx_fu_490,
      D => flow_control_loop_pipe_sequential_init_U_n_182,
      Q => oldMax_V_30_fu_614(2),
      R => '0'
    );
\oldMax_V_31_fu_618_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kx_fu_490,
      D => flow_control_loop_pipe_sequential_init_U_n_190,
      Q => oldMax_V_31_fu_618(0),
      R => '0'
    );
\oldMax_V_31_fu_618_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kx_fu_490,
      D => flow_control_loop_pipe_sequential_init_U_n_189,
      Q => oldMax_V_31_fu_618(1),
      R => '0'
    );
\oldMax_V_31_fu_618_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kx_fu_490,
      D => flow_control_loop_pipe_sequential_init_U_n_188,
      Q => oldMax_V_31_fu_618(2),
      R => '0'
    );
\oldMax_V_32_fu_622_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kx_fu_490,
      D => flow_control_loop_pipe_sequential_init_U_n_196,
      Q => oldMax_V_32_fu_622(0),
      R => '0'
    );
\oldMax_V_32_fu_622_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kx_fu_490,
      D => flow_control_loop_pipe_sequential_init_U_n_195,
      Q => oldMax_V_32_fu_622(1),
      R => '0'
    );
\oldMax_V_32_fu_622_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kx_fu_490,
      D => flow_control_loop_pipe_sequential_init_U_n_194,
      Q => oldMax_V_32_fu_622(2),
      R => '0'
    );
\oldMax_V_33_fu_626_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kx_fu_490,
      D => flow_control_loop_pipe_sequential_init_U_n_202,
      Q => oldMax_V_33_fu_626(0),
      R => '0'
    );
\oldMax_V_33_fu_626_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kx_fu_490,
      D => flow_control_loop_pipe_sequential_init_U_n_201,
      Q => oldMax_V_33_fu_626(1),
      R => '0'
    );
\oldMax_V_33_fu_626_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kx_fu_490,
      D => flow_control_loop_pipe_sequential_init_U_n_200,
      Q => oldMax_V_33_fu_626(2),
      R => '0'
    );
\oldMax_V_34_fu_630_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kx_fu_490,
      D => flow_control_loop_pipe_sequential_init_U_n_208,
      Q => oldMax_V_34_fu_630(0),
      R => '0'
    );
\oldMax_V_34_fu_630_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kx_fu_490,
      D => flow_control_loop_pipe_sequential_init_U_n_207,
      Q => oldMax_V_34_fu_630(1),
      R => '0'
    );
\oldMax_V_34_fu_630_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kx_fu_490,
      D => flow_control_loop_pipe_sequential_init_U_n_206,
      Q => oldMax_V_34_fu_630(2),
      R => '0'
    );
\oldMax_V_35_fu_634_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kx_fu_490,
      D => flow_control_loop_pipe_sequential_init_U_n_214,
      Q => oldMax_V_35_fu_634(0),
      R => '0'
    );
\oldMax_V_35_fu_634_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kx_fu_490,
      D => flow_control_loop_pipe_sequential_init_U_n_213,
      Q => oldMax_V_35_fu_634(1),
      R => '0'
    );
\oldMax_V_35_fu_634_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kx_fu_490,
      D => flow_control_loop_pipe_sequential_init_U_n_212,
      Q => oldMax_V_35_fu_634(2),
      R => '0'
    );
\oldMax_V_36_fu_638_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kx_fu_490,
      D => flow_control_loop_pipe_sequential_init_U_n_220,
      Q => oldMax_V_36_fu_638(0),
      R => '0'
    );
\oldMax_V_36_fu_638_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kx_fu_490,
      D => flow_control_loop_pipe_sequential_init_U_n_219,
      Q => oldMax_V_36_fu_638(1),
      R => '0'
    );
\oldMax_V_36_fu_638_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kx_fu_490,
      D => flow_control_loop_pipe_sequential_init_U_n_218,
      Q => oldMax_V_36_fu_638(2),
      R => '0'
    );
\oldMax_V_37_fu_642_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kx_fu_490,
      D => flow_control_loop_pipe_sequential_init_U_n_226,
      Q => oldMax_V_37_fu_642(0),
      R => '0'
    );
\oldMax_V_37_fu_642_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kx_fu_490,
      D => flow_control_loop_pipe_sequential_init_U_n_225,
      Q => oldMax_V_37_fu_642(1),
      R => '0'
    );
\oldMax_V_37_fu_642_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kx_fu_490,
      D => flow_control_loop_pipe_sequential_init_U_n_224,
      Q => oldMax_V_37_fu_642(2),
      R => '0'
    );
\oldMax_V_38_fu_646_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kx_fu_490,
      D => flow_control_loop_pipe_sequential_init_U_n_232,
      Q => oldMax_V_38_fu_646(0),
      R => '0'
    );
\oldMax_V_38_fu_646_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kx_fu_490,
      D => flow_control_loop_pipe_sequential_init_U_n_231,
      Q => oldMax_V_38_fu_646(1),
      R => '0'
    );
\oldMax_V_38_fu_646_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kx_fu_490,
      D => flow_control_loop_pipe_sequential_init_U_n_230,
      Q => oldMax_V_38_fu_646(2),
      R => '0'
    );
\oldMax_V_39_fu_650_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kx_fu_490,
      D => flow_control_loop_pipe_sequential_init_U_n_238,
      Q => oldMax_V_39_fu_650(0),
      R => '0'
    );
\oldMax_V_39_fu_650_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kx_fu_490,
      D => flow_control_loop_pipe_sequential_init_U_n_237,
      Q => oldMax_V_39_fu_650(1),
      R => '0'
    );
\oldMax_V_39_fu_650_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kx_fu_490,
      D => flow_control_loop_pipe_sequential_init_U_n_236,
      Q => oldMax_V_39_fu_650(2),
      R => '0'
    );
\oldMax_V_3_fu_506_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kx_fu_490,
      D => flow_control_loop_pipe_sequential_init_U_n_22,
      Q => oldMax_V_3_fu_506(0),
      R => '0'
    );
\oldMax_V_3_fu_506_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kx_fu_490,
      D => flow_control_loop_pipe_sequential_init_U_n_21,
      Q => oldMax_V_3_fu_506(1),
      R => '0'
    );
\oldMax_V_3_fu_506_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kx_fu_490,
      D => flow_control_loop_pipe_sequential_init_U_n_20,
      Q => oldMax_V_3_fu_506(2),
      R => '0'
    );
\oldMax_V_40_fu_654_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kx_fu_490,
      D => flow_control_loop_pipe_sequential_init_U_n_244,
      Q => oldMax_V_40_fu_654(0),
      R => '0'
    );
\oldMax_V_40_fu_654_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kx_fu_490,
      D => flow_control_loop_pipe_sequential_init_U_n_243,
      Q => oldMax_V_40_fu_654(1),
      R => '0'
    );
\oldMax_V_40_fu_654_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kx_fu_490,
      D => flow_control_loop_pipe_sequential_init_U_n_242,
      Q => oldMax_V_40_fu_654(2),
      R => '0'
    );
\oldMax_V_41_fu_658_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kx_fu_490,
      D => flow_control_loop_pipe_sequential_init_U_n_250,
      Q => oldMax_V_41_fu_658(0),
      R => '0'
    );
\oldMax_V_41_fu_658_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kx_fu_490,
      D => flow_control_loop_pipe_sequential_init_U_n_249,
      Q => oldMax_V_41_fu_658(1),
      R => '0'
    );
\oldMax_V_41_fu_658_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kx_fu_490,
      D => flow_control_loop_pipe_sequential_init_U_n_248,
      Q => oldMax_V_41_fu_658(2),
      R => '0'
    );
\oldMax_V_42_fu_662_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kx_fu_490,
      D => flow_control_loop_pipe_sequential_init_U_n_256,
      Q => oldMax_V_42_fu_662(0),
      R => '0'
    );
\oldMax_V_42_fu_662_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kx_fu_490,
      D => flow_control_loop_pipe_sequential_init_U_n_255,
      Q => oldMax_V_42_fu_662(1),
      R => '0'
    );
\oldMax_V_42_fu_662_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kx_fu_490,
      D => flow_control_loop_pipe_sequential_init_U_n_254,
      Q => oldMax_V_42_fu_662(2),
      R => '0'
    );
\oldMax_V_43_fu_666_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kx_fu_490,
      D => flow_control_loop_pipe_sequential_init_U_n_262,
      Q => oldMax_V_43_fu_666(0),
      R => '0'
    );
\oldMax_V_43_fu_666_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kx_fu_490,
      D => flow_control_loop_pipe_sequential_init_U_n_261,
      Q => oldMax_V_43_fu_666(1),
      R => '0'
    );
\oldMax_V_43_fu_666_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kx_fu_490,
      D => flow_control_loop_pipe_sequential_init_U_n_260,
      Q => oldMax_V_43_fu_666(2),
      R => '0'
    );
\oldMax_V_44_fu_670_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kx_fu_490,
      D => flow_control_loop_pipe_sequential_init_U_n_268,
      Q => oldMax_V_44_fu_670(0),
      R => '0'
    );
\oldMax_V_44_fu_670_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kx_fu_490,
      D => flow_control_loop_pipe_sequential_init_U_n_267,
      Q => oldMax_V_44_fu_670(1),
      R => '0'
    );
\oldMax_V_44_fu_670_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kx_fu_490,
      D => flow_control_loop_pipe_sequential_init_U_n_266,
      Q => oldMax_V_44_fu_670(2),
      R => '0'
    );
\oldMax_V_45_fu_674_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kx_fu_490,
      D => flow_control_loop_pipe_sequential_init_U_n_274,
      Q => oldMax_V_45_fu_674(0),
      R => '0'
    );
\oldMax_V_45_fu_674_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kx_fu_490,
      D => flow_control_loop_pipe_sequential_init_U_n_273,
      Q => oldMax_V_45_fu_674(1),
      R => '0'
    );
\oldMax_V_45_fu_674_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kx_fu_490,
      D => flow_control_loop_pipe_sequential_init_U_n_272,
      Q => oldMax_V_45_fu_674(2),
      R => '0'
    );
\oldMax_V_46_fu_678_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kx_fu_490,
      D => flow_control_loop_pipe_sequential_init_U_n_280,
      Q => oldMax_V_46_fu_678(0),
      R => '0'
    );
\oldMax_V_46_fu_678_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kx_fu_490,
      D => flow_control_loop_pipe_sequential_init_U_n_279,
      Q => oldMax_V_46_fu_678(1),
      R => '0'
    );
\oldMax_V_46_fu_678_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kx_fu_490,
      D => flow_control_loop_pipe_sequential_init_U_n_278,
      Q => oldMax_V_46_fu_678(2),
      R => '0'
    );
\oldMax_V_47_fu_682_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kx_fu_490,
      D => flow_control_loop_pipe_sequential_init_U_n_286,
      Q => oldMax_V_47_fu_682(0),
      R => '0'
    );
\oldMax_V_47_fu_682_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kx_fu_490,
      D => flow_control_loop_pipe_sequential_init_U_n_285,
      Q => oldMax_V_47_fu_682(1),
      R => '0'
    );
\oldMax_V_47_fu_682_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kx_fu_490,
      D => flow_control_loop_pipe_sequential_init_U_n_284,
      Q => oldMax_V_47_fu_682(2),
      R => '0'
    );
\oldMax_V_48_fu_686_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kx_fu_490,
      D => flow_control_loop_pipe_sequential_init_U_n_292,
      Q => oldMax_V_48_fu_686(0),
      R => '0'
    );
\oldMax_V_48_fu_686_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kx_fu_490,
      D => flow_control_loop_pipe_sequential_init_U_n_291,
      Q => oldMax_V_48_fu_686(1),
      R => '0'
    );
\oldMax_V_48_fu_686_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kx_fu_490,
      D => flow_control_loop_pipe_sequential_init_U_n_290,
      Q => oldMax_V_48_fu_686(2),
      R => '0'
    );
\oldMax_V_49_fu_690_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kx_fu_490,
      D => flow_control_loop_pipe_sequential_init_U_n_298,
      Q => oldMax_V_49_fu_690(0),
      R => '0'
    );
\oldMax_V_49_fu_690_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kx_fu_490,
      D => flow_control_loop_pipe_sequential_init_U_n_297,
      Q => oldMax_V_49_fu_690(1),
      R => '0'
    );
\oldMax_V_49_fu_690_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kx_fu_490,
      D => flow_control_loop_pipe_sequential_init_U_n_296,
      Q => oldMax_V_49_fu_690(2),
      R => '0'
    );
\oldMax_V_4_fu_510_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kx_fu_490,
      D => flow_control_loop_pipe_sequential_init_U_n_28,
      Q => oldMax_V_4_fu_510(0),
      R => '0'
    );
\oldMax_V_4_fu_510_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kx_fu_490,
      D => flow_control_loop_pipe_sequential_init_U_n_27,
      Q => oldMax_V_4_fu_510(1),
      R => '0'
    );
\oldMax_V_4_fu_510_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kx_fu_490,
      D => flow_control_loop_pipe_sequential_init_U_n_26,
      Q => oldMax_V_4_fu_510(2),
      R => '0'
    );
\oldMax_V_50_fu_694_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kx_fu_490,
      D => flow_control_loop_pipe_sequential_init_U_n_304,
      Q => oldMax_V_50_fu_694(0),
      R => '0'
    );
\oldMax_V_50_fu_694_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kx_fu_490,
      D => flow_control_loop_pipe_sequential_init_U_n_303,
      Q => oldMax_V_50_fu_694(1),
      R => '0'
    );
\oldMax_V_50_fu_694_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kx_fu_490,
      D => flow_control_loop_pipe_sequential_init_U_n_302,
      Q => oldMax_V_50_fu_694(2),
      R => '0'
    );
\oldMax_V_51_fu_698_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kx_fu_490,
      D => flow_control_loop_pipe_sequential_init_U_n_310,
      Q => oldMax_V_51_fu_698(0),
      R => '0'
    );
\oldMax_V_51_fu_698_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kx_fu_490,
      D => flow_control_loop_pipe_sequential_init_U_n_309,
      Q => oldMax_V_51_fu_698(1),
      R => '0'
    );
\oldMax_V_51_fu_698_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kx_fu_490,
      D => flow_control_loop_pipe_sequential_init_U_n_308,
      Q => oldMax_V_51_fu_698(2),
      R => '0'
    );
\oldMax_V_52_fu_702_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kx_fu_490,
      D => flow_control_loop_pipe_sequential_init_U_n_316,
      Q => oldMax_V_52_fu_702(0),
      R => '0'
    );
\oldMax_V_52_fu_702_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kx_fu_490,
      D => flow_control_loop_pipe_sequential_init_U_n_315,
      Q => oldMax_V_52_fu_702(1),
      R => '0'
    );
\oldMax_V_52_fu_702_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kx_fu_490,
      D => flow_control_loop_pipe_sequential_init_U_n_314,
      Q => oldMax_V_52_fu_702(2),
      R => '0'
    );
\oldMax_V_53_fu_706_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kx_fu_490,
      D => flow_control_loop_pipe_sequential_init_U_n_322,
      Q => oldMax_V_53_fu_706(0),
      R => '0'
    );
\oldMax_V_53_fu_706_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kx_fu_490,
      D => flow_control_loop_pipe_sequential_init_U_n_321,
      Q => oldMax_V_53_fu_706(1),
      R => '0'
    );
\oldMax_V_53_fu_706_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kx_fu_490,
      D => flow_control_loop_pipe_sequential_init_U_n_320,
      Q => oldMax_V_53_fu_706(2),
      R => '0'
    );
\oldMax_V_54_fu_710_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kx_fu_490,
      D => flow_control_loop_pipe_sequential_init_U_n_328,
      Q => oldMax_V_54_fu_710(0),
      R => '0'
    );
\oldMax_V_54_fu_710_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kx_fu_490,
      D => flow_control_loop_pipe_sequential_init_U_n_327,
      Q => oldMax_V_54_fu_710(1),
      R => '0'
    );
\oldMax_V_54_fu_710_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kx_fu_490,
      D => flow_control_loop_pipe_sequential_init_U_n_326,
      Q => oldMax_V_54_fu_710(2),
      R => '0'
    );
\oldMax_V_55_fu_714_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kx_fu_490,
      D => flow_control_loop_pipe_sequential_init_U_n_334,
      Q => oldMax_V_55_fu_714(0),
      R => '0'
    );
\oldMax_V_55_fu_714_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kx_fu_490,
      D => flow_control_loop_pipe_sequential_init_U_n_333,
      Q => oldMax_V_55_fu_714(1),
      R => '0'
    );
\oldMax_V_55_fu_714_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kx_fu_490,
      D => flow_control_loop_pipe_sequential_init_U_n_332,
      Q => oldMax_V_55_fu_714(2),
      R => '0'
    );
\oldMax_V_5_fu_514_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kx_fu_490,
      D => flow_control_loop_pipe_sequential_init_U_n_34,
      Q => oldMax_V_5_fu_514(0),
      R => '0'
    );
\oldMax_V_5_fu_514_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kx_fu_490,
      D => flow_control_loop_pipe_sequential_init_U_n_33,
      Q => oldMax_V_5_fu_514(1),
      R => '0'
    );
\oldMax_V_5_fu_514_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kx_fu_490,
      D => flow_control_loop_pipe_sequential_init_U_n_32,
      Q => oldMax_V_5_fu_514(2),
      R => '0'
    );
\oldMax_V_6_fu_518_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kx_fu_490,
      D => flow_control_loop_pipe_sequential_init_U_n_40,
      Q => oldMax_V_6_fu_518(0),
      R => '0'
    );
\oldMax_V_6_fu_518_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kx_fu_490,
      D => flow_control_loop_pipe_sequential_init_U_n_39,
      Q => oldMax_V_6_fu_518(1),
      R => '0'
    );
\oldMax_V_6_fu_518_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kx_fu_490,
      D => flow_control_loop_pipe_sequential_init_U_n_38,
      Q => oldMax_V_6_fu_518(2),
      R => '0'
    );
\oldMax_V_7_fu_522_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kx_fu_490,
      D => flow_control_loop_pipe_sequential_init_U_n_46,
      Q => oldMax_V_7_fu_522(0),
      R => '0'
    );
\oldMax_V_7_fu_522_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kx_fu_490,
      D => flow_control_loop_pipe_sequential_init_U_n_45,
      Q => oldMax_V_7_fu_522(1),
      R => '0'
    );
\oldMax_V_7_fu_522_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kx_fu_490,
      D => flow_control_loop_pipe_sequential_init_U_n_44,
      Q => oldMax_V_7_fu_522(2),
      R => '0'
    );
\oldMax_V_8_fu_526_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kx_fu_490,
      D => flow_control_loop_pipe_sequential_init_U_n_52,
      Q => oldMax_V_8_fu_526(0),
      R => '0'
    );
\oldMax_V_8_fu_526_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kx_fu_490,
      D => flow_control_loop_pipe_sequential_init_U_n_51,
      Q => oldMax_V_8_fu_526(1),
      R => '0'
    );
\oldMax_V_8_fu_526_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kx_fu_490,
      D => flow_control_loop_pipe_sequential_init_U_n_50,
      Q => oldMax_V_8_fu_526(2),
      R => '0'
    );
\oldMax_V_9_fu_530_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kx_fu_490,
      D => flow_control_loop_pipe_sequential_init_U_n_58,
      Q => oldMax_V_9_fu_530(0),
      R => '0'
    );
\oldMax_V_9_fu_530_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kx_fu_490,
      D => flow_control_loop_pipe_sequential_init_U_n_57,
      Q => oldMax_V_9_fu_530(1),
      R => '0'
    );
\oldMax_V_9_fu_530_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kx_fu_490,
      D => flow_control_loop_pipe_sequential_init_U_n_56,
      Q => oldMax_V_9_fu_530(2),
      R => '0'
    );
\oldMax_V_fu_494_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kx_fu_490,
      D => flow_control_loop_pipe_sequential_init_U_n_4,
      Q => \oldMax_V_fu_494_reg_n_0_[0]\,
      R => '0'
    );
\oldMax_V_fu_494_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kx_fu_490,
      D => flow_control_loop_pipe_sequential_init_U_n_3,
      Q => \oldMax_V_fu_494_reg_n_0_[1]\,
      R => '0'
    );
\oldMax_V_fu_494_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kx_fu_490,
      D => flow_control_loop_pipe_sequential_init_U_n_2,
      Q => \oldMax_V_fu_494_reg_n_0_[2]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8 is
  port (
    SS : out STD_LOGIC_VECTOR ( 0 to 0 );
    address0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_978_ap_start_reg_reg : out STD_LOGIC;
    \ap_CS_fsm_reg[7]\ : out STD_LOGIC;
    \ap_CS_iter1_fsm_reg[1]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_done_cache_reg : out STD_LOGIC;
    grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_ap_start_reg_reg : out STD_LOGIC;
    \ap_CS_iter1_fsm_reg[1]_1\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_NS_fsm : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln156_fu_1307_p2__2\ : in STD_LOGIC;
    ram_reg_0_15_0_0_i_4 : in STD_LOGIC;
    ram_reg_0_15_0_0_i_4_0 : in STD_LOGIC;
    ram_reg_0_15_0_0_i_6 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_loop_init : in STD_LOGIC;
    ram_reg_0_15_0_0_i_3 : in STD_LOGIC;
    icmp_ln147_fu_936_p20_in : in STD_LOGIC;
    grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_978_ap_start_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_ap_start_reg : in STD_LOGIC;
    out_V_TREADY_int_regslice : in STD_LOGIC;
    B_V_data_1_sel_wr_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    B_V_data_1_sel_wr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8 : entity is "StreamingMaxPool_hls_4_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8";
end finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8;

architecture STRUCTURE of finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8 is
  signal \^ss\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ap_CS_iter1_fsm_state2 : STD_LOGIC;
  signal ap_NS_iter1_fsm : STD_LOGIC_VECTOR ( 1 to 1 );
  signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter1_reg_i_2_n_0 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_1 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_11 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_12 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_13 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_14 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_16 : STD_LOGIC;
  signal \icmp_ln174_reg_1158_reg_n_0_[0]\ : STD_LOGIC;
  signal outpix_fu_154 : STD_LOGIC;
  signal \outpix_fu_154_reg_n_0_[0]\ : STD_LOGIC;
  signal \outpix_fu_154_reg_n_0_[1]\ : STD_LOGIC;
  signal \outpix_fu_154_reg_n_0_[2]\ : STD_LOGIC;
  signal \outpix_fu_154_reg_n_0_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_state[0]_i_2\ : label is "soft_lutpair98";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \ap_CS_iter1_fsm_reg[1]\ : label is "ap_ST_iter1_fsm_state0:01,ap_ST_iter1_fsm_state2:10";
  attribute SOFT_HLUTNM of ap_loop_exit_ready_pp0_iter1_reg_i_2 : label is "soft_lutpair98";
begin
  SS(0) <= \^ss\(0);
B_V_data_1_sel_wr_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFFFFFF20000000"
    )
        port map (
      I0 => ap_CS_iter1_fsm_state2,
      I1 => \icmp_ln174_reg_1158_reg_n_0_[0]\,
      I2 => Q(2),
      I3 => out_V_TREADY_int_regslice,
      I4 => B_V_data_1_sel_wr_reg(0),
      I5 => B_V_data_1_sel_wr,
      O => \ap_CS_iter1_fsm_reg[1]_1\
    );
\B_V_data_1_state[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFFFFFF"
    )
        port map (
      I0 => ap_CS_iter1_fsm_state2,
      I1 => \icmp_ln174_reg_1158_reg_n_0_[0]\,
      I2 => Q(2),
      I3 => out_V_TREADY_int_regslice,
      I4 => B_V_data_1_sel_wr_reg(0),
      O => \ap_CS_iter1_fsm_reg[1]_0\
    );
\ap_CS_iter1_fsm[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABBBBBBBAAAAAAAA"
    )
        port map (
      I0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_ap_start_reg,
      I1 => \icmp_ln174_reg_1158_reg_n_0_[0]\,
      I2 => Q(2),
      I3 => out_V_TREADY_int_regslice,
      I4 => B_V_data_1_sel_wr_reg(0),
      I5 => ap_CS_iter1_fsm_state2,
      O => ap_NS_iter1_fsm(1)
    );
\ap_CS_iter1_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_iter1_fsm(1),
      Q => ap_CS_iter1_fsm_state2,
      R => \^ss\(0)
    );
ap_loop_exit_ready_pp0_iter1_reg_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF800000"
    )
        port map (
      I0 => B_V_data_1_sel_wr_reg(0),
      I1 => out_V_TREADY_int_regslice,
      I2 => Q(2),
      I3 => \icmp_ln174_reg_1158_reg_n_0_[0]\,
      I4 => ap_CS_iter1_fsm_state2,
      O => ap_loop_exit_ready_pp0_iter1_reg_i_2_n_0
    );
ap_loop_exit_ready_pp0_iter1_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_1,
      Q => ap_loop_exit_ready_pp0_iter1_reg,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_flow_control_loop_pipe_sequential_init
     port map (
      D(0) => D(0),
      E(0) => outpix_fu_154,
      Q(2 downto 0) => Q(2 downto 0),
      SS(0) => \^ss\(0),
      address0(3 downto 0) => address0(3 downto 0),
      \ap_CS_fsm_reg[7]\ => \ap_CS_fsm_reg[7]\,
      \ap_CS_fsm_reg[7]_0\(0) => E(0),
      ap_CS_iter1_fsm_state2 => ap_CS_iter1_fsm_state2,
      ap_NS_fsm(0) => ap_NS_fsm(0),
      ap_clk => ap_clk,
      ap_done_cache_reg_0 => ap_done_cache_reg,
      ap_loop_exit_ready_pp0_iter1_reg => ap_loop_exit_ready_pp0_iter1_reg,
      ap_loop_exit_ready_pp0_iter1_reg_reg => flow_control_loop_pipe_sequential_init_U_n_1,
      ap_loop_exit_ready_pp0_iter1_reg_reg_0 => ap_loop_exit_ready_pp0_iter1_reg_i_2_n_0,
      ap_loop_init => ap_loop_init,
      ap_rst_n => ap_rst_n,
      grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_978_ap_start_reg => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_978_ap_start_reg,
      grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_978_ap_start_reg_reg => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_978_ap_start_reg_reg,
      grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_ap_start_reg => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_ap_start_reg,
      grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_ap_start_reg_reg => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_ap_start_reg_reg,
      icmp_ln147_fu_936_p20_in => icmp_ln147_fu_936_p20_in,
      \icmp_ln156_fu_1307_p2__2\ => \icmp_ln156_fu_1307_p2__2\,
      \icmp_ln174_reg_1158_reg[0]\ => flow_control_loop_pipe_sequential_init_U_n_16,
      \icmp_ln174_reg_1158_reg[0]_0\ => \icmp_ln174_reg_1158_reg_n_0_[0]\,
      out_V_TREADY_int_regslice => out_V_TREADY_int_regslice,
      \outpix_fu_154_reg[0]\(3) => flow_control_loop_pipe_sequential_init_U_n_11,
      \outpix_fu_154_reg[0]\(2) => flow_control_loop_pipe_sequential_init_U_n_12,
      \outpix_fu_154_reg[0]\(1) => flow_control_loop_pipe_sequential_init_U_n_13,
      \outpix_fu_154_reg[0]\(0) => flow_control_loop_pipe_sequential_init_U_n_14,
      \outpix_fu_154_reg[0]_0\(0) => B_V_data_1_sel_wr_reg(0),
      \outpix_fu_154_reg[1]\(3) => \outpix_fu_154_reg_n_0_[3]\,
      \outpix_fu_154_reg[1]\(2) => \outpix_fu_154_reg_n_0_[2]\,
      \outpix_fu_154_reg[1]\(1) => \outpix_fu_154_reg_n_0_[1]\,
      \outpix_fu_154_reg[1]\(0) => \outpix_fu_154_reg_n_0_[0]\,
      \q0_reg[0]\(3 downto 0) => \q0_reg[0]\(3 downto 0),
      \q0_reg[0]_0\(3 downto 0) => \q0_reg[0]_0\(3 downto 0),
      ram_reg_0_15_0_0_i_3_0 => ram_reg_0_15_0_0_i_3,
      ram_reg_0_15_0_0_i_4_0 => ram_reg_0_15_0_0_i_4,
      ram_reg_0_15_0_0_i_4_1 => ram_reg_0_15_0_0_i_4_0,
      ram_reg_0_15_0_0_i_6_0(2 downto 0) => ram_reg_0_15_0_0_i_6(2 downto 0)
    );
\icmp_ln174_reg_1158_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_16,
      Q => \icmp_ln174_reg_1158_reg_n_0_[0]\,
      R => '0'
    );
\outpix_fu_154_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_fu_154,
      D => flow_control_loop_pipe_sequential_init_U_n_14,
      Q => \outpix_fu_154_reg_n_0_[0]\,
      R => '0'
    );
\outpix_fu_154_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_fu_154,
      D => flow_control_loop_pipe_sequential_init_U_n_13,
      Q => \outpix_fu_154_reg_n_0_[1]\,
      R => '0'
    );
\outpix_fu_154_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_fu_154,
      D => flow_control_loop_pipe_sequential_init_U_n_12,
      Q => \outpix_fu_154_reg_n_0_[2]\,
      R => '0'
    );
\outpix_fu_154_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_fu_154,
      D => flow_control_loop_pipe_sequential_init_U_n_11,
      Q => \outpix_fu_154_reg_n_0_[3]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s is
  port (
    ap_rst_n_inv : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_iter1_fsm_reg[1]\ : out STD_LOGIC;
    \ap_sig_allocacmp_oldMax_V_load__2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_1_load__2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_2_load__2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_3_load__2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_4_load__2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_5_load__2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_6_load__2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_7_load__2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_8_load__2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_9_load__2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_10_load__2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_11_load__2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_12_load__2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_13_load__2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_14_load__2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_15_load__2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_16_load__2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_17_load__2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_18_load__2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_19_load__2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_20_load__2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_21_load__2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_22_load__2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_23_load__2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_24_load__2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_25_load__2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_26_load__2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_27_load__2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_28_load__2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_29_load__2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_30_load__2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_31_load__2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_32_load__2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_33_load__2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_34_load__2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_35_load__2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_36_load__2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_37_load__2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_38_load__2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_39_load__2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_40_load__2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_41_load__2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_42_load__2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_43_load__2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_44_load__2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_45_load__2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_46_load__2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_47_load__2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_48_load__2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_49_load__2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_50_load__2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_51_load__2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_52_load__2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_53_load__2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_54_load__2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_sig_allocacmp_oldMax_V_55_load__2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    B_V_data_1_state : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[2]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[1]_0\ : out STD_LOGIC;
    \ap_CS_iter1_fsm_reg[1]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[6]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[6]_1\ : out STD_LOGIC;
    \ap_CS_fsm_reg[6]_2\ : out STD_LOGIC;
    \q0_reg[2]\ : out STD_LOGIC_VECTOR ( 167 downto 0 );
    ap_clk : in STD_LOGIC;
    grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28_ap_start_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    out_V_TREADY_int_regslice : in STD_LOGIC;
    B_V_data_1_sel_wr_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    in0_V_TVALID_int_regslice : in STD_LOGIC;
    in0_V_TDATA_int_regslice : in STD_LOGIC_VECTOR ( 167 downto 0 );
    \oldMax_V_fu_494_reg[0]\ : in STD_LOGIC;
    \oldMax_V_1_fu_498_reg[0]\ : in STD_LOGIC;
    \oldMax_V_2_fu_502_reg[0]\ : in STD_LOGIC;
    \oldMax_V_3_fu_506_reg[0]\ : in STD_LOGIC;
    \oldMax_V_4_fu_510_reg[0]\ : in STD_LOGIC;
    \oldMax_V_5_fu_514_reg[0]\ : in STD_LOGIC;
    \oldMax_V_6_fu_518_reg[0]\ : in STD_LOGIC;
    \oldMax_V_7_fu_522_reg[0]\ : in STD_LOGIC;
    \oldMax_V_8_fu_526_reg[0]\ : in STD_LOGIC;
    \oldMax_V_9_fu_530_reg[0]\ : in STD_LOGIC;
    \oldMax_V_10_fu_534_reg[0]\ : in STD_LOGIC;
    \oldMax_V_11_fu_538_reg[0]\ : in STD_LOGIC;
    \oldMax_V_12_fu_542_reg[0]\ : in STD_LOGIC;
    \oldMax_V_13_fu_546_reg[0]\ : in STD_LOGIC;
    \oldMax_V_14_fu_550_reg[0]\ : in STD_LOGIC;
    \oldMax_V_15_fu_554_reg[0]\ : in STD_LOGIC;
    \oldMax_V_16_fu_558_reg[0]\ : in STD_LOGIC;
    \oldMax_V_17_fu_562_reg[0]\ : in STD_LOGIC;
    \oldMax_V_18_fu_566_reg[0]\ : in STD_LOGIC;
    \oldMax_V_19_fu_570_reg[0]\ : in STD_LOGIC;
    \oldMax_V_20_fu_574_reg[0]\ : in STD_LOGIC;
    \oldMax_V_21_fu_578_reg[0]\ : in STD_LOGIC;
    \oldMax_V_22_fu_582_reg[0]\ : in STD_LOGIC;
    \oldMax_V_23_fu_586_reg[0]\ : in STD_LOGIC;
    \oldMax_V_24_fu_590_reg[0]\ : in STD_LOGIC;
    \oldMax_V_25_fu_594_reg[0]\ : in STD_LOGIC;
    \oldMax_V_26_fu_598_reg[0]\ : in STD_LOGIC;
    \oldMax_V_27_fu_602_reg[0]\ : in STD_LOGIC;
    \oldMax_V_28_fu_606_reg[0]\ : in STD_LOGIC;
    \oldMax_V_29_fu_610_reg[0]\ : in STD_LOGIC;
    \oldMax_V_30_fu_614_reg[0]\ : in STD_LOGIC;
    \oldMax_V_31_fu_618_reg[0]\ : in STD_LOGIC;
    \oldMax_V_32_fu_622_reg[0]\ : in STD_LOGIC;
    \oldMax_V_33_fu_626_reg[0]\ : in STD_LOGIC;
    \oldMax_V_34_fu_630_reg[0]\ : in STD_LOGIC;
    \oldMax_V_35_fu_634_reg[0]\ : in STD_LOGIC;
    \oldMax_V_36_fu_638_reg[0]\ : in STD_LOGIC;
    \oldMax_V_37_fu_642_reg[0]\ : in STD_LOGIC;
    \oldMax_V_38_fu_646_reg[0]\ : in STD_LOGIC;
    \oldMax_V_39_fu_650_reg[0]\ : in STD_LOGIC;
    \oldMax_V_40_fu_654_reg[0]\ : in STD_LOGIC;
    \oldMax_V_41_fu_658_reg[0]\ : in STD_LOGIC;
    \oldMax_V_42_fu_662_reg[0]\ : in STD_LOGIC;
    \oldMax_V_43_fu_666_reg[0]\ : in STD_LOGIC;
    \oldMax_V_44_fu_670_reg[0]\ : in STD_LOGIC;
    \oldMax_V_45_fu_674_reg[0]\ : in STD_LOGIC;
    \oldMax_V_46_fu_678_reg[0]\ : in STD_LOGIC;
    \oldMax_V_47_fu_682_reg[0]\ : in STD_LOGIC;
    \oldMax_V_48_fu_686_reg[0]\ : in STD_LOGIC;
    \oldMax_V_49_fu_690_reg[0]\ : in STD_LOGIC;
    \oldMax_V_50_fu_694_reg[0]\ : in STD_LOGIC;
    \oldMax_V_51_fu_698_reg[0]\ : in STD_LOGIC;
    \oldMax_V_52_fu_702_reg[0]\ : in STD_LOGIC;
    \oldMax_V_53_fu_706_reg[0]\ : in STD_LOGIC;
    \oldMax_V_54_fu_710_reg[0]\ : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    \B_V_data_1_state_reg[1]\ : in STD_LOGIC;
    in0_V_TVALID : in STD_LOGIC;
    B_V_data_1_sel_wr : in STD_LOGIC;
    B_V_data_1_sel : in STD_LOGIC;
    buf_V_d0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    buf_V_1_d0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    buf_V_2_d0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    buf_V_3_d0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    buf_V_4_d0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    buf_V_5_d0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    buf_V_6_d0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    buf_V_7_d0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    buf_V_8_d0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    buf_V_9_d0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    buf_V_10_d0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    buf_V_11_d0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    buf_V_12_d0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    buf_V_13_d0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    buf_V_14_d0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    buf_V_15_d0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    buf_V_16_d0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    buf_V_17_d0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    buf_V_18_d0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    buf_V_19_d0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    buf_V_20_d0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    buf_V_21_d0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    buf_V_22_d0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    buf_V_23_d0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    buf_V_24_d0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    buf_V_25_d0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    buf_V_26_d0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    buf_V_27_d0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    buf_V_28_d0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    buf_V_29_d0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    buf_V_30_d0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    buf_V_31_d0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    buf_V_32_d0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    buf_V_33_d0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    buf_V_34_d0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    buf_V_35_d0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    buf_V_36_d0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    buf_V_37_d0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    buf_V_38_d0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    buf_V_39_d0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    buf_V_40_d0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    buf_V_41_d0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    buf_V_42_d0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    buf_V_43_d0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    buf_V_44_d0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    buf_V_45_d0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    buf_V_46_d0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    buf_V_47_d0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    buf_V_48_d0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    buf_V_49_d0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    buf_V_50_d0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    buf_V_51_d0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    buf_V_52_d0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    buf_V_53_d0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    buf_V_54_d0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    buf_V_55_d0 : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s : entity is "StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s";
end finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s;

architecture STRUCTURE of finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal add_ln155_fu_1301_p2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal add_ln155_reg_1409 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal add_ln156_fu_1381_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln156_reg_1699 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \ap_CS_fsm[0]_i_2_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_2_n_0\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ap_CS_fsm_reg_n_0_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_CS_fsm_state5 : STD_LOGIC;
  signal ap_CS_fsm_state6 : STD_LOGIC;
  signal ap_CS_fsm_state8 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal ap_NS_fsm11_out : STD_LOGIC;
  signal ap_NS_fsm12_out : STD_LOGIC;
  signal ap_NS_fsm14_out : STD_LOGIC;
  signal ap_loop_init : STD_LOGIC;
  signal \^ap_rst_n_inv\ : STD_LOGIC;
  signal buf_V_10_load_reg_1754 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal buf_V_11_load_reg_1759 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal buf_V_12_load_reg_1764 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal buf_V_13_load_reg_1769 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal buf_V_14_load_reg_1774 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal buf_V_15_load_reg_1779 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal buf_V_16_load_reg_1784 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal buf_V_17_load_reg_1789 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal buf_V_18_load_reg_1794 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal buf_V_19_load_reg_1799 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal buf_V_1_load_reg_1709 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal buf_V_20_load_reg_1804 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal buf_V_21_load_reg_1809 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal buf_V_22_load_reg_1814 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal buf_V_23_load_reg_1819 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal buf_V_24_load_reg_1824 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal buf_V_25_load_reg_1829 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal buf_V_26_load_reg_1834 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal buf_V_27_load_reg_1839 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal buf_V_28_load_reg_1844 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal buf_V_29_load_reg_1849 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal buf_V_2_load_reg_1714 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal buf_V_30_load_reg_1854 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal buf_V_31_load_reg_1859 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal buf_V_32_load_reg_1864 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal buf_V_33_load_reg_1869 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal buf_V_34_load_reg_1874 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal buf_V_35_load_reg_1879 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal buf_V_36_load_reg_1884 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal buf_V_37_load_reg_1889 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal buf_V_38_load_reg_1894 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal buf_V_39_load_reg_1899 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal buf_V_3_load_reg_1719 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal buf_V_40_load_reg_1904 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal buf_V_41_load_reg_1909 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal buf_V_42_load_reg_1914 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal buf_V_43_load_reg_1919 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal buf_V_44_load_reg_1924 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal buf_V_45_load_reg_1929 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal buf_V_46_load_reg_1934 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal buf_V_47_load_reg_1939 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal buf_V_48_load_reg_1944 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal buf_V_49_load_reg_1949 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal buf_V_4_load_reg_1724 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal buf_V_50_load_reg_1954 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal buf_V_51_load_reg_1959 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal buf_V_52_load_reg_1964 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal buf_V_53_load_reg_1969 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal buf_V_54_load_reg_1974 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal buf_V_55_U_n_0 : STD_LOGIC;
  signal buf_V_55_U_n_2 : STD_LOGIC;
  signal buf_V_55_U_n_3 : STD_LOGIC;
  signal buf_V_55_ce0 : STD_LOGIC;
  signal buf_V_55_load_reg_1979 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal buf_V_5_load_reg_1729 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal buf_V_6_load_reg_1734 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal buf_V_7_load_reg_1739 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal buf_V_8_load_reg_1744 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal buf_V_9_load_reg_1749 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal buf_V_load_reg_1704 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_978_ap_start_reg : STD_LOGIC;
  signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_978_n_0 : STD_LOGIC;
  signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_978_n_1 : STD_LOGIC;
  signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_978_n_2 : STD_LOGIC;
  signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_978_n_6 : STD_LOGIC;
  signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_978_n_8 : STD_LOGIC;
  signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156_ap_start_reg : STD_LOGIC;
  signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156_n_177 : STD_LOGIC;
  signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_ap_start_reg : STD_LOGIC;
  signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_1 : STD_LOGIC;
  signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_10 : STD_LOGIC;
  signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_2 : STD_LOGIC;
  signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_3 : STD_LOGIC;
  signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_4 : STD_LOGIC;
  signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_5 : STD_LOGIC;
  signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_6 : STD_LOGIC;
  signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_9 : STD_LOGIC;
  signal icmp_ln147_fu_936_p20_in : STD_LOGIC;
  signal \icmp_ln156_fu_1307_p2__2\ : STD_LOGIC;
  signal indvar_flatten_reg_956 : STD_LOGIC;
  signal \indvar_flatten_reg_956_reg_n_0_[0]\ : STD_LOGIC;
  signal \indvar_flatten_reg_956_reg_n_0_[1]\ : STD_LOGIC;
  signal \indvar_flatten_reg_956_reg_n_0_[2]\ : STD_LOGIC;
  signal \indvar_flatten_reg_956_reg_n_0_[3]\ : STD_LOGIC;
  signal \indvar_flatten_reg_956_reg_n_0_[4]\ : STD_LOGIC;
  signal \p_0_in__55\ : STD_LOGIC;
  signal \^q0_reg[2]\ : STD_LOGIC_VECTOR ( 167 downto 0 );
  signal select_ln155_fu_1313_p3 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal select_ln155_reg_1414 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal xp_reg_967 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal yp_2_fu_1289_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal yp_2_reg_1401 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal yp_fu_56 : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \add_ln155_reg_1409[1]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \add_ln155_reg_1409[2]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \add_ln155_reg_1409[3]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \add_ln155_reg_1409[4]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \add_ln156_reg_1699[1]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \add_ln156_reg_1699[2]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \add_ln156_reg_1699[3]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__0\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_2\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_1__0\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_2\ : label is "soft_lutpair99";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute SOFT_HLUTNM of \select_ln155_reg_1414[0]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \select_ln155_reg_1414[2]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \select_ln155_reg_1414[3]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \yp_2_reg_1401[0]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \yp_2_reg_1401[1]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \yp_2_reg_1401[2]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \yp_2_reg_1401[3]_i_1\ : label is "soft_lutpair105";
begin
  Q(0) <= \^q\(0);
  \ap_CS_fsm_reg[0]_0\(0) <= \^ap_cs_fsm_reg[0]_0\(0);
  ap_rst_n_inv <= \^ap_rst_n_inv\;
  \q0_reg[2]\(167 downto 0) <= \^q0_reg[2]\(167 downto 0);
\add_ln155_reg_1409[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \indvar_flatten_reg_956_reg_n_0_[0]\,
      O => add_ln155_fu_1301_p2(0)
    );
\add_ln155_reg_1409[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \indvar_flatten_reg_956_reg_n_0_[0]\,
      I1 => \indvar_flatten_reg_956_reg_n_0_[1]\,
      O => add_ln155_fu_1301_p2(1)
    );
\add_ln155_reg_1409[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \indvar_flatten_reg_956_reg_n_0_[0]\,
      I1 => \indvar_flatten_reg_956_reg_n_0_[1]\,
      I2 => \indvar_flatten_reg_956_reg_n_0_[2]\,
      O => add_ln155_fu_1301_p2(2)
    );
\add_ln155_reg_1409[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \indvar_flatten_reg_956_reg_n_0_[2]\,
      I1 => \indvar_flatten_reg_956_reg_n_0_[1]\,
      I2 => \indvar_flatten_reg_956_reg_n_0_[0]\,
      I3 => \indvar_flatten_reg_956_reg_n_0_[3]\,
      O => add_ln155_fu_1301_p2(3)
    );
\add_ln155_reg_1409[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \indvar_flatten_reg_956_reg_n_0_[3]\,
      I1 => \indvar_flatten_reg_956_reg_n_0_[0]\,
      I2 => \indvar_flatten_reg_956_reg_n_0_[1]\,
      I3 => \indvar_flatten_reg_956_reg_n_0_[2]\,
      I4 => \indvar_flatten_reg_956_reg_n_0_[4]\,
      O => add_ln155_fu_1301_p2(4)
    );
\add_ln155_reg_1409_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => add_ln155_fu_1301_p2(0),
      Q => add_ln155_reg_1409(0),
      R => '0'
    );
\add_ln155_reg_1409_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => add_ln155_fu_1301_p2(1),
      Q => add_ln155_reg_1409(1),
      R => '0'
    );
\add_ln155_reg_1409_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => add_ln155_fu_1301_p2(2),
      Q => add_ln155_reg_1409(2),
      R => '0'
    );
\add_ln155_reg_1409_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => add_ln155_fu_1301_p2(3),
      Q => add_ln155_reg_1409(3),
      R => '0'
    );
\add_ln155_reg_1409_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => add_ln155_fu_1301_p2(4),
      Q => add_ln155_reg_1409(4),
      R => '0'
    );
\add_ln156_reg_1699[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08FF"
    )
        port map (
      I0 => xp_reg_967(2),
      I1 => xp_reg_967(3),
      I2 => xp_reg_967(1),
      I3 => xp_reg_967(0),
      O => add_ln156_fu_1381_p2(0)
    );
\add_ln156_reg_1699[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2666"
    )
        port map (
      I0 => xp_reg_967(1),
      I1 => xp_reg_967(0),
      I2 => xp_reg_967(3),
      I3 => xp_reg_967(2),
      O => add_ln156_fu_1381_p2(1)
    );
\add_ln156_reg_1699[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3788"
    )
        port map (
      I0 => xp_reg_967(1),
      I1 => xp_reg_967(0),
      I2 => xp_reg_967(3),
      I3 => xp_reg_967(2),
      O => add_ln156_fu_1381_p2(2)
    );
\add_ln156_reg_1699[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3F80"
    )
        port map (
      I0 => xp_reg_967(1),
      I1 => xp_reg_967(0),
      I2 => xp_reg_967(2),
      I3 => xp_reg_967(3),
      O => add_ln156_fu_1381_p2(3)
    );
\add_ln156_reg_1699_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(4),
      D => add_ln156_fu_1381_p2(0),
      Q => add_ln156_reg_1699(0),
      R => '0'
    );
\add_ln156_reg_1699_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(4),
      D => add_ln156_fu_1381_p2(1),
      Q => add_ln156_reg_1699(1),
      R => '0'
    );
\add_ln156_reg_1699_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(4),
      D => add_ln156_fu_1381_p2(2),
      Q => add_ln156_reg_1699(2),
      R => '0'
    );
\add_ln156_reg_1699_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(4),
      D => add_ln156_fu_1381_p2(3),
      Q => add_ln156_reg_1699(3),
      R => '0'
    );
\ap_CS_fsm[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2F"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_0_[0]\,
      I1 => grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28_ap_start_reg,
      I2 => \ap_CS_fsm[0]_i_2_n_0\,
      O => \^ap_cs_fsm_reg[0]_0\(0)
    );
\ap_CS_fsm[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => yp_fu_56(2),
      I2 => yp_fu_56(3),
      I3 => yp_fu_56(0),
      I4 => yp_fu_56(1),
      O => \ap_CS_fsm[0]_i_2_n_0\
    );
\ap_CS_fsm[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFA200"
    )
        port map (
      I0 => \ap_CS_fsm[0]_i_2_n_0\,
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28_ap_start_reg,
      I3 => B_V_data_1_sel_wr_reg(1),
      I4 => B_V_data_1_sel_wr_reg(0),
      O => D(0)
    );
\ap_CS_fsm[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA2AAA"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => yp_fu_56(2),
      I2 => yp_fu_56(3),
      I3 => yp_fu_56(0),
      I4 => yp_fu_56(1),
      O => \ap_CS_fsm[3]_i_2_n_0\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_cs_fsm_reg[0]_0\(0),
      Q => \ap_CS_fsm_reg_n_0_[0]\,
      S => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state4,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => ap_CS_fsm_state5,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state5,
      Q => ap_CS_fsm_state6,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(6),
      Q => \^q\(0),
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(7),
      Q => ap_CS_fsm_state8,
      R => \^ap_rst_n_inv\
    );
buf_V_10_U: entity work.finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W
     port map (
      E(0) => buf_V_55_ce0,
      address0(3) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_1,
      address0(2) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_2,
      address0(1) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_3,
      address0(0) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_4,
      ap_clk => ap_clk,
      buf_V_10_d0(2 downto 0) => buf_V_10_d0(2 downto 0),
      p_0_in => \p_0_in__55\,
      \q0_reg[2]_0\(2 downto 0) => \^q0_reg[2]\(32 downto 30)
    );
\buf_V_10_load_reg_1754_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \^q0_reg[2]\(30),
      Q => buf_V_10_load_reg_1754(0),
      R => '0'
    );
\buf_V_10_load_reg_1754_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \^q0_reg[2]\(31),
      Q => buf_V_10_load_reg_1754(1),
      R => '0'
    );
\buf_V_10_load_reg_1754_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \^q0_reg[2]\(32),
      Q => buf_V_10_load_reg_1754(2),
      R => '0'
    );
buf_V_11_U: entity work.finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_1
     port map (
      E(0) => buf_V_55_ce0,
      address0(3) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_1,
      address0(2) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_2,
      address0(1) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_3,
      address0(0) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_4,
      ap_clk => ap_clk,
      buf_V_11_d0(2 downto 0) => buf_V_11_d0(2 downto 0),
      p_0_in => \p_0_in__55\,
      \q0_reg[2]_0\(2 downto 0) => \^q0_reg[2]\(35 downto 33)
    );
\buf_V_11_load_reg_1759_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \^q0_reg[2]\(33),
      Q => buf_V_11_load_reg_1759(0),
      R => '0'
    );
\buf_V_11_load_reg_1759_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \^q0_reg[2]\(34),
      Q => buf_V_11_load_reg_1759(1),
      R => '0'
    );
\buf_V_11_load_reg_1759_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \^q0_reg[2]\(35),
      Q => buf_V_11_load_reg_1759(2),
      R => '0'
    );
buf_V_12_U: entity work.finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_2
     port map (
      E(0) => buf_V_55_ce0,
      address0(3) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_1,
      address0(2) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_2,
      address0(1) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_3,
      address0(0) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_4,
      ap_clk => ap_clk,
      buf_V_12_d0(2 downto 0) => buf_V_12_d0(2 downto 0),
      p_0_in => \p_0_in__55\,
      \q0_reg[2]_0\(2 downto 0) => \^q0_reg[2]\(38 downto 36)
    );
\buf_V_12_load_reg_1764_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \^q0_reg[2]\(36),
      Q => buf_V_12_load_reg_1764(0),
      R => '0'
    );
\buf_V_12_load_reg_1764_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \^q0_reg[2]\(37),
      Q => buf_V_12_load_reg_1764(1),
      R => '0'
    );
\buf_V_12_load_reg_1764_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \^q0_reg[2]\(38),
      Q => buf_V_12_load_reg_1764(2),
      R => '0'
    );
buf_V_13_U: entity work.finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_3
     port map (
      E(0) => buf_V_55_ce0,
      address0(3) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_1,
      address0(2) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_2,
      address0(1) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_3,
      address0(0) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_4,
      ap_clk => ap_clk,
      buf_V_13_d0(2 downto 0) => buf_V_13_d0(2 downto 0),
      p_0_in => \p_0_in__55\,
      \q0_reg[2]_0\(2 downto 0) => \^q0_reg[2]\(41 downto 39)
    );
\buf_V_13_load_reg_1769_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \^q0_reg[2]\(39),
      Q => buf_V_13_load_reg_1769(0),
      R => '0'
    );
\buf_V_13_load_reg_1769_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \^q0_reg[2]\(40),
      Q => buf_V_13_load_reg_1769(1),
      R => '0'
    );
\buf_V_13_load_reg_1769_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \^q0_reg[2]\(41),
      Q => buf_V_13_load_reg_1769(2),
      R => '0'
    );
buf_V_14_U: entity work.finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_4
     port map (
      E(0) => buf_V_55_ce0,
      address0(3) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_1,
      address0(2) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_2,
      address0(1) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_3,
      address0(0) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_4,
      ap_clk => ap_clk,
      buf_V_14_d0(2 downto 0) => buf_V_14_d0(2 downto 0),
      p_0_in => \p_0_in__55\,
      \q0_reg[2]_0\(2 downto 0) => \^q0_reg[2]\(44 downto 42)
    );
\buf_V_14_load_reg_1774_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \^q0_reg[2]\(42),
      Q => buf_V_14_load_reg_1774(0),
      R => '0'
    );
\buf_V_14_load_reg_1774_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \^q0_reg[2]\(43),
      Q => buf_V_14_load_reg_1774(1),
      R => '0'
    );
\buf_V_14_load_reg_1774_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \^q0_reg[2]\(44),
      Q => buf_V_14_load_reg_1774(2),
      R => '0'
    );
buf_V_15_U: entity work.finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_5
     port map (
      E(0) => buf_V_55_ce0,
      address0(3) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_1,
      address0(2) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_2,
      address0(1) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_3,
      address0(0) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_4,
      ap_clk => ap_clk,
      buf_V_15_d0(2 downto 0) => buf_V_15_d0(2 downto 0),
      p_0_in => \p_0_in__55\,
      \q0_reg[2]_0\(2 downto 0) => \^q0_reg[2]\(47 downto 45)
    );
\buf_V_15_load_reg_1779_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \^q0_reg[2]\(45),
      Q => buf_V_15_load_reg_1779(0),
      R => '0'
    );
\buf_V_15_load_reg_1779_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \^q0_reg[2]\(46),
      Q => buf_V_15_load_reg_1779(1),
      R => '0'
    );
\buf_V_15_load_reg_1779_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \^q0_reg[2]\(47),
      Q => buf_V_15_load_reg_1779(2),
      R => '0'
    );
buf_V_16_U: entity work.finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_6
     port map (
      E(0) => buf_V_55_ce0,
      address0(3) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_1,
      address0(2) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_2,
      address0(1) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_3,
      address0(0) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_4,
      ap_clk => ap_clk,
      buf_V_16_d0(2 downto 0) => buf_V_16_d0(2 downto 0),
      p_0_in => \p_0_in__55\,
      \q0_reg[2]_0\(2 downto 0) => \^q0_reg[2]\(50 downto 48)
    );
\buf_V_16_load_reg_1784_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \^q0_reg[2]\(48),
      Q => buf_V_16_load_reg_1784(0),
      R => '0'
    );
\buf_V_16_load_reg_1784_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \^q0_reg[2]\(49),
      Q => buf_V_16_load_reg_1784(1),
      R => '0'
    );
\buf_V_16_load_reg_1784_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \^q0_reg[2]\(50),
      Q => buf_V_16_load_reg_1784(2),
      R => '0'
    );
buf_V_17_U: entity work.finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_7
     port map (
      E(0) => buf_V_55_ce0,
      address0(3) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_1,
      address0(2) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_2,
      address0(1) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_3,
      address0(0) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_4,
      ap_clk => ap_clk,
      buf_V_17_d0(2 downto 0) => buf_V_17_d0(2 downto 0),
      p_0_in => \p_0_in__55\,
      \q0_reg[2]_0\(2 downto 0) => \^q0_reg[2]\(53 downto 51)
    );
\buf_V_17_load_reg_1789_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \^q0_reg[2]\(51),
      Q => buf_V_17_load_reg_1789(0),
      R => '0'
    );
\buf_V_17_load_reg_1789_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \^q0_reg[2]\(52),
      Q => buf_V_17_load_reg_1789(1),
      R => '0'
    );
\buf_V_17_load_reg_1789_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \^q0_reg[2]\(53),
      Q => buf_V_17_load_reg_1789(2),
      R => '0'
    );
buf_V_18_U: entity work.finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_8
     port map (
      E(0) => buf_V_55_ce0,
      address0(3) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_1,
      address0(2) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_2,
      address0(1) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_3,
      address0(0) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_4,
      ap_clk => ap_clk,
      buf_V_18_d0(2 downto 0) => buf_V_18_d0(2 downto 0),
      p_0_in => \p_0_in__55\,
      \q0_reg[2]_0\(2 downto 0) => \^q0_reg[2]\(56 downto 54)
    );
\buf_V_18_load_reg_1794_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \^q0_reg[2]\(54),
      Q => buf_V_18_load_reg_1794(0),
      R => '0'
    );
\buf_V_18_load_reg_1794_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \^q0_reg[2]\(55),
      Q => buf_V_18_load_reg_1794(1),
      R => '0'
    );
\buf_V_18_load_reg_1794_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \^q0_reg[2]\(56),
      Q => buf_V_18_load_reg_1794(2),
      R => '0'
    );
buf_V_19_U: entity work.finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_9
     port map (
      E(0) => buf_V_55_ce0,
      address0(3) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_1,
      address0(2) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_2,
      address0(1) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_3,
      address0(0) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_4,
      ap_clk => ap_clk,
      buf_V_19_d0(2 downto 0) => buf_V_19_d0(2 downto 0),
      p_0_in => \p_0_in__55\,
      \q0_reg[2]_0\(2 downto 0) => \^q0_reg[2]\(59 downto 57)
    );
\buf_V_19_load_reg_1799_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \^q0_reg[2]\(57),
      Q => buf_V_19_load_reg_1799(0),
      R => '0'
    );
\buf_V_19_load_reg_1799_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \^q0_reg[2]\(58),
      Q => buf_V_19_load_reg_1799(1),
      R => '0'
    );
\buf_V_19_load_reg_1799_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \^q0_reg[2]\(59),
      Q => buf_V_19_load_reg_1799(2),
      R => '0'
    );
buf_V_1_U: entity work.finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_10
     port map (
      E(0) => buf_V_55_ce0,
      address0(3) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_1,
      address0(2) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_2,
      address0(1) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_3,
      address0(0) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_4,
      ap_clk => ap_clk,
      buf_V_1_d0(2 downto 0) => buf_V_1_d0(2 downto 0),
      p_0_in => \p_0_in__55\,
      \q0_reg[2]_0\(2 downto 0) => \^q0_reg[2]\(5 downto 3)
    );
\buf_V_1_load_reg_1709_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \^q0_reg[2]\(3),
      Q => buf_V_1_load_reg_1709(0),
      R => '0'
    );
\buf_V_1_load_reg_1709_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \^q0_reg[2]\(4),
      Q => buf_V_1_load_reg_1709(1),
      R => '0'
    );
\buf_V_1_load_reg_1709_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \^q0_reg[2]\(5),
      Q => buf_V_1_load_reg_1709(2),
      R => '0'
    );
buf_V_20_U: entity work.finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_11
     port map (
      E(0) => buf_V_55_ce0,
      address0(3) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_1,
      address0(2) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_2,
      address0(1) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_3,
      address0(0) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_4,
      ap_clk => ap_clk,
      buf_V_20_d0(2 downto 0) => buf_V_20_d0(2 downto 0),
      p_0_in => \p_0_in__55\,
      \q0_reg[2]_0\(2 downto 0) => \^q0_reg[2]\(62 downto 60)
    );
\buf_V_20_load_reg_1804_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \^q0_reg[2]\(60),
      Q => buf_V_20_load_reg_1804(0),
      R => '0'
    );
\buf_V_20_load_reg_1804_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \^q0_reg[2]\(61),
      Q => buf_V_20_load_reg_1804(1),
      R => '0'
    );
\buf_V_20_load_reg_1804_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \^q0_reg[2]\(62),
      Q => buf_V_20_load_reg_1804(2),
      R => '0'
    );
buf_V_21_U: entity work.finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_12
     port map (
      E(0) => buf_V_55_ce0,
      address0(3) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_1,
      address0(2) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_2,
      address0(1) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_3,
      address0(0) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_4,
      ap_clk => ap_clk,
      buf_V_21_d0(2 downto 0) => buf_V_21_d0(2 downto 0),
      p_0_in => \p_0_in__55\,
      \q0_reg[2]_0\(2 downto 0) => \^q0_reg[2]\(65 downto 63)
    );
\buf_V_21_load_reg_1809_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \^q0_reg[2]\(63),
      Q => buf_V_21_load_reg_1809(0),
      R => '0'
    );
\buf_V_21_load_reg_1809_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \^q0_reg[2]\(64),
      Q => buf_V_21_load_reg_1809(1),
      R => '0'
    );
\buf_V_21_load_reg_1809_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \^q0_reg[2]\(65),
      Q => buf_V_21_load_reg_1809(2),
      R => '0'
    );
buf_V_22_U: entity work.finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_13
     port map (
      E(0) => buf_V_55_ce0,
      address0(3) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_1,
      address0(2) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_2,
      address0(1) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_3,
      address0(0) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_4,
      ap_clk => ap_clk,
      buf_V_22_d0(2 downto 0) => buf_V_22_d0(2 downto 0),
      p_0_in => \p_0_in__55\,
      \q0_reg[2]_0\(2 downto 0) => \^q0_reg[2]\(68 downto 66)
    );
\buf_V_22_load_reg_1814_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \^q0_reg[2]\(66),
      Q => buf_V_22_load_reg_1814(0),
      R => '0'
    );
\buf_V_22_load_reg_1814_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \^q0_reg[2]\(67),
      Q => buf_V_22_load_reg_1814(1),
      R => '0'
    );
\buf_V_22_load_reg_1814_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \^q0_reg[2]\(68),
      Q => buf_V_22_load_reg_1814(2),
      R => '0'
    );
buf_V_23_U: entity work.finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_14
     port map (
      E(0) => buf_V_55_ce0,
      address0(3) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_1,
      address0(2) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_2,
      address0(1) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_3,
      address0(0) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_4,
      ap_clk => ap_clk,
      buf_V_23_d0(2 downto 0) => buf_V_23_d0(2 downto 0),
      p_0_in => \p_0_in__55\,
      \q0_reg[2]_0\(2 downto 0) => \^q0_reg[2]\(71 downto 69)
    );
\buf_V_23_load_reg_1819_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \^q0_reg[2]\(69),
      Q => buf_V_23_load_reg_1819(0),
      R => '0'
    );
\buf_V_23_load_reg_1819_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \^q0_reg[2]\(70),
      Q => buf_V_23_load_reg_1819(1),
      R => '0'
    );
\buf_V_23_load_reg_1819_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \^q0_reg[2]\(71),
      Q => buf_V_23_load_reg_1819(2),
      R => '0'
    );
buf_V_24_U: entity work.finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_15
     port map (
      E(0) => buf_V_55_ce0,
      address0(3) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_1,
      address0(2) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_2,
      address0(1) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_3,
      address0(0) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_4,
      ap_clk => ap_clk,
      buf_V_24_d0(2 downto 0) => buf_V_24_d0(2 downto 0),
      p_0_in => \p_0_in__55\,
      \q0_reg[2]_0\(2 downto 0) => \^q0_reg[2]\(74 downto 72)
    );
\buf_V_24_load_reg_1824_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \^q0_reg[2]\(72),
      Q => buf_V_24_load_reg_1824(0),
      R => '0'
    );
\buf_V_24_load_reg_1824_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \^q0_reg[2]\(73),
      Q => buf_V_24_load_reg_1824(1),
      R => '0'
    );
\buf_V_24_load_reg_1824_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \^q0_reg[2]\(74),
      Q => buf_V_24_load_reg_1824(2),
      R => '0'
    );
buf_V_25_U: entity work.finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_16
     port map (
      E(0) => buf_V_55_ce0,
      address0(3) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_1,
      address0(2) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_2,
      address0(1) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_3,
      address0(0) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_4,
      ap_clk => ap_clk,
      buf_V_25_d0(2 downto 0) => buf_V_25_d0(2 downto 0),
      p_0_in => \p_0_in__55\,
      \q0_reg[2]_0\(2 downto 0) => \^q0_reg[2]\(77 downto 75)
    );
\buf_V_25_load_reg_1829_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \^q0_reg[2]\(75),
      Q => buf_V_25_load_reg_1829(0),
      R => '0'
    );
\buf_V_25_load_reg_1829_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \^q0_reg[2]\(76),
      Q => buf_V_25_load_reg_1829(1),
      R => '0'
    );
\buf_V_25_load_reg_1829_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \^q0_reg[2]\(77),
      Q => buf_V_25_load_reg_1829(2),
      R => '0'
    );
buf_V_26_U: entity work.finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_17
     port map (
      E(0) => buf_V_55_ce0,
      address0(3) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_1,
      address0(2) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_2,
      address0(1) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_3,
      address0(0) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_4,
      ap_clk => ap_clk,
      buf_V_26_d0(2 downto 0) => buf_V_26_d0(2 downto 0),
      p_0_in => \p_0_in__55\,
      \q0_reg[2]_0\(2 downto 0) => \^q0_reg[2]\(80 downto 78)
    );
\buf_V_26_load_reg_1834_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \^q0_reg[2]\(78),
      Q => buf_V_26_load_reg_1834(0),
      R => '0'
    );
\buf_V_26_load_reg_1834_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \^q0_reg[2]\(79),
      Q => buf_V_26_load_reg_1834(1),
      R => '0'
    );
\buf_V_26_load_reg_1834_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \^q0_reg[2]\(80),
      Q => buf_V_26_load_reg_1834(2),
      R => '0'
    );
buf_V_27_U: entity work.finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_18
     port map (
      E(0) => buf_V_55_ce0,
      address0(3) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_1,
      address0(2) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_2,
      address0(1) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_3,
      address0(0) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_4,
      ap_clk => ap_clk,
      buf_V_27_d0(2 downto 0) => buf_V_27_d0(2 downto 0),
      p_0_in => \p_0_in__55\,
      \q0_reg[2]_0\(2 downto 0) => \^q0_reg[2]\(83 downto 81)
    );
\buf_V_27_load_reg_1839_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \^q0_reg[2]\(81),
      Q => buf_V_27_load_reg_1839(0),
      R => '0'
    );
\buf_V_27_load_reg_1839_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \^q0_reg[2]\(82),
      Q => buf_V_27_load_reg_1839(1),
      R => '0'
    );
\buf_V_27_load_reg_1839_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \^q0_reg[2]\(83),
      Q => buf_V_27_load_reg_1839(2),
      R => '0'
    );
buf_V_28_U: entity work.finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_19
     port map (
      E(0) => buf_V_55_ce0,
      address0(3) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_1,
      address0(2) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_2,
      address0(1) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_3,
      address0(0) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_4,
      ap_clk => ap_clk,
      buf_V_28_d0(2 downto 0) => buf_V_28_d0(2 downto 0),
      p_0_in => \p_0_in__55\,
      \q0_reg[2]_0\(2 downto 0) => \^q0_reg[2]\(86 downto 84)
    );
\buf_V_28_load_reg_1844_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \^q0_reg[2]\(84),
      Q => buf_V_28_load_reg_1844(0),
      R => '0'
    );
\buf_V_28_load_reg_1844_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \^q0_reg[2]\(85),
      Q => buf_V_28_load_reg_1844(1),
      R => '0'
    );
\buf_V_28_load_reg_1844_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \^q0_reg[2]\(86),
      Q => buf_V_28_load_reg_1844(2),
      R => '0'
    );
buf_V_29_U: entity work.finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_20
     port map (
      E(0) => buf_V_55_ce0,
      address0(3) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_1,
      address0(2) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_2,
      address0(1) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_3,
      address0(0) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_4,
      ap_clk => ap_clk,
      buf_V_29_d0(2 downto 0) => buf_V_29_d0(2 downto 0),
      p_0_in => \p_0_in__55\,
      \q0_reg[2]_0\(2 downto 0) => \^q0_reg[2]\(89 downto 87)
    );
\buf_V_29_load_reg_1849_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \^q0_reg[2]\(87),
      Q => buf_V_29_load_reg_1849(0),
      R => '0'
    );
\buf_V_29_load_reg_1849_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \^q0_reg[2]\(88),
      Q => buf_V_29_load_reg_1849(1),
      R => '0'
    );
\buf_V_29_load_reg_1849_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \^q0_reg[2]\(89),
      Q => buf_V_29_load_reg_1849(2),
      R => '0'
    );
buf_V_2_U: entity work.finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_21
     port map (
      E(0) => buf_V_55_ce0,
      address0(3) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_1,
      address0(2) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_2,
      address0(1) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_3,
      address0(0) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_4,
      ap_clk => ap_clk,
      buf_V_2_d0(2 downto 0) => buf_V_2_d0(2 downto 0),
      p_0_in => \p_0_in__55\,
      \q0_reg[2]_0\(2 downto 0) => \^q0_reg[2]\(8 downto 6)
    );
\buf_V_2_load_reg_1714_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \^q0_reg[2]\(6),
      Q => buf_V_2_load_reg_1714(0),
      R => '0'
    );
\buf_V_2_load_reg_1714_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \^q0_reg[2]\(7),
      Q => buf_V_2_load_reg_1714(1),
      R => '0'
    );
\buf_V_2_load_reg_1714_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \^q0_reg[2]\(8),
      Q => buf_V_2_load_reg_1714(2),
      R => '0'
    );
buf_V_30_U: entity work.finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_22
     port map (
      E(0) => buf_V_55_ce0,
      address0(3) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_1,
      address0(2) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_2,
      address0(1) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_3,
      address0(0) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_4,
      ap_clk => ap_clk,
      buf_V_30_d0(2 downto 0) => buf_V_30_d0(2 downto 0),
      p_0_in => \p_0_in__55\,
      \q0_reg[2]_0\(2 downto 0) => \^q0_reg[2]\(92 downto 90)
    );
\buf_V_30_load_reg_1854_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \^q0_reg[2]\(90),
      Q => buf_V_30_load_reg_1854(0),
      R => '0'
    );
\buf_V_30_load_reg_1854_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \^q0_reg[2]\(91),
      Q => buf_V_30_load_reg_1854(1),
      R => '0'
    );
\buf_V_30_load_reg_1854_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \^q0_reg[2]\(92),
      Q => buf_V_30_load_reg_1854(2),
      R => '0'
    );
buf_V_31_U: entity work.finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_23
     port map (
      E(0) => buf_V_55_ce0,
      address0(3) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_1,
      address0(2) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_2,
      address0(1) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_3,
      address0(0) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_4,
      ap_clk => ap_clk,
      buf_V_31_d0(2 downto 0) => buf_V_31_d0(2 downto 0),
      p_0_in => \p_0_in__55\,
      \q0_reg[2]_0\(2 downto 0) => \^q0_reg[2]\(95 downto 93)
    );
\buf_V_31_load_reg_1859_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \^q0_reg[2]\(93),
      Q => buf_V_31_load_reg_1859(0),
      R => '0'
    );
\buf_V_31_load_reg_1859_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \^q0_reg[2]\(94),
      Q => buf_V_31_load_reg_1859(1),
      R => '0'
    );
\buf_V_31_load_reg_1859_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \^q0_reg[2]\(95),
      Q => buf_V_31_load_reg_1859(2),
      R => '0'
    );
buf_V_32_U: entity work.finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_24
     port map (
      E(0) => buf_V_55_ce0,
      address0(3) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_1,
      address0(2) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_2,
      address0(1) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_3,
      address0(0) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_4,
      ap_clk => ap_clk,
      buf_V_32_d0(2 downto 0) => buf_V_32_d0(2 downto 0),
      p_0_in => \p_0_in__55\,
      \q0_reg[2]_0\(2 downto 0) => \^q0_reg[2]\(98 downto 96)
    );
\buf_V_32_load_reg_1864_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \^q0_reg[2]\(96),
      Q => buf_V_32_load_reg_1864(0),
      R => '0'
    );
\buf_V_32_load_reg_1864_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \^q0_reg[2]\(97),
      Q => buf_V_32_load_reg_1864(1),
      R => '0'
    );
\buf_V_32_load_reg_1864_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \^q0_reg[2]\(98),
      Q => buf_V_32_load_reg_1864(2),
      R => '0'
    );
buf_V_33_U: entity work.finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_25
     port map (
      E(0) => buf_V_55_ce0,
      address0(3) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_1,
      address0(2) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_2,
      address0(1) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_3,
      address0(0) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_4,
      ap_clk => ap_clk,
      buf_V_33_d0(2 downto 0) => buf_V_33_d0(2 downto 0),
      p_0_in => \p_0_in__55\,
      \q0_reg[2]_0\(2 downto 0) => \^q0_reg[2]\(101 downto 99)
    );
\buf_V_33_load_reg_1869_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \^q0_reg[2]\(99),
      Q => buf_V_33_load_reg_1869(0),
      R => '0'
    );
\buf_V_33_load_reg_1869_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \^q0_reg[2]\(100),
      Q => buf_V_33_load_reg_1869(1),
      R => '0'
    );
\buf_V_33_load_reg_1869_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \^q0_reg[2]\(101),
      Q => buf_V_33_load_reg_1869(2),
      R => '0'
    );
buf_V_34_U: entity work.finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_26
     port map (
      E(0) => buf_V_55_ce0,
      address0(3) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_1,
      address0(2) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_2,
      address0(1) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_3,
      address0(0) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_4,
      ap_clk => ap_clk,
      buf_V_34_d0(2 downto 0) => buf_V_34_d0(2 downto 0),
      p_0_in => \p_0_in__55\,
      \q0_reg[2]_0\(2 downto 0) => \^q0_reg[2]\(104 downto 102)
    );
\buf_V_34_load_reg_1874_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \^q0_reg[2]\(102),
      Q => buf_V_34_load_reg_1874(0),
      R => '0'
    );
\buf_V_34_load_reg_1874_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \^q0_reg[2]\(103),
      Q => buf_V_34_load_reg_1874(1),
      R => '0'
    );
\buf_V_34_load_reg_1874_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \^q0_reg[2]\(104),
      Q => buf_V_34_load_reg_1874(2),
      R => '0'
    );
buf_V_35_U: entity work.finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_27
     port map (
      E(0) => buf_V_55_ce0,
      address0(3) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_1,
      address0(2) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_2,
      address0(1) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_3,
      address0(0) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_4,
      ap_clk => ap_clk,
      buf_V_35_d0(2 downto 0) => buf_V_35_d0(2 downto 0),
      p_0_in => \p_0_in__55\,
      \q0_reg[2]_0\(2 downto 0) => \^q0_reg[2]\(107 downto 105)
    );
\buf_V_35_load_reg_1879_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \^q0_reg[2]\(105),
      Q => buf_V_35_load_reg_1879(0),
      R => '0'
    );
\buf_V_35_load_reg_1879_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \^q0_reg[2]\(106),
      Q => buf_V_35_load_reg_1879(1),
      R => '0'
    );
\buf_V_35_load_reg_1879_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \^q0_reg[2]\(107),
      Q => buf_V_35_load_reg_1879(2),
      R => '0'
    );
buf_V_36_U: entity work.finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_28
     port map (
      E(0) => buf_V_55_ce0,
      address0(3) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_1,
      address0(2) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_2,
      address0(1) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_3,
      address0(0) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_4,
      ap_clk => ap_clk,
      buf_V_36_d0(2 downto 0) => buf_V_36_d0(2 downto 0),
      p_0_in => \p_0_in__55\,
      \q0_reg[2]_0\(2 downto 0) => \^q0_reg[2]\(110 downto 108)
    );
\buf_V_36_load_reg_1884_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \^q0_reg[2]\(108),
      Q => buf_V_36_load_reg_1884(0),
      R => '0'
    );
\buf_V_36_load_reg_1884_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \^q0_reg[2]\(109),
      Q => buf_V_36_load_reg_1884(1),
      R => '0'
    );
\buf_V_36_load_reg_1884_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \^q0_reg[2]\(110),
      Q => buf_V_36_load_reg_1884(2),
      R => '0'
    );
buf_V_37_U: entity work.finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_29
     port map (
      E(0) => buf_V_55_ce0,
      address0(3) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_1,
      address0(2) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_2,
      address0(1) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_3,
      address0(0) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_4,
      ap_clk => ap_clk,
      buf_V_37_d0(2 downto 0) => buf_V_37_d0(2 downto 0),
      p_0_in => \p_0_in__55\,
      \q0_reg[2]_0\(2 downto 0) => \^q0_reg[2]\(113 downto 111)
    );
\buf_V_37_load_reg_1889_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \^q0_reg[2]\(111),
      Q => buf_V_37_load_reg_1889(0),
      R => '0'
    );
\buf_V_37_load_reg_1889_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \^q0_reg[2]\(112),
      Q => buf_V_37_load_reg_1889(1),
      R => '0'
    );
\buf_V_37_load_reg_1889_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \^q0_reg[2]\(113),
      Q => buf_V_37_load_reg_1889(2),
      R => '0'
    );
buf_V_38_U: entity work.finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_30
     port map (
      E(0) => buf_V_55_ce0,
      address0(3) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_1,
      address0(2) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_2,
      address0(1) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_3,
      address0(0) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_4,
      ap_clk => ap_clk,
      buf_V_38_d0(2 downto 0) => buf_V_38_d0(2 downto 0),
      p_0_in => \p_0_in__55\,
      \q0_reg[2]_0\(2 downto 0) => \^q0_reg[2]\(116 downto 114)
    );
\buf_V_38_load_reg_1894_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \^q0_reg[2]\(114),
      Q => buf_V_38_load_reg_1894(0),
      R => '0'
    );
\buf_V_38_load_reg_1894_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \^q0_reg[2]\(115),
      Q => buf_V_38_load_reg_1894(1),
      R => '0'
    );
\buf_V_38_load_reg_1894_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \^q0_reg[2]\(116),
      Q => buf_V_38_load_reg_1894(2),
      R => '0'
    );
buf_V_39_U: entity work.finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_31
     port map (
      E(0) => buf_V_55_ce0,
      address0(3) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_1,
      address0(2) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_2,
      address0(1) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_3,
      address0(0) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_4,
      ap_clk => ap_clk,
      buf_V_39_d0(2 downto 0) => buf_V_39_d0(2 downto 0),
      p_0_in => \p_0_in__55\,
      \q0_reg[2]_0\(2 downto 0) => \^q0_reg[2]\(119 downto 117)
    );
\buf_V_39_load_reg_1899_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \^q0_reg[2]\(117),
      Q => buf_V_39_load_reg_1899(0),
      R => '0'
    );
\buf_V_39_load_reg_1899_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \^q0_reg[2]\(118),
      Q => buf_V_39_load_reg_1899(1),
      R => '0'
    );
\buf_V_39_load_reg_1899_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \^q0_reg[2]\(119),
      Q => buf_V_39_load_reg_1899(2),
      R => '0'
    );
buf_V_3_U: entity work.finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_32
     port map (
      E(0) => buf_V_55_ce0,
      address0(3) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_1,
      address0(2) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_2,
      address0(1) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_3,
      address0(0) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_4,
      ap_clk => ap_clk,
      buf_V_3_d0(2 downto 0) => buf_V_3_d0(2 downto 0),
      p_0_in => \p_0_in__55\,
      \q0_reg[2]_0\(2 downto 0) => \^q0_reg[2]\(11 downto 9)
    );
\buf_V_3_load_reg_1719_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \^q0_reg[2]\(9),
      Q => buf_V_3_load_reg_1719(0),
      R => '0'
    );
\buf_V_3_load_reg_1719_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \^q0_reg[2]\(10),
      Q => buf_V_3_load_reg_1719(1),
      R => '0'
    );
\buf_V_3_load_reg_1719_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \^q0_reg[2]\(11),
      Q => buf_V_3_load_reg_1719(2),
      R => '0'
    );
buf_V_40_U: entity work.finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_33
     port map (
      E(0) => buf_V_55_ce0,
      address0(3) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_1,
      address0(2) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_2,
      address0(1) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_3,
      address0(0) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_4,
      ap_clk => ap_clk,
      buf_V_40_d0(2 downto 0) => buf_V_40_d0(2 downto 0),
      p_0_in => \p_0_in__55\,
      \q0_reg[2]_0\(2 downto 0) => \^q0_reg[2]\(122 downto 120)
    );
\buf_V_40_load_reg_1904_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \^q0_reg[2]\(120),
      Q => buf_V_40_load_reg_1904(0),
      R => '0'
    );
\buf_V_40_load_reg_1904_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \^q0_reg[2]\(121),
      Q => buf_V_40_load_reg_1904(1),
      R => '0'
    );
\buf_V_40_load_reg_1904_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \^q0_reg[2]\(122),
      Q => buf_V_40_load_reg_1904(2),
      R => '0'
    );
buf_V_41_U: entity work.finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_34
     port map (
      E(0) => buf_V_55_ce0,
      address0(3) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_1,
      address0(2) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_2,
      address0(1) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_3,
      address0(0) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_4,
      ap_clk => ap_clk,
      buf_V_41_d0(2 downto 0) => buf_V_41_d0(2 downto 0),
      p_0_in => \p_0_in__55\,
      \q0_reg[2]_0\(2 downto 0) => \^q0_reg[2]\(125 downto 123)
    );
\buf_V_41_load_reg_1909_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \^q0_reg[2]\(123),
      Q => buf_V_41_load_reg_1909(0),
      R => '0'
    );
\buf_V_41_load_reg_1909_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \^q0_reg[2]\(124),
      Q => buf_V_41_load_reg_1909(1),
      R => '0'
    );
\buf_V_41_load_reg_1909_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \^q0_reg[2]\(125),
      Q => buf_V_41_load_reg_1909(2),
      R => '0'
    );
buf_V_42_U: entity work.finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_35
     port map (
      E(0) => buf_V_55_ce0,
      address0(3) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_1,
      address0(2) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_2,
      address0(1) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_3,
      address0(0) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_4,
      ap_clk => ap_clk,
      buf_V_42_d0(2 downto 0) => buf_V_42_d0(2 downto 0),
      p_0_in => \p_0_in__55\,
      \q0_reg[2]_0\(2 downto 0) => \^q0_reg[2]\(128 downto 126)
    );
\buf_V_42_load_reg_1914_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \^q0_reg[2]\(126),
      Q => buf_V_42_load_reg_1914(0),
      R => '0'
    );
\buf_V_42_load_reg_1914_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \^q0_reg[2]\(127),
      Q => buf_V_42_load_reg_1914(1),
      R => '0'
    );
\buf_V_42_load_reg_1914_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \^q0_reg[2]\(128),
      Q => buf_V_42_load_reg_1914(2),
      R => '0'
    );
buf_V_43_U: entity work.finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_36
     port map (
      E(0) => buf_V_55_ce0,
      address0(3) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_1,
      address0(2) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_2,
      address0(1) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_3,
      address0(0) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_4,
      ap_clk => ap_clk,
      buf_V_43_d0(2 downto 0) => buf_V_43_d0(2 downto 0),
      p_0_in => \p_0_in__55\,
      \q0_reg[2]_0\(2 downto 0) => \^q0_reg[2]\(131 downto 129)
    );
\buf_V_43_load_reg_1919_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \^q0_reg[2]\(129),
      Q => buf_V_43_load_reg_1919(0),
      R => '0'
    );
\buf_V_43_load_reg_1919_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \^q0_reg[2]\(130),
      Q => buf_V_43_load_reg_1919(1),
      R => '0'
    );
\buf_V_43_load_reg_1919_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \^q0_reg[2]\(131),
      Q => buf_V_43_load_reg_1919(2),
      R => '0'
    );
buf_V_44_U: entity work.finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_37
     port map (
      E(0) => buf_V_55_ce0,
      address0(3) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_1,
      address0(2) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_2,
      address0(1) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_3,
      address0(0) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_4,
      ap_clk => ap_clk,
      buf_V_44_d0(2 downto 0) => buf_V_44_d0(2 downto 0),
      p_0_in => \p_0_in__55\,
      \q0_reg[2]_0\(2 downto 0) => \^q0_reg[2]\(134 downto 132)
    );
\buf_V_44_load_reg_1924_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \^q0_reg[2]\(132),
      Q => buf_V_44_load_reg_1924(0),
      R => '0'
    );
\buf_V_44_load_reg_1924_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \^q0_reg[2]\(133),
      Q => buf_V_44_load_reg_1924(1),
      R => '0'
    );
\buf_V_44_load_reg_1924_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \^q0_reg[2]\(134),
      Q => buf_V_44_load_reg_1924(2),
      R => '0'
    );
buf_V_45_U: entity work.finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_38
     port map (
      E(0) => buf_V_55_ce0,
      address0(3) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_1,
      address0(2) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_2,
      address0(1) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_3,
      address0(0) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_4,
      ap_clk => ap_clk,
      buf_V_45_d0(2 downto 0) => buf_V_45_d0(2 downto 0),
      p_0_in => \p_0_in__55\,
      \q0_reg[2]_0\(2 downto 0) => \^q0_reg[2]\(137 downto 135)
    );
\buf_V_45_load_reg_1929_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \^q0_reg[2]\(135),
      Q => buf_V_45_load_reg_1929(0),
      R => '0'
    );
\buf_V_45_load_reg_1929_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \^q0_reg[2]\(136),
      Q => buf_V_45_load_reg_1929(1),
      R => '0'
    );
\buf_V_45_load_reg_1929_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \^q0_reg[2]\(137),
      Q => buf_V_45_load_reg_1929(2),
      R => '0'
    );
buf_V_46_U: entity work.finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_39
     port map (
      E(0) => buf_V_55_ce0,
      address0(3) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_1,
      address0(2) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_2,
      address0(1) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_3,
      address0(0) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_4,
      ap_clk => ap_clk,
      buf_V_46_d0(2 downto 0) => buf_V_46_d0(2 downto 0),
      p_0_in => \p_0_in__55\,
      \q0_reg[2]_0\(2 downto 0) => \^q0_reg[2]\(140 downto 138)
    );
\buf_V_46_load_reg_1934_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \^q0_reg[2]\(138),
      Q => buf_V_46_load_reg_1934(0),
      R => '0'
    );
\buf_V_46_load_reg_1934_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \^q0_reg[2]\(139),
      Q => buf_V_46_load_reg_1934(1),
      R => '0'
    );
\buf_V_46_load_reg_1934_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \^q0_reg[2]\(140),
      Q => buf_V_46_load_reg_1934(2),
      R => '0'
    );
buf_V_47_U: entity work.finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_40
     port map (
      E(0) => buf_V_55_ce0,
      address0(3) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_1,
      address0(2) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_2,
      address0(1) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_3,
      address0(0) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_4,
      ap_clk => ap_clk,
      buf_V_47_d0(2 downto 0) => buf_V_47_d0(2 downto 0),
      p_0_in => \p_0_in__55\,
      \q0_reg[2]_0\(2 downto 0) => \^q0_reg[2]\(143 downto 141)
    );
\buf_V_47_load_reg_1939_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \^q0_reg[2]\(141),
      Q => buf_V_47_load_reg_1939(0),
      R => '0'
    );
\buf_V_47_load_reg_1939_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \^q0_reg[2]\(142),
      Q => buf_V_47_load_reg_1939(1),
      R => '0'
    );
\buf_V_47_load_reg_1939_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \^q0_reg[2]\(143),
      Q => buf_V_47_load_reg_1939(2),
      R => '0'
    );
buf_V_48_U: entity work.finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_41
     port map (
      E(0) => buf_V_55_ce0,
      address0(3) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_1,
      address0(2) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_2,
      address0(1) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_3,
      address0(0) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_4,
      ap_clk => ap_clk,
      buf_V_48_d0(2 downto 0) => buf_V_48_d0(2 downto 0),
      p_0_in => \p_0_in__55\,
      \q0_reg[2]_0\(2 downto 0) => \^q0_reg[2]\(146 downto 144)
    );
\buf_V_48_load_reg_1944_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \^q0_reg[2]\(144),
      Q => buf_V_48_load_reg_1944(0),
      R => '0'
    );
\buf_V_48_load_reg_1944_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \^q0_reg[2]\(145),
      Q => buf_V_48_load_reg_1944(1),
      R => '0'
    );
\buf_V_48_load_reg_1944_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \^q0_reg[2]\(146),
      Q => buf_V_48_load_reg_1944(2),
      R => '0'
    );
buf_V_49_U: entity work.finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_42
     port map (
      E(0) => buf_V_55_ce0,
      address0(3) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_1,
      address0(2) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_2,
      address0(1) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_3,
      address0(0) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_4,
      ap_clk => ap_clk,
      buf_V_49_d0(2 downto 0) => buf_V_49_d0(2 downto 0),
      p_0_in => \p_0_in__55\,
      \q0_reg[2]_0\(2 downto 0) => \^q0_reg[2]\(149 downto 147)
    );
\buf_V_49_load_reg_1949_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \^q0_reg[2]\(147),
      Q => buf_V_49_load_reg_1949(0),
      R => '0'
    );
\buf_V_49_load_reg_1949_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \^q0_reg[2]\(148),
      Q => buf_V_49_load_reg_1949(1),
      R => '0'
    );
\buf_V_49_load_reg_1949_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \^q0_reg[2]\(149),
      Q => buf_V_49_load_reg_1949(2),
      R => '0'
    );
buf_V_4_U: entity work.finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_43
     port map (
      E(0) => buf_V_55_ce0,
      address0(3) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_1,
      address0(2) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_2,
      address0(1) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_3,
      address0(0) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_4,
      ap_clk => ap_clk,
      buf_V_4_d0(2 downto 0) => buf_V_4_d0(2 downto 0),
      p_0_in => \p_0_in__55\,
      \q0_reg[2]_0\(2 downto 0) => \^q0_reg[2]\(14 downto 12)
    );
\buf_V_4_load_reg_1724_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \^q0_reg[2]\(12),
      Q => buf_V_4_load_reg_1724(0),
      R => '0'
    );
\buf_V_4_load_reg_1724_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \^q0_reg[2]\(13),
      Q => buf_V_4_load_reg_1724(1),
      R => '0'
    );
\buf_V_4_load_reg_1724_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \^q0_reg[2]\(14),
      Q => buf_V_4_load_reg_1724(2),
      R => '0'
    );
buf_V_50_U: entity work.finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_44
     port map (
      E(0) => buf_V_55_ce0,
      address0(3) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_1,
      address0(2) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_2,
      address0(1) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_3,
      address0(0) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_4,
      ap_clk => ap_clk,
      buf_V_50_d0(2 downto 0) => buf_V_50_d0(2 downto 0),
      p_0_in => \p_0_in__55\,
      \q0_reg[2]_0\(2 downto 0) => \^q0_reg[2]\(152 downto 150)
    );
\buf_V_50_load_reg_1954_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \^q0_reg[2]\(150),
      Q => buf_V_50_load_reg_1954(0),
      R => '0'
    );
\buf_V_50_load_reg_1954_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \^q0_reg[2]\(151),
      Q => buf_V_50_load_reg_1954(1),
      R => '0'
    );
\buf_V_50_load_reg_1954_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \^q0_reg[2]\(152),
      Q => buf_V_50_load_reg_1954(2),
      R => '0'
    );
buf_V_51_U: entity work.finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_45
     port map (
      E(0) => buf_V_55_ce0,
      address0(3) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_1,
      address0(2) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_2,
      address0(1) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_3,
      address0(0) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_4,
      ap_clk => ap_clk,
      buf_V_51_d0(2 downto 0) => buf_V_51_d0(2 downto 0),
      p_0_in => \p_0_in__55\,
      \q0_reg[2]_0\(2 downto 0) => \^q0_reg[2]\(155 downto 153)
    );
\buf_V_51_load_reg_1959_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \^q0_reg[2]\(153),
      Q => buf_V_51_load_reg_1959(0),
      R => '0'
    );
\buf_V_51_load_reg_1959_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \^q0_reg[2]\(154),
      Q => buf_V_51_load_reg_1959(1),
      R => '0'
    );
\buf_V_51_load_reg_1959_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \^q0_reg[2]\(155),
      Q => buf_V_51_load_reg_1959(2),
      R => '0'
    );
buf_V_52_U: entity work.finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_46
     port map (
      E(0) => buf_V_55_ce0,
      address0(3) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_1,
      address0(2) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_2,
      address0(1) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_3,
      address0(0) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_4,
      ap_clk => ap_clk,
      buf_V_52_d0(2 downto 0) => buf_V_52_d0(2 downto 0),
      p_0_in => \p_0_in__55\,
      \q0_reg[2]_0\(2 downto 0) => \^q0_reg[2]\(158 downto 156)
    );
\buf_V_52_load_reg_1964_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \^q0_reg[2]\(156),
      Q => buf_V_52_load_reg_1964(0),
      R => '0'
    );
\buf_V_52_load_reg_1964_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \^q0_reg[2]\(157),
      Q => buf_V_52_load_reg_1964(1),
      R => '0'
    );
\buf_V_52_load_reg_1964_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \^q0_reg[2]\(158),
      Q => buf_V_52_load_reg_1964(2),
      R => '0'
    );
buf_V_53_U: entity work.finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_47
     port map (
      E(0) => buf_V_55_ce0,
      address0(3) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_1,
      address0(2) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_2,
      address0(1) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_3,
      address0(0) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_4,
      ap_clk => ap_clk,
      buf_V_53_d0(2 downto 0) => buf_V_53_d0(2 downto 0),
      p_0_in => \p_0_in__55\,
      \q0_reg[2]_0\(2 downto 0) => \^q0_reg[2]\(161 downto 159)
    );
\buf_V_53_load_reg_1969_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \^q0_reg[2]\(159),
      Q => buf_V_53_load_reg_1969(0),
      R => '0'
    );
\buf_V_53_load_reg_1969_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \^q0_reg[2]\(160),
      Q => buf_V_53_load_reg_1969(1),
      R => '0'
    );
\buf_V_53_load_reg_1969_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \^q0_reg[2]\(161),
      Q => buf_V_53_load_reg_1969(2),
      R => '0'
    );
buf_V_54_U: entity work.finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_48
     port map (
      E(0) => buf_V_55_ce0,
      address0(3) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_1,
      address0(2) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_2,
      address0(1) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_3,
      address0(0) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_4,
      ap_clk => ap_clk,
      buf_V_54_d0(2 downto 0) => buf_V_54_d0(2 downto 0),
      p_0_in => \p_0_in__55\,
      \q0_reg[2]_0\(2 downto 0) => \^q0_reg[2]\(164 downto 162)
    );
\buf_V_54_load_reg_1974_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \^q0_reg[2]\(162),
      Q => buf_V_54_load_reg_1974(0),
      R => '0'
    );
\buf_V_54_load_reg_1974_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \^q0_reg[2]\(163),
      Q => buf_V_54_load_reg_1974(1),
      R => '0'
    );
\buf_V_54_load_reg_1974_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \^q0_reg[2]\(164),
      Q => buf_V_54_load_reg_1974(2),
      R => '0'
    );
buf_V_55_U: entity work.finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_49
     port map (
      E(0) => buf_V_55_ce0,
      Q(3) => ap_CS_fsm_state8,
      Q(2) => \^q\(0),
      Q(1) => ap_CS_fsm_state4,
      Q(0) => ap_CS_fsm_state2,
      \add_ln156_reg_1699_reg[0]\(4) => \indvar_flatten_reg_956_reg_n_0_[4]\,
      \add_ln156_reg_1699_reg[0]\(3) => \indvar_flatten_reg_956_reg_n_0_[3]\,
      \add_ln156_reg_1699_reg[0]\(2) => \indvar_flatten_reg_956_reg_n_0_[2]\,
      \add_ln156_reg_1699_reg[0]\(1) => \indvar_flatten_reg_956_reg_n_0_[1]\,
      \add_ln156_reg_1699_reg[0]\(0) => \indvar_flatten_reg_956_reg_n_0_[0]\,
      address0(3) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_1,
      address0(2) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_2,
      address0(1) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_3,
      address0(0) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_4,
      \ap_CS_fsm_reg[1]\ => buf_V_55_U_n_0,
      \ap_CS_fsm_reg[6]\ => buf_V_55_U_n_2,
      \ap_CS_fsm_reg[6]_0\ => buf_V_55_U_n_3,
      ap_NS_fsm(0) => ap_NS_fsm(4),
      ap_clk => ap_clk,
      buf_V_55_d0(2 downto 0) => buf_V_55_d0(2 downto 0),
      grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_978_ap_start_reg => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_978_ap_start_reg,
      \icmp_ln156_fu_1307_p2__2\ => \icmp_ln156_fu_1307_p2__2\,
      p_0_in => \p_0_in__55\,
      \q0_reg[2]_0\(2 downto 0) => \^q0_reg[2]\(167 downto 165),
      ram_reg_0_15_0_0_i_4(3 downto 0) => xp_reg_967(3 downto 0)
    );
\buf_V_55_load_reg_1979_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \^q0_reg[2]\(165),
      Q => buf_V_55_load_reg_1979(0),
      R => '0'
    );
\buf_V_55_load_reg_1979_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \^q0_reg[2]\(166),
      Q => buf_V_55_load_reg_1979(1),
      R => '0'
    );
\buf_V_55_load_reg_1979_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \^q0_reg[2]\(167),
      Q => buf_V_55_load_reg_1979(2),
      R => '0'
    );
buf_V_5_U: entity work.finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_50
     port map (
      E(0) => buf_V_55_ce0,
      address0(3) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_1,
      address0(2) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_2,
      address0(1) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_3,
      address0(0) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_4,
      ap_clk => ap_clk,
      buf_V_5_d0(2 downto 0) => buf_V_5_d0(2 downto 0),
      p_0_in => \p_0_in__55\,
      \q0_reg[2]_0\(2 downto 0) => \^q0_reg[2]\(17 downto 15)
    );
\buf_V_5_load_reg_1729_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \^q0_reg[2]\(15),
      Q => buf_V_5_load_reg_1729(0),
      R => '0'
    );
\buf_V_5_load_reg_1729_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \^q0_reg[2]\(16),
      Q => buf_V_5_load_reg_1729(1),
      R => '0'
    );
\buf_V_5_load_reg_1729_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \^q0_reg[2]\(17),
      Q => buf_V_5_load_reg_1729(2),
      R => '0'
    );
buf_V_6_U: entity work.finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_51
     port map (
      E(0) => buf_V_55_ce0,
      address0(3) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_1,
      address0(2) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_2,
      address0(1) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_3,
      address0(0) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_4,
      ap_clk => ap_clk,
      buf_V_6_d0(2 downto 0) => buf_V_6_d0(2 downto 0),
      p_0_in => \p_0_in__55\,
      \q0_reg[2]_0\(2 downto 0) => \^q0_reg[2]\(20 downto 18)
    );
\buf_V_6_load_reg_1734_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \^q0_reg[2]\(18),
      Q => buf_V_6_load_reg_1734(0),
      R => '0'
    );
\buf_V_6_load_reg_1734_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \^q0_reg[2]\(19),
      Q => buf_V_6_load_reg_1734(1),
      R => '0'
    );
\buf_V_6_load_reg_1734_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \^q0_reg[2]\(20),
      Q => buf_V_6_load_reg_1734(2),
      R => '0'
    );
buf_V_7_U: entity work.finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_52
     port map (
      E(0) => buf_V_55_ce0,
      address0(3) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_1,
      address0(2) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_2,
      address0(1) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_3,
      address0(0) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_4,
      ap_clk => ap_clk,
      buf_V_7_d0(2 downto 0) => buf_V_7_d0(2 downto 0),
      p_0_in => \p_0_in__55\,
      \q0_reg[2]_0\(2 downto 0) => \^q0_reg[2]\(23 downto 21)
    );
\buf_V_7_load_reg_1739_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \^q0_reg[2]\(21),
      Q => buf_V_7_load_reg_1739(0),
      R => '0'
    );
\buf_V_7_load_reg_1739_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \^q0_reg[2]\(22),
      Q => buf_V_7_load_reg_1739(1),
      R => '0'
    );
\buf_V_7_load_reg_1739_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \^q0_reg[2]\(23),
      Q => buf_V_7_load_reg_1739(2),
      R => '0'
    );
buf_V_8_U: entity work.finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_53
     port map (
      E(0) => buf_V_55_ce0,
      address0(3) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_1,
      address0(2) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_2,
      address0(1) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_3,
      address0(0) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_4,
      ap_clk => ap_clk,
      buf_V_8_d0(2 downto 0) => buf_V_8_d0(2 downto 0),
      p_0_in => \p_0_in__55\,
      \q0_reg[2]_0\(2 downto 0) => \^q0_reg[2]\(26 downto 24)
    );
\buf_V_8_load_reg_1744_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \^q0_reg[2]\(24),
      Q => buf_V_8_load_reg_1744(0),
      R => '0'
    );
\buf_V_8_load_reg_1744_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \^q0_reg[2]\(25),
      Q => buf_V_8_load_reg_1744(1),
      R => '0'
    );
\buf_V_8_load_reg_1744_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \^q0_reg[2]\(26),
      Q => buf_V_8_load_reg_1744(2),
      R => '0'
    );
buf_V_9_U: entity work.finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_54
     port map (
      E(0) => buf_V_55_ce0,
      address0(3) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_1,
      address0(2) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_2,
      address0(1) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_3,
      address0(0) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_4,
      ap_clk => ap_clk,
      buf_V_9_d0(2 downto 0) => buf_V_9_d0(2 downto 0),
      p_0_in => \p_0_in__55\,
      \q0_reg[2]_0\(2 downto 0) => \^q0_reg[2]\(29 downto 27)
    );
\buf_V_9_load_reg_1749_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \^q0_reg[2]\(27),
      Q => buf_V_9_load_reg_1749(0),
      R => '0'
    );
\buf_V_9_load_reg_1749_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \^q0_reg[2]\(28),
      Q => buf_V_9_load_reg_1749(1),
      R => '0'
    );
\buf_V_9_load_reg_1749_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \^q0_reg[2]\(29),
      Q => buf_V_9_load_reg_1749(2),
      R => '0'
    );
buf_V_U: entity work.finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W_55
     port map (
      E(0) => buf_V_55_ce0,
      address0(3) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_1,
      address0(2) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_2,
      address0(1) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_3,
      address0(0) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_4,
      ap_clk => ap_clk,
      buf_V_d0(2 downto 0) => buf_V_d0(2 downto 0),
      p_0_in => \p_0_in__55\,
      \q0_reg[2]_0\(2 downto 0) => \^q0_reg[2]\(2 downto 0)
    );
\buf_V_load_reg_1704_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \^q0_reg[2]\(0),
      Q => buf_V_load_reg_1704(0),
      R => '0'
    );
\buf_V_load_reg_1704_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \^q0_reg[2]\(1),
      Q => buf_V_load_reg_1704(1),
      R => '0'
    );
\buf_V_load_reg_1704_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \^q0_reg[2]\(2),
      Q => buf_V_load_reg_1704(2),
      R => '0'
    );
grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28_ap_start_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => B_V_data_1_sel_wr_reg(0),
      I1 => \ap_CS_fsm[0]_i_2_n_0\,
      I2 => grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28_ap_start_reg,
      O => \ap_CS_fsm_reg[1]_0\
    );
grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_978: entity work.finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1
     port map (
      D(1 downto 0) => ap_NS_fsm(2 downto 1),
      Q(2) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_978_n_0,
      Q(1) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_978_n_1,
      Q(0) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_978_n_2,
      SS(0) => \^ap_rst_n_inv\,
      \ap_CS_fsm_reg[2]\(2) => ap_CS_fsm_state8,
      \ap_CS_fsm_reg[2]\(1) => ap_CS_fsm_state2,
      \ap_CS_fsm_reg[2]\(0) => \ap_CS_fsm_reg_n_0_[0]\,
      \ap_CS_fsm_reg[2]_0\ => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_9,
      ap_clk => ap_clk,
      ap_loop_init => ap_loop_init,
      ap_rst_n => ap_rst_n,
      grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28_ap_start_reg => grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28_ap_start_reg,
      grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_978_ap_start_reg => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_978_ap_start_reg,
      grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_978_ap_start_reg_reg => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_978_n_6,
      grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_978_ap_start_reg_reg_0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_978_n_8,
      icmp_ln147_fu_936_p20_in => icmp_ln147_fu_936_p20_in
    );
grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_978_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_978_n_8,
      Q => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_978_ap_start_reg,
      R => \^ap_rst_n_inv\
    );
grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156: entity work.finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6
     port map (
      B_V_data_1_sel => B_V_data_1_sel,
      B_V_data_1_sel_rd_reg(0) => B_V_data_1_sel_wr_reg(1),
      B_V_data_1_state(0) => B_V_data_1_state(0),
      \B_V_data_1_state_reg[1]\ => \B_V_data_1_state_reg[1]\,
      D(1) => ap_NS_fsm(6),
      D(0) => ap_NS_fsm(3),
      E(0) => buf_V_55_ce0,
      Q(2) => \^q\(0),
      Q(1) => ap_CS_fsm_state6,
      Q(0) => ap_CS_fsm_state3,
      SR(0) => indvar_flatten_reg_956,
      SS(0) => \^ap_rst_n_inv\,
      \ap_CS_fsm_reg[2]\ => \ap_CS_fsm_reg[2]_0\,
      \ap_CS_fsm_reg[3]\ => \ap_CS_fsm[3]_i_2_n_0\,
      \ap_CS_fsm_reg[6]\ => \ap_CS_fsm_reg[6]_0\,
      \ap_CS_fsm_reg[6]_0\ => \ap_CS_fsm_reg[6]_1\,
      \ap_CS_fsm_reg[6]_1\ => \ap_CS_fsm_reg[6]_2\,
      ap_clk => ap_clk,
      ap_done_cache_reg(0) => ap_NS_fsm11_out,
      ap_rst_n => ap_rst_n,
      \ap_sig_allocacmp_oldMax_V_10_load__2\(2 downto 0) => \ap_sig_allocacmp_oldMax_V_10_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_11_load__2\(2 downto 0) => \ap_sig_allocacmp_oldMax_V_11_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_12_load__2\(2 downto 0) => \ap_sig_allocacmp_oldMax_V_12_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_13_load__2\(2 downto 0) => \ap_sig_allocacmp_oldMax_V_13_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_14_load__2\(2 downto 0) => \ap_sig_allocacmp_oldMax_V_14_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_15_load__2\(2 downto 0) => \ap_sig_allocacmp_oldMax_V_15_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_16_load__2\(2 downto 0) => \ap_sig_allocacmp_oldMax_V_16_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_17_load__2\(2 downto 0) => \ap_sig_allocacmp_oldMax_V_17_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_18_load__2\(2 downto 0) => \ap_sig_allocacmp_oldMax_V_18_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_19_load__2\(2 downto 0) => \ap_sig_allocacmp_oldMax_V_19_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_1_load__2\(2 downto 0) => \ap_sig_allocacmp_oldMax_V_1_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_20_load__2\(2 downto 0) => \ap_sig_allocacmp_oldMax_V_20_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_21_load__2\(2 downto 0) => \ap_sig_allocacmp_oldMax_V_21_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_22_load__2\(2 downto 0) => \ap_sig_allocacmp_oldMax_V_22_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_23_load__2\(2 downto 0) => \ap_sig_allocacmp_oldMax_V_23_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_24_load__2\(2 downto 0) => \ap_sig_allocacmp_oldMax_V_24_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_25_load__2\(2 downto 0) => \ap_sig_allocacmp_oldMax_V_25_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_26_load__2\(2 downto 0) => \ap_sig_allocacmp_oldMax_V_26_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_27_load__2\(2 downto 0) => \ap_sig_allocacmp_oldMax_V_27_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_28_load__2\(2 downto 0) => \ap_sig_allocacmp_oldMax_V_28_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_29_load__2\(2 downto 0) => \ap_sig_allocacmp_oldMax_V_29_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_2_load__2\(2 downto 0) => \ap_sig_allocacmp_oldMax_V_2_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_30_load__2\(2 downto 0) => \ap_sig_allocacmp_oldMax_V_30_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_31_load__2\(2 downto 0) => \ap_sig_allocacmp_oldMax_V_31_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_32_load__2\(2 downto 0) => \ap_sig_allocacmp_oldMax_V_32_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_33_load__2\(2 downto 0) => \ap_sig_allocacmp_oldMax_V_33_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_34_load__2\(2 downto 0) => \ap_sig_allocacmp_oldMax_V_34_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_35_load__2\(2 downto 0) => \ap_sig_allocacmp_oldMax_V_35_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_36_load__2\(2 downto 0) => \ap_sig_allocacmp_oldMax_V_36_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_37_load__2\(2 downto 0) => \ap_sig_allocacmp_oldMax_V_37_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_38_load__2\(2 downto 0) => \ap_sig_allocacmp_oldMax_V_38_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_39_load__2\(2 downto 0) => \ap_sig_allocacmp_oldMax_V_39_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_3_load__2\(2 downto 0) => \ap_sig_allocacmp_oldMax_V_3_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_40_load__2\(2 downto 0) => \ap_sig_allocacmp_oldMax_V_40_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_41_load__2\(2 downto 0) => \ap_sig_allocacmp_oldMax_V_41_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_42_load__2\(2 downto 0) => \ap_sig_allocacmp_oldMax_V_42_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_43_load__2\(2 downto 0) => \ap_sig_allocacmp_oldMax_V_43_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_44_load__2\(2 downto 0) => \ap_sig_allocacmp_oldMax_V_44_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_45_load__2\(2 downto 0) => \ap_sig_allocacmp_oldMax_V_45_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_46_load__2\(2 downto 0) => \ap_sig_allocacmp_oldMax_V_46_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_47_load__2\(2 downto 0) => \ap_sig_allocacmp_oldMax_V_47_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_48_load__2\(2 downto 0) => \ap_sig_allocacmp_oldMax_V_48_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_49_load__2\(2 downto 0) => \ap_sig_allocacmp_oldMax_V_49_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_4_load__2\(2 downto 0) => \ap_sig_allocacmp_oldMax_V_4_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_50_load__2\(2 downto 0) => \ap_sig_allocacmp_oldMax_V_50_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_51_load__2\(2 downto 0) => \ap_sig_allocacmp_oldMax_V_51_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_52_load__2\(2 downto 0) => \ap_sig_allocacmp_oldMax_V_52_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_53_load__2\(2 downto 0) => \ap_sig_allocacmp_oldMax_V_53_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_54_load__2\(2 downto 0) => \ap_sig_allocacmp_oldMax_V_54_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_55_load__2\(2 downto 0) => \ap_sig_allocacmp_oldMax_V_55_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_5_load__2\(2 downto 0) => \ap_sig_allocacmp_oldMax_V_5_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_6_load__2\(2 downto 0) => \ap_sig_allocacmp_oldMax_V_6_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_7_load__2\(2 downto 0) => \ap_sig_allocacmp_oldMax_V_7_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_8_load__2\(2 downto 0) => \ap_sig_allocacmp_oldMax_V_8_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_9_load__2\(2 downto 0) => \ap_sig_allocacmp_oldMax_V_9_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_load__2\(2 downto 0) => \ap_sig_allocacmp_oldMax_V_load__2\(2 downto 0),
      grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156_ap_start_reg => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156_ap_start_reg,
      grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156_ap_start_reg_reg => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156_n_177,
      in0_V_TDATA_int_regslice(167 downto 0) => in0_V_TDATA_int_regslice(167 downto 0),
      in0_V_TVALID => in0_V_TVALID,
      in0_V_TVALID_int_regslice => in0_V_TVALID_int_regslice,
      \indvar_flatten_reg_956_reg[0]\(3 downto 0) => yp_fu_56(3 downto 0),
      \oldMax_V_10_fu_534_reg[0]_0\ => \oldMax_V_10_fu_534_reg[0]\,
      \oldMax_V_10_fu_534_reg[2]_0\(2 downto 0) => buf_V_10_load_reg_1754(2 downto 0),
      \oldMax_V_11_fu_538_reg[0]_0\ => \oldMax_V_11_fu_538_reg[0]\,
      \oldMax_V_11_fu_538_reg[2]_0\(2 downto 0) => buf_V_11_load_reg_1759(2 downto 0),
      \oldMax_V_12_fu_542_reg[0]_0\ => \oldMax_V_12_fu_542_reg[0]\,
      \oldMax_V_12_fu_542_reg[2]_0\(2 downto 0) => buf_V_12_load_reg_1764(2 downto 0),
      \oldMax_V_13_fu_546_reg[0]_0\ => \oldMax_V_13_fu_546_reg[0]\,
      \oldMax_V_13_fu_546_reg[2]_0\(2 downto 0) => buf_V_13_load_reg_1769(2 downto 0),
      \oldMax_V_14_fu_550_reg[0]_0\ => \oldMax_V_14_fu_550_reg[0]\,
      \oldMax_V_14_fu_550_reg[2]_0\(2 downto 0) => buf_V_14_load_reg_1774(2 downto 0),
      \oldMax_V_15_fu_554_reg[0]_0\ => \oldMax_V_15_fu_554_reg[0]\,
      \oldMax_V_15_fu_554_reg[2]_0\(2 downto 0) => buf_V_15_load_reg_1779(2 downto 0),
      \oldMax_V_16_fu_558_reg[0]_0\ => \oldMax_V_16_fu_558_reg[0]\,
      \oldMax_V_16_fu_558_reg[2]_0\(2 downto 0) => buf_V_16_load_reg_1784(2 downto 0),
      \oldMax_V_17_fu_562_reg[0]_0\ => \oldMax_V_17_fu_562_reg[0]\,
      \oldMax_V_17_fu_562_reg[2]_0\(2 downto 0) => buf_V_17_load_reg_1789(2 downto 0),
      \oldMax_V_18_fu_566_reg[0]_0\ => \oldMax_V_18_fu_566_reg[0]\,
      \oldMax_V_18_fu_566_reg[2]_0\(2 downto 0) => buf_V_18_load_reg_1794(2 downto 0),
      \oldMax_V_19_fu_570_reg[0]_0\ => \oldMax_V_19_fu_570_reg[0]\,
      \oldMax_V_19_fu_570_reg[2]_0\(2 downto 0) => buf_V_19_load_reg_1799(2 downto 0),
      \oldMax_V_1_fu_498_reg[0]_0\ => \oldMax_V_1_fu_498_reg[0]\,
      \oldMax_V_1_fu_498_reg[2]_0\(2 downto 0) => buf_V_1_load_reg_1709(2 downto 0),
      \oldMax_V_20_fu_574_reg[0]_0\ => \oldMax_V_20_fu_574_reg[0]\,
      \oldMax_V_20_fu_574_reg[2]_0\(2 downto 0) => buf_V_20_load_reg_1804(2 downto 0),
      \oldMax_V_21_fu_578_reg[0]_0\ => \oldMax_V_21_fu_578_reg[0]\,
      \oldMax_V_21_fu_578_reg[2]_0\(2 downto 0) => buf_V_21_load_reg_1809(2 downto 0),
      \oldMax_V_22_fu_582_reg[0]_0\ => \oldMax_V_22_fu_582_reg[0]\,
      \oldMax_V_22_fu_582_reg[2]_0\(2 downto 0) => buf_V_22_load_reg_1814(2 downto 0),
      \oldMax_V_23_fu_586_reg[0]_0\ => \oldMax_V_23_fu_586_reg[0]\,
      \oldMax_V_23_fu_586_reg[2]_0\(2 downto 0) => buf_V_23_load_reg_1819(2 downto 0),
      \oldMax_V_24_fu_590_reg[0]_0\ => \oldMax_V_24_fu_590_reg[0]\,
      \oldMax_V_24_fu_590_reg[2]_0\(2 downto 0) => buf_V_24_load_reg_1824(2 downto 0),
      \oldMax_V_25_fu_594_reg[0]_0\ => \oldMax_V_25_fu_594_reg[0]\,
      \oldMax_V_25_fu_594_reg[2]_0\(2 downto 0) => buf_V_25_load_reg_1829(2 downto 0),
      \oldMax_V_26_fu_598_reg[0]_0\ => \oldMax_V_26_fu_598_reg[0]\,
      \oldMax_V_26_fu_598_reg[2]_0\(2 downto 0) => buf_V_26_load_reg_1834(2 downto 0),
      \oldMax_V_27_fu_602_reg[0]_0\ => \oldMax_V_27_fu_602_reg[0]\,
      \oldMax_V_27_fu_602_reg[2]_0\(2 downto 0) => buf_V_27_load_reg_1839(2 downto 0),
      \oldMax_V_28_fu_606_reg[0]_0\ => \oldMax_V_28_fu_606_reg[0]\,
      \oldMax_V_28_fu_606_reg[2]_0\(2 downto 0) => buf_V_28_load_reg_1844(2 downto 0),
      \oldMax_V_29_fu_610_reg[0]_0\ => \oldMax_V_29_fu_610_reg[0]\,
      \oldMax_V_29_fu_610_reg[2]_0\(2 downto 0) => buf_V_29_load_reg_1849(2 downto 0),
      \oldMax_V_2_fu_502_reg[0]_0\ => \oldMax_V_2_fu_502_reg[0]\,
      \oldMax_V_2_fu_502_reg[2]_0\(2 downto 0) => buf_V_2_load_reg_1714(2 downto 0),
      \oldMax_V_30_fu_614_reg[0]_0\ => \oldMax_V_30_fu_614_reg[0]\,
      \oldMax_V_30_fu_614_reg[2]_0\(2 downto 0) => buf_V_30_load_reg_1854(2 downto 0),
      \oldMax_V_31_fu_618_reg[0]_0\ => \oldMax_V_31_fu_618_reg[0]\,
      \oldMax_V_31_fu_618_reg[2]_0\(2 downto 0) => buf_V_31_load_reg_1859(2 downto 0),
      \oldMax_V_32_fu_622_reg[0]_0\ => \oldMax_V_32_fu_622_reg[0]\,
      \oldMax_V_32_fu_622_reg[2]_0\(2 downto 0) => buf_V_32_load_reg_1864(2 downto 0),
      \oldMax_V_33_fu_626_reg[0]_0\ => \oldMax_V_33_fu_626_reg[0]\,
      \oldMax_V_33_fu_626_reg[2]_0\(2 downto 0) => buf_V_33_load_reg_1869(2 downto 0),
      \oldMax_V_34_fu_630_reg[0]_0\ => \oldMax_V_34_fu_630_reg[0]\,
      \oldMax_V_34_fu_630_reg[2]_0\(2 downto 0) => buf_V_34_load_reg_1874(2 downto 0),
      \oldMax_V_35_fu_634_reg[0]_0\ => \oldMax_V_35_fu_634_reg[0]\,
      \oldMax_V_35_fu_634_reg[2]_0\(2 downto 0) => buf_V_35_load_reg_1879(2 downto 0),
      \oldMax_V_36_fu_638_reg[0]_0\ => \oldMax_V_36_fu_638_reg[0]\,
      \oldMax_V_36_fu_638_reg[2]_0\(2 downto 0) => buf_V_36_load_reg_1884(2 downto 0),
      \oldMax_V_37_fu_642_reg[0]_0\ => \oldMax_V_37_fu_642_reg[0]\,
      \oldMax_V_37_fu_642_reg[2]_0\(2 downto 0) => buf_V_37_load_reg_1889(2 downto 0),
      \oldMax_V_38_fu_646_reg[0]_0\ => \oldMax_V_38_fu_646_reg[0]\,
      \oldMax_V_38_fu_646_reg[2]_0\(2 downto 0) => buf_V_38_load_reg_1894(2 downto 0),
      \oldMax_V_39_fu_650_reg[0]_0\ => \oldMax_V_39_fu_650_reg[0]\,
      \oldMax_V_39_fu_650_reg[2]_0\(2 downto 0) => buf_V_39_load_reg_1899(2 downto 0),
      \oldMax_V_3_fu_506_reg[0]_0\ => \oldMax_V_3_fu_506_reg[0]\,
      \oldMax_V_3_fu_506_reg[2]_0\(2 downto 0) => buf_V_3_load_reg_1719(2 downto 0),
      \oldMax_V_40_fu_654_reg[0]_0\ => \oldMax_V_40_fu_654_reg[0]\,
      \oldMax_V_40_fu_654_reg[2]_0\(2 downto 0) => buf_V_40_load_reg_1904(2 downto 0),
      \oldMax_V_41_fu_658_reg[0]_0\ => \oldMax_V_41_fu_658_reg[0]\,
      \oldMax_V_41_fu_658_reg[2]_0\(2 downto 0) => buf_V_41_load_reg_1909(2 downto 0),
      \oldMax_V_42_fu_662_reg[0]_0\ => \oldMax_V_42_fu_662_reg[0]\,
      \oldMax_V_42_fu_662_reg[2]_0\(2 downto 0) => buf_V_42_load_reg_1914(2 downto 0),
      \oldMax_V_43_fu_666_reg[0]_0\ => \oldMax_V_43_fu_666_reg[0]\,
      \oldMax_V_43_fu_666_reg[2]_0\(2 downto 0) => buf_V_43_load_reg_1919(2 downto 0),
      \oldMax_V_44_fu_670_reg[0]_0\ => \oldMax_V_44_fu_670_reg[0]\,
      \oldMax_V_44_fu_670_reg[2]_0\(2 downto 0) => buf_V_44_load_reg_1924(2 downto 0),
      \oldMax_V_45_fu_674_reg[0]_0\ => \oldMax_V_45_fu_674_reg[0]\,
      \oldMax_V_45_fu_674_reg[2]_0\(2 downto 0) => buf_V_45_load_reg_1929(2 downto 0),
      \oldMax_V_46_fu_678_reg[0]_0\ => \oldMax_V_46_fu_678_reg[0]\,
      \oldMax_V_46_fu_678_reg[2]_0\(2 downto 0) => buf_V_46_load_reg_1934(2 downto 0),
      \oldMax_V_47_fu_682_reg[0]_0\ => \oldMax_V_47_fu_682_reg[0]\,
      \oldMax_V_47_fu_682_reg[2]_0\(2 downto 0) => buf_V_47_load_reg_1939(2 downto 0),
      \oldMax_V_48_fu_686_reg[0]_0\ => \oldMax_V_48_fu_686_reg[0]\,
      \oldMax_V_48_fu_686_reg[2]_0\(2 downto 0) => buf_V_48_load_reg_1944(2 downto 0),
      \oldMax_V_49_fu_690_reg[0]_0\ => \oldMax_V_49_fu_690_reg[0]\,
      \oldMax_V_49_fu_690_reg[2]_0\(2 downto 0) => buf_V_49_load_reg_1949(2 downto 0),
      \oldMax_V_4_fu_510_reg[0]_0\ => \oldMax_V_4_fu_510_reg[0]\,
      \oldMax_V_4_fu_510_reg[2]_0\(2 downto 0) => buf_V_4_load_reg_1724(2 downto 0),
      \oldMax_V_50_fu_694_reg[0]_0\ => \oldMax_V_50_fu_694_reg[0]\,
      \oldMax_V_50_fu_694_reg[2]_0\(2 downto 0) => buf_V_50_load_reg_1954(2 downto 0),
      \oldMax_V_51_fu_698_reg[0]_0\ => \oldMax_V_51_fu_698_reg[0]\,
      \oldMax_V_51_fu_698_reg[2]_0\(2 downto 0) => buf_V_51_load_reg_1959(2 downto 0),
      \oldMax_V_52_fu_702_reg[0]_0\ => \oldMax_V_52_fu_702_reg[0]\,
      \oldMax_V_52_fu_702_reg[2]_0\(2 downto 0) => buf_V_52_load_reg_1964(2 downto 0),
      \oldMax_V_53_fu_706_reg[0]_0\ => \oldMax_V_53_fu_706_reg[0]\,
      \oldMax_V_53_fu_706_reg[2]_0\(2 downto 0) => buf_V_53_load_reg_1969(2 downto 0),
      \oldMax_V_54_fu_710_reg[0]_0\ => \oldMax_V_54_fu_710_reg[0]\,
      \oldMax_V_54_fu_710_reg[2]_0\(2 downto 0) => buf_V_54_load_reg_1974(2 downto 0),
      \oldMax_V_55_fu_714_reg[0]_0\ => p_0_in,
      \oldMax_V_55_fu_714_reg[2]_0\(2 downto 0) => buf_V_55_load_reg_1979(2 downto 0),
      \oldMax_V_5_fu_514_reg[0]_0\ => \oldMax_V_5_fu_514_reg[0]\,
      \oldMax_V_5_fu_514_reg[2]_0\(2 downto 0) => buf_V_5_load_reg_1729(2 downto 0),
      \oldMax_V_6_fu_518_reg[0]_0\ => \oldMax_V_6_fu_518_reg[0]\,
      \oldMax_V_6_fu_518_reg[2]_0\(2 downto 0) => buf_V_6_load_reg_1734(2 downto 0),
      \oldMax_V_7_fu_522_reg[0]_0\ => \oldMax_V_7_fu_522_reg[0]\,
      \oldMax_V_7_fu_522_reg[2]_0\(2 downto 0) => buf_V_7_load_reg_1739(2 downto 0),
      \oldMax_V_8_fu_526_reg[0]_0\ => \oldMax_V_8_fu_526_reg[0]\,
      \oldMax_V_8_fu_526_reg[2]_0\(2 downto 0) => buf_V_8_load_reg_1744(2 downto 0),
      \oldMax_V_9_fu_530_reg[0]_0\ => \oldMax_V_9_fu_530_reg[0]\,
      \oldMax_V_9_fu_530_reg[2]_0\(2 downto 0) => buf_V_9_load_reg_1749(2 downto 0),
      \oldMax_V_fu_494_reg[0]_0\ => \oldMax_V_fu_494_reg[0]\,
      \oldMax_V_fu_494_reg[2]_0\(2 downto 0) => buf_V_load_reg_1704(2 downto 0),
      p_0_in => \p_0_in__55\,
      \q0_reg[2]\ => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_5,
      \q0_reg[2]_0\ => buf_V_55_U_n_0,
      \q0_reg[2]_1\ => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_6
    );
grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156_n_177,
      Q => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156_ap_start_reg,
      R => \^ap_rst_n_inv\
    );
grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094: entity work.finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8
     port map (
      B_V_data_1_sel_wr => B_V_data_1_sel_wr,
      B_V_data_1_sel_wr_reg(0) => B_V_data_1_sel_wr_reg(1),
      D(0) => ap_NS_fsm(7),
      E(0) => ap_NS_fsm12_out,
      Q(2) => ap_CS_fsm_state8,
      Q(1) => \^q\(0),
      Q(0) => ap_CS_fsm_state2,
      SS(0) => \^ap_rst_n_inv\,
      address0(3) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_1,
      address0(2) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_2,
      address0(1) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_3,
      address0(0) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_4,
      \ap_CS_fsm_reg[7]\ => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_6,
      \ap_CS_iter1_fsm_reg[1]_0\ => \ap_CS_iter1_fsm_reg[1]\,
      \ap_CS_iter1_fsm_reg[1]_1\ => \ap_CS_iter1_fsm_reg[1]_0\,
      ap_NS_fsm(0) => ap_NS_fsm(4),
      ap_clk => ap_clk,
      ap_done_cache_reg => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_9,
      ap_loop_init => ap_loop_init,
      ap_rst_n => ap_rst_n,
      grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_978_ap_start_reg => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_978_ap_start_reg,
      grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_978_ap_start_reg_reg => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_5,
      grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_ap_start_reg => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_ap_start_reg,
      grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_ap_start_reg_reg => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_10,
      icmp_ln147_fu_936_p20_in => icmp_ln147_fu_936_p20_in,
      \icmp_ln156_fu_1307_p2__2\ => \icmp_ln156_fu_1307_p2__2\,
      out_V_TREADY_int_regslice => out_V_TREADY_int_regslice,
      \q0_reg[0]\(3 downto 0) => select_ln155_reg_1414(3 downto 0),
      \q0_reg[0]_0\(3 downto 0) => xp_reg_967(3 downto 0),
      ram_reg_0_15_0_0_i_3 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_978_n_6,
      ram_reg_0_15_0_0_i_4 => buf_V_55_U_n_2,
      ram_reg_0_15_0_0_i_4_0 => buf_V_55_U_n_3,
      ram_reg_0_15_0_0_i_6(2) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_978_n_0,
      ram_reg_0_15_0_0_i_6(1) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_978_n_1,
      ram_reg_0_15_0_0_i_6(0) => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_978_n_2
    );
grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_n_10,
      Q => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_ap_start_reg,
      R => \^ap_rst_n_inv\
    );
\indvar_flatten_reg_956_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => add_ln155_reg_1409(0),
      Q => \indvar_flatten_reg_956_reg_n_0_[0]\,
      R => indvar_flatten_reg_956
    );
\indvar_flatten_reg_956_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => add_ln155_reg_1409(1),
      Q => \indvar_flatten_reg_956_reg_n_0_[1]\,
      R => indvar_flatten_reg_956
    );
\indvar_flatten_reg_956_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => add_ln155_reg_1409(2),
      Q => \indvar_flatten_reg_956_reg_n_0_[2]\,
      R => indvar_flatten_reg_956
    );
\indvar_flatten_reg_956_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => add_ln155_reg_1409(3),
      Q => \indvar_flatten_reg_956_reg_n_0_[3]\,
      R => indvar_flatten_reg_956
    );
\indvar_flatten_reg_956_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => add_ln155_reg_1409(4),
      Q => \indvar_flatten_reg_956_reg_n_0_[4]\,
      R => indvar_flatten_reg_956
    );
\select_ln155_reg_1414[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => xp_reg_967(0),
      I1 => xp_reg_967(1),
      I2 => xp_reg_967(3),
      I3 => xp_reg_967(2),
      O => select_ln155_fu_1313_p3(0)
    );
\select_ln155_reg_1414[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA2A"
    )
        port map (
      I0 => xp_reg_967(2),
      I1 => xp_reg_967(3),
      I2 => xp_reg_967(0),
      I3 => xp_reg_967(1),
      O => select_ln155_fu_1313_p3(2)
    );
\select_ln155_reg_1414[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CC4C"
    )
        port map (
      I0 => xp_reg_967(2),
      I1 => xp_reg_967(3),
      I2 => xp_reg_967(0),
      I3 => xp_reg_967(1),
      O => select_ln155_fu_1313_p3(3)
    );
\select_ln155_reg_1414_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(4),
      D => select_ln155_fu_1313_p3(0),
      Q => select_ln155_reg_1414(0),
      R => '0'
    );
\select_ln155_reg_1414_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(4),
      D => xp_reg_967(1),
      Q => select_ln155_reg_1414(1),
      R => '0'
    );
\select_ln155_reg_1414_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(4),
      D => select_ln155_fu_1313_p3(2),
      Q => select_ln155_reg_1414(2),
      R => '0'
    );
\select_ln155_reg_1414_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(4),
      D => select_ln155_fu_1313_p3(3),
      Q => select_ln155_reg_1414(3),
      R => '0'
    );
\xp_reg_967_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => add_ln156_reg_1699(0),
      Q => xp_reg_967(0),
      R => indvar_flatten_reg_956
    );
\xp_reg_967_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => add_ln156_reg_1699(1),
      Q => xp_reg_967(1),
      R => indvar_flatten_reg_956
    );
\xp_reg_967_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => add_ln156_reg_1699(2),
      Q => xp_reg_967(2),
      R => indvar_flatten_reg_956
    );
\xp_reg_967_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => add_ln156_reg_1699(3),
      Q => xp_reg_967(3),
      R => indvar_flatten_reg_956
    );
\yp_2_reg_1401[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => yp_fu_56(0),
      O => yp_2_fu_1289_p2(0)
    );
\yp_2_reg_1401[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => yp_fu_56(0),
      I1 => yp_fu_56(1),
      O => yp_2_fu_1289_p2(1)
    );
\yp_2_reg_1401[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => yp_fu_56(1),
      I1 => yp_fu_56(0),
      I2 => yp_fu_56(2),
      O => yp_2_fu_1289_p2(2)
    );
\yp_2_reg_1401[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => yp_fu_56(2),
      I1 => yp_fu_56(0),
      I2 => yp_fu_56(1),
      I3 => yp_fu_56(3),
      O => yp_2_fu_1289_p2(3)
    );
\yp_2_reg_1401_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => yp_2_fu_1289_p2(0),
      Q => yp_2_reg_1401(0),
      R => '0'
    );
\yp_2_reg_1401_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => yp_2_fu_1289_p2(1),
      Q => yp_2_reg_1401(1),
      R => '0'
    );
\yp_2_reg_1401_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => yp_2_fu_1289_p2(2),
      Q => yp_2_reg_1401(2),
      R => '0'
    );
\yp_2_reg_1401_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => yp_2_fu_1289_p2(3),
      Q => yp_2_reg_1401(3),
      R => '0'
    );
\yp_fu_56[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_0_[0]\,
      I1 => grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28_ap_start_reg,
      O => ap_NS_fsm14_out
    );
\yp_fu_56[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080000000000"
    )
        port map (
      I0 => \indvar_flatten_reg_956_reg_n_0_[3]\,
      I1 => \indvar_flatten_reg_956_reg_n_0_[4]\,
      I2 => \indvar_flatten_reg_956_reg_n_0_[2]\,
      I3 => \indvar_flatten_reg_956_reg_n_0_[1]\,
      I4 => \indvar_flatten_reg_956_reg_n_0_[0]\,
      I5 => ap_CS_fsm_state4,
      O => ap_NS_fsm12_out
    );
\yp_fu_56_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => yp_2_reg_1401(0),
      Q => yp_fu_56(0),
      R => ap_NS_fsm14_out
    );
\yp_fu_56_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => yp_2_reg_1401(1),
      Q => yp_fu_56(1),
      R => ap_NS_fsm14_out
    );
\yp_fu_56_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => yp_2_reg_1401(2),
      Q => yp_fu_56(2),
      R => ap_NS_fsm14_out
    );
\yp_fu_56_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => yp_2_reg_1401(3),
      Q => yp_fu_56(3),
      R => ap_NS_fsm14_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4 is
  port (
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in0_V_TDATA : in STD_LOGIC_VECTOR ( 167 downto 0 );
    in0_V_TVALID : in STD_LOGIC;
    in0_V_TREADY : out STD_LOGIC;
    out_V_TDATA : out STD_LOGIC_VECTOR ( 167 downto 0 );
    out_V_TVALID : out STD_LOGIC;
    out_V_TREADY : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4 : entity is "StreamingMaxPool_hls_4";
  attribute ap_ST_fsm_state1 : string;
  attribute ap_ST_fsm_state1 of finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4 : entity is "4'b0001";
  attribute ap_ST_fsm_state2 : string;
  attribute ap_ST_fsm_state2 of finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4 : entity is "4'b0010";
  attribute ap_ST_fsm_state3 : string;
  attribute ap_ST_fsm_state3 of finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4 : entity is "4'b0100";
  attribute ap_ST_fsm_state4 : string;
  attribute ap_ST_fsm_state4 of finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4 : entity is "4'b1000";
  attribute hls_module : string;
  attribute hls_module of finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4 : entity is "yes";
end finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4;

architecture STRUCTURE of finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4 is
  signal B_V_data_1_sel : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \ap_CS_fsm_reg_n_0_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_CS_fsm_state7 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ap_rst_n_inv : STD_LOGIC;
  signal buf_V_10_d0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal buf_V_11_d0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal buf_V_12_d0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal buf_V_13_d0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal buf_V_14_d0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal buf_V_15_d0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal buf_V_16_d0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal buf_V_17_d0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal buf_V_18_d0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal buf_V_19_d0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal buf_V_1_d0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal buf_V_20_d0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal buf_V_21_d0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal buf_V_22_d0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal buf_V_23_d0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal buf_V_24_d0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal buf_V_25_d0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal buf_V_26_d0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal buf_V_27_d0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal buf_V_28_d0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal buf_V_29_d0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal buf_V_2_d0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal buf_V_30_d0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal buf_V_31_d0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal buf_V_32_d0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal buf_V_33_d0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal buf_V_34_d0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal buf_V_35_d0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal buf_V_36_d0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal buf_V_37_d0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal buf_V_38_d0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal buf_V_39_d0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal buf_V_3_d0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal buf_V_40_d0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal buf_V_41_d0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal buf_V_42_d0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal buf_V_43_d0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal buf_V_44_d0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal buf_V_45_d0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal buf_V_46_d0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal buf_V_47_d0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal buf_V_48_d0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal buf_V_49_d0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal buf_V_4_d0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal buf_V_50_d0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal buf_V_51_d0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal buf_V_52_d0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal buf_V_53_d0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal buf_V_54_d0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal buf_V_55_d0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal buf_V_5_d0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal buf_V_6_d0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal buf_V_7_d0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal buf_V_8_d0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal buf_V_9_d0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal buf_V_d0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28_ap_start_reg : STD_LOGIC;
  signal grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28_n_172 : STD_LOGIC;
  signal grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28_n_174 : STD_LOGIC;
  signal grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28_n_175 : STD_LOGIC;
  signal grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28_n_176 : STD_LOGIC;
  signal grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28_n_177 : STD_LOGIC;
  signal grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28_n_178 : STD_LOGIC;
  signal grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28_n_179 : STD_LOGIC;
  signal grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28_n_2 : STD_LOGIC;
  signal grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28_out_V_TDATA : STD_LOGIC_VECTOR ( 167 downto 0 );
  signal \grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156/ap_sig_allocacmp_oldMax_V_10_load__2\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156/ap_sig_allocacmp_oldMax_V_11_load__2\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156/ap_sig_allocacmp_oldMax_V_12_load__2\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156/ap_sig_allocacmp_oldMax_V_13_load__2\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156/ap_sig_allocacmp_oldMax_V_14_load__2\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156/ap_sig_allocacmp_oldMax_V_15_load__2\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156/ap_sig_allocacmp_oldMax_V_16_load__2\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156/ap_sig_allocacmp_oldMax_V_17_load__2\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156/ap_sig_allocacmp_oldMax_V_18_load__2\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156/ap_sig_allocacmp_oldMax_V_19_load__2\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156/ap_sig_allocacmp_oldMax_V_1_load__2\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156/ap_sig_allocacmp_oldMax_V_20_load__2\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156/ap_sig_allocacmp_oldMax_V_21_load__2\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156/ap_sig_allocacmp_oldMax_V_22_load__2\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156/ap_sig_allocacmp_oldMax_V_23_load__2\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156/ap_sig_allocacmp_oldMax_V_24_load__2\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156/ap_sig_allocacmp_oldMax_V_25_load__2\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156/ap_sig_allocacmp_oldMax_V_26_load__2\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156/ap_sig_allocacmp_oldMax_V_27_load__2\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156/ap_sig_allocacmp_oldMax_V_28_load__2\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156/ap_sig_allocacmp_oldMax_V_29_load__2\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156/ap_sig_allocacmp_oldMax_V_2_load__2\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156/ap_sig_allocacmp_oldMax_V_30_load__2\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156/ap_sig_allocacmp_oldMax_V_31_load__2\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156/ap_sig_allocacmp_oldMax_V_32_load__2\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156/ap_sig_allocacmp_oldMax_V_33_load__2\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156/ap_sig_allocacmp_oldMax_V_34_load__2\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156/ap_sig_allocacmp_oldMax_V_35_load__2\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156/ap_sig_allocacmp_oldMax_V_36_load__2\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156/ap_sig_allocacmp_oldMax_V_37_load__2\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156/ap_sig_allocacmp_oldMax_V_38_load__2\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156/ap_sig_allocacmp_oldMax_V_39_load__2\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156/ap_sig_allocacmp_oldMax_V_3_load__2\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156/ap_sig_allocacmp_oldMax_V_40_load__2\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156/ap_sig_allocacmp_oldMax_V_41_load__2\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156/ap_sig_allocacmp_oldMax_V_42_load__2\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156/ap_sig_allocacmp_oldMax_V_43_load__2\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156/ap_sig_allocacmp_oldMax_V_44_load__2\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156/ap_sig_allocacmp_oldMax_V_45_load__2\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156/ap_sig_allocacmp_oldMax_V_46_load__2\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156/ap_sig_allocacmp_oldMax_V_47_load__2\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156/ap_sig_allocacmp_oldMax_V_48_load__2\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156/ap_sig_allocacmp_oldMax_V_49_load__2\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156/ap_sig_allocacmp_oldMax_V_4_load__2\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156/ap_sig_allocacmp_oldMax_V_50_load__2\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156/ap_sig_allocacmp_oldMax_V_51_load__2\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156/ap_sig_allocacmp_oldMax_V_52_load__2\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156/ap_sig_allocacmp_oldMax_V_53_load__2\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156/ap_sig_allocacmp_oldMax_V_54_load__2\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156/ap_sig_allocacmp_oldMax_V_55_load__2\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156/ap_sig_allocacmp_oldMax_V_5_load__2\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156/ap_sig_allocacmp_oldMax_V_6_load__2\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156/ap_sig_allocacmp_oldMax_V_7_load__2\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156/ap_sig_allocacmp_oldMax_V_8_load__2\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156/ap_sig_allocacmp_oldMax_V_9_load__2\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156/ap_sig_allocacmp_oldMax_V_load__2\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156/p_0_in\ : STD_LOGIC;
  signal in0_V_TDATA_int_regslice : STD_LOGIC_VECTOR ( 167 downto 0 );
  signal \^in0_v_tready\ : STD_LOGIC;
  signal in0_V_TVALID_int_regslice : STD_LOGIC;
  signal out_V_TREADY_int_regslice : STD_LOGIC;
  signal regslice_both_in0_V_U_n_178 : STD_LOGIC;
  signal regslice_both_in0_V_U_n_182 : STD_LOGIC;
  signal regslice_both_in0_V_U_n_186 : STD_LOGIC;
  signal regslice_both_in0_V_U_n_190 : STD_LOGIC;
  signal regslice_both_in0_V_U_n_194 : STD_LOGIC;
  signal regslice_both_in0_V_U_n_198 : STD_LOGIC;
  signal regslice_both_in0_V_U_n_202 : STD_LOGIC;
  signal regslice_both_in0_V_U_n_206 : STD_LOGIC;
  signal regslice_both_in0_V_U_n_210 : STD_LOGIC;
  signal regslice_both_in0_V_U_n_214 : STD_LOGIC;
  signal regslice_both_in0_V_U_n_218 : STD_LOGIC;
  signal regslice_both_in0_V_U_n_222 : STD_LOGIC;
  signal regslice_both_in0_V_U_n_226 : STD_LOGIC;
  signal regslice_both_in0_V_U_n_230 : STD_LOGIC;
  signal regslice_both_in0_V_U_n_234 : STD_LOGIC;
  signal regslice_both_in0_V_U_n_238 : STD_LOGIC;
  signal regslice_both_in0_V_U_n_242 : STD_LOGIC;
  signal regslice_both_in0_V_U_n_246 : STD_LOGIC;
  signal regslice_both_in0_V_U_n_250 : STD_LOGIC;
  signal regslice_both_in0_V_U_n_254 : STD_LOGIC;
  signal regslice_both_in0_V_U_n_258 : STD_LOGIC;
  signal regslice_both_in0_V_U_n_262 : STD_LOGIC;
  signal regslice_both_in0_V_U_n_266 : STD_LOGIC;
  signal regslice_both_in0_V_U_n_270 : STD_LOGIC;
  signal regslice_both_in0_V_U_n_274 : STD_LOGIC;
  signal regslice_both_in0_V_U_n_278 : STD_LOGIC;
  signal regslice_both_in0_V_U_n_282 : STD_LOGIC;
  signal regslice_both_in0_V_U_n_286 : STD_LOGIC;
  signal regslice_both_in0_V_U_n_290 : STD_LOGIC;
  signal regslice_both_in0_V_U_n_294 : STD_LOGIC;
  signal regslice_both_in0_V_U_n_298 : STD_LOGIC;
  signal regslice_both_in0_V_U_n_302 : STD_LOGIC;
  signal regslice_both_in0_V_U_n_306 : STD_LOGIC;
  signal regslice_both_in0_V_U_n_310 : STD_LOGIC;
  signal regslice_both_in0_V_U_n_314 : STD_LOGIC;
  signal regslice_both_in0_V_U_n_318 : STD_LOGIC;
  signal regslice_both_in0_V_U_n_322 : STD_LOGIC;
  signal regslice_both_in0_V_U_n_326 : STD_LOGIC;
  signal regslice_both_in0_V_U_n_330 : STD_LOGIC;
  signal regslice_both_in0_V_U_n_334 : STD_LOGIC;
  signal regslice_both_in0_V_U_n_338 : STD_LOGIC;
  signal regslice_both_in0_V_U_n_342 : STD_LOGIC;
  signal regslice_both_in0_V_U_n_346 : STD_LOGIC;
  signal regslice_both_in0_V_U_n_350 : STD_LOGIC;
  signal regslice_both_in0_V_U_n_354 : STD_LOGIC;
  signal regslice_both_in0_V_U_n_358 : STD_LOGIC;
  signal regslice_both_in0_V_U_n_362 : STD_LOGIC;
  signal regslice_both_in0_V_U_n_366 : STD_LOGIC;
  signal regslice_both_in0_V_U_n_370 : STD_LOGIC;
  signal regslice_both_in0_V_U_n_374 : STD_LOGIC;
  signal regslice_both_in0_V_U_n_378 : STD_LOGIC;
  signal regslice_both_in0_V_U_n_382 : STD_LOGIC;
  signal regslice_both_in0_V_U_n_386 : STD_LOGIC;
  signal regslice_both_in0_V_U_n_390 : STD_LOGIC;
  signal regslice_both_in0_V_U_n_6 : STD_LOGIC;
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
begin
  in0_V_TREADY <= \^in0_v_tready\;
\ap_CS_fsm[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => ap_CS_fsm_state4,
      I1 => ap_CS_fsm_state3,
      I2 => ap_CS_fsm_state2,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_0_[0]\,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state4,
      R => ap_rst_n_inv
    );
grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28: entity work.finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s
     port map (
      B_V_data_1_sel => B_V_data_1_sel,
      B_V_data_1_sel_wr => B_V_data_1_sel_wr,
      B_V_data_1_sel_wr_reg(1) => ap_CS_fsm_state3,
      B_V_data_1_sel_wr_reg(0) => ap_CS_fsm_state2,
      B_V_data_1_state(0) => B_V_data_1_state(1),
      \B_V_data_1_state_reg[1]\ => \^in0_v_tready\,
      D(0) => ap_NS_fsm(2),
      Q(0) => ap_CS_fsm_state7,
      \ap_CS_fsm_reg[0]_0\(0) => grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28_n_177,
      \ap_CS_fsm_reg[1]_0\ => grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28_n_174,
      \ap_CS_fsm_reg[2]_0\ => grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28_n_172,
      \ap_CS_fsm_reg[6]_0\ => grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28_n_176,
      \ap_CS_fsm_reg[6]_1\ => grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28_n_178,
      \ap_CS_fsm_reg[6]_2\ => grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28_n_179,
      \ap_CS_iter1_fsm_reg[1]\ => grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28_n_2,
      \ap_CS_iter1_fsm_reg[1]_0\ => grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28_n_175,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \ap_sig_allocacmp_oldMax_V_10_load__2\(2 downto 0) => \grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156/ap_sig_allocacmp_oldMax_V_10_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_11_load__2\(2 downto 0) => \grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156/ap_sig_allocacmp_oldMax_V_11_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_12_load__2\(2 downto 0) => \grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156/ap_sig_allocacmp_oldMax_V_12_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_13_load__2\(2 downto 0) => \grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156/ap_sig_allocacmp_oldMax_V_13_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_14_load__2\(2 downto 0) => \grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156/ap_sig_allocacmp_oldMax_V_14_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_15_load__2\(2 downto 0) => \grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156/ap_sig_allocacmp_oldMax_V_15_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_16_load__2\(2 downto 0) => \grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156/ap_sig_allocacmp_oldMax_V_16_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_17_load__2\(2 downto 0) => \grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156/ap_sig_allocacmp_oldMax_V_17_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_18_load__2\(2 downto 0) => \grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156/ap_sig_allocacmp_oldMax_V_18_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_19_load__2\(2 downto 0) => \grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156/ap_sig_allocacmp_oldMax_V_19_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_1_load__2\(2 downto 0) => \grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156/ap_sig_allocacmp_oldMax_V_1_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_20_load__2\(2 downto 0) => \grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156/ap_sig_allocacmp_oldMax_V_20_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_21_load__2\(2 downto 0) => \grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156/ap_sig_allocacmp_oldMax_V_21_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_22_load__2\(2 downto 0) => \grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156/ap_sig_allocacmp_oldMax_V_22_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_23_load__2\(2 downto 0) => \grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156/ap_sig_allocacmp_oldMax_V_23_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_24_load__2\(2 downto 0) => \grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156/ap_sig_allocacmp_oldMax_V_24_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_25_load__2\(2 downto 0) => \grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156/ap_sig_allocacmp_oldMax_V_25_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_26_load__2\(2 downto 0) => \grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156/ap_sig_allocacmp_oldMax_V_26_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_27_load__2\(2 downto 0) => \grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156/ap_sig_allocacmp_oldMax_V_27_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_28_load__2\(2 downto 0) => \grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156/ap_sig_allocacmp_oldMax_V_28_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_29_load__2\(2 downto 0) => \grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156/ap_sig_allocacmp_oldMax_V_29_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_2_load__2\(2 downto 0) => \grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156/ap_sig_allocacmp_oldMax_V_2_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_30_load__2\(2 downto 0) => \grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156/ap_sig_allocacmp_oldMax_V_30_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_31_load__2\(2 downto 0) => \grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156/ap_sig_allocacmp_oldMax_V_31_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_32_load__2\(2 downto 0) => \grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156/ap_sig_allocacmp_oldMax_V_32_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_33_load__2\(2 downto 0) => \grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156/ap_sig_allocacmp_oldMax_V_33_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_34_load__2\(2 downto 0) => \grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156/ap_sig_allocacmp_oldMax_V_34_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_35_load__2\(2 downto 0) => \grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156/ap_sig_allocacmp_oldMax_V_35_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_36_load__2\(2 downto 0) => \grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156/ap_sig_allocacmp_oldMax_V_36_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_37_load__2\(2 downto 0) => \grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156/ap_sig_allocacmp_oldMax_V_37_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_38_load__2\(2 downto 0) => \grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156/ap_sig_allocacmp_oldMax_V_38_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_39_load__2\(2 downto 0) => \grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156/ap_sig_allocacmp_oldMax_V_39_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_3_load__2\(2 downto 0) => \grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156/ap_sig_allocacmp_oldMax_V_3_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_40_load__2\(2 downto 0) => \grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156/ap_sig_allocacmp_oldMax_V_40_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_41_load__2\(2 downto 0) => \grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156/ap_sig_allocacmp_oldMax_V_41_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_42_load__2\(2 downto 0) => \grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156/ap_sig_allocacmp_oldMax_V_42_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_43_load__2\(2 downto 0) => \grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156/ap_sig_allocacmp_oldMax_V_43_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_44_load__2\(2 downto 0) => \grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156/ap_sig_allocacmp_oldMax_V_44_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_45_load__2\(2 downto 0) => \grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156/ap_sig_allocacmp_oldMax_V_45_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_46_load__2\(2 downto 0) => \grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156/ap_sig_allocacmp_oldMax_V_46_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_47_load__2\(2 downto 0) => \grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156/ap_sig_allocacmp_oldMax_V_47_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_48_load__2\(2 downto 0) => \grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156/ap_sig_allocacmp_oldMax_V_48_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_49_load__2\(2 downto 0) => \grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156/ap_sig_allocacmp_oldMax_V_49_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_4_load__2\(2 downto 0) => \grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156/ap_sig_allocacmp_oldMax_V_4_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_50_load__2\(2 downto 0) => \grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156/ap_sig_allocacmp_oldMax_V_50_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_51_load__2\(2 downto 0) => \grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156/ap_sig_allocacmp_oldMax_V_51_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_52_load__2\(2 downto 0) => \grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156/ap_sig_allocacmp_oldMax_V_52_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_53_load__2\(2 downto 0) => \grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156/ap_sig_allocacmp_oldMax_V_53_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_54_load__2\(2 downto 0) => \grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156/ap_sig_allocacmp_oldMax_V_54_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_55_load__2\(2 downto 0) => \grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156/ap_sig_allocacmp_oldMax_V_55_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_5_load__2\(2 downto 0) => \grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156/ap_sig_allocacmp_oldMax_V_5_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_6_load__2\(2 downto 0) => \grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156/ap_sig_allocacmp_oldMax_V_6_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_7_load__2\(2 downto 0) => \grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156/ap_sig_allocacmp_oldMax_V_7_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_8_load__2\(2 downto 0) => \grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156/ap_sig_allocacmp_oldMax_V_8_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_9_load__2\(2 downto 0) => \grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156/ap_sig_allocacmp_oldMax_V_9_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_load__2\(2 downto 0) => \grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156/ap_sig_allocacmp_oldMax_V_load__2\(2 downto 0),
      buf_V_10_d0(2 downto 0) => buf_V_10_d0(2 downto 0),
      buf_V_11_d0(2 downto 0) => buf_V_11_d0(2 downto 0),
      buf_V_12_d0(2 downto 0) => buf_V_12_d0(2 downto 0),
      buf_V_13_d0(2 downto 0) => buf_V_13_d0(2 downto 0),
      buf_V_14_d0(2 downto 0) => buf_V_14_d0(2 downto 0),
      buf_V_15_d0(2 downto 0) => buf_V_15_d0(2 downto 0),
      buf_V_16_d0(2 downto 0) => buf_V_16_d0(2 downto 0),
      buf_V_17_d0(2 downto 0) => buf_V_17_d0(2 downto 0),
      buf_V_18_d0(2 downto 0) => buf_V_18_d0(2 downto 0),
      buf_V_19_d0(2 downto 0) => buf_V_19_d0(2 downto 0),
      buf_V_1_d0(2 downto 0) => buf_V_1_d0(2 downto 0),
      buf_V_20_d0(2 downto 0) => buf_V_20_d0(2 downto 0),
      buf_V_21_d0(2 downto 0) => buf_V_21_d0(2 downto 0),
      buf_V_22_d0(2 downto 0) => buf_V_22_d0(2 downto 0),
      buf_V_23_d0(2 downto 0) => buf_V_23_d0(2 downto 0),
      buf_V_24_d0(2 downto 0) => buf_V_24_d0(2 downto 0),
      buf_V_25_d0(2 downto 0) => buf_V_25_d0(2 downto 0),
      buf_V_26_d0(2 downto 0) => buf_V_26_d0(2 downto 0),
      buf_V_27_d0(2 downto 0) => buf_V_27_d0(2 downto 0),
      buf_V_28_d0(2 downto 0) => buf_V_28_d0(2 downto 0),
      buf_V_29_d0(2 downto 0) => buf_V_29_d0(2 downto 0),
      buf_V_2_d0(2 downto 0) => buf_V_2_d0(2 downto 0),
      buf_V_30_d0(2 downto 0) => buf_V_30_d0(2 downto 0),
      buf_V_31_d0(2 downto 0) => buf_V_31_d0(2 downto 0),
      buf_V_32_d0(2 downto 0) => buf_V_32_d0(2 downto 0),
      buf_V_33_d0(2 downto 0) => buf_V_33_d0(2 downto 0),
      buf_V_34_d0(2 downto 0) => buf_V_34_d0(2 downto 0),
      buf_V_35_d0(2 downto 0) => buf_V_35_d0(2 downto 0),
      buf_V_36_d0(2 downto 0) => buf_V_36_d0(2 downto 0),
      buf_V_37_d0(2 downto 0) => buf_V_37_d0(2 downto 0),
      buf_V_38_d0(2 downto 0) => buf_V_38_d0(2 downto 0),
      buf_V_39_d0(2 downto 0) => buf_V_39_d0(2 downto 0),
      buf_V_3_d0(2 downto 0) => buf_V_3_d0(2 downto 0),
      buf_V_40_d0(2 downto 0) => buf_V_40_d0(2 downto 0),
      buf_V_41_d0(2 downto 0) => buf_V_41_d0(2 downto 0),
      buf_V_42_d0(2 downto 0) => buf_V_42_d0(2 downto 0),
      buf_V_43_d0(2 downto 0) => buf_V_43_d0(2 downto 0),
      buf_V_44_d0(2 downto 0) => buf_V_44_d0(2 downto 0),
      buf_V_45_d0(2 downto 0) => buf_V_45_d0(2 downto 0),
      buf_V_46_d0(2 downto 0) => buf_V_46_d0(2 downto 0),
      buf_V_47_d0(2 downto 0) => buf_V_47_d0(2 downto 0),
      buf_V_48_d0(2 downto 0) => buf_V_48_d0(2 downto 0),
      buf_V_49_d0(2 downto 0) => buf_V_49_d0(2 downto 0),
      buf_V_4_d0(2 downto 0) => buf_V_4_d0(2 downto 0),
      buf_V_50_d0(2 downto 0) => buf_V_50_d0(2 downto 0),
      buf_V_51_d0(2 downto 0) => buf_V_51_d0(2 downto 0),
      buf_V_52_d0(2 downto 0) => buf_V_52_d0(2 downto 0),
      buf_V_53_d0(2 downto 0) => buf_V_53_d0(2 downto 0),
      buf_V_54_d0(2 downto 0) => buf_V_54_d0(2 downto 0),
      buf_V_55_d0(2 downto 0) => buf_V_55_d0(2 downto 0),
      buf_V_5_d0(2 downto 0) => buf_V_5_d0(2 downto 0),
      buf_V_6_d0(2 downto 0) => buf_V_6_d0(2 downto 0),
      buf_V_7_d0(2 downto 0) => buf_V_7_d0(2 downto 0),
      buf_V_8_d0(2 downto 0) => buf_V_8_d0(2 downto 0),
      buf_V_9_d0(2 downto 0) => buf_V_9_d0(2 downto 0),
      buf_V_d0(2 downto 0) => buf_V_d0(2 downto 0),
      grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28_ap_start_reg => grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28_ap_start_reg,
      in0_V_TDATA_int_regslice(167 downto 0) => in0_V_TDATA_int_regslice(167 downto 0),
      in0_V_TVALID => in0_V_TVALID,
      in0_V_TVALID_int_regslice => in0_V_TVALID_int_regslice,
      \oldMax_V_10_fu_534_reg[0]\ => regslice_both_in0_V_U_n_214,
      \oldMax_V_11_fu_538_reg[0]\ => regslice_both_in0_V_U_n_218,
      \oldMax_V_12_fu_542_reg[0]\ => regslice_both_in0_V_U_n_222,
      \oldMax_V_13_fu_546_reg[0]\ => regslice_both_in0_V_U_n_226,
      \oldMax_V_14_fu_550_reg[0]\ => regslice_both_in0_V_U_n_230,
      \oldMax_V_15_fu_554_reg[0]\ => regslice_both_in0_V_U_n_234,
      \oldMax_V_16_fu_558_reg[0]\ => regslice_both_in0_V_U_n_238,
      \oldMax_V_17_fu_562_reg[0]\ => regslice_both_in0_V_U_n_242,
      \oldMax_V_18_fu_566_reg[0]\ => regslice_both_in0_V_U_n_246,
      \oldMax_V_19_fu_570_reg[0]\ => regslice_both_in0_V_U_n_250,
      \oldMax_V_1_fu_498_reg[0]\ => regslice_both_in0_V_U_n_178,
      \oldMax_V_20_fu_574_reg[0]\ => regslice_both_in0_V_U_n_254,
      \oldMax_V_21_fu_578_reg[0]\ => regslice_both_in0_V_U_n_258,
      \oldMax_V_22_fu_582_reg[0]\ => regslice_both_in0_V_U_n_262,
      \oldMax_V_23_fu_586_reg[0]\ => regslice_both_in0_V_U_n_266,
      \oldMax_V_24_fu_590_reg[0]\ => regslice_both_in0_V_U_n_270,
      \oldMax_V_25_fu_594_reg[0]\ => regslice_both_in0_V_U_n_274,
      \oldMax_V_26_fu_598_reg[0]\ => regslice_both_in0_V_U_n_278,
      \oldMax_V_27_fu_602_reg[0]\ => regslice_both_in0_V_U_n_282,
      \oldMax_V_28_fu_606_reg[0]\ => regslice_both_in0_V_U_n_286,
      \oldMax_V_29_fu_610_reg[0]\ => regslice_both_in0_V_U_n_290,
      \oldMax_V_2_fu_502_reg[0]\ => regslice_both_in0_V_U_n_182,
      \oldMax_V_30_fu_614_reg[0]\ => regslice_both_in0_V_U_n_294,
      \oldMax_V_31_fu_618_reg[0]\ => regslice_both_in0_V_U_n_298,
      \oldMax_V_32_fu_622_reg[0]\ => regslice_both_in0_V_U_n_302,
      \oldMax_V_33_fu_626_reg[0]\ => regslice_both_in0_V_U_n_306,
      \oldMax_V_34_fu_630_reg[0]\ => regslice_both_in0_V_U_n_310,
      \oldMax_V_35_fu_634_reg[0]\ => regslice_both_in0_V_U_n_314,
      \oldMax_V_36_fu_638_reg[0]\ => regslice_both_in0_V_U_n_318,
      \oldMax_V_37_fu_642_reg[0]\ => regslice_both_in0_V_U_n_322,
      \oldMax_V_38_fu_646_reg[0]\ => regslice_both_in0_V_U_n_326,
      \oldMax_V_39_fu_650_reg[0]\ => regslice_both_in0_V_U_n_330,
      \oldMax_V_3_fu_506_reg[0]\ => regslice_both_in0_V_U_n_186,
      \oldMax_V_40_fu_654_reg[0]\ => regslice_both_in0_V_U_n_334,
      \oldMax_V_41_fu_658_reg[0]\ => regslice_both_in0_V_U_n_338,
      \oldMax_V_42_fu_662_reg[0]\ => regslice_both_in0_V_U_n_342,
      \oldMax_V_43_fu_666_reg[0]\ => regslice_both_in0_V_U_n_346,
      \oldMax_V_44_fu_670_reg[0]\ => regslice_both_in0_V_U_n_350,
      \oldMax_V_45_fu_674_reg[0]\ => regslice_both_in0_V_U_n_354,
      \oldMax_V_46_fu_678_reg[0]\ => regslice_both_in0_V_U_n_358,
      \oldMax_V_47_fu_682_reg[0]\ => regslice_both_in0_V_U_n_362,
      \oldMax_V_48_fu_686_reg[0]\ => regslice_both_in0_V_U_n_366,
      \oldMax_V_49_fu_690_reg[0]\ => regslice_both_in0_V_U_n_370,
      \oldMax_V_4_fu_510_reg[0]\ => regslice_both_in0_V_U_n_190,
      \oldMax_V_50_fu_694_reg[0]\ => regslice_both_in0_V_U_n_374,
      \oldMax_V_51_fu_698_reg[0]\ => regslice_both_in0_V_U_n_378,
      \oldMax_V_52_fu_702_reg[0]\ => regslice_both_in0_V_U_n_382,
      \oldMax_V_53_fu_706_reg[0]\ => regslice_both_in0_V_U_n_386,
      \oldMax_V_54_fu_710_reg[0]\ => regslice_both_in0_V_U_n_390,
      \oldMax_V_5_fu_514_reg[0]\ => regslice_both_in0_V_U_n_194,
      \oldMax_V_6_fu_518_reg[0]\ => regslice_both_in0_V_U_n_198,
      \oldMax_V_7_fu_522_reg[0]\ => regslice_both_in0_V_U_n_202,
      \oldMax_V_8_fu_526_reg[0]\ => regslice_both_in0_V_U_n_206,
      \oldMax_V_9_fu_530_reg[0]\ => regslice_both_in0_V_U_n_210,
      \oldMax_V_fu_494_reg[0]\ => regslice_both_in0_V_U_n_6,
      out_V_TREADY_int_regslice => out_V_TREADY_int_regslice,
      p_0_in => \grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156/p_0_in\,
      \q0_reg[2]\(167 downto 0) => grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28_out_V_TDATA(167 downto 0)
    );
grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28_n_174,
      Q => grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28_ap_start_reg,
      R => ap_rst_n_inv
    );
regslice_both_in0_V_U: entity work.finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_regslice_both
     port map (
      \B_V_data_1_payload_B_reg[101]_0\ => regslice_both_in0_V_U_n_306,
      \B_V_data_1_payload_B_reg[104]_0\ => regslice_both_in0_V_U_n_310,
      \B_V_data_1_payload_B_reg[107]_0\ => regslice_both_in0_V_U_n_314,
      \B_V_data_1_payload_B_reg[110]_0\ => regslice_both_in0_V_U_n_318,
      \B_V_data_1_payload_B_reg[113]_0\ => regslice_both_in0_V_U_n_322,
      \B_V_data_1_payload_B_reg[116]_0\ => regslice_both_in0_V_U_n_326,
      \B_V_data_1_payload_B_reg[119]_0\ => regslice_both_in0_V_U_n_330,
      \B_V_data_1_payload_B_reg[11]_0\ => regslice_both_in0_V_U_n_186,
      \B_V_data_1_payload_B_reg[122]_0\ => regslice_both_in0_V_U_n_334,
      \B_V_data_1_payload_B_reg[125]_0\ => regslice_both_in0_V_U_n_338,
      \B_V_data_1_payload_B_reg[128]_0\ => regslice_both_in0_V_U_n_342,
      \B_V_data_1_payload_B_reg[131]_0\ => regslice_both_in0_V_U_n_346,
      \B_V_data_1_payload_B_reg[134]_0\ => regslice_both_in0_V_U_n_350,
      \B_V_data_1_payload_B_reg[137]_0\ => regslice_both_in0_V_U_n_354,
      \B_V_data_1_payload_B_reg[140]_0\ => regslice_both_in0_V_U_n_358,
      \B_V_data_1_payload_B_reg[143]_0\ => regslice_both_in0_V_U_n_362,
      \B_V_data_1_payload_B_reg[146]_0\ => regslice_both_in0_V_U_n_366,
      \B_V_data_1_payload_B_reg[149]_0\ => regslice_both_in0_V_U_n_370,
      \B_V_data_1_payload_B_reg[14]_0\ => regslice_both_in0_V_U_n_190,
      \B_V_data_1_payload_B_reg[152]_0\ => regslice_both_in0_V_U_n_374,
      \B_V_data_1_payload_B_reg[155]_0\ => regslice_both_in0_V_U_n_378,
      \B_V_data_1_payload_B_reg[158]_0\ => regslice_both_in0_V_U_n_382,
      \B_V_data_1_payload_B_reg[161]_0\ => regslice_both_in0_V_U_n_386,
      \B_V_data_1_payload_B_reg[164]_0\ => regslice_both_in0_V_U_n_390,
      \B_V_data_1_payload_B_reg[17]_0\ => regslice_both_in0_V_U_n_194,
      \B_V_data_1_payload_B_reg[20]_0\ => regslice_both_in0_V_U_n_198,
      \B_V_data_1_payload_B_reg[23]_0\ => regslice_both_in0_V_U_n_202,
      \B_V_data_1_payload_B_reg[26]_0\ => regslice_both_in0_V_U_n_206,
      \B_V_data_1_payload_B_reg[29]_0\ => regslice_both_in0_V_U_n_210,
      \B_V_data_1_payload_B_reg[2]_0\ => regslice_both_in0_V_U_n_6,
      \B_V_data_1_payload_B_reg[32]_0\ => regslice_both_in0_V_U_n_214,
      \B_V_data_1_payload_B_reg[35]_0\ => regslice_both_in0_V_U_n_218,
      \B_V_data_1_payload_B_reg[38]_0\ => regslice_both_in0_V_U_n_222,
      \B_V_data_1_payload_B_reg[41]_0\ => regslice_both_in0_V_U_n_226,
      \B_V_data_1_payload_B_reg[44]_0\ => regslice_both_in0_V_U_n_230,
      \B_V_data_1_payload_B_reg[47]_0\ => regslice_both_in0_V_U_n_234,
      \B_V_data_1_payload_B_reg[50]_0\ => regslice_both_in0_V_U_n_238,
      \B_V_data_1_payload_B_reg[53]_0\ => regslice_both_in0_V_U_n_242,
      \B_V_data_1_payload_B_reg[56]_0\ => regslice_both_in0_V_U_n_246,
      \B_V_data_1_payload_B_reg[59]_0\ => regslice_both_in0_V_U_n_250,
      \B_V_data_1_payload_B_reg[5]_0\ => regslice_both_in0_V_U_n_178,
      \B_V_data_1_payload_B_reg[62]_0\ => regslice_both_in0_V_U_n_254,
      \B_V_data_1_payload_B_reg[65]_0\ => regslice_both_in0_V_U_n_258,
      \B_V_data_1_payload_B_reg[68]_0\ => regslice_both_in0_V_U_n_262,
      \B_V_data_1_payload_B_reg[71]_0\ => regslice_both_in0_V_U_n_266,
      \B_V_data_1_payload_B_reg[74]_0\ => regslice_both_in0_V_U_n_270,
      \B_V_data_1_payload_B_reg[77]_0\ => regslice_both_in0_V_U_n_274,
      \B_V_data_1_payload_B_reg[80]_0\ => regslice_both_in0_V_U_n_278,
      \B_V_data_1_payload_B_reg[83]_0\ => regslice_both_in0_V_U_n_282,
      \B_V_data_1_payload_B_reg[86]_0\ => regslice_both_in0_V_U_n_286,
      \B_V_data_1_payload_B_reg[89]_0\ => regslice_both_in0_V_U_n_290,
      \B_V_data_1_payload_B_reg[8]_0\ => regslice_both_in0_V_U_n_182,
      \B_V_data_1_payload_B_reg[92]_0\ => regslice_both_in0_V_U_n_294,
      \B_V_data_1_payload_B_reg[95]_0\ => regslice_both_in0_V_U_n_298,
      \B_V_data_1_payload_B_reg[98]_0\ => regslice_both_in0_V_U_n_302,
      B_V_data_1_sel => B_V_data_1_sel,
      B_V_data_1_sel_rd_reg_0 => grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28_n_176,
      B_V_data_1_sel_rd_reg_rep_0 => grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28_n_178,
      \B_V_data_1_sel_rd_reg_rep__0_0\ => grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28_n_179,
      B_V_data_1_state(0) => B_V_data_1_state(1),
      \B_V_data_1_state_reg[0]_0\ => grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28_n_172,
      \B_V_data_1_state_reg[1]_0\ => \^in0_v_tready\,
      Q(0) => ap_CS_fsm_state7,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \ap_sig_allocacmp_oldMax_V_10_load__2\(2 downto 0) => \grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156/ap_sig_allocacmp_oldMax_V_10_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_11_load__2\(2 downto 0) => \grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156/ap_sig_allocacmp_oldMax_V_11_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_12_load__2\(2 downto 0) => \grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156/ap_sig_allocacmp_oldMax_V_12_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_13_load__2\(2 downto 0) => \grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156/ap_sig_allocacmp_oldMax_V_13_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_14_load__2\(2 downto 0) => \grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156/ap_sig_allocacmp_oldMax_V_14_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_15_load__2\(2 downto 0) => \grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156/ap_sig_allocacmp_oldMax_V_15_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_16_load__2\(2 downto 0) => \grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156/ap_sig_allocacmp_oldMax_V_16_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_17_load__2\(2 downto 0) => \grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156/ap_sig_allocacmp_oldMax_V_17_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_18_load__2\(2 downto 0) => \grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156/ap_sig_allocacmp_oldMax_V_18_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_19_load__2\(2 downto 0) => \grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156/ap_sig_allocacmp_oldMax_V_19_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_1_load__2\(2 downto 0) => \grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156/ap_sig_allocacmp_oldMax_V_1_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_20_load__2\(2 downto 0) => \grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156/ap_sig_allocacmp_oldMax_V_20_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_21_load__2\(2 downto 0) => \grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156/ap_sig_allocacmp_oldMax_V_21_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_22_load__2\(2 downto 0) => \grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156/ap_sig_allocacmp_oldMax_V_22_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_23_load__2\(2 downto 0) => \grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156/ap_sig_allocacmp_oldMax_V_23_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_24_load__2\(2 downto 0) => \grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156/ap_sig_allocacmp_oldMax_V_24_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_25_load__2\(2 downto 0) => \grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156/ap_sig_allocacmp_oldMax_V_25_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_26_load__2\(2 downto 0) => \grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156/ap_sig_allocacmp_oldMax_V_26_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_27_load__2\(2 downto 0) => \grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156/ap_sig_allocacmp_oldMax_V_27_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_28_load__2\(2 downto 0) => \grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156/ap_sig_allocacmp_oldMax_V_28_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_29_load__2\(2 downto 0) => \grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156/ap_sig_allocacmp_oldMax_V_29_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_2_load__2\(2 downto 0) => \grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156/ap_sig_allocacmp_oldMax_V_2_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_30_load__2\(2 downto 0) => \grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156/ap_sig_allocacmp_oldMax_V_30_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_31_load__2\(2 downto 0) => \grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156/ap_sig_allocacmp_oldMax_V_31_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_32_load__2\(2 downto 0) => \grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156/ap_sig_allocacmp_oldMax_V_32_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_33_load__2\(2 downto 0) => \grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156/ap_sig_allocacmp_oldMax_V_33_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_34_load__2\(2 downto 0) => \grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156/ap_sig_allocacmp_oldMax_V_34_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_35_load__2\(2 downto 0) => \grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156/ap_sig_allocacmp_oldMax_V_35_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_36_load__2\(2 downto 0) => \grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156/ap_sig_allocacmp_oldMax_V_36_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_37_load__2\(2 downto 0) => \grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156/ap_sig_allocacmp_oldMax_V_37_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_38_load__2\(2 downto 0) => \grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156/ap_sig_allocacmp_oldMax_V_38_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_39_load__2\(2 downto 0) => \grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156/ap_sig_allocacmp_oldMax_V_39_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_3_load__2\(2 downto 0) => \grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156/ap_sig_allocacmp_oldMax_V_3_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_40_load__2\(2 downto 0) => \grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156/ap_sig_allocacmp_oldMax_V_40_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_41_load__2\(2 downto 0) => \grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156/ap_sig_allocacmp_oldMax_V_41_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_42_load__2\(2 downto 0) => \grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156/ap_sig_allocacmp_oldMax_V_42_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_43_load__2\(2 downto 0) => \grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156/ap_sig_allocacmp_oldMax_V_43_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_44_load__2\(2 downto 0) => \grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156/ap_sig_allocacmp_oldMax_V_44_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_45_load__2\(2 downto 0) => \grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156/ap_sig_allocacmp_oldMax_V_45_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_46_load__2\(2 downto 0) => \grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156/ap_sig_allocacmp_oldMax_V_46_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_47_load__2\(2 downto 0) => \grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156/ap_sig_allocacmp_oldMax_V_47_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_48_load__2\(2 downto 0) => \grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156/ap_sig_allocacmp_oldMax_V_48_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_49_load__2\(2 downto 0) => \grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156/ap_sig_allocacmp_oldMax_V_49_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_4_load__2\(2 downto 0) => \grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156/ap_sig_allocacmp_oldMax_V_4_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_50_load__2\(2 downto 0) => \grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156/ap_sig_allocacmp_oldMax_V_50_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_51_load__2\(2 downto 0) => \grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156/ap_sig_allocacmp_oldMax_V_51_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_52_load__2\(2 downto 0) => \grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156/ap_sig_allocacmp_oldMax_V_52_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_53_load__2\(2 downto 0) => \grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156/ap_sig_allocacmp_oldMax_V_53_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_54_load__2\(2 downto 0) => \grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156/ap_sig_allocacmp_oldMax_V_54_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_55_load__2\(2 downto 0) => \grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156/ap_sig_allocacmp_oldMax_V_55_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_5_load__2\(2 downto 0) => \grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156/ap_sig_allocacmp_oldMax_V_5_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_6_load__2\(2 downto 0) => \grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156/ap_sig_allocacmp_oldMax_V_6_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_7_load__2\(2 downto 0) => \grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156/ap_sig_allocacmp_oldMax_V_7_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_8_load__2\(2 downto 0) => \grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156/ap_sig_allocacmp_oldMax_V_8_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_9_load__2\(2 downto 0) => \grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156/ap_sig_allocacmp_oldMax_V_9_load__2\(2 downto 0),
      \ap_sig_allocacmp_oldMax_V_load__2\(2 downto 0) => \grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156/ap_sig_allocacmp_oldMax_V_load__2\(2 downto 0),
      buf_V_10_d0(2 downto 0) => buf_V_10_d0(2 downto 0),
      buf_V_11_d0(2 downto 0) => buf_V_11_d0(2 downto 0),
      buf_V_12_d0(2 downto 0) => buf_V_12_d0(2 downto 0),
      buf_V_13_d0(2 downto 0) => buf_V_13_d0(2 downto 0),
      buf_V_14_d0(2 downto 0) => buf_V_14_d0(2 downto 0),
      buf_V_15_d0(2 downto 0) => buf_V_15_d0(2 downto 0),
      buf_V_16_d0(2 downto 0) => buf_V_16_d0(2 downto 0),
      buf_V_17_d0(2 downto 0) => buf_V_17_d0(2 downto 0),
      buf_V_18_d0(2 downto 0) => buf_V_18_d0(2 downto 0),
      buf_V_19_d0(2 downto 0) => buf_V_19_d0(2 downto 0),
      buf_V_1_d0(2 downto 0) => buf_V_1_d0(2 downto 0),
      buf_V_20_d0(2 downto 0) => buf_V_20_d0(2 downto 0),
      buf_V_21_d0(2 downto 0) => buf_V_21_d0(2 downto 0),
      buf_V_22_d0(2 downto 0) => buf_V_22_d0(2 downto 0),
      buf_V_23_d0(2 downto 0) => buf_V_23_d0(2 downto 0),
      buf_V_24_d0(2 downto 0) => buf_V_24_d0(2 downto 0),
      buf_V_25_d0(2 downto 0) => buf_V_25_d0(2 downto 0),
      buf_V_26_d0(2 downto 0) => buf_V_26_d0(2 downto 0),
      buf_V_27_d0(2 downto 0) => buf_V_27_d0(2 downto 0),
      buf_V_28_d0(2 downto 0) => buf_V_28_d0(2 downto 0),
      buf_V_29_d0(2 downto 0) => buf_V_29_d0(2 downto 0),
      buf_V_2_d0(2 downto 0) => buf_V_2_d0(2 downto 0),
      buf_V_30_d0(2 downto 0) => buf_V_30_d0(2 downto 0),
      buf_V_31_d0(2 downto 0) => buf_V_31_d0(2 downto 0),
      buf_V_32_d0(2 downto 0) => buf_V_32_d0(2 downto 0),
      buf_V_33_d0(2 downto 0) => buf_V_33_d0(2 downto 0),
      buf_V_34_d0(2 downto 0) => buf_V_34_d0(2 downto 0),
      buf_V_35_d0(2 downto 0) => buf_V_35_d0(2 downto 0),
      buf_V_36_d0(2 downto 0) => buf_V_36_d0(2 downto 0),
      buf_V_37_d0(2 downto 0) => buf_V_37_d0(2 downto 0),
      buf_V_38_d0(2 downto 0) => buf_V_38_d0(2 downto 0),
      buf_V_39_d0(2 downto 0) => buf_V_39_d0(2 downto 0),
      buf_V_3_d0(2 downto 0) => buf_V_3_d0(2 downto 0),
      buf_V_40_d0(2 downto 0) => buf_V_40_d0(2 downto 0),
      buf_V_41_d0(2 downto 0) => buf_V_41_d0(2 downto 0),
      buf_V_42_d0(2 downto 0) => buf_V_42_d0(2 downto 0),
      buf_V_43_d0(2 downto 0) => buf_V_43_d0(2 downto 0),
      buf_V_44_d0(2 downto 0) => buf_V_44_d0(2 downto 0),
      buf_V_45_d0(2 downto 0) => buf_V_45_d0(2 downto 0),
      buf_V_46_d0(2 downto 0) => buf_V_46_d0(2 downto 0),
      buf_V_47_d0(2 downto 0) => buf_V_47_d0(2 downto 0),
      buf_V_48_d0(2 downto 0) => buf_V_48_d0(2 downto 0),
      buf_V_49_d0(2 downto 0) => buf_V_49_d0(2 downto 0),
      buf_V_4_d0(2 downto 0) => buf_V_4_d0(2 downto 0),
      buf_V_50_d0(2 downto 0) => buf_V_50_d0(2 downto 0),
      buf_V_51_d0(2 downto 0) => buf_V_51_d0(2 downto 0),
      buf_V_52_d0(2 downto 0) => buf_V_52_d0(2 downto 0),
      buf_V_53_d0(2 downto 0) => buf_V_53_d0(2 downto 0),
      buf_V_54_d0(2 downto 0) => buf_V_54_d0(2 downto 0),
      buf_V_55_d0(2 downto 0) => buf_V_55_d0(2 downto 0),
      buf_V_5_d0(2 downto 0) => buf_V_5_d0(2 downto 0),
      buf_V_6_d0(2 downto 0) => buf_V_6_d0(2 downto 0),
      buf_V_7_d0(2 downto 0) => buf_V_7_d0(2 downto 0),
      buf_V_8_d0(2 downto 0) => buf_V_8_d0(2 downto 0),
      buf_V_9_d0(2 downto 0) => buf_V_9_d0(2 downto 0),
      buf_V_d0(2 downto 0) => buf_V_d0(2 downto 0),
      in0_V_TDATA(167 downto 0) => in0_V_TDATA(167 downto 0),
      in0_V_TDATA_int_regslice(167 downto 0) => in0_V_TDATA_int_regslice(167 downto 0),
      in0_V_TVALID => in0_V_TVALID,
      in0_V_TVALID_int_regslice => in0_V_TVALID_int_regslice,
      p_0_in => \grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156/p_0_in\
    );
regslice_both_out_V_U: entity work.finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4_regslice_both_0
     port map (
      \B_V_data_1_payload_A_reg[167]_0\(167 downto 0) => grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28_out_V_TDATA(167 downto 0),
      B_V_data_1_sel_wr => B_V_data_1_sel_wr,
      B_V_data_1_sel_wr_reg_0 => grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28_n_175,
      \B_V_data_1_state_reg[0]_0\ => out_V_TVALID,
      \B_V_data_1_state_reg[1]_0\ => grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28_n_2,
      D(1) => ap_NS_fsm(3),
      D(0) => ap_NS_fsm(0),
      Q(3) => ap_CS_fsm_state4,
      Q(2) => ap_CS_fsm_state3,
      Q(1) => ap_CS_fsm_state2,
      Q(0) => \ap_CS_fsm_reg_n_0_[0]\,
      \ap_CS_fsm_reg[3]\(0) => grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28_n_177,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      out_V_TDATA(167 downto 0) => out_V_TDATA(167 downto 0),
      out_V_TREADY => out_V_TREADY,
      out_V_TREADY_int_regslice => out_V_TREADY_int_regslice
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_StreamingMaxPool_hls_4_0 is
  port (
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in0_V_TVALID : in STD_LOGIC;
    in0_V_TREADY : out STD_LOGIC;
    in0_V_TDATA : in STD_LOGIC_VECTOR ( 167 downto 0 );
    out_V_TVALID : out STD_LOGIC;
    out_V_TREADY : in STD_LOGIC;
    out_V_TDATA : out STD_LOGIC_VECTOR ( 167 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of finn_design_StreamingMaxPool_hls_4_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of finn_design_StreamingMaxPool_hls_4_0 : entity is "finn_design_StreamingMaxPool_hls_4_0,StreamingMaxPool_hls_4,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of finn_design_StreamingMaxPool_hls_4_0 : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of finn_design_StreamingMaxPool_hls_4_0 : entity is "HLS";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of finn_design_StreamingMaxPool_hls_4_0 : entity is "StreamingMaxPool_hls_4,Vivado 2022.2";
  attribute hls_module : string;
  attribute hls_module of finn_design_StreamingMaxPool_hls_4_0 : entity is "yes";
end finn_design_StreamingMaxPool_hls_4_0;

architecture STRUCTURE of finn_design_StreamingMaxPool_hls_4_0 is
  attribute SDX_KERNEL : string;
  attribute SDX_KERNEL of inst : label is "true";
  attribute SDX_KERNEL_SYNTH_INST : string;
  attribute SDX_KERNEL_SYNTH_INST of inst : label is "inst";
  attribute SDX_KERNEL_TYPE : string;
  attribute SDX_KERNEL_TYPE of inst : label is "hls";
  attribute ap_ST_fsm_state1 : string;
  attribute ap_ST_fsm_state1 of inst : label is "4'b0001";
  attribute ap_ST_fsm_state2 : string;
  attribute ap_ST_fsm_state2 of inst : label is "4'b0010";
  attribute ap_ST_fsm_state3 : string;
  attribute ap_ST_fsm_state3 of inst : label is "4'b0100";
  attribute ap_ST_fsm_state4 : string;
  attribute ap_ST_fsm_state4 of inst : label is "4'b1000";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of ap_clk : signal is "xilinx.com:signal:clock:1.0 ap_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of ap_clk : signal is "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF in0_V:out_V, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN finn_design_ap_clk_0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of ap_rst_n : signal is "xilinx.com:signal:reset:1.0 ap_rst_n RST";
  attribute X_INTERFACE_PARAMETER of ap_rst_n : signal is "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of in0_V_TREADY : signal is "xilinx.com:interface:axis:1.0 in0_V TREADY";
  attribute X_INTERFACE_INFO of in0_V_TVALID : signal is "xilinx.com:interface:axis:1.0 in0_V TVALID";
  attribute X_INTERFACE_INFO of out_V_TREADY : signal is "xilinx.com:interface:axis:1.0 out_V TREADY";
  attribute X_INTERFACE_INFO of out_V_TVALID : signal is "xilinx.com:interface:axis:1.0 out_V TVALID";
  attribute X_INTERFACE_INFO of in0_V_TDATA : signal is "xilinx.com:interface:axis:1.0 in0_V TDATA";
  attribute X_INTERFACE_PARAMETER of in0_V_TDATA : signal is "XIL_INTERFACENAME in0_V, TDATA_NUM_BYTES 21, TUSER_WIDTH 0, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN finn_design_ap_clk_0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of out_V_TDATA : signal is "xilinx.com:interface:axis:1.0 out_V TDATA";
  attribute X_INTERFACE_PARAMETER of out_V_TDATA : signal is "XIL_INTERFACENAME out_V, TDATA_NUM_BYTES 21, TUSER_WIDTH 0, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN finn_design_ap_clk_0, INSERT_VIP 0";
begin
inst: entity work.finn_design_StreamingMaxPool_hls_4_0_StreamingMaxPool_hls_4
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      in0_V_TDATA(167 downto 0) => in0_V_TDATA(167 downto 0),
      in0_V_TREADY => in0_V_TREADY,
      in0_V_TVALID => in0_V_TVALID,
      out_V_TDATA(167 downto 0) => out_V_TDATA(167 downto 0),
      out_V_TREADY => out_V_TREADY,
      out_V_TVALID => out_V_TVALID
    );
end STRUCTURE;
