time,event,event_type,process,device,ready_queue,wait_queue,cpus,ios
6,1 added to ready queue,enqueue,1,,['1'],[],"[None, None]","[None, None]"
6,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],[],"['1', None]","[None, None]"
11,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,['1'],[],"[None, None]","[None, None]"
11,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],[],"['1', None]","[None, None]"
16,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,['1'],[],"[None, None]","[None, None]"
16,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],[],"['1', None]","[None, None]"
17,2 added to ready queue,enqueue,2,,['2'],[],"['1', None]","[None, None]"
17,2 dispatched to CPU1,dispatch_cpu,2,CPU1,[],[],"['1', '2']","[None, None]"
18,1 finished CPU → ready queue,cpu_to_ready,1,CPU0,['1'],[],"[None, '2']","[None, None]"
18,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],[],"['1', '2']","[None, None]"
22,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,['2'],[],"['1', None]","[None, None]"
22,2 dispatched to CPU1,dispatch_cpu,2,CPU1,[],[],"['1', '2']","[None, None]"
23,3 added to ready queue,enqueue,3,,['3'],[],"['1', '2']","[None, None]"
23,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['3', '1']",[],"[None, '2']","[None, None]"
23,3 dispatched to CPU0,dispatch_cpu,3,CPU0,['1'],[],"['3', '2']","[None, None]"
25,2 finished CPU → ready queue,cpu_to_ready,2,CPU1,"['1', '2']",[],"['3', None]","[None, None]"
25,1 dispatched to CPU1,dispatch_cpu,1,CPU1,['2'],[],"['3', '1']","[None, None]"
28,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,"['2', '3']",[],"[None, '1']","[None, None]"
28,2 dispatched to CPU0,dispatch_cpu,2,CPU0,['3'],[],"['2', '1']","[None, None]"
29,4 added to ready queue,enqueue,4,,"['3', '4']",[],"['2', '1']","[None, None]"
30,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['3', '4', '1']",[],"['2', None]","[None, None]"
30,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['4', '1']",[],"['2', '3']","[None, None]"
33,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,"['4', '1', '2']",[],"[None, '3']","[None, None]"
33,3 finished CPU → wait queue,cpu_to_io,3,CPU1,"['4', '1', '2']",['3'],"[None, None]","[None, None]"
33,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['1', '2']",['3'],"['4', None]","[None, None]"
33,1 dispatched to CPU1,dispatch_cpu,1,CPU1,['2'],['3'],"['4', '1']","[None, None]"
33,3 dispatched to IO0,dispatch_io,3,IO0,['2'],[],"['4', '1']","['3', None]"
38,4 finished CPU → ready queue,cpu_to_ready,4,CPU0,"['2', '4']",[],"[None, '1']","['3', None]"
38,1 finished CPU → ready queue,cpu_to_ready,1,CPU1,"['2', '4', '1']",[],"[None, None]","['3', None]"
38,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['4', '1']",[],"['2', None]","['3', None]"
38,4 dispatched to CPU1,dispatch_cpu,4,CPU1,['1'],[],"['2', '4']","['3', None]"
41,5 added to ready queue,enqueue,5,,"['1', '5']",[],"['2', '4']","['3', None]"
43,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,"['1', '5', '2']",[],"[None, '4']","['3', None]"
43,4 finished CPU → ready queue,cpu_to_ready,4,CPU1,"['1', '5', '2', '4']",[],"[None, None]","['3', None]"
43,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['5', '2', '4']",[],"['1', None]","['3', None]"
43,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['2', '4']",[],"['1', '5']","['3', None]"
46,6 added to ready queue,enqueue,6,,"['2', '4', '6']",[],"['1', '5']","['3', None]"
46,1 finished CPU → ready queue,cpu_to_ready,1,CPU0,"['2', '4', '6', '1']",[],"[None, '5']","['3', None]"
46,3 finished I/O → ready queue,io_to_ready,3,IO0,"['2', '4', '6', '1', '3']",[],"[None, '5']","[None, None]"
46,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['4', '6', '1', '3']",[],"['2', '5']","[None, None]"
48,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['4', '6', '1', '3', '5']",[],"['2', None]","[None, None]"
48,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['6', '1', '3', '5']",[],"['2', '4']","[None, None]"
49,2 finished CPU → ready queue,cpu_to_ready,2,CPU0,"['6', '1', '3', '5', '2']",[],"[None, '4']","[None, None]"
49,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['1', '3', '5', '2']",[],"['6', '4']","[None, None]"
51,4 finished CPU → wait queue,cpu_to_io,4,CPU1,"['1', '3', '5', '2']",['4'],"['6', None]","[None, None]"
51,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['3', '5', '2']",['4'],"['6', '1']","[None, None]"
51,4 dispatched to IO0,dispatch_io,4,IO0,"['3', '5', '2']",[],"['6', '1']","['4', None]"
54,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['3', '5', '2', '6']",[],"[None, '1']","['4', None]"
54,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['5', '2', '6']",[],"['3', '1']","['4', None]"
55,7 added to ready queue,enqueue,7,,"['5', '2', '6', '7']",[],"['3', '1']","['4', None]"
56,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['5', '2', '6', '7', '1']",[],"['3', None]","['4', None]"
56,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['2', '6', '7', '1']",[],"['3', '5']","['4', None]"
59,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,"['2', '6', '7', '1', '3']",[],"[None, '5']","['4', None]"
59,4 finished I/O → ready queue,io_to_ready,4,IO0,"['2', '6', '7', '1', '3', '4']",[],"[None, '5']","[None, None]"
59,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['6', '7', '1', '3', '4']",[],"['2', '5']","[None, None]"
61,5 finished CPU → ready queue,cpu_to_ready,5,CPU1,"['6', '7', '1', '3', '4', '5']",[],"['2', None]","[None, None]"
61,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['7', '1', '3', '4', '5']",[],"['2', '6']","[None, None]"
63,6 finished CPU → ready queue,cpu_to_ready,6,CPU1,"['7', '1', '3', '4', '5', '6']",[],"['2', None]","[None, None]"
63,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['1', '3', '4', '5', '6']",[],"['2', '7']","[None, None]"
64,2 finished CPU → ready queue,cpu_to_ready,2,CPU0,"['1', '3', '4', '5', '6', '2']",[],"[None, '7']","[None, None]"
64,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['3', '4', '5', '6', '2']",[],"['1', '7']","[None, None]"
65,8 added to ready queue,enqueue,8,,"['3', '4', '5', '6', '2', '8']",[],"['1', '7']","[None, None]"
68,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,"['3', '4', '5', '6', '2', '8', '7']",[],"['1', None]","[None, None]"
68,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['4', '5', '6', '2', '8', '7']",[],"['1', '3']","[None, None]"
69,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['4', '5', '6', '2', '8', '7', '1']",[],"[None, '3']","[None, None]"
69,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['5', '6', '2', '8', '7', '1']",[],"['4', '3']","[None, None]"
71,3 finished CPU → ready queue,cpu_to_ready,3,CPU1,"['5', '6', '2', '8', '7', '1', '3']",[],"['4', None]","[None, None]"
71,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['6', '2', '8', '7', '1', '3']",[],"['4', '5']","[None, None]"
72,4 finished CPU → ready queue,cpu_to_ready,4,CPU0,"['6', '2', '8', '7', '1', '3', '4']",[],"[None, '5']","[None, None]"
72,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['2', '8', '7', '1', '3', '4']",[],"['6', '5']","[None, None]"
76,6 finished CPU → ready queue,cpu_to_ready,6,CPU0,"['2', '8', '7', '1', '3', '4', '6']",[],"[None, '5']","[None, None]"
76,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['2', '8', '7', '1', '3', '4', '6', '5']",[],"[None, None]","[None, None]"
76,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['8', '7', '1', '3', '4', '6', '5']",[],"['2', None]","[None, None]"
76,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['7', '1', '3', '4', '6', '5']",[],"['2', '8']","[None, None]"
78,9 added to ready queue,enqueue,9,,"['7', '1', '3', '4', '6', '5', '9']",[],"['2', '8']","[None, None]"
81,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,"['7', '1', '3', '4', '6', '5', '9', '2']",[],"[None, '8']","[None, None]"
81,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,"['7', '1', '3', '4', '6', '5', '9', '2', '8']",[],"[None, None]","[None, None]"
81,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['1', '3', '4', '6', '5', '9', '2', '8']",[],"['7', None]","[None, None]"
81,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['3', '4', '6', '5', '9', '2', '8']",[],"['7', '1']","[None, None]"
82,7 finished CPU → ready queue,cpu_to_ready,7,CPU0,"['3', '4', '6', '5', '9', '2', '8', '7']",[],"[None, '1']","[None, None]"
82,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['4', '6', '5', '9', '2', '8', '7']",[],"['3', '1']","[None, None]"
84,10 added to ready queue,enqueue,10,,"['4', '6', '5', '9', '2', '8', '7', '10']",[],"['3', '1']","[None, None]"
85,1 finished CPU → ready queue,cpu_to_ready,1,CPU1,"['4', '6', '5', '9', '2', '8', '7', '10', '1']",[],"['3', None]","[None, None]"
85,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['6', '5', '9', '2', '8', '7', '10', '1']",[],"['3', '4']","[None, None]"
87,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,"['6', '5', '9', '2', '8', '7', '10', '1', '3']",[],"[None, '4']","[None, None]"
87,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['5', '9', '2', '8', '7', '10', '1', '3']",[],"['6', '4']","[None, None]"
90,4 finished CPU → wait queue,cpu_to_io,4,CPU1,"['5', '9', '2', '8', '7', '10', '1', '3']",['4'],"['6', None]","[None, None]"
90,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['9', '2', '8', '7', '10', '1', '3']",['4'],"['6', '5']","[None, None]"
90,4 dispatched to IO0,dispatch_io,4,IO0,"['9', '2', '8', '7', '10', '1', '3']",[],"['6', '5']","['4', None]"
92,11 added to ready queue,enqueue,11,,"['9', '2', '8', '7', '10', '1', '3', '11']",[],"['6', '5']","['4', None]"
92,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['9', '2', '8', '7', '10', '1', '3', '11', '6']",[],"[None, '5']","['4', None]"
92,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['2', '8', '7', '10', '1', '3', '11', '6']",[],"['9', '5']","['4', None]"
95,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['2', '8', '7', '10', '1', '3', '11', '6', '5']",[],"['9', None]","['4', None]"
95,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['8', '7', '10', '1', '3', '11', '6', '5']",[],"['9', '2']","['4', None]"
96,9 finished CPU → ready queue,cpu_to_ready,9,CPU0,"['8', '7', '10', '1', '3', '11', '6', '5', '9']",[],"[None, '2']","['4', None]"
96,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['7', '10', '1', '3', '11', '6', '5', '9']",[],"['8', '2']","['4', None]"
97,8 finished CPU → wait queue,cpu_to_io,8,CPU0,"['7', '10', '1', '3', '11', '6', '5', '9']",['8'],"[None, '2']","['4', None]"
97,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['10', '1', '3', '11', '6', '5', '9']",['8'],"['7', '2']","['4', None]"
97,8 dispatched to IO1,dispatch_io,8,IO1,"['10', '1', '3', '11', '6', '5', '9']",[],"['7', '2']","['4', '8']"
100,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['10', '1', '3', '11', '6', '5', '9', '2']",[],"['7', None]","['4', '8']"
100,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['1', '3', '11', '6', '5', '9', '2']",[],"['7', '10']","['4', '8']"
102,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,"['1', '3', '11', '6', '5', '9', '2', '7']",[],"[None, '10']","['4', '8']"
102,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['3', '11', '6', '5', '9', '2', '7']",[],"['1', '10']","['4', '8']"
103,10 finished CPU → wait queue,cpu_to_io,10,CPU1,"['3', '11', '6', '5', '9', '2', '7']",['10'],"['1', None]","['4', '8']"
103,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['11', '6', '5', '9', '2', '7']",['10'],"['1', '3']","['4', '8']"
104,12 added to ready queue,enqueue,12,,"['11', '6', '5', '9', '2', '7', '12']",['10'],"['1', '3']","['4', '8']"
105,3 finished CPU → ready queue,cpu_to_ready,3,CPU1,"['11', '6', '5', '9', '2', '7', '12', '3']",['10'],"['1', None]","['4', '8']"
105,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['6', '5', '9', '2', '7', '12', '3']",['10'],"['1', '11']","['4', '8']"
107,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['6', '5', '9', '2', '7', '12', '3', '1']",['10'],"[None, '11']","['4', '8']"
107,4 finished I/O → ready queue,io_to_ready,4,IO0,"['6', '5', '9', '2', '7', '12', '3', '1', '4']",['10'],"[None, '11']","[None, '8']"
107,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['5', '9', '2', '7', '12', '3', '1', '4']",['10'],"['6', '11']","[None, '8']"
107,10 dispatched to IO0,dispatch_io,10,IO0,"['5', '9', '2', '7', '12', '3', '1', '4']",[],"['6', '11']","['10', '8']"
110,11 preempted (RR quantum expired),preempt_cpu,11,CPU1,"['5', '9', '2', '7', '12', '3', '1', '4', '11']",[],"['6', None]","['10', '8']"
110,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['9', '2', '7', '12', '3', '1', '4', '11']",[],"['6', '5']","['10', '8']"
112,6 finished CPU → ready queue,cpu_to_ready,6,CPU0,"['9', '2', '7', '12', '3', '1', '4', '11', '6']",[],"[None, '5']","['10', '8']"
112,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['2', '7', '12', '3', '1', '4', '11', '6']",[],"['9', '5']","['10', '8']"
113,13 added to ready queue,enqueue,13,,"['2', '7', '12', '3', '1', '4', '11', '6', '13']",[],"['9', '5']","['10', '8']"
113,5 finished CPU → ready queue,cpu_to_ready,5,CPU1,"['2', '7', '12', '3', '1', '4', '11', '6', '13', '5']",[],"['9', None]","['10', '8']"
113,10 finished I/O → ready queue,io_to_ready,10,IO0,"['2', '7', '12', '3', '1', '4', '11', '6', '13', '5', '10']",[],"['9', None]","[None, '8']"
113,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['7', '12', '3', '1', '4', '11', '6', '13', '5', '10']",[],"['9', '2']","[None, '8']"
116,9 finished CPU → wait queue,cpu_to_io,9,CPU0,"['7', '12', '3', '1', '4', '11', '6', '13', '5', '10']",['9'],"[None, '2']","[None, '8']"
116,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['12', '3', '1', '4', '11', '6', '13', '5', '10']",['9'],"['7', '2']","[None, '8']"
116,9 dispatched to IO0,dispatch_io,9,IO0,"['12', '3', '1', '4', '11', '6', '13', '5', '10']",[],"['7', '2']","['9', '8']"
118,2 finished CPU → ready queue,cpu_to_ready,2,CPU1,"['12', '3', '1', '4', '11', '6', '13', '5', '10', '2']",[],"['7', None]","['9', '8']"
118,8 finished I/O → ready queue,io_to_ready,8,IO1,"['12', '3', '1', '4', '11', '6', '13', '5', '10', '2', '8']",[],"['7', None]","['9', None]"
118,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['3', '1', '4', '11', '6', '13', '5', '10', '2', '8']",[],"['7', '12']","['9', None]"
121,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,"['3', '1', '4', '11', '6', '13', '5', '10', '2', '8', '7']",[],"[None, '12']","['9', None]"
121,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['1', '4', '11', '6', '13', '5', '10', '2', '8', '7']",[],"['3', '12']","['9', None]"
123,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['1', '4', '11', '6', '13', '5', '10', '2', '8', '7', '12']",[],"['3', None]","['9', None]"
123,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['4', '11', '6', '13', '5', '10', '2', '8', '7', '12']",[],"['3', '1']","['9', None]"
126,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,"['4', '11', '6', '13', '5', '10', '2', '8', '7', '12', '3']",[],"[None, '1']","['9', None]"
126,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['11', '6', '13', '5', '10', '2', '8', '7', '12', '3']",[],"['4', '1']","['9', None]"
127,14 added to ready queue,enqueue,14,,"['11', '6', '13', '5', '10', '2', '8', '7', '12', '3', '14']",[],"['4', '1']","['9', None]"
128,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['11', '6', '13', '5', '10', '2', '8', '7', '12', '3', '14', '1']",[],"['4', None]","['9', None]"
128,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['6', '13', '5', '10', '2', '8', '7', '12', '3', '14', '1']",[],"['4', '11']","['9', None]"
129,4 finished all bursts,finished,4,CPU0,"['6', '13', '5', '10', '2', '8', '7', '12', '3', '14', '1']",[],"[None, '11']","['9', None]"
129,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['13', '5', '10', '2', '8', '7', '12', '3', '14', '1']",[],"['6', '11']","['9', None]"
131,11 finished CPU → wait queue,cpu_to_io,11,CPU1,"['13', '5', '10', '2', '8', '7', '12', '3', '14', '1']",['11'],"['6', None]","['9', None]"
131,9 finished I/O → ready queue,io_to_ready,9,IO0,"['13', '5', '10', '2', '8', '7', '12', '3', '14', '1', '9']",['11'],"['6', None]","[None, None]"
131,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['5', '10', '2', '8', '7', '12', '3', '14', '1', '9']",['11'],"['6', '13']","[None, None]"
131,11 dispatched to IO0,dispatch_io,11,IO0,"['5', '10', '2', '8', '7', '12', '3', '14', '1', '9']",[],"['6', '13']","['11', None]"
134,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['5', '10', '2', '8', '7', '12', '3', '14', '1', '9', '6']",[],"[None, '13']","['11', None]"
134,13 finished CPU → ready queue,cpu_to_ready,13,CPU1,"['5', '10', '2', '8', '7', '12', '3', '14', '1', '9', '6', '13']",[],"[None, None]","['11', None]"
134,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['10', '2', '8', '7', '12', '3', '14', '1', '9', '6', '13']",[],"['5', None]","['11', None]"
134,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['2', '8', '7', '12', '3', '14', '1', '9', '6', '13']",[],"['5', '10']","['11', None]"
135,15 added to ready queue,enqueue,15,,"['2', '8', '7', '12', '3', '14', '1', '9', '6', '13', '15']",[],"['5', '10']","['11', None]"
136,10 finished CPU → wait queue,cpu_to_io,10,CPU1,"['2', '8', '7', '12', '3', '14', '1', '9', '6', '13', '15']",['10'],"['5', None]","['11', None]"
136,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['8', '7', '12', '3', '14', '1', '9', '6', '13', '15']",['10'],"['5', '2']","['11', None]"
136,10 dispatched to IO1,dispatch_io,10,IO1,"['8', '7', '12', '3', '14', '1', '9', '6', '13', '15']",[],"['5', '2']","['11', '10']"
139,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['8', '7', '12', '3', '14', '1', '9', '6', '13', '15', '5']",[],"[None, '2']","['11', '10']"
139,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['7', '12', '3', '14', '1', '9', '6', '13', '15', '5']",[],"['8', '2']","['11', '10']"
141,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['7', '12', '3', '14', '1', '9', '6', '13', '15', '5', '2']",[],"['8', None]","['11', '10']"
141,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['12', '3', '14', '1', '9', '6', '13', '15', '5', '2']",[],"['8', '7']","['11', '10']"
142,10 finished I/O → ready queue,io_to_ready,10,IO1,"['12', '3', '14', '1', '9', '6', '13', '15', '5', '2', '10']",[],"['8', '7']","['11', None]"
144,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['12', '3', '14', '1', '9', '6', '13', '15', '5', '2', '10', '8']",[],"[None, '7']","['11', None]"
144,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['3', '14', '1', '9', '6', '13', '15', '5', '2', '10', '8']",[],"['12', '7']","['11', None]"
145,16 added to ready queue,enqueue,16,,"['3', '14', '1', '9', '6', '13', '15', '5', '2', '10', '8', '16']",[],"['12', '7']","['11', None]"
146,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,"['3', '14', '1', '9', '6', '13', '15', '5', '2', '10', '8', '16', '7']",[],"['12', None]","['11', None]"
146,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['14', '1', '9', '6', '13', '15', '5', '2', '10', '8', '16', '7']",[],"['12', '3']","['11', None]"
148,3 finished all bursts,finished,3,CPU1,"['14', '1', '9', '6', '13', '15', '5', '2', '10', '8', '16', '7']",[],"['12', None]","['11', None]"
148,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['1', '9', '6', '13', '15', '5', '2', '10', '8', '16', '7']",[],"['12', '14']","['11', None]"
149,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['1', '9', '6', '13', '15', '5', '2', '10', '8', '16', '7', '12']",[],"[None, '14']","['11', None]"
149,11 finished I/O → ready queue,io_to_ready,11,IO0,"['1', '9', '6', '13', '15', '5', '2', '10', '8', '16', '7', '12', '11']",[],"[None, '14']","[None, None]"
149,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['9', '6', '13', '15', '5', '2', '10', '8', '16', '7', '12', '11']",[],"['1', '14']","[None, None]"
152,1 finished CPU → wait queue,cpu_to_io,1,CPU0,"['9', '6', '13', '15', '5', '2', '10', '8', '16', '7', '12', '11']",['1'],"[None, '14']","[None, None]"
152,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['6', '13', '15', '5', '2', '10', '8', '16', '7', '12', '11']",['1'],"['9', '14']","[None, None]"
152,1 dispatched to IO0,dispatch_io,1,IO0,"['6', '13', '15', '5', '2', '10', '8', '16', '7', '12', '11']",[],"['9', '14']","['1', None]"
153,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,"['6', '13', '15', '5', '2', '10', '8', '16', '7', '12', '11', '14']",[],"['9', None]","['1', None]"
153,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['13', '15', '5', '2', '10', '8', '16', '7', '12', '11', '14']",[],"['9', '6']","['1', None]"
154,17 added to ready queue,enqueue,17,,"['13', '15', '5', '2', '10', '8', '16', '7', '12', '11', '14', '17']",[],"['9', '6']","['1', None]"
157,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,"['13', '15', '5', '2', '10', '8', '16', '7', '12', '11', '14', '17', '9']",[],"[None, '6']","['1', None]"
157,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['15', '5', '2', '10', '8', '16', '7', '12', '11', '14', '17', '9']",[],"['13', '6']","['1', None]"
158,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['15', '5', '2', '10', '8', '16', '7', '12', '11', '14', '17', '9', '6']",[],"['13', None]","['1', None]"
158,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['5', '2', '10', '8', '16', '7', '12', '11', '14', '17', '9', '6']",[],"['13', '15']","['1', None]"
160,13 finished CPU → wait queue,cpu_to_io,13,CPU0,"['5', '2', '10', '8', '16', '7', '12', '11', '14', '17', '9', '6']",['13'],"[None, '15']","['1', None]"
160,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['2', '10', '8', '16', '7', '12', '11', '14', '17', '9', '6']",['13'],"['5', '15']","['1', None]"
160,13 dispatched to IO1,dispatch_io,13,IO1,"['2', '10', '8', '16', '7', '12', '11', '14', '17', '9', '6']",[],"['5', '15']","['1', '13']"
162,18 added to ready queue,enqueue,18,,"['2', '10', '8', '16', '7', '12', '11', '14', '17', '9', '6', '18']",[],"['5', '15']","['1', '13']"
163,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,"['2', '10', '8', '16', '7', '12', '11', '14', '17', '9', '6', '18', '15']",[],"['5', None]","['1', '13']"
163,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['10', '8', '16', '7', '12', '11', '14', '17', '9', '6', '18', '15']",[],"['5', '2']","['1', '13']"
165,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['10', '8', '16', '7', '12', '11', '14', '17', '9', '6', '18', '15', '5']",[],"[None, '2']","['1', '13']"
165,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['8', '16', '7', '12', '11', '14', '17', '9', '6', '18', '15', '5']",[],"['10', '2']","['1', '13']"
167,19 added to ready queue,enqueue,19,,"['8', '16', '7', '12', '11', '14', '17', '9', '6', '18', '15', '5', '19']",[],"['10', '2']","['1', '13']"
167,10 finished CPU → ready queue,cpu_to_ready,10,CPU0,"['8', '16', '7', '12', '11', '14', '17', '9', '6', '18', '15', '5', '19', '10']",[],"[None, '2']","['1', '13']"
167,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['16', '7', '12', '11', '14', '17', '9', '6', '18', '15', '5', '19', '10']",[],"['8', '2']","['1', '13']"
168,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['16', '7', '12', '11', '14', '17', '9', '6', '18', '15', '5', '19', '10', '2']",[],"['8', None]","['1', '13']"
168,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['7', '12', '11', '14', '17', '9', '6', '18', '15', '5', '19', '10', '2']",[],"['8', '16']","['1', '13']"
169,1 finished I/O → ready queue,io_to_ready,1,IO0,"['7', '12', '11', '14', '17', '9', '6', '18', '15', '5', '19', '10', '2', '1']",[],"['8', '16']","[None, '13']"
170,8 finished CPU → wait queue,cpu_to_io,8,CPU0,"['7', '12', '11', '14', '17', '9', '6', '18', '15', '5', '19', '10', '2', '1']",['8'],"[None, '16']","[None, '13']"
170,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['12', '11', '14', '17', '9', '6', '18', '15', '5', '19', '10', '2', '1']",['8'],"['7', '16']","[None, '13']"
170,8 dispatched to IO0,dispatch_io,8,IO0,"['12', '11', '14', '17', '9', '6', '18', '15', '5', '19', '10', '2', '1']",[],"['7', '16']","['8', '13']"
172,7 finished CPU → ready queue,cpu_to_ready,7,CPU0,"['12', '11', '14', '17', '9', '6', '18', '15', '5', '19', '10', '2', '1', '7']",[],"[None, '16']","['8', '13']"
172,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['11', '14', '17', '9', '6', '18', '15', '5', '19', '10', '2', '1', '7']",[],"['12', '16']","['8', '13']"
173,16 preempted (RR quantum expired),preempt_cpu,16,CPU1,"['11', '14', '17', '9', '6', '18', '15', '5', '19', '10', '2', '1', '7', '16']",[],"['12', None]","['8', '13']"
173,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['14', '17', '9', '6', '18', '15', '5', '19', '10', '2', '1', '7', '16']",[],"['12', '11']","['8', '13']"
176,12 finished CPU → wait queue,cpu_to_io,12,CPU0,"['14', '17', '9', '6', '18', '15', '5', '19', '10', '2', '1', '7', '16']",['12'],"[None, '11']","['8', '13']"
176,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['17', '9', '6', '18', '15', '5', '19', '10', '2', '1', '7', '16']",['12'],"['14', '11']","['8', '13']"
177,14 finished CPU → wait queue,cpu_to_io,14,CPU0,"['17', '9', '6', '18', '15', '5', '19', '10', '2', '1', '7', '16']","['12', '14']","[None, '11']","['8', '13']"
177,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['9', '6', '18', '15', '5', '19', '10', '2', '1', '7', '16']","['12', '14']","['17', '11']","['8', '13']"
178,20 added to ready queue,enqueue,20,,"['9', '6', '18', '15', '5', '19', '10', '2', '1', '7', '16', '20']","['12', '14']","['17', '11']","['8', '13']"
178,11 preempted (RR quantum expired),preempt_cpu,11,CPU1,"['9', '6', '18', '15', '5', '19', '10', '2', '1', '7', '16', '20', '11']","['12', '14']","['17', None]","['8', '13']"
178,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['6', '18', '15', '5', '19', '10', '2', '1', '7', '16', '20', '11']","['12', '14']","['17', '9']","['8', '13']"
179,9 finished CPU → wait queue,cpu_to_io,9,CPU1,"['6', '18', '15', '5', '19', '10', '2', '1', '7', '16', '20', '11']","['12', '14', '9']","['17', None]","['8', '13']"
179,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['18', '15', '5', '19', '10', '2', '1', '7', '16', '20', '11']","['12', '14', '9']","['17', '6']","['8', '13']"
182,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,"['18', '15', '5', '19', '10', '2', '1', '7', '16', '20', '11', '17']","['12', '14', '9']","[None, '6']","['8', '13']"
182,13 finished I/O → ready queue,io_to_ready,13,IO1,"['18', '15', '5', '19', '10', '2', '1', '7', '16', '20', '11', '17', '13']","['12', '14', '9']","[None, '6']","['8', None]"
182,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['15', '5', '19', '10', '2', '1', '7', '16', '20', '11', '17', '13']","['12', '14', '9']","['18', '6']","['8', None]"
182,12 dispatched to IO1,dispatch_io,12,IO1,"['15', '5', '19', '10', '2', '1', '7', '16', '20', '11', '17', '13']","['14', '9']","['18', '6']","['8', '12']"
184,6 finished CPU → ready queue,cpu_to_ready,6,CPU1,"['15', '5', '19', '10', '2', '1', '7', '16', '20', '11', '17', '13', '6']","['14', '9']","['18', None]","['8', '12']"
184,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['5', '19', '10', '2', '1', '7', '16', '20', '11', '17', '13', '6']","['14', '9']","['18', '15']","['8', '12']"
186,21 added to ready queue,enqueue,21,,"['5', '19', '10', '2', '1', '7', '16', '20', '11', '17', '13', '6', '21']","['14', '9']","['18', '15']","['8', '12']"
187,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,"['5', '19', '10', '2', '1', '7', '16', '20', '11', '17', '13', '6', '21', '18']","['14', '9']","[None, '15']","['8', '12']"
187,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['19', '10', '2', '1', '7', '16', '20', '11', '17', '13', '6', '21', '18']","['14', '9']","['5', '15']","['8', '12']"
189,5 finished CPU → ready queue,cpu_to_ready,5,CPU0,"['19', '10', '2', '1', '7', '16', '20', '11', '17', '13', '6', '21', '18', '5']","['14', '9']","[None, '15']","['8', '12']"
189,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,"['19', '10', '2', '1', '7', '16', '20', '11', '17', '13', '6', '21', '18', '5', '15']","['14', '9']","[None, None]","['8', '12']"
189,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['10', '2', '1', '7', '16', '20', '11', '17', '13', '6', '21', '18', '5', '15']","['14', '9']","['19', None]","['8', '12']"
189,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['2', '1', '7', '16', '20', '11', '17', '13', '6', '21', '18', '5', '15']","['14', '9']","['19', '10']","['8', '12']"
193,10 finished CPU → wait queue,cpu_to_io,10,CPU1,"['2', '1', '7', '16', '20', '11', '17', '13', '6', '21', '18', '5', '15']","['14', '9', '10']","['19', None]","['8', '12']"
193,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['1', '7', '16', '20', '11', '17', '13', '6', '21', '18', '5', '15']","['14', '9', '10']","['19', '2']","['8', '12']"
194,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,"['1', '7', '16', '20', '11', '17', '13', '6', '21', '18', '5', '15', '19']","['14', '9', '10']","[None, '2']","['8', '12']"
194,8 finished I/O → ready queue,io_to_ready,8,IO0,"['1', '7', '16', '20', '11', '17', '13', '6', '21', '18', '5', '15', '19', '8']","['14', '9', '10']","[None, '2']","[None, '12']"
194,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['7', '16', '20', '11', '17', '13', '6', '21', '18', '5', '15', '19', '8']","['14', '9', '10']","['1', '2']","[None, '12']"
194,14 dispatched to IO0,dispatch_io,14,IO0,"['7', '16', '20', '11', '17', '13', '6', '21', '18', '5', '15', '19', '8']","['9', '10']","['1', '2']","['14', '12']"
195,22 added to ready queue,enqueue,22,,"['7', '16', '20', '11', '17', '13', '6', '21', '18', '5', '15', '19', '8', '22']","['9', '10']","['1', '2']","['14', '12']"
195,2 finished CPU → ready queue,cpu_to_ready,2,CPU1,"['7', '16', '20', '11', '17', '13', '6', '21', '18', '5', '15', '19', '8', '22', '2']","['9', '10']","['1', None]","['14', '12']"
195,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['16', '20', '11', '17', '13', '6', '21', '18', '5', '15', '19', '8', '22', '2']","['9', '10']","['1', '7']","['14', '12']"
197,1 finished CPU → wait queue,cpu_to_io,1,CPU0,"['16', '20', '11', '17', '13', '6', '21', '18', '5', '15', '19', '8', '22', '2']","['9', '10', '1']","[None, '7']","['14', '12']"
197,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['20', '11', '17', '13', '6', '21', '18', '5', '15', '19', '8', '22', '2']","['9', '10', '1']","['16', '7']","['14', '12']"
198,12 finished I/O → ready queue,io_to_ready,12,IO1,"['20', '11', '17', '13', '6', '21', '18', '5', '15', '19', '8', '22', '2', '12']","['9', '10', '1']","['16', '7']","['14', None]"
198,9 dispatched to IO1,dispatch_io,9,IO1,"['20', '11', '17', '13', '6', '21', '18', '5', '15', '19', '8', '22', '2', '12']","['10', '1']","['16', '7']","['14', '9']"
200,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,"['20', '11', '17', '13', '6', '21', '18', '5', '15', '19', '8', '22', '2', '12', '7']","['10', '1']","['16', None]","['14', '9']"
200,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['11', '17', '13', '6', '21', '18', '5', '15', '19', '8', '22', '2', '12', '7']","['10', '1']","['16', '20']","['14', '9']"
202,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,"['11', '17', '13', '6', '21', '18', '5', '15', '19', '8', '22', '2', '12', '7', '16']","['10', '1']","[None, '20']","['14', '9']"
202,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['17', '13', '6', '21', '18', '5', '15', '19', '8', '22', '2', '12', '7', '16']","['10', '1']","['11', '20']","['14', '9']"
205,20 preempted (RR quantum expired),preempt_cpu,20,CPU1,"['17', '13', '6', '21', '18', '5', '15', '19', '8', '22', '2', '12', '7', '16', '20']","['10', '1']","['11', None]","['14', '9']"
205,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['13', '6', '21', '18', '5', '15', '19', '8', '22', '2', '12', '7', '16', '20']","['10', '1']","['11', '17']","['14', '9']"
207,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,"['13', '6', '21', '18', '5', '15', '19', '8', '22', '2', '12', '7', '16', '20', '11']","['10', '1']","[None, '17']","['14', '9']"
207,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['6', '21', '18', '5', '15', '19', '8', '22', '2', '12', '7', '16', '20', '11']","['10', '1']","['13', '17']","['14', '9']"
208,17 finished CPU → ready queue,cpu_to_ready,17,CPU1,"['6', '21', '18', '5', '15', '19', '8', '22', '2', '12', '7', '16', '20', '11', '17']","['10', '1']","['13', None]","['14', '9']"
208,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['21', '18', '5', '15', '19', '8', '22', '2', '12', '7', '16', '20', '11', '17']","['10', '1']","['13', '6']","['14', '9']"
209,23 added to ready queue,enqueue,23,,"['21', '18', '5', '15', '19', '8', '22', '2', '12', '7', '16', '20', '11', '17', '23']","['10', '1']","['13', '6']","['14', '9']"
212,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['21', '18', '5', '15', '19', '8', '22', '2', '12', '7', '16', '20', '11', '17', '23', '13']","['10', '1']","[None, '6']","['14', '9']"
212,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['18', '5', '15', '19', '8', '22', '2', '12', '7', '16', '20', '11', '17', '23', '13']","['10', '1']","['21', '6']","['14', '9']"
213,21 finished CPU → wait queue,cpu_to_io,21,CPU0,"['18', '5', '15', '19', '8', '22', '2', '12', '7', '16', '20', '11', '17', '23', '13']","['10', '1', '21']","[None, '6']","['14', '9']"
213,6 finished CPU → ready queue,cpu_to_ready,6,CPU1,"['18', '5', '15', '19', '8', '22', '2', '12', '7', '16', '20', '11', '17', '23', '13', '6']","['10', '1', '21']","[None, None]","['14', '9']"
213,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['5', '15', '19', '8', '22', '2', '12', '7', '16', '20', '11', '17', '23', '13', '6']","['10', '1', '21']","['18', None]","['14', '9']"
213,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['15', '19', '8', '22', '2', '12', '7', '16', '20', '11', '17', '23', '13', '6']","['10', '1', '21']","['18', '5']","['14', '9']"
214,9 finished I/O → ready queue,io_to_ready,9,IO1,"['15', '19', '8', '22', '2', '12', '7', '16', '20', '11', '17', '23', '13', '6', '9']","['10', '1', '21']","['18', '5']","['14', None]"
214,10 dispatched to IO1,dispatch_io,10,IO1,"['15', '19', '8', '22', '2', '12', '7', '16', '20', '11', '17', '23', '13', '6', '9']","['1', '21']","['18', '5']","['14', '10']"
215,14 finished I/O → ready queue,io_to_ready,14,IO0,"['15', '19', '8', '22', '2', '12', '7', '16', '20', '11', '17', '23', '13', '6', '9', '14']","['1', '21']","['18', '5']","[None, '10']"
215,1 dispatched to IO0,dispatch_io,1,IO0,"['15', '19', '8', '22', '2', '12', '7', '16', '20', '11', '17', '23', '13', '6', '9', '14']",['21'],"['18', '5']","['1', '10']"
218,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,"['15', '19', '8', '22', '2', '12', '7', '16', '20', '11', '17', '23', '13', '6', '9', '14', '18']",['21'],"[None, '5']","['1', '10']"
218,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['15', '19', '8', '22', '2', '12', '7', '16', '20', '11', '17', '23', '13', '6', '9', '14', '18', '5']",['21'],"[None, None]","['1', '10']"
218,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['19', '8', '22', '2', '12', '7', '16', '20', '11', '17', '23', '13', '6', '9', '14', '18', '5']",['21'],"['15', None]","['1', '10']"
218,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['8', '22', '2', '12', '7', '16', '20', '11', '17', '23', '13', '6', '9', '14', '18', '5']",['21'],"['15', '19']","['1', '10']"
219,19 finished CPU → ready queue,cpu_to_ready,19,CPU1,"['8', '22', '2', '12', '7', '16', '20', '11', '17', '23', '13', '6', '9', '14', '18', '5', '19']",['21'],"['15', None]","['1', '10']"
219,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['22', '2', '12', '7', '16', '20', '11', '17', '23', '13', '6', '9', '14', '18', '5', '19']",['21'],"['15', '8']","['1', '10']"
221,24 added to ready queue,enqueue,24,,"['22', '2', '12', '7', '16', '20', '11', '17', '23', '13', '6', '9', '14', '18', '5', '19', '24']",['21'],"['15', '8']","['1', '10']"
221,15 finished CPU → wait queue,cpu_to_io,15,CPU0,"['22', '2', '12', '7', '16', '20', '11', '17', '23', '13', '6', '9', '14', '18', '5', '19', '24']","['21', '15']","[None, '8']","['1', '10']"
221,10 finished I/O → ready queue,io_to_ready,10,IO1,"['22', '2', '12', '7', '16', '20', '11', '17', '23', '13', '6', '9', '14', '18', '5', '19', '24', '10']","['21', '15']","[None, '8']","['1', None]"
221,22 dispatched to CPU0,dispatch_cpu,22,CPU0,"['2', '12', '7', '16', '20', '11', '17', '23', '13', '6', '9', '14', '18', '5', '19', '24', '10']","['21', '15']","['22', '8']","['1', None]"
221,21 dispatched to IO1,dispatch_io,21,IO1,"['2', '12', '7', '16', '20', '11', '17', '23', '13', '6', '9', '14', '18', '5', '19', '24', '10']",['15'],"['22', '8']","['1', '21']"
224,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,"['2', '12', '7', '16', '20', '11', '17', '23', '13', '6', '9', '14', '18', '5', '19', '24', '10', '8']",['15'],"['22', None]","['1', '21']"
224,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['12', '7', '16', '20', '11', '17', '23', '13', '6', '9', '14', '18', '5', '19', '24', '10', '8']",['15'],"['22', '2']","['1', '21']"
226,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,"['12', '7', '16', '20', '11', '17', '23', '13', '6', '9', '14', '18', '5', '19', '24', '10', '8', '22']",['15'],"[None, '2']","['1', '21']"
226,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['7', '16', '20', '11', '17', '23', '13', '6', '9', '14', '18', '5', '19', '24', '10', '8', '22']",['15'],"['12', '2']","['1', '21']"
229,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['7', '16', '20', '11', '17', '23', '13', '6', '9', '14', '18', '5', '19', '24', '10', '8', '22', '2']",['15'],"['12', None]","['1', '21']"
229,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['16', '20', '11', '17', '23', '13', '6', '9', '14', '18', '5', '19', '24', '10', '8', '22', '2']",['15'],"['12', '7']","['1', '21']"
231,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['16', '20', '11', '17', '23', '13', '6', '9', '14', '18', '5', '19', '24', '10', '8', '22', '2', '12']",['15'],"[None, '7']","['1', '21']"
231,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['20', '11', '17', '23', '13', '6', '9', '14', '18', '5', '19', '24', '10', '8', '22', '2', '12']",['15'],"['16', '7']","['1', '21']"
234,16 finished CPU → wait queue,cpu_to_io,16,CPU0,"['20', '11', '17', '23', '13', '6', '9', '14', '18', '5', '19', '24', '10', '8', '22', '2', '12']","['15', '16']","[None, '7']","['1', '21']"
234,7 finished CPU → ready queue,cpu_to_ready,7,CPU1,"['20', '11', '17', '23', '13', '6', '9', '14', '18', '5', '19', '24', '10', '8', '22', '2', '12', '7']","['15', '16']","[None, None]","['1', '21']"
234,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['11', '17', '23', '13', '6', '9', '14', '18', '5', '19', '24', '10', '8', '22', '2', '12', '7']","['15', '16']","['20', None]","['1', '21']"
234,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['17', '23', '13', '6', '9', '14', '18', '5', '19', '24', '10', '8', '22', '2', '12', '7']","['15', '16']","['20', '11']","['1', '21']"
236,25 added to ready queue,enqueue,25,,"['17', '23', '13', '6', '9', '14', '18', '5', '19', '24', '10', '8', '22', '2', '12', '7', '25']","['15', '16']","['20', '11']","['1', '21']"
236,11 finished CPU → wait queue,cpu_to_io,11,CPU1,"['17', '23', '13', '6', '9', '14', '18', '5', '19', '24', '10', '8', '22', '2', '12', '7', '25']","['15', '16', '11']","['20', None]","['1', '21']"
236,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['23', '13', '6', '9', '14', '18', '5', '19', '24', '10', '8', '22', '2', '12', '7', '25']","['15', '16', '11']","['20', '17']","['1', '21']"
239,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,"['23', '13', '6', '9', '14', '18', '5', '19', '24', '10', '8', '22', '2', '12', '7', '25', '20']","['15', '16', '11']","[None, '17']","['1', '21']"
239,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['13', '6', '9', '14', '18', '5', '19', '24', '10', '8', '22', '2', '12', '7', '25', '20']","['15', '16', '11']","['23', '17']","['1', '21']"
241,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,"['13', '6', '9', '14', '18', '5', '19', '24', '10', '8', '22', '2', '12', '7', '25', '20', '17']","['15', '16', '11']","['23', None]","['1', '21']"
241,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['6', '9', '14', '18', '5', '19', '24', '10', '8', '22', '2', '12', '7', '25', '20', '17']","['15', '16', '11']","['23', '13']","['1', '21']"
242,26 added to ready queue,enqueue,26,,"['6', '9', '14', '18', '5', '19', '24', '10', '8', '22', '2', '12', '7', '25', '20', '17', '26']","['15', '16', '11']","['23', '13']","['1', '21']"
244,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,"['6', '9', '14', '18', '5', '19', '24', '10', '8', '22', '2', '12', '7', '25', '20', '17', '26', '23']","['15', '16', '11']","[None, '13']","['1', '21']"
244,13 finished CPU → wait queue,cpu_to_io,13,CPU1,"['6', '9', '14', '18', '5', '19', '24', '10', '8', '22', '2', '12', '7', '25', '20', '17', '26', '23']","['15', '16', '11', '13']","[None, None]","['1', '21']"
244,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['9', '14', '18', '5', '19', '24', '10', '8', '22', '2', '12', '7', '25', '20', '17', '26', '23']","['15', '16', '11', '13']","['6', None]","['1', '21']"
244,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['14', '18', '5', '19', '24', '10', '8', '22', '2', '12', '7', '25', '20', '17', '26', '23']","['15', '16', '11', '13']","['6', '9']","['1', '21']"
246,9 finished CPU → ready queue,cpu_to_ready,9,CPU1,"['14', '18', '5', '19', '24', '10', '8', '22', '2', '12', '7', '25', '20', '17', '26', '23', '9']","['15', '16', '11', '13']","['6', None]","['1', '21']"
246,1 finished I/O → ready queue,io_to_ready,1,IO0,"['14', '18', '5', '19', '24', '10', '8', '22', '2', '12', '7', '25', '20', '17', '26', '23', '9', '1']","['15', '16', '11', '13']","['6', None]","[None, '21']"
246,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['18', '5', '19', '24', '10', '8', '22', '2', '12', '7', '25', '20', '17', '26', '23', '9', '1']","['15', '16', '11', '13']","['6', '14']","[None, '21']"
246,15 dispatched to IO0,dispatch_io,15,IO0,"['18', '5', '19', '24', '10', '8', '22', '2', '12', '7', '25', '20', '17', '26', '23', '9', '1']","['16', '11', '13']","['6', '14']","['15', '21']"
248,6 finished CPU → wait queue,cpu_to_io,6,CPU0,"['18', '5', '19', '24', '10', '8', '22', '2', '12', '7', '25', '20', '17', '26', '23', '9', '1']","['16', '11', '13', '6']","[None, '14']","['15', '21']"
248,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['5', '19', '24', '10', '8', '22', '2', '12', '7', '25', '20', '17', '26', '23', '9', '1']","['16', '11', '13', '6']","['18', '14']","['15', '21']"
250,18 finished CPU → wait queue,cpu_to_io,18,CPU0,"['5', '19', '24', '10', '8', '22', '2', '12', '7', '25', '20', '17', '26', '23', '9', '1']","['16', '11', '13', '6', '18']","[None, '14']","['15', '21']"
250,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['19', '24', '10', '8', '22', '2', '12', '7', '25', '20', '17', '26', '23', '9', '1']","['16', '11', '13', '6', '18']","['5', '14']","['15', '21']"
251,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,"['19', '24', '10', '8', '22', '2', '12', '7', '25', '20', '17', '26', '23', '9', '1', '14']","['16', '11', '13', '6', '18']","['5', None]","['15', '21']"
251,21 finished I/O → ready queue,io_to_ready,21,IO1,"['19', '24', '10', '8', '22', '2', '12', '7', '25', '20', '17', '26', '23', '9', '1', '14', '21']","['16', '11', '13', '6', '18']","['5', None]","['15', None]"
251,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['24', '10', '8', '22', '2', '12', '7', '25', '20', '17', '26', '23', '9', '1', '14', '21']","['16', '11', '13', '6', '18']","['5', '19']","['15', None]"
251,16 dispatched to IO1,dispatch_io,16,IO1,"['24', '10', '8', '22', '2', '12', '7', '25', '20', '17', '26', '23', '9', '1', '14', '21']","['11', '13', '6', '18']","['5', '19']","['15', '16']"
253,5 finished CPU → wait queue,cpu_to_io,5,CPU0,"['24', '10', '8', '22', '2', '12', '7', '25', '20', '17', '26', '23', '9', '1', '14', '21']","['11', '13', '6', '18', '5']","[None, '19']","['15', '16']"
253,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['10', '8', '22', '2', '12', '7', '25', '20', '17', '26', '23', '9', '1', '14', '21']","['11', '13', '6', '18', '5']","['24', '19']","['15', '16']"
254,27 added to ready queue,enqueue,27,,"['10', '8', '22', '2', '12', '7', '25', '20', '17', '26', '23', '9', '1', '14', '21', '27']","['11', '13', '6', '18', '5']","['24', '19']","['15', '16']"
254,19 finished CPU → wait queue,cpu_to_io,19,CPU1,"['10', '8', '22', '2', '12', '7', '25', '20', '17', '26', '23', '9', '1', '14', '21', '27']","['11', '13', '6', '18', '5', '19']","['24', None]","['15', '16']"
254,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['8', '22', '2', '12', '7', '25', '20', '17', '26', '23', '9', '1', '14', '21', '27']","['11', '13', '6', '18', '5', '19']","['24', '10']","['15', '16']"
258,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,"['8', '22', '2', '12', '7', '25', '20', '17', '26', '23', '9', '1', '14', '21', '27', '24']","['11', '13', '6', '18', '5', '19']","[None, '10']","['15', '16']"
258,10 finished CPU → ready queue,cpu_to_ready,10,CPU1,"['8', '22', '2', '12', '7', '25', '20', '17', '26', '23', '9', '1', '14', '21', '27', '24', '10']","['11', '13', '6', '18', '5', '19']","[None, None]","['15', '16']"
258,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['22', '2', '12', '7', '25', '20', '17', '26', '23', '9', '1', '14', '21', '27', '24', '10']","['11', '13', '6', '18', '5', '19']","['8', None]","['15', '16']"
258,22 dispatched to CPU1,dispatch_cpu,22,CPU1,"['2', '12', '7', '25', '20', '17', '26', '23', '9', '1', '14', '21', '27', '24', '10']","['11', '13', '6', '18', '5', '19']","['8', '22']","['15', '16']"
261,22 finished CPU → wait queue,cpu_to_io,22,CPU1,"['2', '12', '7', '25', '20', '17', '26', '23', '9', '1', '14', '21', '27', '24', '10']","['11', '13', '6', '18', '5', '19', '22']","['8', None]","['15', '16']"
261,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['12', '7', '25', '20', '17', '26', '23', '9', '1', '14', '21', '27', '24', '10']","['11', '13', '6', '18', '5', '19', '22']","['8', '2']","['15', '16']"
263,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['12', '7', '25', '20', '17', '26', '23', '9', '1', '14', '21', '27', '24', '10', '8']","['11', '13', '6', '18', '5', '19', '22']","[None, '2']","['15', '16']"
263,2 finished CPU → ready queue,cpu_to_ready,2,CPU1,"['12', '7', '25', '20', '17', '26', '23', '9', '1', '14', '21', '27', '24', '10', '8', '2']","['11', '13', '6', '18', '5', '19', '22']","[None, None]","['15', '16']"
263,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['7', '25', '20', '17', '26', '23', '9', '1', '14', '21', '27', '24', '10', '8', '2']","['11', '13', '6', '18', '5', '19', '22']","['12', None]","['15', '16']"
263,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['25', '20', '17', '26', '23', '9', '1', '14', '21', '27', '24', '10', '8', '2']","['11', '13', '6', '18', '5', '19', '22']","['12', '7']","['15', '16']"
264,28 added to ready queue,enqueue,28,,"['25', '20', '17', '26', '23', '9', '1', '14', '21', '27', '24', '10', '8', '2', '28']","['11', '13', '6', '18', '5', '19', '22']","['12', '7']","['15', '16']"
266,7 finished CPU → ready queue,cpu_to_ready,7,CPU1,"['25', '20', '17', '26', '23', '9', '1', '14', '21', '27', '24', '10', '8', '2', '28', '7']","['11', '13', '6', '18', '5', '19', '22']","['12', None]","['15', '16']"
266,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['20', '17', '26', '23', '9', '1', '14', '21', '27', '24', '10', '8', '2', '28', '7']","['11', '13', '6', '18', '5', '19', '22']","['12', '25']","['15', '16']"
268,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['20', '17', '26', '23', '9', '1', '14', '21', '27', '24', '10', '8', '2', '28', '7', '12']","['11', '13', '6', '18', '5', '19', '22']","[None, '25']","['15', '16']"
268,15 finished I/O → ready queue,io_to_ready,15,IO0,"['20', '17', '26', '23', '9', '1', '14', '21', '27', '24', '10', '8', '2', '28', '7', '12', '15']","['11', '13', '6', '18', '5', '19', '22']","[None, '25']","[None, '16']"
268,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['17', '26', '23', '9', '1', '14', '21', '27', '24', '10', '8', '2', '28', '7', '12', '15']","['11', '13', '6', '18', '5', '19', '22']","['20', '25']","[None, '16']"
268,11 dispatched to IO0,dispatch_io,11,IO0,"['17', '26', '23', '9', '1', '14', '21', '27', '24', '10', '8', '2', '28', '7', '12', '15']","['13', '6', '18', '5', '19', '22']","['20', '25']","['11', '16']"
269,16 finished I/O → ready queue,io_to_ready,16,IO1,"['17', '26', '23', '9', '1', '14', '21', '27', '24', '10', '8', '2', '28', '7', '12', '15', '16']","['13', '6', '18', '5', '19', '22']","['20', '25']","['11', None]"
269,13 dispatched to IO1,dispatch_io,13,IO1,"['17', '26', '23', '9', '1', '14', '21', '27', '24', '10', '8', '2', '28', '7', '12', '15', '16']","['6', '18', '5', '19', '22']","['20', '25']","['11', '13']"
270,25 finished CPU → wait queue,cpu_to_io,25,CPU1,"['17', '26', '23', '9', '1', '14', '21', '27', '24', '10', '8', '2', '28', '7', '12', '15', '16']","['6', '18', '5', '19', '22', '25']","['20', None]","['11', '13']"
270,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['26', '23', '9', '1', '14', '21', '27', '24', '10', '8', '2', '28', '7', '12', '15', '16']","['6', '18', '5', '19', '22', '25']","['20', '17']","['11', '13']"
271,20 finished CPU → ready queue,cpu_to_ready,20,CPU0,"['26', '23', '9', '1', '14', '21', '27', '24', '10', '8', '2', '28', '7', '12', '15', '16', '20']","['6', '18', '5', '19', '22', '25']","[None, '17']","['11', '13']"
271,26 dispatched to CPU0,dispatch_cpu,26,CPU0,"['23', '9', '1', '14', '21', '27', '24', '10', '8', '2', '28', '7', '12', '15', '16', '20']","['6', '18', '5', '19', '22', '25']","['26', '17']","['11', '13']"
272,29 added to ready queue,enqueue,29,,"['23', '9', '1', '14', '21', '27', '24', '10', '8', '2', '28', '7', '12', '15', '16', '20', '29']","['6', '18', '5', '19', '22', '25']","['26', '17']","['11', '13']"
275,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,"['23', '9', '1', '14', '21', '27', '24', '10', '8', '2', '28', '7', '12', '15', '16', '20', '29', '17']","['6', '18', '5', '19', '22', '25']","['26', None]","['11', '13']"
275,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['9', '1', '14', '21', '27', '24', '10', '8', '2', '28', '7', '12', '15', '16', '20', '29', '17']","['6', '18', '5', '19', '22', '25']","['26', '23']","['11', '13']"
276,26 preempted (RR quantum expired),preempt_cpu,26,CPU0,"['9', '1', '14', '21', '27', '24', '10', '8', '2', '28', '7', '12', '15', '16', '20', '29', '17', '26']","['6', '18', '5', '19', '22', '25']","[None, '23']","['11', '13']"
276,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['1', '14', '21', '27', '24', '10', '8', '2', '28', '7', '12', '15', '16', '20', '29', '17', '26']","['6', '18', '5', '19', '22', '25']","['9', '23']","['11', '13']"
278,23 finished CPU → ready queue,cpu_to_ready,23,CPU1,"['1', '14', '21', '27', '24', '10', '8', '2', '28', '7', '12', '15', '16', '20', '29', '17', '26', '23']","['6', '18', '5', '19', '22', '25']","['9', None]","['11', '13']"
278,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['14', '21', '27', '24', '10', '8', '2', '28', '7', '12', '15', '16', '20', '29', '17', '26', '23']","['6', '18', '5', '19', '22', '25']","['9', '1']","['11', '13']"
281,30 added to ready queue,enqueue,30,,"['14', '21', '27', '24', '10', '8', '2', '28', '7', '12', '15', '16', '20', '29', '17', '26', '23', '30']","['6', '18', '5', '19', '22', '25']","['9', '1']","['11', '13']"
281,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,"['14', '21', '27', '24', '10', '8', '2', '28', '7', '12', '15', '16', '20', '29', '17', '26', '23', '30', '9']","['6', '18', '5', '19', '22', '25']","[None, '1']","['11', '13']"
281,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['21', '27', '24', '10', '8', '2', '28', '7', '12', '15', '16', '20', '29', '17', '26', '23', '30', '9']","['6', '18', '5', '19', '22', '25']","['14', '1']","['11', '13']"
283,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['21', '27', '24', '10', '8', '2', '28', '7', '12', '15', '16', '20', '29', '17', '26', '23', '30', '9', '1']","['6', '18', '5', '19', '22', '25']","['14', None]","['11', '13']"
283,11 finished I/O → ready queue,io_to_ready,11,IO0,"['21', '27', '24', '10', '8', '2', '28', '7', '12', '15', '16', '20', '29', '17', '26', '23', '30', '9', '1', '11']","['6', '18', '5', '19', '22', '25']","['14', None]","[None, '13']"
283,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['27', '24', '10', '8', '2', '28', '7', '12', '15', '16', '20', '29', '17', '26', '23', '30', '9', '1', '11']","['6', '18', '5', '19', '22', '25']","['14', '21']","[None, '13']"
283,6 dispatched to IO0,dispatch_io,6,IO0,"['27', '24', '10', '8', '2', '28', '7', '12', '15', '16', '20', '29', '17', '26', '23', '30', '9', '1', '11']","['18', '5', '19', '22', '25']","['14', '21']","['6', '13']"
285,13 finished I/O → ready queue,io_to_ready,13,IO1,"['27', '24', '10', '8', '2', '28', '7', '12', '15', '16', '20', '29', '17', '26', '23', '30', '9', '1', '11', '13']","['18', '5', '19', '22', '25']","['14', '21']","['6', None]"
285,18 dispatched to IO1,dispatch_io,18,IO1,"['27', '24', '10', '8', '2', '28', '7', '12', '15', '16', '20', '29', '17', '26', '23', '30', '9', '1', '11', '13']","['5', '19', '22', '25']","['14', '21']","['6', '18']"
286,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,"['27', '24', '10', '8', '2', '28', '7', '12', '15', '16', '20', '29', '17', '26', '23', '30', '9', '1', '11', '13', '14']","['5', '19', '22', '25']","[None, '21']","['6', '18']"
286,27 dispatched to CPU0,dispatch_cpu,27,CPU0,"['24', '10', '8', '2', '28', '7', '12', '15', '16', '20', '29', '17', '26', '23', '30', '9', '1', '11', '13', '14']","['5', '19', '22', '25']","['27', '21']","['6', '18']"
288,21 preempted (RR quantum expired),preempt_cpu,21,CPU1,"['24', '10', '8', '2', '28', '7', '12', '15', '16', '20', '29', '17', '26', '23', '30', '9', '1', '11', '13', '14', '21']","['5', '19', '22', '25']","['27', None]","['6', '18']"
288,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['10', '8', '2', '28', '7', '12', '15', '16', '20', '29', '17', '26', '23', '30', '9', '1', '11', '13', '14', '21']","['5', '19', '22', '25']","['27', '24']","['6', '18']"
290,24 finished CPU → ready queue,cpu_to_ready,24,CPU1,"['10', '8', '2', '28', '7', '12', '15', '16', '20', '29', '17', '26', '23', '30', '9', '1', '11', '13', '14', '21', '24']","['5', '19', '22', '25']","['27', None]","['6', '18']"
290,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['8', '2', '28', '7', '12', '15', '16', '20', '29', '17', '26', '23', '30', '9', '1', '11', '13', '14', '21', '24']","['5', '19', '22', '25']","['27', '10']","['6', '18']"
291,27 preempted (RR quantum expired),preempt_cpu,27,CPU0,"['8', '2', '28', '7', '12', '15', '16', '20', '29', '17', '26', '23', '30', '9', '1', '11', '13', '14', '21', '24', '27']","['5', '19', '22', '25']","[None, '10']","['6', '18']"
291,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['2', '28', '7', '12', '15', '16', '20', '29', '17', '26', '23', '30', '9', '1', '11', '13', '14', '21', '24', '27']","['5', '19', '22', '25']","['8', '10']","['6', '18']"
292,31 added to ready queue,enqueue,31,,"['2', '28', '7', '12', '15', '16', '20', '29', '17', '26', '23', '30', '9', '1', '11', '13', '14', '21', '24', '27', '31']","['5', '19', '22', '25']","['8', '10']","['6', '18']"
292,10 finished CPU → ready queue,cpu_to_ready,10,CPU1,"['2', '28', '7', '12', '15', '16', '20', '29', '17', '26', '23', '30', '9', '1', '11', '13', '14', '21', '24', '27', '31', '10']","['5', '19', '22', '25']","['8', None]","['6', '18']"
292,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['28', '7', '12', '15', '16', '20', '29', '17', '26', '23', '30', '9', '1', '11', '13', '14', '21', '24', '27', '31', '10']","['5', '19', '22', '25']","['8', '2']","['6', '18']"
294,8 finished CPU → wait queue,cpu_to_io,8,CPU0,"['28', '7', '12', '15', '16', '20', '29', '17', '26', '23', '30', '9', '1', '11', '13', '14', '21', '24', '27', '31', '10']","['5', '19', '22', '25', '8']","[None, '2']","['6', '18']"
294,18 finished I/O → ready queue,io_to_ready,18,IO1,"['28', '7', '12', '15', '16', '20', '29', '17', '26', '23', '30', '9', '1', '11', '13', '14', '21', '24', '27', '31', '10', '18']","['5', '19', '22', '25', '8']","[None, '2']","['6', None]"
294,28 dispatched to CPU0,dispatch_cpu,28,CPU0,"['7', '12', '15', '16', '20', '29', '17', '26', '23', '30', '9', '1', '11', '13', '14', '21', '24', '27', '31', '10', '18']","['5', '19', '22', '25', '8']","['28', '2']","['6', None]"
294,5 dispatched to IO1,dispatch_io,5,IO1,"['7', '12', '15', '16', '20', '29', '17', '26', '23', '30', '9', '1', '11', '13', '14', '21', '24', '27', '31', '10', '18']","['19', '22', '25', '8']","['28', '2']","['6', '5']"
297,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['7', '12', '15', '16', '20', '29', '17', '26', '23', '30', '9', '1', '11', '13', '14', '21', '24', '27', '31', '10', '18', '2']","['19', '22', '25', '8']","['28', None]","['6', '5']"
297,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['12', '15', '16', '20', '29', '17', '26', '23', '30', '9', '1', '11', '13', '14', '21', '24', '27', '31', '10', '18', '2']","['19', '22', '25', '8']","['28', '7']","['6', '5']"
299,28 preempted (RR quantum expired),preempt_cpu,28,CPU0,"['12', '15', '16', '20', '29', '17', '26', '23', '30', '9', '1', '11', '13', '14', '21', '24', '27', '31', '10', '18', '2', '28']","['19', '22', '25', '8']","[None, '7']","['6', '5']"
299,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['15', '16', '20', '29', '17', '26', '23', '30', '9', '1', '11', '13', '14', '21', '24', '27', '31', '10', '18', '2', '28']","['19', '22', '25', '8']","['12', '7']","['6', '5']"
300,32 added to ready queue,enqueue,32,,"['15', '16', '20', '29', '17', '26', '23', '30', '9', '1', '11', '13', '14', '21', '24', '27', '31', '10', '18', '2', '28', '32']","['19', '22', '25', '8']","['12', '7']","['6', '5']"
300,6 finished I/O → ready queue,io_to_ready,6,IO0,"['15', '16', '20', '29', '17', '26', '23', '30', '9', '1', '11', '13', '14', '21', '24', '27', '31', '10', '18', '2', '28', '32', '6']","['19', '22', '25', '8']","['12', '7']","[None, '5']"
300,19 dispatched to IO0,dispatch_io,19,IO0,"['15', '16', '20', '29', '17', '26', '23', '30', '9', '1', '11', '13', '14', '21', '24', '27', '31', '10', '18', '2', '28', '32', '6']","['22', '25', '8']","['12', '7']","['19', '5']"
301,12 finished CPU → ready queue,cpu_to_ready,12,CPU0,"['15', '16', '20', '29', '17', '26', '23', '30', '9', '1', '11', '13', '14', '21', '24', '27', '31', '10', '18', '2', '28', '32', '6', '12']","['22', '25', '8']","[None, '7']","['19', '5']"
301,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['16', '20', '29', '17', '26', '23', '30', '9', '1', '11', '13', '14', '21', '24', '27', '31', '10', '18', '2', '28', '32', '6', '12']","['22', '25', '8']","['15', '7']","['19', '5']"
302,15 finished CPU → ready queue,cpu_to_ready,15,CPU0,"['16', '20', '29', '17', '26', '23', '30', '9', '1', '11', '13', '14', '21', '24', '27', '31', '10', '18', '2', '28', '32', '6', '12', '15']","['22', '25', '8']","[None, '7']","['19', '5']"
302,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,"['16', '20', '29', '17', '26', '23', '30', '9', '1', '11', '13', '14', '21', '24', '27', '31', '10', '18', '2', '28', '32', '6', '12', '15', '7']","['22', '25', '8']","[None, None]","['19', '5']"
302,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['20', '29', '17', '26', '23', '30', '9', '1', '11', '13', '14', '21', '24', '27', '31', '10', '18', '2', '28', '32', '6', '12', '15', '7']","['22', '25', '8']","['16', None]","['19', '5']"
302,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['29', '17', '26', '23', '30', '9', '1', '11', '13', '14', '21', '24', '27', '31', '10', '18', '2', '28', '32', '6', '12', '15', '7']","['22', '25', '8']","['16', '20']","['19', '5']"
307,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,"['29', '17', '26', '23', '30', '9', '1', '11', '13', '14', '21', '24', '27', '31', '10', '18', '2', '28', '32', '6', '12', '15', '7', '16']","['22', '25', '8']","[None, '20']","['19', '5']"
307,20 preempted (RR quantum expired),preempt_cpu,20,CPU1,"['29', '17', '26', '23', '30', '9', '1', '11', '13', '14', '21', '24', '27', '31', '10', '18', '2', '28', '32', '6', '12', '15', '7', '16', '20']","['22', '25', '8']","[None, None]","['19', '5']"
307,29 dispatched to CPU0,dispatch_cpu,29,CPU0,"['17', '26', '23', '30', '9', '1', '11', '13', '14', '21', '24', '27', '31', '10', '18', '2', '28', '32', '6', '12', '15', '7', '16', '20']","['22', '25', '8']","['29', None]","['19', '5']"
307,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['26', '23', '30', '9', '1', '11', '13', '14', '21', '24', '27', '31', '10', '18', '2', '28', '32', '6', '12', '15', '7', '16', '20']","['22', '25', '8']","['29', '17']","['19', '5']"
311,17 finished CPU → wait queue,cpu_to_io,17,CPU1,"['26', '23', '30', '9', '1', '11', '13', '14', '21', '24', '27', '31', '10', '18', '2', '28', '32', '6', '12', '15', '7', '16', '20']","['22', '25', '8', '17']","['29', None]","['19', '5']"
311,26 dispatched to CPU1,dispatch_cpu,26,CPU1,"['23', '30', '9', '1', '11', '13', '14', '21', '24', '27', '31', '10', '18', '2', '28', '32', '6', '12', '15', '7', '16', '20']","['22', '25', '8', '17']","['29', '26']","['19', '5']"
312,29 preempted (RR quantum expired),preempt_cpu,29,CPU0,"['23', '30', '9', '1', '11', '13', '14', '21', '24', '27', '31', '10', '18', '2', '28', '32', '6', '12', '15', '7', '16', '20', '29']","['22', '25', '8', '17']","[None, '26']","['19', '5']"
312,26 finished CPU → ready queue,cpu_to_ready,26,CPU1,"['23', '30', '9', '1', '11', '13', '14', '21', '24', '27', '31', '10', '18', '2', '28', '32', '6', '12', '15', '7', '16', '20', '29', '26']","['22', '25', '8', '17']","[None, None]","['19', '5']"
312,19 finished I/O → ready queue,io_to_ready,19,IO0,"['23', '30', '9', '1', '11', '13', '14', '21', '24', '27', '31', '10', '18', '2', '28', '32', '6', '12', '15', '7', '16', '20', '29', '26', '19']","['22', '25', '8', '17']","[None, None]","[None, '5']"
312,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['30', '9', '1', '11', '13', '14', '21', '24', '27', '31', '10', '18', '2', '28', '32', '6', '12', '15', '7', '16', '20', '29', '26', '19']","['22', '25', '8', '17']","['23', None]","[None, '5']"
312,30 dispatched to CPU1,dispatch_cpu,30,CPU1,"['9', '1', '11', '13', '14', '21', '24', '27', '31', '10', '18', '2', '28', '32', '6', '12', '15', '7', '16', '20', '29', '26', '19']","['22', '25', '8', '17']","['23', '30']","[None, '5']"
312,22 dispatched to IO0,dispatch_io,22,IO0,"['9', '1', '11', '13', '14', '21', '24', '27', '31', '10', '18', '2', '28', '32', '6', '12', '15', '7', '16', '20', '29', '26', '19']","['25', '8', '17']","['23', '30']","['22', '5']"
315,33 added to ready queue,enqueue,33,,"['9', '1', '11', '13', '14', '21', '24', '27', '31', '10', '18', '2', '28', '32', '6', '12', '15', '7', '16', '20', '29', '26', '19', '33']","['25', '8', '17']","['23', '30']","['22', '5']"
317,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,"['9', '1', '11', '13', '14', '21', '24', '27', '31', '10', '18', '2', '28', '32', '6', '12', '15', '7', '16', '20', '29', '26', '19', '33', '23']","['25', '8', '17']","[None, '30']","['22', '5']"
317,30 finished CPU → ready queue,cpu_to_ready,30,CPU1,"['9', '1', '11', '13', '14', '21', '24', '27', '31', '10', '18', '2', '28', '32', '6', '12', '15', '7', '16', '20', '29', '26', '19', '33', '23', '30']","['25', '8', '17']","[None, None]","['22', '5']"
317,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['1', '11', '13', '14', '21', '24', '27', '31', '10', '18', '2', '28', '32', '6', '12', '15', '7', '16', '20', '29', '26', '19', '33', '23', '30']","['25', '8', '17']","['9', None]","['22', '5']"
317,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['11', '13', '14', '21', '24', '27', '31', '10', '18', '2', '28', '32', '6', '12', '15', '7', '16', '20', '29', '26', '19', '33', '23', '30']","['25', '8', '17']","['9', '1']","['22', '5']"
321,9 finished CPU → ready queue,cpu_to_ready,9,CPU0,"['11', '13', '14', '21', '24', '27', '31', '10', '18', '2', '28', '32', '6', '12', '15', '7', '16', '20', '29', '26', '19', '33', '23', '30', '9']","['25', '8', '17']","[None, '1']","['22', '5']"
321,1 finished CPU → wait queue,cpu_to_io,1,CPU1,"['11', '13', '14', '21', '24', '27', '31', '10', '18', '2', '28', '32', '6', '12', '15', '7', '16', '20', '29', '26', '19', '33', '23', '30', '9']","['25', '8', '17', '1']","[None, None]","['22', '5']"
321,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['13', '14', '21', '24', '27', '31', '10', '18', '2', '28', '32', '6', '12', '15', '7', '16', '20', '29', '26', '19', '33', '23', '30', '9']","['25', '8', '17', '1']","['11', None]","['22', '5']"
321,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['14', '21', '24', '27', '31', '10', '18', '2', '28', '32', '6', '12', '15', '7', '16', '20', '29', '26', '19', '33', '23', '30', '9']","['25', '8', '17', '1']","['11', '13']","['22', '5']"
323,5 finished I/O → ready queue,io_to_ready,5,IO1,"['14', '21', '24', '27', '31', '10', '18', '2', '28', '32', '6', '12', '15', '7', '16', '20', '29', '26', '19', '33', '23', '30', '9', '5']","['25', '8', '17', '1']","['11', '13']","['22', None]"
323,25 dispatched to IO1,dispatch_io,25,IO1,"['14', '21', '24', '27', '31', '10', '18', '2', '28', '32', '6', '12', '15', '7', '16', '20', '29', '26', '19', '33', '23', '30', '9', '5']","['8', '17', '1']","['11', '13']","['22', '25']"
325,13 finished CPU → wait queue,cpu_to_io,13,CPU1,"['14', '21', '24', '27', '31', '10', '18', '2', '28', '32', '6', '12', '15', '7', '16', '20', '29', '26', '19', '33', '23', '30', '9', '5']","['8', '17', '1', '13']","['11', None]","['22', '25']"
325,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['21', '24', '27', '31', '10', '18', '2', '28', '32', '6', '12', '15', '7', '16', '20', '29', '26', '19', '33', '23', '30', '9', '5']","['8', '17', '1', '13']","['11', '14']","['22', '25']"
326,34 added to ready queue,enqueue,34,,"['21', '24', '27', '31', '10', '18', '2', '28', '32', '6', '12', '15', '7', '16', '20', '29', '26', '19', '33', '23', '30', '9', '5', '34']","['8', '17', '1', '13']","['11', '14']","['22', '25']"
326,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,"['21', '24', '27', '31', '10', '18', '2', '28', '32', '6', '12', '15', '7', '16', '20', '29', '26', '19', '33', '23', '30', '9', '5', '34', '11']","['8', '17', '1', '13']","[None, '14']","['22', '25']"
326,14 finished CPU → ready queue,cpu_to_ready,14,CPU1,"['21', '24', '27', '31', '10', '18', '2', '28', '32', '6', '12', '15', '7', '16', '20', '29', '26', '19', '33', '23', '30', '9', '5', '34', '11', '14']","['8', '17', '1', '13']","[None, None]","['22', '25']"
326,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['24', '27', '31', '10', '18', '2', '28', '32', '6', '12', '15', '7', '16', '20', '29', '26', '19', '33', '23', '30', '9', '5', '34', '11', '14']","['8', '17', '1', '13']","['21', None]","['22', '25']"
326,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['27', '31', '10', '18', '2', '28', '32', '6', '12', '15', '7', '16', '20', '29', '26', '19', '33', '23', '30', '9', '5', '34', '11', '14']","['8', '17', '1', '13']","['21', '24']","['22', '25']"
329,21 finished CPU → ready queue,cpu_to_ready,21,CPU0,"['27', '31', '10', '18', '2', '28', '32', '6', '12', '15', '7', '16', '20', '29', '26', '19', '33', '23', '30', '9', '5', '34', '11', '14', '21']","['8', '17', '1', '13']","[None, '24']","['22', '25']"
329,27 dispatched to CPU0,dispatch_cpu,27,CPU0,"['31', '10', '18', '2', '28', '32', '6', '12', '15', '7', '16', '20', '29', '26', '19', '33', '23', '30', '9', '5', '34', '11', '14', '21']","['8', '17', '1', '13']","['27', '24']","['22', '25']"
330,22 finished I/O → ready queue,io_to_ready,22,IO0,"['31', '10', '18', '2', '28', '32', '6', '12', '15', '7', '16', '20', '29', '26', '19', '33', '23', '30', '9', '5', '34', '11', '14', '21', '22']","['8', '17', '1', '13']","['27', '24']","[None, '25']"
330,8 dispatched to IO0,dispatch_io,8,IO0,"['31', '10', '18', '2', '28', '32', '6', '12', '15', '7', '16', '20', '29', '26', '19', '33', '23', '30', '9', '5', '34', '11', '14', '21', '22']","['17', '1', '13']","['27', '24']","['8', '25']"
331,35 added to ready queue,enqueue,35,,"['31', '10', '18', '2', '28', '32', '6', '12', '15', '7', '16', '20', '29', '26', '19', '33', '23', '30', '9', '5', '34', '11', '14', '21', '22', '35']","['17', '1', '13']","['27', '24']","['8', '25']"
331,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,"['31', '10', '18', '2', '28', '32', '6', '12', '15', '7', '16', '20', '29', '26', '19', '33', '23', '30', '9', '5', '34', '11', '14', '21', '22', '35', '24']","['17', '1', '13']","['27', None]","['8', '25']"
331,31 dispatched to CPU1,dispatch_cpu,31,CPU1,"['10', '18', '2', '28', '32', '6', '12', '15', '7', '16', '20', '29', '26', '19', '33', '23', '30', '9', '5', '34', '11', '14', '21', '22', '35', '24']","['17', '1', '13']","['27', '31']","['8', '25']"
334,27 finished CPU → ready queue,cpu_to_ready,27,CPU0,"['10', '18', '2', '28', '32', '6', '12', '15', '7', '16', '20', '29', '26', '19', '33', '23', '30', '9', '5', '34', '11', '14', '21', '22', '35', '24', '27']","['17', '1', '13']","[None, '31']","['8', '25']"
334,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['18', '2', '28', '32', '6', '12', '15', '7', '16', '20', '29', '26', '19', '33', '23', '30', '9', '5', '34', '11', '14', '21', '22', '35', '24', '27']","['17', '1', '13']","['10', '31']","['8', '25']"
335,10 finished CPU → wait queue,cpu_to_io,10,CPU0,"['18', '2', '28', '32', '6', '12', '15', '7', '16', '20', '29', '26', '19', '33', '23', '30', '9', '5', '34', '11', '14', '21', '22', '35', '24', '27']","['17', '1', '13', '10']","[None, '31']","['8', '25']"
335,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['2', '28', '32', '6', '12', '15', '7', '16', '20', '29', '26', '19', '33', '23', '30', '9', '5', '34', '11', '14', '21', '22', '35', '24', '27']","['17', '1', '13', '10']","['18', '31']","['8', '25']"
336,31 preempted (RR quantum expired),preempt_cpu,31,CPU1,"['2', '28', '32', '6', '12', '15', '7', '16', '20', '29', '26', '19', '33', '23', '30', '9', '5', '34', '11', '14', '21', '22', '35', '24', '27', '31']","['17', '1', '13', '10']","['18', None]","['8', '25']"
336,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['28', '32', '6', '12', '15', '7', '16', '20', '29', '26', '19', '33', '23', '30', '9', '5', '34', '11', '14', '21', '22', '35', '24', '27', '31']","['17', '1', '13', '10']","['18', '2']","['8', '25']"
337,36 added to ready queue,enqueue,36,,"['28', '32', '6', '12', '15', '7', '16', '20', '29', '26', '19', '33', '23', '30', '9', '5', '34', '11', '14', '21', '22', '35', '24', '27', '31', '36']","['17', '1', '13', '10']","['18', '2']","['8', '25']"
338,2 finished CPU → wait queue,cpu_to_io,2,CPU1,"['28', '32', '6', '12', '15', '7', '16', '20', '29', '26', '19', '33', '23', '30', '9', '5', '34', '11', '14', '21', '22', '35', '24', '27', '31', '36']","['17', '1', '13', '10', '2']","['18', None]","['8', '25']"
338,28 dispatched to CPU1,dispatch_cpu,28,CPU1,"['32', '6', '12', '15', '7', '16', '20', '29', '26', '19', '33', '23', '30', '9', '5', '34', '11', '14', '21', '22', '35', '24', '27', '31', '36']","['17', '1', '13', '10', '2']","['18', '28']","['8', '25']"
340,18 finished CPU → ready queue,cpu_to_ready,18,CPU0,"['32', '6', '12', '15', '7', '16', '20', '29', '26', '19', '33', '23', '30', '9', '5', '34', '11', '14', '21', '22', '35', '24', '27', '31', '36', '18']","['17', '1', '13', '10', '2']","[None, '28']","['8', '25']"
340,32 dispatched to CPU0,dispatch_cpu,32,CPU0,"['6', '12', '15', '7', '16', '20', '29', '26', '19', '33', '23', '30', '9', '5', '34', '11', '14', '21', '22', '35', '24', '27', '31', '36', '18']","['17', '1', '13', '10', '2']","['32', '28']","['8', '25']"
343,28 preempted (RR quantum expired),preempt_cpu,28,CPU1,"['6', '12', '15', '7', '16', '20', '29', '26', '19', '33', '23', '30', '9', '5', '34', '11', '14', '21', '22', '35', '24', '27', '31', '36', '18', '28']","['17', '1', '13', '10', '2']","['32', None]","['8', '25']"
343,8 finished I/O → ready queue,io_to_ready,8,IO0,"['6', '12', '15', '7', '16', '20', '29', '26', '19', '33', '23', '30', '9', '5', '34', '11', '14', '21', '22', '35', '24', '27', '31', '36', '18', '28', '8']","['17', '1', '13', '10', '2']","['32', None]","[None, '25']"
343,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['12', '15', '7', '16', '20', '29', '26', '19', '33', '23', '30', '9', '5', '34', '11', '14', '21', '22', '35', '24', '27', '31', '36', '18', '28', '8']","['17', '1', '13', '10', '2']","['32', '6']","[None, '25']"
343,17 dispatched to IO0,dispatch_io,17,IO0,"['12', '15', '7', '16', '20', '29', '26', '19', '33', '23', '30', '9', '5', '34', '11', '14', '21', '22', '35', '24', '27', '31', '36', '18', '28', '8']","['1', '13', '10', '2']","['32', '6']","['17', '25']"
345,32 preempted (RR quantum expired),preempt_cpu,32,CPU0,"['12', '15', '7', '16', '20', '29', '26', '19', '33', '23', '30', '9', '5', '34', '11', '14', '21', '22', '35', '24', '27', '31', '36', '18', '28', '8', '32']","['1', '13', '10', '2']","[None, '6']","['17', '25']"
345,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['15', '7', '16', '20', '29', '26', '19', '33', '23', '30', '9', '5', '34', '11', '14', '21', '22', '35', '24', '27', '31', '36', '18', '28', '8', '32']","['1', '13', '10', '2']","['12', '6']","['17', '25']"
347,25 finished I/O → ready queue,io_to_ready,25,IO1,"['15', '7', '16', '20', '29', '26', '19', '33', '23', '30', '9', '5', '34', '11', '14', '21', '22', '35', '24', '27', '31', '36', '18', '28', '8', '32', '25']","['1', '13', '10', '2']","['12', '6']","['17', None]"
347,1 dispatched to IO1,dispatch_io,1,IO1,"['15', '7', '16', '20', '29', '26', '19', '33', '23', '30', '9', '5', '34', '11', '14', '21', '22', '35', '24', '27', '31', '36', '18', '28', '8', '32', '25']","['13', '10', '2']","['12', '6']","['17', '1']"
348,37 added to ready queue,enqueue,37,,"['15', '7', '16', '20', '29', '26', '19', '33', '23', '30', '9', '5', '34', '11', '14', '21', '22', '35', '24', '27', '31', '36', '18', '28', '8', '32', '25', '37']","['13', '10', '2']","['12', '6']","['17', '1']"
348,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['15', '7', '16', '20', '29', '26', '19', '33', '23', '30', '9', '5', '34', '11', '14', '21', '22', '35', '24', '27', '31', '36', '18', '28', '8', '32', '25', '37', '6']","['13', '10', '2']","['12', None]","['17', '1']"
348,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['7', '16', '20', '29', '26', '19', '33', '23', '30', '9', '5', '34', '11', '14', '21', '22', '35', '24', '27', '31', '36', '18', '28', '8', '32', '25', '37', '6']","['13', '10', '2']","['12', '15']","['17', '1']"
350,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['7', '16', '20', '29', '26', '19', '33', '23', '30', '9', '5', '34', '11', '14', '21', '22', '35', '24', '27', '31', '36', '18', '28', '8', '32', '25', '37', '6', '12']","['13', '10', '2']","[None, '15']","['17', '1']"
350,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['16', '20', '29', '26', '19', '33', '23', '30', '9', '5', '34', '11', '14', '21', '22', '35', '24', '27', '31', '36', '18', '28', '8', '32', '25', '37', '6', '12']","['13', '10', '2']","['7', '15']","['17', '1']"
351,17 finished I/O → ready queue,io_to_ready,17,IO0,"['16', '20', '29', '26', '19', '33', '23', '30', '9', '5', '34', '11', '14', '21', '22', '35', '24', '27', '31', '36', '18', '28', '8', '32', '25', '37', '6', '12', '17']","['13', '10', '2']","['7', '15']","[None, '1']"
351,13 dispatched to IO0,dispatch_io,13,IO0,"['16', '20', '29', '26', '19', '33', '23', '30', '9', '5', '34', '11', '14', '21', '22', '35', '24', '27', '31', '36', '18', '28', '8', '32', '25', '37', '6', '12', '17']","['10', '2']","['7', '15']","['13', '1']"
352,38 added to ready queue,enqueue,38,,"['16', '20', '29', '26', '19', '33', '23', '30', '9', '5', '34', '11', '14', '21', '22', '35', '24', '27', '31', '36', '18', '28', '8', '32', '25', '37', '6', '12', '17', '38']","['10', '2']","['7', '15']","['13', '1']"
352,7 finished all bursts,finished,7,CPU0,"['16', '20', '29', '26', '19', '33', '23', '30', '9', '5', '34', '11', '14', '21', '22', '35', '24', '27', '31', '36', '18', '28', '8', '32', '25', '37', '6', '12', '17', '38']","['10', '2']","[None, '15']","['13', '1']"
352,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['20', '29', '26', '19', '33', '23', '30', '9', '5', '34', '11', '14', '21', '22', '35', '24', '27', '31', '36', '18', '28', '8', '32', '25', '37', '6', '12', '17', '38']","['10', '2']","['16', '15']","['13', '1']"
353,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,"['20', '29', '26', '19', '33', '23', '30', '9', '5', '34', '11', '14', '21', '22', '35', '24', '27', '31', '36', '18', '28', '8', '32', '25', '37', '6', '12', '17', '38', '15']","['10', '2']","['16', None]","['13', '1']"
353,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['29', '26', '19', '33', '23', '30', '9', '5', '34', '11', '14', '21', '22', '35', '24', '27', '31', '36', '18', '28', '8', '32', '25', '37', '6', '12', '17', '38', '15']","['10', '2']","['16', '20']","['13', '1']"
357,16 finished CPU → ready queue,cpu_to_ready,16,CPU0,"['29', '26', '19', '33', '23', '30', '9', '5', '34', '11', '14', '21', '22', '35', '24', '27', '31', '36', '18', '28', '8', '32', '25', '37', '6', '12', '17', '38', '15', '16']","['10', '2']","[None, '20']","['13', '1']"
357,29 dispatched to CPU0,dispatch_cpu,29,CPU0,"['26', '19', '33', '23', '30', '9', '5', '34', '11', '14', '21', '22', '35', '24', '27', '31', '36', '18', '28', '8', '32', '25', '37', '6', '12', '17', '38', '15', '16']","['10', '2']","['29', '20']","['13', '1']"
358,20 preempted (RR quantum expired),preempt_cpu,20,CPU1,"['26', '19', '33', '23', '30', '9', '5', '34', '11', '14', '21', '22', '35', '24', '27', '31', '36', '18', '28', '8', '32', '25', '37', '6', '12', '17', '38', '15', '16', '20']","['10', '2']","['29', None]","['13', '1']"
358,26 dispatched to CPU1,dispatch_cpu,26,CPU1,"['19', '33', '23', '30', '9', '5', '34', '11', '14', '21', '22', '35', '24', '27', '31', '36', '18', '28', '8', '32', '25', '37', '6', '12', '17', '38', '15', '16', '20']","['10', '2']","['29', '26']","['13', '1']"
361,29 finished CPU → ready queue,cpu_to_ready,29,CPU0,"['19', '33', '23', '30', '9', '5', '34', '11', '14', '21', '22', '35', '24', '27', '31', '36', '18', '28', '8', '32', '25', '37', '6', '12', '17', '38', '15', '16', '20', '29']","['10', '2']","[None, '26']","['13', '1']"
361,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['33', '23', '30', '9', '5', '34', '11', '14', '21', '22', '35', '24', '27', '31', '36', '18', '28', '8', '32', '25', '37', '6', '12', '17', '38', '15', '16', '20', '29']","['10', '2']","['19', '26']","['13', '1']"
363,26 preempted (RR quantum expired),preempt_cpu,26,CPU1,"['33', '23', '30', '9', '5', '34', '11', '14', '21', '22', '35', '24', '27', '31', '36', '18', '28', '8', '32', '25', '37', '6', '12', '17', '38', '15', '16', '20', '29', '26']","['10', '2']","['19', None]","['13', '1']"
363,33 dispatched to CPU1,dispatch_cpu,33,CPU1,"['23', '30', '9', '5', '34', '11', '14', '21', '22', '35', '24', '27', '31', '36', '18', '28', '8', '32', '25', '37', '6', '12', '17', '38', '15', '16', '20', '29', '26']","['10', '2']","['19', '33']","['13', '1']"
365,1 finished I/O → ready queue,io_to_ready,1,IO1,"['23', '30', '9', '5', '34', '11', '14', '21', '22', '35', '24', '27', '31', '36', '18', '28', '8', '32', '25', '37', '6', '12', '17', '38', '15', '16', '20', '29', '26', '1']","['10', '2']","['19', '33']","['13', None]"
365,10 dispatched to IO1,dispatch_io,10,IO1,"['23', '30', '9', '5', '34', '11', '14', '21', '22', '35', '24', '27', '31', '36', '18', '28', '8', '32', '25', '37', '6', '12', '17', '38', '15', '16', '20', '29', '26', '1']",['2'],"['19', '33']","['13', '10']"
366,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,"['23', '30', '9', '5', '34', '11', '14', '21', '22', '35', '24', '27', '31', '36', '18', '28', '8', '32', '25', '37', '6', '12', '17', '38', '15', '16', '20', '29', '26', '1', '19']",['2'],"[None, '33']","['13', '10']"
366,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['30', '9', '5', '34', '11', '14', '21', '22', '35', '24', '27', '31', '36', '18', '28', '8', '32', '25', '37', '6', '12', '17', '38', '15', '16', '20', '29', '26', '1', '19']",['2'],"['23', '33']","['13', '10']"
367,39 added to ready queue,enqueue,39,,"['30', '9', '5', '34', '11', '14', '21', '22', '35', '24', '27', '31', '36', '18', '28', '8', '32', '25', '37', '6', '12', '17', '38', '15', '16', '20', '29', '26', '1', '19', '39']",['2'],"['23', '33']","['13', '10']"
367,33 finished CPU → wait queue,cpu_to_io,33,CPU1,"['30', '9', '5', '34', '11', '14', '21', '22', '35', '24', '27', '31', '36', '18', '28', '8', '32', '25', '37', '6', '12', '17', '38', '15', '16', '20', '29', '26', '1', '19', '39']","['2', '33']","['23', None]","['13', '10']"
367,10 finished I/O → ready queue,io_to_ready,10,IO1,"['30', '9', '5', '34', '11', '14', '21', '22', '35', '24', '27', '31', '36', '18', '28', '8', '32', '25', '37', '6', '12', '17', '38', '15', '16', '20', '29', '26', '1', '19', '39', '10']","['2', '33']","['23', None]","['13', None]"
367,30 dispatched to CPU1,dispatch_cpu,30,CPU1,"['9', '5', '34', '11', '14', '21', '22', '35', '24', '27', '31', '36', '18', '28', '8', '32', '25', '37', '6', '12', '17', '38', '15', '16', '20', '29', '26', '1', '19', '39', '10']","['2', '33']","['23', '30']","['13', None]"
367,2 dispatched to IO1,dispatch_io,2,IO1,"['9', '5', '34', '11', '14', '21', '22', '35', '24', '27', '31', '36', '18', '28', '8', '32', '25', '37', '6', '12', '17', '38', '15', '16', '20', '29', '26', '1', '19', '39', '10']",['33'],"['23', '30']","['13', '2']"
371,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,"['9', '5', '34', '11', '14', '21', '22', '35', '24', '27', '31', '36', '18', '28', '8', '32', '25', '37', '6', '12', '17', '38', '15', '16', '20', '29', '26', '1', '19', '39', '10', '23']",['33'],"[None, '30']","['13', '2']"
371,30 finished CPU → ready queue,cpu_to_ready,30,CPU1,"['9', '5', '34', '11', '14', '21', '22', '35', '24', '27', '31', '36', '18', '28', '8', '32', '25', '37', '6', '12', '17', '38', '15', '16', '20', '29', '26', '1', '19', '39', '10', '23', '30']",['33'],"[None, None]","['13', '2']"
371,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['5', '34', '11', '14', '21', '22', '35', '24', '27', '31', '36', '18', '28', '8', '32', '25', '37', '6', '12', '17', '38', '15', '16', '20', '29', '26', '1', '19', '39', '10', '23', '30']",['33'],"['9', None]","['13', '2']"
371,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['34', '11', '14', '21', '22', '35', '24', '27', '31', '36', '18', '28', '8', '32', '25', '37', '6', '12', '17', '38', '15', '16', '20', '29', '26', '1', '19', '39', '10', '23', '30']",['33'],"['9', '5']","['13', '2']"
374,5 finished CPU → wait queue,cpu_to_io,5,CPU1,"['34', '11', '14', '21', '22', '35', '24', '27', '31', '36', '18', '28', '8', '32', '25', '37', '6', '12', '17', '38', '15', '16', '20', '29', '26', '1', '19', '39', '10', '23', '30']","['33', '5']","['9', None]","['13', '2']"
374,34 dispatched to CPU1,dispatch_cpu,34,CPU1,"['11', '14', '21', '22', '35', '24', '27', '31', '36', '18', '28', '8', '32', '25', '37', '6', '12', '17', '38', '15', '16', '20', '29', '26', '1', '19', '39', '10', '23', '30']","['33', '5']","['9', '34']","['13', '2']"
375,9 finished all bursts,finished,9,CPU0,"['11', '14', '21', '22', '35', '24', '27', '31', '36', '18', '28', '8', '32', '25', '37', '6', '12', '17', '38', '15', '16', '20', '29', '26', '1', '19', '39', '10', '23', '30']","['33', '5']","[None, '34']","['13', '2']"
375,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['14', '21', '22', '35', '24', '27', '31', '36', '18', '28', '8', '32', '25', '37', '6', '12', '17', '38', '15', '16', '20', '29', '26', '1', '19', '39', '10', '23', '30']","['33', '5']","['11', '34']","['13', '2']"
378,13 finished I/O → ready queue,io_to_ready,13,IO0,"['14', '21', '22', '35', '24', '27', '31', '36', '18', '28', '8', '32', '25', '37', '6', '12', '17', '38', '15', '16', '20', '29', '26', '1', '19', '39', '10', '23', '30', '13']","['33', '5']","['11', '34']","[None, '2']"
378,33 dispatched to IO0,dispatch_io,33,IO0,"['14', '21', '22', '35', '24', '27', '31', '36', '18', '28', '8', '32', '25', '37', '6', '12', '17', '38', '15', '16', '20', '29', '26', '1', '19', '39', '10', '23', '30', '13']",['5'],"['11', '34']","['33', '2']"
379,34 preempted (RR quantum expired),preempt_cpu,34,CPU1,"['14', '21', '22', '35', '24', '27', '31', '36', '18', '28', '8', '32', '25', '37', '6', '12', '17', '38', '15', '16', '20', '29', '26', '1', '19', '39', '10', '23', '30', '13', '34']",['5'],"['11', None]","['33', '2']"
379,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['21', '22', '35', '24', '27', '31', '36', '18', '28', '8', '32', '25', '37', '6', '12', '17', '38', '15', '16', '20', '29', '26', '1', '19', '39', '10', '23', '30', '13', '34']",['5'],"['11', '14']","['33', '2']"
380,40 added to ready queue,enqueue,40,,"['21', '22', '35', '24', '27', '31', '36', '18', '28', '8', '32', '25', '37', '6', '12', '17', '38', '15', '16', '20', '29', '26', '1', '19', '39', '10', '23', '30', '13', '34', '40']",['5'],"['11', '14']","['33', '2']"
380,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,"['21', '22', '35', '24', '27', '31', '36', '18', '28', '8', '32', '25', '37', '6', '12', '17', '38', '15', '16', '20', '29', '26', '1', '19', '39', '10', '23', '30', '13', '34', '40', '11']",['5'],"[None, '14']","['33', '2']"
380,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['22', '35', '24', '27', '31', '36', '18', '28', '8', '32', '25', '37', '6', '12', '17', '38', '15', '16', '20', '29', '26', '1', '19', '39', '10', '23', '30', '13', '34', '40', '11']",['5'],"['21', '14']","['33', '2']"
383,2 finished I/O → ready queue,io_to_ready,2,IO1,"['22', '35', '24', '27', '31', '36', '18', '28', '8', '32', '25', '37', '6', '12', '17', '38', '15', '16', '20', '29', '26', '1', '19', '39', '10', '23', '30', '13', '34', '40', '11', '2']",['5'],"['21', '14']","['33', None]"
383,5 dispatched to IO1,dispatch_io,5,IO1,"['22', '35', '24', '27', '31', '36', '18', '28', '8', '32', '25', '37', '6', '12', '17', '38', '15', '16', '20', '29', '26', '1', '19', '39', '10', '23', '30', '13', '34', '40', '11', '2']",[],"['21', '14']","['33', '5']"
384,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,"['22', '35', '24', '27', '31', '36', '18', '28', '8', '32', '25', '37', '6', '12', '17', '38', '15', '16', '20', '29', '26', '1', '19', '39', '10', '23', '30', '13', '34', '40', '11', '2', '14']",[],"['21', None]","['33', '5']"
384,33 finished I/O → ready queue,io_to_ready,33,IO0,"['22', '35', '24', '27', '31', '36', '18', '28', '8', '32', '25', '37', '6', '12', '17', '38', '15', '16', '20', '29', '26', '1', '19', '39', '10', '23', '30', '13', '34', '40', '11', '2', '14', '33']",[],"['21', None]","[None, '5']"
384,22 dispatched to CPU1,dispatch_cpu,22,CPU1,"['35', '24', '27', '31', '36', '18', '28', '8', '32', '25', '37', '6', '12', '17', '38', '15', '16', '20', '29', '26', '1', '19', '39', '10', '23', '30', '13', '34', '40', '11', '2', '14', '33']",[],"['21', '22']","[None, '5']"
385,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,"['35', '24', '27', '31', '36', '18', '28', '8', '32', '25', '37', '6', '12', '17', '38', '15', '16', '20', '29', '26', '1', '19', '39', '10', '23', '30', '13', '34', '40', '11', '2', '14', '33', '21']",[],"[None, '22']","[None, '5']"
385,35 dispatched to CPU0,dispatch_cpu,35,CPU0,"['24', '27', '31', '36', '18', '28', '8', '32', '25', '37', '6', '12', '17', '38', '15', '16', '20', '29', '26', '1', '19', '39', '10', '23', '30', '13', '34', '40', '11', '2', '14', '33', '21']",[],"['35', '22']","[None, '5']"
389,22 preempted (RR quantum expired),preempt_cpu,22,CPU1,"['24', '27', '31', '36', '18', '28', '8', '32', '25', '37', '6', '12', '17', '38', '15', '16', '20', '29', '26', '1', '19', '39', '10', '23', '30', '13', '34', '40', '11', '2', '14', '33', '21', '22']",[],"['35', None]","[None, '5']"
389,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['27', '31', '36', '18', '28', '8', '32', '25', '37', '6', '12', '17', '38', '15', '16', '20', '29', '26', '1', '19', '39', '10', '23', '30', '13', '34', '40', '11', '2', '14', '33', '21', '22']",[],"['35', '24']","[None, '5']"
390,41 added to ready queue,enqueue,41,,"['27', '31', '36', '18', '28', '8', '32', '25', '37', '6', '12', '17', '38', '15', '16', '20', '29', '26', '1', '19', '39', '10', '23', '30', '13', '34', '40', '11', '2', '14', '33', '21', '22', '41']",[],"['35', '24']","[None, '5']"
390,35 preempted (RR quantum expired),preempt_cpu,35,CPU0,"['27', '31', '36', '18', '28', '8', '32', '25', '37', '6', '12', '17', '38', '15', '16', '20', '29', '26', '1', '19', '39', '10', '23', '30', '13', '34', '40', '11', '2', '14', '33', '21', '22', '41', '35']",[],"[None, '24']","[None, '5']"
390,27 dispatched to CPU0,dispatch_cpu,27,CPU0,"['31', '36', '18', '28', '8', '32', '25', '37', '6', '12', '17', '38', '15', '16', '20', '29', '26', '1', '19', '39', '10', '23', '30', '13', '34', '40', '11', '2', '14', '33', '21', '22', '41', '35']",[],"['27', '24']","[None, '5']"
393,5 finished I/O → ready queue,io_to_ready,5,IO1,"['31', '36', '18', '28', '8', '32', '25', '37', '6', '12', '17', '38', '15', '16', '20', '29', '26', '1', '19', '39', '10', '23', '30', '13', '34', '40', '11', '2', '14', '33', '21', '22', '41', '35', '5']",[],"['27', '24']","[None, None]"
394,24 finished CPU → wait queue,cpu_to_io,24,CPU1,"['31', '36', '18', '28', '8', '32', '25', '37', '6', '12', '17', '38', '15', '16', '20', '29', '26', '1', '19', '39', '10', '23', '30', '13', '34', '40', '11', '2', '14', '33', '21', '22', '41', '35', '5']",['24'],"['27', None]","[None, None]"
394,31 dispatched to CPU1,dispatch_cpu,31,CPU1,"['36', '18', '28', '8', '32', '25', '37', '6', '12', '17', '38', '15', '16', '20', '29', '26', '1', '19', '39', '10', '23', '30', '13', '34', '40', '11', '2', '14', '33', '21', '22', '41', '35', '5']",['24'],"['27', '31']","[None, None]"
394,24 dispatched to IO0,dispatch_io,24,IO0,"['36', '18', '28', '8', '32', '25', '37', '6', '12', '17', '38', '15', '16', '20', '29', '26', '1', '19', '39', '10', '23', '30', '13', '34', '40', '11', '2', '14', '33', '21', '22', '41', '35', '5']",[],"['27', '31']","['24', None]"
395,27 preempted (RR quantum expired),preempt_cpu,27,CPU0,"['36', '18', '28', '8', '32', '25', '37', '6', '12', '17', '38', '15', '16', '20', '29', '26', '1', '19', '39', '10', '23', '30', '13', '34', '40', '11', '2', '14', '33', '21', '22', '41', '35', '5', '27']",[],"[None, '31']","['24', None]"
395,36 dispatched to CPU0,dispatch_cpu,36,CPU0,"['18', '28', '8', '32', '25', '37', '6', '12', '17', '38', '15', '16', '20', '29', '26', '1', '19', '39', '10', '23', '30', '13', '34', '40', '11', '2', '14', '33', '21', '22', '41', '35', '5', '27']",[],"['36', '31']","['24', None]"
399,31 preempted (RR quantum expired),preempt_cpu,31,CPU1,"['18', '28', '8', '32', '25', '37', '6', '12', '17', '38', '15', '16', '20', '29', '26', '1', '19', '39', '10', '23', '30', '13', '34', '40', '11', '2', '14', '33', '21', '22', '41', '35', '5', '27', '31']",[],"['36', None]","['24', None]"
399,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['28', '8', '32', '25', '37', '6', '12', '17', '38', '15', '16', '20', '29', '26', '1', '19', '39', '10', '23', '30', '13', '34', '40', '11', '2', '14', '33', '21', '22', '41', '35', '5', '27', '31']",[],"['36', '18']","['24', None]"
400,42 added to ready queue,enqueue,42,,"['28', '8', '32', '25', '37', '6', '12', '17', '38', '15', '16', '20', '29', '26', '1', '19', '39', '10', '23', '30', '13', '34', '40', '11', '2', '14', '33', '21', '22', '41', '35', '5', '27', '31', '42']",[],"['36', '18']","['24', None]"
400,36 finished CPU → ready queue,cpu_to_ready,36,CPU0,"['28', '8', '32', '25', '37', '6', '12', '17', '38', '15', '16', '20', '29', '26', '1', '19', '39', '10', '23', '30', '13', '34', '40', '11', '2', '14', '33', '21', '22', '41', '35', '5', '27', '31', '42', '36']",[],"[None, '18']","['24', None]"
400,28 dispatched to CPU0,dispatch_cpu,28,CPU0,"['8', '32', '25', '37', '6', '12', '17', '38', '15', '16', '20', '29', '26', '1', '19', '39', '10', '23', '30', '13', '34', '40', '11', '2', '14', '33', '21', '22', '41', '35', '5', '27', '31', '42', '36']",[],"['28', '18']","['24', None]"
403,28 finished CPU → wait queue,cpu_to_io,28,CPU0,"['8', '32', '25', '37', '6', '12', '17', '38', '15', '16', '20', '29', '26', '1', '19', '39', '10', '23', '30', '13', '34', '40', '11', '2', '14', '33', '21', '22', '41', '35', '5', '27', '31', '42', '36']",['28'],"[None, '18']","['24', None]"
403,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['32', '25', '37', '6', '12', '17', '38', '15', '16', '20', '29', '26', '1', '19', '39', '10', '23', '30', '13', '34', '40', '11', '2', '14', '33', '21', '22', '41', '35', '5', '27', '31', '42', '36']",['28'],"['8', '18']","['24', None]"
403,28 dispatched to IO1,dispatch_io,28,IO1,"['32', '25', '37', '6', '12', '17', '38', '15', '16', '20', '29', '26', '1', '19', '39', '10', '23', '30', '13', '34', '40', '11', '2', '14', '33', '21', '22', '41', '35', '5', '27', '31', '42', '36']",[],"['8', '18']","['24', '28']"
404,18 preempted (RR quantum expired),preempt_cpu,18,CPU1,"['32', '25', '37', '6', '12', '17', '38', '15', '16', '20', '29', '26', '1', '19', '39', '10', '23', '30', '13', '34', '40', '11', '2', '14', '33', '21', '22', '41', '35', '5', '27', '31', '42', '36', '18']",[],"['8', None]","['24', '28']"
404,32 dispatched to CPU1,dispatch_cpu,32,CPU1,"['25', '37', '6', '12', '17', '38', '15', '16', '20', '29', '26', '1', '19', '39', '10', '23', '30', '13', '34', '40', '11', '2', '14', '33', '21', '22', '41', '35', '5', '27', '31', '42', '36', '18']",[],"['8', '32']","['24', '28']"
406,43 added to ready queue,enqueue,43,,"['25', '37', '6', '12', '17', '38', '15', '16', '20', '29', '26', '1', '19', '39', '10', '23', '30', '13', '34', '40', '11', '2', '14', '33', '21', '22', '41', '35', '5', '27', '31', '42', '36', '18', '43']",[],"['8', '32']","['24', '28']"
406,32 finished CPU → ready queue,cpu_to_ready,32,CPU1,"['25', '37', '6', '12', '17', '38', '15', '16', '20', '29', '26', '1', '19', '39', '10', '23', '30', '13', '34', '40', '11', '2', '14', '33', '21', '22', '41', '35', '5', '27', '31', '42', '36', '18', '43', '32']",[],"['8', None]","['24', '28']"
406,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['37', '6', '12', '17', '38', '15', '16', '20', '29', '26', '1', '19', '39', '10', '23', '30', '13', '34', '40', '11', '2', '14', '33', '21', '22', '41', '35', '5', '27', '31', '42', '36', '18', '43', '32']",[],"['8', '25']","['24', '28']"
408,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['37', '6', '12', '17', '38', '15', '16', '20', '29', '26', '1', '19', '39', '10', '23', '30', '13', '34', '40', '11', '2', '14', '33', '21', '22', '41', '35', '5', '27', '31', '42', '36', '18', '43', '32', '8']",[],"[None, '25']","['24', '28']"
408,37 dispatched to CPU0,dispatch_cpu,37,CPU0,"['6', '12', '17', '38', '15', '16', '20', '29', '26', '1', '19', '39', '10', '23', '30', '13', '34', '40', '11', '2', '14', '33', '21', '22', '41', '35', '5', '27', '31', '42', '36', '18', '43', '32', '8']",[],"['37', '25']","['24', '28']"
411,37 finished CPU → ready queue,cpu_to_ready,37,CPU0,"['6', '12', '17', '38', '15', '16', '20', '29', '26', '1', '19', '39', '10', '23', '30', '13', '34', '40', '11', '2', '14', '33', '21', '22', '41', '35', '5', '27', '31', '42', '36', '18', '43', '32', '8', '37']",[],"[None, '25']","['24', '28']"
411,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,"['6', '12', '17', '38', '15', '16', '20', '29', '26', '1', '19', '39', '10', '23', '30', '13', '34', '40', '11', '2', '14', '33', '21', '22', '41', '35', '5', '27', '31', '42', '36', '18', '43', '32', '8', '37', '25']",[],"[None, None]","['24', '28']"
411,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['12', '17', '38', '15', '16', '20', '29', '26', '1', '19', '39', '10', '23', '30', '13', '34', '40', '11', '2', '14', '33', '21', '22', '41', '35', '5', '27', '31', '42', '36', '18', '43', '32', '8', '37', '25']",[],"['6', None]","['24', '28']"
411,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['17', '38', '15', '16', '20', '29', '26', '1', '19', '39', '10', '23', '30', '13', '34', '40', '11', '2', '14', '33', '21', '22', '41', '35', '5', '27', '31', '42', '36', '18', '43', '32', '8', '37', '25']",[],"['6', '12']","['24', '28']"
414,28 finished I/O → ready queue,io_to_ready,28,IO1,"['17', '38', '15', '16', '20', '29', '26', '1', '19', '39', '10', '23', '30', '13', '34', '40', '11', '2', '14', '33', '21', '22', '41', '35', '5', '27', '31', '42', '36', '18', '43', '32', '8', '37', '25', '28']",[],"['6', '12']","['24', None]"
416,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['17', '38', '15', '16', '20', '29', '26', '1', '19', '39', '10', '23', '30', '13', '34', '40', '11', '2', '14', '33', '21', '22', '41', '35', '5', '27', '31', '42', '36', '18', '43', '32', '8', '37', '25', '28', '6']",[],"[None, '12']","['24', None]"
416,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['17', '38', '15', '16', '20', '29', '26', '1', '19', '39', '10', '23', '30', '13', '34', '40', '11', '2', '14', '33', '21', '22', '41', '35', '5', '27', '31', '42', '36', '18', '43', '32', '8', '37', '25', '28', '6', '12']",[],"[None, None]","['24', None]"
416,24 finished I/O → ready queue,io_to_ready,24,IO0,"['17', '38', '15', '16', '20', '29', '26', '1', '19', '39', '10', '23', '30', '13', '34', '40', '11', '2', '14', '33', '21', '22', '41', '35', '5', '27', '31', '42', '36', '18', '43', '32', '8', '37', '25', '28', '6', '12', '24']",[],"[None, None]","[None, None]"
416,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['38', '15', '16', '20', '29', '26', '1', '19', '39', '10', '23', '30', '13', '34', '40', '11', '2', '14', '33', '21', '22', '41', '35', '5', '27', '31', '42', '36', '18', '43', '32', '8', '37', '25', '28', '6', '12', '24']",[],"['17', None]","[None, None]"
416,38 dispatched to CPU1,dispatch_cpu,38,CPU1,"['15', '16', '20', '29', '26', '1', '19', '39', '10', '23', '30', '13', '34', '40', '11', '2', '14', '33', '21', '22', '41', '35', '5', '27', '31', '42', '36', '18', '43', '32', '8', '37', '25', '28', '6', '12', '24']",[],"['17', '38']","[None, None]"
421,44 added to ready queue,enqueue,44,,"['15', '16', '20', '29', '26', '1', '19', '39', '10', '23', '30', '13', '34', '40', '11', '2', '14', '33', '21', '22', '41', '35', '5', '27', '31', '42', '36', '18', '43', '32', '8', '37', '25', '28', '6', '12', '24', '44']",[],"['17', '38']","[None, None]"
421,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,"['15', '16', '20', '29', '26', '1', '19', '39', '10', '23', '30', '13', '34', '40', '11', '2', '14', '33', '21', '22', '41', '35', '5', '27', '31', '42', '36', '18', '43', '32', '8', '37', '25', '28', '6', '12', '24', '44', '17']",[],"[None, '38']","[None, None]"
421,38 preempted (RR quantum expired),preempt_cpu,38,CPU1,"['15', '16', '20', '29', '26', '1', '19', '39', '10', '23', '30', '13', '34', '40', '11', '2', '14', '33', '21', '22', '41', '35', '5', '27', '31', '42', '36', '18', '43', '32', '8', '37', '25', '28', '6', '12', '24', '44', '17', '38']",[],"[None, None]","[None, None]"
421,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['16', '20', '29', '26', '1', '19', '39', '10', '23', '30', '13', '34', '40', '11', '2', '14', '33', '21', '22', '41', '35', '5', '27', '31', '42', '36', '18', '43', '32', '8', '37', '25', '28', '6', '12', '24', '44', '17', '38']",[],"['15', None]","[None, None]"
421,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['20', '29', '26', '1', '19', '39', '10', '23', '30', '13', '34', '40', '11', '2', '14', '33', '21', '22', '41', '35', '5', '27', '31', '42', '36', '18', '43', '32', '8', '37', '25', '28', '6', '12', '24', '44', '17', '38']",[],"['15', '16']","[None, None]"
423,15 finished CPU → wait queue,cpu_to_io,15,CPU0,"['20', '29', '26', '1', '19', '39', '10', '23', '30', '13', '34', '40', '11', '2', '14', '33', '21', '22', '41', '35', '5', '27', '31', '42', '36', '18', '43', '32', '8', '37', '25', '28', '6', '12', '24', '44', '17', '38']",['15'],"[None, '16']","[None, None]"
423,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['29', '26', '1', '19', '39', '10', '23', '30', '13', '34', '40', '11', '2', '14', '33', '21', '22', '41', '35', '5', '27', '31', '42', '36', '18', '43', '32', '8', '37', '25', '28', '6', '12', '24', '44', '17', '38']",['15'],"['20', '16']","[None, None]"
423,15 dispatched to IO0,dispatch_io,15,IO0,"['29', '26', '1', '19', '39', '10', '23', '30', '13', '34', '40', '11', '2', '14', '33', '21', '22', '41', '35', '5', '27', '31', '42', '36', '18', '43', '32', '8', '37', '25', '28', '6', '12', '24', '44', '17', '38']",[],"['20', '16']","['15', None]"
426,20 finished CPU → ready queue,cpu_to_ready,20,CPU0,"['29', '26', '1', '19', '39', '10', '23', '30', '13', '34', '40', '11', '2', '14', '33', '21', '22', '41', '35', '5', '27', '31', '42', '36', '18', '43', '32', '8', '37', '25', '28', '6', '12', '24', '44', '17', '38', '20']",[],"[None, '16']","['15', None]"
426,16 preempted (RR quantum expired),preempt_cpu,16,CPU1,"['29', '26', '1', '19', '39', '10', '23', '30', '13', '34', '40', '11', '2', '14', '33', '21', '22', '41', '35', '5', '27', '31', '42', '36', '18', '43', '32', '8', '37', '25', '28', '6', '12', '24', '44', '17', '38', '20', '16']",[],"[None, None]","['15', None]"
426,29 dispatched to CPU0,dispatch_cpu,29,CPU0,"['26', '1', '19', '39', '10', '23', '30', '13', '34', '40', '11', '2', '14', '33', '21', '22', '41', '35', '5', '27', '31', '42', '36', '18', '43', '32', '8', '37', '25', '28', '6', '12', '24', '44', '17', '38', '20', '16']",[],"['29', None]","['15', None]"
426,26 dispatched to CPU1,dispatch_cpu,26,CPU1,"['1', '19', '39', '10', '23', '30', '13', '34', '40', '11', '2', '14', '33', '21', '22', '41', '35', '5', '27', '31', '42', '36', '18', '43', '32', '8', '37', '25', '28', '6', '12', '24', '44', '17', '38', '20', '16']",[],"['29', '26']","['15', None]"
430,45 added to ready queue,enqueue,45,,"['1', '19', '39', '10', '23', '30', '13', '34', '40', '11', '2', '14', '33', '21', '22', '41', '35', '5', '27', '31', '42', '36', '18', '43', '32', '8', '37', '25', '28', '6', '12', '24', '44', '17', '38', '20', '16', '45']",[],"['29', '26']","['15', None]"
431,29 finished CPU → ready queue,cpu_to_ready,29,CPU0,"['1', '19', '39', '10', '23', '30', '13', '34', '40', '11', '2', '14', '33', '21', '22', '41', '35', '5', '27', '31', '42', '36', '18', '43', '32', '8', '37', '25', '28', '6', '12', '24', '44', '17', '38', '20', '16', '45', '29']",[],"[None, '26']","['15', None]"
431,26 finished CPU → ready queue,cpu_to_ready,26,CPU1,"['1', '19', '39', '10', '23', '30', '13', '34', '40', '11', '2', '14', '33', '21', '22', '41', '35', '5', '27', '31', '42', '36', '18', '43', '32', '8', '37', '25', '28', '6', '12', '24', '44', '17', '38', '20', '16', '45', '29', '26']",[],"[None, None]","['15', None]"
431,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['19', '39', '10', '23', '30', '13', '34', '40', '11', '2', '14', '33', '21', '22', '41', '35', '5', '27', '31', '42', '36', '18', '43', '32', '8', '37', '25', '28', '6', '12', '24', '44', '17', '38', '20', '16', '45', '29', '26']",[],"['1', None]","['15', None]"
431,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['39', '10', '23', '30', '13', '34', '40', '11', '2', '14', '33', '21', '22', '41', '35', '5', '27', '31', '42', '36', '18', '43', '32', '8', '37', '25', '28', '6', '12', '24', '44', '17', '38', '20', '16', '45', '29', '26']",[],"['1', '19']","['15', None]"
435,1 finished all bursts,finished,1,CPU0,"['39', '10', '23', '30', '13', '34', '40', '11', '2', '14', '33', '21', '22', '41', '35', '5', '27', '31', '42', '36', '18', '43', '32', '8', '37', '25', '28', '6', '12', '24', '44', '17', '38', '20', '16', '45', '29', '26']",[],"[None, '19']","['15', None]"
435,19 finished CPU → ready queue,cpu_to_ready,19,CPU1,"['39', '10', '23', '30', '13', '34', '40', '11', '2', '14', '33', '21', '22', '41', '35', '5', '27', '31', '42', '36', '18', '43', '32', '8', '37', '25', '28', '6', '12', '24', '44', '17', '38', '20', '16', '45', '29', '26', '19']",[],"[None, None]","['15', None]"
435,39 dispatched to CPU0,dispatch_cpu,39,CPU0,"['10', '23', '30', '13', '34', '40', '11', '2', '14', '33', '21', '22', '41', '35', '5', '27', '31', '42', '36', '18', '43', '32', '8', '37', '25', '28', '6', '12', '24', '44', '17', '38', '20', '16', '45', '29', '26', '19']",[],"['39', None]","['15', None]"
435,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['23', '30', '13', '34', '40', '11', '2', '14', '33', '21', '22', '41', '35', '5', '27', '31', '42', '36', '18', '43', '32', '8', '37', '25', '28', '6', '12', '24', '44', '17', '38', '20', '16', '45', '29', '26', '19']",[],"['39', '10']","['15', None]"
438,10 finished all bursts,finished,10,CPU1,"['23', '30', '13', '34', '40', '11', '2', '14', '33', '21', '22', '41', '35', '5', '27', '31', '42', '36', '18', '43', '32', '8', '37', '25', '28', '6', '12', '24', '44', '17', '38', '20', '16', '45', '29', '26', '19']",[],"['39', None]","['15', None]"
438,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['30', '13', '34', '40', '11', '2', '14', '33', '21', '22', '41', '35', '5', '27', '31', '42', '36', '18', '43', '32', '8', '37', '25', '28', '6', '12', '24', '44', '17', '38', '20', '16', '45', '29', '26', '19']",[],"['39', '23']","['15', None]"
440,46 added to ready queue,enqueue,46,,"['30', '13', '34', '40', '11', '2', '14', '33', '21', '22', '41', '35', '5', '27', '31', '42', '36', '18', '43', '32', '8', '37', '25', '28', '6', '12', '24', '44', '17', '38', '20', '16', '45', '29', '26', '19', '46']",[],"['39', '23']","['15', None]"
440,39 preempted (RR quantum expired),preempt_cpu,39,CPU0,"['30', '13', '34', '40', '11', '2', '14', '33', '21', '22', '41', '35', '5', '27', '31', '42', '36', '18', '43', '32', '8', '37', '25', '28', '6', '12', '24', '44', '17', '38', '20', '16', '45', '29', '26', '19', '46', '39']",[],"[None, '23']","['15', None]"
440,30 dispatched to CPU0,dispatch_cpu,30,CPU0,"['13', '34', '40', '11', '2', '14', '33', '21', '22', '41', '35', '5', '27', '31', '42', '36', '18', '43', '32', '8', '37', '25', '28', '6', '12', '24', '44', '17', '38', '20', '16', '45', '29', '26', '19', '46', '39']",[],"['30', '23']","['15', None]"
442,30 finished CPU → ready queue,cpu_to_ready,30,CPU0,"['13', '34', '40', '11', '2', '14', '33', '21', '22', '41', '35', '5', '27', '31', '42', '36', '18', '43', '32', '8', '37', '25', '28', '6', '12', '24', '44', '17', '38', '20', '16', '45', '29', '26', '19', '46', '39', '30']",[],"[None, '23']","['15', None]"
442,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['34', '40', '11', '2', '14', '33', '21', '22', '41', '35', '5', '27', '31', '42', '36', '18', '43', '32', '8', '37', '25', '28', '6', '12', '24', '44', '17', '38', '20', '16', '45', '29', '26', '19', '46', '39', '30']",[],"['13', '23']","['15', None]"
443,23 finished CPU → ready queue,cpu_to_ready,23,CPU1,"['34', '40', '11', '2', '14', '33', '21', '22', '41', '35', '5', '27', '31', '42', '36', '18', '43', '32', '8', '37', '25', '28', '6', '12', '24', '44', '17', '38', '20', '16', '45', '29', '26', '19', '46', '39', '30', '23']",[],"['13', None]","['15', None]"
443,34 dispatched to CPU1,dispatch_cpu,34,CPU1,"['40', '11', '2', '14', '33', '21', '22', '41', '35', '5', '27', '31', '42', '36', '18', '43', '32', '8', '37', '25', '28', '6', '12', '24', '44', '17', '38', '20', '16', '45', '29', '26', '19', '46', '39', '30', '23']",[],"['13', '34']","['15', None]"
445,15 finished I/O → ready queue,io_to_ready,15,IO0,"['40', '11', '2', '14', '33', '21', '22', '41', '35', '5', '27', '31', '42', '36', '18', '43', '32', '8', '37', '25', '28', '6', '12', '24', '44', '17', '38', '20', '16', '45', '29', '26', '19', '46', '39', '30', '23', '15']",[],"['13', '34']","[None, None]"
447,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['40', '11', '2', '14', '33', '21', '22', '41', '35', '5', '27', '31', '42', '36', '18', '43', '32', '8', '37', '25', '28', '6', '12', '24', '44', '17', '38', '20', '16', '45', '29', '26', '19', '46', '39', '30', '23', '15', '13']",[],"[None, '34']","[None, None]"
447,40 dispatched to CPU0,dispatch_cpu,40,CPU0,"['11', '2', '14', '33', '21', '22', '41', '35', '5', '27', '31', '42', '36', '18', '43', '32', '8', '37', '25', '28', '6', '12', '24', '44', '17', '38', '20', '16', '45', '29', '26', '19', '46', '39', '30', '23', '15', '13']",[],"['40', '34']","[None, None]"
448,34 preempted (RR quantum expired),preempt_cpu,34,CPU1,"['11', '2', '14', '33', '21', '22', '41', '35', '5', '27', '31', '42', '36', '18', '43', '32', '8', '37', '25', '28', '6', '12', '24', '44', '17', '38', '20', '16', '45', '29', '26', '19', '46', '39', '30', '23', '15', '13', '34']",[],"['40', None]","[None, None]"
448,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['2', '14', '33', '21', '22', '41', '35', '5', '27', '31', '42', '36', '18', '43', '32', '8', '37', '25', '28', '6', '12', '24', '44', '17', '38', '20', '16', '45', '29', '26', '19', '46', '39', '30', '23', '15', '13', '34']",[],"['40', '11']","[None, None]"
449,11 finished CPU → ready queue,cpu_to_ready,11,CPU1,"['2', '14', '33', '21', '22', '41', '35', '5', '27', '31', '42', '36', '18', '43', '32', '8', '37', '25', '28', '6', '12', '24', '44', '17', '38', '20', '16', '45', '29', '26', '19', '46', '39', '30', '23', '15', '13', '34', '11']",[],"['40', None]","[None, None]"
449,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['14', '33', '21', '22', '41', '35', '5', '27', '31', '42', '36', '18', '43', '32', '8', '37', '25', '28', '6', '12', '24', '44', '17', '38', '20', '16', '45', '29', '26', '19', '46', '39', '30', '23', '15', '13', '34', '11']",[],"['40', '2']","[None, None]"
451,47 added to ready queue,enqueue,47,,"['14', '33', '21', '22', '41', '35', '5', '27', '31', '42', '36', '18', '43', '32', '8', '37', '25', '28', '6', '12', '24', '44', '17', '38', '20', '16', '45', '29', '26', '19', '46', '39', '30', '23', '15', '13', '34', '11', '47']",[],"['40', '2']","[None, None]"
452,40 preempted (RR quantum expired),preempt_cpu,40,CPU0,"['14', '33', '21', '22', '41', '35', '5', '27', '31', '42', '36', '18', '43', '32', '8', '37', '25', '28', '6', '12', '24', '44', '17', '38', '20', '16', '45', '29', '26', '19', '46', '39', '30', '23', '15', '13', '34', '11', '47', '40']",[],"[None, '2']","[None, None]"
452,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['33', '21', '22', '41', '35', '5', '27', '31', '42', '36', '18', '43', '32', '8', '37', '25', '28', '6', '12', '24', '44', '17', '38', '20', '16', '45', '29', '26', '19', '46', '39', '30', '23', '15', '13', '34', '11', '47', '40']",[],"['14', '2']","[None, None]"
454,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['33', '21', '22', '41', '35', '5', '27', '31', '42', '36', '18', '43', '32', '8', '37', '25', '28', '6', '12', '24', '44', '17', '38', '20', '16', '45', '29', '26', '19', '46', '39', '30', '23', '15', '13', '34', '11', '47', '40', '2']",[],"['14', None]","[None, None]"
454,33 dispatched to CPU1,dispatch_cpu,33,CPU1,"['21', '22', '41', '35', '5', '27', '31', '42', '36', '18', '43', '32', '8', '37', '25', '28', '6', '12', '24', '44', '17', '38', '20', '16', '45', '29', '26', '19', '46', '39', '30', '23', '15', '13', '34', '11', '47', '40', '2']",[],"['14', '33']","[None, None]"
457,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,"['21', '22', '41', '35', '5', '27', '31', '42', '36', '18', '43', '32', '8', '37', '25', '28', '6', '12', '24', '44', '17', '38', '20', '16', '45', '29', '26', '19', '46', '39', '30', '23', '15', '13', '34', '11', '47', '40', '2', '14']",[],"[None, '33']","[None, None]"
457,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['22', '41', '35', '5', '27', '31', '42', '36', '18', '43', '32', '8', '37', '25', '28', '6', '12', '24', '44', '17', '38', '20', '16', '45', '29', '26', '19', '46', '39', '30', '23', '15', '13', '34', '11', '47', '40', '2', '14']",[],"['21', '33']","[None, None]"
459,33 finished CPU → wait queue,cpu_to_io,33,CPU1,"['22', '41', '35', '5', '27', '31', '42', '36', '18', '43', '32', '8', '37', '25', '28', '6', '12', '24', '44', '17', '38', '20', '16', '45', '29', '26', '19', '46', '39', '30', '23', '15', '13', '34', '11', '47', '40', '2', '14']",['33'],"['21', None]","[None, None]"
459,22 dispatched to CPU1,dispatch_cpu,22,CPU1,"['41', '35', '5', '27', '31', '42', '36', '18', '43', '32', '8', '37', '25', '28', '6', '12', '24', '44', '17', '38', '20', '16', '45', '29', '26', '19', '46', '39', '30', '23', '15', '13', '34', '11', '47', '40', '2', '14']",['33'],"['21', '22']","[None, None]"
459,33 dispatched to IO0,dispatch_io,33,IO0,"['41', '35', '5', '27', '31', '42', '36', '18', '43', '32', '8', '37', '25', '28', '6', '12', '24', '44', '17', '38', '20', '16', '45', '29', '26', '19', '46', '39', '30', '23', '15', '13', '34', '11', '47', '40', '2', '14']",[],"['21', '22']","['33', None]"
460,48 added to ready queue,enqueue,48,,"['41', '35', '5', '27', '31', '42', '36', '18', '43', '32', '8', '37', '25', '28', '6', '12', '24', '44', '17', '38', '20', '16', '45', '29', '26', '19', '46', '39', '30', '23', '15', '13', '34', '11', '47', '40', '2', '14', '48']",[],"['21', '22']","['33', None]"
461,21 finished CPU → ready queue,cpu_to_ready,21,CPU0,"['41', '35', '5', '27', '31', '42', '36', '18', '43', '32', '8', '37', '25', '28', '6', '12', '24', '44', '17', '38', '20', '16', '45', '29', '26', '19', '46', '39', '30', '23', '15', '13', '34', '11', '47', '40', '2', '14', '48', '21']",[],"[None, '22']","['33', None]"
461,41 dispatched to CPU0,dispatch_cpu,41,CPU0,"['35', '5', '27', '31', '42', '36', '18', '43', '32', '8', '37', '25', '28', '6', '12', '24', '44', '17', '38', '20', '16', '45', '29', '26', '19', '46', '39', '30', '23', '15', '13', '34', '11', '47', '40', '2', '14', '48', '21']",[],"['41', '22']","['33', None]"
462,33 finished I/O → ready queue,io_to_ready,33,IO0,"['35', '5', '27', '31', '42', '36', '18', '43', '32', '8', '37', '25', '28', '6', '12', '24', '44', '17', '38', '20', '16', '45', '29', '26', '19', '46', '39', '30', '23', '15', '13', '34', '11', '47', '40', '2', '14', '48', '21', '33']",[],"['41', '22']","[None, None]"
464,22 preempted (RR quantum expired),preempt_cpu,22,CPU1,"['35', '5', '27', '31', '42', '36', '18', '43', '32', '8', '37', '25', '28', '6', '12', '24', '44', '17', '38', '20', '16', '45', '29', '26', '19', '46', '39', '30', '23', '15', '13', '34', '11', '47', '40', '2', '14', '48', '21', '33', '22']",[],"['41', None]","[None, None]"
464,35 dispatched to CPU1,dispatch_cpu,35,CPU1,"['5', '27', '31', '42', '36', '18', '43', '32', '8', '37', '25', '28', '6', '12', '24', '44', '17', '38', '20', '16', '45', '29', '26', '19', '46', '39', '30', '23', '15', '13', '34', '11', '47', '40', '2', '14', '48', '21', '33', '22']",[],"['41', '35']","[None, None]"
466,49 added to ready queue,enqueue,49,,"['5', '27', '31', '42', '36', '18', '43', '32', '8', '37', '25', '28', '6', '12', '24', '44', '17', '38', '20', '16', '45', '29', '26', '19', '46', '39', '30', '23', '15', '13', '34', '11', '47', '40', '2', '14', '48', '21', '33', '22', '49']",[],"['41', '35']","[None, None]"
466,41 preempted (RR quantum expired),preempt_cpu,41,CPU0,"['5', '27', '31', '42', '36', '18', '43', '32', '8', '37', '25', '28', '6', '12', '24', '44', '17', '38', '20', '16', '45', '29', '26', '19', '46', '39', '30', '23', '15', '13', '34', '11', '47', '40', '2', '14', '48', '21', '33', '22', '49', '41']",[],"[None, '35']","[None, None]"
466,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['27', '31', '42', '36', '18', '43', '32', '8', '37', '25', '28', '6', '12', '24', '44', '17', '38', '20', '16', '45', '29', '26', '19', '46', '39', '30', '23', '15', '13', '34', '11', '47', '40', '2', '14', '48', '21', '33', '22', '49', '41']",[],"['5', '35']","[None, None]"
469,5 finished CPU → ready queue,cpu_to_ready,5,CPU0,"['27', '31', '42', '36', '18', '43', '32', '8', '37', '25', '28', '6', '12', '24', '44', '17', '38', '20', '16', '45', '29', '26', '19', '46', '39', '30', '23', '15', '13', '34', '11', '47', '40', '2', '14', '48', '21', '33', '22', '49', '41', '5']",[],"[None, '35']","[None, None]"
469,35 preempted (RR quantum expired),preempt_cpu,35,CPU1,"['27', '31', '42', '36', '18', '43', '32', '8', '37', '25', '28', '6', '12', '24', '44', '17', '38', '20', '16', '45', '29', '26', '19', '46', '39', '30', '23', '15', '13', '34', '11', '47', '40', '2', '14', '48', '21', '33', '22', '49', '41', '5', '35']",[],"[None, None]","[None, None]"
469,27 dispatched to CPU0,dispatch_cpu,27,CPU0,"['31', '42', '36', '18', '43', '32', '8', '37', '25', '28', '6', '12', '24', '44', '17', '38', '20', '16', '45', '29', '26', '19', '46', '39', '30', '23', '15', '13', '34', '11', '47', '40', '2', '14', '48', '21', '33', '22', '49', '41', '5', '35']",[],"['27', None]","[None, None]"
469,31 dispatched to CPU1,dispatch_cpu,31,CPU1,"['42', '36', '18', '43', '32', '8', '37', '25', '28', '6', '12', '24', '44', '17', '38', '20', '16', '45', '29', '26', '19', '46', '39', '30', '23', '15', '13', '34', '11', '47', '40', '2', '14', '48', '21', '33', '22', '49', '41', '5', '35']",[],"['27', '31']","[None, None]"
474,50 added to ready queue,enqueue,50,,"['42', '36', '18', '43', '32', '8', '37', '25', '28', '6', '12', '24', '44', '17', '38', '20', '16', '45', '29', '26', '19', '46', '39', '30', '23', '15', '13', '34', '11', '47', '40', '2', '14', '48', '21', '33', '22', '49', '41', '5', '35', '50']",[],"['27', '31']","[None, None]"
474,27 finished CPU → wait queue,cpu_to_io,27,CPU0,"['42', '36', '18', '43', '32', '8', '37', '25', '28', '6', '12', '24', '44', '17', '38', '20', '16', '45', '29', '26', '19', '46', '39', '30', '23', '15', '13', '34', '11', '47', '40', '2', '14', '48', '21', '33', '22', '49', '41', '5', '35', '50']",['27'],"[None, '31']","[None, None]"
474,31 preempted (RR quantum expired),preempt_cpu,31,CPU1,"['42', '36', '18', '43', '32', '8', '37', '25', '28', '6', '12', '24', '44', '17', '38', '20', '16', '45', '29', '26', '19', '46', '39', '30', '23', '15', '13', '34', '11', '47', '40', '2', '14', '48', '21', '33', '22', '49', '41', '5', '35', '50', '31']",['27'],"[None, None]","[None, None]"
474,42 dispatched to CPU0,dispatch_cpu,42,CPU0,"['36', '18', '43', '32', '8', '37', '25', '28', '6', '12', '24', '44', '17', '38', '20', '16', '45', '29', '26', '19', '46', '39', '30', '23', '15', '13', '34', '11', '47', '40', '2', '14', '48', '21', '33', '22', '49', '41', '5', '35', '50', '31']",['27'],"['42', None]","[None, None]"
474,36 dispatched to CPU1,dispatch_cpu,36,CPU1,"['18', '43', '32', '8', '37', '25', '28', '6', '12', '24', '44', '17', '38', '20', '16', '45', '29', '26', '19', '46', '39', '30', '23', '15', '13', '34', '11', '47', '40', '2', '14', '48', '21', '33', '22', '49', '41', '5', '35', '50', '31']",['27'],"['42', '36']","[None, None]"
474,27 dispatched to IO0,dispatch_io,27,IO0,"['18', '43', '32', '8', '37', '25', '28', '6', '12', '24', '44', '17', '38', '20', '16', '45', '29', '26', '19', '46', '39', '30', '23', '15', '13', '34', '11', '47', '40', '2', '14', '48', '21', '33', '22', '49', '41', '5', '35', '50', '31']",[],"['42', '36']","['27', None]"
479,42 finished CPU → ready queue,cpu_to_ready,42,CPU0,"['18', '43', '32', '8', '37', '25', '28', '6', '12', '24', '44', '17', '38', '20', '16', '45', '29', '26', '19', '46', '39', '30', '23', '15', '13', '34', '11', '47', '40', '2', '14', '48', '21', '33', '22', '49', '41', '5', '35', '50', '31', '42']",[],"[None, '36']","['27', None]"
479,36 preempted (RR quantum expired),preempt_cpu,36,CPU1,"['18', '43', '32', '8', '37', '25', '28', '6', '12', '24', '44', '17', '38', '20', '16', '45', '29', '26', '19', '46', '39', '30', '23', '15', '13', '34', '11', '47', '40', '2', '14', '48', '21', '33', '22', '49', '41', '5', '35', '50', '31', '42', '36']",[],"[None, None]","['27', None]"
479,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['43', '32', '8', '37', '25', '28', '6', '12', '24', '44', '17', '38', '20', '16', '45', '29', '26', '19', '46', '39', '30', '23', '15', '13', '34', '11', '47', '40', '2', '14', '48', '21', '33', '22', '49', '41', '5', '35', '50', '31', '42', '36']",[],"['18', None]","['27', None]"
479,43 dispatched to CPU1,dispatch_cpu,43,CPU1,"['32', '8', '37', '25', '28', '6', '12', '24', '44', '17', '38', '20', '16', '45', '29', '26', '19', '46', '39', '30', '23', '15', '13', '34', '11', '47', '40', '2', '14', '48', '21', '33', '22', '49', '41', '5', '35', '50', '31', '42', '36']",[],"['18', '43']","['27', None]"
482,18 finished CPU → ready queue,cpu_to_ready,18,CPU0,"['32', '8', '37', '25', '28', '6', '12', '24', '44', '17', '38', '20', '16', '45', '29', '26', '19', '46', '39', '30', '23', '15', '13', '34', '11', '47', '40', '2', '14', '48', '21', '33', '22', '49', '41', '5', '35', '50', '31', '42', '36', '18']",[],"[None, '43']","['27', None]"
482,32 dispatched to CPU0,dispatch_cpu,32,CPU0,"['8', '37', '25', '28', '6', '12', '24', '44', '17', '38', '20', '16', '45', '29', '26', '19', '46', '39', '30', '23', '15', '13', '34', '11', '47', '40', '2', '14', '48', '21', '33', '22', '49', '41', '5', '35', '50', '31', '42', '36', '18']",[],"['32', '43']","['27', None]"
484,43 preempted (RR quantum expired),preempt_cpu,43,CPU1,"['8', '37', '25', '28', '6', '12', '24', '44', '17', '38', '20', '16', '45', '29', '26', '19', '46', '39', '30', '23', '15', '13', '34', '11', '47', '40', '2', '14', '48', '21', '33', '22', '49', '41', '5', '35', '50', '31', '42', '36', '18', '43']",[],"['32', None]","['27', None]"
484,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['37', '25', '28', '6', '12', '24', '44', '17', '38', '20', '16', '45', '29', '26', '19', '46', '39', '30', '23', '15', '13', '34', '11', '47', '40', '2', '14', '48', '21', '33', '22', '49', '41', '5', '35', '50', '31', '42', '36', '18', '43']",[],"['32', '8']","['27', None]"
486,8 finished CPU → ready queue,cpu_to_ready,8,CPU1,"['37', '25', '28', '6', '12', '24', '44', '17', '38', '20', '16', '45', '29', '26', '19', '46', '39', '30', '23', '15', '13', '34', '11', '47', '40', '2', '14', '48', '21', '33', '22', '49', '41', '5', '35', '50', '31', '42', '36', '18', '43', '8']",[],"['32', None]","['27', None]"
486,37 dispatched to CPU1,dispatch_cpu,37,CPU1,"['25', '28', '6', '12', '24', '44', '17', '38', '20', '16', '45', '29', '26', '19', '46', '39', '30', '23', '15', '13', '34', '11', '47', '40', '2', '14', '48', '21', '33', '22', '49', '41', '5', '35', '50', '31', '42', '36', '18', '43', '8']",[],"['32', '37']","['27', None]"
487,32 preempted (RR quantum expired),preempt_cpu,32,CPU0,"['25', '28', '6', '12', '24', '44', '17', '38', '20', '16', '45', '29', '26', '19', '46', '39', '30', '23', '15', '13', '34', '11', '47', '40', '2', '14', '48', '21', '33', '22', '49', '41', '5', '35', '50', '31', '42', '36', '18', '43', '8', '32']",[],"[None, '37']","['27', None]"
487,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['28', '6', '12', '24', '44', '17', '38', '20', '16', '45', '29', '26', '19', '46', '39', '30', '23', '15', '13', '34', '11', '47', '40', '2', '14', '48', '21', '33', '22', '49', '41', '5', '35', '50', '31', '42', '36', '18', '43', '8', '32']",[],"['25', '37']","['27', None]"
488,27 finished I/O → ready queue,io_to_ready,27,IO0,"['28', '6', '12', '24', '44', '17', '38', '20', '16', '45', '29', '26', '19', '46', '39', '30', '23', '15', '13', '34', '11', '47', '40', '2', '14', '48', '21', '33', '22', '49', '41', '5', '35', '50', '31', '42', '36', '18', '43', '8', '32', '27']",[],"['25', '37']","[None, None]"
491,37 preempted (RR quantum expired),preempt_cpu,37,CPU1,"['28', '6', '12', '24', '44', '17', '38', '20', '16', '45', '29', '26', '19', '46', '39', '30', '23', '15', '13', '34', '11', '47', '40', '2', '14', '48', '21', '33', '22', '49', '41', '5', '35', '50', '31', '42', '36', '18', '43', '8', '32', '27', '37']",[],"['25', None]","[None, None]"
491,28 dispatched to CPU1,dispatch_cpu,28,CPU1,"['6', '12', '24', '44', '17', '38', '20', '16', '45', '29', '26', '19', '46', '39', '30', '23', '15', '13', '34', '11', '47', '40', '2', '14', '48', '21', '33', '22', '49', '41', '5', '35', '50', '31', '42', '36', '18', '43', '8', '32', '27', '37']",[],"['25', '28']","[None, None]"
492,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,"['6', '12', '24', '44', '17', '38', '20', '16', '45', '29', '26', '19', '46', '39', '30', '23', '15', '13', '34', '11', '47', '40', '2', '14', '48', '21', '33', '22', '49', '41', '5', '35', '50', '31', '42', '36', '18', '43', '8', '32', '27', '37', '25']",[],"[None, '28']","[None, None]"
492,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['12', '24', '44', '17', '38', '20', '16', '45', '29', '26', '19', '46', '39', '30', '23', '15', '13', '34', '11', '47', '40', '2', '14', '48', '21', '33', '22', '49', '41', '5', '35', '50', '31', '42', '36', '18', '43', '8', '32', '27', '37', '25']",[],"['6', '28']","[None, None]"
493,6 finished CPU → ready queue,cpu_to_ready,6,CPU0,"['12', '24', '44', '17', '38', '20', '16', '45', '29', '26', '19', '46', '39', '30', '23', '15', '13', '34', '11', '47', '40', '2', '14', '48', '21', '33', '22', '49', '41', '5', '35', '50', '31', '42', '36', '18', '43', '8', '32', '27', '37', '25', '6']",[],"[None, '28']","[None, None]"
493,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['24', '44', '17', '38', '20', '16', '45', '29', '26', '19', '46', '39', '30', '23', '15', '13', '34', '11', '47', '40', '2', '14', '48', '21', '33', '22', '49', '41', '5', '35', '50', '31', '42', '36', '18', '43', '8', '32', '27', '37', '25', '6']",[],"['12', '28']","[None, None]"
496,28 preempted (RR quantum expired),preempt_cpu,28,CPU1,"['24', '44', '17', '38', '20', '16', '45', '29', '26', '19', '46', '39', '30', '23', '15', '13', '34', '11', '47', '40', '2', '14', '48', '21', '33', '22', '49', '41', '5', '35', '50', '31', '42', '36', '18', '43', '8', '32', '27', '37', '25', '6', '28']",[],"['12', None]","[None, None]"
496,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['44', '17', '38', '20', '16', '45', '29', '26', '19', '46', '39', '30', '23', '15', '13', '34', '11', '47', '40', '2', '14', '48', '21', '33', '22', '49', '41', '5', '35', '50', '31', '42', '36', '18', '43', '8', '32', '27', '37', '25', '6', '28']",[],"['12', '24']","[None, None]"
497,12 finished CPU → ready queue,cpu_to_ready,12,CPU0,"['44', '17', '38', '20', '16', '45', '29', '26', '19', '46', '39', '30', '23', '15', '13', '34', '11', '47', '40', '2', '14', '48', '21', '33', '22', '49', '41', '5', '35', '50', '31', '42', '36', '18', '43', '8', '32', '27', '37', '25', '6', '28', '12']",[],"[None, '24']","[None, None]"
497,44 dispatched to CPU0,dispatch_cpu,44,CPU0,"['17', '38', '20', '16', '45', '29', '26', '19', '46', '39', '30', '23', '15', '13', '34', '11', '47', '40', '2', '14', '48', '21', '33', '22', '49', '41', '5', '35', '50', '31', '42', '36', '18', '43', '8', '32', '27', '37', '25', '6', '28', '12']",[],"['44', '24']","[None, None]"
501,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,"['17', '38', '20', '16', '45', '29', '26', '19', '46', '39', '30', '23', '15', '13', '34', '11', '47', '40', '2', '14', '48', '21', '33', '22', '49', '41', '5', '35', '50', '31', '42', '36', '18', '43', '8', '32', '27', '37', '25', '6', '28', '12', '24']",[],"['44', None]","[None, None]"
501,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['38', '20', '16', '45', '29', '26', '19', '46', '39', '30', '23', '15', '13', '34', '11', '47', '40', '2', '14', '48', '21', '33', '22', '49', '41', '5', '35', '50', '31', '42', '36', '18', '43', '8', '32', '27', '37', '25', '6', '28', '12', '24']",[],"['44', '17']","[None, None]"
502,44 preempted (RR quantum expired),preempt_cpu,44,CPU0,"['38', '20', '16', '45', '29', '26', '19', '46', '39', '30', '23', '15', '13', '34', '11', '47', '40', '2', '14', '48', '21', '33', '22', '49', '41', '5', '35', '50', '31', '42', '36', '18', '43', '8', '32', '27', '37', '25', '6', '28', '12', '24', '44']",[],"[None, '17']","[None, None]"
502,38 dispatched to CPU0,dispatch_cpu,38,CPU0,"['20', '16', '45', '29', '26', '19', '46', '39', '30', '23', '15', '13', '34', '11', '47', '40', '2', '14', '48', '21', '33', '22', '49', '41', '5', '35', '50', '31', '42', '36', '18', '43', '8', '32', '27', '37', '25', '6', '28', '12', '24', '44']",[],"['38', '17']","[None, None]"
503,38 finished CPU → ready queue,cpu_to_ready,38,CPU0,"['20', '16', '45', '29', '26', '19', '46', '39', '30', '23', '15', '13', '34', '11', '47', '40', '2', '14', '48', '21', '33', '22', '49', '41', '5', '35', '50', '31', '42', '36', '18', '43', '8', '32', '27', '37', '25', '6', '28', '12', '24', '44', '38']",[],"[None, '17']","[None, None]"
503,17 finished CPU → wait queue,cpu_to_io,17,CPU1,"['20', '16', '45', '29', '26', '19', '46', '39', '30', '23', '15', '13', '34', '11', '47', '40', '2', '14', '48', '21', '33', '22', '49', '41', '5', '35', '50', '31', '42', '36', '18', '43', '8', '32', '27', '37', '25', '6', '28', '12', '24', '44', '38']",['17'],"[None, None]","[None, None]"
503,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['16', '45', '29', '26', '19', '46', '39', '30', '23', '15', '13', '34', '11', '47', '40', '2', '14', '48', '21', '33', '22', '49', '41', '5', '35', '50', '31', '42', '36', '18', '43', '8', '32', '27', '37', '25', '6', '28', '12', '24', '44', '38']",['17'],"['20', None]","[None, None]"
503,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['45', '29', '26', '19', '46', '39', '30', '23', '15', '13', '34', '11', '47', '40', '2', '14', '48', '21', '33', '22', '49', '41', '5', '35', '50', '31', '42', '36', '18', '43', '8', '32', '27', '37', '25', '6', '28', '12', '24', '44', '38']",['17'],"['20', '16']","[None, None]"
503,17 dispatched to IO0,dispatch_io,17,IO0,"['45', '29', '26', '19', '46', '39', '30', '23', '15', '13', '34', '11', '47', '40', '2', '14', '48', '21', '33', '22', '49', '41', '5', '35', '50', '31', '42', '36', '18', '43', '8', '32', '27', '37', '25', '6', '28', '12', '24', '44', '38']",[],"['20', '16']","['17', None]"
508,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,"['45', '29', '26', '19', '46', '39', '30', '23', '15', '13', '34', '11', '47', '40', '2', '14', '48', '21', '33', '22', '49', '41', '5', '35', '50', '31', '42', '36', '18', '43', '8', '32', '27', '37', '25', '6', '28', '12', '24', '44', '38', '20']",[],"[None, '16']","['17', None]"
508,16 preempted (RR quantum expired),preempt_cpu,16,CPU1,"['45', '29', '26', '19', '46', '39', '30', '23', '15', '13', '34', '11', '47', '40', '2', '14', '48', '21', '33', '22', '49', '41', '5', '35', '50', '31', '42', '36', '18', '43', '8', '32', '27', '37', '25', '6', '28', '12', '24', '44', '38', '20', '16']",[],"[None, None]","['17', None]"
508,45 dispatched to CPU0,dispatch_cpu,45,CPU0,"['29', '26', '19', '46', '39', '30', '23', '15', '13', '34', '11', '47', '40', '2', '14', '48', '21', '33', '22', '49', '41', '5', '35', '50', '31', '42', '36', '18', '43', '8', '32', '27', '37', '25', '6', '28', '12', '24', '44', '38', '20', '16']",[],"['45', None]","['17', None]"
508,29 dispatched to CPU1,dispatch_cpu,29,CPU1,"['26', '19', '46', '39', '30', '23', '15', '13', '34', '11', '47', '40', '2', '14', '48', '21', '33', '22', '49', '41', '5', '35', '50', '31', '42', '36', '18', '43', '8', '32', '27', '37', '25', '6', '28', '12', '24', '44', '38', '20', '16']",[],"['45', '29']","['17', None]"
513,45 preempted (RR quantum expired),preempt_cpu,45,CPU0,"['26', '19', '46', '39', '30', '23', '15', '13', '34', '11', '47', '40', '2', '14', '48', '21', '33', '22', '49', '41', '5', '35', '50', '31', '42', '36', '18', '43', '8', '32', '27', '37', '25', '6', '28', '12', '24', '44', '38', '20', '16', '45']",[],"[None, '29']","['17', None]"
513,29 preempted (RR quantum expired),preempt_cpu,29,CPU1,"['26', '19', '46', '39', '30', '23', '15', '13', '34', '11', '47', '40', '2', '14', '48', '21', '33', '22', '49', '41', '5', '35', '50', '31', '42', '36', '18', '43', '8', '32', '27', '37', '25', '6', '28', '12', '24', '44', '38', '20', '16', '45', '29']",[],"[None, None]","['17', None]"
513,26 dispatched to CPU0,dispatch_cpu,26,CPU0,"['19', '46', '39', '30', '23', '15', '13', '34', '11', '47', '40', '2', '14', '48', '21', '33', '22', '49', '41', '5', '35', '50', '31', '42', '36', '18', '43', '8', '32', '27', '37', '25', '6', '28', '12', '24', '44', '38', '20', '16', '45', '29']",[],"['26', None]","['17', None]"
513,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['46', '39', '30', '23', '15', '13', '34', '11', '47', '40', '2', '14', '48', '21', '33', '22', '49', '41', '5', '35', '50', '31', '42', '36', '18', '43', '8', '32', '27', '37', '25', '6', '28', '12', '24', '44', '38', '20', '16', '45', '29']",[],"['26', '19']","['17', None]"
516,17 finished I/O → ready queue,io_to_ready,17,IO0,"['46', '39', '30', '23', '15', '13', '34', '11', '47', '40', '2', '14', '48', '21', '33', '22', '49', '41', '5', '35', '50', '31', '42', '36', '18', '43', '8', '32', '27', '37', '25', '6', '28', '12', '24', '44', '38', '20', '16', '45', '29', '17']",[],"['26', '19']","[None, None]"
517,19 finished CPU → ready queue,cpu_to_ready,19,CPU1,"['46', '39', '30', '23', '15', '13', '34', '11', '47', '40', '2', '14', '48', '21', '33', '22', '49', '41', '5', '35', '50', '31', '42', '36', '18', '43', '8', '32', '27', '37', '25', '6', '28', '12', '24', '44', '38', '20', '16', '45', '29', '17', '19']",[],"['26', None]","[None, None]"
517,46 dispatched to CPU1,dispatch_cpu,46,CPU1,"['39', '30', '23', '15', '13', '34', '11', '47', '40', '2', '14', '48', '21', '33', '22', '49', '41', '5', '35', '50', '31', '42', '36', '18', '43', '8', '32', '27', '37', '25', '6', '28', '12', '24', '44', '38', '20', '16', '45', '29', '17', '19']",[],"['26', '46']","[None, None]"
518,26 preempted (RR quantum expired),preempt_cpu,26,CPU0,"['39', '30', '23', '15', '13', '34', '11', '47', '40', '2', '14', '48', '21', '33', '22', '49', '41', '5', '35', '50', '31', '42', '36', '18', '43', '8', '32', '27', '37', '25', '6', '28', '12', '24', '44', '38', '20', '16', '45', '29', '17', '19', '26']",[],"[None, '46']","[None, None]"
518,39 dispatched to CPU0,dispatch_cpu,39,CPU0,"['30', '23', '15', '13', '34', '11', '47', '40', '2', '14', '48', '21', '33', '22', '49', '41', '5', '35', '50', '31', '42', '36', '18', '43', '8', '32', '27', '37', '25', '6', '28', '12', '24', '44', '38', '20', '16', '45', '29', '17', '19', '26']",[],"['39', '46']","[None, None]"
521,39 finished CPU → wait queue,cpu_to_io,39,CPU0,"['30', '23', '15', '13', '34', '11', '47', '40', '2', '14', '48', '21', '33', '22', '49', '41', '5', '35', '50', '31', '42', '36', '18', '43', '8', '32', '27', '37', '25', '6', '28', '12', '24', '44', '38', '20', '16', '45', '29', '17', '19', '26']",['39'],"[None, '46']","[None, None]"
521,30 dispatched to CPU0,dispatch_cpu,30,CPU0,"['23', '15', '13', '34', '11', '47', '40', '2', '14', '48', '21', '33', '22', '49', '41', '5', '35', '50', '31', '42', '36', '18', '43', '8', '32', '27', '37', '25', '6', '28', '12', '24', '44', '38', '20', '16', '45', '29', '17', '19', '26']",['39'],"['30', '46']","[None, None]"
521,39 dispatched to IO0,dispatch_io,39,IO0,"['23', '15', '13', '34', '11', '47', '40', '2', '14', '48', '21', '33', '22', '49', '41', '5', '35', '50', '31', '42', '36', '18', '43', '8', '32', '27', '37', '25', '6', '28', '12', '24', '44', '38', '20', '16', '45', '29', '17', '19', '26']",[],"['30', '46']","['39', None]"
522,46 preempted (RR quantum expired),preempt_cpu,46,CPU1,"['23', '15', '13', '34', '11', '47', '40', '2', '14', '48', '21', '33', '22', '49', '41', '5', '35', '50', '31', '42', '36', '18', '43', '8', '32', '27', '37', '25', '6', '28', '12', '24', '44', '38', '20', '16', '45', '29', '17', '19', '26', '46']",[],"['30', None]","['39', None]"
522,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['15', '13', '34', '11', '47', '40', '2', '14', '48', '21', '33', '22', '49', '41', '5', '35', '50', '31', '42', '36', '18', '43', '8', '32', '27', '37', '25', '6', '28', '12', '24', '44', '38', '20', '16', '45', '29', '17', '19', '26', '46']",[],"['30', '23']","['39', None]"
526,30 preempted (RR quantum expired),preempt_cpu,30,CPU0,"['15', '13', '34', '11', '47', '40', '2', '14', '48', '21', '33', '22', '49', '41', '5', '35', '50', '31', '42', '36', '18', '43', '8', '32', '27', '37', '25', '6', '28', '12', '24', '44', '38', '20', '16', '45', '29', '17', '19', '26', '46', '30']",[],"[None, '23']","['39', None]"
526,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['13', '34', '11', '47', '40', '2', '14', '48', '21', '33', '22', '49', '41', '5', '35', '50', '31', '42', '36', '18', '43', '8', '32', '27', '37', '25', '6', '28', '12', '24', '44', '38', '20', '16', '45', '29', '17', '19', '26', '46', '30']",[],"['15', '23']","['39', None]"
527,23 preempted (RR quantum expired),preempt_cpu,23,CPU1,"['13', '34', '11', '47', '40', '2', '14', '48', '21', '33', '22', '49', '41', '5', '35', '50', '31', '42', '36', '18', '43', '8', '32', '27', '37', '25', '6', '28', '12', '24', '44', '38', '20', '16', '45', '29', '17', '19', '26', '46', '30', '23']",[],"['15', None]","['39', None]"
527,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['34', '11', '47', '40', '2', '14', '48', '21', '33', '22', '49', '41', '5', '35', '50', '31', '42', '36', '18', '43', '8', '32', '27', '37', '25', '6', '28', '12', '24', '44', '38', '20', '16', '45', '29', '17', '19', '26', '46', '30', '23']",[],"['15', '13']","['39', None]"
531,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,"['34', '11', '47', '40', '2', '14', '48', '21', '33', '22', '49', '41', '5', '35', '50', '31', '42', '36', '18', '43', '8', '32', '27', '37', '25', '6', '28', '12', '24', '44', '38', '20', '16', '45', '29', '17', '19', '26', '46', '30', '23', '15']",[],"[None, '13']","['39', None]"
531,13 finished CPU → ready queue,cpu_to_ready,13,CPU1,"['34', '11', '47', '40', '2', '14', '48', '21', '33', '22', '49', '41', '5', '35', '50', '31', '42', '36', '18', '43', '8', '32', '27', '37', '25', '6', '28', '12', '24', '44', '38', '20', '16', '45', '29', '17', '19', '26', '46', '30', '23', '15', '13']",[],"[None, None]","['39', None]"
531,34 dispatched to CPU0,dispatch_cpu,34,CPU0,"['11', '47', '40', '2', '14', '48', '21', '33', '22', '49', '41', '5', '35', '50', '31', '42', '36', '18', '43', '8', '32', '27', '37', '25', '6', '28', '12', '24', '44', '38', '20', '16', '45', '29', '17', '19', '26', '46', '30', '23', '15', '13']",[],"['34', None]","['39', None]"
531,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['47', '40', '2', '14', '48', '21', '33', '22', '49', '41', '5', '35', '50', '31', '42', '36', '18', '43', '8', '32', '27', '37', '25', '6', '28', '12', '24', '44', '38', '20', '16', '45', '29', '17', '19', '26', '46', '30', '23', '15', '13']",[],"['34', '11']","['39', None]"
532,34 finished CPU → wait queue,cpu_to_io,34,CPU0,"['47', '40', '2', '14', '48', '21', '33', '22', '49', '41', '5', '35', '50', '31', '42', '36', '18', '43', '8', '32', '27', '37', '25', '6', '28', '12', '24', '44', '38', '20', '16', '45', '29', '17', '19', '26', '46', '30', '23', '15', '13']",['34'],"[None, '11']","['39', None]"
532,47 dispatched to CPU0,dispatch_cpu,47,CPU0,"['40', '2', '14', '48', '21', '33', '22', '49', '41', '5', '35', '50', '31', '42', '36', '18', '43', '8', '32', '27', '37', '25', '6', '28', '12', '24', '44', '38', '20', '16', '45', '29', '17', '19', '26', '46', '30', '23', '15', '13']",['34'],"['47', '11']","['39', None]"
532,34 dispatched to IO1,dispatch_io,34,IO1,"['40', '2', '14', '48', '21', '33', '22', '49', '41', '5', '35', '50', '31', '42', '36', '18', '43', '8', '32', '27', '37', '25', '6', '28', '12', '24', '44', '38', '20', '16', '45', '29', '17', '19', '26', '46', '30', '23', '15', '13']",[],"['47', '11']","['39', '34']"
536,11 preempted (RR quantum expired),preempt_cpu,11,CPU1,"['40', '2', '14', '48', '21', '33', '22', '49', '41', '5', '35', '50', '31', '42', '36', '18', '43', '8', '32', '27', '37', '25', '6', '28', '12', '24', '44', '38', '20', '16', '45', '29', '17', '19', '26', '46', '30', '23', '15', '13', '11']",[],"['47', None]","['39', '34']"
536,40 dispatched to CPU1,dispatch_cpu,40,CPU1,"['2', '14', '48', '21', '33', '22', '49', '41', '5', '35', '50', '31', '42', '36', '18', '43', '8', '32', '27', '37', '25', '6', '28', '12', '24', '44', '38', '20', '16', '45', '29', '17', '19', '26', '46', '30', '23', '15', '13', '11']",[],"['47', '40']","['39', '34']"
537,47 preempted (RR quantum expired),preempt_cpu,47,CPU0,"['2', '14', '48', '21', '33', '22', '49', '41', '5', '35', '50', '31', '42', '36', '18', '43', '8', '32', '27', '37', '25', '6', '28', '12', '24', '44', '38', '20', '16', '45', '29', '17', '19', '26', '46', '30', '23', '15', '13', '11', '47']",[],"[None, '40']","['39', '34']"
537,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['14', '48', '21', '33', '22', '49', '41', '5', '35', '50', '31', '42', '36', '18', '43', '8', '32', '27', '37', '25', '6', '28', '12', '24', '44', '38', '20', '16', '45', '29', '17', '19', '26', '46', '30', '23', '15', '13', '11', '47']",[],"['2', '40']","['39', '34']"
539,39 finished I/O → ready queue,io_to_ready,39,IO0,"['14', '48', '21', '33', '22', '49', '41', '5', '35', '50', '31', '42', '36', '18', '43', '8', '32', '27', '37', '25', '6', '28', '12', '24', '44', '38', '20', '16', '45', '29', '17', '19', '26', '46', '30', '23', '15', '13', '11', '47', '39']",[],"['2', '40']","[None, '34']"
540,40 finished CPU → wait queue,cpu_to_io,40,CPU1,"['14', '48', '21', '33', '22', '49', '41', '5', '35', '50', '31', '42', '36', '18', '43', '8', '32', '27', '37', '25', '6', '28', '12', '24', '44', '38', '20', '16', '45', '29', '17', '19', '26', '46', '30', '23', '15', '13', '11', '47', '39']",['40'],"['2', None]","[None, '34']"
540,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['48', '21', '33', '22', '49', '41', '5', '35', '50', '31', '42', '36', '18', '43', '8', '32', '27', '37', '25', '6', '28', '12', '24', '44', '38', '20', '16', '45', '29', '17', '19', '26', '46', '30', '23', '15', '13', '11', '47', '39']",['40'],"['2', '14']","[None, '34']"
540,40 dispatched to IO0,dispatch_io,40,IO0,"['48', '21', '33', '22', '49', '41', '5', '35', '50', '31', '42', '36', '18', '43', '8', '32', '27', '37', '25', '6', '28', '12', '24', '44', '38', '20', '16', '45', '29', '17', '19', '26', '46', '30', '23', '15', '13', '11', '47', '39']",[],"['2', '14']","['40', '34']"
541,2 finished CPU → ready queue,cpu_to_ready,2,CPU0,"['48', '21', '33', '22', '49', '41', '5', '35', '50', '31', '42', '36', '18', '43', '8', '32', '27', '37', '25', '6', '28', '12', '24', '44', '38', '20', '16', '45', '29', '17', '19', '26', '46', '30', '23', '15', '13', '11', '47', '39', '2']",[],"[None, '14']","['40', '34']"
541,48 dispatched to CPU0,dispatch_cpu,48,CPU0,"['21', '33', '22', '49', '41', '5', '35', '50', '31', '42', '36', '18', '43', '8', '32', '27', '37', '25', '6', '28', '12', '24', '44', '38', '20', '16', '45', '29', '17', '19', '26', '46', '30', '23', '15', '13', '11', '47', '39', '2']",[],"['48', '14']","['40', '34']"
543,14 finished CPU → ready queue,cpu_to_ready,14,CPU1,"['21', '33', '22', '49', '41', '5', '35', '50', '31', '42', '36', '18', '43', '8', '32', '27', '37', '25', '6', '28', '12', '24', '44', '38', '20', '16', '45', '29', '17', '19', '26', '46', '30', '23', '15', '13', '11', '47', '39', '2', '14']",[],"['48', None]","['40', '34']"
543,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['33', '22', '49', '41', '5', '35', '50', '31', '42', '36', '18', '43', '8', '32', '27', '37', '25', '6', '28', '12', '24', '44', '38', '20', '16', '45', '29', '17', '19', '26', '46', '30', '23', '15', '13', '11', '47', '39', '2', '14']",[],"['48', '21']","['40', '34']"
546,48 preempted (RR quantum expired),preempt_cpu,48,CPU0,"['33', '22', '49', '41', '5', '35', '50', '31', '42', '36', '18', '43', '8', '32', '27', '37', '25', '6', '28', '12', '24', '44', '38', '20', '16', '45', '29', '17', '19', '26', '46', '30', '23', '15', '13', '11', '47', '39', '2', '14', '48']",[],"[None, '21']","['40', '34']"
546,33 dispatched to CPU0,dispatch_cpu,33,CPU0,"['22', '49', '41', '5', '35', '50', '31', '42', '36', '18', '43', '8', '32', '27', '37', '25', '6', '28', '12', '24', '44', '38', '20', '16', '45', '29', '17', '19', '26', '46', '30', '23', '15', '13', '11', '47', '39', '2', '14', '48']",[],"['33', '21']","['40', '34']"
548,21 preempted (RR quantum expired),preempt_cpu,21,CPU1,"['22', '49', '41', '5', '35', '50', '31', '42', '36', '18', '43', '8', '32', '27', '37', '25', '6', '28', '12', '24', '44', '38', '20', '16', '45', '29', '17', '19', '26', '46', '30', '23', '15', '13', '11', '47', '39', '2', '14', '48', '21']",[],"['33', None]","['40', '34']"
548,22 dispatched to CPU1,dispatch_cpu,22,CPU1,"['49', '41', '5', '35', '50', '31', '42', '36', '18', '43', '8', '32', '27', '37', '25', '6', '28', '12', '24', '44', '38', '20', '16', '45', '29', '17', '19', '26', '46', '30', '23', '15', '13', '11', '47', '39', '2', '14', '48', '21']",[],"['33', '22']","['40', '34']"
549,33 finished CPU → ready queue,cpu_to_ready,33,CPU0,"['49', '41', '5', '35', '50', '31', '42', '36', '18', '43', '8', '32', '27', '37', '25', '6', '28', '12', '24', '44', '38', '20', '16', '45', '29', '17', '19', '26', '46', '30', '23', '15', '13', '11', '47', '39', '2', '14', '48', '21', '33']",[],"[None, '22']","['40', '34']"
549,22 finished CPU → ready queue,cpu_to_ready,22,CPU1,"['49', '41', '5', '35', '50', '31', '42', '36', '18', '43', '8', '32', '27', '37', '25', '6', '28', '12', '24', '44', '38', '20', '16', '45', '29', '17', '19', '26', '46', '30', '23', '15', '13', '11', '47', '39', '2', '14', '48', '21', '33', '22']",[],"[None, None]","['40', '34']"
549,34 finished I/O → ready queue,io_to_ready,34,IO1,"['49', '41', '5', '35', '50', '31', '42', '36', '18', '43', '8', '32', '27', '37', '25', '6', '28', '12', '24', '44', '38', '20', '16', '45', '29', '17', '19', '26', '46', '30', '23', '15', '13', '11', '47', '39', '2', '14', '48', '21', '33', '22', '34']",[],"[None, None]","['40', None]"
549,49 dispatched to CPU0,dispatch_cpu,49,CPU0,"['41', '5', '35', '50', '31', '42', '36', '18', '43', '8', '32', '27', '37', '25', '6', '28', '12', '24', '44', '38', '20', '16', '45', '29', '17', '19', '26', '46', '30', '23', '15', '13', '11', '47', '39', '2', '14', '48', '21', '33', '22', '34']",[],"['49', None]","['40', None]"
549,41 dispatched to CPU1,dispatch_cpu,41,CPU1,"['5', '35', '50', '31', '42', '36', '18', '43', '8', '32', '27', '37', '25', '6', '28', '12', '24', '44', '38', '20', '16', '45', '29', '17', '19', '26', '46', '30', '23', '15', '13', '11', '47', '39', '2', '14', '48', '21', '33', '22', '34']",[],"['49', '41']","['40', None]"
551,49 finished CPU → wait queue,cpu_to_io,49,CPU0,"['5', '35', '50', '31', '42', '36', '18', '43', '8', '32', '27', '37', '25', '6', '28', '12', '24', '44', '38', '20', '16', '45', '29', '17', '19', '26', '46', '30', '23', '15', '13', '11', '47', '39', '2', '14', '48', '21', '33', '22', '34']",['49'],"[None, '41']","['40', None]"
551,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['35', '50', '31', '42', '36', '18', '43', '8', '32', '27', '37', '25', '6', '28', '12', '24', '44', '38', '20', '16', '45', '29', '17', '19', '26', '46', '30', '23', '15', '13', '11', '47', '39', '2', '14', '48', '21', '33', '22', '34']",['49'],"['5', '41']","['40', None]"
551,49 dispatched to IO1,dispatch_io,49,IO1,"['35', '50', '31', '42', '36', '18', '43', '8', '32', '27', '37', '25', '6', '28', '12', '24', '44', '38', '20', '16', '45', '29', '17', '19', '26', '46', '30', '23', '15', '13', '11', '47', '39', '2', '14', '48', '21', '33', '22', '34']",[],"['5', '41']","['40', '49']"
554,41 preempted (RR quantum expired),preempt_cpu,41,CPU1,"['35', '50', '31', '42', '36', '18', '43', '8', '32', '27', '37', '25', '6', '28', '12', '24', '44', '38', '20', '16', '45', '29', '17', '19', '26', '46', '30', '23', '15', '13', '11', '47', '39', '2', '14', '48', '21', '33', '22', '34', '41']",[],"['5', None]","['40', '49']"
554,49 finished I/O → ready queue,io_to_ready,49,IO1,"['35', '50', '31', '42', '36', '18', '43', '8', '32', '27', '37', '25', '6', '28', '12', '24', '44', '38', '20', '16', '45', '29', '17', '19', '26', '46', '30', '23', '15', '13', '11', '47', '39', '2', '14', '48', '21', '33', '22', '34', '41', '49']",[],"['5', None]","['40', None]"
554,35 dispatched to CPU1,dispatch_cpu,35,CPU1,"['50', '31', '42', '36', '18', '43', '8', '32', '27', '37', '25', '6', '28', '12', '24', '44', '38', '20', '16', '45', '29', '17', '19', '26', '46', '30', '23', '15', '13', '11', '47', '39', '2', '14', '48', '21', '33', '22', '34', '41', '49']",[],"['5', '35']","['40', None]"
556,5 finished CPU → wait queue,cpu_to_io,5,CPU0,"['50', '31', '42', '36', '18', '43', '8', '32', '27', '37', '25', '6', '28', '12', '24', '44', '38', '20', '16', '45', '29', '17', '19', '26', '46', '30', '23', '15', '13', '11', '47', '39', '2', '14', '48', '21', '33', '22', '34', '41', '49']",['5'],"[None, '35']","['40', None]"
556,50 dispatched to CPU0,dispatch_cpu,50,CPU0,"['31', '42', '36', '18', '43', '8', '32', '27', '37', '25', '6', '28', '12', '24', '44', '38', '20', '16', '45', '29', '17', '19', '26', '46', '30', '23', '15', '13', '11', '47', '39', '2', '14', '48', '21', '33', '22', '34', '41', '49']",['5'],"['50', '35']","['40', None]"
556,5 dispatched to IO1,dispatch_io,5,IO1,"['31', '42', '36', '18', '43', '8', '32', '27', '37', '25', '6', '28', '12', '24', '44', '38', '20', '16', '45', '29', '17', '19', '26', '46', '30', '23', '15', '13', '11', '47', '39', '2', '14', '48', '21', '33', '22', '34', '41', '49']",[],"['50', '35']","['40', '5']"
557,35 finished CPU → ready queue,cpu_to_ready,35,CPU1,"['31', '42', '36', '18', '43', '8', '32', '27', '37', '25', '6', '28', '12', '24', '44', '38', '20', '16', '45', '29', '17', '19', '26', '46', '30', '23', '15', '13', '11', '47', '39', '2', '14', '48', '21', '33', '22', '34', '41', '49', '35']",[],"['50', None]","['40', '5']"
557,31 dispatched to CPU1,dispatch_cpu,31,CPU1,"['42', '36', '18', '43', '8', '32', '27', '37', '25', '6', '28', '12', '24', '44', '38', '20', '16', '45', '29', '17', '19', '26', '46', '30', '23', '15', '13', '11', '47', '39', '2', '14', '48', '21', '33', '22', '34', '41', '49', '35']",[],"['50', '31']","['40', '5']"
558,31 finished CPU → ready queue,cpu_to_ready,31,CPU1,"['42', '36', '18', '43', '8', '32', '27', '37', '25', '6', '28', '12', '24', '44', '38', '20', '16', '45', '29', '17', '19', '26', '46', '30', '23', '15', '13', '11', '47', '39', '2', '14', '48', '21', '33', '22', '34', '41', '49', '35', '31']",[],"['50', None]","['40', '5']"
558,42 dispatched to CPU1,dispatch_cpu,42,CPU1,"['36', '18', '43', '8', '32', '27', '37', '25', '6', '28', '12', '24', '44', '38', '20', '16', '45', '29', '17', '19', '26', '46', '30', '23', '15', '13', '11', '47', '39', '2', '14', '48', '21', '33', '22', '34', '41', '49', '35', '31']",[],"['50', '42']","['40', '5']"
560,50 finished CPU → wait queue,cpu_to_io,50,CPU0,"['36', '18', '43', '8', '32', '27', '37', '25', '6', '28', '12', '24', '44', '38', '20', '16', '45', '29', '17', '19', '26', '46', '30', '23', '15', '13', '11', '47', '39', '2', '14', '48', '21', '33', '22', '34', '41', '49', '35', '31']",['50'],"[None, '42']","['40', '5']"
560,36 dispatched to CPU0,dispatch_cpu,36,CPU0,"['18', '43', '8', '32', '27', '37', '25', '6', '28', '12', '24', '44', '38', '20', '16', '45', '29', '17', '19', '26', '46', '30', '23', '15', '13', '11', '47', '39', '2', '14', '48', '21', '33', '22', '34', '41', '49', '35', '31']",['50'],"['36', '42']","['40', '5']"
563,36 finished CPU → wait queue,cpu_to_io,36,CPU0,"['18', '43', '8', '32', '27', '37', '25', '6', '28', '12', '24', '44', '38', '20', '16', '45', '29', '17', '19', '26', '46', '30', '23', '15', '13', '11', '47', '39', '2', '14', '48', '21', '33', '22', '34', '41', '49', '35', '31']","['50', '36']","[None, '42']","['40', '5']"
563,42 preempted (RR quantum expired),preempt_cpu,42,CPU1,"['18', '43', '8', '32', '27', '37', '25', '6', '28', '12', '24', '44', '38', '20', '16', '45', '29', '17', '19', '26', '46', '30', '23', '15', '13', '11', '47', '39', '2', '14', '48', '21', '33', '22', '34', '41', '49', '35', '31', '42']","['50', '36']","[None, None]","['40', '5']"
563,40 finished I/O → ready queue,io_to_ready,40,IO0,"['18', '43', '8', '32', '27', '37', '25', '6', '28', '12', '24', '44', '38', '20', '16', '45', '29', '17', '19', '26', '46', '30', '23', '15', '13', '11', '47', '39', '2', '14', '48', '21', '33', '22', '34', '41', '49', '35', '31', '42', '40']","['50', '36']","[None, None]","[None, '5']"
563,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['43', '8', '32', '27', '37', '25', '6', '28', '12', '24', '44', '38', '20', '16', '45', '29', '17', '19', '26', '46', '30', '23', '15', '13', '11', '47', '39', '2', '14', '48', '21', '33', '22', '34', '41', '49', '35', '31', '42', '40']","['50', '36']","['18', None]","[None, '5']"
563,43 dispatched to CPU1,dispatch_cpu,43,CPU1,"['8', '32', '27', '37', '25', '6', '28', '12', '24', '44', '38', '20', '16', '45', '29', '17', '19', '26', '46', '30', '23', '15', '13', '11', '47', '39', '2', '14', '48', '21', '33', '22', '34', '41', '49', '35', '31', '42', '40']","['50', '36']","['18', '43']","[None, '5']"
563,50 dispatched to IO0,dispatch_io,50,IO0,"['8', '32', '27', '37', '25', '6', '28', '12', '24', '44', '38', '20', '16', '45', '29', '17', '19', '26', '46', '30', '23', '15', '13', '11', '47', '39', '2', '14', '48', '21', '33', '22', '34', '41', '49', '35', '31', '42', '40']",['36'],"['18', '43']","['50', '5']"
568,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,"['8', '32', '27', '37', '25', '6', '28', '12', '24', '44', '38', '20', '16', '45', '29', '17', '19', '26', '46', '30', '23', '15', '13', '11', '47', '39', '2', '14', '48', '21', '33', '22', '34', '41', '49', '35', '31', '42', '40', '18']",['36'],"[None, '43']","['50', '5']"
568,43 finished CPU → ready queue,cpu_to_ready,43,CPU1,"['8', '32', '27', '37', '25', '6', '28', '12', '24', '44', '38', '20', '16', '45', '29', '17', '19', '26', '46', '30', '23', '15', '13', '11', '47', '39', '2', '14', '48', '21', '33', '22', '34', '41', '49', '35', '31', '42', '40', '18', '43']",['36'],"[None, None]","['50', '5']"
568,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['32', '27', '37', '25', '6', '28', '12', '24', '44', '38', '20', '16', '45', '29', '17', '19', '26', '46', '30', '23', '15', '13', '11', '47', '39', '2', '14', '48', '21', '33', '22', '34', '41', '49', '35', '31', '42', '40', '18', '43']",['36'],"['8', None]","['50', '5']"
568,32 dispatched to CPU1,dispatch_cpu,32,CPU1,"['27', '37', '25', '6', '28', '12', '24', '44', '38', '20', '16', '45', '29', '17', '19', '26', '46', '30', '23', '15', '13', '11', '47', '39', '2', '14', '48', '21', '33', '22', '34', '41', '49', '35', '31', '42', '40', '18', '43']",['36'],"['8', '32']","['50', '5']"
571,5 finished I/O → ready queue,io_to_ready,5,IO1,"['27', '37', '25', '6', '28', '12', '24', '44', '38', '20', '16', '45', '29', '17', '19', '26', '46', '30', '23', '15', '13', '11', '47', '39', '2', '14', '48', '21', '33', '22', '34', '41', '49', '35', '31', '42', '40', '18', '43', '5']",['36'],"['8', '32']","['50', None]"
571,36 dispatched to IO1,dispatch_io,36,IO1,"['27', '37', '25', '6', '28', '12', '24', '44', '38', '20', '16', '45', '29', '17', '19', '26', '46', '30', '23', '15', '13', '11', '47', '39', '2', '14', '48', '21', '33', '22', '34', '41', '49', '35', '31', '42', '40', '18', '43', '5']",[],"['8', '32']","['50', '36']"
573,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['27', '37', '25', '6', '28', '12', '24', '44', '38', '20', '16', '45', '29', '17', '19', '26', '46', '30', '23', '15', '13', '11', '47', '39', '2', '14', '48', '21', '33', '22', '34', '41', '49', '35', '31', '42', '40', '18', '43', '5', '8']",[],"[None, '32']","['50', '36']"
573,32 preempted (RR quantum expired),preempt_cpu,32,CPU1,"['27', '37', '25', '6', '28', '12', '24', '44', '38', '20', '16', '45', '29', '17', '19', '26', '46', '30', '23', '15', '13', '11', '47', '39', '2', '14', '48', '21', '33', '22', '34', '41', '49', '35', '31', '42', '40', '18', '43', '5', '8', '32']",[],"[None, None]","['50', '36']"
573,27 dispatched to CPU0,dispatch_cpu,27,CPU0,"['37', '25', '6', '28', '12', '24', '44', '38', '20', '16', '45', '29', '17', '19', '26', '46', '30', '23', '15', '13', '11', '47', '39', '2', '14', '48', '21', '33', '22', '34', '41', '49', '35', '31', '42', '40', '18', '43', '5', '8', '32']",[],"['27', None]","['50', '36']"
573,37 dispatched to CPU1,dispatch_cpu,37,CPU1,"['25', '6', '28', '12', '24', '44', '38', '20', '16', '45', '29', '17', '19', '26', '46', '30', '23', '15', '13', '11', '47', '39', '2', '14', '48', '21', '33', '22', '34', '41', '49', '35', '31', '42', '40', '18', '43', '5', '8', '32']",[],"['27', '37']","['50', '36']"
576,37 finished CPU → wait queue,cpu_to_io,37,CPU1,"['25', '6', '28', '12', '24', '44', '38', '20', '16', '45', '29', '17', '19', '26', '46', '30', '23', '15', '13', '11', '47', '39', '2', '14', '48', '21', '33', '22', '34', '41', '49', '35', '31', '42', '40', '18', '43', '5', '8', '32']",['37'],"['27', None]","['50', '36']"
576,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['6', '28', '12', '24', '44', '38', '20', '16', '45', '29', '17', '19', '26', '46', '30', '23', '15', '13', '11', '47', '39', '2', '14', '48', '21', '33', '22', '34', '41', '49', '35', '31', '42', '40', '18', '43', '5', '8', '32']",['37'],"['27', '25']","['50', '36']"
578,27 preempted (RR quantum expired),preempt_cpu,27,CPU0,"['6', '28', '12', '24', '44', '38', '20', '16', '45', '29', '17', '19', '26', '46', '30', '23', '15', '13', '11', '47', '39', '2', '14', '48', '21', '33', '22', '34', '41', '49', '35', '31', '42', '40', '18', '43', '5', '8', '32', '27']",['37'],"[None, '25']","['50', '36']"
578,25 finished CPU → wait queue,cpu_to_io,25,CPU1,"['6', '28', '12', '24', '44', '38', '20', '16', '45', '29', '17', '19', '26', '46', '30', '23', '15', '13', '11', '47', '39', '2', '14', '48', '21', '33', '22', '34', '41', '49', '35', '31', '42', '40', '18', '43', '5', '8', '32', '27']","['37', '25']","[None, None]","['50', '36']"
578,50 finished I/O → ready queue,io_to_ready,50,IO0,"['6', '28', '12', '24', '44', '38', '20', '16', '45', '29', '17', '19', '26', '46', '30', '23', '15', '13', '11', '47', '39', '2', '14', '48', '21', '33', '22', '34', '41', '49', '35', '31', '42', '40', '18', '43', '5', '8', '32', '27', '50']","['37', '25']","[None, None]","[None, '36']"
578,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['28', '12', '24', '44', '38', '20', '16', '45', '29', '17', '19', '26', '46', '30', '23', '15', '13', '11', '47', '39', '2', '14', '48', '21', '33', '22', '34', '41', '49', '35', '31', '42', '40', '18', '43', '5', '8', '32', '27', '50']","['37', '25']","['6', None]","[None, '36']"
578,28 dispatched to CPU1,dispatch_cpu,28,CPU1,"['12', '24', '44', '38', '20', '16', '45', '29', '17', '19', '26', '46', '30', '23', '15', '13', '11', '47', '39', '2', '14', '48', '21', '33', '22', '34', '41', '49', '35', '31', '42', '40', '18', '43', '5', '8', '32', '27', '50']","['37', '25']","['6', '28']","[None, '36']"
578,37 dispatched to IO0,dispatch_io,37,IO0,"['12', '24', '44', '38', '20', '16', '45', '29', '17', '19', '26', '46', '30', '23', '15', '13', '11', '47', '39', '2', '14', '48', '21', '33', '22', '34', '41', '49', '35', '31', '42', '40', '18', '43', '5', '8', '32', '27', '50']",['25'],"['6', '28']","['37', '36']"
580,28 finished CPU → wait queue,cpu_to_io,28,CPU1,"['12', '24', '44', '38', '20', '16', '45', '29', '17', '19', '26', '46', '30', '23', '15', '13', '11', '47', '39', '2', '14', '48', '21', '33', '22', '34', '41', '49', '35', '31', '42', '40', '18', '43', '5', '8', '32', '27', '50']","['25', '28']","['6', None]","['37', '36']"
580,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['24', '44', '38', '20', '16', '45', '29', '17', '19', '26', '46', '30', '23', '15', '13', '11', '47', '39', '2', '14', '48', '21', '33', '22', '34', '41', '49', '35', '31', '42', '40', '18', '43', '5', '8', '32', '27', '50']","['25', '28']","['6', '12']","['37', '36']"
583,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['24', '44', '38', '20', '16', '45', '29', '17', '19', '26', '46', '30', '23', '15', '13', '11', '47', '39', '2', '14', '48', '21', '33', '22', '34', '41', '49', '35', '31', '42', '40', '18', '43', '5', '8', '32', '27', '50', '6']","['25', '28']","[None, '12']","['37', '36']"
583,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['44', '38', '20', '16', '45', '29', '17', '19', '26', '46', '30', '23', '15', '13', '11', '47', '39', '2', '14', '48', '21', '33', '22', '34', '41', '49', '35', '31', '42', '40', '18', '43', '5', '8', '32', '27', '50', '6']","['25', '28']","['24', '12']","['37', '36']"
585,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['44', '38', '20', '16', '45', '29', '17', '19', '26', '46', '30', '23', '15', '13', '11', '47', '39', '2', '14', '48', '21', '33', '22', '34', '41', '49', '35', '31', '42', '40', '18', '43', '5', '8', '32', '27', '50', '6', '12']","['25', '28']","['24', None]","['37', '36']"
585,44 dispatched to CPU1,dispatch_cpu,44,CPU1,"['38', '20', '16', '45', '29', '17', '19', '26', '46', '30', '23', '15', '13', '11', '47', '39', '2', '14', '48', '21', '33', '22', '34', '41', '49', '35', '31', '42', '40', '18', '43', '5', '8', '32', '27', '50', '6', '12']","['25', '28']","['24', '44']","['37', '36']"
586,24 finished CPU → ready queue,cpu_to_ready,24,CPU0,"['38', '20', '16', '45', '29', '17', '19', '26', '46', '30', '23', '15', '13', '11', '47', '39', '2', '14', '48', '21', '33', '22', '34', '41', '49', '35', '31', '42', '40', '18', '43', '5', '8', '32', '27', '50', '6', '12', '24']","['25', '28']","[None, '44']","['37', '36']"
586,38 dispatched to CPU0,dispatch_cpu,38,CPU0,"['20', '16', '45', '29', '17', '19', '26', '46', '30', '23', '15', '13', '11', '47', '39', '2', '14', '48', '21', '33', '22', '34', '41', '49', '35', '31', '42', '40', '18', '43', '5', '8', '32', '27', '50', '6', '12', '24']","['25', '28']","['38', '44']","['37', '36']"
587,37 finished I/O → ready queue,io_to_ready,37,IO0,"['20', '16', '45', '29', '17', '19', '26', '46', '30', '23', '15', '13', '11', '47', '39', '2', '14', '48', '21', '33', '22', '34', '41', '49', '35', '31', '42', '40', '18', '43', '5', '8', '32', '27', '50', '6', '12', '24', '37']","['25', '28']","['38', '44']","[None, '36']"
587,36 finished I/O → ready queue,io_to_ready,36,IO1,"['20', '16', '45', '29', '17', '19', '26', '46', '30', '23', '15', '13', '11', '47', '39', '2', '14', '48', '21', '33', '22', '34', '41', '49', '35', '31', '42', '40', '18', '43', '5', '8', '32', '27', '50', '6', '12', '24', '37', '36']","['25', '28']","['38', '44']","[None, None]"
587,25 dispatched to IO0,dispatch_io,25,IO0,"['20', '16', '45', '29', '17', '19', '26', '46', '30', '23', '15', '13', '11', '47', '39', '2', '14', '48', '21', '33', '22', '34', '41', '49', '35', '31', '42', '40', '18', '43', '5', '8', '32', '27', '50', '6', '12', '24', '37', '36']",['28'],"['38', '44']","['25', None]"
587,28 dispatched to IO1,dispatch_io,28,IO1,"['20', '16', '45', '29', '17', '19', '26', '46', '30', '23', '15', '13', '11', '47', '39', '2', '14', '48', '21', '33', '22', '34', '41', '49', '35', '31', '42', '40', '18', '43', '5', '8', '32', '27', '50', '6', '12', '24', '37', '36']",[],"['38', '44']","['25', '28']"
590,44 preempted (RR quantum expired),preempt_cpu,44,CPU1,"['20', '16', '45', '29', '17', '19', '26', '46', '30', '23', '15', '13', '11', '47', '39', '2', '14', '48', '21', '33', '22', '34', '41', '49', '35', '31', '42', '40', '18', '43', '5', '8', '32', '27', '50', '6', '12', '24', '37', '36', '44']",[],"['38', None]","['25', '28']"
590,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['16', '45', '29', '17', '19', '26', '46', '30', '23', '15', '13', '11', '47', '39', '2', '14', '48', '21', '33', '22', '34', '41', '49', '35', '31', '42', '40', '18', '43', '5', '8', '32', '27', '50', '6', '12', '24', '37', '36', '44']",[],"['38', '20']","['25', '28']"
591,38 preempted (RR quantum expired),preempt_cpu,38,CPU0,"['16', '45', '29', '17', '19', '26', '46', '30', '23', '15', '13', '11', '47', '39', '2', '14', '48', '21', '33', '22', '34', '41', '49', '35', '31', '42', '40', '18', '43', '5', '8', '32', '27', '50', '6', '12', '24', '37', '36', '44', '38']",[],"[None, '20']","['25', '28']"
591,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['45', '29', '17', '19', '26', '46', '30', '23', '15', '13', '11', '47', '39', '2', '14', '48', '21', '33', '22', '34', '41', '49', '35', '31', '42', '40', '18', '43', '5', '8', '32', '27', '50', '6', '12', '24', '37', '36', '44', '38']",[],"['16', '20']","['25', '28']"
593,16 finished CPU → ready queue,cpu_to_ready,16,CPU0,"['45', '29', '17', '19', '26', '46', '30', '23', '15', '13', '11', '47', '39', '2', '14', '48', '21', '33', '22', '34', '41', '49', '35', '31', '42', '40', '18', '43', '5', '8', '32', '27', '50', '6', '12', '24', '37', '36', '44', '38', '16']",[],"[None, '20']","['25', '28']"
593,45 dispatched to CPU0,dispatch_cpu,45,CPU0,"['29', '17', '19', '26', '46', '30', '23', '15', '13', '11', '47', '39', '2', '14', '48', '21', '33', '22', '34', '41', '49', '35', '31', '42', '40', '18', '43', '5', '8', '32', '27', '50', '6', '12', '24', '37', '36', '44', '38', '16']",[],"['45', '20']","['25', '28']"
594,20 finished CPU → ready queue,cpu_to_ready,20,CPU1,"['29', '17', '19', '26', '46', '30', '23', '15', '13', '11', '47', '39', '2', '14', '48', '21', '33', '22', '34', '41', '49', '35', '31', '42', '40', '18', '43', '5', '8', '32', '27', '50', '6', '12', '24', '37', '36', '44', '38', '16', '20']",[],"['45', None]","['25', '28']"
594,29 dispatched to CPU1,dispatch_cpu,29,CPU1,"['17', '19', '26', '46', '30', '23', '15', '13', '11', '47', '39', '2', '14', '48', '21', '33', '22', '34', '41', '49', '35', '31', '42', '40', '18', '43', '5', '8', '32', '27', '50', '6', '12', '24', '37', '36', '44', '38', '16', '20']",[],"['45', '29']","['25', '28']"
597,29 finished CPU → ready queue,cpu_to_ready,29,CPU1,"['17', '19', '26', '46', '30', '23', '15', '13', '11', '47', '39', '2', '14', '48', '21', '33', '22', '34', '41', '49', '35', '31', '42', '40', '18', '43', '5', '8', '32', '27', '50', '6', '12', '24', '37', '36', '44', '38', '16', '20', '29']",[],"['45', None]","['25', '28']"
597,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['19', '26', '46', '30', '23', '15', '13', '11', '47', '39', '2', '14', '48', '21', '33', '22', '34', '41', '49', '35', '31', '42', '40', '18', '43', '5', '8', '32', '27', '50', '6', '12', '24', '37', '36', '44', '38', '16', '20', '29']",[],"['45', '17']","['25', '28']"
598,45 preempted (RR quantum expired),preempt_cpu,45,CPU0,"['19', '26', '46', '30', '23', '15', '13', '11', '47', '39', '2', '14', '48', '21', '33', '22', '34', '41', '49', '35', '31', '42', '40', '18', '43', '5', '8', '32', '27', '50', '6', '12', '24', '37', '36', '44', '38', '16', '20', '29', '45']",[],"[None, '17']","['25', '28']"
598,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['26', '46', '30', '23', '15', '13', '11', '47', '39', '2', '14', '48', '21', '33', '22', '34', '41', '49', '35', '31', '42', '40', '18', '43', '5', '8', '32', '27', '50', '6', '12', '24', '37', '36', '44', '38', '16', '20', '29', '45']",[],"['19', '17']","['25', '28']"
599,25 finished I/O → ready queue,io_to_ready,25,IO0,"['26', '46', '30', '23', '15', '13', '11', '47', '39', '2', '14', '48', '21', '33', '22', '34', '41', '49', '35', '31', '42', '40', '18', '43', '5', '8', '32', '27', '50', '6', '12', '24', '37', '36', '44', '38', '16', '20', '29', '45', '25']",[],"['19', '17']","[None, '28']"
602,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,"['26', '46', '30', '23', '15', '13', '11', '47', '39', '2', '14', '48', '21', '33', '22', '34', '41', '49', '35', '31', '42', '40', '18', '43', '5', '8', '32', '27', '50', '6', '12', '24', '37', '36', '44', '38', '16', '20', '29', '45', '25', '17']",[],"['19', None]","[None, '28']"
602,26 dispatched to CPU1,dispatch_cpu,26,CPU1,"['46', '30', '23', '15', '13', '11', '47', '39', '2', '14', '48', '21', '33', '22', '34', '41', '49', '35', '31', '42', '40', '18', '43', '5', '8', '32', '27', '50', '6', '12', '24', '37', '36', '44', '38', '16', '20', '29', '45', '25', '17']",[],"['19', '26']","[None, '28']"
603,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,"['46', '30', '23', '15', '13', '11', '47', '39', '2', '14', '48', '21', '33', '22', '34', '41', '49', '35', '31', '42', '40', '18', '43', '5', '8', '32', '27', '50', '6', '12', '24', '37', '36', '44', '38', '16', '20', '29', '45', '25', '17', '19']",[],"[None, '26']","[None, '28']"
603,28 finished I/O → ready queue,io_to_ready,28,IO1,"['46', '30', '23', '15', '13', '11', '47', '39', '2', '14', '48', '21', '33', '22', '34', '41', '49', '35', '31', '42', '40', '18', '43', '5', '8', '32', '27', '50', '6', '12', '24', '37', '36', '44', '38', '16', '20', '29', '45', '25', '17', '19', '28']",[],"[None, '26']","[None, None]"
603,46 dispatched to CPU0,dispatch_cpu,46,CPU0,"['30', '23', '15', '13', '11', '47', '39', '2', '14', '48', '21', '33', '22', '34', '41', '49', '35', '31', '42', '40', '18', '43', '5', '8', '32', '27', '50', '6', '12', '24', '37', '36', '44', '38', '16', '20', '29', '45', '25', '17', '19', '28']",[],"['46', '26']","[None, None]"
607,26 preempted (RR quantum expired),preempt_cpu,26,CPU1,"['30', '23', '15', '13', '11', '47', '39', '2', '14', '48', '21', '33', '22', '34', '41', '49', '35', '31', '42', '40', '18', '43', '5', '8', '32', '27', '50', '6', '12', '24', '37', '36', '44', '38', '16', '20', '29', '45', '25', '17', '19', '28', '26']",[],"['46', None]","[None, None]"
607,30 dispatched to CPU1,dispatch_cpu,30,CPU1,"['23', '15', '13', '11', '47', '39', '2', '14', '48', '21', '33', '22', '34', '41', '49', '35', '31', '42', '40', '18', '43', '5', '8', '32', '27', '50', '6', '12', '24', '37', '36', '44', '38', '16', '20', '29', '45', '25', '17', '19', '28', '26']",[],"['46', '30']","[None, None]"
608,46 preempted (RR quantum expired),preempt_cpu,46,CPU0,"['23', '15', '13', '11', '47', '39', '2', '14', '48', '21', '33', '22', '34', '41', '49', '35', '31', '42', '40', '18', '43', '5', '8', '32', '27', '50', '6', '12', '24', '37', '36', '44', '38', '16', '20', '29', '45', '25', '17', '19', '28', '26', '46']",[],"[None, '30']","[None, None]"
608,30 finished CPU → ready queue,cpu_to_ready,30,CPU1,"['23', '15', '13', '11', '47', '39', '2', '14', '48', '21', '33', '22', '34', '41', '49', '35', '31', '42', '40', '18', '43', '5', '8', '32', '27', '50', '6', '12', '24', '37', '36', '44', '38', '16', '20', '29', '45', '25', '17', '19', '28', '26', '46', '30']",[],"[None, None]","[None, None]"
608,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['15', '13', '11', '47', '39', '2', '14', '48', '21', '33', '22', '34', '41', '49', '35', '31', '42', '40', '18', '43', '5', '8', '32', '27', '50', '6', '12', '24', '37', '36', '44', '38', '16', '20', '29', '45', '25', '17', '19', '28', '26', '46', '30']",[],"['23', None]","[None, None]"
608,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['13', '11', '47', '39', '2', '14', '48', '21', '33', '22', '34', '41', '49', '35', '31', '42', '40', '18', '43', '5', '8', '32', '27', '50', '6', '12', '24', '37', '36', '44', '38', '16', '20', '29', '45', '25', '17', '19', '28', '26', '46', '30']",[],"['23', '15']","[None, None]"
611,23 finished CPU → ready queue,cpu_to_ready,23,CPU0,"['13', '11', '47', '39', '2', '14', '48', '21', '33', '22', '34', '41', '49', '35', '31', '42', '40', '18', '43', '5', '8', '32', '27', '50', '6', '12', '24', '37', '36', '44', '38', '16', '20', '29', '45', '25', '17', '19', '28', '26', '46', '30', '23']",[],"[None, '15']","[None, None]"
611,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['11', '47', '39', '2', '14', '48', '21', '33', '22', '34', '41', '49', '35', '31', '42', '40', '18', '43', '5', '8', '32', '27', '50', '6', '12', '24', '37', '36', '44', '38', '16', '20', '29', '45', '25', '17', '19', '28', '26', '46', '30', '23']",[],"['13', '15']","[None, None]"
612,15 finished CPU → ready queue,cpu_to_ready,15,CPU1,"['11', '47', '39', '2', '14', '48', '21', '33', '22', '34', '41', '49', '35', '31', '42', '40', '18', '43', '5', '8', '32', '27', '50', '6', '12', '24', '37', '36', '44', '38', '16', '20', '29', '45', '25', '17', '19', '28', '26', '46', '30', '23', '15']",[],"['13', None]","[None, None]"
612,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['47', '39', '2', '14', '48', '21', '33', '22', '34', '41', '49', '35', '31', '42', '40', '18', '43', '5', '8', '32', '27', '50', '6', '12', '24', '37', '36', '44', '38', '16', '20', '29', '45', '25', '17', '19', '28', '26', '46', '30', '23', '15']",[],"['13', '11']","[None, None]"
616,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['47', '39', '2', '14', '48', '21', '33', '22', '34', '41', '49', '35', '31', '42', '40', '18', '43', '5', '8', '32', '27', '50', '6', '12', '24', '37', '36', '44', '38', '16', '20', '29', '45', '25', '17', '19', '28', '26', '46', '30', '23', '15', '13']",[],"[None, '11']","[None, None]"
616,47 dispatched to CPU0,dispatch_cpu,47,CPU0,"['39', '2', '14', '48', '21', '33', '22', '34', '41', '49', '35', '31', '42', '40', '18', '43', '5', '8', '32', '27', '50', '6', '12', '24', '37', '36', '44', '38', '16', '20', '29', '45', '25', '17', '19', '28', '26', '46', '30', '23', '15', '13']",[],"['47', '11']","[None, None]"
617,11 preempted (RR quantum expired),preempt_cpu,11,CPU1,"['39', '2', '14', '48', '21', '33', '22', '34', '41', '49', '35', '31', '42', '40', '18', '43', '5', '8', '32', '27', '50', '6', '12', '24', '37', '36', '44', '38', '16', '20', '29', '45', '25', '17', '19', '28', '26', '46', '30', '23', '15', '13', '11']",[],"['47', None]","[None, None]"
617,39 dispatched to CPU1,dispatch_cpu,39,CPU1,"['2', '14', '48', '21', '33', '22', '34', '41', '49', '35', '31', '42', '40', '18', '43', '5', '8', '32', '27', '50', '6', '12', '24', '37', '36', '44', '38', '16', '20', '29', '45', '25', '17', '19', '28', '26', '46', '30', '23', '15', '13', '11']",[],"['47', '39']","[None, None]"
618,47 finished CPU → wait queue,cpu_to_io,47,CPU0,"['2', '14', '48', '21', '33', '22', '34', '41', '49', '35', '31', '42', '40', '18', '43', '5', '8', '32', '27', '50', '6', '12', '24', '37', '36', '44', '38', '16', '20', '29', '45', '25', '17', '19', '28', '26', '46', '30', '23', '15', '13', '11']",['47'],"[None, '39']","[None, None]"
618,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['14', '48', '21', '33', '22', '34', '41', '49', '35', '31', '42', '40', '18', '43', '5', '8', '32', '27', '50', '6', '12', '24', '37', '36', '44', '38', '16', '20', '29', '45', '25', '17', '19', '28', '26', '46', '30', '23', '15', '13', '11']",['47'],"['2', '39']","[None, None]"
618,47 dispatched to IO0,dispatch_io,47,IO0,"['14', '48', '21', '33', '22', '34', '41', '49', '35', '31', '42', '40', '18', '43', '5', '8', '32', '27', '50', '6', '12', '24', '37', '36', '44', '38', '16', '20', '29', '45', '25', '17', '19', '28', '26', '46', '30', '23', '15', '13', '11']",[],"['2', '39']","['47', None]"
622,39 preempted (RR quantum expired),preempt_cpu,39,CPU1,"['14', '48', '21', '33', '22', '34', '41', '49', '35', '31', '42', '40', '18', '43', '5', '8', '32', '27', '50', '6', '12', '24', '37', '36', '44', '38', '16', '20', '29', '45', '25', '17', '19', '28', '26', '46', '30', '23', '15', '13', '11', '39']",[],"['2', None]","['47', None]"
622,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['48', '21', '33', '22', '34', '41', '49', '35', '31', '42', '40', '18', '43', '5', '8', '32', '27', '50', '6', '12', '24', '37', '36', '44', '38', '16', '20', '29', '45', '25', '17', '19', '28', '26', '46', '30', '23', '15', '13', '11', '39']",[],"['2', '14']","['47', None]"
623,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,"['48', '21', '33', '22', '34', '41', '49', '35', '31', '42', '40', '18', '43', '5', '8', '32', '27', '50', '6', '12', '24', '37', '36', '44', '38', '16', '20', '29', '45', '25', '17', '19', '28', '26', '46', '30', '23', '15', '13', '11', '39', '2']",[],"[None, '14']","['47', None]"
623,48 dispatched to CPU0,dispatch_cpu,48,CPU0,"['21', '33', '22', '34', '41', '49', '35', '31', '42', '40', '18', '43', '5', '8', '32', '27', '50', '6', '12', '24', '37', '36', '44', '38', '16', '20', '29', '45', '25', '17', '19', '28', '26', '46', '30', '23', '15', '13', '11', '39', '2']",[],"['48', '14']","['47', None]"
627,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,"['21', '33', '22', '34', '41', '49', '35', '31', '42', '40', '18', '43', '5', '8', '32', '27', '50', '6', '12', '24', '37', '36', '44', '38', '16', '20', '29', '45', '25', '17', '19', '28', '26', '46', '30', '23', '15', '13', '11', '39', '2', '14']",[],"['48', None]","['47', None]"
627,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['33', '22', '34', '41', '49', '35', '31', '42', '40', '18', '43', '5', '8', '32', '27', '50', '6', '12', '24', '37', '36', '44', '38', '16', '20', '29', '45', '25', '17', '19', '28', '26', '46', '30', '23', '15', '13', '11', '39', '2', '14']",[],"['48', '21']","['47', None]"
628,48 preempted (RR quantum expired),preempt_cpu,48,CPU0,"['33', '22', '34', '41', '49', '35', '31', '42', '40', '18', '43', '5', '8', '32', '27', '50', '6', '12', '24', '37', '36', '44', '38', '16', '20', '29', '45', '25', '17', '19', '28', '26', '46', '30', '23', '15', '13', '11', '39', '2', '14', '48']",[],"[None, '21']","['47', None]"
628,33 dispatched to CPU0,dispatch_cpu,33,CPU0,"['22', '34', '41', '49', '35', '31', '42', '40', '18', '43', '5', '8', '32', '27', '50', '6', '12', '24', '37', '36', '44', '38', '16', '20', '29', '45', '25', '17', '19', '28', '26', '46', '30', '23', '15', '13', '11', '39', '2', '14', '48']",[],"['33', '21']","['47', None]"
632,33 finished CPU → ready queue,cpu_to_ready,33,CPU0,"['22', '34', '41', '49', '35', '31', '42', '40', '18', '43', '5', '8', '32', '27', '50', '6', '12', '24', '37', '36', '44', '38', '16', '20', '29', '45', '25', '17', '19', '28', '26', '46', '30', '23', '15', '13', '11', '39', '2', '14', '48', '33']",[],"[None, '21']","['47', None]"
632,21 preempted (RR quantum expired),preempt_cpu,21,CPU1,"['22', '34', '41', '49', '35', '31', '42', '40', '18', '43', '5', '8', '32', '27', '50', '6', '12', '24', '37', '36', '44', '38', '16', '20', '29', '45', '25', '17', '19', '28', '26', '46', '30', '23', '15', '13', '11', '39', '2', '14', '48', '33', '21']",[],"[None, None]","['47', None]"
632,22 dispatched to CPU0,dispatch_cpu,22,CPU0,"['34', '41', '49', '35', '31', '42', '40', '18', '43', '5', '8', '32', '27', '50', '6', '12', '24', '37', '36', '44', '38', '16', '20', '29', '45', '25', '17', '19', '28', '26', '46', '30', '23', '15', '13', '11', '39', '2', '14', '48', '33', '21']",[],"['22', None]","['47', None]"
632,34 dispatched to CPU1,dispatch_cpu,34,CPU1,"['41', '49', '35', '31', '42', '40', '18', '43', '5', '8', '32', '27', '50', '6', '12', '24', '37', '36', '44', '38', '16', '20', '29', '45', '25', '17', '19', '28', '26', '46', '30', '23', '15', '13', '11', '39', '2', '14', '48', '33', '21']",[],"['22', '34']","['47', None]"
637,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,"['41', '49', '35', '31', '42', '40', '18', '43', '5', '8', '32', '27', '50', '6', '12', '24', '37', '36', '44', '38', '16', '20', '29', '45', '25', '17', '19', '28', '26', '46', '30', '23', '15', '13', '11', '39', '2', '14', '48', '33', '21', '22']",[],"[None, '34']","['47', None]"
637,34 preempted (RR quantum expired),preempt_cpu,34,CPU1,"['41', '49', '35', '31', '42', '40', '18', '43', '5', '8', '32', '27', '50', '6', '12', '24', '37', '36', '44', '38', '16', '20', '29', '45', '25', '17', '19', '28', '26', '46', '30', '23', '15', '13', '11', '39', '2', '14', '48', '33', '21', '22', '34']",[],"[None, None]","['47', None]"
637,41 dispatched to CPU0,dispatch_cpu,41,CPU0,"['49', '35', '31', '42', '40', '18', '43', '5', '8', '32', '27', '50', '6', '12', '24', '37', '36', '44', '38', '16', '20', '29', '45', '25', '17', '19', '28', '26', '46', '30', '23', '15', '13', '11', '39', '2', '14', '48', '33', '21', '22', '34']",[],"['41', None]","['47', None]"
637,49 dispatched to CPU1,dispatch_cpu,49,CPU1,"['35', '31', '42', '40', '18', '43', '5', '8', '32', '27', '50', '6', '12', '24', '37', '36', '44', '38', '16', '20', '29', '45', '25', '17', '19', '28', '26', '46', '30', '23', '15', '13', '11', '39', '2', '14', '48', '33', '21', '22', '34']",[],"['41', '49']","['47', None]"
639,47 finished I/O → ready queue,io_to_ready,47,IO0,"['35', '31', '42', '40', '18', '43', '5', '8', '32', '27', '50', '6', '12', '24', '37', '36', '44', '38', '16', '20', '29', '45', '25', '17', '19', '28', '26', '46', '30', '23', '15', '13', '11', '39', '2', '14', '48', '33', '21', '22', '34', '47']",[],"['41', '49']","[None, None]"
641,49 finished CPU → ready queue,cpu_to_ready,49,CPU1,"['35', '31', '42', '40', '18', '43', '5', '8', '32', '27', '50', '6', '12', '24', '37', '36', '44', '38', '16', '20', '29', '45', '25', '17', '19', '28', '26', '46', '30', '23', '15', '13', '11', '39', '2', '14', '48', '33', '21', '22', '34', '47', '49']",[],"['41', None]","[None, None]"
641,35 dispatched to CPU1,dispatch_cpu,35,CPU1,"['31', '42', '40', '18', '43', '5', '8', '32', '27', '50', '6', '12', '24', '37', '36', '44', '38', '16', '20', '29', '45', '25', '17', '19', '28', '26', '46', '30', '23', '15', '13', '11', '39', '2', '14', '48', '33', '21', '22', '34', '47', '49']",[],"['41', '35']","[None, None]"
642,41 finished CPU → ready queue,cpu_to_ready,41,CPU0,"['31', '42', '40', '18', '43', '5', '8', '32', '27', '50', '6', '12', '24', '37', '36', '44', '38', '16', '20', '29', '45', '25', '17', '19', '28', '26', '46', '30', '23', '15', '13', '11', '39', '2', '14', '48', '33', '21', '22', '34', '47', '49', '41']",[],"[None, '35']","[None, None]"
642,31 dispatched to CPU0,dispatch_cpu,31,CPU0,"['42', '40', '18', '43', '5', '8', '32', '27', '50', '6', '12', '24', '37', '36', '44', '38', '16', '20', '29', '45', '25', '17', '19', '28', '26', '46', '30', '23', '15', '13', '11', '39', '2', '14', '48', '33', '21', '22', '34', '47', '49', '41']",[],"['31', '35']","[None, None]"
646,35 preempted (RR quantum expired),preempt_cpu,35,CPU1,"['42', '40', '18', '43', '5', '8', '32', '27', '50', '6', '12', '24', '37', '36', '44', '38', '16', '20', '29', '45', '25', '17', '19', '28', '26', '46', '30', '23', '15', '13', '11', '39', '2', '14', '48', '33', '21', '22', '34', '47', '49', '41', '35']",[],"['31', None]","[None, None]"
646,42 dispatched to CPU1,dispatch_cpu,42,CPU1,"['40', '18', '43', '5', '8', '32', '27', '50', '6', '12', '24', '37', '36', '44', '38', '16', '20', '29', '45', '25', '17', '19', '28', '26', '46', '30', '23', '15', '13', '11', '39', '2', '14', '48', '33', '21', '22', '34', '47', '49', '41', '35']",[],"['31', '42']","[None, None]"
647,31 preempted (RR quantum expired),preempt_cpu,31,CPU0,"['40', '18', '43', '5', '8', '32', '27', '50', '6', '12', '24', '37', '36', '44', '38', '16', '20', '29', '45', '25', '17', '19', '28', '26', '46', '30', '23', '15', '13', '11', '39', '2', '14', '48', '33', '21', '22', '34', '47', '49', '41', '35', '31']",[],"[None, '42']","[None, None]"
647,40 dispatched to CPU0,dispatch_cpu,40,CPU0,"['18', '43', '5', '8', '32', '27', '50', '6', '12', '24', '37', '36', '44', '38', '16', '20', '29', '45', '25', '17', '19', '28', '26', '46', '30', '23', '15', '13', '11', '39', '2', '14', '48', '33', '21', '22', '34', '47', '49', '41', '35', '31']",[],"['40', '42']","[None, None]"
651,42 preempted (RR quantum expired),preempt_cpu,42,CPU1,"['18', '43', '5', '8', '32', '27', '50', '6', '12', '24', '37', '36', '44', '38', '16', '20', '29', '45', '25', '17', '19', '28', '26', '46', '30', '23', '15', '13', '11', '39', '2', '14', '48', '33', '21', '22', '34', '47', '49', '41', '35', '31', '42']",[],"['40', None]","[None, None]"
651,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['43', '5', '8', '32', '27', '50', '6', '12', '24', '37', '36', '44', '38', '16', '20', '29', '45', '25', '17', '19', '28', '26', '46', '30', '23', '15', '13', '11', '39', '2', '14', '48', '33', '21', '22', '34', '47', '49', '41', '35', '31', '42']",[],"['40', '18']","[None, None]"
652,40 preempted (RR quantum expired),preempt_cpu,40,CPU0,"['43', '5', '8', '32', '27', '50', '6', '12', '24', '37', '36', '44', '38', '16', '20', '29', '45', '25', '17', '19', '28', '26', '46', '30', '23', '15', '13', '11', '39', '2', '14', '48', '33', '21', '22', '34', '47', '49', '41', '35', '31', '42', '40']",[],"[None, '18']","[None, None]"
652,43 dispatched to CPU0,dispatch_cpu,43,CPU0,"['5', '8', '32', '27', '50', '6', '12', '24', '37', '36', '44', '38', '16', '20', '29', '45', '25', '17', '19', '28', '26', '46', '30', '23', '15', '13', '11', '39', '2', '14', '48', '33', '21', '22', '34', '47', '49', '41', '35', '31', '42', '40']",[],"['43', '18']","[None, None]"
656,18 preempted (RR quantum expired),preempt_cpu,18,CPU1,"['5', '8', '32', '27', '50', '6', '12', '24', '37', '36', '44', '38', '16', '20', '29', '45', '25', '17', '19', '28', '26', '46', '30', '23', '15', '13', '11', '39', '2', '14', '48', '33', '21', '22', '34', '47', '49', '41', '35', '31', '42', '40', '18']",[],"['43', None]","[None, None]"
656,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['8', '32', '27', '50', '6', '12', '24', '37', '36', '44', '38', '16', '20', '29', '45', '25', '17', '19', '28', '26', '46', '30', '23', '15', '13', '11', '39', '2', '14', '48', '33', '21', '22', '34', '47', '49', '41', '35', '31', '42', '40', '18']",[],"['43', '5']","[None, None]"
657,43 preempted (RR quantum expired),preempt_cpu,43,CPU0,"['8', '32', '27', '50', '6', '12', '24', '37', '36', '44', '38', '16', '20', '29', '45', '25', '17', '19', '28', '26', '46', '30', '23', '15', '13', '11', '39', '2', '14', '48', '33', '21', '22', '34', '47', '49', '41', '35', '31', '42', '40', '18', '43']",[],"[None, '5']","[None, None]"
657,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['32', '27', '50', '6', '12', '24', '37', '36', '44', '38', '16', '20', '29', '45', '25', '17', '19', '28', '26', '46', '30', '23', '15', '13', '11', '39', '2', '14', '48', '33', '21', '22', '34', '47', '49', '41', '35', '31', '42', '40', '18', '43']",[],"['8', '5']","[None, None]"
661,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['32', '27', '50', '6', '12', '24', '37', '36', '44', '38', '16', '20', '29', '45', '25', '17', '19', '28', '26', '46', '30', '23', '15', '13', '11', '39', '2', '14', '48', '33', '21', '22', '34', '47', '49', '41', '35', '31', '42', '40', '18', '43', '5']",[],"['8', None]","[None, None]"
661,32 dispatched to CPU1,dispatch_cpu,32,CPU1,"['27', '50', '6', '12', '24', '37', '36', '44', '38', '16', '20', '29', '45', '25', '17', '19', '28', '26', '46', '30', '23', '15', '13', '11', '39', '2', '14', '48', '33', '21', '22', '34', '47', '49', '41', '35', '31', '42', '40', '18', '43', '5']",[],"['8', '32']","[None, None]"
662,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['27', '50', '6', '12', '24', '37', '36', '44', '38', '16', '20', '29', '45', '25', '17', '19', '28', '26', '46', '30', '23', '15', '13', '11', '39', '2', '14', '48', '33', '21', '22', '34', '47', '49', '41', '35', '31', '42', '40', '18', '43', '5', '8']",[],"[None, '32']","[None, None]"
662,32 finished CPU → wait queue,cpu_to_io,32,CPU1,"['27', '50', '6', '12', '24', '37', '36', '44', '38', '16', '20', '29', '45', '25', '17', '19', '28', '26', '46', '30', '23', '15', '13', '11', '39', '2', '14', '48', '33', '21', '22', '34', '47', '49', '41', '35', '31', '42', '40', '18', '43', '5', '8']",['32'],"[None, None]","[None, None]"
662,27 dispatched to CPU0,dispatch_cpu,27,CPU0,"['50', '6', '12', '24', '37', '36', '44', '38', '16', '20', '29', '45', '25', '17', '19', '28', '26', '46', '30', '23', '15', '13', '11', '39', '2', '14', '48', '33', '21', '22', '34', '47', '49', '41', '35', '31', '42', '40', '18', '43', '5', '8']",['32'],"['27', None]","[None, None]"
662,50 dispatched to CPU1,dispatch_cpu,50,CPU1,"['6', '12', '24', '37', '36', '44', '38', '16', '20', '29', '45', '25', '17', '19', '28', '26', '46', '30', '23', '15', '13', '11', '39', '2', '14', '48', '33', '21', '22', '34', '47', '49', '41', '35', '31', '42', '40', '18', '43', '5', '8']",['32'],"['27', '50']","[None, None]"
662,32 dispatched to IO0,dispatch_io,32,IO0,"['6', '12', '24', '37', '36', '44', '38', '16', '20', '29', '45', '25', '17', '19', '28', '26', '46', '30', '23', '15', '13', '11', '39', '2', '14', '48', '33', '21', '22', '34', '47', '49', '41', '35', '31', '42', '40', '18', '43', '5', '8']",[],"['27', '50']","['32', None]"
667,27 preempted (RR quantum expired),preempt_cpu,27,CPU0,"['6', '12', '24', '37', '36', '44', '38', '16', '20', '29', '45', '25', '17', '19', '28', '26', '46', '30', '23', '15', '13', '11', '39', '2', '14', '48', '33', '21', '22', '34', '47', '49', '41', '35', '31', '42', '40', '18', '43', '5', '8', '27']",[],"[None, '50']","['32', None]"
667,50 preempted (RR quantum expired),preempt_cpu,50,CPU1,"['6', '12', '24', '37', '36', '44', '38', '16', '20', '29', '45', '25', '17', '19', '28', '26', '46', '30', '23', '15', '13', '11', '39', '2', '14', '48', '33', '21', '22', '34', '47', '49', '41', '35', '31', '42', '40', '18', '43', '5', '8', '27', '50']",[],"[None, None]","['32', None]"
667,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['12', '24', '37', '36', '44', '38', '16', '20', '29', '45', '25', '17', '19', '28', '26', '46', '30', '23', '15', '13', '11', '39', '2', '14', '48', '33', '21', '22', '34', '47', '49', '41', '35', '31', '42', '40', '18', '43', '5', '8', '27', '50']",[],"['6', None]","['32', None]"
667,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['24', '37', '36', '44', '38', '16', '20', '29', '45', '25', '17', '19', '28', '26', '46', '30', '23', '15', '13', '11', '39', '2', '14', '48', '33', '21', '22', '34', '47', '49', '41', '35', '31', '42', '40', '18', '43', '5', '8', '27', '50']",[],"['6', '12']","['32', None]"
671,6 finished CPU → ready queue,cpu_to_ready,6,CPU0,"['24', '37', '36', '44', '38', '16', '20', '29', '45', '25', '17', '19', '28', '26', '46', '30', '23', '15', '13', '11', '39', '2', '14', '48', '33', '21', '22', '34', '47', '49', '41', '35', '31', '42', '40', '18', '43', '5', '8', '27', '50', '6']",[],"[None, '12']","['32', None]"
671,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['37', '36', '44', '38', '16', '20', '29', '45', '25', '17', '19', '28', '26', '46', '30', '23', '15', '13', '11', '39', '2', '14', '48', '33', '21', '22', '34', '47', '49', '41', '35', '31', '42', '40', '18', '43', '5', '8', '27', '50', '6']",[],"['24', '12']","['32', None]"
672,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['37', '36', '44', '38', '16', '20', '29', '45', '25', '17', '19', '28', '26', '46', '30', '23', '15', '13', '11', '39', '2', '14', '48', '33', '21', '22', '34', '47', '49', '41', '35', '31', '42', '40', '18', '43', '5', '8', '27', '50', '6', '12']",[],"['24', None]","['32', None]"
672,37 dispatched to CPU1,dispatch_cpu,37,CPU1,"['36', '44', '38', '16', '20', '29', '45', '25', '17', '19', '28', '26', '46', '30', '23', '15', '13', '11', '39', '2', '14', '48', '33', '21', '22', '34', '47', '49', '41', '35', '31', '42', '40', '18', '43', '5', '8', '27', '50', '6', '12']",[],"['24', '37']","['32', None]"
676,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,"['36', '44', '38', '16', '20', '29', '45', '25', '17', '19', '28', '26', '46', '30', '23', '15', '13', '11', '39', '2', '14', '48', '33', '21', '22', '34', '47', '49', '41', '35', '31', '42', '40', '18', '43', '5', '8', '27', '50', '6', '12', '24']",[],"[None, '37']","['32', None]"
676,36 dispatched to CPU0,dispatch_cpu,36,CPU0,"['44', '38', '16', '20', '29', '45', '25', '17', '19', '28', '26', '46', '30', '23', '15', '13', '11', '39', '2', '14', '48', '33', '21', '22', '34', '47', '49', '41', '35', '31', '42', '40', '18', '43', '5', '8', '27', '50', '6', '12', '24']",[],"['36', '37']","['32', None]"
677,37 preempted (RR quantum expired),preempt_cpu,37,CPU1,"['44', '38', '16', '20', '29', '45', '25', '17', '19', '28', '26', '46', '30', '23', '15', '13', '11', '39', '2', '14', '48', '33', '21', '22', '34', '47', '49', '41', '35', '31', '42', '40', '18', '43', '5', '8', '27', '50', '6', '12', '24', '37']",[],"['36', None]","['32', None]"
677,44 dispatched to CPU1,dispatch_cpu,44,CPU1,"['38', '16', '20', '29', '45', '25', '17', '19', '28', '26', '46', '30', '23', '15', '13', '11', '39', '2', '14', '48', '33', '21', '22', '34', '47', '49', '41', '35', '31', '42', '40', '18', '43', '5', '8', '27', '50', '6', '12', '24', '37']",[],"['36', '44']","['32', None]"
681,36 preempted (RR quantum expired),preempt_cpu,36,CPU0,"['38', '16', '20', '29', '45', '25', '17', '19', '28', '26', '46', '30', '23', '15', '13', '11', '39', '2', '14', '48', '33', '21', '22', '34', '47', '49', '41', '35', '31', '42', '40', '18', '43', '5', '8', '27', '50', '6', '12', '24', '37', '36']",[],"[None, '44']","['32', None]"
681,44 finished CPU → wait queue,cpu_to_io,44,CPU1,"['38', '16', '20', '29', '45', '25', '17', '19', '28', '26', '46', '30', '23', '15', '13', '11', '39', '2', '14', '48', '33', '21', '22', '34', '47', '49', '41', '35', '31', '42', '40', '18', '43', '5', '8', '27', '50', '6', '12', '24', '37', '36']",['44'],"[None, None]","['32', None]"
681,38 dispatched to CPU0,dispatch_cpu,38,CPU0,"['16', '20', '29', '45', '25', '17', '19', '28', '26', '46', '30', '23', '15', '13', '11', '39', '2', '14', '48', '33', '21', '22', '34', '47', '49', '41', '35', '31', '42', '40', '18', '43', '5', '8', '27', '50', '6', '12', '24', '37', '36']",['44'],"['38', None]","['32', None]"
681,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['20', '29', '45', '25', '17', '19', '28', '26', '46', '30', '23', '15', '13', '11', '39', '2', '14', '48', '33', '21', '22', '34', '47', '49', '41', '35', '31', '42', '40', '18', '43', '5', '8', '27', '50', '6', '12', '24', '37', '36']",['44'],"['38', '16']","['32', None]"
681,44 dispatched to IO1,dispatch_io,44,IO1,"['20', '29', '45', '25', '17', '19', '28', '26', '46', '30', '23', '15', '13', '11', '39', '2', '14', '48', '33', '21', '22', '34', '47', '49', '41', '35', '31', '42', '40', '18', '43', '5', '8', '27', '50', '6', '12', '24', '37', '36']",[],"['38', '16']","['32', '44']"
683,38 finished CPU → wait queue,cpu_to_io,38,CPU0,"['20', '29', '45', '25', '17', '19', '28', '26', '46', '30', '23', '15', '13', '11', '39', '2', '14', '48', '33', '21', '22', '34', '47', '49', '41', '35', '31', '42', '40', '18', '43', '5', '8', '27', '50', '6', '12', '24', '37', '36']",['38'],"[None, '16']","['32', '44']"
683,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['29', '45', '25', '17', '19', '28', '26', '46', '30', '23', '15', '13', '11', '39', '2', '14', '48', '33', '21', '22', '34', '47', '49', '41', '35', '31', '42', '40', '18', '43', '5', '8', '27', '50', '6', '12', '24', '37', '36']",['38'],"['20', '16']","['32', '44']"
685,32 finished I/O → ready queue,io_to_ready,32,IO0,"['29', '45', '25', '17', '19', '28', '26', '46', '30', '23', '15', '13', '11', '39', '2', '14', '48', '33', '21', '22', '34', '47', '49', '41', '35', '31', '42', '40', '18', '43', '5', '8', '27', '50', '6', '12', '24', '37', '36', '32']",['38'],"['20', '16']","[None, '44']"
685,38 dispatched to IO0,dispatch_io,38,IO0,"['29', '45', '25', '17', '19', '28', '26', '46', '30', '23', '15', '13', '11', '39', '2', '14', '48', '33', '21', '22', '34', '47', '49', '41', '35', '31', '42', '40', '18', '43', '5', '8', '27', '50', '6', '12', '24', '37', '36', '32']",[],"['20', '16']","['38', '44']"
686,16 preempted (RR quantum expired),preempt_cpu,16,CPU1,"['29', '45', '25', '17', '19', '28', '26', '46', '30', '23', '15', '13', '11', '39', '2', '14', '48', '33', '21', '22', '34', '47', '49', '41', '35', '31', '42', '40', '18', '43', '5', '8', '27', '50', '6', '12', '24', '37', '36', '32', '16']",[],"['20', None]","['38', '44']"
686,29 dispatched to CPU1,dispatch_cpu,29,CPU1,"['45', '25', '17', '19', '28', '26', '46', '30', '23', '15', '13', '11', '39', '2', '14', '48', '33', '21', '22', '34', '47', '49', '41', '35', '31', '42', '40', '18', '43', '5', '8', '27', '50', '6', '12', '24', '37', '36', '32', '16']",[],"['20', '29']","['38', '44']"
688,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,"['45', '25', '17', '19', '28', '26', '46', '30', '23', '15', '13', '11', '39', '2', '14', '48', '33', '21', '22', '34', '47', '49', '41', '35', '31', '42', '40', '18', '43', '5', '8', '27', '50', '6', '12', '24', '37', '36', '32', '16', '20']",[],"[None, '29']","['38', '44']"
688,45 dispatched to CPU0,dispatch_cpu,45,CPU0,"['25', '17', '19', '28', '26', '46', '30', '23', '15', '13', '11', '39', '2', '14', '48', '33', '21', '22', '34', '47', '49', '41', '35', '31', '42', '40', '18', '43', '5', '8', '27', '50', '6', '12', '24', '37', '36', '32', '16', '20']",[],"['45', '29']","['38', '44']"
689,29 finished CPU → ready queue,cpu_to_ready,29,CPU1,"['25', '17', '19', '28', '26', '46', '30', '23', '15', '13', '11', '39', '2', '14', '48', '33', '21', '22', '34', '47', '49', '41', '35', '31', '42', '40', '18', '43', '5', '8', '27', '50', '6', '12', '24', '37', '36', '32', '16', '20', '29']",[],"['45', None]","['38', '44']"
689,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['17', '19', '28', '26', '46', '30', '23', '15', '13', '11', '39', '2', '14', '48', '33', '21', '22', '34', '47', '49', '41', '35', '31', '42', '40', '18', '43', '5', '8', '27', '50', '6', '12', '24', '37', '36', '32', '16', '20', '29']",[],"['45', '25']","['38', '44']"
691,45 finished CPU → ready queue,cpu_to_ready,45,CPU0,"['17', '19', '28', '26', '46', '30', '23', '15', '13', '11', '39', '2', '14', '48', '33', '21', '22', '34', '47', '49', '41', '35', '31', '42', '40', '18', '43', '5', '8', '27', '50', '6', '12', '24', '37', '36', '32', '16', '20', '29', '45']",[],"[None, '25']","['38', '44']"
691,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['19', '28', '26', '46', '30', '23', '15', '13', '11', '39', '2', '14', '48', '33', '21', '22', '34', '47', '49', '41', '35', '31', '42', '40', '18', '43', '5', '8', '27', '50', '6', '12', '24', '37', '36', '32', '16', '20', '29', '45']",[],"['17', '25']","['38', '44']"
694,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,"['19', '28', '26', '46', '30', '23', '15', '13', '11', '39', '2', '14', '48', '33', '21', '22', '34', '47', '49', '41', '35', '31', '42', '40', '18', '43', '5', '8', '27', '50', '6', '12', '24', '37', '36', '32', '16', '20', '29', '45', '25']",[],"['17', None]","['38', '44']"
694,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['28', '26', '46', '30', '23', '15', '13', '11', '39', '2', '14', '48', '33', '21', '22', '34', '47', '49', '41', '35', '31', '42', '40', '18', '43', '5', '8', '27', '50', '6', '12', '24', '37', '36', '32', '16', '20', '29', '45', '25']",[],"['17', '19']","['38', '44']"
696,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,"['28', '26', '46', '30', '23', '15', '13', '11', '39', '2', '14', '48', '33', '21', '22', '34', '47', '49', '41', '35', '31', '42', '40', '18', '43', '5', '8', '27', '50', '6', '12', '24', '37', '36', '32', '16', '20', '29', '45', '25', '17']",[],"[None, '19']","['38', '44']"
696,28 dispatched to CPU0,dispatch_cpu,28,CPU0,"['26', '46', '30', '23', '15', '13', '11', '39', '2', '14', '48', '33', '21', '22', '34', '47', '49', '41', '35', '31', '42', '40', '18', '43', '5', '8', '27', '50', '6', '12', '24', '37', '36', '32', '16', '20', '29', '45', '25', '17']",[],"['28', '19']","['38', '44']"
697,19 finished CPU → wait queue,cpu_to_io,19,CPU1,"['26', '46', '30', '23', '15', '13', '11', '39', '2', '14', '48', '33', '21', '22', '34', '47', '49', '41', '35', '31', '42', '40', '18', '43', '5', '8', '27', '50', '6', '12', '24', '37', '36', '32', '16', '20', '29', '45', '25', '17']",['19'],"['28', None]","['38', '44']"
697,26 dispatched to CPU1,dispatch_cpu,26,CPU1,"['46', '30', '23', '15', '13', '11', '39', '2', '14', '48', '33', '21', '22', '34', '47', '49', '41', '35', '31', '42', '40', '18', '43', '5', '8', '27', '50', '6', '12', '24', '37', '36', '32', '16', '20', '29', '45', '25', '17']",['19'],"['28', '26']","['38', '44']"
699,38 finished I/O → ready queue,io_to_ready,38,IO0,"['46', '30', '23', '15', '13', '11', '39', '2', '14', '48', '33', '21', '22', '34', '47', '49', '41', '35', '31', '42', '40', '18', '43', '5', '8', '27', '50', '6', '12', '24', '37', '36', '32', '16', '20', '29', '45', '25', '17', '38']",['19'],"['28', '26']","[None, '44']"
699,19 dispatched to IO0,dispatch_io,19,IO0,"['46', '30', '23', '15', '13', '11', '39', '2', '14', '48', '33', '21', '22', '34', '47', '49', '41', '35', '31', '42', '40', '18', '43', '5', '8', '27', '50', '6', '12', '24', '37', '36', '32', '16', '20', '29', '45', '25', '17', '38']",[],"['28', '26']","['19', '44']"
701,28 preempted (RR quantum expired),preempt_cpu,28,CPU0,"['46', '30', '23', '15', '13', '11', '39', '2', '14', '48', '33', '21', '22', '34', '47', '49', '41', '35', '31', '42', '40', '18', '43', '5', '8', '27', '50', '6', '12', '24', '37', '36', '32', '16', '20', '29', '45', '25', '17', '38', '28']",[],"[None, '26']","['19', '44']"
701,46 dispatched to CPU0,dispatch_cpu,46,CPU0,"['30', '23', '15', '13', '11', '39', '2', '14', '48', '33', '21', '22', '34', '47', '49', '41', '35', '31', '42', '40', '18', '43', '5', '8', '27', '50', '6', '12', '24', '37', '36', '32', '16', '20', '29', '45', '25', '17', '38', '28']",[],"['46', '26']","['19', '44']"
702,46 finished CPU → wait queue,cpu_to_io,46,CPU0,"['30', '23', '15', '13', '11', '39', '2', '14', '48', '33', '21', '22', '34', '47', '49', '41', '35', '31', '42', '40', '18', '43', '5', '8', '27', '50', '6', '12', '24', '37', '36', '32', '16', '20', '29', '45', '25', '17', '38', '28']",['46'],"[None, '26']","['19', '44']"
702,26 preempted (RR quantum expired),preempt_cpu,26,CPU1,"['30', '23', '15', '13', '11', '39', '2', '14', '48', '33', '21', '22', '34', '47', '49', '41', '35', '31', '42', '40', '18', '43', '5', '8', '27', '50', '6', '12', '24', '37', '36', '32', '16', '20', '29', '45', '25', '17', '38', '28', '26']",['46'],"[None, None]","['19', '44']"
702,30 dispatched to CPU0,dispatch_cpu,30,CPU0,"['23', '15', '13', '11', '39', '2', '14', '48', '33', '21', '22', '34', '47', '49', '41', '35', '31', '42', '40', '18', '43', '5', '8', '27', '50', '6', '12', '24', '37', '36', '32', '16', '20', '29', '45', '25', '17', '38', '28', '26']",['46'],"['30', None]","['19', '44']"
702,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['15', '13', '11', '39', '2', '14', '48', '33', '21', '22', '34', '47', '49', '41', '35', '31', '42', '40', '18', '43', '5', '8', '27', '50', '6', '12', '24', '37', '36', '32', '16', '20', '29', '45', '25', '17', '38', '28', '26']",['46'],"['30', '23']","['19', '44']"
703,44 finished I/O → ready queue,io_to_ready,44,IO1,"['15', '13', '11', '39', '2', '14', '48', '33', '21', '22', '34', '47', '49', '41', '35', '31', '42', '40', '18', '43', '5', '8', '27', '50', '6', '12', '24', '37', '36', '32', '16', '20', '29', '45', '25', '17', '38', '28', '26', '44']",['46'],"['30', '23']","['19', None]"
703,46 dispatched to IO1,dispatch_io,46,IO1,"['15', '13', '11', '39', '2', '14', '48', '33', '21', '22', '34', '47', '49', '41', '35', '31', '42', '40', '18', '43', '5', '8', '27', '50', '6', '12', '24', '37', '36', '32', '16', '20', '29', '45', '25', '17', '38', '28', '26', '44']",[],"['30', '23']","['19', '46']"
707,30 preempted (RR quantum expired),preempt_cpu,30,CPU0,"['15', '13', '11', '39', '2', '14', '48', '33', '21', '22', '34', '47', '49', '41', '35', '31', '42', '40', '18', '43', '5', '8', '27', '50', '6', '12', '24', '37', '36', '32', '16', '20', '29', '45', '25', '17', '38', '28', '26', '44', '30']",[],"[None, '23']","['19', '46']"
707,23 preempted (RR quantum expired),preempt_cpu,23,CPU1,"['15', '13', '11', '39', '2', '14', '48', '33', '21', '22', '34', '47', '49', '41', '35', '31', '42', '40', '18', '43', '5', '8', '27', '50', '6', '12', '24', '37', '36', '32', '16', '20', '29', '45', '25', '17', '38', '28', '26', '44', '30', '23']",[],"[None, None]","['19', '46']"
707,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['13', '11', '39', '2', '14', '48', '33', '21', '22', '34', '47', '49', '41', '35', '31', '42', '40', '18', '43', '5', '8', '27', '50', '6', '12', '24', '37', '36', '32', '16', '20', '29', '45', '25', '17', '38', '28', '26', '44', '30', '23']",[],"['15', None]","['19', '46']"
707,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['11', '39', '2', '14', '48', '33', '21', '22', '34', '47', '49', '41', '35', '31', '42', '40', '18', '43', '5', '8', '27', '50', '6', '12', '24', '37', '36', '32', '16', '20', '29', '45', '25', '17', '38', '28', '26', '44', '30', '23']",[],"['15', '13']","['19', '46']"
710,13 finished CPU → ready queue,cpu_to_ready,13,CPU1,"['11', '39', '2', '14', '48', '33', '21', '22', '34', '47', '49', '41', '35', '31', '42', '40', '18', '43', '5', '8', '27', '50', '6', '12', '24', '37', '36', '32', '16', '20', '29', '45', '25', '17', '38', '28', '26', '44', '30', '23', '13']",[],"['15', None]","['19', '46']"
710,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['39', '2', '14', '48', '33', '21', '22', '34', '47', '49', '41', '35', '31', '42', '40', '18', '43', '5', '8', '27', '50', '6', '12', '24', '37', '36', '32', '16', '20', '29', '45', '25', '17', '38', '28', '26', '44', '30', '23', '13']",[],"['15', '11']","['19', '46']"
712,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,"['39', '2', '14', '48', '33', '21', '22', '34', '47', '49', '41', '35', '31', '42', '40', '18', '43', '5', '8', '27', '50', '6', '12', '24', '37', '36', '32', '16', '20', '29', '45', '25', '17', '38', '28', '26', '44', '30', '23', '13', '15']",[],"[None, '11']","['19', '46']"
712,39 dispatched to CPU0,dispatch_cpu,39,CPU0,"['2', '14', '48', '33', '21', '22', '34', '47', '49', '41', '35', '31', '42', '40', '18', '43', '5', '8', '27', '50', '6', '12', '24', '37', '36', '32', '16', '20', '29', '45', '25', '17', '38', '28', '26', '44', '30', '23', '13', '15']",[],"['39', '11']","['19', '46']"
713,11 finished CPU → wait queue,cpu_to_io,11,CPU1,"['2', '14', '48', '33', '21', '22', '34', '47', '49', '41', '35', '31', '42', '40', '18', '43', '5', '8', '27', '50', '6', '12', '24', '37', '36', '32', '16', '20', '29', '45', '25', '17', '38', '28', '26', '44', '30', '23', '13', '15']",['11'],"['39', None]","['19', '46']"
713,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['14', '48', '33', '21', '22', '34', '47', '49', '41', '35', '31', '42', '40', '18', '43', '5', '8', '27', '50', '6', '12', '24', '37', '36', '32', '16', '20', '29', '45', '25', '17', '38', '28', '26', '44', '30', '23', '13', '15']",['11'],"['39', '2']","['19', '46']"
717,39 finished CPU → wait queue,cpu_to_io,39,CPU0,"['14', '48', '33', '21', '22', '34', '47', '49', '41', '35', '31', '42', '40', '18', '43', '5', '8', '27', '50', '6', '12', '24', '37', '36', '32', '16', '20', '29', '45', '25', '17', '38', '28', '26', '44', '30', '23', '13', '15']","['11', '39']","[None, '2']","['19', '46']"
717,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['48', '33', '21', '22', '34', '47', '49', '41', '35', '31', '42', '40', '18', '43', '5', '8', '27', '50', '6', '12', '24', '37', '36', '32', '16', '20', '29', '45', '25', '17', '38', '28', '26', '44', '30', '23', '13', '15']","['11', '39']","['14', '2']","['19', '46']"
718,2 finished CPU → wait queue,cpu_to_io,2,CPU1,"['48', '33', '21', '22', '34', '47', '49', '41', '35', '31', '42', '40', '18', '43', '5', '8', '27', '50', '6', '12', '24', '37', '36', '32', '16', '20', '29', '45', '25', '17', '38', '28', '26', '44', '30', '23', '13', '15']","['11', '39', '2']","['14', None]","['19', '46']"
718,48 dispatched to CPU1,dispatch_cpu,48,CPU1,"['33', '21', '22', '34', '47', '49', '41', '35', '31', '42', '40', '18', '43', '5', '8', '27', '50', '6', '12', '24', '37', '36', '32', '16', '20', '29', '45', '25', '17', '38', '28', '26', '44', '30', '23', '13', '15']","['11', '39', '2']","['14', '48']","['19', '46']"
719,14 finished CPU → ready queue,cpu_to_ready,14,CPU0,"['33', '21', '22', '34', '47', '49', '41', '35', '31', '42', '40', '18', '43', '5', '8', '27', '50', '6', '12', '24', '37', '36', '32', '16', '20', '29', '45', '25', '17', '38', '28', '26', '44', '30', '23', '13', '15', '14']","['11', '39', '2']","[None, '48']","['19', '46']"
719,33 dispatched to CPU0,dispatch_cpu,33,CPU0,"['21', '22', '34', '47', '49', '41', '35', '31', '42', '40', '18', '43', '5', '8', '27', '50', '6', '12', '24', '37', '36', '32', '16', '20', '29', '45', '25', '17', '38', '28', '26', '44', '30', '23', '13', '15', '14']","['11', '39', '2']","['33', '48']","['19', '46']"
721,48 finished CPU → ready queue,cpu_to_ready,48,CPU1,"['21', '22', '34', '47', '49', '41', '35', '31', '42', '40', '18', '43', '5', '8', '27', '50', '6', '12', '24', '37', '36', '32', '16', '20', '29', '45', '25', '17', '38', '28', '26', '44', '30', '23', '13', '15', '14', '48']","['11', '39', '2']","['33', None]","['19', '46']"
721,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['22', '34', '47', '49', '41', '35', '31', '42', '40', '18', '43', '5', '8', '27', '50', '6', '12', '24', '37', '36', '32', '16', '20', '29', '45', '25', '17', '38', '28', '26', '44', '30', '23', '13', '15', '14', '48']","['11', '39', '2']","['33', '21']","['19', '46']"
722,33 finished CPU → wait queue,cpu_to_io,33,CPU0,"['22', '34', '47', '49', '41', '35', '31', '42', '40', '18', '43', '5', '8', '27', '50', '6', '12', '24', '37', '36', '32', '16', '20', '29', '45', '25', '17', '38', '28', '26', '44', '30', '23', '13', '15', '14', '48']","['11', '39', '2', '33']","[None, '21']","['19', '46']"
722,22 dispatched to CPU0,dispatch_cpu,22,CPU0,"['34', '47', '49', '41', '35', '31', '42', '40', '18', '43', '5', '8', '27', '50', '6', '12', '24', '37', '36', '32', '16', '20', '29', '45', '25', '17', '38', '28', '26', '44', '30', '23', '13', '15', '14', '48']","['11', '39', '2', '33']","['22', '21']","['19', '46']"
724,21 finished CPU → wait queue,cpu_to_io,21,CPU1,"['34', '47', '49', '41', '35', '31', '42', '40', '18', '43', '5', '8', '27', '50', '6', '12', '24', '37', '36', '32', '16', '20', '29', '45', '25', '17', '38', '28', '26', '44', '30', '23', '13', '15', '14', '48']","['11', '39', '2', '33', '21']","['22', None]","['19', '46']"
724,34 dispatched to CPU1,dispatch_cpu,34,CPU1,"['47', '49', '41', '35', '31', '42', '40', '18', '43', '5', '8', '27', '50', '6', '12', '24', '37', '36', '32', '16', '20', '29', '45', '25', '17', '38', '28', '26', '44', '30', '23', '13', '15', '14', '48']","['11', '39', '2', '33', '21']","['22', '34']","['19', '46']"
726,19 finished I/O → ready queue,io_to_ready,19,IO0,"['47', '49', '41', '35', '31', '42', '40', '18', '43', '5', '8', '27', '50', '6', '12', '24', '37', '36', '32', '16', '20', '29', '45', '25', '17', '38', '28', '26', '44', '30', '23', '13', '15', '14', '48', '19']","['11', '39', '2', '33', '21']","['22', '34']","[None, '46']"
726,11 dispatched to IO0,dispatch_io,11,IO0,"['47', '49', '41', '35', '31', '42', '40', '18', '43', '5', '8', '27', '50', '6', '12', '24', '37', '36', '32', '16', '20', '29', '45', '25', '17', '38', '28', '26', '44', '30', '23', '13', '15', '14', '48', '19']","['39', '2', '33', '21']","['22', '34']","['11', '46']"
727,22 finished CPU → wait queue,cpu_to_io,22,CPU0,"['47', '49', '41', '35', '31', '42', '40', '18', '43', '5', '8', '27', '50', '6', '12', '24', '37', '36', '32', '16', '20', '29', '45', '25', '17', '38', '28', '26', '44', '30', '23', '13', '15', '14', '48', '19']","['39', '2', '33', '21', '22']","[None, '34']","['11', '46']"
727,47 dispatched to CPU0,dispatch_cpu,47,CPU0,"['49', '41', '35', '31', '42', '40', '18', '43', '5', '8', '27', '50', '6', '12', '24', '37', '36', '32', '16', '20', '29', '45', '25', '17', '38', '28', '26', '44', '30', '23', '13', '15', '14', '48', '19']","['39', '2', '33', '21', '22']","['47', '34']","['11', '46']"
729,34 preempted (RR quantum expired),preempt_cpu,34,CPU1,"['49', '41', '35', '31', '42', '40', '18', '43', '5', '8', '27', '50', '6', '12', '24', '37', '36', '32', '16', '20', '29', '45', '25', '17', '38', '28', '26', '44', '30', '23', '13', '15', '14', '48', '19', '34']","['39', '2', '33', '21', '22']","['47', None]","['11', '46']"
729,49 dispatched to CPU1,dispatch_cpu,49,CPU1,"['41', '35', '31', '42', '40', '18', '43', '5', '8', '27', '50', '6', '12', '24', '37', '36', '32', '16', '20', '29', '45', '25', '17', '38', '28', '26', '44', '30', '23', '13', '15', '14', '48', '19', '34']","['39', '2', '33', '21', '22']","['47', '49']","['11', '46']"
732,47 preempted (RR quantum expired),preempt_cpu,47,CPU0,"['41', '35', '31', '42', '40', '18', '43', '5', '8', '27', '50', '6', '12', '24', '37', '36', '32', '16', '20', '29', '45', '25', '17', '38', '28', '26', '44', '30', '23', '13', '15', '14', '48', '19', '34', '47']","['39', '2', '33', '21', '22']","[None, '49']","['11', '46']"
732,49 finished CPU → wait queue,cpu_to_io,49,CPU1,"['41', '35', '31', '42', '40', '18', '43', '5', '8', '27', '50', '6', '12', '24', '37', '36', '32', '16', '20', '29', '45', '25', '17', '38', '28', '26', '44', '30', '23', '13', '15', '14', '48', '19', '34', '47']","['39', '2', '33', '21', '22', '49']","[None, None]","['11', '46']"
732,11 finished I/O → ready queue,io_to_ready,11,IO0,"['41', '35', '31', '42', '40', '18', '43', '5', '8', '27', '50', '6', '12', '24', '37', '36', '32', '16', '20', '29', '45', '25', '17', '38', '28', '26', '44', '30', '23', '13', '15', '14', '48', '19', '34', '47', '11']","['39', '2', '33', '21', '22', '49']","[None, None]","[None, '46']"
732,41 dispatched to CPU0,dispatch_cpu,41,CPU0,"['35', '31', '42', '40', '18', '43', '5', '8', '27', '50', '6', '12', '24', '37', '36', '32', '16', '20', '29', '45', '25', '17', '38', '28', '26', '44', '30', '23', '13', '15', '14', '48', '19', '34', '47', '11']","['39', '2', '33', '21', '22', '49']","['41', None]","[None, '46']"
732,35 dispatched to CPU1,dispatch_cpu,35,CPU1,"['31', '42', '40', '18', '43', '5', '8', '27', '50', '6', '12', '24', '37', '36', '32', '16', '20', '29', '45', '25', '17', '38', '28', '26', '44', '30', '23', '13', '15', '14', '48', '19', '34', '47', '11']","['39', '2', '33', '21', '22', '49']","['41', '35']","[None, '46']"
732,39 dispatched to IO0,dispatch_io,39,IO0,"['31', '42', '40', '18', '43', '5', '8', '27', '50', '6', '12', '24', '37', '36', '32', '16', '20', '29', '45', '25', '17', '38', '28', '26', '44', '30', '23', '13', '15', '14', '48', '19', '34', '47', '11']","['2', '33', '21', '22', '49']","['41', '35']","['39', '46']"
733,46 finished I/O → ready queue,io_to_ready,46,IO1,"['31', '42', '40', '18', '43', '5', '8', '27', '50', '6', '12', '24', '37', '36', '32', '16', '20', '29', '45', '25', '17', '38', '28', '26', '44', '30', '23', '13', '15', '14', '48', '19', '34', '47', '11', '46']","['2', '33', '21', '22', '49']","['41', '35']","['39', None]"
733,2 dispatched to IO1,dispatch_io,2,IO1,"['31', '42', '40', '18', '43', '5', '8', '27', '50', '6', '12', '24', '37', '36', '32', '16', '20', '29', '45', '25', '17', '38', '28', '26', '44', '30', '23', '13', '15', '14', '48', '19', '34', '47', '11', '46']","['33', '21', '22', '49']","['41', '35']","['39', '2']"
737,41 preempted (RR quantum expired),preempt_cpu,41,CPU0,"['31', '42', '40', '18', '43', '5', '8', '27', '50', '6', '12', '24', '37', '36', '32', '16', '20', '29', '45', '25', '17', '38', '28', '26', '44', '30', '23', '13', '15', '14', '48', '19', '34', '47', '11', '46', '41']","['33', '21', '22', '49']","[None, '35']","['39', '2']"
737,35 preempted (RR quantum expired),preempt_cpu,35,CPU1,"['31', '42', '40', '18', '43', '5', '8', '27', '50', '6', '12', '24', '37', '36', '32', '16', '20', '29', '45', '25', '17', '38', '28', '26', '44', '30', '23', '13', '15', '14', '48', '19', '34', '47', '11', '46', '41', '35']","['33', '21', '22', '49']","[None, None]","['39', '2']"
737,31 dispatched to CPU0,dispatch_cpu,31,CPU0,"['42', '40', '18', '43', '5', '8', '27', '50', '6', '12', '24', '37', '36', '32', '16', '20', '29', '45', '25', '17', '38', '28', '26', '44', '30', '23', '13', '15', '14', '48', '19', '34', '47', '11', '46', '41', '35']","['33', '21', '22', '49']","['31', None]","['39', '2']"
737,42 dispatched to CPU1,dispatch_cpu,42,CPU1,"['40', '18', '43', '5', '8', '27', '50', '6', '12', '24', '37', '36', '32', '16', '20', '29', '45', '25', '17', '38', '28', '26', '44', '30', '23', '13', '15', '14', '48', '19', '34', '47', '11', '46', '41', '35']","['33', '21', '22', '49']","['31', '42']","['39', '2']"
742,31 finished CPU → wait queue,cpu_to_io,31,CPU0,"['40', '18', '43', '5', '8', '27', '50', '6', '12', '24', '37', '36', '32', '16', '20', '29', '45', '25', '17', '38', '28', '26', '44', '30', '23', '13', '15', '14', '48', '19', '34', '47', '11', '46', '41', '35']","['33', '21', '22', '49', '31']","[None, '42']","['39', '2']"
742,42 preempted (RR quantum expired),preempt_cpu,42,CPU1,"['40', '18', '43', '5', '8', '27', '50', '6', '12', '24', '37', '36', '32', '16', '20', '29', '45', '25', '17', '38', '28', '26', '44', '30', '23', '13', '15', '14', '48', '19', '34', '47', '11', '46', '41', '35', '42']","['33', '21', '22', '49', '31']","[None, None]","['39', '2']"
742,40 dispatched to CPU0,dispatch_cpu,40,CPU0,"['18', '43', '5', '8', '27', '50', '6', '12', '24', '37', '36', '32', '16', '20', '29', '45', '25', '17', '38', '28', '26', '44', '30', '23', '13', '15', '14', '48', '19', '34', '47', '11', '46', '41', '35', '42']","['33', '21', '22', '49', '31']","['40', None]","['39', '2']"
742,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['43', '5', '8', '27', '50', '6', '12', '24', '37', '36', '32', '16', '20', '29', '45', '25', '17', '38', '28', '26', '44', '30', '23', '13', '15', '14', '48', '19', '34', '47', '11', '46', '41', '35', '42']","['33', '21', '22', '49', '31']","['40', '18']","['39', '2']"
743,18 finished CPU → ready queue,cpu_to_ready,18,CPU1,"['43', '5', '8', '27', '50', '6', '12', '24', '37', '36', '32', '16', '20', '29', '45', '25', '17', '38', '28', '26', '44', '30', '23', '13', '15', '14', '48', '19', '34', '47', '11', '46', '41', '35', '42', '18']","['33', '21', '22', '49', '31']","['40', None]","['39', '2']"
743,43 dispatched to CPU1,dispatch_cpu,43,CPU1,"['5', '8', '27', '50', '6', '12', '24', '37', '36', '32', '16', '20', '29', '45', '25', '17', '38', '28', '26', '44', '30', '23', '13', '15', '14', '48', '19', '34', '47', '11', '46', '41', '35', '42', '18']","['33', '21', '22', '49', '31']","['40', '43']","['39', '2']"
747,40 finished CPU → ready queue,cpu_to_ready,40,CPU0,"['5', '8', '27', '50', '6', '12', '24', '37', '36', '32', '16', '20', '29', '45', '25', '17', '38', '28', '26', '44', '30', '23', '13', '15', '14', '48', '19', '34', '47', '11', '46', '41', '35', '42', '18', '40']","['33', '21', '22', '49', '31']","[None, '43']","['39', '2']"
747,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['8', '27', '50', '6', '12', '24', '37', '36', '32', '16', '20', '29', '45', '25', '17', '38', '28', '26', '44', '30', '23', '13', '15', '14', '48', '19', '34', '47', '11', '46', '41', '35', '42', '18', '40']","['33', '21', '22', '49', '31']","['5', '43']","['39', '2']"
748,43 preempted (RR quantum expired),preempt_cpu,43,CPU1,"['8', '27', '50', '6', '12', '24', '37', '36', '32', '16', '20', '29', '45', '25', '17', '38', '28', '26', '44', '30', '23', '13', '15', '14', '48', '19', '34', '47', '11', '46', '41', '35', '42', '18', '40', '43']","['33', '21', '22', '49', '31']","['5', None]","['39', '2']"
748,2 finished I/O → ready queue,io_to_ready,2,IO1,"['8', '27', '50', '6', '12', '24', '37', '36', '32', '16', '20', '29', '45', '25', '17', '38', '28', '26', '44', '30', '23', '13', '15', '14', '48', '19', '34', '47', '11', '46', '41', '35', '42', '18', '40', '43', '2']","['33', '21', '22', '49', '31']","['5', None]","['39', None]"
748,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['27', '50', '6', '12', '24', '37', '36', '32', '16', '20', '29', '45', '25', '17', '38', '28', '26', '44', '30', '23', '13', '15', '14', '48', '19', '34', '47', '11', '46', '41', '35', '42', '18', '40', '43', '2']","['33', '21', '22', '49', '31']","['5', '8']","['39', None]"
748,33 dispatched to IO1,dispatch_io,33,IO1,"['27', '50', '6', '12', '24', '37', '36', '32', '16', '20', '29', '45', '25', '17', '38', '28', '26', '44', '30', '23', '13', '15', '14', '48', '19', '34', '47', '11', '46', '41', '35', '42', '18', '40', '43', '2']","['21', '22', '49', '31']","['5', '8']","['39', '33']"
750,8 finished CPU → ready queue,cpu_to_ready,8,CPU1,"['27', '50', '6', '12', '24', '37', '36', '32', '16', '20', '29', '45', '25', '17', '38', '28', '26', '44', '30', '23', '13', '15', '14', '48', '19', '34', '47', '11', '46', '41', '35', '42', '18', '40', '43', '2', '8']","['21', '22', '49', '31']","['5', None]","['39', '33']"
750,27 dispatched to CPU1,dispatch_cpu,27,CPU1,"['50', '6', '12', '24', '37', '36', '32', '16', '20', '29', '45', '25', '17', '38', '28', '26', '44', '30', '23', '13', '15', '14', '48', '19', '34', '47', '11', '46', '41', '35', '42', '18', '40', '43', '2', '8']","['21', '22', '49', '31']","['5', '27']","['39', '33']"
751,27 finished CPU → ready queue,cpu_to_ready,27,CPU1,"['50', '6', '12', '24', '37', '36', '32', '16', '20', '29', '45', '25', '17', '38', '28', '26', '44', '30', '23', '13', '15', '14', '48', '19', '34', '47', '11', '46', '41', '35', '42', '18', '40', '43', '2', '8', '27']","['21', '22', '49', '31']","['5', None]","['39', '33']"
751,50 dispatched to CPU1,dispatch_cpu,50,CPU1,"['6', '12', '24', '37', '36', '32', '16', '20', '29', '45', '25', '17', '38', '28', '26', '44', '30', '23', '13', '15', '14', '48', '19', '34', '47', '11', '46', '41', '35', '42', '18', '40', '43', '2', '8', '27']","['21', '22', '49', '31']","['5', '50']","['39', '33']"
752,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['6', '12', '24', '37', '36', '32', '16', '20', '29', '45', '25', '17', '38', '28', '26', '44', '30', '23', '13', '15', '14', '48', '19', '34', '47', '11', '46', '41', '35', '42', '18', '40', '43', '2', '8', '27', '5']","['21', '22', '49', '31']","[None, '50']","['39', '33']"
752,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['12', '24', '37', '36', '32', '16', '20', '29', '45', '25', '17', '38', '28', '26', '44', '30', '23', '13', '15', '14', '48', '19', '34', '47', '11', '46', '41', '35', '42', '18', '40', '43', '2', '8', '27', '5']","['21', '22', '49', '31']","['6', '50']","['39', '33']"
753,6 finished all bursts,finished,6,CPU0,"['12', '24', '37', '36', '32', '16', '20', '29', '45', '25', '17', '38', '28', '26', '44', '30', '23', '13', '15', '14', '48', '19', '34', '47', '11', '46', '41', '35', '42', '18', '40', '43', '2', '8', '27', '5']","['21', '22', '49', '31']","[None, '50']","['39', '33']"
753,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['24', '37', '36', '32', '16', '20', '29', '45', '25', '17', '38', '28', '26', '44', '30', '23', '13', '15', '14', '48', '19', '34', '47', '11', '46', '41', '35', '42', '18', '40', '43', '2', '8', '27', '5']","['21', '22', '49', '31']","['12', '50']","['39', '33']"
754,12 finished CPU → ready queue,cpu_to_ready,12,CPU0,"['24', '37', '36', '32', '16', '20', '29', '45', '25', '17', '38', '28', '26', '44', '30', '23', '13', '15', '14', '48', '19', '34', '47', '11', '46', '41', '35', '42', '18', '40', '43', '2', '8', '27', '5', '12']","['21', '22', '49', '31']","[None, '50']","['39', '33']"
754,39 finished I/O → ready queue,io_to_ready,39,IO0,"['24', '37', '36', '32', '16', '20', '29', '45', '25', '17', '38', '28', '26', '44', '30', '23', '13', '15', '14', '48', '19', '34', '47', '11', '46', '41', '35', '42', '18', '40', '43', '2', '8', '27', '5', '12', '39']","['21', '22', '49', '31']","[None, '50']","[None, '33']"
754,33 finished I/O → ready queue,io_to_ready,33,IO1,"['24', '37', '36', '32', '16', '20', '29', '45', '25', '17', '38', '28', '26', '44', '30', '23', '13', '15', '14', '48', '19', '34', '47', '11', '46', '41', '35', '42', '18', '40', '43', '2', '8', '27', '5', '12', '39', '33']","['21', '22', '49', '31']","[None, '50']","[None, None]"
754,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['37', '36', '32', '16', '20', '29', '45', '25', '17', '38', '28', '26', '44', '30', '23', '13', '15', '14', '48', '19', '34', '47', '11', '46', '41', '35', '42', '18', '40', '43', '2', '8', '27', '5', '12', '39', '33']","['21', '22', '49', '31']","['24', '50']","[None, None]"
754,21 dispatched to IO0,dispatch_io,21,IO0,"['37', '36', '32', '16', '20', '29', '45', '25', '17', '38', '28', '26', '44', '30', '23', '13', '15', '14', '48', '19', '34', '47', '11', '46', '41', '35', '42', '18', '40', '43', '2', '8', '27', '5', '12', '39', '33']","['22', '49', '31']","['24', '50']","['21', None]"
754,22 dispatched to IO1,dispatch_io,22,IO1,"['37', '36', '32', '16', '20', '29', '45', '25', '17', '38', '28', '26', '44', '30', '23', '13', '15', '14', '48', '19', '34', '47', '11', '46', '41', '35', '42', '18', '40', '43', '2', '8', '27', '5', '12', '39', '33']","['49', '31']","['24', '50']","['21', '22']"
756,50 preempted (RR quantum expired),preempt_cpu,50,CPU1,"['37', '36', '32', '16', '20', '29', '45', '25', '17', '38', '28', '26', '44', '30', '23', '13', '15', '14', '48', '19', '34', '47', '11', '46', '41', '35', '42', '18', '40', '43', '2', '8', '27', '5', '12', '39', '33', '50']","['49', '31']","['24', None]","['21', '22']"
756,37 dispatched to CPU1,dispatch_cpu,37,CPU1,"['36', '32', '16', '20', '29', '45', '25', '17', '38', '28', '26', '44', '30', '23', '13', '15', '14', '48', '19', '34', '47', '11', '46', '41', '35', '42', '18', '40', '43', '2', '8', '27', '5', '12', '39', '33', '50']","['49', '31']","['24', '37']","['21', '22']"
759,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,"['36', '32', '16', '20', '29', '45', '25', '17', '38', '28', '26', '44', '30', '23', '13', '15', '14', '48', '19', '34', '47', '11', '46', '41', '35', '42', '18', '40', '43', '2', '8', '27', '5', '12', '39', '33', '50', '24']","['49', '31']","[None, '37']","['21', '22']"
759,36 dispatched to CPU0,dispatch_cpu,36,CPU0,"['32', '16', '20', '29', '45', '25', '17', '38', '28', '26', '44', '30', '23', '13', '15', '14', '48', '19', '34', '47', '11', '46', '41', '35', '42', '18', '40', '43', '2', '8', '27', '5', '12', '39', '33', '50', '24']","['49', '31']","['36', '37']","['21', '22']"
760,36 finished CPU → ready queue,cpu_to_ready,36,CPU0,"['32', '16', '20', '29', '45', '25', '17', '38', '28', '26', '44', '30', '23', '13', '15', '14', '48', '19', '34', '47', '11', '46', '41', '35', '42', '18', '40', '43', '2', '8', '27', '5', '12', '39', '33', '50', '24', '36']","['49', '31']","[None, '37']","['21', '22']"
760,32 dispatched to CPU0,dispatch_cpu,32,CPU0,"['16', '20', '29', '45', '25', '17', '38', '28', '26', '44', '30', '23', '13', '15', '14', '48', '19', '34', '47', '11', '46', '41', '35', '42', '18', '40', '43', '2', '8', '27', '5', '12', '39', '33', '50', '24', '36']","['49', '31']","['32', '37']","['21', '22']"
761,37 preempted (RR quantum expired),preempt_cpu,37,CPU1,"['16', '20', '29', '45', '25', '17', '38', '28', '26', '44', '30', '23', '13', '15', '14', '48', '19', '34', '47', '11', '46', '41', '35', '42', '18', '40', '43', '2', '8', '27', '5', '12', '39', '33', '50', '24', '36', '37']","['49', '31']","['32', None]","['21', '22']"
761,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['20', '29', '45', '25', '17', '38', '28', '26', '44', '30', '23', '13', '15', '14', '48', '19', '34', '47', '11', '46', '41', '35', '42', '18', '40', '43', '2', '8', '27', '5', '12', '39', '33', '50', '24', '36', '37']","['49', '31']","['32', '16']","['21', '22']"
764,21 finished I/O → ready queue,io_to_ready,21,IO0,"['20', '29', '45', '25', '17', '38', '28', '26', '44', '30', '23', '13', '15', '14', '48', '19', '34', '47', '11', '46', '41', '35', '42', '18', '40', '43', '2', '8', '27', '5', '12', '39', '33', '50', '24', '36', '37', '21']","['49', '31']","['32', '16']","[None, '22']"
764,49 dispatched to IO0,dispatch_io,49,IO0,"['20', '29', '45', '25', '17', '38', '28', '26', '44', '30', '23', '13', '15', '14', '48', '19', '34', '47', '11', '46', '41', '35', '42', '18', '40', '43', '2', '8', '27', '5', '12', '39', '33', '50', '24', '36', '37', '21']",['31'],"['32', '16']","['49', '22']"
765,32 preempted (RR quantum expired),preempt_cpu,32,CPU0,"['20', '29', '45', '25', '17', '38', '28', '26', '44', '30', '23', '13', '15', '14', '48', '19', '34', '47', '11', '46', '41', '35', '42', '18', '40', '43', '2', '8', '27', '5', '12', '39', '33', '50', '24', '36', '37', '21', '32']",['31'],"[None, '16']","['49', '22']"
765,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['29', '45', '25', '17', '38', '28', '26', '44', '30', '23', '13', '15', '14', '48', '19', '34', '47', '11', '46', '41', '35', '42', '18', '40', '43', '2', '8', '27', '5', '12', '39', '33', '50', '24', '36', '37', '21', '32']",['31'],"['20', '16']","['49', '22']"
766,16 preempted (RR quantum expired),preempt_cpu,16,CPU1,"['29', '45', '25', '17', '38', '28', '26', '44', '30', '23', '13', '15', '14', '48', '19', '34', '47', '11', '46', '41', '35', '42', '18', '40', '43', '2', '8', '27', '5', '12', '39', '33', '50', '24', '36', '37', '21', '32', '16']",['31'],"['20', None]","['49', '22']"
766,49 finished I/O → ready queue,io_to_ready,49,IO0,"['29', '45', '25', '17', '38', '28', '26', '44', '30', '23', '13', '15', '14', '48', '19', '34', '47', '11', '46', '41', '35', '42', '18', '40', '43', '2', '8', '27', '5', '12', '39', '33', '50', '24', '36', '37', '21', '32', '16', '49']",['31'],"['20', None]","[None, '22']"
766,29 dispatched to CPU1,dispatch_cpu,29,CPU1,"['45', '25', '17', '38', '28', '26', '44', '30', '23', '13', '15', '14', '48', '19', '34', '47', '11', '46', '41', '35', '42', '18', '40', '43', '2', '8', '27', '5', '12', '39', '33', '50', '24', '36', '37', '21', '32', '16', '49']",['31'],"['20', '29']","[None, '22']"
766,31 dispatched to IO0,dispatch_io,31,IO0,"['45', '25', '17', '38', '28', '26', '44', '30', '23', '13', '15', '14', '48', '19', '34', '47', '11', '46', '41', '35', '42', '18', '40', '43', '2', '8', '27', '5', '12', '39', '33', '50', '24', '36', '37', '21', '32', '16', '49']",[],"['20', '29']","['31', '22']"
770,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,"['45', '25', '17', '38', '28', '26', '44', '30', '23', '13', '15', '14', '48', '19', '34', '47', '11', '46', '41', '35', '42', '18', '40', '43', '2', '8', '27', '5', '12', '39', '33', '50', '24', '36', '37', '21', '32', '16', '49', '20']",[],"[None, '29']","['31', '22']"
770,45 dispatched to CPU0,dispatch_cpu,45,CPU0,"['25', '17', '38', '28', '26', '44', '30', '23', '13', '15', '14', '48', '19', '34', '47', '11', '46', '41', '35', '42', '18', '40', '43', '2', '8', '27', '5', '12', '39', '33', '50', '24', '36', '37', '21', '32', '16', '49', '20']",[],"['45', '29']","['31', '22']"
771,29 finished CPU → wait queue,cpu_to_io,29,CPU1,"['25', '17', '38', '28', '26', '44', '30', '23', '13', '15', '14', '48', '19', '34', '47', '11', '46', '41', '35', '42', '18', '40', '43', '2', '8', '27', '5', '12', '39', '33', '50', '24', '36', '37', '21', '32', '16', '49', '20']",['29'],"['45', None]","['31', '22']"
771,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['17', '38', '28', '26', '44', '30', '23', '13', '15', '14', '48', '19', '34', '47', '11', '46', '41', '35', '42', '18', '40', '43', '2', '8', '27', '5', '12', '39', '33', '50', '24', '36', '37', '21', '32', '16', '49', '20']",['29'],"['45', '25']","['31', '22']"
774,45 finished CPU → ready queue,cpu_to_ready,45,CPU0,"['17', '38', '28', '26', '44', '30', '23', '13', '15', '14', '48', '19', '34', '47', '11', '46', '41', '35', '42', '18', '40', '43', '2', '8', '27', '5', '12', '39', '33', '50', '24', '36', '37', '21', '32', '16', '49', '20', '45']",['29'],"[None, '25']","['31', '22']"
774,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['38', '28', '26', '44', '30', '23', '13', '15', '14', '48', '19', '34', '47', '11', '46', '41', '35', '42', '18', '40', '43', '2', '8', '27', '5', '12', '39', '33', '50', '24', '36', '37', '21', '32', '16', '49', '20', '45']",['29'],"['17', '25']","['31', '22']"
775,17 finished CPU → ready queue,cpu_to_ready,17,CPU0,"['38', '28', '26', '44', '30', '23', '13', '15', '14', '48', '19', '34', '47', '11', '46', '41', '35', '42', '18', '40', '43', '2', '8', '27', '5', '12', '39', '33', '50', '24', '36', '37', '21', '32', '16', '49', '20', '45', '17']",['29'],"[None, '25']","['31', '22']"
775,38 dispatched to CPU0,dispatch_cpu,38,CPU0,"['28', '26', '44', '30', '23', '13', '15', '14', '48', '19', '34', '47', '11', '46', '41', '35', '42', '18', '40', '43', '2', '8', '27', '5', '12', '39', '33', '50', '24', '36', '37', '21', '32', '16', '49', '20', '45', '17']",['29'],"['38', '25']","['31', '22']"
776,25 finished CPU → ready queue,cpu_to_ready,25,CPU1,"['28', '26', '44', '30', '23', '13', '15', '14', '48', '19', '34', '47', '11', '46', '41', '35', '42', '18', '40', '43', '2', '8', '27', '5', '12', '39', '33', '50', '24', '36', '37', '21', '32', '16', '49', '20', '45', '17', '25']",['29'],"['38', None]","['31', '22']"
776,28 dispatched to CPU1,dispatch_cpu,28,CPU1,"['26', '44', '30', '23', '13', '15', '14', '48', '19', '34', '47', '11', '46', '41', '35', '42', '18', '40', '43', '2', '8', '27', '5', '12', '39', '33', '50', '24', '36', '37', '21', '32', '16', '49', '20', '45', '17', '25']",['29'],"['38', '28']","['31', '22']"
777,22 finished I/O → ready queue,io_to_ready,22,IO1,"['26', '44', '30', '23', '13', '15', '14', '48', '19', '34', '47', '11', '46', '41', '35', '42', '18', '40', '43', '2', '8', '27', '5', '12', '39', '33', '50', '24', '36', '37', '21', '32', '16', '49', '20', '45', '17', '25', '22']",['29'],"['38', '28']","['31', None]"
777,29 dispatched to IO1,dispatch_io,29,IO1,"['26', '44', '30', '23', '13', '15', '14', '48', '19', '34', '47', '11', '46', '41', '35', '42', '18', '40', '43', '2', '8', '27', '5', '12', '39', '33', '50', '24', '36', '37', '21', '32', '16', '49', '20', '45', '17', '25', '22']",[],"['38', '28']","['31', '29']"
778,28 finished CPU → wait queue,cpu_to_io,28,CPU1,"['26', '44', '30', '23', '13', '15', '14', '48', '19', '34', '47', '11', '46', '41', '35', '42', '18', '40', '43', '2', '8', '27', '5', '12', '39', '33', '50', '24', '36', '37', '21', '32', '16', '49', '20', '45', '17', '25', '22']",['28'],"['38', None]","['31', '29']"
778,26 dispatched to CPU1,dispatch_cpu,26,CPU1,"['44', '30', '23', '13', '15', '14', '48', '19', '34', '47', '11', '46', '41', '35', '42', '18', '40', '43', '2', '8', '27', '5', '12', '39', '33', '50', '24', '36', '37', '21', '32', '16', '49', '20', '45', '17', '25', '22']",['28'],"['38', '26']","['31', '29']"
780,38 preempted (RR quantum expired),preempt_cpu,38,CPU0,"['44', '30', '23', '13', '15', '14', '48', '19', '34', '47', '11', '46', '41', '35', '42', '18', '40', '43', '2', '8', '27', '5', '12', '39', '33', '50', '24', '36', '37', '21', '32', '16', '49', '20', '45', '17', '25', '22', '38']",['28'],"[None, '26']","['31', '29']"
780,44 dispatched to CPU0,dispatch_cpu,44,CPU0,"['30', '23', '13', '15', '14', '48', '19', '34', '47', '11', '46', '41', '35', '42', '18', '40', '43', '2', '8', '27', '5', '12', '39', '33', '50', '24', '36', '37', '21', '32', '16', '49', '20', '45', '17', '25', '22', '38']",['28'],"['44', '26']","['31', '29']"
782,26 finished CPU → wait queue,cpu_to_io,26,CPU1,"['30', '23', '13', '15', '14', '48', '19', '34', '47', '11', '46', '41', '35', '42', '18', '40', '43', '2', '8', '27', '5', '12', '39', '33', '50', '24', '36', '37', '21', '32', '16', '49', '20', '45', '17', '25', '22', '38']","['28', '26']","['44', None]","['31', '29']"
782,30 dispatched to CPU1,dispatch_cpu,30,CPU1,"['23', '13', '15', '14', '48', '19', '34', '47', '11', '46', '41', '35', '42', '18', '40', '43', '2', '8', '27', '5', '12', '39', '33', '50', '24', '36', '37', '21', '32', '16', '49', '20', '45', '17', '25', '22', '38']","['28', '26']","['44', '30']","['31', '29']"
785,44 preempted (RR quantum expired),preempt_cpu,44,CPU0,"['23', '13', '15', '14', '48', '19', '34', '47', '11', '46', '41', '35', '42', '18', '40', '43', '2', '8', '27', '5', '12', '39', '33', '50', '24', '36', '37', '21', '32', '16', '49', '20', '45', '17', '25', '22', '38', '44']","['28', '26']","[None, '30']","['31', '29']"
785,30 finished CPU → wait queue,cpu_to_io,30,CPU1,"['23', '13', '15', '14', '48', '19', '34', '47', '11', '46', '41', '35', '42', '18', '40', '43', '2', '8', '27', '5', '12', '39', '33', '50', '24', '36', '37', '21', '32', '16', '49', '20', '45', '17', '25', '22', '38', '44']","['28', '26', '30']","[None, None]","['31', '29']"
785,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['13', '15', '14', '48', '19', '34', '47', '11', '46', '41', '35', '42', '18', '40', '43', '2', '8', '27', '5', '12', '39', '33', '50', '24', '36', '37', '21', '32', '16', '49', '20', '45', '17', '25', '22', '38', '44']","['28', '26', '30']","['23', None]","['31', '29']"
785,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['15', '14', '48', '19', '34', '47', '11', '46', '41', '35', '42', '18', '40', '43', '2', '8', '27', '5', '12', '39', '33', '50', '24', '36', '37', '21', '32', '16', '49', '20', '45', '17', '25', '22', '38', '44']","['28', '26', '30']","['23', '13']","['31', '29']"
789,13 finished CPU → wait queue,cpu_to_io,13,CPU1,"['15', '14', '48', '19', '34', '47', '11', '46', '41', '35', '42', '18', '40', '43', '2', '8', '27', '5', '12', '39', '33', '50', '24', '36', '37', '21', '32', '16', '49', '20', '45', '17', '25', '22', '38', '44']","['28', '26', '30', '13']","['23', None]","['31', '29']"
789,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['14', '48', '19', '34', '47', '11', '46', '41', '35', '42', '18', '40', '43', '2', '8', '27', '5', '12', '39', '33', '50', '24', '36', '37', '21', '32', '16', '49', '20', '45', '17', '25', '22', '38', '44']","['28', '26', '30', '13']","['23', '15']","['31', '29']"
790,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,"['14', '48', '19', '34', '47', '11', '46', '41', '35', '42', '18', '40', '43', '2', '8', '27', '5', '12', '39', '33', '50', '24', '36', '37', '21', '32', '16', '49', '20', '45', '17', '25', '22', '38', '44', '23']","['28', '26', '30', '13']","[None, '15']","['31', '29']"
790,29 finished I/O → ready queue,io_to_ready,29,IO1,"['14', '48', '19', '34', '47', '11', '46', '41', '35', '42', '18', '40', '43', '2', '8', '27', '5', '12', '39', '33', '50', '24', '36', '37', '21', '32', '16', '49', '20', '45', '17', '25', '22', '38', '44', '23', '29']","['28', '26', '30', '13']","[None, '15']","['31', None]"
790,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['48', '19', '34', '47', '11', '46', '41', '35', '42', '18', '40', '43', '2', '8', '27', '5', '12', '39', '33', '50', '24', '36', '37', '21', '32', '16', '49', '20', '45', '17', '25', '22', '38', '44', '23', '29']","['28', '26', '30', '13']","['14', '15']","['31', None]"
790,28 dispatched to IO1,dispatch_io,28,IO1,"['48', '19', '34', '47', '11', '46', '41', '35', '42', '18', '40', '43', '2', '8', '27', '5', '12', '39', '33', '50', '24', '36', '37', '21', '32', '16', '49', '20', '45', '17', '25', '22', '38', '44', '23', '29']","['26', '30', '13']","['14', '15']","['31', '28']"
792,31 finished I/O → ready queue,io_to_ready,31,IO0,"['48', '19', '34', '47', '11', '46', '41', '35', '42', '18', '40', '43', '2', '8', '27', '5', '12', '39', '33', '50', '24', '36', '37', '21', '32', '16', '49', '20', '45', '17', '25', '22', '38', '44', '23', '29', '31']","['26', '30', '13']","['14', '15']","[None, '28']"
792,26 dispatched to IO0,dispatch_io,26,IO0,"['48', '19', '34', '47', '11', '46', '41', '35', '42', '18', '40', '43', '2', '8', '27', '5', '12', '39', '33', '50', '24', '36', '37', '21', '32', '16', '49', '20', '45', '17', '25', '22', '38', '44', '23', '29', '31']","['30', '13']","['14', '15']","['26', '28']"
794,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,"['48', '19', '34', '47', '11', '46', '41', '35', '42', '18', '40', '43', '2', '8', '27', '5', '12', '39', '33', '50', '24', '36', '37', '21', '32', '16', '49', '20', '45', '17', '25', '22', '38', '44', '23', '29', '31', '15']","['30', '13']","['14', None]","['26', '28']"
794,48 dispatched to CPU1,dispatch_cpu,48,CPU1,"['19', '34', '47', '11', '46', '41', '35', '42', '18', '40', '43', '2', '8', '27', '5', '12', '39', '33', '50', '24', '36', '37', '21', '32', '16', '49', '20', '45', '17', '25', '22', '38', '44', '23', '29', '31', '15']","['30', '13']","['14', '48']","['26', '28']"
795,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,"['19', '34', '47', '11', '46', '41', '35', '42', '18', '40', '43', '2', '8', '27', '5', '12', '39', '33', '50', '24', '36', '37', '21', '32', '16', '49', '20', '45', '17', '25', '22', '38', '44', '23', '29', '31', '15', '14']","['30', '13']","[None, '48']","['26', '28']"
795,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['34', '47', '11', '46', '41', '35', '42', '18', '40', '43', '2', '8', '27', '5', '12', '39', '33', '50', '24', '36', '37', '21', '32', '16', '49', '20', '45', '17', '25', '22', '38', '44', '23', '29', '31', '15', '14']","['30', '13']","['19', '48']","['26', '28']"
799,48 preempted (RR quantum expired),preempt_cpu,48,CPU1,"['34', '47', '11', '46', '41', '35', '42', '18', '40', '43', '2', '8', '27', '5', '12', '39', '33', '50', '24', '36', '37', '21', '32', '16', '49', '20', '45', '17', '25', '22', '38', '44', '23', '29', '31', '15', '14', '48']","['30', '13']","['19', None]","['26', '28']"
799,34 dispatched to CPU1,dispatch_cpu,34,CPU1,"['47', '11', '46', '41', '35', '42', '18', '40', '43', '2', '8', '27', '5', '12', '39', '33', '50', '24', '36', '37', '21', '32', '16', '49', '20', '45', '17', '25', '22', '38', '44', '23', '29', '31', '15', '14', '48']","['30', '13']","['19', '34']","['26', '28']"
800,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,"['47', '11', '46', '41', '35', '42', '18', '40', '43', '2', '8', '27', '5', '12', '39', '33', '50', '24', '36', '37', '21', '32', '16', '49', '20', '45', '17', '25', '22', '38', '44', '23', '29', '31', '15', '14', '48', '19']","['30', '13']","[None, '34']","['26', '28']"
800,34 finished CPU → wait queue,cpu_to_io,34,CPU1,"['47', '11', '46', '41', '35', '42', '18', '40', '43', '2', '8', '27', '5', '12', '39', '33', '50', '24', '36', '37', '21', '32', '16', '49', '20', '45', '17', '25', '22', '38', '44', '23', '29', '31', '15', '14', '48', '19']","['30', '13', '34']","[None, None]","['26', '28']"
800,47 dispatched to CPU0,dispatch_cpu,47,CPU0,"['11', '46', '41', '35', '42', '18', '40', '43', '2', '8', '27', '5', '12', '39', '33', '50', '24', '36', '37', '21', '32', '16', '49', '20', '45', '17', '25', '22', '38', '44', '23', '29', '31', '15', '14', '48', '19']","['30', '13', '34']","['47', None]","['26', '28']"
800,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['46', '41', '35', '42', '18', '40', '43', '2', '8', '27', '5', '12', '39', '33', '50', '24', '36', '37', '21', '32', '16', '49', '20', '45', '17', '25', '22', '38', '44', '23', '29', '31', '15', '14', '48', '19']","['30', '13', '34']","['47', '11']","['26', '28']"
804,26 finished I/O → ready queue,io_to_ready,26,IO0,"['46', '41', '35', '42', '18', '40', '43', '2', '8', '27', '5', '12', '39', '33', '50', '24', '36', '37', '21', '32', '16', '49', '20', '45', '17', '25', '22', '38', '44', '23', '29', '31', '15', '14', '48', '19', '26']","['30', '13', '34']","['47', '11']","[None, '28']"
804,30 dispatched to IO0,dispatch_io,30,IO0,"['46', '41', '35', '42', '18', '40', '43', '2', '8', '27', '5', '12', '39', '33', '50', '24', '36', '37', '21', '32', '16', '49', '20', '45', '17', '25', '22', '38', '44', '23', '29', '31', '15', '14', '48', '19', '26']","['13', '34']","['47', '11']","['30', '28']"
805,47 finished CPU → wait queue,cpu_to_io,47,CPU0,"['46', '41', '35', '42', '18', '40', '43', '2', '8', '27', '5', '12', '39', '33', '50', '24', '36', '37', '21', '32', '16', '49', '20', '45', '17', '25', '22', '38', '44', '23', '29', '31', '15', '14', '48', '19', '26']","['13', '34', '47']","[None, '11']","['30', '28']"
805,11 preempted (RR quantum expired),preempt_cpu,11,CPU1,"['46', '41', '35', '42', '18', '40', '43', '2', '8', '27', '5', '12', '39', '33', '50', '24', '36', '37', '21', '32', '16', '49', '20', '45', '17', '25', '22', '38', '44', '23', '29', '31', '15', '14', '48', '19', '26', '11']","['13', '34', '47']","[None, None]","['30', '28']"
805,46 dispatched to CPU0,dispatch_cpu,46,CPU0,"['41', '35', '42', '18', '40', '43', '2', '8', '27', '5', '12', '39', '33', '50', '24', '36', '37', '21', '32', '16', '49', '20', '45', '17', '25', '22', '38', '44', '23', '29', '31', '15', '14', '48', '19', '26', '11']","['13', '34', '47']","['46', None]","['30', '28']"
805,41 dispatched to CPU1,dispatch_cpu,41,CPU1,"['35', '42', '18', '40', '43', '2', '8', '27', '5', '12', '39', '33', '50', '24', '36', '37', '21', '32', '16', '49', '20', '45', '17', '25', '22', '38', '44', '23', '29', '31', '15', '14', '48', '19', '26', '11']","['13', '34', '47']","['46', '41']","['30', '28']"
810,46 preempted (RR quantum expired),preempt_cpu,46,CPU0,"['35', '42', '18', '40', '43', '2', '8', '27', '5', '12', '39', '33', '50', '24', '36', '37', '21', '32', '16', '49', '20', '45', '17', '25', '22', '38', '44', '23', '29', '31', '15', '14', '48', '19', '26', '11', '46']","['13', '34', '47']","[None, '41']","['30', '28']"
810,41 preempted (RR quantum expired),preempt_cpu,41,CPU1,"['35', '42', '18', '40', '43', '2', '8', '27', '5', '12', '39', '33', '50', '24', '36', '37', '21', '32', '16', '49', '20', '45', '17', '25', '22', '38', '44', '23', '29', '31', '15', '14', '48', '19', '26', '11', '46', '41']","['13', '34', '47']","[None, None]","['30', '28']"
810,35 dispatched to CPU0,dispatch_cpu,35,CPU0,"['42', '18', '40', '43', '2', '8', '27', '5', '12', '39', '33', '50', '24', '36', '37', '21', '32', '16', '49', '20', '45', '17', '25', '22', '38', '44', '23', '29', '31', '15', '14', '48', '19', '26', '11', '46', '41']","['13', '34', '47']","['35', None]","['30', '28']"
810,42 dispatched to CPU1,dispatch_cpu,42,CPU1,"['18', '40', '43', '2', '8', '27', '5', '12', '39', '33', '50', '24', '36', '37', '21', '32', '16', '49', '20', '45', '17', '25', '22', '38', '44', '23', '29', '31', '15', '14', '48', '19', '26', '11', '46', '41']","['13', '34', '47']","['35', '42']","['30', '28']"
811,42 finished CPU → ready queue,cpu_to_ready,42,CPU1,"['18', '40', '43', '2', '8', '27', '5', '12', '39', '33', '50', '24', '36', '37', '21', '32', '16', '49', '20', '45', '17', '25', '22', '38', '44', '23', '29', '31', '15', '14', '48', '19', '26', '11', '46', '41', '42']","['13', '34', '47']","['35', None]","['30', '28']"
811,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['40', '43', '2', '8', '27', '5', '12', '39', '33', '50', '24', '36', '37', '21', '32', '16', '49', '20', '45', '17', '25', '22', '38', '44', '23', '29', '31', '15', '14', '48', '19', '26', '11', '46', '41', '42']","['13', '34', '47']","['35', '18']","['30', '28']"
812,35 finished CPU → wait queue,cpu_to_io,35,CPU0,"['40', '43', '2', '8', '27', '5', '12', '39', '33', '50', '24', '36', '37', '21', '32', '16', '49', '20', '45', '17', '25', '22', '38', '44', '23', '29', '31', '15', '14', '48', '19', '26', '11', '46', '41', '42']","['13', '34', '47', '35']","[None, '18']","['30', '28']"
812,40 dispatched to CPU0,dispatch_cpu,40,CPU0,"['43', '2', '8', '27', '5', '12', '39', '33', '50', '24', '36', '37', '21', '32', '16', '49', '20', '45', '17', '25', '22', '38', '44', '23', '29', '31', '15', '14', '48', '19', '26', '11', '46', '41', '42']","['13', '34', '47', '35']","['40', '18']","['30', '28']"
815,28 finished I/O → ready queue,io_to_ready,28,IO1,"['43', '2', '8', '27', '5', '12', '39', '33', '50', '24', '36', '37', '21', '32', '16', '49', '20', '45', '17', '25', '22', '38', '44', '23', '29', '31', '15', '14', '48', '19', '26', '11', '46', '41', '42', '28']","['13', '34', '47', '35']","['40', '18']","['30', None]"
815,13 dispatched to IO1,dispatch_io,13,IO1,"['43', '2', '8', '27', '5', '12', '39', '33', '50', '24', '36', '37', '21', '32', '16', '49', '20', '45', '17', '25', '22', '38', '44', '23', '29', '31', '15', '14', '48', '19', '26', '11', '46', '41', '42', '28']","['34', '47', '35']","['40', '18']","['30', '13']"
816,18 preempted (RR quantum expired),preempt_cpu,18,CPU1,"['43', '2', '8', '27', '5', '12', '39', '33', '50', '24', '36', '37', '21', '32', '16', '49', '20', '45', '17', '25', '22', '38', '44', '23', '29', '31', '15', '14', '48', '19', '26', '11', '46', '41', '42', '28', '18']","['34', '47', '35']","['40', None]","['30', '13']"
816,30 finished I/O → ready queue,io_to_ready,30,IO0,"['43', '2', '8', '27', '5', '12', '39', '33', '50', '24', '36', '37', '21', '32', '16', '49', '20', '45', '17', '25', '22', '38', '44', '23', '29', '31', '15', '14', '48', '19', '26', '11', '46', '41', '42', '28', '18', '30']","['34', '47', '35']","['40', None]","[None, '13']"
816,43 dispatched to CPU1,dispatch_cpu,43,CPU1,"['2', '8', '27', '5', '12', '39', '33', '50', '24', '36', '37', '21', '32', '16', '49', '20', '45', '17', '25', '22', '38', '44', '23', '29', '31', '15', '14', '48', '19', '26', '11', '46', '41', '42', '28', '18', '30']","['34', '47', '35']","['40', '43']","[None, '13']"
816,34 dispatched to IO0,dispatch_io,34,IO0,"['2', '8', '27', '5', '12', '39', '33', '50', '24', '36', '37', '21', '32', '16', '49', '20', '45', '17', '25', '22', '38', '44', '23', '29', '31', '15', '14', '48', '19', '26', '11', '46', '41', '42', '28', '18', '30']","['47', '35']","['40', '43']","['34', '13']"
817,40 preempted (RR quantum expired),preempt_cpu,40,CPU0,"['2', '8', '27', '5', '12', '39', '33', '50', '24', '36', '37', '21', '32', '16', '49', '20', '45', '17', '25', '22', '38', '44', '23', '29', '31', '15', '14', '48', '19', '26', '11', '46', '41', '42', '28', '18', '30', '40']","['47', '35']","[None, '43']","['34', '13']"
817,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['8', '27', '5', '12', '39', '33', '50', '24', '36', '37', '21', '32', '16', '49', '20', '45', '17', '25', '22', '38', '44', '23', '29', '31', '15', '14', '48', '19', '26', '11', '46', '41', '42', '28', '18', '30', '40']","['47', '35']","['2', '43']","['34', '13']"
819,34 finished I/O → ready queue,io_to_ready,34,IO0,"['8', '27', '5', '12', '39', '33', '50', '24', '36', '37', '21', '32', '16', '49', '20', '45', '17', '25', '22', '38', '44', '23', '29', '31', '15', '14', '48', '19', '26', '11', '46', '41', '42', '28', '18', '30', '40', '34']","['47', '35']","['2', '43']","[None, '13']"
819,47 dispatched to IO0,dispatch_io,47,IO0,"['8', '27', '5', '12', '39', '33', '50', '24', '36', '37', '21', '32', '16', '49', '20', '45', '17', '25', '22', '38', '44', '23', '29', '31', '15', '14', '48', '19', '26', '11', '46', '41', '42', '28', '18', '30', '40', '34']",['35'],"['2', '43']","['47', '13']"
821,2 finished all bursts,finished,2,CPU0,"['8', '27', '5', '12', '39', '33', '50', '24', '36', '37', '21', '32', '16', '49', '20', '45', '17', '25', '22', '38', '44', '23', '29', '31', '15', '14', '48', '19', '26', '11', '46', '41', '42', '28', '18', '30', '40', '34']",['35'],"[None, '43']","['47', '13']"
821,43 preempted (RR quantum expired),preempt_cpu,43,CPU1,"['8', '27', '5', '12', '39', '33', '50', '24', '36', '37', '21', '32', '16', '49', '20', '45', '17', '25', '22', '38', '44', '23', '29', '31', '15', '14', '48', '19', '26', '11', '46', '41', '42', '28', '18', '30', '40', '34', '43']",['35'],"[None, None]","['47', '13']"
821,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['27', '5', '12', '39', '33', '50', '24', '36', '37', '21', '32', '16', '49', '20', '45', '17', '25', '22', '38', '44', '23', '29', '31', '15', '14', '48', '19', '26', '11', '46', '41', '42', '28', '18', '30', '40', '34', '43']",['35'],"['8', None]","['47', '13']"
821,27 dispatched to CPU1,dispatch_cpu,27,CPU1,"['5', '12', '39', '33', '50', '24', '36', '37', '21', '32', '16', '49', '20', '45', '17', '25', '22', '38', '44', '23', '29', '31', '15', '14', '48', '19', '26', '11', '46', '41', '42', '28', '18', '30', '40', '34', '43']",['35'],"['8', '27']","['47', '13']"
825,8 finished CPU → ready queue,cpu_to_ready,8,CPU0,"['5', '12', '39', '33', '50', '24', '36', '37', '21', '32', '16', '49', '20', '45', '17', '25', '22', '38', '44', '23', '29', '31', '15', '14', '48', '19', '26', '11', '46', '41', '42', '28', '18', '30', '40', '34', '43', '8']",['35'],"[None, '27']","['47', '13']"
825,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['12', '39', '33', '50', '24', '36', '37', '21', '32', '16', '49', '20', '45', '17', '25', '22', '38', '44', '23', '29', '31', '15', '14', '48', '19', '26', '11', '46', '41', '42', '28', '18', '30', '40', '34', '43', '8']",['35'],"['5', '27']","['47', '13']"
826,27 preempted (RR quantum expired),preempt_cpu,27,CPU1,"['12', '39', '33', '50', '24', '36', '37', '21', '32', '16', '49', '20', '45', '17', '25', '22', '38', '44', '23', '29', '31', '15', '14', '48', '19', '26', '11', '46', '41', '42', '28', '18', '30', '40', '34', '43', '8', '27']",['35'],"['5', None]","['47', '13']"
826,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['39', '33', '50', '24', '36', '37', '21', '32', '16', '49', '20', '45', '17', '25', '22', '38', '44', '23', '29', '31', '15', '14', '48', '19', '26', '11', '46', '41', '42', '28', '18', '30', '40', '34', '43', '8', '27']",['35'],"['5', '12']","['47', '13']"
830,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['39', '33', '50', '24', '36', '37', '21', '32', '16', '49', '20', '45', '17', '25', '22', '38', '44', '23', '29', '31', '15', '14', '48', '19', '26', '11', '46', '41', '42', '28', '18', '30', '40', '34', '43', '8', '27', '5']",['35'],"[None, '12']","['47', '13']"
830,39 dispatched to CPU0,dispatch_cpu,39,CPU0,"['33', '50', '24', '36', '37', '21', '32', '16', '49', '20', '45', '17', '25', '22', '38', '44', '23', '29', '31', '15', '14', '48', '19', '26', '11', '46', '41', '42', '28', '18', '30', '40', '34', '43', '8', '27', '5']",['35'],"['39', '12']","['47', '13']"
831,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['33', '50', '24', '36', '37', '21', '32', '16', '49', '20', '45', '17', '25', '22', '38', '44', '23', '29', '31', '15', '14', '48', '19', '26', '11', '46', '41', '42', '28', '18', '30', '40', '34', '43', '8', '27', '5', '12']",['35'],"['39', None]","['47', '13']"
831,33 dispatched to CPU1,dispatch_cpu,33,CPU1,"['50', '24', '36', '37', '21', '32', '16', '49', '20', '45', '17', '25', '22', '38', '44', '23', '29', '31', '15', '14', '48', '19', '26', '11', '46', '41', '42', '28', '18', '30', '40', '34', '43', '8', '27', '5', '12']",['35'],"['39', '33']","['47', '13']"
833,13 finished I/O → ready queue,io_to_ready,13,IO1,"['50', '24', '36', '37', '21', '32', '16', '49', '20', '45', '17', '25', '22', '38', '44', '23', '29', '31', '15', '14', '48', '19', '26', '11', '46', '41', '42', '28', '18', '30', '40', '34', '43', '8', '27', '5', '12', '13']",['35'],"['39', '33']","['47', None]"
833,35 dispatched to IO1,dispatch_io,35,IO1,"['50', '24', '36', '37', '21', '32', '16', '49', '20', '45', '17', '25', '22', '38', '44', '23', '29', '31', '15', '14', '48', '19', '26', '11', '46', '41', '42', '28', '18', '30', '40', '34', '43', '8', '27', '5', '12', '13']",[],"['39', '33']","['47', '35']"
834,39 finished CPU → wait queue,cpu_to_io,39,CPU0,"['50', '24', '36', '37', '21', '32', '16', '49', '20', '45', '17', '25', '22', '38', '44', '23', '29', '31', '15', '14', '48', '19', '26', '11', '46', '41', '42', '28', '18', '30', '40', '34', '43', '8', '27', '5', '12', '13']",['39'],"[None, '33']","['47', '35']"
834,33 finished all bursts,finished,33,CPU1,"['50', '24', '36', '37', '21', '32', '16', '49', '20', '45', '17', '25', '22', '38', '44', '23', '29', '31', '15', '14', '48', '19', '26', '11', '46', '41', '42', '28', '18', '30', '40', '34', '43', '8', '27', '5', '12', '13']",['39'],"[None, None]","['47', '35']"
834,50 dispatched to CPU0,dispatch_cpu,50,CPU0,"['24', '36', '37', '21', '32', '16', '49', '20', '45', '17', '25', '22', '38', '44', '23', '29', '31', '15', '14', '48', '19', '26', '11', '46', '41', '42', '28', '18', '30', '40', '34', '43', '8', '27', '5', '12', '13']",['39'],"['50', None]","['47', '35']"
834,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['36', '37', '21', '32', '16', '49', '20', '45', '17', '25', '22', '38', '44', '23', '29', '31', '15', '14', '48', '19', '26', '11', '46', '41', '42', '28', '18', '30', '40', '34', '43', '8', '27', '5', '12', '13']",['39'],"['50', '24']","['47', '35']"
836,24 finished all bursts,finished,24,CPU1,"['36', '37', '21', '32', '16', '49', '20', '45', '17', '25', '22', '38', '44', '23', '29', '31', '15', '14', '48', '19', '26', '11', '46', '41', '42', '28', '18', '30', '40', '34', '43', '8', '27', '5', '12', '13']",['39'],"['50', None]","['47', '35']"
836,36 dispatched to CPU1,dispatch_cpu,36,CPU1,"['37', '21', '32', '16', '49', '20', '45', '17', '25', '22', '38', '44', '23', '29', '31', '15', '14', '48', '19', '26', '11', '46', '41', '42', '28', '18', '30', '40', '34', '43', '8', '27', '5', '12', '13']",['39'],"['50', '36']","['47', '35']"
838,50 finished CPU → wait queue,cpu_to_io,50,CPU0,"['37', '21', '32', '16', '49', '20', '45', '17', '25', '22', '38', '44', '23', '29', '31', '15', '14', '48', '19', '26', '11', '46', '41', '42', '28', '18', '30', '40', '34', '43', '8', '27', '5', '12', '13']","['39', '50']","[None, '36']","['47', '35']"
838,37 dispatched to CPU0,dispatch_cpu,37,CPU0,"['21', '32', '16', '49', '20', '45', '17', '25', '22', '38', '44', '23', '29', '31', '15', '14', '48', '19', '26', '11', '46', '41', '42', '28', '18', '30', '40', '34', '43', '8', '27', '5', '12', '13']","['39', '50']","['37', '36']","['47', '35']"
839,47 finished I/O → ready queue,io_to_ready,47,IO0,"['21', '32', '16', '49', '20', '45', '17', '25', '22', '38', '44', '23', '29', '31', '15', '14', '48', '19', '26', '11', '46', '41', '42', '28', '18', '30', '40', '34', '43', '8', '27', '5', '12', '13', '47']","['39', '50']","['37', '36']","[None, '35']"
839,39 dispatched to IO0,dispatch_io,39,IO0,"['21', '32', '16', '49', '20', '45', '17', '25', '22', '38', '44', '23', '29', '31', '15', '14', '48', '19', '26', '11', '46', '41', '42', '28', '18', '30', '40', '34', '43', '8', '27', '5', '12', '13', '47']",['50'],"['37', '36']","['39', '35']"
840,37 finished CPU → ready queue,cpu_to_ready,37,CPU0,"['21', '32', '16', '49', '20', '45', '17', '25', '22', '38', '44', '23', '29', '31', '15', '14', '48', '19', '26', '11', '46', '41', '42', '28', '18', '30', '40', '34', '43', '8', '27', '5', '12', '13', '47', '37']",['50'],"[None, '36']","['39', '35']"
840,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['32', '16', '49', '20', '45', '17', '25', '22', '38', '44', '23', '29', '31', '15', '14', '48', '19', '26', '11', '46', '41', '42', '28', '18', '30', '40', '34', '43', '8', '27', '5', '12', '13', '47', '37']",['50'],"['21', '36']","['39', '35']"
841,36 preempted (RR quantum expired),preempt_cpu,36,CPU1,"['32', '16', '49', '20', '45', '17', '25', '22', '38', '44', '23', '29', '31', '15', '14', '48', '19', '26', '11', '46', '41', '42', '28', '18', '30', '40', '34', '43', '8', '27', '5', '12', '13', '47', '37', '36']",['50'],"['21', None]","['39', '35']"
841,32 dispatched to CPU1,dispatch_cpu,32,CPU1,"['16', '49', '20', '45', '17', '25', '22', '38', '44', '23', '29', '31', '15', '14', '48', '19', '26', '11', '46', '41', '42', '28', '18', '30', '40', '34', '43', '8', '27', '5', '12', '13', '47', '37', '36']",['50'],"['21', '32']","['39', '35']"
845,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,"['16', '49', '20', '45', '17', '25', '22', '38', '44', '23', '29', '31', '15', '14', '48', '19', '26', '11', '46', '41', '42', '28', '18', '30', '40', '34', '43', '8', '27', '5', '12', '13', '47', '37', '36', '21']",['50'],"[None, '32']","['39', '35']"
845,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['49', '20', '45', '17', '25', '22', '38', '44', '23', '29', '31', '15', '14', '48', '19', '26', '11', '46', '41', '42', '28', '18', '30', '40', '34', '43', '8', '27', '5', '12', '13', '47', '37', '36', '21']",['50'],"['16', '32']","['39', '35']"
846,32 preempted (RR quantum expired),preempt_cpu,32,CPU1,"['49', '20', '45', '17', '25', '22', '38', '44', '23', '29', '31', '15', '14', '48', '19', '26', '11', '46', '41', '42', '28', '18', '30', '40', '34', '43', '8', '27', '5', '12', '13', '47', '37', '36', '21', '32']",['50'],"['16', None]","['39', '35']"
846,49 dispatched to CPU1,dispatch_cpu,49,CPU1,"['20', '45', '17', '25', '22', '38', '44', '23', '29', '31', '15', '14', '48', '19', '26', '11', '46', '41', '42', '28', '18', '30', '40', '34', '43', '8', '27', '5', '12', '13', '47', '37', '36', '21', '32']",['50'],"['16', '49']","['39', '35']"
847,16 finished CPU → ready queue,cpu_to_ready,16,CPU0,"['20', '45', '17', '25', '22', '38', '44', '23', '29', '31', '15', '14', '48', '19', '26', '11', '46', '41', '42', '28', '18', '30', '40', '34', '43', '8', '27', '5', '12', '13', '47', '37', '36', '21', '32', '16']",['50'],"[None, '49']","['39', '35']"
847,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['45', '17', '25', '22', '38', '44', '23', '29', '31', '15', '14', '48', '19', '26', '11', '46', '41', '42', '28', '18', '30', '40', '34', '43', '8', '27', '5', '12', '13', '47', '37', '36', '21', '32', '16']",['50'],"['20', '49']","['39', '35']"
849,49 finished all bursts,finished,49,CPU1,"['45', '17', '25', '22', '38', '44', '23', '29', '31', '15', '14', '48', '19', '26', '11', '46', '41', '42', '28', '18', '30', '40', '34', '43', '8', '27', '5', '12', '13', '47', '37', '36', '21', '32', '16']",['50'],"['20', None]","['39', '35']"
849,45 dispatched to CPU1,dispatch_cpu,45,CPU1,"['17', '25', '22', '38', '44', '23', '29', '31', '15', '14', '48', '19', '26', '11', '46', '41', '42', '28', '18', '30', '40', '34', '43', '8', '27', '5', '12', '13', '47', '37', '36', '21', '32', '16']",['50'],"['20', '45']","['39', '35']"
850,20 finished CPU → ready queue,cpu_to_ready,20,CPU0,"['17', '25', '22', '38', '44', '23', '29', '31', '15', '14', '48', '19', '26', '11', '46', '41', '42', '28', '18', '30', '40', '34', '43', '8', '27', '5', '12', '13', '47', '37', '36', '21', '32', '16', '20']",['50'],"[None, '45']","['39', '35']"
850,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['25', '22', '38', '44', '23', '29', '31', '15', '14', '48', '19', '26', '11', '46', '41', '42', '28', '18', '30', '40', '34', '43', '8', '27', '5', '12', '13', '47', '37', '36', '21', '32', '16', '20']",['50'],"['17', '45']","['39', '35']"
854,45 preempted (RR quantum expired),preempt_cpu,45,CPU1,"['25', '22', '38', '44', '23', '29', '31', '15', '14', '48', '19', '26', '11', '46', '41', '42', '28', '18', '30', '40', '34', '43', '8', '27', '5', '12', '13', '47', '37', '36', '21', '32', '16', '20', '45']",['50'],"['17', None]","['39', '35']"
854,35 finished I/O → ready queue,io_to_ready,35,IO1,"['25', '22', '38', '44', '23', '29', '31', '15', '14', '48', '19', '26', '11', '46', '41', '42', '28', '18', '30', '40', '34', '43', '8', '27', '5', '12', '13', '47', '37', '36', '21', '32', '16', '20', '45', '35']",['50'],"['17', None]","['39', None]"
854,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['22', '38', '44', '23', '29', '31', '15', '14', '48', '19', '26', '11', '46', '41', '42', '28', '18', '30', '40', '34', '43', '8', '27', '5', '12', '13', '47', '37', '36', '21', '32', '16', '20', '45', '35']",['50'],"['17', '25']","['39', None]"
854,50 dispatched to IO1,dispatch_io,50,IO1,"['22', '38', '44', '23', '29', '31', '15', '14', '48', '19', '26', '11', '46', '41', '42', '28', '18', '30', '40', '34', '43', '8', '27', '5', '12', '13', '47', '37', '36', '21', '32', '16', '20', '45', '35']",[],"['17', '25']","['39', '50']"
855,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,"['22', '38', '44', '23', '29', '31', '15', '14', '48', '19', '26', '11', '46', '41', '42', '28', '18', '30', '40', '34', '43', '8', '27', '5', '12', '13', '47', '37', '36', '21', '32', '16', '20', '45', '35', '17']",[],"[None, '25']","['39', '50']"
855,22 dispatched to CPU0,dispatch_cpu,22,CPU0,"['38', '44', '23', '29', '31', '15', '14', '48', '19', '26', '11', '46', '41', '42', '28', '18', '30', '40', '34', '43', '8', '27', '5', '12', '13', '47', '37', '36', '21', '32', '16', '20', '45', '35', '17']",[],"['22', '25']","['39', '50']"
857,39 finished I/O → ready queue,io_to_ready,39,IO0,"['38', '44', '23', '29', '31', '15', '14', '48', '19', '26', '11', '46', '41', '42', '28', '18', '30', '40', '34', '43', '8', '27', '5', '12', '13', '47', '37', '36', '21', '32', '16', '20', '45', '35', '17', '39']",[],"['22', '25']","[None, '50']"
859,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,"['38', '44', '23', '29', '31', '15', '14', '48', '19', '26', '11', '46', '41', '42', '28', '18', '30', '40', '34', '43', '8', '27', '5', '12', '13', '47', '37', '36', '21', '32', '16', '20', '45', '35', '17', '39', '25']",[],"['22', None]","[None, '50']"
859,38 dispatched to CPU1,dispatch_cpu,38,CPU1,"['44', '23', '29', '31', '15', '14', '48', '19', '26', '11', '46', '41', '42', '28', '18', '30', '40', '34', '43', '8', '27', '5', '12', '13', '47', '37', '36', '21', '32', '16', '20', '45', '35', '17', '39', '25']",[],"['22', '38']","[None, '50']"
860,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,"['44', '23', '29', '31', '15', '14', '48', '19', '26', '11', '46', '41', '42', '28', '18', '30', '40', '34', '43', '8', '27', '5', '12', '13', '47', '37', '36', '21', '32', '16', '20', '45', '35', '17', '39', '25', '22']",[],"[None, '38']","[None, '50']"
860,38 finished CPU → wait queue,cpu_to_io,38,CPU1,"['44', '23', '29', '31', '15', '14', '48', '19', '26', '11', '46', '41', '42', '28', '18', '30', '40', '34', '43', '8', '27', '5', '12', '13', '47', '37', '36', '21', '32', '16', '20', '45', '35', '17', '39', '25', '22']",['38'],"[None, None]","[None, '50']"
860,44 dispatched to CPU0,dispatch_cpu,44,CPU0,"['23', '29', '31', '15', '14', '48', '19', '26', '11', '46', '41', '42', '28', '18', '30', '40', '34', '43', '8', '27', '5', '12', '13', '47', '37', '36', '21', '32', '16', '20', '45', '35', '17', '39', '25', '22']",['38'],"['44', None]","[None, '50']"
860,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['29', '31', '15', '14', '48', '19', '26', '11', '46', '41', '42', '28', '18', '30', '40', '34', '43', '8', '27', '5', '12', '13', '47', '37', '36', '21', '32', '16', '20', '45', '35', '17', '39', '25', '22']",['38'],"['44', '23']","[None, '50']"
860,38 dispatched to IO0,dispatch_io,38,IO0,"['29', '31', '15', '14', '48', '19', '26', '11', '46', '41', '42', '28', '18', '30', '40', '34', '43', '8', '27', '5', '12', '13', '47', '37', '36', '21', '32', '16', '20', '45', '35', '17', '39', '25', '22']",[],"['44', '23']","['38', '50']"
863,23 finished CPU → wait queue,cpu_to_io,23,CPU1,"['29', '31', '15', '14', '48', '19', '26', '11', '46', '41', '42', '28', '18', '30', '40', '34', '43', '8', '27', '5', '12', '13', '47', '37', '36', '21', '32', '16', '20', '45', '35', '17', '39', '25', '22']",['23'],"['44', None]","['38', '50']"
863,29 dispatched to CPU1,dispatch_cpu,29,CPU1,"['31', '15', '14', '48', '19', '26', '11', '46', '41', '42', '28', '18', '30', '40', '34', '43', '8', '27', '5', '12', '13', '47', '37', '36', '21', '32', '16', '20', '45', '35', '17', '39', '25', '22']",['23'],"['44', '29']","['38', '50']"
865,44 preempted (RR quantum expired),preempt_cpu,44,CPU0,"['31', '15', '14', '48', '19', '26', '11', '46', '41', '42', '28', '18', '30', '40', '34', '43', '8', '27', '5', '12', '13', '47', '37', '36', '21', '32', '16', '20', '45', '35', '17', '39', '25', '22', '44']",['23'],"[None, '29']","['38', '50']"
865,31 dispatched to CPU0,dispatch_cpu,31,CPU0,"['15', '14', '48', '19', '26', '11', '46', '41', '42', '28', '18', '30', '40', '34', '43', '8', '27', '5', '12', '13', '47', '37', '36', '21', '32', '16', '20', '45', '35', '17', '39', '25', '22', '44']",['23'],"['31', '29']","['38', '50']"
866,29 finished all bursts,finished,29,CPU1,"['15', '14', '48', '19', '26', '11', '46', '41', '42', '28', '18', '30', '40', '34', '43', '8', '27', '5', '12', '13', '47', '37', '36', '21', '32', '16', '20', '45', '35', '17', '39', '25', '22', '44']",['23'],"['31', None]","['38', '50']"
866,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['14', '48', '19', '26', '11', '46', '41', '42', '28', '18', '30', '40', '34', '43', '8', '27', '5', '12', '13', '47', '37', '36', '21', '32', '16', '20', '45', '35', '17', '39', '25', '22', '44']",['23'],"['31', '15']","['38', '50']"
867,50 finished I/O → ready queue,io_to_ready,50,IO1,"['14', '48', '19', '26', '11', '46', '41', '42', '28', '18', '30', '40', '34', '43', '8', '27', '5', '12', '13', '47', '37', '36', '21', '32', '16', '20', '45', '35', '17', '39', '25', '22', '44', '50']",['23'],"['31', '15']","['38', None]"
867,23 dispatched to IO1,dispatch_io,23,IO1,"['14', '48', '19', '26', '11', '46', '41', '42', '28', '18', '30', '40', '34', '43', '8', '27', '5', '12', '13', '47', '37', '36', '21', '32', '16', '20', '45', '35', '17', '39', '25', '22', '44', '50']",[],"['31', '15']","['38', '23']"
870,31 preempted (RR quantum expired),preempt_cpu,31,CPU0,"['14', '48', '19', '26', '11', '46', '41', '42', '28', '18', '30', '40', '34', '43', '8', '27', '5', '12', '13', '47', '37', '36', '21', '32', '16', '20', '45', '35', '17', '39', '25', '22', '44', '50', '31']",[],"[None, '15']","['38', '23']"
870,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['48', '19', '26', '11', '46', '41', '42', '28', '18', '30', '40', '34', '43', '8', '27', '5', '12', '13', '47', '37', '36', '21', '32', '16', '20', '45', '35', '17', '39', '25', '22', '44', '50', '31']",[],"['14', '15']","['38', '23']"
871,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,"['48', '19', '26', '11', '46', '41', '42', '28', '18', '30', '40', '34', '43', '8', '27', '5', '12', '13', '47', '37', '36', '21', '32', '16', '20', '45', '35', '17', '39', '25', '22', '44', '50', '31', '15']",[],"['14', None]","['38', '23']"
871,48 dispatched to CPU1,dispatch_cpu,48,CPU1,"['19', '26', '11', '46', '41', '42', '28', '18', '30', '40', '34', '43', '8', '27', '5', '12', '13', '47', '37', '36', '21', '32', '16', '20', '45', '35', '17', '39', '25', '22', '44', '50', '31', '15']",[],"['14', '48']","['38', '23']"
872,38 finished I/O → ready queue,io_to_ready,38,IO0,"['19', '26', '11', '46', '41', '42', '28', '18', '30', '40', '34', '43', '8', '27', '5', '12', '13', '47', '37', '36', '21', '32', '16', '20', '45', '35', '17', '39', '25', '22', '44', '50', '31', '15', '38']",[],"['14', '48']","[None, '23']"
875,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,"['19', '26', '11', '46', '41', '42', '28', '18', '30', '40', '34', '43', '8', '27', '5', '12', '13', '47', '37', '36', '21', '32', '16', '20', '45', '35', '17', '39', '25', '22', '44', '50', '31', '15', '38', '14']",[],"[None, '48']","[None, '23']"
875,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['26', '11', '46', '41', '42', '28', '18', '30', '40', '34', '43', '8', '27', '5', '12', '13', '47', '37', '36', '21', '32', '16', '20', '45', '35', '17', '39', '25', '22', '44', '50', '31', '15', '38', '14']",[],"['19', '48']","[None, '23']"
876,48 preempted (RR quantum expired),preempt_cpu,48,CPU1,"['26', '11', '46', '41', '42', '28', '18', '30', '40', '34', '43', '8', '27', '5', '12', '13', '47', '37', '36', '21', '32', '16', '20', '45', '35', '17', '39', '25', '22', '44', '50', '31', '15', '38', '14', '48']",[],"['19', None]","[None, '23']"
876,26 dispatched to CPU1,dispatch_cpu,26,CPU1,"['11', '46', '41', '42', '28', '18', '30', '40', '34', '43', '8', '27', '5', '12', '13', '47', '37', '36', '21', '32', '16', '20', '45', '35', '17', '39', '25', '22', '44', '50', '31', '15', '38', '14', '48']",[],"['19', '26']","[None, '23']"
878,19 finished CPU → wait queue,cpu_to_io,19,CPU0,"['11', '46', '41', '42', '28', '18', '30', '40', '34', '43', '8', '27', '5', '12', '13', '47', '37', '36', '21', '32', '16', '20', '45', '35', '17', '39', '25', '22', '44', '50', '31', '15', '38', '14', '48']",['19'],"[None, '26']","[None, '23']"
878,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['46', '41', '42', '28', '18', '30', '40', '34', '43', '8', '27', '5', '12', '13', '47', '37', '36', '21', '32', '16', '20', '45', '35', '17', '39', '25', '22', '44', '50', '31', '15', '38', '14', '48']",['19'],"['11', '26']","[None, '23']"
878,19 dispatched to IO0,dispatch_io,19,IO0,"['46', '41', '42', '28', '18', '30', '40', '34', '43', '8', '27', '5', '12', '13', '47', '37', '36', '21', '32', '16', '20', '45', '35', '17', '39', '25', '22', '44', '50', '31', '15', '38', '14', '48']",[],"['11', '26']","['19', '23']"
881,26 preempted (RR quantum expired),preempt_cpu,26,CPU1,"['46', '41', '42', '28', '18', '30', '40', '34', '43', '8', '27', '5', '12', '13', '47', '37', '36', '21', '32', '16', '20', '45', '35', '17', '39', '25', '22', '44', '50', '31', '15', '38', '14', '48', '26']",[],"['11', None]","['19', '23']"
881,46 dispatched to CPU1,dispatch_cpu,46,CPU1,"['41', '42', '28', '18', '30', '40', '34', '43', '8', '27', '5', '12', '13', '47', '37', '36', '21', '32', '16', '20', '45', '35', '17', '39', '25', '22', '44', '50', '31', '15', '38', '14', '48', '26']",[],"['11', '46']","['19', '23']"
883,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,"['41', '42', '28', '18', '30', '40', '34', '43', '8', '27', '5', '12', '13', '47', '37', '36', '21', '32', '16', '20', '45', '35', '17', '39', '25', '22', '44', '50', '31', '15', '38', '14', '48', '26', '11']",[],"[None, '46']","['19', '23']"
883,23 finished I/O → ready queue,io_to_ready,23,IO1,"['41', '42', '28', '18', '30', '40', '34', '43', '8', '27', '5', '12', '13', '47', '37', '36', '21', '32', '16', '20', '45', '35', '17', '39', '25', '22', '44', '50', '31', '15', '38', '14', '48', '26', '11', '23']",[],"[None, '46']","['19', None]"
883,41 dispatched to CPU0,dispatch_cpu,41,CPU0,"['42', '28', '18', '30', '40', '34', '43', '8', '27', '5', '12', '13', '47', '37', '36', '21', '32', '16', '20', '45', '35', '17', '39', '25', '22', '44', '50', '31', '15', '38', '14', '48', '26', '11', '23']",[],"['41', '46']","['19', None]"
886,46 preempted (RR quantum expired),preempt_cpu,46,CPU1,"['42', '28', '18', '30', '40', '34', '43', '8', '27', '5', '12', '13', '47', '37', '36', '21', '32', '16', '20', '45', '35', '17', '39', '25', '22', '44', '50', '31', '15', '38', '14', '48', '26', '11', '23', '46']",[],"['41', None]","['19', None]"
886,42 dispatched to CPU1,dispatch_cpu,42,CPU1,"['28', '18', '30', '40', '34', '43', '8', '27', '5', '12', '13', '47', '37', '36', '21', '32', '16', '20', '45', '35', '17', '39', '25', '22', '44', '50', '31', '15', '38', '14', '48', '26', '11', '23', '46']",[],"['41', '42']","['19', None]"
888,41 preempted (RR quantum expired),preempt_cpu,41,CPU0,"['28', '18', '30', '40', '34', '43', '8', '27', '5', '12', '13', '47', '37', '36', '21', '32', '16', '20', '45', '35', '17', '39', '25', '22', '44', '50', '31', '15', '38', '14', '48', '26', '11', '23', '46', '41']",[],"[None, '42']","['19', None]"
888,28 dispatched to CPU0,dispatch_cpu,28,CPU0,"['18', '30', '40', '34', '43', '8', '27', '5', '12', '13', '47', '37', '36', '21', '32', '16', '20', '45', '35', '17', '39', '25', '22', '44', '50', '31', '15', '38', '14', '48', '26', '11', '23', '46', '41']",[],"['28', '42']","['19', None]"
891,42 preempted (RR quantum expired),preempt_cpu,42,CPU1,"['18', '30', '40', '34', '43', '8', '27', '5', '12', '13', '47', '37', '36', '21', '32', '16', '20', '45', '35', '17', '39', '25', '22', '44', '50', '31', '15', '38', '14', '48', '26', '11', '23', '46', '41', '42']",[],"['28', None]","['19', None]"
891,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['30', '40', '34', '43', '8', '27', '5', '12', '13', '47', '37', '36', '21', '32', '16', '20', '45', '35', '17', '39', '25', '22', '44', '50', '31', '15', '38', '14', '48', '26', '11', '23', '46', '41', '42']",[],"['28', '18']","['19', None]"
893,28 finished CPU → ready queue,cpu_to_ready,28,CPU0,"['30', '40', '34', '43', '8', '27', '5', '12', '13', '47', '37', '36', '21', '32', '16', '20', '45', '35', '17', '39', '25', '22', '44', '50', '31', '15', '38', '14', '48', '26', '11', '23', '46', '41', '42', '28']",[],"[None, '18']","['19', None]"
893,30 dispatched to CPU0,dispatch_cpu,30,CPU0,"['40', '34', '43', '8', '27', '5', '12', '13', '47', '37', '36', '21', '32', '16', '20', '45', '35', '17', '39', '25', '22', '44', '50', '31', '15', '38', '14', '48', '26', '11', '23', '46', '41', '42', '28']",[],"['30', '18']","['19', None]"
896,18 preempted (RR quantum expired),preempt_cpu,18,CPU1,"['40', '34', '43', '8', '27', '5', '12', '13', '47', '37', '36', '21', '32', '16', '20', '45', '35', '17', '39', '25', '22', '44', '50', '31', '15', '38', '14', '48', '26', '11', '23', '46', '41', '42', '28', '18']",[],"['30', None]","['19', None]"
896,40 dispatched to CPU1,dispatch_cpu,40,CPU1,"['34', '43', '8', '27', '5', '12', '13', '47', '37', '36', '21', '32', '16', '20', '45', '35', '17', '39', '25', '22', '44', '50', '31', '15', '38', '14', '48', '26', '11', '23', '46', '41', '42', '28', '18']",[],"['30', '40']","['19', None]"
898,30 preempted (RR quantum expired),preempt_cpu,30,CPU0,"['34', '43', '8', '27', '5', '12', '13', '47', '37', '36', '21', '32', '16', '20', '45', '35', '17', '39', '25', '22', '44', '50', '31', '15', '38', '14', '48', '26', '11', '23', '46', '41', '42', '28', '18', '30']",[],"[None, '40']","['19', None]"
898,34 dispatched to CPU0,dispatch_cpu,34,CPU0,"['43', '8', '27', '5', '12', '13', '47', '37', '36', '21', '32', '16', '20', '45', '35', '17', '39', '25', '22', '44', '50', '31', '15', '38', '14', '48', '26', '11', '23', '46', '41', '42', '28', '18', '30']",[],"['34', '40']","['19', None]"
900,19 finished I/O → ready queue,io_to_ready,19,IO0,"['43', '8', '27', '5', '12', '13', '47', '37', '36', '21', '32', '16', '20', '45', '35', '17', '39', '25', '22', '44', '50', '31', '15', '38', '14', '48', '26', '11', '23', '46', '41', '42', '28', '18', '30', '19']",[],"['34', '40']","[None, None]"
901,40 preempted (RR quantum expired),preempt_cpu,40,CPU1,"['43', '8', '27', '5', '12', '13', '47', '37', '36', '21', '32', '16', '20', '45', '35', '17', '39', '25', '22', '44', '50', '31', '15', '38', '14', '48', '26', '11', '23', '46', '41', '42', '28', '18', '30', '19', '40']",[],"['34', None]","[None, None]"
901,43 dispatched to CPU1,dispatch_cpu,43,CPU1,"['8', '27', '5', '12', '13', '47', '37', '36', '21', '32', '16', '20', '45', '35', '17', '39', '25', '22', '44', '50', '31', '15', '38', '14', '48', '26', '11', '23', '46', '41', '42', '28', '18', '30', '19', '40']",[],"['34', '43']","[None, None]"
902,43 finished CPU → ready queue,cpu_to_ready,43,CPU1,"['8', '27', '5', '12', '13', '47', '37', '36', '21', '32', '16', '20', '45', '35', '17', '39', '25', '22', '44', '50', '31', '15', '38', '14', '48', '26', '11', '23', '46', '41', '42', '28', '18', '30', '19', '40', '43']",[],"['34', None]","[None, None]"
902,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['27', '5', '12', '13', '47', '37', '36', '21', '32', '16', '20', '45', '35', '17', '39', '25', '22', '44', '50', '31', '15', '38', '14', '48', '26', '11', '23', '46', '41', '42', '28', '18', '30', '19', '40', '43']",[],"['34', '8']","[None, None]"
903,34 preempted (RR quantum expired),preempt_cpu,34,CPU0,"['27', '5', '12', '13', '47', '37', '36', '21', '32', '16', '20', '45', '35', '17', '39', '25', '22', '44', '50', '31', '15', '38', '14', '48', '26', '11', '23', '46', '41', '42', '28', '18', '30', '19', '40', '43', '34']",[],"[None, '8']","[None, None]"
903,27 dispatched to CPU0,dispatch_cpu,27,CPU0,"['5', '12', '13', '47', '37', '36', '21', '32', '16', '20', '45', '35', '17', '39', '25', '22', '44', '50', '31', '15', '38', '14', '48', '26', '11', '23', '46', '41', '42', '28', '18', '30', '19', '40', '43', '34']",[],"['27', '8']","[None, None]"
907,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,"['5', '12', '13', '47', '37', '36', '21', '32', '16', '20', '45', '35', '17', '39', '25', '22', '44', '50', '31', '15', '38', '14', '48', '26', '11', '23', '46', '41', '42', '28', '18', '30', '19', '40', '43', '34', '8']",[],"['27', None]","[None, None]"
907,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['12', '13', '47', '37', '36', '21', '32', '16', '20', '45', '35', '17', '39', '25', '22', '44', '50', '31', '15', '38', '14', '48', '26', '11', '23', '46', '41', '42', '28', '18', '30', '19', '40', '43', '34', '8']",[],"['27', '5']","[None, None]"
908,27 preempted (RR quantum expired),preempt_cpu,27,CPU0,"['12', '13', '47', '37', '36', '21', '32', '16', '20', '45', '35', '17', '39', '25', '22', '44', '50', '31', '15', '38', '14', '48', '26', '11', '23', '46', '41', '42', '28', '18', '30', '19', '40', '43', '34', '8', '27']",[],"[None, '5']","[None, None]"
908,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['13', '47', '37', '36', '21', '32', '16', '20', '45', '35', '17', '39', '25', '22', '44', '50', '31', '15', '38', '14', '48', '26', '11', '23', '46', '41', '42', '28', '18', '30', '19', '40', '43', '34', '8', '27']",[],"['12', '5']","[None, None]"
909,12 finished CPU → wait queue,cpu_to_io,12,CPU0,"['13', '47', '37', '36', '21', '32', '16', '20', '45', '35', '17', '39', '25', '22', '44', '50', '31', '15', '38', '14', '48', '26', '11', '23', '46', '41', '42', '28', '18', '30', '19', '40', '43', '34', '8', '27']",['12'],"[None, '5']","[None, None]"
909,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['47', '37', '36', '21', '32', '16', '20', '45', '35', '17', '39', '25', '22', '44', '50', '31', '15', '38', '14', '48', '26', '11', '23', '46', '41', '42', '28', '18', '30', '19', '40', '43', '34', '8', '27']",['12'],"['13', '5']","[None, None]"
909,12 dispatched to IO0,dispatch_io,12,IO0,"['47', '37', '36', '21', '32', '16', '20', '45', '35', '17', '39', '25', '22', '44', '50', '31', '15', '38', '14', '48', '26', '11', '23', '46', '41', '42', '28', '18', '30', '19', '40', '43', '34', '8', '27']",[],"['13', '5']","['12', None]"
910,5 finished CPU → wait queue,cpu_to_io,5,CPU1,"['47', '37', '36', '21', '32', '16', '20', '45', '35', '17', '39', '25', '22', '44', '50', '31', '15', '38', '14', '48', '26', '11', '23', '46', '41', '42', '28', '18', '30', '19', '40', '43', '34', '8', '27']",['5'],"['13', None]","['12', None]"
910,47 dispatched to CPU1,dispatch_cpu,47,CPU1,"['37', '36', '21', '32', '16', '20', '45', '35', '17', '39', '25', '22', '44', '50', '31', '15', '38', '14', '48', '26', '11', '23', '46', '41', '42', '28', '18', '30', '19', '40', '43', '34', '8', '27']",['5'],"['13', '47']","['12', None]"
910,5 dispatched to IO1,dispatch_io,5,IO1,"['37', '36', '21', '32', '16', '20', '45', '35', '17', '39', '25', '22', '44', '50', '31', '15', '38', '14', '48', '26', '11', '23', '46', '41', '42', '28', '18', '30', '19', '40', '43', '34', '8', '27']",[],"['13', '47']","['12', '5']"
914,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['37', '36', '21', '32', '16', '20', '45', '35', '17', '39', '25', '22', '44', '50', '31', '15', '38', '14', '48', '26', '11', '23', '46', '41', '42', '28', '18', '30', '19', '40', '43', '34', '8', '27', '13']",[],"[None, '47']","['12', '5']"
914,37 dispatched to CPU0,dispatch_cpu,37,CPU0,"['36', '21', '32', '16', '20', '45', '35', '17', '39', '25', '22', '44', '50', '31', '15', '38', '14', '48', '26', '11', '23', '46', '41', '42', '28', '18', '30', '19', '40', '43', '34', '8', '27', '13']",[],"['37', '47']","['12', '5']"
915,47 preempted (RR quantum expired),preempt_cpu,47,CPU1,"['36', '21', '32', '16', '20', '45', '35', '17', '39', '25', '22', '44', '50', '31', '15', '38', '14', '48', '26', '11', '23', '46', '41', '42', '28', '18', '30', '19', '40', '43', '34', '8', '27', '13', '47']",[],"['37', None]","['12', '5']"
915,36 dispatched to CPU1,dispatch_cpu,36,CPU1,"['21', '32', '16', '20', '45', '35', '17', '39', '25', '22', '44', '50', '31', '15', '38', '14', '48', '26', '11', '23', '46', '41', '42', '28', '18', '30', '19', '40', '43', '34', '8', '27', '13', '47']",[],"['37', '36']","['12', '5']"
916,36 finished CPU → wait queue,cpu_to_io,36,CPU1,"['21', '32', '16', '20', '45', '35', '17', '39', '25', '22', '44', '50', '31', '15', '38', '14', '48', '26', '11', '23', '46', '41', '42', '28', '18', '30', '19', '40', '43', '34', '8', '27', '13', '47']",['36'],"['37', None]","['12', '5']"
916,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['32', '16', '20', '45', '35', '17', '39', '25', '22', '44', '50', '31', '15', '38', '14', '48', '26', '11', '23', '46', '41', '42', '28', '18', '30', '19', '40', '43', '34', '8', '27', '13', '47']",['36'],"['37', '21']","['12', '5']"
917,12 finished I/O → ready queue,io_to_ready,12,IO0,"['32', '16', '20', '45', '35', '17', '39', '25', '22', '44', '50', '31', '15', '38', '14', '48', '26', '11', '23', '46', '41', '42', '28', '18', '30', '19', '40', '43', '34', '8', '27', '13', '47', '12']",['36'],"['37', '21']","[None, '5']"
917,36 dispatched to IO0,dispatch_io,36,IO0,"['32', '16', '20', '45', '35', '17', '39', '25', '22', '44', '50', '31', '15', '38', '14', '48', '26', '11', '23', '46', '41', '42', '28', '18', '30', '19', '40', '43', '34', '8', '27', '13', '47', '12']",[],"['37', '21']","['36', '5']"
918,37 finished CPU → wait queue,cpu_to_io,37,CPU0,"['32', '16', '20', '45', '35', '17', '39', '25', '22', '44', '50', '31', '15', '38', '14', '48', '26', '11', '23', '46', '41', '42', '28', '18', '30', '19', '40', '43', '34', '8', '27', '13', '47', '12']",['37'],"[None, '21']","['36', '5']"
918,32 dispatched to CPU0,dispatch_cpu,32,CPU0,"['16', '20', '45', '35', '17', '39', '25', '22', '44', '50', '31', '15', '38', '14', '48', '26', '11', '23', '46', '41', '42', '28', '18', '30', '19', '40', '43', '34', '8', '27', '13', '47', '12']",['37'],"['32', '21']","['36', '5']"
921,21 preempted (RR quantum expired),preempt_cpu,21,CPU1,"['16', '20', '45', '35', '17', '39', '25', '22', '44', '50', '31', '15', '38', '14', '48', '26', '11', '23', '46', '41', '42', '28', '18', '30', '19', '40', '43', '34', '8', '27', '13', '47', '12', '21']",['37'],"['32', None]","['36', '5']"
921,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['20', '45', '35', '17', '39', '25', '22', '44', '50', '31', '15', '38', '14', '48', '26', '11', '23', '46', '41', '42', '28', '18', '30', '19', '40', '43', '34', '8', '27', '13', '47', '12', '21']",['37'],"['32', '16']","['36', '5']"
922,32 finished CPU → ready queue,cpu_to_ready,32,CPU0,"['20', '45', '35', '17', '39', '25', '22', '44', '50', '31', '15', '38', '14', '48', '26', '11', '23', '46', '41', '42', '28', '18', '30', '19', '40', '43', '34', '8', '27', '13', '47', '12', '21', '32']",['37'],"[None, '16']","['36', '5']"
922,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['45', '35', '17', '39', '25', '22', '44', '50', '31', '15', '38', '14', '48', '26', '11', '23', '46', '41', '42', '28', '18', '30', '19', '40', '43', '34', '8', '27', '13', '47', '12', '21', '32']",['37'],"['20', '16']","['36', '5']"
926,16 preempted (RR quantum expired),preempt_cpu,16,CPU1,"['45', '35', '17', '39', '25', '22', '44', '50', '31', '15', '38', '14', '48', '26', '11', '23', '46', '41', '42', '28', '18', '30', '19', '40', '43', '34', '8', '27', '13', '47', '12', '21', '32', '16']",['37'],"['20', None]","['36', '5']"
926,45 dispatched to CPU1,dispatch_cpu,45,CPU1,"['35', '17', '39', '25', '22', '44', '50', '31', '15', '38', '14', '48', '26', '11', '23', '46', '41', '42', '28', '18', '30', '19', '40', '43', '34', '8', '27', '13', '47', '12', '21', '32', '16']",['37'],"['20', '45']","['36', '5']"
927,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,"['35', '17', '39', '25', '22', '44', '50', '31', '15', '38', '14', '48', '26', '11', '23', '46', '41', '42', '28', '18', '30', '19', '40', '43', '34', '8', '27', '13', '47', '12', '21', '32', '16', '20']",['37'],"[None, '45']","['36', '5']"
927,5 finished I/O → ready queue,io_to_ready,5,IO1,"['35', '17', '39', '25', '22', '44', '50', '31', '15', '38', '14', '48', '26', '11', '23', '46', '41', '42', '28', '18', '30', '19', '40', '43', '34', '8', '27', '13', '47', '12', '21', '32', '16', '20', '5']",['37'],"[None, '45']","['36', None]"
927,35 dispatched to CPU0,dispatch_cpu,35,CPU0,"['17', '39', '25', '22', '44', '50', '31', '15', '38', '14', '48', '26', '11', '23', '46', '41', '42', '28', '18', '30', '19', '40', '43', '34', '8', '27', '13', '47', '12', '21', '32', '16', '20', '5']",['37'],"['35', '45']","['36', None]"
927,37 dispatched to IO1,dispatch_io,37,IO1,"['17', '39', '25', '22', '44', '50', '31', '15', '38', '14', '48', '26', '11', '23', '46', '41', '42', '28', '18', '30', '19', '40', '43', '34', '8', '27', '13', '47', '12', '21', '32', '16', '20', '5']",[],"['35', '45']","['36', '37']"
929,45 finished CPU → ready queue,cpu_to_ready,45,CPU1,"['17', '39', '25', '22', '44', '50', '31', '15', '38', '14', '48', '26', '11', '23', '46', '41', '42', '28', '18', '30', '19', '40', '43', '34', '8', '27', '13', '47', '12', '21', '32', '16', '20', '5', '45']",[],"['35', None]","['36', '37']"
929,36 finished I/O → ready queue,io_to_ready,36,IO0,"['17', '39', '25', '22', '44', '50', '31', '15', '38', '14', '48', '26', '11', '23', '46', '41', '42', '28', '18', '30', '19', '40', '43', '34', '8', '27', '13', '47', '12', '21', '32', '16', '20', '5', '45', '36']",[],"['35', None]","[None, '37']"
929,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['39', '25', '22', '44', '50', '31', '15', '38', '14', '48', '26', '11', '23', '46', '41', '42', '28', '18', '30', '19', '40', '43', '34', '8', '27', '13', '47', '12', '21', '32', '16', '20', '5', '45', '36']",[],"['35', '17']","[None, '37']"
931,17 finished CPU → wait queue,cpu_to_io,17,CPU1,"['39', '25', '22', '44', '50', '31', '15', '38', '14', '48', '26', '11', '23', '46', '41', '42', '28', '18', '30', '19', '40', '43', '34', '8', '27', '13', '47', '12', '21', '32', '16', '20', '5', '45', '36']",['17'],"['35', None]","[None, '37']"
931,39 dispatched to CPU1,dispatch_cpu,39,CPU1,"['25', '22', '44', '50', '31', '15', '38', '14', '48', '26', '11', '23', '46', '41', '42', '28', '18', '30', '19', '40', '43', '34', '8', '27', '13', '47', '12', '21', '32', '16', '20', '5', '45', '36']",['17'],"['35', '39']","[None, '37']"
931,17 dispatched to IO0,dispatch_io,17,IO0,"['25', '22', '44', '50', '31', '15', '38', '14', '48', '26', '11', '23', '46', '41', '42', '28', '18', '30', '19', '40', '43', '34', '8', '27', '13', '47', '12', '21', '32', '16', '20', '5', '45', '36']",[],"['35', '39']","['17', '37']"
932,35 preempted (RR quantum expired),preempt_cpu,35,CPU0,"['25', '22', '44', '50', '31', '15', '38', '14', '48', '26', '11', '23', '46', '41', '42', '28', '18', '30', '19', '40', '43', '34', '8', '27', '13', '47', '12', '21', '32', '16', '20', '5', '45', '36', '35']",[],"[None, '39']","['17', '37']"
932,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['22', '44', '50', '31', '15', '38', '14', '48', '26', '11', '23', '46', '41', '42', '28', '18', '30', '19', '40', '43', '34', '8', '27', '13', '47', '12', '21', '32', '16', '20', '5', '45', '36', '35']",[],"['25', '39']","['17', '37']"
936,39 preempted (RR quantum expired),preempt_cpu,39,CPU1,"['22', '44', '50', '31', '15', '38', '14', '48', '26', '11', '23', '46', '41', '42', '28', '18', '30', '19', '40', '43', '34', '8', '27', '13', '47', '12', '21', '32', '16', '20', '5', '45', '36', '35', '39']",[],"['25', None]","['17', '37']"
936,22 dispatched to CPU1,dispatch_cpu,22,CPU1,"['44', '50', '31', '15', '38', '14', '48', '26', '11', '23', '46', '41', '42', '28', '18', '30', '19', '40', '43', '34', '8', '27', '13', '47', '12', '21', '32', '16', '20', '5', '45', '36', '35', '39']",[],"['25', '22']","['17', '37']"
937,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,"['44', '50', '31', '15', '38', '14', '48', '26', '11', '23', '46', '41', '42', '28', '18', '30', '19', '40', '43', '34', '8', '27', '13', '47', '12', '21', '32', '16', '20', '5', '45', '36', '35', '39', '25']",[],"[None, '22']","['17', '37']"
937,22 finished CPU → ready queue,cpu_to_ready,22,CPU1,"['44', '50', '31', '15', '38', '14', '48', '26', '11', '23', '46', '41', '42', '28', '18', '30', '19', '40', '43', '34', '8', '27', '13', '47', '12', '21', '32', '16', '20', '5', '45', '36', '35', '39', '25', '22']",[],"[None, None]","['17', '37']"
937,44 dispatched to CPU0,dispatch_cpu,44,CPU0,"['50', '31', '15', '38', '14', '48', '26', '11', '23', '46', '41', '42', '28', '18', '30', '19', '40', '43', '34', '8', '27', '13', '47', '12', '21', '32', '16', '20', '5', '45', '36', '35', '39', '25', '22']",[],"['44', None]","['17', '37']"
937,50 dispatched to CPU1,dispatch_cpu,50,CPU1,"['31', '15', '38', '14', '48', '26', '11', '23', '46', '41', '42', '28', '18', '30', '19', '40', '43', '34', '8', '27', '13', '47', '12', '21', '32', '16', '20', '5', '45', '36', '35', '39', '25', '22']",[],"['44', '50']","['17', '37']"
941,37 finished I/O → ready queue,io_to_ready,37,IO1,"['31', '15', '38', '14', '48', '26', '11', '23', '46', '41', '42', '28', '18', '30', '19', '40', '43', '34', '8', '27', '13', '47', '12', '21', '32', '16', '20', '5', '45', '36', '35', '39', '25', '22', '37']",[],"['44', '50']","['17', None]"
942,44 finished CPU → ready queue,cpu_to_ready,44,CPU0,"['31', '15', '38', '14', '48', '26', '11', '23', '46', '41', '42', '28', '18', '30', '19', '40', '43', '34', '8', '27', '13', '47', '12', '21', '32', '16', '20', '5', '45', '36', '35', '39', '25', '22', '37', '44']",[],"[None, '50']","['17', None]"
942,50 finished CPU → ready queue,cpu_to_ready,50,CPU1,"['31', '15', '38', '14', '48', '26', '11', '23', '46', '41', '42', '28', '18', '30', '19', '40', '43', '34', '8', '27', '13', '47', '12', '21', '32', '16', '20', '5', '45', '36', '35', '39', '25', '22', '37', '44', '50']",[],"[None, None]","['17', None]"
942,31 dispatched to CPU0,dispatch_cpu,31,CPU0,"['15', '38', '14', '48', '26', '11', '23', '46', '41', '42', '28', '18', '30', '19', '40', '43', '34', '8', '27', '13', '47', '12', '21', '32', '16', '20', '5', '45', '36', '35', '39', '25', '22', '37', '44', '50']",[],"['31', None]","['17', None]"
942,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['38', '14', '48', '26', '11', '23', '46', '41', '42', '28', '18', '30', '19', '40', '43', '34', '8', '27', '13', '47', '12', '21', '32', '16', '20', '5', '45', '36', '35', '39', '25', '22', '37', '44', '50']",[],"['31', '15']","['17', None]"
946,15 finished CPU → ready queue,cpu_to_ready,15,CPU1,"['38', '14', '48', '26', '11', '23', '46', '41', '42', '28', '18', '30', '19', '40', '43', '34', '8', '27', '13', '47', '12', '21', '32', '16', '20', '5', '45', '36', '35', '39', '25', '22', '37', '44', '50', '15']",[],"['31', None]","['17', None]"
946,38 dispatched to CPU1,dispatch_cpu,38,CPU1,"['14', '48', '26', '11', '23', '46', '41', '42', '28', '18', '30', '19', '40', '43', '34', '8', '27', '13', '47', '12', '21', '32', '16', '20', '5', '45', '36', '35', '39', '25', '22', '37', '44', '50', '15']",[],"['31', '38']","['17', None]"
947,31 finished CPU → ready queue,cpu_to_ready,31,CPU0,"['14', '48', '26', '11', '23', '46', '41', '42', '28', '18', '30', '19', '40', '43', '34', '8', '27', '13', '47', '12', '21', '32', '16', '20', '5', '45', '36', '35', '39', '25', '22', '37', '44', '50', '15', '31']",[],"[None, '38']","['17', None]"
947,17 finished I/O → ready queue,io_to_ready,17,IO0,"['14', '48', '26', '11', '23', '46', '41', '42', '28', '18', '30', '19', '40', '43', '34', '8', '27', '13', '47', '12', '21', '32', '16', '20', '5', '45', '36', '35', '39', '25', '22', '37', '44', '50', '15', '31', '17']",[],"[None, '38']","[None, None]"
947,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['48', '26', '11', '23', '46', '41', '42', '28', '18', '30', '19', '40', '43', '34', '8', '27', '13', '47', '12', '21', '32', '16', '20', '5', '45', '36', '35', '39', '25', '22', '37', '44', '50', '15', '31', '17']",[],"['14', '38']","[None, None]"
951,14 finished CPU → wait queue,cpu_to_io,14,CPU0,"['48', '26', '11', '23', '46', '41', '42', '28', '18', '30', '19', '40', '43', '34', '8', '27', '13', '47', '12', '21', '32', '16', '20', '5', '45', '36', '35', '39', '25', '22', '37', '44', '50', '15', '31', '17']",['14'],"[None, '38']","[None, None]"
951,38 finished CPU → wait queue,cpu_to_io,38,CPU1,"['48', '26', '11', '23', '46', '41', '42', '28', '18', '30', '19', '40', '43', '34', '8', '27', '13', '47', '12', '21', '32', '16', '20', '5', '45', '36', '35', '39', '25', '22', '37', '44', '50', '15', '31', '17']","['14', '38']","[None, None]","[None, None]"
951,48 dispatched to CPU0,dispatch_cpu,48,CPU0,"['26', '11', '23', '46', '41', '42', '28', '18', '30', '19', '40', '43', '34', '8', '27', '13', '47', '12', '21', '32', '16', '20', '5', '45', '36', '35', '39', '25', '22', '37', '44', '50', '15', '31', '17']","['14', '38']","['48', None]","[None, None]"
951,26 dispatched to CPU1,dispatch_cpu,26,CPU1,"['11', '23', '46', '41', '42', '28', '18', '30', '19', '40', '43', '34', '8', '27', '13', '47', '12', '21', '32', '16', '20', '5', '45', '36', '35', '39', '25', '22', '37', '44', '50', '15', '31', '17']","['14', '38']","['48', '26']","[None, None]"
951,14 dispatched to IO0,dispatch_io,14,IO0,"['11', '23', '46', '41', '42', '28', '18', '30', '19', '40', '43', '34', '8', '27', '13', '47', '12', '21', '32', '16', '20', '5', '45', '36', '35', '39', '25', '22', '37', '44', '50', '15', '31', '17']",['38'],"['48', '26']","['14', None]"
951,38 dispatched to IO1,dispatch_io,38,IO1,"['11', '23', '46', '41', '42', '28', '18', '30', '19', '40', '43', '34', '8', '27', '13', '47', '12', '21', '32', '16', '20', '5', '45', '36', '35', '39', '25', '22', '37', '44', '50', '15', '31', '17']",[],"['48', '26']","['14', '38']"
953,48 finished CPU → wait queue,cpu_to_io,48,CPU0,"['11', '23', '46', '41', '42', '28', '18', '30', '19', '40', '43', '34', '8', '27', '13', '47', '12', '21', '32', '16', '20', '5', '45', '36', '35', '39', '25', '22', '37', '44', '50', '15', '31', '17']",['48'],"[None, '26']","['14', '38']"
953,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['23', '46', '41', '42', '28', '18', '30', '19', '40', '43', '34', '8', '27', '13', '47', '12', '21', '32', '16', '20', '5', '45', '36', '35', '39', '25', '22', '37', '44', '50', '15', '31', '17']",['48'],"['11', '26']","['14', '38']"
956,11 finished CPU → ready queue,cpu_to_ready,11,CPU0,"['23', '46', '41', '42', '28', '18', '30', '19', '40', '43', '34', '8', '27', '13', '47', '12', '21', '32', '16', '20', '5', '45', '36', '35', '39', '25', '22', '37', '44', '50', '15', '31', '17', '11']",['48'],"[None, '26']","['14', '38']"
956,26 preempted (RR quantum expired),preempt_cpu,26,CPU1,"['23', '46', '41', '42', '28', '18', '30', '19', '40', '43', '34', '8', '27', '13', '47', '12', '21', '32', '16', '20', '5', '45', '36', '35', '39', '25', '22', '37', '44', '50', '15', '31', '17', '11', '26']",['48'],"[None, None]","['14', '38']"
956,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['46', '41', '42', '28', '18', '30', '19', '40', '43', '34', '8', '27', '13', '47', '12', '21', '32', '16', '20', '5', '45', '36', '35', '39', '25', '22', '37', '44', '50', '15', '31', '17', '11', '26']",['48'],"['23', None]","['14', '38']"
956,46 dispatched to CPU1,dispatch_cpu,46,CPU1,"['41', '42', '28', '18', '30', '19', '40', '43', '34', '8', '27', '13', '47', '12', '21', '32', '16', '20', '5', '45', '36', '35', '39', '25', '22', '37', '44', '50', '15', '31', '17', '11', '26']",['48'],"['23', '46']","['14', '38']"
960,46 finished CPU → ready queue,cpu_to_ready,46,CPU1,"['41', '42', '28', '18', '30', '19', '40', '43', '34', '8', '27', '13', '47', '12', '21', '32', '16', '20', '5', '45', '36', '35', '39', '25', '22', '37', '44', '50', '15', '31', '17', '11', '26', '46']",['48'],"['23', None]","['14', '38']"
960,41 dispatched to CPU1,dispatch_cpu,41,CPU1,"['42', '28', '18', '30', '19', '40', '43', '34', '8', '27', '13', '47', '12', '21', '32', '16', '20', '5', '45', '36', '35', '39', '25', '22', '37', '44', '50', '15', '31', '17', '11', '26', '46']",['48'],"['23', '41']","['14', '38']"
961,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,"['42', '28', '18', '30', '19', '40', '43', '34', '8', '27', '13', '47', '12', '21', '32', '16', '20', '5', '45', '36', '35', '39', '25', '22', '37', '44', '50', '15', '31', '17', '11', '26', '46', '23']",['48'],"[None, '41']","['14', '38']"
961,41 finished CPU → wait queue,cpu_to_io,41,CPU1,"['42', '28', '18', '30', '19', '40', '43', '34', '8', '27', '13', '47', '12', '21', '32', '16', '20', '5', '45', '36', '35', '39', '25', '22', '37', '44', '50', '15', '31', '17', '11', '26', '46', '23']","['48', '41']","[None, None]","['14', '38']"
961,42 dispatched to CPU0,dispatch_cpu,42,CPU0,"['28', '18', '30', '19', '40', '43', '34', '8', '27', '13', '47', '12', '21', '32', '16', '20', '5', '45', '36', '35', '39', '25', '22', '37', '44', '50', '15', '31', '17', '11', '26', '46', '23']","['48', '41']","['42', None]","['14', '38']"
961,28 dispatched to CPU1,dispatch_cpu,28,CPU1,"['18', '30', '19', '40', '43', '34', '8', '27', '13', '47', '12', '21', '32', '16', '20', '5', '45', '36', '35', '39', '25', '22', '37', '44', '50', '15', '31', '17', '11', '26', '46', '23']","['48', '41']","['42', '28']","['14', '38']"
966,42 finished CPU → wait queue,cpu_to_io,42,CPU0,"['18', '30', '19', '40', '43', '34', '8', '27', '13', '47', '12', '21', '32', '16', '20', '5', '45', '36', '35', '39', '25', '22', '37', '44', '50', '15', '31', '17', '11', '26', '46', '23']","['48', '41', '42']","[None, '28']","['14', '38']"
966,28 preempted (RR quantum expired),preempt_cpu,28,CPU1,"['18', '30', '19', '40', '43', '34', '8', '27', '13', '47', '12', '21', '32', '16', '20', '5', '45', '36', '35', '39', '25', '22', '37', '44', '50', '15', '31', '17', '11', '26', '46', '23', '28']","['48', '41', '42']","[None, None]","['14', '38']"
966,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['30', '19', '40', '43', '34', '8', '27', '13', '47', '12', '21', '32', '16', '20', '5', '45', '36', '35', '39', '25', '22', '37', '44', '50', '15', '31', '17', '11', '26', '46', '23', '28']","['48', '41', '42']","['18', None]","['14', '38']"
966,30 dispatched to CPU1,dispatch_cpu,30,CPU1,"['19', '40', '43', '34', '8', '27', '13', '47', '12', '21', '32', '16', '20', '5', '45', '36', '35', '39', '25', '22', '37', '44', '50', '15', '31', '17', '11', '26', '46', '23', '28']","['48', '41', '42']","['18', '30']","['14', '38']"
967,38 finished I/O → ready queue,io_to_ready,38,IO1,"['19', '40', '43', '34', '8', '27', '13', '47', '12', '21', '32', '16', '20', '5', '45', '36', '35', '39', '25', '22', '37', '44', '50', '15', '31', '17', '11', '26', '46', '23', '28', '38']","['48', '41', '42']","['18', '30']","['14', None]"
967,48 dispatched to IO1,dispatch_io,48,IO1,"['19', '40', '43', '34', '8', '27', '13', '47', '12', '21', '32', '16', '20', '5', '45', '36', '35', '39', '25', '22', '37', '44', '50', '15', '31', '17', '11', '26', '46', '23', '28', '38']","['41', '42']","['18', '30']","['14', '48']"
970,18 finished all bursts,finished,18,CPU0,"['19', '40', '43', '34', '8', '27', '13', '47', '12', '21', '32', '16', '20', '5', '45', '36', '35', '39', '25', '22', '37', '44', '50', '15', '31', '17', '11', '26', '46', '23', '28', '38']","['41', '42']","[None, '30']","['14', '48']"
970,30 finished all bursts,finished,30,CPU1,"['19', '40', '43', '34', '8', '27', '13', '47', '12', '21', '32', '16', '20', '5', '45', '36', '35', '39', '25', '22', '37', '44', '50', '15', '31', '17', '11', '26', '46', '23', '28', '38']","['41', '42']","[None, None]","['14', '48']"
970,48 finished I/O → ready queue,io_to_ready,48,IO1,"['19', '40', '43', '34', '8', '27', '13', '47', '12', '21', '32', '16', '20', '5', '45', '36', '35', '39', '25', '22', '37', '44', '50', '15', '31', '17', '11', '26', '46', '23', '28', '38', '48']","['41', '42']","[None, None]","['14', None]"
970,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['40', '43', '34', '8', '27', '13', '47', '12', '21', '32', '16', '20', '5', '45', '36', '35', '39', '25', '22', '37', '44', '50', '15', '31', '17', '11', '26', '46', '23', '28', '38', '48']","['41', '42']","['19', None]","['14', None]"
970,40 dispatched to CPU1,dispatch_cpu,40,CPU1,"['43', '34', '8', '27', '13', '47', '12', '21', '32', '16', '20', '5', '45', '36', '35', '39', '25', '22', '37', '44', '50', '15', '31', '17', '11', '26', '46', '23', '28', '38', '48']","['41', '42']","['19', '40']","['14', None]"
970,41 dispatched to IO1,dispatch_io,41,IO1,"['43', '34', '8', '27', '13', '47', '12', '21', '32', '16', '20', '5', '45', '36', '35', '39', '25', '22', '37', '44', '50', '15', '31', '17', '11', '26', '46', '23', '28', '38', '48']",['42'],"['19', '40']","['14', '41']"
971,40 finished CPU → wait queue,cpu_to_io,40,CPU1,"['43', '34', '8', '27', '13', '47', '12', '21', '32', '16', '20', '5', '45', '36', '35', '39', '25', '22', '37', '44', '50', '15', '31', '17', '11', '26', '46', '23', '28', '38', '48']","['42', '40']","['19', None]","['14', '41']"
971,43 dispatched to CPU1,dispatch_cpu,43,CPU1,"['34', '8', '27', '13', '47', '12', '21', '32', '16', '20', '5', '45', '36', '35', '39', '25', '22', '37', '44', '50', '15', '31', '17', '11', '26', '46', '23', '28', '38', '48']","['42', '40']","['19', '43']","['14', '41']"
975,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,"['34', '8', '27', '13', '47', '12', '21', '32', '16', '20', '5', '45', '36', '35', '39', '25', '22', '37', '44', '50', '15', '31', '17', '11', '26', '46', '23', '28', '38', '48', '19']","['42', '40']","[None, '43']","['14', '41']"
975,34 dispatched to CPU0,dispatch_cpu,34,CPU0,"['8', '27', '13', '47', '12', '21', '32', '16', '20', '5', '45', '36', '35', '39', '25', '22', '37', '44', '50', '15', '31', '17', '11', '26', '46', '23', '28', '38', '48', '19']","['42', '40']","['34', '43']","['14', '41']"
976,43 preempted (RR quantum expired),preempt_cpu,43,CPU1,"['8', '27', '13', '47', '12', '21', '32', '16', '20', '5', '45', '36', '35', '39', '25', '22', '37', '44', '50', '15', '31', '17', '11', '26', '46', '23', '28', '38', '48', '19', '43']","['42', '40']","['34', None]","['14', '41']"
976,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['27', '13', '47', '12', '21', '32', '16', '20', '5', '45', '36', '35', '39', '25', '22', '37', '44', '50', '15', '31', '17', '11', '26', '46', '23', '28', '38', '48', '19', '43']","['42', '40']","['34', '8']","['14', '41']"
978,8 finished CPU → ready queue,cpu_to_ready,8,CPU1,"['27', '13', '47', '12', '21', '32', '16', '20', '5', '45', '36', '35', '39', '25', '22', '37', '44', '50', '15', '31', '17', '11', '26', '46', '23', '28', '38', '48', '19', '43', '8']","['42', '40']","['34', None]","['14', '41']"
978,14 finished I/O → ready queue,io_to_ready,14,IO0,"['27', '13', '47', '12', '21', '32', '16', '20', '5', '45', '36', '35', '39', '25', '22', '37', '44', '50', '15', '31', '17', '11', '26', '46', '23', '28', '38', '48', '19', '43', '8', '14']","['42', '40']","['34', None]","[None, '41']"
978,27 dispatched to CPU1,dispatch_cpu,27,CPU1,"['13', '47', '12', '21', '32', '16', '20', '5', '45', '36', '35', '39', '25', '22', '37', '44', '50', '15', '31', '17', '11', '26', '46', '23', '28', '38', '48', '19', '43', '8', '14']","['42', '40']","['34', '27']","[None, '41']"
978,42 dispatched to IO0,dispatch_io,42,IO0,"['13', '47', '12', '21', '32', '16', '20', '5', '45', '36', '35', '39', '25', '22', '37', '44', '50', '15', '31', '17', '11', '26', '46', '23', '28', '38', '48', '19', '43', '8', '14']",['40'],"['34', '27']","['42', '41']"
980,34 preempted (RR quantum expired),preempt_cpu,34,CPU0,"['13', '47', '12', '21', '32', '16', '20', '5', '45', '36', '35', '39', '25', '22', '37', '44', '50', '15', '31', '17', '11', '26', '46', '23', '28', '38', '48', '19', '43', '8', '14', '34']",['40'],"[None, '27']","['42', '41']"
980,27 finished CPU → wait queue,cpu_to_io,27,CPU1,"['13', '47', '12', '21', '32', '16', '20', '5', '45', '36', '35', '39', '25', '22', '37', '44', '50', '15', '31', '17', '11', '26', '46', '23', '28', '38', '48', '19', '43', '8', '14', '34']","['40', '27']","[None, None]","['42', '41']"
980,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['47', '12', '21', '32', '16', '20', '5', '45', '36', '35', '39', '25', '22', '37', '44', '50', '15', '31', '17', '11', '26', '46', '23', '28', '38', '48', '19', '43', '8', '14', '34']","['40', '27']","['13', None]","['42', '41']"
980,47 dispatched to CPU1,dispatch_cpu,47,CPU1,"['12', '21', '32', '16', '20', '5', '45', '36', '35', '39', '25', '22', '37', '44', '50', '15', '31', '17', '11', '26', '46', '23', '28', '38', '48', '19', '43', '8', '14', '34']","['40', '27']","['13', '47']","['42', '41']"
981,47 finished CPU → ready queue,cpu_to_ready,47,CPU1,"['12', '21', '32', '16', '20', '5', '45', '36', '35', '39', '25', '22', '37', '44', '50', '15', '31', '17', '11', '26', '46', '23', '28', '38', '48', '19', '43', '8', '14', '34', '47']","['40', '27']","['13', None]","['42', '41']"
981,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['21', '32', '16', '20', '5', '45', '36', '35', '39', '25', '22', '37', '44', '50', '15', '31', '17', '11', '26', '46', '23', '28', '38', '48', '19', '43', '8', '14', '34', '47']","['40', '27']","['13', '12']","['42', '41']"
982,13 finished all bursts,finished,13,CPU0,"['21', '32', '16', '20', '5', '45', '36', '35', '39', '25', '22', '37', '44', '50', '15', '31', '17', '11', '26', '46', '23', '28', '38', '48', '19', '43', '8', '14', '34', '47']","['40', '27']","[None, '12']","['42', '41']"
982,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['32', '16', '20', '5', '45', '36', '35', '39', '25', '22', '37', '44', '50', '15', '31', '17', '11', '26', '46', '23', '28', '38', '48', '19', '43', '8', '14', '34', '47']","['40', '27']","['21', '12']","['42', '41']"
983,12 finished CPU → wait queue,cpu_to_io,12,CPU1,"['32', '16', '20', '5', '45', '36', '35', '39', '25', '22', '37', '44', '50', '15', '31', '17', '11', '26', '46', '23', '28', '38', '48', '19', '43', '8', '14', '34', '47']","['40', '27', '12']","['21', None]","['42', '41']"
983,41 finished I/O → ready queue,io_to_ready,41,IO1,"['32', '16', '20', '5', '45', '36', '35', '39', '25', '22', '37', '44', '50', '15', '31', '17', '11', '26', '46', '23', '28', '38', '48', '19', '43', '8', '14', '34', '47', '41']","['40', '27', '12']","['21', None]","['42', None]"
983,32 dispatched to CPU1,dispatch_cpu,32,CPU1,"['16', '20', '5', '45', '36', '35', '39', '25', '22', '37', '44', '50', '15', '31', '17', '11', '26', '46', '23', '28', '38', '48', '19', '43', '8', '14', '34', '47', '41']","['40', '27', '12']","['21', '32']","['42', None]"
983,40 dispatched to IO1,dispatch_io,40,IO1,"['16', '20', '5', '45', '36', '35', '39', '25', '22', '37', '44', '50', '15', '31', '17', '11', '26', '46', '23', '28', '38', '48', '19', '43', '8', '14', '34', '47', '41']","['27', '12']","['21', '32']","['42', '40']"
984,21 finished CPU → ready queue,cpu_to_ready,21,CPU0,"['16', '20', '5', '45', '36', '35', '39', '25', '22', '37', '44', '50', '15', '31', '17', '11', '26', '46', '23', '28', '38', '48', '19', '43', '8', '14', '34', '47', '41', '21']","['27', '12']","[None, '32']","['42', '40']"
984,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['20', '5', '45', '36', '35', '39', '25', '22', '37', '44', '50', '15', '31', '17', '11', '26', '46', '23', '28', '38', '48', '19', '43', '8', '14', '34', '47', '41', '21']","['27', '12']","['16', '32']","['42', '40']"
988,16 finished CPU → ready queue,cpu_to_ready,16,CPU0,"['20', '5', '45', '36', '35', '39', '25', '22', '37', '44', '50', '15', '31', '17', '11', '26', '46', '23', '28', '38', '48', '19', '43', '8', '14', '34', '47', '41', '21', '16']","['27', '12']","[None, '32']","['42', '40']"
988,32 preempted (RR quantum expired),preempt_cpu,32,CPU1,"['20', '5', '45', '36', '35', '39', '25', '22', '37', '44', '50', '15', '31', '17', '11', '26', '46', '23', '28', '38', '48', '19', '43', '8', '14', '34', '47', '41', '21', '16', '32']","['27', '12']","[None, None]","['42', '40']"
988,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['5', '45', '36', '35', '39', '25', '22', '37', '44', '50', '15', '31', '17', '11', '26', '46', '23', '28', '38', '48', '19', '43', '8', '14', '34', '47', '41', '21', '16', '32']","['27', '12']","['20', None]","['42', '40']"
988,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['45', '36', '35', '39', '25', '22', '37', '44', '50', '15', '31', '17', '11', '26', '46', '23', '28', '38', '48', '19', '43', '8', '14', '34', '47', '41', '21', '16', '32']","['27', '12']","['20', '5']","['42', '40']"
993,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,"['45', '36', '35', '39', '25', '22', '37', '44', '50', '15', '31', '17', '11', '26', '46', '23', '28', '38', '48', '19', '43', '8', '14', '34', '47', '41', '21', '16', '32', '20']","['27', '12']","[None, '5']","['42', '40']"
993,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['45', '36', '35', '39', '25', '22', '37', '44', '50', '15', '31', '17', '11', '26', '46', '23', '28', '38', '48', '19', '43', '8', '14', '34', '47', '41', '21', '16', '32', '20', '5']","['27', '12']","[None, None]","['42', '40']"
993,45 dispatched to CPU0,dispatch_cpu,45,CPU0,"['36', '35', '39', '25', '22', '37', '44', '50', '15', '31', '17', '11', '26', '46', '23', '28', '38', '48', '19', '43', '8', '14', '34', '47', '41', '21', '16', '32', '20', '5']","['27', '12']","['45', None]","['42', '40']"
993,36 dispatched to CPU1,dispatch_cpu,36,CPU1,"['35', '39', '25', '22', '37', '44', '50', '15', '31', '17', '11', '26', '46', '23', '28', '38', '48', '19', '43', '8', '14', '34', '47', '41', '21', '16', '32', '20', '5']","['27', '12']","['45', '36']","['42', '40']"
998,45 preempted (RR quantum expired),preempt_cpu,45,CPU0,"['35', '39', '25', '22', '37', '44', '50', '15', '31', '17', '11', '26', '46', '23', '28', '38', '48', '19', '43', '8', '14', '34', '47', '41', '21', '16', '32', '20', '5', '45']","['27', '12']","[None, '36']","['42', '40']"
998,36 preempted (RR quantum expired),preempt_cpu,36,CPU1,"['35', '39', '25', '22', '37', '44', '50', '15', '31', '17', '11', '26', '46', '23', '28', '38', '48', '19', '43', '8', '14', '34', '47', '41', '21', '16', '32', '20', '5', '45', '36']","['27', '12']","[None, None]","['42', '40']"
998,35 dispatched to CPU0,dispatch_cpu,35,CPU0,"['39', '25', '22', '37', '44', '50', '15', '31', '17', '11', '26', '46', '23', '28', '38', '48', '19', '43', '8', '14', '34', '47', '41', '21', '16', '32', '20', '5', '45', '36']","['27', '12']","['35', None]","['42', '40']"
998,39 dispatched to CPU1,dispatch_cpu,39,CPU1,"['25', '22', '37', '44', '50', '15', '31', '17', '11', '26', '46', '23', '28', '38', '48', '19', '43', '8', '14', '34', '47', '41', '21', '16', '32', '20', '5', '45', '36']","['27', '12']","['35', '39']","['42', '40']"
999,35 finished CPU → wait queue,cpu_to_io,35,CPU0,"['25', '22', '37', '44', '50', '15', '31', '17', '11', '26', '46', '23', '28', '38', '48', '19', '43', '8', '14', '34', '47', '41', '21', '16', '32', '20', '5', '45', '36']","['27', '12', '35']","[None, '39']","['42', '40']"
999,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['22', '37', '44', '50', '15', '31', '17', '11', '26', '46', '23', '28', '38', '48', '19', '43', '8', '14', '34', '47', '41', '21', '16', '32', '20', '5', '45', '36']","['27', '12', '35']","['25', '39']","['42', '40']"
1000,25 finished CPU → ready queue,cpu_to_ready,25,CPU0,"['22', '37', '44', '50', '15', '31', '17', '11', '26', '46', '23', '28', '38', '48', '19', '43', '8', '14', '34', '47', '41', '21', '16', '32', '20', '5', '45', '36', '25']","['27', '12', '35']","[None, '39']","['42', '40']"
1000,39 finished CPU → ready queue,cpu_to_ready,39,CPU1,"['22', '37', '44', '50', '15', '31', '17', '11', '26', '46', '23', '28', '38', '48', '19', '43', '8', '14', '34', '47', '41', '21', '16', '32', '20', '5', '45', '36', '25', '39']","['27', '12', '35']","[None, None]","['42', '40']"
1000,42 finished I/O → ready queue,io_to_ready,42,IO0,"['22', '37', '44', '50', '15', '31', '17', '11', '26', '46', '23', '28', '38', '48', '19', '43', '8', '14', '34', '47', '41', '21', '16', '32', '20', '5', '45', '36', '25', '39', '42']","['27', '12', '35']","[None, None]","[None, '40']"
1000,22 dispatched to CPU0,dispatch_cpu,22,CPU0,"['37', '44', '50', '15', '31', '17', '11', '26', '46', '23', '28', '38', '48', '19', '43', '8', '14', '34', '47', '41', '21', '16', '32', '20', '5', '45', '36', '25', '39', '42']","['27', '12', '35']","['22', None]","[None, '40']"
1000,37 dispatched to CPU1,dispatch_cpu,37,CPU1,"['44', '50', '15', '31', '17', '11', '26', '46', '23', '28', '38', '48', '19', '43', '8', '14', '34', '47', '41', '21', '16', '32', '20', '5', '45', '36', '25', '39', '42']","['27', '12', '35']","['22', '37']","[None, '40']"
1000,27 dispatched to IO0,dispatch_io,27,IO0,"['44', '50', '15', '31', '17', '11', '26', '46', '23', '28', '38', '48', '19', '43', '8', '14', '34', '47', '41', '21', '16', '32', '20', '5', '45', '36', '25', '39', '42']","['12', '35']","['22', '37']","['27', '40']"
1005,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,"['44', '50', '15', '31', '17', '11', '26', '46', '23', '28', '38', '48', '19', '43', '8', '14', '34', '47', '41', '21', '16', '32', '20', '5', '45', '36', '25', '39', '42', '22']","['12', '35']","[None, '37']","['27', '40']"
1005,37 preempted (RR quantum expired),preempt_cpu,37,CPU1,"['44', '50', '15', '31', '17', '11', '26', '46', '23', '28', '38', '48', '19', '43', '8', '14', '34', '47', '41', '21', '16', '32', '20', '5', '45', '36', '25', '39', '42', '22', '37']","['12', '35']","[None, None]","['27', '40']"
1005,40 finished I/O → ready queue,io_to_ready,40,IO1,"['44', '50', '15', '31', '17', '11', '26', '46', '23', '28', '38', '48', '19', '43', '8', '14', '34', '47', '41', '21', '16', '32', '20', '5', '45', '36', '25', '39', '42', '22', '37', '40']","['12', '35']","[None, None]","['27', None]"
1005,44 dispatched to CPU0,dispatch_cpu,44,CPU0,"['50', '15', '31', '17', '11', '26', '46', '23', '28', '38', '48', '19', '43', '8', '14', '34', '47', '41', '21', '16', '32', '20', '5', '45', '36', '25', '39', '42', '22', '37', '40']","['12', '35']","['44', None]","['27', None]"
1005,50 dispatched to CPU1,dispatch_cpu,50,CPU1,"['15', '31', '17', '11', '26', '46', '23', '28', '38', '48', '19', '43', '8', '14', '34', '47', '41', '21', '16', '32', '20', '5', '45', '36', '25', '39', '42', '22', '37', '40']","['12', '35']","['44', '50']","['27', None]"
1005,12 dispatched to IO1,dispatch_io,12,IO1,"['15', '31', '17', '11', '26', '46', '23', '28', '38', '48', '19', '43', '8', '14', '34', '47', '41', '21', '16', '32', '20', '5', '45', '36', '25', '39', '42', '22', '37', '40']",['35'],"['44', '50']","['27', '12']"
1010,44 preempted (RR quantum expired),preempt_cpu,44,CPU0,"['15', '31', '17', '11', '26', '46', '23', '28', '38', '48', '19', '43', '8', '14', '34', '47', '41', '21', '16', '32', '20', '5', '45', '36', '25', '39', '42', '22', '37', '40', '44']",['35'],"[None, '50']","['27', '12']"
1010,50 preempted (RR quantum expired),preempt_cpu,50,CPU1,"['15', '31', '17', '11', '26', '46', '23', '28', '38', '48', '19', '43', '8', '14', '34', '47', '41', '21', '16', '32', '20', '5', '45', '36', '25', '39', '42', '22', '37', '40', '44', '50']",['35'],"[None, None]","['27', '12']"
1010,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['31', '17', '11', '26', '46', '23', '28', '38', '48', '19', '43', '8', '14', '34', '47', '41', '21', '16', '32', '20', '5', '45', '36', '25', '39', '42', '22', '37', '40', '44', '50']",['35'],"['15', None]","['27', '12']"
1010,31 dispatched to CPU1,dispatch_cpu,31,CPU1,"['17', '11', '26', '46', '23', '28', '38', '48', '19', '43', '8', '14', '34', '47', '41', '21', '16', '32', '20', '5', '45', '36', '25', '39', '42', '22', '37', '40', '44', '50']",['35'],"['15', '31']","['27', '12']"
1014,27 finished I/O → ready queue,io_to_ready,27,IO0,"['17', '11', '26', '46', '23', '28', '38', '48', '19', '43', '8', '14', '34', '47', '41', '21', '16', '32', '20', '5', '45', '36', '25', '39', '42', '22', '37', '40', '44', '50', '27']",['35'],"['15', '31']","[None, '12']"
1014,35 dispatched to IO0,dispatch_io,35,IO0,"['17', '11', '26', '46', '23', '28', '38', '48', '19', '43', '8', '14', '34', '47', '41', '21', '16', '32', '20', '5', '45', '36', '25', '39', '42', '22', '37', '40', '44', '50', '27']",[],"['15', '31']","['35', '12']"
1015,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,"['17', '11', '26', '46', '23', '28', '38', '48', '19', '43', '8', '14', '34', '47', '41', '21', '16', '32', '20', '5', '45', '36', '25', '39', '42', '22', '37', '40', '44', '50', '27', '15']",[],"[None, '31']","['35', '12']"
1015,31 preempted (RR quantum expired),preempt_cpu,31,CPU1,"['17', '11', '26', '46', '23', '28', '38', '48', '19', '43', '8', '14', '34', '47', '41', '21', '16', '32', '20', '5', '45', '36', '25', '39', '42', '22', '37', '40', '44', '50', '27', '15', '31']",[],"[None, None]","['35', '12']"
1015,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['11', '26', '46', '23', '28', '38', '48', '19', '43', '8', '14', '34', '47', '41', '21', '16', '32', '20', '5', '45', '36', '25', '39', '42', '22', '37', '40', '44', '50', '27', '15', '31']",[],"['17', None]","['35', '12']"
1015,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['26', '46', '23', '28', '38', '48', '19', '43', '8', '14', '34', '47', '41', '21', '16', '32', '20', '5', '45', '36', '25', '39', '42', '22', '37', '40', '44', '50', '27', '15', '31']",[],"['17', '11']","['35', '12']"
1018,17 finished CPU → ready queue,cpu_to_ready,17,CPU0,"['26', '46', '23', '28', '38', '48', '19', '43', '8', '14', '34', '47', '41', '21', '16', '32', '20', '5', '45', '36', '25', '39', '42', '22', '37', '40', '44', '50', '27', '15', '31', '17']",[],"[None, '11']","['35', '12']"
1018,26 dispatched to CPU0,dispatch_cpu,26,CPU0,"['46', '23', '28', '38', '48', '19', '43', '8', '14', '34', '47', '41', '21', '16', '32', '20', '5', '45', '36', '25', '39', '42', '22', '37', '40', '44', '50', '27', '15', '31', '17']",[],"['26', '11']","['35', '12']"
1020,11 preempted (RR quantum expired),preempt_cpu,11,CPU1,"['46', '23', '28', '38', '48', '19', '43', '8', '14', '34', '47', '41', '21', '16', '32', '20', '5', '45', '36', '25', '39', '42', '22', '37', '40', '44', '50', '27', '15', '31', '17', '11']",[],"['26', None]","['35', '12']"
1020,46 dispatched to CPU1,dispatch_cpu,46,CPU1,"['23', '28', '38', '48', '19', '43', '8', '14', '34', '47', '41', '21', '16', '32', '20', '5', '45', '36', '25', '39', '42', '22', '37', '40', '44', '50', '27', '15', '31', '17', '11']",[],"['26', '46']","['35', '12']"
1021,26 finished CPU → wait queue,cpu_to_io,26,CPU0,"['23', '28', '38', '48', '19', '43', '8', '14', '34', '47', '41', '21', '16', '32', '20', '5', '45', '36', '25', '39', '42', '22', '37', '40', '44', '50', '27', '15', '31', '17', '11']",['26'],"[None, '46']","['35', '12']"
1021,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['28', '38', '48', '19', '43', '8', '14', '34', '47', '41', '21', '16', '32', '20', '5', '45', '36', '25', '39', '42', '22', '37', '40', '44', '50', '27', '15', '31', '17', '11']",['26'],"['23', '46']","['35', '12']"
1025,46 preempted (RR quantum expired),preempt_cpu,46,CPU1,"['28', '38', '48', '19', '43', '8', '14', '34', '47', '41', '21', '16', '32', '20', '5', '45', '36', '25', '39', '42', '22', '37', '40', '44', '50', '27', '15', '31', '17', '11', '46']",['26'],"['23', None]","['35', '12']"
1025,28 dispatched to CPU1,dispatch_cpu,28,CPU1,"['38', '48', '19', '43', '8', '14', '34', '47', '41', '21', '16', '32', '20', '5', '45', '36', '25', '39', '42', '22', '37', '40', '44', '50', '27', '15', '31', '17', '11', '46']",['26'],"['23', '28']","['35', '12']"
1026,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,"['38', '48', '19', '43', '8', '14', '34', '47', '41', '21', '16', '32', '20', '5', '45', '36', '25', '39', '42', '22', '37', '40', '44', '50', '27', '15', '31', '17', '11', '46', '23']",['26'],"[None, '28']","['35', '12']"
1026,38 dispatched to CPU0,dispatch_cpu,38,CPU0,"['48', '19', '43', '8', '14', '34', '47', '41', '21', '16', '32', '20', '5', '45', '36', '25', '39', '42', '22', '37', '40', '44', '50', '27', '15', '31', '17', '11', '46', '23']",['26'],"['38', '28']","['35', '12']"
1029,35 finished I/O → ready queue,io_to_ready,35,IO0,"['48', '19', '43', '8', '14', '34', '47', '41', '21', '16', '32', '20', '5', '45', '36', '25', '39', '42', '22', '37', '40', '44', '50', '27', '15', '31', '17', '11', '46', '23', '35']",['26'],"['38', '28']","[None, '12']"
1029,26 dispatched to IO0,dispatch_io,26,IO0,"['48', '19', '43', '8', '14', '34', '47', '41', '21', '16', '32', '20', '5', '45', '36', '25', '39', '42', '22', '37', '40', '44', '50', '27', '15', '31', '17', '11', '46', '23', '35']",[],"['38', '28']","['26', '12']"
1030,28 preempted (RR quantum expired),preempt_cpu,28,CPU1,"['48', '19', '43', '8', '14', '34', '47', '41', '21', '16', '32', '20', '5', '45', '36', '25', '39', '42', '22', '37', '40', '44', '50', '27', '15', '31', '17', '11', '46', '23', '35', '28']",[],"['38', None]","['26', '12']"
1030,48 dispatched to CPU1,dispatch_cpu,48,CPU1,"['19', '43', '8', '14', '34', '47', '41', '21', '16', '32', '20', '5', '45', '36', '25', '39', '42', '22', '37', '40', '44', '50', '27', '15', '31', '17', '11', '46', '23', '35', '28']",[],"['38', '48']","['26', '12']"
1031,38 preempted (RR quantum expired),preempt_cpu,38,CPU0,"['19', '43', '8', '14', '34', '47', '41', '21', '16', '32', '20', '5', '45', '36', '25', '39', '42', '22', '37', '40', '44', '50', '27', '15', '31', '17', '11', '46', '23', '35', '28', '38']",[],"[None, '48']","['26', '12']"
1031,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['43', '8', '14', '34', '47', '41', '21', '16', '32', '20', '5', '45', '36', '25', '39', '42', '22', '37', '40', '44', '50', '27', '15', '31', '17', '11', '46', '23', '35', '28', '38']",[],"['19', '48']","['26', '12']"
1033,12 finished I/O → ready queue,io_to_ready,12,IO1,"['43', '8', '14', '34', '47', '41', '21', '16', '32', '20', '5', '45', '36', '25', '39', '42', '22', '37', '40', '44', '50', '27', '15', '31', '17', '11', '46', '23', '35', '28', '38', '12']",[],"['19', '48']","['26', None]"
1035,19 finished CPU → ready queue,cpu_to_ready,19,CPU0,"['43', '8', '14', '34', '47', '41', '21', '16', '32', '20', '5', '45', '36', '25', '39', '42', '22', '37', '40', '44', '50', '27', '15', '31', '17', '11', '46', '23', '35', '28', '38', '12', '19']",[],"[None, '48']","['26', None]"
1035,48 preempted (RR quantum expired),preempt_cpu,48,CPU1,"['43', '8', '14', '34', '47', '41', '21', '16', '32', '20', '5', '45', '36', '25', '39', '42', '22', '37', '40', '44', '50', '27', '15', '31', '17', '11', '46', '23', '35', '28', '38', '12', '19', '48']",[],"[None, None]","['26', None]"
1035,43 dispatched to CPU0,dispatch_cpu,43,CPU0,"['8', '14', '34', '47', '41', '21', '16', '32', '20', '5', '45', '36', '25', '39', '42', '22', '37', '40', '44', '50', '27', '15', '31', '17', '11', '46', '23', '35', '28', '38', '12', '19', '48']",[],"['43', None]","['26', None]"
1035,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['14', '34', '47', '41', '21', '16', '32', '20', '5', '45', '36', '25', '39', '42', '22', '37', '40', '44', '50', '27', '15', '31', '17', '11', '46', '23', '35', '28', '38', '12', '19', '48']",[],"['43', '8']","['26', None]"
1040,43 preempted (RR quantum expired),preempt_cpu,43,CPU0,"['14', '34', '47', '41', '21', '16', '32', '20', '5', '45', '36', '25', '39', '42', '22', '37', '40', '44', '50', '27', '15', '31', '17', '11', '46', '23', '35', '28', '38', '12', '19', '48', '43']",[],"[None, '8']","['26', None]"
1040,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,"['14', '34', '47', '41', '21', '16', '32', '20', '5', '45', '36', '25', '39', '42', '22', '37', '40', '44', '50', '27', '15', '31', '17', '11', '46', '23', '35', '28', '38', '12', '19', '48', '43', '8']",[],"[None, None]","['26', None]"
1040,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['34', '47', '41', '21', '16', '32', '20', '5', '45', '36', '25', '39', '42', '22', '37', '40', '44', '50', '27', '15', '31', '17', '11', '46', '23', '35', '28', '38', '12', '19', '48', '43', '8']",[],"['14', None]","['26', None]"
1040,34 dispatched to CPU1,dispatch_cpu,34,CPU1,"['47', '41', '21', '16', '32', '20', '5', '45', '36', '25', '39', '42', '22', '37', '40', '44', '50', '27', '15', '31', '17', '11', '46', '23', '35', '28', '38', '12', '19', '48', '43', '8']",[],"['14', '34']","['26', None]"
1041,34 finished all bursts,finished,34,CPU1,"['47', '41', '21', '16', '32', '20', '5', '45', '36', '25', '39', '42', '22', '37', '40', '44', '50', '27', '15', '31', '17', '11', '46', '23', '35', '28', '38', '12', '19', '48', '43', '8']",[],"['14', None]","['26', None]"
1041,47 dispatched to CPU1,dispatch_cpu,47,CPU1,"['41', '21', '16', '32', '20', '5', '45', '36', '25', '39', '42', '22', '37', '40', '44', '50', '27', '15', '31', '17', '11', '46', '23', '35', '28', '38', '12', '19', '48', '43', '8']",[],"['14', '47']","['26', None]"
1045,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,"['41', '21', '16', '32', '20', '5', '45', '36', '25', '39', '42', '22', '37', '40', '44', '50', '27', '15', '31', '17', '11', '46', '23', '35', '28', '38', '12', '19', '48', '43', '8', '14']",[],"[None, '47']","['26', None]"
1045,26 finished I/O → ready queue,io_to_ready,26,IO0,"['41', '21', '16', '32', '20', '5', '45', '36', '25', '39', '42', '22', '37', '40', '44', '50', '27', '15', '31', '17', '11', '46', '23', '35', '28', '38', '12', '19', '48', '43', '8', '14', '26']",[],"[None, '47']","[None, None]"
1045,41 dispatched to CPU0,dispatch_cpu,41,CPU0,"['21', '16', '32', '20', '5', '45', '36', '25', '39', '42', '22', '37', '40', '44', '50', '27', '15', '31', '17', '11', '46', '23', '35', '28', '38', '12', '19', '48', '43', '8', '14', '26']",[],"['41', '47']","[None, None]"
1046,47 preempted (RR quantum expired),preempt_cpu,47,CPU1,"['21', '16', '32', '20', '5', '45', '36', '25', '39', '42', '22', '37', '40', '44', '50', '27', '15', '31', '17', '11', '46', '23', '35', '28', '38', '12', '19', '48', '43', '8', '14', '26', '47']",[],"['41', None]","[None, None]"
1046,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['16', '32', '20', '5', '45', '36', '25', '39', '42', '22', '37', '40', '44', '50', '27', '15', '31', '17', '11', '46', '23', '35', '28', '38', '12', '19', '48', '43', '8', '14', '26', '47']",[],"['41', '21']","[None, None]"
1050,41 preempted (RR quantum expired),preempt_cpu,41,CPU0,"['16', '32', '20', '5', '45', '36', '25', '39', '42', '22', '37', '40', '44', '50', '27', '15', '31', '17', '11', '46', '23', '35', '28', '38', '12', '19', '48', '43', '8', '14', '26', '47', '41']",[],"[None, '21']","[None, None]"
1050,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['32', '20', '5', '45', '36', '25', '39', '42', '22', '37', '40', '44', '50', '27', '15', '31', '17', '11', '46', '23', '35', '28', '38', '12', '19', '48', '43', '8', '14', '26', '47', '41']",[],"['16', '21']","[None, None]"
1051,21 preempted (RR quantum expired),preempt_cpu,21,CPU1,"['32', '20', '5', '45', '36', '25', '39', '42', '22', '37', '40', '44', '50', '27', '15', '31', '17', '11', '46', '23', '35', '28', '38', '12', '19', '48', '43', '8', '14', '26', '47', '41', '21']",[],"['16', None]","[None, None]"
1051,32 dispatched to CPU1,dispatch_cpu,32,CPU1,"['20', '5', '45', '36', '25', '39', '42', '22', '37', '40', '44', '50', '27', '15', '31', '17', '11', '46', '23', '35', '28', '38', '12', '19', '48', '43', '8', '14', '26', '47', '41', '21']",[],"['16', '32']","[None, None]"
1054,32 finished CPU → ready queue,cpu_to_ready,32,CPU1,"['20', '5', '45', '36', '25', '39', '42', '22', '37', '40', '44', '50', '27', '15', '31', '17', '11', '46', '23', '35', '28', '38', '12', '19', '48', '43', '8', '14', '26', '47', '41', '21', '32']",[],"['16', None]","[None, None]"
1054,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['5', '45', '36', '25', '39', '42', '22', '37', '40', '44', '50', '27', '15', '31', '17', '11', '46', '23', '35', '28', '38', '12', '19', '48', '43', '8', '14', '26', '47', '41', '21', '32']",[],"['16', '20']","[None, None]"
1055,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,"['5', '45', '36', '25', '39', '42', '22', '37', '40', '44', '50', '27', '15', '31', '17', '11', '46', '23', '35', '28', '38', '12', '19', '48', '43', '8', '14', '26', '47', '41', '21', '32', '16']",[],"[None, '20']","[None, None]"
1055,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['45', '36', '25', '39', '42', '22', '37', '40', '44', '50', '27', '15', '31', '17', '11', '46', '23', '35', '28', '38', '12', '19', '48', '43', '8', '14', '26', '47', '41', '21', '32', '16']",[],"['5', '20']","[None, None]"
1058,20 finished all bursts,finished,20,CPU1,"['45', '36', '25', '39', '42', '22', '37', '40', '44', '50', '27', '15', '31', '17', '11', '46', '23', '35', '28', '38', '12', '19', '48', '43', '8', '14', '26', '47', '41', '21', '32', '16']",[],"['5', None]","[None, None]"
1058,45 dispatched to CPU1,dispatch_cpu,45,CPU1,"['36', '25', '39', '42', '22', '37', '40', '44', '50', '27', '15', '31', '17', '11', '46', '23', '35', '28', '38', '12', '19', '48', '43', '8', '14', '26', '47', '41', '21', '32', '16']",[],"['5', '45']","[None, None]"
1060,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['36', '25', '39', '42', '22', '37', '40', '44', '50', '27', '15', '31', '17', '11', '46', '23', '35', '28', '38', '12', '19', '48', '43', '8', '14', '26', '47', '41', '21', '32', '16', '5']",[],"[None, '45']","[None, None]"
1060,36 dispatched to CPU0,dispatch_cpu,36,CPU0,"['25', '39', '42', '22', '37', '40', '44', '50', '27', '15', '31', '17', '11', '46', '23', '35', '28', '38', '12', '19', '48', '43', '8', '14', '26', '47', '41', '21', '32', '16', '5']",[],"['36', '45']","[None, None]"
1062,36 finished CPU → ready queue,cpu_to_ready,36,CPU0,"['25', '39', '42', '22', '37', '40', '44', '50', '27', '15', '31', '17', '11', '46', '23', '35', '28', '38', '12', '19', '48', '43', '8', '14', '26', '47', '41', '21', '32', '16', '5', '36']",[],"[None, '45']","[None, None]"
1062,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['39', '42', '22', '37', '40', '44', '50', '27', '15', '31', '17', '11', '46', '23', '35', '28', '38', '12', '19', '48', '43', '8', '14', '26', '47', '41', '21', '32', '16', '5', '36']",[],"['25', '45']","[None, None]"
1063,45 preempted (RR quantum expired),preempt_cpu,45,CPU1,"['39', '42', '22', '37', '40', '44', '50', '27', '15', '31', '17', '11', '46', '23', '35', '28', '38', '12', '19', '48', '43', '8', '14', '26', '47', '41', '21', '32', '16', '5', '36', '45']",[],"['25', None]","[None, None]"
1063,39 dispatched to CPU1,dispatch_cpu,39,CPU1,"['42', '22', '37', '40', '44', '50', '27', '15', '31', '17', '11', '46', '23', '35', '28', '38', '12', '19', '48', '43', '8', '14', '26', '47', '41', '21', '32', '16', '5', '36', '45']",[],"['25', '39']","[None, None]"
1067,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,"['42', '22', '37', '40', '44', '50', '27', '15', '31', '17', '11', '46', '23', '35', '28', '38', '12', '19', '48', '43', '8', '14', '26', '47', '41', '21', '32', '16', '5', '36', '45', '25']",[],"[None, '39']","[None, None]"
1067,42 dispatched to CPU0,dispatch_cpu,42,CPU0,"['22', '37', '40', '44', '50', '27', '15', '31', '17', '11', '46', '23', '35', '28', '38', '12', '19', '48', '43', '8', '14', '26', '47', '41', '21', '32', '16', '5', '36', '45', '25']",[],"['42', '39']","[None, None]"
1068,39 preempted (RR quantum expired),preempt_cpu,39,CPU1,"['22', '37', '40', '44', '50', '27', '15', '31', '17', '11', '46', '23', '35', '28', '38', '12', '19', '48', '43', '8', '14', '26', '47', '41', '21', '32', '16', '5', '36', '45', '25', '39']",[],"['42', None]","[None, None]"
1068,22 dispatched to CPU1,dispatch_cpu,22,CPU1,"['37', '40', '44', '50', '27', '15', '31', '17', '11', '46', '23', '35', '28', '38', '12', '19', '48', '43', '8', '14', '26', '47', '41', '21', '32', '16', '5', '36', '45', '25', '39']",[],"['42', '22']","[None, None]"
1072,42 preempted (RR quantum expired),preempt_cpu,42,CPU0,"['37', '40', '44', '50', '27', '15', '31', '17', '11', '46', '23', '35', '28', '38', '12', '19', '48', '43', '8', '14', '26', '47', '41', '21', '32', '16', '5', '36', '45', '25', '39', '42']",[],"[None, '22']","[None, None]"
1072,37 dispatched to CPU0,dispatch_cpu,37,CPU0,"['40', '44', '50', '27', '15', '31', '17', '11', '46', '23', '35', '28', '38', '12', '19', '48', '43', '8', '14', '26', '47', '41', '21', '32', '16', '5', '36', '45', '25', '39', '42']",[],"['37', '22']","[None, None]"
1073,22 preempted (RR quantum expired),preempt_cpu,22,CPU1,"['40', '44', '50', '27', '15', '31', '17', '11', '46', '23', '35', '28', '38', '12', '19', '48', '43', '8', '14', '26', '47', '41', '21', '32', '16', '5', '36', '45', '25', '39', '42', '22']",[],"['37', None]","[None, None]"
1073,40 dispatched to CPU1,dispatch_cpu,40,CPU1,"['44', '50', '27', '15', '31', '17', '11', '46', '23', '35', '28', '38', '12', '19', '48', '43', '8', '14', '26', '47', '41', '21', '32', '16', '5', '36', '45', '25', '39', '42', '22']",[],"['37', '40']","[None, None]"
1074,37 finished CPU → ready queue,cpu_to_ready,37,CPU0,"['44', '50', '27', '15', '31', '17', '11', '46', '23', '35', '28', '38', '12', '19', '48', '43', '8', '14', '26', '47', '41', '21', '32', '16', '5', '36', '45', '25', '39', '42', '22', '37']",[],"[None, '40']","[None, None]"
1074,44 dispatched to CPU0,dispatch_cpu,44,CPU0,"['50', '27', '15', '31', '17', '11', '46', '23', '35', '28', '38', '12', '19', '48', '43', '8', '14', '26', '47', '41', '21', '32', '16', '5', '36', '45', '25', '39', '42', '22', '37']",[],"['44', '40']","[None, None]"
1078,40 preempted (RR quantum expired),preempt_cpu,40,CPU1,"['50', '27', '15', '31', '17', '11', '46', '23', '35', '28', '38', '12', '19', '48', '43', '8', '14', '26', '47', '41', '21', '32', '16', '5', '36', '45', '25', '39', '42', '22', '37', '40']",[],"['44', None]","[None, None]"
1078,50 dispatched to CPU1,dispatch_cpu,50,CPU1,"['27', '15', '31', '17', '11', '46', '23', '35', '28', '38', '12', '19', '48', '43', '8', '14', '26', '47', '41', '21', '32', '16', '5', '36', '45', '25', '39', '42', '22', '37', '40']",[],"['44', '50']","[None, None]"
1079,44 preempted (RR quantum expired),preempt_cpu,44,CPU0,"['27', '15', '31', '17', '11', '46', '23', '35', '28', '38', '12', '19', '48', '43', '8', '14', '26', '47', '41', '21', '32', '16', '5', '36', '45', '25', '39', '42', '22', '37', '40', '44']",[],"[None, '50']","[None, None]"
1079,27 dispatched to CPU0,dispatch_cpu,27,CPU0,"['15', '31', '17', '11', '46', '23', '35', '28', '38', '12', '19', '48', '43', '8', '14', '26', '47', '41', '21', '32', '16', '5', '36', '45', '25', '39', '42', '22', '37', '40', '44']",[],"['27', '50']","[None, None]"
1082,50 finished CPU → ready queue,cpu_to_ready,50,CPU1,"['15', '31', '17', '11', '46', '23', '35', '28', '38', '12', '19', '48', '43', '8', '14', '26', '47', '41', '21', '32', '16', '5', '36', '45', '25', '39', '42', '22', '37', '40', '44', '50']",[],"['27', None]","[None, None]"
1082,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['31', '17', '11', '46', '23', '35', '28', '38', '12', '19', '48', '43', '8', '14', '26', '47', '41', '21', '32', '16', '5', '36', '45', '25', '39', '42', '22', '37', '40', '44', '50']",[],"['27', '15']","[None, None]"
1084,27 preempted (RR quantum expired),preempt_cpu,27,CPU0,"['31', '17', '11', '46', '23', '35', '28', '38', '12', '19', '48', '43', '8', '14', '26', '47', '41', '21', '32', '16', '5', '36', '45', '25', '39', '42', '22', '37', '40', '44', '50', '27']",[],"[None, '15']","[None, None]"
1084,31 dispatched to CPU0,dispatch_cpu,31,CPU0,"['17', '11', '46', '23', '35', '28', '38', '12', '19', '48', '43', '8', '14', '26', '47', '41', '21', '32', '16', '5', '36', '45', '25', '39', '42', '22', '37', '40', '44', '50', '27']",[],"['31', '15']","[None, None]"
1087,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,"['17', '11', '46', '23', '35', '28', '38', '12', '19', '48', '43', '8', '14', '26', '47', '41', '21', '32', '16', '5', '36', '45', '25', '39', '42', '22', '37', '40', '44', '50', '27', '15']",[],"['31', None]","[None, None]"
1087,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['11', '46', '23', '35', '28', '38', '12', '19', '48', '43', '8', '14', '26', '47', '41', '21', '32', '16', '5', '36', '45', '25', '39', '42', '22', '37', '40', '44', '50', '27', '15']",[],"['31', '17']","[None, None]"
1089,31 finished CPU → wait queue,cpu_to_io,31,CPU0,"['11', '46', '23', '35', '28', '38', '12', '19', '48', '43', '8', '14', '26', '47', '41', '21', '32', '16', '5', '36', '45', '25', '39', '42', '22', '37', '40', '44', '50', '27', '15']",['31'],"[None, '17']","[None, None]"
1089,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['46', '23', '35', '28', '38', '12', '19', '48', '43', '8', '14', '26', '47', '41', '21', '32', '16', '5', '36', '45', '25', '39', '42', '22', '37', '40', '44', '50', '27', '15']",['31'],"['11', '17']","[None, None]"
1089,31 dispatched to IO0,dispatch_io,31,IO0,"['46', '23', '35', '28', '38', '12', '19', '48', '43', '8', '14', '26', '47', '41', '21', '32', '16', '5', '36', '45', '25', '39', '42', '22', '37', '40', '44', '50', '27', '15']",[],"['11', '17']","['31', None]"
1092,11 finished CPU → wait queue,cpu_to_io,11,CPU0,"['46', '23', '35', '28', '38', '12', '19', '48', '43', '8', '14', '26', '47', '41', '21', '32', '16', '5', '36', '45', '25', '39', '42', '22', '37', '40', '44', '50', '27', '15']",['11'],"[None, '17']","['31', None]"
1092,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,"['46', '23', '35', '28', '38', '12', '19', '48', '43', '8', '14', '26', '47', '41', '21', '32', '16', '5', '36', '45', '25', '39', '42', '22', '37', '40', '44', '50', '27', '15', '17']",['11'],"[None, None]","['31', None]"
1092,46 dispatched to CPU0,dispatch_cpu,46,CPU0,"['23', '35', '28', '38', '12', '19', '48', '43', '8', '14', '26', '47', '41', '21', '32', '16', '5', '36', '45', '25', '39', '42', '22', '37', '40', '44', '50', '27', '15', '17']",['11'],"['46', None]","['31', None]"
1092,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['35', '28', '38', '12', '19', '48', '43', '8', '14', '26', '47', '41', '21', '32', '16', '5', '36', '45', '25', '39', '42', '22', '37', '40', '44', '50', '27', '15', '17']",['11'],"['46', '23']","['31', None]"
1092,11 dispatched to IO1,dispatch_io,11,IO1,"['35', '28', '38', '12', '19', '48', '43', '8', '14', '26', '47', '41', '21', '32', '16', '5', '36', '45', '25', '39', '42', '22', '37', '40', '44', '50', '27', '15', '17']",[],"['46', '23']","['31', '11']"
1093,46 finished CPU → ready queue,cpu_to_ready,46,CPU0,"['35', '28', '38', '12', '19', '48', '43', '8', '14', '26', '47', '41', '21', '32', '16', '5', '36', '45', '25', '39', '42', '22', '37', '40', '44', '50', '27', '15', '17', '46']",[],"[None, '23']","['31', '11']"
1093,35 dispatched to CPU0,dispatch_cpu,35,CPU0,"['28', '38', '12', '19', '48', '43', '8', '14', '26', '47', '41', '21', '32', '16', '5', '36', '45', '25', '39', '42', '22', '37', '40', '44', '50', '27', '15', '17', '46']",[],"['35', '23']","['31', '11']"
1097,23 finished CPU → ready queue,cpu_to_ready,23,CPU1,"['28', '38', '12', '19', '48', '43', '8', '14', '26', '47', '41', '21', '32', '16', '5', '36', '45', '25', '39', '42', '22', '37', '40', '44', '50', '27', '15', '17', '46', '23']",[],"['35', None]","['31', '11']"
1097,28 dispatched to CPU1,dispatch_cpu,28,CPU1,"['38', '12', '19', '48', '43', '8', '14', '26', '47', '41', '21', '32', '16', '5', '36', '45', '25', '39', '42', '22', '37', '40', '44', '50', '27', '15', '17', '46', '23']",[],"['35', '28']","['31', '11']"
1098,35 preempted (RR quantum expired),preempt_cpu,35,CPU0,"['38', '12', '19', '48', '43', '8', '14', '26', '47', '41', '21', '32', '16', '5', '36', '45', '25', '39', '42', '22', '37', '40', '44', '50', '27', '15', '17', '46', '23', '35']",[],"[None, '28']","['31', '11']"
1098,38 dispatched to CPU0,dispatch_cpu,38,CPU0,"['12', '19', '48', '43', '8', '14', '26', '47', '41', '21', '32', '16', '5', '36', '45', '25', '39', '42', '22', '37', '40', '44', '50', '27', '15', '17', '46', '23', '35']",[],"['38', '28']","['31', '11']"
1101,28 finished CPU → ready queue,cpu_to_ready,28,CPU1,"['12', '19', '48', '43', '8', '14', '26', '47', '41', '21', '32', '16', '5', '36', '45', '25', '39', '42', '22', '37', '40', '44', '50', '27', '15', '17', '46', '23', '35', '28']",[],"['38', None]","['31', '11']"
1101,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['19', '48', '43', '8', '14', '26', '47', '41', '21', '32', '16', '5', '36', '45', '25', '39', '42', '22', '37', '40', '44', '50', '27', '15', '17', '46', '23', '35', '28']",[],"['38', '12']","['31', '11']"
1103,38 preempted (RR quantum expired),preempt_cpu,38,CPU0,"['19', '48', '43', '8', '14', '26', '47', '41', '21', '32', '16', '5', '36', '45', '25', '39', '42', '22', '37', '40', '44', '50', '27', '15', '17', '46', '23', '35', '28', '38']",[],"[None, '12']","['31', '11']"
1103,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['48', '43', '8', '14', '26', '47', '41', '21', '32', '16', '5', '36', '45', '25', '39', '42', '22', '37', '40', '44', '50', '27', '15', '17', '46', '23', '35', '28', '38']",[],"['19', '12']","['31', '11']"
1105,19 finished all bursts,finished,19,CPU0,"['48', '43', '8', '14', '26', '47', '41', '21', '32', '16', '5', '36', '45', '25', '39', '42', '22', '37', '40', '44', '50', '27', '15', '17', '46', '23', '35', '28', '38']",[],"[None, '12']","['31', '11']"
1105,48 dispatched to CPU0,dispatch_cpu,48,CPU0,"['43', '8', '14', '26', '47', '41', '21', '32', '16', '5', '36', '45', '25', '39', '42', '22', '37', '40', '44', '50', '27', '15', '17', '46', '23', '35', '28', '38']",[],"['48', '12']","['31', '11']"
1106,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['43', '8', '14', '26', '47', '41', '21', '32', '16', '5', '36', '45', '25', '39', '42', '22', '37', '40', '44', '50', '27', '15', '17', '46', '23', '35', '28', '38', '12']",[],"['48', None]","['31', '11']"
1106,43 dispatched to CPU1,dispatch_cpu,43,CPU1,"['8', '14', '26', '47', '41', '21', '32', '16', '5', '36', '45', '25', '39', '42', '22', '37', '40', '44', '50', '27', '15', '17', '46', '23', '35', '28', '38', '12']",[],"['48', '43']","['31', '11']"
1110,48 preempted (RR quantum expired),preempt_cpu,48,CPU0,"['8', '14', '26', '47', '41', '21', '32', '16', '5', '36', '45', '25', '39', '42', '22', '37', '40', '44', '50', '27', '15', '17', '46', '23', '35', '28', '38', '12', '48']",[],"[None, '43']","['31', '11']"
1110,31 finished I/O → ready queue,io_to_ready,31,IO0,"['8', '14', '26', '47', '41', '21', '32', '16', '5', '36', '45', '25', '39', '42', '22', '37', '40', '44', '50', '27', '15', '17', '46', '23', '35', '28', '38', '12', '48', '31']",[],"[None, '43']","[None, '11']"
1110,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['14', '26', '47', '41', '21', '32', '16', '5', '36', '45', '25', '39', '42', '22', '37', '40', '44', '50', '27', '15', '17', '46', '23', '35', '28', '38', '12', '48', '31']",[],"['8', '43']","[None, '11']"
1111,43 preempted (RR quantum expired),preempt_cpu,43,CPU1,"['14', '26', '47', '41', '21', '32', '16', '5', '36', '45', '25', '39', '42', '22', '37', '40', '44', '50', '27', '15', '17', '46', '23', '35', '28', '38', '12', '48', '31', '43']",[],"['8', None]","[None, '11']"
1111,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['26', '47', '41', '21', '32', '16', '5', '36', '45', '25', '39', '42', '22', '37', '40', '44', '50', '27', '15', '17', '46', '23', '35', '28', '38', '12', '48', '31', '43']",[],"['8', '14']","[None, '11']"
1114,8 finished all bursts,finished,8,CPU0,"['26', '47', '41', '21', '32', '16', '5', '36', '45', '25', '39', '42', '22', '37', '40', '44', '50', '27', '15', '17', '46', '23', '35', '28', '38', '12', '48', '31', '43']",[],"[None, '14']","[None, '11']"
1114,11 finished I/O → ready queue,io_to_ready,11,IO1,"['26', '47', '41', '21', '32', '16', '5', '36', '45', '25', '39', '42', '22', '37', '40', '44', '50', '27', '15', '17', '46', '23', '35', '28', '38', '12', '48', '31', '43', '11']",[],"[None, '14']","[None, None]"
1114,26 dispatched to CPU0,dispatch_cpu,26,CPU0,"['47', '41', '21', '32', '16', '5', '36', '45', '25', '39', '42', '22', '37', '40', '44', '50', '27', '15', '17', '46', '23', '35', '28', '38', '12', '48', '31', '43', '11']",[],"['26', '14']","[None, None]"
1116,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,"['47', '41', '21', '32', '16', '5', '36', '45', '25', '39', '42', '22', '37', '40', '44', '50', '27', '15', '17', '46', '23', '35', '28', '38', '12', '48', '31', '43', '11', '14']",[],"['26', None]","[None, None]"
1116,47 dispatched to CPU1,dispatch_cpu,47,CPU1,"['41', '21', '32', '16', '5', '36', '45', '25', '39', '42', '22', '37', '40', '44', '50', '27', '15', '17', '46', '23', '35', '28', '38', '12', '48', '31', '43', '11', '14']",[],"['26', '47']","[None, None]"
1119,26 preempted (RR quantum expired),preempt_cpu,26,CPU0,"['41', '21', '32', '16', '5', '36', '45', '25', '39', '42', '22', '37', '40', '44', '50', '27', '15', '17', '46', '23', '35', '28', '38', '12', '48', '31', '43', '11', '14', '26']",[],"[None, '47']","[None, None]"
1119,41 dispatched to CPU0,dispatch_cpu,41,CPU0,"['21', '32', '16', '5', '36', '45', '25', '39', '42', '22', '37', '40', '44', '50', '27', '15', '17', '46', '23', '35', '28', '38', '12', '48', '31', '43', '11', '14', '26']",[],"['41', '47']","[None, None]"
1121,47 preempted (RR quantum expired),preempt_cpu,47,CPU1,"['21', '32', '16', '5', '36', '45', '25', '39', '42', '22', '37', '40', '44', '50', '27', '15', '17', '46', '23', '35', '28', '38', '12', '48', '31', '43', '11', '14', '26', '47']",[],"['41', None]","[None, None]"
1121,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['32', '16', '5', '36', '45', '25', '39', '42', '22', '37', '40', '44', '50', '27', '15', '17', '46', '23', '35', '28', '38', '12', '48', '31', '43', '11', '14', '26', '47']",[],"['41', '21']","[None, None]"
1123,41 finished CPU → wait queue,cpu_to_io,41,CPU0,"['32', '16', '5', '36', '45', '25', '39', '42', '22', '37', '40', '44', '50', '27', '15', '17', '46', '23', '35', '28', '38', '12', '48', '31', '43', '11', '14', '26', '47']",['41'],"[None, '21']","[None, None]"
1123,32 dispatched to CPU0,dispatch_cpu,32,CPU0,"['16', '5', '36', '45', '25', '39', '42', '22', '37', '40', '44', '50', '27', '15', '17', '46', '23', '35', '28', '38', '12', '48', '31', '43', '11', '14', '26', '47']",['41'],"['32', '21']","[None, None]"
1123,41 dispatched to IO0,dispatch_io,41,IO0,"['16', '5', '36', '45', '25', '39', '42', '22', '37', '40', '44', '50', '27', '15', '17', '46', '23', '35', '28', '38', '12', '48', '31', '43', '11', '14', '26', '47']",[],"['32', '21']","['41', None]"
1126,21 preempted (RR quantum expired),preempt_cpu,21,CPU1,"['16', '5', '36', '45', '25', '39', '42', '22', '37', '40', '44', '50', '27', '15', '17', '46', '23', '35', '28', '38', '12', '48', '31', '43', '11', '14', '26', '47', '21']",[],"['32', None]","['41', None]"
1126,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['5', '36', '45', '25', '39', '42', '22', '37', '40', '44', '50', '27', '15', '17', '46', '23', '35', '28', '38', '12', '48', '31', '43', '11', '14', '26', '47', '21']",[],"['32', '16']","['41', None]"
1128,32 preempted (RR quantum expired),preempt_cpu,32,CPU0,"['5', '36', '45', '25', '39', '42', '22', '37', '40', '44', '50', '27', '15', '17', '46', '23', '35', '28', '38', '12', '48', '31', '43', '11', '14', '26', '47', '21', '32']",[],"[None, '16']","['41', None]"
1128,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['36', '45', '25', '39', '42', '22', '37', '40', '44', '50', '27', '15', '17', '46', '23', '35', '28', '38', '12', '48', '31', '43', '11', '14', '26', '47', '21', '32']",[],"['5', '16']","['41', None]"
1129,5 finished CPU → ready queue,cpu_to_ready,5,CPU0,"['36', '45', '25', '39', '42', '22', '37', '40', '44', '50', '27', '15', '17', '46', '23', '35', '28', '38', '12', '48', '31', '43', '11', '14', '26', '47', '21', '32', '5']",[],"[None, '16']","['41', None]"
1129,36 dispatched to CPU0,dispatch_cpu,36,CPU0,"['45', '25', '39', '42', '22', '37', '40', '44', '50', '27', '15', '17', '46', '23', '35', '28', '38', '12', '48', '31', '43', '11', '14', '26', '47', '21', '32', '5']",[],"['36', '16']","['41', None]"
1131,16 finished CPU → ready queue,cpu_to_ready,16,CPU1,"['45', '25', '39', '42', '22', '37', '40', '44', '50', '27', '15', '17', '46', '23', '35', '28', '38', '12', '48', '31', '43', '11', '14', '26', '47', '21', '32', '5', '16']",[],"['36', None]","['41', None]"
1131,45 dispatched to CPU1,dispatch_cpu,45,CPU1,"['25', '39', '42', '22', '37', '40', '44', '50', '27', '15', '17', '46', '23', '35', '28', '38', '12', '48', '31', '43', '11', '14', '26', '47', '21', '32', '5', '16']",[],"['36', '45']","['41', None]"
1134,36 preempted (RR quantum expired),preempt_cpu,36,CPU0,"['25', '39', '42', '22', '37', '40', '44', '50', '27', '15', '17', '46', '23', '35', '28', '38', '12', '48', '31', '43', '11', '14', '26', '47', '21', '32', '5', '16', '36']",[],"[None, '45']","['41', None]"
1134,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['39', '42', '22', '37', '40', '44', '50', '27', '15', '17', '46', '23', '35', '28', '38', '12', '48', '31', '43', '11', '14', '26', '47', '21', '32', '5', '16', '36']",[],"['25', '45']","['41', None]"
1136,45 finished CPU → ready queue,cpu_to_ready,45,CPU1,"['39', '42', '22', '37', '40', '44', '50', '27', '15', '17', '46', '23', '35', '28', '38', '12', '48', '31', '43', '11', '14', '26', '47', '21', '32', '5', '16', '36', '45']",[],"['25', None]","['41', None]"
1136,39 dispatched to CPU1,dispatch_cpu,39,CPU1,"['42', '22', '37', '40', '44', '50', '27', '15', '17', '46', '23', '35', '28', '38', '12', '48', '31', '43', '11', '14', '26', '47', '21', '32', '5', '16', '36', '45']",[],"['25', '39']","['41', None]"
1139,25 finished CPU → ready queue,cpu_to_ready,25,CPU0,"['42', '22', '37', '40', '44', '50', '27', '15', '17', '46', '23', '35', '28', '38', '12', '48', '31', '43', '11', '14', '26', '47', '21', '32', '5', '16', '36', '45', '25']",[],"[None, '39']","['41', None]"
1139,41 finished I/O → ready queue,io_to_ready,41,IO0,"['42', '22', '37', '40', '44', '50', '27', '15', '17', '46', '23', '35', '28', '38', '12', '48', '31', '43', '11', '14', '26', '47', '21', '32', '5', '16', '36', '45', '25', '41']",[],"[None, '39']","[None, None]"
1139,42 dispatched to CPU0,dispatch_cpu,42,CPU0,"['22', '37', '40', '44', '50', '27', '15', '17', '46', '23', '35', '28', '38', '12', '48', '31', '43', '11', '14', '26', '47', '21', '32', '5', '16', '36', '45', '25', '41']",[],"['42', '39']","[None, None]"
1141,39 preempted (RR quantum expired),preempt_cpu,39,CPU1,"['22', '37', '40', '44', '50', '27', '15', '17', '46', '23', '35', '28', '38', '12', '48', '31', '43', '11', '14', '26', '47', '21', '32', '5', '16', '36', '45', '25', '41', '39']",[],"['42', None]","[None, None]"
1141,22 dispatched to CPU1,dispatch_cpu,22,CPU1,"['37', '40', '44', '50', '27', '15', '17', '46', '23', '35', '28', '38', '12', '48', '31', '43', '11', '14', '26', '47', '21', '32', '5', '16', '36', '45', '25', '41', '39']",[],"['42', '22']","[None, None]"
1142,22 finished CPU → wait queue,cpu_to_io,22,CPU1,"['37', '40', '44', '50', '27', '15', '17', '46', '23', '35', '28', '38', '12', '48', '31', '43', '11', '14', '26', '47', '21', '32', '5', '16', '36', '45', '25', '41', '39']",['22'],"['42', None]","[None, None]"
1142,37 dispatched to CPU1,dispatch_cpu,37,CPU1,"['40', '44', '50', '27', '15', '17', '46', '23', '35', '28', '38', '12', '48', '31', '43', '11', '14', '26', '47', '21', '32', '5', '16', '36', '45', '25', '41', '39']",['22'],"['42', '37']","[None, None]"
1142,22 dispatched to IO0,dispatch_io,22,IO0,"['40', '44', '50', '27', '15', '17', '46', '23', '35', '28', '38', '12', '48', '31', '43', '11', '14', '26', '47', '21', '32', '5', '16', '36', '45', '25', '41', '39']",[],"['42', '37']","['22', None]"
1143,42 finished CPU → ready queue,cpu_to_ready,42,CPU0,"['40', '44', '50', '27', '15', '17', '46', '23', '35', '28', '38', '12', '48', '31', '43', '11', '14', '26', '47', '21', '32', '5', '16', '36', '45', '25', '41', '39', '42']",[],"[None, '37']","['22', None]"
1143,40 dispatched to CPU0,dispatch_cpu,40,CPU0,"['44', '50', '27', '15', '17', '46', '23', '35', '28', '38', '12', '48', '31', '43', '11', '14', '26', '47', '21', '32', '5', '16', '36', '45', '25', '41', '39', '42']",[],"['40', '37']","['22', None]"
1147,37 preempted (RR quantum expired),preempt_cpu,37,CPU1,"['44', '50', '27', '15', '17', '46', '23', '35', '28', '38', '12', '48', '31', '43', '11', '14', '26', '47', '21', '32', '5', '16', '36', '45', '25', '41', '39', '42', '37']",[],"['40', None]","['22', None]"
1147,44 dispatched to CPU1,dispatch_cpu,44,CPU1,"['50', '27', '15', '17', '46', '23', '35', '28', '38', '12', '48', '31', '43', '11', '14', '26', '47', '21', '32', '5', '16', '36', '45', '25', '41', '39', '42', '37']",[],"['40', '44']","['22', None]"
1148,40 finished CPU → ready queue,cpu_to_ready,40,CPU0,"['50', '27', '15', '17', '46', '23', '35', '28', '38', '12', '48', '31', '43', '11', '14', '26', '47', '21', '32', '5', '16', '36', '45', '25', '41', '39', '42', '37', '40']",[],"[None, '44']","['22', None]"
1148,50 dispatched to CPU0,dispatch_cpu,50,CPU0,"['27', '15', '17', '46', '23', '35', '28', '38', '12', '48', '31', '43', '11', '14', '26', '47', '21', '32', '5', '16', '36', '45', '25', '41', '39', '42', '37', '40']",[],"['50', '44']","['22', None]"
1152,44 preempted (RR quantum expired),preempt_cpu,44,CPU1,"['27', '15', '17', '46', '23', '35', '28', '38', '12', '48', '31', '43', '11', '14', '26', '47', '21', '32', '5', '16', '36', '45', '25', '41', '39', '42', '37', '40', '44']",[],"['50', None]","['22', None]"
1152,27 dispatched to CPU1,dispatch_cpu,27,CPU1,"['15', '17', '46', '23', '35', '28', '38', '12', '48', '31', '43', '11', '14', '26', '47', '21', '32', '5', '16', '36', '45', '25', '41', '39', '42', '37', '40', '44']",[],"['50', '27']","['22', None]"
1153,50 preempted (RR quantum expired),preempt_cpu,50,CPU0,"['15', '17', '46', '23', '35', '28', '38', '12', '48', '31', '43', '11', '14', '26', '47', '21', '32', '5', '16', '36', '45', '25', '41', '39', '42', '37', '40', '44', '50']",[],"[None, '27']","['22', None]"
1153,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['17', '46', '23', '35', '28', '38', '12', '48', '31', '43', '11', '14', '26', '47', '21', '32', '5', '16', '36', '45', '25', '41', '39', '42', '37', '40', '44', '50']",[],"['15', '27']","['22', None]"
1155,15 finished CPU → ready queue,cpu_to_ready,15,CPU0,"['17', '46', '23', '35', '28', '38', '12', '48', '31', '43', '11', '14', '26', '47', '21', '32', '5', '16', '36', '45', '25', '41', '39', '42', '37', '40', '44', '50', '15']",[],"[None, '27']","['22', None]"
1155,27 finished CPU → ready queue,cpu_to_ready,27,CPU1,"['17', '46', '23', '35', '28', '38', '12', '48', '31', '43', '11', '14', '26', '47', '21', '32', '5', '16', '36', '45', '25', '41', '39', '42', '37', '40', '44', '50', '15', '27']",[],"[None, None]","['22', None]"
1155,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['46', '23', '35', '28', '38', '12', '48', '31', '43', '11', '14', '26', '47', '21', '32', '5', '16', '36', '45', '25', '41', '39', '42', '37', '40', '44', '50', '15', '27']",[],"['17', None]","['22', None]"
1155,46 dispatched to CPU1,dispatch_cpu,46,CPU1,"['23', '35', '28', '38', '12', '48', '31', '43', '11', '14', '26', '47', '21', '32', '5', '16', '36', '45', '25', '41', '39', '42', '37', '40', '44', '50', '15', '27']",[],"['17', '46']","['22', None]"
1159,17 finished CPU → ready queue,cpu_to_ready,17,CPU0,"['23', '35', '28', '38', '12', '48', '31', '43', '11', '14', '26', '47', '21', '32', '5', '16', '36', '45', '25', '41', '39', '42', '37', '40', '44', '50', '15', '27', '17']",[],"[None, '46']","['22', None]"
1159,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['35', '28', '38', '12', '48', '31', '43', '11', '14', '26', '47', '21', '32', '5', '16', '36', '45', '25', '41', '39', '42', '37', '40', '44', '50', '15', '27', '17']",[],"['23', '46']","['22', None]"
1160,23 finished CPU → ready queue,cpu_to_ready,23,CPU0,"['35', '28', '38', '12', '48', '31', '43', '11', '14', '26', '47', '21', '32', '5', '16', '36', '45', '25', '41', '39', '42', '37', '40', '44', '50', '15', '27', '17', '23']",[],"[None, '46']","['22', None]"
1160,46 preempted (RR quantum expired),preempt_cpu,46,CPU1,"['35', '28', '38', '12', '48', '31', '43', '11', '14', '26', '47', '21', '32', '5', '16', '36', '45', '25', '41', '39', '42', '37', '40', '44', '50', '15', '27', '17', '23', '46']",[],"[None, None]","['22', None]"
1160,35 dispatched to CPU0,dispatch_cpu,35,CPU0,"['28', '38', '12', '48', '31', '43', '11', '14', '26', '47', '21', '32', '5', '16', '36', '45', '25', '41', '39', '42', '37', '40', '44', '50', '15', '27', '17', '23', '46']",[],"['35', None]","['22', None]"
1160,28 dispatched to CPU1,dispatch_cpu,28,CPU1,"['38', '12', '48', '31', '43', '11', '14', '26', '47', '21', '32', '5', '16', '36', '45', '25', '41', '39', '42', '37', '40', '44', '50', '15', '27', '17', '23', '46']",[],"['35', '28']","['22', None]"
1164,22 finished I/O → ready queue,io_to_ready,22,IO0,"['38', '12', '48', '31', '43', '11', '14', '26', '47', '21', '32', '5', '16', '36', '45', '25', '41', '39', '42', '37', '40', '44', '50', '15', '27', '17', '23', '46', '22']",[],"['35', '28']","[None, None]"
1165,35 preempted (RR quantum expired),preempt_cpu,35,CPU0,"['38', '12', '48', '31', '43', '11', '14', '26', '47', '21', '32', '5', '16', '36', '45', '25', '41', '39', '42', '37', '40', '44', '50', '15', '27', '17', '23', '46', '22', '35']",[],"[None, '28']","[None, None]"
1165,28 preempted (RR quantum expired),preempt_cpu,28,CPU1,"['38', '12', '48', '31', '43', '11', '14', '26', '47', '21', '32', '5', '16', '36', '45', '25', '41', '39', '42', '37', '40', '44', '50', '15', '27', '17', '23', '46', '22', '35', '28']",[],"[None, None]","[None, None]"
1165,38 dispatched to CPU0,dispatch_cpu,38,CPU0,"['12', '48', '31', '43', '11', '14', '26', '47', '21', '32', '5', '16', '36', '45', '25', '41', '39', '42', '37', '40', '44', '50', '15', '27', '17', '23', '46', '22', '35', '28']",[],"['38', None]","[None, None]"
1165,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['48', '31', '43', '11', '14', '26', '47', '21', '32', '5', '16', '36', '45', '25', '41', '39', '42', '37', '40', '44', '50', '15', '27', '17', '23', '46', '22', '35', '28']",[],"['38', '12']","[None, None]"
1170,38 preempted (RR quantum expired),preempt_cpu,38,CPU0,"['48', '31', '43', '11', '14', '26', '47', '21', '32', '5', '16', '36', '45', '25', '41', '39', '42', '37', '40', '44', '50', '15', '27', '17', '23', '46', '22', '35', '28', '38']",[],"[None, '12']","[None, None]"
1170,12 finished CPU → wait queue,cpu_to_io,12,CPU1,"['48', '31', '43', '11', '14', '26', '47', '21', '32', '5', '16', '36', '45', '25', '41', '39', '42', '37', '40', '44', '50', '15', '27', '17', '23', '46', '22', '35', '28', '38']",['12'],"[None, None]","[None, None]"
1170,48 dispatched to CPU0,dispatch_cpu,48,CPU0,"['31', '43', '11', '14', '26', '47', '21', '32', '5', '16', '36', '45', '25', '41', '39', '42', '37', '40', '44', '50', '15', '27', '17', '23', '46', '22', '35', '28', '38']",['12'],"['48', None]","[None, None]"
1170,31 dispatched to CPU1,dispatch_cpu,31,CPU1,"['43', '11', '14', '26', '47', '21', '32', '5', '16', '36', '45', '25', '41', '39', '42', '37', '40', '44', '50', '15', '27', '17', '23', '46', '22', '35', '28', '38']",['12'],"['48', '31']","[None, None]"
1170,12 dispatched to IO0,dispatch_io,12,IO0,"['43', '11', '14', '26', '47', '21', '32', '5', '16', '36', '45', '25', '41', '39', '42', '37', '40', '44', '50', '15', '27', '17', '23', '46', '22', '35', '28', '38']",[],"['48', '31']","['12', None]"
1172,48 finished CPU → wait queue,cpu_to_io,48,CPU0,"['43', '11', '14', '26', '47', '21', '32', '5', '16', '36', '45', '25', '41', '39', '42', '37', '40', '44', '50', '15', '27', '17', '23', '46', '22', '35', '28', '38']",['48'],"[None, '31']","['12', None]"
1172,43 dispatched to CPU0,dispatch_cpu,43,CPU0,"['11', '14', '26', '47', '21', '32', '5', '16', '36', '45', '25', '41', '39', '42', '37', '40', '44', '50', '15', '27', '17', '23', '46', '22', '35', '28', '38']",['48'],"['43', '31']","['12', None]"
1172,48 dispatched to IO1,dispatch_io,48,IO1,"['11', '14', '26', '47', '21', '32', '5', '16', '36', '45', '25', '41', '39', '42', '37', '40', '44', '50', '15', '27', '17', '23', '46', '22', '35', '28', '38']",[],"['43', '31']","['12', '48']"
1174,43 finished CPU → wait queue,cpu_to_io,43,CPU0,"['11', '14', '26', '47', '21', '32', '5', '16', '36', '45', '25', '41', '39', '42', '37', '40', '44', '50', '15', '27', '17', '23', '46', '22', '35', '28', '38']",['43'],"[None, '31']","['12', '48']"
1174,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['14', '26', '47', '21', '32', '5', '16', '36', '45', '25', '41', '39', '42', '37', '40', '44', '50', '15', '27', '17', '23', '46', '22', '35', '28', '38']",['43'],"['11', '31']","['12', '48']"
1175,31 preempted (RR quantum expired),preempt_cpu,31,CPU1,"['14', '26', '47', '21', '32', '5', '16', '36', '45', '25', '41', '39', '42', '37', '40', '44', '50', '15', '27', '17', '23', '46', '22', '35', '28', '38', '31']",['43'],"['11', None]","['12', '48']"
1175,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['26', '47', '21', '32', '5', '16', '36', '45', '25', '41', '39', '42', '37', '40', '44', '50', '15', '27', '17', '23', '46', '22', '35', '28', '38', '31']",['43'],"['11', '14']","['12', '48']"
1179,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,"['26', '47', '21', '32', '5', '16', '36', '45', '25', '41', '39', '42', '37', '40', '44', '50', '15', '27', '17', '23', '46', '22', '35', '28', '38', '31', '11']",['43'],"[None, '14']","['12', '48']"
1179,14 finished CPU → wait queue,cpu_to_io,14,CPU1,"['26', '47', '21', '32', '5', '16', '36', '45', '25', '41', '39', '42', '37', '40', '44', '50', '15', '27', '17', '23', '46', '22', '35', '28', '38', '31', '11']","['43', '14']","[None, None]","['12', '48']"
1179,26 dispatched to CPU0,dispatch_cpu,26,CPU0,"['47', '21', '32', '5', '16', '36', '45', '25', '41', '39', '42', '37', '40', '44', '50', '15', '27', '17', '23', '46', '22', '35', '28', '38', '31', '11']","['43', '14']","['26', None]","['12', '48']"
1179,47 dispatched to CPU1,dispatch_cpu,47,CPU1,"['21', '32', '5', '16', '36', '45', '25', '41', '39', '42', '37', '40', '44', '50', '15', '27', '17', '23', '46', '22', '35', '28', '38', '31', '11']","['43', '14']","['26', '47']","['12', '48']"
1180,26 finished CPU → ready queue,cpu_to_ready,26,CPU0,"['21', '32', '5', '16', '36', '45', '25', '41', '39', '42', '37', '40', '44', '50', '15', '27', '17', '23', '46', '22', '35', '28', '38', '31', '11', '26']","['43', '14']","[None, '47']","['12', '48']"
1180,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['32', '5', '16', '36', '45', '25', '41', '39', '42', '37', '40', '44', '50', '15', '27', '17', '23', '46', '22', '35', '28', '38', '31', '11', '26']","['43', '14']","['21', '47']","['12', '48']"
1181,21 finished CPU → ready queue,cpu_to_ready,21,CPU0,"['32', '5', '16', '36', '45', '25', '41', '39', '42', '37', '40', '44', '50', '15', '27', '17', '23', '46', '22', '35', '28', '38', '31', '11', '26', '21']","['43', '14']","[None, '47']","['12', '48']"
1181,32 dispatched to CPU0,dispatch_cpu,32,CPU0,"['5', '16', '36', '45', '25', '41', '39', '42', '37', '40', '44', '50', '15', '27', '17', '23', '46', '22', '35', '28', '38', '31', '11', '26', '21']","['43', '14']","['32', '47']","['12', '48']"
1182,47 finished CPU → ready queue,cpu_to_ready,47,CPU1,"['5', '16', '36', '45', '25', '41', '39', '42', '37', '40', '44', '50', '15', '27', '17', '23', '46', '22', '35', '28', '38', '31', '11', '26', '21', '47']","['43', '14']","['32', None]","['12', '48']"
1182,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['16', '36', '45', '25', '41', '39', '42', '37', '40', '44', '50', '15', '27', '17', '23', '46', '22', '35', '28', '38', '31', '11', '26', '21', '47']","['43', '14']","['32', '5']","['12', '48']"
1184,32 finished CPU → wait queue,cpu_to_io,32,CPU0,"['16', '36', '45', '25', '41', '39', '42', '37', '40', '44', '50', '15', '27', '17', '23', '46', '22', '35', '28', '38', '31', '11', '26', '21', '47']","['43', '14', '32']","[None, '5']","['12', '48']"
1184,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['36', '45', '25', '41', '39', '42', '37', '40', '44', '50', '15', '27', '17', '23', '46', '22', '35', '28', '38', '31', '11', '26', '21', '47']","['43', '14', '32']","['16', '5']","['12', '48']"
1187,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['36', '45', '25', '41', '39', '42', '37', '40', '44', '50', '15', '27', '17', '23', '46', '22', '35', '28', '38', '31', '11', '26', '21', '47', '5']","['43', '14', '32']","['16', None]","['12', '48']"
1187,36 dispatched to CPU1,dispatch_cpu,36,CPU1,"['45', '25', '41', '39', '42', '37', '40', '44', '50', '15', '27', '17', '23', '46', '22', '35', '28', '38', '31', '11', '26', '21', '47', '5']","['43', '14', '32']","['16', '36']","['12', '48']"
1189,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,"['45', '25', '41', '39', '42', '37', '40', '44', '50', '15', '27', '17', '23', '46', '22', '35', '28', '38', '31', '11', '26', '21', '47', '5', '16']","['43', '14', '32']","[None, '36']","['12', '48']"
1189,36 finished all bursts,finished,36,CPU1,"['45', '25', '41', '39', '42', '37', '40', '44', '50', '15', '27', '17', '23', '46', '22', '35', '28', '38', '31', '11', '26', '21', '47', '5', '16']","['43', '14', '32']","[None, None]","['12', '48']"
1189,45 dispatched to CPU0,dispatch_cpu,45,CPU0,"['25', '41', '39', '42', '37', '40', '44', '50', '15', '27', '17', '23', '46', '22', '35', '28', '38', '31', '11', '26', '21', '47', '5', '16']","['43', '14', '32']","['45', None]","['12', '48']"
1189,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['41', '39', '42', '37', '40', '44', '50', '15', '27', '17', '23', '46', '22', '35', '28', '38', '31', '11', '26', '21', '47', '5', '16']","['43', '14', '32']","['45', '25']","['12', '48']"
1190,45 finished CPU → wait queue,cpu_to_io,45,CPU0,"['41', '39', '42', '37', '40', '44', '50', '15', '27', '17', '23', '46', '22', '35', '28', '38', '31', '11', '26', '21', '47', '5', '16']","['43', '14', '32', '45']","[None, '25']","['12', '48']"
1190,41 dispatched to CPU0,dispatch_cpu,41,CPU0,"['39', '42', '37', '40', '44', '50', '15', '27', '17', '23', '46', '22', '35', '28', '38', '31', '11', '26', '21', '47', '5', '16']","['43', '14', '32', '45']","['41', '25']","['12', '48']"
1191,48 finished I/O → ready queue,io_to_ready,48,IO1,"['39', '42', '37', '40', '44', '50', '15', '27', '17', '23', '46', '22', '35', '28', '38', '31', '11', '26', '21', '47', '5', '16', '48']","['43', '14', '32', '45']","['41', '25']","['12', None]"
1191,43 dispatched to IO1,dispatch_io,43,IO1,"['39', '42', '37', '40', '44', '50', '15', '27', '17', '23', '46', '22', '35', '28', '38', '31', '11', '26', '21', '47', '5', '16', '48']","['14', '32', '45']","['41', '25']","['12', '43']"
1193,12 finished I/O → ready queue,io_to_ready,12,IO0,"['39', '42', '37', '40', '44', '50', '15', '27', '17', '23', '46', '22', '35', '28', '38', '31', '11', '26', '21', '47', '5', '16', '48', '12']","['14', '32', '45']","['41', '25']","[None, '43']"
1193,14 dispatched to IO0,dispatch_io,14,IO0,"['39', '42', '37', '40', '44', '50', '15', '27', '17', '23', '46', '22', '35', '28', '38', '31', '11', '26', '21', '47', '5', '16', '48', '12']","['32', '45']","['41', '25']","['14', '43']"
1194,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,"['39', '42', '37', '40', '44', '50', '15', '27', '17', '23', '46', '22', '35', '28', '38', '31', '11', '26', '21', '47', '5', '16', '48', '12', '25']","['32', '45']","['41', None]","['14', '43']"
1194,43 finished I/O → ready queue,io_to_ready,43,IO1,"['39', '42', '37', '40', '44', '50', '15', '27', '17', '23', '46', '22', '35', '28', '38', '31', '11', '26', '21', '47', '5', '16', '48', '12', '25', '43']","['32', '45']","['41', None]","['14', None]"
1194,39 dispatched to CPU1,dispatch_cpu,39,CPU1,"['42', '37', '40', '44', '50', '15', '27', '17', '23', '46', '22', '35', '28', '38', '31', '11', '26', '21', '47', '5', '16', '48', '12', '25', '43']","['32', '45']","['41', '39']","['14', None]"
1194,32 dispatched to IO1,dispatch_io,32,IO1,"['42', '37', '40', '44', '50', '15', '27', '17', '23', '46', '22', '35', '28', '38', '31', '11', '26', '21', '47', '5', '16', '48', '12', '25', '43']",['45'],"['41', '39']","['14', '32']"
1195,41 preempted (RR quantum expired),preempt_cpu,41,CPU0,"['42', '37', '40', '44', '50', '15', '27', '17', '23', '46', '22', '35', '28', '38', '31', '11', '26', '21', '47', '5', '16', '48', '12', '25', '43', '41']",['45'],"[None, '39']","['14', '32']"
1195,42 dispatched to CPU0,dispatch_cpu,42,CPU0,"['37', '40', '44', '50', '15', '27', '17', '23', '46', '22', '35', '28', '38', '31', '11', '26', '21', '47', '5', '16', '48', '12', '25', '43', '41']",['45'],"['42', '39']","['14', '32']"
1196,39 finished CPU → wait queue,cpu_to_io,39,CPU1,"['37', '40', '44', '50', '15', '27', '17', '23', '46', '22', '35', '28', '38', '31', '11', '26', '21', '47', '5', '16', '48', '12', '25', '43', '41']","['45', '39']","['42', None]","['14', '32']"
1196,37 dispatched to CPU1,dispatch_cpu,37,CPU1,"['40', '44', '50', '15', '27', '17', '23', '46', '22', '35', '28', '38', '31', '11', '26', '21', '47', '5', '16', '48', '12', '25', '43', '41']","['45', '39']","['42', '37']","['14', '32']"
1198,37 finished all bursts,finished,37,CPU1,"['40', '44', '50', '15', '27', '17', '23', '46', '22', '35', '28', '38', '31', '11', '26', '21', '47', '5', '16', '48', '12', '25', '43', '41']","['45', '39']","['42', None]","['14', '32']"
1198,40 dispatched to CPU1,dispatch_cpu,40,CPU1,"['44', '50', '15', '27', '17', '23', '46', '22', '35', '28', '38', '31', '11', '26', '21', '47', '5', '16', '48', '12', '25', '43', '41']","['45', '39']","['42', '40']","['14', '32']"
1200,42 preempted (RR quantum expired),preempt_cpu,42,CPU0,"['44', '50', '15', '27', '17', '23', '46', '22', '35', '28', '38', '31', '11', '26', '21', '47', '5', '16', '48', '12', '25', '43', '41', '42']","['45', '39']","[None, '40']","['14', '32']"
1200,44 dispatched to CPU0,dispatch_cpu,44,CPU0,"['50', '15', '27', '17', '23', '46', '22', '35', '28', '38', '31', '11', '26', '21', '47', '5', '16', '48', '12', '25', '43', '41', '42']","['45', '39']","['44', '40']","['14', '32']"
1203,44 finished CPU → ready queue,cpu_to_ready,44,CPU0,"['50', '15', '27', '17', '23', '46', '22', '35', '28', '38', '31', '11', '26', '21', '47', '5', '16', '48', '12', '25', '43', '41', '42', '44']","['45', '39']","[None, '40']","['14', '32']"
1203,40 preempted (RR quantum expired),preempt_cpu,40,CPU1,"['50', '15', '27', '17', '23', '46', '22', '35', '28', '38', '31', '11', '26', '21', '47', '5', '16', '48', '12', '25', '43', '41', '42', '44', '40']","['45', '39']","[None, None]","['14', '32']"
1203,50 dispatched to CPU0,dispatch_cpu,50,CPU0,"['15', '27', '17', '23', '46', '22', '35', '28', '38', '31', '11', '26', '21', '47', '5', '16', '48', '12', '25', '43', '41', '42', '44', '40']","['45', '39']","['50', None]","['14', '32']"
1203,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['27', '17', '23', '46', '22', '35', '28', '38', '31', '11', '26', '21', '47', '5', '16', '48', '12', '25', '43', '41', '42', '44', '40']","['45', '39']","['50', '15']","['14', '32']"
1208,50 preempted (RR quantum expired),preempt_cpu,50,CPU0,"['27', '17', '23', '46', '22', '35', '28', '38', '31', '11', '26', '21', '47', '5', '16', '48', '12', '25', '43', '41', '42', '44', '40', '50']","['45', '39']","[None, '15']","['14', '32']"
1208,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,"['27', '17', '23', '46', '22', '35', '28', '38', '31', '11', '26', '21', '47', '5', '16', '48', '12', '25', '43', '41', '42', '44', '40', '50', '15']","['45', '39']","[None, None]","['14', '32']"
1208,27 dispatched to CPU0,dispatch_cpu,27,CPU0,"['17', '23', '46', '22', '35', '28', '38', '31', '11', '26', '21', '47', '5', '16', '48', '12', '25', '43', '41', '42', '44', '40', '50', '15']","['45', '39']","['27', None]","['14', '32']"
1208,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['23', '46', '22', '35', '28', '38', '31', '11', '26', '21', '47', '5', '16', '48', '12', '25', '43', '41', '42', '44', '40', '50', '15']","['45', '39']","['27', '17']","['14', '32']"
1211,32 finished I/O → ready queue,io_to_ready,32,IO1,"['23', '46', '22', '35', '28', '38', '31', '11', '26', '21', '47', '5', '16', '48', '12', '25', '43', '41', '42', '44', '40', '50', '15', '32']","['45', '39']","['27', '17']","['14', None]"
1211,45 dispatched to IO1,dispatch_io,45,IO1,"['23', '46', '22', '35', '28', '38', '31', '11', '26', '21', '47', '5', '16', '48', '12', '25', '43', '41', '42', '44', '40', '50', '15', '32']",['39'],"['27', '17']","['14', '45']"
1213,27 preempted (RR quantum expired),preempt_cpu,27,CPU0,"['23', '46', '22', '35', '28', '38', '31', '11', '26', '21', '47', '5', '16', '48', '12', '25', '43', '41', '42', '44', '40', '50', '15', '32', '27']",['39'],"[None, '17']","['14', '45']"
1213,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,"['23', '46', '22', '35', '28', '38', '31', '11', '26', '21', '47', '5', '16', '48', '12', '25', '43', '41', '42', '44', '40', '50', '15', '32', '27', '17']",['39'],"[None, None]","['14', '45']"
1213,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['46', '22', '35', '28', '38', '31', '11', '26', '21', '47', '5', '16', '48', '12', '25', '43', '41', '42', '44', '40', '50', '15', '32', '27', '17']",['39'],"['23', None]","['14', '45']"
1213,46 dispatched to CPU1,dispatch_cpu,46,CPU1,"['22', '35', '28', '38', '31', '11', '26', '21', '47', '5', '16', '48', '12', '25', '43', '41', '42', '44', '40', '50', '15', '32', '27', '17']",['39'],"['23', '46']","['14', '45']"
1218,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,"['22', '35', '28', '38', '31', '11', '26', '21', '47', '5', '16', '48', '12', '25', '43', '41', '42', '44', '40', '50', '15', '32', '27', '17', '23']",['39'],"[None, '46']","['14', '45']"
1218,46 preempted (RR quantum expired),preempt_cpu,46,CPU1,"['22', '35', '28', '38', '31', '11', '26', '21', '47', '5', '16', '48', '12', '25', '43', '41', '42', '44', '40', '50', '15', '32', '27', '17', '23', '46']",['39'],"[None, None]","['14', '45']"
1218,22 dispatched to CPU0,dispatch_cpu,22,CPU0,"['35', '28', '38', '31', '11', '26', '21', '47', '5', '16', '48', '12', '25', '43', '41', '42', '44', '40', '50', '15', '32', '27', '17', '23', '46']",['39'],"['22', None]","['14', '45']"
1218,35 dispatched to CPU1,dispatch_cpu,35,CPU1,"['28', '38', '31', '11', '26', '21', '47', '5', '16', '48', '12', '25', '43', '41', '42', '44', '40', '50', '15', '32', '27', '17', '23', '46']",['39'],"['22', '35']","['14', '45']"
1219,14 finished I/O → ready queue,io_to_ready,14,IO0,"['28', '38', '31', '11', '26', '21', '47', '5', '16', '48', '12', '25', '43', '41', '42', '44', '40', '50', '15', '32', '27', '17', '23', '46', '14']",['39'],"['22', '35']","[None, '45']"
1219,39 dispatched to IO0,dispatch_io,39,IO0,"['28', '38', '31', '11', '26', '21', '47', '5', '16', '48', '12', '25', '43', '41', '42', '44', '40', '50', '15', '32', '27', '17', '23', '46', '14']",[],"['22', '35']","['39', '45']"
1223,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,"['28', '38', '31', '11', '26', '21', '47', '5', '16', '48', '12', '25', '43', '41', '42', '44', '40', '50', '15', '32', '27', '17', '23', '46', '14', '22']",[],"[None, '35']","['39', '45']"
1223,35 finished CPU → ready queue,cpu_to_ready,35,CPU1,"['28', '38', '31', '11', '26', '21', '47', '5', '16', '48', '12', '25', '43', '41', '42', '44', '40', '50', '15', '32', '27', '17', '23', '46', '14', '22', '35']",[],"[None, None]","['39', '45']"
1223,28 dispatched to CPU0,dispatch_cpu,28,CPU0,"['38', '31', '11', '26', '21', '47', '5', '16', '48', '12', '25', '43', '41', '42', '44', '40', '50', '15', '32', '27', '17', '23', '46', '14', '22', '35']",[],"['28', None]","['39', '45']"
1223,38 dispatched to CPU1,dispatch_cpu,38,CPU1,"['31', '11', '26', '21', '47', '5', '16', '48', '12', '25', '43', '41', '42', '44', '40', '50', '15', '32', '27', '17', '23', '46', '14', '22', '35']",[],"['28', '38']","['39', '45']"
1224,28 finished CPU → ready queue,cpu_to_ready,28,CPU0,"['31', '11', '26', '21', '47', '5', '16', '48', '12', '25', '43', '41', '42', '44', '40', '50', '15', '32', '27', '17', '23', '46', '14', '22', '35', '28']",[],"[None, '38']","['39', '45']"
1224,31 dispatched to CPU0,dispatch_cpu,31,CPU0,"['11', '26', '21', '47', '5', '16', '48', '12', '25', '43', '41', '42', '44', '40', '50', '15', '32', '27', '17', '23', '46', '14', '22', '35', '28']",[],"['31', '38']","['39', '45']"
1226,31 finished CPU → ready queue,cpu_to_ready,31,CPU0,"['11', '26', '21', '47', '5', '16', '48', '12', '25', '43', '41', '42', '44', '40', '50', '15', '32', '27', '17', '23', '46', '14', '22', '35', '28', '31']",[],"[None, '38']","['39', '45']"
1226,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['26', '21', '47', '5', '16', '48', '12', '25', '43', '41', '42', '44', '40', '50', '15', '32', '27', '17', '23', '46', '14', '22', '35', '28', '31']",[],"['11', '38']","['39', '45']"
1227,11 finished all bursts,finished,11,CPU0,"['26', '21', '47', '5', '16', '48', '12', '25', '43', '41', '42', '44', '40', '50', '15', '32', '27', '17', '23', '46', '14', '22', '35', '28', '31']",[],"[None, '38']","['39', '45']"
1227,26 dispatched to CPU0,dispatch_cpu,26,CPU0,"['21', '47', '5', '16', '48', '12', '25', '43', '41', '42', '44', '40', '50', '15', '32', '27', '17', '23', '46', '14', '22', '35', '28', '31']",[],"['26', '38']","['39', '45']"
1228,38 finished CPU → ready queue,cpu_to_ready,38,CPU1,"['21', '47', '5', '16', '48', '12', '25', '43', '41', '42', '44', '40', '50', '15', '32', '27', '17', '23', '46', '14', '22', '35', '28', '31', '38']",[],"['26', None]","['39', '45']"
1228,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['47', '5', '16', '48', '12', '25', '43', '41', '42', '44', '40', '50', '15', '32', '27', '17', '23', '46', '14', '22', '35', '28', '31', '38']",[],"['26', '21']","['39', '45']"
1231,39 finished I/O → ready queue,io_to_ready,39,IO0,"['47', '5', '16', '48', '12', '25', '43', '41', '42', '44', '40', '50', '15', '32', '27', '17', '23', '46', '14', '22', '35', '28', '31', '38', '39']",[],"['26', '21']","[None, '45']"
1232,26 preempted (RR quantum expired),preempt_cpu,26,CPU0,"['47', '5', '16', '48', '12', '25', '43', '41', '42', '44', '40', '50', '15', '32', '27', '17', '23', '46', '14', '22', '35', '28', '31', '38', '39', '26']",[],"[None, '21']","[None, '45']"
1232,45 finished I/O → ready queue,io_to_ready,45,IO1,"['47', '5', '16', '48', '12', '25', '43', '41', '42', '44', '40', '50', '15', '32', '27', '17', '23', '46', '14', '22', '35', '28', '31', '38', '39', '26', '45']",[],"[None, '21']","[None, None]"
1232,47 dispatched to CPU0,dispatch_cpu,47,CPU0,"['5', '16', '48', '12', '25', '43', '41', '42', '44', '40', '50', '15', '32', '27', '17', '23', '46', '14', '22', '35', '28', '31', '38', '39', '26', '45']",[],"['47', '21']","[None, None]"
1233,21 preempted (RR quantum expired),preempt_cpu,21,CPU1,"['5', '16', '48', '12', '25', '43', '41', '42', '44', '40', '50', '15', '32', '27', '17', '23', '46', '14', '22', '35', '28', '31', '38', '39', '26', '45', '21']",[],"['47', None]","[None, None]"
1233,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['16', '48', '12', '25', '43', '41', '42', '44', '40', '50', '15', '32', '27', '17', '23', '46', '14', '22', '35', '28', '31', '38', '39', '26', '45', '21']",[],"['47', '5']","[None, None]"
1237,47 preempted (RR quantum expired),preempt_cpu,47,CPU0,"['16', '48', '12', '25', '43', '41', '42', '44', '40', '50', '15', '32', '27', '17', '23', '46', '14', '22', '35', '28', '31', '38', '39', '26', '45', '21', '47']",[],"[None, '5']","[None, None]"
1237,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['48', '12', '25', '43', '41', '42', '44', '40', '50', '15', '32', '27', '17', '23', '46', '14', '22', '35', '28', '31', '38', '39', '26', '45', '21', '47']",[],"['16', '5']","[None, None]"
1238,16 finished all bursts,finished,16,CPU0,"['48', '12', '25', '43', '41', '42', '44', '40', '50', '15', '32', '27', '17', '23', '46', '14', '22', '35', '28', '31', '38', '39', '26', '45', '21', '47']",[],"[None, '5']","[None, None]"
1238,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['48', '12', '25', '43', '41', '42', '44', '40', '50', '15', '32', '27', '17', '23', '46', '14', '22', '35', '28', '31', '38', '39', '26', '45', '21', '47', '5']",[],"[None, None]","[None, None]"
1238,48 dispatched to CPU0,dispatch_cpu,48,CPU0,"['12', '25', '43', '41', '42', '44', '40', '50', '15', '32', '27', '17', '23', '46', '14', '22', '35', '28', '31', '38', '39', '26', '45', '21', '47', '5']",[],"['48', None]","[None, None]"
1238,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['25', '43', '41', '42', '44', '40', '50', '15', '32', '27', '17', '23', '46', '14', '22', '35', '28', '31', '38', '39', '26', '45', '21', '47', '5']",[],"['48', '12']","[None, None]"
1239,12 finished CPU → wait queue,cpu_to_io,12,CPU1,"['25', '43', '41', '42', '44', '40', '50', '15', '32', '27', '17', '23', '46', '14', '22', '35', '28', '31', '38', '39', '26', '45', '21', '47', '5']",['12'],"['48', None]","[None, None]"
1239,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['43', '41', '42', '44', '40', '50', '15', '32', '27', '17', '23', '46', '14', '22', '35', '28', '31', '38', '39', '26', '45', '21', '47', '5']",['12'],"['48', '25']","[None, None]"
1239,12 dispatched to IO0,dispatch_io,12,IO0,"['43', '41', '42', '44', '40', '50', '15', '32', '27', '17', '23', '46', '14', '22', '35', '28', '31', '38', '39', '26', '45', '21', '47', '5']",[],"['48', '25']","['12', None]"
1243,48 preempted (RR quantum expired),preempt_cpu,48,CPU0,"['43', '41', '42', '44', '40', '50', '15', '32', '27', '17', '23', '46', '14', '22', '35', '28', '31', '38', '39', '26', '45', '21', '47', '5', '48']",[],"[None, '25']","['12', None]"
1243,43 dispatched to CPU0,dispatch_cpu,43,CPU0,"['41', '42', '44', '40', '50', '15', '32', '27', '17', '23', '46', '14', '22', '35', '28', '31', '38', '39', '26', '45', '21', '47', '5', '48']",[],"['43', '25']","['12', None]"
1244,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,"['41', '42', '44', '40', '50', '15', '32', '27', '17', '23', '46', '14', '22', '35', '28', '31', '38', '39', '26', '45', '21', '47', '5', '48', '25']",[],"['43', None]","['12', None]"
1244,41 dispatched to CPU1,dispatch_cpu,41,CPU1,"['42', '44', '40', '50', '15', '32', '27', '17', '23', '46', '14', '22', '35', '28', '31', '38', '39', '26', '45', '21', '47', '5', '48', '25']",[],"['43', '41']","['12', None]"
1248,43 preempted (RR quantum expired),preempt_cpu,43,CPU0,"['42', '44', '40', '50', '15', '32', '27', '17', '23', '46', '14', '22', '35', '28', '31', '38', '39', '26', '45', '21', '47', '5', '48', '25', '43']",[],"[None, '41']","['12', None]"
1248,41 finished CPU → wait queue,cpu_to_io,41,CPU1,"['42', '44', '40', '50', '15', '32', '27', '17', '23', '46', '14', '22', '35', '28', '31', '38', '39', '26', '45', '21', '47', '5', '48', '25', '43']",['41'],"[None, None]","['12', None]"
1248,42 dispatched to CPU0,dispatch_cpu,42,CPU0,"['44', '40', '50', '15', '32', '27', '17', '23', '46', '14', '22', '35', '28', '31', '38', '39', '26', '45', '21', '47', '5', '48', '25', '43']",['41'],"['42', None]","['12', None]"
1248,44 dispatched to CPU1,dispatch_cpu,44,CPU1,"['40', '50', '15', '32', '27', '17', '23', '46', '14', '22', '35', '28', '31', '38', '39', '26', '45', '21', '47', '5', '48', '25', '43']",['41'],"['42', '44']","['12', None]"
1248,41 dispatched to IO1,dispatch_io,41,IO1,"['40', '50', '15', '32', '27', '17', '23', '46', '14', '22', '35', '28', '31', '38', '39', '26', '45', '21', '47', '5', '48', '25', '43']",[],"['42', '44']","['12', '41']"
1252,42 finished CPU → ready queue,cpu_to_ready,42,CPU0,"['40', '50', '15', '32', '27', '17', '23', '46', '14', '22', '35', '28', '31', '38', '39', '26', '45', '21', '47', '5', '48', '25', '43', '42']",[],"[None, '44']","['12', '41']"
1252,40 dispatched to CPU0,dispatch_cpu,40,CPU0,"['50', '15', '32', '27', '17', '23', '46', '14', '22', '35', '28', '31', '38', '39', '26', '45', '21', '47', '5', '48', '25', '43', '42']",[],"['40', '44']","['12', '41']"
1253,44 preempted (RR quantum expired),preempt_cpu,44,CPU1,"['50', '15', '32', '27', '17', '23', '46', '14', '22', '35', '28', '31', '38', '39', '26', '45', '21', '47', '5', '48', '25', '43', '42', '44']",[],"['40', None]","['12', '41']"
1253,50 dispatched to CPU1,dispatch_cpu,50,CPU1,"['15', '32', '27', '17', '23', '46', '14', '22', '35', '28', '31', '38', '39', '26', '45', '21', '47', '5', '48', '25', '43', '42', '44']",[],"['40', '50']","['12', '41']"
1255,40 finished CPU → wait queue,cpu_to_io,40,CPU0,"['15', '32', '27', '17', '23', '46', '14', '22', '35', '28', '31', '38', '39', '26', '45', '21', '47', '5', '48', '25', '43', '42', '44']",['40'],"[None, '50']","['12', '41']"
1255,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['32', '27', '17', '23', '46', '14', '22', '35', '28', '31', '38', '39', '26', '45', '21', '47', '5', '48', '25', '43', '42', '44']",['40'],"['15', '50']","['12', '41']"
1256,50 finished CPU → wait queue,cpu_to_io,50,CPU1,"['32', '27', '17', '23', '46', '14', '22', '35', '28', '31', '38', '39', '26', '45', '21', '47', '5', '48', '25', '43', '42', '44']","['40', '50']","['15', None]","['12', '41']"
1256,32 dispatched to CPU1,dispatch_cpu,32,CPU1,"['27', '17', '23', '46', '14', '22', '35', '28', '31', '38', '39', '26', '45', '21', '47', '5', '48', '25', '43', '42', '44']","['40', '50']","['15', '32']","['12', '41']"
1260,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,"['27', '17', '23', '46', '14', '22', '35', '28', '31', '38', '39', '26', '45', '21', '47', '5', '48', '25', '43', '42', '44', '15']","['40', '50']","[None, '32']","['12', '41']"
1260,27 dispatched to CPU0,dispatch_cpu,27,CPU0,"['17', '23', '46', '14', '22', '35', '28', '31', '38', '39', '26', '45', '21', '47', '5', '48', '25', '43', '42', '44', '15']","['40', '50']","['27', '32']","['12', '41']"
1261,32 preempted (RR quantum expired),preempt_cpu,32,CPU1,"['17', '23', '46', '14', '22', '35', '28', '31', '38', '39', '26', '45', '21', '47', '5', '48', '25', '43', '42', '44', '15', '32']","['40', '50']","['27', None]","['12', '41']"
1261,41 finished I/O → ready queue,io_to_ready,41,IO1,"['17', '23', '46', '14', '22', '35', '28', '31', '38', '39', '26', '45', '21', '47', '5', '48', '25', '43', '42', '44', '15', '32', '41']","['40', '50']","['27', None]","['12', None]"
1261,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['23', '46', '14', '22', '35', '28', '31', '38', '39', '26', '45', '21', '47', '5', '48', '25', '43', '42', '44', '15', '32', '41']","['40', '50']","['27', '17']","['12', None]"
1261,40 dispatched to IO1,dispatch_io,40,IO1,"['23', '46', '14', '22', '35', '28', '31', '38', '39', '26', '45', '21', '47', '5', '48', '25', '43', '42', '44', '15', '32', '41']",['50'],"['27', '17']","['12', '40']"
1265,27 finished CPU → ready queue,cpu_to_ready,27,CPU0,"['23', '46', '14', '22', '35', '28', '31', '38', '39', '26', '45', '21', '47', '5', '48', '25', '43', '42', '44', '15', '32', '41', '27']",['50'],"[None, '17']","['12', '40']"
1265,17 finished CPU → ready queue,cpu_to_ready,17,CPU1,"['23', '46', '14', '22', '35', '28', '31', '38', '39', '26', '45', '21', '47', '5', '48', '25', '43', '42', '44', '15', '32', '41', '27', '17']",['50'],"[None, None]","['12', '40']"
1265,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['46', '14', '22', '35', '28', '31', '38', '39', '26', '45', '21', '47', '5', '48', '25', '43', '42', '44', '15', '32', '41', '27', '17']",['50'],"['23', None]","['12', '40']"
1265,46 dispatched to CPU1,dispatch_cpu,46,CPU1,"['14', '22', '35', '28', '31', '38', '39', '26', '45', '21', '47', '5', '48', '25', '43', '42', '44', '15', '32', '41', '27', '17']",['50'],"['23', '46']","['12', '40']"
1267,12 finished I/O → ready queue,io_to_ready,12,IO0,"['14', '22', '35', '28', '31', '38', '39', '26', '45', '21', '47', '5', '48', '25', '43', '42', '44', '15', '32', '41', '27', '17', '12']",['50'],"['23', '46']","[None, '40']"
1267,50 dispatched to IO0,dispatch_io,50,IO0,"['14', '22', '35', '28', '31', '38', '39', '26', '45', '21', '47', '5', '48', '25', '43', '42', '44', '15', '32', '41', '27', '17', '12']",[],"['23', '46']","['50', '40']"
1269,46 finished CPU → ready queue,cpu_to_ready,46,CPU1,"['14', '22', '35', '28', '31', '38', '39', '26', '45', '21', '47', '5', '48', '25', '43', '42', '44', '15', '32', '41', '27', '17', '12', '46']",[],"['23', None]","['50', '40']"
1269,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['22', '35', '28', '31', '38', '39', '26', '45', '21', '47', '5', '48', '25', '43', '42', '44', '15', '32', '41', '27', '17', '12', '46']",[],"['23', '14']","['50', '40']"
1270,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,"['22', '35', '28', '31', '38', '39', '26', '45', '21', '47', '5', '48', '25', '43', '42', '44', '15', '32', '41', '27', '17', '12', '46', '23']",[],"[None, '14']","['50', '40']"
1270,22 dispatched to CPU0,dispatch_cpu,22,CPU0,"['35', '28', '31', '38', '39', '26', '45', '21', '47', '5', '48', '25', '43', '42', '44', '15', '32', '41', '27', '17', '12', '46', '23']",[],"['22', '14']","['50', '40']"
1274,22 finished CPU → ready queue,cpu_to_ready,22,CPU0,"['35', '28', '31', '38', '39', '26', '45', '21', '47', '5', '48', '25', '43', '42', '44', '15', '32', '41', '27', '17', '12', '46', '23', '22']",[],"[None, '14']","['50', '40']"
1274,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,"['35', '28', '31', '38', '39', '26', '45', '21', '47', '5', '48', '25', '43', '42', '44', '15', '32', '41', '27', '17', '12', '46', '23', '22', '14']",[],"[None, None]","['50', '40']"
1274,35 dispatched to CPU0,dispatch_cpu,35,CPU0,"['28', '31', '38', '39', '26', '45', '21', '47', '5', '48', '25', '43', '42', '44', '15', '32', '41', '27', '17', '12', '46', '23', '22', '14']",[],"['35', None]","['50', '40']"
1274,28 dispatched to CPU1,dispatch_cpu,28,CPU1,"['31', '38', '39', '26', '45', '21', '47', '5', '48', '25', '43', '42', '44', '15', '32', '41', '27', '17', '12', '46', '23', '22', '14']",[],"['35', '28']","['50', '40']"
1278,28 finished CPU → ready queue,cpu_to_ready,28,CPU1,"['31', '38', '39', '26', '45', '21', '47', '5', '48', '25', '43', '42', '44', '15', '32', '41', '27', '17', '12', '46', '23', '22', '14', '28']",[],"['35', None]","['50', '40']"
1278,31 dispatched to CPU1,dispatch_cpu,31,CPU1,"['38', '39', '26', '45', '21', '47', '5', '48', '25', '43', '42', '44', '15', '32', '41', '27', '17', '12', '46', '23', '22', '14', '28']",[],"['35', '31']","['50', '40']"
1279,35 preempted (RR quantum expired),preempt_cpu,35,CPU0,"['38', '39', '26', '45', '21', '47', '5', '48', '25', '43', '42', '44', '15', '32', '41', '27', '17', '12', '46', '23', '22', '14', '28', '35']",[],"[None, '31']","['50', '40']"
1279,31 finished all bursts,finished,31,CPU1,"['38', '39', '26', '45', '21', '47', '5', '48', '25', '43', '42', '44', '15', '32', '41', '27', '17', '12', '46', '23', '22', '14', '28', '35']",[],"[None, None]","['50', '40']"
1279,38 dispatched to CPU0,dispatch_cpu,38,CPU0,"['39', '26', '45', '21', '47', '5', '48', '25', '43', '42', '44', '15', '32', '41', '27', '17', '12', '46', '23', '22', '14', '28', '35']",[],"['38', None]","['50', '40']"
1279,39 dispatched to CPU1,dispatch_cpu,39,CPU1,"['26', '45', '21', '47', '5', '48', '25', '43', '42', '44', '15', '32', '41', '27', '17', '12', '46', '23', '22', '14', '28', '35']",[],"['38', '39']","['50', '40']"
1284,38 preempted (RR quantum expired),preempt_cpu,38,CPU0,"['26', '45', '21', '47', '5', '48', '25', '43', '42', '44', '15', '32', '41', '27', '17', '12', '46', '23', '22', '14', '28', '35', '38']",[],"[None, '39']","['50', '40']"
1284,39 preempted (RR quantum expired),preempt_cpu,39,CPU1,"['26', '45', '21', '47', '5', '48', '25', '43', '42', '44', '15', '32', '41', '27', '17', '12', '46', '23', '22', '14', '28', '35', '38', '39']",[],"[None, None]","['50', '40']"
1284,26 dispatched to CPU0,dispatch_cpu,26,CPU0,"['45', '21', '47', '5', '48', '25', '43', '42', '44', '15', '32', '41', '27', '17', '12', '46', '23', '22', '14', '28', '35', '38', '39']",[],"['26', None]","['50', '40']"
1284,45 dispatched to CPU1,dispatch_cpu,45,CPU1,"['21', '47', '5', '48', '25', '43', '42', '44', '15', '32', '41', '27', '17', '12', '46', '23', '22', '14', '28', '35', '38', '39']",[],"['26', '45']","['50', '40']"
1285,26 finished CPU → ready queue,cpu_to_ready,26,CPU0,"['21', '47', '5', '48', '25', '43', '42', '44', '15', '32', '41', '27', '17', '12', '46', '23', '22', '14', '28', '35', '38', '39', '26']",[],"[None, '45']","['50', '40']"
1285,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['47', '5', '48', '25', '43', '42', '44', '15', '32', '41', '27', '17', '12', '46', '23', '22', '14', '28', '35', '38', '39', '26']",[],"['21', '45']","['50', '40']"
1287,40 finished I/O → ready queue,io_to_ready,40,IO1,"['47', '5', '48', '25', '43', '42', '44', '15', '32', '41', '27', '17', '12', '46', '23', '22', '14', '28', '35', '38', '39', '26', '40']",[],"['21', '45']","['50', None]"
1288,21 finished CPU → ready queue,cpu_to_ready,21,CPU0,"['47', '5', '48', '25', '43', '42', '44', '15', '32', '41', '27', '17', '12', '46', '23', '22', '14', '28', '35', '38', '39', '26', '40', '21']",[],"[None, '45']","['50', None]"
1288,50 finished I/O → ready queue,io_to_ready,50,IO0,"['47', '5', '48', '25', '43', '42', '44', '15', '32', '41', '27', '17', '12', '46', '23', '22', '14', '28', '35', '38', '39', '26', '40', '21', '50']",[],"[None, '45']","[None, None]"
1288,47 dispatched to CPU0,dispatch_cpu,47,CPU0,"['5', '48', '25', '43', '42', '44', '15', '32', '41', '27', '17', '12', '46', '23', '22', '14', '28', '35', '38', '39', '26', '40', '21', '50']",[],"['47', '45']","[None, None]"
1289,47 finished CPU → ready queue,cpu_to_ready,47,CPU0,"['5', '48', '25', '43', '42', '44', '15', '32', '41', '27', '17', '12', '46', '23', '22', '14', '28', '35', '38', '39', '26', '40', '21', '50', '47']",[],"[None, '45']","[None, None]"
1289,45 preempted (RR quantum expired),preempt_cpu,45,CPU1,"['5', '48', '25', '43', '42', '44', '15', '32', '41', '27', '17', '12', '46', '23', '22', '14', '28', '35', '38', '39', '26', '40', '21', '50', '47', '45']",[],"[None, None]","[None, None]"
1289,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['48', '25', '43', '42', '44', '15', '32', '41', '27', '17', '12', '46', '23', '22', '14', '28', '35', '38', '39', '26', '40', '21', '50', '47', '45']",[],"['5', None]","[None, None]"
1289,48 dispatched to CPU1,dispatch_cpu,48,CPU1,"['25', '43', '42', '44', '15', '32', '41', '27', '17', '12', '46', '23', '22', '14', '28', '35', '38', '39', '26', '40', '21', '50', '47', '45']",[],"['5', '48']","[None, None]"
1291,5 finished CPU → wait queue,cpu_to_io,5,CPU0,"['25', '43', '42', '44', '15', '32', '41', '27', '17', '12', '46', '23', '22', '14', '28', '35', '38', '39', '26', '40', '21', '50', '47', '45']",['5'],"[None, '48']","[None, None]"
1291,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['43', '42', '44', '15', '32', '41', '27', '17', '12', '46', '23', '22', '14', '28', '35', '38', '39', '26', '40', '21', '50', '47', '45']",['5'],"['25', '48']","[None, None]"
1291,5 dispatched to IO0,dispatch_io,5,IO0,"['43', '42', '44', '15', '32', '41', '27', '17', '12', '46', '23', '22', '14', '28', '35', '38', '39', '26', '40', '21', '50', '47', '45']",[],"['25', '48']","['5', None]"
1294,48 preempted (RR quantum expired),preempt_cpu,48,CPU1,"['43', '42', '44', '15', '32', '41', '27', '17', '12', '46', '23', '22', '14', '28', '35', '38', '39', '26', '40', '21', '50', '47', '45', '48']",[],"['25', None]","['5', None]"
1294,43 dispatched to CPU1,dispatch_cpu,43,CPU1,"['42', '44', '15', '32', '41', '27', '17', '12', '46', '23', '22', '14', '28', '35', '38', '39', '26', '40', '21', '50', '47', '45', '48']",[],"['25', '43']","['5', None]"
1296,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,"['42', '44', '15', '32', '41', '27', '17', '12', '46', '23', '22', '14', '28', '35', '38', '39', '26', '40', '21', '50', '47', '45', '48', '25']",[],"[None, '43']","['5', None]"
1296,42 dispatched to CPU0,dispatch_cpu,42,CPU0,"['44', '15', '32', '41', '27', '17', '12', '46', '23', '22', '14', '28', '35', '38', '39', '26', '40', '21', '50', '47', '45', '48', '25']",[],"['42', '43']","['5', None]"
1299,43 preempted (RR quantum expired),preempt_cpu,43,CPU1,"['44', '15', '32', '41', '27', '17', '12', '46', '23', '22', '14', '28', '35', '38', '39', '26', '40', '21', '50', '47', '45', '48', '25', '43']",[],"['42', None]","['5', None]"
1299,44 dispatched to CPU1,dispatch_cpu,44,CPU1,"['15', '32', '41', '27', '17', '12', '46', '23', '22', '14', '28', '35', '38', '39', '26', '40', '21', '50', '47', '45', '48', '25', '43']",[],"['42', '44']","['5', None]"
1301,42 preempted (RR quantum expired),preempt_cpu,42,CPU0,"['15', '32', '41', '27', '17', '12', '46', '23', '22', '14', '28', '35', '38', '39', '26', '40', '21', '50', '47', '45', '48', '25', '43', '42']",[],"[None, '44']","['5', None]"
1301,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['32', '41', '27', '17', '12', '46', '23', '22', '14', '28', '35', '38', '39', '26', '40', '21', '50', '47', '45', '48', '25', '43', '42']",[],"['15', '44']","['5', None]"
1302,15 finished all bursts,finished,15,CPU0,"['32', '41', '27', '17', '12', '46', '23', '22', '14', '28', '35', '38', '39', '26', '40', '21', '50', '47', '45', '48', '25', '43', '42']",[],"[None, '44']","['5', None]"
1302,32 dispatched to CPU0,dispatch_cpu,32,CPU0,"['41', '27', '17', '12', '46', '23', '22', '14', '28', '35', '38', '39', '26', '40', '21', '50', '47', '45', '48', '25', '43', '42']",[],"['32', '44']","['5', None]"
1304,44 preempted (RR quantum expired),preempt_cpu,44,CPU1,"['41', '27', '17', '12', '46', '23', '22', '14', '28', '35', '38', '39', '26', '40', '21', '50', '47', '45', '48', '25', '43', '42', '44']",[],"['32', None]","['5', None]"
1304,41 dispatched to CPU1,dispatch_cpu,41,CPU1,"['27', '17', '12', '46', '23', '22', '14', '28', '35', '38', '39', '26', '40', '21', '50', '47', '45', '48', '25', '43', '42', '44']",[],"['32', '41']","['5', None]"
1307,32 preempted (RR quantum expired),preempt_cpu,32,CPU0,"['27', '17', '12', '46', '23', '22', '14', '28', '35', '38', '39', '26', '40', '21', '50', '47', '45', '48', '25', '43', '42', '44', '32']",[],"[None, '41']","['5', None]"
1307,27 dispatched to CPU0,dispatch_cpu,27,CPU0,"['17', '12', '46', '23', '22', '14', '28', '35', '38', '39', '26', '40', '21', '50', '47', '45', '48', '25', '43', '42', '44', '32']",[],"['27', '41']","['5', None]"
1309,41 preempted (RR quantum expired),preempt_cpu,41,CPU1,"['17', '12', '46', '23', '22', '14', '28', '35', '38', '39', '26', '40', '21', '50', '47', '45', '48', '25', '43', '42', '44', '32', '41']",[],"['27', None]","['5', None]"
1309,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['12', '46', '23', '22', '14', '28', '35', '38', '39', '26', '40', '21', '50', '47', '45', '48', '25', '43', '42', '44', '32', '41']",[],"['27', '17']","['5', None]"
1312,27 preempted (RR quantum expired),preempt_cpu,27,CPU0,"['12', '46', '23', '22', '14', '28', '35', '38', '39', '26', '40', '21', '50', '47', '45', '48', '25', '43', '42', '44', '32', '41', '27']",[],"[None, '17']","['5', None]"
1312,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['46', '23', '22', '14', '28', '35', '38', '39', '26', '40', '21', '50', '47', '45', '48', '25', '43', '42', '44', '32', '41', '27']",[],"['12', '17']","['5', None]"
1313,17 finished all bursts,finished,17,CPU1,"['46', '23', '22', '14', '28', '35', '38', '39', '26', '40', '21', '50', '47', '45', '48', '25', '43', '42', '44', '32', '41', '27']",[],"['12', None]","['5', None]"
1313,46 dispatched to CPU1,dispatch_cpu,46,CPU1,"['23', '22', '14', '28', '35', '38', '39', '26', '40', '21', '50', '47', '45', '48', '25', '43', '42', '44', '32', '41', '27']",[],"['12', '46']","['5', None]"
1315,12 finished all bursts,finished,12,CPU0,"['23', '22', '14', '28', '35', '38', '39', '26', '40', '21', '50', '47', '45', '48', '25', '43', '42', '44', '32', '41', '27']",[],"[None, '46']","['5', None]"
1315,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['22', '14', '28', '35', '38', '39', '26', '40', '21', '50', '47', '45', '48', '25', '43', '42', '44', '32', '41', '27']",[],"['23', '46']","['5', None]"
1317,23 finished CPU → wait queue,cpu_to_io,23,CPU0,"['22', '14', '28', '35', '38', '39', '26', '40', '21', '50', '47', '45', '48', '25', '43', '42', '44', '32', '41', '27']",['23'],"[None, '46']","['5', None]"
1317,5 finished all bursts,finished,5,IO0,"['22', '14', '28', '35', '38', '39', '26', '40', '21', '50', '47', '45', '48', '25', '43', '42', '44', '32', '41', '27']",['23'],"[None, '46']","[None, None]"
1317,22 dispatched to CPU0,dispatch_cpu,22,CPU0,"['14', '28', '35', '38', '39', '26', '40', '21', '50', '47', '45', '48', '25', '43', '42', '44', '32', '41', '27']",['23'],"['22', '46']","[None, None]"
1317,23 dispatched to IO0,dispatch_io,23,IO0,"['14', '28', '35', '38', '39', '26', '40', '21', '50', '47', '45', '48', '25', '43', '42', '44', '32', '41', '27']",[],"['22', '46']","['23', None]"
1318,46 preempted (RR quantum expired),preempt_cpu,46,CPU1,"['14', '28', '35', '38', '39', '26', '40', '21', '50', '47', '45', '48', '25', '43', '42', '44', '32', '41', '27', '46']",[],"['22', None]","['23', None]"
1318,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['28', '35', '38', '39', '26', '40', '21', '50', '47', '45', '48', '25', '43', '42', '44', '32', '41', '27', '46']",[],"['22', '14']","['23', None]"
1322,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,"['28', '35', '38', '39', '26', '40', '21', '50', '47', '45', '48', '25', '43', '42', '44', '32', '41', '27', '46', '22']",[],"[None, '14']","['23', None]"
1322,14 finished CPU → ready queue,cpu_to_ready,14,CPU1,"['28', '35', '38', '39', '26', '40', '21', '50', '47', '45', '48', '25', '43', '42', '44', '32', '41', '27', '46', '22', '14']",[],"[None, None]","['23', None]"
1322,28 dispatched to CPU0,dispatch_cpu,28,CPU0,"['35', '38', '39', '26', '40', '21', '50', '47', '45', '48', '25', '43', '42', '44', '32', '41', '27', '46', '22', '14']",[],"['28', None]","['23', None]"
1322,35 dispatched to CPU1,dispatch_cpu,35,CPU1,"['38', '39', '26', '40', '21', '50', '47', '45', '48', '25', '43', '42', '44', '32', '41', '27', '46', '22', '14']",[],"['28', '35']","['23', None]"
1327,28 preempted (RR quantum expired),preempt_cpu,28,CPU0,"['38', '39', '26', '40', '21', '50', '47', '45', '48', '25', '43', '42', '44', '32', '41', '27', '46', '22', '14', '28']",[],"[None, '35']","['23', None]"
1327,35 preempted (RR quantum expired),preempt_cpu,35,CPU1,"['38', '39', '26', '40', '21', '50', '47', '45', '48', '25', '43', '42', '44', '32', '41', '27', '46', '22', '14', '28', '35']",[],"[None, None]","['23', None]"
1327,38 dispatched to CPU0,dispatch_cpu,38,CPU0,"['39', '26', '40', '21', '50', '47', '45', '48', '25', '43', '42', '44', '32', '41', '27', '46', '22', '14', '28', '35']",[],"['38', None]","['23', None]"
1327,39 dispatched to CPU1,dispatch_cpu,39,CPU1,"['26', '40', '21', '50', '47', '45', '48', '25', '43', '42', '44', '32', '41', '27', '46', '22', '14', '28', '35']",[],"['38', '39']","['23', None]"
1332,38 preempted (RR quantum expired),preempt_cpu,38,CPU0,"['26', '40', '21', '50', '47', '45', '48', '25', '43', '42', '44', '32', '41', '27', '46', '22', '14', '28', '35', '38']",[],"[None, '39']","['23', None]"
1332,39 preempted (RR quantum expired),preempt_cpu,39,CPU1,"['26', '40', '21', '50', '47', '45', '48', '25', '43', '42', '44', '32', '41', '27', '46', '22', '14', '28', '35', '38', '39']",[],"[None, None]","['23', None]"
1332,26 dispatched to CPU0,dispatch_cpu,26,CPU0,"['40', '21', '50', '47', '45', '48', '25', '43', '42', '44', '32', '41', '27', '46', '22', '14', '28', '35', '38', '39']",[],"['26', None]","['23', None]"
1332,40 dispatched to CPU1,dispatch_cpu,40,CPU1,"['21', '50', '47', '45', '48', '25', '43', '42', '44', '32', '41', '27', '46', '22', '14', '28', '35', '38', '39']",[],"['26', '40']","['23', None]"
1337,26 preempted (RR quantum expired),preempt_cpu,26,CPU0,"['21', '50', '47', '45', '48', '25', '43', '42', '44', '32', '41', '27', '46', '22', '14', '28', '35', '38', '39', '26']",[],"[None, '40']","['23', None]"
1337,40 finished CPU → ready queue,cpu_to_ready,40,CPU1,"['21', '50', '47', '45', '48', '25', '43', '42', '44', '32', '41', '27', '46', '22', '14', '28', '35', '38', '39', '26', '40']",[],"[None, None]","['23', None]"
1337,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['50', '47', '45', '48', '25', '43', '42', '44', '32', '41', '27', '46', '22', '14', '28', '35', '38', '39', '26', '40']",[],"['21', None]","['23', None]"
1337,50 dispatched to CPU1,dispatch_cpu,50,CPU1,"['47', '45', '48', '25', '43', '42', '44', '32', '41', '27', '46', '22', '14', '28', '35', '38', '39', '26', '40']",[],"['21', '50']","['23', None]"
1339,23 finished I/O → ready queue,io_to_ready,23,IO0,"['47', '45', '48', '25', '43', '42', '44', '32', '41', '27', '46', '22', '14', '28', '35', '38', '39', '26', '40', '23']",[],"['21', '50']","[None, None]"
1342,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,"['47', '45', '48', '25', '43', '42', '44', '32', '41', '27', '46', '22', '14', '28', '35', '38', '39', '26', '40', '23', '21']",[],"[None, '50']","[None, None]"
1342,50 preempted (RR quantum expired),preempt_cpu,50,CPU1,"['47', '45', '48', '25', '43', '42', '44', '32', '41', '27', '46', '22', '14', '28', '35', '38', '39', '26', '40', '23', '21', '50']",[],"[None, None]","[None, None]"
1342,47 dispatched to CPU0,dispatch_cpu,47,CPU0,"['45', '48', '25', '43', '42', '44', '32', '41', '27', '46', '22', '14', '28', '35', '38', '39', '26', '40', '23', '21', '50']",[],"['47', None]","[None, None]"
1342,45 dispatched to CPU1,dispatch_cpu,45,CPU1,"['48', '25', '43', '42', '44', '32', '41', '27', '46', '22', '14', '28', '35', '38', '39', '26', '40', '23', '21', '50']",[],"['47', '45']","[None, None]"
1344,45 finished CPU → ready queue,cpu_to_ready,45,CPU1,"['48', '25', '43', '42', '44', '32', '41', '27', '46', '22', '14', '28', '35', '38', '39', '26', '40', '23', '21', '50', '45']",[],"['47', None]","[None, None]"
1344,48 dispatched to CPU1,dispatch_cpu,48,CPU1,"['25', '43', '42', '44', '32', '41', '27', '46', '22', '14', '28', '35', '38', '39', '26', '40', '23', '21', '50', '45']",[],"['47', '48']","[None, None]"
1346,48 finished CPU → wait queue,cpu_to_io,48,CPU1,"['25', '43', '42', '44', '32', '41', '27', '46', '22', '14', '28', '35', '38', '39', '26', '40', '23', '21', '50', '45']",['48'],"['47', None]","[None, None]"
1346,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['43', '42', '44', '32', '41', '27', '46', '22', '14', '28', '35', '38', '39', '26', '40', '23', '21', '50', '45']",['48'],"['47', '25']","[None, None]"
1346,48 dispatched to IO0,dispatch_io,48,IO0,"['43', '42', '44', '32', '41', '27', '46', '22', '14', '28', '35', '38', '39', '26', '40', '23', '21', '50', '45']",[],"['47', '25']","['48', None]"
1347,47 preempted (RR quantum expired),preempt_cpu,47,CPU0,"['43', '42', '44', '32', '41', '27', '46', '22', '14', '28', '35', '38', '39', '26', '40', '23', '21', '50', '45', '47']",[],"[None, '25']","['48', None]"
1347,43 dispatched to CPU0,dispatch_cpu,43,CPU0,"['42', '44', '32', '41', '27', '46', '22', '14', '28', '35', '38', '39', '26', '40', '23', '21', '50', '45', '47']",[],"['43', '25']","['48', None]"
1348,25 finished CPU → wait queue,cpu_to_io,25,CPU1,"['42', '44', '32', '41', '27', '46', '22', '14', '28', '35', '38', '39', '26', '40', '23', '21', '50', '45', '47']",['25'],"['43', None]","['48', None]"
1348,42 dispatched to CPU1,dispatch_cpu,42,CPU1,"['44', '32', '41', '27', '46', '22', '14', '28', '35', '38', '39', '26', '40', '23', '21', '50', '45', '47']",['25'],"['43', '42']","['48', None]"
1348,25 dispatched to IO1,dispatch_io,25,IO1,"['44', '32', '41', '27', '46', '22', '14', '28', '35', '38', '39', '26', '40', '23', '21', '50', '45', '47']",[],"['43', '42']","['48', '25']"
1350,43 finished CPU → wait queue,cpu_to_io,43,CPU0,"['44', '32', '41', '27', '46', '22', '14', '28', '35', '38', '39', '26', '40', '23', '21', '50', '45', '47']",['43'],"[None, '42']","['48', '25']"
1350,44 dispatched to CPU0,dispatch_cpu,44,CPU0,"['32', '41', '27', '46', '22', '14', '28', '35', '38', '39', '26', '40', '23', '21', '50', '45', '47']",['43'],"['44', '42']","['48', '25']"
1351,44 finished CPU → ready queue,cpu_to_ready,44,CPU0,"['32', '41', '27', '46', '22', '14', '28', '35', '38', '39', '26', '40', '23', '21', '50', '45', '47', '44']",['43'],"[None, '42']","['48', '25']"
1351,42 finished CPU → wait queue,cpu_to_io,42,CPU1,"['32', '41', '27', '46', '22', '14', '28', '35', '38', '39', '26', '40', '23', '21', '50', '45', '47', '44']","['43', '42']","[None, None]","['48', '25']"
1351,32 dispatched to CPU0,dispatch_cpu,32,CPU0,"['41', '27', '46', '22', '14', '28', '35', '38', '39', '26', '40', '23', '21', '50', '45', '47', '44']","['43', '42']","['32', None]","['48', '25']"
1351,41 dispatched to CPU1,dispatch_cpu,41,CPU1,"['27', '46', '22', '14', '28', '35', '38', '39', '26', '40', '23', '21', '50', '45', '47', '44']","['43', '42']","['32', '41']","['48', '25']"
1354,32 finished CPU → ready queue,cpu_to_ready,32,CPU0,"['27', '46', '22', '14', '28', '35', '38', '39', '26', '40', '23', '21', '50', '45', '47', '44', '32']","['43', '42']","[None, '41']","['48', '25']"
1354,27 dispatched to CPU0,dispatch_cpu,27,CPU0,"['46', '22', '14', '28', '35', '38', '39', '26', '40', '23', '21', '50', '45', '47', '44', '32']","['43', '42']","['27', '41']","['48', '25']"
1355,27 finished CPU → wait queue,cpu_to_io,27,CPU0,"['46', '22', '14', '28', '35', '38', '39', '26', '40', '23', '21', '50', '45', '47', '44', '32']","['43', '42', '27']","[None, '41']","['48', '25']"
1355,46 dispatched to CPU0,dispatch_cpu,46,CPU0,"['22', '14', '28', '35', '38', '39', '26', '40', '23', '21', '50', '45', '47', '44', '32']","['43', '42', '27']","['46', '41']","['48', '25']"
1356,41 preempted (RR quantum expired),preempt_cpu,41,CPU1,"['22', '14', '28', '35', '38', '39', '26', '40', '23', '21', '50', '45', '47', '44', '32', '41']","['43', '42', '27']","['46', None]","['48', '25']"
1356,22 dispatched to CPU1,dispatch_cpu,22,CPU1,"['14', '28', '35', '38', '39', '26', '40', '23', '21', '50', '45', '47', '44', '32', '41']","['43', '42', '27']","['46', '22']","['48', '25']"
1360,46 preempted (RR quantum expired),preempt_cpu,46,CPU0,"['14', '28', '35', '38', '39', '26', '40', '23', '21', '50', '45', '47', '44', '32', '41', '46']","['43', '42', '27']","[None, '22']","['48', '25']"
1360,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['28', '35', '38', '39', '26', '40', '23', '21', '50', '45', '47', '44', '32', '41', '46']","['43', '42', '27']","['14', '22']","['48', '25']"
1361,22 preempted (RR quantum expired),preempt_cpu,22,CPU1,"['28', '35', '38', '39', '26', '40', '23', '21', '50', '45', '47', '44', '32', '41', '46', '22']","['43', '42', '27']","['14', None]","['48', '25']"
1361,28 dispatched to CPU1,dispatch_cpu,28,CPU1,"['35', '38', '39', '26', '40', '23', '21', '50', '45', '47', '44', '32', '41', '46', '22']","['43', '42', '27']","['14', '28']","['48', '25']"
1363,28 finished CPU → ready queue,cpu_to_ready,28,CPU1,"['35', '38', '39', '26', '40', '23', '21', '50', '45', '47', '44', '32', '41', '46', '22', '28']","['43', '42', '27']","['14', None]","['48', '25']"
1363,25 finished I/O → ready queue,io_to_ready,25,IO1,"['35', '38', '39', '26', '40', '23', '21', '50', '45', '47', '44', '32', '41', '46', '22', '28', '25']","['43', '42', '27']","['14', None]","['48', None]"
1363,35 dispatched to CPU1,dispatch_cpu,35,CPU1,"['38', '39', '26', '40', '23', '21', '50', '45', '47', '44', '32', '41', '46', '22', '28', '25']","['43', '42', '27']","['14', '35']","['48', None]"
1363,43 dispatched to IO1,dispatch_io,43,IO1,"['38', '39', '26', '40', '23', '21', '50', '45', '47', '44', '32', '41', '46', '22', '28', '25']","['42', '27']","['14', '35']","['48', '43']"
1365,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,"['38', '39', '26', '40', '23', '21', '50', '45', '47', '44', '32', '41', '46', '22', '28', '25', '14']","['42', '27']","[None, '35']","['48', '43']"
1365,38 dispatched to CPU0,dispatch_cpu,38,CPU0,"['39', '26', '40', '23', '21', '50', '45', '47', '44', '32', '41', '46', '22', '28', '25', '14']","['42', '27']","['38', '35']","['48', '43']"
1366,38 finished CPU → ready queue,cpu_to_ready,38,CPU0,"['39', '26', '40', '23', '21', '50', '45', '47', '44', '32', '41', '46', '22', '28', '25', '14', '38']","['42', '27']","[None, '35']","['48', '43']"
1366,39 dispatched to CPU0,dispatch_cpu,39,CPU0,"['26', '40', '23', '21', '50', '45', '47', '44', '32', '41', '46', '22', '28', '25', '14', '38']","['42', '27']","['39', '35']","['48', '43']"
1367,39 finished CPU → wait queue,cpu_to_io,39,CPU0,"['26', '40', '23', '21', '50', '45', '47', '44', '32', '41', '46', '22', '28', '25', '14', '38']","['42', '27', '39']","[None, '35']","['48', '43']"
1367,26 dispatched to CPU0,dispatch_cpu,26,CPU0,"['40', '23', '21', '50', '45', '47', '44', '32', '41', '46', '22', '28', '25', '14', '38']","['42', '27', '39']","['26', '35']","['48', '43']"
1368,35 finished CPU → ready queue,cpu_to_ready,35,CPU1,"['40', '23', '21', '50', '45', '47', '44', '32', '41', '46', '22', '28', '25', '14', '38', '35']","['42', '27', '39']","['26', None]","['48', '43']"
1368,48 finished I/O → ready queue,io_to_ready,48,IO0,"['40', '23', '21', '50', '45', '47', '44', '32', '41', '46', '22', '28', '25', '14', '38', '35', '48']","['42', '27', '39']","['26', None]","[None, '43']"
1368,40 dispatched to CPU1,dispatch_cpu,40,CPU1,"['23', '21', '50', '45', '47', '44', '32', '41', '46', '22', '28', '25', '14', '38', '35', '48']","['42', '27', '39']","['26', '40']","[None, '43']"
1368,42 dispatched to IO0,dispatch_io,42,IO0,"['23', '21', '50', '45', '47', '44', '32', '41', '46', '22', '28', '25', '14', '38', '35', '48']","['27', '39']","['26', '40']","['42', '43']"
1370,40 finished CPU → wait queue,cpu_to_io,40,CPU1,"['23', '21', '50', '45', '47', '44', '32', '41', '46', '22', '28', '25', '14', '38', '35', '48']","['27', '39', '40']","['26', None]","['42', '43']"
1370,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['21', '50', '45', '47', '44', '32', '41', '46', '22', '28', '25', '14', '38', '35', '48']","['27', '39', '40']","['26', '23']","['42', '43']"
1371,26 finished CPU → ready queue,cpu_to_ready,26,CPU0,"['21', '50', '45', '47', '44', '32', '41', '46', '22', '28', '25', '14', '38', '35', '48', '26']","['27', '39', '40']","[None, '23']","['42', '43']"
1371,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['50', '45', '47', '44', '32', '41', '46', '22', '28', '25', '14', '38', '35', '48', '26']","['27', '39', '40']","['21', '23']","['42', '43']"
1374,43 finished I/O → ready queue,io_to_ready,43,IO1,"['50', '45', '47', '44', '32', '41', '46', '22', '28', '25', '14', '38', '35', '48', '26', '43']","['27', '39', '40']","['21', '23']","['42', None]"
1374,27 dispatched to IO1,dispatch_io,27,IO1,"['50', '45', '47', '44', '32', '41', '46', '22', '28', '25', '14', '38', '35', '48', '26', '43']","['39', '40']","['21', '23']","['42', '27']"
1375,23 preempted (RR quantum expired),preempt_cpu,23,CPU1,"['50', '45', '47', '44', '32', '41', '46', '22', '28', '25', '14', '38', '35', '48', '26', '43', '23']","['39', '40']","['21', None]","['42', '27']"
1375,50 dispatched to CPU1,dispatch_cpu,50,CPU1,"['45', '47', '44', '32', '41', '46', '22', '28', '25', '14', '38', '35', '48', '26', '43', '23']","['39', '40']","['21', '50']","['42', '27']"
1376,21 finished CPU → ready queue,cpu_to_ready,21,CPU0,"['45', '47', '44', '32', '41', '46', '22', '28', '25', '14', '38', '35', '48', '26', '43', '23', '21']","['39', '40']","[None, '50']","['42', '27']"
1376,45 dispatched to CPU0,dispatch_cpu,45,CPU0,"['47', '44', '32', '41', '46', '22', '28', '25', '14', '38', '35', '48', '26', '43', '23', '21']","['39', '40']","['45', '50']","['42', '27']"
1377,50 finished CPU → wait queue,cpu_to_io,50,CPU1,"['47', '44', '32', '41', '46', '22', '28', '25', '14', '38', '35', '48', '26', '43', '23', '21']","['39', '40', '50']","['45', None]","['42', '27']"
1377,47 dispatched to CPU1,dispatch_cpu,47,CPU1,"['44', '32', '41', '46', '22', '28', '25', '14', '38', '35', '48', '26', '43', '23', '21']","['39', '40', '50']","['45', '47']","['42', '27']"
1381,45 preempted (RR quantum expired),preempt_cpu,45,CPU0,"['44', '32', '41', '46', '22', '28', '25', '14', '38', '35', '48', '26', '43', '23', '21', '45']","['39', '40', '50']","[None, '47']","['42', '27']"
1381,44 dispatched to CPU0,dispatch_cpu,44,CPU0,"['32', '41', '46', '22', '28', '25', '14', '38', '35', '48', '26', '43', '23', '21', '45']","['39', '40', '50']","['44', '47']","['42', '27']"
1382,47 preempted (RR quantum expired),preempt_cpu,47,CPU1,"['32', '41', '46', '22', '28', '25', '14', '38', '35', '48', '26', '43', '23', '21', '45', '47']","['39', '40', '50']","['44', None]","['42', '27']"
1382,32 dispatched to CPU1,dispatch_cpu,32,CPU1,"['41', '46', '22', '28', '25', '14', '38', '35', '48', '26', '43', '23', '21', '45', '47']","['39', '40', '50']","['44', '32']","['42', '27']"
1383,42 finished I/O → ready queue,io_to_ready,42,IO0,"['41', '46', '22', '28', '25', '14', '38', '35', '48', '26', '43', '23', '21', '45', '47', '42']","['39', '40', '50']","['44', '32']","[None, '27']"
1383,39 dispatched to IO0,dispatch_io,39,IO0,"['41', '46', '22', '28', '25', '14', '38', '35', '48', '26', '43', '23', '21', '45', '47', '42']","['40', '50']","['44', '32']","['39', '27']"
1386,44 preempted (RR quantum expired),preempt_cpu,44,CPU0,"['41', '46', '22', '28', '25', '14', '38', '35', '48', '26', '43', '23', '21', '45', '47', '42', '44']","['40', '50']","[None, '32']","['39', '27']"
1386,41 dispatched to CPU0,dispatch_cpu,41,CPU0,"['46', '22', '28', '25', '14', '38', '35', '48', '26', '43', '23', '21', '45', '47', '42', '44']","['40', '50']","['41', '32']","['39', '27']"
1387,41 finished CPU → ready queue,cpu_to_ready,41,CPU0,"['46', '22', '28', '25', '14', '38', '35', '48', '26', '43', '23', '21', '45', '47', '42', '44', '41']","['40', '50']","[None, '32']","['39', '27']"
1387,32 preempted (RR quantum expired),preempt_cpu,32,CPU1,"['46', '22', '28', '25', '14', '38', '35', '48', '26', '43', '23', '21', '45', '47', '42', '44', '41', '32']","['40', '50']","[None, None]","['39', '27']"
1387,46 dispatched to CPU0,dispatch_cpu,46,CPU0,"['22', '28', '25', '14', '38', '35', '48', '26', '43', '23', '21', '45', '47', '42', '44', '41', '32']","['40', '50']","['46', None]","['39', '27']"
1387,22 dispatched to CPU1,dispatch_cpu,22,CPU1,"['28', '25', '14', '38', '35', '48', '26', '43', '23', '21', '45', '47', '42', '44', '41', '32']","['40', '50']","['46', '22']","['39', '27']"
1388,27 finished I/O → ready queue,io_to_ready,27,IO1,"['28', '25', '14', '38', '35', '48', '26', '43', '23', '21', '45', '47', '42', '44', '41', '32', '27']","['40', '50']","['46', '22']","['39', None]"
1388,40 dispatched to IO1,dispatch_io,40,IO1,"['28', '25', '14', '38', '35', '48', '26', '43', '23', '21', '45', '47', '42', '44', '41', '32', '27']",['50'],"['46', '22']","['39', '40']"
1390,46 finished CPU → ready queue,cpu_to_ready,46,CPU0,"['28', '25', '14', '38', '35', '48', '26', '43', '23', '21', '45', '47', '42', '44', '41', '32', '27', '46']",['50'],"[None, '22']","['39', '40']"
1390,28 dispatched to CPU0,dispatch_cpu,28,CPU0,"['25', '14', '38', '35', '48', '26', '43', '23', '21', '45', '47', '42', '44', '41', '32', '27', '46']",['50'],"['28', '22']","['39', '40']"
1392,22 preempted (RR quantum expired),preempt_cpu,22,CPU1,"['25', '14', '38', '35', '48', '26', '43', '23', '21', '45', '47', '42', '44', '41', '32', '27', '46', '22']",['50'],"['28', None]","['39', '40']"
1392,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['14', '38', '35', '48', '26', '43', '23', '21', '45', '47', '42', '44', '41', '32', '27', '46', '22']",['50'],"['28', '25']","['39', '40']"
1395,28 preempted (RR quantum expired),preempt_cpu,28,CPU0,"['14', '38', '35', '48', '26', '43', '23', '21', '45', '47', '42', '44', '41', '32', '27', '46', '22', '28']",['50'],"[None, '25']","['39', '40']"
1395,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['38', '35', '48', '26', '43', '23', '21', '45', '47', '42', '44', '41', '32', '27', '46', '22', '28']",['50'],"['14', '25']","['39', '40']"
1397,14 finished CPU → ready queue,cpu_to_ready,14,CPU0,"['38', '35', '48', '26', '43', '23', '21', '45', '47', '42', '44', '41', '32', '27', '46', '22', '28', '14']",['50'],"[None, '25']","['39', '40']"
1397,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,"['38', '35', '48', '26', '43', '23', '21', '45', '47', '42', '44', '41', '32', '27', '46', '22', '28', '14', '25']",['50'],"[None, None]","['39', '40']"
1397,38 dispatched to CPU0,dispatch_cpu,38,CPU0,"['35', '48', '26', '43', '23', '21', '45', '47', '42', '44', '41', '32', '27', '46', '22', '28', '14', '25']",['50'],"['38', None]","['39', '40']"
1397,35 dispatched to CPU1,dispatch_cpu,35,CPU1,"['48', '26', '43', '23', '21', '45', '47', '42', '44', '41', '32', '27', '46', '22', '28', '14', '25']",['50'],"['38', '35']","['39', '40']"
1402,38 preempted (RR quantum expired),preempt_cpu,38,CPU0,"['48', '26', '43', '23', '21', '45', '47', '42', '44', '41', '32', '27', '46', '22', '28', '14', '25', '38']",['50'],"[None, '35']","['39', '40']"
1402,35 preempted (RR quantum expired),preempt_cpu,35,CPU1,"['48', '26', '43', '23', '21', '45', '47', '42', '44', '41', '32', '27', '46', '22', '28', '14', '25', '38', '35']",['50'],"[None, None]","['39', '40']"
1402,48 dispatched to CPU0,dispatch_cpu,48,CPU0,"['26', '43', '23', '21', '45', '47', '42', '44', '41', '32', '27', '46', '22', '28', '14', '25', '38', '35']",['50'],"['48', None]","['39', '40']"
1402,26 dispatched to CPU1,dispatch_cpu,26,CPU1,"['43', '23', '21', '45', '47', '42', '44', '41', '32', '27', '46', '22', '28', '14', '25', '38', '35']",['50'],"['48', '26']","['39', '40']"
1404,39 finished I/O → ready queue,io_to_ready,39,IO0,"['43', '23', '21', '45', '47', '42', '44', '41', '32', '27', '46', '22', '28', '14', '25', '38', '35', '39']",['50'],"['48', '26']","[None, '40']"
1404,50 dispatched to IO0,dispatch_io,50,IO0,"['43', '23', '21', '45', '47', '42', '44', '41', '32', '27', '46', '22', '28', '14', '25', '38', '35', '39']",[],"['48', '26']","['50', '40']"
1407,48 preempted (RR quantum expired),preempt_cpu,48,CPU0,"['43', '23', '21', '45', '47', '42', '44', '41', '32', '27', '46', '22', '28', '14', '25', '38', '35', '39', '48']",[],"[None, '26']","['50', '40']"
1407,26 preempted (RR quantum expired),preempt_cpu,26,CPU1,"['43', '23', '21', '45', '47', '42', '44', '41', '32', '27', '46', '22', '28', '14', '25', '38', '35', '39', '48', '26']",[],"[None, None]","['50', '40']"
1407,43 dispatched to CPU0,dispatch_cpu,43,CPU0,"['23', '21', '45', '47', '42', '44', '41', '32', '27', '46', '22', '28', '14', '25', '38', '35', '39', '48', '26']",[],"['43', None]","['50', '40']"
1407,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['21', '45', '47', '42', '44', '41', '32', '27', '46', '22', '28', '14', '25', '38', '35', '39', '48', '26']",[],"['43', '23']","['50', '40']"
1410,40 finished I/O → ready queue,io_to_ready,40,IO1,"['21', '45', '47', '42', '44', '41', '32', '27', '46', '22', '28', '14', '25', '38', '35', '39', '48', '26', '40']",[],"['43', '23']","['50', None]"
1412,43 preempted (RR quantum expired),preempt_cpu,43,CPU0,"['21', '45', '47', '42', '44', '41', '32', '27', '46', '22', '28', '14', '25', '38', '35', '39', '48', '26', '40', '43']",[],"[None, '23']","['50', None]"
1412,23 preempted (RR quantum expired),preempt_cpu,23,CPU1,"['21', '45', '47', '42', '44', '41', '32', '27', '46', '22', '28', '14', '25', '38', '35', '39', '48', '26', '40', '43', '23']",[],"[None, None]","['50', None]"
1412,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['45', '47', '42', '44', '41', '32', '27', '46', '22', '28', '14', '25', '38', '35', '39', '48', '26', '40', '43', '23']",[],"['21', None]","['50', None]"
1412,45 dispatched to CPU1,dispatch_cpu,45,CPU1,"['47', '42', '44', '41', '32', '27', '46', '22', '28', '14', '25', '38', '35', '39', '48', '26', '40', '43', '23']",[],"['21', '45']","['50', None]"
1415,21 finished CPU → wait queue,cpu_to_io,21,CPU0,"['47', '42', '44', '41', '32', '27', '46', '22', '28', '14', '25', '38', '35', '39', '48', '26', '40', '43', '23']",['21'],"[None, '45']","['50', None]"
1415,47 dispatched to CPU0,dispatch_cpu,47,CPU0,"['42', '44', '41', '32', '27', '46', '22', '28', '14', '25', '38', '35', '39', '48', '26', '40', '43', '23']",['21'],"['47', '45']","['50', None]"
1415,21 dispatched to IO1,dispatch_io,21,IO1,"['42', '44', '41', '32', '27', '46', '22', '28', '14', '25', '38', '35', '39', '48', '26', '40', '43', '23']",[],"['47', '45']","['50', '21']"
1417,45 preempted (RR quantum expired),preempt_cpu,45,CPU1,"['42', '44', '41', '32', '27', '46', '22', '28', '14', '25', '38', '35', '39', '48', '26', '40', '43', '23', '45']",[],"['47', None]","['50', '21']"
1417,42 dispatched to CPU1,dispatch_cpu,42,CPU1,"['44', '41', '32', '27', '46', '22', '28', '14', '25', '38', '35', '39', '48', '26', '40', '43', '23', '45']",[],"['47', '42']","['50', '21']"
1418,47 finished CPU → ready queue,cpu_to_ready,47,CPU0,"['44', '41', '32', '27', '46', '22', '28', '14', '25', '38', '35', '39', '48', '26', '40', '43', '23', '45', '47']",[],"[None, '42']","['50', '21']"
1418,44 dispatched to CPU0,dispatch_cpu,44,CPU0,"['41', '32', '27', '46', '22', '28', '14', '25', '38', '35', '39', '48', '26', '40', '43', '23', '45', '47']",[],"['44', '42']","['50', '21']"
1420,50 finished I/O → ready queue,io_to_ready,50,IO0,"['41', '32', '27', '46', '22', '28', '14', '25', '38', '35', '39', '48', '26', '40', '43', '23', '45', '47', '50']",[],"['44', '42']","[None, '21']"
1422,42 preempted (RR quantum expired),preempt_cpu,42,CPU1,"['41', '32', '27', '46', '22', '28', '14', '25', '38', '35', '39', '48', '26', '40', '43', '23', '45', '47', '50', '42']",[],"['44', None]","[None, '21']"
1422,41 dispatched to CPU1,dispatch_cpu,41,CPU1,"['32', '27', '46', '22', '28', '14', '25', '38', '35', '39', '48', '26', '40', '43', '23', '45', '47', '50', '42']",[],"['44', '41']","[None, '21']"
1423,44 preempted (RR quantum expired),preempt_cpu,44,CPU0,"['32', '27', '46', '22', '28', '14', '25', '38', '35', '39', '48', '26', '40', '43', '23', '45', '47', '50', '42', '44']",[],"[None, '41']","[None, '21']"
1423,32 dispatched to CPU0,dispatch_cpu,32,CPU0,"['27', '46', '22', '28', '14', '25', '38', '35', '39', '48', '26', '40', '43', '23', '45', '47', '50', '42', '44']",[],"['32', '41']","[None, '21']"
1426,32 finished all bursts,finished,32,CPU0,"['27', '46', '22', '28', '14', '25', '38', '35', '39', '48', '26', '40', '43', '23', '45', '47', '50', '42', '44']",[],"[None, '41']","[None, '21']"
1426,21 finished I/O → ready queue,io_to_ready,21,IO1,"['27', '46', '22', '28', '14', '25', '38', '35', '39', '48', '26', '40', '43', '23', '45', '47', '50', '42', '44', '21']",[],"[None, '41']","[None, None]"
1426,27 dispatched to CPU0,dispatch_cpu,27,CPU0,"['46', '22', '28', '14', '25', '38', '35', '39', '48', '26', '40', '43', '23', '45', '47', '50', '42', '44', '21']",[],"['27', '41']","[None, None]"
1427,41 finished all bursts,finished,41,CPU1,"['46', '22', '28', '14', '25', '38', '35', '39', '48', '26', '40', '43', '23', '45', '47', '50', '42', '44', '21']",[],"['27', None]","[None, None]"
1427,46 dispatched to CPU1,dispatch_cpu,46,CPU1,"['22', '28', '14', '25', '38', '35', '39', '48', '26', '40', '43', '23', '45', '47', '50', '42', '44', '21']",[],"['27', '46']","[None, None]"
1431,27 preempted (RR quantum expired),preempt_cpu,27,CPU0,"['22', '28', '14', '25', '38', '35', '39', '48', '26', '40', '43', '23', '45', '47', '50', '42', '44', '21', '27']",[],"[None, '46']","[None, None]"
1431,22 dispatched to CPU0,dispatch_cpu,22,CPU0,"['28', '14', '25', '38', '35', '39', '48', '26', '40', '43', '23', '45', '47', '50', '42', '44', '21', '27']",[],"['22', '46']","[None, None]"
1432,46 preempted (RR quantum expired),preempt_cpu,46,CPU1,"['28', '14', '25', '38', '35', '39', '48', '26', '40', '43', '23', '45', '47', '50', '42', '44', '21', '27', '46']",[],"['22', None]","[None, None]"
1432,28 dispatched to CPU1,dispatch_cpu,28,CPU1,"['14', '25', '38', '35', '39', '48', '26', '40', '43', '23', '45', '47', '50', '42', '44', '21', '27', '46']",[],"['22', '28']","[None, None]"
1434,22 finished CPU → ready queue,cpu_to_ready,22,CPU0,"['14', '25', '38', '35', '39', '48', '26', '40', '43', '23', '45', '47', '50', '42', '44', '21', '27', '46', '22']",[],"[None, '28']","[None, None]"
1434,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['25', '38', '35', '39', '48', '26', '40', '43', '23', '45', '47', '50', '42', '44', '21', '27', '46', '22']",[],"['14', '28']","[None, None]"
1437,28 finished CPU → ready queue,cpu_to_ready,28,CPU1,"['25', '38', '35', '39', '48', '26', '40', '43', '23', '45', '47', '50', '42', '44', '21', '27', '46', '22', '28']",[],"['14', None]","[None, None]"
1437,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['38', '35', '39', '48', '26', '40', '43', '23', '45', '47', '50', '42', '44', '21', '27', '46', '22', '28']",[],"['14', '25']","[None, None]"
1439,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,"['38', '35', '39', '48', '26', '40', '43', '23', '45', '47', '50', '42', '44', '21', '27', '46', '22', '28', '14']",[],"[None, '25']","[None, None]"
1439,38 dispatched to CPU0,dispatch_cpu,38,CPU0,"['35', '39', '48', '26', '40', '43', '23', '45', '47', '50', '42', '44', '21', '27', '46', '22', '28', '14']",[],"['38', '25']","[None, None]"
1440,25 finished CPU → wait queue,cpu_to_io,25,CPU1,"['35', '39', '48', '26', '40', '43', '23', '45', '47', '50', '42', '44', '21', '27', '46', '22', '28', '14']",['25'],"['38', None]","[None, None]"
1440,35 dispatched to CPU1,dispatch_cpu,35,CPU1,"['39', '48', '26', '40', '43', '23', '45', '47', '50', '42', '44', '21', '27', '46', '22', '28', '14']",['25'],"['38', '35']","[None, None]"
1440,25 dispatched to IO0,dispatch_io,25,IO0,"['39', '48', '26', '40', '43', '23', '45', '47', '50', '42', '44', '21', '27', '46', '22', '28', '14']",[],"['38', '35']","['25', None]"
1444,38 preempted (RR quantum expired),preempt_cpu,38,CPU0,"['39', '48', '26', '40', '43', '23', '45', '47', '50', '42', '44', '21', '27', '46', '22', '28', '14', '38']",[],"[None, '35']","['25', None]"
1444,35 finished CPU → ready queue,cpu_to_ready,35,CPU1,"['39', '48', '26', '40', '43', '23', '45', '47', '50', '42', '44', '21', '27', '46', '22', '28', '14', '38', '35']",[],"[None, None]","['25', None]"
1444,39 dispatched to CPU0,dispatch_cpu,39,CPU0,"['48', '26', '40', '43', '23', '45', '47', '50', '42', '44', '21', '27', '46', '22', '28', '14', '38', '35']",[],"['39', None]","['25', None]"
1444,48 dispatched to CPU1,dispatch_cpu,48,CPU1,"['26', '40', '43', '23', '45', '47', '50', '42', '44', '21', '27', '46', '22', '28', '14', '38', '35']",[],"['39', '48']","['25', None]"
1449,39 preempted (RR quantum expired),preempt_cpu,39,CPU0,"['26', '40', '43', '23', '45', '47', '50', '42', '44', '21', '27', '46', '22', '28', '14', '38', '35', '39']",[],"[None, '48']","['25', None]"
1449,48 finished CPU → ready queue,cpu_to_ready,48,CPU1,"['26', '40', '43', '23', '45', '47', '50', '42', '44', '21', '27', '46', '22', '28', '14', '38', '35', '39', '48']",[],"[None, None]","['25', None]"
1449,26 dispatched to CPU0,dispatch_cpu,26,CPU0,"['40', '43', '23', '45', '47', '50', '42', '44', '21', '27', '46', '22', '28', '14', '38', '35', '39', '48']",[],"['26', None]","['25', None]"
1449,40 dispatched to CPU1,dispatch_cpu,40,CPU1,"['43', '23', '45', '47', '50', '42', '44', '21', '27', '46', '22', '28', '14', '38', '35', '39', '48']",[],"['26', '40']","['25', None]"
1452,26 finished all bursts,finished,26,CPU0,"['43', '23', '45', '47', '50', '42', '44', '21', '27', '46', '22', '28', '14', '38', '35', '39', '48']",[],"[None, '40']","['25', None]"
1452,43 dispatched to CPU0,dispatch_cpu,43,CPU0,"['23', '45', '47', '50', '42', '44', '21', '27', '46', '22', '28', '14', '38', '35', '39', '48']",[],"['43', '40']","['25', None]"
1453,43 finished CPU → ready queue,cpu_to_ready,43,CPU0,"['23', '45', '47', '50', '42', '44', '21', '27', '46', '22', '28', '14', '38', '35', '39', '48', '43']",[],"[None, '40']","['25', None]"
1453,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['45', '47', '50', '42', '44', '21', '27', '46', '22', '28', '14', '38', '35', '39', '48', '43']",[],"['23', '40']","['25', None]"
1454,23 finished CPU → ready queue,cpu_to_ready,23,CPU0,"['45', '47', '50', '42', '44', '21', '27', '46', '22', '28', '14', '38', '35', '39', '48', '43', '23']",[],"[None, '40']","['25', None]"
1454,40 preempted (RR quantum expired),preempt_cpu,40,CPU1,"['45', '47', '50', '42', '44', '21', '27', '46', '22', '28', '14', '38', '35', '39', '48', '43', '23', '40']",[],"[None, None]","['25', None]"
1454,45 dispatched to CPU0,dispatch_cpu,45,CPU0,"['47', '50', '42', '44', '21', '27', '46', '22', '28', '14', '38', '35', '39', '48', '43', '23', '40']",[],"['45', None]","['25', None]"
1454,47 dispatched to CPU1,dispatch_cpu,47,CPU1,"['50', '42', '44', '21', '27', '46', '22', '28', '14', '38', '35', '39', '48', '43', '23', '40']",[],"['45', '47']","['25', None]"
1456,45 finished CPU → wait queue,cpu_to_io,45,CPU0,"['50', '42', '44', '21', '27', '46', '22', '28', '14', '38', '35', '39', '48', '43', '23', '40']",['45'],"[None, '47']","['25', None]"
1456,50 dispatched to CPU0,dispatch_cpu,50,CPU0,"['42', '44', '21', '27', '46', '22', '28', '14', '38', '35', '39', '48', '43', '23', '40']",['45'],"['50', '47']","['25', None]"
1456,45 dispatched to IO1,dispatch_io,45,IO1,"['42', '44', '21', '27', '46', '22', '28', '14', '38', '35', '39', '48', '43', '23', '40']",[],"['50', '47']","['25', '45']"
1459,47 preempted (RR quantum expired),preempt_cpu,47,CPU1,"['42', '44', '21', '27', '46', '22', '28', '14', '38', '35', '39', '48', '43', '23', '40', '47']",[],"['50', None]","['25', '45']"
1459,42 dispatched to CPU1,dispatch_cpu,42,CPU1,"['44', '21', '27', '46', '22', '28', '14', '38', '35', '39', '48', '43', '23', '40', '47']",[],"['50', '42']","['25', '45']"
1461,50 preempted (RR quantum expired),preempt_cpu,50,CPU0,"['44', '21', '27', '46', '22', '28', '14', '38', '35', '39', '48', '43', '23', '40', '47', '50']",[],"[None, '42']","['25', '45']"
1461,44 dispatched to CPU0,dispatch_cpu,44,CPU0,"['21', '27', '46', '22', '28', '14', '38', '35', '39', '48', '43', '23', '40', '47', '50']",[],"['44', '42']","['25', '45']"
1462,44 finished CPU → ready queue,cpu_to_ready,44,CPU0,"['21', '27', '46', '22', '28', '14', '38', '35', '39', '48', '43', '23', '40', '47', '50', '44']",[],"[None, '42']","['25', '45']"
1462,25 finished I/O → ready queue,io_to_ready,25,IO0,"['21', '27', '46', '22', '28', '14', '38', '35', '39', '48', '43', '23', '40', '47', '50', '44', '25']",[],"[None, '42']","[None, '45']"
1462,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['27', '46', '22', '28', '14', '38', '35', '39', '48', '43', '23', '40', '47', '50', '44', '25']",[],"['21', '42']","[None, '45']"
1464,42 preempted (RR quantum expired),preempt_cpu,42,CPU1,"['27', '46', '22', '28', '14', '38', '35', '39', '48', '43', '23', '40', '47', '50', '44', '25', '42']",[],"['21', None]","[None, '45']"
1464,27 dispatched to CPU1,dispatch_cpu,27,CPU1,"['46', '22', '28', '14', '38', '35', '39', '48', '43', '23', '40', '47', '50', '44', '25', '42']",[],"['21', '27']","[None, '45']"
1465,27 finished CPU → ready queue,cpu_to_ready,27,CPU1,"['46', '22', '28', '14', '38', '35', '39', '48', '43', '23', '40', '47', '50', '44', '25', '42', '27']",[],"['21', None]","[None, '45']"
1465,46 dispatched to CPU1,dispatch_cpu,46,CPU1,"['22', '28', '14', '38', '35', '39', '48', '43', '23', '40', '47', '50', '44', '25', '42', '27']",[],"['21', '46']","[None, '45']"
1467,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,"['22', '28', '14', '38', '35', '39', '48', '43', '23', '40', '47', '50', '44', '25', '42', '27', '21']",[],"[None, '46']","[None, '45']"
1467,22 dispatched to CPU0,dispatch_cpu,22,CPU0,"['28', '14', '38', '35', '39', '48', '43', '23', '40', '47', '50', '44', '25', '42', '27', '21']",[],"['22', '46']","[None, '45']"
1468,45 finished I/O → ready queue,io_to_ready,45,IO1,"['28', '14', '38', '35', '39', '48', '43', '23', '40', '47', '50', '44', '25', '42', '27', '21', '45']",[],"['22', '46']","[None, None]"
1470,46 preempted (RR quantum expired),preempt_cpu,46,CPU1,"['28', '14', '38', '35', '39', '48', '43', '23', '40', '47', '50', '44', '25', '42', '27', '21', '45', '46']",[],"['22', None]","[None, None]"
1470,28 dispatched to CPU1,dispatch_cpu,28,CPU1,"['14', '38', '35', '39', '48', '43', '23', '40', '47', '50', '44', '25', '42', '27', '21', '45', '46']",[],"['22', '28']","[None, None]"
1472,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,"['14', '38', '35', '39', '48', '43', '23', '40', '47', '50', '44', '25', '42', '27', '21', '45', '46', '22']",[],"[None, '28']","[None, None]"
1472,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['38', '35', '39', '48', '43', '23', '40', '47', '50', '44', '25', '42', '27', '21', '45', '46', '22']",[],"['14', '28']","[None, None]"
1475,14 finished CPU → ready queue,cpu_to_ready,14,CPU0,"['38', '35', '39', '48', '43', '23', '40', '47', '50', '44', '25', '42', '27', '21', '45', '46', '22', '14']",[],"[None, '28']","[None, None]"
1475,28 preempted (RR quantum expired),preempt_cpu,28,CPU1,"['38', '35', '39', '48', '43', '23', '40', '47', '50', '44', '25', '42', '27', '21', '45', '46', '22', '14', '28']",[],"[None, None]","[None, None]"
1475,38 dispatched to CPU0,dispatch_cpu,38,CPU0,"['35', '39', '48', '43', '23', '40', '47', '50', '44', '25', '42', '27', '21', '45', '46', '22', '14', '28']",[],"['38', None]","[None, None]"
1475,35 dispatched to CPU1,dispatch_cpu,35,CPU1,"['39', '48', '43', '23', '40', '47', '50', '44', '25', '42', '27', '21', '45', '46', '22', '14', '28']",[],"['38', '35']","[None, None]"
1477,38 finished CPU → wait queue,cpu_to_io,38,CPU0,"['39', '48', '43', '23', '40', '47', '50', '44', '25', '42', '27', '21', '45', '46', '22', '14', '28']",['38'],"[None, '35']","[None, None]"
1477,39 dispatched to CPU0,dispatch_cpu,39,CPU0,"['48', '43', '23', '40', '47', '50', '44', '25', '42', '27', '21', '45', '46', '22', '14', '28']",['38'],"['39', '35']","[None, None]"
1477,38 dispatched to IO0,dispatch_io,38,IO0,"['48', '43', '23', '40', '47', '50', '44', '25', '42', '27', '21', '45', '46', '22', '14', '28']",[],"['39', '35']","['38', None]"
1480,35 preempted (RR quantum expired),preempt_cpu,35,CPU1,"['48', '43', '23', '40', '47', '50', '44', '25', '42', '27', '21', '45', '46', '22', '14', '28', '35']",[],"['39', None]","['38', None]"
1480,48 dispatched to CPU1,dispatch_cpu,48,CPU1,"['43', '23', '40', '47', '50', '44', '25', '42', '27', '21', '45', '46', '22', '14', '28', '35']",[],"['39', '48']","['38', None]"
1481,39 finished CPU → ready queue,cpu_to_ready,39,CPU0,"['43', '23', '40', '47', '50', '44', '25', '42', '27', '21', '45', '46', '22', '14', '28', '35', '39']",[],"[None, '48']","['38', None]"
1481,43 dispatched to CPU0,dispatch_cpu,43,CPU0,"['23', '40', '47', '50', '44', '25', '42', '27', '21', '45', '46', '22', '14', '28', '35', '39']",[],"['43', '48']","['38', None]"
1485,48 preempted (RR quantum expired),preempt_cpu,48,CPU1,"['23', '40', '47', '50', '44', '25', '42', '27', '21', '45', '46', '22', '14', '28', '35', '39', '48']",[],"['43', None]","['38', None]"
1485,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['40', '47', '50', '44', '25', '42', '27', '21', '45', '46', '22', '14', '28', '35', '39', '48']",[],"['43', '23']","['38', None]"
1486,43 preempted (RR quantum expired),preempt_cpu,43,CPU0,"['40', '47', '50', '44', '25', '42', '27', '21', '45', '46', '22', '14', '28', '35', '39', '48', '43']",[],"[None, '23']","['38', None]"
1486,40 dispatched to CPU0,dispatch_cpu,40,CPU0,"['47', '50', '44', '25', '42', '27', '21', '45', '46', '22', '14', '28', '35', '39', '48', '43']",[],"['40', '23']","['38', None]"
1487,40 finished CPU → wait queue,cpu_to_io,40,CPU0,"['47', '50', '44', '25', '42', '27', '21', '45', '46', '22', '14', '28', '35', '39', '48', '43']",['40'],"[None, '23']","['38', None]"
1487,47 dispatched to CPU0,dispatch_cpu,47,CPU0,"['50', '44', '25', '42', '27', '21', '45', '46', '22', '14', '28', '35', '39', '48', '43']",['40'],"['47', '23']","['38', None]"
1487,40 dispatched to IO1,dispatch_io,40,IO1,"['50', '44', '25', '42', '27', '21', '45', '46', '22', '14', '28', '35', '39', '48', '43']",[],"['47', '23']","['38', '40']"
1490,23 preempted (RR quantum expired),preempt_cpu,23,CPU1,"['50', '44', '25', '42', '27', '21', '45', '46', '22', '14', '28', '35', '39', '48', '43', '23']",[],"['47', None]","['38', '40']"
1490,50 dispatched to CPU1,dispatch_cpu,50,CPU1,"['44', '25', '42', '27', '21', '45', '46', '22', '14', '28', '35', '39', '48', '43', '23']",[],"['47', '50']","['38', '40']"
1492,47 preempted (RR quantum expired),preempt_cpu,47,CPU0,"['44', '25', '42', '27', '21', '45', '46', '22', '14', '28', '35', '39', '48', '43', '23', '47']",[],"[None, '50']","['38', '40']"
1492,50 finished CPU → ready queue,cpu_to_ready,50,CPU1,"['44', '25', '42', '27', '21', '45', '46', '22', '14', '28', '35', '39', '48', '43', '23', '47', '50']",[],"[None, None]","['38', '40']"
1492,44 dispatched to CPU0,dispatch_cpu,44,CPU0,"['25', '42', '27', '21', '45', '46', '22', '14', '28', '35', '39', '48', '43', '23', '47', '50']",[],"['44', None]","['38', '40']"
1492,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['42', '27', '21', '45', '46', '22', '14', '28', '35', '39', '48', '43', '23', '47', '50']",[],"['44', '25']","['38', '40']"
1493,38 finished I/O → ready queue,io_to_ready,38,IO0,"['42', '27', '21', '45', '46', '22', '14', '28', '35', '39', '48', '43', '23', '47', '50', '38']",[],"['44', '25']","[None, '40']"
1497,44 preempted (RR quantum expired),preempt_cpu,44,CPU0,"['42', '27', '21', '45', '46', '22', '14', '28', '35', '39', '48', '43', '23', '47', '50', '38', '44']",[],"[None, '25']","[None, '40']"
1497,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,"['42', '27', '21', '45', '46', '22', '14', '28', '35', '39', '48', '43', '23', '47', '50', '38', '44', '25']",[],"[None, None]","[None, '40']"
1497,42 dispatched to CPU0,dispatch_cpu,42,CPU0,"['27', '21', '45', '46', '22', '14', '28', '35', '39', '48', '43', '23', '47', '50', '38', '44', '25']",[],"['42', None]","[None, '40']"
1497,27 dispatched to CPU1,dispatch_cpu,27,CPU1,"['21', '45', '46', '22', '14', '28', '35', '39', '48', '43', '23', '47', '50', '38', '44', '25']",[],"['42', '27']","[None, '40']"
1499,42 finished CPU → wait queue,cpu_to_io,42,CPU0,"['21', '45', '46', '22', '14', '28', '35', '39', '48', '43', '23', '47', '50', '38', '44', '25']",['42'],"[None, '27']","[None, '40']"
1499,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['45', '46', '22', '14', '28', '35', '39', '48', '43', '23', '47', '50', '38', '44', '25']",['42'],"['21', '27']","[None, '40']"
1499,42 dispatched to IO0,dispatch_io,42,IO0,"['45', '46', '22', '14', '28', '35', '39', '48', '43', '23', '47', '50', '38', '44', '25']",[],"['21', '27']","['42', '40']"
1500,27 finished all bursts,finished,27,CPU1,"['45', '46', '22', '14', '28', '35', '39', '48', '43', '23', '47', '50', '38', '44', '25']",[],"['21', None]","['42', '40']"
1500,45 dispatched to CPU1,dispatch_cpu,45,CPU1,"['46', '22', '14', '28', '35', '39', '48', '43', '23', '47', '50', '38', '44', '25']",[],"['21', '45']","['42', '40']"
1504,21 finished all bursts,finished,21,CPU0,"['46', '22', '14', '28', '35', '39', '48', '43', '23', '47', '50', '38', '44', '25']",[],"[None, '45']","['42', '40']"
1504,40 finished I/O → ready queue,io_to_ready,40,IO1,"['46', '22', '14', '28', '35', '39', '48', '43', '23', '47', '50', '38', '44', '25', '40']",[],"[None, '45']","['42', None]"
1504,46 dispatched to CPU0,dispatch_cpu,46,CPU0,"['22', '14', '28', '35', '39', '48', '43', '23', '47', '50', '38', '44', '25', '40']",[],"['46', '45']","['42', None]"
1505,45 preempted (RR quantum expired),preempt_cpu,45,CPU1,"['22', '14', '28', '35', '39', '48', '43', '23', '47', '50', '38', '44', '25', '40', '45']",[],"['46', None]","['42', None]"
1505,22 dispatched to CPU1,dispatch_cpu,22,CPU1,"['14', '28', '35', '39', '48', '43', '23', '47', '50', '38', '44', '25', '40', '45']",[],"['46', '22']","['42', None]"
1506,46 finished CPU → wait queue,cpu_to_io,46,CPU0,"['14', '28', '35', '39', '48', '43', '23', '47', '50', '38', '44', '25', '40', '45']",['46'],"[None, '22']","['42', None]"
1506,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['28', '35', '39', '48', '43', '23', '47', '50', '38', '44', '25', '40', '45']",['46'],"['14', '22']","['42', None]"
1506,46 dispatched to IO1,dispatch_io,46,IO1,"['28', '35', '39', '48', '43', '23', '47', '50', '38', '44', '25', '40', '45']",[],"['14', '22']","['42', '46']"
1508,14 finished all bursts,finished,14,CPU0,"['28', '35', '39', '48', '43', '23', '47', '50', '38', '44', '25', '40', '45']",[],"[None, '22']","['42', '46']"
1508,28 dispatched to CPU0,dispatch_cpu,28,CPU0,"['35', '39', '48', '43', '23', '47', '50', '38', '44', '25', '40', '45']",[],"['28', '22']","['42', '46']"
1510,22 finished all bursts,finished,22,CPU1,"['35', '39', '48', '43', '23', '47', '50', '38', '44', '25', '40', '45']",[],"['28', None]","['42', '46']"
1510,35 dispatched to CPU1,dispatch_cpu,35,CPU1,"['39', '48', '43', '23', '47', '50', '38', '44', '25', '40', '45']",[],"['28', '35']","['42', '46']"
1512,35 finished CPU → ready queue,cpu_to_ready,35,CPU1,"['39', '48', '43', '23', '47', '50', '38', '44', '25', '40', '45', '35']",[],"['28', None]","['42', '46']"
1512,42 finished I/O → ready queue,io_to_ready,42,IO0,"['39', '48', '43', '23', '47', '50', '38', '44', '25', '40', '45', '35', '42']",[],"['28', None]","[None, '46']"
1512,39 dispatched to CPU1,dispatch_cpu,39,CPU1,"['48', '43', '23', '47', '50', '38', '44', '25', '40', '45', '35', '42']",[],"['28', '39']","[None, '46']"
1513,28 finished CPU → wait queue,cpu_to_io,28,CPU0,"['48', '43', '23', '47', '50', '38', '44', '25', '40', '45', '35', '42']",['28'],"[None, '39']","[None, '46']"
1513,48 dispatched to CPU0,dispatch_cpu,48,CPU0,"['43', '23', '47', '50', '38', '44', '25', '40', '45', '35', '42']",['28'],"['48', '39']","[None, '46']"
1513,28 dispatched to IO0,dispatch_io,28,IO0,"['43', '23', '47', '50', '38', '44', '25', '40', '45', '35', '42']",[],"['48', '39']","['28', '46']"
1517,39 preempted (RR quantum expired),preempt_cpu,39,CPU1,"['43', '23', '47', '50', '38', '44', '25', '40', '45', '35', '42', '39']",[],"['48', None]","['28', '46']"
1517,43 dispatched to CPU1,dispatch_cpu,43,CPU1,"['23', '47', '50', '38', '44', '25', '40', '45', '35', '42', '39']",[],"['48', '43']","['28', '46']"
1518,48 preempted (RR quantum expired),preempt_cpu,48,CPU0,"['23', '47', '50', '38', '44', '25', '40', '45', '35', '42', '39', '48']",[],"[None, '43']","['28', '46']"
1518,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['47', '50', '38', '44', '25', '40', '45', '35', '42', '39', '48']",[],"['23', '43']","['28', '46']"
1520,23 finished CPU → ready queue,cpu_to_ready,23,CPU0,"['47', '50', '38', '44', '25', '40', '45', '35', '42', '39', '48', '23']",[],"[None, '43']","['28', '46']"
1520,47 dispatched to CPU0,dispatch_cpu,47,CPU0,"['50', '38', '44', '25', '40', '45', '35', '42', '39', '48', '23']",[],"['47', '43']","['28', '46']"
1522,47 finished CPU → wait queue,cpu_to_io,47,CPU0,"['50', '38', '44', '25', '40', '45', '35', '42', '39', '48', '23']",['47'],"[None, '43']","['28', '46']"
1522,43 preempted (RR quantum expired),preempt_cpu,43,CPU1,"['50', '38', '44', '25', '40', '45', '35', '42', '39', '48', '23', '43']",['47'],"[None, None]","['28', '46']"
1522,50 dispatched to CPU0,dispatch_cpu,50,CPU0,"['38', '44', '25', '40', '45', '35', '42', '39', '48', '23', '43']",['47'],"['50', None]","['28', '46']"
1522,38 dispatched to CPU1,dispatch_cpu,38,CPU1,"['44', '25', '40', '45', '35', '42', '39', '48', '23', '43']",['47'],"['50', '38']","['28', '46']"
1525,50 finished CPU → ready queue,cpu_to_ready,50,CPU0,"['44', '25', '40', '45', '35', '42', '39', '48', '23', '43', '50']",['47'],"[None, '38']","['28', '46']"
1525,44 dispatched to CPU0,dispatch_cpu,44,CPU0,"['25', '40', '45', '35', '42', '39', '48', '23', '43', '50']",['47'],"['44', '38']","['28', '46']"
1527,38 preempted (RR quantum expired),preempt_cpu,38,CPU1,"['25', '40', '45', '35', '42', '39', '48', '23', '43', '50', '38']",['47'],"['44', None]","['28', '46']"
1527,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['40', '45', '35', '42', '39', '48', '23', '43', '50', '38']",['47'],"['44', '25']","['28', '46']"
1528,28 finished all bursts,finished,28,IO0,"['40', '45', '35', '42', '39', '48', '23', '43', '50', '38']",['47'],"['44', '25']","[None, '46']"
1528,47 dispatched to IO0,dispatch_io,47,IO0,"['40', '45', '35', '42', '39', '48', '23', '43', '50', '38']",[],"['44', '25']","['47', '46']"
1530,44 preempted (RR quantum expired),preempt_cpu,44,CPU0,"['40', '45', '35', '42', '39', '48', '23', '43', '50', '38', '44']",[],"[None, '25']","['47', '46']"
1530,40 dispatched to CPU0,dispatch_cpu,40,CPU0,"['45', '35', '42', '39', '48', '23', '43', '50', '38', '44']",[],"['40', '25']","['47', '46']"
1531,46 finished I/O → ready queue,io_to_ready,46,IO1,"['45', '35', '42', '39', '48', '23', '43', '50', '38', '44', '46']",[],"['40', '25']","['47', None]"
1532,40 finished CPU → ready queue,cpu_to_ready,40,CPU0,"['45', '35', '42', '39', '48', '23', '43', '50', '38', '44', '46', '40']",[],"[None, '25']","['47', None]"
1532,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,"['45', '35', '42', '39', '48', '23', '43', '50', '38', '44', '46', '40', '25']",[],"[None, None]","['47', None]"
1532,45 dispatched to CPU0,dispatch_cpu,45,CPU0,"['35', '42', '39', '48', '23', '43', '50', '38', '44', '46', '40', '25']",[],"['45', None]","['47', None]"
1532,35 dispatched to CPU1,dispatch_cpu,35,CPU1,"['42', '39', '48', '23', '43', '50', '38', '44', '46', '40', '25']",[],"['45', '35']","['47', None]"
1533,35 finished all bursts,finished,35,CPU1,"['42', '39', '48', '23', '43', '50', '38', '44', '46', '40', '25']",[],"['45', None]","['47', None]"
1533,42 dispatched to CPU1,dispatch_cpu,42,CPU1,"['39', '48', '23', '43', '50', '38', '44', '46', '40', '25']",[],"['45', '42']","['47', None]"
1537,45 preempted (RR quantum expired),preempt_cpu,45,CPU0,"['39', '48', '23', '43', '50', '38', '44', '46', '40', '25', '45']",[],"[None, '42']","['47', None]"
1537,39 dispatched to CPU0,dispatch_cpu,39,CPU0,"['48', '23', '43', '50', '38', '44', '46', '40', '25', '45']",[],"['39', '42']","['47', None]"
1538,42 preempted (RR quantum expired),preempt_cpu,42,CPU1,"['48', '23', '43', '50', '38', '44', '46', '40', '25', '45', '42']",[],"['39', None]","['47', None]"
1538,48 dispatched to CPU1,dispatch_cpu,48,CPU1,"['23', '43', '50', '38', '44', '46', '40', '25', '45', '42']",[],"['39', '48']","['47', None]"
1539,48 finished all bursts,finished,48,CPU1,"['23', '43', '50', '38', '44', '46', '40', '25', '45', '42']",[],"['39', None]","['47', None]"
1539,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['43', '50', '38', '44', '46', '40', '25', '45', '42']",[],"['39', '23']","['47', None]"
1542,39 preempted (RR quantum expired),preempt_cpu,39,CPU0,"['43', '50', '38', '44', '46', '40', '25', '45', '42', '39']",[],"[None, '23']","['47', None]"
1542,43 dispatched to CPU0,dispatch_cpu,43,CPU0,"['50', '38', '44', '46', '40', '25', '45', '42', '39']",[],"['43', '23']","['47', None]"
1544,43 finished CPU → ready queue,cpu_to_ready,43,CPU0,"['50', '38', '44', '46', '40', '25', '45', '42', '39', '43']",[],"[None, '23']","['47', None]"
1544,23 finished all bursts,finished,23,CPU1,"['50', '38', '44', '46', '40', '25', '45', '42', '39', '43']",[],"[None, None]","['47', None]"
1544,50 dispatched to CPU0,dispatch_cpu,50,CPU0,"['38', '44', '46', '40', '25', '45', '42', '39', '43']",[],"['50', None]","['47', None]"
1544,38 dispatched to CPU1,dispatch_cpu,38,CPU1,"['44', '46', '40', '25', '45', '42', '39', '43']",[],"['50', '38']","['47', None]"
1547,38 finished CPU → ready queue,cpu_to_ready,38,CPU1,"['44', '46', '40', '25', '45', '42', '39', '43', '38']",[],"['50', None]","['47', None]"
1547,44 dispatched to CPU1,dispatch_cpu,44,CPU1,"['46', '40', '25', '45', '42', '39', '43', '38']",[],"['50', '44']","['47', None]"
1548,44 finished CPU → wait queue,cpu_to_io,44,CPU1,"['46', '40', '25', '45', '42', '39', '43', '38']",['44'],"['50', None]","['47', None]"
1548,46 dispatched to CPU1,dispatch_cpu,46,CPU1,"['40', '25', '45', '42', '39', '43', '38']",['44'],"['50', '46']","['47', None]"
1548,44 dispatched to IO1,dispatch_io,44,IO1,"['40', '25', '45', '42', '39', '43', '38']",[],"['50', '46']","['47', '44']"
1549,50 preempted (RR quantum expired),preempt_cpu,50,CPU0,"['40', '25', '45', '42', '39', '43', '38', '50']",[],"[None, '46']","['47', '44']"
1549,46 finished all bursts,finished,46,CPU1,"['40', '25', '45', '42', '39', '43', '38', '50']",[],"[None, None]","['47', '44']"
1549,40 dispatched to CPU0,dispatch_cpu,40,CPU0,"['25', '45', '42', '39', '43', '38', '50']",[],"['40', None]","['47', '44']"
1549,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['45', '42', '39', '43', '38', '50']",[],"['40', '25']","['47', '44']"
1552,25 finished CPU → ready queue,cpu_to_ready,25,CPU1,"['45', '42', '39', '43', '38', '50', '25']",[],"['40', None]","['47', '44']"
1552,47 finished I/O → ready queue,io_to_ready,47,IO0,"['45', '42', '39', '43', '38', '50', '25', '47']",[],"['40', None]","[None, '44']"
1552,45 dispatched to CPU1,dispatch_cpu,45,CPU1,"['42', '39', '43', '38', '50', '25', '47']",[],"['40', '45']","[None, '44']"
1553,45 finished CPU → wait queue,cpu_to_io,45,CPU1,"['42', '39', '43', '38', '50', '25', '47']",['45'],"['40', None]","[None, '44']"
1553,42 dispatched to CPU1,dispatch_cpu,42,CPU1,"['39', '43', '38', '50', '25', '47']",['45'],"['40', '42']","[None, '44']"
1553,45 dispatched to IO0,dispatch_io,45,IO0,"['39', '43', '38', '50', '25', '47']",[],"['40', '42']","['45', '44']"
1554,40 preempted (RR quantum expired),preempt_cpu,40,CPU0,"['39', '43', '38', '50', '25', '47', '40']",[],"[None, '42']","['45', '44']"
1554,42 finished CPU → wait queue,cpu_to_io,42,CPU1,"['39', '43', '38', '50', '25', '47', '40']",['42'],"[None, None]","['45', '44']"
1554,39 dispatched to CPU0,dispatch_cpu,39,CPU0,"['43', '38', '50', '25', '47', '40']",['42'],"['39', None]","['45', '44']"
1554,43 dispatched to CPU1,dispatch_cpu,43,CPU1,"['38', '50', '25', '47', '40']",['42'],"['39', '43']","['45', '44']"
1555,43 finished all bursts,finished,43,CPU1,"['38', '50', '25', '47', '40']",['42'],"['39', None]","['45', '44']"
1555,38 dispatched to CPU1,dispatch_cpu,38,CPU1,"['50', '25', '47', '40']",['42'],"['39', '38']","['45', '44']"
1557,39 finished CPU → wait queue,cpu_to_io,39,CPU0,"['50', '25', '47', '40']","['42', '39']","[None, '38']","['45', '44']"
1557,50 dispatched to CPU0,dispatch_cpu,50,CPU0,"['25', '47', '40']","['42', '39']","['50', '38']","['45', '44']"
1559,38 finished CPU → ready queue,cpu_to_ready,38,CPU1,"['25', '47', '40', '38']","['42', '39']","['50', None]","['45', '44']"
1559,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['47', '40', '38']","['42', '39']","['50', '25']","['45', '44']"
1562,50 preempted (RR quantum expired),preempt_cpu,50,CPU0,"['47', '40', '38', '50']","['42', '39']","[None, '25']","['45', '44']"
1562,47 dispatched to CPU0,dispatch_cpu,47,CPU0,"['40', '38', '50']","['42', '39']","['47', '25']","['45', '44']"
1564,25 finished CPU → wait queue,cpu_to_io,25,CPU1,"['40', '38', '50']","['42', '39', '25']","['47', None]","['45', '44']"
1564,40 dispatched to CPU1,dispatch_cpu,40,CPU1,"['38', '50']","['42', '39', '25']","['47', '40']","['45', '44']"
1566,44 finished I/O → ready queue,io_to_ready,44,IO1,"['38', '50', '44']","['42', '39', '25']","['47', '40']","['45', None]"
1566,42 dispatched to IO1,dispatch_io,42,IO1,"['38', '50', '44']","['39', '25']","['47', '40']","['45', '42']"
1567,47 preempted (RR quantum expired),preempt_cpu,47,CPU0,"['38', '50', '44', '47']","['39', '25']","[None, '40']","['45', '42']"
1567,38 dispatched to CPU0,dispatch_cpu,38,CPU0,"['50', '44', '47']","['39', '25']","['38', '40']","['45', '42']"
1568,40 finished all bursts,finished,40,CPU1,"['50', '44', '47']","['39', '25']","['38', None]","['45', '42']"
1568,50 dispatched to CPU1,dispatch_cpu,50,CPU1,"['44', '47']","['39', '25']","['38', '50']","['45', '42']"
1572,38 preempted (RR quantum expired),preempt_cpu,38,CPU0,"['44', '47', '38']","['39', '25']","[None, '50']","['45', '42']"
1572,44 dispatched to CPU0,dispatch_cpu,44,CPU0,"['47', '38']","['39', '25']","['44', '50']","['45', '42']"
1573,50 finished CPU → ready queue,cpu_to_ready,50,CPU1,"['47', '38', '50']","['39', '25']","['44', None]","['45', '42']"
1573,47 dispatched to CPU1,dispatch_cpu,47,CPU1,"['38', '50']","['39', '25']","['44', '47']","['45', '42']"
1575,47 finished CPU → ready queue,cpu_to_ready,47,CPU1,"['38', '50', '47']","['39', '25']","['44', None]","['45', '42']"
1575,38 dispatched to CPU1,dispatch_cpu,38,CPU1,"['50', '47']","['39', '25']","['44', '38']","['45', '42']"
1577,44 finished all bursts,finished,44,CPU0,"['50', '47']","['39', '25']","[None, '38']","['45', '42']"
1577,50 dispatched to CPU0,dispatch_cpu,50,CPU0,['47'],"['39', '25']","['50', '38']","['45', '42']"
1580,38 preempted (RR quantum expired),preempt_cpu,38,CPU1,"['47', '38']","['39', '25']","['50', None]","['45', '42']"
1580,47 dispatched to CPU1,dispatch_cpu,47,CPU1,['38'],"['39', '25']","['50', '47']","['45', '42']"
1581,45 finished I/O → ready queue,io_to_ready,45,IO0,"['38', '45']","['39', '25']","['50', '47']","[None, '42']"
1581,39 dispatched to IO0,dispatch_io,39,IO0,"['38', '45']",['25'],"['50', '47']","['39', '42']"
1582,50 preempted (RR quantum expired),preempt_cpu,50,CPU0,"['38', '45', '50']",['25'],"[None, '47']","['39', '42']"
1582,38 dispatched to CPU0,dispatch_cpu,38,CPU0,"['45', '50']",['25'],"['38', '47']","['39', '42']"
1584,38 finished all bursts,finished,38,CPU0,"['45', '50']",['25'],"[None, '47']","['39', '42']"
1584,45 dispatched to CPU0,dispatch_cpu,45,CPU0,['50'],['25'],"['45', '47']","['39', '42']"
1585,47 preempted (RR quantum expired),preempt_cpu,47,CPU1,"['50', '47']",['25'],"['45', None]","['39', '42']"
1585,42 finished I/O → ready queue,io_to_ready,42,IO1,"['50', '47', '42']",['25'],"['45', None]","['39', None]"
1585,50 dispatched to CPU1,dispatch_cpu,50,CPU1,"['47', '42']",['25'],"['45', '50']","['39', None]"
1585,25 dispatched to IO1,dispatch_io,25,IO1,"['47', '42']",[],"['45', '50']","['39', '25']"
1589,45 finished CPU → ready queue,cpu_to_ready,45,CPU0,"['47', '42', '45']",[],"[None, '50']","['39', '25']"
1589,47 dispatched to CPU0,dispatch_cpu,47,CPU0,"['42', '45']",[],"['47', '50']","['39', '25']"
1590,50 preempted (RR quantum expired),preempt_cpu,50,CPU1,"['42', '45', '50']",[],"['47', None]","['39', '25']"
1590,42 dispatched to CPU1,dispatch_cpu,42,CPU1,"['45', '50']",[],"['47', '42']","['39', '25']"
1594,47 preempted (RR quantum expired),preempt_cpu,47,CPU0,"['45', '50', '47']",[],"[None, '42']","['39', '25']"
1594,45 dispatched to CPU0,dispatch_cpu,45,CPU0,"['50', '47']",[],"['45', '42']","['39', '25']"
1595,42 preempted (RR quantum expired),preempt_cpu,42,CPU1,"['50', '47', '42']",[],"['45', None]","['39', '25']"
1595,39 finished I/O → ready queue,io_to_ready,39,IO0,"['50', '47', '42', '39']",[],"['45', None]","[None, '25']"
1595,50 dispatched to CPU1,dispatch_cpu,50,CPU1,"['47', '42', '39']",[],"['45', '50']","[None, '25']"
1597,50 finished all bursts,finished,50,CPU1,"['47', '42', '39']",[],"['45', None]","[None, '25']"
1597,47 dispatched to CPU1,dispatch_cpu,47,CPU1,"['42', '39']",[],"['45', '47']","[None, '25']"
1598,45 finished all bursts,finished,45,CPU0,"['42', '39']",[],"[None, '47']","[None, '25']"
1598,42 dispatched to CPU0,dispatch_cpu,42,CPU0,['39'],[],"['42', '47']","[None, '25']"
1600,47 finished CPU → ready queue,cpu_to_ready,47,CPU1,"['39', '47']",[],"['42', None]","[None, '25']"
1600,39 dispatched to CPU1,dispatch_cpu,39,CPU1,['47'],[],"['42', '39']","[None, '25']"
1602,42 finished all bursts,finished,42,CPU0,['47'],[],"[None, '39']","[None, '25']"
1602,47 dispatched to CPU0,dispatch_cpu,47,CPU0,[],[],"['47', '39']","[None, '25']"
1603,25 finished I/O → ready queue,io_to_ready,25,IO1,['25'],[],"['47', '39']","[None, None]"
1604,39 finished all bursts,finished,39,CPU1,['25'],[],"['47', None]","[None, None]"
1604,25 dispatched to CPU1,dispatch_cpu,25,CPU1,[],[],"['47', '25']","[None, None]"
1607,47 preempted (RR quantum expired),preempt_cpu,47,CPU0,['47'],[],"[None, '25']","[None, None]"
1607,47 dispatched to CPU0,dispatch_cpu,47,CPU0,[],[],"['47', '25']","[None, None]"
1609,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,['25'],[],"['47', None]","[None, None]"
1609,25 dispatched to CPU1,dispatch_cpu,25,CPU1,[],[],"['47', '25']","[None, None]"
1612,47 preempted (RR quantum expired),preempt_cpu,47,CPU0,['47'],[],"[None, '25']","[None, None]"
1612,47 dispatched to CPU0,dispatch_cpu,47,CPU0,[],[],"['47', '25']","[None, None]"
1613,47 finished all bursts,finished,47,CPU0,[],[],"[None, '25']","[None, None]"
1614,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,['25'],[],"[None, None]","[None, None]"
1614,25 dispatched to CPU0,dispatch_cpu,25,CPU0,[],[],"['25', None]","[None, None]"
1615,25 finished CPU → wait queue,cpu_to_io,25,CPU0,[],['25'],"[None, None]","[None, None]"
1615,25 dispatched to IO0,dispatch_io,25,IO0,[],[],"[None, None]","['25', None]"
1632,25 finished all bursts,finished,25,IO0,[],[],"[None, None]","[None, None]"
