# üèõÔ∏è RISC-V SoC Tapeout Program 2025 ‚Äî Phase 2

Welcome!  
This repository serves as the **master documentation hub** for **Phase 2** of my journey in the **RISC-V SoC Reference Tapeout Program 2025**. Unlike Phase 1, which followed a structured weekly documentation, this phase is significantly more **intensive and execution-focused**, and is therefore documented on a **daily-task basis**.

  <div align="center">
    <img src="Images/main.jpg" alt="Alt Text" width="800"/>
  </div>

<br>

Phase 2 marks the transition from guided learning to **research oriented hands-on SoC implementation with professional tools**, where each day contributes directly toward the final tapeout. To accurately capture this pace and depth, the entire documentation is organized as **daily task-wise logs**, reflecting real design work, debugging cycles, and engineering decisions as they happen.

Each day of this phase typically involves:
- Deep dives into SoC design, verification, and physical implementation
- Hands-on execution using industry-grade toolflows
- Debugging design, scripts, and toolchain issues
- Documenting progress, challenges, observations, and learnings

For clarity and traceability, **each day has its own dedicated folder** within this repository, containing a `README.md` file that documents that day‚Äôs work in detail. All daily logs are indexed and linked from this master `README`, enabling easy chronological navigation or targeted reference.

This repository is intended to function as a **live engineering logbook**‚Äîstructured, transparent, and reflective of real-world semiconductor workflows.

---

## üìå Read Before You Start
This repository documents my progress through **Phase 2 of the RISC-V SoC Tapeout Program 2025** as it unfolds. It is not meant to be a polished tutorial, but rather a practical and honest record of learning through execution.

Please keep the following in mind:
- The documentation is organized **day-wise**, mirroring the actual timeline of the program.
- Some days may focus more on debugging and analysis than visible progress.
- Suggestions, corrections, and discussions are always welcome.
- If you find this repository helpful, consider sharing it with others pursuing similar work.

---

## üìÖ Daily Documentation Index
Each day‚Äôs work is documented in its respective folder and linked below.

> *(Links will be added incrementally as the program progresses.)*

- Task 1 ‚Äì Functional and GLS Replication (SCL180) on my own IITGN Machine - [Link](https://github.com/BitopanBaishya/RISC-V-SoC-Tapeout-Program-2025---Phase-II/tree/main/Task_1) 
- Task 2 ‚Äì RISC-V SoC Research Task ‚Äì Synopsys VCS + DC_TOPO Flow (SCL180) - [Link](https://github.com/BitopanBaishya/RISC-V-SoC-Tapeout-Program-2025---Phase-II/tree/main/Task_2) 
- Task 3 ‚Äì Removal of On-Chip POR and Final GLS Validation (SCL-180) - [Link](https://github.com/BitopanBaishya/RISC-V-SoC-Tapeout-Program-2025---Phase-II/tree/main/Task_3)
- Task 4 ‚Äì Full Management SoC DV Validation on SCL-180 (POR-Free Design)
- Task 5 ‚Äì SoC Floorplanning Using ICC2 (Floorplan Only)
- Task 6 ‚Äì Backend Flow Bring-Up with 100 MHz Performance Target

---

## üôè Acknowledgments

This project is part of the **RISC-V Reference SoC Tapeout Program** conducted at **IIT Gandhinagar** in collaboration with **VLSI System Design (VSD)** and **Synopsys**.

### Team and Contributors

- **Institution:** Indian Institute of Technology Gandhinagar (IITGN)
- **Program:** RISC-V SoC Tapeout Program
- **PDK Support:** Synopsys SCL 180nm PDK v3.0
- **Base Design:** Efabless Caravel (Apache-2.0 License)
- **Processor Core:** VexRiscv (MIT License)
- **Date:** December 12, 2025

### Special Thanks

- IIT Gandhinagar faculty for infrastructure and guidance
- VSD for comprehensive training and support
- Synopsys for PDK access and tool licenses
- Open-source RISC-V community

---

## üìÑ License

This project is licensed under the **Apache License 2.0**. [Learn more](/LICENSE)

- **SPDX-License-Identifier:** Apache-2.0
- **Copyright:** 2025 IIT Gandhinagar

### Component Licenses

- **Caravel Framework:** Apache-2.0 (Efabless)
- **VexRiscv Core:** MIT License
- **SCL180 PDK:** Proprietary (Synopsys) - Educational Use

---

## üì¨ Contact and Support

For questions, issues, or contributions:

- **Repository:** https://github.com/vsdip/vsdRiscvScl180
- **Branch:** iitgn
- **Institution:** IIT Gandhinagar
- **Program Website:** https://www.vlsisystemdesign.com/soc-labs/
