{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "altpll0.vhd altpll0.BAK.vhd " "Backing up file \"altpll0.vhd\" to \"altpll0.BAK.vhd\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1489320270263 ""}
{ "Info" "IIPMAN_IPRGEN_START" "ALTPLL altpll0.vhd " "Started upgrading IP component ALTPLL with file \"altpll0.vhd\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1489320270263 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "qsys.qsys qsys.BAK.qsys " "Backing up file \"qsys.qsys\" to \"qsys.BAK.qsys\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1489320272112 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "qsys/synthesis/qsys.v qsys.BAK.v " "Backing up file \"qsys/synthesis/qsys.v\" to \"qsys.BAK.v\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1489320272115 ""}
{ "Info" "IIPMAN_IPRGEN_START" "qsys qsys.qsys " "Started upgrading IP component qsys with file \"qsys.qsys\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1489320272116 ""}
{ "Info" "" "" "2017.03.12.13:04:41 Info: Starting to upgrade the IP cores in the Qsys system" {  } {  } 0 0 "2017.03.12.13:04:41 Info: Starting to upgrade the IP cores in the Qsys system" 0 0 "Shell" 0 -1 1489320281603 ""}
{ "Info" "" "" "2017.03.12.13:04:42 Info: Upgrading from core type Nios II (Classic) Processor with version 16.1 to core type Nios II Processor with version 16.1" {  } {  } 0 0 "2017.03.12.13:04:42 Info: Upgrading from core type Nios II (Classic) Processor with version 16.1 to core type Nios II Processor with version 16.1" 0 0 "Shell" 0 -1 1489320282249 ""}
{ "Info" "" "" "2017.03.12.13:04:42 Info: Migration Successful" {  } {  } 0 0 "2017.03.12.13:04:42 Info: Migration Successful" 0 0 "Shell" 0 -1 1489320282249 ""}
{ "Info" "" "" "2017.03.12.13:04:42 Info: Finished upgrading the ip cores" {  } {  } 0 0 "2017.03.12.13:04:42 Info: Finished upgrading the ip cores" 0 0 "Shell" 0 -1 1489320282250 ""}
{ "Info" "qsys_generation.rpt" "" "2017.03.12.13:05:00 Info: Saving generation log to /home/developer/Downloads/DE2_115_uClinux/qsys" {  } {  } 0 0 "2017.03.12.13:05:00 Info: Saving generation log to /home/developer/Downloads/DE2_115_uClinux/qsys" 0 0 "Shell" 0 -1 1489320300676 ""}
{ "Info" "" "" "2017.03.12.13:05:00 Info: Starting: Create simulation model" {  } {  } 0 0 "2017.03.12.13:05:00 Info: Starting: Create simulation model" 0 0 "Shell" 0 -1 1489320300677 ""}
{ "Info" "simulation --family="Cyclone IV E" --part=EP4CE115F29C7" "" "2017.03.12.13:05:00 Info: qsys-generate /home/developer/Downloads/DE2_115_uClinux/qsys.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/developer/Downloads/DE2_115_uClinux/qsys" {  } {  } 0 0 "2017.03.12.13:05:00 Info: qsys-generate /home/developer/Downloads/DE2_115_uClinux/qsys.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/developer/Downloads/DE2_115_uClinux/qsys" 0 0 "Shell" 0 -1 1489320300682 ""}
{ "Info" "qsys.qsys" "" "2017.03.12.13:05:00 Info: Loading DE2_115_uClinux" {  } {  } 0 0 "2017.03.12.13:05:00 Info: Loading DE2_115_uClinux" 0 0 "Shell" 0 -1 1489320300725 ""}
{ "Info" "" "" "2017.03.12.13:05:00 Info: Reading input file" {  } {  } 0 0 "2017.03.12.13:05:00 Info: Reading input file" 0 0 "Shell" 0 -1 1489320300746 ""}
{ "Info" "" "" "2017.03.12.13:05:00 Info: Adding clk_50 \[clock_source 16.1\]" {  } {  } 0 0 "2017.03.12.13:05:00 Info: Adding clk_50 \[clock_source 16.1\]" 0 0 "Shell" 0 -1 1489320300749 ""}
{ "Info" "" "" "2017.03.12.13:05:00 Info: Parameterizing module clk_50\n2017.03.12.13:05:00 Info: Adding cpu \[altera_nios2_gen2 16.1\]" {  } {  } 0 0 "2017.03.12.13:05:00 Info: Parameterizing module clk_50\n2017.03.12.13:05:00 Info: Adding cpu \[altera_nios2_gen2 16.1\]" 0 0 "Shell" 0 -1 1489320300751 ""}
{ "Info" "" "" "2017.03.12.13:05:00 Info: Parameterizing module cpu" {  } {  } 0 0 "2017.03.12.13:05:00 Info: Parameterizing module cpu" 0 0 "Shell" 0 -1 1489320300754 ""}
{ "Info" "" "" "2017.03.12.13:05:00 Info: Adding jtag \[altera_avalon_jtag_uart 16.1\]" {  } {  } 0 0 "2017.03.12.13:05:00 Info: Adding jtag \[altera_avalon_jtag_uart 16.1\]" 0 0 "Shell" 0 -1 1489320300754 ""}
{ "Info" "" "" "2017.03.12.13:05:00 Info: Parameterizing module jtag" {  } {  } 0 0 "2017.03.12.13:05:00 Info: Parameterizing module jtag" 0 0 "Shell" 0 -1 1489320300755 ""}
{ "Info" "" "" "2017.03.12.13:05:00 Info: Adding ram_mmu \[altera_avalon_onchip_memory2 16.1\]" {  } {  } 0 0 "2017.03.12.13:05:00 Info: Adding ram_mmu \[altera_avalon_onchip_memory2 16.1\]" 0 0 "Shell" 0 -1 1489320300756 ""}
{ "Info" "" "" "2017.03.12.13:05:00 Info: Parameterizing module ram_mmu" {  } {  } 0 0 "2017.03.12.13:05:00 Info: Parameterizing module ram_mmu" 0 0 "Shell" 0 -1 1489320300756 ""}
{ "Info" "" "" "2017.03.12.13:05:00 Info: Adding ram_re \[altera_avalon_onchip_memory2 16.1\]" {  } {  } 0 0 "2017.03.12.13:05:00 Info: Adding ram_re \[altera_avalon_onchip_memory2 16.1\]" 0 0 "Shell" 0 -1 1489320300758 ""}
{ "Info" "" "" "2017.03.12.13:05:00 Info: Parameterizing module ram_re" {  } {  } 0 0 "2017.03.12.13:05:00 Info: Parameterizing module ram_re" 0 0 "Shell" 0 -1 1489320300758 ""}
{ "Info" "" "" "2017.03.12.13:05:00 Info: Adding sdram \[altera_avalon_new_sdram_controller 16.1\]" {  } {  } 0 0 "2017.03.12.13:05:00 Info: Adding sdram \[altera_avalon_new_sdram_controller 16.1\]" 0 0 "Shell" 0 -1 1489320300759 ""}
{ "Info" "" "" "2017.03.12.13:05:00 Info: Parameterizing module sdram" {  } {  } 0 0 "2017.03.12.13:05:00 Info: Parameterizing module sdram" 0 0 "Shell" 0 -1 1489320300760 ""}
{ "Info" "" "" "2017.03.12.13:05:00 Info: Adding timer \[altera_avalon_timer 16.1\]" {  } {  } 0 0 "2017.03.12.13:05:00 Info: Adding timer \[altera_avalon_timer 16.1\]" 0 0 "Shell" 0 -1 1489320300761 ""}
{ "Info" "" "" "2017.03.12.13:05:00 Info: Parameterizing module timer" {  } {  } 0 0 "2017.03.12.13:05:00 Info: Parameterizing module timer" 0 0 "Shell" 0 -1 1489320300762 ""}
{ "Info" "" "" "2017.03.12.13:05:00 Info: Adding uart \[altera_avalon_uart 16.1\]" {  } {  } 0 0 "2017.03.12.13:05:00 Info: Adding uart \[altera_avalon_uart 16.1\]" 0 0 "Shell" 0 -1 1489320300763 ""}
{ "Info" "" "" "2017.03.12.13:05:00 Info: Parameterizing module uart" {  } {  } 0 0 "2017.03.12.13:05:00 Info: Parameterizing module uart" 0 0 "Shell" 0 -1 1489320300764 ""}
{ "Info" "" "" "2017.03.12.13:05:00 Info: Building connections" {  } {  } 0 0 "2017.03.12.13:05:00 Info: Building connections" 0 0 "Shell" 0 -1 1489320300765 ""}
{ "Info" "" "" "2017.03.12.13:05:00 Info: Parameterizing connections" {  } {  } 0 0 "2017.03.12.13:05:00 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1489320300772 ""}
{ "Info" "" "" "2017.03.12.13:05:00 Info: Validating" {  } {  } 0 0 "2017.03.12.13:05:00 Info: Validating" 0 0 "Shell" 0 -1 1489320300773 ""}
{ "Info" "" "" "2017.03.12.13:05:01 Info: Done reading input file" {  } {  } 0 0 "2017.03.12.13:05:01 Info: Done reading input file" 0 0 "Shell" 0 -1 1489320301547 ""}
{ "Info" "" "" "2017.03.12.13:05:01 Info: qsys.jtag: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2017.03.12.13:05:01 Info: qsys.jtag: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1489320301986 ""}
{ "Info" "" "" "2017.03.12.13:05:01 Info: qsys.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 0 "2017.03.12.13:05:01 Info: qsys.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." 0 0 "Shell" 0 -1 1489320301987 ""}
{ "Info" "" "" "2017.03.12.13:05:02 Info: qsys: Generating qsys \"qsys\" for SIM_VERILOG" {  } {  } 0 0 "2017.03.12.13:05:02 Info: qsys: Generating qsys \"qsys\" for SIM_VERILOG" 0 0 "Shell" 0 -1 1489320302364 ""}
{ "Info" "" "" "2017.03.12.13:05:06 Info: cpu: \"qsys\" instantiated altera_nios2_gen2 \"cpu\"" {  } {  } 0 0 "2017.03.12.13:05:06 Info: cpu: \"qsys\" instantiated altera_nios2_gen2 \"cpu\"" 0 0 "Shell" 0 -1 1489320306802 ""}
{ "Info" "" "" "2017.03.12.13:05:06 Info: jtag: Starting RTL generation for module 'qsys_jtag'" {  } {  } 0 0 "2017.03.12.13:05:06 Info: jtag: Starting RTL generation for module 'qsys_jtag'" 0 0 "Shell" 0 -1 1489320306829 ""}
{ "Info" "  ]" "" "2017.03.12.13:05:06 Info: jtag:   Generation command is \[exec /opt/intelFPGA_lite/16.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA_lite/16.1/quartus/linux64/perl/lib -I /opt/intelFPGA_lite/16.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/16.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/16.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /opt/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=qsys_jtag --dir=/tmp/alt7237_1685809593379207647.dir/0001_jtag_gen/ --quartus_dir=/opt/intelFPGA_lite/16.1/quartus --verilog --config=/tmp/alt7237_1685809593379207647.dir/0001_jtag_gen//qsys_jtag_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt7237_1685809593379207647.dir/0001_jtag_gen" {  } {  } 0 0 "2017.03.12.13:05:06 Info: jtag:   Generation command is \[exec /opt/intelFPGA_lite/16.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA_lite/16.1/quartus/linux64/perl/lib -I /opt/intelFPGA_lite/16.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/16.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/16.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /opt/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=qsys_jtag --dir=/tmp/alt7237_1685809593379207647.dir/0001_jtag_gen/ --quartus_dir=/opt/intelFPGA_lite/16.1/quartus --verilog --config=/tmp/alt7237_1685809593379207647.dir/0001_jtag_gen//qsys_jtag_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt7237_1685809593379207647.dir/0001_jtag_gen" 0 0 "Shell" 0 -1 1489320306830 ""}
{ "Info" "" "" "2017.03.12.13:05:07 Info: jtag: Done RTL generation for module 'qsys_jtag'" {  } {  } 0 0 "2017.03.12.13:05:07 Info: jtag: Done RTL generation for module 'qsys_jtag'" 0 0 "Shell" 0 -1 1489320307088 ""}
{ "Info" "" "" "2017.03.12.13:05:07 Info: jtag: \"qsys\" instantiated altera_avalon_jtag_uart \"jtag\"" {  } {  } 0 0 "2017.03.12.13:05:07 Info: jtag: \"qsys\" instantiated altera_avalon_jtag_uart \"jtag\"" 0 0 "Shell" 0 -1 1489320307092 ""}
{ "Info" "" "" "2017.03.12.13:05:07 Info: ram_mmu: Starting RTL generation for module 'qsys_ram_mmu'" {  } {  } 0 0 "2017.03.12.13:05:07 Info: ram_mmu: Starting RTL generation for module 'qsys_ram_mmu'" 0 0 "Shell" 0 -1 1489320307100 ""}
{ "Info" "  ]" "" "2017.03.12.13:05:07 Info: ram_mmu:   Generation command is \[exec /opt/intelFPGA_lite/16.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA_lite/16.1/quartus/linux64/perl/lib -I /opt/intelFPGA_lite/16.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/16.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/16.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /opt/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=qsys_ram_mmu --dir=/tmp/alt7237_1685809593379207647.dir/0002_ram_mmu_gen/ --quartus_dir=/opt/intelFPGA_lite/16.1/quartus --verilog --config=/tmp/alt7237_1685809593379207647.dir/0002_ram_mmu_gen//qsys_ram_mmu_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt7237_1685809593379207647.dir/0002_ram_mmu_gen" {  } {  } 0 0 "2017.03.12.13:05:07 Info: ram_mmu:   Generation command is \[exec /opt/intelFPGA_lite/16.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA_lite/16.1/quartus/linux64/perl/lib -I /opt/intelFPGA_lite/16.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/16.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/16.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /opt/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=qsys_ram_mmu --dir=/tmp/alt7237_1685809593379207647.dir/0002_ram_mmu_gen/ --quartus_dir=/opt/intelFPGA_lite/16.1/quartus --verilog --config=/tmp/alt7237_1685809593379207647.dir/0002_ram_mmu_gen//qsys_ram_mmu_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt7237_1685809593379207647.dir/0002_ram_mmu_gen" 0 0 "Shell" 0 -1 1489320307101 ""}
{ "Info" "" "" "2017.03.12.13:05:07 Info: ram_mmu: Done RTL generation for module 'qsys_ram_mmu'" {  } {  } 0 0 "2017.03.12.13:05:07 Info: ram_mmu: Done RTL generation for module 'qsys_ram_mmu'" 0 0 "Shell" 0 -1 1489320307244 ""}
{ "Info" "" "" "2017.03.12.13:05:07 Info: ram_mmu: \"qsys\" instantiated altera_avalon_onchip_memory2 \"ram_mmu\"" {  } {  } 0 0 "2017.03.12.13:05:07 Info: ram_mmu: \"qsys\" instantiated altera_avalon_onchip_memory2 \"ram_mmu\"" 0 0 "Shell" 0 -1 1489320307245 ""}
{ "Info" "" "" "2017.03.12.13:05:07 Info: sdram: Starting RTL generation for module 'qsys_sdram'" {  } {  } 0 0 "2017.03.12.13:05:07 Info: sdram: Starting RTL generation for module 'qsys_sdram'" 0 0 "Shell" 0 -1 1489320307253 ""}
{ "Info" "  ]" "" "2017.03.12.13:05:07 Info: sdram:   Generation command is \[exec /opt/intelFPGA_lite/16.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA_lite/16.1/quartus/linux64/perl/lib -I /opt/intelFPGA_lite/16.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/16.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/16.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- /opt/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=qsys_sdram --dir=/tmp/alt7237_1685809593379207647.dir/0003_sdram_gen/ --quartus_dir=/opt/intelFPGA_lite/16.1/quartus --verilog --config=/tmp/alt7237_1685809593379207647.dir/0003_sdram_gen//qsys_sdram_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt7237_1685809593379207647.dir/0003_sdram_gen" {  } {  } 0 0 "2017.03.12.13:05:07 Info: sdram:   Generation command is \[exec /opt/intelFPGA_lite/16.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA_lite/16.1/quartus/linux64/perl/lib -I /opt/intelFPGA_lite/16.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/16.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/16.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- /opt/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=qsys_sdram --dir=/tmp/alt7237_1685809593379207647.dir/0003_sdram_gen/ --quartus_dir=/opt/intelFPGA_lite/16.1/quartus --verilog --config=/tmp/alt7237_1685809593379207647.dir/0003_sdram_gen//qsys_sdram_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt7237_1685809593379207647.dir/0003_sdram_gen" 0 0 "Shell" 0 -1 1489320307254 ""}
{ "Info" "" "" "2017.03.12.13:05:07 Info: sdram: Done RTL generation for module 'qsys_sdram'" {  } {  } 0 0 "2017.03.12.13:05:07 Info: sdram: Done RTL generation for module 'qsys_sdram'" 0 0 "Shell" 0 -1 1489320307600 ""}
{ "Info" "" "" "2017.03.12.13:05:07 Info: sdram: \"qsys\" instantiated altera_avalon_new_sdram_controller \"sdram\"" {  } {  } 0 0 "2017.03.12.13:05:07 Info: sdram: \"qsys\" instantiated altera_avalon_new_sdram_controller \"sdram\"" 0 0 "Shell" 0 -1 1489320307602 ""}
{ "Info" "" "" "2017.03.12.13:05:07 Info: timer: Starting RTL generation for module 'qsys_timer'" {  } {  } 0 0 "2017.03.12.13:05:07 Info: timer: Starting RTL generation for module 'qsys_timer'" 0 0 "Shell" 0 -1 1489320307605 ""}
{ "Info" "  ]" "" "2017.03.12.13:05:07 Info: timer:   Generation command is \[exec /opt/intelFPGA_lite/16.1/quartus/linux64//perl/bin/perl -I /opt/intelFPGA_lite/16.1/quartus/linux64//perl/lib -I /opt/intelFPGA_lite/16.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/16.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/16.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- /opt/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=qsys_timer --dir=/tmp/alt7237_1685809593379207647.dir/0004_timer_gen/ --quartus_dir=/opt/intelFPGA_lite/16.1/quartus --verilog --config=/tmp/alt7237_1685809593379207647.dir/0004_timer_gen//qsys_timer_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt7237_1685809593379207647.dir/0004_timer_gen" {  } {  } 0 0 "2017.03.12.13:05:07 Info: timer:   Generation command is \[exec /opt/intelFPGA_lite/16.1/quartus/linux64//perl/bin/perl -I /opt/intelFPGA_lite/16.1/quartus/linux64//perl/lib -I /opt/intelFPGA_lite/16.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/16.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/16.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- /opt/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=qsys_timer --dir=/tmp/alt7237_1685809593379207647.dir/0004_timer_gen/ --quartus_dir=/opt/intelFPGA_lite/16.1/quartus --verilog --config=/tmp/alt7237_1685809593379207647.dir/0004_timer_gen//qsys_timer_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt7237_1685809593379207647.dir/0004_timer_gen" 0 0 "Shell" 0 -1 1489320307608 ""}
{ "Info" "" "" "2017.03.12.13:05:07 Info: timer: Done RTL generation for module 'qsys_timer'" {  } {  } 0 0 "2017.03.12.13:05:07 Info: timer: Done RTL generation for module 'qsys_timer'" 0 0 "Shell" 0 -1 1489320307771 ""}
{ "Info" "" "" "2017.03.12.13:05:07 Info: timer: \"qsys\" instantiated altera_avalon_timer \"timer\"" {  } {  } 0 0 "2017.03.12.13:05:07 Info: timer: \"qsys\" instantiated altera_avalon_timer \"timer\"" 0 0 "Shell" 0 -1 1489320307773 ""}
{ "Info" "" "" "2017.03.12.13:05:07 Info: uart: Starting RTL generation for module 'qsys_uart'" {  } {  } 0 0 "2017.03.12.13:05:07 Info: uart: Starting RTL generation for module 'qsys_uart'" 0 0 "Shell" 0 -1 1489320307786 ""}
{ "Info" "  ]" "" "2017.03.12.13:05:07 Info: uart:   Generation command is \[exec /opt/intelFPGA_lite/16.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA_lite/16.1/quartus/linux64/perl/lib -I /opt/intelFPGA_lite/16.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/16.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/16.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- /opt/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=qsys_uart --dir=/tmp/alt7237_1685809593379207647.dir/0005_uart_gen/ --quartus_dir=/opt/intelFPGA_lite/16.1/quartus --verilog --config=/tmp/alt7237_1685809593379207647.dir/0005_uart_gen//qsys_uart_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt7237_1685809593379207647.dir/0005_uart_gen" {  } {  } 0 0 "2017.03.12.13:05:07 Info: uart:   Generation command is \[exec /opt/intelFPGA_lite/16.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA_lite/16.1/quartus/linux64/perl/lib -I /opt/intelFPGA_lite/16.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/16.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/16.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- /opt/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=qsys_uart --dir=/tmp/alt7237_1685809593379207647.dir/0005_uart_gen/ --quartus_dir=/opt/intelFPGA_lite/16.1/quartus --verilog --config=/tmp/alt7237_1685809593379207647.dir/0005_uart_gen//qsys_uart_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt7237_1685809593379207647.dir/0005_uart_gen" 0 0 "Shell" 0 -1 1489320307786 ""}
{ "Info" "" "" "2017.03.12.13:05:08 Info: uart: Done RTL generation for module 'qsys_uart'" {  } {  } 0 0 "2017.03.12.13:05:08 Info: uart: Done RTL generation for module 'qsys_uart'" 0 0 "Shell" 0 -1 1489320308115 ""}
{ "Info" "" "" "2017.03.12.13:05:08 Info: uart: \"qsys\" instantiated altera_avalon_uart \"uart\"" {  } {  } 0 0 "2017.03.12.13:05:08 Info: uart: \"qsys\" instantiated altera_avalon_uart \"uart\"" 0 0 "Shell" 0 -1 1489320308117 ""}
{ "Info" "" "" "2017.03.12.13:05:08 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.03.12.13:05:08 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1489320308923 ""}
{ "Info" "" "" "2017.03.12.13:05:09 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.03.12.13:05:09 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1489320309053 ""}
{ "Info" "" "" "2017.03.12.13:05:09 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.03.12.13:05:09 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1489320309136 ""}
{ "Info" "" "" "2017.03.12.13:05:09 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.03.12.13:05:09 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1489320309200 ""}
{ "Info" "" "" "2017.03.12.13:05:09 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.03.12.13:05:09 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1489320309289 ""}
{ "Info" "" "" "2017.03.12.13:05:09 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.03.12.13:05:09 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1489320309407 ""}
{ "Info" "" "" "2017.03.12.13:05:09 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.03.12.13:05:09 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1489320309539 ""}
{ "Info" "" "" "2017.03.12.13:05:10 Info: mm_interconnect_0: \"qsys\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 0 "2017.03.12.13:05:10 Info: mm_interconnect_0: \"qsys\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" 0 0 "Shell" 0 -1 1489320310282 ""}
{ "Info" "" "" "2017.03.12.13:05:10 Info: irq_mapper: \"qsys\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 0 "2017.03.12.13:05:10 Info: irq_mapper: \"qsys\" instantiated altera_irq_mapper \"irq_mapper\"" 0 0 "Shell" 0 -1 1489320310295 ""}
{ "Info" "" "" "2017.03.12.13:05:10 Info: rst_controller: \"qsys\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 0 "2017.03.12.13:05:10 Info: rst_controller: \"qsys\" instantiated altera_reset_controller \"rst_controller\"" 0 0 "Shell" 0 -1 1489320310302 ""}
{ "Info" "" "" "2017.03.12.13:05:10 Info: cpu: Starting RTL generation for module 'qsys_cpu_cpu'" {  } {  } 0 0 "2017.03.12.13:05:10 Info: cpu: Starting RTL generation for module 'qsys_cpu_cpu'" 0 0 "Shell" 0 -1 1489320310318 ""}
{ "Info" "  ]" "" "2017.03.12.13:05:10 Info: cpu:   Generation command is \[exec /opt/intelFPGA_lite/16.1/quartus/linux64//eperlcmd -I /opt/intelFPGA_lite/16.1/quartus/linux64//perl/lib -I /opt/intelFPGA_lite/16.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/16.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/16.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /opt/intelFPGA_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /opt/intelFPGA_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /opt/intelFPGA_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /opt/intelFPGA_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=qsys_cpu_cpu --dir=/tmp/alt7237_1685809593379207647.dir/0008_cpu_gen/ --quartus_bindir=/opt/intelFPGA_lite/16.1/quartus/linux64/ --verilog --config=/tmp/alt7237_1685809593379207647.dir/0008_cpu_gen//qsys_cpu_cpu_processor_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt7237_1685809593379207647.dir/0008_cpu_gen" {  } {  } 0 0 "2017.03.12.13:05:10 Info: cpu:   Generation command is \[exec /opt/intelFPGA_lite/16.1/quartus/linux64//eperlcmd -I /opt/intelFPGA_lite/16.1/quartus/linux64//perl/lib -I /opt/intelFPGA_lite/16.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/16.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/16.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /opt/intelFPGA_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /opt/intelFPGA_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /opt/intelFPGA_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /opt/intelFPGA_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=qsys_cpu_cpu --dir=/tmp/alt7237_1685809593379207647.dir/0008_cpu_gen/ --quartus_bindir=/opt/intelFPGA_lite/16.1/quartus/linux64/ --verilog --config=/tmp/alt7237_1685809593379207647.dir/0008_cpu_gen//qsys_cpu_cpu_processor_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt7237_1685809593379207647.dir/0008_cpu_gen" 0 0 "Shell" 0 -1 1489320310318 ""}
{ "Info" "" "" "2017.03.12.13:05:38 Info: cpu: # 2017.03.12 13:05:10 (*) Starting Nios II generation" {  } {  } 0 0 "2017.03.12.13:05:38 Info: cpu: # 2017.03.12 13:05:10 (*) Starting Nios II generation" 0 0 "Shell" 0 -1 1489320338771 ""}
{ "Info" "" "" "2017.03.12.13:05:38 Info: cpu: # 2017.03.12 13:05:10 (*)   Checking for plaintext license." {  } {  } 0 0 "2017.03.12.13:05:38 Info: cpu: # 2017.03.12 13:05:10 (*)   Checking for plaintext license." 0 0 "Shell" 0 -1 1489320338772 ""}
{ "Info" "" "" "2017.03.12.13:05:38 Info: cpu: # 2017.03.12 13:05:11 (*)   Plaintext license not found." {  } {  } 0 0 "2017.03.12.13:05:38 Info: cpu: # 2017.03.12 13:05:11 (*)   Plaintext license not found." 0 0 "Shell" 0 -1 1489320338775 ""}
{ "Info" "" "" "2017.03.12.13:05:38 Info: cpu: # 2017.03.12 13:05:11 (*)   Checking for encrypted license (non-evaluation)." {  } {  } 0 0 "2017.03.12.13:05:38 Info: cpu: # 2017.03.12 13:05:11 (*)   Checking for encrypted license (non-evaluation)." 0 0 "Shell" 0 -1 1489320338775 ""}
{ "Info" "" "" "2017.03.12.13:05:38 Info: cpu: # 2017.03.12 13:05:11 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)" {  } {  } 0 0 "2017.03.12.13:05:38 Info: cpu: # 2017.03.12 13:05:11 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)" 0 0 "Shell" 0 -1 1489320338775 ""}
{ "Info" "" "" "2017.03.12.13:05:38 Info: cpu: # 2017.03.12 13:05:11 (*)   Elaborating CPU configuration settings" {  } {  } 0 0 "2017.03.12.13:05:38 Info: cpu: # 2017.03.12 13:05:11 (*)   Elaborating CPU configuration settings" 0 0 "Shell" 0 -1 1489320338776 ""}
{ "Info" "" "" "2017.03.12.13:05:38 Info: cpu: # 2017.03.12 13:05:11 (*)   Creating all objects for CPU" {  } {  } 0 0 "2017.03.12.13:05:38 Info: cpu: # 2017.03.12 13:05:11 (*)   Creating all objects for CPU" 0 0 "Shell" 0 -1 1489320338776 ""}
{ "Info" "" "" "2017.03.12.13:05:38 Info: cpu: # 2017.03.12 13:05:11 (*)     Testbench" {  } {  } 0 0 "2017.03.12.13:05:38 Info: cpu: # 2017.03.12 13:05:11 (*)     Testbench" 0 0 "Shell" 0 -1 1489320338776 ""}
{ "Info" "" "" "2017.03.12.13:05:38 Info: cpu: # 2017.03.12 13:05:12 (*)     Instruction decoding" {  } {  } 0 0 "2017.03.12.13:05:38 Info: cpu: # 2017.03.12 13:05:12 (*)     Instruction decoding" 0 0 "Shell" 0 -1 1489320338776 ""}
{ "Info" "" "" "2017.03.12.13:05:38 Info: cpu: # 2017.03.12 13:05:12 (*)       Instruction fields" {  } {  } 0 0 "2017.03.12.13:05:38 Info: cpu: # 2017.03.12 13:05:12 (*)       Instruction fields" 0 0 "Shell" 0 -1 1489320338776 ""}
{ "Info" "" "" "2017.03.12.13:05:38 Info: cpu: # 2017.03.12 13:05:12 (*)       Instruction decodes" {  } {  } 0 0 "2017.03.12.13:05:38 Info: cpu: # 2017.03.12 13:05:12 (*)       Instruction decodes" 0 0 "Shell" 0 -1 1489320338777 ""}
{ "Info" "" "" "2017.03.12.13:05:38 Info: cpu: # 2017.03.12 13:05:12 (*)       Signals for RTL simulation waveforms" {  } {  } 0 0 "2017.03.12.13:05:38 Info: cpu: # 2017.03.12 13:05:12 (*)       Signals for RTL simulation waveforms" 0 0 "Shell" 0 -1 1489320338777 ""}
{ "Info" "" "" "2017.03.12.13:05:38 Info: cpu: # 2017.03.12 13:05:12 (*)       Instruction controls" {  } {  } 0 0 "2017.03.12.13:05:38 Info: cpu: # 2017.03.12 13:05:12 (*)       Instruction controls" 0 0 "Shell" 0 -1 1489320338777 ""}
{ "Info" "" "" "2017.03.12.13:05:38 Info: cpu: # 2017.03.12 13:05:12 (*)     Pipeline frontend" {  } {  } 0 0 "2017.03.12.13:05:38 Info: cpu: # 2017.03.12 13:05:12 (*)     Pipeline frontend" 0 0 "Shell" 0 -1 1489320338777 ""}
{ "Info" "" "" "2017.03.12.13:05:38 Info: cpu: # 2017.03.12 13:05:12 (*)       Micro-ITLB" {  } {  } 0 0 "2017.03.12.13:05:38 Info: cpu: # 2017.03.12 13:05:12 (*)       Micro-ITLB" 0 0 "Shell" 0 -1 1489320338779 ""}
{ "Info" "" "" "2017.03.12.13:05:38 Info: cpu: # 2017.03.12 13:05:13 (*)     Pipeline backend" {  } {  } 0 0 "2017.03.12.13:05:38 Info: cpu: # 2017.03.12 13:05:13 (*)     Pipeline backend" 0 0 "Shell" 0 -1 1489320338779 ""}
{ "Info" "" "" "2017.03.12.13:05:38 Info: cpu: # 2017.03.12 13:05:13 (*)       Micro-DTLB" {  } {  } 0 0 "2017.03.12.13:05:38 Info: cpu: # 2017.03.12 13:05:13 (*)       Micro-DTLB" 0 0 "Shell" 0 -1 1489320338779 ""}
{ "Info" "" "" "2017.03.12.13:05:38 Info: cpu: # 2017.03.12 13:05:14 (*)     TLB" {  } {  } 0 0 "2017.03.12.13:05:38 Info: cpu: # 2017.03.12 13:05:14 (*)     TLB" 0 0 "Shell" 0 -1 1489320338780 ""}
{ "Info" "qsys_cpu_cpu_nios2_waves.do'" "" "2017.03.12.13:05:38 Info: cpu: # 2017.03.12 13:05:15 (*)   Creating '/tmp/alt7237_1685809593379207647.dir/0008_cpu_gen/" {  } {  } 0 0 "2017.03.12.13:05:38 Info: cpu: # 2017.03.12 13:05:15 (*)   Creating '/tmp/alt7237_1685809593379207647.dir/0008_cpu_gen/" 0 0 "Shell" 0 -1 1489320338780 ""}
{ "Info" "" "" "2017.03.12.13:05:38 Info: cpu: # 2017.03.12 13:05:15 (*)   Generating RTL from CPU objects" {  } {  } 0 0 "2017.03.12.13:05:38 Info: cpu: # 2017.03.12 13:05:15 (*)   Generating RTL from CPU objects" 0 0 "Shell" 0 -1 1489320338780 ""}
{ "Info" "" "" "2017.03.12.13:05:38 Info: cpu: # 2017.03.12 13:05:17 (*)   Creating encrypted RTL" {  } {  } 0 0 "2017.03.12.13:05:38 Info: cpu: # 2017.03.12 13:05:17 (*)   Creating encrypted RTL" 0 0 "Shell" 0 -1 1489320338780 ""}
{ "Info" "" "" "2017.03.12.13:05:38 Info: cpu: # 2017.03.12 13:05:17 (*)   Creating IP functional simulation model" {  } {  } 0 0 "2017.03.12.13:05:38 Info: cpu: # 2017.03.12 13:05:17 (*)   Creating IP functional simulation model" 0 0 "Shell" 0 -1 1489320338781 ""}
{ "Info" "" "" "2017.03.12.13:05:38 Info: cpu: # 2017.03.12 13:05:38 (*) Done Nios II generation" {  } {  } 0 0 "2017.03.12.13:05:38 Info: cpu: # 2017.03.12 13:05:38 (*) Done Nios II generation" 0 0 "Shell" 0 -1 1489320338781 ""}
{ "Info" "" "" "2017.03.12.13:05:38 Info: cpu: Done RTL generation for module 'qsys_cpu_cpu'" {  } {  } 0 0 "2017.03.12.13:05:38 Info: cpu: Done RTL generation for module 'qsys_cpu_cpu'" 0 0 "Shell" 0 -1 1489320338781 ""}
{ "Info" "" "" "2017.03.12.13:05:38 Info: cpu: \"cpu\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 0 "2017.03.12.13:05:38 Info: cpu: \"cpu\" instantiated altera_nios2_gen2_unit \"cpu\"" 0 0 "Shell" 0 -1 1489320338789 ""}
{ "Info" "" "" "2017.03.12.13:05:38 Info: cpu_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"cpu_data_master_translator\"" {  } {  } 0 0 "2017.03.12.13:05:38 Info: cpu_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"cpu_data_master_translator\"" 0 0 "Shell" 0 -1 1489320338793 ""}
{ "Info" "" "" "2017.03.12.13:05:38 Info: jtag_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_avalon_jtag_slave_translator\"" {  } {  } 0 0 "2017.03.12.13:05:38 Info: jtag_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_avalon_jtag_slave_translator\"" 0 0 "Shell" 0 -1 1489320338795 ""}
{ "Info" "" "" "2017.03.12.13:05:38 Info: cpu_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"cpu_data_master_agent\"" {  } {  } 0 0 "2017.03.12.13:05:38 Info: cpu_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"cpu_data_master_agent\"" 0 0 "Shell" 0 -1 1489320338796 ""}
{ "Info" "" "" "2017.03.12.13:05:38 Info: jtag_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_avalon_jtag_slave_agent\"" {  } {  } 0 0 "2017.03.12.13:05:38 Info: jtag_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_avalon_jtag_slave_agent\"" 0 0 "Shell" 0 -1 1489320338798 ""}
{ "Info" "" "" "2017.03.12.13:05:38 Info: jtag_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 0 "2017.03.12.13:05:38 Info: jtag_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_avalon_jtag_slave_agent_rsp_fifo\"" 0 0 "Shell" 0 -1 1489320338800 ""}
{ "Info" "" "" "2017.03.12.13:05:38 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2017.03.12.13:05:38 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1489320338811 ""}
{ "Info" "" "" "2017.03.12.13:05:38 Info: router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 0 "2017.03.12.13:05:38 Info: router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" 0 0 "Shell" 0 -1 1489320338821 ""}
{ "Info" "" "" "2017.03.12.13:05:38 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2017.03.12.13:05:38 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1489320338831 ""}
{ "Info" "" "" "2017.03.12.13:05:38 Info: router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 0 "2017.03.12.13:05:38 Info: router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" 0 0 "Shell" 0 -1 1489320338836 ""}
{ "Info" "" "" "2017.03.12.13:05:38 Info: router_008: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_008\"" {  } {  } 0 0 "2017.03.12.13:05:38 Info: router_008: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_008\"" 0 0 "Shell" 0 -1 1489320338843 ""}
{ "Info" "" "" "2017.03.12.13:05:38 Info: cpu_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"cpu_data_master_limiter\"" {  } {  } 0 0 "2017.03.12.13:05:38 Info: cpu_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"cpu_data_master_limiter\"" 0 0 "Shell" 0 -1 1489320338857 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2017.03.12.13:05:38 Info: Reusing file /home/developer/Downloads/DE2_115_uClinux/qsys/simulation/submodules" {  } {  } 0 0 "2017.03.12.13:05:38 Info: Reusing file /home/developer/Downloads/DE2_115_uClinux/qsys/simulation/submodules" 0 0 "Shell" 0 -1 1489320338859 ""}
{ "Info" "" "" "2017.03.12.13:05:38 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2017.03.12.13:05:38 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1489320338868 ""}
{ "Info" "" "" "2017.03.12.13:05:38 Info: cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 0 "2017.03.12.13:05:38 Info: cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" 0 0 "Shell" 0 -1 1489320338875 ""}
{ "Info" "" "" "2017.03.12.13:05:38 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2017.03.12.13:05:38 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1489320338901 ""}
{ "Info" "" "" "2017.03.12.13:05:38 Info: cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" {  } {  } 0 0 "2017.03.12.13:05:38 Info: cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" 0 0 "Shell" 0 -1 1489320338915 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2017.03.12.13:05:38 Info: Reusing file /home/developer/Downloads/DE2_115_uClinux/qsys/simulation/submodules" {  } {  } 0 0 "2017.03.12.13:05:38 Info: Reusing file /home/developer/Downloads/DE2_115_uClinux/qsys/simulation/submodules" 0 0 "Shell" 0 -1 1489320338916 ""}
{ "Info" "" "" "2017.03.12.13:05:38 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2017.03.12.13:05:38 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1489320338921 ""}
{ "Info" "" "" "2017.03.12.13:05:38 Info: rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" {  } {  } 0 0 "2017.03.12.13:05:38 Info: rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" 0 0 "Shell" 0 -1 1489320338927 ""}
{ "Info" "" "" "2017.03.12.13:05:38 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2017.03.12.13:05:38 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1489320338946 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2017.03.12.13:05:38 Info: Reusing file /home/developer/Downloads/DE2_115_uClinux/qsys/simulation/submodules" {  } {  } 0 0 "2017.03.12.13:05:38 Info: Reusing file /home/developer/Downloads/DE2_115_uClinux/qsys/simulation/submodules" 0 0 "Shell" 0 -1 1489320338947 ""}
{ "Info" "" "" "2017.03.12.13:05:38 Info: rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 0 "2017.03.12.13:05:38 Info: rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" 0 0 "Shell" 0 -1 1489320338968 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2017.03.12.13:05:38 Info: Reusing file /home/developer/Downloads/DE2_115_uClinux/qsys/simulation/submodules" {  } {  } 0 0 "2017.03.12.13:05:38 Info: Reusing file /home/developer/Downloads/DE2_115_uClinux/qsys/simulation/submodules" 0 0 "Shell" 0 -1 1489320338969 ""}
{ "Info" "" "" "2017.03.12.13:05:38 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2017.03.12.13:05:38 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1489320338998 ""}
{ "Info" "" "" "2017.03.12.13:05:39 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2017.03.12.13:05:39 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1489320339002 ""}
{ "Info" "" "" "2017.03.12.13:05:39 Info: qsys: Done \"qsys\" with 32 modules, 64 files" {  } {  } 0 0 "2017.03.12.13:05:39 Info: qsys: Done \"qsys\" with 32 modules, 64 files" 0 0 "Shell" 0 -1 1489320339003 ""}
{ "Info" "" "" "2017.03.12.13:05:39 Info: qsys-generate succeeded." {  } {  } 0 0 "2017.03.12.13:05:39 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1489320339025 ""}
{ "Info" "" "" "2017.03.12.13:05:39 Info: Finished: Create simulation model" {  } {  } 0 0 "2017.03.12.13:05:39 Info: Finished: Create simulation model" 0 0 "Shell" 0 -1 1489320339025 ""}
{ "Info" "" "" "2017.03.12.13:05:39 Info: Starting: Create Modelsim Project." {  } {  } 0 0 "2017.03.12.13:05:39 Info: Starting: Create Modelsim Project." 0 0 "Shell" 0 -1 1489320339025 ""}
{ "Info" " --use-relative-paths=true" "" "2017.03.12.13:05:39 Info: sim-script-gen --spd=/home/developer/Downloads/DE2_115_uClinux/qsys/qsys.spd --output-directory=/home/developer/Downloads/DE2_115_uClinux/qsys/simulation" {  } {  } 0 0 "2017.03.12.13:05:39 Info: sim-script-gen --spd=/home/developer/Downloads/DE2_115_uClinux/qsys/qsys.spd --output-directory=/home/developer/Downloads/DE2_115_uClinux/qsys/simulation" 0 0 "Shell" 0 -1 1489320339025 ""}
{ "Info" " --use-relative-paths=true" "" "2017.03.12.13:05:39 Info: Doing: ip-make-simscript --spd=/home/developer/Downloads/DE2_115_uClinux/qsys/qsys.spd --output-directory=/home/developer/Downloads/DE2_115_uClinux/qsys/simulation" {  } {  } 0 0 "2017.03.12.13:05:39 Info: Doing: ip-make-simscript --spd=/home/developer/Downloads/DE2_115_uClinux/qsys/qsys.spd --output-directory=/home/developer/Downloads/DE2_115_uClinux/qsys/simulation" 0 0 "Shell" 0 -1 1489320339029 ""}
{ "Info" " directory:" "" "2017.03.12.13:05:39 Info: Generating the following file(s) for MODELSIM simulator in /home/developer/Downloads/DE2_115_uClinux/qsys/simulation" {  } {  } 0 0 "2017.03.12.13:05:39 Info: Generating the following file(s) for MODELSIM simulator in /home/developer/Downloads/DE2_115_uClinux/qsys/simulation" 0 0 "Shell" 0 -1 1489320339860 ""}
{ "Info" "msim_setup.tcl" "" "2017.03.12.13:05:39 Info:     mentor" {  } {  } 0 0 "2017.03.12.13:05:39 Info:     mentor" 0 0 "Shell" 0 -1 1489320339861 ""}
{ "Info" " directory:" "" "2017.03.12.13:05:39 Info: Generating the following file(s) for VCS simulator in /home/developer/Downloads/DE2_115_uClinux/qsys/simulation" {  } {  } 0 0 "2017.03.12.13:05:39 Info: Generating the following file(s) for VCS simulator in /home/developer/Downloads/DE2_115_uClinux/qsys/simulation" 0 0 "Shell" 0 -1 1489320339867 ""}
{ "Info" "vcs_setup.sh" "" "2017.03.12.13:05:39 Info:     synopsys/vcs" {  } {  } 0 0 "2017.03.12.13:05:39 Info:     synopsys/vcs" 0 0 "Shell" 0 -1 1489320339868 ""}
{ "Info" " directory:" "" "2017.03.12.13:05:39 Info: Generating the following file(s) for VCSMX simulator in /home/developer/Downloads/DE2_115_uClinux/qsys/simulation" {  } {  } 0 0 "2017.03.12.13:05:39 Info: Generating the following file(s) for VCSMX simulator in /home/developer/Downloads/DE2_115_uClinux/qsys/simulation" 0 0 "Shell" 0 -1 1489320339871 ""}
{ "Info" "synopsys_sim.setup" "" "2017.03.12.13:05:39 Info:     synopsys/vcsmx" {  } {  } 0 0 "2017.03.12.13:05:39 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1489320339871 ""}
{ "Info" "vcsmx_setup.sh" "" "2017.03.12.13:05:39 Info:     synopsys/vcsmx" {  } {  } 0 0 "2017.03.12.13:05:39 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1489320339872 ""}
{ "Info" " directory:" "" "2017.03.12.13:05:39 Info: Generating the following file(s) for NCSIM simulator in /home/developer/Downloads/DE2_115_uClinux/qsys/simulation" {  } {  } 0 0 "2017.03.12.13:05:39 Info: Generating the following file(s) for NCSIM simulator in /home/developer/Downloads/DE2_115_uClinux/qsys/simulation" 0 0 "Shell" 0 -1 1489320339879 ""}
{ "Info" "cds.lib" "" "2017.03.12.13:05:39 Info:     cadence" {  } {  } 0 0 "2017.03.12.13:05:39 Info:     cadence" 0 0 "Shell" 0 -1 1489320339879 ""}
{ "Info" "hdl.var" "" "2017.03.12.13:05:39 Info:     cadence" {  } {  } 0 0 "2017.03.12.13:05:39 Info:     cadence" 0 0 "Shell" 0 -1 1489320339881 ""}
{ "Info" "ncsim_setup.sh" "" "2017.03.12.13:05:39 Info:     cadence" {  } {  } 0 0 "2017.03.12.13:05:39 Info:     cadence" 0 0 "Shell" 0 -1 1489320339881 ""}
{ "Info" " directory" "" "2017.03.12.13:05:39 Info:     30 .cds.lib files in cadence/cds_libs" {  } {  } 0 0 "2017.03.12.13:05:39 Info:     30 .cds.lib files in cadence/cds_libs" 0 0 "Shell" 0 -1 1489320339882 ""}
{ "Info" " directory:" "" "2017.03.12.13:05:39 Info: Generating the following file(s) for RIVIERA simulator in /home/developer/Downloads/DE2_115_uClinux/qsys/simulation" {  } {  } 0 0 "2017.03.12.13:05:39 Info: Generating the following file(s) for RIVIERA simulator in /home/developer/Downloads/DE2_115_uClinux/qsys/simulation" 0 0 "Shell" 0 -1 1489320339886 ""}
{ "Info" "rivierapro_setup.tcl" "" "2017.03.12.13:05:39 Info:     aldec" {  } {  } 0 0 "2017.03.12.13:05:39 Info:     aldec" 0 0 "Shell" 0 -1 1489320339887 ""}
{ "Info" "." "" "2017.03.12.13:05:39 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/developer/Downloads/DE2_115_uClinux/qsys/simulation" {  } {  } 0 0 "2017.03.12.13:05:39 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/developer/Downloads/DE2_115_uClinux/qsys/simulation" 0 0 "Shell" 0 -1 1489320339887 ""}
{ "Info" "" "" "2017.03.12.13:05:39 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." {  } {  } 0 0 "2017.03.12.13:05:39 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." 0 0 "Shell" 0 -1 1489320339887 ""}
{ "Info" "qsys --family="Cyclone IV E" --part=EP4CE115F29C7" "" "2017.03.12.13:05:39 Info: Finished: Create Modelsim Project.\n2017.03.12.13:05:39 Info: Starting: Create block symbol file (.bsf)\n2017.03.12.13:05:39 Info: qsys-generate /home/developer/Downloads/DE2_115_uClinux/qsys.qsys --block-symbol-file --output-directory=/home/developer/Downloads/DE2_115_uClinux" {  } {  } 0 0 "2017.03.12.13:05:39 Info: Finished: Create Modelsim Project.\n2017.03.12.13:05:39 Info: Starting: Create block symbol file (.bsf)\n2017.03.12.13:05:39 Info: qsys-generate /home/developer/Downloads/DE2_115_uClinux/qsys.qsys --block-symbol-file --output-directory=/home/developer/Downloads/DE2_115_uClinux" 0 0 "Shell" 0 -1 1489320339887 ""}
{ "Info" "qsys.qsys" "" "2017.03.12.13:05:39 Info: Loading DE2_115_uClinux" {  } {  } 0 0 "2017.03.12.13:05:39 Info: Loading DE2_115_uClinux" 0 0 "Shell" 0 -1 1489320339891 ""}
{ "Info" "" "" "2017.03.12.13:05:39 Info: Reading input file" {  } {  } 0 0 "2017.03.12.13:05:39 Info: Reading input file" 0 0 "Shell" 0 -1 1489320339906 ""}
{ "Info" "" "" "2017.03.12.13:05:39 Info: Adding clk_50 \[clock_source 16.1\]" {  } {  } 0 0 "2017.03.12.13:05:39 Info: Adding clk_50 \[clock_source 16.1\]" 0 0 "Shell" 0 -1 1489320339908 ""}
{ "Info" "" "" "2017.03.12.13:05:39 Info: Parameterizing module clk_50" {  } {  } 0 0 "2017.03.12.13:05:39 Info: Parameterizing module clk_50" 0 0 "Shell" 0 -1 1489320339909 ""}
{ "Info" "" "" "2017.03.12.13:05:39 Info: Adding cpu \[altera_nios2_gen2 16.1\]" {  } {  } 0 0 "2017.03.12.13:05:39 Info: Adding cpu \[altera_nios2_gen2 16.1\]" 0 0 "Shell" 0 -1 1489320339910 ""}
{ "Info" "" "" "2017.03.12.13:05:39 Info: Parameterizing module cpu" {  } {  } 0 0 "2017.03.12.13:05:39 Info: Parameterizing module cpu" 0 0 "Shell" 0 -1 1489320339910 ""}
{ "Info" "" "" "2017.03.12.13:05:39 Info: Adding jtag \[altera_avalon_jtag_uart 16.1\]" {  } {  } 0 0 "2017.03.12.13:05:39 Info: Adding jtag \[altera_avalon_jtag_uart 16.1\]" 0 0 "Shell" 0 -1 1489320339913 ""}
{ "Info" "" "" "2017.03.12.13:05:39 Info: Parameterizing module jtag" {  } {  } 0 0 "2017.03.12.13:05:39 Info: Parameterizing module jtag" 0 0 "Shell" 0 -1 1489320339913 ""}
{ "Info" "" "" "2017.03.12.13:05:39 Info: Adding ram_mmu \[altera_avalon_onchip_memory2 16.1\]" {  } {  } 0 0 "2017.03.12.13:05:39 Info: Adding ram_mmu \[altera_avalon_onchip_memory2 16.1\]" 0 0 "Shell" 0 -1 1489320339914 ""}
{ "Info" "" "" "2017.03.12.13:05:39 Info: Parameterizing module ram_mmu" {  } {  } 0 0 "2017.03.12.13:05:39 Info: Parameterizing module ram_mmu" 0 0 "Shell" 0 -1 1489320339914 ""}
{ "Info" "" "" "2017.03.12.13:05:39 Info: Adding ram_re \[altera_avalon_onchip_memory2 16.1\]" {  } {  } 0 0 "2017.03.12.13:05:39 Info: Adding ram_re \[altera_avalon_onchip_memory2 16.1\]" 0 0 "Shell" 0 -1 1489320339915 ""}
{ "Info" "" "" "2017.03.12.13:05:39 Info: Parameterizing module ram_re" {  } {  } 0 0 "2017.03.12.13:05:39 Info: Parameterizing module ram_re" 0 0 "Shell" 0 -1 1489320339916 ""}
{ "Info" "" "" "2017.03.12.13:05:39 Info: Adding sdram \[altera_avalon_new_sdram_controller 16.1\]" {  } {  } 0 0 "2017.03.12.13:05:39 Info: Adding sdram \[altera_avalon_new_sdram_controller 16.1\]" 0 0 "Shell" 0 -1 1489320339917 ""}
{ "Info" "" "" "2017.03.12.13:05:39 Info: Parameterizing module sdram" {  } {  } 0 0 "2017.03.12.13:05:39 Info: Parameterizing module sdram" 0 0 "Shell" 0 -1 1489320339917 ""}
{ "Info" "" "" "2017.03.12.13:05:39 Info: Adding timer \[altera_avalon_timer 16.1\]" {  } {  } 0 0 "2017.03.12.13:05:39 Info: Adding timer \[altera_avalon_timer 16.1\]" 0 0 "Shell" 0 -1 1489320339918 ""}
{ "Info" "" "" "2017.03.12.13:05:39 Info: Parameterizing module timer" {  } {  } 0 0 "2017.03.12.13:05:39 Info: Parameterizing module timer" 0 0 "Shell" 0 -1 1489320339919 ""}
{ "Info" "" "" "2017.03.12.13:05:39 Info: Adding uart \[altera_avalon_uart 16.1\]" {  } {  } 0 0 "2017.03.12.13:05:39 Info: Adding uart \[altera_avalon_uart 16.1\]" 0 0 "Shell" 0 -1 1489320339920 ""}
{ "Info" "" "" "2017.03.12.13:05:39 Info: Parameterizing module uart" {  } {  } 0 0 "2017.03.12.13:05:39 Info: Parameterizing module uart" 0 0 "Shell" 0 -1 1489320339921 ""}
{ "Info" "" "" "2017.03.12.13:05:39 Info: Building connections" {  } {  } 0 0 "2017.03.12.13:05:39 Info: Building connections" 0 0 "Shell" 0 -1 1489320339922 ""}
{ "Info" "" "" "2017.03.12.13:05:39 Info: Parameterizing connections" {  } {  } 0 0 "2017.03.12.13:05:39 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1489320339925 ""}
{ "Info" "" "" "2017.03.12.13:05:39 Info: Validating" {  } {  } 0 0 "2017.03.12.13:05:39 Info: Validating" 0 0 "Shell" 0 -1 1489320339926 ""}
{ "Info" "" "" "2017.03.12.13:05:40 Info: Done reading input file" {  } {  } 0 0 "2017.03.12.13:05:40 Info: Done reading input file" 0 0 "Shell" 0 -1 1489320340440 ""}
{ "Info" "" "" "2017.03.12.13:05:40 Info: qsys.jtag: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2017.03.12.13:05:40 Info: qsys.jtag: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1489320340754 ""}
{ "Info" "" "" "2017.03.12.13:05:40 Info: qsys.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 0 "2017.03.12.13:05:40 Info: qsys.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." 0 0 "Shell" 0 -1 1489320340755 ""}
{ "Info" "" "" "2017.03.12.13:05:41 Info: qsys-generate succeeded." {  } {  } 0 0 "2017.03.12.13:05:41 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1489320341270 ""}
{ "Info" "" "" "2017.03.12.13:05:41 Info: Finished: Create block symbol file (.bsf)" {  } {  } 0 0 "2017.03.12.13:05:41 Info: Finished: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1489320341270 ""}
{ "Info" "" "" "2017.03.12.13:05:41 Info:" {  } {  } 0 0 "2017.03.12.13:05:41 Info:" 0 0 "Shell" 0 -1 1489320341270 ""}
{ "Info" "" "" "2017.03.12.13:05:41 Info: Starting: Create HDL design files for synthesis" {  } {  } 0 0 "2017.03.12.13:05:41 Info: Starting: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1489320341270 ""}
{ "Info" "synthesis --family="Cyclone IV E" --part=EP4CE115F29C7" "" "2017.03.12.13:05:41 Info: qsys-generate /home/developer/Downloads/DE2_115_uClinux/qsys.qsys --synthesis=VERILOG --output-directory=/home/developer/Downloads/DE2_115_uClinux/qsys" {  } {  } 0 0 "2017.03.12.13:05:41 Info: qsys-generate /home/developer/Downloads/DE2_115_uClinux/qsys.qsys --synthesis=VERILOG --output-directory=/home/developer/Downloads/DE2_115_uClinux/qsys" 0 0 "Shell" 0 -1 1489320341271 ""}
{ "Info" "qsys.qsys" "" "2017.03.12.13:05:41 Info: Loading DE2_115_uClinux" {  } {  } 0 0 "2017.03.12.13:05:41 Info: Loading DE2_115_uClinux" 0 0 "Shell" 0 -1 1489320341276 ""}
{ "Info" "" "" "2017.03.12.13:05:41 Info: Reading input file" {  } {  } 0 0 "2017.03.12.13:05:41 Info: Reading input file" 0 0 "Shell" 0 -1 1489320341305 ""}
{ "Info" "" "" "2017.03.12.13:05:41 Info: Adding clk_50 \[clock_source 16.1\]" {  } {  } 0 0 "2017.03.12.13:05:41 Info: Adding clk_50 \[clock_source 16.1\]" 0 0 "Shell" 0 -1 1489320341307 ""}
{ "Info" "" "" "2017.03.12.13:05:41 Info: Parameterizing module clk_50" {  } {  } 0 0 "2017.03.12.13:05:41 Info: Parameterizing module clk_50" 0 0 "Shell" 0 -1 1489320341308 ""}
{ "Info" "" "" "2017.03.12.13:05:41 Info: Adding cpu \[altera_nios2_gen2 16.1\]" {  } {  } 0 0 "2017.03.12.13:05:41 Info: Adding cpu \[altera_nios2_gen2 16.1\]" 0 0 "Shell" 0 -1 1489320341309 ""}
{ "Info" "" "" "2017.03.12.13:05:41 Info: Parameterizing module cpu" {  } {  } 0 0 "2017.03.12.13:05:41 Info: Parameterizing module cpu" 0 0 "Shell" 0 -1 1489320341310 ""}
{ "Info" "" "" "2017.03.12.13:05:41 Info: Adding jtag \[altera_avalon_jtag_uart 16.1\]" {  } {  } 0 0 "2017.03.12.13:05:41 Info: Adding jtag \[altera_avalon_jtag_uart 16.1\]" 0 0 "Shell" 0 -1 1489320341313 ""}
{ "Info" "" "" "2017.03.12.13:05:41 Info: Parameterizing module jtag" {  } {  } 0 0 "2017.03.12.13:05:41 Info: Parameterizing module jtag" 0 0 "Shell" 0 -1 1489320341314 ""}
{ "Info" "" "" "2017.03.12.13:05:41 Info: Adding ram_mmu \[altera_avalon_onchip_memory2 16.1\]" {  } {  } 0 0 "2017.03.12.13:05:41 Info: Adding ram_mmu \[altera_avalon_onchip_memory2 16.1\]" 0 0 "Shell" 0 -1 1489320341315 ""}
{ "Info" "" "" "2017.03.12.13:05:41 Info: Parameterizing module ram_mmu" {  } {  } 0 0 "2017.03.12.13:05:41 Info: Parameterizing module ram_mmu" 0 0 "Shell" 0 -1 1489320341316 ""}
{ "Info" "" "" "2017.03.12.13:05:41 Info: Adding ram_re \[altera_avalon_onchip_memory2 16.1\]" {  } {  } 0 0 "2017.03.12.13:05:41 Info: Adding ram_re \[altera_avalon_onchip_memory2 16.1\]" 0 0 "Shell" 0 -1 1489320341317 ""}
{ "Info" "" "" "2017.03.12.13:05:41 Info: Parameterizing module ram_re" {  } {  } 0 0 "2017.03.12.13:05:41 Info: Parameterizing module ram_re" 0 0 "Shell" 0 -1 1489320341319 ""}
{ "Info" "" "" "2017.03.12.13:05:41 Info: Adding sdram \[altera_avalon_new_sdram_controller 16.1\]" {  } {  } 0 0 "2017.03.12.13:05:41 Info: Adding sdram \[altera_avalon_new_sdram_controller 16.1\]" 0 0 "Shell" 0 -1 1489320341322 ""}
{ "Info" "" "" "2017.03.12.13:05:41 Info: Parameterizing module sdram" {  } {  } 0 0 "2017.03.12.13:05:41 Info: Parameterizing module sdram" 0 0 "Shell" 0 -1 1489320341322 ""}
{ "Info" "" "" "2017.03.12.13:05:41 Info: Adding timer \[altera_avalon_timer 16.1\]" {  } {  } 0 0 "2017.03.12.13:05:41 Info: Adding timer \[altera_avalon_timer 16.1\]" 0 0 "Shell" 0 -1 1489320341323 ""}
{ "Info" "" "" "2017.03.12.13:05:41 Info: Parameterizing module timer" {  } {  } 0 0 "2017.03.12.13:05:41 Info: Parameterizing module timer" 0 0 "Shell" 0 -1 1489320341324 ""}
{ "Info" "" "" "2017.03.12.13:05:41 Info: Adding uart \[altera_avalon_uart 16.1\]" {  } {  } 0 0 "2017.03.12.13:05:41 Info: Adding uart \[altera_avalon_uart 16.1\]" 0 0 "Shell" 0 -1 1489320341326 ""}
{ "Info" "" "" "2017.03.12.13:05:41 Info: Parameterizing module uart" {  } {  } 0 0 "2017.03.12.13:05:41 Info: Parameterizing module uart" 0 0 "Shell" 0 -1 1489320341327 ""}
{ "Info" "" "" "2017.03.12.13:05:41 Info: Building connections" {  } {  } 0 0 "2017.03.12.13:05:41 Info: Building connections" 0 0 "Shell" 0 -1 1489320341327 ""}
{ "Info" "" "" "2017.03.12.13:05:41 Info: Parameterizing connections" {  } {  } 0 0 "2017.03.12.13:05:41 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1489320341333 ""}
{ "Info" "" "" "2017.03.12.13:05:41 Info: Validating" {  } {  } 0 0 "2017.03.12.13:05:41 Info: Validating" 0 0 "Shell" 0 -1 1489320341334 ""}
{ "Info" "" "" "2017.03.12.13:05:41 Info: Done reading input file" {  } {  } 0 0 "2017.03.12.13:05:41 Info: Done reading input file" 0 0 "Shell" 0 -1 1489320341988 ""}
{ "Info" "" "" "2017.03.12.13:05:42 Info: qsys.jtag: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2017.03.12.13:05:42 Info: qsys.jtag: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1489320342330 ""}
{ "Info" "" "" "2017.03.12.13:05:42 Info: qsys.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 0 "2017.03.12.13:05:42 Info: qsys.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." 0 0 "Shell" 0 -1 1489320342331 ""}
{ "Info" "" "" "2017.03.12.13:05:42 Info: qsys: Generating qsys \"qsys\" for QUARTUS_SYNTH" {  } {  } 0 0 "2017.03.12.13:05:42 Info: qsys: Generating qsys \"qsys\" for QUARTUS_SYNTH" 0 0 "Shell" 0 -1 1489320342655 ""}
{ "Info" "" "" "2017.03.12.13:05:45 Info: cpu: \"qsys\" instantiated altera_nios2_gen2 \"cpu\"" {  } {  } 0 0 "2017.03.12.13:05:45 Info: cpu: \"qsys\" instantiated altera_nios2_gen2 \"cpu\"" 0 0 "Shell" 0 -1 1489320345583 ""}
{ "Info" "" "" "2017.03.12.13:05:45 Info: jtag: Starting RTL generation for module 'qsys_jtag'" {  } {  } 0 0 "2017.03.12.13:05:45 Info: jtag: Starting RTL generation for module 'qsys_jtag'" 0 0 "Shell" 0 -1 1489320345588 ""}
{ "Info" "qsys_jtag_component_configuration.pl  --do_build_sim=0  ]" "" "2017.03.12.13:05:45 Info: jtag:   Generation command is \[exec /opt/intelFPGA_lite/16.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA_lite/16.1/quartus/linux64/perl/lib -I /opt/intelFPGA_lite/16.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/16.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/16.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /opt/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=qsys_jtag --dir=/tmp/alt7237_1685809593379207647.dir/0030_jtag_gen/ --quartus_dir=/opt/intelFPGA_lite/16.1/quartus --verilog --config=/tmp/alt7237_1685809593379207647.dir/0030_jtag_gen/" {  } {  } 0 0 "2017.03.12.13:05:45 Info: jtag:   Generation command is \[exec /opt/intelFPGA_lite/16.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA_lite/16.1/quartus/linux64/perl/lib -I /opt/intelFPGA_lite/16.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/16.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/16.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /opt/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=qsys_jtag --dir=/tmp/alt7237_1685809593379207647.dir/0030_jtag_gen/ --quartus_dir=/opt/intelFPGA_lite/16.1/quartus --verilog --config=/tmp/alt7237_1685809593379207647.dir/0030_jtag_gen/" 0 0 "Shell" 0 -1 1489320345588 ""}
{ "Info" "" "" "2017.03.12.13:05:45 Info: jtag: Done RTL generation for module 'qsys_jtag'" {  } {  } 0 0 "2017.03.12.13:05:45 Info: jtag: Done RTL generation for module 'qsys_jtag'" 0 0 "Shell" 0 -1 1489320345775 ""}
{ "Info" "" "" "2017.03.12.13:05:45 Info: jtag: \"qsys\" instantiated altera_avalon_jtag_uart \"jtag\"" {  } {  } 0 0 "2017.03.12.13:05:45 Info: jtag: \"qsys\" instantiated altera_avalon_jtag_uart \"jtag\"" 0 0 "Shell" 0 -1 1489320345777 ""}
{ "Info" "" "" "2017.03.12.13:05:45 Info: ram_mmu: Starting RTL generation for module 'qsys_ram_mmu'" {  } {  } 0 0 "2017.03.12.13:05:45 Info: ram_mmu: Starting RTL generation for module 'qsys_ram_mmu'" 0 0 "Shell" 0 -1 1489320345782 ""}
{ "Info" "qsys_ram_mmu_component_configuration.pl  --do_build_sim=0  ]" "" "2017.03.12.13:05:45 Info: ram_mmu:   Generation command is \[exec /opt/intelFPGA_lite/16.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA_lite/16.1/quartus/linux64/perl/lib -I /opt/intelFPGA_lite/16.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/16.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/16.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /opt/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=qsys_ram_mmu --dir=/tmp/alt7237_1685809593379207647.dir/0031_ram_mmu_gen/ --quartus_dir=/opt/intelFPGA_lite/16.1/quartus --verilog --config=/tmp/alt7237_1685809593379207647.dir/0031_ram_mmu_gen/" {  } {  } 0 0 "2017.03.12.13:05:45 Info: ram_mmu:   Generation command is \[exec /opt/intelFPGA_lite/16.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA_lite/16.1/quartus/linux64/perl/lib -I /opt/intelFPGA_lite/16.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/16.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/16.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /opt/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=qsys_ram_mmu --dir=/tmp/alt7237_1685809593379207647.dir/0031_ram_mmu_gen/ --quartus_dir=/opt/intelFPGA_lite/16.1/quartus --verilog --config=/tmp/alt7237_1685809593379207647.dir/0031_ram_mmu_gen/" 0 0 "Shell" 0 -1 1489320345783 ""}
{ "Info" "" "" "2017.03.12.13:05:45 Info: ram_mmu: Done RTL generation for module 'qsys_ram_mmu'" {  } {  } 0 0 "2017.03.12.13:05:45 Info: ram_mmu: Done RTL generation for module 'qsys_ram_mmu'" 0 0 "Shell" 0 -1 1489320345905 ""}
{ "Info" "" "" "2017.03.12.13:05:45 Info: ram_mmu: \"qsys\" instantiated altera_avalon_onchip_memory2 \"ram_mmu\"" {  } {  } 0 0 "2017.03.12.13:05:45 Info: ram_mmu: \"qsys\" instantiated altera_avalon_onchip_memory2 \"ram_mmu\"" 0 0 "Shell" 0 -1 1489320345907 ""}
{ "Info" "" "" "2017.03.12.13:05:45 Info: sdram: Starting RTL generation for module 'qsys_sdram'" {  } {  } 0 0 "2017.03.12.13:05:45 Info: sdram: Starting RTL generation for module 'qsys_sdram'" 0 0 "Shell" 0 -1 1489320345911 ""}
{ "Info" "qsys_sdram_component_configuration.pl  --do_build_sim=0  ]" "" "2017.03.12.13:05:45 Info: sdram:   Generation command is \[exec /opt/intelFPGA_lite/16.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA_lite/16.1/quartus/linux64/perl/lib -I /opt/intelFPGA_lite/16.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/16.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/16.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- /opt/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=qsys_sdram --dir=/tmp/alt7237_1685809593379207647.dir/0032_sdram_gen/ --quartus_dir=/opt/intelFPGA_lite/16.1/quartus --verilog --config=/tmp/alt7237_1685809593379207647.dir/0032_sdram_gen/" {  } {  } 0 0 "2017.03.12.13:05:45 Info: sdram:   Generation command is \[exec /opt/intelFPGA_lite/16.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA_lite/16.1/quartus/linux64/perl/lib -I /opt/intelFPGA_lite/16.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/16.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/16.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- /opt/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=qsys_sdram --dir=/tmp/alt7237_1685809593379207647.dir/0032_sdram_gen/ --quartus_dir=/opt/intelFPGA_lite/16.1/quartus --verilog --config=/tmp/alt7237_1685809593379207647.dir/0032_sdram_gen/" 0 0 "Shell" 0 -1 1489320345912 ""}
{ "Info" "" "" "2017.03.12.13:05:46 Info: sdram: Done RTL generation for module 'qsys_sdram'" {  } {  } 0 0 "2017.03.12.13:05:46 Info: sdram: Done RTL generation for module 'qsys_sdram'" 0 0 "Shell" 0 -1 1489320346211 ""}
{ "Info" "" "" "2017.03.12.13:05:46 Info: sdram: \"qsys\" instantiated altera_avalon_new_sdram_controller \"sdram\"" {  } {  } 0 0 "2017.03.12.13:05:46 Info: sdram: \"qsys\" instantiated altera_avalon_new_sdram_controller \"sdram\"" 0 0 "Shell" 0 -1 1489320346212 ""}
{ "Info" "" "" "2017.03.12.13:05:46 Info: timer: Starting RTL generation for module 'qsys_timer'" {  } {  } 0 0 "2017.03.12.13:05:46 Info: timer: Starting RTL generation for module 'qsys_timer'" 0 0 "Shell" 0 -1 1489320346214 ""}
{ "Info" "qsys_timer_component_configuration.pl  --do_build_sim=0  ]" "" "2017.03.12.13:05:46 Info: timer:   Generation command is \[exec /opt/intelFPGA_lite/16.1/quartus/linux64//perl/bin/perl -I /opt/intelFPGA_lite/16.1/quartus/linux64//perl/lib -I /opt/intelFPGA_lite/16.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/16.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/16.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- /opt/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=qsys_timer --dir=/tmp/alt7237_1685809593379207647.dir/0033_timer_gen/ --quartus_dir=/opt/intelFPGA_lite/16.1/quartus --verilog --config=/tmp/alt7237_1685809593379207647.dir/0033_timer_gen/" {  } {  } 0 0 "2017.03.12.13:05:46 Info: timer:   Generation command is \[exec /opt/intelFPGA_lite/16.1/quartus/linux64//perl/bin/perl -I /opt/intelFPGA_lite/16.1/quartus/linux64//perl/lib -I /opt/intelFPGA_lite/16.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/16.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/16.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- /opt/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=qsys_timer --dir=/tmp/alt7237_1685809593379207647.dir/0033_timer_gen/ --quartus_dir=/opt/intelFPGA_lite/16.1/quartus --verilog --config=/tmp/alt7237_1685809593379207647.dir/0033_timer_gen/" 0 0 "Shell" 0 -1 1489320346214 ""}
{ "Info" "" "" "2017.03.12.13:05:46 Info: timer: Done RTL generation for module 'qsys_timer'" {  } {  } 0 0 "2017.03.12.13:05:46 Info: timer: Done RTL generation for module 'qsys_timer'" 0 0 "Shell" 0 -1 1489320346368 ""}
{ "Info" "" "" "2017.03.12.13:05:46 Info: timer: \"qsys\" instantiated altera_avalon_timer \"timer\"" {  } {  } 0 0 "2017.03.12.13:05:46 Info: timer: \"qsys\" instantiated altera_avalon_timer \"timer\"" 0 0 "Shell" 0 -1 1489320346369 ""}
{ "Info" "" "" "2017.03.12.13:05:46 Info: uart: Starting RTL generation for module 'qsys_uart'" {  } {  } 0 0 "2017.03.12.13:05:46 Info: uart: Starting RTL generation for module 'qsys_uart'" 0 0 "Shell" 0 -1 1489320346374 ""}
{ "Info" "qsys_uart_component_configuration.pl  --do_build_sim=0  ]" "" "2017.03.12.13:05:46 Info: uart:   Generation command is \[exec /opt/intelFPGA_lite/16.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA_lite/16.1/quartus/linux64/perl/lib -I /opt/intelFPGA_lite/16.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/16.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/16.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- /opt/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=qsys_uart --dir=/tmp/alt7237_1685809593379207647.dir/0034_uart_gen/ --quartus_dir=/opt/intelFPGA_lite/16.1/quartus --verilog --config=/tmp/alt7237_1685809593379207647.dir/0034_uart_gen/" {  } {  } 0 0 "2017.03.12.13:05:46 Info: uart:   Generation command is \[exec /opt/intelFPGA_lite/16.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA_lite/16.1/quartus/linux64/perl/lib -I /opt/intelFPGA_lite/16.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/16.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/16.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- /opt/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=qsys_uart --dir=/tmp/alt7237_1685809593379207647.dir/0034_uart_gen/ --quartus_dir=/opt/intelFPGA_lite/16.1/quartus --verilog --config=/tmp/alt7237_1685809593379207647.dir/0034_uart_gen/" 0 0 "Shell" 0 -1 1489320346374 ""}
{ "Info" "" "" "2017.03.12.13:05:46 Info: uart: Done RTL generation for module 'qsys_uart'" {  } {  } 0 0 "2017.03.12.13:05:46 Info: uart: Done RTL generation for module 'qsys_uart'" 0 0 "Shell" 0 -1 1489320346706 ""}
{ "Info" "" "" "2017.03.12.13:05:46 Info: uart: \"qsys\" instantiated altera_avalon_uart \"uart\"" {  } {  } 0 0 "2017.03.12.13:05:46 Info: uart: \"qsys\" instantiated altera_avalon_uart \"uart\"" 0 0 "Shell" 0 -1 1489320346706 ""}
{ "Info" "" "" "2017.03.12.13:05:47 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.03.12.13:05:47 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1489320347284 ""}
{ "Info" "" "" "2017.03.12.13:05:47 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.03.12.13:05:47 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1489320347328 ""}
{ "Info" "" "" "2017.03.12.13:05:47 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.03.12.13:05:47 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1489320347395 ""}
{ "Info" "" "" "2017.03.12.13:05:47 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.03.12.13:05:47 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1489320347455 ""}
{ "Info" "" "" "2017.03.12.13:05:47 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.03.12.13:05:47 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1489320347495 ""}
{ "Info" "" "" "2017.03.12.13:05:47 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.03.12.13:05:47 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1489320347544 ""}
{ "Info" "" "" "2017.03.12.13:05:47 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.03.12.13:05:47 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1489320347591 ""}
{ "Info" "" "" "2017.03.12.13:05:48 Info: mm_interconnect_0: \"qsys\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 0 "2017.03.12.13:05:48 Info: mm_interconnect_0: \"qsys\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" 0 0 "Shell" 0 -1 1489320348054 ""}
{ "Info" "" "" "2017.03.12.13:05:48 Info: irq_mapper: \"qsys\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 0 "2017.03.12.13:05:48 Info: irq_mapper: \"qsys\" instantiated altera_irq_mapper \"irq_mapper\"" 0 0 "Shell" 0 -1 1489320348059 ""}
{ "Info" "" "" "2017.03.12.13:05:48 Info: rst_controller: \"qsys\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 0 "2017.03.12.13:05:48 Info: rst_controller: \"qsys\" instantiated altera_reset_controller \"rst_controller\"" 0 0 "Shell" 0 -1 1489320348061 ""}
{ "Info" "" "" "2017.03.12.13:05:48 Info: cpu: Starting RTL generation for module 'qsys_cpu_cpu'" {  } {  } 0 0 "2017.03.12.13:05:48 Info: cpu: Starting RTL generation for module 'qsys_cpu_cpu'" 0 0 "Shell" 0 -1 1489320348071 ""}
{ "Info" "qsys_cpu_cpu_processor_configuration.pl  --do_build_sim=0  ]" "" "2017.03.12.13:05:48 Info: cpu:   Generation command is \[exec /opt/intelFPGA_lite/16.1/quartus/linux64//eperlcmd -I /opt/intelFPGA_lite/16.1/quartus/linux64//perl/lib -I /opt/intelFPGA_lite/16.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/16.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/16.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /opt/intelFPGA_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /opt/intelFPGA_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /opt/intelFPGA_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /opt/intelFPGA_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=qsys_cpu_cpu --dir=/tmp/alt7237_1685809593379207647.dir/0037_cpu_gen/ --quartus_bindir=/opt/intelFPGA_lite/16.1/quartus/linux64/ --verilog --config=/tmp/alt7237_1685809593379207647.dir/0037_cpu_gen/" {  } {  } 0 0 "2017.03.12.13:05:48 Info: cpu:   Generation command is \[exec /opt/intelFPGA_lite/16.1/quartus/linux64//eperlcmd -I /opt/intelFPGA_lite/16.1/quartus/linux64//perl/lib -I /opt/intelFPGA_lite/16.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/16.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/16.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /opt/intelFPGA_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /opt/intelFPGA_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /opt/intelFPGA_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /opt/intelFPGA_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=qsys_cpu_cpu --dir=/tmp/alt7237_1685809593379207647.dir/0037_cpu_gen/ --quartus_bindir=/opt/intelFPGA_lite/16.1/quartus/linux64/ --verilog --config=/tmp/alt7237_1685809593379207647.dir/0037_cpu_gen/" 0 0 "Shell" 0 -1 1489320348072 ""}
{ "Info" "" "" "2017.03.12.13:05:56 Info: cpu: # 2017.03.12 13:05:48 (*) Starting Nios II generation" {  } {  } 0 0 "2017.03.12.13:05:56 Info: cpu: # 2017.03.12 13:05:48 (*) Starting Nios II generation" 0 0 "Shell" 0 -1 1489320356748 ""}
{ "Info" "" "" "2017.03.12.13:05:56 Info: cpu: # 2017.03.12 13:05:48 (*)   Checking for plaintext license." {  } {  } 0 0 "2017.03.12.13:05:56 Info: cpu: # 2017.03.12 13:05:48 (*)   Checking for plaintext license." 0 0 "Shell" 0 -1 1489320356749 ""}
{ "Info" "" "" "2017.03.12.13:05:56 Info: cpu: # 2017.03.12 13:05:48 (*)   Plaintext license not found." {  } {  } 0 0 "2017.03.12.13:05:56 Info: cpu: # 2017.03.12 13:05:48 (*)   Plaintext license not found." 0 0 "Shell" 0 -1 1489320356749 ""}
{ "Info" "" "" "2017.03.12.13:05:56 Info: cpu: # 2017.03.12 13:05:48 (*)   Checking for encrypted license (non-evaluation)." {  } {  } 0 0 "2017.03.12.13:05:56 Info: cpu: # 2017.03.12 13:05:48 (*)   Checking for encrypted license (non-evaluation)." 0 0 "Shell" 0 -1 1489320356749 ""}
{ "Info" "" "" "2017.03.12.13:05:56 Info: cpu: # 2017.03.12 13:05:49 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)" {  } {  } 0 0 "2017.03.12.13:05:56 Info: cpu: # 2017.03.12 13:05:49 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)" 0 0 "Shell" 0 -1 1489320356749 ""}
{ "Info" "" "" "2017.03.12.13:05:56 Info: cpu: # 2017.03.12 13:05:49 (*)   Elaborating CPU configuration settings" {  } {  } 0 0 "2017.03.12.13:05:56 Info: cpu: # 2017.03.12 13:05:49 (*)   Elaborating CPU configuration settings" 0 0 "Shell" 0 -1 1489320356750 ""}
{ "Info" "" "" "2017.03.12.13:05:56 Info: cpu: # 2017.03.12 13:05:49 (*)   Creating all objects for CPU" {  } {  } 0 0 "2017.03.12.13:05:56 Info: cpu: # 2017.03.12 13:05:49 (*)   Creating all objects for CPU" 0 0 "Shell" 0 -1 1489320356751 ""}
{ "Info" "" "" "2017.03.12.13:05:56 Info: cpu: # 2017.03.12 13:05:49 (*)     Testbench" {  } {  } 0 0 "2017.03.12.13:05:56 Info: cpu: # 2017.03.12 13:05:49 (*)     Testbench" 0 0 "Shell" 0 -1 1489320356751 ""}
{ "Info" "" "" "2017.03.12.13:05:56 Info: cpu: # 2017.03.12 13:05:49 (*)     Instruction decoding" {  } {  } 0 0 "2017.03.12.13:05:56 Info: cpu: # 2017.03.12 13:05:49 (*)     Instruction decoding" 0 0 "Shell" 0 -1 1489320356751 ""}
{ "Info" "" "" "2017.03.12.13:05:56 Info: cpu: # 2017.03.12 13:05:49 (*)       Instruction fields" {  } {  } 0 0 "2017.03.12.13:05:56 Info: cpu: # 2017.03.12 13:05:49 (*)       Instruction fields" 0 0 "Shell" 0 -1 1489320356751 ""}
{ "Info" "" "" "2017.03.12.13:05:56 Info: cpu: # 2017.03.12 13:05:49 (*)       Instruction decodes" {  } {  } 0 0 "2017.03.12.13:05:56 Info: cpu: # 2017.03.12 13:05:49 (*)       Instruction decodes" 0 0 "Shell" 0 -1 1489320356754 ""}
{ "Info" "" "" "2017.03.12.13:05:56 Info: cpu: # 2017.03.12 13:05:50 (*)       Signals for RTL simulation waveforms" {  } {  } 0 0 "2017.03.12.13:05:56 Info: cpu: # 2017.03.12 13:05:50 (*)       Signals for RTL simulation waveforms" 0 0 "Shell" 0 -1 1489320356754 ""}
{ "Info" "" "" "2017.03.12.13:05:56 Info: cpu: # 2017.03.12 13:05:50 (*)       Instruction controls" {  } {  } 0 0 "2017.03.12.13:05:56 Info: cpu: # 2017.03.12 13:05:50 (*)       Instruction controls" 0 0 "Shell" 0 -1 1489320356754 ""}
{ "Info" "" "" "2017.03.12.13:05:56 Info: cpu: # 2017.03.12 13:05:50 (*)     Pipeline frontend" {  } {  } 0 0 "2017.03.12.13:05:56 Info: cpu: # 2017.03.12 13:05:50 (*)     Pipeline frontend" 0 0 "Shell" 0 -1 1489320356754 ""}
{ "Info" "" "" "2017.03.12.13:05:56 Info: cpu: # 2017.03.12 13:05:50 (*)       Micro-ITLB" {  } {  } 0 0 "2017.03.12.13:05:56 Info: cpu: # 2017.03.12 13:05:50 (*)       Micro-ITLB" 0 0 "Shell" 0 -1 1489320356754 ""}
{ "Info" "" "" "2017.03.12.13:05:56 Info: cpu: # 2017.03.12 13:05:50 (*)     Pipeline backend" {  } {  } 0 0 "2017.03.12.13:05:56 Info: cpu: # 2017.03.12 13:05:50 (*)     Pipeline backend" 0 0 "Shell" 0 -1 1489320356754 ""}
{ "Info" "" "" "2017.03.12.13:05:56 Info: cpu: # 2017.03.12 13:05:51 (*)       Micro-DTLB" {  } {  } 0 0 "2017.03.12.13:05:56 Info: cpu: # 2017.03.12 13:05:51 (*)       Micro-DTLB" 0 0 "Shell" 0 -1 1489320356754 ""}
{ "Info" "" "" "2017.03.12.13:05:56 Info: cpu: # 2017.03.12 13:05:51 (*)     TLB" {  } {  } 0 0 "2017.03.12.13:05:56 Info: cpu: # 2017.03.12 13:05:51 (*)     TLB" 0 0 "Shell" 0 -1 1489320356755 ""}
{ "Info" "" "" "2017.03.12.13:05:56 Info: cpu: # 2017.03.12 13:05:53 (*)   Generating RTL from CPU objects" {  } {  } 0 0 "2017.03.12.13:05:56 Info: cpu: # 2017.03.12 13:05:53 (*)   Generating RTL from CPU objects" 0 0 "Shell" 0 -1 1489320356755 ""}
{ "Info" "" "" "2017.03.12.13:05:56 Info: cpu: # 2017.03.12 13:05:55 (*)   Creating encrypted RTL" {  } {  } 0 0 "2017.03.12.13:05:56 Info: cpu: # 2017.03.12 13:05:55 (*)   Creating encrypted RTL" 0 0 "Shell" 0 -1 1489320356755 ""}
{ "Info" "" "" "2017.03.12.13:05:56 Info: cpu: # 2017.03.12 13:05:56 (*) Done Nios II generation" {  } {  } 0 0 "2017.03.12.13:05:56 Info: cpu: # 2017.03.12 13:05:56 (*) Done Nios II generation" 0 0 "Shell" 0 -1 1489320356756 ""}
{ "Info" "" "" "2017.03.12.13:05:56 Info: cpu: Done RTL generation for module 'qsys_cpu_cpu'" {  } {  } 0 0 "2017.03.12.13:05:56 Info: cpu: Done RTL generation for module 'qsys_cpu_cpu'" 0 0 "Shell" 0 -1 1489320356756 ""}
{ "Info" "" "" "2017.03.12.13:05:56 Info: cpu: \"cpu\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 0 "2017.03.12.13:05:56 Info: cpu: \"cpu\" instantiated altera_nios2_gen2_unit \"cpu\"" 0 0 "Shell" 0 -1 1489320356763 ""}
{ "Info" "" "" "2017.03.12.13:05:56 Info: cpu_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"cpu_data_master_translator\"" {  } {  } 0 0 "2017.03.12.13:05:56 Info: cpu_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"cpu_data_master_translator\"" 0 0 "Shell" 0 -1 1489320356765 ""}
{ "Info" "" "" "2017.03.12.13:05:56 Info: jtag_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_avalon_jtag_slave_translator\"" {  } {  } 0 0 "2017.03.12.13:05:56 Info: jtag_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_avalon_jtag_slave_translator\"" 0 0 "Shell" 0 -1 1489320356766 ""}
{ "Info" "" "" "2017.03.12.13:05:56 Info: cpu_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"cpu_data_master_agent\"" {  } {  } 0 0 "2017.03.12.13:05:56 Info: cpu_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"cpu_data_master_agent\"" 0 0 "Shell" 0 -1 1489320356767 ""}
{ "Info" "" "" "2017.03.12.13:05:56 Info: jtag_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_avalon_jtag_slave_agent\"\n2017.03.12.13:05:56 Info: jtag_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 0 "2017.03.12.13:05:56 Info: jtag_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_avalon_jtag_slave_agent\"\n2017.03.12.13:05:56 Info: jtag_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_avalon_jtag_slave_agent_rsp_fifo\"" 0 0 "Shell" 0 -1 1489320356771 ""}
{ "Info" "" "" "2017.03.12.13:05:56 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2017.03.12.13:05:56 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1489320356779 ""}
{ "Info" "" "" "2017.03.12.13:05:56 Info: router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 0 "2017.03.12.13:05:56 Info: router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" 0 0 "Shell" 0 -1 1489320356786 ""}
{ "Info" "" "" "2017.03.12.13:05:56 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2017.03.12.13:05:56 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1489320356793 ""}
{ "Info" "" "" "2017.03.12.13:05:56 Info: router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 0 "2017.03.12.13:05:56 Info: router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" 0 0 "Shell" 0 -1 1489320356799 ""}
{ "Info" "" "" "2017.03.12.13:05:56 Info: router_008: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_008\"" {  } {  } 0 0 "2017.03.12.13:05:56 Info: router_008: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_008\"" 0 0 "Shell" 0 -1 1489320356806 ""}
{ "Info" "" "" "2017.03.12.13:05:56 Info: cpu_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"cpu_data_master_limiter\"" {  } {  } 0 0 "2017.03.12.13:05:56 Info: cpu_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"cpu_data_master_limiter\"" 0 0 "Shell" 0 -1 1489320356808 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2017.03.12.13:05:56 Info: Reusing file /home/developer/Downloads/DE2_115_uClinux/qsys/synthesis/submodules" {  } {  } 0 0 "2017.03.12.13:05:56 Info: Reusing file /home/developer/Downloads/DE2_115_uClinux/qsys/synthesis/submodules" 0 0 "Shell" 0 -1 1489320356809 ""}
{ "Info" "" "" "2017.03.12.13:05:56 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2017.03.12.13:05:56 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1489320356818 ""}
{ "Info" "" "" "2017.03.12.13:05:56 Info: cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 0 "2017.03.12.13:05:56 Info: cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" 0 0 "Shell" 0 -1 1489320356826 ""}
{ "Info" "" "" "2017.03.12.13:05:56 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2017.03.12.13:05:56 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1489320356857 ""}
{ "Info" "" "" "2017.03.12.13:05:56 Info: cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" {  } {  } 0 0 "2017.03.12.13:05:56 Info: cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" 0 0 "Shell" 0 -1 1489320356894 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2017.03.12.13:05:56 Info: Reusing file /home/developer/Downloads/DE2_115_uClinux/qsys/synthesis/submodules" {  } {  } 0 0 "2017.03.12.13:05:56 Info: Reusing file /home/developer/Downloads/DE2_115_uClinux/qsys/synthesis/submodules" 0 0 "Shell" 0 -1 1489320356894 ""}
{ "Info" "" "" "2017.03.12.13:05:56 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2017.03.12.13:05:56 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1489320356898 ""}
{ "Info" "" "" "2017.03.12.13:05:56 Info: rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" {  } {  } 0 0 "2017.03.12.13:05:56 Info: rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" 0 0 "Shell" 0 -1 1489320356903 ""}
{ "Info" "" "" "2017.03.12.13:05:56 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2017.03.12.13:05:56 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1489320356921 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2017.03.12.13:05:56 Info: Reusing file /home/developer/Downloads/DE2_115_uClinux/qsys/synthesis/submodules" {  } {  } 0 0 "2017.03.12.13:05:56 Info: Reusing file /home/developer/Downloads/DE2_115_uClinux/qsys/synthesis/submodules" 0 0 "Shell" 0 -1 1489320356921 ""}
{ "Info" "" "" "2017.03.12.13:05:56 Info: rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 0 "2017.03.12.13:05:56 Info: rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" 0 0 "Shell" 0 -1 1489320356940 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2017.03.12.13:05:56 Info: Reusing file /home/developer/Downloads/DE2_115_uClinux/qsys/synthesis/submodules" {  } {  } 0 0 "2017.03.12.13:05:56 Info: Reusing file /home/developer/Downloads/DE2_115_uClinux/qsys/synthesis/submodules" 0 0 "Shell" 0 -1 1489320356940 ""}
{ "Info" "" "" "2017.03.12.13:05:56 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2017.03.12.13:05:56 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1489320356967 ""}
{ "Info" "" "" "2017.03.12.13:05:56 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"\n2017.03.12.13:05:56 Info: qsys: Done \"qsys\" with 32 modules, 52 files" {  } {  } 0 0 "2017.03.12.13:05:56 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"\n2017.03.12.13:05:56 Info: qsys: Done \"qsys\" with 32 modules, 52 files" 0 0 "Shell" 0 -1 1489320356977 ""}
{ "Info" "" "" "2017.03.12.13:05:57 Info: qsys-generate succeeded." {  } {  } 0 0 "2017.03.12.13:05:57 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1489320357294 ""}
{ "Info" "" "" "2017.03.12.13:05:57 Info: Finished: Create HDL design files for synthesis" {  } {  } 0 0 "2017.03.12.13:05:57 Info: Finished: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1489320357295 ""}
{ "Info" "IIPMAN_IPRGEN_SUCCESSFUL" "ALTPLL altpll0.vhd " "Completed upgrading IP component ALTPLL with file \"altpll0.vhd\"" {  } {  } 0 11131 "Completed upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1489320357655 ""}
{ "Info" "IIPMAN_IPRGEN_SUCCESSFUL" "qsys qsys.qsys " "Completed upgrading IP component qsys with file \"qsys.qsys\"" {  } {  } 0 11131 "Completed upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1489320357899 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "/opt/intelFPGA_lite/16.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl " "Evaluation of Tcl script /opt/intelFPGA_lite/16.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1489320359187 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 0 s Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1067 " "Peak virtual memory: 1067 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1489320359187 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 12 13:05:59 2017 " "Processing ended: Sun Mar 12 13:05:59 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1489320359187 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:41 " "Elapsed time: 00:01:41" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1489320359187 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:17 " "Total CPU time (on all processors): 00:03:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1489320359187 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1489320359187 ""}
