// Seed: 3250126792
module module_0 (
    output wor id_0,
    input tri1 id_1,
    input tri1 id_2,
    input wor id_3,
    output uwire module_0,
    output tri1 id_5,
    input supply1 id_6
    , id_12,
    output wor id_7,
    input supply1 id_8,
    input wire id_9,
    output wire id_10
);
  logic [1  <  -1 : -1] id_13;
  ;
endmodule
module module_1 (
    output wire  id_0,
    input  uwire id_1,
    output tri   id_2
);
  module_0 modCall_1 (
      id_2,
      id_1,
      id_1,
      id_1,
      id_2,
      id_0,
      id_1,
      id_2,
      id_1,
      id_1,
      id_2
  );
  assign modCall_1.id_10 = 0;
  wor id_4 = id_1 | 1;
endmodule
