// Seed: 2069569980
module module_0 (
    input tri id_0,
    input tri0 id_1,
    output logic id_2,
    input wire id_3,
    input tri0 id_4,
    input supply1 id_5,
    input wand id_6,
    input tri id_7,
    output wire id_8
);
  always @(posedge id_3) if (1) id_2 = -1'd0;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    output tri1 id_0,
    input uwire id_1,
    output supply0 id_2,
    input supply0 id_3,
    input tri0 id_4,
    input tri0 id_5,
    output tri id_6,
    output supply0 id_7,
    input supply1 id_8,
    input tri1 id_9,
    input supply0 id_10,
    input wor id_11,
    output tri0 id_12,
    output wire id_13,
    input tri id_14,
    output logic id_15,
    input uwire id_16,
    output supply1 id_17
);
  logic id_19;
  ;
  always @(id_5 or posedge id_14) begin : LABEL_0
    id_15 <= 1;
    $signed(34);
    ;
  end
  module_0 modCall_1 (
      id_4,
      id_10,
      id_15,
      id_5,
      id_1,
      id_3,
      id_4,
      id_9,
      id_2
  );
endmodule
