{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1716787707663 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1716787707673 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 27 17:28:24 2024 " "Processing started: Mon May 27 17:28:24 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1716787707673 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716787707673 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off flappyPlane -c flappyPlane " "Command: quartus_map --read_settings_files=on --write_settings_files=off flappyPlane -c flappyPlane" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716787707674 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1716787709665 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1716787709666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_to_7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd_to_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCD_to_SevenSeg-arc1 " "Found design unit 1: BCD_to_SevenSeg-arc1" {  } { { "BCD_to_7Seg.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/BCD_to_7Seg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716787736021 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCD_to_SevenSeg " "Found entity 1: BCD_to_SevenSeg" {  } { { "BCD_to_7Seg.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/BCD_to_7Seg.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716787736021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716787736021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "miniprojectresources/vga_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file miniprojectresources/vga_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_SYNC-a " "Found design unit 1: VGA_SYNC-a" {  } { { "MiniprojectResources/vga_sync.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/vga_sync.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716787736026 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_SYNC " "Found entity 1: VGA_SYNC" {  } { { "MiniprojectResources/vga_sync.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/vga_sync.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716787736026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716787736026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "miniprojectresources/mouse.vhd 2 1 " "Found 2 design units, including 1 entities, in source file miniprojectresources/mouse.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MOUSE-behavior " "Found design unit 1: MOUSE-behavior" {  } { { "MiniprojectResources/mouse.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/mouse.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716787736032 ""} { "Info" "ISGN_ENTITY_NAME" "1 MOUSE " "Found entity 1: MOUSE" {  } { { "MiniprojectResources/mouse.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/mouse.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716787736032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716787736032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "miniprojectresources/char_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file miniprojectresources/char_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 char_rom-SYN " "Found design unit 1: char_rom-SYN" {  } { { "MiniprojectResources/char_rom.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/char_rom.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716787736042 ""} { "Info" "ISGN_ENTITY_NAME" "1 char_rom " "Found entity 1: char_rom" {  } { { "MiniprojectResources/char_rom.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/char_rom.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716787736042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716787736042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "miniprojectresources/bouncy_ball.vhd 2 1 " "Found 2 design units, including 1 entities, in source file miniprojectresources/bouncy_ball.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bouncy_ball-behavior " "Found design unit 1: bouncy_ball-behavior" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716787736052 ""} { "Info" "ISGN_ENTITY_NAME" "1 bouncy_ball " "Found entity 1: bouncy_ball" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716787736052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716787736052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "miniprojectresources/ball.vhd 2 1 " "Found 2 design units, including 1 entities, in source file miniprojectresources/ball.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ball-behavior " "Found design unit 1: ball-behavior" {  } { { "MiniprojectResources/ball.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/ball.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716787736064 ""} { "Info" "ISGN_ENTITY_NAME" "1 ball " "Found entity 1: ball" {  } { { "MiniprojectResources/ball.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/ball.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716787736064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716787736064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_golden_top.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_cv_golden_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_CV_golden_top " "Found entity 1: DE0_CV_golden_top" {  } { { "DE0_CV_golden_top.v" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/DE0_CV_golden_top.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716787736075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716787736075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.bdf 1 1 " "Found 1 design units, including 1 entities, in source file toplevel.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 toplevel " "Found entity 1: toplevel" {  } { { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716787736084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716787736084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-rtl " "Found design unit 1: pll-rtl" {  } { { "pll.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/pll.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716787736089 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/pll.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716787736089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716787736089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll/pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_0002 " "Found entity 1: pll_0002" {  } { { "pll/pll_0002.v" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/pll/pll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716787736099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716787736099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll2-rtl " "Found design unit 1: pll2-rtl" {  } { { "pll2.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/pll2.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716787736104 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll2 " "Found entity 1: pll2" {  } { { "pll2.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/pll2.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716787736104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716787736104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll2/pll2_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll2/pll2_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll2_0002 " "Found entity 1: pll2_0002" {  } { { "pll2/pll2_0002.v" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/pll2/pll2_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716787736110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716787736110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "char_block_diagram.bdf 1 1 " "Found 1 design units, including 1 entities, in source file char_block_diagram.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 char_block_diagram " "Found entity 1: char_block_diagram" {  } { { "char_block_diagram.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/char_block_diagram.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716787736115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716787736115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mouse_block_diagram.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mouse_block_diagram.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mouse_block_diagram " "Found entity 1: mouse_block_diagram" {  } { { "mouse_block_diagram.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/mouse_block_diagram.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716787736123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716787736123 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../pipe.vhd " "Can't analyze file -- file ../pipe.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1716787736132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/pipes.bdf 1 1 " "Found 1 design units, including 1 entities, in source file output_files/pipes.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 pipes " "Found entity 1: pipes" {  } { { "output_files/pipes.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/output_files/pipes.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716787736137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716787736137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "text.vhd 2 1 " "Found 2 design units, including 1 entities, in source file text.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 textSelector-Behaviour " "Found design unit 1: textSelector-Behaviour" {  } { { "text.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716787736146 ""} { "Info" "ISGN_ENTITY_NAME" "1 textSelector " "Found entity 1: textSelector" {  } { { "text.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716787736146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716787736146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "random_number_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file random_number_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 random_number_gen-LFSR_BEHAVIOR " "Found design unit 1: random_number_gen-LFSR_BEHAVIOR" {  } { { "random_number_gen.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/random_number_gen.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716787736157 ""} { "Info" "ISGN_ENTITY_NAME" "1 random_number_gen " "Found entity 1: random_number_gen" {  } { { "random_number_gen.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/random_number_gen.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716787736157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716787736157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "heart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file heart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 heart-SYN " "Found design unit 1: heart-SYN" {  } { { "heart.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/heart.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716787736168 ""} { "Info" "ISGN_ENTITY_NAME" "1 heart " "Found entity 1: heart" {  } { { "heart.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/heart.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716787736168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716787736168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "plane.vhd 2 1 " "Found 2 design units, including 1 entities, in source file plane.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 plane-SYN " "Found design unit 1: plane-SYN" {  } { { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716787736175 ""} { "Info" "ISGN_ENTITY_NAME" "1 plane " "Found entity 1: plane" {  } { { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716787736175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716787736175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toolbox.vhd 2 1 " "Found 2 design units, including 1 entities, in source file toolbox.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 toolbox-SYN " "Found design unit 1: toolbox-SYN" {  } { { "toolbox.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toolbox.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716787736184 ""} { "Info" "ISGN_ENTITY_NAME" "1 toolbox " "Found entity 1: toolbox" {  } { { "toolbox.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toolbox.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716787736184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716787736184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clouds.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clouds.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clouds-SYN " "Found design unit 1: clouds-SYN" {  } { { "clouds.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716787736190 ""} { "Info" "ISGN_ENTITY_NAME" "1 clouds " "Found entity 1: clouds" {  } { { "clouds.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716787736190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716787736190 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "toplevel " "Elaborating entity \"toplevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1716787736316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_SYNC VGA_SYNC:inst2 " "Elaborating entity \"VGA_SYNC\" for hierarchy \"VGA_SYNC:inst2\"" {  } { { "toplevel.bdf" "inst2" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 168 800 1024 472 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716787736365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll2 pll2:inst1 " "Elaborating entity \"pll2\" for hierarchy \"pll2:inst1\"" {  } { { "toplevel.bdf" "inst1" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 72 392 552 216 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716787736419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll2_0002 pll2:inst1\|pll2_0002:pll2_inst " "Elaborating entity \"pll2_0002\" for hierarchy \"pll2:inst1\|pll2_0002:pll2_inst\"" {  } { { "pll2.vhd" "pll2_inst" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/pll2.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716787736441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll pll2:inst1\|pll2_0002:pll2_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"pll2:inst1\|pll2_0002:pll2_inst\|altera_pll:altera_pll_i\"" {  } { { "pll2/pll2_0002.v" "altera_pll_i" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/pll2/pll2_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716787736589 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1716787736617 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll2:inst1\|pll2_0002:pll2_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"pll2:inst1\|pll2_0002:pll2_inst\|altera_pll:altera_pll_i\"" {  } { { "pll2/pll2_0002.v" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/pll2/pll2_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716787736645 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll2:inst1\|pll2_0002:pll2_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"pll2:inst1\|pll2_0002:pll2_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716787736647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716787736647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716787736647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716787736647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 25.000000 MHz " "Parameter \"output_clock_frequency0\" = \"25.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716787736647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716787736647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716787736647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716787736647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716787736647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716787736647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716787736647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716787736647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716787736647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716787736647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716787736647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716787736647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716787736647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716787736647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716787736647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716787736647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716787736647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716787736647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716787736647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716787736647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716787736647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716787736647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716787736647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716787736647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716787736647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716787736647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716787736647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716787736647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716787736647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716787736647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716787736647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716787736647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716787736647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716787736647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716787736647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716787736647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716787736647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716787736647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716787736647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716787736647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716787736647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716787736647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716787736647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716787736647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716787736647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716787736647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716787736647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716787736647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716787736647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716787736647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716787736647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716787736647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716787736647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716787736647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716787736647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716787736647 ""}  } { { "pll2/pll2_0002.v" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/pll2/pll2_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716787736647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bouncy_ball bouncy_ball:inst3 " "Elaborating entity \"bouncy_ball\" for hierarchy \"bouncy_ball:inst3\"" {  } { { "toplevel.bdf" "inst3" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 232 440 680 568 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716787736657 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "cloud_width bouncy_ball.vhd(29) " "VHDL Signal Declaration warning at bouncy_ball.vhd(29): used explicit default value for signal \"cloud_width\" because signal was never assigned a value" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 29 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716787736664 "|toplevel|bouncy_ball:inst3"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "cloud_drawing_width bouncy_ball.vhd(30) " "VHDL Signal Declaration warning at bouncy_ball.vhd(30): used explicit default value for signal \"cloud_drawing_width\" because signal was never assigned a value" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 30 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716787736664 "|toplevel|bouncy_ball:inst3"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "cloud_inital_spacing bouncy_ball.vhd(33) " "VHDL Signal Declaration warning at bouncy_ball.vhd(33): used explicit default value for signal \"cloud_inital_spacing\" because signal was never assigned a value" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 33 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716787736664 "|toplevel|bouncy_ball:inst3"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "top_cloud1_y_pos bouncy_ball.vhd(41) " "VHDL Signal Declaration warning at bouncy_ball.vhd(41): used explicit default value for signal \"top_cloud1_y_pos\" because signal was never assigned a value" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 41 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716787736665 "|toplevel|bouncy_ball:inst3"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "bottom_cloud1_y_pos bouncy_ball.vhd(46) " "VHDL Signal Declaration warning at bouncy_ball.vhd(46): used explicit default value for signal \"bottom_cloud1_y_pos\" because signal was never assigned a value" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 46 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716787736665 "|toplevel|bouncy_ball:inst3"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "top_cloud2_y_pos bouncy_ball.vhd(53) " "VHDL Signal Declaration warning at bouncy_ball.vhd(53): used explicit default value for signal \"top_cloud2_y_pos\" because signal was never assigned a value" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 53 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716787736665 "|toplevel|bouncy_ball:inst3"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "bottom_cloud2_y_pos bouncy_ball.vhd(58) " "VHDL Signal Declaration warning at bouncy_ball.vhd(58): used explicit default value for signal \"bottom_cloud2_y_pos\" because signal was never assigned a value" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 58 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716787736665 "|toplevel|bouncy_ball:inst3"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "top_cloud3_y_pos bouncy_ball.vhd(65) " "VHDL Signal Declaration warning at bouncy_ball.vhd(65): used explicit default value for signal \"top_cloud3_y_pos\" because signal was never assigned a value" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 65 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716787736665 "|toplevel|bouncy_ball:inst3"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "bottom_cloud3_y_pos bouncy_ball.vhd(70) " "VHDL Signal Declaration warning at bouncy_ball.vhd(70): used explicit default value for signal \"bottom_cloud3_y_pos\" because signal was never assigned a value" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 70 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716787736665 "|toplevel|bouncy_ball:inst3"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "cloud_vertical_spacing bouncy_ball.vhd(82) " "VHDL Signal Declaration warning at bouncy_ball.vhd(82): used explicit default value for signal \"cloud_vertical_spacing\" because signal was never assigned a value" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 82 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716787736666 "|toplevel|bouncy_ball:inst3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "heart_size bouncy_ball.vhd(92) " "Verilog HDL or VHDL warning at bouncy_ball.vhd(92): object \"heart_size\" assigned a value but never read" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 92 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1716787736666 "|toplevel|bouncy_ball:inst3"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "plane_shift bouncy_ball.vhd(97) " "VHDL Signal Declaration warning at bouncy_ball.vhd(97): used explicit default value for signal \"plane_shift\" because signal was never assigned a value" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 97 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716787736666 "|toplevel|bouncy_ball:inst3"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "plane_y_pos bouncy_ball.vhd(103) " "VHDL Signal Declaration warning at bouncy_ball.vhd(103): used implicit default value for signal \"plane_y_pos\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 103 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1716787736666 "|toplevel|bouncy_ball:inst3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "toolbox_size bouncy_ball.vhd(115) " "Verilog HDL or VHDL warning at bouncy_ball.vhd(115): object \"toolbox_size\" assigned a value but never read" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 115 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1716787736666 "|toplevel|bouncy_ball:inst3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clouds_size bouncy_ball.vhd(125) " "Verilog HDL or VHDL warning at bouncy_ball.vhd(125): object \"clouds_size\" assigned a value but never read" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 125 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1716787736666 "|toplevel|bouncy_ball:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "game_running bouncy_ball.vhd(310) " "VHDL Process Statement warning at bouncy_ball.vhd(310): signal \"game_running\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 310 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716787736678 "|toplevel|bouncy_ball:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bottom_cloud3_height\[0\] bouncy_ball.vhd(224) " "Inferred latch for \"bottom_cloud3_height\[0\]\" at bouncy_ball.vhd(224)" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 224 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716787736708 "|toplevel|bouncy_ball:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bottom_cloud3_height\[1\] bouncy_ball.vhd(224) " "Inferred latch for \"bottom_cloud3_height\[1\]\" at bouncy_ball.vhd(224)" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 224 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716787736708 "|toplevel|bouncy_ball:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bottom_cloud3_height\[2\] bouncy_ball.vhd(224) " "Inferred latch for \"bottom_cloud3_height\[2\]\" at bouncy_ball.vhd(224)" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 224 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716787736709 "|toplevel|bouncy_ball:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bottom_cloud3_height\[3\] bouncy_ball.vhd(224) " "Inferred latch for \"bottom_cloud3_height\[3\]\" at bouncy_ball.vhd(224)" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 224 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716787736709 "|toplevel|bouncy_ball:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bottom_cloud3_height\[4\] bouncy_ball.vhd(224) " "Inferred latch for \"bottom_cloud3_height\[4\]\" at bouncy_ball.vhd(224)" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 224 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716787736709 "|toplevel|bouncy_ball:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bottom_cloud3_height\[5\] bouncy_ball.vhd(224) " "Inferred latch for \"bottom_cloud3_height\[5\]\" at bouncy_ball.vhd(224)" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 224 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716787736709 "|toplevel|bouncy_ball:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bottom_cloud3_height\[6\] bouncy_ball.vhd(224) " "Inferred latch for \"bottom_cloud3_height\[6\]\" at bouncy_ball.vhd(224)" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 224 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716787736709 "|toplevel|bouncy_ball:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bottom_cloud3_height\[7\] bouncy_ball.vhd(224) " "Inferred latch for \"bottom_cloud3_height\[7\]\" at bouncy_ball.vhd(224)" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 224 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716787736709 "|toplevel|bouncy_ball:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bottom_cloud3_height\[8\] bouncy_ball.vhd(224) " "Inferred latch for \"bottom_cloud3_height\[8\]\" at bouncy_ball.vhd(224)" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 224 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716787736709 "|toplevel|bouncy_ball:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bottom_cloud3_height\[9\] bouncy_ball.vhd(224) " "Inferred latch for \"bottom_cloud3_height\[9\]\" at bouncy_ball.vhd(224)" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 224 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716787736709 "|toplevel|bouncy_ball:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "top_cloud3_height\[0\] bouncy_ball.vhd(218) " "Inferred latch for \"top_cloud3_height\[0\]\" at bouncy_ball.vhd(218)" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716787736709 "|toplevel|bouncy_ball:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "top_cloud3_height\[1\] bouncy_ball.vhd(218) " "Inferred latch for \"top_cloud3_height\[1\]\" at bouncy_ball.vhd(218)" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716787736709 "|toplevel|bouncy_ball:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "top_cloud3_height\[2\] bouncy_ball.vhd(218) " "Inferred latch for \"top_cloud3_height\[2\]\" at bouncy_ball.vhd(218)" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716787736709 "|toplevel|bouncy_ball:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "top_cloud3_height\[3\] bouncy_ball.vhd(218) " "Inferred latch for \"top_cloud3_height\[3\]\" at bouncy_ball.vhd(218)" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716787736710 "|toplevel|bouncy_ball:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "top_cloud3_height\[4\] bouncy_ball.vhd(218) " "Inferred latch for \"top_cloud3_height\[4\]\" at bouncy_ball.vhd(218)" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716787736710 "|toplevel|bouncy_ball:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "top_cloud3_height\[5\] bouncy_ball.vhd(218) " "Inferred latch for \"top_cloud3_height\[5\]\" at bouncy_ball.vhd(218)" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716787736710 "|toplevel|bouncy_ball:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "top_cloud3_height\[6\] bouncy_ball.vhd(218) " "Inferred latch for \"top_cloud3_height\[6\]\" at bouncy_ball.vhd(218)" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716787736710 "|toplevel|bouncy_ball:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "top_cloud3_height\[7\] bouncy_ball.vhd(218) " "Inferred latch for \"top_cloud3_height\[7\]\" at bouncy_ball.vhd(218)" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716787736710 "|toplevel|bouncy_ball:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "top_cloud3_height\[8\] bouncy_ball.vhd(218) " "Inferred latch for \"top_cloud3_height\[8\]\" at bouncy_ball.vhd(218)" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716787736710 "|toplevel|bouncy_ball:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "top_cloud3_height\[9\] bouncy_ball.vhd(218) " "Inferred latch for \"top_cloud3_height\[9\]\" at bouncy_ball.vhd(218)" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716787736710 "|toplevel|bouncy_ball:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bottom_cloud2_height\[0\] bouncy_ball.vhd(209) " "Inferred latch for \"bottom_cloud2_height\[0\]\" at bouncy_ball.vhd(209)" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716787736710 "|toplevel|bouncy_ball:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bottom_cloud2_height\[1\] bouncy_ball.vhd(209) " "Inferred latch for \"bottom_cloud2_height\[1\]\" at bouncy_ball.vhd(209)" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716787736710 "|toplevel|bouncy_ball:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bottom_cloud2_height\[2\] bouncy_ball.vhd(209) " "Inferred latch for \"bottom_cloud2_height\[2\]\" at bouncy_ball.vhd(209)" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716787736710 "|toplevel|bouncy_ball:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bottom_cloud2_height\[3\] bouncy_ball.vhd(209) " "Inferred latch for \"bottom_cloud2_height\[3\]\" at bouncy_ball.vhd(209)" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716787736711 "|toplevel|bouncy_ball:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bottom_cloud2_height\[4\] bouncy_ball.vhd(209) " "Inferred latch for \"bottom_cloud2_height\[4\]\" at bouncy_ball.vhd(209)" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716787736711 "|toplevel|bouncy_ball:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bottom_cloud2_height\[5\] bouncy_ball.vhd(209) " "Inferred latch for \"bottom_cloud2_height\[5\]\" at bouncy_ball.vhd(209)" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716787736711 "|toplevel|bouncy_ball:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bottom_cloud2_height\[6\] bouncy_ball.vhd(209) " "Inferred latch for \"bottom_cloud2_height\[6\]\" at bouncy_ball.vhd(209)" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716787736711 "|toplevel|bouncy_ball:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bottom_cloud2_height\[7\] bouncy_ball.vhd(209) " "Inferred latch for \"bottom_cloud2_height\[7\]\" at bouncy_ball.vhd(209)" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716787736711 "|toplevel|bouncy_ball:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bottom_cloud2_height\[8\] bouncy_ball.vhd(209) " "Inferred latch for \"bottom_cloud2_height\[8\]\" at bouncy_ball.vhd(209)" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716787736711 "|toplevel|bouncy_ball:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bottom_cloud2_height\[9\] bouncy_ball.vhd(209) " "Inferred latch for \"bottom_cloud2_height\[9\]\" at bouncy_ball.vhd(209)" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716787736711 "|toplevel|bouncy_ball:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "top_cloud2_height\[0\] bouncy_ball.vhd(202) " "Inferred latch for \"top_cloud2_height\[0\]\" at bouncy_ball.vhd(202)" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 202 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716787736711 "|toplevel|bouncy_ball:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "top_cloud2_height\[1\] bouncy_ball.vhd(202) " "Inferred latch for \"top_cloud2_height\[1\]\" at bouncy_ball.vhd(202)" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 202 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716787736711 "|toplevel|bouncy_ball:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "top_cloud2_height\[2\] bouncy_ball.vhd(202) " "Inferred latch for \"top_cloud2_height\[2\]\" at bouncy_ball.vhd(202)" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 202 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716787736711 "|toplevel|bouncy_ball:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "top_cloud2_height\[3\] bouncy_ball.vhd(202) " "Inferred latch for \"top_cloud2_height\[3\]\" at bouncy_ball.vhd(202)" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 202 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716787736711 "|toplevel|bouncy_ball:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "top_cloud2_height\[4\] bouncy_ball.vhd(202) " "Inferred latch for \"top_cloud2_height\[4\]\" at bouncy_ball.vhd(202)" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 202 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716787736712 "|toplevel|bouncy_ball:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "top_cloud2_height\[5\] bouncy_ball.vhd(202) " "Inferred latch for \"top_cloud2_height\[5\]\" at bouncy_ball.vhd(202)" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 202 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716787736712 "|toplevel|bouncy_ball:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "top_cloud2_height\[6\] bouncy_ball.vhd(202) " "Inferred latch for \"top_cloud2_height\[6\]\" at bouncy_ball.vhd(202)" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 202 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716787736712 "|toplevel|bouncy_ball:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "top_cloud2_height\[7\] bouncy_ball.vhd(202) " "Inferred latch for \"top_cloud2_height\[7\]\" at bouncy_ball.vhd(202)" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 202 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716787736712 "|toplevel|bouncy_ball:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "top_cloud2_height\[8\] bouncy_ball.vhd(202) " "Inferred latch for \"top_cloud2_height\[8\]\" at bouncy_ball.vhd(202)" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 202 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716787736712 "|toplevel|bouncy_ball:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "top_cloud2_height\[9\] bouncy_ball.vhd(202) " "Inferred latch for \"top_cloud2_height\[9\]\" at bouncy_ball.vhd(202)" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 202 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716787736712 "|toplevel|bouncy_ball:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bottom_cloud1_height\[0\] bouncy_ball.vhd(195) " "Inferred latch for \"bottom_cloud1_height\[0\]\" at bouncy_ball.vhd(195)" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716787736712 "|toplevel|bouncy_ball:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bottom_cloud1_height\[1\] bouncy_ball.vhd(195) " "Inferred latch for \"bottom_cloud1_height\[1\]\" at bouncy_ball.vhd(195)" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716787736712 "|toplevel|bouncy_ball:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bottom_cloud1_height\[2\] bouncy_ball.vhd(195) " "Inferred latch for \"bottom_cloud1_height\[2\]\" at bouncy_ball.vhd(195)" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716787736712 "|toplevel|bouncy_ball:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bottom_cloud1_height\[3\] bouncy_ball.vhd(195) " "Inferred latch for \"bottom_cloud1_height\[3\]\" at bouncy_ball.vhd(195)" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716787736712 "|toplevel|bouncy_ball:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bottom_cloud1_height\[4\] bouncy_ball.vhd(195) " "Inferred latch for \"bottom_cloud1_height\[4\]\" at bouncy_ball.vhd(195)" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716787736712 "|toplevel|bouncy_ball:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bottom_cloud1_height\[5\] bouncy_ball.vhd(195) " "Inferred latch for \"bottom_cloud1_height\[5\]\" at bouncy_ball.vhd(195)" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716787736713 "|toplevel|bouncy_ball:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bottom_cloud1_height\[6\] bouncy_ball.vhd(195) " "Inferred latch for \"bottom_cloud1_height\[6\]\" at bouncy_ball.vhd(195)" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716787736713 "|toplevel|bouncy_ball:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bottom_cloud1_height\[7\] bouncy_ball.vhd(195) " "Inferred latch for \"bottom_cloud1_height\[7\]\" at bouncy_ball.vhd(195)" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716787736713 "|toplevel|bouncy_ball:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bottom_cloud1_height\[8\] bouncy_ball.vhd(195) " "Inferred latch for \"bottom_cloud1_height\[8\]\" at bouncy_ball.vhd(195)" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716787736713 "|toplevel|bouncy_ball:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bottom_cloud1_height\[9\] bouncy_ball.vhd(195) " "Inferred latch for \"bottom_cloud1_height\[9\]\" at bouncy_ball.vhd(195)" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716787736713 "|toplevel|bouncy_ball:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "top_cloud1_height\[0\] bouncy_ball.vhd(189) " "Inferred latch for \"top_cloud1_height\[0\]\" at bouncy_ball.vhd(189)" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716787736713 "|toplevel|bouncy_ball:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "top_cloud1_height\[1\] bouncy_ball.vhd(189) " "Inferred latch for \"top_cloud1_height\[1\]\" at bouncy_ball.vhd(189)" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716787736713 "|toplevel|bouncy_ball:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "top_cloud1_height\[2\] bouncy_ball.vhd(189) " "Inferred latch for \"top_cloud1_height\[2\]\" at bouncy_ball.vhd(189)" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716787736713 "|toplevel|bouncy_ball:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "top_cloud1_height\[3\] bouncy_ball.vhd(189) " "Inferred latch for \"top_cloud1_height\[3\]\" at bouncy_ball.vhd(189)" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716787736713 "|toplevel|bouncy_ball:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "top_cloud1_height\[4\] bouncy_ball.vhd(189) " "Inferred latch for \"top_cloud1_height\[4\]\" at bouncy_ball.vhd(189)" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716787736713 "|toplevel|bouncy_ball:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "top_cloud1_height\[5\] bouncy_ball.vhd(189) " "Inferred latch for \"top_cloud1_height\[5\]\" at bouncy_ball.vhd(189)" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716787736713 "|toplevel|bouncy_ball:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "top_cloud1_height\[6\] bouncy_ball.vhd(189) " "Inferred latch for \"top_cloud1_height\[6\]\" at bouncy_ball.vhd(189)" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716787736714 "|toplevel|bouncy_ball:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "top_cloud1_height\[7\] bouncy_ball.vhd(189) " "Inferred latch for \"top_cloud1_height\[7\]\" at bouncy_ball.vhd(189)" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716787736714 "|toplevel|bouncy_ball:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "top_cloud1_height\[8\] bouncy_ball.vhd(189) " "Inferred latch for \"top_cloud1_height\[8\]\" at bouncy_ball.vhd(189)" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716787736714 "|toplevel|bouncy_ball:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "top_cloud1_height\[9\] bouncy_ball.vhd(189) " "Inferred latch for \"top_cloud1_height\[9\]\" at bouncy_ball.vhd(189)" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716787736714 "|toplevel|bouncy_ball:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MOUSE MOUSE:inst5 " "Elaborating entity \"MOUSE\" for hierarchy \"MOUSE:inst5\"" {  } { { "toplevel.bdf" "inst5" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 16 800 1064 160 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716787736774 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CHARIN mouse.vhd(25) " "Verilog HDL or VHDL warning at mouse.vhd(25): object \"CHARIN\" assigned a value but never read" {  } { { "MiniprojectResources/mouse.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/mouse.vhd" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1716787736774 "|toplevel|MOUSE:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.vhd(151) " "VHDL Process Statement warning at mouse.vhd(151): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MiniprojectResources/mouse.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/mouse.vhd" 151 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716787736777 "|toplevel|MOUSE:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.vhd(155) " "VHDL Process Statement warning at mouse.vhd(155): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MiniprojectResources/mouse.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/mouse.vhd" 155 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716787736778 "|toplevel|MOUSE:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.vhd(156) " "VHDL Process Statement warning at mouse.vhd(156): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MiniprojectResources/mouse.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/mouse.vhd" 156 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716787736778 "|toplevel|MOUSE:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.vhd(157) " "VHDL Process Statement warning at mouse.vhd(157): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MiniprojectResources/mouse.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/mouse.vhd" 157 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716787736778 "|toplevel|MOUSE:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "char_rom char_rom:inst9 " "Elaborating entity \"char_rom\" for hierarchy \"char_rom:inst9\"" {  } { { "toplevel.bdf" "inst9" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 248 -96 168 360 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716787736855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram char_rom:inst9\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"char_rom:inst9\|altsyncram:altsyncram_component\"" {  } { { "MiniprojectResources/char_rom.vhd" "altsyncram_component" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/char_rom.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716787737501 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "char_rom:inst9\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"char_rom:inst9\|altsyncram:altsyncram_component\"" {  } { { "MiniprojectResources/char_rom.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/char_rom.vhd" 51 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716787737529 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "char_rom:inst9\|altsyncram:altsyncram_component " "Instantiated megafunction \"char_rom:inst9\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716787737529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716787737529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716787737529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file tcgrom.mif " "Parameter \"init_file\" = \"tcgrom.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716787737529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716787737529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716787737529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716787737529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716787737529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716787737529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716787737529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716787737529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716787737529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716787737529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716787737529 ""}  } { { "MiniprojectResources/char_rom.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/char_rom.vhd" 51 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716787737529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_d5g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_d5g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_d5g1 " "Found entity 1: altsyncram_d5g1" {  } { { "db/altsyncram_d5g1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_d5g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716787737708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716787737708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_d5g1 char_rom:inst9\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated " "Elaborating entity \"altsyncram_d5g1\" for hierarchy \"char_rom:inst9\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716787737711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "textSelector textSelector:inst10 " "Elaborating entity \"textSelector\" for hierarchy \"textSelector:inst10\"" {  } { { "toplevel.bdf" "inst10" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 248 -352 -104 392 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716787737878 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_score_digit\[0\] text.vhd(88) " "Inferred latch for \"current_score_digit\[0\]\" at text.vhd(88)" {  } { { "text.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716787737920 "|toplevel|textSelector:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_score_digit\[1\] text.vhd(88) " "Inferred latch for \"current_score_digit\[1\]\" at text.vhd(88)" {  } { { "text.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716787737920 "|toplevel|textSelector:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_score_digit\[2\] text.vhd(88) " "Inferred latch for \"current_score_digit\[2\]\" at text.vhd(88)" {  } { { "text.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716787737920 "|toplevel|textSelector:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_score_digit\[3\] text.vhd(88) " "Inferred latch for \"current_score_digit\[3\]\" at text.vhd(88)" {  } { { "text.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716787737920 "|toplevel|textSelector:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_score_digit\[4\] text.vhd(88) " "Inferred latch for \"current_score_digit\[4\]\" at text.vhd(88)" {  } { { "text.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716787737920 "|toplevel|textSelector:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_score_digit\[5\] text.vhd(88) " "Inferred latch for \"current_score_digit\[5\]\" at text.vhd(88)" {  } { { "text.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716787737920 "|toplevel|textSelector:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_score_digit\[6\] text.vhd(88) " "Inferred latch for \"current_score_digit\[6\]\" at text.vhd(88)" {  } { { "text.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716787737920 "|toplevel|textSelector:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_score_digit\[7\] text.vhd(88) " "Inferred latch for \"current_score_digit\[7\]\" at text.vhd(88)" {  } { { "text.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716787737920 "|toplevel|textSelector:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_score_digit\[8\] text.vhd(88) " "Inferred latch for \"current_score_digit\[8\]\" at text.vhd(88)" {  } { { "text.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716787737921 "|toplevel|textSelector:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_score_digit\[9\] text.vhd(88) " "Inferred latch for \"current_score_digit\[9\]\" at text.vhd(88)" {  } { { "text.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716787737921 "|toplevel|textSelector:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_score_digit\[10\] text.vhd(88) " "Inferred latch for \"current_score_digit\[10\]\" at text.vhd(88)" {  } { { "text.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716787737921 "|toplevel|textSelector:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_score_digit\[11\] text.vhd(88) " "Inferred latch for \"current_score_digit\[11\]\" at text.vhd(88)" {  } { { "text.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716787737921 "|toplevel|textSelector:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_score_digit\[12\] text.vhd(88) " "Inferred latch for \"current_score_digit\[12\]\" at text.vhd(88)" {  } { { "text.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716787737921 "|toplevel|textSelector:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_score_digit\[13\] text.vhd(88) " "Inferred latch for \"current_score_digit\[13\]\" at text.vhd(88)" {  } { { "text.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716787737921 "|toplevel|textSelector:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_character\[0\] text.vhd(72) " "Inferred latch for \"score_character\[0\]\" at text.vhd(72)" {  } { { "text.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716787737921 "|toplevel|textSelector:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_character\[1\] text.vhd(72) " "Inferred latch for \"score_character\[1\]\" at text.vhd(72)" {  } { { "text.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716787737921 "|toplevel|textSelector:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_character\[2\] text.vhd(72) " "Inferred latch for \"score_character\[2\]\" at text.vhd(72)" {  } { { "text.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716787737922 "|toplevel|textSelector:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_character\[3\] text.vhd(72) " "Inferred latch for \"score_character\[3\]\" at text.vhd(72)" {  } { { "text.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716787737922 "|toplevel|textSelector:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_character\[4\] text.vhd(72) " "Inferred latch for \"score_character\[4\]\" at text.vhd(72)" {  } { { "text.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716787737922 "|toplevel|textSelector:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_character\[5\] text.vhd(72) " "Inferred latch for \"score_character\[5\]\" at text.vhd(72)" {  } { { "text.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716787737922 "|toplevel|textSelector:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_lives_digit\[0\] text.vhd(53) " "Inferred latch for \"current_lives_digit\[0\]\" at text.vhd(53)" {  } { { "text.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716787737922 "|toplevel|textSelector:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_lives_digit\[1\] text.vhd(53) " "Inferred latch for \"current_lives_digit\[1\]\" at text.vhd(53)" {  } { { "text.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716787737922 "|toplevel|textSelector:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_lives_digit\[2\] text.vhd(53) " "Inferred latch for \"current_lives_digit\[2\]\" at text.vhd(53)" {  } { { "text.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716787737922 "|toplevel|textSelector:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_lives_digit\[3\] text.vhd(53) " "Inferred latch for \"current_lives_digit\[3\]\" at text.vhd(53)" {  } { { "text.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716787737922 "|toplevel|textSelector:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_lives_digit\[4\] text.vhd(53) " "Inferred latch for \"current_lives_digit\[4\]\" at text.vhd(53)" {  } { { "text.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716787737922 "|toplevel|textSelector:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_lives_digit\[5\] text.vhd(53) " "Inferred latch for \"current_lives_digit\[5\]\" at text.vhd(53)" {  } { { "text.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716787737922 "|toplevel|textSelector:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_lives_digit\[6\] text.vhd(53) " "Inferred latch for \"current_lives_digit\[6\]\" at text.vhd(53)" {  } { { "text.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716787737922 "|toplevel|textSelector:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_lives_digit\[7\] text.vhd(53) " "Inferred latch for \"current_lives_digit\[7\]\" at text.vhd(53)" {  } { { "text.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716787737922 "|toplevel|textSelector:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_lives_digit\[8\] text.vhd(53) " "Inferred latch for \"current_lives_digit\[8\]\" at text.vhd(53)" {  } { { "text.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716787737924 "|toplevel|textSelector:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_lives_digit\[9\] text.vhd(53) " "Inferred latch for \"current_lives_digit\[9\]\" at text.vhd(53)" {  } { { "text.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716787737924 "|toplevel|textSelector:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_lives_digit\[10\] text.vhd(53) " "Inferred latch for \"current_lives_digit\[10\]\" at text.vhd(53)" {  } { { "text.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716787737924 "|toplevel|textSelector:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_lives_digit\[11\] text.vhd(53) " "Inferred latch for \"current_lives_digit\[11\]\" at text.vhd(53)" {  } { { "text.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716787737924 "|toplevel|textSelector:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_lives_digit\[12\] text.vhd(53) " "Inferred latch for \"current_lives_digit\[12\]\" at text.vhd(53)" {  } { { "text.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716787737925 "|toplevel|textSelector:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_lives_digit\[13\] text.vhd(53) " "Inferred latch for \"current_lives_digit\[13\]\" at text.vhd(53)" {  } { { "text.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716787737925 "|toplevel|textSelector:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lives_character\[0\] text.vhd(38) " "Inferred latch for \"lives_character\[0\]\" at text.vhd(38)" {  } { { "text.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716787737925 "|toplevel|textSelector:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lives_character\[1\] text.vhd(38) " "Inferred latch for \"lives_character\[1\]\" at text.vhd(38)" {  } { { "text.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716787737925 "|toplevel|textSelector:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lives_character\[2\] text.vhd(38) " "Inferred latch for \"lives_character\[2\]\" at text.vhd(38)" {  } { { "text.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716787737925 "|toplevel|textSelector:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lives_character\[3\] text.vhd(38) " "Inferred latch for \"lives_character\[3\]\" at text.vhd(38)" {  } { { "text.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716787737926 "|toplevel|textSelector:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lives_character\[4\] text.vhd(38) " "Inferred latch for \"lives_character\[4\]\" at text.vhd(38)" {  } { { "text.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716787737926 "|toplevel|textSelector:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lives_character\[5\] text.vhd(38) " "Inferred latch for \"lives_character\[5\]\" at text.vhd(38)" {  } { { "text.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716787737926 "|toplevel|textSelector:inst10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "heart heart:inst12 " "Elaborating entity \"heart\" for hierarchy \"heart:inst12\"" {  } { { "toplevel.bdf" "inst12" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 472 -112 168 584 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716787737965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram heart:inst12\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"heart:inst12\|altsyncram:altsyncram_component\"" {  } { { "heart.vhd" "altsyncram_component" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/heart.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716787738071 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "heart:inst12\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"heart:inst12\|altsyncram:altsyncram_component\"" {  } { { "heart.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/heart.vhd" 51 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716787738110 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "heart:inst12\|altsyncram:altsyncram_component " "Instantiated megafunction \"heart:inst12\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716787738111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716787738111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716787738111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file spritesMIF\\heart.mif " "Parameter \"init_file\" = \"spritesMIF\\heart.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716787738111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716787738111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716787738111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716787738111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716787738111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716787738111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716787738111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716787738111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716787738111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 72 " "Parameter \"width_a\" = \"72\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716787738111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716787738111 ""}  } { { "heart.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/heart.vhd" 51 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716787738111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c8h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c8h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c8h1 " "Found entity 1: altsyncram_c8h1" {  } { { "db/altsyncram_c8h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_c8h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716787738238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716787738238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_c8h1 heart:inst12\|altsyncram:altsyncram_component\|altsyncram_c8h1:auto_generated " "Elaborating entity \"altsyncram_c8h1\" for hierarchy \"heart:inst12\|altsyncram:altsyncram_component\|altsyncram_c8h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716787738242 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "256 6 C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/spritesMIF/heart.mif " "Memory depth (256) in the design file differs from memory depth (6) in the Memory Initialization File \"C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/spritesMIF/heart.mif\" -- setting initial value for remaining addresses to 0" {  } { { "heart.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/heart.vhd" 51 0 0 } }  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1716787738267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "plane plane:inst11 " "Elaborating entity \"plane\" for hierarchy \"plane:inst11\"" {  } { { "toplevel.bdf" "inst11" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716787738706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram plane:inst11\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"plane:inst11\|altsyncram:altsyncram_component\"" {  } { { "plane.vhd" "altsyncram_component" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716787738784 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "plane:inst11\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"plane:inst11\|altsyncram:altsyncram_component\"" {  } { { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716787738840 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "plane:inst11\|altsyncram:altsyncram_component " "Instantiated megafunction \"plane:inst11\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716787738840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716787738840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716787738840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file spritesMIF\\plane.mif " "Parameter \"init_file\" = \"spritesMIF\\plane.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716787738840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716787738840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716787738840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716787738840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716787738840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716787738840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716787738840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716787738840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716787738840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 240 " "Parameter \"width_a\" = \"240\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716787738840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716787738840 ""}  } { { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716787738840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_l9h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_l9h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_l9h1 " "Found entity 1: altsyncram_l9h1" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716787739210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716787739210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_l9h1 plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated " "Elaborating entity \"altsyncram_l9h1\" for hierarchy \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716787739216 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "256 10 C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/spritesMIF/plane.mif " "Memory depth (256) in the design file differs from memory depth (10) in the Memory Initialization File \"C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/spritesMIF/plane.mif\" -- setting initial value for remaining addresses to 0" {  } { { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } }  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1716787739274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "toolbox toolbox:inst13 " "Elaborating entity \"toolbox\" for hierarchy \"toolbox:inst13\"" {  } { { "toplevel.bdf" "inst13" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 728 -112 168 840 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716787741649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram toolbox:inst13\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"toolbox:inst13\|altsyncram:altsyncram_component\"" {  } { { "toolbox.vhd" "altsyncram_component" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toolbox.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716787741786 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "toolbox:inst13\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"toolbox:inst13\|altsyncram:altsyncram_component\"" {  } { { "toolbox.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toolbox.vhd" 51 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716787741851 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "toolbox:inst13\|altsyncram:altsyncram_component " "Instantiated megafunction \"toolbox:inst13\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716787741852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716787741852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716787741852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file spritesMIF\\toolbox.mif " "Parameter \"init_file\" = \"spritesMIF\\toolbox.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716787741852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716787741852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716787741852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716787741852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716787741852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716787741852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716787741852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716787741852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716787741852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 179 " "Parameter \"width_a\" = \"179\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716787741852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716787741852 ""}  } { { "toolbox.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toolbox.vhd" 51 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716787741852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nhh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nhh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nhh1 " "Found entity 1: altsyncram_nhh1" {  } { { "db/altsyncram_nhh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_nhh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716787742192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716787742192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nhh1 toolbox:inst13\|altsyncram:altsyncram_component\|altsyncram_nhh1:auto_generated " "Elaborating entity \"altsyncram_nhh1\" for hierarchy \"toolbox:inst13\|altsyncram:altsyncram_component\|altsyncram_nhh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716787742197 ""}
{ "Warning" "WMIO_MIO_MIF_DATA_TRUNCATION_HEAD" "toolbox.mif " "Width of data items in \"toolbox.mif\" is greater than the memory width. Truncating data items to fit in memory." {  } { { "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/spritesMIF/toolbox.mif" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/spritesMIF/toolbox.mif" 6 -1 0 } }  } 0 113018 "Width of data items in \"%1!s!\" is greater than the memory width. Truncating data items to fit in memory." 0 0 "Analysis & Synthesis" 0 -1 1716787742235 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "256 15 C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/spritesMIF/toolbox.mif " "Memory depth (256) in the design file differs from memory depth (15) in the Memory Initialization File \"C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/spritesMIF/toolbox.mif\" -- setting initial value for remaining addresses to 0" {  } { { "toolbox.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toolbox.vhd" 51 0 0 } }  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1716787742236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clouds clouds:inst14 " "Elaborating entity \"clouds\" for hierarchy \"clouds:inst14\"" {  } { { "toplevel.bdf" "inst14" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 856 -112 168 968 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716787744187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram clouds:inst14\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"clouds:inst14\|altsyncram:altsyncram_component\"" {  } { { "clouds.vhd" "altsyncram_component" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716787744301 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clouds:inst14\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"clouds:inst14\|altsyncram:altsyncram_component\"" {  } { { "clouds.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 51 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716787744370 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clouds:inst14\|altsyncram:altsyncram_component " "Instantiated megafunction \"clouds:inst14\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716787744370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716787744370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716787744370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file spritesMIF\\cloud_lightning.mif " "Parameter \"init_file\" = \"spritesMIF\\cloud_lightning.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716787744370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716787744370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716787744370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716787744370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716787744370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716787744370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716787744370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716787744370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716787744370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 240 " "Parameter \"width_a\" = \"240\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716787744370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716787744370 ""}  } { { "clouds.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 51 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716787744370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vai1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vai1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vai1 " "Found entity 1: altsyncram_vai1" {  } { { "db/altsyncram_vai1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_vai1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716787744749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716787744749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vai1 clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated " "Elaborating entity \"altsyncram_vai1\" for hierarchy \"clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716787744759 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "256 40 C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/spritesMIF/cloud_lightning.mif " "Memory depth (256) in the design file differs from memory depth (40) in the Memory Initialization File \"C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/spritesMIF/cloud_lightning.mif\" -- setting initial value for remaining addresses to 0" {  } { { "clouds.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 51 0 0 } }  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1716787744829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random_number_gen random_number_gen:inst8 " "Elaborating entity \"random_number_gen\" for hierarchy \"random_number_gen:inst8\"" {  } { { "toplevel.bdf" "inst8" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 104 -408 -248 184 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716787747380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD_to_SevenSeg BCD_to_SevenSeg:inst6 " "Elaborating entity \"BCD_to_SevenSeg\" for hierarchy \"BCD_to_SevenSeg:inst6\"" {  } { { "toplevel.bdf" "inst6" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 688 440 680 768 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716787747402 ""}
{ "Warning" "WSGN_MISMATCH_PORT" "q_a\[179\] altsyncram toolbox:inst13\|altsyncram:altsyncram_component " "Port \"q_a\[179\]\" does not exist in entity definition of \"altsyncram\".  The port's range differs between the entity definition and its actual instantiation, \"toolbox:inst13\|altsyncram:altsyncram_component\"." {  } { { "toolbox.vhd" "altsyncram_component" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toolbox.vhd" 51 0 0 } }  } 0 12001 "Port \"%1!s!\" does not exist in entity definition of \"%2!s!\".  The port's range differs between the entity definition and its actual instantiation, \"%3!s!\"." 0 0 "Analysis & Synthesis" 0 -1 1716787747918 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[0\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[1\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 55 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[2\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 76 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[3\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 97 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[4\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 118 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[5\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 139 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[6\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 160 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[7\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 181 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[8\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 202 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[9\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 223 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[10\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 244 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[11\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 265 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[12\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 286 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[13\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 307 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[14\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 328 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[15\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 349 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[16\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 370 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[17\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 391 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[18\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 412 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[19\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 433 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[20\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 454 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[21\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 475 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[22\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 496 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[23\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 517 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[24\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 538 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[25\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 559 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[26\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 580 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[27\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 601 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[28\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 622 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[29\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 643 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[30\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 664 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[31\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 685 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[32\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[32\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 706 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[33\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[33\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 727 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[34\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[34\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 748 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[35\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[35\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 769 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[36\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[36\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 790 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[37\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[37\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 811 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[38\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[38\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 832 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[39\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[39\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 853 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[40\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[40\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 874 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[41\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[41\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 895 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[42\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[42\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 916 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[43\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[43\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 937 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[44\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[44\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 958 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[45\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[45\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 979 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[46\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[46\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 1000 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[47\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[47\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 1021 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[48\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[48\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 1042 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[49\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[49\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 1063 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[50\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[50\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 1084 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[51\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[51\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 1105 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[52\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[52\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 1126 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[53\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[53\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 1147 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[54\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[54\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 1168 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[55\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[55\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 1189 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[56\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[56\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 1210 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[57\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[57\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 1231 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[58\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[58\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 1252 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[59\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[59\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 1273 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[60\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[60\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 1294 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[61\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[61\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 1315 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[62\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[62\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 1336 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[63\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[63\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 1357 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[64\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[64\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 1378 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a64"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[65\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[65\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 1399 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a65"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[66\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[66\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 1420 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a66"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[67\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[67\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 1441 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a67"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[68\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[68\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 1462 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a68"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[69\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[69\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 1483 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a69"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[70\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[70\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 1504 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a70"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[71\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[71\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 1525 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a71"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[72\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[72\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 1546 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a72"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[73\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[73\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 1567 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a73"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[74\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[74\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 1588 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a74"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[75\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[75\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 1609 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a75"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[76\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[76\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 1630 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a76"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[77\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[77\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 1651 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a77"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[78\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[78\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 1672 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a78"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[79\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[79\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 1693 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a79"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[80\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[80\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 1714 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a80"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[81\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[81\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 1735 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a81"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[82\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[82\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 1756 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a82"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[83\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[83\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 1777 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a83"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[84\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[84\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 1798 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a84"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[85\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[85\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 1819 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a85"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[86\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[86\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 1840 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a86"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[87\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[87\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 1861 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a87"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[88\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[88\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 1882 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a88"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[89\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[89\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 1903 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a89"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[90\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[90\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 1924 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a90"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[91\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[91\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 1945 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a91"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[92\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[92\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 1966 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a92"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[93\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[93\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 1987 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a93"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[94\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[94\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 2008 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a94"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[95\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[95\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 2029 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a95"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[96\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[96\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 2050 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a96"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[97\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[97\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 2071 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a97"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[98\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[98\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 2092 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[99\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[99\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 2113 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[100\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[100\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 2134 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[101\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[101\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 2155 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[102\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[102\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 2176 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[103\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[103\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 2197 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a103"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[104\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[104\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 2218 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a104"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[105\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[105\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 2239 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a105"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[106\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[106\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 2260 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a106"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[107\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[107\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 2281 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a107"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[108\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[108\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 2302 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a108"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[109\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[109\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 2323 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a109"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[110\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[110\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 2344 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a110"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[111\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[111\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 2365 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a111"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[112\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[112\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 2386 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a112"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[113\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[113\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 2407 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a113"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[114\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[114\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 2428 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a114"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[115\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[115\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 2449 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a115"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[116\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[116\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 2470 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a116"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[117\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[117\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 2491 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a117"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[118\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[118\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 2512 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a118"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[119\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[119\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 2533 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a119"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[120\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[120\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 2554 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a120"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[121\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[121\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 2575 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a121"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[122\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[122\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 2596 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a122"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[123\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[123\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 2617 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a123"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[124\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[124\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 2638 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a124"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[125\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[125\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 2659 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a125"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[126\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[126\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 2680 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a126"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[127\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[127\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 2701 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a127"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[128\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[128\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 2722 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a128"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[129\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[129\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 2743 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a129"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[130\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[130\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 2764 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a130"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[131\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[131\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 2785 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a131"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[132\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[132\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 2806 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a132"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[133\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[133\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 2827 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a133"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[134\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[134\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 2848 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a134"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[135\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[135\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 2869 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a135"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[136\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[136\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 2890 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a136"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[137\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[137\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 2911 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a137"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[138\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[138\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 2932 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a138"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[139\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[139\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 2953 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a139"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[140\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[140\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 2974 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a140"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[141\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[141\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 2995 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a141"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[142\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[142\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 3016 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a142"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[143\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[143\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 3037 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a143"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[144\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[144\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 3058 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a144"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[145\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[145\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 3079 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a145"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[146\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[146\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 3100 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a146"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[147\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[147\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 3121 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a147"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[148\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[148\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 3142 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a148"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[149\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[149\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 3163 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a149"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[150\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[150\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 3184 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a150"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[151\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[151\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 3205 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a151"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[152\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[152\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 3226 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a152"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[153\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[153\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 3247 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a153"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[154\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[154\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 3268 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a154"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[155\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[155\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 3289 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a155"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[156\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[156\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 3310 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a156"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[157\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[157\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 3331 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a157"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[158\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[158\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 3352 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a158"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[159\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[159\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 3373 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a159"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[160\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[160\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 3394 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a160"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[161\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[161\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 3415 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a161"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[162\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[162\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 3436 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a162"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[163\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[163\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 3457 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a163"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[164\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[164\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 3478 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a164"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[165\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[165\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 3499 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a165"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[166\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[166\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 3520 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a166"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[167\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[167\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 3541 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a167"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[168\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[168\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 3562 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a168"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[169\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[169\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 3583 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a169"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[170\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[170\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 3604 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a170"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[171\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[171\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 3625 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a171"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[172\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[172\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 3646 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a172"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[173\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[173\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 3667 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a173"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[174\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[174\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 3688 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a174"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[175\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[175\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 3709 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a175"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[176\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[176\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 3730 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a176"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[177\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[177\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 3751 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a177"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[178\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[178\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 3772 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a178"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[179\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[179\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 3793 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a179"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[180\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[180\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 3814 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a180"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[181\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[181\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 3835 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a181"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[182\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[182\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 3856 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a182"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[183\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[183\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 3877 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a183"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[184\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[184\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 3898 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a184"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[185\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[185\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 3919 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a185"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[186\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[186\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 3940 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a186"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[187\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[187\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 3961 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a187"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[188\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[188\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 3982 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a188"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[189\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[189\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 4003 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a189"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[190\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[190\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 4024 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a190"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[191\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[191\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 4045 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a191"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[192\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[192\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 4066 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a192"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[193\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[193\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 4087 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a193"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[194\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[194\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 4108 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a194"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[195\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[195\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 4129 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a195"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[196\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[196\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 4150 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a196"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[197\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[197\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 4171 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a197"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[198\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[198\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 4192 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a198"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[199\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[199\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 4213 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a199"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[200\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[200\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 4234 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a200"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[201\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[201\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 4255 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a201"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[202\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[202\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 4276 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a202"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[203\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[203\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 4297 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a203"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[204\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[204\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 4318 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a204"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[205\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[205\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 4339 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a205"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[206\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[206\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 4360 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a206"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[207\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[207\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 4381 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a207"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[208\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[208\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 4402 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a208"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[209\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[209\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 4423 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a209"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[210\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[210\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 4444 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a210"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[211\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[211\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 4465 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a211"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[212\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[212\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 4486 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a212"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[213\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[213\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 4507 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a213"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[214\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[214\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 4528 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a214"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[215\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[215\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 4549 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a215"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[216\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[216\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 4570 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a216"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[217\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[217\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 4591 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a217"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[218\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[218\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 4612 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a218"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[219\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[219\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 4633 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a219"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[220\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[220\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 4654 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a220"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[221\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[221\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 4675 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a221"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[222\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[222\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 4696 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a222"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[223\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[223\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 4717 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a223"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[224\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[224\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 4738 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a224"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[225\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[225\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 4759 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a225"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[226\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[226\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 4780 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a226"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[227\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[227\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 4801 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a227"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[228\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[228\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 4822 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a228"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[229\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[229\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 4843 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a229"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[230\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[230\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 4864 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a230"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[231\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[231\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 4885 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a231"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[232\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[232\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 4906 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a232"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[233\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[233\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 4927 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a233"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[234\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[234\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 4948 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a234"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[235\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[235\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 4969 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a235"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[236\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[236\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 4990 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a236"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[237\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[237\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 5011 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a237"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[238\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[238\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 5032 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a238"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[239\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\|q_a\[239\]\"" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_l9h1.tdf" 5053 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ram_block1a239"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "char_rom:inst9\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|q_a\[0\] " "Synthesized away node \"char_rom:inst9\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_d5g1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_d5g1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MiniprojectResources/char_rom.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/char_rom.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 248 -96 168 360 "inst9" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|char_rom:inst9|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "char_rom:inst9\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|q_a\[1\] " "Synthesized away node \"char_rom:inst9\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_d5g1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_d5g1.tdf" 55 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MiniprojectResources/char_rom.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/char_rom.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 248 -96 168 360 "inst9" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|char_rom:inst9|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "char_rom:inst9\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|q_a\[2\] " "Synthesized away node \"char_rom:inst9\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_d5g1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_d5g1.tdf" 76 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MiniprojectResources/char_rom.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/char_rom.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 248 -96 168 360 "inst9" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|char_rom:inst9|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "char_rom:inst9\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|q_a\[3\] " "Synthesized away node \"char_rom:inst9\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_d5g1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_d5g1.tdf" 97 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MiniprojectResources/char_rom.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/char_rom.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 248 -96 168 360 "inst9" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|char_rom:inst9|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "char_rom:inst9\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|q_a\[4\] " "Synthesized away node \"char_rom:inst9\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_d5g1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_d5g1.tdf" 118 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MiniprojectResources/char_rom.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/char_rom.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 248 -96 168 360 "inst9" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|char_rom:inst9|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "char_rom:inst9\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|q_a\[5\] " "Synthesized away node \"char_rom:inst9\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_d5g1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_d5g1.tdf" 139 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MiniprojectResources/char_rom.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/char_rom.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 248 -96 168 360 "inst9" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|char_rom:inst9|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "char_rom:inst9\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|q_a\[6\] " "Synthesized away node \"char_rom:inst9\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_d5g1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_d5g1.tdf" 160 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MiniprojectResources/char_rom.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/char_rom.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 248 -96 168 360 "inst9" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|char_rom:inst9|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "char_rom:inst9\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|q_a\[7\] " "Synthesized away node \"char_rom:inst9\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_d5g1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_d5g1.tdf" 181 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MiniprojectResources/char_rom.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/char_rom.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 248 -96 168 360 "inst9" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787748367 "|toplevel|char_rom:inst9|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ram_block1a7"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1716787748367 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1716787748367 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "MiniprojectResources/mouse.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/mouse.vhd" 146 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1716787752596 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1716787752596 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1716787755170 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "45 " "45 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1716787757771 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_vai1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_vai1.tdf" 31 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "clouds.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 856 -112 168 968 "inst14" "" } } } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716787757894 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "heart:inst12\|altsyncram:altsyncram_component\|altsyncram_c8h1:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"heart:inst12\|altsyncram:altsyncram_component\|altsyncram_c8h1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_c8h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_c8h1.tdf" 31 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "heart.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/heart.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 472 -112 168 584 "inst12" "" } } } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716787757895 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "toolbox:inst13\|altsyncram:altsyncram_component\|altsyncram_nhh1:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"toolbox:inst13\|altsyncram:altsyncram_component\|altsyncram_nhh1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_nhh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_nhh1.tdf" 31 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "toolbox.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toolbox.vhd" 51 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 728 -112 168 840 "inst13" "" } } } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716787757896 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE0_CV_Default 24 " "Ignored 24 assignments for entity \"DE0_CV_Default\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE0_CV_Default -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716787758066 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716787758066 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716787758066 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716787758066 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716787758066 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716787758066 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716787758066 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716787758066 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716787758066 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716787758066 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716787758066 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716787758066 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716787758066 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716787758066 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716787758066 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716787758066 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716787758066 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716787758066 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716787758066 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716787758066 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716787758066 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716787758066 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716787758066 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716787758066 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1716787758066 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll 16 " "Ignored 16 assignments for entity \"pll\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll -sip pll.sip -library lib_pll " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll -sip pll.sip -library lib_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716787758068 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll -sip pll.sip -library lib_pll " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll -sip pll.sip -library lib_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716787758068 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll -sip pll.sip -library lib_pll " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll -sip pll.sip -library lib_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716787758068 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1716787758068 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_0002 317 " "Ignored 317 assignments for entity \"pll_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1716787758069 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "3 0 1 0 0 " "Adding 3 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1716787759080 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716787759080 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST pll2:inst1\|pll2_0002:pll2_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance pll2:inst1\|pll2_0002:pll2_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1716787759858 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1716787759858 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[9\] " "No output dependent on input pin \"sw\[9\]\"" {  } { { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 272 -584 -416 288 "sw" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787760215 "|toplevel|sw[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[8\] " "No output dependent on input pin \"sw\[8\]\"" {  } { { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 272 -584 -416 288 "sw" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787760215 "|toplevel|sw[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[7\] " "No output dependent on input pin \"sw\[7\]\"" {  } { { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 272 -584 -416 288 "sw" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787760215 "|toplevel|sw[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[6\] " "No output dependent on input pin \"sw\[6\]\"" {  } { { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 272 -584 -416 288 "sw" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787760215 "|toplevel|sw[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[5\] " "No output dependent on input pin \"sw\[5\]\"" {  } { { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 272 -584 -416 288 "sw" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787760215 "|toplevel|sw[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[4\] " "No output dependent on input pin \"sw\[4\]\"" {  } { { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 272 -584 -416 288 "sw" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787760215 "|toplevel|sw[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[3\] " "No output dependent on input pin \"sw\[3\]\"" {  } { { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 272 -584 -416 288 "sw" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787760215 "|toplevel|sw[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[2\] " "No output dependent on input pin \"sw\[2\]\"" {  } { { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 272 -584 -416 288 "sw" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787760215 "|toplevel|sw[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[1\] " "No output dependent on input pin \"sw\[1\]\"" {  } { { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 272 -584 -416 288 "sw" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787760215 "|toplevel|sw[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[0\] " "No output dependent on input pin \"sw\[0\]\"" {  } { { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 272 -584 -416 288 "sw" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1716787760215 "|toplevel|sw[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1716787760215 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1576 " "Implemented 1576 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1716787760229 ""} { "Info" "ICUT_CUT_TM_OPINS" "30 " "Implemented 30 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1716787760229 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1716787760229 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1039 " "Implemented 1039 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1716787760229 ""} { "Info" "ICUT_CUT_TM_RAMS" "491 " "Implemented 491 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1716787760229 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1716787760229 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1716787760229 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 321 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 321 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4914 " "Peak virtual memory: 4914 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1716787760361 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 27 17:29:20 2024 " "Processing ended: Mon May 27 17:29:20 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1716787760361 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:56 " "Elapsed time: 00:00:56" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1716787760361 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:03 " "Total CPU time (on all processors): 00:01:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1716787760361 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1716787760361 ""}
