{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1677366903880 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1677366903880 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 25 19:45:03 2023 " "Processing started: Sat Feb 25 19:45:03 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1677366903880 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1677366903880 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Counter2 -c Counter2 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Counter2 -c Counter2 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1677366903881 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1677366904472 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1677366904472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/colem/documents/vhdl-projects/sequentiallogicdesign/jkflipflopic/jkflipflopic.vhd 6 3 " "Found 6 design units, including 3 entities, in source file /users/colem/documents/vhdl-projects/sequentiallogicdesign/jkflipflopic/jkflipflopic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 JKFlipFlop-behavior " "Found design unit 1: JKFlipFlop-behavior" {  } { { "../JKFlipFlopIC/JKFlipFlopIC.vhd" "" { Text "C:/Users/colem/Documents/VHDL-Projects/SequentialLogicDesign/JKFlipFlopIC/JKFlipFlopIC.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677366915680 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 JKFlipFlopIC-structure " "Found design unit 2: JKFlipFlopIC-structure" {  } { { "../JKFlipFlopIC/JKFlipFlopIC.vhd" "" { Text "C:/Users/colem/Documents/VHDL-Projects/SequentialLogicDesign/JKFlipFlopIC/JKFlipFlopIC.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677366915680 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 TestBench-test " "Found design unit 3: TestBench-test" {  } { { "../JKFlipFlopIC/JKFlipFlopIC.vhd" "" { Text "C:/Users/colem/Documents/VHDL-Projects/SequentialLogicDesign/JKFlipFlopIC/JKFlipFlopIC.vhd" 81 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677366915680 ""} { "Info" "ISGN_ENTITY_NAME" "1 JKFlipFlop " "Found entity 1: JKFlipFlop" {  } { { "../JKFlipFlopIC/JKFlipFlopIC.vhd" "" { Text "C:/Users/colem/Documents/VHDL-Projects/SequentialLogicDesign/JKFlipFlopIC/JKFlipFlopIC.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677366915680 ""} { "Info" "ISGN_ENTITY_NAME" "2 JKFlipFlopIC " "Found entity 2: JKFlipFlopIC" {  } { { "../JKFlipFlopIC/JKFlipFlopIC.vhd" "" { Text "C:/Users/colem/Documents/VHDL-Projects/SequentialLogicDesign/JKFlipFlopIC/JKFlipFlopIC.vhd" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677366915680 ""} { "Info" "ISGN_ENTITY_NAME" "3 TestBench " "Found entity 3: TestBench" {  } { { "../JKFlipFlopIC/JKFlipFlopIC.vhd" "" { Text "C:/Users/colem/Documents/VHDL-Projects/SequentialLogicDesign/JKFlipFlopIC/JKFlipFlopIC.vhd" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677366915680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1677366915680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter2.vhd 4 2 " "Found 4 design units, including 2 entities, in source file counter2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Counter2-a " "Found design unit 1: Counter2-a" {  } { { "Counter2.vhd" "" { Text "C:/Users/colem/Documents/VHDL-Projects/SequentialLogicDesign/Counter2/Counter2.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677366915683 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 TestBenchCounter2-test " "Found design unit 2: TestBenchCounter2-test" {  } { { "Counter2.vhd" "" { Text "C:/Users/colem/Documents/VHDL-Projects/SequentialLogicDesign/Counter2/Counter2.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677366915683 ""} { "Info" "ISGN_ENTITY_NAME" "1 Counter2 " "Found entity 1: Counter2" {  } { { "Counter2.vhd" "" { Text "C:/Users/colem/Documents/VHDL-Projects/SequentialLogicDesign/Counter2/Counter2.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677366915683 ""} { "Info" "ISGN_ENTITY_NAME" "2 TestBenchCounter2 " "Found entity 2: TestBenchCounter2" {  } { { "Counter2.vhd" "" { Text "C:/Users/colem/Documents/VHDL-Projects/SequentialLogicDesign/Counter2/Counter2.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677366915683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1677366915683 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Counter2 " "Elaborating entity \"Counter2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1677366915723 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "QN1int Counter2.vhd(15) " "Verilog HDL or VHDL warning at Counter2.vhd(15): object \"QN1int\" assigned a value but never read" {  } { { "Counter2.vhd" "" { Text "C:/Users/colem/Documents/VHDL-Projects/SequentialLogicDesign/Counter2/Counter2.vhd" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1677366915724 "|Counter2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "JKFlipFlopIC JKFlipFlopIC:JKFFIC " "Elaborating entity \"JKFlipFlopIC\" for hierarchy \"JKFlipFlopIC:JKFFIC\"" {  } { { "Counter2.vhd" "JKFFIC" { Text "C:/Users/colem/Documents/VHDL-Projects/SequentialLogicDesign/Counter2/Counter2.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1677366915725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "JKFlipFlop JKFlipFlopIC:JKFFIC\|JKFlipFlop:JKFF1 " "Elaborating entity \"JKFlipFlop\" for hierarchy \"JKFlipFlopIC:JKFFIC\|JKFlipFlop:JKFF1\"" {  } { { "../JKFlipFlopIC/JKFlipFlopIC.vhd" "JKFF1" { Text "C:/Users/colem/Documents/VHDL-Projects/SequentialLogicDesign/JKFlipFlopIC/JKFlipFlopIC.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1677366915726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "JKFlipFlop JKFlipFlopIC:JKFFIC\|JKFlipFlop:JKFF2 " "Elaborating entity \"JKFlipFlop\" for hierarchy \"JKFlipFlopIC:JKFFIC\|JKFlipFlop:JKFF2\"" {  } { { "../JKFlipFlopIC/JKFlipFlopIC.vhd" "JKFF2" { Text "C:/Users/colem/Documents/VHDL-Projects/SequentialLogicDesign/JKFlipFlopIC/JKFlipFlopIC.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1677366915727 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4848 " "Peak virtual memory: 4848 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1677366915886 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 25 19:45:15 2023 " "Processing ended: Sat Feb 25 19:45:15 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1677366915886 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1677366915886 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1677366915886 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1677366915886 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 2 s " "Quartus Prime Flow was successful. 0 errors, 2 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1677366916600 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1677366917294 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1677366917294 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 25 19:45:17 2023 " "Processing started: Sat Feb 25 19:45:17 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1677366917294 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1677366917294 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t c:/intelfpga_lite/22.1std/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim Counter2 Counter2 " "Command: quartus_sh -t c:/intelfpga_lite/22.1std/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim Counter2 Counter2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1677366917294 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--rtl_sim Counter2 Counter2 " "Quartus(args): --rtl_sim Counter2 Counter2" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1677366917294 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Shell" 0 0 1677366917558 ""}
{ "Info" "0" "" "Info: NativeLink has detected VHDL design -- VHDL simulation models will be used" {  } {  } 0 0 "Info: NativeLink has detected VHDL design -- VHDL simulation models will be used" 0 0 "Shell" 0 0 1677366917715 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim software" 0 0 "Shell" 0 0 1677366917717 ""}
{ "Warning" "0" "" "Warning: File Counter2_run_msim_rtl_vhdl.do already exists - backing up current file as Counter2_run_msim_rtl_vhdl.do.bak" {  } {  } 0 0 "Warning: File Counter2_run_msim_rtl_vhdl.do already exists - backing up current file as Counter2_run_msim_rtl_vhdl.do.bak" 0 0 "Shell" 0 0 1677366917846 ""}
{ "Info" "0" "" "Info: Generated ModelSim script file C:/Users/colem/Documents/VHDL-Projects/SequentialLogicDesign/Counter2/simulation/modelsim/Counter2_run_msim_rtl_vhdl.do" {  } { { "C:/Users/colem/Documents/VHDL-Projects/SequentialLogicDesign/Counter2/simulation/modelsim/Counter2_run_msim_rtl_vhdl.do" "0" { Text "C:/Users/colem/Documents/VHDL-Projects/SequentialLogicDesign/Counter2/simulation/modelsim/Counter2_run_msim_rtl_vhdl.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim script file C:/Users/colem/Documents/VHDL-Projects/SequentialLogicDesign/Counter2/simulation/modelsim/Counter2_run_msim_rtl_vhdl.do" 0 0 "Shell" 0 0 1677366917863 ""}
{ "Info" "0" "" "Info: Spawning ModelSim Simulation software " {  } {  } 0 0 "Info: Spawning ModelSim Simulation software " 0 0 "Shell" 0 0 1677366917864 ""}
{ "Info" "0" "" "Info: Successfully spawned ModelSim Simulation software" {  } {  } 0 0 "Info: Successfully spawned ModelSim Simulation software" 0 0 "Shell" 0 0 1677366917869 ""}
{ "Info" "0" "" "Info: NativeLink simulation flow was successful" {  } {  } 0 0 "Info: NativeLink simulation flow was successful" 0 0 "Shell" 0 0 1677366917870 ""}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file C:/Users/colem/Documents/VHDL-Projects/SequentialLogicDesign/Counter2/Counter2_nativelink_simulation.rpt" {  } { { "C:/Users/colem/Documents/VHDL-Projects/SequentialLogicDesign/Counter2/Counter2_nativelink_simulation.rpt" "0" { Text "C:/Users/colem/Documents/VHDL-Projects/SequentialLogicDesign/Counter2/Counter2_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file C:/Users/colem/Documents/VHDL-Projects/SequentialLogicDesign/Counter2/Counter2_nativelink_simulation.rpt" 0 0 "Shell" 0 0 1677366917870 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga_lite/22.1std/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script c:/intelfpga_lite/22.1std/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1677366917870 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 1  Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4781 " "Peak virtual memory: 4781 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1677366917871 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 25 19:45:17 2023 " "Processing ended: Sat Feb 25 19:45:17 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1677366917871 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1677366917871 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1677366917871 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1677366917871 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 3 s " "Quartus Prime Flow was successful. 0 errors, 3 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1677367045510 ""}
