Description	DD MO RAM 7P 7R test		
Start		NEG	
Stop		NEG	
Clock		NEG	
Start Address	0x8800		
End Address	0x8BFF		
Delay	99		
Stop to Start	TRUE		
Clock to Phase2	TRUE		
Start to A15	TRUE		
NOP Mode	FALSE		
Force Write	TRUE		
Enable Address Counter	TRUE		
Enable Data Counter	TRUE		
Notes	For testing Motion Object RAM at 7P and 7R, LS245 AT 8P. When prompted, turn off "Force R/W to LOW (write)" mode.		
Signal	Location	Pin	Signature
BR/W	7P	10	0000
A6	7P	1	0108
A5	7P	2	3A9A
A4	7P	3	H10F
A3	7P	4	HH53
A0	7P	5	7A33
A1	7P	6	29PP
A2	7P	7	0863
A7	7P	17	F61C
A8	7P	16	2946
A9	7P	15	4596
BR/W	7R	10	0000
A6	7R	1	0108
A5	7R	2	3A9A
A4	7R	3	H10F
A3	7R	4	HH53
A0	7R	5	7A33
A1	7R	6	29PP
A2	7R	7	0863
A7	7R	17	F61C
A8	7R	16	2946
A9	7R	15	4596
BR/W	8P	1	0000
DB7	7P	11	F61C
DB6	7P	12	0108
DB5	7P	13	3A9A
DB4	7P	14	H10F
DB3	7R	11	HH53
DB2	7R	12	0863
DB1	7R	13	29PP
DB0	7R	14	7A33
READ	R/W	LOW	XXXX
DB7	8P	11	F61C
DB6	8P	14	0108
DB5	8P	16	3A9A
DB4	8P	15	H10F
DB3	8P	12	HH53
DB2	8P	13	0863
DB1	8P	17	29PP
DB0	8P	18	7A33
PD7	5H	17	F61C
PD6	5H	7	0108
PD5	5H	8	3A9A
PD4	5H	18	H10F
PD3	5H	13	HH53
PD2	5H	14	0863
PD1	5H	3	29PP
PD0	5H	4	7A33
PD5	7F	18	3A9A
PD4	7F	4	H10F
PD3	7F	7	HH53
PD2	7F	8	0863
PD1	7F	17	29PP
PD0	7F	3	7A33
