<?xml version="1.0" encoding="utf-8"?><?workdir /C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\temp\temp20181123111806622\Chapters\05_Functional_Description\TopLevelInterconnect\Topics?><?workdir-uri file:/C:/Git/XDocs-DITA-OT-185/XDocs-DITA-OT-185/DITA-OT1.8.5/temp/temp20181123111806622/Chapters/05_Functional_Description/TopLevelInterconnect/Topics/?><?path2project ..\..\..\..\?><?path2project-uri ../../../../?><topic xmlns:ditaarch="http://dita.oasis-open.org/architecture/2005/" id="Differences_between_TL_IC_and_TL_IC_G4_1i3gio6ng" xml:lang="en-US" ditaarch:DITAArchVersion="1.2" domains="(topic hi-d)                             (topic ut-d)                             (topic indexing-d)                            (topic hazard-d)                            (topic abbrev-d)                            (topic pr-d)                             (topic sw-d)                            (topic ui-d)                            (topic struct-d)                            (topic firmware-d)                            (topic pmcrevhis-d)                            a(props  sp-version)                            a(props  pmc_switch)                            a(props   pmc_package)                            a(props   pmc_phy)                            a(props   ddr-width)                            a(props   package)                            a(props   fw_package)                            a(props   pcie-drive-ports )                            a(props   pcie-host-ports)                            a(props   raid-support )                            a(props   sas-ports )                             a(props   media)                            a(props   component)   " class="- topic/topic " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\TopLevelInterconnect\Topics\Differences_between_TL_IC_and_TL_IC_G4_1i3gio6ng.xml" xtrc="topic:1;2:142">
  <title class="- topic/title " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\TopLevelInterconnect\Topics\Differences_between_TL_IC_and_TL_IC_G4_1i3gio6ng.xml" xtrc="title:1;3:10">Differences between TL_IC_G4 and TL_IC_G5</title>

  <body class="- topic/body " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\TopLevelInterconnect\Topics\Differences_between_TL_IC_and_TL_IC_G4_1i3gio6ng.xml" xtrc="body:1;5:9">
    <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\TopLevelInterconnect\Topics\Differences_between_TL_IC_and_TL_IC_G4_1i3gio6ng.xml" xtrc="p:1;6:8">Differences between DIGI-G4 (TL_IC_G4) and DIGI-G5 (TL_IC_G5)
    versions:</p>

    <ul class="- topic/ul " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\TopLevelInterconnect\Topics\Differences_between_TL_IC_and_TL_IC_G4_1i3gio6ng.xml" xtrc="ul:1;9:9">
      <li id="d1e323" class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\TopLevelInterconnect\Topics\Differences_between_TL_IC_and_TL_IC_G4_1i3gio6ng.xml" xtrc="li:1;10:23"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\TopLevelInterconnect\Topics\Differences_between_TL_IC_and_TL_IC_G4_1i3gio6ng.xml" xtrc="p:2;10:26">Regenerated NIC301 and partitioned the switches to
      support the increased number of ports and align with physical
      placement</p> <ul class="- topic/ul " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\TopLevelInterconnect\Topics\Differences_between_TL_IC_and_TL_IC_G4_1i3gio6ng.xml" xtrc="ul:2;12:25">
          <li id="d1e330" class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\TopLevelInterconnect\Topics\Differences_between_TL_IC_and_TL_IC_G4_1i3gio6ng.xml" xtrc="li:2;13:27"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\TopLevelInterconnect\Topics\Differences_between_TL_IC_and_TL_IC_G4_1i3gio6ng.xml" xtrc="p:3;13:30">ENET, COPI and NFIC converted from APB to AXI
          interfaces</p></li>

          <li id="d1e336" class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\TopLevelInterconnect\Topics\Differences_between_TL_IC_and_TL_IC_G4_1i3gio6ng.xml" xtrc="li:3;16:27"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\TopLevelInterconnect\Topics\Differences_between_TL_IC_and_TL_IC_G4_1i3gio6ng.xml" xtrc="p:4;16:30">Added AXI port for SAR and second GCC</p></li>

          <li id="d1e342" class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\TopLevelInterconnect\Topics\Differences_between_TL_IC_and_TL_IC_G4_1i3gio6ng.xml" xtrc="li:4;18:27"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\TopLevelInterconnect\Topics\Differences_between_TL_IC_and_TL_IC_G4_1i3gio6ng.xml" xtrc="p:5;18:30">Added APB port for ECPB</p></li>

          <li id="d1e348" class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\TopLevelInterconnect\Topics\Differences_between_TL_IC_and_TL_IC_G4_1i3gio6ng.xml" xtrc="li:5;20:27"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\TopLevelInterconnect\Topics\Differences_between_TL_IC_and_TL_IC_G4_1i3gio6ng.xml" xtrc="p:6;20:30">Removed duplicate ports for ENET, DCPB, MCPB,
          MAPOTN and COREOTN</p></li>

          <li id="d1e354" class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\TopLevelInterconnect\Topics\Differences_between_TL_IC_and_TL_IC_G4_1i3gio6ng.xml" xtrc="li:6;23:27"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\TopLevelInterconnect\Topics\Differences_between_TL_IC_and_TL_IC_G4_1i3gio6ng.xml" xtrc="p:7;23:30">Changed the device address map entirely</p></li>
        </ul></li>

      <li id="d1e362" class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\TopLevelInterconnect\Topics\Differences_between_TL_IC_and_TL_IC_G4_1i3gio6ng.xml" xtrc="li:7;26:23"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\TopLevelInterconnect\Topics\Differences_between_TL_IC_and_TL_IC_G4_1i3gio6ng.xml" xtrc="p:8;26:26">Redistributed the APB2APB bridges to align with
      interfaces that will be chained together</p></li>

      <li id="d1e368" class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\TopLevelInterconnect\Topics\Differences_between_TL_IC_and_TL_IC_G4_1i3gio6ng.xml" xtrc="li:8;29:23"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\TopLevelInterconnect\Topics\Differences_between_TL_IC_and_TL_IC_G4_1i3gio6ng.xml" xtrc="p:9;29:26">Updated the IRQ inputs to reflect the change in
      SERDES and DCSUs in device as well as synchronizing all IRQ inputs
      (PREPID 300898)</p></li>

      <li id="d1e374" class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\TopLevelInterconnect\Topics\Differences_between_TL_IC_and_TL_IC_G4_1i3gio6ng.xml" xtrc="li:9;33:23"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\TopLevelInterconnect\Topics\Differences_between_TL_IC_and_TL_IC_G4_1i3gio6ng.xml" xtrc="p:10;33:26">Changed the default value of WRITE_MON_ADRS to align
      with the 16nm DCSU FB_UPDATE_EN configuration register</p></li>

      <li id="d1e380" class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\TopLevelInterconnect\Topics\Differences_between_TL_IC_and_TL_IC_G4_1i3gio6ng.xml" xtrc="li:10;36:23"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\TopLevelInterconnect\Topics\Differences_between_TL_IC_and_TL_IC_G4_1i3gio6ng.xml" xtrc="p:11;36:26">Removed refclk_dcsu_write_occurred output and
      logic</p></li>

      <li id="d1e387" class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\TopLevelInterconnect\Topics\Differences_between_TL_IC_and_TL_IC_G4_1i3gio6ng.xml" xtrc="li:11;39:23"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\TopLevelInterconnect\Topics\Differences_between_TL_IC_and_TL_IC_G4_1i3gio6ng.xml" xtrc="p:12;39:26">Reorganize the config bits to create a control
      register per subsystem that includes all the miscellaneous control
      signals: LOW_PWR, RAM_LOW_PWR, RAM_PGO, IDDQ, RESET, WCI_MODE,
      RAM_IDDQ_EN; instead of having a register per function. Ensure default
      value of these registers are consistent for each instance to address
      PREPID 376456.</p></li>

      <li id="d1e393" class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\TopLevelInterconnect\Topics\Differences_between_TL_IC_and_TL_IC_G4_1i3gio6ng.xml" xtrc="li:12;46:23"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\TopLevelInterconnect\Topics\Differences_between_TL_IC_and_TL_IC_G4_1i3gio6ng.xml" xtrc="p:13;46:26">Updated miscellaneous config bits:</p> <ul class="- topic/ul " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\TopLevelInterconnect\Topics\Differences_between_TL_IC_and_TL_IC_G4_1i3gio6ng.xml" xtrc="ul:3;46:69">
          <li id="d1e400" class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\TopLevelInterconnect\Topics\Differences_between_TL_IC_and_TL_IC_G4_1i3gio6ng.xml" xtrc="li:13;47:27"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\TopLevelInterconnect\Topics\Differences_between_TL_IC_and_TL_IC_G4_1i3gio6ng.xml" xtrc="p:14;47:30">Updated LVCMOS pad drive strength control
          granularity and default values</p></li>

          <li id="d1e406" class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\TopLevelInterconnect\Topics\Differences_between_TL_IC_and_TL_IC_G4_1i3gio6ng.xml" xtrc="li:14;50:27"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\TopLevelInterconnect\Topics\Differences_between_TL_IC_and_TL_IC_G4_1i3gio6ng.xml" xtrc="p:15;50:30">Added LVCMOS pad tristate controllability (for
          GPO, SPI master, and other interfaces)</p></li>

          <li id="d1e412" class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\TopLevelInterconnect\Topics\Differences_between_TL_IC_and_TL_IC_G4_1i3gio6ng.xml" xtrc="li:15;53:27"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\TopLevelInterconnect\Topics\Differences_between_TL_IC_and_TL_IC_G4_1i3gio6ng.xml" xtrc="p:16;53:30">Added GPI_PIN_STATUS register to connect to
          device GPI[4:0]</p></li>

          <li id="d1e418" class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\TopLevelInterconnect\Topics\Differences_between_TL_IC_and_TL_IC_G4_1i3gio6ng.xml" xtrc="li:16;56:27"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\TopLevelInterconnect\Topics\Differences_between_TL_IC_and_TL_IC_G4_1i3gio6ng.xml" xtrc="p:17;56:30">Updated top-level clock mux controls</p></li>

          <li id="d1e424" class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\TopLevelInterconnect\Topics\Differences_between_TL_IC_and_TL_IC_G4_1i3gio6ng.xml" xtrc="li:17;58:27"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\TopLevelInterconnect\Topics\Differences_between_TL_IC_and_TL_IC_G4_1i3gio6ng.xml" xtrc="p:18;58:30">Removed unused OHI_CK77_EN register</p></li>

          <li id="d1e431" class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\TopLevelInterconnect\Topics\Differences_between_TL_IC_and_TL_IC_G4_1i3gio6ng.xml" xtrc="li:18;60:27"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\TopLevelInterconnect\Topics\Differences_between_TL_IC_and_TL_IC_G4_1i3gio6ng.xml" xtrc="p:19;60:30">Migrated GP_CONFIG/STATUS bits to fixed function
          registers and start with a full set of 512 spare config/status
          registers</p></li>

          <li id="d1e437" class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\TopLevelInterconnect\Topics\Differences_between_TL_IC_and_TL_IC_G4_1i3gio6ng.xml" xtrc="li:19;64:27"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\TopLevelInterconnect\Topics\Differences_between_TL_IC_and_TL_IC_G4_1i3gio6ng.xml" xtrc="p:20;64:30">Removed REFCLK_WRITE_DETECT_* registers</p></li>

          <li id="d1e443" class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\TopLevelInterconnect\Topics\Differences_between_TL_IC_and_TL_IC_G4_1i3gio6ng.xml" xtrc="li:20;66:27"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\TopLevelInterconnect\Topics\Differences_between_TL_IC_and_TL_IC_G4_1i3gio6ng.xml" xtrc="p:21;66:30">Removed Ethernet Master Slice registers (PREP
          330744) since no longer needed</p></li>

          <li id="d1e449" class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\TopLevelInterconnect\Topics\Differences_between_TL_IC_and_TL_IC_G4_1i3gio6ng.xml" xtrc="li:21;69:27"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\TopLevelInterconnect\Topics\Differences_between_TL_IC_and_TL_IC_G4_1i3gio6ng.xml" xtrc="p:22;69:30">Added software override to interrupt
          registers</p></li>

          <li id="d1e455" class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\TopLevelInterconnect\Topics\Differences_between_TL_IC_and_TL_IC_G4_1i3gio6ng.xml" xtrc="li:22;72:27"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\TopLevelInterconnect\Topics\Differences_between_TL_IC_and_TL_IC_G4_1i3gio6ng.xml" xtrc="p:23;72:30">Removed ACB clock mux select</p></li>

          <li id="d1e461" class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\TopLevelInterconnect\Topics\Differences_between_TL_IC_and_TL_IC_G4_1i3gio6ng.xml" xtrc="li:23;74:27"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\TopLevelInterconnect\Topics\Differences_between_TL_IC_and_TL_IC_G4_1i3gio6ng.xml" xtrc="p:24;74:30">Removed CBRC clock mux select</p></li>

          <li id="d1e468" class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\TopLevelInterconnect\Topics\Differences_between_TL_IC_and_TL_IC_G4_1i3gio6ng.xml" xtrc="li:24;76:27"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\TopLevelInterconnect\Topics\Differences_between_TL_IC_and_TL_IC_G4_1i3gio6ng.xml" xtrc="p:25;76:30">Added Tristate control registers</p></li>

          <li id="d1e474" class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\TopLevelInterconnect\Topics\Differences_between_TL_IC_and_TL_IC_G4_1i3gio6ng.xml" xtrc="li:25;78:27"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\TopLevelInterconnect\Topics\Differences_between_TL_IC_and_TL_IC_G4_1i3gio6ng.xml" xtrc="p:26;78:30">Added Pull up/down control registers</p></li>

          <li class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\TopLevelInterconnect\Topics\Differences_between_TL_IC_and_TL_IC_G4_1i3gio6ng.xml" xtrc="li:26;80:15">Added broadcast mask for each SHW bank</li>
        </ul></li>

      <li id="d1e482" class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\TopLevelInterconnect\Topics\Differences_between_TL_IC_and_TL_IC_G4_1i3gio6ng.xml" xtrc="li:27;83:23"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\TopLevelInterconnect\Topics\Differences_between_TL_IC_and_TL_IC_G4_1i3gio6ng.xml" xtrc="p:27;83:26">Migrated Pad Control configuration Registers from M1
      to TLIC:</p> <ul class="- topic/ul " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\TopLevelInterconnect\Topics\Differences_between_TL_IC_and_TL_IC_G4_1i3gio6ng.xml" xtrc="ul:4;84:24">
          <li id="d1e489" class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\TopLevelInterconnect\Topics\Differences_between_TL_IC_and_TL_IC_G4_1i3gio6ng.xml" xtrc="li:28;85:27"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\TopLevelInterconnect\Topics\Differences_between_TL_IC_and_TL_IC_G4_1i3gio6ng.xml" xtrc="p:28;85:30">Added IRIG_CTRL registers</p></li>

          <li id="d1e495" class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\TopLevelInterconnect\Topics\Differences_between_TL_IC_and_TL_IC_G4_1i3gio6ng.xml" xtrc="li:29;87:27"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\TopLevelInterconnect\Topics\Differences_between_TL_IC_and_TL_IC_G4_1i3gio6ng.xml" xtrc="p:29;87:30">Added ATB Pad Control registers</p></li>

          <li id="d1e501" class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\TopLevelInterconnect\Topics\Differences_between_TL_IC_and_TL_IC_G4_1i3gio6ng.xml" xtrc="li:30;89:27"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\TopLevelInterconnect\Topics\Differences_between_TL_IC_and_TL_IC_G4_1i3gio6ng.xml" xtrc="p:30;89:30">Added Clock Pad ATB Pad Control
          registers</p></li>

          <li id="d1e507" class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\TopLevelInterconnect\Topics\Differences_between_TL_IC_and_TL_IC_G4_1i3gio6ng.xml" xtrc="li:31;92:27"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\TopLevelInterconnect\Topics\Differences_between_TL_IC_and_TL_IC_G4_1i3gio6ng.xml" xtrc="p:31;92:30">Added PMON Control registers</p></li>
        </ul></li>

      <li id="d1e515" class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\TopLevelInterconnect\Topics\Differences_between_TL_IC_and_TL_IC_G4_1i3gio6ng.xml" xtrc="li:32;95:23"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\TopLevelInterconnect\Topics\Differences_between_TL_IC_and_TL_IC_G4_1i3gio6ng.xml" xtrc="p:32;95:26">Retiming stages</p> <ul class="- topic/ul " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\TopLevelInterconnect\Topics\Differences_between_TL_IC_and_TL_IC_G4_1i3gio6ng.xml" xtrc="ul:5;95:50">
          <li id="d1e522" class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\TopLevelInterconnect\Topics\Differences_between_TL_IC_and_TL_IC_G4_1i3gio6ng.xml" xtrc="li:33;96:27"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\TopLevelInterconnect\Topics\Differences_between_TL_IC_and_TL_IC_G4_1i3gio6ng.xml" xtrc="p:33;96:30">Create an AXI retiming slice hard macro to be
          used as needed with the device as well as between the distributed
          switches within the TL_IC</p></li>
        </ul></li>
    </ul>
  </body>
</topic>