rggen_default_register #(
  .READABLE       (<%= readable %>),
  .WRITABLE       (<%= writable %>),
  .ADDRESS_WIDTH  (<%= address_width %>),
  .OFFSET_ADDRESS (<%= offset_address %>),
  .BUS_WIDTH      (<%= bus_width %>),
  .DATA_WIDTH     (<%= width %>)
) u_register (
  .i_clk        (<%= register_block.clock %>),
  .i_rst_n      (<%= register_block.reset %>),
  .register_if  (<%= register_if %>),
  .bit_field_if (<%= bit_field_if %>)
);
