{
  "design": {
    "design_info": {
      "boundary_crc": "0x89F8C2FA685C4447",
      "device": "xc7z020clg400-2",
      "name": "i_stream2filter",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2018.3",
      "validated": "true"
    },
    "design_tree": {
      "Serial2Parallel_0": "",
      "Serial2Parallel_1": "",
      "Serial2Parallel_2": "",
      "median_filter_r": "",
      "c_shift_ram_0": "",
      "c_shift_ram_1": "",
      "valid_counter_0": "",
      "median_filter_g": "",
      "median_filter_b": "",
      "mul_bits_fragment_0": "",
      "mul_bits_fragment_1": "",
      "mul_bits_fragment_2": "",
      "bits_combine_0": ""
    },
    "ports": {
      "clk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "i_stream2filter_clk",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "rst_n": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "o_data": {
        "direction": "O",
        "left": "23",
        "right": "0"
      },
      "o_done_sig": {
        "direction": "O"
      },
      "o_valid": {
        "direction": "O"
      },
      "i_stream": {
        "direction": "I",
        "left": "23",
        "right": "0"
      }
    },
    "components": {
      "Serial2Parallel_0": {
        "vlnv": "xilinx.com:module_ref:Serial2Parallel:1.0",
        "xci_name": "i_stream2filter_Serial2Parallel_0_0",
        "parameters": {
          "N": {
            "value": "24"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "Serial2Parallel",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "i_stream2filter_clk",
                "value_src": "default_prop"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "user_prop"
              }
            }
          },
          "rst_n": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "i_data": {
            "direction": "I",
            "left": "23",
            "right": "0",
            "parameters": {
              "LAYERED_METADATA": {
                "value": "xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data} bitwidth {attribs {resolve_type generated dependency data_bitwidth format long minimum {} maximum {}} value 24} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} DATA_WIDTH 24}",
                "value_src": "ip_prop"
              }
            }
          },
          "o_data_1": {
            "direction": "O",
            "left": "23",
            "right": "0"
          },
          "o_data_2": {
            "direction": "O",
            "left": "23",
            "right": "0"
          },
          "o_data_3": {
            "direction": "O",
            "left": "23",
            "right": "0"
          },
          "o_data_sig": {
            "direction": "O"
          }
        }
      },
      "Serial2Parallel_1": {
        "vlnv": "xilinx.com:module_ref:Serial2Parallel:1.0",
        "xci_name": "i_stream2filter_Serial2Parallel_0_1",
        "parameters": {
          "N": {
            "value": "24"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "Serial2Parallel",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "i_stream2filter_clk",
                "value_src": "default_prop"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "user_prop"
              }
            }
          },
          "rst_n": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "i_data": {
            "direction": "I",
            "left": "23",
            "right": "0",
            "parameters": {
              "LAYERED_METADATA": {
                "value": "xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data} bitwidth {attribs {resolve_type generated dependency data_bitwidth format long minimum {} maximum {}} value 24} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} DATA_WIDTH 24}",
                "value_src": "ip_prop"
              }
            }
          },
          "o_data_1": {
            "direction": "O",
            "left": "23",
            "right": "0"
          },
          "o_data_2": {
            "direction": "O",
            "left": "23",
            "right": "0"
          },
          "o_data_3": {
            "direction": "O",
            "left": "23",
            "right": "0"
          },
          "o_data_sig": {
            "direction": "O"
          }
        }
      },
      "Serial2Parallel_2": {
        "vlnv": "xilinx.com:module_ref:Serial2Parallel:1.0",
        "xci_name": "i_stream2filter_Serial2Parallel_0_2",
        "parameters": {
          "N": {
            "value": "24"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "Serial2Parallel",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "i_stream2filter_clk",
                "value_src": "default_prop"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "user_prop"
              }
            }
          },
          "rst_n": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "i_data": {
            "direction": "I",
            "left": "23",
            "right": "0"
          },
          "o_data_1": {
            "direction": "O",
            "left": "23",
            "right": "0"
          },
          "o_data_2": {
            "direction": "O",
            "left": "23",
            "right": "0"
          },
          "o_data_3": {
            "direction": "O",
            "left": "23",
            "right": "0"
          },
          "o_data_sig": {
            "direction": "O"
          }
        }
      },
      "median_filter_r": {
        "vlnv": "xilinx.com:module_ref:median_filter:1.0",
        "xci_name": "i_stream2filter_median_filter_0_0",
        "parameters": {
          "N": {
            "value": "8"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "median_filter",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "i_stream2filter_clk",
                "value_src": "default_prop"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "user_prop"
              }
            }
          },
          "rst_n": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "i_data_sig": {
            "direction": "I"
          },
          "i_data_valid": {
            "direction": "I"
          },
          "i_data_11": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "i_data_12": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "i_data_13": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "i_data_21": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "i_data_22": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "i_data_23": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "i_data_31": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "i_data_32": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "i_data_33": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "o_data": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "o_done_sig": {
            "direction": "O"
          }
        }
      },
      "c_shift_ram_0": {
        "vlnv": "xilinx.com:ip:c_shift_ram:12.0",
        "xci_name": "i_stream2filter_c_shift_ram_0_1",
        "parameters": {
          "AsyncInitVal": {
            "value": "000000000000000000000000"
          },
          "DefaultData": {
            "value": "000000000000000000000000"
          },
          "Depth": {
            "value": "1080"
          },
          "Width": {
            "value": "24"
          }
        }
      },
      "c_shift_ram_1": {
        "vlnv": "xilinx.com:ip:c_shift_ram:12.0",
        "xci_name": "i_stream2filter_c_shift_ram_0_3",
        "parameters": {
          "AsyncInitVal": {
            "value": "000000000000000000000000"
          },
          "DefaultData": {
            "value": "000000000000000000000000"
          },
          "Depth": {
            "value": "1080"
          },
          "Width": {
            "value": "24"
          }
        }
      },
      "valid_counter_0": {
        "vlnv": "xilinx.com:module_ref:valid_counter:1.0",
        "xci_name": "i_stream2filter_valid_counter_0_2",
        "parameters": {
          "N": {
            "value": "24"
          },
          "Pixel_high": {
            "value": "720"
          },
          "Pixel_wide": {
            "value": "1080"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "valid_counter",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "i_stream2filter_clk",
                "value_src": "default_prop"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "user_prop"
              }
            }
          },
          "rst_n": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "i_stream": {
            "direction": "I",
            "left": "23",
            "right": "0"
          },
          "o_valid": {
            "direction": "O"
          },
          "o_data_sig": {
            "direction": "O"
          }
        }
      },
      "median_filter_g": {
        "vlnv": "xilinx.com:module_ref:median_filter:1.0",
        "xci_name": "i_stream2filter_median_filter_0_1",
        "parameters": {
          "N": {
            "value": "8"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "median_filter",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "i_stream2filter_clk",
                "value_src": "default_prop"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "user_prop"
              }
            }
          },
          "rst_n": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "i_data_sig": {
            "direction": "I"
          },
          "i_data_valid": {
            "direction": "I"
          },
          "i_data_11": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "i_data_12": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "i_data_13": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "i_data_21": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "i_data_22": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "i_data_23": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "i_data_31": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "i_data_32": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "i_data_33": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "o_data": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "o_done_sig": {
            "direction": "O"
          }
        }
      },
      "median_filter_b": {
        "vlnv": "xilinx.com:module_ref:median_filter:1.0",
        "xci_name": "i_stream2filter_median_filter_0_2",
        "parameters": {
          "N": {
            "value": "8"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "median_filter",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "i_stream2filter_clk",
                "value_src": "default_prop"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "user_prop"
              }
            }
          },
          "rst_n": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "i_data_sig": {
            "direction": "I"
          },
          "i_data_valid": {
            "direction": "I"
          },
          "i_data_11": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "i_data_12": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "i_data_13": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "i_data_21": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "i_data_22": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "i_data_23": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "i_data_31": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "i_data_32": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "i_data_33": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "o_data": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "o_done_sig": {
            "direction": "O"
          }
        }
      },
      "mul_bits_fragment_0": {
        "vlnv": "xilinx.com:module_ref:mul_bits_fragment:1.0",
        "xci_name": "i_stream2filter_mul_bits_fragment_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "mul_bits_fragment",
          "boundary_crc": "0x0"
        },
        "ports": {
          "i_data_1": {
            "direction": "I",
            "left": "23",
            "right": "0"
          },
          "i_data_2": {
            "direction": "I",
            "left": "23",
            "right": "0"
          },
          "i_data_3": {
            "direction": "I",
            "left": "23",
            "right": "0"
          },
          "o_data_1_r": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "o_data_1_g": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "o_data_1_b": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "o_data_2_r": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "o_data_2_g": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "o_data_2_b": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "o_data_3_r": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "o_data_3_g": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "o_data_3_b": {
            "direction": "O",
            "left": "7",
            "right": "0"
          }
        }
      },
      "mul_bits_fragment_1": {
        "vlnv": "xilinx.com:module_ref:mul_bits_fragment:1.0",
        "xci_name": "i_stream2filter_mul_bits_fragment_0_1",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "mul_bits_fragment",
          "boundary_crc": "0x0"
        },
        "ports": {
          "i_data_1": {
            "direction": "I",
            "left": "23",
            "right": "0"
          },
          "i_data_2": {
            "direction": "I",
            "left": "23",
            "right": "0"
          },
          "i_data_3": {
            "direction": "I",
            "left": "23",
            "right": "0"
          },
          "o_data_1_r": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "o_data_1_g": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "o_data_1_b": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "o_data_2_r": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "o_data_2_g": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "o_data_2_b": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "o_data_3_r": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "o_data_3_g": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "o_data_3_b": {
            "direction": "O",
            "left": "7",
            "right": "0"
          }
        }
      },
      "mul_bits_fragment_2": {
        "vlnv": "xilinx.com:module_ref:mul_bits_fragment:1.0",
        "xci_name": "i_stream2filter_mul_bits_fragment_1_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "mul_bits_fragment",
          "boundary_crc": "0x0"
        },
        "ports": {
          "i_data_1": {
            "direction": "I",
            "left": "23",
            "right": "0"
          },
          "i_data_2": {
            "direction": "I",
            "left": "23",
            "right": "0"
          },
          "i_data_3": {
            "direction": "I",
            "left": "23",
            "right": "0"
          },
          "o_data_1_r": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "o_data_1_g": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "o_data_1_b": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "o_data_2_r": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "o_data_2_g": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "o_data_2_b": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "o_data_3_r": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "o_data_3_g": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "o_data_3_b": {
            "direction": "O",
            "left": "7",
            "right": "0"
          }
        }
      },
      "bits_combine_0": {
        "vlnv": "xilinx.com:module_ref:bits_combine:1.0",
        "xci_name": "i_stream2filter_bits_combine_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "bits_combine",
          "boundary_crc": "0x0"
        },
        "ports": {
          "i_data_r": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "i_data_g": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "i_data_b": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "o_data": {
            "direction": "O",
            "left": "23",
            "right": "0"
          }
        }
      }
    },
    "nets": {
      "clk_1": {
        "ports": [
          "clk",
          "Serial2Parallel_1/clk",
          "Serial2Parallel_2/clk",
          "Serial2Parallel_0/clk",
          "median_filter_r/clk",
          "c_shift_ram_1/CLK",
          "c_shift_ram_0/CLK",
          "valid_counter_0/clk",
          "median_filter_g/clk",
          "median_filter_b/clk"
        ]
      },
      "valid_counter_0_o_valid": {
        "ports": [
          "valid_counter_0/o_valid",
          "median_filter_r/i_data_valid",
          "median_filter_g/i_data_valid",
          "median_filter_b/i_data_valid",
          "o_valid"
        ]
      },
      "valid_counter_0_o_data_sig": {
        "ports": [
          "valid_counter_0/o_data_sig",
          "median_filter_r/i_data_sig",
          "median_filter_g/i_data_sig",
          "median_filter_b/i_data_sig"
        ]
      },
      "i_stream_1": {
        "ports": [
          "i_stream",
          "Serial2Parallel_2/i_data",
          "valid_counter_0/i_stream",
          "c_shift_ram_1/D"
        ]
      },
      "rst_n_1": {
        "ports": [
          "rst_n",
          "Serial2Parallel_0/rst_n",
          "Serial2Parallel_1/rst_n",
          "Serial2Parallel_2/rst_n",
          "median_filter_r/rst_n",
          "valid_counter_0/rst_n",
          "median_filter_g/rst_n",
          "median_filter_b/rst_n"
        ]
      },
      "c_shift_ram_1_Q": {
        "ports": [
          "c_shift_ram_1/Q",
          "c_shift_ram_0/D",
          "Serial2Parallel_1/i_data"
        ]
      },
      "c_shift_ram_0_Q": {
        "ports": [
          "c_shift_ram_0/Q",
          "Serial2Parallel_0/i_data"
        ]
      },
      "Serial2Parallel_0_o_data_1": {
        "ports": [
          "Serial2Parallel_0/o_data_1",
          "mul_bits_fragment_0/i_data_1"
        ]
      },
      "Serial2Parallel_0_o_data_2": {
        "ports": [
          "Serial2Parallel_0/o_data_2",
          "mul_bits_fragment_0/i_data_2"
        ]
      },
      "Serial2Parallel_0_o_data_3": {
        "ports": [
          "Serial2Parallel_0/o_data_3",
          "mul_bits_fragment_0/i_data_3"
        ]
      },
      "mul_bits_fragment_0_o_data_1_r": {
        "ports": [
          "mul_bits_fragment_0/o_data_1_r",
          "median_filter_r/i_data_11"
        ]
      },
      "mul_bits_fragment_0_o_data_1_g": {
        "ports": [
          "mul_bits_fragment_0/o_data_1_g",
          "median_filter_g/i_data_11"
        ]
      },
      "mul_bits_fragment_0_o_data_1_b": {
        "ports": [
          "mul_bits_fragment_0/o_data_1_b",
          "median_filter_b/i_data_11"
        ]
      },
      "mul_bits_fragment_0_o_data_2_r": {
        "ports": [
          "mul_bits_fragment_0/o_data_2_r",
          "median_filter_r/i_data_12"
        ]
      },
      "mul_bits_fragment_0_o_data_2_g": {
        "ports": [
          "mul_bits_fragment_0/o_data_2_g",
          "median_filter_g/i_data_12"
        ]
      },
      "mul_bits_fragment_0_o_data_2_b": {
        "ports": [
          "mul_bits_fragment_0/o_data_2_b",
          "median_filter_b/i_data_12"
        ]
      },
      "mul_bits_fragment_0_o_data_3_r": {
        "ports": [
          "mul_bits_fragment_0/o_data_3_r",
          "median_filter_r/i_data_13"
        ]
      },
      "mul_bits_fragment_0_o_data_3_g": {
        "ports": [
          "mul_bits_fragment_0/o_data_3_g",
          "median_filter_g/i_data_13"
        ]
      },
      "mul_bits_fragment_0_o_data_3_b": {
        "ports": [
          "mul_bits_fragment_0/o_data_3_b",
          "median_filter_b/i_data_13"
        ]
      },
      "Serial2Parallel_1_o_data_1": {
        "ports": [
          "Serial2Parallel_1/o_data_1",
          "mul_bits_fragment_1/i_data_1"
        ]
      },
      "Serial2Parallel_1_o_data_2": {
        "ports": [
          "Serial2Parallel_1/o_data_2",
          "mul_bits_fragment_1/i_data_2"
        ]
      },
      "Serial2Parallel_1_o_data_3": {
        "ports": [
          "Serial2Parallel_1/o_data_3",
          "mul_bits_fragment_1/i_data_3"
        ]
      },
      "mul_bits_fragment_1_o_data_1_r": {
        "ports": [
          "mul_bits_fragment_1/o_data_1_r",
          "median_filter_r/i_data_21"
        ]
      },
      "mul_bits_fragment_1_o_data_1_g": {
        "ports": [
          "mul_bits_fragment_1/o_data_1_g",
          "median_filter_g/i_data_21"
        ]
      },
      "mul_bits_fragment_1_o_data_1_b": {
        "ports": [
          "mul_bits_fragment_1/o_data_1_b",
          "median_filter_b/i_data_21"
        ]
      },
      "mul_bits_fragment_1_o_data_2_r": {
        "ports": [
          "mul_bits_fragment_1/o_data_2_r",
          "median_filter_r/i_data_22"
        ]
      },
      "mul_bits_fragment_1_o_data_2_g": {
        "ports": [
          "mul_bits_fragment_1/o_data_2_g",
          "median_filter_g/i_data_22"
        ]
      },
      "mul_bits_fragment_1_o_data_2_b": {
        "ports": [
          "mul_bits_fragment_1/o_data_2_b",
          "median_filter_b/i_data_22"
        ]
      },
      "mul_bits_fragment_1_o_data_3_r": {
        "ports": [
          "mul_bits_fragment_1/o_data_3_r",
          "median_filter_r/i_data_23"
        ]
      },
      "mul_bits_fragment_1_o_data_3_g": {
        "ports": [
          "mul_bits_fragment_1/o_data_3_g",
          "median_filter_g/i_data_23"
        ]
      },
      "mul_bits_fragment_1_o_data_3_b": {
        "ports": [
          "mul_bits_fragment_1/o_data_3_b",
          "median_filter_b/i_data_23"
        ]
      },
      "Serial2Parallel_2_o_data_1": {
        "ports": [
          "Serial2Parallel_2/o_data_1",
          "mul_bits_fragment_2/i_data_1"
        ]
      },
      "Serial2Parallel_2_o_data_2": {
        "ports": [
          "Serial2Parallel_2/o_data_2",
          "mul_bits_fragment_2/i_data_2"
        ]
      },
      "Serial2Parallel_2_o_data_3": {
        "ports": [
          "Serial2Parallel_2/o_data_3",
          "mul_bits_fragment_2/i_data_3"
        ]
      },
      "mul_bits_fragment_2_o_data_1_r": {
        "ports": [
          "mul_bits_fragment_2/o_data_1_r",
          "median_filter_r/i_data_31"
        ]
      },
      "mul_bits_fragment_2_o_data_1_g": {
        "ports": [
          "mul_bits_fragment_2/o_data_1_g",
          "median_filter_g/i_data_31"
        ]
      },
      "mul_bits_fragment_2_o_data_1_b": {
        "ports": [
          "mul_bits_fragment_2/o_data_1_b",
          "median_filter_b/i_data_31"
        ]
      },
      "mul_bits_fragment_2_o_data_2_r": {
        "ports": [
          "mul_bits_fragment_2/o_data_2_r",
          "median_filter_r/i_data_32"
        ]
      },
      "mul_bits_fragment_2_o_data_2_g": {
        "ports": [
          "mul_bits_fragment_2/o_data_2_g",
          "median_filter_g/i_data_32"
        ]
      },
      "mul_bits_fragment_2_o_data_2_b": {
        "ports": [
          "mul_bits_fragment_2/o_data_2_b",
          "median_filter_b/i_data_32"
        ]
      },
      "mul_bits_fragment_2_o_data_3_r": {
        "ports": [
          "mul_bits_fragment_2/o_data_3_r",
          "median_filter_r/i_data_33"
        ]
      },
      "mul_bits_fragment_2_o_data_3_g": {
        "ports": [
          "mul_bits_fragment_2/o_data_3_g",
          "median_filter_g/i_data_33"
        ]
      },
      "mul_bits_fragment_2_o_data_3_b": {
        "ports": [
          "mul_bits_fragment_2/o_data_3_b",
          "median_filter_b/i_data_33"
        ]
      },
      "median_filter_r_o_data": {
        "ports": [
          "median_filter_r/o_data",
          "bits_combine_0/i_data_r"
        ]
      },
      "median_filter_g_o_data": {
        "ports": [
          "median_filter_g/o_data",
          "bits_combine_0/i_data_g"
        ]
      },
      "median_filter_b_o_data": {
        "ports": [
          "median_filter_b/o_data",
          "bits_combine_0/i_data_b"
        ]
      },
      "bits_combine_0_o_data": {
        "ports": [
          "bits_combine_0/o_data",
          "o_data"
        ]
      },
      "median_filter_r_o_done_sig": {
        "ports": [
          "median_filter_r/o_done_sig",
          "o_done_sig"
        ]
      }
    }
  }
}