Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1.1 (win64) Build 5094488 Fri Jun 14 08:59:21 MDT 2024
| Date         : Fri Nov 29 21:53:50 2024
| Host         : Fabrizzio-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    305         
TIMING-18  Warning           Missing input or output delay  12          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (305)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (974)
5. checking no_input_delay (1)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (305)
--------------------------
 There are 305 register/latch pins with no clock driven by root clock pin: clk_div_counter_reg[26]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (974)
--------------------------------------------------
 There are 974 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.657        0.000                      0                   47        0.324        0.000                      0                   47        4.500        0.000                       0                    48  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.657        0.000                      0                   47        0.324        0.000                      0                   47        4.500        0.000                       0                    48  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.657ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.324ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.657ns  (required time - arrival time)
  Source:                 clk_div_counter_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_counter_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.369ns  (logic 0.924ns (27.425%)  route 2.445ns (72.575%))
  Logic Levels:           2  (BUFG=1 CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.565     5.086    clk_IBUF_BUFG
    SLICE_X36Y46         FDCE                                         r  clk_div_counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDCE (Prop_fdce_C_Q)         0.456     5.542 r  clk_div_counter_reg[26]/Q
                         net (fo=1, routed)           0.725     6.267    slow_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.363 r  slow_clk_BUFG_inst/O
                         net (fo=306, routed)         1.720     8.083    slow_clk_BUFG
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.372     8.455 r  clk_div_counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.455    clk_div_counter_reg[24]_i_1_n_5
    SLICE_X36Y46         FDCE                                         r  clk_div_counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.445    14.786    clk_IBUF_BUFG
    SLICE_X36Y46         FDCE                                         r  clk_div_counter_reg[26]/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X36Y46         FDCE (Setup_fdce_C_D)        0.062    15.113    clk_div_counter_reg[26]
  -------------------------------------------------------------------
                         required time                         15.113    
                         arrival time                          -8.455    
  -------------------------------------------------------------------
                         slack                                  6.657    

Slack (MET) :             7.122ns  (required time - arrival time)
  Source:                 clk_div_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.882ns  (logic 2.034ns (70.579%)  route 0.848ns (29.421%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.563     5.084    clk_IBUF_BUFG
    SLICE_X36Y40         FDCE                                         r  clk_div_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDCE (Prop_fdce_C_Q)         0.456     5.540 r  clk_div_counter_reg[1]/Q
                         net (fo=1, routed)           0.848     6.388    clk_div_counter_reg_n_0_[1]
    SLICE_X36Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.062 r  clk_div_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.062    clk_div_counter_reg[0]_i_1_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.176 r  clk_div_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.176    clk_div_counter_reg[4]_i_1_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.290 r  clk_div_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.290    clk_div_counter_reg[8]_i_1_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.404 r  clk_div_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.404    clk_div_counter_reg[12]_i_1_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.518 r  clk_div_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.518    clk_div_counter_reg[16]_i_1_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.632 r  clk_div_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.632    clk_div_counter_reg[20]_i_1_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.966 r  clk_div_counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.966    clk_div_counter_reg[24]_i_1_n_6
    SLICE_X36Y46         FDCE                                         r  clk_div_counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.445    14.786    clk_IBUF_BUFG
    SLICE_X36Y46         FDCE                                         r  clk_div_counter_reg[25]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y46         FDCE (Setup_fdce_C_D)        0.062    15.088    clk_div_counter_reg[25]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -7.966    
  -------------------------------------------------------------------
                         slack                                  7.122    

Slack (MET) :             7.233ns  (required time - arrival time)
  Source:                 clk_div_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.771ns  (logic 1.923ns (69.400%)  route 0.848ns (30.600%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.563     5.084    clk_IBUF_BUFG
    SLICE_X36Y40         FDCE                                         r  clk_div_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDCE (Prop_fdce_C_Q)         0.456     5.540 r  clk_div_counter_reg[1]/Q
                         net (fo=1, routed)           0.848     6.388    clk_div_counter_reg_n_0_[1]
    SLICE_X36Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.062 r  clk_div_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.062    clk_div_counter_reg[0]_i_1_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.176 r  clk_div_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.176    clk_div_counter_reg[4]_i_1_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.290 r  clk_div_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.290    clk_div_counter_reg[8]_i_1_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.404 r  clk_div_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.404    clk_div_counter_reg[12]_i_1_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.518 r  clk_div_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.518    clk_div_counter_reg[16]_i_1_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.632 r  clk_div_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.632    clk_div_counter_reg[20]_i_1_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.855 r  clk_div_counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.855    clk_div_counter_reg[24]_i_1_n_7
    SLICE_X36Y46         FDCE                                         r  clk_div_counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.445    14.786    clk_IBUF_BUFG
    SLICE_X36Y46         FDCE                                         r  clk_div_counter_reg[24]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y46         FDCE (Setup_fdce_C_D)        0.062    15.088    clk_div_counter_reg[24]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -7.855    
  -------------------------------------------------------------------
                         slack                                  7.233    

Slack (MET) :             7.236ns  (required time - arrival time)
  Source:                 clk_div_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.768ns  (logic 1.920ns (69.367%)  route 0.848ns (30.633%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.563     5.084    clk_IBUF_BUFG
    SLICE_X36Y40         FDCE                                         r  clk_div_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDCE (Prop_fdce_C_Q)         0.456     5.540 r  clk_div_counter_reg[1]/Q
                         net (fo=1, routed)           0.848     6.388    clk_div_counter_reg_n_0_[1]
    SLICE_X36Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.062 r  clk_div_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.062    clk_div_counter_reg[0]_i_1_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.176 r  clk_div_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.176    clk_div_counter_reg[4]_i_1_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.290 r  clk_div_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.290    clk_div_counter_reg[8]_i_1_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.404 r  clk_div_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.404    clk_div_counter_reg[12]_i_1_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.518 r  clk_div_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.518    clk_div_counter_reg[16]_i_1_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.852 r  clk_div_counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.852    clk_div_counter_reg[20]_i_1_n_6
    SLICE_X36Y45         FDCE                                         r  clk_div_counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.445    14.786    clk_IBUF_BUFG
    SLICE_X36Y45         FDCE                                         r  clk_div_counter_reg[21]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y45         FDCE (Setup_fdce_C_D)        0.062    15.088    clk_div_counter_reg[21]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -7.852    
  -------------------------------------------------------------------
                         slack                                  7.236    

Slack (MET) :             7.257ns  (required time - arrival time)
  Source:                 clk_div_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.747ns  (logic 1.899ns (69.133%)  route 0.848ns (30.867%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.563     5.084    clk_IBUF_BUFG
    SLICE_X36Y40         FDCE                                         r  clk_div_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDCE (Prop_fdce_C_Q)         0.456     5.540 r  clk_div_counter_reg[1]/Q
                         net (fo=1, routed)           0.848     6.388    clk_div_counter_reg_n_0_[1]
    SLICE_X36Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.062 r  clk_div_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.062    clk_div_counter_reg[0]_i_1_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.176 r  clk_div_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.176    clk_div_counter_reg[4]_i_1_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.290 r  clk_div_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.290    clk_div_counter_reg[8]_i_1_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.404 r  clk_div_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.404    clk_div_counter_reg[12]_i_1_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.518 r  clk_div_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.518    clk_div_counter_reg[16]_i_1_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.831 r  clk_div_counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.831    clk_div_counter_reg[20]_i_1_n_4
    SLICE_X36Y45         FDCE                                         r  clk_div_counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.445    14.786    clk_IBUF_BUFG
    SLICE_X36Y45         FDCE                                         r  clk_div_counter_reg[23]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y45         FDCE (Setup_fdce_C_D)        0.062    15.088    clk_div_counter_reg[23]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -7.831    
  -------------------------------------------------------------------
                         slack                                  7.257    

Slack (MET) :             7.331ns  (required time - arrival time)
  Source:                 clk_div_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_counter_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.673ns  (logic 1.825ns (68.278%)  route 0.848ns (31.722%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.563     5.084    clk_IBUF_BUFG
    SLICE_X36Y40         FDCE                                         r  clk_div_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDCE (Prop_fdce_C_Q)         0.456     5.540 r  clk_div_counter_reg[1]/Q
                         net (fo=1, routed)           0.848     6.388    clk_div_counter_reg_n_0_[1]
    SLICE_X36Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.062 r  clk_div_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.062    clk_div_counter_reg[0]_i_1_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.176 r  clk_div_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.176    clk_div_counter_reg[4]_i_1_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.290 r  clk_div_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.290    clk_div_counter_reg[8]_i_1_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.404 r  clk_div_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.404    clk_div_counter_reg[12]_i_1_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.518 r  clk_div_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.518    clk_div_counter_reg[16]_i_1_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.757 r  clk_div_counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.757    clk_div_counter_reg[20]_i_1_n_5
    SLICE_X36Y45         FDCE                                         r  clk_div_counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.445    14.786    clk_IBUF_BUFG
    SLICE_X36Y45         FDCE                                         r  clk_div_counter_reg[22]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y45         FDCE (Setup_fdce_C_D)        0.062    15.088    clk_div_counter_reg[22]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -7.757    
  -------------------------------------------------------------------
                         slack                                  7.331    

Slack (MET) :             7.347ns  (required time - arrival time)
  Source:                 clk_div_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_counter_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.657ns  (logic 1.809ns (68.087%)  route 0.848ns (31.913%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.563     5.084    clk_IBUF_BUFG
    SLICE_X36Y40         FDCE                                         r  clk_div_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDCE (Prop_fdce_C_Q)         0.456     5.540 r  clk_div_counter_reg[1]/Q
                         net (fo=1, routed)           0.848     6.388    clk_div_counter_reg_n_0_[1]
    SLICE_X36Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.062 r  clk_div_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.062    clk_div_counter_reg[0]_i_1_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.176 r  clk_div_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.176    clk_div_counter_reg[4]_i_1_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.290 r  clk_div_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.290    clk_div_counter_reg[8]_i_1_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.404 r  clk_div_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.404    clk_div_counter_reg[12]_i_1_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.518 r  clk_div_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.518    clk_div_counter_reg[16]_i_1_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.741 r  clk_div_counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.741    clk_div_counter_reg[20]_i_1_n_7
    SLICE_X36Y45         FDCE                                         r  clk_div_counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.445    14.786    clk_IBUF_BUFG
    SLICE_X36Y45         FDCE                                         r  clk_div_counter_reg[20]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y45         FDCE (Setup_fdce_C_D)        0.062    15.088    clk_div_counter_reg[20]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -7.741    
  -------------------------------------------------------------------
                         slack                                  7.347    

Slack (MET) :             7.347ns  (required time - arrival time)
  Source:                 display_inst/refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_inst/refresh_counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.654ns  (logic 1.806ns (68.051%)  route 0.848ns (31.949%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.626     5.147    display_inst/clk_IBUF_BUFG
    SLICE_X62Y54         FDRE                                         r  display_inst/refresh_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y54         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  display_inst/refresh_counter_reg[1]/Q
                         net (fo=1, routed)           0.848     6.451    display_inst/refresh_counter_reg_n_0_[1]
    SLICE_X62Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.125 r  display_inst/refresh_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.125    display_inst/refresh_counter_reg[0]_i_1_n_0
    SLICE_X62Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.239 r  display_inst/refresh_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.239    display_inst/refresh_counter_reg[4]_i_1_n_0
    SLICE_X62Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.353 r  display_inst/refresh_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.353    display_inst/refresh_counter_reg[8]_i_1_n_0
    SLICE_X62Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.467 r  display_inst/refresh_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.467    display_inst/refresh_counter_reg[12]_i_1_n_0
    SLICE_X62Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.801 r  display_inst/refresh_counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.801    display_inst/refresh_counter_reg[16]_i_1_n_6
    SLICE_X62Y58         FDRE                                         r  display_inst/refresh_counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.508    14.849    display_inst/clk_IBUF_BUFG
    SLICE_X62Y58         FDRE                                         r  display_inst/refresh_counter_reg[17]/C
                         clock pessimism              0.272    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X62Y58         FDRE (Setup_fdre_C_D)        0.062    15.148    display_inst/refresh_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.148    
                         arrival time                          -7.801    
  -------------------------------------------------------------------
                         slack                                  7.347    

Slack (MET) :             7.350ns  (required time - arrival time)
  Source:                 clk_div_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.654ns  (logic 1.806ns (68.051%)  route 0.848ns (31.949%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.563     5.084    clk_IBUF_BUFG
    SLICE_X36Y40         FDCE                                         r  clk_div_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDCE (Prop_fdce_C_Q)         0.456     5.540 r  clk_div_counter_reg[1]/Q
                         net (fo=1, routed)           0.848     6.388    clk_div_counter_reg_n_0_[1]
    SLICE_X36Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.062 r  clk_div_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.062    clk_div_counter_reg[0]_i_1_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.176 r  clk_div_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.176    clk_div_counter_reg[4]_i_1_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.290 r  clk_div_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.290    clk_div_counter_reg[8]_i_1_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.404 r  clk_div_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.404    clk_div_counter_reg[12]_i_1_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.738 r  clk_div_counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.738    clk_div_counter_reg[16]_i_1_n_6
    SLICE_X36Y44         FDCE                                         r  clk_div_counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.445    14.786    clk_IBUF_BUFG
    SLICE_X36Y44         FDCE                                         r  clk_div_counter_reg[17]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y44         FDCE (Setup_fdce_C_D)        0.062    15.088    clk_div_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -7.738    
  -------------------------------------------------------------------
                         slack                                  7.350    

Slack (MET) :             7.368ns  (required time - arrival time)
  Source:                 display_inst/refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_inst/refresh_counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.633ns  (logic 1.785ns (67.796%)  route 0.848ns (32.204%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.626     5.147    display_inst/clk_IBUF_BUFG
    SLICE_X62Y54         FDRE                                         r  display_inst/refresh_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y54         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  display_inst/refresh_counter_reg[1]/Q
                         net (fo=1, routed)           0.848     6.451    display_inst/refresh_counter_reg_n_0_[1]
    SLICE_X62Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.125 r  display_inst/refresh_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.125    display_inst/refresh_counter_reg[0]_i_1_n_0
    SLICE_X62Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.239 r  display_inst/refresh_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.239    display_inst/refresh_counter_reg[4]_i_1_n_0
    SLICE_X62Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.353 r  display_inst/refresh_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.353    display_inst/refresh_counter_reg[8]_i_1_n_0
    SLICE_X62Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.467 r  display_inst/refresh_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.467    display_inst/refresh_counter_reg[12]_i_1_n_0
    SLICE_X62Y58         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.780 r  display_inst/refresh_counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.780    display_inst/refresh_counter_reg[16]_i_1_n_4
    SLICE_X62Y58         FDRE                                         r  display_inst/refresh_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.508    14.849    display_inst/clk_IBUF_BUFG
    SLICE_X62Y58         FDRE                                         r  display_inst/refresh_counter_reg[19]/C
                         clock pessimism              0.272    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X62Y58         FDRE (Setup_fdre_C_D)        0.062    15.148    display_inst/refresh_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         15.148    
                         arrival time                          -7.780    
  -------------------------------------------------------------------
                         slack                                  7.368    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 clk_div_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.256ns (59.730%)  route 0.173ns (40.270%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.562     1.445    clk_IBUF_BUFG
    SLICE_X36Y40         FDCE                                         r  clk_div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDCE (Prop_fdce_C_Q)         0.141     1.586 f  clk_div_counter_reg[0]/Q
                         net (fo=1, routed)           0.173     1.759    clk_div_counter_reg_n_0_[0]
    SLICE_X36Y40         LUT1 (Prop_lut1_I0_O)        0.045     1.804 r  clk_div_counter[0]_i_2/O
                         net (fo=1, routed)           0.000     1.804    clk_div_counter[0]_i_2_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.874 r  clk_div_counter_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.874    clk_div_counter_reg[0]_i_1_n_7
    SLICE_X36Y40         FDCE                                         r  clk_div_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.831     1.958    clk_IBUF_BUFG
    SLICE_X36Y40         FDCE                                         r  clk_div_counter_reg[0]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X36Y40         FDCE (Hold_fdce_C_D)         0.105     1.550    clk_div_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 display_inst/refresh_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_inst/refresh_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.256ns (59.730%)  route 0.173ns (40.270%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.593     1.476    display_inst/clk_IBUF_BUFG
    SLICE_X62Y54         FDRE                                         r  display_inst/refresh_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y54         FDRE (Prop_fdre_C_Q)         0.141     1.617 f  display_inst/refresh_counter_reg[0]/Q
                         net (fo=1, routed)           0.173     1.790    display_inst/refresh_counter_reg_n_0_[0]
    SLICE_X62Y54         LUT1 (Prop_lut1_I0_O)        0.045     1.835 r  display_inst/refresh_counter[0]_i_2/O
                         net (fo=1, routed)           0.000     1.835    display_inst/refresh_counter[0]_i_2_n_0
    SLICE_X62Y54         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.905 r  display_inst/refresh_counter_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.905    display_inst/refresh_counter_reg[0]_i_1_n_7
    SLICE_X62Y54         FDRE                                         r  display_inst/refresh_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.863     1.991    display_inst/clk_IBUF_BUFG
    SLICE_X62Y54         FDRE                                         r  display_inst/refresh_counter_reg[0]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X62Y54         FDRE (Hold_fdre_C_D)         0.105     1.581    display_inst/refresh_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 clk_div_counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.249ns (57.658%)  route 0.183ns (42.342%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.562     1.445    clk_IBUF_BUFG
    SLICE_X36Y42         FDCE                                         r  clk_div_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  clk_div_counter_reg[11]/Q
                         net (fo=1, routed)           0.183     1.769    clk_div_counter_reg_n_0_[11]
    SLICE_X36Y42         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.877 r  clk_div_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.877    clk_div_counter_reg[8]_i_1_n_4
    SLICE_X36Y42         FDCE                                         r  clk_div_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.831     1.958    clk_IBUF_BUFG
    SLICE_X36Y42         FDCE                                         r  clk_div_counter_reg[11]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X36Y42         FDCE (Hold_fdce_C_D)         0.105     1.550    clk_div_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 clk_div_counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.249ns (57.658%)  route 0.183ns (42.342%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.563     1.446    clk_IBUF_BUFG
    SLICE_X36Y43         FDCE                                         r  clk_div_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  clk_div_counter_reg[15]/Q
                         net (fo=1, routed)           0.183     1.770    clk_div_counter_reg_n_0_[15]
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.878 r  clk_div_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.878    clk_div_counter_reg[12]_i_1_n_4
    SLICE_X36Y43         FDCE                                         r  clk_div_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.832     1.959    clk_IBUF_BUFG
    SLICE_X36Y43         FDCE                                         r  clk_div_counter_reg[15]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y43         FDCE (Hold_fdce_C_D)         0.105     1.551    clk_div_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 clk_div_counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.249ns (57.658%)  route 0.183ns (42.342%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.563     1.446    clk_IBUF_BUFG
    SLICE_X36Y44         FDCE                                         r  clk_div_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  clk_div_counter_reg[19]/Q
                         net (fo=1, routed)           0.183     1.770    clk_div_counter_reg_n_0_[19]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.878 r  clk_div_counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.878    clk_div_counter_reg[16]_i_1_n_4
    SLICE_X36Y44         FDCE                                         r  clk_div_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.832     1.959    clk_IBUF_BUFG
    SLICE_X36Y44         FDCE                                         r  clk_div_counter_reg[19]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y44         FDCE (Hold_fdce_C_D)         0.105     1.551    clk_div_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 clk_div_counter_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.249ns (57.658%)  route 0.183ns (42.342%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.563     1.446    clk_IBUF_BUFG
    SLICE_X36Y45         FDCE                                         r  clk_div_counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  clk_div_counter_reg[23]/Q
                         net (fo=1, routed)           0.183     1.770    clk_div_counter_reg_n_0_[23]
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.878 r  clk_div_counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.878    clk_div_counter_reg[20]_i_1_n_4
    SLICE_X36Y45         FDCE                                         r  clk_div_counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.832     1.959    clk_IBUF_BUFG
    SLICE_X36Y45         FDCE                                         r  clk_div_counter_reg[23]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y45         FDCE (Hold_fdce_C_D)         0.105     1.551    clk_div_counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 clk_div_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.249ns (57.658%)  route 0.183ns (42.342%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.562     1.445    clk_IBUF_BUFG
    SLICE_X36Y41         FDCE                                         r  clk_div_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y41         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  clk_div_counter_reg[7]/Q
                         net (fo=1, routed)           0.183     1.769    clk_div_counter_reg_n_0_[7]
    SLICE_X36Y41         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.877 r  clk_div_counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.877    clk_div_counter_reg[4]_i_1_n_4
    SLICE_X36Y41         FDCE                                         r  clk_div_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.831     1.958    clk_IBUF_BUFG
    SLICE_X36Y41         FDCE                                         r  clk_div_counter_reg[7]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X36Y41         FDCE (Hold_fdce_C_D)         0.105     1.550    clk_div_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 display_inst/refresh_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_inst/refresh_counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.249ns (57.658%)  route 0.183ns (42.342%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.593     1.476    display_inst/clk_IBUF_BUFG
    SLICE_X62Y56         FDRE                                         r  display_inst/refresh_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y56         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  display_inst/refresh_counter_reg[11]/Q
                         net (fo=1, routed)           0.183     1.800    display_inst/refresh_counter_reg_n_0_[11]
    SLICE_X62Y56         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.908 r  display_inst/refresh_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.908    display_inst/refresh_counter_reg[8]_i_1_n_4
    SLICE_X62Y56         FDRE                                         r  display_inst/refresh_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.863     1.991    display_inst/clk_IBUF_BUFG
    SLICE_X62Y56         FDRE                                         r  display_inst/refresh_counter_reg[11]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X62Y56         FDRE (Hold_fdre_C_D)         0.105     1.581    display_inst/refresh_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 display_inst/refresh_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_inst/refresh_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.249ns (57.658%)  route 0.183ns (42.342%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.593     1.476    display_inst/clk_IBUF_BUFG
    SLICE_X62Y54         FDRE                                         r  display_inst/refresh_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y54         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  display_inst/refresh_counter_reg[3]/Q
                         net (fo=1, routed)           0.183     1.800    display_inst/refresh_counter_reg_n_0_[3]
    SLICE_X62Y54         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.908 r  display_inst/refresh_counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.908    display_inst/refresh_counter_reg[0]_i_1_n_4
    SLICE_X62Y54         FDRE                                         r  display_inst/refresh_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.863     1.991    display_inst/clk_IBUF_BUFG
    SLICE_X62Y54         FDRE                                         r  display_inst/refresh_counter_reg[3]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X62Y54         FDRE (Hold_fdre_C_D)         0.105     1.581    display_inst/refresh_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 display_inst/refresh_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_inst/refresh_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.249ns (57.658%)  route 0.183ns (42.342%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.593     1.476    display_inst/clk_IBUF_BUFG
    SLICE_X62Y55         FDRE                                         r  display_inst/refresh_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y55         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  display_inst/refresh_counter_reg[7]/Q
                         net (fo=1, routed)           0.183     1.800    display_inst/refresh_counter_reg_n_0_[7]
    SLICE_X62Y55         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.908 r  display_inst/refresh_counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.908    display_inst/refresh_counter_reg[4]_i_1_n_4
    SLICE_X62Y55         FDRE                                         r  display_inst/refresh_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.863     1.991    display_inst/clk_IBUF_BUFG
    SLICE_X62Y55         FDRE                                         r  display_inst/refresh_counter_reg[7]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X62Y55         FDRE (Hold_fdre_C_D)         0.105     1.581    display_inst/refresh_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.327    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y40   clk_div_counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y42   clk_div_counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y42   clk_div_counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y43   clk_div_counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y43   clk_div_counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y43   clk_div_counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y43   clk_div_counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y44   clk_div_counter_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y44   clk_div_counter_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y40   clk_div_counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y40   clk_div_counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y42   clk_div_counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y42   clk_div_counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y42   clk_div_counter_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y42   clk_div_counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y43   clk_div_counter_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y43   clk_div_counter_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y43   clk_div_counter_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y43   clk_div_counter_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y40   clk_div_counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y40   clk_div_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y42   clk_div_counter_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y42   clk_div_counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y42   clk_div_counter_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y42   clk_div_counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y43   clk_div_counter_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y43   clk_div_counter_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y43   clk_div_counter_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y43   clk_div_counter_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           981 Endpoints
Min Delay           981 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 arm_inst/dp/wa3wreg/q_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            arm_inst/c/flagsreg/q_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.655ns  (logic 3.321ns (22.661%)  route 11.334ns (77.339%))
  Logic Levels:           17  (CARRY4=7 FDCE=1 LUT3=2 LUT4=2 LUT5=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y70         FDCE                         0.000     0.000 r  arm_inst/dp/wa3wreg/q_reg[1]/C
    SLICE_X63Y70         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  arm_inst/dp/wa3wreg/q_reg[1]/Q
                         net (fo=94, routed)          1.193     1.649    arm_inst/dp/ra2reg/q[20]_i_4_0[1]
    SLICE_X62Y70         LUT5 (Prop_lut5_I1_O)        0.124     1.773 r  arm_inst/dp/ra2reg/q[31]_i_16/O
                         net (fo=11, routed)          1.856     3.629    arm_inst/dp/ra2reg/q[31]_i_16_n_0
    SLICE_X54Y62         LUT4 (Prop_lut4_I0_O)        0.124     3.753 r  arm_inst/dp/ra2reg/q[31]_i_13/O
                         net (fo=34, routed)          2.568     6.321    arm_inst/dp/ra2reg/q[31]_i_13_n_0
    SLICE_X63Y63         LUT6 (Prop_lut6_I1_O)        0.124     6.445 r  arm_inst/dp/ra2reg/q[4]_i_4/O
                         net (fo=1, routed)           0.798     7.243    arm_inst/dp/immreg/q_reg[4]_1
    SLICE_X62Y65         LUT3 (Prop_lut3_I2_O)        0.152     7.395 r  arm_inst/dp/immreg/q[4]_i_3/O
                         net (fo=2, routed)           1.127     8.523    arm_inst/dp/alu/q_reg[7]_i_2
    SLICE_X57Y64         LUT3 (Prop_lut3_I1_O)        0.326     8.849 r  arm_inst/dp/alu/q[7]_i_9/O
                         net (fo=1, routed)           0.000     8.849    arm_inst/dp/aluresreg/S[0]
    SLICE_X57Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.381 r  arm_inst/dp/aluresreg/q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.381    arm_inst/dp/aluresreg/q_reg[7]_i_2_n_0
    SLICE_X57Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.495 r  arm_inst/dp/aluresreg/q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.495    arm_inst/dp/aluresreg/q_reg[11]_i_2_n_0
    SLICE_X57Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.609 r  arm_inst/dp/aluresreg/q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.609    arm_inst/dp/aluresreg/q_reg[15]_i_2_n_0
    SLICE_X57Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.723 r  arm_inst/dp/aluresreg/q_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.723    arm_inst/dp/aluresreg/q_reg[19]_i_2_n_0
    SLICE_X57Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.837 r  arm_inst/dp/aluresreg/q_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.837    arm_inst/dp/aluresreg/q_reg[23]_i_4_n_0
    SLICE_X57Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.951 r  arm_inst/dp/aluresreg/q_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.951    arm_inst/dp/aluresreg/q_reg[27]_i_2_n_0
    SLICE_X57Y70         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.190 f  arm_inst/dp/aluresreg/q_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.812    11.001    arm_inst/dp/aluresreg/alu/sum[30]
    SLICE_X57Y71         LUT6 (Prop_lut6_I0_O)        0.302    11.303 f  arm_inst/dp/aluresreg/q[30]_i_1__1/O
                         net (fo=3, routed)           1.104    12.407    arm_inst/dp/aluresreg/ALUResultE[30]
    SLICE_X59Y67         LUT4 (Prop_lut4_I1_O)        0.124    12.531 f  arm_inst/dp/aluresreg/q[2]_i_9/O
                         net (fo=1, routed)           1.148    13.679    arm_inst/dp/aluresreg/q[2]_i_9_n_0
    SLICE_X59Y65         LUT6 (Prop_lut6_I4_O)        0.124    13.803 r  arm_inst/dp/aluresreg/q[2]_i_4/O
                         net (fo=1, routed)           0.728    14.531    arm_inst/dp/aluresreg/q[2]_i_4_n_0
    SLICE_X58Y66         LUT5 (Prop_lut5_I4_O)        0.124    14.655 r  arm_inst/dp/aluresreg/q[2]_i_1__1/O
                         net (fo=1, routed)           0.000    14.655    arm_inst/c/flagsreg/FlagsNextE[0]
    SLICE_X58Y66         FDCE                                         r  arm_inst/c/flagsreg/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm_inst/dp/wa3wreg/q_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            arm_inst/dp/pcreg/q_reg[31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.506ns  (logic 3.151ns (25.197%)  route 9.355ns (74.803%))
  Logic Levels:           15  (CARRY4=7 FDCE=1 LUT3=2 LUT4=1 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y70         FDCE                         0.000     0.000 r  arm_inst/dp/wa3wreg/q_reg[1]/C
    SLICE_X63Y70         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  arm_inst/dp/wa3wreg/q_reg[1]/Q
                         net (fo=94, routed)          1.193     1.649    arm_inst/dp/ra2reg/q[20]_i_4_0[1]
    SLICE_X62Y70         LUT5 (Prop_lut5_I1_O)        0.124     1.773 r  arm_inst/dp/ra2reg/q[31]_i_16/O
                         net (fo=11, routed)          1.856     3.629    arm_inst/dp/ra2reg/q[31]_i_16_n_0
    SLICE_X54Y62         LUT4 (Prop_lut4_I0_O)        0.124     3.753 r  arm_inst/dp/ra2reg/q[31]_i_13/O
                         net (fo=34, routed)          2.568     6.321    arm_inst/dp/ra2reg/q[31]_i_13_n_0
    SLICE_X63Y63         LUT6 (Prop_lut6_I1_O)        0.124     6.445 r  arm_inst/dp/ra2reg/q[4]_i_4/O
                         net (fo=1, routed)           0.798     7.243    arm_inst/dp/immreg/q_reg[4]_1
    SLICE_X62Y65         LUT3 (Prop_lut3_I2_O)        0.152     7.395 r  arm_inst/dp/immreg/q[4]_i_3/O
                         net (fo=2, routed)           1.127     8.523    arm_inst/dp/alu/q_reg[7]_i_2
    SLICE_X57Y64         LUT3 (Prop_lut3_I1_O)        0.326     8.849 r  arm_inst/dp/alu/q[7]_i_9/O
                         net (fo=1, routed)           0.000     8.849    arm_inst/dp/aluresreg/S[0]
    SLICE_X57Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.381 r  arm_inst/dp/aluresreg/q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.381    arm_inst/dp/aluresreg/q_reg[7]_i_2_n_0
    SLICE_X57Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.495 r  arm_inst/dp/aluresreg/q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.495    arm_inst/dp/aluresreg/q_reg[11]_i_2_n_0
    SLICE_X57Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.609 r  arm_inst/dp/aluresreg/q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.609    arm_inst/dp/aluresreg/q_reg[15]_i_2_n_0
    SLICE_X57Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.723 r  arm_inst/dp/aluresreg/q_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.723    arm_inst/dp/aluresreg/q_reg[19]_i_2_n_0
    SLICE_X57Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.837 r  arm_inst/dp/aluresreg/q_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.837    arm_inst/dp/aluresreg/q_reg[23]_i_4_n_0
    SLICE_X57Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.951 r  arm_inst/dp/aluresreg/q_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.951    arm_inst/dp/aluresreg/q_reg[27]_i_2_n_0
    SLICE_X57Y70         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.264 r  arm_inst/dp/aluresreg/q_reg[31]_i_2/O[3]
                         net (fo=1, routed)           0.669    10.932    arm_inst/dp/aluresreg/alu/sum[31]
    SLICE_X58Y70         LUT6 (Prop_lut6_I0_O)        0.306    11.238 r  arm_inst/dp/aluresreg/q[31]_i_1__2/O
                         net (fo=3, routed)           1.143    12.382    arm_inst/dp/aluresreg/ALUResultE[31]
    SLICE_X60Y71         LUT5 (Prop_lut5_I0_O)        0.124    12.506 r  arm_inst/dp/aluresreg/q[31]_i_2__0/O
                         net (fo=1, routed)           0.000    12.506    arm_inst/dp/pcreg/D[31]
    SLICE_X60Y71         FDCE                                         r  arm_inst/dp/pcreg/q_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm_inst/dp/wa3wreg/q_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            arm_inst/dp/pcreg/q_reg[30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.468ns  (logic 3.073ns (24.646%)  route 9.395ns (75.354%))
  Logic Levels:           15  (CARRY4=7 FDCE=1 LUT3=2 LUT4=1 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y70         FDCE                         0.000     0.000 r  arm_inst/dp/wa3wreg/q_reg[1]/C
    SLICE_X63Y70         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  arm_inst/dp/wa3wreg/q_reg[1]/Q
                         net (fo=94, routed)          1.193     1.649    arm_inst/dp/ra2reg/q[20]_i_4_0[1]
    SLICE_X62Y70         LUT5 (Prop_lut5_I1_O)        0.124     1.773 r  arm_inst/dp/ra2reg/q[31]_i_16/O
                         net (fo=11, routed)          1.856     3.629    arm_inst/dp/ra2reg/q[31]_i_16_n_0
    SLICE_X54Y62         LUT4 (Prop_lut4_I0_O)        0.124     3.753 r  arm_inst/dp/ra2reg/q[31]_i_13/O
                         net (fo=34, routed)          2.568     6.321    arm_inst/dp/ra2reg/q[31]_i_13_n_0
    SLICE_X63Y63         LUT6 (Prop_lut6_I1_O)        0.124     6.445 r  arm_inst/dp/ra2reg/q[4]_i_4/O
                         net (fo=1, routed)           0.798     7.243    arm_inst/dp/immreg/q_reg[4]_1
    SLICE_X62Y65         LUT3 (Prop_lut3_I2_O)        0.152     7.395 r  arm_inst/dp/immreg/q[4]_i_3/O
                         net (fo=2, routed)           1.127     8.523    arm_inst/dp/alu/q_reg[7]_i_2
    SLICE_X57Y64         LUT3 (Prop_lut3_I1_O)        0.326     8.849 r  arm_inst/dp/alu/q[7]_i_9/O
                         net (fo=1, routed)           0.000     8.849    arm_inst/dp/aluresreg/S[0]
    SLICE_X57Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.381 r  arm_inst/dp/aluresreg/q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.381    arm_inst/dp/aluresreg/q_reg[7]_i_2_n_0
    SLICE_X57Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.495 r  arm_inst/dp/aluresreg/q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.495    arm_inst/dp/aluresreg/q_reg[11]_i_2_n_0
    SLICE_X57Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.609 r  arm_inst/dp/aluresreg/q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.609    arm_inst/dp/aluresreg/q_reg[15]_i_2_n_0
    SLICE_X57Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.723 r  arm_inst/dp/aluresreg/q_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.723    arm_inst/dp/aluresreg/q_reg[19]_i_2_n_0
    SLICE_X57Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.837 r  arm_inst/dp/aluresreg/q_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.837    arm_inst/dp/aluresreg/q_reg[23]_i_4_n_0
    SLICE_X57Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.951 r  arm_inst/dp/aluresreg/q_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.951    arm_inst/dp/aluresreg/q_reg[27]_i_2_n_0
    SLICE_X57Y70         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.190 r  arm_inst/dp/aluresreg/q_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.812    11.001    arm_inst/dp/aluresreg/alu/sum[30]
    SLICE_X57Y71         LUT6 (Prop_lut6_I0_O)        0.302    11.303 r  arm_inst/dp/aluresreg/q[30]_i_1__1/O
                         net (fo=3, routed)           1.041    12.344    arm_inst/dp/aluresreg/ALUResultE[30]
    SLICE_X60Y71         LUT5 (Prop_lut5_I0_O)        0.124    12.468 r  arm_inst/dp/aluresreg/q[30]_i_1__0/O
                         net (fo=1, routed)           0.000    12.468    arm_inst/dp/pcreg/D[30]
    SLICE_X60Y71         FDCE                                         r  arm_inst/dp/pcreg/q_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm_inst/dp/wa3wreg/q_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            arm_inst/dp/pcreg/q_reg[22]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.460ns  (logic 2.845ns (22.834%)  route 9.615ns (77.166%))
  Logic Levels:           13  (CARRY4=5 FDCE=1 LUT3=2 LUT4=1 LUT5=3 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y70         FDCE                         0.000     0.000 r  arm_inst/dp/wa3wreg/q_reg[1]/C
    SLICE_X63Y70         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  arm_inst/dp/wa3wreg/q_reg[1]/Q
                         net (fo=94, routed)          1.193     1.649    arm_inst/dp/ra2reg/q[20]_i_4_0[1]
    SLICE_X62Y70         LUT5 (Prop_lut5_I1_O)        0.124     1.773 r  arm_inst/dp/ra2reg/q[31]_i_16/O
                         net (fo=11, routed)          1.856     3.629    arm_inst/dp/ra2reg/q[31]_i_16_n_0
    SLICE_X54Y62         LUT4 (Prop_lut4_I0_O)        0.124     3.753 r  arm_inst/dp/ra2reg/q[31]_i_13/O
                         net (fo=34, routed)          2.568     6.321    arm_inst/dp/ra2reg/q[31]_i_13_n_0
    SLICE_X63Y63         LUT6 (Prop_lut6_I1_O)        0.124     6.445 r  arm_inst/dp/ra2reg/q[4]_i_4/O
                         net (fo=1, routed)           0.798     7.243    arm_inst/dp/immreg/q_reg[4]_1
    SLICE_X62Y65         LUT3 (Prop_lut3_I2_O)        0.152     7.395 r  arm_inst/dp/immreg/q[4]_i_3/O
                         net (fo=2, routed)           1.127     8.523    arm_inst/dp/alu/q_reg[7]_i_2
    SLICE_X57Y64         LUT3 (Prop_lut3_I1_O)        0.326     8.849 r  arm_inst/dp/alu/q[7]_i_9/O
                         net (fo=1, routed)           0.000     8.849    arm_inst/dp/aluresreg/S[0]
    SLICE_X57Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.381 r  arm_inst/dp/aluresreg/q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.381    arm_inst/dp/aluresreg/q_reg[7]_i_2_n_0
    SLICE_X57Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.495 r  arm_inst/dp/aluresreg/q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.495    arm_inst/dp/aluresreg/q_reg[11]_i_2_n_0
    SLICE_X57Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.609 r  arm_inst/dp/aluresreg/q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.609    arm_inst/dp/aluresreg/q_reg[15]_i_2_n_0
    SLICE_X57Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.723 r  arm_inst/dp/aluresreg/q_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.723    arm_inst/dp/aluresreg/q_reg[19]_i_2_n_0
    SLICE_X57Y68         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.962 r  arm_inst/dp/aluresreg/q_reg[23]_i_4/O[2]
                         net (fo=1, routed)           1.028    10.990    arm_inst/dp/aluresreg/alu/sum[22]
    SLICE_X58Y68         LUT5 (Prop_lut5_I0_O)        0.302    11.292 r  arm_inst/dp/aluresreg/q[22]_i_1__1/O
                         net (fo=3, routed)           1.044    12.336    arm_inst/dp/aluresreg/ALUResultE[22]
    SLICE_X60Y71         LUT5 (Prop_lut5_I0_O)        0.124    12.460 r  arm_inst/dp/aluresreg/q[22]_i_1__0/O
                         net (fo=1, routed)           0.000    12.460    arm_inst/dp/pcreg/D[22]
    SLICE_X60Y71         FDCE                                         r  arm_inst/dp/pcreg/q_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm_inst/dp/wa3wreg/q_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            arm_inst/dp/pcreg/q_reg[25]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.457ns  (logic 3.055ns (24.524%)  route 9.402ns (75.476%))
  Logic Levels:           14  (CARRY4=6 FDCE=1 LUT3=2 LUT4=1 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y70         FDCE                         0.000     0.000 r  arm_inst/dp/wa3wreg/q_reg[1]/C
    SLICE_X63Y70         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  arm_inst/dp/wa3wreg/q_reg[1]/Q
                         net (fo=94, routed)          1.193     1.649    arm_inst/dp/ra2reg/q[20]_i_4_0[1]
    SLICE_X62Y70         LUT5 (Prop_lut5_I1_O)        0.124     1.773 r  arm_inst/dp/ra2reg/q[31]_i_16/O
                         net (fo=11, routed)          1.856     3.629    arm_inst/dp/ra2reg/q[31]_i_16_n_0
    SLICE_X54Y62         LUT4 (Prop_lut4_I0_O)        0.124     3.753 r  arm_inst/dp/ra2reg/q[31]_i_13/O
                         net (fo=34, routed)          2.568     6.321    arm_inst/dp/ra2reg/q[31]_i_13_n_0
    SLICE_X63Y63         LUT6 (Prop_lut6_I1_O)        0.124     6.445 r  arm_inst/dp/ra2reg/q[4]_i_4/O
                         net (fo=1, routed)           0.798     7.243    arm_inst/dp/immreg/q_reg[4]_1
    SLICE_X62Y65         LUT3 (Prop_lut3_I2_O)        0.152     7.395 r  arm_inst/dp/immreg/q[4]_i_3/O
                         net (fo=2, routed)           1.127     8.523    arm_inst/dp/alu/q_reg[7]_i_2
    SLICE_X57Y64         LUT3 (Prop_lut3_I1_O)        0.326     8.849 r  arm_inst/dp/alu/q[7]_i_9/O
                         net (fo=1, routed)           0.000     8.849    arm_inst/dp/aluresreg/S[0]
    SLICE_X57Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.381 r  arm_inst/dp/aluresreg/q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.381    arm_inst/dp/aluresreg/q_reg[7]_i_2_n_0
    SLICE_X57Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.495 r  arm_inst/dp/aluresreg/q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.495    arm_inst/dp/aluresreg/q_reg[11]_i_2_n_0
    SLICE_X57Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.609 r  arm_inst/dp/aluresreg/q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.609    arm_inst/dp/aluresreg/q_reg[15]_i_2_n_0
    SLICE_X57Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.723 r  arm_inst/dp/aluresreg/q_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.723    arm_inst/dp/aluresreg/q_reg[19]_i_2_n_0
    SLICE_X57Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.837 r  arm_inst/dp/aluresreg/q_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.837    arm_inst/dp/aluresreg/q_reg[23]_i_4_n_0
    SLICE_X57Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.171 r  arm_inst/dp/aluresreg/q_reg[27]_i_2/O[1]
                         net (fo=1, routed)           0.820    10.991    arm_inst/dp/aluresreg/alu/sum[25]
    SLICE_X55Y69         LUT6 (Prop_lut6_I0_O)        0.303    11.294 r  arm_inst/dp/aluresreg/q[25]_i_1__3/O
                         net (fo=3, routed)           1.039    12.333    arm_inst/dp/aluresreg/ALUResultE[25]
    SLICE_X56Y72         LUT5 (Prop_lut5_I0_O)        0.124    12.457 r  arm_inst/dp/aluresreg/q[25]_i_1__2/O
                         net (fo=1, routed)           0.000    12.457    arm_inst/dp/pcreg/D[25]
    SLICE_X56Y72         FDCE                                         r  arm_inst/dp/pcreg/q_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm_inst/dp/wa3wreg/q_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            arm_inst/dp/pcreg/q_reg[18]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.245ns  (logic 2.731ns (22.303%)  route 9.514ns (77.697%))
  Logic Levels:           12  (CARRY4=4 FDCE=1 LUT3=2 LUT4=1 LUT5=3 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y70         FDCE                         0.000     0.000 r  arm_inst/dp/wa3wreg/q_reg[1]/C
    SLICE_X63Y70         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  arm_inst/dp/wa3wreg/q_reg[1]/Q
                         net (fo=94, routed)          1.193     1.649    arm_inst/dp/ra2reg/q[20]_i_4_0[1]
    SLICE_X62Y70         LUT5 (Prop_lut5_I1_O)        0.124     1.773 r  arm_inst/dp/ra2reg/q[31]_i_16/O
                         net (fo=11, routed)          1.856     3.629    arm_inst/dp/ra2reg/q[31]_i_16_n_0
    SLICE_X54Y62         LUT4 (Prop_lut4_I0_O)        0.124     3.753 r  arm_inst/dp/ra2reg/q[31]_i_13/O
                         net (fo=34, routed)          2.568     6.321    arm_inst/dp/ra2reg/q[31]_i_13_n_0
    SLICE_X63Y63         LUT6 (Prop_lut6_I1_O)        0.124     6.445 r  arm_inst/dp/ra2reg/q[4]_i_4/O
                         net (fo=1, routed)           0.798     7.243    arm_inst/dp/immreg/q_reg[4]_1
    SLICE_X62Y65         LUT3 (Prop_lut3_I2_O)        0.152     7.395 r  arm_inst/dp/immreg/q[4]_i_3/O
                         net (fo=2, routed)           1.127     8.523    arm_inst/dp/alu/q_reg[7]_i_2
    SLICE_X57Y64         LUT3 (Prop_lut3_I1_O)        0.326     8.849 r  arm_inst/dp/alu/q[7]_i_9/O
                         net (fo=1, routed)           0.000     8.849    arm_inst/dp/aluresreg/S[0]
    SLICE_X57Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.381 r  arm_inst/dp/aluresreg/q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.381    arm_inst/dp/aluresreg/q_reg[7]_i_2_n_0
    SLICE_X57Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.495 r  arm_inst/dp/aluresreg/q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.495    arm_inst/dp/aluresreg/q_reg[11]_i_2_n_0
    SLICE_X57Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.609 r  arm_inst/dp/aluresreg/q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.609    arm_inst/dp/aluresreg/q_reg[15]_i_2_n_0
    SLICE_X57Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.848 r  arm_inst/dp/aluresreg/q_reg[19]_i_2/O[2]
                         net (fo=1, routed)           1.004    10.852    arm_inst/dp/aluresreg/alu/sum[18]
    SLICE_X56Y67         LUT5 (Prop_lut5_I0_O)        0.302    11.154 r  arm_inst/dp/aluresreg/q[18]_i_1__2/O
                         net (fo=3, routed)           0.967    12.121    arm_inst/dp/aluresreg/ALUResultE[18]
    SLICE_X58Y68         LUT5 (Prop_lut5_I0_O)        0.124    12.245 r  arm_inst/dp/aluresreg/q[18]_i_1__1/O
                         net (fo=1, routed)           0.000    12.245    arm_inst/dp/pcreg/D[18]
    SLICE_X58Y68         FDCE                                         r  arm_inst/dp/pcreg/q_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm_inst/dp/wa3wreg/q_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            arm_inst/dp/pcreg/q_reg[20]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.239ns  (logic 2.825ns (23.082%)  route 9.414ns (76.918%))
  Logic Levels:           13  (CARRY4=5 FDCE=1 LUT3=2 LUT4=1 LUT5=3 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y70         FDCE                         0.000     0.000 r  arm_inst/dp/wa3wreg/q_reg[1]/C
    SLICE_X63Y70         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  arm_inst/dp/wa3wreg/q_reg[1]/Q
                         net (fo=94, routed)          1.193     1.649    arm_inst/dp/ra2reg/q[20]_i_4_0[1]
    SLICE_X62Y70         LUT5 (Prop_lut5_I1_O)        0.124     1.773 r  arm_inst/dp/ra2reg/q[31]_i_16/O
                         net (fo=11, routed)          1.856     3.629    arm_inst/dp/ra2reg/q[31]_i_16_n_0
    SLICE_X54Y62         LUT4 (Prop_lut4_I0_O)        0.124     3.753 r  arm_inst/dp/ra2reg/q[31]_i_13/O
                         net (fo=34, routed)          2.568     6.321    arm_inst/dp/ra2reg/q[31]_i_13_n_0
    SLICE_X63Y63         LUT6 (Prop_lut6_I1_O)        0.124     6.445 r  arm_inst/dp/ra2reg/q[4]_i_4/O
                         net (fo=1, routed)           0.798     7.243    arm_inst/dp/immreg/q_reg[4]_1
    SLICE_X62Y65         LUT3 (Prop_lut3_I2_O)        0.152     7.395 r  arm_inst/dp/immreg/q[4]_i_3/O
                         net (fo=2, routed)           1.127     8.523    arm_inst/dp/alu/q_reg[7]_i_2
    SLICE_X57Y64         LUT3 (Prop_lut3_I1_O)        0.326     8.849 r  arm_inst/dp/alu/q[7]_i_9/O
                         net (fo=1, routed)           0.000     8.849    arm_inst/dp/aluresreg/S[0]
    SLICE_X57Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.381 r  arm_inst/dp/aluresreg/q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.381    arm_inst/dp/aluresreg/q_reg[7]_i_2_n_0
    SLICE_X57Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.495 r  arm_inst/dp/aluresreg/q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.495    arm_inst/dp/aluresreg/q_reg[11]_i_2_n_0
    SLICE_X57Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.609 r  arm_inst/dp/aluresreg/q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.609    arm_inst/dp/aluresreg/q_reg[15]_i_2_n_0
    SLICE_X57Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.723 r  arm_inst/dp/aluresreg/q_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.723    arm_inst/dp/aluresreg/q_reg[19]_i_2_n_0
    SLICE_X57Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.945 r  arm_inst/dp/aluresreg/q_reg[23]_i_4/O[0]
                         net (fo=1, routed)           0.583    10.528    arm_inst/dp/aluresreg/alu/sum[20]
    SLICE_X55Y68         LUT5 (Prop_lut5_I0_O)        0.299    10.827 r  arm_inst/dp/aluresreg/q[20]_i_1__2/O
                         net (fo=3, routed)           1.288    12.115    arm_inst/dp/aluresreg/ALUResultE[20]
    SLICE_X59Y67         LUT5 (Prop_lut5_I0_O)        0.124    12.239 r  arm_inst/dp/aluresreg/q[20]_i_1__1/O
                         net (fo=1, routed)           0.000    12.239    arm_inst/dp/pcreg/D[20]
    SLICE_X59Y67         FDCE                                         r  arm_inst/dp/pcreg/q_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm_inst/dp/wa3wreg/q_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            arm_inst/dp/pcreg/q_reg[26]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.186ns  (logic 2.959ns (24.282%)  route 9.227ns (75.718%))
  Logic Levels:           14  (CARRY4=6 FDCE=1 LUT3=2 LUT4=1 LUT5=3 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y70         FDCE                         0.000     0.000 r  arm_inst/dp/wa3wreg/q_reg[1]/C
    SLICE_X63Y70         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  arm_inst/dp/wa3wreg/q_reg[1]/Q
                         net (fo=94, routed)          1.193     1.649    arm_inst/dp/ra2reg/q[20]_i_4_0[1]
    SLICE_X62Y70         LUT5 (Prop_lut5_I1_O)        0.124     1.773 r  arm_inst/dp/ra2reg/q[31]_i_16/O
                         net (fo=11, routed)          1.856     3.629    arm_inst/dp/ra2reg/q[31]_i_16_n_0
    SLICE_X54Y62         LUT4 (Prop_lut4_I0_O)        0.124     3.753 r  arm_inst/dp/ra2reg/q[31]_i_13/O
                         net (fo=34, routed)          2.568     6.321    arm_inst/dp/ra2reg/q[31]_i_13_n_0
    SLICE_X63Y63         LUT6 (Prop_lut6_I1_O)        0.124     6.445 r  arm_inst/dp/ra2reg/q[4]_i_4/O
                         net (fo=1, routed)           0.798     7.243    arm_inst/dp/immreg/q_reg[4]_1
    SLICE_X62Y65         LUT3 (Prop_lut3_I2_O)        0.152     7.395 r  arm_inst/dp/immreg/q[4]_i_3/O
                         net (fo=2, routed)           1.127     8.523    arm_inst/dp/alu/q_reg[7]_i_2
    SLICE_X57Y64         LUT3 (Prop_lut3_I1_O)        0.326     8.849 r  arm_inst/dp/alu/q[7]_i_9/O
                         net (fo=1, routed)           0.000     8.849    arm_inst/dp/aluresreg/S[0]
    SLICE_X57Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.381 r  arm_inst/dp/aluresreg/q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.381    arm_inst/dp/aluresreg/q_reg[7]_i_2_n_0
    SLICE_X57Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.495 r  arm_inst/dp/aluresreg/q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.495    arm_inst/dp/aluresreg/q_reg[11]_i_2_n_0
    SLICE_X57Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.609 r  arm_inst/dp/aluresreg/q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.609    arm_inst/dp/aluresreg/q_reg[15]_i_2_n_0
    SLICE_X57Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.723 r  arm_inst/dp/aluresreg/q_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.723    arm_inst/dp/aluresreg/q_reg[19]_i_2_n_0
    SLICE_X57Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.837 r  arm_inst/dp/aluresreg/q_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.837    arm_inst/dp/aluresreg/q_reg[23]_i_4_n_0
    SLICE_X57Y69         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.076 r  arm_inst/dp/aluresreg/q_reg[27]_i_2/O[2]
                         net (fo=1, routed)           0.582    10.657    arm_inst/dp/aluresreg/alu/sum[26]
    SLICE_X55Y70         LUT5 (Prop_lut5_I0_O)        0.302    10.959 r  arm_inst/dp/aluresreg/q[26]_i_1__1/O
                         net (fo=3, routed)           1.103    12.062    arm_inst/dp/aluresreg/ALUResultE[26]
    SLICE_X56Y72         LUT5 (Prop_lut5_I0_O)        0.124    12.186 r  arm_inst/dp/aluresreg/q[26]_i_1__0/O
                         net (fo=1, routed)           0.000    12.186    arm_inst/dp/pcreg/D[26]
    SLICE_X56Y72         FDCE                                         r  arm_inst/dp/pcreg/q_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm_inst/dp/wa3wreg/q_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            arm_inst/dp/aluresreg/q_reg[22]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.171ns  (logic 2.721ns (22.357%)  route 9.450ns (77.643%))
  Logic Levels:           12  (CARRY4=5 FDCE=1 LUT3=2 LUT4=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y70         FDCE                         0.000     0.000 r  arm_inst/dp/wa3wreg/q_reg[1]/C
    SLICE_X63Y70         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  arm_inst/dp/wa3wreg/q_reg[1]/Q
                         net (fo=94, routed)          1.193     1.649    arm_inst/dp/ra2reg/q[20]_i_4_0[1]
    SLICE_X62Y70         LUT5 (Prop_lut5_I1_O)        0.124     1.773 r  arm_inst/dp/ra2reg/q[31]_i_16/O
                         net (fo=11, routed)          1.856     3.629    arm_inst/dp/ra2reg/q[31]_i_16_n_0
    SLICE_X54Y62         LUT4 (Prop_lut4_I0_O)        0.124     3.753 r  arm_inst/dp/ra2reg/q[31]_i_13/O
                         net (fo=34, routed)          2.568     6.321    arm_inst/dp/ra2reg/q[31]_i_13_n_0
    SLICE_X63Y63         LUT6 (Prop_lut6_I1_O)        0.124     6.445 r  arm_inst/dp/ra2reg/q[4]_i_4/O
                         net (fo=1, routed)           0.798     7.243    arm_inst/dp/immreg/q_reg[4]_1
    SLICE_X62Y65         LUT3 (Prop_lut3_I2_O)        0.152     7.395 r  arm_inst/dp/immreg/q[4]_i_3/O
                         net (fo=2, routed)           1.127     8.523    arm_inst/dp/alu/q_reg[7]_i_2
    SLICE_X57Y64         LUT3 (Prop_lut3_I1_O)        0.326     8.849 r  arm_inst/dp/alu/q[7]_i_9/O
                         net (fo=1, routed)           0.000     8.849    arm_inst/dp/aluresreg/S[0]
    SLICE_X57Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.381 r  arm_inst/dp/aluresreg/q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.381    arm_inst/dp/aluresreg/q_reg[7]_i_2_n_0
    SLICE_X57Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.495 r  arm_inst/dp/aluresreg/q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.495    arm_inst/dp/aluresreg/q_reg[11]_i_2_n_0
    SLICE_X57Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.609 r  arm_inst/dp/aluresreg/q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.609    arm_inst/dp/aluresreg/q_reg[15]_i_2_n_0
    SLICE_X57Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.723 r  arm_inst/dp/aluresreg/q_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.723    arm_inst/dp/aluresreg/q_reg[19]_i_2_n_0
    SLICE_X57Y68         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.962 r  arm_inst/dp/aluresreg/q_reg[23]_i_4/O[2]
                         net (fo=1, routed)           1.028    10.990    arm_inst/dp/aluresreg/alu/sum[22]
    SLICE_X58Y68         LUT5 (Prop_lut5_I0_O)        0.302    11.292 r  arm_inst/dp/aluresreg/q[22]_i_1__1/O
                         net (fo=3, routed)           0.879    12.171    arm_inst/dp/aluresreg/ALUResultE[22]
    SLICE_X61Y69         FDCE                                         r  arm_inst/dp/aluresreg/q_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm_inst/dp/wa3wreg/q_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            arm_inst/dp/pcreg/q_reg[15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.073ns  (logic 2.695ns (22.323%)  route 9.378ns (77.677%))
  Logic Levels:           11  (CARRY4=3 FDCE=1 LUT3=2 LUT4=1 LUT5=3 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y70         FDCE                         0.000     0.000 r  arm_inst/dp/wa3wreg/q_reg[1]/C
    SLICE_X63Y70         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  arm_inst/dp/wa3wreg/q_reg[1]/Q
                         net (fo=94, routed)          1.193     1.649    arm_inst/dp/ra2reg/q[20]_i_4_0[1]
    SLICE_X62Y70         LUT5 (Prop_lut5_I1_O)        0.124     1.773 r  arm_inst/dp/ra2reg/q[31]_i_16/O
                         net (fo=11, routed)          1.856     3.629    arm_inst/dp/ra2reg/q[31]_i_16_n_0
    SLICE_X54Y62         LUT4 (Prop_lut4_I0_O)        0.124     3.753 r  arm_inst/dp/ra2reg/q[31]_i_13/O
                         net (fo=34, routed)          2.568     6.321    arm_inst/dp/ra2reg/q[31]_i_13_n_0
    SLICE_X63Y63         LUT6 (Prop_lut6_I1_O)        0.124     6.445 r  arm_inst/dp/ra2reg/q[4]_i_4/O
                         net (fo=1, routed)           0.798     7.243    arm_inst/dp/immreg/q_reg[4]_1
    SLICE_X62Y65         LUT3 (Prop_lut3_I2_O)        0.152     7.395 r  arm_inst/dp/immreg/q[4]_i_3/O
                         net (fo=2, routed)           1.127     8.523    arm_inst/dp/alu/q_reg[7]_i_2
    SLICE_X57Y64         LUT3 (Prop_lut3_I1_O)        0.326     8.849 r  arm_inst/dp/alu/q[7]_i_9/O
                         net (fo=1, routed)           0.000     8.849    arm_inst/dp/aluresreg/S[0]
    SLICE_X57Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.381 r  arm_inst/dp/aluresreg/q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.381    arm_inst/dp/aluresreg/q_reg[7]_i_2_n_0
    SLICE_X57Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.495 r  arm_inst/dp/aluresreg/q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.495    arm_inst/dp/aluresreg/q_reg[11]_i_2_n_0
    SLICE_X57Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.808 r  arm_inst/dp/aluresreg/q_reg[15]_i_2/O[3]
                         net (fo=1, routed)           0.866    10.673    arm_inst/dp/aluresreg/alu/sum[15]
    SLICE_X58Y65         LUT5 (Prop_lut5_I0_O)        0.306    10.979 r  arm_inst/dp/aluresreg/q[15]_i_1__1/O
                         net (fo=3, routed)           0.969    11.949    arm_inst/dp/aluresreg/ALUResultE[15]
    SLICE_X60Y65         LUT5 (Prop_lut5_I0_O)        0.124    12.073 r  arm_inst/dp/aluresreg/q[15]_i_1__0/O
                         net (fo=1, routed)           0.000    12.073    arm_inst/dp/pcreg/D[15]
    SLICE_X60Y65         FDCE                                         r  arm_inst/dp/pcreg/q_reg[15]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 arm_inst/dp/aluoutreg/q_reg[28]/C
                            (rising edge-triggered cell FDCE)
  Destination:            arm_inst/dp/rf/rf_reg_r1_0_15_24_29/RAMC/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.128ns (49.719%)  route 0.129ns (50.281%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y71         FDCE                         0.000     0.000 r  arm_inst/dp/aluoutreg/q_reg[28]/C
    SLICE_X57Y71         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  arm_inst/dp/aluoutreg/q_reg[28]/Q
                         net (fo=6, routed)           0.129     0.257    arm_inst/dp/rf/rf_reg_r1_0_15_24_29/DIC0
    SLICE_X56Y70         RAMD32                                       r  arm_inst/dp/rf/rf_reg_r1_0_15_24_29/RAMC/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm_inst/dp/aluresreg/q_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            arm_inst/dp/aluoutreg/q_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.266ns  (logic 0.128ns (48.096%)  route 0.138ns (51.904%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y70         FDCE                         0.000     0.000 r  arm_inst/dp/aluresreg/q_reg[27]/C
    SLICE_X55Y70         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  arm_inst/dp/aluresreg/q_reg[27]/Q
                         net (fo=3, routed)           0.138     0.266    arm_inst/dp/aluoutreg/q_reg[31]_0[27]
    SLICE_X55Y72         FDCE                                         r  arm_inst/dp/aluoutreg/q_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm_inst/dp/wa3ereg/q_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            arm_inst/dp/wa3mreg/q_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.267ns  (logic 0.148ns (55.377%)  route 0.119ns (44.623%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y67         FDCE                         0.000     0.000 r  arm_inst/dp/wa3ereg/q_reg[1]/C
    SLICE_X64Y67         FDCE (Prop_fdce_C_Q)         0.148     0.148 r  arm_inst/dp/wa3ereg/q_reg[1]/Q
                         net (fo=1, routed)           0.119     0.267    arm_inst/dp/wa3mreg/D[1]
    SLICE_X64Y67         FDCE                                         r  arm_inst/dp/wa3mreg/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm_inst/dp/aluoutreg/q_reg[30]/C
                            (rising edge-triggered cell FDCE)
  Destination:            arm_inst/dp/rf/rf_reg_r1_0_15_30_31/DP/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.267ns  (logic 0.141ns (52.742%)  route 0.126ns (47.258%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y70         FDCE                         0.000     0.000 r  arm_inst/dp/aluoutreg/q_reg[30]/C
    SLICE_X59Y70         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  arm_inst/dp/aluoutreg/q_reg[30]/Q
                         net (fo=7, routed)           0.126     0.267    arm_inst/dp/rf/rf_reg_r1_0_15_30_31/D
    SLICE_X60Y70         RAMD32                                       r  arm_inst/dp/rf/rf_reg_r1_0_15_30_31/DP/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm_inst/dp/aluresreg/q_reg[28]/C
                            (rising edge-triggered cell FDCE)
  Destination:            arm_inst/dp/aluoutreg/q_reg[28]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.269ns  (logic 0.141ns (52.345%)  route 0.128ns (47.655%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y71         FDCE                         0.000     0.000 r  arm_inst/dp/aluresreg/q_reg[28]/C
    SLICE_X57Y71         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  arm_inst/dp/aluresreg/q_reg[28]/Q
                         net (fo=4, routed)           0.128     0.269    arm_inst/dp/aluoutreg/q_reg[31]_0[28]
    SLICE_X57Y71         FDCE                                         r  arm_inst/dp/aluoutreg/q_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm_inst/dp/aluoutreg/q_reg[28]/C
                            (rising edge-triggered cell FDCE)
  Destination:            arm_inst/dp/rf/rf_reg_r2_0_15_24_29/RAMC/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.128ns (46.761%)  route 0.146ns (53.239%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y71         FDCE                         0.000     0.000 r  arm_inst/dp/aluoutreg/q_reg[28]/C
    SLICE_X57Y71         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  arm_inst/dp/aluoutreg/q_reg[28]/Q
                         net (fo=6, routed)           0.146     0.274    arm_inst/dp/rf/rf_reg_r2_0_15_24_29/DIC0
    SLICE_X54Y70         RAMD32                                       r  arm_inst/dp/rf/rf_reg_r2_0_15_24_29/RAMC/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm_inst/dp/aluoutreg/q_reg[22]/C
                            (rising edge-triggered cell FDCE)
  Destination:            arm_inst/dp/rf/rf_reg_r1_0_15_18_23/RAMC/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.275ns  (logic 0.141ns (51.198%)  route 0.134ns (48.802%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y69         FDCE                         0.000     0.000 r  arm_inst/dp/aluoutreg/q_reg[22]/C
    SLICE_X61Y69         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  arm_inst/dp/aluoutreg/q_reg[22]/Q
                         net (fo=5, routed)           0.134     0.275    arm_inst/dp/rf/rf_reg_r1_0_15_18_23/DIC0
    SLICE_X60Y69         RAMD32                                       r  arm_inst/dp/rf/rf_reg_r1_0_15_18_23/RAMC/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm_inst/dp/aluoutreg/q_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            arm_inst/dp/pcreg/q_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.277ns  (logic 0.186ns (67.252%)  route 0.091ns (32.748%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y65         FDCE                         0.000     0.000 r  arm_inst/dp/aluoutreg/q_reg[15]/C
    SLICE_X61Y65         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  arm_inst/dp/aluoutreg/q_reg[15]/Q
                         net (fo=5, routed)           0.091     0.232    arm_inst/dp/aluresreg/q_reg[31]_2[15]
    SLICE_X60Y65         LUT5 (Prop_lut5_I2_O)        0.045     0.277 r  arm_inst/dp/aluresreg/q[15]_i_1__0/O
                         net (fo=1, routed)           0.000     0.277    arm_inst/dp/pcreg/D[15]
    SLICE_X60Y65         FDCE                                         r  arm_inst/dp/pcreg/q_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm_inst/dp/aluoutreg/q_reg[29]/C
                            (rising edge-triggered cell FDCE)
  Destination:            arm_inst/dp/rf/rf_reg_r1_0_15_24_29/RAMC_D1/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.278ns  (logic 0.141ns (50.646%)  route 0.137ns (49.354%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y71         FDCE                         0.000     0.000 r  arm_inst/dp/aluoutreg/q_reg[29]/C
    SLICE_X57Y71         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  arm_inst/dp/aluoutreg/q_reg[29]/Q
                         net (fo=5, routed)           0.137     0.278    arm_inst/dp/rf/rf_reg_r1_0_15_24_29/DIC1
    SLICE_X56Y70         RAMD32                                       r  arm_inst/dp/rf/rf_reg_r1_0_15_24_29/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm_inst/dp/aluresreg/q_reg[23]/C
                            (rising edge-triggered cell FDCE)
  Destination:            arm_inst/dp/aluoutreg/q_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.279ns  (logic 0.141ns (50.470%)  route 0.138ns (49.530%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y68         FDCE                         0.000     0.000 r  arm_inst/dp/aluresreg/q_reg[23]/C
    SLICE_X55Y68         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  arm_inst/dp/aluresreg/q_reg[23]/Q
                         net (fo=3, routed)           0.138     0.279    arm_inst/dp/aluoutreg/q_reg[31]_0[23]
    SLICE_X55Y68         FDCE                                         r  arm_inst/dp/aluoutreg/q_reg[23]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display_inst/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.066ns  (logic 4.208ns (41.807%)  route 5.858ns (58.193%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.625     5.146    display_inst/clk_IBUF_BUFG
    SLICE_X62Y58         FDRE                                         r  display_inst/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y58         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  display_inst/refresh_counter_reg[18]/Q
                         net (fo=9, routed)           1.501     7.103    arm_inst/dp/pcreg/active_digit[0]
    SLICE_X62Y64         LUT6 (Prop_lut6_I3_O)        0.124     7.227 r  arm_inst/dp/pcreg/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.027     8.254    arm_inst/dp/pcreg/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X63Y62         LUT4 (Prop_lut4_I3_O)        0.124     8.378 r  arm_inst/dp/pcreg/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.330    11.708    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    15.212 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    15.212    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.053ns  (logic 4.460ns (44.362%)  route 5.593ns (55.638%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.625     5.146    display_inst/clk_IBUF_BUFG
    SLICE_X62Y58         FDRE                                         r  display_inst/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y58         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  display_inst/refresh_counter_reg[18]/Q
                         net (fo=9, routed)           1.545     7.147    arm_inst/dp/pcreg/active_digit[0]
    SLICE_X62Y64         LUT6 (Prop_lut6_I3_O)        0.124     7.271 r  arm_inst/dp/pcreg/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.836     8.107    arm_inst/dp/pcreg/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X63Y62         LUT4 (Prop_lut4_I1_O)        0.152     8.259 r  arm_inst/dp/pcreg/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.212    11.471    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.728    15.199 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.199    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.001ns  (logic 4.445ns (44.444%)  route 5.556ns (55.556%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.625     5.146    display_inst/clk_IBUF_BUFG
    SLICE_X62Y58         FDRE                                         r  display_inst/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y58         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  display_inst/refresh_counter_reg[18]/Q
                         net (fo=9, routed)           1.545     7.147    arm_inst/dp/pcreg/active_digit[0]
    SLICE_X62Y64         LUT6 (Prop_lut6_I3_O)        0.124     7.271 r  arm_inst/dp/pcreg/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.834     8.105    arm_inst/dp/pcreg/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X63Y62         LUT4 (Prop_lut4_I0_O)        0.152     8.257 r  arm_inst/dp/pcreg/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.177    11.434    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.713    15.146 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.146    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.858ns  (logic 4.468ns (45.327%)  route 5.390ns (54.673%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.625     5.146    display_inst/clk_IBUF_BUFG
    SLICE_X62Y58         FDRE                                         r  display_inst/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y58         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  display_inst/refresh_counter_reg[18]/Q
                         net (fo=9, routed)           1.501     7.103    arm_inst/dp/pcreg/active_digit[0]
    SLICE_X62Y64         LUT6 (Prop_lut6_I3_O)        0.124     7.227 r  arm_inst/dp/pcreg/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.027     8.254    arm_inst/dp/pcreg/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X63Y62         LUT4 (Prop_lut4_I0_O)        0.154     8.408 r  arm_inst/dp/pcreg/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.862    11.270    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.734    15.004 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.004    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.602ns  (logic 4.240ns (44.154%)  route 5.362ns (55.846%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.625     5.146    display_inst/clk_IBUF_BUFG
    SLICE_X62Y58         FDRE                                         r  display_inst/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y58         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  display_inst/refresh_counter_reg[18]/Q
                         net (fo=9, routed)           1.545     7.147    arm_inst/dp/pcreg/active_digit[0]
    SLICE_X62Y64         LUT6 (Prop_lut6_I3_O)        0.124     7.271 r  arm_inst/dp/pcreg/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.836     8.107    arm_inst/dp/pcreg/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X63Y62         LUT4 (Prop_lut4_I1_O)        0.124     8.231 r  arm_inst/dp/pcreg/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.981    11.212    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    14.748 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.748    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.513ns  (logic 4.239ns (44.560%)  route 5.274ns (55.440%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.625     5.146    display_inst/clk_IBUF_BUFG
    SLICE_X62Y58         FDRE                                         r  display_inst/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y58         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  display_inst/refresh_counter_reg[18]/Q
                         net (fo=9, routed)           1.545     7.147    arm_inst/dp/pcreg/active_digit[0]
    SLICE_X62Y64         LUT6 (Prop_lut6_I3_O)        0.124     7.271 r  arm_inst/dp/pcreg/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.602     7.873    arm_inst/dp/pcreg/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X63Y62         LUT4 (Prop_lut4_I1_O)        0.124     7.997 r  arm_inst/dp/pcreg/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.127    11.124    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    14.659 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.659    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.455ns  (logic 4.233ns (44.770%)  route 5.222ns (55.230%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.625     5.146    display_inst/clk_IBUF_BUFG
    SLICE_X62Y58         FDRE                                         r  display_inst/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y58         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  display_inst/refresh_counter_reg[18]/Q
                         net (fo=9, routed)           1.545     7.147    arm_inst/dp/pcreg/active_digit[0]
    SLICE_X62Y64         LUT6 (Prop_lut6_I3_O)        0.124     7.271 f  arm_inst/dp/pcreg/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.834     8.105    arm_inst/dp/pcreg/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X63Y62         LUT4 (Prop_lut4_I2_O)        0.124     8.229 r  arm_inst/dp/pcreg/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.843    11.072    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    14.601 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.601    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.497ns  (logic 4.342ns (51.104%)  route 4.155ns (48.896%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.625     5.146    display_inst/clk_IBUF_BUFG
    SLICE_X62Y58         FDRE                                         r  display_inst/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y58         FDRE (Prop_fdre_C_Q)         0.456     5.602 f  display_inst/refresh_counter_reg[18]/Q
                         net (fo=9, routed)           1.320     6.922    display_inst/active_digit[0]
    SLICE_X64Y57         LUT2 (Prop_lut2_I1_O)        0.152     7.074 r  display_inst/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.834     9.909    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.734    13.643 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.643    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.332ns  (logic 4.309ns (51.717%)  route 4.023ns (48.283%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.625     5.146    display_inst/clk_IBUF_BUFG
    SLICE_X62Y58         FDRE                                         r  display_inst/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y58         FDRE (Prop_fdre_C_Q)         0.456     5.602 f  display_inst/refresh_counter_reg[18]/Q
                         net (fo=9, routed)           1.330     6.932    display_inst/active_digit[0]
    SLICE_X64Y57         LUT2 (Prop_lut2_I1_O)        0.150     7.082 r  display_inst/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.693     9.775    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.703    13.478 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.478    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.044ns  (logic 4.083ns (50.754%)  route 3.962ns (49.246%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.625     5.146    display_inst/clk_IBUF_BUFG
    SLICE_X62Y58         FDRE                                         r  display_inst/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y58         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  display_inst/refresh_counter_reg[18]/Q
                         net (fo=9, routed)           1.330     6.932    display_inst/active_digit[0]
    SLICE_X64Y57         LUT2 (Prop_lut2_I1_O)        0.124     7.056 r  display_inst/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.631     9.687    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.503    13.190 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.190    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display_inst/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.525ns  (logic 1.390ns (55.052%)  route 1.135ns (44.948%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.592     1.475    display_inst/clk_IBUF_BUFG
    SLICE_X62Y58         FDRE                                         r  display_inst/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y58         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  display_inst/refresh_counter_reg[19]/Q
                         net (fo=9, routed)           0.397     2.013    display_inst/active_digit[1]
    SLICE_X64Y57         LUT2 (Prop_lut2_I0_O)        0.045     2.058 r  display_inst/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.738     2.796    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.204     4.000 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.000    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.599ns  (logic 1.410ns (54.248%)  route 1.189ns (45.752%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.592     1.475    display_inst/clk_IBUF_BUFG
    SLICE_X62Y58         FDRE                                         r  display_inst/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y58         FDRE (Prop_fdre_C_Q)         0.141     1.616 f  display_inst/refresh_counter_reg[19]/Q
                         net (fo=9, routed)           0.478     2.094    display_inst/active_digit[1]
    SLICE_X64Y57         LUT2 (Prop_lut2_I1_O)        0.045     2.139 r  display_inst/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.711     2.850    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.224     4.074 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.074    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.621ns  (logic 1.453ns (55.455%)  route 1.167ns (44.545%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.592     1.475    display_inst/clk_IBUF_BUFG
    SLICE_X62Y58         FDRE                                         r  display_inst/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y58         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  display_inst/refresh_counter_reg[19]/Q
                         net (fo=9, routed)           0.397     2.013    display_inst/active_digit[1]
    SLICE_X64Y57         LUT2 (Prop_lut2_I0_O)        0.046     2.059 r  display_inst/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.771     2.830    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.266     4.096 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.096    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.783ns  (logic 1.469ns (52.791%)  route 1.314ns (47.209%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.592     1.475    display_inst/clk_IBUF_BUFG
    SLICE_X62Y58         FDRE                                         r  display_inst/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y58         FDRE (Prop_fdre_C_Q)         0.141     1.616 f  display_inst/refresh_counter_reg[19]/Q
                         net (fo=9, routed)           0.478     2.094    display_inst/active_digit[1]
    SLICE_X64Y57         LUT2 (Prop_lut2_I0_O)        0.044     2.138 r  display_inst/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.836     2.974    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.284     4.259 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.259    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.866ns  (logic 1.467ns (51.178%)  route 1.399ns (48.822%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.592     1.475    display_inst/clk_IBUF_BUFG
    SLICE_X62Y58         FDRE                                         r  display_inst/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y58         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  display_inst/refresh_counter_reg[19]/Q
                         net (fo=9, routed)           0.282     1.898    arm_inst/dp/pcreg/active_digit[1]
    SLICE_X62Y64         LUT6 (Prop_lut6_I4_O)        0.045     1.943 r  arm_inst/dp/pcreg/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.140     2.083    arm_inst/dp/pcreg/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X63Y62         LUT4 (Prop_lut4_I0_O)        0.045     2.128 r  arm_inst/dp/pcreg/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.978     3.106    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     4.342 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.342    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.871ns  (logic 1.461ns (50.891%)  route 1.410ns (49.109%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.592     1.475    display_inst/clk_IBUF_BUFG
    SLICE_X62Y58         FDRE                                         r  display_inst/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y58         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  display_inst/refresh_counter_reg[19]/Q
                         net (fo=9, routed)           0.283     1.899    arm_inst/dp/pcreg/active_digit[1]
    SLICE_X62Y63         LUT6 (Prop_lut6_I4_O)        0.045     1.944 r  arm_inst/dp/pcreg/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.300     2.244    arm_inst/dp/pcreg/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X63Y62         LUT4 (Prop_lut4_I1_O)        0.045     2.289 r  arm_inst/dp/pcreg/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.827     3.116    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     4.346 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.346    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.904ns  (logic 1.526ns (52.556%)  route 1.378ns (47.444%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.592     1.475    display_inst/clk_IBUF_BUFG
    SLICE_X62Y58         FDRE                                         r  display_inst/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y58         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  display_inst/refresh_counter_reg[19]/Q
                         net (fo=9, routed)           0.283     1.899    arm_inst/dp/pcreg/active_digit[1]
    SLICE_X62Y63         LUT6 (Prop_lut6_I4_O)        0.045     1.944 r  arm_inst/dp/pcreg/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.292     2.236    arm_inst/dp/pcreg/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X63Y62         LUT4 (Prop_lut4_I2_O)        0.043     2.279 r  arm_inst/dp/pcreg/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.803     3.082    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.297     4.379 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.379    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.944ns  (logic 1.467ns (49.837%)  route 1.477ns (50.163%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.592     1.475    display_inst/clk_IBUF_BUFG
    SLICE_X62Y58         FDRE                                         r  display_inst/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y58         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  display_inst/refresh_counter_reg[19]/Q
                         net (fo=9, routed)           0.283     1.899    arm_inst/dp/pcreg/active_digit[1]
    SLICE_X62Y63         LUT6 (Prop_lut6_I4_O)        0.045     1.944 r  arm_inst/dp/pcreg/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.302     2.246    arm_inst/dp/pcreg/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X63Y62         LUT4 (Prop_lut4_I2_O)        0.045     2.291 r  arm_inst/dp/pcreg/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.892     3.183    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     4.420 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.420    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.063ns  (logic 1.502ns (49.023%)  route 1.562ns (50.977%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.592     1.475    display_inst/clk_IBUF_BUFG
    SLICE_X62Y58         FDRE                                         r  display_inst/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y58         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  display_inst/refresh_counter_reg[19]/Q
                         net (fo=9, routed)           0.283     1.899    arm_inst/dp/pcreg/active_digit[1]
    SLICE_X62Y63         LUT6 (Prop_lut6_I4_O)        0.045     1.944 r  arm_inst/dp/pcreg/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.300     2.244    arm_inst/dp/pcreg/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X63Y62         LUT4 (Prop_lut4_I1_O)        0.042     2.286 r  arm_inst/dp/pcreg/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.979     3.265    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.274     4.539 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.539    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.068ns  (logic 1.437ns (46.819%)  route 1.632ns (53.181%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.592     1.475    display_inst/clk_IBUF_BUFG
    SLICE_X62Y58         FDRE                                         r  display_inst/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y58         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  display_inst/refresh_counter_reg[19]/Q
                         net (fo=9, routed)           0.283     1.899    arm_inst/dp/pcreg/active_digit[1]
    SLICE_X62Y63         LUT6 (Prop_lut6_I4_O)        0.045     1.944 r  arm_inst/dp/pcreg/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.292     2.236    arm_inst/dp/pcreg/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X63Y62         LUT4 (Prop_lut4_I1_O)        0.045     2.281 r  arm_inst/dp/pcreg/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.057     3.338    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.206     4.544 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.544    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            27 Endpoints
Min Delay            27 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div_counter_reg[24]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.996ns  (logic 1.441ns (28.847%)  route 3.555ns (71.153%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=244, routed)         3.555     4.996    reset_IBUF
    SLICE_X36Y46         FDCE                                         f  clk_div_counter_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.445     4.786    clk_IBUF_BUFG
    SLICE_X36Y46         FDCE                                         r  clk_div_counter_reg[24]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div_counter_reg[25]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.996ns  (logic 1.441ns (28.847%)  route 3.555ns (71.153%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=244, routed)         3.555     4.996    reset_IBUF
    SLICE_X36Y46         FDCE                                         f  clk_div_counter_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.445     4.786    clk_IBUF_BUFG
    SLICE_X36Y46         FDCE                                         r  clk_div_counter_reg[25]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div_counter_reg[26]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.996ns  (logic 1.441ns (28.847%)  route 3.555ns (71.153%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=244, routed)         3.555     4.996    reset_IBUF
    SLICE_X36Y46         FDCE                                         f  clk_div_counter_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.445     4.786    clk_IBUF_BUFG
    SLICE_X36Y46         FDCE                                         r  clk_div_counter_reg[26]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div_counter_reg[20]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.848ns  (logic 1.441ns (29.730%)  route 3.407ns (70.270%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=244, routed)         3.407     4.848    reset_IBUF
    SLICE_X36Y45         FDCE                                         f  clk_div_counter_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.445     4.786    clk_IBUF_BUFG
    SLICE_X36Y45         FDCE                                         r  clk_div_counter_reg[20]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div_counter_reg[21]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.848ns  (logic 1.441ns (29.730%)  route 3.407ns (70.270%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=244, routed)         3.407     4.848    reset_IBUF
    SLICE_X36Y45         FDCE                                         f  clk_div_counter_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.445     4.786    clk_IBUF_BUFG
    SLICE_X36Y45         FDCE                                         r  clk_div_counter_reg[21]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div_counter_reg[22]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.848ns  (logic 1.441ns (29.730%)  route 3.407ns (70.270%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=244, routed)         3.407     4.848    reset_IBUF
    SLICE_X36Y45         FDCE                                         f  clk_div_counter_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.445     4.786    clk_IBUF_BUFG
    SLICE_X36Y45         FDCE                                         r  clk_div_counter_reg[22]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div_counter_reg[23]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.848ns  (logic 1.441ns (29.730%)  route 3.407ns (70.270%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=244, routed)         3.407     4.848    reset_IBUF
    SLICE_X36Y45         FDCE                                         f  clk_div_counter_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.445     4.786    clk_IBUF_BUFG
    SLICE_X36Y45         FDCE                                         r  clk_div_counter_reg[23]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div_counter_reg[16]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.700ns  (logic 1.441ns (30.668%)  route 3.258ns (69.332%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=244, routed)         3.258     4.700    reset_IBUF
    SLICE_X36Y44         FDCE                                         f  clk_div_counter_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.445     4.786    clk_IBUF_BUFG
    SLICE_X36Y44         FDCE                                         r  clk_div_counter_reg[16]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div_counter_reg[17]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.700ns  (logic 1.441ns (30.668%)  route 3.258ns (69.332%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=244, routed)         3.258     4.700    reset_IBUF
    SLICE_X36Y44         FDCE                                         f  clk_div_counter_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.445     4.786    clk_IBUF_BUFG
    SLICE_X36Y44         FDCE                                         r  clk_div_counter_reg[17]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div_counter_reg[18]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.700ns  (logic 1.441ns (30.668%)  route 3.258ns (69.332%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=244, routed)         3.258     4.700    reset_IBUF
    SLICE_X36Y44         FDCE                                         f  clk_div_counter_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.445     4.786    clk_IBUF_BUFG
    SLICE_X36Y44         FDCE                                         r  clk_div_counter_reg[18]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div_counter_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.488ns  (logic 0.210ns (14.081%)  route 1.278ns (85.919%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=244, routed)         1.278     1.488    reset_IBUF
    SLICE_X36Y41         FDCE                                         f  clk_div_counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.831     1.958    clk_IBUF_BUFG
    SLICE_X36Y41         FDCE                                         r  clk_div_counter_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div_counter_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.488ns  (logic 0.210ns (14.081%)  route 1.278ns (85.919%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=244, routed)         1.278     1.488    reset_IBUF
    SLICE_X36Y41         FDCE                                         f  clk_div_counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.831     1.958    clk_IBUF_BUFG
    SLICE_X36Y41         FDCE                                         r  clk_div_counter_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div_counter_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.488ns  (logic 0.210ns (14.081%)  route 1.278ns (85.919%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=244, routed)         1.278     1.488    reset_IBUF
    SLICE_X36Y41         FDCE                                         f  clk_div_counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.831     1.958    clk_IBUF_BUFG
    SLICE_X36Y41         FDCE                                         r  clk_div_counter_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div_counter_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.488ns  (logic 0.210ns (14.081%)  route 1.278ns (85.919%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=244, routed)         1.278     1.488    reset_IBUF
    SLICE_X36Y41         FDCE                                         f  clk_div_counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.831     1.958    clk_IBUF_BUFG
    SLICE_X36Y41         FDCE                                         r  clk_div_counter_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div_counter_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.543ns  (logic 0.210ns (13.576%)  route 1.334ns (86.424%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=244, routed)         1.334     1.543    reset_IBUF
    SLICE_X36Y40         FDCE                                         f  clk_div_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.831     1.958    clk_IBUF_BUFG
    SLICE_X36Y40         FDCE                                         r  clk_div_counter_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div_counter_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.543ns  (logic 0.210ns (13.576%)  route 1.334ns (86.424%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=244, routed)         1.334     1.543    reset_IBUF
    SLICE_X36Y40         FDCE                                         f  clk_div_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.831     1.958    clk_IBUF_BUFG
    SLICE_X36Y40         FDCE                                         r  clk_div_counter_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div_counter_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.543ns  (logic 0.210ns (13.576%)  route 1.334ns (86.424%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=244, routed)         1.334     1.543    reset_IBUF
    SLICE_X36Y40         FDCE                                         f  clk_div_counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.831     1.958    clk_IBUF_BUFG
    SLICE_X36Y40         FDCE                                         r  clk_div_counter_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div_counter_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.543ns  (logic 0.210ns (13.576%)  route 1.334ns (86.424%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=244, routed)         1.334     1.543    reset_IBUF
    SLICE_X36Y40         FDCE                                         f  clk_div_counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.831     1.958    clk_IBUF_BUFG
    SLICE_X36Y40         FDCE                                         r  clk_div_counter_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div_counter_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.551ns  (logic 0.210ns (13.506%)  route 1.342ns (86.494%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=244, routed)         1.342     1.551    reset_IBUF
    SLICE_X36Y42         FDCE                                         f  clk_div_counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.831     1.958    clk_IBUF_BUFG
    SLICE_X36Y42         FDCE                                         r  clk_div_counter_reg[10]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div_counter_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.551ns  (logic 0.210ns (13.506%)  route 1.342ns (86.494%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=244, routed)         1.342     1.551    reset_IBUF
    SLICE_X36Y42         FDCE                                         f  clk_div_counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.831     1.958    clk_IBUF_BUFG
    SLICE_X36Y42         FDCE                                         r  clk_div_counter_reg[11]/C





