// ------------------------------------------------------------------------------
// 
// Copyright 2002 - 2020 Synopsys, INC.
// 
// This Synopsys IP and all associated documentation are proprietary to
// Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
// written license agreement with Synopsys, Inc. All other use, reproduction,
// modification, or distribution of the Synopsys IP or the associated
// documentation is strictly prohibited.
// 
// Component Name   : DWC_pcie_ctl
// Component Version: 5.90a
// Release Type     : GA
// ------------------------------------------------------------------------------

// -------------------------------------------------------------------------
// ---  RCS information:
// ---    $DateTime: 2018/09/14 15:31:03 $
// ---    $Revision: #1 $
// ---    $Id: //dwh/pcie_iip/main/fairbanks/design/common/tb_lane_flip_mux.sv#1 $
// -------------------------------------------------------------------------
// --- Module Description: testbench of all the mux logic for flipping the lanes.
// -----------------------------------------------------------------------------

`include "include/DWC_pcie_ctl_all_defs.svh"

`ifndef SYNTHESIS
//`define TB_LANE_FLIP_MUX
`endif // !SYNTHESIS
