#-- Lattice Semiconductor Corporation Ltd.
#-- Bali Reveal project file

#device options
[Device]
part = LFE3-70E-8FN672C
family = LatticeECP3
device = LFE3-70E
speed = 8
package = FPBGA672
operation = Commercial

#design options
[Design]
title = SDI2
path = C:/Users/cypri/OneDrive/Documents/GIT/PGE/10_FPGA_ANALYSE/SDI2/impl1
core_generate = C:/Users/cypri/OneDrive/Documents/GIT/PGE/10_FPGA_ANALYSE/SDI2/impl1
search_path = C:/Users/cypri/OneDrive/Documents/GIT/PGE/10_FPGA_ANALYSE/SDI2
top = TOP_LEVEL
lpf = C:/Users/cypri/OneDrive/Documents/GIT/PGE/10_FPGA_ANALYSE/SDI2/SDI2.lpf
synthesis = synplify

#strategy options
VHDL2008 = false

#HDLs options
[HDLs]
C:/Users/cypri/OneDrive/Documents/GIT/PGE/10_FPGA_ANALYSE/SDI2/TOP_LEVEL/TOP_LEVEL.vhd = VHDL, work
C:/Users/cypri/OneDrive/Documents/GIT/PGE/10_FPGA_ANALYSE/SDI2/PCS_IP.vhd = VHDL, work
C:/Users/cypri/OneDrive/Documents/GIT/PGE/10_FPGA_ANALYSE/SDI2/PLL_1.vhd = VHDL, work
C:/Users/cypri/OneDrive/Documents/GIT/PGE/10_FPGA_ANALYSE/SDI2/PLL_2.vhd = VHDL, work
[HDL_Defines]
SBP_SYNTHESIS=
[HDL_Param]
[Generated]
C:/Users/cypri/OneDrive/Documents/GIT/PGE/10_FPGA_ANALYSE/SDI2/impl1/reveal_workspace/tmpreveal/top_level_la0_trig_gen.v=Verilog
C:/Users/cypri/OneDrive/Documents/GIT/PGE/10_FPGA_ANALYSE/SDI2/impl1/reveal_workspace/tmpreveal/top_level_la0_gen.v=Verilog
C:/Users/cypri/OneDrive/Documents/GIT/PGE/10_FPGA_ANALYSE/SDI2/impl1/reveal_workspace/tmpreveal/TOP_LEVEL_rvl_top.vhd=VHDL,work
