{
  "module_name": "vlv_dsi_pll_regs.h",
  "hash_id": "b0afed70f49cad9dda9ac9db1aaedf411a0bc3c1049736bbdc820d6782a50670",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/i915/display/vlv_dsi_pll_regs.h",
  "human_readable_source": " \n \n\n#ifndef __VLV_DSI_PLL_REGS_H__\n#define __VLV_DSI_PLL_REGS_H__\n\n#include \"vlv_dsi_regs.h\"\n\n#define MIPIO_TXESC_CLK_DIV1\t\t\t_MMIO(0x160004)\n#define  GLK_TX_ESC_CLK_DIV1_MASK\t\t\t0x3FF\n#define MIPIO_TXESC_CLK_DIV2\t\t\t_MMIO(0x160008)\n#define  GLK_TX_ESC_CLK_DIV2_MASK\t\t\t0x3FF\n\n#define BXT_MAX_VAR_OUTPUT_KHZ\t\t\t39500\n\n#define BXT_MIPI_CLOCK_CTL\t\t\t_MMIO(0x46090)\n#define  BXT_MIPI1_DIV_SHIFT\t\t\t26\n#define  BXT_MIPI2_DIV_SHIFT\t\t\t10\n#define  BXT_MIPI_DIV_SHIFT(port)\t\t\\\n\t\t\t_MIPI_PORT(port, BXT_MIPI1_DIV_SHIFT, \\\n\t\t\t\t\tBXT_MIPI2_DIV_SHIFT)\n\n \n#define  BXT_MIPI1_TX_ESCLK_SHIFT\t\t26\n#define  BXT_MIPI2_TX_ESCLK_SHIFT\t\t10\n#define  BXT_MIPI_TX_ESCLK_SHIFT(port)\t\t\\\n\t\t\t_MIPI_PORT(port, BXT_MIPI1_TX_ESCLK_SHIFT, \\\n\t\t\t\t\tBXT_MIPI2_TX_ESCLK_SHIFT)\n#define  BXT_MIPI1_TX_ESCLK_FIXDIV_MASK\t\t(0x3F << 26)\n#define  BXT_MIPI2_TX_ESCLK_FIXDIV_MASK\t\t(0x3F << 10)\n#define  BXT_MIPI_TX_ESCLK_FIXDIV_MASK(port)\t\\\n\t\t\t_MIPI_PORT(port, BXT_MIPI1_TX_ESCLK_FIXDIV_MASK, \\\n\t\t\t\t\tBXT_MIPI2_TX_ESCLK_FIXDIV_MASK)\n#define  BXT_MIPI_TX_ESCLK_DIVIDER(port, val)\t\\\n\t\t(((val) & 0x3F) << BXT_MIPI_TX_ESCLK_SHIFT(port))\n \n#define  BXT_MIPI1_RX_ESCLK_UPPER_SHIFT\t\t21\n#define  BXT_MIPI2_RX_ESCLK_UPPER_SHIFT\t\t5\n#define  BXT_MIPI_RX_ESCLK_UPPER_SHIFT(port)\t\t\\\n\t\t\t_MIPI_PORT(port, BXT_MIPI1_RX_ESCLK_UPPER_SHIFT, \\\n\t\t\t\t\tBXT_MIPI2_RX_ESCLK_UPPER_SHIFT)\n#define  BXT_MIPI1_RX_ESCLK_UPPER_FIXDIV_MASK\t\t(3 << 21)\n#define  BXT_MIPI2_RX_ESCLK_UPPER_FIXDIV_MASK\t\t(3 << 5)\n#define  BXT_MIPI_RX_ESCLK_UPPER_FIXDIV_MASK(port)\t\\\n\t\t\t_MIPI_PORT(port, BXT_MIPI1_RX_ESCLK_UPPER_FIXDIV_MASK, \\\n\t\t\t\t\tBXT_MIPI2_RX_ESCLK_UPPER_FIXDIV_MASK)\n#define  BXT_MIPI_RX_ESCLK_UPPER_DIVIDER(port, val)\t\\\n\t\t(((val) & 3) << BXT_MIPI_RX_ESCLK_UPPER_SHIFT(port))\n \n#define  BXT_MIPI1_8X_BY3_SHIFT                19\n#define  BXT_MIPI2_8X_BY3_SHIFT                3\n#define  BXT_MIPI_8X_BY3_SHIFT(port)          \\\n\t\t\t_MIPI_PORT(port, BXT_MIPI1_8X_BY3_SHIFT, \\\n\t\t\t\t\tBXT_MIPI2_8X_BY3_SHIFT)\n#define  BXT_MIPI1_8X_BY3_DIVIDER_MASK         (3 << 19)\n#define  BXT_MIPI2_8X_BY3_DIVIDER_MASK         (3 << 3)\n#define  BXT_MIPI_8X_BY3_DIVIDER_MASK(port)    \\\n\t\t\t_MIPI_PORT(port, BXT_MIPI1_8X_BY3_DIVIDER_MASK, \\\n\t\t\t\t\t\tBXT_MIPI2_8X_BY3_DIVIDER_MASK)\n#define  BXT_MIPI_8X_BY3_DIVIDER(port, val)    \\\n\t\t\t(((val) & 3) << BXT_MIPI_8X_BY3_SHIFT(port))\n \n#define  BXT_MIPI1_RX_ESCLK_LOWER_SHIFT\t\t16\n#define  BXT_MIPI2_RX_ESCLK_LOWER_SHIFT\t\t0\n#define  BXT_MIPI_RX_ESCLK_LOWER_SHIFT(port)\t\t\\\n\t\t\t_MIPI_PORT(port, BXT_MIPI1_RX_ESCLK_LOWER_SHIFT, \\\n\t\t\t\t\tBXT_MIPI2_RX_ESCLK_LOWER_SHIFT)\n#define  BXT_MIPI1_RX_ESCLK_LOWER_FIXDIV_MASK\t\t(3 << 16)\n#define  BXT_MIPI2_RX_ESCLK_LOWER_FIXDIV_MASK\t\t(3 << 0)\n#define  BXT_MIPI_RX_ESCLK_LOWER_FIXDIV_MASK(port)\t\\\n\t\t\t_MIPI_PORT(port, BXT_MIPI1_RX_ESCLK_LOWER_FIXDIV_MASK, \\\n\t\t\t\t\tBXT_MIPI2_RX_ESCLK_LOWER_FIXDIV_MASK)\n#define  BXT_MIPI_RX_ESCLK_LOWER_DIVIDER(port, val)\t\\\n\t\t(((val) & 3) << BXT_MIPI_RX_ESCLK_LOWER_SHIFT(port))\n\n#define RX_DIVIDER_BIT_1_2                     0x3\n#define RX_DIVIDER_BIT_3_4                     0xC\n\n#define BXT_DSI_PLL_CTL\t\t\t_MMIO(0x161000)\n#define  BXT_DSI_PLL_PVD_RATIO_SHIFT\t16\n#define  BXT_DSI_PLL_PVD_RATIO_MASK\t(3 << BXT_DSI_PLL_PVD_RATIO_SHIFT)\n#define  BXT_DSI_PLL_PVD_RATIO_1\t(1 << BXT_DSI_PLL_PVD_RATIO_SHIFT)\n#define  BXT_DSIC_16X_BY1\t\t(0 << 10)\n#define  BXT_DSIC_16X_BY2\t\t(1 << 10)\n#define  BXT_DSIC_16X_BY3\t\t(2 << 10)\n#define  BXT_DSIC_16X_BY4\t\t(3 << 10)\n#define  BXT_DSIC_16X_MASK\t\t(3 << 10)\n#define  BXT_DSIA_16X_BY1\t\t(0 << 8)\n#define  BXT_DSIA_16X_BY2\t\t(1 << 8)\n#define  BXT_DSIA_16X_BY3\t\t(2 << 8)\n#define  BXT_DSIA_16X_BY4\t\t(3 << 8)\n#define  BXT_DSIA_16X_MASK\t\t(3 << 8)\n#define  BXT_DSI_FREQ_SEL_SHIFT\t\t8\n#define  BXT_DSI_FREQ_SEL_MASK\t\t(0xF << BXT_DSI_FREQ_SEL_SHIFT)\n\n#define BXT_DSI_PLL_RATIO_MAX\t\t0x7D\n#define BXT_DSI_PLL_RATIO_MIN\t\t0x22\n#define GLK_DSI_PLL_RATIO_MAX\t\t0x6F\n#define GLK_DSI_PLL_RATIO_MIN\t\t0x22\n#define BXT_DSI_PLL_RATIO_MASK\t\t0xFF\n#define BXT_REF_CLOCK_KHZ\t\t19200\n\n#define BXT_DSI_PLL_ENABLE\t\t_MMIO(0x46080)\n#define  BXT_DSI_PLL_DO_ENABLE\t\t(1 << 31)\n#define  BXT_DSI_PLL_LOCKED\t\t(1 << 30)\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}