<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="tl_bit.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_1"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="top_traffic_light_cntrl.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="top_traffic_light_cntrl.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="top_traffic_light_cntrl.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="top_traffic_light_cntrl.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="top_traffic_light_cntrl.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="top_traffic_light_cntrl.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="top_traffic_light_cntrl.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="top_traffic_light_cntrl.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="top_traffic_light_cntrl.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="top_traffic_light_cntrl.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="top_traffic_light_cntrl.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="top_traffic_light_cntrl.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="top_traffic_light_cntrl.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="top_traffic_light_cntrl.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="top_traffic_light_cntrl.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="top_traffic_light_cntrl.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="top_traffic_light_cntrl.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="top_traffic_light_cntrl.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="top_traffic_light_cntrl.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="top_traffic_light_cntrl.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="top_traffic_light_cntrl.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="top_traffic_light_cntrl.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="top_traffic_light_cntrl.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="top_traffic_light_cntrl_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="top_traffic_light_cntrl_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="top_traffic_light_cntrl_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="top_traffic_light_cntrl_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="top_traffic_light_cntrl_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="top_traffic_light_cntrl_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="top_traffic_light_cntrl_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="top_traffic_light_cntrl_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="top_traffic_light_cntrl_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="top_traffic_light_cntrl_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="top_traffic_light_cntrl_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="top_traffic_light_cntrl_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="top_traffic_light_cntrl_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="top_traffic_light_cntrl_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="top_traffic_light_cntrl_xst.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1721126575" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1721126575">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1721126575" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="5456165894175376415" xil_pn:start_ts="1721126575">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1721126575" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="8060919523291473391" xil_pn:start_ts="1721126575">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1721126575" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1721126575">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1721126575" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-8737508831171464735" xil_pn:start_ts="1721126575">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1721126575" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="250970745955965653" xil_pn:start_ts="1721126575">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1721126575" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-1889191264901411719" xil_pn:start_ts="1721126575">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1721126584" xil_pn:in_ck="-8191338632454919311" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-8515874862770608866" xil_pn:start_ts="1721126575">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="top_traffic_light_cntrl.lso"/>
      <outfile xil_pn:name="top_traffic_light_cntrl.ngc"/>
      <outfile xil_pn:name="top_traffic_light_cntrl.ngr"/>
      <outfile xil_pn:name="top_traffic_light_cntrl.prj"/>
      <outfile xil_pn:name="top_traffic_light_cntrl.stx"/>
      <outfile xil_pn:name="top_traffic_light_cntrl.syr"/>
      <outfile xil_pn:name="top_traffic_light_cntrl.xst"/>
      <outfile xil_pn:name="top_traffic_light_cntrl_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1721127805" xil_pn:in_ck="6209703926305615638" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-7848332926785333492" xil_pn:start_ts="1721127805">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1721127811" xil_pn:in_ck="3299582012381437670" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-5284740776046735888" xil_pn:start_ts="1721127805">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="top_traffic_light_cntrl.bld"/>
      <outfile xil_pn:name="top_traffic_light_cntrl.ngd"/>
      <outfile xil_pn:name="top_traffic_light_cntrl_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1721127823" xil_pn:in_ck="939367592724766279" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="6093601622908603872" xil_pn:start_ts="1721127811">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="top_traffic_light_cntrl.pcf"/>
      <outfile xil_pn:name="top_traffic_light_cntrl_map.map"/>
      <outfile xil_pn:name="top_traffic_light_cntrl_map.mrp"/>
      <outfile xil_pn:name="top_traffic_light_cntrl_map.ncd"/>
      <outfile xil_pn:name="top_traffic_light_cntrl_map.ngm"/>
      <outfile xil_pn:name="top_traffic_light_cntrl_map.xrpt"/>
      <outfile xil_pn:name="top_traffic_light_cntrl_summary.xml"/>
      <outfile xil_pn:name="top_traffic_light_cntrl_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1721127838" xil_pn:in_ck="-3080529206176555584" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="93661965788626211" xil_pn:start_ts="1721127823">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="top_traffic_light_cntrl.ncd"/>
      <outfile xil_pn:name="top_traffic_light_cntrl.pad"/>
      <outfile xil_pn:name="top_traffic_light_cntrl.par"/>
      <outfile xil_pn:name="top_traffic_light_cntrl.ptwx"/>
      <outfile xil_pn:name="top_traffic_light_cntrl.unroutes"/>
      <outfile xil_pn:name="top_traffic_light_cntrl.xpi"/>
      <outfile xil_pn:name="top_traffic_light_cntrl_pad.csv"/>
      <outfile xil_pn:name="top_traffic_light_cntrl_pad.txt"/>
      <outfile xil_pn:name="top_traffic_light_cntrl_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1721127909" xil_pn:in_ck="6209703926305608013" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="5341574683187206424" xil_pn:start_ts="1721127902">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="top_traffic_light_cntrl.bgn"/>
      <outfile xil_pn:name="top_traffic_light_cntrl.bit"/>
      <outfile xil_pn:name="top_traffic_light_cntrl.drc"/>
      <outfile xil_pn:name="top_traffic_light_cntrl.ut"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1721126740" xil_pn:in_ck="6209703926305595159" xil_pn:name="TRAN_impactProgrammingTool" xil_pn:prop_ck="2682241697568822907" xil_pn:start_ts="1721126740">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
    <transform xil_pn:end_ts="1721128052" xil_pn:in_ck="6209703926305595159" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="8482462020707587906" xil_pn:start_ts="1721128005">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1721127838" xil_pn:in_ck="-1106978265656987581" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1721127832">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="top_traffic_light_cntrl.twr"/>
      <outfile xil_pn:name="top_traffic_light_cntrl.twx"/>
    </transform>
  </transforms>

</generated_project>
