// Seed: 3108239253
module module_0 (
    id_1
);
  inout wire id_1;
  byte id_2;
  assign module_1.id_4 = 0;
  id_3 :
  assert property (@(negedge -1 or posedge id_3) id_2)
  else;
  assign id_1 = id_3;
endmodule
module module_1 #(
    parameter id_0 = 32'd99
) (
    input  wor   _id_0,
    output wor   id_1,
    input  uwire id_2,
    input  wire  id_3,
    output tri   id_4,
    input  tri   id_5
);
  wire id_7;
  assign id_7 = id_3;
  wire id_8;
  assign id_8 = id_8;
  logic [id_0 : -1 'b0] id_9;
  module_0 modCall_1 (id_9);
endmodule
