<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/PowerPC/MCTargetDesc/PPCMCCodeEmitter.cpp Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">10.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_1854d513cb8eef295481a59a854f7656.html">PowerPC</a></li><li class="navelem"><a class="el" href="dir_5145c5eb0f1c1165a8aedc8d28dc1d66.html">MCTargetDesc</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">PPCMCCodeEmitter.cpp</div>  </div>
</div><!--header-->
<div class="contents">
<a href="PPCMCCodeEmitter_8cpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===-- PPCMCCodeEmitter.cpp - Convert PPC code to machine code -----------===//</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">// This file implements the PPCMCCodeEmitter class.</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;</div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="PPCFixupKinds_8h.html">MCTargetDesc/PPCFixupKinds.h</a>&quot;</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="PPCInstrInfo_8h.html">PPCInstrInfo.h</a>&quot;</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="PPCMCCodeEmitter_8h.html">PPCMCCodeEmitter.h</a>&quot;</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SmallVector_8h.html">llvm/ADT/SmallVector.h</a>&quot;</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Statistic_8h.html">llvm/ADT/Statistic.h</a>&quot;</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Triple_8h.html">llvm/ADT/Triple.h</a>&quot;</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCFixup_8h.html">llvm/MC/MCFixup.h</a>&quot;</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCInstrDesc_8h.html">llvm/MC/MCInstrDesc.h</a>&quot;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCRegisterInfo_8h.html">llvm/MC/MCRegisterInfo.h</a>&quot;</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Endian_8h.html">llvm/Support/Endian.h</a>&quot;</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="EndianStream_8h.html">llvm/Support/EndianStream.h</a>&quot;</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Support_2ErrorHandling_8h.html">llvm/Support/ErrorHandling.h</a>&quot;</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MathExtras_8h.html">llvm/Support/MathExtras.h</a>&quot;</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="raw__ostream_8h.html">llvm/Support/raw_ostream.h</a>&quot;</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="preprocessor">#include &lt;cassert&gt;</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="preprocessor">#include &lt;cstdint&gt;</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;</div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="keyword">using namespace </span><a class="code" href="namespacellvm.html">llvm</a>;</div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;</div><div class="line"><a name="l00032"></a><span class="lineno"><a class="line" href="PPCMCCodeEmitter_8cpp.html#ad78e062f62e0d6e453941fb4ca843e4d">   32</a></span>&#160;<span class="preprocessor">#define DEBUG_TYPE &quot;mccodeemitter&quot;</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;</div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<a class="code" href="namespacellvm.html#a0bf75467957937ad23ad7be19f489934">STATISTIC</a>(MCNumEmitted, <span class="stringliteral">&quot;Number of MC instructions emitted&quot;</span>);</div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;</div><div class="line"><a name="l00036"></a><span class="lineno"><a class="line" href="namespacellvm.html#a332285adac16b1bf9a23285a3ff1b871">   36</a></span>&#160;<a class="code" href="classllvm_1_1MCCodeEmitter.html">MCCodeEmitter</a> *<a class="code" href="namespacellvm.html#a332285adac16b1bf9a23285a3ff1b871">llvm::createPPCMCCodeEmitter</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrInfo.html">MCInstrInfo</a> &amp;MCII,</div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;                                            <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCRegisterInfo.html">MCRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;                                            <a class="code" href="classllvm_1_1MCContext.html">MCContext</a> &amp;Ctx) {</div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">new</span> <a class="code" href="classllvm_1_1PPCMCCodeEmitter.html">PPCMCCodeEmitter</a>(MCII, Ctx);</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;}</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1PPCMCCodeEmitter.html#a62af4354feb24bedc02c1c2f1f7fdd11">PPCMCCodeEmitter::</a></div><div class="line"><a name="l00043"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCMCCodeEmitter.html#a62af4354feb24bedc02c1c2f1f7fdd11">   43</a></span>&#160;<a class="code" href="classllvm_1_1PPCMCCodeEmitter.html#a62af4354feb24bedc02c1c2f1f7fdd11">getDirectBrEncoding</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> OpNo,</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;                    <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCFixup&gt;</a> &amp;<a class="code" href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9">Fixups</a>,</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;                    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)<span class="keyword"> const </span>{</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> &amp;MO = MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(OpNo);</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;  <span class="keywordflow">if</span> (MO.<a class="code" href="classllvm_1_1MCOperand.html#a7a8c7eea0aa4890f25a4b83e1f0a0b6f">isReg</a>() || MO.<a class="code" href="classllvm_1_1MCOperand.html#a5f639fdcd3fc673fcbdb47f2e88b2b41">isImm</a>()) <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1PPCMCCodeEmitter.html#a3b43d16c7783f9a1426af0bd1e903577">getMachineOpValue</a>(MI, MO, Fixups, STI);</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;  <span class="comment">// Add a fixup for the branch target.</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;  Fixups.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(<a class="code" href="classllvm_1_1MCFixup.html#abdf37854fa6eb68017b96486df443a32">MCFixup::create</a>(0, MO.<a class="code" href="classllvm_1_1MCOperand.html#a14f4488176c546422f858d7adc5c9a90">getExpr</a>(),</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;                                   (<a class="code" href="namespacellvm.html#a84cef097f15848752272d38769011f58">MCFixupKind</a>)<a class="code" href="namespacellvm_1_1PPC.html#aa53de88164b98be6cd073da9543c0450a058440145aa9ecc1725824fc1a47d50d">PPC::fixup_ppc_br24</a>));</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;  <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;}</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;</div><div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCMCCodeEmitter.html#ae6515e760279b2f6a636da48d69bb1e1">   55</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1PPCMCCodeEmitter.html#ae6515e760279b2f6a636da48d69bb1e1">PPCMCCodeEmitter::getCondBrEncoding</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> OpNo,</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;                                     <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCFixup&gt;</a> &amp;<a class="code" href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9">Fixups</a>,</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;                                     <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)<span class="keyword"> const </span>{</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> &amp;MO = MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(OpNo);</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;  <span class="keywordflow">if</span> (MO.<a class="code" href="classllvm_1_1MCOperand.html#a7a8c7eea0aa4890f25a4b83e1f0a0b6f">isReg</a>() || MO.<a class="code" href="classllvm_1_1MCOperand.html#a5f639fdcd3fc673fcbdb47f2e88b2b41">isImm</a>()) <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1PPCMCCodeEmitter.html#a3b43d16c7783f9a1426af0bd1e903577">getMachineOpValue</a>(MI, MO, Fixups, STI);</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;  <span class="comment">// Add a fixup for the branch target.</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;  Fixups.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(<a class="code" href="classllvm_1_1MCFixup.html#abdf37854fa6eb68017b96486df443a32">MCFixup::create</a>(0, MO.<a class="code" href="classllvm_1_1MCOperand.html#a14f4488176c546422f858d7adc5c9a90">getExpr</a>(),</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;                                   (<a class="code" href="namespacellvm.html#a84cef097f15848752272d38769011f58">MCFixupKind</a>)<a class="code" href="namespacellvm_1_1PPC.html#aa53de88164b98be6cd073da9543c0450a7c601a9dd02f749390ca0dc194c22e0f">PPC::fixup_ppc_brcond14</a>));</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;  <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;}</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1PPCMCCodeEmitter.html#a19648643b2a3316cc1fa4d2bc61fd50f">PPCMCCodeEmitter::</a></div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCMCCodeEmitter.html#a19648643b2a3316cc1fa4d2bc61fd50f">   68</a></span>&#160;<a class="code" href="classllvm_1_1PPCMCCodeEmitter.html#a19648643b2a3316cc1fa4d2bc61fd50f">getAbsDirectBrEncoding</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> OpNo,</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;                       <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCFixup&gt;</a> &amp;<a class="code" href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9">Fixups</a>,</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;                       <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)<span class="keyword"> const </span>{</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> &amp;MO = MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(OpNo);</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;  <span class="keywordflow">if</span> (MO.<a class="code" href="classllvm_1_1MCOperand.html#a7a8c7eea0aa4890f25a4b83e1f0a0b6f">isReg</a>() || MO.<a class="code" href="classllvm_1_1MCOperand.html#a5f639fdcd3fc673fcbdb47f2e88b2b41">isImm</a>()) <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1PPCMCCodeEmitter.html#a3b43d16c7783f9a1426af0bd1e903577">getMachineOpValue</a>(MI, MO, Fixups, STI);</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;  <span class="comment">// Add a fixup for the branch target.</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;  Fixups.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(<a class="code" href="classllvm_1_1MCFixup.html#abdf37854fa6eb68017b96486df443a32">MCFixup::create</a>(0, MO.<a class="code" href="classllvm_1_1MCOperand.html#a14f4488176c546422f858d7adc5c9a90">getExpr</a>(),</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;                                   (<a class="code" href="namespacellvm.html#a84cef097f15848752272d38769011f58">MCFixupKind</a>)<a class="code" href="namespacellvm_1_1PPC.html#aa53de88164b98be6cd073da9543c0450aeb0a8f988a6ad575c39e57767994fae9">PPC::fixup_ppc_br24abs</a>));</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;  <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;}</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1PPCMCCodeEmitter.html#a8cc7b966523b32a8fdafed49d3493257">PPCMCCodeEmitter::</a></div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCMCCodeEmitter.html#a8cc7b966523b32a8fdafed49d3493257">   81</a></span>&#160;<a class="code" href="classllvm_1_1PPCMCCodeEmitter.html#a8cc7b966523b32a8fdafed49d3493257">getAbsCondBrEncoding</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> OpNo,</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;                     <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCFixup&gt;</a> &amp;<a class="code" href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9">Fixups</a>,</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;                     <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)<span class="keyword"> const </span>{</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> &amp;MO = MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(OpNo);</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;  <span class="keywordflow">if</span> (MO.<a class="code" href="classllvm_1_1MCOperand.html#a7a8c7eea0aa4890f25a4b83e1f0a0b6f">isReg</a>() || MO.<a class="code" href="classllvm_1_1MCOperand.html#a5f639fdcd3fc673fcbdb47f2e88b2b41">isImm</a>()) <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1PPCMCCodeEmitter.html#a3b43d16c7783f9a1426af0bd1e903577">getMachineOpValue</a>(MI, MO, Fixups, STI);</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;  <span class="comment">// Add a fixup for the branch target.</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;  Fixups.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(<a class="code" href="classllvm_1_1MCFixup.html#abdf37854fa6eb68017b96486df443a32">MCFixup::create</a>(0, MO.<a class="code" href="classllvm_1_1MCOperand.html#a14f4488176c546422f858d7adc5c9a90">getExpr</a>(),</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;                                   (<a class="code" href="namespacellvm.html#a84cef097f15848752272d38769011f58">MCFixupKind</a>)<a class="code" href="namespacellvm_1_1PPC.html#aa53de88164b98be6cd073da9543c0450a2379567960e1dddd9bde02874a1d9fda">PPC::fixup_ppc_brcond14abs</a>));</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;  <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;}</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;</div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCMCCodeEmitter.html#ab479efba6d5a4d364aef9c816ea8b4df">   93</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1PPCMCCodeEmitter.html#ab479efba6d5a4d364aef9c816ea8b4df">PPCMCCodeEmitter::getImm16Encoding</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> OpNo,</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;                                       <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCFixup&gt;</a> &amp;<a class="code" href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9">Fixups</a>,</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;                                       <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)<span class="keyword"> const </span>{</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> &amp;MO = MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(OpNo);</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;  <span class="keywordflow">if</span> (MO.<a class="code" href="classllvm_1_1MCOperand.html#a7a8c7eea0aa4890f25a4b83e1f0a0b6f">isReg</a>() || MO.<a class="code" href="classllvm_1_1MCOperand.html#a5f639fdcd3fc673fcbdb47f2e88b2b41">isImm</a>()) <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1PPCMCCodeEmitter.html#a3b43d16c7783f9a1426af0bd1e903577">getMachineOpValue</a>(MI, MO, Fixups, STI);</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;  <span class="comment">// Add a fixup for the immediate field.</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;  Fixups.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(<a class="code" href="classllvm_1_1MCFixup.html#abdf37854fa6eb68017b96486df443a32">MCFixup::create</a>(IsLittleEndian? 0 : 2, MO.<a class="code" href="classllvm_1_1MCOperand.html#a14f4488176c546422f858d7adc5c9a90">getExpr</a>(),</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;                                   (<a class="code" href="namespacellvm.html#a84cef097f15848752272d38769011f58">MCFixupKind</a>)<a class="code" href="namespacellvm_1_1PPC.html#aa53de88164b98be6cd073da9543c0450a2cd2bd91cc9938c81599c5e8828addcd">PPC::fixup_ppc_half16</a>));</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;  <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;}</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;</div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCMCCodeEmitter.html#aa0e85eb98e9337a3362a40c172a256c5">  105</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1PPCMCCodeEmitter.html#aa0e85eb98e9337a3362a40c172a256c5">PPCMCCodeEmitter::getMemRIEncoding</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> OpNo,</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;                                            <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCFixup&gt;</a> &amp;<a class="code" href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9">Fixups</a>,</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;                                            <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)<span class="keyword"> const </span>{</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;  <span class="comment">// Encode (imm, reg) as a memri, which has the low 16-bits as the</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;  <span class="comment">// displacement and the next 5 bits as the register #.</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(OpNo+1).<a class="code" href="classllvm_1_1MCOperand.html#a7a8c7eea0aa4890f25a4b83e1f0a0b6f">isReg</a>());</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;  <span class="keywordtype">unsigned</span> RegBits = <a class="code" href="classllvm_1_1PPCMCCodeEmitter.html#a3b43d16c7783f9a1426af0bd1e903577">getMachineOpValue</a>(MI, MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(OpNo+1), <a class="code" href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9">Fixups</a>, STI) &lt;&lt; 16;</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> &amp;MO = MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(OpNo);</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;  <span class="keywordflow">if</span> (MO.isImm())</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;    <span class="keywordflow">return</span> (<a class="code" href="classllvm_1_1PPCMCCodeEmitter.html#a3b43d16c7783f9a1426af0bd1e903577">getMachineOpValue</a>(MI, MO, Fixups, STI) &amp; 0xFFFF) | RegBits;</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;  <span class="comment">// Add a fixup for the displacement field.</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;  Fixups.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(<a class="code" href="classllvm_1_1MCFixup.html#abdf37854fa6eb68017b96486df443a32">MCFixup::create</a>(IsLittleEndian? 0 : 2, MO.getExpr(),</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;                                   (<a class="code" href="namespacellvm.html#a84cef097f15848752272d38769011f58">MCFixupKind</a>)<a class="code" href="namespacellvm_1_1PPC.html#aa53de88164b98be6cd073da9543c0450a2cd2bd91cc9938c81599c5e8828addcd">PPC::fixup_ppc_half16</a>));</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;  <span class="keywordflow">return</span> RegBits;</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;}</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;</div><div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCMCCodeEmitter.html#a57cdd8a982932b98e0898c025a0063fd">  123</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1PPCMCCodeEmitter.html#a57cdd8a982932b98e0898c025a0063fd">PPCMCCodeEmitter::getMemRIXEncoding</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> OpNo,</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;                                       <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCFixup&gt;</a> &amp;<a class="code" href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9">Fixups</a>,</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;                                       <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)<span class="keyword"> const </span>{</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;  <span class="comment">// Encode (imm, reg) as a memrix, which has the low 14-bits as the</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;  <span class="comment">// displacement and the next 5 bits as the register #.</span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(OpNo+1).<a class="code" href="classllvm_1_1MCOperand.html#a7a8c7eea0aa4890f25a4b83e1f0a0b6f">isReg</a>());</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;  <span class="keywordtype">unsigned</span> RegBits = <a class="code" href="classllvm_1_1PPCMCCodeEmitter.html#a3b43d16c7783f9a1426af0bd1e903577">getMachineOpValue</a>(MI, MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(OpNo+1), <a class="code" href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9">Fixups</a>, STI) &lt;&lt; 14;</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> &amp;MO = MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(OpNo);</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;  <span class="keywordflow">if</span> (MO.isImm())</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;    <span class="keywordflow">return</span> ((<a class="code" href="classllvm_1_1PPCMCCodeEmitter.html#a3b43d16c7783f9a1426af0bd1e903577">getMachineOpValue</a>(MI, MO, Fixups, STI) &gt;&gt; 2) &amp; 0x3FFF) | RegBits;</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;  <span class="comment">// Add a fixup for the displacement field.</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;  Fixups.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(<a class="code" href="classllvm_1_1MCFixup.html#abdf37854fa6eb68017b96486df443a32">MCFixup::create</a>(IsLittleEndian? 0 : 2, MO.getExpr(),</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;                                   (<a class="code" href="namespacellvm.html#a84cef097f15848752272d38769011f58">MCFixupKind</a>)<a class="code" href="namespacellvm_1_1PPC.html#aa53de88164b98be6cd073da9543c0450aa91622fd93be671ff6340f4a1716fc57">PPC::fixup_ppc_half16ds</a>));</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;  <span class="keywordflow">return</span> RegBits;</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;}</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;</div><div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCMCCodeEmitter.html#ad4029ccdcd3ce12d0ece2ce452ee5a7e">  141</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1PPCMCCodeEmitter.html#ad4029ccdcd3ce12d0ece2ce452ee5a7e">PPCMCCodeEmitter::getMemRIX16Encoding</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> OpNo,</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;                                       <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCFixup&gt;</a> &amp;<a class="code" href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9">Fixups</a>,</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;                                       <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)<span class="keyword"> const </span>{</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;  <span class="comment">// Encode (imm, reg) as a memrix16, which has the low 12-bits as the</span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;  <span class="comment">// displacement and the next 5 bits as the register #.</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(OpNo+1).<a class="code" href="classllvm_1_1MCOperand.html#a7a8c7eea0aa4890f25a4b83e1f0a0b6f">isReg</a>());</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;  <span class="keywordtype">unsigned</span> RegBits = <a class="code" href="classllvm_1_1PPCMCCodeEmitter.html#a3b43d16c7783f9a1426af0bd1e903577">getMachineOpValue</a>(MI, MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(OpNo+1), <a class="code" href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9">Fixups</a>, STI) &lt;&lt; 12;</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> &amp;MO = MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(OpNo);</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;  <span class="keywordflow">if</span> (MO.isImm()) {</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!(MO.getImm() % 16) &amp;&amp;</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;           <span class="stringliteral">&quot;Expecting an immediate that is a multiple of 16&quot;</span>);</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;    <span class="keywordflow">return</span> ((<a class="code" href="classllvm_1_1PPCMCCodeEmitter.html#a3b43d16c7783f9a1426af0bd1e903577">getMachineOpValue</a>(MI, MO, Fixups, STI) &gt;&gt; 4) &amp; 0xFFF) | RegBits;</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;  }</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;  <span class="comment">// Otherwise add a fixup for the displacement field.</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;  Fixups.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(<a class="code" href="classllvm_1_1MCFixup.html#abdf37854fa6eb68017b96486df443a32">MCFixup::create</a>(IsLittleEndian? 0 : 2, MO.getExpr(),</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;                                   (<a class="code" href="namespacellvm.html#a84cef097f15848752272d38769011f58">MCFixupKind</a>)<a class="code" href="namespacellvm_1_1PPC.html#aa53de88164b98be6cd073da9543c0450aa91622fd93be671ff6340f4a1716fc57">PPC::fixup_ppc_half16ds</a>));</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;  <span class="keywordflow">return</span> RegBits;</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;}</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;</div><div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCMCCodeEmitter.html#a515b5d856637a3aa4db2481bcb4acee9">  162</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1PPCMCCodeEmitter.html#a515b5d856637a3aa4db2481bcb4acee9">PPCMCCodeEmitter::getSPE8DisEncoding</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> OpNo,</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;                                              <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCFixup&gt;</a> &amp;<a class="code" href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9">Fixups</a>,</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;                                              <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)<span class="keyword"></span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="keyword">                                              const </span>{</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;  <span class="comment">// Encode (imm, reg) as a spe8dis, which has the low 5-bits of (imm / 8)</span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;  <span class="comment">// as the displacement and the next 5 bits as the register #.</span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(OpNo+1).<a class="code" href="classllvm_1_1MCOperand.html#a7a8c7eea0aa4890f25a4b83e1f0a0b6f">isReg</a>());</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;  <a class="code" href="classuint32__t.html">uint32_t</a> RegBits = <a class="code" href="classllvm_1_1PPCMCCodeEmitter.html#a3b43d16c7783f9a1426af0bd1e903577">getMachineOpValue</a>(MI, MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(OpNo+1), <a class="code" href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9">Fixups</a>, STI) &lt;&lt; 5;</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> &amp;MO = MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(OpNo);</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MO.isImm());</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;  <a class="code" href="classuint32__t.html">uint32_t</a> Imm = <a class="code" href="classllvm_1_1PPCMCCodeEmitter.html#a3b43d16c7783f9a1426af0bd1e903577">getMachineOpValue</a>(MI, MO, Fixups, STI) &gt;&gt; 3;</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#ae4ac99da28c2d9f17b8e8864697148f1">reverseBits</a>(Imm | RegBits) &gt;&gt; 22;</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;}</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;</div><div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCMCCodeEmitter.html#a67cba3b3a9fdabb2406c298640611337">  177</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1PPCMCCodeEmitter.html#a67cba3b3a9fdabb2406c298640611337">PPCMCCodeEmitter::getSPE4DisEncoding</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> OpNo,</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;                                              <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCFixup&gt;</a> &amp;<a class="code" href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9">Fixups</a>,</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;                                              <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)<span class="keyword"></span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="keyword">                                              const </span>{</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;  <span class="comment">// Encode (imm, reg) as a spe4dis, which has the low 5-bits of (imm / 4)</span></div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;  <span class="comment">// as the displacement and the next 5 bits as the register #.</span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(OpNo+1).<a class="code" href="classllvm_1_1MCOperand.html#a7a8c7eea0aa4890f25a4b83e1f0a0b6f">isReg</a>());</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;  <a class="code" href="classuint32__t.html">uint32_t</a> RegBits = <a class="code" href="classllvm_1_1PPCMCCodeEmitter.html#a3b43d16c7783f9a1426af0bd1e903577">getMachineOpValue</a>(MI, MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(OpNo+1), <a class="code" href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9">Fixups</a>, STI) &lt;&lt; 5;</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> &amp;MO = MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(OpNo);</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MO.isImm());</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;  <a class="code" href="classuint32__t.html">uint32_t</a> Imm = <a class="code" href="classllvm_1_1PPCMCCodeEmitter.html#a3b43d16c7783f9a1426af0bd1e903577">getMachineOpValue</a>(MI, MO, Fixups, STI) &gt;&gt; 2;</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#ae4ac99da28c2d9f17b8e8864697148f1">reverseBits</a>(Imm | RegBits) &gt;&gt; 22;</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;}</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;</div><div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCMCCodeEmitter.html#a81a37bd3125d89249cfd0f8dce37dbd7">  192</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1PPCMCCodeEmitter.html#a81a37bd3125d89249cfd0f8dce37dbd7">PPCMCCodeEmitter::getSPE2DisEncoding</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> OpNo,</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;                                              <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCFixup&gt;</a> &amp;<a class="code" href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9">Fixups</a>,</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;                                              <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)<span class="keyword"></span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="keyword">                                              const </span>{</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;  <span class="comment">// Encode (imm, reg) as a spe2dis, which has the low 5-bits of (imm / 2)</span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;  <span class="comment">// as the displacement and the next 5 bits as the register #.</span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(OpNo+1).<a class="code" href="classllvm_1_1MCOperand.html#a7a8c7eea0aa4890f25a4b83e1f0a0b6f">isReg</a>());</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;  <a class="code" href="classuint32__t.html">uint32_t</a> RegBits = <a class="code" href="classllvm_1_1PPCMCCodeEmitter.html#a3b43d16c7783f9a1426af0bd1e903577">getMachineOpValue</a>(MI, MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(OpNo+1), <a class="code" href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9">Fixups</a>, STI) &lt;&lt; 5;</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> &amp;MO = MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(OpNo);</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MO.isImm());</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;  <a class="code" href="classuint32__t.html">uint32_t</a> Imm = <a class="code" href="classllvm_1_1PPCMCCodeEmitter.html#a3b43d16c7783f9a1426af0bd1e903577">getMachineOpValue</a>(MI, MO, Fixups, STI) &gt;&gt; 1;</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#ae4ac99da28c2d9f17b8e8864697148f1">reverseBits</a>(Imm | RegBits) &gt;&gt; 22;</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;}</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;</div><div class="line"><a name="l00207"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCMCCodeEmitter.html#a7759c46e30fcf1d9af690f2788cac998">  207</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1PPCMCCodeEmitter.html#a7759c46e30fcf1d9af690f2788cac998">PPCMCCodeEmitter::getTLSRegEncoding</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> OpNo,</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;                                       <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCFixup&gt;</a> &amp;<a class="code" href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9">Fixups</a>,</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;                                       <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)<span class="keyword"> const </span>{</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> &amp;MO = MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(OpNo);</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;  <span class="keywordflow">if</span> (MO.<a class="code" href="classllvm_1_1MCOperand.html#a7a8c7eea0aa4890f25a4b83e1f0a0b6f">isReg</a>()) <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1PPCMCCodeEmitter.html#a3b43d16c7783f9a1426af0bd1e903577">getMachineOpValue</a>(MI, MO, Fixups, STI);</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;  <span class="comment">// Add a fixup for the TLS register, which simply provides a relocation</span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;  <span class="comment">// hint to the linker that this statement is part of a relocation sequence.</span></div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;  <span class="comment">// Return the thread-pointer register&#39;s encoding.</span></div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;  Fixups.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(<a class="code" href="classllvm_1_1MCFixup.html#abdf37854fa6eb68017b96486df443a32">MCFixup::create</a>(0, MO.<a class="code" href="classllvm_1_1MCOperand.html#a14f4488176c546422f858d7adc5c9a90">getExpr</a>(),</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;                                   (<a class="code" href="namespacellvm.html#a84cef097f15848752272d38769011f58">MCFixupKind</a>)<a class="code" href="namespacellvm_1_1PPC.html#aa53de88164b98be6cd073da9543c0450ab8c5d5569d95351dc5441109ca5318d2">PPC::fixup_ppc_nofixup</a>));</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1Triple.html">Triple</a> &amp;<a class="code" href="namespacellvm.html#aa85ac650785a53f42a7c2be9b789e21aa7a174c5ecacde605b3eab3f7996ab6c4">TT</a> = STI.<a class="code" href="classllvm_1_1MCSubtargetInfo.html#ade49ed181f638745d20791212153660d">getTargetTriple</a>();</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;  <span class="keywordtype">bool</span> isPPC64 = TT.<a class="code" href="classllvm_1_1Triple.html#ab61d338cbe7892ab484e97c9b0c8c8c9">isPPC64</a>();</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;  <span class="keywordflow">return</span> CTX.<a class="code" href="classllvm_1_1MCContext.html#a4c59f0784e520b79b9965b489ab21ceb">getRegisterInfo</a>()-&gt;<a class="code" href="classllvm_1_1MCRegisterInfo.html#a8ce9439c5f364d8b85930e0ee689bbb8">getEncodingValue</a>(isPPC64 ? PPC::X13 : <a class="code" href="MathExtras_8h.html#a9211f62d8e1e6de999eaa63ec0f6ae02">PPC::R2</a>);</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;}</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;</div><div class="line"><a name="l00223"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCMCCodeEmitter.html#ae86b5ecb43dc109bc0648fe697e8599a">  223</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1PPCMCCodeEmitter.html#ae86b5ecb43dc109bc0648fe697e8599a">PPCMCCodeEmitter::getTLSCallEncoding</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> OpNo,</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;                                       <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCFixup&gt;</a> &amp;<a class="code" href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9">Fixups</a>,</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;                                       <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)<span class="keyword"> const </span>{</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;  <span class="comment">// For special TLS calls, we need two fixups; one for the branch target</span></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;  <span class="comment">// (__tls_get_addr), which we create via getDirectBrEncoding as usual,</span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;  <span class="comment">// and one for the TLSGD or TLSLD symbol, which is emitted here.</span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> &amp;MO = MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(OpNo+1);</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;  Fixups.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(<a class="code" href="classllvm_1_1MCFixup.html#abdf37854fa6eb68017b96486df443a32">MCFixup::create</a>(0, MO.<a class="code" href="classllvm_1_1MCOperand.html#a14f4488176c546422f858d7adc5c9a90">getExpr</a>(),</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;                                   (<a class="code" href="namespacellvm.html#a84cef097f15848752272d38769011f58">MCFixupKind</a>)<a class="code" href="namespacellvm_1_1PPC.html#aa53de88164b98be6cd073da9543c0450ab8c5d5569d95351dc5441109ca5318d2">PPC::fixup_ppc_nofixup</a>));</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1PPCMCCodeEmitter.html#a62af4354feb24bedc02c1c2f1f7fdd11">getDirectBrEncoding</a>(MI, OpNo, Fixups, STI);</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;}</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1PPCMCCodeEmitter.html#aef6b4545f54217784c3e8f8d62181ae4">PPCMCCodeEmitter::</a></div><div class="line"><a name="l00236"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCMCCodeEmitter.html#aef6b4545f54217784c3e8f8d62181ae4">  236</a></span>&#160;<a class="code" href="classllvm_1_1PPCMCCodeEmitter.html#aef6b4545f54217784c3e8f8d62181ae4">get_crbitm_encoding</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> OpNo,</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;                    <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCFixup&gt;</a> &amp;<a class="code" href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9">Fixups</a>,</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;                    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)<span class="keyword"> const </span>{</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> &amp;MO = MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(OpNo);</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>((MI.<a class="code" href="classllvm_1_1MCInst.html#a5c26b1db954c27889986dba3b310a8e4">getOpcode</a>() == PPC::MTOCRF || MI.<a class="code" href="classllvm_1_1MCInst.html#a5c26b1db954c27889986dba3b310a8e4">getOpcode</a>() == PPC::MTOCRF8 ||</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;          MI.<a class="code" href="classllvm_1_1MCInst.html#a5c26b1db954c27889986dba3b310a8e4">getOpcode</a>() == <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a58202903ffe35789bd984f290d83e11f">PPC::MFOCRF</a> || MI.<a class="code" href="classllvm_1_1MCInst.html#a5c26b1db954c27889986dba3b310a8e4">getOpcode</a>() == PPC::MFOCRF8) &amp;&amp;</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;         (MO.<a class="code" href="classllvm_1_1MCOperand.html#a654c544b401ac7904a71a84ed20d2282">getReg</a>() &gt;= PPC::CR0 &amp;&amp; MO.<a class="code" href="classllvm_1_1MCOperand.html#a654c544b401ac7904a71a84ed20d2282">getReg</a>() &lt;= PPC::CR7));</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;  <span class="keywordflow">return</span> 0x80 &gt;&gt; CTX.<a class="code" href="classllvm_1_1MCContext.html#a4c59f0784e520b79b9965b489ab21ceb">getRegisterInfo</a>()-&gt;<a class="code" href="classllvm_1_1MCRegisterInfo.html#a8ce9439c5f364d8b85930e0ee689bbb8">getEncodingValue</a>(MO.<a class="code" href="classllvm_1_1MCOperand.html#a654c544b401ac7904a71a84ed20d2282">getReg</a>());</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;}</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="comment">// Get the index for this operand in this instruction. This is needed for</span></div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="comment">// computing the register number in PPCInstrInfo::getRegNumForOperand() for</span></div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="comment">// any instructions that use a different numbering scheme for registers in</span></div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="comment">// different operands.</span></div><div class="line"><a name="l00250"></a><span class="lineno"><a class="line" href="PPCMCCodeEmitter_8cpp.html#a9006cdc64075ce6bfc5842d1445c26d1">  250</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">unsigned</span> <a class="code" href="PPCMCCodeEmitter_8cpp.html#a9006cdc64075ce6bfc5842d1445c26d1">getOpIdxForMO</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> &amp;MO) {</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0; i &lt; MI.<a class="code" href="classllvm_1_1MCInst.html#a3c5c7109f398fdca515509e2284cd8c0">getNumOperands</a>(); i++) {</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> &amp;<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a> = MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(i);</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;    <span class="keywordflow">if</span> (&amp;Op == &amp;MO)</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;      <span class="keywordflow">return</span> i;</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;  }</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;  <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;This operand is not part of this instruction&quot;</span>);</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;  <span class="keywordflow">return</span> ~0U; <span class="comment">// Silence any warnings about no return.</span></div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;}</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1PPCMCCodeEmitter.html#a3b43d16c7783f9a1426af0bd1e903577">PPCMCCodeEmitter::</a></div><div class="line"><a name="l00261"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCMCCodeEmitter.html#a3b43d16c7783f9a1426af0bd1e903577">  261</a></span>&#160;<a class="code" href="classllvm_1_1PPCMCCodeEmitter.html#a3b43d16c7783f9a1426af0bd1e903577">getMachineOpValue</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> &amp;MO,</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;                  <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCFixup&gt;</a> &amp;<a class="code" href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9">Fixups</a>,</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;                  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)<span class="keyword"> const </span>{</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;  <span class="keywordflow">if</span> (MO.<a class="code" href="classllvm_1_1MCOperand.html#a7a8c7eea0aa4890f25a4b83e1f0a0b6f">isReg</a>()) {</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;    <span class="comment">// MTOCRF/MFOCRF should go through get_crbitm_encoding for the CR operand.</span></div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;    <span class="comment">// The GPR operand should come through here though.</span></div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>((MI.<a class="code" href="classllvm_1_1MCInst.html#a5c26b1db954c27889986dba3b310a8e4">getOpcode</a>() != PPC::MTOCRF &amp;&amp; MI.<a class="code" href="classllvm_1_1MCInst.html#a5c26b1db954c27889986dba3b310a8e4">getOpcode</a>() != PPC::MTOCRF8 &amp;&amp;</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;            MI.<a class="code" href="classllvm_1_1MCInst.html#a5c26b1db954c27889986dba3b310a8e4">getOpcode</a>() != <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a58202903ffe35789bd984f290d83e11f">PPC::MFOCRF</a> &amp;&amp; MI.<a class="code" href="classllvm_1_1MCInst.html#a5c26b1db954c27889986dba3b310a8e4">getOpcode</a>() != PPC::MFOCRF8) ||</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;           MO.<a class="code" href="classllvm_1_1MCOperand.html#a654c544b401ac7904a71a84ed20d2282">getReg</a>() &lt; PPC::CR0 || MO.<a class="code" href="classllvm_1_1MCOperand.html#a654c544b401ac7904a71a84ed20d2282">getReg</a>() &gt; PPC::CR7);</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;    <span class="keywordtype">unsigned</span> OpNo = <a class="code" href="PPCMCCodeEmitter_8cpp.html#a9006cdc64075ce6bfc5842d1445c26d1">getOpIdxForMO</a>(MI, MO);</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> =</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;      <a class="code" href="classllvm_1_1PPCInstrInfo.html#afd73e5d524894500c034b811457a29e2">PPCInstrInfo::getRegNumForOperand</a>(MCII.<a class="code" href="classllvm_1_1MCInstrInfo.html#a0587abbded61717d8a153b7e5bfdbfed">get</a>(MI.<a class="code" href="classllvm_1_1MCInst.html#a5c26b1db954c27889986dba3b310a8e4">getOpcode</a>()),</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;                                        MO.<a class="code" href="classllvm_1_1MCOperand.html#a654c544b401ac7904a71a84ed20d2282">getReg</a>(), OpNo);</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;    <span class="keywordflow">return</span> CTX.<a class="code" href="classllvm_1_1MCContext.html#a4c59f0784e520b79b9965b489ab21ceb">getRegisterInfo</a>()-&gt;<a class="code" href="classllvm_1_1MCRegisterInfo.html#a8ce9439c5f364d8b85930e0ee689bbb8">getEncodingValue</a>(Reg);</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;  }</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MO.<a class="code" href="classllvm_1_1MCOperand.html#a5f639fdcd3fc673fcbdb47f2e88b2b41">isImm</a>() &amp;&amp;</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;         <span class="stringliteral">&quot;Relocation required in an instruction that we cannot encode!&quot;</span>);</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;  <span class="keywordflow">return</span> MO.<a class="code" href="classllvm_1_1MCOperand.html#a4509c43893edc940979f690c468664c1">getImm</a>();</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;}</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;</div><div class="line"><a name="l00282"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCMCCodeEmitter.html#a284b8ad3d843a7995fa806dcce03cd6f">  282</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1PPCMCCodeEmitter.html#a284b8ad3d843a7995fa806dcce03cd6f">PPCMCCodeEmitter::encodeInstruction</a>(</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;OS, <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCFixup&gt;</a> &amp;<a class="code" href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9">Fixups</a>,</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)<span class="keyword"> const </span>{</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;  verifyInstructionPredicates(MI,</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;                              computeAvailableFeatures(STI.<a class="code" href="classllvm_1_1MCSubtargetInfo.html#a0846b627834611da8db9f9e9660c2938">getFeatureBits</a>()));</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;  uint64_t <a class="code" href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5a3c0710aa6b054662f67b480712fa2b95">Bits</a> = <a class="code" href="classllvm_1_1PPCMCCodeEmitter.html#ac28af26860539a056593fb85a02bd033">getBinaryCodeForInstr</a>(MI, Fixups, STI);</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;  <span class="comment">// Output the constant in big/little endian byte order.</span></div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a> = <a class="code" href="classllvm_1_1PPCMCCodeEmitter.html#ae186e65687f01ac2677f16d1f52c9ac2">getInstSizeInBytes</a>(MI);</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;  <a class="code" href="namespacellvm_1_1support.html#ae0a227ae1b2ada1da82b40479251862c">support::endianness</a> <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a> = IsLittleEndian ? <a class="code" href="namespacellvm_1_1support.html#ae0a227ae1b2ada1da82b40479251862ca30d1099d0325778e7b60550d84c621f0">support::little</a> : <a class="code" href="namespacellvm_1_1support.html#ae0a227ae1b2ada1da82b40479251862caf4dde139c69886de52e29ed6ac2bc963">support::big</a>;</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;  <span class="keywordflow">switch</span> (Size) {</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;  <span class="keywordflow">case</span> 0:</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;  <span class="keywordflow">case</span> 4:</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;    support::endian::write&lt;uint32_t&gt;(OS, <a class="code" href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5a3c0710aa6b054662f67b480712fa2b95">Bits</a>, <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>);</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;  <span class="keywordflow">case</span> 8:</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;    <span class="comment">// If we emit a pair of instructions, the first one is</span></div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;    <span class="comment">// always in the top 32 bits, even on little-endian.</span></div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;    support::endian::write&lt;uint32_t&gt;(OS, Bits &gt;&gt; 32, <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>);</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;    support::endian::write&lt;uint32_t&gt;(OS, <a class="code" href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5a3c0710aa6b054662f67b480712fa2b95">Bits</a>, <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>);</div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;    <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Invalid instruction size&quot;</span>);</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;  }</div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;</div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;  ++MCNumEmitted; <span class="comment">// Keep track of the # of mi&#39;s emitted.</span></div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;}</div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="comment">// Get the number of bytes used to encode the given MCInst.</span></div><div class="line"><a name="l00313"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCMCCodeEmitter.html#ae186e65687f01ac2677f16d1f52c9ac2">  313</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1PPCMCCodeEmitter.html#ae186e65687f01ac2677f16d1f52c9ac2">PPCMCCodeEmitter::getInstSizeInBytes</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;  <span class="keywordtype">unsigned</span> Opcode = MI.<a class="code" href="classllvm_1_1MCInst.html#a5c26b1db954c27889986dba3b310a8e4">getOpcode</a>();</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;Desc = MCII.<a class="code" href="classllvm_1_1MCInstrInfo.html#a0587abbded61717d8a153b7e5bfdbfed">get</a>(Opcode);</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;  <span class="keywordflow">return</span> Desc.<a class="code" href="classllvm_1_1MCInstrDesc.html#ad675c21464eb38c355e73c7f72f8160b">getSize</a>();</div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;}</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;</div><div class="line"><a name="l00319"></a><span class="lineno"><a class="line" href="PPCMCCodeEmitter_8cpp.html#a6bb37192519dda7f58d047ef64088275">  319</a></span>&#160;<span class="preprocessor">#define ENABLE_INSTR_PREDICATE_VERIFIER</span></div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="preprocessor">#include &quot;PPCGenMCCodeEmitter.inc&quot;</span></div><div class="ttc" id="classllvm_1_1PPCMCCodeEmitter_html_aa0e85eb98e9337a3362a40c172a256c5"><div class="ttname"><a href="classllvm_1_1PPCMCCodeEmitter.html#aa0e85eb98e9337a3362a40c172a256c5">llvm::PPCMCCodeEmitter::getMemRIEncoding</a></div><div class="ttdeci">unsigned getMemRIEncoding(const MCInst &amp;MI, unsigned OpNo, SmallVectorImpl&lt; MCFixup &gt; &amp;Fixups, const MCSubtargetInfo &amp;STI) const</div><div class="ttdef"><b>Definition:</b> <a href="PPCMCCodeEmitter_8cpp_source.html#l00105">PPCMCCodeEmitter.cpp:105</a></div></div>
<div class="ttc" id="classllvm_1_1PPCMCCodeEmitter_html_a7759c46e30fcf1d9af690f2788cac998"><div class="ttname"><a href="classllvm_1_1PPCMCCodeEmitter.html#a7759c46e30fcf1d9af690f2788cac998">llvm::PPCMCCodeEmitter::getTLSRegEncoding</a></div><div class="ttdeci">unsigned getTLSRegEncoding(const MCInst &amp;MI, unsigned OpNo, SmallVectorImpl&lt; MCFixup &gt; &amp;Fixups, const MCSubtargetInfo &amp;STI) const</div><div class="ttdef"><b>Definition:</b> <a href="PPCMCCodeEmitter_8cpp_source.html#l00207">PPCMCCodeEmitter.cpp:207</a></div></div>
<div class="ttc" id="classllvm_1_1MCOperand_html_a5f639fdcd3fc673fcbdb47f2e88b2b41"><div class="ttname"><a href="classllvm_1_1MCOperand.html#a5f639fdcd3fc673fcbdb47f2e88b2b41">llvm::MCOperand::isImm</a></div><div class="ttdeci">bool isImm() const</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00058">MCInst.h:58</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64_html_a5c816ea23ece51a78a235f57ffb177a9"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9">llvm::AArch64::Fixups</a></div><div class="ttdeci">Fixups</div><div class="ttdef"><b>Definition:</b> <a href="AArch64FixupKinds_8h_source.html#l00017">AArch64FixupKinds.h:17</a></div></div>
<div class="ttc" id="namespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This class represents lattice values for constants. </div><div class="ttdef"><b>Definition:</b> <a href="AllocatorList_8h_source.html#l00023">AllocatorList.h:23</a></div></div>
<div class="ttc" id="classllvm_1_1PPCMCCodeEmitter_html_a284b8ad3d843a7995fa806dcce03cd6f"><div class="ttname"><a href="classllvm_1_1PPCMCCodeEmitter.html#a284b8ad3d843a7995fa806dcce03cd6f">llvm::PPCMCCodeEmitter::encodeInstruction</a></div><div class="ttdeci">void encodeInstruction(const MCInst &amp;MI, raw_ostream &amp;OS, SmallVectorImpl&lt; MCFixup &gt; &amp;Fixups, const MCSubtargetInfo &amp;STI) const override</div><div class="ttdoc">EncodeInstruction - Encode the given Inst to bytes on the output stream OS. </div><div class="ttdef"><b>Definition:</b> <a href="PPCMCCodeEmitter_8cpp_source.html#l00282">PPCMCCodeEmitter.cpp:282</a></div></div>
<div class="ttc" id="PPCInstrInfo_8h_html"><div class="ttname"><a href="PPCInstrInfo_8h.html">PPCInstrInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorTemplateBase_html_af42bfbc067df27c19ee2fc859df58799"><div class="ttname"><a href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">llvm::SmallVectorTemplateBase&lt; T &gt;::push_back</a></div><div class="ttdeci">void push_back(const T &amp;Elt)</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00211">SmallVector.h:211</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html">llvm::MCInstrDesc</a></div><div class="ttdoc">Describe properties that are true of each instruction in the target description file. </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00188">MCInstrDesc.h:188</a></div></div>
<div class="ttc" id="MachineSink_8cpp_html_a359e1ff26f6d466d927a61aae45b05c3"><div class="ttname"><a href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a></div><div class="ttdeci">unsigned Reg</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l01139">MachineSink.cpp:1139</a></div></div>
<div class="ttc" id="Triple_8h_html"><div class="ttname"><a href="Triple_8h.html">Triple.h</a></div></div>
<div class="ttc" id="classllvm_1_1MCOperand_html_a7a8c7eea0aa4890f25a4b83e1f0a0b6f"><div class="ttname"><a href="classllvm_1_1MCOperand.html#a7a8c7eea0aa4890f25a4b83e1f0a0b6f">llvm::MCOperand::isReg</a></div><div class="ttdeci">bool isReg() const</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00057">MCInst.h:57</a></div></div>
<div class="ttc" id="namespacellvm_1_1support_html_ae0a227ae1b2ada1da82b40479251862caf4dde139c69886de52e29ed6ac2bc963"><div class="ttname"><a href="namespacellvm_1_1support.html#ae0a227ae1b2ada1da82b40479251862caf4dde139c69886de52e29ed6ac2bc963">llvm::support::big</a></div><div class="ttdef"><b>Definition:</b> <a href="Endian_8h_source.html#l00029">Endian.h:29</a></div></div>
<div class="ttc" id="namespacellvm_html_a0bf75467957937ad23ad7be19f489934"><div class="ttname"><a href="namespacellvm.html#a0bf75467957937ad23ad7be19f489934">llvm::STATISTIC</a></div><div class="ttdeci">STATISTIC(NumFunctions, &quot;Total number of functions&quot;)</div></div>
<div class="ttc" id="namespacellvm_1_1PPC_html_aa53de88164b98be6cd073da9543c0450a2379567960e1dddd9bde02874a1d9fda"><div class="ttname"><a href="namespacellvm_1_1PPC.html#aa53de88164b98be6cd073da9543c0450a2379567960e1dddd9bde02874a1d9fda">llvm::PPC::fixup_ppc_brcond14abs</a></div><div class="ttdoc">14-bit absolute relocation for conditional branches. </div><div class="ttdef"><b>Definition:</b> <a href="PPCFixupKinds_8h_source.html#l00029">PPCFixupKinds.h:29</a></div></div>
<div class="ttc" id="MathExtras_8h_html_a9211f62d8e1e6de999eaa63ec0f6ae02"><div class="ttname"><a href="MathExtras_8h.html#a9211f62d8e1e6de999eaa63ec0f6ae02">R2</a></div><div class="ttdeci">#define R2(n)</div></div>
<div class="ttc" id="Statistic_8h_html"><div class="ttname"><a href="Statistic_8h.html">Statistic.h</a></div></div>
<div class="ttc" id="classllvm_1_1PPCMCCodeEmitter_html_ab479efba6d5a4d364aef9c816ea8b4df"><div class="ttname"><a href="classllvm_1_1PPCMCCodeEmitter.html#ab479efba6d5a4d364aef9c816ea8b4df">llvm::PPCMCCodeEmitter::getImm16Encoding</a></div><div class="ttdeci">unsigned getImm16Encoding(const MCInst &amp;MI, unsigned OpNo, SmallVectorImpl&lt; MCFixup &gt; &amp;Fixups, const MCSubtargetInfo &amp;STI) const</div><div class="ttdef"><b>Definition:</b> <a href="PPCMCCodeEmitter_8cpp_source.html#l00093">PPCMCCodeEmitter.cpp:93</a></div></div>
<div class="ttc" id="Endian_8h_html"><div class="ttname"><a href="Endian_8h.html">Endian.h</a></div></div>
<div class="ttc" id="classllvm_1_1MCSubtargetInfo_html_ade49ed181f638745d20791212153660d"><div class="ttname"><a href="classllvm_1_1MCSubtargetInfo.html#ade49ed181f638745d20791212153660d">llvm::MCSubtargetInfo::getTargetTriple</a></div><div class="ttdeci">const Triple &amp; getTargetTriple() const</div><div class="ttdef"><b>Definition:</b> <a href="MCSubtargetInfo_8h_source.html#l00104">MCSubtargetInfo.h:104</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPC_html_aa53de88164b98be6cd073da9543c0450a2cd2bd91cc9938c81599c5e8828addcd"><div class="ttname"><a href="namespacellvm_1_1PPC.html#aa53de88164b98be6cd073da9543c0450a2cd2bd91cc9938c81599c5e8828addcd">llvm::PPC::fixup_ppc_half16</a></div><div class="ttdoc">A 16-bit fixup corresponding to lo16(_foo) or ha16(_foo) for instrs like &amp;#39;li&amp;#39; or &amp;#39;addis&amp;#39;. </div><div class="ttdef"><b>Definition:</b> <a href="PPCFixupKinds_8h_source.html#l00033">PPCFixupKinds.h:33</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPC_html_aa53de88164b98be6cd073da9543c0450aeb0a8f988a6ad575c39e57767994fae9"><div class="ttname"><a href="namespacellvm_1_1PPC.html#aa53de88164b98be6cd073da9543c0450aeb0a8f988a6ad575c39e57767994fae9">llvm::PPC::fixup_ppc_br24abs</a></div><div class="ttdoc">24-bit absolute relocation for direct branches like &amp;#39;ba&amp;#39; and &amp;#39;bla&amp;#39;. </div><div class="ttdef"><b>Definition:</b> <a href="PPCFixupKinds_8h_source.html#l00026">PPCFixupKinds.h:26</a></div></div>
<div class="ttc" id="classllvm_1_1MCSubtargetInfo_html_a0846b627834611da8db9f9e9660c2938"><div class="ttname"><a href="classllvm_1_1MCSubtargetInfo.html#a0846b627834611da8db9f9e9660c2938">llvm::MCSubtargetInfo::getFeatureBits</a></div><div class="ttdeci">const FeatureBitset &amp; getFeatureBits() const</div><div class="ttdef"><b>Definition:</b> <a href="MCSubtargetInfo_8h_source.html#l00107">MCSubtargetInfo.h:107</a></div></div>
<div class="ttc" id="classllvm_1_1PPCMCCodeEmitter_html_ad4029ccdcd3ce12d0ece2ce452ee5a7e"><div class="ttname"><a href="classllvm_1_1PPCMCCodeEmitter.html#ad4029ccdcd3ce12d0ece2ce452ee5a7e">llvm::PPCMCCodeEmitter::getMemRIX16Encoding</a></div><div class="ttdeci">unsigned getMemRIX16Encoding(const MCInst &amp;MI, unsigned OpNo, SmallVectorImpl&lt; MCFixup &gt; &amp;Fixups, const MCSubtargetInfo &amp;STI) const</div><div class="ttdef"><b>Definition:</b> <a href="PPCMCCodeEmitter_8cpp_source.html#l00141">PPCMCCodeEmitter.cpp:141</a></div></div>
<div class="ttc" id="classllvm_1_1PPCMCCodeEmitter_html_ae6515e760279b2f6a636da48d69bb1e1"><div class="ttname"><a href="classllvm_1_1PPCMCCodeEmitter.html#ae6515e760279b2f6a636da48d69bb1e1">llvm::PPCMCCodeEmitter::getCondBrEncoding</a></div><div class="ttdeci">unsigned getCondBrEncoding(const MCInst &amp;MI, unsigned OpNo, SmallVectorImpl&lt; MCFixup &gt; &amp;Fixups, const MCSubtargetInfo &amp;STI) const</div><div class="ttdef"><b>Definition:</b> <a href="PPCMCCodeEmitter_8cpp_source.html#l00055">PPCMCCodeEmitter.cpp:55</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorImpl_html"><div class="ttname"><a href="classllvm_1_1SmallVectorImpl.html">llvm::SmallVectorImpl</a></div><div class="ttdoc">This class consists of common code factored out of the SmallVector class to reduce code duplication b...</div><div class="ttdef"><b>Definition:</b> <a href="APFloat_8h_source.html#l00042">APFloat.h:42</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPC_html_aa53de88164b98be6cd073da9543c0450ab8c5d5569d95351dc5441109ca5318d2"><div class="ttname"><a href="namespacellvm_1_1PPC.html#aa53de88164b98be6cd073da9543c0450ab8c5d5569d95351dc5441109ca5318d2">llvm::PPC::fixup_ppc_nofixup</a></div><div class="ttdoc">Not a true fixup, but ties a symbol to a call to __tls_get_addr for the TLS general and local dynamic...</div><div class="ttdef"><b>Definition:</b> <a href="PPCFixupKinds_8h_source.html#l00042">PPCFixupKinds.h:42</a></div></div>
<div class="ttc" id="classllvm_1_1MCOperand_html_a654c544b401ac7904a71a84ed20d2282"><div class="ttname"><a href="classllvm_1_1MCOperand.html#a654c544b401ac7904a71a84ed20d2282">llvm::MCOperand::getReg</a></div><div class="ttdeci">unsigned getReg() const</div><div class="ttdoc">Returns the register number. </div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00064">MCInst.h:64</a></div></div>
<div class="ttc" id="classllvm_1_1MCContext_html"><div class="ttname"><a href="classllvm_1_1MCContext.html">llvm::MCContext</a></div><div class="ttdoc">Context object for machine code objects. </div><div class="ttdef"><b>Definition:</b> <a href="MCContext_8h_source.html#l00065">MCContext.h:65</a></div></div>
<div class="ttc" id="namespacellvm_1_1support_html_ae0a227ae1b2ada1da82b40479251862ca30d1099d0325778e7b60550d84c621f0"><div class="ttname"><a href="namespacellvm_1_1support.html#ae0a227ae1b2ada1da82b40479251862ca30d1099d0325778e7b60550d84c621f0">llvm::support::little</a></div><div class="ttdef"><b>Definition:</b> <a href="Endian_8h_source.html#l00029">Endian.h:29</a></div></div>
<div class="ttc" id="classllvm_1_1PPCMCCodeEmitter_html_a8cc7b966523b32a8fdafed49d3493257"><div class="ttname"><a href="classllvm_1_1PPCMCCodeEmitter.html#a8cc7b966523b32a8fdafed49d3493257">llvm::PPCMCCodeEmitter::getAbsCondBrEncoding</a></div><div class="ttdeci">unsigned getAbsCondBrEncoding(const MCInst &amp;MI, unsigned OpNo, SmallVectorImpl&lt; MCFixup &gt; &amp;Fixups, const MCSubtargetInfo &amp;STI) const</div><div class="ttdef"><b>Definition:</b> <a href="PPCMCCodeEmitter_8cpp_source.html#l00081">PPCMCCodeEmitter.cpp:81</a></div></div>
<div class="ttc" id="classllvm_1_1PPCMCCodeEmitter_html_a67cba3b3a9fdabb2406c298640611337"><div class="ttname"><a href="classllvm_1_1PPCMCCodeEmitter.html#a67cba3b3a9fdabb2406c298640611337">llvm::PPCMCCodeEmitter::getSPE4DisEncoding</a></div><div class="ttdeci">unsigned getSPE4DisEncoding(const MCInst &amp;MI, unsigned OpNo, SmallVectorImpl&lt; MCFixup &gt; &amp;Fixups, const MCSubtargetInfo &amp;STI) const</div><div class="ttdef"><b>Definition:</b> <a href="PPCMCCodeEmitter_8cpp_source.html#l00177">PPCMCCodeEmitter.cpp:177</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a58202903ffe35789bd984f290d83e11f"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a58202903ffe35789bd984f290d83e11f">llvm::PPCISD::MFOCRF</a></div><div class="ttdoc">R32 = MFOCRF(CRREG, INFLAG) - Represents the MFOCRF instruction. </div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00195">PPCISelLowering.h:195</a></div></div>
<div class="ttc" id="classllvm_1_1MCOperand_html_a14f4488176c546422f858d7adc5c9a90"><div class="ttname"><a href="classllvm_1_1MCOperand.html#a14f4488176c546422f858d7adc5c9a90">llvm::MCOperand::getExpr</a></div><div class="ttdeci">const MCExpr * getExpr() const</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00095">MCInst.h:95</a></div></div>
<div class="ttc" id="MathExtras_8h_html"><div class="ttname"><a href="MathExtras_8h.html">MathExtras.h</a></div></div>
<div class="ttc" id="classllvm_1_1MCInst_html"><div class="ttname"><a href="classllvm_1_1MCInst.html">llvm::MCInst</a></div><div class="ttdoc">Instances of this class represent a single low-level machine instruction. </div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00158">MCInst.h:158</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html">llvm::MCRegisterInfo</a></div><div class="ttdoc">MCRegisterInfo base class - We assume that the target defines a static array of MCRegisterDesc object...</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00128">MCRegisterInfo.h:128</a></div></div>
<div class="ttc" id="classllvm_1_1MCOperand_html_a4509c43893edc940979f690c468664c1"><div class="ttname"><a href="classllvm_1_1MCOperand.html#a4509c43893edc940979f690c468664c1">llvm::MCOperand::getImm</a></div><div class="ttdeci">int64_t getImm() const</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00075">MCInst.h:75</a></div></div>
<div class="ttc" id="AArch64AdvSIMDScalarPass_8cpp_html_aacd2ab195054a3e6a74bfbb9d5d571c8"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a></div><div class="ttdeci">unsigned const MachineRegisterInfo * MRI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">AArch64AdvSIMDScalarPass.cpp:105</a></div></div>
<div class="ttc" id="classllvm_1_1PPCMCCodeEmitter_html_a3b43d16c7783f9a1426af0bd1e903577"><div class="ttname"><a href="classllvm_1_1PPCMCCodeEmitter.html#a3b43d16c7783f9a1426af0bd1e903577">llvm::PPCMCCodeEmitter::getMachineOpValue</a></div><div class="ttdeci">unsigned getMachineOpValue(const MCInst &amp;MI, const MCOperand &amp;MO, SmallVectorImpl&lt; MCFixup &gt; &amp;Fixups, const MCSubtargetInfo &amp;STI) const</div><div class="ttdoc">getMachineOpValue - Return binary encoding of operand. </div><div class="ttdef"><b>Definition:</b> <a href="PPCMCCodeEmitter_8cpp_source.html#l00261">PPCMCCodeEmitter.cpp:261</a></div></div>
<div class="ttc" id="BuiltinGCs_8cpp_html_a6742d2e0a668baf1196ec69e158d5f15"><div class="ttname"><a href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a></div><div class="ttdeci">static GCRegistry::Add&lt; CoreCLRGC &gt; E(&quot;coreclr&quot;, &quot;CoreCLR-compatible GC&quot;)</div></div>
<div class="ttc" id="classllvm_1_1MCCodeEmitter_html"><div class="ttname"><a href="classllvm_1_1MCCodeEmitter.html">llvm::MCCodeEmitter</a></div><div class="ttdoc">MCCodeEmitter - Generic instruction encoding interface. </div><div class="ttdef"><b>Definition:</b> <a href="MCCodeEmitter_8h_source.html#l00021">MCCodeEmitter.h:21</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrInfo_html"><div class="ttname"><a href="classllvm_1_1MCInstrInfo.html">llvm::MCInstrInfo</a></div><div class="ttdoc">Interface to description of machine instruction set. </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrInfo_8h_source.html#l00023">MCInstrInfo.h:23</a></div></div>
<div class="ttc" id="namespacellvm_html_a84cef097f15848752272d38769011f58"><div class="ttname"><a href="namespacellvm.html#a84cef097f15848752272d38769011f58">llvm::MCFixupKind</a></div><div class="ttdeci">MCFixupKind</div><div class="ttdoc">Extensible enumeration to represent the type of a fixup. </div><div class="ttdef"><b>Definition:</b> <a href="MCFixup_8h_source.html#l00022">MCFixup.h:22</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPC_html_aa53de88164b98be6cd073da9543c0450a058440145aa9ecc1725824fc1a47d50d"><div class="ttname"><a href="namespacellvm_1_1PPC.html#aa53de88164b98be6cd073da9543c0450a058440145aa9ecc1725824fc1a47d50d">llvm::PPC::fixup_ppc_br24</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCFixupKinds_8h_source.html#l00020">PPCFixupKinds.h:20</a></div></div>
<div class="ttc" id="classllvm_1_1PPCMCCodeEmitter_html_ae186e65687f01ac2677f16d1f52c9ac2"><div class="ttname"><a href="classllvm_1_1PPCMCCodeEmitter.html#ae186e65687f01ac2677f16d1f52c9ac2">llvm::PPCMCCodeEmitter::getInstSizeInBytes</a></div><div class="ttdeci">unsigned getInstSizeInBytes(const MCInst &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="PPCMCCodeEmitter_8cpp_source.html#l00313">PPCMCCodeEmitter.cpp:313</a></div></div>
<div class="ttc" id="classllvm_1_1PPCMCCodeEmitter_html"><div class="ttname"><a href="classllvm_1_1PPCMCCodeEmitter.html">llvm::PPCMCCodeEmitter</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCMCCodeEmitter_8h_source.html#l00025">PPCMCCodeEmitter.h:25</a></div></div>
<div class="ttc" id="classllvm_1_1MCInst_html_a3c5c7109f398fdca515509e2284cd8c0"><div class="ttname"><a href="classllvm_1_1MCInst.html#a3c5c7109f398fdca515509e2284cd8c0">llvm::MCInst::getNumOperands</a></div><div class="ttdeci">unsigned getNumOperands() const</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00182">MCInst.h:182</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html_a8ce9439c5f364d8b85930e0ee689bbb8"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#a8ce9439c5f364d8b85930e0ee689bbb8">llvm::MCRegisterInfo::getEncodingValue</a></div><div class="ttdeci">uint16_t getEncodingValue(MCRegister RegNo) const</div><div class="ttdoc">Returns the encoding for RegNo. </div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00546">MCRegisterInfo.h:546</a></div></div>
<div class="ttc" id="classllvm_1_1Triple_html_ab61d338cbe7892ab484e97c9b0c8c8c9"><div class="ttname"><a href="classllvm_1_1Triple.html#ab61d338cbe7892ab484e97c9b0c8c8c9">llvm::Triple::isPPC64</a></div><div class="ttdeci">bool isPPC64() const</div><div class="ttdoc">Tests whether the target is 64-bit PowerPC (little and big endian). </div><div class="ttdef"><b>Definition:</b> <a href="Triple_8h_source.html#l00725">Triple.h:725</a></div></div>
<div class="ttc" id="namespacellvm_1_1tgtok_html_abbc5259d649363016626e2529fabe0c5a3c0710aa6b054662f67b480712fa2b95"><div class="ttname"><a href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5a3c0710aa6b054662f67b480712fa2b95">llvm::tgtok::Bits</a></div><div class="ttdef"><b>Definition:</b> <a href="TGLexer_8h_source.html#l00049">TGLexer.h:49</a></div></div>
<div class="ttc" id="classllvm_1_1MCFixup_html_abdf37854fa6eb68017b96486df443a32"><div class="ttname"><a href="classllvm_1_1MCFixup.html#abdf37854fa6eb68017b96486df443a32">llvm::MCFixup::create</a></div><div class="ttdeci">static MCFixup create(uint32_t Offset, const MCExpr *Value, MCFixupKind Kind, SMLoc Loc=SMLoc())</div><div class="ttdef"><b>Definition:</b> <a href="MCFixup_8h_source.html#l00093">MCFixup.h:93</a></div></div>
<div class="ttc" id="EndianStream_8h_html"><div class="ttname"><a href="EndianStream_8h.html">EndianStream.h</a></div></div>
<div class="ttc" id="Support_2ErrorHandling_8h_html_ace243f5c25697a1107cce46626b3dc94"><div class="ttname"><a href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a></div><div class="ttdeci">#define llvm_unreachable(msg)</div><div class="ttdoc">Marks that the current location is not supposed to be reachable. </div><div class="ttdef"><b>Definition:</b> <a href="Support_2ErrorHandling_8h_source.html#l00135">ErrorHandling.h:135</a></div></div>
<div class="ttc" id="classllvm_1_1PPCMCCodeEmitter_html_a81a37bd3125d89249cfd0f8dce37dbd7"><div class="ttname"><a href="classllvm_1_1PPCMCCodeEmitter.html#a81a37bd3125d89249cfd0f8dce37dbd7">llvm::PPCMCCodeEmitter::getSPE2DisEncoding</a></div><div class="ttdeci">unsigned getSPE2DisEncoding(const MCInst &amp;MI, unsigned OpNo, SmallVectorImpl&lt; MCFixup &gt; &amp;Fixups, const MCSubtargetInfo &amp;STI) const</div><div class="ttdef"><b>Definition:</b> <a href="PPCMCCodeEmitter_8cpp_source.html#l00192">PPCMCCodeEmitter.cpp:192</a></div></div>
<div class="ttc" id="classllvm_1_1Triple_html"><div class="ttname"><a href="classllvm_1_1Triple.html">llvm::Triple</a></div><div class="ttdoc">Triple - Helper class for working with autoconf configuration names. </div><div class="ttdef"><b>Definition:</b> <a href="Triple_8h_source.html#l00043">Triple.h:43</a></div></div>
<div class="ttc" id="classllvm_1_1PPCMCCodeEmitter_html_a57cdd8a982932b98e0898c025a0063fd"><div class="ttname"><a href="classllvm_1_1PPCMCCodeEmitter.html#a57cdd8a982932b98e0898c025a0063fd">llvm::PPCMCCodeEmitter::getMemRIXEncoding</a></div><div class="ttdeci">unsigned getMemRIXEncoding(const MCInst &amp;MI, unsigned OpNo, SmallVectorImpl&lt; MCFixup &gt; &amp;Fixups, const MCSubtargetInfo &amp;STI) const</div><div class="ttdef"><b>Definition:</b> <a href="PPCMCCodeEmitter_8cpp_source.html#l00123">PPCMCCodeEmitter.cpp:123</a></div></div>
<div class="ttc" id="MCRegisterInfo_8h_html"><div class="ttname"><a href="MCRegisterInfo_8h.html">MCRegisterInfo.h</a></div></div>
<div class="ttc" id="classuint32__t_html"><div class="ttname"><a href="classuint32__t.html">uint32_t</a></div></div>
<div class="ttc" id="classllvm_1_1PPCMCCodeEmitter_html_ac28af26860539a056593fb85a02bd033"><div class="ttname"><a href="classllvm_1_1PPCMCCodeEmitter.html#ac28af26860539a056593fb85a02bd033">llvm::PPCMCCodeEmitter::getBinaryCodeForInstr</a></div><div class="ttdeci">uint64_t getBinaryCodeForInstr(const MCInst &amp;MI, SmallVectorImpl&lt; MCFixup &gt; &amp;Fixups, const MCSubtargetInfo &amp;STI) const</div></div>
<div class="ttc" id="classllvm_1_1PPCInstrInfo_html_afd73e5d524894500c034b811457a29e2"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#afd73e5d524894500c034b811457a29e2">llvm::PPCInstrInfo::getRegNumForOperand</a></div><div class="ttdeci">static unsigned getRegNumForOperand(const MCInstrDesc &amp;Desc, unsigned Reg, unsigned OpNo)</div><div class="ttdoc">getRegNumForOperand - some operands use different numbering schemes for the same registers. </div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8h_source.html#l00465">PPCInstrInfo.h:465</a></div></div>
<div class="ttc" id="PPCFixupKinds_8h_html"><div class="ttname"><a href="PPCFixupKinds_8h.html">PPCFixupKinds.h</a></div></div>
<div class="ttc" id="PPCMCCodeEmitter_8cpp_html_a9006cdc64075ce6bfc5842d1445c26d1"><div class="ttname"><a href="PPCMCCodeEmitter_8cpp.html#a9006cdc64075ce6bfc5842d1445c26d1">getOpIdxForMO</a></div><div class="ttdeci">static unsigned getOpIdxForMO(const MCInst &amp;MI, const MCOperand &amp;MO)</div><div class="ttdef"><b>Definition:</b> <a href="PPCMCCodeEmitter_8cpp_source.html#l00250">PPCMCCodeEmitter.cpp:250</a></div></div>
<div class="ttc" id="classllvm_1_1MCInst_html_acbb3f55fde9c5a7f25402bcb0000e30c"><div class="ttname"><a href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">llvm::MCInst::getOperand</a></div><div class="ttdeci">const MCOperand &amp; getOperand(unsigned i) const</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00180">MCInst.h:180</a></div></div>
<div class="ttc" id="Support_2ErrorHandling_8h_html"><div class="ttname"><a href="Support_2ErrorHandling_8h.html">ErrorHandling.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1support_html_ae0a227ae1b2ada1da82b40479251862c"><div class="ttname"><a href="namespacellvm_1_1support.html#ae0a227ae1b2ada1da82b40479251862c">llvm::support::endianness</a></div><div class="ttdeci">endianness</div><div class="ttdef"><b>Definition:</b> <a href="Endian_8h_source.html#l00029">Endian.h:29</a></div></div>
<div class="ttc" id="PPCMCCodeEmitter_8h_html"><div class="ttname"><a href="PPCMCCodeEmitter_8h.html">PPCMCCodeEmitter.h</a></div></div>
<div class="ttc" id="classllvm_1_1PPCMCCodeEmitter_html_a62af4354feb24bedc02c1c2f1f7fdd11"><div class="ttname"><a href="classllvm_1_1PPCMCCodeEmitter.html#a62af4354feb24bedc02c1c2f1f7fdd11">llvm::PPCMCCodeEmitter::getDirectBrEncoding</a></div><div class="ttdeci">unsigned getDirectBrEncoding(const MCInst &amp;MI, unsigned OpNo, SmallVectorImpl&lt; MCFixup &gt; &amp;Fixups, const MCSubtargetInfo &amp;STI) const</div><div class="ttdef"><b>Definition:</b> <a href="PPCMCCodeEmitter_8cpp_source.html#l00043">PPCMCCodeEmitter.cpp:43</a></div></div>
<div class="ttc" id="classllvm_1_1PPCMCCodeEmitter_html_ae86b5ecb43dc109bc0648fe697e8599a"><div class="ttname"><a href="classllvm_1_1PPCMCCodeEmitter.html#ae86b5ecb43dc109bc0648fe697e8599a">llvm::PPCMCCodeEmitter::getTLSCallEncoding</a></div><div class="ttdeci">unsigned getTLSCallEncoding(const MCInst &amp;MI, unsigned OpNo, SmallVectorImpl&lt; MCFixup &gt; &amp;Fixups, const MCSubtargetInfo &amp;STI) const</div><div class="ttdef"><b>Definition:</b> <a href="PPCMCCodeEmitter_8cpp_source.html#l00223">PPCMCCodeEmitter.cpp:223</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPC_html_aa53de88164b98be6cd073da9543c0450aa91622fd93be671ff6340f4a1716fc57"><div class="ttname"><a href="namespacellvm_1_1PPC.html#aa53de88164b98be6cd073da9543c0450aa91622fd93be671ff6340f4a1716fc57">llvm::PPC::fixup_ppc_half16ds</a></div><div class="ttdoc">A 14-bit fixup corresponding to lo16(_foo) with implied 2 zero bits for instrs like &amp;#39;std&amp;#39;...</div><div class="ttdef"><b>Definition:</b> <a href="PPCFixupKinds_8h_source.html#l00037">PPCFixupKinds.h:37</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrInfo_html_a0587abbded61717d8a153b7e5bfdbfed"><div class="ttname"><a href="classllvm_1_1MCInstrInfo.html#a0587abbded61717d8a153b7e5bfdbfed">llvm::MCInstrInfo::get</a></div><div class="ttdeci">const MCInstrDesc &amp; get(unsigned Opcode) const</div><div class="ttdoc">Return the machine instruction descriptor that corresponds to the specified instruction opcode...</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrInfo_8h_source.html#l00044">MCInstrInfo.h:44</a></div></div>
<div class="ttc" id="classllvm_1_1MCSubtargetInfo_html"><div class="ttname"><a href="classllvm_1_1MCSubtargetInfo.html">llvm::MCSubtargetInfo</a></div><div class="ttdoc">Generic base class for all target subtargets. </div><div class="ttdef"><b>Definition:</b> <a href="MCSubtargetInfo_8h_source.html#l00074">MCSubtargetInfo.h:74</a></div></div>
<div class="ttc" id="classllvm_1_1PPCMCCodeEmitter_html_a515b5d856637a3aa4db2481bcb4acee9"><div class="ttname"><a href="classllvm_1_1PPCMCCodeEmitter.html#a515b5d856637a3aa4db2481bcb4acee9">llvm::PPCMCCodeEmitter::getSPE8DisEncoding</a></div><div class="ttdeci">unsigned getSPE8DisEncoding(const MCInst &amp;MI, unsigned OpNo, SmallVectorImpl&lt; MCFixup &gt; &amp;Fixups, const MCSubtargetInfo &amp;STI) const</div><div class="ttdef"><b>Definition:</b> <a href="PPCMCCodeEmitter_8cpp_source.html#l00162">PPCMCCodeEmitter.cpp:162</a></div></div>
<div class="ttc" id="Profile_8cpp_html_a1f5ab05b3305a959d954b796c63807c4"><div class="ttname"><a href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a></div><div class="ttdeci">uint32_t Size</div><div class="ttdef"><b>Definition:</b> <a href="Profile_8cpp_source.html#l00046">Profile.cpp:46</a></div></div>
<div class="ttc" id="SILowerControlFlow_8cpp_html_a4868c5d81c5ccc98c47aeab6244346a0"><div class="ttname"><a href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a></div><div class="ttdeci">assert(ImpDefSCC.getReg()==AMDGPU::SCC &amp;&amp;ImpDefSCC.isDef())</div></div>
<div class="ttc" id="classllvm_1_1MCContext_html_a4c59f0784e520b79b9965b489ab21ceb"><div class="ttname"><a href="classllvm_1_1MCContext.html#a4c59f0784e520b79b9965b489ab21ceb">llvm::MCContext::getRegisterInfo</a></div><div class="ttdeci">const MCRegisterInfo * getRegisterInfo() const</div><div class="ttdef"><b>Definition:</b> <a href="MCContext_8h_source.html#l00320">MCContext.h:320</a></div></div>
<div class="ttc" id="SmallVector_8h_html"><div class="ttname"><a href="SmallVector_8h.html">SmallVector.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1SendMsg_html_a8594419a4ddfad2c9a79279c490e466d"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">llvm::AMDGPU::SendMsg::Op</a></div><div class="ttdeci">Op</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00278">SIDefines.h:278</a></div></div>
<div class="ttc" id="classllvm_1_1raw__ostream_html"><div class="ttname"><a href="classllvm_1_1raw__ostream.html">llvm::raw_ostream</a></div><div class="ttdoc">This class implements an extremely fast bulk output stream that can only output to a stream...</div><div class="ttdef"><b>Definition:</b> <a href="raw__ostream_8h_source.html#l00046">raw_ostream.h:46</a></div></div>
<div class="ttc" id="classllvm_1_1PPCMCCodeEmitter_html_aef6b4545f54217784c3e8f8d62181ae4"><div class="ttname"><a href="classllvm_1_1PPCMCCodeEmitter.html#aef6b4545f54217784c3e8f8d62181ae4">llvm::PPCMCCodeEmitter::get_crbitm_encoding</a></div><div class="ttdeci">unsigned get_crbitm_encoding(const MCInst &amp;MI, unsigned OpNo, SmallVectorImpl&lt; MCFixup &gt; &amp;Fixups, const MCSubtargetInfo &amp;STI) const</div><div class="ttdef"><b>Definition:</b> <a href="PPCMCCodeEmitter_8cpp_source.html#l00236">PPCMCCodeEmitter.cpp:236</a></div></div>
<div class="ttc" id="namespacellvm_html_aa85ac650785a53f42a7c2be9b789e21aa7a174c5ecacde605b3eab3f7996ab6c4"><div class="ttname"><a href="namespacellvm.html#aa85ac650785a53f42a7c2be9b789e21aa7a174c5ecacde605b3eab3f7996ab6c4">llvm::TT</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8h_source.html#l00496">ARMBaseInstrInfo.h:496</a></div></div>
<div class="ttc" id="IRTranslator_8cpp_html_abe44dfdea65b4f7e11e0a608ab708b76"><div class="ttname"><a href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a></div><div class="ttdeci">IRTranslator LLVM IR MI</div><div class="ttdef"><b>Definition:</b> <a href="IRTranslator_8cpp_source.html#l00093">IRTranslator.cpp:93</a></div></div>
<div class="ttc" id="MCInstrDesc_8h_html"><div class="ttname"><a href="MCInstrDesc_8h.html">MCInstrDesc.h</a></div></div>
<div class="ttc" id="raw__ostream_8h_html"><div class="ttname"><a href="raw__ostream_8h.html">raw_ostream.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPC_html_aa53de88164b98be6cd073da9543c0450a7c601a9dd02f749390ca0dc194c22e0f"><div class="ttname"><a href="namespacellvm_1_1PPC.html#aa53de88164b98be6cd073da9543c0450a7c601a9dd02f749390ca0dc194c22e0f">llvm::PPC::fixup_ppc_brcond14</a></div><div class="ttdoc">14-bit PC relative relocation for conditional branches. </div><div class="ttdef"><b>Definition:</b> <a href="PPCFixupKinds_8h_source.html#l00023">PPCFixupKinds.h:23</a></div></div>
<div class="ttc" id="classllvm_1_1PPCMCCodeEmitter_html_a19648643b2a3316cc1fa4d2bc61fd50f"><div class="ttname"><a href="classllvm_1_1PPCMCCodeEmitter.html#a19648643b2a3316cc1fa4d2bc61fd50f">llvm::PPCMCCodeEmitter::getAbsDirectBrEncoding</a></div><div class="ttdeci">unsigned getAbsDirectBrEncoding(const MCInst &amp;MI, unsigned OpNo, SmallVectorImpl&lt; MCFixup &gt; &amp;Fixups, const MCSubtargetInfo &amp;STI) const</div><div class="ttdef"><b>Definition:</b> <a href="PPCMCCodeEmitter_8cpp_source.html#l00068">PPCMCCodeEmitter.cpp:68</a></div></div>
<div class="ttc" id="classllvm_1_1MCInst_html_a5c26b1db954c27889986dba3b310a8e4"><div class="ttname"><a href="classllvm_1_1MCInst.html#a5c26b1db954c27889986dba3b310a8e4">llvm::MCInst::getOpcode</a></div><div class="ttdeci">unsigned getOpcode() const</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00172">MCInst.h:172</a></div></div>
<div class="ttc" id="namespacellvm_html_ae4ac99da28c2d9f17b8e8864697148f1"><div class="ttname"><a href="namespacellvm.html#ae4ac99da28c2d9f17b8e8864697148f1">llvm::reverseBits</a></div><div class="ttdeci">T reverseBits(T Val)</div><div class="ttdoc">Reverse the bits in Val. </div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00305">MathExtras.h:305</a></div></div>
<div class="ttc" id="classllvm_1_1MCOperand_html"><div class="ttname"><a href="classllvm_1_1MCOperand.html">llvm::MCOperand</a></div><div class="ttdoc">Instances of this class represent operands of the MCInst class. </div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00034">MCInst.h:34</a></div></div>
<div class="ttc" id="namespacellvm_html_a332285adac16b1bf9a23285a3ff1b871"><div class="ttname"><a href="namespacellvm.html#a332285adac16b1bf9a23285a3ff1b871">llvm::createPPCMCCodeEmitter</a></div><div class="ttdeci">MCCodeEmitter * createPPCMCCodeEmitter(const MCInstrInfo &amp;MCII, const MCRegisterInfo &amp;MRI, MCContext &amp;Ctx)</div><div class="ttdef"><b>Definition:</b> <a href="PPCMCCodeEmitter_8cpp_source.html#l00036">PPCMCCodeEmitter.cpp:36</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_ad675c21464eb38c355e73c7f72f8160b"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#ad675c21464eb38c355e73c7f72f8160b">llvm::MCInstrDesc::getSize</a></div><div class="ttdeci">unsigned getSize() const</div><div class="ttdoc">Return the number of bytes in the encoding of this instruction, or zero if the encoding size cannot b...</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00623">MCInstrDesc.h:623</a></div></div>
<div class="ttc" id="MCFixup_8h_html"><div class="ttname"><a href="MCFixup_8h.html">MCFixup.h</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Mar 24 2020 13:12:33 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
