sorted 0
sorted 0
sorted 0
sorted 0
sorted 0
1.366721
instruction cache misses l1

  l1 cache instruction misses                                 6395000

