Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Jan 16 12:36:33 2024
| Host         : haolaptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file clk_1m_1_timing_summary_routed.rpt -pb clk_1m_1_timing_summary_routed.pb -rpx clk_1m_1_timing_summary_routed.rpx -warn_on_violation
| Design       : clk_1m_1
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.909        0.000                      0                   28        0.387        0.000                      0                   28        4.500        0.000                       0                    29  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.909        0.000                      0                   28        0.387        0.000                      0                   28        4.500        0.000                       0                    29  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.909ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.387ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.909ns  (required time - arrival time)
  Source:                 count_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.061ns  (logic 1.058ns (26.052%)  route 3.003ns (73.948%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.638     5.159    clk_100M_IBUF_BUFG
    SLICE_X0Y6           FDCE                                         r  count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDCE (Prop_fdce_C_Q)         0.456     5.615 f  count_reg[22]/Q
                         net (fo=2, routed)           0.743     6.358    count_reg_n_0_[22]
    SLICE_X0Y6           LUT4 (Prop_lut4_I0_O)        0.124     6.482 r  count[26]_i_6/O
                         net (fo=1, routed)           1.014     7.496    count[26]_i_6_n_0
    SLICE_X0Y5           LUT5 (Prop_lut5_I3_O)        0.152     7.648 r  count[26]_i_2/O
                         net (fo=27, routed)          1.246     8.894    count[26]_i_2_n_0
    SLICE_X0Y1           LUT4 (Prop_lut4_I0_O)        0.326     9.220 r  count[1]_i_1/O
                         net (fo=1, routed)           0.000     9.220    count[1]
    SLICE_X0Y1           FDCE                                         r  count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk_100M
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.520    14.861    clk_100M_IBUF_BUFG
    SLICE_X0Y1           FDCE                                         r  count_reg[1]/C
                         clock pessimism              0.274    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X0Y1           FDCE (Setup_fdce_C_D)        0.029    15.129    count_reg[1]
  -------------------------------------------------------------------
                         required time                         15.129    
                         arrival time                          -9.220    
  -------------------------------------------------------------------
                         slack                                  5.909    

Slack (MET) :             5.918ns  (required time - arrival time)
  Source:                 count_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.054ns  (logic 1.058ns (26.099%)  route 2.996ns (73.901%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.638     5.159    clk_100M_IBUF_BUFG
    SLICE_X0Y6           FDCE                                         r  count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDCE (Prop_fdce_C_Q)         0.456     5.615 f  count_reg[22]/Q
                         net (fo=2, routed)           0.743     6.358    count_reg_n_0_[22]
    SLICE_X0Y6           LUT4 (Prop_lut4_I0_O)        0.124     6.482 r  count[26]_i_6/O
                         net (fo=1, routed)           1.014     7.496    count[26]_i_6_n_0
    SLICE_X0Y5           LUT5 (Prop_lut5_I3_O)        0.152     7.648 r  count[26]_i_2/O
                         net (fo=27, routed)          1.239     8.887    count[26]_i_2_n_0
    SLICE_X0Y1           LUT4 (Prop_lut4_I0_O)        0.326     9.213 r  count[2]_i_1/O
                         net (fo=1, routed)           0.000     9.213    count[2]
    SLICE_X0Y1           FDCE                                         r  count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk_100M
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.520    14.861    clk_100M_IBUF_BUFG
    SLICE_X0Y1           FDCE                                         r  count_reg[2]/C
                         clock pessimism              0.274    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X0Y1           FDCE (Setup_fdce_C_D)        0.031    15.131    count_reg[2]
  -------------------------------------------------------------------
                         required time                         15.131    
                         arrival time                          -9.213    
  -------------------------------------------------------------------
                         slack                                  5.918    

Slack (MET) :             5.927ns  (required time - arrival time)
  Source:                 count_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.089ns  (logic 1.086ns (26.558%)  route 3.003ns (73.442%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.638     5.159    clk_100M_IBUF_BUFG
    SLICE_X0Y6           FDCE                                         r  count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDCE (Prop_fdce_C_Q)         0.456     5.615 f  count_reg[22]/Q
                         net (fo=2, routed)           0.743     6.358    count_reg_n_0_[22]
    SLICE_X0Y6           LUT4 (Prop_lut4_I0_O)        0.124     6.482 r  count[26]_i_6/O
                         net (fo=1, routed)           1.014     7.496    count[26]_i_6_n_0
    SLICE_X0Y5           LUT5 (Prop_lut5_I3_O)        0.152     7.648 r  count[26]_i_2/O
                         net (fo=27, routed)          1.246     8.894    count[26]_i_2_n_0
    SLICE_X0Y1           LUT4 (Prop_lut4_I0_O)        0.354     9.248 r  count[3]_i_1/O
                         net (fo=1, routed)           0.000     9.248    count[3]
    SLICE_X0Y1           FDCE                                         r  count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk_100M
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.520    14.861    clk_100M_IBUF_BUFG
    SLICE_X0Y1           FDCE                                         r  count_reg[3]/C
                         clock pessimism              0.274    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X0Y1           FDCE (Setup_fdce_C_D)        0.075    15.175    count_reg[3]
  -------------------------------------------------------------------
                         required time                         15.175    
                         arrival time                          -9.248    
  -------------------------------------------------------------------
                         slack                                  5.927    

Slack (MET) :             5.934ns  (required time - arrival time)
  Source:                 count_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.082ns  (logic 1.086ns (26.605%)  route 2.996ns (73.395%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.638     5.159    clk_100M_IBUF_BUFG
    SLICE_X0Y6           FDCE                                         r  count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDCE (Prop_fdce_C_Q)         0.456     5.615 f  count_reg[22]/Q
                         net (fo=2, routed)           0.743     6.358    count_reg_n_0_[22]
    SLICE_X0Y6           LUT4 (Prop_lut4_I0_O)        0.124     6.482 r  count[26]_i_6/O
                         net (fo=1, routed)           1.014     7.496    count[26]_i_6_n_0
    SLICE_X0Y5           LUT5 (Prop_lut5_I3_O)        0.152     7.648 r  count[26]_i_2/O
                         net (fo=27, routed)          1.239     8.887    count[26]_i_2_n_0
    SLICE_X0Y1           LUT4 (Prop_lut4_I0_O)        0.354     9.241 r  count[4]_i_1/O
                         net (fo=1, routed)           0.000     9.241    count[4]
    SLICE_X0Y1           FDCE                                         r  count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk_100M
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.520    14.861    clk_100M_IBUF_BUFG
    SLICE_X0Y1           FDCE                                         r  count_reg[4]/C
                         clock pessimism              0.274    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X0Y1           FDCE (Setup_fdce_C_D)        0.075    15.175    count_reg[4]
  -------------------------------------------------------------------
                         required time                         15.175    
                         arrival time                          -9.241    
  -------------------------------------------------------------------
                         slack                                  5.934    

Slack (MET) :             5.983ns  (required time - arrival time)
  Source:                 count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.987ns  (logic 2.112ns (52.973%)  route 1.875ns (47.027%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.639     5.160    clk_100M_IBUF_BUFG
    SLICE_X0Y2           FDCE                                         r  count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDCE (Prop_fdce_C_Q)         0.419     5.579 r  count_reg[9]/Q
                         net (fo=2, routed)           0.629     6.208    count_reg_n_0_[9]
    SLICE_X1Y3           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.828     7.036 r  count_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.036    count_reg[12]_i_2_n_0
    SLICE_X1Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.150 r  count_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.150    count_reg[16]_i_2_n_0
    SLICE_X1Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.264 r  count_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.264    count_reg[20]_i_2_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.598 r  count_reg[24]_i_2/O[1]
                         net (fo=1, routed)           1.246     8.844    data0[22]
    SLICE_X0Y6           LUT4 (Prop_lut4_I3_O)        0.303     9.147 r  count[22]_i_1/O
                         net (fo=1, routed)           0.000     9.147    count[22]
    SLICE_X0Y6           FDCE                                         r  count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk_100M
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.519    14.860    clk_100M_IBUF_BUFG
    SLICE_X0Y6           FDCE                                         r  count_reg[22]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X0Y6           FDCE (Setup_fdce_C_D)        0.031    15.130    count_reg[22]
  -------------------------------------------------------------------
                         required time                         15.130    
                         arrival time                          -9.147    
  -------------------------------------------------------------------
                         slack                                  5.983    

Slack (MET) :             6.058ns  (required time - arrival time)
  Source:                 count_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.912ns  (logic 1.058ns (27.045%)  route 2.854ns (72.955%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.638     5.159    clk_100M_IBUF_BUFG
    SLICE_X0Y6           FDCE                                         r  count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDCE (Prop_fdce_C_Q)         0.456     5.615 f  count_reg[22]/Q
                         net (fo=2, routed)           0.743     6.358    count_reg_n_0_[22]
    SLICE_X0Y6           LUT4 (Prop_lut4_I0_O)        0.124     6.482 r  count[26]_i_6/O
                         net (fo=1, routed)           1.014     7.496    count[26]_i_6_n_0
    SLICE_X0Y5           LUT5 (Prop_lut5_I3_O)        0.152     7.648 r  count[26]_i_2/O
                         net (fo=27, routed)          1.097     8.745    count[26]_i_2_n_0
    SLICE_X0Y2           LUT4 (Prop_lut4_I0_O)        0.326     9.071 r  count[5]_i_1/O
                         net (fo=1, routed)           0.000     9.071    count[5]
    SLICE_X0Y2           FDCE                                         r  count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk_100M
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.520    14.861    clk_100M_IBUF_BUFG
    SLICE_X0Y2           FDCE                                         r  count_reg[5]/C
                         clock pessimism              0.274    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X0Y2           FDCE (Setup_fdce_C_D)        0.029    15.129    count_reg[5]
  -------------------------------------------------------------------
                         required time                         15.129    
                         arrival time                          -9.071    
  -------------------------------------------------------------------
                         slack                                  6.058    

Slack (MET) :             6.076ns  (required time - arrival time)
  Source:                 count_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.940ns  (logic 1.086ns (27.563%)  route 2.854ns (72.437%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.638     5.159    clk_100M_IBUF_BUFG
    SLICE_X0Y6           FDCE                                         r  count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDCE (Prop_fdce_C_Q)         0.456     5.615 f  count_reg[22]/Q
                         net (fo=2, routed)           0.743     6.358    count_reg_n_0_[22]
    SLICE_X0Y6           LUT4 (Prop_lut4_I0_O)        0.124     6.482 r  count[26]_i_6/O
                         net (fo=1, routed)           1.014     7.496    count[26]_i_6_n_0
    SLICE_X0Y5           LUT5 (Prop_lut5_I3_O)        0.152     7.648 r  count[26]_i_2/O
                         net (fo=27, routed)          1.097     8.745    count[26]_i_2_n_0
    SLICE_X0Y2           LUT4 (Prop_lut4_I0_O)        0.354     9.099 r  count[7]_i_1/O
                         net (fo=1, routed)           0.000     9.099    count[7]
    SLICE_X0Y2           FDCE                                         r  count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk_100M
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.520    14.861    clk_100M_IBUF_BUFG
    SLICE_X0Y2           FDCE                                         r  count_reg[7]/C
                         clock pessimism              0.274    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X0Y2           FDCE (Setup_fdce_C_D)        0.075    15.175    count_reg[7]
  -------------------------------------------------------------------
                         required time                         15.175    
                         arrival time                          -9.099    
  -------------------------------------------------------------------
                         slack                                  6.076    

Slack (MET) :             6.095ns  (required time - arrival time)
  Source:                 count_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.877ns  (logic 1.058ns (27.290%)  route 2.819ns (72.710%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.638     5.159    clk_100M_IBUF_BUFG
    SLICE_X0Y6           FDCE                                         r  count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDCE (Prop_fdce_C_Q)         0.456     5.615 f  count_reg[22]/Q
                         net (fo=2, routed)           0.743     6.358    count_reg_n_0_[22]
    SLICE_X0Y6           LUT4 (Prop_lut4_I0_O)        0.124     6.482 r  count[26]_i_6/O
                         net (fo=1, routed)           1.014     7.496    count[26]_i_6_n_0
    SLICE_X0Y5           LUT5 (Prop_lut5_I3_O)        0.152     7.648 r  count[26]_i_2/O
                         net (fo=27, routed)          1.062     8.710    count[26]_i_2_n_0
    SLICE_X0Y2           LUT4 (Prop_lut4_I0_O)        0.326     9.036 r  count[8]_i_1/O
                         net (fo=1, routed)           0.000     9.036    count[8]
    SLICE_X0Y2           FDCE                                         r  count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk_100M
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.520    14.861    clk_100M_IBUF_BUFG
    SLICE_X0Y2           FDCE                                         r  count_reg[8]/C
                         clock pessimism              0.274    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X0Y2           FDCE (Setup_fdce_C_D)        0.031    15.131    count_reg[8]
  -------------------------------------------------------------------
                         required time                         15.131    
                         arrival time                          -9.036    
  -------------------------------------------------------------------
                         slack                                  6.095    

Slack (MET) :             6.095ns  (required time - arrival time)
  Source:                 count_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.875ns  (logic 1.058ns (27.301%)  route 2.817ns (72.699%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.638     5.159    clk_100M_IBUF_BUFG
    SLICE_X0Y6           FDCE                                         r  count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDCE (Prop_fdce_C_Q)         0.456     5.615 f  count_reg[22]/Q
                         net (fo=2, routed)           0.743     6.358    count_reg_n_0_[22]
    SLICE_X0Y6           LUT4 (Prop_lut4_I0_O)        0.124     6.482 r  count[26]_i_6/O
                         net (fo=1, routed)           1.014     7.496    count[26]_i_6_n_0
    SLICE_X0Y5           LUT5 (Prop_lut5_I3_O)        0.152     7.648 r  count[26]_i_2/O
                         net (fo=27, routed)          1.061     8.709    count[26]_i_2_n_0
    SLICE_X0Y3           LUT4 (Prop_lut4_I0_O)        0.326     9.035 r  count[10]_i_1/O
                         net (fo=1, routed)           0.000     9.035    count[10]
    SLICE_X0Y3           FDCE                                         r  count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk_100M
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.519    14.860    clk_100M_IBUF_BUFG
    SLICE_X0Y3           FDCE                                         r  count_reg[10]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X0Y3           FDCE (Setup_fdce_C_D)        0.031    15.130    count_reg[10]
  -------------------------------------------------------------------
                         required time                         15.130    
                         arrival time                          -9.035    
  -------------------------------------------------------------------
                         slack                                  6.095    

Slack (MET) :             6.111ns  (required time - arrival time)
  Source:                 count_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.905ns  (logic 1.086ns (27.812%)  route 2.819ns (72.188%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.638     5.159    clk_100M_IBUF_BUFG
    SLICE_X0Y6           FDCE                                         r  count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDCE (Prop_fdce_C_Q)         0.456     5.615 f  count_reg[22]/Q
                         net (fo=2, routed)           0.743     6.358    count_reg_n_0_[22]
    SLICE_X0Y6           LUT4 (Prop_lut4_I0_O)        0.124     6.482 r  count[26]_i_6/O
                         net (fo=1, routed)           1.014     7.496    count[26]_i_6_n_0
    SLICE_X0Y5           LUT5 (Prop_lut5_I3_O)        0.152     7.648 r  count[26]_i_2/O
                         net (fo=27, routed)          1.062     8.710    count[26]_i_2_n_0
    SLICE_X0Y2           LUT4 (Prop_lut4_I0_O)        0.354     9.064 r  count[9]_i_1/O
                         net (fo=1, routed)           0.000     9.064    count[9]
    SLICE_X0Y2           FDCE                                         r  count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk_100M
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.520    14.861    clk_100M_IBUF_BUFG
    SLICE_X0Y2           FDCE                                         r  count_reg[9]/C
                         clock pessimism              0.274    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X0Y2           FDCE (Setup_fdce_C_D)        0.075    15.175    count_reg[9]
  -------------------------------------------------------------------
                         required time                         15.175    
                         arrival time                          -9.064    
  -------------------------------------------------------------------
                         slack                                  6.111    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.186ns (41.299%)  route 0.264ns (58.701%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.595     1.478    clk_100M_IBUF_BUFG
    SLICE_X1Y5           FDCE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDCE (Prop_fdce_C_Q)         0.141     1.619 f  count_reg[0]/Q
                         net (fo=3, routed)           0.109     1.728    count_reg_n_0_[0]
    SLICE_X0Y5           LUT1 (Prop_lut1_I0_O)        0.045     1.773 r  count[0]_i_1/O
                         net (fo=1, routed)           0.155     1.929    count[0]
    SLICE_X1Y5           FDCE                                         r  count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.866     1.993    clk_100M_IBUF_BUFG
    SLICE_X1Y5           FDCE                                         r  count_reg[0]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X1Y5           FDCE (Hold_fdce_C_D)         0.063     1.541    count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.485ns  (arrival time - required time)
  Source:                 count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_1Hz_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.272ns (45.957%)  route 0.320ns (54.043%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.595     1.478    clk_100M_IBUF_BUFG
    SLICE_X0Y4           FDCE                                         r  count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDCE (Prop_fdce_C_Q)         0.128     1.606 f  count_reg[15]/Q
                         net (fo=2, routed)           0.161     1.767    count_reg_n_0_[15]
    SLICE_X0Y4           LUT5 (Prop_lut5_I0_O)        0.099     1.866 r  count[26]_i_4/O
                         net (fo=27, routed)          0.159     2.025    count[26]_i_4_n_0
    SLICE_X0Y3           LUT4 (Prop_lut4_I2_O)        0.045     2.070 r  clk_1Hz_reg_i_1/O
                         net (fo=1, routed)           0.000     2.070    clk_1Hz_reg_i_1_n_0
    SLICE_X0Y3           FDCE                                         r  clk_1Hz_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.866     1.993    clk_100M_IBUF_BUFG
    SLICE_X0Y3           FDCE                                         r  clk_1Hz_reg_reg/C
                         clock pessimism             -0.499     1.494    
    SLICE_X0Y3           FDCE (Hold_fdce_C_D)         0.091     1.585    clk_1Hz_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           2.070    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.494ns  (arrival time - required time)
  Source:                 count_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.586ns  (logic 0.358ns (61.046%)  route 0.228ns (38.954%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.595     1.478    clk_100M_IBUF_BUFG
    SLICE_X0Y5           FDCE                                         r  count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDCE (Prop_fdce_C_Q)         0.141     1.619 r  count_reg[18]/Q
                         net (fo=2, routed)           0.064     1.683    count_reg_n_0_[18]
    SLICE_X1Y5           CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.793 r  count_reg[20]_i_2/O[1]
                         net (fo=1, routed)           0.164     1.958    data0[18]
    SLICE_X0Y5           LUT4 (Prop_lut4_I3_O)        0.107     2.065 r  count[18]_i_1/O
                         net (fo=1, routed)           0.000     2.065    count[18]
    SLICE_X0Y5           FDCE                                         r  count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.866     1.993    clk_100M_IBUF_BUFG
    SLICE_X0Y5           FDCE                                         r  count_reg[18]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X0Y5           FDCE (Hold_fdce_C_D)         0.092     1.570    count_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           2.065    
  -------------------------------------------------------------------
                         slack                                  0.494    

Slack (MET) :             0.495ns  (arrival time - required time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.296ns (48.130%)  route 0.319ns (51.870%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.595     1.478    clk_100M_IBUF_BUFG
    SLICE_X1Y5           FDCE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDCE (Prop_fdce_C_Q)         0.141     1.619 f  count_reg[0]/Q
                         net (fo=3, routed)           0.109     1.728    count_reg_n_0_[0]
    SLICE_X0Y5           LUT5 (Prop_lut5_I2_O)        0.048     1.776 r  count[26]_i_2/O
                         net (fo=27, routed)          0.210     1.986    count[26]_i_2_n_0
    SLICE_X0Y5           LUT4 (Prop_lut4_I0_O)        0.107     2.093 r  count[20]_i_1/O
                         net (fo=1, routed)           0.000     2.093    count[20]
    SLICE_X0Y5           FDCE                                         r  count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.866     1.993    clk_100M_IBUF_BUFG
    SLICE_X0Y5           FDCE                                         r  count_reg[20]/C
                         clock pessimism             -0.502     1.491    
    SLICE_X0Y5           FDCE (Hold_fdce_C_D)         0.107     1.598    count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           2.093    
  -------------------------------------------------------------------
                         slack                                  0.495    

Slack (MET) :             0.543ns  (arrival time - required time)
  Source:                 count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.650ns  (logic 0.275ns (42.298%)  route 0.375ns (57.702%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.596     1.479    clk_100M_IBUF_BUFG
    SLICE_X0Y2           FDCE                                         r  count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDCE (Prop_fdce_C_Q)         0.128     1.607 f  count_reg[7]/Q
                         net (fo=2, routed)           0.161     1.768    count_reg_n_0_[7]
    SLICE_X0Y2           LUT5 (Prop_lut5_I1_O)        0.099     1.867 r  count[26]_i_3/O
                         net (fo=27, routed)          0.214     2.081    count[26]_i_3_n_0
    SLICE_X0Y2           LUT4 (Prop_lut4_I1_O)        0.048     2.129 r  count[7]_i_1/O
                         net (fo=1, routed)           0.000     2.129    count[7]
    SLICE_X0Y2           FDCE                                         r  count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.867     1.994    clk_100M_IBUF_BUFG
    SLICE_X0Y2           FDCE                                         r  count_reg[7]/C
                         clock pessimism             -0.515     1.479    
    SLICE_X0Y2           FDCE (Hold_fdce_C_D)         0.107     1.586    count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           2.129    
  -------------------------------------------------------------------
                         slack                                  0.543    

Slack (MET) :             0.545ns  (arrival time - required time)
  Source:                 count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.652ns  (logic 0.276ns (42.321%)  route 0.376ns (57.679%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.596     1.479    clk_100M_IBUF_BUFG
    SLICE_X0Y2           FDCE                                         r  count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDCE (Prop_fdce_C_Q)         0.128     1.607 f  count_reg[7]/Q
                         net (fo=2, routed)           0.161     1.768    count_reg_n_0_[7]
    SLICE_X0Y2           LUT5 (Prop_lut5_I1_O)        0.099     1.867 r  count[26]_i_3/O
                         net (fo=27, routed)          0.215     2.082    count[26]_i_3_n_0
    SLICE_X0Y2           LUT4 (Prop_lut4_I1_O)        0.049     2.131 r  count[9]_i_1/O
                         net (fo=1, routed)           0.000     2.131    count[9]
    SLICE_X0Y2           FDCE                                         r  count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.867     1.994    clk_100M_IBUF_BUFG
    SLICE_X0Y2           FDCE                                         r  count_reg[9]/C
                         clock pessimism             -0.515     1.479    
    SLICE_X0Y2           FDCE (Hold_fdce_C_D)         0.107     1.586    count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           2.131    
  -------------------------------------------------------------------
                         slack                                  0.545    

Slack (MET) :             0.547ns  (arrival time - required time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.667ns  (logic 0.300ns (44.957%)  route 0.367ns (55.043%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.595     1.478    clk_100M_IBUF_BUFG
    SLICE_X1Y5           FDCE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDCE (Prop_fdce_C_Q)         0.141     1.619 f  count_reg[0]/Q
                         net (fo=3, routed)           0.109     1.728    count_reg_n_0_[0]
    SLICE_X0Y5           LUT5 (Prop_lut5_I2_O)        0.048     1.776 r  count[26]_i_2/O
                         net (fo=27, routed)          0.258     2.034    count[26]_i_2_n_0
    SLICE_X0Y5           LUT4 (Prop_lut4_I0_O)        0.111     2.145 r  count[19]_i_1/O
                         net (fo=1, routed)           0.000     2.145    count[19]
    SLICE_X0Y5           FDCE                                         r  count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.866     1.993    clk_100M_IBUF_BUFG
    SLICE_X0Y5           FDCE                                         r  count_reg[19]/C
                         clock pessimism             -0.502     1.491    
    SLICE_X0Y5           FDCE (Hold_fdce_C_D)         0.107     1.598    count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           2.145    
  -------------------------------------------------------------------
                         slack                                  0.547    

Slack (MET) :             0.554ns  (arrival time - required time)
  Source:                 count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.677ns  (logic 0.272ns (40.196%)  route 0.405ns (59.804%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.595     1.478    clk_100M_IBUF_BUFG
    SLICE_X0Y4           FDCE                                         r  count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDCE (Prop_fdce_C_Q)         0.128     1.606 f  count_reg[15]/Q
                         net (fo=2, routed)           0.161     1.767    count_reg_n_0_[15]
    SLICE_X0Y4           LUT5 (Prop_lut5_I0_O)        0.099     1.866 r  count[26]_i_4/O
                         net (fo=27, routed)          0.244     2.110    count[26]_i_4_n_0
    SLICE_X0Y6           LUT4 (Prop_lut4_I2_O)        0.045     2.155 r  count[23]_i_1/O
                         net (fo=1, routed)           0.000     2.155    count[23]
    SLICE_X0Y6           FDCE                                         r  count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.866     1.993    clk_100M_IBUF_BUFG
    SLICE_X0Y6           FDCE                                         r  count_reg[23]/C
                         clock pessimism             -0.499     1.494    
    SLICE_X0Y6           FDCE (Hold_fdce_C_D)         0.107     1.601    count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           2.155    
  -------------------------------------------------------------------
                         slack                                  0.554    

Slack (MET) :             0.554ns  (arrival time - required time)
  Source:                 count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.677ns  (logic 0.272ns (40.186%)  route 0.405ns (59.814%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.595     1.478    clk_100M_IBUF_BUFG
    SLICE_X0Y4           FDCE                                         r  count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDCE (Prop_fdce_C_Q)         0.128     1.606 f  count_reg[15]/Q
                         net (fo=2, routed)           0.161     1.767    count_reg_n_0_[15]
    SLICE_X0Y4           LUT5 (Prop_lut5_I0_O)        0.099     1.866 r  count[26]_i_4/O
                         net (fo=27, routed)          0.244     2.110    count[26]_i_4_n_0
    SLICE_X0Y3           LUT4 (Prop_lut4_I2_O)        0.045     2.155 r  count[6]_i_1/O
                         net (fo=1, routed)           0.000     2.155    count[6]
    SLICE_X0Y3           FDCE                                         r  count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.866     1.993    clk_100M_IBUF_BUFG
    SLICE_X0Y3           FDCE                                         r  count_reg[6]/C
                         clock pessimism             -0.499     1.494    
    SLICE_X0Y3           FDCE (Hold_fdce_C_D)         0.107     1.601    count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           2.155    
  -------------------------------------------------------------------
                         slack                                  0.554    

Slack (MET) :             0.556ns  (arrival time - required time)
  Source:                 count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.648ns  (logic 0.272ns (41.965%)  route 0.376ns (58.035%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.596     1.479    clk_100M_IBUF_BUFG
    SLICE_X0Y2           FDCE                                         r  count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDCE (Prop_fdce_C_Q)         0.128     1.607 f  count_reg[7]/Q
                         net (fo=2, routed)           0.161     1.768    count_reg_n_0_[7]
    SLICE_X0Y2           LUT5 (Prop_lut5_I1_O)        0.099     1.867 r  count[26]_i_3/O
                         net (fo=27, routed)          0.215     2.082    count[26]_i_3_n_0
    SLICE_X0Y2           LUT4 (Prop_lut4_I1_O)        0.045     2.127 r  count[8]_i_1/O
                         net (fo=1, routed)           0.000     2.127    count[8]
    SLICE_X0Y2           FDCE                                         r  count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.867     1.994    clk_100M_IBUF_BUFG
    SLICE_X0Y2           FDCE                                         r  count_reg[8]/C
                         clock pessimism             -0.515     1.479    
    SLICE_X0Y2           FDCE (Hold_fdce_C_D)         0.092     1.571    count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           2.127    
  -------------------------------------------------------------------
                         slack                                  0.556    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100M }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_100M_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y3     clk_1Hz_reg_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y5     count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y3     count_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y3     count_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y3     count_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y4     count_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y4     count_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y4     count_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y4     count_reg[16]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y3     clk_1Hz_reg_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y5     count_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y3     count_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y3     count_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y3     count_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y4     count_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y4     count_reg[14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y4     count_reg[15]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y4     count_reg[16]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y5     count_reg[17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y3     clk_1Hz_reg_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y5     count_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y3     count_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y3     count_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y3     count_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y4     count_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y4     count_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y4     count_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y4     count_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y5     count_reg[17]/C



