// Seed: 3301514917
module module_0 (
    input supply1 id_0,
    output wand id_1
);
  wire id_3;
  wire id_4;
  assign id_3 = id_3;
  wire id_5, id_6, id_7;
endmodule
module module_1 (
    output tri id_0,
    input supply1 id_1,
    input wire id_2,
    input tri1 id_3
);
  genvar id_5;
  id_6(
      1, 1
  );
  generate
    uwire id_7, id_8 = id_6 / id_2;
    wire id_9, id_10;
  endgenerate
  supply0 id_11, id_12, id_13, id_14;
  wire id_15;
  assign id_13 = 1'b0 == id_13;
  id_16(
      1 + 1, (id_8)
  );
  wire id_17;
  wire id_18;
  module_0 modCall_1 (
      id_3,
      id_0
  );
  assign modCall_1.type_0 = 0;
endmodule
