$comment
	File created using the following command:
		vcd file ULAcompleta.msim.vcd -direction
$end
$date
	Fri Mar 15 12:39:29 2024
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module ULAcompleta_vlg_vec_tst $end
$var reg 4 ! a [3:0] $end
$var reg 4 " b [3:0] $end
$var reg 3 # sel [2:0] $end
$var wire 1 $ c $end
$var wire 1 % disp [13] $end
$var wire 1 & disp [12] $end
$var wire 1 ' disp [11] $end
$var wire 1 ( disp [10] $end
$var wire 1 ) disp [9] $end
$var wire 1 * disp [8] $end
$var wire 1 + disp [7] $end
$var wire 1 , disp [6] $end
$var wire 1 - disp [5] $end
$var wire 1 . disp [4] $end
$var wire 1 / disp [3] $end
$var wire 1 0 disp [2] $end
$var wire 1 1 disp [1] $end
$var wire 1 2 disp [0] $end
$var wire 1 3 n $end
$var wire 1 4 outwave [3] $end
$var wire 1 5 outwave [2] $end
$var wire 1 6 outwave [1] $end
$var wire 1 7 outwave [0] $end
$var wire 1 8 v $end
$var wire 1 9 z $end
$var wire 1 : sampler $end
$scope module i1 $end
$var wire 1 ; gnd $end
$var wire 1 < vcc $end
$var wire 1 = unknown $end
$var tri1 1 > devclrn $end
$var tri1 1 ? devpor $end
$var tri1 1 @ devoe $end
$var wire 1 A M5|Mux3~0_combout $end
$var wire 1 B M5|Mux0~0_combout $end
$var wire 1 C M0|F0|c_out~0_combout $end
$var wire 1 D M5|Mux1~0_combout $end
$var wire 1 E M5|Mux1~1_combout $end
$var wire 1 F M5|Mux1~2_combout $end
$var wire 1 G M5|Mux1~3_combout $end
$var wire 1 H M5|Mux1~4_combout $end
$var wire 1 I M0|F1|s~combout $end
$var wire 1 J M5|Mux2~0_combout $end
$var wire 1 K M5|Mux2~1_combout $end
$var wire 1 L M5|Mux3~1_combout $end
$var wire 1 M M5|Mux3~2_combout $end
$var wire 1 N M0|F0|c_out~1_combout $end
$var wire 1 O M0|comb~0_combout $end
$var wire 1 P M0|F1|c_out~0_combout $end
$var wire 1 Q M0|F2|c_out~0_combout $end
$var wire 1 R M5|Mux0~3_combout $end
$var wire 1 S M5|Mux0~4_combout $end
$var wire 1 T M5|Mux0~5_combout $end
$var wire 1 U M5|Mux0~2_combout $end
$var wire 1 V M5|Mux0~1_combout $end
$var wire 1 W M5|Mux0~6_combout $end
$var wire 1 X M5|Mux1~5_combout $end
$var wire 1 Y M5|Mux1~6_combout $end
$var wire 1 Z M5|Mux2~2_combout $end
$var wire 1 [ M5|Mux2~3_combout $end
$var wire 1 \ M6|output~0_combout $end
$var wire 1 ] M7|Mux6~0_combout $end
$var wire 1 ^ M7|Mux5~0_combout $end
$var wire 1 _ M7|Mux4~0_combout $end
$var wire 1 ` M7|Mux3~0_combout $end
$var wire 1 a M7|Mux2~0_combout $end
$var wire 1 b M7|Mux1~0_combout $end
$var wire 1 c M7|Mux0~0_combout $end
$var wire 1 d b~combout [3] $end
$var wire 1 e b~combout [2] $end
$var wire 1 f b~combout [1] $end
$var wire 1 g b~combout [0] $end
$var wire 1 h sel~combout [2] $end
$var wire 1 i sel~combout [1] $end
$var wire 1 j sel~combout [0] $end
$var wire 1 k a~combout [3] $end
$var wire 1 l a~combout [2] $end
$var wire 1 m a~combout [1] $end
$var wire 1 n a~combout [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b11 !
b1 "
b0 #
0$
12
11
00
0/
1.
1-
0,
0+
0*
0)
0(
0'
0&
0%
03
07
06
15
04
08
09
x:
0;
1<
x=
1>
1?
1@
0A
0B
1C
1D
0E
1F
1G
1H
0I
0J
0K
0L
0M
0N
0O
1P
0Q
0R
1S
0T
0U
0V
0W
1X
1Y
1Z
0[
1\
1]
0^
1_
0`
0a
0b
1c
1g
0f
0e
0d
0j
0i
0h
1n
1m
0l
0k
$end
#1000000
