

================================================================
== Vitis HLS Report for 'Rodrigues_5_Pipeline_VITIS_LOOP_81_3'
================================================================
* Date:           Sun Feb  5 17:05:19 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_EstimateMotion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  60.00 ns|  43.050 ns|    16.20 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_81_3  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|    1102|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|    11|        0|     828|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      45|    -|
|Register             |        -|     -|      163|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|    11|      163|    1975|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------+--------------------------------+---------+----+---+-----+-----+
    |               Instance               |             Module             | BRAM_18K| DSP| FF| LUT | URAM|
    +--------------------------------------+--------------------------------+---------+----+---+-----+-----+
    |dadd_64ns_64ns_64_1_full_dsp_1_U4497  |dadd_64ns_64ns_64_1_full_dsp_1  |        0|   3|  0|  708|    0|
    |dmul_64ns_64ns_64_1_max_dsp_1_U4498   |dmul_64ns_64ns_64_1_max_dsp_1   |        0|   8|  0|  106|    0|
    |mux_32_64_1_1_U4499                   |mux_32_64_1_1                   |        0|   0|  0|   14|    0|
    +--------------------------------------+--------------------------------+---------+----+---+-----+-----+
    |Total                                 |                                |        0|  11|  0|  828|    0|
    +--------------------------------------+--------------------------------+---------+----+---+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+-----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+-----+------------+------------+
    |add_ln81_fu_150_p2     |         +|   0|  0|   39|          32|           1|
    |add_ln82_fu_203_p2     |         +|   0|  0|   46|          39|          39|
    |sub_ln82_fu_193_p2     |         -|   0|  0|   45|          38|          38|
    |icmp_ln81_fu_144_p2    |      icmp|   0|  0|   20|          32|          32|
    |lshr_ln82_1_fu_225_p2  |      lshr|   0|  0|  950|         256|         256|
    |ap_enable_pp0          |       xor|   0|  0|    2|           1|           2|
    +-----------------------+----------+----+---+-----+------------+------------+
    |Total                  |          |   0|  0| 1102|         398|         368|
    +-----------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |add7_i_fu_56             |   9|          2|   64|        128|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_k_162   |   9|          2|   32|         64|
    |k_fu_60                  |   9|          2|   32|         64|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|  130|        260|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |add7_i_fu_56             |  64|   0|   64|          0|
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |k_fu_60                  |  32|   0|   32|          0|
    |mul_i_reg_276            |  64|   0|   64|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 163|   0|  163|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |             Source Object            |    C Type    |
+-------------------+-----+-----+------------+--------------------------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  Rodrigues.5_Pipeline_VITIS_LOOP_81_3|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  Rodrigues.5_Pipeline_VITIS_LOOP_81_3|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  Rodrigues.5_Pipeline_VITIS_LOOP_81_3|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  Rodrigues.5_Pipeline_VITIS_LOOP_81_3|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  Rodrigues.5_Pipeline_VITIS_LOOP_81_3|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  Rodrigues.5_Pipeline_VITIS_LOOP_81_3|  return value|
|bitcast_ln82       |   in|   64|     ap_none|                          bitcast_ln82|        scalar|
|p_read14           |   in|   32|     ap_none|                              p_read14|        scalar|
|p_read             |   in|   64|     ap_none|                                p_read|        scalar|
|p_read1            |   in|   64|     ap_none|                               p_read1|        scalar|
|p_read2            |   in|   64|     ap_none|                               p_read2|        scalar|
|trunc_ln82_2_mid2  |   in|    2|     ap_none|                     trunc_ln82_2_mid2|        scalar|
|p_cast131          |   in|   35|     ap_none|                             p_cast131|        scalar|
|C                  |   in|  256|     ap_none|                                     C|        scalar|
|add7_i_out         |  out|   64|      ap_vld|                            add7_i_out|       pointer|
|add7_i_out_ap_vld  |  out|    1|      ap_vld|                            add7_i_out|       pointer|
+-------------------+-----+-----+------------+--------------------------------------+--------------+

