
Iridium9603N_testing.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009f5c  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000fdc  0800a130  0800a130  0001a130  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b10c  0800b10c  00020244  2**0
                  CONTENTS
  4 .ARM          00000008  0800b10c  0800b10c  0001b10c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b114  0800b114  00020244  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   0000000c  0800b114  0800b114  0001b114  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b120  0800b120  0001b120  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000244  20000000  0800b124  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000044c  20000244  0800b368  00020244  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000690  0800b368  00020690  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020244  2**0
                  CONTENTS, READONLY
 12 .debug_info   00023727  00000000  00000000  00020274  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000038b8  00000000  00000000  0004399b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000014a8  00000000  00000000  00047258  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000013f8  00000000  00000000  00048700  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00027b25  00000000  00000000  00049af8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00018344  00000000  00000000  0007161d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000dc46e  00000000  00000000  00089961  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00165dcf  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007190  00000000  00000000  00165e24  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000244 	.word	0x20000244
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800a114 	.word	0x0800a114

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000248 	.word	0x20000248
 800020c:	0800a114 	.word	0x0800a114

08000210 <strcmp>:
 8000210:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000214:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000218:	2a01      	cmp	r2, #1
 800021a:	bf28      	it	cs
 800021c:	429a      	cmpcs	r2, r3
 800021e:	d0f7      	beq.n	8000210 <strcmp>
 8000220:	1ad0      	subs	r0, r2, r3
 8000222:	4770      	bx	lr

08000224 <strlen>:
 8000224:	4603      	mov	r3, r0
 8000226:	f813 2b01 	ldrb.w	r2, [r3], #1
 800022a:	2a00      	cmp	r2, #0
 800022c:	d1fb      	bne.n	8000226 <strlen+0x2>
 800022e:	1a18      	subs	r0, r3, r0
 8000230:	3801      	subs	r0, #1
 8000232:	4770      	bx	lr
	...

08000240 <memchr>:
 8000240:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000244:	2a10      	cmp	r2, #16
 8000246:	db2b      	blt.n	80002a0 <memchr+0x60>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	d008      	beq.n	8000260 <memchr+0x20>
 800024e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000252:	3a01      	subs	r2, #1
 8000254:	428b      	cmp	r3, r1
 8000256:	d02d      	beq.n	80002b4 <memchr+0x74>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	b342      	cbz	r2, 80002b0 <memchr+0x70>
 800025e:	d1f6      	bne.n	800024e <memchr+0xe>
 8000260:	b4f0      	push	{r4, r5, r6, r7}
 8000262:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000266:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800026a:	f022 0407 	bic.w	r4, r2, #7
 800026e:	f07f 0700 	mvns.w	r7, #0
 8000272:	2300      	movs	r3, #0
 8000274:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000278:	3c08      	subs	r4, #8
 800027a:	ea85 0501 	eor.w	r5, r5, r1
 800027e:	ea86 0601 	eor.w	r6, r6, r1
 8000282:	fa85 f547 	uadd8	r5, r5, r7
 8000286:	faa3 f587 	sel	r5, r3, r7
 800028a:	fa86 f647 	uadd8	r6, r6, r7
 800028e:	faa5 f687 	sel	r6, r5, r7
 8000292:	b98e      	cbnz	r6, 80002b8 <memchr+0x78>
 8000294:	d1ee      	bne.n	8000274 <memchr+0x34>
 8000296:	bcf0      	pop	{r4, r5, r6, r7}
 8000298:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800029c:	f002 0207 	and.w	r2, r2, #7
 80002a0:	b132      	cbz	r2, 80002b0 <memchr+0x70>
 80002a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002a6:	3a01      	subs	r2, #1
 80002a8:	ea83 0301 	eor.w	r3, r3, r1
 80002ac:	b113      	cbz	r3, 80002b4 <memchr+0x74>
 80002ae:	d1f8      	bne.n	80002a2 <memchr+0x62>
 80002b0:	2000      	movs	r0, #0
 80002b2:	4770      	bx	lr
 80002b4:	3801      	subs	r0, #1
 80002b6:	4770      	bx	lr
 80002b8:	2d00      	cmp	r5, #0
 80002ba:	bf06      	itte	eq
 80002bc:	4635      	moveq	r5, r6
 80002be:	3803      	subeq	r0, #3
 80002c0:	3807      	subne	r0, #7
 80002c2:	f015 0f01 	tst.w	r5, #1
 80002c6:	d107      	bne.n	80002d8 <memchr+0x98>
 80002c8:	3001      	adds	r0, #1
 80002ca:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ce:	bf02      	ittt	eq
 80002d0:	3001      	addeq	r0, #1
 80002d2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002d6:	3001      	addeq	r0, #1
 80002d8:	bcf0      	pop	{r4, r5, r6, r7}
 80002da:	3801      	subs	r0, #1
 80002dc:	4770      	bx	lr
 80002de:	bf00      	nop

080002e0 <__aeabi_drsub>:
 80002e0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002e4:	e002      	b.n	80002ec <__adddf3>
 80002e6:	bf00      	nop

080002e8 <__aeabi_dsub>:
 80002e8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002ec <__adddf3>:
 80002ec:	b530      	push	{r4, r5, lr}
 80002ee:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002f2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002f6:	ea94 0f05 	teq	r4, r5
 80002fa:	bf08      	it	eq
 80002fc:	ea90 0f02 	teqeq	r0, r2
 8000300:	bf1f      	itttt	ne
 8000302:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000306:	ea55 0c02 	orrsne.w	ip, r5, r2
 800030a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800030e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000312:	f000 80e2 	beq.w	80004da <__adddf3+0x1ee>
 8000316:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800031a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800031e:	bfb8      	it	lt
 8000320:	426d      	neglt	r5, r5
 8000322:	dd0c      	ble.n	800033e <__adddf3+0x52>
 8000324:	442c      	add	r4, r5
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	ea82 0000 	eor.w	r0, r2, r0
 8000332:	ea83 0101 	eor.w	r1, r3, r1
 8000336:	ea80 0202 	eor.w	r2, r0, r2
 800033a:	ea81 0303 	eor.w	r3, r1, r3
 800033e:	2d36      	cmp	r5, #54	; 0x36
 8000340:	bf88      	it	hi
 8000342:	bd30      	pophi	{r4, r5, pc}
 8000344:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000348:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800034c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000350:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000354:	d002      	beq.n	800035c <__adddf3+0x70>
 8000356:	4240      	negs	r0, r0
 8000358:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800035c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000360:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000364:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000368:	d002      	beq.n	8000370 <__adddf3+0x84>
 800036a:	4252      	negs	r2, r2
 800036c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000370:	ea94 0f05 	teq	r4, r5
 8000374:	f000 80a7 	beq.w	80004c6 <__adddf3+0x1da>
 8000378:	f1a4 0401 	sub.w	r4, r4, #1
 800037c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000380:	db0d      	blt.n	800039e <__adddf3+0xb2>
 8000382:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000386:	fa22 f205 	lsr.w	r2, r2, r5
 800038a:	1880      	adds	r0, r0, r2
 800038c:	f141 0100 	adc.w	r1, r1, #0
 8000390:	fa03 f20e 	lsl.w	r2, r3, lr
 8000394:	1880      	adds	r0, r0, r2
 8000396:	fa43 f305 	asr.w	r3, r3, r5
 800039a:	4159      	adcs	r1, r3
 800039c:	e00e      	b.n	80003bc <__adddf3+0xd0>
 800039e:	f1a5 0520 	sub.w	r5, r5, #32
 80003a2:	f10e 0e20 	add.w	lr, lr, #32
 80003a6:	2a01      	cmp	r2, #1
 80003a8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80003ac:	bf28      	it	cs
 80003ae:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003b2:	fa43 f305 	asr.w	r3, r3, r5
 80003b6:	18c0      	adds	r0, r0, r3
 80003b8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003bc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003c0:	d507      	bpl.n	80003d2 <__adddf3+0xe6>
 80003c2:	f04f 0e00 	mov.w	lr, #0
 80003c6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ca:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ce:	eb6e 0101 	sbc.w	r1, lr, r1
 80003d2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003d6:	d31b      	bcc.n	8000410 <__adddf3+0x124>
 80003d8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003dc:	d30c      	bcc.n	80003f8 <__adddf3+0x10c>
 80003de:	0849      	lsrs	r1, r1, #1
 80003e0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003e4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003e8:	f104 0401 	add.w	r4, r4, #1
 80003ec:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003f0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003f4:	f080 809a 	bcs.w	800052c <__adddf3+0x240>
 80003f8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003fc:	bf08      	it	eq
 80003fe:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000402:	f150 0000 	adcs.w	r0, r0, #0
 8000406:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800040a:	ea41 0105 	orr.w	r1, r1, r5
 800040e:	bd30      	pop	{r4, r5, pc}
 8000410:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000414:	4140      	adcs	r0, r0
 8000416:	eb41 0101 	adc.w	r1, r1, r1
 800041a:	3c01      	subs	r4, #1
 800041c:	bf28      	it	cs
 800041e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000422:	d2e9      	bcs.n	80003f8 <__adddf3+0x10c>
 8000424:	f091 0f00 	teq	r1, #0
 8000428:	bf04      	itt	eq
 800042a:	4601      	moveq	r1, r0
 800042c:	2000      	moveq	r0, #0
 800042e:	fab1 f381 	clz	r3, r1
 8000432:	bf08      	it	eq
 8000434:	3320      	addeq	r3, #32
 8000436:	f1a3 030b 	sub.w	r3, r3, #11
 800043a:	f1b3 0220 	subs.w	r2, r3, #32
 800043e:	da0c      	bge.n	800045a <__adddf3+0x16e>
 8000440:	320c      	adds	r2, #12
 8000442:	dd08      	ble.n	8000456 <__adddf3+0x16a>
 8000444:	f102 0c14 	add.w	ip, r2, #20
 8000448:	f1c2 020c 	rsb	r2, r2, #12
 800044c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000450:	fa21 f102 	lsr.w	r1, r1, r2
 8000454:	e00c      	b.n	8000470 <__adddf3+0x184>
 8000456:	f102 0214 	add.w	r2, r2, #20
 800045a:	bfd8      	it	le
 800045c:	f1c2 0c20 	rsble	ip, r2, #32
 8000460:	fa01 f102 	lsl.w	r1, r1, r2
 8000464:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000468:	bfdc      	itt	le
 800046a:	ea41 010c 	orrle.w	r1, r1, ip
 800046e:	4090      	lslle	r0, r2
 8000470:	1ae4      	subs	r4, r4, r3
 8000472:	bfa2      	ittt	ge
 8000474:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000478:	4329      	orrge	r1, r5
 800047a:	bd30      	popge	{r4, r5, pc}
 800047c:	ea6f 0404 	mvn.w	r4, r4
 8000480:	3c1f      	subs	r4, #31
 8000482:	da1c      	bge.n	80004be <__adddf3+0x1d2>
 8000484:	340c      	adds	r4, #12
 8000486:	dc0e      	bgt.n	80004a6 <__adddf3+0x1ba>
 8000488:	f104 0414 	add.w	r4, r4, #20
 800048c:	f1c4 0220 	rsb	r2, r4, #32
 8000490:	fa20 f004 	lsr.w	r0, r0, r4
 8000494:	fa01 f302 	lsl.w	r3, r1, r2
 8000498:	ea40 0003 	orr.w	r0, r0, r3
 800049c:	fa21 f304 	lsr.w	r3, r1, r4
 80004a0:	ea45 0103 	orr.w	r1, r5, r3
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f1c4 040c 	rsb	r4, r4, #12
 80004aa:	f1c4 0220 	rsb	r2, r4, #32
 80004ae:	fa20 f002 	lsr.w	r0, r0, r2
 80004b2:	fa01 f304 	lsl.w	r3, r1, r4
 80004b6:	ea40 0003 	orr.w	r0, r0, r3
 80004ba:	4629      	mov	r1, r5
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	fa21 f004 	lsr.w	r0, r1, r4
 80004c2:	4629      	mov	r1, r5
 80004c4:	bd30      	pop	{r4, r5, pc}
 80004c6:	f094 0f00 	teq	r4, #0
 80004ca:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ce:	bf06      	itte	eq
 80004d0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004d4:	3401      	addeq	r4, #1
 80004d6:	3d01      	subne	r5, #1
 80004d8:	e74e      	b.n	8000378 <__adddf3+0x8c>
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf18      	it	ne
 80004e0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004e4:	d029      	beq.n	800053a <__adddf3+0x24e>
 80004e6:	ea94 0f05 	teq	r4, r5
 80004ea:	bf08      	it	eq
 80004ec:	ea90 0f02 	teqeq	r0, r2
 80004f0:	d005      	beq.n	80004fe <__adddf3+0x212>
 80004f2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004f6:	bf04      	itt	eq
 80004f8:	4619      	moveq	r1, r3
 80004fa:	4610      	moveq	r0, r2
 80004fc:	bd30      	pop	{r4, r5, pc}
 80004fe:	ea91 0f03 	teq	r1, r3
 8000502:	bf1e      	ittt	ne
 8000504:	2100      	movne	r1, #0
 8000506:	2000      	movne	r0, #0
 8000508:	bd30      	popne	{r4, r5, pc}
 800050a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800050e:	d105      	bne.n	800051c <__adddf3+0x230>
 8000510:	0040      	lsls	r0, r0, #1
 8000512:	4149      	adcs	r1, r1
 8000514:	bf28      	it	cs
 8000516:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800051a:	bd30      	pop	{r4, r5, pc}
 800051c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000520:	bf3c      	itt	cc
 8000522:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000526:	bd30      	popcc	{r4, r5, pc}
 8000528:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800052c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000530:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000534:	f04f 0000 	mov.w	r0, #0
 8000538:	bd30      	pop	{r4, r5, pc}
 800053a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800053e:	bf1a      	itte	ne
 8000540:	4619      	movne	r1, r3
 8000542:	4610      	movne	r0, r2
 8000544:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000548:	bf1c      	itt	ne
 800054a:	460b      	movne	r3, r1
 800054c:	4602      	movne	r2, r0
 800054e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000552:	bf06      	itte	eq
 8000554:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000558:	ea91 0f03 	teqeq	r1, r3
 800055c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000560:	bd30      	pop	{r4, r5, pc}
 8000562:	bf00      	nop

08000564 <__aeabi_ui2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f04f 0500 	mov.w	r5, #0
 800057c:	f04f 0100 	mov.w	r1, #0
 8000580:	e750      	b.n	8000424 <__adddf3+0x138>
 8000582:	bf00      	nop

08000584 <__aeabi_i2d>:
 8000584:	f090 0f00 	teq	r0, #0
 8000588:	bf04      	itt	eq
 800058a:	2100      	moveq	r1, #0
 800058c:	4770      	bxeq	lr
 800058e:	b530      	push	{r4, r5, lr}
 8000590:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000594:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000598:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800059c:	bf48      	it	mi
 800059e:	4240      	negmi	r0, r0
 80005a0:	f04f 0100 	mov.w	r1, #0
 80005a4:	e73e      	b.n	8000424 <__adddf3+0x138>
 80005a6:	bf00      	nop

080005a8 <__aeabi_f2d>:
 80005a8:	0042      	lsls	r2, r0, #1
 80005aa:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80005ae:	ea4f 0131 	mov.w	r1, r1, rrx
 80005b2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005b6:	bf1f      	itttt	ne
 80005b8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005bc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005c0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005c4:	4770      	bxne	lr
 80005c6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005ca:	bf08      	it	eq
 80005cc:	4770      	bxeq	lr
 80005ce:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005d2:	bf04      	itt	eq
 80005d4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005d8:	4770      	bxeq	lr
 80005da:	b530      	push	{r4, r5, lr}
 80005dc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005e0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005e4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005e8:	e71c      	b.n	8000424 <__adddf3+0x138>
 80005ea:	bf00      	nop

080005ec <__aeabi_ul2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f04f 0500 	mov.w	r5, #0
 80005fa:	e00a      	b.n	8000612 <__aeabi_l2d+0x16>

080005fc <__aeabi_l2d>:
 80005fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000600:	bf08      	it	eq
 8000602:	4770      	bxeq	lr
 8000604:	b530      	push	{r4, r5, lr}
 8000606:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800060a:	d502      	bpl.n	8000612 <__aeabi_l2d+0x16>
 800060c:	4240      	negs	r0, r0
 800060e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000612:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000616:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800061a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800061e:	f43f aed8 	beq.w	80003d2 <__adddf3+0xe6>
 8000622:	f04f 0203 	mov.w	r2, #3
 8000626:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800062a:	bf18      	it	ne
 800062c:	3203      	addne	r2, #3
 800062e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000632:	bf18      	it	ne
 8000634:	3203      	addne	r2, #3
 8000636:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800063a:	f1c2 0320 	rsb	r3, r2, #32
 800063e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000642:	fa20 f002 	lsr.w	r0, r0, r2
 8000646:	fa01 fe03 	lsl.w	lr, r1, r3
 800064a:	ea40 000e 	orr.w	r0, r0, lr
 800064e:	fa21 f102 	lsr.w	r1, r1, r2
 8000652:	4414      	add	r4, r2
 8000654:	e6bd      	b.n	80003d2 <__adddf3+0xe6>
 8000656:	bf00      	nop

08000658 <__aeabi_dmul>:
 8000658:	b570      	push	{r4, r5, r6, lr}
 800065a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800065e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000662:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000666:	bf1d      	ittte	ne
 8000668:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800066c:	ea94 0f0c 	teqne	r4, ip
 8000670:	ea95 0f0c 	teqne	r5, ip
 8000674:	f000 f8de 	bleq	8000834 <__aeabi_dmul+0x1dc>
 8000678:	442c      	add	r4, r5
 800067a:	ea81 0603 	eor.w	r6, r1, r3
 800067e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000682:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000686:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800068a:	bf18      	it	ne
 800068c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000690:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000694:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000698:	d038      	beq.n	800070c <__aeabi_dmul+0xb4>
 800069a:	fba0 ce02 	umull	ip, lr, r0, r2
 800069e:	f04f 0500 	mov.w	r5, #0
 80006a2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80006a6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80006aa:	fbe0 e503 	umlal	lr, r5, r0, r3
 80006ae:	f04f 0600 	mov.w	r6, #0
 80006b2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006b6:	f09c 0f00 	teq	ip, #0
 80006ba:	bf18      	it	ne
 80006bc:	f04e 0e01 	orrne.w	lr, lr, #1
 80006c0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006c4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006c8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006cc:	d204      	bcs.n	80006d8 <__aeabi_dmul+0x80>
 80006ce:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006d2:	416d      	adcs	r5, r5
 80006d4:	eb46 0606 	adc.w	r6, r6, r6
 80006d8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006dc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006e0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006e4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006e8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ec:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006f0:	bf88      	it	hi
 80006f2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006f6:	d81e      	bhi.n	8000736 <__aeabi_dmul+0xde>
 80006f8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006fc:	bf08      	it	eq
 80006fe:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000702:	f150 0000 	adcs.w	r0, r0, #0
 8000706:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800070a:	bd70      	pop	{r4, r5, r6, pc}
 800070c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000710:	ea46 0101 	orr.w	r1, r6, r1
 8000714:	ea40 0002 	orr.w	r0, r0, r2
 8000718:	ea81 0103 	eor.w	r1, r1, r3
 800071c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000720:	bfc2      	ittt	gt
 8000722:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000726:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800072a:	bd70      	popgt	{r4, r5, r6, pc}
 800072c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000730:	f04f 0e00 	mov.w	lr, #0
 8000734:	3c01      	subs	r4, #1
 8000736:	f300 80ab 	bgt.w	8000890 <__aeabi_dmul+0x238>
 800073a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800073e:	bfde      	ittt	le
 8000740:	2000      	movle	r0, #0
 8000742:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000746:	bd70      	pople	{r4, r5, r6, pc}
 8000748:	f1c4 0400 	rsb	r4, r4, #0
 800074c:	3c20      	subs	r4, #32
 800074e:	da35      	bge.n	80007bc <__aeabi_dmul+0x164>
 8000750:	340c      	adds	r4, #12
 8000752:	dc1b      	bgt.n	800078c <__aeabi_dmul+0x134>
 8000754:	f104 0414 	add.w	r4, r4, #20
 8000758:	f1c4 0520 	rsb	r5, r4, #32
 800075c:	fa00 f305 	lsl.w	r3, r0, r5
 8000760:	fa20 f004 	lsr.w	r0, r0, r4
 8000764:	fa01 f205 	lsl.w	r2, r1, r5
 8000768:	ea40 0002 	orr.w	r0, r0, r2
 800076c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000770:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000774:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000778:	fa21 f604 	lsr.w	r6, r1, r4
 800077c:	eb42 0106 	adc.w	r1, r2, r6
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 040c 	rsb	r4, r4, #12
 8000790:	f1c4 0520 	rsb	r5, r4, #32
 8000794:	fa00 f304 	lsl.w	r3, r0, r4
 8000798:	fa20 f005 	lsr.w	r0, r0, r5
 800079c:	fa01 f204 	lsl.w	r2, r1, r4
 80007a0:	ea40 0002 	orr.w	r0, r0, r2
 80007a4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007a8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80007ac:	f141 0100 	adc.w	r1, r1, #0
 80007b0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007b4:	bf08      	it	eq
 80007b6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007ba:	bd70      	pop	{r4, r5, r6, pc}
 80007bc:	f1c4 0520 	rsb	r5, r4, #32
 80007c0:	fa00 f205 	lsl.w	r2, r0, r5
 80007c4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007c8:	fa20 f304 	lsr.w	r3, r0, r4
 80007cc:	fa01 f205 	lsl.w	r2, r1, r5
 80007d0:	ea43 0302 	orr.w	r3, r3, r2
 80007d4:	fa21 f004 	lsr.w	r0, r1, r4
 80007d8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007dc:	fa21 f204 	lsr.w	r2, r1, r4
 80007e0:	ea20 0002 	bic.w	r0, r0, r2
 80007e4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ec:	bf08      	it	eq
 80007ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007f2:	bd70      	pop	{r4, r5, r6, pc}
 80007f4:	f094 0f00 	teq	r4, #0
 80007f8:	d10f      	bne.n	800081a <__aeabi_dmul+0x1c2>
 80007fa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007fe:	0040      	lsls	r0, r0, #1
 8000800:	eb41 0101 	adc.w	r1, r1, r1
 8000804:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3c01      	subeq	r4, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1a6>
 800080e:	ea41 0106 	orr.w	r1, r1, r6
 8000812:	f095 0f00 	teq	r5, #0
 8000816:	bf18      	it	ne
 8000818:	4770      	bxne	lr
 800081a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800081e:	0052      	lsls	r2, r2, #1
 8000820:	eb43 0303 	adc.w	r3, r3, r3
 8000824:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000828:	bf08      	it	eq
 800082a:	3d01      	subeq	r5, #1
 800082c:	d0f7      	beq.n	800081e <__aeabi_dmul+0x1c6>
 800082e:	ea43 0306 	orr.w	r3, r3, r6
 8000832:	4770      	bx	lr
 8000834:	ea94 0f0c 	teq	r4, ip
 8000838:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800083c:	bf18      	it	ne
 800083e:	ea95 0f0c 	teqne	r5, ip
 8000842:	d00c      	beq.n	800085e <__aeabi_dmul+0x206>
 8000844:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000848:	bf18      	it	ne
 800084a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084e:	d1d1      	bne.n	80007f4 <__aeabi_dmul+0x19c>
 8000850:	ea81 0103 	eor.w	r1, r1, r3
 8000854:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000858:	f04f 0000 	mov.w	r0, #0
 800085c:	bd70      	pop	{r4, r5, r6, pc}
 800085e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000862:	bf06      	itte	eq
 8000864:	4610      	moveq	r0, r2
 8000866:	4619      	moveq	r1, r3
 8000868:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800086c:	d019      	beq.n	80008a2 <__aeabi_dmul+0x24a>
 800086e:	ea94 0f0c 	teq	r4, ip
 8000872:	d102      	bne.n	800087a <__aeabi_dmul+0x222>
 8000874:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000878:	d113      	bne.n	80008a2 <__aeabi_dmul+0x24a>
 800087a:	ea95 0f0c 	teq	r5, ip
 800087e:	d105      	bne.n	800088c <__aeabi_dmul+0x234>
 8000880:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000884:	bf1c      	itt	ne
 8000886:	4610      	movne	r0, r2
 8000888:	4619      	movne	r1, r3
 800088a:	d10a      	bne.n	80008a2 <__aeabi_dmul+0x24a>
 800088c:	ea81 0103 	eor.w	r1, r1, r3
 8000890:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000894:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000898:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800089c:	f04f 0000 	mov.w	r0, #0
 80008a0:	bd70      	pop	{r4, r5, r6, pc}
 80008a2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80008a6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80008aa:	bd70      	pop	{r4, r5, r6, pc}

080008ac <__aeabi_ddiv>:
 80008ac:	b570      	push	{r4, r5, r6, lr}
 80008ae:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80008b2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80008b6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008ba:	bf1d      	ittte	ne
 80008bc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008c0:	ea94 0f0c 	teqne	r4, ip
 80008c4:	ea95 0f0c 	teqne	r5, ip
 80008c8:	f000 f8a7 	bleq	8000a1a <__aeabi_ddiv+0x16e>
 80008cc:	eba4 0405 	sub.w	r4, r4, r5
 80008d0:	ea81 0e03 	eor.w	lr, r1, r3
 80008d4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008dc:	f000 8088 	beq.w	80009f0 <__aeabi_ddiv+0x144>
 80008e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008e4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008e8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ec:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008f0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008f4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008f8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008fc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000900:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000904:	429d      	cmp	r5, r3
 8000906:	bf08      	it	eq
 8000908:	4296      	cmpeq	r6, r2
 800090a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800090e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000912:	d202      	bcs.n	800091a <__aeabi_ddiv+0x6e>
 8000914:	085b      	lsrs	r3, r3, #1
 8000916:	ea4f 0232 	mov.w	r2, r2, rrx
 800091a:	1ab6      	subs	r6, r6, r2
 800091c:	eb65 0503 	sbc.w	r5, r5, r3
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800092a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000958:	085b      	lsrs	r3, r3, #1
 800095a:	ea4f 0232 	mov.w	r2, r2, rrx
 800095e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000962:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000966:	bf22      	ittt	cs
 8000968:	1ab6      	subcs	r6, r6, r2
 800096a:	4675      	movcs	r5, lr
 800096c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000970:	085b      	lsrs	r3, r3, #1
 8000972:	ea4f 0232 	mov.w	r2, r2, rrx
 8000976:	ebb6 0e02 	subs.w	lr, r6, r2
 800097a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800097e:	bf22      	ittt	cs
 8000980:	1ab6      	subcs	r6, r6, r2
 8000982:	4675      	movcs	r5, lr
 8000984:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000988:	ea55 0e06 	orrs.w	lr, r5, r6
 800098c:	d018      	beq.n	80009c0 <__aeabi_ddiv+0x114>
 800098e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000992:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000996:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800099a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800099e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80009a2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80009a6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80009aa:	d1c0      	bne.n	800092e <__aeabi_ddiv+0x82>
 80009ac:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009b0:	d10b      	bne.n	80009ca <__aeabi_ddiv+0x11e>
 80009b2:	ea41 0100 	orr.w	r1, r1, r0
 80009b6:	f04f 0000 	mov.w	r0, #0
 80009ba:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80009be:	e7b6      	b.n	800092e <__aeabi_ddiv+0x82>
 80009c0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009c4:	bf04      	itt	eq
 80009c6:	4301      	orreq	r1, r0
 80009c8:	2000      	moveq	r0, #0
 80009ca:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ce:	bf88      	it	hi
 80009d0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009d4:	f63f aeaf 	bhi.w	8000736 <__aeabi_dmul+0xde>
 80009d8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009dc:	bf04      	itt	eq
 80009de:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009e2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009e6:	f150 0000 	adcs.w	r0, r0, #0
 80009ea:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ee:	bd70      	pop	{r4, r5, r6, pc}
 80009f0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009f4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009f8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009fc:	bfc2      	ittt	gt
 80009fe:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000a02:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000a06:	bd70      	popgt	{r4, r5, r6, pc}
 8000a08:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000a0c:	f04f 0e00 	mov.w	lr, #0
 8000a10:	3c01      	subs	r4, #1
 8000a12:	e690      	b.n	8000736 <__aeabi_dmul+0xde>
 8000a14:	ea45 0e06 	orr.w	lr, r5, r6
 8000a18:	e68d      	b.n	8000736 <__aeabi_dmul+0xde>
 8000a1a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a1e:	ea94 0f0c 	teq	r4, ip
 8000a22:	bf08      	it	eq
 8000a24:	ea95 0f0c 	teqeq	r5, ip
 8000a28:	f43f af3b 	beq.w	80008a2 <__aeabi_dmul+0x24a>
 8000a2c:	ea94 0f0c 	teq	r4, ip
 8000a30:	d10a      	bne.n	8000a48 <__aeabi_ddiv+0x19c>
 8000a32:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a36:	f47f af34 	bne.w	80008a2 <__aeabi_dmul+0x24a>
 8000a3a:	ea95 0f0c 	teq	r5, ip
 8000a3e:	f47f af25 	bne.w	800088c <__aeabi_dmul+0x234>
 8000a42:	4610      	mov	r0, r2
 8000a44:	4619      	mov	r1, r3
 8000a46:	e72c      	b.n	80008a2 <__aeabi_dmul+0x24a>
 8000a48:	ea95 0f0c 	teq	r5, ip
 8000a4c:	d106      	bne.n	8000a5c <__aeabi_ddiv+0x1b0>
 8000a4e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a52:	f43f aefd 	beq.w	8000850 <__aeabi_dmul+0x1f8>
 8000a56:	4610      	mov	r0, r2
 8000a58:	4619      	mov	r1, r3
 8000a5a:	e722      	b.n	80008a2 <__aeabi_dmul+0x24a>
 8000a5c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a66:	f47f aec5 	bne.w	80007f4 <__aeabi_dmul+0x19c>
 8000a6a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a6e:	f47f af0d 	bne.w	800088c <__aeabi_dmul+0x234>
 8000a72:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a76:	f47f aeeb 	bne.w	8000850 <__aeabi_dmul+0x1f8>
 8000a7a:	e712      	b.n	80008a2 <__aeabi_dmul+0x24a>

08000a7c <__gedf2>:
 8000a7c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a80:	e006      	b.n	8000a90 <__cmpdf2+0x4>
 8000a82:	bf00      	nop

08000a84 <__ledf2>:
 8000a84:	f04f 0c01 	mov.w	ip, #1
 8000a88:	e002      	b.n	8000a90 <__cmpdf2+0x4>
 8000a8a:	bf00      	nop

08000a8c <__cmpdf2>:
 8000a8c:	f04f 0c01 	mov.w	ip, #1
 8000a90:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a94:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a98:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a9c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa0:	bf18      	it	ne
 8000aa2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000aa6:	d01b      	beq.n	8000ae0 <__cmpdf2+0x54>
 8000aa8:	b001      	add	sp, #4
 8000aaa:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000aae:	bf0c      	ite	eq
 8000ab0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000ab4:	ea91 0f03 	teqne	r1, r3
 8000ab8:	bf02      	ittt	eq
 8000aba:	ea90 0f02 	teqeq	r0, r2
 8000abe:	2000      	moveq	r0, #0
 8000ac0:	4770      	bxeq	lr
 8000ac2:	f110 0f00 	cmn.w	r0, #0
 8000ac6:	ea91 0f03 	teq	r1, r3
 8000aca:	bf58      	it	pl
 8000acc:	4299      	cmppl	r1, r3
 8000ace:	bf08      	it	eq
 8000ad0:	4290      	cmpeq	r0, r2
 8000ad2:	bf2c      	ite	cs
 8000ad4:	17d8      	asrcs	r0, r3, #31
 8000ad6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000ada:	f040 0001 	orr.w	r0, r0, #1
 8000ade:	4770      	bx	lr
 8000ae0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d102      	bne.n	8000af0 <__cmpdf2+0x64>
 8000aea:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aee:	d107      	bne.n	8000b00 <__cmpdf2+0x74>
 8000af0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000af4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000af8:	d1d6      	bne.n	8000aa8 <__cmpdf2+0x1c>
 8000afa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000afe:	d0d3      	beq.n	8000aa8 <__cmpdf2+0x1c>
 8000b00:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000b04:	4770      	bx	lr
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdrcmple>:
 8000b08:	4684      	mov	ip, r0
 8000b0a:	4610      	mov	r0, r2
 8000b0c:	4662      	mov	r2, ip
 8000b0e:	468c      	mov	ip, r1
 8000b10:	4619      	mov	r1, r3
 8000b12:	4663      	mov	r3, ip
 8000b14:	e000      	b.n	8000b18 <__aeabi_cdcmpeq>
 8000b16:	bf00      	nop

08000b18 <__aeabi_cdcmpeq>:
 8000b18:	b501      	push	{r0, lr}
 8000b1a:	f7ff ffb7 	bl	8000a8c <__cmpdf2>
 8000b1e:	2800      	cmp	r0, #0
 8000b20:	bf48      	it	mi
 8000b22:	f110 0f00 	cmnmi.w	r0, #0
 8000b26:	bd01      	pop	{r0, pc}

08000b28 <__aeabi_dcmpeq>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff fff4 	bl	8000b18 <__aeabi_cdcmpeq>
 8000b30:	bf0c      	ite	eq
 8000b32:	2001      	moveq	r0, #1
 8000b34:	2000      	movne	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmplt>:
 8000b3c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b40:	f7ff ffea 	bl	8000b18 <__aeabi_cdcmpeq>
 8000b44:	bf34      	ite	cc
 8000b46:	2001      	movcc	r0, #1
 8000b48:	2000      	movcs	r0, #0
 8000b4a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4e:	bf00      	nop

08000b50 <__aeabi_dcmple>:
 8000b50:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b54:	f7ff ffe0 	bl	8000b18 <__aeabi_cdcmpeq>
 8000b58:	bf94      	ite	ls
 8000b5a:	2001      	movls	r0, #1
 8000b5c:	2000      	movhi	r0, #0
 8000b5e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b62:	bf00      	nop

08000b64 <__aeabi_dcmpge>:
 8000b64:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b68:	f7ff ffce 	bl	8000b08 <__aeabi_cdrcmple>
 8000b6c:	bf94      	ite	ls
 8000b6e:	2001      	movls	r0, #1
 8000b70:	2000      	movhi	r0, #0
 8000b72:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b76:	bf00      	nop

08000b78 <__aeabi_dcmpgt>:
 8000b78:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b7c:	f7ff ffc4 	bl	8000b08 <__aeabi_cdrcmple>
 8000b80:	bf34      	ite	cc
 8000b82:	2001      	movcc	r0, #1
 8000b84:	2000      	movcs	r0, #0
 8000b86:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b8a:	bf00      	nop

08000b8c <__aeabi_dcmpun>:
 8000b8c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x10>
 8000b96:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b9a:	d10a      	bne.n	8000bb2 <__aeabi_dcmpun+0x26>
 8000b9c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ba0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ba4:	d102      	bne.n	8000bac <__aeabi_dcmpun+0x20>
 8000ba6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000baa:	d102      	bne.n	8000bb2 <__aeabi_dcmpun+0x26>
 8000bac:	f04f 0000 	mov.w	r0, #0
 8000bb0:	4770      	bx	lr
 8000bb2:	f04f 0001 	mov.w	r0, #1
 8000bb6:	4770      	bx	lr

08000bb8 <__aeabi_d2iz>:
 8000bb8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bc0:	d215      	bcs.n	8000bee <__aeabi_d2iz+0x36>
 8000bc2:	d511      	bpl.n	8000be8 <__aeabi_d2iz+0x30>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d912      	bls.n	8000bf4 <__aeabi_d2iz+0x3c>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bde:	fa23 f002 	lsr.w	r0, r3, r2
 8000be2:	bf18      	it	ne
 8000be4:	4240      	negne	r0, r0
 8000be6:	4770      	bx	lr
 8000be8:	f04f 0000 	mov.w	r0, #0
 8000bec:	4770      	bx	lr
 8000bee:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bf2:	d105      	bne.n	8000c00 <__aeabi_d2iz+0x48>
 8000bf4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bf8:	bf08      	it	eq
 8000bfa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bfe:	4770      	bx	lr
 8000c00:	f04f 0000 	mov.w	r0, #0
 8000c04:	4770      	bx	lr
 8000c06:	bf00      	nop

08000c08 <__aeabi_ldivmod>:
 8000c08:	b97b      	cbnz	r3, 8000c2a <__aeabi_ldivmod+0x22>
 8000c0a:	b972      	cbnz	r2, 8000c2a <__aeabi_ldivmod+0x22>
 8000c0c:	2900      	cmp	r1, #0
 8000c0e:	bfbe      	ittt	lt
 8000c10:	2000      	movlt	r0, #0
 8000c12:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 8000c16:	e006      	blt.n	8000c26 <__aeabi_ldivmod+0x1e>
 8000c18:	bf08      	it	eq
 8000c1a:	2800      	cmpeq	r0, #0
 8000c1c:	bf1c      	itt	ne
 8000c1e:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 8000c22:	f04f 30ff 	movne.w	r0, #4294967295
 8000c26:	f000 b9b9 	b.w	8000f9c <__aeabi_idiv0>
 8000c2a:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c2e:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c32:	2900      	cmp	r1, #0
 8000c34:	db09      	blt.n	8000c4a <__aeabi_ldivmod+0x42>
 8000c36:	2b00      	cmp	r3, #0
 8000c38:	db1a      	blt.n	8000c70 <__aeabi_ldivmod+0x68>
 8000c3a:	f000 f84d 	bl	8000cd8 <__udivmoddi4>
 8000c3e:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c42:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c46:	b004      	add	sp, #16
 8000c48:	4770      	bx	lr
 8000c4a:	4240      	negs	r0, r0
 8000c4c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c50:	2b00      	cmp	r3, #0
 8000c52:	db1b      	blt.n	8000c8c <__aeabi_ldivmod+0x84>
 8000c54:	f000 f840 	bl	8000cd8 <__udivmoddi4>
 8000c58:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c5c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c60:	b004      	add	sp, #16
 8000c62:	4240      	negs	r0, r0
 8000c64:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c68:	4252      	negs	r2, r2
 8000c6a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000c6e:	4770      	bx	lr
 8000c70:	4252      	negs	r2, r2
 8000c72:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000c76:	f000 f82f 	bl	8000cd8 <__udivmoddi4>
 8000c7a:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c7e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c82:	b004      	add	sp, #16
 8000c84:	4240      	negs	r0, r0
 8000c86:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c8a:	4770      	bx	lr
 8000c8c:	4252      	negs	r2, r2
 8000c8e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000c92:	f000 f821 	bl	8000cd8 <__udivmoddi4>
 8000c96:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c9a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c9e:	b004      	add	sp, #16
 8000ca0:	4252      	negs	r2, r2
 8000ca2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000ca6:	4770      	bx	lr

08000ca8 <__aeabi_uldivmod>:
 8000ca8:	b953      	cbnz	r3, 8000cc0 <__aeabi_uldivmod+0x18>
 8000caa:	b94a      	cbnz	r2, 8000cc0 <__aeabi_uldivmod+0x18>
 8000cac:	2900      	cmp	r1, #0
 8000cae:	bf08      	it	eq
 8000cb0:	2800      	cmpeq	r0, #0
 8000cb2:	bf1c      	itt	ne
 8000cb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cbc:	f000 b96e 	b.w	8000f9c <__aeabi_idiv0>
 8000cc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cc8:	f000 f806 	bl	8000cd8 <__udivmoddi4>
 8000ccc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cd4:	b004      	add	sp, #16
 8000cd6:	4770      	bx	lr

08000cd8 <__udivmoddi4>:
 8000cd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cdc:	9d08      	ldr	r5, [sp, #32]
 8000cde:	4604      	mov	r4, r0
 8000ce0:	468c      	mov	ip, r1
 8000ce2:	2b00      	cmp	r3, #0
 8000ce4:	f040 8083 	bne.w	8000dee <__udivmoddi4+0x116>
 8000ce8:	428a      	cmp	r2, r1
 8000cea:	4617      	mov	r7, r2
 8000cec:	d947      	bls.n	8000d7e <__udivmoddi4+0xa6>
 8000cee:	fab2 f282 	clz	r2, r2
 8000cf2:	b142      	cbz	r2, 8000d06 <__udivmoddi4+0x2e>
 8000cf4:	f1c2 0020 	rsb	r0, r2, #32
 8000cf8:	fa24 f000 	lsr.w	r0, r4, r0
 8000cfc:	4091      	lsls	r1, r2
 8000cfe:	4097      	lsls	r7, r2
 8000d00:	ea40 0c01 	orr.w	ip, r0, r1
 8000d04:	4094      	lsls	r4, r2
 8000d06:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000d0a:	0c23      	lsrs	r3, r4, #16
 8000d0c:	fbbc f6f8 	udiv	r6, ip, r8
 8000d10:	fa1f fe87 	uxth.w	lr, r7
 8000d14:	fb08 c116 	mls	r1, r8, r6, ip
 8000d18:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d1c:	fb06 f10e 	mul.w	r1, r6, lr
 8000d20:	4299      	cmp	r1, r3
 8000d22:	d909      	bls.n	8000d38 <__udivmoddi4+0x60>
 8000d24:	18fb      	adds	r3, r7, r3
 8000d26:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d2a:	f080 8119 	bcs.w	8000f60 <__udivmoddi4+0x288>
 8000d2e:	4299      	cmp	r1, r3
 8000d30:	f240 8116 	bls.w	8000f60 <__udivmoddi4+0x288>
 8000d34:	3e02      	subs	r6, #2
 8000d36:	443b      	add	r3, r7
 8000d38:	1a5b      	subs	r3, r3, r1
 8000d3a:	b2a4      	uxth	r4, r4
 8000d3c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d40:	fb08 3310 	mls	r3, r8, r0, r3
 8000d44:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d48:	fb00 fe0e 	mul.w	lr, r0, lr
 8000d4c:	45a6      	cmp	lr, r4
 8000d4e:	d909      	bls.n	8000d64 <__udivmoddi4+0x8c>
 8000d50:	193c      	adds	r4, r7, r4
 8000d52:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d56:	f080 8105 	bcs.w	8000f64 <__udivmoddi4+0x28c>
 8000d5a:	45a6      	cmp	lr, r4
 8000d5c:	f240 8102 	bls.w	8000f64 <__udivmoddi4+0x28c>
 8000d60:	3802      	subs	r0, #2
 8000d62:	443c      	add	r4, r7
 8000d64:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d68:	eba4 040e 	sub.w	r4, r4, lr
 8000d6c:	2600      	movs	r6, #0
 8000d6e:	b11d      	cbz	r5, 8000d78 <__udivmoddi4+0xa0>
 8000d70:	40d4      	lsrs	r4, r2
 8000d72:	2300      	movs	r3, #0
 8000d74:	e9c5 4300 	strd	r4, r3, [r5]
 8000d78:	4631      	mov	r1, r6
 8000d7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d7e:	b902      	cbnz	r2, 8000d82 <__udivmoddi4+0xaa>
 8000d80:	deff      	udf	#255	; 0xff
 8000d82:	fab2 f282 	clz	r2, r2
 8000d86:	2a00      	cmp	r2, #0
 8000d88:	d150      	bne.n	8000e2c <__udivmoddi4+0x154>
 8000d8a:	1bcb      	subs	r3, r1, r7
 8000d8c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d90:	fa1f f887 	uxth.w	r8, r7
 8000d94:	2601      	movs	r6, #1
 8000d96:	fbb3 fcfe 	udiv	ip, r3, lr
 8000d9a:	0c21      	lsrs	r1, r4, #16
 8000d9c:	fb0e 331c 	mls	r3, lr, ip, r3
 8000da0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000da4:	fb08 f30c 	mul.w	r3, r8, ip
 8000da8:	428b      	cmp	r3, r1
 8000daa:	d907      	bls.n	8000dbc <__udivmoddi4+0xe4>
 8000dac:	1879      	adds	r1, r7, r1
 8000dae:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000db2:	d202      	bcs.n	8000dba <__udivmoddi4+0xe2>
 8000db4:	428b      	cmp	r3, r1
 8000db6:	f200 80e9 	bhi.w	8000f8c <__udivmoddi4+0x2b4>
 8000dba:	4684      	mov	ip, r0
 8000dbc:	1ac9      	subs	r1, r1, r3
 8000dbe:	b2a3      	uxth	r3, r4
 8000dc0:	fbb1 f0fe 	udiv	r0, r1, lr
 8000dc4:	fb0e 1110 	mls	r1, lr, r0, r1
 8000dc8:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000dcc:	fb08 f800 	mul.w	r8, r8, r0
 8000dd0:	45a0      	cmp	r8, r4
 8000dd2:	d907      	bls.n	8000de4 <__udivmoddi4+0x10c>
 8000dd4:	193c      	adds	r4, r7, r4
 8000dd6:	f100 33ff 	add.w	r3, r0, #4294967295
 8000dda:	d202      	bcs.n	8000de2 <__udivmoddi4+0x10a>
 8000ddc:	45a0      	cmp	r8, r4
 8000dde:	f200 80d9 	bhi.w	8000f94 <__udivmoddi4+0x2bc>
 8000de2:	4618      	mov	r0, r3
 8000de4:	eba4 0408 	sub.w	r4, r4, r8
 8000de8:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000dec:	e7bf      	b.n	8000d6e <__udivmoddi4+0x96>
 8000dee:	428b      	cmp	r3, r1
 8000df0:	d909      	bls.n	8000e06 <__udivmoddi4+0x12e>
 8000df2:	2d00      	cmp	r5, #0
 8000df4:	f000 80b1 	beq.w	8000f5a <__udivmoddi4+0x282>
 8000df8:	2600      	movs	r6, #0
 8000dfa:	e9c5 0100 	strd	r0, r1, [r5]
 8000dfe:	4630      	mov	r0, r6
 8000e00:	4631      	mov	r1, r6
 8000e02:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e06:	fab3 f683 	clz	r6, r3
 8000e0a:	2e00      	cmp	r6, #0
 8000e0c:	d14a      	bne.n	8000ea4 <__udivmoddi4+0x1cc>
 8000e0e:	428b      	cmp	r3, r1
 8000e10:	d302      	bcc.n	8000e18 <__udivmoddi4+0x140>
 8000e12:	4282      	cmp	r2, r0
 8000e14:	f200 80b8 	bhi.w	8000f88 <__udivmoddi4+0x2b0>
 8000e18:	1a84      	subs	r4, r0, r2
 8000e1a:	eb61 0103 	sbc.w	r1, r1, r3
 8000e1e:	2001      	movs	r0, #1
 8000e20:	468c      	mov	ip, r1
 8000e22:	2d00      	cmp	r5, #0
 8000e24:	d0a8      	beq.n	8000d78 <__udivmoddi4+0xa0>
 8000e26:	e9c5 4c00 	strd	r4, ip, [r5]
 8000e2a:	e7a5      	b.n	8000d78 <__udivmoddi4+0xa0>
 8000e2c:	f1c2 0320 	rsb	r3, r2, #32
 8000e30:	fa20 f603 	lsr.w	r6, r0, r3
 8000e34:	4097      	lsls	r7, r2
 8000e36:	fa01 f002 	lsl.w	r0, r1, r2
 8000e3a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e3e:	40d9      	lsrs	r1, r3
 8000e40:	4330      	orrs	r0, r6
 8000e42:	0c03      	lsrs	r3, r0, #16
 8000e44:	fbb1 f6fe 	udiv	r6, r1, lr
 8000e48:	fa1f f887 	uxth.w	r8, r7
 8000e4c:	fb0e 1116 	mls	r1, lr, r6, r1
 8000e50:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e54:	fb06 f108 	mul.w	r1, r6, r8
 8000e58:	4299      	cmp	r1, r3
 8000e5a:	fa04 f402 	lsl.w	r4, r4, r2
 8000e5e:	d909      	bls.n	8000e74 <__udivmoddi4+0x19c>
 8000e60:	18fb      	adds	r3, r7, r3
 8000e62:	f106 3cff 	add.w	ip, r6, #4294967295
 8000e66:	f080 808d 	bcs.w	8000f84 <__udivmoddi4+0x2ac>
 8000e6a:	4299      	cmp	r1, r3
 8000e6c:	f240 808a 	bls.w	8000f84 <__udivmoddi4+0x2ac>
 8000e70:	3e02      	subs	r6, #2
 8000e72:	443b      	add	r3, r7
 8000e74:	1a5b      	subs	r3, r3, r1
 8000e76:	b281      	uxth	r1, r0
 8000e78:	fbb3 f0fe 	udiv	r0, r3, lr
 8000e7c:	fb0e 3310 	mls	r3, lr, r0, r3
 8000e80:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e84:	fb00 f308 	mul.w	r3, r0, r8
 8000e88:	428b      	cmp	r3, r1
 8000e8a:	d907      	bls.n	8000e9c <__udivmoddi4+0x1c4>
 8000e8c:	1879      	adds	r1, r7, r1
 8000e8e:	f100 3cff 	add.w	ip, r0, #4294967295
 8000e92:	d273      	bcs.n	8000f7c <__udivmoddi4+0x2a4>
 8000e94:	428b      	cmp	r3, r1
 8000e96:	d971      	bls.n	8000f7c <__udivmoddi4+0x2a4>
 8000e98:	3802      	subs	r0, #2
 8000e9a:	4439      	add	r1, r7
 8000e9c:	1acb      	subs	r3, r1, r3
 8000e9e:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000ea2:	e778      	b.n	8000d96 <__udivmoddi4+0xbe>
 8000ea4:	f1c6 0c20 	rsb	ip, r6, #32
 8000ea8:	fa03 f406 	lsl.w	r4, r3, r6
 8000eac:	fa22 f30c 	lsr.w	r3, r2, ip
 8000eb0:	431c      	orrs	r4, r3
 8000eb2:	fa20 f70c 	lsr.w	r7, r0, ip
 8000eb6:	fa01 f306 	lsl.w	r3, r1, r6
 8000eba:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000ebe:	fa21 f10c 	lsr.w	r1, r1, ip
 8000ec2:	431f      	orrs	r7, r3
 8000ec4:	0c3b      	lsrs	r3, r7, #16
 8000ec6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eca:	fa1f f884 	uxth.w	r8, r4
 8000ece:	fb0e 1119 	mls	r1, lr, r9, r1
 8000ed2:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000ed6:	fb09 fa08 	mul.w	sl, r9, r8
 8000eda:	458a      	cmp	sl, r1
 8000edc:	fa02 f206 	lsl.w	r2, r2, r6
 8000ee0:	fa00 f306 	lsl.w	r3, r0, r6
 8000ee4:	d908      	bls.n	8000ef8 <__udivmoddi4+0x220>
 8000ee6:	1861      	adds	r1, r4, r1
 8000ee8:	f109 30ff 	add.w	r0, r9, #4294967295
 8000eec:	d248      	bcs.n	8000f80 <__udivmoddi4+0x2a8>
 8000eee:	458a      	cmp	sl, r1
 8000ef0:	d946      	bls.n	8000f80 <__udivmoddi4+0x2a8>
 8000ef2:	f1a9 0902 	sub.w	r9, r9, #2
 8000ef6:	4421      	add	r1, r4
 8000ef8:	eba1 010a 	sub.w	r1, r1, sl
 8000efc:	b2bf      	uxth	r7, r7
 8000efe:	fbb1 f0fe 	udiv	r0, r1, lr
 8000f02:	fb0e 1110 	mls	r1, lr, r0, r1
 8000f06:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000f0a:	fb00 f808 	mul.w	r8, r0, r8
 8000f0e:	45b8      	cmp	r8, r7
 8000f10:	d907      	bls.n	8000f22 <__udivmoddi4+0x24a>
 8000f12:	19e7      	adds	r7, r4, r7
 8000f14:	f100 31ff 	add.w	r1, r0, #4294967295
 8000f18:	d22e      	bcs.n	8000f78 <__udivmoddi4+0x2a0>
 8000f1a:	45b8      	cmp	r8, r7
 8000f1c:	d92c      	bls.n	8000f78 <__udivmoddi4+0x2a0>
 8000f1e:	3802      	subs	r0, #2
 8000f20:	4427      	add	r7, r4
 8000f22:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000f26:	eba7 0708 	sub.w	r7, r7, r8
 8000f2a:	fba0 8902 	umull	r8, r9, r0, r2
 8000f2e:	454f      	cmp	r7, r9
 8000f30:	46c6      	mov	lr, r8
 8000f32:	4649      	mov	r1, r9
 8000f34:	d31a      	bcc.n	8000f6c <__udivmoddi4+0x294>
 8000f36:	d017      	beq.n	8000f68 <__udivmoddi4+0x290>
 8000f38:	b15d      	cbz	r5, 8000f52 <__udivmoddi4+0x27a>
 8000f3a:	ebb3 020e 	subs.w	r2, r3, lr
 8000f3e:	eb67 0701 	sbc.w	r7, r7, r1
 8000f42:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000f46:	40f2      	lsrs	r2, r6
 8000f48:	ea4c 0202 	orr.w	r2, ip, r2
 8000f4c:	40f7      	lsrs	r7, r6
 8000f4e:	e9c5 2700 	strd	r2, r7, [r5]
 8000f52:	2600      	movs	r6, #0
 8000f54:	4631      	mov	r1, r6
 8000f56:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f5a:	462e      	mov	r6, r5
 8000f5c:	4628      	mov	r0, r5
 8000f5e:	e70b      	b.n	8000d78 <__udivmoddi4+0xa0>
 8000f60:	4606      	mov	r6, r0
 8000f62:	e6e9      	b.n	8000d38 <__udivmoddi4+0x60>
 8000f64:	4618      	mov	r0, r3
 8000f66:	e6fd      	b.n	8000d64 <__udivmoddi4+0x8c>
 8000f68:	4543      	cmp	r3, r8
 8000f6a:	d2e5      	bcs.n	8000f38 <__udivmoddi4+0x260>
 8000f6c:	ebb8 0e02 	subs.w	lr, r8, r2
 8000f70:	eb69 0104 	sbc.w	r1, r9, r4
 8000f74:	3801      	subs	r0, #1
 8000f76:	e7df      	b.n	8000f38 <__udivmoddi4+0x260>
 8000f78:	4608      	mov	r0, r1
 8000f7a:	e7d2      	b.n	8000f22 <__udivmoddi4+0x24a>
 8000f7c:	4660      	mov	r0, ip
 8000f7e:	e78d      	b.n	8000e9c <__udivmoddi4+0x1c4>
 8000f80:	4681      	mov	r9, r0
 8000f82:	e7b9      	b.n	8000ef8 <__udivmoddi4+0x220>
 8000f84:	4666      	mov	r6, ip
 8000f86:	e775      	b.n	8000e74 <__udivmoddi4+0x19c>
 8000f88:	4630      	mov	r0, r6
 8000f8a:	e74a      	b.n	8000e22 <__udivmoddi4+0x14a>
 8000f8c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f90:	4439      	add	r1, r7
 8000f92:	e713      	b.n	8000dbc <__udivmoddi4+0xe4>
 8000f94:	3802      	subs	r0, #2
 8000f96:	443c      	add	r4, r7
 8000f98:	e724      	b.n	8000de4 <__udivmoddi4+0x10c>
 8000f9a:	bf00      	nop

08000f9c <__aeabi_idiv0>:
 8000f9c:	4770      	bx	lr
 8000f9e:	bf00      	nop

08000fa0 <_ZN10IridiumSBDC1ER7TwoWireh>:
      if (ringPin != -1)
         pinMode(ringPin, INPUT);

   }

   IridiumSBD(TwoWire &wirePort = Wire, uint8_t deviceAddress = 0x63)
 8000fa0:	b480      	push	{r7}
 8000fa2:	b085      	sub	sp, #20
 8000fa4:	af00      	add	r7, sp, #0
 8000fa6:	60f8      	str	r0, [r7, #12]
 8000fa8:	60b9      	str	r1, [r7, #8]
 8000faa:	4613      	mov	r3, r2
 8000fac:	71fb      	strb	r3, [r7, #7]
   {
 8000fae:	68fb      	ldr	r3, [r7, #12]
 8000fb0:	2200      	movs	r2, #0
 8000fb2:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
 8000fb6:	68fb      	ldr	r3, [r7, #12]
 8000fb8:	2205      	movs	r2, #5
 8000fba:	f883 20ac 	strb.w	r2, [r3, #172]	; 0xac
 8000fbe:	68fb      	ldr	r3, [r7, #12]
 8000fc0:	2201      	movs	r2, #1
 8000fc2:	f883 20d9 	strb.w	r2, [r3, #217]	; 0xd9
 8000fc6:	68fb      	ldr	r3, [r7, #12]
 8000fc8:	2202      	movs	r2, #2
 8000fca:	f883 20da 	strb.w	r2, [r3, #218]	; 0xda
 8000fce:	68fb      	ldr	r3, [r7, #12]
 8000fd0:	2204      	movs	r2, #4
 8000fd2:	f883 20db 	strb.w	r2, [r3, #219]	; 0xdb
 8000fd6:	68fb      	ldr	r3, [r7, #12]
 8000fd8:	2208      	movs	r2, #8
 8000fda:	f883 20dc 	strb.w	r2, [r3, #220]	; 0xdc
 8000fde:	68fb      	ldr	r3, [r7, #12]
 8000fe0:	2210      	movs	r2, #16
 8000fe2:	f883 20dd 	strb.w	r2, [r3, #221]	; 0xdd
 8000fe6:	68fb      	ldr	r3, [r7, #12]
 8000fe8:	2220      	movs	r2, #32
 8000fea:	f883 20de 	strb.w	r2, [r3, #222]	; 0xde
 8000fee:	68fb      	ldr	r3, [r7, #12]
 8000ff0:	2240      	movs	r2, #64	; 0x40
 8000ff2:	f883 20df 	strb.w	r2, [r3, #223]	; 0xdf
      useSerial = false;
 8000ff6:	68fb      	ldr	r3, [r7, #12]
 8000ff8:	2200      	movs	r2, #0
 8000ffa:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
      wireport = &wirePort;
 8000ffe:	68fb      	ldr	r3, [r7, #12]
 8001000:	68ba      	ldr	r2, [r7, #8]
 8001002:	649a      	str	r2, [r3, #72]	; 0x48
      deviceaddress = deviceAddress;
 8001004:	68fb      	ldr	r3, [r7, #12]
 8001006:	79fa      	ldrb	r2, [r7, #7]
 8001008:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      sbdixInterval = ISBD_USB_SBDIX_INTERVAL;
 800100c:	68fb      	ldr	r3, [r7, #12]
 800100e:	221e      	movs	r2, #30
 8001010:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
      atTimeout = ISBD_DEFAULT_AT_TIMEOUT;
 8001014:	68fb      	ldr	r3, [r7, #12]
 8001016:	221e      	movs	r2, #30
 8001018:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
      sendReceiveTimeout = ISBD_DEFAULT_SENDRECEIVE_TIME;
 800101c:	68fb      	ldr	r3, [r7, #12]
 800101e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8001022:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
      startupTimeout = ISBD_STARTUP_MAX_TIME;
 8001026:	68fb      	ldr	r3, [r7, #12]
 8001028:	22f0      	movs	r2, #240	; 0xf0
 800102a:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
      remainingMessages = -1;
 800102e:	68fb      	ldr	r3, [r7, #12]
 8001030:	f04f 32ff 	mov.w	r2, #4294967295
 8001034:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
      asleep = true;
 8001038:	68fb      	ldr	r3, [r7, #12]
 800103a:	2201      	movs	r2, #1
 800103c:	f883 20b4 	strb.w	r2, [r3, #180]	; 0xb4
      reentrant = false;
 8001040:	68fb      	ldr	r3, [r7, #12]
 8001042:	2200      	movs	r2, #0
 8001044:	f883 20b5 	strb.w	r2, [r3, #181]	; 0xb5
      sleepPin = -1;
 8001048:	68fb      	ldr	r3, [r7, #12]
 800104a:	f04f 32ff 	mov.w	r2, #4294967295
 800104e:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8
      sleepPinConfigured = false;
 8001052:	68fb      	ldr	r3, [r7, #12]
 8001054:	2200      	movs	r2, #0
 8001056:	f883 20bc 	strb.w	r2, [r3, #188]	; 0xbc
      ringPin = -1;
 800105a:	68fb      	ldr	r3, [r7, #12]
 800105c:	f04f 32ff 	mov.w	r2, #4294967295
 8001060:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
      msstmWorkaroundRequested = false;
 8001064:	68fb      	ldr	r3, [r7, #12]
 8001066:	2200      	movs	r2, #0
 8001068:	f883 20c4 	strb.w	r2, [r3, #196]	; 0xc4
      ringAlertsEnabled = true;
 800106c:	68fb      	ldr	r3, [r7, #12]
 800106e:	2201      	movs	r2, #1
 8001070:	f883 20c5 	strb.w	r2, [r3, #197]	; 0xc5
      ringAsserted = false;
 8001074:	68fb      	ldr	r3, [r7, #12]
 8001076:	2200      	movs	r2, #0
 8001078:	f883 20c6 	strb.w	r2, [r3, #198]	; 0xc6
      lastPowerOnTime = 0UL;
 800107c:	68fb      	ldr	r3, [r7, #12]
 800107e:	2200      	movs	r2, #0
 8001080:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
      head = SBDRING;
 8001084:	68fb      	ldr	r3, [r7, #12]
 8001086:	4a0d      	ldr	r2, [pc, #52]	; (80010bc <_ZN10IridiumSBDC1ER7TwoWireh+0x11c>)
 8001088:	f8c3 20cc 	str.w	r2, [r3, #204]	; 0xcc
      tail = SBDRING;
 800108c:	68fb      	ldr	r3, [r7, #12]
 800108e:	4a0b      	ldr	r2, [pc, #44]	; (80010bc <_ZN10IridiumSBDC1ER7TwoWireh+0x11c>)
 8001090:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
      nextChar = -1;
 8001094:	68fb      	ldr	r3, [r7, #12]
 8001096:	f04f 32ff 	mov.w	r2, #4294967295
 800109a:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
      i2c_ser_buffer_tail = 0;
 800109e:	68fb      	ldr	r3, [r7, #12]
 80010a0:	2200      	movs	r2, #0
 80010a2:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
      i2c_ser_buffer_head = 0;
 80010a6:	68fb      	ldr	r3, [r7, #12]
 80010a8:	2200      	movs	r2, #0
 80010aa:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
   }
 80010ae:	68fb      	ldr	r3, [r7, #12]
 80010b0:	4618      	mov	r0, r3
 80010b2:	3714      	adds	r7, #20
 80010b4:	46bd      	mov	sp, r7
 80010b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ba:	4770      	bx	lr
 80010bc:	0800ab50 	.word	0x0800ab50

080010c0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80010c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80010c2:	b0a9      	sub	sp, #164	; 0xa4
 80010c4:	af0e      	add	r7, sp, #56	; 0x38
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80010c6:	f002 fd59 	bl	8003b7c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80010ca:	f000 f873 	bl	80011b4 <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80010ce:	f000 f94b 	bl	8001368 <_ZL12MX_GPIO_Initv>
  MX_USART3_UART_Init();
 80010d2:	f000 f91b 	bl	800130c <_ZL19MX_USART3_UART_Initv>
  MX_I2C1_Init();
 80010d6:	f000 f8e5 	bl	80012a4 <_ZL12MX_I2C1_Initv>

  /*
    * TODO it seems like huart3 needs to be initialize before being passed in order to print
    * Solution: pass the variable in setup
    */
  GPS.setup(huart3);
 80010da:	4e31      	ldr	r6, [pc, #196]	; (80011a0 <main+0xe0>)
 80010dc:	466d      	mov	r5, sp
 80010de:	f106 040c 	add.w	r4, r6, #12
 80010e2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80010e4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80010e6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80010e8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80010ea:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80010ec:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80010ee:	e894 0003 	ldmia.w	r4, {r0, r1}
 80010f2:	e885 0003 	stmia.w	r5, {r0, r1}
 80010f6:	e896 000e 	ldmia.w	r6, {r1, r2, r3}
 80010fa:	482a      	ldr	r0, [pc, #168]	; (80011a4 <main+0xe4>)
 80010fc:	f001 fe02 	bl	8002d04 <_ZN10IridiumSBD5setupE20__UART_HandleTypeDef>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  struct tm t; // struct tm is defined in time.h
	     int err = GPS.getSystemTime(t); // Ask the 9603N for the system time
 8001100:	1d3b      	adds	r3, r7, #4
 8001102:	4619      	mov	r1, r3
 8001104:	4827      	ldr	r0, [pc, #156]	; (80011a4 <main+0xe4>)
 8001106:	f000 fc57 	bl	80019b8 <_ZN10IridiumSBD13getSystemTimeER2tm>
 800110a:	6678      	str	r0, [r7, #100]	; 0x64
	     if (err == ISBD_SUCCESS) // Was it successful?
 800110c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800110e:	2b00      	cmp	r3, #0
 8001110:	d123      	bne.n	800115a <main+0x9a>
	     {
	        char buf[60];
	        sprintf(buf, "\r\n<< Iridium date/time is %d-%02d-%02d %02d:%02d:%02d\r\n",
	           t.tm_year + 1900, t.tm_mon + 1, t.tm_mday, t.tm_hour, t.tm_min, t.tm_sec);
 8001112:	69bb      	ldr	r3, [r7, #24]
	        sprintf(buf, "\r\n<< Iridium date/time is %d-%02d-%02d %02d:%02d:%02d\r\n",
 8001114:	f203 756c 	addw	r5, r3, #1900	; 0x76c
	           t.tm_year + 1900, t.tm_mon + 1, t.tm_mday, t.tm_hour, t.tm_min, t.tm_sec);
 8001118:	697b      	ldr	r3, [r7, #20]
	        sprintf(buf, "\r\n<< Iridium date/time is %d-%02d-%02d %02d:%02d:%02d\r\n",
 800111a:	1c5e      	adds	r6, r3, #1
 800111c:	693b      	ldr	r3, [r7, #16]
 800111e:	68fa      	ldr	r2, [r7, #12]
 8001120:	68b9      	ldr	r1, [r7, #8]
 8001122:	6878      	ldr	r0, [r7, #4]
 8001124:	f107 0428 	add.w	r4, r7, #40	; 0x28
 8001128:	9003      	str	r0, [sp, #12]
 800112a:	9102      	str	r1, [sp, #8]
 800112c:	9201      	str	r2, [sp, #4]
 800112e:	9300      	str	r3, [sp, #0]
 8001130:	4633      	mov	r3, r6
 8001132:	462a      	mov	r2, r5
 8001134:	491c      	ldr	r1, [pc, #112]	; (80011a8 <main+0xe8>)
 8001136:	4620      	mov	r0, r4
 8001138:	f005 fec2 	bl	8006ec0 <siprintf>
	        HAL_UART_Transmit(&(GPS.uart),(uint8_t*) buf, strlen(buf), HAL_MAX_DELAY);
 800113c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001140:	4618      	mov	r0, r3
 8001142:	f7ff f86f 	bl	8000224 <strlen>
 8001146:	4603      	mov	r3, r0
 8001148:	b29a      	uxth	r2, r3
 800114a:	f107 0128 	add.w	r1, r7, #40	; 0x28
 800114e:	f04f 33ff 	mov.w	r3, #4294967295
 8001152:	4814      	ldr	r0, [pc, #80]	; (80011a4 <main+0xe4>)
 8001154:	f004 fa63 	bl	800561e <HAL_UART_Transmit>
 8001158:	e019      	b.n	800118e <main+0xce>
	     }

	     else if (err == ISBD_NO_NETWORK) // Did it fail because the 9603N has not yet seen the network?
 800115a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800115c:	2b0c      	cmp	r3, #12
 800115e:	d107      	bne.n	8001170 <main+0xb0>
	     {
	    	 HAL_UART_Transmit(&(GPS.uart),(uint8_t*) "\r\nNo network detected.  Waiting 10 seconds.\r\n", 49, HAL_MAX_DELAY);
 8001160:	f04f 33ff 	mov.w	r3, #4294967295
 8001164:	2231      	movs	r2, #49	; 0x31
 8001166:	4911      	ldr	r1, [pc, #68]	; (80011ac <main+0xec>)
 8001168:	480e      	ldr	r0, [pc, #56]	; (80011a4 <main+0xe4>)
 800116a:	f004 fa58 	bl	800561e <HAL_UART_Transmit>
 800116e:	e00e      	b.n	800118e <main+0xce>
	     }

	     else
	     {
	        HAL_UART_Transmit(&(GPS.uart),(uint8_t*) "\r\nUnexpected Error ", 21, HAL_MAX_DELAY);
 8001170:	f04f 33ff 	mov.w	r3, #4294967295
 8001174:	2215      	movs	r2, #21
 8001176:	490e      	ldr	r1, [pc, #56]	; (80011b0 <main+0xf0>)
 8001178:	480a      	ldr	r0, [pc, #40]	; (80011a4 <main+0xe4>)
 800117a:	f004 fa50 	bl	800561e <HAL_UART_Transmit>
	        GPS.iridiumErrorMessage(err);
 800117e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001180:	b2db      	uxtb	r3, r3
 8001182:	4619      	mov	r1, r3
 8001184:	4807      	ldr	r0, [pc, #28]	; (80011a4 <main+0xe4>)
 8001186:	f001 feb7 	bl	8002ef8 <_ZN10IridiumSBD19iridiumErrorMessageEh>
	        return false;
 800118a:	2300      	movs	r3, #0
 800118c:	e004      	b.n	8001198 <main+0xd8>
	     }

	     // Delay 10 seconds
	     HAL_Delay(10 * 1000UL);
 800118e:	f242 7010 	movw	r0, #10000	; 0x2710
 8001192:	f002 fd35 	bl	8003c00 <HAL_Delay>
  }
 8001196:	e7b3      	b.n	8001100 <main+0x40>
  /* USER CODE END 3 */
}
 8001198:	4618      	mov	r0, r3
 800119a:	376c      	adds	r7, #108	; 0x6c
 800119c:	46bd      	mov	sp, r7
 800119e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80011a0:	200002b4 	.word	0x200002b4
 80011a4:	200002f8 	.word	0x200002f8
 80011a8:	0800a130 	.word	0x0800a130
 80011ac:	0800a168 	.word	0x0800a168
 80011b0:	0800a198 	.word	0x0800a198

080011b4 <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80011b4:	b580      	push	{r7, lr}
 80011b6:	b094      	sub	sp, #80	; 0x50
 80011b8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80011ba:	f107 031c 	add.w	r3, r7, #28
 80011be:	2234      	movs	r2, #52	; 0x34
 80011c0:	2100      	movs	r1, #0
 80011c2:	4618      	mov	r0, r3
 80011c4:	f004 fe8e 	bl	8005ee4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80011c8:	f107 0308 	add.w	r3, r7, #8
 80011cc:	2200      	movs	r2, #0
 80011ce:	601a      	str	r2, [r3, #0]
 80011d0:	605a      	str	r2, [r3, #4]
 80011d2:	609a      	str	r2, [r3, #8]
 80011d4:	60da      	str	r2, [r3, #12]
 80011d6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80011d8:	2300      	movs	r3, #0
 80011da:	607b      	str	r3, [r7, #4]
 80011dc:	4b2f      	ldr	r3, [pc, #188]	; (800129c <_Z18SystemClock_Configv+0xe8>)
 80011de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011e0:	4a2e      	ldr	r2, [pc, #184]	; (800129c <_Z18SystemClock_Configv+0xe8>)
 80011e2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80011e6:	6413      	str	r3, [r2, #64]	; 0x40
 80011e8:	4b2c      	ldr	r3, [pc, #176]	; (800129c <_Z18SystemClock_Configv+0xe8>)
 80011ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011ec:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80011f0:	607b      	str	r3, [r7, #4]
 80011f2:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80011f4:	2300      	movs	r3, #0
 80011f6:	603b      	str	r3, [r7, #0]
 80011f8:	4b29      	ldr	r3, [pc, #164]	; (80012a0 <_Z18SystemClock_Configv+0xec>)
 80011fa:	681b      	ldr	r3, [r3, #0]
 80011fc:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001200:	4a27      	ldr	r2, [pc, #156]	; (80012a0 <_Z18SystemClock_Configv+0xec>)
 8001202:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001206:	6013      	str	r3, [r2, #0]
 8001208:	4b25      	ldr	r3, [pc, #148]	; (80012a0 <_Z18SystemClock_Configv+0xec>)
 800120a:	681b      	ldr	r3, [r3, #0]
 800120c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001210:	603b      	str	r3, [r7, #0]
 8001212:	683b      	ldr	r3, [r7, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001214:	2302      	movs	r3, #2
 8001216:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001218:	2301      	movs	r3, #1
 800121a:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800121c:	2310      	movs	r3, #16
 800121e:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001220:	2302      	movs	r3, #2
 8001222:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001224:	2300      	movs	r3, #0
 8001226:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001228:	2308      	movs	r3, #8
 800122a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 50;
 800122c:	2332      	movs	r3, #50	; 0x32
 800122e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001230:	2302      	movs	r3, #2
 8001232:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001234:	2307      	movs	r3, #7
 8001236:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001238:	2302      	movs	r3, #2
 800123a:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800123c:	f107 031c 	add.w	r3, r7, #28
 8001240:	4618      	mov	r0, r3
 8001242:	f003 fc53 	bl	8004aec <HAL_RCC_OscConfig>
 8001246:	4603      	mov	r3, r0
 8001248:	2b00      	cmp	r3, #0
 800124a:	bf14      	ite	ne
 800124c:	2301      	movne	r3, #1
 800124e:	2300      	moveq	r3, #0
 8001250:	b2db      	uxtb	r3, r3
 8001252:	2b00      	cmp	r3, #0
 8001254:	d001      	beq.n	800125a <_Z18SystemClock_Configv+0xa6>
  {
    Error_Handler();
 8001256:	f000 f8c1 	bl	80013dc <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800125a:	230f      	movs	r3, #15
 800125c:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800125e:	2302      	movs	r3, #2
 8001260:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001262:	2300      	movs	r3, #0
 8001264:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001266:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800126a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800126c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001270:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001272:	f107 0308 	add.w	r3, r7, #8
 8001276:	2101      	movs	r1, #1
 8001278:	4618      	mov	r0, r3
 800127a:	f003 f939 	bl	80044f0 <HAL_RCC_ClockConfig>
 800127e:	4603      	mov	r3, r0
 8001280:	2b00      	cmp	r3, #0
 8001282:	bf14      	ite	ne
 8001284:	2301      	movne	r3, #1
 8001286:	2300      	moveq	r3, #0
 8001288:	b2db      	uxtb	r3, r3
 800128a:	2b00      	cmp	r3, #0
 800128c:	d001      	beq.n	8001292 <_Z18SystemClock_Configv+0xde>
  {
    Error_Handler();
 800128e:	f000 f8a5 	bl	80013dc <Error_Handler>
  }
}
 8001292:	bf00      	nop
 8001294:	3750      	adds	r7, #80	; 0x50
 8001296:	46bd      	mov	sp, r7
 8001298:	bd80      	pop	{r7, pc}
 800129a:	bf00      	nop
 800129c:	40023800 	.word	0x40023800
 80012a0:	40007000 	.word	0x40007000

080012a4 <_ZL12MX_I2C1_Initv>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80012a4:	b580      	push	{r7, lr}
 80012a6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80012a8:	4b15      	ldr	r3, [pc, #84]	; (8001300 <_ZL12MX_I2C1_Initv+0x5c>)
 80012aa:	4a16      	ldr	r2, [pc, #88]	; (8001304 <_ZL12MX_I2C1_Initv+0x60>)
 80012ac:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80012ae:	4b14      	ldr	r3, [pc, #80]	; (8001300 <_ZL12MX_I2C1_Initv+0x5c>)
 80012b0:	4a15      	ldr	r2, [pc, #84]	; (8001308 <_ZL12MX_I2C1_Initv+0x64>)
 80012b2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80012b4:	4b12      	ldr	r3, [pc, #72]	; (8001300 <_ZL12MX_I2C1_Initv+0x5c>)
 80012b6:	2200      	movs	r2, #0
 80012b8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80012ba:	4b11      	ldr	r3, [pc, #68]	; (8001300 <_ZL12MX_I2C1_Initv+0x5c>)
 80012bc:	2200      	movs	r2, #0
 80012be:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80012c0:	4b0f      	ldr	r3, [pc, #60]	; (8001300 <_ZL12MX_I2C1_Initv+0x5c>)
 80012c2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80012c6:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80012c8:	4b0d      	ldr	r3, [pc, #52]	; (8001300 <_ZL12MX_I2C1_Initv+0x5c>)
 80012ca:	2200      	movs	r2, #0
 80012cc:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80012ce:	4b0c      	ldr	r3, [pc, #48]	; (8001300 <_ZL12MX_I2C1_Initv+0x5c>)
 80012d0:	2200      	movs	r2, #0
 80012d2:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80012d4:	4b0a      	ldr	r3, [pc, #40]	; (8001300 <_ZL12MX_I2C1_Initv+0x5c>)
 80012d6:	2200      	movs	r2, #0
 80012d8:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80012da:	4b09      	ldr	r3, [pc, #36]	; (8001300 <_ZL12MX_I2C1_Initv+0x5c>)
 80012dc:	2200      	movs	r2, #0
 80012de:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80012e0:	4807      	ldr	r0, [pc, #28]	; (8001300 <_ZL12MX_I2C1_Initv+0x5c>)
 80012e2:	f002 ff8b 	bl	80041fc <HAL_I2C_Init>
 80012e6:	4603      	mov	r3, r0
 80012e8:	2b00      	cmp	r3, #0
 80012ea:	bf14      	ite	ne
 80012ec:	2301      	movne	r3, #1
 80012ee:	2300      	moveq	r3, #0
 80012f0:	b2db      	uxtb	r3, r3
 80012f2:	2b00      	cmp	r3, #0
 80012f4:	d001      	beq.n	80012fa <_ZL12MX_I2C1_Initv+0x56>
  {
    Error_Handler();
 80012f6:	f000 f871 	bl	80013dc <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80012fa:	bf00      	nop
 80012fc:	bd80      	pop	{r7, pc}
 80012fe:	bf00      	nop
 8001300:	20000260 	.word	0x20000260
 8001304:	40005400 	.word	0x40005400
 8001308:	000186a0 	.word	0x000186a0

0800130c <_ZL19MX_USART3_UART_Initv>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 800130c:	b580      	push	{r7, lr}
 800130e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001310:	4b13      	ldr	r3, [pc, #76]	; (8001360 <_ZL19MX_USART3_UART_Initv+0x54>)
 8001312:	4a14      	ldr	r2, [pc, #80]	; (8001364 <_ZL19MX_USART3_UART_Initv+0x58>)
 8001314:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 38400;
 8001316:	4b12      	ldr	r3, [pc, #72]	; (8001360 <_ZL19MX_USART3_UART_Initv+0x54>)
 8001318:	f44f 4216 	mov.w	r2, #38400	; 0x9600
 800131c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800131e:	4b10      	ldr	r3, [pc, #64]	; (8001360 <_ZL19MX_USART3_UART_Initv+0x54>)
 8001320:	2200      	movs	r2, #0
 8001322:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001324:	4b0e      	ldr	r3, [pc, #56]	; (8001360 <_ZL19MX_USART3_UART_Initv+0x54>)
 8001326:	2200      	movs	r2, #0
 8001328:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800132a:	4b0d      	ldr	r3, [pc, #52]	; (8001360 <_ZL19MX_USART3_UART_Initv+0x54>)
 800132c:	2200      	movs	r2, #0
 800132e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001330:	4b0b      	ldr	r3, [pc, #44]	; (8001360 <_ZL19MX_USART3_UART_Initv+0x54>)
 8001332:	220c      	movs	r2, #12
 8001334:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001336:	4b0a      	ldr	r3, [pc, #40]	; (8001360 <_ZL19MX_USART3_UART_Initv+0x54>)
 8001338:	2200      	movs	r2, #0
 800133a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800133c:	4b08      	ldr	r3, [pc, #32]	; (8001360 <_ZL19MX_USART3_UART_Initv+0x54>)
 800133e:	2200      	movs	r2, #0
 8001340:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001342:	4807      	ldr	r0, [pc, #28]	; (8001360 <_ZL19MX_USART3_UART_Initv+0x54>)
 8001344:	f004 f91e 	bl	8005584 <HAL_UART_Init>
 8001348:	4603      	mov	r3, r0
 800134a:	2b00      	cmp	r3, #0
 800134c:	bf14      	ite	ne
 800134e:	2301      	movne	r3, #1
 8001350:	2300      	moveq	r3, #0
 8001352:	b2db      	uxtb	r3, r3
 8001354:	2b00      	cmp	r3, #0
 8001356:	d001      	beq.n	800135c <_ZL19MX_USART3_UART_Initv+0x50>
  {
    Error_Handler();
 8001358:	f000 f840 	bl	80013dc <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800135c:	bf00      	nop
 800135e:	bd80      	pop	{r7, pc}
 8001360:	200002b4 	.word	0x200002b4
 8001364:	40004800 	.word	0x40004800

08001368 <_ZL12MX_GPIO_Initv>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001368:	b480      	push	{r7}
 800136a:	b083      	sub	sp, #12
 800136c:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800136e:	2300      	movs	r3, #0
 8001370:	607b      	str	r3, [r7, #4]
 8001372:	4b10      	ldr	r3, [pc, #64]	; (80013b4 <_ZL12MX_GPIO_Initv+0x4c>)
 8001374:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001376:	4a0f      	ldr	r2, [pc, #60]	; (80013b4 <_ZL12MX_GPIO_Initv+0x4c>)
 8001378:	f043 0308 	orr.w	r3, r3, #8
 800137c:	6313      	str	r3, [r2, #48]	; 0x30
 800137e:	4b0d      	ldr	r3, [pc, #52]	; (80013b4 <_ZL12MX_GPIO_Initv+0x4c>)
 8001380:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001382:	f003 0308 	and.w	r3, r3, #8
 8001386:	607b      	str	r3, [r7, #4]
 8001388:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800138a:	2300      	movs	r3, #0
 800138c:	603b      	str	r3, [r7, #0]
 800138e:	4b09      	ldr	r3, [pc, #36]	; (80013b4 <_ZL12MX_GPIO_Initv+0x4c>)
 8001390:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001392:	4a08      	ldr	r2, [pc, #32]	; (80013b4 <_ZL12MX_GPIO_Initv+0x4c>)
 8001394:	f043 0302 	orr.w	r3, r3, #2
 8001398:	6313      	str	r3, [r2, #48]	; 0x30
 800139a:	4b06      	ldr	r3, [pc, #24]	; (80013b4 <_ZL12MX_GPIO_Initv+0x4c>)
 800139c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800139e:	f003 0302 	and.w	r3, r3, #2
 80013a2:	603b      	str	r3, [r7, #0]
 80013a4:	683b      	ldr	r3, [r7, #0]

}
 80013a6:	bf00      	nop
 80013a8:	370c      	adds	r7, #12
 80013aa:	46bd      	mov	sp, r7
 80013ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013b0:	4770      	bx	lr
 80013b2:	bf00      	nop
 80013b4:	40023800 	.word	0x40023800

080013b8 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80013b8:	b580      	push	{r7, lr}
 80013ba:	b082      	sub	sp, #8
 80013bc:	af00      	add	r7, sp, #0
 80013be:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	681b      	ldr	r3, [r3, #0]
 80013c4:	4a04      	ldr	r2, [pc, #16]	; (80013d8 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80013c6:	4293      	cmp	r3, r2
 80013c8:	d101      	bne.n	80013ce <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80013ca:	f002 fbf9 	bl	8003bc0 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80013ce:	bf00      	nop
 80013d0:	3708      	adds	r7, #8
 80013d2:	46bd      	mov	sp, r7
 80013d4:	bd80      	pop	{r7, pc}
 80013d6:	bf00      	nop
 80013d8:	40010000 	.word	0x40010000

080013dc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80013dc:	b480      	push	{r7}
 80013de:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80013e0:	b672      	cpsid	i
}
 80013e2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80013e4:	e7fe      	b.n	80013e4 <Error_Handler+0x8>
	...

080013e8 <_Z41__static_initialization_and_destruction_0ii>:
  {
  }
  /* USER CODE END Error_Handler_Debug */
}
 80013e8:	b580      	push	{r7, lr}
 80013ea:	b082      	sub	sp, #8
 80013ec:	af00      	add	r7, sp, #0
 80013ee:	6078      	str	r0, [r7, #4]
 80013f0:	6039      	str	r1, [r7, #0]
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	2b01      	cmp	r3, #1
 80013f6:	d109      	bne.n	800140c <_Z41__static_initialization_and_destruction_0ii+0x24>
 80013f8:	683b      	ldr	r3, [r7, #0]
 80013fa:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80013fe:	4293      	cmp	r3, r2
 8001400:	d104      	bne.n	800140c <_Z41__static_initialization_and_destruction_0ii+0x24>
IridiumSBD GPS;
 8001402:	2263      	movs	r2, #99	; 0x63
 8001404:	4903      	ldr	r1, [pc, #12]	; (8001414 <_Z41__static_initialization_and_destruction_0ii+0x2c>)
 8001406:	4804      	ldr	r0, [pc, #16]	; (8001418 <_Z41__static_initialization_and_destruction_0ii+0x30>)
 8001408:	f7ff fdca 	bl	8000fa0 <_ZN10IridiumSBDC1ER7TwoWireh>
}
 800140c:	bf00      	nop
 800140e:	3708      	adds	r7, #8
 8001410:	46bd      	mov	sp, r7
 8001412:	bd80      	pop	{r7, pc}
 8001414:	200003e0 	.word	0x200003e0
 8001418:	200002f8 	.word	0x200002f8

0800141c <_GLOBAL__sub_I_hi2c1>:
 800141c:	b580      	push	{r7, lr}
 800141e:	af00      	add	r7, sp, #0
 8001420:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8001424:	2001      	movs	r0, #1
 8001426:	f7ff ffdf 	bl	80013e8 <_Z41__static_initialization_and_destruction_0ii>
 800142a:	bd80      	pop	{r7, pc}

0800142c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800142c:	b480      	push	{r7}
 800142e:	b083      	sub	sp, #12
 8001430:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001432:	2300      	movs	r3, #0
 8001434:	607b      	str	r3, [r7, #4]
 8001436:	4b10      	ldr	r3, [pc, #64]	; (8001478 <HAL_MspInit+0x4c>)
 8001438:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800143a:	4a0f      	ldr	r2, [pc, #60]	; (8001478 <HAL_MspInit+0x4c>)
 800143c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001440:	6453      	str	r3, [r2, #68]	; 0x44
 8001442:	4b0d      	ldr	r3, [pc, #52]	; (8001478 <HAL_MspInit+0x4c>)
 8001444:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001446:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800144a:	607b      	str	r3, [r7, #4]
 800144c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800144e:	2300      	movs	r3, #0
 8001450:	603b      	str	r3, [r7, #0]
 8001452:	4b09      	ldr	r3, [pc, #36]	; (8001478 <HAL_MspInit+0x4c>)
 8001454:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001456:	4a08      	ldr	r2, [pc, #32]	; (8001478 <HAL_MspInit+0x4c>)
 8001458:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800145c:	6413      	str	r3, [r2, #64]	; 0x40
 800145e:	4b06      	ldr	r3, [pc, #24]	; (8001478 <HAL_MspInit+0x4c>)
 8001460:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001462:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001466:	603b      	str	r3, [r7, #0]
 8001468:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800146a:	bf00      	nop
 800146c:	370c      	adds	r7, #12
 800146e:	46bd      	mov	sp, r7
 8001470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001474:	4770      	bx	lr
 8001476:	bf00      	nop
 8001478:	40023800 	.word	0x40023800

0800147c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800147c:	b580      	push	{r7, lr}
 800147e:	b08a      	sub	sp, #40	; 0x28
 8001480:	af00      	add	r7, sp, #0
 8001482:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001484:	f107 0314 	add.w	r3, r7, #20
 8001488:	2200      	movs	r2, #0
 800148a:	601a      	str	r2, [r3, #0]
 800148c:	605a      	str	r2, [r3, #4]
 800148e:	609a      	str	r2, [r3, #8]
 8001490:	60da      	str	r2, [r3, #12]
 8001492:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	681b      	ldr	r3, [r3, #0]
 8001498:	4a19      	ldr	r2, [pc, #100]	; (8001500 <HAL_I2C_MspInit+0x84>)
 800149a:	4293      	cmp	r3, r2
 800149c:	d12c      	bne.n	80014f8 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800149e:	2300      	movs	r3, #0
 80014a0:	613b      	str	r3, [r7, #16]
 80014a2:	4b18      	ldr	r3, [pc, #96]	; (8001504 <HAL_I2C_MspInit+0x88>)
 80014a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014a6:	4a17      	ldr	r2, [pc, #92]	; (8001504 <HAL_I2C_MspInit+0x88>)
 80014a8:	f043 0302 	orr.w	r3, r3, #2
 80014ac:	6313      	str	r3, [r2, #48]	; 0x30
 80014ae:	4b15      	ldr	r3, [pc, #84]	; (8001504 <HAL_I2C_MspInit+0x88>)
 80014b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014b2:	f003 0302 	and.w	r3, r3, #2
 80014b6:	613b      	str	r3, [r7, #16]
 80014b8:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80014ba:	f44f 7340 	mov.w	r3, #768	; 0x300
 80014be:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80014c0:	2312      	movs	r3, #18
 80014c2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014c4:	2300      	movs	r3, #0
 80014c6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014c8:	2303      	movs	r3, #3
 80014ca:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80014cc:	2304      	movs	r3, #4
 80014ce:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014d0:	f107 0314 	add.w	r3, r7, #20
 80014d4:	4619      	mov	r1, r3
 80014d6:	480c      	ldr	r0, [pc, #48]	; (8001508 <HAL_I2C_MspInit+0x8c>)
 80014d8:	f002 fcca 	bl	8003e70 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80014dc:	2300      	movs	r3, #0
 80014de:	60fb      	str	r3, [r7, #12]
 80014e0:	4b08      	ldr	r3, [pc, #32]	; (8001504 <HAL_I2C_MspInit+0x88>)
 80014e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014e4:	4a07      	ldr	r2, [pc, #28]	; (8001504 <HAL_I2C_MspInit+0x88>)
 80014e6:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80014ea:	6413      	str	r3, [r2, #64]	; 0x40
 80014ec:	4b05      	ldr	r3, [pc, #20]	; (8001504 <HAL_I2C_MspInit+0x88>)
 80014ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014f0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80014f4:	60fb      	str	r3, [r7, #12]
 80014f6:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80014f8:	bf00      	nop
 80014fa:	3728      	adds	r7, #40	; 0x28
 80014fc:	46bd      	mov	sp, r7
 80014fe:	bd80      	pop	{r7, pc}
 8001500:	40005400 	.word	0x40005400
 8001504:	40023800 	.word	0x40023800
 8001508:	40020400 	.word	0x40020400

0800150c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800150c:	b580      	push	{r7, lr}
 800150e:	b08a      	sub	sp, #40	; 0x28
 8001510:	af00      	add	r7, sp, #0
 8001512:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001514:	f107 0314 	add.w	r3, r7, #20
 8001518:	2200      	movs	r2, #0
 800151a:	601a      	str	r2, [r3, #0]
 800151c:	605a      	str	r2, [r3, #4]
 800151e:	609a      	str	r2, [r3, #8]
 8001520:	60da      	str	r2, [r3, #12]
 8001522:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	4a19      	ldr	r2, [pc, #100]	; (8001590 <HAL_UART_MspInit+0x84>)
 800152a:	4293      	cmp	r3, r2
 800152c:	d12c      	bne.n	8001588 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 800152e:	2300      	movs	r3, #0
 8001530:	613b      	str	r3, [r7, #16]
 8001532:	4b18      	ldr	r3, [pc, #96]	; (8001594 <HAL_UART_MspInit+0x88>)
 8001534:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001536:	4a17      	ldr	r2, [pc, #92]	; (8001594 <HAL_UART_MspInit+0x88>)
 8001538:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800153c:	6413      	str	r3, [r2, #64]	; 0x40
 800153e:	4b15      	ldr	r3, [pc, #84]	; (8001594 <HAL_UART_MspInit+0x88>)
 8001540:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001542:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001546:	613b      	str	r3, [r7, #16]
 8001548:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 800154a:	2300      	movs	r3, #0
 800154c:	60fb      	str	r3, [r7, #12]
 800154e:	4b11      	ldr	r3, [pc, #68]	; (8001594 <HAL_UART_MspInit+0x88>)
 8001550:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001552:	4a10      	ldr	r2, [pc, #64]	; (8001594 <HAL_UART_MspInit+0x88>)
 8001554:	f043 0308 	orr.w	r3, r3, #8
 8001558:	6313      	str	r3, [r2, #48]	; 0x30
 800155a:	4b0e      	ldr	r3, [pc, #56]	; (8001594 <HAL_UART_MspInit+0x88>)
 800155c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800155e:	f003 0308 	and.w	r3, r3, #8
 8001562:	60fb      	str	r3, [r7, #12]
 8001564:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001566:	f44f 7340 	mov.w	r3, #768	; 0x300
 800156a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800156c:	2302      	movs	r3, #2
 800156e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001570:	2300      	movs	r3, #0
 8001572:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001574:	2303      	movs	r3, #3
 8001576:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001578:	2307      	movs	r3, #7
 800157a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800157c:	f107 0314 	add.w	r3, r7, #20
 8001580:	4619      	mov	r1, r3
 8001582:	4805      	ldr	r0, [pc, #20]	; (8001598 <HAL_UART_MspInit+0x8c>)
 8001584:	f002 fc74 	bl	8003e70 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8001588:	bf00      	nop
 800158a:	3728      	adds	r7, #40	; 0x28
 800158c:	46bd      	mov	sp, r7
 800158e:	bd80      	pop	{r7, pc}
 8001590:	40004800 	.word	0x40004800
 8001594:	40023800 	.word	0x40023800
 8001598:	40020c00 	.word	0x40020c00

0800159c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800159c:	b580      	push	{r7, lr}
 800159e:	b08c      	sub	sp, #48	; 0x30
 80015a0:	af00      	add	r7, sp, #0
 80015a2:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 80015a4:	2300      	movs	r3, #0
 80015a6:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 80015a8:	2300      	movs	r3, #0
 80015aa:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority ,0);
 80015ac:	2200      	movs	r2, #0
 80015ae:	6879      	ldr	r1, [r7, #4]
 80015b0:	2019      	movs	r0, #25
 80015b2:	f002 fc25 	bl	8003e00 <HAL_NVIC_SetPriority>

  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 80015b6:	2019      	movs	r0, #25
 80015b8:	f002 fc3e 	bl	8003e38 <HAL_NVIC_EnableIRQ>

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 80015bc:	2300      	movs	r3, #0
 80015be:	60fb      	str	r3, [r7, #12]
 80015c0:	4b1f      	ldr	r3, [pc, #124]	; (8001640 <HAL_InitTick+0xa4>)
 80015c2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80015c4:	4a1e      	ldr	r2, [pc, #120]	; (8001640 <HAL_InitTick+0xa4>)
 80015c6:	f043 0301 	orr.w	r3, r3, #1
 80015ca:	6453      	str	r3, [r2, #68]	; 0x44
 80015cc:	4b1c      	ldr	r3, [pc, #112]	; (8001640 <HAL_InitTick+0xa4>)
 80015ce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80015d0:	f003 0301 	and.w	r3, r3, #1
 80015d4:	60fb      	str	r3, [r7, #12]
 80015d6:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80015d8:	f107 0210 	add.w	r2, r7, #16
 80015dc:	f107 0314 	add.w	r3, r7, #20
 80015e0:	4611      	mov	r1, r2
 80015e2:	4618      	mov	r0, r3
 80015e4:	f003 f89e 	bl	8004724 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 80015e8:	f003 f888 	bl	80046fc <HAL_RCC_GetPCLK2Freq>
 80015ec:	4603      	mov	r3, r0
 80015ee:	005b      	lsls	r3, r3, #1
 80015f0:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80015f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80015f4:	4a13      	ldr	r2, [pc, #76]	; (8001644 <HAL_InitTick+0xa8>)
 80015f6:	fba2 2303 	umull	r2, r3, r2, r3
 80015fa:	0c9b      	lsrs	r3, r3, #18
 80015fc:	3b01      	subs	r3, #1
 80015fe:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8001600:	4b11      	ldr	r3, [pc, #68]	; (8001648 <HAL_InitTick+0xac>)
 8001602:	4a12      	ldr	r2, [pc, #72]	; (800164c <HAL_InitTick+0xb0>)
 8001604:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8001606:	4b10      	ldr	r3, [pc, #64]	; (8001648 <HAL_InitTick+0xac>)
 8001608:	f240 32e7 	movw	r2, #999	; 0x3e7
 800160c:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 800160e:	4a0e      	ldr	r2, [pc, #56]	; (8001648 <HAL_InitTick+0xac>)
 8001610:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001612:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8001614:	4b0c      	ldr	r3, [pc, #48]	; (8001648 <HAL_InitTick+0xac>)
 8001616:	2200      	movs	r2, #0
 8001618:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800161a:	4b0b      	ldr	r3, [pc, #44]	; (8001648 <HAL_InitTick+0xac>)
 800161c:	2200      	movs	r2, #0
 800161e:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 8001620:	4809      	ldr	r0, [pc, #36]	; (8001648 <HAL_InitTick+0xac>)
 8001622:	f003 fd01 	bl	8005028 <HAL_TIM_Base_Init>
 8001626:	4603      	mov	r3, r0
 8001628:	2b00      	cmp	r3, #0
 800162a:	d104      	bne.n	8001636 <HAL_InitTick+0x9a>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 800162c:	4806      	ldr	r0, [pc, #24]	; (8001648 <HAL_InitTick+0xac>)
 800162e:	f003 fd55 	bl	80050dc <HAL_TIM_Base_Start_IT>
 8001632:	4603      	mov	r3, r0
 8001634:	e000      	b.n	8001638 <HAL_InitTick+0x9c>
  }

  /* Return function status */
  return HAL_ERROR;
 8001636:	2301      	movs	r3, #1
}
 8001638:	4618      	mov	r0, r3
 800163a:	3730      	adds	r7, #48	; 0x30
 800163c:	46bd      	mov	sp, r7
 800163e:	bd80      	pop	{r7, pc}
 8001640:	40023800 	.word	0x40023800
 8001644:	431bde83 	.word	0x431bde83
 8001648:	20000634 	.word	0x20000634
 800164c:	40010000 	.word	0x40010000

08001650 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001650:	b480      	push	{r7}
 8001652:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001654:	e7fe      	b.n	8001654 <NMI_Handler+0x4>

08001656 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001656:	b480      	push	{r7}
 8001658:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800165a:	e7fe      	b.n	800165a <HardFault_Handler+0x4>

0800165c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800165c:	b480      	push	{r7}
 800165e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001660:	e7fe      	b.n	8001660 <MemManage_Handler+0x4>

08001662 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001662:	b480      	push	{r7}
 8001664:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001666:	e7fe      	b.n	8001666 <BusFault_Handler+0x4>

08001668 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001668:	b480      	push	{r7}
 800166a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800166c:	e7fe      	b.n	800166c <UsageFault_Handler+0x4>

0800166e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800166e:	b480      	push	{r7}
 8001670:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001672:	bf00      	nop
 8001674:	46bd      	mov	sp, r7
 8001676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800167a:	4770      	bx	lr

0800167c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800167c:	b480      	push	{r7}
 800167e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001680:	bf00      	nop
 8001682:	46bd      	mov	sp, r7
 8001684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001688:	4770      	bx	lr

0800168a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800168a:	b480      	push	{r7}
 800168c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800168e:	bf00      	nop
 8001690:	46bd      	mov	sp, r7
 8001692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001696:	4770      	bx	lr

08001698 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001698:	b480      	push	{r7}
 800169a:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800169c:	bf00      	nop
 800169e:	46bd      	mov	sp, r7
 80016a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016a4:	4770      	bx	lr
	...

080016a8 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 80016a8:	b580      	push	{r7, lr}
 80016aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80016ac:	4802      	ldr	r0, [pc, #8]	; (80016b8 <TIM1_UP_TIM10_IRQHandler+0x10>)
 80016ae:	f003 fd85 	bl	80051bc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 80016b2:	bf00      	nop
 80016b4:	bd80      	pop	{r7, pc}
 80016b6:	bf00      	nop
 80016b8:	20000634 	.word	0x20000634

080016bc <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80016bc:	b480      	push	{r7}
 80016be:	af00      	add	r7, sp, #0
	return 1;
 80016c0:	2301      	movs	r3, #1
}
 80016c2:	4618      	mov	r0, r3
 80016c4:	46bd      	mov	sp, r7
 80016c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ca:	4770      	bx	lr

080016cc <_kill>:

int _kill(int pid, int sig)
{
 80016cc:	b580      	push	{r7, lr}
 80016ce:	b082      	sub	sp, #8
 80016d0:	af00      	add	r7, sp, #0
 80016d2:	6078      	str	r0, [r7, #4]
 80016d4:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80016d6:	f004 fa87 	bl	8005be8 <__errno>
 80016da:	4603      	mov	r3, r0
 80016dc:	2216      	movs	r2, #22
 80016de:	601a      	str	r2, [r3, #0]
	return -1;
 80016e0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80016e4:	4618      	mov	r0, r3
 80016e6:	3708      	adds	r7, #8
 80016e8:	46bd      	mov	sp, r7
 80016ea:	bd80      	pop	{r7, pc}

080016ec <_exit>:

void _exit (int status)
{
 80016ec:	b580      	push	{r7, lr}
 80016ee:	b082      	sub	sp, #8
 80016f0:	af00      	add	r7, sp, #0
 80016f2:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80016f4:	f04f 31ff 	mov.w	r1, #4294967295
 80016f8:	6878      	ldr	r0, [r7, #4]
 80016fa:	f7ff ffe7 	bl	80016cc <_kill>
	while (1) {}		/* Make sure we hang here */
 80016fe:	e7fe      	b.n	80016fe <_exit+0x12>

08001700 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001700:	b580      	push	{r7, lr}
 8001702:	b086      	sub	sp, #24
 8001704:	af00      	add	r7, sp, #0
 8001706:	60f8      	str	r0, [r7, #12]
 8001708:	60b9      	str	r1, [r7, #8]
 800170a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800170c:	2300      	movs	r3, #0
 800170e:	617b      	str	r3, [r7, #20]
 8001710:	e00a      	b.n	8001728 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001712:	f3af 8000 	nop.w
 8001716:	4601      	mov	r1, r0
 8001718:	68bb      	ldr	r3, [r7, #8]
 800171a:	1c5a      	adds	r2, r3, #1
 800171c:	60ba      	str	r2, [r7, #8]
 800171e:	b2ca      	uxtb	r2, r1
 8001720:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001722:	697b      	ldr	r3, [r7, #20]
 8001724:	3301      	adds	r3, #1
 8001726:	617b      	str	r3, [r7, #20]
 8001728:	697a      	ldr	r2, [r7, #20]
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	429a      	cmp	r2, r3
 800172e:	dbf0      	blt.n	8001712 <_read+0x12>
	}

return len;
 8001730:	687b      	ldr	r3, [r7, #4]
}
 8001732:	4618      	mov	r0, r3
 8001734:	3718      	adds	r7, #24
 8001736:	46bd      	mov	sp, r7
 8001738:	bd80      	pop	{r7, pc}

0800173a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800173a:	b580      	push	{r7, lr}
 800173c:	b086      	sub	sp, #24
 800173e:	af00      	add	r7, sp, #0
 8001740:	60f8      	str	r0, [r7, #12]
 8001742:	60b9      	str	r1, [r7, #8]
 8001744:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001746:	2300      	movs	r3, #0
 8001748:	617b      	str	r3, [r7, #20]
 800174a:	e009      	b.n	8001760 <_write+0x26>
	{
		__io_putchar(*ptr++);
 800174c:	68bb      	ldr	r3, [r7, #8]
 800174e:	1c5a      	adds	r2, r3, #1
 8001750:	60ba      	str	r2, [r7, #8]
 8001752:	781b      	ldrb	r3, [r3, #0]
 8001754:	4618      	mov	r0, r3
 8001756:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800175a:	697b      	ldr	r3, [r7, #20]
 800175c:	3301      	adds	r3, #1
 800175e:	617b      	str	r3, [r7, #20]
 8001760:	697a      	ldr	r2, [r7, #20]
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	429a      	cmp	r2, r3
 8001766:	dbf1      	blt.n	800174c <_write+0x12>
	}
	return len;
 8001768:	687b      	ldr	r3, [r7, #4]
}
 800176a:	4618      	mov	r0, r3
 800176c:	3718      	adds	r7, #24
 800176e:	46bd      	mov	sp, r7
 8001770:	bd80      	pop	{r7, pc}

08001772 <_close>:

int _close(int file)
{
 8001772:	b480      	push	{r7}
 8001774:	b083      	sub	sp, #12
 8001776:	af00      	add	r7, sp, #0
 8001778:	6078      	str	r0, [r7, #4]
	return -1;
 800177a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800177e:	4618      	mov	r0, r3
 8001780:	370c      	adds	r7, #12
 8001782:	46bd      	mov	sp, r7
 8001784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001788:	4770      	bx	lr

0800178a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800178a:	b480      	push	{r7}
 800178c:	b083      	sub	sp, #12
 800178e:	af00      	add	r7, sp, #0
 8001790:	6078      	str	r0, [r7, #4]
 8001792:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001794:	683b      	ldr	r3, [r7, #0]
 8001796:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800179a:	605a      	str	r2, [r3, #4]
	return 0;
 800179c:	2300      	movs	r3, #0
}
 800179e:	4618      	mov	r0, r3
 80017a0:	370c      	adds	r7, #12
 80017a2:	46bd      	mov	sp, r7
 80017a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017a8:	4770      	bx	lr

080017aa <_isatty>:

int _isatty(int file)
{
 80017aa:	b480      	push	{r7}
 80017ac:	b083      	sub	sp, #12
 80017ae:	af00      	add	r7, sp, #0
 80017b0:	6078      	str	r0, [r7, #4]
	return 1;
 80017b2:	2301      	movs	r3, #1
}
 80017b4:	4618      	mov	r0, r3
 80017b6:	370c      	adds	r7, #12
 80017b8:	46bd      	mov	sp, r7
 80017ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017be:	4770      	bx	lr

080017c0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80017c0:	b480      	push	{r7}
 80017c2:	b085      	sub	sp, #20
 80017c4:	af00      	add	r7, sp, #0
 80017c6:	60f8      	str	r0, [r7, #12]
 80017c8:	60b9      	str	r1, [r7, #8]
 80017ca:	607a      	str	r2, [r7, #4]
	return 0;
 80017cc:	2300      	movs	r3, #0
}
 80017ce:	4618      	mov	r0, r3
 80017d0:	3714      	adds	r7, #20
 80017d2:	46bd      	mov	sp, r7
 80017d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017d8:	4770      	bx	lr
	...

080017dc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80017dc:	b580      	push	{r7, lr}
 80017de:	b086      	sub	sp, #24
 80017e0:	af00      	add	r7, sp, #0
 80017e2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80017e4:	4a14      	ldr	r2, [pc, #80]	; (8001838 <_sbrk+0x5c>)
 80017e6:	4b15      	ldr	r3, [pc, #84]	; (800183c <_sbrk+0x60>)
 80017e8:	1ad3      	subs	r3, r2, r3
 80017ea:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80017ec:	697b      	ldr	r3, [r7, #20]
 80017ee:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80017f0:	4b13      	ldr	r3, [pc, #76]	; (8001840 <_sbrk+0x64>)
 80017f2:	681b      	ldr	r3, [r3, #0]
 80017f4:	2b00      	cmp	r3, #0
 80017f6:	d102      	bne.n	80017fe <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80017f8:	4b11      	ldr	r3, [pc, #68]	; (8001840 <_sbrk+0x64>)
 80017fa:	4a12      	ldr	r2, [pc, #72]	; (8001844 <_sbrk+0x68>)
 80017fc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80017fe:	4b10      	ldr	r3, [pc, #64]	; (8001840 <_sbrk+0x64>)
 8001800:	681a      	ldr	r2, [r3, #0]
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	4413      	add	r3, r2
 8001806:	693a      	ldr	r2, [r7, #16]
 8001808:	429a      	cmp	r2, r3
 800180a:	d207      	bcs.n	800181c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800180c:	f004 f9ec 	bl	8005be8 <__errno>
 8001810:	4603      	mov	r3, r0
 8001812:	220c      	movs	r2, #12
 8001814:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001816:	f04f 33ff 	mov.w	r3, #4294967295
 800181a:	e009      	b.n	8001830 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800181c:	4b08      	ldr	r3, [pc, #32]	; (8001840 <_sbrk+0x64>)
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001822:	4b07      	ldr	r3, [pc, #28]	; (8001840 <_sbrk+0x64>)
 8001824:	681a      	ldr	r2, [r3, #0]
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	4413      	add	r3, r2
 800182a:	4a05      	ldr	r2, [pc, #20]	; (8001840 <_sbrk+0x64>)
 800182c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800182e:	68fb      	ldr	r3, [r7, #12]
}
 8001830:	4618      	mov	r0, r3
 8001832:	3718      	adds	r7, #24
 8001834:	46bd      	mov	sp, r7
 8001836:	bd80      	pop	{r7, pc}
 8001838:	20020000 	.word	0x20020000
 800183c:	00000400 	.word	0x00000400
 8001840:	200003dc 	.word	0x200003dc
 8001844:	20000690 	.word	0x20000690

08001848 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001848:	b480      	push	{r7}
 800184a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800184c:	4b06      	ldr	r3, [pc, #24]	; (8001868 <SystemInit+0x20>)
 800184e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001852:	4a05      	ldr	r2, [pc, #20]	; (8001868 <SystemInit+0x20>)
 8001854:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001858:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800185c:	bf00      	nop
 800185e:	46bd      	mov	sp, r7
 8001860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001864:	4770      	bx	lr
 8001866:	bf00      	nop
 8001868:	e000ed00 	.word	0xe000ed00

0800186c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 800186c:	f8df d034 	ldr.w	sp, [pc, #52]	; 80018a4 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001870:	480d      	ldr	r0, [pc, #52]	; (80018a8 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001872:	490e      	ldr	r1, [pc, #56]	; (80018ac <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001874:	4a0e      	ldr	r2, [pc, #56]	; (80018b0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001876:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001878:	e002      	b.n	8001880 <LoopCopyDataInit>

0800187a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800187a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800187c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800187e:	3304      	adds	r3, #4

08001880 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001880:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001882:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001884:	d3f9      	bcc.n	800187a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001886:	4a0b      	ldr	r2, [pc, #44]	; (80018b4 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001888:	4c0b      	ldr	r4, [pc, #44]	; (80018b8 <LoopFillZerobss+0x26>)
  movs r3, #0
 800188a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800188c:	e001      	b.n	8001892 <LoopFillZerobss>

0800188e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800188e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001890:	3204      	adds	r2, #4

08001892 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001892:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001894:	d3fb      	bcc.n	800188e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001896:	f7ff ffd7 	bl	8001848 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800189a:	f004 f9ab 	bl	8005bf4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800189e:	f7ff fc0f 	bl	80010c0 <main>
  bx  lr    
 80018a2:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80018a4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80018a8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80018ac:	20000244 	.word	0x20000244
  ldr r2, =_sidata
 80018b0:	0800b124 	.word	0x0800b124
  ldr r2, =_sbss
 80018b4:	20000244 	.word	0x20000244
  ldr r4, =_ebss
 80018b8:	20000690 	.word	0x20000690

080018bc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80018bc:	e7fe      	b.n	80018bc <ADC_IRQHandler>

080018be <_ZN7TwoWire5writeEi>:
    void onRequest( void (*)(void) );

    inline size_t write(unsigned long n) { return write((uint8_t)n); }
    inline size_t write(long n) { return write((uint8_t)n); }
    inline size_t write(unsigned int n) { return write((uint8_t)n); }
    inline size_t write(int n) { return write((uint8_t)n); }
 80018be:	b580      	push	{r7, lr}
 80018c0:	b082      	sub	sp, #8
 80018c2:	af00      	add	r7, sp, #0
 80018c4:	6078      	str	r0, [r7, #4]
 80018c6:	6039      	str	r1, [r7, #0]
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	683a      	ldr	r2, [r7, #0]
 80018d0:	b2d2      	uxtb	r2, r2
 80018d2:	4611      	mov	r1, r2
 80018d4:	6878      	ldr	r0, [r7, #4]
 80018d6:	4798      	blx	r3
 80018d8:	4603      	mov	r3, r0
 80018da:	4618      	mov	r0, r3
 80018dc:	3708      	adds	r7, #8
 80018de:	46bd      	mov	sp, r7
 80018e0:	bd80      	pop	{r7, pc}

080018e2 <_Z12ISBDCallbackv>:

bool ISBDCallback() __attribute__((weak));
void ISBDConsoleCallback(IridiumSBD *device, char c) __attribute__((weak));
void ISBDDiagsCallback(IridiumSBD *device, char c) __attribute__((weak));

bool ISBDCallback() { return true; }
 80018e2:	b480      	push	{r7}
 80018e4:	af00      	add	r7, sp, #0
 80018e6:	2301      	movs	r3, #1
 80018e8:	4618      	mov	r0, r3
 80018ea:	46bd      	mov	sp, r7
 80018ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018f0:	4770      	bx	lr

080018f2 <_Z19ISBDConsoleCallbackP10IridiumSBDc>:
void ISBDConsoleCallback(IridiumSBD *device, char c) { }
 80018f2:	b480      	push	{r7}
 80018f4:	b083      	sub	sp, #12
 80018f6:	af00      	add	r7, sp, #0
 80018f8:	6078      	str	r0, [r7, #4]
 80018fa:	460b      	mov	r3, r1
 80018fc:	70fb      	strb	r3, [r7, #3]
 80018fe:	bf00      	nop
 8001900:	370c      	adds	r7, #12
 8001902:	46bd      	mov	sp, r7
 8001904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001908:	4770      	bx	lr

0800190a <_Z17ISBDDiagsCallbackP10IridiumSBDc>:
void ISBDDiagsCallback(IridiumSBD *device, char c) { }
 800190a:	b480      	push	{r7}
 800190c:	b083      	sub	sp, #12
 800190e:	af00      	add	r7, sp, #0
 8001910:	6078      	str	r0, [r7, #4]
 8001912:	460b      	mov	r3, r1
 8001914:	70fb      	strb	r3, [r7, #3]
 8001916:	bf00      	nop
 8001918:	370c      	adds	r7, #12
 800191a:	46bd      	mov	sp, r7
 800191c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001920:	4770      	bx	lr

08001922 <_ZN10IridiumSBD5beginEv>:

// Power on the RockBLOCK or return from sleep
int IridiumSBD::begin()
{
 8001922:	b580      	push	{r7, lr}
 8001924:	b084      	sub	sp, #16
 8001926:	af00      	add	r7, sp, #0
 8001928:	6078      	str	r0, [r7, #4]
   if (this->reentrant)
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	f893 30b5 	ldrb.w	r3, [r3, #181]	; 0xb5
 8001930:	2b00      	cmp	r3, #0
 8001932:	d001      	beq.n	8001938 <_ZN10IridiumSBD5beginEv+0x16>
      return ISBD_REENTRANT;
 8001934:	2309      	movs	r3, #9
 8001936:	e01b      	b.n	8001970 <_ZN10IridiumSBD5beginEv+0x4e>

   this->reentrant = true;
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	2201      	movs	r2, #1
 800193c:	f883 20b5 	strb.w	r2, [r3, #181]	; 0xb5
   int ret = internalBegin();
 8001940:	6878      	ldr	r0, [r7, #4]
 8001942:	f000 fa3d 	bl	8001dc0 <_ZN10IridiumSBD13internalBeginEv>
 8001946:	60f8      	str	r0, [r7, #12]
   this->reentrant = false;
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	2200      	movs	r2, #0
 800194c:	f883 20b5 	strb.w	r2, [r3, #181]	; 0xb5

   // Absent a successful startup, keep the device turned off
   if (ret != ISBD_SUCCESS)
 8001950:	68fb      	ldr	r3, [r7, #12]
 8001952:	2b00      	cmp	r3, #0
 8001954:	d00b      	beq.n	800196e <_ZN10IridiumSBD5beginEv+0x4c>
   {
      if (this->useSerial)
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 800195c:	2b00      	cmp	r3, #0
 800195e:	d002      	beq.n	8001966 <_ZN10IridiumSBD5beginEv+0x44>
         endSerialPort(); // Apollo3 v2.1 Serial fix
 8001960:	6878      	ldr	r0, [r7, #4]
 8001962:	f000 fd5d 	bl	8002420 <_ZN10IridiumSBD13endSerialPortEv>
      power(false);
 8001966:	2100      	movs	r1, #0
 8001968:	6878      	ldr	r0, [r7, #4]
 800196a:	f000 fc9f 	bl	80022ac <_ZN10IridiumSBD5powerEb>
   }

   return ret;
 800196e:	68fb      	ldr	r3, [r7, #12]
}
 8001970:	4618      	mov	r0, r3
 8001972:	3710      	adds	r7, #16
 8001974:	46bd      	mov	sp, r7
 8001976:	bd80      	pop	{r7, pc}

08001978 <_ZN10IridiumSBD16enableRingAlertsEb>:
{
   this->msstmWorkaroundRequested = useWorkAround;
}

void IridiumSBD::enableRingAlerts(bool enable) // true to enable SBDRING alerts and RING signal pin
{
 8001978:	b580      	push	{r7, lr}
 800197a:	b082      	sub	sp, #8
 800197c:	af00      	add	r7, sp, #0
 800197e:	6078      	str	r0, [r7, #4]
 8001980:	460b      	mov	r3, r1
 8001982:	70fb      	strb	r3, [r7, #3]
   this->ringAlertsEnabled = enable;
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	78fa      	ldrb	r2, [r7, #3]
 8001988:	f883 20c5 	strb.w	r2, [r3, #197]	; 0xc5
   if (enable)
 800198c:	78fb      	ldrb	r3, [r7, #3]
 800198e:	2b00      	cmp	r3, #0
 8001990:	d00e      	beq.n	80019b0 <_ZN10IridiumSBD16enableRingAlertsEb+0x38>
   {
      this->ringAsserted = false;
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	2200      	movs	r2, #0
 8001996:	f883 20c6 	strb.w	r2, [r3, #198]	; 0xc6
      if (!this->useSerial) // If we are using I2C, clear the ring indicator flag
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 80019a0:	f083 0301 	eor.w	r3, r3, #1
 80019a4:	b2db      	uxtb	r3, r3
 80019a6:	2b00      	cmp	r3, #0
 80019a8:	d002      	beq.n	80019b0 <_ZN10IridiumSBD16enableRingAlertsEb+0x38>
      {
        clearRingIndicator();
 80019aa:	6878      	ldr	r0, [r7, #4]
 80019ac:	f000 f9b2 	bl	8001d14 <_ZN10IridiumSBD18clearRingIndicatorEv>
      }
   }
}
 80019b0:	bf00      	nop
 80019b2:	3708      	adds	r7, #8
 80019b4:	46bd      	mov	sp, r7
 80019b6:	bd80      	pop	{r7, pc}

080019b8 <_ZN10IridiumSBD13getSystemTimeER2tm>:

   return ret;
}

int IridiumSBD::getSystemTime(struct tm &tm)
{
 80019b8:	b5b0      	push	{r4, r5, r7, lr}
 80019ba:	b09c      	sub	sp, #112	; 0x70
 80019bc:	af02      	add	r7, sp, #8
 80019be:	6078      	str	r0, [r7, #4]
 80019c0:	6039      	str	r1, [r7, #0]
   char msstmResponseBuf[24];

   send(F("AT-MSSTM\r"));
 80019c2:	2301      	movs	r3, #1
 80019c4:	2201      	movs	r2, #1
 80019c6:	493f      	ldr	r1, [pc, #252]	; (8001ac4 <_ZN10IridiumSBD13getSystemTimeER2tm+0x10c>)
 80019c8:	6878      	ldr	r0, [r7, #4]
 80019ca:	f000 fd37 	bl	800243c <_ZN10IridiumSBD4sendEPK19__FlashStringHelperbb>
   if (!waitForATResponse(msstmResponseBuf, sizeof(msstmResponseBuf), "-MSSTM: "))
 80019ce:	f107 0138 	add.w	r1, r7, #56	; 0x38
 80019d2:	4b3d      	ldr	r3, [pc, #244]	; (8001ac8 <_ZN10IridiumSBD13getSystemTimeER2tm+0x110>)
 80019d4:	9300      	str	r3, [sp, #0]
 80019d6:	4b3d      	ldr	r3, [pc, #244]	; (8001acc <_ZN10IridiumSBD13getSystemTimeER2tm+0x114>)
 80019d8:	2218      	movs	r2, #24
 80019da:	6878      	ldr	r0, [r7, #4]
 80019dc:	f000 fb7a 	bl	80020d4 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_>
 80019e0:	4603      	mov	r3, r0
 80019e2:	f083 0301 	eor.w	r3, r3, #1
 80019e6:	b2db      	uxtb	r3, r3
 80019e8:	2b00      	cmp	r3, #0
 80019ea:	d009      	beq.n	8001a00 <_ZN10IridiumSBD13getSystemTimeER2tm+0x48>
      return cancelled() ? ISBD_CANCELLED : ISBD_PROTOCOL_ERROR;
 80019ec:	6878      	ldr	r0, [r7, #4]
 80019ee:	f000 fc2b 	bl	8002248 <_ZN10IridiumSBD9cancelledEv>
 80019f2:	4603      	mov	r3, r0
 80019f4:	2b00      	cmp	r3, #0
 80019f6:	d001      	beq.n	80019fc <_ZN10IridiumSBD13getSystemTimeER2tm+0x44>
 80019f8:	2304      	movs	r3, #4
 80019fa:	e05e      	b.n	8001aba <_ZN10IridiumSBD13getSystemTimeER2tm+0x102>
 80019fc:	2303      	movs	r3, #3
 80019fe:	e05c      	b.n	8001aba <_ZN10IridiumSBD13getSystemTimeER2tm+0x102>

   if (!isxdigit(msstmResponseBuf[0]))
 8001a00:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 8001a04:	4618      	mov	r0, r3
 8001a06:	f004 f919 	bl	8005c3c <isxdigit>
 8001a0a:	4603      	mov	r3, r0
 8001a0c:	2b00      	cmp	r3, #0
 8001a0e:	d101      	bne.n	8001a14 <_ZN10IridiumSBD13getSystemTimeER2tm+0x5c>
      return ISBD_NO_NETWORK;
 8001a10:	230c      	movs	r3, #12
 8001a12:	e052      	b.n	8001aba <_ZN10IridiumSBD13getSystemTimeER2tm+0x102>

   // Latest epoch began at May 11, 2014, at 14:23:55 UTC.
   struct tm epoch_start;
   epoch_start.tm_year = 2014 - 1900;
 8001a14:	2372      	movs	r3, #114	; 0x72
 8001a16:	62bb      	str	r3, [r7, #40]	; 0x28
   epoch_start.tm_mon = 5 - 1;
 8001a18:	2304      	movs	r3, #4
 8001a1a:	627b      	str	r3, [r7, #36]	; 0x24
   epoch_start.tm_mday = 11;
 8001a1c:	230b      	movs	r3, #11
 8001a1e:	623b      	str	r3, [r7, #32]
   epoch_start.tm_hour = 14;
 8001a20:	230e      	movs	r3, #14
 8001a22:	61fb      	str	r3, [r7, #28]
   epoch_start.tm_min = 23;
 8001a24:	2317      	movs	r3, #23
 8001a26:	61bb      	str	r3, [r7, #24]
   epoch_start.tm_sec = 55;
 8001a28:	2337      	movs	r3, #55	; 0x37
 8001a2a:	617b      	str	r3, [r7, #20]

   unsigned long ticks_since_epoch = strtoul(msstmResponseBuf, NULL, 16);
 8001a2c:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001a30:	2210      	movs	r2, #16
 8001a32:	2100      	movs	r1, #0
 8001a34:	4618      	mov	r0, r3
 8001a36:	f005 fb81 	bl	800713c <strtoul>
 8001a3a:	6678      	str	r0, [r7, #100]	; 0x64
      seconds less than the equivalent ticks_since_epoch. Subtract that away and
      we'll be left with a small number that won't overflow when we scale by 90/1000.

      Many thanks to Scott Weldon for this suggestion.
   */
   unsigned long secs_since_epoch = (ticks_since_epoch / 1000) * 90;
 8001a3c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001a3e:	4a24      	ldr	r2, [pc, #144]	; (8001ad0 <_ZN10IridiumSBD13getSystemTimeER2tm+0x118>)
 8001a40:	fba2 2303 	umull	r2, r3, r2, r3
 8001a44:	099b      	lsrs	r3, r3, #6
 8001a46:	225a      	movs	r2, #90	; 0x5a
 8001a48:	fb02 f303 	mul.w	r3, r2, r3
 8001a4c:	663b      	str	r3, [r7, #96]	; 0x60
   unsigned long small_ticks = ticks_since_epoch - (secs_since_epoch / 90) * 1000;
 8001a4e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001a50:	085b      	lsrs	r3, r3, #1
 8001a52:	4a20      	ldr	r2, [pc, #128]	; (8001ad4 <_ZN10IridiumSBD13getSystemTimeER2tm+0x11c>)
 8001a54:	fba2 2303 	umull	r2, r3, r2, r3
 8001a58:	095b      	lsrs	r3, r3, #5
 8001a5a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001a5e:	fb02 f303 	mul.w	r3, r2, r3
 8001a62:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8001a64:	1ad3      	subs	r3, r2, r3
 8001a66:	65fb      	str	r3, [r7, #92]	; 0x5c
   secs_since_epoch += small_ticks * 90 / 1000;
 8001a68:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001a6a:	225a      	movs	r2, #90	; 0x5a
 8001a6c:	fb02 f303 	mul.w	r3, r2, r3
 8001a70:	4a17      	ldr	r2, [pc, #92]	; (8001ad0 <_ZN10IridiumSBD13getSystemTimeER2tm+0x118>)
 8001a72:	fba2 2303 	umull	r2, r3, r2, r3
 8001a76:	099b      	lsrs	r3, r3, #6
 8001a78:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8001a7a:	4413      	add	r3, r2
 8001a7c:	663b      	str	r3, [r7, #96]	; 0x60

   time_t epoch_time = mktime(&epoch_start);
 8001a7e:	f107 0314 	add.w	r3, r7, #20
 8001a82:	4618      	mov	r0, r3
 8001a84:	f004 fb0e 	bl	80060a4 <mktime>
 8001a88:	e9c7 0114 	strd	r0, r1, [r7, #80]	; 0x50
   time_t now = epoch_time + secs_since_epoch;
 8001a8c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001a8e:	4618      	mov	r0, r3
 8001a90:	f04f 0100 	mov.w	r1, #0
 8001a94:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8001a98:	1884      	adds	r4, r0, r2
 8001a9a:	eb41 0503 	adc.w	r5, r1, r3
 8001a9e:	e9c7 4502 	strd	r4, r5, [r7, #8]
   memcpy(&tm, localtime(&now), sizeof tm);
 8001aa2:	f107 0308 	add.w	r3, r7, #8
 8001aa6:	4618      	mov	r0, r3
 8001aa8:	f004 f8d0 	bl	8005c4c <localtime>
 8001aac:	4603      	mov	r3, r0
 8001aae:	2224      	movs	r2, #36	; 0x24
 8001ab0:	4619      	mov	r1, r3
 8001ab2:	6838      	ldr	r0, [r7, #0]
 8001ab4:	f004 f9ee 	bl	8005e94 <memcpy>
   return ISBD_SUCCESS;
 8001ab8:	2300      	movs	r3, #0
}
 8001aba:	4618      	mov	r0, r3
 8001abc:	3768      	adds	r7, #104	; 0x68
 8001abe:	46bd      	mov	sp, r7
 8001ac0:	bdb0      	pop	{r4, r5, r7, pc}
 8001ac2:	bf00      	nop
 8001ac4:	0800a1d4 	.word	0x0800a1d4
 8001ac8:	0800a1ec 	.word	0x0800a1ec
 8001acc:	0800a1e0 	.word	0x0800a1e0
 8001ad0:	10624dd3 	.word	0x10624dd3
 8001ad4:	b60b60b7 	.word	0xb60b60b7

08001ad8 <_ZN10IridiumSBD18getFirmwareVersionEPcj>:

int IridiumSBD::getFirmwareVersion(char *version, size_t bufferSize)
{
 8001ad8:	b580      	push	{r7, lr}
 8001ada:	b086      	sub	sp, #24
 8001adc:	af02      	add	r7, sp, #8
 8001ade:	60f8      	str	r0, [r7, #12]
 8001ae0:	60b9      	str	r1, [r7, #8]
 8001ae2:	607a      	str	r2, [r7, #4]
   if (bufferSize < 8)
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	2b07      	cmp	r3, #7
 8001ae8:	d801      	bhi.n	8001aee <_ZN10IridiumSBD18getFirmwareVersionEPcj+0x16>
      return ISBD_RX_OVERFLOW;
 8001aea:	2308      	movs	r3, #8
 8001aec:	e01e      	b.n	8001b2c <_ZN10IridiumSBD18getFirmwareVersionEPcj+0x54>

   send(F("AT+CGMR\r"));
 8001aee:	2301      	movs	r3, #1
 8001af0:	2201      	movs	r2, #1
 8001af2:	4910      	ldr	r1, [pc, #64]	; (8001b34 <_ZN10IridiumSBD18getFirmwareVersionEPcj+0x5c>)
 8001af4:	68f8      	ldr	r0, [r7, #12]
 8001af6:	f000 fca1 	bl	800243c <_ZN10IridiumSBD4sendEPK19__FlashStringHelperbb>
   if (!waitForATResponse(version, bufferSize, "Call Processor Version: "))
 8001afa:	687a      	ldr	r2, [r7, #4]
 8001afc:	4b0e      	ldr	r3, [pc, #56]	; (8001b38 <_ZN10IridiumSBD18getFirmwareVersionEPcj+0x60>)
 8001afe:	9300      	str	r3, [sp, #0]
 8001b00:	4b0e      	ldr	r3, [pc, #56]	; (8001b3c <_ZN10IridiumSBD18getFirmwareVersionEPcj+0x64>)
 8001b02:	68b9      	ldr	r1, [r7, #8]
 8001b04:	68f8      	ldr	r0, [r7, #12]
 8001b06:	f000 fae5 	bl	80020d4 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_>
 8001b0a:	4603      	mov	r3, r0
 8001b0c:	f083 0301 	eor.w	r3, r3, #1
 8001b10:	b2db      	uxtb	r3, r3
 8001b12:	2b00      	cmp	r3, #0
 8001b14:	d009      	beq.n	8001b2a <_ZN10IridiumSBD18getFirmwareVersionEPcj+0x52>
      return cancelled() ? ISBD_CANCELLED : ISBD_PROTOCOL_ERROR;
 8001b16:	68f8      	ldr	r0, [r7, #12]
 8001b18:	f000 fb96 	bl	8002248 <_ZN10IridiumSBD9cancelledEv>
 8001b1c:	4603      	mov	r3, r0
 8001b1e:	2b00      	cmp	r3, #0
 8001b20:	d001      	beq.n	8001b26 <_ZN10IridiumSBD18getFirmwareVersionEPcj+0x4e>
 8001b22:	2304      	movs	r3, #4
 8001b24:	e002      	b.n	8001b2c <_ZN10IridiumSBD18getFirmwareVersionEPcj+0x54>
 8001b26:	2303      	movs	r3, #3
 8001b28:	e000      	b.n	8001b2c <_ZN10IridiumSBD18getFirmwareVersionEPcj+0x54>

   return ISBD_SUCCESS;
 8001b2a:	2300      	movs	r3, #0
}
 8001b2c:	4618      	mov	r0, r3
 8001b2e:	3710      	adds	r7, #16
 8001b30:	46bd      	mov	sp, r7
 8001b32:	bd80      	pop	{r7, pc}
 8001b34:	0800a1f4 	.word	0x0800a1f4
 8001b38:	0800a1ec 	.word	0x0800a1ec
 8001b3c:	0800a200 	.word	0x0800a200

08001b40 <_ZN10IridiumSBD21enableSuperCapChargerEb>:

void IridiumSBD::enableSuperCapCharger(bool enable)
{
 8001b40:	b580      	push	{r7, lr}
 8001b42:	b082      	sub	sp, #8
 8001b44:	af00      	add	r7, sp, #0
 8001b46:	6078      	str	r0, [r7, #4]
 8001b48:	460b      	mov	r3, r1
 8001b4a:	70fb      	strb	r3, [r7, #3]
  if (useSerial) // Do nothing if we are using serial (the user will have to enable the charger manually)
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 8001b52:	2b00      	cmp	r3, #0
 8001b54:	d004      	beq.n	8001b60 <_ZN10IridiumSBD21enableSuperCapChargerEb+0x20>
  {
    diagprint(F("enableSuperCapCharger is only valid when using I2C on the Qwiic Iridium\r\n"));
 8001b56:	4918      	ldr	r1, [pc, #96]	; (8001bb8 <_ZN10IridiumSBD21enableSuperCapChargerEb+0x78>)
 8001b58:	6878      	ldr	r0, [r7, #4]
 8001b5a:	f000 fd17 	bl	800258c <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
    return;
 8001b5e:	e028      	b.n	8001bb2 <_ZN10IridiumSBD21enableSuperCapChargerEb+0x72>
  }

  // Enable/disable the supercapacitor charger by pulling its SHDN pin high/low
  check9603pins(); // Update IO_REGISTER
 8001b60:	6878      	ldr	r0, [r7, #4]
 8001b62:	f000 fffd 	bl	8002b60 <_ZN10IridiumSBD13check9603pinsEv>
  if (enable)
 8001b66:	78fb      	ldrb	r3, [r7, #3]
 8001b68:	2b00      	cmp	r3, #0
 8001b6a:	d00b      	beq.n	8001b84 <_ZN10IridiumSBD21enableSuperCapChargerEb+0x44>
  {
    IO_REGISTER |= IO_SHDN; // Set the SHDN bit
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	f893 20d8 	ldrb.w	r2, [r3, #216]	; 0xd8
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	f893 30d9 	ldrb.w	r3, [r3, #217]	; 0xd9
 8001b78:	4313      	orrs	r3, r2
 8001b7a:	b2da      	uxtb	r2, r3
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	f883 20d8 	strb.w	r2, [r3, #216]	; 0xd8
 8001b82:	e00f      	b.n	8001ba4 <_ZN10IridiumSBD21enableSuperCapChargerEb+0x64>
  }
  else
  {
    IO_REGISTER &= ~IO_SHDN; // Clear the SHDN bit
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	f893 30d8 	ldrb.w	r3, [r3, #216]	; 0xd8
 8001b8a:	b25a      	sxtb	r2, r3
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	f893 30d9 	ldrb.w	r3, [r3, #217]	; 0xd9
 8001b92:	b25b      	sxtb	r3, r3
 8001b94:	43db      	mvns	r3, r3
 8001b96:	b25b      	sxtb	r3, r3
 8001b98:	4013      	ands	r3, r2
 8001b9a:	b25b      	sxtb	r3, r3
 8001b9c:	b2da      	uxtb	r2, r3
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	f883 20d8 	strb.w	r2, [r3, #216]	; 0xd8
  }
  set9603pins(IO_REGISTER); // Update the pins
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	f893 30d8 	ldrb.w	r3, [r3, #216]	; 0xd8
 8001baa:	4619      	mov	r1, r3
 8001bac:	6878      	ldr	r0, [r7, #4]
 8001bae:	f001 f812 	bl	8002bd6 <_ZN10IridiumSBD11set9603pinsEh>
}
 8001bb2:	3708      	adds	r7, #8
 8001bb4:	46bd      	mov	sp, r7
 8001bb6:	bd80      	pop	{r7, pc}
 8001bb8:	0800a21c 	.word	0x0800a21c

08001bbc <_ZN10IridiumSBD20checkSuperCapChargerEv>:

bool IridiumSBD::checkSuperCapCharger()
{
 8001bbc:	b580      	push	{r7, lr}
 8001bbe:	b082      	sub	sp, #8
 8001bc0:	af00      	add	r7, sp, #0
 8001bc2:	6078      	str	r0, [r7, #4]
  if (useSerial) // Do nothing if we are using serial (the user will have to check PGOOD manually)
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 8001bca:	2b00      	cmp	r3, #0
 8001bcc:	d005      	beq.n	8001bda <_ZN10IridiumSBD20checkSuperCapChargerEv+0x1e>
  {
    diagprint(F("checkSuperCapCharger is only valid when using I2C on the Qwiic Iridium\r\n"));
 8001bce:	4912      	ldr	r1, [pc, #72]	; (8001c18 <_ZN10IridiumSBD20checkSuperCapChargerEv+0x5c>)
 8001bd0:	6878      	ldr	r0, [r7, #4]
 8001bd2:	f000 fcdb 	bl	800258c <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
    return(false);
 8001bd6:	2300      	movs	r3, #0
 8001bd8:	e01a      	b.n	8001c10 <_ZN10IridiumSBD20checkSuperCapChargerEv+0x54>
  }

  // Check the status of the supercapacitor charger PGOOD pin
  check9603pins(); // Update IO_REGISTER
 8001bda:	6878      	ldr	r0, [r7, #4]
 8001bdc:	f000 ffc0 	bl	8002b60 <_ZN10IridiumSBD13check9603pinsEv>
  if (IO_REGISTER &= IO_PGOOD) // If the PGOOD bit is set, return true
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	f893 20d8 	ldrb.w	r2, [r3, #216]	; 0xd8
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	f893 30de 	ldrb.w	r3, [r3, #222]	; 0xde
 8001bec:	4013      	ands	r3, r2
 8001bee:	b2da      	uxtb	r2, r3
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	f883 20d8 	strb.w	r2, [r3, #216]	; 0xd8
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	f893 30d8 	ldrb.w	r3, [r3, #216]	; 0xd8
 8001bfc:	2b00      	cmp	r3, #0
 8001bfe:	bf14      	ite	ne
 8001c00:	2301      	movne	r3, #1
 8001c02:	2300      	moveq	r3, #0
 8001c04:	b2db      	uxtb	r3, r3
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	d001      	beq.n	8001c0e <_ZN10IridiumSBD20checkSuperCapChargerEv+0x52>
  {
    return(true);
 8001c0a:	2301      	movs	r3, #1
 8001c0c:	e000      	b.n	8001c10 <_ZN10IridiumSBD20checkSuperCapChargerEv+0x54>
  }
  else
  {
    return(false);
 8001c0e:	2300      	movs	r3, #0
  }
}
 8001c10:	4618      	mov	r0, r3
 8001c12:	3708      	adds	r7, #8
 8001c14:	46bd      	mov	sp, r7
 8001c16:	bd80      	pop	{r7, pc}
 8001c18:	0800a268 	.word	0x0800a268

08001c1c <_ZN10IridiumSBD16enable9603NpowerEb>:

void IridiumSBD::enable9603Npower(bool enable)
{
 8001c1c:	b580      	push	{r7, lr}
 8001c1e:	b082      	sub	sp, #8
 8001c20:	af00      	add	r7, sp, #0
 8001c22:	6078      	str	r0, [r7, #4]
 8001c24:	460b      	mov	r3, r1
 8001c26:	70fb      	strb	r3, [r7, #3]
  if (useSerial) // Do nothing if we are using serial (the user will have to enable the 9603N power manually)
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 8001c2e:	2b00      	cmp	r3, #0
 8001c30:	d004      	beq.n	8001c3c <_ZN10IridiumSBD16enable9603NpowerEb+0x20>
  {
    diagprint(F("enable9603Npower is only valid when using I2C on the Qwiic Iridium\r\n"));
 8001c32:	4918      	ldr	r1, [pc, #96]	; (8001c94 <_ZN10IridiumSBD16enable9603NpowerEb+0x78>)
 8001c34:	6878      	ldr	r0, [r7, #4]
 8001c36:	f000 fca9 	bl	800258c <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
    return;
 8001c3a:	e028      	b.n	8001c8e <_ZN10IridiumSBD16enable9603NpowerEb+0x72>
  }

  // Enable/disable power to the 9603N by pulling PWR_EN high/low
  check9603pins(); // Update IO_REGISTER
 8001c3c:	6878      	ldr	r0, [r7, #4]
 8001c3e:	f000 ff8f 	bl	8002b60 <_ZN10IridiumSBD13check9603pinsEv>
  if (enable)
 8001c42:	78fb      	ldrb	r3, [r7, #3]
 8001c44:	2b00      	cmp	r3, #0
 8001c46:	d00b      	beq.n	8001c60 <_ZN10IridiumSBD16enable9603NpowerEb+0x44>
  {
    IO_REGISTER |= IO_PWR_EN; // Set the PWR_EN bit
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	f893 20d8 	ldrb.w	r2, [r3, #216]	; 0xd8
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	f893 30da 	ldrb.w	r3, [r3, #218]	; 0xda
 8001c54:	4313      	orrs	r3, r2
 8001c56:	b2da      	uxtb	r2, r3
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	f883 20d8 	strb.w	r2, [r3, #216]	; 0xd8
 8001c5e:	e00f      	b.n	8001c80 <_ZN10IridiumSBD16enable9603NpowerEb+0x64>
  }
  else
  {
    IO_REGISTER &= ~IO_PWR_EN; // Clear the PWR_EN bit
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	f893 30d8 	ldrb.w	r3, [r3, #216]	; 0xd8
 8001c66:	b25a      	sxtb	r2, r3
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	f893 30da 	ldrb.w	r3, [r3, #218]	; 0xda
 8001c6e:	b25b      	sxtb	r3, r3
 8001c70:	43db      	mvns	r3, r3
 8001c72:	b25b      	sxtb	r3, r3
 8001c74:	4013      	ands	r3, r2
 8001c76:	b25b      	sxtb	r3, r3
 8001c78:	b2da      	uxtb	r2, r3
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	f883 20d8 	strb.w	r2, [r3, #216]	; 0xd8
  }
  set9603pins(IO_REGISTER); // Update the pins
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	f893 30d8 	ldrb.w	r3, [r3, #216]	; 0xd8
 8001c86:	4619      	mov	r1, r3
 8001c88:	6878      	ldr	r0, [r7, #4]
 8001c8a:	f000 ffa4 	bl	8002bd6 <_ZN10IridiumSBD11set9603pinsEh>
}
 8001c8e:	3708      	adds	r7, #8
 8001c90:	46bd      	mov	sp, r7
 8001c92:	bd80      	pop	{r7, pc}
 8001c94:	0800a2b4 	.word	0x0800a2b4

08001c98 <_ZN10IridiumSBD10enable9603Eb>:

void IridiumSBD::enable9603(bool enable)
{
 8001c98:	b580      	push	{r7, lr}
 8001c9a:	b082      	sub	sp, #8
 8001c9c:	af00      	add	r7, sp, #0
 8001c9e:	6078      	str	r0, [r7, #4]
 8001ca0:	460b      	mov	r3, r1
 8001ca2:	70fb      	strb	r3, [r7, #3]
  if (useSerial) // Do nothing if we are using serial (the user will have to enable the 9603N manually)
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 8001caa:	2b00      	cmp	r3, #0
 8001cac:	d004      	beq.n	8001cb8 <_ZN10IridiumSBD10enable9603Eb+0x20>
  {
    diagprint(F("enable9603 is only valid when using I2C on the Qwiic Iridium\r\n"));
 8001cae:	4918      	ldr	r1, [pc, #96]	; (8001d10 <_ZN10IridiumSBD10enable9603Eb+0x78>)
 8001cb0:	6878      	ldr	r0, [r7, #4]
 8001cb2:	f000 fc6b 	bl	800258c <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
    return;
 8001cb6:	e028      	b.n	8001d0a <_ZN10IridiumSBD10enable9603Eb+0x72>
  }

  // Enable/disable the 9603 by pulling ON_OFF high/low
  check9603pins(); // Update IO_REGISTER
 8001cb8:	6878      	ldr	r0, [r7, #4]
 8001cba:	f000 ff51 	bl	8002b60 <_ZN10IridiumSBD13check9603pinsEv>
  if (enable)
 8001cbe:	78fb      	ldrb	r3, [r7, #3]
 8001cc0:	2b00      	cmp	r3, #0
 8001cc2:	d00b      	beq.n	8001cdc <_ZN10IridiumSBD10enable9603Eb+0x44>
  {
    IO_REGISTER |= IO_ON_OFF; // Set the ON_OFF bit
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	f893 20d8 	ldrb.w	r2, [r3, #216]	; 0xd8
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	f893 30db 	ldrb.w	r3, [r3, #219]	; 0xdb
 8001cd0:	4313      	orrs	r3, r2
 8001cd2:	b2da      	uxtb	r2, r3
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	f883 20d8 	strb.w	r2, [r3, #216]	; 0xd8
 8001cda:	e00f      	b.n	8001cfc <_ZN10IridiumSBD10enable9603Eb+0x64>
  }
  else
  {
    IO_REGISTER &= ~IO_ON_OFF; // Clear the ON_OFF bit
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	f893 30d8 	ldrb.w	r3, [r3, #216]	; 0xd8
 8001ce2:	b25a      	sxtb	r2, r3
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	f893 30db 	ldrb.w	r3, [r3, #219]	; 0xdb
 8001cea:	b25b      	sxtb	r3, r3
 8001cec:	43db      	mvns	r3, r3
 8001cee:	b25b      	sxtb	r3, r3
 8001cf0:	4013      	ands	r3, r2
 8001cf2:	b25b      	sxtb	r3, r3
 8001cf4:	b2da      	uxtb	r2, r3
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	f883 20d8 	strb.w	r2, [r3, #216]	; 0xd8
  }
  set9603pins(IO_REGISTER); // Update the pins
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	f893 30d8 	ldrb.w	r3, [r3, #216]	; 0xd8
 8001d02:	4619      	mov	r1, r3
 8001d04:	6878      	ldr	r0, [r7, #4]
 8001d06:	f000 ff66 	bl	8002bd6 <_ZN10IridiumSBD11set9603pinsEh>
}
 8001d0a:	3708      	adds	r7, #8
 8001d0c:	46bd      	mov	sp, r7
 8001d0e:	bd80      	pop	{r7, pc}
 8001d10:	0800a2fc 	.word	0x0800a2fc

08001d14 <_ZN10IridiumSBD18clearRingIndicatorEv>:
    return(false);
  }
}

void IridiumSBD::clearRingIndicator()
{
 8001d14:	b580      	push	{r7, lr}
 8001d16:	b082      	sub	sp, #8
 8001d18:	af00      	add	r7, sp, #0
 8001d1a:	6078      	str	r0, [r7, #4]
  if (useSerial) // Do nothing if we are using serial
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	d004      	beq.n	8001d30 <_ZN10IridiumSBD18clearRingIndicatorEv+0x1c>
  {
    diagprint(F("clearRingIndicator is only valid when using I2C on the Qwiic Iridium\r\n"));
 8001d26:	4913      	ldr	r1, [pc, #76]	; (8001d74 <_ZN10IridiumSBD18clearRingIndicatorEv+0x60>)
 8001d28:	6878      	ldr	r0, [r7, #4]
 8001d2a:	f000 fc2f 	bl	800258c <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
    return;
 8001d2e:	e01d      	b.n	8001d6c <_ZN10IridiumSBD18clearRingIndicatorEv+0x58>
  }

  // Clear the 9603 RI flag
  check9603pins(); // Update IO_REGISTER
 8001d30:	6878      	ldr	r0, [r7, #4]
 8001d32:	f000 ff15 	bl	8002b60 <_ZN10IridiumSBD13check9603pinsEv>
  IO_REGISTER &= ~IO_RI; // Clear the RI bit
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	f893 30d8 	ldrb.w	r3, [r3, #216]	; 0xd8
 8001d3c:	b25a      	sxtb	r2, r3
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	f893 30dc 	ldrb.w	r3, [r3, #220]	; 0xdc
 8001d44:	b25b      	sxtb	r3, r3
 8001d46:	43db      	mvns	r3, r3
 8001d48:	b25b      	sxtb	r3, r3
 8001d4a:	4013      	ands	r3, r2
 8001d4c:	b25b      	sxtb	r3, r3
 8001d4e:	b2da      	uxtb	r2, r3
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	f883 20d8 	strb.w	r2, [r3, #216]	; 0xd8
  set9603pins(IO_REGISTER); // Update the pins
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	f893 30d8 	ldrb.w	r3, [r3, #216]	; 0xd8
 8001d5c:	4619      	mov	r1, r3
 8001d5e:	6878      	ldr	r0, [r7, #4]
 8001d60:	f000 ff39 	bl	8002bd6 <_ZN10IridiumSBD11set9603pinsEh>
  this->ringAsserted = false; // Also clear the ringAsserted flag
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	2200      	movs	r2, #0
 8001d68:	f883 20c6 	strb.w	r2, [r3, #198]	; 0xc6
}
 8001d6c:	3708      	adds	r7, #8
 8001d6e:	46bd      	mov	sp, r7
 8001d70:	bd80      	pop	{r7, pc}
 8001d72:	bf00      	nop
 8001d74:	0800a3cc 	.word	0x0800a3cc

08001d78 <_ZN10IridiumSBD11isConnectedEv>:
}

//Returns true if the I2C device is connected
//Always returns true for serial
boolean IridiumSBD::isConnected()
{
 8001d78:	b580      	push	{r7, lr}
 8001d7a:	b082      	sub	sp, #8
 8001d7c:	af00      	add	r7, sp, #0
 8001d7e:	6078      	str	r0, [r7, #4]
   if (this->useSerial) // If we are using Serial
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 8001d86:	2b00      	cmp	r3, #0
 8001d88:	d001      	beq.n	8001d8e <_ZN10IridiumSBD11isConnectedEv+0x16>
   {
		return true;
 8001d8a:	2301      	movs	r3, #1
 8001d8c:	e013      	b.n	8001db6 <_ZN10IridiumSBD11isConnectedEv+0x3e>
   }
   else
   {
		wireport->beginTransmission((uint8_t)deviceaddress);
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 8001d98:	4619      	mov	r1, r3
 8001d9a:	4610      	mov	r0, r2
 8001d9c:	f001 faa4 	bl	80032e8 <_ZN7TwoWire17beginTransmissionEh>
		return (wireport->endTransmission() == 0); // Check that the device ack's
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001da4:	4618      	mov	r0, r3
 8001da6:	f001 fae9 	bl	800337c <_ZN7TwoWire15endTransmissionEv>
 8001daa:	4603      	mov	r3, r0
 8001dac:	2b00      	cmp	r3, #0
 8001dae:	bf0c      	ite	eq
 8001db0:	2301      	moveq	r3, #1
 8001db2:	2300      	movne	r3, #0
 8001db4:	b2db      	uxtb	r3, r3
   }
}
 8001db6:	4618      	mov	r0, r3
 8001db8:	3708      	adds	r7, #8
 8001dba:	46bd      	mov	sp, r7
 8001dbc:	bd80      	pop	{r7, pc}
	...

08001dc0 <_ZN10IridiumSBD13internalBeginEv>:
/*
Private interface
*/

int IridiumSBD::internalBegin()
{
 8001dc0:	b580      	push	{r7, lr}
 8001dc2:	b090      	sub	sp, #64	; 0x40
 8001dc4:	af02      	add	r7, sp, #8
 8001dc6:	6078      	str	r0, [r7, #4]
   diagprint(F("Calling internalBegin\r\n"));
 8001dc8:	49b1      	ldr	r1, [pc, #708]	; (8002090 <_ZN10IridiumSBD13internalBeginEv+0x2d0>)
 8001dca:	6878      	ldr	r0, [r7, #4]
 8001dcc:	f000 fbde 	bl	800258c <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>

   if (!this->asleep)
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	f893 30b4 	ldrb.w	r3, [r3, #180]	; 0xb4
 8001dd6:	f083 0301 	eor.w	r3, r3, #1
 8001dda:	b2db      	uxtb	r3, r3
 8001ddc:	2b00      	cmp	r3, #0
 8001dde:	d001      	beq.n	8001de4 <_ZN10IridiumSBD13internalBeginEv+0x24>
      return ISBD_ALREADY_AWAKE;
 8001de0:	2301      	movs	r3, #1
 8001de2:	e150      	b.n	8002086 <_ZN10IridiumSBD13internalBeginEv+0x2c6>

   if (!this->useSerial) // If we are using I2C
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 8001dea:	f083 0301 	eor.w	r3, r3, #1
 8001dee:	b2db      	uxtb	r3, r3
 8001df0:	2b00      	cmp	r3, #0
 8001df2:	d005      	beq.n	8001e00 <_ZN10IridiumSBD13internalBeginEv+0x40>
   {
      check9603pins(); // Update IO_REGISTER with the status of the 9603 pins
 8001df4:	6878      	ldr	r0, [r7, #4]
 8001df6:	f000 feb3 	bl	8002b60 <_ZN10IridiumSBD13check9603pinsEv>
      check9603data(); // Get any waiting 9603 serial data
 8001dfa:	6878      	ldr	r0, [r7, #4]
 8001dfc:	f000 fdd8 	bl	80029b0 <_ZN10IridiumSBD13check9603dataEv>
   }

   power(true); // power on
 8001e00:	2101      	movs	r1, #1
 8001e02:	6878      	ldr	r0, [r7, #4]
 8001e04:	f000 fa52 	bl	80022ac <_ZN10IridiumSBD5powerEb>

   bool modemAlive = false;
 8001e08:	2300      	movs	r3, #0
 8001e0a:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

   unsigned long startupTime = 500; //ms
 8001e0e:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8001e12:	62fb      	str	r3, [r7, #44]	; 0x2c
   for (unsigned long start = millis(); millis() - start < startupTime;)
 8001e14:	f001 fee8 	bl	8003be8 <HAL_GetTick>
 8001e18:	62b8      	str	r0, [r7, #40]	; 0x28
 8001e1a:	f001 fee5 	bl	8003be8 <HAL_GetTick>
 8001e1e:	4602      	mov	r2, r0
 8001e20:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001e22:	1ad3      	subs	r3, r2, r3
 8001e24:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001e26:	429a      	cmp	r2, r3
 8001e28:	bf8c      	ite	hi
 8001e2a:	2301      	movhi	r3, #1
 8001e2c:	2300      	movls	r3, #0
 8001e2e:	b2db      	uxtb	r3, r3
 8001e30:	2b00      	cmp	r3, #0
 8001e32:	d007      	beq.n	8001e44 <_ZN10IridiumSBD13internalBeginEv+0x84>
      if (cancelled())
 8001e34:	6878      	ldr	r0, [r7, #4]
 8001e36:	f000 fa07 	bl	8002248 <_ZN10IridiumSBD9cancelledEv>
 8001e3a:	4603      	mov	r3, r0
 8001e3c:	2b00      	cmp	r3, #0
 8001e3e:	d0ec      	beq.n	8001e1a <_ZN10IridiumSBD13internalBeginEv+0x5a>
         return ISBD_CANCELLED;
 8001e40:	2304      	movs	r3, #4
 8001e42:	e120      	b.n	8002086 <_ZN10IridiumSBD13internalBeginEv+0x2c6>

   if (this->useSerial) // If we are using Serial
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 8001e4a:	2b00      	cmp	r3, #0
 8001e4c:	d002      	beq.n	8001e54 <_ZN10IridiumSBD13internalBeginEv+0x94>
      beginSerialPort(); // Apollo3 v2.1 Serial fix - begin the Serial port 500ms after power(true)
 8001e4e:	6878      	ldr	r0, [r7, #4]
 8001e50:	f000 fad8 	bl	8002404 <_ZN10IridiumSBD15beginSerialPortEv>

   // Turn on modem and wait for a response from "AT" command to begin
   for (unsigned long start = millis(); !modemAlive && millis() - start < 1000UL * this->startupTimeout;)
 8001e54:	f001 fec8 	bl	8003be8 <HAL_GetTick>
 8001e58:	6278      	str	r0, [r7, #36]	; 0x24
 8001e5a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8001e5e:	f083 0301 	eor.w	r3, r3, #1
 8001e62:	b2db      	uxtb	r3, r3
 8001e64:	2b00      	cmp	r3, #0
 8001e66:	d010      	beq.n	8001e8a <_ZN10IridiumSBD13internalBeginEv+0xca>
 8001e68:	f001 febe 	bl	8003be8 <HAL_GetTick>
 8001e6c:	4602      	mov	r2, r0
 8001e6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e70:	1ad2      	subs	r2, r2, r3
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8001e78:	4619      	mov	r1, r3
 8001e7a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001e7e:	fb03 f301 	mul.w	r3, r3, r1
 8001e82:	429a      	cmp	r2, r3
 8001e84:	d201      	bcs.n	8001e8a <_ZN10IridiumSBD13internalBeginEv+0xca>
 8001e86:	2301      	movs	r3, #1
 8001e88:	e000      	b.n	8001e8c <_ZN10IridiumSBD13internalBeginEv+0xcc>
 8001e8a:	2300      	movs	r3, #0
 8001e8c:	2b00      	cmp	r3, #0
 8001e8e:	d018      	beq.n	8001ec2 <_ZN10IridiumSBD13internalBeginEv+0x102>
   {
      send(F("AT\r"));
 8001e90:	2301      	movs	r3, #1
 8001e92:	2201      	movs	r2, #1
 8001e94:	497f      	ldr	r1, [pc, #508]	; (8002094 <_ZN10IridiumSBD13internalBeginEv+0x2d4>)
 8001e96:	6878      	ldr	r0, [r7, #4]
 8001e98:	f000 fad0 	bl	800243c <_ZN10IridiumSBD4sendEPK19__FlashStringHelperbb>
      modemAlive = waitForATResponse();
 8001e9c:	4b7e      	ldr	r3, [pc, #504]	; (8002098 <_ZN10IridiumSBD13internalBeginEv+0x2d8>)
 8001e9e:	9300      	str	r3, [sp, #0]
 8001ea0:	2300      	movs	r3, #0
 8001ea2:	2200      	movs	r2, #0
 8001ea4:	2100      	movs	r1, #0
 8001ea6:	6878      	ldr	r0, [r7, #4]
 8001ea8:	f000 f914 	bl	80020d4 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_>
 8001eac:	4603      	mov	r3, r0
 8001eae:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
      if (cancelled())
 8001eb2:	6878      	ldr	r0, [r7, #4]
 8001eb4:	f000 f9c8 	bl	8002248 <_ZN10IridiumSBD9cancelledEv>
 8001eb8:	4603      	mov	r3, r0
 8001eba:	2b00      	cmp	r3, #0
 8001ebc:	d0cd      	beq.n	8001e5a <_ZN10IridiumSBD13internalBeginEv+0x9a>
         return ISBD_CANCELLED;
 8001ebe:	2304      	movs	r3, #4
 8001ec0:	e0e1      	b.n	8002086 <_ZN10IridiumSBD13internalBeginEv+0x2c6>
   }

   if (!modemAlive)
 8001ec2:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8001ec6:	f083 0301 	eor.w	r3, r3, #1
 8001eca:	b2db      	uxtb	r3, r3
 8001ecc:	2b00      	cmp	r3, #0
 8001ece:	d005      	beq.n	8001edc <_ZN10IridiumSBD13internalBeginEv+0x11c>
   {
      diagprint(F("No modem detected.\r\n"));
 8001ed0:	4972      	ldr	r1, [pc, #456]	; (800209c <_ZN10IridiumSBD13internalBeginEv+0x2dc>)
 8001ed2:	6878      	ldr	r0, [r7, #4]
 8001ed4:	f000 fb5a 	bl	800258c <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
      return ISBD_NO_MODEM_DETECTED;
 8001ed8:	2305      	movs	r3, #5
 8001eda:	e0d4      	b.n	8002086 <_ZN10IridiumSBD13internalBeginEv+0x2c6>
   }

   // The usual initialization sequence
   const char *strings[3] = { "ATE1\r", "AT&D0\r", "AT&K0\r" };
 8001edc:	4a70      	ldr	r2, [pc, #448]	; (80020a0 <_ZN10IridiumSBD13internalBeginEv+0x2e0>)
 8001ede:	f107 0310 	add.w	r3, r7, #16
 8001ee2:	ca07      	ldmia	r2, {r0, r1, r2}
 8001ee4:	e883 0007 	stmia.w	r3, {r0, r1, r2}
   for (int i=0; i<3; ++i)
 8001ee8:	2300      	movs	r3, #0
 8001eea:	633b      	str	r3, [r7, #48]	; 0x30
 8001eec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001eee:	2b02      	cmp	r3, #2
 8001ef0:	dc26      	bgt.n	8001f40 <_ZN10IridiumSBD13internalBeginEv+0x180>
   {
      send(strings[i]);
 8001ef2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001ef4:	009b      	lsls	r3, r3, #2
 8001ef6:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8001efa:	4413      	add	r3, r2
 8001efc:	f853 3c28 	ldr.w	r3, [r3, #-40]
 8001f00:	4619      	mov	r1, r3
 8001f02:	6878      	ldr	r0, [r7, #4]
 8001f04:	f000 faf4 	bl	80024f0 <_ZN10IridiumSBD4sendEPKc>
      if (!waitForATResponse())
 8001f08:	4b63      	ldr	r3, [pc, #396]	; (8002098 <_ZN10IridiumSBD13internalBeginEv+0x2d8>)
 8001f0a:	9300      	str	r3, [sp, #0]
 8001f0c:	2300      	movs	r3, #0
 8001f0e:	2200      	movs	r2, #0
 8001f10:	2100      	movs	r1, #0
 8001f12:	6878      	ldr	r0, [r7, #4]
 8001f14:	f000 f8de 	bl	80020d4 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_>
 8001f18:	4603      	mov	r3, r0
 8001f1a:	f083 0301 	eor.w	r3, r3, #1
 8001f1e:	b2db      	uxtb	r3, r3
 8001f20:	2b00      	cmp	r3, #0
 8001f22:	d009      	beq.n	8001f38 <_ZN10IridiumSBD13internalBeginEv+0x178>
         return cancelled() ? ISBD_CANCELLED : ISBD_PROTOCOL_ERROR;
 8001f24:	6878      	ldr	r0, [r7, #4]
 8001f26:	f000 f98f 	bl	8002248 <_ZN10IridiumSBD9cancelledEv>
 8001f2a:	4603      	mov	r3, r0
 8001f2c:	2b00      	cmp	r3, #0
 8001f2e:	d001      	beq.n	8001f34 <_ZN10IridiumSBD13internalBeginEv+0x174>
 8001f30:	2304      	movs	r3, #4
 8001f32:	e0a8      	b.n	8002086 <_ZN10IridiumSBD13internalBeginEv+0x2c6>
 8001f34:	2303      	movs	r3, #3
 8001f36:	e0a6      	b.n	8002086 <_ZN10IridiumSBD13internalBeginEv+0x2c6>
   for (int i=0; i<3; ++i)
 8001f38:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001f3a:	3301      	adds	r3, #1
 8001f3c:	633b      	str	r3, [r7, #48]	; 0x30
 8001f3e:	e7d5      	b.n	8001eec <_ZN10IridiumSBD13internalBeginEv+0x12c>
   }


   // Enable or disable RING alerts as requested by user
   // By default they are on if a RING pin was supplied on constructor
   diagprint(F("Ring alerts are")); diagprint(ringAlertsEnabled ? F("") : F(" NOT")); diagprint(F(" enabled.\r\n"));
 8001f40:	4958      	ldr	r1, [pc, #352]	; (80020a4 <_ZN10IridiumSBD13internalBeginEv+0x2e4>)
 8001f42:	6878      	ldr	r0, [r7, #4]
 8001f44:	f000 fb22 	bl	800258c <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	f893 30c5 	ldrb.w	r3, [r3, #197]	; 0xc5
 8001f4e:	2b00      	cmp	r3, #0
 8001f50:	d001      	beq.n	8001f56 <_ZN10IridiumSBD13internalBeginEv+0x196>
 8001f52:	4b55      	ldr	r3, [pc, #340]	; (80020a8 <_ZN10IridiumSBD13internalBeginEv+0x2e8>)
 8001f54:	e000      	b.n	8001f58 <_ZN10IridiumSBD13internalBeginEv+0x198>
 8001f56:	4b55      	ldr	r3, [pc, #340]	; (80020ac <_ZN10IridiumSBD13internalBeginEv+0x2ec>)
 8001f58:	4619      	mov	r1, r3
 8001f5a:	6878      	ldr	r0, [r7, #4]
 8001f5c:	f000 fb16 	bl	800258c <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
 8001f60:	4953      	ldr	r1, [pc, #332]	; (80020b0 <_ZN10IridiumSBD13internalBeginEv+0x2f0>)
 8001f62:	6878      	ldr	r0, [r7, #4]
 8001f64:	f000 fb12 	bl	800258c <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>

   if (ringAlertsEnabled) enableRingAlerts(true); // This will clear ringAsserted and the Ring Indicator flag
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	f893 30c5 	ldrb.w	r3, [r3, #197]	; 0xc5
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	d004      	beq.n	8001f7c <_ZN10IridiumSBD13internalBeginEv+0x1bc>
 8001f72:	2101      	movs	r1, #1
 8001f74:	6878      	ldr	r0, [r7, #4]
 8001f76:	f7ff fcff 	bl	8001978 <_ZN10IridiumSBD16enableRingAlertsEb>
 8001f7a:	e00a      	b.n	8001f92 <_ZN10IridiumSBD13internalBeginEv+0x1d2>
   else {
	   if (!this->useSerial) clearRingIndicator(); // If ring alerts are not enabled and using I2C, make sure the Ring Indicator flag is clear
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 8001f82:	f083 0301 	eor.w	r3, r3, #1
 8001f86:	b2db      	uxtb	r3, r3
 8001f88:	2b00      	cmp	r3, #0
 8001f8a:	d002      	beq.n	8001f92 <_ZN10IridiumSBD13internalBeginEv+0x1d2>
 8001f8c:	6878      	ldr	r0, [r7, #4]
 8001f8e:	f7ff fec1 	bl	8001d14 <_ZN10IridiumSBD18clearRingIndicatorEv>
   }

   send(ringAlertsEnabled ? F("AT+SBDMTA=1\r") : F("AT+SBDMTA=0\r"));
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	f893 30c5 	ldrb.w	r3, [r3, #197]	; 0xc5
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	d001      	beq.n	8001fa0 <_ZN10IridiumSBD13internalBeginEv+0x1e0>
 8001f9c:	4945      	ldr	r1, [pc, #276]	; (80020b4 <_ZN10IridiumSBD13internalBeginEv+0x2f4>)
 8001f9e:	e000      	b.n	8001fa2 <_ZN10IridiumSBD13internalBeginEv+0x1e2>
 8001fa0:	4945      	ldr	r1, [pc, #276]	; (80020b8 <_ZN10IridiumSBD13internalBeginEv+0x2f8>)
 8001fa2:	2301      	movs	r3, #1
 8001fa4:	2201      	movs	r2, #1
 8001fa6:	6878      	ldr	r0, [r7, #4]
 8001fa8:	f000 fa48 	bl	800243c <_ZN10IridiumSBD4sendEPK19__FlashStringHelperbb>
   if (!waitForATResponse())
 8001fac:	4b3a      	ldr	r3, [pc, #232]	; (8002098 <_ZN10IridiumSBD13internalBeginEv+0x2d8>)
 8001fae:	9300      	str	r3, [sp, #0]
 8001fb0:	2300      	movs	r3, #0
 8001fb2:	2200      	movs	r2, #0
 8001fb4:	2100      	movs	r1, #0
 8001fb6:	6878      	ldr	r0, [r7, #4]
 8001fb8:	f000 f88c 	bl	80020d4 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_>
 8001fbc:	4603      	mov	r3, r0
 8001fbe:	f083 0301 	eor.w	r3, r3, #1
 8001fc2:	b2db      	uxtb	r3, r3
 8001fc4:	2b00      	cmp	r3, #0
 8001fc6:	d009      	beq.n	8001fdc <_ZN10IridiumSBD13internalBeginEv+0x21c>
      return cancelled() ? ISBD_CANCELLED : ISBD_PROTOCOL_ERROR;
 8001fc8:	6878      	ldr	r0, [r7, #4]
 8001fca:	f000 f93d 	bl	8002248 <_ZN10IridiumSBD9cancelledEv>
 8001fce:	4603      	mov	r3, r0
 8001fd0:	2b00      	cmp	r3, #0
 8001fd2:	d001      	beq.n	8001fd8 <_ZN10IridiumSBD13internalBeginEv+0x218>
 8001fd4:	2304      	movs	r3, #4
 8001fd6:	e056      	b.n	8002086 <_ZN10IridiumSBD13internalBeginEv+0x2c6>
 8001fd8:	2303      	movs	r3, #3
 8001fda:	e054      	b.n	8002086 <_ZN10IridiumSBD13internalBeginEv+0x2c6>

   // Decide whether the internal MSSTM workaround should be enforced on TX/RX
   // By default it is unless the firmware rev is >= TA13001
   char version[8];
   int ret = getFirmwareVersion(version, sizeof(version));
 8001fdc:	f107 0308 	add.w	r3, r7, #8
 8001fe0:	2208      	movs	r2, #8
 8001fe2:	4619      	mov	r1, r3
 8001fe4:	6878      	ldr	r0, [r7, #4]
 8001fe6:	f7ff fd77 	bl	8001ad8 <_ZN10IridiumSBD18getFirmwareVersionEPcj>
 8001fea:	6238      	str	r0, [r7, #32]
   if (ret != ISBD_SUCCESS)
 8001fec:	6a3b      	ldr	r3, [r7, #32]
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	d008      	beq.n	8002004 <_ZN10IridiumSBD13internalBeginEv+0x244>
   {
      diagprint(F("Unknown FW version\r\n"));
 8001ff2:	4932      	ldr	r1, [pc, #200]	; (80020bc <_ZN10IridiumSBD13internalBeginEv+0x2fc>)
 8001ff4:	6878      	ldr	r0, [r7, #4]
 8001ff6:	f000 fac9 	bl	800258c <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
      msstmWorkaroundRequested = true;
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	2201      	movs	r2, #1
 8001ffe:	f883 20c4 	strb.w	r2, [r3, #196]	; 0xc4
 8002002:	e027      	b.n	8002054 <_ZN10IridiumSBD13internalBeginEv+0x294>
   }
   else
   {
      diagprint(F("Firmware version is ")); diagprint(version); diagprint(F("\r\n"));
 8002004:	492e      	ldr	r1, [pc, #184]	; (80020c0 <_ZN10IridiumSBD13internalBeginEv+0x300>)
 8002006:	6878      	ldr	r0, [r7, #4]
 8002008:	f000 fac0 	bl	800258c <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
 800200c:	f107 0308 	add.w	r3, r7, #8
 8002010:	4619      	mov	r1, r3
 8002012:	6878      	ldr	r0, [r7, #4]
 8002014:	f000 fae0 	bl	80025d8 <_ZN10IridiumSBD9diagprintEPKc>
 8002018:	492a      	ldr	r1, [pc, #168]	; (80020c4 <_ZN10IridiumSBD13internalBeginEv+0x304>)
 800201a:	6878      	ldr	r0, [r7, #4]
 800201c:	f000 fab6 	bl	800258c <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
      if (version[0] == 'T' && version[1] == 'A')
 8002020:	7a3b      	ldrb	r3, [r7, #8]
 8002022:	2b54      	cmp	r3, #84	; 0x54
 8002024:	d116      	bne.n	8002054 <_ZN10IridiumSBD13internalBeginEv+0x294>
 8002026:	7a7b      	ldrb	r3, [r7, #9]
 8002028:	2b41      	cmp	r3, #65	; 0x41
 800202a:	d113      	bne.n	8002054 <_ZN10IridiumSBD13internalBeginEv+0x294>
      {
         unsigned long ver = strtoul(version + 2, NULL, 10);
 800202c:	f107 0308 	add.w	r3, r7, #8
 8002030:	3302      	adds	r3, #2
 8002032:	220a      	movs	r2, #10
 8002034:	2100      	movs	r1, #0
 8002036:	4618      	mov	r0, r3
 8002038:	f005 f880 	bl	800713c <strtoul>
 800203c:	61f8      	str	r0, [r7, #28]
         msstmWorkaroundRequested = ver < ISBD_MSSTM_WORKAROUND_FW_VER;
 800203e:	69fb      	ldr	r3, [r7, #28]
 8002040:	f243 22c8 	movw	r2, #13000	; 0x32c8
 8002044:	4293      	cmp	r3, r2
 8002046:	bf94      	ite	ls
 8002048:	2301      	movls	r3, #1
 800204a:	2300      	movhi	r3, #0
 800204c:	b2da      	uxtb	r2, r3
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	f883 20c4 	strb.w	r2, [r3, #196]	; 0xc4
      }
   }
   diagprint(F("MSSTM workaround is")); diagprint(msstmWorkaroundRequested ? F("") : F(" NOT")); diagprint(F(" enforced.\r\n"));
 8002054:	491c      	ldr	r1, [pc, #112]	; (80020c8 <_ZN10IridiumSBD13internalBeginEv+0x308>)
 8002056:	6878      	ldr	r0, [r7, #4]
 8002058:	f000 fa98 	bl	800258c <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	f893 30c4 	ldrb.w	r3, [r3, #196]	; 0xc4
 8002062:	2b00      	cmp	r3, #0
 8002064:	d001      	beq.n	800206a <_ZN10IridiumSBD13internalBeginEv+0x2aa>
 8002066:	4b10      	ldr	r3, [pc, #64]	; (80020a8 <_ZN10IridiumSBD13internalBeginEv+0x2e8>)
 8002068:	e000      	b.n	800206c <_ZN10IridiumSBD13internalBeginEv+0x2ac>
 800206a:	4b10      	ldr	r3, [pc, #64]	; (80020ac <_ZN10IridiumSBD13internalBeginEv+0x2ec>)
 800206c:	4619      	mov	r1, r3
 800206e:	6878      	ldr	r0, [r7, #4]
 8002070:	f000 fa8c 	bl	800258c <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
 8002074:	4915      	ldr	r1, [pc, #84]	; (80020cc <_ZN10IridiumSBD13internalBeginEv+0x30c>)
 8002076:	6878      	ldr	r0, [r7, #4]
 8002078:	f000 fa88 	bl	800258c <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>

   // Done!
   diagprint(F("InternalBegin: success!\r\n"));
 800207c:	4914      	ldr	r1, [pc, #80]	; (80020d0 <_ZN10IridiumSBD13internalBeginEv+0x310>)
 800207e:	6878      	ldr	r0, [r7, #4]
 8002080:	f000 fa84 	bl	800258c <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
   return ISBD_SUCCESS;
 8002084:	2300      	movs	r3, #0
}
 8002086:	4618      	mov	r0, r3
 8002088:	3738      	adds	r7, #56	; 0x38
 800208a:	46bd      	mov	sp, r7
 800208c:	bd80      	pop	{r7, pc}
 800208e:	bf00      	nop
 8002090:	0800a4ec 	.word	0x0800a4ec
 8002094:	0800a504 	.word	0x0800a504
 8002098:	0800a1ec 	.word	0x0800a1ec
 800209c:	0800a508 	.word	0x0800a508
 80020a0:	0800a5dc 	.word	0x0800a5dc
 80020a4:	0800a520 	.word	0x0800a520
 80020a8:	0800a530 	.word	0x0800a530
 80020ac:	0800a534 	.word	0x0800a534
 80020b0:	0800a53c 	.word	0x0800a53c
 80020b4:	0800a548 	.word	0x0800a548
 80020b8:	0800a558 	.word	0x0800a558
 80020bc:	0800a568 	.word	0x0800a568
 80020c0:	0800a580 	.word	0x0800a580
 80020c4:	0800a598 	.word	0x0800a598
 80020c8:	0800a59c 	.word	0x0800a59c
 80020cc:	0800a5b0 	.word	0x0800a5b0
 80020d0:	0800a5c0 	.word	0x0800a5c0

080020d4 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_>:

// Wait for response from previous AT command.  This process terminates when "terminator" string is seen or upon timeout.
// If "prompt" string is provided (example "+CSQ:"), then all characters following prompt up to the next CRLF are
// stored in response buffer for later parsing by caller.
bool IridiumSBD::waitForATResponse(char *response, int responseSize, const char *prompt, const char *terminator)
{
 80020d4:	b580      	push	{r7, lr}
 80020d6:	b08a      	sub	sp, #40	; 0x28
 80020d8:	af00      	add	r7, sp, #0
 80020da:	60f8      	str	r0, [r7, #12]
 80020dc:	60b9      	str	r1, [r7, #8]
 80020de:	607a      	str	r2, [r7, #4]
 80020e0:	603b      	str	r3, [r7, #0]
   diagprint(F("Waiting for AT response "));
 80020e2:	4957      	ldr	r1, [pc, #348]	; (8002240 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x16c>)
 80020e4:	68f8      	ldr	r0, [r7, #12]
 80020e6:	f000 fa51 	bl	800258c <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
   diagprint(terminator);
 80020ea:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80020ec:	68f8      	ldr	r0, [r7, #12]
 80020ee:	f000 fa73 	bl	80025d8 <_ZN10IridiumSBD9diagprintEPKc>
   diagprint(F("\r\n"));
 80020f2:	4954      	ldr	r1, [pc, #336]	; (8002244 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x170>)
 80020f4:	68f8      	ldr	r0, [r7, #12]
 80020f6:	f000 fa49 	bl	800258c <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>

   if (response)
 80020fa:	68bb      	ldr	r3, [r7, #8]
 80020fc:	2b00      	cmp	r3, #0
 80020fe:	d005      	beq.n	800210c <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x38>
      memset(response, 0, responseSize);
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	461a      	mov	r2, r3
 8002104:	2100      	movs	r1, #0
 8002106:	68b8      	ldr	r0, [r7, #8]
 8002108:	f003 feec 	bl	8005ee4 <memset>

   int matchPromptPos = 0; // Matches chars in prompt
 800210c:	2300      	movs	r3, #0
 800210e:	627b      	str	r3, [r7, #36]	; 0x24
   int matchTerminatorPos = 0; // Matches chars in terminator
 8002110:	2300      	movs	r3, #0
 8002112:	623b      	str	r3, [r7, #32]
   enum {LOOKING_FOR_PROMPT, GATHERING_RESPONSE, LOOKING_FOR_TERMINATOR};
   int promptState = prompt ? LOOKING_FOR_PROMPT : LOOKING_FOR_TERMINATOR;
 8002114:	683b      	ldr	r3, [r7, #0]
 8002116:	2b00      	cmp	r3, #0
 8002118:	d001      	beq.n	800211e <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x4a>
 800211a:	2300      	movs	r3, #0
 800211c:	e000      	b.n	8002120 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x4c>
 800211e:	2302      	movs	r3, #2
 8002120:	61fb      	str	r3, [r7, #28]
   //consoleprint(F("<< "));
   for (unsigned long start=millis(); millis() - start < 1000UL * atTimeout;)
 8002122:	f001 fd61 	bl	8003be8 <HAL_GetTick>
 8002126:	61b8      	str	r0, [r7, #24]
 8002128:	f001 fd5e 	bl	8003be8 <HAL_GetTick>
 800212c:	4602      	mov	r2, r0
 800212e:	69bb      	ldr	r3, [r7, #24]
 8002130:	1ad2      	subs	r2, r2, r3
 8002132:	68fb      	ldr	r3, [r7, #12]
 8002134:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8002138:	4619      	mov	r1, r3
 800213a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800213e:	fb03 f301 	mul.w	r3, r3, r1
 8002142:	429a      	cmp	r2, r3
 8002144:	bf34      	ite	cc
 8002146:	2301      	movcc	r3, #1
 8002148:	2300      	movcs	r3, #0
 800214a:	b2db      	uxtb	r3, r3
 800214c:	2b00      	cmp	r3, #0
 800214e:	d072      	beq.n	8002236 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x162>
   {
      if (cancelled())
 8002150:	68f8      	ldr	r0, [r7, #12]
 8002152:	f000 f879 	bl	8002248 <_ZN10IridiumSBD9cancelledEv>
 8002156:	4603      	mov	r3, r0
 8002158:	2b00      	cmp	r3, #0
 800215a:	d001      	beq.n	8002160 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x8c>
         return false;
 800215c:	2300      	movs	r3, #0
 800215e:	e06b      	b.n	8002238 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x164>

      while (filteredavailable() > 0)
 8002160:	68f8      	ldr	r0, [r7, #12]
 8002162:	f000 fbc3 	bl	80028ec <_ZN10IridiumSBD17filteredavailableEv>
 8002166:	4603      	mov	r3, r0
 8002168:	2b00      	cmp	r3, #0
 800216a:	bfcc      	ite	gt
 800216c:	2301      	movgt	r3, #1
 800216e:	2300      	movle	r3, #0
 8002170:	b2db      	uxtb	r3, r3
 8002172:	2b00      	cmp	r3, #0
 8002174:	d0d8      	beq.n	8002128 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x54>
      {
         char c = filteredread();
 8002176:	68f8      	ldr	r0, [r7, #12]
 8002178:	f000 fbd4 	bl	8002924 <_ZN10IridiumSBD12filteredreadEv>
 800217c:	4603      	mov	r3, r0
 800217e:	75fb      	strb	r3, [r7, #23]
         if (prompt)
 8002180:	683b      	ldr	r3, [r7, #0]
 8002182:	2b00      	cmp	r3, #0
 8002184:	d03b      	beq.n	80021fe <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x12a>
         {
            switch (promptState)
 8002186:	69fb      	ldr	r3, [r7, #28]
 8002188:	2b00      	cmp	r3, #0
 800218a:	d003      	beq.n	8002194 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0xc0>
 800218c:	69fb      	ldr	r3, [r7, #28]
 800218e:	2b01      	cmp	r3, #1
 8002190:	d01d      	beq.n	80021ce <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0xfa>
 8002192:	e034      	b.n	80021fe <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x12a>
            {
            case LOOKING_FOR_PROMPT:
               if (c == prompt[matchPromptPos])
 8002194:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002196:	683a      	ldr	r2, [r7, #0]
 8002198:	4413      	add	r3, r2
 800219a:	781b      	ldrb	r3, [r3, #0]
 800219c:	7dfa      	ldrb	r2, [r7, #23]
 800219e:	429a      	cmp	r2, r3
 80021a0:	d10b      	bne.n	80021ba <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0xe6>
               {
                  ++matchPromptPos;
 80021a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021a4:	3301      	adds	r3, #1
 80021a6:	627b      	str	r3, [r7, #36]	; 0x24
                  if (prompt[matchPromptPos] == '\0')
 80021a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021aa:	683a      	ldr	r2, [r7, #0]
 80021ac:	4413      	add	r3, r2
 80021ae:	781b      	ldrb	r3, [r3, #0]
 80021b0:	2b00      	cmp	r3, #0
 80021b2:	d121      	bne.n	80021f8 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x124>
                     promptState = GATHERING_RESPONSE;
 80021b4:	2301      	movs	r3, #1
 80021b6:	61fb      	str	r3, [r7, #28]
               else
               {
                  matchPromptPos = c == prompt[0] ? 1 : 0;
               }

               break;
 80021b8:	e01e      	b.n	80021f8 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x124>
                  matchPromptPos = c == prompt[0] ? 1 : 0;
 80021ba:	683b      	ldr	r3, [r7, #0]
 80021bc:	781b      	ldrb	r3, [r3, #0]
 80021be:	7dfa      	ldrb	r2, [r7, #23]
 80021c0:	429a      	cmp	r2, r3
 80021c2:	d101      	bne.n	80021c8 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0xf4>
 80021c4:	2301      	movs	r3, #1
 80021c6:	e000      	b.n	80021ca <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0xf6>
 80021c8:	2300      	movs	r3, #0
 80021ca:	627b      	str	r3, [r7, #36]	; 0x24
               break;
 80021cc:	e014      	b.n	80021f8 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x124>
            case GATHERING_RESPONSE: // gathering response from end of prompt to first \r
               if (response)
 80021ce:	68bb      	ldr	r3, [r7, #8]
 80021d0:	2b00      	cmp	r3, #0
 80021d2:	d013      	beq.n	80021fc <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x128>
               {
                  if (c == '\r' || responseSize < 2)
 80021d4:	7dfb      	ldrb	r3, [r7, #23]
 80021d6:	2b0d      	cmp	r3, #13
 80021d8:	d002      	beq.n	80021e0 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x10c>
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	2b01      	cmp	r3, #1
 80021de:	dc02      	bgt.n	80021e6 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x112>
                  {
                     promptState = LOOKING_FOR_TERMINATOR;
 80021e0:	2302      	movs	r3, #2
 80021e2:	61fb      	str	r3, [r7, #28]
                  {
                     *response++ = c;
                     responseSize--;
                  }
               }
               break;
 80021e4:	e00a      	b.n	80021fc <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x128>
                     *response++ = c;
 80021e6:	68bb      	ldr	r3, [r7, #8]
 80021e8:	1c5a      	adds	r2, r3, #1
 80021ea:	60ba      	str	r2, [r7, #8]
 80021ec:	7dfa      	ldrb	r2, [r7, #23]
 80021ee:	701a      	strb	r2, [r3, #0]
                     responseSize--;
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	3b01      	subs	r3, #1
 80021f4:	607b      	str	r3, [r7, #4]
               break;
 80021f6:	e001      	b.n	80021fc <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x128>
               break;
 80021f8:	bf00      	nop
 80021fa:	e000      	b.n	80021fe <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x12a>
               break;
 80021fc:	bf00      	nop
            }
         }
         if (c == terminator[matchTerminatorPos])
 80021fe:	6a3b      	ldr	r3, [r7, #32]
 8002200:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002202:	4413      	add	r3, r2
 8002204:	781b      	ldrb	r3, [r3, #0]
 8002206:	7dfa      	ldrb	r2, [r7, #23]
 8002208:	429a      	cmp	r2, r3
 800220a:	d10a      	bne.n	8002222 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x14e>
         {
            ++matchTerminatorPos;
 800220c:	6a3b      	ldr	r3, [r7, #32]
 800220e:	3301      	adds	r3, #1
 8002210:	623b      	str	r3, [r7, #32]
            if (terminator[matchTerminatorPos] == '\0')
 8002212:	6a3b      	ldr	r3, [r7, #32]
 8002214:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002216:	4413      	add	r3, r2
 8002218:	781b      	ldrb	r3, [r3, #0]
 800221a:	2b00      	cmp	r3, #0
 800221c:	d1a0      	bne.n	8002160 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x8c>
               return true;
 800221e:	2301      	movs	r3, #1
 8002220:	e00a      	b.n	8002238 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x164>
         }
         else
         {
            matchTerminatorPos = c == terminator[0] ? 1 : 0;
 8002222:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002224:	781b      	ldrb	r3, [r3, #0]
 8002226:	7dfa      	ldrb	r2, [r7, #23]
 8002228:	429a      	cmp	r2, r3
 800222a:	d101      	bne.n	8002230 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x15c>
 800222c:	2301      	movs	r3, #1
 800222e:	e000      	b.n	8002232 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x15e>
 8002230:	2300      	movs	r3, #0
 8002232:	623b      	str	r3, [r7, #32]
      while (filteredavailable() > 0)
 8002234:	e794      	b.n	8002160 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x8c>
         }
      } // while (filteredavailable() > 0)
   } // timer loop
   return false;
 8002236:	2300      	movs	r3, #0
}
 8002238:	4618      	mov	r0, r3
 800223a:	3728      	adds	r7, #40	; 0x28
 800223c:	46bd      	mov	sp, r7
 800223e:	bd80      	pop	{r7, pc}
 8002240:	0800a720 	.word	0x0800a720
 8002244:	0800a598 	.word	0x0800a598

08002248 <_ZN10IridiumSBD9cancelledEv>:

bool IridiumSBD::cancelled()
{
 8002248:	b580      	push	{r7, lr}
 800224a:	b082      	sub	sp, #8
 800224c:	af00      	add	r7, sp, #0
 800224e:	6078      	str	r0, [r7, #4]
   if (this->useSerial)
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 8002256:	2b00      	cmp	r3, #0
 8002258:	d019      	beq.n	800228e <_ZN10IridiumSBD9cancelledEv+0x46>
   {
	   //For some reason when using digitalRead here it didn't work so simply replaced with HAL function
      if ((ringPin != -1) && HAL_GPIO_ReadPin(ringPin_GPIO_Port,ringPin_Pin) == LOW)
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8002260:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002264:	d008      	beq.n	8002278 <_ZN10IridiumSBD9cancelledEv+0x30>
 8002266:	2110      	movs	r1, #16
 8002268:	480e      	ldr	r0, [pc, #56]	; (80022a4 <_ZN10IridiumSBD9cancelledEv+0x5c>)
 800226a:	f001 ff95 	bl	8004198 <HAL_GPIO_ReadPin>
 800226e:	4603      	mov	r3, r0
 8002270:	2b00      	cmp	r3, #0
 8002272:	d101      	bne.n	8002278 <_ZN10IridiumSBD9cancelledEv+0x30>
 8002274:	2301      	movs	r3, #1
 8002276:	e000      	b.n	800227a <_ZN10IridiumSBD9cancelledEv+0x32>
 8002278:	2300      	movs	r3, #0
 800227a:	2b00      	cmp	r3, #0
 800227c:	d007      	beq.n	800228e <_ZN10IridiumSBD9cancelledEv+0x46>
	  {
         ringAsserted = true;
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	2201      	movs	r2, #1
 8002282:	f883 20c6 	strb.w	r2, [r3, #198]	; 0xc6
		 diagprint(F("ringPin seen!\r\n"));
 8002286:	4908      	ldr	r1, [pc, #32]	; (80022a8 <_ZN10IridiumSBD9cancelledEv+0x60>)
 8002288:	6878      	ldr	r0, [r7, #4]
 800228a:	f000 f97f 	bl	800258c <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
	  }
   }

   return !ISBDCallback();
 800228e:	f7ff fb28 	bl	80018e2 <_Z12ISBDCallbackv>
 8002292:	4603      	mov	r3, r0
 8002294:	f083 0301 	eor.w	r3, r3, #1
 8002298:	b2db      	uxtb	r3, r3
}
 800229a:	4618      	mov	r0, r3
 800229c:	3708      	adds	r7, #8
 800229e:	46bd      	mov	sp, r7
 80022a0:	bd80      	pop	{r7, pc}
 80022a2:	bf00      	nop
 80022a4:	40020800 	.word	0x40020800
 80022a8:	0800a73c 	.word	0x0800a73c

080022ac <_ZN10IridiumSBD5powerEb>:

   return rxOverflow ? ISBD_RX_OVERFLOW : ISBD_SUCCESS;
}

void IridiumSBD::power(bool on)
{
 80022ac:	b580      	push	{r7, lr}
 80022ae:	b084      	sub	sp, #16
 80022b0:	af00      	add	r7, sp, #0
 80022b2:	6078      	str	r0, [r7, #4]
 80022b4:	460b      	mov	r3, r1
 80022b6:	70fb      	strb	r3, [r7, #3]
   this->asleep = !on;
 80022b8:	78fb      	ldrb	r3, [r7, #3]
 80022ba:	f083 0301 	eor.w	r3, r3, #1
 80022be:	b2da      	uxtb	r2, r3
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	f883 20b4 	strb.w	r2, [r3, #180]	; 0xb4

   if (this->useSerial)
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 80022cc:	2b00      	cmp	r3, #0
 80022ce:	d011      	beq.n	80022f4 <_ZN10IridiumSBD5powerEb+0x48>
   {
      if (this->sleepPin == -1)
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 80022d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80022da:	d04c      	beq.n	8002376 <_ZN10IridiumSBD5powerEb+0xca>
      {
         return;
      }
      else
      {
          if (this->sleepPinConfigured == false)
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	f893 30bc 	ldrb.w	r3, [r3, #188]	; 0xbc
 80022e2:	2b00      	cmp	r3, #0
 80022e4:	d106      	bne.n	80022f4 <_ZN10IridiumSBD5powerEb+0x48>
          {
        	  //TODO
             configureSleepPin();
 80022e6:	6878      	ldr	r0, [r7, #4]
 80022e8:	f000 f84e 	bl	8002388 <_ZN10IridiumSBD17configureSleepPinEv>
             this->sleepPinConfigured = true;
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	2201      	movs	r2, #1
 80022f0:	f883 20bc 	strb.w	r2, [r3, #188]	; 0xbc
          }
      }
   }

   if (on)
 80022f4:	78fb      	ldrb	r3, [r7, #3]
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	d018      	beq.n	800232c <_ZN10IridiumSBD5powerEb+0x80>
   {
      diagprint(F("Powering on modem...\r\n"));
 80022fa:	4921      	ldr	r1, [pc, #132]	; (8002380 <_ZN10IridiumSBD5powerEb+0xd4>)
 80022fc:	6878      	ldr	r0, [r7, #4]
 80022fe:	f000 f945 	bl	800258c <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
      if (this->useSerial)
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 8002308:	2b00      	cmp	r3, #0
 800230a:	d004      	beq.n	8002316 <_ZN10IridiumSBD5powerEb+0x6a>
      {
         setSleepPin(HIGH); // HIGH = awake
 800230c:	2101      	movs	r1, #1
 800230e:	6878      	ldr	r0, [r7, #4]
 8002310:	f000 f850 	bl	80023b4 <_ZN10IridiumSBD11setSleepPinEh>
 8002314:	e003      	b.n	800231e <_ZN10IridiumSBD5powerEb+0x72>
      }
      else
      {
         enable9603(true);
 8002316:	2101      	movs	r1, #1
 8002318:	6878      	ldr	r0, [r7, #4]
 800231a:	f7ff fcbd 	bl	8001c98 <_ZN10IridiumSBD10enable9603Eb>
      }
      lastPowerOnTime = millis();
 800231e:	f001 fc63 	bl	8003be8 <HAL_GetTick>
 8002322:	4602      	mov	r2, r0
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
 800232a:	e025      	b.n	8002378 <_ZN10IridiumSBD5powerEb+0xcc>
   }
   else
   {
      // Best Practices Guide suggests waiting at least 2 seconds
      // before powering off again
      unsigned long elapsed = millis() - lastPowerOnTime;
 800232c:	f001 fc5c 	bl	8003be8 <HAL_GetTick>
 8002330:	4602      	mov	r2, r0
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
 8002338:	1ad3      	subs	r3, r2, r3
 800233a:	60fb      	str	r3, [r7, #12]
      if (elapsed < 2000UL)
 800233c:	68fb      	ldr	r3, [r7, #12]
 800233e:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8002342:	d205      	bcs.n	8002350 <_ZN10IridiumSBD5powerEb+0xa4>
         HAL_Delay(2000UL - elapsed);
 8002344:	68fb      	ldr	r3, [r7, #12]
 8002346:	f5c3 63fa 	rsb	r3, r3, #2000	; 0x7d0
 800234a:	4618      	mov	r0, r3
 800234c:	f001 fc58 	bl	8003c00 <HAL_Delay>

      diagprint(F("Powering off modem...\r\n"));
 8002350:	490c      	ldr	r1, [pc, #48]	; (8002384 <_ZN10IridiumSBD5powerEb+0xd8>)
 8002352:	6878      	ldr	r0, [r7, #4]
 8002354:	f000 f91a 	bl	800258c <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
      if (this->useSerial)
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 800235e:	2b00      	cmp	r3, #0
 8002360:	d004      	beq.n	800236c <_ZN10IridiumSBD5powerEb+0xc0>
      {
         setSleepPin(LOW); // LOW = asleep
 8002362:	2100      	movs	r1, #0
 8002364:	6878      	ldr	r0, [r7, #4]
 8002366:	f000 f825 	bl	80023b4 <_ZN10IridiumSBD11setSleepPinEh>
 800236a:	e005      	b.n	8002378 <_ZN10IridiumSBD5powerEb+0xcc>
      }
      else
      {
         enable9603(false);
 800236c:	2100      	movs	r1, #0
 800236e:	6878      	ldr	r0, [r7, #4]
 8002370:	f7ff fc92 	bl	8001c98 <_ZN10IridiumSBD10enable9603Eb>
 8002374:	e000      	b.n	8002378 <_ZN10IridiumSBD5powerEb+0xcc>
         return;
 8002376:	bf00      	nop
      }
   }
}
 8002378:	3710      	adds	r7, #16
 800237a:	46bd      	mov	sp, r7
 800237c:	bd80      	pop	{r7, pc}
 800237e:	bf00      	nop
 8002380:	0800a790 	.word	0x0800a790
 8002384:	0800a7a8 	.word	0x0800a7a8

08002388 <_ZN10IridiumSBD17configureSleepPinEv>:


void IridiumSBD::configureSleepPin()
{
 8002388:	b580      	push	{r7, lr}
 800238a:	b082      	sub	sp, #8
 800238c:	af00      	add	r7, sp, #0
 800238e:	6078      	str	r0, [r7, #4]
   //pinMode(this->sleepPin, OUTPUT); // Make the sleep pin an output TODO (doesnt work with this)
	pinMode(sleepPin, OUTPUT_PP);
 8002390:	2200      	movs	r2, #0
 8002392:	2108      	movs	r1, #8
 8002394:	4805      	ldr	r0, [pc, #20]	; (80023ac <_ZN10IridiumSBD17configureSleepPinEv+0x24>)
 8002396:	f000 fe67 	bl	8003068 <_Z10st_pinModeP12GPIO_TypeDefhi>
   diagprint(F("configureSleepPin: sleepPin configured\r\n"));
 800239a:	4905      	ldr	r1, [pc, #20]	; (80023b0 <_ZN10IridiumSBD17configureSleepPinEv+0x28>)
 800239c:	6878      	ldr	r0, [r7, #4]
 800239e:	f000 f8f5 	bl	800258c <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
}
 80023a2:	bf00      	nop
 80023a4:	3708      	adds	r7, #8
 80023a6:	46bd      	mov	sp, r7
 80023a8:	bd80      	pop	{r7, pc}
 80023aa:	bf00      	nop
 80023ac:	40020800 	.word	0x40020800
 80023b0:	0800a7c0 	.word	0x0800a7c0

080023b4 <_ZN10IridiumSBD11setSleepPinEh>:


void IridiumSBD::setSleepPin(uint8_t enable)
{
 80023b4:	b580      	push	{r7, lr}
 80023b6:	b082      	sub	sp, #8
 80023b8:	af00      	add	r7, sp, #0
 80023ba:	6078      	str	r0, [r7, #4]
 80023bc:	460b      	mov	r3, r1
 80023be:	70fb      	strb	r3, [r7, #3]
	HAL_GPIO_WritePin(sleepPin_GPIO_Port,sleepPin_Pin,GPIO_PIN_SET);
 80023c0:	2201      	movs	r2, #1
 80023c2:	2108      	movs	r1, #8
 80023c4:	480b      	ldr	r0, [pc, #44]	; (80023f4 <_ZN10IridiumSBD11setSleepPinEh+0x40>)
 80023c6:	f001 feff 	bl	80041c8 <HAL_GPIO_WritePin>
   //digitalWrite(this->sleepPin, enable); // HIGH = awake, LOW = asleep TODO
   diagprint(F("setSleepPin: sleepPin set "));
 80023ca:	490b      	ldr	r1, [pc, #44]	; (80023f8 <_ZN10IridiumSBD11setSleepPinEh+0x44>)
 80023cc:	6878      	ldr	r0, [r7, #4]
 80023ce:	f000 f8dd 	bl	800258c <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
   if (enable == HIGH)
 80023d2:	78fb      	ldrb	r3, [r7, #3]
 80023d4:	2b01      	cmp	r3, #1
 80023d6:	d104      	bne.n	80023e2 <_ZN10IridiumSBD11setSleepPinEh+0x2e>
      diagprint(F("HIGH\r\n"));
 80023d8:	4908      	ldr	r1, [pc, #32]	; (80023fc <_ZN10IridiumSBD11setSleepPinEh+0x48>)
 80023da:	6878      	ldr	r0, [r7, #4]
 80023dc:	f000 f8d6 	bl	800258c <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
   else
      diagprint(F("LOW\r\n"));
}
 80023e0:	e003      	b.n	80023ea <_ZN10IridiumSBD11setSleepPinEh+0x36>
      diagprint(F("LOW\r\n"));
 80023e2:	4907      	ldr	r1, [pc, #28]	; (8002400 <_ZN10IridiumSBD11setSleepPinEh+0x4c>)
 80023e4:	6878      	ldr	r0, [r7, #4]
 80023e6:	f000 f8d1 	bl	800258c <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
}
 80023ea:	bf00      	nop
 80023ec:	3708      	adds	r7, #8
 80023ee:	46bd      	mov	sp, r7
 80023f0:	bd80      	pop	{r7, pc}
 80023f2:	bf00      	nop
 80023f4:	40020800 	.word	0x40020800
 80023f8:	0800a7ec 	.word	0x0800a7ec
 80023fc:	0800a808 	.word	0x0800a808
 8002400:	0800a810 	.word	0x0800a810

08002404 <_ZN10IridiumSBD15beginSerialPortEv>:

void IridiumSBD::beginSerialPort()
{
 8002404:	b580      	push	{r7, lr}
 8002406:	b082      	sub	sp, #8
 8002408:	af00      	add	r7, sp, #0
 800240a:	6078      	str	r0, [r7, #4]
   diagprint(F("IridiumSBD::beginSerialPort\r\n"));
 800240c:	4903      	ldr	r1, [pc, #12]	; (800241c <_ZN10IridiumSBD15beginSerialPortEv+0x18>)
 800240e:	6878      	ldr	r0, [r7, #4]
 8002410:	f000 f8bc 	bl	800258c <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
}
 8002414:	bf00      	nop
 8002416:	3708      	adds	r7, #8
 8002418:	46bd      	mov	sp, r7
 800241a:	bd80      	pop	{r7, pc}
 800241c:	0800a818 	.word	0x0800a818

08002420 <_ZN10IridiumSBD13endSerialPortEv>:

void IridiumSBD::endSerialPort()
{
 8002420:	b580      	push	{r7, lr}
 8002422:	b082      	sub	sp, #8
 8002424:	af00      	add	r7, sp, #0
 8002426:	6078      	str	r0, [r7, #4]
   diagprint(F("IridiumSBD::endSerialPort\r\n"));
 8002428:	4903      	ldr	r1, [pc, #12]	; (8002438 <_ZN10IridiumSBD13endSerialPortEv+0x18>)
 800242a:	6878      	ldr	r0, [r7, #4]
 800242c:	f000 f8ae 	bl	800258c <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
}
 8002430:	bf00      	nop
 8002432:	3708      	adds	r7, #8
 8002434:	46bd      	mov	sp, r7
 8002436:	bd80      	pop	{r7, pc}
 8002438:	0800a838 	.word	0x0800a838

0800243c <_ZN10IridiumSBD4sendEPK19__FlashStringHelperbb>:

void IridiumSBD::send(FlashString str, bool beginLine, bool endLine)
{
 800243c:	b580      	push	{r7, lr}
 800243e:	b084      	sub	sp, #16
 8002440:	af00      	add	r7, sp, #0
 8002442:	60f8      	str	r0, [r7, #12]
 8002444:	60b9      	str	r1, [r7, #8]
 8002446:	4611      	mov	r1, r2
 8002448:	461a      	mov	r2, r3
 800244a:	460b      	mov	r3, r1
 800244c:	71fb      	strb	r3, [r7, #7]
 800244e:	4613      	mov	r3, r2
 8002450:	71bb      	strb	r3, [r7, #6]
   if (beginLine)
 8002452:	79fb      	ldrb	r3, [r7, #7]
 8002454:	2b00      	cmp	r3, #0
 8002456:	d003      	beq.n	8002460 <_ZN10IridiumSBD4sendEPK19__FlashStringHelperbb+0x24>
      consoleprint(F(">> "));
 8002458:	4922      	ldr	r1, [pc, #136]	; (80024e4 <_ZN10IridiumSBD4sendEPK19__FlashStringHelperbb+0xa8>)
 800245a:	68f8      	ldr	r0, [r7, #12]
 800245c:	f000 f8de 	bl	800261c <_ZN10IridiumSBD12consoleprintEPK19__FlashStringHelper>
   consoleprint(str);
 8002460:	68b9      	ldr	r1, [r7, #8]
 8002462:	68f8      	ldr	r0, [r7, #12]
 8002464:	f000 f8da 	bl	800261c <_ZN10IridiumSBD12consoleprintEPK19__FlashStringHelper>
   if (endLine)
 8002468:	79bb      	ldrb	r3, [r7, #6]
 800246a:	2b00      	cmp	r3, #0
 800246c:	d003      	beq.n	8002476 <_ZN10IridiumSBD4sendEPK19__FlashStringHelperbb+0x3a>
      consoleprint(F("\r\n"));
 800246e:	491e      	ldr	r1, [pc, #120]	; (80024e8 <_ZN10IridiumSBD4sendEPK19__FlashStringHelperbb+0xac>)
 8002470:	68f8      	ldr	r0, [r7, #12]
 8002472:	f000 f8d3 	bl	800261c <_ZN10IridiumSBD12consoleprintEPK19__FlashStringHelper>
   if (this->useSerial)
 8002476:	68fb      	ldr	r3, [r7, #12]
 8002478:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 800247c:	2b00      	cmp	r3, #0
 800247e:	d006      	beq.n	800248e <_ZN10IridiumSBD4sendEPK19__FlashStringHelperbb+0x52>
   {
      stream->print(str);
 8002480:	68fb      	ldr	r3, [r7, #12]
 8002482:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002484:	68b9      	ldr	r1, [r7, #8]
 8002486:	4618      	mov	r0, r3
 8002488:	f000 fe61 	bl	800314e <_ZN5Print5printEPK19__FlashStringHelper>
      wireport->write(DATA_REG); // Point to the 'serial register'
      wireport->print(str);
      if (wireport->endTransmission() != 0) //Release bus
         diagprint(F("I2C write was not successful!\r\n"));
   }
}
 800248c:	e025      	b.n	80024da <_ZN10IridiumSBD4sendEPK19__FlashStringHelperbb+0x9e>
      wireport->beginTransmission((uint8_t)deviceaddress);
 800248e:	68fb      	ldr	r3, [r7, #12]
 8002490:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8002492:	68fb      	ldr	r3, [r7, #12]
 8002494:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 8002498:	4619      	mov	r1, r3
 800249a:	4610      	mov	r0, r2
 800249c:	f000 ff24 	bl	80032e8 <_ZN7TwoWire17beginTransmissionEh>
      wireport->write(DATA_REG); // Point to the 'serial register'
 80024a0:	68fb      	ldr	r3, [r7, #12]
 80024a2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80024a4:	21ff      	movs	r1, #255	; 0xff
 80024a6:	4618      	mov	r0, r3
 80024a8:	f7ff fa09 	bl	80018be <_ZN7TwoWire5writeEi>
      wireport->print(str);
 80024ac:	68fb      	ldr	r3, [r7, #12]
 80024ae:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80024b0:	68b9      	ldr	r1, [r7, #8]
 80024b2:	4618      	mov	r0, r3
 80024b4:	f000 fe4b 	bl	800314e <_ZN5Print5printEPK19__FlashStringHelper>
      if (wireport->endTransmission() != 0) //Release bus
 80024b8:	68fb      	ldr	r3, [r7, #12]
 80024ba:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80024bc:	4618      	mov	r0, r3
 80024be:	f000 ff5d 	bl	800337c <_ZN7TwoWire15endTransmissionEv>
 80024c2:	4603      	mov	r3, r0
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	bf14      	ite	ne
 80024c8:	2301      	movne	r3, #1
 80024ca:	2300      	moveq	r3, #0
 80024cc:	b2db      	uxtb	r3, r3
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d003      	beq.n	80024da <_ZN10IridiumSBD4sendEPK19__FlashStringHelperbb+0x9e>
         diagprint(F("I2C write was not successful!\r\n"));
 80024d2:	4906      	ldr	r1, [pc, #24]	; (80024ec <_ZN10IridiumSBD4sendEPK19__FlashStringHelperbb+0xb0>)
 80024d4:	68f8      	ldr	r0, [r7, #12]
 80024d6:	f000 f859 	bl	800258c <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
}
 80024da:	bf00      	nop
 80024dc:	3710      	adds	r7, #16
 80024de:	46bd      	mov	sp, r7
 80024e0:	bd80      	pop	{r7, pc}
 80024e2:	bf00      	nop
 80024e4:	0800a854 	.word	0x0800a854
 80024e8:	0800a598 	.word	0x0800a598
 80024ec:	0800a618 	.word	0x0800a618

080024f0 <_ZN10IridiumSBD4sendEPKc>:

void IridiumSBD::send(const char *str)
{
 80024f0:	b580      	push	{r7, lr}
 80024f2:	b082      	sub	sp, #8
 80024f4:	af00      	add	r7, sp, #0
 80024f6:	6078      	str	r0, [r7, #4]
 80024f8:	6039      	str	r1, [r7, #0]
   consoleprint(F(">> "));
 80024fa:	4921      	ldr	r1, [pc, #132]	; (8002580 <_ZN10IridiumSBD4sendEPKc+0x90>)
 80024fc:	6878      	ldr	r0, [r7, #4]
 80024fe:	f000 f88d 	bl	800261c <_ZN10IridiumSBD12consoleprintEPK19__FlashStringHelper>
   consoleprint(str);
 8002502:	6839      	ldr	r1, [r7, #0]
 8002504:	6878      	ldr	r0, [r7, #4]
 8002506:	f000 f8af 	bl	8002668 <_ZN10IridiumSBD12consoleprintEPKc>
   consoleprint(F("\r\n"));
 800250a:	491e      	ldr	r1, [pc, #120]	; (8002584 <_ZN10IridiumSBD4sendEPKc+0x94>)
 800250c:	6878      	ldr	r0, [r7, #4]
 800250e:	f000 f885 	bl	800261c <_ZN10IridiumSBD12consoleprintEPK19__FlashStringHelper>
   if (this->useSerial)
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 8002518:	2b00      	cmp	r3, #0
 800251a:	d006      	beq.n	800252a <_ZN10IridiumSBD4sendEPKc+0x3a>
   {
      stream->print(str);
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002520:	6839      	ldr	r1, [r7, #0]
 8002522:	4618      	mov	r0, r3
 8002524:	f000 fe21 	bl	800316a <_ZN5Print5printEPKc>
      wireport->write(DATA_REG); // Point to the 'serial register'
      wireport->print(str);
      if (wireport->endTransmission() != 0) //Release bus
         diagprint(F("I2C write was not successful!\r\n"));
   }
}
 8002528:	e025      	b.n	8002576 <_ZN10IridiumSBD4sendEPKc+0x86>
      wireport->beginTransmission((uint8_t)deviceaddress);
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 8002534:	4619      	mov	r1, r3
 8002536:	4610      	mov	r0, r2
 8002538:	f000 fed6 	bl	80032e8 <_ZN7TwoWire17beginTransmissionEh>
      wireport->write(DATA_REG); // Point to the 'serial register'
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002540:	21ff      	movs	r1, #255	; 0xff
 8002542:	4618      	mov	r0, r3
 8002544:	f7ff f9bb 	bl	80018be <_ZN7TwoWire5writeEi>
      wireport->print(str);
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800254c:	6839      	ldr	r1, [r7, #0]
 800254e:	4618      	mov	r0, r3
 8002550:	f000 fe0b 	bl	800316a <_ZN5Print5printEPKc>
      if (wireport->endTransmission() != 0) //Release bus
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002558:	4618      	mov	r0, r3
 800255a:	f000 ff0f 	bl	800337c <_ZN7TwoWire15endTransmissionEv>
 800255e:	4603      	mov	r3, r0
 8002560:	2b00      	cmp	r3, #0
 8002562:	bf14      	ite	ne
 8002564:	2301      	movne	r3, #1
 8002566:	2300      	moveq	r3, #0
 8002568:	b2db      	uxtb	r3, r3
 800256a:	2b00      	cmp	r3, #0
 800256c:	d003      	beq.n	8002576 <_ZN10IridiumSBD4sendEPKc+0x86>
         diagprint(F("I2C write was not successful!\r\n"));
 800256e:	4906      	ldr	r1, [pc, #24]	; (8002588 <_ZN10IridiumSBD4sendEPKc+0x98>)
 8002570:	6878      	ldr	r0, [r7, #4]
 8002572:	f000 f80b 	bl	800258c <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
}
 8002576:	bf00      	nop
 8002578:	3708      	adds	r7, #8
 800257a:	46bd      	mov	sp, r7
 800257c:	bd80      	pop	{r7, pc}
 800257e:	bf00      	nop
 8002580:	0800a854 	.word	0x0800a854
 8002584:	0800a598 	.word	0x0800a598
 8002588:	0800a618 	.word	0x0800a618

0800258c <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>:
         diagprint(F("I2C write was not successful!\r\n"));
   }
}

void IridiumSBD::diagprint(FlashString str)
{
 800258c:	b590      	push	{r4, r7, lr}
 800258e:	b085      	sub	sp, #20
 8002590:	af00      	add	r7, sp, #0
 8002592:	6078      	str	r0, [r7, #4]
 8002594:	6039      	str	r1, [r7, #0]
   PGM_P p = reinterpret_cast<PGM_P>(str);
 8002596:	683b      	ldr	r3, [r7, #0]
 8002598:	60fb      	str	r3, [r7, #12]
   while (1)
   {
      char c = pgm_read_byte(p++);
 800259a:	68fb      	ldr	r3, [r7, #12]
 800259c:	1c5a      	adds	r2, r3, #1
 800259e:	60fa      	str	r2, [r7, #12]
 80025a0:	781b      	ldrb	r3, [r3, #0]
 80025a2:	72fb      	strb	r3, [r7, #11]
      if (c == 0) break;
 80025a4:	7afb      	ldrb	r3, [r7, #11]
 80025a6:	2b00      	cmp	r3, #0
 80025a8:	d005      	beq.n	80025b6 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper+0x2a>
      ISBDDiagsCallback(this, c);
 80025aa:	7afb      	ldrb	r3, [r7, #11]
 80025ac:	4619      	mov	r1, r3
 80025ae:	6878      	ldr	r0, [r7, #4]
 80025b0:	f7ff f9ab 	bl	800190a <_Z17ISBDDiagsCallbackP10IridiumSBDc>
   }
 80025b4:	e7f1      	b.n	800259a <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper+0xe>
      if (c == 0) break;
 80025b6:	bf00      	nop
   /*
    * TODO diagprint should now print to serial
    */
   HAL_UART_Transmit(&(this->uart),(uint8_t*) str, strlen((char*) str), HAL_MAX_DELAY);
 80025b8:	687c      	ldr	r4, [r7, #4]
 80025ba:	6838      	ldr	r0, [r7, #0]
 80025bc:	f7fd fe32 	bl	8000224 <strlen>
 80025c0:	4603      	mov	r3, r0
 80025c2:	b29a      	uxth	r2, r3
 80025c4:	f04f 33ff 	mov.w	r3, #4294967295
 80025c8:	6839      	ldr	r1, [r7, #0]
 80025ca:	4620      	mov	r0, r4
 80025cc:	f003 f827 	bl	800561e <HAL_UART_Transmit>
}
 80025d0:	bf00      	nop
 80025d2:	3714      	adds	r7, #20
 80025d4:	46bd      	mov	sp, r7
 80025d6:	bd90      	pop	{r4, r7, pc}

080025d8 <_ZN10IridiumSBD9diagprintEPKc>:

void IridiumSBD::diagprint(const char *str)
{
 80025d8:	b590      	push	{r4, r7, lr}
 80025da:	b083      	sub	sp, #12
 80025dc:	af00      	add	r7, sp, #0
 80025de:	6078      	str	r0, [r7, #4]
 80025e0:	6039      	str	r1, [r7, #0]
   while (*str)
 80025e2:	683b      	ldr	r3, [r7, #0]
 80025e4:	781b      	ldrb	r3, [r3, #0]
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d008      	beq.n	80025fc <_ZN10IridiumSBD9diagprintEPKc+0x24>
      ISBDDiagsCallback(this, *str++);
 80025ea:	683b      	ldr	r3, [r7, #0]
 80025ec:	1c5a      	adds	r2, r3, #1
 80025ee:	603a      	str	r2, [r7, #0]
 80025f0:	781b      	ldrb	r3, [r3, #0]
 80025f2:	4619      	mov	r1, r3
 80025f4:	6878      	ldr	r0, [r7, #4]
 80025f6:	f7ff f988 	bl	800190a <_Z17ISBDDiagsCallbackP10IridiumSBDc>
   while (*str)
 80025fa:	e7f2      	b.n	80025e2 <_ZN10IridiumSBD9diagprintEPKc+0xa>
   /*
    * TODO diagprint should now print to serial
    */
   HAL_UART_Transmit(&(this->uart),(uint8_t*) str, strlen((char*) str), HAL_MAX_DELAY);
 80025fc:	687c      	ldr	r4, [r7, #4]
 80025fe:	6838      	ldr	r0, [r7, #0]
 8002600:	f7fd fe10 	bl	8000224 <strlen>
 8002604:	4603      	mov	r3, r0
 8002606:	b29a      	uxth	r2, r3
 8002608:	f04f 33ff 	mov.w	r3, #4294967295
 800260c:	6839      	ldr	r1, [r7, #0]
 800260e:	4620      	mov	r0, r4
 8002610:	f003 f805 	bl	800561e <HAL_UART_Transmit>
}
 8002614:	bf00      	nop
 8002616:	370c      	adds	r7, #12
 8002618:	46bd      	mov	sp, r7
 800261a:	bd90      	pop	{r4, r7, pc}

0800261c <_ZN10IridiumSBD12consoleprintEPK19__FlashStringHelper>:
   sprintf(str, "%u", n);
   diagprint(str);
}

void IridiumSBD::consoleprint(FlashString str)
{
 800261c:	b590      	push	{r4, r7, lr}
 800261e:	b085      	sub	sp, #20
 8002620:	af00      	add	r7, sp, #0
 8002622:	6078      	str	r0, [r7, #4]
 8002624:	6039      	str	r1, [r7, #0]
   PGM_P p = reinterpret_cast<PGM_P>(str);
 8002626:	683b      	ldr	r3, [r7, #0]
 8002628:	60fb      	str	r3, [r7, #12]
   while (1)
   {
      char c = pgm_read_byte(p++);
 800262a:	68fb      	ldr	r3, [r7, #12]
 800262c:	1c5a      	adds	r2, r3, #1
 800262e:	60fa      	str	r2, [r7, #12]
 8002630:	781b      	ldrb	r3, [r3, #0]
 8002632:	72fb      	strb	r3, [r7, #11]
      if (c == 0) break;
 8002634:	7afb      	ldrb	r3, [r7, #11]
 8002636:	2b00      	cmp	r3, #0
 8002638:	d005      	beq.n	8002646 <_ZN10IridiumSBD12consoleprintEPK19__FlashStringHelper+0x2a>
      ISBDConsoleCallback(this, c);
 800263a:	7afb      	ldrb	r3, [r7, #11]
 800263c:	4619      	mov	r1, r3
 800263e:	6878      	ldr	r0, [r7, #4]
 8002640:	f7ff f957 	bl	80018f2 <_Z19ISBDConsoleCallbackP10IridiumSBDc>
   }
 8002644:	e7f1      	b.n	800262a <_ZN10IridiumSBD12consoleprintEPK19__FlashStringHelper+0xe>
      if (c == 0) break;
 8002646:	bf00      	nop
   /*
    * TODO consoleprint should now print to serial
    */
    HAL_UART_Transmit(&(this->uart),(uint8_t*) str, strlen((char*) str), HAL_MAX_DELAY);
 8002648:	687c      	ldr	r4, [r7, #4]
 800264a:	6838      	ldr	r0, [r7, #0]
 800264c:	f7fd fdea 	bl	8000224 <strlen>
 8002650:	4603      	mov	r3, r0
 8002652:	b29a      	uxth	r2, r3
 8002654:	f04f 33ff 	mov.w	r3, #4294967295
 8002658:	6839      	ldr	r1, [r7, #0]
 800265a:	4620      	mov	r0, r4
 800265c:	f002 ffdf 	bl	800561e <HAL_UART_Transmit>
}
 8002660:	bf00      	nop
 8002662:	3714      	adds	r7, #20
 8002664:	46bd      	mov	sp, r7
 8002666:	bd90      	pop	{r4, r7, pc}

08002668 <_ZN10IridiumSBD12consoleprintEPKc>:

void IridiumSBD::consoleprint(const char *str)
{
 8002668:	b590      	push	{r4, r7, lr}
 800266a:	b083      	sub	sp, #12
 800266c:	af00      	add	r7, sp, #0
 800266e:	6078      	str	r0, [r7, #4]
 8002670:	6039      	str	r1, [r7, #0]
   while (*str)
 8002672:	683b      	ldr	r3, [r7, #0]
 8002674:	781b      	ldrb	r3, [r3, #0]
 8002676:	2b00      	cmp	r3, #0
 8002678:	d008      	beq.n	800268c <_ZN10IridiumSBD12consoleprintEPKc+0x24>
      ISBDConsoleCallback(this, *str++);
 800267a:	683b      	ldr	r3, [r7, #0]
 800267c:	1c5a      	adds	r2, r3, #1
 800267e:	603a      	str	r2, [r7, #0]
 8002680:	781b      	ldrb	r3, [r3, #0]
 8002682:	4619      	mov	r1, r3
 8002684:	6878      	ldr	r0, [r7, #4]
 8002686:	f7ff f934 	bl	80018f2 <_Z19ISBDConsoleCallbackP10IridiumSBDc>
   while (*str)
 800268a:	e7f2      	b.n	8002672 <_ZN10IridiumSBD12consoleprintEPKc+0xa>
   /*
    * TODO consoleprint should now print to serial
    */
    HAL_UART_Transmit(&(this->uart),(uint8_t*) str, strlen((char*) str), HAL_MAX_DELAY);
 800268c:	687c      	ldr	r4, [r7, #4]
 800268e:	6838      	ldr	r0, [r7, #0]
 8002690:	f7fd fdc8 	bl	8000224 <strlen>
 8002694:	4603      	mov	r3, r0
 8002696:	b29a      	uxth	r2, r3
 8002698:	f04f 33ff 	mov.w	r3, #4294967295
 800269c:	6839      	ldr	r1, [r7, #0]
 800269e:	4620      	mov	r0, r4
 80026a0:	f002 ffbd 	bl	800561e <HAL_UART_Transmit>
}
 80026a4:	bf00      	nop
 80026a6:	370c      	adds	r7, #12
 80026a8:	46bd      	mov	sp, r7
 80026aa:	bd90      	pop	{r4, r7, pc}

080026ac <_ZN10IridiumSBD12consoleprintEc>:
   sprintf(str, "%u", n);
   consoleprint(str);
}

void IridiumSBD::consoleprint(char c)
{
 80026ac:	b580      	push	{r7, lr}
 80026ae:	b082      	sub	sp, #8
 80026b0:	af00      	add	r7, sp, #0
 80026b2:	6078      	str	r0, [r7, #4]
 80026b4:	460b      	mov	r3, r1
 80026b6:	70fb      	strb	r3, [r7, #3]
   ISBDConsoleCallback(this, c);
 80026b8:	78fb      	ldrb	r3, [r7, #3]
 80026ba:	4619      	mov	r1, r3
 80026bc:	6878      	ldr	r0, [r7, #4]
 80026be:	f7ff f918 	bl	80018f2 <_Z19ISBDConsoleCallbackP10IridiumSBDc>
   /*
    * TODO consoleprint should now print to serial
    */
    HAL_UART_Transmit(&(this->uart),(uint8_t*) c, sizeof(char), HAL_MAX_DELAY);
 80026c2:	6878      	ldr	r0, [r7, #4]
 80026c4:	78fb      	ldrb	r3, [r7, #3]
 80026c6:	4619      	mov	r1, r3
 80026c8:	f04f 33ff 	mov.w	r3, #4294967295
 80026cc:	2201      	movs	r2, #1
 80026ce:	f002 ffa6 	bl	800561e <HAL_UART_Transmit>
}
 80026d2:	bf00      	nop
 80026d4:	3708      	adds	r7, #8
 80026d6:	46bd      	mov	sp, r7
 80026d8:	bd80      	pop	{r7, pc}
	...

080026dc <_ZN10IridiumSBD11SBDRINGSeenEv>:

void IridiumSBD::SBDRINGSeen()
{
 80026dc:	b580      	push	{r7, lr}
 80026de:	b082      	sub	sp, #8
 80026e0:	af00      	add	r7, sp, #0
 80026e2:	6078      	str	r0, [r7, #4]
   ringAsserted = true;
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	2201      	movs	r2, #1
 80026e8:	f883 20c6 	strb.w	r2, [r3, #198]	; 0xc6
   diagprint(F("SBDRING alert seen!\r\n"));
 80026ec:	4903      	ldr	r1, [pc, #12]	; (80026fc <_ZN10IridiumSBD11SBDRINGSeenEv+0x20>)
 80026ee:	6878      	ldr	r0, [r7, #4]
 80026f0:	f7ff ff4c 	bl	800258c <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
}
 80026f4:	bf00      	nop
 80026f6:	3708      	adds	r7, #8
 80026f8:	46bd      	mov	sp, r7
 80026fa:	bd80      	pop	{r7, pc}
 80026fc:	0800a85c 	.word	0x0800a85c

08002700 <_ZN10IridiumSBD13filterSBDRINGEv>:
// Read characters until we find one that doesn't match SBDRING
// If nextChar is -1 it means we are still entertaining a possible
// match with SBDRING\r\n.  Once we find a mismatch, stuff it into
// nextChar.
void IridiumSBD::filterSBDRING()
{
 8002700:	b580      	push	{r7, lr}
 8002702:	b084      	sub	sp, #16
 8002704:	af00      	add	r7, sp, #0
 8002706:	6078      	str	r0, [r7, #4]
   if(!this->useSerial) check9603data(); // Check for new 9603 serial data
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 800270e:	f083 0301 	eor.w	r3, r3, #1
 8002712:	b2db      	uxtb	r3, r3
 8002714:	2b00      	cmp	r3, #0
 8002716:	d002      	beq.n	800271e <_ZN10IridiumSBD13filterSBDRINGEv+0x1e>
 8002718:	6878      	ldr	r0, [r7, #4]
 800271a:	f000 f949 	bl	80029b0 <_ZN10IridiumSBD13check9603dataEv>
   while (((this->useSerial && (stream->available() > 0)) || ((!this->useSerial) && (i2cSerAvailable() > 0))) && nextChar == -1)
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 8002724:	2b00      	cmp	r3, #0
 8002726:	d00b      	beq.n	8002740 <_ZN10IridiumSBD13filterSBDRINGEv+0x40>
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	3308      	adds	r3, #8
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	4610      	mov	r0, r2
 8002738:	4798      	blx	r3
 800273a:	4603      	mov	r3, r0
 800273c:	2b00      	cmp	r3, #0
 800273e:	dc0d      	bgt.n	800275c <_ZN10IridiumSBD13filterSBDRINGEv+0x5c>
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 8002746:	f083 0301 	eor.w	r3, r3, #1
 800274a:	b2db      	uxtb	r3, r3
 800274c:	2b00      	cmp	r3, #0
 800274e:	d00d      	beq.n	800276c <_ZN10IridiumSBD13filterSBDRINGEv+0x6c>
 8002750:	6878      	ldr	r0, [r7, #4]
 8002752:	f000 fa67 	bl	8002c24 <_ZN10IridiumSBD15i2cSerAvailableEv>
 8002756:	4603      	mov	r3, r0
 8002758:	2b00      	cmp	r3, #0
 800275a:	dd07      	ble.n	800276c <_ZN10IridiumSBD13filterSBDRINGEv+0x6c>
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
 8002762:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002766:	d101      	bne.n	800276c <_ZN10IridiumSBD13filterSBDRINGEv+0x6c>
 8002768:	2301      	movs	r3, #1
 800276a:	e000      	b.n	800276e <_ZN10IridiumSBD13filterSBDRINGEv+0x6e>
 800276c:	2300      	movs	r3, #0
 800276e:	2b00      	cmp	r3, #0
 8002770:	f000 80b6 	beq.w	80028e0 <_ZN10IridiumSBD13filterSBDRINGEv+0x1e0>
   {
      char c;
      if (this->useSerial)
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 800277a:	2b00      	cmp	r3, #0
 800277c:	d00b      	beq.n	8002796 <_ZN10IridiumSBD13filterSBDRINGEv+0x96>
      {
         c = stream->read();
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	330c      	adds	r3, #12
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	4610      	mov	r0, r2
 800278e:	4798      	blx	r3
 8002790:	4603      	mov	r3, r0
 8002792:	73fb      	strb	r3, [r7, #15]
 8002794:	e004      	b.n	80027a0 <_ZN10IridiumSBD13filterSBDRINGEv+0xa0>
      }
      else
      {
         c = i2cSerRead();
 8002796:	6878      	ldr	r0, [r7, #4]
 8002798:	f000 fa5e 	bl	8002c58 <_ZN10IridiumSBD10i2cSerReadEv>
 800279c:	4603      	mov	r3, r0
 800279e:	73fb      	strb	r3, [r7, #15]
      }
      consoleprint(c);
 80027a0:	7bfb      	ldrb	r3, [r7, #15]
 80027a2:	4619      	mov	r1, r3
 80027a4:	6878      	ldr	r0, [r7, #4]
 80027a6:	f7ff ff81 	bl	80026ac <_ZN10IridiumSBD12consoleprintEc>
      if (*head != 0 && c == *head)
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	f8d3 30cc 	ldr.w	r3, [r3, #204]	; 0xcc
 80027b0:	781b      	ldrb	r3, [r3, #0]
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	f000 808d 	beq.w	80028d2 <_ZN10IridiumSBD13filterSBDRINGEv+0x1d2>
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	f8d3 30cc 	ldr.w	r3, [r3, #204]	; 0xcc
 80027be:	781b      	ldrb	r3, [r3, #0]
 80027c0:	7bfa      	ldrb	r2, [r7, #15]
 80027c2:	429a      	cmp	r2, r3
 80027c4:	f040 8085 	bne.w	80028d2 <_ZN10IridiumSBD13filterSBDRINGEv+0x1d2>
      {
         ++head;
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	f8d3 30cc 	ldr.w	r3, [r3, #204]	; 0xcc
 80027ce:	1c5a      	adds	r2, r3, #1
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	f8c3 20cc 	str.w	r2, [r3, #204]	; 0xcc
         if (*head == 0)
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	f8d3 30cc 	ldr.w	r3, [r3, #204]	; 0xcc
 80027dc:	781b      	ldrb	r3, [r3, #0]
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d10d      	bne.n	80027fe <_ZN10IridiumSBD13filterSBDRINGEv+0xfe>
         {
            SBDRINGSeen();
 80027e2:	6878      	ldr	r0, [r7, #4]
 80027e4:	f7ff ff7a 	bl	80026dc <_ZN10IridiumSBD11SBDRINGSeenEv>
            head = tail = SBDRING;
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	4a3f      	ldr	r2, [pc, #252]	; (80028e8 <_ZN10IridiumSBD13filterSBDRINGEv+0x1e8>)
 80027ec:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	f8d3 20d0 	ldr.w	r2, [r3, #208]	; 0xd0
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	f8c3 20cc 	str.w	r2, [r3, #204]	; 0xcc
            if ((this->useSerial && (stream->available() == 0)) || ((!this->useSerial) && (i2cSerAvailable() == 0))) // pop the character back into nextChar
            {
               --head;
               nextChar = c;
            }
         }
 80027fc:	e06e      	b.n	80028dc <_ZN10IridiumSBD13filterSBDRINGEv+0x1dc>
            for (unsigned long start = millis(); ((this->useSerial && (stream->available() == 0)) || ((!this->useSerial) && (i2cSerAvailable() == 0))) && millis() - start < FILTERTIMEOUT; );
 80027fe:	f001 f9f3 	bl	8003be8 <HAL_GetTick>
 8002802:	60b8      	str	r0, [r7, #8]
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 800280a:	2b00      	cmp	r3, #0
 800280c:	d00b      	beq.n	8002826 <_ZN10IridiumSBD13filterSBDRINGEv+0x126>
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	3308      	adds	r3, #8
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	4610      	mov	r0, r2
 800281e:	4798      	blx	r3
 8002820:	4603      	mov	r3, r0
 8002822:	2b00      	cmp	r3, #0
 8002824:	d00d      	beq.n	8002842 <_ZN10IridiumSBD13filterSBDRINGEv+0x142>
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 800282c:	f083 0301 	eor.w	r3, r3, #1
 8002830:	b2db      	uxtb	r3, r3
 8002832:	2b00      	cmp	r3, #0
 8002834:	d00e      	beq.n	8002854 <_ZN10IridiumSBD13filterSBDRINGEv+0x154>
 8002836:	6878      	ldr	r0, [r7, #4]
 8002838:	f000 f9f4 	bl	8002c24 <_ZN10IridiumSBD15i2cSerAvailableEv>
 800283c:	4603      	mov	r3, r0
 800283e:	2b00      	cmp	r3, #0
 8002840:	d108      	bne.n	8002854 <_ZN10IridiumSBD13filterSBDRINGEv+0x154>
 8002842:	f001 f9d1 	bl	8003be8 <HAL_GetTick>
 8002846:	4602      	mov	r2, r0
 8002848:	68bb      	ldr	r3, [r7, #8]
 800284a:	1ad3      	subs	r3, r2, r3
 800284c:	2b09      	cmp	r3, #9
 800284e:	d801      	bhi.n	8002854 <_ZN10IridiumSBD13filterSBDRINGEv+0x154>
 8002850:	2301      	movs	r3, #1
 8002852:	e000      	b.n	8002856 <_ZN10IridiumSBD13filterSBDRINGEv+0x156>
 8002854:	2300      	movs	r3, #0
 8002856:	2b00      	cmp	r3, #0
 8002858:	d000      	beq.n	800285c <_ZN10IridiumSBD13filterSBDRINGEv+0x15c>
 800285a:	e7d3      	b.n	8002804 <_ZN10IridiumSBD13filterSBDRINGEv+0x104>
            if(!this->useSerial) check9603data(); // Check for new 9603 serial data
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 8002862:	f083 0301 	eor.w	r3, r3, #1
 8002866:	b2db      	uxtb	r3, r3
 8002868:	2b00      	cmp	r3, #0
 800286a:	d002      	beq.n	8002872 <_ZN10IridiumSBD13filterSBDRINGEv+0x172>
 800286c:	6878      	ldr	r0, [r7, #4]
 800286e:	f000 f89f 	bl	80029b0 <_ZN10IridiumSBD13check9603dataEv>
            if ((this->useSerial && (stream->available() == 0)) || ((!this->useSerial) && (i2cSerAvailable() == 0))) // pop the character back into nextChar
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 8002878:	2b00      	cmp	r3, #0
 800287a:	d00b      	beq.n	8002894 <_ZN10IridiumSBD13filterSBDRINGEv+0x194>
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	3308      	adds	r3, #8
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	4610      	mov	r0, r2
 800288c:	4798      	blx	r3
 800288e:	4603      	mov	r3, r0
 8002890:	2b00      	cmp	r3, #0
 8002892:	d00d      	beq.n	80028b0 <_ZN10IridiumSBD13filterSBDRINGEv+0x1b0>
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 800289a:	f083 0301 	eor.w	r3, r3, #1
 800289e:	b2db      	uxtb	r3, r3
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	d007      	beq.n	80028b4 <_ZN10IridiumSBD13filterSBDRINGEv+0x1b4>
 80028a4:	6878      	ldr	r0, [r7, #4]
 80028a6:	f000 f9bd 	bl	8002c24 <_ZN10IridiumSBD15i2cSerAvailableEv>
 80028aa:	4603      	mov	r3, r0
 80028ac:	2b00      	cmp	r3, #0
 80028ae:	d101      	bne.n	80028b4 <_ZN10IridiumSBD13filterSBDRINGEv+0x1b4>
 80028b0:	2301      	movs	r3, #1
 80028b2:	e000      	b.n	80028b6 <_ZN10IridiumSBD13filterSBDRINGEv+0x1b6>
 80028b4:	2300      	movs	r3, #0
 80028b6:	2b00      	cmp	r3, #0
 80028b8:	d010      	beq.n	80028dc <_ZN10IridiumSBD13filterSBDRINGEv+0x1dc>
               --head;
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	f8d3 30cc 	ldr.w	r3, [r3, #204]	; 0xcc
 80028c0:	1e5a      	subs	r2, r3, #1
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	f8c3 20cc 	str.w	r2, [r3, #204]	; 0xcc
               nextChar = c;
 80028c8:	7bfa      	ldrb	r2, [r7, #15]
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
         }
 80028d0:	e004      	b.n	80028dc <_ZN10IridiumSBD13filterSBDRINGEv+0x1dc>
      }
      else
      {
         nextChar = c;
 80028d2:	7bfa      	ldrb	r2, [r7, #15]
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
 80028da:	e720      	b.n	800271e <_ZN10IridiumSBD13filterSBDRINGEv+0x1e>
         }
 80028dc:	bf00      	nop
   while (((this->useSerial && (stream->available() > 0)) || ((!this->useSerial) && (i2cSerAvailable() > 0))) && nextChar == -1)
 80028de:	e71e      	b.n	800271e <_ZN10IridiumSBD13filterSBDRINGEv+0x1e>
      }
   }
}
 80028e0:	bf00      	nop
 80028e2:	3710      	adds	r7, #16
 80028e4:	46bd      	mov	sp, r7
 80028e6:	bd80      	pop	{r7, pc}
 80028e8:	0800ab50 	.word	0x0800ab50

080028ec <_ZN10IridiumSBD17filteredavailableEv>:

const char IridiumSBD::SBDRING[] = "SBDRING\r\n";

int IridiumSBD::filteredavailable()
{
 80028ec:	b580      	push	{r7, lr}
 80028ee:	b082      	sub	sp, #8
 80028f0:	af00      	add	r7, sp, #0
 80028f2:	6078      	str	r0, [r7, #4]
   filterSBDRING();
 80028f4:	6878      	ldr	r0, [r7, #4]
 80028f6:	f7ff ff03 	bl	8002700 <_ZN10IridiumSBD13filterSBDRINGEv>
   return head - tail + (nextChar != -1 ? 1 : 0);
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	f8d3 20cc 	ldr.w	r2, [r3, #204]	; 0xcc
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	f8d3 30d0 	ldr.w	r3, [r3, #208]	; 0xd0
 8002906:	1ad3      	subs	r3, r2, r3
 8002908:	687a      	ldr	r2, [r7, #4]
 800290a:	f8d2 20d4 	ldr.w	r2, [r2, #212]	; 0xd4
 800290e:	f1b2 3fff 	cmp.w	r2, #4294967295
 8002912:	d001      	beq.n	8002918 <_ZN10IridiumSBD17filteredavailableEv+0x2c>
 8002914:	2201      	movs	r2, #1
 8002916:	e000      	b.n	800291a <_ZN10IridiumSBD17filteredavailableEv+0x2e>
 8002918:	2200      	movs	r2, #0
 800291a:	4413      	add	r3, r2
}
 800291c:	4618      	mov	r0, r3
 800291e:	3708      	adds	r7, #8
 8002920:	46bd      	mov	sp, r7
 8002922:	bd80      	pop	{r7, pc}

08002924 <_ZN10IridiumSBD12filteredreadEv>:

int IridiumSBD::filteredread()
{
 8002924:	b580      	push	{r7, lr}
 8002926:	b084      	sub	sp, #16
 8002928:	af00      	add	r7, sp, #0
 800292a:	6078      	str	r0, [r7, #4]
   filterSBDRING();
 800292c:	6878      	ldr	r0, [r7, #4]
 800292e:	f7ff fee7 	bl	8002700 <_ZN10IridiumSBD13filterSBDRINGEv>

   // Use up the queue first
   if (head > tail)
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	f8d3 20cc 	ldr.w	r2, [r3, #204]	; 0xcc
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	f8d3 30d0 	ldr.w	r3, [r3, #208]	; 0xd0
 800293e:	429a      	cmp	r2, r3
 8002940:	d91c      	bls.n	800297c <_ZN10IridiumSBD12filteredreadEv+0x58>
   {
      char c = *tail++;
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	f8d3 30d0 	ldr.w	r3, [r3, #208]	; 0xd0
 8002948:	1c59      	adds	r1, r3, #1
 800294a:	687a      	ldr	r2, [r7, #4]
 800294c:	f8c2 10d0 	str.w	r1, [r2, #208]	; 0xd0
 8002950:	781b      	ldrb	r3, [r3, #0]
 8002952:	73bb      	strb	r3, [r7, #14]
      if (head == tail)
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	f8d3 20cc 	ldr.w	r2, [r3, #204]	; 0xcc
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	f8d3 30d0 	ldr.w	r3, [r3, #208]	; 0xd0
 8002960:	429a      	cmp	r2, r3
 8002962:	d109      	bne.n	8002978 <_ZN10IridiumSBD12filteredreadEv+0x54>
         head = tail = SBDRING;
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	4a11      	ldr	r2, [pc, #68]	; (80029ac <_ZN10IridiumSBD12filteredreadEv+0x88>)
 8002968:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	f8d3 20d0 	ldr.w	r2, [r3, #208]	; 0xd0
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	f8c3 20cc 	str.w	r2, [r3, #204]	; 0xcc
      return c;
 8002978:	7bbb      	ldrb	r3, [r7, #14]
 800297a:	e012      	b.n	80029a2 <_ZN10IridiumSBD12filteredreadEv+0x7e>
   }

   // Then the "extra" char
   else if (nextChar != -1)
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
 8002982:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002986:	d00a      	beq.n	800299e <_ZN10IridiumSBD12filteredreadEv+0x7a>
   {
      char c = (char)nextChar;
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
 800298e:	73fb      	strb	r3, [r7, #15]
      nextChar = -1;
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	f04f 32ff 	mov.w	r2, #4294967295
 8002996:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
      return c;
 800299a:	7bfb      	ldrb	r3, [r7, #15]
 800299c:	e001      	b.n	80029a2 <_ZN10IridiumSBD12filteredreadEv+0x7e>
   }

   return -1;
 800299e:	f04f 33ff 	mov.w	r3, #4294967295
}
 80029a2:	4618      	mov	r0, r3
 80029a4:	3710      	adds	r7, #16
 80029a6:	46bd      	mov	sp, r7
 80029a8:	bd80      	pop	{r7, pc}
 80029aa:	bf00      	nop
 80029ac:	0800ab50 	.word	0x0800ab50

080029b0 <_ZN10IridiumSBD13check9603dataEv>:

//Checks the number of available serial bytes
//Reads the available serial bytes (if any) and stores them in i2c_ser_buffer
void IridiumSBD::check9603data()
{
 80029b0:	b580      	push	{r7, lr}
 80029b2:	b084      	sub	sp, #16
 80029b4:	af00      	add	r7, sp, #0
 80029b6:	6078      	str	r0, [r7, #4]
  if (millis() - lastCheck >= I2C_POLLING_WAIT_MS)
 80029b8:	f001 f916 	bl	8003be8 <HAL_GetTick>
 80029bc:	4602      	mov	r2, r0
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 80029c4:	1ad3      	subs	r3, r2, r3
 80029c6:	687a      	ldr	r2, [r7, #4]
 80029c8:	f892 20ac 	ldrb.w	r2, [r2, #172]	; 0xac
 80029cc:	4293      	cmp	r3, r2
 80029ce:	bf2c      	ite	cs
 80029d0:	2301      	movcs	r3, #1
 80029d2:	2300      	movcc	r3, #0
 80029d4:	b2db      	uxtb	r3, r3
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	f000 80be 	beq.w	8002b58 <_ZN10IridiumSBD13check9603dataEv+0x1a8>
  {
    //Check how many serial bytes are waiting to be read
    uint16_t bytesAvailable = 0;
 80029dc:	2300      	movs	r3, #0
 80029de:	81fb      	strh	r3, [r7, #14]
    wireport->beginTransmission((uint8_t)deviceaddress); // Talk to the I2C device
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 80029ea:	4619      	mov	r1, r3
 80029ec:	4610      	mov	r0, r2
 80029ee:	f000 fc7b 	bl	80032e8 <_ZN7TwoWire17beginTransmissionEh>
    wireport->write(LEN_REG); // Point to the serial buffer length
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80029f6:	21fd      	movs	r1, #253	; 0xfd
 80029f8:	4618      	mov	r0, r3
 80029fa:	f7fe ff60 	bl	80018be <_ZN7TwoWire5writeEi>
    wireport->endTransmission(); // Send data and release the bus (the 841 (WireS) doesn't like it if the Master holds the bus!)
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002a02:	4618      	mov	r0, r3
 8002a04:	f000 fcba 	bl	800337c <_ZN7TwoWire15endTransmissionEv>
    if (wireport->requestFrom((uint8_t)deviceaddress, (uint8_t)2) == 2) // Request two bytes
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	6c98      	ldr	r0, [r3, #72]	; 0x48
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 8002a12:	2202      	movs	r2, #2
 8002a14:	4619      	mov	r1, r3
 8002a16:	f000 fc54 	bl	80032c2 <_ZN7TwoWire11requestFromEhh>
 8002a1a:	4603      	mov	r3, r0
 8002a1c:	2b02      	cmp	r3, #2
 8002a1e:	bf0c      	ite	eq
 8002a20:	2301      	moveq	r3, #1
 8002a22:	2300      	movne	r3, #0
 8002a24:	b2db      	uxtb	r3, r3
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d01d      	beq.n	8002a66 <_ZN10IridiumSBD13check9603dataEv+0xb6>
    {
      uint8_t msb = wireport->read();
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	330c      	adds	r3, #12
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	4610      	mov	r0, r2
 8002a3a:	4798      	blx	r3
 8002a3c:	4603      	mov	r3, r0
 8002a3e:	737b      	strb	r3, [r7, #13]
      uint8_t lsb = wireport->read();
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	330c      	adds	r3, #12
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	4610      	mov	r0, r2
 8002a50:	4798      	blx	r3
 8002a52:	4603      	mov	r3, r0
 8002a54:	733b      	strb	r3, [r7, #12]
      bytesAvailable = (((uint16_t)msb) << 8) | lsb;
 8002a56:	7b7b      	ldrb	r3, [r7, #13]
 8002a58:	021b      	lsls	r3, r3, #8
 8002a5a:	b21a      	sxth	r2, r3
 8002a5c:	7b3b      	ldrb	r3, [r7, #12]
 8002a5e:	b21b      	sxth	r3, r3
 8002a60:	4313      	orrs	r3, r2
 8002a62:	b21b      	sxth	r3, r3
 8002a64:	81fb      	strh	r3, [r7, #14]
    }

    //Now read the serial bytes (if any)
    if (bytesAvailable > 0)
 8002a66:	89fb      	ldrh	r3, [r7, #14]
 8002a68:	2b00      	cmp	r3, #0
 8002a6a:	d06f      	beq.n	8002b4c <_ZN10IridiumSBD13check9603dataEv+0x19c>
    {
      // Request the bytes
      // Poke them into the i2c_serial buffer
      // Release the bus afterwards
      wireport->beginTransmission((uint8_t)deviceaddress); // Talk to the I2C device
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 8002a76:	4619      	mov	r1, r3
 8002a78:	4610      	mov	r0, r2
 8002a7a:	f000 fc35 	bl	80032e8 <_ZN7TwoWire17beginTransmissionEh>
      wireport->write(DATA_REG); // Point to the serial buffer
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002a82:	21ff      	movs	r1, #255	; 0xff
 8002a84:	4618      	mov	r0, r3
 8002a86:	f7fe ff1a 	bl	80018be <_ZN7TwoWire5writeEi>
      wireport->endTransmission(); // Send data and release the bus (the 841 (WireS) doesn't like it if the Master holds the bus!)
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002a8e:	4618      	mov	r0, r3
 8002a90:	f000 fc74 	bl	800337c <_ZN7TwoWire15endTransmissionEv>
      while (bytesAvailable > SER_PACKET_SIZE) // If there are _more_ than SER_PACKET_SIZE bytes to be read
 8002a94:	89fb      	ldrh	r3, [r7, #14]
 8002a96:	2b08      	cmp	r3, #8
 8002a98:	d92d      	bls.n	8002af6 <_ZN10IridiumSBD13check9603dataEv+0x146>
      {
        wireport->requestFrom((uint8_t)deviceaddress, (uint8_t)SER_PACKET_SIZE, (uint8_t)false); // Request SER_PACKET_SIZE bytes, don't release the bus
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	6c98      	ldr	r0, [r3, #72]	; 0x48
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	f893 104c 	ldrb.w	r1, [r3, #76]	; 0x4c
 8002aa4:	2300      	movs	r3, #0
 8002aa6:	2208      	movs	r2, #8
 8002aa8:	f000 fbd0 	bl	800324c <_ZN7TwoWire11requestFromEhhh>
        while (wireport->available())
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	3308      	adds	r3, #8
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	4610      	mov	r0, r2
 8002abc:	4798      	blx	r3
 8002abe:	4603      	mov	r3, r0
 8002ac0:	2b00      	cmp	r3, #0
 8002ac2:	bf14      	ite	ne
 8002ac4:	2301      	movne	r3, #1
 8002ac6:	2300      	moveq	r3, #0
 8002ac8:	b2db      	uxtb	r3, r3
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	d00f      	beq.n	8002aee <_ZN10IridiumSBD13check9603dataEv+0x13e>
        {
          i2cSerPoke(wireport->read()); // Read and store each byte
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	330c      	adds	r3, #12
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	4610      	mov	r0, r2
 8002ade:	4798      	blx	r3
 8002ae0:	4603      	mov	r3, r0
 8002ae2:	b2db      	uxtb	r3, r3
 8002ae4:	4619      	mov	r1, r3
 8002ae6:	6878      	ldr	r0, [r7, #4]
 8002ae8:	f000 f8e2 	bl	8002cb0 <_ZN10IridiumSBD10i2cSerPokeEc>
        while (wireport->available())
 8002aec:	e7de      	b.n	8002aac <_ZN10IridiumSBD13check9603dataEv+0xfc>
        }
        bytesAvailable -= SER_PACKET_SIZE; // Decrease the number of bytes available by SER_PACKET_SIZE
 8002aee:	89fb      	ldrh	r3, [r7, #14]
 8002af0:	3b08      	subs	r3, #8
 8002af2:	81fb      	strh	r3, [r7, #14]
      while (bytesAvailable > SER_PACKET_SIZE) // If there are _more_ than SER_PACKET_SIZE bytes to be read
 8002af4:	e7ce      	b.n	8002a94 <_ZN10IridiumSBD13check9603dataEv+0xe4>
      }
      wireport->requestFrom((uint8_t)deviceaddress, (uint8_t)bytesAvailable); // Request remaining bytes, release the bus
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	6c98      	ldr	r0, [r3, #72]	; 0x48
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 8002b00:	89fa      	ldrh	r2, [r7, #14]
 8002b02:	b2d2      	uxtb	r2, r2
 8002b04:	4619      	mov	r1, r3
 8002b06:	f000 fbdc 	bl	80032c2 <_ZN7TwoWire11requestFromEhh>
      while (wireport->available())
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	3308      	adds	r3, #8
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	4610      	mov	r0, r2
 8002b1a:	4798      	blx	r3
 8002b1c:	4603      	mov	r3, r0
 8002b1e:	2b00      	cmp	r3, #0
 8002b20:	bf14      	ite	ne
 8002b22:	2301      	movne	r3, #1
 8002b24:	2300      	moveq	r3, #0
 8002b26:	b2db      	uxtb	r3, r3
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	d00f      	beq.n	8002b4c <_ZN10IridiumSBD13check9603dataEv+0x19c>
      {
        i2cSerPoke(wireport->read()); // Read and store each byte
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	330c      	adds	r3, #12
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	4610      	mov	r0, r2
 8002b3c:	4798      	blx	r3
 8002b3e:	4603      	mov	r3, r0
 8002b40:	b2db      	uxtb	r3, r3
 8002b42:	4619      	mov	r1, r3
 8002b44:	6878      	ldr	r0, [r7, #4]
 8002b46:	f000 f8b3 	bl	8002cb0 <_ZN10IridiumSBD10i2cSerPokeEc>
      while (wireport->available())
 8002b4a:	e7de      	b.n	8002b0a <_ZN10IridiumSBD13check9603dataEv+0x15a>
      }
    }

    lastCheck = millis(); //Put off checking to avoid excessive I2C bus traffic
 8002b4c:	f001 f84c 	bl	8003be8 <HAL_GetTick>
 8002b50:	4602      	mov	r2, r0
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
  }
}
 8002b58:	bf00      	nop
 8002b5a:	3710      	adds	r7, #16
 8002b5c:	46bd      	mov	sp, r7
 8002b5e:	bd80      	pop	{r7, pc}

08002b60 <_ZN10IridiumSBD13check9603pinsEv>:

//Reads the IO pins and update IO_REGISTER
void IridiumSBD::check9603pins()
{
 8002b60:	b580      	push	{r7, lr}
 8002b62:	b082      	sub	sp, #8
 8002b64:	af00      	add	r7, sp, #0
 8002b66:	6078      	str	r0, [r7, #4]
  //Read the 'IO_REGISTER'
  wireport->beginTransmission((uint8_t)deviceaddress); // Talk to the I2C device
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 8002b72:	4619      	mov	r1, r3
 8002b74:	4610      	mov	r0, r2
 8002b76:	f000 fbb7 	bl	80032e8 <_ZN7TwoWire17beginTransmissionEh>
  wireport->write(IO_REG); // Point to the 'IO register'
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002b7e:	2110      	movs	r1, #16
 8002b80:	4618      	mov	r0, r3
 8002b82:	f7fe fe9c 	bl	80018be <_ZN7TwoWire5writeEi>
  wireport->endTransmission(); // Send data and release the bus (the 841 (WireS) doesn't like it if the Master holds the bus!)
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002b8a:	4618      	mov	r0, r3
 8002b8c:	f000 fbf6 	bl	800337c <_ZN7TwoWire15endTransmissionEv>
  if (wireport->requestFrom((uint8_t)deviceaddress, (uint8_t)1) == 1) // Request one byte from the IO register
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	6c98      	ldr	r0, [r3, #72]	; 0x48
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 8002b9a:	2201      	movs	r2, #1
 8002b9c:	4619      	mov	r1, r3
 8002b9e:	f000 fb90 	bl	80032c2 <_ZN7TwoWire11requestFromEhh>
 8002ba2:	4603      	mov	r3, r0
 8002ba4:	2b01      	cmp	r3, #1
 8002ba6:	bf0c      	ite	eq
 8002ba8:	2301      	moveq	r3, #1
 8002baa:	2300      	movne	r3, #0
 8002bac:	b2db      	uxtb	r3, r3
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	d00d      	beq.n	8002bce <_ZN10IridiumSBD13check9603pinsEv+0x6e>
  {
    IO_REGISTER = wireport->read(); // Read the IO register
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	330c      	adds	r3, #12
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	4610      	mov	r0, r2
 8002bc2:	4798      	blx	r3
 8002bc4:	4603      	mov	r3, r0
 8002bc6:	b2da      	uxtb	r2, r3
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	f883 20d8 	strb.w	r2, [r3, #216]	; 0xd8
  }
}
 8002bce:	bf00      	nop
 8002bd0:	3708      	adds	r7, #8
 8002bd2:	46bd      	mov	sp, r7
 8002bd4:	bd80      	pop	{r7, pc}

08002bd6 <_ZN10IridiumSBD11set9603pinsEh>:

//Set the IO pins
void IridiumSBD::set9603pins(uint8_t pins)
{
 8002bd6:	b580      	push	{r7, lr}
 8002bd8:	b082      	sub	sp, #8
 8002bda:	af00      	add	r7, sp, #0
 8002bdc:	6078      	str	r0, [r7, #4]
 8002bde:	460b      	mov	r3, r1
 8002be0:	70fb      	strb	r3, [r7, #3]
  //Write to the 'IO_REGISTER'
  wireport->beginTransmission((uint8_t)deviceaddress); // Talk to the I2C device
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 8002bec:	4619      	mov	r1, r3
 8002bee:	4610      	mov	r0, r2
 8002bf0:	f000 fb7a 	bl	80032e8 <_ZN7TwoWire17beginTransmissionEh>
  wireport->write(IO_REG); // Point to the 'IO register'
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002bf8:	2110      	movs	r1, #16
 8002bfa:	4618      	mov	r0, r3
 8002bfc:	f7fe fe5f 	bl	80018be <_ZN7TwoWire5writeEi>
  wireport->write(pins); // Set the pins
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	78f9      	ldrb	r1, [r7, #3]
 8002c0e:	4610      	mov	r0, r2
 8002c10:	4798      	blx	r3
  wireport->endTransmission(); // Send data and surrender the bus
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002c16:	4618      	mov	r0, r3
 8002c18:	f000 fbb0 	bl	800337c <_ZN7TwoWire15endTransmissionEv>
}
 8002c1c:	bf00      	nop
 8002c1e:	3708      	adds	r7, #8
 8002c20:	46bd      	mov	sp, r7
 8002c22:	bd80      	pop	{r7, pc}

08002c24 <_ZN10IridiumSBD15i2cSerAvailableEv>:
    return(ISBD_SUCCESS);
}

// I2C_SER functions
int IridiumSBD::i2cSerAvailable()
{
 8002c24:	b480      	push	{r7}
 8002c26:	b083      	sub	sp, #12
 8002c28:	af00      	add	r7, sp, #0
 8002c2a:	6078      	str	r0, [r7, #4]
  return (i2c_ser_buffer_tail + I2C_SER_MAX_BUFF - i2c_ser_buffer_head) % I2C_SER_MAX_BUFF;
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002c32:	f103 0240 	add.w	r2, r3, #64	; 0x40
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002c3c:	1ad3      	subs	r3, r2, r3
 8002c3e:	425a      	negs	r2, r3
 8002c40:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002c44:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 8002c48:	bf58      	it	pl
 8002c4a:	4253      	negpl	r3, r2
}
 8002c4c:	4618      	mov	r0, r3
 8002c4e:	370c      	adds	r7, #12
 8002c50:	46bd      	mov	sp, r7
 8002c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c56:	4770      	bx	lr

08002c58 <_ZN10IridiumSBD10i2cSerReadEv>:

int IridiumSBD::i2cSerRead()
{
 8002c58:	b480      	push	{r7}
 8002c5a:	b085      	sub	sp, #20
 8002c5c:	af00      	add	r7, sp, #0
 8002c5e:	6078      	str	r0, [r7, #4]
  // Empty buffer?
  if (i2c_ser_buffer_head == i2c_ser_buffer_tail)
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002c6c:	429a      	cmp	r2, r3
 8002c6e:	d102      	bne.n	8002c76 <_ZN10IridiumSBD10i2cSerReadEv+0x1e>
    return -1;
 8002c70:	f04f 33ff 	mov.w	r3, #4294967295
 8002c74:	e016      	b.n	8002ca4 <_ZN10IridiumSBD10i2cSerReadEv+0x4c>

  // Read from "head"
  uint8_t d = i2c_ser_buffer[i2c_ser_buffer_head]; // grab next byte
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002c7c:	687a      	ldr	r2, [r7, #4]
 8002c7e:	4413      	add	r3, r2
 8002c80:	f893 304e 	ldrb.w	r3, [r3, #78]	; 0x4e
 8002c84:	73fb      	strb	r3, [r7, #15]
  i2c_ser_buffer_head = (i2c_ser_buffer_head + 1) % I2C_SER_MAX_BUFF; // update head
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002c8c:	3301      	adds	r3, #1
 8002c8e:	425a      	negs	r2, r3
 8002c90:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002c94:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 8002c98:	bf58      	it	pl
 8002c9a:	4253      	negpl	r3, r2
 8002c9c:	687a      	ldr	r2, [r7, #4]
 8002c9e:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
  return d;
 8002ca2:	7bfb      	ldrb	r3, [r7, #15]
}
 8002ca4:	4618      	mov	r0, r3
 8002ca6:	3714      	adds	r7, #20
 8002ca8:	46bd      	mov	sp, r7
 8002caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cae:	4770      	bx	lr

08002cb0 <_ZN10IridiumSBD10i2cSerPokeEc>:

void IridiumSBD::i2cSerPoke(char serChar)
{
 8002cb0:	b480      	push	{r7}
 8002cb2:	b085      	sub	sp, #20
 8002cb4:	af00      	add	r7, sp, #0
 8002cb6:	6078      	str	r0, [r7, #4]
 8002cb8:	460b      	mov	r3, r1
 8002cba:	70fb      	strb	r3, [r7, #3]
  // Calculate the new value for the tail
  int next = (i2c_ser_buffer_tail + 1) % I2C_SER_MAX_BUFF;
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002cc2:	3301      	adds	r3, #1
 8002cc4:	425a      	negs	r2, r3
 8002cc6:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002cca:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 8002cce:	bf58      	it	pl
 8002cd0:	4253      	negpl	r3, r2
 8002cd2:	60fb      	str	r3, [r7, #12]
  // If the buffer is not full (i.e. we are not about to overwrite the head byte)
  // If the buffer is full, the byte is lost
  if (next != i2c_ser_buffer_head)
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002cda:	68fa      	ldr	r2, [r7, #12]
 8002cdc:	429a      	cmp	r2, r3
 8002cde:	d00b      	beq.n	8002cf8 <_ZN10IridiumSBD10i2cSerPokeEc+0x48>
  {
    // save new data in buffer: tail points to where byte goes
    i2c_ser_buffer[i2c_ser_buffer_tail] = serChar; // save new byte
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002ce6:	687a      	ldr	r2, [r7, #4]
 8002ce8:	4413      	add	r3, r2
 8002cea:	78fa      	ldrb	r2, [r7, #3]
 8002cec:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
    i2c_ser_buffer_tail = next;
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	68fa      	ldr	r2, [r7, #12]
 8002cf4:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  }
}
 8002cf8:	bf00      	nop
 8002cfa:	3714      	adds	r7, #20
 8002cfc:	46bd      	mov	sp, r7
 8002cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d02:	4770      	bx	lr

08002d04 <_ZN10IridiumSBD5setupE20__UART_HandleTypeDef>:


/*
 * TODO HOMEMADE FUNCTIONS BELOW
 */
uint8_t IridiumSBD::setup(UART_HandleTypeDef huart){
 8002d04:	b084      	sub	sp, #16
 8002d06:	b580      	push	{r7, lr}
 8002d08:	b084      	sub	sp, #16
 8002d0a:	af00      	add	r7, sp, #0
 8002d0c:	6078      	str	r0, [r7, #4]
 8002d0e:	f107 001c 	add.w	r0, r7, #28
 8002d12:	e880 000e 	stmia.w	r0, {r1, r2, r3}
	this->uart = huart;
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	4618      	mov	r0, r3
 8002d1a:	f107 031c 	add.w	r3, r7, #28
 8002d1e:	2244      	movs	r2, #68	; 0x44
 8002d20:	4619      	mov	r1, r3
 8002d22:	f003 f8b7 	bl	8005e94 <memcpy>
	HAL_UART_Transmit(&(this->uart),(uint8_t*) "\r\nChecking for the device...", 30, HAL_MAX_DELAY);
 8002d26:	6878      	ldr	r0, [r7, #4]
 8002d28:	f04f 33ff 	mov.w	r3, #4294967295
 8002d2c:	221e      	movs	r2, #30
 8002d2e:	4965      	ldr	r1, [pc, #404]	; (8002ec4 <_ZN10IridiumSBD5setupE20__UART_HandleTypeDef+0x1c0>)
 8002d30:	f002 fc75 	bl	800561e <HAL_UART_Transmit>
	while(!this->isConnected()){
 8002d34:	6878      	ldr	r0, [r7, #4]
 8002d36:	f7ff f81f 	bl	8001d78 <_ZN10IridiumSBD11isConnectedEv>
 8002d3a:	4603      	mov	r3, r0
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	bf0c      	ite	eq
 8002d40:	2301      	moveq	r3, #1
 8002d42:	2300      	movne	r3, #0
 8002d44:	b2db      	uxtb	r3, r3
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	d02c      	beq.n	8002da4 <_ZN10IridiumSBD5setupE20__UART_HandleTypeDef+0xa0>
		HAL_UART_Transmit(&(this->uart),(uint8_t*) "Check if the device is connected. Trying again in\r\n", 53, HAL_MAX_DELAY);
 8002d4a:	6878      	ldr	r0, [r7, #4]
 8002d4c:	f04f 33ff 	mov.w	r3, #4294967295
 8002d50:	2235      	movs	r2, #53	; 0x35
 8002d52:	495d      	ldr	r1, [pc, #372]	; (8002ec8 <_ZN10IridiumSBD5setupE20__UART_HandleTypeDef+0x1c4>)
 8002d54:	f002 fc63 	bl	800561e <HAL_UART_Transmit>
		HAL_Delay(500);
 8002d58:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8002d5c:	f000 ff50 	bl	8003c00 <HAL_Delay>
		HAL_UART_Transmit(&(this->uart),(uint8_t*) "\r3", 3, HAL_MAX_DELAY);
 8002d60:	6878      	ldr	r0, [r7, #4]
 8002d62:	f04f 33ff 	mov.w	r3, #4294967295
 8002d66:	2203      	movs	r2, #3
 8002d68:	4958      	ldr	r1, [pc, #352]	; (8002ecc <_ZN10IridiumSBD5setupE20__UART_HandleTypeDef+0x1c8>)
 8002d6a:	f002 fc58 	bl	800561e <HAL_UART_Transmit>
		HAL_Delay(1000);
 8002d6e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002d72:	f000 ff45 	bl	8003c00 <HAL_Delay>
		HAL_UART_Transmit(&(this->uart),(uint8_t*) "\r2", 3, HAL_MAX_DELAY);
 8002d76:	6878      	ldr	r0, [r7, #4]
 8002d78:	f04f 33ff 	mov.w	r3, #4294967295
 8002d7c:	2203      	movs	r2, #3
 8002d7e:	4954      	ldr	r1, [pc, #336]	; (8002ed0 <_ZN10IridiumSBD5setupE20__UART_HandleTypeDef+0x1cc>)
 8002d80:	f002 fc4d 	bl	800561e <HAL_UART_Transmit>
		HAL_Delay(1000);
 8002d84:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002d88:	f000 ff3a 	bl	8003c00 <HAL_Delay>
		HAL_UART_Transmit(&(this->uart),(uint8_t*) "\r1\r\n", 7, HAL_MAX_DELAY);
 8002d8c:	6878      	ldr	r0, [r7, #4]
 8002d8e:	f04f 33ff 	mov.w	r3, #4294967295
 8002d92:	2207      	movs	r2, #7
 8002d94:	494f      	ldr	r1, [pc, #316]	; (8002ed4 <_ZN10IridiumSBD5setupE20__UART_HandleTypeDef+0x1d0>)
 8002d96:	f002 fc42 	bl	800561e <HAL_UART_Transmit>
		HAL_Delay(1000);
 8002d9a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002d9e:	f000 ff2f 	bl	8003c00 <HAL_Delay>
	while(!this->isConnected()){
 8002da2:	e7c7      	b.n	8002d34 <_ZN10IridiumSBD5setupE20__UART_HandleTypeDef+0x30>
	}
	HAL_UART_Transmit(&(this->uart),(uint8_t*) "Done\r\n", 8, HAL_MAX_DELAY);
 8002da4:	6878      	ldr	r0, [r7, #4]
 8002da6:	f04f 33ff 	mov.w	r3, #4294967295
 8002daa:	2208      	movs	r2, #8
 8002dac:	494a      	ldr	r1, [pc, #296]	; (8002ed8 <_ZN10IridiumSBD5setupE20__UART_HandleTypeDef+0x1d4>)
 8002dae:	f002 fc36 	bl	800561e <HAL_UART_Transmit>
		HAL_Delay(1000);
	}
	HAL_UART_Transmit(&huart3,(uint8_t*) "The device was found!\n\r", 25, HAL_MAX_DELAY);
	*/
	//Activate the superchargers
	HAL_UART_Transmit(&(this->uart),(uint8_t*) "Activating the superchargers...", 31, HAL_MAX_DELAY);
 8002db2:	6878      	ldr	r0, [r7, #4]
 8002db4:	f04f 33ff 	mov.w	r3, #4294967295
 8002db8:	221f      	movs	r2, #31
 8002dba:	4948      	ldr	r1, [pc, #288]	; (8002edc <_ZN10IridiumSBD5setupE20__UART_HandleTypeDef+0x1d8>)
 8002dbc:	f002 fc2f 	bl	800561e <HAL_UART_Transmit>
	this->enableSuperCapCharger(true);
 8002dc0:	2101      	movs	r1, #1
 8002dc2:	6878      	ldr	r0, [r7, #4]
 8002dc4:	f7fe febc 	bl	8001b40 <_ZN10IridiumSBD21enableSuperCapChargerEb>
	HAL_UART_Transmit(&(this->uart),(uint8_t*) "Done\r\n", 8, HAL_MAX_DELAY);
 8002dc8:	6878      	ldr	r0, [r7, #4]
 8002dca:	f04f 33ff 	mov.w	r3, #4294967295
 8002dce:	2208      	movs	r2, #8
 8002dd0:	4941      	ldr	r1, [pc, #260]	; (8002ed8 <_ZN10IridiumSBD5setupE20__UART_HandleTypeDef+0x1d4>)
 8002dd2:	f002 fc24 	bl	800561e <HAL_UART_Transmit>


	//Wait for the supercapacitors to charge
	while (!this->checkSuperCapCharger()){
 8002dd6:	6878      	ldr	r0, [r7, #4]
 8002dd8:	f7fe fef0 	bl	8001bbc <_ZN10IridiumSBD20checkSuperCapChargerEv>
 8002ddc:	4603      	mov	r3, r0
 8002dde:	f083 0301 	eor.w	r3, r3, #1
 8002de2:	b2db      	uxtb	r3, r3
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	d021      	beq.n	8002e2c <_ZN10IridiumSBD5setupE20__UART_HandleTypeDef+0x128>
		HAL_UART_Transmit(&(this->uart),(uint8_t*) "\rWaiting for the supercapacitors to charge.  \r", 48, HAL_MAX_DELAY);
 8002de8:	6878      	ldr	r0, [r7, #4]
 8002dea:	f04f 33ff 	mov.w	r3, #4294967295
 8002dee:	2230      	movs	r2, #48	; 0x30
 8002df0:	493b      	ldr	r1, [pc, #236]	; (8002ee0 <_ZN10IridiumSBD5setupE20__UART_HandleTypeDef+0x1dc>)
 8002df2:	f002 fc14 	bl	800561e <HAL_UART_Transmit>
		HAL_Delay(333);
 8002df6:	f240 104d 	movw	r0, #333	; 0x14d
 8002dfa:	f000 ff01 	bl	8003c00 <HAL_Delay>
		HAL_UART_Transmit(&(this->uart),(uint8_t*) "Waiting for the supercapacitors to charge.. \r", 46, HAL_MAX_DELAY);
 8002dfe:	6878      	ldr	r0, [r7, #4]
 8002e00:	f04f 33ff 	mov.w	r3, #4294967295
 8002e04:	222e      	movs	r2, #46	; 0x2e
 8002e06:	4937      	ldr	r1, [pc, #220]	; (8002ee4 <_ZN10IridiumSBD5setupE20__UART_HandleTypeDef+0x1e0>)
 8002e08:	f002 fc09 	bl	800561e <HAL_UART_Transmit>
		HAL_Delay(333);
 8002e0c:	f240 104d 	movw	r0, #333	; 0x14d
 8002e10:	f000 fef6 	bl	8003c00 <HAL_Delay>
		HAL_UART_Transmit(&(this->uart),(uint8_t*) "Waiting for the supercapacitors to charge...", 44, HAL_MAX_DELAY);
 8002e14:	6878      	ldr	r0, [r7, #4]
 8002e16:	f04f 33ff 	mov.w	r3, #4294967295
 8002e1a:	222c      	movs	r2, #44	; 0x2c
 8002e1c:	4932      	ldr	r1, [pc, #200]	; (8002ee8 <_ZN10IridiumSBD5setupE20__UART_HandleTypeDef+0x1e4>)
 8002e1e:	f002 fbfe 	bl	800561e <HAL_UART_Transmit>
		HAL_Delay(333);
 8002e22:	f240 104d 	movw	r0, #333	; 0x14d
 8002e26:	f000 feeb 	bl	8003c00 <HAL_Delay>
	while (!this->checkSuperCapCharger()){
 8002e2a:	e7d4      	b.n	8002dd6 <_ZN10IridiumSBD5setupE20__UART_HandleTypeDef+0xd2>
	}
	HAL_UART_Transmit(&(this->uart),(uint8_t*) "Done\r\n", 8, HAL_MAX_DELAY);
 8002e2c:	6878      	ldr	r0, [r7, #4]
 8002e2e:	f04f 33ff 	mov.w	r3, #4294967295
 8002e32:	2208      	movs	r2, #8
 8002e34:	4928      	ldr	r1, [pc, #160]	; (8002ed8 <_ZN10IridiumSBD5setupE20__UART_HandleTypeDef+0x1d4>)
 8002e36:	f002 fbf2 	bl	800561e <HAL_UART_Transmit>


	//Enable power for the 9603N
	HAL_UART_Transmit(&(this->uart),(uint8_t*) "Enabling 9603N power...", 23, HAL_MAX_DELAY);
 8002e3a:	6878      	ldr	r0, [r7, #4]
 8002e3c:	f04f 33ff 	mov.w	r3, #4294967295
 8002e40:	2217      	movs	r2, #23
 8002e42:	492a      	ldr	r1, [pc, #168]	; (8002eec <_ZN10IridiumSBD5setupE20__UART_HandleTypeDef+0x1e8>)
 8002e44:	f002 fbeb 	bl	800561e <HAL_UART_Transmit>
	this->enable9603Npower(true);
 8002e48:	2101      	movs	r1, #1
 8002e4a:	6878      	ldr	r0, [r7, #4]
 8002e4c:	f7fe fee6 	bl	8001c1c <_ZN10IridiumSBD16enable9603NpowerEb>
	HAL_UART_Transmit(&(this->uart),(uint8_t*) "Done\r\n", 8, HAL_MAX_DELAY);
 8002e50:	6878      	ldr	r0, [r7, #4]
 8002e52:	f04f 33ff 	mov.w	r3, #4294967295
 8002e56:	2208      	movs	r2, #8
 8002e58:	491f      	ldr	r1, [pc, #124]	; (8002ed8 <_ZN10IridiumSBD5setupE20__UART_HandleTypeDef+0x1d4>)
 8002e5a:	f002 fbe0 	bl	800561e <HAL_UART_Transmit>
	/*
	 * Begin satellite modem operation
	 */

	//Power on the rockblock
	HAL_UART_Transmit(&(this->uart),(uint8_t*) "Starting Modem...", 17, HAL_MAX_DELAY);
 8002e5e:	6878      	ldr	r0, [r7, #4]
 8002e60:	f04f 33ff 	mov.w	r3, #4294967295
 8002e64:	2211      	movs	r2, #17
 8002e66:	4922      	ldr	r1, [pc, #136]	; (8002ef0 <_ZN10IridiumSBD5setupE20__UART_HandleTypeDef+0x1ec>)
 8002e68:	f002 fbd9 	bl	800561e <HAL_UART_Transmit>
	int err = this->begin();
 8002e6c:	6878      	ldr	r0, [r7, #4]
 8002e6e:	f7fe fd58 	bl	8001922 <_ZN10IridiumSBD5beginEv>
 8002e72:	60f8      	str	r0, [r7, #12]
	if (err != ISBD_SUCCESS)
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d015      	beq.n	8002ea6 <_ZN10IridiumSBD5setupE20__UART_HandleTypeDef+0x1a2>
	  {
		HAL_UART_Transmit(&(this->uart),(uint8_t*) "Failed: ", 8, HAL_MAX_DELAY);
 8002e7a:	6878      	ldr	r0, [r7, #4]
 8002e7c:	f04f 33ff 	mov.w	r3, #4294967295
 8002e80:	2208      	movs	r2, #8
 8002e82:	491c      	ldr	r1, [pc, #112]	; (8002ef4 <_ZN10IridiumSBD5setupE20__UART_HandleTypeDef+0x1f0>)
 8002e84:	f002 fbcb 	bl	800561e <HAL_UART_Transmit>
		HAL_UART_Transmit(&(this->uart),(uint8_t*) err, 4, HAL_MAX_DELAY);
 8002e88:	6878      	ldr	r0, [r7, #4]
 8002e8a:	68f9      	ldr	r1, [r7, #12]
 8002e8c:	f04f 33ff 	mov.w	r3, #4294967295
 8002e90:	2204      	movs	r2, #4
 8002e92:	f002 fbc4 	bl	800561e <HAL_UART_Transmit>
		this->iridiumErrorMessage(err);
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	b2db      	uxtb	r3, r3
 8002e9a:	4619      	mov	r1, r3
 8002e9c:	6878      	ldr	r0, [r7, #4]
 8002e9e:	f000 f82b 	bl	8002ef8 <_ZN10IridiumSBD19iridiumErrorMessageEh>

	    return HAL_ERROR;
 8002ea2:	2301      	movs	r3, #1
 8002ea4:	e007      	b.n	8002eb6 <_ZN10IridiumSBD5setupE20__UART_HandleTypeDef+0x1b2>
	  }
	HAL_UART_Transmit(&(this->uart),(uint8_t*) "Done\r\n", 8, HAL_MAX_DELAY);
 8002ea6:	6878      	ldr	r0, [r7, #4]
 8002ea8:	f04f 33ff 	mov.w	r3, #4294967295
 8002eac:	2208      	movs	r2, #8
 8002eae:	490a      	ldr	r1, [pc, #40]	; (8002ed8 <_ZN10IridiumSBD5setupE20__UART_HandleTypeDef+0x1d4>)
 8002eb0:	f002 fbb5 	bl	800561e <HAL_UART_Transmit>

	return HAL_OK;
 8002eb4:	2300      	movs	r3, #0
}
 8002eb6:	4618      	mov	r0, r3
 8002eb8:	3710      	adds	r7, #16
 8002eba:	46bd      	mov	sp, r7
 8002ebc:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8002ec0:	b004      	add	sp, #16
 8002ec2:	4770      	bx	lr
 8002ec4:	0800a8dc 	.word	0x0800a8dc
 8002ec8:	0800a8fc 	.word	0x0800a8fc
 8002ecc:	0800a930 	.word	0x0800a930
 8002ed0:	0800a934 	.word	0x0800a934
 8002ed4:	0800a938 	.word	0x0800a938
 8002ed8:	0800a940 	.word	0x0800a940
 8002edc:	0800a948 	.word	0x0800a948
 8002ee0:	0800a968 	.word	0x0800a968
 8002ee4:	0800a998 	.word	0x0800a998
 8002ee8:	0800a9c8 	.word	0x0800a9c8
 8002eec:	0800a9f8 	.word	0x0800a9f8
 8002ef0:	0800aa10 	.word	0x0800aa10
 8002ef4:	0800aa24 	.word	0x0800aa24

08002ef8 <_ZN10IridiumSBD19iridiumErrorMessageEh>:

void IridiumSBD::iridiumErrorMessage(uint8_t error){
 8002ef8:	b580      	push	{r7, lr}
 8002efa:	b082      	sub	sp, #8
 8002efc:	af00      	add	r7, sp, #0
 8002efe:	6078      	str	r0, [r7, #4]
 8002f00:	460b      	mov	r3, r1
 8002f02:	70fb      	strb	r3, [r7, #3]
	HAL_UART_Transmit(&(this->uart),(uint8_t*) "\r\nError:\t", 12, HAL_MAX_DELAY);
 8002f04:	6878      	ldr	r0, [r7, #4]
 8002f06:	f04f 33ff 	mov.w	r3, #4294967295
 8002f0a:	220c      	movs	r2, #12
 8002f0c:	4948      	ldr	r1, [pc, #288]	; (8003030 <_ZN10IridiumSBD19iridiumErrorMessageEh+0x138>)
 8002f0e:	f002 fb86 	bl	800561e <HAL_UART_Transmit>
	if (error == ISBD_ALREADY_AWAKE){
 8002f12:	78fb      	ldrb	r3, [r7, #3]
 8002f14:	2b01      	cmp	r3, #1
 8002f16:	d107      	bne.n	8002f28 <_ZN10IridiumSBD19iridiumErrorMessageEh+0x30>
	   	HAL_UART_Transmit(&(this->uart),(uint8_t*) "Already Awake\r\n", 17, HAL_MAX_DELAY);
 8002f18:	6878      	ldr	r0, [r7, #4]
 8002f1a:	f04f 33ff 	mov.w	r3, #4294967295
 8002f1e:	2211      	movs	r2, #17
 8002f20:	4944      	ldr	r1, [pc, #272]	; (8003034 <_ZN10IridiumSBD19iridiumErrorMessageEh+0x13c>)
 8002f22:	f002 fb7c 	bl	800561e <HAL_UART_Transmit>
		HAL_UART_Transmit(&(this->uart),(uint8_t*) "DEBUG LINE REACHED\r\n", 22, HAL_MAX_DELAY);
	}
	else{
		HAL_UART_Transmit(&(this->uart),(uint8_t*) "UNKNOWN\r\n", 11, HAL_MAX_DELAY);
	}
}
 8002f26:	e07f      	b.n	8003028 <_ZN10IridiumSBD19iridiumErrorMessageEh+0x130>
	else if (error == ISBD_SERIAL_FAILURE){
 8002f28:	78fb      	ldrb	r3, [r7, #3]
 8002f2a:	2b02      	cmp	r3, #2
 8002f2c:	d107      	bne.n	8002f3e <_ZN10IridiumSBD19iridiumErrorMessageEh+0x46>
	   	HAL_UART_Transmit(&(this->uart),(uint8_t*) "Serial Failure\r\n", 18, HAL_MAX_DELAY);
 8002f2e:	6878      	ldr	r0, [r7, #4]
 8002f30:	f04f 33ff 	mov.w	r3, #4294967295
 8002f34:	2212      	movs	r2, #18
 8002f36:	4940      	ldr	r1, [pc, #256]	; (8003038 <_ZN10IridiumSBD19iridiumErrorMessageEh+0x140>)
 8002f38:	f002 fb71 	bl	800561e <HAL_UART_Transmit>
}
 8002f3c:	e074      	b.n	8003028 <_ZN10IridiumSBD19iridiumErrorMessageEh+0x130>
	else if (error == ISBD_PROTOCOL_ERROR){
 8002f3e:	78fb      	ldrb	r3, [r7, #3]
 8002f40:	2b03      	cmp	r3, #3
 8002f42:	d107      	bne.n	8002f54 <_ZN10IridiumSBD19iridiumErrorMessageEh+0x5c>
		HAL_UART_Transmit(&(this->uart),(uint8_t*) "Protocol Error\r\n", 18, HAL_MAX_DELAY);
 8002f44:	6878      	ldr	r0, [r7, #4]
 8002f46:	f04f 33ff 	mov.w	r3, #4294967295
 8002f4a:	2212      	movs	r2, #18
 8002f4c:	493b      	ldr	r1, [pc, #236]	; (800303c <_ZN10IridiumSBD19iridiumErrorMessageEh+0x144>)
 8002f4e:	f002 fb66 	bl	800561e <HAL_UART_Transmit>
}
 8002f52:	e069      	b.n	8003028 <_ZN10IridiumSBD19iridiumErrorMessageEh+0x130>
	else if (error == ISBD_CANCELLED){
 8002f54:	78fb      	ldrb	r3, [r7, #3]
 8002f56:	2b04      	cmp	r3, #4
 8002f58:	d107      	bne.n	8002f6a <_ZN10IridiumSBD19iridiumErrorMessageEh+0x72>
	   	HAL_UART_Transmit(&(this->uart),(uint8_t*) "\r\nCancelled", 13, HAL_MAX_DELAY);
 8002f5a:	6878      	ldr	r0, [r7, #4]
 8002f5c:	f04f 33ff 	mov.w	r3, #4294967295
 8002f60:	220d      	movs	r2, #13
 8002f62:	4937      	ldr	r1, [pc, #220]	; (8003040 <_ZN10IridiumSBD19iridiumErrorMessageEh+0x148>)
 8002f64:	f002 fb5b 	bl	800561e <HAL_UART_Transmit>
}
 8002f68:	e05e      	b.n	8003028 <_ZN10IridiumSBD19iridiumErrorMessageEh+0x130>
	else if (error == ISBD_NO_MODEM_DETECTED){
 8002f6a:	78fb      	ldrb	r3, [r7, #3]
 8002f6c:	2b05      	cmp	r3, #5
 8002f6e:	d107      	bne.n	8002f80 <_ZN10IridiumSBD19iridiumErrorMessageEh+0x88>
	   	HAL_UART_Transmit(&(this->uart),(uint8_t*) "\r\nNo modem detected: check wiring.", 36, HAL_MAX_DELAY);
 8002f70:	6878      	ldr	r0, [r7, #4]
 8002f72:	f04f 33ff 	mov.w	r3, #4294967295
 8002f76:	2224      	movs	r2, #36	; 0x24
 8002f78:	4932      	ldr	r1, [pc, #200]	; (8003044 <_ZN10IridiumSBD19iridiumErrorMessageEh+0x14c>)
 8002f7a:	f002 fb50 	bl	800561e <HAL_UART_Transmit>
}
 8002f7e:	e053      	b.n	8003028 <_ZN10IridiumSBD19iridiumErrorMessageEh+0x130>
	else if (error == ISBD_SBDIX_FATAL_ERROR){
 8002f80:	78fb      	ldrb	r3, [r7, #3]
 8002f82:	2b06      	cmp	r3, #6
 8002f84:	d107      	bne.n	8002f96 <_ZN10IridiumSBD19iridiumErrorMessageEh+0x9e>
	   	HAL_UART_Transmit(&(this->uart),(uint8_t*) "SDBIX Fatal Error\r\n", 21, HAL_MAX_DELAY);
 8002f86:	6878      	ldr	r0, [r7, #4]
 8002f88:	f04f 33ff 	mov.w	r3, #4294967295
 8002f8c:	2215      	movs	r2, #21
 8002f8e:	492e      	ldr	r1, [pc, #184]	; (8003048 <_ZN10IridiumSBD19iridiumErrorMessageEh+0x150>)
 8002f90:	f002 fb45 	bl	800561e <HAL_UART_Transmit>
}
 8002f94:	e048      	b.n	8003028 <_ZN10IridiumSBD19iridiumErrorMessageEh+0x130>
	else if (error == ISBD_SENDRECEIVE_TIMEOUT){
 8002f96:	78fb      	ldrb	r3, [r7, #3]
 8002f98:	2b07      	cmp	r3, #7
 8002f9a:	d107      	bne.n	8002fac <_ZN10IridiumSBD19iridiumErrorMessageEh+0xb4>
	   	HAL_UART_Transmit(&(this->uart),(uint8_t*) "Send-Receive Timeout\r\n", 24, HAL_MAX_DELAY);
 8002f9c:	6878      	ldr	r0, [r7, #4]
 8002f9e:	f04f 33ff 	mov.w	r3, #4294967295
 8002fa2:	2218      	movs	r2, #24
 8002fa4:	4929      	ldr	r1, [pc, #164]	; (800304c <_ZN10IridiumSBD19iridiumErrorMessageEh+0x154>)
 8002fa6:	f002 fb3a 	bl	800561e <HAL_UART_Transmit>
}
 8002faa:	e03d      	b.n	8003028 <_ZN10IridiumSBD19iridiumErrorMessageEh+0x130>
	else if (error == ISBD_RX_OVERFLOW){
 8002fac:	78fb      	ldrb	r3, [r7, #3]
 8002fae:	2b08      	cmp	r3, #8
 8002fb0:	d107      	bne.n	8002fc2 <_ZN10IridiumSBD19iridiumErrorMessageEh+0xca>
		HAL_UART_Transmit(&(this->uart),(uint8_t*) "RX Overflow\r\n", 15, HAL_MAX_DELAY);
 8002fb2:	6878      	ldr	r0, [r7, #4]
 8002fb4:	f04f 33ff 	mov.w	r3, #4294967295
 8002fb8:	220f      	movs	r2, #15
 8002fba:	4925      	ldr	r1, [pc, #148]	; (8003050 <_ZN10IridiumSBD19iridiumErrorMessageEh+0x158>)
 8002fbc:	f002 fb2f 	bl	800561e <HAL_UART_Transmit>
}
 8002fc0:	e032      	b.n	8003028 <_ZN10IridiumSBD19iridiumErrorMessageEh+0x130>
	else if (error == ISBD_REENTRANT){
 8002fc2:	78fb      	ldrb	r3, [r7, #3]
 8002fc4:	2b09      	cmp	r3, #9
 8002fc6:	d107      	bne.n	8002fd8 <_ZN10IridiumSBD19iridiumErrorMessageEh+0xe0>
		HAL_UART_Transmit(&(this->uart),(uint8_t*) "REENTRANT\r\n", 13, HAL_MAX_DELAY);
 8002fc8:	6878      	ldr	r0, [r7, #4]
 8002fca:	f04f 33ff 	mov.w	r3, #4294967295
 8002fce:	220d      	movs	r2, #13
 8002fd0:	4920      	ldr	r1, [pc, #128]	; (8003054 <_ZN10IridiumSBD19iridiumErrorMessageEh+0x15c>)
 8002fd2:	f002 fb24 	bl	800561e <HAL_UART_Transmit>
}
 8002fd6:	e027      	b.n	8003028 <_ZN10IridiumSBD19iridiumErrorMessageEh+0x130>
	else if (error == ISBD_IS_ASLEEP){
 8002fd8:	78fb      	ldrb	r3, [r7, #3]
 8002fda:	2b0a      	cmp	r3, #10
 8002fdc:	d107      	bne.n	8002fee <_ZN10IridiumSBD19iridiumErrorMessageEh+0xf6>
	   	HAL_UART_Transmit(&(this->uart),(uint8_t*) "Is Asleep\r\n", 13, HAL_MAX_DELAY);
 8002fde:	6878      	ldr	r0, [r7, #4]
 8002fe0:	f04f 33ff 	mov.w	r3, #4294967295
 8002fe4:	220d      	movs	r2, #13
 8002fe6:	491c      	ldr	r1, [pc, #112]	; (8003058 <_ZN10IridiumSBD19iridiumErrorMessageEh+0x160>)
 8002fe8:	f002 fb19 	bl	800561e <HAL_UART_Transmit>
}
 8002fec:	e01c      	b.n	8003028 <_ZN10IridiumSBD19iridiumErrorMessageEh+0x130>
	else if (error == ISBD_NO_SLEEP_PIN){
 8002fee:	78fb      	ldrb	r3, [r7, #3]
 8002ff0:	2b0b      	cmp	r3, #11
 8002ff2:	d107      	bne.n	8003004 <_ZN10IridiumSBD19iridiumErrorMessageEh+0x10c>
	   	HAL_UART_Transmit(&(this->uart),(uint8_t*) "No Sleep Pin\r\n", 16, HAL_MAX_DELAY);
 8002ff4:	6878      	ldr	r0, [r7, #4]
 8002ff6:	f04f 33ff 	mov.w	r3, #4294967295
 8002ffa:	2210      	movs	r2, #16
 8002ffc:	4917      	ldr	r1, [pc, #92]	; (800305c <_ZN10IridiumSBD19iridiumErrorMessageEh+0x164>)
 8002ffe:	f002 fb0e 	bl	800561e <HAL_UART_Transmit>
}
 8003002:	e011      	b.n	8003028 <_ZN10IridiumSBD19iridiumErrorMessageEh+0x130>
	else if(error == 20){
 8003004:	78fb      	ldrb	r3, [r7, #3]
 8003006:	2b14      	cmp	r3, #20
 8003008:	d107      	bne.n	800301a <_ZN10IridiumSBD19iridiumErrorMessageEh+0x122>
		HAL_UART_Transmit(&(this->uart),(uint8_t*) "DEBUG LINE REACHED\r\n", 22, HAL_MAX_DELAY);
 800300a:	6878      	ldr	r0, [r7, #4]
 800300c:	f04f 33ff 	mov.w	r3, #4294967295
 8003010:	2216      	movs	r2, #22
 8003012:	4913      	ldr	r1, [pc, #76]	; (8003060 <_ZN10IridiumSBD19iridiumErrorMessageEh+0x168>)
 8003014:	f002 fb03 	bl	800561e <HAL_UART_Transmit>
}
 8003018:	e006      	b.n	8003028 <_ZN10IridiumSBD19iridiumErrorMessageEh+0x130>
		HAL_UART_Transmit(&(this->uart),(uint8_t*) "UNKNOWN\r\n", 11, HAL_MAX_DELAY);
 800301a:	6878      	ldr	r0, [r7, #4]
 800301c:	f04f 33ff 	mov.w	r3, #4294967295
 8003020:	220b      	movs	r2, #11
 8003022:	4910      	ldr	r1, [pc, #64]	; (8003064 <_ZN10IridiumSBD19iridiumErrorMessageEh+0x16c>)
 8003024:	f002 fafb 	bl	800561e <HAL_UART_Transmit>
}
 8003028:	bf00      	nop
 800302a:	3708      	adds	r7, #8
 800302c:	46bd      	mov	sp, r7
 800302e:	bd80      	pop	{r7, pc}
 8003030:	0800aa30 	.word	0x0800aa30
 8003034:	0800aa3c 	.word	0x0800aa3c
 8003038:	0800aa4c 	.word	0x0800aa4c
 800303c:	0800aa60 	.word	0x0800aa60
 8003040:	0800aa74 	.word	0x0800aa74
 8003044:	0800aa80 	.word	0x0800aa80
 8003048:	0800aaa4 	.word	0x0800aaa4
 800304c:	0800aab8 	.word	0x0800aab8
 8003050:	0800aad0 	.word	0x0800aad0
 8003054:	0800aae0 	.word	0x0800aae0
 8003058:	0800aaec 	.word	0x0800aaec
 800305c:	0800aaf8 	.word	0x0800aaf8
 8003060:	0800ab08 	.word	0x0800ab08
 8003064:	0800ab20 	.word	0x0800ab20

08003068 <_Z10st_pinModeP12GPIO_TypeDefhi>:


//Define a version of pinMode for st to convert arduino's pinMode with macro
void st_pinMode(GPIO_TypeDef* PIN_NAME_GPIO_Port,uint8_t PIN_NAME_Pin,int i){
 8003068:	b580      	push	{r7, lr}
 800306a:	b08a      	sub	sp, #40	; 0x28
 800306c:	af00      	add	r7, sp, #0
 800306e:	60f8      	str	r0, [r7, #12]
 8003070:	460b      	mov	r3, r1
 8003072:	607a      	str	r2, [r7, #4]
 8003074:	72fb      	strb	r3, [r7, #11]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003076:	f107 0314 	add.w	r3, r7, #20
 800307a:	2200      	movs	r2, #0
 800307c:	601a      	str	r2, [r3, #0]
 800307e:	605a      	str	r2, [r3, #4]
 8003080:	609a      	str	r2, [r3, #8]
 8003082:	60da      	str	r2, [r3, #12]
 8003084:	611a      	str	r2, [r3, #16]
	/*Configure GPIO pin Output Level */
	if (i==1){
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	2b01      	cmp	r3, #1
 800308a:	d106      	bne.n	800309a <_Z10st_pinModeP12GPIO_TypeDefhi+0x32>
		HAL_GPIO_WritePin(PIN_NAME_GPIO_Port, PIN_NAME_Pin, GPIO_PIN_RESET);
 800308c:	7afb      	ldrb	r3, [r7, #11]
 800308e:	b29b      	uxth	r3, r3
 8003090:	2200      	movs	r2, #0
 8003092:	4619      	mov	r1, r3
 8003094:	68f8      	ldr	r0, [r7, #12]
 8003096:	f001 f897 	bl	80041c8 <HAL_GPIO_WritePin>
	}
	/*Configure GPIO pin */
	GPIO_InitStruct.Pin = PIN_NAME_Pin;
 800309a:	7afb      	ldrb	r3, [r7, #11]
 800309c:	617b      	str	r3, [r7, #20]
	if (i==1) {
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	2b01      	cmp	r3, #1
 80030a2:	d102      	bne.n	80030aa <_Z10st_pinModeP12GPIO_TypeDefhi+0x42>
		GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80030a4:	2301      	movs	r3, #1
 80030a6:	61bb      	str	r3, [r7, #24]
 80030a8:	e001      	b.n	80030ae <_Z10st_pinModeP12GPIO_TypeDefhi+0x46>
	}
	else{
		GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80030aa:	2300      	movs	r3, #0
 80030ac:	61bb      	str	r3, [r7, #24]
	}
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030ae:	2300      	movs	r3, #0
 80030b0:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80030b2:	2300      	movs	r3, #0
 80030b4:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(PIN_NAME_GPIO_Port, &GPIO_InitStruct);
 80030b6:	f107 0314 	add.w	r3, r7, #20
 80030ba:	4619      	mov	r1, r3
 80030bc:	68f8      	ldr	r0, [r7, #12]
 80030be:	f000 fed7 	bl	8003e70 <HAL_GPIO_Init>
}
 80030c2:	bf00      	nop
 80030c4:	3728      	adds	r7, #40	; 0x28
 80030c6:	46bd      	mov	sp, r7
 80030c8:	bd80      	pop	{r7, pc}

080030ca <_ZN5Print5writeEPKc>:
  
    int getWriteError() { return write_error; }
    void clearWriteError() { setWriteError(0); }
  
    virtual size_t write(uint8_t) = 0;
    size_t write(const char *str) {
 80030ca:	b590      	push	{r4, r7, lr}
 80030cc:	b083      	sub	sp, #12
 80030ce:	af00      	add	r7, sp, #0
 80030d0:	6078      	str	r0, [r7, #4]
 80030d2:	6039      	str	r1, [r7, #0]
      if (str == NULL) return 0;
 80030d4:	683b      	ldr	r3, [r7, #0]
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	d101      	bne.n	80030de <_ZN5Print5writeEPKc+0x14>
 80030da:	2300      	movs	r3, #0
 80030dc:	e00d      	b.n	80030fa <_ZN5Print5writeEPKc+0x30>
      return write((const uint8_t *)str, strlen(str));
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	3304      	adds	r3, #4
 80030e4:	681c      	ldr	r4, [r3, #0]
 80030e6:	6838      	ldr	r0, [r7, #0]
 80030e8:	f7fd f89c 	bl	8000224 <strlen>
 80030ec:	4603      	mov	r3, r0
 80030ee:	461a      	mov	r2, r3
 80030f0:	6839      	ldr	r1, [r7, #0]
 80030f2:	6878      	ldr	r0, [r7, #4]
 80030f4:	47a0      	blx	r4
 80030f6:	4603      	mov	r3, r0
 80030f8:	bf00      	nop
    }
 80030fa:	4618      	mov	r0, r3
 80030fc:	370c      	adds	r7, #12
 80030fe:	46bd      	mov	sp, r7
 8003100:	bd90      	pop	{r4, r7, pc}

08003102 <_ZN5Print5writeEPKhj>:

// Public Methods //////////////////////////////////////////////////////////////

/* default implementation: may be overridden */
size_t Print::write(const uint8_t *buffer, size_t size)
{
 8003102:	b580      	push	{r7, lr}
 8003104:	b086      	sub	sp, #24
 8003106:	af00      	add	r7, sp, #0
 8003108:	60f8      	str	r0, [r7, #12]
 800310a:	60b9      	str	r1, [r7, #8]
 800310c:	607a      	str	r2, [r7, #4]
  size_t n = 0;
 800310e:	2300      	movs	r3, #0
 8003110:	617b      	str	r3, [r7, #20]
  while (size--) {
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	1e5a      	subs	r2, r3, #1
 8003116:	607a      	str	r2, [r7, #4]
 8003118:	2b00      	cmp	r3, #0
 800311a:	bf14      	ite	ne
 800311c:	2301      	movne	r3, #1
 800311e:	2300      	moveq	r3, #0
 8003120:	b2db      	uxtb	r3, r3
 8003122:	2b00      	cmp	r3, #0
 8003124:	d00e      	beq.n	8003144 <_ZN5Print5writeEPKhj+0x42>
    n += write(*buffer++);
 8003126:	68fb      	ldr	r3, [r7, #12]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	681a      	ldr	r2, [r3, #0]
 800312c:	68bb      	ldr	r3, [r7, #8]
 800312e:	1c59      	adds	r1, r3, #1
 8003130:	60b9      	str	r1, [r7, #8]
 8003132:	781b      	ldrb	r3, [r3, #0]
 8003134:	4619      	mov	r1, r3
 8003136:	68f8      	ldr	r0, [r7, #12]
 8003138:	4790      	blx	r2
 800313a:	4602      	mov	r2, r0
 800313c:	697b      	ldr	r3, [r7, #20]
 800313e:	4413      	add	r3, r2
 8003140:	617b      	str	r3, [r7, #20]
  while (size--) {
 8003142:	e7e6      	b.n	8003112 <_ZN5Print5writeEPKhj+0x10>
  }
  return n;
 8003144:	697b      	ldr	r3, [r7, #20]
}
 8003146:	4618      	mov	r0, r3
 8003148:	3718      	adds	r7, #24
 800314a:	46bd      	mov	sp, r7
 800314c:	bd80      	pop	{r7, pc}

0800314e <_ZN5Print5printEPK19__FlashStringHelper>:

size_t Print::print(const __FlashStringHelper *ifsh)
{
 800314e:	b580      	push	{r7, lr}
 8003150:	b082      	sub	sp, #8
 8003152:	af00      	add	r7, sp, #0
 8003154:	6078      	str	r0, [r7, #4]
 8003156:	6039      	str	r1, [r7, #0]
  return print(reinterpret_cast<const char *>(ifsh));
 8003158:	6839      	ldr	r1, [r7, #0]
 800315a:	6878      	ldr	r0, [r7, #4]
 800315c:	f000 f805 	bl	800316a <_ZN5Print5printEPKc>
 8003160:	4603      	mov	r3, r0
}
 8003162:	4618      	mov	r0, r3
 8003164:	3708      	adds	r7, #8
 8003166:	46bd      	mov	sp, r7
 8003168:	bd80      	pop	{r7, pc}

0800316a <_ZN5Print5printEPKc>:
{
  return write(s.c_str(), s.length());
}

size_t Print::print(const char str[])
{
 800316a:	b580      	push	{r7, lr}
 800316c:	b082      	sub	sp, #8
 800316e:	af00      	add	r7, sp, #0
 8003170:	6078      	str	r0, [r7, #4]
 8003172:	6039      	str	r1, [r7, #0]
  return write(str);
 8003174:	6839      	ldr	r1, [r7, #0]
 8003176:	6878      	ldr	r0, [r7, #4]
 8003178:	f7ff ffa7 	bl	80030ca <_ZN5Print5writeEPKc>
 800317c:	4603      	mov	r3, r0
}
 800317e:	4618      	mov	r0, r3
 8003180:	3708      	adds	r7, #8
 8003182:	46bd      	mov	sp, r7
 8003184:	bd80      	pop	{r7, pc}
	...

08003188 <_ZN5PrintC1Ev>:
    Print() : write_error(0) {}
 8003188:	b480      	push	{r7}
 800318a:	b083      	sub	sp, #12
 800318c:	af00      	add	r7, sp, #0
 800318e:	6078      	str	r0, [r7, #4]
 8003190:	4a06      	ldr	r2, [pc, #24]	; (80031ac <_ZN5PrintC1Ev+0x24>)
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	601a      	str	r2, [r3, #0]
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	2200      	movs	r2, #0
 800319a:	605a      	str	r2, [r3, #4]
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	4618      	mov	r0, r3
 80031a0:	370c      	adds	r7, #12
 80031a2:	46bd      	mov	sp, r7
 80031a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031a8:	4770      	bx	lr
 80031aa:	bf00      	nop
 80031ac:	0800ab64 	.word	0x0800ab64

080031b0 <_ZN6StreamC1Ev>:
    virtual int available() = 0;
    virtual int read() = 0;
    virtual int peek() = 0;
    virtual void flush() = 0;

    Stream() {_timeout=1000;}
 80031b0:	b580      	push	{r7, lr}
 80031b2:	b082      	sub	sp, #8
 80031b4:	af00      	add	r7, sp, #0
 80031b6:	6078      	str	r0, [r7, #4]
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	4618      	mov	r0, r3
 80031bc:	f7ff ffe4 	bl	8003188 <_ZN5PrintC1Ev>
 80031c0:	4a05      	ldr	r2, [pc, #20]	; (80031d8 <_ZN6StreamC1Ev+0x28>)
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	601a      	str	r2, [r3, #0]
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80031cc:	609a      	str	r2, [r3, #8]
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	4618      	mov	r0, r3
 80031d2:	3708      	adds	r7, #8
 80031d4:	46bd      	mov	sp, r7
 80031d6:	bd80      	pop	{r7, pc}
 80031d8:	0800ab94 	.word	0x0800ab94

080031dc <_ZN7TwoWireC1EP11I2C_TypeDef>:

#define FLAG_TIMEOUT ((int)0x1000)
#define LONG_TIMEOUT ((int)0x8000)

// Constructors ////////////////////////////////////////////////////////////////
TwoWire::TwoWire(I2C_TypeDef *twi)
 80031dc:	b580      	push	{r7, lr}
 80031de:	b082      	sub	sp, #8
 80031e0:	af00      	add	r7, sp, #0
 80031e2:	6078      	str	r0, [r7, #4]
 80031e4:	6039      	str	r1, [r7, #0]
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	4618      	mov	r0, r3
 80031ea:	f7ff ffe1 	bl	80031b0 <_ZN6StreamC1Ev>
 80031ee:	4a16      	ldr	r2, [pc, #88]	; (8003248 <_ZN7TwoWireC1EP11I2C_TypeDef+0x6c>)
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	601a      	str	r2, [r3, #0]
{
  I2cHandle.Instance = twi;
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	683a      	ldr	r2, [r7, #0]
 80031f8:	63da      	str	r2, [r3, #60]	; 0x3c
  memset(rxBuffer, 0, BUFFER_LENGTH);
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	3390      	adds	r3, #144	; 0x90
 80031fe:	2220      	movs	r2, #32
 8003200:	2100      	movs	r1, #0
 8003202:	4618      	mov	r0, r3
 8003204:	f002 fe6e 	bl	8005ee4 <memset>
  rxBufferIndex = 0;
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	2200      	movs	r2, #0
 800320c:	f883 20b0 	strb.w	r2, [r3, #176]	; 0xb0
  rxBufferLength = 0;
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	2200      	movs	r2, #0
 8003214:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1
  txAddress = 0;
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	2200      	movs	r2, #0
 800321c:	741a      	strb	r2, [r3, #16]
  txBufferIndex = 0;
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	2200      	movs	r2, #0
 8003222:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
  txBufferLength = 0;
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	2200      	movs	r2, #0
 800322a:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32
  transmitting = 0;
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	2200      	movs	r2, #0
 8003232:	f883 2033 	strb.w	r2, [r3, #51]	; 0x33
  defaultAddress = 0x00;
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	2200      	movs	r2, #0
 800323a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
}
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	4618      	mov	r0, r3
 8003242:	3708      	adds	r7, #8
 8003244:	46bd      	mov	sp, r7
 8003246:	bd80      	pop	{r7, pc}
 8003248:	0800ab74 	.word	0x0800ab74

0800324c <_ZN7TwoWire11requestFromEhhh>:
  I2cHandle.Init.NoStretchMode   = I2C_NOSTRETCH_DISABLE;
  HAL_I2C_Init(&I2cHandle);
}

uint8_t TwoWire::requestFrom(uint8_t address, uint8_t quantity, uint8_t sendStop)
{
 800324c:	b580      	push	{r7, lr}
 800324e:	b086      	sub	sp, #24
 8003250:	af02      	add	r7, sp, #8
 8003252:	6078      	str	r0, [r7, #4]
 8003254:	4608      	mov	r0, r1
 8003256:	4611      	mov	r1, r2
 8003258:	461a      	mov	r2, r3
 800325a:	4603      	mov	r3, r0
 800325c:	70fb      	strb	r3, [r7, #3]
 800325e:	460b      	mov	r3, r1
 8003260:	70bb      	strb	r3, [r7, #2]
 8003262:	4613      	mov	r3, r2
 8003264:	707b      	strb	r3, [r7, #1]
  uint8_t ret_val;

  disableInterrupt();
 8003266:	6878      	ldr	r0, [r7, #4]
 8003268:	f000 fc24 	bl	8003ab4 <_ZN7TwoWire16disableInterruptEv>

  // clamp to buffer length
  if(quantity > BUFFER_LENGTH){
 800326c:	78bb      	ldrb	r3, [r7, #2]
 800326e:	2b20      	cmp	r3, #32
 8003270:	d901      	bls.n	8003276 <_ZN7TwoWire11requestFromEhhh+0x2a>
    quantity = BUFFER_LENGTH;
 8003272:	2320      	movs	r3, #32
 8003274:	70bb      	strb	r3, [r7, #2]
  }
  // perform blocking read into buffer
  int read = i2c_master_read((address << 1), (char *)rxBuffer, quantity, sendStop);
 8003276:	78fb      	ldrb	r3, [r7, #3]
 8003278:	005b      	lsls	r3, r3, #1
 800327a:	b2d9      	uxtb	r1, r3
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	f103 0290 	add.w	r2, r3, #144	; 0x90
 8003282:	78b8      	ldrb	r0, [r7, #2]
 8003284:	787b      	ldrb	r3, [r7, #1]
 8003286:	9300      	str	r3, [sp, #0]
 8003288:	4603      	mov	r3, r0
 800328a:	6878      	ldr	r0, [r7, #4]
 800328c:	f000 f9cf 	bl	800362e <_ZN7TwoWire15i2c_master_readEhPchh>
 8003290:	60b8      	str	r0, [r7, #8]

  if(read < 0)
 8003292:	68bb      	ldr	r3, [r7, #8]
 8003294:	2b00      	cmp	r3, #0
 8003296:	da02      	bge.n	800329e <_ZN7TwoWire11requestFromEhhh+0x52>
  {
    ret_val = 0;
 8003298:	2300      	movs	r3, #0
 800329a:	73fb      	strb	r3, [r7, #15]
 800329c:	e001      	b.n	80032a2 <_ZN7TwoWire11requestFromEhhh+0x56>
  }else
  {
    ret_val = read;
 800329e:	68bb      	ldr	r3, [r7, #8]
 80032a0:	73fb      	strb	r3, [r7, #15]
  }

  // set rx buffer iterator vars
  rxBufferIndex = 0;
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	2200      	movs	r2, #0
 80032a6:	f883 20b0 	strb.w	r2, [r3, #176]	; 0xb0
  rxBufferLength = ret_val;
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	7bfa      	ldrb	r2, [r7, #15]
 80032ae:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1

  enableInterrupt();
 80032b2:	6878      	ldr	r0, [r7, #4]
 80032b4:	f000 fbcc 	bl	8003a50 <_ZN7TwoWire15enableInterruptEv>

  return ret_val;
 80032b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80032ba:	4618      	mov	r0, r3
 80032bc:	3710      	adds	r7, #16
 80032be:	46bd      	mov	sp, r7
 80032c0:	bd80      	pop	{r7, pc}

080032c2 <_ZN7TwoWire11requestFromEhh>:

uint8_t TwoWire::requestFrom(uint8_t address, uint8_t quantity)
{
 80032c2:	b580      	push	{r7, lr}
 80032c4:	b082      	sub	sp, #8
 80032c6:	af00      	add	r7, sp, #0
 80032c8:	6078      	str	r0, [r7, #4]
 80032ca:	460b      	mov	r3, r1
 80032cc:	70fb      	strb	r3, [r7, #3]
 80032ce:	4613      	mov	r3, r2
 80032d0:	70bb      	strb	r3, [r7, #2]
  return requestFrom((uint8_t)address, (uint8_t)quantity, (uint8_t)true);
 80032d2:	78ba      	ldrb	r2, [r7, #2]
 80032d4:	78f9      	ldrb	r1, [r7, #3]
 80032d6:	2301      	movs	r3, #1
 80032d8:	6878      	ldr	r0, [r7, #4]
 80032da:	f7ff ffb7 	bl	800324c <_ZN7TwoWire11requestFromEhhh>
 80032de:	4603      	mov	r3, r0
}
 80032e0:	4618      	mov	r0, r3
 80032e2:	3708      	adds	r7, #8
 80032e4:	46bd      	mov	sp, r7
 80032e6:	bd80      	pop	{r7, pc}

080032e8 <_ZN7TwoWire17beginTransmissionEh>:
{
  return requestFrom((uint8_t)address, (uint8_t)quantity, (uint8_t)sendStop);
}

void TwoWire::beginTransmission(uint8_t address)
{
 80032e8:	b480      	push	{r7}
 80032ea:	b083      	sub	sp, #12
 80032ec:	af00      	add	r7, sp, #0
 80032ee:	6078      	str	r0, [r7, #4]
 80032f0:	460b      	mov	r3, r1
 80032f2:	70fb      	strb	r3, [r7, #3]
  // indicate that we are transmitting
  transmitting = 1;
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	2201      	movs	r2, #1
 80032f8:	f883 2033 	strb.w	r2, [r3, #51]	; 0x33
  // set address of targeted slave
  txAddress = address;
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	78fa      	ldrb	r2, [r7, #3]
 8003300:	741a      	strb	r2, [r3, #16]
  // reset tx buffer iterator vars
  txBufferIndex = 0;
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	2200      	movs	r2, #0
 8003306:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
  txBufferLength = 0;
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	2200      	movs	r2, #0
 800330e:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32
}
 8003312:	bf00      	nop
 8003314:	370c      	adds	r7, #12
 8003316:	46bd      	mov	sp, r7
 8003318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800331c:	4770      	bx	lr

0800331e <_ZN7TwoWire15endTransmissionEh>:
//  is very possible to leave the bus in a hung state if
//  no call to endTransmission(true) is made. Some I2C
//  devices will behave oddly if they do not see a STOP.
//
uint8_t TwoWire::endTransmission(uint8_t sendStop)
{
 800331e:	b580      	push	{r7, lr}
 8003320:	b086      	sub	sp, #24
 8003322:	af02      	add	r7, sp, #8
 8003324:	6078      	str	r0, [r7, #4]
 8003326:	460b      	mov	r3, r1
 8003328:	70fb      	strb	r3, [r7, #3]
  // transmit buffer (blocking)
  disableInterrupt();
 800332a:	6878      	ldr	r0, [r7, #4]
 800332c:	f000 fbc2 	bl	8003ab4 <_ZN7TwoWire16disableInterruptEv>

  int8_t ret = i2c_master_write((txAddress << 1), (const char *)txBuffer, txBufferLength, sendStop);
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	7c1b      	ldrb	r3, [r3, #16]
 8003334:	0059      	lsls	r1, r3, #1
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	f103 0211 	add.w	r2, r3, #17
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 8003342:	4618      	mov	r0, r3
 8003344:	78fb      	ldrb	r3, [r7, #3]
 8003346:	9300      	str	r3, [sp, #0]
 8003348:	4603      	mov	r3, r0
 800334a:	6878      	ldr	r0, [r7, #4]
 800334c:	f000 fa00 	bl	8003750 <_ZN7TwoWire16i2c_master_writeEiPKcii>
 8003350:	4603      	mov	r3, r0
 8003352:	73fb      	strb	r3, [r7, #15]
  // reset tx buffer iterator vars
  txBufferIndex = 0;
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	2200      	movs	r2, #0
 8003358:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
  txBufferLength = 0;
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	2200      	movs	r2, #0
 8003360:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32
  // indicate that we are done transmitting
  transmitting = 0;
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	2200      	movs	r2, #0
 8003368:	f883 2033 	strb.w	r2, [r3, #51]	; 0x33

  enableInterrupt();
 800336c:	6878      	ldr	r0, [r7, #4]
 800336e:	f000 fb6f 	bl	8003a50 <_ZN7TwoWire15enableInterruptEv>

  return ret;
 8003372:	7bfb      	ldrb	r3, [r7, #15]
}
 8003374:	4618      	mov	r0, r3
 8003376:	3710      	adds	r7, #16
 8003378:	46bd      	mov	sp, r7
 800337a:	bd80      	pop	{r7, pc}

0800337c <_ZN7TwoWire15endTransmissionEv>:

//  This provides backwards compatibility with the original
//  definition, and expected behaviour, of endTransmission
//
uint8_t TwoWire::endTransmission(void)
{
 800337c:	b580      	push	{r7, lr}
 800337e:	b082      	sub	sp, #8
 8003380:	af00      	add	r7, sp, #0
 8003382:	6078      	str	r0, [r7, #4]
  return endTransmission(true);
 8003384:	2101      	movs	r1, #1
 8003386:	6878      	ldr	r0, [r7, #4]
 8003388:	f7ff ffc9 	bl	800331e <_ZN7TwoWire15endTransmissionEh>
 800338c:	4603      	mov	r3, r0
}
 800338e:	4618      	mov	r0, r3
 8003390:	3708      	adds	r7, #8
 8003392:	46bd      	mov	sp, r7
 8003394:	bd80      	pop	{r7, pc}

08003396 <_ZN7TwoWire5writeEh>:

// must be called in:
// slave tx event callback
// or after beginTransmission(address)
size_t TwoWire::write(uint8_t data)
{
 8003396:	b580      	push	{r7, lr}
 8003398:	b082      	sub	sp, #8
 800339a:	af00      	add	r7, sp, #0
 800339c:	6078      	str	r0, [r7, #4]
 800339e:	460b      	mov	r3, r1
 80033a0:	70fb      	strb	r3, [r7, #3]
  if(transmitting){
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	f893 3033 	ldrb.w	r3, [r3, #51]	; 0x33
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	d01d      	beq.n	80033e8 <_ZN7TwoWire5writeEh+0x52>
    // in master transmitter mode
    // don't bother if buffer is full
    if(txBufferLength >= BUFFER_LENGTH){
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 80033b2:	2b1f      	cmp	r3, #31
 80033b4:	d901      	bls.n	80033ba <_ZN7TwoWire5writeEh+0x24>
      return 0;
 80033b6:	2300      	movs	r3, #0
 80033b8:	e028      	b.n	800340c <_ZN7TwoWire5writeEh+0x76>
    }
    // put byte in tx buffer
    txBuffer[txBufferIndex] = data;
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 80033c0:	4619      	mov	r1, r3
 80033c2:	78fa      	ldrb	r2, [r7, #3]
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	440b      	add	r3, r1
 80033c8:	745a      	strb	r2, [r3, #17]
    ++txBufferIndex;
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 80033d0:	3301      	adds	r3, #1
 80033d2:	b2da      	uxtb	r2, r3
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
    // update amount in buffer
    txBufferLength = txBufferIndex;
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	f893 2031 	ldrb.w	r2, [r3, #49]	; 0x31
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32
 80033e6:	e010      	b.n	800340a <_ZN7TwoWire5writeEh+0x74>
  }else{
    // in slave send mode
  // transmit buffer (blocking)
    disableInterrupt();
 80033e8:	6878      	ldr	r0, [r7, #4]
 80033ea:	f000 fb63 	bl	8003ab4 <_ZN7TwoWire16disableInterruptEv>

    // reply to master
  i2c_slave_write((const char *)&data, 1);
 80033ee:	1cfb      	adds	r3, r7, #3
 80033f0:	2201      	movs	r2, #1
 80033f2:	4619      	mov	r1, r3
 80033f4:	6878      	ldr	r0, [r7, #4]
 80033f6:	f000 fa95 	bl	8003924 <_ZN7TwoWire15i2c_slave_writeEPKci>

  enableInterrupt();
 80033fa:	6878      	ldr	r0, [r7, #4]
 80033fc:	f000 fb28 	bl	8003a50 <_ZN7TwoWire15enableInterruptEv>

  HAL_I2C_EnableListen_IT(&I2cHandle);
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	333c      	adds	r3, #60	; 0x3c
 8003404:	4618      	mov	r0, r3
 8003406:	f001 f83d 	bl	8004484 <HAL_I2C_EnableListen_IT>
  }
  return 1;
 800340a:	2301      	movs	r3, #1
}
 800340c:	4618      	mov	r0, r3
 800340e:	3708      	adds	r7, #8
 8003410:	46bd      	mov	sp, r7
 8003412:	bd80      	pop	{r7, pc}

08003414 <_ZN7TwoWire5writeEPKhj>:

// must be called in:
// slave tx event callback
// or after beginTransmission(address)
size_t TwoWire::write(const uint8_t *data, size_t quantity)
{
 8003414:	b580      	push	{r7, lr}
 8003416:	b086      	sub	sp, #24
 8003418:	af00      	add	r7, sp, #0
 800341a:	60f8      	str	r0, [r7, #12]
 800341c:	60b9      	str	r1, [r7, #8]
 800341e:	607a      	str	r2, [r7, #4]
  if(transmitting){
 8003420:	68fb      	ldr	r3, [r7, #12]
 8003422:	f893 3033 	ldrb.w	r3, [r3, #51]	; 0x33
 8003426:	2b00      	cmp	r3, #0
 8003428:	d013      	beq.n	8003452 <_ZN7TwoWire5writeEPKhj+0x3e>
  // in master transmitter mode
    for(size_t i = 0; i < quantity; ++i){
 800342a:	2300      	movs	r3, #0
 800342c:	617b      	str	r3, [r7, #20]
 800342e:	697a      	ldr	r2, [r7, #20]
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	429a      	cmp	r2, r3
 8003434:	d21e      	bcs.n	8003474 <_ZN7TwoWire5writeEPKhj+0x60>
      write(data[i]);
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	68b9      	ldr	r1, [r7, #8]
 800343e:	697a      	ldr	r2, [r7, #20]
 8003440:	440a      	add	r2, r1
 8003442:	7812      	ldrb	r2, [r2, #0]
 8003444:	4611      	mov	r1, r2
 8003446:	68f8      	ldr	r0, [r7, #12]
 8003448:	4798      	blx	r3
    for(size_t i = 0; i < quantity; ++i){
 800344a:	697b      	ldr	r3, [r7, #20]
 800344c:	3301      	adds	r3, #1
 800344e:	617b      	str	r3, [r7, #20]
 8003450:	e7ed      	b.n	800342e <_ZN7TwoWire5writeEPKhj+0x1a>
    }
  }else{
    // in slave send mode
    // reply to master
  disableInterrupt();
 8003452:	68f8      	ldr	r0, [r7, #12]
 8003454:	f000 fb2e 	bl	8003ab4 <_ZN7TwoWire16disableInterruptEv>

  i2c_slave_write((const char *)data, quantity);
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	461a      	mov	r2, r3
 800345c:	68b9      	ldr	r1, [r7, #8]
 800345e:	68f8      	ldr	r0, [r7, #12]
 8003460:	f000 fa60 	bl	8003924 <_ZN7TwoWire15i2c_slave_writeEPKci>

  enableInterrupt();
 8003464:	68f8      	ldr	r0, [r7, #12]
 8003466:	f000 faf3 	bl	8003a50 <_ZN7TwoWire15enableInterruptEv>

  HAL_I2C_EnableListen_IT(&I2cHandle);
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	333c      	adds	r3, #60	; 0x3c
 800346e:	4618      	mov	r0, r3
 8003470:	f001 f808 	bl	8004484 <HAL_I2C_EnableListen_IT>
  }
  return quantity;
 8003474:	687b      	ldr	r3, [r7, #4]
}
 8003476:	4618      	mov	r0, r3
 8003478:	3718      	adds	r7, #24
 800347a:	46bd      	mov	sp, r7
 800347c:	bd80      	pop	{r7, pc}

0800347e <_ZN7TwoWire9availableEv>:

// must be called in:
// slave rx event callback
// or after requestFrom(address, numBytes)
int TwoWire::available(void)
{
 800347e:	b480      	push	{r7}
 8003480:	b083      	sub	sp, #12
 8003482:	af00      	add	r7, sp, #0
 8003484:	6078      	str	r0, [r7, #4]
  return rxBufferLength - rxBufferIndex;
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 800348c:	b2db      	uxtb	r3, r3
 800348e:	461a      	mov	r2, r3
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	f893 30b0 	ldrb.w	r3, [r3, #176]	; 0xb0
 8003496:	b2db      	uxtb	r3, r3
 8003498:	1ad3      	subs	r3, r2, r3
}
 800349a:	4618      	mov	r0, r3
 800349c:	370c      	adds	r7, #12
 800349e:	46bd      	mov	sp, r7
 80034a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034a4:	4770      	bx	lr

080034a6 <_ZN7TwoWire4readEv>:

// must be called in:
// slave rx event callback
// or after requestFrom(address, numBytes)
int TwoWire::read(void)
{
 80034a6:	b480      	push	{r7}
 80034a8:	b085      	sub	sp, #20
 80034aa:	af00      	add	r7, sp, #0
 80034ac:	6078      	str	r0, [r7, #4]
  int value = -1;
 80034ae:	f04f 33ff 	mov.w	r3, #4294967295
 80034b2:	60fb      	str	r3, [r7, #12]

  // get each successive byte on each call
  if(rxBufferIndex < rxBufferLength){
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	f893 30b0 	ldrb.w	r3, [r3, #176]	; 0xb0
 80034ba:	b2da      	uxtb	r2, r3
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 80034c2:	b2db      	uxtb	r3, r3
 80034c4:	429a      	cmp	r2, r3
 80034c6:	bf34      	ite	cc
 80034c8:	2301      	movcc	r3, #1
 80034ca:	2300      	movcs	r3, #0
 80034cc:	b2db      	uxtb	r3, r3
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	d012      	beq.n	80034f8 <_ZN7TwoWire4readEv+0x52>
    value = rxBuffer[rxBufferIndex];
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	f893 30b0 	ldrb.w	r3, [r3, #176]	; 0xb0
 80034d8:	b2db      	uxtb	r3, r3
 80034da:	461a      	mov	r2, r3
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	4413      	add	r3, r2
 80034e0:	f893 3090 	ldrb.w	r3, [r3, #144]	; 0x90
 80034e4:	60fb      	str	r3, [r7, #12]
    ++rxBufferIndex;
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	f893 30b0 	ldrb.w	r3, [r3, #176]	; 0xb0
 80034ec:	b2db      	uxtb	r3, r3
 80034ee:	3301      	adds	r3, #1
 80034f0:	b2da      	uxtb	r2, r3
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	f883 20b0 	strb.w	r2, [r3, #176]	; 0xb0
  }

  return value;
 80034f8:	68fb      	ldr	r3, [r7, #12]
}
 80034fa:	4618      	mov	r0, r3
 80034fc:	3714      	adds	r7, #20
 80034fe:	46bd      	mov	sp, r7
 8003500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003504:	4770      	bx	lr

08003506 <_ZN7TwoWire4peekEv>:

// must be called in:
// slave rx event callback
// or after requestFrom(address, numBytes)
int TwoWire::peek(void)
{
 8003506:	b480      	push	{r7}
 8003508:	b085      	sub	sp, #20
 800350a:	af00      	add	r7, sp, #0
 800350c:	6078      	str	r0, [r7, #4]
  int value = -1;
 800350e:	f04f 33ff 	mov.w	r3, #4294967295
 8003512:	60fb      	str	r3, [r7, #12]

  if(rxBufferIndex < rxBufferLength){
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	f893 30b0 	ldrb.w	r3, [r3, #176]	; 0xb0
 800351a:	b2da      	uxtb	r2, r3
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 8003522:	b2db      	uxtb	r3, r3
 8003524:	429a      	cmp	r2, r3
 8003526:	bf34      	ite	cc
 8003528:	2301      	movcc	r3, #1
 800352a:	2300      	movcs	r3, #0
 800352c:	b2db      	uxtb	r3, r3
 800352e:	2b00      	cmp	r3, #0
 8003530:	d009      	beq.n	8003546 <_ZN7TwoWire4peekEv+0x40>
    value = rxBuffer[rxBufferIndex];
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	f893 30b0 	ldrb.w	r3, [r3, #176]	; 0xb0
 8003538:	b2db      	uxtb	r3, r3
 800353a:	461a      	mov	r2, r3
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	4413      	add	r3, r2
 8003540:	f893 3090 	ldrb.w	r3, [r3, #144]	; 0x90
 8003544:	60fb      	str	r3, [r7, #12]
  }

  return value;
 8003546:	68fb      	ldr	r3, [r7, #12]
}
 8003548:	4618      	mov	r0, r3
 800354a:	3714      	adds	r7, #20
 800354c:	46bd      	mov	sp, r7
 800354e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003552:	4770      	bx	lr

08003554 <_ZN7TwoWire5flushEv>:

void TwoWire::flush(void)
{
 8003554:	b480      	push	{r7}
 8003556:	b083      	sub	sp, #12
 8003558:	af00      	add	r7, sp, #0
 800355a:	6078      	str	r0, [r7, #4]
  // XXX: to be implemented.
}
 800355c:	bf00      	nop
 800355e:	370c      	adds	r7, #12
 8003560:	46bd      	mov	sp, r7
 8003562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003566:	4770      	bx	lr

08003568 <_ZN7TwoWire16i2c_master_startEv>:
{
  user_onRequest = function;
}

int TwoWire::i2c_master_start()
{
 8003568:	b480      	push	{r7}
 800356a:	b085      	sub	sp, #20
 800356c:	af00      	add	r7, sp, #0
 800356e:	6078      	str	r0, [r7, #4]
    I2C_TypeDef *i2c = (I2C_TypeDef *)I2cHandle.Instance;
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003574:	60bb      	str	r3, [r7, #8]

    int timeout;

    // Clear Acknowledge failure flag
    __HAL_I2C_CLEAR_FLAG(&I2cHandle, I2C_FLAG_AF);
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800357a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800357e:	615a      	str	r2, [r3, #20]

    // Wait the STOP condition has been previously correctly sent
  // This timeout can be avoid in some specific cases by simply clearing the STOP bit
    timeout = FLAG_TIMEOUT;
 8003580:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003584:	60fb      	str	r3, [r7, #12]
    while ((i2c->CR1 & I2C_CR1_STOP) == I2C_CR1_STOP) {
 8003586:	68bb      	ldr	r3, [r7, #8]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800358e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003592:	bf0c      	ite	eq
 8003594:	2301      	moveq	r3, #1
 8003596:	2300      	movne	r3, #0
 8003598:	b2db      	uxtb	r3, r3
 800359a:	2b00      	cmp	r3, #0
 800359c:	d00b      	beq.n	80035b6 <_ZN7TwoWire16i2c_master_startEv+0x4e>
        if ((timeout--) == 0) {
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	1e5a      	subs	r2, r3, #1
 80035a2:	60fa      	str	r2, [r7, #12]
 80035a4:	2b00      	cmp	r3, #0
 80035a6:	bf0c      	ite	eq
 80035a8:	2301      	moveq	r3, #1
 80035aa:	2300      	movne	r3, #0
 80035ac:	b2db      	uxtb	r3, r3
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d0e9      	beq.n	8003586 <_ZN7TwoWire16i2c_master_startEv+0x1e>
            return 1;
 80035b2:	2301      	movs	r3, #1
 80035b4:	e021      	b.n	80035fa <_ZN7TwoWire16i2c_master_startEv+0x92>
        }
    }

    // Generate the START condition
    i2c->CR1 |= I2C_CR1_START;
 80035b6:	68bb      	ldr	r3, [r7, #8]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80035be:	68bb      	ldr	r3, [r7, #8]
 80035c0:	601a      	str	r2, [r3, #0]

    // Wait the START condition has been correctly sent
    timeout = FLAG_TIMEOUT;
 80035c2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80035c6:	60fb      	str	r3, [r7, #12]
    while (__HAL_I2C_GET_FLAG(&I2cHandle, I2C_FLAG_SB) == RESET) {
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80035cc:	695b      	ldr	r3, [r3, #20]
 80035ce:	f003 0301 	and.w	r3, r3, #1
 80035d2:	2b01      	cmp	r3, #1
 80035d4:	bf14      	ite	ne
 80035d6:	2301      	movne	r3, #1
 80035d8:	2300      	moveq	r3, #0
 80035da:	b2db      	uxtb	r3, r3
 80035dc:	2b00      	cmp	r3, #0
 80035de:	d00b      	beq.n	80035f8 <_ZN7TwoWire16i2c_master_startEv+0x90>
        if ((timeout--) == 0) {
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	1e5a      	subs	r2, r3, #1
 80035e4:	60fa      	str	r2, [r7, #12]
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	bf0c      	ite	eq
 80035ea:	2301      	moveq	r3, #1
 80035ec:	2300      	movne	r3, #0
 80035ee:	b2db      	uxtb	r3, r3
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	d0e9      	beq.n	80035c8 <_ZN7TwoWire16i2c_master_startEv+0x60>
            return 1;
 80035f4:	2301      	movs	r3, #1
 80035f6:	e000      	b.n	80035fa <_ZN7TwoWire16i2c_master_startEv+0x92>
        }
    }

    return 0;
 80035f8:	2300      	movs	r3, #0
}
 80035fa:	4618      	mov	r0, r3
 80035fc:	3714      	adds	r7, #20
 80035fe:	46bd      	mov	sp, r7
 8003600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003604:	4770      	bx	lr

08003606 <_ZN7TwoWire15i2c_master_stopEv>:

int TwoWire::i2c_master_stop()
{
 8003606:	b480      	push	{r7}
 8003608:	b085      	sub	sp, #20
 800360a:	af00      	add	r7, sp, #0
 800360c:	6078      	str	r0, [r7, #4]
  I2C_TypeDef *i2c = (I2C_TypeDef *)I2cHandle.Instance;
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003612:	60fb      	str	r3, [r7, #12]

    // Generate the STOP condition
    i2c->CR1 |= I2C_CR1_STOP;
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	601a      	str	r2, [r3, #0]

    return 0;
 8003620:	2300      	movs	r3, #0
}
 8003622:	4618      	mov	r0, r3
 8003624:	3714      	adds	r7, #20
 8003626:	46bd      	mov	sp, r7
 8003628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800362c:	4770      	bx	lr

0800362e <_ZN7TwoWire15i2c_master_readEhPchh>:

int TwoWire::i2c_master_read(uint8_t address, char *data, uint8_t length, uint8_t stop)
{
 800362e:	b580      	push	{r7, lr}
 8003630:	b08a      	sub	sp, #40	; 0x28
 8003632:	af00      	add	r7, sp, #0
 8003634:	60f8      	str	r0, [r7, #12]
 8003636:	607a      	str	r2, [r7, #4]
 8003638:	461a      	mov	r2, r3
 800363a:	460b      	mov	r3, r1
 800363c:	72fb      	strb	r3, [r7, #11]
 800363e:	4613      	mov	r3, r2
 8003640:	72bb      	strb	r3, [r7, #10]
    I2C_TypeDef *i2c = (I2C_TypeDef *)I2cHandle.Instance;
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003646:	61fb      	str	r3, [r7, #28]
    int timeout;
    int count;
    int value;
    int ret;

    i2c_master_start();
 8003648:	68f8      	ldr	r0, [r7, #12]
 800364a:	f7ff ff8d 	bl	8003568 <_ZN7TwoWire16i2c_master_startEv>

    // Wait until SB flag is set
    timeout = FLAG_TIMEOUT;
 800364e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003652:	627b      	str	r3, [r7, #36]	; 0x24
    while (__HAL_I2C_GET_FLAG(&I2cHandle, I2C_FLAG_SB) == RESET) {
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003658:	695b      	ldr	r3, [r3, #20]
 800365a:	f003 0301 	and.w	r3, r3, #1
 800365e:	2b01      	cmp	r3, #1
 8003660:	bf14      	ite	ne
 8003662:	2301      	movne	r3, #1
 8003664:	2300      	moveq	r3, #0
 8003666:	b2db      	uxtb	r3, r3
 8003668:	2b00      	cmp	r3, #0
 800366a:	d008      	beq.n	800367e <_ZN7TwoWire15i2c_master_readEhPchh+0x50>
        timeout--;
 800366c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800366e:	3b01      	subs	r3, #1
 8003670:	627b      	str	r3, [r7, #36]	; 0x24
        if (timeout == 0) {
 8003672:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003674:	2b00      	cmp	r3, #0
 8003676:	d1ed      	bne.n	8003654 <_ZN7TwoWire15i2c_master_readEhPchh+0x26>
            return -1;
 8003678:	f04f 33ff 	mov.w	r3, #4294967295
 800367c:	e064      	b.n	8003748 <_ZN7TwoWire15i2c_master_readEhPchh+0x11a>
        }
    }

    i2c->DR = __HAL_I2C_7BIT_ADD_READ(address);
 800367e:	7afb      	ldrb	r3, [r7, #11]
 8003680:	f043 0301 	orr.w	r3, r3, #1
 8003684:	b2db      	uxtb	r3, r3
 8003686:	461a      	mov	r2, r3
 8003688:	69fb      	ldr	r3, [r7, #28]
 800368a:	611a      	str	r2, [r3, #16]

    // Wait address is acknowledged
    timeout = FLAG_TIMEOUT;
 800368c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003690:	627b      	str	r3, [r7, #36]	; 0x24
    while (__HAL_I2C_GET_FLAG(&I2cHandle, I2C_FLAG_ADDR) == RESET) {
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003696:	695b      	ldr	r3, [r3, #20]
 8003698:	f003 0302 	and.w	r3, r3, #2
 800369c:	2b02      	cmp	r3, #2
 800369e:	bf14      	ite	ne
 80036a0:	2301      	movne	r3, #1
 80036a2:	2300      	moveq	r3, #0
 80036a4:	b2db      	uxtb	r3, r3
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	d008      	beq.n	80036bc <_ZN7TwoWire15i2c_master_readEhPchh+0x8e>
        timeout--;
 80036aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036ac:	3b01      	subs	r3, #1
 80036ae:	627b      	str	r3, [r7, #36]	; 0x24
        if (timeout == 0) {
 80036b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d1ed      	bne.n	8003692 <_ZN7TwoWire15i2c_master_readEhPchh+0x64>
            return -1;
 80036b6:	f04f 33ff 	mov.w	r3, #4294967295
 80036ba:	e045      	b.n	8003748 <_ZN7TwoWire15i2c_master_readEhPchh+0x11a>
        }
    }
    __HAL_I2C_CLEAR_ADDRFLAG(&I2cHandle);
 80036bc:	2300      	movs	r3, #0
 80036be:	613b      	str	r3, [r7, #16]
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80036c4:	695b      	ldr	r3, [r3, #20]
 80036c6:	613b      	str	r3, [r7, #16]
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80036cc:	699b      	ldr	r3, [r3, #24]
 80036ce:	613b      	str	r3, [r7, #16]
 80036d0:	693b      	ldr	r3, [r7, #16]

    // Read all bytes except last one
    for (count = 0; count < (length - 1); count++) {
 80036d2:	2300      	movs	r3, #0
 80036d4:	623b      	str	r3, [r7, #32]
 80036d6:	7abb      	ldrb	r3, [r7, #10]
 80036d8:	3b01      	subs	r3, #1
 80036da:	6a3a      	ldr	r2, [r7, #32]
 80036dc:	429a      	cmp	r2, r3
 80036de:	da17      	bge.n	8003710 <_ZN7TwoWire15i2c_master_readEhPchh+0xe2>
        ret = i2c_master_byte_read(&value, 0);
 80036e0:	f107 0314 	add.w	r3, r7, #20
 80036e4:	2200      	movs	r2, #0
 80036e6:	4619      	mov	r1, r3
 80036e8:	68f8      	ldr	r0, [r7, #12]
 80036ea:	f000 f8a4 	bl	8003836 <_ZN7TwoWire20i2c_master_byte_readEPii>
 80036ee:	61b8      	str	r0, [r7, #24]
        if(ret)
 80036f0:	69bb      	ldr	r3, [r7, #24]
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	d002      	beq.n	80036fc <_ZN7TwoWire15i2c_master_readEhPchh+0xce>
        {
          return -1;
 80036f6:	f04f 33ff 	mov.w	r3, #4294967295
 80036fa:	e025      	b.n	8003748 <_ZN7TwoWire15i2c_master_readEhPchh+0x11a>
        }
        data[count] = (char)value;
 80036fc:	6979      	ldr	r1, [r7, #20]
 80036fe:	6a3b      	ldr	r3, [r7, #32]
 8003700:	687a      	ldr	r2, [r7, #4]
 8003702:	4413      	add	r3, r2
 8003704:	b2ca      	uxtb	r2, r1
 8003706:	701a      	strb	r2, [r3, #0]
    for (count = 0; count < (length - 1); count++) {
 8003708:	6a3b      	ldr	r3, [r7, #32]
 800370a:	3301      	adds	r3, #1
 800370c:	623b      	str	r3, [r7, #32]
 800370e:	e7e2      	b.n	80036d6 <_ZN7TwoWire15i2c_master_readEhPchh+0xa8>
    }

    // If not repeated start, send stop.
    // Warning: must be done BEFORE the data is read.
    if (stop) {
 8003710:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8003714:	2b00      	cmp	r3, #0
 8003716:	d002      	beq.n	800371e <_ZN7TwoWire15i2c_master_readEhPchh+0xf0>
        i2c_master_stop();
 8003718:	68f8      	ldr	r0, [r7, #12]
 800371a:	f7ff ff74 	bl	8003606 <_ZN7TwoWire15i2c_master_stopEv>
    }

    // Read the last byte
    ret = i2c_master_byte_read(&value, 1);
 800371e:	f107 0314 	add.w	r3, r7, #20
 8003722:	2201      	movs	r2, #1
 8003724:	4619      	mov	r1, r3
 8003726:	68f8      	ldr	r0, [r7, #12]
 8003728:	f000 f885 	bl	8003836 <_ZN7TwoWire20i2c_master_byte_readEPii>
 800372c:	61b8      	str	r0, [r7, #24]
    if(ret)
 800372e:	69bb      	ldr	r3, [r7, #24]
 8003730:	2b00      	cmp	r3, #0
 8003732:	d002      	beq.n	800373a <_ZN7TwoWire15i2c_master_readEhPchh+0x10c>
    {
      return -1;
 8003734:	f04f 33ff 	mov.w	r3, #4294967295
 8003738:	e006      	b.n	8003748 <_ZN7TwoWire15i2c_master_readEhPchh+0x11a>
    }
    data[count] = (char)value;
 800373a:	6979      	ldr	r1, [r7, #20]
 800373c:	6a3b      	ldr	r3, [r7, #32]
 800373e:	687a      	ldr	r2, [r7, #4]
 8003740:	4413      	add	r3, r2
 8003742:	b2ca      	uxtb	r2, r1
 8003744:	701a      	strb	r2, [r3, #0]

    return length;
 8003746:	7abb      	ldrb	r3, [r7, #10]
}
 8003748:	4618      	mov	r0, r3
 800374a:	3728      	adds	r7, #40	; 0x28
 800374c:	46bd      	mov	sp, r7
 800374e:	bd80      	pop	{r7, pc}

08003750 <_ZN7TwoWire16i2c_master_writeEiPKcii>:

int TwoWire::i2c_master_write(int address, const char *data, int length, int stop)
{
 8003750:	b580      	push	{r7, lr}
 8003752:	b088      	sub	sp, #32
 8003754:	af00      	add	r7, sp, #0
 8003756:	60f8      	str	r0, [r7, #12]
 8003758:	60b9      	str	r1, [r7, #8]
 800375a:	607a      	str	r2, [r7, #4]
 800375c:	603b      	str	r3, [r7, #0]
  I2C_TypeDef *i2c = (I2C_TypeDef *)I2cHandle.Instance;
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003762:	617b      	str	r3, [r7, #20]
    int timeout;
    int count;

    i2c_master_start();
 8003764:	68f8      	ldr	r0, [r7, #12]
 8003766:	f7ff feff 	bl	8003568 <_ZN7TwoWire16i2c_master_startEv>

    // Wait until SB flag is set
    timeout = FLAG_TIMEOUT;
 800376a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800376e:	61fb      	str	r3, [r7, #28]
    while (__HAL_I2C_GET_FLAG(&I2cHandle, I2C_FLAG_SB) == RESET) {
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003774:	695b      	ldr	r3, [r3, #20]
 8003776:	f003 0301 	and.w	r3, r3, #1
 800377a:	2b01      	cmp	r3, #1
 800377c:	bf14      	ite	ne
 800377e:	2301      	movne	r3, #1
 8003780:	2300      	moveq	r3, #0
 8003782:	b2db      	uxtb	r3, r3
 8003784:	2b00      	cmp	r3, #0
 8003786:	d007      	beq.n	8003798 <_ZN7TwoWire16i2c_master_writeEiPKcii+0x48>
        timeout--;
 8003788:	69fb      	ldr	r3, [r7, #28]
 800378a:	3b01      	subs	r3, #1
 800378c:	61fb      	str	r3, [r7, #28]
        if (timeout == 0) {
 800378e:	69fb      	ldr	r3, [r7, #28]
 8003790:	2b00      	cmp	r3, #0
 8003792:	d1ed      	bne.n	8003770 <_ZN7TwoWire16i2c_master_writeEiPKcii+0x20>
            return 4;
 8003794:	2304      	movs	r3, #4
 8003796:	e04a      	b.n	800382e <_ZN7TwoWire16i2c_master_writeEiPKcii+0xde>
        }
    }

    i2c->DR = __HAL_I2C_7BIT_ADD_WRITE(address);
 8003798:	68bb      	ldr	r3, [r7, #8]
 800379a:	b2db      	uxtb	r3, r3
 800379c:	f003 02fe 	and.w	r2, r3, #254	; 0xfe
 80037a0:	697b      	ldr	r3, [r7, #20]
 80037a2:	611a      	str	r2, [r3, #16]

    // Wait address is acknowledged
    timeout = FLAG_TIMEOUT;
 80037a4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80037a8:	61fb      	str	r3, [r7, #28]
    while (__HAL_I2C_GET_FLAG(&I2cHandle, I2C_FLAG_ADDR) == RESET) {
 80037aa:	68fb      	ldr	r3, [r7, #12]
 80037ac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80037ae:	695b      	ldr	r3, [r3, #20]
 80037b0:	f003 0302 	and.w	r3, r3, #2
 80037b4:	2b02      	cmp	r3, #2
 80037b6:	bf14      	ite	ne
 80037b8:	2301      	movne	r3, #1
 80037ba:	2300      	moveq	r3, #0
 80037bc:	b2db      	uxtb	r3, r3
 80037be:	2b00      	cmp	r3, #0
 80037c0:	d007      	beq.n	80037d2 <_ZN7TwoWire16i2c_master_writeEiPKcii+0x82>
        timeout--;
 80037c2:	69fb      	ldr	r3, [r7, #28]
 80037c4:	3b01      	subs	r3, #1
 80037c6:	61fb      	str	r3, [r7, #28]
        if (timeout == 0) {
 80037c8:	69fb      	ldr	r3, [r7, #28]
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	d1ed      	bne.n	80037aa <_ZN7TwoWire16i2c_master_writeEiPKcii+0x5a>
            return 2;
 80037ce:	2302      	movs	r3, #2
 80037d0:	e02d      	b.n	800382e <_ZN7TwoWire16i2c_master_writeEiPKcii+0xde>
        }
    }
    __HAL_I2C_CLEAR_ADDRFLAG(&I2cHandle);
 80037d2:	2300      	movs	r3, #0
 80037d4:	613b      	str	r3, [r7, #16]
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80037da:	695b      	ldr	r3, [r3, #20]
 80037dc:	613b      	str	r3, [r7, #16]
 80037de:	68fb      	ldr	r3, [r7, #12]
 80037e0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80037e2:	699b      	ldr	r3, [r3, #24]
 80037e4:	613b      	str	r3, [r7, #16]
 80037e6:	693b      	ldr	r3, [r7, #16]

    for (count = 0; count < length; count++) {
 80037e8:	2300      	movs	r3, #0
 80037ea:	61bb      	str	r3, [r7, #24]
 80037ec:	69ba      	ldr	r2, [r7, #24]
 80037ee:	683b      	ldr	r3, [r7, #0]
 80037f0:	429a      	cmp	r2, r3
 80037f2:	da15      	bge.n	8003820 <_ZN7TwoWire16i2c_master_writeEiPKcii+0xd0>
        if (i2c_master_byte_write(data[count]) != 1) {
 80037f4:	69bb      	ldr	r3, [r7, #24]
 80037f6:	687a      	ldr	r2, [r7, #4]
 80037f8:	4413      	add	r3, r2
 80037fa:	781b      	ldrb	r3, [r3, #0]
 80037fc:	4619      	mov	r1, r3
 80037fe:	68f8      	ldr	r0, [r7, #12]
 8003800:	f000 f85a 	bl	80038b8 <_ZN7TwoWire21i2c_master_byte_writeEi>
 8003804:	4603      	mov	r3, r0
 8003806:	2b01      	cmp	r3, #1
 8003808:	bf14      	ite	ne
 800380a:	2301      	movne	r3, #1
 800380c:	2300      	moveq	r3, #0
 800380e:	b2db      	uxtb	r3, r3
 8003810:	2b00      	cmp	r3, #0
 8003812:	d001      	beq.n	8003818 <_ZN7TwoWire16i2c_master_writeEiPKcii+0xc8>
            return 3;
 8003814:	2303      	movs	r3, #3
 8003816:	e00a      	b.n	800382e <_ZN7TwoWire16i2c_master_writeEiPKcii+0xde>
    for (count = 0; count < length; count++) {
 8003818:	69bb      	ldr	r3, [r7, #24]
 800381a:	3301      	adds	r3, #1
 800381c:	61bb      	str	r3, [r7, #24]
 800381e:	e7e5      	b.n	80037ec <_ZN7TwoWire16i2c_master_writeEiPKcii+0x9c>
        }
    }

    // If not repeated start, send stop.
    if (stop) {
 8003820:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003822:	2b00      	cmp	r3, #0
 8003824:	d002      	beq.n	800382c <_ZN7TwoWire16i2c_master_writeEiPKcii+0xdc>
        i2c_master_stop();
 8003826:	68f8      	ldr	r0, [r7, #12]
 8003828:	f7ff feed 	bl	8003606 <_ZN7TwoWire15i2c_master_stopEv>
    }

    return 0;
 800382c:	2300      	movs	r3, #0
}
 800382e:	4618      	mov	r0, r3
 8003830:	3720      	adds	r7, #32
 8003832:	46bd      	mov	sp, r7
 8003834:	bd80      	pop	{r7, pc}

08003836 <_ZN7TwoWire20i2c_master_byte_readEPii>:

int TwoWire::i2c_master_byte_read(int *value, int last)
{
 8003836:	b480      	push	{r7}
 8003838:	b087      	sub	sp, #28
 800383a:	af00      	add	r7, sp, #0
 800383c:	60f8      	str	r0, [r7, #12]
 800383e:	60b9      	str	r1, [r7, #8]
 8003840:	607a      	str	r2, [r7, #4]
  I2C_TypeDef *i2c = (I2C_TypeDef *)I2cHandle.Instance;
 8003842:	68fb      	ldr	r3, [r7, #12]
 8003844:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003846:	613b      	str	r3, [r7, #16]
    int timeout;

    if (last) {
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	2b00      	cmp	r3, #0
 800384c:	d006      	beq.n	800385c <_ZN7TwoWire20i2c_master_byte_readEPii+0x26>
        // Don't acknowledge the last byte
        i2c->CR1 &= ~I2C_CR1_ACK;
 800384e:	693b      	ldr	r3, [r7, #16]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8003856:	693b      	ldr	r3, [r7, #16]
 8003858:	601a      	str	r2, [r3, #0]
 800385a:	e005      	b.n	8003868 <_ZN7TwoWire20i2c_master_byte_readEPii+0x32>
    } else {
        // Acknowledge the byte
        i2c->CR1 |= I2C_CR1_ACK;
 800385c:	693b      	ldr	r3, [r7, #16]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8003864:	693b      	ldr	r3, [r7, #16]
 8003866:	601a      	str	r2, [r3, #0]
    }

    // Wait until the byte is received
    timeout = FLAG_TIMEOUT;
 8003868:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800386c:	617b      	str	r3, [r7, #20]
    while (__HAL_I2C_GET_FLAG(&I2cHandle, I2C_FLAG_RXNE) == RESET) {
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003872:	695b      	ldr	r3, [r3, #20]
 8003874:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003878:	2b40      	cmp	r3, #64	; 0x40
 800387a:	bf14      	ite	ne
 800387c:	2301      	movne	r3, #1
 800387e:	2300      	moveq	r3, #0
 8003880:	b2db      	uxtb	r3, r3
 8003882:	2b00      	cmp	r3, #0
 8003884:	d00c      	beq.n	80038a0 <_ZN7TwoWire20i2c_master_byte_readEPii+0x6a>
        if ((timeout--) == 0) {
 8003886:	697b      	ldr	r3, [r7, #20]
 8003888:	1e5a      	subs	r2, r3, #1
 800388a:	617a      	str	r2, [r7, #20]
 800388c:	2b00      	cmp	r3, #0
 800388e:	bf0c      	ite	eq
 8003890:	2301      	moveq	r3, #1
 8003892:	2300      	movne	r3, #0
 8003894:	b2db      	uxtb	r3, r3
 8003896:	2b00      	cmp	r3, #0
 8003898:	d0e9      	beq.n	800386e <_ZN7TwoWire20i2c_master_byte_readEPii+0x38>
            return -1;
 800389a:	f04f 33ff 	mov.w	r3, #4294967295
 800389e:	e005      	b.n	80038ac <_ZN7TwoWire20i2c_master_byte_readEPii+0x76>
        }
    }

    *value = (int)i2c->DR;
 80038a0:	693b      	ldr	r3, [r7, #16]
 80038a2:	691b      	ldr	r3, [r3, #16]
 80038a4:	461a      	mov	r2, r3
 80038a6:	68bb      	ldr	r3, [r7, #8]
 80038a8:	601a      	str	r2, [r3, #0]

    return 0;
 80038aa:	2300      	movs	r3, #0
}
 80038ac:	4618      	mov	r0, r3
 80038ae:	371c      	adds	r7, #28
 80038b0:	46bd      	mov	sp, r7
 80038b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038b6:	4770      	bx	lr

080038b8 <_ZN7TwoWire21i2c_master_byte_writeEi>:

int TwoWire::i2c_master_byte_write(int data)
{
 80038b8:	b480      	push	{r7}
 80038ba:	b085      	sub	sp, #20
 80038bc:	af00      	add	r7, sp, #0
 80038be:	6078      	str	r0, [r7, #4]
 80038c0:	6039      	str	r1, [r7, #0]
  I2C_TypeDef *i2c = (I2C_TypeDef *)I2cHandle.Instance;
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80038c6:	60bb      	str	r3, [r7, #8]
    int timeout;

    i2c->DR = (uint8_t)data;
 80038c8:	683b      	ldr	r3, [r7, #0]
 80038ca:	b2db      	uxtb	r3, r3
 80038cc:	461a      	mov	r2, r3
 80038ce:	68bb      	ldr	r3, [r7, #8]
 80038d0:	611a      	str	r2, [r3, #16]

    // Wait until the byte is transmitted
    timeout = FLAG_TIMEOUT;
 80038d2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80038d6:	60fb      	str	r3, [r7, #12]
    while ((__HAL_I2C_GET_FLAG(&I2cHandle, I2C_FLAG_TXE) == RESET) &&
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80038dc:	695b      	ldr	r3, [r3, #20]
 80038de:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80038e2:	2b80      	cmp	r3, #128	; 0x80
 80038e4:	d008      	beq.n	80038f8 <_ZN7TwoWire21i2c_master_byte_writeEi+0x40>
            (__HAL_I2C_GET_FLAG(&I2cHandle, I2C_FLAG_BTF) == RESET)) {
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80038ea:	695b      	ldr	r3, [r3, #20]
 80038ec:	f003 0304 	and.w	r3, r3, #4
    while ((__HAL_I2C_GET_FLAG(&I2cHandle, I2C_FLAG_TXE) == RESET) &&
 80038f0:	2b04      	cmp	r3, #4
 80038f2:	d001      	beq.n	80038f8 <_ZN7TwoWire21i2c_master_byte_writeEi+0x40>
 80038f4:	2301      	movs	r3, #1
 80038f6:	e000      	b.n	80038fa <_ZN7TwoWire21i2c_master_byte_writeEi+0x42>
 80038f8:	2300      	movs	r3, #0
 80038fa:	2b00      	cmp	r3, #0
 80038fc:	d00b      	beq.n	8003916 <_ZN7TwoWire21i2c_master_byte_writeEi+0x5e>
        if ((timeout--) == 0) {
 80038fe:	68fb      	ldr	r3, [r7, #12]
 8003900:	1e5a      	subs	r2, r3, #1
 8003902:	60fa      	str	r2, [r7, #12]
 8003904:	2b00      	cmp	r3, #0
 8003906:	bf0c      	ite	eq
 8003908:	2301      	moveq	r3, #1
 800390a:	2300      	movne	r3, #0
 800390c:	b2db      	uxtb	r3, r3
 800390e:	2b00      	cmp	r3, #0
 8003910:	d0e2      	beq.n	80038d8 <_ZN7TwoWire21i2c_master_byte_writeEi+0x20>
            return 0;
 8003912:	2300      	movs	r3, #0
 8003914:	e000      	b.n	8003918 <_ZN7TwoWire21i2c_master_byte_writeEi+0x60>
        }
    }

    return 1;
 8003916:	2301      	movs	r3, #1
}
 8003918:	4618      	mov	r0, r3
 800391a:	3714      	adds	r7, #20
 800391c:	46bd      	mov	sp, r7
 800391e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003922:	4770      	bx	lr

08003924 <_ZN7TwoWire15i2c_slave_writeEPKci>:

int TwoWire::i2c_slave_write(const char *data, int length)
{
 8003924:	b480      	push	{r7}
 8003926:	b089      	sub	sp, #36	; 0x24
 8003928:	af00      	add	r7, sp, #0
 800392a:	60f8      	str	r0, [r7, #12]
 800392c:	60b9      	str	r1, [r7, #8]
 800392e:	607a      	str	r2, [r7, #4]
    uint32_t Timeout;
    int size = 0;
 8003930:	2300      	movs	r3, #0
 8003932:	61bb      	str	r3, [r7, #24]

    I2C_TypeDef *i2c = (I2C_TypeDef *)I2cHandle.Instance;
 8003934:	68fb      	ldr	r3, [r7, #12]
 8003936:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003938:	617b      	str	r3, [r7, #20]

    while (length > 0) {
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	2b00      	cmp	r3, #0
 800393e:	dd41      	ble.n	80039c4 <_ZN7TwoWire15i2c_slave_writeEPKci+0xa0>
        /* Wait until TXE flag is set */
        Timeout = FLAG_TIMEOUT;
 8003940:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003944:	61fb      	str	r3, [r7, #28]
        while (__HAL_I2C_GET_FLAG(&I2cHandle, I2C_FLAG_TXE) == RESET) {
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800394a:	695b      	ldr	r3, [r3, #20]
 800394c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003950:	2b80      	cmp	r3, #128	; 0x80
 8003952:	bf14      	ite	ne
 8003954:	2301      	movne	r3, #1
 8003956:	2300      	moveq	r3, #0
 8003958:	b2db      	uxtb	r3, r3
 800395a:	2b00      	cmp	r3, #0
 800395c:	d008      	beq.n	8003970 <_ZN7TwoWire15i2c_slave_writeEPKci+0x4c>
            Timeout--;
 800395e:	69fb      	ldr	r3, [r7, #28]
 8003960:	3b01      	subs	r3, #1
 8003962:	61fb      	str	r3, [r7, #28]
            if (Timeout == 0) {
 8003964:	69fb      	ldr	r3, [r7, #28]
 8003966:	2b00      	cmp	r3, #0
 8003968:	d1ed      	bne.n	8003946 <_ZN7TwoWire15i2c_slave_writeEPKci+0x22>
                return -1;
 800396a:	f04f 33ff 	mov.w	r3, #4294967295
 800396e:	e068      	b.n	8003a42 <_ZN7TwoWire15i2c_slave_writeEPKci+0x11e>
            }
        }

        /* Write data to DR */
        i2c->DR = (*data++);
 8003970:	68bb      	ldr	r3, [r7, #8]
 8003972:	1c5a      	adds	r2, r3, #1
 8003974:	60ba      	str	r2, [r7, #8]
 8003976:	781b      	ldrb	r3, [r3, #0]
 8003978:	461a      	mov	r2, r3
 800397a:	697b      	ldr	r3, [r7, #20]
 800397c:	611a      	str	r2, [r3, #16]
        length--;
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	3b01      	subs	r3, #1
 8003982:	607b      	str	r3, [r7, #4]
        size++;
 8003984:	69bb      	ldr	r3, [r7, #24]
 8003986:	3301      	adds	r3, #1
 8003988:	61bb      	str	r3, [r7, #24]

        if ((__HAL_I2C_GET_FLAG(&I2cHandle, I2C_FLAG_BTF) == SET) && (length != 0)) {
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800398e:	695b      	ldr	r3, [r3, #20]
 8003990:	f003 0304 	and.w	r3, r3, #4
 8003994:	2b04      	cmp	r3, #4
 8003996:	d104      	bne.n	80039a2 <_ZN7TwoWire15i2c_slave_writeEPKci+0x7e>
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	2b00      	cmp	r3, #0
 800399c:	d001      	beq.n	80039a2 <_ZN7TwoWire15i2c_slave_writeEPKci+0x7e>
 800399e:	2301      	movs	r3, #1
 80039a0:	e000      	b.n	80039a4 <_ZN7TwoWire15i2c_slave_writeEPKci+0x80>
 80039a2:	2300      	movs	r3, #0
 80039a4:	2b00      	cmp	r3, #0
 80039a6:	d0c8      	beq.n	800393a <_ZN7TwoWire15i2c_slave_writeEPKci+0x16>
            /* Write data to DR */
            i2c->DR = (*data++);
 80039a8:	68bb      	ldr	r3, [r7, #8]
 80039aa:	1c5a      	adds	r2, r3, #1
 80039ac:	60ba      	str	r2, [r7, #8]
 80039ae:	781b      	ldrb	r3, [r3, #0]
 80039b0:	461a      	mov	r2, r3
 80039b2:	697b      	ldr	r3, [r7, #20]
 80039b4:	611a      	str	r2, [r3, #16]
            length--;
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	3b01      	subs	r3, #1
 80039ba:	607b      	str	r3, [r7, #4]
            size++;
 80039bc:	69bb      	ldr	r3, [r7, #24]
 80039be:	3301      	adds	r3, #1
 80039c0:	61bb      	str	r3, [r7, #24]
    while (length > 0) {
 80039c2:	e7ba      	b.n	800393a <_ZN7TwoWire15i2c_slave_writeEPKci+0x16>
        }
    }

    /* Wait until AF flag is set */
    Timeout = FLAG_TIMEOUT;
 80039c4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80039c8:	61fb      	str	r3, [r7, #28]
    while (__HAL_I2C_GET_FLAG(&I2cHandle, I2C_FLAG_AF) == RESET) {
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80039ce:	695b      	ldr	r3, [r3, #20]
 80039d0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80039d4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80039d8:	bf14      	ite	ne
 80039da:	2301      	movne	r3, #1
 80039dc:	2300      	moveq	r3, #0
 80039de:	b2db      	uxtb	r3, r3
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	d008      	beq.n	80039f6 <_ZN7TwoWire15i2c_slave_writeEPKci+0xd2>
        Timeout--;
 80039e4:	69fb      	ldr	r3, [r7, #28]
 80039e6:	3b01      	subs	r3, #1
 80039e8:	61fb      	str	r3, [r7, #28]
        if (Timeout == 0) {
 80039ea:	69fb      	ldr	r3, [r7, #28]
 80039ec:	2b00      	cmp	r3, #0
 80039ee:	d1ec      	bne.n	80039ca <_ZN7TwoWire15i2c_slave_writeEPKci+0xa6>
            return -1;
 80039f0:	f04f 33ff 	mov.w	r3, #4294967295
 80039f4:	e025      	b.n	8003a42 <_ZN7TwoWire15i2c_slave_writeEPKci+0x11e>
        }
    }

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(&I2cHandle, I2C_FLAG_AF);
 80039f6:	68fb      	ldr	r3, [r7, #12]
 80039f8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80039fa:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80039fe:	615a      	str	r2, [r3, #20]

    /* Wait until BUSY flag is reset */
    Timeout = FLAG_TIMEOUT;
 8003a00:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003a04:	61fb      	str	r3, [r7, #28]
    while (__HAL_I2C_GET_FLAG(&I2cHandle, I2C_FLAG_BUSY) == SET) {
 8003a06:	68fb      	ldr	r3, [r7, #12]
 8003a08:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003a0a:	699b      	ldr	r3, [r3, #24]
 8003a0c:	f003 0302 	and.w	r3, r3, #2
 8003a10:	2b02      	cmp	r3, #2
 8003a12:	bf0c      	ite	eq
 8003a14:	2301      	moveq	r3, #1
 8003a16:	2300      	movne	r3, #0
 8003a18:	b2db      	uxtb	r3, r3
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d008      	beq.n	8003a30 <_ZN7TwoWire15i2c_slave_writeEPKci+0x10c>
        Timeout--;
 8003a1e:	69fb      	ldr	r3, [r7, #28]
 8003a20:	3b01      	subs	r3, #1
 8003a22:	61fb      	str	r3, [r7, #28]
        if (Timeout == 0) {
 8003a24:	69fb      	ldr	r3, [r7, #28]
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	d1ed      	bne.n	8003a06 <_ZN7TwoWire15i2c_slave_writeEPKci+0xe2>
            return -1;
 8003a2a:	f04f 33ff 	mov.w	r3, #4294967295
 8003a2e:	e008      	b.n	8003a42 <_ZN7TwoWire15i2c_slave_writeEPKci+0x11e>
        }
    }

    I2cHandle.State = HAL_I2C_STATE_READY;
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	2220      	movs	r2, #32
 8003a34:	f883 2079 	strb.w	r2, [r3, #121]	; 0x79

    /* Process Unlocked */
    __HAL_UNLOCK(&I2cHandle);
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	2200      	movs	r2, #0
 8003a3c:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    return size;
 8003a40:	69bb      	ldr	r3, [r7, #24]
}
 8003a42:	4618      	mov	r0, r3
 8003a44:	3724      	adds	r7, #36	; 0x24
 8003a46:	46bd      	mov	sp, r7
 8003a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a4c:	4770      	bx	lr
	...

08003a50 <_ZN7TwoWire15enableInterruptEv>:
      }
    }
}

void TwoWire::enableInterrupt(void)
{
 8003a50:	b580      	push	{r7, lr}
 8003a52:	b082      	sub	sp, #8
 8003a54:	af00      	add	r7, sp, #0
 8003a56:	6078      	str	r0, [r7, #4]
    if(I2cHandle.Instance == I2C3)
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003a5c:	4a12      	ldr	r2, [pc, #72]	; (8003aa8 <_ZN7TwoWire15enableInterruptEv+0x58>)
 8003a5e:	4293      	cmp	r3, r2
 8003a60:	d106      	bne.n	8003a70 <_ZN7TwoWire15enableInterruptEv+0x20>
    {
      HAL_NVIC_EnableIRQ(I2C3_ER_IRQn);
 8003a62:	2049      	movs	r0, #73	; 0x49
 8003a64:	f000 f9e8 	bl	8003e38 <HAL_NVIC_EnableIRQ>
      HAL_NVIC_EnableIRQ(I2C3_EV_IRQn);
 8003a68:	2048      	movs	r0, #72	; 0x48
 8003a6a:	f000 f9e5 	bl	8003e38 <HAL_NVIC_EnableIRQ>
      HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
    } else
    {
      // Do Nothing
    }
}
 8003a6e:	e016      	b.n	8003a9e <_ZN7TwoWire15enableInterruptEv+0x4e>
    else if(I2cHandle.Instance == I2C2)
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003a74:	4a0d      	ldr	r2, [pc, #52]	; (8003aac <_ZN7TwoWire15enableInterruptEv+0x5c>)
 8003a76:	4293      	cmp	r3, r2
 8003a78:	d106      	bne.n	8003a88 <_ZN7TwoWire15enableInterruptEv+0x38>
      HAL_NVIC_EnableIRQ(I2C2_ER_IRQn);
 8003a7a:	2022      	movs	r0, #34	; 0x22
 8003a7c:	f000 f9dc 	bl	8003e38 <HAL_NVIC_EnableIRQ>
      HAL_NVIC_EnableIRQ(I2C2_EV_IRQn);
 8003a80:	2021      	movs	r0, #33	; 0x21
 8003a82:	f000 f9d9 	bl	8003e38 <HAL_NVIC_EnableIRQ>
}
 8003a86:	e00a      	b.n	8003a9e <_ZN7TwoWire15enableInterruptEv+0x4e>
    else if (I2cHandle.Instance == I2C1)
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003a8c:	4a08      	ldr	r2, [pc, #32]	; (8003ab0 <_ZN7TwoWire15enableInterruptEv+0x60>)
 8003a8e:	4293      	cmp	r3, r2
 8003a90:	d105      	bne.n	8003a9e <_ZN7TwoWire15enableInterruptEv+0x4e>
      HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 8003a92:	2020      	movs	r0, #32
 8003a94:	f000 f9d0 	bl	8003e38 <HAL_NVIC_EnableIRQ>
      HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8003a98:	201f      	movs	r0, #31
 8003a9a:	f000 f9cd 	bl	8003e38 <HAL_NVIC_EnableIRQ>
}
 8003a9e:	bf00      	nop
 8003aa0:	3708      	adds	r7, #8
 8003aa2:	46bd      	mov	sp, r7
 8003aa4:	bd80      	pop	{r7, pc}
 8003aa6:	bf00      	nop
 8003aa8:	40005c00 	.word	0x40005c00
 8003aac:	40005800 	.word	0x40005800
 8003ab0:	40005400 	.word	0x40005400

08003ab4 <_ZN7TwoWire16disableInterruptEv>:

void TwoWire::disableInterrupt(void)
{
 8003ab4:	b580      	push	{r7, lr}
 8003ab6:	b082      	sub	sp, #8
 8003ab8:	af00      	add	r7, sp, #0
 8003aba:	6078      	str	r0, [r7, #4]
    if(I2cHandle.Instance == I2C3)
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003ac0:	4a12      	ldr	r2, [pc, #72]	; (8003b0c <_ZN7TwoWire16disableInterruptEv+0x58>)
 8003ac2:	4293      	cmp	r3, r2
 8003ac4:	d106      	bne.n	8003ad4 <_ZN7TwoWire16disableInterruptEv+0x20>
    {
      HAL_NVIC_DisableIRQ(I2C3_ER_IRQn);
 8003ac6:	2049      	movs	r0, #73	; 0x49
 8003ac8:	f000 f9c4 	bl	8003e54 <HAL_NVIC_DisableIRQ>
      HAL_NVIC_DisableIRQ(I2C3_EV_IRQn);
 8003acc:	2048      	movs	r0, #72	; 0x48
 8003ace:	f000 f9c1 	bl	8003e54 <HAL_NVIC_DisableIRQ>
      HAL_NVIC_DisableIRQ(I2C1_EV_IRQn);
    } else
    {
      // Do Nothing
    }
}
 8003ad2:	e016      	b.n	8003b02 <_ZN7TwoWire16disableInterruptEv+0x4e>
    else if(I2cHandle.Instance == I2C2)
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003ad8:	4a0d      	ldr	r2, [pc, #52]	; (8003b10 <_ZN7TwoWire16disableInterruptEv+0x5c>)
 8003ada:	4293      	cmp	r3, r2
 8003adc:	d106      	bne.n	8003aec <_ZN7TwoWire16disableInterruptEv+0x38>
      HAL_NVIC_DisableIRQ(I2C2_ER_IRQn);
 8003ade:	2022      	movs	r0, #34	; 0x22
 8003ae0:	f000 f9b8 	bl	8003e54 <HAL_NVIC_DisableIRQ>
      HAL_NVIC_DisableIRQ(I2C2_EV_IRQn);
 8003ae4:	2021      	movs	r0, #33	; 0x21
 8003ae6:	f000 f9b5 	bl	8003e54 <HAL_NVIC_DisableIRQ>
}
 8003aea:	e00a      	b.n	8003b02 <_ZN7TwoWire16disableInterruptEv+0x4e>
    else if (I2cHandle.Instance == I2C1)
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003af0:	4a08      	ldr	r2, [pc, #32]	; (8003b14 <_ZN7TwoWire16disableInterruptEv+0x60>)
 8003af2:	4293      	cmp	r3, r2
 8003af4:	d105      	bne.n	8003b02 <_ZN7TwoWire16disableInterruptEv+0x4e>
      HAL_NVIC_DisableIRQ(I2C1_ER_IRQn);
 8003af6:	2020      	movs	r0, #32
 8003af8:	f000 f9ac 	bl	8003e54 <HAL_NVIC_DisableIRQ>
      HAL_NVIC_DisableIRQ(I2C1_EV_IRQn);
 8003afc:	201f      	movs	r0, #31
 8003afe:	f000 f9a9 	bl	8003e54 <HAL_NVIC_DisableIRQ>
}
 8003b02:	bf00      	nop
 8003b04:	3708      	adds	r7, #8
 8003b06:	46bd      	mov	sp, r7
 8003b08:	bd80      	pop	{r7, pc}
 8003b0a:	bf00      	nop
 8003b0c:	40005c00 	.word	0x40005c00
 8003b10:	40005800 	.word	0x40005800
 8003b14:	40005400 	.word	0x40005400

08003b18 <_Z41__static_initialization_and_destruction_0ii>:

// Preinstantiate Objects //////////////////////////////////////////////////////

TwoWire Wire  = TwoWire(I2C1);
TwoWire Wire1 = TwoWire(I2C2);
TwoWire Wire2 = TwoWire(I2C3);
 8003b18:	b580      	push	{r7, lr}
 8003b1a:	b082      	sub	sp, #8
 8003b1c:	af00      	add	r7, sp, #0
 8003b1e:	6078      	str	r0, [r7, #4]
 8003b20:	6039      	str	r1, [r7, #0]
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	2b01      	cmp	r3, #1
 8003b26:	d110      	bne.n	8003b4a <_Z41__static_initialization_and_destruction_0ii+0x32>
 8003b28:	683b      	ldr	r3, [r7, #0]
 8003b2a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003b2e:	4293      	cmp	r3, r2
 8003b30:	d10b      	bne.n	8003b4a <_Z41__static_initialization_and_destruction_0ii+0x32>
TwoWire Wire  = TwoWire(I2C1);
 8003b32:	4908      	ldr	r1, [pc, #32]	; (8003b54 <_Z41__static_initialization_and_destruction_0ii+0x3c>)
 8003b34:	4808      	ldr	r0, [pc, #32]	; (8003b58 <_Z41__static_initialization_and_destruction_0ii+0x40>)
 8003b36:	f7ff fb51 	bl	80031dc <_ZN7TwoWireC1EP11I2C_TypeDef>
TwoWire Wire1 = TwoWire(I2C2);
 8003b3a:	4908      	ldr	r1, [pc, #32]	; (8003b5c <_Z41__static_initialization_and_destruction_0ii+0x44>)
 8003b3c:	4808      	ldr	r0, [pc, #32]	; (8003b60 <_Z41__static_initialization_and_destruction_0ii+0x48>)
 8003b3e:	f7ff fb4d 	bl	80031dc <_ZN7TwoWireC1EP11I2C_TypeDef>
TwoWire Wire2 = TwoWire(I2C3);
 8003b42:	4908      	ldr	r1, [pc, #32]	; (8003b64 <_Z41__static_initialization_and_destruction_0ii+0x4c>)
 8003b44:	4808      	ldr	r0, [pc, #32]	; (8003b68 <_Z41__static_initialization_and_destruction_0ii+0x50>)
 8003b46:	f7ff fb49 	bl	80031dc <_ZN7TwoWireC1EP11I2C_TypeDef>
 8003b4a:	bf00      	nop
 8003b4c:	3708      	adds	r7, #8
 8003b4e:	46bd      	mov	sp, r7
 8003b50:	bd80      	pop	{r7, pc}
 8003b52:	bf00      	nop
 8003b54:	40005400 	.word	0x40005400
 8003b58:	200003e0 	.word	0x200003e0
 8003b5c:	40005800 	.word	0x40005800
 8003b60:	20000498 	.word	0x20000498
 8003b64:	40005c00 	.word	0x40005c00
 8003b68:	20000550 	.word	0x20000550

08003b6c <_GLOBAL__sub_I__ZN7TwoWireC2EP11I2C_TypeDef>:
 8003b6c:	b580      	push	{r7, lr}
 8003b6e:	af00      	add	r7, sp, #0
 8003b70:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8003b74:	2001      	movs	r0, #1
 8003b76:	f7ff ffcf 	bl	8003b18 <_Z41__static_initialization_and_destruction_0ii>
 8003b7a:	bd80      	pop	{r7, pc}

08003b7c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003b7c:	b580      	push	{r7, lr}
 8003b7e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003b80:	4b0e      	ldr	r3, [pc, #56]	; (8003bbc <HAL_Init+0x40>)
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	4a0d      	ldr	r2, [pc, #52]	; (8003bbc <HAL_Init+0x40>)
 8003b86:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003b8a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003b8c:	4b0b      	ldr	r3, [pc, #44]	; (8003bbc <HAL_Init+0x40>)
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	4a0a      	ldr	r2, [pc, #40]	; (8003bbc <HAL_Init+0x40>)
 8003b92:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003b96:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003b98:	4b08      	ldr	r3, [pc, #32]	; (8003bbc <HAL_Init+0x40>)
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	4a07      	ldr	r2, [pc, #28]	; (8003bbc <HAL_Init+0x40>)
 8003b9e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003ba2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003ba4:	2003      	movs	r0, #3
 8003ba6:	f000 f920 	bl	8003dea <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003baa:	200f      	movs	r0, #15
 8003bac:	f7fd fcf6 	bl	800159c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003bb0:	f7fd fc3c 	bl	800142c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003bb4:	2300      	movs	r3, #0
}
 8003bb6:	4618      	mov	r0, r3
 8003bb8:	bd80      	pop	{r7, pc}
 8003bba:	bf00      	nop
 8003bbc:	40023c00 	.word	0x40023c00

08003bc0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003bc0:	b480      	push	{r7}
 8003bc2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003bc4:	4b06      	ldr	r3, [pc, #24]	; (8003be0 <HAL_IncTick+0x20>)
 8003bc6:	781b      	ldrb	r3, [r3, #0]
 8003bc8:	461a      	mov	r2, r3
 8003bca:	4b06      	ldr	r3, [pc, #24]	; (8003be4 <HAL_IncTick+0x24>)
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	4413      	add	r3, r2
 8003bd0:	4a04      	ldr	r2, [pc, #16]	; (8003be4 <HAL_IncTick+0x24>)
 8003bd2:	6013      	str	r3, [r2, #0]
}
 8003bd4:	bf00      	nop
 8003bd6:	46bd      	mov	sp, r7
 8003bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bdc:	4770      	bx	lr
 8003bde:	bf00      	nop
 8003be0:	2000000c 	.word	0x2000000c
 8003be4:	2000067c 	.word	0x2000067c

08003be8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003be8:	b480      	push	{r7}
 8003bea:	af00      	add	r7, sp, #0
  return uwTick;
 8003bec:	4b03      	ldr	r3, [pc, #12]	; (8003bfc <HAL_GetTick+0x14>)
 8003bee:	681b      	ldr	r3, [r3, #0]
}
 8003bf0:	4618      	mov	r0, r3
 8003bf2:	46bd      	mov	sp, r7
 8003bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bf8:	4770      	bx	lr
 8003bfa:	bf00      	nop
 8003bfc:	2000067c 	.word	0x2000067c

08003c00 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003c00:	b580      	push	{r7, lr}
 8003c02:	b084      	sub	sp, #16
 8003c04:	af00      	add	r7, sp, #0
 8003c06:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003c08:	f7ff ffee 	bl	8003be8 <HAL_GetTick>
 8003c0c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c18:	d005      	beq.n	8003c26 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003c1a:	4b0a      	ldr	r3, [pc, #40]	; (8003c44 <HAL_Delay+0x44>)
 8003c1c:	781b      	ldrb	r3, [r3, #0]
 8003c1e:	461a      	mov	r2, r3
 8003c20:	68fb      	ldr	r3, [r7, #12]
 8003c22:	4413      	add	r3, r2
 8003c24:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003c26:	bf00      	nop
 8003c28:	f7ff ffde 	bl	8003be8 <HAL_GetTick>
 8003c2c:	4602      	mov	r2, r0
 8003c2e:	68bb      	ldr	r3, [r7, #8]
 8003c30:	1ad3      	subs	r3, r2, r3
 8003c32:	68fa      	ldr	r2, [r7, #12]
 8003c34:	429a      	cmp	r2, r3
 8003c36:	d8f7      	bhi.n	8003c28 <HAL_Delay+0x28>
  {
  }
}
 8003c38:	bf00      	nop
 8003c3a:	bf00      	nop
 8003c3c:	3710      	adds	r7, #16
 8003c3e:	46bd      	mov	sp, r7
 8003c40:	bd80      	pop	{r7, pc}
 8003c42:	bf00      	nop
 8003c44:	2000000c 	.word	0x2000000c

08003c48 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003c48:	b480      	push	{r7}
 8003c4a:	b085      	sub	sp, #20
 8003c4c:	af00      	add	r7, sp, #0
 8003c4e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	f003 0307 	and.w	r3, r3, #7
 8003c56:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003c58:	4b0c      	ldr	r3, [pc, #48]	; (8003c8c <__NVIC_SetPriorityGrouping+0x44>)
 8003c5a:	68db      	ldr	r3, [r3, #12]
 8003c5c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003c5e:	68ba      	ldr	r2, [r7, #8]
 8003c60:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003c64:	4013      	ands	r3, r2
 8003c66:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003c6c:	68bb      	ldr	r3, [r7, #8]
 8003c6e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003c70:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003c74:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003c78:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003c7a:	4a04      	ldr	r2, [pc, #16]	; (8003c8c <__NVIC_SetPriorityGrouping+0x44>)
 8003c7c:	68bb      	ldr	r3, [r7, #8]
 8003c7e:	60d3      	str	r3, [r2, #12]
}
 8003c80:	bf00      	nop
 8003c82:	3714      	adds	r7, #20
 8003c84:	46bd      	mov	sp, r7
 8003c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c8a:	4770      	bx	lr
 8003c8c:	e000ed00 	.word	0xe000ed00

08003c90 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003c90:	b480      	push	{r7}
 8003c92:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003c94:	4b04      	ldr	r3, [pc, #16]	; (8003ca8 <__NVIC_GetPriorityGrouping+0x18>)
 8003c96:	68db      	ldr	r3, [r3, #12]
 8003c98:	0a1b      	lsrs	r3, r3, #8
 8003c9a:	f003 0307 	and.w	r3, r3, #7
}
 8003c9e:	4618      	mov	r0, r3
 8003ca0:	46bd      	mov	sp, r7
 8003ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ca6:	4770      	bx	lr
 8003ca8:	e000ed00 	.word	0xe000ed00

08003cac <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003cac:	b480      	push	{r7}
 8003cae:	b083      	sub	sp, #12
 8003cb0:	af00      	add	r7, sp, #0
 8003cb2:	4603      	mov	r3, r0
 8003cb4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003cb6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	db0b      	blt.n	8003cd6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003cbe:	79fb      	ldrb	r3, [r7, #7]
 8003cc0:	f003 021f 	and.w	r2, r3, #31
 8003cc4:	4907      	ldr	r1, [pc, #28]	; (8003ce4 <__NVIC_EnableIRQ+0x38>)
 8003cc6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003cca:	095b      	lsrs	r3, r3, #5
 8003ccc:	2001      	movs	r0, #1
 8003cce:	fa00 f202 	lsl.w	r2, r0, r2
 8003cd2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003cd6:	bf00      	nop
 8003cd8:	370c      	adds	r7, #12
 8003cda:	46bd      	mov	sp, r7
 8003cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ce0:	4770      	bx	lr
 8003ce2:	bf00      	nop
 8003ce4:	e000e100 	.word	0xe000e100

08003ce8 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8003ce8:	b480      	push	{r7}
 8003cea:	b083      	sub	sp, #12
 8003cec:	af00      	add	r7, sp, #0
 8003cee:	4603      	mov	r3, r0
 8003cf0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003cf2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	db12      	blt.n	8003d20 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003cfa:	79fb      	ldrb	r3, [r7, #7]
 8003cfc:	f003 021f 	and.w	r2, r3, #31
 8003d00:	490a      	ldr	r1, [pc, #40]	; (8003d2c <__NVIC_DisableIRQ+0x44>)
 8003d02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d06:	095b      	lsrs	r3, r3, #5
 8003d08:	2001      	movs	r0, #1
 8003d0a:	fa00 f202 	lsl.w	r2, r0, r2
 8003d0e:	3320      	adds	r3, #32
 8003d10:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8003d14:	f3bf 8f4f 	dsb	sy
}
 8003d18:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8003d1a:	f3bf 8f6f 	isb	sy
}
 8003d1e:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8003d20:	bf00      	nop
 8003d22:	370c      	adds	r7, #12
 8003d24:	46bd      	mov	sp, r7
 8003d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d2a:	4770      	bx	lr
 8003d2c:	e000e100 	.word	0xe000e100

08003d30 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003d30:	b480      	push	{r7}
 8003d32:	b083      	sub	sp, #12
 8003d34:	af00      	add	r7, sp, #0
 8003d36:	4603      	mov	r3, r0
 8003d38:	6039      	str	r1, [r7, #0]
 8003d3a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003d3c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d40:	2b00      	cmp	r3, #0
 8003d42:	db0a      	blt.n	8003d5a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003d44:	683b      	ldr	r3, [r7, #0]
 8003d46:	b2da      	uxtb	r2, r3
 8003d48:	490c      	ldr	r1, [pc, #48]	; (8003d7c <__NVIC_SetPriority+0x4c>)
 8003d4a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d4e:	0112      	lsls	r2, r2, #4
 8003d50:	b2d2      	uxtb	r2, r2
 8003d52:	440b      	add	r3, r1
 8003d54:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003d58:	e00a      	b.n	8003d70 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003d5a:	683b      	ldr	r3, [r7, #0]
 8003d5c:	b2da      	uxtb	r2, r3
 8003d5e:	4908      	ldr	r1, [pc, #32]	; (8003d80 <__NVIC_SetPriority+0x50>)
 8003d60:	79fb      	ldrb	r3, [r7, #7]
 8003d62:	f003 030f 	and.w	r3, r3, #15
 8003d66:	3b04      	subs	r3, #4
 8003d68:	0112      	lsls	r2, r2, #4
 8003d6a:	b2d2      	uxtb	r2, r2
 8003d6c:	440b      	add	r3, r1
 8003d6e:	761a      	strb	r2, [r3, #24]
}
 8003d70:	bf00      	nop
 8003d72:	370c      	adds	r7, #12
 8003d74:	46bd      	mov	sp, r7
 8003d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d7a:	4770      	bx	lr
 8003d7c:	e000e100 	.word	0xe000e100
 8003d80:	e000ed00 	.word	0xe000ed00

08003d84 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003d84:	b480      	push	{r7}
 8003d86:	b089      	sub	sp, #36	; 0x24
 8003d88:	af00      	add	r7, sp, #0
 8003d8a:	60f8      	str	r0, [r7, #12]
 8003d8c:	60b9      	str	r1, [r7, #8]
 8003d8e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	f003 0307 	and.w	r3, r3, #7
 8003d96:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003d98:	69fb      	ldr	r3, [r7, #28]
 8003d9a:	f1c3 0307 	rsb	r3, r3, #7
 8003d9e:	2b04      	cmp	r3, #4
 8003da0:	bf28      	it	cs
 8003da2:	2304      	movcs	r3, #4
 8003da4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003da6:	69fb      	ldr	r3, [r7, #28]
 8003da8:	3304      	adds	r3, #4
 8003daa:	2b06      	cmp	r3, #6
 8003dac:	d902      	bls.n	8003db4 <NVIC_EncodePriority+0x30>
 8003dae:	69fb      	ldr	r3, [r7, #28]
 8003db0:	3b03      	subs	r3, #3
 8003db2:	e000      	b.n	8003db6 <NVIC_EncodePriority+0x32>
 8003db4:	2300      	movs	r3, #0
 8003db6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003db8:	f04f 32ff 	mov.w	r2, #4294967295
 8003dbc:	69bb      	ldr	r3, [r7, #24]
 8003dbe:	fa02 f303 	lsl.w	r3, r2, r3
 8003dc2:	43da      	mvns	r2, r3
 8003dc4:	68bb      	ldr	r3, [r7, #8]
 8003dc6:	401a      	ands	r2, r3
 8003dc8:	697b      	ldr	r3, [r7, #20]
 8003dca:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003dcc:	f04f 31ff 	mov.w	r1, #4294967295
 8003dd0:	697b      	ldr	r3, [r7, #20]
 8003dd2:	fa01 f303 	lsl.w	r3, r1, r3
 8003dd6:	43d9      	mvns	r1, r3
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003ddc:	4313      	orrs	r3, r2
         );
}
 8003dde:	4618      	mov	r0, r3
 8003de0:	3724      	adds	r7, #36	; 0x24
 8003de2:	46bd      	mov	sp, r7
 8003de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003de8:	4770      	bx	lr

08003dea <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003dea:	b580      	push	{r7, lr}
 8003dec:	b082      	sub	sp, #8
 8003dee:	af00      	add	r7, sp, #0
 8003df0:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003df2:	6878      	ldr	r0, [r7, #4]
 8003df4:	f7ff ff28 	bl	8003c48 <__NVIC_SetPriorityGrouping>
}
 8003df8:	bf00      	nop
 8003dfa:	3708      	adds	r7, #8
 8003dfc:	46bd      	mov	sp, r7
 8003dfe:	bd80      	pop	{r7, pc}

08003e00 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003e00:	b580      	push	{r7, lr}
 8003e02:	b086      	sub	sp, #24
 8003e04:	af00      	add	r7, sp, #0
 8003e06:	4603      	mov	r3, r0
 8003e08:	60b9      	str	r1, [r7, #8]
 8003e0a:	607a      	str	r2, [r7, #4]
 8003e0c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003e0e:	2300      	movs	r3, #0
 8003e10:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003e12:	f7ff ff3d 	bl	8003c90 <__NVIC_GetPriorityGrouping>
 8003e16:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003e18:	687a      	ldr	r2, [r7, #4]
 8003e1a:	68b9      	ldr	r1, [r7, #8]
 8003e1c:	6978      	ldr	r0, [r7, #20]
 8003e1e:	f7ff ffb1 	bl	8003d84 <NVIC_EncodePriority>
 8003e22:	4602      	mov	r2, r0
 8003e24:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003e28:	4611      	mov	r1, r2
 8003e2a:	4618      	mov	r0, r3
 8003e2c:	f7ff ff80 	bl	8003d30 <__NVIC_SetPriority>
}
 8003e30:	bf00      	nop
 8003e32:	3718      	adds	r7, #24
 8003e34:	46bd      	mov	sp, r7
 8003e36:	bd80      	pop	{r7, pc}

08003e38 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003e38:	b580      	push	{r7, lr}
 8003e3a:	b082      	sub	sp, #8
 8003e3c:	af00      	add	r7, sp, #0
 8003e3e:	4603      	mov	r3, r0
 8003e40:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003e42:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e46:	4618      	mov	r0, r3
 8003e48:	f7ff ff30 	bl	8003cac <__NVIC_EnableIRQ>
}
 8003e4c:	bf00      	nop
 8003e4e:	3708      	adds	r7, #8
 8003e50:	46bd      	mov	sp, r7
 8003e52:	bd80      	pop	{r7, pc}

08003e54 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8003e54:	b580      	push	{r7, lr}
 8003e56:	b082      	sub	sp, #8
 8003e58:	af00      	add	r7, sp, #0
 8003e5a:	4603      	mov	r3, r0
 8003e5c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8003e5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e62:	4618      	mov	r0, r3
 8003e64:	f7ff ff40 	bl	8003ce8 <__NVIC_DisableIRQ>
}
 8003e68:	bf00      	nop
 8003e6a:	3708      	adds	r7, #8
 8003e6c:	46bd      	mov	sp, r7
 8003e6e:	bd80      	pop	{r7, pc}

08003e70 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003e70:	b480      	push	{r7}
 8003e72:	b089      	sub	sp, #36	; 0x24
 8003e74:	af00      	add	r7, sp, #0
 8003e76:	6078      	str	r0, [r7, #4]
 8003e78:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003e7a:	2300      	movs	r3, #0
 8003e7c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003e7e:	2300      	movs	r3, #0
 8003e80:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003e82:	2300      	movs	r3, #0
 8003e84:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003e86:	2300      	movs	r3, #0
 8003e88:	61fb      	str	r3, [r7, #28]
 8003e8a:	e165      	b.n	8004158 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003e8c:	2201      	movs	r2, #1
 8003e8e:	69fb      	ldr	r3, [r7, #28]
 8003e90:	fa02 f303 	lsl.w	r3, r2, r3
 8003e94:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003e96:	683b      	ldr	r3, [r7, #0]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	697a      	ldr	r2, [r7, #20]
 8003e9c:	4013      	ands	r3, r2
 8003e9e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003ea0:	693a      	ldr	r2, [r7, #16]
 8003ea2:	697b      	ldr	r3, [r7, #20]
 8003ea4:	429a      	cmp	r2, r3
 8003ea6:	f040 8154 	bne.w	8004152 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003eaa:	683b      	ldr	r3, [r7, #0]
 8003eac:	685b      	ldr	r3, [r3, #4]
 8003eae:	f003 0303 	and.w	r3, r3, #3
 8003eb2:	2b01      	cmp	r3, #1
 8003eb4:	d005      	beq.n	8003ec2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003eb6:	683b      	ldr	r3, [r7, #0]
 8003eb8:	685b      	ldr	r3, [r3, #4]
 8003eba:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003ebe:	2b02      	cmp	r3, #2
 8003ec0:	d130      	bne.n	8003f24 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	689b      	ldr	r3, [r3, #8]
 8003ec6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003ec8:	69fb      	ldr	r3, [r7, #28]
 8003eca:	005b      	lsls	r3, r3, #1
 8003ecc:	2203      	movs	r2, #3
 8003ece:	fa02 f303 	lsl.w	r3, r2, r3
 8003ed2:	43db      	mvns	r3, r3
 8003ed4:	69ba      	ldr	r2, [r7, #24]
 8003ed6:	4013      	ands	r3, r2
 8003ed8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003eda:	683b      	ldr	r3, [r7, #0]
 8003edc:	68da      	ldr	r2, [r3, #12]
 8003ede:	69fb      	ldr	r3, [r7, #28]
 8003ee0:	005b      	lsls	r3, r3, #1
 8003ee2:	fa02 f303 	lsl.w	r3, r2, r3
 8003ee6:	69ba      	ldr	r2, [r7, #24]
 8003ee8:	4313      	orrs	r3, r2
 8003eea:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	69ba      	ldr	r2, [r7, #24]
 8003ef0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	685b      	ldr	r3, [r3, #4]
 8003ef6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003ef8:	2201      	movs	r2, #1
 8003efa:	69fb      	ldr	r3, [r7, #28]
 8003efc:	fa02 f303 	lsl.w	r3, r2, r3
 8003f00:	43db      	mvns	r3, r3
 8003f02:	69ba      	ldr	r2, [r7, #24]
 8003f04:	4013      	ands	r3, r2
 8003f06:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003f08:	683b      	ldr	r3, [r7, #0]
 8003f0a:	685b      	ldr	r3, [r3, #4]
 8003f0c:	091b      	lsrs	r3, r3, #4
 8003f0e:	f003 0201 	and.w	r2, r3, #1
 8003f12:	69fb      	ldr	r3, [r7, #28]
 8003f14:	fa02 f303 	lsl.w	r3, r2, r3
 8003f18:	69ba      	ldr	r2, [r7, #24]
 8003f1a:	4313      	orrs	r3, r2
 8003f1c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	69ba      	ldr	r2, [r7, #24]
 8003f22:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003f24:	683b      	ldr	r3, [r7, #0]
 8003f26:	685b      	ldr	r3, [r3, #4]
 8003f28:	f003 0303 	and.w	r3, r3, #3
 8003f2c:	2b03      	cmp	r3, #3
 8003f2e:	d017      	beq.n	8003f60 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	68db      	ldr	r3, [r3, #12]
 8003f34:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003f36:	69fb      	ldr	r3, [r7, #28]
 8003f38:	005b      	lsls	r3, r3, #1
 8003f3a:	2203      	movs	r2, #3
 8003f3c:	fa02 f303 	lsl.w	r3, r2, r3
 8003f40:	43db      	mvns	r3, r3
 8003f42:	69ba      	ldr	r2, [r7, #24]
 8003f44:	4013      	ands	r3, r2
 8003f46:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003f48:	683b      	ldr	r3, [r7, #0]
 8003f4a:	689a      	ldr	r2, [r3, #8]
 8003f4c:	69fb      	ldr	r3, [r7, #28]
 8003f4e:	005b      	lsls	r3, r3, #1
 8003f50:	fa02 f303 	lsl.w	r3, r2, r3
 8003f54:	69ba      	ldr	r2, [r7, #24]
 8003f56:	4313      	orrs	r3, r2
 8003f58:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	69ba      	ldr	r2, [r7, #24]
 8003f5e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003f60:	683b      	ldr	r3, [r7, #0]
 8003f62:	685b      	ldr	r3, [r3, #4]
 8003f64:	f003 0303 	and.w	r3, r3, #3
 8003f68:	2b02      	cmp	r3, #2
 8003f6a:	d123      	bne.n	8003fb4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003f6c:	69fb      	ldr	r3, [r7, #28]
 8003f6e:	08da      	lsrs	r2, r3, #3
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	3208      	adds	r2, #8
 8003f74:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003f78:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003f7a:	69fb      	ldr	r3, [r7, #28]
 8003f7c:	f003 0307 	and.w	r3, r3, #7
 8003f80:	009b      	lsls	r3, r3, #2
 8003f82:	220f      	movs	r2, #15
 8003f84:	fa02 f303 	lsl.w	r3, r2, r3
 8003f88:	43db      	mvns	r3, r3
 8003f8a:	69ba      	ldr	r2, [r7, #24]
 8003f8c:	4013      	ands	r3, r2
 8003f8e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003f90:	683b      	ldr	r3, [r7, #0]
 8003f92:	691a      	ldr	r2, [r3, #16]
 8003f94:	69fb      	ldr	r3, [r7, #28]
 8003f96:	f003 0307 	and.w	r3, r3, #7
 8003f9a:	009b      	lsls	r3, r3, #2
 8003f9c:	fa02 f303 	lsl.w	r3, r2, r3
 8003fa0:	69ba      	ldr	r2, [r7, #24]
 8003fa2:	4313      	orrs	r3, r2
 8003fa4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003fa6:	69fb      	ldr	r3, [r7, #28]
 8003fa8:	08da      	lsrs	r2, r3, #3
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	3208      	adds	r2, #8
 8003fae:	69b9      	ldr	r1, [r7, #24]
 8003fb0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003fba:	69fb      	ldr	r3, [r7, #28]
 8003fbc:	005b      	lsls	r3, r3, #1
 8003fbe:	2203      	movs	r2, #3
 8003fc0:	fa02 f303 	lsl.w	r3, r2, r3
 8003fc4:	43db      	mvns	r3, r3
 8003fc6:	69ba      	ldr	r2, [r7, #24]
 8003fc8:	4013      	ands	r3, r2
 8003fca:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003fcc:	683b      	ldr	r3, [r7, #0]
 8003fce:	685b      	ldr	r3, [r3, #4]
 8003fd0:	f003 0203 	and.w	r2, r3, #3
 8003fd4:	69fb      	ldr	r3, [r7, #28]
 8003fd6:	005b      	lsls	r3, r3, #1
 8003fd8:	fa02 f303 	lsl.w	r3, r2, r3
 8003fdc:	69ba      	ldr	r2, [r7, #24]
 8003fde:	4313      	orrs	r3, r2
 8003fe0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	69ba      	ldr	r2, [r7, #24]
 8003fe6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003fe8:	683b      	ldr	r3, [r7, #0]
 8003fea:	685b      	ldr	r3, [r3, #4]
 8003fec:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	f000 80ae 	beq.w	8004152 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003ff6:	2300      	movs	r3, #0
 8003ff8:	60fb      	str	r3, [r7, #12]
 8003ffa:	4b5d      	ldr	r3, [pc, #372]	; (8004170 <HAL_GPIO_Init+0x300>)
 8003ffc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ffe:	4a5c      	ldr	r2, [pc, #368]	; (8004170 <HAL_GPIO_Init+0x300>)
 8004000:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004004:	6453      	str	r3, [r2, #68]	; 0x44
 8004006:	4b5a      	ldr	r3, [pc, #360]	; (8004170 <HAL_GPIO_Init+0x300>)
 8004008:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800400a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800400e:	60fb      	str	r3, [r7, #12]
 8004010:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004012:	4a58      	ldr	r2, [pc, #352]	; (8004174 <HAL_GPIO_Init+0x304>)
 8004014:	69fb      	ldr	r3, [r7, #28]
 8004016:	089b      	lsrs	r3, r3, #2
 8004018:	3302      	adds	r3, #2
 800401a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800401e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004020:	69fb      	ldr	r3, [r7, #28]
 8004022:	f003 0303 	and.w	r3, r3, #3
 8004026:	009b      	lsls	r3, r3, #2
 8004028:	220f      	movs	r2, #15
 800402a:	fa02 f303 	lsl.w	r3, r2, r3
 800402e:	43db      	mvns	r3, r3
 8004030:	69ba      	ldr	r2, [r7, #24]
 8004032:	4013      	ands	r3, r2
 8004034:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	4a4f      	ldr	r2, [pc, #316]	; (8004178 <HAL_GPIO_Init+0x308>)
 800403a:	4293      	cmp	r3, r2
 800403c:	d025      	beq.n	800408a <HAL_GPIO_Init+0x21a>
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	4a4e      	ldr	r2, [pc, #312]	; (800417c <HAL_GPIO_Init+0x30c>)
 8004042:	4293      	cmp	r3, r2
 8004044:	d01f      	beq.n	8004086 <HAL_GPIO_Init+0x216>
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	4a4d      	ldr	r2, [pc, #308]	; (8004180 <HAL_GPIO_Init+0x310>)
 800404a:	4293      	cmp	r3, r2
 800404c:	d019      	beq.n	8004082 <HAL_GPIO_Init+0x212>
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	4a4c      	ldr	r2, [pc, #304]	; (8004184 <HAL_GPIO_Init+0x314>)
 8004052:	4293      	cmp	r3, r2
 8004054:	d013      	beq.n	800407e <HAL_GPIO_Init+0x20e>
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	4a4b      	ldr	r2, [pc, #300]	; (8004188 <HAL_GPIO_Init+0x318>)
 800405a:	4293      	cmp	r3, r2
 800405c:	d00d      	beq.n	800407a <HAL_GPIO_Init+0x20a>
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	4a4a      	ldr	r2, [pc, #296]	; (800418c <HAL_GPIO_Init+0x31c>)
 8004062:	4293      	cmp	r3, r2
 8004064:	d007      	beq.n	8004076 <HAL_GPIO_Init+0x206>
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	4a49      	ldr	r2, [pc, #292]	; (8004190 <HAL_GPIO_Init+0x320>)
 800406a:	4293      	cmp	r3, r2
 800406c:	d101      	bne.n	8004072 <HAL_GPIO_Init+0x202>
 800406e:	2306      	movs	r3, #6
 8004070:	e00c      	b.n	800408c <HAL_GPIO_Init+0x21c>
 8004072:	2307      	movs	r3, #7
 8004074:	e00a      	b.n	800408c <HAL_GPIO_Init+0x21c>
 8004076:	2305      	movs	r3, #5
 8004078:	e008      	b.n	800408c <HAL_GPIO_Init+0x21c>
 800407a:	2304      	movs	r3, #4
 800407c:	e006      	b.n	800408c <HAL_GPIO_Init+0x21c>
 800407e:	2303      	movs	r3, #3
 8004080:	e004      	b.n	800408c <HAL_GPIO_Init+0x21c>
 8004082:	2302      	movs	r3, #2
 8004084:	e002      	b.n	800408c <HAL_GPIO_Init+0x21c>
 8004086:	2301      	movs	r3, #1
 8004088:	e000      	b.n	800408c <HAL_GPIO_Init+0x21c>
 800408a:	2300      	movs	r3, #0
 800408c:	69fa      	ldr	r2, [r7, #28]
 800408e:	f002 0203 	and.w	r2, r2, #3
 8004092:	0092      	lsls	r2, r2, #2
 8004094:	4093      	lsls	r3, r2
 8004096:	69ba      	ldr	r2, [r7, #24]
 8004098:	4313      	orrs	r3, r2
 800409a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800409c:	4935      	ldr	r1, [pc, #212]	; (8004174 <HAL_GPIO_Init+0x304>)
 800409e:	69fb      	ldr	r3, [r7, #28]
 80040a0:	089b      	lsrs	r3, r3, #2
 80040a2:	3302      	adds	r3, #2
 80040a4:	69ba      	ldr	r2, [r7, #24]
 80040a6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80040aa:	4b3a      	ldr	r3, [pc, #232]	; (8004194 <HAL_GPIO_Init+0x324>)
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80040b0:	693b      	ldr	r3, [r7, #16]
 80040b2:	43db      	mvns	r3, r3
 80040b4:	69ba      	ldr	r2, [r7, #24]
 80040b6:	4013      	ands	r3, r2
 80040b8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80040ba:	683b      	ldr	r3, [r7, #0]
 80040bc:	685b      	ldr	r3, [r3, #4]
 80040be:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	d003      	beq.n	80040ce <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 80040c6:	69ba      	ldr	r2, [r7, #24]
 80040c8:	693b      	ldr	r3, [r7, #16]
 80040ca:	4313      	orrs	r3, r2
 80040cc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80040ce:	4a31      	ldr	r2, [pc, #196]	; (8004194 <HAL_GPIO_Init+0x324>)
 80040d0:	69bb      	ldr	r3, [r7, #24]
 80040d2:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80040d4:	4b2f      	ldr	r3, [pc, #188]	; (8004194 <HAL_GPIO_Init+0x324>)
 80040d6:	685b      	ldr	r3, [r3, #4]
 80040d8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80040da:	693b      	ldr	r3, [r7, #16]
 80040dc:	43db      	mvns	r3, r3
 80040de:	69ba      	ldr	r2, [r7, #24]
 80040e0:	4013      	ands	r3, r2
 80040e2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80040e4:	683b      	ldr	r3, [r7, #0]
 80040e6:	685b      	ldr	r3, [r3, #4]
 80040e8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80040ec:	2b00      	cmp	r3, #0
 80040ee:	d003      	beq.n	80040f8 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 80040f0:	69ba      	ldr	r2, [r7, #24]
 80040f2:	693b      	ldr	r3, [r7, #16]
 80040f4:	4313      	orrs	r3, r2
 80040f6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80040f8:	4a26      	ldr	r2, [pc, #152]	; (8004194 <HAL_GPIO_Init+0x324>)
 80040fa:	69bb      	ldr	r3, [r7, #24]
 80040fc:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80040fe:	4b25      	ldr	r3, [pc, #148]	; (8004194 <HAL_GPIO_Init+0x324>)
 8004100:	689b      	ldr	r3, [r3, #8]
 8004102:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004104:	693b      	ldr	r3, [r7, #16]
 8004106:	43db      	mvns	r3, r3
 8004108:	69ba      	ldr	r2, [r7, #24]
 800410a:	4013      	ands	r3, r2
 800410c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800410e:	683b      	ldr	r3, [r7, #0]
 8004110:	685b      	ldr	r3, [r3, #4]
 8004112:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004116:	2b00      	cmp	r3, #0
 8004118:	d003      	beq.n	8004122 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 800411a:	69ba      	ldr	r2, [r7, #24]
 800411c:	693b      	ldr	r3, [r7, #16]
 800411e:	4313      	orrs	r3, r2
 8004120:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004122:	4a1c      	ldr	r2, [pc, #112]	; (8004194 <HAL_GPIO_Init+0x324>)
 8004124:	69bb      	ldr	r3, [r7, #24]
 8004126:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004128:	4b1a      	ldr	r3, [pc, #104]	; (8004194 <HAL_GPIO_Init+0x324>)
 800412a:	68db      	ldr	r3, [r3, #12]
 800412c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800412e:	693b      	ldr	r3, [r7, #16]
 8004130:	43db      	mvns	r3, r3
 8004132:	69ba      	ldr	r2, [r7, #24]
 8004134:	4013      	ands	r3, r2
 8004136:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004138:	683b      	ldr	r3, [r7, #0]
 800413a:	685b      	ldr	r3, [r3, #4]
 800413c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004140:	2b00      	cmp	r3, #0
 8004142:	d003      	beq.n	800414c <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8004144:	69ba      	ldr	r2, [r7, #24]
 8004146:	693b      	ldr	r3, [r7, #16]
 8004148:	4313      	orrs	r3, r2
 800414a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800414c:	4a11      	ldr	r2, [pc, #68]	; (8004194 <HAL_GPIO_Init+0x324>)
 800414e:	69bb      	ldr	r3, [r7, #24]
 8004150:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004152:	69fb      	ldr	r3, [r7, #28]
 8004154:	3301      	adds	r3, #1
 8004156:	61fb      	str	r3, [r7, #28]
 8004158:	69fb      	ldr	r3, [r7, #28]
 800415a:	2b0f      	cmp	r3, #15
 800415c:	f67f ae96 	bls.w	8003e8c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004160:	bf00      	nop
 8004162:	bf00      	nop
 8004164:	3724      	adds	r7, #36	; 0x24
 8004166:	46bd      	mov	sp, r7
 8004168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800416c:	4770      	bx	lr
 800416e:	bf00      	nop
 8004170:	40023800 	.word	0x40023800
 8004174:	40013800 	.word	0x40013800
 8004178:	40020000 	.word	0x40020000
 800417c:	40020400 	.word	0x40020400
 8004180:	40020800 	.word	0x40020800
 8004184:	40020c00 	.word	0x40020c00
 8004188:	40021000 	.word	0x40021000
 800418c:	40021400 	.word	0x40021400
 8004190:	40021800 	.word	0x40021800
 8004194:	40013c00 	.word	0x40013c00

08004198 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004198:	b480      	push	{r7}
 800419a:	b085      	sub	sp, #20
 800419c:	af00      	add	r7, sp, #0
 800419e:	6078      	str	r0, [r7, #4]
 80041a0:	460b      	mov	r3, r1
 80041a2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	691a      	ldr	r2, [r3, #16]
 80041a8:	887b      	ldrh	r3, [r7, #2]
 80041aa:	4013      	ands	r3, r2
 80041ac:	2b00      	cmp	r3, #0
 80041ae:	d002      	beq.n	80041b6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80041b0:	2301      	movs	r3, #1
 80041b2:	73fb      	strb	r3, [r7, #15]
 80041b4:	e001      	b.n	80041ba <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80041b6:	2300      	movs	r3, #0
 80041b8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80041ba:	7bfb      	ldrb	r3, [r7, #15]
}
 80041bc:	4618      	mov	r0, r3
 80041be:	3714      	adds	r7, #20
 80041c0:	46bd      	mov	sp, r7
 80041c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041c6:	4770      	bx	lr

080041c8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80041c8:	b480      	push	{r7}
 80041ca:	b083      	sub	sp, #12
 80041cc:	af00      	add	r7, sp, #0
 80041ce:	6078      	str	r0, [r7, #4]
 80041d0:	460b      	mov	r3, r1
 80041d2:	807b      	strh	r3, [r7, #2]
 80041d4:	4613      	mov	r3, r2
 80041d6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80041d8:	787b      	ldrb	r3, [r7, #1]
 80041da:	2b00      	cmp	r3, #0
 80041dc:	d003      	beq.n	80041e6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80041de:	887a      	ldrh	r2, [r7, #2]
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80041e4:	e003      	b.n	80041ee <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80041e6:	887b      	ldrh	r3, [r7, #2]
 80041e8:	041a      	lsls	r2, r3, #16
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	619a      	str	r2, [r3, #24]
}
 80041ee:	bf00      	nop
 80041f0:	370c      	adds	r7, #12
 80041f2:	46bd      	mov	sp, r7
 80041f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041f8:	4770      	bx	lr
	...

080041fc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80041fc:	b580      	push	{r7, lr}
 80041fe:	b084      	sub	sp, #16
 8004200:	af00      	add	r7, sp, #0
 8004202:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	2b00      	cmp	r3, #0
 8004208:	d101      	bne.n	800420e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800420a:	2301      	movs	r3, #1
 800420c:	e12b      	b.n	8004466 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004214:	b2db      	uxtb	r3, r3
 8004216:	2b00      	cmp	r3, #0
 8004218:	d106      	bne.n	8004228 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	2200      	movs	r2, #0
 800421e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8004222:	6878      	ldr	r0, [r7, #4]
 8004224:	f7fd f92a 	bl	800147c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	2224      	movs	r2, #36	; 0x24
 800422c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	681a      	ldr	r2, [r3, #0]
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	f022 0201 	bic.w	r2, r2, #1
 800423e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	681a      	ldr	r2, [r3, #0]
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800424e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	681a      	ldr	r2, [r3, #0]
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800425e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004260:	f000 fa38 	bl	80046d4 <HAL_RCC_GetPCLK1Freq>
 8004264:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	685b      	ldr	r3, [r3, #4]
 800426a:	4a81      	ldr	r2, [pc, #516]	; (8004470 <HAL_I2C_Init+0x274>)
 800426c:	4293      	cmp	r3, r2
 800426e:	d807      	bhi.n	8004280 <HAL_I2C_Init+0x84>
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	4a80      	ldr	r2, [pc, #512]	; (8004474 <HAL_I2C_Init+0x278>)
 8004274:	4293      	cmp	r3, r2
 8004276:	bf94      	ite	ls
 8004278:	2301      	movls	r3, #1
 800427a:	2300      	movhi	r3, #0
 800427c:	b2db      	uxtb	r3, r3
 800427e:	e006      	b.n	800428e <HAL_I2C_Init+0x92>
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	4a7d      	ldr	r2, [pc, #500]	; (8004478 <HAL_I2C_Init+0x27c>)
 8004284:	4293      	cmp	r3, r2
 8004286:	bf94      	ite	ls
 8004288:	2301      	movls	r3, #1
 800428a:	2300      	movhi	r3, #0
 800428c:	b2db      	uxtb	r3, r3
 800428e:	2b00      	cmp	r3, #0
 8004290:	d001      	beq.n	8004296 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8004292:	2301      	movs	r3, #1
 8004294:	e0e7      	b.n	8004466 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004296:	68fb      	ldr	r3, [r7, #12]
 8004298:	4a78      	ldr	r2, [pc, #480]	; (800447c <HAL_I2C_Init+0x280>)
 800429a:	fba2 2303 	umull	r2, r3, r2, r3
 800429e:	0c9b      	lsrs	r3, r3, #18
 80042a0:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	685b      	ldr	r3, [r3, #4]
 80042a8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	68ba      	ldr	r2, [r7, #8]
 80042b2:	430a      	orrs	r2, r1
 80042b4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	6a1b      	ldr	r3, [r3, #32]
 80042bc:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	685b      	ldr	r3, [r3, #4]
 80042c4:	4a6a      	ldr	r2, [pc, #424]	; (8004470 <HAL_I2C_Init+0x274>)
 80042c6:	4293      	cmp	r3, r2
 80042c8:	d802      	bhi.n	80042d0 <HAL_I2C_Init+0xd4>
 80042ca:	68bb      	ldr	r3, [r7, #8]
 80042cc:	3301      	adds	r3, #1
 80042ce:	e009      	b.n	80042e4 <HAL_I2C_Init+0xe8>
 80042d0:	68bb      	ldr	r3, [r7, #8]
 80042d2:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80042d6:	fb02 f303 	mul.w	r3, r2, r3
 80042da:	4a69      	ldr	r2, [pc, #420]	; (8004480 <HAL_I2C_Init+0x284>)
 80042dc:	fba2 2303 	umull	r2, r3, r2, r3
 80042e0:	099b      	lsrs	r3, r3, #6
 80042e2:	3301      	adds	r3, #1
 80042e4:	687a      	ldr	r2, [r7, #4]
 80042e6:	6812      	ldr	r2, [r2, #0]
 80042e8:	430b      	orrs	r3, r1
 80042ea:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	69db      	ldr	r3, [r3, #28]
 80042f2:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80042f6:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	685b      	ldr	r3, [r3, #4]
 80042fe:	495c      	ldr	r1, [pc, #368]	; (8004470 <HAL_I2C_Init+0x274>)
 8004300:	428b      	cmp	r3, r1
 8004302:	d819      	bhi.n	8004338 <HAL_I2C_Init+0x13c>
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	1e59      	subs	r1, r3, #1
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	685b      	ldr	r3, [r3, #4]
 800430c:	005b      	lsls	r3, r3, #1
 800430e:	fbb1 f3f3 	udiv	r3, r1, r3
 8004312:	1c59      	adds	r1, r3, #1
 8004314:	f640 73fc 	movw	r3, #4092	; 0xffc
 8004318:	400b      	ands	r3, r1
 800431a:	2b00      	cmp	r3, #0
 800431c:	d00a      	beq.n	8004334 <HAL_I2C_Init+0x138>
 800431e:	68fb      	ldr	r3, [r7, #12]
 8004320:	1e59      	subs	r1, r3, #1
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	685b      	ldr	r3, [r3, #4]
 8004326:	005b      	lsls	r3, r3, #1
 8004328:	fbb1 f3f3 	udiv	r3, r1, r3
 800432c:	3301      	adds	r3, #1
 800432e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004332:	e051      	b.n	80043d8 <HAL_I2C_Init+0x1dc>
 8004334:	2304      	movs	r3, #4
 8004336:	e04f      	b.n	80043d8 <HAL_I2C_Init+0x1dc>
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	689b      	ldr	r3, [r3, #8]
 800433c:	2b00      	cmp	r3, #0
 800433e:	d111      	bne.n	8004364 <HAL_I2C_Init+0x168>
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	1e58      	subs	r0, r3, #1
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	6859      	ldr	r1, [r3, #4]
 8004348:	460b      	mov	r3, r1
 800434a:	005b      	lsls	r3, r3, #1
 800434c:	440b      	add	r3, r1
 800434e:	fbb0 f3f3 	udiv	r3, r0, r3
 8004352:	3301      	adds	r3, #1
 8004354:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004358:	2b00      	cmp	r3, #0
 800435a:	bf0c      	ite	eq
 800435c:	2301      	moveq	r3, #1
 800435e:	2300      	movne	r3, #0
 8004360:	b2db      	uxtb	r3, r3
 8004362:	e012      	b.n	800438a <HAL_I2C_Init+0x18e>
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	1e58      	subs	r0, r3, #1
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	6859      	ldr	r1, [r3, #4]
 800436c:	460b      	mov	r3, r1
 800436e:	009b      	lsls	r3, r3, #2
 8004370:	440b      	add	r3, r1
 8004372:	0099      	lsls	r1, r3, #2
 8004374:	440b      	add	r3, r1
 8004376:	fbb0 f3f3 	udiv	r3, r0, r3
 800437a:	3301      	adds	r3, #1
 800437c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004380:	2b00      	cmp	r3, #0
 8004382:	bf0c      	ite	eq
 8004384:	2301      	moveq	r3, #1
 8004386:	2300      	movne	r3, #0
 8004388:	b2db      	uxtb	r3, r3
 800438a:	2b00      	cmp	r3, #0
 800438c:	d001      	beq.n	8004392 <HAL_I2C_Init+0x196>
 800438e:	2301      	movs	r3, #1
 8004390:	e022      	b.n	80043d8 <HAL_I2C_Init+0x1dc>
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	689b      	ldr	r3, [r3, #8]
 8004396:	2b00      	cmp	r3, #0
 8004398:	d10e      	bne.n	80043b8 <HAL_I2C_Init+0x1bc>
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	1e58      	subs	r0, r3, #1
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	6859      	ldr	r1, [r3, #4]
 80043a2:	460b      	mov	r3, r1
 80043a4:	005b      	lsls	r3, r3, #1
 80043a6:	440b      	add	r3, r1
 80043a8:	fbb0 f3f3 	udiv	r3, r0, r3
 80043ac:	3301      	adds	r3, #1
 80043ae:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80043b2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80043b6:	e00f      	b.n	80043d8 <HAL_I2C_Init+0x1dc>
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	1e58      	subs	r0, r3, #1
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	6859      	ldr	r1, [r3, #4]
 80043c0:	460b      	mov	r3, r1
 80043c2:	009b      	lsls	r3, r3, #2
 80043c4:	440b      	add	r3, r1
 80043c6:	0099      	lsls	r1, r3, #2
 80043c8:	440b      	add	r3, r1
 80043ca:	fbb0 f3f3 	udiv	r3, r0, r3
 80043ce:	3301      	adds	r3, #1
 80043d0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80043d4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80043d8:	6879      	ldr	r1, [r7, #4]
 80043da:	6809      	ldr	r1, [r1, #0]
 80043dc:	4313      	orrs	r3, r2
 80043de:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	69da      	ldr	r2, [r3, #28]
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	6a1b      	ldr	r3, [r3, #32]
 80043f2:	431a      	orrs	r2, r3
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	430a      	orrs	r2, r1
 80043fa:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	689b      	ldr	r3, [r3, #8]
 8004402:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8004406:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800440a:	687a      	ldr	r2, [r7, #4]
 800440c:	6911      	ldr	r1, [r2, #16]
 800440e:	687a      	ldr	r2, [r7, #4]
 8004410:	68d2      	ldr	r2, [r2, #12]
 8004412:	4311      	orrs	r1, r2
 8004414:	687a      	ldr	r2, [r7, #4]
 8004416:	6812      	ldr	r2, [r2, #0]
 8004418:	430b      	orrs	r3, r1
 800441a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	68db      	ldr	r3, [r3, #12]
 8004422:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	695a      	ldr	r2, [r3, #20]
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	699b      	ldr	r3, [r3, #24]
 800442e:	431a      	orrs	r2, r3
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	430a      	orrs	r2, r1
 8004436:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	681a      	ldr	r2, [r3, #0]
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	f042 0201 	orr.w	r2, r2, #1
 8004446:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	2200      	movs	r2, #0
 800444c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	2220      	movs	r2, #32
 8004452:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	2200      	movs	r2, #0
 800445a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	2200      	movs	r2, #0
 8004460:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004464:	2300      	movs	r3, #0
}
 8004466:	4618      	mov	r0, r3
 8004468:	3710      	adds	r7, #16
 800446a:	46bd      	mov	sp, r7
 800446c:	bd80      	pop	{r7, pc}
 800446e:	bf00      	nop
 8004470:	000186a0 	.word	0x000186a0
 8004474:	001e847f 	.word	0x001e847f
 8004478:	003d08ff 	.word	0x003d08ff
 800447c:	431bde83 	.word	0x431bde83
 8004480:	10624dd3 	.word	0x10624dd3

08004484 <HAL_I2C_EnableListen_IT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_EnableListen_IT(I2C_HandleTypeDef *hi2c)
{
 8004484:	b480      	push	{r7}
 8004486:	b083      	sub	sp, #12
 8004488:	af00      	add	r7, sp, #0
 800448a:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_READY)
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004492:	b2db      	uxtb	r3, r3
 8004494:	2b20      	cmp	r3, #32
 8004496:	d124      	bne.n	80044e2 <HAL_I2C_EnableListen_IT+0x5e>
  {
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	2228      	movs	r2, #40	; 0x28
 800449c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	f003 0301 	and.w	r3, r3, #1
 80044aa:	2b01      	cmp	r3, #1
 80044ac:	d007      	beq.n	80044be <HAL_I2C_EnableListen_IT+0x3a>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	681a      	ldr	r2, [r3, #0]
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	f042 0201 	orr.w	r2, r2, #1
 80044bc:	601a      	str	r2, [r3, #0]
    }

    /* Enable Address Acknowledge */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	681a      	ldr	r2, [r3, #0]
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80044cc:	601a      	str	r2, [r3, #0]

    /* Enable EVT and ERR interrupt */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	685a      	ldr	r2, [r3, #4]
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 80044dc:	605a      	str	r2, [r3, #4]

    return HAL_OK;
 80044de:	2300      	movs	r3, #0
 80044e0:	e000      	b.n	80044e4 <HAL_I2C_EnableListen_IT+0x60>
  }
  else
  {
    return HAL_BUSY;
 80044e2:	2302      	movs	r3, #2
  }
}
 80044e4:	4618      	mov	r0, r3
 80044e6:	370c      	adds	r7, #12
 80044e8:	46bd      	mov	sp, r7
 80044ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ee:	4770      	bx	lr

080044f0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80044f0:	b580      	push	{r7, lr}
 80044f2:	b084      	sub	sp, #16
 80044f4:	af00      	add	r7, sp, #0
 80044f6:	6078      	str	r0, [r7, #4]
 80044f8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	2b00      	cmp	r3, #0
 80044fe:	d101      	bne.n	8004504 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004500:	2301      	movs	r3, #1
 8004502:	e0cc      	b.n	800469e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004504:	4b68      	ldr	r3, [pc, #416]	; (80046a8 <HAL_RCC_ClockConfig+0x1b8>)
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	f003 030f 	and.w	r3, r3, #15
 800450c:	683a      	ldr	r2, [r7, #0]
 800450e:	429a      	cmp	r2, r3
 8004510:	d90c      	bls.n	800452c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004512:	4b65      	ldr	r3, [pc, #404]	; (80046a8 <HAL_RCC_ClockConfig+0x1b8>)
 8004514:	683a      	ldr	r2, [r7, #0]
 8004516:	b2d2      	uxtb	r2, r2
 8004518:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800451a:	4b63      	ldr	r3, [pc, #396]	; (80046a8 <HAL_RCC_ClockConfig+0x1b8>)
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	f003 030f 	and.w	r3, r3, #15
 8004522:	683a      	ldr	r2, [r7, #0]
 8004524:	429a      	cmp	r2, r3
 8004526:	d001      	beq.n	800452c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004528:	2301      	movs	r3, #1
 800452a:	e0b8      	b.n	800469e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	f003 0302 	and.w	r3, r3, #2
 8004534:	2b00      	cmp	r3, #0
 8004536:	d020      	beq.n	800457a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	f003 0304 	and.w	r3, r3, #4
 8004540:	2b00      	cmp	r3, #0
 8004542:	d005      	beq.n	8004550 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004544:	4b59      	ldr	r3, [pc, #356]	; (80046ac <HAL_RCC_ClockConfig+0x1bc>)
 8004546:	689b      	ldr	r3, [r3, #8]
 8004548:	4a58      	ldr	r2, [pc, #352]	; (80046ac <HAL_RCC_ClockConfig+0x1bc>)
 800454a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800454e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	f003 0308 	and.w	r3, r3, #8
 8004558:	2b00      	cmp	r3, #0
 800455a:	d005      	beq.n	8004568 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800455c:	4b53      	ldr	r3, [pc, #332]	; (80046ac <HAL_RCC_ClockConfig+0x1bc>)
 800455e:	689b      	ldr	r3, [r3, #8]
 8004560:	4a52      	ldr	r2, [pc, #328]	; (80046ac <HAL_RCC_ClockConfig+0x1bc>)
 8004562:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004566:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004568:	4b50      	ldr	r3, [pc, #320]	; (80046ac <HAL_RCC_ClockConfig+0x1bc>)
 800456a:	689b      	ldr	r3, [r3, #8]
 800456c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	689b      	ldr	r3, [r3, #8]
 8004574:	494d      	ldr	r1, [pc, #308]	; (80046ac <HAL_RCC_ClockConfig+0x1bc>)
 8004576:	4313      	orrs	r3, r2
 8004578:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	f003 0301 	and.w	r3, r3, #1
 8004582:	2b00      	cmp	r3, #0
 8004584:	d044      	beq.n	8004610 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	685b      	ldr	r3, [r3, #4]
 800458a:	2b01      	cmp	r3, #1
 800458c:	d107      	bne.n	800459e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800458e:	4b47      	ldr	r3, [pc, #284]	; (80046ac <HAL_RCC_ClockConfig+0x1bc>)
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004596:	2b00      	cmp	r3, #0
 8004598:	d119      	bne.n	80045ce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800459a:	2301      	movs	r3, #1
 800459c:	e07f      	b.n	800469e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	685b      	ldr	r3, [r3, #4]
 80045a2:	2b02      	cmp	r3, #2
 80045a4:	d003      	beq.n	80045ae <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80045aa:	2b03      	cmp	r3, #3
 80045ac:	d107      	bne.n	80045be <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80045ae:	4b3f      	ldr	r3, [pc, #252]	; (80046ac <HAL_RCC_ClockConfig+0x1bc>)
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80045b6:	2b00      	cmp	r3, #0
 80045b8:	d109      	bne.n	80045ce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80045ba:	2301      	movs	r3, #1
 80045bc:	e06f      	b.n	800469e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80045be:	4b3b      	ldr	r3, [pc, #236]	; (80046ac <HAL_RCC_ClockConfig+0x1bc>)
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	f003 0302 	and.w	r3, r3, #2
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	d101      	bne.n	80045ce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80045ca:	2301      	movs	r3, #1
 80045cc:	e067      	b.n	800469e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80045ce:	4b37      	ldr	r3, [pc, #220]	; (80046ac <HAL_RCC_ClockConfig+0x1bc>)
 80045d0:	689b      	ldr	r3, [r3, #8]
 80045d2:	f023 0203 	bic.w	r2, r3, #3
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	685b      	ldr	r3, [r3, #4]
 80045da:	4934      	ldr	r1, [pc, #208]	; (80046ac <HAL_RCC_ClockConfig+0x1bc>)
 80045dc:	4313      	orrs	r3, r2
 80045de:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80045e0:	f7ff fb02 	bl	8003be8 <HAL_GetTick>
 80045e4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80045e6:	e00a      	b.n	80045fe <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80045e8:	f7ff fafe 	bl	8003be8 <HAL_GetTick>
 80045ec:	4602      	mov	r2, r0
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	1ad3      	subs	r3, r2, r3
 80045f2:	f241 3288 	movw	r2, #5000	; 0x1388
 80045f6:	4293      	cmp	r3, r2
 80045f8:	d901      	bls.n	80045fe <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80045fa:	2303      	movs	r3, #3
 80045fc:	e04f      	b.n	800469e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80045fe:	4b2b      	ldr	r3, [pc, #172]	; (80046ac <HAL_RCC_ClockConfig+0x1bc>)
 8004600:	689b      	ldr	r3, [r3, #8]
 8004602:	f003 020c 	and.w	r2, r3, #12
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	685b      	ldr	r3, [r3, #4]
 800460a:	009b      	lsls	r3, r3, #2
 800460c:	429a      	cmp	r2, r3
 800460e:	d1eb      	bne.n	80045e8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004610:	4b25      	ldr	r3, [pc, #148]	; (80046a8 <HAL_RCC_ClockConfig+0x1b8>)
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	f003 030f 	and.w	r3, r3, #15
 8004618:	683a      	ldr	r2, [r7, #0]
 800461a:	429a      	cmp	r2, r3
 800461c:	d20c      	bcs.n	8004638 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800461e:	4b22      	ldr	r3, [pc, #136]	; (80046a8 <HAL_RCC_ClockConfig+0x1b8>)
 8004620:	683a      	ldr	r2, [r7, #0]
 8004622:	b2d2      	uxtb	r2, r2
 8004624:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004626:	4b20      	ldr	r3, [pc, #128]	; (80046a8 <HAL_RCC_ClockConfig+0x1b8>)
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	f003 030f 	and.w	r3, r3, #15
 800462e:	683a      	ldr	r2, [r7, #0]
 8004630:	429a      	cmp	r2, r3
 8004632:	d001      	beq.n	8004638 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004634:	2301      	movs	r3, #1
 8004636:	e032      	b.n	800469e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	f003 0304 	and.w	r3, r3, #4
 8004640:	2b00      	cmp	r3, #0
 8004642:	d008      	beq.n	8004656 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004644:	4b19      	ldr	r3, [pc, #100]	; (80046ac <HAL_RCC_ClockConfig+0x1bc>)
 8004646:	689b      	ldr	r3, [r3, #8]
 8004648:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	68db      	ldr	r3, [r3, #12]
 8004650:	4916      	ldr	r1, [pc, #88]	; (80046ac <HAL_RCC_ClockConfig+0x1bc>)
 8004652:	4313      	orrs	r3, r2
 8004654:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	f003 0308 	and.w	r3, r3, #8
 800465e:	2b00      	cmp	r3, #0
 8004660:	d009      	beq.n	8004676 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004662:	4b12      	ldr	r3, [pc, #72]	; (80046ac <HAL_RCC_ClockConfig+0x1bc>)
 8004664:	689b      	ldr	r3, [r3, #8]
 8004666:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	691b      	ldr	r3, [r3, #16]
 800466e:	00db      	lsls	r3, r3, #3
 8004670:	490e      	ldr	r1, [pc, #56]	; (80046ac <HAL_RCC_ClockConfig+0x1bc>)
 8004672:	4313      	orrs	r3, r2
 8004674:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004676:	f000 f887 	bl	8004788 <HAL_RCC_GetSysClockFreq>
 800467a:	4602      	mov	r2, r0
 800467c:	4b0b      	ldr	r3, [pc, #44]	; (80046ac <HAL_RCC_ClockConfig+0x1bc>)
 800467e:	689b      	ldr	r3, [r3, #8]
 8004680:	091b      	lsrs	r3, r3, #4
 8004682:	f003 030f 	and.w	r3, r3, #15
 8004686:	490a      	ldr	r1, [pc, #40]	; (80046b0 <HAL_RCC_ClockConfig+0x1c0>)
 8004688:	5ccb      	ldrb	r3, [r1, r3]
 800468a:	fa22 f303 	lsr.w	r3, r2, r3
 800468e:	4a09      	ldr	r2, [pc, #36]	; (80046b4 <HAL_RCC_ClockConfig+0x1c4>)
 8004690:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8004692:	4b09      	ldr	r3, [pc, #36]	; (80046b8 <HAL_RCC_ClockConfig+0x1c8>)
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	4618      	mov	r0, r3
 8004698:	f7fc ff80 	bl	800159c <HAL_InitTick>

  return HAL_OK;
 800469c:	2300      	movs	r3, #0
}
 800469e:	4618      	mov	r0, r3
 80046a0:	3710      	adds	r7, #16
 80046a2:	46bd      	mov	sp, r7
 80046a4:	bd80      	pop	{r7, pc}
 80046a6:	bf00      	nop
 80046a8:	40023c00 	.word	0x40023c00
 80046ac:	40023800 	.word	0x40023800
 80046b0:	0800ab38 	.word	0x0800ab38
 80046b4:	20000004 	.word	0x20000004
 80046b8:	20000008 	.word	0x20000008

080046bc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80046bc:	b480      	push	{r7}
 80046be:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80046c0:	4b03      	ldr	r3, [pc, #12]	; (80046d0 <HAL_RCC_GetHCLKFreq+0x14>)
 80046c2:	681b      	ldr	r3, [r3, #0]
}
 80046c4:	4618      	mov	r0, r3
 80046c6:	46bd      	mov	sp, r7
 80046c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046cc:	4770      	bx	lr
 80046ce:	bf00      	nop
 80046d0:	20000004 	.word	0x20000004

080046d4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80046d4:	b580      	push	{r7, lr}
 80046d6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80046d8:	f7ff fff0 	bl	80046bc <HAL_RCC_GetHCLKFreq>
 80046dc:	4602      	mov	r2, r0
 80046de:	4b05      	ldr	r3, [pc, #20]	; (80046f4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80046e0:	689b      	ldr	r3, [r3, #8]
 80046e2:	0a9b      	lsrs	r3, r3, #10
 80046e4:	f003 0307 	and.w	r3, r3, #7
 80046e8:	4903      	ldr	r1, [pc, #12]	; (80046f8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80046ea:	5ccb      	ldrb	r3, [r1, r3]
 80046ec:	fa22 f303 	lsr.w	r3, r2, r3
}
 80046f0:	4618      	mov	r0, r3
 80046f2:	bd80      	pop	{r7, pc}
 80046f4:	40023800 	.word	0x40023800
 80046f8:	0800ab48 	.word	0x0800ab48

080046fc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80046fc:	b580      	push	{r7, lr}
 80046fe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8004700:	f7ff ffdc 	bl	80046bc <HAL_RCC_GetHCLKFreq>
 8004704:	4602      	mov	r2, r0
 8004706:	4b05      	ldr	r3, [pc, #20]	; (800471c <HAL_RCC_GetPCLK2Freq+0x20>)
 8004708:	689b      	ldr	r3, [r3, #8]
 800470a:	0b5b      	lsrs	r3, r3, #13
 800470c:	f003 0307 	and.w	r3, r3, #7
 8004710:	4903      	ldr	r1, [pc, #12]	; (8004720 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004712:	5ccb      	ldrb	r3, [r1, r3]
 8004714:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004718:	4618      	mov	r0, r3
 800471a:	bd80      	pop	{r7, pc}
 800471c:	40023800 	.word	0x40023800
 8004720:	0800ab48 	.word	0x0800ab48

08004724 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8004724:	b480      	push	{r7}
 8004726:	b083      	sub	sp, #12
 8004728:	af00      	add	r7, sp, #0
 800472a:	6078      	str	r0, [r7, #4]
 800472c:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	220f      	movs	r2, #15
 8004732:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8004734:	4b12      	ldr	r3, [pc, #72]	; (8004780 <HAL_RCC_GetClockConfig+0x5c>)
 8004736:	689b      	ldr	r3, [r3, #8]
 8004738:	f003 0203 	and.w	r2, r3, #3
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8004740:	4b0f      	ldr	r3, [pc, #60]	; (8004780 <HAL_RCC_GetClockConfig+0x5c>)
 8004742:	689b      	ldr	r3, [r3, #8]
 8004744:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 800474c:	4b0c      	ldr	r3, [pc, #48]	; (8004780 <HAL_RCC_GetClockConfig+0x5c>)
 800474e:	689b      	ldr	r3, [r3, #8]
 8004750:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8004758:	4b09      	ldr	r3, [pc, #36]	; (8004780 <HAL_RCC_GetClockConfig+0x5c>)
 800475a:	689b      	ldr	r3, [r3, #8]
 800475c:	08db      	lsrs	r3, r3, #3
 800475e:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8004766:	4b07      	ldr	r3, [pc, #28]	; (8004784 <HAL_RCC_GetClockConfig+0x60>)
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	f003 020f 	and.w	r2, r3, #15
 800476e:	683b      	ldr	r3, [r7, #0]
 8004770:	601a      	str	r2, [r3, #0]
}
 8004772:	bf00      	nop
 8004774:	370c      	adds	r7, #12
 8004776:	46bd      	mov	sp, r7
 8004778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800477c:	4770      	bx	lr
 800477e:	bf00      	nop
 8004780:	40023800 	.word	0x40023800
 8004784:	40023c00 	.word	0x40023c00

08004788 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004788:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800478c:	b088      	sub	sp, #32
 800478e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8004790:	2300      	movs	r3, #0
 8004792:	617b      	str	r3, [r7, #20]
  uint32_t pllvco = 0U;
 8004794:	2300      	movs	r3, #0
 8004796:	61fb      	str	r3, [r7, #28]
  uint32_t pllp = 0U;
 8004798:	2300      	movs	r3, #0
 800479a:	613b      	str	r3, [r7, #16]
  uint32_t pllr = 0U;
 800479c:	2300      	movs	r3, #0
 800479e:	60fb      	str	r3, [r7, #12]
  uint32_t sysclockfreq = 0U;
 80047a0:	2300      	movs	r3, #0
 80047a2:	61bb      	str	r3, [r7, #24]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80047a4:	4bce      	ldr	r3, [pc, #824]	; (8004ae0 <HAL_RCC_GetSysClockFreq+0x358>)
 80047a6:	689b      	ldr	r3, [r3, #8]
 80047a8:	f003 030c 	and.w	r3, r3, #12
 80047ac:	2b0c      	cmp	r3, #12
 80047ae:	f200 818d 	bhi.w	8004acc <HAL_RCC_GetSysClockFreq+0x344>
 80047b2:	a201      	add	r2, pc, #4	; (adr r2, 80047b8 <HAL_RCC_GetSysClockFreq+0x30>)
 80047b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80047b8:	080047ed 	.word	0x080047ed
 80047bc:	08004acd 	.word	0x08004acd
 80047c0:	08004acd 	.word	0x08004acd
 80047c4:	08004acd 	.word	0x08004acd
 80047c8:	080047f3 	.word	0x080047f3
 80047cc:	08004acd 	.word	0x08004acd
 80047d0:	08004acd 	.word	0x08004acd
 80047d4:	08004acd 	.word	0x08004acd
 80047d8:	080047f9 	.word	0x080047f9
 80047dc:	08004acd 	.word	0x08004acd
 80047e0:	08004acd 	.word	0x08004acd
 80047e4:	08004acd 	.word	0x08004acd
 80047e8:	0800496d 	.word	0x0800496d
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80047ec:	4bbd      	ldr	r3, [pc, #756]	; (8004ae4 <HAL_RCC_GetSysClockFreq+0x35c>)
 80047ee:	61bb      	str	r3, [r7, #24]
       break;
 80047f0:	e16f      	b.n	8004ad2 <HAL_RCC_GetSysClockFreq+0x34a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80047f2:	4bbd      	ldr	r3, [pc, #756]	; (8004ae8 <HAL_RCC_GetSysClockFreq+0x360>)
 80047f4:	61bb      	str	r3, [r7, #24]
      break;
 80047f6:	e16c      	b.n	8004ad2 <HAL_RCC_GetSysClockFreq+0x34a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80047f8:	4bb9      	ldr	r3, [pc, #740]	; (8004ae0 <HAL_RCC_GetSysClockFreq+0x358>)
 80047fa:	685b      	ldr	r3, [r3, #4]
 80047fc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004800:	617b      	str	r3, [r7, #20]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004802:	4bb7      	ldr	r3, [pc, #732]	; (8004ae0 <HAL_RCC_GetSysClockFreq+0x358>)
 8004804:	685b      	ldr	r3, [r3, #4]
 8004806:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800480a:	2b00      	cmp	r3, #0
 800480c:	d053      	beq.n	80048b6 <HAL_RCC_GetSysClockFreq+0x12e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800480e:	4bb4      	ldr	r3, [pc, #720]	; (8004ae0 <HAL_RCC_GetSysClockFreq+0x358>)
 8004810:	685b      	ldr	r3, [r3, #4]
 8004812:	099b      	lsrs	r3, r3, #6
 8004814:	461a      	mov	r2, r3
 8004816:	f04f 0300 	mov.w	r3, #0
 800481a:	f240 10ff 	movw	r0, #511	; 0x1ff
 800481e:	f04f 0100 	mov.w	r1, #0
 8004822:	ea02 0400 	and.w	r4, r2, r0
 8004826:	603c      	str	r4, [r7, #0]
 8004828:	400b      	ands	r3, r1
 800482a:	607b      	str	r3, [r7, #4]
 800482c:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004830:	4620      	mov	r0, r4
 8004832:	4629      	mov	r1, r5
 8004834:	f04f 0200 	mov.w	r2, #0
 8004838:	f04f 0300 	mov.w	r3, #0
 800483c:	014b      	lsls	r3, r1, #5
 800483e:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8004842:	0142      	lsls	r2, r0, #5
 8004844:	4610      	mov	r0, r2
 8004846:	4619      	mov	r1, r3
 8004848:	4623      	mov	r3, r4
 800484a:	1ac0      	subs	r0, r0, r3
 800484c:	462b      	mov	r3, r5
 800484e:	eb61 0103 	sbc.w	r1, r1, r3
 8004852:	f04f 0200 	mov.w	r2, #0
 8004856:	f04f 0300 	mov.w	r3, #0
 800485a:	018b      	lsls	r3, r1, #6
 800485c:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8004860:	0182      	lsls	r2, r0, #6
 8004862:	1a12      	subs	r2, r2, r0
 8004864:	eb63 0301 	sbc.w	r3, r3, r1
 8004868:	f04f 0000 	mov.w	r0, #0
 800486c:	f04f 0100 	mov.w	r1, #0
 8004870:	00d9      	lsls	r1, r3, #3
 8004872:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8004876:	00d0      	lsls	r0, r2, #3
 8004878:	4602      	mov	r2, r0
 800487a:	460b      	mov	r3, r1
 800487c:	4621      	mov	r1, r4
 800487e:	1852      	adds	r2, r2, r1
 8004880:	4629      	mov	r1, r5
 8004882:	eb43 0101 	adc.w	r1, r3, r1
 8004886:	460b      	mov	r3, r1
 8004888:	f04f 0000 	mov.w	r0, #0
 800488c:	f04f 0100 	mov.w	r1, #0
 8004890:	0259      	lsls	r1, r3, #9
 8004892:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8004896:	0250      	lsls	r0, r2, #9
 8004898:	4602      	mov	r2, r0
 800489a:	460b      	mov	r3, r1
 800489c:	4610      	mov	r0, r2
 800489e:	4619      	mov	r1, r3
 80048a0:	697b      	ldr	r3, [r7, #20]
 80048a2:	461a      	mov	r2, r3
 80048a4:	f04f 0300 	mov.w	r3, #0
 80048a8:	f7fc f9fe 	bl	8000ca8 <__aeabi_uldivmod>
 80048ac:	4602      	mov	r2, r0
 80048ae:	460b      	mov	r3, r1
 80048b0:	4613      	mov	r3, r2
 80048b2:	61fb      	str	r3, [r7, #28]
 80048b4:	e04c      	b.n	8004950 <HAL_RCC_GetSysClockFreq+0x1c8>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80048b6:	4b8a      	ldr	r3, [pc, #552]	; (8004ae0 <HAL_RCC_GetSysClockFreq+0x358>)
 80048b8:	685b      	ldr	r3, [r3, #4]
 80048ba:	099b      	lsrs	r3, r3, #6
 80048bc:	461a      	mov	r2, r3
 80048be:	f04f 0300 	mov.w	r3, #0
 80048c2:	f240 10ff 	movw	r0, #511	; 0x1ff
 80048c6:	f04f 0100 	mov.w	r1, #0
 80048ca:	ea02 0a00 	and.w	sl, r2, r0
 80048ce:	ea03 0b01 	and.w	fp, r3, r1
 80048d2:	4650      	mov	r0, sl
 80048d4:	4659      	mov	r1, fp
 80048d6:	f04f 0200 	mov.w	r2, #0
 80048da:	f04f 0300 	mov.w	r3, #0
 80048de:	014b      	lsls	r3, r1, #5
 80048e0:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80048e4:	0142      	lsls	r2, r0, #5
 80048e6:	4610      	mov	r0, r2
 80048e8:	4619      	mov	r1, r3
 80048ea:	ebb0 000a 	subs.w	r0, r0, sl
 80048ee:	eb61 010b 	sbc.w	r1, r1, fp
 80048f2:	f04f 0200 	mov.w	r2, #0
 80048f6:	f04f 0300 	mov.w	r3, #0
 80048fa:	018b      	lsls	r3, r1, #6
 80048fc:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8004900:	0182      	lsls	r2, r0, #6
 8004902:	1a12      	subs	r2, r2, r0
 8004904:	eb63 0301 	sbc.w	r3, r3, r1
 8004908:	f04f 0000 	mov.w	r0, #0
 800490c:	f04f 0100 	mov.w	r1, #0
 8004910:	00d9      	lsls	r1, r3, #3
 8004912:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8004916:	00d0      	lsls	r0, r2, #3
 8004918:	4602      	mov	r2, r0
 800491a:	460b      	mov	r3, r1
 800491c:	eb12 020a 	adds.w	r2, r2, sl
 8004920:	eb43 030b 	adc.w	r3, r3, fp
 8004924:	f04f 0000 	mov.w	r0, #0
 8004928:	f04f 0100 	mov.w	r1, #0
 800492c:	0299      	lsls	r1, r3, #10
 800492e:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8004932:	0290      	lsls	r0, r2, #10
 8004934:	4602      	mov	r2, r0
 8004936:	460b      	mov	r3, r1
 8004938:	4610      	mov	r0, r2
 800493a:	4619      	mov	r1, r3
 800493c:	697b      	ldr	r3, [r7, #20]
 800493e:	461a      	mov	r2, r3
 8004940:	f04f 0300 	mov.w	r3, #0
 8004944:	f7fc f9b0 	bl	8000ca8 <__aeabi_uldivmod>
 8004948:	4602      	mov	r2, r0
 800494a:	460b      	mov	r3, r1
 800494c:	4613      	mov	r3, r2
 800494e:	61fb      	str	r3, [r7, #28]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004950:	4b63      	ldr	r3, [pc, #396]	; (8004ae0 <HAL_RCC_GetSysClockFreq+0x358>)
 8004952:	685b      	ldr	r3, [r3, #4]
 8004954:	0c1b      	lsrs	r3, r3, #16
 8004956:	f003 0303 	and.w	r3, r3, #3
 800495a:	3301      	adds	r3, #1
 800495c:	005b      	lsls	r3, r3, #1
 800495e:	613b      	str	r3, [r7, #16]

      sysclockfreq = pllvco/pllp;
 8004960:	69fa      	ldr	r2, [r7, #28]
 8004962:	693b      	ldr	r3, [r7, #16]
 8004964:	fbb2 f3f3 	udiv	r3, r2, r3
 8004968:	61bb      	str	r3, [r7, #24]
      break;
 800496a:	e0b2      	b.n	8004ad2 <HAL_RCC_GetSysClockFreq+0x34a>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800496c:	4b5c      	ldr	r3, [pc, #368]	; (8004ae0 <HAL_RCC_GetSysClockFreq+0x358>)
 800496e:	685b      	ldr	r3, [r3, #4]
 8004970:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004974:	617b      	str	r3, [r7, #20]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004976:	4b5a      	ldr	r3, [pc, #360]	; (8004ae0 <HAL_RCC_GetSysClockFreq+0x358>)
 8004978:	685b      	ldr	r3, [r3, #4]
 800497a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800497e:	2b00      	cmp	r3, #0
 8004980:	d04d      	beq.n	8004a1e <HAL_RCC_GetSysClockFreq+0x296>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004982:	4b57      	ldr	r3, [pc, #348]	; (8004ae0 <HAL_RCC_GetSysClockFreq+0x358>)
 8004984:	685b      	ldr	r3, [r3, #4]
 8004986:	099b      	lsrs	r3, r3, #6
 8004988:	461a      	mov	r2, r3
 800498a:	f04f 0300 	mov.w	r3, #0
 800498e:	f240 10ff 	movw	r0, #511	; 0x1ff
 8004992:	f04f 0100 	mov.w	r1, #0
 8004996:	ea02 0800 	and.w	r8, r2, r0
 800499a:	ea03 0901 	and.w	r9, r3, r1
 800499e:	4640      	mov	r0, r8
 80049a0:	4649      	mov	r1, r9
 80049a2:	f04f 0200 	mov.w	r2, #0
 80049a6:	f04f 0300 	mov.w	r3, #0
 80049aa:	014b      	lsls	r3, r1, #5
 80049ac:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80049b0:	0142      	lsls	r2, r0, #5
 80049b2:	4610      	mov	r0, r2
 80049b4:	4619      	mov	r1, r3
 80049b6:	ebb0 0008 	subs.w	r0, r0, r8
 80049ba:	eb61 0109 	sbc.w	r1, r1, r9
 80049be:	f04f 0200 	mov.w	r2, #0
 80049c2:	f04f 0300 	mov.w	r3, #0
 80049c6:	018b      	lsls	r3, r1, #6
 80049c8:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80049cc:	0182      	lsls	r2, r0, #6
 80049ce:	1a12      	subs	r2, r2, r0
 80049d0:	eb63 0301 	sbc.w	r3, r3, r1
 80049d4:	f04f 0000 	mov.w	r0, #0
 80049d8:	f04f 0100 	mov.w	r1, #0
 80049dc:	00d9      	lsls	r1, r3, #3
 80049de:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80049e2:	00d0      	lsls	r0, r2, #3
 80049e4:	4602      	mov	r2, r0
 80049e6:	460b      	mov	r3, r1
 80049e8:	eb12 0208 	adds.w	r2, r2, r8
 80049ec:	eb43 0309 	adc.w	r3, r3, r9
 80049f0:	f04f 0000 	mov.w	r0, #0
 80049f4:	f04f 0100 	mov.w	r1, #0
 80049f8:	0259      	lsls	r1, r3, #9
 80049fa:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 80049fe:	0250      	lsls	r0, r2, #9
 8004a00:	4602      	mov	r2, r0
 8004a02:	460b      	mov	r3, r1
 8004a04:	4610      	mov	r0, r2
 8004a06:	4619      	mov	r1, r3
 8004a08:	697b      	ldr	r3, [r7, #20]
 8004a0a:	461a      	mov	r2, r3
 8004a0c:	f04f 0300 	mov.w	r3, #0
 8004a10:	f7fc f94a 	bl	8000ca8 <__aeabi_uldivmod>
 8004a14:	4602      	mov	r2, r0
 8004a16:	460b      	mov	r3, r1
 8004a18:	4613      	mov	r3, r2
 8004a1a:	61fb      	str	r3, [r7, #28]
 8004a1c:	e04a      	b.n	8004ab4 <HAL_RCC_GetSysClockFreq+0x32c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004a1e:	4b30      	ldr	r3, [pc, #192]	; (8004ae0 <HAL_RCC_GetSysClockFreq+0x358>)
 8004a20:	685b      	ldr	r3, [r3, #4]
 8004a22:	099b      	lsrs	r3, r3, #6
 8004a24:	461a      	mov	r2, r3
 8004a26:	f04f 0300 	mov.w	r3, #0
 8004a2a:	f240 10ff 	movw	r0, #511	; 0x1ff
 8004a2e:	f04f 0100 	mov.w	r1, #0
 8004a32:	ea02 0400 	and.w	r4, r2, r0
 8004a36:	ea03 0501 	and.w	r5, r3, r1
 8004a3a:	4620      	mov	r0, r4
 8004a3c:	4629      	mov	r1, r5
 8004a3e:	f04f 0200 	mov.w	r2, #0
 8004a42:	f04f 0300 	mov.w	r3, #0
 8004a46:	014b      	lsls	r3, r1, #5
 8004a48:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8004a4c:	0142      	lsls	r2, r0, #5
 8004a4e:	4610      	mov	r0, r2
 8004a50:	4619      	mov	r1, r3
 8004a52:	1b00      	subs	r0, r0, r4
 8004a54:	eb61 0105 	sbc.w	r1, r1, r5
 8004a58:	f04f 0200 	mov.w	r2, #0
 8004a5c:	f04f 0300 	mov.w	r3, #0
 8004a60:	018b      	lsls	r3, r1, #6
 8004a62:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8004a66:	0182      	lsls	r2, r0, #6
 8004a68:	1a12      	subs	r2, r2, r0
 8004a6a:	eb63 0301 	sbc.w	r3, r3, r1
 8004a6e:	f04f 0000 	mov.w	r0, #0
 8004a72:	f04f 0100 	mov.w	r1, #0
 8004a76:	00d9      	lsls	r1, r3, #3
 8004a78:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8004a7c:	00d0      	lsls	r0, r2, #3
 8004a7e:	4602      	mov	r2, r0
 8004a80:	460b      	mov	r3, r1
 8004a82:	1912      	adds	r2, r2, r4
 8004a84:	eb45 0303 	adc.w	r3, r5, r3
 8004a88:	f04f 0000 	mov.w	r0, #0
 8004a8c:	f04f 0100 	mov.w	r1, #0
 8004a90:	0299      	lsls	r1, r3, #10
 8004a92:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8004a96:	0290      	lsls	r0, r2, #10
 8004a98:	4602      	mov	r2, r0
 8004a9a:	460b      	mov	r3, r1
 8004a9c:	4610      	mov	r0, r2
 8004a9e:	4619      	mov	r1, r3
 8004aa0:	697b      	ldr	r3, [r7, #20]
 8004aa2:	461a      	mov	r2, r3
 8004aa4:	f04f 0300 	mov.w	r3, #0
 8004aa8:	f7fc f8fe 	bl	8000ca8 <__aeabi_uldivmod>
 8004aac:	4602      	mov	r2, r0
 8004aae:	460b      	mov	r3, r1
 8004ab0:	4613      	mov	r3, r2
 8004ab2:	61fb      	str	r3, [r7, #28]
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8004ab4:	4b0a      	ldr	r3, [pc, #40]	; (8004ae0 <HAL_RCC_GetSysClockFreq+0x358>)
 8004ab6:	685b      	ldr	r3, [r3, #4]
 8004ab8:	0f1b      	lsrs	r3, r3, #28
 8004aba:	f003 0307 	and.w	r3, r3, #7
 8004abe:	60fb      	str	r3, [r7, #12]

      sysclockfreq = pllvco/pllr;
 8004ac0:	69fa      	ldr	r2, [r7, #28]
 8004ac2:	68fb      	ldr	r3, [r7, #12]
 8004ac4:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ac8:	61bb      	str	r3, [r7, #24]
      break;
 8004aca:	e002      	b.n	8004ad2 <HAL_RCC_GetSysClockFreq+0x34a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004acc:	4b05      	ldr	r3, [pc, #20]	; (8004ae4 <HAL_RCC_GetSysClockFreq+0x35c>)
 8004ace:	61bb      	str	r3, [r7, #24]
      break;
 8004ad0:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004ad2:	69bb      	ldr	r3, [r7, #24]
}
 8004ad4:	4618      	mov	r0, r3
 8004ad6:	3720      	adds	r7, #32
 8004ad8:	46bd      	mov	sp, r7
 8004ada:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004ade:	bf00      	nop
 8004ae0:	40023800 	.word	0x40023800
 8004ae4:	00f42400 	.word	0x00f42400
 8004ae8:	007a1200 	.word	0x007a1200

08004aec <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004aec:	b580      	push	{r7, lr}
 8004aee:	b086      	sub	sp, #24
 8004af0:	af00      	add	r7, sp, #0
 8004af2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	2b00      	cmp	r3, #0
 8004af8:	d101      	bne.n	8004afe <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004afa:	2301      	movs	r3, #1
 8004afc:	e28d      	b.n	800501a <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	f003 0301 	and.w	r3, r3, #1
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	f000 8083 	beq.w	8004c12 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8004b0c:	4b94      	ldr	r3, [pc, #592]	; (8004d60 <HAL_RCC_OscConfig+0x274>)
 8004b0e:	689b      	ldr	r3, [r3, #8]
 8004b10:	f003 030c 	and.w	r3, r3, #12
 8004b14:	2b04      	cmp	r3, #4
 8004b16:	d019      	beq.n	8004b4c <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8004b18:	4b91      	ldr	r3, [pc, #580]	; (8004d60 <HAL_RCC_OscConfig+0x274>)
 8004b1a:	689b      	ldr	r3, [r3, #8]
 8004b1c:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8004b20:	2b08      	cmp	r3, #8
 8004b22:	d106      	bne.n	8004b32 <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8004b24:	4b8e      	ldr	r3, [pc, #568]	; (8004d60 <HAL_RCC_OscConfig+0x274>)
 8004b26:	685b      	ldr	r3, [r3, #4]
 8004b28:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004b2c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004b30:	d00c      	beq.n	8004b4c <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004b32:	4b8b      	ldr	r3, [pc, #556]	; (8004d60 <HAL_RCC_OscConfig+0x274>)
 8004b34:	689b      	ldr	r3, [r3, #8]
 8004b36:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8004b3a:	2b0c      	cmp	r3, #12
 8004b3c:	d112      	bne.n	8004b64 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004b3e:	4b88      	ldr	r3, [pc, #544]	; (8004d60 <HAL_RCC_OscConfig+0x274>)
 8004b40:	685b      	ldr	r3, [r3, #4]
 8004b42:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004b46:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004b4a:	d10b      	bne.n	8004b64 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004b4c:	4b84      	ldr	r3, [pc, #528]	; (8004d60 <HAL_RCC_OscConfig+0x274>)
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004b54:	2b00      	cmp	r3, #0
 8004b56:	d05b      	beq.n	8004c10 <HAL_RCC_OscConfig+0x124>
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	685b      	ldr	r3, [r3, #4]
 8004b5c:	2b00      	cmp	r3, #0
 8004b5e:	d157      	bne.n	8004c10 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8004b60:	2301      	movs	r3, #1
 8004b62:	e25a      	b.n	800501a <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	685b      	ldr	r3, [r3, #4]
 8004b68:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004b6c:	d106      	bne.n	8004b7c <HAL_RCC_OscConfig+0x90>
 8004b6e:	4b7c      	ldr	r3, [pc, #496]	; (8004d60 <HAL_RCC_OscConfig+0x274>)
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	4a7b      	ldr	r2, [pc, #492]	; (8004d60 <HAL_RCC_OscConfig+0x274>)
 8004b74:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004b78:	6013      	str	r3, [r2, #0]
 8004b7a:	e01d      	b.n	8004bb8 <HAL_RCC_OscConfig+0xcc>
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	685b      	ldr	r3, [r3, #4]
 8004b80:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004b84:	d10c      	bne.n	8004ba0 <HAL_RCC_OscConfig+0xb4>
 8004b86:	4b76      	ldr	r3, [pc, #472]	; (8004d60 <HAL_RCC_OscConfig+0x274>)
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	4a75      	ldr	r2, [pc, #468]	; (8004d60 <HAL_RCC_OscConfig+0x274>)
 8004b8c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004b90:	6013      	str	r3, [r2, #0]
 8004b92:	4b73      	ldr	r3, [pc, #460]	; (8004d60 <HAL_RCC_OscConfig+0x274>)
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	4a72      	ldr	r2, [pc, #456]	; (8004d60 <HAL_RCC_OscConfig+0x274>)
 8004b98:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004b9c:	6013      	str	r3, [r2, #0]
 8004b9e:	e00b      	b.n	8004bb8 <HAL_RCC_OscConfig+0xcc>
 8004ba0:	4b6f      	ldr	r3, [pc, #444]	; (8004d60 <HAL_RCC_OscConfig+0x274>)
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	4a6e      	ldr	r2, [pc, #440]	; (8004d60 <HAL_RCC_OscConfig+0x274>)
 8004ba6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004baa:	6013      	str	r3, [r2, #0]
 8004bac:	4b6c      	ldr	r3, [pc, #432]	; (8004d60 <HAL_RCC_OscConfig+0x274>)
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	4a6b      	ldr	r2, [pc, #428]	; (8004d60 <HAL_RCC_OscConfig+0x274>)
 8004bb2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004bb6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	685b      	ldr	r3, [r3, #4]
 8004bbc:	2b00      	cmp	r3, #0
 8004bbe:	d013      	beq.n	8004be8 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004bc0:	f7ff f812 	bl	8003be8 <HAL_GetTick>
 8004bc4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004bc6:	e008      	b.n	8004bda <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004bc8:	f7ff f80e 	bl	8003be8 <HAL_GetTick>
 8004bcc:	4602      	mov	r2, r0
 8004bce:	693b      	ldr	r3, [r7, #16]
 8004bd0:	1ad3      	subs	r3, r2, r3
 8004bd2:	2b64      	cmp	r3, #100	; 0x64
 8004bd4:	d901      	bls.n	8004bda <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8004bd6:	2303      	movs	r3, #3
 8004bd8:	e21f      	b.n	800501a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004bda:	4b61      	ldr	r3, [pc, #388]	; (8004d60 <HAL_RCC_OscConfig+0x274>)
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004be2:	2b00      	cmp	r3, #0
 8004be4:	d0f0      	beq.n	8004bc8 <HAL_RCC_OscConfig+0xdc>
 8004be6:	e014      	b.n	8004c12 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004be8:	f7fe fffe 	bl	8003be8 <HAL_GetTick>
 8004bec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004bee:	e008      	b.n	8004c02 <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004bf0:	f7fe fffa 	bl	8003be8 <HAL_GetTick>
 8004bf4:	4602      	mov	r2, r0
 8004bf6:	693b      	ldr	r3, [r7, #16]
 8004bf8:	1ad3      	subs	r3, r2, r3
 8004bfa:	2b64      	cmp	r3, #100	; 0x64
 8004bfc:	d901      	bls.n	8004c02 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8004bfe:	2303      	movs	r3, #3
 8004c00:	e20b      	b.n	800501a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004c02:	4b57      	ldr	r3, [pc, #348]	; (8004d60 <HAL_RCC_OscConfig+0x274>)
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004c0a:	2b00      	cmp	r3, #0
 8004c0c:	d1f0      	bne.n	8004bf0 <HAL_RCC_OscConfig+0x104>
 8004c0e:	e000      	b.n	8004c12 <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004c10:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	f003 0302 	and.w	r3, r3, #2
 8004c1a:	2b00      	cmp	r3, #0
 8004c1c:	d06f      	beq.n	8004cfe <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8004c1e:	4b50      	ldr	r3, [pc, #320]	; (8004d60 <HAL_RCC_OscConfig+0x274>)
 8004c20:	689b      	ldr	r3, [r3, #8]
 8004c22:	f003 030c 	and.w	r3, r3, #12
 8004c26:	2b00      	cmp	r3, #0
 8004c28:	d017      	beq.n	8004c5a <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8004c2a:	4b4d      	ldr	r3, [pc, #308]	; (8004d60 <HAL_RCC_OscConfig+0x274>)
 8004c2c:	689b      	ldr	r3, [r3, #8]
 8004c2e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8004c32:	2b08      	cmp	r3, #8
 8004c34:	d105      	bne.n	8004c42 <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8004c36:	4b4a      	ldr	r3, [pc, #296]	; (8004d60 <HAL_RCC_OscConfig+0x274>)
 8004c38:	685b      	ldr	r3, [r3, #4]
 8004c3a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004c3e:	2b00      	cmp	r3, #0
 8004c40:	d00b      	beq.n	8004c5a <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004c42:	4b47      	ldr	r3, [pc, #284]	; (8004d60 <HAL_RCC_OscConfig+0x274>)
 8004c44:	689b      	ldr	r3, [r3, #8]
 8004c46:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8004c4a:	2b0c      	cmp	r3, #12
 8004c4c:	d11c      	bne.n	8004c88 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004c4e:	4b44      	ldr	r3, [pc, #272]	; (8004d60 <HAL_RCC_OscConfig+0x274>)
 8004c50:	685b      	ldr	r3, [r3, #4]
 8004c52:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004c56:	2b00      	cmp	r3, #0
 8004c58:	d116      	bne.n	8004c88 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004c5a:	4b41      	ldr	r3, [pc, #260]	; (8004d60 <HAL_RCC_OscConfig+0x274>)
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	f003 0302 	and.w	r3, r3, #2
 8004c62:	2b00      	cmp	r3, #0
 8004c64:	d005      	beq.n	8004c72 <HAL_RCC_OscConfig+0x186>
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	68db      	ldr	r3, [r3, #12]
 8004c6a:	2b01      	cmp	r3, #1
 8004c6c:	d001      	beq.n	8004c72 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8004c6e:	2301      	movs	r3, #1
 8004c70:	e1d3      	b.n	800501a <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004c72:	4b3b      	ldr	r3, [pc, #236]	; (8004d60 <HAL_RCC_OscConfig+0x274>)
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	691b      	ldr	r3, [r3, #16]
 8004c7e:	00db      	lsls	r3, r3, #3
 8004c80:	4937      	ldr	r1, [pc, #220]	; (8004d60 <HAL_RCC_OscConfig+0x274>)
 8004c82:	4313      	orrs	r3, r2
 8004c84:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004c86:	e03a      	b.n	8004cfe <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	68db      	ldr	r3, [r3, #12]
 8004c8c:	2b00      	cmp	r3, #0
 8004c8e:	d020      	beq.n	8004cd2 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004c90:	4b34      	ldr	r3, [pc, #208]	; (8004d64 <HAL_RCC_OscConfig+0x278>)
 8004c92:	2201      	movs	r2, #1
 8004c94:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c96:	f7fe ffa7 	bl	8003be8 <HAL_GetTick>
 8004c9a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004c9c:	e008      	b.n	8004cb0 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004c9e:	f7fe ffa3 	bl	8003be8 <HAL_GetTick>
 8004ca2:	4602      	mov	r2, r0
 8004ca4:	693b      	ldr	r3, [r7, #16]
 8004ca6:	1ad3      	subs	r3, r2, r3
 8004ca8:	2b02      	cmp	r3, #2
 8004caa:	d901      	bls.n	8004cb0 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8004cac:	2303      	movs	r3, #3
 8004cae:	e1b4      	b.n	800501a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004cb0:	4b2b      	ldr	r3, [pc, #172]	; (8004d60 <HAL_RCC_OscConfig+0x274>)
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	f003 0302 	and.w	r3, r3, #2
 8004cb8:	2b00      	cmp	r3, #0
 8004cba:	d0f0      	beq.n	8004c9e <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004cbc:	4b28      	ldr	r3, [pc, #160]	; (8004d60 <HAL_RCC_OscConfig+0x274>)
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	691b      	ldr	r3, [r3, #16]
 8004cc8:	00db      	lsls	r3, r3, #3
 8004cca:	4925      	ldr	r1, [pc, #148]	; (8004d60 <HAL_RCC_OscConfig+0x274>)
 8004ccc:	4313      	orrs	r3, r2
 8004cce:	600b      	str	r3, [r1, #0]
 8004cd0:	e015      	b.n	8004cfe <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004cd2:	4b24      	ldr	r3, [pc, #144]	; (8004d64 <HAL_RCC_OscConfig+0x278>)
 8004cd4:	2200      	movs	r2, #0
 8004cd6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004cd8:	f7fe ff86 	bl	8003be8 <HAL_GetTick>
 8004cdc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004cde:	e008      	b.n	8004cf2 <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004ce0:	f7fe ff82 	bl	8003be8 <HAL_GetTick>
 8004ce4:	4602      	mov	r2, r0
 8004ce6:	693b      	ldr	r3, [r7, #16]
 8004ce8:	1ad3      	subs	r3, r2, r3
 8004cea:	2b02      	cmp	r3, #2
 8004cec:	d901      	bls.n	8004cf2 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8004cee:	2303      	movs	r3, #3
 8004cf0:	e193      	b.n	800501a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004cf2:	4b1b      	ldr	r3, [pc, #108]	; (8004d60 <HAL_RCC_OscConfig+0x274>)
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	f003 0302 	and.w	r3, r3, #2
 8004cfa:	2b00      	cmp	r3, #0
 8004cfc:	d1f0      	bne.n	8004ce0 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	f003 0308 	and.w	r3, r3, #8
 8004d06:	2b00      	cmp	r3, #0
 8004d08:	d036      	beq.n	8004d78 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	695b      	ldr	r3, [r3, #20]
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	d016      	beq.n	8004d40 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004d12:	4b15      	ldr	r3, [pc, #84]	; (8004d68 <HAL_RCC_OscConfig+0x27c>)
 8004d14:	2201      	movs	r2, #1
 8004d16:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004d18:	f7fe ff66 	bl	8003be8 <HAL_GetTick>
 8004d1c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004d1e:	e008      	b.n	8004d32 <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004d20:	f7fe ff62 	bl	8003be8 <HAL_GetTick>
 8004d24:	4602      	mov	r2, r0
 8004d26:	693b      	ldr	r3, [r7, #16]
 8004d28:	1ad3      	subs	r3, r2, r3
 8004d2a:	2b02      	cmp	r3, #2
 8004d2c:	d901      	bls.n	8004d32 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8004d2e:	2303      	movs	r3, #3
 8004d30:	e173      	b.n	800501a <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004d32:	4b0b      	ldr	r3, [pc, #44]	; (8004d60 <HAL_RCC_OscConfig+0x274>)
 8004d34:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004d36:	f003 0302 	and.w	r3, r3, #2
 8004d3a:	2b00      	cmp	r3, #0
 8004d3c:	d0f0      	beq.n	8004d20 <HAL_RCC_OscConfig+0x234>
 8004d3e:	e01b      	b.n	8004d78 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004d40:	4b09      	ldr	r3, [pc, #36]	; (8004d68 <HAL_RCC_OscConfig+0x27c>)
 8004d42:	2200      	movs	r2, #0
 8004d44:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004d46:	f7fe ff4f 	bl	8003be8 <HAL_GetTick>
 8004d4a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004d4c:	e00e      	b.n	8004d6c <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004d4e:	f7fe ff4b 	bl	8003be8 <HAL_GetTick>
 8004d52:	4602      	mov	r2, r0
 8004d54:	693b      	ldr	r3, [r7, #16]
 8004d56:	1ad3      	subs	r3, r2, r3
 8004d58:	2b02      	cmp	r3, #2
 8004d5a:	d907      	bls.n	8004d6c <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8004d5c:	2303      	movs	r3, #3
 8004d5e:	e15c      	b.n	800501a <HAL_RCC_OscConfig+0x52e>
 8004d60:	40023800 	.word	0x40023800
 8004d64:	42470000 	.word	0x42470000
 8004d68:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004d6c:	4b8a      	ldr	r3, [pc, #552]	; (8004f98 <HAL_RCC_OscConfig+0x4ac>)
 8004d6e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004d70:	f003 0302 	and.w	r3, r3, #2
 8004d74:	2b00      	cmp	r3, #0
 8004d76:	d1ea      	bne.n	8004d4e <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	f003 0304 	and.w	r3, r3, #4
 8004d80:	2b00      	cmp	r3, #0
 8004d82:	f000 8097 	beq.w	8004eb4 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004d86:	2300      	movs	r3, #0
 8004d88:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004d8a:	4b83      	ldr	r3, [pc, #524]	; (8004f98 <HAL_RCC_OscConfig+0x4ac>)
 8004d8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d8e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004d92:	2b00      	cmp	r3, #0
 8004d94:	d10f      	bne.n	8004db6 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004d96:	2300      	movs	r3, #0
 8004d98:	60bb      	str	r3, [r7, #8]
 8004d9a:	4b7f      	ldr	r3, [pc, #508]	; (8004f98 <HAL_RCC_OscConfig+0x4ac>)
 8004d9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d9e:	4a7e      	ldr	r2, [pc, #504]	; (8004f98 <HAL_RCC_OscConfig+0x4ac>)
 8004da0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004da4:	6413      	str	r3, [r2, #64]	; 0x40
 8004da6:	4b7c      	ldr	r3, [pc, #496]	; (8004f98 <HAL_RCC_OscConfig+0x4ac>)
 8004da8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004daa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004dae:	60bb      	str	r3, [r7, #8]
 8004db0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004db2:	2301      	movs	r3, #1
 8004db4:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004db6:	4b79      	ldr	r3, [pc, #484]	; (8004f9c <HAL_RCC_OscConfig+0x4b0>)
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004dbe:	2b00      	cmp	r3, #0
 8004dc0:	d118      	bne.n	8004df4 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004dc2:	4b76      	ldr	r3, [pc, #472]	; (8004f9c <HAL_RCC_OscConfig+0x4b0>)
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	4a75      	ldr	r2, [pc, #468]	; (8004f9c <HAL_RCC_OscConfig+0x4b0>)
 8004dc8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004dcc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004dce:	f7fe ff0b 	bl	8003be8 <HAL_GetTick>
 8004dd2:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004dd4:	e008      	b.n	8004de8 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004dd6:	f7fe ff07 	bl	8003be8 <HAL_GetTick>
 8004dda:	4602      	mov	r2, r0
 8004ddc:	693b      	ldr	r3, [r7, #16]
 8004dde:	1ad3      	subs	r3, r2, r3
 8004de0:	2b02      	cmp	r3, #2
 8004de2:	d901      	bls.n	8004de8 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8004de4:	2303      	movs	r3, #3
 8004de6:	e118      	b.n	800501a <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004de8:	4b6c      	ldr	r3, [pc, #432]	; (8004f9c <HAL_RCC_OscConfig+0x4b0>)
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004df0:	2b00      	cmp	r3, #0
 8004df2:	d0f0      	beq.n	8004dd6 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	689b      	ldr	r3, [r3, #8]
 8004df8:	2b01      	cmp	r3, #1
 8004dfa:	d106      	bne.n	8004e0a <HAL_RCC_OscConfig+0x31e>
 8004dfc:	4b66      	ldr	r3, [pc, #408]	; (8004f98 <HAL_RCC_OscConfig+0x4ac>)
 8004dfe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004e00:	4a65      	ldr	r2, [pc, #404]	; (8004f98 <HAL_RCC_OscConfig+0x4ac>)
 8004e02:	f043 0301 	orr.w	r3, r3, #1
 8004e06:	6713      	str	r3, [r2, #112]	; 0x70
 8004e08:	e01c      	b.n	8004e44 <HAL_RCC_OscConfig+0x358>
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	689b      	ldr	r3, [r3, #8]
 8004e0e:	2b05      	cmp	r3, #5
 8004e10:	d10c      	bne.n	8004e2c <HAL_RCC_OscConfig+0x340>
 8004e12:	4b61      	ldr	r3, [pc, #388]	; (8004f98 <HAL_RCC_OscConfig+0x4ac>)
 8004e14:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004e16:	4a60      	ldr	r2, [pc, #384]	; (8004f98 <HAL_RCC_OscConfig+0x4ac>)
 8004e18:	f043 0304 	orr.w	r3, r3, #4
 8004e1c:	6713      	str	r3, [r2, #112]	; 0x70
 8004e1e:	4b5e      	ldr	r3, [pc, #376]	; (8004f98 <HAL_RCC_OscConfig+0x4ac>)
 8004e20:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004e22:	4a5d      	ldr	r2, [pc, #372]	; (8004f98 <HAL_RCC_OscConfig+0x4ac>)
 8004e24:	f043 0301 	orr.w	r3, r3, #1
 8004e28:	6713      	str	r3, [r2, #112]	; 0x70
 8004e2a:	e00b      	b.n	8004e44 <HAL_RCC_OscConfig+0x358>
 8004e2c:	4b5a      	ldr	r3, [pc, #360]	; (8004f98 <HAL_RCC_OscConfig+0x4ac>)
 8004e2e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004e30:	4a59      	ldr	r2, [pc, #356]	; (8004f98 <HAL_RCC_OscConfig+0x4ac>)
 8004e32:	f023 0301 	bic.w	r3, r3, #1
 8004e36:	6713      	str	r3, [r2, #112]	; 0x70
 8004e38:	4b57      	ldr	r3, [pc, #348]	; (8004f98 <HAL_RCC_OscConfig+0x4ac>)
 8004e3a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004e3c:	4a56      	ldr	r2, [pc, #344]	; (8004f98 <HAL_RCC_OscConfig+0x4ac>)
 8004e3e:	f023 0304 	bic.w	r3, r3, #4
 8004e42:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	689b      	ldr	r3, [r3, #8]
 8004e48:	2b00      	cmp	r3, #0
 8004e4a:	d015      	beq.n	8004e78 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004e4c:	f7fe fecc 	bl	8003be8 <HAL_GetTick>
 8004e50:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004e52:	e00a      	b.n	8004e6a <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004e54:	f7fe fec8 	bl	8003be8 <HAL_GetTick>
 8004e58:	4602      	mov	r2, r0
 8004e5a:	693b      	ldr	r3, [r7, #16]
 8004e5c:	1ad3      	subs	r3, r2, r3
 8004e5e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004e62:	4293      	cmp	r3, r2
 8004e64:	d901      	bls.n	8004e6a <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8004e66:	2303      	movs	r3, #3
 8004e68:	e0d7      	b.n	800501a <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004e6a:	4b4b      	ldr	r3, [pc, #300]	; (8004f98 <HAL_RCC_OscConfig+0x4ac>)
 8004e6c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004e6e:	f003 0302 	and.w	r3, r3, #2
 8004e72:	2b00      	cmp	r3, #0
 8004e74:	d0ee      	beq.n	8004e54 <HAL_RCC_OscConfig+0x368>
 8004e76:	e014      	b.n	8004ea2 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004e78:	f7fe feb6 	bl	8003be8 <HAL_GetTick>
 8004e7c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004e7e:	e00a      	b.n	8004e96 <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004e80:	f7fe feb2 	bl	8003be8 <HAL_GetTick>
 8004e84:	4602      	mov	r2, r0
 8004e86:	693b      	ldr	r3, [r7, #16]
 8004e88:	1ad3      	subs	r3, r2, r3
 8004e8a:	f241 3288 	movw	r2, #5000	; 0x1388
 8004e8e:	4293      	cmp	r3, r2
 8004e90:	d901      	bls.n	8004e96 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8004e92:	2303      	movs	r3, #3
 8004e94:	e0c1      	b.n	800501a <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004e96:	4b40      	ldr	r3, [pc, #256]	; (8004f98 <HAL_RCC_OscConfig+0x4ac>)
 8004e98:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004e9a:	f003 0302 	and.w	r3, r3, #2
 8004e9e:	2b00      	cmp	r3, #0
 8004ea0:	d1ee      	bne.n	8004e80 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004ea2:	7dfb      	ldrb	r3, [r7, #23]
 8004ea4:	2b01      	cmp	r3, #1
 8004ea6:	d105      	bne.n	8004eb4 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004ea8:	4b3b      	ldr	r3, [pc, #236]	; (8004f98 <HAL_RCC_OscConfig+0x4ac>)
 8004eaa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004eac:	4a3a      	ldr	r2, [pc, #232]	; (8004f98 <HAL_RCC_OscConfig+0x4ac>)
 8004eae:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004eb2:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	699b      	ldr	r3, [r3, #24]
 8004eb8:	2b00      	cmp	r3, #0
 8004eba:	f000 80ad 	beq.w	8005018 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004ebe:	4b36      	ldr	r3, [pc, #216]	; (8004f98 <HAL_RCC_OscConfig+0x4ac>)
 8004ec0:	689b      	ldr	r3, [r3, #8]
 8004ec2:	f003 030c 	and.w	r3, r3, #12
 8004ec6:	2b08      	cmp	r3, #8
 8004ec8:	d060      	beq.n	8004f8c <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	699b      	ldr	r3, [r3, #24]
 8004ece:	2b02      	cmp	r3, #2
 8004ed0:	d145      	bne.n	8004f5e <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004ed2:	4b33      	ldr	r3, [pc, #204]	; (8004fa0 <HAL_RCC_OscConfig+0x4b4>)
 8004ed4:	2200      	movs	r2, #0
 8004ed6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ed8:	f7fe fe86 	bl	8003be8 <HAL_GetTick>
 8004edc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004ede:	e008      	b.n	8004ef2 <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004ee0:	f7fe fe82 	bl	8003be8 <HAL_GetTick>
 8004ee4:	4602      	mov	r2, r0
 8004ee6:	693b      	ldr	r3, [r7, #16]
 8004ee8:	1ad3      	subs	r3, r2, r3
 8004eea:	2b02      	cmp	r3, #2
 8004eec:	d901      	bls.n	8004ef2 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8004eee:	2303      	movs	r3, #3
 8004ef0:	e093      	b.n	800501a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004ef2:	4b29      	ldr	r3, [pc, #164]	; (8004f98 <HAL_RCC_OscConfig+0x4ac>)
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004efa:	2b00      	cmp	r3, #0
 8004efc:	d1f0      	bne.n	8004ee0 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	69da      	ldr	r2, [r3, #28]
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	6a1b      	ldr	r3, [r3, #32]
 8004f06:	431a      	orrs	r2, r3
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f0c:	019b      	lsls	r3, r3, #6
 8004f0e:	431a      	orrs	r2, r3
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f14:	085b      	lsrs	r3, r3, #1
 8004f16:	3b01      	subs	r3, #1
 8004f18:	041b      	lsls	r3, r3, #16
 8004f1a:	431a      	orrs	r2, r3
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f20:	061b      	lsls	r3, r3, #24
 8004f22:	431a      	orrs	r2, r3
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f28:	071b      	lsls	r3, r3, #28
 8004f2a:	491b      	ldr	r1, [pc, #108]	; (8004f98 <HAL_RCC_OscConfig+0x4ac>)
 8004f2c:	4313      	orrs	r3, r2
 8004f2e:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004f30:	4b1b      	ldr	r3, [pc, #108]	; (8004fa0 <HAL_RCC_OscConfig+0x4b4>)
 8004f32:	2201      	movs	r2, #1
 8004f34:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004f36:	f7fe fe57 	bl	8003be8 <HAL_GetTick>
 8004f3a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004f3c:	e008      	b.n	8004f50 <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004f3e:	f7fe fe53 	bl	8003be8 <HAL_GetTick>
 8004f42:	4602      	mov	r2, r0
 8004f44:	693b      	ldr	r3, [r7, #16]
 8004f46:	1ad3      	subs	r3, r2, r3
 8004f48:	2b02      	cmp	r3, #2
 8004f4a:	d901      	bls.n	8004f50 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8004f4c:	2303      	movs	r3, #3
 8004f4e:	e064      	b.n	800501a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004f50:	4b11      	ldr	r3, [pc, #68]	; (8004f98 <HAL_RCC_OscConfig+0x4ac>)
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004f58:	2b00      	cmp	r3, #0
 8004f5a:	d0f0      	beq.n	8004f3e <HAL_RCC_OscConfig+0x452>
 8004f5c:	e05c      	b.n	8005018 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004f5e:	4b10      	ldr	r3, [pc, #64]	; (8004fa0 <HAL_RCC_OscConfig+0x4b4>)
 8004f60:	2200      	movs	r2, #0
 8004f62:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004f64:	f7fe fe40 	bl	8003be8 <HAL_GetTick>
 8004f68:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004f6a:	e008      	b.n	8004f7e <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004f6c:	f7fe fe3c 	bl	8003be8 <HAL_GetTick>
 8004f70:	4602      	mov	r2, r0
 8004f72:	693b      	ldr	r3, [r7, #16]
 8004f74:	1ad3      	subs	r3, r2, r3
 8004f76:	2b02      	cmp	r3, #2
 8004f78:	d901      	bls.n	8004f7e <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8004f7a:	2303      	movs	r3, #3
 8004f7c:	e04d      	b.n	800501a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004f7e:	4b06      	ldr	r3, [pc, #24]	; (8004f98 <HAL_RCC_OscConfig+0x4ac>)
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004f86:	2b00      	cmp	r3, #0
 8004f88:	d1f0      	bne.n	8004f6c <HAL_RCC_OscConfig+0x480>
 8004f8a:	e045      	b.n	8005018 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	699b      	ldr	r3, [r3, #24]
 8004f90:	2b01      	cmp	r3, #1
 8004f92:	d107      	bne.n	8004fa4 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8004f94:	2301      	movs	r3, #1
 8004f96:	e040      	b.n	800501a <HAL_RCC_OscConfig+0x52e>
 8004f98:	40023800 	.word	0x40023800
 8004f9c:	40007000 	.word	0x40007000
 8004fa0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004fa4:	4b1f      	ldr	r3, [pc, #124]	; (8005024 <HAL_RCC_OscConfig+0x538>)
 8004fa6:	685b      	ldr	r3, [r3, #4]
 8004fa8:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	699b      	ldr	r3, [r3, #24]
 8004fae:	2b01      	cmp	r3, #1
 8004fb0:	d030      	beq.n	8005014 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004fb2:	68fb      	ldr	r3, [r7, #12]
 8004fb4:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004fbc:	429a      	cmp	r2, r3
 8004fbe:	d129      	bne.n	8005014 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004fca:	429a      	cmp	r2, r3
 8004fcc:	d122      	bne.n	8005014 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004fce:	68fa      	ldr	r2, [r7, #12]
 8004fd0:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004fd4:	4013      	ands	r3, r2
 8004fd6:	687a      	ldr	r2, [r7, #4]
 8004fd8:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004fda:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004fdc:	4293      	cmp	r3, r2
 8004fde:	d119      	bne.n	8005014 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004fea:	085b      	lsrs	r3, r3, #1
 8004fec:	3b01      	subs	r3, #1
 8004fee:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004ff0:	429a      	cmp	r2, r3
 8004ff2:	d10f      	bne.n	8005014 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ffe:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005000:	429a      	cmp	r2, r3
 8005002:	d107      	bne.n	8005014 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8005004:	68fb      	ldr	r3, [r7, #12]
 8005006:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800500e:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005010:	429a      	cmp	r2, r3
 8005012:	d001      	beq.n	8005018 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 8005014:	2301      	movs	r3, #1
 8005016:	e000      	b.n	800501a <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8005018:	2300      	movs	r3, #0
}
 800501a:	4618      	mov	r0, r3
 800501c:	3718      	adds	r7, #24
 800501e:	46bd      	mov	sp, r7
 8005020:	bd80      	pop	{r7, pc}
 8005022:	bf00      	nop
 8005024:	40023800 	.word	0x40023800

08005028 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005028:	b580      	push	{r7, lr}
 800502a:	b082      	sub	sp, #8
 800502c:	af00      	add	r7, sp, #0
 800502e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	2b00      	cmp	r3, #0
 8005034:	d101      	bne.n	800503a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005036:	2301      	movs	r3, #1
 8005038:	e041      	b.n	80050be <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005040:	b2db      	uxtb	r3, r3
 8005042:	2b00      	cmp	r3, #0
 8005044:	d106      	bne.n	8005054 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	2200      	movs	r2, #0
 800504a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800504e:	6878      	ldr	r0, [r7, #4]
 8005050:	f000 f839 	bl	80050c6 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	2202      	movs	r2, #2
 8005058:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	681a      	ldr	r2, [r3, #0]
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	3304      	adds	r3, #4
 8005064:	4619      	mov	r1, r3
 8005066:	4610      	mov	r0, r2
 8005068:	f000 f9d8 	bl	800541c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	2201      	movs	r2, #1
 8005070:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	2201      	movs	r2, #1
 8005078:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	2201      	movs	r2, #1
 8005080:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	2201      	movs	r2, #1
 8005088:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	2201      	movs	r2, #1
 8005090:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	2201      	movs	r2, #1
 8005098:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	2201      	movs	r2, #1
 80050a0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	2201      	movs	r2, #1
 80050a8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	2201      	movs	r2, #1
 80050b0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	2201      	movs	r2, #1
 80050b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80050bc:	2300      	movs	r3, #0
}
 80050be:	4618      	mov	r0, r3
 80050c0:	3708      	adds	r7, #8
 80050c2:	46bd      	mov	sp, r7
 80050c4:	bd80      	pop	{r7, pc}

080050c6 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80050c6:	b480      	push	{r7}
 80050c8:	b083      	sub	sp, #12
 80050ca:	af00      	add	r7, sp, #0
 80050cc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80050ce:	bf00      	nop
 80050d0:	370c      	adds	r7, #12
 80050d2:	46bd      	mov	sp, r7
 80050d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050d8:	4770      	bx	lr
	...

080050dc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80050dc:	b480      	push	{r7}
 80050de:	b085      	sub	sp, #20
 80050e0:	af00      	add	r7, sp, #0
 80050e2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80050ea:	b2db      	uxtb	r3, r3
 80050ec:	2b01      	cmp	r3, #1
 80050ee:	d001      	beq.n	80050f4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80050f0:	2301      	movs	r3, #1
 80050f2:	e04e      	b.n	8005192 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	2202      	movs	r2, #2
 80050f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	68da      	ldr	r2, [r3, #12]
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	f042 0201 	orr.w	r2, r2, #1
 800510a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	4a23      	ldr	r2, [pc, #140]	; (80051a0 <HAL_TIM_Base_Start_IT+0xc4>)
 8005112:	4293      	cmp	r3, r2
 8005114:	d022      	beq.n	800515c <HAL_TIM_Base_Start_IT+0x80>
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800511e:	d01d      	beq.n	800515c <HAL_TIM_Base_Start_IT+0x80>
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	4a1f      	ldr	r2, [pc, #124]	; (80051a4 <HAL_TIM_Base_Start_IT+0xc8>)
 8005126:	4293      	cmp	r3, r2
 8005128:	d018      	beq.n	800515c <HAL_TIM_Base_Start_IT+0x80>
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	4a1e      	ldr	r2, [pc, #120]	; (80051a8 <HAL_TIM_Base_Start_IT+0xcc>)
 8005130:	4293      	cmp	r3, r2
 8005132:	d013      	beq.n	800515c <HAL_TIM_Base_Start_IT+0x80>
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	4a1c      	ldr	r2, [pc, #112]	; (80051ac <HAL_TIM_Base_Start_IT+0xd0>)
 800513a:	4293      	cmp	r3, r2
 800513c:	d00e      	beq.n	800515c <HAL_TIM_Base_Start_IT+0x80>
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	4a1b      	ldr	r2, [pc, #108]	; (80051b0 <HAL_TIM_Base_Start_IT+0xd4>)
 8005144:	4293      	cmp	r3, r2
 8005146:	d009      	beq.n	800515c <HAL_TIM_Base_Start_IT+0x80>
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	4a19      	ldr	r2, [pc, #100]	; (80051b4 <HAL_TIM_Base_Start_IT+0xd8>)
 800514e:	4293      	cmp	r3, r2
 8005150:	d004      	beq.n	800515c <HAL_TIM_Base_Start_IT+0x80>
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	4a18      	ldr	r2, [pc, #96]	; (80051b8 <HAL_TIM_Base_Start_IT+0xdc>)
 8005158:	4293      	cmp	r3, r2
 800515a:	d111      	bne.n	8005180 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	689b      	ldr	r3, [r3, #8]
 8005162:	f003 0307 	and.w	r3, r3, #7
 8005166:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005168:	68fb      	ldr	r3, [r7, #12]
 800516a:	2b06      	cmp	r3, #6
 800516c:	d010      	beq.n	8005190 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	681a      	ldr	r2, [r3, #0]
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	f042 0201 	orr.w	r2, r2, #1
 800517c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800517e:	e007      	b.n	8005190 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	681a      	ldr	r2, [r3, #0]
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	f042 0201 	orr.w	r2, r2, #1
 800518e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005190:	2300      	movs	r3, #0
}
 8005192:	4618      	mov	r0, r3
 8005194:	3714      	adds	r7, #20
 8005196:	46bd      	mov	sp, r7
 8005198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800519c:	4770      	bx	lr
 800519e:	bf00      	nop
 80051a0:	40010000 	.word	0x40010000
 80051a4:	40000400 	.word	0x40000400
 80051a8:	40000800 	.word	0x40000800
 80051ac:	40000c00 	.word	0x40000c00
 80051b0:	40010400 	.word	0x40010400
 80051b4:	40014000 	.word	0x40014000
 80051b8:	40001800 	.word	0x40001800

080051bc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80051bc:	b580      	push	{r7, lr}
 80051be:	b082      	sub	sp, #8
 80051c0:	af00      	add	r7, sp, #0
 80051c2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	691b      	ldr	r3, [r3, #16]
 80051ca:	f003 0302 	and.w	r3, r3, #2
 80051ce:	2b02      	cmp	r3, #2
 80051d0:	d122      	bne.n	8005218 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	68db      	ldr	r3, [r3, #12]
 80051d8:	f003 0302 	and.w	r3, r3, #2
 80051dc:	2b02      	cmp	r3, #2
 80051de:	d11b      	bne.n	8005218 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	f06f 0202 	mvn.w	r2, #2
 80051e8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	2201      	movs	r2, #1
 80051ee:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	699b      	ldr	r3, [r3, #24]
 80051f6:	f003 0303 	and.w	r3, r3, #3
 80051fa:	2b00      	cmp	r3, #0
 80051fc:	d003      	beq.n	8005206 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80051fe:	6878      	ldr	r0, [r7, #4]
 8005200:	f000 f8ee 	bl	80053e0 <HAL_TIM_IC_CaptureCallback>
 8005204:	e005      	b.n	8005212 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005206:	6878      	ldr	r0, [r7, #4]
 8005208:	f000 f8e0 	bl	80053cc <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800520c:	6878      	ldr	r0, [r7, #4]
 800520e:	f000 f8f1 	bl	80053f4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	2200      	movs	r2, #0
 8005216:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	691b      	ldr	r3, [r3, #16]
 800521e:	f003 0304 	and.w	r3, r3, #4
 8005222:	2b04      	cmp	r3, #4
 8005224:	d122      	bne.n	800526c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	68db      	ldr	r3, [r3, #12]
 800522c:	f003 0304 	and.w	r3, r3, #4
 8005230:	2b04      	cmp	r3, #4
 8005232:	d11b      	bne.n	800526c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	f06f 0204 	mvn.w	r2, #4
 800523c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	2202      	movs	r2, #2
 8005242:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	699b      	ldr	r3, [r3, #24]
 800524a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800524e:	2b00      	cmp	r3, #0
 8005250:	d003      	beq.n	800525a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005252:	6878      	ldr	r0, [r7, #4]
 8005254:	f000 f8c4 	bl	80053e0 <HAL_TIM_IC_CaptureCallback>
 8005258:	e005      	b.n	8005266 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800525a:	6878      	ldr	r0, [r7, #4]
 800525c:	f000 f8b6 	bl	80053cc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005260:	6878      	ldr	r0, [r7, #4]
 8005262:	f000 f8c7 	bl	80053f4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	2200      	movs	r2, #0
 800526a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	691b      	ldr	r3, [r3, #16]
 8005272:	f003 0308 	and.w	r3, r3, #8
 8005276:	2b08      	cmp	r3, #8
 8005278:	d122      	bne.n	80052c0 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	68db      	ldr	r3, [r3, #12]
 8005280:	f003 0308 	and.w	r3, r3, #8
 8005284:	2b08      	cmp	r3, #8
 8005286:	d11b      	bne.n	80052c0 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	f06f 0208 	mvn.w	r2, #8
 8005290:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	2204      	movs	r2, #4
 8005296:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	69db      	ldr	r3, [r3, #28]
 800529e:	f003 0303 	and.w	r3, r3, #3
 80052a2:	2b00      	cmp	r3, #0
 80052a4:	d003      	beq.n	80052ae <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80052a6:	6878      	ldr	r0, [r7, #4]
 80052a8:	f000 f89a 	bl	80053e0 <HAL_TIM_IC_CaptureCallback>
 80052ac:	e005      	b.n	80052ba <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80052ae:	6878      	ldr	r0, [r7, #4]
 80052b0:	f000 f88c 	bl	80053cc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80052b4:	6878      	ldr	r0, [r7, #4]
 80052b6:	f000 f89d 	bl	80053f4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	2200      	movs	r2, #0
 80052be:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	691b      	ldr	r3, [r3, #16]
 80052c6:	f003 0310 	and.w	r3, r3, #16
 80052ca:	2b10      	cmp	r3, #16
 80052cc:	d122      	bne.n	8005314 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	68db      	ldr	r3, [r3, #12]
 80052d4:	f003 0310 	and.w	r3, r3, #16
 80052d8:	2b10      	cmp	r3, #16
 80052da:	d11b      	bne.n	8005314 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	f06f 0210 	mvn.w	r2, #16
 80052e4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	2208      	movs	r2, #8
 80052ea:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	69db      	ldr	r3, [r3, #28]
 80052f2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80052f6:	2b00      	cmp	r3, #0
 80052f8:	d003      	beq.n	8005302 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80052fa:	6878      	ldr	r0, [r7, #4]
 80052fc:	f000 f870 	bl	80053e0 <HAL_TIM_IC_CaptureCallback>
 8005300:	e005      	b.n	800530e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005302:	6878      	ldr	r0, [r7, #4]
 8005304:	f000 f862 	bl	80053cc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005308:	6878      	ldr	r0, [r7, #4]
 800530a:	f000 f873 	bl	80053f4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	2200      	movs	r2, #0
 8005312:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	691b      	ldr	r3, [r3, #16]
 800531a:	f003 0301 	and.w	r3, r3, #1
 800531e:	2b01      	cmp	r3, #1
 8005320:	d10e      	bne.n	8005340 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	68db      	ldr	r3, [r3, #12]
 8005328:	f003 0301 	and.w	r3, r3, #1
 800532c:	2b01      	cmp	r3, #1
 800532e:	d107      	bne.n	8005340 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	f06f 0201 	mvn.w	r2, #1
 8005338:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800533a:	6878      	ldr	r0, [r7, #4]
 800533c:	f7fc f83c 	bl	80013b8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	691b      	ldr	r3, [r3, #16]
 8005346:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800534a:	2b80      	cmp	r3, #128	; 0x80
 800534c:	d10e      	bne.n	800536c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	68db      	ldr	r3, [r3, #12]
 8005354:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005358:	2b80      	cmp	r3, #128	; 0x80
 800535a:	d107      	bne.n	800536c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005364:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005366:	6878      	ldr	r0, [r7, #4]
 8005368:	f000 f902 	bl	8005570 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	691b      	ldr	r3, [r3, #16]
 8005372:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005376:	2b40      	cmp	r3, #64	; 0x40
 8005378:	d10e      	bne.n	8005398 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	68db      	ldr	r3, [r3, #12]
 8005380:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005384:	2b40      	cmp	r3, #64	; 0x40
 8005386:	d107      	bne.n	8005398 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005390:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005392:	6878      	ldr	r0, [r7, #4]
 8005394:	f000 f838 	bl	8005408 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	691b      	ldr	r3, [r3, #16]
 800539e:	f003 0320 	and.w	r3, r3, #32
 80053a2:	2b20      	cmp	r3, #32
 80053a4:	d10e      	bne.n	80053c4 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	68db      	ldr	r3, [r3, #12]
 80053ac:	f003 0320 	and.w	r3, r3, #32
 80053b0:	2b20      	cmp	r3, #32
 80053b2:	d107      	bne.n	80053c4 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	f06f 0220 	mvn.w	r2, #32
 80053bc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80053be:	6878      	ldr	r0, [r7, #4]
 80053c0:	f000 f8cc 	bl	800555c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80053c4:	bf00      	nop
 80053c6:	3708      	adds	r7, #8
 80053c8:	46bd      	mov	sp, r7
 80053ca:	bd80      	pop	{r7, pc}

080053cc <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80053cc:	b480      	push	{r7}
 80053ce:	b083      	sub	sp, #12
 80053d0:	af00      	add	r7, sp, #0
 80053d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80053d4:	bf00      	nop
 80053d6:	370c      	adds	r7, #12
 80053d8:	46bd      	mov	sp, r7
 80053da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053de:	4770      	bx	lr

080053e0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80053e0:	b480      	push	{r7}
 80053e2:	b083      	sub	sp, #12
 80053e4:	af00      	add	r7, sp, #0
 80053e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80053e8:	bf00      	nop
 80053ea:	370c      	adds	r7, #12
 80053ec:	46bd      	mov	sp, r7
 80053ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053f2:	4770      	bx	lr

080053f4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80053f4:	b480      	push	{r7}
 80053f6:	b083      	sub	sp, #12
 80053f8:	af00      	add	r7, sp, #0
 80053fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80053fc:	bf00      	nop
 80053fe:	370c      	adds	r7, #12
 8005400:	46bd      	mov	sp, r7
 8005402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005406:	4770      	bx	lr

08005408 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005408:	b480      	push	{r7}
 800540a:	b083      	sub	sp, #12
 800540c:	af00      	add	r7, sp, #0
 800540e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005410:	bf00      	nop
 8005412:	370c      	adds	r7, #12
 8005414:	46bd      	mov	sp, r7
 8005416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800541a:	4770      	bx	lr

0800541c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800541c:	b480      	push	{r7}
 800541e:	b085      	sub	sp, #20
 8005420:	af00      	add	r7, sp, #0
 8005422:	6078      	str	r0, [r7, #4]
 8005424:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	4a40      	ldr	r2, [pc, #256]	; (8005530 <TIM_Base_SetConfig+0x114>)
 8005430:	4293      	cmp	r3, r2
 8005432:	d013      	beq.n	800545c <TIM_Base_SetConfig+0x40>
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800543a:	d00f      	beq.n	800545c <TIM_Base_SetConfig+0x40>
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	4a3d      	ldr	r2, [pc, #244]	; (8005534 <TIM_Base_SetConfig+0x118>)
 8005440:	4293      	cmp	r3, r2
 8005442:	d00b      	beq.n	800545c <TIM_Base_SetConfig+0x40>
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	4a3c      	ldr	r2, [pc, #240]	; (8005538 <TIM_Base_SetConfig+0x11c>)
 8005448:	4293      	cmp	r3, r2
 800544a:	d007      	beq.n	800545c <TIM_Base_SetConfig+0x40>
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	4a3b      	ldr	r2, [pc, #236]	; (800553c <TIM_Base_SetConfig+0x120>)
 8005450:	4293      	cmp	r3, r2
 8005452:	d003      	beq.n	800545c <TIM_Base_SetConfig+0x40>
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	4a3a      	ldr	r2, [pc, #232]	; (8005540 <TIM_Base_SetConfig+0x124>)
 8005458:	4293      	cmp	r3, r2
 800545a:	d108      	bne.n	800546e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800545c:	68fb      	ldr	r3, [r7, #12]
 800545e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005462:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005464:	683b      	ldr	r3, [r7, #0]
 8005466:	685b      	ldr	r3, [r3, #4]
 8005468:	68fa      	ldr	r2, [r7, #12]
 800546a:	4313      	orrs	r3, r2
 800546c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	4a2f      	ldr	r2, [pc, #188]	; (8005530 <TIM_Base_SetConfig+0x114>)
 8005472:	4293      	cmp	r3, r2
 8005474:	d02b      	beq.n	80054ce <TIM_Base_SetConfig+0xb2>
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800547c:	d027      	beq.n	80054ce <TIM_Base_SetConfig+0xb2>
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	4a2c      	ldr	r2, [pc, #176]	; (8005534 <TIM_Base_SetConfig+0x118>)
 8005482:	4293      	cmp	r3, r2
 8005484:	d023      	beq.n	80054ce <TIM_Base_SetConfig+0xb2>
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	4a2b      	ldr	r2, [pc, #172]	; (8005538 <TIM_Base_SetConfig+0x11c>)
 800548a:	4293      	cmp	r3, r2
 800548c:	d01f      	beq.n	80054ce <TIM_Base_SetConfig+0xb2>
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	4a2a      	ldr	r2, [pc, #168]	; (800553c <TIM_Base_SetConfig+0x120>)
 8005492:	4293      	cmp	r3, r2
 8005494:	d01b      	beq.n	80054ce <TIM_Base_SetConfig+0xb2>
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	4a29      	ldr	r2, [pc, #164]	; (8005540 <TIM_Base_SetConfig+0x124>)
 800549a:	4293      	cmp	r3, r2
 800549c:	d017      	beq.n	80054ce <TIM_Base_SetConfig+0xb2>
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	4a28      	ldr	r2, [pc, #160]	; (8005544 <TIM_Base_SetConfig+0x128>)
 80054a2:	4293      	cmp	r3, r2
 80054a4:	d013      	beq.n	80054ce <TIM_Base_SetConfig+0xb2>
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	4a27      	ldr	r2, [pc, #156]	; (8005548 <TIM_Base_SetConfig+0x12c>)
 80054aa:	4293      	cmp	r3, r2
 80054ac:	d00f      	beq.n	80054ce <TIM_Base_SetConfig+0xb2>
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	4a26      	ldr	r2, [pc, #152]	; (800554c <TIM_Base_SetConfig+0x130>)
 80054b2:	4293      	cmp	r3, r2
 80054b4:	d00b      	beq.n	80054ce <TIM_Base_SetConfig+0xb2>
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	4a25      	ldr	r2, [pc, #148]	; (8005550 <TIM_Base_SetConfig+0x134>)
 80054ba:	4293      	cmp	r3, r2
 80054bc:	d007      	beq.n	80054ce <TIM_Base_SetConfig+0xb2>
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	4a24      	ldr	r2, [pc, #144]	; (8005554 <TIM_Base_SetConfig+0x138>)
 80054c2:	4293      	cmp	r3, r2
 80054c4:	d003      	beq.n	80054ce <TIM_Base_SetConfig+0xb2>
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	4a23      	ldr	r2, [pc, #140]	; (8005558 <TIM_Base_SetConfig+0x13c>)
 80054ca:	4293      	cmp	r3, r2
 80054cc:	d108      	bne.n	80054e0 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80054ce:	68fb      	ldr	r3, [r7, #12]
 80054d0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80054d4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80054d6:	683b      	ldr	r3, [r7, #0]
 80054d8:	68db      	ldr	r3, [r3, #12]
 80054da:	68fa      	ldr	r2, [r7, #12]
 80054dc:	4313      	orrs	r3, r2
 80054de:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80054e0:	68fb      	ldr	r3, [r7, #12]
 80054e2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80054e6:	683b      	ldr	r3, [r7, #0]
 80054e8:	695b      	ldr	r3, [r3, #20]
 80054ea:	4313      	orrs	r3, r2
 80054ec:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	68fa      	ldr	r2, [r7, #12]
 80054f2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80054f4:	683b      	ldr	r3, [r7, #0]
 80054f6:	689a      	ldr	r2, [r3, #8]
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80054fc:	683b      	ldr	r3, [r7, #0]
 80054fe:	681a      	ldr	r2, [r3, #0]
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	4a0a      	ldr	r2, [pc, #40]	; (8005530 <TIM_Base_SetConfig+0x114>)
 8005508:	4293      	cmp	r3, r2
 800550a:	d003      	beq.n	8005514 <TIM_Base_SetConfig+0xf8>
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	4a0c      	ldr	r2, [pc, #48]	; (8005540 <TIM_Base_SetConfig+0x124>)
 8005510:	4293      	cmp	r3, r2
 8005512:	d103      	bne.n	800551c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005514:	683b      	ldr	r3, [r7, #0]
 8005516:	691a      	ldr	r2, [r3, #16]
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	2201      	movs	r2, #1
 8005520:	615a      	str	r2, [r3, #20]
}
 8005522:	bf00      	nop
 8005524:	3714      	adds	r7, #20
 8005526:	46bd      	mov	sp, r7
 8005528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800552c:	4770      	bx	lr
 800552e:	bf00      	nop
 8005530:	40010000 	.word	0x40010000
 8005534:	40000400 	.word	0x40000400
 8005538:	40000800 	.word	0x40000800
 800553c:	40000c00 	.word	0x40000c00
 8005540:	40010400 	.word	0x40010400
 8005544:	40014000 	.word	0x40014000
 8005548:	40014400 	.word	0x40014400
 800554c:	40014800 	.word	0x40014800
 8005550:	40001800 	.word	0x40001800
 8005554:	40001c00 	.word	0x40001c00
 8005558:	40002000 	.word	0x40002000

0800555c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800555c:	b480      	push	{r7}
 800555e:	b083      	sub	sp, #12
 8005560:	af00      	add	r7, sp, #0
 8005562:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005564:	bf00      	nop
 8005566:	370c      	adds	r7, #12
 8005568:	46bd      	mov	sp, r7
 800556a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800556e:	4770      	bx	lr

08005570 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005570:	b480      	push	{r7}
 8005572:	b083      	sub	sp, #12
 8005574:	af00      	add	r7, sp, #0
 8005576:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005578:	bf00      	nop
 800557a:	370c      	adds	r7, #12
 800557c:	46bd      	mov	sp, r7
 800557e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005582:	4770      	bx	lr

08005584 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005584:	b580      	push	{r7, lr}
 8005586:	b082      	sub	sp, #8
 8005588:	af00      	add	r7, sp, #0
 800558a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	2b00      	cmp	r3, #0
 8005590:	d101      	bne.n	8005596 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005592:	2301      	movs	r3, #1
 8005594:	e03f      	b.n	8005616 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800559c:	b2db      	uxtb	r3, r3
 800559e:	2b00      	cmp	r3, #0
 80055a0:	d106      	bne.n	80055b0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	2200      	movs	r2, #0
 80055a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80055aa:	6878      	ldr	r0, [r7, #4]
 80055ac:	f7fb ffae 	bl	800150c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	2224      	movs	r2, #36	; 0x24
 80055b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	68da      	ldr	r2, [r3, #12]
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80055c6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80055c8:	6878      	ldr	r0, [r7, #4]
 80055ca:	f000 f929 	bl	8005820 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	691a      	ldr	r2, [r3, #16]
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80055dc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	695a      	ldr	r2, [r3, #20]
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80055ec:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	68da      	ldr	r2, [r3, #12]
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80055fc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	2200      	movs	r2, #0
 8005602:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	2220      	movs	r2, #32
 8005608:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	2220      	movs	r2, #32
 8005610:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8005614:	2300      	movs	r3, #0
}
 8005616:	4618      	mov	r0, r3
 8005618:	3708      	adds	r7, #8
 800561a:	46bd      	mov	sp, r7
 800561c:	bd80      	pop	{r7, pc}

0800561e <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800561e:	b580      	push	{r7, lr}
 8005620:	b08a      	sub	sp, #40	; 0x28
 8005622:	af02      	add	r7, sp, #8
 8005624:	60f8      	str	r0, [r7, #12]
 8005626:	60b9      	str	r1, [r7, #8]
 8005628:	603b      	str	r3, [r7, #0]
 800562a:	4613      	mov	r3, r2
 800562c:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800562e:	2300      	movs	r3, #0
 8005630:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005638:	b2db      	uxtb	r3, r3
 800563a:	2b20      	cmp	r3, #32
 800563c:	d17c      	bne.n	8005738 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800563e:	68bb      	ldr	r3, [r7, #8]
 8005640:	2b00      	cmp	r3, #0
 8005642:	d002      	beq.n	800564a <HAL_UART_Transmit+0x2c>
 8005644:	88fb      	ldrh	r3, [r7, #6]
 8005646:	2b00      	cmp	r3, #0
 8005648:	d101      	bne.n	800564e <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800564a:	2301      	movs	r3, #1
 800564c:	e075      	b.n	800573a <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800564e:	68fb      	ldr	r3, [r7, #12]
 8005650:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005654:	2b01      	cmp	r3, #1
 8005656:	d101      	bne.n	800565c <HAL_UART_Transmit+0x3e>
 8005658:	2302      	movs	r3, #2
 800565a:	e06e      	b.n	800573a <HAL_UART_Transmit+0x11c>
 800565c:	68fb      	ldr	r3, [r7, #12]
 800565e:	2201      	movs	r2, #1
 8005660:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005664:	68fb      	ldr	r3, [r7, #12]
 8005666:	2200      	movs	r2, #0
 8005668:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800566a:	68fb      	ldr	r3, [r7, #12]
 800566c:	2221      	movs	r2, #33	; 0x21
 800566e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005672:	f7fe fab9 	bl	8003be8 <HAL_GetTick>
 8005676:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005678:	68fb      	ldr	r3, [r7, #12]
 800567a:	88fa      	ldrh	r2, [r7, #6]
 800567c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800567e:	68fb      	ldr	r3, [r7, #12]
 8005680:	88fa      	ldrh	r2, [r7, #6]
 8005682:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005684:	68fb      	ldr	r3, [r7, #12]
 8005686:	689b      	ldr	r3, [r3, #8]
 8005688:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800568c:	d108      	bne.n	80056a0 <HAL_UART_Transmit+0x82>
 800568e:	68fb      	ldr	r3, [r7, #12]
 8005690:	691b      	ldr	r3, [r3, #16]
 8005692:	2b00      	cmp	r3, #0
 8005694:	d104      	bne.n	80056a0 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8005696:	2300      	movs	r3, #0
 8005698:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800569a:	68bb      	ldr	r3, [r7, #8]
 800569c:	61bb      	str	r3, [r7, #24]
 800569e:	e003      	b.n	80056a8 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 80056a0:	68bb      	ldr	r3, [r7, #8]
 80056a2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80056a4:	2300      	movs	r3, #0
 80056a6:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80056a8:	68fb      	ldr	r3, [r7, #12]
 80056aa:	2200      	movs	r2, #0
 80056ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 80056b0:	e02a      	b.n	8005708 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80056b2:	683b      	ldr	r3, [r7, #0]
 80056b4:	9300      	str	r3, [sp, #0]
 80056b6:	697b      	ldr	r3, [r7, #20]
 80056b8:	2200      	movs	r2, #0
 80056ba:	2180      	movs	r1, #128	; 0x80
 80056bc:	68f8      	ldr	r0, [r7, #12]
 80056be:	f000 f840 	bl	8005742 <UART_WaitOnFlagUntilTimeout>
 80056c2:	4603      	mov	r3, r0
 80056c4:	2b00      	cmp	r3, #0
 80056c6:	d001      	beq.n	80056cc <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 80056c8:	2303      	movs	r3, #3
 80056ca:	e036      	b.n	800573a <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 80056cc:	69fb      	ldr	r3, [r7, #28]
 80056ce:	2b00      	cmp	r3, #0
 80056d0:	d10b      	bne.n	80056ea <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80056d2:	69bb      	ldr	r3, [r7, #24]
 80056d4:	881b      	ldrh	r3, [r3, #0]
 80056d6:	461a      	mov	r2, r3
 80056d8:	68fb      	ldr	r3, [r7, #12]
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80056e0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80056e2:	69bb      	ldr	r3, [r7, #24]
 80056e4:	3302      	adds	r3, #2
 80056e6:	61bb      	str	r3, [r7, #24]
 80056e8:	e007      	b.n	80056fa <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80056ea:	69fb      	ldr	r3, [r7, #28]
 80056ec:	781a      	ldrb	r2, [r3, #0]
 80056ee:	68fb      	ldr	r3, [r7, #12]
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80056f4:	69fb      	ldr	r3, [r7, #28]
 80056f6:	3301      	adds	r3, #1
 80056f8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80056fa:	68fb      	ldr	r3, [r7, #12]
 80056fc:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80056fe:	b29b      	uxth	r3, r3
 8005700:	3b01      	subs	r3, #1
 8005702:	b29a      	uxth	r2, r3
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800570c:	b29b      	uxth	r3, r3
 800570e:	2b00      	cmp	r3, #0
 8005710:	d1cf      	bne.n	80056b2 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005712:	683b      	ldr	r3, [r7, #0]
 8005714:	9300      	str	r3, [sp, #0]
 8005716:	697b      	ldr	r3, [r7, #20]
 8005718:	2200      	movs	r2, #0
 800571a:	2140      	movs	r1, #64	; 0x40
 800571c:	68f8      	ldr	r0, [r7, #12]
 800571e:	f000 f810 	bl	8005742 <UART_WaitOnFlagUntilTimeout>
 8005722:	4603      	mov	r3, r0
 8005724:	2b00      	cmp	r3, #0
 8005726:	d001      	beq.n	800572c <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8005728:	2303      	movs	r3, #3
 800572a:	e006      	b.n	800573a <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	2220      	movs	r2, #32
 8005730:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8005734:	2300      	movs	r3, #0
 8005736:	e000      	b.n	800573a <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8005738:	2302      	movs	r3, #2
  }
}
 800573a:	4618      	mov	r0, r3
 800573c:	3720      	adds	r7, #32
 800573e:	46bd      	mov	sp, r7
 8005740:	bd80      	pop	{r7, pc}

08005742 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8005742:	b580      	push	{r7, lr}
 8005744:	b090      	sub	sp, #64	; 0x40
 8005746:	af00      	add	r7, sp, #0
 8005748:	60f8      	str	r0, [r7, #12]
 800574a:	60b9      	str	r1, [r7, #8]
 800574c:	603b      	str	r3, [r7, #0]
 800574e:	4613      	mov	r3, r2
 8005750:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005752:	e050      	b.n	80057f6 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005754:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005756:	f1b3 3fff 	cmp.w	r3, #4294967295
 800575a:	d04c      	beq.n	80057f6 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800575c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800575e:	2b00      	cmp	r3, #0
 8005760:	d007      	beq.n	8005772 <UART_WaitOnFlagUntilTimeout+0x30>
 8005762:	f7fe fa41 	bl	8003be8 <HAL_GetTick>
 8005766:	4602      	mov	r2, r0
 8005768:	683b      	ldr	r3, [r7, #0]
 800576a:	1ad3      	subs	r3, r2, r3
 800576c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800576e:	429a      	cmp	r2, r3
 8005770:	d241      	bcs.n	80057f6 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005772:	68fb      	ldr	r3, [r7, #12]
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	330c      	adds	r3, #12
 8005778:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800577a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800577c:	e853 3f00 	ldrex	r3, [r3]
 8005780:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005782:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005784:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8005788:	63fb      	str	r3, [r7, #60]	; 0x3c
 800578a:	68fb      	ldr	r3, [r7, #12]
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	330c      	adds	r3, #12
 8005790:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8005792:	637a      	str	r2, [r7, #52]	; 0x34
 8005794:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005796:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005798:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800579a:	e841 2300 	strex	r3, r2, [r1]
 800579e:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80057a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80057a2:	2b00      	cmp	r3, #0
 80057a4:	d1e5      	bne.n	8005772 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80057a6:	68fb      	ldr	r3, [r7, #12]
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	3314      	adds	r3, #20
 80057ac:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057ae:	697b      	ldr	r3, [r7, #20]
 80057b0:	e853 3f00 	ldrex	r3, [r3]
 80057b4:	613b      	str	r3, [r7, #16]
   return(result);
 80057b6:	693b      	ldr	r3, [r7, #16]
 80057b8:	f023 0301 	bic.w	r3, r3, #1
 80057bc:	63bb      	str	r3, [r7, #56]	; 0x38
 80057be:	68fb      	ldr	r3, [r7, #12]
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	3314      	adds	r3, #20
 80057c4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80057c6:	623a      	str	r2, [r7, #32]
 80057c8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057ca:	69f9      	ldr	r1, [r7, #28]
 80057cc:	6a3a      	ldr	r2, [r7, #32]
 80057ce:	e841 2300 	strex	r3, r2, [r1]
 80057d2:	61bb      	str	r3, [r7, #24]
   return(result);
 80057d4:	69bb      	ldr	r3, [r7, #24]
 80057d6:	2b00      	cmp	r3, #0
 80057d8:	d1e5      	bne.n	80057a6 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 80057da:	68fb      	ldr	r3, [r7, #12]
 80057dc:	2220      	movs	r2, #32
 80057de:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 80057e2:	68fb      	ldr	r3, [r7, #12]
 80057e4:	2220      	movs	r2, #32
 80057e6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80057ea:	68fb      	ldr	r3, [r7, #12]
 80057ec:	2200      	movs	r2, #0
 80057ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80057f2:	2303      	movs	r3, #3
 80057f4:	e00f      	b.n	8005816 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80057f6:	68fb      	ldr	r3, [r7, #12]
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	681a      	ldr	r2, [r3, #0]
 80057fc:	68bb      	ldr	r3, [r7, #8]
 80057fe:	4013      	ands	r3, r2
 8005800:	68ba      	ldr	r2, [r7, #8]
 8005802:	429a      	cmp	r2, r3
 8005804:	bf0c      	ite	eq
 8005806:	2301      	moveq	r3, #1
 8005808:	2300      	movne	r3, #0
 800580a:	b2db      	uxtb	r3, r3
 800580c:	461a      	mov	r2, r3
 800580e:	79fb      	ldrb	r3, [r7, #7]
 8005810:	429a      	cmp	r2, r3
 8005812:	d09f      	beq.n	8005754 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005814:	2300      	movs	r3, #0
}
 8005816:	4618      	mov	r0, r3
 8005818:	3740      	adds	r7, #64	; 0x40
 800581a:	46bd      	mov	sp, r7
 800581c:	bd80      	pop	{r7, pc}
	...

08005820 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005820:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005824:	b09f      	sub	sp, #124	; 0x7c
 8005826:	af00      	add	r7, sp, #0
 8005828:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800582a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	691b      	ldr	r3, [r3, #16]
 8005830:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8005834:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005836:	68d9      	ldr	r1, [r3, #12]
 8005838:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800583a:	681a      	ldr	r2, [r3, #0]
 800583c:	ea40 0301 	orr.w	r3, r0, r1
 8005840:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005842:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005844:	689a      	ldr	r2, [r3, #8]
 8005846:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005848:	691b      	ldr	r3, [r3, #16]
 800584a:	431a      	orrs	r2, r3
 800584c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800584e:	695b      	ldr	r3, [r3, #20]
 8005850:	431a      	orrs	r2, r3
 8005852:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005854:	69db      	ldr	r3, [r3, #28]
 8005856:	4313      	orrs	r3, r2
 8005858:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 800585a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	68db      	ldr	r3, [r3, #12]
 8005860:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8005864:	f021 010c 	bic.w	r1, r1, #12
 8005868:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800586a:	681a      	ldr	r2, [r3, #0]
 800586c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800586e:	430b      	orrs	r3, r1
 8005870:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005872:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	695b      	ldr	r3, [r3, #20]
 8005878:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800587c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800587e:	6999      	ldr	r1, [r3, #24]
 8005880:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005882:	681a      	ldr	r2, [r3, #0]
 8005884:	ea40 0301 	orr.w	r3, r0, r1
 8005888:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800588a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800588c:	681a      	ldr	r2, [r3, #0]
 800588e:	4bc5      	ldr	r3, [pc, #788]	; (8005ba4 <UART_SetConfig+0x384>)
 8005890:	429a      	cmp	r2, r3
 8005892:	d004      	beq.n	800589e <UART_SetConfig+0x7e>
 8005894:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005896:	681a      	ldr	r2, [r3, #0]
 8005898:	4bc3      	ldr	r3, [pc, #780]	; (8005ba8 <UART_SetConfig+0x388>)
 800589a:	429a      	cmp	r2, r3
 800589c:	d103      	bne.n	80058a6 <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800589e:	f7fe ff2d 	bl	80046fc <HAL_RCC_GetPCLK2Freq>
 80058a2:	6778      	str	r0, [r7, #116]	; 0x74
 80058a4:	e002      	b.n	80058ac <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80058a6:	f7fe ff15 	bl	80046d4 <HAL_RCC_GetPCLK1Freq>
 80058aa:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80058ac:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80058ae:	69db      	ldr	r3, [r3, #28]
 80058b0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80058b4:	f040 80b6 	bne.w	8005a24 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80058b8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80058ba:	461c      	mov	r4, r3
 80058bc:	f04f 0500 	mov.w	r5, #0
 80058c0:	4622      	mov	r2, r4
 80058c2:	462b      	mov	r3, r5
 80058c4:	1891      	adds	r1, r2, r2
 80058c6:	6439      	str	r1, [r7, #64]	; 0x40
 80058c8:	415b      	adcs	r3, r3
 80058ca:	647b      	str	r3, [r7, #68]	; 0x44
 80058cc:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80058d0:	1912      	adds	r2, r2, r4
 80058d2:	eb45 0303 	adc.w	r3, r5, r3
 80058d6:	f04f 0000 	mov.w	r0, #0
 80058da:	f04f 0100 	mov.w	r1, #0
 80058de:	00d9      	lsls	r1, r3, #3
 80058e0:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80058e4:	00d0      	lsls	r0, r2, #3
 80058e6:	4602      	mov	r2, r0
 80058e8:	460b      	mov	r3, r1
 80058ea:	1911      	adds	r1, r2, r4
 80058ec:	6639      	str	r1, [r7, #96]	; 0x60
 80058ee:	416b      	adcs	r3, r5
 80058f0:	667b      	str	r3, [r7, #100]	; 0x64
 80058f2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80058f4:	685b      	ldr	r3, [r3, #4]
 80058f6:	461a      	mov	r2, r3
 80058f8:	f04f 0300 	mov.w	r3, #0
 80058fc:	1891      	adds	r1, r2, r2
 80058fe:	63b9      	str	r1, [r7, #56]	; 0x38
 8005900:	415b      	adcs	r3, r3
 8005902:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005904:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8005908:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 800590c:	f7fb f9cc 	bl	8000ca8 <__aeabi_uldivmod>
 8005910:	4602      	mov	r2, r0
 8005912:	460b      	mov	r3, r1
 8005914:	4ba5      	ldr	r3, [pc, #660]	; (8005bac <UART_SetConfig+0x38c>)
 8005916:	fba3 2302 	umull	r2, r3, r3, r2
 800591a:	095b      	lsrs	r3, r3, #5
 800591c:	011e      	lsls	r6, r3, #4
 800591e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005920:	461c      	mov	r4, r3
 8005922:	f04f 0500 	mov.w	r5, #0
 8005926:	4622      	mov	r2, r4
 8005928:	462b      	mov	r3, r5
 800592a:	1891      	adds	r1, r2, r2
 800592c:	6339      	str	r1, [r7, #48]	; 0x30
 800592e:	415b      	adcs	r3, r3
 8005930:	637b      	str	r3, [r7, #52]	; 0x34
 8005932:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8005936:	1912      	adds	r2, r2, r4
 8005938:	eb45 0303 	adc.w	r3, r5, r3
 800593c:	f04f 0000 	mov.w	r0, #0
 8005940:	f04f 0100 	mov.w	r1, #0
 8005944:	00d9      	lsls	r1, r3, #3
 8005946:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800594a:	00d0      	lsls	r0, r2, #3
 800594c:	4602      	mov	r2, r0
 800594e:	460b      	mov	r3, r1
 8005950:	1911      	adds	r1, r2, r4
 8005952:	65b9      	str	r1, [r7, #88]	; 0x58
 8005954:	416b      	adcs	r3, r5
 8005956:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005958:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800595a:	685b      	ldr	r3, [r3, #4]
 800595c:	461a      	mov	r2, r3
 800595e:	f04f 0300 	mov.w	r3, #0
 8005962:	1891      	adds	r1, r2, r2
 8005964:	62b9      	str	r1, [r7, #40]	; 0x28
 8005966:	415b      	adcs	r3, r3
 8005968:	62fb      	str	r3, [r7, #44]	; 0x2c
 800596a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800596e:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8005972:	f7fb f999 	bl	8000ca8 <__aeabi_uldivmod>
 8005976:	4602      	mov	r2, r0
 8005978:	460b      	mov	r3, r1
 800597a:	4b8c      	ldr	r3, [pc, #560]	; (8005bac <UART_SetConfig+0x38c>)
 800597c:	fba3 1302 	umull	r1, r3, r3, r2
 8005980:	095b      	lsrs	r3, r3, #5
 8005982:	2164      	movs	r1, #100	; 0x64
 8005984:	fb01 f303 	mul.w	r3, r1, r3
 8005988:	1ad3      	subs	r3, r2, r3
 800598a:	00db      	lsls	r3, r3, #3
 800598c:	3332      	adds	r3, #50	; 0x32
 800598e:	4a87      	ldr	r2, [pc, #540]	; (8005bac <UART_SetConfig+0x38c>)
 8005990:	fba2 2303 	umull	r2, r3, r2, r3
 8005994:	095b      	lsrs	r3, r3, #5
 8005996:	005b      	lsls	r3, r3, #1
 8005998:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800599c:	441e      	add	r6, r3
 800599e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80059a0:	4618      	mov	r0, r3
 80059a2:	f04f 0100 	mov.w	r1, #0
 80059a6:	4602      	mov	r2, r0
 80059a8:	460b      	mov	r3, r1
 80059aa:	1894      	adds	r4, r2, r2
 80059ac:	623c      	str	r4, [r7, #32]
 80059ae:	415b      	adcs	r3, r3
 80059b0:	627b      	str	r3, [r7, #36]	; 0x24
 80059b2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80059b6:	1812      	adds	r2, r2, r0
 80059b8:	eb41 0303 	adc.w	r3, r1, r3
 80059bc:	f04f 0400 	mov.w	r4, #0
 80059c0:	f04f 0500 	mov.w	r5, #0
 80059c4:	00dd      	lsls	r5, r3, #3
 80059c6:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80059ca:	00d4      	lsls	r4, r2, #3
 80059cc:	4622      	mov	r2, r4
 80059ce:	462b      	mov	r3, r5
 80059d0:	1814      	adds	r4, r2, r0
 80059d2:	653c      	str	r4, [r7, #80]	; 0x50
 80059d4:	414b      	adcs	r3, r1
 80059d6:	657b      	str	r3, [r7, #84]	; 0x54
 80059d8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80059da:	685b      	ldr	r3, [r3, #4]
 80059dc:	461a      	mov	r2, r3
 80059de:	f04f 0300 	mov.w	r3, #0
 80059e2:	1891      	adds	r1, r2, r2
 80059e4:	61b9      	str	r1, [r7, #24]
 80059e6:	415b      	adcs	r3, r3
 80059e8:	61fb      	str	r3, [r7, #28]
 80059ea:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80059ee:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 80059f2:	f7fb f959 	bl	8000ca8 <__aeabi_uldivmod>
 80059f6:	4602      	mov	r2, r0
 80059f8:	460b      	mov	r3, r1
 80059fa:	4b6c      	ldr	r3, [pc, #432]	; (8005bac <UART_SetConfig+0x38c>)
 80059fc:	fba3 1302 	umull	r1, r3, r3, r2
 8005a00:	095b      	lsrs	r3, r3, #5
 8005a02:	2164      	movs	r1, #100	; 0x64
 8005a04:	fb01 f303 	mul.w	r3, r1, r3
 8005a08:	1ad3      	subs	r3, r2, r3
 8005a0a:	00db      	lsls	r3, r3, #3
 8005a0c:	3332      	adds	r3, #50	; 0x32
 8005a0e:	4a67      	ldr	r2, [pc, #412]	; (8005bac <UART_SetConfig+0x38c>)
 8005a10:	fba2 2303 	umull	r2, r3, r2, r3
 8005a14:	095b      	lsrs	r3, r3, #5
 8005a16:	f003 0207 	and.w	r2, r3, #7
 8005a1a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	4432      	add	r2, r6
 8005a20:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005a22:	e0b9      	b.n	8005b98 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005a24:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005a26:	461c      	mov	r4, r3
 8005a28:	f04f 0500 	mov.w	r5, #0
 8005a2c:	4622      	mov	r2, r4
 8005a2e:	462b      	mov	r3, r5
 8005a30:	1891      	adds	r1, r2, r2
 8005a32:	6139      	str	r1, [r7, #16]
 8005a34:	415b      	adcs	r3, r3
 8005a36:	617b      	str	r3, [r7, #20]
 8005a38:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8005a3c:	1912      	adds	r2, r2, r4
 8005a3e:	eb45 0303 	adc.w	r3, r5, r3
 8005a42:	f04f 0000 	mov.w	r0, #0
 8005a46:	f04f 0100 	mov.w	r1, #0
 8005a4a:	00d9      	lsls	r1, r3, #3
 8005a4c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8005a50:	00d0      	lsls	r0, r2, #3
 8005a52:	4602      	mov	r2, r0
 8005a54:	460b      	mov	r3, r1
 8005a56:	eb12 0804 	adds.w	r8, r2, r4
 8005a5a:	eb43 0905 	adc.w	r9, r3, r5
 8005a5e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005a60:	685b      	ldr	r3, [r3, #4]
 8005a62:	4618      	mov	r0, r3
 8005a64:	f04f 0100 	mov.w	r1, #0
 8005a68:	f04f 0200 	mov.w	r2, #0
 8005a6c:	f04f 0300 	mov.w	r3, #0
 8005a70:	008b      	lsls	r3, r1, #2
 8005a72:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8005a76:	0082      	lsls	r2, r0, #2
 8005a78:	4640      	mov	r0, r8
 8005a7a:	4649      	mov	r1, r9
 8005a7c:	f7fb f914 	bl	8000ca8 <__aeabi_uldivmod>
 8005a80:	4602      	mov	r2, r0
 8005a82:	460b      	mov	r3, r1
 8005a84:	4b49      	ldr	r3, [pc, #292]	; (8005bac <UART_SetConfig+0x38c>)
 8005a86:	fba3 2302 	umull	r2, r3, r3, r2
 8005a8a:	095b      	lsrs	r3, r3, #5
 8005a8c:	011e      	lsls	r6, r3, #4
 8005a8e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005a90:	4618      	mov	r0, r3
 8005a92:	f04f 0100 	mov.w	r1, #0
 8005a96:	4602      	mov	r2, r0
 8005a98:	460b      	mov	r3, r1
 8005a9a:	1894      	adds	r4, r2, r2
 8005a9c:	60bc      	str	r4, [r7, #8]
 8005a9e:	415b      	adcs	r3, r3
 8005aa0:	60fb      	str	r3, [r7, #12]
 8005aa2:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005aa6:	1812      	adds	r2, r2, r0
 8005aa8:	eb41 0303 	adc.w	r3, r1, r3
 8005aac:	f04f 0400 	mov.w	r4, #0
 8005ab0:	f04f 0500 	mov.w	r5, #0
 8005ab4:	00dd      	lsls	r5, r3, #3
 8005ab6:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8005aba:	00d4      	lsls	r4, r2, #3
 8005abc:	4622      	mov	r2, r4
 8005abe:	462b      	mov	r3, r5
 8005ac0:	1814      	adds	r4, r2, r0
 8005ac2:	64bc      	str	r4, [r7, #72]	; 0x48
 8005ac4:	414b      	adcs	r3, r1
 8005ac6:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005ac8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005aca:	685b      	ldr	r3, [r3, #4]
 8005acc:	4618      	mov	r0, r3
 8005ace:	f04f 0100 	mov.w	r1, #0
 8005ad2:	f04f 0200 	mov.w	r2, #0
 8005ad6:	f04f 0300 	mov.w	r3, #0
 8005ada:	008b      	lsls	r3, r1, #2
 8005adc:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8005ae0:	0082      	lsls	r2, r0, #2
 8005ae2:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8005ae6:	f7fb f8df 	bl	8000ca8 <__aeabi_uldivmod>
 8005aea:	4602      	mov	r2, r0
 8005aec:	460b      	mov	r3, r1
 8005aee:	4b2f      	ldr	r3, [pc, #188]	; (8005bac <UART_SetConfig+0x38c>)
 8005af0:	fba3 1302 	umull	r1, r3, r3, r2
 8005af4:	095b      	lsrs	r3, r3, #5
 8005af6:	2164      	movs	r1, #100	; 0x64
 8005af8:	fb01 f303 	mul.w	r3, r1, r3
 8005afc:	1ad3      	subs	r3, r2, r3
 8005afe:	011b      	lsls	r3, r3, #4
 8005b00:	3332      	adds	r3, #50	; 0x32
 8005b02:	4a2a      	ldr	r2, [pc, #168]	; (8005bac <UART_SetConfig+0x38c>)
 8005b04:	fba2 2303 	umull	r2, r3, r2, r3
 8005b08:	095b      	lsrs	r3, r3, #5
 8005b0a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005b0e:	441e      	add	r6, r3
 8005b10:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005b12:	4618      	mov	r0, r3
 8005b14:	f04f 0100 	mov.w	r1, #0
 8005b18:	4602      	mov	r2, r0
 8005b1a:	460b      	mov	r3, r1
 8005b1c:	1894      	adds	r4, r2, r2
 8005b1e:	603c      	str	r4, [r7, #0]
 8005b20:	415b      	adcs	r3, r3
 8005b22:	607b      	str	r3, [r7, #4]
 8005b24:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005b28:	1812      	adds	r2, r2, r0
 8005b2a:	eb41 0303 	adc.w	r3, r1, r3
 8005b2e:	f04f 0400 	mov.w	r4, #0
 8005b32:	f04f 0500 	mov.w	r5, #0
 8005b36:	00dd      	lsls	r5, r3, #3
 8005b38:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8005b3c:	00d4      	lsls	r4, r2, #3
 8005b3e:	4622      	mov	r2, r4
 8005b40:	462b      	mov	r3, r5
 8005b42:	eb12 0a00 	adds.w	sl, r2, r0
 8005b46:	eb43 0b01 	adc.w	fp, r3, r1
 8005b4a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005b4c:	685b      	ldr	r3, [r3, #4]
 8005b4e:	4618      	mov	r0, r3
 8005b50:	f04f 0100 	mov.w	r1, #0
 8005b54:	f04f 0200 	mov.w	r2, #0
 8005b58:	f04f 0300 	mov.w	r3, #0
 8005b5c:	008b      	lsls	r3, r1, #2
 8005b5e:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8005b62:	0082      	lsls	r2, r0, #2
 8005b64:	4650      	mov	r0, sl
 8005b66:	4659      	mov	r1, fp
 8005b68:	f7fb f89e 	bl	8000ca8 <__aeabi_uldivmod>
 8005b6c:	4602      	mov	r2, r0
 8005b6e:	460b      	mov	r3, r1
 8005b70:	4b0e      	ldr	r3, [pc, #56]	; (8005bac <UART_SetConfig+0x38c>)
 8005b72:	fba3 1302 	umull	r1, r3, r3, r2
 8005b76:	095b      	lsrs	r3, r3, #5
 8005b78:	2164      	movs	r1, #100	; 0x64
 8005b7a:	fb01 f303 	mul.w	r3, r1, r3
 8005b7e:	1ad3      	subs	r3, r2, r3
 8005b80:	011b      	lsls	r3, r3, #4
 8005b82:	3332      	adds	r3, #50	; 0x32
 8005b84:	4a09      	ldr	r2, [pc, #36]	; (8005bac <UART_SetConfig+0x38c>)
 8005b86:	fba2 2303 	umull	r2, r3, r2, r3
 8005b8a:	095b      	lsrs	r3, r3, #5
 8005b8c:	f003 020f 	and.w	r2, r3, #15
 8005b90:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	4432      	add	r2, r6
 8005b96:	609a      	str	r2, [r3, #8]
}
 8005b98:	bf00      	nop
 8005b9a:	377c      	adds	r7, #124	; 0x7c
 8005b9c:	46bd      	mov	sp, r7
 8005b9e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005ba2:	bf00      	nop
 8005ba4:	40011000 	.word	0x40011000
 8005ba8:	40011400 	.word	0x40011400
 8005bac:	51eb851f 	.word	0x51eb851f

08005bb0 <__cxa_pure_virtual>:
 8005bb0:	b508      	push	{r3, lr}
 8005bb2:	f000 f80d 	bl	8005bd0 <_ZSt9terminatev>

08005bb6 <_ZN10__cxxabiv111__terminateEPFvvE>:
 8005bb6:	b508      	push	{r3, lr}
 8005bb8:	4780      	blx	r0
 8005bba:	f000 f80e 	bl	8005bda <abort>
	...

08005bc0 <_ZSt13get_terminatev>:
 8005bc0:	4b02      	ldr	r3, [pc, #8]	; (8005bcc <_ZSt13get_terminatev+0xc>)
 8005bc2:	6818      	ldr	r0, [r3, #0]
 8005bc4:	f3bf 8f5b 	dmb	ish
 8005bc8:	4770      	bx	lr
 8005bca:	bf00      	nop
 8005bcc:	20000010 	.word	0x20000010

08005bd0 <_ZSt9terminatev>:
 8005bd0:	b508      	push	{r3, lr}
 8005bd2:	f7ff fff5 	bl	8005bc0 <_ZSt13get_terminatev>
 8005bd6:	f7ff ffee 	bl	8005bb6 <_ZN10__cxxabiv111__terminateEPFvvE>

08005bda <abort>:
 8005bda:	b508      	push	{r3, lr}
 8005bdc:	2006      	movs	r0, #6
 8005bde:	f001 f953 	bl	8006e88 <raise>
 8005be2:	2001      	movs	r0, #1
 8005be4:	f7fb fd82 	bl	80016ec <_exit>

08005be8 <__errno>:
 8005be8:	4b01      	ldr	r3, [pc, #4]	; (8005bf0 <__errno+0x8>)
 8005bea:	6818      	ldr	r0, [r3, #0]
 8005bec:	4770      	bx	lr
 8005bee:	bf00      	nop
 8005bf0:	20000014 	.word	0x20000014

08005bf4 <__libc_init_array>:
 8005bf4:	b570      	push	{r4, r5, r6, lr}
 8005bf6:	4d0d      	ldr	r5, [pc, #52]	; (8005c2c <__libc_init_array+0x38>)
 8005bf8:	4c0d      	ldr	r4, [pc, #52]	; (8005c30 <__libc_init_array+0x3c>)
 8005bfa:	1b64      	subs	r4, r4, r5
 8005bfc:	10a4      	asrs	r4, r4, #2
 8005bfe:	2600      	movs	r6, #0
 8005c00:	42a6      	cmp	r6, r4
 8005c02:	d109      	bne.n	8005c18 <__libc_init_array+0x24>
 8005c04:	4d0b      	ldr	r5, [pc, #44]	; (8005c34 <__libc_init_array+0x40>)
 8005c06:	4c0c      	ldr	r4, [pc, #48]	; (8005c38 <__libc_init_array+0x44>)
 8005c08:	f004 fa84 	bl	800a114 <_init>
 8005c0c:	1b64      	subs	r4, r4, r5
 8005c0e:	10a4      	asrs	r4, r4, #2
 8005c10:	2600      	movs	r6, #0
 8005c12:	42a6      	cmp	r6, r4
 8005c14:	d105      	bne.n	8005c22 <__libc_init_array+0x2e>
 8005c16:	bd70      	pop	{r4, r5, r6, pc}
 8005c18:	f855 3b04 	ldr.w	r3, [r5], #4
 8005c1c:	4798      	blx	r3
 8005c1e:	3601      	adds	r6, #1
 8005c20:	e7ee      	b.n	8005c00 <__libc_init_array+0xc>
 8005c22:	f855 3b04 	ldr.w	r3, [r5], #4
 8005c26:	4798      	blx	r3
 8005c28:	3601      	adds	r6, #1
 8005c2a:	e7f2      	b.n	8005c12 <__libc_init_array+0x1e>
 8005c2c:	0800b114 	.word	0x0800b114
 8005c30:	0800b114 	.word	0x0800b114
 8005c34:	0800b114 	.word	0x0800b114
 8005c38:	0800b120 	.word	0x0800b120

08005c3c <isxdigit>:
 8005c3c:	4b02      	ldr	r3, [pc, #8]	; (8005c48 <isxdigit+0xc>)
 8005c3e:	4418      	add	r0, r3
 8005c40:	7840      	ldrb	r0, [r0, #1]
 8005c42:	f000 0044 	and.w	r0, r0, #68	; 0x44
 8005c46:	4770      	bx	lr
 8005c48:	0800ad92 	.word	0x0800ad92

08005c4c <localtime>:
 8005c4c:	b538      	push	{r3, r4, r5, lr}
 8005c4e:	4b0b      	ldr	r3, [pc, #44]	; (8005c7c <localtime+0x30>)
 8005c50:	681d      	ldr	r5, [r3, #0]
 8005c52:	6beb      	ldr	r3, [r5, #60]	; 0x3c
 8005c54:	4604      	mov	r4, r0
 8005c56:	b953      	cbnz	r3, 8005c6e <localtime+0x22>
 8005c58:	2024      	movs	r0, #36	; 0x24
 8005c5a:	f000 f90b 	bl	8005e74 <malloc>
 8005c5e:	4602      	mov	r2, r0
 8005c60:	63e8      	str	r0, [r5, #60]	; 0x3c
 8005c62:	b920      	cbnz	r0, 8005c6e <localtime+0x22>
 8005c64:	4b06      	ldr	r3, [pc, #24]	; (8005c80 <localtime+0x34>)
 8005c66:	4807      	ldr	r0, [pc, #28]	; (8005c84 <localtime+0x38>)
 8005c68:	2132      	movs	r1, #50	; 0x32
 8005c6a:	f001 fca7 	bl	80075bc <__assert_func>
 8005c6e:	6be9      	ldr	r1, [r5, #60]	; 0x3c
 8005c70:	4620      	mov	r0, r4
 8005c72:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005c76:	f000 b807 	b.w	8005c88 <localtime_r>
 8005c7a:	bf00      	nop
 8005c7c:	20000014 	.word	0x20000014
 8005c80:	0800abb0 	.word	0x0800abb0
 8005c84:	0800abc7 	.word	0x0800abc7

08005c88 <localtime_r>:
 8005c88:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8005c8c:	4607      	mov	r7, r0
 8005c8e:	9101      	str	r1, [sp, #4]
 8005c90:	f002 fb92 	bl	80083b8 <__gettzinfo>
 8005c94:	9901      	ldr	r1, [sp, #4]
 8005c96:	4680      	mov	r8, r0
 8005c98:	4638      	mov	r0, r7
 8005c9a:	f002 fb91 	bl	80083c0 <gmtime_r>
 8005c9e:	6943      	ldr	r3, [r0, #20]
 8005ca0:	079a      	lsls	r2, r3, #30
 8005ca2:	4604      	mov	r4, r0
 8005ca4:	f203 766c 	addw	r6, r3, #1900	; 0x76c
 8005ca8:	d105      	bne.n	8005cb6 <localtime_r+0x2e>
 8005caa:	2264      	movs	r2, #100	; 0x64
 8005cac:	fb96 f3f2 	sdiv	r3, r6, r2
 8005cb0:	fb02 6313 	mls	r3, r2, r3, r6
 8005cb4:	bb7b      	cbnz	r3, 8005d16 <localtime_r+0x8e>
 8005cb6:	f44f 73c8 	mov.w	r3, #400	; 0x190
 8005cba:	fb96 f5f3 	sdiv	r5, r6, r3
 8005cbe:	fb03 6515 	mls	r5, r3, r5, r6
 8005cc2:	fab5 f585 	clz	r5, r5
 8005cc6:	096d      	lsrs	r5, r5, #5
 8005cc8:	4b68      	ldr	r3, [pc, #416]	; (8005e6c <localtime_r+0x1e4>)
 8005cca:	2230      	movs	r2, #48	; 0x30
 8005ccc:	fb02 3505 	mla	r5, r2, r5, r3
 8005cd0:	f001 fae6 	bl	80072a0 <__tz_lock>
 8005cd4:	f001 faf0 	bl	80072b8 <_tzset_unlocked>
 8005cd8:	4b65      	ldr	r3, [pc, #404]	; (8005e70 <localtime_r+0x1e8>)
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	b353      	cbz	r3, 8005d34 <localtime_r+0xac>
 8005cde:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8005ce2:	42b3      	cmp	r3, r6
 8005ce4:	d119      	bne.n	8005d1a <localtime_r+0x92>
 8005ce6:	f8d8 1000 	ldr.w	r1, [r8]
 8005cea:	e9d7 6700 	ldrd	r6, r7, [r7]
 8005cee:	e9d8 2308 	ldrd	r2, r3, [r8, #32]
 8005cf2:	b9d1      	cbnz	r1, 8005d2a <localtime_r+0xa2>
 8005cf4:	4296      	cmp	r6, r2
 8005cf6:	eb77 0303 	sbcs.w	r3, r7, r3
 8005cfa:	da23      	bge.n	8005d44 <localtime_r+0xbc>
 8005cfc:	e9d8 2312 	ldrd	r2, r3, [r8, #72]	; 0x48
 8005d00:	4296      	cmp	r6, r2
 8005d02:	eb77 0303 	sbcs.w	r3, r7, r3
 8005d06:	bfb4      	ite	lt
 8005d08:	2301      	movlt	r3, #1
 8005d0a:	2300      	movge	r3, #0
 8005d0c:	6223      	str	r3, [r4, #32]
 8005d0e:	db1b      	blt.n	8005d48 <localtime_r+0xc0>
 8005d10:	f8d8 1028 	ldr.w	r1, [r8, #40]	; 0x28
 8005d14:	e01a      	b.n	8005d4c <localtime_r+0xc4>
 8005d16:	2501      	movs	r5, #1
 8005d18:	e7d6      	b.n	8005cc8 <localtime_r+0x40>
 8005d1a:	4630      	mov	r0, r6
 8005d1c:	f001 fa18 	bl	8007150 <__tzcalc_limits>
 8005d20:	2800      	cmp	r0, #0
 8005d22:	d1e0      	bne.n	8005ce6 <localtime_r+0x5e>
 8005d24:	f04f 33ff 	mov.w	r3, #4294967295
 8005d28:	e004      	b.n	8005d34 <localtime_r+0xac>
 8005d2a:	4296      	cmp	r6, r2
 8005d2c:	eb77 0303 	sbcs.w	r3, r7, r3
 8005d30:	da02      	bge.n	8005d38 <localtime_r+0xb0>
 8005d32:	2300      	movs	r3, #0
 8005d34:	6223      	str	r3, [r4, #32]
 8005d36:	e7eb      	b.n	8005d10 <localtime_r+0x88>
 8005d38:	e9d8 2312 	ldrd	r2, r3, [r8, #72]	; 0x48
 8005d3c:	4296      	cmp	r6, r2
 8005d3e:	eb77 0303 	sbcs.w	r3, r7, r3
 8005d42:	daf6      	bge.n	8005d32 <localtime_r+0xaa>
 8005d44:	2301      	movs	r3, #1
 8005d46:	6223      	str	r3, [r4, #32]
 8005d48:	f8d8 1050 	ldr.w	r1, [r8, #80]	; 0x50
 8005d4c:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 8005d50:	203c      	movs	r0, #60	; 0x3c
 8005d52:	fb91 f6f3 	sdiv	r6, r1, r3
 8005d56:	fb03 1316 	mls	r3, r3, r6, r1
 8005d5a:	6861      	ldr	r1, [r4, #4]
 8005d5c:	fb93 f2f0 	sdiv	r2, r3, r0
 8005d60:	fb00 3012 	mls	r0, r0, r2, r3
 8005d64:	6823      	ldr	r3, [r4, #0]
 8005d66:	1a89      	subs	r1, r1, r2
 8005d68:	68a2      	ldr	r2, [r4, #8]
 8005d6a:	6061      	str	r1, [r4, #4]
 8005d6c:	1a1b      	subs	r3, r3, r0
 8005d6e:	1b92      	subs	r2, r2, r6
 8005d70:	2b3b      	cmp	r3, #59	; 0x3b
 8005d72:	6023      	str	r3, [r4, #0]
 8005d74:	60a2      	str	r2, [r4, #8]
 8005d76:	dd35      	ble.n	8005de4 <localtime_r+0x15c>
 8005d78:	3101      	adds	r1, #1
 8005d7a:	6061      	str	r1, [r4, #4]
 8005d7c:	3b3c      	subs	r3, #60	; 0x3c
 8005d7e:	6023      	str	r3, [r4, #0]
 8005d80:	6863      	ldr	r3, [r4, #4]
 8005d82:	2b3b      	cmp	r3, #59	; 0x3b
 8005d84:	dd34      	ble.n	8005df0 <localtime_r+0x168>
 8005d86:	3201      	adds	r2, #1
 8005d88:	60a2      	str	r2, [r4, #8]
 8005d8a:	3b3c      	subs	r3, #60	; 0x3c
 8005d8c:	6063      	str	r3, [r4, #4]
 8005d8e:	68a3      	ldr	r3, [r4, #8]
 8005d90:	2b17      	cmp	r3, #23
 8005d92:	dd33      	ble.n	8005dfc <localtime_r+0x174>
 8005d94:	69e2      	ldr	r2, [r4, #28]
 8005d96:	3201      	adds	r2, #1
 8005d98:	61e2      	str	r2, [r4, #28]
 8005d9a:	69a2      	ldr	r2, [r4, #24]
 8005d9c:	3201      	adds	r2, #1
 8005d9e:	2a06      	cmp	r2, #6
 8005da0:	bfc8      	it	gt
 8005da2:	2200      	movgt	r2, #0
 8005da4:	61a2      	str	r2, [r4, #24]
 8005da6:	68e2      	ldr	r2, [r4, #12]
 8005da8:	3b18      	subs	r3, #24
 8005daa:	3201      	adds	r2, #1
 8005dac:	60a3      	str	r3, [r4, #8]
 8005dae:	6923      	ldr	r3, [r4, #16]
 8005db0:	60e2      	str	r2, [r4, #12]
 8005db2:	f855 1023 	ldr.w	r1, [r5, r3, lsl #2]
 8005db6:	428a      	cmp	r2, r1
 8005db8:	dd0e      	ble.n	8005dd8 <localtime_r+0x150>
 8005dba:	2b0b      	cmp	r3, #11
 8005dbc:	eba2 0201 	sub.w	r2, r2, r1
 8005dc0:	60e2      	str	r2, [r4, #12]
 8005dc2:	f103 0201 	add.w	r2, r3, #1
 8005dc6:	bf09      	itett	eq
 8005dc8:	6963      	ldreq	r3, [r4, #20]
 8005dca:	6122      	strne	r2, [r4, #16]
 8005dcc:	2200      	moveq	r2, #0
 8005dce:	3301      	addeq	r3, #1
 8005dd0:	bf02      	ittt	eq
 8005dd2:	6122      	streq	r2, [r4, #16]
 8005dd4:	6163      	streq	r3, [r4, #20]
 8005dd6:	61e2      	streq	r2, [r4, #28]
 8005dd8:	f001 fa68 	bl	80072ac <__tz_unlock>
 8005ddc:	4620      	mov	r0, r4
 8005dde:	b002      	add	sp, #8
 8005de0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005de4:	2b00      	cmp	r3, #0
 8005de6:	dacb      	bge.n	8005d80 <localtime_r+0xf8>
 8005de8:	3901      	subs	r1, #1
 8005dea:	6061      	str	r1, [r4, #4]
 8005dec:	333c      	adds	r3, #60	; 0x3c
 8005dee:	e7c6      	b.n	8005d7e <localtime_r+0xf6>
 8005df0:	2b00      	cmp	r3, #0
 8005df2:	dacc      	bge.n	8005d8e <localtime_r+0x106>
 8005df4:	3a01      	subs	r2, #1
 8005df6:	60a2      	str	r2, [r4, #8]
 8005df8:	333c      	adds	r3, #60	; 0x3c
 8005dfa:	e7c7      	b.n	8005d8c <localtime_r+0x104>
 8005dfc:	2b00      	cmp	r3, #0
 8005dfe:	daeb      	bge.n	8005dd8 <localtime_r+0x150>
 8005e00:	69e2      	ldr	r2, [r4, #28]
 8005e02:	3a01      	subs	r2, #1
 8005e04:	61e2      	str	r2, [r4, #28]
 8005e06:	69a2      	ldr	r2, [r4, #24]
 8005e08:	3a01      	subs	r2, #1
 8005e0a:	bf48      	it	mi
 8005e0c:	2206      	movmi	r2, #6
 8005e0e:	61a2      	str	r2, [r4, #24]
 8005e10:	68e2      	ldr	r2, [r4, #12]
 8005e12:	3318      	adds	r3, #24
 8005e14:	3a01      	subs	r2, #1
 8005e16:	60e2      	str	r2, [r4, #12]
 8005e18:	60a3      	str	r3, [r4, #8]
 8005e1a:	2a00      	cmp	r2, #0
 8005e1c:	d1dc      	bne.n	8005dd8 <localtime_r+0x150>
 8005e1e:	6923      	ldr	r3, [r4, #16]
 8005e20:	3b01      	subs	r3, #1
 8005e22:	d405      	bmi.n	8005e30 <localtime_r+0x1a8>
 8005e24:	6123      	str	r3, [r4, #16]
 8005e26:	6923      	ldr	r3, [r4, #16]
 8005e28:	f855 3023 	ldr.w	r3, [r5, r3, lsl #2]
 8005e2c:	60e3      	str	r3, [r4, #12]
 8005e2e:	e7d3      	b.n	8005dd8 <localtime_r+0x150>
 8005e30:	230b      	movs	r3, #11
 8005e32:	6123      	str	r3, [r4, #16]
 8005e34:	6963      	ldr	r3, [r4, #20]
 8005e36:	1e5a      	subs	r2, r3, #1
 8005e38:	6162      	str	r2, [r4, #20]
 8005e3a:	f203 726b 	addw	r2, r3, #1899	; 0x76b
 8005e3e:	0793      	lsls	r3, r2, #30
 8005e40:	d105      	bne.n	8005e4e <localtime_r+0x1c6>
 8005e42:	2164      	movs	r1, #100	; 0x64
 8005e44:	fb92 f3f1 	sdiv	r3, r2, r1
 8005e48:	fb01 2313 	mls	r3, r1, r3, r2
 8005e4c:	b963      	cbnz	r3, 8005e68 <localtime_r+0x1e0>
 8005e4e:	f44f 71c8 	mov.w	r1, #400	; 0x190
 8005e52:	fb92 f3f1 	sdiv	r3, r2, r1
 8005e56:	fb01 2313 	mls	r3, r1, r3, r2
 8005e5a:	fab3 f383 	clz	r3, r3
 8005e5e:	095b      	lsrs	r3, r3, #5
 8005e60:	f503 73b6 	add.w	r3, r3, #364	; 0x16c
 8005e64:	61e3      	str	r3, [r4, #28]
 8005e66:	e7de      	b.n	8005e26 <localtime_r+0x19e>
 8005e68:	2301      	movs	r3, #1
 8005e6a:	e7f9      	b.n	8005e60 <localtime_r+0x1d8>
 8005e6c:	0800ac88 	.word	0x0800ac88
 8005e70:	2000062c 	.word	0x2000062c

08005e74 <malloc>:
 8005e74:	4b02      	ldr	r3, [pc, #8]	; (8005e80 <malloc+0xc>)
 8005e76:	4601      	mov	r1, r0
 8005e78:	6818      	ldr	r0, [r3, #0]
 8005e7a:	f000 bb09 	b.w	8006490 <_malloc_r>
 8005e7e:	bf00      	nop
 8005e80:	20000014 	.word	0x20000014

08005e84 <free>:
 8005e84:	4b02      	ldr	r3, [pc, #8]	; (8005e90 <free+0xc>)
 8005e86:	4601      	mov	r1, r0
 8005e88:	6818      	ldr	r0, [r3, #0]
 8005e8a:	f000 bab1 	b.w	80063f0 <_free_r>
 8005e8e:	bf00      	nop
 8005e90:	20000014 	.word	0x20000014

08005e94 <memcpy>:
 8005e94:	440a      	add	r2, r1
 8005e96:	4291      	cmp	r1, r2
 8005e98:	f100 33ff 	add.w	r3, r0, #4294967295
 8005e9c:	d100      	bne.n	8005ea0 <memcpy+0xc>
 8005e9e:	4770      	bx	lr
 8005ea0:	b510      	push	{r4, lr}
 8005ea2:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005ea6:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005eaa:	4291      	cmp	r1, r2
 8005eac:	d1f9      	bne.n	8005ea2 <memcpy+0xe>
 8005eae:	bd10      	pop	{r4, pc}

08005eb0 <memmove>:
 8005eb0:	4288      	cmp	r0, r1
 8005eb2:	b510      	push	{r4, lr}
 8005eb4:	eb01 0402 	add.w	r4, r1, r2
 8005eb8:	d902      	bls.n	8005ec0 <memmove+0x10>
 8005eba:	4284      	cmp	r4, r0
 8005ebc:	4623      	mov	r3, r4
 8005ebe:	d807      	bhi.n	8005ed0 <memmove+0x20>
 8005ec0:	1e43      	subs	r3, r0, #1
 8005ec2:	42a1      	cmp	r1, r4
 8005ec4:	d008      	beq.n	8005ed8 <memmove+0x28>
 8005ec6:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005eca:	f803 2f01 	strb.w	r2, [r3, #1]!
 8005ece:	e7f8      	b.n	8005ec2 <memmove+0x12>
 8005ed0:	4402      	add	r2, r0
 8005ed2:	4601      	mov	r1, r0
 8005ed4:	428a      	cmp	r2, r1
 8005ed6:	d100      	bne.n	8005eda <memmove+0x2a>
 8005ed8:	bd10      	pop	{r4, pc}
 8005eda:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005ede:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8005ee2:	e7f7      	b.n	8005ed4 <memmove+0x24>

08005ee4 <memset>:
 8005ee4:	4402      	add	r2, r0
 8005ee6:	4603      	mov	r3, r0
 8005ee8:	4293      	cmp	r3, r2
 8005eea:	d100      	bne.n	8005eee <memset+0xa>
 8005eec:	4770      	bx	lr
 8005eee:	f803 1b01 	strb.w	r1, [r3], #1
 8005ef2:	e7f9      	b.n	8005ee8 <memset+0x4>

08005ef4 <validate_structure>:
 8005ef4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005ef6:	6801      	ldr	r1, [r0, #0]
 8005ef8:	293b      	cmp	r1, #59	; 0x3b
 8005efa:	4604      	mov	r4, r0
 8005efc:	d911      	bls.n	8005f22 <validate_structure+0x2e>
 8005efe:	223c      	movs	r2, #60	; 0x3c
 8005f00:	4668      	mov	r0, sp
 8005f02:	f001 fb79 	bl	80075f8 <div>
 8005f06:	9a01      	ldr	r2, [sp, #4]
 8005f08:	6863      	ldr	r3, [r4, #4]
 8005f0a:	9900      	ldr	r1, [sp, #0]
 8005f0c:	2a00      	cmp	r2, #0
 8005f0e:	440b      	add	r3, r1
 8005f10:	6063      	str	r3, [r4, #4]
 8005f12:	bfbb      	ittet	lt
 8005f14:	323c      	addlt	r2, #60	; 0x3c
 8005f16:	f103 33ff 	addlt.w	r3, r3, #4294967295
 8005f1a:	6022      	strge	r2, [r4, #0]
 8005f1c:	6022      	strlt	r2, [r4, #0]
 8005f1e:	bfb8      	it	lt
 8005f20:	6063      	strlt	r3, [r4, #4]
 8005f22:	6861      	ldr	r1, [r4, #4]
 8005f24:	293b      	cmp	r1, #59	; 0x3b
 8005f26:	d911      	bls.n	8005f4c <validate_structure+0x58>
 8005f28:	223c      	movs	r2, #60	; 0x3c
 8005f2a:	4668      	mov	r0, sp
 8005f2c:	f001 fb64 	bl	80075f8 <div>
 8005f30:	9a01      	ldr	r2, [sp, #4]
 8005f32:	68a3      	ldr	r3, [r4, #8]
 8005f34:	9900      	ldr	r1, [sp, #0]
 8005f36:	2a00      	cmp	r2, #0
 8005f38:	440b      	add	r3, r1
 8005f3a:	60a3      	str	r3, [r4, #8]
 8005f3c:	bfbb      	ittet	lt
 8005f3e:	323c      	addlt	r2, #60	; 0x3c
 8005f40:	f103 33ff 	addlt.w	r3, r3, #4294967295
 8005f44:	6062      	strge	r2, [r4, #4]
 8005f46:	6062      	strlt	r2, [r4, #4]
 8005f48:	bfb8      	it	lt
 8005f4a:	60a3      	strlt	r3, [r4, #8]
 8005f4c:	68a1      	ldr	r1, [r4, #8]
 8005f4e:	2917      	cmp	r1, #23
 8005f50:	d911      	bls.n	8005f76 <validate_structure+0x82>
 8005f52:	2218      	movs	r2, #24
 8005f54:	4668      	mov	r0, sp
 8005f56:	f001 fb4f 	bl	80075f8 <div>
 8005f5a:	9a01      	ldr	r2, [sp, #4]
 8005f5c:	68e3      	ldr	r3, [r4, #12]
 8005f5e:	9900      	ldr	r1, [sp, #0]
 8005f60:	2a00      	cmp	r2, #0
 8005f62:	440b      	add	r3, r1
 8005f64:	60e3      	str	r3, [r4, #12]
 8005f66:	bfbb      	ittet	lt
 8005f68:	3218      	addlt	r2, #24
 8005f6a:	f103 33ff 	addlt.w	r3, r3, #4294967295
 8005f6e:	60a2      	strge	r2, [r4, #8]
 8005f70:	60a2      	strlt	r2, [r4, #8]
 8005f72:	bfb8      	it	lt
 8005f74:	60e3      	strlt	r3, [r4, #12]
 8005f76:	6921      	ldr	r1, [r4, #16]
 8005f78:	290b      	cmp	r1, #11
 8005f7a:	d911      	bls.n	8005fa0 <validate_structure+0xac>
 8005f7c:	220c      	movs	r2, #12
 8005f7e:	4668      	mov	r0, sp
 8005f80:	f001 fb3a 	bl	80075f8 <div>
 8005f84:	9a01      	ldr	r2, [sp, #4]
 8005f86:	6963      	ldr	r3, [r4, #20]
 8005f88:	9900      	ldr	r1, [sp, #0]
 8005f8a:	2a00      	cmp	r2, #0
 8005f8c:	440b      	add	r3, r1
 8005f8e:	6163      	str	r3, [r4, #20]
 8005f90:	bfbb      	ittet	lt
 8005f92:	320c      	addlt	r2, #12
 8005f94:	f103 33ff 	addlt.w	r3, r3, #4294967295
 8005f98:	6122      	strge	r2, [r4, #16]
 8005f9a:	6122      	strlt	r2, [r4, #16]
 8005f9c:	bfb8      	it	lt
 8005f9e:	6163      	strlt	r3, [r4, #20]
 8005fa0:	6963      	ldr	r3, [r4, #20]
 8005fa2:	0799      	lsls	r1, r3, #30
 8005fa4:	d120      	bne.n	8005fe8 <validate_structure+0xf4>
 8005fa6:	2164      	movs	r1, #100	; 0x64
 8005fa8:	fb93 f2f1 	sdiv	r2, r3, r1
 8005fac:	fb01 3212 	mls	r2, r1, r2, r3
 8005fb0:	b9e2      	cbnz	r2, 8005fec <validate_structure+0xf8>
 8005fb2:	f203 736c 	addw	r3, r3, #1900	; 0x76c
 8005fb6:	f44f 71c8 	mov.w	r1, #400	; 0x190
 8005fba:	fb93 f2f1 	sdiv	r2, r3, r1
 8005fbe:	fb01 3312 	mls	r3, r1, r2, r3
 8005fc2:	2b00      	cmp	r3, #0
 8005fc4:	bf14      	ite	ne
 8005fc6:	231c      	movne	r3, #28
 8005fc8:	231d      	moveq	r3, #29
 8005fca:	68e2      	ldr	r2, [r4, #12]
 8005fcc:	2a00      	cmp	r2, #0
 8005fce:	dc0f      	bgt.n	8005ff0 <validate_structure+0xfc>
 8005fd0:	4f33      	ldr	r7, [pc, #204]	; (80060a0 <validate_structure+0x1ac>)
 8005fd2:	260b      	movs	r6, #11
 8005fd4:	2064      	movs	r0, #100	; 0x64
 8005fd6:	f44f 75c8 	mov.w	r5, #400	; 0x190
 8005fda:	f8d4 c00c 	ldr.w	ip, [r4, #12]
 8005fde:	f1bc 0f00 	cmp.w	ip, #0
 8005fe2:	dd31      	ble.n	8006048 <validate_structure+0x154>
 8005fe4:	b003      	add	sp, #12
 8005fe6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005fe8:	231c      	movs	r3, #28
 8005fea:	e7ee      	b.n	8005fca <validate_structure+0xd6>
 8005fec:	231d      	movs	r3, #29
 8005fee:	e7ec      	b.n	8005fca <validate_structure+0xd6>
 8005ff0:	4f2b      	ldr	r7, [pc, #172]	; (80060a0 <validate_structure+0x1ac>)
 8005ff2:	f04f 0c00 	mov.w	ip, #0
 8005ff6:	2564      	movs	r5, #100	; 0x64
 8005ff8:	f44f 76c8 	mov.w	r6, #400	; 0x190
 8005ffc:	e9d4 1203 	ldrd	r1, r2, [r4, #12]
 8006000:	2a01      	cmp	r2, #1
 8006002:	bf14      	ite	ne
 8006004:	f857 0022 	ldrne.w	r0, [r7, r2, lsl #2]
 8006008:	4618      	moveq	r0, r3
 800600a:	4281      	cmp	r1, r0
 800600c:	ddea      	ble.n	8005fe4 <validate_structure+0xf0>
 800600e:	3201      	adds	r2, #1
 8006010:	1a09      	subs	r1, r1, r0
 8006012:	2a0c      	cmp	r2, #12
 8006014:	60e1      	str	r1, [r4, #12]
 8006016:	6122      	str	r2, [r4, #16]
 8006018:	d1f0      	bne.n	8005ffc <validate_structure+0x108>
 800601a:	6963      	ldr	r3, [r4, #20]
 800601c:	1c5a      	adds	r2, r3, #1
 800601e:	0791      	lsls	r1, r2, #30
 8006020:	e9c4 c204 	strd	ip, r2, [r4, #16]
 8006024:	d137      	bne.n	8006096 <validate_structure+0x1a2>
 8006026:	fb92 f1f5 	sdiv	r1, r2, r5
 800602a:	fb05 2211 	mls	r2, r5, r1, r2
 800602e:	2a00      	cmp	r2, #0
 8006030:	d133      	bne.n	800609a <validate_structure+0x1a6>
 8006032:	f203 736d 	addw	r3, r3, #1901	; 0x76d
 8006036:	fb93 f2f6 	sdiv	r2, r3, r6
 800603a:	fb06 3312 	mls	r3, r6, r2, r3
 800603e:	2b00      	cmp	r3, #0
 8006040:	bf14      	ite	ne
 8006042:	231c      	movne	r3, #28
 8006044:	231d      	moveq	r3, #29
 8006046:	e7d9      	b.n	8005ffc <validate_structure+0x108>
 8006048:	6921      	ldr	r1, [r4, #16]
 800604a:	3901      	subs	r1, #1
 800604c:	6121      	str	r1, [r4, #16]
 800604e:	3101      	adds	r1, #1
 8006050:	d114      	bne.n	800607c <validate_structure+0x188>
 8006052:	6963      	ldr	r3, [r4, #20]
 8006054:	1e59      	subs	r1, r3, #1
 8006056:	078a      	lsls	r2, r1, #30
 8006058:	e9c4 6104 	strd	r6, r1, [r4, #16]
 800605c:	d117      	bne.n	800608e <validate_structure+0x19a>
 800605e:	fb91 f2f0 	sdiv	r2, r1, r0
 8006062:	fb00 1112 	mls	r1, r0, r2, r1
 8006066:	b9a1      	cbnz	r1, 8006092 <validate_structure+0x19e>
 8006068:	f203 736b 	addw	r3, r3, #1899	; 0x76b
 800606c:	fb93 f2f5 	sdiv	r2, r3, r5
 8006070:	fb05 3312 	mls	r3, r5, r2, r3
 8006074:	2b00      	cmp	r3, #0
 8006076:	bf14      	ite	ne
 8006078:	231c      	movne	r3, #28
 800607a:	231d      	moveq	r3, #29
 800607c:	6922      	ldr	r2, [r4, #16]
 800607e:	2a01      	cmp	r2, #1
 8006080:	bf14      	ite	ne
 8006082:	f857 2022 	ldrne.w	r2, [r7, r2, lsl #2]
 8006086:	461a      	moveq	r2, r3
 8006088:	4462      	add	r2, ip
 800608a:	60e2      	str	r2, [r4, #12]
 800608c:	e7a5      	b.n	8005fda <validate_structure+0xe6>
 800608e:	231c      	movs	r3, #28
 8006090:	e7f4      	b.n	800607c <validate_structure+0x188>
 8006092:	231d      	movs	r3, #29
 8006094:	e7f2      	b.n	800607c <validate_structure+0x188>
 8006096:	231c      	movs	r3, #28
 8006098:	e7b0      	b.n	8005ffc <validate_structure+0x108>
 800609a:	231d      	movs	r3, #29
 800609c:	e7ae      	b.n	8005ffc <validate_structure+0x108>
 800609e:	bf00      	nop
 80060a0:	0800ac28 	.word	0x0800ac28

080060a4 <mktime>:
 80060a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80060a8:	b08b      	sub	sp, #44	; 0x2c
 80060aa:	4605      	mov	r5, r0
 80060ac:	f002 f984 	bl	80083b8 <__gettzinfo>
 80060b0:	4607      	mov	r7, r0
 80060b2:	4628      	mov	r0, r5
 80060b4:	f7ff ff1e 	bl	8005ef4 <validate_structure>
 80060b8:	e9d5 2300 	ldrd	r2, r3, [r5]
 80060bc:	f04f 0a3c 	mov.w	sl, #60	; 0x3c
 80060c0:	68a8      	ldr	r0, [r5, #8]
 80060c2:	696e      	ldr	r6, [r5, #20]
 80060c4:	fb0a 2303 	mla	r3, sl, r3, r2
 80060c8:	f44f 6a61 	mov.w	sl, #3600	; 0xe10
 80060cc:	fb0a 3a00 	mla	sl, sl, r0, r3
 80060d0:	e9d5 4303 	ldrd	r4, r3, [r5, #12]
 80060d4:	4ac3      	ldr	r2, [pc, #780]	; (80063e4 <mktime+0x340>)
 80060d6:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80060da:	3c01      	subs	r4, #1
 80060dc:	2b01      	cmp	r3, #1
 80060de:	4414      	add	r4, r2
 80060e0:	dd11      	ble.n	8006106 <mktime+0x62>
 80060e2:	07b1      	lsls	r1, r6, #30
 80060e4:	d10f      	bne.n	8006106 <mktime+0x62>
 80060e6:	2264      	movs	r2, #100	; 0x64
 80060e8:	fb96 f3f2 	sdiv	r3, r6, r2
 80060ec:	fb02 6313 	mls	r3, r2, r3, r6
 80060f0:	b943      	cbnz	r3, 8006104 <mktime+0x60>
 80060f2:	f206 716c 	addw	r1, r6, #1900	; 0x76c
 80060f6:	f44f 72c8 	mov.w	r2, #400	; 0x190
 80060fa:	fb91 f3f2 	sdiv	r3, r1, r2
 80060fe:	fb02 1313 	mls	r3, r2, r3, r1
 8006102:	b903      	cbnz	r3, 8006106 <mktime+0x62>
 8006104:	3401      	adds	r4, #1
 8006106:	f506 531c 	add.w	r3, r6, #9984	; 0x2700
 800610a:	3310      	adds	r3, #16
 800610c:	f644 6220 	movw	r2, #20000	; 0x4e20
 8006110:	4293      	cmp	r3, r2
 8006112:	61ec      	str	r4, [r5, #28]
 8006114:	f200 8161 	bhi.w	80063da <mktime+0x336>
 8006118:	2e46      	cmp	r6, #70	; 0x46
 800611a:	dd77      	ble.n	800620c <mktime+0x168>
 800611c:	2346      	movs	r3, #70	; 0x46
 800611e:	f240 1e6d 	movw	lr, #365	; 0x16d
 8006122:	2164      	movs	r1, #100	; 0x64
 8006124:	f44f 70c8 	mov.w	r0, #400	; 0x190
 8006128:	079a      	lsls	r2, r3, #30
 800612a:	d169      	bne.n	8006200 <mktime+0x15c>
 800612c:	fb93 f2f1 	sdiv	r2, r3, r1
 8006130:	fb01 3212 	mls	r2, r1, r2, r3
 8006134:	2a00      	cmp	r2, #0
 8006136:	d166      	bne.n	8006206 <mktime+0x162>
 8006138:	f203 7c6c 	addw	ip, r3, #1900	; 0x76c
 800613c:	fb9c f2f0 	sdiv	r2, ip, r0
 8006140:	fb00 c212 	mls	r2, r0, r2, ip
 8006144:	2a00      	cmp	r2, #0
 8006146:	bf14      	ite	ne
 8006148:	4672      	movne	r2, lr
 800614a:	f44f 72b7 	moveq.w	r2, #366	; 0x16e
 800614e:	3301      	adds	r3, #1
 8006150:	429e      	cmp	r6, r3
 8006152:	4414      	add	r4, r2
 8006154:	d1e8      	bne.n	8006128 <mktime+0x84>
 8006156:	4ba4      	ldr	r3, [pc, #656]	; (80063e8 <mktime+0x344>)
 8006158:	ea4f 7bea 	mov.w	fp, sl, asr #31
 800615c:	fbc3 ab04 	smlal	sl, fp, r3, r4
 8006160:	f001 f89e 	bl	80072a0 <__tz_lock>
 8006164:	f001 f8a8 	bl	80072b8 <_tzset_unlocked>
 8006168:	4ba0      	ldr	r3, [pc, #640]	; (80063ec <mktime+0x348>)
 800616a:	f8d3 9000 	ldr.w	r9, [r3]
 800616e:	f1b9 0f00 	cmp.w	r9, #0
 8006172:	d03f      	beq.n	80061f4 <mktime+0x150>
 8006174:	f8d5 9020 	ldr.w	r9, [r5, #32]
 8006178:	6968      	ldr	r0, [r5, #20]
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	f1b9 0f01 	cmp.w	r9, #1
 8006180:	f200 706c 	addw	r0, r0, #1900	; 0x76c
 8006184:	46c8      	mov	r8, r9
 8006186:	bfa8      	it	ge
 8006188:	f04f 0801 	movge.w	r8, #1
 800618c:	4283      	cmp	r3, r0
 800618e:	d17f      	bne.n	8006290 <mktime+0x1ec>
 8006190:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006192:	4619      	mov	r1, r3
 8006194:	17da      	asrs	r2, r3, #31
 8006196:	e9cd 1200 	strd	r1, r2, [sp]
 800619a:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	; 0x48
 800619e:	e9cd 1202 	strd	r1, r2, [sp, #8]
 80061a2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80061a6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80061a8:	1a80      	subs	r0, r0, r2
 80061aa:	eb61 71e2 	sbc.w	r1, r1, r2, asr #31
 80061ae:	4582      	cmp	sl, r0
 80061b0:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80061b4:	eb7b 0101 	sbcs.w	r1, fp, r1
 80061b8:	da71      	bge.n	800629e <mktime+0x1fa>
 80061ba:	9800      	ldr	r0, [sp, #0]
 80061bc:	6a39      	ldr	r1, [r7, #32]
 80061be:	1a09      	subs	r1, r1, r0
 80061c0:	9104      	str	r1, [sp, #16]
 80061c2:	9801      	ldr	r0, [sp, #4]
 80061c4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80061c6:	eb61 0100 	sbc.w	r1, r1, r0
 80061ca:	9105      	str	r1, [sp, #20]
 80061cc:	6839      	ldr	r1, [r7, #0]
 80061ce:	2900      	cmp	r1, #0
 80061d0:	d075      	beq.n	80062be <mktime+0x21a>
 80061d2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80061d6:	4582      	cmp	sl, r0
 80061d8:	eb7b 0101 	sbcs.w	r1, fp, r1
 80061dc:	db05      	blt.n	80061ea <mktime+0x146>
 80061de:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80061e2:	4582      	cmp	sl, r0
 80061e4:	eb7b 0101 	sbcs.w	r1, fp, r1
 80061e8:	db6f      	blt.n	80062ca <mktime+0x226>
 80061ea:	f1b9 0f00 	cmp.w	r9, #0
 80061ee:	f04f 0900 	mov.w	r9, #0
 80061f2:	da6f      	bge.n	80062d4 <mktime+0x230>
 80061f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80061f6:	eb1a 0a03 	adds.w	sl, sl, r3
 80061fa:	eb4b 7be3 	adc.w	fp, fp, r3, asr #31
 80061fe:	e0ae      	b.n	800635e <mktime+0x2ba>
 8006200:	f240 126d 	movw	r2, #365	; 0x16d
 8006204:	e7a3      	b.n	800614e <mktime+0xaa>
 8006206:	f44f 72b7 	mov.w	r2, #366	; 0x16e
 800620a:	e7a0      	b.n	800614e <mktime+0xaa>
 800620c:	d0a3      	beq.n	8006156 <mktime+0xb2>
 800620e:	2345      	movs	r3, #69	; 0x45
 8006210:	f240 1e6d 	movw	lr, #365	; 0x16d
 8006214:	2164      	movs	r1, #100	; 0x64
 8006216:	f44f 70c8 	mov.w	r0, #400	; 0x190
 800621a:	e012      	b.n	8006242 <mktime+0x19e>
 800621c:	bb62      	cbnz	r2, 8006278 <mktime+0x1d4>
 800621e:	fb93 f2f1 	sdiv	r2, r3, r1
 8006222:	fb01 3212 	mls	r2, r1, r2, r3
 8006226:	bb52      	cbnz	r2, 800627e <mktime+0x1da>
 8006228:	f203 7c6c 	addw	ip, r3, #1900	; 0x76c
 800622c:	fb9c f2f0 	sdiv	r2, ip, r0
 8006230:	fb00 c212 	mls	r2, r0, r2, ip
 8006234:	2a00      	cmp	r2, #0
 8006236:	bf14      	ite	ne
 8006238:	4672      	movne	r2, lr
 800623a:	f44f 72b7 	moveq.w	r2, #366	; 0x16e
 800623e:	1aa4      	subs	r4, r4, r2
 8006240:	3b01      	subs	r3, #1
 8006242:	429e      	cmp	r6, r3
 8006244:	f003 0203 	and.w	r2, r3, #3
 8006248:	dbe8      	blt.n	800621c <mktime+0x178>
 800624a:	b9da      	cbnz	r2, 8006284 <mktime+0x1e0>
 800624c:	2264      	movs	r2, #100	; 0x64
 800624e:	fb96 f3f2 	sdiv	r3, r6, r2
 8006252:	fb02 6313 	mls	r3, r2, r3, r6
 8006256:	b9c3      	cbnz	r3, 800628a <mktime+0x1e6>
 8006258:	f206 716c 	addw	r1, r6, #1900	; 0x76c
 800625c:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8006260:	fb91 f3f2 	sdiv	r3, r1, r2
 8006264:	fb02 1313 	mls	r3, r2, r3, r1
 8006268:	2b00      	cmp	r3, #0
 800626a:	f240 136d 	movw	r3, #365	; 0x16d
 800626e:	bf08      	it	eq
 8006270:	f44f 73b7 	moveq.w	r3, #366	; 0x16e
 8006274:	1ae4      	subs	r4, r4, r3
 8006276:	e76e      	b.n	8006156 <mktime+0xb2>
 8006278:	f240 126d 	movw	r2, #365	; 0x16d
 800627c:	e7df      	b.n	800623e <mktime+0x19a>
 800627e:	f44f 72b7 	mov.w	r2, #366	; 0x16e
 8006282:	e7dc      	b.n	800623e <mktime+0x19a>
 8006284:	f240 136d 	movw	r3, #365	; 0x16d
 8006288:	e7f4      	b.n	8006274 <mktime+0x1d0>
 800628a:	f44f 73b7 	mov.w	r3, #366	; 0x16e
 800628e:	e7f1      	b.n	8006274 <mktime+0x1d0>
 8006290:	f000 ff5e 	bl	8007150 <__tzcalc_limits>
 8006294:	2800      	cmp	r0, #0
 8006296:	f47f af7b 	bne.w	8006190 <mktime+0xec>
 800629a:	46c1      	mov	r9, r8
 800629c:	e054      	b.n	8006348 <mktime+0x2a4>
 800629e:	9800      	ldr	r0, [sp, #0]
 80062a0:	9902      	ldr	r1, [sp, #8]
 80062a2:	1a09      	subs	r1, r1, r0
 80062a4:	9108      	str	r1, [sp, #32]
 80062a6:	9801      	ldr	r0, [sp, #4]
 80062a8:	9903      	ldr	r1, [sp, #12]
 80062aa:	eb61 0100 	sbc.w	r1, r1, r0
 80062ae:	9109      	str	r1, [sp, #36]	; 0x24
 80062b0:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80062b4:	4582      	cmp	sl, r0
 80062b6:	eb7b 0101 	sbcs.w	r1, fp, r1
 80062ba:	dbee      	blt.n	800629a <mktime+0x1f6>
 80062bc:	e77d      	b.n	80061ba <mktime+0x116>
 80062be:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80062c2:	4582      	cmp	sl, r0
 80062c4:	eb7b 0101 	sbcs.w	r1, fp, r1
 80062c8:	db89      	blt.n	80061de <mktime+0x13a>
 80062ca:	f1b9 0f00 	cmp.w	r9, #0
 80062ce:	db3f      	blt.n	8006350 <mktime+0x2ac>
 80062d0:	f04f 0901 	mov.w	r9, #1
 80062d4:	ea88 0809 	eor.w	r8, r8, r9
 80062d8:	f1b8 0f01 	cmp.w	r8, #1
 80062dc:	d134      	bne.n	8006348 <mktime+0x2a4>
 80062de:	f1b9 0f00 	cmp.w	r9, #0
 80062e2:	d04f      	beq.n	8006384 <mktime+0x2e0>
 80062e4:	1ad3      	subs	r3, r2, r3
 80062e6:	682a      	ldr	r2, [r5, #0]
 80062e8:	f8d5 800c 	ldr.w	r8, [r5, #12]
 80062ec:	441a      	add	r2, r3
 80062ee:	eb1a 0a03 	adds.w	sl, sl, r3
 80062f2:	602a      	str	r2, [r5, #0]
 80062f4:	4628      	mov	r0, r5
 80062f6:	eb4b 7be3 	adc.w	fp, fp, r3, asr #31
 80062fa:	f7ff fdfb 	bl	8005ef4 <validate_structure>
 80062fe:	68ea      	ldr	r2, [r5, #12]
 8006300:	ebb2 0208 	subs.w	r2, r2, r8
 8006304:	d020      	beq.n	8006348 <mktime+0x2a4>
 8006306:	2a01      	cmp	r2, #1
 8006308:	dc3e      	bgt.n	8006388 <mktime+0x2e4>
 800630a:	1c90      	adds	r0, r2, #2
 800630c:	bfd8      	it	le
 800630e:	2201      	movle	r2, #1
 8006310:	69eb      	ldr	r3, [r5, #28]
 8006312:	18d3      	adds	r3, r2, r3
 8006314:	4414      	add	r4, r2
 8006316:	d540      	bpl.n	800639a <mktime+0x2f6>
 8006318:	1e72      	subs	r2, r6, #1
 800631a:	0791      	lsls	r1, r2, #30
 800631c:	d137      	bne.n	800638e <mktime+0x2ea>
 800631e:	2164      	movs	r1, #100	; 0x64
 8006320:	fb92 f3f1 	sdiv	r3, r2, r1
 8006324:	fb01 2313 	mls	r3, r1, r3, r2
 8006328:	bba3      	cbnz	r3, 8006394 <mktime+0x2f0>
 800632a:	f206 766b 	addw	r6, r6, #1899	; 0x76b
 800632e:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8006332:	fb96 f3f2 	sdiv	r3, r6, r2
 8006336:	fb02 6613 	mls	r6, r2, r3, r6
 800633a:	2e00      	cmp	r6, #0
 800633c:	f240 136d 	movw	r3, #365	; 0x16d
 8006340:	bf18      	it	ne
 8006342:	f44f 73b6 	movne.w	r3, #364	; 0x16c
 8006346:	61eb      	str	r3, [r5, #28]
 8006348:	f1b9 0f01 	cmp.w	r9, #1
 800634c:	f47f af52 	bne.w	80061f4 <mktime+0x150>
 8006350:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006352:	eb1a 0a03 	adds.w	sl, sl, r3
 8006356:	eb4b 7be3 	adc.w	fp, fp, r3, asr #31
 800635a:	f04f 0901 	mov.w	r9, #1
 800635e:	f000 ffa5 	bl	80072ac <__tz_unlock>
 8006362:	3404      	adds	r4, #4
 8006364:	2307      	movs	r3, #7
 8006366:	fb94 f3f3 	sdiv	r3, r4, r3
 800636a:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 800636e:	1ae4      	subs	r4, r4, r3
 8006370:	bf48      	it	mi
 8006372:	3407      	addmi	r4, #7
 8006374:	f8c5 9020 	str.w	r9, [r5, #32]
 8006378:	61ac      	str	r4, [r5, #24]
 800637a:	4650      	mov	r0, sl
 800637c:	4659      	mov	r1, fp
 800637e:	b00b      	add	sp, #44	; 0x2c
 8006380:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006384:	1a9b      	subs	r3, r3, r2
 8006386:	e7ae      	b.n	80062e6 <mktime+0x242>
 8006388:	f04f 32ff 	mov.w	r2, #4294967295
 800638c:	e7c0      	b.n	8006310 <mktime+0x26c>
 800638e:	f44f 73b6 	mov.w	r3, #364	; 0x16c
 8006392:	e7d8      	b.n	8006346 <mktime+0x2a2>
 8006394:	f240 136d 	movw	r3, #365	; 0x16d
 8006398:	e7d5      	b.n	8006346 <mktime+0x2a2>
 800639a:	07b2      	lsls	r2, r6, #30
 800639c:	d117      	bne.n	80063ce <mktime+0x32a>
 800639e:	2164      	movs	r1, #100	; 0x64
 80063a0:	fb96 f2f1 	sdiv	r2, r6, r1
 80063a4:	fb01 6212 	mls	r2, r1, r2, r6
 80063a8:	b9a2      	cbnz	r2, 80063d4 <mktime+0x330>
 80063aa:	f206 766c 	addw	r6, r6, #1900	; 0x76c
 80063ae:	f44f 71c8 	mov.w	r1, #400	; 0x190
 80063b2:	fb96 f2f1 	sdiv	r2, r6, r1
 80063b6:	fb01 6612 	mls	r6, r1, r2, r6
 80063ba:	2e00      	cmp	r6, #0
 80063bc:	f240 126d 	movw	r2, #365	; 0x16d
 80063c0:	bf08      	it	eq
 80063c2:	f44f 72b7 	moveq.w	r2, #366	; 0x16e
 80063c6:	4293      	cmp	r3, r2
 80063c8:	bfa8      	it	ge
 80063ca:	1a9b      	subge	r3, r3, r2
 80063cc:	e7bb      	b.n	8006346 <mktime+0x2a2>
 80063ce:	f240 126d 	movw	r2, #365	; 0x16d
 80063d2:	e7f8      	b.n	80063c6 <mktime+0x322>
 80063d4:	f44f 72b7 	mov.w	r2, #366	; 0x16e
 80063d8:	e7f5      	b.n	80063c6 <mktime+0x322>
 80063da:	f04f 3aff 	mov.w	sl, #4294967295
 80063de:	f04f 3bff 	mov.w	fp, #4294967295
 80063e2:	e7ca      	b.n	800637a <mktime+0x2d6>
 80063e4:	0800ac58 	.word	0x0800ac58
 80063e8:	00015180 	.word	0x00015180
 80063ec:	2000062c 	.word	0x2000062c

080063f0 <_free_r>:
 80063f0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80063f2:	2900      	cmp	r1, #0
 80063f4:	d048      	beq.n	8006488 <_free_r+0x98>
 80063f6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80063fa:	9001      	str	r0, [sp, #4]
 80063fc:	2b00      	cmp	r3, #0
 80063fe:	f1a1 0404 	sub.w	r4, r1, #4
 8006402:	bfb8      	it	lt
 8006404:	18e4      	addlt	r4, r4, r3
 8006406:	f002 f8a7 	bl	8008558 <__malloc_lock>
 800640a:	4a20      	ldr	r2, [pc, #128]	; (800648c <_free_r+0x9c>)
 800640c:	9801      	ldr	r0, [sp, #4]
 800640e:	6813      	ldr	r3, [r2, #0]
 8006410:	4615      	mov	r5, r2
 8006412:	b933      	cbnz	r3, 8006422 <_free_r+0x32>
 8006414:	6063      	str	r3, [r4, #4]
 8006416:	6014      	str	r4, [r2, #0]
 8006418:	b003      	add	sp, #12
 800641a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800641e:	f002 b8a1 	b.w	8008564 <__malloc_unlock>
 8006422:	42a3      	cmp	r3, r4
 8006424:	d90b      	bls.n	800643e <_free_r+0x4e>
 8006426:	6821      	ldr	r1, [r4, #0]
 8006428:	1862      	adds	r2, r4, r1
 800642a:	4293      	cmp	r3, r2
 800642c:	bf04      	itt	eq
 800642e:	681a      	ldreq	r2, [r3, #0]
 8006430:	685b      	ldreq	r3, [r3, #4]
 8006432:	6063      	str	r3, [r4, #4]
 8006434:	bf04      	itt	eq
 8006436:	1852      	addeq	r2, r2, r1
 8006438:	6022      	streq	r2, [r4, #0]
 800643a:	602c      	str	r4, [r5, #0]
 800643c:	e7ec      	b.n	8006418 <_free_r+0x28>
 800643e:	461a      	mov	r2, r3
 8006440:	685b      	ldr	r3, [r3, #4]
 8006442:	b10b      	cbz	r3, 8006448 <_free_r+0x58>
 8006444:	42a3      	cmp	r3, r4
 8006446:	d9fa      	bls.n	800643e <_free_r+0x4e>
 8006448:	6811      	ldr	r1, [r2, #0]
 800644a:	1855      	adds	r5, r2, r1
 800644c:	42a5      	cmp	r5, r4
 800644e:	d10b      	bne.n	8006468 <_free_r+0x78>
 8006450:	6824      	ldr	r4, [r4, #0]
 8006452:	4421      	add	r1, r4
 8006454:	1854      	adds	r4, r2, r1
 8006456:	42a3      	cmp	r3, r4
 8006458:	6011      	str	r1, [r2, #0]
 800645a:	d1dd      	bne.n	8006418 <_free_r+0x28>
 800645c:	681c      	ldr	r4, [r3, #0]
 800645e:	685b      	ldr	r3, [r3, #4]
 8006460:	6053      	str	r3, [r2, #4]
 8006462:	4421      	add	r1, r4
 8006464:	6011      	str	r1, [r2, #0]
 8006466:	e7d7      	b.n	8006418 <_free_r+0x28>
 8006468:	d902      	bls.n	8006470 <_free_r+0x80>
 800646a:	230c      	movs	r3, #12
 800646c:	6003      	str	r3, [r0, #0]
 800646e:	e7d3      	b.n	8006418 <_free_r+0x28>
 8006470:	6825      	ldr	r5, [r4, #0]
 8006472:	1961      	adds	r1, r4, r5
 8006474:	428b      	cmp	r3, r1
 8006476:	bf04      	itt	eq
 8006478:	6819      	ldreq	r1, [r3, #0]
 800647a:	685b      	ldreq	r3, [r3, #4]
 800647c:	6063      	str	r3, [r4, #4]
 800647e:	bf04      	itt	eq
 8006480:	1949      	addeq	r1, r1, r5
 8006482:	6021      	streq	r1, [r4, #0]
 8006484:	6054      	str	r4, [r2, #4]
 8006486:	e7c7      	b.n	8006418 <_free_r+0x28>
 8006488:	b003      	add	sp, #12
 800648a:	bd30      	pop	{r4, r5, pc}
 800648c:	20000608 	.word	0x20000608

08006490 <_malloc_r>:
 8006490:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006492:	1ccd      	adds	r5, r1, #3
 8006494:	f025 0503 	bic.w	r5, r5, #3
 8006498:	3508      	adds	r5, #8
 800649a:	2d0c      	cmp	r5, #12
 800649c:	bf38      	it	cc
 800649e:	250c      	movcc	r5, #12
 80064a0:	2d00      	cmp	r5, #0
 80064a2:	4606      	mov	r6, r0
 80064a4:	db01      	blt.n	80064aa <_malloc_r+0x1a>
 80064a6:	42a9      	cmp	r1, r5
 80064a8:	d903      	bls.n	80064b2 <_malloc_r+0x22>
 80064aa:	230c      	movs	r3, #12
 80064ac:	6033      	str	r3, [r6, #0]
 80064ae:	2000      	movs	r0, #0
 80064b0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80064b2:	f002 f851 	bl	8008558 <__malloc_lock>
 80064b6:	4921      	ldr	r1, [pc, #132]	; (800653c <_malloc_r+0xac>)
 80064b8:	680a      	ldr	r2, [r1, #0]
 80064ba:	4614      	mov	r4, r2
 80064bc:	b99c      	cbnz	r4, 80064e6 <_malloc_r+0x56>
 80064be:	4f20      	ldr	r7, [pc, #128]	; (8006540 <_malloc_r+0xb0>)
 80064c0:	683b      	ldr	r3, [r7, #0]
 80064c2:	b923      	cbnz	r3, 80064ce <_malloc_r+0x3e>
 80064c4:	4621      	mov	r1, r4
 80064c6:	4630      	mov	r0, r6
 80064c8:	f000 fca6 	bl	8006e18 <_sbrk_r>
 80064cc:	6038      	str	r0, [r7, #0]
 80064ce:	4629      	mov	r1, r5
 80064d0:	4630      	mov	r0, r6
 80064d2:	f000 fca1 	bl	8006e18 <_sbrk_r>
 80064d6:	1c43      	adds	r3, r0, #1
 80064d8:	d123      	bne.n	8006522 <_malloc_r+0x92>
 80064da:	230c      	movs	r3, #12
 80064dc:	6033      	str	r3, [r6, #0]
 80064de:	4630      	mov	r0, r6
 80064e0:	f002 f840 	bl	8008564 <__malloc_unlock>
 80064e4:	e7e3      	b.n	80064ae <_malloc_r+0x1e>
 80064e6:	6823      	ldr	r3, [r4, #0]
 80064e8:	1b5b      	subs	r3, r3, r5
 80064ea:	d417      	bmi.n	800651c <_malloc_r+0x8c>
 80064ec:	2b0b      	cmp	r3, #11
 80064ee:	d903      	bls.n	80064f8 <_malloc_r+0x68>
 80064f0:	6023      	str	r3, [r4, #0]
 80064f2:	441c      	add	r4, r3
 80064f4:	6025      	str	r5, [r4, #0]
 80064f6:	e004      	b.n	8006502 <_malloc_r+0x72>
 80064f8:	6863      	ldr	r3, [r4, #4]
 80064fa:	42a2      	cmp	r2, r4
 80064fc:	bf0c      	ite	eq
 80064fe:	600b      	streq	r3, [r1, #0]
 8006500:	6053      	strne	r3, [r2, #4]
 8006502:	4630      	mov	r0, r6
 8006504:	f002 f82e 	bl	8008564 <__malloc_unlock>
 8006508:	f104 000b 	add.w	r0, r4, #11
 800650c:	1d23      	adds	r3, r4, #4
 800650e:	f020 0007 	bic.w	r0, r0, #7
 8006512:	1ac2      	subs	r2, r0, r3
 8006514:	d0cc      	beq.n	80064b0 <_malloc_r+0x20>
 8006516:	1a1b      	subs	r3, r3, r0
 8006518:	50a3      	str	r3, [r4, r2]
 800651a:	e7c9      	b.n	80064b0 <_malloc_r+0x20>
 800651c:	4622      	mov	r2, r4
 800651e:	6864      	ldr	r4, [r4, #4]
 8006520:	e7cc      	b.n	80064bc <_malloc_r+0x2c>
 8006522:	1cc4      	adds	r4, r0, #3
 8006524:	f024 0403 	bic.w	r4, r4, #3
 8006528:	42a0      	cmp	r0, r4
 800652a:	d0e3      	beq.n	80064f4 <_malloc_r+0x64>
 800652c:	1a21      	subs	r1, r4, r0
 800652e:	4630      	mov	r0, r6
 8006530:	f000 fc72 	bl	8006e18 <_sbrk_r>
 8006534:	3001      	adds	r0, #1
 8006536:	d1dd      	bne.n	80064f4 <_malloc_r+0x64>
 8006538:	e7cf      	b.n	80064da <_malloc_r+0x4a>
 800653a:	bf00      	nop
 800653c:	20000608 	.word	0x20000608
 8006540:	2000060c 	.word	0x2000060c

08006544 <__cvt>:
 8006544:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006548:	ec55 4b10 	vmov	r4, r5, d0
 800654c:	2d00      	cmp	r5, #0
 800654e:	460e      	mov	r6, r1
 8006550:	4619      	mov	r1, r3
 8006552:	462b      	mov	r3, r5
 8006554:	bfbb      	ittet	lt
 8006556:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800655a:	461d      	movlt	r5, r3
 800655c:	2300      	movge	r3, #0
 800655e:	232d      	movlt	r3, #45	; 0x2d
 8006560:	700b      	strb	r3, [r1, #0]
 8006562:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006564:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8006568:	4691      	mov	r9, r2
 800656a:	f023 0820 	bic.w	r8, r3, #32
 800656e:	bfbc      	itt	lt
 8006570:	4622      	movlt	r2, r4
 8006572:	4614      	movlt	r4, r2
 8006574:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006578:	d005      	beq.n	8006586 <__cvt+0x42>
 800657a:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800657e:	d100      	bne.n	8006582 <__cvt+0x3e>
 8006580:	3601      	adds	r6, #1
 8006582:	2102      	movs	r1, #2
 8006584:	e000      	b.n	8006588 <__cvt+0x44>
 8006586:	2103      	movs	r1, #3
 8006588:	ab03      	add	r3, sp, #12
 800658a:	9301      	str	r3, [sp, #4]
 800658c:	ab02      	add	r3, sp, #8
 800658e:	9300      	str	r3, [sp, #0]
 8006590:	ec45 4b10 	vmov	d0, r4, r5
 8006594:	4653      	mov	r3, sl
 8006596:	4632      	mov	r2, r6
 8006598:	f001 f8ce 	bl	8007738 <_dtoa_r>
 800659c:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80065a0:	4607      	mov	r7, r0
 80065a2:	d102      	bne.n	80065aa <__cvt+0x66>
 80065a4:	f019 0f01 	tst.w	r9, #1
 80065a8:	d022      	beq.n	80065f0 <__cvt+0xac>
 80065aa:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80065ae:	eb07 0906 	add.w	r9, r7, r6
 80065b2:	d110      	bne.n	80065d6 <__cvt+0x92>
 80065b4:	783b      	ldrb	r3, [r7, #0]
 80065b6:	2b30      	cmp	r3, #48	; 0x30
 80065b8:	d10a      	bne.n	80065d0 <__cvt+0x8c>
 80065ba:	2200      	movs	r2, #0
 80065bc:	2300      	movs	r3, #0
 80065be:	4620      	mov	r0, r4
 80065c0:	4629      	mov	r1, r5
 80065c2:	f7fa fab1 	bl	8000b28 <__aeabi_dcmpeq>
 80065c6:	b918      	cbnz	r0, 80065d0 <__cvt+0x8c>
 80065c8:	f1c6 0601 	rsb	r6, r6, #1
 80065cc:	f8ca 6000 	str.w	r6, [sl]
 80065d0:	f8da 3000 	ldr.w	r3, [sl]
 80065d4:	4499      	add	r9, r3
 80065d6:	2200      	movs	r2, #0
 80065d8:	2300      	movs	r3, #0
 80065da:	4620      	mov	r0, r4
 80065dc:	4629      	mov	r1, r5
 80065de:	f7fa faa3 	bl	8000b28 <__aeabi_dcmpeq>
 80065e2:	b108      	cbz	r0, 80065e8 <__cvt+0xa4>
 80065e4:	f8cd 900c 	str.w	r9, [sp, #12]
 80065e8:	2230      	movs	r2, #48	; 0x30
 80065ea:	9b03      	ldr	r3, [sp, #12]
 80065ec:	454b      	cmp	r3, r9
 80065ee:	d307      	bcc.n	8006600 <__cvt+0xbc>
 80065f0:	9b03      	ldr	r3, [sp, #12]
 80065f2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80065f4:	1bdb      	subs	r3, r3, r7
 80065f6:	4638      	mov	r0, r7
 80065f8:	6013      	str	r3, [r2, #0]
 80065fa:	b004      	add	sp, #16
 80065fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006600:	1c59      	adds	r1, r3, #1
 8006602:	9103      	str	r1, [sp, #12]
 8006604:	701a      	strb	r2, [r3, #0]
 8006606:	e7f0      	b.n	80065ea <__cvt+0xa6>

08006608 <__exponent>:
 8006608:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800660a:	4603      	mov	r3, r0
 800660c:	2900      	cmp	r1, #0
 800660e:	bfb8      	it	lt
 8006610:	4249      	neglt	r1, r1
 8006612:	f803 2b02 	strb.w	r2, [r3], #2
 8006616:	bfb4      	ite	lt
 8006618:	222d      	movlt	r2, #45	; 0x2d
 800661a:	222b      	movge	r2, #43	; 0x2b
 800661c:	2909      	cmp	r1, #9
 800661e:	7042      	strb	r2, [r0, #1]
 8006620:	dd2a      	ble.n	8006678 <__exponent+0x70>
 8006622:	f10d 0407 	add.w	r4, sp, #7
 8006626:	46a4      	mov	ip, r4
 8006628:	270a      	movs	r7, #10
 800662a:	46a6      	mov	lr, r4
 800662c:	460a      	mov	r2, r1
 800662e:	fb91 f6f7 	sdiv	r6, r1, r7
 8006632:	fb07 1516 	mls	r5, r7, r6, r1
 8006636:	3530      	adds	r5, #48	; 0x30
 8006638:	2a63      	cmp	r2, #99	; 0x63
 800663a:	f104 34ff 	add.w	r4, r4, #4294967295
 800663e:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8006642:	4631      	mov	r1, r6
 8006644:	dcf1      	bgt.n	800662a <__exponent+0x22>
 8006646:	3130      	adds	r1, #48	; 0x30
 8006648:	f1ae 0502 	sub.w	r5, lr, #2
 800664c:	f804 1c01 	strb.w	r1, [r4, #-1]
 8006650:	1c44      	adds	r4, r0, #1
 8006652:	4629      	mov	r1, r5
 8006654:	4561      	cmp	r1, ip
 8006656:	d30a      	bcc.n	800666e <__exponent+0x66>
 8006658:	f10d 0209 	add.w	r2, sp, #9
 800665c:	eba2 020e 	sub.w	r2, r2, lr
 8006660:	4565      	cmp	r5, ip
 8006662:	bf88      	it	hi
 8006664:	2200      	movhi	r2, #0
 8006666:	4413      	add	r3, r2
 8006668:	1a18      	subs	r0, r3, r0
 800666a:	b003      	add	sp, #12
 800666c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800666e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006672:	f804 2f01 	strb.w	r2, [r4, #1]!
 8006676:	e7ed      	b.n	8006654 <__exponent+0x4c>
 8006678:	2330      	movs	r3, #48	; 0x30
 800667a:	3130      	adds	r1, #48	; 0x30
 800667c:	7083      	strb	r3, [r0, #2]
 800667e:	70c1      	strb	r1, [r0, #3]
 8006680:	1d03      	adds	r3, r0, #4
 8006682:	e7f1      	b.n	8006668 <__exponent+0x60>

08006684 <_printf_float>:
 8006684:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006688:	ed2d 8b02 	vpush	{d8}
 800668c:	b08d      	sub	sp, #52	; 0x34
 800668e:	460c      	mov	r4, r1
 8006690:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8006694:	4616      	mov	r6, r2
 8006696:	461f      	mov	r7, r3
 8006698:	4605      	mov	r5, r0
 800669a:	f001 ff41 	bl	8008520 <_localeconv_r>
 800669e:	f8d0 a000 	ldr.w	sl, [r0]
 80066a2:	4650      	mov	r0, sl
 80066a4:	f7f9 fdbe 	bl	8000224 <strlen>
 80066a8:	2300      	movs	r3, #0
 80066aa:	930a      	str	r3, [sp, #40]	; 0x28
 80066ac:	6823      	ldr	r3, [r4, #0]
 80066ae:	9305      	str	r3, [sp, #20]
 80066b0:	f8d8 3000 	ldr.w	r3, [r8]
 80066b4:	f894 b018 	ldrb.w	fp, [r4, #24]
 80066b8:	3307      	adds	r3, #7
 80066ba:	f023 0307 	bic.w	r3, r3, #7
 80066be:	f103 0208 	add.w	r2, r3, #8
 80066c2:	f8c8 2000 	str.w	r2, [r8]
 80066c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80066ca:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80066ce:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 80066d2:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80066d6:	9307      	str	r3, [sp, #28]
 80066d8:	f8cd 8018 	str.w	r8, [sp, #24]
 80066dc:	ee08 0a10 	vmov	s16, r0
 80066e0:	4b9f      	ldr	r3, [pc, #636]	; (8006960 <_printf_float+0x2dc>)
 80066e2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80066e6:	f04f 32ff 	mov.w	r2, #4294967295
 80066ea:	f7fa fa4f 	bl	8000b8c <__aeabi_dcmpun>
 80066ee:	bb88      	cbnz	r0, 8006754 <_printf_float+0xd0>
 80066f0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80066f4:	4b9a      	ldr	r3, [pc, #616]	; (8006960 <_printf_float+0x2dc>)
 80066f6:	f04f 32ff 	mov.w	r2, #4294967295
 80066fa:	f7fa fa29 	bl	8000b50 <__aeabi_dcmple>
 80066fe:	bb48      	cbnz	r0, 8006754 <_printf_float+0xd0>
 8006700:	2200      	movs	r2, #0
 8006702:	2300      	movs	r3, #0
 8006704:	4640      	mov	r0, r8
 8006706:	4649      	mov	r1, r9
 8006708:	f7fa fa18 	bl	8000b3c <__aeabi_dcmplt>
 800670c:	b110      	cbz	r0, 8006714 <_printf_float+0x90>
 800670e:	232d      	movs	r3, #45	; 0x2d
 8006710:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006714:	4b93      	ldr	r3, [pc, #588]	; (8006964 <_printf_float+0x2e0>)
 8006716:	4894      	ldr	r0, [pc, #592]	; (8006968 <_printf_float+0x2e4>)
 8006718:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800671c:	bf94      	ite	ls
 800671e:	4698      	movls	r8, r3
 8006720:	4680      	movhi	r8, r0
 8006722:	2303      	movs	r3, #3
 8006724:	6123      	str	r3, [r4, #16]
 8006726:	9b05      	ldr	r3, [sp, #20]
 8006728:	f023 0204 	bic.w	r2, r3, #4
 800672c:	6022      	str	r2, [r4, #0]
 800672e:	f04f 0900 	mov.w	r9, #0
 8006732:	9700      	str	r7, [sp, #0]
 8006734:	4633      	mov	r3, r6
 8006736:	aa0b      	add	r2, sp, #44	; 0x2c
 8006738:	4621      	mov	r1, r4
 800673a:	4628      	mov	r0, r5
 800673c:	f000 f9d8 	bl	8006af0 <_printf_common>
 8006740:	3001      	adds	r0, #1
 8006742:	f040 8090 	bne.w	8006866 <_printf_float+0x1e2>
 8006746:	f04f 30ff 	mov.w	r0, #4294967295
 800674a:	b00d      	add	sp, #52	; 0x34
 800674c:	ecbd 8b02 	vpop	{d8}
 8006750:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006754:	4642      	mov	r2, r8
 8006756:	464b      	mov	r3, r9
 8006758:	4640      	mov	r0, r8
 800675a:	4649      	mov	r1, r9
 800675c:	f7fa fa16 	bl	8000b8c <__aeabi_dcmpun>
 8006760:	b140      	cbz	r0, 8006774 <_printf_float+0xf0>
 8006762:	464b      	mov	r3, r9
 8006764:	2b00      	cmp	r3, #0
 8006766:	bfbc      	itt	lt
 8006768:	232d      	movlt	r3, #45	; 0x2d
 800676a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800676e:	487f      	ldr	r0, [pc, #508]	; (800696c <_printf_float+0x2e8>)
 8006770:	4b7f      	ldr	r3, [pc, #508]	; (8006970 <_printf_float+0x2ec>)
 8006772:	e7d1      	b.n	8006718 <_printf_float+0x94>
 8006774:	6863      	ldr	r3, [r4, #4]
 8006776:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800677a:	9206      	str	r2, [sp, #24]
 800677c:	1c5a      	adds	r2, r3, #1
 800677e:	d13f      	bne.n	8006800 <_printf_float+0x17c>
 8006780:	2306      	movs	r3, #6
 8006782:	6063      	str	r3, [r4, #4]
 8006784:	9b05      	ldr	r3, [sp, #20]
 8006786:	6861      	ldr	r1, [r4, #4]
 8006788:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800678c:	2300      	movs	r3, #0
 800678e:	9303      	str	r3, [sp, #12]
 8006790:	ab0a      	add	r3, sp, #40	; 0x28
 8006792:	e9cd b301 	strd	fp, r3, [sp, #4]
 8006796:	ab09      	add	r3, sp, #36	; 0x24
 8006798:	ec49 8b10 	vmov	d0, r8, r9
 800679c:	9300      	str	r3, [sp, #0]
 800679e:	6022      	str	r2, [r4, #0]
 80067a0:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80067a4:	4628      	mov	r0, r5
 80067a6:	f7ff fecd 	bl	8006544 <__cvt>
 80067aa:	9b06      	ldr	r3, [sp, #24]
 80067ac:	9909      	ldr	r1, [sp, #36]	; 0x24
 80067ae:	2b47      	cmp	r3, #71	; 0x47
 80067b0:	4680      	mov	r8, r0
 80067b2:	d108      	bne.n	80067c6 <_printf_float+0x142>
 80067b4:	1cc8      	adds	r0, r1, #3
 80067b6:	db02      	blt.n	80067be <_printf_float+0x13a>
 80067b8:	6863      	ldr	r3, [r4, #4]
 80067ba:	4299      	cmp	r1, r3
 80067bc:	dd41      	ble.n	8006842 <_printf_float+0x1be>
 80067be:	f1ab 0b02 	sub.w	fp, fp, #2
 80067c2:	fa5f fb8b 	uxtb.w	fp, fp
 80067c6:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80067ca:	d820      	bhi.n	800680e <_printf_float+0x18a>
 80067cc:	3901      	subs	r1, #1
 80067ce:	465a      	mov	r2, fp
 80067d0:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80067d4:	9109      	str	r1, [sp, #36]	; 0x24
 80067d6:	f7ff ff17 	bl	8006608 <__exponent>
 80067da:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80067dc:	1813      	adds	r3, r2, r0
 80067de:	2a01      	cmp	r2, #1
 80067e0:	4681      	mov	r9, r0
 80067e2:	6123      	str	r3, [r4, #16]
 80067e4:	dc02      	bgt.n	80067ec <_printf_float+0x168>
 80067e6:	6822      	ldr	r2, [r4, #0]
 80067e8:	07d2      	lsls	r2, r2, #31
 80067ea:	d501      	bpl.n	80067f0 <_printf_float+0x16c>
 80067ec:	3301      	adds	r3, #1
 80067ee:	6123      	str	r3, [r4, #16]
 80067f0:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80067f4:	2b00      	cmp	r3, #0
 80067f6:	d09c      	beq.n	8006732 <_printf_float+0xae>
 80067f8:	232d      	movs	r3, #45	; 0x2d
 80067fa:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80067fe:	e798      	b.n	8006732 <_printf_float+0xae>
 8006800:	9a06      	ldr	r2, [sp, #24]
 8006802:	2a47      	cmp	r2, #71	; 0x47
 8006804:	d1be      	bne.n	8006784 <_printf_float+0x100>
 8006806:	2b00      	cmp	r3, #0
 8006808:	d1bc      	bne.n	8006784 <_printf_float+0x100>
 800680a:	2301      	movs	r3, #1
 800680c:	e7b9      	b.n	8006782 <_printf_float+0xfe>
 800680e:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8006812:	d118      	bne.n	8006846 <_printf_float+0x1c2>
 8006814:	2900      	cmp	r1, #0
 8006816:	6863      	ldr	r3, [r4, #4]
 8006818:	dd0b      	ble.n	8006832 <_printf_float+0x1ae>
 800681a:	6121      	str	r1, [r4, #16]
 800681c:	b913      	cbnz	r3, 8006824 <_printf_float+0x1a0>
 800681e:	6822      	ldr	r2, [r4, #0]
 8006820:	07d0      	lsls	r0, r2, #31
 8006822:	d502      	bpl.n	800682a <_printf_float+0x1a6>
 8006824:	3301      	adds	r3, #1
 8006826:	440b      	add	r3, r1
 8006828:	6123      	str	r3, [r4, #16]
 800682a:	65a1      	str	r1, [r4, #88]	; 0x58
 800682c:	f04f 0900 	mov.w	r9, #0
 8006830:	e7de      	b.n	80067f0 <_printf_float+0x16c>
 8006832:	b913      	cbnz	r3, 800683a <_printf_float+0x1b6>
 8006834:	6822      	ldr	r2, [r4, #0]
 8006836:	07d2      	lsls	r2, r2, #31
 8006838:	d501      	bpl.n	800683e <_printf_float+0x1ba>
 800683a:	3302      	adds	r3, #2
 800683c:	e7f4      	b.n	8006828 <_printf_float+0x1a4>
 800683e:	2301      	movs	r3, #1
 8006840:	e7f2      	b.n	8006828 <_printf_float+0x1a4>
 8006842:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8006846:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006848:	4299      	cmp	r1, r3
 800684a:	db05      	blt.n	8006858 <_printf_float+0x1d4>
 800684c:	6823      	ldr	r3, [r4, #0]
 800684e:	6121      	str	r1, [r4, #16]
 8006850:	07d8      	lsls	r0, r3, #31
 8006852:	d5ea      	bpl.n	800682a <_printf_float+0x1a6>
 8006854:	1c4b      	adds	r3, r1, #1
 8006856:	e7e7      	b.n	8006828 <_printf_float+0x1a4>
 8006858:	2900      	cmp	r1, #0
 800685a:	bfd4      	ite	le
 800685c:	f1c1 0202 	rsble	r2, r1, #2
 8006860:	2201      	movgt	r2, #1
 8006862:	4413      	add	r3, r2
 8006864:	e7e0      	b.n	8006828 <_printf_float+0x1a4>
 8006866:	6823      	ldr	r3, [r4, #0]
 8006868:	055a      	lsls	r2, r3, #21
 800686a:	d407      	bmi.n	800687c <_printf_float+0x1f8>
 800686c:	6923      	ldr	r3, [r4, #16]
 800686e:	4642      	mov	r2, r8
 8006870:	4631      	mov	r1, r6
 8006872:	4628      	mov	r0, r5
 8006874:	47b8      	blx	r7
 8006876:	3001      	adds	r0, #1
 8006878:	d12c      	bne.n	80068d4 <_printf_float+0x250>
 800687a:	e764      	b.n	8006746 <_printf_float+0xc2>
 800687c:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8006880:	f240 80e0 	bls.w	8006a44 <_printf_float+0x3c0>
 8006884:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006888:	2200      	movs	r2, #0
 800688a:	2300      	movs	r3, #0
 800688c:	f7fa f94c 	bl	8000b28 <__aeabi_dcmpeq>
 8006890:	2800      	cmp	r0, #0
 8006892:	d034      	beq.n	80068fe <_printf_float+0x27a>
 8006894:	4a37      	ldr	r2, [pc, #220]	; (8006974 <_printf_float+0x2f0>)
 8006896:	2301      	movs	r3, #1
 8006898:	4631      	mov	r1, r6
 800689a:	4628      	mov	r0, r5
 800689c:	47b8      	blx	r7
 800689e:	3001      	adds	r0, #1
 80068a0:	f43f af51 	beq.w	8006746 <_printf_float+0xc2>
 80068a4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80068a8:	429a      	cmp	r2, r3
 80068aa:	db02      	blt.n	80068b2 <_printf_float+0x22e>
 80068ac:	6823      	ldr	r3, [r4, #0]
 80068ae:	07d8      	lsls	r0, r3, #31
 80068b0:	d510      	bpl.n	80068d4 <_printf_float+0x250>
 80068b2:	ee18 3a10 	vmov	r3, s16
 80068b6:	4652      	mov	r2, sl
 80068b8:	4631      	mov	r1, r6
 80068ba:	4628      	mov	r0, r5
 80068bc:	47b8      	blx	r7
 80068be:	3001      	adds	r0, #1
 80068c0:	f43f af41 	beq.w	8006746 <_printf_float+0xc2>
 80068c4:	f04f 0800 	mov.w	r8, #0
 80068c8:	f104 091a 	add.w	r9, r4, #26
 80068cc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80068ce:	3b01      	subs	r3, #1
 80068d0:	4543      	cmp	r3, r8
 80068d2:	dc09      	bgt.n	80068e8 <_printf_float+0x264>
 80068d4:	6823      	ldr	r3, [r4, #0]
 80068d6:	079b      	lsls	r3, r3, #30
 80068d8:	f100 8105 	bmi.w	8006ae6 <_printf_float+0x462>
 80068dc:	68e0      	ldr	r0, [r4, #12]
 80068de:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80068e0:	4298      	cmp	r0, r3
 80068e2:	bfb8      	it	lt
 80068e4:	4618      	movlt	r0, r3
 80068e6:	e730      	b.n	800674a <_printf_float+0xc6>
 80068e8:	2301      	movs	r3, #1
 80068ea:	464a      	mov	r2, r9
 80068ec:	4631      	mov	r1, r6
 80068ee:	4628      	mov	r0, r5
 80068f0:	47b8      	blx	r7
 80068f2:	3001      	adds	r0, #1
 80068f4:	f43f af27 	beq.w	8006746 <_printf_float+0xc2>
 80068f8:	f108 0801 	add.w	r8, r8, #1
 80068fc:	e7e6      	b.n	80068cc <_printf_float+0x248>
 80068fe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006900:	2b00      	cmp	r3, #0
 8006902:	dc39      	bgt.n	8006978 <_printf_float+0x2f4>
 8006904:	4a1b      	ldr	r2, [pc, #108]	; (8006974 <_printf_float+0x2f0>)
 8006906:	2301      	movs	r3, #1
 8006908:	4631      	mov	r1, r6
 800690a:	4628      	mov	r0, r5
 800690c:	47b8      	blx	r7
 800690e:	3001      	adds	r0, #1
 8006910:	f43f af19 	beq.w	8006746 <_printf_float+0xc2>
 8006914:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006918:	4313      	orrs	r3, r2
 800691a:	d102      	bne.n	8006922 <_printf_float+0x29e>
 800691c:	6823      	ldr	r3, [r4, #0]
 800691e:	07d9      	lsls	r1, r3, #31
 8006920:	d5d8      	bpl.n	80068d4 <_printf_float+0x250>
 8006922:	ee18 3a10 	vmov	r3, s16
 8006926:	4652      	mov	r2, sl
 8006928:	4631      	mov	r1, r6
 800692a:	4628      	mov	r0, r5
 800692c:	47b8      	blx	r7
 800692e:	3001      	adds	r0, #1
 8006930:	f43f af09 	beq.w	8006746 <_printf_float+0xc2>
 8006934:	f04f 0900 	mov.w	r9, #0
 8006938:	f104 0a1a 	add.w	sl, r4, #26
 800693c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800693e:	425b      	negs	r3, r3
 8006940:	454b      	cmp	r3, r9
 8006942:	dc01      	bgt.n	8006948 <_printf_float+0x2c4>
 8006944:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006946:	e792      	b.n	800686e <_printf_float+0x1ea>
 8006948:	2301      	movs	r3, #1
 800694a:	4652      	mov	r2, sl
 800694c:	4631      	mov	r1, r6
 800694e:	4628      	mov	r0, r5
 8006950:	47b8      	blx	r7
 8006952:	3001      	adds	r0, #1
 8006954:	f43f aef7 	beq.w	8006746 <_printf_float+0xc2>
 8006958:	f109 0901 	add.w	r9, r9, #1
 800695c:	e7ee      	b.n	800693c <_printf_float+0x2b8>
 800695e:	bf00      	nop
 8006960:	7fefffff 	.word	0x7fefffff
 8006964:	0800ace8 	.word	0x0800ace8
 8006968:	0800acec 	.word	0x0800acec
 800696c:	0800acf4 	.word	0x0800acf4
 8006970:	0800acf0 	.word	0x0800acf0
 8006974:	0800b0f4 	.word	0x0800b0f4
 8006978:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800697a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800697c:	429a      	cmp	r2, r3
 800697e:	bfa8      	it	ge
 8006980:	461a      	movge	r2, r3
 8006982:	2a00      	cmp	r2, #0
 8006984:	4691      	mov	r9, r2
 8006986:	dc37      	bgt.n	80069f8 <_printf_float+0x374>
 8006988:	f04f 0b00 	mov.w	fp, #0
 800698c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006990:	f104 021a 	add.w	r2, r4, #26
 8006994:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006996:	9305      	str	r3, [sp, #20]
 8006998:	eba3 0309 	sub.w	r3, r3, r9
 800699c:	455b      	cmp	r3, fp
 800699e:	dc33      	bgt.n	8006a08 <_printf_float+0x384>
 80069a0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80069a4:	429a      	cmp	r2, r3
 80069a6:	db3b      	blt.n	8006a20 <_printf_float+0x39c>
 80069a8:	6823      	ldr	r3, [r4, #0]
 80069aa:	07da      	lsls	r2, r3, #31
 80069ac:	d438      	bmi.n	8006a20 <_printf_float+0x39c>
 80069ae:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80069b0:	9b05      	ldr	r3, [sp, #20]
 80069b2:	9909      	ldr	r1, [sp, #36]	; 0x24
 80069b4:	1ad3      	subs	r3, r2, r3
 80069b6:	eba2 0901 	sub.w	r9, r2, r1
 80069ba:	4599      	cmp	r9, r3
 80069bc:	bfa8      	it	ge
 80069be:	4699      	movge	r9, r3
 80069c0:	f1b9 0f00 	cmp.w	r9, #0
 80069c4:	dc35      	bgt.n	8006a32 <_printf_float+0x3ae>
 80069c6:	f04f 0800 	mov.w	r8, #0
 80069ca:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80069ce:	f104 0a1a 	add.w	sl, r4, #26
 80069d2:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80069d6:	1a9b      	subs	r3, r3, r2
 80069d8:	eba3 0309 	sub.w	r3, r3, r9
 80069dc:	4543      	cmp	r3, r8
 80069de:	f77f af79 	ble.w	80068d4 <_printf_float+0x250>
 80069e2:	2301      	movs	r3, #1
 80069e4:	4652      	mov	r2, sl
 80069e6:	4631      	mov	r1, r6
 80069e8:	4628      	mov	r0, r5
 80069ea:	47b8      	blx	r7
 80069ec:	3001      	adds	r0, #1
 80069ee:	f43f aeaa 	beq.w	8006746 <_printf_float+0xc2>
 80069f2:	f108 0801 	add.w	r8, r8, #1
 80069f6:	e7ec      	b.n	80069d2 <_printf_float+0x34e>
 80069f8:	4613      	mov	r3, r2
 80069fa:	4631      	mov	r1, r6
 80069fc:	4642      	mov	r2, r8
 80069fe:	4628      	mov	r0, r5
 8006a00:	47b8      	blx	r7
 8006a02:	3001      	adds	r0, #1
 8006a04:	d1c0      	bne.n	8006988 <_printf_float+0x304>
 8006a06:	e69e      	b.n	8006746 <_printf_float+0xc2>
 8006a08:	2301      	movs	r3, #1
 8006a0a:	4631      	mov	r1, r6
 8006a0c:	4628      	mov	r0, r5
 8006a0e:	9205      	str	r2, [sp, #20]
 8006a10:	47b8      	blx	r7
 8006a12:	3001      	adds	r0, #1
 8006a14:	f43f ae97 	beq.w	8006746 <_printf_float+0xc2>
 8006a18:	9a05      	ldr	r2, [sp, #20]
 8006a1a:	f10b 0b01 	add.w	fp, fp, #1
 8006a1e:	e7b9      	b.n	8006994 <_printf_float+0x310>
 8006a20:	ee18 3a10 	vmov	r3, s16
 8006a24:	4652      	mov	r2, sl
 8006a26:	4631      	mov	r1, r6
 8006a28:	4628      	mov	r0, r5
 8006a2a:	47b8      	blx	r7
 8006a2c:	3001      	adds	r0, #1
 8006a2e:	d1be      	bne.n	80069ae <_printf_float+0x32a>
 8006a30:	e689      	b.n	8006746 <_printf_float+0xc2>
 8006a32:	9a05      	ldr	r2, [sp, #20]
 8006a34:	464b      	mov	r3, r9
 8006a36:	4442      	add	r2, r8
 8006a38:	4631      	mov	r1, r6
 8006a3a:	4628      	mov	r0, r5
 8006a3c:	47b8      	blx	r7
 8006a3e:	3001      	adds	r0, #1
 8006a40:	d1c1      	bne.n	80069c6 <_printf_float+0x342>
 8006a42:	e680      	b.n	8006746 <_printf_float+0xc2>
 8006a44:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006a46:	2a01      	cmp	r2, #1
 8006a48:	dc01      	bgt.n	8006a4e <_printf_float+0x3ca>
 8006a4a:	07db      	lsls	r3, r3, #31
 8006a4c:	d538      	bpl.n	8006ac0 <_printf_float+0x43c>
 8006a4e:	2301      	movs	r3, #1
 8006a50:	4642      	mov	r2, r8
 8006a52:	4631      	mov	r1, r6
 8006a54:	4628      	mov	r0, r5
 8006a56:	47b8      	blx	r7
 8006a58:	3001      	adds	r0, #1
 8006a5a:	f43f ae74 	beq.w	8006746 <_printf_float+0xc2>
 8006a5e:	ee18 3a10 	vmov	r3, s16
 8006a62:	4652      	mov	r2, sl
 8006a64:	4631      	mov	r1, r6
 8006a66:	4628      	mov	r0, r5
 8006a68:	47b8      	blx	r7
 8006a6a:	3001      	adds	r0, #1
 8006a6c:	f43f ae6b 	beq.w	8006746 <_printf_float+0xc2>
 8006a70:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006a74:	2200      	movs	r2, #0
 8006a76:	2300      	movs	r3, #0
 8006a78:	f7fa f856 	bl	8000b28 <__aeabi_dcmpeq>
 8006a7c:	b9d8      	cbnz	r0, 8006ab6 <_printf_float+0x432>
 8006a7e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006a80:	f108 0201 	add.w	r2, r8, #1
 8006a84:	3b01      	subs	r3, #1
 8006a86:	4631      	mov	r1, r6
 8006a88:	4628      	mov	r0, r5
 8006a8a:	47b8      	blx	r7
 8006a8c:	3001      	adds	r0, #1
 8006a8e:	d10e      	bne.n	8006aae <_printf_float+0x42a>
 8006a90:	e659      	b.n	8006746 <_printf_float+0xc2>
 8006a92:	2301      	movs	r3, #1
 8006a94:	4652      	mov	r2, sl
 8006a96:	4631      	mov	r1, r6
 8006a98:	4628      	mov	r0, r5
 8006a9a:	47b8      	blx	r7
 8006a9c:	3001      	adds	r0, #1
 8006a9e:	f43f ae52 	beq.w	8006746 <_printf_float+0xc2>
 8006aa2:	f108 0801 	add.w	r8, r8, #1
 8006aa6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006aa8:	3b01      	subs	r3, #1
 8006aaa:	4543      	cmp	r3, r8
 8006aac:	dcf1      	bgt.n	8006a92 <_printf_float+0x40e>
 8006aae:	464b      	mov	r3, r9
 8006ab0:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8006ab4:	e6dc      	b.n	8006870 <_printf_float+0x1ec>
 8006ab6:	f04f 0800 	mov.w	r8, #0
 8006aba:	f104 0a1a 	add.w	sl, r4, #26
 8006abe:	e7f2      	b.n	8006aa6 <_printf_float+0x422>
 8006ac0:	2301      	movs	r3, #1
 8006ac2:	4642      	mov	r2, r8
 8006ac4:	e7df      	b.n	8006a86 <_printf_float+0x402>
 8006ac6:	2301      	movs	r3, #1
 8006ac8:	464a      	mov	r2, r9
 8006aca:	4631      	mov	r1, r6
 8006acc:	4628      	mov	r0, r5
 8006ace:	47b8      	blx	r7
 8006ad0:	3001      	adds	r0, #1
 8006ad2:	f43f ae38 	beq.w	8006746 <_printf_float+0xc2>
 8006ad6:	f108 0801 	add.w	r8, r8, #1
 8006ada:	68e3      	ldr	r3, [r4, #12]
 8006adc:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006ade:	1a5b      	subs	r3, r3, r1
 8006ae0:	4543      	cmp	r3, r8
 8006ae2:	dcf0      	bgt.n	8006ac6 <_printf_float+0x442>
 8006ae4:	e6fa      	b.n	80068dc <_printf_float+0x258>
 8006ae6:	f04f 0800 	mov.w	r8, #0
 8006aea:	f104 0919 	add.w	r9, r4, #25
 8006aee:	e7f4      	b.n	8006ada <_printf_float+0x456>

08006af0 <_printf_common>:
 8006af0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006af4:	4616      	mov	r6, r2
 8006af6:	4699      	mov	r9, r3
 8006af8:	688a      	ldr	r2, [r1, #8]
 8006afa:	690b      	ldr	r3, [r1, #16]
 8006afc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006b00:	4293      	cmp	r3, r2
 8006b02:	bfb8      	it	lt
 8006b04:	4613      	movlt	r3, r2
 8006b06:	6033      	str	r3, [r6, #0]
 8006b08:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006b0c:	4607      	mov	r7, r0
 8006b0e:	460c      	mov	r4, r1
 8006b10:	b10a      	cbz	r2, 8006b16 <_printf_common+0x26>
 8006b12:	3301      	adds	r3, #1
 8006b14:	6033      	str	r3, [r6, #0]
 8006b16:	6823      	ldr	r3, [r4, #0]
 8006b18:	0699      	lsls	r1, r3, #26
 8006b1a:	bf42      	ittt	mi
 8006b1c:	6833      	ldrmi	r3, [r6, #0]
 8006b1e:	3302      	addmi	r3, #2
 8006b20:	6033      	strmi	r3, [r6, #0]
 8006b22:	6825      	ldr	r5, [r4, #0]
 8006b24:	f015 0506 	ands.w	r5, r5, #6
 8006b28:	d106      	bne.n	8006b38 <_printf_common+0x48>
 8006b2a:	f104 0a19 	add.w	sl, r4, #25
 8006b2e:	68e3      	ldr	r3, [r4, #12]
 8006b30:	6832      	ldr	r2, [r6, #0]
 8006b32:	1a9b      	subs	r3, r3, r2
 8006b34:	42ab      	cmp	r3, r5
 8006b36:	dc26      	bgt.n	8006b86 <_printf_common+0x96>
 8006b38:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006b3c:	1e13      	subs	r3, r2, #0
 8006b3e:	6822      	ldr	r2, [r4, #0]
 8006b40:	bf18      	it	ne
 8006b42:	2301      	movne	r3, #1
 8006b44:	0692      	lsls	r2, r2, #26
 8006b46:	d42b      	bmi.n	8006ba0 <_printf_common+0xb0>
 8006b48:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006b4c:	4649      	mov	r1, r9
 8006b4e:	4638      	mov	r0, r7
 8006b50:	47c0      	blx	r8
 8006b52:	3001      	adds	r0, #1
 8006b54:	d01e      	beq.n	8006b94 <_printf_common+0xa4>
 8006b56:	6823      	ldr	r3, [r4, #0]
 8006b58:	68e5      	ldr	r5, [r4, #12]
 8006b5a:	6832      	ldr	r2, [r6, #0]
 8006b5c:	f003 0306 	and.w	r3, r3, #6
 8006b60:	2b04      	cmp	r3, #4
 8006b62:	bf08      	it	eq
 8006b64:	1aad      	subeq	r5, r5, r2
 8006b66:	68a3      	ldr	r3, [r4, #8]
 8006b68:	6922      	ldr	r2, [r4, #16]
 8006b6a:	bf0c      	ite	eq
 8006b6c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006b70:	2500      	movne	r5, #0
 8006b72:	4293      	cmp	r3, r2
 8006b74:	bfc4      	itt	gt
 8006b76:	1a9b      	subgt	r3, r3, r2
 8006b78:	18ed      	addgt	r5, r5, r3
 8006b7a:	2600      	movs	r6, #0
 8006b7c:	341a      	adds	r4, #26
 8006b7e:	42b5      	cmp	r5, r6
 8006b80:	d11a      	bne.n	8006bb8 <_printf_common+0xc8>
 8006b82:	2000      	movs	r0, #0
 8006b84:	e008      	b.n	8006b98 <_printf_common+0xa8>
 8006b86:	2301      	movs	r3, #1
 8006b88:	4652      	mov	r2, sl
 8006b8a:	4649      	mov	r1, r9
 8006b8c:	4638      	mov	r0, r7
 8006b8e:	47c0      	blx	r8
 8006b90:	3001      	adds	r0, #1
 8006b92:	d103      	bne.n	8006b9c <_printf_common+0xac>
 8006b94:	f04f 30ff 	mov.w	r0, #4294967295
 8006b98:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006b9c:	3501      	adds	r5, #1
 8006b9e:	e7c6      	b.n	8006b2e <_printf_common+0x3e>
 8006ba0:	18e1      	adds	r1, r4, r3
 8006ba2:	1c5a      	adds	r2, r3, #1
 8006ba4:	2030      	movs	r0, #48	; 0x30
 8006ba6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006baa:	4422      	add	r2, r4
 8006bac:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006bb0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006bb4:	3302      	adds	r3, #2
 8006bb6:	e7c7      	b.n	8006b48 <_printf_common+0x58>
 8006bb8:	2301      	movs	r3, #1
 8006bba:	4622      	mov	r2, r4
 8006bbc:	4649      	mov	r1, r9
 8006bbe:	4638      	mov	r0, r7
 8006bc0:	47c0      	blx	r8
 8006bc2:	3001      	adds	r0, #1
 8006bc4:	d0e6      	beq.n	8006b94 <_printf_common+0xa4>
 8006bc6:	3601      	adds	r6, #1
 8006bc8:	e7d9      	b.n	8006b7e <_printf_common+0x8e>
	...

08006bcc <_printf_i>:
 8006bcc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006bd0:	460c      	mov	r4, r1
 8006bd2:	4691      	mov	r9, r2
 8006bd4:	7e27      	ldrb	r7, [r4, #24]
 8006bd6:	990c      	ldr	r1, [sp, #48]	; 0x30
 8006bd8:	2f78      	cmp	r7, #120	; 0x78
 8006bda:	4680      	mov	r8, r0
 8006bdc:	469a      	mov	sl, r3
 8006bde:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006be2:	d807      	bhi.n	8006bf4 <_printf_i+0x28>
 8006be4:	2f62      	cmp	r7, #98	; 0x62
 8006be6:	d80a      	bhi.n	8006bfe <_printf_i+0x32>
 8006be8:	2f00      	cmp	r7, #0
 8006bea:	f000 80d8 	beq.w	8006d9e <_printf_i+0x1d2>
 8006bee:	2f58      	cmp	r7, #88	; 0x58
 8006bf0:	f000 80a3 	beq.w	8006d3a <_printf_i+0x16e>
 8006bf4:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8006bf8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006bfc:	e03a      	b.n	8006c74 <_printf_i+0xa8>
 8006bfe:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006c02:	2b15      	cmp	r3, #21
 8006c04:	d8f6      	bhi.n	8006bf4 <_printf_i+0x28>
 8006c06:	a001      	add	r0, pc, #4	; (adr r0, 8006c0c <_printf_i+0x40>)
 8006c08:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8006c0c:	08006c65 	.word	0x08006c65
 8006c10:	08006c79 	.word	0x08006c79
 8006c14:	08006bf5 	.word	0x08006bf5
 8006c18:	08006bf5 	.word	0x08006bf5
 8006c1c:	08006bf5 	.word	0x08006bf5
 8006c20:	08006bf5 	.word	0x08006bf5
 8006c24:	08006c79 	.word	0x08006c79
 8006c28:	08006bf5 	.word	0x08006bf5
 8006c2c:	08006bf5 	.word	0x08006bf5
 8006c30:	08006bf5 	.word	0x08006bf5
 8006c34:	08006bf5 	.word	0x08006bf5
 8006c38:	08006d85 	.word	0x08006d85
 8006c3c:	08006ca9 	.word	0x08006ca9
 8006c40:	08006d67 	.word	0x08006d67
 8006c44:	08006bf5 	.word	0x08006bf5
 8006c48:	08006bf5 	.word	0x08006bf5
 8006c4c:	08006da7 	.word	0x08006da7
 8006c50:	08006bf5 	.word	0x08006bf5
 8006c54:	08006ca9 	.word	0x08006ca9
 8006c58:	08006bf5 	.word	0x08006bf5
 8006c5c:	08006bf5 	.word	0x08006bf5
 8006c60:	08006d6f 	.word	0x08006d6f
 8006c64:	680b      	ldr	r3, [r1, #0]
 8006c66:	1d1a      	adds	r2, r3, #4
 8006c68:	681b      	ldr	r3, [r3, #0]
 8006c6a:	600a      	str	r2, [r1, #0]
 8006c6c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8006c70:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006c74:	2301      	movs	r3, #1
 8006c76:	e0a3      	b.n	8006dc0 <_printf_i+0x1f4>
 8006c78:	6825      	ldr	r5, [r4, #0]
 8006c7a:	6808      	ldr	r0, [r1, #0]
 8006c7c:	062e      	lsls	r6, r5, #24
 8006c7e:	f100 0304 	add.w	r3, r0, #4
 8006c82:	d50a      	bpl.n	8006c9a <_printf_i+0xce>
 8006c84:	6805      	ldr	r5, [r0, #0]
 8006c86:	600b      	str	r3, [r1, #0]
 8006c88:	2d00      	cmp	r5, #0
 8006c8a:	da03      	bge.n	8006c94 <_printf_i+0xc8>
 8006c8c:	232d      	movs	r3, #45	; 0x2d
 8006c8e:	426d      	negs	r5, r5
 8006c90:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006c94:	485e      	ldr	r0, [pc, #376]	; (8006e10 <_printf_i+0x244>)
 8006c96:	230a      	movs	r3, #10
 8006c98:	e019      	b.n	8006cce <_printf_i+0x102>
 8006c9a:	f015 0f40 	tst.w	r5, #64	; 0x40
 8006c9e:	6805      	ldr	r5, [r0, #0]
 8006ca0:	600b      	str	r3, [r1, #0]
 8006ca2:	bf18      	it	ne
 8006ca4:	b22d      	sxthne	r5, r5
 8006ca6:	e7ef      	b.n	8006c88 <_printf_i+0xbc>
 8006ca8:	680b      	ldr	r3, [r1, #0]
 8006caa:	6825      	ldr	r5, [r4, #0]
 8006cac:	1d18      	adds	r0, r3, #4
 8006cae:	6008      	str	r0, [r1, #0]
 8006cb0:	0628      	lsls	r0, r5, #24
 8006cb2:	d501      	bpl.n	8006cb8 <_printf_i+0xec>
 8006cb4:	681d      	ldr	r5, [r3, #0]
 8006cb6:	e002      	b.n	8006cbe <_printf_i+0xf2>
 8006cb8:	0669      	lsls	r1, r5, #25
 8006cba:	d5fb      	bpl.n	8006cb4 <_printf_i+0xe8>
 8006cbc:	881d      	ldrh	r5, [r3, #0]
 8006cbe:	4854      	ldr	r0, [pc, #336]	; (8006e10 <_printf_i+0x244>)
 8006cc0:	2f6f      	cmp	r7, #111	; 0x6f
 8006cc2:	bf0c      	ite	eq
 8006cc4:	2308      	moveq	r3, #8
 8006cc6:	230a      	movne	r3, #10
 8006cc8:	2100      	movs	r1, #0
 8006cca:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006cce:	6866      	ldr	r6, [r4, #4]
 8006cd0:	60a6      	str	r6, [r4, #8]
 8006cd2:	2e00      	cmp	r6, #0
 8006cd4:	bfa2      	ittt	ge
 8006cd6:	6821      	ldrge	r1, [r4, #0]
 8006cd8:	f021 0104 	bicge.w	r1, r1, #4
 8006cdc:	6021      	strge	r1, [r4, #0]
 8006cde:	b90d      	cbnz	r5, 8006ce4 <_printf_i+0x118>
 8006ce0:	2e00      	cmp	r6, #0
 8006ce2:	d04d      	beq.n	8006d80 <_printf_i+0x1b4>
 8006ce4:	4616      	mov	r6, r2
 8006ce6:	fbb5 f1f3 	udiv	r1, r5, r3
 8006cea:	fb03 5711 	mls	r7, r3, r1, r5
 8006cee:	5dc7      	ldrb	r7, [r0, r7]
 8006cf0:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006cf4:	462f      	mov	r7, r5
 8006cf6:	42bb      	cmp	r3, r7
 8006cf8:	460d      	mov	r5, r1
 8006cfa:	d9f4      	bls.n	8006ce6 <_printf_i+0x11a>
 8006cfc:	2b08      	cmp	r3, #8
 8006cfe:	d10b      	bne.n	8006d18 <_printf_i+0x14c>
 8006d00:	6823      	ldr	r3, [r4, #0]
 8006d02:	07df      	lsls	r7, r3, #31
 8006d04:	d508      	bpl.n	8006d18 <_printf_i+0x14c>
 8006d06:	6923      	ldr	r3, [r4, #16]
 8006d08:	6861      	ldr	r1, [r4, #4]
 8006d0a:	4299      	cmp	r1, r3
 8006d0c:	bfde      	ittt	le
 8006d0e:	2330      	movle	r3, #48	; 0x30
 8006d10:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006d14:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006d18:	1b92      	subs	r2, r2, r6
 8006d1a:	6122      	str	r2, [r4, #16]
 8006d1c:	f8cd a000 	str.w	sl, [sp]
 8006d20:	464b      	mov	r3, r9
 8006d22:	aa03      	add	r2, sp, #12
 8006d24:	4621      	mov	r1, r4
 8006d26:	4640      	mov	r0, r8
 8006d28:	f7ff fee2 	bl	8006af0 <_printf_common>
 8006d2c:	3001      	adds	r0, #1
 8006d2e:	d14c      	bne.n	8006dca <_printf_i+0x1fe>
 8006d30:	f04f 30ff 	mov.w	r0, #4294967295
 8006d34:	b004      	add	sp, #16
 8006d36:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006d3a:	4835      	ldr	r0, [pc, #212]	; (8006e10 <_printf_i+0x244>)
 8006d3c:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8006d40:	6823      	ldr	r3, [r4, #0]
 8006d42:	680e      	ldr	r6, [r1, #0]
 8006d44:	061f      	lsls	r7, r3, #24
 8006d46:	f856 5b04 	ldr.w	r5, [r6], #4
 8006d4a:	600e      	str	r6, [r1, #0]
 8006d4c:	d514      	bpl.n	8006d78 <_printf_i+0x1ac>
 8006d4e:	07d9      	lsls	r1, r3, #31
 8006d50:	bf44      	itt	mi
 8006d52:	f043 0320 	orrmi.w	r3, r3, #32
 8006d56:	6023      	strmi	r3, [r4, #0]
 8006d58:	b91d      	cbnz	r5, 8006d62 <_printf_i+0x196>
 8006d5a:	6823      	ldr	r3, [r4, #0]
 8006d5c:	f023 0320 	bic.w	r3, r3, #32
 8006d60:	6023      	str	r3, [r4, #0]
 8006d62:	2310      	movs	r3, #16
 8006d64:	e7b0      	b.n	8006cc8 <_printf_i+0xfc>
 8006d66:	6823      	ldr	r3, [r4, #0]
 8006d68:	f043 0320 	orr.w	r3, r3, #32
 8006d6c:	6023      	str	r3, [r4, #0]
 8006d6e:	2378      	movs	r3, #120	; 0x78
 8006d70:	4828      	ldr	r0, [pc, #160]	; (8006e14 <_printf_i+0x248>)
 8006d72:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006d76:	e7e3      	b.n	8006d40 <_printf_i+0x174>
 8006d78:	065e      	lsls	r6, r3, #25
 8006d7a:	bf48      	it	mi
 8006d7c:	b2ad      	uxthmi	r5, r5
 8006d7e:	e7e6      	b.n	8006d4e <_printf_i+0x182>
 8006d80:	4616      	mov	r6, r2
 8006d82:	e7bb      	b.n	8006cfc <_printf_i+0x130>
 8006d84:	680b      	ldr	r3, [r1, #0]
 8006d86:	6826      	ldr	r6, [r4, #0]
 8006d88:	6960      	ldr	r0, [r4, #20]
 8006d8a:	1d1d      	adds	r5, r3, #4
 8006d8c:	600d      	str	r5, [r1, #0]
 8006d8e:	0635      	lsls	r5, r6, #24
 8006d90:	681b      	ldr	r3, [r3, #0]
 8006d92:	d501      	bpl.n	8006d98 <_printf_i+0x1cc>
 8006d94:	6018      	str	r0, [r3, #0]
 8006d96:	e002      	b.n	8006d9e <_printf_i+0x1d2>
 8006d98:	0671      	lsls	r1, r6, #25
 8006d9a:	d5fb      	bpl.n	8006d94 <_printf_i+0x1c8>
 8006d9c:	8018      	strh	r0, [r3, #0]
 8006d9e:	2300      	movs	r3, #0
 8006da0:	6123      	str	r3, [r4, #16]
 8006da2:	4616      	mov	r6, r2
 8006da4:	e7ba      	b.n	8006d1c <_printf_i+0x150>
 8006da6:	680b      	ldr	r3, [r1, #0]
 8006da8:	1d1a      	adds	r2, r3, #4
 8006daa:	600a      	str	r2, [r1, #0]
 8006dac:	681e      	ldr	r6, [r3, #0]
 8006dae:	6862      	ldr	r2, [r4, #4]
 8006db0:	2100      	movs	r1, #0
 8006db2:	4630      	mov	r0, r6
 8006db4:	f7f9 fa44 	bl	8000240 <memchr>
 8006db8:	b108      	cbz	r0, 8006dbe <_printf_i+0x1f2>
 8006dba:	1b80      	subs	r0, r0, r6
 8006dbc:	6060      	str	r0, [r4, #4]
 8006dbe:	6863      	ldr	r3, [r4, #4]
 8006dc0:	6123      	str	r3, [r4, #16]
 8006dc2:	2300      	movs	r3, #0
 8006dc4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006dc8:	e7a8      	b.n	8006d1c <_printf_i+0x150>
 8006dca:	6923      	ldr	r3, [r4, #16]
 8006dcc:	4632      	mov	r2, r6
 8006dce:	4649      	mov	r1, r9
 8006dd0:	4640      	mov	r0, r8
 8006dd2:	47d0      	blx	sl
 8006dd4:	3001      	adds	r0, #1
 8006dd6:	d0ab      	beq.n	8006d30 <_printf_i+0x164>
 8006dd8:	6823      	ldr	r3, [r4, #0]
 8006dda:	079b      	lsls	r3, r3, #30
 8006ddc:	d413      	bmi.n	8006e06 <_printf_i+0x23a>
 8006dde:	68e0      	ldr	r0, [r4, #12]
 8006de0:	9b03      	ldr	r3, [sp, #12]
 8006de2:	4298      	cmp	r0, r3
 8006de4:	bfb8      	it	lt
 8006de6:	4618      	movlt	r0, r3
 8006de8:	e7a4      	b.n	8006d34 <_printf_i+0x168>
 8006dea:	2301      	movs	r3, #1
 8006dec:	4632      	mov	r2, r6
 8006dee:	4649      	mov	r1, r9
 8006df0:	4640      	mov	r0, r8
 8006df2:	47d0      	blx	sl
 8006df4:	3001      	adds	r0, #1
 8006df6:	d09b      	beq.n	8006d30 <_printf_i+0x164>
 8006df8:	3501      	adds	r5, #1
 8006dfa:	68e3      	ldr	r3, [r4, #12]
 8006dfc:	9903      	ldr	r1, [sp, #12]
 8006dfe:	1a5b      	subs	r3, r3, r1
 8006e00:	42ab      	cmp	r3, r5
 8006e02:	dcf2      	bgt.n	8006dea <_printf_i+0x21e>
 8006e04:	e7eb      	b.n	8006dde <_printf_i+0x212>
 8006e06:	2500      	movs	r5, #0
 8006e08:	f104 0619 	add.w	r6, r4, #25
 8006e0c:	e7f5      	b.n	8006dfa <_printf_i+0x22e>
 8006e0e:	bf00      	nop
 8006e10:	0800acf8 	.word	0x0800acf8
 8006e14:	0800ad09 	.word	0x0800ad09

08006e18 <_sbrk_r>:
 8006e18:	b538      	push	{r3, r4, r5, lr}
 8006e1a:	4d06      	ldr	r5, [pc, #24]	; (8006e34 <_sbrk_r+0x1c>)
 8006e1c:	2300      	movs	r3, #0
 8006e1e:	4604      	mov	r4, r0
 8006e20:	4608      	mov	r0, r1
 8006e22:	602b      	str	r3, [r5, #0]
 8006e24:	f7fa fcda 	bl	80017dc <_sbrk>
 8006e28:	1c43      	adds	r3, r0, #1
 8006e2a:	d102      	bne.n	8006e32 <_sbrk_r+0x1a>
 8006e2c:	682b      	ldr	r3, [r5, #0]
 8006e2e:	b103      	cbz	r3, 8006e32 <_sbrk_r+0x1a>
 8006e30:	6023      	str	r3, [r4, #0]
 8006e32:	bd38      	pop	{r3, r4, r5, pc}
 8006e34:	2000068c 	.word	0x2000068c

08006e38 <_raise_r>:
 8006e38:	291f      	cmp	r1, #31
 8006e3a:	b538      	push	{r3, r4, r5, lr}
 8006e3c:	4604      	mov	r4, r0
 8006e3e:	460d      	mov	r5, r1
 8006e40:	d904      	bls.n	8006e4c <_raise_r+0x14>
 8006e42:	2316      	movs	r3, #22
 8006e44:	6003      	str	r3, [r0, #0]
 8006e46:	f04f 30ff 	mov.w	r0, #4294967295
 8006e4a:	bd38      	pop	{r3, r4, r5, pc}
 8006e4c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8006e4e:	b112      	cbz	r2, 8006e56 <_raise_r+0x1e>
 8006e50:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8006e54:	b94b      	cbnz	r3, 8006e6a <_raise_r+0x32>
 8006e56:	4620      	mov	r0, r4
 8006e58:	f000 f830 	bl	8006ebc <_getpid_r>
 8006e5c:	462a      	mov	r2, r5
 8006e5e:	4601      	mov	r1, r0
 8006e60:	4620      	mov	r0, r4
 8006e62:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006e66:	f000 b817 	b.w	8006e98 <_kill_r>
 8006e6a:	2b01      	cmp	r3, #1
 8006e6c:	d00a      	beq.n	8006e84 <_raise_r+0x4c>
 8006e6e:	1c59      	adds	r1, r3, #1
 8006e70:	d103      	bne.n	8006e7a <_raise_r+0x42>
 8006e72:	2316      	movs	r3, #22
 8006e74:	6003      	str	r3, [r0, #0]
 8006e76:	2001      	movs	r0, #1
 8006e78:	e7e7      	b.n	8006e4a <_raise_r+0x12>
 8006e7a:	2400      	movs	r4, #0
 8006e7c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8006e80:	4628      	mov	r0, r5
 8006e82:	4798      	blx	r3
 8006e84:	2000      	movs	r0, #0
 8006e86:	e7e0      	b.n	8006e4a <_raise_r+0x12>

08006e88 <raise>:
 8006e88:	4b02      	ldr	r3, [pc, #8]	; (8006e94 <raise+0xc>)
 8006e8a:	4601      	mov	r1, r0
 8006e8c:	6818      	ldr	r0, [r3, #0]
 8006e8e:	f7ff bfd3 	b.w	8006e38 <_raise_r>
 8006e92:	bf00      	nop
 8006e94:	20000014 	.word	0x20000014

08006e98 <_kill_r>:
 8006e98:	b538      	push	{r3, r4, r5, lr}
 8006e9a:	4d07      	ldr	r5, [pc, #28]	; (8006eb8 <_kill_r+0x20>)
 8006e9c:	2300      	movs	r3, #0
 8006e9e:	4604      	mov	r4, r0
 8006ea0:	4608      	mov	r0, r1
 8006ea2:	4611      	mov	r1, r2
 8006ea4:	602b      	str	r3, [r5, #0]
 8006ea6:	f7fa fc11 	bl	80016cc <_kill>
 8006eaa:	1c43      	adds	r3, r0, #1
 8006eac:	d102      	bne.n	8006eb4 <_kill_r+0x1c>
 8006eae:	682b      	ldr	r3, [r5, #0]
 8006eb0:	b103      	cbz	r3, 8006eb4 <_kill_r+0x1c>
 8006eb2:	6023      	str	r3, [r4, #0]
 8006eb4:	bd38      	pop	{r3, r4, r5, pc}
 8006eb6:	bf00      	nop
 8006eb8:	2000068c 	.word	0x2000068c

08006ebc <_getpid_r>:
 8006ebc:	f7fa bbfe 	b.w	80016bc <_getpid>

08006ec0 <siprintf>:
 8006ec0:	b40e      	push	{r1, r2, r3}
 8006ec2:	b500      	push	{lr}
 8006ec4:	b09c      	sub	sp, #112	; 0x70
 8006ec6:	ab1d      	add	r3, sp, #116	; 0x74
 8006ec8:	9002      	str	r0, [sp, #8]
 8006eca:	9006      	str	r0, [sp, #24]
 8006ecc:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8006ed0:	4809      	ldr	r0, [pc, #36]	; (8006ef8 <siprintf+0x38>)
 8006ed2:	9107      	str	r1, [sp, #28]
 8006ed4:	9104      	str	r1, [sp, #16]
 8006ed6:	4909      	ldr	r1, [pc, #36]	; (8006efc <siprintf+0x3c>)
 8006ed8:	f853 2b04 	ldr.w	r2, [r3], #4
 8006edc:	9105      	str	r1, [sp, #20]
 8006ede:	6800      	ldr	r0, [r0, #0]
 8006ee0:	9301      	str	r3, [sp, #4]
 8006ee2:	a902      	add	r1, sp, #8
 8006ee4:	f001 ff52 	bl	8008d8c <_svfiprintf_r>
 8006ee8:	9b02      	ldr	r3, [sp, #8]
 8006eea:	2200      	movs	r2, #0
 8006eec:	701a      	strb	r2, [r3, #0]
 8006eee:	b01c      	add	sp, #112	; 0x70
 8006ef0:	f85d eb04 	ldr.w	lr, [sp], #4
 8006ef4:	b003      	add	sp, #12
 8006ef6:	4770      	bx	lr
 8006ef8:	20000014 	.word	0x20000014
 8006efc:	ffff0208 	.word	0xffff0208

08006f00 <strcpy>:
 8006f00:	4603      	mov	r3, r0
 8006f02:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006f06:	f803 2b01 	strb.w	r2, [r3], #1
 8006f0a:	2a00      	cmp	r2, #0
 8006f0c:	d1f9      	bne.n	8006f02 <strcpy+0x2>
 8006f0e:	4770      	bx	lr

08006f10 <strncmp>:
 8006f10:	b510      	push	{r4, lr}
 8006f12:	b16a      	cbz	r2, 8006f30 <strncmp+0x20>
 8006f14:	3901      	subs	r1, #1
 8006f16:	1884      	adds	r4, r0, r2
 8006f18:	f810 3b01 	ldrb.w	r3, [r0], #1
 8006f1c:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8006f20:	4293      	cmp	r3, r2
 8006f22:	d103      	bne.n	8006f2c <strncmp+0x1c>
 8006f24:	42a0      	cmp	r0, r4
 8006f26:	d001      	beq.n	8006f2c <strncmp+0x1c>
 8006f28:	2b00      	cmp	r3, #0
 8006f2a:	d1f5      	bne.n	8006f18 <strncmp+0x8>
 8006f2c:	1a98      	subs	r0, r3, r2
 8006f2e:	bd10      	pop	{r4, pc}
 8006f30:	4610      	mov	r0, r2
 8006f32:	e7fc      	b.n	8006f2e <strncmp+0x1e>

08006f34 <_strtol_l.isra.0>:
 8006f34:	2b01      	cmp	r3, #1
 8006f36:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006f3a:	d001      	beq.n	8006f40 <_strtol_l.isra.0+0xc>
 8006f3c:	2b24      	cmp	r3, #36	; 0x24
 8006f3e:	d906      	bls.n	8006f4e <_strtol_l.isra.0+0x1a>
 8006f40:	f7fe fe52 	bl	8005be8 <__errno>
 8006f44:	2316      	movs	r3, #22
 8006f46:	6003      	str	r3, [r0, #0]
 8006f48:	2000      	movs	r0, #0
 8006f4a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006f4e:	4f3a      	ldr	r7, [pc, #232]	; (8007038 <_strtol_l.isra.0+0x104>)
 8006f50:	468e      	mov	lr, r1
 8006f52:	4676      	mov	r6, lr
 8006f54:	f81e 4b01 	ldrb.w	r4, [lr], #1
 8006f58:	5de5      	ldrb	r5, [r4, r7]
 8006f5a:	f015 0508 	ands.w	r5, r5, #8
 8006f5e:	d1f8      	bne.n	8006f52 <_strtol_l.isra.0+0x1e>
 8006f60:	2c2d      	cmp	r4, #45	; 0x2d
 8006f62:	d134      	bne.n	8006fce <_strtol_l.isra.0+0x9a>
 8006f64:	f89e 4000 	ldrb.w	r4, [lr]
 8006f68:	f04f 0801 	mov.w	r8, #1
 8006f6c:	f106 0e02 	add.w	lr, r6, #2
 8006f70:	2b00      	cmp	r3, #0
 8006f72:	d05c      	beq.n	800702e <_strtol_l.isra.0+0xfa>
 8006f74:	2b10      	cmp	r3, #16
 8006f76:	d10c      	bne.n	8006f92 <_strtol_l.isra.0+0x5e>
 8006f78:	2c30      	cmp	r4, #48	; 0x30
 8006f7a:	d10a      	bne.n	8006f92 <_strtol_l.isra.0+0x5e>
 8006f7c:	f89e 4000 	ldrb.w	r4, [lr]
 8006f80:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8006f84:	2c58      	cmp	r4, #88	; 0x58
 8006f86:	d14d      	bne.n	8007024 <_strtol_l.isra.0+0xf0>
 8006f88:	f89e 4001 	ldrb.w	r4, [lr, #1]
 8006f8c:	2310      	movs	r3, #16
 8006f8e:	f10e 0e02 	add.w	lr, lr, #2
 8006f92:	f108 4c00 	add.w	ip, r8, #2147483648	; 0x80000000
 8006f96:	f10c 3cff 	add.w	ip, ip, #4294967295
 8006f9a:	2600      	movs	r6, #0
 8006f9c:	fbbc f9f3 	udiv	r9, ip, r3
 8006fa0:	4635      	mov	r5, r6
 8006fa2:	fb03 ca19 	mls	sl, r3, r9, ip
 8006fa6:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 8006faa:	2f09      	cmp	r7, #9
 8006fac:	d818      	bhi.n	8006fe0 <_strtol_l.isra.0+0xac>
 8006fae:	463c      	mov	r4, r7
 8006fb0:	42a3      	cmp	r3, r4
 8006fb2:	dd24      	ble.n	8006ffe <_strtol_l.isra.0+0xca>
 8006fb4:	2e00      	cmp	r6, #0
 8006fb6:	db1f      	blt.n	8006ff8 <_strtol_l.isra.0+0xc4>
 8006fb8:	45a9      	cmp	r9, r5
 8006fba:	d31d      	bcc.n	8006ff8 <_strtol_l.isra.0+0xc4>
 8006fbc:	d101      	bne.n	8006fc2 <_strtol_l.isra.0+0x8e>
 8006fbe:	45a2      	cmp	sl, r4
 8006fc0:	db1a      	blt.n	8006ff8 <_strtol_l.isra.0+0xc4>
 8006fc2:	fb05 4503 	mla	r5, r5, r3, r4
 8006fc6:	2601      	movs	r6, #1
 8006fc8:	f81e 4b01 	ldrb.w	r4, [lr], #1
 8006fcc:	e7eb      	b.n	8006fa6 <_strtol_l.isra.0+0x72>
 8006fce:	2c2b      	cmp	r4, #43	; 0x2b
 8006fd0:	bf08      	it	eq
 8006fd2:	f89e 4000 	ldrbeq.w	r4, [lr]
 8006fd6:	46a8      	mov	r8, r5
 8006fd8:	bf08      	it	eq
 8006fda:	f106 0e02 	addeq.w	lr, r6, #2
 8006fde:	e7c7      	b.n	8006f70 <_strtol_l.isra.0+0x3c>
 8006fe0:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 8006fe4:	2f19      	cmp	r7, #25
 8006fe6:	d801      	bhi.n	8006fec <_strtol_l.isra.0+0xb8>
 8006fe8:	3c37      	subs	r4, #55	; 0x37
 8006fea:	e7e1      	b.n	8006fb0 <_strtol_l.isra.0+0x7c>
 8006fec:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 8006ff0:	2f19      	cmp	r7, #25
 8006ff2:	d804      	bhi.n	8006ffe <_strtol_l.isra.0+0xca>
 8006ff4:	3c57      	subs	r4, #87	; 0x57
 8006ff6:	e7db      	b.n	8006fb0 <_strtol_l.isra.0+0x7c>
 8006ff8:	f04f 36ff 	mov.w	r6, #4294967295
 8006ffc:	e7e4      	b.n	8006fc8 <_strtol_l.isra.0+0x94>
 8006ffe:	2e00      	cmp	r6, #0
 8007000:	da05      	bge.n	800700e <_strtol_l.isra.0+0xda>
 8007002:	2322      	movs	r3, #34	; 0x22
 8007004:	6003      	str	r3, [r0, #0]
 8007006:	4665      	mov	r5, ip
 8007008:	b942      	cbnz	r2, 800701c <_strtol_l.isra.0+0xe8>
 800700a:	4628      	mov	r0, r5
 800700c:	e79d      	b.n	8006f4a <_strtol_l.isra.0+0x16>
 800700e:	f1b8 0f00 	cmp.w	r8, #0
 8007012:	d000      	beq.n	8007016 <_strtol_l.isra.0+0xe2>
 8007014:	426d      	negs	r5, r5
 8007016:	2a00      	cmp	r2, #0
 8007018:	d0f7      	beq.n	800700a <_strtol_l.isra.0+0xd6>
 800701a:	b10e      	cbz	r6, 8007020 <_strtol_l.isra.0+0xec>
 800701c:	f10e 31ff 	add.w	r1, lr, #4294967295
 8007020:	6011      	str	r1, [r2, #0]
 8007022:	e7f2      	b.n	800700a <_strtol_l.isra.0+0xd6>
 8007024:	2430      	movs	r4, #48	; 0x30
 8007026:	2b00      	cmp	r3, #0
 8007028:	d1b3      	bne.n	8006f92 <_strtol_l.isra.0+0x5e>
 800702a:	2308      	movs	r3, #8
 800702c:	e7b1      	b.n	8006f92 <_strtol_l.isra.0+0x5e>
 800702e:	2c30      	cmp	r4, #48	; 0x30
 8007030:	d0a4      	beq.n	8006f7c <_strtol_l.isra.0+0x48>
 8007032:	230a      	movs	r3, #10
 8007034:	e7ad      	b.n	8006f92 <_strtol_l.isra.0+0x5e>
 8007036:	bf00      	nop
 8007038:	0800ad93 	.word	0x0800ad93

0800703c <_strtol_r>:
 800703c:	f7ff bf7a 	b.w	8006f34 <_strtol_l.isra.0>

08007040 <_strtoul_l.isra.0>:
 8007040:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007044:	4e3b      	ldr	r6, [pc, #236]	; (8007134 <_strtoul_l.isra.0+0xf4>)
 8007046:	4686      	mov	lr, r0
 8007048:	468c      	mov	ip, r1
 800704a:	4660      	mov	r0, ip
 800704c:	f81c 4b01 	ldrb.w	r4, [ip], #1
 8007050:	5da5      	ldrb	r5, [r4, r6]
 8007052:	f015 0508 	ands.w	r5, r5, #8
 8007056:	d1f8      	bne.n	800704a <_strtoul_l.isra.0+0xa>
 8007058:	2c2d      	cmp	r4, #45	; 0x2d
 800705a:	d134      	bne.n	80070c6 <_strtoul_l.isra.0+0x86>
 800705c:	f89c 4000 	ldrb.w	r4, [ip]
 8007060:	f04f 0801 	mov.w	r8, #1
 8007064:	f100 0c02 	add.w	ip, r0, #2
 8007068:	2b00      	cmp	r3, #0
 800706a:	d05e      	beq.n	800712a <_strtoul_l.isra.0+0xea>
 800706c:	2b10      	cmp	r3, #16
 800706e:	d10c      	bne.n	800708a <_strtoul_l.isra.0+0x4a>
 8007070:	2c30      	cmp	r4, #48	; 0x30
 8007072:	d10a      	bne.n	800708a <_strtoul_l.isra.0+0x4a>
 8007074:	f89c 0000 	ldrb.w	r0, [ip]
 8007078:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 800707c:	2858      	cmp	r0, #88	; 0x58
 800707e:	d14f      	bne.n	8007120 <_strtoul_l.isra.0+0xe0>
 8007080:	f89c 4001 	ldrb.w	r4, [ip, #1]
 8007084:	2310      	movs	r3, #16
 8007086:	f10c 0c02 	add.w	ip, ip, #2
 800708a:	f04f 37ff 	mov.w	r7, #4294967295
 800708e:	2500      	movs	r5, #0
 8007090:	fbb7 f7f3 	udiv	r7, r7, r3
 8007094:	fb03 f907 	mul.w	r9, r3, r7
 8007098:	ea6f 0909 	mvn.w	r9, r9
 800709c:	4628      	mov	r0, r5
 800709e:	f1a4 0630 	sub.w	r6, r4, #48	; 0x30
 80070a2:	2e09      	cmp	r6, #9
 80070a4:	d818      	bhi.n	80070d8 <_strtoul_l.isra.0+0x98>
 80070a6:	4634      	mov	r4, r6
 80070a8:	42a3      	cmp	r3, r4
 80070aa:	dd24      	ble.n	80070f6 <_strtoul_l.isra.0+0xb6>
 80070ac:	2d00      	cmp	r5, #0
 80070ae:	db1f      	blt.n	80070f0 <_strtoul_l.isra.0+0xb0>
 80070b0:	4287      	cmp	r7, r0
 80070b2:	d31d      	bcc.n	80070f0 <_strtoul_l.isra.0+0xb0>
 80070b4:	d101      	bne.n	80070ba <_strtoul_l.isra.0+0x7a>
 80070b6:	45a1      	cmp	r9, r4
 80070b8:	db1a      	blt.n	80070f0 <_strtoul_l.isra.0+0xb0>
 80070ba:	fb00 4003 	mla	r0, r0, r3, r4
 80070be:	2501      	movs	r5, #1
 80070c0:	f81c 4b01 	ldrb.w	r4, [ip], #1
 80070c4:	e7eb      	b.n	800709e <_strtoul_l.isra.0+0x5e>
 80070c6:	2c2b      	cmp	r4, #43	; 0x2b
 80070c8:	bf08      	it	eq
 80070ca:	f89c 4000 	ldrbeq.w	r4, [ip]
 80070ce:	46a8      	mov	r8, r5
 80070d0:	bf08      	it	eq
 80070d2:	f100 0c02 	addeq.w	ip, r0, #2
 80070d6:	e7c7      	b.n	8007068 <_strtoul_l.isra.0+0x28>
 80070d8:	f1a4 0641 	sub.w	r6, r4, #65	; 0x41
 80070dc:	2e19      	cmp	r6, #25
 80070de:	d801      	bhi.n	80070e4 <_strtoul_l.isra.0+0xa4>
 80070e0:	3c37      	subs	r4, #55	; 0x37
 80070e2:	e7e1      	b.n	80070a8 <_strtoul_l.isra.0+0x68>
 80070e4:	f1a4 0661 	sub.w	r6, r4, #97	; 0x61
 80070e8:	2e19      	cmp	r6, #25
 80070ea:	d804      	bhi.n	80070f6 <_strtoul_l.isra.0+0xb6>
 80070ec:	3c57      	subs	r4, #87	; 0x57
 80070ee:	e7db      	b.n	80070a8 <_strtoul_l.isra.0+0x68>
 80070f0:	f04f 35ff 	mov.w	r5, #4294967295
 80070f4:	e7e4      	b.n	80070c0 <_strtoul_l.isra.0+0x80>
 80070f6:	2d00      	cmp	r5, #0
 80070f8:	da07      	bge.n	800710a <_strtoul_l.isra.0+0xca>
 80070fa:	2322      	movs	r3, #34	; 0x22
 80070fc:	f8ce 3000 	str.w	r3, [lr]
 8007100:	f04f 30ff 	mov.w	r0, #4294967295
 8007104:	b942      	cbnz	r2, 8007118 <_strtoul_l.isra.0+0xd8>
 8007106:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800710a:	f1b8 0f00 	cmp.w	r8, #0
 800710e:	d000      	beq.n	8007112 <_strtoul_l.isra.0+0xd2>
 8007110:	4240      	negs	r0, r0
 8007112:	2a00      	cmp	r2, #0
 8007114:	d0f7      	beq.n	8007106 <_strtoul_l.isra.0+0xc6>
 8007116:	b10d      	cbz	r5, 800711c <_strtoul_l.isra.0+0xdc>
 8007118:	f10c 31ff 	add.w	r1, ip, #4294967295
 800711c:	6011      	str	r1, [r2, #0]
 800711e:	e7f2      	b.n	8007106 <_strtoul_l.isra.0+0xc6>
 8007120:	2430      	movs	r4, #48	; 0x30
 8007122:	2b00      	cmp	r3, #0
 8007124:	d1b1      	bne.n	800708a <_strtoul_l.isra.0+0x4a>
 8007126:	2308      	movs	r3, #8
 8007128:	e7af      	b.n	800708a <_strtoul_l.isra.0+0x4a>
 800712a:	2c30      	cmp	r4, #48	; 0x30
 800712c:	d0a2      	beq.n	8007074 <_strtoul_l.isra.0+0x34>
 800712e:	230a      	movs	r3, #10
 8007130:	e7ab      	b.n	800708a <_strtoul_l.isra.0+0x4a>
 8007132:	bf00      	nop
 8007134:	0800ad93 	.word	0x0800ad93

08007138 <_strtoul_r>:
 8007138:	f7ff bf82 	b.w	8007040 <_strtoul_l.isra.0>

0800713c <strtoul>:
 800713c:	4613      	mov	r3, r2
 800713e:	460a      	mov	r2, r1
 8007140:	4601      	mov	r1, r0
 8007142:	4802      	ldr	r0, [pc, #8]	; (800714c <strtoul+0x10>)
 8007144:	6800      	ldr	r0, [r0, #0]
 8007146:	f7ff bf7b 	b.w	8007040 <_strtoul_l.isra.0>
 800714a:	bf00      	nop
 800714c:	20000014 	.word	0x20000014

08007150 <__tzcalc_limits>:
 8007150:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007154:	4680      	mov	r8, r0
 8007156:	f001 f92f 	bl	80083b8 <__gettzinfo>
 800715a:	f240 73b1 	movw	r3, #1969	; 0x7b1
 800715e:	4598      	cmp	r8, r3
 8007160:	f340 8098 	ble.w	8007294 <__tzcalc_limits+0x144>
 8007164:	f46f 63f6 	mvn.w	r3, #1968	; 0x7b0
 8007168:	4443      	add	r3, r8
 800716a:	109b      	asrs	r3, r3, #2
 800716c:	f240 126d 	movw	r2, #365	; 0x16d
 8007170:	f2a8 75b2 	subw	r5, r8, #1970	; 0x7b2
 8007174:	fb02 3505 	mla	r5, r2, r5, r3
 8007178:	f06f 0263 	mvn.w	r2, #99	; 0x63
 800717c:	f2a8 736d 	subw	r3, r8, #1901	; 0x76d
 8007180:	fb93 f3f2 	sdiv	r3, r3, r2
 8007184:	441d      	add	r5, r3
 8007186:	f44f 73c8 	mov.w	r3, #400	; 0x190
 800718a:	f46f 62c8 	mvn.w	r2, #1600	; 0x640
 800718e:	fb98 f7f3 	sdiv	r7, r8, r3
 8007192:	fb03 8717 	mls	r7, r3, r7, r8
 8007196:	4442      	add	r2, r8
 8007198:	fab7 fc87 	clz	ip, r7
 800719c:	fbb2 f2f3 	udiv	r2, r2, r3
 80071a0:	f008 0303 	and.w	r3, r8, #3
 80071a4:	4415      	add	r5, r2
 80071a6:	2264      	movs	r2, #100	; 0x64
 80071a8:	f8c0 8004 	str.w	r8, [r0, #4]
 80071ac:	fb98 f6f2 	sdiv	r6, r8, r2
 80071b0:	ea4f 1c5c 	mov.w	ip, ip, lsr #5
 80071b4:	fb02 8616 	mls	r6, r2, r6, r8
 80071b8:	4604      	mov	r4, r0
 80071ba:	f100 0b50 	add.w	fp, r0, #80	; 0x50
 80071be:	9300      	str	r3, [sp, #0]
 80071c0:	f04f 0e07 	mov.w	lr, #7
 80071c4:	7a22      	ldrb	r2, [r4, #8]
 80071c6:	6963      	ldr	r3, [r4, #20]
 80071c8:	2a4a      	cmp	r2, #74	; 0x4a
 80071ca:	d128      	bne.n	800721e <__tzcalc_limits+0xce>
 80071cc:	9900      	ldr	r1, [sp, #0]
 80071ce:	18ea      	adds	r2, r5, r3
 80071d0:	b901      	cbnz	r1, 80071d4 <__tzcalc_limits+0x84>
 80071d2:	b906      	cbnz	r6, 80071d6 <__tzcalc_limits+0x86>
 80071d4:	bb0f      	cbnz	r7, 800721a <__tzcalc_limits+0xca>
 80071d6:	2b3b      	cmp	r3, #59	; 0x3b
 80071d8:	bfd4      	ite	le
 80071da:	2300      	movle	r3, #0
 80071dc:	2301      	movgt	r3, #1
 80071de:	4413      	add	r3, r2
 80071e0:	1e5a      	subs	r2, r3, #1
 80071e2:	69a3      	ldr	r3, [r4, #24]
 80071e4:	492c      	ldr	r1, [pc, #176]	; (8007298 <__tzcalc_limits+0x148>)
 80071e6:	fb01 3202 	mla	r2, r1, r2, r3
 80071ea:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80071ec:	4413      	add	r3, r2
 80071ee:	461a      	mov	r2, r3
 80071f0:	17db      	asrs	r3, r3, #31
 80071f2:	e9c4 2308 	strd	r2, r3, [r4, #32]
 80071f6:	3428      	adds	r4, #40	; 0x28
 80071f8:	45a3      	cmp	fp, r4
 80071fa:	d1e3      	bne.n	80071c4 <__tzcalc_limits+0x74>
 80071fc:	e9d0 4508 	ldrd	r4, r5, [r0, #32]
 8007200:	e9d0 2312 	ldrd	r2, r3, [r0, #72]	; 0x48
 8007204:	4294      	cmp	r4, r2
 8007206:	eb75 0303 	sbcs.w	r3, r5, r3
 800720a:	bfb4      	ite	lt
 800720c:	2301      	movlt	r3, #1
 800720e:	2300      	movge	r3, #0
 8007210:	6003      	str	r3, [r0, #0]
 8007212:	2001      	movs	r0, #1
 8007214:	b003      	add	sp, #12
 8007216:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800721a:	2300      	movs	r3, #0
 800721c:	e7df      	b.n	80071de <__tzcalc_limits+0x8e>
 800721e:	2a44      	cmp	r2, #68	; 0x44
 8007220:	d101      	bne.n	8007226 <__tzcalc_limits+0xd6>
 8007222:	18ea      	adds	r2, r5, r3
 8007224:	e7dd      	b.n	80071e2 <__tzcalc_limits+0x92>
 8007226:	9a00      	ldr	r2, [sp, #0]
 8007228:	bb72      	cbnz	r2, 8007288 <__tzcalc_limits+0x138>
 800722a:	2e00      	cmp	r6, #0
 800722c:	bf0c      	ite	eq
 800722e:	46e0      	moveq	r8, ip
 8007230:	f04f 0801 	movne.w	r8, #1
 8007234:	4919      	ldr	r1, [pc, #100]	; (800729c <__tzcalc_limits+0x14c>)
 8007236:	68e2      	ldr	r2, [r4, #12]
 8007238:	9201      	str	r2, [sp, #4]
 800723a:	f04f 0a30 	mov.w	sl, #48	; 0x30
 800723e:	fb0a 1808 	mla	r8, sl, r8, r1
 8007242:	462a      	mov	r2, r5
 8007244:	f04f 0900 	mov.w	r9, #0
 8007248:	f1a8 0804 	sub.w	r8, r8, #4
 800724c:	9901      	ldr	r1, [sp, #4]
 800724e:	f109 0901 	add.w	r9, r9, #1
 8007252:	4549      	cmp	r1, r9
 8007254:	f858 a029 	ldr.w	sl, [r8, r9, lsl #2]
 8007258:	dc18      	bgt.n	800728c <__tzcalc_limits+0x13c>
 800725a:	f102 0804 	add.w	r8, r2, #4
 800725e:	fb98 f9fe 	sdiv	r9, r8, lr
 8007262:	ebc9 09c9 	rsb	r9, r9, r9, lsl #3
 8007266:	eba8 0909 	sub.w	r9, r8, r9
 800726a:	ebb3 0909 	subs.w	r9, r3, r9
 800726e:	6923      	ldr	r3, [r4, #16]
 8007270:	f103 33ff 	add.w	r3, r3, #4294967295
 8007274:	bf48      	it	mi
 8007276:	f109 0907 	addmi.w	r9, r9, #7
 800727a:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 800727e:	444b      	add	r3, r9
 8007280:	4553      	cmp	r3, sl
 8007282:	da05      	bge.n	8007290 <__tzcalc_limits+0x140>
 8007284:	441a      	add	r2, r3
 8007286:	e7ac      	b.n	80071e2 <__tzcalc_limits+0x92>
 8007288:	46e0      	mov	r8, ip
 800728a:	e7d3      	b.n	8007234 <__tzcalc_limits+0xe4>
 800728c:	4452      	add	r2, sl
 800728e:	e7dd      	b.n	800724c <__tzcalc_limits+0xfc>
 8007290:	3b07      	subs	r3, #7
 8007292:	e7f5      	b.n	8007280 <__tzcalc_limits+0x130>
 8007294:	2000      	movs	r0, #0
 8007296:	e7bd      	b.n	8007214 <__tzcalc_limits+0xc4>
 8007298:	00015180 	.word	0x00015180
 800729c:	0800ac88 	.word	0x0800ac88

080072a0 <__tz_lock>:
 80072a0:	4801      	ldr	r0, [pc, #4]	; (80072a8 <__tz_lock+0x8>)
 80072a2:	f001 b942 	b.w	800852a <__retarget_lock_acquire>
 80072a6:	bf00      	nop
 80072a8:	20000687 	.word	0x20000687

080072ac <__tz_unlock>:
 80072ac:	4801      	ldr	r0, [pc, #4]	; (80072b4 <__tz_unlock+0x8>)
 80072ae:	f001 b93e 	b.w	800852e <__retarget_lock_release>
 80072b2:	bf00      	nop
 80072b4:	20000687 	.word	0x20000687

080072b8 <_tzset_unlocked>:
 80072b8:	4b01      	ldr	r3, [pc, #4]	; (80072c0 <_tzset_unlocked+0x8>)
 80072ba:	6818      	ldr	r0, [r3, #0]
 80072bc:	f000 b802 	b.w	80072c4 <_tzset_unlocked_r>
 80072c0:	20000014 	.word	0x20000014

080072c4 <_tzset_unlocked_r>:
 80072c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80072c8:	b08d      	sub	sp, #52	; 0x34
 80072ca:	4607      	mov	r7, r0
 80072cc:	f001 f874 	bl	80083b8 <__gettzinfo>
 80072d0:	49ae      	ldr	r1, [pc, #696]	; (800758c <_tzset_unlocked_r+0x2c8>)
 80072d2:	4eaf      	ldr	r6, [pc, #700]	; (8007590 <_tzset_unlocked_r+0x2cc>)
 80072d4:	4605      	mov	r5, r0
 80072d6:	4638      	mov	r0, r7
 80072d8:	f001 f866 	bl	80083a8 <_getenv_r>
 80072dc:	4604      	mov	r4, r0
 80072de:	b970      	cbnz	r0, 80072fe <_tzset_unlocked_r+0x3a>
 80072e0:	4bac      	ldr	r3, [pc, #688]	; (8007594 <_tzset_unlocked_r+0x2d0>)
 80072e2:	4aad      	ldr	r2, [pc, #692]	; (8007598 <_tzset_unlocked_r+0x2d4>)
 80072e4:	6018      	str	r0, [r3, #0]
 80072e6:	4bad      	ldr	r3, [pc, #692]	; (800759c <_tzset_unlocked_r+0x2d8>)
 80072e8:	6018      	str	r0, [r3, #0]
 80072ea:	4bad      	ldr	r3, [pc, #692]	; (80075a0 <_tzset_unlocked_r+0x2dc>)
 80072ec:	6830      	ldr	r0, [r6, #0]
 80072ee:	e9c3 2200 	strd	r2, r2, [r3]
 80072f2:	f7fe fdc7 	bl	8005e84 <free>
 80072f6:	6034      	str	r4, [r6, #0]
 80072f8:	b00d      	add	sp, #52	; 0x34
 80072fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80072fe:	6831      	ldr	r1, [r6, #0]
 8007300:	2900      	cmp	r1, #0
 8007302:	d15f      	bne.n	80073c4 <_tzset_unlocked_r+0x100>
 8007304:	6830      	ldr	r0, [r6, #0]
 8007306:	f7fe fdbd 	bl	8005e84 <free>
 800730a:	4620      	mov	r0, r4
 800730c:	f7f8 ff8a 	bl	8000224 <strlen>
 8007310:	1c41      	adds	r1, r0, #1
 8007312:	4638      	mov	r0, r7
 8007314:	f7ff f8bc 	bl	8006490 <_malloc_r>
 8007318:	6030      	str	r0, [r6, #0]
 800731a:	2800      	cmp	r0, #0
 800731c:	d157      	bne.n	80073ce <_tzset_unlocked_r+0x10a>
 800731e:	7823      	ldrb	r3, [r4, #0]
 8007320:	4aa0      	ldr	r2, [pc, #640]	; (80075a4 <_tzset_unlocked_r+0x2e0>)
 8007322:	49a1      	ldr	r1, [pc, #644]	; (80075a8 <_tzset_unlocked_r+0x2e4>)
 8007324:	2b3a      	cmp	r3, #58	; 0x3a
 8007326:	bf08      	it	eq
 8007328:	3401      	addeq	r4, #1
 800732a:	ae0a      	add	r6, sp, #40	; 0x28
 800732c:	4633      	mov	r3, r6
 800732e:	4620      	mov	r0, r4
 8007330:	f001 ff86 	bl	8009240 <siscanf>
 8007334:	2800      	cmp	r0, #0
 8007336:	dddf      	ble.n	80072f8 <_tzset_unlocked_r+0x34>
 8007338:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800733a:	18e7      	adds	r7, r4, r3
 800733c:	5ce3      	ldrb	r3, [r4, r3]
 800733e:	2b2d      	cmp	r3, #45	; 0x2d
 8007340:	d149      	bne.n	80073d6 <_tzset_unlocked_r+0x112>
 8007342:	3701      	adds	r7, #1
 8007344:	f04f 34ff 	mov.w	r4, #4294967295
 8007348:	f10d 0a20 	add.w	sl, sp, #32
 800734c:	f10d 0b1e 	add.w	fp, sp, #30
 8007350:	f04f 0800 	mov.w	r8, #0
 8007354:	e9cd 6a01 	strd	r6, sl, [sp, #4]
 8007358:	4994      	ldr	r1, [pc, #592]	; (80075ac <_tzset_unlocked_r+0x2e8>)
 800735a:	9603      	str	r6, [sp, #12]
 800735c:	f8cd b000 	str.w	fp, [sp]
 8007360:	4633      	mov	r3, r6
 8007362:	aa07      	add	r2, sp, #28
 8007364:	4638      	mov	r0, r7
 8007366:	f8ad 801e 	strh.w	r8, [sp, #30]
 800736a:	f8ad 8020 	strh.w	r8, [sp, #32]
 800736e:	f001 ff67 	bl	8009240 <siscanf>
 8007372:	4540      	cmp	r0, r8
 8007374:	ddc0      	ble.n	80072f8 <_tzset_unlocked_r+0x34>
 8007376:	f8bd 301e 	ldrh.w	r3, [sp, #30]
 800737a:	f8bd 2020 	ldrh.w	r2, [sp, #32]
 800737e:	f8df 9238 	ldr.w	r9, [pc, #568]	; 80075b8 <_tzset_unlocked_r+0x2f4>
 8007382:	213c      	movs	r1, #60	; 0x3c
 8007384:	fb01 2203 	mla	r2, r1, r3, r2
 8007388:	f8bd 301c 	ldrh.w	r3, [sp, #28]
 800738c:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 8007390:	fb01 2303 	mla	r3, r1, r3, r2
 8007394:	435c      	muls	r4, r3
 8007396:	62ac      	str	r4, [r5, #40]	; 0x28
 8007398:	4c81      	ldr	r4, [pc, #516]	; (80075a0 <_tzset_unlocked_r+0x2dc>)
 800739a:	4b82      	ldr	r3, [pc, #520]	; (80075a4 <_tzset_unlocked_r+0x2e0>)
 800739c:	6023      	str	r3, [r4, #0]
 800739e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80073a0:	4981      	ldr	r1, [pc, #516]	; (80075a8 <_tzset_unlocked_r+0x2e4>)
 80073a2:	441f      	add	r7, r3
 80073a4:	464a      	mov	r2, r9
 80073a6:	4633      	mov	r3, r6
 80073a8:	4638      	mov	r0, r7
 80073aa:	f001 ff49 	bl	8009240 <siscanf>
 80073ae:	4540      	cmp	r0, r8
 80073b0:	dc16      	bgt.n	80073e0 <_tzset_unlocked_r+0x11c>
 80073b2:	6823      	ldr	r3, [r4, #0]
 80073b4:	6063      	str	r3, [r4, #4]
 80073b6:	4b77      	ldr	r3, [pc, #476]	; (8007594 <_tzset_unlocked_r+0x2d0>)
 80073b8:	6aaa      	ldr	r2, [r5, #40]	; 0x28
 80073ba:	601a      	str	r2, [r3, #0]
 80073bc:	4b77      	ldr	r3, [pc, #476]	; (800759c <_tzset_unlocked_r+0x2d8>)
 80073be:	f8c3 8000 	str.w	r8, [r3]
 80073c2:	e799      	b.n	80072f8 <_tzset_unlocked_r+0x34>
 80073c4:	f7f8 ff24 	bl	8000210 <strcmp>
 80073c8:	2800      	cmp	r0, #0
 80073ca:	d19b      	bne.n	8007304 <_tzset_unlocked_r+0x40>
 80073cc:	e794      	b.n	80072f8 <_tzset_unlocked_r+0x34>
 80073ce:	4621      	mov	r1, r4
 80073d0:	f7ff fd96 	bl	8006f00 <strcpy>
 80073d4:	e7a3      	b.n	800731e <_tzset_unlocked_r+0x5a>
 80073d6:	2b2b      	cmp	r3, #43	; 0x2b
 80073d8:	bf08      	it	eq
 80073da:	3701      	addeq	r7, #1
 80073dc:	2401      	movs	r4, #1
 80073de:	e7b3      	b.n	8007348 <_tzset_unlocked_r+0x84>
 80073e0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80073e2:	f8c4 9004 	str.w	r9, [r4, #4]
 80073e6:	18fc      	adds	r4, r7, r3
 80073e8:	5cfb      	ldrb	r3, [r7, r3]
 80073ea:	2b2d      	cmp	r3, #45	; 0x2d
 80073ec:	f040 808b 	bne.w	8007506 <_tzset_unlocked_r+0x242>
 80073f0:	3401      	adds	r4, #1
 80073f2:	f04f 37ff 	mov.w	r7, #4294967295
 80073f6:	2300      	movs	r3, #0
 80073f8:	f8ad 301c 	strh.w	r3, [sp, #28]
 80073fc:	f8ad 301e 	strh.w	r3, [sp, #30]
 8007400:	f8ad 3020 	strh.w	r3, [sp, #32]
 8007404:	930a      	str	r3, [sp, #40]	; 0x28
 8007406:	e9cd a602 	strd	sl, r6, [sp, #8]
 800740a:	e9cd b600 	strd	fp, r6, [sp]
 800740e:	4967      	ldr	r1, [pc, #412]	; (80075ac <_tzset_unlocked_r+0x2e8>)
 8007410:	4633      	mov	r3, r6
 8007412:	aa07      	add	r2, sp, #28
 8007414:	4620      	mov	r0, r4
 8007416:	f001 ff13 	bl	8009240 <siscanf>
 800741a:	2800      	cmp	r0, #0
 800741c:	dc78      	bgt.n	8007510 <_tzset_unlocked_r+0x24c>
 800741e:	6aaf      	ldr	r7, [r5, #40]	; 0x28
 8007420:	f5a7 6761 	sub.w	r7, r7, #3600	; 0xe10
 8007424:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007426:	652f      	str	r7, [r5, #80]	; 0x50
 8007428:	441c      	add	r4, r3
 800742a:	462f      	mov	r7, r5
 800742c:	f04f 0900 	mov.w	r9, #0
 8007430:	7823      	ldrb	r3, [r4, #0]
 8007432:	2b2c      	cmp	r3, #44	; 0x2c
 8007434:	bf08      	it	eq
 8007436:	3401      	addeq	r4, #1
 8007438:	f894 8000 	ldrb.w	r8, [r4]
 800743c:	f1b8 0f4d 	cmp.w	r8, #77	; 0x4d
 8007440:	d178      	bne.n	8007534 <_tzset_unlocked_r+0x270>
 8007442:	f10d 0326 	add.w	r3, sp, #38	; 0x26
 8007446:	e9cd 6301 	strd	r6, r3, [sp, #4]
 800744a:	ab09      	add	r3, sp, #36	; 0x24
 800744c:	9300      	str	r3, [sp, #0]
 800744e:	4958      	ldr	r1, [pc, #352]	; (80075b0 <_tzset_unlocked_r+0x2ec>)
 8007450:	9603      	str	r6, [sp, #12]
 8007452:	4633      	mov	r3, r6
 8007454:	f10d 0222 	add.w	r2, sp, #34	; 0x22
 8007458:	4620      	mov	r0, r4
 800745a:	f001 fef1 	bl	8009240 <siscanf>
 800745e:	2803      	cmp	r0, #3
 8007460:	f47f af4a 	bne.w	80072f8 <_tzset_unlocked_r+0x34>
 8007464:	f8bd 1022 	ldrh.w	r1, [sp, #34]	; 0x22
 8007468:	1e4b      	subs	r3, r1, #1
 800746a:	2b0b      	cmp	r3, #11
 800746c:	f63f af44 	bhi.w	80072f8 <_tzset_unlocked_r+0x34>
 8007470:	f8bd 2024 	ldrh.w	r2, [sp, #36]	; 0x24
 8007474:	1e53      	subs	r3, r2, #1
 8007476:	2b04      	cmp	r3, #4
 8007478:	f63f af3e 	bhi.w	80072f8 <_tzset_unlocked_r+0x34>
 800747c:	f8bd 3026 	ldrh.w	r3, [sp, #38]	; 0x26
 8007480:	2b06      	cmp	r3, #6
 8007482:	f63f af39 	bhi.w	80072f8 <_tzset_unlocked_r+0x34>
 8007486:	e9c7 1203 	strd	r1, r2, [r7, #12]
 800748a:	f887 8008 	strb.w	r8, [r7, #8]
 800748e:	617b      	str	r3, [r7, #20]
 8007490:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007492:	eb04 0803 	add.w	r8, r4, r3
 8007496:	2302      	movs	r3, #2
 8007498:	f8ad 301c 	strh.w	r3, [sp, #28]
 800749c:	2300      	movs	r3, #0
 800749e:	f8ad 301e 	strh.w	r3, [sp, #30]
 80074a2:	f8ad 3020 	strh.w	r3, [sp, #32]
 80074a6:	930a      	str	r3, [sp, #40]	; 0x28
 80074a8:	f898 3000 	ldrb.w	r3, [r8]
 80074ac:	2b2f      	cmp	r3, #47	; 0x2f
 80074ae:	d109      	bne.n	80074c4 <_tzset_unlocked_r+0x200>
 80074b0:	e9cd a602 	strd	sl, r6, [sp, #8]
 80074b4:	e9cd b600 	strd	fp, r6, [sp]
 80074b8:	493e      	ldr	r1, [pc, #248]	; (80075b4 <_tzset_unlocked_r+0x2f0>)
 80074ba:	4633      	mov	r3, r6
 80074bc:	aa07      	add	r2, sp, #28
 80074be:	4640      	mov	r0, r8
 80074c0:	f001 febe 	bl	8009240 <siscanf>
 80074c4:	f8bd 301e 	ldrh.w	r3, [sp, #30]
 80074c8:	f8bd 2020 	ldrh.w	r2, [sp, #32]
 80074cc:	213c      	movs	r1, #60	; 0x3c
 80074ce:	fb01 2203 	mla	r2, r1, r3, r2
 80074d2:	f8bd 301c 	ldrh.w	r3, [sp, #28]
 80074d6:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 80074da:	fb01 2303 	mla	r3, r1, r3, r2
 80074de:	61bb      	str	r3, [r7, #24]
 80074e0:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80074e2:	3728      	adds	r7, #40	; 0x28
 80074e4:	4444      	add	r4, r8
 80074e6:	f1b9 0f00 	cmp.w	r9, #0
 80074ea:	d020      	beq.n	800752e <_tzset_unlocked_r+0x26a>
 80074ec:	6868      	ldr	r0, [r5, #4]
 80074ee:	f7ff fe2f 	bl	8007150 <__tzcalc_limits>
 80074f2:	4b28      	ldr	r3, [pc, #160]	; (8007594 <_tzset_unlocked_r+0x2d0>)
 80074f4:	6aaa      	ldr	r2, [r5, #40]	; 0x28
 80074f6:	601a      	str	r2, [r3, #0]
 80074f8:	6d2b      	ldr	r3, [r5, #80]	; 0x50
 80074fa:	1a9b      	subs	r3, r3, r2
 80074fc:	4a27      	ldr	r2, [pc, #156]	; (800759c <_tzset_unlocked_r+0x2d8>)
 80074fe:	bf18      	it	ne
 8007500:	2301      	movne	r3, #1
 8007502:	6013      	str	r3, [r2, #0]
 8007504:	e6f8      	b.n	80072f8 <_tzset_unlocked_r+0x34>
 8007506:	2b2b      	cmp	r3, #43	; 0x2b
 8007508:	bf08      	it	eq
 800750a:	3401      	addeq	r4, #1
 800750c:	2701      	movs	r7, #1
 800750e:	e772      	b.n	80073f6 <_tzset_unlocked_r+0x132>
 8007510:	f8bd 301e 	ldrh.w	r3, [sp, #30]
 8007514:	f8bd 2020 	ldrh.w	r2, [sp, #32]
 8007518:	213c      	movs	r1, #60	; 0x3c
 800751a:	fb01 2203 	mla	r2, r1, r3, r2
 800751e:	f8bd 301c 	ldrh.w	r3, [sp, #28]
 8007522:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 8007526:	fb01 2303 	mla	r3, r1, r3, r2
 800752a:	435f      	muls	r7, r3
 800752c:	e77a      	b.n	8007424 <_tzset_unlocked_r+0x160>
 800752e:	f04f 0901 	mov.w	r9, #1
 8007532:	e77d      	b.n	8007430 <_tzset_unlocked_r+0x16c>
 8007534:	f1b8 0f4a 	cmp.w	r8, #74	; 0x4a
 8007538:	bf06      	itte	eq
 800753a:	3401      	addeq	r4, #1
 800753c:	4643      	moveq	r3, r8
 800753e:	2344      	movne	r3, #68	; 0x44
 8007540:	220a      	movs	r2, #10
 8007542:	a90b      	add	r1, sp, #44	; 0x2c
 8007544:	4620      	mov	r0, r4
 8007546:	9305      	str	r3, [sp, #20]
 8007548:	f7ff fdf8 	bl	800713c <strtoul>
 800754c:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
 8007550:	9b05      	ldr	r3, [sp, #20]
 8007552:	f8ad 0026 	strh.w	r0, [sp, #38]	; 0x26
 8007556:	45a0      	cmp	r8, r4
 8007558:	d114      	bne.n	8007584 <_tzset_unlocked_r+0x2c0>
 800755a:	234d      	movs	r3, #77	; 0x4d
 800755c:	f1b9 0f00 	cmp.w	r9, #0
 8007560:	d107      	bne.n	8007572 <_tzset_unlocked_r+0x2ae>
 8007562:	722b      	strb	r3, [r5, #8]
 8007564:	2103      	movs	r1, #3
 8007566:	2302      	movs	r3, #2
 8007568:	e9c5 1303 	strd	r1, r3, [r5, #12]
 800756c:	f8c5 9014 	str.w	r9, [r5, #20]
 8007570:	e791      	b.n	8007496 <_tzset_unlocked_r+0x1d2>
 8007572:	f885 3030 	strb.w	r3, [r5, #48]	; 0x30
 8007576:	220b      	movs	r2, #11
 8007578:	2301      	movs	r3, #1
 800757a:	e9c5 230d 	strd	r2, r3, [r5, #52]	; 0x34
 800757e:	2300      	movs	r3, #0
 8007580:	63eb      	str	r3, [r5, #60]	; 0x3c
 8007582:	e788      	b.n	8007496 <_tzset_unlocked_r+0x1d2>
 8007584:	b280      	uxth	r0, r0
 8007586:	723b      	strb	r3, [r7, #8]
 8007588:	6178      	str	r0, [r7, #20]
 800758a:	e784      	b.n	8007496 <_tzset_unlocked_r+0x1d2>
 800758c:	0800ad1a 	.word	0x0800ad1a
 8007590:	20000628 	.word	0x20000628
 8007594:	20000630 	.word	0x20000630
 8007598:	0800ad1d 	.word	0x0800ad1d
 800759c:	2000062c 	.word	0x2000062c
 80075a0:	20000078 	.word	0x20000078
 80075a4:	2000061b 	.word	0x2000061b
 80075a8:	0800ad21 	.word	0x0800ad21
 80075ac:	0800ad44 	.word	0x0800ad44
 80075b0:	0800ad30 	.word	0x0800ad30
 80075b4:	0800ad43 	.word	0x0800ad43
 80075b8:	20000610 	.word	0x20000610

080075bc <__assert_func>:
 80075bc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80075be:	4614      	mov	r4, r2
 80075c0:	461a      	mov	r2, r3
 80075c2:	4b09      	ldr	r3, [pc, #36]	; (80075e8 <__assert_func+0x2c>)
 80075c4:	681b      	ldr	r3, [r3, #0]
 80075c6:	4605      	mov	r5, r0
 80075c8:	68d8      	ldr	r0, [r3, #12]
 80075ca:	b14c      	cbz	r4, 80075e0 <__assert_func+0x24>
 80075cc:	4b07      	ldr	r3, [pc, #28]	; (80075ec <__assert_func+0x30>)
 80075ce:	9100      	str	r1, [sp, #0]
 80075d0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80075d4:	4906      	ldr	r1, [pc, #24]	; (80075f0 <__assert_func+0x34>)
 80075d6:	462b      	mov	r3, r5
 80075d8:	f000 fe9a 	bl	8008310 <fiprintf>
 80075dc:	f7fe fafd 	bl	8005bda <abort>
 80075e0:	4b04      	ldr	r3, [pc, #16]	; (80075f4 <__assert_func+0x38>)
 80075e2:	461c      	mov	r4, r3
 80075e4:	e7f3      	b.n	80075ce <__assert_func+0x12>
 80075e6:	bf00      	nop
 80075e8:	20000014 	.word	0x20000014
 80075ec:	0800ad56 	.word	0x0800ad56
 80075f0:	0800ad63 	.word	0x0800ad63
 80075f4:	0800ad91 	.word	0x0800ad91

080075f8 <div>:
 80075f8:	2900      	cmp	r1, #0
 80075fa:	b510      	push	{r4, lr}
 80075fc:	fb91 f4f2 	sdiv	r4, r1, r2
 8007600:	fb02 1314 	mls	r3, r2, r4, r1
 8007604:	db06      	blt.n	8007614 <div+0x1c>
 8007606:	2b00      	cmp	r3, #0
 8007608:	da01      	bge.n	800760e <div+0x16>
 800760a:	3401      	adds	r4, #1
 800760c:	1a9b      	subs	r3, r3, r2
 800760e:	e9c0 4300 	strd	r4, r3, [r0]
 8007612:	bd10      	pop	{r4, pc}
 8007614:	2b00      	cmp	r3, #0
 8007616:	bfc4      	itt	gt
 8007618:	f104 34ff 	addgt.w	r4, r4, #4294967295
 800761c:	189b      	addgt	r3, r3, r2
 800761e:	e7f6      	b.n	800760e <div+0x16>

08007620 <quorem>:
 8007620:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007624:	6903      	ldr	r3, [r0, #16]
 8007626:	690c      	ldr	r4, [r1, #16]
 8007628:	42a3      	cmp	r3, r4
 800762a:	4607      	mov	r7, r0
 800762c:	f2c0 8081 	blt.w	8007732 <quorem+0x112>
 8007630:	3c01      	subs	r4, #1
 8007632:	f101 0814 	add.w	r8, r1, #20
 8007636:	f100 0514 	add.w	r5, r0, #20
 800763a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800763e:	9301      	str	r3, [sp, #4]
 8007640:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007644:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007648:	3301      	adds	r3, #1
 800764a:	429a      	cmp	r2, r3
 800764c:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8007650:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8007654:	fbb2 f6f3 	udiv	r6, r2, r3
 8007658:	d331      	bcc.n	80076be <quorem+0x9e>
 800765a:	f04f 0e00 	mov.w	lr, #0
 800765e:	4640      	mov	r0, r8
 8007660:	46ac      	mov	ip, r5
 8007662:	46f2      	mov	sl, lr
 8007664:	f850 2b04 	ldr.w	r2, [r0], #4
 8007668:	b293      	uxth	r3, r2
 800766a:	fb06 e303 	mla	r3, r6, r3, lr
 800766e:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8007672:	b29b      	uxth	r3, r3
 8007674:	ebaa 0303 	sub.w	r3, sl, r3
 8007678:	0c12      	lsrs	r2, r2, #16
 800767a:	f8dc a000 	ldr.w	sl, [ip]
 800767e:	fb06 e202 	mla	r2, r6, r2, lr
 8007682:	fa13 f38a 	uxtah	r3, r3, sl
 8007686:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800768a:	fa1f fa82 	uxth.w	sl, r2
 800768e:	f8dc 2000 	ldr.w	r2, [ip]
 8007692:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 8007696:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800769a:	b29b      	uxth	r3, r3
 800769c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80076a0:	4581      	cmp	r9, r0
 80076a2:	f84c 3b04 	str.w	r3, [ip], #4
 80076a6:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80076aa:	d2db      	bcs.n	8007664 <quorem+0x44>
 80076ac:	f855 300b 	ldr.w	r3, [r5, fp]
 80076b0:	b92b      	cbnz	r3, 80076be <quorem+0x9e>
 80076b2:	9b01      	ldr	r3, [sp, #4]
 80076b4:	3b04      	subs	r3, #4
 80076b6:	429d      	cmp	r5, r3
 80076b8:	461a      	mov	r2, r3
 80076ba:	d32e      	bcc.n	800771a <quorem+0xfa>
 80076bc:	613c      	str	r4, [r7, #16]
 80076be:	4638      	mov	r0, r7
 80076c0:	f001 f9d4 	bl	8008a6c <__mcmp>
 80076c4:	2800      	cmp	r0, #0
 80076c6:	db24      	blt.n	8007712 <quorem+0xf2>
 80076c8:	3601      	adds	r6, #1
 80076ca:	4628      	mov	r0, r5
 80076cc:	f04f 0c00 	mov.w	ip, #0
 80076d0:	f858 2b04 	ldr.w	r2, [r8], #4
 80076d4:	f8d0 e000 	ldr.w	lr, [r0]
 80076d8:	b293      	uxth	r3, r2
 80076da:	ebac 0303 	sub.w	r3, ip, r3
 80076de:	0c12      	lsrs	r2, r2, #16
 80076e0:	fa13 f38e 	uxtah	r3, r3, lr
 80076e4:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80076e8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80076ec:	b29b      	uxth	r3, r3
 80076ee:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80076f2:	45c1      	cmp	r9, r8
 80076f4:	f840 3b04 	str.w	r3, [r0], #4
 80076f8:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80076fc:	d2e8      	bcs.n	80076d0 <quorem+0xb0>
 80076fe:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007702:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007706:	b922      	cbnz	r2, 8007712 <quorem+0xf2>
 8007708:	3b04      	subs	r3, #4
 800770a:	429d      	cmp	r5, r3
 800770c:	461a      	mov	r2, r3
 800770e:	d30a      	bcc.n	8007726 <quorem+0x106>
 8007710:	613c      	str	r4, [r7, #16]
 8007712:	4630      	mov	r0, r6
 8007714:	b003      	add	sp, #12
 8007716:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800771a:	6812      	ldr	r2, [r2, #0]
 800771c:	3b04      	subs	r3, #4
 800771e:	2a00      	cmp	r2, #0
 8007720:	d1cc      	bne.n	80076bc <quorem+0x9c>
 8007722:	3c01      	subs	r4, #1
 8007724:	e7c7      	b.n	80076b6 <quorem+0x96>
 8007726:	6812      	ldr	r2, [r2, #0]
 8007728:	3b04      	subs	r3, #4
 800772a:	2a00      	cmp	r2, #0
 800772c:	d1f0      	bne.n	8007710 <quorem+0xf0>
 800772e:	3c01      	subs	r4, #1
 8007730:	e7eb      	b.n	800770a <quorem+0xea>
 8007732:	2000      	movs	r0, #0
 8007734:	e7ee      	b.n	8007714 <quorem+0xf4>
	...

08007738 <_dtoa_r>:
 8007738:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800773c:	ed2d 8b02 	vpush	{d8}
 8007740:	ec57 6b10 	vmov	r6, r7, d0
 8007744:	b095      	sub	sp, #84	; 0x54
 8007746:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8007748:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800774c:	9105      	str	r1, [sp, #20]
 800774e:	e9cd 6702 	strd	r6, r7, [sp, #8]
 8007752:	4604      	mov	r4, r0
 8007754:	9209      	str	r2, [sp, #36]	; 0x24
 8007756:	930f      	str	r3, [sp, #60]	; 0x3c
 8007758:	b975      	cbnz	r5, 8007778 <_dtoa_r+0x40>
 800775a:	2010      	movs	r0, #16
 800775c:	f7fe fb8a 	bl	8005e74 <malloc>
 8007760:	4602      	mov	r2, r0
 8007762:	6260      	str	r0, [r4, #36]	; 0x24
 8007764:	b920      	cbnz	r0, 8007770 <_dtoa_r+0x38>
 8007766:	4bb2      	ldr	r3, [pc, #712]	; (8007a30 <_dtoa_r+0x2f8>)
 8007768:	21ea      	movs	r1, #234	; 0xea
 800776a:	48b2      	ldr	r0, [pc, #712]	; (8007a34 <_dtoa_r+0x2fc>)
 800776c:	f7ff ff26 	bl	80075bc <__assert_func>
 8007770:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8007774:	6005      	str	r5, [r0, #0]
 8007776:	60c5      	str	r5, [r0, #12]
 8007778:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800777a:	6819      	ldr	r1, [r3, #0]
 800777c:	b151      	cbz	r1, 8007794 <_dtoa_r+0x5c>
 800777e:	685a      	ldr	r2, [r3, #4]
 8007780:	604a      	str	r2, [r1, #4]
 8007782:	2301      	movs	r3, #1
 8007784:	4093      	lsls	r3, r2
 8007786:	608b      	str	r3, [r1, #8]
 8007788:	4620      	mov	r0, r4
 800778a:	f000 ff31 	bl	80085f0 <_Bfree>
 800778e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007790:	2200      	movs	r2, #0
 8007792:	601a      	str	r2, [r3, #0]
 8007794:	1e3b      	subs	r3, r7, #0
 8007796:	bfb9      	ittee	lt
 8007798:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800779c:	9303      	strlt	r3, [sp, #12]
 800779e:	2300      	movge	r3, #0
 80077a0:	f8c8 3000 	strge.w	r3, [r8]
 80077a4:	f8dd 900c 	ldr.w	r9, [sp, #12]
 80077a8:	4ba3      	ldr	r3, [pc, #652]	; (8007a38 <_dtoa_r+0x300>)
 80077aa:	bfbc      	itt	lt
 80077ac:	2201      	movlt	r2, #1
 80077ae:	f8c8 2000 	strlt.w	r2, [r8]
 80077b2:	ea33 0309 	bics.w	r3, r3, r9
 80077b6:	d11b      	bne.n	80077f0 <_dtoa_r+0xb8>
 80077b8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80077ba:	f242 730f 	movw	r3, #9999	; 0x270f
 80077be:	6013      	str	r3, [r2, #0]
 80077c0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80077c4:	4333      	orrs	r3, r6
 80077c6:	f000 857a 	beq.w	80082be <_dtoa_r+0xb86>
 80077ca:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80077cc:	b963      	cbnz	r3, 80077e8 <_dtoa_r+0xb0>
 80077ce:	4b9b      	ldr	r3, [pc, #620]	; (8007a3c <_dtoa_r+0x304>)
 80077d0:	e024      	b.n	800781c <_dtoa_r+0xe4>
 80077d2:	4b9b      	ldr	r3, [pc, #620]	; (8007a40 <_dtoa_r+0x308>)
 80077d4:	9300      	str	r3, [sp, #0]
 80077d6:	3308      	adds	r3, #8
 80077d8:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80077da:	6013      	str	r3, [r2, #0]
 80077dc:	9800      	ldr	r0, [sp, #0]
 80077de:	b015      	add	sp, #84	; 0x54
 80077e0:	ecbd 8b02 	vpop	{d8}
 80077e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80077e8:	4b94      	ldr	r3, [pc, #592]	; (8007a3c <_dtoa_r+0x304>)
 80077ea:	9300      	str	r3, [sp, #0]
 80077ec:	3303      	adds	r3, #3
 80077ee:	e7f3      	b.n	80077d8 <_dtoa_r+0xa0>
 80077f0:	ed9d 7b02 	vldr	d7, [sp, #8]
 80077f4:	2200      	movs	r2, #0
 80077f6:	ec51 0b17 	vmov	r0, r1, d7
 80077fa:	2300      	movs	r3, #0
 80077fc:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8007800:	f7f9 f992 	bl	8000b28 <__aeabi_dcmpeq>
 8007804:	4680      	mov	r8, r0
 8007806:	b158      	cbz	r0, 8007820 <_dtoa_r+0xe8>
 8007808:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800780a:	2301      	movs	r3, #1
 800780c:	6013      	str	r3, [r2, #0]
 800780e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007810:	2b00      	cmp	r3, #0
 8007812:	f000 8551 	beq.w	80082b8 <_dtoa_r+0xb80>
 8007816:	488b      	ldr	r0, [pc, #556]	; (8007a44 <_dtoa_r+0x30c>)
 8007818:	6018      	str	r0, [r3, #0]
 800781a:	1e43      	subs	r3, r0, #1
 800781c:	9300      	str	r3, [sp, #0]
 800781e:	e7dd      	b.n	80077dc <_dtoa_r+0xa4>
 8007820:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 8007824:	aa12      	add	r2, sp, #72	; 0x48
 8007826:	a913      	add	r1, sp, #76	; 0x4c
 8007828:	4620      	mov	r0, r4
 800782a:	f001 f9c3 	bl	8008bb4 <__d2b>
 800782e:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8007832:	4683      	mov	fp, r0
 8007834:	2d00      	cmp	r5, #0
 8007836:	d07c      	beq.n	8007932 <_dtoa_r+0x1fa>
 8007838:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800783a:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 800783e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007842:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 8007846:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800784a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800784e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8007852:	4b7d      	ldr	r3, [pc, #500]	; (8007a48 <_dtoa_r+0x310>)
 8007854:	2200      	movs	r2, #0
 8007856:	4630      	mov	r0, r6
 8007858:	4639      	mov	r1, r7
 800785a:	f7f8 fd45 	bl	80002e8 <__aeabi_dsub>
 800785e:	a36e      	add	r3, pc, #440	; (adr r3, 8007a18 <_dtoa_r+0x2e0>)
 8007860:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007864:	f7f8 fef8 	bl	8000658 <__aeabi_dmul>
 8007868:	a36d      	add	r3, pc, #436	; (adr r3, 8007a20 <_dtoa_r+0x2e8>)
 800786a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800786e:	f7f8 fd3d 	bl	80002ec <__adddf3>
 8007872:	4606      	mov	r6, r0
 8007874:	4628      	mov	r0, r5
 8007876:	460f      	mov	r7, r1
 8007878:	f7f8 fe84 	bl	8000584 <__aeabi_i2d>
 800787c:	a36a      	add	r3, pc, #424	; (adr r3, 8007a28 <_dtoa_r+0x2f0>)
 800787e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007882:	f7f8 fee9 	bl	8000658 <__aeabi_dmul>
 8007886:	4602      	mov	r2, r0
 8007888:	460b      	mov	r3, r1
 800788a:	4630      	mov	r0, r6
 800788c:	4639      	mov	r1, r7
 800788e:	f7f8 fd2d 	bl	80002ec <__adddf3>
 8007892:	4606      	mov	r6, r0
 8007894:	460f      	mov	r7, r1
 8007896:	f7f9 f98f 	bl	8000bb8 <__aeabi_d2iz>
 800789a:	2200      	movs	r2, #0
 800789c:	4682      	mov	sl, r0
 800789e:	2300      	movs	r3, #0
 80078a0:	4630      	mov	r0, r6
 80078a2:	4639      	mov	r1, r7
 80078a4:	f7f9 f94a 	bl	8000b3c <__aeabi_dcmplt>
 80078a8:	b148      	cbz	r0, 80078be <_dtoa_r+0x186>
 80078aa:	4650      	mov	r0, sl
 80078ac:	f7f8 fe6a 	bl	8000584 <__aeabi_i2d>
 80078b0:	4632      	mov	r2, r6
 80078b2:	463b      	mov	r3, r7
 80078b4:	f7f9 f938 	bl	8000b28 <__aeabi_dcmpeq>
 80078b8:	b908      	cbnz	r0, 80078be <_dtoa_r+0x186>
 80078ba:	f10a 3aff 	add.w	sl, sl, #4294967295
 80078be:	f1ba 0f16 	cmp.w	sl, #22
 80078c2:	d854      	bhi.n	800796e <_dtoa_r+0x236>
 80078c4:	4b61      	ldr	r3, [pc, #388]	; (8007a4c <_dtoa_r+0x314>)
 80078c6:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80078ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80078ce:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80078d2:	f7f9 f933 	bl	8000b3c <__aeabi_dcmplt>
 80078d6:	2800      	cmp	r0, #0
 80078d8:	d04b      	beq.n	8007972 <_dtoa_r+0x23a>
 80078da:	f10a 3aff 	add.w	sl, sl, #4294967295
 80078de:	2300      	movs	r3, #0
 80078e0:	930e      	str	r3, [sp, #56]	; 0x38
 80078e2:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80078e4:	1b5d      	subs	r5, r3, r5
 80078e6:	1e6b      	subs	r3, r5, #1
 80078e8:	9304      	str	r3, [sp, #16]
 80078ea:	bf43      	ittte	mi
 80078ec:	2300      	movmi	r3, #0
 80078ee:	f1c5 0801 	rsbmi	r8, r5, #1
 80078f2:	9304      	strmi	r3, [sp, #16]
 80078f4:	f04f 0800 	movpl.w	r8, #0
 80078f8:	f1ba 0f00 	cmp.w	sl, #0
 80078fc:	db3b      	blt.n	8007976 <_dtoa_r+0x23e>
 80078fe:	9b04      	ldr	r3, [sp, #16]
 8007900:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 8007904:	4453      	add	r3, sl
 8007906:	9304      	str	r3, [sp, #16]
 8007908:	2300      	movs	r3, #0
 800790a:	9306      	str	r3, [sp, #24]
 800790c:	9b05      	ldr	r3, [sp, #20]
 800790e:	2b09      	cmp	r3, #9
 8007910:	d869      	bhi.n	80079e6 <_dtoa_r+0x2ae>
 8007912:	2b05      	cmp	r3, #5
 8007914:	bfc4      	itt	gt
 8007916:	3b04      	subgt	r3, #4
 8007918:	9305      	strgt	r3, [sp, #20]
 800791a:	9b05      	ldr	r3, [sp, #20]
 800791c:	f1a3 0302 	sub.w	r3, r3, #2
 8007920:	bfcc      	ite	gt
 8007922:	2500      	movgt	r5, #0
 8007924:	2501      	movle	r5, #1
 8007926:	2b03      	cmp	r3, #3
 8007928:	d869      	bhi.n	80079fe <_dtoa_r+0x2c6>
 800792a:	e8df f003 	tbb	[pc, r3]
 800792e:	4e2c      	.short	0x4e2c
 8007930:	5a4c      	.short	0x5a4c
 8007932:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 8007936:	441d      	add	r5, r3
 8007938:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800793c:	2b20      	cmp	r3, #32
 800793e:	bfc1      	itttt	gt
 8007940:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8007944:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8007948:	fa09 f303 	lslgt.w	r3, r9, r3
 800794c:	fa26 f000 	lsrgt.w	r0, r6, r0
 8007950:	bfda      	itte	le
 8007952:	f1c3 0320 	rsble	r3, r3, #32
 8007956:	fa06 f003 	lslle.w	r0, r6, r3
 800795a:	4318      	orrgt	r0, r3
 800795c:	f7f8 fe02 	bl	8000564 <__aeabi_ui2d>
 8007960:	2301      	movs	r3, #1
 8007962:	4606      	mov	r6, r0
 8007964:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8007968:	3d01      	subs	r5, #1
 800796a:	9310      	str	r3, [sp, #64]	; 0x40
 800796c:	e771      	b.n	8007852 <_dtoa_r+0x11a>
 800796e:	2301      	movs	r3, #1
 8007970:	e7b6      	b.n	80078e0 <_dtoa_r+0x1a8>
 8007972:	900e      	str	r0, [sp, #56]	; 0x38
 8007974:	e7b5      	b.n	80078e2 <_dtoa_r+0x1aa>
 8007976:	f1ca 0300 	rsb	r3, sl, #0
 800797a:	9306      	str	r3, [sp, #24]
 800797c:	2300      	movs	r3, #0
 800797e:	eba8 080a 	sub.w	r8, r8, sl
 8007982:	930d      	str	r3, [sp, #52]	; 0x34
 8007984:	e7c2      	b.n	800790c <_dtoa_r+0x1d4>
 8007986:	2300      	movs	r3, #0
 8007988:	9308      	str	r3, [sp, #32]
 800798a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800798c:	2b00      	cmp	r3, #0
 800798e:	dc39      	bgt.n	8007a04 <_dtoa_r+0x2cc>
 8007990:	f04f 0901 	mov.w	r9, #1
 8007994:	f8cd 9004 	str.w	r9, [sp, #4]
 8007998:	464b      	mov	r3, r9
 800799a:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 800799e:	6a60      	ldr	r0, [r4, #36]	; 0x24
 80079a0:	2200      	movs	r2, #0
 80079a2:	6042      	str	r2, [r0, #4]
 80079a4:	2204      	movs	r2, #4
 80079a6:	f102 0614 	add.w	r6, r2, #20
 80079aa:	429e      	cmp	r6, r3
 80079ac:	6841      	ldr	r1, [r0, #4]
 80079ae:	d92f      	bls.n	8007a10 <_dtoa_r+0x2d8>
 80079b0:	4620      	mov	r0, r4
 80079b2:	f000 fddd 	bl	8008570 <_Balloc>
 80079b6:	9000      	str	r0, [sp, #0]
 80079b8:	2800      	cmp	r0, #0
 80079ba:	d14b      	bne.n	8007a54 <_dtoa_r+0x31c>
 80079bc:	4b24      	ldr	r3, [pc, #144]	; (8007a50 <_dtoa_r+0x318>)
 80079be:	4602      	mov	r2, r0
 80079c0:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80079c4:	e6d1      	b.n	800776a <_dtoa_r+0x32>
 80079c6:	2301      	movs	r3, #1
 80079c8:	e7de      	b.n	8007988 <_dtoa_r+0x250>
 80079ca:	2300      	movs	r3, #0
 80079cc:	9308      	str	r3, [sp, #32]
 80079ce:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80079d0:	eb0a 0903 	add.w	r9, sl, r3
 80079d4:	f109 0301 	add.w	r3, r9, #1
 80079d8:	2b01      	cmp	r3, #1
 80079da:	9301      	str	r3, [sp, #4]
 80079dc:	bfb8      	it	lt
 80079de:	2301      	movlt	r3, #1
 80079e0:	e7dd      	b.n	800799e <_dtoa_r+0x266>
 80079e2:	2301      	movs	r3, #1
 80079e4:	e7f2      	b.n	80079cc <_dtoa_r+0x294>
 80079e6:	2501      	movs	r5, #1
 80079e8:	2300      	movs	r3, #0
 80079ea:	9305      	str	r3, [sp, #20]
 80079ec:	9508      	str	r5, [sp, #32]
 80079ee:	f04f 39ff 	mov.w	r9, #4294967295
 80079f2:	2200      	movs	r2, #0
 80079f4:	f8cd 9004 	str.w	r9, [sp, #4]
 80079f8:	2312      	movs	r3, #18
 80079fa:	9209      	str	r2, [sp, #36]	; 0x24
 80079fc:	e7cf      	b.n	800799e <_dtoa_r+0x266>
 80079fe:	2301      	movs	r3, #1
 8007a00:	9308      	str	r3, [sp, #32]
 8007a02:	e7f4      	b.n	80079ee <_dtoa_r+0x2b6>
 8007a04:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8007a08:	f8cd 9004 	str.w	r9, [sp, #4]
 8007a0c:	464b      	mov	r3, r9
 8007a0e:	e7c6      	b.n	800799e <_dtoa_r+0x266>
 8007a10:	3101      	adds	r1, #1
 8007a12:	6041      	str	r1, [r0, #4]
 8007a14:	0052      	lsls	r2, r2, #1
 8007a16:	e7c6      	b.n	80079a6 <_dtoa_r+0x26e>
 8007a18:	636f4361 	.word	0x636f4361
 8007a1c:	3fd287a7 	.word	0x3fd287a7
 8007a20:	8b60c8b3 	.word	0x8b60c8b3
 8007a24:	3fc68a28 	.word	0x3fc68a28
 8007a28:	509f79fb 	.word	0x509f79fb
 8007a2c:	3fd34413 	.word	0x3fd34413
 8007a30:	0800abb0 	.word	0x0800abb0
 8007a34:	0800aea0 	.word	0x0800aea0
 8007a38:	7ff00000 	.word	0x7ff00000
 8007a3c:	0800ae9c 	.word	0x0800ae9c
 8007a40:	0800ae93 	.word	0x0800ae93
 8007a44:	0800b0f5 	.word	0x0800b0f5
 8007a48:	3ff80000 	.word	0x3ff80000
 8007a4c:	0800afa8 	.word	0x0800afa8
 8007a50:	0800aeff 	.word	0x0800aeff
 8007a54:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007a56:	9a00      	ldr	r2, [sp, #0]
 8007a58:	601a      	str	r2, [r3, #0]
 8007a5a:	9b01      	ldr	r3, [sp, #4]
 8007a5c:	2b0e      	cmp	r3, #14
 8007a5e:	f200 80ad 	bhi.w	8007bbc <_dtoa_r+0x484>
 8007a62:	2d00      	cmp	r5, #0
 8007a64:	f000 80aa 	beq.w	8007bbc <_dtoa_r+0x484>
 8007a68:	f1ba 0f00 	cmp.w	sl, #0
 8007a6c:	dd36      	ble.n	8007adc <_dtoa_r+0x3a4>
 8007a6e:	4ac3      	ldr	r2, [pc, #780]	; (8007d7c <_dtoa_r+0x644>)
 8007a70:	f00a 030f 	and.w	r3, sl, #15
 8007a74:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8007a78:	ed93 7b00 	vldr	d7, [r3]
 8007a7c:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8007a80:	ea4f 172a 	mov.w	r7, sl, asr #4
 8007a84:	eeb0 8a47 	vmov.f32	s16, s14
 8007a88:	eef0 8a67 	vmov.f32	s17, s15
 8007a8c:	d016      	beq.n	8007abc <_dtoa_r+0x384>
 8007a8e:	4bbc      	ldr	r3, [pc, #752]	; (8007d80 <_dtoa_r+0x648>)
 8007a90:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8007a94:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007a98:	f7f8 ff08 	bl	80008ac <__aeabi_ddiv>
 8007a9c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007aa0:	f007 070f 	and.w	r7, r7, #15
 8007aa4:	2503      	movs	r5, #3
 8007aa6:	4eb6      	ldr	r6, [pc, #728]	; (8007d80 <_dtoa_r+0x648>)
 8007aa8:	b957      	cbnz	r7, 8007ac0 <_dtoa_r+0x388>
 8007aaa:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007aae:	ec53 2b18 	vmov	r2, r3, d8
 8007ab2:	f7f8 fefb 	bl	80008ac <__aeabi_ddiv>
 8007ab6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007aba:	e029      	b.n	8007b10 <_dtoa_r+0x3d8>
 8007abc:	2502      	movs	r5, #2
 8007abe:	e7f2      	b.n	8007aa6 <_dtoa_r+0x36e>
 8007ac0:	07f9      	lsls	r1, r7, #31
 8007ac2:	d508      	bpl.n	8007ad6 <_dtoa_r+0x39e>
 8007ac4:	ec51 0b18 	vmov	r0, r1, d8
 8007ac8:	e9d6 2300 	ldrd	r2, r3, [r6]
 8007acc:	f7f8 fdc4 	bl	8000658 <__aeabi_dmul>
 8007ad0:	ec41 0b18 	vmov	d8, r0, r1
 8007ad4:	3501      	adds	r5, #1
 8007ad6:	107f      	asrs	r7, r7, #1
 8007ad8:	3608      	adds	r6, #8
 8007ada:	e7e5      	b.n	8007aa8 <_dtoa_r+0x370>
 8007adc:	f000 80a6 	beq.w	8007c2c <_dtoa_r+0x4f4>
 8007ae0:	f1ca 0600 	rsb	r6, sl, #0
 8007ae4:	4ba5      	ldr	r3, [pc, #660]	; (8007d7c <_dtoa_r+0x644>)
 8007ae6:	4fa6      	ldr	r7, [pc, #664]	; (8007d80 <_dtoa_r+0x648>)
 8007ae8:	f006 020f 	and.w	r2, r6, #15
 8007aec:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007af0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007af4:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8007af8:	f7f8 fdae 	bl	8000658 <__aeabi_dmul>
 8007afc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007b00:	1136      	asrs	r6, r6, #4
 8007b02:	2300      	movs	r3, #0
 8007b04:	2502      	movs	r5, #2
 8007b06:	2e00      	cmp	r6, #0
 8007b08:	f040 8085 	bne.w	8007c16 <_dtoa_r+0x4de>
 8007b0c:	2b00      	cmp	r3, #0
 8007b0e:	d1d2      	bne.n	8007ab6 <_dtoa_r+0x37e>
 8007b10:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007b12:	2b00      	cmp	r3, #0
 8007b14:	f000 808c 	beq.w	8007c30 <_dtoa_r+0x4f8>
 8007b18:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8007b1c:	4b99      	ldr	r3, [pc, #612]	; (8007d84 <_dtoa_r+0x64c>)
 8007b1e:	2200      	movs	r2, #0
 8007b20:	4630      	mov	r0, r6
 8007b22:	4639      	mov	r1, r7
 8007b24:	f7f9 f80a 	bl	8000b3c <__aeabi_dcmplt>
 8007b28:	2800      	cmp	r0, #0
 8007b2a:	f000 8081 	beq.w	8007c30 <_dtoa_r+0x4f8>
 8007b2e:	9b01      	ldr	r3, [sp, #4]
 8007b30:	2b00      	cmp	r3, #0
 8007b32:	d07d      	beq.n	8007c30 <_dtoa_r+0x4f8>
 8007b34:	f1b9 0f00 	cmp.w	r9, #0
 8007b38:	dd3c      	ble.n	8007bb4 <_dtoa_r+0x47c>
 8007b3a:	f10a 33ff 	add.w	r3, sl, #4294967295
 8007b3e:	9307      	str	r3, [sp, #28]
 8007b40:	2200      	movs	r2, #0
 8007b42:	4b91      	ldr	r3, [pc, #580]	; (8007d88 <_dtoa_r+0x650>)
 8007b44:	4630      	mov	r0, r6
 8007b46:	4639      	mov	r1, r7
 8007b48:	f7f8 fd86 	bl	8000658 <__aeabi_dmul>
 8007b4c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007b50:	3501      	adds	r5, #1
 8007b52:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 8007b56:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8007b5a:	4628      	mov	r0, r5
 8007b5c:	f7f8 fd12 	bl	8000584 <__aeabi_i2d>
 8007b60:	4632      	mov	r2, r6
 8007b62:	463b      	mov	r3, r7
 8007b64:	f7f8 fd78 	bl	8000658 <__aeabi_dmul>
 8007b68:	4b88      	ldr	r3, [pc, #544]	; (8007d8c <_dtoa_r+0x654>)
 8007b6a:	2200      	movs	r2, #0
 8007b6c:	f7f8 fbbe 	bl	80002ec <__adddf3>
 8007b70:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8007b74:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007b78:	9303      	str	r3, [sp, #12]
 8007b7a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007b7c:	2b00      	cmp	r3, #0
 8007b7e:	d15c      	bne.n	8007c3a <_dtoa_r+0x502>
 8007b80:	4b83      	ldr	r3, [pc, #524]	; (8007d90 <_dtoa_r+0x658>)
 8007b82:	2200      	movs	r2, #0
 8007b84:	4630      	mov	r0, r6
 8007b86:	4639      	mov	r1, r7
 8007b88:	f7f8 fbae 	bl	80002e8 <__aeabi_dsub>
 8007b8c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007b90:	4606      	mov	r6, r0
 8007b92:	460f      	mov	r7, r1
 8007b94:	f7f8 fff0 	bl	8000b78 <__aeabi_dcmpgt>
 8007b98:	2800      	cmp	r0, #0
 8007b9a:	f040 8296 	bne.w	80080ca <_dtoa_r+0x992>
 8007b9e:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8007ba2:	4630      	mov	r0, r6
 8007ba4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007ba8:	4639      	mov	r1, r7
 8007baa:	f7f8 ffc7 	bl	8000b3c <__aeabi_dcmplt>
 8007bae:	2800      	cmp	r0, #0
 8007bb0:	f040 8288 	bne.w	80080c4 <_dtoa_r+0x98c>
 8007bb4:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8007bb8:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8007bbc:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8007bbe:	2b00      	cmp	r3, #0
 8007bc0:	f2c0 8158 	blt.w	8007e74 <_dtoa_r+0x73c>
 8007bc4:	f1ba 0f0e 	cmp.w	sl, #14
 8007bc8:	f300 8154 	bgt.w	8007e74 <_dtoa_r+0x73c>
 8007bcc:	4b6b      	ldr	r3, [pc, #428]	; (8007d7c <_dtoa_r+0x644>)
 8007bce:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8007bd2:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007bd6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007bd8:	2b00      	cmp	r3, #0
 8007bda:	f280 80e3 	bge.w	8007da4 <_dtoa_r+0x66c>
 8007bde:	9b01      	ldr	r3, [sp, #4]
 8007be0:	2b00      	cmp	r3, #0
 8007be2:	f300 80df 	bgt.w	8007da4 <_dtoa_r+0x66c>
 8007be6:	f040 826d 	bne.w	80080c4 <_dtoa_r+0x98c>
 8007bea:	4b69      	ldr	r3, [pc, #420]	; (8007d90 <_dtoa_r+0x658>)
 8007bec:	2200      	movs	r2, #0
 8007bee:	4640      	mov	r0, r8
 8007bf0:	4649      	mov	r1, r9
 8007bf2:	f7f8 fd31 	bl	8000658 <__aeabi_dmul>
 8007bf6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007bfa:	f7f8 ffb3 	bl	8000b64 <__aeabi_dcmpge>
 8007bfe:	9e01      	ldr	r6, [sp, #4]
 8007c00:	4637      	mov	r7, r6
 8007c02:	2800      	cmp	r0, #0
 8007c04:	f040 8243 	bne.w	800808e <_dtoa_r+0x956>
 8007c08:	9d00      	ldr	r5, [sp, #0]
 8007c0a:	2331      	movs	r3, #49	; 0x31
 8007c0c:	f805 3b01 	strb.w	r3, [r5], #1
 8007c10:	f10a 0a01 	add.w	sl, sl, #1
 8007c14:	e23f      	b.n	8008096 <_dtoa_r+0x95e>
 8007c16:	07f2      	lsls	r2, r6, #31
 8007c18:	d505      	bpl.n	8007c26 <_dtoa_r+0x4ee>
 8007c1a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007c1e:	f7f8 fd1b 	bl	8000658 <__aeabi_dmul>
 8007c22:	3501      	adds	r5, #1
 8007c24:	2301      	movs	r3, #1
 8007c26:	1076      	asrs	r6, r6, #1
 8007c28:	3708      	adds	r7, #8
 8007c2a:	e76c      	b.n	8007b06 <_dtoa_r+0x3ce>
 8007c2c:	2502      	movs	r5, #2
 8007c2e:	e76f      	b.n	8007b10 <_dtoa_r+0x3d8>
 8007c30:	9b01      	ldr	r3, [sp, #4]
 8007c32:	f8cd a01c 	str.w	sl, [sp, #28]
 8007c36:	930c      	str	r3, [sp, #48]	; 0x30
 8007c38:	e78d      	b.n	8007b56 <_dtoa_r+0x41e>
 8007c3a:	9900      	ldr	r1, [sp, #0]
 8007c3c:	980c      	ldr	r0, [sp, #48]	; 0x30
 8007c3e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007c40:	4b4e      	ldr	r3, [pc, #312]	; (8007d7c <_dtoa_r+0x644>)
 8007c42:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007c46:	4401      	add	r1, r0
 8007c48:	9102      	str	r1, [sp, #8]
 8007c4a:	9908      	ldr	r1, [sp, #32]
 8007c4c:	eeb0 8a47 	vmov.f32	s16, s14
 8007c50:	eef0 8a67 	vmov.f32	s17, s15
 8007c54:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007c58:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007c5c:	2900      	cmp	r1, #0
 8007c5e:	d045      	beq.n	8007cec <_dtoa_r+0x5b4>
 8007c60:	494c      	ldr	r1, [pc, #304]	; (8007d94 <_dtoa_r+0x65c>)
 8007c62:	2000      	movs	r0, #0
 8007c64:	f7f8 fe22 	bl	80008ac <__aeabi_ddiv>
 8007c68:	ec53 2b18 	vmov	r2, r3, d8
 8007c6c:	f7f8 fb3c 	bl	80002e8 <__aeabi_dsub>
 8007c70:	9d00      	ldr	r5, [sp, #0]
 8007c72:	ec41 0b18 	vmov	d8, r0, r1
 8007c76:	4639      	mov	r1, r7
 8007c78:	4630      	mov	r0, r6
 8007c7a:	f7f8 ff9d 	bl	8000bb8 <__aeabi_d2iz>
 8007c7e:	900c      	str	r0, [sp, #48]	; 0x30
 8007c80:	f7f8 fc80 	bl	8000584 <__aeabi_i2d>
 8007c84:	4602      	mov	r2, r0
 8007c86:	460b      	mov	r3, r1
 8007c88:	4630      	mov	r0, r6
 8007c8a:	4639      	mov	r1, r7
 8007c8c:	f7f8 fb2c 	bl	80002e8 <__aeabi_dsub>
 8007c90:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007c92:	3330      	adds	r3, #48	; 0x30
 8007c94:	f805 3b01 	strb.w	r3, [r5], #1
 8007c98:	ec53 2b18 	vmov	r2, r3, d8
 8007c9c:	4606      	mov	r6, r0
 8007c9e:	460f      	mov	r7, r1
 8007ca0:	f7f8 ff4c 	bl	8000b3c <__aeabi_dcmplt>
 8007ca4:	2800      	cmp	r0, #0
 8007ca6:	d165      	bne.n	8007d74 <_dtoa_r+0x63c>
 8007ca8:	4632      	mov	r2, r6
 8007caa:	463b      	mov	r3, r7
 8007cac:	4935      	ldr	r1, [pc, #212]	; (8007d84 <_dtoa_r+0x64c>)
 8007cae:	2000      	movs	r0, #0
 8007cb0:	f7f8 fb1a 	bl	80002e8 <__aeabi_dsub>
 8007cb4:	ec53 2b18 	vmov	r2, r3, d8
 8007cb8:	f7f8 ff40 	bl	8000b3c <__aeabi_dcmplt>
 8007cbc:	2800      	cmp	r0, #0
 8007cbe:	f040 80b9 	bne.w	8007e34 <_dtoa_r+0x6fc>
 8007cc2:	9b02      	ldr	r3, [sp, #8]
 8007cc4:	429d      	cmp	r5, r3
 8007cc6:	f43f af75 	beq.w	8007bb4 <_dtoa_r+0x47c>
 8007cca:	4b2f      	ldr	r3, [pc, #188]	; (8007d88 <_dtoa_r+0x650>)
 8007ccc:	ec51 0b18 	vmov	r0, r1, d8
 8007cd0:	2200      	movs	r2, #0
 8007cd2:	f7f8 fcc1 	bl	8000658 <__aeabi_dmul>
 8007cd6:	4b2c      	ldr	r3, [pc, #176]	; (8007d88 <_dtoa_r+0x650>)
 8007cd8:	ec41 0b18 	vmov	d8, r0, r1
 8007cdc:	2200      	movs	r2, #0
 8007cde:	4630      	mov	r0, r6
 8007ce0:	4639      	mov	r1, r7
 8007ce2:	f7f8 fcb9 	bl	8000658 <__aeabi_dmul>
 8007ce6:	4606      	mov	r6, r0
 8007ce8:	460f      	mov	r7, r1
 8007cea:	e7c4      	b.n	8007c76 <_dtoa_r+0x53e>
 8007cec:	ec51 0b17 	vmov	r0, r1, d7
 8007cf0:	f7f8 fcb2 	bl	8000658 <__aeabi_dmul>
 8007cf4:	9b02      	ldr	r3, [sp, #8]
 8007cf6:	9d00      	ldr	r5, [sp, #0]
 8007cf8:	930c      	str	r3, [sp, #48]	; 0x30
 8007cfa:	ec41 0b18 	vmov	d8, r0, r1
 8007cfe:	4639      	mov	r1, r7
 8007d00:	4630      	mov	r0, r6
 8007d02:	f7f8 ff59 	bl	8000bb8 <__aeabi_d2iz>
 8007d06:	9011      	str	r0, [sp, #68]	; 0x44
 8007d08:	f7f8 fc3c 	bl	8000584 <__aeabi_i2d>
 8007d0c:	4602      	mov	r2, r0
 8007d0e:	460b      	mov	r3, r1
 8007d10:	4630      	mov	r0, r6
 8007d12:	4639      	mov	r1, r7
 8007d14:	f7f8 fae8 	bl	80002e8 <__aeabi_dsub>
 8007d18:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007d1a:	3330      	adds	r3, #48	; 0x30
 8007d1c:	f805 3b01 	strb.w	r3, [r5], #1
 8007d20:	9b02      	ldr	r3, [sp, #8]
 8007d22:	429d      	cmp	r5, r3
 8007d24:	4606      	mov	r6, r0
 8007d26:	460f      	mov	r7, r1
 8007d28:	f04f 0200 	mov.w	r2, #0
 8007d2c:	d134      	bne.n	8007d98 <_dtoa_r+0x660>
 8007d2e:	4b19      	ldr	r3, [pc, #100]	; (8007d94 <_dtoa_r+0x65c>)
 8007d30:	ec51 0b18 	vmov	r0, r1, d8
 8007d34:	f7f8 fada 	bl	80002ec <__adddf3>
 8007d38:	4602      	mov	r2, r0
 8007d3a:	460b      	mov	r3, r1
 8007d3c:	4630      	mov	r0, r6
 8007d3e:	4639      	mov	r1, r7
 8007d40:	f7f8 ff1a 	bl	8000b78 <__aeabi_dcmpgt>
 8007d44:	2800      	cmp	r0, #0
 8007d46:	d175      	bne.n	8007e34 <_dtoa_r+0x6fc>
 8007d48:	ec53 2b18 	vmov	r2, r3, d8
 8007d4c:	4911      	ldr	r1, [pc, #68]	; (8007d94 <_dtoa_r+0x65c>)
 8007d4e:	2000      	movs	r0, #0
 8007d50:	f7f8 faca 	bl	80002e8 <__aeabi_dsub>
 8007d54:	4602      	mov	r2, r0
 8007d56:	460b      	mov	r3, r1
 8007d58:	4630      	mov	r0, r6
 8007d5a:	4639      	mov	r1, r7
 8007d5c:	f7f8 feee 	bl	8000b3c <__aeabi_dcmplt>
 8007d60:	2800      	cmp	r0, #0
 8007d62:	f43f af27 	beq.w	8007bb4 <_dtoa_r+0x47c>
 8007d66:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8007d68:	1e6b      	subs	r3, r5, #1
 8007d6a:	930c      	str	r3, [sp, #48]	; 0x30
 8007d6c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8007d70:	2b30      	cmp	r3, #48	; 0x30
 8007d72:	d0f8      	beq.n	8007d66 <_dtoa_r+0x62e>
 8007d74:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8007d78:	e04a      	b.n	8007e10 <_dtoa_r+0x6d8>
 8007d7a:	bf00      	nop
 8007d7c:	0800afa8 	.word	0x0800afa8
 8007d80:	0800af80 	.word	0x0800af80
 8007d84:	3ff00000 	.word	0x3ff00000
 8007d88:	40240000 	.word	0x40240000
 8007d8c:	401c0000 	.word	0x401c0000
 8007d90:	40140000 	.word	0x40140000
 8007d94:	3fe00000 	.word	0x3fe00000
 8007d98:	4baf      	ldr	r3, [pc, #700]	; (8008058 <_dtoa_r+0x920>)
 8007d9a:	f7f8 fc5d 	bl	8000658 <__aeabi_dmul>
 8007d9e:	4606      	mov	r6, r0
 8007da0:	460f      	mov	r7, r1
 8007da2:	e7ac      	b.n	8007cfe <_dtoa_r+0x5c6>
 8007da4:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8007da8:	9d00      	ldr	r5, [sp, #0]
 8007daa:	4642      	mov	r2, r8
 8007dac:	464b      	mov	r3, r9
 8007dae:	4630      	mov	r0, r6
 8007db0:	4639      	mov	r1, r7
 8007db2:	f7f8 fd7b 	bl	80008ac <__aeabi_ddiv>
 8007db6:	f7f8 feff 	bl	8000bb8 <__aeabi_d2iz>
 8007dba:	9002      	str	r0, [sp, #8]
 8007dbc:	f7f8 fbe2 	bl	8000584 <__aeabi_i2d>
 8007dc0:	4642      	mov	r2, r8
 8007dc2:	464b      	mov	r3, r9
 8007dc4:	f7f8 fc48 	bl	8000658 <__aeabi_dmul>
 8007dc8:	4602      	mov	r2, r0
 8007dca:	460b      	mov	r3, r1
 8007dcc:	4630      	mov	r0, r6
 8007dce:	4639      	mov	r1, r7
 8007dd0:	f7f8 fa8a 	bl	80002e8 <__aeabi_dsub>
 8007dd4:	9e02      	ldr	r6, [sp, #8]
 8007dd6:	9f01      	ldr	r7, [sp, #4]
 8007dd8:	3630      	adds	r6, #48	; 0x30
 8007dda:	f805 6b01 	strb.w	r6, [r5], #1
 8007dde:	9e00      	ldr	r6, [sp, #0]
 8007de0:	1bae      	subs	r6, r5, r6
 8007de2:	42b7      	cmp	r7, r6
 8007de4:	4602      	mov	r2, r0
 8007de6:	460b      	mov	r3, r1
 8007de8:	d137      	bne.n	8007e5a <_dtoa_r+0x722>
 8007dea:	f7f8 fa7f 	bl	80002ec <__adddf3>
 8007dee:	4642      	mov	r2, r8
 8007df0:	464b      	mov	r3, r9
 8007df2:	4606      	mov	r6, r0
 8007df4:	460f      	mov	r7, r1
 8007df6:	f7f8 febf 	bl	8000b78 <__aeabi_dcmpgt>
 8007dfa:	b9c8      	cbnz	r0, 8007e30 <_dtoa_r+0x6f8>
 8007dfc:	4642      	mov	r2, r8
 8007dfe:	464b      	mov	r3, r9
 8007e00:	4630      	mov	r0, r6
 8007e02:	4639      	mov	r1, r7
 8007e04:	f7f8 fe90 	bl	8000b28 <__aeabi_dcmpeq>
 8007e08:	b110      	cbz	r0, 8007e10 <_dtoa_r+0x6d8>
 8007e0a:	9b02      	ldr	r3, [sp, #8]
 8007e0c:	07d9      	lsls	r1, r3, #31
 8007e0e:	d40f      	bmi.n	8007e30 <_dtoa_r+0x6f8>
 8007e10:	4620      	mov	r0, r4
 8007e12:	4659      	mov	r1, fp
 8007e14:	f000 fbec 	bl	80085f0 <_Bfree>
 8007e18:	2300      	movs	r3, #0
 8007e1a:	702b      	strb	r3, [r5, #0]
 8007e1c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007e1e:	f10a 0001 	add.w	r0, sl, #1
 8007e22:	6018      	str	r0, [r3, #0]
 8007e24:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007e26:	2b00      	cmp	r3, #0
 8007e28:	f43f acd8 	beq.w	80077dc <_dtoa_r+0xa4>
 8007e2c:	601d      	str	r5, [r3, #0]
 8007e2e:	e4d5      	b.n	80077dc <_dtoa_r+0xa4>
 8007e30:	f8cd a01c 	str.w	sl, [sp, #28]
 8007e34:	462b      	mov	r3, r5
 8007e36:	461d      	mov	r5, r3
 8007e38:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007e3c:	2a39      	cmp	r2, #57	; 0x39
 8007e3e:	d108      	bne.n	8007e52 <_dtoa_r+0x71a>
 8007e40:	9a00      	ldr	r2, [sp, #0]
 8007e42:	429a      	cmp	r2, r3
 8007e44:	d1f7      	bne.n	8007e36 <_dtoa_r+0x6fe>
 8007e46:	9a07      	ldr	r2, [sp, #28]
 8007e48:	9900      	ldr	r1, [sp, #0]
 8007e4a:	3201      	adds	r2, #1
 8007e4c:	9207      	str	r2, [sp, #28]
 8007e4e:	2230      	movs	r2, #48	; 0x30
 8007e50:	700a      	strb	r2, [r1, #0]
 8007e52:	781a      	ldrb	r2, [r3, #0]
 8007e54:	3201      	adds	r2, #1
 8007e56:	701a      	strb	r2, [r3, #0]
 8007e58:	e78c      	b.n	8007d74 <_dtoa_r+0x63c>
 8007e5a:	4b7f      	ldr	r3, [pc, #508]	; (8008058 <_dtoa_r+0x920>)
 8007e5c:	2200      	movs	r2, #0
 8007e5e:	f7f8 fbfb 	bl	8000658 <__aeabi_dmul>
 8007e62:	2200      	movs	r2, #0
 8007e64:	2300      	movs	r3, #0
 8007e66:	4606      	mov	r6, r0
 8007e68:	460f      	mov	r7, r1
 8007e6a:	f7f8 fe5d 	bl	8000b28 <__aeabi_dcmpeq>
 8007e6e:	2800      	cmp	r0, #0
 8007e70:	d09b      	beq.n	8007daa <_dtoa_r+0x672>
 8007e72:	e7cd      	b.n	8007e10 <_dtoa_r+0x6d8>
 8007e74:	9a08      	ldr	r2, [sp, #32]
 8007e76:	2a00      	cmp	r2, #0
 8007e78:	f000 80c4 	beq.w	8008004 <_dtoa_r+0x8cc>
 8007e7c:	9a05      	ldr	r2, [sp, #20]
 8007e7e:	2a01      	cmp	r2, #1
 8007e80:	f300 80a8 	bgt.w	8007fd4 <_dtoa_r+0x89c>
 8007e84:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8007e86:	2a00      	cmp	r2, #0
 8007e88:	f000 80a0 	beq.w	8007fcc <_dtoa_r+0x894>
 8007e8c:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8007e90:	9e06      	ldr	r6, [sp, #24]
 8007e92:	4645      	mov	r5, r8
 8007e94:	9a04      	ldr	r2, [sp, #16]
 8007e96:	2101      	movs	r1, #1
 8007e98:	441a      	add	r2, r3
 8007e9a:	4620      	mov	r0, r4
 8007e9c:	4498      	add	r8, r3
 8007e9e:	9204      	str	r2, [sp, #16]
 8007ea0:	f000 fc62 	bl	8008768 <__i2b>
 8007ea4:	4607      	mov	r7, r0
 8007ea6:	2d00      	cmp	r5, #0
 8007ea8:	dd0b      	ble.n	8007ec2 <_dtoa_r+0x78a>
 8007eaa:	9b04      	ldr	r3, [sp, #16]
 8007eac:	2b00      	cmp	r3, #0
 8007eae:	dd08      	ble.n	8007ec2 <_dtoa_r+0x78a>
 8007eb0:	42ab      	cmp	r3, r5
 8007eb2:	9a04      	ldr	r2, [sp, #16]
 8007eb4:	bfa8      	it	ge
 8007eb6:	462b      	movge	r3, r5
 8007eb8:	eba8 0803 	sub.w	r8, r8, r3
 8007ebc:	1aed      	subs	r5, r5, r3
 8007ebe:	1ad3      	subs	r3, r2, r3
 8007ec0:	9304      	str	r3, [sp, #16]
 8007ec2:	9b06      	ldr	r3, [sp, #24]
 8007ec4:	b1fb      	cbz	r3, 8007f06 <_dtoa_r+0x7ce>
 8007ec6:	9b08      	ldr	r3, [sp, #32]
 8007ec8:	2b00      	cmp	r3, #0
 8007eca:	f000 809f 	beq.w	800800c <_dtoa_r+0x8d4>
 8007ece:	2e00      	cmp	r6, #0
 8007ed0:	dd11      	ble.n	8007ef6 <_dtoa_r+0x7be>
 8007ed2:	4639      	mov	r1, r7
 8007ed4:	4632      	mov	r2, r6
 8007ed6:	4620      	mov	r0, r4
 8007ed8:	f000 fd02 	bl	80088e0 <__pow5mult>
 8007edc:	465a      	mov	r2, fp
 8007ede:	4601      	mov	r1, r0
 8007ee0:	4607      	mov	r7, r0
 8007ee2:	4620      	mov	r0, r4
 8007ee4:	f000 fc56 	bl	8008794 <__multiply>
 8007ee8:	4659      	mov	r1, fp
 8007eea:	9007      	str	r0, [sp, #28]
 8007eec:	4620      	mov	r0, r4
 8007eee:	f000 fb7f 	bl	80085f0 <_Bfree>
 8007ef2:	9b07      	ldr	r3, [sp, #28]
 8007ef4:	469b      	mov	fp, r3
 8007ef6:	9b06      	ldr	r3, [sp, #24]
 8007ef8:	1b9a      	subs	r2, r3, r6
 8007efa:	d004      	beq.n	8007f06 <_dtoa_r+0x7ce>
 8007efc:	4659      	mov	r1, fp
 8007efe:	4620      	mov	r0, r4
 8007f00:	f000 fcee 	bl	80088e0 <__pow5mult>
 8007f04:	4683      	mov	fp, r0
 8007f06:	2101      	movs	r1, #1
 8007f08:	4620      	mov	r0, r4
 8007f0a:	f000 fc2d 	bl	8008768 <__i2b>
 8007f0e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007f10:	2b00      	cmp	r3, #0
 8007f12:	4606      	mov	r6, r0
 8007f14:	dd7c      	ble.n	8008010 <_dtoa_r+0x8d8>
 8007f16:	461a      	mov	r2, r3
 8007f18:	4601      	mov	r1, r0
 8007f1a:	4620      	mov	r0, r4
 8007f1c:	f000 fce0 	bl	80088e0 <__pow5mult>
 8007f20:	9b05      	ldr	r3, [sp, #20]
 8007f22:	2b01      	cmp	r3, #1
 8007f24:	4606      	mov	r6, r0
 8007f26:	dd76      	ble.n	8008016 <_dtoa_r+0x8de>
 8007f28:	2300      	movs	r3, #0
 8007f2a:	9306      	str	r3, [sp, #24]
 8007f2c:	6933      	ldr	r3, [r6, #16]
 8007f2e:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8007f32:	6918      	ldr	r0, [r3, #16]
 8007f34:	f000 fbc8 	bl	80086c8 <__hi0bits>
 8007f38:	f1c0 0020 	rsb	r0, r0, #32
 8007f3c:	9b04      	ldr	r3, [sp, #16]
 8007f3e:	4418      	add	r0, r3
 8007f40:	f010 001f 	ands.w	r0, r0, #31
 8007f44:	f000 8086 	beq.w	8008054 <_dtoa_r+0x91c>
 8007f48:	f1c0 0320 	rsb	r3, r0, #32
 8007f4c:	2b04      	cmp	r3, #4
 8007f4e:	dd7f      	ble.n	8008050 <_dtoa_r+0x918>
 8007f50:	f1c0 001c 	rsb	r0, r0, #28
 8007f54:	9b04      	ldr	r3, [sp, #16]
 8007f56:	4403      	add	r3, r0
 8007f58:	4480      	add	r8, r0
 8007f5a:	4405      	add	r5, r0
 8007f5c:	9304      	str	r3, [sp, #16]
 8007f5e:	f1b8 0f00 	cmp.w	r8, #0
 8007f62:	dd05      	ble.n	8007f70 <_dtoa_r+0x838>
 8007f64:	4659      	mov	r1, fp
 8007f66:	4642      	mov	r2, r8
 8007f68:	4620      	mov	r0, r4
 8007f6a:	f000 fd13 	bl	8008994 <__lshift>
 8007f6e:	4683      	mov	fp, r0
 8007f70:	9b04      	ldr	r3, [sp, #16]
 8007f72:	2b00      	cmp	r3, #0
 8007f74:	dd05      	ble.n	8007f82 <_dtoa_r+0x84a>
 8007f76:	4631      	mov	r1, r6
 8007f78:	461a      	mov	r2, r3
 8007f7a:	4620      	mov	r0, r4
 8007f7c:	f000 fd0a 	bl	8008994 <__lshift>
 8007f80:	4606      	mov	r6, r0
 8007f82:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007f84:	2b00      	cmp	r3, #0
 8007f86:	d069      	beq.n	800805c <_dtoa_r+0x924>
 8007f88:	4631      	mov	r1, r6
 8007f8a:	4658      	mov	r0, fp
 8007f8c:	f000 fd6e 	bl	8008a6c <__mcmp>
 8007f90:	2800      	cmp	r0, #0
 8007f92:	da63      	bge.n	800805c <_dtoa_r+0x924>
 8007f94:	2300      	movs	r3, #0
 8007f96:	4659      	mov	r1, fp
 8007f98:	220a      	movs	r2, #10
 8007f9a:	4620      	mov	r0, r4
 8007f9c:	f000 fb4a 	bl	8008634 <__multadd>
 8007fa0:	9b08      	ldr	r3, [sp, #32]
 8007fa2:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007fa6:	4683      	mov	fp, r0
 8007fa8:	2b00      	cmp	r3, #0
 8007faa:	f000 818f 	beq.w	80082cc <_dtoa_r+0xb94>
 8007fae:	4639      	mov	r1, r7
 8007fb0:	2300      	movs	r3, #0
 8007fb2:	220a      	movs	r2, #10
 8007fb4:	4620      	mov	r0, r4
 8007fb6:	f000 fb3d 	bl	8008634 <__multadd>
 8007fba:	f1b9 0f00 	cmp.w	r9, #0
 8007fbe:	4607      	mov	r7, r0
 8007fc0:	f300 808e 	bgt.w	80080e0 <_dtoa_r+0x9a8>
 8007fc4:	9b05      	ldr	r3, [sp, #20]
 8007fc6:	2b02      	cmp	r3, #2
 8007fc8:	dc50      	bgt.n	800806c <_dtoa_r+0x934>
 8007fca:	e089      	b.n	80080e0 <_dtoa_r+0x9a8>
 8007fcc:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007fce:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8007fd2:	e75d      	b.n	8007e90 <_dtoa_r+0x758>
 8007fd4:	9b01      	ldr	r3, [sp, #4]
 8007fd6:	1e5e      	subs	r6, r3, #1
 8007fd8:	9b06      	ldr	r3, [sp, #24]
 8007fda:	42b3      	cmp	r3, r6
 8007fdc:	bfbf      	itttt	lt
 8007fde:	9b06      	ldrlt	r3, [sp, #24]
 8007fe0:	9606      	strlt	r6, [sp, #24]
 8007fe2:	1af2      	sublt	r2, r6, r3
 8007fe4:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 8007fe6:	bfb6      	itet	lt
 8007fe8:	189b      	addlt	r3, r3, r2
 8007fea:	1b9e      	subge	r6, r3, r6
 8007fec:	930d      	strlt	r3, [sp, #52]	; 0x34
 8007fee:	9b01      	ldr	r3, [sp, #4]
 8007ff0:	bfb8      	it	lt
 8007ff2:	2600      	movlt	r6, #0
 8007ff4:	2b00      	cmp	r3, #0
 8007ff6:	bfb5      	itete	lt
 8007ff8:	eba8 0503 	sublt.w	r5, r8, r3
 8007ffc:	9b01      	ldrge	r3, [sp, #4]
 8007ffe:	2300      	movlt	r3, #0
 8008000:	4645      	movge	r5, r8
 8008002:	e747      	b.n	8007e94 <_dtoa_r+0x75c>
 8008004:	9e06      	ldr	r6, [sp, #24]
 8008006:	9f08      	ldr	r7, [sp, #32]
 8008008:	4645      	mov	r5, r8
 800800a:	e74c      	b.n	8007ea6 <_dtoa_r+0x76e>
 800800c:	9a06      	ldr	r2, [sp, #24]
 800800e:	e775      	b.n	8007efc <_dtoa_r+0x7c4>
 8008010:	9b05      	ldr	r3, [sp, #20]
 8008012:	2b01      	cmp	r3, #1
 8008014:	dc18      	bgt.n	8008048 <_dtoa_r+0x910>
 8008016:	9b02      	ldr	r3, [sp, #8]
 8008018:	b9b3      	cbnz	r3, 8008048 <_dtoa_r+0x910>
 800801a:	9b03      	ldr	r3, [sp, #12]
 800801c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008020:	b9a3      	cbnz	r3, 800804c <_dtoa_r+0x914>
 8008022:	9b03      	ldr	r3, [sp, #12]
 8008024:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008028:	0d1b      	lsrs	r3, r3, #20
 800802a:	051b      	lsls	r3, r3, #20
 800802c:	b12b      	cbz	r3, 800803a <_dtoa_r+0x902>
 800802e:	9b04      	ldr	r3, [sp, #16]
 8008030:	3301      	adds	r3, #1
 8008032:	9304      	str	r3, [sp, #16]
 8008034:	f108 0801 	add.w	r8, r8, #1
 8008038:	2301      	movs	r3, #1
 800803a:	9306      	str	r3, [sp, #24]
 800803c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800803e:	2b00      	cmp	r3, #0
 8008040:	f47f af74 	bne.w	8007f2c <_dtoa_r+0x7f4>
 8008044:	2001      	movs	r0, #1
 8008046:	e779      	b.n	8007f3c <_dtoa_r+0x804>
 8008048:	2300      	movs	r3, #0
 800804a:	e7f6      	b.n	800803a <_dtoa_r+0x902>
 800804c:	9b02      	ldr	r3, [sp, #8]
 800804e:	e7f4      	b.n	800803a <_dtoa_r+0x902>
 8008050:	d085      	beq.n	8007f5e <_dtoa_r+0x826>
 8008052:	4618      	mov	r0, r3
 8008054:	301c      	adds	r0, #28
 8008056:	e77d      	b.n	8007f54 <_dtoa_r+0x81c>
 8008058:	40240000 	.word	0x40240000
 800805c:	9b01      	ldr	r3, [sp, #4]
 800805e:	2b00      	cmp	r3, #0
 8008060:	dc38      	bgt.n	80080d4 <_dtoa_r+0x99c>
 8008062:	9b05      	ldr	r3, [sp, #20]
 8008064:	2b02      	cmp	r3, #2
 8008066:	dd35      	ble.n	80080d4 <_dtoa_r+0x99c>
 8008068:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800806c:	f1b9 0f00 	cmp.w	r9, #0
 8008070:	d10d      	bne.n	800808e <_dtoa_r+0x956>
 8008072:	4631      	mov	r1, r6
 8008074:	464b      	mov	r3, r9
 8008076:	2205      	movs	r2, #5
 8008078:	4620      	mov	r0, r4
 800807a:	f000 fadb 	bl	8008634 <__multadd>
 800807e:	4601      	mov	r1, r0
 8008080:	4606      	mov	r6, r0
 8008082:	4658      	mov	r0, fp
 8008084:	f000 fcf2 	bl	8008a6c <__mcmp>
 8008088:	2800      	cmp	r0, #0
 800808a:	f73f adbd 	bgt.w	8007c08 <_dtoa_r+0x4d0>
 800808e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008090:	9d00      	ldr	r5, [sp, #0]
 8008092:	ea6f 0a03 	mvn.w	sl, r3
 8008096:	f04f 0800 	mov.w	r8, #0
 800809a:	4631      	mov	r1, r6
 800809c:	4620      	mov	r0, r4
 800809e:	f000 faa7 	bl	80085f0 <_Bfree>
 80080a2:	2f00      	cmp	r7, #0
 80080a4:	f43f aeb4 	beq.w	8007e10 <_dtoa_r+0x6d8>
 80080a8:	f1b8 0f00 	cmp.w	r8, #0
 80080ac:	d005      	beq.n	80080ba <_dtoa_r+0x982>
 80080ae:	45b8      	cmp	r8, r7
 80080b0:	d003      	beq.n	80080ba <_dtoa_r+0x982>
 80080b2:	4641      	mov	r1, r8
 80080b4:	4620      	mov	r0, r4
 80080b6:	f000 fa9b 	bl	80085f0 <_Bfree>
 80080ba:	4639      	mov	r1, r7
 80080bc:	4620      	mov	r0, r4
 80080be:	f000 fa97 	bl	80085f0 <_Bfree>
 80080c2:	e6a5      	b.n	8007e10 <_dtoa_r+0x6d8>
 80080c4:	2600      	movs	r6, #0
 80080c6:	4637      	mov	r7, r6
 80080c8:	e7e1      	b.n	800808e <_dtoa_r+0x956>
 80080ca:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 80080cc:	f8dd a01c 	ldr.w	sl, [sp, #28]
 80080d0:	4637      	mov	r7, r6
 80080d2:	e599      	b.n	8007c08 <_dtoa_r+0x4d0>
 80080d4:	9b08      	ldr	r3, [sp, #32]
 80080d6:	f8dd 9004 	ldr.w	r9, [sp, #4]
 80080da:	2b00      	cmp	r3, #0
 80080dc:	f000 80fd 	beq.w	80082da <_dtoa_r+0xba2>
 80080e0:	2d00      	cmp	r5, #0
 80080e2:	dd05      	ble.n	80080f0 <_dtoa_r+0x9b8>
 80080e4:	4639      	mov	r1, r7
 80080e6:	462a      	mov	r2, r5
 80080e8:	4620      	mov	r0, r4
 80080ea:	f000 fc53 	bl	8008994 <__lshift>
 80080ee:	4607      	mov	r7, r0
 80080f0:	9b06      	ldr	r3, [sp, #24]
 80080f2:	2b00      	cmp	r3, #0
 80080f4:	d05c      	beq.n	80081b0 <_dtoa_r+0xa78>
 80080f6:	6879      	ldr	r1, [r7, #4]
 80080f8:	4620      	mov	r0, r4
 80080fa:	f000 fa39 	bl	8008570 <_Balloc>
 80080fe:	4605      	mov	r5, r0
 8008100:	b928      	cbnz	r0, 800810e <_dtoa_r+0x9d6>
 8008102:	4b80      	ldr	r3, [pc, #512]	; (8008304 <_dtoa_r+0xbcc>)
 8008104:	4602      	mov	r2, r0
 8008106:	f240 21ea 	movw	r1, #746	; 0x2ea
 800810a:	f7ff bb2e 	b.w	800776a <_dtoa_r+0x32>
 800810e:	693a      	ldr	r2, [r7, #16]
 8008110:	3202      	adds	r2, #2
 8008112:	0092      	lsls	r2, r2, #2
 8008114:	f107 010c 	add.w	r1, r7, #12
 8008118:	300c      	adds	r0, #12
 800811a:	f7fd febb 	bl	8005e94 <memcpy>
 800811e:	2201      	movs	r2, #1
 8008120:	4629      	mov	r1, r5
 8008122:	4620      	mov	r0, r4
 8008124:	f000 fc36 	bl	8008994 <__lshift>
 8008128:	9b00      	ldr	r3, [sp, #0]
 800812a:	3301      	adds	r3, #1
 800812c:	9301      	str	r3, [sp, #4]
 800812e:	9b00      	ldr	r3, [sp, #0]
 8008130:	444b      	add	r3, r9
 8008132:	9307      	str	r3, [sp, #28]
 8008134:	9b02      	ldr	r3, [sp, #8]
 8008136:	f003 0301 	and.w	r3, r3, #1
 800813a:	46b8      	mov	r8, r7
 800813c:	9306      	str	r3, [sp, #24]
 800813e:	4607      	mov	r7, r0
 8008140:	9b01      	ldr	r3, [sp, #4]
 8008142:	4631      	mov	r1, r6
 8008144:	3b01      	subs	r3, #1
 8008146:	4658      	mov	r0, fp
 8008148:	9302      	str	r3, [sp, #8]
 800814a:	f7ff fa69 	bl	8007620 <quorem>
 800814e:	4603      	mov	r3, r0
 8008150:	3330      	adds	r3, #48	; 0x30
 8008152:	9004      	str	r0, [sp, #16]
 8008154:	4641      	mov	r1, r8
 8008156:	4658      	mov	r0, fp
 8008158:	9308      	str	r3, [sp, #32]
 800815a:	f000 fc87 	bl	8008a6c <__mcmp>
 800815e:	463a      	mov	r2, r7
 8008160:	4681      	mov	r9, r0
 8008162:	4631      	mov	r1, r6
 8008164:	4620      	mov	r0, r4
 8008166:	f000 fc9d 	bl	8008aa4 <__mdiff>
 800816a:	68c2      	ldr	r2, [r0, #12]
 800816c:	9b08      	ldr	r3, [sp, #32]
 800816e:	4605      	mov	r5, r0
 8008170:	bb02      	cbnz	r2, 80081b4 <_dtoa_r+0xa7c>
 8008172:	4601      	mov	r1, r0
 8008174:	4658      	mov	r0, fp
 8008176:	f000 fc79 	bl	8008a6c <__mcmp>
 800817a:	9b08      	ldr	r3, [sp, #32]
 800817c:	4602      	mov	r2, r0
 800817e:	4629      	mov	r1, r5
 8008180:	4620      	mov	r0, r4
 8008182:	e9cd 3208 	strd	r3, r2, [sp, #32]
 8008186:	f000 fa33 	bl	80085f0 <_Bfree>
 800818a:	9b05      	ldr	r3, [sp, #20]
 800818c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800818e:	9d01      	ldr	r5, [sp, #4]
 8008190:	ea43 0102 	orr.w	r1, r3, r2
 8008194:	9b06      	ldr	r3, [sp, #24]
 8008196:	430b      	orrs	r3, r1
 8008198:	9b08      	ldr	r3, [sp, #32]
 800819a:	d10d      	bne.n	80081b8 <_dtoa_r+0xa80>
 800819c:	2b39      	cmp	r3, #57	; 0x39
 800819e:	d029      	beq.n	80081f4 <_dtoa_r+0xabc>
 80081a0:	f1b9 0f00 	cmp.w	r9, #0
 80081a4:	dd01      	ble.n	80081aa <_dtoa_r+0xa72>
 80081a6:	9b04      	ldr	r3, [sp, #16]
 80081a8:	3331      	adds	r3, #49	; 0x31
 80081aa:	9a02      	ldr	r2, [sp, #8]
 80081ac:	7013      	strb	r3, [r2, #0]
 80081ae:	e774      	b.n	800809a <_dtoa_r+0x962>
 80081b0:	4638      	mov	r0, r7
 80081b2:	e7b9      	b.n	8008128 <_dtoa_r+0x9f0>
 80081b4:	2201      	movs	r2, #1
 80081b6:	e7e2      	b.n	800817e <_dtoa_r+0xa46>
 80081b8:	f1b9 0f00 	cmp.w	r9, #0
 80081bc:	db06      	blt.n	80081cc <_dtoa_r+0xa94>
 80081be:	9905      	ldr	r1, [sp, #20]
 80081c0:	ea41 0909 	orr.w	r9, r1, r9
 80081c4:	9906      	ldr	r1, [sp, #24]
 80081c6:	ea59 0101 	orrs.w	r1, r9, r1
 80081ca:	d120      	bne.n	800820e <_dtoa_r+0xad6>
 80081cc:	2a00      	cmp	r2, #0
 80081ce:	ddec      	ble.n	80081aa <_dtoa_r+0xa72>
 80081d0:	4659      	mov	r1, fp
 80081d2:	2201      	movs	r2, #1
 80081d4:	4620      	mov	r0, r4
 80081d6:	9301      	str	r3, [sp, #4]
 80081d8:	f000 fbdc 	bl	8008994 <__lshift>
 80081dc:	4631      	mov	r1, r6
 80081de:	4683      	mov	fp, r0
 80081e0:	f000 fc44 	bl	8008a6c <__mcmp>
 80081e4:	2800      	cmp	r0, #0
 80081e6:	9b01      	ldr	r3, [sp, #4]
 80081e8:	dc02      	bgt.n	80081f0 <_dtoa_r+0xab8>
 80081ea:	d1de      	bne.n	80081aa <_dtoa_r+0xa72>
 80081ec:	07da      	lsls	r2, r3, #31
 80081ee:	d5dc      	bpl.n	80081aa <_dtoa_r+0xa72>
 80081f0:	2b39      	cmp	r3, #57	; 0x39
 80081f2:	d1d8      	bne.n	80081a6 <_dtoa_r+0xa6e>
 80081f4:	9a02      	ldr	r2, [sp, #8]
 80081f6:	2339      	movs	r3, #57	; 0x39
 80081f8:	7013      	strb	r3, [r2, #0]
 80081fa:	462b      	mov	r3, r5
 80081fc:	461d      	mov	r5, r3
 80081fe:	3b01      	subs	r3, #1
 8008200:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8008204:	2a39      	cmp	r2, #57	; 0x39
 8008206:	d050      	beq.n	80082aa <_dtoa_r+0xb72>
 8008208:	3201      	adds	r2, #1
 800820a:	701a      	strb	r2, [r3, #0]
 800820c:	e745      	b.n	800809a <_dtoa_r+0x962>
 800820e:	2a00      	cmp	r2, #0
 8008210:	dd03      	ble.n	800821a <_dtoa_r+0xae2>
 8008212:	2b39      	cmp	r3, #57	; 0x39
 8008214:	d0ee      	beq.n	80081f4 <_dtoa_r+0xabc>
 8008216:	3301      	adds	r3, #1
 8008218:	e7c7      	b.n	80081aa <_dtoa_r+0xa72>
 800821a:	9a01      	ldr	r2, [sp, #4]
 800821c:	9907      	ldr	r1, [sp, #28]
 800821e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8008222:	428a      	cmp	r2, r1
 8008224:	d02a      	beq.n	800827c <_dtoa_r+0xb44>
 8008226:	4659      	mov	r1, fp
 8008228:	2300      	movs	r3, #0
 800822a:	220a      	movs	r2, #10
 800822c:	4620      	mov	r0, r4
 800822e:	f000 fa01 	bl	8008634 <__multadd>
 8008232:	45b8      	cmp	r8, r7
 8008234:	4683      	mov	fp, r0
 8008236:	f04f 0300 	mov.w	r3, #0
 800823a:	f04f 020a 	mov.w	r2, #10
 800823e:	4641      	mov	r1, r8
 8008240:	4620      	mov	r0, r4
 8008242:	d107      	bne.n	8008254 <_dtoa_r+0xb1c>
 8008244:	f000 f9f6 	bl	8008634 <__multadd>
 8008248:	4680      	mov	r8, r0
 800824a:	4607      	mov	r7, r0
 800824c:	9b01      	ldr	r3, [sp, #4]
 800824e:	3301      	adds	r3, #1
 8008250:	9301      	str	r3, [sp, #4]
 8008252:	e775      	b.n	8008140 <_dtoa_r+0xa08>
 8008254:	f000 f9ee 	bl	8008634 <__multadd>
 8008258:	4639      	mov	r1, r7
 800825a:	4680      	mov	r8, r0
 800825c:	2300      	movs	r3, #0
 800825e:	220a      	movs	r2, #10
 8008260:	4620      	mov	r0, r4
 8008262:	f000 f9e7 	bl	8008634 <__multadd>
 8008266:	4607      	mov	r7, r0
 8008268:	e7f0      	b.n	800824c <_dtoa_r+0xb14>
 800826a:	f1b9 0f00 	cmp.w	r9, #0
 800826e:	9a00      	ldr	r2, [sp, #0]
 8008270:	bfcc      	ite	gt
 8008272:	464d      	movgt	r5, r9
 8008274:	2501      	movle	r5, #1
 8008276:	4415      	add	r5, r2
 8008278:	f04f 0800 	mov.w	r8, #0
 800827c:	4659      	mov	r1, fp
 800827e:	2201      	movs	r2, #1
 8008280:	4620      	mov	r0, r4
 8008282:	9301      	str	r3, [sp, #4]
 8008284:	f000 fb86 	bl	8008994 <__lshift>
 8008288:	4631      	mov	r1, r6
 800828a:	4683      	mov	fp, r0
 800828c:	f000 fbee 	bl	8008a6c <__mcmp>
 8008290:	2800      	cmp	r0, #0
 8008292:	dcb2      	bgt.n	80081fa <_dtoa_r+0xac2>
 8008294:	d102      	bne.n	800829c <_dtoa_r+0xb64>
 8008296:	9b01      	ldr	r3, [sp, #4]
 8008298:	07db      	lsls	r3, r3, #31
 800829a:	d4ae      	bmi.n	80081fa <_dtoa_r+0xac2>
 800829c:	462b      	mov	r3, r5
 800829e:	461d      	mov	r5, r3
 80082a0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80082a4:	2a30      	cmp	r2, #48	; 0x30
 80082a6:	d0fa      	beq.n	800829e <_dtoa_r+0xb66>
 80082a8:	e6f7      	b.n	800809a <_dtoa_r+0x962>
 80082aa:	9a00      	ldr	r2, [sp, #0]
 80082ac:	429a      	cmp	r2, r3
 80082ae:	d1a5      	bne.n	80081fc <_dtoa_r+0xac4>
 80082b0:	f10a 0a01 	add.w	sl, sl, #1
 80082b4:	2331      	movs	r3, #49	; 0x31
 80082b6:	e779      	b.n	80081ac <_dtoa_r+0xa74>
 80082b8:	4b13      	ldr	r3, [pc, #76]	; (8008308 <_dtoa_r+0xbd0>)
 80082ba:	f7ff baaf 	b.w	800781c <_dtoa_r+0xe4>
 80082be:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80082c0:	2b00      	cmp	r3, #0
 80082c2:	f47f aa86 	bne.w	80077d2 <_dtoa_r+0x9a>
 80082c6:	4b11      	ldr	r3, [pc, #68]	; (800830c <_dtoa_r+0xbd4>)
 80082c8:	f7ff baa8 	b.w	800781c <_dtoa_r+0xe4>
 80082cc:	f1b9 0f00 	cmp.w	r9, #0
 80082d0:	dc03      	bgt.n	80082da <_dtoa_r+0xba2>
 80082d2:	9b05      	ldr	r3, [sp, #20]
 80082d4:	2b02      	cmp	r3, #2
 80082d6:	f73f aec9 	bgt.w	800806c <_dtoa_r+0x934>
 80082da:	9d00      	ldr	r5, [sp, #0]
 80082dc:	4631      	mov	r1, r6
 80082de:	4658      	mov	r0, fp
 80082e0:	f7ff f99e 	bl	8007620 <quorem>
 80082e4:	f100 0330 	add.w	r3, r0, #48	; 0x30
 80082e8:	f805 3b01 	strb.w	r3, [r5], #1
 80082ec:	9a00      	ldr	r2, [sp, #0]
 80082ee:	1aaa      	subs	r2, r5, r2
 80082f0:	4591      	cmp	r9, r2
 80082f2:	ddba      	ble.n	800826a <_dtoa_r+0xb32>
 80082f4:	4659      	mov	r1, fp
 80082f6:	2300      	movs	r3, #0
 80082f8:	220a      	movs	r2, #10
 80082fa:	4620      	mov	r0, r4
 80082fc:	f000 f99a 	bl	8008634 <__multadd>
 8008300:	4683      	mov	fp, r0
 8008302:	e7eb      	b.n	80082dc <_dtoa_r+0xba4>
 8008304:	0800aeff 	.word	0x0800aeff
 8008308:	0800b0f4 	.word	0x0800b0f4
 800830c:	0800ae93 	.word	0x0800ae93

08008310 <fiprintf>:
 8008310:	b40e      	push	{r1, r2, r3}
 8008312:	b503      	push	{r0, r1, lr}
 8008314:	4601      	mov	r1, r0
 8008316:	ab03      	add	r3, sp, #12
 8008318:	4805      	ldr	r0, [pc, #20]	; (8008330 <fiprintf+0x20>)
 800831a:	f853 2b04 	ldr.w	r2, [r3], #4
 800831e:	6800      	ldr	r0, [r0, #0]
 8008320:	9301      	str	r3, [sp, #4]
 8008322:	f000 fe5d 	bl	8008fe0 <_vfiprintf_r>
 8008326:	b002      	add	sp, #8
 8008328:	f85d eb04 	ldr.w	lr, [sp], #4
 800832c:	b003      	add	sp, #12
 800832e:	4770      	bx	lr
 8008330:	20000014 	.word	0x20000014

08008334 <_findenv_r>:
 8008334:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008338:	4607      	mov	r7, r0
 800833a:	4689      	mov	r9, r1
 800833c:	4616      	mov	r6, r2
 800833e:	f001 f8e1 	bl	8009504 <__env_lock>
 8008342:	4b18      	ldr	r3, [pc, #96]	; (80083a4 <_findenv_r+0x70>)
 8008344:	681c      	ldr	r4, [r3, #0]
 8008346:	469a      	mov	sl, r3
 8008348:	b134      	cbz	r4, 8008358 <_findenv_r+0x24>
 800834a:	464b      	mov	r3, r9
 800834c:	4698      	mov	r8, r3
 800834e:	f813 1b01 	ldrb.w	r1, [r3], #1
 8008352:	b139      	cbz	r1, 8008364 <_findenv_r+0x30>
 8008354:	293d      	cmp	r1, #61	; 0x3d
 8008356:	d1f9      	bne.n	800834c <_findenv_r+0x18>
 8008358:	4638      	mov	r0, r7
 800835a:	f001 f8d9 	bl	8009510 <__env_unlock>
 800835e:	2000      	movs	r0, #0
 8008360:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008364:	eba8 0809 	sub.w	r8, r8, r9
 8008368:	46a3      	mov	fp, r4
 800836a:	f854 0b04 	ldr.w	r0, [r4], #4
 800836e:	2800      	cmp	r0, #0
 8008370:	d0f2      	beq.n	8008358 <_findenv_r+0x24>
 8008372:	4642      	mov	r2, r8
 8008374:	4649      	mov	r1, r9
 8008376:	f7fe fdcb 	bl	8006f10 <strncmp>
 800837a:	2800      	cmp	r0, #0
 800837c:	d1f4      	bne.n	8008368 <_findenv_r+0x34>
 800837e:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8008382:	eb03 0508 	add.w	r5, r3, r8
 8008386:	f813 3008 	ldrb.w	r3, [r3, r8]
 800838a:	2b3d      	cmp	r3, #61	; 0x3d
 800838c:	d1ec      	bne.n	8008368 <_findenv_r+0x34>
 800838e:	f8da 3000 	ldr.w	r3, [sl]
 8008392:	ebab 0303 	sub.w	r3, fp, r3
 8008396:	109b      	asrs	r3, r3, #2
 8008398:	4638      	mov	r0, r7
 800839a:	6033      	str	r3, [r6, #0]
 800839c:	f001 f8b8 	bl	8009510 <__env_unlock>
 80083a0:	1c68      	adds	r0, r5, #1
 80083a2:	e7dd      	b.n	8008360 <_findenv_r+0x2c>
 80083a4:	20000000 	.word	0x20000000

080083a8 <_getenv_r>:
 80083a8:	b507      	push	{r0, r1, r2, lr}
 80083aa:	aa01      	add	r2, sp, #4
 80083ac:	f7ff ffc2 	bl	8008334 <_findenv_r>
 80083b0:	b003      	add	sp, #12
 80083b2:	f85d fb04 	ldr.w	pc, [sp], #4
	...

080083b8 <__gettzinfo>:
 80083b8:	4800      	ldr	r0, [pc, #0]	; (80083bc <__gettzinfo+0x4>)
 80083ba:	4770      	bx	lr
 80083bc:	20000080 	.word	0x20000080

080083c0 <gmtime_r>:
 80083c0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80083c4:	e9d0 6700 	ldrd	r6, r7, [r0]
 80083c8:	460c      	mov	r4, r1
 80083ca:	4a51      	ldr	r2, [pc, #324]	; (8008510 <gmtime_r+0x150>)
 80083cc:	2300      	movs	r3, #0
 80083ce:	4630      	mov	r0, r6
 80083d0:	4639      	mov	r1, r7
 80083d2:	f7f8 fc19 	bl	8000c08 <__aeabi_ldivmod>
 80083d6:	4639      	mov	r1, r7
 80083d8:	4605      	mov	r5, r0
 80083da:	4a4d      	ldr	r2, [pc, #308]	; (8008510 <gmtime_r+0x150>)
 80083dc:	4630      	mov	r0, r6
 80083de:	2300      	movs	r3, #0
 80083e0:	f7f8 fc12 	bl	8000c08 <__aeabi_ldivmod>
 80083e4:	2a00      	cmp	r2, #0
 80083e6:	bfbc      	itt	lt
 80083e8:	f502 32a8 	addlt.w	r2, r2, #86016	; 0x15000
 80083ec:	f502 72c0 	addlt.w	r2, r2, #384	; 0x180
 80083f0:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 80083f4:	f505 202f 	add.w	r0, r5, #716800	; 0xaf000
 80083f8:	fbb2 f3f1 	udiv	r3, r2, r1
 80083fc:	fb01 2213 	mls	r2, r1, r3, r2
 8008400:	f04f 013c 	mov.w	r1, #60	; 0x3c
 8008404:	bfac      	ite	ge
 8008406:	f600 206c 	addwge	r0, r0, #2668	; 0xa6c
 800840a:	f600 206b 	addwlt	r0, r0, #2667	; 0xa6b
 800840e:	60a3      	str	r3, [r4, #8]
 8008410:	fbb2 f3f1 	udiv	r3, r2, r1
 8008414:	fb01 2213 	mls	r2, r1, r3, r2
 8008418:	6063      	str	r3, [r4, #4]
 800841a:	6022      	str	r2, [r4, #0]
 800841c:	1cc3      	adds	r3, r0, #3
 800841e:	2207      	movs	r2, #7
 8008420:	fb93 f2f2 	sdiv	r2, r3, r2
 8008424:	ebc2 02c2 	rsb	r2, r2, r2, lsl #3
 8008428:	1a9b      	subs	r3, r3, r2
 800842a:	bf48      	it	mi
 800842c:	3307      	addmi	r3, #7
 800842e:	2800      	cmp	r0, #0
 8008430:	61a3      	str	r3, [r4, #24]
 8008432:	bfb8      	it	lt
 8008434:	f5a0 330e 	sublt.w	r3, r0, #145408	; 0x23800
 8008438:	4936      	ldr	r1, [pc, #216]	; (8008514 <gmtime_r+0x154>)
 800843a:	bfae      	itee	ge
 800843c:	fb90 f1f1 	sdivge	r1, r0, r1
 8008440:	f5a3 732c 	sublt.w	r3, r3, #688	; 0x2b0
 8008444:	fb93 f1f1 	sdivlt	r1, r3, r1
 8008448:	4b33      	ldr	r3, [pc, #204]	; (8008518 <gmtime_r+0x158>)
 800844a:	fb03 0001 	mla	r0, r3, r1, r0
 800844e:	f648 62ac 	movw	r2, #36524	; 0x8eac
 8008452:	fbb0 f2f2 	udiv	r2, r0, r2
 8008456:	4402      	add	r2, r0
 8008458:	f240 5cb4 	movw	ip, #1460	; 0x5b4
 800845c:	fbb0 f3fc 	udiv	r3, r0, ip
 8008460:	1ad2      	subs	r2, r2, r3
 8008462:	f240 176d 	movw	r7, #365	; 0x16d
 8008466:	4b2d      	ldr	r3, [pc, #180]	; (800851c <gmtime_r+0x15c>)
 8008468:	fbb0 f3f3 	udiv	r3, r0, r3
 800846c:	2664      	movs	r6, #100	; 0x64
 800846e:	1ad3      	subs	r3, r2, r3
 8008470:	fbb3 f5f7 	udiv	r5, r3, r7
 8008474:	fbb3 f3fc 	udiv	r3, r3, ip
 8008478:	fbb5 f2f6 	udiv	r2, r5, r6
 800847c:	1ad3      	subs	r3, r2, r3
 800847e:	4403      	add	r3, r0
 8008480:	fb07 3315 	mls	r3, r7, r5, r3
 8008484:	2099      	movs	r0, #153	; 0x99
 8008486:	eb03 0c83 	add.w	ip, r3, r3, lsl #2
 800848a:	f10c 0c02 	add.w	ip, ip, #2
 800848e:	f103 0e01 	add.w	lr, r3, #1
 8008492:	fbbc f7f0 	udiv	r7, ip, r0
 8008496:	4378      	muls	r0, r7
 8008498:	3002      	adds	r0, #2
 800849a:	f04f 0805 	mov.w	r8, #5
 800849e:	fbb0 f0f8 	udiv	r0, r0, r8
 80084a2:	ebae 0000 	sub.w	r0, lr, r0
 80084a6:	f240 5ef9 	movw	lr, #1529	; 0x5f9
 80084aa:	45f4      	cmp	ip, lr
 80084ac:	bf94      	ite	ls
 80084ae:	f04f 0c02 	movls.w	ip, #2
 80084b2:	f06f 0c09 	mvnhi.w	ip, #9
 80084b6:	4467      	add	r7, ip
 80084b8:	f44f 7cc8 	mov.w	ip, #400	; 0x190
 80084bc:	fb0c 5101 	mla	r1, ip, r1, r5
 80084c0:	2f01      	cmp	r7, #1
 80084c2:	bf98      	it	ls
 80084c4:	3101      	addls	r1, #1
 80084c6:	f5b3 7f99 	cmp.w	r3, #306	; 0x132
 80084ca:	d30c      	bcc.n	80084e6 <gmtime_r+0x126>
 80084cc:	f5a3 7399 	sub.w	r3, r3, #306	; 0x132
 80084d0:	61e3      	str	r3, [r4, #28]
 80084d2:	f2a1 716c 	subw	r1, r1, #1900	; 0x76c
 80084d6:	2300      	movs	r3, #0
 80084d8:	60e0      	str	r0, [r4, #12]
 80084da:	e9c4 7104 	strd	r7, r1, [r4, #16]
 80084de:	6223      	str	r3, [r4, #32]
 80084e0:	4620      	mov	r0, r4
 80084e2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80084e6:	f015 0f03 	tst.w	r5, #3
 80084ea:	d102      	bne.n	80084f2 <gmtime_r+0x132>
 80084ec:	fb06 5212 	mls	r2, r6, r2, r5
 80084f0:	b95a      	cbnz	r2, 800850a <gmtime_r+0x14a>
 80084f2:	f44f 76c8 	mov.w	r6, #400	; 0x190
 80084f6:	fbb5 f2f6 	udiv	r2, r5, r6
 80084fa:	fb06 5212 	mls	r2, r6, r2, r5
 80084fe:	fab2 f282 	clz	r2, r2
 8008502:	0952      	lsrs	r2, r2, #5
 8008504:	333b      	adds	r3, #59	; 0x3b
 8008506:	4413      	add	r3, r2
 8008508:	e7e2      	b.n	80084d0 <gmtime_r+0x110>
 800850a:	2201      	movs	r2, #1
 800850c:	e7fa      	b.n	8008504 <gmtime_r+0x144>
 800850e:	bf00      	nop
 8008510:	00015180 	.word	0x00015180
 8008514:	00023ab1 	.word	0x00023ab1
 8008518:	fffdc54f 	.word	0xfffdc54f
 800851c:	00023ab0 	.word	0x00023ab0

08008520 <_localeconv_r>:
 8008520:	4800      	ldr	r0, [pc, #0]	; (8008524 <_localeconv_r+0x4>)
 8008522:	4770      	bx	lr
 8008524:	200001c8 	.word	0x200001c8

08008528 <__retarget_lock_init_recursive>:
 8008528:	4770      	bx	lr

0800852a <__retarget_lock_acquire>:
 800852a:	4770      	bx	lr

0800852c <__retarget_lock_acquire_recursive>:
 800852c:	4770      	bx	lr

0800852e <__retarget_lock_release>:
 800852e:	4770      	bx	lr

08008530 <__retarget_lock_release_recursive>:
 8008530:	4770      	bx	lr

08008532 <__ascii_mbtowc>:
 8008532:	b082      	sub	sp, #8
 8008534:	b901      	cbnz	r1, 8008538 <__ascii_mbtowc+0x6>
 8008536:	a901      	add	r1, sp, #4
 8008538:	b142      	cbz	r2, 800854c <__ascii_mbtowc+0x1a>
 800853a:	b14b      	cbz	r3, 8008550 <__ascii_mbtowc+0x1e>
 800853c:	7813      	ldrb	r3, [r2, #0]
 800853e:	600b      	str	r3, [r1, #0]
 8008540:	7812      	ldrb	r2, [r2, #0]
 8008542:	1e10      	subs	r0, r2, #0
 8008544:	bf18      	it	ne
 8008546:	2001      	movne	r0, #1
 8008548:	b002      	add	sp, #8
 800854a:	4770      	bx	lr
 800854c:	4610      	mov	r0, r2
 800854e:	e7fb      	b.n	8008548 <__ascii_mbtowc+0x16>
 8008550:	f06f 0001 	mvn.w	r0, #1
 8008554:	e7f8      	b.n	8008548 <__ascii_mbtowc+0x16>
	...

08008558 <__malloc_lock>:
 8008558:	4801      	ldr	r0, [pc, #4]	; (8008560 <__malloc_lock+0x8>)
 800855a:	f7ff bfe7 	b.w	800852c <__retarget_lock_acquire_recursive>
 800855e:	bf00      	nop
 8008560:	20000684 	.word	0x20000684

08008564 <__malloc_unlock>:
 8008564:	4801      	ldr	r0, [pc, #4]	; (800856c <__malloc_unlock+0x8>)
 8008566:	f7ff bfe3 	b.w	8008530 <__retarget_lock_release_recursive>
 800856a:	bf00      	nop
 800856c:	20000684 	.word	0x20000684

08008570 <_Balloc>:
 8008570:	b570      	push	{r4, r5, r6, lr}
 8008572:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8008574:	4604      	mov	r4, r0
 8008576:	460d      	mov	r5, r1
 8008578:	b976      	cbnz	r6, 8008598 <_Balloc+0x28>
 800857a:	2010      	movs	r0, #16
 800857c:	f7fd fc7a 	bl	8005e74 <malloc>
 8008580:	4602      	mov	r2, r0
 8008582:	6260      	str	r0, [r4, #36]	; 0x24
 8008584:	b920      	cbnz	r0, 8008590 <_Balloc+0x20>
 8008586:	4b18      	ldr	r3, [pc, #96]	; (80085e8 <_Balloc+0x78>)
 8008588:	4818      	ldr	r0, [pc, #96]	; (80085ec <_Balloc+0x7c>)
 800858a:	2166      	movs	r1, #102	; 0x66
 800858c:	f7ff f816 	bl	80075bc <__assert_func>
 8008590:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008594:	6006      	str	r6, [r0, #0]
 8008596:	60c6      	str	r6, [r0, #12]
 8008598:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800859a:	68f3      	ldr	r3, [r6, #12]
 800859c:	b183      	cbz	r3, 80085c0 <_Balloc+0x50>
 800859e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80085a0:	68db      	ldr	r3, [r3, #12]
 80085a2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80085a6:	b9b8      	cbnz	r0, 80085d8 <_Balloc+0x68>
 80085a8:	2101      	movs	r1, #1
 80085aa:	fa01 f605 	lsl.w	r6, r1, r5
 80085ae:	1d72      	adds	r2, r6, #5
 80085b0:	0092      	lsls	r2, r2, #2
 80085b2:	4620      	mov	r0, r4
 80085b4:	f000 fb5a 	bl	8008c6c <_calloc_r>
 80085b8:	b160      	cbz	r0, 80085d4 <_Balloc+0x64>
 80085ba:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80085be:	e00e      	b.n	80085de <_Balloc+0x6e>
 80085c0:	2221      	movs	r2, #33	; 0x21
 80085c2:	2104      	movs	r1, #4
 80085c4:	4620      	mov	r0, r4
 80085c6:	f000 fb51 	bl	8008c6c <_calloc_r>
 80085ca:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80085cc:	60f0      	str	r0, [r6, #12]
 80085ce:	68db      	ldr	r3, [r3, #12]
 80085d0:	2b00      	cmp	r3, #0
 80085d2:	d1e4      	bne.n	800859e <_Balloc+0x2e>
 80085d4:	2000      	movs	r0, #0
 80085d6:	bd70      	pop	{r4, r5, r6, pc}
 80085d8:	6802      	ldr	r2, [r0, #0]
 80085da:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80085de:	2300      	movs	r3, #0
 80085e0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80085e4:	e7f7      	b.n	80085d6 <_Balloc+0x66>
 80085e6:	bf00      	nop
 80085e8:	0800abb0 	.word	0x0800abb0
 80085ec:	0800af1a 	.word	0x0800af1a

080085f0 <_Bfree>:
 80085f0:	b570      	push	{r4, r5, r6, lr}
 80085f2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80085f4:	4605      	mov	r5, r0
 80085f6:	460c      	mov	r4, r1
 80085f8:	b976      	cbnz	r6, 8008618 <_Bfree+0x28>
 80085fa:	2010      	movs	r0, #16
 80085fc:	f7fd fc3a 	bl	8005e74 <malloc>
 8008600:	4602      	mov	r2, r0
 8008602:	6268      	str	r0, [r5, #36]	; 0x24
 8008604:	b920      	cbnz	r0, 8008610 <_Bfree+0x20>
 8008606:	4b09      	ldr	r3, [pc, #36]	; (800862c <_Bfree+0x3c>)
 8008608:	4809      	ldr	r0, [pc, #36]	; (8008630 <_Bfree+0x40>)
 800860a:	218a      	movs	r1, #138	; 0x8a
 800860c:	f7fe ffd6 	bl	80075bc <__assert_func>
 8008610:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008614:	6006      	str	r6, [r0, #0]
 8008616:	60c6      	str	r6, [r0, #12]
 8008618:	b13c      	cbz	r4, 800862a <_Bfree+0x3a>
 800861a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800861c:	6862      	ldr	r2, [r4, #4]
 800861e:	68db      	ldr	r3, [r3, #12]
 8008620:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008624:	6021      	str	r1, [r4, #0]
 8008626:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800862a:	bd70      	pop	{r4, r5, r6, pc}
 800862c:	0800abb0 	.word	0x0800abb0
 8008630:	0800af1a 	.word	0x0800af1a

08008634 <__multadd>:
 8008634:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008638:	690e      	ldr	r6, [r1, #16]
 800863a:	4607      	mov	r7, r0
 800863c:	4698      	mov	r8, r3
 800863e:	460c      	mov	r4, r1
 8008640:	f101 0014 	add.w	r0, r1, #20
 8008644:	2300      	movs	r3, #0
 8008646:	6805      	ldr	r5, [r0, #0]
 8008648:	b2a9      	uxth	r1, r5
 800864a:	fb02 8101 	mla	r1, r2, r1, r8
 800864e:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 8008652:	0c2d      	lsrs	r5, r5, #16
 8008654:	fb02 c505 	mla	r5, r2, r5, ip
 8008658:	b289      	uxth	r1, r1
 800865a:	3301      	adds	r3, #1
 800865c:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8008660:	429e      	cmp	r6, r3
 8008662:	f840 1b04 	str.w	r1, [r0], #4
 8008666:	ea4f 4815 	mov.w	r8, r5, lsr #16
 800866a:	dcec      	bgt.n	8008646 <__multadd+0x12>
 800866c:	f1b8 0f00 	cmp.w	r8, #0
 8008670:	d022      	beq.n	80086b8 <__multadd+0x84>
 8008672:	68a3      	ldr	r3, [r4, #8]
 8008674:	42b3      	cmp	r3, r6
 8008676:	dc19      	bgt.n	80086ac <__multadd+0x78>
 8008678:	6861      	ldr	r1, [r4, #4]
 800867a:	4638      	mov	r0, r7
 800867c:	3101      	adds	r1, #1
 800867e:	f7ff ff77 	bl	8008570 <_Balloc>
 8008682:	4605      	mov	r5, r0
 8008684:	b928      	cbnz	r0, 8008692 <__multadd+0x5e>
 8008686:	4602      	mov	r2, r0
 8008688:	4b0d      	ldr	r3, [pc, #52]	; (80086c0 <__multadd+0x8c>)
 800868a:	480e      	ldr	r0, [pc, #56]	; (80086c4 <__multadd+0x90>)
 800868c:	21b5      	movs	r1, #181	; 0xb5
 800868e:	f7fe ff95 	bl	80075bc <__assert_func>
 8008692:	6922      	ldr	r2, [r4, #16]
 8008694:	3202      	adds	r2, #2
 8008696:	f104 010c 	add.w	r1, r4, #12
 800869a:	0092      	lsls	r2, r2, #2
 800869c:	300c      	adds	r0, #12
 800869e:	f7fd fbf9 	bl	8005e94 <memcpy>
 80086a2:	4621      	mov	r1, r4
 80086a4:	4638      	mov	r0, r7
 80086a6:	f7ff ffa3 	bl	80085f0 <_Bfree>
 80086aa:	462c      	mov	r4, r5
 80086ac:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 80086b0:	3601      	adds	r6, #1
 80086b2:	f8c3 8014 	str.w	r8, [r3, #20]
 80086b6:	6126      	str	r6, [r4, #16]
 80086b8:	4620      	mov	r0, r4
 80086ba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80086be:	bf00      	nop
 80086c0:	0800aeff 	.word	0x0800aeff
 80086c4:	0800af1a 	.word	0x0800af1a

080086c8 <__hi0bits>:
 80086c8:	0c03      	lsrs	r3, r0, #16
 80086ca:	041b      	lsls	r3, r3, #16
 80086cc:	b9d3      	cbnz	r3, 8008704 <__hi0bits+0x3c>
 80086ce:	0400      	lsls	r0, r0, #16
 80086d0:	2310      	movs	r3, #16
 80086d2:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 80086d6:	bf04      	itt	eq
 80086d8:	0200      	lsleq	r0, r0, #8
 80086da:	3308      	addeq	r3, #8
 80086dc:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 80086e0:	bf04      	itt	eq
 80086e2:	0100      	lsleq	r0, r0, #4
 80086e4:	3304      	addeq	r3, #4
 80086e6:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 80086ea:	bf04      	itt	eq
 80086ec:	0080      	lsleq	r0, r0, #2
 80086ee:	3302      	addeq	r3, #2
 80086f0:	2800      	cmp	r0, #0
 80086f2:	db05      	blt.n	8008700 <__hi0bits+0x38>
 80086f4:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 80086f8:	f103 0301 	add.w	r3, r3, #1
 80086fc:	bf08      	it	eq
 80086fe:	2320      	moveq	r3, #32
 8008700:	4618      	mov	r0, r3
 8008702:	4770      	bx	lr
 8008704:	2300      	movs	r3, #0
 8008706:	e7e4      	b.n	80086d2 <__hi0bits+0xa>

08008708 <__lo0bits>:
 8008708:	6803      	ldr	r3, [r0, #0]
 800870a:	f013 0207 	ands.w	r2, r3, #7
 800870e:	4601      	mov	r1, r0
 8008710:	d00b      	beq.n	800872a <__lo0bits+0x22>
 8008712:	07da      	lsls	r2, r3, #31
 8008714:	d424      	bmi.n	8008760 <__lo0bits+0x58>
 8008716:	0798      	lsls	r0, r3, #30
 8008718:	bf49      	itett	mi
 800871a:	085b      	lsrmi	r3, r3, #1
 800871c:	089b      	lsrpl	r3, r3, #2
 800871e:	2001      	movmi	r0, #1
 8008720:	600b      	strmi	r3, [r1, #0]
 8008722:	bf5c      	itt	pl
 8008724:	600b      	strpl	r3, [r1, #0]
 8008726:	2002      	movpl	r0, #2
 8008728:	4770      	bx	lr
 800872a:	b298      	uxth	r0, r3
 800872c:	b9b0      	cbnz	r0, 800875c <__lo0bits+0x54>
 800872e:	0c1b      	lsrs	r3, r3, #16
 8008730:	2010      	movs	r0, #16
 8008732:	f013 0fff 	tst.w	r3, #255	; 0xff
 8008736:	bf04      	itt	eq
 8008738:	0a1b      	lsreq	r3, r3, #8
 800873a:	3008      	addeq	r0, #8
 800873c:	071a      	lsls	r2, r3, #28
 800873e:	bf04      	itt	eq
 8008740:	091b      	lsreq	r3, r3, #4
 8008742:	3004      	addeq	r0, #4
 8008744:	079a      	lsls	r2, r3, #30
 8008746:	bf04      	itt	eq
 8008748:	089b      	lsreq	r3, r3, #2
 800874a:	3002      	addeq	r0, #2
 800874c:	07da      	lsls	r2, r3, #31
 800874e:	d403      	bmi.n	8008758 <__lo0bits+0x50>
 8008750:	085b      	lsrs	r3, r3, #1
 8008752:	f100 0001 	add.w	r0, r0, #1
 8008756:	d005      	beq.n	8008764 <__lo0bits+0x5c>
 8008758:	600b      	str	r3, [r1, #0]
 800875a:	4770      	bx	lr
 800875c:	4610      	mov	r0, r2
 800875e:	e7e8      	b.n	8008732 <__lo0bits+0x2a>
 8008760:	2000      	movs	r0, #0
 8008762:	4770      	bx	lr
 8008764:	2020      	movs	r0, #32
 8008766:	4770      	bx	lr

08008768 <__i2b>:
 8008768:	b510      	push	{r4, lr}
 800876a:	460c      	mov	r4, r1
 800876c:	2101      	movs	r1, #1
 800876e:	f7ff feff 	bl	8008570 <_Balloc>
 8008772:	4602      	mov	r2, r0
 8008774:	b928      	cbnz	r0, 8008782 <__i2b+0x1a>
 8008776:	4b05      	ldr	r3, [pc, #20]	; (800878c <__i2b+0x24>)
 8008778:	4805      	ldr	r0, [pc, #20]	; (8008790 <__i2b+0x28>)
 800877a:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800877e:	f7fe ff1d 	bl	80075bc <__assert_func>
 8008782:	2301      	movs	r3, #1
 8008784:	6144      	str	r4, [r0, #20]
 8008786:	6103      	str	r3, [r0, #16]
 8008788:	bd10      	pop	{r4, pc}
 800878a:	bf00      	nop
 800878c:	0800aeff 	.word	0x0800aeff
 8008790:	0800af1a 	.word	0x0800af1a

08008794 <__multiply>:
 8008794:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008798:	4614      	mov	r4, r2
 800879a:	690a      	ldr	r2, [r1, #16]
 800879c:	6923      	ldr	r3, [r4, #16]
 800879e:	429a      	cmp	r2, r3
 80087a0:	bfb8      	it	lt
 80087a2:	460b      	movlt	r3, r1
 80087a4:	460d      	mov	r5, r1
 80087a6:	bfbc      	itt	lt
 80087a8:	4625      	movlt	r5, r4
 80087aa:	461c      	movlt	r4, r3
 80087ac:	f8d5 a010 	ldr.w	sl, [r5, #16]
 80087b0:	f8d4 9010 	ldr.w	r9, [r4, #16]
 80087b4:	68ab      	ldr	r3, [r5, #8]
 80087b6:	6869      	ldr	r1, [r5, #4]
 80087b8:	eb0a 0709 	add.w	r7, sl, r9
 80087bc:	42bb      	cmp	r3, r7
 80087be:	b085      	sub	sp, #20
 80087c0:	bfb8      	it	lt
 80087c2:	3101      	addlt	r1, #1
 80087c4:	f7ff fed4 	bl	8008570 <_Balloc>
 80087c8:	b930      	cbnz	r0, 80087d8 <__multiply+0x44>
 80087ca:	4602      	mov	r2, r0
 80087cc:	4b42      	ldr	r3, [pc, #264]	; (80088d8 <__multiply+0x144>)
 80087ce:	4843      	ldr	r0, [pc, #268]	; (80088dc <__multiply+0x148>)
 80087d0:	f240 115d 	movw	r1, #349	; 0x15d
 80087d4:	f7fe fef2 	bl	80075bc <__assert_func>
 80087d8:	f100 0614 	add.w	r6, r0, #20
 80087dc:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 80087e0:	4633      	mov	r3, r6
 80087e2:	2200      	movs	r2, #0
 80087e4:	4543      	cmp	r3, r8
 80087e6:	d31e      	bcc.n	8008826 <__multiply+0x92>
 80087e8:	f105 0c14 	add.w	ip, r5, #20
 80087ec:	f104 0314 	add.w	r3, r4, #20
 80087f0:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 80087f4:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 80087f8:	9202      	str	r2, [sp, #8]
 80087fa:	ebac 0205 	sub.w	r2, ip, r5
 80087fe:	3a15      	subs	r2, #21
 8008800:	f022 0203 	bic.w	r2, r2, #3
 8008804:	3204      	adds	r2, #4
 8008806:	f105 0115 	add.w	r1, r5, #21
 800880a:	458c      	cmp	ip, r1
 800880c:	bf38      	it	cc
 800880e:	2204      	movcc	r2, #4
 8008810:	9201      	str	r2, [sp, #4]
 8008812:	9a02      	ldr	r2, [sp, #8]
 8008814:	9303      	str	r3, [sp, #12]
 8008816:	429a      	cmp	r2, r3
 8008818:	d808      	bhi.n	800882c <__multiply+0x98>
 800881a:	2f00      	cmp	r7, #0
 800881c:	dc55      	bgt.n	80088ca <__multiply+0x136>
 800881e:	6107      	str	r7, [r0, #16]
 8008820:	b005      	add	sp, #20
 8008822:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008826:	f843 2b04 	str.w	r2, [r3], #4
 800882a:	e7db      	b.n	80087e4 <__multiply+0x50>
 800882c:	f8b3 a000 	ldrh.w	sl, [r3]
 8008830:	f1ba 0f00 	cmp.w	sl, #0
 8008834:	d020      	beq.n	8008878 <__multiply+0xe4>
 8008836:	f105 0e14 	add.w	lr, r5, #20
 800883a:	46b1      	mov	r9, r6
 800883c:	2200      	movs	r2, #0
 800883e:	f85e 4b04 	ldr.w	r4, [lr], #4
 8008842:	f8d9 b000 	ldr.w	fp, [r9]
 8008846:	b2a1      	uxth	r1, r4
 8008848:	fa1f fb8b 	uxth.w	fp, fp
 800884c:	fb0a b101 	mla	r1, sl, r1, fp
 8008850:	4411      	add	r1, r2
 8008852:	f8d9 2000 	ldr.w	r2, [r9]
 8008856:	0c24      	lsrs	r4, r4, #16
 8008858:	0c12      	lsrs	r2, r2, #16
 800885a:	fb0a 2404 	mla	r4, sl, r4, r2
 800885e:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 8008862:	b289      	uxth	r1, r1
 8008864:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8008868:	45f4      	cmp	ip, lr
 800886a:	f849 1b04 	str.w	r1, [r9], #4
 800886e:	ea4f 4214 	mov.w	r2, r4, lsr #16
 8008872:	d8e4      	bhi.n	800883e <__multiply+0xaa>
 8008874:	9901      	ldr	r1, [sp, #4]
 8008876:	5072      	str	r2, [r6, r1]
 8008878:	9a03      	ldr	r2, [sp, #12]
 800887a:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800887e:	3304      	adds	r3, #4
 8008880:	f1b9 0f00 	cmp.w	r9, #0
 8008884:	d01f      	beq.n	80088c6 <__multiply+0x132>
 8008886:	6834      	ldr	r4, [r6, #0]
 8008888:	f105 0114 	add.w	r1, r5, #20
 800888c:	46b6      	mov	lr, r6
 800888e:	f04f 0a00 	mov.w	sl, #0
 8008892:	880a      	ldrh	r2, [r1, #0]
 8008894:	f8be b002 	ldrh.w	fp, [lr, #2]
 8008898:	fb09 b202 	mla	r2, r9, r2, fp
 800889c:	4492      	add	sl, r2
 800889e:	b2a4      	uxth	r4, r4
 80088a0:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 80088a4:	f84e 4b04 	str.w	r4, [lr], #4
 80088a8:	f851 4b04 	ldr.w	r4, [r1], #4
 80088ac:	f8be 2000 	ldrh.w	r2, [lr]
 80088b0:	0c24      	lsrs	r4, r4, #16
 80088b2:	fb09 2404 	mla	r4, r9, r4, r2
 80088b6:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 80088ba:	458c      	cmp	ip, r1
 80088bc:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 80088c0:	d8e7      	bhi.n	8008892 <__multiply+0xfe>
 80088c2:	9a01      	ldr	r2, [sp, #4]
 80088c4:	50b4      	str	r4, [r6, r2]
 80088c6:	3604      	adds	r6, #4
 80088c8:	e7a3      	b.n	8008812 <__multiply+0x7e>
 80088ca:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80088ce:	2b00      	cmp	r3, #0
 80088d0:	d1a5      	bne.n	800881e <__multiply+0x8a>
 80088d2:	3f01      	subs	r7, #1
 80088d4:	e7a1      	b.n	800881a <__multiply+0x86>
 80088d6:	bf00      	nop
 80088d8:	0800aeff 	.word	0x0800aeff
 80088dc:	0800af1a 	.word	0x0800af1a

080088e0 <__pow5mult>:
 80088e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80088e4:	4615      	mov	r5, r2
 80088e6:	f012 0203 	ands.w	r2, r2, #3
 80088ea:	4606      	mov	r6, r0
 80088ec:	460f      	mov	r7, r1
 80088ee:	d007      	beq.n	8008900 <__pow5mult+0x20>
 80088f0:	4c25      	ldr	r4, [pc, #148]	; (8008988 <__pow5mult+0xa8>)
 80088f2:	3a01      	subs	r2, #1
 80088f4:	2300      	movs	r3, #0
 80088f6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80088fa:	f7ff fe9b 	bl	8008634 <__multadd>
 80088fe:	4607      	mov	r7, r0
 8008900:	10ad      	asrs	r5, r5, #2
 8008902:	d03d      	beq.n	8008980 <__pow5mult+0xa0>
 8008904:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8008906:	b97c      	cbnz	r4, 8008928 <__pow5mult+0x48>
 8008908:	2010      	movs	r0, #16
 800890a:	f7fd fab3 	bl	8005e74 <malloc>
 800890e:	4602      	mov	r2, r0
 8008910:	6270      	str	r0, [r6, #36]	; 0x24
 8008912:	b928      	cbnz	r0, 8008920 <__pow5mult+0x40>
 8008914:	4b1d      	ldr	r3, [pc, #116]	; (800898c <__pow5mult+0xac>)
 8008916:	481e      	ldr	r0, [pc, #120]	; (8008990 <__pow5mult+0xb0>)
 8008918:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800891c:	f7fe fe4e 	bl	80075bc <__assert_func>
 8008920:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008924:	6004      	str	r4, [r0, #0]
 8008926:	60c4      	str	r4, [r0, #12]
 8008928:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800892c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008930:	b94c      	cbnz	r4, 8008946 <__pow5mult+0x66>
 8008932:	f240 2171 	movw	r1, #625	; 0x271
 8008936:	4630      	mov	r0, r6
 8008938:	f7ff ff16 	bl	8008768 <__i2b>
 800893c:	2300      	movs	r3, #0
 800893e:	f8c8 0008 	str.w	r0, [r8, #8]
 8008942:	4604      	mov	r4, r0
 8008944:	6003      	str	r3, [r0, #0]
 8008946:	f04f 0900 	mov.w	r9, #0
 800894a:	07eb      	lsls	r3, r5, #31
 800894c:	d50a      	bpl.n	8008964 <__pow5mult+0x84>
 800894e:	4639      	mov	r1, r7
 8008950:	4622      	mov	r2, r4
 8008952:	4630      	mov	r0, r6
 8008954:	f7ff ff1e 	bl	8008794 <__multiply>
 8008958:	4639      	mov	r1, r7
 800895a:	4680      	mov	r8, r0
 800895c:	4630      	mov	r0, r6
 800895e:	f7ff fe47 	bl	80085f0 <_Bfree>
 8008962:	4647      	mov	r7, r8
 8008964:	106d      	asrs	r5, r5, #1
 8008966:	d00b      	beq.n	8008980 <__pow5mult+0xa0>
 8008968:	6820      	ldr	r0, [r4, #0]
 800896a:	b938      	cbnz	r0, 800897c <__pow5mult+0x9c>
 800896c:	4622      	mov	r2, r4
 800896e:	4621      	mov	r1, r4
 8008970:	4630      	mov	r0, r6
 8008972:	f7ff ff0f 	bl	8008794 <__multiply>
 8008976:	6020      	str	r0, [r4, #0]
 8008978:	f8c0 9000 	str.w	r9, [r0]
 800897c:	4604      	mov	r4, r0
 800897e:	e7e4      	b.n	800894a <__pow5mult+0x6a>
 8008980:	4638      	mov	r0, r7
 8008982:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008986:	bf00      	nop
 8008988:	0800b070 	.word	0x0800b070
 800898c:	0800abb0 	.word	0x0800abb0
 8008990:	0800af1a 	.word	0x0800af1a

08008994 <__lshift>:
 8008994:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008998:	460c      	mov	r4, r1
 800899a:	6849      	ldr	r1, [r1, #4]
 800899c:	6923      	ldr	r3, [r4, #16]
 800899e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80089a2:	68a3      	ldr	r3, [r4, #8]
 80089a4:	4607      	mov	r7, r0
 80089a6:	4691      	mov	r9, r2
 80089a8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80089ac:	f108 0601 	add.w	r6, r8, #1
 80089b0:	42b3      	cmp	r3, r6
 80089b2:	db0b      	blt.n	80089cc <__lshift+0x38>
 80089b4:	4638      	mov	r0, r7
 80089b6:	f7ff fddb 	bl	8008570 <_Balloc>
 80089ba:	4605      	mov	r5, r0
 80089bc:	b948      	cbnz	r0, 80089d2 <__lshift+0x3e>
 80089be:	4602      	mov	r2, r0
 80089c0:	4b28      	ldr	r3, [pc, #160]	; (8008a64 <__lshift+0xd0>)
 80089c2:	4829      	ldr	r0, [pc, #164]	; (8008a68 <__lshift+0xd4>)
 80089c4:	f240 11d9 	movw	r1, #473	; 0x1d9
 80089c8:	f7fe fdf8 	bl	80075bc <__assert_func>
 80089cc:	3101      	adds	r1, #1
 80089ce:	005b      	lsls	r3, r3, #1
 80089d0:	e7ee      	b.n	80089b0 <__lshift+0x1c>
 80089d2:	2300      	movs	r3, #0
 80089d4:	f100 0114 	add.w	r1, r0, #20
 80089d8:	f100 0210 	add.w	r2, r0, #16
 80089dc:	4618      	mov	r0, r3
 80089de:	4553      	cmp	r3, sl
 80089e0:	db33      	blt.n	8008a4a <__lshift+0xb6>
 80089e2:	6920      	ldr	r0, [r4, #16]
 80089e4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80089e8:	f104 0314 	add.w	r3, r4, #20
 80089ec:	f019 091f 	ands.w	r9, r9, #31
 80089f0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80089f4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80089f8:	d02b      	beq.n	8008a52 <__lshift+0xbe>
 80089fa:	f1c9 0e20 	rsb	lr, r9, #32
 80089fe:	468a      	mov	sl, r1
 8008a00:	2200      	movs	r2, #0
 8008a02:	6818      	ldr	r0, [r3, #0]
 8008a04:	fa00 f009 	lsl.w	r0, r0, r9
 8008a08:	4302      	orrs	r2, r0
 8008a0a:	f84a 2b04 	str.w	r2, [sl], #4
 8008a0e:	f853 2b04 	ldr.w	r2, [r3], #4
 8008a12:	459c      	cmp	ip, r3
 8008a14:	fa22 f20e 	lsr.w	r2, r2, lr
 8008a18:	d8f3      	bhi.n	8008a02 <__lshift+0x6e>
 8008a1a:	ebac 0304 	sub.w	r3, ip, r4
 8008a1e:	3b15      	subs	r3, #21
 8008a20:	f023 0303 	bic.w	r3, r3, #3
 8008a24:	3304      	adds	r3, #4
 8008a26:	f104 0015 	add.w	r0, r4, #21
 8008a2a:	4584      	cmp	ip, r0
 8008a2c:	bf38      	it	cc
 8008a2e:	2304      	movcc	r3, #4
 8008a30:	50ca      	str	r2, [r1, r3]
 8008a32:	b10a      	cbz	r2, 8008a38 <__lshift+0xa4>
 8008a34:	f108 0602 	add.w	r6, r8, #2
 8008a38:	3e01      	subs	r6, #1
 8008a3a:	4638      	mov	r0, r7
 8008a3c:	612e      	str	r6, [r5, #16]
 8008a3e:	4621      	mov	r1, r4
 8008a40:	f7ff fdd6 	bl	80085f0 <_Bfree>
 8008a44:	4628      	mov	r0, r5
 8008a46:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008a4a:	f842 0f04 	str.w	r0, [r2, #4]!
 8008a4e:	3301      	adds	r3, #1
 8008a50:	e7c5      	b.n	80089de <__lshift+0x4a>
 8008a52:	3904      	subs	r1, #4
 8008a54:	f853 2b04 	ldr.w	r2, [r3], #4
 8008a58:	f841 2f04 	str.w	r2, [r1, #4]!
 8008a5c:	459c      	cmp	ip, r3
 8008a5e:	d8f9      	bhi.n	8008a54 <__lshift+0xc0>
 8008a60:	e7ea      	b.n	8008a38 <__lshift+0xa4>
 8008a62:	bf00      	nop
 8008a64:	0800aeff 	.word	0x0800aeff
 8008a68:	0800af1a 	.word	0x0800af1a

08008a6c <__mcmp>:
 8008a6c:	b530      	push	{r4, r5, lr}
 8008a6e:	6902      	ldr	r2, [r0, #16]
 8008a70:	690c      	ldr	r4, [r1, #16]
 8008a72:	1b12      	subs	r2, r2, r4
 8008a74:	d10e      	bne.n	8008a94 <__mcmp+0x28>
 8008a76:	f100 0314 	add.w	r3, r0, #20
 8008a7a:	3114      	adds	r1, #20
 8008a7c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8008a80:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8008a84:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8008a88:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8008a8c:	42a5      	cmp	r5, r4
 8008a8e:	d003      	beq.n	8008a98 <__mcmp+0x2c>
 8008a90:	d305      	bcc.n	8008a9e <__mcmp+0x32>
 8008a92:	2201      	movs	r2, #1
 8008a94:	4610      	mov	r0, r2
 8008a96:	bd30      	pop	{r4, r5, pc}
 8008a98:	4283      	cmp	r3, r0
 8008a9a:	d3f3      	bcc.n	8008a84 <__mcmp+0x18>
 8008a9c:	e7fa      	b.n	8008a94 <__mcmp+0x28>
 8008a9e:	f04f 32ff 	mov.w	r2, #4294967295
 8008aa2:	e7f7      	b.n	8008a94 <__mcmp+0x28>

08008aa4 <__mdiff>:
 8008aa4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008aa8:	460c      	mov	r4, r1
 8008aaa:	4606      	mov	r6, r0
 8008aac:	4611      	mov	r1, r2
 8008aae:	4620      	mov	r0, r4
 8008ab0:	4617      	mov	r7, r2
 8008ab2:	f7ff ffdb 	bl	8008a6c <__mcmp>
 8008ab6:	1e05      	subs	r5, r0, #0
 8008ab8:	d110      	bne.n	8008adc <__mdiff+0x38>
 8008aba:	4629      	mov	r1, r5
 8008abc:	4630      	mov	r0, r6
 8008abe:	f7ff fd57 	bl	8008570 <_Balloc>
 8008ac2:	b930      	cbnz	r0, 8008ad2 <__mdiff+0x2e>
 8008ac4:	4b39      	ldr	r3, [pc, #228]	; (8008bac <__mdiff+0x108>)
 8008ac6:	4602      	mov	r2, r0
 8008ac8:	f240 2132 	movw	r1, #562	; 0x232
 8008acc:	4838      	ldr	r0, [pc, #224]	; (8008bb0 <__mdiff+0x10c>)
 8008ace:	f7fe fd75 	bl	80075bc <__assert_func>
 8008ad2:	2301      	movs	r3, #1
 8008ad4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008ad8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008adc:	bfa4      	itt	ge
 8008ade:	463b      	movge	r3, r7
 8008ae0:	4627      	movge	r7, r4
 8008ae2:	4630      	mov	r0, r6
 8008ae4:	6879      	ldr	r1, [r7, #4]
 8008ae6:	bfa6      	itte	ge
 8008ae8:	461c      	movge	r4, r3
 8008aea:	2500      	movge	r5, #0
 8008aec:	2501      	movlt	r5, #1
 8008aee:	f7ff fd3f 	bl	8008570 <_Balloc>
 8008af2:	b920      	cbnz	r0, 8008afe <__mdiff+0x5a>
 8008af4:	4b2d      	ldr	r3, [pc, #180]	; (8008bac <__mdiff+0x108>)
 8008af6:	4602      	mov	r2, r0
 8008af8:	f44f 7110 	mov.w	r1, #576	; 0x240
 8008afc:	e7e6      	b.n	8008acc <__mdiff+0x28>
 8008afe:	693e      	ldr	r6, [r7, #16]
 8008b00:	60c5      	str	r5, [r0, #12]
 8008b02:	6925      	ldr	r5, [r4, #16]
 8008b04:	f107 0114 	add.w	r1, r7, #20
 8008b08:	f104 0914 	add.w	r9, r4, #20
 8008b0c:	f100 0e14 	add.w	lr, r0, #20
 8008b10:	f107 0210 	add.w	r2, r7, #16
 8008b14:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 8008b18:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 8008b1c:	46f2      	mov	sl, lr
 8008b1e:	2700      	movs	r7, #0
 8008b20:	f859 3b04 	ldr.w	r3, [r9], #4
 8008b24:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8008b28:	fa1f f883 	uxth.w	r8, r3
 8008b2c:	fa17 f78b 	uxtah	r7, r7, fp
 8008b30:	0c1b      	lsrs	r3, r3, #16
 8008b32:	eba7 0808 	sub.w	r8, r7, r8
 8008b36:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8008b3a:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8008b3e:	fa1f f888 	uxth.w	r8, r8
 8008b42:	141f      	asrs	r7, r3, #16
 8008b44:	454d      	cmp	r5, r9
 8008b46:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8008b4a:	f84a 3b04 	str.w	r3, [sl], #4
 8008b4e:	d8e7      	bhi.n	8008b20 <__mdiff+0x7c>
 8008b50:	1b2b      	subs	r3, r5, r4
 8008b52:	3b15      	subs	r3, #21
 8008b54:	f023 0303 	bic.w	r3, r3, #3
 8008b58:	3304      	adds	r3, #4
 8008b5a:	3415      	adds	r4, #21
 8008b5c:	42a5      	cmp	r5, r4
 8008b5e:	bf38      	it	cc
 8008b60:	2304      	movcc	r3, #4
 8008b62:	4419      	add	r1, r3
 8008b64:	4473      	add	r3, lr
 8008b66:	469e      	mov	lr, r3
 8008b68:	460d      	mov	r5, r1
 8008b6a:	4565      	cmp	r5, ip
 8008b6c:	d30e      	bcc.n	8008b8c <__mdiff+0xe8>
 8008b6e:	f10c 0203 	add.w	r2, ip, #3
 8008b72:	1a52      	subs	r2, r2, r1
 8008b74:	f022 0203 	bic.w	r2, r2, #3
 8008b78:	3903      	subs	r1, #3
 8008b7a:	458c      	cmp	ip, r1
 8008b7c:	bf38      	it	cc
 8008b7e:	2200      	movcc	r2, #0
 8008b80:	441a      	add	r2, r3
 8008b82:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8008b86:	b17b      	cbz	r3, 8008ba8 <__mdiff+0x104>
 8008b88:	6106      	str	r6, [r0, #16]
 8008b8a:	e7a5      	b.n	8008ad8 <__mdiff+0x34>
 8008b8c:	f855 8b04 	ldr.w	r8, [r5], #4
 8008b90:	fa17 f488 	uxtah	r4, r7, r8
 8008b94:	1422      	asrs	r2, r4, #16
 8008b96:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 8008b9a:	b2a4      	uxth	r4, r4
 8008b9c:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8008ba0:	f84e 4b04 	str.w	r4, [lr], #4
 8008ba4:	1417      	asrs	r7, r2, #16
 8008ba6:	e7e0      	b.n	8008b6a <__mdiff+0xc6>
 8008ba8:	3e01      	subs	r6, #1
 8008baa:	e7ea      	b.n	8008b82 <__mdiff+0xde>
 8008bac:	0800aeff 	.word	0x0800aeff
 8008bb0:	0800af1a 	.word	0x0800af1a

08008bb4 <__d2b>:
 8008bb4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008bb8:	4689      	mov	r9, r1
 8008bba:	2101      	movs	r1, #1
 8008bbc:	ec57 6b10 	vmov	r6, r7, d0
 8008bc0:	4690      	mov	r8, r2
 8008bc2:	f7ff fcd5 	bl	8008570 <_Balloc>
 8008bc6:	4604      	mov	r4, r0
 8008bc8:	b930      	cbnz	r0, 8008bd8 <__d2b+0x24>
 8008bca:	4602      	mov	r2, r0
 8008bcc:	4b25      	ldr	r3, [pc, #148]	; (8008c64 <__d2b+0xb0>)
 8008bce:	4826      	ldr	r0, [pc, #152]	; (8008c68 <__d2b+0xb4>)
 8008bd0:	f240 310a 	movw	r1, #778	; 0x30a
 8008bd4:	f7fe fcf2 	bl	80075bc <__assert_func>
 8008bd8:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8008bdc:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8008be0:	bb35      	cbnz	r5, 8008c30 <__d2b+0x7c>
 8008be2:	2e00      	cmp	r6, #0
 8008be4:	9301      	str	r3, [sp, #4]
 8008be6:	d028      	beq.n	8008c3a <__d2b+0x86>
 8008be8:	4668      	mov	r0, sp
 8008bea:	9600      	str	r6, [sp, #0]
 8008bec:	f7ff fd8c 	bl	8008708 <__lo0bits>
 8008bf0:	9900      	ldr	r1, [sp, #0]
 8008bf2:	b300      	cbz	r0, 8008c36 <__d2b+0x82>
 8008bf4:	9a01      	ldr	r2, [sp, #4]
 8008bf6:	f1c0 0320 	rsb	r3, r0, #32
 8008bfa:	fa02 f303 	lsl.w	r3, r2, r3
 8008bfe:	430b      	orrs	r3, r1
 8008c00:	40c2      	lsrs	r2, r0
 8008c02:	6163      	str	r3, [r4, #20]
 8008c04:	9201      	str	r2, [sp, #4]
 8008c06:	9b01      	ldr	r3, [sp, #4]
 8008c08:	61a3      	str	r3, [r4, #24]
 8008c0a:	2b00      	cmp	r3, #0
 8008c0c:	bf14      	ite	ne
 8008c0e:	2202      	movne	r2, #2
 8008c10:	2201      	moveq	r2, #1
 8008c12:	6122      	str	r2, [r4, #16]
 8008c14:	b1d5      	cbz	r5, 8008c4c <__d2b+0x98>
 8008c16:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8008c1a:	4405      	add	r5, r0
 8008c1c:	f8c9 5000 	str.w	r5, [r9]
 8008c20:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8008c24:	f8c8 0000 	str.w	r0, [r8]
 8008c28:	4620      	mov	r0, r4
 8008c2a:	b003      	add	sp, #12
 8008c2c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008c30:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008c34:	e7d5      	b.n	8008be2 <__d2b+0x2e>
 8008c36:	6161      	str	r1, [r4, #20]
 8008c38:	e7e5      	b.n	8008c06 <__d2b+0x52>
 8008c3a:	a801      	add	r0, sp, #4
 8008c3c:	f7ff fd64 	bl	8008708 <__lo0bits>
 8008c40:	9b01      	ldr	r3, [sp, #4]
 8008c42:	6163      	str	r3, [r4, #20]
 8008c44:	2201      	movs	r2, #1
 8008c46:	6122      	str	r2, [r4, #16]
 8008c48:	3020      	adds	r0, #32
 8008c4a:	e7e3      	b.n	8008c14 <__d2b+0x60>
 8008c4c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8008c50:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8008c54:	f8c9 0000 	str.w	r0, [r9]
 8008c58:	6918      	ldr	r0, [r3, #16]
 8008c5a:	f7ff fd35 	bl	80086c8 <__hi0bits>
 8008c5e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8008c62:	e7df      	b.n	8008c24 <__d2b+0x70>
 8008c64:	0800aeff 	.word	0x0800aeff
 8008c68:	0800af1a 	.word	0x0800af1a

08008c6c <_calloc_r>:
 8008c6c:	b513      	push	{r0, r1, r4, lr}
 8008c6e:	434a      	muls	r2, r1
 8008c70:	4611      	mov	r1, r2
 8008c72:	9201      	str	r2, [sp, #4]
 8008c74:	f7fd fc0c 	bl	8006490 <_malloc_r>
 8008c78:	4604      	mov	r4, r0
 8008c7a:	b118      	cbz	r0, 8008c84 <_calloc_r+0x18>
 8008c7c:	9a01      	ldr	r2, [sp, #4]
 8008c7e:	2100      	movs	r1, #0
 8008c80:	f7fd f930 	bl	8005ee4 <memset>
 8008c84:	4620      	mov	r0, r4
 8008c86:	b002      	add	sp, #8
 8008c88:	bd10      	pop	{r4, pc}

08008c8a <_realloc_r>:
 8008c8a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008c8c:	4607      	mov	r7, r0
 8008c8e:	4614      	mov	r4, r2
 8008c90:	460e      	mov	r6, r1
 8008c92:	b921      	cbnz	r1, 8008c9e <_realloc_r+0x14>
 8008c94:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8008c98:	4611      	mov	r1, r2
 8008c9a:	f7fd bbf9 	b.w	8006490 <_malloc_r>
 8008c9e:	b922      	cbnz	r2, 8008caa <_realloc_r+0x20>
 8008ca0:	f7fd fba6 	bl	80063f0 <_free_r>
 8008ca4:	4625      	mov	r5, r4
 8008ca6:	4628      	mov	r0, r5
 8008ca8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008caa:	f000 fe65 	bl	8009978 <_malloc_usable_size_r>
 8008cae:	42a0      	cmp	r0, r4
 8008cb0:	d20f      	bcs.n	8008cd2 <_realloc_r+0x48>
 8008cb2:	4621      	mov	r1, r4
 8008cb4:	4638      	mov	r0, r7
 8008cb6:	f7fd fbeb 	bl	8006490 <_malloc_r>
 8008cba:	4605      	mov	r5, r0
 8008cbc:	2800      	cmp	r0, #0
 8008cbe:	d0f2      	beq.n	8008ca6 <_realloc_r+0x1c>
 8008cc0:	4631      	mov	r1, r6
 8008cc2:	4622      	mov	r2, r4
 8008cc4:	f7fd f8e6 	bl	8005e94 <memcpy>
 8008cc8:	4631      	mov	r1, r6
 8008cca:	4638      	mov	r0, r7
 8008ccc:	f7fd fb90 	bl	80063f0 <_free_r>
 8008cd0:	e7e9      	b.n	8008ca6 <_realloc_r+0x1c>
 8008cd2:	4635      	mov	r5, r6
 8008cd4:	e7e7      	b.n	8008ca6 <_realloc_r+0x1c>

08008cd6 <__ssputs_r>:
 8008cd6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008cda:	688e      	ldr	r6, [r1, #8]
 8008cdc:	429e      	cmp	r6, r3
 8008cde:	4682      	mov	sl, r0
 8008ce0:	460c      	mov	r4, r1
 8008ce2:	4690      	mov	r8, r2
 8008ce4:	461f      	mov	r7, r3
 8008ce6:	d838      	bhi.n	8008d5a <__ssputs_r+0x84>
 8008ce8:	898a      	ldrh	r2, [r1, #12]
 8008cea:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8008cee:	d032      	beq.n	8008d56 <__ssputs_r+0x80>
 8008cf0:	6825      	ldr	r5, [r4, #0]
 8008cf2:	6909      	ldr	r1, [r1, #16]
 8008cf4:	eba5 0901 	sub.w	r9, r5, r1
 8008cf8:	6965      	ldr	r5, [r4, #20]
 8008cfa:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008cfe:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008d02:	3301      	adds	r3, #1
 8008d04:	444b      	add	r3, r9
 8008d06:	106d      	asrs	r5, r5, #1
 8008d08:	429d      	cmp	r5, r3
 8008d0a:	bf38      	it	cc
 8008d0c:	461d      	movcc	r5, r3
 8008d0e:	0553      	lsls	r3, r2, #21
 8008d10:	d531      	bpl.n	8008d76 <__ssputs_r+0xa0>
 8008d12:	4629      	mov	r1, r5
 8008d14:	f7fd fbbc 	bl	8006490 <_malloc_r>
 8008d18:	4606      	mov	r6, r0
 8008d1a:	b950      	cbnz	r0, 8008d32 <__ssputs_r+0x5c>
 8008d1c:	230c      	movs	r3, #12
 8008d1e:	f8ca 3000 	str.w	r3, [sl]
 8008d22:	89a3      	ldrh	r3, [r4, #12]
 8008d24:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008d28:	81a3      	strh	r3, [r4, #12]
 8008d2a:	f04f 30ff 	mov.w	r0, #4294967295
 8008d2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008d32:	6921      	ldr	r1, [r4, #16]
 8008d34:	464a      	mov	r2, r9
 8008d36:	f7fd f8ad 	bl	8005e94 <memcpy>
 8008d3a:	89a3      	ldrh	r3, [r4, #12]
 8008d3c:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8008d40:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008d44:	81a3      	strh	r3, [r4, #12]
 8008d46:	6126      	str	r6, [r4, #16]
 8008d48:	6165      	str	r5, [r4, #20]
 8008d4a:	444e      	add	r6, r9
 8008d4c:	eba5 0509 	sub.w	r5, r5, r9
 8008d50:	6026      	str	r6, [r4, #0]
 8008d52:	60a5      	str	r5, [r4, #8]
 8008d54:	463e      	mov	r6, r7
 8008d56:	42be      	cmp	r6, r7
 8008d58:	d900      	bls.n	8008d5c <__ssputs_r+0x86>
 8008d5a:	463e      	mov	r6, r7
 8008d5c:	4632      	mov	r2, r6
 8008d5e:	6820      	ldr	r0, [r4, #0]
 8008d60:	4641      	mov	r1, r8
 8008d62:	f7fd f8a5 	bl	8005eb0 <memmove>
 8008d66:	68a3      	ldr	r3, [r4, #8]
 8008d68:	6822      	ldr	r2, [r4, #0]
 8008d6a:	1b9b      	subs	r3, r3, r6
 8008d6c:	4432      	add	r2, r6
 8008d6e:	60a3      	str	r3, [r4, #8]
 8008d70:	6022      	str	r2, [r4, #0]
 8008d72:	2000      	movs	r0, #0
 8008d74:	e7db      	b.n	8008d2e <__ssputs_r+0x58>
 8008d76:	462a      	mov	r2, r5
 8008d78:	f7ff ff87 	bl	8008c8a <_realloc_r>
 8008d7c:	4606      	mov	r6, r0
 8008d7e:	2800      	cmp	r0, #0
 8008d80:	d1e1      	bne.n	8008d46 <__ssputs_r+0x70>
 8008d82:	6921      	ldr	r1, [r4, #16]
 8008d84:	4650      	mov	r0, sl
 8008d86:	f7fd fb33 	bl	80063f0 <_free_r>
 8008d8a:	e7c7      	b.n	8008d1c <__ssputs_r+0x46>

08008d8c <_svfiprintf_r>:
 8008d8c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008d90:	4698      	mov	r8, r3
 8008d92:	898b      	ldrh	r3, [r1, #12]
 8008d94:	061b      	lsls	r3, r3, #24
 8008d96:	b09d      	sub	sp, #116	; 0x74
 8008d98:	4607      	mov	r7, r0
 8008d9a:	460d      	mov	r5, r1
 8008d9c:	4614      	mov	r4, r2
 8008d9e:	d50e      	bpl.n	8008dbe <_svfiprintf_r+0x32>
 8008da0:	690b      	ldr	r3, [r1, #16]
 8008da2:	b963      	cbnz	r3, 8008dbe <_svfiprintf_r+0x32>
 8008da4:	2140      	movs	r1, #64	; 0x40
 8008da6:	f7fd fb73 	bl	8006490 <_malloc_r>
 8008daa:	6028      	str	r0, [r5, #0]
 8008dac:	6128      	str	r0, [r5, #16]
 8008dae:	b920      	cbnz	r0, 8008dba <_svfiprintf_r+0x2e>
 8008db0:	230c      	movs	r3, #12
 8008db2:	603b      	str	r3, [r7, #0]
 8008db4:	f04f 30ff 	mov.w	r0, #4294967295
 8008db8:	e0d1      	b.n	8008f5e <_svfiprintf_r+0x1d2>
 8008dba:	2340      	movs	r3, #64	; 0x40
 8008dbc:	616b      	str	r3, [r5, #20]
 8008dbe:	2300      	movs	r3, #0
 8008dc0:	9309      	str	r3, [sp, #36]	; 0x24
 8008dc2:	2320      	movs	r3, #32
 8008dc4:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008dc8:	f8cd 800c 	str.w	r8, [sp, #12]
 8008dcc:	2330      	movs	r3, #48	; 0x30
 8008dce:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8008f78 <_svfiprintf_r+0x1ec>
 8008dd2:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008dd6:	f04f 0901 	mov.w	r9, #1
 8008dda:	4623      	mov	r3, r4
 8008ddc:	469a      	mov	sl, r3
 8008dde:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008de2:	b10a      	cbz	r2, 8008de8 <_svfiprintf_r+0x5c>
 8008de4:	2a25      	cmp	r2, #37	; 0x25
 8008de6:	d1f9      	bne.n	8008ddc <_svfiprintf_r+0x50>
 8008de8:	ebba 0b04 	subs.w	fp, sl, r4
 8008dec:	d00b      	beq.n	8008e06 <_svfiprintf_r+0x7a>
 8008dee:	465b      	mov	r3, fp
 8008df0:	4622      	mov	r2, r4
 8008df2:	4629      	mov	r1, r5
 8008df4:	4638      	mov	r0, r7
 8008df6:	f7ff ff6e 	bl	8008cd6 <__ssputs_r>
 8008dfa:	3001      	adds	r0, #1
 8008dfc:	f000 80aa 	beq.w	8008f54 <_svfiprintf_r+0x1c8>
 8008e00:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008e02:	445a      	add	r2, fp
 8008e04:	9209      	str	r2, [sp, #36]	; 0x24
 8008e06:	f89a 3000 	ldrb.w	r3, [sl]
 8008e0a:	2b00      	cmp	r3, #0
 8008e0c:	f000 80a2 	beq.w	8008f54 <_svfiprintf_r+0x1c8>
 8008e10:	2300      	movs	r3, #0
 8008e12:	f04f 32ff 	mov.w	r2, #4294967295
 8008e16:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008e1a:	f10a 0a01 	add.w	sl, sl, #1
 8008e1e:	9304      	str	r3, [sp, #16]
 8008e20:	9307      	str	r3, [sp, #28]
 8008e22:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008e26:	931a      	str	r3, [sp, #104]	; 0x68
 8008e28:	4654      	mov	r4, sl
 8008e2a:	2205      	movs	r2, #5
 8008e2c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008e30:	4851      	ldr	r0, [pc, #324]	; (8008f78 <_svfiprintf_r+0x1ec>)
 8008e32:	f7f7 fa05 	bl	8000240 <memchr>
 8008e36:	9a04      	ldr	r2, [sp, #16]
 8008e38:	b9d8      	cbnz	r0, 8008e72 <_svfiprintf_r+0xe6>
 8008e3a:	06d0      	lsls	r0, r2, #27
 8008e3c:	bf44      	itt	mi
 8008e3e:	2320      	movmi	r3, #32
 8008e40:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008e44:	0711      	lsls	r1, r2, #28
 8008e46:	bf44      	itt	mi
 8008e48:	232b      	movmi	r3, #43	; 0x2b
 8008e4a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008e4e:	f89a 3000 	ldrb.w	r3, [sl]
 8008e52:	2b2a      	cmp	r3, #42	; 0x2a
 8008e54:	d015      	beq.n	8008e82 <_svfiprintf_r+0xf6>
 8008e56:	9a07      	ldr	r2, [sp, #28]
 8008e58:	4654      	mov	r4, sl
 8008e5a:	2000      	movs	r0, #0
 8008e5c:	f04f 0c0a 	mov.w	ip, #10
 8008e60:	4621      	mov	r1, r4
 8008e62:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008e66:	3b30      	subs	r3, #48	; 0x30
 8008e68:	2b09      	cmp	r3, #9
 8008e6a:	d94e      	bls.n	8008f0a <_svfiprintf_r+0x17e>
 8008e6c:	b1b0      	cbz	r0, 8008e9c <_svfiprintf_r+0x110>
 8008e6e:	9207      	str	r2, [sp, #28]
 8008e70:	e014      	b.n	8008e9c <_svfiprintf_r+0x110>
 8008e72:	eba0 0308 	sub.w	r3, r0, r8
 8008e76:	fa09 f303 	lsl.w	r3, r9, r3
 8008e7a:	4313      	orrs	r3, r2
 8008e7c:	9304      	str	r3, [sp, #16]
 8008e7e:	46a2      	mov	sl, r4
 8008e80:	e7d2      	b.n	8008e28 <_svfiprintf_r+0x9c>
 8008e82:	9b03      	ldr	r3, [sp, #12]
 8008e84:	1d19      	adds	r1, r3, #4
 8008e86:	681b      	ldr	r3, [r3, #0]
 8008e88:	9103      	str	r1, [sp, #12]
 8008e8a:	2b00      	cmp	r3, #0
 8008e8c:	bfbb      	ittet	lt
 8008e8e:	425b      	neglt	r3, r3
 8008e90:	f042 0202 	orrlt.w	r2, r2, #2
 8008e94:	9307      	strge	r3, [sp, #28]
 8008e96:	9307      	strlt	r3, [sp, #28]
 8008e98:	bfb8      	it	lt
 8008e9a:	9204      	strlt	r2, [sp, #16]
 8008e9c:	7823      	ldrb	r3, [r4, #0]
 8008e9e:	2b2e      	cmp	r3, #46	; 0x2e
 8008ea0:	d10c      	bne.n	8008ebc <_svfiprintf_r+0x130>
 8008ea2:	7863      	ldrb	r3, [r4, #1]
 8008ea4:	2b2a      	cmp	r3, #42	; 0x2a
 8008ea6:	d135      	bne.n	8008f14 <_svfiprintf_r+0x188>
 8008ea8:	9b03      	ldr	r3, [sp, #12]
 8008eaa:	1d1a      	adds	r2, r3, #4
 8008eac:	681b      	ldr	r3, [r3, #0]
 8008eae:	9203      	str	r2, [sp, #12]
 8008eb0:	2b00      	cmp	r3, #0
 8008eb2:	bfb8      	it	lt
 8008eb4:	f04f 33ff 	movlt.w	r3, #4294967295
 8008eb8:	3402      	adds	r4, #2
 8008eba:	9305      	str	r3, [sp, #20]
 8008ebc:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8008f88 <_svfiprintf_r+0x1fc>
 8008ec0:	7821      	ldrb	r1, [r4, #0]
 8008ec2:	2203      	movs	r2, #3
 8008ec4:	4650      	mov	r0, sl
 8008ec6:	f7f7 f9bb 	bl	8000240 <memchr>
 8008eca:	b140      	cbz	r0, 8008ede <_svfiprintf_r+0x152>
 8008ecc:	2340      	movs	r3, #64	; 0x40
 8008ece:	eba0 000a 	sub.w	r0, r0, sl
 8008ed2:	fa03 f000 	lsl.w	r0, r3, r0
 8008ed6:	9b04      	ldr	r3, [sp, #16]
 8008ed8:	4303      	orrs	r3, r0
 8008eda:	3401      	adds	r4, #1
 8008edc:	9304      	str	r3, [sp, #16]
 8008ede:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008ee2:	4826      	ldr	r0, [pc, #152]	; (8008f7c <_svfiprintf_r+0x1f0>)
 8008ee4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008ee8:	2206      	movs	r2, #6
 8008eea:	f7f7 f9a9 	bl	8000240 <memchr>
 8008eee:	2800      	cmp	r0, #0
 8008ef0:	d038      	beq.n	8008f64 <_svfiprintf_r+0x1d8>
 8008ef2:	4b23      	ldr	r3, [pc, #140]	; (8008f80 <_svfiprintf_r+0x1f4>)
 8008ef4:	bb1b      	cbnz	r3, 8008f3e <_svfiprintf_r+0x1b2>
 8008ef6:	9b03      	ldr	r3, [sp, #12]
 8008ef8:	3307      	adds	r3, #7
 8008efa:	f023 0307 	bic.w	r3, r3, #7
 8008efe:	3308      	adds	r3, #8
 8008f00:	9303      	str	r3, [sp, #12]
 8008f02:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008f04:	4433      	add	r3, r6
 8008f06:	9309      	str	r3, [sp, #36]	; 0x24
 8008f08:	e767      	b.n	8008dda <_svfiprintf_r+0x4e>
 8008f0a:	fb0c 3202 	mla	r2, ip, r2, r3
 8008f0e:	460c      	mov	r4, r1
 8008f10:	2001      	movs	r0, #1
 8008f12:	e7a5      	b.n	8008e60 <_svfiprintf_r+0xd4>
 8008f14:	2300      	movs	r3, #0
 8008f16:	3401      	adds	r4, #1
 8008f18:	9305      	str	r3, [sp, #20]
 8008f1a:	4619      	mov	r1, r3
 8008f1c:	f04f 0c0a 	mov.w	ip, #10
 8008f20:	4620      	mov	r0, r4
 8008f22:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008f26:	3a30      	subs	r2, #48	; 0x30
 8008f28:	2a09      	cmp	r2, #9
 8008f2a:	d903      	bls.n	8008f34 <_svfiprintf_r+0x1a8>
 8008f2c:	2b00      	cmp	r3, #0
 8008f2e:	d0c5      	beq.n	8008ebc <_svfiprintf_r+0x130>
 8008f30:	9105      	str	r1, [sp, #20]
 8008f32:	e7c3      	b.n	8008ebc <_svfiprintf_r+0x130>
 8008f34:	fb0c 2101 	mla	r1, ip, r1, r2
 8008f38:	4604      	mov	r4, r0
 8008f3a:	2301      	movs	r3, #1
 8008f3c:	e7f0      	b.n	8008f20 <_svfiprintf_r+0x194>
 8008f3e:	ab03      	add	r3, sp, #12
 8008f40:	9300      	str	r3, [sp, #0]
 8008f42:	462a      	mov	r2, r5
 8008f44:	4b0f      	ldr	r3, [pc, #60]	; (8008f84 <_svfiprintf_r+0x1f8>)
 8008f46:	a904      	add	r1, sp, #16
 8008f48:	4638      	mov	r0, r7
 8008f4a:	f7fd fb9b 	bl	8006684 <_printf_float>
 8008f4e:	1c42      	adds	r2, r0, #1
 8008f50:	4606      	mov	r6, r0
 8008f52:	d1d6      	bne.n	8008f02 <_svfiprintf_r+0x176>
 8008f54:	89ab      	ldrh	r3, [r5, #12]
 8008f56:	065b      	lsls	r3, r3, #25
 8008f58:	f53f af2c 	bmi.w	8008db4 <_svfiprintf_r+0x28>
 8008f5c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008f5e:	b01d      	add	sp, #116	; 0x74
 8008f60:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008f64:	ab03      	add	r3, sp, #12
 8008f66:	9300      	str	r3, [sp, #0]
 8008f68:	462a      	mov	r2, r5
 8008f6a:	4b06      	ldr	r3, [pc, #24]	; (8008f84 <_svfiprintf_r+0x1f8>)
 8008f6c:	a904      	add	r1, sp, #16
 8008f6e:	4638      	mov	r0, r7
 8008f70:	f7fd fe2c 	bl	8006bcc <_printf_i>
 8008f74:	e7eb      	b.n	8008f4e <_svfiprintf_r+0x1c2>
 8008f76:	bf00      	nop
 8008f78:	0800b07c 	.word	0x0800b07c
 8008f7c:	0800b086 	.word	0x0800b086
 8008f80:	08006685 	.word	0x08006685
 8008f84:	08008cd7 	.word	0x08008cd7
 8008f88:	0800b082 	.word	0x0800b082

08008f8c <__sfputc_r>:
 8008f8c:	6893      	ldr	r3, [r2, #8]
 8008f8e:	3b01      	subs	r3, #1
 8008f90:	2b00      	cmp	r3, #0
 8008f92:	b410      	push	{r4}
 8008f94:	6093      	str	r3, [r2, #8]
 8008f96:	da08      	bge.n	8008faa <__sfputc_r+0x1e>
 8008f98:	6994      	ldr	r4, [r2, #24]
 8008f9a:	42a3      	cmp	r3, r4
 8008f9c:	db01      	blt.n	8008fa2 <__sfputc_r+0x16>
 8008f9e:	290a      	cmp	r1, #10
 8008fa0:	d103      	bne.n	8008faa <__sfputc_r+0x1e>
 8008fa2:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008fa6:	f000 b9bd 	b.w	8009324 <__swbuf_r>
 8008faa:	6813      	ldr	r3, [r2, #0]
 8008fac:	1c58      	adds	r0, r3, #1
 8008fae:	6010      	str	r0, [r2, #0]
 8008fb0:	7019      	strb	r1, [r3, #0]
 8008fb2:	4608      	mov	r0, r1
 8008fb4:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008fb8:	4770      	bx	lr

08008fba <__sfputs_r>:
 8008fba:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008fbc:	4606      	mov	r6, r0
 8008fbe:	460f      	mov	r7, r1
 8008fc0:	4614      	mov	r4, r2
 8008fc2:	18d5      	adds	r5, r2, r3
 8008fc4:	42ac      	cmp	r4, r5
 8008fc6:	d101      	bne.n	8008fcc <__sfputs_r+0x12>
 8008fc8:	2000      	movs	r0, #0
 8008fca:	e007      	b.n	8008fdc <__sfputs_r+0x22>
 8008fcc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008fd0:	463a      	mov	r2, r7
 8008fd2:	4630      	mov	r0, r6
 8008fd4:	f7ff ffda 	bl	8008f8c <__sfputc_r>
 8008fd8:	1c43      	adds	r3, r0, #1
 8008fda:	d1f3      	bne.n	8008fc4 <__sfputs_r+0xa>
 8008fdc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08008fe0 <_vfiprintf_r>:
 8008fe0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008fe4:	460d      	mov	r5, r1
 8008fe6:	b09d      	sub	sp, #116	; 0x74
 8008fe8:	4614      	mov	r4, r2
 8008fea:	4698      	mov	r8, r3
 8008fec:	4606      	mov	r6, r0
 8008fee:	b118      	cbz	r0, 8008ff8 <_vfiprintf_r+0x18>
 8008ff0:	6983      	ldr	r3, [r0, #24]
 8008ff2:	b90b      	cbnz	r3, 8008ff8 <_vfiprintf_r+0x18>
 8008ff4:	f000 fbac 	bl	8009750 <__sinit>
 8008ff8:	4b89      	ldr	r3, [pc, #548]	; (8009220 <_vfiprintf_r+0x240>)
 8008ffa:	429d      	cmp	r5, r3
 8008ffc:	d11b      	bne.n	8009036 <_vfiprintf_r+0x56>
 8008ffe:	6875      	ldr	r5, [r6, #4]
 8009000:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009002:	07d9      	lsls	r1, r3, #31
 8009004:	d405      	bmi.n	8009012 <_vfiprintf_r+0x32>
 8009006:	89ab      	ldrh	r3, [r5, #12]
 8009008:	059a      	lsls	r2, r3, #22
 800900a:	d402      	bmi.n	8009012 <_vfiprintf_r+0x32>
 800900c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800900e:	f7ff fa8d 	bl	800852c <__retarget_lock_acquire_recursive>
 8009012:	89ab      	ldrh	r3, [r5, #12]
 8009014:	071b      	lsls	r3, r3, #28
 8009016:	d501      	bpl.n	800901c <_vfiprintf_r+0x3c>
 8009018:	692b      	ldr	r3, [r5, #16]
 800901a:	b9eb      	cbnz	r3, 8009058 <_vfiprintf_r+0x78>
 800901c:	4629      	mov	r1, r5
 800901e:	4630      	mov	r0, r6
 8009020:	f000 f9f2 	bl	8009408 <__swsetup_r>
 8009024:	b1c0      	cbz	r0, 8009058 <_vfiprintf_r+0x78>
 8009026:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009028:	07dc      	lsls	r4, r3, #31
 800902a:	d50e      	bpl.n	800904a <_vfiprintf_r+0x6a>
 800902c:	f04f 30ff 	mov.w	r0, #4294967295
 8009030:	b01d      	add	sp, #116	; 0x74
 8009032:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009036:	4b7b      	ldr	r3, [pc, #492]	; (8009224 <_vfiprintf_r+0x244>)
 8009038:	429d      	cmp	r5, r3
 800903a:	d101      	bne.n	8009040 <_vfiprintf_r+0x60>
 800903c:	68b5      	ldr	r5, [r6, #8]
 800903e:	e7df      	b.n	8009000 <_vfiprintf_r+0x20>
 8009040:	4b79      	ldr	r3, [pc, #484]	; (8009228 <_vfiprintf_r+0x248>)
 8009042:	429d      	cmp	r5, r3
 8009044:	bf08      	it	eq
 8009046:	68f5      	ldreq	r5, [r6, #12]
 8009048:	e7da      	b.n	8009000 <_vfiprintf_r+0x20>
 800904a:	89ab      	ldrh	r3, [r5, #12]
 800904c:	0598      	lsls	r0, r3, #22
 800904e:	d4ed      	bmi.n	800902c <_vfiprintf_r+0x4c>
 8009050:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009052:	f7ff fa6d 	bl	8008530 <__retarget_lock_release_recursive>
 8009056:	e7e9      	b.n	800902c <_vfiprintf_r+0x4c>
 8009058:	2300      	movs	r3, #0
 800905a:	9309      	str	r3, [sp, #36]	; 0x24
 800905c:	2320      	movs	r3, #32
 800905e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009062:	f8cd 800c 	str.w	r8, [sp, #12]
 8009066:	2330      	movs	r3, #48	; 0x30
 8009068:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800922c <_vfiprintf_r+0x24c>
 800906c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009070:	f04f 0901 	mov.w	r9, #1
 8009074:	4623      	mov	r3, r4
 8009076:	469a      	mov	sl, r3
 8009078:	f813 2b01 	ldrb.w	r2, [r3], #1
 800907c:	b10a      	cbz	r2, 8009082 <_vfiprintf_r+0xa2>
 800907e:	2a25      	cmp	r2, #37	; 0x25
 8009080:	d1f9      	bne.n	8009076 <_vfiprintf_r+0x96>
 8009082:	ebba 0b04 	subs.w	fp, sl, r4
 8009086:	d00b      	beq.n	80090a0 <_vfiprintf_r+0xc0>
 8009088:	465b      	mov	r3, fp
 800908a:	4622      	mov	r2, r4
 800908c:	4629      	mov	r1, r5
 800908e:	4630      	mov	r0, r6
 8009090:	f7ff ff93 	bl	8008fba <__sfputs_r>
 8009094:	3001      	adds	r0, #1
 8009096:	f000 80aa 	beq.w	80091ee <_vfiprintf_r+0x20e>
 800909a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800909c:	445a      	add	r2, fp
 800909e:	9209      	str	r2, [sp, #36]	; 0x24
 80090a0:	f89a 3000 	ldrb.w	r3, [sl]
 80090a4:	2b00      	cmp	r3, #0
 80090a6:	f000 80a2 	beq.w	80091ee <_vfiprintf_r+0x20e>
 80090aa:	2300      	movs	r3, #0
 80090ac:	f04f 32ff 	mov.w	r2, #4294967295
 80090b0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80090b4:	f10a 0a01 	add.w	sl, sl, #1
 80090b8:	9304      	str	r3, [sp, #16]
 80090ba:	9307      	str	r3, [sp, #28]
 80090bc:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80090c0:	931a      	str	r3, [sp, #104]	; 0x68
 80090c2:	4654      	mov	r4, sl
 80090c4:	2205      	movs	r2, #5
 80090c6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80090ca:	4858      	ldr	r0, [pc, #352]	; (800922c <_vfiprintf_r+0x24c>)
 80090cc:	f7f7 f8b8 	bl	8000240 <memchr>
 80090d0:	9a04      	ldr	r2, [sp, #16]
 80090d2:	b9d8      	cbnz	r0, 800910c <_vfiprintf_r+0x12c>
 80090d4:	06d1      	lsls	r1, r2, #27
 80090d6:	bf44      	itt	mi
 80090d8:	2320      	movmi	r3, #32
 80090da:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80090de:	0713      	lsls	r3, r2, #28
 80090e0:	bf44      	itt	mi
 80090e2:	232b      	movmi	r3, #43	; 0x2b
 80090e4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80090e8:	f89a 3000 	ldrb.w	r3, [sl]
 80090ec:	2b2a      	cmp	r3, #42	; 0x2a
 80090ee:	d015      	beq.n	800911c <_vfiprintf_r+0x13c>
 80090f0:	9a07      	ldr	r2, [sp, #28]
 80090f2:	4654      	mov	r4, sl
 80090f4:	2000      	movs	r0, #0
 80090f6:	f04f 0c0a 	mov.w	ip, #10
 80090fa:	4621      	mov	r1, r4
 80090fc:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009100:	3b30      	subs	r3, #48	; 0x30
 8009102:	2b09      	cmp	r3, #9
 8009104:	d94e      	bls.n	80091a4 <_vfiprintf_r+0x1c4>
 8009106:	b1b0      	cbz	r0, 8009136 <_vfiprintf_r+0x156>
 8009108:	9207      	str	r2, [sp, #28]
 800910a:	e014      	b.n	8009136 <_vfiprintf_r+0x156>
 800910c:	eba0 0308 	sub.w	r3, r0, r8
 8009110:	fa09 f303 	lsl.w	r3, r9, r3
 8009114:	4313      	orrs	r3, r2
 8009116:	9304      	str	r3, [sp, #16]
 8009118:	46a2      	mov	sl, r4
 800911a:	e7d2      	b.n	80090c2 <_vfiprintf_r+0xe2>
 800911c:	9b03      	ldr	r3, [sp, #12]
 800911e:	1d19      	adds	r1, r3, #4
 8009120:	681b      	ldr	r3, [r3, #0]
 8009122:	9103      	str	r1, [sp, #12]
 8009124:	2b00      	cmp	r3, #0
 8009126:	bfbb      	ittet	lt
 8009128:	425b      	neglt	r3, r3
 800912a:	f042 0202 	orrlt.w	r2, r2, #2
 800912e:	9307      	strge	r3, [sp, #28]
 8009130:	9307      	strlt	r3, [sp, #28]
 8009132:	bfb8      	it	lt
 8009134:	9204      	strlt	r2, [sp, #16]
 8009136:	7823      	ldrb	r3, [r4, #0]
 8009138:	2b2e      	cmp	r3, #46	; 0x2e
 800913a:	d10c      	bne.n	8009156 <_vfiprintf_r+0x176>
 800913c:	7863      	ldrb	r3, [r4, #1]
 800913e:	2b2a      	cmp	r3, #42	; 0x2a
 8009140:	d135      	bne.n	80091ae <_vfiprintf_r+0x1ce>
 8009142:	9b03      	ldr	r3, [sp, #12]
 8009144:	1d1a      	adds	r2, r3, #4
 8009146:	681b      	ldr	r3, [r3, #0]
 8009148:	9203      	str	r2, [sp, #12]
 800914a:	2b00      	cmp	r3, #0
 800914c:	bfb8      	it	lt
 800914e:	f04f 33ff 	movlt.w	r3, #4294967295
 8009152:	3402      	adds	r4, #2
 8009154:	9305      	str	r3, [sp, #20]
 8009156:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800923c <_vfiprintf_r+0x25c>
 800915a:	7821      	ldrb	r1, [r4, #0]
 800915c:	2203      	movs	r2, #3
 800915e:	4650      	mov	r0, sl
 8009160:	f7f7 f86e 	bl	8000240 <memchr>
 8009164:	b140      	cbz	r0, 8009178 <_vfiprintf_r+0x198>
 8009166:	2340      	movs	r3, #64	; 0x40
 8009168:	eba0 000a 	sub.w	r0, r0, sl
 800916c:	fa03 f000 	lsl.w	r0, r3, r0
 8009170:	9b04      	ldr	r3, [sp, #16]
 8009172:	4303      	orrs	r3, r0
 8009174:	3401      	adds	r4, #1
 8009176:	9304      	str	r3, [sp, #16]
 8009178:	f814 1b01 	ldrb.w	r1, [r4], #1
 800917c:	482c      	ldr	r0, [pc, #176]	; (8009230 <_vfiprintf_r+0x250>)
 800917e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009182:	2206      	movs	r2, #6
 8009184:	f7f7 f85c 	bl	8000240 <memchr>
 8009188:	2800      	cmp	r0, #0
 800918a:	d03f      	beq.n	800920c <_vfiprintf_r+0x22c>
 800918c:	4b29      	ldr	r3, [pc, #164]	; (8009234 <_vfiprintf_r+0x254>)
 800918e:	bb1b      	cbnz	r3, 80091d8 <_vfiprintf_r+0x1f8>
 8009190:	9b03      	ldr	r3, [sp, #12]
 8009192:	3307      	adds	r3, #7
 8009194:	f023 0307 	bic.w	r3, r3, #7
 8009198:	3308      	adds	r3, #8
 800919a:	9303      	str	r3, [sp, #12]
 800919c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800919e:	443b      	add	r3, r7
 80091a0:	9309      	str	r3, [sp, #36]	; 0x24
 80091a2:	e767      	b.n	8009074 <_vfiprintf_r+0x94>
 80091a4:	fb0c 3202 	mla	r2, ip, r2, r3
 80091a8:	460c      	mov	r4, r1
 80091aa:	2001      	movs	r0, #1
 80091ac:	e7a5      	b.n	80090fa <_vfiprintf_r+0x11a>
 80091ae:	2300      	movs	r3, #0
 80091b0:	3401      	adds	r4, #1
 80091b2:	9305      	str	r3, [sp, #20]
 80091b4:	4619      	mov	r1, r3
 80091b6:	f04f 0c0a 	mov.w	ip, #10
 80091ba:	4620      	mov	r0, r4
 80091bc:	f810 2b01 	ldrb.w	r2, [r0], #1
 80091c0:	3a30      	subs	r2, #48	; 0x30
 80091c2:	2a09      	cmp	r2, #9
 80091c4:	d903      	bls.n	80091ce <_vfiprintf_r+0x1ee>
 80091c6:	2b00      	cmp	r3, #0
 80091c8:	d0c5      	beq.n	8009156 <_vfiprintf_r+0x176>
 80091ca:	9105      	str	r1, [sp, #20]
 80091cc:	e7c3      	b.n	8009156 <_vfiprintf_r+0x176>
 80091ce:	fb0c 2101 	mla	r1, ip, r1, r2
 80091d2:	4604      	mov	r4, r0
 80091d4:	2301      	movs	r3, #1
 80091d6:	e7f0      	b.n	80091ba <_vfiprintf_r+0x1da>
 80091d8:	ab03      	add	r3, sp, #12
 80091da:	9300      	str	r3, [sp, #0]
 80091dc:	462a      	mov	r2, r5
 80091de:	4b16      	ldr	r3, [pc, #88]	; (8009238 <_vfiprintf_r+0x258>)
 80091e0:	a904      	add	r1, sp, #16
 80091e2:	4630      	mov	r0, r6
 80091e4:	f7fd fa4e 	bl	8006684 <_printf_float>
 80091e8:	4607      	mov	r7, r0
 80091ea:	1c78      	adds	r0, r7, #1
 80091ec:	d1d6      	bne.n	800919c <_vfiprintf_r+0x1bc>
 80091ee:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80091f0:	07d9      	lsls	r1, r3, #31
 80091f2:	d405      	bmi.n	8009200 <_vfiprintf_r+0x220>
 80091f4:	89ab      	ldrh	r3, [r5, #12]
 80091f6:	059a      	lsls	r2, r3, #22
 80091f8:	d402      	bmi.n	8009200 <_vfiprintf_r+0x220>
 80091fa:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80091fc:	f7ff f998 	bl	8008530 <__retarget_lock_release_recursive>
 8009200:	89ab      	ldrh	r3, [r5, #12]
 8009202:	065b      	lsls	r3, r3, #25
 8009204:	f53f af12 	bmi.w	800902c <_vfiprintf_r+0x4c>
 8009208:	9809      	ldr	r0, [sp, #36]	; 0x24
 800920a:	e711      	b.n	8009030 <_vfiprintf_r+0x50>
 800920c:	ab03      	add	r3, sp, #12
 800920e:	9300      	str	r3, [sp, #0]
 8009210:	462a      	mov	r2, r5
 8009212:	4b09      	ldr	r3, [pc, #36]	; (8009238 <_vfiprintf_r+0x258>)
 8009214:	a904      	add	r1, sp, #16
 8009216:	4630      	mov	r0, r6
 8009218:	f7fd fcd8 	bl	8006bcc <_printf_i>
 800921c:	e7e4      	b.n	80091e8 <_vfiprintf_r+0x208>
 800921e:	bf00      	nop
 8009220:	0800b0b0 	.word	0x0800b0b0
 8009224:	0800b0d0 	.word	0x0800b0d0
 8009228:	0800b090 	.word	0x0800b090
 800922c:	0800b07c 	.word	0x0800b07c
 8009230:	0800b086 	.word	0x0800b086
 8009234:	08006685 	.word	0x08006685
 8009238:	08008fbb 	.word	0x08008fbb
 800923c:	0800b082 	.word	0x0800b082

08009240 <siscanf>:
 8009240:	b40e      	push	{r1, r2, r3}
 8009242:	b510      	push	{r4, lr}
 8009244:	b09f      	sub	sp, #124	; 0x7c
 8009246:	ac21      	add	r4, sp, #132	; 0x84
 8009248:	f44f 7101 	mov.w	r1, #516	; 0x204
 800924c:	f854 2b04 	ldr.w	r2, [r4], #4
 8009250:	9201      	str	r2, [sp, #4]
 8009252:	f8ad 101c 	strh.w	r1, [sp, #28]
 8009256:	9004      	str	r0, [sp, #16]
 8009258:	9008      	str	r0, [sp, #32]
 800925a:	f7f6 ffe3 	bl	8000224 <strlen>
 800925e:	4b0c      	ldr	r3, [pc, #48]	; (8009290 <siscanf+0x50>)
 8009260:	9005      	str	r0, [sp, #20]
 8009262:	9009      	str	r0, [sp, #36]	; 0x24
 8009264:	930d      	str	r3, [sp, #52]	; 0x34
 8009266:	480b      	ldr	r0, [pc, #44]	; (8009294 <siscanf+0x54>)
 8009268:	9a01      	ldr	r2, [sp, #4]
 800926a:	6800      	ldr	r0, [r0, #0]
 800926c:	9403      	str	r4, [sp, #12]
 800926e:	2300      	movs	r3, #0
 8009270:	9311      	str	r3, [sp, #68]	; 0x44
 8009272:	9316      	str	r3, [sp, #88]	; 0x58
 8009274:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8009278:	f8ad 301e 	strh.w	r3, [sp, #30]
 800927c:	a904      	add	r1, sp, #16
 800927e:	4623      	mov	r3, r4
 8009280:	f000 fbdc 	bl	8009a3c <__ssvfiscanf_r>
 8009284:	b01f      	add	sp, #124	; 0x7c
 8009286:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800928a:	b003      	add	sp, #12
 800928c:	4770      	bx	lr
 800928e:	bf00      	nop
 8009290:	080092bb 	.word	0x080092bb
 8009294:	20000014 	.word	0x20000014

08009298 <__sread>:
 8009298:	b510      	push	{r4, lr}
 800929a:	460c      	mov	r4, r1
 800929c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80092a0:	f000 fe90 	bl	8009fc4 <_read_r>
 80092a4:	2800      	cmp	r0, #0
 80092a6:	bfab      	itete	ge
 80092a8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80092aa:	89a3      	ldrhlt	r3, [r4, #12]
 80092ac:	181b      	addge	r3, r3, r0
 80092ae:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80092b2:	bfac      	ite	ge
 80092b4:	6563      	strge	r3, [r4, #84]	; 0x54
 80092b6:	81a3      	strhlt	r3, [r4, #12]
 80092b8:	bd10      	pop	{r4, pc}

080092ba <__seofread>:
 80092ba:	2000      	movs	r0, #0
 80092bc:	4770      	bx	lr

080092be <__swrite>:
 80092be:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80092c2:	461f      	mov	r7, r3
 80092c4:	898b      	ldrh	r3, [r1, #12]
 80092c6:	05db      	lsls	r3, r3, #23
 80092c8:	4605      	mov	r5, r0
 80092ca:	460c      	mov	r4, r1
 80092cc:	4616      	mov	r6, r2
 80092ce:	d505      	bpl.n	80092dc <__swrite+0x1e>
 80092d0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80092d4:	2302      	movs	r3, #2
 80092d6:	2200      	movs	r2, #0
 80092d8:	f000 fad8 	bl	800988c <_lseek_r>
 80092dc:	89a3      	ldrh	r3, [r4, #12]
 80092de:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80092e2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80092e6:	81a3      	strh	r3, [r4, #12]
 80092e8:	4632      	mov	r2, r6
 80092ea:	463b      	mov	r3, r7
 80092ec:	4628      	mov	r0, r5
 80092ee:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80092f2:	f000 b877 	b.w	80093e4 <_write_r>

080092f6 <__sseek>:
 80092f6:	b510      	push	{r4, lr}
 80092f8:	460c      	mov	r4, r1
 80092fa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80092fe:	f000 fac5 	bl	800988c <_lseek_r>
 8009302:	1c43      	adds	r3, r0, #1
 8009304:	89a3      	ldrh	r3, [r4, #12]
 8009306:	bf15      	itete	ne
 8009308:	6560      	strne	r0, [r4, #84]	; 0x54
 800930a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800930e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8009312:	81a3      	strheq	r3, [r4, #12]
 8009314:	bf18      	it	ne
 8009316:	81a3      	strhne	r3, [r4, #12]
 8009318:	bd10      	pop	{r4, pc}

0800931a <__sclose>:
 800931a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800931e:	f000 b8e1 	b.w	80094e4 <_close_r>
	...

08009324 <__swbuf_r>:
 8009324:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009326:	460e      	mov	r6, r1
 8009328:	4614      	mov	r4, r2
 800932a:	4605      	mov	r5, r0
 800932c:	b118      	cbz	r0, 8009336 <__swbuf_r+0x12>
 800932e:	6983      	ldr	r3, [r0, #24]
 8009330:	b90b      	cbnz	r3, 8009336 <__swbuf_r+0x12>
 8009332:	f000 fa0d 	bl	8009750 <__sinit>
 8009336:	4b21      	ldr	r3, [pc, #132]	; (80093bc <__swbuf_r+0x98>)
 8009338:	429c      	cmp	r4, r3
 800933a:	d12b      	bne.n	8009394 <__swbuf_r+0x70>
 800933c:	686c      	ldr	r4, [r5, #4]
 800933e:	69a3      	ldr	r3, [r4, #24]
 8009340:	60a3      	str	r3, [r4, #8]
 8009342:	89a3      	ldrh	r3, [r4, #12]
 8009344:	071a      	lsls	r2, r3, #28
 8009346:	d52f      	bpl.n	80093a8 <__swbuf_r+0x84>
 8009348:	6923      	ldr	r3, [r4, #16]
 800934a:	b36b      	cbz	r3, 80093a8 <__swbuf_r+0x84>
 800934c:	6923      	ldr	r3, [r4, #16]
 800934e:	6820      	ldr	r0, [r4, #0]
 8009350:	1ac0      	subs	r0, r0, r3
 8009352:	6963      	ldr	r3, [r4, #20]
 8009354:	b2f6      	uxtb	r6, r6
 8009356:	4283      	cmp	r3, r0
 8009358:	4637      	mov	r7, r6
 800935a:	dc04      	bgt.n	8009366 <__swbuf_r+0x42>
 800935c:	4621      	mov	r1, r4
 800935e:	4628      	mov	r0, r5
 8009360:	f000 f962 	bl	8009628 <_fflush_r>
 8009364:	bb30      	cbnz	r0, 80093b4 <__swbuf_r+0x90>
 8009366:	68a3      	ldr	r3, [r4, #8]
 8009368:	3b01      	subs	r3, #1
 800936a:	60a3      	str	r3, [r4, #8]
 800936c:	6823      	ldr	r3, [r4, #0]
 800936e:	1c5a      	adds	r2, r3, #1
 8009370:	6022      	str	r2, [r4, #0]
 8009372:	701e      	strb	r6, [r3, #0]
 8009374:	6963      	ldr	r3, [r4, #20]
 8009376:	3001      	adds	r0, #1
 8009378:	4283      	cmp	r3, r0
 800937a:	d004      	beq.n	8009386 <__swbuf_r+0x62>
 800937c:	89a3      	ldrh	r3, [r4, #12]
 800937e:	07db      	lsls	r3, r3, #31
 8009380:	d506      	bpl.n	8009390 <__swbuf_r+0x6c>
 8009382:	2e0a      	cmp	r6, #10
 8009384:	d104      	bne.n	8009390 <__swbuf_r+0x6c>
 8009386:	4621      	mov	r1, r4
 8009388:	4628      	mov	r0, r5
 800938a:	f000 f94d 	bl	8009628 <_fflush_r>
 800938e:	b988      	cbnz	r0, 80093b4 <__swbuf_r+0x90>
 8009390:	4638      	mov	r0, r7
 8009392:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009394:	4b0a      	ldr	r3, [pc, #40]	; (80093c0 <__swbuf_r+0x9c>)
 8009396:	429c      	cmp	r4, r3
 8009398:	d101      	bne.n	800939e <__swbuf_r+0x7a>
 800939a:	68ac      	ldr	r4, [r5, #8]
 800939c:	e7cf      	b.n	800933e <__swbuf_r+0x1a>
 800939e:	4b09      	ldr	r3, [pc, #36]	; (80093c4 <__swbuf_r+0xa0>)
 80093a0:	429c      	cmp	r4, r3
 80093a2:	bf08      	it	eq
 80093a4:	68ec      	ldreq	r4, [r5, #12]
 80093a6:	e7ca      	b.n	800933e <__swbuf_r+0x1a>
 80093a8:	4621      	mov	r1, r4
 80093aa:	4628      	mov	r0, r5
 80093ac:	f000 f82c 	bl	8009408 <__swsetup_r>
 80093b0:	2800      	cmp	r0, #0
 80093b2:	d0cb      	beq.n	800934c <__swbuf_r+0x28>
 80093b4:	f04f 37ff 	mov.w	r7, #4294967295
 80093b8:	e7ea      	b.n	8009390 <__swbuf_r+0x6c>
 80093ba:	bf00      	nop
 80093bc:	0800b0b0 	.word	0x0800b0b0
 80093c0:	0800b0d0 	.word	0x0800b0d0
 80093c4:	0800b090 	.word	0x0800b090

080093c8 <__ascii_wctomb>:
 80093c8:	b149      	cbz	r1, 80093de <__ascii_wctomb+0x16>
 80093ca:	2aff      	cmp	r2, #255	; 0xff
 80093cc:	bf85      	ittet	hi
 80093ce:	238a      	movhi	r3, #138	; 0x8a
 80093d0:	6003      	strhi	r3, [r0, #0]
 80093d2:	700a      	strbls	r2, [r1, #0]
 80093d4:	f04f 30ff 	movhi.w	r0, #4294967295
 80093d8:	bf98      	it	ls
 80093da:	2001      	movls	r0, #1
 80093dc:	4770      	bx	lr
 80093de:	4608      	mov	r0, r1
 80093e0:	4770      	bx	lr
	...

080093e4 <_write_r>:
 80093e4:	b538      	push	{r3, r4, r5, lr}
 80093e6:	4d07      	ldr	r5, [pc, #28]	; (8009404 <_write_r+0x20>)
 80093e8:	4604      	mov	r4, r0
 80093ea:	4608      	mov	r0, r1
 80093ec:	4611      	mov	r1, r2
 80093ee:	2200      	movs	r2, #0
 80093f0:	602a      	str	r2, [r5, #0]
 80093f2:	461a      	mov	r2, r3
 80093f4:	f7f8 f9a1 	bl	800173a <_write>
 80093f8:	1c43      	adds	r3, r0, #1
 80093fa:	d102      	bne.n	8009402 <_write_r+0x1e>
 80093fc:	682b      	ldr	r3, [r5, #0]
 80093fe:	b103      	cbz	r3, 8009402 <_write_r+0x1e>
 8009400:	6023      	str	r3, [r4, #0]
 8009402:	bd38      	pop	{r3, r4, r5, pc}
 8009404:	2000068c 	.word	0x2000068c

08009408 <__swsetup_r>:
 8009408:	4b32      	ldr	r3, [pc, #200]	; (80094d4 <__swsetup_r+0xcc>)
 800940a:	b570      	push	{r4, r5, r6, lr}
 800940c:	681d      	ldr	r5, [r3, #0]
 800940e:	4606      	mov	r6, r0
 8009410:	460c      	mov	r4, r1
 8009412:	b125      	cbz	r5, 800941e <__swsetup_r+0x16>
 8009414:	69ab      	ldr	r3, [r5, #24]
 8009416:	b913      	cbnz	r3, 800941e <__swsetup_r+0x16>
 8009418:	4628      	mov	r0, r5
 800941a:	f000 f999 	bl	8009750 <__sinit>
 800941e:	4b2e      	ldr	r3, [pc, #184]	; (80094d8 <__swsetup_r+0xd0>)
 8009420:	429c      	cmp	r4, r3
 8009422:	d10f      	bne.n	8009444 <__swsetup_r+0x3c>
 8009424:	686c      	ldr	r4, [r5, #4]
 8009426:	89a3      	ldrh	r3, [r4, #12]
 8009428:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800942c:	0719      	lsls	r1, r3, #28
 800942e:	d42c      	bmi.n	800948a <__swsetup_r+0x82>
 8009430:	06dd      	lsls	r5, r3, #27
 8009432:	d411      	bmi.n	8009458 <__swsetup_r+0x50>
 8009434:	2309      	movs	r3, #9
 8009436:	6033      	str	r3, [r6, #0]
 8009438:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800943c:	81a3      	strh	r3, [r4, #12]
 800943e:	f04f 30ff 	mov.w	r0, #4294967295
 8009442:	e03e      	b.n	80094c2 <__swsetup_r+0xba>
 8009444:	4b25      	ldr	r3, [pc, #148]	; (80094dc <__swsetup_r+0xd4>)
 8009446:	429c      	cmp	r4, r3
 8009448:	d101      	bne.n	800944e <__swsetup_r+0x46>
 800944a:	68ac      	ldr	r4, [r5, #8]
 800944c:	e7eb      	b.n	8009426 <__swsetup_r+0x1e>
 800944e:	4b24      	ldr	r3, [pc, #144]	; (80094e0 <__swsetup_r+0xd8>)
 8009450:	429c      	cmp	r4, r3
 8009452:	bf08      	it	eq
 8009454:	68ec      	ldreq	r4, [r5, #12]
 8009456:	e7e6      	b.n	8009426 <__swsetup_r+0x1e>
 8009458:	0758      	lsls	r0, r3, #29
 800945a:	d512      	bpl.n	8009482 <__swsetup_r+0x7a>
 800945c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800945e:	b141      	cbz	r1, 8009472 <__swsetup_r+0x6a>
 8009460:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009464:	4299      	cmp	r1, r3
 8009466:	d002      	beq.n	800946e <__swsetup_r+0x66>
 8009468:	4630      	mov	r0, r6
 800946a:	f7fc ffc1 	bl	80063f0 <_free_r>
 800946e:	2300      	movs	r3, #0
 8009470:	6363      	str	r3, [r4, #52]	; 0x34
 8009472:	89a3      	ldrh	r3, [r4, #12]
 8009474:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8009478:	81a3      	strh	r3, [r4, #12]
 800947a:	2300      	movs	r3, #0
 800947c:	6063      	str	r3, [r4, #4]
 800947e:	6923      	ldr	r3, [r4, #16]
 8009480:	6023      	str	r3, [r4, #0]
 8009482:	89a3      	ldrh	r3, [r4, #12]
 8009484:	f043 0308 	orr.w	r3, r3, #8
 8009488:	81a3      	strh	r3, [r4, #12]
 800948a:	6923      	ldr	r3, [r4, #16]
 800948c:	b94b      	cbnz	r3, 80094a2 <__swsetup_r+0x9a>
 800948e:	89a3      	ldrh	r3, [r4, #12]
 8009490:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8009494:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009498:	d003      	beq.n	80094a2 <__swsetup_r+0x9a>
 800949a:	4621      	mov	r1, r4
 800949c:	4630      	mov	r0, r6
 800949e:	f000 fa2b 	bl	80098f8 <__smakebuf_r>
 80094a2:	89a0      	ldrh	r0, [r4, #12]
 80094a4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80094a8:	f010 0301 	ands.w	r3, r0, #1
 80094ac:	d00a      	beq.n	80094c4 <__swsetup_r+0xbc>
 80094ae:	2300      	movs	r3, #0
 80094b0:	60a3      	str	r3, [r4, #8]
 80094b2:	6963      	ldr	r3, [r4, #20]
 80094b4:	425b      	negs	r3, r3
 80094b6:	61a3      	str	r3, [r4, #24]
 80094b8:	6923      	ldr	r3, [r4, #16]
 80094ba:	b943      	cbnz	r3, 80094ce <__swsetup_r+0xc6>
 80094bc:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80094c0:	d1ba      	bne.n	8009438 <__swsetup_r+0x30>
 80094c2:	bd70      	pop	{r4, r5, r6, pc}
 80094c4:	0781      	lsls	r1, r0, #30
 80094c6:	bf58      	it	pl
 80094c8:	6963      	ldrpl	r3, [r4, #20]
 80094ca:	60a3      	str	r3, [r4, #8]
 80094cc:	e7f4      	b.n	80094b8 <__swsetup_r+0xb0>
 80094ce:	2000      	movs	r0, #0
 80094d0:	e7f7      	b.n	80094c2 <__swsetup_r+0xba>
 80094d2:	bf00      	nop
 80094d4:	20000014 	.word	0x20000014
 80094d8:	0800b0b0 	.word	0x0800b0b0
 80094dc:	0800b0d0 	.word	0x0800b0d0
 80094e0:	0800b090 	.word	0x0800b090

080094e4 <_close_r>:
 80094e4:	b538      	push	{r3, r4, r5, lr}
 80094e6:	4d06      	ldr	r5, [pc, #24]	; (8009500 <_close_r+0x1c>)
 80094e8:	2300      	movs	r3, #0
 80094ea:	4604      	mov	r4, r0
 80094ec:	4608      	mov	r0, r1
 80094ee:	602b      	str	r3, [r5, #0]
 80094f0:	f7f8 f93f 	bl	8001772 <_close>
 80094f4:	1c43      	adds	r3, r0, #1
 80094f6:	d102      	bne.n	80094fe <_close_r+0x1a>
 80094f8:	682b      	ldr	r3, [r5, #0]
 80094fa:	b103      	cbz	r3, 80094fe <_close_r+0x1a>
 80094fc:	6023      	str	r3, [r4, #0]
 80094fe:	bd38      	pop	{r3, r4, r5, pc}
 8009500:	2000068c 	.word	0x2000068c

08009504 <__env_lock>:
 8009504:	4801      	ldr	r0, [pc, #4]	; (800950c <__env_lock+0x8>)
 8009506:	f7ff b811 	b.w	800852c <__retarget_lock_acquire_recursive>
 800950a:	bf00      	nop
 800950c:	20000682 	.word	0x20000682

08009510 <__env_unlock>:
 8009510:	4801      	ldr	r0, [pc, #4]	; (8009518 <__env_unlock+0x8>)
 8009512:	f7ff b80d 	b.w	8008530 <__retarget_lock_release_recursive>
 8009516:	bf00      	nop
 8009518:	20000682 	.word	0x20000682

0800951c <__sflush_r>:
 800951c:	898a      	ldrh	r2, [r1, #12]
 800951e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009522:	4605      	mov	r5, r0
 8009524:	0710      	lsls	r0, r2, #28
 8009526:	460c      	mov	r4, r1
 8009528:	d458      	bmi.n	80095dc <__sflush_r+0xc0>
 800952a:	684b      	ldr	r3, [r1, #4]
 800952c:	2b00      	cmp	r3, #0
 800952e:	dc05      	bgt.n	800953c <__sflush_r+0x20>
 8009530:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8009532:	2b00      	cmp	r3, #0
 8009534:	dc02      	bgt.n	800953c <__sflush_r+0x20>
 8009536:	2000      	movs	r0, #0
 8009538:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800953c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800953e:	2e00      	cmp	r6, #0
 8009540:	d0f9      	beq.n	8009536 <__sflush_r+0x1a>
 8009542:	2300      	movs	r3, #0
 8009544:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8009548:	682f      	ldr	r7, [r5, #0]
 800954a:	602b      	str	r3, [r5, #0]
 800954c:	d032      	beq.n	80095b4 <__sflush_r+0x98>
 800954e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8009550:	89a3      	ldrh	r3, [r4, #12]
 8009552:	075a      	lsls	r2, r3, #29
 8009554:	d505      	bpl.n	8009562 <__sflush_r+0x46>
 8009556:	6863      	ldr	r3, [r4, #4]
 8009558:	1ac0      	subs	r0, r0, r3
 800955a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800955c:	b10b      	cbz	r3, 8009562 <__sflush_r+0x46>
 800955e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8009560:	1ac0      	subs	r0, r0, r3
 8009562:	2300      	movs	r3, #0
 8009564:	4602      	mov	r2, r0
 8009566:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009568:	6a21      	ldr	r1, [r4, #32]
 800956a:	4628      	mov	r0, r5
 800956c:	47b0      	blx	r6
 800956e:	1c43      	adds	r3, r0, #1
 8009570:	89a3      	ldrh	r3, [r4, #12]
 8009572:	d106      	bne.n	8009582 <__sflush_r+0x66>
 8009574:	6829      	ldr	r1, [r5, #0]
 8009576:	291d      	cmp	r1, #29
 8009578:	d82c      	bhi.n	80095d4 <__sflush_r+0xb8>
 800957a:	4a2a      	ldr	r2, [pc, #168]	; (8009624 <__sflush_r+0x108>)
 800957c:	40ca      	lsrs	r2, r1
 800957e:	07d6      	lsls	r6, r2, #31
 8009580:	d528      	bpl.n	80095d4 <__sflush_r+0xb8>
 8009582:	2200      	movs	r2, #0
 8009584:	6062      	str	r2, [r4, #4]
 8009586:	04d9      	lsls	r1, r3, #19
 8009588:	6922      	ldr	r2, [r4, #16]
 800958a:	6022      	str	r2, [r4, #0]
 800958c:	d504      	bpl.n	8009598 <__sflush_r+0x7c>
 800958e:	1c42      	adds	r2, r0, #1
 8009590:	d101      	bne.n	8009596 <__sflush_r+0x7a>
 8009592:	682b      	ldr	r3, [r5, #0]
 8009594:	b903      	cbnz	r3, 8009598 <__sflush_r+0x7c>
 8009596:	6560      	str	r0, [r4, #84]	; 0x54
 8009598:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800959a:	602f      	str	r7, [r5, #0]
 800959c:	2900      	cmp	r1, #0
 800959e:	d0ca      	beq.n	8009536 <__sflush_r+0x1a>
 80095a0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80095a4:	4299      	cmp	r1, r3
 80095a6:	d002      	beq.n	80095ae <__sflush_r+0x92>
 80095a8:	4628      	mov	r0, r5
 80095aa:	f7fc ff21 	bl	80063f0 <_free_r>
 80095ae:	2000      	movs	r0, #0
 80095b0:	6360      	str	r0, [r4, #52]	; 0x34
 80095b2:	e7c1      	b.n	8009538 <__sflush_r+0x1c>
 80095b4:	6a21      	ldr	r1, [r4, #32]
 80095b6:	2301      	movs	r3, #1
 80095b8:	4628      	mov	r0, r5
 80095ba:	47b0      	blx	r6
 80095bc:	1c41      	adds	r1, r0, #1
 80095be:	d1c7      	bne.n	8009550 <__sflush_r+0x34>
 80095c0:	682b      	ldr	r3, [r5, #0]
 80095c2:	2b00      	cmp	r3, #0
 80095c4:	d0c4      	beq.n	8009550 <__sflush_r+0x34>
 80095c6:	2b1d      	cmp	r3, #29
 80095c8:	d001      	beq.n	80095ce <__sflush_r+0xb2>
 80095ca:	2b16      	cmp	r3, #22
 80095cc:	d101      	bne.n	80095d2 <__sflush_r+0xb6>
 80095ce:	602f      	str	r7, [r5, #0]
 80095d0:	e7b1      	b.n	8009536 <__sflush_r+0x1a>
 80095d2:	89a3      	ldrh	r3, [r4, #12]
 80095d4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80095d8:	81a3      	strh	r3, [r4, #12]
 80095da:	e7ad      	b.n	8009538 <__sflush_r+0x1c>
 80095dc:	690f      	ldr	r7, [r1, #16]
 80095de:	2f00      	cmp	r7, #0
 80095e0:	d0a9      	beq.n	8009536 <__sflush_r+0x1a>
 80095e2:	0793      	lsls	r3, r2, #30
 80095e4:	680e      	ldr	r6, [r1, #0]
 80095e6:	bf08      	it	eq
 80095e8:	694b      	ldreq	r3, [r1, #20]
 80095ea:	600f      	str	r7, [r1, #0]
 80095ec:	bf18      	it	ne
 80095ee:	2300      	movne	r3, #0
 80095f0:	eba6 0807 	sub.w	r8, r6, r7
 80095f4:	608b      	str	r3, [r1, #8]
 80095f6:	f1b8 0f00 	cmp.w	r8, #0
 80095fa:	dd9c      	ble.n	8009536 <__sflush_r+0x1a>
 80095fc:	6a21      	ldr	r1, [r4, #32]
 80095fe:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8009600:	4643      	mov	r3, r8
 8009602:	463a      	mov	r2, r7
 8009604:	4628      	mov	r0, r5
 8009606:	47b0      	blx	r6
 8009608:	2800      	cmp	r0, #0
 800960a:	dc06      	bgt.n	800961a <__sflush_r+0xfe>
 800960c:	89a3      	ldrh	r3, [r4, #12]
 800960e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009612:	81a3      	strh	r3, [r4, #12]
 8009614:	f04f 30ff 	mov.w	r0, #4294967295
 8009618:	e78e      	b.n	8009538 <__sflush_r+0x1c>
 800961a:	4407      	add	r7, r0
 800961c:	eba8 0800 	sub.w	r8, r8, r0
 8009620:	e7e9      	b.n	80095f6 <__sflush_r+0xda>
 8009622:	bf00      	nop
 8009624:	20400001 	.word	0x20400001

08009628 <_fflush_r>:
 8009628:	b538      	push	{r3, r4, r5, lr}
 800962a:	690b      	ldr	r3, [r1, #16]
 800962c:	4605      	mov	r5, r0
 800962e:	460c      	mov	r4, r1
 8009630:	b913      	cbnz	r3, 8009638 <_fflush_r+0x10>
 8009632:	2500      	movs	r5, #0
 8009634:	4628      	mov	r0, r5
 8009636:	bd38      	pop	{r3, r4, r5, pc}
 8009638:	b118      	cbz	r0, 8009642 <_fflush_r+0x1a>
 800963a:	6983      	ldr	r3, [r0, #24]
 800963c:	b90b      	cbnz	r3, 8009642 <_fflush_r+0x1a>
 800963e:	f000 f887 	bl	8009750 <__sinit>
 8009642:	4b14      	ldr	r3, [pc, #80]	; (8009694 <_fflush_r+0x6c>)
 8009644:	429c      	cmp	r4, r3
 8009646:	d11b      	bne.n	8009680 <_fflush_r+0x58>
 8009648:	686c      	ldr	r4, [r5, #4]
 800964a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800964e:	2b00      	cmp	r3, #0
 8009650:	d0ef      	beq.n	8009632 <_fflush_r+0xa>
 8009652:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8009654:	07d0      	lsls	r0, r2, #31
 8009656:	d404      	bmi.n	8009662 <_fflush_r+0x3a>
 8009658:	0599      	lsls	r1, r3, #22
 800965a:	d402      	bmi.n	8009662 <_fflush_r+0x3a>
 800965c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800965e:	f7fe ff65 	bl	800852c <__retarget_lock_acquire_recursive>
 8009662:	4628      	mov	r0, r5
 8009664:	4621      	mov	r1, r4
 8009666:	f7ff ff59 	bl	800951c <__sflush_r>
 800966a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800966c:	07da      	lsls	r2, r3, #31
 800966e:	4605      	mov	r5, r0
 8009670:	d4e0      	bmi.n	8009634 <_fflush_r+0xc>
 8009672:	89a3      	ldrh	r3, [r4, #12]
 8009674:	059b      	lsls	r3, r3, #22
 8009676:	d4dd      	bmi.n	8009634 <_fflush_r+0xc>
 8009678:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800967a:	f7fe ff59 	bl	8008530 <__retarget_lock_release_recursive>
 800967e:	e7d9      	b.n	8009634 <_fflush_r+0xc>
 8009680:	4b05      	ldr	r3, [pc, #20]	; (8009698 <_fflush_r+0x70>)
 8009682:	429c      	cmp	r4, r3
 8009684:	d101      	bne.n	800968a <_fflush_r+0x62>
 8009686:	68ac      	ldr	r4, [r5, #8]
 8009688:	e7df      	b.n	800964a <_fflush_r+0x22>
 800968a:	4b04      	ldr	r3, [pc, #16]	; (800969c <_fflush_r+0x74>)
 800968c:	429c      	cmp	r4, r3
 800968e:	bf08      	it	eq
 8009690:	68ec      	ldreq	r4, [r5, #12]
 8009692:	e7da      	b.n	800964a <_fflush_r+0x22>
 8009694:	0800b0b0 	.word	0x0800b0b0
 8009698:	0800b0d0 	.word	0x0800b0d0
 800969c:	0800b090 	.word	0x0800b090

080096a0 <std>:
 80096a0:	2300      	movs	r3, #0
 80096a2:	b510      	push	{r4, lr}
 80096a4:	4604      	mov	r4, r0
 80096a6:	e9c0 3300 	strd	r3, r3, [r0]
 80096aa:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80096ae:	6083      	str	r3, [r0, #8]
 80096b0:	8181      	strh	r1, [r0, #12]
 80096b2:	6643      	str	r3, [r0, #100]	; 0x64
 80096b4:	81c2      	strh	r2, [r0, #14]
 80096b6:	6183      	str	r3, [r0, #24]
 80096b8:	4619      	mov	r1, r3
 80096ba:	2208      	movs	r2, #8
 80096bc:	305c      	adds	r0, #92	; 0x5c
 80096be:	f7fc fc11 	bl	8005ee4 <memset>
 80096c2:	4b05      	ldr	r3, [pc, #20]	; (80096d8 <std+0x38>)
 80096c4:	6263      	str	r3, [r4, #36]	; 0x24
 80096c6:	4b05      	ldr	r3, [pc, #20]	; (80096dc <std+0x3c>)
 80096c8:	62a3      	str	r3, [r4, #40]	; 0x28
 80096ca:	4b05      	ldr	r3, [pc, #20]	; (80096e0 <std+0x40>)
 80096cc:	62e3      	str	r3, [r4, #44]	; 0x2c
 80096ce:	4b05      	ldr	r3, [pc, #20]	; (80096e4 <std+0x44>)
 80096d0:	6224      	str	r4, [r4, #32]
 80096d2:	6323      	str	r3, [r4, #48]	; 0x30
 80096d4:	bd10      	pop	{r4, pc}
 80096d6:	bf00      	nop
 80096d8:	08009299 	.word	0x08009299
 80096dc:	080092bf 	.word	0x080092bf
 80096e0:	080092f7 	.word	0x080092f7
 80096e4:	0800931b 	.word	0x0800931b

080096e8 <_cleanup_r>:
 80096e8:	4901      	ldr	r1, [pc, #4]	; (80096f0 <_cleanup_r+0x8>)
 80096ea:	f000 b8af 	b.w	800984c <_fwalk_reent>
 80096ee:	bf00      	nop
 80096f0:	08009629 	.word	0x08009629

080096f4 <__sfmoreglue>:
 80096f4:	b570      	push	{r4, r5, r6, lr}
 80096f6:	1e4a      	subs	r2, r1, #1
 80096f8:	2568      	movs	r5, #104	; 0x68
 80096fa:	4355      	muls	r5, r2
 80096fc:	460e      	mov	r6, r1
 80096fe:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8009702:	f7fc fec5 	bl	8006490 <_malloc_r>
 8009706:	4604      	mov	r4, r0
 8009708:	b140      	cbz	r0, 800971c <__sfmoreglue+0x28>
 800970a:	2100      	movs	r1, #0
 800970c:	e9c0 1600 	strd	r1, r6, [r0]
 8009710:	300c      	adds	r0, #12
 8009712:	60a0      	str	r0, [r4, #8]
 8009714:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8009718:	f7fc fbe4 	bl	8005ee4 <memset>
 800971c:	4620      	mov	r0, r4
 800971e:	bd70      	pop	{r4, r5, r6, pc}

08009720 <__sfp_lock_acquire>:
 8009720:	4801      	ldr	r0, [pc, #4]	; (8009728 <__sfp_lock_acquire+0x8>)
 8009722:	f7fe bf03 	b.w	800852c <__retarget_lock_acquire_recursive>
 8009726:	bf00      	nop
 8009728:	20000688 	.word	0x20000688

0800972c <__sfp_lock_release>:
 800972c:	4801      	ldr	r0, [pc, #4]	; (8009734 <__sfp_lock_release+0x8>)
 800972e:	f7fe beff 	b.w	8008530 <__retarget_lock_release_recursive>
 8009732:	bf00      	nop
 8009734:	20000688 	.word	0x20000688

08009738 <__sinit_lock_acquire>:
 8009738:	4801      	ldr	r0, [pc, #4]	; (8009740 <__sinit_lock_acquire+0x8>)
 800973a:	f7fe bef7 	b.w	800852c <__retarget_lock_acquire_recursive>
 800973e:	bf00      	nop
 8009740:	20000683 	.word	0x20000683

08009744 <__sinit_lock_release>:
 8009744:	4801      	ldr	r0, [pc, #4]	; (800974c <__sinit_lock_release+0x8>)
 8009746:	f7fe bef3 	b.w	8008530 <__retarget_lock_release_recursive>
 800974a:	bf00      	nop
 800974c:	20000683 	.word	0x20000683

08009750 <__sinit>:
 8009750:	b510      	push	{r4, lr}
 8009752:	4604      	mov	r4, r0
 8009754:	f7ff fff0 	bl	8009738 <__sinit_lock_acquire>
 8009758:	69a3      	ldr	r3, [r4, #24]
 800975a:	b11b      	cbz	r3, 8009764 <__sinit+0x14>
 800975c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009760:	f7ff bff0 	b.w	8009744 <__sinit_lock_release>
 8009764:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8009768:	6523      	str	r3, [r4, #80]	; 0x50
 800976a:	4b13      	ldr	r3, [pc, #76]	; (80097b8 <__sinit+0x68>)
 800976c:	4a13      	ldr	r2, [pc, #76]	; (80097bc <__sinit+0x6c>)
 800976e:	681b      	ldr	r3, [r3, #0]
 8009770:	62a2      	str	r2, [r4, #40]	; 0x28
 8009772:	42a3      	cmp	r3, r4
 8009774:	bf04      	itt	eq
 8009776:	2301      	moveq	r3, #1
 8009778:	61a3      	streq	r3, [r4, #24]
 800977a:	4620      	mov	r0, r4
 800977c:	f000 f820 	bl	80097c0 <__sfp>
 8009780:	6060      	str	r0, [r4, #4]
 8009782:	4620      	mov	r0, r4
 8009784:	f000 f81c 	bl	80097c0 <__sfp>
 8009788:	60a0      	str	r0, [r4, #8]
 800978a:	4620      	mov	r0, r4
 800978c:	f000 f818 	bl	80097c0 <__sfp>
 8009790:	2200      	movs	r2, #0
 8009792:	60e0      	str	r0, [r4, #12]
 8009794:	2104      	movs	r1, #4
 8009796:	6860      	ldr	r0, [r4, #4]
 8009798:	f7ff ff82 	bl	80096a0 <std>
 800979c:	68a0      	ldr	r0, [r4, #8]
 800979e:	2201      	movs	r2, #1
 80097a0:	2109      	movs	r1, #9
 80097a2:	f7ff ff7d 	bl	80096a0 <std>
 80097a6:	68e0      	ldr	r0, [r4, #12]
 80097a8:	2202      	movs	r2, #2
 80097aa:	2112      	movs	r1, #18
 80097ac:	f7ff ff78 	bl	80096a0 <std>
 80097b0:	2301      	movs	r3, #1
 80097b2:	61a3      	str	r3, [r4, #24]
 80097b4:	e7d2      	b.n	800975c <__sinit+0xc>
 80097b6:	bf00      	nop
 80097b8:	0800abac 	.word	0x0800abac
 80097bc:	080096e9 	.word	0x080096e9

080097c0 <__sfp>:
 80097c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80097c2:	4607      	mov	r7, r0
 80097c4:	f7ff ffac 	bl	8009720 <__sfp_lock_acquire>
 80097c8:	4b1e      	ldr	r3, [pc, #120]	; (8009844 <__sfp+0x84>)
 80097ca:	681e      	ldr	r6, [r3, #0]
 80097cc:	69b3      	ldr	r3, [r6, #24]
 80097ce:	b913      	cbnz	r3, 80097d6 <__sfp+0x16>
 80097d0:	4630      	mov	r0, r6
 80097d2:	f7ff ffbd 	bl	8009750 <__sinit>
 80097d6:	3648      	adds	r6, #72	; 0x48
 80097d8:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80097dc:	3b01      	subs	r3, #1
 80097de:	d503      	bpl.n	80097e8 <__sfp+0x28>
 80097e0:	6833      	ldr	r3, [r6, #0]
 80097e2:	b30b      	cbz	r3, 8009828 <__sfp+0x68>
 80097e4:	6836      	ldr	r6, [r6, #0]
 80097e6:	e7f7      	b.n	80097d8 <__sfp+0x18>
 80097e8:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80097ec:	b9d5      	cbnz	r5, 8009824 <__sfp+0x64>
 80097ee:	4b16      	ldr	r3, [pc, #88]	; (8009848 <__sfp+0x88>)
 80097f0:	60e3      	str	r3, [r4, #12]
 80097f2:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80097f6:	6665      	str	r5, [r4, #100]	; 0x64
 80097f8:	f7fe fe96 	bl	8008528 <__retarget_lock_init_recursive>
 80097fc:	f7ff ff96 	bl	800972c <__sfp_lock_release>
 8009800:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8009804:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8009808:	6025      	str	r5, [r4, #0]
 800980a:	61a5      	str	r5, [r4, #24]
 800980c:	2208      	movs	r2, #8
 800980e:	4629      	mov	r1, r5
 8009810:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8009814:	f7fc fb66 	bl	8005ee4 <memset>
 8009818:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800981c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8009820:	4620      	mov	r0, r4
 8009822:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009824:	3468      	adds	r4, #104	; 0x68
 8009826:	e7d9      	b.n	80097dc <__sfp+0x1c>
 8009828:	2104      	movs	r1, #4
 800982a:	4638      	mov	r0, r7
 800982c:	f7ff ff62 	bl	80096f4 <__sfmoreglue>
 8009830:	4604      	mov	r4, r0
 8009832:	6030      	str	r0, [r6, #0]
 8009834:	2800      	cmp	r0, #0
 8009836:	d1d5      	bne.n	80097e4 <__sfp+0x24>
 8009838:	f7ff ff78 	bl	800972c <__sfp_lock_release>
 800983c:	230c      	movs	r3, #12
 800983e:	603b      	str	r3, [r7, #0]
 8009840:	e7ee      	b.n	8009820 <__sfp+0x60>
 8009842:	bf00      	nop
 8009844:	0800abac 	.word	0x0800abac
 8009848:	ffff0001 	.word	0xffff0001

0800984c <_fwalk_reent>:
 800984c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009850:	4606      	mov	r6, r0
 8009852:	4688      	mov	r8, r1
 8009854:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8009858:	2700      	movs	r7, #0
 800985a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800985e:	f1b9 0901 	subs.w	r9, r9, #1
 8009862:	d505      	bpl.n	8009870 <_fwalk_reent+0x24>
 8009864:	6824      	ldr	r4, [r4, #0]
 8009866:	2c00      	cmp	r4, #0
 8009868:	d1f7      	bne.n	800985a <_fwalk_reent+0xe>
 800986a:	4638      	mov	r0, r7
 800986c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009870:	89ab      	ldrh	r3, [r5, #12]
 8009872:	2b01      	cmp	r3, #1
 8009874:	d907      	bls.n	8009886 <_fwalk_reent+0x3a>
 8009876:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800987a:	3301      	adds	r3, #1
 800987c:	d003      	beq.n	8009886 <_fwalk_reent+0x3a>
 800987e:	4629      	mov	r1, r5
 8009880:	4630      	mov	r0, r6
 8009882:	47c0      	blx	r8
 8009884:	4307      	orrs	r7, r0
 8009886:	3568      	adds	r5, #104	; 0x68
 8009888:	e7e9      	b.n	800985e <_fwalk_reent+0x12>
	...

0800988c <_lseek_r>:
 800988c:	b538      	push	{r3, r4, r5, lr}
 800988e:	4d07      	ldr	r5, [pc, #28]	; (80098ac <_lseek_r+0x20>)
 8009890:	4604      	mov	r4, r0
 8009892:	4608      	mov	r0, r1
 8009894:	4611      	mov	r1, r2
 8009896:	2200      	movs	r2, #0
 8009898:	602a      	str	r2, [r5, #0]
 800989a:	461a      	mov	r2, r3
 800989c:	f7f7 ff90 	bl	80017c0 <_lseek>
 80098a0:	1c43      	adds	r3, r0, #1
 80098a2:	d102      	bne.n	80098aa <_lseek_r+0x1e>
 80098a4:	682b      	ldr	r3, [r5, #0]
 80098a6:	b103      	cbz	r3, 80098aa <_lseek_r+0x1e>
 80098a8:	6023      	str	r3, [r4, #0]
 80098aa:	bd38      	pop	{r3, r4, r5, pc}
 80098ac:	2000068c 	.word	0x2000068c

080098b0 <__swhatbuf_r>:
 80098b0:	b570      	push	{r4, r5, r6, lr}
 80098b2:	460e      	mov	r6, r1
 80098b4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80098b8:	2900      	cmp	r1, #0
 80098ba:	b096      	sub	sp, #88	; 0x58
 80098bc:	4614      	mov	r4, r2
 80098be:	461d      	mov	r5, r3
 80098c0:	da07      	bge.n	80098d2 <__swhatbuf_r+0x22>
 80098c2:	2300      	movs	r3, #0
 80098c4:	602b      	str	r3, [r5, #0]
 80098c6:	89b3      	ldrh	r3, [r6, #12]
 80098c8:	061a      	lsls	r2, r3, #24
 80098ca:	d410      	bmi.n	80098ee <__swhatbuf_r+0x3e>
 80098cc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80098d0:	e00e      	b.n	80098f0 <__swhatbuf_r+0x40>
 80098d2:	466a      	mov	r2, sp
 80098d4:	f000 fbfc 	bl	800a0d0 <_fstat_r>
 80098d8:	2800      	cmp	r0, #0
 80098da:	dbf2      	blt.n	80098c2 <__swhatbuf_r+0x12>
 80098dc:	9a01      	ldr	r2, [sp, #4]
 80098de:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80098e2:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80098e6:	425a      	negs	r2, r3
 80098e8:	415a      	adcs	r2, r3
 80098ea:	602a      	str	r2, [r5, #0]
 80098ec:	e7ee      	b.n	80098cc <__swhatbuf_r+0x1c>
 80098ee:	2340      	movs	r3, #64	; 0x40
 80098f0:	2000      	movs	r0, #0
 80098f2:	6023      	str	r3, [r4, #0]
 80098f4:	b016      	add	sp, #88	; 0x58
 80098f6:	bd70      	pop	{r4, r5, r6, pc}

080098f8 <__smakebuf_r>:
 80098f8:	898b      	ldrh	r3, [r1, #12]
 80098fa:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80098fc:	079d      	lsls	r5, r3, #30
 80098fe:	4606      	mov	r6, r0
 8009900:	460c      	mov	r4, r1
 8009902:	d507      	bpl.n	8009914 <__smakebuf_r+0x1c>
 8009904:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8009908:	6023      	str	r3, [r4, #0]
 800990a:	6123      	str	r3, [r4, #16]
 800990c:	2301      	movs	r3, #1
 800990e:	6163      	str	r3, [r4, #20]
 8009910:	b002      	add	sp, #8
 8009912:	bd70      	pop	{r4, r5, r6, pc}
 8009914:	ab01      	add	r3, sp, #4
 8009916:	466a      	mov	r2, sp
 8009918:	f7ff ffca 	bl	80098b0 <__swhatbuf_r>
 800991c:	9900      	ldr	r1, [sp, #0]
 800991e:	4605      	mov	r5, r0
 8009920:	4630      	mov	r0, r6
 8009922:	f7fc fdb5 	bl	8006490 <_malloc_r>
 8009926:	b948      	cbnz	r0, 800993c <__smakebuf_r+0x44>
 8009928:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800992c:	059a      	lsls	r2, r3, #22
 800992e:	d4ef      	bmi.n	8009910 <__smakebuf_r+0x18>
 8009930:	f023 0303 	bic.w	r3, r3, #3
 8009934:	f043 0302 	orr.w	r3, r3, #2
 8009938:	81a3      	strh	r3, [r4, #12]
 800993a:	e7e3      	b.n	8009904 <__smakebuf_r+0xc>
 800993c:	4b0d      	ldr	r3, [pc, #52]	; (8009974 <__smakebuf_r+0x7c>)
 800993e:	62b3      	str	r3, [r6, #40]	; 0x28
 8009940:	89a3      	ldrh	r3, [r4, #12]
 8009942:	6020      	str	r0, [r4, #0]
 8009944:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009948:	81a3      	strh	r3, [r4, #12]
 800994a:	9b00      	ldr	r3, [sp, #0]
 800994c:	6163      	str	r3, [r4, #20]
 800994e:	9b01      	ldr	r3, [sp, #4]
 8009950:	6120      	str	r0, [r4, #16]
 8009952:	b15b      	cbz	r3, 800996c <__smakebuf_r+0x74>
 8009954:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009958:	4630      	mov	r0, r6
 800995a:	f000 fbcb 	bl	800a0f4 <_isatty_r>
 800995e:	b128      	cbz	r0, 800996c <__smakebuf_r+0x74>
 8009960:	89a3      	ldrh	r3, [r4, #12]
 8009962:	f023 0303 	bic.w	r3, r3, #3
 8009966:	f043 0301 	orr.w	r3, r3, #1
 800996a:	81a3      	strh	r3, [r4, #12]
 800996c:	89a0      	ldrh	r0, [r4, #12]
 800996e:	4305      	orrs	r5, r0
 8009970:	81a5      	strh	r5, [r4, #12]
 8009972:	e7cd      	b.n	8009910 <__smakebuf_r+0x18>
 8009974:	080096e9 	.word	0x080096e9

08009978 <_malloc_usable_size_r>:
 8009978:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800997c:	1f18      	subs	r0, r3, #4
 800997e:	2b00      	cmp	r3, #0
 8009980:	bfbc      	itt	lt
 8009982:	580b      	ldrlt	r3, [r1, r0]
 8009984:	18c0      	addlt	r0, r0, r3
 8009986:	4770      	bx	lr

08009988 <_sungetc_r>:
 8009988:	b538      	push	{r3, r4, r5, lr}
 800998a:	1c4b      	adds	r3, r1, #1
 800998c:	4614      	mov	r4, r2
 800998e:	d103      	bne.n	8009998 <_sungetc_r+0x10>
 8009990:	f04f 35ff 	mov.w	r5, #4294967295
 8009994:	4628      	mov	r0, r5
 8009996:	bd38      	pop	{r3, r4, r5, pc}
 8009998:	8993      	ldrh	r3, [r2, #12]
 800999a:	f023 0320 	bic.w	r3, r3, #32
 800999e:	8193      	strh	r3, [r2, #12]
 80099a0:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80099a2:	6852      	ldr	r2, [r2, #4]
 80099a4:	b2cd      	uxtb	r5, r1
 80099a6:	b18b      	cbz	r3, 80099cc <_sungetc_r+0x44>
 80099a8:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80099aa:	4293      	cmp	r3, r2
 80099ac:	dd08      	ble.n	80099c0 <_sungetc_r+0x38>
 80099ae:	6823      	ldr	r3, [r4, #0]
 80099b0:	1e5a      	subs	r2, r3, #1
 80099b2:	6022      	str	r2, [r4, #0]
 80099b4:	f803 5c01 	strb.w	r5, [r3, #-1]
 80099b8:	6863      	ldr	r3, [r4, #4]
 80099ba:	3301      	adds	r3, #1
 80099bc:	6063      	str	r3, [r4, #4]
 80099be:	e7e9      	b.n	8009994 <_sungetc_r+0xc>
 80099c0:	4621      	mov	r1, r4
 80099c2:	f000 fb4b 	bl	800a05c <__submore>
 80099c6:	2800      	cmp	r0, #0
 80099c8:	d0f1      	beq.n	80099ae <_sungetc_r+0x26>
 80099ca:	e7e1      	b.n	8009990 <_sungetc_r+0x8>
 80099cc:	6921      	ldr	r1, [r4, #16]
 80099ce:	6823      	ldr	r3, [r4, #0]
 80099d0:	b151      	cbz	r1, 80099e8 <_sungetc_r+0x60>
 80099d2:	4299      	cmp	r1, r3
 80099d4:	d208      	bcs.n	80099e8 <_sungetc_r+0x60>
 80099d6:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 80099da:	42a9      	cmp	r1, r5
 80099dc:	d104      	bne.n	80099e8 <_sungetc_r+0x60>
 80099de:	3b01      	subs	r3, #1
 80099e0:	3201      	adds	r2, #1
 80099e2:	6023      	str	r3, [r4, #0]
 80099e4:	6062      	str	r2, [r4, #4]
 80099e6:	e7d5      	b.n	8009994 <_sungetc_r+0xc>
 80099e8:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 80099ec:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80099f0:	6363      	str	r3, [r4, #52]	; 0x34
 80099f2:	2303      	movs	r3, #3
 80099f4:	63a3      	str	r3, [r4, #56]	; 0x38
 80099f6:	4623      	mov	r3, r4
 80099f8:	f803 5f46 	strb.w	r5, [r3, #70]!
 80099fc:	6023      	str	r3, [r4, #0]
 80099fe:	2301      	movs	r3, #1
 8009a00:	e7dc      	b.n	80099bc <_sungetc_r+0x34>

08009a02 <__ssrefill_r>:
 8009a02:	b510      	push	{r4, lr}
 8009a04:	460c      	mov	r4, r1
 8009a06:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8009a08:	b169      	cbz	r1, 8009a26 <__ssrefill_r+0x24>
 8009a0a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009a0e:	4299      	cmp	r1, r3
 8009a10:	d001      	beq.n	8009a16 <__ssrefill_r+0x14>
 8009a12:	f7fc fced 	bl	80063f0 <_free_r>
 8009a16:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8009a18:	6063      	str	r3, [r4, #4]
 8009a1a:	2000      	movs	r0, #0
 8009a1c:	6360      	str	r0, [r4, #52]	; 0x34
 8009a1e:	b113      	cbz	r3, 8009a26 <__ssrefill_r+0x24>
 8009a20:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8009a22:	6023      	str	r3, [r4, #0]
 8009a24:	bd10      	pop	{r4, pc}
 8009a26:	6923      	ldr	r3, [r4, #16]
 8009a28:	6023      	str	r3, [r4, #0]
 8009a2a:	2300      	movs	r3, #0
 8009a2c:	6063      	str	r3, [r4, #4]
 8009a2e:	89a3      	ldrh	r3, [r4, #12]
 8009a30:	f043 0320 	orr.w	r3, r3, #32
 8009a34:	81a3      	strh	r3, [r4, #12]
 8009a36:	f04f 30ff 	mov.w	r0, #4294967295
 8009a3a:	e7f3      	b.n	8009a24 <__ssrefill_r+0x22>

08009a3c <__ssvfiscanf_r>:
 8009a3c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009a40:	460c      	mov	r4, r1
 8009a42:	f5ad 7d23 	sub.w	sp, sp, #652	; 0x28c
 8009a46:	2100      	movs	r1, #0
 8009a48:	e9cd 1144 	strd	r1, r1, [sp, #272]	; 0x110
 8009a4c:	49b2      	ldr	r1, [pc, #712]	; (8009d18 <__ssvfiscanf_r+0x2dc>)
 8009a4e:	91a0      	str	r1, [sp, #640]	; 0x280
 8009a50:	f10d 0804 	add.w	r8, sp, #4
 8009a54:	49b1      	ldr	r1, [pc, #708]	; (8009d1c <__ssvfiscanf_r+0x2e0>)
 8009a56:	4fb2      	ldr	r7, [pc, #712]	; (8009d20 <__ssvfiscanf_r+0x2e4>)
 8009a58:	f8df 92c8 	ldr.w	r9, [pc, #712]	; 8009d24 <__ssvfiscanf_r+0x2e8>
 8009a5c:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 8009a60:	4606      	mov	r6, r0
 8009a62:	91a1      	str	r1, [sp, #644]	; 0x284
 8009a64:	9300      	str	r3, [sp, #0]
 8009a66:	f892 a000 	ldrb.w	sl, [r2]
 8009a6a:	f1ba 0f00 	cmp.w	sl, #0
 8009a6e:	f000 8151 	beq.w	8009d14 <__ssvfiscanf_r+0x2d8>
 8009a72:	f81a 3007 	ldrb.w	r3, [sl, r7]
 8009a76:	f013 0308 	ands.w	r3, r3, #8
 8009a7a:	f102 0501 	add.w	r5, r2, #1
 8009a7e:	d019      	beq.n	8009ab4 <__ssvfiscanf_r+0x78>
 8009a80:	6863      	ldr	r3, [r4, #4]
 8009a82:	2b00      	cmp	r3, #0
 8009a84:	dd0f      	ble.n	8009aa6 <__ssvfiscanf_r+0x6a>
 8009a86:	6823      	ldr	r3, [r4, #0]
 8009a88:	781a      	ldrb	r2, [r3, #0]
 8009a8a:	5cba      	ldrb	r2, [r7, r2]
 8009a8c:	0712      	lsls	r2, r2, #28
 8009a8e:	d401      	bmi.n	8009a94 <__ssvfiscanf_r+0x58>
 8009a90:	462a      	mov	r2, r5
 8009a92:	e7e8      	b.n	8009a66 <__ssvfiscanf_r+0x2a>
 8009a94:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8009a96:	3201      	adds	r2, #1
 8009a98:	9245      	str	r2, [sp, #276]	; 0x114
 8009a9a:	6862      	ldr	r2, [r4, #4]
 8009a9c:	3301      	adds	r3, #1
 8009a9e:	3a01      	subs	r2, #1
 8009aa0:	6062      	str	r2, [r4, #4]
 8009aa2:	6023      	str	r3, [r4, #0]
 8009aa4:	e7ec      	b.n	8009a80 <__ssvfiscanf_r+0x44>
 8009aa6:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8009aa8:	4621      	mov	r1, r4
 8009aaa:	4630      	mov	r0, r6
 8009aac:	4798      	blx	r3
 8009aae:	2800      	cmp	r0, #0
 8009ab0:	d0e9      	beq.n	8009a86 <__ssvfiscanf_r+0x4a>
 8009ab2:	e7ed      	b.n	8009a90 <__ssvfiscanf_r+0x54>
 8009ab4:	f1ba 0f25 	cmp.w	sl, #37	; 0x25
 8009ab8:	f040 8083 	bne.w	8009bc2 <__ssvfiscanf_r+0x186>
 8009abc:	9341      	str	r3, [sp, #260]	; 0x104
 8009abe:	9343      	str	r3, [sp, #268]	; 0x10c
 8009ac0:	7853      	ldrb	r3, [r2, #1]
 8009ac2:	2b2a      	cmp	r3, #42	; 0x2a
 8009ac4:	bf02      	ittt	eq
 8009ac6:	2310      	moveq	r3, #16
 8009ac8:	1c95      	addeq	r5, r2, #2
 8009aca:	9341      	streq	r3, [sp, #260]	; 0x104
 8009acc:	220a      	movs	r2, #10
 8009ace:	46ab      	mov	fp, r5
 8009ad0:	f81b 1b01 	ldrb.w	r1, [fp], #1
 8009ad4:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 8009ad8:	2b09      	cmp	r3, #9
 8009ada:	d91d      	bls.n	8009b18 <__ssvfiscanf_r+0xdc>
 8009adc:	4891      	ldr	r0, [pc, #580]	; (8009d24 <__ssvfiscanf_r+0x2e8>)
 8009ade:	2203      	movs	r2, #3
 8009ae0:	f7f6 fbae 	bl	8000240 <memchr>
 8009ae4:	b140      	cbz	r0, 8009af8 <__ssvfiscanf_r+0xbc>
 8009ae6:	2301      	movs	r3, #1
 8009ae8:	eba0 0009 	sub.w	r0, r0, r9
 8009aec:	fa03 f000 	lsl.w	r0, r3, r0
 8009af0:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8009af2:	4318      	orrs	r0, r3
 8009af4:	9041      	str	r0, [sp, #260]	; 0x104
 8009af6:	465d      	mov	r5, fp
 8009af8:	f815 3b01 	ldrb.w	r3, [r5], #1
 8009afc:	2b78      	cmp	r3, #120	; 0x78
 8009afe:	d806      	bhi.n	8009b0e <__ssvfiscanf_r+0xd2>
 8009b00:	2b57      	cmp	r3, #87	; 0x57
 8009b02:	d810      	bhi.n	8009b26 <__ssvfiscanf_r+0xea>
 8009b04:	2b25      	cmp	r3, #37	; 0x25
 8009b06:	d05c      	beq.n	8009bc2 <__ssvfiscanf_r+0x186>
 8009b08:	d856      	bhi.n	8009bb8 <__ssvfiscanf_r+0x17c>
 8009b0a:	2b00      	cmp	r3, #0
 8009b0c:	d074      	beq.n	8009bf8 <__ssvfiscanf_r+0x1bc>
 8009b0e:	2303      	movs	r3, #3
 8009b10:	9347      	str	r3, [sp, #284]	; 0x11c
 8009b12:	230a      	movs	r3, #10
 8009b14:	9342      	str	r3, [sp, #264]	; 0x108
 8009b16:	e081      	b.n	8009c1c <__ssvfiscanf_r+0x1e0>
 8009b18:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 8009b1a:	fb02 1303 	mla	r3, r2, r3, r1
 8009b1e:	3b30      	subs	r3, #48	; 0x30
 8009b20:	9343      	str	r3, [sp, #268]	; 0x10c
 8009b22:	465d      	mov	r5, fp
 8009b24:	e7d3      	b.n	8009ace <__ssvfiscanf_r+0x92>
 8009b26:	f1a3 0258 	sub.w	r2, r3, #88	; 0x58
 8009b2a:	2a20      	cmp	r2, #32
 8009b2c:	d8ef      	bhi.n	8009b0e <__ssvfiscanf_r+0xd2>
 8009b2e:	a101      	add	r1, pc, #4	; (adr r1, 8009b34 <__ssvfiscanf_r+0xf8>)
 8009b30:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8009b34:	08009c07 	.word	0x08009c07
 8009b38:	08009b0f 	.word	0x08009b0f
 8009b3c:	08009b0f 	.word	0x08009b0f
 8009b40:	08009c65 	.word	0x08009c65
 8009b44:	08009b0f 	.word	0x08009b0f
 8009b48:	08009b0f 	.word	0x08009b0f
 8009b4c:	08009b0f 	.word	0x08009b0f
 8009b50:	08009b0f 	.word	0x08009b0f
 8009b54:	08009b0f 	.word	0x08009b0f
 8009b58:	08009b0f 	.word	0x08009b0f
 8009b5c:	08009b0f 	.word	0x08009b0f
 8009b60:	08009c7b 	.word	0x08009c7b
 8009b64:	08009c51 	.word	0x08009c51
 8009b68:	08009bbf 	.word	0x08009bbf
 8009b6c:	08009bbf 	.word	0x08009bbf
 8009b70:	08009bbf 	.word	0x08009bbf
 8009b74:	08009b0f 	.word	0x08009b0f
 8009b78:	08009c55 	.word	0x08009c55
 8009b7c:	08009b0f 	.word	0x08009b0f
 8009b80:	08009b0f 	.word	0x08009b0f
 8009b84:	08009b0f 	.word	0x08009b0f
 8009b88:	08009b0f 	.word	0x08009b0f
 8009b8c:	08009c8b 	.word	0x08009c8b
 8009b90:	08009c5d 	.word	0x08009c5d
 8009b94:	08009bff 	.word	0x08009bff
 8009b98:	08009b0f 	.word	0x08009b0f
 8009b9c:	08009b0f 	.word	0x08009b0f
 8009ba0:	08009c87 	.word	0x08009c87
 8009ba4:	08009b0f 	.word	0x08009b0f
 8009ba8:	08009c51 	.word	0x08009c51
 8009bac:	08009b0f 	.word	0x08009b0f
 8009bb0:	08009b0f 	.word	0x08009b0f
 8009bb4:	08009c07 	.word	0x08009c07
 8009bb8:	3b45      	subs	r3, #69	; 0x45
 8009bba:	2b02      	cmp	r3, #2
 8009bbc:	d8a7      	bhi.n	8009b0e <__ssvfiscanf_r+0xd2>
 8009bbe:	2305      	movs	r3, #5
 8009bc0:	e02b      	b.n	8009c1a <__ssvfiscanf_r+0x1de>
 8009bc2:	6863      	ldr	r3, [r4, #4]
 8009bc4:	2b00      	cmp	r3, #0
 8009bc6:	dd0d      	ble.n	8009be4 <__ssvfiscanf_r+0x1a8>
 8009bc8:	6823      	ldr	r3, [r4, #0]
 8009bca:	781a      	ldrb	r2, [r3, #0]
 8009bcc:	4552      	cmp	r2, sl
 8009bce:	f040 80a1 	bne.w	8009d14 <__ssvfiscanf_r+0x2d8>
 8009bd2:	3301      	adds	r3, #1
 8009bd4:	6862      	ldr	r2, [r4, #4]
 8009bd6:	6023      	str	r3, [r4, #0]
 8009bd8:	9b45      	ldr	r3, [sp, #276]	; 0x114
 8009bda:	3a01      	subs	r2, #1
 8009bdc:	3301      	adds	r3, #1
 8009bde:	6062      	str	r2, [r4, #4]
 8009be0:	9345      	str	r3, [sp, #276]	; 0x114
 8009be2:	e755      	b.n	8009a90 <__ssvfiscanf_r+0x54>
 8009be4:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8009be6:	4621      	mov	r1, r4
 8009be8:	4630      	mov	r0, r6
 8009bea:	4798      	blx	r3
 8009bec:	2800      	cmp	r0, #0
 8009bee:	d0eb      	beq.n	8009bc8 <__ssvfiscanf_r+0x18c>
 8009bf0:	9844      	ldr	r0, [sp, #272]	; 0x110
 8009bf2:	2800      	cmp	r0, #0
 8009bf4:	f040 8084 	bne.w	8009d00 <__ssvfiscanf_r+0x2c4>
 8009bf8:	f04f 30ff 	mov.w	r0, #4294967295
 8009bfc:	e086      	b.n	8009d0c <__ssvfiscanf_r+0x2d0>
 8009bfe:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8009c00:	f042 0220 	orr.w	r2, r2, #32
 8009c04:	9241      	str	r2, [sp, #260]	; 0x104
 8009c06:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8009c08:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009c0c:	9241      	str	r2, [sp, #260]	; 0x104
 8009c0e:	2210      	movs	r2, #16
 8009c10:	2b6f      	cmp	r3, #111	; 0x6f
 8009c12:	9242      	str	r2, [sp, #264]	; 0x108
 8009c14:	bf34      	ite	cc
 8009c16:	2303      	movcc	r3, #3
 8009c18:	2304      	movcs	r3, #4
 8009c1a:	9347      	str	r3, [sp, #284]	; 0x11c
 8009c1c:	6863      	ldr	r3, [r4, #4]
 8009c1e:	2b00      	cmp	r3, #0
 8009c20:	dd41      	ble.n	8009ca6 <__ssvfiscanf_r+0x26a>
 8009c22:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8009c24:	0659      	lsls	r1, r3, #25
 8009c26:	d404      	bmi.n	8009c32 <__ssvfiscanf_r+0x1f6>
 8009c28:	6823      	ldr	r3, [r4, #0]
 8009c2a:	781a      	ldrb	r2, [r3, #0]
 8009c2c:	5cba      	ldrb	r2, [r7, r2]
 8009c2e:	0712      	lsls	r2, r2, #28
 8009c30:	d440      	bmi.n	8009cb4 <__ssvfiscanf_r+0x278>
 8009c32:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 8009c34:	2b02      	cmp	r3, #2
 8009c36:	dc4f      	bgt.n	8009cd8 <__ssvfiscanf_r+0x29c>
 8009c38:	466b      	mov	r3, sp
 8009c3a:	4622      	mov	r2, r4
 8009c3c:	a941      	add	r1, sp, #260	; 0x104
 8009c3e:	4630      	mov	r0, r6
 8009c40:	f000 f874 	bl	8009d2c <_scanf_chars>
 8009c44:	2801      	cmp	r0, #1
 8009c46:	d065      	beq.n	8009d14 <__ssvfiscanf_r+0x2d8>
 8009c48:	2802      	cmp	r0, #2
 8009c4a:	f47f af21 	bne.w	8009a90 <__ssvfiscanf_r+0x54>
 8009c4e:	e7cf      	b.n	8009bf0 <__ssvfiscanf_r+0x1b4>
 8009c50:	220a      	movs	r2, #10
 8009c52:	e7dd      	b.n	8009c10 <__ssvfiscanf_r+0x1d4>
 8009c54:	2300      	movs	r3, #0
 8009c56:	9342      	str	r3, [sp, #264]	; 0x108
 8009c58:	2303      	movs	r3, #3
 8009c5a:	e7de      	b.n	8009c1a <__ssvfiscanf_r+0x1de>
 8009c5c:	2308      	movs	r3, #8
 8009c5e:	9342      	str	r3, [sp, #264]	; 0x108
 8009c60:	2304      	movs	r3, #4
 8009c62:	e7da      	b.n	8009c1a <__ssvfiscanf_r+0x1de>
 8009c64:	4629      	mov	r1, r5
 8009c66:	4640      	mov	r0, r8
 8009c68:	f000 f9be 	bl	8009fe8 <__sccl>
 8009c6c:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8009c6e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009c72:	9341      	str	r3, [sp, #260]	; 0x104
 8009c74:	4605      	mov	r5, r0
 8009c76:	2301      	movs	r3, #1
 8009c78:	e7cf      	b.n	8009c1a <__ssvfiscanf_r+0x1de>
 8009c7a:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8009c7c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009c80:	9341      	str	r3, [sp, #260]	; 0x104
 8009c82:	2300      	movs	r3, #0
 8009c84:	e7c9      	b.n	8009c1a <__ssvfiscanf_r+0x1de>
 8009c86:	2302      	movs	r3, #2
 8009c88:	e7c7      	b.n	8009c1a <__ssvfiscanf_r+0x1de>
 8009c8a:	9841      	ldr	r0, [sp, #260]	; 0x104
 8009c8c:	06c3      	lsls	r3, r0, #27
 8009c8e:	f53f aeff 	bmi.w	8009a90 <__ssvfiscanf_r+0x54>
 8009c92:	9b00      	ldr	r3, [sp, #0]
 8009c94:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8009c96:	1d19      	adds	r1, r3, #4
 8009c98:	9100      	str	r1, [sp, #0]
 8009c9a:	681b      	ldr	r3, [r3, #0]
 8009c9c:	07c0      	lsls	r0, r0, #31
 8009c9e:	bf4c      	ite	mi
 8009ca0:	801a      	strhmi	r2, [r3, #0]
 8009ca2:	601a      	strpl	r2, [r3, #0]
 8009ca4:	e6f4      	b.n	8009a90 <__ssvfiscanf_r+0x54>
 8009ca6:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8009ca8:	4621      	mov	r1, r4
 8009caa:	4630      	mov	r0, r6
 8009cac:	4798      	blx	r3
 8009cae:	2800      	cmp	r0, #0
 8009cb0:	d0b7      	beq.n	8009c22 <__ssvfiscanf_r+0x1e6>
 8009cb2:	e79d      	b.n	8009bf0 <__ssvfiscanf_r+0x1b4>
 8009cb4:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8009cb6:	3201      	adds	r2, #1
 8009cb8:	9245      	str	r2, [sp, #276]	; 0x114
 8009cba:	6862      	ldr	r2, [r4, #4]
 8009cbc:	3a01      	subs	r2, #1
 8009cbe:	2a00      	cmp	r2, #0
 8009cc0:	6062      	str	r2, [r4, #4]
 8009cc2:	dd02      	ble.n	8009cca <__ssvfiscanf_r+0x28e>
 8009cc4:	3301      	adds	r3, #1
 8009cc6:	6023      	str	r3, [r4, #0]
 8009cc8:	e7ae      	b.n	8009c28 <__ssvfiscanf_r+0x1ec>
 8009cca:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8009ccc:	4621      	mov	r1, r4
 8009cce:	4630      	mov	r0, r6
 8009cd0:	4798      	blx	r3
 8009cd2:	2800      	cmp	r0, #0
 8009cd4:	d0a8      	beq.n	8009c28 <__ssvfiscanf_r+0x1ec>
 8009cd6:	e78b      	b.n	8009bf0 <__ssvfiscanf_r+0x1b4>
 8009cd8:	2b04      	cmp	r3, #4
 8009cda:	dc06      	bgt.n	8009cea <__ssvfiscanf_r+0x2ae>
 8009cdc:	466b      	mov	r3, sp
 8009cde:	4622      	mov	r2, r4
 8009ce0:	a941      	add	r1, sp, #260	; 0x104
 8009ce2:	4630      	mov	r0, r6
 8009ce4:	f000 f87a 	bl	8009ddc <_scanf_i>
 8009ce8:	e7ac      	b.n	8009c44 <__ssvfiscanf_r+0x208>
 8009cea:	4b0f      	ldr	r3, [pc, #60]	; (8009d28 <__ssvfiscanf_r+0x2ec>)
 8009cec:	2b00      	cmp	r3, #0
 8009cee:	f43f aecf 	beq.w	8009a90 <__ssvfiscanf_r+0x54>
 8009cf2:	466b      	mov	r3, sp
 8009cf4:	4622      	mov	r2, r4
 8009cf6:	a941      	add	r1, sp, #260	; 0x104
 8009cf8:	4630      	mov	r0, r6
 8009cfa:	f3af 8000 	nop.w
 8009cfe:	e7a1      	b.n	8009c44 <__ssvfiscanf_r+0x208>
 8009d00:	89a3      	ldrh	r3, [r4, #12]
 8009d02:	f013 0f40 	tst.w	r3, #64	; 0x40
 8009d06:	bf18      	it	ne
 8009d08:	f04f 30ff 	movne.w	r0, #4294967295
 8009d0c:	f50d 7d23 	add.w	sp, sp, #652	; 0x28c
 8009d10:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009d14:	9844      	ldr	r0, [sp, #272]	; 0x110
 8009d16:	e7f9      	b.n	8009d0c <__ssvfiscanf_r+0x2d0>
 8009d18:	08009989 	.word	0x08009989
 8009d1c:	08009a03 	.word	0x08009a03
 8009d20:	0800ad93 	.word	0x0800ad93
 8009d24:	0800b082 	.word	0x0800b082
 8009d28:	00000000 	.word	0x00000000

08009d2c <_scanf_chars>:
 8009d2c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009d30:	4615      	mov	r5, r2
 8009d32:	688a      	ldr	r2, [r1, #8]
 8009d34:	4680      	mov	r8, r0
 8009d36:	460c      	mov	r4, r1
 8009d38:	b932      	cbnz	r2, 8009d48 <_scanf_chars+0x1c>
 8009d3a:	698a      	ldr	r2, [r1, #24]
 8009d3c:	2a00      	cmp	r2, #0
 8009d3e:	bf0c      	ite	eq
 8009d40:	2201      	moveq	r2, #1
 8009d42:	f04f 32ff 	movne.w	r2, #4294967295
 8009d46:	608a      	str	r2, [r1, #8]
 8009d48:	6822      	ldr	r2, [r4, #0]
 8009d4a:	f8df 908c 	ldr.w	r9, [pc, #140]	; 8009dd8 <_scanf_chars+0xac>
 8009d4e:	06d1      	lsls	r1, r2, #27
 8009d50:	bf5f      	itttt	pl
 8009d52:	681a      	ldrpl	r2, [r3, #0]
 8009d54:	1d11      	addpl	r1, r2, #4
 8009d56:	6019      	strpl	r1, [r3, #0]
 8009d58:	6816      	ldrpl	r6, [r2, #0]
 8009d5a:	2700      	movs	r7, #0
 8009d5c:	69a0      	ldr	r0, [r4, #24]
 8009d5e:	b188      	cbz	r0, 8009d84 <_scanf_chars+0x58>
 8009d60:	2801      	cmp	r0, #1
 8009d62:	d107      	bne.n	8009d74 <_scanf_chars+0x48>
 8009d64:	682b      	ldr	r3, [r5, #0]
 8009d66:	781a      	ldrb	r2, [r3, #0]
 8009d68:	6963      	ldr	r3, [r4, #20]
 8009d6a:	5c9b      	ldrb	r3, [r3, r2]
 8009d6c:	b953      	cbnz	r3, 8009d84 <_scanf_chars+0x58>
 8009d6e:	bb27      	cbnz	r7, 8009dba <_scanf_chars+0x8e>
 8009d70:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009d74:	2802      	cmp	r0, #2
 8009d76:	d120      	bne.n	8009dba <_scanf_chars+0x8e>
 8009d78:	682b      	ldr	r3, [r5, #0]
 8009d7a:	781b      	ldrb	r3, [r3, #0]
 8009d7c:	f813 3009 	ldrb.w	r3, [r3, r9]
 8009d80:	071b      	lsls	r3, r3, #28
 8009d82:	d41a      	bmi.n	8009dba <_scanf_chars+0x8e>
 8009d84:	6823      	ldr	r3, [r4, #0]
 8009d86:	06da      	lsls	r2, r3, #27
 8009d88:	bf5e      	ittt	pl
 8009d8a:	682b      	ldrpl	r3, [r5, #0]
 8009d8c:	781b      	ldrbpl	r3, [r3, #0]
 8009d8e:	f806 3b01 	strbpl.w	r3, [r6], #1
 8009d92:	682a      	ldr	r2, [r5, #0]
 8009d94:	686b      	ldr	r3, [r5, #4]
 8009d96:	3201      	adds	r2, #1
 8009d98:	602a      	str	r2, [r5, #0]
 8009d9a:	68a2      	ldr	r2, [r4, #8]
 8009d9c:	3b01      	subs	r3, #1
 8009d9e:	3a01      	subs	r2, #1
 8009da0:	606b      	str	r3, [r5, #4]
 8009da2:	3701      	adds	r7, #1
 8009da4:	60a2      	str	r2, [r4, #8]
 8009da6:	b142      	cbz	r2, 8009dba <_scanf_chars+0x8e>
 8009da8:	2b00      	cmp	r3, #0
 8009daa:	dcd7      	bgt.n	8009d5c <_scanf_chars+0x30>
 8009dac:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8009db0:	4629      	mov	r1, r5
 8009db2:	4640      	mov	r0, r8
 8009db4:	4798      	blx	r3
 8009db6:	2800      	cmp	r0, #0
 8009db8:	d0d0      	beq.n	8009d5c <_scanf_chars+0x30>
 8009dba:	6823      	ldr	r3, [r4, #0]
 8009dbc:	f013 0310 	ands.w	r3, r3, #16
 8009dc0:	d105      	bne.n	8009dce <_scanf_chars+0xa2>
 8009dc2:	68e2      	ldr	r2, [r4, #12]
 8009dc4:	3201      	adds	r2, #1
 8009dc6:	60e2      	str	r2, [r4, #12]
 8009dc8:	69a2      	ldr	r2, [r4, #24]
 8009dca:	b102      	cbz	r2, 8009dce <_scanf_chars+0xa2>
 8009dcc:	7033      	strb	r3, [r6, #0]
 8009dce:	6923      	ldr	r3, [r4, #16]
 8009dd0:	441f      	add	r7, r3
 8009dd2:	6127      	str	r7, [r4, #16]
 8009dd4:	2000      	movs	r0, #0
 8009dd6:	e7cb      	b.n	8009d70 <_scanf_chars+0x44>
 8009dd8:	0800ad93 	.word	0x0800ad93

08009ddc <_scanf_i>:
 8009ddc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009de0:	4698      	mov	r8, r3
 8009de2:	4b74      	ldr	r3, [pc, #464]	; (8009fb4 <_scanf_i+0x1d8>)
 8009de4:	460c      	mov	r4, r1
 8009de6:	4682      	mov	sl, r0
 8009de8:	4616      	mov	r6, r2
 8009dea:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8009dee:	b087      	sub	sp, #28
 8009df0:	ab03      	add	r3, sp, #12
 8009df2:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8009df6:	4b70      	ldr	r3, [pc, #448]	; (8009fb8 <_scanf_i+0x1dc>)
 8009df8:	69a1      	ldr	r1, [r4, #24]
 8009dfa:	4a70      	ldr	r2, [pc, #448]	; (8009fbc <_scanf_i+0x1e0>)
 8009dfc:	2903      	cmp	r1, #3
 8009dfe:	bf18      	it	ne
 8009e00:	461a      	movne	r2, r3
 8009e02:	68a3      	ldr	r3, [r4, #8]
 8009e04:	9201      	str	r2, [sp, #4]
 8009e06:	1e5a      	subs	r2, r3, #1
 8009e08:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8009e0c:	bf88      	it	hi
 8009e0e:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8009e12:	4627      	mov	r7, r4
 8009e14:	bf82      	ittt	hi
 8009e16:	eb03 0905 	addhi.w	r9, r3, r5
 8009e1a:	f240 135d 	movwhi	r3, #349	; 0x15d
 8009e1e:	60a3      	strhi	r3, [r4, #8]
 8009e20:	f857 3b1c 	ldr.w	r3, [r7], #28
 8009e24:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 8009e28:	bf98      	it	ls
 8009e2a:	f04f 0900 	movls.w	r9, #0
 8009e2e:	6023      	str	r3, [r4, #0]
 8009e30:	463d      	mov	r5, r7
 8009e32:	f04f 0b00 	mov.w	fp, #0
 8009e36:	6831      	ldr	r1, [r6, #0]
 8009e38:	ab03      	add	r3, sp, #12
 8009e3a:	7809      	ldrb	r1, [r1, #0]
 8009e3c:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 8009e40:	2202      	movs	r2, #2
 8009e42:	f7f6 f9fd 	bl	8000240 <memchr>
 8009e46:	b328      	cbz	r0, 8009e94 <_scanf_i+0xb8>
 8009e48:	f1bb 0f01 	cmp.w	fp, #1
 8009e4c:	d159      	bne.n	8009f02 <_scanf_i+0x126>
 8009e4e:	6862      	ldr	r2, [r4, #4]
 8009e50:	b92a      	cbnz	r2, 8009e5e <_scanf_i+0x82>
 8009e52:	6822      	ldr	r2, [r4, #0]
 8009e54:	2308      	movs	r3, #8
 8009e56:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009e5a:	6063      	str	r3, [r4, #4]
 8009e5c:	6022      	str	r2, [r4, #0]
 8009e5e:	6822      	ldr	r2, [r4, #0]
 8009e60:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 8009e64:	6022      	str	r2, [r4, #0]
 8009e66:	68a2      	ldr	r2, [r4, #8]
 8009e68:	1e51      	subs	r1, r2, #1
 8009e6a:	60a1      	str	r1, [r4, #8]
 8009e6c:	b192      	cbz	r2, 8009e94 <_scanf_i+0xb8>
 8009e6e:	6832      	ldr	r2, [r6, #0]
 8009e70:	1c51      	adds	r1, r2, #1
 8009e72:	6031      	str	r1, [r6, #0]
 8009e74:	7812      	ldrb	r2, [r2, #0]
 8009e76:	f805 2b01 	strb.w	r2, [r5], #1
 8009e7a:	6872      	ldr	r2, [r6, #4]
 8009e7c:	3a01      	subs	r2, #1
 8009e7e:	2a00      	cmp	r2, #0
 8009e80:	6072      	str	r2, [r6, #4]
 8009e82:	dc07      	bgt.n	8009e94 <_scanf_i+0xb8>
 8009e84:	f8d4 2180 	ldr.w	r2, [r4, #384]	; 0x180
 8009e88:	4631      	mov	r1, r6
 8009e8a:	4650      	mov	r0, sl
 8009e8c:	4790      	blx	r2
 8009e8e:	2800      	cmp	r0, #0
 8009e90:	f040 8085 	bne.w	8009f9e <_scanf_i+0x1c2>
 8009e94:	f10b 0b01 	add.w	fp, fp, #1
 8009e98:	f1bb 0f03 	cmp.w	fp, #3
 8009e9c:	d1cb      	bne.n	8009e36 <_scanf_i+0x5a>
 8009e9e:	6863      	ldr	r3, [r4, #4]
 8009ea0:	b90b      	cbnz	r3, 8009ea6 <_scanf_i+0xca>
 8009ea2:	230a      	movs	r3, #10
 8009ea4:	6063      	str	r3, [r4, #4]
 8009ea6:	6863      	ldr	r3, [r4, #4]
 8009ea8:	4945      	ldr	r1, [pc, #276]	; (8009fc0 <_scanf_i+0x1e4>)
 8009eaa:	6960      	ldr	r0, [r4, #20]
 8009eac:	1ac9      	subs	r1, r1, r3
 8009eae:	f000 f89b 	bl	8009fe8 <__sccl>
 8009eb2:	f04f 0b00 	mov.w	fp, #0
 8009eb6:	68a3      	ldr	r3, [r4, #8]
 8009eb8:	6822      	ldr	r2, [r4, #0]
 8009eba:	2b00      	cmp	r3, #0
 8009ebc:	d03d      	beq.n	8009f3a <_scanf_i+0x15e>
 8009ebe:	6831      	ldr	r1, [r6, #0]
 8009ec0:	6960      	ldr	r0, [r4, #20]
 8009ec2:	f891 c000 	ldrb.w	ip, [r1]
 8009ec6:	f810 000c 	ldrb.w	r0, [r0, ip]
 8009eca:	2800      	cmp	r0, #0
 8009ecc:	d035      	beq.n	8009f3a <_scanf_i+0x15e>
 8009ece:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 8009ed2:	d124      	bne.n	8009f1e <_scanf_i+0x142>
 8009ed4:	0510      	lsls	r0, r2, #20
 8009ed6:	d522      	bpl.n	8009f1e <_scanf_i+0x142>
 8009ed8:	f10b 0b01 	add.w	fp, fp, #1
 8009edc:	f1b9 0f00 	cmp.w	r9, #0
 8009ee0:	d003      	beq.n	8009eea <_scanf_i+0x10e>
 8009ee2:	3301      	adds	r3, #1
 8009ee4:	f109 39ff 	add.w	r9, r9, #4294967295
 8009ee8:	60a3      	str	r3, [r4, #8]
 8009eea:	6873      	ldr	r3, [r6, #4]
 8009eec:	3b01      	subs	r3, #1
 8009eee:	2b00      	cmp	r3, #0
 8009ef0:	6073      	str	r3, [r6, #4]
 8009ef2:	dd1b      	ble.n	8009f2c <_scanf_i+0x150>
 8009ef4:	6833      	ldr	r3, [r6, #0]
 8009ef6:	3301      	adds	r3, #1
 8009ef8:	6033      	str	r3, [r6, #0]
 8009efa:	68a3      	ldr	r3, [r4, #8]
 8009efc:	3b01      	subs	r3, #1
 8009efe:	60a3      	str	r3, [r4, #8]
 8009f00:	e7d9      	b.n	8009eb6 <_scanf_i+0xda>
 8009f02:	f1bb 0f02 	cmp.w	fp, #2
 8009f06:	d1ae      	bne.n	8009e66 <_scanf_i+0x8a>
 8009f08:	6822      	ldr	r2, [r4, #0]
 8009f0a:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 8009f0e:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 8009f12:	d1bf      	bne.n	8009e94 <_scanf_i+0xb8>
 8009f14:	2310      	movs	r3, #16
 8009f16:	6063      	str	r3, [r4, #4]
 8009f18:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8009f1c:	e7a2      	b.n	8009e64 <_scanf_i+0x88>
 8009f1e:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 8009f22:	6022      	str	r2, [r4, #0]
 8009f24:	780b      	ldrb	r3, [r1, #0]
 8009f26:	f805 3b01 	strb.w	r3, [r5], #1
 8009f2a:	e7de      	b.n	8009eea <_scanf_i+0x10e>
 8009f2c:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8009f30:	4631      	mov	r1, r6
 8009f32:	4650      	mov	r0, sl
 8009f34:	4798      	blx	r3
 8009f36:	2800      	cmp	r0, #0
 8009f38:	d0df      	beq.n	8009efa <_scanf_i+0x11e>
 8009f3a:	6823      	ldr	r3, [r4, #0]
 8009f3c:	05d9      	lsls	r1, r3, #23
 8009f3e:	d50d      	bpl.n	8009f5c <_scanf_i+0x180>
 8009f40:	42bd      	cmp	r5, r7
 8009f42:	d909      	bls.n	8009f58 <_scanf_i+0x17c>
 8009f44:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8009f48:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8009f4c:	4632      	mov	r2, r6
 8009f4e:	4650      	mov	r0, sl
 8009f50:	4798      	blx	r3
 8009f52:	f105 39ff 	add.w	r9, r5, #4294967295
 8009f56:	464d      	mov	r5, r9
 8009f58:	42bd      	cmp	r5, r7
 8009f5a:	d028      	beq.n	8009fae <_scanf_i+0x1d2>
 8009f5c:	6822      	ldr	r2, [r4, #0]
 8009f5e:	f012 0210 	ands.w	r2, r2, #16
 8009f62:	d113      	bne.n	8009f8c <_scanf_i+0x1b0>
 8009f64:	702a      	strb	r2, [r5, #0]
 8009f66:	6863      	ldr	r3, [r4, #4]
 8009f68:	9e01      	ldr	r6, [sp, #4]
 8009f6a:	4639      	mov	r1, r7
 8009f6c:	4650      	mov	r0, sl
 8009f6e:	47b0      	blx	r6
 8009f70:	f8d8 3000 	ldr.w	r3, [r8]
 8009f74:	6821      	ldr	r1, [r4, #0]
 8009f76:	1d1a      	adds	r2, r3, #4
 8009f78:	f8c8 2000 	str.w	r2, [r8]
 8009f7c:	f011 0f20 	tst.w	r1, #32
 8009f80:	681b      	ldr	r3, [r3, #0]
 8009f82:	d00f      	beq.n	8009fa4 <_scanf_i+0x1c8>
 8009f84:	6018      	str	r0, [r3, #0]
 8009f86:	68e3      	ldr	r3, [r4, #12]
 8009f88:	3301      	adds	r3, #1
 8009f8a:	60e3      	str	r3, [r4, #12]
 8009f8c:	1bed      	subs	r5, r5, r7
 8009f8e:	44ab      	add	fp, r5
 8009f90:	6925      	ldr	r5, [r4, #16]
 8009f92:	445d      	add	r5, fp
 8009f94:	6125      	str	r5, [r4, #16]
 8009f96:	2000      	movs	r0, #0
 8009f98:	b007      	add	sp, #28
 8009f9a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009f9e:	f04f 0b00 	mov.w	fp, #0
 8009fa2:	e7ca      	b.n	8009f3a <_scanf_i+0x15e>
 8009fa4:	07ca      	lsls	r2, r1, #31
 8009fa6:	bf4c      	ite	mi
 8009fa8:	8018      	strhmi	r0, [r3, #0]
 8009faa:	6018      	strpl	r0, [r3, #0]
 8009fac:	e7eb      	b.n	8009f86 <_scanf_i+0x1aa>
 8009fae:	2001      	movs	r0, #1
 8009fb0:	e7f2      	b.n	8009f98 <_scanf_i+0x1bc>
 8009fb2:	bf00      	nop
 8009fb4:	0800ab2c 	.word	0x0800ab2c
 8009fb8:	08007139 	.word	0x08007139
 8009fbc:	0800703d 	.word	0x0800703d
 8009fc0:	0800b109 	.word	0x0800b109

08009fc4 <_read_r>:
 8009fc4:	b538      	push	{r3, r4, r5, lr}
 8009fc6:	4d07      	ldr	r5, [pc, #28]	; (8009fe4 <_read_r+0x20>)
 8009fc8:	4604      	mov	r4, r0
 8009fca:	4608      	mov	r0, r1
 8009fcc:	4611      	mov	r1, r2
 8009fce:	2200      	movs	r2, #0
 8009fd0:	602a      	str	r2, [r5, #0]
 8009fd2:	461a      	mov	r2, r3
 8009fd4:	f7f7 fb94 	bl	8001700 <_read>
 8009fd8:	1c43      	adds	r3, r0, #1
 8009fda:	d102      	bne.n	8009fe2 <_read_r+0x1e>
 8009fdc:	682b      	ldr	r3, [r5, #0]
 8009fde:	b103      	cbz	r3, 8009fe2 <_read_r+0x1e>
 8009fe0:	6023      	str	r3, [r4, #0]
 8009fe2:	bd38      	pop	{r3, r4, r5, pc}
 8009fe4:	2000068c 	.word	0x2000068c

08009fe8 <__sccl>:
 8009fe8:	b570      	push	{r4, r5, r6, lr}
 8009fea:	780b      	ldrb	r3, [r1, #0]
 8009fec:	4604      	mov	r4, r0
 8009fee:	2b5e      	cmp	r3, #94	; 0x5e
 8009ff0:	bf0b      	itete	eq
 8009ff2:	784b      	ldrbeq	r3, [r1, #1]
 8009ff4:	1c48      	addne	r0, r1, #1
 8009ff6:	1c88      	addeq	r0, r1, #2
 8009ff8:	2200      	movne	r2, #0
 8009ffa:	bf08      	it	eq
 8009ffc:	2201      	moveq	r2, #1
 8009ffe:	1e61      	subs	r1, r4, #1
 800a000:	f104 05ff 	add.w	r5, r4, #255	; 0xff
 800a004:	f801 2f01 	strb.w	r2, [r1, #1]!
 800a008:	42a9      	cmp	r1, r5
 800a00a:	d1fb      	bne.n	800a004 <__sccl+0x1c>
 800a00c:	b90b      	cbnz	r3, 800a012 <__sccl+0x2a>
 800a00e:	3801      	subs	r0, #1
 800a010:	bd70      	pop	{r4, r5, r6, pc}
 800a012:	f082 0101 	eor.w	r1, r2, #1
 800a016:	54e1      	strb	r1, [r4, r3]
 800a018:	1c42      	adds	r2, r0, #1
 800a01a:	f812 5c01 	ldrb.w	r5, [r2, #-1]
 800a01e:	2d2d      	cmp	r5, #45	; 0x2d
 800a020:	f102 36ff 	add.w	r6, r2, #4294967295
 800a024:	4610      	mov	r0, r2
 800a026:	d006      	beq.n	800a036 <__sccl+0x4e>
 800a028:	2d5d      	cmp	r5, #93	; 0x5d
 800a02a:	d0f1      	beq.n	800a010 <__sccl+0x28>
 800a02c:	b90d      	cbnz	r5, 800a032 <__sccl+0x4a>
 800a02e:	4630      	mov	r0, r6
 800a030:	e7ee      	b.n	800a010 <__sccl+0x28>
 800a032:	462b      	mov	r3, r5
 800a034:	e7ef      	b.n	800a016 <__sccl+0x2e>
 800a036:	7816      	ldrb	r6, [r2, #0]
 800a038:	2e5d      	cmp	r6, #93	; 0x5d
 800a03a:	d0fa      	beq.n	800a032 <__sccl+0x4a>
 800a03c:	42b3      	cmp	r3, r6
 800a03e:	dcf8      	bgt.n	800a032 <__sccl+0x4a>
 800a040:	4618      	mov	r0, r3
 800a042:	3001      	adds	r0, #1
 800a044:	4286      	cmp	r6, r0
 800a046:	5421      	strb	r1, [r4, r0]
 800a048:	dcfb      	bgt.n	800a042 <__sccl+0x5a>
 800a04a:	43d8      	mvns	r0, r3
 800a04c:	4430      	add	r0, r6
 800a04e:	1c5d      	adds	r5, r3, #1
 800a050:	42b3      	cmp	r3, r6
 800a052:	bfa8      	it	ge
 800a054:	2000      	movge	r0, #0
 800a056:	182b      	adds	r3, r5, r0
 800a058:	3202      	adds	r2, #2
 800a05a:	e7de      	b.n	800a01a <__sccl+0x32>

0800a05c <__submore>:
 800a05c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a060:	460c      	mov	r4, r1
 800a062:	6b49      	ldr	r1, [r1, #52]	; 0x34
 800a064:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a068:	4299      	cmp	r1, r3
 800a06a:	d11d      	bne.n	800a0a8 <__submore+0x4c>
 800a06c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800a070:	f7fc fa0e 	bl	8006490 <_malloc_r>
 800a074:	b918      	cbnz	r0, 800a07e <__submore+0x22>
 800a076:	f04f 30ff 	mov.w	r0, #4294967295
 800a07a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a07e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a082:	63a3      	str	r3, [r4, #56]	; 0x38
 800a084:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 800a088:	6360      	str	r0, [r4, #52]	; 0x34
 800a08a:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 800a08e:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 800a092:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 800a096:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 800a09a:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 800a09e:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 800a0a2:	6020      	str	r0, [r4, #0]
 800a0a4:	2000      	movs	r0, #0
 800a0a6:	e7e8      	b.n	800a07a <__submore+0x1e>
 800a0a8:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 800a0aa:	0077      	lsls	r7, r6, #1
 800a0ac:	463a      	mov	r2, r7
 800a0ae:	f7fe fdec 	bl	8008c8a <_realloc_r>
 800a0b2:	4605      	mov	r5, r0
 800a0b4:	2800      	cmp	r0, #0
 800a0b6:	d0de      	beq.n	800a076 <__submore+0x1a>
 800a0b8:	eb00 0806 	add.w	r8, r0, r6
 800a0bc:	4601      	mov	r1, r0
 800a0be:	4632      	mov	r2, r6
 800a0c0:	4640      	mov	r0, r8
 800a0c2:	f7fb fee7 	bl	8005e94 <memcpy>
 800a0c6:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 800a0ca:	f8c4 8000 	str.w	r8, [r4]
 800a0ce:	e7e9      	b.n	800a0a4 <__submore+0x48>

0800a0d0 <_fstat_r>:
 800a0d0:	b538      	push	{r3, r4, r5, lr}
 800a0d2:	4d07      	ldr	r5, [pc, #28]	; (800a0f0 <_fstat_r+0x20>)
 800a0d4:	2300      	movs	r3, #0
 800a0d6:	4604      	mov	r4, r0
 800a0d8:	4608      	mov	r0, r1
 800a0da:	4611      	mov	r1, r2
 800a0dc:	602b      	str	r3, [r5, #0]
 800a0de:	f7f7 fb54 	bl	800178a <_fstat>
 800a0e2:	1c43      	adds	r3, r0, #1
 800a0e4:	d102      	bne.n	800a0ec <_fstat_r+0x1c>
 800a0e6:	682b      	ldr	r3, [r5, #0]
 800a0e8:	b103      	cbz	r3, 800a0ec <_fstat_r+0x1c>
 800a0ea:	6023      	str	r3, [r4, #0]
 800a0ec:	bd38      	pop	{r3, r4, r5, pc}
 800a0ee:	bf00      	nop
 800a0f0:	2000068c 	.word	0x2000068c

0800a0f4 <_isatty_r>:
 800a0f4:	b538      	push	{r3, r4, r5, lr}
 800a0f6:	4d06      	ldr	r5, [pc, #24]	; (800a110 <_isatty_r+0x1c>)
 800a0f8:	2300      	movs	r3, #0
 800a0fa:	4604      	mov	r4, r0
 800a0fc:	4608      	mov	r0, r1
 800a0fe:	602b      	str	r3, [r5, #0]
 800a100:	f7f7 fb53 	bl	80017aa <_isatty>
 800a104:	1c43      	adds	r3, r0, #1
 800a106:	d102      	bne.n	800a10e <_isatty_r+0x1a>
 800a108:	682b      	ldr	r3, [r5, #0]
 800a10a:	b103      	cbz	r3, 800a10e <_isatty_r+0x1a>
 800a10c:	6023      	str	r3, [r4, #0]
 800a10e:	bd38      	pop	{r3, r4, r5, pc}
 800a110:	2000068c 	.word	0x2000068c

0800a114 <_init>:
 800a114:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a116:	bf00      	nop
 800a118:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a11a:	bc08      	pop	{r3}
 800a11c:	469e      	mov	lr, r3
 800a11e:	4770      	bx	lr

0800a120 <_fini>:
 800a120:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a122:	bf00      	nop
 800a124:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a126:	bc08      	pop	{r3}
 800a128:	469e      	mov	lr, r3
 800a12a:	4770      	bx	lr
