$date
	Wed Mar 21 02:14:13 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var wire 1 ! e $end
$var wire 1 " d $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % c $end
$scope module fs $end
$var wire 1 ! borrow $end
$var wire 1 " diff $end
$var wire 1 # num1 $end
$var wire 1 $ num2 $end
$var wire 1 % num3 $end
$var wire 1 & r1 $end
$var wire 1 ' r2 $end
$var wire 1 ( r3 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1(
1'
1&
0%
0$
0#
0"
0!
$end
#10
1"
1!
0(
1%
#20
1(
0'
0%
1$
#30
0"
0(
1%
#40
1"
0!
1(
1'
0&
0%
0$
1#
#50
0"
0(
1%
#60
1(
0'
0%
1$
#70
1"
1!
0(
1%
#80
