verilog work "ipcore_dir/IPCore_DisRAM_OC2_synth.v"
verilog work "ipcore_dir/IPCore_BloRAM_SIMTStack.v"
verilog work "SRAM.v"
verilog work "PerWarpStack.v"
verilog work "IPCore_substitute.v"
verilog work "ipcore_dir/IPCore_DisRAM_OC2.v"
verilog work "INTU.v"
verilog work "InstBufferArbiter.v"
verilog work "FetchArbiter.v"
verilog work "Decode_PTX.v"
verilog work "AGU.v"
verilog work "ThreadController.v"
verilog work "SIMTStack.v"
verilog work "ScoreBoard.v"
verilog work "OCUnit.v"
verilog work "LSUOutUnit.v"
verilog work "LDSTLane.v"
verilog work "Issue.v"
verilog work "INTULane.v"
verilog work "InstBuffer.v"
verilog work "FirstZero.v"
verilog work "FirstAddr.v"
verilog work "FetchToDecode.v"
verilog work "Fetch.v"
verilog work "Decode.v"
verilog work "CTAController.v"
verilog work "Timecheck.v"
verilog work "stall_control.v"
verilog work "OperandCollector.v"
verilog work "LDSTCluster.v"
verilog work "L2TagUnit.v"
verilog work "L1TagUnit.v"
verilog work "IPcore_FIFO.v"
verilog work "INTUCluster.v"
verilog work "InfoRam.v"
verilog work "FrontEnd.v"
verilog work "DDR3_OutPacket.v"
verilog work "Coalesce.v"
verilog work "SpeRegController.v"
verilog work "SMScheduler.v"
verilog work "OperandCollector_rotate.v"
verilog work "OpcolToExecute.v"
verilog work "LSU_multiSM.v"
verilog work "IssueToOpcol.v"
verilog work "FrontEnd_MultiSM.v"
verilog work "ExecuteToLSU.v"
verilog work "Execute.v"
verilog work "DDR3_substitute.v"
verilog work "DDR3_OutPacket_multiSM.v"
verilog work "FastLanes_FrontEnd_tb.v"
verilog work "ipcore_dir/IPCore_DisRAM_ROM_synth.v"
verilog work "ipcore_dir/IPCore_DisRAM_OC_synth.v"
verilog work "E:/Xilinx/14.3/ISE_DS/ISE//verilog/src/glbl.v"
