$date
	Thu Jul 28 20:26:36 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_uart_rx $end
$var wire 1 ! cnt_end $end
$var reg 1 " clk $end
$var reg 1 # cnt_add $end
$var reg 1 $ rst_n $end
$scope module u_uart_rx $end
$var wire 1 " clk $end
$var wire 1 # cnt_add $end
$var wire 1 $ rst_n $end
$var wire 1 ! cnt_end $end
$scope function clogb2 $end
$var integer 32 % depth [31:0] $end
$upscope $end
$scope module u_counter $end
$var wire 1 " clk $end
$var wire 1 # cnt_add $end
$var wire 1 $ rst_n $end
$var wire 1 ! cnt_end $end
$var reg 3 & cnt [2:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 &
bx %
0$
0#
0"
0!
$end
#5000
1"
#10000
0"
#15000
1"
#20000
0"
1#
1$
#25000
b1 &
1"
#30000
0"
#35000
b10 &
1"
#40000
0"
#45000
b11 &
1"
#50000
0"
#55000
1!
b100 &
1"
#60000
0"
#65000
0!
b0 &
1"
#70000
0"
#75000
b1 &
1"
#80000
0"
#85000
b10 &
1"
#90000
0"
#95000
b11 &
1"
#100000
0"
#105000
1!
b100 &
1"
#110000
0"
#115000
0!
b0 &
1"
#120000
0"
