# do AND_GATE.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:58:35 on Oct 14,2020
# vlog -work work AND_GATE.vo 
# -- Compiling module And_Gate
# -- Compiling module hard_block
# 
# Top level modules:
# 	And_Gate
# End time: 14:58:36 on Oct 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:58:36 on Oct 14,2020
# vlog -work work Waveform.vwf.vt 
# -- Compiling module And_Gate_vlg_vec_tst
# 
# Top level modules:
# 	And_Gate_vlg_vec_tst
# End time: 14:58:36 on Oct 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L cycloneive_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.And_Gate_vlg_vec_tst 
# Start time: 14:58:39 on Oct 14,2020
# Loading work.And_Gate_vlg_vec_tst
# Loading work.And_Gate
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_lcell_comb
# after#24
# ** Note: $finish    : Waveform.vwf.vt(47)
#    Time: 1 us  Iteration: 0  Instance: /And_Gate_vlg_vec_tst
# End time: 14:58:42 on Oct 14,2020, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
