
IO_Tile_33_31

 (16 0)  (1742 496)  (1742 496)  IOB_0 IO Functioning bit
 (17 3)  (1743 499)  (1743 499)  IOB_0 IO Functioning bit
 (16 4)  (1742 500)  (1742 500)  IOB_0 IO Functioning bit
 (2 6)  (1728 502)  (1728 502)  IO control bit: IORIGHT_REN_0



LogicTile_32_30

 (8 4)  (1680 484)  (1680 484)  routing T_32_30.sp4_v_b_4 <X> T_32_30.sp4_h_r_4
 (9 4)  (1681 484)  (1681 484)  routing T_32_30.sp4_v_b_4 <X> T_32_30.sp4_h_r_4


IO_Tile_33_30

 (16 0)  (1742 480)  (1742 480)  IOB_0 IO Functioning bit
 (17 3)  (1743 483)  (1743 483)  IOB_0 IO Functioning bit
 (4 4)  (1730 484)  (1730 484)  routing T_33_30.span4_horz_4 <X> T_33_30.lc_trk_g0_4
 (13 4)  (1739 484)  (1739 484)  routing T_33_30.lc_trk_g0_4 <X> T_33_30.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 484)  (1742 484)  IOB_0 IO Functioning bit
 (6 5)  (1732 485)  (1732 485)  routing T_33_30.span4_horz_4 <X> T_33_30.lc_trk_g0_4
 (7 5)  (1733 485)  (1733 485)  Enable bit of Mux _local_links/g0_mux_4 => span4_horz_4 lc_trk_g0_4
 (13 5)  (1739 485)  (1739 485)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 486)  (1728 486)  IO control bit: IORIGHT_REN_0



LogicTile_32_29

 (19 4)  (1691 468)  (1691 468)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17


IO_Tile_33_27

 (3 1)  (1729 433)  (1729 433)  IO control bit: IORIGHT_REN_1

 (16 10)  (1742 442)  (1742 442)  IOB_1 IO Functioning bit
 (17 13)  (1743 445)  (1743 445)  IOB_1 IO Functioning bit
 (16 14)  (1742 446)  (1742 446)  IOB_1 IO Functioning bit


LogicTile_32_26

 (36 0)  (1708 416)  (1708 416)  LC_0 Logic Functioning bit
 (37 0)  (1709 416)  (1709 416)  LC_0 Logic Functioning bit
 (38 0)  (1710 416)  (1710 416)  LC_0 Logic Functioning bit
 (39 0)  (1711 416)  (1711 416)  LC_0 Logic Functioning bit
 (40 0)  (1712 416)  (1712 416)  LC_0 Logic Functioning bit
 (41 0)  (1713 416)  (1713 416)  LC_0 Logic Functioning bit
 (42 0)  (1714 416)  (1714 416)  LC_0 Logic Functioning bit
 (43 0)  (1715 416)  (1715 416)  LC_0 Logic Functioning bit
 (52 0)  (1724 416)  (1724 416)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (36 1)  (1708 417)  (1708 417)  LC_0 Logic Functioning bit
 (37 1)  (1709 417)  (1709 417)  LC_0 Logic Functioning bit
 (38 1)  (1710 417)  (1710 417)  LC_0 Logic Functioning bit
 (39 1)  (1711 417)  (1711 417)  LC_0 Logic Functioning bit
 (40 1)  (1712 417)  (1712 417)  LC_0 Logic Functioning bit
 (41 1)  (1713 417)  (1713 417)  LC_0 Logic Functioning bit
 (42 1)  (1714 417)  (1714 417)  LC_0 Logic Functioning bit
 (43 1)  (1715 417)  (1715 417)  LC_0 Logic Functioning bit


IO_Tile_33_26

 (4 0)  (1730 416)  (1730 416)  routing T_33_26.logic_op_lft_0 <X> T_33_26.lc_trk_g0_0
 (16 0)  (1742 416)  (1742 416)  IOB_0 IO Functioning bit
 (4 1)  (1730 417)  (1730 417)  routing T_33_26.logic_op_lft_0 <X> T_33_26.lc_trk_g0_0
 (7 1)  (1733 417)  (1733 417)  Enable bit of Mux _local_links/g0_mux_0 => logic_op_lft_0 lc_trk_g0_0
 (17 3)  (1743 419)  (1743 419)  IOB_0 IO Functioning bit
 (16 4)  (1742 420)  (1742 420)  IOB_0 IO Functioning bit
 (13 5)  (1739 421)  (1739 421)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 422)  (1728 422)  IO control bit: IORIGHT_REN_0



IO_Tile_0_25



LogicTile_1_25



LogicTile_2_25



LogicTile_3_25



LogicTile_4_25



LogicTile_5_25



LogicTile_6_25



LogicTile_7_25



RAM_Tile_8_25



LogicTile_9_25



LogicTile_10_25



LogicTile_11_25



LogicTile_12_25



LogicTile_13_25



LogicTile_14_25



LogicTile_15_25



LogicTile_16_25



LogicTile_17_25



LogicTile_18_25



LogicTile_19_25



LogicTile_20_25



LogicTile_21_25



LogicTile_22_25



LogicTile_23_25



LogicTile_24_25



RAM_Tile_25_25



LogicTile_26_25



LogicTile_27_25



LogicTile_28_25



LogicTile_29_25



LogicTile_30_25



LogicTile_31_25



LogicTile_32_25



IO_Tile_33_25



IO_Tile_0_24



LogicTile_1_24



LogicTile_2_24



LogicTile_3_24



LogicTile_4_24



LogicTile_5_24



LogicTile_6_24



LogicTile_7_24



RAM_Tile_8_24



LogicTile_9_24



LogicTile_10_24



LogicTile_11_24



LogicTile_12_24



LogicTile_13_24



LogicTile_14_24



LogicTile_15_24



LogicTile_16_24



LogicTile_17_24



LogicTile_18_24



LogicTile_19_24



LogicTile_20_24



LogicTile_21_24



LogicTile_22_24



LogicTile_23_24



LogicTile_24_24



RAM_Tile_25_24



LogicTile_26_24



LogicTile_27_24



LogicTile_28_24



LogicTile_29_24



LogicTile_30_24



LogicTile_31_24



LogicTile_32_24



IO_Tile_33_24



LogicTile_32_22

 (3 4)  (1675 356)  (1675 356)  routing T_32_22.sp12_v_t_23 <X> T_32_22.sp12_h_r_0


IO_Tile_33_22

 (4 0)  (1730 352)  (1730 352)  routing T_33_22.span12_horz_0 <X> T_33_22.lc_trk_g0_0
 (16 0)  (1742 352)  (1742 352)  IOB_0 IO Functioning bit
 (4 1)  (1730 353)  (1730 353)  routing T_33_22.span12_horz_0 <X> T_33_22.lc_trk_g0_0
 (5 1)  (1731 353)  (1731 353)  routing T_33_22.span12_horz_0 <X> T_33_22.lc_trk_g0_0
 (7 1)  (1733 353)  (1733 353)  Enable bit of Mux _local_links/g0_mux_0 => span12_horz_0 lc_trk_g0_0
 (17 3)  (1743 355)  (1743 355)  IOB_0 IO Functioning bit
 (16 4)  (1742 356)  (1742 356)  IOB_0 IO Functioning bit
 (13 5)  (1739 357)  (1739 357)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 358)  (1728 358)  IO control bit: IORIGHT_REN_0



IO_Tile_0_9



LogicTile_1_9



LogicTile_2_9



LogicTile_3_9



LogicTile_4_9



LogicTile_5_9



LogicTile_6_9



LogicTile_7_9



RAM_Tile_8_9



LogicTile_9_9



LogicTile_10_9



LogicTile_11_9



LogicTile_12_9



LogicTile_13_9



LogicTile_14_9



LogicTile_15_9



LogicTile_16_9



LogicTile_17_9



LogicTile_18_9



LogicTile_19_9



LogicTile_20_9



LogicTile_21_9



LogicTile_22_9



LogicTile_23_9



LogicTile_24_9



RAM_Tile_25_9



LogicTile_26_9



LogicTile_27_9



LogicTile_28_9



LogicTile_29_9



LogicTile_30_9



LogicTile_31_9



LogicTile_32_9



IO_Tile_33_9



IO_Tile_0_8



LogicTile_1_8



LogicTile_2_8



LogicTile_3_8



LogicTile_4_8



LogicTile_5_8



LogicTile_6_8



LogicTile_7_8



RAM_Tile_8_8



LogicTile_9_8



LogicTile_10_8



LogicTile_11_8



LogicTile_12_8



LogicTile_13_8



LogicTile_14_8



LogicTile_15_8



LogicTile_16_8



LogicTile_17_8



LogicTile_18_8



LogicTile_19_8



LogicTile_20_8



LogicTile_21_8



LogicTile_22_8



LogicTile_23_8



LogicTile_24_8



RAM_Tile_25_8



LogicTile_26_8



LogicTile_27_8



LogicTile_28_8



LogicTile_29_8



LogicTile_30_8



LogicTile_31_8



LogicTile_32_8



IO_Tile_33_8


