 Synphony Model Compiler RTL Generator L-2016.03, Build 2009R, Feb 25 2016

 ********************************************************************

 Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

 This code was generated by Synopsys's Synphony Model Compiler product and
 is intended for use solely by licensed users of this product.

 Date written:             Wed Apr 18 12:47:08 2018

 ********************************************************************


Creating RTL for
  Vendor      :  Xilinx
  Technology  :  Virtex7
  Part        :  XC7VX485T
  Package     :  FFG1761
  Speed Grade :  -2


@N: Running in 64-bit mode.
@N: Parsing 'simon_internal_pipelined_interleaved.mdl' 
@N: Found 92 recognized primitive blocks other than the RTL Generator.
@N: Advanced timing mode is off.

@N: Retiming optimization switched off.
@N: Time-multiplexed resource sharing (folding) switched off.
@N: A single-channel implementation specified.
@N: Global Reset is generated in Synchronous mode and is NOT fed to sensitivity list of clocked processes.
@N: Global Enable generation is switched off
@N: Hierarchical RTL will be generated.


CLOCK RELATIONSHIPS
*******************
Clocks         | Type      |  Frequency
----------------------------------------
clk            | System    |  645.000000 MHz.


HIERARCHY INFORMATION
*********************
7 top level subsystems found:
	Sequence
	Sequence1
	Sequence2
	Sequence3
	Sequence4
	Sequence5
	Simon_encryption_



ESTIMATED HARDWARE RESOURCE UTILIZATION
***************************************
  Number of Multipliers          :   0

  Number of Adders               :   7
      7X1   bits:   7

  Number of Registers/Delays     :  53 (887 register bits)
     48 bits(SR):   6
     16 bits    :  34
      7 bits    :   7
      1 bits    :   6

  Number of RAMs                 :   0

  Number of ROMs                 :   7
    W: 16, D:  128:   1
    W:  1, D:  128:   6

-----------------
SR => Shift Register
-----------------

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Apr 18 12:47:09 2018

###########################################################]

