// Seed: 778242059
module module_0;
  tri0 id_1;
  assign module_2.id_3 = 0;
  tri1 id_2 = -1;
  assign id_1 = 1'd0;
  assign module_1.type_14 = 0;
endmodule
module module_1 (
    input tri1 id_0,
    input tri0 id_1,
    input wor id_2,
    input uwire id_3,
    output logic id_4,
    id_9,
    input supply0 id_5,
    input uwire id_6,
    output wor id_7
);
  localparam id_10 = -1;
  tri1 id_11, id_12, id_13 = 1;
  module_0 modCall_1 ();
  initial id_4 <= -1'b0;
endmodule
module module_2 (
    input uwire id_0
);
  wire id_2;
  module_0 modCall_1 ();
  assign id_3 = id_0;
endmodule
