#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Sun Jul  2 14:35:34 2023
# Process ID: 10812
# Current directory: E:/VIVADO_2022/CMOD_ARTIX_7/HELLO_WORLD/HELLO_WORLD.runs/synth_1
# Command line: vivado.exe -log design_1_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file: E:/VIVADO_2022/CMOD_ARTIX_7/HELLO_WORLD/HELLO_WORLD.runs/synth_1/design_1_wrapper.vds
# Journal file: E:/VIVADO_2022/CMOD_ARTIX_7/HELLO_WORLD/HELLO_WORLD.runs/synth_1\vivado.jou
# Running On: LAPTOP-GBNTDCHP, OS: Windows, CPU Frequency: 2208 MHz, CPU Physical cores: 2, Host memory: 12791 MB
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 453.336 ; gain = 121.957
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/VITIS_2020.2/Vivado/2022.2/data/ip'.
add_files: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 497.797 ; gain = 44.461
Command: synth_design -top design_1_wrapper -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2240
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [E:/VITIS_2020.2/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1305.613 ; gain = 408.402
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [e:/VIVADO_2022/CMOD_ARTIX_7/HELLO_WORLD/HELLO_WORLD.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [E:/VITIS_2020.2/Vivado/2022.2/scripts/rt/data/unisim_comp.v:75902]
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (0#1) [E:/VITIS_2020.2/Vivado/2022.2/scripts/rt/data/unisim_comp.v:75902]
INFO: [Synth 8-6157] synthesizing module 'design_1' [e:/VIVADO_2022/CMOD_ARTIX_7/HELLO_WORLD/HELLO_WORLD.gen/sources_1/bd/design_1/synth/design_1.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_emc_0_0' [E:/VIVADO_2022/CMOD_ARTIX_7/HELLO_WORLD/HELLO_WORLD.runs/synth_1/.Xil/Vivado-10812-LAPTOP-GBNTDCHP/realtime/design_1_axi_emc_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_emc_0_0' (0#1) [E:/VIVADO_2022/CMOD_ARTIX_7/HELLO_WORLD/HELLO_WORLD.runs/synth_1/.Xil/Vivado-10812-LAPTOP-GBNTDCHP/realtime/design_1_axi_emc_0_0_stub.v:5]
WARNING: [Synth 8-689] width (19) of port connection 'mem_a' does not match port width (32) of module 'design_1_axi_emc_0_0' [e:/VIVADO_2022/CMOD_ARTIX_7/HELLO_WORLD/HELLO_WORLD.gen/sources_1/bd/design_1/synth/design_1.v:162]
WARNING: [Synth 8-7071] port 'mem_ce' of module 'design_1_axi_emc_0_0' is unconnected for instance 'axi_emc_0' [e:/VIVADO_2022/CMOD_ARTIX_7/HELLO_WORLD/HELLO_WORLD.gen/sources_1/bd/design_1/synth/design_1.v:161]
WARNING: [Synth 8-7071] port 'mem_ben' of module 'design_1_axi_emc_0_0' is unconnected for instance 'axi_emc_0' [e:/VIVADO_2022/CMOD_ARTIX_7/HELLO_WORLD/HELLO_WORLD.gen/sources_1/bd/design_1/synth/design_1.v:161]
WARNING: [Synth 8-7071] port 'mem_qwen' of module 'design_1_axi_emc_0_0' is unconnected for instance 'axi_emc_0' [e:/VIVADO_2022/CMOD_ARTIX_7/HELLO_WORLD/HELLO_WORLD.gen/sources_1/bd/design_1/synth/design_1.v:161]
WARNING: [Synth 8-7071] port 'mem_rpn' of module 'design_1_axi_emc_0_0' is unconnected for instance 'axi_emc_0' [e:/VIVADO_2022/CMOD_ARTIX_7/HELLO_WORLD/HELLO_WORLD.gen/sources_1/bd/design_1/synth/design_1.v:161]
WARNING: [Synth 8-7071] port 'mem_adv_ldn' of module 'design_1_axi_emc_0_0' is unconnected for instance 'axi_emc_0' [e:/VIVADO_2022/CMOD_ARTIX_7/HELLO_WORLD/HELLO_WORLD.gen/sources_1/bd/design_1/synth/design_1.v:161]
WARNING: [Synth 8-7071] port 'mem_lbon' of module 'design_1_axi_emc_0_0' is unconnected for instance 'axi_emc_0' [e:/VIVADO_2022/CMOD_ARTIX_7/HELLO_WORLD/HELLO_WORLD.gen/sources_1/bd/design_1/synth/design_1.v:161]
WARNING: [Synth 8-7071] port 'mem_cken' of module 'design_1_axi_emc_0_0' is unconnected for instance 'axi_emc_0' [e:/VIVADO_2022/CMOD_ARTIX_7/HELLO_WORLD/HELLO_WORLD.gen/sources_1/bd/design_1/synth/design_1.v:161]
WARNING: [Synth 8-7071] port 'mem_rnw' of module 'design_1_axi_emc_0_0' is unconnected for instance 'axi_emc_0' [e:/VIVADO_2022/CMOD_ARTIX_7/HELLO_WORLD/HELLO_WORLD.gen/sources_1/bd/design_1/synth/design_1.v:161]
WARNING: [Synth 8-7071] port 'mem_cre' of module 'design_1_axi_emc_0_0' is unconnected for instance 'axi_emc_0' [e:/VIVADO_2022/CMOD_ARTIX_7/HELLO_WORLD/HELLO_WORLD.gen/sources_1/bd/design_1/synth/design_1.v:161]
WARNING: [Synth 8-7023] instance 'axi_emc_0' of module 'design_1_axi_emc_0_0' has 51 connections declared, but only 42 given [e:/VIVADO_2022/CMOD_ARTIX_7/HELLO_WORLD/HELLO_WORLD.gen/sources_1/bd/design_1/synth/design_1.v:161]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_smc_0' [E:/VIVADO_2022/CMOD_ARTIX_7/HELLO_WORLD/HELLO_WORLD.runs/synth_1/.Xil/Vivado-10812-LAPTOP-GBNTDCHP/realtime/design_1_axi_smc_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_smc_0' (0#1) [E:/VIVADO_2022/CMOD_ARTIX_7/HELLO_WORLD/HELLO_WORLD.runs/synth_1/.Xil/Vivado-10812-LAPTOP-GBNTDCHP/realtime/design_1_axi_smc_0_stub.v:5]
WARNING: [Synth 8-7071] port 'M00_AXI_awqos' of module 'design_1_axi_smc_0' is unconnected for instance 'axi_smc' [e:/VIVADO_2022/CMOD_ARTIX_7/HELLO_WORLD/HELLO_WORLD.gen/sources_1/bd/design_1/synth/design_1.v:204]
WARNING: [Synth 8-7071] port 'M00_AXI_arqos' of module 'design_1_axi_smc_0' is unconnected for instance 'axi_smc' [e:/VIVADO_2022/CMOD_ARTIX_7/HELLO_WORLD/HELLO_WORLD.gen/sources_1/bd/design_1/synth/design_1.v:204]
WARNING: [Synth 8-7071] port 'M01_AXI_awprot' of module 'design_1_axi_smc_0' is unconnected for instance 'axi_smc' [e:/VIVADO_2022/CMOD_ARTIX_7/HELLO_WORLD/HELLO_WORLD.gen/sources_1/bd/design_1/synth/design_1.v:204]
WARNING: [Synth 8-7071] port 'M01_AXI_arprot' of module 'design_1_axi_smc_0' is unconnected for instance 'axi_smc' [e:/VIVADO_2022/CMOD_ARTIX_7/HELLO_WORLD/HELLO_WORLD.gen/sources_1/bd/design_1/synth/design_1.v:204]
WARNING: [Synth 8-7023] instance 'axi_smc' of module 'design_1_axi_smc_0' has 73 connections declared, but only 69 given [e:/VIVADO_2022/CMOD_ARTIX_7/HELLO_WORLD/HELLO_WORLD.gen/sources_1/bd/design_1/synth/design_1.v:204]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_uartlite_0_0' [E:/VIVADO_2022/CMOD_ARTIX_7/HELLO_WORLD/HELLO_WORLD.runs/synth_1/.Xil/Vivado-10812-LAPTOP-GBNTDCHP/realtime/design_1_axi_uartlite_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_uartlite_0_0' (0#1) [E:/VIVADO_2022/CMOD_ARTIX_7/HELLO_WORLD/HELLO_WORLD.runs/synth_1/.Xil/Vivado-10812-LAPTOP-GBNTDCHP/realtime/design_1_axi_uartlite_0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'interrupt' of module 'design_1_axi_uartlite_0_0' is unconnected for instance 'axi_uartlite_0' [e:/VIVADO_2022/CMOD_ARTIX_7/HELLO_WORLD/HELLO_WORLD.gen/sources_1/bd/design_1/synth/design_1.v:274]
WARNING: [Synth 8-7023] instance 'axi_uartlite_0' of module 'design_1_axi_uartlite_0_0' has 22 connections declared, but only 21 given [e:/VIVADO_2022/CMOD_ARTIX_7/HELLO_WORLD/HELLO_WORLD.gen/sources_1/bd/design_1/synth/design_1.v:274]
INFO: [Synth 8-6157] synthesizing module 'design_1_clk_wiz_0_0' [E:/VIVADO_2022/CMOD_ARTIX_7/HELLO_WORLD/HELLO_WORLD.runs/synth_1/.Xil/Vivado-10812-LAPTOP-GBNTDCHP/realtime/design_1_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_clk_wiz_0_0' (0#1) [E:/VIVADO_2022/CMOD_ARTIX_7/HELLO_WORLD/HELLO_WORLD.runs/synth_1/.Xil/Vivado-10812-LAPTOP-GBNTDCHP/realtime/design_1_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'design_1_mdm_1_0' [E:/VIVADO_2022/CMOD_ARTIX_7/HELLO_WORLD/HELLO_WORLD.runs/synth_1/.Xil/Vivado-10812-LAPTOP-GBNTDCHP/realtime/design_1_mdm_1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_mdm_1_0' (0#1) [E:/VIVADO_2022/CMOD_ARTIX_7/HELLO_WORLD/HELLO_WORLD.runs/synth_1/.Xil/Vivado-10812-LAPTOP-GBNTDCHP/realtime/design_1_mdm_1_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'design_1_microblaze_0_0' [E:/VIVADO_2022/CMOD_ARTIX_7/HELLO_WORLD/HELLO_WORLD.runs/synth_1/.Xil/Vivado-10812-LAPTOP-GBNTDCHP/realtime/design_1_microblaze_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_microblaze_0_0' (0#1) [E:/VIVADO_2022/CMOD_ARTIX_7/HELLO_WORLD/HELLO_WORLD.runs/synth_1/.Xil/Vivado-10812-LAPTOP-GBNTDCHP/realtime/design_1_microblaze_0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'Interrupt_Ack' of module 'design_1_microblaze_0_0' is unconnected for instance 'microblaze_0' [e:/VIVADO_2022/CMOD_ARTIX_7/HELLO_WORLD/HELLO_WORLD.gen/sources_1/bd/design_1/synth/design_1.v:314]
WARNING: [Synth 8-7023] instance 'microblaze_0' of module 'design_1_microblaze_0_0' has 52 connections declared, but only 51 given [e:/VIVADO_2022/CMOD_ARTIX_7/HELLO_WORLD/HELLO_WORLD.gen/sources_1/bd/design_1/synth/design_1.v:314]
INFO: [Synth 8-6157] synthesizing module 'microblaze_0_local_memory_imp_1K0VQXK' [e:/VIVADO_2022/CMOD_ARTIX_7/HELLO_WORLD/HELLO_WORLD.gen/sources_1/bd/design_1/synth/design_1.v:399]
INFO: [Synth 8-6157] synthesizing module 'design_1_dlmb_bram_if_cntlr_0' [E:/VIVADO_2022/CMOD_ARTIX_7/HELLO_WORLD/HELLO_WORLD.runs/synth_1/.Xil/Vivado-10812-LAPTOP-GBNTDCHP/realtime/design_1_dlmb_bram_if_cntlr_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_dlmb_bram_if_cntlr_0' (0#1) [E:/VIVADO_2022/CMOD_ARTIX_7/HELLO_WORLD/HELLO_WORLD.runs/synth_1/.Xil/Vivado-10812-LAPTOP-GBNTDCHP/realtime/design_1_dlmb_bram_if_cntlr_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'design_1_dlmb_v10_0' [E:/VIVADO_2022/CMOD_ARTIX_7/HELLO_WORLD/HELLO_WORLD.runs/synth_1/.Xil/Vivado-10812-LAPTOP-GBNTDCHP/realtime/design_1_dlmb_v10_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_dlmb_v10_0' (0#1) [E:/VIVADO_2022/CMOD_ARTIX_7/HELLO_WORLD/HELLO_WORLD.runs/synth_1/.Xil/Vivado-10812-LAPTOP-GBNTDCHP/realtime/design_1_dlmb_v10_0_stub.v:5]
WARNING: [Synth 8-7071] port 'LMB_Rst' of module 'design_1_dlmb_v10_0' is unconnected for instance 'dlmb_v10' [e:/VIVADO_2022/CMOD_ARTIX_7/HELLO_WORLD/HELLO_WORLD.gen/sources_1/bd/design_1/synth/design_1.v:545]
WARNING: [Synth 8-7023] instance 'dlmb_v10' of module 'design_1_dlmb_v10_0' has 25 connections declared, but only 24 given [e:/VIVADO_2022/CMOD_ARTIX_7/HELLO_WORLD/HELLO_WORLD.gen/sources_1/bd/design_1/synth/design_1.v:545]
INFO: [Synth 8-6157] synthesizing module 'design_1_ilmb_bram_if_cntlr_0' [E:/VIVADO_2022/CMOD_ARTIX_7/HELLO_WORLD/HELLO_WORLD.runs/synth_1/.Xil/Vivado-10812-LAPTOP-GBNTDCHP/realtime/design_1_ilmb_bram_if_cntlr_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ilmb_bram_if_cntlr_0' (0#1) [E:/VIVADO_2022/CMOD_ARTIX_7/HELLO_WORLD/HELLO_WORLD.runs/synth_1/.Xil/Vivado-10812-LAPTOP-GBNTDCHP/realtime/design_1_ilmb_bram_if_cntlr_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'design_1_ilmb_v10_0' [E:/VIVADO_2022/CMOD_ARTIX_7/HELLO_WORLD/HELLO_WORLD.runs/synth_1/.Xil/Vivado-10812-LAPTOP-GBNTDCHP/realtime/design_1_ilmb_v10_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ilmb_v10_0' (0#1) [E:/VIVADO_2022/CMOD_ARTIX_7/HELLO_WORLD/HELLO_WORLD.runs/synth_1/.Xil/Vivado-10812-LAPTOP-GBNTDCHP/realtime/design_1_ilmb_v10_0_stub.v:5]
WARNING: [Synth 8-7071] port 'LMB_Rst' of module 'design_1_ilmb_v10_0' is unconnected for instance 'ilmb_v10' [e:/VIVADO_2022/CMOD_ARTIX_7/HELLO_WORLD/HELLO_WORLD.gen/sources_1/bd/design_1/synth/design_1.v:591]
WARNING: [Synth 8-7023] instance 'ilmb_v10' of module 'design_1_ilmb_v10_0' has 25 connections declared, but only 24 given [e:/VIVADO_2022/CMOD_ARTIX_7/HELLO_WORLD/HELLO_WORLD.gen/sources_1/bd/design_1/synth/design_1.v:591]
INFO: [Synth 8-6157] synthesizing module 'design_1_lmb_bram_0' [E:/VIVADO_2022/CMOD_ARTIX_7/HELLO_WORLD/HELLO_WORLD.runs/synth_1/.Xil/Vivado-10812-LAPTOP-GBNTDCHP/realtime/design_1_lmb_bram_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_lmb_bram_0' (0#1) [E:/VIVADO_2022/CMOD_ARTIX_7/HELLO_WORLD/HELLO_WORLD.runs/synth_1/.Xil/Vivado-10812-LAPTOP-GBNTDCHP/realtime/design_1_lmb_bram_0_stub.v:5]
WARNING: [Synth 8-7071] port 'rsta_busy' of module 'design_1_lmb_bram_0' is unconnected for instance 'lmb_bram' [e:/VIVADO_2022/CMOD_ARTIX_7/HELLO_WORLD/HELLO_WORLD.gen/sources_1/bd/design_1/synth/design_1.v:616]
WARNING: [Synth 8-7071] port 'rstb_busy' of module 'design_1_lmb_bram_0' is unconnected for instance 'lmb_bram' [e:/VIVADO_2022/CMOD_ARTIX_7/HELLO_WORLD/HELLO_WORLD.gen/sources_1/bd/design_1/synth/design_1.v:616]
WARNING: [Synth 8-7023] instance 'lmb_bram' of module 'design_1_lmb_bram_0' has 16 connections declared, but only 14 given [e:/VIVADO_2022/CMOD_ARTIX_7/HELLO_WORLD/HELLO_WORLD.gen/sources_1/bd/design_1/synth/design_1.v:616]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_0_local_memory_imp_1K0VQXK' (0#1) [e:/VIVADO_2022/CMOD_ARTIX_7/HELLO_WORLD/HELLO_WORLD.gen/sources_1/bd/design_1/synth/design_1.v:399]
INFO: [Synth 8-6157] synthesizing module 'design_1_rst_clk_wiz_0_100M_0' [E:/VIVADO_2022/CMOD_ARTIX_7/HELLO_WORLD/HELLO_WORLD.runs/synth_1/.Xil/Vivado-10812-LAPTOP-GBNTDCHP/realtime/design_1_rst_clk_wiz_0_100M_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_rst_clk_wiz_0_100M_0' (0#1) [E:/VIVADO_2022/CMOD_ARTIX_7/HELLO_WORLD/HELLO_WORLD.runs/synth_1/.Xil/Vivado-10812-LAPTOP-GBNTDCHP/realtime/design_1_rst_clk_wiz_0_100M_0_stub.v:5]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'design_1_rst_clk_wiz_0_100M_0' is unconnected for instance 'rst_clk_wiz_0_100M' [e:/VIVADO_2022/CMOD_ARTIX_7/HELLO_WORLD/HELLO_WORLD.gen/sources_1/bd/design_1/synth/design_1.v:388]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'design_1_rst_clk_wiz_0_100M_0' is unconnected for instance 'rst_clk_wiz_0_100M' [e:/VIVADO_2022/CMOD_ARTIX_7/HELLO_WORLD/HELLO_WORLD.gen/sources_1/bd/design_1/synth/design_1.v:388]
WARNING: [Synth 8-7023] instance 'rst_clk_wiz_0_100M' of module 'design_1_rst_clk_wiz_0_100M_0' has 10 connections declared, but only 8 given [e:/VIVADO_2022/CMOD_ARTIX_7/HELLO_WORLD/HELLO_WORLD.gen/sources_1/bd/design_1/synth/design_1.v:388]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (0#1) [e:/VIVADO_2022/CMOD_ARTIX_7/HELLO_WORLD/HELLO_WORLD.gen/sources_1/bd/design_1/synth/design_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (0#1) [e:/VIVADO_2022/CMOD_ARTIX_7/HELLO_WORLD/HELLO_WORLD.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1402.656 ; gain = 505.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1402.656 ; gain = 505.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1402.656 ; gain = 505.445
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 1402.656 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/VIVADO_2022/CMOD_ARTIX_7/HELLO_WORLD/HELLO_WORLD.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
Finished Parsing XDC File [e:/VIVADO_2022/CMOD_ARTIX_7/HELLO_WORLD/HELLO_WORLD.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
Parsing XDC File [e:/VIVADO_2022/CMOD_ARTIX_7/HELLO_WORLD/HELLO_WORLD.gen/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0/design_1_microblaze_0_0_in_context.xdc] for cell 'design_1_i/microblaze_0'
Finished Parsing XDC File [e:/VIVADO_2022/CMOD_ARTIX_7/HELLO_WORLD/HELLO_WORLD.gen/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0/design_1_microblaze_0_0_in_context.xdc] for cell 'design_1_i/microblaze_0'
Parsing XDC File [e:/VIVADO_2022/CMOD_ARTIX_7/HELLO_WORLD/HELLO_WORLD.gen/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/design_1_dlmb_v10_0/design_1_dlmb_v10_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [e:/VIVADO_2022/CMOD_ARTIX_7/HELLO_WORLD/HELLO_WORLD.gen/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/design_1_dlmb_v10_0/design_1_dlmb_v10_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [e:/VIVADO_2022/CMOD_ARTIX_7/HELLO_WORLD/HELLO_WORLD.gen/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/design_1_ilmb_v10_0/design_1_dlmb_v10_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [e:/VIVADO_2022/CMOD_ARTIX_7/HELLO_WORLD/HELLO_WORLD.gen/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/design_1_ilmb_v10_0/design_1_dlmb_v10_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [e:/VIVADO_2022/CMOD_ARTIX_7/HELLO_WORLD/HELLO_WORLD.gen/sources_1/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_0/design_1_dlmb_bram_if_cntlr_0/design_1_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [e:/VIVADO_2022/CMOD_ARTIX_7/HELLO_WORLD/HELLO_WORLD.gen/sources_1/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_0/design_1_dlmb_bram_if_cntlr_0/design_1_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [e:/VIVADO_2022/CMOD_ARTIX_7/HELLO_WORLD/HELLO_WORLD.gen/sources_1/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_0/design_1_ilmb_bram_if_cntlr_0/design_1_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [e:/VIVADO_2022/CMOD_ARTIX_7/HELLO_WORLD/HELLO_WORLD.gen/sources_1/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_0/design_1_ilmb_bram_if_cntlr_0/design_1_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [e:/VIVADO_2022/CMOD_ARTIX_7/HELLO_WORLD/HELLO_WORLD.gen/sources_1/bd/design_1/ip/design_1_lmb_bram_0/design_1_lmb_bram_0/design_1_lmb_bram_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [e:/VIVADO_2022/CMOD_ARTIX_7/HELLO_WORLD/HELLO_WORLD.gen/sources_1/bd/design_1/ip/design_1_lmb_bram_0/design_1_lmb_bram_0/design_1_lmb_bram_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [e:/VIVADO_2022/CMOD_ARTIX_7/HELLO_WORLD/HELLO_WORLD.gen/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0/design_1_mdm_1_0_in_context.xdc] for cell 'design_1_i/mdm_1'
Finished Parsing XDC File [e:/VIVADO_2022/CMOD_ARTIX_7/HELLO_WORLD/HELLO_WORLD.gen/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0/design_1_mdm_1_0_in_context.xdc] for cell 'design_1_i/mdm_1'
Parsing XDC File [e:/VIVADO_2022/CMOD_ARTIX_7/HELLO_WORLD/HELLO_WORLD.gen/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_0_100M_0/design_1_rst_clk_wiz_0_100M_0/design_1_rst_clk_wiz_0_100M_0_in_context.xdc] for cell 'design_1_i/rst_clk_wiz_0_100M'
Finished Parsing XDC File [e:/VIVADO_2022/CMOD_ARTIX_7/HELLO_WORLD/HELLO_WORLD.gen/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_0_100M_0/design_1_rst_clk_wiz_0_100M_0/design_1_rst_clk_wiz_0_100M_0_in_context.xdc] for cell 'design_1_i/rst_clk_wiz_0_100M'
Parsing XDC File [e:/VIVADO_2022/CMOD_ARTIX_7/HELLO_WORLD/HELLO_WORLD.gen/sources_1/bd/design_1/ip/design_1_axi_emc_0_0/design_1_axi_emc_0_0/design_1_axi_emc_0_0_in_context.xdc] for cell 'design_1_i/axi_emc_0'
Finished Parsing XDC File [e:/VIVADO_2022/CMOD_ARTIX_7/HELLO_WORLD/HELLO_WORLD.gen/sources_1/bd/design_1/ip/design_1_axi_emc_0_0/design_1_axi_emc_0_0/design_1_axi_emc_0_0_in_context.xdc] for cell 'design_1_i/axi_emc_0'
Parsing XDC File [e:/VIVADO_2022/CMOD_ARTIX_7/HELLO_WORLD/HELLO_WORLD.gen/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0_in_context.xdc] for cell 'design_1_i/axi_uartlite_0'
Finished Parsing XDC File [e:/VIVADO_2022/CMOD_ARTIX_7/HELLO_WORLD/HELLO_WORLD.gen/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0_in_context.xdc] for cell 'design_1_i/axi_uartlite_0'
Parsing XDC File [e:/VIVADO_2022/CMOD_ARTIX_7/HELLO_WORLD/HELLO_WORLD.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0/design_1_axi_smc_0_in_context.xdc] for cell 'design_1_i/axi_smc'
Finished Parsing XDC File [e:/VIVADO_2022/CMOD_ARTIX_7/HELLO_WORLD/HELLO_WORLD.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0/design_1_axi_smc_0_in_context.xdc] for cell 'design_1_i/axi_smc'
Parsing XDC File [E:/VIVADO_2022/CMOD_ARTIX_7/HELLO_WORLD/HELLO_WORLD.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/VIVADO_2022/CMOD_ARTIX_7/HELLO_WORLD/HELLO_WORLD.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1402.656 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 8 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 1402.656 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_1_i/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [E:/VITIS_2020.2/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 1402.656 ; gain = 505.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 1402.656 ; gain = 505.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clock. (constraint file  e:/VIVADO_2022/CMOD_ARTIX_7/HELLO_WORLD/HELLO_WORLD.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clock. (constraint file  e:/VIVADO_2022/CMOD_ARTIX_7/HELLO_WORLD/HELLO_WORLD.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc, line 4).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/clk_wiz_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/microblaze_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/mdm_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/rst_clk_wiz_0_100M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_emc_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_uartlite_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 1402.656 ; gain = 505.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 1402.656 ; gain = 505.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 1402.656 ; gain = 505.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 1402.656 ; gain = 505.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 1402.656 ; gain = 505.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 1403.066 ; gain = 505.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:41 ; elapsed = 00:00:45 . Memory (MB): peak = 1408.855 ; gain = 511.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:41 ; elapsed = 00:00:45 . Memory (MB): peak = 1408.855 ; gain = 511.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:41 ; elapsed = 00:00:45 . Memory (MB): peak = 1408.855 ; gain = 511.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:41 ; elapsed = 00:00:45 . Memory (MB): peak = 1408.855 ; gain = 511.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:41 ; elapsed = 00:00:45 . Memory (MB): peak = 1408.855 ; gain = 511.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:41 ; elapsed = 00:00:45 . Memory (MB): peak = 1408.855 ; gain = 511.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------------+----------+
|      |BlackBox name                 |Instances |
+------+------------------------------+----------+
|1     |design_1_axi_emc_0_0          |         1|
|2     |design_1_axi_smc_0            |         1|
|3     |design_1_axi_uartlite_0_0     |         1|
|4     |design_1_clk_wiz_0_0          |         1|
|5     |design_1_mdm_1_0              |         1|
|6     |design_1_microblaze_0_0       |         1|
|7     |design_1_rst_clk_wiz_0_100M_0 |         1|
|8     |design_1_dlmb_bram_if_cntlr_0 |         1|
|9     |design_1_dlmb_v10_0           |         1|
|10    |design_1_ilmb_bram_if_cntlr_0 |         1|
|11    |design_1_ilmb_v10_0           |         1|
|12    |design_1_lmb_bram_0           |         1|
+------+------------------------------+----------+

Report Cell Usage: 
+------+----------------------------+------+
|      |Cell                        |Count |
+------+----------------------------+------+
|1     |design_1_axi_emc_0          |     1|
|2     |design_1_axi_smc            |     1|
|3     |design_1_axi_uartlite_0     |     1|
|4     |design_1_clk_wiz_0          |     1|
|5     |design_1_dlmb_bram_if_cntlr |     1|
|6     |design_1_dlmb_v10           |     1|
|7     |design_1_ilmb_bram_if_cntlr |     1|
|8     |design_1_ilmb_v10           |     1|
|9     |design_1_lmb_bram           |     1|
|10    |design_1_mdm_1              |     1|
|11    |design_1_microblaze_0       |     1|
|12    |design_1_rst_clk_wiz_0_100M |     1|
|13    |IBUF                        |     2|
|14    |IOBUF                       |     8|
|15    |OBUF                        |    23|
+------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:41 ; elapsed = 00:00:45 . Memory (MB): peak = 1408.855 ; gain = 511.645
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:00:41 . Memory (MB): peak = 1408.855 ; gain = 511.645
Synthesis Optimization Complete : Time (s): cpu = 00:00:41 ; elapsed = 00:00:45 . Memory (MB): peak = 1408.855 ; gain = 511.645
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 1408.855 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1433.152 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 8 instances

Synth Design complete, checksum: 52a6712e
INFO: [Common 17-83] Releasing license: Synthesis
53 Infos, 32 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:47 ; elapsed = 00:00:53 . Memory (MB): peak = 1433.152 ; gain = 935.355
INFO: [Common 17-1381] The checkpoint 'E:/VIVADO_2022/CMOD_ARTIX_7/HELLO_WORLD/HELLO_WORLD.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Jul  2 14:36:53 2023...
