<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>cpu/ezr32wg/include/ezr32wg_etm.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="riot-logo.png"/></td>
    <td style="padding-left: 0.5em;">
    <div id="projectbrief">DecaRange RTLS ARM Application</div>
    </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_c433b04169c945a1c7f0848f853d4379.html">cpu</a></li><li class="navelem"><a class="el" href="dir_b946500f74c6245977978dd24ee90bb9.html">ezr32wg</a></li><li class="navelem"><a class="el" href="dir_a9422eb9f0c1ee9109f4cc49b6ceceaa.html">include</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">ezr32wg_etm.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="ezr32wg__etm_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/**************************************************************************/</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;</div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment">/**************************************************************************/</span></div><div class="line"><a name="l00042"></a><span class="lineno"><a class="line" href="struct_e_t_m___type_def.html">   42</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;{</div><div class="line"><a name="l00044"></a><span class="lineno"><a class="line" href="struct_e_t_m___type_def.html#ae60d71736d4af9d20e53d111fbc9acba">   44</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_t_m___type_def.html#ae60d71736d4af9d20e53d111fbc9acba">ETMCR</a>;           </div><div class="line"><a name="l00045"></a><span class="lineno"><a class="line" href="struct_e_t_m___type_def.html#a53fb1d25207b1a7002a718706cc2ad68">   45</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t  <a class="code" href="struct_e_t_m___type_def.html#a53fb1d25207b1a7002a718706cc2ad68">ETMCCR</a>;          </div><div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="struct_e_t_m___type_def.html#ab35e92ac2fc63e8594f8338c0004b4d9">   46</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_t_m___type_def.html#ab35e92ac2fc63e8594f8338c0004b4d9">ETMTRIGGER</a>;      </div><div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="struct_e_t_m___type_def.html#a40626516c1871e2cb75ae9d5940a9341">   47</a></span>&#160;  uint32_t      RESERVED0[1];    </div><div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="struct_e_t_m___type_def.html#a42ada59fe3b91b32617c6fb79df217a5">   48</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_t_m___type_def.html#a42ada59fe3b91b32617c6fb79df217a5">ETMSR</a>;           </div><div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="struct_e_t_m___type_def.html#a6f2aa843ef3e8281e1377b9d82793544">   49</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t  <a class="code" href="struct_e_t_m___type_def.html#a6f2aa843ef3e8281e1377b9d82793544">ETMSCR</a>;          </div><div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="struct_e_t_m___type_def.html#a28d88d9a08aab1adbebea61c42ef901e">   50</a></span>&#160;  uint32_t      RESERVED1[2];    </div><div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="struct_e_t_m___type_def.html#abaf2ae7b098e38763ca1b6330fc0d063">   51</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_t_m___type_def.html#abaf2ae7b098e38763ca1b6330fc0d063">ETMTEEVR</a>;        </div><div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="struct_e_t_m___type_def.html#a54ceaa9845f7645b74cac471186c7f90">   52</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_t_m___type_def.html#a54ceaa9845f7645b74cac471186c7f90">ETMTECR1</a>;        </div><div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="struct_e_t_m___type_def.html#a032c71ff46a97d2398e5c15a1b4fa50d">   53</a></span>&#160;  uint32_t      RESERVED2[1];    </div><div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="struct_e_t_m___type_def.html#a5e2a6d5eba2055798d4e938fd86f94d4">   54</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_t_m___type_def.html#a5e2a6d5eba2055798d4e938fd86f94d4">ETMFFLR</a>;         </div><div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="struct_e_t_m___type_def.html#a20276c157f121878ecf1b3e8e6da8b03">   55</a></span>&#160;  uint32_t      RESERVED3[68];   </div><div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="struct_e_t_m___type_def.html#a0f24f4b4a8695804e9b875289d09c5d6">   56</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_t_m___type_def.html#a0f24f4b4a8695804e9b875289d09c5d6">ETMCNTRLDVR1</a>;    </div><div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="struct_e_t_m___type_def.html#a94ca79c0ecff052843e360486cf3bf1c">   57</a></span>&#160;  uint32_t      RESERVED4[39];   </div><div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="struct_e_t_m___type_def.html#abd684eec96325b137882f14dc5cf37ae">   58</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_t_m___type_def.html#abd684eec96325b137882f14dc5cf37ae">ETMSYNCFR</a>;       </div><div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="struct_e_t_m___type_def.html#ae0dd5c7a396c061e1dc50ccb5a5f3e75">   59</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t  <a class="code" href="struct_e_t_m___type_def.html#ae0dd5c7a396c061e1dc50ccb5a5f3e75">ETMIDR</a>;          </div><div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="struct_e_t_m___type_def.html#afe0d145aa5dbaca80e12c287a72550fe">   60</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t  <a class="code" href="struct_e_t_m___type_def.html#afe0d145aa5dbaca80e12c287a72550fe">ETMCCER</a>;         </div><div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="struct_e_t_m___type_def.html#aea61b67fdda9497406a4b9e7ec0ffa00">   61</a></span>&#160;  uint32_t      RESERVED5[1];    </div><div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="struct_e_t_m___type_def.html#afe96e1702d932734c0cb8d2450f61fcf">   62</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_t_m___type_def.html#afe96e1702d932734c0cb8d2450f61fcf">ETMTESSEICR</a>;     </div><div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="struct_e_t_m___type_def.html#ab332a06f0ca052c4109e6ca2a15f41cd">   63</a></span>&#160;  uint32_t      RESERVED6[1];    </div><div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="struct_e_t_m___type_def.html#ad3226354ae4196fd7a0cbdc0d314348c">   64</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_t_m___type_def.html#ad3226354ae4196fd7a0cbdc0d314348c">ETMTSEVR</a>;        </div><div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="struct_e_t_m___type_def.html#ada3d1ca7f3c910588677b6f38ee83fe8">   65</a></span>&#160;  uint32_t      RESERVED7[1];    </div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="struct_e_t_m___type_def.html#a5689f1cc6ac7377aadd923d53926a2c6">   66</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_t_m___type_def.html#a5689f1cc6ac7377aadd923d53926a2c6">ETMTRACEIDR</a>;     </div><div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="struct_e_t_m___type_def.html#a602dd8b3caceef4f46f4a6133edce88d">   67</a></span>&#160;  uint32_t      RESERVED8[1];    </div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="struct_e_t_m___type_def.html#a553fbb027a24dd33da0149f89cddc254">   68</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t  <a class="code" href="struct_e_t_m___type_def.html#a553fbb027a24dd33da0149f89cddc254">ETMIDR2</a>;         </div><div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="struct_e_t_m___type_def.html#a70dc9fd7437c2e55c5b88190b3b799c5">   69</a></span>&#160;  uint32_t      RESERVED9[66];   </div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="struct_e_t_m___type_def.html#ab826ffb4ec5d36049543114044f3dc62">   70</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t  <a class="code" href="struct_e_t_m___type_def.html#ab826ffb4ec5d36049543114044f3dc62">ETMPDSR</a>;         </div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="struct_e_t_m___type_def.html#aa39cb1c4413b21f92d44a6557cfdbc3b">   71</a></span>&#160;  uint32_t      RESERVED10[754]; </div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="struct_e_t_m___type_def.html#a729c86d307996d9b32ff1a8acf4c9625">   72</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_t_m___type_def.html#a729c86d307996d9b32ff1a8acf4c9625">ETMISCIN</a>;        </div><div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="struct_e_t_m___type_def.html#a8c2f6a7408b240f38c0ff0184238960a">   73</a></span>&#160;  uint32_t      RESERVED11[1];   </div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="struct_e_t_m___type_def.html#ab18085b991bac9537da292bdfc2745d5">   74</a></span>&#160;  <a class="code" href="core__cm0_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t  <a class="code" href="struct_e_t_m___type_def.html#ab18085b991bac9537da292bdfc2745d5">ITTRIGOUT</a>;       </div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="struct_e_t_m___type_def.html#ad8337b049907db037e5328d0dd41dcf9">   75</a></span>&#160;  uint32_t      RESERVED12[1];   </div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="struct_e_t_m___type_def.html#a8dd2adefe4ab08b7c1ad6c40f4b5be6e">   76</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t  <a class="code" href="struct_e_t_m___type_def.html#a8dd2adefe4ab08b7c1ad6c40f4b5be6e">ETMITATBCTR2</a>;    </div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="struct_e_t_m___type_def.html#ab950a920712a99e63e7b6c9ad36ba133">   77</a></span>&#160;  uint32_t      RESERVED13[1];   </div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="struct_e_t_m___type_def.html#ab6f92304a018e2f1448ab8f62c179b96">   78</a></span>&#160;  <a class="code" href="core__cm0_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t  <a class="code" href="struct_e_t_m___type_def.html#ab6f92304a018e2f1448ab8f62c179b96">ETMITATBCTR0</a>;    </div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="struct_e_t_m___type_def.html#ae7e6aa9a2de4cee392d1a9505888a03a">   79</a></span>&#160;  uint32_t      RESERVED14[1];   </div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="struct_e_t_m___type_def.html#afd1f869aa230c6787fe45435265f5635">   80</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_t_m___type_def.html#afd1f869aa230c6787fe45435265f5635">ETMITCTRL</a>;       </div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="struct_e_t_m___type_def.html#a5713adf39faa291b8d887e14b29e0ca2">   81</a></span>&#160;  uint32_t      RESERVED15[39];  </div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="struct_e_t_m___type_def.html#a94cb4d38fd90c06e4d60fff30e0e81f2">   82</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_t_m___type_def.html#a94cb4d38fd90c06e4d60fff30e0e81f2">ETMCLAIMSET</a>;     </div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="struct_e_t_m___type_def.html#a5332ee5fab2f88662af279bafa2a51b4">   83</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_t_m___type_def.html#a5332ee5fab2f88662af279bafa2a51b4">ETMCLAIMCLR</a>;     </div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="struct_e_t_m___type_def.html#a837dabe20128e7f8ee7e352211d94648">   84</a></span>&#160;  uint32_t      RESERVED16[2];   </div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="struct_e_t_m___type_def.html#ad3a466a57bcd1ce4d768ddcfdec07b88">   85</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_t_m___type_def.html#ad3a466a57bcd1ce4d768ddcfdec07b88">ETMLAR</a>;          </div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="struct_e_t_m___type_def.html#ade8c8ff35c48fecbbfe2d6ba4a960854">   86</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t  <a class="code" href="struct_e_t_m___type_def.html#ade8c8ff35c48fecbbfe2d6ba4a960854">ETMLSR</a>;          </div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="struct_e_t_m___type_def.html#a85700efe20ec8ce020f839bc338cc0d9">   87</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t  <a class="code" href="struct_e_t_m___type_def.html#a85700efe20ec8ce020f839bc338cc0d9">ETMAUTHSTATUS</a>;   </div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="struct_e_t_m___type_def.html#aad13d6507ea08e9b04df73bc01bbf50e">   88</a></span>&#160;  uint32_t      RESERVED17[4];   </div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="struct_e_t_m___type_def.html#a014d5296b3c18e95340f8aa57c68aad0">   89</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t  <a class="code" href="struct_e_t_m___type_def.html#a014d5296b3c18e95340f8aa57c68aad0">ETMDEVTYPE</a>;      </div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="struct_e_t_m___type_def.html#ad9bcd7eed141bbfc0e2ba7ed8e9ebbad">   90</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t  <a class="code" href="struct_e_t_m___type_def.html#ad9bcd7eed141bbfc0e2ba7ed8e9ebbad">ETMPIDR4</a>;        </div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="struct_e_t_m___type_def.html#a795b92b483dd6f14bfc144ad65c24153">   91</a></span>&#160;  <a class="code" href="core__cm0_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t  <a class="code" href="struct_e_t_m___type_def.html#a795b92b483dd6f14bfc144ad65c24153">ETMPIDR5</a>;        </div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="struct_e_t_m___type_def.html#aaf3e9af6d9032625f9e905c1c43b649c">   92</a></span>&#160;  <a class="code" href="core__cm0_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t  <a class="code" href="struct_e_t_m___type_def.html#aaf3e9af6d9032625f9e905c1c43b649c">ETMPIDR6</a>;        </div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="struct_e_t_m___type_def.html#a13852d9ab6442684fa4307f8d7e02e81">   93</a></span>&#160;  <a class="code" href="core__cm0_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t  <a class="code" href="struct_e_t_m___type_def.html#a13852d9ab6442684fa4307f8d7e02e81">ETMPIDR7</a>;        </div><div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="struct_e_t_m___type_def.html#a558378b44ff6c819be4f483e8593ffac">   94</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t  <a class="code" href="struct_e_t_m___type_def.html#a558378b44ff6c819be4f483e8593ffac">ETMPIDR0</a>;        </div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="struct_e_t_m___type_def.html#a4b782c1b4061f32452dab9e431583a5c">   95</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t  <a class="code" href="struct_e_t_m___type_def.html#a4b782c1b4061f32452dab9e431583a5c">ETMPIDR1</a>;        </div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="struct_e_t_m___type_def.html#a333aa32774eaf076ab19960dbe493ec9">   96</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t  <a class="code" href="struct_e_t_m___type_def.html#a333aa32774eaf076ab19960dbe493ec9">ETMPIDR2</a>;        </div><div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="struct_e_t_m___type_def.html#aead07c5190f75614a03e9b74f459ceaa">   97</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t  <a class="code" href="struct_e_t_m___type_def.html#aead07c5190f75614a03e9b74f459ceaa">ETMPIDR3</a>;        </div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="struct_e_t_m___type_def.html#a37429b6999d19ed8dbbb9406260c3251">   98</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t  <a class="code" href="struct_e_t_m___type_def.html#a37429b6999d19ed8dbbb9406260c3251">ETMCIDR0</a>;        </div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="struct_e_t_m___type_def.html#ac4c8d9f95527057b57d485e467eb6790">   99</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t  <a class="code" href="struct_e_t_m___type_def.html#ac4c8d9f95527057b57d485e467eb6790">ETMCIDR1</a>;        </div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="struct_e_t_m___type_def.html#a841fff5e863d4acfd60382d06ef7fa43">  100</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t  <a class="code" href="struct_e_t_m___type_def.html#a841fff5e863d4acfd60382d06ef7fa43">ETMCIDR2</a>;        </div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="struct_e_t_m___type_def.html#a7d306e454bdfd91b608a7ecca54dd52b">  101</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t  <a class="code" href="struct_e_t_m___type_def.html#a7d306e454bdfd91b608a7ecca54dd52b">ETMCIDR3</a>;        </div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;} <a class="code" href="struct_e_t_m___type_def.html">ETM_TypeDef</a>;                   </div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="comment">/**************************************************************************/</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="comment">/* Bit fields for ETM ETMCR */</span></div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gad03c72f9faad48519fc89a79bd558356">  110</a></span>&#160;<span class="preprocessor">#define _ETM_ETMCR_RESETVALUE                         0x00000411UL                           </span></div><div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga7dbcb4fc512106b0bd0dfe7f968f9637">  111</a></span>&#160;<span class="preprocessor">#define _ETM_ETMCR_MASK                               0x10632FF1UL                           </span></div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga228d117c9c822b5e16901c0db90bc905">  112</a></span>&#160;<span class="preprocessor">#define ETM_ETMCR_POWERDWN                            (0x1UL &lt;&lt; 0)                           </span></div><div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga7cb481ca3bd20f3b4e95caa0d4522c6f">  113</a></span>&#160;<span class="preprocessor">#define _ETM_ETMCR_POWERDWN_SHIFT                     0                                      </span></div><div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga92b1ed54c3ceb0efbb2693ee5c8a0dd1">  114</a></span>&#160;<span class="preprocessor">#define _ETM_ETMCR_POWERDWN_MASK                      0x1UL                                  </span></div><div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga513cb61b0e1a8e8492860d3f01b1bd80">  115</a></span>&#160;<span class="preprocessor">#define _ETM_ETMCR_POWERDWN_DEFAULT                   0x00000001UL                           </span></div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga69ce90fc29bfb9d0c10324c014f3a278">  116</a></span>&#160;<span class="preprocessor">#define ETM_ETMCR_POWERDWN_DEFAULT                    (_ETM_ETMCR_POWERDWN_DEFAULT &lt;&lt; 0)     </span></div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga8638a9bc7b932f2d4a0ad97f45fdde03">  117</a></span>&#160;<span class="preprocessor">#define _ETM_ETMCR_PORTSIZE_SHIFT                     4                                      </span></div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga510d88fe3c97711a5c4fee477b5b18e9">  118</a></span>&#160;<span class="preprocessor">#define _ETM_ETMCR_PORTSIZE_MASK                      0x70UL                                 </span></div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga01ec0f025cfb9726f28b9f98595e0655">  119</a></span>&#160;<span class="preprocessor">#define _ETM_ETMCR_PORTSIZE_DEFAULT                   0x00000001UL                           </span></div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga285668d3d5835e5a371e1ab87e0d0615">  120</a></span>&#160;<span class="preprocessor">#define ETM_ETMCR_PORTSIZE_DEFAULT                    (_ETM_ETMCR_PORTSIZE_DEFAULT &lt;&lt; 4)     </span></div><div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gabd3dd6c7dc2bdcf4a365790256e732bd">  121</a></span>&#160;<span class="preprocessor">#define ETM_ETMCR_STALL                               (0x1UL &lt;&lt; 7)                           </span></div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga578ab57b65b98f4148440ae892ad8a9e">  122</a></span>&#160;<span class="preprocessor">#define _ETM_ETMCR_STALL_SHIFT                        7                                      </span></div><div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gab1f70ddae531b887d810f1ec5d135233">  123</a></span>&#160;<span class="preprocessor">#define _ETM_ETMCR_STALL_MASK                         0x80UL                                 </span></div><div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga4e544d963c4881d149b8f936d7eae65f">  124</a></span>&#160;<span class="preprocessor">#define _ETM_ETMCR_STALL_DEFAULT                      0x00000000UL                           </span></div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga8d54a5f0ff732775410ce00325670215">  125</a></span>&#160;<span class="preprocessor">#define ETM_ETMCR_STALL_DEFAULT                       (_ETM_ETMCR_STALL_DEFAULT &lt;&lt; 7)        </span></div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gadabdb219486b99746db285474de3c752">  126</a></span>&#160;<span class="preprocessor">#define ETM_ETMCR_BRANCHOUTPUT                        (0x1UL &lt;&lt; 8)                           </span></div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gaacfb75106d5ed4dab61e41f3f4af7d47">  127</a></span>&#160;<span class="preprocessor">#define _ETM_ETMCR_BRANCHOUTPUT_SHIFT                 8                                      </span></div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga71896682698a2fb1a80295653ab6d06e">  128</a></span>&#160;<span class="preprocessor">#define _ETM_ETMCR_BRANCHOUTPUT_MASK                  0x100UL                                </span></div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga97168ec429aa2a1d0f778ef61f3dbfab">  129</a></span>&#160;<span class="preprocessor">#define _ETM_ETMCR_BRANCHOUTPUT_DEFAULT               0x00000000UL                           </span></div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga365b966625b1a1d0e92f2749cfacc6bb">  130</a></span>&#160;<span class="preprocessor">#define ETM_ETMCR_BRANCHOUTPUT_DEFAULT                (_ETM_ETMCR_BRANCHOUTPUT_DEFAULT &lt;&lt; 8) </span></div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga3c350e5ad70f8bf8252f973af60b4708">  131</a></span>&#160;<span class="preprocessor">#define ETM_ETMCR_DBGREQCTRL                          (0x1UL &lt;&lt; 9)                           </span></div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga5231d126316db9959bc28db2efb3a185">  132</a></span>&#160;<span class="preprocessor">#define _ETM_ETMCR_DBGREQCTRL_SHIFT                   9                                      </span></div><div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gae275ddb2a291859b358ef76f9788f912">  133</a></span>&#160;<span class="preprocessor">#define _ETM_ETMCR_DBGREQCTRL_MASK                    0x200UL                                </span></div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gaf673625216b2f4658a2081090cfc677f">  134</a></span>&#160;<span class="preprocessor">#define _ETM_ETMCR_DBGREQCTRL_DEFAULT                 0x00000000UL                           </span></div><div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gab88d6b5c83909d92d81081de2b4752a0">  135</a></span>&#160;<span class="preprocessor">#define ETM_ETMCR_DBGREQCTRL_DEFAULT                  (_ETM_ETMCR_DBGREQCTRL_DEFAULT &lt;&lt; 9)   </span></div><div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga1bc78783d4b5c5fe40481631f58f4d27">  136</a></span>&#160;<span class="preprocessor">#define ETM_ETMCR_ETMPROG                             (0x1UL &lt;&lt; 10)                          </span></div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga120688e1aac1e0f7a63ac64ebda635b0">  137</a></span>&#160;<span class="preprocessor">#define _ETM_ETMCR_ETMPROG_SHIFT                      10                                     </span></div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga6ec6b077524aa2b9f21a869858a5d1df">  138</a></span>&#160;<span class="preprocessor">#define _ETM_ETMCR_ETMPROG_MASK                       0x400UL                                </span></div><div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga0c7fbd30e39db15a877449c2ad6c606b">  139</a></span>&#160;<span class="preprocessor">#define _ETM_ETMCR_ETMPROG_DEFAULT                    0x00000001UL                           </span></div><div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gaa90a92661ec87875ff96750eb4b392b7">  140</a></span>&#160;<span class="preprocessor">#define ETM_ETMCR_ETMPROG_DEFAULT                     (_ETM_ETMCR_ETMPROG_DEFAULT &lt;&lt; 10)     </span></div><div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gaaf93d87287af7c0a024f687173280ebd">  141</a></span>&#160;<span class="preprocessor">#define ETM_ETMCR_ETMPORTSEL                          (0x1UL &lt;&lt; 11)                          </span></div><div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gad3eb6c456b614623134926edc4a0926f">  142</a></span>&#160;<span class="preprocessor">#define _ETM_ETMCR_ETMPORTSEL_SHIFT                   11                                     </span></div><div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga1a75a0e963c62c787e3c1d5058e9cc33">  143</a></span>&#160;<span class="preprocessor">#define _ETM_ETMCR_ETMPORTSEL_MASK                    0x800UL                                </span></div><div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga860a8c499795d20837fa47198107f3a0">  144</a></span>&#160;<span class="preprocessor">#define _ETM_ETMCR_ETMPORTSEL_DEFAULT                 0x00000000UL                           </span></div><div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga94b66c1cfa7c339bc7ef403d5f02a4bf">  145</a></span>&#160;<span class="preprocessor">#define _ETM_ETMCR_ETMPORTSEL_ETMLOW                  0x00000000UL                           </span></div><div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gac2590cc0173a9f635dab1a78edd300fb">  146</a></span>&#160;<span class="preprocessor">#define _ETM_ETMCR_ETMPORTSEL_ETMHIGH                 0x00000001UL                           </span></div><div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga74d0474aef5c0fbe4a9401f17911f237">  147</a></span>&#160;<span class="preprocessor">#define ETM_ETMCR_ETMPORTSEL_DEFAULT                  (_ETM_ETMCR_ETMPORTSEL_DEFAULT &lt;&lt; 11)  </span></div><div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga225d34cfb124493f85c7712eb4f01a0b">  148</a></span>&#160;<span class="preprocessor">#define ETM_ETMCR_ETMPORTSEL_ETMLOW                   (_ETM_ETMCR_ETMPORTSEL_ETMLOW &lt;&lt; 11)   </span></div><div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gaea3c00c85b33c83f44d6cc548d7b2025">  149</a></span>&#160;<span class="preprocessor">#define ETM_ETMCR_ETMPORTSEL_ETMHIGH                  (_ETM_ETMCR_ETMPORTSEL_ETMHIGH &lt;&lt; 11)  </span></div><div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga8e879e04c1709fcc28ff2f9cb3ee810f">  150</a></span>&#160;<span class="preprocessor">#define ETM_ETMCR_PORTMODE2                           (0x1UL &lt;&lt; 13)                          </span></div><div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gaa852ac5044a7c9d15ee29addb110c4bd">  151</a></span>&#160;<span class="preprocessor">#define _ETM_ETMCR_PORTMODE2_SHIFT                    13                                     </span></div><div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga4f22982e56fa43cd5a2b0fb4c30cc462">  152</a></span>&#160;<span class="preprocessor">#define _ETM_ETMCR_PORTMODE2_MASK                     0x2000UL                               </span></div><div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gae300bd7dc732be578d49bf9e4dc47fd8">  153</a></span>&#160;<span class="preprocessor">#define _ETM_ETMCR_PORTMODE2_DEFAULT                  0x00000000UL                           </span></div><div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga71fc2fcd274e9537904556c183c0646c">  154</a></span>&#160;<span class="preprocessor">#define ETM_ETMCR_PORTMODE2_DEFAULT                   (_ETM_ETMCR_PORTMODE2_DEFAULT &lt;&lt; 13)   </span></div><div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gafaa2a4ed29f76d1974716325cec72871">  155</a></span>&#160;<span class="preprocessor">#define _ETM_ETMCR_PORTMODE_SHIFT                     16                                     </span></div><div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga9effb56d6e68c8ab58ee2d5c679990ac">  156</a></span>&#160;<span class="preprocessor">#define _ETM_ETMCR_PORTMODE_MASK                      0x30000UL                              </span></div><div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga0b24c7b9a747215838b1bea115b11154">  157</a></span>&#160;<span class="preprocessor">#define _ETM_ETMCR_PORTMODE_DEFAULT                   0x00000000UL                           </span></div><div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga4382e3f76b377cd6874fcdfd84fdcabc">  158</a></span>&#160;<span class="preprocessor">#define ETM_ETMCR_PORTMODE_DEFAULT                    (_ETM_ETMCR_PORTMODE_DEFAULT &lt;&lt; 16)    </span></div><div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga5f0d272d6ef0bf2345114220fb69c5e3">  159</a></span>&#160;<span class="preprocessor">#define _ETM_ETMCR_EPORTSIZE_SHIFT                    21                                     </span></div><div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga6338a967e8789885408499ceeb436191">  160</a></span>&#160;<span class="preprocessor">#define _ETM_ETMCR_EPORTSIZE_MASK                     0x600000UL                             </span></div><div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga99b3cbb1c7d4c0f56d92f735b1dc9623">  161</a></span>&#160;<span class="preprocessor">#define _ETM_ETMCR_EPORTSIZE_DEFAULT                  0x00000000UL                           </span></div><div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gad6800d0d48e7524dc6c6cf6b8838772a">  162</a></span>&#160;<span class="preprocessor">#define ETM_ETMCR_EPORTSIZE_DEFAULT                   (_ETM_ETMCR_EPORTSIZE_DEFAULT &lt;&lt; 21)   </span></div><div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga4742c38a7cc0e4fe14a56f98feb22e97">  163</a></span>&#160;<span class="preprocessor">#define ETM_ETMCR_TSTAMPEN                            (0x1UL &lt;&lt; 28)                          </span></div><div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga5b4a2f3951e77b26316dffdaddda014a">  164</a></span>&#160;<span class="preprocessor">#define _ETM_ETMCR_TSTAMPEN_SHIFT                     28                                     </span></div><div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga389042cecf647a2c9ce23ee8366d594f">  165</a></span>&#160;<span class="preprocessor">#define _ETM_ETMCR_TSTAMPEN_MASK                      0x10000000UL                           </span></div><div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gaf5e3645e6c616a983ac2b27522df1074">  166</a></span>&#160;<span class="preprocessor">#define _ETM_ETMCR_TSTAMPEN_DEFAULT                   0x00000000UL                           </span></div><div class="line"><a name="l00167"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga8d87048de8efb90080a4fc22c5e367b0">  167</a></span>&#160;<span class="preprocessor">#define ETM_ETMCR_TSTAMPEN_DEFAULT                    (_ETM_ETMCR_TSTAMPEN_DEFAULT &lt;&lt; 28)    </span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit fields for ETM ETMCCR */</span><span class="preprocessor"></span></div><div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga536c577102a252827ffcfe7664307059">  170</a></span>&#160;<span class="preprocessor">#define _ETM_ETMCCR_RESETVALUE                        0x8C802000UL                             </span></div><div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga4c43b65f728228923a2748b523390fd7">  171</a></span>&#160;<span class="preprocessor">#define _ETM_ETMCCR_MASK                              0x8FFFFFFFUL                             </span></div><div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga943de14bec5dfb3e113e24b350218280">  172</a></span>&#160;<span class="preprocessor">#define _ETM_ETMCCR_ADRCMPPAIR_SHIFT                  0                                        </span></div><div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga856548e9423c4ab3ace7a071798d1bb5">  173</a></span>&#160;<span class="preprocessor">#define _ETM_ETMCCR_ADRCMPPAIR_MASK                   0xFUL                                    </span></div><div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gaa770798ee107791070e05aa9c3df9c9e">  174</a></span>&#160;<span class="preprocessor">#define _ETM_ETMCCR_ADRCMPPAIR_DEFAULT                0x00000000UL                             </span></div><div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga4c68699eaa4cf2d3b3d3f2dcfc91be66">  175</a></span>&#160;<span class="preprocessor">#define ETM_ETMCCR_ADRCMPPAIR_DEFAULT                 (_ETM_ETMCCR_ADRCMPPAIR_DEFAULT &lt;&lt; 0)    </span></div><div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga9d04a3cd4aa2b9657be10e4884f9c55e">  176</a></span>&#160;<span class="preprocessor">#define _ETM_ETMCCR_DATACMPNUM_SHIFT                  4                                        </span></div><div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gadea7f74c113c9db4ba55c5cb61774093">  177</a></span>&#160;<span class="preprocessor">#define _ETM_ETMCCR_DATACMPNUM_MASK                   0xF0UL                                   </span></div><div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga1213c55a62f5cd62ce48481b295edf4a">  178</a></span>&#160;<span class="preprocessor">#define _ETM_ETMCCR_DATACMPNUM_DEFAULT                0x00000000UL                             </span></div><div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gaa2260e89f25955426fefbe12f201ffa9">  179</a></span>&#160;<span class="preprocessor">#define ETM_ETMCCR_DATACMPNUM_DEFAULT                 (_ETM_ETMCCR_DATACMPNUM_DEFAULT &lt;&lt; 4)    </span></div><div class="line"><a name="l00180"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gac1936db9bca765d4da1de1868a8cbabf">  180</a></span>&#160;<span class="preprocessor">#define _ETM_ETMCCR_MMDECCNT_SHIFT                    8                                        </span></div><div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga95ca6ed0132df9d06b371902643a849c">  181</a></span>&#160;<span class="preprocessor">#define _ETM_ETMCCR_MMDECCNT_MASK                     0x1F00UL                                 </span></div><div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga917607c1a397743329231eac8813058e">  182</a></span>&#160;<span class="preprocessor">#define _ETM_ETMCCR_MMDECCNT_DEFAULT                  0x00000000UL                             </span></div><div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga6200bd901a35cf67a82858e7763f9030">  183</a></span>&#160;<span class="preprocessor">#define ETM_ETMCCR_MMDECCNT_DEFAULT                   (_ETM_ETMCCR_MMDECCNT_DEFAULT &lt;&lt; 8)      </span></div><div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gae8fcbee29fb648d444e4d858b103383f">  184</a></span>&#160;<span class="preprocessor">#define _ETM_ETMCCR_COUNTNUM_SHIFT                    13                                       </span></div><div class="line"><a name="l00185"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga7d6d238d479a9ddce80d0d70324cfcdb">  185</a></span>&#160;<span class="preprocessor">#define _ETM_ETMCCR_COUNTNUM_MASK                     0xE000UL                                 </span></div><div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga963fe873c60934d80862d7c892134e6e">  186</a></span>&#160;<span class="preprocessor">#define _ETM_ETMCCR_COUNTNUM_DEFAULT                  0x00000001UL                             </span></div><div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga4894c920abde1f465d2105e7aa6e5d7a">  187</a></span>&#160;<span class="preprocessor">#define ETM_ETMCCR_COUNTNUM_DEFAULT                   (_ETM_ETMCCR_COUNTNUM_DEFAULT &lt;&lt; 13)     </span></div><div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga76dda79ed8e7cdbc3529529282fc708e">  188</a></span>&#160;<span class="preprocessor">#define ETM_ETMCCR_SEQPRES                            (0x1UL &lt;&lt; 16)                            </span></div><div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga418078ac2807987514c6705522446828">  189</a></span>&#160;<span class="preprocessor">#define _ETM_ETMCCR_SEQPRES_SHIFT                     16                                       </span></div><div class="line"><a name="l00190"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gac44ee292e0321c4c75db3462d28fe505">  190</a></span>&#160;<span class="preprocessor">#define _ETM_ETMCCR_SEQPRES_MASK                      0x10000UL                                </span></div><div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gab39fec3b5a40ff479d10e3f5c4044e75">  191</a></span>&#160;<span class="preprocessor">#define _ETM_ETMCCR_SEQPRES_DEFAULT                   0x00000000UL                             </span></div><div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga23d8877120258c92646d604a2de4f167">  192</a></span>&#160;<span class="preprocessor">#define ETM_ETMCCR_SEQPRES_DEFAULT                    (_ETM_ETMCCR_SEQPRES_DEFAULT &lt;&lt; 16)      </span></div><div class="line"><a name="l00193"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gaa321913be1373115570f245f792bf75c">  193</a></span>&#160;<span class="preprocessor">#define _ETM_ETMCCR_EXTINPNUM_SHIFT                   17                                       </span></div><div class="line"><a name="l00194"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga2f32e4063f92ef9ee03a9db1aa940ff3">  194</a></span>&#160;<span class="preprocessor">#define _ETM_ETMCCR_EXTINPNUM_MASK                    0xE0000UL                                </span></div><div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga6bfde6169ee718f44ce1a2132ca4dcb5">  195</a></span>&#160;<span class="preprocessor">#define _ETM_ETMCCR_EXTINPNUM_DEFAULT                 0x00000000UL                             </span></div><div class="line"><a name="l00196"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga2201614134868306c16adf97df63d295">  196</a></span>&#160;<span class="preprocessor">#define _ETM_ETMCCR_EXTINPNUM_ZERO                    0x00000000UL                             </span></div><div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gaba49d8bb4d3b13268584941fecb8f840">  197</a></span>&#160;<span class="preprocessor">#define _ETM_ETMCCR_EXTINPNUM_ONE                     0x00000001UL                             </span></div><div class="line"><a name="l00198"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga6da6e6f67258c94651b545bec13ddbe2">  198</a></span>&#160;<span class="preprocessor">#define _ETM_ETMCCR_EXTINPNUM_TWO                     0x00000002UL                             </span></div><div class="line"><a name="l00199"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gadbe31df0bcbe15cbb1005118156b38a6">  199</a></span>&#160;<span class="preprocessor">#define ETM_ETMCCR_EXTINPNUM_DEFAULT                  (_ETM_ETMCCR_EXTINPNUM_DEFAULT &lt;&lt; 17)    </span></div><div class="line"><a name="l00200"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gaa8169be6f581119a3d5f74474e90e986">  200</a></span>&#160;<span class="preprocessor">#define ETM_ETMCCR_EXTINPNUM_ZERO                     (_ETM_ETMCCR_EXTINPNUM_ZERO &lt;&lt; 17)       </span></div><div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga07a706c6a4859307794a20b430310c2b">  201</a></span>&#160;<span class="preprocessor">#define ETM_ETMCCR_EXTINPNUM_ONE                      (_ETM_ETMCCR_EXTINPNUM_ONE &lt;&lt; 17)        </span></div><div class="line"><a name="l00202"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gac124fc221c5d417e85896ba92692a9eb">  202</a></span>&#160;<span class="preprocessor">#define ETM_ETMCCR_EXTINPNUM_TWO                      (_ETM_ETMCCR_EXTINPNUM_TWO &lt;&lt; 17)        </span></div><div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gaf990a0d80a24c9623ad59bd9c47d1444">  203</a></span>&#160;<span class="preprocessor">#define _ETM_ETMCCR_EXTOUTNUM_SHIFT                   20                                       </span></div><div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga6f231d6b59f3546364698ba64cade7ee">  204</a></span>&#160;<span class="preprocessor">#define _ETM_ETMCCR_EXTOUTNUM_MASK                    0x700000UL                               </span></div><div class="line"><a name="l00205"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga952009f56a8ec5fe013a08d95a2e84dd">  205</a></span>&#160;<span class="preprocessor">#define _ETM_ETMCCR_EXTOUTNUM_DEFAULT                 0x00000000UL                             </span></div><div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gaf513fcfc7aeb01b52ec8573affe0a70d">  206</a></span>&#160;<span class="preprocessor">#define ETM_ETMCCR_EXTOUTNUM_DEFAULT                  (_ETM_ETMCCR_EXTOUTNUM_DEFAULT &lt;&lt; 20)    </span></div><div class="line"><a name="l00207"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga43338321f633996ce0b0abc0561266cc">  207</a></span>&#160;<span class="preprocessor">#define ETM_ETMCCR_FIFOFULLPRES                       (0x1UL &lt;&lt; 23)                            </span></div><div class="line"><a name="l00208"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gac3cbd5d9568ee37d91ec9d698240248d">  208</a></span>&#160;<span class="preprocessor">#define _ETM_ETMCCR_FIFOFULLPRES_SHIFT                23                                       </span></div><div class="line"><a name="l00209"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gae7a3fe2edb554e0a2a00cef749dea74e">  209</a></span>&#160;<span class="preprocessor">#define _ETM_ETMCCR_FIFOFULLPRES_MASK                 0x800000UL                               </span></div><div class="line"><a name="l00210"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gae1740dacaf95977d69dabb5f95518c8d">  210</a></span>&#160;<span class="preprocessor">#define _ETM_ETMCCR_FIFOFULLPRES_DEFAULT              0x00000001UL                             </span></div><div class="line"><a name="l00211"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga85cf9a0719dce730d2f0caac5ba42aca">  211</a></span>&#160;<span class="preprocessor">#define ETM_ETMCCR_FIFOFULLPRES_DEFAULT               (_ETM_ETMCCR_FIFOFULLPRES_DEFAULT &lt;&lt; 23) </span></div><div class="line"><a name="l00212"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga317c6c39aa3800a48697a9420510e577">  212</a></span>&#160;<span class="preprocessor">#define _ETM_ETMCCR_IDCOMPNUM_SHIFT                   24                                       </span></div><div class="line"><a name="l00213"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga3247dc26f366aaaebfb85ac5ce0027ae">  213</a></span>&#160;<span class="preprocessor">#define _ETM_ETMCCR_IDCOMPNUM_MASK                    0x3000000UL                              </span></div><div class="line"><a name="l00214"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga073556e4718e40d45702f5dc94fbf574">  214</a></span>&#160;<span class="preprocessor">#define _ETM_ETMCCR_IDCOMPNUM_DEFAULT                 0x00000000UL                             </span></div><div class="line"><a name="l00215"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga0e5d3efcf92db348d4ae08296a69818e">  215</a></span>&#160;<span class="preprocessor">#define ETM_ETMCCR_IDCOMPNUM_DEFAULT                  (_ETM_ETMCCR_IDCOMPNUM_DEFAULT &lt;&lt; 24)    </span></div><div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga5520a8dbf94e5700c4d11b1983539111">  216</a></span>&#160;<span class="preprocessor">#define ETM_ETMCCR_TRACESS                            (0x1UL &lt;&lt; 26)                            </span></div><div class="line"><a name="l00217"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga36af58b4df7987ef07df0316b2fad518">  217</a></span>&#160;<span class="preprocessor">#define _ETM_ETMCCR_TRACESS_SHIFT                     26                                       </span></div><div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga385aff758c54c6e993b04797f1522c2f">  218</a></span>&#160;<span class="preprocessor">#define _ETM_ETMCCR_TRACESS_MASK                      0x4000000UL                              </span></div><div class="line"><a name="l00219"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gab1e7e762352292727e0e12bfd88d9495">  219</a></span>&#160;<span class="preprocessor">#define _ETM_ETMCCR_TRACESS_DEFAULT                   0x00000001UL                             </span></div><div class="line"><a name="l00220"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga0c5f30aa629ea0cda9651f2cdc597856">  220</a></span>&#160;<span class="preprocessor">#define ETM_ETMCCR_TRACESS_DEFAULT                    (_ETM_ETMCCR_TRACESS_DEFAULT &lt;&lt; 26)      </span></div><div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gaa42900befa69647a09832fabc5d97f0c">  221</a></span>&#160;<span class="preprocessor">#define ETM_ETMCCR_MMACCESS                           (0x1UL &lt;&lt; 27)                            </span></div><div class="line"><a name="l00222"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gab271393d5757a688900fd2d041bcd540">  222</a></span>&#160;<span class="preprocessor">#define _ETM_ETMCCR_MMACCESS_SHIFT                    27                                       </span></div><div class="line"><a name="l00223"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga0eb885a770ee8c41f50cac0d6d4b2c61">  223</a></span>&#160;<span class="preprocessor">#define _ETM_ETMCCR_MMACCESS_MASK                     0x8000000UL                              </span></div><div class="line"><a name="l00224"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gacc85f8cbdf52dfa18d816f76893d6b9c">  224</a></span>&#160;<span class="preprocessor">#define _ETM_ETMCCR_MMACCESS_DEFAULT                  0x00000001UL                             </span></div><div class="line"><a name="l00225"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gae91b03df94aa0d734a4a3939f19a2cae">  225</a></span>&#160;<span class="preprocessor">#define ETM_ETMCCR_MMACCESS_DEFAULT                   (_ETM_ETMCCR_MMACCESS_DEFAULT &lt;&lt; 27)     </span></div><div class="line"><a name="l00226"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga5f3b1177e783c8a05e2b98289694813a">  226</a></span>&#160;<span class="preprocessor">#define ETM_ETMCCR_ETMID                              (0x1UL &lt;&lt; 31)                            </span></div><div class="line"><a name="l00227"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga747bdab97fd7b3f9da0fa15f551ba2d4">  227</a></span>&#160;<span class="preprocessor">#define _ETM_ETMCCR_ETMID_SHIFT                       31                                       </span></div><div class="line"><a name="l00228"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga85b19839ac9694a78595decc4c17b427">  228</a></span>&#160;<span class="preprocessor">#define _ETM_ETMCCR_ETMID_MASK                        0x80000000UL                             </span></div><div class="line"><a name="l00229"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga59c279ca1777d6cc3e0108a14908d06c">  229</a></span>&#160;<span class="preprocessor">#define _ETM_ETMCCR_ETMID_DEFAULT                     0x00000001UL                             </span></div><div class="line"><a name="l00230"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga96ce1846e346da614b044f3a3521270a">  230</a></span>&#160;<span class="preprocessor">#define ETM_ETMCCR_ETMID_DEFAULT                      (_ETM_ETMCCR_ETMID_DEFAULT &lt;&lt; 31)        </span></div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit fields for ETM ETMTRIGGER */</span><span class="preprocessor"></span></div><div class="line"><a name="l00233"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gaec01a7bc36ec862cc6e8b292bddbac1d">  233</a></span>&#160;<span class="preprocessor">#define _ETM_ETMTRIGGER_RESETVALUE                    0x00000000UL                           </span></div><div class="line"><a name="l00234"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga76a5d4f0697eabd8cc99e91d1a71de2d">  234</a></span>&#160;<span class="preprocessor">#define _ETM_ETMTRIGGER_MASK                          0x0001FFFFUL                           </span></div><div class="line"><a name="l00235"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gac67702f38bc558b3c047d244b5158758">  235</a></span>&#160;<span class="preprocessor">#define _ETM_ETMTRIGGER_RESA_SHIFT                    0                                      </span></div><div class="line"><a name="l00236"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gae8da349f49e953f0e04b6d98bef5ba75">  236</a></span>&#160;<span class="preprocessor">#define _ETM_ETMTRIGGER_RESA_MASK                     0x7FUL                                 </span></div><div class="line"><a name="l00237"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gaf2f2bb16374c140d7efb5319ddaeb9b2">  237</a></span>&#160;<span class="preprocessor">#define _ETM_ETMTRIGGER_RESA_DEFAULT                  0x00000000UL                           </span></div><div class="line"><a name="l00238"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga9b141d1e4fb96a2923be5ca3ef79cd64">  238</a></span>&#160;<span class="preprocessor">#define ETM_ETMTRIGGER_RESA_DEFAULT                   (_ETM_ETMTRIGGER_RESA_DEFAULT &lt;&lt; 0)    </span></div><div class="line"><a name="l00239"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga86439b97957d70bd6cf886879e73e7ad">  239</a></span>&#160;<span class="preprocessor">#define _ETM_ETMTRIGGER_RESB_SHIFT                    7                                      </span></div><div class="line"><a name="l00240"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga2e15f4bc3dcab2c60e81f09d31dd0b32">  240</a></span>&#160;<span class="preprocessor">#define _ETM_ETMTRIGGER_RESB_MASK                     0x3F80UL                               </span></div><div class="line"><a name="l00241"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gacd8f1c4b98381155b6081aa6a362c51b">  241</a></span>&#160;<span class="preprocessor">#define _ETM_ETMTRIGGER_RESB_DEFAULT                  0x00000000UL                           </span></div><div class="line"><a name="l00242"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gaf0bd5c1661229a9cbe8d6ba087090664">  242</a></span>&#160;<span class="preprocessor">#define ETM_ETMTRIGGER_RESB_DEFAULT                   (_ETM_ETMTRIGGER_RESB_DEFAULT &lt;&lt; 7)    </span></div><div class="line"><a name="l00243"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga40ae8881989d89617dd476f595027c15">  243</a></span>&#160;<span class="preprocessor">#define _ETM_ETMTRIGGER_ETMFCN_SHIFT                  14                                     </span></div><div class="line"><a name="l00244"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga18e4b09b117757a4d909d837ef33c045">  244</a></span>&#160;<span class="preprocessor">#define _ETM_ETMTRIGGER_ETMFCN_MASK                   0x1C000UL                              </span></div><div class="line"><a name="l00245"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga44334bf42084ff776bdaa63c5bfcd618">  245</a></span>&#160;<span class="preprocessor">#define _ETM_ETMTRIGGER_ETMFCN_DEFAULT                0x00000000UL                           </span></div><div class="line"><a name="l00246"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga20309cf8df680033fb11a65a0be5388d">  246</a></span>&#160;<span class="preprocessor">#define ETM_ETMTRIGGER_ETMFCN_DEFAULT                 (_ETM_ETMTRIGGER_ETMFCN_DEFAULT &lt;&lt; 14) </span></div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit fields for ETM ETMSR */</span><span class="preprocessor"></span></div><div class="line"><a name="l00249"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gae27f2d6a33ee999e00be641e259eab39">  249</a></span>&#160;<span class="preprocessor">#define _ETM_ETMSR_RESETVALUE                         0x00000002UL                         </span></div><div class="line"><a name="l00250"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga9d7ffdc526a3dee1037d26c7092a47b0">  250</a></span>&#160;<span class="preprocessor">#define _ETM_ETMSR_MASK                               0x0000000FUL                         </span></div><div class="line"><a name="l00251"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga63295e097d737195b77be0d24f28d047">  251</a></span>&#160;<span class="preprocessor">#define ETM_ETMSR_ETHOF                               (0x1UL &lt;&lt; 0)                         </span></div><div class="line"><a name="l00252"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga33e1c6cd671b94c2a02db3ead6342aed">  252</a></span>&#160;<span class="preprocessor">#define _ETM_ETMSR_ETHOF_SHIFT                        0                                    </span></div><div class="line"><a name="l00253"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga778634403eeec62cac650fcab9f4c79c">  253</a></span>&#160;<span class="preprocessor">#define _ETM_ETMSR_ETHOF_MASK                         0x1UL                                </span></div><div class="line"><a name="l00254"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gac782bdb99d9f4c01935705126390d026">  254</a></span>&#160;<span class="preprocessor">#define _ETM_ETMSR_ETHOF_DEFAULT                      0x00000000UL                         </span></div><div class="line"><a name="l00255"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gaf961f64b30d68d129db1fc56414a8b30">  255</a></span>&#160;<span class="preprocessor">#define ETM_ETMSR_ETHOF_DEFAULT                       (_ETM_ETMSR_ETHOF_DEFAULT &lt;&lt; 0)      </span></div><div class="line"><a name="l00256"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga9a7b9cb053eebe7e262896642c5c799f">  256</a></span>&#160;<span class="preprocessor">#define ETM_ETMSR_ETMPROGBIT                          (0x1UL &lt;&lt; 1)                         </span></div><div class="line"><a name="l00257"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gaefa27816936bce5b970dca18d41760a5">  257</a></span>&#160;<span class="preprocessor">#define _ETM_ETMSR_ETMPROGBIT_SHIFT                   1                                    </span></div><div class="line"><a name="l00258"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gac455061faa1f4cd76d1a903a574d3a59">  258</a></span>&#160;<span class="preprocessor">#define _ETM_ETMSR_ETMPROGBIT_MASK                    0x2UL                                </span></div><div class="line"><a name="l00259"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga3e255c3f4e32598892373be6b901b838">  259</a></span>&#160;<span class="preprocessor">#define _ETM_ETMSR_ETMPROGBIT_DEFAULT                 0x00000001UL                         </span></div><div class="line"><a name="l00260"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga49f75635849f8f22e0c771c29512ba8b">  260</a></span>&#160;<span class="preprocessor">#define ETM_ETMSR_ETMPROGBIT_DEFAULT                  (_ETM_ETMSR_ETMPROGBIT_DEFAULT &lt;&lt; 1) </span></div><div class="line"><a name="l00261"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gafcd91fb5ee667c2bc90f1c699d264dfe">  261</a></span>&#160;<span class="preprocessor">#define ETM_ETMSR_TRACESTAT                           (0x1UL &lt;&lt; 2)                         </span></div><div class="line"><a name="l00262"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gad69873158a6722f30271e4392ba8ef64">  262</a></span>&#160;<span class="preprocessor">#define _ETM_ETMSR_TRACESTAT_SHIFT                    2                                    </span></div><div class="line"><a name="l00263"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga25099cad7f7ed58cf5c55ffe747f06e7">  263</a></span>&#160;<span class="preprocessor">#define _ETM_ETMSR_TRACESTAT_MASK                     0x4UL                                </span></div><div class="line"><a name="l00264"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga15de2781b88ec6c403b9bf9fa9d82d23">  264</a></span>&#160;<span class="preprocessor">#define _ETM_ETMSR_TRACESTAT_DEFAULT                  0x00000000UL                         </span></div><div class="line"><a name="l00265"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga0563ae23d87151ee59299dc0ca686727">  265</a></span>&#160;<span class="preprocessor">#define ETM_ETMSR_TRACESTAT_DEFAULT                   (_ETM_ETMSR_TRACESTAT_DEFAULT &lt;&lt; 2)  </span></div><div class="line"><a name="l00266"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gadf5903800624783efbaf552967ee0a0e">  266</a></span>&#160;<span class="preprocessor">#define ETM_ETMSR_TRIGBIT                             (0x1UL &lt;&lt; 3)                         </span></div><div class="line"><a name="l00267"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga794a4ccf624f276bd975edbdcd795873">  267</a></span>&#160;<span class="preprocessor">#define _ETM_ETMSR_TRIGBIT_SHIFT                      3                                    </span></div><div class="line"><a name="l00268"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gac589ae9af44e99121ce3dffa107d8a83">  268</a></span>&#160;<span class="preprocessor">#define _ETM_ETMSR_TRIGBIT_MASK                       0x8UL                                </span></div><div class="line"><a name="l00269"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gace087c0bc0453be4bf75bdbc8830019f">  269</a></span>&#160;<span class="preprocessor">#define _ETM_ETMSR_TRIGBIT_DEFAULT                    0x00000000UL                         </span></div><div class="line"><a name="l00270"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga2edeed492fc5893f49fd74eaf607ee20">  270</a></span>&#160;<span class="preprocessor">#define ETM_ETMSR_TRIGBIT_DEFAULT                     (_ETM_ETMSR_TRIGBIT_DEFAULT &lt;&lt; 3)    </span></div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit fields for ETM ETMSCR */</span><span class="preprocessor"></span></div><div class="line"><a name="l00273"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga8a552696145cb24bf104ac1908bd3d35">  273</a></span>&#160;<span class="preprocessor">#define _ETM_ETMSCR_RESETVALUE                        0x00020D09UL                            </span></div><div class="line"><a name="l00274"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga76a9920c9e5c6cf92f55fb32368480a8">  274</a></span>&#160;<span class="preprocessor">#define _ETM_ETMSCR_MASK                              0x00027F0FUL                            </span></div><div class="line"><a name="l00275"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga9a2f29101a1e8539208d3342e132de50">  275</a></span>&#160;<span class="preprocessor">#define _ETM_ETMSCR_MAXPORTSIZE_SHIFT                 0                                       </span></div><div class="line"><a name="l00276"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gafb3fa6edce297c282a37c95ca4cc444f">  276</a></span>&#160;<span class="preprocessor">#define _ETM_ETMSCR_MAXPORTSIZE_MASK                  0x7UL                                   </span></div><div class="line"><a name="l00277"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gad394bb5e4b0a0f60bf4099cdae23fa6e">  277</a></span>&#160;<span class="preprocessor">#define _ETM_ETMSCR_MAXPORTSIZE_DEFAULT               0x00000001UL                            </span></div><div class="line"><a name="l00278"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gabb62496b57f9e509e65b967d5f97888e">  278</a></span>&#160;<span class="preprocessor">#define ETM_ETMSCR_MAXPORTSIZE_DEFAULT                (_ETM_ETMSCR_MAXPORTSIZE_DEFAULT &lt;&lt; 0)  </span></div><div class="line"><a name="l00279"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga96d5f2c2e30bca1ab125d66b0c8a3049">  279</a></span>&#160;<span class="preprocessor">#define ETM_ETMSCR_Reserved                           (0x1UL &lt;&lt; 3)                            </span></div><div class="line"><a name="l00280"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga7a72a010f86d6bb74390085b35c17a6c">  280</a></span>&#160;<span class="preprocessor">#define _ETM_ETMSCR_Reserved_SHIFT                    3                                       </span></div><div class="line"><a name="l00281"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gac56e4608d540655484fa32245e69b4c1">  281</a></span>&#160;<span class="preprocessor">#define _ETM_ETMSCR_Reserved_MASK                     0x8UL                                   </span></div><div class="line"><a name="l00282"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga53e683032b9fe669641897ccca71d3f3">  282</a></span>&#160;<span class="preprocessor">#define _ETM_ETMSCR_Reserved_DEFAULT                  0x00000001UL                            </span></div><div class="line"><a name="l00283"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga2a6ccebc9f7dc3ddfce54ead99ca3578">  283</a></span>&#160;<span class="preprocessor">#define ETM_ETMSCR_Reserved_DEFAULT                   (_ETM_ETMSCR_Reserved_DEFAULT &lt;&lt; 3)     </span></div><div class="line"><a name="l00284"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga7a2798e468f1331d253cafe6b144f69b">  284</a></span>&#160;<span class="preprocessor">#define ETM_ETMSCR_FIFOFULL                           (0x1UL &lt;&lt; 8)                            </span></div><div class="line"><a name="l00285"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga155ccdaed299e39d8eee28b40d98f19a">  285</a></span>&#160;<span class="preprocessor">#define _ETM_ETMSCR_FIFOFULL_SHIFT                    8                                       </span></div><div class="line"><a name="l00286"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gaf039d1643a6c2421e77985df086fc7e0">  286</a></span>&#160;<span class="preprocessor">#define _ETM_ETMSCR_FIFOFULL_MASK                     0x100UL                                 </span></div><div class="line"><a name="l00287"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gabf86bb94261a1d92afa17b5a98b97a08">  287</a></span>&#160;<span class="preprocessor">#define _ETM_ETMSCR_FIFOFULL_DEFAULT                  0x00000001UL                            </span></div><div class="line"><a name="l00288"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga6de21872d36eb7a4174694b8b2c35d94">  288</a></span>&#160;<span class="preprocessor">#define ETM_ETMSCR_FIFOFULL_DEFAULT                   (_ETM_ETMSCR_FIFOFULL_DEFAULT &lt;&lt; 8)     </span></div><div class="line"><a name="l00289"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga2142b7a9f486583a6c68a16ea76965a4">  289</a></span>&#160;<span class="preprocessor">#define ETM_ETMSCR_MAXPORTSIZE3                       (0x1UL &lt;&lt; 9)                            </span></div><div class="line"><a name="l00290"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga9aa88ebb1a0bb9e78d6b8a1130d7d73f">  290</a></span>&#160;<span class="preprocessor">#define _ETM_ETMSCR_MAXPORTSIZE3_SHIFT                9                                       </span></div><div class="line"><a name="l00291"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga5d957e9905a22a7587d8e26b0db4106f">  291</a></span>&#160;<span class="preprocessor">#define _ETM_ETMSCR_MAXPORTSIZE3_MASK                 0x200UL                                 </span></div><div class="line"><a name="l00292"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga7a012e561633f3895f8a121298b2cd2f">  292</a></span>&#160;<span class="preprocessor">#define _ETM_ETMSCR_MAXPORTSIZE3_DEFAULT              0x00000000UL                            </span></div><div class="line"><a name="l00293"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga759c2bb410db3dd6597edcacf704d830">  293</a></span>&#160;<span class="preprocessor">#define ETM_ETMSCR_MAXPORTSIZE3_DEFAULT               (_ETM_ETMSCR_MAXPORTSIZE3_DEFAULT &lt;&lt; 9) </span></div><div class="line"><a name="l00294"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga916ed9d969b5acddc4cc8a85d48e9d21">  294</a></span>&#160;<span class="preprocessor">#define ETM_ETMSCR_PORTSIZE                           (0x1UL &lt;&lt; 10)                           </span></div><div class="line"><a name="l00295"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gaa67842c5167897ef377d6b6b373c73bf">  295</a></span>&#160;<span class="preprocessor">#define _ETM_ETMSCR_PORTSIZE_SHIFT                    10                                      </span></div><div class="line"><a name="l00296"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga9afb136866fccc469ed4776538a93e4f">  296</a></span>&#160;<span class="preprocessor">#define _ETM_ETMSCR_PORTSIZE_MASK                     0x400UL                                 </span></div><div class="line"><a name="l00297"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga049d52754e1f54e9540aabb2bb257df4">  297</a></span>&#160;<span class="preprocessor">#define _ETM_ETMSCR_PORTSIZE_DEFAULT                  0x00000001UL                            </span></div><div class="line"><a name="l00298"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gaaa598c585d0da0ee5db498c93c384d09">  298</a></span>&#160;<span class="preprocessor">#define ETM_ETMSCR_PORTSIZE_DEFAULT                   (_ETM_ETMSCR_PORTSIZE_DEFAULT &lt;&lt; 10)    </span></div><div class="line"><a name="l00299"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga691aff9ef982f162097596f9c7ce4f12">  299</a></span>&#160;<span class="preprocessor">#define ETM_ETMSCR_PORTMODE                           (0x1UL &lt;&lt; 11)                           </span></div><div class="line"><a name="l00300"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gaeb6fc4c186ab72766005fede4a069a57">  300</a></span>&#160;<span class="preprocessor">#define _ETM_ETMSCR_PORTMODE_SHIFT                    11                                      </span></div><div class="line"><a name="l00301"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gad53fef4ba171434b24f5e550bd4fe73b">  301</a></span>&#160;<span class="preprocessor">#define _ETM_ETMSCR_PORTMODE_MASK                     0x800UL                                 </span></div><div class="line"><a name="l00302"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gacf1f23bcecbe2c6dfb49ff485ffcbcc6">  302</a></span>&#160;<span class="preprocessor">#define _ETM_ETMSCR_PORTMODE_DEFAULT                  0x00000001UL                            </span></div><div class="line"><a name="l00303"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga5b750bc92d441678f4150ddeaaa99e39">  303</a></span>&#160;<span class="preprocessor">#define ETM_ETMSCR_PORTMODE_DEFAULT                   (_ETM_ETMSCR_PORTMODE_DEFAULT &lt;&lt; 11)    </span></div><div class="line"><a name="l00304"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga0129406e39bc777422a98979f20044d2">  304</a></span>&#160;<span class="preprocessor">#define _ETM_ETMSCR_PROCNUM_SHIFT                     12                                      </span></div><div class="line"><a name="l00305"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gad44c79a9abfc01e3e7b046f5fff32438">  305</a></span>&#160;<span class="preprocessor">#define _ETM_ETMSCR_PROCNUM_MASK                      0x7000UL                                </span></div><div class="line"><a name="l00306"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gaffe19d39b5e55b1446abac3875ba32e1">  306</a></span>&#160;<span class="preprocessor">#define _ETM_ETMSCR_PROCNUM_DEFAULT                   0x00000000UL                            </span></div><div class="line"><a name="l00307"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga7d14b82328c11a30585a0209ae3ae3aa">  307</a></span>&#160;<span class="preprocessor">#define ETM_ETMSCR_PROCNUM_DEFAULT                    (_ETM_ETMSCR_PROCNUM_DEFAULT &lt;&lt; 12)     </span></div><div class="line"><a name="l00308"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gaee9b58eb832a889487917d1ffd690e45">  308</a></span>&#160;<span class="preprocessor">#define ETM_ETMSCR_NOFETCHCOMP                        (0x1UL &lt;&lt; 17)                           </span></div><div class="line"><a name="l00309"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga628d1976a34f7151b91569e2e1d49b3b">  309</a></span>&#160;<span class="preprocessor">#define _ETM_ETMSCR_NOFETCHCOMP_SHIFT                 17                                      </span></div><div class="line"><a name="l00310"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga6d236f06ace8eeed7d8bc442d83b54d5">  310</a></span>&#160;<span class="preprocessor">#define _ETM_ETMSCR_NOFETCHCOMP_MASK                  0x20000UL                               </span></div><div class="line"><a name="l00311"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gab50e18d28e09675689f314feed6a5a36">  311</a></span>&#160;<span class="preprocessor">#define _ETM_ETMSCR_NOFETCHCOMP_DEFAULT               0x00000001UL                            </span></div><div class="line"><a name="l00312"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga2fc2bdb91967713e03b9b24797410ffa">  312</a></span>&#160;<span class="preprocessor">#define ETM_ETMSCR_NOFETCHCOMP_DEFAULT                (_ETM_ETMSCR_NOFETCHCOMP_DEFAULT &lt;&lt; 17) </span></div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit fields for ETM ETMTEEVR */</span><span class="preprocessor"></span></div><div class="line"><a name="l00315"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga5b7920a698d7a626faacb0971c4821a7">  315</a></span>&#160;<span class="preprocessor">#define _ETM_ETMTEEVR_RESETVALUE                      0x00000000UL                           </span></div><div class="line"><a name="l00316"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gae80ea49ea38b544bf2d4ba895b114185">  316</a></span>&#160;<span class="preprocessor">#define _ETM_ETMTEEVR_MASK                            0x0001FFFFUL                           </span></div><div class="line"><a name="l00317"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga9e9fe0b0879d288915607516bc7e0f17">  317</a></span>&#160;<span class="preprocessor">#define _ETM_ETMTEEVR_RESA_SHIFT                      0                                      </span></div><div class="line"><a name="l00318"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga83251f88016159a038ca4a13908dd4b3">  318</a></span>&#160;<span class="preprocessor">#define _ETM_ETMTEEVR_RESA_MASK                       0x7FUL                                 </span></div><div class="line"><a name="l00319"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga00606dd828f960045bd20e1bebce830d">  319</a></span>&#160;<span class="preprocessor">#define _ETM_ETMTEEVR_RESA_DEFAULT                    0x00000000UL                           </span></div><div class="line"><a name="l00320"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga2de33b62e523204815562853f89233a8">  320</a></span>&#160;<span class="preprocessor">#define ETM_ETMTEEVR_RESA_DEFAULT                     (_ETM_ETMTEEVR_RESA_DEFAULT &lt;&lt; 0)      </span></div><div class="line"><a name="l00321"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gaf4c38bcf0ff9e0658ec80f9cf50aff9c">  321</a></span>&#160;<span class="preprocessor">#define _ETM_ETMTEEVR_RESB_SHIFT                      7                                      </span></div><div class="line"><a name="l00322"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga050bc08f5e400439eaba4d2038b8994d">  322</a></span>&#160;<span class="preprocessor">#define _ETM_ETMTEEVR_RESB_MASK                       0x3F80UL                               </span></div><div class="line"><a name="l00323"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gaf788af36ed714728d8887c2ce979d5c7">  323</a></span>&#160;<span class="preprocessor">#define _ETM_ETMTEEVR_RESB_DEFAULT                    0x00000000UL                           </span></div><div class="line"><a name="l00324"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga0b08605ca8320a9b387084b82747d391">  324</a></span>&#160;<span class="preprocessor">#define ETM_ETMTEEVR_RESB_DEFAULT                     (_ETM_ETMTEEVR_RESB_DEFAULT &lt;&lt; 7)      </span></div><div class="line"><a name="l00325"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gaa0ff3879691aa1dab32c026ca9de3792">  325</a></span>&#160;<span class="preprocessor">#define _ETM_ETMTEEVR_ETMFCNEN_SHIFT                  14                                     </span></div><div class="line"><a name="l00326"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gae3eb6f97f91338a837dca4b37bd216fe">  326</a></span>&#160;<span class="preprocessor">#define _ETM_ETMTEEVR_ETMFCNEN_MASK                   0x1C000UL                              </span></div><div class="line"><a name="l00327"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gadb2b31ba732864a6d2a57a13907ead31">  327</a></span>&#160;<span class="preprocessor">#define _ETM_ETMTEEVR_ETMFCNEN_DEFAULT                0x00000000UL                           </span></div><div class="line"><a name="l00328"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga633d6e5ebf3c5bac9d8390cb4d8587cf">  328</a></span>&#160;<span class="preprocessor">#define ETM_ETMTEEVR_ETMFCNEN_DEFAULT                 (_ETM_ETMTEEVR_ETMFCNEN_DEFAULT &lt;&lt; 14) </span></div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit fields for ETM ETMTECR1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00331"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gaa231a023f6fced37cdc06f33be2781d8">  331</a></span>&#160;<span class="preprocessor">#define _ETM_ETMTECR1_RESETVALUE                      0x00000000UL                           </span></div><div class="line"><a name="l00332"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga9a2ac6a3867c079ef33536155be6b67b">  332</a></span>&#160;<span class="preprocessor">#define _ETM_ETMTECR1_MASK                            0x03FFFFFFUL                           </span></div><div class="line"><a name="l00333"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga35d8adc281b729518c149bddc66fe4ac">  333</a></span>&#160;<span class="preprocessor">#define _ETM_ETMTECR1_ADRCMP_SHIFT                    0                                      </span></div><div class="line"><a name="l00334"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga004fedc7e7a80f3a31d28bd496a1e3cb">  334</a></span>&#160;<span class="preprocessor">#define _ETM_ETMTECR1_ADRCMP_MASK                     0xFFUL                                 </span></div><div class="line"><a name="l00335"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga3e2fa83a6225477dea71178c7b29c71b">  335</a></span>&#160;<span class="preprocessor">#define _ETM_ETMTECR1_ADRCMP_DEFAULT                  0x00000000UL                           </span></div><div class="line"><a name="l00336"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga586354bf067c736ac52e6ea602498262">  336</a></span>&#160;<span class="preprocessor">#define ETM_ETMTECR1_ADRCMP_DEFAULT                   (_ETM_ETMTECR1_ADRCMP_DEFAULT &lt;&lt; 0)    </span></div><div class="line"><a name="l00337"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gaa22d642da57fe77528779ccf81c582b8">  337</a></span>&#160;<span class="preprocessor">#define _ETM_ETMTECR1_MEMMAP_SHIFT                    8                                      </span></div><div class="line"><a name="l00338"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga117ae76bfcfba50556a78bda98875a1f">  338</a></span>&#160;<span class="preprocessor">#define _ETM_ETMTECR1_MEMMAP_MASK                     0xFFFF00UL                             </span></div><div class="line"><a name="l00339"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga54d1c423332e4a028f8e22694a8fa5c5">  339</a></span>&#160;<span class="preprocessor">#define _ETM_ETMTECR1_MEMMAP_DEFAULT                  0x00000000UL                           </span></div><div class="line"><a name="l00340"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga2aadd74ddbb8af7dbcb7609b7bc3389b">  340</a></span>&#160;<span class="preprocessor">#define ETM_ETMTECR1_MEMMAP_DEFAULT                   (_ETM_ETMTECR1_MEMMAP_DEFAULT &lt;&lt; 8)    </span></div><div class="line"><a name="l00341"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gaad0d6c9184c5ca33258241b104bdc9b1">  341</a></span>&#160;<span class="preprocessor">#define ETM_ETMTECR1_INCEXCTL                         (0x1UL &lt;&lt; 24)                          </span></div><div class="line"><a name="l00342"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gadcfaa10e0e026e577c7579451fd70a77">  342</a></span>&#160;<span class="preprocessor">#define _ETM_ETMTECR1_INCEXCTL_SHIFT                  24                                     </span></div><div class="line"><a name="l00343"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga3bb11fb4c6dbeeef5d58d6c6ca8e9d41">  343</a></span>&#160;<span class="preprocessor">#define _ETM_ETMTECR1_INCEXCTL_MASK                   0x1000000UL                            </span></div><div class="line"><a name="l00344"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gaf5f6fc073f6dbaa5fbad5ef6c78564c8">  344</a></span>&#160;<span class="preprocessor">#define _ETM_ETMTECR1_INCEXCTL_DEFAULT                0x00000000UL                           </span></div><div class="line"><a name="l00345"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gacd83e97e7fe993a4948fb3b99b4180d8">  345</a></span>&#160;<span class="preprocessor">#define _ETM_ETMTECR1_INCEXCTL_INC                    0x00000000UL                           </span></div><div class="line"><a name="l00346"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga1f31748fbe53f27245004dc58aa05038">  346</a></span>&#160;<span class="preprocessor">#define _ETM_ETMTECR1_INCEXCTL_EXC                    0x00000001UL                           </span></div><div class="line"><a name="l00347"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gaf6198b0e69b4547559fd40a0e541bc8d">  347</a></span>&#160;<span class="preprocessor">#define ETM_ETMTECR1_INCEXCTL_DEFAULT                 (_ETM_ETMTECR1_INCEXCTL_DEFAULT &lt;&lt; 24) </span></div><div class="line"><a name="l00348"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gaf4f315a5476d90af83788a4201386f4f">  348</a></span>&#160;<span class="preprocessor">#define ETM_ETMTECR1_INCEXCTL_INC                     (_ETM_ETMTECR1_INCEXCTL_INC &lt;&lt; 24)     </span></div><div class="line"><a name="l00349"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga920469c6c267d3a179659b91f8b77d30">  349</a></span>&#160;<span class="preprocessor">#define ETM_ETMTECR1_INCEXCTL_EXC                     (_ETM_ETMTECR1_INCEXCTL_EXC &lt;&lt; 24)     </span></div><div class="line"><a name="l00350"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gad8fe3266e6c7665c21ccc6b122ceb2d7">  350</a></span>&#160;<span class="preprocessor">#define ETM_ETMTECR1_TCE                              (0x1UL &lt;&lt; 25)                          </span></div><div class="line"><a name="l00351"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gafef2087d83358e2f5772d06bbe085f54">  351</a></span>&#160;<span class="preprocessor">#define _ETM_ETMTECR1_TCE_SHIFT                       25                                     </span></div><div class="line"><a name="l00352"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga204d4ed9919375606aa73f05b9e61d79">  352</a></span>&#160;<span class="preprocessor">#define _ETM_ETMTECR1_TCE_MASK                        0x2000000UL                            </span></div><div class="line"><a name="l00353"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga1925370fb3009de92be18085e8bf64d1">  353</a></span>&#160;<span class="preprocessor">#define _ETM_ETMTECR1_TCE_DEFAULT                     0x00000000UL                           </span></div><div class="line"><a name="l00354"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga6325e9fe08802583040f760c173eba25">  354</a></span>&#160;<span class="preprocessor">#define _ETM_ETMTECR1_TCE_EN                          0x00000000UL                           </span></div><div class="line"><a name="l00355"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga8719ac99e6bbf98789cd48f7da1a6ca1">  355</a></span>&#160;<span class="preprocessor">#define _ETM_ETMTECR1_TCE_DIS                         0x00000001UL                           </span></div><div class="line"><a name="l00356"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga39f4b1f132f8da528594d20e68963c40">  356</a></span>&#160;<span class="preprocessor">#define ETM_ETMTECR1_TCE_DEFAULT                      (_ETM_ETMTECR1_TCE_DEFAULT &lt;&lt; 25)      </span></div><div class="line"><a name="l00357"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga805e81a8ff2494ed33f49ff920db8c61">  357</a></span>&#160;<span class="preprocessor">#define ETM_ETMTECR1_TCE_EN                           (_ETM_ETMTECR1_TCE_EN &lt;&lt; 25)           </span></div><div class="line"><a name="l00358"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga3c43b6d6db5b73b7c82e78e877af6940">  358</a></span>&#160;<span class="preprocessor">#define ETM_ETMTECR1_TCE_DIS                          (_ETM_ETMTECR1_TCE_DIS &lt;&lt; 25)          </span></div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit fields for ETM ETMFFLR */</span><span class="preprocessor"></span></div><div class="line"><a name="l00361"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga6f4105ee68dfe00d46fe9bb8ea585a5a">  361</a></span>&#160;<span class="preprocessor">#define _ETM_ETMFFLR_RESETVALUE                       0x00000000UL                        </span></div><div class="line"><a name="l00362"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga57e7da08bfb378629dacbda673d91a59">  362</a></span>&#160;<span class="preprocessor">#define _ETM_ETMFFLR_MASK                             0x000000FFUL                        </span></div><div class="line"><a name="l00363"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gaa3f2ccac6fd59db1f20514077871953d">  363</a></span>&#160;<span class="preprocessor">#define _ETM_ETMFFLR_BYTENUM_SHIFT                    0                                   </span></div><div class="line"><a name="l00364"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga1265f858d8bdc76a3f27302af35e932e">  364</a></span>&#160;<span class="preprocessor">#define _ETM_ETMFFLR_BYTENUM_MASK                     0xFFUL                              </span></div><div class="line"><a name="l00365"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga87128361c0440dfa5d15960cb4fefbc8">  365</a></span>&#160;<span class="preprocessor">#define _ETM_ETMFFLR_BYTENUM_DEFAULT                  0x00000000UL                        </span></div><div class="line"><a name="l00366"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga47805b482e4008ca78c0ac004a16c3a7">  366</a></span>&#160;<span class="preprocessor">#define ETM_ETMFFLR_BYTENUM_DEFAULT                   (_ETM_ETMFFLR_BYTENUM_DEFAULT &lt;&lt; 0) </span></div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit fields for ETM ETMCNTRLDVR1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00369"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gaaf37bd7b6b516db73c21919208b08b42">  369</a></span>&#160;<span class="preprocessor">#define _ETM_ETMCNTRLDVR1_RESETVALUE                  0x00000000UL                           </span></div><div class="line"><a name="l00370"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga2ab16dc873c910f2675d0492dbab6288">  370</a></span>&#160;<span class="preprocessor">#define _ETM_ETMCNTRLDVR1_MASK                        0x0000FFFFUL                           </span></div><div class="line"><a name="l00371"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga550c6755f598e65044727e3c0024df73">  371</a></span>&#160;<span class="preprocessor">#define _ETM_ETMCNTRLDVR1_COUNT_SHIFT                 0                                      </span></div><div class="line"><a name="l00372"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga6bd7832521c9bc2a667eca7ac8dba5a6">  372</a></span>&#160;<span class="preprocessor">#define _ETM_ETMCNTRLDVR1_COUNT_MASK                  0xFFFFUL                               </span></div><div class="line"><a name="l00373"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gaff05fc58cc02c809e189b8876c495d57">  373</a></span>&#160;<span class="preprocessor">#define _ETM_ETMCNTRLDVR1_COUNT_DEFAULT               0x00000000UL                           </span></div><div class="line"><a name="l00374"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga41202347caffbc9e4ed41e03b84d2196">  374</a></span>&#160;<span class="preprocessor">#define ETM_ETMCNTRLDVR1_COUNT_DEFAULT                (_ETM_ETMCNTRLDVR1_COUNT_DEFAULT &lt;&lt; 0) </span></div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit fields for ETM ETMSYNCFR */</span><span class="preprocessor"></span></div><div class="line"><a name="l00377"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gab71c2591ccfc71e4cd66241e507d1005">  377</a></span>&#160;<span class="preprocessor">#define _ETM_ETMSYNCFR_RESETVALUE                     0x00000400UL                       </span></div><div class="line"><a name="l00378"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga4ca1cd3653dd04eabd27eee13e8f02e6">  378</a></span>&#160;<span class="preprocessor">#define _ETM_ETMSYNCFR_MASK                           0x00000FFFUL                       </span></div><div class="line"><a name="l00379"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga189c05944263588558cfbdbbb5d975c1">  379</a></span>&#160;<span class="preprocessor">#define _ETM_ETMSYNCFR_FREQ_SHIFT                     0                                  </span></div><div class="line"><a name="l00380"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga173987edf1ac933b1ed4b056d0a4c866">  380</a></span>&#160;<span class="preprocessor">#define _ETM_ETMSYNCFR_FREQ_MASK                      0xFFFUL                            </span></div><div class="line"><a name="l00381"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gab9ff05c4c7ca73da2c3f54536b098d6b">  381</a></span>&#160;<span class="preprocessor">#define _ETM_ETMSYNCFR_FREQ_DEFAULT                   0x00000400UL                       </span></div><div class="line"><a name="l00382"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gae5455eade8e06f742003a8e3022ff2da">  382</a></span>&#160;<span class="preprocessor">#define ETM_ETMSYNCFR_FREQ_DEFAULT                    (_ETM_ETMSYNCFR_FREQ_DEFAULT &lt;&lt; 0) </span></div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit fields for ETM ETMIDR */</span><span class="preprocessor"></span></div><div class="line"><a name="l00385"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga9356053c9ce54a83708685ca06e497a7">  385</a></span>&#160;<span class="preprocessor">#define _ETM_ETMIDR_RESETVALUE                        0x4114F253UL                         </span></div><div class="line"><a name="l00386"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gaadec0df00ce5dba65da51f2cad0b60d4">  386</a></span>&#160;<span class="preprocessor">#define _ETM_ETMIDR_MASK                              0xFF1DFFFFUL                         </span></div><div class="line"><a name="l00387"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gabfc743ec84e2ccd9183827e6504954a2">  387</a></span>&#160;<span class="preprocessor">#define _ETM_ETMIDR_IMPVER_SHIFT                      0                                    </span></div><div class="line"><a name="l00388"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gadc784237d871b2aec5dfa51b972f2cfd">  388</a></span>&#160;<span class="preprocessor">#define _ETM_ETMIDR_IMPVER_MASK                       0xFUL                                </span></div><div class="line"><a name="l00389"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga129cc3d60a3742127653acf47d3dcd67">  389</a></span>&#160;<span class="preprocessor">#define _ETM_ETMIDR_IMPVER_DEFAULT                    0x00000003UL                         </span></div><div class="line"><a name="l00390"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gacae4aadf907cd172e617e94271d77530">  390</a></span>&#160;<span class="preprocessor">#define ETM_ETMIDR_IMPVER_DEFAULT                     (_ETM_ETMIDR_IMPVER_DEFAULT &lt;&lt; 0)    </span></div><div class="line"><a name="l00391"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga2ec424e34744c933c5fe975fc0bf375e">  391</a></span>&#160;<span class="preprocessor">#define _ETM_ETMIDR_ETMMINVER_SHIFT                   4                                    </span></div><div class="line"><a name="l00392"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga555714425dd7af4b14edb25999499022">  392</a></span>&#160;<span class="preprocessor">#define _ETM_ETMIDR_ETMMINVER_MASK                    0xF0UL                               </span></div><div class="line"><a name="l00393"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga2bfd49fce1d60fb140f1567b5286bd07">  393</a></span>&#160;<span class="preprocessor">#define _ETM_ETMIDR_ETMMINVER_DEFAULT                 0x00000005UL                         </span></div><div class="line"><a name="l00394"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga94fb1724bf0d1bacf8df85e640a84a6b">  394</a></span>&#160;<span class="preprocessor">#define ETM_ETMIDR_ETMMINVER_DEFAULT                  (_ETM_ETMIDR_ETMMINVER_DEFAULT &lt;&lt; 4) </span></div><div class="line"><a name="l00395"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gaedb8831262abc96d8c632b146cb4140a">  395</a></span>&#160;<span class="preprocessor">#define _ETM_ETMIDR_ETMMAJVER_SHIFT                   8                                    </span></div><div class="line"><a name="l00396"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga93fbb240ef7e67c9104aece393b35728">  396</a></span>&#160;<span class="preprocessor">#define _ETM_ETMIDR_ETMMAJVER_MASK                    0xF00UL                              </span></div><div class="line"><a name="l00397"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gac2021d31ff972d705974093da5aa4c87">  397</a></span>&#160;<span class="preprocessor">#define _ETM_ETMIDR_ETMMAJVER_DEFAULT                 0x00000002UL                         </span></div><div class="line"><a name="l00398"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga5f63dac80052dc7cbf4003368d1003f0">  398</a></span>&#160;<span class="preprocessor">#define ETM_ETMIDR_ETMMAJVER_DEFAULT                  (_ETM_ETMIDR_ETMMAJVER_DEFAULT &lt;&lt; 8) </span></div><div class="line"><a name="l00399"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga36e617a05c49b68b61512f64020d54df">  399</a></span>&#160;<span class="preprocessor">#define _ETM_ETMIDR_PROCFAM_SHIFT                     12                                   </span></div><div class="line"><a name="l00400"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga3561bd2a660d2af836b8978de296434e">  400</a></span>&#160;<span class="preprocessor">#define _ETM_ETMIDR_PROCFAM_MASK                      0xF000UL                             </span></div><div class="line"><a name="l00401"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga5c121cdb28dca5dea149e693b57ffd03">  401</a></span>&#160;<span class="preprocessor">#define _ETM_ETMIDR_PROCFAM_DEFAULT                   0x0000000FUL                         </span></div><div class="line"><a name="l00402"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gac2d2ad4ffdb28514f08813e66603f66e">  402</a></span>&#160;<span class="preprocessor">#define ETM_ETMIDR_PROCFAM_DEFAULT                    (_ETM_ETMIDR_PROCFAM_DEFAULT &lt;&lt; 12)  </span></div><div class="line"><a name="l00403"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gad07d870ce49e42de700b22598f5f7dd1">  403</a></span>&#160;<span class="preprocessor">#define ETM_ETMIDR_LPCF                               (0x1UL &lt;&lt; 16)                        </span></div><div class="line"><a name="l00404"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga1fc9c1d0e705ee364a53f9afd26a9a05">  404</a></span>&#160;<span class="preprocessor">#define _ETM_ETMIDR_LPCF_SHIFT                        16                                   </span></div><div class="line"><a name="l00405"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga229261da14bd436c8ca7eb8c1b608ee4">  405</a></span>&#160;<span class="preprocessor">#define _ETM_ETMIDR_LPCF_MASK                         0x10000UL                            </span></div><div class="line"><a name="l00406"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gaa9f354b77c7e161024ef7723927276a3">  406</a></span>&#160;<span class="preprocessor">#define _ETM_ETMIDR_LPCF_DEFAULT                      0x00000000UL                         </span></div><div class="line"><a name="l00407"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga91dd5c55d9340d3a3922d08b222a98f9">  407</a></span>&#160;<span class="preprocessor">#define ETM_ETMIDR_LPCF_DEFAULT                       (_ETM_ETMIDR_LPCF_DEFAULT &lt;&lt; 16)     </span></div><div class="line"><a name="l00408"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gaad52e2e8cead5ed62808debdbaef3b53">  408</a></span>&#160;<span class="preprocessor">#define ETM_ETMIDR_THUMBT                             (0x1UL &lt;&lt; 18)                        </span></div><div class="line"><a name="l00409"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gac583bd70e79854c0a615550d6101d94b">  409</a></span>&#160;<span class="preprocessor">#define _ETM_ETMIDR_THUMBT_SHIFT                      18                                   </span></div><div class="line"><a name="l00410"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga4b973ba0e43013832bde2664e9b6f658">  410</a></span>&#160;<span class="preprocessor">#define _ETM_ETMIDR_THUMBT_MASK                       0x40000UL                            </span></div><div class="line"><a name="l00411"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga77a63b4bb50409a8531b8f48d2464b95">  411</a></span>&#160;<span class="preprocessor">#define _ETM_ETMIDR_THUMBT_DEFAULT                    0x00000001UL                         </span></div><div class="line"><a name="l00412"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga9501702ca107cf53c871939d41fe7c4a">  412</a></span>&#160;<span class="preprocessor">#define ETM_ETMIDR_THUMBT_DEFAULT                     (_ETM_ETMIDR_THUMBT_DEFAULT &lt;&lt; 18)   </span></div><div class="line"><a name="l00413"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga2d1c59b4cc03e7ff8404c24b5e002dd9">  413</a></span>&#160;<span class="preprocessor">#define ETM_ETMIDR_SECEXT                             (0x1UL &lt;&lt; 19)                        </span></div><div class="line"><a name="l00414"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga25415bf4ea00cc369d50b219fd324ed7">  414</a></span>&#160;<span class="preprocessor">#define _ETM_ETMIDR_SECEXT_SHIFT                      19                                   </span></div><div class="line"><a name="l00415"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gafff4b0e3bf1edcf0a4c72fa86ca2cd62">  415</a></span>&#160;<span class="preprocessor">#define _ETM_ETMIDR_SECEXT_MASK                       0x80000UL                            </span></div><div class="line"><a name="l00416"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gaafbba0a695024912f101cf9fb16059ad">  416</a></span>&#160;<span class="preprocessor">#define _ETM_ETMIDR_SECEXT_DEFAULT                    0x00000000UL                         </span></div><div class="line"><a name="l00417"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gab70b555b691289fc5793570ae009f72b">  417</a></span>&#160;<span class="preprocessor">#define ETM_ETMIDR_SECEXT_DEFAULT                     (_ETM_ETMIDR_SECEXT_DEFAULT &lt;&lt; 19)   </span></div><div class="line"><a name="l00418"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga8560c79c3383b32b6e90850e8c7f14c9">  418</a></span>&#160;<span class="preprocessor">#define ETM_ETMIDR_BPE                                (0x1UL &lt;&lt; 20)                        </span></div><div class="line"><a name="l00419"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga5e91b18bbedd68b3894b09eff2598646">  419</a></span>&#160;<span class="preprocessor">#define _ETM_ETMIDR_BPE_SHIFT                         20                                   </span></div><div class="line"><a name="l00420"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga66fbe07ad3a4fc4a444f626804fa2925">  420</a></span>&#160;<span class="preprocessor">#define _ETM_ETMIDR_BPE_MASK                          0x100000UL                           </span></div><div class="line"><a name="l00421"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga9aefb16dc3bc17be1f429675f06b8e6d">  421</a></span>&#160;<span class="preprocessor">#define _ETM_ETMIDR_BPE_DEFAULT                       0x00000001UL                         </span></div><div class="line"><a name="l00422"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga16a7476bd9113c189175c24748258278">  422</a></span>&#160;<span class="preprocessor">#define ETM_ETMIDR_BPE_DEFAULT                        (_ETM_ETMIDR_BPE_DEFAULT &lt;&lt; 20)      </span></div><div class="line"><a name="l00423"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gae148e2bbda74a57b65d9adaa89cfb549">  423</a></span>&#160;<span class="preprocessor">#define _ETM_ETMIDR_IMPCODE_SHIFT                     24                                   </span></div><div class="line"><a name="l00424"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gad19b4a1c9d8fbb87321da838014d43ee">  424</a></span>&#160;<span class="preprocessor">#define _ETM_ETMIDR_IMPCODE_MASK                      0xFF000000UL                         </span></div><div class="line"><a name="l00425"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gac86426e79c2f640be0c445e1ec4c2c23">  425</a></span>&#160;<span class="preprocessor">#define _ETM_ETMIDR_IMPCODE_DEFAULT                   0x00000041UL                         </span></div><div class="line"><a name="l00426"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gab41d63e22e13ac15bbc92f2bb8e64c58">  426</a></span>&#160;<span class="preprocessor">#define ETM_ETMIDR_IMPCODE_DEFAULT                    (_ETM_ETMIDR_IMPCODE_DEFAULT &lt;&lt; 24)  </span></div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit fields for ETM ETMCCER */</span><span class="preprocessor"></span></div><div class="line"><a name="l00429"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gafca7cf1aa49b4c464a87b580310de61c">  429</a></span>&#160;<span class="preprocessor">#define _ETM_ETMCCER_RESETVALUE                       0x18541800UL                           </span></div><div class="line"><a name="l00430"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga984310c38d4660d224aa63b1583614e9">  430</a></span>&#160;<span class="preprocessor">#define _ETM_ETMCCER_MASK                             0x387FFFFBUL                           </span></div><div class="line"><a name="l00431"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga5eb913d4700141b0e6fceb917e73fd8b">  431</a></span>&#160;<span class="preprocessor">#define _ETM_ETMCCER_EXTINPSEL_SHIFT                  0                                      </span></div><div class="line"><a name="l00432"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga3e0e422ff3fda833062447c5d5a9ef34">  432</a></span>&#160;<span class="preprocessor">#define _ETM_ETMCCER_EXTINPSEL_MASK                   0x3UL                                  </span></div><div class="line"><a name="l00433"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gade7824908bcc915375681203cb78a131">  433</a></span>&#160;<span class="preprocessor">#define _ETM_ETMCCER_EXTINPSEL_DEFAULT                0x00000000UL                           </span></div><div class="line"><a name="l00434"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga56fadbf9649e39ef9582d5165ae45a4a">  434</a></span>&#160;<span class="preprocessor">#define ETM_ETMCCER_EXTINPSEL_DEFAULT                 (_ETM_ETMCCER_EXTINPSEL_DEFAULT &lt;&lt; 0)  </span></div><div class="line"><a name="l00435"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga508f5cf461502b81975e1cf447fe379e">  435</a></span>&#160;<span class="preprocessor">#define _ETM_ETMCCER_EXTINPBUS_SHIFT                  3                                      </span></div><div class="line"><a name="l00436"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga160adea32b8a8afbf533f46a9fcca076">  436</a></span>&#160;<span class="preprocessor">#define _ETM_ETMCCER_EXTINPBUS_MASK                   0x7F8UL                                </span></div><div class="line"><a name="l00437"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga0c49df0d9f15291aab9bd5fceed75aaf">  437</a></span>&#160;<span class="preprocessor">#define _ETM_ETMCCER_EXTINPBUS_DEFAULT                0x00000000UL                           </span></div><div class="line"><a name="l00438"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gac51d3f58cd4121a1e9d00bfdc2337ee2">  438</a></span>&#160;<span class="preprocessor">#define ETM_ETMCCER_EXTINPBUS_DEFAULT                 (_ETM_ETMCCER_EXTINPBUS_DEFAULT &lt;&lt; 3)  </span></div><div class="line"><a name="l00439"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga627fcf984fc2a15fb51c7ed68117fb1f">  439</a></span>&#160;<span class="preprocessor">#define ETM_ETMCCER_READREGS                          (0x1UL &lt;&lt; 11)                          </span></div><div class="line"><a name="l00440"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga2bbfc875dc21056b1958130ee1304dca">  440</a></span>&#160;<span class="preprocessor">#define _ETM_ETMCCER_READREGS_SHIFT                   11                                     </span></div><div class="line"><a name="l00441"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga2372520f49779bd9c982ea4fbd8e2791">  441</a></span>&#160;<span class="preprocessor">#define _ETM_ETMCCER_READREGS_MASK                    0x800UL                                </span></div><div class="line"><a name="l00442"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga397bc175fa82a1a87e6e3ca3e2fac2bc">  442</a></span>&#160;<span class="preprocessor">#define _ETM_ETMCCER_READREGS_DEFAULT                 0x00000001UL                           </span></div><div class="line"><a name="l00443"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gaea1c6d7ad3e3bbc39dc67092de9c855a">  443</a></span>&#160;<span class="preprocessor">#define ETM_ETMCCER_READREGS_DEFAULT                  (_ETM_ETMCCER_READREGS_DEFAULT &lt;&lt; 11)  </span></div><div class="line"><a name="l00444"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gaa0dfd4b6ca8e3b601d6abc2af5e94669">  444</a></span>&#160;<span class="preprocessor">#define ETM_ETMCCER_DADDRCMP                          (0x1UL &lt;&lt; 12)                          </span></div><div class="line"><a name="l00445"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga92f9b30dee1f9c23781e533241b80b2f">  445</a></span>&#160;<span class="preprocessor">#define _ETM_ETMCCER_DADDRCMP_SHIFT                   12                                     </span></div><div class="line"><a name="l00446"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga40a2487ba4a75fdac724b54617789a8a">  446</a></span>&#160;<span class="preprocessor">#define _ETM_ETMCCER_DADDRCMP_MASK                    0x1000UL                               </span></div><div class="line"><a name="l00447"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga51361abd4de909d9b5d4e025865e310c">  447</a></span>&#160;<span class="preprocessor">#define _ETM_ETMCCER_DADDRCMP_DEFAULT                 0x00000001UL                           </span></div><div class="line"><a name="l00448"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga2757007ba09b937522c260c56fbf3e6c">  448</a></span>&#160;<span class="preprocessor">#define ETM_ETMCCER_DADDRCMP_DEFAULT                  (_ETM_ETMCCER_DADDRCMP_DEFAULT &lt;&lt; 12)  </span></div><div class="line"><a name="l00449"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gafada0077ce0fd49acf59ec034f2c95b7">  449</a></span>&#160;<span class="preprocessor">#define _ETM_ETMCCER_INSTRES_SHIFT                    13                                     </span></div><div class="line"><a name="l00450"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gadbcfd4b58df3e2d0f7b902aa20f6a156">  450</a></span>&#160;<span class="preprocessor">#define _ETM_ETMCCER_INSTRES_MASK                     0xE000UL                               </span></div><div class="line"><a name="l00451"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga14902b07252aad47f0307740b0f03660">  451</a></span>&#160;<span class="preprocessor">#define _ETM_ETMCCER_INSTRES_DEFAULT                  0x00000000UL                           </span></div><div class="line"><a name="l00452"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga55937e22847ad73afb5cc5b3e3851f8e">  452</a></span>&#160;<span class="preprocessor">#define ETM_ETMCCER_INSTRES_DEFAULT                   (_ETM_ETMCCER_INSTRES_DEFAULT &lt;&lt; 13)   </span></div><div class="line"><a name="l00453"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga61f3004361dc737936257f353e230b5b">  453</a></span>&#160;<span class="preprocessor">#define _ETM_ETMCCER_EICEWPNT_SHIFT                   16                                     </span></div><div class="line"><a name="l00454"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga136a47dec9b50b25e34169cfd555b2b9">  454</a></span>&#160;<span class="preprocessor">#define _ETM_ETMCCER_EICEWPNT_MASK                    0xF0000UL                              </span></div><div class="line"><a name="l00455"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gad3bc37acde324fa9f58e8a57e22cdf9c">  455</a></span>&#160;<span class="preprocessor">#define _ETM_ETMCCER_EICEWPNT_DEFAULT                 0x00000004UL                           </span></div><div class="line"><a name="l00456"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gaae08ed7f75b085ff5dec43b5df3f9157">  456</a></span>&#160;<span class="preprocessor">#define ETM_ETMCCER_EICEWPNT_DEFAULT                  (_ETM_ETMCCER_EICEWPNT_DEFAULT &lt;&lt; 16)  </span></div><div class="line"><a name="l00457"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga35d3a9918657b36323dd3a4f28914884">  457</a></span>&#160;<span class="preprocessor">#define ETM_ETMCCER_TEICEWPNT                         (0x1UL &lt;&lt; 20)                          </span></div><div class="line"><a name="l00458"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga4c213e7ac39f7e8d800a1ec698c85a95">  458</a></span>&#160;<span class="preprocessor">#define _ETM_ETMCCER_TEICEWPNT_SHIFT                  20                                     </span></div><div class="line"><a name="l00459"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gacaa3f58bbdd698fb91e4e004f06719eb">  459</a></span>&#160;<span class="preprocessor">#define _ETM_ETMCCER_TEICEWPNT_MASK                   0x100000UL                             </span></div><div class="line"><a name="l00460"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga52fbc34f7ca8e34e7c87f6abfdb92329">  460</a></span>&#160;<span class="preprocessor">#define _ETM_ETMCCER_TEICEWPNT_DEFAULT                0x00000001UL                           </span></div><div class="line"><a name="l00461"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga0b076ec1ea383504928e627925634a57">  461</a></span>&#160;<span class="preprocessor">#define ETM_ETMCCER_TEICEWPNT_DEFAULT                 (_ETM_ETMCCER_TEICEWPNT_DEFAULT &lt;&lt; 20) </span></div><div class="line"><a name="l00462"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gafc21c2eee330a23a9bbbf17ca8ecaa74">  462</a></span>&#160;<span class="preprocessor">#define ETM_ETMCCER_EICEIMP                           (0x1UL &lt;&lt; 21)                          </span></div><div class="line"><a name="l00463"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gaf4627a09a8c72010d5119e621d68d8c2">  463</a></span>&#160;<span class="preprocessor">#define _ETM_ETMCCER_EICEIMP_SHIFT                    21                                     </span></div><div class="line"><a name="l00464"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga2cf99e089405eedb74eb2c6bc537767a">  464</a></span>&#160;<span class="preprocessor">#define _ETM_ETMCCER_EICEIMP_MASK                     0x200000UL                             </span></div><div class="line"><a name="l00465"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga007cf5d8087668c135ad7f3cfa3587b1">  465</a></span>&#160;<span class="preprocessor">#define _ETM_ETMCCER_EICEIMP_DEFAULT                  0x00000000UL                           </span></div><div class="line"><a name="l00466"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga873fa7551a4e1b8e20d036540948ee1d">  466</a></span>&#160;<span class="preprocessor">#define ETM_ETMCCER_EICEIMP_DEFAULT                   (_ETM_ETMCCER_EICEIMP_DEFAULT &lt;&lt; 21)   </span></div><div class="line"><a name="l00467"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gaedeaf6a9a73a35db6f861f2c688af476">  467</a></span>&#160;<span class="preprocessor">#define ETM_ETMCCER_TIMP                              (0x1UL &lt;&lt; 22)                          </span></div><div class="line"><a name="l00468"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga8a733601dad5c36663f5195528beea96">  468</a></span>&#160;<span class="preprocessor">#define _ETM_ETMCCER_TIMP_SHIFT                       22                                     </span></div><div class="line"><a name="l00469"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga7bb1f5d11222104a2413c75c95741723">  469</a></span>&#160;<span class="preprocessor">#define _ETM_ETMCCER_TIMP_MASK                        0x400000UL                             </span></div><div class="line"><a name="l00470"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gaa92fa1936fb9ef9872afede1aba71c81">  470</a></span>&#160;<span class="preprocessor">#define _ETM_ETMCCER_TIMP_DEFAULT                     0x00000001UL                           </span></div><div class="line"><a name="l00471"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga31fd711fc1c834e6da7fc53cc409e8d6">  471</a></span>&#160;<span class="preprocessor">#define ETM_ETMCCER_TIMP_DEFAULT                      (_ETM_ETMCCER_TIMP_DEFAULT &lt;&lt; 22)      </span></div><div class="line"><a name="l00472"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gac1d04436bad02b6ea4bc0ab74bd30e3f">  472</a></span>&#160;<span class="preprocessor">#define ETM_ETMCCER_RFCNT                             (0x1UL &lt;&lt; 27)                          </span></div><div class="line"><a name="l00473"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga48268970001ad1ad820fd9e28aff5d9d">  473</a></span>&#160;<span class="preprocessor">#define _ETM_ETMCCER_RFCNT_SHIFT                      27                                     </span></div><div class="line"><a name="l00474"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga7be992fde3e0e63d0c69fc1e2232ecf0">  474</a></span>&#160;<span class="preprocessor">#define _ETM_ETMCCER_RFCNT_MASK                       0x8000000UL                            </span></div><div class="line"><a name="l00475"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gad423beba7de6871f36d99888e75df4b1">  475</a></span>&#160;<span class="preprocessor">#define _ETM_ETMCCER_RFCNT_DEFAULT                    0x00000001UL                           </span></div><div class="line"><a name="l00476"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gabf1f872800d385af4a162283591b5951">  476</a></span>&#160;<span class="preprocessor">#define ETM_ETMCCER_RFCNT_DEFAULT                     (_ETM_ETMCCER_RFCNT_DEFAULT &lt;&lt; 27)     </span></div><div class="line"><a name="l00477"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga125eaa0c6931365052ceda9ca2abbefe">  477</a></span>&#160;<span class="preprocessor">#define ETM_ETMCCER_TENC                              (0x1UL &lt;&lt; 28)                          </span></div><div class="line"><a name="l00478"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gaff39dbba8937ae60b692f8da66d42331">  478</a></span>&#160;<span class="preprocessor">#define _ETM_ETMCCER_TENC_SHIFT                       28                                     </span></div><div class="line"><a name="l00479"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga0ebd050f1881502d14f9aec15d276688">  479</a></span>&#160;<span class="preprocessor">#define _ETM_ETMCCER_TENC_MASK                        0x10000000UL                           </span></div><div class="line"><a name="l00480"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gac6b1aacd5470b7b432e2dedf6a0db4b6">  480</a></span>&#160;<span class="preprocessor">#define _ETM_ETMCCER_TENC_DEFAULT                     0x00000001UL                           </span></div><div class="line"><a name="l00481"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga7fd2525a7e4935042b242eb228df587b">  481</a></span>&#160;<span class="preprocessor">#define ETM_ETMCCER_TENC_DEFAULT                      (_ETM_ETMCCER_TENC_DEFAULT &lt;&lt; 28)      </span></div><div class="line"><a name="l00482"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gaa9f6ec96efa1f4e59e68710b672ae3bc">  482</a></span>&#160;<span class="preprocessor">#define ETM_ETMCCER_TSIZE                             (0x1UL &lt;&lt; 29)                          </span></div><div class="line"><a name="l00483"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gac90fdfc8c516a69154b51fe9ddfcdb8f">  483</a></span>&#160;<span class="preprocessor">#define _ETM_ETMCCER_TSIZE_SHIFT                      29                                     </span></div><div class="line"><a name="l00484"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga30bbe06a2eb353ad47584205a39c5600">  484</a></span>&#160;<span class="preprocessor">#define _ETM_ETMCCER_TSIZE_MASK                       0x20000000UL                           </span></div><div class="line"><a name="l00485"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga0682b698e3d28d5093d2da8849b3a1d8">  485</a></span>&#160;<span class="preprocessor">#define _ETM_ETMCCER_TSIZE_DEFAULT                    0x00000000UL                           </span></div><div class="line"><a name="l00486"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga67231ba641d4cd195d44774dd1049728">  486</a></span>&#160;<span class="preprocessor">#define ETM_ETMCCER_TSIZE_DEFAULT                     (_ETM_ETMCCER_TSIZE_DEFAULT &lt;&lt; 29)     </span></div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit fields for ETM ETMTESSEICR */</span><span class="preprocessor"></span></div><div class="line"><a name="l00489"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gaba2abb8012022314c75e713a8ac42c54">  489</a></span>&#160;<span class="preprocessor">#define _ETM_ETMTESSEICR_RESETVALUE                   0x00000000UL                              </span></div><div class="line"><a name="l00490"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga13ef07b0c99b7a70c7cd86259dd125ac">  490</a></span>&#160;<span class="preprocessor">#define _ETM_ETMTESSEICR_MASK                         0x000F000FUL                              </span></div><div class="line"><a name="l00491"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga9610ca1b1753251b55cfd2c95e38bb9e">  491</a></span>&#160;<span class="preprocessor">#define _ETM_ETMTESSEICR_STARTRSEL_SHIFT              0                                         </span></div><div class="line"><a name="l00492"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga2dfa7e3e02fa19e79343658df3ca2d4f">  492</a></span>&#160;<span class="preprocessor">#define _ETM_ETMTESSEICR_STARTRSEL_MASK               0xFUL                                     </span></div><div class="line"><a name="l00493"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga356a5b242b4b81492e289e93f8308270">  493</a></span>&#160;<span class="preprocessor">#define _ETM_ETMTESSEICR_STARTRSEL_DEFAULT            0x00000000UL                              </span></div><div class="line"><a name="l00494"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gaa0844f544bc06efe3e5bcc12292227ba">  494</a></span>&#160;<span class="preprocessor">#define ETM_ETMTESSEICR_STARTRSEL_DEFAULT             (_ETM_ETMTESSEICR_STARTRSEL_DEFAULT &lt;&lt; 0) </span></div><div class="line"><a name="l00495"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga5f2b96a38a98fbbe7846d77f28e71071">  495</a></span>&#160;<span class="preprocessor">#define _ETM_ETMTESSEICR_STOPRSEL_SHIFT               16                                        </span></div><div class="line"><a name="l00496"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga1aaa3f2206daf996d68b10088ebf639a">  496</a></span>&#160;<span class="preprocessor">#define _ETM_ETMTESSEICR_STOPRSEL_MASK                0xF0000UL                                 </span></div><div class="line"><a name="l00497"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga38f80c790fc03eabd4cf6ab0df9cef11">  497</a></span>&#160;<span class="preprocessor">#define _ETM_ETMTESSEICR_STOPRSEL_DEFAULT             0x00000000UL                              </span></div><div class="line"><a name="l00498"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga1c8020f041a2f68f7e747b67759efa0f">  498</a></span>&#160;<span class="preprocessor">#define ETM_ETMTESSEICR_STOPRSEL_DEFAULT              (_ETM_ETMTESSEICR_STOPRSEL_DEFAULT &lt;&lt; 16) </span></div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit fields for ETM ETMTSEVR */</span><span class="preprocessor"></span></div><div class="line"><a name="l00501"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gad9112b4fbf3c0081fa02daaa508eb227">  501</a></span>&#160;<span class="preprocessor">#define _ETM_ETMTSEVR_RESETVALUE                      0x00000000UL                            </span></div><div class="line"><a name="l00502"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga4c9e4e9dc7c196ce09bb198f906911d6">  502</a></span>&#160;<span class="preprocessor">#define _ETM_ETMTSEVR_MASK                            0x0001FFFFUL                            </span></div><div class="line"><a name="l00503"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gaf50741d79cfbe0c57bfa754ad9363787">  503</a></span>&#160;<span class="preprocessor">#define _ETM_ETMTSEVR_RESAEVT_SHIFT                   0                                       </span></div><div class="line"><a name="l00504"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga8be461f179d22ad4c0d40b5429ff5f46">  504</a></span>&#160;<span class="preprocessor">#define _ETM_ETMTSEVR_RESAEVT_MASK                    0x7FUL                                  </span></div><div class="line"><a name="l00505"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gafbd10046e89899382b2b8ebbafb7bbb3">  505</a></span>&#160;<span class="preprocessor">#define _ETM_ETMTSEVR_RESAEVT_DEFAULT                 0x00000000UL                            </span></div><div class="line"><a name="l00506"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga6563d3c02c0377f1bb6d9c9fb9d22010">  506</a></span>&#160;<span class="preprocessor">#define ETM_ETMTSEVR_RESAEVT_DEFAULT                  (_ETM_ETMTSEVR_RESAEVT_DEFAULT &lt;&lt; 0)    </span></div><div class="line"><a name="l00507"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga3ba03f334e5ca767df218372cf7491c6">  507</a></span>&#160;<span class="preprocessor">#define _ETM_ETMTSEVR_RESBEVT_SHIFT                   7                                       </span></div><div class="line"><a name="l00508"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga308b00c1797fde8efff2996fb3a89d7c">  508</a></span>&#160;<span class="preprocessor">#define _ETM_ETMTSEVR_RESBEVT_MASK                    0x3F80UL                                </span></div><div class="line"><a name="l00509"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gae7274307061d96752826237a4fb1559e">  509</a></span>&#160;<span class="preprocessor">#define _ETM_ETMTSEVR_RESBEVT_DEFAULT                 0x00000000UL                            </span></div><div class="line"><a name="l00510"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga9f877450d9985c165da5fe6cccc54c40">  510</a></span>&#160;<span class="preprocessor">#define ETM_ETMTSEVR_RESBEVT_DEFAULT                  (_ETM_ETMTSEVR_RESBEVT_DEFAULT &lt;&lt; 7)    </span></div><div class="line"><a name="l00511"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga85c1a97b4441e21afa203e7f90fbbab1">  511</a></span>&#160;<span class="preprocessor">#define _ETM_ETMTSEVR_ETMFCNEVT_SHIFT                 14                                      </span></div><div class="line"><a name="l00512"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga84958cdbba886ea2a441f71f66e89a17">  512</a></span>&#160;<span class="preprocessor">#define _ETM_ETMTSEVR_ETMFCNEVT_MASK                  0x1C000UL                               </span></div><div class="line"><a name="l00513"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga63d194e6a129d618ee2a1d5bcae8d1e5">  513</a></span>&#160;<span class="preprocessor">#define _ETM_ETMTSEVR_ETMFCNEVT_DEFAULT               0x00000000UL                            </span></div><div class="line"><a name="l00514"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga65a5daeba4f92b7cfafe993a2bb0b8ed">  514</a></span>&#160;<span class="preprocessor">#define ETM_ETMTSEVR_ETMFCNEVT_DEFAULT                (_ETM_ETMTSEVR_ETMFCNEVT_DEFAULT &lt;&lt; 14) </span></div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit fields for ETM ETMTRACEIDR */</span><span class="preprocessor"></span></div><div class="line"><a name="l00517"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga4da7f8be65c4e0c6405ec48bb4fcc3f2">  517</a></span>&#160;<span class="preprocessor">#define _ETM_ETMTRACEIDR_RESETVALUE                   0x00000000UL                            </span></div><div class="line"><a name="l00518"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga7fc0002bdba5d5d53895305a9cb05b73">  518</a></span>&#160;<span class="preprocessor">#define _ETM_ETMTRACEIDR_MASK                         0x0000007FUL                            </span></div><div class="line"><a name="l00519"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga9078bcf7f51de7735d5b6209c5bdd407">  519</a></span>&#160;<span class="preprocessor">#define _ETM_ETMTRACEIDR_TRACEID_SHIFT                0                                       </span></div><div class="line"><a name="l00520"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gae7a79ab54043b16fb3e349e2ca539e96">  520</a></span>&#160;<span class="preprocessor">#define _ETM_ETMTRACEIDR_TRACEID_MASK                 0x7FUL                                  </span></div><div class="line"><a name="l00521"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gab8d8c9bf040c800fd1c9109ae84bd32c">  521</a></span>&#160;<span class="preprocessor">#define _ETM_ETMTRACEIDR_TRACEID_DEFAULT              0x00000000UL                            </span></div><div class="line"><a name="l00522"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga3a855ffd6c5b40b235e297c8a1527659">  522</a></span>&#160;<span class="preprocessor">#define ETM_ETMTRACEIDR_TRACEID_DEFAULT               (_ETM_ETMTRACEIDR_TRACEID_DEFAULT &lt;&lt; 0) </span></div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit fields for ETM ETMIDR2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00525"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga27c07d2218763e19cad99cafa0192a57">  525</a></span>&#160;<span class="preprocessor">#define _ETM_ETMIDR2_RESETVALUE                       0x00000000UL                    </span></div><div class="line"><a name="l00526"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga19ed50449a52513b48fca348f28fb612">  526</a></span>&#160;<span class="preprocessor">#define _ETM_ETMIDR2_MASK                             0x00000003UL                    </span></div><div class="line"><a name="l00527"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gafb9b76670859b7bafa9a4357c0128879">  527</a></span>&#160;<span class="preprocessor">#define ETM_ETMIDR2_RFE                               (0x1UL &lt;&lt; 0)                    </span></div><div class="line"><a name="l00528"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga988f80d91a2a473848a2df0a06238e44">  528</a></span>&#160;<span class="preprocessor">#define _ETM_ETMIDR2_RFE_SHIFT                        0                               </span></div><div class="line"><a name="l00529"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga97fd5b8f4974562fcff4263d050ce8fd">  529</a></span>&#160;<span class="preprocessor">#define _ETM_ETMIDR2_RFE_MASK                         0x1UL                           </span></div><div class="line"><a name="l00530"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga9c4529e4ec8526d5ef28ffd695de29fd">  530</a></span>&#160;<span class="preprocessor">#define _ETM_ETMIDR2_RFE_DEFAULT                      0x00000000UL                    </span></div><div class="line"><a name="l00531"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gaa467f262d6ffc017429ce9a68c5ed7c3">  531</a></span>&#160;<span class="preprocessor">#define _ETM_ETMIDR2_RFE_PC                           0x00000000UL                    </span></div><div class="line"><a name="l00532"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gaef5dedcdf23bdea34671152a66ecd3d1">  532</a></span>&#160;<span class="preprocessor">#define _ETM_ETMIDR2_RFE_CPSR                         0x00000001UL                    </span></div><div class="line"><a name="l00533"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gaedcf8bbf08e72b10ad3f069d7932ef9b">  533</a></span>&#160;<span class="preprocessor">#define ETM_ETMIDR2_RFE_DEFAULT                       (_ETM_ETMIDR2_RFE_DEFAULT &lt;&lt; 0) </span></div><div class="line"><a name="l00534"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga30d4ee2bb46ea738dd0e3879d5b110f0">  534</a></span>&#160;<span class="preprocessor">#define ETM_ETMIDR2_RFE_PC                            (_ETM_ETMIDR2_RFE_PC &lt;&lt; 0)      </span></div><div class="line"><a name="l00535"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga715370fbeaddba2359e795dc4ea69f9a">  535</a></span>&#160;<span class="preprocessor">#define ETM_ETMIDR2_RFE_CPSR                          (_ETM_ETMIDR2_RFE_CPSR &lt;&lt; 0)    </span></div><div class="line"><a name="l00536"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gab273dce0d99ffb36351d8e54e00f5f38">  536</a></span>&#160;<span class="preprocessor">#define ETM_ETMIDR2_SWP                               (0x1UL &lt;&lt; 1)                    </span></div><div class="line"><a name="l00537"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga16d5d7384e8060bc821379bca6749676">  537</a></span>&#160;<span class="preprocessor">#define _ETM_ETMIDR2_SWP_SHIFT                        1                               </span></div><div class="line"><a name="l00538"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga659288fb390f971eb1bec5c5a791cd3c">  538</a></span>&#160;<span class="preprocessor">#define _ETM_ETMIDR2_SWP_MASK                         0x2UL                           </span></div><div class="line"><a name="l00539"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga709c88fdf34cb13a9748362fa2ed790b">  539</a></span>&#160;<span class="preprocessor">#define _ETM_ETMIDR2_SWP_DEFAULT                      0x00000000UL                    </span></div><div class="line"><a name="l00540"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gaff0cdf1fdb47330b9b5337afac3f97b5">  540</a></span>&#160;<span class="preprocessor">#define _ETM_ETMIDR2_SWP_LOAD                         0x00000000UL                    </span></div><div class="line"><a name="l00541"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga473b00a039d3b1bb83d0678496a6531e">  541</a></span>&#160;<span class="preprocessor">#define _ETM_ETMIDR2_SWP_STORE                        0x00000001UL                    </span></div><div class="line"><a name="l00542"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gabe799cf3c69d4e1e2a92c0988b609156">  542</a></span>&#160;<span class="preprocessor">#define ETM_ETMIDR2_SWP_DEFAULT                       (_ETM_ETMIDR2_SWP_DEFAULT &lt;&lt; 1) </span></div><div class="line"><a name="l00543"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga509aa86ccca22ef2edbd0e2040bdfa21">  543</a></span>&#160;<span class="preprocessor">#define ETM_ETMIDR2_SWP_LOAD                          (_ETM_ETMIDR2_SWP_LOAD &lt;&lt; 1)    </span></div><div class="line"><a name="l00544"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga9154b7184e07d440ae1681298cda0878">  544</a></span>&#160;<span class="preprocessor">#define ETM_ETMIDR2_SWP_STORE                         (_ETM_ETMIDR2_SWP_STORE &lt;&lt; 1)   </span></div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit fields for ETM ETMPDSR */</span><span class="preprocessor"></span></div><div class="line"><a name="l00547"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gaae1c746fb856ee9eeb7f019143943dfa">  547</a></span>&#160;<span class="preprocessor">#define _ETM_ETMPDSR_RESETVALUE                       0x00000001UL                      </span></div><div class="line"><a name="l00548"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga3d15045256f7bc6f575caed81e377d17">  548</a></span>&#160;<span class="preprocessor">#define _ETM_ETMPDSR_MASK                             0x00000001UL                      </span></div><div class="line"><a name="l00549"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga718cc8a23b1e363b8fb64729f52ee79d">  549</a></span>&#160;<span class="preprocessor">#define ETM_ETMPDSR_ETMUP                             (0x1UL &lt;&lt; 0)                      </span></div><div class="line"><a name="l00550"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga608dab2efcc6dc5e5634c8a77b73cb7e">  550</a></span>&#160;<span class="preprocessor">#define _ETM_ETMPDSR_ETMUP_SHIFT                      0                                 </span></div><div class="line"><a name="l00551"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gabf0181affafb9348938253c9910066d4">  551</a></span>&#160;<span class="preprocessor">#define _ETM_ETMPDSR_ETMUP_MASK                       0x1UL                             </span></div><div class="line"><a name="l00552"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga7ebee2bb839ede7fb3b6773e500db8eb">  552</a></span>&#160;<span class="preprocessor">#define _ETM_ETMPDSR_ETMUP_DEFAULT                    0x00000001UL                      </span></div><div class="line"><a name="l00553"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga54edee31a2b78f7dbb364c46f5141cd5">  553</a></span>&#160;<span class="preprocessor">#define ETM_ETMPDSR_ETMUP_DEFAULT                     (_ETM_ETMPDSR_ETMUP_DEFAULT &lt;&lt; 0) </span></div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit fields for ETM ETMISCIN */</span><span class="preprocessor"></span></div><div class="line"><a name="l00556"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga1a677db74a6e67bac2f5b124b93d6358">  556</a></span>&#160;<span class="preprocessor">#define _ETM_ETMISCIN_RESETVALUE                      0x00000000UL                          </span></div><div class="line"><a name="l00557"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gaf35b30a0f37503795cd9ab9f6160a4c7">  557</a></span>&#160;<span class="preprocessor">#define _ETM_ETMISCIN_MASK                            0x00000013UL                          </span></div><div class="line"><a name="l00558"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga162729b5c7606920d13bd3d69fd2ba19">  558</a></span>&#160;<span class="preprocessor">#define _ETM_ETMISCIN_EXTIN_SHIFT                     0                                     </span></div><div class="line"><a name="l00559"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga5714abdb0131b3e14fc60d940dc3a08a">  559</a></span>&#160;<span class="preprocessor">#define _ETM_ETMISCIN_EXTIN_MASK                      0x3UL                                 </span></div><div class="line"><a name="l00560"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga8bc1b1fd87a2000071dd3347d5c54451">  560</a></span>&#160;<span class="preprocessor">#define _ETM_ETMISCIN_EXTIN_DEFAULT                   0x00000000UL                          </span></div><div class="line"><a name="l00561"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga33f17c449b373c8b8daccfa03d99865a">  561</a></span>&#160;<span class="preprocessor">#define ETM_ETMISCIN_EXTIN_DEFAULT                    (_ETM_ETMISCIN_EXTIN_DEFAULT &lt;&lt; 0)    </span></div><div class="line"><a name="l00562"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga88c33ce51fdd69cb715313041dcfbd0c">  562</a></span>&#160;<span class="preprocessor">#define ETM_ETMISCIN_COREHALT                         (0x1UL &lt;&lt; 4)                          </span></div><div class="line"><a name="l00563"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga079870bebf994e0da55efb2a8b7ccc7a">  563</a></span>&#160;<span class="preprocessor">#define _ETM_ETMISCIN_COREHALT_SHIFT                  4                                     </span></div><div class="line"><a name="l00564"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gaa55a9565bd8e5e636217a72395a63aef">  564</a></span>&#160;<span class="preprocessor">#define _ETM_ETMISCIN_COREHALT_MASK                   0x10UL                                </span></div><div class="line"><a name="l00565"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga9628369f8e369abb101dea3ce93b816c">  565</a></span>&#160;<span class="preprocessor">#define _ETM_ETMISCIN_COREHALT_DEFAULT                0x00000000UL                          </span></div><div class="line"><a name="l00566"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gaad0c955ca98d73ebc7d62f79232aa610">  566</a></span>&#160;<span class="preprocessor">#define ETM_ETMISCIN_COREHALT_DEFAULT                 (_ETM_ETMISCIN_COREHALT_DEFAULT &lt;&lt; 4) </span></div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit fields for ETM ITTRIGOUT */</span><span class="preprocessor"></span></div><div class="line"><a name="l00569"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gabcc59bb16d4488eb4c538bb757e0e0b5">  569</a></span>&#160;<span class="preprocessor">#define _ETM_ITTRIGOUT_RESETVALUE                     0x00000000UL                             </span></div><div class="line"><a name="l00570"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gabcd0ad38ea59cb118982b2d02c692f43">  570</a></span>&#160;<span class="preprocessor">#define _ETM_ITTRIGOUT_MASK                           0x00000001UL                             </span></div><div class="line"><a name="l00571"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gaeff9143b30a8d145a256e41cf6a9e3a3">  571</a></span>&#160;<span class="preprocessor">#define ETM_ITTRIGOUT_TRIGGEROUT                      (0x1UL &lt;&lt; 0)                             </span></div><div class="line"><a name="l00572"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gae6ee5efaa9a2e7f0dc19e72770ed2556">  572</a></span>&#160;<span class="preprocessor">#define _ETM_ITTRIGOUT_TRIGGEROUT_SHIFT               0                                        </span></div><div class="line"><a name="l00573"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gaca16e3dc17f839416aec4d9f59c6639c">  573</a></span>&#160;<span class="preprocessor">#define _ETM_ITTRIGOUT_TRIGGEROUT_MASK                0x1UL                                    </span></div><div class="line"><a name="l00574"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga1cc259eeb0d4dc701e62f51658432b07">  574</a></span>&#160;<span class="preprocessor">#define _ETM_ITTRIGOUT_TRIGGEROUT_DEFAULT             0x00000000UL                             </span></div><div class="line"><a name="l00575"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga6ec44ac9ccb3cc0eb1b737faf5d601c4">  575</a></span>&#160;<span class="preprocessor">#define ETM_ITTRIGOUT_TRIGGEROUT_DEFAULT              (_ETM_ITTRIGOUT_TRIGGEROUT_DEFAULT &lt;&lt; 0) </span></div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit fields for ETM ETMITATBCTR2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00578"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga27065dde9e0e7cc6a6e5089a9b760a7a">  578</a></span>&#160;<span class="preprocessor">#define _ETM_ETMITATBCTR2_RESETVALUE                  0x00000001UL                             </span></div><div class="line"><a name="l00579"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gad248eb4d821b2a8547bfff357d75114e">  579</a></span>&#160;<span class="preprocessor">#define _ETM_ETMITATBCTR2_MASK                        0x00000001UL                             </span></div><div class="line"><a name="l00580"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga0985c7e7c3f084d9defb8c6d7bcda9d0">  580</a></span>&#160;<span class="preprocessor">#define ETM_ETMITATBCTR2_ATREADY                      (0x1UL &lt;&lt; 0)                             </span></div><div class="line"><a name="l00581"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga6c425db85168c24fdd36469bd5943589">  581</a></span>&#160;<span class="preprocessor">#define _ETM_ETMITATBCTR2_ATREADY_SHIFT               0                                        </span></div><div class="line"><a name="l00582"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga231e28ff35e017cb96e83826cac549e4">  582</a></span>&#160;<span class="preprocessor">#define _ETM_ETMITATBCTR2_ATREADY_MASK                0x1UL                                    </span></div><div class="line"><a name="l00583"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gac2fd5a8a8edff1569f4b20fa51dc150d">  583</a></span>&#160;<span class="preprocessor">#define _ETM_ETMITATBCTR2_ATREADY_DEFAULT             0x00000001UL                             </span></div><div class="line"><a name="l00584"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga6b5ba2f75bb1de48b9471dfdda46e92a">  584</a></span>&#160;<span class="preprocessor">#define ETM_ETMITATBCTR2_ATREADY_DEFAULT              (_ETM_ETMITATBCTR2_ATREADY_DEFAULT &lt;&lt; 0) </span></div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit fields for ETM ETMITATBCTR0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00587"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga5bfbdb477e9080348c1a85f01fdb051d">  587</a></span>&#160;<span class="preprocessor">#define _ETM_ETMITATBCTR0_RESETVALUE                  0x00000000UL                             </span></div><div class="line"><a name="l00588"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga4f7d721b672efd03821c778878850bc5">  588</a></span>&#160;<span class="preprocessor">#define _ETM_ETMITATBCTR0_MASK                        0x00000001UL                             </span></div><div class="line"><a name="l00589"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga3c69c6c8e2c145ad2a67d3662033fb1d">  589</a></span>&#160;<span class="preprocessor">#define ETM_ETMITATBCTR0_ATVALID                      (0x1UL &lt;&lt; 0)                             </span></div><div class="line"><a name="l00590"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga91c65290907a20e33d94748300da040d">  590</a></span>&#160;<span class="preprocessor">#define _ETM_ETMITATBCTR0_ATVALID_SHIFT               0                                        </span></div><div class="line"><a name="l00591"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gac6f93469d1cb5e8d1c0da744f38dfce4">  591</a></span>&#160;<span class="preprocessor">#define _ETM_ETMITATBCTR0_ATVALID_MASK                0x1UL                                    </span></div><div class="line"><a name="l00592"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gaf43d315f97a6e71db37ee7e3ee356f9f">  592</a></span>&#160;<span class="preprocessor">#define _ETM_ETMITATBCTR0_ATVALID_DEFAULT             0x00000000UL                             </span></div><div class="line"><a name="l00593"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga48c04000edc705da9ab5bb42725fc768">  593</a></span>&#160;<span class="preprocessor">#define ETM_ETMITATBCTR0_ATVALID_DEFAULT              (_ETM_ETMITATBCTR0_ATVALID_DEFAULT &lt;&lt; 0) </span></div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit fields for ETM ETMITCTRL */</span><span class="preprocessor"></span></div><div class="line"><a name="l00596"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga262543b57d53eeaee703dcf1ab468281">  596</a></span>&#160;<span class="preprocessor">#define _ETM_ETMITCTRL_RESETVALUE                     0x00000000UL                       </span></div><div class="line"><a name="l00597"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga61f329a00e269a0feb09f325380f2fdc">  597</a></span>&#160;<span class="preprocessor">#define _ETM_ETMITCTRL_MASK                           0x00000001UL                       </span></div><div class="line"><a name="l00598"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga94984fe731ff93ec9172fd308140b040">  598</a></span>&#160;<span class="preprocessor">#define ETM_ETMITCTRL_ITEN                            (0x1UL &lt;&lt; 0)                       </span></div><div class="line"><a name="l00599"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga779e3ebe4e464cb052ac9b336c689fa6">  599</a></span>&#160;<span class="preprocessor">#define _ETM_ETMITCTRL_ITEN_SHIFT                     0                                  </span></div><div class="line"><a name="l00600"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga469d7f4ae2b2df0890cfcf43dcadc31f">  600</a></span>&#160;<span class="preprocessor">#define _ETM_ETMITCTRL_ITEN_MASK                      0x1UL                              </span></div><div class="line"><a name="l00601"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gae0df63446eead8b10f3ad93b8de95fe8">  601</a></span>&#160;<span class="preprocessor">#define _ETM_ETMITCTRL_ITEN_DEFAULT                   0x00000000UL                       </span></div><div class="line"><a name="l00602"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga2078889c1cc726276edc662f8db029fb">  602</a></span>&#160;<span class="preprocessor">#define ETM_ETMITCTRL_ITEN_DEFAULT                    (_ETM_ETMITCTRL_ITEN_DEFAULT &lt;&lt; 0) </span></div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit fields for ETM ETMCLAIMSET */</span><span class="preprocessor"></span></div><div class="line"><a name="l00605"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga7785bbaaa91e2f852c9644792d55a18b">  605</a></span>&#160;<span class="preprocessor">#define _ETM_ETMCLAIMSET_RESETVALUE                   0x0000000FUL                           </span></div><div class="line"><a name="l00606"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga276a558a3d18cfef660fde8de7445cec">  606</a></span>&#160;<span class="preprocessor">#define _ETM_ETMCLAIMSET_MASK                         0x000000FFUL                           </span></div><div class="line"><a name="l00607"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga36f6a603936f45a25087a9276146222e">  607</a></span>&#160;<span class="preprocessor">#define _ETM_ETMCLAIMSET_SETTAG_SHIFT                 0                                      </span></div><div class="line"><a name="l00608"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga3364ef46cbcbfb9b72d8779507ab8827">  608</a></span>&#160;<span class="preprocessor">#define _ETM_ETMCLAIMSET_SETTAG_MASK                  0xFFUL                                 </span></div><div class="line"><a name="l00609"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga0489f7159606b9e3cd4ca3dd97c69d1e">  609</a></span>&#160;<span class="preprocessor">#define _ETM_ETMCLAIMSET_SETTAG_DEFAULT               0x0000000FUL                           </span></div><div class="line"><a name="l00610"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gaf248868031f6bf624c7b74b17face9d0">  610</a></span>&#160;<span class="preprocessor">#define ETM_ETMCLAIMSET_SETTAG_DEFAULT                (_ETM_ETMCLAIMSET_SETTAG_DEFAULT &lt;&lt; 0) </span></div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit fields for ETM ETMCLAIMCLR */</span><span class="preprocessor"></span></div><div class="line"><a name="l00613"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga7aa7e37e47b2baa1cbc19e9a79dce0e7">  613</a></span>&#160;<span class="preprocessor">#define _ETM_ETMCLAIMCLR_RESETVALUE                   0x00000000UL                           </span></div><div class="line"><a name="l00614"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga6f65e09f768a4c97d2ed2cdf976a19fb">  614</a></span>&#160;<span class="preprocessor">#define _ETM_ETMCLAIMCLR_MASK                         0x00000001UL                           </span></div><div class="line"><a name="l00615"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga8d01c9355b81062b060128bb11c63661">  615</a></span>&#160;<span class="preprocessor">#define ETM_ETMCLAIMCLR_CLRTAG                        (0x1UL &lt;&lt; 0)                           </span></div><div class="line"><a name="l00616"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga045df27544d790a057193b3f0e0ba294">  616</a></span>&#160;<span class="preprocessor">#define _ETM_ETMCLAIMCLR_CLRTAG_SHIFT                 0                                      </span></div><div class="line"><a name="l00617"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga24c28369038a0975c18c2f8a626b5568">  617</a></span>&#160;<span class="preprocessor">#define _ETM_ETMCLAIMCLR_CLRTAG_MASK                  0x1UL                                  </span></div><div class="line"><a name="l00618"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga38fb3ffa2ae4b9c7756aa974637eb98e">  618</a></span>&#160;<span class="preprocessor">#define _ETM_ETMCLAIMCLR_CLRTAG_DEFAULT               0x00000000UL                           </span></div><div class="line"><a name="l00619"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga596a6cb502835eda757fa66f54c6a1fe">  619</a></span>&#160;<span class="preprocessor">#define ETM_ETMCLAIMCLR_CLRTAG_DEFAULT                (_ETM_ETMCLAIMCLR_CLRTAG_DEFAULT &lt;&lt; 0) </span></div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit fields for ETM ETMLAR */</span><span class="preprocessor"></span></div><div class="line"><a name="l00622"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga0116f13da3b09c2a02be3cfe06a9872a">  622</a></span>&#160;<span class="preprocessor">#define _ETM_ETMLAR_RESETVALUE                        0x00000000UL                   </span></div><div class="line"><a name="l00623"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga030d7efb393d905662145f322d6eb321">  623</a></span>&#160;<span class="preprocessor">#define _ETM_ETMLAR_MASK                              0x00000001UL                   </span></div><div class="line"><a name="l00624"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gab8bf1fb013bf0eb4ecad8b37a42b42d2">  624</a></span>&#160;<span class="preprocessor">#define ETM_ETMLAR_KEY                                (0x1UL &lt;&lt; 0)                   </span></div><div class="line"><a name="l00625"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga98b5f98c62f19a10d7f98b735224254d">  625</a></span>&#160;<span class="preprocessor">#define _ETM_ETMLAR_KEY_SHIFT                         0                              </span></div><div class="line"><a name="l00626"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gac994bc2cae8e8c24895936ee7a7e0e26">  626</a></span>&#160;<span class="preprocessor">#define _ETM_ETMLAR_KEY_MASK                          0x1UL                          </span></div><div class="line"><a name="l00627"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gabe733805a6569e7c9dafe231f31431fe">  627</a></span>&#160;<span class="preprocessor">#define _ETM_ETMLAR_KEY_DEFAULT                       0x00000000UL                   </span></div><div class="line"><a name="l00628"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga6ea99c5065a45e5a8af8d66c773cb6ee">  628</a></span>&#160;<span class="preprocessor">#define ETM_ETMLAR_KEY_DEFAULT                        (_ETM_ETMLAR_KEY_DEFAULT &lt;&lt; 0) </span></div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit fields for ETM ETMLSR */</span><span class="preprocessor"></span></div><div class="line"><a name="l00631"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gaf7d2bd342491ee16715ce6f7a3480cf8">  631</a></span>&#160;<span class="preprocessor">#define _ETM_ETMLSR_RESETVALUE                        0x00000003UL                       </span></div><div class="line"><a name="l00632"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga4dbc80564bec7338bb3191dc35c9a0d5">  632</a></span>&#160;<span class="preprocessor">#define _ETM_ETMLSR_MASK                              0x00000003UL                       </span></div><div class="line"><a name="l00633"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gac260b01b8bf054954d4fe214b2371246">  633</a></span>&#160;<span class="preprocessor">#define ETM_ETMLSR_LOCKIMP                            (0x1UL &lt;&lt; 0)                       </span></div><div class="line"><a name="l00634"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga78fea92885e2240617fd57dd715ce76f">  634</a></span>&#160;<span class="preprocessor">#define _ETM_ETMLSR_LOCKIMP_SHIFT                     0                                  </span></div><div class="line"><a name="l00635"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga71e237c774f7682eed7d17dfbba4676e">  635</a></span>&#160;<span class="preprocessor">#define _ETM_ETMLSR_LOCKIMP_MASK                      0x1UL                              </span></div><div class="line"><a name="l00636"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga93f1fe3626a383c5ed7eda801a3a9630">  636</a></span>&#160;<span class="preprocessor">#define _ETM_ETMLSR_LOCKIMP_DEFAULT                   0x00000001UL                       </span></div><div class="line"><a name="l00637"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gac96cc7a2c43d2987186180bf16e065a1">  637</a></span>&#160;<span class="preprocessor">#define ETM_ETMLSR_LOCKIMP_DEFAULT                    (_ETM_ETMLSR_LOCKIMP_DEFAULT &lt;&lt; 0) </span></div><div class="line"><a name="l00638"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga1ba8f52a45a986104360819698b7cb5c">  638</a></span>&#160;<span class="preprocessor">#define ETM_ETMLSR_LOCKED                             (0x1UL &lt;&lt; 1)                       </span></div><div class="line"><a name="l00639"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga9b720d1259a1ff25f0f1b9293230fc5f">  639</a></span>&#160;<span class="preprocessor">#define _ETM_ETMLSR_LOCKED_SHIFT                      1                                  </span></div><div class="line"><a name="l00640"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga03821ffdd1a6f51f56314770c7421d66">  640</a></span>&#160;<span class="preprocessor">#define _ETM_ETMLSR_LOCKED_MASK                       0x2UL                              </span></div><div class="line"><a name="l00641"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga6fe75e5edfc9b6854a129a8fbc11d268">  641</a></span>&#160;<span class="preprocessor">#define _ETM_ETMLSR_LOCKED_DEFAULT                    0x00000001UL                       </span></div><div class="line"><a name="l00642"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga324d578bc40432394bccc1417145b2b6">  642</a></span>&#160;<span class="preprocessor">#define ETM_ETMLSR_LOCKED_DEFAULT                     (_ETM_ETMLSR_LOCKED_DEFAULT &lt;&lt; 1)  </span></div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit fields for ETM ETMAUTHSTATUS */</span><span class="preprocessor"></span></div><div class="line"><a name="l00645"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gac31d7b07a24185f6dcf051a916066b6d">  645</a></span>&#160;<span class="preprocessor">#define _ETM_ETMAUTHSTATUS_RESETVALUE                 0x000000C0UL                                      </span></div><div class="line"><a name="l00646"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gad8a604a0cf04ac186c12419b08c250cb">  646</a></span>&#160;<span class="preprocessor">#define _ETM_ETMAUTHSTATUS_MASK                       0x000000FFUL                                      </span></div><div class="line"><a name="l00647"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gac241c3d6f62f865f3d00abe941107ae3">  647</a></span>&#160;<span class="preprocessor">#define _ETM_ETMAUTHSTATUS_NONSECINVDBG_SHIFT         0                                                 </span></div><div class="line"><a name="l00648"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga108017fcce67d10633d9e27db75d3b3b">  648</a></span>&#160;<span class="preprocessor">#define _ETM_ETMAUTHSTATUS_NONSECINVDBG_MASK          0x3UL                                             </span></div><div class="line"><a name="l00649"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga184587c7696f4f93081c65d63583587c">  649</a></span>&#160;<span class="preprocessor">#define _ETM_ETMAUTHSTATUS_NONSECINVDBG_DEFAULT       0x00000000UL                                      </span></div><div class="line"><a name="l00650"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga7d4de42bc15fafe47016dc1fc1eb7a79">  650</a></span>&#160;<span class="preprocessor">#define ETM_ETMAUTHSTATUS_NONSECINVDBG_DEFAULT        (_ETM_ETMAUTHSTATUS_NONSECINVDBG_DEFAULT &lt;&lt; 0)    </span></div><div class="line"><a name="l00651"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gab2abcf144fa224ec474aa79524c568c8">  651</a></span>&#160;<span class="preprocessor">#define _ETM_ETMAUTHSTATUS_NONSECNONINVDBG_SHIFT      2                                                 </span></div><div class="line"><a name="l00652"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gadbd3ff2358ab10427b75bc46d75e2f59">  652</a></span>&#160;<span class="preprocessor">#define _ETM_ETMAUTHSTATUS_NONSECNONINVDBG_MASK       0xCUL                                             </span></div><div class="line"><a name="l00653"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga615569e7619023263ce9976a2e725443">  653</a></span>&#160;<span class="preprocessor">#define _ETM_ETMAUTHSTATUS_NONSECNONINVDBG_DEFAULT    0x00000000UL                                      </span></div><div class="line"><a name="l00654"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gaca2fb8d88165fe000d55e6bca17f9b90">  654</a></span>&#160;<span class="preprocessor">#define _ETM_ETMAUTHSTATUS_NONSECNONINVDBG_DISABLE    0x00000002UL                                      </span></div><div class="line"><a name="l00655"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gaac52bd6a1c058c0416d6843b4bc02c58">  655</a></span>&#160;<span class="preprocessor">#define _ETM_ETMAUTHSTATUS_NONSECNONINVDBG_ENABLE     0x00000003UL                                      </span></div><div class="line"><a name="l00656"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gaf2c74ca744f58c182197c0e2f2034d93">  656</a></span>&#160;<span class="preprocessor">#define ETM_ETMAUTHSTATUS_NONSECNONINVDBG_DEFAULT     (_ETM_ETMAUTHSTATUS_NONSECNONINVDBG_DEFAULT &lt;&lt; 2) </span></div><div class="line"><a name="l00657"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga4619616d44f8ecd9047fce72d1f24b18">  657</a></span>&#160;<span class="preprocessor">#define ETM_ETMAUTHSTATUS_NONSECNONINVDBG_DISABLE     (_ETM_ETMAUTHSTATUS_NONSECNONINVDBG_DISABLE &lt;&lt; 2) </span></div><div class="line"><a name="l00658"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gab7ec9db67de28dce22758fa27b8acdd0">  658</a></span>&#160;<span class="preprocessor">#define ETM_ETMAUTHSTATUS_NONSECNONINVDBG_ENABLE      (_ETM_ETMAUTHSTATUS_NONSECNONINVDBG_ENABLE &lt;&lt; 2)  </span></div><div class="line"><a name="l00659"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gab06940c73d1107c26cb4f082b7123012">  659</a></span>&#160;<span class="preprocessor">#define _ETM_ETMAUTHSTATUS_SECINVDBG_SHIFT            4                                                 </span></div><div class="line"><a name="l00660"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga38726b1ff5bf219a5c21a1a3f59b4714">  660</a></span>&#160;<span class="preprocessor">#define _ETM_ETMAUTHSTATUS_SECINVDBG_MASK             0x30UL                                            </span></div><div class="line"><a name="l00661"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gaf17388805876bac23c45285da8a4d918">  661</a></span>&#160;<span class="preprocessor">#define _ETM_ETMAUTHSTATUS_SECINVDBG_DEFAULT          0x00000000UL                                      </span></div><div class="line"><a name="l00662"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gaf11f4933f5017122abf0521369d4fe66">  662</a></span>&#160;<span class="preprocessor">#define ETM_ETMAUTHSTATUS_SECINVDBG_DEFAULT           (_ETM_ETMAUTHSTATUS_SECINVDBG_DEFAULT &lt;&lt; 4)       </span></div><div class="line"><a name="l00663"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gacb4aa0681640552c2d7b813bb95266d5">  663</a></span>&#160;<span class="preprocessor">#define _ETM_ETMAUTHSTATUS_SECNONINVDBG_SHIFT         6                                                 </span></div><div class="line"><a name="l00664"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gada4c1d56fd935dfca2186a85fa04e415">  664</a></span>&#160;<span class="preprocessor">#define _ETM_ETMAUTHSTATUS_SECNONINVDBG_MASK          0xC0UL                                            </span></div><div class="line"><a name="l00665"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga16ea8f12b955a6d07b1ae9a878a00c57">  665</a></span>&#160;<span class="preprocessor">#define _ETM_ETMAUTHSTATUS_SECNONINVDBG_DEFAULT       0x00000003UL                                      </span></div><div class="line"><a name="l00666"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga6cae65b0df5e737b4f6ae850891f13c9">  666</a></span>&#160;<span class="preprocessor">#define ETM_ETMAUTHSTATUS_SECNONINVDBG_DEFAULT        (_ETM_ETMAUTHSTATUS_SECNONINVDBG_DEFAULT &lt;&lt; 6)    </span></div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit fields for ETM ETMDEVTYPE */</span><span class="preprocessor"></span></div><div class="line"><a name="l00669"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga23c3dbb94caa9bb3b187cf36826d664a">  669</a></span>&#160;<span class="preprocessor">#define _ETM_ETMDEVTYPE_RESETVALUE                    0x00000013UL                             </span></div><div class="line"><a name="l00670"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga72bdfde0d5d82459aed481947d419f86">  670</a></span>&#160;<span class="preprocessor">#define _ETM_ETMDEVTYPE_MASK                          0x000000FFUL                             </span></div><div class="line"><a name="l00671"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga6e54c13668d6acf0030cd7edf6f8c6c1">  671</a></span>&#160;<span class="preprocessor">#define _ETM_ETMDEVTYPE_TRACESRC_SHIFT                0                                        </span></div><div class="line"><a name="l00672"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gaa1d35bd9b3026489ba2c08709b1103d1">  672</a></span>&#160;<span class="preprocessor">#define _ETM_ETMDEVTYPE_TRACESRC_MASK                 0xFUL                                    </span></div><div class="line"><a name="l00673"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga792fd5a927978afeb1a8d52aa7a94118">  673</a></span>&#160;<span class="preprocessor">#define _ETM_ETMDEVTYPE_TRACESRC_DEFAULT              0x00000003UL                             </span></div><div class="line"><a name="l00674"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga494a747303793b2a76f078d17aca9d52">  674</a></span>&#160;<span class="preprocessor">#define ETM_ETMDEVTYPE_TRACESRC_DEFAULT               (_ETM_ETMDEVTYPE_TRACESRC_DEFAULT &lt;&lt; 0)  </span></div><div class="line"><a name="l00675"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga00beeb70d9237a450d71f5056dc08c8e">  675</a></span>&#160;<span class="preprocessor">#define _ETM_ETMDEVTYPE_PROCTRACE_SHIFT               4                                        </span></div><div class="line"><a name="l00676"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga4ce19e1f50fac8b4103fd31dcd9128d9">  676</a></span>&#160;<span class="preprocessor">#define _ETM_ETMDEVTYPE_PROCTRACE_MASK                0xF0UL                                   </span></div><div class="line"><a name="l00677"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gac71f61c31b2616308653aee8f18569dc">  677</a></span>&#160;<span class="preprocessor">#define _ETM_ETMDEVTYPE_PROCTRACE_DEFAULT             0x00000001UL                             </span></div><div class="line"><a name="l00678"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga9962eedb6943097c938e4415d1b1ca7b">  678</a></span>&#160;<span class="preprocessor">#define ETM_ETMDEVTYPE_PROCTRACE_DEFAULT              (_ETM_ETMDEVTYPE_PROCTRACE_DEFAULT &lt;&lt; 4) </span></div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit fields for ETM ETMPIDR4 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00681"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gaaa4273fd93b1730bb053bb8224773628">  681</a></span>&#160;<span class="preprocessor">#define _ETM_ETMPIDR4_RESETVALUE                      0x00000004UL                          </span></div><div class="line"><a name="l00682"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga4f52eb5bf97e5e2faf1665a41a20c6c5">  682</a></span>&#160;<span class="preprocessor">#define _ETM_ETMPIDR4_MASK                            0x000000FFUL                          </span></div><div class="line"><a name="l00683"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga3de52a7e27b5fdf42f12e84e11003ed3">  683</a></span>&#160;<span class="preprocessor">#define _ETM_ETMPIDR4_CONTCODE_SHIFT                  0                                     </span></div><div class="line"><a name="l00684"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga58181b1c669af7c1a6d3183546907e83">  684</a></span>&#160;<span class="preprocessor">#define _ETM_ETMPIDR4_CONTCODE_MASK                   0xFUL                                 </span></div><div class="line"><a name="l00685"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gadc9b7c13097f22125d65c3e0513cf21d">  685</a></span>&#160;<span class="preprocessor">#define _ETM_ETMPIDR4_CONTCODE_DEFAULT                0x00000004UL                          </span></div><div class="line"><a name="l00686"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gace15b943a8c1a8669bfdc4ebea2c1a5e">  686</a></span>&#160;<span class="preprocessor">#define ETM_ETMPIDR4_CONTCODE_DEFAULT                 (_ETM_ETMPIDR4_CONTCODE_DEFAULT &lt;&lt; 0) </span></div><div class="line"><a name="l00687"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gaf97e3bd630fb003a7febd4872fd5ff2e">  687</a></span>&#160;<span class="preprocessor">#define _ETM_ETMPIDR4_COUNT_SHIFT                     4                                     </span></div><div class="line"><a name="l00688"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gaec7d3aac717c09ec456fb4b5d37add7e">  688</a></span>&#160;<span class="preprocessor">#define _ETM_ETMPIDR4_COUNT_MASK                      0xF0UL                                </span></div><div class="line"><a name="l00689"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gafcc75e9733d26979ffedaf94a752dce0">  689</a></span>&#160;<span class="preprocessor">#define _ETM_ETMPIDR4_COUNT_DEFAULT                   0x00000000UL                          </span></div><div class="line"><a name="l00690"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga25768d87e69953f4417330e79e81e85a">  690</a></span>&#160;<span class="preprocessor">#define ETM_ETMPIDR4_COUNT_DEFAULT                    (_ETM_ETMPIDR4_COUNT_DEFAULT &lt;&lt; 4)    </span></div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit fields for ETM ETMPIDR5 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00693"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga381ec741fc39745f3f6a774512c78a2b">  693</a></span>&#160;<span class="preprocessor">#define _ETM_ETMPIDR5_RESETVALUE                      0x00000000UL </span></div><div class="line"><a name="l00694"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga0938a3796faf9f09f68b9468986383c1">  694</a></span>&#160;<span class="preprocessor">#define _ETM_ETMPIDR5_MASK                            0x00000000UL </span></div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit fields for ETM ETMPIDR6 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00697"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gabf23d6407b88ec8fe8cd022e990126d7">  697</a></span>&#160;<span class="preprocessor">#define _ETM_ETMPIDR6_RESETVALUE                      0x00000000UL </span></div><div class="line"><a name="l00698"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gaa890ca51dca90dba7e5cb430ca746f3e">  698</a></span>&#160;<span class="preprocessor">#define _ETM_ETMPIDR6_MASK                            0x00000000UL </span></div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit fields for ETM ETMPIDR7 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00701"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gae6dda82ea9918dac983f0bdc50ce47a6">  701</a></span>&#160;<span class="preprocessor">#define _ETM_ETMPIDR7_RESETVALUE                      0x00000000UL </span></div><div class="line"><a name="l00702"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gaa1520f02d62f3b8d850714b702e7f0c3">  702</a></span>&#160;<span class="preprocessor">#define _ETM_ETMPIDR7_MASK                            0x00000000UL </span></div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit fields for ETM ETMPIDR0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00705"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga246535960c18e35429d0aa49bb6dcc18">  705</a></span>&#160;<span class="preprocessor">#define _ETM_ETMPIDR0_RESETVALUE                      0x00000024UL                         </span></div><div class="line"><a name="l00706"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga28be001c2a70bd44abd82154c4788ad1">  706</a></span>&#160;<span class="preprocessor">#define _ETM_ETMPIDR0_MASK                            0x000000FFUL                         </span></div><div class="line"><a name="l00707"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga066c368423783a9def1883fe0ad78dd2">  707</a></span>&#160;<span class="preprocessor">#define _ETM_ETMPIDR0_PARTNUM_SHIFT                   0                                    </span></div><div class="line"><a name="l00708"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gad1630d0f6058eba2c09593f2c45f43af">  708</a></span>&#160;<span class="preprocessor">#define _ETM_ETMPIDR0_PARTNUM_MASK                    0xFFUL                               </span></div><div class="line"><a name="l00709"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gabe689167c1293834349fe682d73aae94">  709</a></span>&#160;<span class="preprocessor">#define _ETM_ETMPIDR0_PARTNUM_DEFAULT                 0x00000024UL                         </span></div><div class="line"><a name="l00710"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga848f80afa2c50792f681b2ffd4f6f290">  710</a></span>&#160;<span class="preprocessor">#define ETM_ETMPIDR0_PARTNUM_DEFAULT                  (_ETM_ETMPIDR0_PARTNUM_DEFAULT &lt;&lt; 0) </span></div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit fields for ETM ETMPIDR1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00713"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gae952e79567468a6ac6b44c4ba39041cf">  713</a></span>&#160;<span class="preprocessor">#define _ETM_ETMPIDR1_RESETVALUE                      0x000000B9UL                         </span></div><div class="line"><a name="l00714"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga54925475938fe6c2ea7314ca20d3f4ae">  714</a></span>&#160;<span class="preprocessor">#define _ETM_ETMPIDR1_MASK                            0x000000FFUL                         </span></div><div class="line"><a name="l00715"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga147d8f8f866ba0b3dae003973130d7b0">  715</a></span>&#160;<span class="preprocessor">#define _ETM_ETMPIDR1_PARTNUM_SHIFT                   0                                    </span></div><div class="line"><a name="l00716"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga68f7e562b03f4f6fea7bf241ee91d0c0">  716</a></span>&#160;<span class="preprocessor">#define _ETM_ETMPIDR1_PARTNUM_MASK                    0xFUL                                </span></div><div class="line"><a name="l00717"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga84829f08027960d6f3fc9bfed3ac8652">  717</a></span>&#160;<span class="preprocessor">#define _ETM_ETMPIDR1_PARTNUM_DEFAULT                 0x00000009UL                         </span></div><div class="line"><a name="l00718"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga9a77e77dc1cd734861d23f7f462453db">  718</a></span>&#160;<span class="preprocessor">#define ETM_ETMPIDR1_PARTNUM_DEFAULT                  (_ETM_ETMPIDR1_PARTNUM_DEFAULT &lt;&lt; 0) </span></div><div class="line"><a name="l00719"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga4792eba6e4c9d97a557238672409f06b">  719</a></span>&#160;<span class="preprocessor">#define _ETM_ETMPIDR1_IDCODE_SHIFT                    4                                    </span></div><div class="line"><a name="l00720"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gaf5c74c55ddfdfa88a88c85c36e4bbd40">  720</a></span>&#160;<span class="preprocessor">#define _ETM_ETMPIDR1_IDCODE_MASK                     0xF0UL                               </span></div><div class="line"><a name="l00721"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga3c109197404d026659c8afcccc37dd84">  721</a></span>&#160;<span class="preprocessor">#define _ETM_ETMPIDR1_IDCODE_DEFAULT                  0x0000000BUL                         </span></div><div class="line"><a name="l00722"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga0299e9f9448646c3481f7d0a49d1c0ac">  722</a></span>&#160;<span class="preprocessor">#define ETM_ETMPIDR1_IDCODE_DEFAULT                   (_ETM_ETMPIDR1_IDCODE_DEFAULT &lt;&lt; 4)  </span></div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit fields for ETM ETMPIDR2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00725"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga1232d8989fdaf319670ce9a534572138">  725</a></span>&#160;<span class="preprocessor">#define _ETM_ETMPIDR2_RESETVALUE                      0x0000003BUL                         </span></div><div class="line"><a name="l00726"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gaab6b11c7d39fc5a00b249742ea2472af">  726</a></span>&#160;<span class="preprocessor">#define _ETM_ETMPIDR2_MASK                            0x000000FFUL                         </span></div><div class="line"><a name="l00727"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga52d0b32ea7e7bd53948c52c29aca4efe">  727</a></span>&#160;<span class="preprocessor">#define _ETM_ETMPIDR2_IDCODE_SHIFT                    0                                    </span></div><div class="line"><a name="l00728"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga5df701266db691270e7a9ba2a285bb7e">  728</a></span>&#160;<span class="preprocessor">#define _ETM_ETMPIDR2_IDCODE_MASK                     0x7UL                                </span></div><div class="line"><a name="l00729"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga15757b5543eb8e277b4ad6812f75d62d">  729</a></span>&#160;<span class="preprocessor">#define _ETM_ETMPIDR2_IDCODE_DEFAULT                  0x00000003UL                         </span></div><div class="line"><a name="l00730"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gaf7722790f2c3ad9c5ee75c937bcb6dc7">  730</a></span>&#160;<span class="preprocessor">#define ETM_ETMPIDR2_IDCODE_DEFAULT                   (_ETM_ETMPIDR2_IDCODE_DEFAULT &lt;&lt; 0)  </span></div><div class="line"><a name="l00731"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga07ef28be6522da483cc93bfdbed9a548">  731</a></span>&#160;<span class="preprocessor">#define ETM_ETMPIDR2_ALWAYS1                          (0x1UL &lt;&lt; 3)                         </span></div><div class="line"><a name="l00732"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga522ca964a0d7e5751beb0d75efc50136">  732</a></span>&#160;<span class="preprocessor">#define _ETM_ETMPIDR2_ALWAYS1_SHIFT                   3                                    </span></div><div class="line"><a name="l00733"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gad75ce852a1404ef86e408674a3a89fb9">  733</a></span>&#160;<span class="preprocessor">#define _ETM_ETMPIDR2_ALWAYS1_MASK                    0x8UL                                </span></div><div class="line"><a name="l00734"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gab79b2d4b12483dcaba17fb36c9bd4c3a">  734</a></span>&#160;<span class="preprocessor">#define _ETM_ETMPIDR2_ALWAYS1_DEFAULT                 0x00000001UL                         </span></div><div class="line"><a name="l00735"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gaf56e6ecd96b93e06c9ff0d0f3411271b">  735</a></span>&#160;<span class="preprocessor">#define ETM_ETMPIDR2_ALWAYS1_DEFAULT                  (_ETM_ETMPIDR2_ALWAYS1_DEFAULT &lt;&lt; 3) </span></div><div class="line"><a name="l00736"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gaeca7470dba7f514aa75b23c090325e7c">  736</a></span>&#160;<span class="preprocessor">#define _ETM_ETMPIDR2_REV_SHIFT                       4                                    </span></div><div class="line"><a name="l00737"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga92aeb16a20ec1dd676e930db4e00cc60">  737</a></span>&#160;<span class="preprocessor">#define _ETM_ETMPIDR2_REV_MASK                        0xF0UL                               </span></div><div class="line"><a name="l00738"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gafc8d9efe042d130d63811513e3cf3a1b">  738</a></span>&#160;<span class="preprocessor">#define _ETM_ETMPIDR2_REV_DEFAULT                     0x00000003UL                         </span></div><div class="line"><a name="l00739"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga271ed94b2f62c2da4da9d9e546caaeb5">  739</a></span>&#160;<span class="preprocessor">#define ETM_ETMPIDR2_REV_DEFAULT                      (_ETM_ETMPIDR2_REV_DEFAULT &lt;&lt; 4)     </span></div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit fields for ETM ETMPIDR3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00742"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gaa2dd3db3b2f3e03b47ff6c0159998d1a">  742</a></span>&#160;<span class="preprocessor">#define _ETM_ETMPIDR3_RESETVALUE                      0x00000000UL                         </span></div><div class="line"><a name="l00743"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gaee77a81599405907f1bade43d10f28c9">  743</a></span>&#160;<span class="preprocessor">#define _ETM_ETMPIDR3_MASK                            0x000000FFUL                         </span></div><div class="line"><a name="l00744"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gaca93f5aaaab379cbccff33566027cc33">  744</a></span>&#160;<span class="preprocessor">#define _ETM_ETMPIDR3_CUSTMOD_SHIFT                   0                                    </span></div><div class="line"><a name="l00745"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga2f27a46abff419a1f6a12dd4eb1cc90a">  745</a></span>&#160;<span class="preprocessor">#define _ETM_ETMPIDR3_CUSTMOD_MASK                    0xFUL                                </span></div><div class="line"><a name="l00746"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga363fcfe3498d3401335e2746962f78b1">  746</a></span>&#160;<span class="preprocessor">#define _ETM_ETMPIDR3_CUSTMOD_DEFAULT                 0x00000000UL                         </span></div><div class="line"><a name="l00747"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga4aef0a3fd6aefd18cbc5a660cc1b848b">  747</a></span>&#160;<span class="preprocessor">#define ETM_ETMPIDR3_CUSTMOD_DEFAULT                  (_ETM_ETMPIDR3_CUSTMOD_DEFAULT &lt;&lt; 0) </span></div><div class="line"><a name="l00748"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga34c62742edf3b45e4368ee2c44c4eaf0">  748</a></span>&#160;<span class="preprocessor">#define _ETM_ETMPIDR3_REVAND_SHIFT                    4                                    </span></div><div class="line"><a name="l00749"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga995f9d269c43006cccf9866d81f9ef7b">  749</a></span>&#160;<span class="preprocessor">#define _ETM_ETMPIDR3_REVAND_MASK                     0xF0UL                               </span></div><div class="line"><a name="l00750"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga0656dd21df373a8f8324baebe8140a58">  750</a></span>&#160;<span class="preprocessor">#define _ETM_ETMPIDR3_REVAND_DEFAULT                  0x00000000UL                         </span></div><div class="line"><a name="l00751"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gab82656a7d27b27a85dfa5bafc3aab788">  751</a></span>&#160;<span class="preprocessor">#define ETM_ETMPIDR3_REVAND_DEFAULT                   (_ETM_ETMPIDR3_REVAND_DEFAULT &lt;&lt; 4)  </span></div><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit fields for ETM ETMCIDR0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00754"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gab8128e40ff79c099cd6144739bbc4bd8">  754</a></span>&#160;<span class="preprocessor">#define _ETM_ETMCIDR0_RESETVALUE                      0x0000000DUL                        </span></div><div class="line"><a name="l00755"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga28caafba19f208bcb68759d5ab1a0eaa">  755</a></span>&#160;<span class="preprocessor">#define _ETM_ETMCIDR0_MASK                            0x000000FFUL                        </span></div><div class="line"><a name="l00756"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gac7990903f20e451bde68689dc6b98afe">  756</a></span>&#160;<span class="preprocessor">#define _ETM_ETMCIDR0_PREAMB_SHIFT                    0                                   </span></div><div class="line"><a name="l00757"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga3e2fec2d694f7d1f2b5683573ba4b82c">  757</a></span>&#160;<span class="preprocessor">#define _ETM_ETMCIDR0_PREAMB_MASK                     0xFFUL                              </span></div><div class="line"><a name="l00758"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga747e48b118255d13590f8ee43649690d">  758</a></span>&#160;<span class="preprocessor">#define _ETM_ETMCIDR0_PREAMB_DEFAULT                  0x0000000DUL                        </span></div><div class="line"><a name="l00759"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gacae81facd5440fcd39b8d9e8c3e00a08">  759</a></span>&#160;<span class="preprocessor">#define ETM_ETMCIDR0_PREAMB_DEFAULT                   (_ETM_ETMCIDR0_PREAMB_DEFAULT &lt;&lt; 0) </span></div><div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit fields for ETM ETMCIDR1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00762"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga52b699ea7b96a9ffec8aba5dabdc54fa">  762</a></span>&#160;<span class="preprocessor">#define _ETM_ETMCIDR1_RESETVALUE                      0x00000090UL                        </span></div><div class="line"><a name="l00763"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga9d7f18118ac5692ccd5931f63eae98c1">  763</a></span>&#160;<span class="preprocessor">#define _ETM_ETMCIDR1_MASK                            0x000000FFUL                        </span></div><div class="line"><a name="l00764"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga9018d602840226473f430aec6b5ca6e9">  764</a></span>&#160;<span class="preprocessor">#define _ETM_ETMCIDR1_PREAMB_SHIFT                    0                                   </span></div><div class="line"><a name="l00765"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga13f4d74b714f5a80fe598cc0cfe92b76">  765</a></span>&#160;<span class="preprocessor">#define _ETM_ETMCIDR1_PREAMB_MASK                     0xFFUL                              </span></div><div class="line"><a name="l00766"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga724a18aafe8bb486c6f6759dbd3bdbe9">  766</a></span>&#160;<span class="preprocessor">#define _ETM_ETMCIDR1_PREAMB_DEFAULT                  0x00000090UL                        </span></div><div class="line"><a name="l00767"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga95c12526142201aead8a8ca5be3596b9">  767</a></span>&#160;<span class="preprocessor">#define ETM_ETMCIDR1_PREAMB_DEFAULT                   (_ETM_ETMCIDR1_PREAMB_DEFAULT &lt;&lt; 0) </span></div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit fields for ETM ETMCIDR2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00770"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga273b086fb1aaac55d9324ab174c3ff31">  770</a></span>&#160;<span class="preprocessor">#define _ETM_ETMCIDR2_RESETVALUE                      0x00000005UL                        </span></div><div class="line"><a name="l00771"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga49b526e9f68e15005d1af453b74cdb2a">  771</a></span>&#160;<span class="preprocessor">#define _ETM_ETMCIDR2_MASK                            0x000000FFUL                        </span></div><div class="line"><a name="l00772"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga8602d0faea509e8db20f59a042ea87a8">  772</a></span>&#160;<span class="preprocessor">#define _ETM_ETMCIDR2_PREAMB_SHIFT                    0                                   </span></div><div class="line"><a name="l00773"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga988c7401b4ed7cbde3cb7badf664384b">  773</a></span>&#160;<span class="preprocessor">#define _ETM_ETMCIDR2_PREAMB_MASK                     0xFFUL                              </span></div><div class="line"><a name="l00774"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga77d8bdcda133be978d387ea9484d6671">  774</a></span>&#160;<span class="preprocessor">#define _ETM_ETMCIDR2_PREAMB_DEFAULT                  0x00000005UL                        </span></div><div class="line"><a name="l00775"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#gaf8393290f6c941f3e367821f7f296cfc">  775</a></span>&#160;<span class="preprocessor">#define ETM_ETMCIDR2_PREAMB_DEFAULT                   (_ETM_ETMCIDR2_PREAMB_DEFAULT &lt;&lt; 0) </span></div><div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit fields for ETM ETMCIDR3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00778"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga6b5e8a8fcc15734568bbb3b3bb326a47">  778</a></span>&#160;<span class="preprocessor">#define _ETM_ETMCIDR3_RESETVALUE                      0x000000B1UL                        </span></div><div class="line"><a name="l00779"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga8440fd46c4838314f2d8c668b6ab9c17">  779</a></span>&#160;<span class="preprocessor">#define _ETM_ETMCIDR3_MASK                            0x000000FFUL                        </span></div><div class="line"><a name="l00780"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga10c1f1bff3e6d0e67c604a2c32295f3b">  780</a></span>&#160;<span class="preprocessor">#define _ETM_ETMCIDR3_PREAMB_SHIFT                    0                                   </span></div><div class="line"><a name="l00781"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga61c532d6660e31fc92e98a114640af8e">  781</a></span>&#160;<span class="preprocessor">#define _ETM_ETMCIDR3_PREAMB_MASK                     0xFFUL                              </span></div><div class="line"><a name="l00782"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga7b5f288fb75139c9167181e08ce6fa81">  782</a></span>&#160;<span class="preprocessor">#define _ETM_ETMCIDR3_PREAMB_DEFAULT                  0x000000B1UL                        </span></div><div class="line"><a name="l00783"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___e_t_m___bit_fields.html#ga969647f3810604ffaf4c2afcc032d770">  783</a></span>&#160;<span class="preprocessor">#define ETM_ETMCIDR3_PREAMB_DEFAULT                   (_ETM_ETMCIDR3_PREAMB_DEFAULT &lt;&lt; 0) </span></div><div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;}</div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;<span class="preprocessor">#endif</span></div><div class="ttc" id="struct_e_t_m___type_def_html_ad3226354ae4196fd7a0cbdc0d314348c"><div class="ttname"><a href="struct_e_t_m___type_def.html#ad3226354ae4196fd7a0cbdc0d314348c">ETM_TypeDef::ETMTSEVR</a></div><div class="ttdeci">__IO uint32_t ETMTSEVR</div><div class="ttdef"><b>Definition:</b> <a href="ezr32wg__etm_8h_source.html#l00064">ezr32wg_etm.h:64</a></div></div>
<div class="ttc" id="struct_e_t_m___type_def_html_a841fff5e863d4acfd60382d06ef7fa43"><div class="ttname"><a href="struct_e_t_m___type_def.html#a841fff5e863d4acfd60382d06ef7fa43">ETM_TypeDef::ETMCIDR2</a></div><div class="ttdeci">__I uint32_t ETMCIDR2</div><div class="ttdef"><b>Definition:</b> <a href="ezr32wg__etm_8h_source.html#l00100">ezr32wg_etm.h:100</a></div></div>
<div class="ttc" id="struct_e_t_m___type_def_html_a42ada59fe3b91b32617c6fb79df217a5"><div class="ttname"><a href="struct_e_t_m___type_def.html#a42ada59fe3b91b32617c6fb79df217a5">ETM_TypeDef::ETMSR</a></div><div class="ttdeci">__IO uint32_t ETMSR</div><div class="ttdef"><b>Definition:</b> <a href="ezr32wg__etm_8h_source.html#l00048">ezr32wg_etm.h:48</a></div></div>
<div class="ttc" id="struct_e_t_m___type_def_html_ab35e92ac2fc63e8594f8338c0004b4d9"><div class="ttname"><a href="struct_e_t_m___type_def.html#ab35e92ac2fc63e8594f8338c0004b4d9">ETM_TypeDef::ETMTRIGGER</a></div><div class="ttdeci">__IO uint32_t ETMTRIGGER</div><div class="ttdef"><b>Definition:</b> <a href="ezr32wg__etm_8h_source.html#l00046">ezr32wg_etm.h:46</a></div></div>
<div class="ttc" id="struct_e_t_m___type_def_html_a558378b44ff6c819be4f483e8593ffac"><div class="ttname"><a href="struct_e_t_m___type_def.html#a558378b44ff6c819be4f483e8593ffac">ETM_TypeDef::ETMPIDR0</a></div><div class="ttdeci">__I uint32_t ETMPIDR0</div><div class="ttdef"><b>Definition:</b> <a href="ezr32wg__etm_8h_source.html#l00094">ezr32wg_etm.h:94</a></div></div>
<div class="ttc" id="struct_e_t_m___type_def_html"><div class="ttname"><a href="struct_e_t_m___type_def.html">ETM_TypeDef</a></div><div class="ttdef"><b>Definition:</b> <a href="ezr32wg__etm_8h_source.html#l00042">ezr32wg_etm.h:42</a></div></div>
<div class="ttc" id="struct_e_t_m___type_def_html_a333aa32774eaf076ab19960dbe493ec9"><div class="ttname"><a href="struct_e_t_m___type_def.html#a333aa32774eaf076ab19960dbe493ec9">ETM_TypeDef::ETMPIDR2</a></div><div class="ttdeci">__I uint32_t ETMPIDR2</div><div class="ttdef"><b>Definition:</b> <a href="ezr32wg__etm_8h_source.html#l00096">ezr32wg_etm.h:96</a></div></div>
<div class="ttc" id="struct_e_t_m___type_def_html_ac4c8d9f95527057b57d485e467eb6790"><div class="ttname"><a href="struct_e_t_m___type_def.html#ac4c8d9f95527057b57d485e467eb6790">ETM_TypeDef::ETMCIDR1</a></div><div class="ttdeci">__I uint32_t ETMCIDR1</div><div class="ttdef"><b>Definition:</b> <a href="ezr32wg__etm_8h_source.html#l00099">ezr32wg_etm.h:99</a></div></div>
<div class="ttc" id="struct_e_t_m___type_def_html_abd684eec96325b137882f14dc5cf37ae"><div class="ttname"><a href="struct_e_t_m___type_def.html#abd684eec96325b137882f14dc5cf37ae">ETM_TypeDef::ETMSYNCFR</a></div><div class="ttdeci">__IO uint32_t ETMSYNCFR</div><div class="ttdef"><b>Definition:</b> <a href="ezr32wg__etm_8h_source.html#l00058">ezr32wg_etm.h:58</a></div></div>
<div class="ttc" id="struct_e_t_m___type_def_html_a5e2a6d5eba2055798d4e938fd86f94d4"><div class="ttname"><a href="struct_e_t_m___type_def.html#a5e2a6d5eba2055798d4e938fd86f94d4">ETM_TypeDef::ETMFFLR</a></div><div class="ttdeci">__IO uint32_t ETMFFLR</div><div class="ttdef"><b>Definition:</b> <a href="ezr32wg__etm_8h_source.html#l00054">ezr32wg_etm.h:54</a></div></div>
<div class="ttc" id="struct_e_t_m___type_def_html_ade8c8ff35c48fecbbfe2d6ba4a960854"><div class="ttname"><a href="struct_e_t_m___type_def.html#ade8c8ff35c48fecbbfe2d6ba4a960854">ETM_TypeDef::ETMLSR</a></div><div class="ttdeci">__I uint32_t ETMLSR</div><div class="ttdef"><b>Definition:</b> <a href="ezr32wg__etm_8h_source.html#l00086">ezr32wg_etm.h:86</a></div></div>
<div class="ttc" id="struct_e_t_m___type_def_html_a795b92b483dd6f14bfc144ad65c24153"><div class="ttname"><a href="struct_e_t_m___type_def.html#a795b92b483dd6f14bfc144ad65c24153">ETM_TypeDef::ETMPIDR5</a></div><div class="ttdeci">__O uint32_t ETMPIDR5</div><div class="ttdef"><b>Definition:</b> <a href="ezr32wg__etm_8h_source.html#l00091">ezr32wg_etm.h:91</a></div></div>
<div class="ttc" id="struct_e_t_m___type_def_html_ab6f92304a018e2f1448ab8f62c179b96"><div class="ttname"><a href="struct_e_t_m___type_def.html#ab6f92304a018e2f1448ab8f62c179b96">ETM_TypeDef::ETMITATBCTR0</a></div><div class="ttdeci">__O uint32_t ETMITATBCTR0</div><div class="ttdef"><b>Definition:</b> <a href="ezr32wg__etm_8h_source.html#l00078">ezr32wg_etm.h:78</a></div></div>
<div class="ttc" id="struct_e_t_m___type_def_html_ad3a466a57bcd1ce4d768ddcfdec07b88"><div class="ttname"><a href="struct_e_t_m___type_def.html#ad3a466a57bcd1ce4d768ddcfdec07b88">ETM_TypeDef::ETMLAR</a></div><div class="ttdeci">__IO uint32_t ETMLAR</div><div class="ttdef"><b>Definition:</b> <a href="ezr32wg__etm_8h_source.html#l00085">ezr32wg_etm.h:85</a></div></div>
<div class="ttc" id="struct_e_t_m___type_def_html_a553fbb027a24dd33da0149f89cddc254"><div class="ttname"><a href="struct_e_t_m___type_def.html#a553fbb027a24dd33da0149f89cddc254">ETM_TypeDef::ETMIDR2</a></div><div class="ttdeci">__I uint32_t ETMIDR2</div><div class="ttdef"><b>Definition:</b> <a href="ezr32wg__etm_8h_source.html#l00068">ezr32wg_etm.h:68</a></div></div>
<div class="ttc" id="struct_e_t_m___type_def_html_a5689f1cc6ac7377aadd923d53926a2c6"><div class="ttname"><a href="struct_e_t_m___type_def.html#a5689f1cc6ac7377aadd923d53926a2c6">ETM_TypeDef::ETMTRACEIDR</a></div><div class="ttdeci">__IO uint32_t ETMTRACEIDR</div><div class="ttdef"><b>Definition:</b> <a href="ezr32wg__etm_8h_source.html#l00066">ezr32wg_etm.h:66</a></div></div>
<div class="ttc" id="struct_e_t_m___type_def_html_a5332ee5fab2f88662af279bafa2a51b4"><div class="ttname"><a href="struct_e_t_m___type_def.html#a5332ee5fab2f88662af279bafa2a51b4">ETM_TypeDef::ETMCLAIMCLR</a></div><div class="ttdeci">__IO uint32_t ETMCLAIMCLR</div><div class="ttdef"><b>Definition:</b> <a href="ezr32wg__etm_8h_source.html#l00083">ezr32wg_etm.h:83</a></div></div>
<div class="ttc" id="struct_e_t_m___type_def_html_a014d5296b3c18e95340f8aa57c68aad0"><div class="ttname"><a href="struct_e_t_m___type_def.html#a014d5296b3c18e95340f8aa57c68aad0">ETM_TypeDef::ETMDEVTYPE</a></div><div class="ttdeci">__I uint32_t ETMDEVTYPE</div><div class="ttdef"><b>Definition:</b> <a href="ezr32wg__etm_8h_source.html#l00089">ezr32wg_etm.h:89</a></div></div>
<div class="ttc" id="core__cm0_8h_html_af63697ed9952cc71e1225efe205f6cd3"><div class="ttname"><a href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a></div><div class="ttdeci">#define __I</div><div class="ttdef"><b>Definition:</b> <a href="core__cm0_8h_source.html#l00210">core_cm0.h:210</a></div></div>
<div class="ttc" id="struct_e_t_m___type_def_html_a6f2aa843ef3e8281e1377b9d82793544"><div class="ttname"><a href="struct_e_t_m___type_def.html#a6f2aa843ef3e8281e1377b9d82793544">ETM_TypeDef::ETMSCR</a></div><div class="ttdeci">__I uint32_t ETMSCR</div><div class="ttdef"><b>Definition:</b> <a href="ezr32wg__etm_8h_source.html#l00049">ezr32wg_etm.h:49</a></div></div>
<div class="ttc" id="struct_e_t_m___type_def_html_a8dd2adefe4ab08b7c1ad6c40f4b5be6e"><div class="ttname"><a href="struct_e_t_m___type_def.html#a8dd2adefe4ab08b7c1ad6c40f4b5be6e">ETM_TypeDef::ETMITATBCTR2</a></div><div class="ttdeci">__I uint32_t ETMITATBCTR2</div><div class="ttdef"><b>Definition:</b> <a href="ezr32wg__etm_8h_source.html#l00076">ezr32wg_etm.h:76</a></div></div>
<div class="ttc" id="struct_e_t_m___type_def_html_aaf3e9af6d9032625f9e905c1c43b649c"><div class="ttname"><a href="struct_e_t_m___type_def.html#aaf3e9af6d9032625f9e905c1c43b649c">ETM_TypeDef::ETMPIDR6</a></div><div class="ttdeci">__O uint32_t ETMPIDR6</div><div class="ttdef"><b>Definition:</b> <a href="ezr32wg__etm_8h_source.html#l00092">ezr32wg_etm.h:92</a></div></div>
<div class="ttc" id="struct_e_t_m___type_def_html_a7d306e454bdfd91b608a7ecca54dd52b"><div class="ttname"><a href="struct_e_t_m___type_def.html#a7d306e454bdfd91b608a7ecca54dd52b">ETM_TypeDef::ETMCIDR3</a></div><div class="ttdeci">__I uint32_t ETMCIDR3</div><div class="ttdef"><b>Definition:</b> <a href="ezr32wg__etm_8h_source.html#l00101">ezr32wg_etm.h:101</a></div></div>
<div class="ttc" id="struct_e_t_m___type_def_html_afe0d145aa5dbaca80e12c287a72550fe"><div class="ttname"><a href="struct_e_t_m___type_def.html#afe0d145aa5dbaca80e12c287a72550fe">ETM_TypeDef::ETMCCER</a></div><div class="ttdeci">__I uint32_t ETMCCER</div><div class="ttdef"><b>Definition:</b> <a href="ezr32wg__etm_8h_source.html#l00060">ezr32wg_etm.h:60</a></div></div>
<div class="ttc" id="struct_e_t_m___type_def_html_a729c86d307996d9b32ff1a8acf4c9625"><div class="ttname"><a href="struct_e_t_m___type_def.html#a729c86d307996d9b32ff1a8acf4c9625">ETM_TypeDef::ETMISCIN</a></div><div class="ttdeci">__IO uint32_t ETMISCIN</div><div class="ttdef"><b>Definition:</b> <a href="ezr32wg__etm_8h_source.html#l00072">ezr32wg_etm.h:72</a></div></div>
<div class="ttc" id="core__cm0_8h_html_aec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition:</b> <a href="core__cm0_8h_source.html#l00213">core_cm0.h:213</a></div></div>
<div class="ttc" id="struct_e_t_m___type_def_html_a94cb4d38fd90c06e4d60fff30e0e81f2"><div class="ttname"><a href="struct_e_t_m___type_def.html#a94cb4d38fd90c06e4d60fff30e0e81f2">ETM_TypeDef::ETMCLAIMSET</a></div><div class="ttdeci">__IO uint32_t ETMCLAIMSET</div><div class="ttdef"><b>Definition:</b> <a href="ezr32wg__etm_8h_source.html#l00082">ezr32wg_etm.h:82</a></div></div>
<div class="ttc" id="struct_e_t_m___type_def_html_ad9bcd7eed141bbfc0e2ba7ed8e9ebbad"><div class="ttname"><a href="struct_e_t_m___type_def.html#ad9bcd7eed141bbfc0e2ba7ed8e9ebbad">ETM_TypeDef::ETMPIDR4</a></div><div class="ttdeci">__I uint32_t ETMPIDR4</div><div class="ttdef"><b>Definition:</b> <a href="ezr32wg__etm_8h_source.html#l00090">ezr32wg_etm.h:90</a></div></div>
<div class="ttc" id="struct_e_t_m___type_def_html_a0f24f4b4a8695804e9b875289d09c5d6"><div class="ttname"><a href="struct_e_t_m___type_def.html#a0f24f4b4a8695804e9b875289d09c5d6">ETM_TypeDef::ETMCNTRLDVR1</a></div><div class="ttdeci">__IO uint32_t ETMCNTRLDVR1</div><div class="ttdef"><b>Definition:</b> <a href="ezr32wg__etm_8h_source.html#l00056">ezr32wg_etm.h:56</a></div></div>
<div class="ttc" id="struct_e_t_m___type_def_html_a54ceaa9845f7645b74cac471186c7f90"><div class="ttname"><a href="struct_e_t_m___type_def.html#a54ceaa9845f7645b74cac471186c7f90">ETM_TypeDef::ETMTECR1</a></div><div class="ttdeci">__IO uint32_t ETMTECR1</div><div class="ttdef"><b>Definition:</b> <a href="ezr32wg__etm_8h_source.html#l00052">ezr32wg_etm.h:52</a></div></div>
<div class="ttc" id="struct_e_t_m___type_def_html_ae0dd5c7a396c061e1dc50ccb5a5f3e75"><div class="ttname"><a href="struct_e_t_m___type_def.html#ae0dd5c7a396c061e1dc50ccb5a5f3e75">ETM_TypeDef::ETMIDR</a></div><div class="ttdeci">__I uint32_t ETMIDR</div><div class="ttdef"><b>Definition:</b> <a href="ezr32wg__etm_8h_source.html#l00059">ezr32wg_etm.h:59</a></div></div>
<div class="ttc" id="struct_e_t_m___type_def_html_a37429b6999d19ed8dbbb9406260c3251"><div class="ttname"><a href="struct_e_t_m___type_def.html#a37429b6999d19ed8dbbb9406260c3251">ETM_TypeDef::ETMCIDR0</a></div><div class="ttdeci">__I uint32_t ETMCIDR0</div><div class="ttdef"><b>Definition:</b> <a href="ezr32wg__etm_8h_source.html#l00098">ezr32wg_etm.h:98</a></div></div>
<div class="ttc" id="struct_e_t_m___type_def_html_ae60d71736d4af9d20e53d111fbc9acba"><div class="ttname"><a href="struct_e_t_m___type_def.html#ae60d71736d4af9d20e53d111fbc9acba">ETM_TypeDef::ETMCR</a></div><div class="ttdeci">__IO uint32_t ETMCR</div><div class="ttdef"><b>Definition:</b> <a href="ezr32wg__etm_8h_source.html#l00044">ezr32wg_etm.h:44</a></div></div>
<div class="ttc" id="struct_e_t_m___type_def_html_ab826ffb4ec5d36049543114044f3dc62"><div class="ttname"><a href="struct_e_t_m___type_def.html#ab826ffb4ec5d36049543114044f3dc62">ETM_TypeDef::ETMPDSR</a></div><div class="ttdeci">__I uint32_t ETMPDSR</div><div class="ttdef"><b>Definition:</b> <a href="ezr32wg__etm_8h_source.html#l00070">ezr32wg_etm.h:70</a></div></div>
<div class="ttc" id="struct_e_t_m___type_def_html_a53fb1d25207b1a7002a718706cc2ad68"><div class="ttname"><a href="struct_e_t_m___type_def.html#a53fb1d25207b1a7002a718706cc2ad68">ETM_TypeDef::ETMCCR</a></div><div class="ttdeci">__I uint32_t ETMCCR</div><div class="ttdef"><b>Definition:</b> <a href="ezr32wg__etm_8h_source.html#l00045">ezr32wg_etm.h:45</a></div></div>
<div class="ttc" id="struct_e_t_m___type_def_html_a13852d9ab6442684fa4307f8d7e02e81"><div class="ttname"><a href="struct_e_t_m___type_def.html#a13852d9ab6442684fa4307f8d7e02e81">ETM_TypeDef::ETMPIDR7</a></div><div class="ttdeci">__O uint32_t ETMPIDR7</div><div class="ttdef"><b>Definition:</b> <a href="ezr32wg__etm_8h_source.html#l00093">ezr32wg_etm.h:93</a></div></div>
<div class="ttc" id="struct_e_t_m___type_def_html_afe96e1702d932734c0cb8d2450f61fcf"><div class="ttname"><a href="struct_e_t_m___type_def.html#afe96e1702d932734c0cb8d2450f61fcf">ETM_TypeDef::ETMTESSEICR</a></div><div class="ttdeci">__IO uint32_t ETMTESSEICR</div><div class="ttdef"><b>Definition:</b> <a href="ezr32wg__etm_8h_source.html#l00062">ezr32wg_etm.h:62</a></div></div>
<div class="ttc" id="struct_e_t_m___type_def_html_afd1f869aa230c6787fe45435265f5635"><div class="ttname"><a href="struct_e_t_m___type_def.html#afd1f869aa230c6787fe45435265f5635">ETM_TypeDef::ETMITCTRL</a></div><div class="ttdeci">__IO uint32_t ETMITCTRL</div><div class="ttdef"><b>Definition:</b> <a href="ezr32wg__etm_8h_source.html#l00080">ezr32wg_etm.h:80</a></div></div>
<div class="ttc" id="struct_e_t_m___type_def_html_a4b782c1b4061f32452dab9e431583a5c"><div class="ttname"><a href="struct_e_t_m___type_def.html#a4b782c1b4061f32452dab9e431583a5c">ETM_TypeDef::ETMPIDR1</a></div><div class="ttdeci">__I uint32_t ETMPIDR1</div><div class="ttdef"><b>Definition:</b> <a href="ezr32wg__etm_8h_source.html#l00095">ezr32wg_etm.h:95</a></div></div>
<div class="ttc" id="core__cm0_8h_html_a7e25d9380f9ef903923964322e71f2f6"><div class="ttname"><a href="core__cm0_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a></div><div class="ttdeci">#define __O</div><div class="ttdef"><b>Definition:</b> <a href="core__cm0_8h_source.html#l00212">core_cm0.h:212</a></div></div>
<div class="ttc" id="struct_e_t_m___type_def_html_aead07c5190f75614a03e9b74f459ceaa"><div class="ttname"><a href="struct_e_t_m___type_def.html#aead07c5190f75614a03e9b74f459ceaa">ETM_TypeDef::ETMPIDR3</a></div><div class="ttdeci">__I uint32_t ETMPIDR3</div><div class="ttdef"><b>Definition:</b> <a href="ezr32wg__etm_8h_source.html#l00097">ezr32wg_etm.h:97</a></div></div>
<div class="ttc" id="struct_e_t_m___type_def_html_abaf2ae7b098e38763ca1b6330fc0d063"><div class="ttname"><a href="struct_e_t_m___type_def.html#abaf2ae7b098e38763ca1b6330fc0d063">ETM_TypeDef::ETMTEEVR</a></div><div class="ttdeci">__IO uint32_t ETMTEEVR</div><div class="ttdef"><b>Definition:</b> <a href="ezr32wg__etm_8h_source.html#l00051">ezr32wg_etm.h:51</a></div></div>
<div class="ttc" id="struct_e_t_m___type_def_html_ab18085b991bac9537da292bdfc2745d5"><div class="ttname"><a href="struct_e_t_m___type_def.html#ab18085b991bac9537da292bdfc2745d5">ETM_TypeDef::ITTRIGOUT</a></div><div class="ttdeci">__O uint32_t ITTRIGOUT</div><div class="ttdef"><b>Definition:</b> <a href="ezr32wg__etm_8h_source.html#l00074">ezr32wg_etm.h:74</a></div></div>
<div class="ttc" id="struct_e_t_m___type_def_html_a85700efe20ec8ce020f839bc338cc0d9"><div class="ttname"><a href="struct_e_t_m___type_def.html#a85700efe20ec8ce020f839bc338cc0d9">ETM_TypeDef::ETMAUTHSTATUS</a></div><div class="ttdeci">__I uint32_t ETMAUTHSTATUS</div><div class="ttdef"><b>Definition:</b> <a href="ezr32wg__etm_8h_source.html#l00087">ezr32wg_etm.h:87</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon May 15 2017 18:57:00 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
