#include <kernel/dev/blockdev.h>
#include <kernel/port.h>
#include <kernel/kmm.h>
#include <kernel/dev/pci.h>
#include <stdbool.h>

/*
This driver is really bad and i will need to rewrite it at some point
*/

#define ATA_SR_BSY 0x80
#define ATA_SR_DRDY 0x40
#define ATA_SR_DF 0x20
#define ATA_SR_DSC 0x10
#define ATA_SR_DRQ 0x08
#define ATA_SR_CORR 0x04
#define ATA_SR_IDX 0x02
#define ATA_SR_ERR 0x01

#define ATA_ER_BBK 0x80
#define ATA_ER_UNC 0x40
#define ATA_ER_MC 0x20
#define ATA_ER_IDNF 0x10
#define ATA_ER_MCR 0x08
#define ATA_ER_ABRT 0x04
#define ATA_ER_TK0NF 0x02
#define ATA_ER_AMNF 0x01

#define ATA_CMD_READ_PIO 0x20
#define ATA_CMD_READ_PIO_EXT 0x24
#define ATA_CMD_READ_DMA 0xC8
#define ATA_CMD_READ_DMA_EXT 0x25
#define ATA_CMD_WRITE_PIO 0x30
#define ATA_CMD_WRITE_PIO_EXT 0x34
#define ATA_CMD_WRITE_DMA 0xCA
#define ATA_CMD_WRITE_DMA_EXT 0x35
#define ATA_CMD_CACHE_FLUSH 0xE7
#define ATA_CMD_CACHE_FLUSH_EXT 0xEA
#define ATA_CMD_PACKET 0xA0
#define ATA_CMD_IDENTIFY_PACKET 0xA1
#define ATA_CMD_IDENTIFY 0xEC

#define ATAPI_CMD_READ 0xA8
#define ATAPI_CMD_EJECT 0x1B

#define ATA_IDENT_DEVICETYPE 0
#define ATA_IDENT_CYLINDERS 2
#define ATA_IDENT_HEADS 6
#define ATA_IDENT_SECTORS 12
#define ATA_IDENT_SERIAL 20
#define ATA_IDENT_MODEL 54
#define ATA_IDENT_CAPABILITIES 98
#define ATA_IDENT_FIELDVALID 106
#define ATA_IDENT_MAX_LBA 120
#define ATA_IDENT_COMMANDSETS 164
#define ATA_IDENT_MAX_LBA_EXT 200

#define IDE_ATA 0x00
#define IDE_ATAPI 0x01

#define ATA_MASTER 0x00
#define ATA_SLAVE 0x01

#define ATA_REG_DATA 0x00
#define ATA_REG_ERROR 0x01
#define ATA_REG_FEATURES 0x01
#define ATA_REG_SECCOUNT0 0x02
#define ATA_REG_LBA0 0x03
#define ATA_REG_LBA1 0x04
#define ATA_REG_LBA2 0x05
#define ATA_REG_HDDEVSEL 0x06
#define ATA_REG_COMMAND 0x07
#define ATA_REG_STATUS 0x07
#define ATA_REG_SECCOUNT1 0x08
#define ATA_REG_LBA3 0x09
#define ATA_REG_LBA4 0x0A
#define ATA_REG_LBA5 0x0B
#define ATA_REG_CONTROL 0x0C
#define ATA_REG_ALTSTATUS 0x0C
#define ATA_REG_DEVADDRESS 0x0D

// Channels:
#define ATA_PRIMARY 0x00
#define ATA_SECONDARY 0x01

// Directions:
#define ATA_READ 0x00
#define ATA_WRITE 0x01

typedef struct
{
    uint16_t flags;
    uint16_t unused1[9];
    char serial[20];
    uint16_t unused2[3];
    char firmware[8];
    char model[40];
    uint16_t sectors_per_int;
    uint16_t unused3;
    uint16_t capabilities[2];
    uint16_t unused4[2];
    uint16_t valid_ext_data;
    uint16_t unused5[5];
    uint16_t size_of_rw_mult;
    uint32_t sectors_28;
    uint16_t unused6[38];
    uint64_t sectors_48;
    uint16_t unused7[152];
} __attribute__((packed)) ata_identify_t;

#define IDE_DEVICE_FLAG_MASTER 1 << 0
#define IDE_DEVICE_FLAG_PRESENT 1 << 1

typedef struct
{
    uint16_t bus;
    uint8_t flags;
} ide_device_private_data_t;

static uint16_t ide_buses[] = {0x1F0,
                               0x1F0,
                               0x170,
                               0x170};

static void ata_io_wait(uint16_t bus)
{
    port_byte_in(bus + ATA_REG_ALTSTATUS);
    port_byte_in(bus + ATA_REG_ALTSTATUS);
    port_byte_in(bus + ATA_REG_ALTSTATUS);
    port_byte_in(bus + ATA_REG_ALTSTATUS);
}

static void ata_select(uint16_t bus, bool master)
{
    port_byte_out(bus + ATA_REG_HDDEVSEL, master ? 0xA0 : 0xB0);
}

static void ata_wait_ready(uint16_t bus)
{
    while (port_byte_in(bus + ATA_REG_STATUS) & ATA_SR_BSY)
        ;
}

static int ata_wait(uint16_t bus, int advanced)
{
    uint8_t status = 0;

    ata_io_wait(bus);

    while ((status = port_byte_in(bus + ATA_REG_STATUS)) & ATA_SR_BSY)
        ;

    if (advanced)
    {
        status = port_byte_in(bus + ATA_REG_STATUS);
        if (status & ATA_SR_ERR)
        {
            return 1;
        }
        if (status & ATA_SR_DF)
        {
            return 1;
        }
        if (!(status & ATA_SR_DRQ))
        {
            return 1;
        }
    }

    return 0;
}

static uint32_t ide_device_identify(uint16_t bus, uint8_t flags)
{
    port_byte_out(bus + 1, 1);
    port_byte_out(bus + 0x306, 0);

    ata_select(bus + ATA_REG_HDDEVSEL, flags & IDE_DEVICE_FLAG_MASTER);
    ata_io_wait(bus);

    port_byte_out(bus + ATA_REG_COMMAND, ATA_CMD_IDENTIFY);

    ata_io_wait(bus);

    int status = port_byte_in(bus + ATA_REG_COMMAND);
    if (status == 0x00) // Device not present
    {
        return 0;
    }

    ata_wait_ready(bus);

    ata_identify_t device;
    uint16_t *buf = (uint16_t *)&device;

    for (int i = 0; i < 256; ++i)
    {
        buf[i] = port_word_in(bus);
    }

    port_byte_out(bus + ATA_REG_CONTROL, 0x02);

    return buf[60] | (buf[61] << 16);
}

int ide_read_block(uint64_t lba, uint8_t *data, blockdev_t *bdev)
{
    if (!bdev)
    {
        return -1;
    }

    ide_device_private_data_t *private_data = bdev->_data;
    bool master = !(private_data->flags & IDE_DEVICE_FLAG_MASTER);
    uint16_t bus = private_data->bus;

    port_byte_out(bus + ATA_REG_CONTROL, 0x02);

    ata_wait_ready(bus);

    port_byte_out(bus + ATA_REG_HDDEVSEL, (master ? 0xE0 : 0xF0) | ((lba & 0x0f000000) >> 24));
    port_byte_out(bus + ATA_REG_FEATURES, 0x00);
    port_byte_out(bus + ATA_REG_SECCOUNT0, 1);
    port_byte_out(bus + ATA_REG_LBA0, (lba & 0x000000ff) >> 0);
    port_byte_out(bus + ATA_REG_LBA1, (lba & 0x0000ff00) >> 8);
    port_byte_out(bus + ATA_REG_LBA2, (lba & 0x00ff0000) >> 16);
    port_byte_out(bus + ATA_REG_COMMAND, ATA_CMD_READ_PIO);

    if (ata_wait(bus, 1))
    {
        return -1;
    }

    uint16_t *read_buf = (uint16_t *)data;
    for (uint32_t i = 0; i < 256; i++)
    {
        read_buf[i] = port_word_in(bus);
    }

    ata_wait(bus, 0);

    return 9;
}

int ide_write_block(uint64_t lba, const uint8_t *data, blockdev_t *bdev)
{
    if (!bdev)
    {
        return -1;
    }

    ide_device_private_data_t *private_data = bdev->_data;
    bool master = !(private_data->flags & IDE_DEVICE_FLAG_MASTER);
    uint16_t bus = private_data->bus;

    port_byte_out(bus + ATA_REG_CONTROL, 0x02);

    ata_wait_ready(bus);

    port_byte_out(bus + ATA_REG_HDDEVSEL, (master ? 0xE0 : 0xF0) | ((lba & 0x0f000000) >> 24));
    ata_wait(bus, 0);
    port_byte_out(bus + ATA_REG_FEATURES, 0x00);
    port_byte_out(bus + ATA_REG_SECCOUNT0, 0x01);
    port_byte_out(bus + ATA_REG_LBA0, (lba & 0x000000ff) >> 0);
    port_byte_out(bus + ATA_REG_LBA1, (lba & 0x0000ff00) >> 8);
    port_byte_out(bus + ATA_REG_LBA2, (lba & 0x00ff0000) >> 16);
    port_byte_out(bus + ATA_REG_COMMAND, ATA_CMD_WRITE_PIO);
    ata_wait(bus, 0);

    uint16_t *write_buf = (uint16_t *)data;
    for (uint32_t i = 0; i < 256; i++)
    {
        uint16_t data = write_buf[i];
        port_word_out(bus, data);
    }

    port_byte_out(bus + 0x07, ATA_CMD_CACHE_FLUSH);
    ata_wait(bus, 0);

    return 0;
}

int ide_free(blockdev_t *bdev)
{
    if (!bdev || !bdev->_data)
    {
        return -1;
    }

    kfree(bdev);
    kfree(bdev->_data);

    return 0;
}

blockdev_t *ide_create(size_t index)
{
    if (index >= 4)
    {
        return NULL;
    }

    uint16_t bus = ide_buses[index];
    uint8_t flags = 0x00;
    if (index % 2)
    {
        flags = IDE_DEVICE_FLAG_MASTER;
    }

    uint32_t num_sectors = ide_device_identify(bus, flags);

    if (num_sectors == 0)
    {
        return NULL;
    }

    ide_device_private_data_t *private_data = kmalloc(sizeof(ide_device_private_data_t));
    private_data->bus = bus;
    private_data->flags = flags | IDE_DEVICE_FLAG_PRESENT;

    blockdev_t *bdev = kmalloc(sizeof(blockdev_t));
    if (!bdev)
    {
        return NULL;
    }

    bdev->free = &ide_free;
    bdev->read_block = &ide_read_block;
    bdev->write_block = &ide_write_block;
    bdev->block_size = 512;
    bdev->num_blocks = num_sectors;
    bdev->_data = private_data;
    bdev->references = 1;

    return bdev;
}
