# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../divider.srcs/sources_1/bd/divx16/ipshared/4868" --include "../../../../divider.srcs/sources_1/bd/divux16/ipshared/4868" \
"../../../../divider.ip_user_files/bd/divux16/ipshared/be3a/sources_1/new/divu.v" \
"../../../../divider.ip_user_files/bd/divux16/ip/divux16_divu_0_0_2/sim/divux16_divu_0_0.v" \
"../../../../divider.ip_user_files/bd/divux16/ip/divux16_clk_wiz_0_0/divux16_clk_wiz_0_0_clk_wiz.v" \
"../../../../divider.ip_user_files/bd/divux16/ip/divux16_clk_wiz_0_0/divux16_clk_wiz_0_0.v" \
"../../../../divider.ip_user_files/bd/divux16/sim/divux16.v" \
"../../../../divider.srcs/sources_1/bd/divux16/hdl/divux16_wrapper.v" \
"../../../../divider.srcs/sim_1/new/sim_divux16.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
