{"Source Block": ["oh/elink/hdl/etx_core.v@54:64@HdlIdDef", "   // End of automatics\n   /*AUTOINPUT*/\n        \n   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire\t\t\tburst_enable;\t\t// From etx_cfg of etx_cfg.v\n   wire [3:0]\t\tctrlmode;\t\t// From etx_cfg of etx_cfg.v\n   wire\t\t\tctrlmode_bypass;\t// From etx_cfg of etx_cfg.v\n   wire\t\t\temmu_access;\t\t// From etx_mmu of emmu.v\n   wire [PW-1:0]\temmu_packet;\t\t// From etx_mmu of emmu.v\n   wire\t\t\tetx_access;\t\t// From etx_arbiter of etx_arbiter.v\n"], "Clone Blocks": [["oh/elink/hdl/etx_core.v@56:66", "        \n   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire\t\t\tburst_enable;\t\t// From etx_cfg of etx_cfg.v\n   wire [3:0]\t\tctrlmode;\t\t// From etx_cfg of etx_cfg.v\n   wire\t\t\tctrlmode_bypass;\t// From etx_cfg of etx_cfg.v\n   wire\t\t\temmu_access;\t\t// From etx_mmu of emmu.v\n   wire [PW-1:0]\temmu_packet;\t\t// From etx_mmu of emmu.v\n   wire\t\t\tetx_access;\t\t// From etx_arbiter of etx_arbiter.v\n   wire [PW-1:0]\tetx_packet;\t\t// From etx_arbiter of etx_arbiter.v\n   wire\t\t\tetx_rd_wait;\t\t// From etx_protocol of etx_protocol.v\n"], ["oh/elink/hdl/etx_core.v@55:65", "   /*AUTOINPUT*/\n        \n   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire\t\t\tburst_enable;\t\t// From etx_cfg of etx_cfg.v\n   wire [3:0]\t\tctrlmode;\t\t// From etx_cfg of etx_cfg.v\n   wire\t\t\tctrlmode_bypass;\t// From etx_cfg of etx_cfg.v\n   wire\t\t\temmu_access;\t\t// From etx_mmu of emmu.v\n   wire [PW-1:0]\temmu_packet;\t\t// From etx_mmu of emmu.v\n   wire\t\t\tetx_access;\t\t// From etx_arbiter of etx_arbiter.v\n   wire [PW-1:0]\tetx_packet;\t\t// From etx_arbiter of etx_arbiter.v\n"]], "Diff Content": {"Delete": [], "Add": [[59, "   wire\t\t\tcfg_access;\t\t// From etx_arbiter of etx_arbiter.v\n"]]}}