Initialize SIGNATURE TABLE
ST_SET: 1
ST_WAY: 256
ST_TAG_BIT: 16
ST_TAG_MASK: ffff

Initialize PATTERN TABLE
PT_SET: 512
PT_WAY: 4
SIG_DELTA_BIT: 7
C_SIG_BIT: 4
C_DELTA_BIT: 4

Initialize PREFETCH FILTER
FILTER_SET: 1024

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 50000000
Simulation Instructions: 50000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

CPU 0 runs /home/tongjie/ChampSim-master/ipc1_public/server_017.champsimtrace.xz
CPU 0 L1D next line prefetcher
Heartbeat CPU 0 instructions: 10000001 cycles: 3625122 heartbeat IPC: 2.75853 cumulative IPC: 2.75853 (Simulation time: 0 hr 0 min 27 sec) 
Heartbeat CPU 0 instructions: 20000000 cycles: 7248211 heartbeat IPC: 2.76008 cumulative IPC: 2.7593 (Simulation time: 0 hr 0 min 56 sec) 
Heartbeat CPU 0 instructions: 30000002 cycles: 10877950 heartbeat IPC: 2.75502 cumulative IPC: 2.75787 (Simulation time: 0 hr 1 min 23 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 14502874 heartbeat IPC: 2.75868 cumulative IPC: 2.75807 (Simulation time: 0 hr 1 min 49 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 18138672 heartbeat IPC: 2.75043 cumulative IPC: 2.75654 (Simulation time: 0 hr 2 min 16 sec) 

Warmup complete CPU 0 instructions: 50000001 cycles: 18138672 (Simulation time: 0 hr 2 min 16 sec) 

Heartbeat CPU 0 instructions: 60000002 cycles: 36046238 heartbeat IPC: 0.558423 cumulative IPC: 0.558423 (Simulation time: 0 hr 2 min 50 sec) 
Heartbeat CPU 0 instructions: 70000002 cycles: 54170841 heartbeat IPC: 0.551736 cumulative IPC: 0.55506 (Simulation time: 0 hr 3 min 27 sec) 
Heartbeat CPU 0 instructions: 80000000 cycles: 72031479 heartbeat IPC: 0.55989 cumulative IPC: 0.556661 (Simulation time: 0 hr 4 min 5 sec) 
Heartbeat CPU 0 instructions: 90000002 cycles: 95569691 heartbeat IPC: 0.424841 cumulative IPC: 0.516589 (Simulation time: 0 hr 4 min 42 sec) 
Heartbeat CPU 0 instructions: 100000003 cycles: 115856711 heartbeat IPC: 0.492926 cumulative IPC: 0.511676 (Simulation time: 0 hr 5 min 18 sec) 
Finished CPU 0 instructions: 50000002 cycles: 97718039 cumulative IPC: 0.511676 (Simulation time: 0 hr 5 min 18 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.511676 instructions: 50000002 cycles: 97718039
L1D TOTAL     ACCESS:   18419436  HIT:   16253856  MISS:    2165580
L1D LOAD      ACCESS:    7040496  HIT:    6287629  MISS:     752867
L1D RFO       ACCESS:    5536284  HIT:    4677176  MISS:     859108
L1D PREFETCH  ACCESS:    5842656  HIT:    5289051  MISS:     553605
L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1D PREFETCH  REQUESTED:   16511292  ISSUED:   16118422  USEFUL:     599007  USELESS:     705983
L1D AVERAGE MISS LATENCY: 173.942 cycles
L1I TOTAL     ACCESS:   12923573  HIT:   10690481  MISS:    2233092
L1I LOAD      ACCESS:    9863053  HIT:    9686802  MISS:     176251
L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  ACCESS:    3060520  HIT:    1003679  MISS:    2056841
L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  REQUESTED:   37855232  ISSUED:   21446442  USEFUL:    4104875  USELESS:     216391
L1I AVERAGE MISS LATENCY: 18.4516 cycles
L2C TOTAL     ACCESS:    6391313  HIT:    4548989  MISS:    1842324
L2C LOAD      ACCESS:     667348  HIT:     324589  MISS:     342759
L2C RFO       ACCESS:     858661  HIT:      17372  MISS:     841289
L2C PREFETCH  ACCESS:    3742458  HIT:    3086079  MISS:     656379
L2C WRITEBACK ACCESS:    1122846  HIT:    1120949  MISS:       1897
L2C PREFETCH  REQUESTED:    8957179  ISSUED:    8830896  USEFUL:     103519  USELESS:    1187685
L2C AVERAGE MISS LATENCY: 208.89 cycles
LLC TOTAL     ACCESS:    3994067  HIT:    2469161  MISS:    1524906
LLC LOAD      ACCESS:     342713  HIT:     181734  MISS:     160979
LLC RFO       ACCESS:     841288  HIT:     122662  MISS:     718626
LLC PREFETCH  ACCESS:    1748582  HIT:    1105235  MISS:     643347
LLC WRITEBACK ACCESS:    1061484  HIT:    1059530  MISS:       1954
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:      87663  USELESS:    1110717
LLC AVERAGE MISS LATENCY: 260.215 cycles
Major fault: 0 Minor fault: 24694
CPU 0 L1D next line prefetcher final stats

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:     371918  ROW_BUFFER_MISS:    1150894
 DBUS_CONGESTED:    1449688
 WQ ROW_BUFFER_HIT:     265106  ROW_BUFFER_MISS:     612085  FULL:          0

 AVG_CONGESTED_CYCLE: 6

CPU 0 Branch Prediction Accuracy: 99.2833% MPKI: 1.20568 Average ROB Occupancy at Mispredict: 178.137

Branch types
NOT_BRANCH: 41588350 83.1767%
BRANCH_DIRECT_JUMP: 464501 0.929002%
BRANCH_INDIRECT: 45704 0.091408%
BRANCH_CONDITIONAL: 6147408 12.2948%
BRANCH_DIRECT_CALL: 675450 1.3509%
BRANCH_INDIRECT_CALL: 201532 0.403064%
BRANCH_RETURN: 876985 1.75397%
BRANCH_OTHER: 0 0%

