/*
 * #############################################################################
 * # DO NOT EDIT THIS FILE!   DO NOT EDIT THIS FILE!   DO NOT EDIT THIS FILE!  #
 * #############################################################################
 *  This file was automatically generated using the following command:
 *    sxra c_header --namespace CatsonVersion1Registers -o network_cfe_common.h ../catson/catson_top/docs/catson_registers_secure_without_sxips_ASSY4.6_modified_amykyta.xml ../catson/catson_top/sub/network/docs/Catson_NetworkingMisc.docx ../catson/catson_top/sub/network/docs/Catson_L3_Processing.docx ../catson/catson_top/sub/network/docs/Catson_tx_l2_processor.docx ../catson/catson_top/sub/network/docs/Catson_rx_l2_processor.docx ../catson/catson_top/sub/network/docs/Catson_cfe.docx ../catson/catson_top/sub/network/sub/aap/docs/Catson_AAP.docx ../catson/catson_top/sub/network/sub/aap/docs/aap_port_registers.docx ../catson/catson_top/sub/network/sub/aap/docs/aap_core_registers.docx ../catson/catson_top/sub/network/sub/flow_control/docs/Catson_Flow_Control_RCVR.docx ../catson/catson_top/sub/modem_tx/docs/modem_tx_register_definition.docx ../catson/catson_top/sub/modem_rx/docs/modem_rx_register_definition.docx ../catson/catson_top/sub/modem_rx/docs/final.rev1/ldpc_register_definition_v1.1.docx ../catson/catson_top/sub/network/sub/aap/sub/common_src/aurora_64b_st/doc/Aurora_Control_Status_registers.docx ../catson/catson_top/sub/common_src/dma_push_pull/docs/DMA_Pull_Specification.docx --set-top MAP_CATSON.NETWORK.CFE.CFE_COMMON
 * -----------------------------------------------------------------------------
 */
#ifndef NETWORK_CFE_COMMON__H
#define NETWORK_CFE_COMMON__H

#ifndef __KERNEL__
#include <stdint.h>
#endif

#ifdef __cplusplus
    namespace CatsonVersion1Registers {
#endif

/*
 * Register: MODE_CTRL
 *   Offset is absolute
 */
#define MODE_CTRL_REG_OFFSET    0x00000000u

#define MODE_CTRL__EUT_MODE_bp    0u
#define MODE_CTRL__EUT_MODE_bm    0x00000001u
#define MODE_CTRL__EUT_MODE_bc    1u
#define MODE_CTRL__SAT_MODE_bp    1u
#define MODE_CTRL__SAT_MODE_bm    0x00000002u
#define MODE_CTRL__SAT_MODE_bc    1u

/*
 * Register: ID_CTRL
 *   Offset is absolute
 */
#define ID_CTRL_REG_OFFSET    0x00000004u

#define ID_CTRL__CATSON_ID_bp    0u
#define ID_CTRL__CATSON_ID_bm    0x0000000Fu
#define ID_CTRL__CATSON_ID_bc    4u
#define ID_CTRL__IS_LAST_CATSON_bp    4u
#define ID_CTRL__IS_LAST_CATSON_bm    0x00000010u
#define ID_CTRL__IS_LAST_CATSON_bc    1u
#define ID_CTRL__FCNET_ID_bp    8u
#define ID_CTRL__FCNET_ID_bm    0x00000F00u
#define ID_CTRL__FCNET_ID_bc    4u

/*
 * Register: LPBK_CTRL
 *   Offset is absolute
 */
#define LPBK_CTRL_REG_OFFSET    0x00000008u

#define LPBK_CTRL__LPBK_RX_STREAM0_CTRL_bp    0u
#define LPBK_CTRL__LPBK_RX_STREAM0_CTRL_bm    0x00000001u
#define LPBK_CTRL__LPBK_RX_STREAM0_CTRL_bc    1u
#define LPBK_CTRL__LPBK_RX_STREAM0_SEL_bp    1u
#define LPBK_CTRL__LPBK_RX_STREAM0_SEL_bm    0x00000002u
#define LPBK_CTRL__LPBK_RX_STREAM0_SEL_bc    1u
#define LPBK_CTRL__MDM_TX_STRM0_IF_EN_bp    2u
#define LPBK_CTRL__MDM_TX_STRM0_IF_EN_bm    0x00000004u
#define LPBK_CTRL__MDM_TX_STRM0_IF_EN_bc    1u
#define LPBK_CTRL__LPBK_RX_STREAM1_CTRL_bp    4u
#define LPBK_CTRL__LPBK_RX_STREAM1_CTRL_bm    0x00000010u
#define LPBK_CTRL__LPBK_RX_STREAM1_CTRL_bc    1u
#define LPBK_CTRL__LPBK_RX_STREAM1_SEL_bp    5u
#define LPBK_CTRL__LPBK_RX_STREAM1_SEL_bm    0x00000020u
#define LPBK_CTRL__LPBK_RX_STREAM1_SEL_bc    1u
#define LPBK_CTRL__MDM_TX_STRM1_IF_EN_bp    6u
#define LPBK_CTRL__MDM_TX_STRM1_IF_EN_bm    0x00000040u
#define LPBK_CTRL__MDM_TX_STRM1_IF_EN_bc    1u

/*
 * Register: GENERAL_CTRL
 *   Offset is absolute
 */
#define GENERAL_CTRL_REG_OFFSET    0x0000000Cu

#define GENERAL_CTRL__CATSON_IF_DIS_bp    0u
#define GENERAL_CTRL__CATSON_IF_DIS_bm    0x00000001u
#define GENERAL_CTRL__CATSON_IF_DIS_bc    1u
#define GENERAL_CTRL__FCNET_IF_DIS_bp    1u
#define GENERAL_CTRL__FCNET_IF_DIS_bm    0x00000002u
#define GENERAL_CTRL__FCNET_IF_DIS_bc    1u
#define GENERAL_CTRL__CLR_ON_READ_bp    2u
#define GENERAL_CTRL__CLR_ON_READ_bm    0x00000004u
#define GENERAL_CTRL__CLR_ON_READ_bc    1u
#define GENERAL_CTRL__STAT_CNT_EN_bp    3u
#define GENERAL_CTRL__STAT_CNT_EN_bm    0x00000008u
#define GENERAL_CTRL__STAT_CNT_EN_bc    1u
#define GENERAL_CTRL__MDM_RX_STRM0_TREADY_SW_EN_bp    4u
#define GENERAL_CTRL__MDM_RX_STRM0_TREADY_SW_EN_bm    0x00000010u
#define GENERAL_CTRL__MDM_RX_STRM0_TREADY_SW_EN_bc    1u
#define GENERAL_CTRL__MDM_RX_STRM1_TREADY_SW_EN_bp    5u
#define GENERAL_CTRL__MDM_RX_STRM1_TREADY_SW_EN_bm    0x00000020u
#define GENERAL_CTRL__MDM_RX_STRM1_TREADY_SW_EN_bc    1u

/*
 * Register: CFE_ERR_STATUS
 *   Offset is absolute
 */
#define CFE_ERR_STATUS_REG_OFFSET    0x00000010u

#define CFE_ERR_STATUS__ERR_STATUS_bp    0u
#define CFE_ERR_STATUS__ERR_STATUS_bm    0x000007FFu
#define CFE_ERR_STATUS__ERR_STATUS_bc    11u

/*
 * Register: INTR0_STATUS
 *   Offset is absolute
 */
#define INTR0_STATUS_REG_OFFSET    0x00000014u

#define INTR0_STATUS__IFG_bp    0u
#define INTR0_STATUS__IFG_bm    0x000003FFu
#define INTR0_STATUS__IFG_bc    10u

/*
 * Register: INTR0_EN
 *   Offset is absolute
 */
#define INTR0_EN_REG_OFFSET    0x00000018u

#define INTR0_EN__IEN_bp    0u
#define INTR0_EN__IEN_bm    0x000003FFu
#define INTR0_EN__IEN_bc    10u

/*
 * Register: INTR1_STATUS
 *   Offset is absolute
 */
#define INTR1_STATUS_REG_OFFSET    0x0000001Cu

#define INTR1_STATUS__IFG_bp    0u
#define INTR1_STATUS__IFG_bm    0x000001FFu
#define INTR1_STATUS__IFG_bc    9u

/*
 * Register: INTR1_EN
 *   Offset is absolute
 */
#define INTR1_EN_REG_OFFSET    0x00000020u

#define INTR1_EN__IEN_bp    0u
#define INTR1_EN__IEN_bm    0x000001FFu
#define INTR1_EN__IEN_bc    9u

/*
 * Register: AXI2SX_FCNET_AURORA_DATA_FIFO_CFG
 *   Offset is absolute
 */
#define AXI2SX_FCNET_AURORA_DATA_FIFO_CFG_REG_OFFSET    0x00000024u

#define AXI2SX_FCNET_AURORA_DATA_FIFO_CFG__FIFO_CTRL_bp    0u
#define AXI2SX_FCNET_AURORA_DATA_FIFO_CFG__FIFO_CTRL_bm    0x00000003u
#define AXI2SX_FCNET_AURORA_DATA_FIFO_CFG__FIFO_CTRL_bc    2u
#define AXI2SX_FCNET_AURORA_DATA_FIFO_CFG__FIFO_EN_bp    4u
#define AXI2SX_FCNET_AURORA_DATA_FIFO_CFG__FIFO_EN_bm    0x000000F0u
#define AXI2SX_FCNET_AURORA_DATA_FIFO_CFG__FIFO_EN_bc    4u

/*
 * Register: AXI2SX_FCNET_AURORA_DATA_FIFO_STATUS
 *   Offset is absolute
 */
#define AXI2SX_FCNET_AURORA_DATA_FIFO_STATUS_REG_OFFSET    0x00000028u

#define AXI2SX_FCNET_AURORA_DATA_FIFO_STATUS__FIFO_STAT_bp    0u
#define AXI2SX_FCNET_AURORA_DATA_FIFO_STATUS__FIFO_STAT_bm    0x0000000Fu
#define AXI2SX_FCNET_AURORA_DATA_FIFO_STATUS__FIFO_STAT_bc    4u
#define AXI2SX_FCNET_AURORA_DATA_FIFO_STATUS__FIFO_INT_STAT_bp    4u
#define AXI2SX_FCNET_AURORA_DATA_FIFO_STATUS__FIFO_INT_STAT_bm    0x000000F0u
#define AXI2SX_FCNET_AURORA_DATA_FIFO_STATUS__FIFO_INT_STAT_bc    4u
#define AXI2SX_FCNET_AURORA_DATA_FIFO_STATUS__SBCNT_bp    8u
#define AXI2SX_FCNET_AURORA_DATA_FIFO_STATUS__SBCNT_bm    0x0000FF00u
#define AXI2SX_FCNET_AURORA_DATA_FIFO_STATUS__SBCNT_bc    8u

/*
 * Register: AXI2SX_FCNET_AURORA_DATA_FIFO_PKT_CNT_THRESH
 *   Offset is absolute
 */
#define AXI2SX_FCNET_AURORA_DATA_FIFO_PKT_CNT_THRESH_REG_OFFSET    0x0000002Cu

#define AXI2SX_FCNET_AURORA_DATA_FIFO_PKT_CNT_THRESH__MIN_bp    0u
#define AXI2SX_FCNET_AURORA_DATA_FIFO_PKT_CNT_THRESH__MIN_bm    0x0000FFFFu
#define AXI2SX_FCNET_AURORA_DATA_FIFO_PKT_CNT_THRESH__MIN_bc    16u
#define AXI2SX_FCNET_AURORA_DATA_FIFO_PKT_CNT_THRESH__MAX_bp    16u
#define AXI2SX_FCNET_AURORA_DATA_FIFO_PKT_CNT_THRESH__MAX_bm    0xFFFF0000u
#define AXI2SX_FCNET_AURORA_DATA_FIFO_PKT_CNT_THRESH__MAX_bc    16u

/*
 * Register: AXI2SX_FCNET_AURORA_DATA_FIFO_PKT_CNT
 *   Offset is absolute
 */
#define AXI2SX_FCNET_AURORA_DATA_FIFO_PKT_CNT_REG_OFFSET    0x00000030u

#define AXI2SX_FCNET_AURORA_DATA_FIFO_PKT_CNT__COUNT_bp    0u
#define AXI2SX_FCNET_AURORA_DATA_FIFO_PKT_CNT__COUNT_bm    0xFFFFFFFFu
#define AXI2SX_FCNET_AURORA_DATA_FIFO_PKT_CNT__COUNT_bc    32u

/*
 * Register: AXI2SX_FCNET_AURORA_DATA_FIFO_PKT_CNT_SMALL
 *   Offset is absolute
 */
#define AXI2SX_FCNET_AURORA_DATA_FIFO_PKT_CNT_SMALL_REG_OFFSET    0x00000034u

#define AXI2SX_FCNET_AURORA_DATA_FIFO_PKT_CNT_SMALL__COUNT_bp    0u
#define AXI2SX_FCNET_AURORA_DATA_FIFO_PKT_CNT_SMALL__COUNT_bm    0xFFFFFFFFu
#define AXI2SX_FCNET_AURORA_DATA_FIFO_PKT_CNT_SMALL__COUNT_bc    32u

/*
 * Register: AXI2SX_FCNET_AURORA_DATA_FIFO_PKT_CNT_LARGE
 *   Offset is absolute
 */
#define AXI2SX_FCNET_AURORA_DATA_FIFO_PKT_CNT_LARGE_REG_OFFSET    0x00000038u

#define AXI2SX_FCNET_AURORA_DATA_FIFO_PKT_CNT_LARGE__COUNT_bp    0u
#define AXI2SX_FCNET_AURORA_DATA_FIFO_PKT_CNT_LARGE__COUNT_bm    0xFFFFFFFFu
#define AXI2SX_FCNET_AURORA_DATA_FIFO_PKT_CNT_LARGE__COUNT_bc    32u

/*
 * Register: AXI2SX_FCNET_AURORA_DATA_FIFO_WORD_CNT_LO
 *   Offset is absolute
 */
#define AXI2SX_FCNET_AURORA_DATA_FIFO_WORD_CNT_LO_REG_OFFSET    0x0000003Cu

#define AXI2SX_FCNET_AURORA_DATA_FIFO_WORD_CNT_LO__COUNT_bp    0u
#define AXI2SX_FCNET_AURORA_DATA_FIFO_WORD_CNT_LO__COUNT_bm    0xFFFFFFFFu
#define AXI2SX_FCNET_AURORA_DATA_FIFO_WORD_CNT_LO__COUNT_bc    32u

/*
 * Register: AXI2SX_FCNET_AURORA_DATA_FIFO_WORD_CNT_HI
 *   Offset is absolute
 */
#define AXI2SX_FCNET_AURORA_DATA_FIFO_WORD_CNT_HI_REG_OFFSET    0x00000040u

#define AXI2SX_FCNET_AURORA_DATA_FIFO_WORD_CNT_HI__COUNT_bp    0u
#define AXI2SX_FCNET_AURORA_DATA_FIFO_WORD_CNT_HI__COUNT_bm    0xFFFFFFFFu
#define AXI2SX_FCNET_AURORA_DATA_FIFO_WORD_CNT_HI__COUNT_bc    32u

/*
 * Register: SX2AXI_FCNET_AURORA_DATA_FIFO_CFG
 *   Offset is absolute
 */
#define SX2AXI_FCNET_AURORA_DATA_FIFO_CFG_REG_OFFSET    0x00000044u

#define SX2AXI_FCNET_AURORA_DATA_FIFO_CFG__FIFO_CTRL_bp    0u
#define SX2AXI_FCNET_AURORA_DATA_FIFO_CFG__FIFO_CTRL_bm    0x00000003u
#define SX2AXI_FCNET_AURORA_DATA_FIFO_CFG__FIFO_CTRL_bc    2u
#define SX2AXI_FCNET_AURORA_DATA_FIFO_CFG__FIFO_EN_bp    4u
#define SX2AXI_FCNET_AURORA_DATA_FIFO_CFG__FIFO_EN_bm    0x000000F0u
#define SX2AXI_FCNET_AURORA_DATA_FIFO_CFG__FIFO_EN_bc    4u

/*
 * Register: SX2AXI_FCNET_AURORA_DATA_FIFO_STATUS
 *   Offset is absolute
 */
#define SX2AXI_FCNET_AURORA_DATA_FIFO_STATUS_REG_OFFSET    0x00000048u

#define SX2AXI_FCNET_AURORA_DATA_FIFO_STATUS__FIFO_STAT_bp    0u
#define SX2AXI_FCNET_AURORA_DATA_FIFO_STATUS__FIFO_STAT_bm    0x0000000Fu
#define SX2AXI_FCNET_AURORA_DATA_FIFO_STATUS__FIFO_STAT_bc    4u
#define SX2AXI_FCNET_AURORA_DATA_FIFO_STATUS__FIFO_INT_STAT_bp    4u
#define SX2AXI_FCNET_AURORA_DATA_FIFO_STATUS__FIFO_INT_STAT_bm    0x000000F0u
#define SX2AXI_FCNET_AURORA_DATA_FIFO_STATUS__FIFO_INT_STAT_bc    4u
#define SX2AXI_FCNET_AURORA_DATA_FIFO_STATUS__SBCNT_bp    8u
#define SX2AXI_FCNET_AURORA_DATA_FIFO_STATUS__SBCNT_bm    0x0000FF00u
#define SX2AXI_FCNET_AURORA_DATA_FIFO_STATUS__SBCNT_bc    8u

/*
 * Register: SX2AXI_FCNET_AURORA_DATA_FIFO_PKT_CNT_THRESH
 *   Offset is absolute
 */
#define SX2AXI_FCNET_AURORA_DATA_FIFO_PKT_CNT_THRESH_REG_OFFSET    0x0000004Cu

#define SX2AXI_FCNET_AURORA_DATA_FIFO_PKT_CNT_THRESH__MIN_bp    0u
#define SX2AXI_FCNET_AURORA_DATA_FIFO_PKT_CNT_THRESH__MIN_bm    0x0000FFFFu
#define SX2AXI_FCNET_AURORA_DATA_FIFO_PKT_CNT_THRESH__MIN_bc    16u
#define SX2AXI_FCNET_AURORA_DATA_FIFO_PKT_CNT_THRESH__MAX_bp    16u
#define SX2AXI_FCNET_AURORA_DATA_FIFO_PKT_CNT_THRESH__MAX_bm    0xFFFF0000u
#define SX2AXI_FCNET_AURORA_DATA_FIFO_PKT_CNT_THRESH__MAX_bc    16u

/*
 * Register: SX2AXI_FCNET_AURORA_DATA_FIFO_PKT_CNT
 *   Offset is absolute
 */
#define SX2AXI_FCNET_AURORA_DATA_FIFO_PKT_CNT_REG_OFFSET    0x00000050u

#define SX2AXI_FCNET_AURORA_DATA_FIFO_PKT_CNT__COUNT_bp    0u
#define SX2AXI_FCNET_AURORA_DATA_FIFO_PKT_CNT__COUNT_bm    0xFFFFFFFFu
#define SX2AXI_FCNET_AURORA_DATA_FIFO_PKT_CNT__COUNT_bc    32u

/*
 * Register: SX2AXI_FCNET_AURORA_DATA_FIFO_PKT_CNT_SMALL
 *   Offset is absolute
 */
#define SX2AXI_FCNET_AURORA_DATA_FIFO_PKT_CNT_SMALL_REG_OFFSET    0x00000054u

#define SX2AXI_FCNET_AURORA_DATA_FIFO_PKT_CNT_SMALL__COUNT_bp    0u
#define SX2AXI_FCNET_AURORA_DATA_FIFO_PKT_CNT_SMALL__COUNT_bm    0xFFFFFFFFu
#define SX2AXI_FCNET_AURORA_DATA_FIFO_PKT_CNT_SMALL__COUNT_bc    32u

/*
 * Register: SX2AXI_FCNET_AURORA_DATA_FIFO_PKT_CNT_LARGE
 *   Offset is absolute
 */
#define SX2AXI_FCNET_AURORA_DATA_FIFO_PKT_CNT_LARGE_REG_OFFSET    0x00000058u

#define SX2AXI_FCNET_AURORA_DATA_FIFO_PKT_CNT_LARGE__COUNT_bp    0u
#define SX2AXI_FCNET_AURORA_DATA_FIFO_PKT_CNT_LARGE__COUNT_bm    0xFFFFFFFFu
#define SX2AXI_FCNET_AURORA_DATA_FIFO_PKT_CNT_LARGE__COUNT_bc    32u

/*
 * Register: SX2AXI_FCNET_AURORA_DATA_FIFO_WORD_CNT_LO
 *   Offset is absolute
 */
#define SX2AXI_FCNET_AURORA_DATA_FIFO_WORD_CNT_LO_REG_OFFSET    0x0000005Cu

#define SX2AXI_FCNET_AURORA_DATA_FIFO_WORD_CNT_LO__COUNT_bp    0u
#define SX2AXI_FCNET_AURORA_DATA_FIFO_WORD_CNT_LO__COUNT_bm    0xFFFFFFFFu
#define SX2AXI_FCNET_AURORA_DATA_FIFO_WORD_CNT_LO__COUNT_bc    32u

/*
 * Register: SX2AXI_FCNET_AURORA_DATA_FIFO_WORD_CNT_HI
 *   Offset is absolute
 */
#define SX2AXI_FCNET_AURORA_DATA_FIFO_WORD_CNT_HI_REG_OFFSET    0x00000060u

#define SX2AXI_FCNET_AURORA_DATA_FIFO_WORD_CNT_HI__COUNT_bp    0u
#define SX2AXI_FCNET_AURORA_DATA_FIFO_WORD_CNT_HI__COUNT_bm    0xFFFFFFFFu
#define SX2AXI_FCNET_AURORA_DATA_FIFO_WORD_CNT_HI__COUNT_bc    32u

/*
 * Register: AXI2SX_CATSON_AURORA_DATA_FIFO_CFG
 *   Offset is absolute
 */
#define AXI2SX_CATSON_AURORA_DATA_FIFO_CFG_REG_OFFSET    0x00000064u

#define AXI2SX_CATSON_AURORA_DATA_FIFO_CFG__FIFO_CTRL_bp    0u
#define AXI2SX_CATSON_AURORA_DATA_FIFO_CFG__FIFO_CTRL_bm    0x00000003u
#define AXI2SX_CATSON_AURORA_DATA_FIFO_CFG__FIFO_CTRL_bc    2u
#define AXI2SX_CATSON_AURORA_DATA_FIFO_CFG__FIFO_EN_bp    4u
#define AXI2SX_CATSON_AURORA_DATA_FIFO_CFG__FIFO_EN_bm    0x000000F0u
#define AXI2SX_CATSON_AURORA_DATA_FIFO_CFG__FIFO_EN_bc    4u

/*
 * Register: AXI2SX_CATSON_AURORA_DATA_FIFO_STATUS
 *   Offset is absolute
 */
#define AXI2SX_CATSON_AURORA_DATA_FIFO_STATUS_REG_OFFSET    0x00000068u

#define AXI2SX_CATSON_AURORA_DATA_FIFO_STATUS__FIFO_STAT_bp    0u
#define AXI2SX_CATSON_AURORA_DATA_FIFO_STATUS__FIFO_STAT_bm    0x0000000Fu
#define AXI2SX_CATSON_AURORA_DATA_FIFO_STATUS__FIFO_STAT_bc    4u
#define AXI2SX_CATSON_AURORA_DATA_FIFO_STATUS__FIFO_INT_STAT_bp    4u
#define AXI2SX_CATSON_AURORA_DATA_FIFO_STATUS__FIFO_INT_STAT_bm    0x000000F0u
#define AXI2SX_CATSON_AURORA_DATA_FIFO_STATUS__FIFO_INT_STAT_bc    4u
#define AXI2SX_CATSON_AURORA_DATA_FIFO_STATUS__SBCNT_bp    8u
#define AXI2SX_CATSON_AURORA_DATA_FIFO_STATUS__SBCNT_bm    0x0000FF00u
#define AXI2SX_CATSON_AURORA_DATA_FIFO_STATUS__SBCNT_bc    8u

/*
 * Register: AXI2SX_CATSON_AURORA_DATA_FIFO_PKT_CNT_THRESH
 *   Offset is absolute
 */
#define AXI2SX_CATSON_AURORA_DATA_FIFO_PKT_CNT_THRESH_REG_OFFSET    0x0000006Cu

#define AXI2SX_CATSON_AURORA_DATA_FIFO_PKT_CNT_THRESH__MIN_bp    0u
#define AXI2SX_CATSON_AURORA_DATA_FIFO_PKT_CNT_THRESH__MIN_bm    0x0000FFFFu
#define AXI2SX_CATSON_AURORA_DATA_FIFO_PKT_CNT_THRESH__MIN_bc    16u
#define AXI2SX_CATSON_AURORA_DATA_FIFO_PKT_CNT_THRESH__MAX_bp    16u
#define AXI2SX_CATSON_AURORA_DATA_FIFO_PKT_CNT_THRESH__MAX_bm    0xFFFF0000u
#define AXI2SX_CATSON_AURORA_DATA_FIFO_PKT_CNT_THRESH__MAX_bc    16u

/*
 * Register: AXI2SX_CATSON_AURORA_DATA_FIFO_PKT_CNT
 *   Offset is absolute
 */
#define AXI2SX_CATSON_AURORA_DATA_FIFO_PKT_CNT_REG_OFFSET    0x00000070u

#define AXI2SX_CATSON_AURORA_DATA_FIFO_PKT_CNT__COUNT_bp    0u
#define AXI2SX_CATSON_AURORA_DATA_FIFO_PKT_CNT__COUNT_bm    0xFFFFFFFFu
#define AXI2SX_CATSON_AURORA_DATA_FIFO_PKT_CNT__COUNT_bc    32u

/*
 * Register: AXI2SX_CATSON_AURORA_DATA_FIFO_PKT_CNT_SMALL
 *   Offset is absolute
 */
#define AXI2SX_CATSON_AURORA_DATA_FIFO_PKT_CNT_SMALL_REG_OFFSET    0x00000074u

#define AXI2SX_CATSON_AURORA_DATA_FIFO_PKT_CNT_SMALL__COUNT_bp    0u
#define AXI2SX_CATSON_AURORA_DATA_FIFO_PKT_CNT_SMALL__COUNT_bm    0xFFFFFFFFu
#define AXI2SX_CATSON_AURORA_DATA_FIFO_PKT_CNT_SMALL__COUNT_bc    32u

/*
 * Register: AXI2SX_CATSON_AURORA_DATA_FIFO_PKT_CNT_LARGE
 *   Offset is absolute
 */
#define AXI2SX_CATSON_AURORA_DATA_FIFO_PKT_CNT_LARGE_REG_OFFSET    0x00000078u

#define AXI2SX_CATSON_AURORA_DATA_FIFO_PKT_CNT_LARGE__COUNT_bp    0u
#define AXI2SX_CATSON_AURORA_DATA_FIFO_PKT_CNT_LARGE__COUNT_bm    0xFFFFFFFFu
#define AXI2SX_CATSON_AURORA_DATA_FIFO_PKT_CNT_LARGE__COUNT_bc    32u

/*
 * Register: AXI2SX_CATSON_AURORA_DATA_FIFO_WORD_CNT_LO
 *   Offset is absolute
 */
#define AXI2SX_CATSON_AURORA_DATA_FIFO_WORD_CNT_LO_REG_OFFSET    0x0000007Cu

#define AXI2SX_CATSON_AURORA_DATA_FIFO_WORD_CNT_LO__COUNT_bp    0u
#define AXI2SX_CATSON_AURORA_DATA_FIFO_WORD_CNT_LO__COUNT_bm    0xFFFFFFFFu
#define AXI2SX_CATSON_AURORA_DATA_FIFO_WORD_CNT_LO__COUNT_bc    32u

/*
 * Register: AXI2SX_CATSON_AURORA_DATA_FIFO_WORD_CNT_HI
 *   Offset is absolute
 */
#define AXI2SX_CATSON_AURORA_DATA_FIFO_WORD_CNT_HI_REG_OFFSET    0x00000080u

#define AXI2SX_CATSON_AURORA_DATA_FIFO_WORD_CNT_HI__COUNT_bp    0u
#define AXI2SX_CATSON_AURORA_DATA_FIFO_WORD_CNT_HI__COUNT_bm    0xFFFFFFFFu
#define AXI2SX_CATSON_AURORA_DATA_FIFO_WORD_CNT_HI__COUNT_bc    32u

/*
 * Register: SX2AXI_CATSON_AURORA_DATA_FIFO_CFG
 *   Offset is absolute
 */
#define SX2AXI_CATSON_AURORA_DATA_FIFO_CFG_REG_OFFSET    0x00000084u

#define SX2AXI_CATSON_AURORA_DATA_FIFO_CFG__FIFO_CTRL_bp    0u
#define SX2AXI_CATSON_AURORA_DATA_FIFO_CFG__FIFO_CTRL_bm    0x00000003u
#define SX2AXI_CATSON_AURORA_DATA_FIFO_CFG__FIFO_CTRL_bc    2u
#define SX2AXI_CATSON_AURORA_DATA_FIFO_CFG__FIFO_EN_bp    4u
#define SX2AXI_CATSON_AURORA_DATA_FIFO_CFG__FIFO_EN_bm    0x000000F0u
#define SX2AXI_CATSON_AURORA_DATA_FIFO_CFG__FIFO_EN_bc    4u

/*
 * Register: SX2AXI_CATSON_AURORA_DATA_FIFO_STATUS
 *   Offset is absolute
 */
#define SX2AXI_CATSON_AURORA_DATA_FIFO_STATUS_REG_OFFSET    0x00000088u

#define SX2AXI_CATSON_AURORA_DATA_FIFO_STATUS__FIFO_STAT_bp    0u
#define SX2AXI_CATSON_AURORA_DATA_FIFO_STATUS__FIFO_STAT_bm    0x0000000Fu
#define SX2AXI_CATSON_AURORA_DATA_FIFO_STATUS__FIFO_STAT_bc    4u
#define SX2AXI_CATSON_AURORA_DATA_FIFO_STATUS__FIFO_INT_STAT_bp    4u
#define SX2AXI_CATSON_AURORA_DATA_FIFO_STATUS__FIFO_INT_STAT_bm    0x000000F0u
#define SX2AXI_CATSON_AURORA_DATA_FIFO_STATUS__FIFO_INT_STAT_bc    4u
#define SX2AXI_CATSON_AURORA_DATA_FIFO_STATUS__SBCNT_bp    8u
#define SX2AXI_CATSON_AURORA_DATA_FIFO_STATUS__SBCNT_bm    0x0000FF00u
#define SX2AXI_CATSON_AURORA_DATA_FIFO_STATUS__SBCNT_bc    8u

/*
 * Register: SX2AXI_CATSON_AURORA_DATA_FIFO_PKT_CNT_THRESH
 *   Offset is absolute
 */
#define SX2AXI_CATSON_AURORA_DATA_FIFO_PKT_CNT_THRESH_REG_OFFSET    0x0000008Cu

#define SX2AXI_CATSON_AURORA_DATA_FIFO_PKT_CNT_THRESH__MIN_bp    0u
#define SX2AXI_CATSON_AURORA_DATA_FIFO_PKT_CNT_THRESH__MIN_bm    0x0000FFFFu
#define SX2AXI_CATSON_AURORA_DATA_FIFO_PKT_CNT_THRESH__MIN_bc    16u
#define SX2AXI_CATSON_AURORA_DATA_FIFO_PKT_CNT_THRESH__MAX_bp    16u
#define SX2AXI_CATSON_AURORA_DATA_FIFO_PKT_CNT_THRESH__MAX_bm    0xFFFF0000u
#define SX2AXI_CATSON_AURORA_DATA_FIFO_PKT_CNT_THRESH__MAX_bc    16u

/*
 * Register: SX2AXI_CATSON_AURORA_DATA_FIFO_PKT_CNT
 *   Offset is absolute
 */
#define SX2AXI_CATSON_AURORA_DATA_FIFO_PKT_CNT_REG_OFFSET    0x00000090u

#define SX2AXI_CATSON_AURORA_DATA_FIFO_PKT_CNT__COUNT_bp    0u
#define SX2AXI_CATSON_AURORA_DATA_FIFO_PKT_CNT__COUNT_bm    0xFFFFFFFFu
#define SX2AXI_CATSON_AURORA_DATA_FIFO_PKT_CNT__COUNT_bc    32u

/*
 * Register: SX2AXI_CATSON_AURORA_DATA_FIFO_PKT_CNT_SMALL
 *   Offset is absolute
 */
#define SX2AXI_CATSON_AURORA_DATA_FIFO_PKT_CNT_SMALL_REG_OFFSET    0x00000094u

#define SX2AXI_CATSON_AURORA_DATA_FIFO_PKT_CNT_SMALL__COUNT_bp    0u
#define SX2AXI_CATSON_AURORA_DATA_FIFO_PKT_CNT_SMALL__COUNT_bm    0xFFFFFFFFu
#define SX2AXI_CATSON_AURORA_DATA_FIFO_PKT_CNT_SMALL__COUNT_bc    32u

/*
 * Register: SX2AXI_CATSON_AURORA_DATA_FIFO_PKT_CNT_LARGE
 *   Offset is absolute
 */
#define SX2AXI_CATSON_AURORA_DATA_FIFO_PKT_CNT_LARGE_REG_OFFSET    0x00000098u

#define SX2AXI_CATSON_AURORA_DATA_FIFO_PKT_CNT_LARGE__COUNT_bp    0u
#define SX2AXI_CATSON_AURORA_DATA_FIFO_PKT_CNT_LARGE__COUNT_bm    0xFFFFFFFFu
#define SX2AXI_CATSON_AURORA_DATA_FIFO_PKT_CNT_LARGE__COUNT_bc    32u

/*
 * Register: SX2AXI_CATSON_AURORA_DATA_FIFO_WORD_CNT_LO
 *   Offset is absolute
 */
#define SX2AXI_CATSON_AURORA_DATA_FIFO_WORD_CNT_LO_REG_OFFSET    0x0000009Cu

#define SX2AXI_CATSON_AURORA_DATA_FIFO_WORD_CNT_LO__COUNT_bp    0u
#define SX2AXI_CATSON_AURORA_DATA_FIFO_WORD_CNT_LO__COUNT_bm    0xFFFFFFFFu
#define SX2AXI_CATSON_AURORA_DATA_FIFO_WORD_CNT_LO__COUNT_bc    32u

/*
 * Register: SX2AXI_CATSON_AURORA_DATA_FIFO_WORD_CNT_HI
 *   Offset is absolute
 */
#define SX2AXI_CATSON_AURORA_DATA_FIFO_WORD_CNT_HI_REG_OFFSET    0x000000A0u

#define SX2AXI_CATSON_AURORA_DATA_FIFO_WORD_CNT_HI__COUNT_bp    0u
#define SX2AXI_CATSON_AURORA_DATA_FIFO_WORD_CNT_HI__COUNT_bm    0xFFFFFFFFu
#define SX2AXI_CATSON_AURORA_DATA_FIFO_WORD_CNT_HI__COUNT_bc    32u

/*
 * Register: DWNSTRM_RX_DATA_FIFO_CFG
 *   Offset is absolute
 */
#define DWNSTRM_RX_DATA_FIFO_CFG_REG_OFFSET    0x000000A4u

#define DWNSTRM_RX_DATA_FIFO_CFG__FIFO_CTRL_bp    0u
#define DWNSTRM_RX_DATA_FIFO_CFG__FIFO_CTRL_bm    0x00000003u
#define DWNSTRM_RX_DATA_FIFO_CFG__FIFO_CTRL_bc    2u
#define DWNSTRM_RX_DATA_FIFO_CFG__FIFO_EN_bp    4u
#define DWNSTRM_RX_DATA_FIFO_CFG__FIFO_EN_bm    0x000000F0u
#define DWNSTRM_RX_DATA_FIFO_CFG__FIFO_EN_bc    4u

/*
 * Register: DWNSTRM_RX_DATA_FIFO_STATUS
 *   Offset is absolute
 */
#define DWNSTRM_RX_DATA_FIFO_STATUS_REG_OFFSET    0x000000A8u

#define DWNSTRM_RX_DATA_FIFO_STATUS__FIFO_STAT_bp    0u
#define DWNSTRM_RX_DATA_FIFO_STATUS__FIFO_STAT_bm    0x0000000Fu
#define DWNSTRM_RX_DATA_FIFO_STATUS__FIFO_STAT_bc    4u
#define DWNSTRM_RX_DATA_FIFO_STATUS__FIFO_INT_STAT_bp    4u
#define DWNSTRM_RX_DATA_FIFO_STATUS__FIFO_INT_STAT_bm    0x000000F0u
#define DWNSTRM_RX_DATA_FIFO_STATUS__FIFO_INT_STAT_bc    4u
#define DWNSTRM_RX_DATA_FIFO_STATUS__SBCNT_bp    8u
#define DWNSTRM_RX_DATA_FIFO_STATUS__SBCNT_bm    0x0000FF00u
#define DWNSTRM_RX_DATA_FIFO_STATUS__SBCNT_bc    8u

/*
 * Register: DWNSTRM_RX_DESC_FIFO_CFG
 *   Offset is absolute
 */
#define DWNSTRM_RX_DESC_FIFO_CFG_REG_OFFSET    0x000000ACu

#define DWNSTRM_RX_DESC_FIFO_CFG__FIFO_CTRL_bp    0u
#define DWNSTRM_RX_DESC_FIFO_CFG__FIFO_CTRL_bm    0x00000003u
#define DWNSTRM_RX_DESC_FIFO_CFG__FIFO_CTRL_bc    2u
#define DWNSTRM_RX_DESC_FIFO_CFG__FIFO_EN_bp    4u
#define DWNSTRM_RX_DESC_FIFO_CFG__FIFO_EN_bm    0x000000F0u
#define DWNSTRM_RX_DESC_FIFO_CFG__FIFO_EN_bc    4u

/*
 * Register: DWNSTRM_RX_DESC_FIFO_STATUS
 *   Offset is absolute
 */
#define DWNSTRM_RX_DESC_FIFO_STATUS_REG_OFFSET    0x000000B0u

#define DWNSTRM_RX_DESC_FIFO_STATUS__FIFO_STAT_bp    0u
#define DWNSTRM_RX_DESC_FIFO_STATUS__FIFO_STAT_bm    0x0000000Fu
#define DWNSTRM_RX_DESC_FIFO_STATUS__FIFO_STAT_bc    4u
#define DWNSTRM_RX_DESC_FIFO_STATUS__FIFO_INT_STAT_bp    4u
#define DWNSTRM_RX_DESC_FIFO_STATUS__FIFO_INT_STAT_bm    0x000000F0u
#define DWNSTRM_RX_DESC_FIFO_STATUS__FIFO_INT_STAT_bc    4u
#define DWNSTRM_RX_DESC_FIFO_STATUS__SBCNT_bp    8u
#define DWNSTRM_RX_DESC_FIFO_STATUS__SBCNT_bm    0x0000FF00u
#define DWNSTRM_RX_DESC_FIFO_STATUS__SBCNT_bc    8u

/*
 * Register: AXI2SX_MDMRX_STREAM0_DATA_FIFO_CFG
 *   Offset is absolute
 */
#define AXI2SX_MDMRX_STREAM0_DATA_FIFO_CFG_REG_OFFSET    0x000000B4u

#define AXI2SX_MDMRX_STREAM0_DATA_FIFO_CFG__FIFO_CTRL_bp    0u
#define AXI2SX_MDMRX_STREAM0_DATA_FIFO_CFG__FIFO_CTRL_bm    0x00000003u
#define AXI2SX_MDMRX_STREAM0_DATA_FIFO_CFG__FIFO_CTRL_bc    2u
#define AXI2SX_MDMRX_STREAM0_DATA_FIFO_CFG__FIFO_EN_bp    4u
#define AXI2SX_MDMRX_STREAM0_DATA_FIFO_CFG__FIFO_EN_bm    0x000000F0u
#define AXI2SX_MDMRX_STREAM0_DATA_FIFO_CFG__FIFO_EN_bc    4u

/*
 * Register: AXI2SX_MDMRX_STREAM0_DATA_FIFO_STATUS
 *   Offset is absolute
 */
#define AXI2SX_MDMRX_STREAM0_DATA_FIFO_STATUS_REG_OFFSET    0x000000B8u

#define AXI2SX_MDMRX_STREAM0_DATA_FIFO_STATUS__FIFO_STAT_bp    0u
#define AXI2SX_MDMRX_STREAM0_DATA_FIFO_STATUS__FIFO_STAT_bm    0x0000000Fu
#define AXI2SX_MDMRX_STREAM0_DATA_FIFO_STATUS__FIFO_STAT_bc    4u
#define AXI2SX_MDMRX_STREAM0_DATA_FIFO_STATUS__FIFO_INT_STAT_bp    4u
#define AXI2SX_MDMRX_STREAM0_DATA_FIFO_STATUS__FIFO_INT_STAT_bm    0x000000F0u
#define AXI2SX_MDMRX_STREAM0_DATA_FIFO_STATUS__FIFO_INT_STAT_bc    4u
#define AXI2SX_MDMRX_STREAM0_DATA_FIFO_STATUS__SBCNT_bp    8u
#define AXI2SX_MDMRX_STREAM0_DATA_FIFO_STATUS__SBCNT_bm    0x0000FF00u
#define AXI2SX_MDMRX_STREAM0_DATA_FIFO_STATUS__SBCNT_bc    8u

/*
 * Register: AXI2SX_MDMRX_STREAM0_DATA_FIFO_PKT_CNT_THRESH
 *   Offset is absolute
 */
#define AXI2SX_MDMRX_STREAM0_DATA_FIFO_PKT_CNT_THRESH_REG_OFFSET    0x000000BCu

#define AXI2SX_MDMRX_STREAM0_DATA_FIFO_PKT_CNT_THRESH__MIN_bp    0u
#define AXI2SX_MDMRX_STREAM0_DATA_FIFO_PKT_CNT_THRESH__MIN_bm    0x0000FFFFu
#define AXI2SX_MDMRX_STREAM0_DATA_FIFO_PKT_CNT_THRESH__MIN_bc    16u
#define AXI2SX_MDMRX_STREAM0_DATA_FIFO_PKT_CNT_THRESH__MAX_bp    16u
#define AXI2SX_MDMRX_STREAM0_DATA_FIFO_PKT_CNT_THRESH__MAX_bm    0xFFFF0000u
#define AXI2SX_MDMRX_STREAM0_DATA_FIFO_PKT_CNT_THRESH__MAX_bc    16u

/*
 * Register: AXI2SX_MDMRX_STREAM0_DATA_FIFO_PKT_CNT
 *   Offset is absolute
 */
#define AXI2SX_MDMRX_STREAM0_DATA_FIFO_PKT_CNT_REG_OFFSET    0x000000C0u

#define AXI2SX_MDMRX_STREAM0_DATA_FIFO_PKT_CNT__COUNT_bp    0u
#define AXI2SX_MDMRX_STREAM0_DATA_FIFO_PKT_CNT__COUNT_bm    0xFFFFFFFFu
#define AXI2SX_MDMRX_STREAM0_DATA_FIFO_PKT_CNT__COUNT_bc    32u

/*
 * Register: AXI2SX_MDMRX_STREAM0_DATA_FIFO_PKT_CNT_SMALL
 *   Offset is absolute
 */
#define AXI2SX_MDMRX_STREAM0_DATA_FIFO_PKT_CNT_SMALL_REG_OFFSET    0x000000C4u

#define AXI2SX_MDMRX_STREAM0_DATA_FIFO_PKT_CNT_SMALL__COUNT_bp    0u
#define AXI2SX_MDMRX_STREAM0_DATA_FIFO_PKT_CNT_SMALL__COUNT_bm    0xFFFFFFFFu
#define AXI2SX_MDMRX_STREAM0_DATA_FIFO_PKT_CNT_SMALL__COUNT_bc    32u

/*
 * Register: AXI2SX_MDMRX_STREAM0_DATA_FIFO_PKT_CNT_LARGE
 *   Offset is absolute
 */
#define AXI2SX_MDMRX_STREAM0_DATA_FIFO_PKT_CNT_LARGE_REG_OFFSET    0x000000C8u

#define AXI2SX_MDMRX_STREAM0_DATA_FIFO_PKT_CNT_LARGE__COUNT_bp    0u
#define AXI2SX_MDMRX_STREAM0_DATA_FIFO_PKT_CNT_LARGE__COUNT_bm    0xFFFFFFFFu
#define AXI2SX_MDMRX_STREAM0_DATA_FIFO_PKT_CNT_LARGE__COUNT_bc    32u

/*
 * Register: AXI2SX_MDMRX_STREAM0_DATA_FIFO_WORD_CNT_LO
 *   Offset is absolute
 */
#define AXI2SX_MDMRX_STREAM0_DATA_FIFO_WORD_CNT_LO_REG_OFFSET    0x000000CCu

#define AXI2SX_MDMRX_STREAM0_DATA_FIFO_WORD_CNT_LO__COUNT_bp    0u
#define AXI2SX_MDMRX_STREAM0_DATA_FIFO_WORD_CNT_LO__COUNT_bm    0xFFFFFFFFu
#define AXI2SX_MDMRX_STREAM0_DATA_FIFO_WORD_CNT_LO__COUNT_bc    32u

/*
 * Register: AXI2SX_MDMRX_STREAM0_DATA_FIFO_WORD_CNT_HI
 *   Offset is absolute
 */
#define AXI2SX_MDMRX_STREAM0_DATA_FIFO_WORD_CNT_HI_REG_OFFSET    0x000000D0u

#define AXI2SX_MDMRX_STREAM0_DATA_FIFO_WORD_CNT_HI__COUNT_bp    0u
#define AXI2SX_MDMRX_STREAM0_DATA_FIFO_WORD_CNT_HI__COUNT_bm    0xFFFFFFFFu
#define AXI2SX_MDMRX_STREAM0_DATA_FIFO_WORD_CNT_HI__COUNT_bc    32u

/*
 * Register: AXI2SX_MDMRX_STREAM1_DATA_FIFO_CFG
 *   Offset is absolute
 */
#define AXI2SX_MDMRX_STREAM1_DATA_FIFO_CFG_REG_OFFSET    0x000000D4u

#define AXI2SX_MDMRX_STREAM1_DATA_FIFO_CFG__FIFO_CTRL_bp    0u
#define AXI2SX_MDMRX_STREAM1_DATA_FIFO_CFG__FIFO_CTRL_bm    0x00000003u
#define AXI2SX_MDMRX_STREAM1_DATA_FIFO_CFG__FIFO_CTRL_bc    2u
#define AXI2SX_MDMRX_STREAM1_DATA_FIFO_CFG__FIFO_EN_bp    4u
#define AXI2SX_MDMRX_STREAM1_DATA_FIFO_CFG__FIFO_EN_bm    0x000000F0u
#define AXI2SX_MDMRX_STREAM1_DATA_FIFO_CFG__FIFO_EN_bc    4u

/*
 * Register: AXI2SX_MDMRX_STREAM1_DATA_FIFO_STATUS
 *   Offset is absolute
 */
#define AXI2SX_MDMRX_STREAM1_DATA_FIFO_STATUS_REG_OFFSET    0x000000D8u

#define AXI2SX_MDMRX_STREAM1_DATA_FIFO_STATUS__FIFO_STAT_bp    0u
#define AXI2SX_MDMRX_STREAM1_DATA_FIFO_STATUS__FIFO_STAT_bm    0x0000000Fu
#define AXI2SX_MDMRX_STREAM1_DATA_FIFO_STATUS__FIFO_STAT_bc    4u
#define AXI2SX_MDMRX_STREAM1_DATA_FIFO_STATUS__FIFO_INT_STAT_bp    4u
#define AXI2SX_MDMRX_STREAM1_DATA_FIFO_STATUS__FIFO_INT_STAT_bm    0x000000F0u
#define AXI2SX_MDMRX_STREAM1_DATA_FIFO_STATUS__FIFO_INT_STAT_bc    4u
#define AXI2SX_MDMRX_STREAM1_DATA_FIFO_STATUS__SBCNT_bp    8u
#define AXI2SX_MDMRX_STREAM1_DATA_FIFO_STATUS__SBCNT_bm    0x0000FF00u
#define AXI2SX_MDMRX_STREAM1_DATA_FIFO_STATUS__SBCNT_bc    8u

/*
 * Register: AXI2SX_MDMRX_STREAM1_DATA_FIFO_PKT_CNT_THRESH
 *   Offset is absolute
 */
#define AXI2SX_MDMRX_STREAM1_DATA_FIFO_PKT_CNT_THRESH_REG_OFFSET    0x000000DCu

#define AXI2SX_MDMRX_STREAM1_DATA_FIFO_PKT_CNT_THRESH__MIN_bp    0u
#define AXI2SX_MDMRX_STREAM1_DATA_FIFO_PKT_CNT_THRESH__MIN_bm    0x0000FFFFu
#define AXI2SX_MDMRX_STREAM1_DATA_FIFO_PKT_CNT_THRESH__MIN_bc    16u
#define AXI2SX_MDMRX_STREAM1_DATA_FIFO_PKT_CNT_THRESH__MAX_bp    16u
#define AXI2SX_MDMRX_STREAM1_DATA_FIFO_PKT_CNT_THRESH__MAX_bm    0xFFFF0000u
#define AXI2SX_MDMRX_STREAM1_DATA_FIFO_PKT_CNT_THRESH__MAX_bc    16u

/*
 * Register: AXI2SX_MDMRX_STREAM1_DATA_FIFO_PKT_CNT
 *   Offset is absolute
 */
#define AXI2SX_MDMRX_STREAM1_DATA_FIFO_PKT_CNT_REG_OFFSET    0x000000E0u

#define AXI2SX_MDMRX_STREAM1_DATA_FIFO_PKT_CNT__COUNT_bp    0u
#define AXI2SX_MDMRX_STREAM1_DATA_FIFO_PKT_CNT__COUNT_bm    0xFFFFFFFFu
#define AXI2SX_MDMRX_STREAM1_DATA_FIFO_PKT_CNT__COUNT_bc    32u

/*
 * Register: AXI2SX_MDMRX_STREAM1_DATA_FIFO_PKT_CNT_SMALL
 *   Offset is absolute
 */
#define AXI2SX_MDMRX_STREAM1_DATA_FIFO_PKT_CNT_SMALL_REG_OFFSET    0x000000E4u

#define AXI2SX_MDMRX_STREAM1_DATA_FIFO_PKT_CNT_SMALL__COUNT_bp    0u
#define AXI2SX_MDMRX_STREAM1_DATA_FIFO_PKT_CNT_SMALL__COUNT_bm    0xFFFFFFFFu
#define AXI2SX_MDMRX_STREAM1_DATA_FIFO_PKT_CNT_SMALL__COUNT_bc    32u

/*
 * Register: AXI2SX_MDMRX_STREAM1_DATA_FIFO_PKT_CNT_LARGE
 *   Offset is absolute
 */
#define AXI2SX_MDMRX_STREAM1_DATA_FIFO_PKT_CNT_LARGE_REG_OFFSET    0x000000E8u

#define AXI2SX_MDMRX_STREAM1_DATA_FIFO_PKT_CNT_LARGE__COUNT_bp    0u
#define AXI2SX_MDMRX_STREAM1_DATA_FIFO_PKT_CNT_LARGE__COUNT_bm    0xFFFFFFFFu
#define AXI2SX_MDMRX_STREAM1_DATA_FIFO_PKT_CNT_LARGE__COUNT_bc    32u

/*
 * Register: AXI2SX_MDMRX_STREAM1_DATA_FIFO_WORD_CNT_LO
 *   Offset is absolute
 */
#define AXI2SX_MDMRX_STREAM1_DATA_FIFO_WORD_CNT_LO_REG_OFFSET    0x000000ECu

#define AXI2SX_MDMRX_STREAM1_DATA_FIFO_WORD_CNT_LO__COUNT_bp    0u
#define AXI2SX_MDMRX_STREAM1_DATA_FIFO_WORD_CNT_LO__COUNT_bm    0xFFFFFFFFu
#define AXI2SX_MDMRX_STREAM1_DATA_FIFO_WORD_CNT_LO__COUNT_bc    32u

/*
 * Register: AXI2SX_MDMRX_STREAM1_DATA_FIFO_WORD_CNT_HI
 *   Offset is absolute
 */
#define AXI2SX_MDMRX_STREAM1_DATA_FIFO_WORD_CNT_HI_REG_OFFSET    0x000000F0u

#define AXI2SX_MDMRX_STREAM1_DATA_FIFO_WORD_CNT_HI__COUNT_bp    0u
#define AXI2SX_MDMRX_STREAM1_DATA_FIFO_WORD_CNT_HI__COUNT_bm    0xFFFFFFFFu
#define AXI2SX_MDMRX_STREAM1_DATA_FIFO_WORD_CNT_HI__COUNT_bc    32u

/*
 * Register: SX2AXI_MDMTX_STREAM0_DATA_FIFO_CFG
 *   Offset is absolute
 */
#define SX2AXI_MDMTX_STREAM0_DATA_FIFO_CFG_REG_OFFSET    0x000000F4u

#define SX2AXI_MDMTX_STREAM0_DATA_FIFO_CFG__FIFO_CTRL_bp    0u
#define SX2AXI_MDMTX_STREAM0_DATA_FIFO_CFG__FIFO_CTRL_bm    0x00000003u
#define SX2AXI_MDMTX_STREAM0_DATA_FIFO_CFG__FIFO_CTRL_bc    2u
#define SX2AXI_MDMTX_STREAM0_DATA_FIFO_CFG__FIFO_EN_bp    4u
#define SX2AXI_MDMTX_STREAM0_DATA_FIFO_CFG__FIFO_EN_bm    0x000000F0u
#define SX2AXI_MDMTX_STREAM0_DATA_FIFO_CFG__FIFO_EN_bc    4u

/*
 * Register: SX2AXI_MDMTX_STREAM0_DATA_FIFO_STATUS
 *   Offset is absolute
 */
#define SX2AXI_MDMTX_STREAM0_DATA_FIFO_STATUS_REG_OFFSET    0x000000F8u

#define SX2AXI_MDMTX_STREAM0_DATA_FIFO_STATUS__FIFO_STAT_bp    0u
#define SX2AXI_MDMTX_STREAM0_DATA_FIFO_STATUS__FIFO_STAT_bm    0x0000000Fu
#define SX2AXI_MDMTX_STREAM0_DATA_FIFO_STATUS__FIFO_STAT_bc    4u
#define SX2AXI_MDMTX_STREAM0_DATA_FIFO_STATUS__FIFO_INT_STAT_bp    4u
#define SX2AXI_MDMTX_STREAM0_DATA_FIFO_STATUS__FIFO_INT_STAT_bm    0x000000F0u
#define SX2AXI_MDMTX_STREAM0_DATA_FIFO_STATUS__FIFO_INT_STAT_bc    4u
#define SX2AXI_MDMTX_STREAM0_DATA_FIFO_STATUS__SBCNT_bp    8u
#define SX2AXI_MDMTX_STREAM0_DATA_FIFO_STATUS__SBCNT_bm    0x0000FF00u
#define SX2AXI_MDMTX_STREAM0_DATA_FIFO_STATUS__SBCNT_bc    8u

/*
 * Register: SX2AXI_MDMTX_STREAM0_DATA_FIFO_PKT_CNT_THRESH
 *   Offset is absolute
 */
#define SX2AXI_MDMTX_STREAM0_DATA_FIFO_PKT_CNT_THRESH_REG_OFFSET    0x000000FCu

#define SX2AXI_MDMTX_STREAM0_DATA_FIFO_PKT_CNT_THRESH__MIN_bp    0u
#define SX2AXI_MDMTX_STREAM0_DATA_FIFO_PKT_CNT_THRESH__MIN_bm    0x0000FFFFu
#define SX2AXI_MDMTX_STREAM0_DATA_FIFO_PKT_CNT_THRESH__MIN_bc    16u
#define SX2AXI_MDMTX_STREAM0_DATA_FIFO_PKT_CNT_THRESH__MAX_bp    16u
#define SX2AXI_MDMTX_STREAM0_DATA_FIFO_PKT_CNT_THRESH__MAX_bm    0xFFFF0000u
#define SX2AXI_MDMTX_STREAM0_DATA_FIFO_PKT_CNT_THRESH__MAX_bc    16u

/*
 * Register: SX2AXI_MDMTX_STREAM0_DATA_FIFO_PKT_CNT
 *   Offset is absolute
 */
#define SX2AXI_MDMTX_STREAM0_DATA_FIFO_PKT_CNT_REG_OFFSET    0x00000100u

#define SX2AXI_MDMTX_STREAM0_DATA_FIFO_PKT_CNT__COUNT_bp    0u
#define SX2AXI_MDMTX_STREAM0_DATA_FIFO_PKT_CNT__COUNT_bm    0xFFFFFFFFu
#define SX2AXI_MDMTX_STREAM0_DATA_FIFO_PKT_CNT__COUNT_bc    32u

/*
 * Register: SX2AXI_MDMTX_STREAM0_DATA_FIFO_PKT_CNT_SMALL
 *   Offset is absolute
 */
#define SX2AXI_MDMTX_STREAM0_DATA_FIFO_PKT_CNT_SMALL_REG_OFFSET    0x00000104u

#define SX2AXI_MDMTX_STREAM0_DATA_FIFO_PKT_CNT_SMALL__COUNT_bp    0u
#define SX2AXI_MDMTX_STREAM0_DATA_FIFO_PKT_CNT_SMALL__COUNT_bm    0xFFFFFFFFu
#define SX2AXI_MDMTX_STREAM0_DATA_FIFO_PKT_CNT_SMALL__COUNT_bc    32u

/*
 * Register: SX2AXI_MDMTX_STREAM0_DATA_FIFO_PKT_CNT_LARGE
 *   Offset is absolute
 */
#define SX2AXI_MDMTX_STREAM0_DATA_FIFO_PKT_CNT_LARGE_REG_OFFSET    0x00000108u

#define SX2AXI_MDMTX_STREAM0_DATA_FIFO_PKT_CNT_LARGE__COUNT_bp    0u
#define SX2AXI_MDMTX_STREAM0_DATA_FIFO_PKT_CNT_LARGE__COUNT_bm    0xFFFFFFFFu
#define SX2AXI_MDMTX_STREAM0_DATA_FIFO_PKT_CNT_LARGE__COUNT_bc    32u

/*
 * Register: SX2AXI_MDMTX_STREAM0_DATA_FIFO_WORD_CNT_LO
 *   Offset is absolute
 */
#define SX2AXI_MDMTX_STREAM0_DATA_FIFO_WORD_CNT_LO_REG_OFFSET    0x0000010Cu

#define SX2AXI_MDMTX_STREAM0_DATA_FIFO_WORD_CNT_LO__COUNT_bp    0u
#define SX2AXI_MDMTX_STREAM0_DATA_FIFO_WORD_CNT_LO__COUNT_bm    0xFFFFFFFFu
#define SX2AXI_MDMTX_STREAM0_DATA_FIFO_WORD_CNT_LO__COUNT_bc    32u

/*
 * Register: SX2AXI_MDMTX_STREAM0_DATA_FIFO_WORD_CNT_HI
 *   Offset is absolute
 */
#define SX2AXI_MDMTX_STREAM0_DATA_FIFO_WORD_CNT_HI_REG_OFFSET    0x00000110u

#define SX2AXI_MDMTX_STREAM0_DATA_FIFO_WORD_CNT_HI__COUNT_bp    0u
#define SX2AXI_MDMTX_STREAM0_DATA_FIFO_WORD_CNT_HI__COUNT_bm    0xFFFFFFFFu
#define SX2AXI_MDMTX_STREAM0_DATA_FIFO_WORD_CNT_HI__COUNT_bc    32u

/*
 * Register: SX2AXI_MDMTX_STREAM1_DATA_FIFO_CFG
 *   Offset is absolute
 */
#define SX2AXI_MDMTX_STREAM1_DATA_FIFO_CFG_REG_OFFSET    0x00000114u

#define SX2AXI_MDMTX_STREAM1_DATA_FIFO_CFG__FIFO_CTRL_bp    0u
#define SX2AXI_MDMTX_STREAM1_DATA_FIFO_CFG__FIFO_CTRL_bm    0x00000003u
#define SX2AXI_MDMTX_STREAM1_DATA_FIFO_CFG__FIFO_CTRL_bc    2u
#define SX2AXI_MDMTX_STREAM1_DATA_FIFO_CFG__FIFO_EN_bp    4u
#define SX2AXI_MDMTX_STREAM1_DATA_FIFO_CFG__FIFO_EN_bm    0x000000F0u
#define SX2AXI_MDMTX_STREAM1_DATA_FIFO_CFG__FIFO_EN_bc    4u

/*
 * Register: SX2AXI_MDMTX_STREAM1_DATA_FIFO_STATUS
 *   Offset is absolute
 */
#define SX2AXI_MDMTX_STREAM1_DATA_FIFO_STATUS_REG_OFFSET    0x00000118u

#define SX2AXI_MDMTX_STREAM1_DATA_FIFO_STATUS__FIFO_STAT_bp    0u
#define SX2AXI_MDMTX_STREAM1_DATA_FIFO_STATUS__FIFO_STAT_bm    0x0000000Fu
#define SX2AXI_MDMTX_STREAM1_DATA_FIFO_STATUS__FIFO_STAT_bc    4u
#define SX2AXI_MDMTX_STREAM1_DATA_FIFO_STATUS__FIFO_INT_STAT_bp    4u
#define SX2AXI_MDMTX_STREAM1_DATA_FIFO_STATUS__FIFO_INT_STAT_bm    0x000000F0u
#define SX2AXI_MDMTX_STREAM1_DATA_FIFO_STATUS__FIFO_INT_STAT_bc    4u
#define SX2AXI_MDMTX_STREAM1_DATA_FIFO_STATUS__SBCNT_bp    8u
#define SX2AXI_MDMTX_STREAM1_DATA_FIFO_STATUS__SBCNT_bm    0x0000FF00u
#define SX2AXI_MDMTX_STREAM1_DATA_FIFO_STATUS__SBCNT_bc    8u

/*
 * Register: SX2AXI_MDMTX_STREAM1_DATA_FIFO_PKT_CNT_THRESH
 *   Offset is absolute
 */
#define SX2AXI_MDMTX_STREAM1_DATA_FIFO_PKT_CNT_THRESH_REG_OFFSET    0x0000011Cu

#define SX2AXI_MDMTX_STREAM1_DATA_FIFO_PKT_CNT_THRESH__MIN_bp    0u
#define SX2AXI_MDMTX_STREAM1_DATA_FIFO_PKT_CNT_THRESH__MIN_bm    0x0000FFFFu
#define SX2AXI_MDMTX_STREAM1_DATA_FIFO_PKT_CNT_THRESH__MIN_bc    16u
#define SX2AXI_MDMTX_STREAM1_DATA_FIFO_PKT_CNT_THRESH__MAX_bp    16u
#define SX2AXI_MDMTX_STREAM1_DATA_FIFO_PKT_CNT_THRESH__MAX_bm    0xFFFF0000u
#define SX2AXI_MDMTX_STREAM1_DATA_FIFO_PKT_CNT_THRESH__MAX_bc    16u

/*
 * Register: SX2AXI_MDMTX_STREAM1_DATA_FIFO_PKT_CNT
 *   Offset is absolute
 */
#define SX2AXI_MDMTX_STREAM1_DATA_FIFO_PKT_CNT_REG_OFFSET    0x00000120u

#define SX2AXI_MDMTX_STREAM1_DATA_FIFO_PKT_CNT__COUNT_bp    0u
#define SX2AXI_MDMTX_STREAM1_DATA_FIFO_PKT_CNT__COUNT_bm    0xFFFFFFFFu
#define SX2AXI_MDMTX_STREAM1_DATA_FIFO_PKT_CNT__COUNT_bc    32u

/*
 * Register: SX2AXI_MDMTX_STREAM1_DATA_FIFO_PKT_CNT_SMALL
 *   Offset is absolute
 */
#define SX2AXI_MDMTX_STREAM1_DATA_FIFO_PKT_CNT_SMALL_REG_OFFSET    0x00000124u

#define SX2AXI_MDMTX_STREAM1_DATA_FIFO_PKT_CNT_SMALL__COUNT_bp    0u
#define SX2AXI_MDMTX_STREAM1_DATA_FIFO_PKT_CNT_SMALL__COUNT_bm    0xFFFFFFFFu
#define SX2AXI_MDMTX_STREAM1_DATA_FIFO_PKT_CNT_SMALL__COUNT_bc    32u

/*
 * Register: SX2AXI_MDMTX_STREAM1_DATA_FIFO_PKT_CNT_LARGE
 *   Offset is absolute
 */
#define SX2AXI_MDMTX_STREAM1_DATA_FIFO_PKT_CNT_LARGE_REG_OFFSET    0x00000128u

#define SX2AXI_MDMTX_STREAM1_DATA_FIFO_PKT_CNT_LARGE__COUNT_bp    0u
#define SX2AXI_MDMTX_STREAM1_DATA_FIFO_PKT_CNT_LARGE__COUNT_bm    0xFFFFFFFFu
#define SX2AXI_MDMTX_STREAM1_DATA_FIFO_PKT_CNT_LARGE__COUNT_bc    32u

/*
 * Register: SX2AXI_MDMTX_STREAM1_DATA_FIFO_WORD_CNT_LO
 *   Offset is absolute
 */
#define SX2AXI_MDMTX_STREAM1_DATA_FIFO_WORD_CNT_LO_REG_OFFSET    0x0000012Cu

#define SX2AXI_MDMTX_STREAM1_DATA_FIFO_WORD_CNT_LO__COUNT_bp    0u
#define SX2AXI_MDMTX_STREAM1_DATA_FIFO_WORD_CNT_LO__COUNT_bm    0xFFFFFFFFu
#define SX2AXI_MDMTX_STREAM1_DATA_FIFO_WORD_CNT_LO__COUNT_bc    32u

/*
 * Register: SX2AXI_MDMTX_STREAM1_DATA_FIFO_WORD_CNT_HI
 *   Offset is absolute
 */
#define SX2AXI_MDMTX_STREAM1_DATA_FIFO_WORD_CNT_HI_REG_OFFSET    0x00000130u

#define SX2AXI_MDMTX_STREAM1_DATA_FIFO_WORD_CNT_HI__COUNT_bp    0u
#define SX2AXI_MDMTX_STREAM1_DATA_FIFO_WORD_CNT_HI__COUNT_bm    0xFFFFFFFFu
#define SX2AXI_MDMTX_STREAM1_DATA_FIFO_WORD_CNT_HI__COUNT_bc    32u

/*
 * Register: RX_ARB_MDM0_RX_QUANTUM
 *   Offset is absolute
 */
#define RX_ARB_MDM0_RX_QUANTUM_REG_OFFSET    0x00000134u

#define RX_ARB_MDM0_RX_QUANTUM__SIZE_bp    0u
#define RX_ARB_MDM0_RX_QUANTUM__SIZE_bm    0x0000FFFFu
#define RX_ARB_MDM0_RX_QUANTUM__SIZE_bc    16u

/*
 * Register: RX_ARB_MDM1_RX_QUANTUM
 *   Offset is absolute
 */
#define RX_ARB_MDM1_RX_QUANTUM_REG_OFFSET    0x00000138u

#define RX_ARB_MDM1_RX_QUANTUM__SIZE_bp    0u
#define RX_ARB_MDM1_RX_QUANTUM__SIZE_bm    0x0000FFFFu
#define RX_ARB_MDM1_RX_QUANTUM__SIZE_bc    16u

/*
 * Register: RX_ARB_DWNSTRM_RX_QUANTUM
 *   Offset is absolute
 */
#define RX_ARB_DWNSTRM_RX_QUANTUM_REG_OFFSET    0x0000013Cu

#define RX_ARB_DWNSTRM_RX_QUANTUM__SIZE_bp    0u
#define RX_ARB_DWNSTRM_RX_QUANTUM__SIZE_bm    0x0000FFFFu
#define RX_ARB_DWNSTRM_RX_QUANTUM__SIZE_bc    16u

/*
 * Register: RX_ARB_PULL_DMAS_QUANTUM
 *   Offset is absolute
 */
#define RX_ARB_PULL_DMAS_QUANTUM_REG_OFFSET    0x00000140u

#define RX_ARB_PULL_DMAS_QUANTUM__SIZE_bp    0u
#define RX_ARB_PULL_DMAS_QUANTUM__SIZE_bm    0x0000FFFFu
#define RX_ARB_PULL_DMAS_QUANTUM__SIZE_bc    16u

/*
 * Register: PHY_DMA_PULL_QUANTUM
 *   Offset is absolute
 */
#define PHY_DMA_PULL_QUANTUM_REG_OFFSET    0x00000144u

#define PHY_DMA_PULL_QUANTUM__SIZE_bp    0u
#define PHY_DMA_PULL_QUANTUM__SIZE_bm    0x0000FFFFu
#define PHY_DMA_PULL_QUANTUM__SIZE_bc    16u

/*
 * Register: SCP_DMA_PULL_QUANTUM
 *   Offset is absolute
 */
#define SCP_DMA_PULL_QUANTUM_REG_OFFSET    0x00000148u

#define SCP_DMA_PULL_QUANTUM__SIZE_bp    0u
#define SCP_DMA_PULL_QUANTUM__SIZE_bm    0x0000FFFFu
#define SCP_DMA_PULL_QUANTUM__SIZE_bc    16u

/*
 * Register: MAC_DMA_PULL_QUANTUM
 *   Offset is absolute
 */
#define MAC_DMA_PULL_QUANTUM_REG_OFFSET    0x0000014Cu

#define MAC_DMA_PULL_QUANTUM__SIZE_bp    0u
#define MAC_DMA_PULL_QUANTUM__SIZE_bm    0x0000FFFFu
#define MAC_DMA_PULL_QUANTUM__SIZE_bc    16u

/*
 * Register: TX_EUT0_THRESHOLD_CFG
 *   Offset is absolute
 */
#define TX_EUT0_THRESHOLD_CFG_REG_OFFSET    0x00000150u

#define TX_EUT0_THRESHOLD_CFG__DEASSERT_THRESH_bp    0u
#define TX_EUT0_THRESHOLD_CFG__DEASSERT_THRESH_bm    0x0000FFFFu
#define TX_EUT0_THRESHOLD_CFG__DEASSERT_THRESH_bc    16u
#define TX_EUT0_THRESHOLD_CFG__ASSERT_THRESH_bp    16u
#define TX_EUT0_THRESHOLD_CFG__ASSERT_THRESH_bm    0xFFFF0000u
#define TX_EUT0_THRESHOLD_CFG__ASSERT_THRESH_bc    16u

/*
 * Register: TX_SAF_EUT0_PKT_ACCEPTED
 *   Offset is absolute
 */
#define TX_SAF_EUT0_PKT_ACCEPTED_REG_OFFSET    0x00000154u

#define TX_SAF_EUT0_PKT_ACCEPTED__COUNT_bp    0u
#define TX_SAF_EUT0_PKT_ACCEPTED__COUNT_bm    0xFFFFFFFFu
#define TX_SAF_EUT0_PKT_ACCEPTED__COUNT_bc    32u

/*
 * Register: TX_SAF_EUT0_PKT_BYTES_ACCEPTED_LO
 *   Offset is absolute
 */
#define TX_SAF_EUT0_PKT_BYTES_ACCEPTED_LO_REG_OFFSET    0x00000158u

#define TX_SAF_EUT0_PKT_BYTES_ACCEPTED_LO__COUNT_bp    0u
#define TX_SAF_EUT0_PKT_BYTES_ACCEPTED_LO__COUNT_bm    0xFFFFFFFFu
#define TX_SAF_EUT0_PKT_BYTES_ACCEPTED_LO__COUNT_bc    32u

/*
 * Register: TX_SAF_EUT0_PKT_BYTES_ACCEPTED_HI
 *   Offset is absolute
 */
#define TX_SAF_EUT0_PKT_BYTES_ACCEPTED_HI_REG_OFFSET    0x0000015Cu

#define TX_SAF_EUT0_PKT_BYTES_ACCEPTED_HI__COUNT_bp    0u
#define TX_SAF_EUT0_PKT_BYTES_ACCEPTED_HI__COUNT_bm    0xFFFFFFFFu
#define TX_SAF_EUT0_PKT_BYTES_ACCEPTED_HI__COUNT_bc    32u

/*
 * Register: TX_SAF_EUT0_PKT_SENT
 *   Offset is absolute
 */
#define TX_SAF_EUT0_PKT_SENT_REG_OFFSET    0x00000160u

#define TX_SAF_EUT0_PKT_SENT__COUNT_bp    0u
#define TX_SAF_EUT0_PKT_SENT__COUNT_bm    0xFFFFFFFFu
#define TX_SAF_EUT0_PKT_SENT__COUNT_bc    32u

/*
 * Register: TX_SAF_EUT0_PKT_BYTES_SENT_LO
 *   Offset is absolute
 */
#define TX_SAF_EUT0_PKT_BYTES_SENT_LO_REG_OFFSET    0x00000164u

#define TX_SAF_EUT0_PKT_BYTES_SENT_LO__COUNT_bp    0u
#define TX_SAF_EUT0_PKT_BYTES_SENT_LO__COUNT_bm    0xFFFFFFFFu
#define TX_SAF_EUT0_PKT_BYTES_SENT_LO__COUNT_bc    32u

/*
 * Register: TX_SAF_EUT0_PKT_BYTES_SENT_HI
 *   Offset is absolute
 */
#define TX_SAF_EUT0_PKT_BYTES_SENT_HI_REG_OFFSET    0x00000168u

#define TX_SAF_EUT0_PKT_BYTES_SENT_HI__COUNT_bp    0u
#define TX_SAF_EUT0_PKT_BYTES_SENT_HI__COUNT_bm    0xFFFFFFFFu
#define TX_SAF_EUT0_PKT_BYTES_SENT_HI__COUNT_bc    32u

/*
 * Register: TX_EUT1_THRESHOLD_CFG
 *   Offset is absolute
 */
#define TX_EUT1_THRESHOLD_CFG_REG_OFFSET    0x0000016Cu

#define TX_EUT1_THRESHOLD_CFG__DEASSERT_THRESH_bp    0u
#define TX_EUT1_THRESHOLD_CFG__DEASSERT_THRESH_bm    0x0000FFFFu
#define TX_EUT1_THRESHOLD_CFG__DEASSERT_THRESH_bc    16u
#define TX_EUT1_THRESHOLD_CFG__ASSERT_THRESH_bp    16u
#define TX_EUT1_THRESHOLD_CFG__ASSERT_THRESH_bm    0xFFFF0000u
#define TX_EUT1_THRESHOLD_CFG__ASSERT_THRESH_bc    16u

/*
 * Register: TX_SAF_EUT1_PKT_ACCEPTED
 *   Offset is absolute
 */
#define TX_SAF_EUT1_PKT_ACCEPTED_REG_OFFSET    0x00000170u

#define TX_SAF_EUT1_PKT_ACCEPTED__COUNT_bp    0u
#define TX_SAF_EUT1_PKT_ACCEPTED__COUNT_bm    0xFFFFFFFFu
#define TX_SAF_EUT1_PKT_ACCEPTED__COUNT_bc    32u

/*
 * Register: TX_SAF_EUT1_PKT_BYTES_ACCEPTED_LO
 *   Offset is absolute
 */
#define TX_SAF_EUT1_PKT_BYTES_ACCEPTED_LO_REG_OFFSET    0x00000174u

#define TX_SAF_EUT1_PKT_BYTES_ACCEPTED_LO__COUNT_bp    0u
#define TX_SAF_EUT1_PKT_BYTES_ACCEPTED_LO__COUNT_bm    0xFFFFFFFFu
#define TX_SAF_EUT1_PKT_BYTES_ACCEPTED_LO__COUNT_bc    32u

/*
 * Register: TX_SAF_EUT1_PKT_BYTES_ACCEPTED_HI
 *   Offset is absolute
 */
#define TX_SAF_EUT1_PKT_BYTES_ACCEPTED_HI_REG_OFFSET    0x00000178u

#define TX_SAF_EUT1_PKT_BYTES_ACCEPTED_HI__COUNT_bp    0u
#define TX_SAF_EUT1_PKT_BYTES_ACCEPTED_HI__COUNT_bm    0xFFFFFFFFu
#define TX_SAF_EUT1_PKT_BYTES_ACCEPTED_HI__COUNT_bc    32u

/*
 * Register: TX_SAF_EUT1_PKT_SENT
 *   Offset is absolute
 */
#define TX_SAF_EUT1_PKT_SENT_REG_OFFSET    0x0000017Cu

#define TX_SAF_EUT1_PKT_SENT__COUNT_bp    0u
#define TX_SAF_EUT1_PKT_SENT__COUNT_bm    0xFFFFFFFFu
#define TX_SAF_EUT1_PKT_SENT__COUNT_bc    32u

/*
 * Register: TX_SAF_EUT1_PKT_BYTES_SENT_LO
 *   Offset is absolute
 */
#define TX_SAF_EUT1_PKT_BYTES_SENT_LO_REG_OFFSET    0x00000180u

#define TX_SAF_EUT1_PKT_BYTES_SENT_LO__COUNT_bp    0u
#define TX_SAF_EUT1_PKT_BYTES_SENT_LO__COUNT_bm    0xFFFFFFFFu
#define TX_SAF_EUT1_PKT_BYTES_SENT_LO__COUNT_bc    32u

/*
 * Register: TX_SAF_EUT1_PKT_BYTES_SENT_HI
 *   Offset is absolute
 */
#define TX_SAF_EUT1_PKT_BYTES_SENT_HI_REG_OFFSET    0x00000184u

#define TX_SAF_EUT1_PKT_BYTES_SENT_HI__COUNT_bp    0u
#define TX_SAF_EUT1_PKT_BYTES_SENT_HI__COUNT_bm    0xFFFFFFFFu
#define TX_SAF_EUT1_PKT_BYTES_SENT_HI__COUNT_bc    32u

/*
 * Register: RX_STRM0_SAF_THRESHOLD_CFG
 *   Offset is absolute
 */
#define RX_STRM0_SAF_THRESHOLD_CFG_REG_OFFSET    0x00000188u

#define RX_STRM0_SAF_THRESHOLD_CFG__DEASSERT_THRESH_bp    0u
#define RX_STRM0_SAF_THRESHOLD_CFG__DEASSERT_THRESH_bm    0x0000FFFFu
#define RX_STRM0_SAF_THRESHOLD_CFG__DEASSERT_THRESH_bc    16u
#define RX_STRM0_SAF_THRESHOLD_CFG__ASSERT_THRESH_bp    16u
#define RX_STRM0_SAF_THRESHOLD_CFG__ASSERT_THRESH_bm    0xFFFF0000u
#define RX_STRM0_SAF_THRESHOLD_CFG__ASSERT_THRESH_bc    16u

/*
 * Register: RX_STRM0_SAF_PKT_ACCEPTED
 *   Offset is absolute
 */
#define RX_STRM0_SAF_PKT_ACCEPTED_REG_OFFSET    0x0000018Cu

#define RX_STRM0_SAF_PKT_ACCEPTED__COUNT_bp    0u
#define RX_STRM0_SAF_PKT_ACCEPTED__COUNT_bm    0xFFFFFFFFu
#define RX_STRM0_SAF_PKT_ACCEPTED__COUNT_bc    32u

/*
 * Register: RX_STRM0_SAF_PKT_BYTES_ACCEPTED_LO
 *   Offset is absolute
 */
#define RX_STRM0_SAF_PKT_BYTES_ACCEPTED_LO_REG_OFFSET    0x00000190u

#define RX_STRM0_SAF_PKT_BYTES_ACCEPTED_LO__COUNT_bp    0u
#define RX_STRM0_SAF_PKT_BYTES_ACCEPTED_LO__COUNT_bm    0xFFFFFFFFu
#define RX_STRM0_SAF_PKT_BYTES_ACCEPTED_LO__COUNT_bc    32u

/*
 * Register: RX_STRM0_SAF_PKT_BYTES_ACCEPTED_HI
 *   Offset is absolute
 */
#define RX_STRM0_SAF_PKT_BYTES_ACCEPTED_HI_REG_OFFSET    0x00000194u

#define RX_STRM0_SAF_PKT_BYTES_ACCEPTED_HI__COUNT_bp    0u
#define RX_STRM0_SAF_PKT_BYTES_ACCEPTED_HI__COUNT_bm    0xFFFFFFFFu
#define RX_STRM0_SAF_PKT_BYTES_ACCEPTED_HI__COUNT_bc    32u

/*
 * Register: RX_STRM0_SAF_PKT_SENT
 *   Offset is absolute
 */
#define RX_STRM0_SAF_PKT_SENT_REG_OFFSET    0x00000198u

#define RX_STRM0_SAF_PKT_SENT__COUNT_bp    0u
#define RX_STRM0_SAF_PKT_SENT__COUNT_bm    0xFFFFFFFFu
#define RX_STRM0_SAF_PKT_SENT__COUNT_bc    32u

/*
 * Register: RX_STRM0_SAF_PKT_BYTES_SENT_LO
 *   Offset is absolute
 */
#define RX_STRM0_SAF_PKT_BYTES_SENT_LO_REG_OFFSET    0x0000019Cu

#define RX_STRM0_SAF_PKT_BYTES_SENT_LO__COUNT_bp    0u
#define RX_STRM0_SAF_PKT_BYTES_SENT_LO__COUNT_bm    0xFFFFFFFFu
#define RX_STRM0_SAF_PKT_BYTES_SENT_LO__COUNT_bc    32u

/*
 * Register: RX_STRM0_SAF_PKT_BYTES_SENT_HI
 *   Offset is absolute
 */
#define RX_STRM0_SAF_PKT_BYTES_SENT_HI_REG_OFFSET    0x000001A0u

#define RX_STRM0_SAF_PKT_BYTES_SENT_HI__COUNT_bp    0u
#define RX_STRM0_SAF_PKT_BYTES_SENT_HI__COUNT_bm    0xFFFFFFFFu
#define RX_STRM0_SAF_PKT_BYTES_SENT_HI__COUNT_bc    32u

/*
 * Register: RX_STRM1_SAF_THRESHOLD_CFG
 *   Offset is absolute
 */
#define RX_STRM1_SAF_THRESHOLD_CFG_REG_OFFSET    0x000001A4u

#define RX_STRM1_SAF_THRESHOLD_CFG__DEASSERT_THRESH_bp    0u
#define RX_STRM1_SAF_THRESHOLD_CFG__DEASSERT_THRESH_bm    0x0000FFFFu
#define RX_STRM1_SAF_THRESHOLD_CFG__DEASSERT_THRESH_bc    16u
#define RX_STRM1_SAF_THRESHOLD_CFG__ASSERT_THRESH_bp    16u
#define RX_STRM1_SAF_THRESHOLD_CFG__ASSERT_THRESH_bm    0xFFFF0000u
#define RX_STRM1_SAF_THRESHOLD_CFG__ASSERT_THRESH_bc    16u

/*
 * Register: RX_STRM1_SAF_PKT_BYTES_ACCEPTED_LO
 *   Offset is absolute
 */
#define RX_STRM1_SAF_PKT_BYTES_ACCEPTED_LO_REG_OFFSET    0x000001A8u

#define RX_STRM1_SAF_PKT_BYTES_ACCEPTED_LO__COUNT_bp    0u
#define RX_STRM1_SAF_PKT_BYTES_ACCEPTED_LO__COUNT_bm    0xFFFFFFFFu
#define RX_STRM1_SAF_PKT_BYTES_ACCEPTED_LO__COUNT_bc    32u

/*
 * Register: RX_STRM1_SAF_PKT_BYTES_ACCEPTED_HI
 *   Offset is absolute
 */
#define RX_STRM1_SAF_PKT_BYTES_ACCEPTED_HI_REG_OFFSET    0x000001ACu

#define RX_STRM1_SAF_PKT_BYTES_ACCEPTED_HI__COUNT_bp    0u
#define RX_STRM1_SAF_PKT_BYTES_ACCEPTED_HI__COUNT_bm    0xFFFFFFFFu
#define RX_STRM1_SAF_PKT_BYTES_ACCEPTED_HI__COUNT_bc    32u

/*
 * Register: RX_STRM1_SAF_PKT_ACCEPTED
 *   Offset is absolute
 */
#define RX_STRM1_SAF_PKT_ACCEPTED_REG_OFFSET    0x000001B0u

#define RX_STRM1_SAF_PKT_ACCEPTED__COUNT_bp    0u
#define RX_STRM1_SAF_PKT_ACCEPTED__COUNT_bm    0xFFFFFFFFu
#define RX_STRM1_SAF_PKT_ACCEPTED__COUNT_bc    32u

/*
 * Register: RX_STRM1_SAF_PKT_SENT
 *   Offset is absolute
 */
#define RX_STRM1_SAF_PKT_SENT_REG_OFFSET    0x000001B4u

#define RX_STRM1_SAF_PKT_SENT__COUNT_bp    0u
#define RX_STRM1_SAF_PKT_SENT__COUNT_bm    0xFFFFFFFFu
#define RX_STRM1_SAF_PKT_SENT__COUNT_bc    32u

/*
 * Register: RX_STRM1_SAF_PKT_BYTES_SENT_LO
 *   Offset is absolute
 */
#define RX_STRM1_SAF_PKT_BYTES_SENT_LO_REG_OFFSET    0x000001B8u

#define RX_STRM1_SAF_PKT_BYTES_SENT_LO__COUNT_bp    0u
#define RX_STRM1_SAF_PKT_BYTES_SENT_LO__COUNT_bm    0xFFFFFFFFu
#define RX_STRM1_SAF_PKT_BYTES_SENT_LO__COUNT_bc    32u

/*
 * Register: RX_STRM1_SAF_PKT_BYTES_SENT_HI
 *   Offset is absolute
 */
#define RX_STRM1_SAF_PKT_BYTES_SENT_HI_REG_OFFSET    0x000001BCu

#define RX_STRM1_SAF_PKT_BYTES_SENT_HI__COUNT_bp    0u
#define RX_STRM1_SAF_PKT_BYTES_SENT_HI__COUNT_bm    0xFFFFFFFFu
#define RX_STRM1_SAF_PKT_BYTES_SENT_HI__COUNT_bc    32u

/*
 * Register: DMA_PULL_SAF_THRESHOLD_CFG
 *   Offset is absolute
 */
#define DMA_PULL_SAF_THRESHOLD_CFG_REG_OFFSET    0x000001C0u

#define DMA_PULL_SAF_THRESHOLD_CFG__DEASSERT_THRESH_bp    0u
#define DMA_PULL_SAF_THRESHOLD_CFG__DEASSERT_THRESH_bm    0x0000FFFFu
#define DMA_PULL_SAF_THRESHOLD_CFG__DEASSERT_THRESH_bc    16u
#define DMA_PULL_SAF_THRESHOLD_CFG__ASSERT_THRESH_bp    16u
#define DMA_PULL_SAF_THRESHOLD_CFG__ASSERT_THRESH_bm    0xFFFF0000u
#define DMA_PULL_SAF_THRESHOLD_CFG__ASSERT_THRESH_bc    16u

/*
 * Register: DMA_PULL_SAF_PKT_ACCEPTED
 *   Offset is absolute
 */
#define DMA_PULL_SAF_PKT_ACCEPTED_REG_OFFSET    0x000001C4u

#define DMA_PULL_SAF_PKT_ACCEPTED__COUNT_bp    0u
#define DMA_PULL_SAF_PKT_ACCEPTED__COUNT_bm    0xFFFFFFFFu
#define DMA_PULL_SAF_PKT_ACCEPTED__COUNT_bc    32u

/*
 * Register: DMA_PULL_SAF_PKT_BYTES_ACCEPTED_LO
 *   Offset is absolute
 */
#define DMA_PULL_SAF_PKT_BYTES_ACCEPTED_LO_REG_OFFSET    0x000001C8u

#define DMA_PULL_SAF_PKT_BYTES_ACCEPTED_LO__COUNT_bp    0u
#define DMA_PULL_SAF_PKT_BYTES_ACCEPTED_LO__COUNT_bm    0xFFFFFFFFu
#define DMA_PULL_SAF_PKT_BYTES_ACCEPTED_LO__COUNT_bc    32u

/*
 * Register: DMA_PULL_SAF_PKT_BYTES_ACCEPTED_HI
 *   Offset is absolute
 */
#define DMA_PULL_SAF_PKT_BYTES_ACCEPTED_HI_REG_OFFSET    0x000001CCu

#define DMA_PULL_SAF_PKT_BYTES_ACCEPTED_HI__COUNT_bp    0u
#define DMA_PULL_SAF_PKT_BYTES_ACCEPTED_HI__COUNT_bm    0xFFFFFFFFu
#define DMA_PULL_SAF_PKT_BYTES_ACCEPTED_HI__COUNT_bc    32u

/*
 * Register: DMA_PULL_SAF_PKT_SENT
 *   Offset is absolute
 */
#define DMA_PULL_SAF_PKT_SENT_REG_OFFSET    0x000001D0u

#define DMA_PULL_SAF_PKT_SENT__COUNT_bp    0u
#define DMA_PULL_SAF_PKT_SENT__COUNT_bm    0xFFFFFFFFu
#define DMA_PULL_SAF_PKT_SENT__COUNT_bc    32u

/*
 * Register: DMA_PULL_SAF_PKT_BYTES_SENT_LO
 *   Offset is absolute
 */
#define DMA_PULL_SAF_PKT_BYTES_SENT_LO_REG_OFFSET    0x000001D4u

#define DMA_PULL_SAF_PKT_BYTES_SENT_LO__COUNT_bp    0u
#define DMA_PULL_SAF_PKT_BYTES_SENT_LO__COUNT_bm    0xFFFFFFFFu
#define DMA_PULL_SAF_PKT_BYTES_SENT_LO__COUNT_bc    32u

/*
 * Register: DMA_PULL_SAF_PKT_BYTES_SENT_HI
 *   Offset is absolute
 */
#define DMA_PULL_SAF_PKT_BYTES_SENT_HI_REG_OFFSET    0x000001D8u

#define DMA_PULL_SAF_PKT_BYTES_SENT_HI__COUNT_bp    0u
#define DMA_PULL_SAF_PKT_BYTES_SENT_HI__COUNT_bm    0xFFFFFFFFu
#define DMA_PULL_SAF_PKT_BYTES_SENT_HI__COUNT_bc    32u

/*
 * Register: TX_PRS_UNK_BEAMID_PKT_DROP_CNT
 *   Offset is absolute
 */
#define TX_PRS_UNK_BEAMID_PKT_DROP_CNT_REG_OFFSET    0x000001DCu

#define TX_PRS_UNK_BEAMID_PKT_DROP_CNT__COUNT_bp    0u
#define TX_PRS_UNK_BEAMID_PKT_DROP_CNT__COUNT_bm    0xFFFFFFFFu
#define TX_PRS_UNK_BEAMID_PKT_DROP_CNT__COUNT_bc    32u

/*
 * Register: TX_PRS_UNK_CATSONID_PKT_DROP_CNT
 *   Offset is absolute
 */
#define TX_PRS_UNK_CATSONID_PKT_DROP_CNT_REG_OFFSET    0x000001E0u

#define TX_PRS_UNK_CATSONID_PKT_DROP_CNT__COUNT_bp    0u
#define TX_PRS_UNK_CATSONID_PKT_DROP_CNT__COUNT_bm    0xFFFFFFFFu
#define TX_PRS_UNK_CATSONID_PKT_DROP_CNT__COUNT_bc    32u

/*
 * Register: TX_PRS_BAD_HDR_TYPE_PKT_DROP_CNT
 *   Offset is absolute
 */
#define TX_PRS_BAD_HDR_TYPE_PKT_DROP_CNT_REG_OFFSET    0x000001E4u

#define TX_PRS_BAD_HDR_TYPE_PKT_DROP_CNT__COUNT_bp    0u
#define TX_PRS_BAD_HDR_TYPE_PKT_DROP_CNT__COUNT_bm    0xFFFFFFFFu
#define TX_PRS_BAD_HDR_TYPE_PKT_DROP_CNT__COUNT_bc    32u

/*
 * Register: TX_PRS_UNK_HDR_TYPE_PKT_DROP_CNT
 *   Offset is absolute
 */
#define TX_PRS_UNK_HDR_TYPE_PKT_DROP_CNT_REG_OFFSET    0x000001E8u

#define TX_PRS_UNK_HDR_TYPE_PKT_DROP_CNT__COUNT_bp    0u
#define TX_PRS_UNK_HDR_TYPE_PKT_DROP_CNT__COUNT_bm    0xFFFFFFFFu
#define TX_PRS_UNK_HDR_TYPE_PKT_DROP_CNT__COUNT_bc    32u

/*
 * Register: TX_SAF_EUT0_PKT_DROP_CNT
 *   Offset is absolute
 */
#define TX_SAF_EUT0_PKT_DROP_CNT_REG_OFFSET    0x000001ECu

#define TX_SAF_EUT0_PKT_DROP_CNT__COUNT_bp    0u
#define TX_SAF_EUT0_PKT_DROP_CNT__COUNT_bm    0xFFFFFFFFu
#define TX_SAF_EUT0_PKT_DROP_CNT__COUNT_bc    32u

/*
 * Register: TX_SAF_EUT1_PKT_DROP_CNT
 *   Offset is absolute
 */
#define TX_SAF_EUT1_PKT_DROP_CNT_REG_OFFSET    0x000001F0u

#define TX_SAF_EUT1_PKT_DROP_CNT__COUNT_bp    0u
#define TX_SAF_EUT1_PKT_DROP_CNT__COUNT_bm    0xFFFFFFFFu
#define TX_SAF_EUT1_PKT_DROP_CNT__COUNT_bc    32u

/*
 * Register: RX_STRM0_SAF_PKT_DROP_CNT
 *   Offset is absolute
 */
#define RX_STRM0_SAF_PKT_DROP_CNT_REG_OFFSET    0x000001F4u

#define RX_STRM0_SAF_PKT_DROP_CNT__COUNT_bp    0u
#define RX_STRM0_SAF_PKT_DROP_CNT__COUNT_bm    0xFFFFFFFFu
#define RX_STRM0_SAF_PKT_DROP_CNT__COUNT_bc    32u

/*
 * Register: RX_STRM1_SAF_PKT_DROP_CNT
 *   Offset is absolute
 */
#define RX_STRM1_SAF_PKT_DROP_CNT_REG_OFFSET    0x000001F8u

#define RX_STRM1_SAF_PKT_DROP_CNT__COUNT_bp    0u
#define RX_STRM1_SAF_PKT_DROP_CNT__COUNT_bm    0xFFFFFFFFu
#define RX_STRM1_SAF_PKT_DROP_CNT__COUNT_bc    32u

/*
 * Register: DMA_PULL_SAF_PKT_DROP_CNT
 *   Offset is absolute
 */
#define DMA_PULL_SAF_PKT_DROP_CNT_REG_OFFSET    0x000001FCu

#define DMA_PULL_SAF_PKT_DROP_CNT__COUNT_bp    0u
#define DMA_PULL_SAF_PKT_DROP_CNT__COUNT_bm    0xFFFFFFFFu
#define DMA_PULL_SAF_PKT_DROP_CNT__COUNT_bc    32u

/*
 * Register: DWNSTRM_RX_PKT_DROP_CNT
 *   Offset is absolute
 */
#define DWNSTRM_RX_PKT_DROP_CNT_REG_OFFSET    0x00000200u

#define DWNSTRM_RX_PKT_DROP_CNT__COUNT_bp    0u
#define DWNSTRM_RX_PKT_DROP_CNT__COUNT_bm    0xFFFFFFFFu
#define DWNSTRM_RX_PKT_DROP_CNT__COUNT_bc    32u

/*
 * Register: DWNSTRM_RX_PKT_TRUNC_CNT
 *   Offset is absolute
 */
#define DWNSTRM_RX_PKT_TRUNC_CNT_REG_OFFSET    0x00000204u

#define DWNSTRM_RX_PKT_TRUNC_CNT__COUNT_bp    0u
#define DWNSTRM_RX_PKT_TRUNC_CNT__COUNT_bm    0xFFFFFFFFu
#define DWNSTRM_RX_PKT_TRUNC_CNT__COUNT_bc    32u

/*
 * Register: PHY_DMA_PUSH_PKT_CNT
 *   Offset is absolute
 */
#define PHY_DMA_PUSH_PKT_CNT_REG_OFFSET    0x00000208u

#define PHY_DMA_PUSH_PKT_CNT__COUNT_bp    0u
#define PHY_DMA_PUSH_PKT_CNT__COUNT_bm    0xFFFFFFFFu
#define PHY_DMA_PUSH_PKT_CNT__COUNT_bc    32u

/*
 * Register: SCP_DMA_PUSH_PKT_CNT
 *   Offset is absolute
 */
#define SCP_DMA_PUSH_PKT_CNT_REG_OFFSET    0x0000020Cu

#define SCP_DMA_PUSH_PKT_CNT__COUNT_bp    0u
#define SCP_DMA_PUSH_PKT_CNT__COUNT_bm    0xFFFFFFFFu
#define SCP_DMA_PUSH_PKT_CNT__COUNT_bc    32u

/*
 * Register: MAC_DMA_PUSH_PKT_CNT
 *   Offset is absolute
 */
#define MAC_DMA_PUSH_PKT_CNT_REG_OFFSET    0x00000210u

#define MAC_DMA_PUSH_PKT_CNT__COUNT_bp    0u
#define MAC_DMA_PUSH_PKT_CNT__COUNT_bm    0xFFFFFFFFu
#define MAC_DMA_PUSH_PKT_CNT__COUNT_bc    32u

/*
 * Register: DEBUG_PHY_DMA_PUSH
 *   Offset is absolute
 */
#define DEBUG_PHY_DMA_PUSH_REG_OFFSET    0x00000214u

#define DEBUG_PHY_DMA_PUSH__CTRL_RDY_bp    0u
#define DEBUG_PHY_DMA_PUSH__CTRL_RDY_bm    0x00000001u
#define DEBUG_PHY_DMA_PUSH__CTRL_RDY_bc    1u
#define DEBUG_PHY_DMA_PUSH__DATA_RDY_bp    1u
#define DEBUG_PHY_DMA_PUSH__DATA_RDY_bm    0x00000002u
#define DEBUG_PHY_DMA_PUSH__DATA_RDY_bc    1u

/*
 * Register: DEBUG_SCP_DMA_PUSH
 *   Offset is absolute
 */
#define DEBUG_SCP_DMA_PUSH_REG_OFFSET    0x00000218u

#define DEBUG_SCP_DMA_PUSH__CTRL_RDY_bp    0u
#define DEBUG_SCP_DMA_PUSH__CTRL_RDY_bm    0x00000001u
#define DEBUG_SCP_DMA_PUSH__CTRL_RDY_bc    1u
#define DEBUG_SCP_DMA_PUSH__DATA_RDY_bp    1u
#define DEBUG_SCP_DMA_PUSH__DATA_RDY_bm    0x00000002u
#define DEBUG_SCP_DMA_PUSH__DATA_RDY_bc    1u

/*
 * Register: DEBUG_MAC_DMA_PUSH
 *   Offset is absolute
 */
#define DEBUG_MAC_DMA_PUSH_REG_OFFSET    0x0000021Cu

#define DEBUG_MAC_DMA_PUSH__CTRL_RDY_bp    0u
#define DEBUG_MAC_DMA_PUSH__CTRL_RDY_bm    0x00000001u
#define DEBUG_MAC_DMA_PUSH__CTRL_RDY_bc    1u
#define DEBUG_MAC_DMA_PUSH__DATA_RDY_bp    1u
#define DEBUG_MAC_DMA_PUSH__DATA_RDY_bm    0x00000002u
#define DEBUG_MAC_DMA_PUSH__DATA_RDY_bc    1u

/*
 * Register: DEBUG_PHY_DMA_PULL
 *   Offset is absolute
 */
#define DEBUG_PHY_DMA_PULL_REG_OFFSET    0x00000220u

#define DEBUG_PHY_DMA_PULL__FSM_bp    0u
#define DEBUG_PHY_DMA_PULL__FSM_bm    0x0000003Fu
#define DEBUG_PHY_DMA_PULL__FSM_bc    6u
#define DEBUG_PHY_DMA_PULL__CTRL_VLD_bp    8u
#define DEBUG_PHY_DMA_PULL__CTRL_VLD_bm    0x00000100u
#define DEBUG_PHY_DMA_PULL__CTRL_VLD_bc    1u
#define DEBUG_PHY_DMA_PULL__CTRL_RDY_bp    9u
#define DEBUG_PHY_DMA_PULL__CTRL_RDY_bm    0x00000200u
#define DEBUG_PHY_DMA_PULL__CTRL_RDY_bc    1u
#define DEBUG_PHY_DMA_PULL__DATA_RDY_bp    10u
#define DEBUG_PHY_DMA_PULL__DATA_RDY_bm    0x00000400u
#define DEBUG_PHY_DMA_PULL__DATA_RDY_bc    1u

/*
 * Register: DEBUG_SCP_DMA_PULL
 *   Offset is absolute
 */
#define DEBUG_SCP_DMA_PULL_REG_OFFSET    0x00000224u

#define DEBUG_SCP_DMA_PULL__FSM_bp    0u
#define DEBUG_SCP_DMA_PULL__FSM_bm    0x0000003Fu
#define DEBUG_SCP_DMA_PULL__FSM_bc    6u
#define DEBUG_SCP_DMA_PULL__CTRL_VLD_bp    8u
#define DEBUG_SCP_DMA_PULL__CTRL_VLD_bm    0x00000100u
#define DEBUG_SCP_DMA_PULL__CTRL_VLD_bc    1u
#define DEBUG_SCP_DMA_PULL__CTRL_RDY_bp    9u
#define DEBUG_SCP_DMA_PULL__CTRL_RDY_bm    0x00000200u
#define DEBUG_SCP_DMA_PULL__CTRL_RDY_bc    1u
#define DEBUG_SCP_DMA_PULL__DATA_RDY_bp    10u
#define DEBUG_SCP_DMA_PULL__DATA_RDY_bm    0x00000400u
#define DEBUG_SCP_DMA_PULL__DATA_RDY_bc    1u

/*
 * Register: DEBUG_MAC_DMA_PULL
 *   Offset is absolute
 */
#define DEBUG_MAC_DMA_PULL_REG_OFFSET    0x00000228u

#define DEBUG_MAC_DMA_PULL__FSM_bp    0u
#define DEBUG_MAC_DMA_PULL__FSM_bm    0x0000003Fu
#define DEBUG_MAC_DMA_PULL__FSM_bc    6u
#define DEBUG_MAC_DMA_PULL__CTRL_VLD_bp    8u
#define DEBUG_MAC_DMA_PULL__CTRL_VLD_bm    0x00000100u
#define DEBUG_MAC_DMA_PULL__CTRL_VLD_bc    1u
#define DEBUG_MAC_DMA_PULL__CTRL_RDY_bp    9u
#define DEBUG_MAC_DMA_PULL__CTRL_RDY_bm    0x00000200u
#define DEBUG_MAC_DMA_PULL__CTRL_RDY_bc    1u
#define DEBUG_MAC_DMA_PULL__DATA_RDY_bp    10u
#define DEBUG_MAC_DMA_PULL__DATA_RDY_bm    0x00000400u
#define DEBUG_MAC_DMA_PULL__DATA_RDY_bc    1u

/*
 * Register: DEBUG_MDM_TX_IF
 *   Offset is absolute
 */
#define DEBUG_MDM_TX_IF_REG_OFFSET    0x0000022Cu

#define DEBUG_MDM_TX_IF__DATA_STRM0_RDY_bp    0u
#define DEBUG_MDM_TX_IF__DATA_STRM0_RDY_bm    0x00000001u
#define DEBUG_MDM_TX_IF__DATA_STRM0_RDY_bc    1u
#define DEBUG_MDM_TX_IF__DATA_STRM1_RDY_bp    1u
#define DEBUG_MDM_TX_IF__DATA_STRM1_RDY_bm    0x00000002u
#define DEBUG_MDM_TX_IF__DATA_STRM1_RDY_bc    1u

/*
 * Register: CFE_SPARE_CELL_CTRL
 *   Offset is absolute
 */
#define CFE_SPARE_CELL_CTRL_REG_OFFSET    0x00000230u

#define CFE_SPARE_CELL_CTRL__CTRL_bp    0u
#define CFE_SPARE_CELL_CTRL__CTRL_bm    0xFFFFFFFFu
#define CFE_SPARE_CELL_CTRL__CTRL_bc    32u

/*
 * Register: CFE_SPARE_CELL_DIN
 *   Offset is absolute
 */
#define CFE_SPARE_CELL_DIN_REG_OFFSET    0x00000234u

#define CFE_SPARE_CELL_DIN__DIN_bp    0u
#define CFE_SPARE_CELL_DIN__DIN_bm    0xFFFFFFFFu
#define CFE_SPARE_CELL_DIN__DIN_bc    32u

/*
 * Register: CFE_SPARE_CELL_DOUT
 *   Offset is absolute
 */
#define CFE_SPARE_CELL_DOUT_REG_OFFSET    0x00000238u

#define CFE_SPARE_CELL_DOUT__DOUT_bp    0u
#define CFE_SPARE_CELL_DOUT__DOUT_bm    0xFFFFFFFFu
#define CFE_SPARE_CELL_DOUT__DOUT_bc    32u

/*
 * Register: SCRATCH_REG0
 *   Offset is absolute
 */
#define SCRATCH_REG0_REG_OFFSET    0x0000023Cu

#define SCRATCH_REG0__PAD_bp    0u
#define SCRATCH_REG0__PAD_bm    0xFFFFFFFFu
#define SCRATCH_REG0__PAD_bc    32u

/*
 * Top-level struct
 */
typedef struct {
    uint32_t MODE_CTRL;
    uint32_t ID_CTRL;
    uint32_t LPBK_CTRL;
    uint32_t GENERAL_CTRL;
    uint32_t CFE_ERR_STATUS;
    uint32_t INTR0_STATUS;
    uint32_t INTR0_EN;
    uint32_t INTR1_STATUS;
    uint32_t INTR1_EN;
    uint32_t AXI2SX_FCNET_AURORA_DATA_FIFO_CFG;
    uint32_t AXI2SX_FCNET_AURORA_DATA_FIFO_STATUS;
    uint32_t AXI2SX_FCNET_AURORA_DATA_FIFO_PKT_CNT_THRESH;
    uint32_t AXI2SX_FCNET_AURORA_DATA_FIFO_PKT_CNT;
    uint32_t AXI2SX_FCNET_AURORA_DATA_FIFO_PKT_CNT_SMALL;
    uint32_t AXI2SX_FCNET_AURORA_DATA_FIFO_PKT_CNT_LARGE;
    uint32_t AXI2SX_FCNET_AURORA_DATA_FIFO_WORD_CNT_LO;
    uint32_t AXI2SX_FCNET_AURORA_DATA_FIFO_WORD_CNT_HI;
    uint32_t SX2AXI_FCNET_AURORA_DATA_FIFO_CFG;
    uint32_t SX2AXI_FCNET_AURORA_DATA_FIFO_STATUS;
    uint32_t SX2AXI_FCNET_AURORA_DATA_FIFO_PKT_CNT_THRESH;
    uint32_t SX2AXI_FCNET_AURORA_DATA_FIFO_PKT_CNT;
    uint32_t SX2AXI_FCNET_AURORA_DATA_FIFO_PKT_CNT_SMALL;
    uint32_t SX2AXI_FCNET_AURORA_DATA_FIFO_PKT_CNT_LARGE;
    uint32_t SX2AXI_FCNET_AURORA_DATA_FIFO_WORD_CNT_LO;
    uint32_t SX2AXI_FCNET_AURORA_DATA_FIFO_WORD_CNT_HI;
    uint32_t AXI2SX_CATSON_AURORA_DATA_FIFO_CFG;
    uint32_t AXI2SX_CATSON_AURORA_DATA_FIFO_STATUS;
    uint32_t AXI2SX_CATSON_AURORA_DATA_FIFO_PKT_CNT_THRESH;
    uint32_t AXI2SX_CATSON_AURORA_DATA_FIFO_PKT_CNT;
    uint32_t AXI2SX_CATSON_AURORA_DATA_FIFO_PKT_CNT_SMALL;
    uint32_t AXI2SX_CATSON_AURORA_DATA_FIFO_PKT_CNT_LARGE;
    uint32_t AXI2SX_CATSON_AURORA_DATA_FIFO_WORD_CNT_LO;
    uint32_t AXI2SX_CATSON_AURORA_DATA_FIFO_WORD_CNT_HI;
    uint32_t SX2AXI_CATSON_AURORA_DATA_FIFO_CFG;
    uint32_t SX2AXI_CATSON_AURORA_DATA_FIFO_STATUS;
    uint32_t SX2AXI_CATSON_AURORA_DATA_FIFO_PKT_CNT_THRESH;
    uint32_t SX2AXI_CATSON_AURORA_DATA_FIFO_PKT_CNT;
    uint32_t SX2AXI_CATSON_AURORA_DATA_FIFO_PKT_CNT_SMALL;
    uint32_t SX2AXI_CATSON_AURORA_DATA_FIFO_PKT_CNT_LARGE;
    uint32_t SX2AXI_CATSON_AURORA_DATA_FIFO_WORD_CNT_LO;
    uint32_t SX2AXI_CATSON_AURORA_DATA_FIFO_WORD_CNT_HI;
    uint32_t DWNSTRM_RX_DATA_FIFO_CFG;
    uint32_t DWNSTRM_RX_DATA_FIFO_STATUS;
    uint32_t DWNSTRM_RX_DESC_FIFO_CFG;
    uint32_t DWNSTRM_RX_DESC_FIFO_STATUS;
    uint32_t AXI2SX_MDMRX_STREAM0_DATA_FIFO_CFG;
    uint32_t AXI2SX_MDMRX_STREAM0_DATA_FIFO_STATUS;
    uint32_t AXI2SX_MDMRX_STREAM0_DATA_FIFO_PKT_CNT_THRESH;
    uint32_t AXI2SX_MDMRX_STREAM0_DATA_FIFO_PKT_CNT;
    uint32_t AXI2SX_MDMRX_STREAM0_DATA_FIFO_PKT_CNT_SMALL;
    uint32_t AXI2SX_MDMRX_STREAM0_DATA_FIFO_PKT_CNT_LARGE;
    uint32_t AXI2SX_MDMRX_STREAM0_DATA_FIFO_WORD_CNT_LO;
    uint32_t AXI2SX_MDMRX_STREAM0_DATA_FIFO_WORD_CNT_HI;
    uint32_t AXI2SX_MDMRX_STREAM1_DATA_FIFO_CFG;
    uint32_t AXI2SX_MDMRX_STREAM1_DATA_FIFO_STATUS;
    uint32_t AXI2SX_MDMRX_STREAM1_DATA_FIFO_PKT_CNT_THRESH;
    uint32_t AXI2SX_MDMRX_STREAM1_DATA_FIFO_PKT_CNT;
    uint32_t AXI2SX_MDMRX_STREAM1_DATA_FIFO_PKT_CNT_SMALL;
    uint32_t AXI2SX_MDMRX_STREAM1_DATA_FIFO_PKT_CNT_LARGE;
    uint32_t AXI2SX_MDMRX_STREAM1_DATA_FIFO_WORD_CNT_LO;
    uint32_t AXI2SX_MDMRX_STREAM1_DATA_FIFO_WORD_CNT_HI;
    uint32_t SX2AXI_MDMTX_STREAM0_DATA_FIFO_CFG;
    uint32_t SX2AXI_MDMTX_STREAM0_DATA_FIFO_STATUS;
    uint32_t SX2AXI_MDMTX_STREAM0_DATA_FIFO_PKT_CNT_THRESH;
    uint32_t SX2AXI_MDMTX_STREAM0_DATA_FIFO_PKT_CNT;
    uint32_t SX2AXI_MDMTX_STREAM0_DATA_FIFO_PKT_CNT_SMALL;
    uint32_t SX2AXI_MDMTX_STREAM0_DATA_FIFO_PKT_CNT_LARGE;
    uint32_t SX2AXI_MDMTX_STREAM0_DATA_FIFO_WORD_CNT_LO;
    uint32_t SX2AXI_MDMTX_STREAM0_DATA_FIFO_WORD_CNT_HI;
    uint32_t SX2AXI_MDMTX_STREAM1_DATA_FIFO_CFG;
    uint32_t SX2AXI_MDMTX_STREAM1_DATA_FIFO_STATUS;
    uint32_t SX2AXI_MDMTX_STREAM1_DATA_FIFO_PKT_CNT_THRESH;
    uint32_t SX2AXI_MDMTX_STREAM1_DATA_FIFO_PKT_CNT;
    uint32_t SX2AXI_MDMTX_STREAM1_DATA_FIFO_PKT_CNT_SMALL;
    uint32_t SX2AXI_MDMTX_STREAM1_DATA_FIFO_PKT_CNT_LARGE;
    uint32_t SX2AXI_MDMTX_STREAM1_DATA_FIFO_WORD_CNT_LO;
    uint32_t SX2AXI_MDMTX_STREAM1_DATA_FIFO_WORD_CNT_HI;
    uint32_t RX_ARB_MDM0_RX_QUANTUM;
    uint32_t RX_ARB_MDM1_RX_QUANTUM;
    uint32_t RX_ARB_DWNSTRM_RX_QUANTUM;
    uint32_t RX_ARB_PULL_DMAS_QUANTUM;
    uint32_t PHY_DMA_PULL_QUANTUM;
    uint32_t SCP_DMA_PULL_QUANTUM;
    uint32_t MAC_DMA_PULL_QUANTUM;
    uint32_t TX_EUT0_THRESHOLD_CFG;
    uint32_t TX_SAF_EUT0_PKT_ACCEPTED;
    uint32_t TX_SAF_EUT0_PKT_BYTES_ACCEPTED_LO;
    uint32_t TX_SAF_EUT0_PKT_BYTES_ACCEPTED_HI;
    uint32_t TX_SAF_EUT0_PKT_SENT;
    uint32_t TX_SAF_EUT0_PKT_BYTES_SENT_LO;
    uint32_t TX_SAF_EUT0_PKT_BYTES_SENT_HI;
    uint32_t TX_EUT1_THRESHOLD_CFG;
    uint32_t TX_SAF_EUT1_PKT_ACCEPTED;
    uint32_t TX_SAF_EUT1_PKT_BYTES_ACCEPTED_LO;
    uint32_t TX_SAF_EUT1_PKT_BYTES_ACCEPTED_HI;
    uint32_t TX_SAF_EUT1_PKT_SENT;
    uint32_t TX_SAF_EUT1_PKT_BYTES_SENT_LO;
    uint32_t TX_SAF_EUT1_PKT_BYTES_SENT_HI;
    uint32_t RX_STRM0_SAF_THRESHOLD_CFG;
    uint32_t RX_STRM0_SAF_PKT_ACCEPTED;
    uint32_t RX_STRM0_SAF_PKT_BYTES_ACCEPTED_LO;
    uint32_t RX_STRM0_SAF_PKT_BYTES_ACCEPTED_HI;
    uint32_t RX_STRM0_SAF_PKT_SENT;
    uint32_t RX_STRM0_SAF_PKT_BYTES_SENT_LO;
    uint32_t RX_STRM0_SAF_PKT_BYTES_SENT_HI;
    uint32_t RX_STRM1_SAF_THRESHOLD_CFG;
    uint32_t RX_STRM1_SAF_PKT_BYTES_ACCEPTED_LO;
    uint32_t RX_STRM1_SAF_PKT_BYTES_ACCEPTED_HI;
    uint32_t RX_STRM1_SAF_PKT_ACCEPTED;
    uint32_t RX_STRM1_SAF_PKT_SENT;
    uint32_t RX_STRM1_SAF_PKT_BYTES_SENT_LO;
    uint32_t RX_STRM1_SAF_PKT_BYTES_SENT_HI;
    uint32_t DMA_PULL_SAF_THRESHOLD_CFG;
    uint32_t DMA_PULL_SAF_PKT_ACCEPTED;
    uint32_t DMA_PULL_SAF_PKT_BYTES_ACCEPTED_LO;
    uint32_t DMA_PULL_SAF_PKT_BYTES_ACCEPTED_HI;
    uint32_t DMA_PULL_SAF_PKT_SENT;
    uint32_t DMA_PULL_SAF_PKT_BYTES_SENT_LO;
    uint32_t DMA_PULL_SAF_PKT_BYTES_SENT_HI;
    uint32_t TX_PRS_UNK_BEAMID_PKT_DROP_CNT;
    uint32_t TX_PRS_UNK_CATSONID_PKT_DROP_CNT;
    uint32_t TX_PRS_BAD_HDR_TYPE_PKT_DROP_CNT;
    uint32_t TX_PRS_UNK_HDR_TYPE_PKT_DROP_CNT;
    uint32_t TX_SAF_EUT0_PKT_DROP_CNT;
    uint32_t TX_SAF_EUT1_PKT_DROP_CNT;
    uint32_t RX_STRM0_SAF_PKT_DROP_CNT;
    uint32_t RX_STRM1_SAF_PKT_DROP_CNT;
    uint32_t DMA_PULL_SAF_PKT_DROP_CNT;
    uint32_t DWNSTRM_RX_PKT_DROP_CNT;
    uint32_t DWNSTRM_RX_PKT_TRUNC_CNT;
    uint32_t PHY_DMA_PUSH_PKT_CNT;
    uint32_t SCP_DMA_PUSH_PKT_CNT;
    uint32_t MAC_DMA_PUSH_PKT_CNT;
    uint32_t DEBUG_PHY_DMA_PUSH;
    uint32_t DEBUG_SCP_DMA_PUSH;
    uint32_t DEBUG_MAC_DMA_PUSH;
    uint32_t DEBUG_PHY_DMA_PULL;
    uint32_t DEBUG_SCP_DMA_PULL;
    uint32_t DEBUG_MAC_DMA_PULL;
    uint32_t DEBUG_MDM_TX_IF;
    uint32_t CFE_SPARE_CELL_CTRL;
    uint32_t CFE_SPARE_CELL_DIN;
    uint32_t CFE_SPARE_CELL_DOUT;
    uint32_t SCRATCH_REG0;
    uint8_t reserved_0x240_0x3ff[0x1c0];
} CFE_COMMON_t;

#ifdef __cplusplus
} /* namespace CatsonVersion1Registers */
#endif

#endif /* NETWORK_CFE_COMMON__H */
