You are a GPU kernel optimization architect. Analyze the kernel and identify **ONE high-level algorithmic optimization**.

# PyTorch Reference
```python
import torch
import torch.nn as nn

class Model(nn.Module):
    """
    Simple model that performs a convolution, divides by a constant, and applies LeakyReLU.
    """
    def __init__(self, in_channels, out_channels, kernel_size, divisor):
        super(Model, self).__init__()
        self.conv = nn.Conv2d(in_channels, out_channels, kernel_size)
        self.divisor = divisor

    def forward(self, x):
        x = self.conv(x)
        x = x / self.divisor
        x = torch.nn.functional.leaky_relu(x, negative_slope=0.01)
        return x

batch_size = 128
in_channels = 8
out_channels = 64
height, width = 128, 128
kernel_size = 3
divisor = 2

def get_inputs():
    return [torch.rand(batch_size, in_channels, height, width)]

def get_init_inputs():
    return [in_channels, out_channels, kernel_size, divisor]
```

# Current Triton Kernel
```python
import torch, torch.nn as nn, triton, triton.language as tl
import math


@triton.jit
def conv2d_div_leakyrelu_kernel(
    x_ptr, w_ptr, b_ptr, y_ptr,
    B, H_in, W_in,
    H_out, W_out,
    Cin, Cout,
    KH, KW,
    M, N, K,
    stride_x_n, stride_x_c, stride_x_h, stride_x_w,
    stride_w_cout, stride_w_cin, stride_w_kh, stride_w_kw,
    stride_y_n, stride_y_c, stride_y_h, stride_y_w,
    divisor, negative_slope,
    BLOCK_M: tl.constexpr, BLOCK_N: tl.constexpr, BLOCK_K: tl.constexpr,
):
    # Program IDs for tiling over (M, N) = (B * H_out * W_out, Cout)
    pid_m = tl.program_id(0)
    pid_n = tl.program_id(1)

    offs_m = pid_m * BLOCK_M + tl.arange(0, BLOCK_M)  # [BLOCK_M]
    offs_n = pid_n * BLOCK_N + tl.arange(0, BLOCK_N)  # [BLOCK_N]

    mask_m = offs_m < M
    mask_n = offs_n < N

    # Map flattened M index -> (b, ho, wo)
    HW_out = H_out * W_out
    b_idx = offs_m // HW_out
    rem_m = offs_m % HW_out
    ho_idx = rem_m // W_out
    wo_idx = rem_m % W_out

    # Accumulator in FP32 for better precision
    acc = tl.zeros((BLOCK_M, BLOCK_N), dtype=tl.float32)

    # K dimension is flattened over (Cin, KH, KW)
    k_range = tl.arange(0, BLOCK_K)
    KHW = KH * KW

    for k_start in range(0, K, BLOCK_K):
        offs_k = k_start + k_range  # [BLOCK_K]
        k_mask = offs_k < K

        # Map flattened K index -> (ci, kh, kw)
        ci = offs_k // KHW
        rem_k = offs_k % KHW
        kh = rem_k // KW
        kw = rem_k % KW

        # Build input pointers for A: shape (BLOCK_M, BLOCK_K)
        # x[b, ci, ho + kh, wo + kw]
        b_b = b_idx[:, None]
        ho_b = ho_idx[:, None]
        wo_b = wo_idx[:, None]

        ci_b = ci[None, :]
        kh_b = kh[None, :]
        kw_b = kw[None, :]

        h_in = ho_b + kh_b
        w_in = wo_b + kw_b

        a_ptrs = (
            x_ptr
            + b_b * stride_x_n
            + ci_b * stride_x_c
            + h_in * stride_x_h
            + w_in * stride_x_w
        )

        a_mask = (mask_m[:, None]) & (k_mask[None, :])
        a = tl.load(a_ptrs, mask=a_mask, other=0.0)

        # Build weight pointers for B: shape (BLOCK_K, BLOCK_N)
        # w[co, ci, kh, kw]
        co_b = offs_n[None, :]
        ci_k = ci[:, None]
        kh_k = kh[:, None]
        kw_k = kw[:, None]

        w_ptrs = (
            w_ptr
            + co_b * stride_w_cout
            + ci_k * stride_w_cin
            + kh_k * stride_w_kh
            + kw_k * stride_w_kw
        )

        b_mask = (k_mask[:, None]) & (mask_n[None, :])
        w = tl.load(w_ptrs, mask=b_mask, other=0.0)

        # Matrix multiply-accumulate
        acc += tl.dot(a, w, allow_tf32=True)

    # Add bias per output channel
    bias_vals = tl.load(b_ptr + offs_n, mask=mask_n, other=0.0)
    acc += bias_vals[None, :]

    # Divide by constant
    acc = acc / divisor

    # LeakyReLU: x if x >= 0 else negative_slope * x
    acc = tl.where(acc >= 0, acc, acc * negative_slope)

    # Store results
    # Map (offs_m, offs_n) -> (b, co, ho, wo)
    out_b = b_idx[:, None]
    out_co = offs_n[None, :]
    out_ho = ho_idx[:, None]
    out_wo = wo_idx[:, None]

    y_ptrs = (
        y_ptr
        + out_b * stride_y_n
        + out_co * stride_y_c
        + out_ho * stride_y_h
        + out_wo * stride_y_w
    )

    out_mask = (mask_m[:, None]) & (mask_n[None, :])
    tl.store(y_ptrs, acc, mask=out_mask)


def fused_conv2d_div_leakyrelu(x, weight, bias, divisor, negative_slope=0.01):
    """
    Fused implementation of:
        y = conv2d(x, weight, bias, stride=1, padding=0)
        y = y / divisor
        y = leaky_relu(y, negative_slope)
    Assumes NCHW layout and groups=1, dilation=1, stride=1, padding=0.
    """
    assert x.ndim == 4, "Input must be 4D NCHW"
    B, Cin, H_in, W_in = x.shape
    Cout, Cin_w, KH, KW = weight.shape
    assert Cin == Cin_w, "Incompatible input/weight channels"
    assert bias is not None and bias.numel() == Cout

    # Output dimensions for stride=1, padding=0
    H_out = H_in - KH + 1
    W_out = W_in - KW + 1
    assert H_out > 0 and W_out > 0, "Invalid kernel size for given input"

    # Flattened GEMM dimensions
    M = B * H_out * W_out
    N = Cout
    K = Cin * KH * KW

    y = torch.empty((B, Cout, H_out, W_out), device=x.device, dtype=x.dtype)

    # Strides (in elements)
    stride_x_n, stride_x_c, stride_x_h, stride_x_w = x.stride()
    stride_w_cout, stride_w_cin, stride_w_kh, stride_w_kw = weight.stride()
    stride_y_n, stride_y_c, stride_y_h, stride_y_w = y.stride()

    BLOCK_M = 64
    BLOCK_N = 64
    BLOCK_K = 32

    grid = lambda META: (
        triton.cdiv(M, META["BLOCK_M"]),
        triton.cdiv(N, META["BLOCK_N"]),
    )

    conv2d_div_leakyrelu_kernel[grid](
        x, weight, bias, y,
        B, H_in, W_in,
        H_out, W_out,
        Cin, Cout,
        KH, KW,
        M, N, K,
        stride_x_n, stride_x_c, stride_x_h, stride_x_w,
        stride_w_cout, stride_w_cin, stride_w_kh, stride_w_kw,
        stride_y_n, stride_y_c, stride_y_h, stride_y_w,
        float(divisor), float(negative_slope),
        BLOCK_M=BLOCK_M, BLOCK_N=BLOCK_N, BLOCK_K=BLOCK_K,
        num_warps=4,
        num_stages=2,
    )
    return y


class ModelNew(nn.Module):
    """
    Triton-accelerated version of:
        Conv2d -> divide by constant -> LeakyReLU
    """
    def __init__(self, in_channels, out_channels, kernel_size, divisor):
        super(ModelNew, self).__init__()
        self.in_channels = in_channels
        self.out_channels = out_channels
        self.kernel_size = kernel_size
        self.divisor = divisor

        k = kernel_size
        self.weight = nn.Parameter(torch.empty(out_channels, in_channels, k, k))
        self.bias = nn.Parameter(torch.empty(out_channels))

        # Initialize like nn.Conv2d default (Kaiming uniform)
        nn.init.kaiming_uniform_(self.weight, a=math.sqrt(5))
        fan_in = in_channels * k * k
        bound = 1 / math.sqrt(fan_in)
        nn.init.uniform_(self.bias, -bound, bound)

    def forward(self, x):
        return fused_conv2d_div_leakyrelu(
            x, self.weight, self.bias, self.divisor, negative_slope=0.01
        )
```

# Performance
- **PyTorch baseline**: 4.14 ms
- **Current Triton**: 1.64 ms
- **Current speedup**: 2.52x (+60.3% vs baseline)


---

## Analysis Steps

1. **Code Analysis**: Count kernels, identify operations, check for inefficiencies
2. **Performance Diagnosis**: Use metrics/latency to identify bottleneck type
3. **Root Cause**: Combine code + performance to find the core issue

## Optimization Categories (pick ONE if worth optimizing):

### 1. Operator Fusion
Fuse consecutive ops into fewer kernels to reduce memory traffic and launch overhead.

### 2. Algorithm Replacement
Replace naive algorithm with optimized variant.
- For Attention: Flash Attention, online softmax
- For Convolution: Winograd, im2col
- **For RNN/GRU/LSTM**: Persistent kernel with HYBRID computation
  - **CRITICAL**: Use hybrid approach for best performance:
    * Precompute input-side gates ONCE (outside kernel): `gates_x = (T*B, In) @ W_ih`
    * Persistent kernel (inside): only recurrent-side: `for t: gates_h = h @ W_hh`
  - Time loop `for t in range(T)` must be inside kernel, NOT in Python
  - Launch kernel once per layer, not once per timestep
  - Expected speedup: 10-100x (vs per-timestep launches)

### 3. Kernel Launch Reduction
Combine multiple small kernels to reduce overhead.
- **For RNN/GRU/LSTM**: See "Algorithm Replacement" above for persistent kernel approach

### 4. Memory Layout Optimization
Use in-place operations, buffer reuse, or better layouts.

## Should We Optimize?

Before proposing optimization, determine if it's worthwhile:
- **Not worth optimizing** if:
  - Code is already near-optimal (expected speedup < 10%)
  - Bottleneck cannot be addressed (hardware limited, already optimal algorithm)
  - Optimization would add significant complexity with minimal gain

- **Worth optimizing** if:
  - Clear algorithmic inefficiency exists (multiple kernels, suboptimal algorithm)
  - Expected speedup >= 20%
  - Concrete optimization path available

## Output (JSON)

```json
{
  "worth_optimizing": "yes/no",
  "reason": "<Why worth or not worth optimizing, 1 sentence>",
  "bottleneck": "<Root cause in 1-2 sentences, empty if not worth optimizing>",
  "optimisation method": "<Specific optimization in 1-2 sentences, empty if not worth optimizing>",
  "modification plan": "<Implementation steps in 2-3 sentences, empty if not worth optimizing>",
  "expected_speedup": "<e.g., '30-40%', empty if not worth optimizing>"
}
```

Return JSON only.
