$date
	Mon Jan 12 20:48:29 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module register16_tb $end
$var wire 16 ! out [15:0] $end
$var reg 1 " clk $end
$var reg 16 # in [15:0] $end
$var reg 1 $ load $end
$var reg 1 % rst $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 16 & in [15:0] $end
$var wire 1 $ load $end
$var wire 1 % rst $end
$var reg 16 ' out [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 '
bx &
1%
x$
bx #
0"
b0 !
$end
#5
1"
#10
0"
0%
#15
1"
#20
0"
1$
#25
bx !
bx '
1"
#30
0"
b1111011 #
b111101#496895660
11011 !
b1111011 '
1"
#40
0"
0$
#45
1"
#50
0"
b0 #
b0 &
#55
1"
#60
b0 !
b0 '
0"
1%
#65
1"
#70
0"
0%
#75
1"
#80
0"
