Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Sat Mar 21 18:24:51 2020
| Host         : fra running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file pynqz2_wrapper_timing_summary_routed.rpt -pb pynqz2_wrapper_timing_summary_routed.pb -rpx pynqz2_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : pynqz2_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.615        0.000                      0                35872        0.016        0.000                      0                35778        8.750        0.000                       0                 12563  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          5.615        0.000                      0                35651        0.016        0.000                      0                35557        8.750        0.000                       0                 12563  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0              16.063        0.000                      0                  221        0.282        0.000                      0                  221  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        5.615ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.016ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.615ns  (required time - arrival time)
  Source:                 pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[1].mac_i_j/delay_reg1/q_i_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 fall@10.000ns)
  Data Path Delay:        9.013ns  (logic 0.665ns (7.379%)  route 8.348ns (92.621%))
  Logic Levels:           4  (BUFG=1 LUT1=2 LUT2=1)
  Clock Path Skew:        5.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.337ns = ( 25.337 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 10.000 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 f  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 f  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=12509, routed)       2.389    13.683    pynqz2_i/dtpu/dtpu_core/inst/cu/clk
    SLICE_X83Y20         LUT2 (Prop_lut2_I0_O)        0.124    13.807 f  pynqz2_i/dtpu/dtpu_core/inst/cu/q_i[3]_i_1/O
                         net (fo=1, routed)           1.768    15.575    pynqz2_i/dtpu/dtpu_core/inst/cu/E[0]
    SLICE_X36Y16         LUT1 (Prop_lut1_I0_O)        0.116    15.691 f  pynqz2_i/dtpu/dtpu_core/inst/cu/E[0]_hold_fix/O
                         net (fo=1, routed)           0.962    16.653    pynqz2_i/dtpu/dtpu_core/inst/cu/E[0]_hold_fix_1
    SLICE_X28Y16         LUT1 (Prop_lut1_I0_O)        0.324    16.977 f  pynqz2_i/dtpu/dtpu_core/inst/cu/E[0]_hold_fix_1_hold_fix/O
                         net (fo=56, routed)          2.036    19.013    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[1].mac_i_j/delay_reg1/E[0]_hold_fix_1_hold_fix_1_alias
    SLICE_X80Y15         FDRE                                         f  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[1].mac_i_j/delay_reg1/q_i_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=12509, routed)       1.902    23.081    pynqz2_i/dtpu/dtpu_core/clk
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100    23.181 r  pynqz2_i/dtpu/dtpu_core/n_0_25_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.512    23.693    pynqz2_i/dtpu/dtpu_core/n_0_25_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.784 r  pynqz2_i/dtpu/dtpu_core/n_0_25_BUFG_inst/O
                         net (fo=56, routed)          1.553    25.337    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[1].mac_i_j/delay_reg1/CLK
    SLICE_X80Y15         FDRE                                         r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[1].mac_i_j/delay_reg1/q_i_reg[2]/C
                         clock pessimism              0.000    25.337    
                         clock uncertainty           -0.302    25.035    
    SLICE_X80Y15         FDRE (Setup_fdre_C_CE)      -0.408    24.627    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[1].mac_i_j/delay_reg1/q_i_reg[2]
  -------------------------------------------------------------------
                         required time                         24.627    
                         arrival time                         -19.013    
  -------------------------------------------------------------------
                         slack                                  5.615    

Slack (MET) :             5.615ns  (required time - arrival time)
  Source:                 pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[0].columns[1].mac_i_j/delay_reg1/q_i_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 fall@10.000ns)
  Data Path Delay:        9.007ns  (logic 0.665ns (7.383%)  route 8.342ns (92.617%))
  Logic Levels:           4  (BUFG=1 LUT1=2 LUT2=1)
  Clock Path Skew:        5.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.332ns = ( 25.332 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 10.000 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 f  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 f  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=12509, routed)       2.389    13.683    pynqz2_i/dtpu/dtpu_core/inst/cu/clk
    SLICE_X83Y20         LUT2 (Prop_lut2_I0_O)        0.124    13.807 f  pynqz2_i/dtpu/dtpu_core/inst/cu/q_i[3]_i_1/O
                         net (fo=1, routed)           1.768    15.575    pynqz2_i/dtpu/dtpu_core/inst/cu/E[0]
    SLICE_X36Y16         LUT1 (Prop_lut1_I0_O)        0.116    15.691 f  pynqz2_i/dtpu/dtpu_core/inst/cu/E[0]_hold_fix/O
                         net (fo=1, routed)           0.962    16.653    pynqz2_i/dtpu/dtpu_core/inst/cu/E[0]_hold_fix_1
    SLICE_X28Y16         LUT1 (Prop_lut1_I0_O)        0.324    16.977 f  pynqz2_i/dtpu/dtpu_core/inst/cu/E[0]_hold_fix_1_hold_fix/O
                         net (fo=56, routed)          2.030    19.007    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[0].columns[1].mac_i_j/delay_reg1/E[0]_hold_fix_1_hold_fix_1_alias
    SLICE_X85Y20         FDRE                                         f  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[0].columns[1].mac_i_j/delay_reg1/q_i_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=12509, routed)       1.902    23.081    pynqz2_i/dtpu/dtpu_core/clk
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100    23.181 r  pynqz2_i/dtpu/dtpu_core/n_0_25_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.512    23.693    pynqz2_i/dtpu/dtpu_core/n_0_25_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.784 r  pynqz2_i/dtpu/dtpu_core/n_0_25_BUFG_inst/O
                         net (fo=56, routed)          1.548    25.332    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[0].columns[1].mac_i_j/delay_reg1/CLK
    SLICE_X85Y20         FDRE                                         r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[0].columns[1].mac_i_j/delay_reg1/q_i_reg[3]/C
                         clock pessimism              0.000    25.332    
                         clock uncertainty           -0.302    25.030    
    SLICE_X85Y20         FDRE (Setup_fdre_C_CE)      -0.408    24.622    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[0].columns[1].mac_i_j/delay_reg1/q_i_reg[3]
  -------------------------------------------------------------------
                         required time                         24.622    
                         arrival time                         -19.007    
  -------------------------------------------------------------------
                         slack                                  5.615    

Slack (MET) :             5.629ns  (required time - arrival time)
  Source:                 pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[1].mac_i_j/delay_reg1/q_i_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 fall@10.000ns)
  Data Path Delay:        8.997ns  (logic 0.665ns (7.391%)  route 8.332ns (92.609%))
  Logic Levels:           4  (BUFG=1 LUT1=2 LUT2=1)
  Clock Path Skew:        5.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.336ns = ( 25.336 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 10.000 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 f  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 f  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=12509, routed)       2.389    13.683    pynqz2_i/dtpu/dtpu_core/inst/cu/clk
    SLICE_X83Y20         LUT2 (Prop_lut2_I0_O)        0.124    13.807 f  pynqz2_i/dtpu/dtpu_core/inst/cu/q_i[3]_i_1/O
                         net (fo=1, routed)           1.768    15.575    pynqz2_i/dtpu/dtpu_core/inst/cu/E[0]
    SLICE_X36Y16         LUT1 (Prop_lut1_I0_O)        0.116    15.691 f  pynqz2_i/dtpu/dtpu_core/inst/cu/E[0]_hold_fix/O
                         net (fo=1, routed)           0.962    16.653    pynqz2_i/dtpu/dtpu_core/inst/cu/E[0]_hold_fix_1
    SLICE_X28Y16         LUT1 (Prop_lut1_I0_O)        0.324    16.977 f  pynqz2_i/dtpu/dtpu_core/inst/cu/E[0]_hold_fix_1_hold_fix/O
                         net (fo=56, routed)          2.020    18.997    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[1].mac_i_j/delay_reg1/E[0]_hold_fix_1_hold_fix_1_alias
    SLICE_X84Y16         FDRE                                         f  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[1].mac_i_j/delay_reg1/q_i_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=12509, routed)       1.902    23.081    pynqz2_i/dtpu/dtpu_core/clk
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100    23.181 r  pynqz2_i/dtpu/dtpu_core/n_0_25_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.512    23.693    pynqz2_i/dtpu/dtpu_core/n_0_25_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.784 r  pynqz2_i/dtpu/dtpu_core/n_0_25_BUFG_inst/O
                         net (fo=56, routed)          1.552    25.336    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[1].mac_i_j/delay_reg1/CLK
    SLICE_X84Y16         FDRE                                         r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[1].mac_i_j/delay_reg1/q_i_reg[1]/C
                         clock pessimism              0.000    25.336    
                         clock uncertainty           -0.302    25.034    
    SLICE_X84Y16         FDRE (Setup_fdre_C_CE)      -0.408    24.626    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[1].mac_i_j/delay_reg1/q_i_reg[1]
  -------------------------------------------------------------------
                         required time                         24.626    
                         arrival time                         -18.997    
  -------------------------------------------------------------------
                         slack                                  5.629    

Slack (MET) :             5.629ns  (required time - arrival time)
  Source:                 pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[1].mac_i_j/delay_reg1/q_i_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 fall@10.000ns)
  Data Path Delay:        8.997ns  (logic 0.665ns (7.391%)  route 8.332ns (92.609%))
  Logic Levels:           4  (BUFG=1 LUT1=2 LUT2=1)
  Clock Path Skew:        5.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.336ns = ( 25.336 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 10.000 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 f  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 f  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=12509, routed)       2.389    13.683    pynqz2_i/dtpu/dtpu_core/inst/cu/clk
    SLICE_X83Y20         LUT2 (Prop_lut2_I0_O)        0.124    13.807 f  pynqz2_i/dtpu/dtpu_core/inst/cu/q_i[3]_i_1/O
                         net (fo=1, routed)           1.768    15.575    pynqz2_i/dtpu/dtpu_core/inst/cu/E[0]
    SLICE_X36Y16         LUT1 (Prop_lut1_I0_O)        0.116    15.691 f  pynqz2_i/dtpu/dtpu_core/inst/cu/E[0]_hold_fix/O
                         net (fo=1, routed)           0.962    16.653    pynqz2_i/dtpu/dtpu_core/inst/cu/E[0]_hold_fix_1
    SLICE_X28Y16         LUT1 (Prop_lut1_I0_O)        0.324    16.977 f  pynqz2_i/dtpu/dtpu_core/inst/cu/E[0]_hold_fix_1_hold_fix/O
                         net (fo=56, routed)          2.020    18.997    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[1].mac_i_j/delay_reg1/E[0]_hold_fix_1_hold_fix_1_alias
    SLICE_X84Y16         FDRE                                         f  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[1].mac_i_j/delay_reg1/q_i_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=12509, routed)       1.902    23.081    pynqz2_i/dtpu/dtpu_core/clk
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100    23.181 r  pynqz2_i/dtpu/dtpu_core/n_0_25_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.512    23.693    pynqz2_i/dtpu/dtpu_core/n_0_25_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.784 r  pynqz2_i/dtpu/dtpu_core/n_0_25_BUFG_inst/O
                         net (fo=56, routed)          1.552    25.336    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[1].mac_i_j/delay_reg1/CLK
    SLICE_X84Y16         FDRE                                         r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[1].mac_i_j/delay_reg1/q_i_reg[3]/C
                         clock pessimism              0.000    25.336    
                         clock uncertainty           -0.302    25.034    
    SLICE_X84Y16         FDRE (Setup_fdre_C_CE)      -0.408    24.626    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[1].mac_i_j/delay_reg1/q_i_reg[3]
  -------------------------------------------------------------------
                         required time                         24.626    
                         arrival time                         -18.997    
  -------------------------------------------------------------------
                         slack                                  5.629    

Slack (MET) :             5.629ns  (required time - arrival time)
  Source:                 pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[1].mac_i_j/delay_reg2/q_i_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 fall@10.000ns)
  Data Path Delay:        8.997ns  (logic 0.665ns (7.391%)  route 8.332ns (92.609%))
  Logic Levels:           4  (BUFG=1 LUT1=2 LUT2=1)
  Clock Path Skew:        5.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.336ns = ( 25.336 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 10.000 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 f  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 f  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=12509, routed)       2.389    13.683    pynqz2_i/dtpu/dtpu_core/inst/cu/clk
    SLICE_X83Y20         LUT2 (Prop_lut2_I0_O)        0.124    13.807 f  pynqz2_i/dtpu/dtpu_core/inst/cu/q_i[3]_i_1/O
                         net (fo=1, routed)           1.768    15.575    pynqz2_i/dtpu/dtpu_core/inst/cu/E[0]
    SLICE_X36Y16         LUT1 (Prop_lut1_I0_O)        0.116    15.691 f  pynqz2_i/dtpu/dtpu_core/inst/cu/E[0]_hold_fix/O
                         net (fo=1, routed)           0.962    16.653    pynqz2_i/dtpu/dtpu_core/inst/cu/E[0]_hold_fix_1
    SLICE_X28Y16         LUT1 (Prop_lut1_I0_O)        0.324    16.977 f  pynqz2_i/dtpu/dtpu_core/inst/cu/E[0]_hold_fix_1_hold_fix/O
                         net (fo=56, routed)          2.020    18.997    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[1].mac_i_j/delay_reg2/E[0]_hold_fix_1_hold_fix_1_alias
    SLICE_X84Y16         FDRE                                         f  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[1].mac_i_j/delay_reg2/q_i_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=12509, routed)       1.902    23.081    pynqz2_i/dtpu/dtpu_core/clk
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100    23.181 r  pynqz2_i/dtpu/dtpu_core/n_0_25_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.512    23.693    pynqz2_i/dtpu/dtpu_core/n_0_25_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.784 r  pynqz2_i/dtpu/dtpu_core/n_0_25_BUFG_inst/O
                         net (fo=56, routed)          1.552    25.336    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[1].mac_i_j/delay_reg2/CLK
    SLICE_X84Y16         FDRE                                         r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[1].mac_i_j/delay_reg2/q_i_reg[1]/C
                         clock pessimism              0.000    25.336    
                         clock uncertainty           -0.302    25.034    
    SLICE_X84Y16         FDRE (Setup_fdre_C_CE)      -0.408    24.626    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[1].mac_i_j/delay_reg2/q_i_reg[1]
  -------------------------------------------------------------------
                         required time                         24.626    
                         arrival time                         -18.997    
  -------------------------------------------------------------------
                         slack                                  5.629    

Slack (MET) :             5.629ns  (required time - arrival time)
  Source:                 pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[1].mac_i_j/delay_reg2/q_i_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 fall@10.000ns)
  Data Path Delay:        8.997ns  (logic 0.665ns (7.391%)  route 8.332ns (92.609%))
  Logic Levels:           4  (BUFG=1 LUT1=2 LUT2=1)
  Clock Path Skew:        5.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.336ns = ( 25.336 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 10.000 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 f  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 f  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=12509, routed)       2.389    13.683    pynqz2_i/dtpu/dtpu_core/inst/cu/clk
    SLICE_X83Y20         LUT2 (Prop_lut2_I0_O)        0.124    13.807 f  pynqz2_i/dtpu/dtpu_core/inst/cu/q_i[3]_i_1/O
                         net (fo=1, routed)           1.768    15.575    pynqz2_i/dtpu/dtpu_core/inst/cu/E[0]
    SLICE_X36Y16         LUT1 (Prop_lut1_I0_O)        0.116    15.691 f  pynqz2_i/dtpu/dtpu_core/inst/cu/E[0]_hold_fix/O
                         net (fo=1, routed)           0.962    16.653    pynqz2_i/dtpu/dtpu_core/inst/cu/E[0]_hold_fix_1
    SLICE_X28Y16         LUT1 (Prop_lut1_I0_O)        0.324    16.977 f  pynqz2_i/dtpu/dtpu_core/inst/cu/E[0]_hold_fix_1_hold_fix/O
                         net (fo=56, routed)          2.020    18.997    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[1].mac_i_j/delay_reg2/E[0]_hold_fix_1_hold_fix_1_alias
    SLICE_X84Y16         FDRE                                         f  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[1].mac_i_j/delay_reg2/q_i_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=12509, routed)       1.902    23.081    pynqz2_i/dtpu/dtpu_core/clk
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100    23.181 r  pynqz2_i/dtpu/dtpu_core/n_0_25_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.512    23.693    pynqz2_i/dtpu/dtpu_core/n_0_25_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.784 r  pynqz2_i/dtpu/dtpu_core/n_0_25_BUFG_inst/O
                         net (fo=56, routed)          1.552    25.336    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[1].mac_i_j/delay_reg2/CLK
    SLICE_X84Y16         FDRE                                         r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[1].mac_i_j/delay_reg2/q_i_reg[3]/C
                         clock pessimism              0.000    25.336    
                         clock uncertainty           -0.302    25.034    
    SLICE_X84Y16         FDRE (Setup_fdre_C_CE)      -0.408    24.626    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[1].mac_i_j/delay_reg2/q_i_reg[3]
  -------------------------------------------------------------------
                         required time                         24.626    
                         arrival time                         -18.997    
  -------------------------------------------------------------------
                         slack                                  5.629    

Slack (MET) :             5.645ns  (required time - arrival time)
  Source:                 pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[1].mac_i_j/delay_reg2/q_i_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 fall@10.000ns)
  Data Path Delay:        8.982ns  (logic 0.665ns (7.404%)  route 8.317ns (92.596%))
  Logic Levels:           4  (BUFG=1 LUT1=2 LUT2=1)
  Clock Path Skew:        5.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.337ns = ( 25.337 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 10.000 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 f  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 f  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=12509, routed)       2.389    13.683    pynqz2_i/dtpu/dtpu_core/inst/cu/clk
    SLICE_X83Y20         LUT2 (Prop_lut2_I0_O)        0.124    13.807 f  pynqz2_i/dtpu/dtpu_core/inst/cu/q_i[3]_i_1/O
                         net (fo=1, routed)           1.768    15.575    pynqz2_i/dtpu/dtpu_core/inst/cu/E[0]
    SLICE_X36Y16         LUT1 (Prop_lut1_I0_O)        0.116    15.691 f  pynqz2_i/dtpu/dtpu_core/inst/cu/E[0]_hold_fix/O
                         net (fo=1, routed)           0.962    16.653    pynqz2_i/dtpu/dtpu_core/inst/cu/E[0]_hold_fix_1
    SLICE_X28Y16         LUT1 (Prop_lut1_I0_O)        0.324    16.977 f  pynqz2_i/dtpu/dtpu_core/inst/cu/E[0]_hold_fix_1_hold_fix/O
                         net (fo=56, routed)          2.005    18.982    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[1].mac_i_j/delay_reg2/E[0]_hold_fix_1_hold_fix_1_alias
    SLICE_X85Y15         FDRE                                         f  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[1].mac_i_j/delay_reg2/q_i_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=12509, routed)       1.902    23.081    pynqz2_i/dtpu/dtpu_core/clk
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100    23.181 r  pynqz2_i/dtpu/dtpu_core/n_0_25_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.512    23.693    pynqz2_i/dtpu/dtpu_core/n_0_25_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.784 r  pynqz2_i/dtpu/dtpu_core/n_0_25_BUFG_inst/O
                         net (fo=56, routed)          1.553    25.337    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[1].mac_i_j/delay_reg2/CLK
    SLICE_X85Y15         FDRE                                         r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[1].mac_i_j/delay_reg2/q_i_reg[2]/C
                         clock pessimism              0.000    25.337    
                         clock uncertainty           -0.302    25.035    
    SLICE_X85Y15         FDRE (Setup_fdre_C_CE)      -0.408    24.627    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[1].mac_i_j/delay_reg2/q_i_reg[2]
  -------------------------------------------------------------------
                         required time                         24.627    
                         arrival time                         -18.982    
  -------------------------------------------------------------------
                         slack                                  5.645    

Slack (MET) :             5.645ns  (required time - arrival time)
  Source:                 pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[2].mac_i_j/delay_reg1/q_i_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 fall@10.000ns)
  Data Path Delay:        8.982ns  (logic 0.665ns (7.404%)  route 8.317ns (92.596%))
  Logic Levels:           4  (BUFG=1 LUT1=2 LUT2=1)
  Clock Path Skew:        5.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.337ns = ( 25.337 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 10.000 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 f  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 f  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=12509, routed)       2.389    13.683    pynqz2_i/dtpu/dtpu_core/inst/cu/clk
    SLICE_X83Y20         LUT2 (Prop_lut2_I0_O)        0.124    13.807 f  pynqz2_i/dtpu/dtpu_core/inst/cu/q_i[3]_i_1/O
                         net (fo=1, routed)           1.768    15.575    pynqz2_i/dtpu/dtpu_core/inst/cu/E[0]
    SLICE_X36Y16         LUT1 (Prop_lut1_I0_O)        0.116    15.691 f  pynqz2_i/dtpu/dtpu_core/inst/cu/E[0]_hold_fix/O
                         net (fo=1, routed)           0.962    16.653    pynqz2_i/dtpu/dtpu_core/inst/cu/E[0]_hold_fix_1
    SLICE_X28Y16         LUT1 (Prop_lut1_I0_O)        0.324    16.977 f  pynqz2_i/dtpu/dtpu_core/inst/cu/E[0]_hold_fix_1_hold_fix/O
                         net (fo=56, routed)          2.005    18.982    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[2].mac_i_j/delay_reg1/E[0]_hold_fix_1_hold_fix_1_alias
    SLICE_X85Y15         FDRE                                         f  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[2].mac_i_j/delay_reg1/q_i_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=12509, routed)       1.902    23.081    pynqz2_i/dtpu/dtpu_core/clk
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100    23.181 r  pynqz2_i/dtpu/dtpu_core/n_0_25_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.512    23.693    pynqz2_i/dtpu/dtpu_core/n_0_25_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.784 r  pynqz2_i/dtpu/dtpu_core/n_0_25_BUFG_inst/O
                         net (fo=56, routed)          1.553    25.337    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[2].mac_i_j/delay_reg1/CLK
    SLICE_X85Y15         FDRE                                         r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[2].mac_i_j/delay_reg1/q_i_reg[0]/C
                         clock pessimism              0.000    25.337    
                         clock uncertainty           -0.302    25.035    
    SLICE_X85Y15         FDRE (Setup_fdre_C_CE)      -0.408    24.627    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[2].mac_i_j/delay_reg1/q_i_reg[0]
  -------------------------------------------------------------------
                         required time                         24.627    
                         arrival time                         -18.982    
  -------------------------------------------------------------------
                         slack                                  5.645    

Slack (MET) :             5.645ns  (required time - arrival time)
  Source:                 pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[2].mac_i_j/delay_reg1/q_i_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 fall@10.000ns)
  Data Path Delay:        8.982ns  (logic 0.665ns (7.404%)  route 8.317ns (92.596%))
  Logic Levels:           4  (BUFG=1 LUT1=2 LUT2=1)
  Clock Path Skew:        5.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.337ns = ( 25.337 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 10.000 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 f  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 f  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=12509, routed)       2.389    13.683    pynqz2_i/dtpu/dtpu_core/inst/cu/clk
    SLICE_X83Y20         LUT2 (Prop_lut2_I0_O)        0.124    13.807 f  pynqz2_i/dtpu/dtpu_core/inst/cu/q_i[3]_i_1/O
                         net (fo=1, routed)           1.768    15.575    pynqz2_i/dtpu/dtpu_core/inst/cu/E[0]
    SLICE_X36Y16         LUT1 (Prop_lut1_I0_O)        0.116    15.691 f  pynqz2_i/dtpu/dtpu_core/inst/cu/E[0]_hold_fix/O
                         net (fo=1, routed)           0.962    16.653    pynqz2_i/dtpu/dtpu_core/inst/cu/E[0]_hold_fix_1
    SLICE_X28Y16         LUT1 (Prop_lut1_I0_O)        0.324    16.977 f  pynqz2_i/dtpu/dtpu_core/inst/cu/E[0]_hold_fix_1_hold_fix/O
                         net (fo=56, routed)          2.005    18.982    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[2].mac_i_j/delay_reg1/E[0]_hold_fix_1_hold_fix_1_alias
    SLICE_X85Y15         FDRE                                         f  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[2].mac_i_j/delay_reg1/q_i_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=12509, routed)       1.902    23.081    pynqz2_i/dtpu/dtpu_core/clk
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100    23.181 r  pynqz2_i/dtpu/dtpu_core/n_0_25_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.512    23.693    pynqz2_i/dtpu/dtpu_core/n_0_25_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.784 r  pynqz2_i/dtpu/dtpu_core/n_0_25_BUFG_inst/O
                         net (fo=56, routed)          1.553    25.337    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[2].mac_i_j/delay_reg1/CLK
    SLICE_X85Y15         FDRE                                         r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[2].mac_i_j/delay_reg1/q_i_reg[1]/C
                         clock pessimism              0.000    25.337    
                         clock uncertainty           -0.302    25.035    
    SLICE_X85Y15         FDRE (Setup_fdre_C_CE)      -0.408    24.627    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[2].mac_i_j/delay_reg1/q_i_reg[1]
  -------------------------------------------------------------------
                         required time                         24.627    
                         arrival time                         -18.982    
  -------------------------------------------------------------------
                         slack                                  5.645    

Slack (MET) :             5.653ns  (required time - arrival time)
  Source:                 pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[0].columns[1].mac_i_j/delay_reg2/q_i_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 fall@10.000ns)
  Data Path Delay:        8.969ns  (logic 0.665ns (7.414%)  route 8.304ns (92.586%))
  Logic Levels:           4  (BUFG=1 LUT1=2 LUT2=1)
  Clock Path Skew:        5.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.332ns = ( 25.332 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 10.000 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 f  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 f  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=12509, routed)       2.389    13.683    pynqz2_i/dtpu/dtpu_core/inst/cu/clk
    SLICE_X83Y20         LUT2 (Prop_lut2_I0_O)        0.124    13.807 f  pynqz2_i/dtpu/dtpu_core/inst/cu/q_i[3]_i_1/O
                         net (fo=1, routed)           1.768    15.575    pynqz2_i/dtpu/dtpu_core/inst/cu/E[0]
    SLICE_X36Y16         LUT1 (Prop_lut1_I0_O)        0.116    15.691 f  pynqz2_i/dtpu/dtpu_core/inst/cu/E[0]_hold_fix/O
                         net (fo=1, routed)           0.962    16.653    pynqz2_i/dtpu/dtpu_core/inst/cu/E[0]_hold_fix_1
    SLICE_X28Y16         LUT1 (Prop_lut1_I0_O)        0.324    16.977 f  pynqz2_i/dtpu/dtpu_core/inst/cu/E[0]_hold_fix_1_hold_fix/O
                         net (fo=56, routed)          1.992    18.969    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[0].columns[1].mac_i_j/delay_reg2/E[0]_hold_fix_1_hold_fix_1_alias
    SLICE_X84Y20         FDRE                                         f  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[0].columns[1].mac_i_j/delay_reg2/q_i_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=12509, routed)       1.902    23.081    pynqz2_i/dtpu/dtpu_core/clk
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100    23.181 r  pynqz2_i/dtpu/dtpu_core/n_0_25_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.512    23.693    pynqz2_i/dtpu/dtpu_core/n_0_25_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.784 r  pynqz2_i/dtpu/dtpu_core/n_0_25_BUFG_inst/O
                         net (fo=56, routed)          1.548    25.332    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[0].columns[1].mac_i_j/delay_reg2/CLK
    SLICE_X84Y20         FDRE                                         r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[0].columns[1].mac_i_j/delay_reg2/q_i_reg[3]/C
                         clock pessimism              0.000    25.332    
                         clock uncertainty           -0.302    25.030    
    SLICE_X84Y20         FDRE (Setup_fdre_C_CE)      -0.408    24.622    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[0].columns[1].mac_i_j/delay_reg2/q_i_reg[3]
  -------------------------------------------------------------------
                         required time                         24.622    
                         arrival time                         -18.969    
  -------------------------------------------------------------------
                         slack                                  5.653    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 pynqz2_i/smartconnect_0/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][108]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pynqz2_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.141ns (32.709%)  route 0.290ns (67.291%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=12509, routed)       0.551     0.887    pynqz2_i/smartconnect_0/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X52Y58         FDRE                                         r  pynqz2_i/smartconnect_0/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][108]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y58         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  pynqz2_i/smartconnect_0/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][108]/Q
                         net (fo=1, routed)           0.290     1.318    pynqz2_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/DIA0
    SLICE_X38Y56         RAMD32                                       r  pynqz2_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=12509, routed)       0.824     1.190    pynqz2_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/WCLK
    SLICE_X38Y56         RAMD32                                       r  pynqz2_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA/CLK
                         clock pessimism             -0.035     1.155    
    SLICE_X38Y56         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.302    pynqz2_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA
  -------------------------------------------------------------------
                         required time                         -1.302    
                         arrival time                           1.318    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 pynqz2_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/m_vector_i_reg[1127]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pynqz2_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.186ns (47.647%)  route 0.204ns (52.353%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=12509, routed)       0.579     0.915    pynqz2_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/aclk
    SLICE_X65Y53         FDRE                                         r  pynqz2_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/m_vector_i_reg[1127]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y53         FDRE (Prop_fdre_C_Q)         0.141     1.056 r  pynqz2_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/m_vector_i_reg[1127]/Q
                         net (fo=7, routed)           0.204     1.260    pynqz2_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.decerr_slave_inst/m_axi_arlen[2]
    SLICE_X69Y49         LUT5 (Prop_lut5_I4_O)        0.045     1.305 r  pynqz2_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.305    pynqz2_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.decerr_slave_inst/p_0_in[2]
    SLICE_X69Y49         FDRE                                         r  pynqz2_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=12509, routed)       0.855     1.221    pynqz2_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.decerr_slave_inst/aclk
    SLICE_X69Y49         FDRE                                         r  pynqz2_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt_reg[2]/C
                         clock pessimism             -0.030     1.191    
    SLICE_X69Y49         FDRE (Hold_fdre_C_D)         0.092     1.283    pynqz2_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.283    
                         arrival time                           1.305    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 pynqz2_i/axi_dma_infifo/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/storage_data_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pynqz2_i/axi_dma_infifo/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.164ns (42.939%)  route 0.218ns (57.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=12509, routed)       0.548     0.884    pynqz2_i/axi_dma_infifo/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/m_axi_s2mm_aclk
    SLICE_X50Y27         FDRE                                         r  pynqz2_i/axi_dma_infifo/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/storage_data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y27         FDRE (Prop_fdre_C_Q)         0.164     1.048 r  pynqz2_i/axi_dma_infifo/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/storage_data_reg[11]/Q
                         net (fo=1, routed)           0.218     1.265    pynqz2_i/axi_dma_infifo/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/GEN_INPUT_REG[7].sig_input_data_reg_reg[7][9]_0[11]
    SLICE_X46Y27         SRL16E                                       r  pynqz2_i/axi_dma_infifo/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=12509, routed)       0.816     1.182    pynqz2_i/axi_dma_infifo/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X46Y27         SRL16E                                       r  pynqz2_i/axi_dma_infifo/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
                         clock pessimism             -0.035     1.147    
    SLICE_X46Y27         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     1.241    pynqz2_i/axi_dma_infifo/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16
  -------------------------------------------------------------------
                         required time                         -1.241    
                         arrival time                           1.265    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 pynqz2_i/smartconnect_0/inst/s03_entry_pipeline/s03_mmu/inst/r_sreg/m_vector_i_reg[1111]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pynqz2_i/axi_dma_weight_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DIBDI[20]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.164ns (42.482%)  route 0.222ns (57.518%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.253ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=12509, routed)       0.580     0.916    pynqz2_i/smartconnect_0/inst/s03_entry_pipeline/s03_mmu/inst/r_sreg/aclk
    SLICE_X54Y39         FDRE                                         r  pynqz2_i/smartconnect_0/inst/s03_entry_pipeline/s03_mmu/inst/r_sreg/m_vector_i_reg[1111]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y39         FDRE (Prop_fdre_C_Q)         0.164     1.080 r  pynqz2_i/smartconnect_0/inst/s03_entry_pipeline/s03_mmu/inst/r_sreg/m_vector_i_reg[1111]/Q
                         net (fo=1, routed)           0.222     1.302    pynqz2_i/axi_dma_weight_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[52]
    RAMB36_X3Y7          RAMB36E1                                     r  pynqz2_i/axi_dma_weight_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DIBDI[20]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=12509, routed)       0.887     1.253    pynqz2_i/axi_dma_weight_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X3Y7          RAMB36E1                                     r  pynqz2_i/axi_dma_weight_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
                         clock pessimism             -0.282     0.971    
    RAMB36_X3Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[20])
                                                      0.296     1.267    pynqz2_i/axi_dma_weight_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.302    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO_NEW/FIF_DMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO_NEW/FIF_DMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.228%)  route 0.218ns (60.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=12509, routed)       0.567     0.903    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO_NEW/FIF_DMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_axi_aclk
    SLICE_X59Y77         FDCE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO_NEW/FIF_DMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y77         FDCE (Prop_fdce_C_Q)         0.141     1.044 r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO_NEW/FIF_DMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=25, routed)          0.218     1.262    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO_NEW/FIF_DMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/ADDRD0
    SLICE_X58Y77         RAMD32                                       r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO_NEW/FIF_DMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=12509, routed)       0.834     1.200    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO_NEW/FIF_DMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/WCLK
    SLICE_X58Y77         RAMD32                                       r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO_NEW/FIF_DMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/CLK
                         clock pessimism             -0.284     0.916    
    SLICE_X58Y77         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.226    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO_NEW/FIF_DMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.262    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO_NEW/FIF_DMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO_NEW/FIF_DMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.228%)  route 0.218ns (60.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=12509, routed)       0.567     0.903    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO_NEW/FIF_DMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_axi_aclk
    SLICE_X59Y77         FDCE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO_NEW/FIF_DMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y77         FDCE (Prop_fdce_C_Q)         0.141     1.044 r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO_NEW/FIF_DMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=25, routed)          0.218     1.262    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO_NEW/FIF_DMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/ADDRD0
    SLICE_X58Y77         RAMD32                                       r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO_NEW/FIF_DMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=12509, routed)       0.834     1.200    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO_NEW/FIF_DMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/WCLK
    SLICE_X58Y77         RAMD32                                       r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO_NEW/FIF_DMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1/CLK
                         clock pessimism             -0.284     0.916    
    SLICE_X58Y77         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.226    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO_NEW/FIF_DMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.262    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO_NEW/FIF_DMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO_NEW/FIF_DMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.228%)  route 0.218ns (60.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=12509, routed)       0.567     0.903    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO_NEW/FIF_DMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_axi_aclk
    SLICE_X59Y77         FDCE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO_NEW/FIF_DMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y77         FDCE (Prop_fdce_C_Q)         0.141     1.044 r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO_NEW/FIF_DMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=25, routed)          0.218     1.262    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO_NEW/FIF_DMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/ADDRD0
    SLICE_X58Y77         RAMD32                                       r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO_NEW/FIF_DMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=12509, routed)       0.834     1.200    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO_NEW/FIF_DMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/WCLK
    SLICE_X58Y77         RAMD32                                       r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO_NEW/FIF_DMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB/CLK
                         clock pessimism             -0.284     0.916    
    SLICE_X58Y77         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.226    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO_NEW/FIF_DMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.262    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO_NEW/FIF_DMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO_NEW/FIF_DMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.228%)  route 0.218ns (60.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=12509, routed)       0.567     0.903    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO_NEW/FIF_DMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_axi_aclk
    SLICE_X59Y77         FDCE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO_NEW/FIF_DMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y77         FDCE (Prop_fdce_C_Q)         0.141     1.044 r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO_NEW/FIF_DMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=25, routed)          0.218     1.262    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO_NEW/FIF_DMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/ADDRD0
    SLICE_X58Y77         RAMD32                                       r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO_NEW/FIF_DMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=12509, routed)       0.834     1.200    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO_NEW/FIF_DMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/WCLK
    SLICE_X58Y77         RAMD32                                       r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO_NEW/FIF_DMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB_D1/CLK
                         clock pessimism             -0.284     0.916    
    SLICE_X58Y77         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.226    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO_NEW/FIF_DMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.262    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO_NEW/FIF_DMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO_NEW/FIF_DMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.228%)  route 0.218ns (60.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=12509, routed)       0.567     0.903    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO_NEW/FIF_DMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_axi_aclk
    SLICE_X59Y77         FDCE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO_NEW/FIF_DMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y77         FDCE (Prop_fdce_C_Q)         0.141     1.044 r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO_NEW/FIF_DMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=25, routed)          0.218     1.262    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO_NEW/FIF_DMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/ADDRD0
    SLICE_X58Y77         RAMD32                                       r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO_NEW/FIF_DMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=12509, routed)       0.834     1.200    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO_NEW/FIF_DMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/WCLK
    SLICE_X58Y77         RAMD32                                       r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO_NEW/FIF_DMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC/CLK
                         clock pessimism             -0.284     0.916    
    SLICE_X58Y77         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.226    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO_NEW/FIF_DMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.262    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO_NEW/FIF_DMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO_NEW/FIF_DMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.228%)  route 0.218ns (60.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=12509, routed)       0.567     0.903    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO_NEW/FIF_DMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_axi_aclk
    SLICE_X59Y77         FDCE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO_NEW/FIF_DMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y77         FDCE (Prop_fdce_C_Q)         0.141     1.044 r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO_NEW/FIF_DMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=25, routed)          0.218     1.262    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO_NEW/FIF_DMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/ADDRD0
    SLICE_X58Y77         RAMD32                                       r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO_NEW/FIF_DMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=12509, routed)       0.834     1.200    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO_NEW/FIF_DMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/WCLK
    SLICE_X58Y77         RAMD32                                       r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO_NEW/FIF_DMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC_D1/CLK
                         clock pessimism             -0.284     0.916    
    SLICE_X58Y77         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.226    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO_NEW/FIF_DMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.262    
  -------------------------------------------------------------------
                         slack                                  0.036    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X3Y4   pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/LINEAR_BANK_GEN.MEM_I/ARG_MEM_I/SAME_WIDTH_GEN.BANK_I/ONE_COL_GEN.MEM_BANK_GEN[0].BRAM_7_SERIES.bram.BRAM_I/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X3Y4   pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/LINEAR_BANK_GEN.MEM_I/ARG_MEM_I/SAME_WIDTH_GEN.BANK_I/ONE_COL_GEN.MEM_BANK_GEN[0].BRAM_7_SERIES.bram.BRAM_I/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X3Y3   pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/LINEAR_BANK_GEN.MEM_I/ARG_MEM_I/SAME_WIDTH_GEN.BANK_I/ONE_COL_GEN.MEM_BANK_GEN[1].BRAM_7_SERIES.bram.BRAM_I/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X3Y3   pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/LINEAR_BANK_GEN.MEM_I/ARG_MEM_I/SAME_WIDTH_GEN.BANK_I/ONE_COL_GEN.MEM_BANK_GEN[1].BRAM_7_SERIES.bram.BRAM_I/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y3   pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y3   pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y4   pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y4   pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y4   pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y4   pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X54Y51  pynqz2_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X54Y51  pynqz2_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X54Y51  pynqz2_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X54Y51  pynqz2_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X54Y51  pynqz2_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X54Y51  pynqz2_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X54Y51  pynqz2_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X54Y51  pynqz2_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X54Y52  pynqz2_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X54Y52  pynqz2_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X50Y49  pynqz2_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X50Y49  pynqz2_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X50Y49  pynqz2_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X50Y49  pynqz2_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X50Y49  pynqz2_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X50Y49  pynqz2_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X50Y49  pynqz2_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X50Y49  pynqz2_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y39  pynqz2_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y39  pynqz2_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       16.063ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.282ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.063ns  (required time - arrival time)
  Source:                 pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2M_GEN.IARG_AP_S2M_I/axi_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.MBn.pntr_dist_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.911ns  (logic 0.478ns (16.418%)  route 2.433ns (83.582%))
  Logic Levels:           0  
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.723ns = ( 22.723 - 20.000 ) 
    Source Clock Delay      (SCD):    2.986ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=12509, routed)       1.692     2.986    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2M_GEN.IARG_AP_S2M_I/s_axis_aclk
    SLICE_X58Y74         FDPE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2M_GEN.IARG_AP_S2M_I/axi_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y74         FDPE (Prop_fdpe_C_Q)         0.478     3.464 f  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2M_GEN.IARG_AP_S2M_I/axi_rst_reg/Q
                         net (fo=36, routed)          2.433     5.897    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/AR[0]
    SLICE_X59Y31         FDCE                                         f  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.MBn.pntr_dist_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=12509, routed)       1.544    22.723    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/s_axis_aclk
    SLICE_X59Y31         FDCE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.MBn.pntr_dist_reg[0]/C
                         clock pessimism              0.115    22.838    
                         clock uncertainty           -0.302    22.536    
    SLICE_X59Y31         FDCE (Recov_fdce_C_CLR)     -0.576    21.960    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.MBn.pntr_dist_reg[0]
  -------------------------------------------------------------------
                         required time                         21.960    
                         arrival time                          -5.897    
  -------------------------------------------------------------------
                         slack                                 16.063    

Slack (MET) :             16.063ns  (required time - arrival time)
  Source:                 pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2M_GEN.IARG_AP_S2M_I/axi_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.clkx_3/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.911ns  (logic 0.478ns (16.418%)  route 2.433ns (83.582%))
  Logic Levels:           0  
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.723ns = ( 22.723 - 20.000 ) 
    Source Clock Delay      (SCD):    2.986ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=12509, routed)       1.692     2.986    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2M_GEN.IARG_AP_S2M_I/s_axis_aclk
    SLICE_X58Y74         FDPE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2M_GEN.IARG_AP_S2M_I/axi_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y74         FDPE (Prop_fdpe_C_Q)         0.478     3.464 f  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2M_GEN.IARG_AP_S2M_I/axi_rst_reg/Q
                         net (fo=36, routed)          2.433     5.897    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.clkx_3/gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X59Y31         FDCE                                         f  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.clkx_3/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=12509, routed)       1.544    22.723    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.clkx_3/gsync_stage[1].wr_stg_inst/s_axis_aclk
    SLICE_X59Y31         FDCE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.clkx_3/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism              0.115    22.838    
                         clock uncertainty           -0.302    22.536    
    SLICE_X59Y31         FDCE (Recov_fdce_C_CLR)     -0.576    21.960    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.clkx_3/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         21.960    
                         arrival time                          -5.897    
  -------------------------------------------------------------------
                         slack                                 16.063    

Slack (MET) :             16.063ns  (required time - arrival time)
  Source:                 pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2M_GEN.IARG_AP_S2M_I/axi_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.clkx_3/gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.911ns  (logic 0.478ns (16.418%)  route 2.433ns (83.582%))
  Logic Levels:           0  
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.723ns = ( 22.723 - 20.000 ) 
    Source Clock Delay      (SCD):    2.986ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=12509, routed)       1.692     2.986    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2M_GEN.IARG_AP_S2M_I/s_axis_aclk
    SLICE_X58Y74         FDPE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2M_GEN.IARG_AP_S2M_I/axi_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y74         FDPE (Prop_fdpe_C_Q)         0.478     3.464 f  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2M_GEN.IARG_AP_S2M_I/axi_rst_reg/Q
                         net (fo=36, routed)          2.433     5.897    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.clkx_3/gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X59Y31         FDCE                                         f  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.clkx_3/gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=12509, routed)       1.544    22.723    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.clkx_3/gsync_stage[2].wr_stg_inst/s_axis_aclk
    SLICE_X59Y31         FDCE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.clkx_3/gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism              0.115    22.838    
                         clock uncertainty           -0.302    22.536    
    SLICE_X59Y31         FDCE (Recov_fdce_C_CLR)     -0.576    21.960    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.clkx_3/gsync_stage[2].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         21.960    
                         arrival time                          -5.897    
  -------------------------------------------------------------------
                         slack                                 16.063    

Slack (MET) :             16.063ns  (required time - arrival time)
  Source:                 pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2M_GEN.IARG_AP_S2M_I/axi_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.clkx_3/gsync_stage[3].wr_stg_inst/Q_reg_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.911ns  (logic 0.478ns (16.418%)  route 2.433ns (83.582%))
  Logic Levels:           0  
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.723ns = ( 22.723 - 20.000 ) 
    Source Clock Delay      (SCD):    2.986ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=12509, routed)       1.692     2.986    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2M_GEN.IARG_AP_S2M_I/s_axis_aclk
    SLICE_X58Y74         FDPE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2M_GEN.IARG_AP_S2M_I/axi_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y74         FDPE (Prop_fdpe_C_Q)         0.478     3.464 f  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2M_GEN.IARG_AP_S2M_I/axi_rst_reg/Q
                         net (fo=36, routed)          2.433     5.897    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.clkx_3/gsync_stage[3].wr_stg_inst/AR[0]
    SLICE_X59Y31         FDCE                                         f  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.clkx_3/gsync_stage[3].wr_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=12509, routed)       1.544    22.723    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.clkx_3/gsync_stage[3].wr_stg_inst/s_axis_aclk
    SLICE_X59Y31         FDCE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.clkx_3/gsync_stage[3].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism              0.115    22.838    
                         clock uncertainty           -0.302    22.536    
    SLICE_X59Y31         FDCE (Recov_fdce_C_CLR)     -0.576    21.960    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.clkx_3/gsync_stage[3].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         21.960    
                         arrival time                          -5.897    
  -------------------------------------------------------------------
                         slack                                 16.063    

Slack (MET) :             16.063ns  (required time - arrival time)
  Source:                 pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2M_GEN.IARG_AP_S2M_I/axi_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.clkx_3/gsync_stage[4].wr_stg_inst/Q_reg_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.911ns  (logic 0.478ns (16.418%)  route 2.433ns (83.582%))
  Logic Levels:           0  
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.723ns = ( 22.723 - 20.000 ) 
    Source Clock Delay      (SCD):    2.986ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=12509, routed)       1.692     2.986    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2M_GEN.IARG_AP_S2M_I/s_axis_aclk
    SLICE_X58Y74         FDPE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2M_GEN.IARG_AP_S2M_I/axi_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y74         FDPE (Prop_fdpe_C_Q)         0.478     3.464 f  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2M_GEN.IARG_AP_S2M_I/axi_rst_reg/Q
                         net (fo=36, routed)          2.433     5.897    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.clkx_3/gsync_stage[4].wr_stg_inst/AR[0]
    SLICE_X59Y31         FDCE                                         f  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.clkx_3/gsync_stage[4].wr_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=12509, routed)       1.544    22.723    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.clkx_3/gsync_stage[4].wr_stg_inst/s_axis_aclk
    SLICE_X59Y31         FDCE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.clkx_3/gsync_stage[4].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism              0.115    22.838    
                         clock uncertainty           -0.302    22.536    
    SLICE_X59Y31         FDCE (Recov_fdce_C_CLR)     -0.576    21.960    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.clkx_3/gsync_stage[4].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         21.960    
                         arrival time                          -5.897    
  -------------------------------------------------------------------
                         slack                                 16.063    

Slack (MET) :             16.063ns  (required time - arrival time)
  Source:                 pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2M_GEN.IARG_AP_S2M_I/axi_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.clkx_3/rd_pntr_bin_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.911ns  (logic 0.478ns (16.418%)  route 2.433ns (83.582%))
  Logic Levels:           0  
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.723ns = ( 22.723 - 20.000 ) 
    Source Clock Delay      (SCD):    2.986ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=12509, routed)       1.692     2.986    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2M_GEN.IARG_AP_S2M_I/s_axis_aclk
    SLICE_X58Y74         FDPE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2M_GEN.IARG_AP_S2M_I/axi_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y74         FDPE (Prop_fdpe_C_Q)         0.478     3.464 f  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2M_GEN.IARG_AP_S2M_I/axi_rst_reg/Q
                         net (fo=36, routed)          2.433     5.897    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.clkx_3/AR[0]
    SLICE_X59Y31         FDCE                                         f  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.clkx_3/rd_pntr_bin_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=12509, routed)       1.544    22.723    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.clkx_3/s_axis_aclk
    SLICE_X59Y31         FDCE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.clkx_3/rd_pntr_bin_reg[0]/C
                         clock pessimism              0.115    22.838    
                         clock uncertainty           -0.302    22.536    
    SLICE_X59Y31         FDCE (Recov_fdce_C_CLR)     -0.576    21.960    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.clkx_3/rd_pntr_bin_reg[0]
  -------------------------------------------------------------------
                         required time                         21.960    
                         arrival time                          -5.897    
  -------------------------------------------------------------------
                         slack                                 16.063    

Slack (MET) :             16.395ns  (required time - arrival time)
  Source:                 pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2M_GEN.IARG_AP_S2M_I/axi_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.wr_pntr_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.581ns  (logic 0.478ns (18.519%)  route 2.103ns (81.481%))
  Logic Levels:           0  
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.725ns = ( 22.726 - 20.000 ) 
    Source Clock Delay      (SCD):    2.986ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=12509, routed)       1.692     2.986    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2M_GEN.IARG_AP_S2M_I/s_axis_aclk
    SLICE_X58Y74         FDPE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2M_GEN.IARG_AP_S2M_I/axi_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y74         FDPE (Prop_fdpe_C_Q)         0.478     3.464 f  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2M_GEN.IARG_AP_S2M_I/axi_rst_reg/Q
                         net (fo=36, routed)          2.103     5.567    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/AR[0]
    SLICE_X60Y31         FDCE                                         f  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.wr_pntr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=12509, routed)       1.546    22.726    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/s_axis_aclk
    SLICE_X60Y31         FDCE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.wr_pntr_reg[0]/C
                         clock pessimism              0.115    22.840    
                         clock uncertainty           -0.302    22.538    
    SLICE_X60Y31         FDCE (Recov_fdce_C_CLR)     -0.576    21.962    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.wr_pntr_reg[0]
  -------------------------------------------------------------------
                         required time                         21.962    
                         arrival time                          -5.567    
  -------------------------------------------------------------------
                         slack                                 16.395    

Slack (MET) :             16.644ns  (required time - arrival time)
  Source:                 pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC_saclk/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2M_GEN.IARG_AP_S2M_I/axi_rst1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.421ns  (logic 0.671ns (27.719%)  route 1.750ns (72.281%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 22.699 - 20.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=12509, routed)       1.699     2.993    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC_saclk/s_axis_aclk
    SLICE_X58Y79         FDRE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC_saclk/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y79         FDRE (Prop_fdre_C_Q)         0.518     3.511 f  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC_saclk/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/Q
                         net (fo=1, routed)           0.859     4.370    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC_saclk/s_level_out_d4
    SLICE_X58Y79         LUT2 (Prop_lut2_I0_O)        0.153     4.523 f  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC_saclk/axi_rst1_i_1__0/O
                         net (fo=4, routed)           0.890     5.414    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2M_GEN.IARG_AP_S2M_I/axi_rst2
    SLICE_X58Y74         FDPE                                         f  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2M_GEN.IARG_AP_S2M_I/axi_rst1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=12509, routed)       1.520    22.699    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2M_GEN.IARG_AP_S2M_I/s_axis_aclk
    SLICE_X58Y74         FDPE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2M_GEN.IARG_AP_S2M_I/axi_rst1_reg/C
                         clock pessimism              0.229    22.928    
                         clock uncertainty           -0.302    22.626    
    SLICE_X58Y74         FDPE (Recov_fdpe_C_PRE)     -0.568    22.058    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2M_GEN.IARG_AP_S2M_I/axi_rst1_reg
  -------------------------------------------------------------------
                         required time                         22.058    
                         arrival time                          -5.414    
  -------------------------------------------------------------------
                         slack                                 16.644    

Slack (MET) :             16.686ns  (required time - arrival time)
  Source:                 pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC_saclk/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2M_GEN.IARG_AP_S2M_I/axi_rst_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.421ns  (logic 0.671ns (27.719%)  route 1.750ns (72.281%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 22.699 - 20.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=12509, routed)       1.699     2.993    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC_saclk/s_axis_aclk
    SLICE_X58Y79         FDRE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC_saclk/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y79         FDRE (Prop_fdre_C_Q)         0.518     3.511 f  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC_saclk/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/Q
                         net (fo=1, routed)           0.859     4.370    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC_saclk/s_level_out_d4
    SLICE_X58Y79         LUT2 (Prop_lut2_I0_O)        0.153     4.523 f  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC_saclk/axi_rst1_i_1__0/O
                         net (fo=4, routed)           0.890     5.414    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2M_GEN.IARG_AP_S2M_I/axi_rst2
    SLICE_X58Y74         FDPE                                         f  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2M_GEN.IARG_AP_S2M_I/axi_rst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=12509, routed)       1.520    22.699    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2M_GEN.IARG_AP_S2M_I/s_axis_aclk
    SLICE_X58Y74         FDPE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2M_GEN.IARG_AP_S2M_I/axi_rst_reg/C
                         clock pessimism              0.229    22.928    
                         clock uncertainty           -0.302    22.626    
    SLICE_X58Y74         FDPE (Recov_fdpe_C_PRE)     -0.526    22.100    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2M_GEN.IARG_AP_S2M_I/axi_rst_reg
  -------------------------------------------------------------------
                         required time                         22.100    
                         arrival time                          -5.414    
  -------------------------------------------------------------------
                         slack                                 16.686    

Slack (MET) :             16.788ns  (required time - arrival time)
  Source:                 pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/axi_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/ctrl_reg_reg[20]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.191ns  (logic 0.478ns (21.814%)  route 1.713ns (78.186%))
  Logic Levels:           0  
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.645ns = ( 22.645 - 20.000 ) 
    Source Clock Delay      (SCD):    2.916ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=12509, routed)       1.622     2.916    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/s_axi_aclk
    SLICE_X50Y77         FDPE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/axi_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y77         FDPE (Prop_fdpe_C_Q)         0.478     3.394 f  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/axi_rst_reg/Q
                         net (fo=44, routed)          1.713     5.107    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/axi_rst
    SLICE_X35Y72         FDCE                                         f  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/ctrl_reg_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=12509, routed)       1.466    22.645    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/s_axi_aclk
    SLICE_X35Y72         FDCE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/ctrl_reg_reg[20]/C
                         clock pessimism              0.129    22.774    
                         clock uncertainty           -0.302    22.472    
    SLICE_X35Y72         FDCE (Recov_fdce_C_CLR)     -0.576    21.896    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/ctrl_reg_reg[20]
  -------------------------------------------------------------------
                         required time                         21.896    
                         arrival time                          -5.107    
  -------------------------------------------------------------------
                         slack                                 16.788    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/axi_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/ctrl_reg_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.148ns (34.977%)  route 0.275ns (65.023%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.174ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=12509, routed)       0.542     0.878    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/s_axi_aclk
    SLICE_X50Y77         FDPE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/axi_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y77         FDPE (Prop_fdpe_C_Q)         0.148     1.026 f  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/axi_rst_reg/Q
                         net (fo=44, routed)          0.275     1.301    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/axi_rst
    SLICE_X42Y75         FDCE                                         f  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/ctrl_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=12509, routed)       0.808     1.174    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/s_axi_aclk
    SLICE_X42Y75         FDCE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/ctrl_reg_reg[4]/C
                         clock pessimism             -0.035     1.139    
    SLICE_X42Y75         FDCE (Remov_fdce_C_CLR)     -0.120     1.019    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/ctrl_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.019    
                         arrival time                           1.301    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/axi_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/ctrl_reg_reg[5]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.148ns (34.977%)  route 0.275ns (65.023%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.174ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=12509, routed)       0.542     0.878    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/s_axi_aclk
    SLICE_X50Y77         FDPE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/axi_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y77         FDPE (Prop_fdpe_C_Q)         0.148     1.026 f  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/axi_rst_reg/Q
                         net (fo=44, routed)          0.275     1.301    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/axi_rst
    SLICE_X42Y75         FDCE                                         f  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/ctrl_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=12509, routed)       0.808     1.174    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/s_axi_aclk
    SLICE_X42Y75         FDCE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/ctrl_reg_reg[5]/C
                         clock pessimism             -0.035     1.139    
    SLICE_X42Y75         FDCE (Remov_fdce_C_CLR)     -0.120     1.019    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/ctrl_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.019    
                         arrival time                           1.301    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/axi_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/ctrl_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.148ns (34.164%)  route 0.285ns (65.836%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=12509, routed)       0.542     0.878    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/s_axi_aclk
    SLICE_X50Y77         FDPE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/axi_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y77         FDPE (Prop_fdpe_C_Q)         0.148     1.026 f  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/axi_rst_reg/Q
                         net (fo=44, routed)          0.285     1.311    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/axi_rst
    SLICE_X42Y78         FDCE                                         f  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/ctrl_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=12509, routed)       0.812     1.178    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/s_axi_aclk
    SLICE_X42Y78         FDCE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/ctrl_reg_reg[0]/C
                         clock pessimism             -0.035     1.143    
    SLICE_X42Y78         FDCE (Remov_fdce_C_CLR)     -0.120     1.023    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/ctrl_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.023    
                         arrival time                           1.311    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/axi_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/ctrl_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.148ns (34.164%)  route 0.285ns (65.836%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=12509, routed)       0.542     0.878    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/s_axi_aclk
    SLICE_X50Y77         FDPE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/axi_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y77         FDPE (Prop_fdpe_C_Q)         0.148     1.026 f  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/axi_rst_reg/Q
                         net (fo=44, routed)          0.285     1.311    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/axi_rst
    SLICE_X42Y78         FDCE                                         f  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/ctrl_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=12509, routed)       0.812     1.178    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/s_axi_aclk
    SLICE_X42Y78         FDCE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/ctrl_reg_reg[1]/C
                         clock pessimism             -0.035     1.143    
    SLICE_X42Y78         FDCE (Remov_fdce_C_CLR)     -0.120     1.023    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/ctrl_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.023    
                         arrival time                           1.311    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/axi_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/ctrl_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.148ns (34.164%)  route 0.285ns (65.836%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=12509, routed)       0.542     0.878    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/s_axi_aclk
    SLICE_X50Y77         FDPE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/axi_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y77         FDPE (Prop_fdpe_C_Q)         0.148     1.026 f  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/axi_rst_reg/Q
                         net (fo=44, routed)          0.285     1.311    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/axi_rst
    SLICE_X42Y78         FDCE                                         f  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/ctrl_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=12509, routed)       0.812     1.178    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/s_axi_aclk
    SLICE_X42Y78         FDCE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/ctrl_reg_reg[2]/C
                         clock pessimism             -0.035     1.143    
    SLICE_X42Y78         FDCE (Remov_fdce_C_CLR)     -0.120     1.023    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/ctrl_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.023    
                         arrival time                           1.311    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/axi_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/ctrl_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.148ns (34.164%)  route 0.285ns (65.836%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=12509, routed)       0.542     0.878    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/s_axi_aclk
    SLICE_X50Y77         FDPE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/axi_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y77         FDPE (Prop_fdpe_C_Q)         0.148     1.026 f  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/axi_rst_reg/Q
                         net (fo=44, routed)          0.285     1.311    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/axi_rst
    SLICE_X42Y78         FDCE                                         f  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/ctrl_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=12509, routed)       0.812     1.178    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/s_axi_aclk
    SLICE_X42Y78         FDCE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/ctrl_reg_reg[3]/C
                         clock pessimism             -0.035     1.143    
    SLICE_X42Y78         FDCE (Remov_fdce_C_CLR)     -0.120     1.023    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/ctrl_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.023    
                         arrival time                           1.311    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC_s_axi_aclk/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/STATUS_AP_IDLE_I/empty_n_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.951%)  route 0.180ns (56.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=12509, routed)       0.545     0.881    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC_s_axi_aclk/s_axi_aclk
    SLICE_X49Y78         FDRE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC_s_axi_aclk/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y78         FDRE (Prop_fdre_C_Q)         0.141     1.022 f  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC_s_axi_aclk/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/Q
                         net (fo=20, routed)          0.180     1.201    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/STATUS_AP_IDLE_I/empty_n_reg_0
    SLICE_X46Y78         FDCE                                         f  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/STATUS_AP_IDLE_I/empty_n_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=12509, routed)       0.812     1.178    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/STATUS_AP_IDLE_I/s_axi_aclk
    SLICE_X46Y78         FDCE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/STATUS_AP_IDLE_I/empty_n_reg/C
                         clock pessimism             -0.264     0.914    
    SLICE_X46Y78         FDCE (Remov_fdce_C_CLR)     -0.067     0.847    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/STATUS_AP_IDLE_I/empty_n_reg
  -------------------------------------------------------------------
                         required time                         -0.847    
                         arrival time                           1.201    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC_s_axi_aclk/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/STATUS_AP_IDLE_I/rd_cnt_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.951%)  route 0.180ns (56.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=12509, routed)       0.545     0.881    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC_s_axi_aclk/s_axi_aclk
    SLICE_X49Y78         FDRE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC_s_axi_aclk/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y78         FDRE (Prop_fdre_C_Q)         0.141     1.022 f  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC_s_axi_aclk/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/Q
                         net (fo=20, routed)          0.180     1.201    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/STATUS_AP_IDLE_I/empty_n_reg_0
    SLICE_X46Y78         FDCE                                         f  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/STATUS_AP_IDLE_I/rd_cnt_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=12509, routed)       0.812     1.178    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/STATUS_AP_IDLE_I/s_axi_aclk
    SLICE_X46Y78         FDCE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/STATUS_AP_IDLE_I/rd_cnt_reg/C
                         clock pessimism             -0.264     0.914    
    SLICE_X46Y78         FDCE (Remov_fdce_C_CLR)     -0.067     0.847    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/STATUS_AP_IDLE_I/rd_cnt_reg
  -------------------------------------------------------------------
                         required time                         -0.847    
                         arrival time                           1.201    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC_s_axi_aclk/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/SYNC_AP_DONE_I/full_n_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.951%)  route 0.180ns (56.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=12509, routed)       0.545     0.881    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC_s_axi_aclk/s_axi_aclk
    SLICE_X49Y78         FDRE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC_s_axi_aclk/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y78         FDRE (Prop_fdre_C_Q)         0.141     1.022 f  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC_s_axi_aclk/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/Q
                         net (fo=20, routed)          0.180     1.201    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/SYNC_AP_DONE_I/empty_n_reg_0
    SLICE_X46Y78         FDCE                                         f  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/SYNC_AP_DONE_I/full_n_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=12509, routed)       0.812     1.178    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/SYNC_AP_DONE_I/s_axi_aclk
    SLICE_X46Y78         FDCE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/SYNC_AP_DONE_I/full_n_reg/C
                         clock pessimism             -0.264     0.914    
    SLICE_X46Y78         FDCE (Remov_fdce_C_CLR)     -0.067     0.847    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/SYNC_AP_DONE_I/full_n_reg
  -------------------------------------------------------------------
                         required time                         -0.847    
                         arrival time                           1.201    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC_s_axi_aclk/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/SYNC_AP_DONE_I/wr_cnt_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.951%)  route 0.180ns (56.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=12509, routed)       0.545     0.881    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC_s_axi_aclk/s_axi_aclk
    SLICE_X49Y78         FDRE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC_s_axi_aclk/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y78         FDRE (Prop_fdre_C_Q)         0.141     1.022 f  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC_s_axi_aclk/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/Q
                         net (fo=20, routed)          0.180     1.201    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/SYNC_AP_DONE_I/empty_n_reg_0
    SLICE_X46Y78         FDCE                                         f  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/SYNC_AP_DONE_I/wr_cnt_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=12509, routed)       0.812     1.178    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/SYNC_AP_DONE_I/s_axi_aclk
    SLICE_X46Y78         FDCE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/SYNC_AP_DONE_I/wr_cnt_reg/C
                         clock pessimism             -0.264     0.914    
    SLICE_X46Y78         FDCE (Remov_fdce_C_CLR)     -0.067     0.847    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/SYNC_AP_DONE_I/wr_cnt_reg
  -------------------------------------------------------------------
                         required time                         -0.847    
                         arrival time                           1.201    
  -------------------------------------------------------------------
                         slack                                  0.355    





