; Example of Part 3 (Final CPU)
;  ________________________________________________________________________________________________________
; |  InstrAddr  |   Instruction           		|   Binary Code                     	  |   Hexadecimal  |
; |             |                         		|  OPCode | Rs  | Rt  | immediate		  |                |
	0x0000_0000		addu	$R26, $R02, $R03	; 0b000100_00010_00011_11010_00000_001011 => 0x10_43_D0_0B
	0x0000_0004		subu	$R27, $R26, $R01	; 0b000100_11010_00001_11011_00000_001101 => 0x13_41_D8_0D
	0x0000_0008		lw		$R28, 4($R12)		; 0b010001_01100_11100_0000000000000100	  => 0x45_9C_00_04
	0x0000_000C		sw		$R28, 8($R12)		; 0b010000_01100_11100_0000000000001000   => 0x41_9C_00_08
	0x0000_0010		lw		$R29, 8($R12)		; 0b010001_01100_11101_0000000000001000   => 0x45_9D_00_08
	0x0000_0014		addu	$R30, $R29, $R10	; 0b000100_11101_01010_11110_00000_001011 => 0x13_AA_F0_0B