#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x561f904f09d0 .scope module, "test" "test" 2 1;
 .timescale 0 0;
L_0x561f905624b0 .functor BUFZ 8, v0x561f9055f850_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x561f90562550 .functor BUFZ 8, v0x561f9055fda0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x561f90561170_0 .var "add_test_failed", 0 0;
v0x561f90561230_0 .net "alu_result_out_bus", 7 0, v0x561f9055be00_0;  1 drivers
v0x561f905612f0_0 .var "and_test_failed", 0 0;
v0x561f90561390_0 .var "clk", 0 0;
v0x561f90561430_0 .var "inc_test_failed", 0 0;
v0x561f905614f0_0 .var "mov_test_failed", 0 0;
v0x561f905615b0_0 .var "not_test_failed", 0 0;
v0x561f90561670_0 .var "or_test_failed", 0 0;
v0x561f90561730_0 .net "regA_out", 7 0, L_0x561f905624b0;  1 drivers
v0x561f905618a0_0 .net "regB_out", 7 0, L_0x561f90562550;  1 drivers
v0x561f90561980_0 .var "reg_mov_test_failed", 0 0;
v0x561f90561a40_0 .var "shl_test_failed", 0 0;
v0x561f90561b00_0 .var "shr_test_failed", 0 0;
v0x561f90561bc0_0 .var "sub_test_failed", 0 0;
v0x561f90561c80_0 .var "xor_test_failed", 0 0;
S_0x561f9042ccf0 .scope module, "Comp" "computer" 2 22, 3 2 0, S_0x561f904f09d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 8 "alu_result_out_bus";
v0x561f9055fef0_0 .net "LA_sig", 0 0, L_0x561f904ef770;  1 drivers
v0x561f90560000_0 .net "LB_sig", 0 0, L_0x561f9053f830;  1 drivers
v0x561f90560110_0 .net "SA_sig", 1 0, L_0x561f9053fac0;  1 drivers
v0x561f90560200_0 .net "SB_sig", 1 0, L_0x561f90562020;  1 drivers
v0x561f905602f0_0 .net "alu_flags_out_bus", 3 0, L_0x561f905623e0;  1 drivers
v0x561f90560450_0 .net "alu_result_out_bus", 7 0, v0x561f9055be00_0;  alias, 1 drivers
v0x561f90560510_0 .net "alu_s_sig", 2 0, L_0x561f90562090;  1 drivers
v0x561f90560620_0 .net "clk", 0 0, v0x561f90561390_0;  1 drivers
L_0x7ff27b516060 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x561f90560750_0 .net "const0", 7 0, L_0x7ff27b516060;  1 drivers
L_0x7ff27b5160a8 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x561f905608a0_0 .net "const1", 7 0, L_0x7ff27b5160a8;  1 drivers
L_0x7ff27b516018 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x561f90560960_0 .net "dm_out_bus", 7 0, L_0x7ff27b516018;  1 drivers
v0x561f90560a00_0 .net "im_out_bus", 14 0, L_0x561f905622e0;  1 drivers
v0x561f90560aa0_0 .net "k8", 7 0, L_0x561f90561ef0;  1 drivers
v0x561f90560b40_0 .net "muxA_out_bus", 7 0, v0x561f9055e780_0;  1 drivers
v0x561f90560be0_0 .net "muxB_out_bus", 7 0, v0x561f9055f0d0_0;  1 drivers
v0x561f90560cf0_0 .net "opcode", 6 0, L_0x561f90561db0;  1 drivers
v0x561f90560db0_0 .net "pc_out_bus", 7 0, v0x561f9055dad0_0;  1 drivers
v0x561f90560ea0_0 .net "regA_out_bus", 7 0, v0x561f9055f850_0;  1 drivers
v0x561f90560fb0_0 .net "regB_out_bus", 7 0, v0x561f9055fda0_0;  1 drivers
v0x561f90561070_0 .net "status_out_bus", 3 0, v0x561f9055dfb0_0;  1 drivers
L_0x561f90561db0 .part L_0x561f905622e0, 8, 7;
L_0x561f90561ef0 .part L_0x561f905622e0, 0, 8;
S_0x561f9042ce80 .scope module, "ALU" "alu" 3 88, 4 2 0, S_0x561f9042ccf0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 3 "s";
    .port_info 3 /OUTPUT 8 "result_out";
    .port_info 4 /OUTPUT 4 "flags_out";
v0x561f904e9110_0 .net "a", 7 0, v0x561f9055e780_0;  alias, 1 drivers
v0x561f904e89a0_0 .net "b", 7 0, v0x561f9055f0d0_0;  alias, 1 drivers
v0x561f904ef890_0 .var "c", 0 0;
v0x561f905311b0_0 .net "flags_out", 3 0, L_0x561f905623e0;  alias, 1 drivers
v0x561f90531250_0 .var "n", 0 0;
v0x561f9055be00_0 .var "result_out", 7 0;
v0x561f9055bee0_0 .var "result_with_carry", 8 0;
v0x561f9055bfc0_0 .net "s", 2 0, L_0x561f90562090;  alias, 1 drivers
v0x561f9055c0a0_0 .var "v", 0 0;
v0x561f9055c160_0 .var "z", 0 0;
E_0x561f9046e710/0 .event edge, v0x561f9055bfc0_0, v0x561f904e9110_0, v0x561f904e89a0_0, v0x561f9055bee0_0;
E_0x561f9046e710/1 .event edge, v0x561f9055be00_0;
E_0x561f9046e710 .event/or E_0x561f9046e710/0, E_0x561f9046e710/1;
L_0x561f905623e0 .concat [ 1 1 1 1], v0x561f9055c0a0_0, v0x561f904ef890_0, v0x561f90531250_0, v0x561f9055c160_0;
S_0x561f9055c2c0 .scope module, "CU" "control_unit" 3 36, 5 2 0, S_0x561f9042ccf0;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /INPUT 4 "flags_status";
    .port_info 2 /OUTPUT 1 "LA";
    .port_info 3 /OUTPUT 1 "LB";
    .port_info 4 /OUTPUT 2 "SA";
    .port_info 5 /OUTPUT 2 "SB";
    .port_info 6 /OUTPUT 3 "alu_s";
L_0x561f904ef770 .functor BUFZ 1, v0x561f9055ca50_0, C4<0>, C4<0>, C4<0>;
L_0x561f9053f830 .functor BUFZ 1, v0x561f9055cb10_0, C4<0>, C4<0>, C4<0>;
L_0x561f9053fac0 .functor BUFZ 2, v0x561f9055cd90_0, C4<00>, C4<00>, C4<00>;
L_0x561f90562020 .functor BUFZ 2, v0x561f9055ce70_0, C4<00>, C4<00>, C4<00>;
L_0x561f90562090 .functor BUFZ 3, v0x561f9055ccb0_0, C4<000>, C4<000>, C4<000>;
v0x561f9055c540_0 .net "LA", 0 0, L_0x561f904ef770;  alias, 1 drivers
v0x561f9055c620_0 .net "LB", 0 0, L_0x561f9053f830;  alias, 1 drivers
v0x561f9055c6e0_0 .net "SA", 1 0, L_0x561f9053fac0;  alias, 1 drivers
v0x561f9055c7a0_0 .net "SB", 1 0, L_0x561f90562020;  alias, 1 drivers
v0x561f9055c880_0 .net "alu_s", 2 0, L_0x561f90562090;  alias, 1 drivers
o0x7ff27b55f3a8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x561f9055c990_0 .net "flags_status", 3 0, o0x7ff27b55f3a8;  0 drivers
v0x561f9055ca50_0 .var "la_r", 0 0;
v0x561f9055cb10_0 .var "lb_r", 0 0;
v0x561f9055cbd0_0 .net "opcode", 6 0, L_0x561f90561db0;  alias, 1 drivers
v0x561f9055ccb0_0 .var "s_r", 2 0;
v0x561f9055cd90_0 .var "sa_r", 1 0;
v0x561f9055ce70_0 .var "sb_r", 1 0;
E_0x561f9053fdf0 .event edge, v0x561f9055cbd0_0;
S_0x561f9055d030 .scope module, "IM" "instruction_memory" 3 51, 6 2 0, S_0x561f9042ccf0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "address";
    .port_info 1 /OUTPUT 15 "out";
L_0x561f905622e0 .functor BUFZ 15, L_0x561f90562100, C4<000000000000000>, C4<000000000000000>, C4<000000000000000>;
v0x561f9055d1c0_0 .net *"_ivl_0", 14 0, L_0x561f90562100;  1 drivers
v0x561f9055d2c0_0 .net *"_ivl_2", 9 0, L_0x561f905621a0;  1 drivers
L_0x7ff27b5160f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x561f9055d3a0_0 .net *"_ivl_5", 1 0, L_0x7ff27b5160f0;  1 drivers
v0x561f9055d460_0 .net "address", 7 0, v0x561f9055dad0_0;  alias, 1 drivers
v0x561f9055d540 .array "mem", 255 0, 14 0;
v0x561f9055d650_0 .net "out", 14 0, L_0x561f905622e0;  alias, 1 drivers
L_0x561f90562100 .array/port v0x561f9055d540, L_0x561f905621a0;
L_0x561f905621a0 .concat [ 8 2 0 0], v0x561f9055dad0_0, L_0x7ff27b5160f0;
S_0x561f9055d790 .scope module, "PC" "pc" 3 46, 7 2 0, S_0x561f9042ccf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 8 "pc";
v0x561f9055d9f0_0 .net "clk", 0 0, v0x561f90561390_0;  alias, 1 drivers
v0x561f9055dad0_0 .var "pc", 7 0;
E_0x561f9055d970 .event posedge, v0x561f9055d9f0_0;
S_0x561f9055dbd0 .scope module, "Status" "status" 3 96, 8 2 0, S_0x561f9042ccf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 4 "flags_in";
    .port_info 2 /OUTPUT 4 "flags_out";
v0x561f9055de50_0 .net "clk", 0 0, v0x561f90561390_0;  alias, 1 drivers
v0x561f9055df10_0 .net "flags_in", 3 0, L_0x561f905623e0;  alias, 1 drivers
v0x561f9055dfb0_0 .var "flags_out", 3 0;
S_0x561f9055e0d0 .scope module, "muxA" "mux4" 3 70, 9 3 0, S_0x561f9042ccf0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "e0";
    .port_info 1 /INPUT 8 "e1";
    .port_info 2 /INPUT 8 "e2";
    .port_info 3 /INPUT 8 "e3";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 8 "out";
v0x561f9055e400_0 .net "e0", 7 0, v0x561f9055f850_0;  alias, 1 drivers
v0x561f9055e500_0 .net "e1", 7 0, v0x561f9055fda0_0;  alias, 1 drivers
v0x561f9055e5e0_0 .net "e2", 7 0, L_0x7ff27b5160a8;  alias, 1 drivers
v0x561f9055e6a0_0 .net "e3", 7 0, L_0x7ff27b516060;  alias, 1 drivers
v0x561f9055e780_0 .var "out", 7 0;
v0x561f9055e890_0 .net "sel", 1 0, L_0x561f9053fac0;  alias, 1 drivers
E_0x561f9055e390/0 .event edge, v0x561f9055c6e0_0, v0x561f9055e400_0, v0x561f9055e500_0, v0x561f9055e5e0_0;
E_0x561f9055e390/1 .event edge, v0x561f9055e6a0_0;
E_0x561f9055e390 .event/or E_0x561f9055e390/0, E_0x561f9055e390/1;
S_0x561f9055ea10 .scope module, "muxB" "mux4" 3 79, 9 3 0, S_0x561f9042ccf0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "e0";
    .port_info 1 /INPUT 8 "e1";
    .port_info 2 /INPUT 8 "e2";
    .port_info 3 /INPUT 8 "e3";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 8 "out";
v0x561f9055ed20_0 .net "e0", 7 0, v0x561f9055fda0_0;  alias, 1 drivers
v0x561f9055ee30_0 .net "e1", 7 0, L_0x7ff27b516018;  alias, 1 drivers
v0x561f9055eef0_0 .net "e2", 7 0, L_0x561f90561ef0;  alias, 1 drivers
v0x561f9055efe0_0 .net "e3", 7 0, L_0x7ff27b516060;  alias, 1 drivers
v0x561f9055f0d0_0 .var "out", 7 0;
v0x561f9055f1c0_0 .net "sel", 1 0, L_0x561f90562020;  alias, 1 drivers
E_0x561f9055ec90/0 .event edge, v0x561f9055c7a0_0, v0x561f9055e500_0, v0x561f9055ee30_0, v0x561f9055eef0_0;
E_0x561f9055ec90/1 .event edge, v0x561f9055e6a0_0;
E_0x561f9055ec90 .event/or E_0x561f9055ec90/0, E_0x561f9055ec90/1;
S_0x561f9055f370 .scope module, "regA" "register" 3 56, 10 2 0, S_0x561f9042ccf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "data";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /OUTPUT 8 "out";
v0x561f9055f580_0 .net "clk", 0 0, v0x561f90561390_0;  alias, 1 drivers
v0x561f9055f690_0 .net "data", 7 0, v0x561f9055be00_0;  alias, 1 drivers
v0x561f9055f750_0 .net "load", 0 0, L_0x561f904ef770;  alias, 1 drivers
v0x561f9055f850_0 .var "out", 7 0;
S_0x561f9055f970 .scope module, "regB" "register" 3 63, 10 2 0, S_0x561f9042ccf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "data";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /OUTPUT 8 "out";
v0x561f9055fb50_0 .net "clk", 0 0, v0x561f90561390_0;  alias, 1 drivers
v0x561f9055fc10_0 .net "data", 7 0, v0x561f9055be00_0;  alias, 1 drivers
v0x561f9055fcd0_0 .net "load", 0 0, L_0x561f9053f830;  alias, 1 drivers
v0x561f9055fda0_0 .var "out", 7 0;
    .scope S_0x561f9055c2c0;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561f9055ca50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561f9055cb10_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561f9055cd90_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561f9055ce70_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x561f9055ccb0_0, 0, 3;
    %end;
    .thread T_0;
    .scope S_0x561f9055c2c0;
T_1 ;
    %wait E_0x561f9053fdf0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561f9055ca50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561f9055cb10_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561f9055cd90_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561f9055ce70_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x561f9055ccb0_0, 0, 3;
    %load/vec4 v0x561f9055cbd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 7;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 7;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 7;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 7;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 7;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 7;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 7;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 7;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 7;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 7;
    %cmp/u;
    %jmp/1 T_1.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 7;
    %cmp/u;
    %jmp/1 T_1.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 7;
    %cmp/u;
    %jmp/1 T_1.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 7;
    %cmp/u;
    %jmp/1 T_1.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 7;
    %cmp/u;
    %jmp/1 T_1.15, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 7;
    %cmp/u;
    %jmp/1 T_1.16, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 7;
    %cmp/u;
    %jmp/1 T_1.17, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 7;
    %cmp/u;
    %jmp/1 T_1.18, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_1.19, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 7;
    %cmp/u;
    %jmp/1 T_1.20, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 7;
    %cmp/u;
    %jmp/1 T_1.21, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 7;
    %cmp/u;
    %jmp/1 T_1.22, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_1.23, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 7;
    %cmp/u;
    %jmp/1 T_1.24, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 7;
    %cmp/u;
    %jmp/1 T_1.25, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 7;
    %cmp/u;
    %jmp/1 T_1.26, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 7;
    %cmp/u;
    %jmp/1 T_1.27, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 7;
    %cmp/u;
    %jmp/1 T_1.28, 6;
    %dup/vec4;
    %pushi/vec4 29, 0, 7;
    %cmp/u;
    %jmp/1 T_1.29, 6;
    %dup/vec4;
    %pushi/vec4 30, 0, 7;
    %cmp/u;
    %jmp/1 T_1.30, 6;
    %dup/vec4;
    %pushi/vec4 31, 0, 7;
    %cmp/u;
    %jmp/1 T_1.31, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 7;
    %cmp/u;
    %jmp/1 T_1.32, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 7;
    %cmp/u;
    %jmp/1 T_1.33, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 7;
    %cmp/u;
    %jmp/1 T_1.34, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_1.35, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 7;
    %cmp/u;
    %jmp/1 T_1.36, 6;
    %jmp T_1.38;
T_1.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561f9055ca50_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x561f9055cd90_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561f9055ce70_0, 0, 2;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x561f9055ccb0_0, 0, 3;
    %jmp T_1.38;
T_1.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561f9055cb10_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561f9055cd90_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x561f9055ce70_0, 0, 2;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x561f9055ccb0_0, 0, 3;
    %jmp T_1.38;
T_1.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561f9055ca50_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x561f9055cd90_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x561f9055ce70_0, 0, 2;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x561f9055ccb0_0, 0, 3;
    %jmp T_1.38;
T_1.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561f9055cb10_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x561f9055cd90_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x561f9055ce70_0, 0, 2;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x561f9055ccb0_0, 0, 3;
    %jmp T_1.38;
T_1.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561f9055ca50_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561f9055cd90_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561f9055ce70_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x561f9055ccb0_0, 0, 3;
    %jmp T_1.38;
T_1.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561f9055cb10_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561f9055cd90_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561f9055ce70_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x561f9055ccb0_0, 0, 3;
    %jmp T_1.38;
T_1.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561f9055ca50_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561f9055cd90_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x561f9055ce70_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x561f9055ccb0_0, 0, 3;
    %jmp T_1.38;
T_1.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561f9055cb10_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x561f9055cd90_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x561f9055ce70_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x561f9055ccb0_0, 0, 3;
    %jmp T_1.38;
T_1.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561f9055ca50_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561f9055cd90_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561f9055ce70_0, 0, 2;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x561f9055ccb0_0, 0, 3;
    %jmp T_1.38;
T_1.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561f9055cb10_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561f9055cd90_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561f9055ce70_0, 0, 2;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x561f9055ccb0_0, 0, 3;
    %jmp T_1.38;
T_1.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561f9055ca50_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561f9055cd90_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x561f9055ce70_0, 0, 2;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x561f9055ccb0_0, 0, 3;
    %jmp T_1.38;
T_1.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561f9055cb10_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x561f9055cd90_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x561f9055ce70_0, 0, 2;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x561f9055ccb0_0, 0, 3;
    %jmp T_1.38;
T_1.12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561f9055ca50_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561f9055cd90_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561f9055ce70_0, 0, 2;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x561f9055ccb0_0, 0, 3;
    %jmp T_1.38;
T_1.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561f9055cb10_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561f9055cd90_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561f9055ce70_0, 0, 2;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x561f9055ccb0_0, 0, 3;
    %jmp T_1.38;
T_1.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561f9055ca50_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561f9055cd90_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x561f9055ce70_0, 0, 2;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x561f9055ccb0_0, 0, 3;
    %jmp T_1.38;
T_1.15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561f9055cb10_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x561f9055cd90_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x561f9055ce70_0, 0, 2;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x561f9055ccb0_0, 0, 3;
    %jmp T_1.38;
T_1.16 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561f9055ca50_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561f9055cd90_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561f9055ce70_0, 0, 2;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x561f9055ccb0_0, 0, 3;
    %jmp T_1.38;
T_1.17 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561f9055cb10_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561f9055cd90_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561f9055ce70_0, 0, 2;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x561f9055ccb0_0, 0, 3;
    %jmp T_1.38;
T_1.18 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561f9055ca50_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561f9055cd90_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x561f9055ce70_0, 0, 2;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x561f9055ccb0_0, 0, 3;
    %jmp T_1.38;
T_1.19 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561f9055cb10_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x561f9055cd90_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x561f9055ce70_0, 0, 2;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x561f9055ccb0_0, 0, 3;
    %jmp T_1.38;
T_1.20 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561f9055ca50_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561f9055cd90_0, 0, 2;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x561f9055ccb0_0, 0, 3;
    %jmp T_1.38;
T_1.21 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561f9055ca50_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x561f9055cd90_0, 0, 2;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x561f9055ccb0_0, 0, 3;
    %jmp T_1.38;
T_1.22 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561f9055cb10_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561f9055cd90_0, 0, 2;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x561f9055ccb0_0, 0, 3;
    %jmp T_1.38;
T_1.23 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561f9055cb10_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x561f9055cd90_0, 0, 2;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x561f9055ccb0_0, 0, 3;
    %jmp T_1.38;
T_1.24 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561f9055ca50_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561f9055cd90_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561f9055ce70_0, 0, 2;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x561f9055ccb0_0, 0, 3;
    %jmp T_1.38;
T_1.25 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561f9055cb10_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561f9055cd90_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561f9055ce70_0, 0, 2;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x561f9055ccb0_0, 0, 3;
    %jmp T_1.38;
T_1.26 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561f9055ca50_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561f9055cd90_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x561f9055ce70_0, 0, 2;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x561f9055ccb0_0, 0, 3;
    %jmp T_1.38;
T_1.27 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561f9055cb10_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x561f9055cd90_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x561f9055ce70_0, 0, 2;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x561f9055ccb0_0, 0, 3;
    %jmp T_1.38;
T_1.28 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561f9055ca50_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561f9055cd90_0, 0, 2;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x561f9055ccb0_0, 0, 3;
    %jmp T_1.38;
T_1.29 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561f9055ca50_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x561f9055cd90_0, 0, 2;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x561f9055ccb0_0, 0, 3;
    %jmp T_1.38;
T_1.30 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561f9055cb10_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561f9055cd90_0, 0, 2;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x561f9055ccb0_0, 0, 3;
    %jmp T_1.38;
T_1.31 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561f9055cb10_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x561f9055cd90_0, 0, 2;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x561f9055ccb0_0, 0, 3;
    %jmp T_1.38;
T_1.32 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561f9055ca50_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561f9055cd90_0, 0, 2;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x561f9055ccb0_0, 0, 3;
    %jmp T_1.38;
T_1.33 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561f9055ca50_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x561f9055cd90_0, 0, 2;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x561f9055ccb0_0, 0, 3;
    %jmp T_1.38;
T_1.34 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561f9055cb10_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561f9055cd90_0, 0, 2;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x561f9055ccb0_0, 0, 3;
    %jmp T_1.38;
T_1.35 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561f9055cb10_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x561f9055cd90_0, 0, 2;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x561f9055ccb0_0, 0, 3;
    %jmp T_1.38;
T_1.36 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561f9055cb10_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x561f9055cd90_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561f9055ce70_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x561f9055ccb0_0, 0, 3;
    %jmp T_1.38;
T_1.38 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x561f9055d790;
T_2 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x561f9055dad0_0, 0, 8;
    %end;
    .thread T_2;
    .scope S_0x561f9055d790;
T_3 ;
    %wait E_0x561f9055d970;
    %load/vec4 v0x561f9055dad0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x561f9055dad0_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0x561f9055f370;
T_4 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x561f9055f850_0, 0, 8;
    %end;
    .thread T_4;
    .scope S_0x561f9055f370;
T_5 ;
    %wait E_0x561f9055d970;
    %load/vec4 v0x561f9055f750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x561f9055f690_0;
    %assign/vec4 v0x561f9055f850_0, 0;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x561f9055f970;
T_6 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x561f9055fda0_0, 0, 8;
    %end;
    .thread T_6;
    .scope S_0x561f9055f970;
T_7 ;
    %wait E_0x561f9055d970;
    %load/vec4 v0x561f9055fcd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x561f9055fc10_0;
    %assign/vec4 v0x561f9055fda0_0, 0;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x561f9055e0d0;
T_8 ;
    %wait E_0x561f9055e390;
    %load/vec4 v0x561f9055e890_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x561f9055e780_0, 0, 8;
    %jmp T_8.5;
T_8.0 ;
    %load/vec4 v0x561f9055e400_0;
    %store/vec4 v0x561f9055e780_0, 0, 8;
    %jmp T_8.5;
T_8.1 ;
    %load/vec4 v0x561f9055e500_0;
    %store/vec4 v0x561f9055e780_0, 0, 8;
    %jmp T_8.5;
T_8.2 ;
    %load/vec4 v0x561f9055e5e0_0;
    %store/vec4 v0x561f9055e780_0, 0, 8;
    %jmp T_8.5;
T_8.3 ;
    %load/vec4 v0x561f9055e6a0_0;
    %store/vec4 v0x561f9055e780_0, 0, 8;
    %jmp T_8.5;
T_8.5 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x561f9055ea10;
T_9 ;
    %wait E_0x561f9055ec90;
    %load/vec4 v0x561f9055f1c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x561f9055f0d0_0, 0, 8;
    %jmp T_9.5;
T_9.0 ;
    %load/vec4 v0x561f9055ed20_0;
    %store/vec4 v0x561f9055f0d0_0, 0, 8;
    %jmp T_9.5;
T_9.1 ;
    %load/vec4 v0x561f9055ee30_0;
    %store/vec4 v0x561f9055f0d0_0, 0, 8;
    %jmp T_9.5;
T_9.2 ;
    %load/vec4 v0x561f9055eef0_0;
    %store/vec4 v0x561f9055f0d0_0, 0, 8;
    %jmp T_9.5;
T_9.3 ;
    %load/vec4 v0x561f9055efe0_0;
    %store/vec4 v0x561f9055f0d0_0, 0, 8;
    %jmp T_9.5;
T_9.5 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x561f9042ce80;
T_10 ;
    %wait E_0x561f9046e710;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x561f9055be00_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561f9055c160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561f90531250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561f904ef890_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561f9055c0a0_0, 0, 1;
    %load/vec4 v0x561f9055bfc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x561f9055be00_0, 0, 8;
    %jmp T_10.9;
T_10.0 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x561f904e9110_0;
    %concat/vec4; draw_concat_vec4
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x561f904e89a0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x561f9055bee0_0, 0, 9;
    %load/vec4 v0x561f9055bee0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x561f9055be00_0, 0, 8;
    %load/vec4 v0x561f9055bee0_0;
    %parti/s 1, 8, 5;
    %store/vec4 v0x561f904ef890_0, 0, 1;
    %load/vec4 v0x561f904e9110_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x561f904e89a0_0;
    %parti/s 1, 7, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x561f9055be00_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x561f904e9110_0;
    %parti/s 1, 7, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %store/vec4 v0x561f9055c0a0_0, 0, 1;
    %jmp T_10.9;
T_10.1 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x561f904e9110_0;
    %concat/vec4; draw_concat_vec4
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x561f904e89a0_0;
    %concat/vec4; draw_concat_vec4
    %sub;
    %store/vec4 v0x561f9055bee0_0, 0, 9;
    %load/vec4 v0x561f9055bee0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x561f9055be00_0, 0, 8;
    %load/vec4 v0x561f9055bee0_0;
    %parti/s 1, 8, 5;
    %inv;
    %store/vec4 v0x561f904ef890_0, 0, 1;
    %load/vec4 v0x561f904e9110_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x561f904e89a0_0;
    %parti/s 1, 7, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x561f9055be00_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x561f904e9110_0;
    %parti/s 1, 7, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %store/vec4 v0x561f9055c0a0_0, 0, 1;
    %jmp T_10.9;
T_10.2 ;
    %load/vec4 v0x561f904e9110_0;
    %load/vec4 v0x561f904e89a0_0;
    %and;
    %store/vec4 v0x561f9055be00_0, 0, 8;
    %jmp T_10.9;
T_10.3 ;
    %load/vec4 v0x561f904e9110_0;
    %load/vec4 v0x561f904e89a0_0;
    %or;
    %store/vec4 v0x561f9055be00_0, 0, 8;
    %jmp T_10.9;
T_10.4 ;
    %load/vec4 v0x561f904e9110_0;
    %inv;
    %store/vec4 v0x561f9055be00_0, 0, 8;
    %jmp T_10.9;
T_10.5 ;
    %load/vec4 v0x561f904e9110_0;
    %load/vec4 v0x561f904e89a0_0;
    %xor;
    %store/vec4 v0x561f9055be00_0, 0, 8;
    %jmp T_10.9;
T_10.6 ;
    %load/vec4 v0x561f904e9110_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x561f9055be00_0, 0, 8;
    %jmp T_10.9;
T_10.7 ;
    %load/vec4 v0x561f904e9110_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x561f9055be00_0, 0, 8;
    %jmp T_10.9;
T_10.9 ;
    %pop/vec4 1;
    %load/vec4 v0x561f9055be00_0;
    %pushi/vec4 0, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x561f9055c160_0, 0, 1;
    %load/vec4 v0x561f9055be00_0;
    %parti/s 1, 7, 4;
    %store/vec4 v0x561f90531250_0, 0, 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x561f9055dbd0;
T_11 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x561f9055dfb0_0, 0, 4;
    %end;
    .thread T_11;
    .scope S_0x561f9055dbd0;
T_12 ;
    %wait E_0x561f9055d970;
    %load/vec4 v0x561f9055df10_0;
    %assign/vec4 v0x561f9055dfb0_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_0x561f904f09d0;
T_13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561f90561390_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561f905614f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561f90561980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561f90561170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561f90561bc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561f905612f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561f90561670_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561f905615b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561f90561c80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561f90561a40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561f90561b00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561f90561430_0, 0, 1;
    %end;
    .thread T_13;
    .scope S_0x561f904f09d0;
T_14 ;
    %vpi_call 2 37 "$dumpfile", "out/dump.vcd" {0 0 0};
    %vpi_call 2 38 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x561f904f09d0 {0 0 0};
    %vpi_call 2 39 "$readmemb", "im.dat", v0x561f9055d540 {0 0 0};
    %vpi_call 2 42 "$display", "\012----- STARTING TEST 0: MOV A,Lit & MOV B,Lit -----" {0 0 0};
    %delay 3, 0;
    %vpi_call 2 45 "$display", "CHECK @ t=%0t: After MOV A, 42 -> regA = %d", $time, v0x561f90561730_0 {0 0 0};
    %load/vec4 v0x561f90561730_0;
    %cmpi/ne 42, 0, 8;
    %jmp/0xz  T_14.0, 6;
    %vpi_call 2 47 "$error", "FAIL: regA expected 42, got %d", v0x561f90561730_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561f905614f0_0, 0, 1;
T_14.0 ;
    %delay 2, 0;
    %vpi_call 2 52 "$display", "CHECK @ t=%0t: After MOV B, 123 -> regB = %d", $time, v0x561f905618a0_0 {0 0 0};
    %load/vec4 v0x561f905618a0_0;
    %cmpi/ne 123, 0, 8;
    %jmp/0xz  T_14.2, 6;
    %vpi_call 2 54 "$error", "FAIL: regB expected 123, got %d", v0x561f905618a0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561f905614f0_0, 0, 1;
T_14.2 ;
    %load/vec4 v0x561f905614f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.4, 8;
    %vpi_call 2 59 "$display", ">>>>> MOV TEST PASSED! <<<<< " {0 0 0};
    %jmp T_14.5;
T_14.4 ;
    %vpi_call 2 61 "$display", ">>>>> MOV TEST FAILED! <<<<< " {0 0 0};
T_14.5 ;
    %vpi_call 2 65 "$display", "\012----- STARTING TEST 1: MOV A,B & MOV B,A -----" {0 0 0};
    %delay 2, 0;
    %vpi_call 2 68 "$display", "CHECK @ t=%0t: After MOV B, 85 -> regB = %d", $time, v0x561f905618a0_0 {0 0 0};
    %load/vec4 v0x561f905618a0_0;
    %cmpi/ne 85, 0, 8;
    %jmp/0xz  T_14.6, 6;
    %vpi_call 2 70 "$error", "FAIL: regB expected 85, got %d", v0x561f905618a0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561f90561980_0, 0, 1;
T_14.6 ;
    %delay 2, 0;
    %vpi_call 2 75 "$display", "CHECK @ t=%0t: After MOV A, 170 -> regA = %d", $time, v0x561f90561730_0 {0 0 0};
    %load/vec4 v0x561f90561730_0;
    %cmpi/ne 170, 0, 8;
    %jmp/0xz  T_14.8, 6;
    %vpi_call 2 77 "$error", "FAIL: regA expected 170, got %d", v0x561f90561730_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561f90561980_0, 0, 1;
T_14.8 ;
    %delay 2, 0;
    %vpi_call 2 82 "$display", "CHECK @ t=%0t: After MOV A, B -> regA = %d, regB = %d", $time, v0x561f90561730_0, v0x561f905618a0_0 {0 0 0};
    %load/vec4 v0x561f90561730_0;
    %cmpi/ne 85, 0, 8;
    %jmp/0xz  T_14.10, 6;
    %vpi_call 2 84 "$error", "FAIL: regA expected 85 (value from B), got %d", v0x561f90561730_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561f90561980_0, 0, 1;
T_14.10 ;
    %load/vec4 v0x561f905618a0_0;
    %cmpi/ne 85, 0, 8;
    %jmp/0xz  T_14.12, 6;
    %vpi_call 2 88 "$error", "FAIL: Source regB should not change. Expected 85, got %d", v0x561f905618a0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561f90561980_0, 0, 1;
T_14.12 ;
    %delay 2, 0;
    %vpi_call 2 93 "$display", "CHECK @ t=%0t: After MOV A, 99 -> regA = %d", $time, v0x561f90561730_0 {0 0 0};
    %load/vec4 v0x561f90561730_0;
    %cmpi/ne 99, 0, 8;
    %jmp/0xz  T_14.14, 6;
    %vpi_call 2 95 "$error", "FAIL: regA expected 99, got %d", v0x561f90561730_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561f90561980_0, 0, 1;
T_14.14 ;
    %delay 2, 0;
    %vpi_call 2 100 "$display", "CHECK @ t=%0t: After MOV B, A -> regA = %d, regB = %d", $time, v0x561f90561730_0, v0x561f905618a0_0 {0 0 0};
    %load/vec4 v0x561f905618a0_0;
    %cmpi/ne 99, 0, 8;
    %jmp/0xz  T_14.16, 6;
    %vpi_call 2 102 "$error", "FAIL: regB expected 99 (value from A), got %d", v0x561f905618a0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561f90561980_0, 0, 1;
T_14.16 ;
    %load/vec4 v0x561f90561730_0;
    %cmpi/ne 99, 0, 8;
    %jmp/0xz  T_14.18, 6;
    %vpi_call 2 106 "$error", "FAIL: Source regA should not change. Expected 99, got %d", v0x561f90561730_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561f90561980_0, 0, 1;
T_14.18 ;
    %load/vec4 v0x561f90561980_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.20, 8;
    %vpi_call 2 111 "$display", ">>>>> REGISTER MOV TEST PASSED! <<<<< " {0 0 0};
    %jmp T_14.21;
T_14.20 ;
    %vpi_call 2 113 "$display", ">>>>> REGISTER MOV TEST FAILED! <<<<< " {0 0 0};
T_14.21 ;
    %vpi_call 2 117 "$display", "\012----- STARTING TEST 2: ADD Instructions -----" {0 0 0};
    %delay 2, 0;
    %vpi_call 2 120 "$display", "CHECK @ t=%0t: After MOV A, 2 -> regA = %d", $time, v0x561f90561730_0 {0 0 0};
    %load/vec4 v0x561f90561730_0;
    %cmpi/ne 2, 0, 8;
    %jmp/0xz  T_14.22, 6;
    %vpi_call 2 122 "$error", "FAIL: regA expected 2, got %d", v0x561f90561730_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561f90561170_0, 0, 1;
T_14.22 ;
    %delay 2, 0;
    %vpi_call 2 127 "$display", "CHECK @ t=%0t: After MOV B, 3 -> regB = %d", $time, v0x561f905618a0_0 {0 0 0};
    %load/vec4 v0x561f905618a0_0;
    %cmpi/ne 3, 0, 8;
    %jmp/0xz  T_14.24, 6;
    %vpi_call 2 129 "$error", "FAIL: regB expected 3, got %d", v0x561f905618a0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561f90561170_0, 0, 1;
T_14.24 ;
    %delay 2, 0;
    %vpi_call 2 134 "$display", "CHECK @ t=%0t: After ADD A, B -> regA = %d", $time, v0x561f90561730_0 {0 0 0};
    %load/vec4 v0x561f90561730_0;
    %cmpi/ne 5, 0, 8;
    %jmp/0xz  T_14.26, 6;
    %vpi_call 2 136 "$error", "FAIL: regA expected 5 (2+3), got %d", v0x561f90561730_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561f90561170_0, 0, 1;
T_14.26 ;
    %delay 2, 0;
    %vpi_call 2 141 "$display", "CHECK @ t=%0t: After ADD A, 10 -> regA = %d", $time, v0x561f90561730_0 {0 0 0};
    %load/vec4 v0x561f90561730_0;
    %cmpi/ne 15, 0, 8;
    %jmp/0xz  T_14.28, 6;
    %vpi_call 2 143 "$error", "FAIL: regA expected 15 (5+10), got %d", v0x561f90561730_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561f90561170_0, 0, 1;
T_14.28 ;
    %delay 2, 0;
    %vpi_call 2 148 "$display", "CHECK @ t=%0t: After ADD B, 20 -> regB = %d", $time, v0x561f905618a0_0 {0 0 0};
    %load/vec4 v0x561f905618a0_0;
    %cmpi/ne 23, 0, 8;
    %jmp/0xz  T_14.30, 6;
    %vpi_call 2 150 "$error", "FAIL: regB expected 23 (3+20), got %d", v0x561f905618a0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561f90561170_0, 0, 1;
T_14.30 ;
    %load/vec4 v0x561f90561170_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.32, 8;
    %vpi_call 2 155 "$display", ">>>>> ALL ADD TESTS PASSED! <<<<< " {0 0 0};
    %jmp T_14.33;
T_14.32 ;
    %vpi_call 2 157 "$display", ">>>>> ADD TEST FAILED! <<<<< " {0 0 0};
T_14.33 ;
    %vpi_call 2 161 "$display", "\012----- STARTING TEST 3: All SUB Instructions -----" {0 0 0};
    %delay 2, 0;
    %vpi_call 2 164 "$display", "CHECK @ t=%0t: After MOV A, 20 -> regA = %d", $time, v0x561f90561730_0 {0 0 0};
    %load/vec4 v0x561f90561730_0;
    %cmpi/ne 20, 0, 8;
    %jmp/0xz  T_14.34, 6;
    %vpi_call 2 166 "$error", "FAIL: regA expected 20, got %d", v0x561f90561730_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561f90561bc0_0, 0, 1;
T_14.34 ;
    %delay 2, 0;
    %vpi_call 2 171 "$display", "CHECK @ t=%0t: After MOV B, 5 -> regB = %d", $time, v0x561f905618a0_0 {0 0 0};
    %load/vec4 v0x561f905618a0_0;
    %cmpi/ne 5, 0, 8;
    %jmp/0xz  T_14.36, 6;
    %vpi_call 2 173 "$error", "FAIL: regB expected 5, got %d", v0x561f905618a0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561f90561bc0_0, 0, 1;
T_14.36 ;
    %delay 2, 0;
    %vpi_call 2 178 "$display", "CHECK @ t=%0t: After SUB A, B -> regA = %d", $time, v0x561f90561730_0 {0 0 0};
    %load/vec4 v0x561f90561730_0;
    %cmpi/ne 15, 0, 8;
    %jmp/0xz  T_14.38, 6;
    %vpi_call 2 180 "$error", "FAIL: regA expected 15 (20-5), got %d", v0x561f90561730_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561f90561bc0_0, 0, 1;
T_14.38 ;
    %delay 2, 0;
    %vpi_call 2 185 "$display", "CHECK @ t=%0t: After SUB B, A -> regB = %d", $time, v0x561f905618a0_0 {0 0 0};
    %load/vec4 v0x561f905618a0_0;
    %cmpi/ne 10, 0, 8;
    %jmp/0xz  T_14.40, 6;
    %vpi_call 2 187 "$error", "FAIL: regB expected 10 (15-5), got %d", v0x561f905618a0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561f90561bc0_0, 0, 1;
T_14.40 ;
    %delay 2, 0;
    %vpi_call 2 192 "$display", "CHECK @ t=%0t: After SUB A, 7 -> regA = %d", $time, v0x561f90561730_0 {0 0 0};
    %load/vec4 v0x561f90561730_0;
    %cmpi/ne 8, 0, 8;
    %jmp/0xz  T_14.42, 6;
    %vpi_call 2 194 "$error", "FAIL: regA expected 8 (15-7), got %d", v0x561f90561730_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561f90561bc0_0, 0, 1;
T_14.42 ;
    %delay 2, 0;
    %vpi_call 2 199 "$display", "CHECK @ t=%0t: After SUB B, 10 -> regB = %d", $time, v0x561f905618a0_0 {0 0 0};
    %load/vec4 v0x561f905618a0_0;
    %cmpi/ne 0, 0, 8;
    %jmp/0xz  T_14.44, 6;
    %vpi_call 2 201 "$error", "FAIL: regB expected0 (10-10 = 0), got %d", v0x561f905618a0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561f90561bc0_0, 0, 1;
T_14.44 ;
    %load/vec4 v0x561f90561bc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.46, 8;
    %vpi_call 2 206 "$display", ">>>>> ALL SUB TESTS PASSED! <<<<< " {0 0 0};
    %jmp T_14.47;
T_14.46 ;
    %vpi_call 2 208 "$display", ">>>>> SUB TEST FAILED! <<<<< " {0 0 0};
T_14.47 ;
    %vpi_call 2 212 "$display", "\012----- STARTING TEST 4: All AND Instructions -----" {0 0 0};
    %delay 2, 0;
    %vpi_call 2 215 "$display", "CHECK @ t=%0t: After MOV A, 202 -> regA = %d", $time, v0x561f90561730_0 {0 0 0};
    %load/vec4 v0x561f90561730_0;
    %cmpi/ne 202, 0, 8;
    %jmp/0xz  T_14.48, 6;
    %vpi_call 2 217 "$error", "FAIL: regA expected 202, got %d", v0x561f90561730_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561f905612f0_0, 0, 1;
T_14.48 ;
    %delay 2, 0;
    %vpi_call 2 222 "$display", "CHECK @ t=%0t: After MOV B, 174 -> regB = %d", $time, v0x561f905618a0_0 {0 0 0};
    %load/vec4 v0x561f905618a0_0;
    %cmpi/ne 174, 0, 8;
    %jmp/0xz  T_14.50, 6;
    %vpi_call 2 224 "$error", "FAIL: regB expected 174, got %d", v0x561f905618a0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561f905612f0_0, 0, 1;
T_14.50 ;
    %delay 2, 0;
    %vpi_call 2 229 "$display", "CHECK @ t=%0t: After AND A, B -> regA = %d", $time, v0x561f90561730_0 {0 0 0};
    %load/vec4 v0x561f90561730_0;
    %cmpi/ne 138, 0, 8;
    %jmp/0xz  T_14.52, 6;
    %vpi_call 2 231 "$error", "FAIL: regA expected 138 (202 & 174), got %d", v0x561f90561730_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561f905612f0_0, 0, 1;
T_14.52 ;
    %delay 2, 0;
    %vpi_call 2 236 "$display", "CHECK @ t=%0t: After AND B, A -> regB = %d", $time, v0x561f905618a0_0 {0 0 0};
    %load/vec4 v0x561f905618a0_0;
    %cmpi/ne 138, 0, 8;
    %jmp/0xz  T_14.54, 6;
    %vpi_call 2 238 "$error", "FAIL: regB expected 138 (174 & 138), got %d", v0x561f905618a0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561f905612f0_0, 0, 1;
T_14.54 ;
    %delay 2, 0;
    %vpi_call 2 243 "$display", "CHECK @ t=%0t: After MOV A, 240 -> regA = %d", $time, v0x561f90561730_0 {0 0 0};
    %load/vec4 v0x561f90561730_0;
    %cmpi/ne 240, 0, 8;
    %jmp/0xz  T_14.56, 6;
    %vpi_call 2 245 "$error", "FAIL: regA expected 240, got %d", v0x561f90561730_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561f905612f0_0, 0, 1;
T_14.56 ;
    %delay 2, 0;
    %vpi_call 2 250 "$display", "CHECK @ t=%0t: After AND A, 85 -> regA = %d", $time, v0x561f90561730_0 {0 0 0};
    %load/vec4 v0x561f90561730_0;
    %cmpi/ne 80, 0, 8;
    %jmp/0xz  T_14.58, 6;
    %vpi_call 2 252 "$error", "FAIL: regA expected 80 (240 & 85), got %d", v0x561f90561730_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561f905612f0_0, 0, 1;
T_14.58 ;
    %delay 2, 0;
    %vpi_call 2 257 "$display", "CHECK @ t=%0t: After MOV B, 204 -> regB = %d", $time, v0x561f905618a0_0 {0 0 0};
    %load/vec4 v0x561f905618a0_0;
    %cmpi/ne 204, 0, 8;
    %jmp/0xz  T_14.60, 6;
    %vpi_call 2 259 "$error", "FAIL: regB expected 204, got %d", v0x561f905618a0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561f905612f0_0, 0, 1;
T_14.60 ;
    %delay 2, 0;
    %vpi_call 2 264 "$display", "CHECK @ t=%0t: After AND B, 170 -> regB = %d", $time, v0x561f905618a0_0 {0 0 0};
    %load/vec4 v0x561f905618a0_0;
    %cmpi/ne 136, 0, 8;
    %jmp/0xz  T_14.62, 6;
    %vpi_call 2 266 "$error", "FAIL: regB expected 136 (204 & 170), got %d", v0x561f905618a0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561f905612f0_0, 0, 1;
T_14.62 ;
    %load/vec4 v0x561f905612f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.64, 8;
    %vpi_call 2 271 "$display", ">>>>> ALL AND TESTS PASSED! <<<<< " {0 0 0};
    %jmp T_14.65;
T_14.64 ;
    %vpi_call 2 273 "$display", ">>>>> AND TEST FAILED! <<<<< " {0 0 0};
T_14.65 ;
    %vpi_call 2 277 "$display", "\012----- STARTING TEST 5: All OR Instructions -----" {0 0 0};
    %delay 2, 0;
    %vpi_call 2 280 "$display", "CHECK @ t=%0t: After MOV A, 202 -> regA = %d", $time, v0x561f90561730_0 {0 0 0};
    %load/vec4 v0x561f90561730_0;
    %cmpi/ne 202, 0, 8;
    %jmp/0xz  T_14.66, 6;
    %vpi_call 2 282 "$error", "FAIL: regA expected 202, got %d", v0x561f90561730_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561f90561670_0, 0, 1;
T_14.66 ;
    %delay 2, 0;
    %vpi_call 2 287 "$display", "CHECK @ t=%0t: After MOV B, 174 -> regB = %d", $time, v0x561f905618a0_0 {0 0 0};
    %load/vec4 v0x561f905618a0_0;
    %cmpi/ne 174, 0, 8;
    %jmp/0xz  T_14.68, 6;
    %vpi_call 2 289 "$error", "FAIL: regB expected 174, got %d", v0x561f905618a0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561f90561670_0, 0, 1;
T_14.68 ;
    %delay 2, 0;
    %vpi_call 2 294 "$display", "CHECK @ t=%0t: After OR A, B -> regA = %d", $time, v0x561f90561730_0 {0 0 0};
    %load/vec4 v0x561f90561730_0;
    %cmpi/ne 238, 0, 8;
    %jmp/0xz  T_14.70, 6;
    %vpi_call 2 296 "$error", "FAIL: regA expected 238 (202 | 174), got %d", v0x561f90561730_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561f90561670_0, 0, 1;
T_14.70 ;
    %delay 2, 0;
    %vpi_call 2 301 "$display", "CHECK @ t=%0t: After OR B, A -> regB = %d", $time, v0x561f905618a0_0 {0 0 0};
    %load/vec4 v0x561f905618a0_0;
    %cmpi/ne 238, 0, 8;
    %jmp/0xz  T_14.72, 6;
    %vpi_call 2 303 "$error", "FAIL: regB expected 238 (174 | 238), got %d", v0x561f905618a0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561f90561670_0, 0, 1;
T_14.72 ;
    %delay 2, 0;
    %vpi_call 2 308 "$display", "CHECK @ t=%0t: After MOV A, 51 -> regA = %d", $time, v0x561f90561730_0 {0 0 0};
    %load/vec4 v0x561f90561730_0;
    %cmpi/ne 51, 0, 8;
    %jmp/0xz  T_14.74, 6;
    %vpi_call 2 310 "$error", "FAIL: regA expected 51, got %d", v0x561f90561730_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561f90561670_0, 0, 1;
T_14.74 ;
    %delay 2, 0;
    %vpi_call 2 315 "$display", "CHECK @ t=%0t: After OR A, 240 -> regA = %d", $time, v0x561f90561730_0 {0 0 0};
    %load/vec4 v0x561f90561730_0;
    %cmpi/ne 243, 0, 8;
    %jmp/0xz  T_14.76, 6;
    %vpi_call 2 317 "$error", "FAIL: regA expected 243 (51 | 240), got %d", v0x561f90561730_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561f90561670_0, 0, 1;
T_14.76 ;
    %delay 2, 0;
    %vpi_call 2 322 "$display", "CHECK @ t=%0t: After MOV B, 165 -> regB = %d", $time, v0x561f905618a0_0 {0 0 0};
    %load/vec4 v0x561f905618a0_0;
    %cmpi/ne 165, 0, 8;
    %jmp/0xz  T_14.78, 6;
    %vpi_call 2 324 "$error", "FAIL: regB expected 165, got %d", v0x561f905618a0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561f90561670_0, 0, 1;
T_14.78 ;
    %delay 2, 0;
    %vpi_call 2 329 "$display", "CHECK @ t=%0t: After OR B, 90 -> regB = %d", $time, v0x561f905618a0_0 {0 0 0};
    %load/vec4 v0x561f905618a0_0;
    %cmpi/ne 255, 0, 8;
    %jmp/0xz  T_14.80, 6;
    %vpi_call 2 331 "$error", "FAIL: regB expected 255 (165 | 90), got %d", v0x561f905618a0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561f90561670_0, 0, 1;
T_14.80 ;
    %load/vec4 v0x561f90561670_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.82, 8;
    %vpi_call 2 336 "$display", ">>>>> ALL OR TESTS PASSED! <<<<< " {0 0 0};
    %jmp T_14.83;
T_14.82 ;
    %vpi_call 2 338 "$display", ">>>>> OR TEST FAILED! <<<<< " {0 0 0};
T_14.83 ;
    %vpi_call 2 342 "$display", "\012----- STARTING TEST 6: All NOT Instructions -----" {0 0 0};
    %delay 2, 0;
    %vpi_call 2 345 "$display", "CHECK @ t=%0t: After MOV A, 170 -> regA = %d", $time, v0x561f90561730_0 {0 0 0};
    %load/vec4 v0x561f90561730_0;
    %cmpi/ne 170, 0, 8;
    %jmp/0xz  T_14.84, 6;
    %vpi_call 2 347 "$error", "FAIL: regA expected 170, got %d", v0x561f90561730_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561f905615b0_0, 0, 1;
T_14.84 ;
    %delay 2, 0;
    %vpi_call 2 352 "$display", "CHECK @ t=%0t: After NOT A, A -> regA = %d", $time, v0x561f90561730_0 {0 0 0};
    %load/vec4 v0x561f90561730_0;
    %cmpi/ne 85, 0, 8;
    %jmp/0xz  T_14.86, 6;
    %vpi_call 2 354 "$error", "FAIL: regA expected 85 (~170), got %d", v0x561f90561730_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561f905615b0_0, 0, 1;
T_14.86 ;
    %delay 2, 0;
    %vpi_call 2 359 "$display", "CHECK @ t=%0t: After MOV B, 204 -> regB = %d", $time, v0x561f905618a0_0 {0 0 0};
    %load/vec4 v0x561f905618a0_0;
    %cmpi/ne 204, 0, 8;
    %jmp/0xz  T_14.88, 6;
    %vpi_call 2 361 "$error", "FAIL: regB expected 204, got %d", v0x561f905618a0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561f905615b0_0, 0, 1;
T_14.88 ;
    %delay 2, 0;
    %vpi_call 2 366 "$display", "CHECK @ t=%0t: After NOT B, B -> regB = %d", $time, v0x561f905618a0_0 {0 0 0};
    %load/vec4 v0x561f905618a0_0;
    %cmpi/ne 51, 0, 8;
    %jmp/0xz  T_14.90, 6;
    %vpi_call 2 368 "$error", "FAIL: regB expected 51 (~204), got %d", v0x561f905618a0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561f905615b0_0, 0, 1;
T_14.90 ;
    %delay 2, 0;
    %delay 2, 0;
    %delay 2, 0;
    %vpi_call 2 376 "$display", "CHECK @ t=%0t: After NOT A, B -> regA = %d, regB = %d", $time, v0x561f90561730_0, v0x561f905618a0_0 {0 0 0};
    %load/vec4 v0x561f90561730_0;
    %cmpi/ne 15, 0, 8;
    %jmp/0xz  T_14.92, 6;
    %vpi_call 2 378 "$error", "FAIL: regA expected 15 (~240), got %d", v0x561f90561730_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561f905615b0_0, 0, 1;
T_14.92 ;
    %load/vec4 v0x561f905618a0_0;
    %cmpi/ne 240, 0, 8;
    %jmp/0xz  T_14.94, 6;
    %vpi_call 2 382 "$error", "FAIL: Source regB should not change. Expected 240, got %d", v0x561f905618a0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561f905615b0_0, 0, 1;
T_14.94 ;
    %delay 2, 0;
    %delay 2, 0;
    %delay 2, 0;
    %vpi_call 2 390 "$display", "CHECK @ t=%0t: After NOT B, A -> regB = %d, regA = %d", $time, v0x561f905618a0_0, v0x561f90561730_0 {0 0 0};
    %load/vec4 v0x561f905618a0_0;
    %cmpi/ne 240, 0, 8;
    %jmp/0xz  T_14.96, 6;
    %vpi_call 2 392 "$error", "FAIL: regB expected 240 (~15), got %d", v0x561f905618a0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561f905615b0_0, 0, 1;
T_14.96 ;
    %load/vec4 v0x561f90561730_0;
    %cmpi/ne 15, 0, 8;
    %jmp/0xz  T_14.98, 6;
    %vpi_call 2 396 "$error", "FAIL: Source regA should not change. Expected 15, got %d", v0x561f90561730_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561f905615b0_0, 0, 1;
T_14.98 ;
    %load/vec4 v0x561f905615b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.100, 8;
    %vpi_call 2 401 "$display", ">>>>> ALL NOT TESTS PASSED! <<<<< " {0 0 0};
    %jmp T_14.101;
T_14.100 ;
    %vpi_call 2 403 "$display", ">>>>> NOT TEST FAILED! <<<<< " {0 0 0};
T_14.101 ;
    %vpi_call 2 407 "$display", "\012----- STARTING TEST 7: All XOR Instructions -----" {0 0 0};
    %delay 2, 0;
    %delay 2, 0;
    %delay 2, 0;
    %vpi_call 2 413 "$display", "CHECK @ t=%0t: After first XOR A, B -> regA = %d", $time, v0x561f90561730_0 {0 0 0};
    %load/vec4 v0x561f90561730_0;
    %cmpi/ne 100, 0, 8;
    %jmp/0xz  T_14.102, 6;
    %vpi_call 2 415 "$error", "FAIL: regA expected 100 (202 ^ 174), got %d", v0x561f90561730_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561f90561c80_0, 0, 1;
T_14.102 ;
    %delay 2, 0;
    %vpi_call 2 420 "$display", "CHECK @ t=%0t: After second XOR A, B -> regA = %d (should restore)", $time, v0x561f90561730_0 {0 0 0};
    %load/vec4 v0x561f90561730_0;
    %cmpi/ne 202, 0, 8;
    %jmp/0xz  T_14.104, 6;
    %vpi_call 2 422 "$error", "FAIL: regA expected 202 (100 ^ 174), got %d", v0x561f90561730_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561f90561c80_0, 0, 1;
T_14.104 ;
    %delay 2, 0;
    %delay 2, 0;
    %delay 2, 0;
    %vpi_call 2 430 "$display", "CHECK @ t=%0t: After XOR B, A -> regB = %d", $time, v0x561f905618a0_0 {0 0 0};
    %load/vec4 v0x561f905618a0_0;
    %cmpi/ne 90, 0, 8;
    %jmp/0xz  T_14.106, 6;
    %vpi_call 2 432 "$error", "FAIL: regB expected 90 (170 ^ 240), got %d", v0x561f905618a0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561f90561c80_0, 0, 1;
T_14.106 ;
    %delay 2, 0;
    %delay 2, 0;
    %vpi_call 2 438 "$display", "CHECK @ t=%0t: After XOR A, 255 -> regA = %d", $time, v0x561f90561730_0 {0 0 0};
    %load/vec4 v0x561f90561730_0;
    %cmpi/ne 195, 0, 8;
    %jmp/0xz  T_14.108, 6;
    %vpi_call 2 440 "$error", "FAIL: regA expected 195 (60 ^ 255), got %d", v0x561f90561730_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561f90561c80_0, 0, 1;
T_14.108 ;
    %delay 2, 0;
    %delay 2, 0;
    %vpi_call 2 446 "$display", "CHECK @ t=%0t: After XOR B, 102 -> regB = %d", $time, v0x561f905618a0_0 {0 0 0};
    %load/vec4 v0x561f905618a0_0;
    %cmpi/ne 244, 0, 8;
    %jmp/0xz  T_14.110, 6;
    %vpi_call 2 448 "$error", "FAIL: regB expected 244 (146 ^ 102), got %d", v0x561f905618a0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561f90561c80_0, 0, 1;
T_14.110 ;
    %load/vec4 v0x561f90561c80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.112, 8;
    %vpi_call 2 453 "$display", ">>>>> ALL XOR TESTS PASSED! <<<<< " {0 0 0};
    %jmp T_14.113;
T_14.112 ;
    %vpi_call 2 455 "$display", ">>>>> XOR TEST FAILED! <<<<< " {0 0 0};
T_14.113 ;
    %vpi_call 2 459 "$display", "\012----- STARTING TEST 8: All SHL Instructions -----" {0 0 0};
    %delay 2, 0;
    %delay 2, 0;
    %vpi_call 2 464 "$display", "CHECK @ t=%0t: After SHL A, A (A=5<<1) -> regA = %d", $time, v0x561f90561730_0 {0 0 0};
    %load/vec4 v0x561f90561730_0;
    %cmpi/ne 10, 0, 8;
    %jmp/0xz  T_14.114, 6;
    %vpi_call 2 466 "$error", "FAIL: regA expected 10, got %d", v0x561f90561730_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561f90561a40_0, 0, 1;
T_14.114 ;
    %delay 2, 0;
    %delay 2, 0;
    %vpi_call 2 473 "$display", "CHECK @ t=%0t: After SHL B, B (B=12<<1) -> regB = %d", $time, v0x561f905618a0_0 {0 0 0};
    %load/vec4 v0x561f905618a0_0;
    %cmpi/ne 24, 0, 8;
    %jmp/0xz  T_14.116, 6;
    %vpi_call 2 475 "$error", "FAIL: regB expected 24, got %d", v0x561f905618a0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561f90561a40_0, 0, 1;
T_14.116 ;
    %delay 2, 0;
    %delay 2, 0;
    %delay 2, 0;
    %vpi_call 2 483 "$display", "CHECK @ t=%0t: After SHL A, B (A=21<<1) -> regA = %d, regB = %d", $time, v0x561f90561730_0, v0x561f905618a0_0 {0 0 0};
    %load/vec4 v0x561f90561730_0;
    %cmpi/ne 42, 0, 8;
    %jmp/0xz  T_14.118, 6;
    %vpi_call 2 485 "$error", "FAIL: regA expected 42, got %d", v0x561f90561730_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561f90561a40_0, 0, 1;
T_14.118 ;
    %load/vec4 v0x561f905618a0_0;
    %cmpi/ne 21, 0, 8;
    %jmp/0xz  T_14.120, 6;
    %vpi_call 2 489 "$error", "FAIL: Source regB should not change. Expected 21, got %d", v0x561f905618a0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561f90561a40_0, 0, 1;
T_14.120 ;
    %delay 2, 0;
    %delay 2, 0;
    %delay 2, 0;
    %vpi_call 2 497 "$display", "CHECK @ t=%0t: After SHL B, A (B=30<<1) -> regB = %d, regA = %d", $time, v0x561f905618a0_0, v0x561f90561730_0 {0 0 0};
    %load/vec4 v0x561f905618a0_0;
    %cmpi/ne 60, 0, 8;
    %jmp/0xz  T_14.122, 6;
    %vpi_call 2 499 "$error", "FAIL: regB expected 60, got %d", v0x561f905618a0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561f90561a40_0, 0, 1;
T_14.122 ;
    %load/vec4 v0x561f90561730_0;
    %cmpi/ne 30, 0, 8;
    %jmp/0xz  T_14.124, 6;
    %vpi_call 2 503 "$error", "FAIL: Source regA should not change. Expected 30, got %d", v0x561f90561730_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561f90561a40_0, 0, 1;
T_14.124 ;
    %delay 2, 0;
    %delay 2, 0;
    %delay 2, 0;
    %vpi_call 2 511 "$display", "CHECK @ t=%0t: After SHL B, A (B=192<<1, overflow) -> regB = %d, regA = %d", $time, v0x561f905618a0_0, v0x561f90561730_0 {0 0 0};
    %load/vec4 v0x561f905618a0_0;
    %cmpi/ne 128, 0, 8;
    %jmp/0xz  T_14.126, 6;
    %vpi_call 2 513 "$error", "FAIL: regB expected 128 (due to overflow), got %d", v0x561f905618a0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561f90561a40_0, 0, 1;
T_14.126 ;
    %load/vec4 v0x561f90561730_0;
    %cmpi/ne 192, 0, 8;
    %jmp/0xz  T_14.128, 6;
    %vpi_call 2 517 "$error", "FAIL: Source regA should not change. Expected 192, got %d", v0x561f90561730_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561f90561a40_0, 0, 1;
T_14.128 ;
    %load/vec4 v0x561f90561a40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.130, 8;
    %vpi_call 2 522 "$display", ">>>>> ALL SHL TESTS PASSED! <<<<< " {0 0 0};
    %jmp T_14.131;
T_14.130 ;
    %vpi_call 2 524 "$display", ">>>>> SHL TEST FAILED! <<<<< " {0 0 0};
T_14.131 ;
    %vpi_call 2 528 "$display", "\012----- STARTING TEST 9: All SHR Instructions -----" {0 0 0};
    %delay 2, 0;
    %delay 2, 0;
    %vpi_call 2 533 "$display", "CHECK @ t=%0t: After SHR A, A (A=10>>1) -> regA = %d", $time, v0x561f90561730_0 {0 0 0};
    %load/vec4 v0x561f90561730_0;
    %cmpi/ne 5, 0, 8;
    %jmp/0xz  T_14.132, 6;
    %vpi_call 2 535 "$error", "FAIL: regA expected 5, got %d", v0x561f90561730_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561f90561b00_0, 0, 1;
T_14.132 ;
    %delay 2, 0;
    %delay 2, 0;
    %vpi_call 2 542 "$display", "CHECK @ t=%0t: After SHR B, B (B=24>>1) -> regB = %d", $time, v0x561f905618a0_0 {0 0 0};
    %load/vec4 v0x561f905618a0_0;
    %cmpi/ne 12, 0, 8;
    %jmp/0xz  T_14.134, 6;
    %vpi_call 2 544 "$error", "FAIL: regB expected 12, got %d", v0x561f905618a0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561f90561b00_0, 0, 1;
T_14.134 ;
    %delay 2, 0;
    %delay 2, 0;
    %delay 2, 0;
    %vpi_call 2 552 "$display", "CHECK @ t=%0t: After SHR A, B (A=42>>1) -> regA = %d, regB = %d", $time, v0x561f90561730_0, v0x561f905618a0_0 {0 0 0};
    %load/vec4 v0x561f90561730_0;
    %cmpi/ne 21, 0, 8;
    %jmp/0xz  T_14.136, 6;
    %vpi_call 2 554 "$error", "FAIL: regA expected 21, got %d", v0x561f90561730_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561f90561b00_0, 0, 1;
T_14.136 ;
    %load/vec4 v0x561f905618a0_0;
    %cmpi/ne 42, 0, 8;
    %jmp/0xz  T_14.138, 6;
    %vpi_call 2 558 "$error", "FAIL: Source regB should not change. Expected 42, got %d", v0x561f905618a0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561f90561b00_0, 0, 1;
T_14.138 ;
    %delay 2, 0;
    %delay 2, 0;
    %delay 2, 0;
    %vpi_call 2 566 "$display", "CHECK @ t=%0t: After SHR B, A (B=60>>1) -> regB = %d, regA = %d", $time, v0x561f905618a0_0, v0x561f90561730_0 {0 0 0};
    %load/vec4 v0x561f905618a0_0;
    %cmpi/ne 30, 0, 8;
    %jmp/0xz  T_14.140, 6;
    %vpi_call 2 568 "$error", "FAIL: regB expected 30, got %d", v0x561f905618a0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561f90561b00_0, 0, 1;
T_14.140 ;
    %load/vec4 v0x561f90561730_0;
    %cmpi/ne 60, 0, 8;
    %jmp/0xz  T_14.142, 6;
    %vpi_call 2 572 "$error", "FAIL: Source regA should not change. Expected 60, got %d", v0x561f90561730_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561f90561b00_0, 0, 1;
T_14.142 ;
    %delay 2, 0;
    %delay 2, 0;
    %delay 2, 0;
    %vpi_call 2 580 "$display", "CHECK @ t=%0t: After SHR B, A (B=13>>1, LSB discard) -> regB = %d, regA = %d", $time, v0x561f905618a0_0, v0x561f90561730_0 {0 0 0};
    %load/vec4 v0x561f905618a0_0;
    %cmpi/ne 6, 0, 8;
    %jmp/0xz  T_14.144, 6;
    %vpi_call 2 582 "$error", "FAIL: regB expected 6 (LSB discarded), got %d", v0x561f905618a0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561f90561b00_0, 0, 1;
T_14.144 ;
    %load/vec4 v0x561f90561730_0;
    %cmpi/ne 13, 0, 8;
    %jmp/0xz  T_14.146, 6;
    %vpi_call 2 586 "$error", "FAIL: Source regA should not change. Expected 13, got %d", v0x561f90561730_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561f90561b00_0, 0, 1;
T_14.146 ;
    %load/vec4 v0x561f90561b00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.148, 8;
    %vpi_call 2 591 "$display", ">>>>> ALL SHR TESTS PASSED! <<<<< " {0 0 0};
    %jmp T_14.149;
T_14.148 ;
    %vpi_call 2 593 "$display", ">>>>> SHR TEST FAILED! <<<<< " {0 0 0};
T_14.149 ;
    %vpi_call 2 597 "$display", "\012----- STARTING TEST 10: INC B Instruction -----" {0 0 0};
    %delay 2, 0;
    %delay 2, 0;
    %vpi_call 2 602 "$display", "CHECK @ t=%0t: After INC B (B=50+1) -> regB = %d", $time, v0x561f905618a0_0 {0 0 0};
    %load/vec4 v0x561f905618a0_0;
    %cmpi/ne 51, 0, 8;
    %jmp/0xz  T_14.150, 6;
    %vpi_call 2 604 "$error", "FAIL: regB expected 51, got %d", v0x561f905618a0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561f90561430_0, 0, 1;
T_14.150 ;
    %delay 2, 0;
    %delay 2, 0;
    %vpi_call 2 611 "$display", "CHECK @ t=%0t: After INC B (B=0+1) -> regB = %d", $time, v0x561f905618a0_0 {0 0 0};
    %load/vec4 v0x561f905618a0_0;
    %cmpi/ne 1, 0, 8;
    %jmp/0xz  T_14.152, 6;
    %vpi_call 2 613 "$error", "FAIL: regB expected 1, got %d", v0x561f905618a0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561f90561430_0, 0, 1;
T_14.152 ;
    %delay 2, 0;
    %delay 2, 0;
    %vpi_call 2 620 "$display", "CHECK @ t=%0t: After INC B (B=255+1, overflow) -> regB = %d", $time, v0x561f905618a0_0 {0 0 0};
    %load/vec4 v0x561f905618a0_0;
    %cmpi/ne 0, 0, 8;
    %jmp/0xz  T_14.154, 6;
    %vpi_call 2 622 "$error", "FAIL: regB expected 0 (due to 8-bit rollover), got %d", v0x561f905618a0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561f90561430_0, 0, 1;
T_14.154 ;
    %load/vec4 v0x561f90561430_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.156, 8;
    %vpi_call 2 627 "$display", ">>>>> ALL INC TESTS PASSED! <<<<< " {0 0 0};
    %jmp T_14.157;
T_14.156 ;
    %vpi_call 2 629 "$display", ">>>>> INC TEST FAILED! <<<<< " {0 0 0};
T_14.157 ;
    %delay 2, 0;
    %vpi_call 2 633 "$finish" {0 0 0};
    %end;
    .thread T_14;
    .scope S_0x561f904f09d0;
T_15 ;
    %delay 1, 0;
    %load/vec4 v0x561f90561390_0;
    %inv;
    %store/vec4 v0x561f90561390_0, 0, 1;
    %jmp T_15;
    .thread T_15;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "testbench.v";
    "computer.v";
    "alu.v";
    "control_unit.v";
    "instruction_memory.v";
    "pc.v";
    "status.v";
    "mux4.v";
    "register.v";
