==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2025.1 (64-bit)
Tool Version Limit: 2025.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xa7a100tcsg324-2I 
INFO: [HLS 200-1611] Setting target device to 'xa7a100t-csg324-2I'
INFO: [HLS 200-1510] Running: create_clock -period 1000 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 1000ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.29 seconds; current allocated memory: 219.207 MB.
INFO: [HLS 200-10] Analyzing design file 'c_untimed/basic_loops.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.44 seconds. CPU system time: 0.31 seconds. Elapsed time: 1.76 seconds; current allocated memory: 221.055 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 157 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details (/home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/basic_loops/basic_loops/hls_component/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 16 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details (/home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/basic_loops/basic_loops/hls_component/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 14 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details (/home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/basic_loops/basic_loops/hls_component/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 12 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details (/home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/basic_loops/basic_loops/hls_component/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 12 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details (/home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/basic_loops/basic_loops/hls_component/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 12 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details (/home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/basic_loops/basic_loops/hls_component/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 12 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details (/home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/basic_loops/basic_loops/hls_component/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 12 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details (/home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/basic_loops/basic_loops/hls_component/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 12 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details (/home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/basic_loops/basic_loops/hls_component/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 13 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details (/home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/basic_loops/basic_loops/hls_component/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 13 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details (/home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/basic_loops/basic_loops/hls_component/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 12 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details (/home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/basic_loops/basic_loops/hls_component/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 12 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details (/home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/basic_loops/basic_loops/hls_component/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 12 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details (/home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/basic_loops/basic_loops/hls_component/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 15 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details (/home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/basic_loops/basic_loops/hls_component/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 18 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details (/home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/basic_loops/basic_loops/hls_component/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 214-376] automatically set the pipeline for Loop< LOOP_1> at c_untimed/basic_loops.cpp:27:5 
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.26 seconds. CPU system time: 0.34 seconds. Elapsed time: 6.43 seconds; current allocated memory: 230.656 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 230.656 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 230.715 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 230.715 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 251.176 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 243.172 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'basic_loops' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'basic_loops' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'LOOP_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 243.172 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 243.172 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'basic_loops' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'basic_loops/A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'basic_loops' to 'ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'basic_loops' pipeline 'LOOP_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'basic_loops'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 243.172 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 243.992 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.15 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.18 seconds; current allocated memory: 244.805 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for basic_loops.
INFO: [VLOG 209-307] Generating Verilog RTL for basic_loops.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 205.82 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:08; Allocated memory: 25.598 MB.
INFO: [HLS 200-1915] Writing HLS config ini file ./basic_loops.cfg
