// Seed: 558535417
module module_0 (
    output uwire id_0,
    output tri1  id_1
);
  id_3 :
  assert property (@(posedge 'b0 or posedge id_3) id_3)
  else id_3 -= 1;
  assign id_1 = 1;
  assign id_3 = 1'b0;
  integer id_4;
  assign module_1.id_1 = 0;
  id_5(
      1
  );
endmodule
module module_1 (
    input  tri0 id_0,
    input  wand id_1,
    input  tri  id_2,
    input  wand id_3,
    output tri1 id_4,
    input  wire id_5
);
  wire id_7;
  module_0 modCall_1 (
      id_4,
      id_4
  );
  assign id_4 = (1);
endmodule
