AMDGPU_IRQ_STATE_DISABLE,VAR_0
CP_INT_CNTL_RING0,VAR_1
PRIV_REG_INT_ENABLE,VAR_2
WREG32_FIELD,FUNC_0
gfx_v8_0_set_priv_reg_fault_state,FUNC_1
adev,VAR_3
source,VAR_4
type,VAR_5
state,VAR_6
