/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [2:0] celloutsig_0_14z;
  reg [3:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [12:0] celloutsig_0_1z;
  reg [3:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  reg [12:0] celloutsig_0_23z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [14:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [26:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [4:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_16z;
  wire [12:0] celloutsig_1_17z;
  reg [5:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  reg [2:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [10:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_4z = celloutsig_1_3z ? celloutsig_1_0z : celloutsig_1_1z;
  assign celloutsig_0_4z = ~(celloutsig_0_0z & celloutsig_0_0z);
  assign celloutsig_1_16z = !(celloutsig_1_8z[3] ? celloutsig_1_11z : celloutsig_1_0z);
  assign celloutsig_0_12z = !(in_data[68] ? in_data[16] : celloutsig_0_6z);
  assign celloutsig_0_13z = celloutsig_0_7z | ~(celloutsig_0_0z);
  assign celloutsig_0_17z = in_data[31] | ~(celloutsig_0_0z);
  assign celloutsig_0_2z = celloutsig_0_1z[10] | ~(celloutsig_0_0z);
  assign celloutsig_0_29z = celloutsig_0_21z | ~(celloutsig_0_23z[3]);
  assign celloutsig_1_7z = ~(celloutsig_1_3z ^ in_data[121]);
  assign celloutsig_1_19z = ~(celloutsig_1_8z[7] ^ celloutsig_1_12z);
  assign celloutsig_0_9z = ~(celloutsig_0_5z[12] ^ celloutsig_0_6z);
  assign celloutsig_0_18z = ~(celloutsig_0_7z ^ celloutsig_0_2z);
  assign celloutsig_0_3z = ~(in_data[92] ^ celloutsig_0_1z[10]);
  assign celloutsig_0_11z = celloutsig_0_8z[10] & ~(celloutsig_0_5z[2]);
  assign celloutsig_0_21z = celloutsig_0_14z[2] & ~(celloutsig_0_11z);
  assign celloutsig_1_0z = in_data[119] & ~(in_data[135]);
  assign celloutsig_1_12z = celloutsig_1_10z != celloutsig_1_8z[7:3];
  assign celloutsig_0_10z = { in_data[51:43], celloutsig_0_9z } != { in_data[69:61], celloutsig_0_6z };
  assign celloutsig_0_8z = - { celloutsig_0_1z[11:8], celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_4z };
  assign celloutsig_0_1z = - { in_data[85:77], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_0z = in_data[71:59] !== in_data[84:72];
  assign celloutsig_1_2z = in_data[145:130] !== { in_data[124:112], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_5z = { in_data[185:177], celloutsig_1_0z, celloutsig_1_2z } !== { celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_1_9z = { celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_0z } !== in_data[186:174];
  assign celloutsig_1_13z = { in_data[136:127], celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_12z, celloutsig_1_11z } !== { celloutsig_1_9z, celloutsig_1_9z, celloutsig_1_10z, celloutsig_1_9z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_1z };
  assign celloutsig_0_6z = { in_data[52], celloutsig_0_0z, celloutsig_0_2z } !== celloutsig_0_1z[10:8];
  assign celloutsig_1_8z = in_data[156:146] >> { in_data[152:145], celloutsig_1_6z };
  assign celloutsig_1_10z = { celloutsig_1_8z[6:5], celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_9z } >> { celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_4z };
  assign celloutsig_0_5z = { in_data[32:21], celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_2z } >> { celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_14z = { celloutsig_0_1z[6:5], celloutsig_0_4z } >> { celloutsig_0_1z[2], celloutsig_0_4z, celloutsig_0_2z };
  assign celloutsig_1_1z = ~((celloutsig_1_0z & in_data[119]) | celloutsig_1_0z);
  assign celloutsig_1_3z = ~((celloutsig_1_1z & celloutsig_1_1z) | celloutsig_1_0z);
  assign celloutsig_1_11z = ~((celloutsig_1_1z & celloutsig_1_5z) | celloutsig_1_1z);
  assign celloutsig_0_7z = ~((celloutsig_0_2z & celloutsig_0_4z) | celloutsig_0_3z);
  assign celloutsig_0_28z = ~((celloutsig_0_17z & celloutsig_0_16z[2]) | celloutsig_0_23z[1]);
  always_latch
    if (!clkin_data[96]) celloutsig_1_6z = 3'h0;
    else if (clkin_data[0]) celloutsig_1_6z = { celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_4z };
  always_latch
    if (!clkin_data[64]) celloutsig_1_18z = 6'h00;
    else if (clkin_data[0]) celloutsig_1_18z = { celloutsig_1_17z[2:1], celloutsig_1_12z, celloutsig_1_16z, celloutsig_1_0z, celloutsig_1_9z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_16z = 4'h0;
    else if (celloutsig_1_19z) celloutsig_0_16z = { celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_13z, celloutsig_0_10z };
  always_latch
    if (clkin_data[32]) celloutsig_0_20z = 4'h0;
    else if (!celloutsig_1_19z) celloutsig_0_20z = { celloutsig_0_16z[0], celloutsig_0_3z, celloutsig_0_12z, celloutsig_0_3z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_23z = 13'h0000;
    else if (!celloutsig_1_19z) celloutsig_0_23z = { celloutsig_0_8z[8:7], celloutsig_0_18z, celloutsig_0_20z, celloutsig_0_17z, celloutsig_0_4z, celloutsig_0_18z, celloutsig_0_6z, celloutsig_0_18z, celloutsig_0_11z };
  assign { celloutsig_1_17z[6], celloutsig_1_17z[11:7], celloutsig_1_17z[12], celloutsig_1_17z[2:0], celloutsig_1_17z[4:3] } = ~ { celloutsig_1_13z, celloutsig_1_10z, celloutsig_1_9z, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_1_17z[5] = celloutsig_1_17z[12];
  assign { out_data[133:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_28z, celloutsig_0_29z };
endmodule
