INFO-FLOW: Workspace /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol opened at Tue May 14 17:38:27 CST 2024
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_latency=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
Execute     config_interface -m_axi_latency=0 
Execute   set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
Execute     create_platform xczu7ev-ffvc1156-2-e -board  
DBG:HLSDevice: Trying to load device library: /home/ytq/source/Xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/ytq/source/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
Command     create_platform done; 0.96 sec.
Execute     source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 1.02 sec.
Execute   create_clock -period 10 
INFO: [HLS 200-1510] Running: create_clock -period 10 
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   csim_design 
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 6.52 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 6.17 seconds. CPU system time: 0.36 seconds. Elapsed time: 6.52 seconds; current allocated memory: 0.000 MB.
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 754.387 MB.
INFO: [HLS 200-10] Analyzing design file '/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/reshape.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/reshape.cpp as C++
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /home/ytq/source/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/reshape.cpp -foptimization-record-file=/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/reshape.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/ytq/source/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -I/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/include/. -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/reshape.pp.0.cpp -hls-platform-db-name=/home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvc1156-2-e > /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/reshape.cpp.clang.out.log 2> /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/reshape.cpp.clang.err.log 
Command       ap_eval done; 0.11 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute       set_directive_top reshape -name=reshape 
Execute       source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /home/ytq/source/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/reshape.pp.0.cpp -hls-platform-db-name=/home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvc1156-2-e > /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/clang.out.log 2> /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/clang.err.log 
Command       ap_eval done; 1.64 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/reshape.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/ytq/source/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/.systemc_flag -fix-errors /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/reshape.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.68 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/reshape.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/ytq/source/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/all.directive.json -fix-errors /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/reshape.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.92 sec.
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/reshape.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /home/ytq/source/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/reshape.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.66 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 3.6 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/reshape.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /home/ytq/source/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/reshape.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/reshape.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/reshape.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/reshape.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 3.64 sec.
Execute         source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 3.99 sec.
Execute       ap_eval exec -ignorestderr /home/ytq/source/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/reshape.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/reshape.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/reshape.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/reshape.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 1.6 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /home/ytq/source/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/reshape.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/reshape.pp.0.cpp -I/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/include/. -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/reshape.bc -hls-platform-db-name=/home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvc1156-2-e > /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/reshape.pp.0.cpp.clang.out.log 2> /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/reshape.pp.0.cpp.clang.err.log 
Command       ap_eval done; 1.68 sec.
WARNING: [HLS 207-5292] unused parameter 'p_Idx' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/include/./types.hpp:226:32)
WARNING: [HLS 207-5292] unused parameter 'p_Idx' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/include/./types.hpp:234:38)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 13.87 seconds. CPU system time: 0.61 seconds. Elapsed time: 14.47 seconds; current allocated memory: 762.367 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/a.g.ld.0.bc -args  "/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/reshape.g.bc"  
Execute         ap_eval exec -ignorestderr /home/ytq/source/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/reshape.g.bc -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/a.g.ld.0.bc > /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/a.g.ld.1.lower.bc -args /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr /home/ytq/source/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/a.g.ld.1.lower.bc > /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/a.g.ld.2.m1.bc -args /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/ytq/source/Xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /home/ytq/source/Xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr /home/ytq/source/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/ytq/source/Xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /home/ytq/source/Xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/a.g.ld.2.m1.bc > /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command         ap_eval done; 1.22 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 1.23 sec.
Execute       run_link_or_opt -opt -out /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/a.g.ld.3.fpc.bc -args /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=reshape -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr /home/ytq/source/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=reshape -reflow-float-conversion -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/a.g.ld.3.fpc.bc > /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command         ap_eval done; 0.44 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.44 sec.
Execute       run_link_or_opt -out /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/a.g.ld.4.m2.bc -args /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/ytq/source/Xilinx/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr /home/ytq/source/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/ytq/source/Xilinx/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/a.g.ld.4.m2.bc > /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/a.g.ld.5.gdce.bc -args /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=reshape 
Execute         ap_eval exec -ignorestderr /home/ytq/source/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=reshape -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/a.g.ld.5.gdce.bc > /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
INFO-FLOW: 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr /home/ytq/source/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=reshape -mllvm -hls-db-dir -mllvm /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-assume-no-address-wrap=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -x ir /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/a.g.ld.5.gdce.bc -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvc1156-2-e > /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command       ap_eval done; 0.27 sec.
INFO: [HLS 214-131] Inlining function 'WideType<ap_int<8>, 32u, 8u, void>::constructor(ap_uint<256> const&)' into 'WideType<ap_int<8>, 32u, 8u, void>::WideType(ap_uint<256> const&)' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/include/./types.hpp:99:2)
INFO: [HLS 214-131] Inlining function 'WideType<ap_int<8>, 32u, 8u, void>::WideType(ap_uint<256> const&)' into 'void reshape_stream<ap_int<8>, ap_int<8>, 32u>(hls::stream<WideType<ap_int<8>, 32u, (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<WideType<ap_int<8>, 32u, (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, unsigned int, unsigned int)' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:31:38)
INFO: [HLS 214-131] Inlining function 'WideType<ap_int<8>, 32u, 8u, void>::operator[](unsigned int)' into 'void reshape_stream<ap_int<8>, ap_int<8>, 32u>(hls::stream<WideType<ap_int<8>, 32u, (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<WideType<ap_int<8>, 32u, (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, unsigned int, unsigned int)' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:53:4)
INFO: [HLS 214-131] Inlining function 'WideType<ap_int<8>, 32u, 8u, void>::WideType()' into 'void reshape_stream<ap_int<8>, ap_int<8>, 32u>(hls::stream<WideType<ap_int<8>, 32u, (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<WideType<ap_int<8>, 32u, (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, unsigned int, unsigned int)' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:49:31)
INFO: [HLS 214-131] Inlining function 'WideType<ap_int<8>, 32u, 8u, void>::WideType(ap_uint<256> const&)' into 'void reshape_stream<ap_int<8>, ap_int<8>, 32u>(hls::stream<WideType<ap_int<8>, 32u, (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<WideType<ap_int<8>, 32u, (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, unsigned int, unsigned int)' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:44:11)
INFO: [HLS 214-131] Inlining function 'WideType<ap_int<8>, 32u, 8u, void>::operator[](unsigned int)' into 'void reshape_stream<ap_int<8>, ap_int<8>, 32u>(hls::stream<WideType<ap_int<8>, 32u, (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<WideType<ap_int<8>, 32u, (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, unsigned int, unsigned int)' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:36:23)
INFO: [HLS 214-131] Inlining function 'WideType<ap_int<8>, 32u, 8u, void>::operator[](unsigned int)' into 'void store<ap_uint<256>, ap_int<8>, ap_int<8>, 32u>(hls::stream<WideType<ap_int<8>, 32u, (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, ap_uint<256>*, unsigned int, unsigned int, unsigned int, bool&)' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:78:67)
INFO: [HLS 214-131] Inlining function 'WideType<ap_int<8>, 32u, 8u, void>::WideType(ap_uint<256> const&)' into 'void store<ap_uint<256>, ap_int<8>, ap_int<8>, 32u>(hls::stream<WideType<ap_int<8>, 32u, (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, ap_uint<256>*, unsigned int, unsigned int, unsigned int, bool&)' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:77:38)
INFO: [HLS 214-377] Adding 'data' into disaggregation list because there's array-partition pragma applied on the struct field (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/include/./types.hpp:98:9)
INFO: [HLS 214-377] Adding 'ref.tmp20' into disaggregation list because there's array-partition pragma applied on the struct field (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/include/./types.hpp:98:9)
INFO: [HLS 214-377] Adding 'data_out' into disaggregation list because there's array-partition pragma applied on the struct field (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/include/./types.hpp:80:9)
INFO: [HLS 214-210] Disaggregating variable 'data_out' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:49:31)
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp20'
INFO: [HLS 214-210] Disaggregating variable 'data' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:31:31)
INFO: [HLS 214-210] Disaggregating variable 'data' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:77:31)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/include/./types.hpp:96:5)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_103_1' is marked as complete unroll implied by the pipeline pragma (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/include/./types.hpp:103:20)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:78:9)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_17_1' is marked as complete unroll implied by the pipeline pragma (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:17:19)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:14:51)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/include/./types.hpp:96:5) in function 'store<ap_uint<256>, ap_int<8>, ap_int<8>, 32u>' completely with a factor of 32 (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:71:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_103_1' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/include/./types.hpp:103:20) in function 'store<ap_uint<256>, ap_int<8>, ap_int<8>, 32u>' completely with a factor of 32 (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:71:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:78:9) in function 'store<ap_uint<256>, ap_int<8>, ap_int<8>, 32u>' completely with a factor of 32 (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:71:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_103_1' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/include/./types.hpp:103:20) in function 'reshape_stream<ap_int<8>, ap_int<8>, 32u>' completely with a factor of 32 (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:28:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_125_1' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/include/./types.hpp:125:27) in function 'WideType<ap_int<8>, 32u, 8u, void>::operator ap_uint<256> const' completely with a factor of 32 (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/include/./types.hpp:123:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:14:51) in function 'read_inputs<ap_uint<256>, ap_int<8>, 32u>' completely with a factor of 32 (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:12:0)
INFO: [HLS 214-178] Inlining function 'WideType<ap_int<8>, 32u, 8u, void>::operator ap_uint<256> const()' into 'void reshape_stream<ap_int<8>, ap_int<8>, 32u>(hls::stream<WideType<ap_int<8>, 32u, (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<WideType<ap_int<8>, 32u, (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, unsigned int, unsigned int)' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:28:0)
INFO: [HLS 214-248] Applying array_partition to 'data': Complete partitioning on dimension 1. (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:31:31)
INFO: [HLS 214-248] Applying array_partition to 'data_out': Complete partitioning on dimension 1. (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:49:31)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 256 in loop 'anonymous'() has been inferred on bundle 'reshape_data'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.91 seconds. CPU system time: 0.29 seconds. Elapsed time: 2.22 seconds; current allocated memory: 762.809 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 762.809 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top reshape -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/a.g.0.bc -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 769.387 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/a.g.1.bc -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/a.g.2.prechk.bc -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 777.004 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/a.g.1.bc to /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/a.o.1.bc -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_33_1' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:34) in function 'reshape_stream<ap_int<8>, ap_int<8>, 32u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_52_4' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:49) in function 'reshape_stream<ap_int<8>, ap_int<8>, 32u>' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_33_1' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:34) in function 'reshape_stream<ap_int<8>, ap_int<8>, 32u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'read_inputs<ap_uint<256>, ap_int<8>, 32u>' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:13:19).
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_35_2' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:33) in function 'reshape_stream<ap_int<8>, ap_int<8>, 32u>' completely with a factor of 32.
WARNING: [HLS 200-936] Cannot unroll loop 'Loop-1' in function 'read_inputs<ap_uint<256>, ap_int<8>, 32u>': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'Loop-2' in function 'read_inputs<ap_uint<256>, ap_int<8>, 32u>': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_17_1' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:17) in function 'read_inputs<ap_uint<256>, ap_int<8>, 32u>': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-712] Applying dataflow to function 'reshape' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/reshape.cpp:3:1), detected/extracted 4 process function(s): 
	 'entry_proc'
	 'read_inputs<ap_uint<256>, ap_int<8>, 32u>'
	 'reshape_stream<ap_int<8>, ap_int<8>, 32u>'
	 'store<ap_uint<256>, ap_int<8>, ap_int<8>, 32u>'.
Command         transform done; 0.13 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/a.o.1.tmp.bc -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 807.840 MB.
INFO-FLOW: Building ssdm...
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/a.o.2.bc -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_51_3' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:49:31) in function 'reshape_stream<ap_int<8>, ap_int<8>, 32u>'.
INFO: [HLS 200-472] Inferring partial write operation for 'buffer.V' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:36:21)
INFO: [HLS 200-472] Inferring partial write operation for 'ram' 
Command         transform done; 0.21 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 877.047 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 0.49 sec.
Command     elaborate done; 17.18 sec.
Execute     ap_eval exec zip -j /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'reshape' ...
Execute       ap_set_top_model reshape 
WARNING: [SYN 201-103] Legalizing function name 'read_inputs<ap_uint<256>, ap_int<8>, 32u>' to 'read_inputs_ap_uint_256_ap_int_8_32u_s'.
WARNING: [SYN 201-103] Legalizing function name 'reshape_stream<ap_int<8>, ap_int<8>, 32u>_Pipeline_VITIS_LOOP_33_1' to 'reshape_stream_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_33_1'.
WARNING: [SYN 201-103] Legalizing function name 'reshape_stream<ap_int,ap_int<8>,32u>_Pipeline_VITIS_LOOP_51_3_VITIS_LOOP_52_4' to 'reshape_stream_ap_int_ap_int_8_32u_Pipeline_VITIS_LOOP_51_3_VITIS_LOOP_52_4'.
WARNING: [SYN 201-103] Legalizing function name 'reshape_stream<ap_int<8>, ap_int<8>, 32u>' to 'reshape_stream_ap_int_8_ap_int_8_32u_s'.
WARNING: [SYN 201-103] Legalizing function name 'store<ap_uint<256>, ap_int<8>, ap_int<8>, 32u>_Pipeline_VITIS_LOOP_75_1' to 'store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_75_1'.
WARNING: [SYN 201-103] Legalizing function name 'store<ap_uint<256>, ap_int<8>, ap_int<8>, 32u>' to 'store_ap_uint_256_ap_int_8_ap_int_8_32u_s'.
Execute       get_model_list reshape -filter all-wo-channel -topdown 
Execute       preproc_iomode -model reshape 
Execute       preproc_iomode -model store<ap_uint<256>, ap_int<8>, ap_int<8>, 32u> 
Execute       preproc_iomode -model store<ap_uint<256>, ap_int<8>, ap_int<8>, 32u>_Pipeline_VITIS_LOOP_75_1 
Execute       preproc_iomode -model reshape_stream<ap_int<8>, ap_int<8>, 32u> 
Execute       preproc_iomode -model reshape_stream<ap_int,ap_int<8>,32u>_Pipeline_VITIS_LOOP_51_3_VITIS_LOOP_52_4 
Execute       preproc_iomode -model reshape_stream<ap_int<8>, ap_int<8>, 32u>_Pipeline_VITIS_LOOP_33_1 
Execute       preproc_iomode -model read_inputs<ap_uint<256>, ap_int<8>, 32u> 
Execute       preproc_iomode -model entry_proc 
Execute       get_model_list reshape -filter all-wo-channel 
INFO-FLOW: Model list for configure: entry_proc {read_inputs<ap_uint<256>, ap_int<8>, 32u>} {reshape_stream<ap_int<8>, ap_int<8>, 32u>_Pipeline_VITIS_LOOP_33_1} reshape_stream<ap_int,ap_int<8>,32u>_Pipeline_VITIS_LOOP_51_3_VITIS_LOOP_52_4 {reshape_stream<ap_int<8>, ap_int<8>, 32u>} {store<ap_uint<256>, ap_int<8>, ap_int<8>, 32u>_Pipeline_VITIS_LOOP_75_1} {store<ap_uint<256>, ap_int<8>, ap_int<8>, 32u>} reshape
INFO-FLOW: Configuring Module : entry_proc ...
Execute       set_default_model entry_proc 
Execute       apply_spec_resource_limit entry_proc 
INFO-FLOW: Configuring Module : read_inputs<ap_uint<256>, ap_int<8>, 32u> ...
Execute       set_default_model read_inputs<ap_uint<256>, ap_int<8>, 32u> 
Execute       apply_spec_resource_limit read_inputs<ap_uint<256>, ap_int<8>, 32u> 
INFO-FLOW: Configuring Module : reshape_stream<ap_int<8>, ap_int<8>, 32u>_Pipeline_VITIS_LOOP_33_1 ...
Execute       set_default_model reshape_stream<ap_int<8>, ap_int<8>, 32u>_Pipeline_VITIS_LOOP_33_1 
Execute       apply_spec_resource_limit reshape_stream<ap_int<8>, ap_int<8>, 32u>_Pipeline_VITIS_LOOP_33_1 
INFO-FLOW: Configuring Module : reshape_stream<ap_int,ap_int<8>,32u>_Pipeline_VITIS_LOOP_51_3_VITIS_LOOP_52_4 ...
Execute       set_default_model reshape_stream<ap_int,ap_int<8>,32u>_Pipeline_VITIS_LOOP_51_3_VITIS_LOOP_52_4 
Execute       apply_spec_resource_limit reshape_stream<ap_int,ap_int<8>,32u>_Pipeline_VITIS_LOOP_51_3_VITIS_LOOP_52_4 
INFO-FLOW: Configuring Module : reshape_stream<ap_int<8>, ap_int<8>, 32u> ...
Execute       set_default_model reshape_stream<ap_int<8>, ap_int<8>, 32u> 
Execute       apply_spec_resource_limit reshape_stream<ap_int<8>, ap_int<8>, 32u> 
INFO-FLOW: Configuring Module : store<ap_uint<256>, ap_int<8>, ap_int<8>, 32u>_Pipeline_VITIS_LOOP_75_1 ...
Execute       set_default_model store<ap_uint<256>, ap_int<8>, ap_int<8>, 32u>_Pipeline_VITIS_LOOP_75_1 
Execute       apply_spec_resource_limit store<ap_uint<256>, ap_int<8>, ap_int<8>, 32u>_Pipeline_VITIS_LOOP_75_1 
INFO-FLOW: Configuring Module : store<ap_uint<256>, ap_int<8>, ap_int<8>, 32u> ...
Execute       set_default_model store<ap_uint<256>, ap_int<8>, ap_int<8>, 32u> 
Execute       apply_spec_resource_limit store<ap_uint<256>, ap_int<8>, ap_int<8>, 32u> 
INFO-FLOW: Configuring Module : reshape ...
Execute       set_default_model reshape 
Execute       apply_spec_resource_limit reshape 
INFO-FLOW: Model list for preprocess: entry_proc {read_inputs<ap_uint<256>, ap_int<8>, 32u>} {reshape_stream<ap_int<8>, ap_int<8>, 32u>_Pipeline_VITIS_LOOP_33_1} reshape_stream<ap_int,ap_int<8>,32u>_Pipeline_VITIS_LOOP_51_3_VITIS_LOOP_52_4 {reshape_stream<ap_int<8>, ap_int<8>, 32u>} {store<ap_uint<256>, ap_int<8>, ap_int<8>, 32u>_Pipeline_VITIS_LOOP_75_1} {store<ap_uint<256>, ap_int<8>, ap_int<8>, 32u>} reshape
INFO-FLOW: Preprocessing Module: entry_proc ...
Execute       set_default_model entry_proc 
Execute       cdfg_preprocess -model entry_proc 
Execute       rtl_gen_preprocess entry_proc 
INFO-FLOW: Preprocessing Module: read_inputs<ap_uint<256>, ap_int<8>, 32u> ...
Execute       set_default_model read_inputs<ap_uint<256>, ap_int<8>, 32u> 
Execute       cdfg_preprocess -model read_inputs<ap_uint<256>, ap_int<8>, 32u> 
Execute       rtl_gen_preprocess read_inputs<ap_uint<256>, ap_int<8>, 32u> 
INFO-FLOW: Preprocessing Module: reshape_stream<ap_int<8>, ap_int<8>, 32u>_Pipeline_VITIS_LOOP_33_1 ...
Execute       set_default_model reshape_stream<ap_int<8>, ap_int<8>, 32u>_Pipeline_VITIS_LOOP_33_1 
Execute       cdfg_preprocess -model reshape_stream<ap_int<8>, ap_int<8>, 32u>_Pipeline_VITIS_LOOP_33_1 
Execute       rtl_gen_preprocess reshape_stream<ap_int<8>, ap_int<8>, 32u>_Pipeline_VITIS_LOOP_33_1 
INFO-FLOW: Preprocessing Module: reshape_stream<ap_int,ap_int<8>,32u>_Pipeline_VITIS_LOOP_51_3_VITIS_LOOP_52_4 ...
Execute       set_default_model reshape_stream<ap_int,ap_int<8>,32u>_Pipeline_VITIS_LOOP_51_3_VITIS_LOOP_52_4 
Execute       cdfg_preprocess -model reshape_stream<ap_int,ap_int<8>,32u>_Pipeline_VITIS_LOOP_51_3_VITIS_LOOP_52_4 
Execute       rtl_gen_preprocess reshape_stream<ap_int,ap_int<8>,32u>_Pipeline_VITIS_LOOP_51_3_VITIS_LOOP_52_4 
INFO-FLOW: Preprocessing Module: reshape_stream<ap_int<8>, ap_int<8>, 32u> ...
Execute       set_default_model reshape_stream<ap_int<8>, ap_int<8>, 32u> 
Execute       cdfg_preprocess -model reshape_stream<ap_int<8>, ap_int<8>, 32u> 
Execute       rtl_gen_preprocess reshape_stream<ap_int<8>, ap_int<8>, 32u> 
INFO-FLOW: Preprocessing Module: store<ap_uint<256>, ap_int<8>, ap_int<8>, 32u>_Pipeline_VITIS_LOOP_75_1 ...
Execute       set_default_model store<ap_uint<256>, ap_int<8>, ap_int<8>, 32u>_Pipeline_VITIS_LOOP_75_1 
Execute       cdfg_preprocess -model store<ap_uint<256>, ap_int<8>, ap_int<8>, 32u>_Pipeline_VITIS_LOOP_75_1 
Execute       rtl_gen_preprocess store<ap_uint<256>, ap_int<8>, ap_int<8>, 32u>_Pipeline_VITIS_LOOP_75_1 
INFO-FLOW: Preprocessing Module: store<ap_uint<256>, ap_int<8>, ap_int<8>, 32u> ...
Execute       set_default_model store<ap_uint<256>, ap_int<8>, ap_int<8>, 32u> 
Execute       cdfg_preprocess -model store<ap_uint<256>, ap_int<8>, ap_int<8>, 32u> 
Execute       rtl_gen_preprocess store<ap_uint<256>, ap_int<8>, ap_int<8>, 32u> 
INFO-FLOW: Preprocessing Module: reshape ...
Execute       set_default_model reshape 
Execute       cdfg_preprocess -model reshape 
Execute       rtl_gen_preprocess reshape 
INFO-FLOW: Model list for synthesis: entry_proc {read_inputs<ap_uint<256>, ap_int<8>, 32u>} {reshape_stream<ap_int<8>, ap_int<8>, 32u>_Pipeline_VITIS_LOOP_33_1} reshape_stream<ap_int,ap_int<8>,32u>_Pipeline_VITIS_LOOP_51_3_VITIS_LOOP_52_4 {reshape_stream<ap_int<8>, ap_int<8>, 32u>} {store<ap_uint<256>, ap_int<8>, ap_int<8>, 32u>_Pipeline_VITIS_LOOP_75_1} {store<ap_uint<256>, ap_int<8>, ap_int<8>, 32u>} reshape
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model entry_proc 
Execute       schedule -model entry_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.06 seconds; current allocated memory: 877.691 MB.
Execute       syn_report -verbosereport -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/entry_proc.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/entry_proc.sched.adb -f 
INFO-FLOW: Finish scheduling entry_proc.
Execute       set_default_model entry_proc 
Execute       bind -model entry_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 877.691 MB.
Execute       syn_report -verbosereport -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/entry_proc.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/entry_proc.bind.adb -f 
INFO-FLOW: Finish binding entry_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_inputs_ap_uint_256_ap_int_8_32u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model read_inputs<ap_uint<256>, ap_int<8>, 32u> 
Execute       schedule -model read_inputs<ap_uint<256>, ap_int<8>, 32u> 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'read_inputs<ap_uint<256>, ap_int<8>, 32u>': contains subloop(s) that are not unrolled.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'read_inputs<ap_uint<256>, ap_int<8>, 32u>': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 879.316 MB.
Execute       syn_report -verbosereport -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/read_inputs_ap_uint_256_ap_int_8_32u_s.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/read_inputs_ap_uint_256_ap_int_8_32u_s.sched.adb -f 
INFO-FLOW: Finish scheduling read_inputs<ap_uint<256>, ap_int<8>, 32u>.
Execute       set_default_model read_inputs<ap_uint<256>, ap_int<8>, 32u> 
Execute       bind -model read_inputs<ap_uint<256>, ap_int<8>, 32u> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 879.316 MB.
Execute       syn_report -verbosereport -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/read_inputs_ap_uint_256_ap_int_8_32u_s.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/read_inputs_ap_uint_256_ap_int_8_32u_s.bind.adb -f 
INFO-FLOW: Finish binding read_inputs<ap_uint<256>, ap_int<8>, 32u>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reshape_stream_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_33_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model reshape_stream<ap_int<8>, ap_int<8>, 32u>_Pipeline_VITIS_LOOP_33_1 
Execute       schedule -model reshape_stream<ap_int<8>, ap_int<8>, 32u>_Pipeline_VITIS_LOOP_33_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_1'.
WARNING: [HLS 200-880] The II Violation in module 'reshape_stream_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_33_1' (loop 'VITIS_LOOP_33_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'select' operation ('select_ln38_27', /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:38) and 'icmp' operation ('icmp_ln33', /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:33).
WARNING: [HLS 200-880] The II Violation in module 'reshape_stream_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_33_1' (loop 'VITIS_LOOP_33_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'select' operation ('select_ln38_27', /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:38) and 'icmp' operation ('icmp_ln33', /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:33).
WARNING: [HLS 200-880] The II Violation in module 'reshape_stream_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_33_1' (loop 'VITIS_LOOP_33_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'select' operation ('select_ln38_27', /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:38) and 'icmp' operation ('icmp_ln33', /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:33).
WARNING: [HLS 200-880] The II Violation in module 'reshape_stream_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_33_1' (loop 'VITIS_LOOP_33_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'select' operation ('select_ln38_27', /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:38) and 'icmp' operation ('icmp_ln33', /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:33).
WARNING: [HLS 200-880] The II Violation in module 'reshape_stream_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_33_1' (loop 'VITIS_LOOP_33_1'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between 'store' operation ('buffer_V_addr_19_write_ln36', /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:36) of variable 'data_m_Val_V_19_load', /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:36 on array 'buffer_V' and 'store' operation ('buffer_V_addr_write_ln36', /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:36) of variable 'data_m_Val_V_load', /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:36 on array 'buffer_V'.
WARNING: [HLS 200-880] The II Violation in module 'reshape_stream_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_33_1' (loop 'VITIS_LOOP_33_1'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 1) between 'store' operation ('buffer_V_addr_27_write_ln36', /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:36) of variable 'data_m_Val_V_27_load', /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:36 on array 'buffer_V' and 'store' operation ('buffer_V_addr_write_ln36', /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:36) of variable 'data_m_Val_V_load', /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:36 on array 'buffer_V'.
WARNING: [HLS 200-880] The II Violation in module 'reshape_stream_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_33_1' (loop 'VITIS_LOOP_33_1'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 1) between 'store' operation ('buffer_V_addr_31_write_ln36', /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:36) of variable 'data_m_Val_V_31_load', /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:36 on array 'buffer_V' and 'store' operation ('buffer_V_addr_write_ln36', /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:36) of variable 'data_m_Val_V_load', /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:36 on array 'buffer_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 32, Depth = 33, loop 'VITIS_LOOP_33_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.56 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.6 seconds. CPU system time: 0 seconds. Elapsed time: 0.61 seconds; current allocated memory: 888.898 MB.
Execute       syn_report -verbosereport -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/reshape_stream_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_33_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/reshape_stream_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_33_1.sched.adb -f 
INFO-FLOW: Finish scheduling reshape_stream<ap_int<8>, ap_int<8>, 32u>_Pipeline_VITIS_LOOP_33_1.
Execute       set_default_model reshape_stream<ap_int<8>, ap_int<8>, 32u>_Pipeline_VITIS_LOOP_33_1 
Execute       bind -model reshape_stream<ap_int<8>, ap_int<8>, 32u>_Pipeline_VITIS_LOOP_33_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 888.898 MB.
Execute       syn_report -verbosereport -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/reshape_stream_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_33_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.17 sec.
Execute       db_write -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/reshape_stream_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_33_1.bind.adb -f 
INFO-FLOW: Finish binding reshape_stream<ap_int<8>, ap_int<8>, 32u>_Pipeline_VITIS_LOOP_33_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reshape_stream_ap_int_ap_int_8_32u_Pipeline_VITIS_LOOP_51_3_VITIS_LOOP_52_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model reshape_stream<ap_int,ap_int<8>,32u>_Pipeline_VITIS_LOOP_51_3_VITIS_LOOP_52_4 
Execute       schedule -model reshape_stream<ap_int,ap_int<8>,32u>_Pipeline_VITIS_LOOP_51_3_VITIS_LOOP_52_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_51_3_VITIS_LOOP_52_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_51_3_VITIS_LOOP_52_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 888.898 MB.
Execute       syn_report -verbosereport -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/reshape_stream_ap_int_ap_int_8_32u_Pipeline_VITIS_LOOP_51_3_VITIS_LOOP_52_4.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/reshape_stream_ap_int_ap_int_8_32u_Pipeline_VITIS_LOOP_51_3_VITIS_LOOP_52_4.sched.adb -f 
INFO-FLOW: Finish scheduling reshape_stream<ap_int,ap_int<8>,32u>_Pipeline_VITIS_LOOP_51_3_VITIS_LOOP_52_4.
Execute       set_default_model reshape_stream<ap_int,ap_int<8>,32u>_Pipeline_VITIS_LOOP_51_3_VITIS_LOOP_52_4 
Execute       bind -model reshape_stream<ap_int,ap_int<8>,32u>_Pipeline_VITIS_LOOP_51_3_VITIS_LOOP_52_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 888.898 MB.
Execute       syn_report -verbosereport -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/reshape_stream_ap_int_ap_int_8_32u_Pipeline_VITIS_LOOP_51_3_VITIS_LOOP_52_4.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/reshape_stream_ap_int_ap_int_8_32u_Pipeline_VITIS_LOOP_51_3_VITIS_LOOP_52_4.bind.adb -f 
INFO-FLOW: Finish binding reshape_stream<ap_int,ap_int<8>,32u>_Pipeline_VITIS_LOOP_51_3_VITIS_LOOP_52_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reshape_stream_ap_int_8_ap_int_8_32u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model reshape_stream<ap_int<8>, ap_int<8>, 32u> 
Execute       schedule -model reshape_stream<ap_int<8>, ap_int<8>, 32u> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 888.898 MB.
Execute       syn_report -verbosereport -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/reshape_stream_ap_int_8_ap_int_8_32u_s.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/reshape_stream_ap_int_8_ap_int_8_32u_s.sched.adb -f 
INFO-FLOW: Finish scheduling reshape_stream<ap_int<8>, ap_int<8>, 32u>.
Execute       set_default_model reshape_stream<ap_int<8>, ap_int<8>, 32u> 
Execute       bind -model reshape_stream<ap_int<8>, ap_int<8>, 32u> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 888.898 MB.
Execute       syn_report -verbosereport -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/reshape_stream_ap_int_8_ap_int_8_32u_s.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.29 sec.
Execute       db_write -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/reshape_stream_ap_int_8_ap_int_8_32u_s.bind.adb -f 
INFO-FLOW: Finish binding reshape_stream<ap_int<8>, ap_int<8>, 32u>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_75_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model store<ap_uint<256>, ap_int<8>, ap_int<8>, 32u>_Pipeline_VITIS_LOOP_75_1 
Execute       schedule -model store<ap_uint<256>, ap_int<8>, ap_int<8>, 32u>_Pipeline_VITIS_LOOP_75_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_75_1'.
WARNING: [HLS 200-880] The II Violation in module 'store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_75_1' (loop 'VITIS_LOOP_75_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('dst_idx_write_ln75', /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:75) of variable 'dst_idx', /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:79 on local variable 'dst_idx' and 'load' operation ('dst_idx_load', /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:79) on local variable 'dst_idx'.
WARNING: [HLS 200-885] The II Violation in module 'store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_75_1' (loop 'VITIS_LOOP_75_1'): Unable to schedule bus request operation ('empty_40', /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:78) on port 'reshape_data' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:78) due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_75_1' (loop 'VITIS_LOOP_75_1'): Unable to schedule bus request operation ('empty_42', /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:78) on port 'reshape_data' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:78) due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_75_1' (loop 'VITIS_LOOP_75_1'): Unable to schedule bus request operation ('empty_44', /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:78) on port 'reshape_data' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:78) due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_75_1' (loop 'VITIS_LOOP_75_1'): Unable to schedule bus request operation ('empty_74', /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:78) on port 'reshape_data' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:78) due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_75_1' (loop 'VITIS_LOOP_75_1'): Unable to schedule bus request operation ('empty_90', /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:78) on port 'reshape_data' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:78) due to limited memory ports (II = 27). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_75_1' (loop 'VITIS_LOOP_75_1'): Unable to schedule bus request operation ('empty_98', /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:78) on port 'reshape_data' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:78) due to limited memory ports (II = 31). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 32, Depth = 40, loop 'VITIS_LOOP_75_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.4 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.7 seconds. CPU system time: 0 seconds. Elapsed time: 0.7 seconds; current allocated memory: 890.977 MB.
Execute       syn_report -verbosereport -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_75_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_75_1.sched.adb -f 
INFO-FLOW: Finish scheduling store<ap_uint<256>, ap_int<8>, ap_int<8>, 32u>_Pipeline_VITIS_LOOP_75_1.
Execute       set_default_model store<ap_uint<256>, ap_int<8>, ap_int<8>, 32u>_Pipeline_VITIS_LOOP_75_1 
Execute       bind -model store<ap_uint<256>, ap_int<8>, ap_int<8>, 32u>_Pipeline_VITIS_LOOP_75_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 890.977 MB.
Execute       syn_report -verbosereport -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_75_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.13 sec.
Execute       db_write -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_75_1.bind.adb -f 
INFO-FLOW: Finish binding store<ap_uint<256>, ap_int<8>, ap_int<8>, 32u>_Pipeline_VITIS_LOOP_75_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_ap_uint_256_ap_int_8_ap_int_8_32u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model store<ap_uint<256>, ap_int<8>, ap_int<8>, 32u> 
Execute       schedule -model store<ap_uint<256>, ap_int<8>, ap_int<8>, 32u> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 892.125 MB.
Execute       syn_report -verbosereport -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/store_ap_uint_256_ap_int_8_ap_int_8_32u_s.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/store_ap_uint_256_ap_int_8_ap_int_8_32u_s.sched.adb -f 
INFO-FLOW: Finish scheduling store<ap_uint<256>, ap_int<8>, ap_int<8>, 32u>.
Execute       set_default_model store<ap_uint<256>, ap_int<8>, ap_int<8>, 32u> 
Execute       bind -model store<ap_uint<256>, ap_int<8>, ap_int<8>, 32u> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 892.125 MB.
Execute       syn_report -verbosereport -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/store_ap_uint_256_ap_int_8_ap_int_8_32u_s.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.21 sec.
Execute       db_write -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/store_ap_uint_256_ap_int_8_ap_int_8_32u_s.bind.adb -f 
INFO-FLOW: Finish binding store<ap_uint<256>, ap_int<8>, ap_int<8>, 32u>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reshape' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model reshape 
Execute       schedule -model reshape 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 892.609 MB.
Execute       syn_report -verbosereport -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/reshape.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/reshape.sched.adb -f 
INFO-FLOW: Finish scheduling reshape.
Execute       set_default_model reshape 
Execute       bind -model reshape 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.17 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 892.609 MB.
Execute       syn_report -verbosereport -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/reshape.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.47 sec.
Execute       db_write -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/reshape.bind.adb -f 
INFO-FLOW: Finish binding reshape.
Execute       get_model_list reshape -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess entry_proc 
Execute       rtl_gen_preprocess read_inputs<ap_uint<256>, ap_int<8>, 32u> 
Execute       rtl_gen_preprocess reshape_stream<ap_int<8>, ap_int<8>, 32u>_Pipeline_VITIS_LOOP_33_1 
Execute       rtl_gen_preprocess reshape_stream<ap_int,ap_int<8>,32u>_Pipeline_VITIS_LOOP_51_3_VITIS_LOOP_52_4 
Execute       rtl_gen_preprocess reshape_stream<ap_int<8>, ap_int<8>, 32u> 
Execute       rtl_gen_preprocess store<ap_uint<256>, ap_int<8>, ap_int<8>, 32u>_Pipeline_VITIS_LOOP_75_1 
Execute       rtl_gen_preprocess store<ap_uint<256>, ap_int<8>, ap_int<8>, 32u> 
Execute       rtl_gen_preprocess reshape 
INFO-FLOW: Model list for RTL generation: entry_proc {read_inputs<ap_uint<256>, ap_int<8>, 32u>} {reshape_stream<ap_int<8>, ap_int<8>, 32u>_Pipeline_VITIS_LOOP_33_1} reshape_stream<ap_int,ap_int<8>,32u>_Pipeline_VITIS_LOOP_51_3_VITIS_LOOP_52_4 {reshape_stream<ap_int<8>, ap_int<8>, 32u>} {store<ap_uint<256>, ap_int<8>, ap_int<8>, 32u>_Pipeline_VITIS_LOOP_75_1} {store<ap_uint<256>, ap_int<8>, ap_int<8>, 32u>} reshape
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model entry_proc -top_prefix reshape_ -sub_prefix reshape_ -mg_file /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/entry_proc.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0 seconds. Elapsed time: 0.48 seconds; current allocated memory: 892.609 MB.
Execute       source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/reshape.rtl_wrap.cfg.tcl 
Execute       gen_rtl entry_proc -style xilinx -f -lang vhdl -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/syn/vhdl/reshape_entry_proc 
Execute       gen_rtl entry_proc -style xilinx -f -lang vlog -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/syn/verilog/reshape_entry_proc 
Execute       syn_report -csynth -model entry_proc -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/syn/report/entry_proc_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model entry_proc -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/syn/report/entry_proc_csynth.xml 
Execute       syn_report -verbosereport -model entry_proc -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/entry_proc.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model entry_proc -f -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/entry_proc.adb 
Execute       db_write -model entry_proc -bindview -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info entry_proc -p /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/entry_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_inputs_ap_uint_256_ap_int_8_32u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model read_inputs<ap_uint<256>, ap_int<8>, 32u> -top_prefix reshape_ -sub_prefix reshape_ -mg_file /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/read_inputs_ap_uint_256_ap_int_8_32u_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_inputs_ap_uint_256_ap_int_8_32u_s'.
INFO: [RTMG 210-278] Implementing memory 'reshape_read_inputs_ap_uint_256_ap_int_8_32u_s_ram_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 893.367 MB.
Execute       source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/reshape.rtl_wrap.cfg.tcl 
Execute       gen_rtl read_inputs<ap_uint<256>, ap_int<8>, 32u> -style xilinx -f -lang vhdl -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/syn/vhdl/reshape_read_inputs_ap_uint_256_ap_int_8_32u_s 
Execute       gen_rtl read_inputs<ap_uint<256>, ap_int<8>, 32u> -style xilinx -f -lang vlog -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/syn/verilog/reshape_read_inputs_ap_uint_256_ap_int_8_32u_s 
Execute       syn_report -csynth -model read_inputs<ap_uint<256>, ap_int<8>, 32u> -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/syn/report/read_inputs_ap_uint_256_ap_int_8_32u_s_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model read_inputs<ap_uint<256>, ap_int<8>, 32u> -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/syn/report/read_inputs_ap_uint_256_ap_int_8_32u_s_csynth.xml 
Execute       syn_report -verbosereport -model read_inputs<ap_uint<256>, ap_int<8>, 32u> -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/read_inputs_ap_uint_256_ap_int_8_32u_s.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model read_inputs<ap_uint<256>, ap_int<8>, 32u> -f -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/read_inputs_ap_uint_256_ap_int_8_32u_s.adb 
Execute       db_write -model read_inputs<ap_uint<256>, ap_int<8>, 32u> -bindview -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info read_inputs<ap_uint<256>, ap_int<8>, 32u> -p /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/read_inputs_ap_uint_256_ap_int_8_32u_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reshape_stream_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_33_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model reshape_stream<ap_int<8>, ap_int<8>, 32u>_Pipeline_VITIS_LOOP_33_1 -top_prefix reshape_ -sub_prefix reshape_ -mg_file /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/reshape_stream_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_33_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'reshape_stream_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_33_1' pipeline 'VITIS_LOOP_33_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'reshape_stream_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_33_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 898.363 MB.
Execute       source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/reshape.rtl_wrap.cfg.tcl 
Execute       gen_rtl reshape_stream<ap_int<8>, ap_int<8>, 32u>_Pipeline_VITIS_LOOP_33_1 -style xilinx -f -lang vhdl -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/syn/vhdl/reshape_reshape_stream_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_33_1 
Execute       gen_rtl reshape_stream<ap_int<8>, ap_int<8>, 32u>_Pipeline_VITIS_LOOP_33_1 -style xilinx -f -lang vlog -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/syn/verilog/reshape_reshape_stream_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_33_1 
Execute       syn_report -csynth -model reshape_stream<ap_int<8>, ap_int<8>, 32u>_Pipeline_VITIS_LOOP_33_1 -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/syn/report/reshape_stream_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_33_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model reshape_stream<ap_int<8>, ap_int<8>, 32u>_Pipeline_VITIS_LOOP_33_1 -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/syn/report/reshape_stream_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_33_1_csynth.xml 
Execute       syn_report -verbosereport -model reshape_stream<ap_int<8>, ap_int<8>, 32u>_Pipeline_VITIS_LOOP_33_1 -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/reshape_stream_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_33_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.21 sec.
Execute       db_write -model reshape_stream<ap_int<8>, ap_int<8>, 32u>_Pipeline_VITIS_LOOP_33_1 -f -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/reshape_stream_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_33_1.adb 
Execute       db_write -model reshape_stream<ap_int<8>, ap_int<8>, 32u>_Pipeline_VITIS_LOOP_33_1 -bindview -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info reshape_stream<ap_int<8>, ap_int<8>, 32u>_Pipeline_VITIS_LOOP_33_1 -p /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/reshape_stream_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_33_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reshape_stream_ap_int_ap_int_8_32u_Pipeline_VITIS_LOOP_51_3_VITIS_LOOP_52_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model reshape_stream<ap_int,ap_int<8>,32u>_Pipeline_VITIS_LOOP_51_3_VITIS_LOOP_52_4 -top_prefix reshape_ -sub_prefix reshape_ -mg_file /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/reshape_stream_ap_int_ap_int_8_32u_Pipeline_VITIS_LOOP_51_3_VITIS_LOOP_52_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'reshape_stream_ap_int_ap_int_8_32u_Pipeline_VITIS_LOOP_51_3_VITIS_LOOP_52_4' pipeline 'VITIS_LOOP_51_3_VITIS_LOOP_52_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'reshape_stream_ap_int_ap_int_8_32u_Pipeline_VITIS_LOOP_51_3_VITIS_LOOP_52_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 911.297 MB.
Execute       source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/reshape.rtl_wrap.cfg.tcl 
Execute       gen_rtl reshape_stream<ap_int,ap_int<8>,32u>_Pipeline_VITIS_LOOP_51_3_VITIS_LOOP_52_4 -style xilinx -f -lang vhdl -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/syn/vhdl/reshape_reshape_stream_ap_int_ap_int_8_32u_Pipeline_VITIS_LOOP_51_3_VITIS_LOOP_52_4 
Execute       gen_rtl reshape_stream<ap_int,ap_int<8>,32u>_Pipeline_VITIS_LOOP_51_3_VITIS_LOOP_52_4 -style xilinx -f -lang vlog -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/syn/verilog/reshape_reshape_stream_ap_int_ap_int_8_32u_Pipeline_VITIS_LOOP_51_3_VITIS_LOOP_52_4 
Execute       syn_report -csynth -model reshape_stream<ap_int,ap_int<8>,32u>_Pipeline_VITIS_LOOP_51_3_VITIS_LOOP_52_4 -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/syn/report/reshape_stream_ap_int_ap_int_8_32u_Pipeline_VITIS_LOOP_51_3_VITIS_LOOP_52_4_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model reshape_stream<ap_int,ap_int<8>,32u>_Pipeline_VITIS_LOOP_51_3_VITIS_LOOP_52_4 -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/syn/report/reshape_stream_ap_int_ap_int_8_32u_Pipeline_VITIS_LOOP_51_3_VITIS_LOOP_52_4_csynth.xml 
Execute       syn_report -verbosereport -model reshape_stream<ap_int,ap_int<8>,32u>_Pipeline_VITIS_LOOP_51_3_VITIS_LOOP_52_4 -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/reshape_stream_ap_int_ap_int_8_32u_Pipeline_VITIS_LOOP_51_3_VITIS_LOOP_52_4.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model reshape_stream<ap_int,ap_int<8>,32u>_Pipeline_VITIS_LOOP_51_3_VITIS_LOOP_52_4 -f -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/reshape_stream_ap_int_ap_int_8_32u_Pipeline_VITIS_LOOP_51_3_VITIS_LOOP_52_4.adb 
Execute       db_write -model reshape_stream<ap_int,ap_int<8>,32u>_Pipeline_VITIS_LOOP_51_3_VITIS_LOOP_52_4 -bindview -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info reshape_stream<ap_int,ap_int<8>,32u>_Pipeline_VITIS_LOOP_51_3_VITIS_LOOP_52_4 -p /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/reshape_stream_ap_int_ap_int_8_32u_Pipeline_VITIS_LOOP_51_3_VITIS_LOOP_52_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reshape_stream_ap_int_8_ap_int_8_32u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model reshape_stream<ap_int<8>, ap_int<8>, 32u> -top_prefix reshape_ -sub_prefix reshape_ -mg_file /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/reshape_stream_ap_int_8_ap_int_8_32u_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'reshape_stream_ap_int_8_ap_int_8_32u_s'.
INFO: [RTMG 210-278] Implementing memory 'reshape_reshape_stream_ap_int_8_ap_int_8_32u_s_buffer_V_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 916.496 MB.
Execute       source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/reshape.rtl_wrap.cfg.tcl 
Execute       gen_rtl reshape_stream<ap_int<8>, ap_int<8>, 32u> -style xilinx -f -lang vhdl -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/syn/vhdl/reshape_reshape_stream_ap_int_8_ap_int_8_32u_s 
Execute       gen_rtl reshape_stream<ap_int<8>, ap_int<8>, 32u> -style xilinx -f -lang vlog -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/syn/verilog/reshape_reshape_stream_ap_int_8_ap_int_8_32u_s 
Execute       syn_report -csynth -model reshape_stream<ap_int<8>, ap_int<8>, 32u> -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/syn/report/reshape_stream_ap_int_8_ap_int_8_32u_s_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model reshape_stream<ap_int<8>, ap_int<8>, 32u> -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/syn/report/reshape_stream_ap_int_8_ap_int_8_32u_s_csynth.xml 
Execute       syn_report -verbosereport -model reshape_stream<ap_int<8>, ap_int<8>, 32u> -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/reshape_stream_ap_int_8_ap_int_8_32u_s.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.34 sec.
Execute       db_write -model reshape_stream<ap_int<8>, ap_int<8>, 32u> -f -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/reshape_stream_ap_int_8_ap_int_8_32u_s.adb 
Execute       db_write -model reshape_stream<ap_int<8>, ap_int<8>, 32u> -bindview -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info reshape_stream<ap_int<8>, ap_int<8>, 32u> -p /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/reshape_stream_ap_int_8_ap_int_8_32u_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_75_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model store<ap_uint<256>, ap_int<8>, ap_int<8>, 32u>_Pipeline_VITIS_LOOP_75_1 -top_prefix reshape_ -sub_prefix reshape_ -mg_file /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_75_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_75_1' pipeline 'VITIS_LOOP_75_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_75_1' is 8192 from HDL expression: ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))
INFO: [RTGEN 206-100] Generating core module 'add_32ns_32ns_32_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_75_1'.
Command       create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.66 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.66 seconds; current allocated memory: 925.344 MB.
Execute       source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/reshape.rtl_wrap.cfg.tcl 
Execute       gen_rtl store<ap_uint<256>, ap_int<8>, ap_int<8>, 32u>_Pipeline_VITIS_LOOP_75_1 -style xilinx -f -lang vhdl -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/syn/vhdl/reshape_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_75_1 
Execute       gen_rtl store<ap_uint<256>, ap_int<8>, ap_int<8>, 32u>_Pipeline_VITIS_LOOP_75_1 -style xilinx -f -lang vlog -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/syn/verilog/reshape_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_75_1 
Execute       syn_report -csynth -model store<ap_uint<256>, ap_int<8>, ap_int<8>, 32u>_Pipeline_VITIS_LOOP_75_1 -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/syn/report/store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_75_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.12 sec.
Execute       syn_report -rtlxml -model store<ap_uint<256>, ap_int<8>, ap_int<8>, 32u>_Pipeline_VITIS_LOOP_75_1 -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/syn/report/store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_75_1_csynth.xml 
Execute       syn_report -verbosereport -model store<ap_uint<256>, ap_int<8>, ap_int<8>, 32u>_Pipeline_VITIS_LOOP_75_1 -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_75_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.19 sec.
Execute       db_write -model store<ap_uint<256>, ap_int<8>, ap_int<8>, 32u>_Pipeline_VITIS_LOOP_75_1 -f -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_75_1.adb 
Execute       db_write -model store<ap_uint<256>, ap_int<8>, ap_int<8>, 32u>_Pipeline_VITIS_LOOP_75_1 -bindview -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info store<ap_uint<256>, ap_int<8>, ap_int<8>, 32u>_Pipeline_VITIS_LOOP_75_1 -p /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_75_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_ap_uint_256_ap_int_8_ap_int_8_32u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model store<ap_uint<256>, ap_int<8>, ap_int<8>, 32u> -top_prefix reshape_ -sub_prefix reshape_ -mg_file /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/store_ap_uint_256_ap_int_8_ap_int_8_32u_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_ap_uint_256_ap_int_8_ap_int_8_32u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 935.406 MB.
Execute       source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/reshape.rtl_wrap.cfg.tcl 
Execute       gen_rtl store<ap_uint<256>, ap_int<8>, ap_int<8>, 32u> -style xilinx -f -lang vhdl -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/syn/vhdl/reshape_store_ap_uint_256_ap_int_8_ap_int_8_32u_s 
Execute       gen_rtl store<ap_uint<256>, ap_int<8>, ap_int<8>, 32u> -style xilinx -f -lang vlog -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/syn/verilog/reshape_store_ap_uint_256_ap_int_8_ap_int_8_32u_s 
Execute       syn_report -csynth -model store<ap_uint<256>, ap_int<8>, ap_int<8>, 32u> -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/syn/report/store_ap_uint_256_ap_int_8_ap_int_8_32u_s_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model store<ap_uint<256>, ap_int<8>, ap_int<8>, 32u> -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/syn/report/store_ap_uint_256_ap_int_8_ap_int_8_32u_s_csynth.xml 
Execute       syn_report -verbosereport -model store<ap_uint<256>, ap_int<8>, ap_int<8>, 32u> -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/store_ap_uint_256_ap_int_8_ap_int_8_32u_s.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.25 sec.
Execute       db_write -model store<ap_uint<256>, ap_int<8>, ap_int<8>, 32u> -f -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/store_ap_uint_256_ap_int_8_ap_int_8_32u_s.adb 
Execute       db_write -model store<ap_uint<256>, ap_int<8>, ap_int<8>, 32u> -bindview -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info store<ap_uint<256>, ap_int<8>, ap_int<8>, 32u> -p /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/store_ap_uint_256_ap_int_8_ap_int_8_32u_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reshape' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model reshape -top_prefix  -sub_prefix reshape_ -mg_file /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/reshape.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'reshape/reshape_data' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'reshape/input_data_addr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'reshape/inputs' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'reshape/outputs' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'reshape/ROWS' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'reshape/COLS' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'reshape/reshape_flag' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'reshape' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'input_data_addr', 'inputs', 'outputs', 'ROWS', 'COLS', 'reshape_flag' and 'return' to AXI-Lite port reshape_addr.
INFO: [RTGEN 206-100] Finished creating RTL model for 'reshape'.
INFO: [RTMG 210-285] Implementing FIFO 'outputs_c_U(reshape_fifo_w64_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_in_U(reshape_fifo_w256_d16_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_data_addr_c_U(reshape_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ROWS_c9_U(reshape_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'COLS_c10_U(reshape_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_out_U(reshape_fifo_w256_d16_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'ROWS_c_U(reshape_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'COLS_c_U(reshape_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_store_ap_uint_256_ap_int_8_ap_int_8_32u_U0_U(reshape_start_for_store_ap_uint_256_ap_int_8_ap_int_8_32u_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_reshape_stream_ap_int_8_ap_int_8_32u_U0_U(reshape_start_for_reshape_stream_ap_int_8_ap_int_8_32u_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 939.824 MB.
Execute       source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/reshape.rtl_wrap.cfg.tcl 
Execute       gen_rtl reshape -istop -style xilinx -f -lang vhdl -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/syn/vhdl/reshape 
Execute       gen_rtl reshape -istop -style xilinx -f -lang vlog -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/syn/verilog/reshape 
Execute       syn_report -csynth -model reshape -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/syn/report/reshape_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model reshape -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/syn/report/reshape_csynth.xml 
Execute       syn_report -verbosereport -model reshape -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/reshape.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.47 sec.
Execute       db_write -model reshape -f -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/reshape.adb 
Execute       db_write -model reshape -bindview -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info reshape -p /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/reshape 
Execute       export_constraint_db -f -tool general -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/reshape.constraint.tcl 
Execute       syn_report -designview -model reshape -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/reshape.design.xml 
Command       syn_report done; 0.4 sec.
Execute       syn_report -csynthDesign -model reshape -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -wcfg -model reshape -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/reshape_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model reshape -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/reshape.protoinst 
Execute       sc_get_clocks reshape 
Execute       sc_get_portdomain reshape 
INFO-FLOW: Model list for RTL component generation: entry_proc {read_inputs<ap_uint<256>, ap_int<8>, 32u>} {reshape_stream<ap_int<8>, ap_int<8>, 32u>_Pipeline_VITIS_LOOP_33_1} reshape_stream<ap_int,ap_int<8>,32u>_Pipeline_VITIS_LOOP_51_3_VITIS_LOOP_52_4 {reshape_stream<ap_int<8>, ap_int<8>, 32u>} {store<ap_uint<256>, ap_int<8>, ap_int<8>, 32u>_Pipeline_VITIS_LOOP_75_1} {store<ap_uint<256>, ap_int<8>, ap_int<8>, 32u>} reshape
INFO-FLOW: Handling components in module [entry_proc] ... 
Execute       source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/entry_proc.compgen.tcl 
INFO-FLOW: Handling components in module [read_inputs_ap_uint_256_ap_int_8_32u_s] ... 
Execute       source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/read_inputs_ap_uint_256_ap_int_8_32u_s.compgen.tcl 
INFO-FLOW: Found component reshape_mul_32s_32s_32_1_1.
INFO-FLOW: Append model reshape_mul_32s_32s_32_1_1
INFO-FLOW: Found component reshape_read_inputs_ap_uint_256_ap_int_8_32u_s_ram_RAM_AUTO_1R1W.
INFO-FLOW: Append model reshape_read_inputs_ap_uint_256_ap_int_8_32u_s_ram_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [reshape_stream_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_33_1] ... 
Execute       source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/reshape_stream_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_33_1.compgen.tcl 
INFO-FLOW: Found component reshape_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model reshape_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [reshape_stream_ap_int_ap_int_8_32u_Pipeline_VITIS_LOOP_51_3_VITIS_LOOP_52_4] ... 
Execute       source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/reshape_stream_ap_int_ap_int_8_32u_Pipeline_VITIS_LOOP_51_3_VITIS_LOOP_52_4.compgen.tcl 
INFO-FLOW: Found component reshape_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model reshape_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [reshape_stream_ap_int_8_ap_int_8_32u_s] ... 
Execute       source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/reshape_stream_ap_int_8_ap_int_8_32u_s.compgen.tcl 
INFO-FLOW: Found component reshape_mul_32ns_32ns_64_1_1.
INFO-FLOW: Append model reshape_mul_32ns_32ns_64_1_1
INFO-FLOW: Found component reshape_reshape_stream_ap_int_8_ap_int_8_32u_s_buffer_V_RAM_AUTO_1R1W.
INFO-FLOW: Append model reshape_reshape_stream_ap_int_8_ap_int_8_32u_s_buffer_V_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_75_1] ... 
Execute       source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_75_1.compgen.tcl 
INFO-FLOW: Found component reshape_add_32ns_32ns_32_3_1.
INFO-FLOW: Append model reshape_add_32ns_32ns_32_3_1
INFO-FLOW: Found component reshape_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model reshape_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [store_ap_uint_256_ap_int_8_ap_int_8_32u_s] ... 
Execute       source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/store_ap_uint_256_ap_int_8_ap_int_8_32u_s.compgen.tcl 
INFO-FLOW: Handling components in module [reshape] ... 
Execute       source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/reshape.compgen.tcl 
INFO-FLOW: Found component reshape_fifo_w64_d4_S.
INFO-FLOW: Append model reshape_fifo_w64_d4_S
INFO-FLOW: Found component reshape_fifo_w256_d16_A.
INFO-FLOW: Append model reshape_fifo_w256_d16_A
INFO-FLOW: Found component reshape_fifo_w32_d3_S.
INFO-FLOW: Append model reshape_fifo_w32_d3_S
INFO-FLOW: Found component reshape_fifo_w32_d2_S.
INFO-FLOW: Append model reshape_fifo_w32_d2_S
INFO-FLOW: Found component reshape_fifo_w32_d2_S.
INFO-FLOW: Append model reshape_fifo_w32_d2_S
INFO-FLOW: Found component reshape_fifo_w256_d16_A.
INFO-FLOW: Append model reshape_fifo_w256_d16_A
INFO-FLOW: Found component reshape_fifo_w32_d2_S.
INFO-FLOW: Append model reshape_fifo_w32_d2_S
INFO-FLOW: Found component reshape_fifo_w32_d2_S.
INFO-FLOW: Append model reshape_fifo_w32_d2_S
INFO-FLOW: Found component reshape_start_for_store_ap_uint_256_ap_int_8_ap_int_8_32u_U0.
INFO-FLOW: Append model reshape_start_for_store_ap_uint_256_ap_int_8_ap_int_8_32u_U0
INFO-FLOW: Found component reshape_start_for_reshape_stream_ap_int_8_ap_int_8_32u_U0.
INFO-FLOW: Append model reshape_start_for_reshape_stream_ap_int_8_ap_int_8_32u_U0
INFO-FLOW: Found component reshape_reshape_data_m_axi.
INFO-FLOW: Append model reshape_reshape_data_m_axi
INFO-FLOW: Found component reshape_reshape_addr_s_axi.
INFO-FLOW: Append model reshape_reshape_addr_s_axi
INFO-FLOW: Append model entry_proc
INFO-FLOW: Append model read_inputs_ap_uint_256_ap_int_8_32u_s
INFO-FLOW: Append model reshape_stream_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_33_1
INFO-FLOW: Append model reshape_stream_ap_int_ap_int_8_32u_Pipeline_VITIS_LOOP_51_3_VITIS_LOOP_52_4
INFO-FLOW: Append model reshape_stream_ap_int_8_ap_int_8_32u_s
INFO-FLOW: Append model store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_75_1
INFO-FLOW: Append model store_ap_uint_256_ap_int_8_ap_int_8_32u_s
INFO-FLOW: Append model reshape
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: reshape_mul_32s_32s_32_1_1 reshape_read_inputs_ap_uint_256_ap_int_8_32u_s_ram_RAM_AUTO_1R1W reshape_flow_control_loop_pipe_sequential_init reshape_flow_control_loop_pipe_sequential_init reshape_mul_32ns_32ns_64_1_1 reshape_reshape_stream_ap_int_8_ap_int_8_32u_s_buffer_V_RAM_AUTO_1R1W reshape_add_32ns_32ns_32_3_1 reshape_flow_control_loop_pipe_sequential_init reshape_fifo_w64_d4_S reshape_fifo_w256_d16_A reshape_fifo_w32_d3_S reshape_fifo_w32_d2_S reshape_fifo_w32_d2_S reshape_fifo_w256_d16_A reshape_fifo_w32_d2_S reshape_fifo_w32_d2_S reshape_start_for_store_ap_uint_256_ap_int_8_ap_int_8_32u_U0 reshape_start_for_reshape_stream_ap_int_8_ap_int_8_32u_U0 reshape_reshape_data_m_axi reshape_reshape_addr_s_axi entry_proc read_inputs_ap_uint_256_ap_int_8_32u_s reshape_stream_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_33_1 reshape_stream_ap_int_ap_int_8_32u_Pipeline_VITIS_LOOP_51_3_VITIS_LOOP_52_4 reshape_stream_ap_int_8_ap_int_8_32u_s store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_75_1 store_ap_uint_256_ap_int_8_ap_int_8_32u_s reshape
INFO-FLOW: Generating /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model reshape_mul_32s_32s_32_1_1
INFO-FLOW: To file: write model reshape_read_inputs_ap_uint_256_ap_int_8_32u_s_ram_RAM_AUTO_1R1W
INFO-FLOW: To file: write model reshape_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model reshape_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model reshape_mul_32ns_32ns_64_1_1
INFO-FLOW: To file: write model reshape_reshape_stream_ap_int_8_ap_int_8_32u_s_buffer_V_RAM_AUTO_1R1W
INFO-FLOW: To file: write model reshape_add_32ns_32ns_32_3_1
INFO-FLOW: To file: write model reshape_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model reshape_fifo_w64_d4_S
INFO-FLOW: To file: write model reshape_fifo_w256_d16_A
INFO-FLOW: To file: write model reshape_fifo_w32_d3_S
INFO-FLOW: To file: write model reshape_fifo_w32_d2_S
INFO-FLOW: To file: write model reshape_fifo_w32_d2_S
INFO-FLOW: To file: write model reshape_fifo_w256_d16_A
INFO-FLOW: To file: write model reshape_fifo_w32_d2_S
INFO-FLOW: To file: write model reshape_fifo_w32_d2_S
INFO-FLOW: To file: write model reshape_start_for_store_ap_uint_256_ap_int_8_ap_int_8_32u_U0
INFO-FLOW: To file: write model reshape_start_for_reshape_stream_ap_int_8_ap_int_8_32u_U0
INFO-FLOW: To file: write model reshape_reshape_data_m_axi
INFO-FLOW: To file: write model reshape_reshape_addr_s_axi
INFO-FLOW: To file: write model entry_proc
INFO-FLOW: To file: write model read_inputs_ap_uint_256_ap_int_8_32u_s
INFO-FLOW: To file: write model reshape_stream_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_33_1
INFO-FLOW: To file: write model reshape_stream_ap_int_ap_int_8_32u_Pipeline_VITIS_LOOP_51_3_VITIS_LOOP_52_4
INFO-FLOW: To file: write model reshape_stream_ap_int_8_ap_int_8_32u_s
INFO-FLOW: To file: write model store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_75_1
INFO-FLOW: To file: write model store_ap_uint_256_ap_int_8_ap_int_8_32u_s
INFO-FLOW: To file: write model reshape
INFO-FLOW: Generating /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/global.setting.tcl
Execute       source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute         source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute       source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/global.setting.tcl 
Execute       source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/vhdl' dstVlogDir='/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/vlog' tclDir='/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db' modelList='reshape_mul_32s_32s_32_1_1
reshape_read_inputs_ap_uint_256_ap_int_8_32u_s_ram_RAM_AUTO_1R1W
reshape_flow_control_loop_pipe_sequential_init
reshape_flow_control_loop_pipe_sequential_init
reshape_mul_32ns_32ns_64_1_1
reshape_reshape_stream_ap_int_8_ap_int_8_32u_s_buffer_V_RAM_AUTO_1R1W
reshape_add_32ns_32ns_32_3_1
reshape_flow_control_loop_pipe_sequential_init
reshape_fifo_w64_d4_S
reshape_fifo_w256_d16_A
reshape_fifo_w32_d3_S
reshape_fifo_w32_d2_S
reshape_fifo_w32_d2_S
reshape_fifo_w256_d16_A
reshape_fifo_w32_d2_S
reshape_fifo_w32_d2_S
reshape_start_for_store_ap_uint_256_ap_int_8_ap_int_8_32u_U0
reshape_start_for_reshape_stream_ap_int_8_ap_int_8_32u_U0
reshape_reshape_data_m_axi
reshape_reshape_addr_s_axi
entry_proc
read_inputs_ap_uint_256_ap_int_8_32u_s
reshape_stream_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_33_1
reshape_stream_ap_int_ap_int_8_32u_Pipeline_VITIS_LOOP_51_3_VITIS_LOOP_52_4
reshape_stream_ap_int_8_ap_int_8_32u_s
store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_75_1
store_ap_uint_256_ap_int_8_ap_int_8_32u_s
reshape
' expOnly='0'
Execute       source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute       source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/global.setting.tcl 
Execute       source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/global.setting.tcl 
Execute       source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/entry_proc.compgen.tcl 
Execute       source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/read_inputs_ap_uint_256_ap_int_8_32u_s.compgen.tcl 
Execute       source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/reshape_stream_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_33_1.compgen.tcl 
Execute       source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/reshape_stream_ap_int_ap_int_8_32u_Pipeline_VITIS_LOOP_51_3_VITIS_LOOP_52_4.compgen.tcl 
Execute       source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/reshape_stream_ap_int_8_ap_int_8_32u_s.compgen.tcl 
Execute       source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_75_1.compgen.tcl 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'reshape_add_32ns_32ns_32_3_1_Adder_0'
Execute       source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/store_ap_uint_256_ap_int_8_ap_int_8_32u_s.compgen.tcl 
Execute       source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/reshape.compgen.tcl 
Execute         source ./reshape_addr.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.02 seconds; current allocated memory: 943.074 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='reshape_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name entry_proc
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='reshape_mul_32s_32s_32_1_1
reshape_read_inputs_ap_uint_256_ap_int_8_32u_s_ram_RAM_AUTO_1R1W
reshape_flow_control_loop_pipe_sequential_init
reshape_flow_control_loop_pipe_sequential_init
reshape_mul_32ns_32ns_64_1_1
reshape_reshape_stream_ap_int_8_ap_int_8_32u_s_buffer_V_RAM_AUTO_1R1W
reshape_add_32ns_32ns_32_3_1
reshape_flow_control_loop_pipe_sequential_init
reshape_fifo_w64_d4_S
reshape_fifo_w256_d16_A
reshape_fifo_w32_d3_S
reshape_fifo_w32_d2_S
reshape_fifo_w32_d2_S
reshape_fifo_w256_d16_A
reshape_fifo_w32_d2_S
reshape_fifo_w32_d2_S
reshape_start_for_store_ap_uint_256_ap_int_8_ap_int_8_32u_U0
reshape_start_for_reshape_stream_ap_int_8_ap_int_8_32u_U0
reshape_reshape_data_m_axi
reshape_reshape_addr_s_axi
entry_proc
read_inputs_ap_uint_256_ap_int_8_32u_s
reshape_stream_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_33_1
reshape_stream_ap_int_ap_int_8_32u_Pipeline_VITIS_LOOP_51_3_VITIS_LOOP_52_4
reshape_stream_ap_int_8_ap_int_8_32u_s
store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_75_1
store_ap_uint_256_ap_int_8_ap_int_8_32u_s
reshape
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/global.setting.tcl 
Execute       source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/global.setting.tcl 
Execute       source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/top-io-be.tcl 
Execute       source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/reshape.tbgen.tcl 
Execute       source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/reshape.compgen.dataonly.tcl 
Execute       source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/reshape.compgen.dataonly.tcl 
Execute       source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/reshape.rtl_wrap.cfg.tcl 
Execute       source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/reshape.compgen.dataonly.tcl 
Execute       source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/entry_proc.tbgen.tcl 
Execute       source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/read_inputs_ap_uint_256_ap_int_8_32u_s.tbgen.tcl 
Execute       source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/reshape_stream_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_33_1.tbgen.tcl 
Execute       source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/reshape_stream_ap_int_ap_int_8_32u_Pipeline_VITIS_LOOP_51_3_VITIS_LOOP_52_4.tbgen.tcl 
Execute       source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/reshape_stream_ap_int_8_ap_int_8_32u_s.tbgen.tcl 
Execute       source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_75_1.tbgen.tcl 
Execute       source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/store_ap_uint_256_ap_int_8_ap_int_8_32u_s.tbgen.tcl 
Execute       source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/reshape.tbgen.tcl 
Execute       source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute       source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/reshape.constraint.tcl 
Execute       sc_get_clocks reshape 
Execute       source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME reshape_addr_s_axi_U SOURCE {} VARIABLE {} MODULE reshape LOOP {} BUNDLEDNAME reshape_addr DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME reshape_data_m_axi_U SOURCE {} VARIABLE {} MODULE reshape LOOP {} BUNDLEDNAME reshape_data DSP 0 BRAM 0 URAM 0}} report_dict {TOPINST reshape MODULE2INSTS {reshape reshape entry_proc entry_proc_U0 read_inputs_ap_uint_256_ap_int_8_32u_s read_inputs_ap_uint_256_ap_int_8_32u_U0 reshape_stream_ap_int_8_ap_int_8_32u_s reshape_stream_ap_int_8_ap_int_8_32u_U0 reshape_stream_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_33_1 grp_reshape_stream_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_33_1_fu_242 reshape_stream_ap_int_ap_int_8_32u_Pipeline_VITIS_LOOP_51_3_VITIS_LOOP_52_4 grp_reshape_stream_ap_int_ap_int_8_32u_Pipeline_VITIS_LOOP_51_3_VITIS_LOOP_52_4_fu_345 store_ap_uint_256_ap_int_8_ap_int_8_32u_s store_ap_uint_256_ap_int_8_ap_int_8_32u_U0 store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_75_1 grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_75_1_fu_162} INST2MODULE {reshape reshape entry_proc_U0 entry_proc read_inputs_ap_uint_256_ap_int_8_32u_U0 read_inputs_ap_uint_256_ap_int_8_32u_s reshape_stream_ap_int_8_ap_int_8_32u_U0 reshape_stream_ap_int_8_ap_int_8_32u_s grp_reshape_stream_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_33_1_fu_242 reshape_stream_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_33_1 grp_reshape_stream_ap_int_ap_int_8_32u_Pipeline_VITIS_LOOP_51_3_VITIS_LOOP_52_4_fu_345 reshape_stream_ap_int_ap_int_8_32u_Pipeline_VITIS_LOOP_51_3_VITIS_LOOP_52_4 store_ap_uint_256_ap_int_8_ap_int_8_32u_U0 store_ap_uint_256_ap_int_8_ap_int_8_32u_s grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_75_1_fu_162 store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_75_1} INSTDATA {reshape {DEPTH 1 CHILDREN {entry_proc_U0 read_inputs_ap_uint_256_ap_int_8_32u_U0 reshape_stream_ap_int_8_ap_int_8_32u_U0 store_ap_uint_256_ap_int_8_ap_int_8_32u_U0}} entry_proc_U0 {DEPTH 2 CHILDREN {}} read_inputs_ap_uint_256_ap_int_8_32u_U0 {DEPTH 2 CHILDREN {}} reshape_stream_ap_int_8_ap_int_8_32u_U0 {DEPTH 2 CHILDREN {grp_reshape_stream_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_33_1_fu_242 grp_reshape_stream_ap_int_ap_int_8_32u_Pipeline_VITIS_LOOP_51_3_VITIS_LOOP_52_4_fu_345}} grp_reshape_stream_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_33_1_fu_242 {DEPTH 3 CHILDREN {}} grp_reshape_stream_ap_int_ap_int_8_32u_Pipeline_VITIS_LOOP_51_3_VITIS_LOOP_52_4_fu_345 {DEPTH 3 CHILDREN {}} store_ap_uint_256_ap_int_8_ap_int_8_32u_U0 {DEPTH 2 CHILDREN grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_75_1_fu_162} grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_75_1_fu_162 {DEPTH 3 CHILDREN {}}} MODULEDATA {read_inputs_ap_uint_256_ap_int_8_32u_s {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME ram_U SOURCE {} VARIABLE ram LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U3 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:13 VARIABLE mul_ln13 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln15_fu_261_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:15 VARIABLE add_ln15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln15_fu_306_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:15 VARIABLE sub_ln15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_110_fu_332_p2 SOURCE {} VARIABLE empty_110 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_113_fu_367_p2 SOURCE {} VARIABLE empty_113 LOOP {Loop 2} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_114_fu_373_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:15 VARIABLE empty_114 LOOP {Loop 2} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_fu_378_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:15 VARIABLE tmp LOOP {Loop 2} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_115_fu_387_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:15 VARIABLE empty_115 LOOP {Loop 2} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_119_fu_412_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:15 VARIABLE empty_119 LOOP {Loop 2} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln17_fu_516_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:17 VARIABLE add_ln17 LOOP VITIS_LOOP_17_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 3 BRAM 8 URAM 0}} reshape_stream_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_33_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_fu_1587_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:40 VARIABLE add_ln40 LOOP VITIS_LOOP_33_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln36_fu_1604_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:36 VARIABLE add_ln36 LOOP VITIS_LOOP_33_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_1_fu_1609_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:40 VARIABLE add_ln40_1 LOOP VITIS_LOOP_33_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln36_1_fu_1626_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:36 VARIABLE add_ln36_1 LOOP VITIS_LOOP_33_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_2_fu_1631_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:40 VARIABLE add_ln40_2 LOOP VITIS_LOOP_33_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln36_2_fu_1648_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:36 VARIABLE add_ln36_2 LOOP VITIS_LOOP_33_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_3_fu_1653_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:40 VARIABLE add_ln40_3 LOOP VITIS_LOOP_33_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln36_3_fu_1670_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:36 VARIABLE add_ln36_3 LOOP VITIS_LOOP_33_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_4_fu_1683_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:40 VARIABLE add_ln40_4 LOOP VITIS_LOOP_33_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln36_4_fu_1698_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:36 VARIABLE add_ln36_4 LOOP VITIS_LOOP_33_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_5_fu_1703_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:40 VARIABLE add_ln40_5 LOOP VITIS_LOOP_33_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln36_5_fu_1720_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:36 VARIABLE add_ln36_5 LOOP VITIS_LOOP_33_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_6_fu_1725_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:40 VARIABLE add_ln40_6 LOOP VITIS_LOOP_33_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln36_6_fu_1742_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:36 VARIABLE add_ln36_6 LOOP VITIS_LOOP_33_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_7_fu_1747_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:40 VARIABLE add_ln40_7 LOOP VITIS_LOOP_33_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln36_7_fu_1764_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:36 VARIABLE add_ln36_7 LOOP VITIS_LOOP_33_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_8_fu_1777_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:40 VARIABLE add_ln40_8 LOOP VITIS_LOOP_33_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln36_8_fu_1792_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:36 VARIABLE add_ln36_8 LOOP VITIS_LOOP_33_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_9_fu_1797_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:40 VARIABLE add_ln40_9 LOOP VITIS_LOOP_33_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln36_9_fu_1814_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:36 VARIABLE add_ln36_9 LOOP VITIS_LOOP_33_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_10_fu_1819_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:40 VARIABLE add_ln40_10 LOOP VITIS_LOOP_33_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln36_10_fu_1836_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:36 VARIABLE add_ln36_10 LOOP VITIS_LOOP_33_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_11_fu_1841_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:40 VARIABLE add_ln40_11 LOOP VITIS_LOOP_33_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln36_11_fu_1858_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:36 VARIABLE add_ln36_11 LOOP VITIS_LOOP_33_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_12_fu_1871_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:40 VARIABLE add_ln40_12 LOOP VITIS_LOOP_33_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln36_12_fu_1886_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:36 VARIABLE add_ln36_12 LOOP VITIS_LOOP_33_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_13_fu_1891_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:40 VARIABLE add_ln40_13 LOOP VITIS_LOOP_33_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln36_13_fu_1908_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:36 VARIABLE add_ln36_13 LOOP VITIS_LOOP_33_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_14_fu_1913_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:40 VARIABLE add_ln40_14 LOOP VITIS_LOOP_33_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln36_14_fu_1930_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:36 VARIABLE add_ln36_14 LOOP VITIS_LOOP_33_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_15_fu_1935_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:40 VARIABLE add_ln40_15 LOOP VITIS_LOOP_33_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln36_15_fu_1952_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:36 VARIABLE add_ln36_15 LOOP VITIS_LOOP_33_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_16_fu_1965_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:40 VARIABLE add_ln40_16 LOOP VITIS_LOOP_33_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln36_16_fu_1980_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:36 VARIABLE add_ln36_16 LOOP VITIS_LOOP_33_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_17_fu_1985_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:40 VARIABLE add_ln40_17 LOOP VITIS_LOOP_33_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln36_17_fu_2002_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:36 VARIABLE add_ln36_17 LOOP VITIS_LOOP_33_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_18_fu_2007_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:40 VARIABLE add_ln40_18 LOOP VITIS_LOOP_33_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln36_18_fu_2024_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:36 VARIABLE add_ln36_18 LOOP VITIS_LOOP_33_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_19_fu_2029_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:40 VARIABLE add_ln40_19 LOOP VITIS_LOOP_33_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln36_19_fu_2046_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:36 VARIABLE add_ln36_19 LOOP VITIS_LOOP_33_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_20_fu_2059_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:40 VARIABLE add_ln40_20 LOOP VITIS_LOOP_33_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln36_20_fu_2074_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:36 VARIABLE add_ln36_20 LOOP VITIS_LOOP_33_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_21_fu_2079_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:40 VARIABLE add_ln40_21 LOOP VITIS_LOOP_33_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln36_21_fu_2096_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:36 VARIABLE add_ln36_21 LOOP VITIS_LOOP_33_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_22_fu_2101_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:40 VARIABLE add_ln40_22 LOOP VITIS_LOOP_33_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln36_22_fu_2118_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:36 VARIABLE add_ln36_22 LOOP VITIS_LOOP_33_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_23_fu_2123_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:40 VARIABLE add_ln40_23 LOOP VITIS_LOOP_33_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln36_23_fu_2140_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:36 VARIABLE add_ln36_23 LOOP VITIS_LOOP_33_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_24_fu_2153_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:40 VARIABLE add_ln40_24 LOOP VITIS_LOOP_33_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln36_24_fu_2168_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:36 VARIABLE add_ln36_24 LOOP VITIS_LOOP_33_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_25_fu_2173_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:40 VARIABLE add_ln40_25 LOOP VITIS_LOOP_33_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln36_25_fu_2190_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:36 VARIABLE add_ln36_25 LOOP VITIS_LOOP_33_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_26_fu_2195_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:40 VARIABLE add_ln40_26 LOOP VITIS_LOOP_33_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln36_26_fu_2212_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:36 VARIABLE add_ln36_26 LOOP VITIS_LOOP_33_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_27_fu_2217_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:40 VARIABLE add_ln40_27 LOOP VITIS_LOOP_33_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln36_27_fu_2234_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:36 VARIABLE add_ln36_27 LOOP VITIS_LOOP_33_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_28_fu_2419_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:40 VARIABLE add_ln40_28 LOOP VITIS_LOOP_33_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln36_28_fu_2434_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:36 VARIABLE add_ln36_28 LOOP VITIS_LOOP_33_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_29_fu_2448_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:40 VARIABLE add_ln40_29 LOOP VITIS_LOOP_33_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln36_29_fu_2463_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:36 VARIABLE add_ln36_29 LOOP VITIS_LOOP_33_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_30_fu_2477_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:40 VARIABLE add_ln40_30 LOOP VITIS_LOOP_33_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln36_30_fu_2492_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:36 VARIABLE add_ln36_30 LOOP VITIS_LOOP_33_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_31_fu_2502_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:40 VARIABLE add_ln40_31 LOOP VITIS_LOOP_33_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} reshape_stream_ap_int_ap_int_8_32u_Pipeline_VITIS_LOOP_51_3_VITIS_LOOP_52_4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_1_fu_315_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:51 VARIABLE add_ln51_1 LOOP VITIS_LOOP_51_3_VITIS_LOOP_52_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_fu_327_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:51 VARIABLE add_ln51 LOOP VITIS_LOOP_51_3_VITIS_LOOP_52_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_fu_370_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:53 VARIABLE add_ln53 LOOP VITIS_LOOP_51_3_VITIS_LOOP_52_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME out_addr_3_fu_385_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:54 VARIABLE out_addr_3 LOOP VITIS_LOOP_51_3_VITIS_LOOP_52_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln52_fu_407_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:52 VARIABLE add_ln52 LOOP VITIS_LOOP_51_3_VITIS_LOOP_52_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} reshape_stream_ap_int_8_ap_int_8_32u_s {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buffer_V_U SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:30 VARIABLE buffer_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln37_fu_710_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:37 VARIABLE add_ln37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln37_1_fu_737_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:37 VARIABLE add_ln37_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln37_2_fu_760_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:37 VARIABLE add_ln37_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln37_3_fu_782_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:37 VARIABLE add_ln37_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln37_4_fu_805_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:37 VARIABLE add_ln37_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln37_5_fu_832_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:37 VARIABLE add_ln37_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln37_6_fu_853_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:37 VARIABLE add_ln37_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln37_7_fu_876_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:37 VARIABLE add_ln37_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln37_8_fu_899_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:37 VARIABLE add_ln37_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln37_9_fu_920_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:37 VARIABLE add_ln37_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln37_10_fu_943_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:37 VARIABLE add_ln37_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln37_11_fu_966_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:37 VARIABLE add_ln37_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln37_12_fu_987_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:37 VARIABLE add_ln37_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln37_13_fu_1014_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:37 VARIABLE add_ln37_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln37_14_fu_1037_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:37 VARIABLE add_ln37_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln37_15_fu_1058_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:37 VARIABLE add_ln37_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln37_16_fu_1081_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:37 VARIABLE add_ln37_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln37_17_fu_1104_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:37 VARIABLE add_ln37_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln37_18_fu_1125_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:37 VARIABLE add_ln37_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln37_19_fu_1148_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:37 VARIABLE add_ln37_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln37_20_fu_1171_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:37 VARIABLE add_ln37_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln37_21_fu_1192_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:37 VARIABLE add_ln37_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln37_22_fu_1215_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:37 VARIABLE add_ln37_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln37_23_fu_1238_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:37 VARIABLE add_ln37_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln37_24_fu_1259_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:37 VARIABLE add_ln37_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln37_25_fu_1282_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:37 VARIABLE add_ln37_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln37_26_fu_1305_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:37 VARIABLE add_ln37_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln37_27_fu_1565_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:37 VARIABLE add_ln37_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln37_28_fu_1598_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:37 VARIABLE add_ln37_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln37_29_fu_1635_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:37 VARIABLE add_ln37_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U117 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:51 VARIABLE mul_ln51 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}}} AREA {DSP 3 BRAM 1 URAM 0}} store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_75_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_1_fu_1418_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:75 VARIABLE add_ln75_1 LOOP VITIS_LOOP_75_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln78_fu_1439_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:78 VARIABLE add_ln78 LOOP VITIS_LOOP_75_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln78_1_fu_1807_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:78 VARIABLE add_ln78_1 LOOP VITIS_LOOP_75_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln78_2_fu_1849_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:78 VARIABLE add_ln78_2 LOOP VITIS_LOOP_75_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln78_3_fu_1896_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:78 VARIABLE add_ln78_3 LOOP VITIS_LOOP_75_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln78_4_fu_1938_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:78 VARIABLE add_ln78_4 LOOP VITIS_LOOP_75_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln78_5_fu_1980_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:78 VARIABLE add_ln78_5 LOOP VITIS_LOOP_75_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln78_6_fu_2022_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:78 VARIABLE add_ln78_6 LOOP VITIS_LOOP_75_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln78_7_fu_2064_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:78 VARIABLE add_ln78_7 LOOP VITIS_LOOP_75_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln78_8_fu_2106_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:78 VARIABLE add_ln78_8 LOOP VITIS_LOOP_75_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln78_9_fu_2148_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:78 VARIABLE add_ln78_9 LOOP VITIS_LOOP_75_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln78_10_fu_2190_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:78 VARIABLE add_ln78_10 LOOP VITIS_LOOP_75_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln78_11_fu_2232_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:78 VARIABLE add_ln78_11 LOOP VITIS_LOOP_75_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln78_12_fu_2274_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:78 VARIABLE add_ln78_12 LOOP VITIS_LOOP_75_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln78_13_fu_2316_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:78 VARIABLE add_ln78_13 LOOP VITIS_LOOP_75_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln78_14_fu_2358_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:78 VARIABLE add_ln78_14 LOOP VITIS_LOOP_75_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln78_15_fu_2400_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:78 VARIABLE add_ln78_15 LOOP VITIS_LOOP_75_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln78_16_fu_2442_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:78 VARIABLE add_ln78_16 LOOP VITIS_LOOP_75_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln78_17_fu_2484_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:78 VARIABLE add_ln78_17 LOOP VITIS_LOOP_75_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln78_18_fu_2526_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:78 VARIABLE add_ln78_18 LOOP VITIS_LOOP_75_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln78_19_fu_2568_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:78 VARIABLE add_ln78_19 LOOP VITIS_LOOP_75_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln78_20_fu_2610_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:78 VARIABLE add_ln78_20 LOOP VITIS_LOOP_75_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln78_21_fu_2652_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:78 VARIABLE add_ln78_21 LOOP VITIS_LOOP_75_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln78_22_fu_2694_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:78 VARIABLE add_ln78_22 LOOP VITIS_LOOP_75_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln78_23_fu_2736_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:78 VARIABLE add_ln78_23 LOOP VITIS_LOOP_75_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln78_24_fu_2778_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:78 VARIABLE add_ln78_24 LOOP VITIS_LOOP_75_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln78_25_fu_2820_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:78 VARIABLE add_ln78_25 LOOP VITIS_LOOP_75_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln78_26_fu_2862_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:78 VARIABLE add_ln78_26 LOOP VITIS_LOOP_75_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln78_27_fu_2904_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:78 VARIABLE add_ln78_27 LOOP VITIS_LOOP_75_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln78_28_fu_2946_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:78 VARIABLE add_ln78_28 LOOP VITIS_LOOP_75_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln78_29_fu_2988_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:78 VARIABLE add_ln78_29 LOOP VITIS_LOOP_75_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln78_30_fu_3039_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:78 VARIABLE add_ln78_30 LOOP VITIS_LOOP_75_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln78_31_fu_3054_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:78 VARIABLE add_ln78_31 LOOP VITIS_LOOP_75_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA yes RTLNAME add_32ns_32ns_32_3_1_U126 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:79 VARIABLE dst_idx_1 LOOP VITIS_LOOP_75_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} store_ap_uint_256_ap_int_8_ap_int_8_32u_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_fu_774_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:75 VARIABLE add_ln75 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_1_fu_241_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:75 VARIABLE add_ln75_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_2_fu_247_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:75 VARIABLE add_ln75_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_3_fu_253_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:75 VARIABLE add_ln75_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_4_fu_259_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:75 VARIABLE add_ln75_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_5_fu_265_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:75 VARIABLE add_ln75_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_6_fu_271_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:75 VARIABLE add_ln75_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_7_fu_277_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:75 VARIABLE add_ln75_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_8_fu_283_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:75 VARIABLE add_ln75_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_9_fu_289_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:75 VARIABLE add_ln75_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_10_fu_295_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:75 VARIABLE add_ln75_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_11_fu_301_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:75 VARIABLE add_ln75_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_12_fu_307_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:75 VARIABLE add_ln75_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_13_fu_313_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:75 VARIABLE add_ln75_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_14_fu_319_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:75 VARIABLE add_ln75_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_15_fu_325_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:75 VARIABLE add_ln75_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_16_fu_337_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:75 VARIABLE add_ln75_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_17_fu_343_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:75 VARIABLE add_ln75_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_18_fu_349_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:75 VARIABLE add_ln75_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_19_fu_355_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:75 VARIABLE add_ln75_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_20_fu_361_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:75 VARIABLE add_ln75_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_21_fu_367_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:75 VARIABLE add_ln75_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_22_fu_373_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:75 VARIABLE add_ln75_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_23_fu_379_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:75 VARIABLE add_ln75_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_24_fu_385_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:75 VARIABLE add_ln75_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_25_fu_391_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:75 VARIABLE add_ln75_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_26_fu_397_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:75 VARIABLE add_ln75_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_27_fu_403_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:75 VARIABLE add_ln75_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_28_fu_409_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:75 VARIABLE add_ln75_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_29_fu_415_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:75 VARIABLE add_ln75_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_30_fu_421_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:75 VARIABLE add_ln75_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U197 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:75 VARIABLE mul_ln75 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}}} AREA {DSP 3 BRAM 0 URAM 0}} reshape {BINDINFO {{BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME COLS_c10_U SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/reshape.cpp:30 VARIABLE COLS_c10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME COLS_c_U SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/reshape.cpp:30 VARIABLE COLS_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME ROWS_c9_U SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/reshape.cpp:30 VARIABLE ROWS_c9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME ROWS_c_U SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/reshape.cpp:30 VARIABLE ROWS_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME outputs_c_U SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/reshape.cpp:30 VARIABLE outputs_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME input_data_addr_c_U SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/reshape.cpp:30 VARIABLE input_data_addr_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME data_in_U SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/reshape.cpp:19 VARIABLE data_in LOOP {} BUNDLEDNAME {} DSP 0 BRAM 15 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME data_out_U SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/reshape.cpp:21 VARIABLE data_out LOOP {} BUNDLEDNAME {} DSP 0 BRAM 15 URAM 0 DISPNAME {bind_storage fifo}}} AREA {DSP 9 BRAM 39 URAM 0}} entry_proc {AREA {DSP 0 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.61 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.64 seconds; current allocated memory: 953.031 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for reshape.
INFO: [VLOG 209-307] Generating Verilog RTL for reshape.
Execute       syn_report -model reshape -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
Command     autosyn done; 7.78 sec.
Command   csynth_design done; 24.98 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 23.97 seconds. CPU system time: 1.01 seconds. Elapsed time: 24.98 seconds; current allocated memory: 199.059 MB.
Execute   export_design -format ip_catalog 
INFO: [HLS 200-1510] Running: export_design -format ip_catalog 
Execute     config_export -format=ip_catalog 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format ip_catalog -rtl verilog
Execute     source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute     source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute     source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/global.setting.tcl
Execute     source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute       source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute     source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/global.setting.tcl 
Execute     source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=reshape xml_exists=0
Execute     source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/reshape.rtl_wrap.cfg.tcl 
Execute     source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/reshape.rtl_wrap.cfg.tcl 
Execute     source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/reshape.rtl_wrap.cfg.tcl 
Execute     source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/reshape.tbgen.tcl 
Execute     source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/reshape.tbgen.tcl 
Execute     source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/global.setting.tcl 
Execute     source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/reshape.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to reshape
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=7
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=28 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='reshape_mul_32s_32s_32_1_1
reshape_read_inputs_ap_uint_256_ap_int_8_32u_s_ram_RAM_AUTO_1R1W
reshape_flow_control_loop_pipe_sequential_init
reshape_flow_control_loop_pipe_sequential_init
reshape_mul_32ns_32ns_64_1_1
reshape_reshape_stream_ap_int_8_ap_int_8_32u_s_buffer_V_RAM_AUTO_1R1W
reshape_add_32ns_32ns_32_3_1
reshape_flow_control_loop_pipe_sequential_init
reshape_fifo_w64_d4_S
reshape_fifo_w256_d16_A
reshape_fifo_w32_d3_S
reshape_fifo_w32_d2_S
reshape_fifo_w32_d2_S
reshape_fifo_w256_d16_A
reshape_fifo_w32_d2_S
reshape_fifo_w32_d2_S
reshape_start_for_store_ap_uint_256_ap_int_8_ap_int_8_32u_U0
reshape_start_for_reshape_stream_ap_int_8_ap_int_8_32u_U0
reshape_reshape_data_m_axi
reshape_reshape_addr_s_axi
entry_proc
read_inputs_ap_uint_256_ap_int_8_32u_s
reshape_stream_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_33_1
reshape_stream_ap_int_ap_int_8_32u_Pipeline_VITIS_LOOP_51_3_VITIS_LOOP_52_4
reshape_stream_ap_int_8_ap_int_8_32u_s
store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_75_1
store_ap_uint_256_ap_int_8_ap_int_8_32u_s
reshape
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute     source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/global.setting.tcl 
Execute     source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/global.setting.tcl 
Execute     source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/top-io-be.tcl 
Execute     source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/reshape.tbgen.tcl 
Execute     source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/reshape.compgen.dataonly.tcl 
Execute     source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/reshape.compgen.dataonly.tcl 
Execute     source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/reshape.rtl_wrap.cfg.tcl 
Execute     source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/reshape.compgen.dataonly.tcl 
Execute     source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/entry_proc.tbgen.tcl 
Execute     source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/read_inputs_ap_uint_256_ap_int_8_32u_s.tbgen.tcl 
Execute     source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/reshape_stream_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_33_1.tbgen.tcl 
Execute     source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/reshape_stream_ap_int_ap_int_8_32u_Pipeline_VITIS_LOOP_51_3_VITIS_LOOP_52_4.tbgen.tcl 
Execute     source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/reshape_stream_ap_int_8_ap_int_8_32u_s.tbgen.tcl 
Execute     source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_75_1.tbgen.tcl 
Execute     source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/store_ap_uint_256_ap_int_8_ap_int_8_32u_s.tbgen.tcl 
Execute     source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/reshape.tbgen.tcl 
Execute     source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute     source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/reshape.constraint.tcl 
Execute     sc_get_clocks reshape 
Execute     source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/global.setting.tcl 
Execute     source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/global.setting.tcl 
Execute     source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/reshape.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to reshape
INFO-FLOW: DBG:PUTS:       copy ip_driver_dir 1_0 /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/driver
INFO-FLOW: DBG:PUTS:       generate_ip_script #gSsdmPorts=0 g_lang=vlog is_sdaccel=false is_sdsoc=true xo_file=
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute     source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/reshape.tbgen.tcl 
Execute     source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/reshape.compgen.dataonly.tcl 
Execute     source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/reshape.compgen.dataonly.tcl 
Execute     source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/reshape.tbgen.tcl 
Execute     source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_top_info
INFO-FLOW: DBG:PUTS:       prepArgInfo -> loadAnalyze_DB top_module=reshape
Execute     source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/reshape.rtl_wrap.cfg.tcl 
Execute     source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/reshape.rtl_wrap.cfg.tcl 
Execute     source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/reshape.rtl_wrap.cfg.tcl 
Execute     source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/reshape.tbgen.tcl 
Execute     source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/reshape.tbgen.tcl 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute     source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute     source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/reshape.tbgen.tcl 
Execute     source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/global.setting.tcl 
Execute     source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/reshape.constraint.tcl 
INFO-FLOW: DBG:PUTS:       generate_ipi_example_script
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute     source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute     source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/reshape.constraint.tcl 
Execute     source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/reshape.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/global.setting.tcl
Execute     source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute       source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute     source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/.autopilot/db/global.setting.tcl 
Execute     source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:     IP package: exec /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/impl/ip/pack.sh
INFO-FLOW: DBG:PUTS:     IP package: success /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/Reshape_HLS.prj/sol/impl/ip/pack.sh
Execute     send_msg_by_id INFO @200-802@%s Reshape_HLS.prj/sol/impl/export.zip 
INFO: [HLS 200-802] Generated output file Reshape_HLS.prj/sol/impl/export.zip
Command   export_design done; 7.68 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 7.4 seconds. CPU system time: 0.33 seconds. Elapsed time: 7.68 seconds; current allocated memory: 6.152 MB.
Execute   close_project 
INFO: [HLS 200-1510] Running: close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
