# mixed-riscv-soc
This repository contains the work as part of the 1 day workshop on Mixed-Signal RISC-V based SoC on FPGA sponsored by the OSFPGA Foundation

## Introdution

Verification is done in two part
- RTL Flow (iverilog and gtkwave)
- FPGA Flow (Xilinx Vivaldo)
