Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Jan 11 14:08:49 2023
| Host         : LAPTOP-IKQBRPMO running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file test_control_sets_placed.rpt
| Design       : test
| Device       : xc7z020
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     7 |
|    Minimum number of control sets                        |     7 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    21 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     7 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     1 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               4 |            3 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              28 |           11 |
| Yes          | Yes                   | No                     |              27 |           10 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+------------------+---------------------+------------------+----------------+
|  Clock Signal  |   Enable Signal  |   Set/Reset Signal  | Slice Load Count | Bel Load Count |
+----------------+------------------+---------------------+------------------+----------------+
|  clk_IBUF_BUFG |                  | rst_IBUF            |                3 |              4 |
|  clk_IBUF_BUFG | SW1_score_buffer | rst_IBUF            |                1 |              4 |
|  clk_IBUF_BUFG | SW2_score_buffer | rst_IBUF            |                2 |              4 |
|  clk_IBUF_BUFG | x                | rst_IBUF            |                2 |              4 |
|  clk_IBUF_BUFG | p_0_in__0        | clk_cnt[26]_i_1_n_0 |                4 |             12 |
|  clk_IBUF_BUFG | p_0_in__0        | clk_cnt[25]_i_1_n_0 |                6 |             15 |
|  clk_IBUF_BUFG | BALL_buffer      | rst_IBUF            |                6 |             16 |
+----------------+------------------+---------------------+------------------+----------------+


