// Seed: 1678926098
module module_0 (
    output wire id_0,
    output supply1 id_1,
    output tri id_2,
    input wire id_3,
    output tri1 id_4,
    input supply1 id_5,
    output tri1 id_6,
    input tri id_7,
    input tri id_8
);
  parameter id_10 = 1;
  assign id_2 = -1 == id_8;
  logic id_11;
endmodule
module module_1 (
    input wand id_0,
    output tri id_1,
    output wor id_2,
    output uwire id_3,
    input tri1 id_4,
    input supply1 id_5,
    input wand id_6,
    input tri1 id_7,
    input supply1 id_8,
    input wand id_9,
    output tri0 id_10,
    output tri id_11,
    input tri0 id_12,
    input tri1 id_13,
    input supply0 id_14
);
  wire id_16;
  module_0 modCall_1 (
      id_3,
      id_10,
      id_2,
      id_5,
      id_1,
      id_7,
      id_11,
      id_4,
      id_14
  );
  assign modCall_1.id_5 = 0;
endmodule
