<stg><name>Matrix_Vector_Activate_Stream_Batch</name>


<trans_list>

<trans id="1071" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1063" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1064" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1065" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1066" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1067" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1068" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="32" op_0_bw="32">
<![CDATA[
entry:0 %sf = alloca i32 1

]]></Node>
<StgValue><ssdm name="sf"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="18" op_0_bw="32">
<![CDATA[
entry:1 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="16" op_0_bw="32">
<![CDATA[
entry:2 %accu_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="accu_V"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="16" op_0_bw="32">
<![CDATA[
entry:3 %accu_V_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="accu_V_1"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="16" op_0_bw="32">
<![CDATA[
entry:4 %accu_V_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="accu_V_2"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="16" op_0_bw="32">
<![CDATA[
entry:5 %accu_V_3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="accu_V_3"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="16" op_0_bw="32">
<![CDATA[
entry:6 %accu_V_4 = alloca i32 1

]]></Node>
<StgValue><ssdm name="accu_V_4"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="16" op_0_bw="32">
<![CDATA[
entry:7 %accu_V_5 = alloca i32 1

]]></Node>
<StgValue><ssdm name="accu_V_5"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="16" op_0_bw="32">
<![CDATA[
entry:8 %accu_V_6 = alloca i32 1

]]></Node>
<StgValue><ssdm name="accu_V_6"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="16" op_0_bw="32">
<![CDATA[
entry:9 %accu_V_7 = alloca i32 1

]]></Node>
<StgValue><ssdm name="accu_V_7"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="27" op_0_bw="32">
<![CDATA[
entry:10 %inputBuf_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="inputBuf_V"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="27" op_0_bw="32">
<![CDATA[
entry:11 %inputBuf_V_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="inputBuf_V_1"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="27" op_0_bw="32">
<![CDATA[
entry:12 %inputBuf_V_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="inputBuf_V_2"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="27" op_0_bw="32">
<![CDATA[
entry:13 %inputBuf_V_3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="inputBuf_V_3"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="27" op_0_bw="32">
<![CDATA[
entry:14 %inputBuf_V_4 = alloca i32 1

]]></Node>
<StgValue><ssdm name="inputBuf_V_4"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="27" op_0_bw="32">
<![CDATA[
entry:15 %inputBuf_V_5 = alloca i32 1

]]></Node>
<StgValue><ssdm name="inputBuf_V_5"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="27" op_0_bw="32">
<![CDATA[
entry:16 %inputBuf_V_6 = alloca i32 1

]]></Node>
<StgValue><ssdm name="inputBuf_V_6"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="27" op_0_bw="32">
<![CDATA[
entry:17 %inputBuf_V_7 = alloca i32 1

]]></Node>
<StgValue><ssdm name="inputBuf_V_7"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="27" op_0_bw="32">
<![CDATA[
entry:18 %inputBuf_V_8 = alloca i32 1

]]></Node>
<StgValue><ssdm name="inputBuf_V_8"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="27" op_0_bw="32">
<![CDATA[
entry:19 %inputBuf_V_9 = alloca i32 1

]]></Node>
<StgValue><ssdm name="inputBuf_V_9"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="27" op_0_bw="32">
<![CDATA[
entry:20 %inputBuf_V_10 = alloca i32 1

]]></Node>
<StgValue><ssdm name="inputBuf_V_10"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="27" op_0_bw="32">
<![CDATA[
entry:21 %inputBuf_V_11 = alloca i32 1

]]></Node>
<StgValue><ssdm name="inputBuf_V_11"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="27" op_0_bw="32">
<![CDATA[
entry:22 %inputBuf_V_12 = alloca i32 1

]]></Node>
<StgValue><ssdm name="inputBuf_V_12"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="27" op_0_bw="32">
<![CDATA[
entry:23 %inputBuf_V_13 = alloca i32 1

]]></Node>
<StgValue><ssdm name="inputBuf_V_13"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="27" op_0_bw="32">
<![CDATA[
entry:24 %inputBuf_V_14 = alloca i32 1

]]></Node>
<StgValue><ssdm name="inputBuf_V_14"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="27" op_0_bw="32">
<![CDATA[
entry:25 %inputBuf_V_15 = alloca i32 1

]]></Node>
<StgValue><ssdm name="inputBuf_V_15"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32">
<![CDATA[
entry:26 %nf_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="nf_1"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:27 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %out_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="576" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:28 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i576 %weights_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:29 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in0_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:30 %store_ln249 = store i32 0, i32 %nf_1

]]></Node>
<StgValue><ssdm name="store_ln249"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry:31 %store_ln249 = store i18 0, i18 %i

]]></Node>
<StgValue><ssdm name="store_ln249"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:32 %store_ln249 = store i32 0, i32 %sf

]]></Node>
<StgValue><ssdm name="store_ln249"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0">
<![CDATA[
entry:33 %br_ln249 = br void %for.body

]]></Node>
<StgValue><ssdm name="br_ln249"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body:0 %sf_1 = load i32 %sf

]]></Node>
<StgValue><ssdm name="sf_1"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="18" op_0_bw="18" op_1_bw="0">
<![CDATA[
for.body:1 %i_1 = load i18 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body:2 %nf_2 = load i32 %nf_1

]]></Node>
<StgValue><ssdm name="nf_2"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.body:3 %icmp_ln249 = icmp_eq  i18 %i_1, i18 173056

]]></Node>
<StgValue><ssdm name="icmp_ln249"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body:4 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 173056, i64 173056, i64 173056

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.body:5 %i_2 = add i18 %i_1, i18 1

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body:6 %br_ln249 = br i1 %icmp_ln249, void %for.body.split, void %for.end92

]]></Node>
<StgValue><ssdm name="br_ln249"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body.split:0 %specpipeline_ln250 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 2, i32 0, i32 0, void @empty_4

]]></Node>
<StgValue><ssdm name="specpipeline_ln250"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body.split:1 %specloopname_ln234 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1

]]></Node>
<StgValue><ssdm name="specloopname_ln234"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:2 %icmp_ln253 = icmp_eq  i32 %nf_2, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln253"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.split:3 %br_ln253 = br i1 %icmp_ln253, void %if.else, void %if.then

]]></Node>
<StgValue><ssdm name="br_ln253"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="27" op_0_bw="27">
<![CDATA[
if.else:0 %inputBuf_V_load = load i27 %inputBuf_V

]]></Node>
<StgValue><ssdm name="inputBuf_V_load"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="27" op_0_bw="27">
<![CDATA[
if.else:1 %inputBuf_V_1_load = load i27 %inputBuf_V_1

]]></Node>
<StgValue><ssdm name="inputBuf_V_1_load"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="27" op_0_bw="27">
<![CDATA[
if.else:2 %inputBuf_V_2_load = load i27 %inputBuf_V_2

]]></Node>
<StgValue><ssdm name="inputBuf_V_2_load"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="27" op_0_bw="27">
<![CDATA[
if.else:3 %inputBuf_V_3_load = load i27 %inputBuf_V_3

]]></Node>
<StgValue><ssdm name="inputBuf_V_3_load"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="27" op_0_bw="27">
<![CDATA[
if.else:4 %inputBuf_V_4_load = load i27 %inputBuf_V_4

]]></Node>
<StgValue><ssdm name="inputBuf_V_4_load"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="27" op_0_bw="27">
<![CDATA[
if.else:5 %inputBuf_V_5_load = load i27 %inputBuf_V_5

]]></Node>
<StgValue><ssdm name="inputBuf_V_5_load"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="27" op_0_bw="27">
<![CDATA[
if.else:6 %inputBuf_V_6_load = load i27 %inputBuf_V_6

]]></Node>
<StgValue><ssdm name="inputBuf_V_6_load"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="27" op_0_bw="27">
<![CDATA[
if.else:7 %inputBuf_V_7_load = load i27 %inputBuf_V_7

]]></Node>
<StgValue><ssdm name="inputBuf_V_7_load"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="27" op_0_bw="27">
<![CDATA[
if.else:8 %inputBuf_V_8_load = load i27 %inputBuf_V_8

]]></Node>
<StgValue><ssdm name="inputBuf_V_8_load"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="27" op_0_bw="27">
<![CDATA[
if.else:9 %inputBuf_V_9_load = load i27 %inputBuf_V_9

]]></Node>
<StgValue><ssdm name="inputBuf_V_9_load"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="27" op_0_bw="27">
<![CDATA[
if.else:10 %inputBuf_V_10_load = load i27 %inputBuf_V_10

]]></Node>
<StgValue><ssdm name="inputBuf_V_10_load"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="27" op_0_bw="27">
<![CDATA[
if.else:11 %inputBuf_V_11_load = load i27 %inputBuf_V_11

]]></Node>
<StgValue><ssdm name="inputBuf_V_11_load"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="27" op_0_bw="27">
<![CDATA[
if.else:12 %inputBuf_V_12_load = load i27 %inputBuf_V_12

]]></Node>
<StgValue><ssdm name="inputBuf_V_12_load"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="27" op_0_bw="27">
<![CDATA[
if.else:13 %inputBuf_V_13_load = load i27 %inputBuf_V_13

]]></Node>
<StgValue><ssdm name="inputBuf_V_13_load"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="27" op_0_bw="27">
<![CDATA[
if.else:14 %inputBuf_V_14_load = load i27 %inputBuf_V_14

]]></Node>
<StgValue><ssdm name="inputBuf_V_14_load"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="27" op_0_bw="27">
<![CDATA[
if.else:15 %inputBuf_V_15_load = load i27 %inputBuf_V_15

]]></Node>
<StgValue><ssdm name="inputBuf_V_15_load"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="4" op_0_bw="32">
<![CDATA[
if.else:16 %trunc_ln261 = trunc i32 %sf_1

]]></Node>
<StgValue><ssdm name="trunc_ln261"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="27" op_0_bw="27" op_1_bw="27" op_2_bw="27" op_3_bw="27" op_4_bw="27" op_5_bw="27" op_6_bw="27" op_7_bw="27" op_8_bw="27" op_9_bw="27" op_10_bw="27" op_11_bw="27" op_12_bw="27" op_13_bw="27" op_14_bw="27" op_15_bw="27" op_16_bw="27" op_17_bw="4">
<![CDATA[
if.else:17 %tmp = mux i27 @_ssdm_op_Mux.ap_auto.16i27.i4, i27 %inputBuf_V_load, i27 %inputBuf_V_1_load, i27 %inputBuf_V_2_load, i27 %inputBuf_V_3_load, i27 %inputBuf_V_4_load, i27 %inputBuf_V_5_load, i27 %inputBuf_V_6_load, i27 %inputBuf_V_7_load, i27 %inputBuf_V_8_load, i27 %inputBuf_V_9_load, i27 %inputBuf_V_10_load, i27 %inputBuf_V_11_load, i27 %inputBuf_V_12_load, i27 %inputBuf_V_13_load, i27 %inputBuf_V_14_load, i27 %inputBuf_V_15_load, i4 %trunc_ln261

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0">
<![CDATA[
if.else:18 %br_ln0 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln253" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then:0 %in0_V_read = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %in0_V

]]></Node>
<StgValue><ssdm name="in0_V_read"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln253" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="27" op_0_bw="32">
<![CDATA[
if.then:1 %inElem = trunc i32 %in0_V_read

]]></Node>
<StgValue><ssdm name="inElem"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln253" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="4" op_0_bw="32">
<![CDATA[
if.then:2 %trunc_ln257 = trunc i32 %sf_1

]]></Node>
<StgValue><ssdm name="trunc_ln257"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln253" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0" op_26_bw="4" op_27_bw="0" op_28_bw="4" op_29_bw="0" op_30_bw="4" op_31_bw="0">
<![CDATA[
if.then:3 %switch_ln257 = switch i4 %trunc_ln257, void %arrayidx.case.15, i4 0, void %arrayidx.case.0, i4 1, void %arrayidx.case.1, i4 2, void %arrayidx.case.2, i4 3, void %arrayidx.case.3, i4 4, void %arrayidx.case.4, i4 5, void %arrayidx.case.5, i4 6, void %arrayidx.case.6, i4 7, void %arrayidx.case.7, i4 8, void %arrayidx.case.8, i4 9, void %arrayidx.case.9, i4 10, void %arrayidx.case.10, i4 11, void %arrayidx.case.11, i4 12, void %arrayidx.case.12, i4 13, void %arrayidx.case.13, i4 14, void %if.then.for.inc_crit_edge

]]></Node>
<StgValue><ssdm name="switch_ln257"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln253" val="1"/>
<literal name="trunc_ln257" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="27" op_1_bw="27">
<![CDATA[
if.then.for.inc_crit_edge:0 %store_ln257 = store i27 %inElem, i27 %inputBuf_V_14

]]></Node>
<StgValue><ssdm name="store_ln257"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln253" val="1"/>
<literal name="trunc_ln257" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0">
<![CDATA[
if.then.for.inc_crit_edge:1 %br_ln257 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln257"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln253" val="1"/>
<literal name="trunc_ln257" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="27" op_1_bw="27">
<![CDATA[
arrayidx.case.13:0 %store_ln257 = store i27 %inElem, i27 %inputBuf_V_13

]]></Node>
<StgValue><ssdm name="store_ln257"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln253" val="1"/>
<literal name="trunc_ln257" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.case.13:1 %br_ln257 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln257"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln253" val="1"/>
<literal name="trunc_ln257" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="27" op_1_bw="27">
<![CDATA[
arrayidx.case.12:0 %store_ln257 = store i27 %inElem, i27 %inputBuf_V_12

]]></Node>
<StgValue><ssdm name="store_ln257"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln253" val="1"/>
<literal name="trunc_ln257" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.case.12:1 %br_ln257 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln257"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln253" val="1"/>
<literal name="trunc_ln257" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="27" op_1_bw="27">
<![CDATA[
arrayidx.case.11:0 %store_ln257 = store i27 %inElem, i27 %inputBuf_V_11

]]></Node>
<StgValue><ssdm name="store_ln257"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln253" val="1"/>
<literal name="trunc_ln257" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.case.11:1 %br_ln257 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln257"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln253" val="1"/>
<literal name="trunc_ln257" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="27" op_1_bw="27">
<![CDATA[
arrayidx.case.10:0 %store_ln257 = store i27 %inElem, i27 %inputBuf_V_10

]]></Node>
<StgValue><ssdm name="store_ln257"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln253" val="1"/>
<literal name="trunc_ln257" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.case.10:1 %br_ln257 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln257"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln253" val="1"/>
<literal name="trunc_ln257" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="27" op_1_bw="27">
<![CDATA[
arrayidx.case.9:0 %store_ln257 = store i27 %inElem, i27 %inputBuf_V_9

]]></Node>
<StgValue><ssdm name="store_ln257"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln253" val="1"/>
<literal name="trunc_ln257" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.case.9:1 %br_ln257 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln257"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln253" val="1"/>
<literal name="trunc_ln257" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="27" op_1_bw="27">
<![CDATA[
arrayidx.case.8:0 %store_ln257 = store i27 %inElem, i27 %inputBuf_V_8

]]></Node>
<StgValue><ssdm name="store_ln257"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln253" val="1"/>
<literal name="trunc_ln257" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.case.8:1 %br_ln257 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln257"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln253" val="1"/>
<literal name="trunc_ln257" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="27" op_1_bw="27">
<![CDATA[
arrayidx.case.7:0 %store_ln257 = store i27 %inElem, i27 %inputBuf_V_7

]]></Node>
<StgValue><ssdm name="store_ln257"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln253" val="1"/>
<literal name="trunc_ln257" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.case.7:1 %br_ln257 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln257"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln253" val="1"/>
<literal name="trunc_ln257" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="27" op_1_bw="27">
<![CDATA[
arrayidx.case.6:0 %store_ln257 = store i27 %inElem, i27 %inputBuf_V_6

]]></Node>
<StgValue><ssdm name="store_ln257"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln253" val="1"/>
<literal name="trunc_ln257" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.case.6:1 %br_ln257 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln257"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln253" val="1"/>
<literal name="trunc_ln257" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="27" op_1_bw="27">
<![CDATA[
arrayidx.case.5:0 %store_ln257 = store i27 %inElem, i27 %inputBuf_V_5

]]></Node>
<StgValue><ssdm name="store_ln257"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln253" val="1"/>
<literal name="trunc_ln257" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.case.5:1 %br_ln257 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln257"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln253" val="1"/>
<literal name="trunc_ln257" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="27" op_1_bw="27">
<![CDATA[
arrayidx.case.4:0 %store_ln257 = store i27 %inElem, i27 %inputBuf_V_4

]]></Node>
<StgValue><ssdm name="store_ln257"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln253" val="1"/>
<literal name="trunc_ln257" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.case.4:1 %br_ln257 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln257"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln253" val="1"/>
<literal name="trunc_ln257" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="27" op_1_bw="27">
<![CDATA[
arrayidx.case.3:0 %store_ln257 = store i27 %inElem, i27 %inputBuf_V_3

]]></Node>
<StgValue><ssdm name="store_ln257"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln253" val="1"/>
<literal name="trunc_ln257" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.case.3:1 %br_ln257 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln257"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln253" val="1"/>
<literal name="trunc_ln257" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="27" op_1_bw="27">
<![CDATA[
arrayidx.case.2:0 %store_ln257 = store i27 %inElem, i27 %inputBuf_V_2

]]></Node>
<StgValue><ssdm name="store_ln257"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln253" val="1"/>
<literal name="trunc_ln257" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.case.2:1 %br_ln257 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln257"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln253" val="1"/>
<literal name="trunc_ln257" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="27" op_1_bw="27">
<![CDATA[
arrayidx.case.1:0 %store_ln257 = store i27 %inElem, i27 %inputBuf_V_1

]]></Node>
<StgValue><ssdm name="store_ln257"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln253" val="1"/>
<literal name="trunc_ln257" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.case.1:1 %br_ln257 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln257"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln253" val="1"/>
<literal name="trunc_ln257" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="27" op_1_bw="27">
<![CDATA[
arrayidx.case.0:0 %store_ln257 = store i27 %inElem, i27 %inputBuf_V

]]></Node>
<StgValue><ssdm name="store_ln257"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln253" val="1"/>
<literal name="trunc_ln257" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.case.0:1 %br_ln257 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln257"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln253" val="1"/>
<literal name="trunc_ln257" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="27" op_1_bw="27">
<![CDATA[
arrayidx.case.15:0 %store_ln257 = store i27 %inElem, i27 %inputBuf_V_15

]]></Node>
<StgValue><ssdm name="store_ln257"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln253" val="1"/>
<literal name="trunc_ln257" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.case.15:1 %br_ln257 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln257"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="576" op_0_bw="576" op_1_bw="576">
<![CDATA[
for.inc:9 %W_packed_V = read i576 @_ssdm_op_Read.axis.volatile.i576P128A, i576 %weights_V

]]></Node>
<StgValue><ssdm name="W_packed_V"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc:10 %icmp_ln272 = icmp_eq  i32 %sf_1, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln272"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="8" op_0_bw="576">
<![CDATA[
for.inc:19 %local_temp_V_72 = trunc i576 %W_packed_V

]]></Node>
<StgValue><ssdm name="local_temp_V_72"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="8" op_0_bw="8" op_1_bw="576" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc:20 %local_temp_V_73 = partselect i8 @_ssdm_op_PartSelect.i8.i576.i32.i32, i576 %W_packed_V, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="local_temp_V_73"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="8" op_0_bw="8" op_1_bw="576" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc:21 %local_temp_V_74 = partselect i8 @_ssdm_op_PartSelect.i8.i576.i32.i32, i576 %W_packed_V, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="local_temp_V_74"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="8" op_0_bw="8" op_1_bw="576" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc:22 %local_temp_V_75 = partselect i8 @_ssdm_op_PartSelect.i8.i576.i32.i32, i576 %W_packed_V, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="local_temp_V_75"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="8" op_0_bw="8" op_1_bw="576" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc:23 %local_temp_V_76 = partselect i8 @_ssdm_op_PartSelect.i8.i576.i32.i32, i576 %W_packed_V, i32 32, i32 39

]]></Node>
<StgValue><ssdm name="local_temp_V_76"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="8" op_0_bw="8" op_1_bw="576" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc:24 %local_temp_V_77 = partselect i8 @_ssdm_op_PartSelect.i8.i576.i32.i32, i576 %W_packed_V, i32 40, i32 47

]]></Node>
<StgValue><ssdm name="local_temp_V_77"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="8" op_0_bw="8" op_1_bw="576" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc:25 %local_temp_V_78 = partselect i8 @_ssdm_op_PartSelect.i8.i576.i32.i32, i576 %W_packed_V, i32 48, i32 55

]]></Node>
<StgValue><ssdm name="local_temp_V_78"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="8" op_0_bw="8" op_1_bw="576" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc:26 %local_temp_V_79 = partselect i8 @_ssdm_op_PartSelect.i8.i576.i32.i32, i576 %W_packed_V, i32 56, i32 63

]]></Node>
<StgValue><ssdm name="local_temp_V_79"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="8" op_0_bw="8" op_1_bw="576" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc:27 %local_temp_V_80 = partselect i8 @_ssdm_op_PartSelect.i8.i576.i32.i32, i576 %W_packed_V, i32 64, i32 71

]]></Node>
<StgValue><ssdm name="local_temp_V_80"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="8" op_0_bw="8" op_1_bw="576" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc:88 %local_temp_V = partselect i8 @_ssdm_op_PartSelect.i8.i576.i32.i32, i576 %W_packed_V, i32 72, i32 79

]]></Node>
<StgValue><ssdm name="local_temp_V"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="8" op_0_bw="8" op_1_bw="576" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc:89 %local_temp_V_9 = partselect i8 @_ssdm_op_PartSelect.i8.i576.i32.i32, i576 %W_packed_V, i32 80, i32 87

]]></Node>
<StgValue><ssdm name="local_temp_V_9"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="8" op_0_bw="8" op_1_bw="576" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc:90 %local_temp_V_11 = partselect i8 @_ssdm_op_PartSelect.i8.i576.i32.i32, i576 %W_packed_V, i32 88, i32 95

]]></Node>
<StgValue><ssdm name="local_temp_V_11"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="8" op_0_bw="8" op_1_bw="576" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc:91 %local_temp_V_12 = partselect i8 @_ssdm_op_PartSelect.i8.i576.i32.i32, i576 %W_packed_V, i32 96, i32 103

]]></Node>
<StgValue><ssdm name="local_temp_V_12"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="8" op_0_bw="8" op_1_bw="576" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc:92 %local_temp_V_13 = partselect i8 @_ssdm_op_PartSelect.i8.i576.i32.i32, i576 %W_packed_V, i32 104, i32 111

]]></Node>
<StgValue><ssdm name="local_temp_V_13"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="8" op_0_bw="8" op_1_bw="576" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc:93 %local_temp_V_14 = partselect i8 @_ssdm_op_PartSelect.i8.i576.i32.i32, i576 %W_packed_V, i32 112, i32 119

]]></Node>
<StgValue><ssdm name="local_temp_V_14"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="8" op_0_bw="8" op_1_bw="576" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc:94 %local_temp_V_15 = partselect i8 @_ssdm_op_PartSelect.i8.i576.i32.i32, i576 %W_packed_V, i32 120, i32 127

]]></Node>
<StgValue><ssdm name="local_temp_V_15"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="8" op_0_bw="8" op_1_bw="576" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc:95 %local_temp_V_16 = partselect i8 @_ssdm_op_PartSelect.i8.i576.i32.i32, i576 %W_packed_V, i32 128, i32 135

]]></Node>
<StgValue><ssdm name="local_temp_V_16"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="8" op_0_bw="8" op_1_bw="576" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc:96 %local_temp_V_17 = partselect i8 @_ssdm_op_PartSelect.i8.i576.i32.i32, i576 %W_packed_V, i32 136, i32 143

]]></Node>
<StgValue><ssdm name="local_temp_V_17"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="8" op_0_bw="8" op_1_bw="576" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc:139 %local_temp_V_18 = partselect i8 @_ssdm_op_PartSelect.i8.i576.i32.i32, i576 %W_packed_V, i32 144, i32 151

]]></Node>
<StgValue><ssdm name="local_temp_V_18"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="8" op_0_bw="8" op_1_bw="576" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc:140 %local_temp_V_19 = partselect i8 @_ssdm_op_PartSelect.i8.i576.i32.i32, i576 %W_packed_V, i32 152, i32 159

]]></Node>
<StgValue><ssdm name="local_temp_V_19"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="8" op_0_bw="8" op_1_bw="576" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc:141 %local_temp_V_20 = partselect i8 @_ssdm_op_PartSelect.i8.i576.i32.i32, i576 %W_packed_V, i32 160, i32 167

]]></Node>
<StgValue><ssdm name="local_temp_V_20"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="8" op_0_bw="8" op_1_bw="576" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc:142 %local_temp_V_21 = partselect i8 @_ssdm_op_PartSelect.i8.i576.i32.i32, i576 %W_packed_V, i32 168, i32 175

]]></Node>
<StgValue><ssdm name="local_temp_V_21"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="8" op_0_bw="8" op_1_bw="576" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc:143 %local_temp_V_22 = partselect i8 @_ssdm_op_PartSelect.i8.i576.i32.i32, i576 %W_packed_V, i32 176, i32 183

]]></Node>
<StgValue><ssdm name="local_temp_V_22"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="8" op_0_bw="8" op_1_bw="576" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc:144 %local_temp_V_23 = partselect i8 @_ssdm_op_PartSelect.i8.i576.i32.i32, i576 %W_packed_V, i32 184, i32 191

]]></Node>
<StgValue><ssdm name="local_temp_V_23"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="8" op_0_bw="8" op_1_bw="576" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc:145 %local_temp_V_24 = partselect i8 @_ssdm_op_PartSelect.i8.i576.i32.i32, i576 %W_packed_V, i32 192, i32 199

]]></Node>
<StgValue><ssdm name="local_temp_V_24"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="8" op_0_bw="8" op_1_bw="576" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc:146 %local_temp_V_25 = partselect i8 @_ssdm_op_PartSelect.i8.i576.i32.i32, i576 %W_packed_V, i32 200, i32 207

]]></Node>
<StgValue><ssdm name="local_temp_V_25"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="8" op_0_bw="8" op_1_bw="576" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc:147 %local_temp_V_26 = partselect i8 @_ssdm_op_PartSelect.i8.i576.i32.i32, i576 %W_packed_V, i32 208, i32 215

]]></Node>
<StgValue><ssdm name="local_temp_V_26"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="8" op_0_bw="8" op_1_bw="576" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc:190 %local_temp_V_27 = partselect i8 @_ssdm_op_PartSelect.i8.i576.i32.i32, i576 %W_packed_V, i32 216, i32 223

]]></Node>
<StgValue><ssdm name="local_temp_V_27"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="8" op_0_bw="8" op_1_bw="576" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc:191 %local_temp_V_28 = partselect i8 @_ssdm_op_PartSelect.i8.i576.i32.i32, i576 %W_packed_V, i32 224, i32 231

]]></Node>
<StgValue><ssdm name="local_temp_V_28"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="8" op_0_bw="8" op_1_bw="576" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc:192 %local_temp_V_29 = partselect i8 @_ssdm_op_PartSelect.i8.i576.i32.i32, i576 %W_packed_V, i32 232, i32 239

]]></Node>
<StgValue><ssdm name="local_temp_V_29"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="8" op_0_bw="8" op_1_bw="576" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc:193 %local_temp_V_30 = partselect i8 @_ssdm_op_PartSelect.i8.i576.i32.i32, i576 %W_packed_V, i32 240, i32 247

]]></Node>
<StgValue><ssdm name="local_temp_V_30"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="8" op_0_bw="8" op_1_bw="576" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc:194 %local_temp_V_31 = partselect i8 @_ssdm_op_PartSelect.i8.i576.i32.i32, i576 %W_packed_V, i32 248, i32 255

]]></Node>
<StgValue><ssdm name="local_temp_V_31"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="8" op_0_bw="8" op_1_bw="576" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc:195 %local_temp_V_32 = partselect i8 @_ssdm_op_PartSelect.i8.i576.i32.i32, i576 %W_packed_V, i32 256, i32 263

]]></Node>
<StgValue><ssdm name="local_temp_V_32"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="8" op_0_bw="8" op_1_bw="576" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc:196 %local_temp_V_33 = partselect i8 @_ssdm_op_PartSelect.i8.i576.i32.i32, i576 %W_packed_V, i32 264, i32 271

]]></Node>
<StgValue><ssdm name="local_temp_V_33"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="8" op_0_bw="8" op_1_bw="576" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc:197 %local_temp_V_34 = partselect i8 @_ssdm_op_PartSelect.i8.i576.i32.i32, i576 %W_packed_V, i32 272, i32 279

]]></Node>
<StgValue><ssdm name="local_temp_V_34"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="8" op_0_bw="8" op_1_bw="576" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc:198 %local_temp_V_35 = partselect i8 @_ssdm_op_PartSelect.i8.i576.i32.i32, i576 %W_packed_V, i32 280, i32 287

]]></Node>
<StgValue><ssdm name="local_temp_V_35"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="8" op_0_bw="8" op_1_bw="576" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc:241 %local_temp_V_36 = partselect i8 @_ssdm_op_PartSelect.i8.i576.i32.i32, i576 %W_packed_V, i32 288, i32 295

]]></Node>
<StgValue><ssdm name="local_temp_V_36"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="8" op_0_bw="8" op_1_bw="576" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc:242 %local_temp_V_37 = partselect i8 @_ssdm_op_PartSelect.i8.i576.i32.i32, i576 %W_packed_V, i32 296, i32 303

]]></Node>
<StgValue><ssdm name="local_temp_V_37"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="8" op_0_bw="8" op_1_bw="576" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc:243 %local_temp_V_38 = partselect i8 @_ssdm_op_PartSelect.i8.i576.i32.i32, i576 %W_packed_V, i32 304, i32 311

]]></Node>
<StgValue><ssdm name="local_temp_V_38"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="8" op_0_bw="8" op_1_bw="576" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc:244 %local_temp_V_39 = partselect i8 @_ssdm_op_PartSelect.i8.i576.i32.i32, i576 %W_packed_V, i32 312, i32 319

]]></Node>
<StgValue><ssdm name="local_temp_V_39"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="8" op_0_bw="8" op_1_bw="576" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc:245 %local_temp_V_40 = partselect i8 @_ssdm_op_PartSelect.i8.i576.i32.i32, i576 %W_packed_V, i32 320, i32 327

]]></Node>
<StgValue><ssdm name="local_temp_V_40"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="8" op_0_bw="8" op_1_bw="576" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc:246 %local_temp_V_41 = partselect i8 @_ssdm_op_PartSelect.i8.i576.i32.i32, i576 %W_packed_V, i32 328, i32 335

]]></Node>
<StgValue><ssdm name="local_temp_V_41"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="8" op_0_bw="8" op_1_bw="576" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc:247 %local_temp_V_42 = partselect i8 @_ssdm_op_PartSelect.i8.i576.i32.i32, i576 %W_packed_V, i32 336, i32 343

]]></Node>
<StgValue><ssdm name="local_temp_V_42"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="8" op_0_bw="8" op_1_bw="576" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc:248 %local_temp_V_43 = partselect i8 @_ssdm_op_PartSelect.i8.i576.i32.i32, i576 %W_packed_V, i32 344, i32 351

]]></Node>
<StgValue><ssdm name="local_temp_V_43"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="8" op_0_bw="8" op_1_bw="576" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc:249 %local_temp_V_44 = partselect i8 @_ssdm_op_PartSelect.i8.i576.i32.i32, i576 %W_packed_V, i32 352, i32 359

]]></Node>
<StgValue><ssdm name="local_temp_V_44"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="8" op_0_bw="8" op_1_bw="576" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc:292 %local_temp_V_45 = partselect i8 @_ssdm_op_PartSelect.i8.i576.i32.i32, i576 %W_packed_V, i32 360, i32 367

]]></Node>
<StgValue><ssdm name="local_temp_V_45"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="8" op_0_bw="8" op_1_bw="576" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc:293 %local_temp_V_46 = partselect i8 @_ssdm_op_PartSelect.i8.i576.i32.i32, i576 %W_packed_V, i32 368, i32 375

]]></Node>
<StgValue><ssdm name="local_temp_V_46"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="8" op_0_bw="8" op_1_bw="576" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc:294 %local_temp_V_47 = partselect i8 @_ssdm_op_PartSelect.i8.i576.i32.i32, i576 %W_packed_V, i32 376, i32 383

]]></Node>
<StgValue><ssdm name="local_temp_V_47"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="8" op_0_bw="8" op_1_bw="576" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc:295 %local_temp_V_48 = partselect i8 @_ssdm_op_PartSelect.i8.i576.i32.i32, i576 %W_packed_V, i32 384, i32 391

]]></Node>
<StgValue><ssdm name="local_temp_V_48"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="8" op_0_bw="8" op_1_bw="576" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc:296 %local_temp_V_49 = partselect i8 @_ssdm_op_PartSelect.i8.i576.i32.i32, i576 %W_packed_V, i32 392, i32 399

]]></Node>
<StgValue><ssdm name="local_temp_V_49"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="8" op_0_bw="8" op_1_bw="576" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc:297 %local_temp_V_50 = partselect i8 @_ssdm_op_PartSelect.i8.i576.i32.i32, i576 %W_packed_V, i32 400, i32 407

]]></Node>
<StgValue><ssdm name="local_temp_V_50"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="8" op_0_bw="8" op_1_bw="576" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc:298 %local_temp_V_51 = partselect i8 @_ssdm_op_PartSelect.i8.i576.i32.i32, i576 %W_packed_V, i32 408, i32 415

]]></Node>
<StgValue><ssdm name="local_temp_V_51"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="8" op_0_bw="8" op_1_bw="576" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc:299 %local_temp_V_52 = partselect i8 @_ssdm_op_PartSelect.i8.i576.i32.i32, i576 %W_packed_V, i32 416, i32 423

]]></Node>
<StgValue><ssdm name="local_temp_V_52"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="8" op_0_bw="8" op_1_bw="576" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc:300 %local_temp_V_53 = partselect i8 @_ssdm_op_PartSelect.i8.i576.i32.i32, i576 %W_packed_V, i32 424, i32 431

]]></Node>
<StgValue><ssdm name="local_temp_V_53"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="8" op_0_bw="8" op_1_bw="576" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc:343 %local_temp_V_54 = partselect i8 @_ssdm_op_PartSelect.i8.i576.i32.i32, i576 %W_packed_V, i32 432, i32 439

]]></Node>
<StgValue><ssdm name="local_temp_V_54"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="8" op_0_bw="8" op_1_bw="576" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc:344 %local_temp_V_55 = partselect i8 @_ssdm_op_PartSelect.i8.i576.i32.i32, i576 %W_packed_V, i32 440, i32 447

]]></Node>
<StgValue><ssdm name="local_temp_V_55"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="8" op_0_bw="8" op_1_bw="576" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc:345 %local_temp_V_56 = partselect i8 @_ssdm_op_PartSelect.i8.i576.i32.i32, i576 %W_packed_V, i32 448, i32 455

]]></Node>
<StgValue><ssdm name="local_temp_V_56"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="8" op_0_bw="8" op_1_bw="576" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc:346 %local_temp_V_57 = partselect i8 @_ssdm_op_PartSelect.i8.i576.i32.i32, i576 %W_packed_V, i32 456, i32 463

]]></Node>
<StgValue><ssdm name="local_temp_V_57"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="8" op_0_bw="8" op_1_bw="576" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc:347 %local_temp_V_58 = partselect i8 @_ssdm_op_PartSelect.i8.i576.i32.i32, i576 %W_packed_V, i32 464, i32 471

]]></Node>
<StgValue><ssdm name="local_temp_V_58"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="8" op_0_bw="8" op_1_bw="576" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc:348 %local_temp_V_59 = partselect i8 @_ssdm_op_PartSelect.i8.i576.i32.i32, i576 %W_packed_V, i32 472, i32 479

]]></Node>
<StgValue><ssdm name="local_temp_V_59"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="8" op_0_bw="8" op_1_bw="576" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc:349 %local_temp_V_60 = partselect i8 @_ssdm_op_PartSelect.i8.i576.i32.i32, i576 %W_packed_V, i32 480, i32 487

]]></Node>
<StgValue><ssdm name="local_temp_V_60"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="8" op_0_bw="8" op_1_bw="576" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc:350 %local_temp_V_61 = partselect i8 @_ssdm_op_PartSelect.i8.i576.i32.i32, i576 %W_packed_V, i32 488, i32 495

]]></Node>
<StgValue><ssdm name="local_temp_V_61"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="8" op_0_bw="8" op_1_bw="576" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc:351 %local_temp_V_62 = partselect i8 @_ssdm_op_PartSelect.i8.i576.i32.i32, i576 %W_packed_V, i32 496, i32 503

]]></Node>
<StgValue><ssdm name="local_temp_V_62"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="8" op_0_bw="8" op_1_bw="576" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc:394 %local_temp_V_63 = partselect i8 @_ssdm_op_PartSelect.i8.i576.i32.i32, i576 %W_packed_V, i32 504, i32 511

]]></Node>
<StgValue><ssdm name="local_temp_V_63"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="8" op_0_bw="8" op_1_bw="576" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc:395 %local_temp_V_64 = partselect i8 @_ssdm_op_PartSelect.i8.i576.i32.i32, i576 %W_packed_V, i32 512, i32 519

]]></Node>
<StgValue><ssdm name="local_temp_V_64"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="8" op_0_bw="8" op_1_bw="576" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc:396 %local_temp_V_65 = partselect i8 @_ssdm_op_PartSelect.i8.i576.i32.i32, i576 %W_packed_V, i32 520, i32 527

]]></Node>
<StgValue><ssdm name="local_temp_V_65"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="8" op_0_bw="8" op_1_bw="576" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc:397 %local_temp_V_66 = partselect i8 @_ssdm_op_PartSelect.i8.i576.i32.i32, i576 %W_packed_V, i32 528, i32 535

]]></Node>
<StgValue><ssdm name="local_temp_V_66"/></StgValue>
</operation>

<operation id="180" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="8" op_0_bw="8" op_1_bw="576" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc:398 %local_temp_V_67 = partselect i8 @_ssdm_op_PartSelect.i8.i576.i32.i32, i576 %W_packed_V, i32 536, i32 543

]]></Node>
<StgValue><ssdm name="local_temp_V_67"/></StgValue>
</operation>

<operation id="181" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="8" op_0_bw="8" op_1_bw="576" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc:399 %local_temp_V_68 = partselect i8 @_ssdm_op_PartSelect.i8.i576.i32.i32, i576 %W_packed_V, i32 544, i32 551

]]></Node>
<StgValue><ssdm name="local_temp_V_68"/></StgValue>
</operation>

<operation id="182" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="8" op_0_bw="8" op_1_bw="576" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc:400 %local_temp_V_69 = partselect i8 @_ssdm_op_PartSelect.i8.i576.i32.i32, i576 %W_packed_V, i32 552, i32 559

]]></Node>
<StgValue><ssdm name="local_temp_V_69"/></StgValue>
</operation>

<operation id="183" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="8" op_0_bw="8" op_1_bw="576" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc:401 %local_temp_V_70 = partselect i8 @_ssdm_op_PartSelect.i8.i576.i32.i32, i576 %W_packed_V, i32 560, i32 567

]]></Node>
<StgValue><ssdm name="local_temp_V_70"/></StgValue>
</operation>

<operation id="184" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="8" op_0_bw="8" op_1_bw="576" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc:402 %local_temp_V_71 = partselect i8 @_ssdm_op_PartSelect.i8.i576.i32.i32, i576 %W_packed_V, i32 568, i32 575

]]></Node>
<StgValue><ssdm name="local_temp_V_71"/></StgValue>
</operation>

<operation id="185" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc:445 %sf_2 = add i32 %sf_1, i32 1

]]></Node>
<StgValue><ssdm name="sf_2"/></StgValue>
</operation>

<operation id="186" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc:446 %icmp_ln290 = icmp_eq  i32 %sf_2, i32 16

]]></Node>
<StgValue><ssdm name="icmp_ln290"/></StgValue>
</operation>

<operation id="187" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:447 %br_ln290 = br i1 %icmp_ln290, void %for.inc.for.inc90_crit_edge, void %for.body.i.7

]]></Node>
<StgValue><ssdm name="br_ln290"/></StgValue>
</operation>

<operation id="188" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.for.inc90_crit_edge:0 %store_ln290 = store i32 %sf_2, i32 %sf

]]></Node>
<StgValue><ssdm name="store_ln290"/></StgValue>
</operation>

<operation id="189" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="0" op_0_bw="0">
<![CDATA[
for.inc.for.inc90_crit_edge:1 %br_ln290 = br void %for.inc90

]]></Node>
<StgValue><ssdm name="br_ln290"/></StgValue>
</operation>

<operation id="190" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="2" op_0_bw="32">
<![CDATA[
for.body.i.7:0 %trunc_ln218 = trunc i32 %nf_2

]]></Node>
<StgValue><ssdm name="trunc_ln218"/></StgValue>
</operation>

<operation id="191" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="876" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.i.7:299 %nf = add i32 %nf_2, i32 1

]]></Node>
<StgValue><ssdm name="nf"/></StgValue>
</operation>

<operation id="192" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="877" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.i.7:300 %icmp_ln302 = icmp_eq  i32 %nf, i32 4

]]></Node>
<StgValue><ssdm name="icmp_ln302"/></StgValue>
</operation>

<operation id="193" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="878" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body.i.7:301 %nf_3 = select i1 %icmp_ln302, i32 0, i32 %nf

]]></Node>
<StgValue><ssdm name="nf_3"/></StgValue>
</operation>

<operation id="194" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body.i.7:302 %store_ln306 = store i32 %nf_3, i32 %nf_1

]]></Node>
<StgValue><ssdm name="store_ln306"/></StgValue>
</operation>

<operation id="195" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body.i.7:303 %store_ln306 = store i32 0, i32 %sf

]]></Node>
<StgValue><ssdm name="store_ln306"/></StgValue>
</operation>

<operation id="196" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="0" op_0_bw="18" op_1_bw="18" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc90:8 %store_ln249 = store i18 %i_2, i18 %i

]]></Node>
<StgValue><ssdm name="store_ln249"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="197" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="27" op_0_bw="27" op_1_bw="0" op_2_bw="27" op_3_bw="0" op_4_bw="27" op_5_bw="0" op_6_bw="27" op_7_bw="0" op_8_bw="27" op_9_bw="0" op_10_bw="27" op_11_bw="0" op_12_bw="27" op_13_bw="0" op_14_bw="27" op_15_bw="0" op_16_bw="27" op_17_bw="0" op_18_bw="27" op_19_bw="0" op_20_bw="27" op_21_bw="0" op_22_bw="27" op_23_bw="0" op_24_bw="27" op_25_bw="0" op_26_bw="27" op_27_bw="0" op_28_bw="27" op_29_bw="0" op_30_bw="27" op_31_bw="0" op_32_bw="27" op_33_bw="0">
<![CDATA[
for.inc:0 %inElem_1 = phi i27 %tmp, void %if.else, i27 %inElem, void %arrayidx.case.15, i27 %inElem, void %arrayidx.case.13, i27 %inElem, void %arrayidx.case.12, i27 %inElem, void %arrayidx.case.11, i27 %inElem, void %arrayidx.case.10, i27 %inElem, void %arrayidx.case.9, i27 %inElem, void %arrayidx.case.8, i27 %inElem, void %arrayidx.case.7, i27 %inElem, void %arrayidx.case.6, i27 %inElem, void %arrayidx.case.5, i27 %inElem, void %arrayidx.case.4, i27 %inElem, void %arrayidx.case.3, i27 %inElem, void %arrayidx.case.2, i27 %inElem, void %arrayidx.case.1, i27 %inElem, void %arrayidx.case.0, i27 %inElem, void %if.then.for.inc_crit_edge

]]></Node>
<StgValue><ssdm name="inElem_1"/></StgValue>
</operation>

<operation id="198" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="3" op_0_bw="27">
<![CDATA[
for.inc:28 %r_V = trunc i27 %inElem_1

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="199" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="11" op_0_bw="8">
<![CDATA[
for.inc:29 %sext_ln186 = sext i8 %local_temp_V_72

]]></Node>
<StgValue><ssdm name="sext_ln186"/></StgValue>
</operation>

<operation id="200" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="11" op_0_bw="3">
<![CDATA[
for.inc:30 %zext_ln1494 = zext i3 %r_V

]]></Node>
<StgValue><ssdm name="zext_ln1494"/></StgValue>
</operation>

<operation id="201" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:31 %ret_V = mul i11 %sext_ln186, i11 %zext_ln1494

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="202" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="3" op_0_bw="3" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc:33 %r_V_1 = partselect i3 @_ssdm_op_PartSelect.i3.i27.i32.i32, i27 %inElem_1, i32 3, i32 5

]]></Node>
<StgValue><ssdm name="r_V_1"/></StgValue>
</operation>

<operation id="203" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="3" op_0_bw="3" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc:38 %r_V_2 = partselect i3 @_ssdm_op_PartSelect.i3.i27.i32.i32, i27 %inElem_1, i32 6, i32 8

]]></Node>
<StgValue><ssdm name="r_V_2"/></StgValue>
</operation>

<operation id="204" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="3" op_0_bw="3" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc:43 %r_V_3 = partselect i3 @_ssdm_op_PartSelect.i3.i27.i32.i32, i27 %inElem_1, i32 9, i32 11

]]></Node>
<StgValue><ssdm name="r_V_3"/></StgValue>
</operation>

<operation id="205" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="3" op_0_bw="3" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc:48 %r_V_4 = partselect i3 @_ssdm_op_PartSelect.i3.i27.i32.i32, i27 %inElem_1, i32 12, i32 14

]]></Node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>

<operation id="206" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="11" op_0_bw="8">
<![CDATA[
for.inc:49 %sext_ln186_4 = sext i8 %local_temp_V_76

]]></Node>
<StgValue><ssdm name="sext_ln186_4"/></StgValue>
</operation>

<operation id="207" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="11" op_0_bw="3">
<![CDATA[
for.inc:50 %zext_ln1494_4 = zext i3 %r_V_4

]]></Node>
<StgValue><ssdm name="zext_ln1494_4"/></StgValue>
</operation>

<operation id="208" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:51 %ret_V_4 = mul i11 %sext_ln186_4, i11 %zext_ln1494_4

]]></Node>
<StgValue><ssdm name="ret_V_4"/></StgValue>
</operation>

<operation id="209" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="3" op_0_bw="3" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc:53 %r_V_5 = partselect i3 @_ssdm_op_PartSelect.i3.i27.i32.i32, i27 %inElem_1, i32 15, i32 17

]]></Node>
<StgValue><ssdm name="r_V_5"/></StgValue>
</operation>

<operation id="210" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="3" op_0_bw="3" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc:58 %r_V_6 = partselect i3 @_ssdm_op_PartSelect.i3.i27.i32.i32, i27 %inElem_1, i32 18, i32 20

]]></Node>
<StgValue><ssdm name="r_V_6"/></StgValue>
</operation>

<operation id="211" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="3" op_0_bw="3" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc:63 %r_V_7 = partselect i3 @_ssdm_op_PartSelect.i3.i27.i32.i32, i27 %inElem_1, i32 21, i32 23

]]></Node>
<StgValue><ssdm name="r_V_7"/></StgValue>
</operation>

<operation id="212" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="3" op_0_bw="3" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc:68 %r_V_8 = partselect i3 @_ssdm_op_PartSelect.i3.i27.i32.i32, i27 %inElem_1, i32 24, i32 26

]]></Node>
<StgValue><ssdm name="r_V_8"/></StgValue>
</operation>

<operation id="213" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="11" op_0_bw="8">
<![CDATA[
for.inc:69 %sext_ln186_8 = sext i8 %local_temp_V_80

]]></Node>
<StgValue><ssdm name="sext_ln186_8"/></StgValue>
</operation>

<operation id="214" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="11" op_0_bw="3">
<![CDATA[
for.inc:70 %zext_ln1494_8 = zext i3 %r_V_8

]]></Node>
<StgValue><ssdm name="zext_ln1494_8"/></StgValue>
</operation>

<operation id="215" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:71 %ret_V_8 = mul i11 %sext_ln186_8, i11 %zext_ln1494_8

]]></Node>
<StgValue><ssdm name="ret_V_8"/></StgValue>
</operation>

<operation id="216" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="11" op_0_bw="8">
<![CDATA[
for.inc:97 %sext_ln1494 = sext i8 %local_temp_V

]]></Node>
<StgValue><ssdm name="sext_ln1494"/></StgValue>
</operation>

<operation id="217" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:98 %ret_V_9 = mul i11 %sext_ln1494, i11 %zext_ln1494

]]></Node>
<StgValue><ssdm name="ret_V_9"/></StgValue>
</operation>

<operation id="218" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="11" op_0_bw="8">
<![CDATA[
for.inc:109 %sext_ln1494_4 = sext i8 %local_temp_V_13

]]></Node>
<StgValue><ssdm name="sext_ln1494_4"/></StgValue>
</operation>

<operation id="219" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:110 %ret_V_13 = mul i11 %sext_ln1494_4, i11 %zext_ln1494_4

]]></Node>
<StgValue><ssdm name="ret_V_13"/></StgValue>
</operation>

<operation id="220" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="11" op_0_bw="8">
<![CDATA[
for.inc:121 %sext_ln1494_8 = sext i8 %local_temp_V_17

]]></Node>
<StgValue><ssdm name="sext_ln1494_8"/></StgValue>
</operation>

<operation id="221" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:122 %ret_V_17 = mul i11 %sext_ln1494_8, i11 %zext_ln1494_8

]]></Node>
<StgValue><ssdm name="ret_V_17"/></StgValue>
</operation>

<operation id="222" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="11" op_0_bw="8">
<![CDATA[
for.inc:148 %sext_ln1494_9 = sext i8 %local_temp_V_18

]]></Node>
<StgValue><ssdm name="sext_ln1494_9"/></StgValue>
</operation>

<operation id="223" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:149 %ret_V_18 = mul i11 %sext_ln1494_9, i11 %zext_ln1494

]]></Node>
<StgValue><ssdm name="ret_V_18"/></StgValue>
</operation>

<operation id="224" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="11" op_0_bw="8">
<![CDATA[
for.inc:160 %sext_ln1494_13 = sext i8 %local_temp_V_22

]]></Node>
<StgValue><ssdm name="sext_ln1494_13"/></StgValue>
</operation>

<operation id="225" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:161 %ret_V_22 = mul i11 %sext_ln1494_13, i11 %zext_ln1494_4

]]></Node>
<StgValue><ssdm name="ret_V_22"/></StgValue>
</operation>

<operation id="226" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="11" op_0_bw="8">
<![CDATA[
for.inc:172 %sext_ln1494_17 = sext i8 %local_temp_V_26

]]></Node>
<StgValue><ssdm name="sext_ln1494_17"/></StgValue>
</operation>

<operation id="227" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:173 %ret_V_26 = mul i11 %sext_ln1494_17, i11 %zext_ln1494_8

]]></Node>
<StgValue><ssdm name="ret_V_26"/></StgValue>
</operation>

<operation id="228" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="11" op_0_bw="8">
<![CDATA[
for.inc:199 %sext_ln1494_18 = sext i8 %local_temp_V_27

]]></Node>
<StgValue><ssdm name="sext_ln1494_18"/></StgValue>
</operation>

<operation id="229" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:200 %ret_V_27 = mul i11 %sext_ln1494_18, i11 %zext_ln1494

]]></Node>
<StgValue><ssdm name="ret_V_27"/></StgValue>
</operation>

<operation id="230" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="11" op_0_bw="8">
<![CDATA[
for.inc:211 %sext_ln1494_22 = sext i8 %local_temp_V_31

]]></Node>
<StgValue><ssdm name="sext_ln1494_22"/></StgValue>
</operation>

<operation id="231" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:212 %ret_V_31 = mul i11 %sext_ln1494_22, i11 %zext_ln1494_4

]]></Node>
<StgValue><ssdm name="ret_V_31"/></StgValue>
</operation>

<operation id="232" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="11" op_0_bw="8">
<![CDATA[
for.inc:223 %sext_ln1494_26 = sext i8 %local_temp_V_35

]]></Node>
<StgValue><ssdm name="sext_ln1494_26"/></StgValue>
</operation>

<operation id="233" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:224 %ret_V_35 = mul i11 %sext_ln1494_26, i11 %zext_ln1494_8

]]></Node>
<StgValue><ssdm name="ret_V_35"/></StgValue>
</operation>

<operation id="234" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="11" op_0_bw="8">
<![CDATA[
for.inc:250 %sext_ln1494_27 = sext i8 %local_temp_V_36

]]></Node>
<StgValue><ssdm name="sext_ln1494_27"/></StgValue>
</operation>

<operation id="235" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:251 %ret_V_36 = mul i11 %sext_ln1494_27, i11 %zext_ln1494

]]></Node>
<StgValue><ssdm name="ret_V_36"/></StgValue>
</operation>

<operation id="236" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="11" op_0_bw="8">
<![CDATA[
for.inc:262 %sext_ln1494_31 = sext i8 %local_temp_V_40

]]></Node>
<StgValue><ssdm name="sext_ln1494_31"/></StgValue>
</operation>

<operation id="237" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:263 %ret_V_40 = mul i11 %sext_ln1494_31, i11 %zext_ln1494_4

]]></Node>
<StgValue><ssdm name="ret_V_40"/></StgValue>
</operation>

<operation id="238" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="11" op_0_bw="8">
<![CDATA[
for.inc:274 %sext_ln1494_35 = sext i8 %local_temp_V_44

]]></Node>
<StgValue><ssdm name="sext_ln1494_35"/></StgValue>
</operation>

<operation id="239" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:275 %ret_V_44 = mul i11 %sext_ln1494_35, i11 %zext_ln1494_8

]]></Node>
<StgValue><ssdm name="ret_V_44"/></StgValue>
</operation>

<operation id="240" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="11" op_0_bw="8">
<![CDATA[
for.inc:301 %sext_ln1494_36 = sext i8 %local_temp_V_45

]]></Node>
<StgValue><ssdm name="sext_ln1494_36"/></StgValue>
</operation>

<operation id="241" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:302 %ret_V_45 = mul i11 %sext_ln1494_36, i11 %zext_ln1494

]]></Node>
<StgValue><ssdm name="ret_V_45"/></StgValue>
</operation>

<operation id="242" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="11" op_0_bw="8">
<![CDATA[
for.inc:313 %sext_ln1494_40 = sext i8 %local_temp_V_49

]]></Node>
<StgValue><ssdm name="sext_ln1494_40"/></StgValue>
</operation>

<operation id="243" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:314 %ret_V_49 = mul i11 %sext_ln1494_40, i11 %zext_ln1494_4

]]></Node>
<StgValue><ssdm name="ret_V_49"/></StgValue>
</operation>

<operation id="244" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="11" op_0_bw="8">
<![CDATA[
for.inc:325 %sext_ln1494_44 = sext i8 %local_temp_V_53

]]></Node>
<StgValue><ssdm name="sext_ln1494_44"/></StgValue>
</operation>

<operation id="245" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:326 %ret_V_53 = mul i11 %sext_ln1494_44, i11 %zext_ln1494_8

]]></Node>
<StgValue><ssdm name="ret_V_53"/></StgValue>
</operation>

<operation id="246" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="11" op_0_bw="8">
<![CDATA[
for.inc:352 %sext_ln1494_45 = sext i8 %local_temp_V_54

]]></Node>
<StgValue><ssdm name="sext_ln1494_45"/></StgValue>
</operation>

<operation id="247" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:353 %ret_V_54 = mul i11 %sext_ln1494_45, i11 %zext_ln1494

]]></Node>
<StgValue><ssdm name="ret_V_54"/></StgValue>
</operation>

<operation id="248" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="11" op_0_bw="8">
<![CDATA[
for.inc:364 %sext_ln1494_49 = sext i8 %local_temp_V_58

]]></Node>
<StgValue><ssdm name="sext_ln1494_49"/></StgValue>
</operation>

<operation id="249" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:365 %ret_V_58 = mul i11 %sext_ln1494_49, i11 %zext_ln1494_4

]]></Node>
<StgValue><ssdm name="ret_V_58"/></StgValue>
</operation>

<operation id="250" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="11" op_0_bw="8">
<![CDATA[
for.inc:376 %sext_ln1494_53 = sext i8 %local_temp_V_62

]]></Node>
<StgValue><ssdm name="sext_ln1494_53"/></StgValue>
</operation>

<operation id="251" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:377 %ret_V_62 = mul i11 %sext_ln1494_53, i11 %zext_ln1494_8

]]></Node>
<StgValue><ssdm name="ret_V_62"/></StgValue>
</operation>

<operation id="252" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="11" op_0_bw="8">
<![CDATA[
for.inc:403 %sext_ln1494_54 = sext i8 %local_temp_V_63

]]></Node>
<StgValue><ssdm name="sext_ln1494_54"/></StgValue>
</operation>

<operation id="253" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:404 %ret_V_63 = mul i11 %sext_ln1494_54, i11 %zext_ln1494

]]></Node>
<StgValue><ssdm name="ret_V_63"/></StgValue>
</operation>

<operation id="254" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="11" op_0_bw="8">
<![CDATA[
for.inc:415 %sext_ln1494_58 = sext i8 %local_temp_V_67

]]></Node>
<StgValue><ssdm name="sext_ln1494_58"/></StgValue>
</operation>

<operation id="255" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:416 %ret_V_67 = mul i11 %sext_ln1494_58, i11 %zext_ln1494_4

]]></Node>
<StgValue><ssdm name="ret_V_67"/></StgValue>
</operation>

<operation id="256" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="11" op_0_bw="8">
<![CDATA[
for.inc:427 %sext_ln1494_62 = sext i8 %local_temp_V_71

]]></Node>
<StgValue><ssdm name="sext_ln1494_62"/></StgValue>
</operation>

<operation id="257" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:428 %ret_V_71 = mul i11 %sext_ln1494_62, i11 %zext_ln1494_8

]]></Node>
<StgValue><ssdm name="ret_V_71"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="258" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:31 %ret_V = mul i11 %sext_ln186, i11 %zext_ln1494

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="259" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="11" op_0_bw="8">
<![CDATA[
for.inc:39 %sext_ln186_2 = sext i8 %local_temp_V_74

]]></Node>
<StgValue><ssdm name="sext_ln186_2"/></StgValue>
</operation>

<operation id="260" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="11" op_0_bw="3">
<![CDATA[
for.inc:40 %zext_ln1494_2 = zext i3 %r_V_2

]]></Node>
<StgValue><ssdm name="zext_ln1494_2"/></StgValue>
</operation>

<operation id="261" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:41 %ret_V_2 = mul i11 %sext_ln186_2, i11 %zext_ln1494_2

]]></Node>
<StgValue><ssdm name="ret_V_2"/></StgValue>
</operation>

<operation id="262" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:51 %ret_V_4 = mul i11 %sext_ln186_4, i11 %zext_ln1494_4

]]></Node>
<StgValue><ssdm name="ret_V_4"/></StgValue>
</operation>

<operation id="263" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="11" op_0_bw="8">
<![CDATA[
for.inc:64 %sext_ln186_7 = sext i8 %local_temp_V_79

]]></Node>
<StgValue><ssdm name="sext_ln186_7"/></StgValue>
</operation>

<operation id="264" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="11" op_0_bw="3">
<![CDATA[
for.inc:65 %zext_ln1494_7 = zext i3 %r_V_7

]]></Node>
<StgValue><ssdm name="zext_ln1494_7"/></StgValue>
</operation>

<operation id="265" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:66 %ret_V_7 = mul i11 %sext_ln186_7, i11 %zext_ln1494_7

]]></Node>
<StgValue><ssdm name="ret_V_7"/></StgValue>
</operation>

<operation id="266" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:71 %ret_V_8 = mul i11 %sext_ln186_8, i11 %zext_ln1494_8

]]></Node>
<StgValue><ssdm name="ret_V_8"/></StgValue>
</operation>

<operation id="267" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:98 %ret_V_9 = mul i11 %sext_ln1494, i11 %zext_ln1494

]]></Node>
<StgValue><ssdm name="ret_V_9"/></StgValue>
</operation>

<operation id="268" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="11" op_0_bw="8">
<![CDATA[
for.inc:103 %sext_ln1494_2 = sext i8 %local_temp_V_11

]]></Node>
<StgValue><ssdm name="sext_ln1494_2"/></StgValue>
</operation>

<operation id="269" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:104 %ret_V_11 = mul i11 %sext_ln1494_2, i11 %zext_ln1494_2

]]></Node>
<StgValue><ssdm name="ret_V_11"/></StgValue>
</operation>

<operation id="270" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:110 %ret_V_13 = mul i11 %sext_ln1494_4, i11 %zext_ln1494_4

]]></Node>
<StgValue><ssdm name="ret_V_13"/></StgValue>
</operation>

<operation id="271" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="11" op_0_bw="8">
<![CDATA[
for.inc:118 %sext_ln1494_7 = sext i8 %local_temp_V_16

]]></Node>
<StgValue><ssdm name="sext_ln1494_7"/></StgValue>
</operation>

<operation id="272" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:119 %ret_V_16 = mul i11 %sext_ln1494_7, i11 %zext_ln1494_7

]]></Node>
<StgValue><ssdm name="ret_V_16"/></StgValue>
</operation>

<operation id="273" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:122 %ret_V_17 = mul i11 %sext_ln1494_8, i11 %zext_ln1494_8

]]></Node>
<StgValue><ssdm name="ret_V_17"/></StgValue>
</operation>

<operation id="274" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:149 %ret_V_18 = mul i11 %sext_ln1494_9, i11 %zext_ln1494

]]></Node>
<StgValue><ssdm name="ret_V_18"/></StgValue>
</operation>

<operation id="275" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="11" op_0_bw="8">
<![CDATA[
for.inc:154 %sext_ln1494_11 = sext i8 %local_temp_V_20

]]></Node>
<StgValue><ssdm name="sext_ln1494_11"/></StgValue>
</operation>

<operation id="276" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:155 %ret_V_20 = mul i11 %sext_ln1494_11, i11 %zext_ln1494_2

]]></Node>
<StgValue><ssdm name="ret_V_20"/></StgValue>
</operation>

<operation id="277" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:161 %ret_V_22 = mul i11 %sext_ln1494_13, i11 %zext_ln1494_4

]]></Node>
<StgValue><ssdm name="ret_V_22"/></StgValue>
</operation>

<operation id="278" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="11" op_0_bw="8">
<![CDATA[
for.inc:169 %sext_ln1494_16 = sext i8 %local_temp_V_25

]]></Node>
<StgValue><ssdm name="sext_ln1494_16"/></StgValue>
</operation>

<operation id="279" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:170 %ret_V_25 = mul i11 %sext_ln1494_16, i11 %zext_ln1494_7

]]></Node>
<StgValue><ssdm name="ret_V_25"/></StgValue>
</operation>

<operation id="280" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:173 %ret_V_26 = mul i11 %sext_ln1494_17, i11 %zext_ln1494_8

]]></Node>
<StgValue><ssdm name="ret_V_26"/></StgValue>
</operation>

<operation id="281" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:200 %ret_V_27 = mul i11 %sext_ln1494_18, i11 %zext_ln1494

]]></Node>
<StgValue><ssdm name="ret_V_27"/></StgValue>
</operation>

<operation id="282" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="11" op_0_bw="8">
<![CDATA[
for.inc:205 %sext_ln1494_20 = sext i8 %local_temp_V_29

]]></Node>
<StgValue><ssdm name="sext_ln1494_20"/></StgValue>
</operation>

<operation id="283" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:206 %ret_V_29 = mul i11 %sext_ln1494_20, i11 %zext_ln1494_2

]]></Node>
<StgValue><ssdm name="ret_V_29"/></StgValue>
</operation>

<operation id="284" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:212 %ret_V_31 = mul i11 %sext_ln1494_22, i11 %zext_ln1494_4

]]></Node>
<StgValue><ssdm name="ret_V_31"/></StgValue>
</operation>

<operation id="285" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="11" op_0_bw="8">
<![CDATA[
for.inc:220 %sext_ln1494_25 = sext i8 %local_temp_V_34

]]></Node>
<StgValue><ssdm name="sext_ln1494_25"/></StgValue>
</operation>

<operation id="286" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:221 %ret_V_34 = mul i11 %sext_ln1494_25, i11 %zext_ln1494_7

]]></Node>
<StgValue><ssdm name="ret_V_34"/></StgValue>
</operation>

<operation id="287" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:224 %ret_V_35 = mul i11 %sext_ln1494_26, i11 %zext_ln1494_8

]]></Node>
<StgValue><ssdm name="ret_V_35"/></StgValue>
</operation>

<operation id="288" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:251 %ret_V_36 = mul i11 %sext_ln1494_27, i11 %zext_ln1494

]]></Node>
<StgValue><ssdm name="ret_V_36"/></StgValue>
</operation>

<operation id="289" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="11" op_0_bw="8">
<![CDATA[
for.inc:256 %sext_ln1494_29 = sext i8 %local_temp_V_38

]]></Node>
<StgValue><ssdm name="sext_ln1494_29"/></StgValue>
</operation>

<operation id="290" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:257 %ret_V_38 = mul i11 %sext_ln1494_29, i11 %zext_ln1494_2

]]></Node>
<StgValue><ssdm name="ret_V_38"/></StgValue>
</operation>

<operation id="291" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:263 %ret_V_40 = mul i11 %sext_ln1494_31, i11 %zext_ln1494_4

]]></Node>
<StgValue><ssdm name="ret_V_40"/></StgValue>
</operation>

<operation id="292" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="11" op_0_bw="8">
<![CDATA[
for.inc:271 %sext_ln1494_34 = sext i8 %local_temp_V_43

]]></Node>
<StgValue><ssdm name="sext_ln1494_34"/></StgValue>
</operation>

<operation id="293" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:272 %ret_V_43 = mul i11 %sext_ln1494_34, i11 %zext_ln1494_7

]]></Node>
<StgValue><ssdm name="ret_V_43"/></StgValue>
</operation>

<operation id="294" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:275 %ret_V_44 = mul i11 %sext_ln1494_35, i11 %zext_ln1494_8

]]></Node>
<StgValue><ssdm name="ret_V_44"/></StgValue>
</operation>

<operation id="295" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:302 %ret_V_45 = mul i11 %sext_ln1494_36, i11 %zext_ln1494

]]></Node>
<StgValue><ssdm name="ret_V_45"/></StgValue>
</operation>

<operation id="296" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="11" op_0_bw="8">
<![CDATA[
for.inc:307 %sext_ln1494_38 = sext i8 %local_temp_V_47

]]></Node>
<StgValue><ssdm name="sext_ln1494_38"/></StgValue>
</operation>

<operation id="297" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:308 %ret_V_47 = mul i11 %sext_ln1494_38, i11 %zext_ln1494_2

]]></Node>
<StgValue><ssdm name="ret_V_47"/></StgValue>
</operation>

<operation id="298" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:314 %ret_V_49 = mul i11 %sext_ln1494_40, i11 %zext_ln1494_4

]]></Node>
<StgValue><ssdm name="ret_V_49"/></StgValue>
</operation>

<operation id="299" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="11" op_0_bw="8">
<![CDATA[
for.inc:322 %sext_ln1494_43 = sext i8 %local_temp_V_52

]]></Node>
<StgValue><ssdm name="sext_ln1494_43"/></StgValue>
</operation>

<operation id="300" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:323 %ret_V_52 = mul i11 %sext_ln1494_43, i11 %zext_ln1494_7

]]></Node>
<StgValue><ssdm name="ret_V_52"/></StgValue>
</operation>

<operation id="301" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:326 %ret_V_53 = mul i11 %sext_ln1494_44, i11 %zext_ln1494_8

]]></Node>
<StgValue><ssdm name="ret_V_53"/></StgValue>
</operation>

<operation id="302" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:353 %ret_V_54 = mul i11 %sext_ln1494_45, i11 %zext_ln1494

]]></Node>
<StgValue><ssdm name="ret_V_54"/></StgValue>
</operation>

<operation id="303" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="11" op_0_bw="8">
<![CDATA[
for.inc:358 %sext_ln1494_47 = sext i8 %local_temp_V_56

]]></Node>
<StgValue><ssdm name="sext_ln1494_47"/></StgValue>
</operation>

<operation id="304" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:359 %ret_V_56 = mul i11 %sext_ln1494_47, i11 %zext_ln1494_2

]]></Node>
<StgValue><ssdm name="ret_V_56"/></StgValue>
</operation>

<operation id="305" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:365 %ret_V_58 = mul i11 %sext_ln1494_49, i11 %zext_ln1494_4

]]></Node>
<StgValue><ssdm name="ret_V_58"/></StgValue>
</operation>

<operation id="306" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="11" op_0_bw="8">
<![CDATA[
for.inc:373 %sext_ln1494_52 = sext i8 %local_temp_V_61

]]></Node>
<StgValue><ssdm name="sext_ln1494_52"/></StgValue>
</operation>

<operation id="307" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:374 %ret_V_61 = mul i11 %sext_ln1494_52, i11 %zext_ln1494_7

]]></Node>
<StgValue><ssdm name="ret_V_61"/></StgValue>
</operation>

<operation id="308" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:377 %ret_V_62 = mul i11 %sext_ln1494_53, i11 %zext_ln1494_8

]]></Node>
<StgValue><ssdm name="ret_V_62"/></StgValue>
</operation>

<operation id="309" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:404 %ret_V_63 = mul i11 %sext_ln1494_54, i11 %zext_ln1494

]]></Node>
<StgValue><ssdm name="ret_V_63"/></StgValue>
</operation>

<operation id="310" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="11" op_0_bw="8">
<![CDATA[
for.inc:409 %sext_ln1494_56 = sext i8 %local_temp_V_65

]]></Node>
<StgValue><ssdm name="sext_ln1494_56"/></StgValue>
</operation>

<operation id="311" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:410 %ret_V_65 = mul i11 %sext_ln1494_56, i11 %zext_ln1494_2

]]></Node>
<StgValue><ssdm name="ret_V_65"/></StgValue>
</operation>

<operation id="312" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:416 %ret_V_67 = mul i11 %sext_ln1494_58, i11 %zext_ln1494_4

]]></Node>
<StgValue><ssdm name="ret_V_67"/></StgValue>
</operation>

<operation id="313" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="11" op_0_bw="8">
<![CDATA[
for.inc:424 %sext_ln1494_61 = sext i8 %local_temp_V_70

]]></Node>
<StgValue><ssdm name="sext_ln1494_61"/></StgValue>
</operation>

<operation id="314" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:425 %ret_V_70 = mul i11 %sext_ln1494_61, i11 %zext_ln1494_7

]]></Node>
<StgValue><ssdm name="ret_V_70"/></StgValue>
</operation>

<operation id="315" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:428 %ret_V_71 = mul i11 %sext_ln1494_62, i11 %zext_ln1494_8

]]></Node>
<StgValue><ssdm name="ret_V_71"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="316" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:31 %ret_V = mul i11 %sext_ln186, i11 %zext_ln1494

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="317" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="12" op_0_bw="11">
<![CDATA[
for.inc:32 %sext_ln628 = sext i11 %ret_V

]]></Node>
<StgValue><ssdm name="sext_ln628"/></StgValue>
</operation>

<operation id="318" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="11" op_0_bw="8">
<![CDATA[
for.inc:34 %sext_ln186_1 = sext i8 %local_temp_V_73

]]></Node>
<StgValue><ssdm name="sext_ln186_1"/></StgValue>
</operation>

<operation id="319" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="11" op_0_bw="3">
<![CDATA[
for.inc:35 %zext_ln1494_1 = zext i3 %r_V_1

]]></Node>
<StgValue><ssdm name="zext_ln1494_1"/></StgValue>
</operation>

<operation id="320" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:36 %ret_V_1 = mul i11 %sext_ln186_1, i11 %zext_ln1494_1

]]></Node>
<StgValue><ssdm name="ret_V_1"/></StgValue>
</operation>

<operation id="321" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="12" op_0_bw="11">
<![CDATA[
for.inc:37 %sext_ln628_1 = sext i11 %ret_V_1

]]></Node>
<StgValue><ssdm name="sext_ln628_1"/></StgValue>
</operation>

<operation id="322" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:41 %ret_V_2 = mul i11 %sext_ln186_2, i11 %zext_ln1494_2

]]></Node>
<StgValue><ssdm name="ret_V_2"/></StgValue>
</operation>

<operation id="323" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="11" op_0_bw="8">
<![CDATA[
for.inc:44 %sext_ln186_3 = sext i8 %local_temp_V_75

]]></Node>
<StgValue><ssdm name="sext_ln186_3"/></StgValue>
</operation>

<operation id="324" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="11" op_0_bw="3">
<![CDATA[
for.inc:45 %zext_ln1494_3 = zext i3 %r_V_3

]]></Node>
<StgValue><ssdm name="zext_ln1494_3"/></StgValue>
</operation>

<operation id="325" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:46 %ret_V_3 = mul i11 %sext_ln186_3, i11 %zext_ln1494_3

]]></Node>
<StgValue><ssdm name="ret_V_3"/></StgValue>
</operation>

<operation id="326" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="12" op_0_bw="11">
<![CDATA[
for.inc:47 %sext_ln628_3 = sext i11 %ret_V_3

]]></Node>
<StgValue><ssdm name="sext_ln628_3"/></StgValue>
</operation>

<operation id="327" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:51 %ret_V_4 = mul i11 %sext_ln186_4, i11 %zext_ln1494_4

]]></Node>
<StgValue><ssdm name="ret_V_4"/></StgValue>
</operation>

<operation id="328" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="12" op_0_bw="11">
<![CDATA[
for.inc:52 %sext_ln628_4 = sext i11 %ret_V_4

]]></Node>
<StgValue><ssdm name="sext_ln628_4"/></StgValue>
</operation>

<operation id="329" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="11" op_0_bw="8">
<![CDATA[
for.inc:54 %sext_ln186_5 = sext i8 %local_temp_V_77

]]></Node>
<StgValue><ssdm name="sext_ln186_5"/></StgValue>
</operation>

<operation id="330" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="11" op_0_bw="3">
<![CDATA[
for.inc:55 %zext_ln1494_5 = zext i3 %r_V_5

]]></Node>
<StgValue><ssdm name="zext_ln1494_5"/></StgValue>
</operation>

<operation id="331" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:56 %ret_V_5 = mul i11 %sext_ln186_5, i11 %zext_ln1494_5

]]></Node>
<StgValue><ssdm name="ret_V_5"/></StgValue>
</operation>

<operation id="332" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="12" op_0_bw="11">
<![CDATA[
for.inc:57 %sext_ln628_5 = sext i11 %ret_V_5

]]></Node>
<StgValue><ssdm name="sext_ln628_5"/></StgValue>
</operation>

<operation id="333" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="11" op_0_bw="8">
<![CDATA[
for.inc:59 %sext_ln186_6 = sext i8 %local_temp_V_78

]]></Node>
<StgValue><ssdm name="sext_ln186_6"/></StgValue>
</operation>

<operation id="334" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="11" op_0_bw="3">
<![CDATA[
for.inc:60 %zext_ln1494_6 = zext i3 %r_V_6

]]></Node>
<StgValue><ssdm name="zext_ln1494_6"/></StgValue>
</operation>

<operation id="335" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:61 %ret_V_6 = mul i11 %sext_ln186_6, i11 %zext_ln1494_6

]]></Node>
<StgValue><ssdm name="ret_V_6"/></StgValue>
</operation>

<operation id="336" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:66 %ret_V_7 = mul i11 %sext_ln186_7, i11 %zext_ln1494_7

]]></Node>
<StgValue><ssdm name="ret_V_7"/></StgValue>
</operation>

<operation id="337" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:71 %ret_V_8 = mul i11 %sext_ln186_8, i11 %zext_ln1494_8

]]></Node>
<StgValue><ssdm name="ret_V_8"/></StgValue>
</operation>

<operation id="338" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="12" op_0_bw="11">
<![CDATA[
for.inc:72 %sext_ln840_1 = sext i11 %ret_V_8

]]></Node>
<StgValue><ssdm name="sext_ln840_1"/></StgValue>
</operation>

<operation id="339" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc:74 %add_ln840_1 = add i12 %sext_ln628_5, i12 %sext_ln628_4

]]></Node>
<StgValue><ssdm name="add_ln840_1"/></StgValue>
</operation>

<operation id="340" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc:79 %add_ln840_4 = add i12 %sext_ln628_3, i12 %sext_ln628

]]></Node>
<StgValue><ssdm name="add_ln840_4"/></StgValue>
</operation>

<operation id="341" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc:81 %add_ln840_5 = add i12 %sext_ln628_1, i12 %sext_ln840_1

]]></Node>
<StgValue><ssdm name="add_ln840_5"/></StgValue>
</operation>

<operation id="342" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:98 %ret_V_9 = mul i11 %sext_ln1494, i11 %zext_ln1494

]]></Node>
<StgValue><ssdm name="ret_V_9"/></StgValue>
</operation>

<operation id="343" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="12" op_0_bw="11">
<![CDATA[
for.inc:99 %sext_ln1494_63 = sext i11 %ret_V_9

]]></Node>
<StgValue><ssdm name="sext_ln1494_63"/></StgValue>
</operation>

<operation id="344" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="11" op_0_bw="8">
<![CDATA[
for.inc:100 %sext_ln1494_1 = sext i8 %local_temp_V_9

]]></Node>
<StgValue><ssdm name="sext_ln1494_1"/></StgValue>
</operation>

<operation id="345" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:101 %ret_V_10 = mul i11 %sext_ln1494_1, i11 %zext_ln1494_1

]]></Node>
<StgValue><ssdm name="ret_V_10"/></StgValue>
</operation>

<operation id="346" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="12" op_0_bw="11">
<![CDATA[
for.inc:102 %sext_ln1494_64 = sext i11 %ret_V_10

]]></Node>
<StgValue><ssdm name="sext_ln1494_64"/></StgValue>
</operation>

<operation id="347" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:104 %ret_V_11 = mul i11 %sext_ln1494_2, i11 %zext_ln1494_2

]]></Node>
<StgValue><ssdm name="ret_V_11"/></StgValue>
</operation>

<operation id="348" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="11" op_0_bw="8">
<![CDATA[
for.inc:106 %sext_ln1494_3 = sext i8 %local_temp_V_12

]]></Node>
<StgValue><ssdm name="sext_ln1494_3"/></StgValue>
</operation>

<operation id="349" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:107 %ret_V_12 = mul i11 %sext_ln1494_3, i11 %zext_ln1494_3

]]></Node>
<StgValue><ssdm name="ret_V_12"/></StgValue>
</operation>

<operation id="350" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="12" op_0_bw="11">
<![CDATA[
for.inc:108 %sext_ln1494_66 = sext i11 %ret_V_12

]]></Node>
<StgValue><ssdm name="sext_ln1494_66"/></StgValue>
</operation>

<operation id="351" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:110 %ret_V_13 = mul i11 %sext_ln1494_4, i11 %zext_ln1494_4

]]></Node>
<StgValue><ssdm name="ret_V_13"/></StgValue>
</operation>

<operation id="352" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="12" op_0_bw="11">
<![CDATA[
for.inc:111 %sext_ln1494_67 = sext i11 %ret_V_13

]]></Node>
<StgValue><ssdm name="sext_ln1494_67"/></StgValue>
</operation>

<operation id="353" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="11" op_0_bw="8">
<![CDATA[
for.inc:112 %sext_ln1494_5 = sext i8 %local_temp_V_14

]]></Node>
<StgValue><ssdm name="sext_ln1494_5"/></StgValue>
</operation>

<operation id="354" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:113 %ret_V_14 = mul i11 %sext_ln1494_5, i11 %zext_ln1494_5

]]></Node>
<StgValue><ssdm name="ret_V_14"/></StgValue>
</operation>

<operation id="355" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="12" op_0_bw="11">
<![CDATA[
for.inc:114 %sext_ln1494_68 = sext i11 %ret_V_14

]]></Node>
<StgValue><ssdm name="sext_ln1494_68"/></StgValue>
</operation>

<operation id="356" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="11" op_0_bw="8">
<![CDATA[
for.inc:115 %sext_ln1494_6 = sext i8 %local_temp_V_15

]]></Node>
<StgValue><ssdm name="sext_ln1494_6"/></StgValue>
</operation>

<operation id="357" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:116 %ret_V_15 = mul i11 %sext_ln1494_6, i11 %zext_ln1494_6

]]></Node>
<StgValue><ssdm name="ret_V_15"/></StgValue>
</operation>

<operation id="358" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:119 %ret_V_16 = mul i11 %sext_ln1494_7, i11 %zext_ln1494_7

]]></Node>
<StgValue><ssdm name="ret_V_16"/></StgValue>
</operation>

<operation id="359" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:122 %ret_V_17 = mul i11 %sext_ln1494_8, i11 %zext_ln1494_8

]]></Node>
<StgValue><ssdm name="ret_V_17"/></StgValue>
</operation>

<operation id="360" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="12" op_0_bw="11">
<![CDATA[
for.inc:123 %sext_ln840_9 = sext i11 %ret_V_17

]]></Node>
<StgValue><ssdm name="sext_ln840_9"/></StgValue>
</operation>

<operation id="361" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc:125 %add_ln840_10 = add i12 %sext_ln1494_68, i12 %sext_ln1494_67

]]></Node>
<StgValue><ssdm name="add_ln840_10"/></StgValue>
</operation>

<operation id="362" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc:130 %add_ln840_13 = add i12 %sext_ln1494_66, i12 %sext_ln1494_63

]]></Node>
<StgValue><ssdm name="add_ln840_13"/></StgValue>
</operation>

<operation id="363" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc:132 %add_ln840_14 = add i12 %sext_ln1494_64, i12 %sext_ln840_9

]]></Node>
<StgValue><ssdm name="add_ln840_14"/></StgValue>
</operation>

<operation id="364" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:149 %ret_V_18 = mul i11 %sext_ln1494_9, i11 %zext_ln1494

]]></Node>
<StgValue><ssdm name="ret_V_18"/></StgValue>
</operation>

<operation id="365" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="12" op_0_bw="11">
<![CDATA[
for.inc:150 %sext_ln1494_70 = sext i11 %ret_V_18

]]></Node>
<StgValue><ssdm name="sext_ln1494_70"/></StgValue>
</operation>

<operation id="366" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="11" op_0_bw="8">
<![CDATA[
for.inc:151 %sext_ln1494_10 = sext i8 %local_temp_V_19

]]></Node>
<StgValue><ssdm name="sext_ln1494_10"/></StgValue>
</operation>

<operation id="367" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:152 %ret_V_19 = mul i11 %sext_ln1494_10, i11 %zext_ln1494_1

]]></Node>
<StgValue><ssdm name="ret_V_19"/></StgValue>
</operation>

<operation id="368" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="12" op_0_bw="11">
<![CDATA[
for.inc:153 %sext_ln1494_71 = sext i11 %ret_V_19

]]></Node>
<StgValue><ssdm name="sext_ln1494_71"/></StgValue>
</operation>

<operation id="369" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:155 %ret_V_20 = mul i11 %sext_ln1494_11, i11 %zext_ln1494_2

]]></Node>
<StgValue><ssdm name="ret_V_20"/></StgValue>
</operation>

<operation id="370" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="11" op_0_bw="8">
<![CDATA[
for.inc:157 %sext_ln1494_12 = sext i8 %local_temp_V_21

]]></Node>
<StgValue><ssdm name="sext_ln1494_12"/></StgValue>
</operation>

<operation id="371" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:158 %ret_V_21 = mul i11 %sext_ln1494_12, i11 %zext_ln1494_3

]]></Node>
<StgValue><ssdm name="ret_V_21"/></StgValue>
</operation>

<operation id="372" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="12" op_0_bw="11">
<![CDATA[
for.inc:159 %sext_ln1494_73 = sext i11 %ret_V_21

]]></Node>
<StgValue><ssdm name="sext_ln1494_73"/></StgValue>
</operation>

<operation id="373" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:161 %ret_V_22 = mul i11 %sext_ln1494_13, i11 %zext_ln1494_4

]]></Node>
<StgValue><ssdm name="ret_V_22"/></StgValue>
</operation>

<operation id="374" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="12" op_0_bw="11">
<![CDATA[
for.inc:162 %sext_ln1494_74 = sext i11 %ret_V_22

]]></Node>
<StgValue><ssdm name="sext_ln1494_74"/></StgValue>
</operation>

<operation id="375" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="11" op_0_bw="8">
<![CDATA[
for.inc:163 %sext_ln1494_14 = sext i8 %local_temp_V_23

]]></Node>
<StgValue><ssdm name="sext_ln1494_14"/></StgValue>
</operation>

<operation id="376" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:164 %ret_V_23 = mul i11 %sext_ln1494_14, i11 %zext_ln1494_5

]]></Node>
<StgValue><ssdm name="ret_V_23"/></StgValue>
</operation>

<operation id="377" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="12" op_0_bw="11">
<![CDATA[
for.inc:165 %sext_ln1494_75 = sext i11 %ret_V_23

]]></Node>
<StgValue><ssdm name="sext_ln1494_75"/></StgValue>
</operation>

<operation id="378" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="11" op_0_bw="8">
<![CDATA[
for.inc:166 %sext_ln1494_15 = sext i8 %local_temp_V_24

]]></Node>
<StgValue><ssdm name="sext_ln1494_15"/></StgValue>
</operation>

<operation id="379" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:167 %ret_V_24 = mul i11 %sext_ln1494_15, i11 %zext_ln1494_6

]]></Node>
<StgValue><ssdm name="ret_V_24"/></StgValue>
</operation>

<operation id="380" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:170 %ret_V_25 = mul i11 %sext_ln1494_16, i11 %zext_ln1494_7

]]></Node>
<StgValue><ssdm name="ret_V_25"/></StgValue>
</operation>

<operation id="381" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:173 %ret_V_26 = mul i11 %sext_ln1494_17, i11 %zext_ln1494_8

]]></Node>
<StgValue><ssdm name="ret_V_26"/></StgValue>
</operation>

<operation id="382" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="12" op_0_bw="11">
<![CDATA[
for.inc:174 %sext_ln840_17 = sext i11 %ret_V_26

]]></Node>
<StgValue><ssdm name="sext_ln840_17"/></StgValue>
</operation>

<operation id="383" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc:176 %add_ln840_19 = add i12 %sext_ln1494_75, i12 %sext_ln1494_74

]]></Node>
<StgValue><ssdm name="add_ln840_19"/></StgValue>
</operation>

<operation id="384" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc:181 %add_ln840_22 = add i12 %sext_ln1494_73, i12 %sext_ln1494_70

]]></Node>
<StgValue><ssdm name="add_ln840_22"/></StgValue>
</operation>

<operation id="385" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc:183 %add_ln840_23 = add i12 %sext_ln1494_71, i12 %sext_ln840_17

]]></Node>
<StgValue><ssdm name="add_ln840_23"/></StgValue>
</operation>

<operation id="386" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:200 %ret_V_27 = mul i11 %sext_ln1494_18, i11 %zext_ln1494

]]></Node>
<StgValue><ssdm name="ret_V_27"/></StgValue>
</operation>

<operation id="387" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="12" op_0_bw="11">
<![CDATA[
for.inc:201 %sext_ln1494_77 = sext i11 %ret_V_27

]]></Node>
<StgValue><ssdm name="sext_ln1494_77"/></StgValue>
</operation>

<operation id="388" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="11" op_0_bw="8">
<![CDATA[
for.inc:202 %sext_ln1494_19 = sext i8 %local_temp_V_28

]]></Node>
<StgValue><ssdm name="sext_ln1494_19"/></StgValue>
</operation>

<operation id="389" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:203 %ret_V_28 = mul i11 %sext_ln1494_19, i11 %zext_ln1494_1

]]></Node>
<StgValue><ssdm name="ret_V_28"/></StgValue>
</operation>

<operation id="390" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="12" op_0_bw="11">
<![CDATA[
for.inc:204 %sext_ln1494_78 = sext i11 %ret_V_28

]]></Node>
<StgValue><ssdm name="sext_ln1494_78"/></StgValue>
</operation>

<operation id="391" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:206 %ret_V_29 = mul i11 %sext_ln1494_20, i11 %zext_ln1494_2

]]></Node>
<StgValue><ssdm name="ret_V_29"/></StgValue>
</operation>

<operation id="392" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="11" op_0_bw="8">
<![CDATA[
for.inc:208 %sext_ln1494_21 = sext i8 %local_temp_V_30

]]></Node>
<StgValue><ssdm name="sext_ln1494_21"/></StgValue>
</operation>

<operation id="393" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:209 %ret_V_30 = mul i11 %sext_ln1494_21, i11 %zext_ln1494_3

]]></Node>
<StgValue><ssdm name="ret_V_30"/></StgValue>
</operation>

<operation id="394" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="12" op_0_bw="11">
<![CDATA[
for.inc:210 %sext_ln1494_80 = sext i11 %ret_V_30

]]></Node>
<StgValue><ssdm name="sext_ln1494_80"/></StgValue>
</operation>

<operation id="395" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:212 %ret_V_31 = mul i11 %sext_ln1494_22, i11 %zext_ln1494_4

]]></Node>
<StgValue><ssdm name="ret_V_31"/></StgValue>
</operation>

<operation id="396" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="12" op_0_bw="11">
<![CDATA[
for.inc:213 %sext_ln1494_81 = sext i11 %ret_V_31

]]></Node>
<StgValue><ssdm name="sext_ln1494_81"/></StgValue>
</operation>

<operation id="397" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="11" op_0_bw="8">
<![CDATA[
for.inc:214 %sext_ln1494_23 = sext i8 %local_temp_V_32

]]></Node>
<StgValue><ssdm name="sext_ln1494_23"/></StgValue>
</operation>

<operation id="398" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:215 %ret_V_32 = mul i11 %sext_ln1494_23, i11 %zext_ln1494_5

]]></Node>
<StgValue><ssdm name="ret_V_32"/></StgValue>
</operation>

<operation id="399" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="12" op_0_bw="11">
<![CDATA[
for.inc:216 %sext_ln1494_82 = sext i11 %ret_V_32

]]></Node>
<StgValue><ssdm name="sext_ln1494_82"/></StgValue>
</operation>

<operation id="400" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="11" op_0_bw="8">
<![CDATA[
for.inc:217 %sext_ln1494_24 = sext i8 %local_temp_V_33

]]></Node>
<StgValue><ssdm name="sext_ln1494_24"/></StgValue>
</operation>

<operation id="401" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:218 %ret_V_33 = mul i11 %sext_ln1494_24, i11 %zext_ln1494_6

]]></Node>
<StgValue><ssdm name="ret_V_33"/></StgValue>
</operation>

<operation id="402" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:221 %ret_V_34 = mul i11 %sext_ln1494_25, i11 %zext_ln1494_7

]]></Node>
<StgValue><ssdm name="ret_V_34"/></StgValue>
</operation>

<operation id="403" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:224 %ret_V_35 = mul i11 %sext_ln1494_26, i11 %zext_ln1494_8

]]></Node>
<StgValue><ssdm name="ret_V_35"/></StgValue>
</operation>

<operation id="404" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="12" op_0_bw="11">
<![CDATA[
for.inc:225 %sext_ln840_25 = sext i11 %ret_V_35

]]></Node>
<StgValue><ssdm name="sext_ln840_25"/></StgValue>
</operation>

<operation id="405" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc:227 %add_ln840_28 = add i12 %sext_ln1494_82, i12 %sext_ln1494_81

]]></Node>
<StgValue><ssdm name="add_ln840_28"/></StgValue>
</operation>

<operation id="406" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc:232 %add_ln840_31 = add i12 %sext_ln1494_80, i12 %sext_ln1494_77

]]></Node>
<StgValue><ssdm name="add_ln840_31"/></StgValue>
</operation>

<operation id="407" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc:234 %add_ln840_32 = add i12 %sext_ln1494_78, i12 %sext_ln840_25

]]></Node>
<StgValue><ssdm name="add_ln840_32"/></StgValue>
</operation>

<operation id="408" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:251 %ret_V_36 = mul i11 %sext_ln1494_27, i11 %zext_ln1494

]]></Node>
<StgValue><ssdm name="ret_V_36"/></StgValue>
</operation>

<operation id="409" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="12" op_0_bw="11">
<![CDATA[
for.inc:252 %sext_ln1494_84 = sext i11 %ret_V_36

]]></Node>
<StgValue><ssdm name="sext_ln1494_84"/></StgValue>
</operation>

<operation id="410" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="11" op_0_bw="8">
<![CDATA[
for.inc:253 %sext_ln1494_28 = sext i8 %local_temp_V_37

]]></Node>
<StgValue><ssdm name="sext_ln1494_28"/></StgValue>
</operation>

<operation id="411" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:254 %ret_V_37 = mul i11 %sext_ln1494_28, i11 %zext_ln1494_1

]]></Node>
<StgValue><ssdm name="ret_V_37"/></StgValue>
</operation>

<operation id="412" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="12" op_0_bw="11">
<![CDATA[
for.inc:255 %sext_ln1494_85 = sext i11 %ret_V_37

]]></Node>
<StgValue><ssdm name="sext_ln1494_85"/></StgValue>
</operation>

<operation id="413" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:257 %ret_V_38 = mul i11 %sext_ln1494_29, i11 %zext_ln1494_2

]]></Node>
<StgValue><ssdm name="ret_V_38"/></StgValue>
</operation>

<operation id="414" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="11" op_0_bw="8">
<![CDATA[
for.inc:259 %sext_ln1494_30 = sext i8 %local_temp_V_39

]]></Node>
<StgValue><ssdm name="sext_ln1494_30"/></StgValue>
</operation>

<operation id="415" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:260 %ret_V_39 = mul i11 %sext_ln1494_30, i11 %zext_ln1494_3

]]></Node>
<StgValue><ssdm name="ret_V_39"/></StgValue>
</operation>

<operation id="416" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="12" op_0_bw="11">
<![CDATA[
for.inc:261 %sext_ln1494_87 = sext i11 %ret_V_39

]]></Node>
<StgValue><ssdm name="sext_ln1494_87"/></StgValue>
</operation>

<operation id="417" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:263 %ret_V_40 = mul i11 %sext_ln1494_31, i11 %zext_ln1494_4

]]></Node>
<StgValue><ssdm name="ret_V_40"/></StgValue>
</operation>

<operation id="418" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="12" op_0_bw="11">
<![CDATA[
for.inc:264 %sext_ln1494_88 = sext i11 %ret_V_40

]]></Node>
<StgValue><ssdm name="sext_ln1494_88"/></StgValue>
</operation>

<operation id="419" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="11" op_0_bw="8">
<![CDATA[
for.inc:265 %sext_ln1494_32 = sext i8 %local_temp_V_41

]]></Node>
<StgValue><ssdm name="sext_ln1494_32"/></StgValue>
</operation>

<operation id="420" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:266 %ret_V_41 = mul i11 %sext_ln1494_32, i11 %zext_ln1494_5

]]></Node>
<StgValue><ssdm name="ret_V_41"/></StgValue>
</operation>

<operation id="421" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="12" op_0_bw="11">
<![CDATA[
for.inc:267 %sext_ln1494_89 = sext i11 %ret_V_41

]]></Node>
<StgValue><ssdm name="sext_ln1494_89"/></StgValue>
</operation>

<operation id="422" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="11" op_0_bw="8">
<![CDATA[
for.inc:268 %sext_ln1494_33 = sext i8 %local_temp_V_42

]]></Node>
<StgValue><ssdm name="sext_ln1494_33"/></StgValue>
</operation>

<operation id="423" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:269 %ret_V_42 = mul i11 %sext_ln1494_33, i11 %zext_ln1494_6

]]></Node>
<StgValue><ssdm name="ret_V_42"/></StgValue>
</operation>

<operation id="424" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:272 %ret_V_43 = mul i11 %sext_ln1494_34, i11 %zext_ln1494_7

]]></Node>
<StgValue><ssdm name="ret_V_43"/></StgValue>
</operation>

<operation id="425" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:275 %ret_V_44 = mul i11 %sext_ln1494_35, i11 %zext_ln1494_8

]]></Node>
<StgValue><ssdm name="ret_V_44"/></StgValue>
</operation>

<operation id="426" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="12" op_0_bw="11">
<![CDATA[
for.inc:276 %sext_ln840_33 = sext i11 %ret_V_44

]]></Node>
<StgValue><ssdm name="sext_ln840_33"/></StgValue>
</operation>

<operation id="427" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc:278 %add_ln840_37 = add i12 %sext_ln1494_89, i12 %sext_ln1494_88

]]></Node>
<StgValue><ssdm name="add_ln840_37"/></StgValue>
</operation>

<operation id="428" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc:283 %add_ln840_40 = add i12 %sext_ln1494_87, i12 %sext_ln1494_84

]]></Node>
<StgValue><ssdm name="add_ln840_40"/></StgValue>
</operation>

<operation id="429" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc:285 %add_ln840_41 = add i12 %sext_ln1494_85, i12 %sext_ln840_33

]]></Node>
<StgValue><ssdm name="add_ln840_41"/></StgValue>
</operation>

<operation id="430" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:302 %ret_V_45 = mul i11 %sext_ln1494_36, i11 %zext_ln1494

]]></Node>
<StgValue><ssdm name="ret_V_45"/></StgValue>
</operation>

<operation id="431" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="12" op_0_bw="11">
<![CDATA[
for.inc:303 %sext_ln1494_91 = sext i11 %ret_V_45

]]></Node>
<StgValue><ssdm name="sext_ln1494_91"/></StgValue>
</operation>

<operation id="432" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="11" op_0_bw="8">
<![CDATA[
for.inc:304 %sext_ln1494_37 = sext i8 %local_temp_V_46

]]></Node>
<StgValue><ssdm name="sext_ln1494_37"/></StgValue>
</operation>

<operation id="433" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:305 %ret_V_46 = mul i11 %sext_ln1494_37, i11 %zext_ln1494_1

]]></Node>
<StgValue><ssdm name="ret_V_46"/></StgValue>
</operation>

<operation id="434" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="12" op_0_bw="11">
<![CDATA[
for.inc:306 %sext_ln1494_92 = sext i11 %ret_V_46

]]></Node>
<StgValue><ssdm name="sext_ln1494_92"/></StgValue>
</operation>

<operation id="435" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:308 %ret_V_47 = mul i11 %sext_ln1494_38, i11 %zext_ln1494_2

]]></Node>
<StgValue><ssdm name="ret_V_47"/></StgValue>
</operation>

<operation id="436" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="11" op_0_bw="8">
<![CDATA[
for.inc:310 %sext_ln1494_39 = sext i8 %local_temp_V_48

]]></Node>
<StgValue><ssdm name="sext_ln1494_39"/></StgValue>
</operation>

<operation id="437" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:311 %ret_V_48 = mul i11 %sext_ln1494_39, i11 %zext_ln1494_3

]]></Node>
<StgValue><ssdm name="ret_V_48"/></StgValue>
</operation>

<operation id="438" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="12" op_0_bw="11">
<![CDATA[
for.inc:312 %sext_ln1494_94 = sext i11 %ret_V_48

]]></Node>
<StgValue><ssdm name="sext_ln1494_94"/></StgValue>
</operation>

<operation id="439" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:314 %ret_V_49 = mul i11 %sext_ln1494_40, i11 %zext_ln1494_4

]]></Node>
<StgValue><ssdm name="ret_V_49"/></StgValue>
</operation>

<operation id="440" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="12" op_0_bw="11">
<![CDATA[
for.inc:315 %sext_ln1494_95 = sext i11 %ret_V_49

]]></Node>
<StgValue><ssdm name="sext_ln1494_95"/></StgValue>
</operation>

<operation id="441" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="11" op_0_bw="8">
<![CDATA[
for.inc:316 %sext_ln1494_41 = sext i8 %local_temp_V_50

]]></Node>
<StgValue><ssdm name="sext_ln1494_41"/></StgValue>
</operation>

<operation id="442" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:317 %ret_V_50 = mul i11 %sext_ln1494_41, i11 %zext_ln1494_5

]]></Node>
<StgValue><ssdm name="ret_V_50"/></StgValue>
</operation>

<operation id="443" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="12" op_0_bw="11">
<![CDATA[
for.inc:318 %sext_ln1494_96 = sext i11 %ret_V_50

]]></Node>
<StgValue><ssdm name="sext_ln1494_96"/></StgValue>
</operation>

<operation id="444" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="11" op_0_bw="8">
<![CDATA[
for.inc:319 %sext_ln1494_42 = sext i8 %local_temp_V_51

]]></Node>
<StgValue><ssdm name="sext_ln1494_42"/></StgValue>
</operation>

<operation id="445" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:320 %ret_V_51 = mul i11 %sext_ln1494_42, i11 %zext_ln1494_6

]]></Node>
<StgValue><ssdm name="ret_V_51"/></StgValue>
</operation>

<operation id="446" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:323 %ret_V_52 = mul i11 %sext_ln1494_43, i11 %zext_ln1494_7

]]></Node>
<StgValue><ssdm name="ret_V_52"/></StgValue>
</operation>

<operation id="447" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:326 %ret_V_53 = mul i11 %sext_ln1494_44, i11 %zext_ln1494_8

]]></Node>
<StgValue><ssdm name="ret_V_53"/></StgValue>
</operation>

<operation id="448" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="12" op_0_bw="11">
<![CDATA[
for.inc:327 %sext_ln840_41 = sext i11 %ret_V_53

]]></Node>
<StgValue><ssdm name="sext_ln840_41"/></StgValue>
</operation>

<operation id="449" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc:329 %add_ln840_46 = add i12 %sext_ln1494_96, i12 %sext_ln1494_95

]]></Node>
<StgValue><ssdm name="add_ln840_46"/></StgValue>
</operation>

<operation id="450" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc:334 %add_ln840_49 = add i12 %sext_ln1494_94, i12 %sext_ln1494_91

]]></Node>
<StgValue><ssdm name="add_ln840_49"/></StgValue>
</operation>

<operation id="451" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc:336 %add_ln840_50 = add i12 %sext_ln1494_92, i12 %sext_ln840_41

]]></Node>
<StgValue><ssdm name="add_ln840_50"/></StgValue>
</operation>

<operation id="452" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:353 %ret_V_54 = mul i11 %sext_ln1494_45, i11 %zext_ln1494

]]></Node>
<StgValue><ssdm name="ret_V_54"/></StgValue>
</operation>

<operation id="453" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="12" op_0_bw="11">
<![CDATA[
for.inc:354 %sext_ln1494_98 = sext i11 %ret_V_54

]]></Node>
<StgValue><ssdm name="sext_ln1494_98"/></StgValue>
</operation>

<operation id="454" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="11" op_0_bw="8">
<![CDATA[
for.inc:355 %sext_ln1494_46 = sext i8 %local_temp_V_55

]]></Node>
<StgValue><ssdm name="sext_ln1494_46"/></StgValue>
</operation>

<operation id="455" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:356 %ret_V_55 = mul i11 %sext_ln1494_46, i11 %zext_ln1494_1

]]></Node>
<StgValue><ssdm name="ret_V_55"/></StgValue>
</operation>

<operation id="456" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="12" op_0_bw="11">
<![CDATA[
for.inc:357 %sext_ln1494_99 = sext i11 %ret_V_55

]]></Node>
<StgValue><ssdm name="sext_ln1494_99"/></StgValue>
</operation>

<operation id="457" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:359 %ret_V_56 = mul i11 %sext_ln1494_47, i11 %zext_ln1494_2

]]></Node>
<StgValue><ssdm name="ret_V_56"/></StgValue>
</operation>

<operation id="458" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="11" op_0_bw="8">
<![CDATA[
for.inc:361 %sext_ln1494_48 = sext i8 %local_temp_V_57

]]></Node>
<StgValue><ssdm name="sext_ln1494_48"/></StgValue>
</operation>

<operation id="459" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:362 %ret_V_57 = mul i11 %sext_ln1494_48, i11 %zext_ln1494_3

]]></Node>
<StgValue><ssdm name="ret_V_57"/></StgValue>
</operation>

<operation id="460" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="12" op_0_bw="11">
<![CDATA[
for.inc:363 %sext_ln1494_101 = sext i11 %ret_V_57

]]></Node>
<StgValue><ssdm name="sext_ln1494_101"/></StgValue>
</operation>

<operation id="461" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:365 %ret_V_58 = mul i11 %sext_ln1494_49, i11 %zext_ln1494_4

]]></Node>
<StgValue><ssdm name="ret_V_58"/></StgValue>
</operation>

<operation id="462" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="12" op_0_bw="11">
<![CDATA[
for.inc:366 %sext_ln1494_102 = sext i11 %ret_V_58

]]></Node>
<StgValue><ssdm name="sext_ln1494_102"/></StgValue>
</operation>

<operation id="463" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="11" op_0_bw="8">
<![CDATA[
for.inc:367 %sext_ln1494_50 = sext i8 %local_temp_V_59

]]></Node>
<StgValue><ssdm name="sext_ln1494_50"/></StgValue>
</operation>

<operation id="464" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:368 %ret_V_59 = mul i11 %sext_ln1494_50, i11 %zext_ln1494_5

]]></Node>
<StgValue><ssdm name="ret_V_59"/></StgValue>
</operation>

<operation id="465" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="12" op_0_bw="11">
<![CDATA[
for.inc:369 %sext_ln1494_103 = sext i11 %ret_V_59

]]></Node>
<StgValue><ssdm name="sext_ln1494_103"/></StgValue>
</operation>

<operation id="466" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="11" op_0_bw="8">
<![CDATA[
for.inc:370 %sext_ln1494_51 = sext i8 %local_temp_V_60

]]></Node>
<StgValue><ssdm name="sext_ln1494_51"/></StgValue>
</operation>

<operation id="467" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:371 %ret_V_60 = mul i11 %sext_ln1494_51, i11 %zext_ln1494_6

]]></Node>
<StgValue><ssdm name="ret_V_60"/></StgValue>
</operation>

<operation id="468" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:374 %ret_V_61 = mul i11 %sext_ln1494_52, i11 %zext_ln1494_7

]]></Node>
<StgValue><ssdm name="ret_V_61"/></StgValue>
</operation>

<operation id="469" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:377 %ret_V_62 = mul i11 %sext_ln1494_53, i11 %zext_ln1494_8

]]></Node>
<StgValue><ssdm name="ret_V_62"/></StgValue>
</operation>

<operation id="470" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="12" op_0_bw="11">
<![CDATA[
for.inc:378 %sext_ln840_49 = sext i11 %ret_V_62

]]></Node>
<StgValue><ssdm name="sext_ln840_49"/></StgValue>
</operation>

<operation id="471" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc:380 %add_ln840_55 = add i12 %sext_ln1494_103, i12 %sext_ln1494_102

]]></Node>
<StgValue><ssdm name="add_ln840_55"/></StgValue>
</operation>

<operation id="472" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc:385 %add_ln840_58 = add i12 %sext_ln1494_101, i12 %sext_ln1494_98

]]></Node>
<StgValue><ssdm name="add_ln840_58"/></StgValue>
</operation>

<operation id="473" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc:387 %add_ln840_59 = add i12 %sext_ln1494_99, i12 %sext_ln840_49

]]></Node>
<StgValue><ssdm name="add_ln840_59"/></StgValue>
</operation>

<operation id="474" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:404 %ret_V_63 = mul i11 %sext_ln1494_54, i11 %zext_ln1494

]]></Node>
<StgValue><ssdm name="ret_V_63"/></StgValue>
</operation>

<operation id="475" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="12" op_0_bw="11">
<![CDATA[
for.inc:405 %sext_ln1494_105 = sext i11 %ret_V_63

]]></Node>
<StgValue><ssdm name="sext_ln1494_105"/></StgValue>
</operation>

<operation id="476" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="11" op_0_bw="8">
<![CDATA[
for.inc:406 %sext_ln1494_55 = sext i8 %local_temp_V_64

]]></Node>
<StgValue><ssdm name="sext_ln1494_55"/></StgValue>
</operation>

<operation id="477" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:407 %ret_V_64 = mul i11 %sext_ln1494_55, i11 %zext_ln1494_1

]]></Node>
<StgValue><ssdm name="ret_V_64"/></StgValue>
</operation>

<operation id="478" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="12" op_0_bw="11">
<![CDATA[
for.inc:408 %sext_ln1494_106 = sext i11 %ret_V_64

]]></Node>
<StgValue><ssdm name="sext_ln1494_106"/></StgValue>
</operation>

<operation id="479" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:410 %ret_V_65 = mul i11 %sext_ln1494_56, i11 %zext_ln1494_2

]]></Node>
<StgValue><ssdm name="ret_V_65"/></StgValue>
</operation>

<operation id="480" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="11" op_0_bw="8">
<![CDATA[
for.inc:412 %sext_ln1494_57 = sext i8 %local_temp_V_66

]]></Node>
<StgValue><ssdm name="sext_ln1494_57"/></StgValue>
</operation>

<operation id="481" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:413 %ret_V_66 = mul i11 %sext_ln1494_57, i11 %zext_ln1494_3

]]></Node>
<StgValue><ssdm name="ret_V_66"/></StgValue>
</operation>

<operation id="482" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="12" op_0_bw="11">
<![CDATA[
for.inc:414 %sext_ln1494_108 = sext i11 %ret_V_66

]]></Node>
<StgValue><ssdm name="sext_ln1494_108"/></StgValue>
</operation>

<operation id="483" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:416 %ret_V_67 = mul i11 %sext_ln1494_58, i11 %zext_ln1494_4

]]></Node>
<StgValue><ssdm name="ret_V_67"/></StgValue>
</operation>

<operation id="484" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="12" op_0_bw="11">
<![CDATA[
for.inc:417 %sext_ln1494_109 = sext i11 %ret_V_67

]]></Node>
<StgValue><ssdm name="sext_ln1494_109"/></StgValue>
</operation>

<operation id="485" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="11" op_0_bw="8">
<![CDATA[
for.inc:418 %sext_ln1494_59 = sext i8 %local_temp_V_68

]]></Node>
<StgValue><ssdm name="sext_ln1494_59"/></StgValue>
</operation>

<operation id="486" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:419 %ret_V_68 = mul i11 %sext_ln1494_59, i11 %zext_ln1494_5

]]></Node>
<StgValue><ssdm name="ret_V_68"/></StgValue>
</operation>

<operation id="487" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="12" op_0_bw="11">
<![CDATA[
for.inc:420 %sext_ln1494_110 = sext i11 %ret_V_68

]]></Node>
<StgValue><ssdm name="sext_ln1494_110"/></StgValue>
</operation>

<operation id="488" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="11" op_0_bw="8">
<![CDATA[
for.inc:421 %sext_ln1494_60 = sext i8 %local_temp_V_69

]]></Node>
<StgValue><ssdm name="sext_ln1494_60"/></StgValue>
</operation>

<operation id="489" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:422 %ret_V_69 = mul i11 %sext_ln1494_60, i11 %zext_ln1494_6

]]></Node>
<StgValue><ssdm name="ret_V_69"/></StgValue>
</operation>

<operation id="490" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:425 %ret_V_70 = mul i11 %sext_ln1494_61, i11 %zext_ln1494_7

]]></Node>
<StgValue><ssdm name="ret_V_70"/></StgValue>
</operation>

<operation id="491" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:428 %ret_V_71 = mul i11 %sext_ln1494_62, i11 %zext_ln1494_8

]]></Node>
<StgValue><ssdm name="ret_V_71"/></StgValue>
</operation>

<operation id="492" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="12" op_0_bw="11">
<![CDATA[
for.inc:429 %sext_ln840_57 = sext i11 %ret_V_71

]]></Node>
<StgValue><ssdm name="sext_ln840_57"/></StgValue>
</operation>

<operation id="493" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc:431 %add_ln840_64 = add i12 %sext_ln1494_110, i12 %sext_ln1494_109

]]></Node>
<StgValue><ssdm name="add_ln840_64"/></StgValue>
</operation>

<operation id="494" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc:436 %add_ln840_67 = add i12 %sext_ln1494_108, i12 %sext_ln1494_105

]]></Node>
<StgValue><ssdm name="add_ln840_67"/></StgValue>
</operation>

<operation id="495" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc:438 %add_ln840_68 = add i12 %sext_ln1494_106, i12 %sext_ln840_57

]]></Node>
<StgValue><ssdm name="add_ln840_68"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="496" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:41 %ret_V_2 = mul i11 %sext_ln186_2, i11 %zext_ln1494_2

]]></Node>
<StgValue><ssdm name="ret_V_2"/></StgValue>
</operation>

<operation id="497" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="13" op_0_bw="11">
<![CDATA[
for.inc:42 %sext_ln628_2 = sext i11 %ret_V_2

]]></Node>
<StgValue><ssdm name="sext_ln628_2"/></StgValue>
</operation>

<operation id="498" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:61 %ret_V_6 = mul i11 %sext_ln186_6, i11 %zext_ln1494_6

]]></Node>
<StgValue><ssdm name="ret_V_6"/></StgValue>
</operation>

<operation id="499" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:66 %ret_V_7 = mul i11 %sext_ln186_7, i11 %zext_ln1494_7

]]></Node>
<StgValue><ssdm name="ret_V_7"/></StgValue>
</operation>

<operation id="500" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="13" op_0_bw="11">
<![CDATA[
for.inc:67 %sext_ln628_6 = sext i11 %ret_V_7

]]></Node>
<StgValue><ssdm name="sext_ln628_6"/></StgValue>
</operation>

<operation id="501" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc:74 %add_ln840_1 = add i12 %sext_ln628_5, i12 %sext_ln628_4

]]></Node>
<StgValue><ssdm name="add_ln840_1"/></StgValue>
</operation>

<operation id="502" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="13" op_0_bw="12">
<![CDATA[
for.inc:75 %sext_ln840_2 = sext i12 %add_ln840_1

]]></Node>
<StgValue><ssdm name="sext_ln840_2"/></StgValue>
</operation>

<operation id="503" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc:76 %add_ln840_2 = add i13 %sext_ln840_2, i13 %sext_ln628_6

]]></Node>
<StgValue><ssdm name="add_ln840_2"/></StgValue>
</operation>

<operation id="504" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc:79 %add_ln840_4 = add i12 %sext_ln628_3, i12 %sext_ln628

]]></Node>
<StgValue><ssdm name="add_ln840_4"/></StgValue>
</operation>

<operation id="505" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc:81 %add_ln840_5 = add i12 %sext_ln628_1, i12 %sext_ln840_1

]]></Node>
<StgValue><ssdm name="add_ln840_5"/></StgValue>
</operation>

<operation id="506" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="13" op_0_bw="12">
<![CDATA[
for.inc:82 %sext_ln840_5 = sext i12 %add_ln840_5

]]></Node>
<StgValue><ssdm name="sext_ln840_5"/></StgValue>
</operation>

<operation id="507" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc:83 %add_ln840_6 = add i13 %sext_ln840_5, i13 %sext_ln628_2

]]></Node>
<StgValue><ssdm name="add_ln840_6"/></StgValue>
</operation>

<operation id="508" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:104 %ret_V_11 = mul i11 %sext_ln1494_2, i11 %zext_ln1494_2

]]></Node>
<StgValue><ssdm name="ret_V_11"/></StgValue>
</operation>

<operation id="509" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="13" op_0_bw="11">
<![CDATA[
for.inc:105 %sext_ln1494_65 = sext i11 %ret_V_11

]]></Node>
<StgValue><ssdm name="sext_ln1494_65"/></StgValue>
</operation>

<operation id="510" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:116 %ret_V_15 = mul i11 %sext_ln1494_6, i11 %zext_ln1494_6

]]></Node>
<StgValue><ssdm name="ret_V_15"/></StgValue>
</operation>

<operation id="511" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:119 %ret_V_16 = mul i11 %sext_ln1494_7, i11 %zext_ln1494_7

]]></Node>
<StgValue><ssdm name="ret_V_16"/></StgValue>
</operation>

<operation id="512" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="13" op_0_bw="11">
<![CDATA[
for.inc:120 %sext_ln1494_69 = sext i11 %ret_V_16

]]></Node>
<StgValue><ssdm name="sext_ln1494_69"/></StgValue>
</operation>

<operation id="513" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc:125 %add_ln840_10 = add i12 %sext_ln1494_68, i12 %sext_ln1494_67

]]></Node>
<StgValue><ssdm name="add_ln840_10"/></StgValue>
</operation>

<operation id="514" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="13" op_0_bw="12">
<![CDATA[
for.inc:126 %sext_ln840_10 = sext i12 %add_ln840_10

]]></Node>
<StgValue><ssdm name="sext_ln840_10"/></StgValue>
</operation>

<operation id="515" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc:127 %add_ln840_11 = add i13 %sext_ln840_10, i13 %sext_ln1494_69

]]></Node>
<StgValue><ssdm name="add_ln840_11"/></StgValue>
</operation>

<operation id="516" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc:130 %add_ln840_13 = add i12 %sext_ln1494_66, i12 %sext_ln1494_63

]]></Node>
<StgValue><ssdm name="add_ln840_13"/></StgValue>
</operation>

<operation id="517" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc:132 %add_ln840_14 = add i12 %sext_ln1494_64, i12 %sext_ln840_9

]]></Node>
<StgValue><ssdm name="add_ln840_14"/></StgValue>
</operation>

<operation id="518" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="13" op_0_bw="12">
<![CDATA[
for.inc:133 %sext_ln840_13 = sext i12 %add_ln840_14

]]></Node>
<StgValue><ssdm name="sext_ln840_13"/></StgValue>
</operation>

<operation id="519" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc:134 %add_ln840_15 = add i13 %sext_ln840_13, i13 %sext_ln1494_65

]]></Node>
<StgValue><ssdm name="add_ln840_15"/></StgValue>
</operation>

<operation id="520" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:155 %ret_V_20 = mul i11 %sext_ln1494_11, i11 %zext_ln1494_2

]]></Node>
<StgValue><ssdm name="ret_V_20"/></StgValue>
</operation>

<operation id="521" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="13" op_0_bw="11">
<![CDATA[
for.inc:156 %sext_ln1494_72 = sext i11 %ret_V_20

]]></Node>
<StgValue><ssdm name="sext_ln1494_72"/></StgValue>
</operation>

<operation id="522" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:167 %ret_V_24 = mul i11 %sext_ln1494_15, i11 %zext_ln1494_6

]]></Node>
<StgValue><ssdm name="ret_V_24"/></StgValue>
</operation>

<operation id="523" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:170 %ret_V_25 = mul i11 %sext_ln1494_16, i11 %zext_ln1494_7

]]></Node>
<StgValue><ssdm name="ret_V_25"/></StgValue>
</operation>

<operation id="524" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="13" op_0_bw="11">
<![CDATA[
for.inc:171 %sext_ln1494_76 = sext i11 %ret_V_25

]]></Node>
<StgValue><ssdm name="sext_ln1494_76"/></StgValue>
</operation>

<operation id="525" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc:176 %add_ln840_19 = add i12 %sext_ln1494_75, i12 %sext_ln1494_74

]]></Node>
<StgValue><ssdm name="add_ln840_19"/></StgValue>
</operation>

<operation id="526" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="13" op_0_bw="12">
<![CDATA[
for.inc:177 %sext_ln840_18 = sext i12 %add_ln840_19

]]></Node>
<StgValue><ssdm name="sext_ln840_18"/></StgValue>
</operation>

<operation id="527" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc:178 %add_ln840_20 = add i13 %sext_ln840_18, i13 %sext_ln1494_76

]]></Node>
<StgValue><ssdm name="add_ln840_20"/></StgValue>
</operation>

<operation id="528" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc:181 %add_ln840_22 = add i12 %sext_ln1494_73, i12 %sext_ln1494_70

]]></Node>
<StgValue><ssdm name="add_ln840_22"/></StgValue>
</operation>

<operation id="529" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc:183 %add_ln840_23 = add i12 %sext_ln1494_71, i12 %sext_ln840_17

]]></Node>
<StgValue><ssdm name="add_ln840_23"/></StgValue>
</operation>

<operation id="530" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="13" op_0_bw="12">
<![CDATA[
for.inc:184 %sext_ln840_21 = sext i12 %add_ln840_23

]]></Node>
<StgValue><ssdm name="sext_ln840_21"/></StgValue>
</operation>

<operation id="531" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc:185 %add_ln840_24 = add i13 %sext_ln840_21, i13 %sext_ln1494_72

]]></Node>
<StgValue><ssdm name="add_ln840_24"/></StgValue>
</operation>

<operation id="532" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:206 %ret_V_29 = mul i11 %sext_ln1494_20, i11 %zext_ln1494_2

]]></Node>
<StgValue><ssdm name="ret_V_29"/></StgValue>
</operation>

<operation id="533" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="13" op_0_bw="11">
<![CDATA[
for.inc:207 %sext_ln1494_79 = sext i11 %ret_V_29

]]></Node>
<StgValue><ssdm name="sext_ln1494_79"/></StgValue>
</operation>

<operation id="534" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:218 %ret_V_33 = mul i11 %sext_ln1494_24, i11 %zext_ln1494_6

]]></Node>
<StgValue><ssdm name="ret_V_33"/></StgValue>
</operation>

<operation id="535" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:221 %ret_V_34 = mul i11 %sext_ln1494_25, i11 %zext_ln1494_7

]]></Node>
<StgValue><ssdm name="ret_V_34"/></StgValue>
</operation>

<operation id="536" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="13" op_0_bw="11">
<![CDATA[
for.inc:222 %sext_ln1494_83 = sext i11 %ret_V_34

]]></Node>
<StgValue><ssdm name="sext_ln1494_83"/></StgValue>
</operation>

<operation id="537" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc:227 %add_ln840_28 = add i12 %sext_ln1494_82, i12 %sext_ln1494_81

]]></Node>
<StgValue><ssdm name="add_ln840_28"/></StgValue>
</operation>

<operation id="538" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="13" op_0_bw="12">
<![CDATA[
for.inc:228 %sext_ln840_26 = sext i12 %add_ln840_28

]]></Node>
<StgValue><ssdm name="sext_ln840_26"/></StgValue>
</operation>

<operation id="539" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc:229 %add_ln840_29 = add i13 %sext_ln840_26, i13 %sext_ln1494_83

]]></Node>
<StgValue><ssdm name="add_ln840_29"/></StgValue>
</operation>

<operation id="540" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc:232 %add_ln840_31 = add i12 %sext_ln1494_80, i12 %sext_ln1494_77

]]></Node>
<StgValue><ssdm name="add_ln840_31"/></StgValue>
</operation>

<operation id="541" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc:234 %add_ln840_32 = add i12 %sext_ln1494_78, i12 %sext_ln840_25

]]></Node>
<StgValue><ssdm name="add_ln840_32"/></StgValue>
</operation>

<operation id="542" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="13" op_0_bw="12">
<![CDATA[
for.inc:235 %sext_ln840_29 = sext i12 %add_ln840_32

]]></Node>
<StgValue><ssdm name="sext_ln840_29"/></StgValue>
</operation>

<operation id="543" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc:236 %add_ln840_33 = add i13 %sext_ln840_29, i13 %sext_ln1494_79

]]></Node>
<StgValue><ssdm name="add_ln840_33"/></StgValue>
</operation>

<operation id="544" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:257 %ret_V_38 = mul i11 %sext_ln1494_29, i11 %zext_ln1494_2

]]></Node>
<StgValue><ssdm name="ret_V_38"/></StgValue>
</operation>

<operation id="545" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="13" op_0_bw="11">
<![CDATA[
for.inc:258 %sext_ln1494_86 = sext i11 %ret_V_38

]]></Node>
<StgValue><ssdm name="sext_ln1494_86"/></StgValue>
</operation>

<operation id="546" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:269 %ret_V_42 = mul i11 %sext_ln1494_33, i11 %zext_ln1494_6

]]></Node>
<StgValue><ssdm name="ret_V_42"/></StgValue>
</operation>

<operation id="547" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:272 %ret_V_43 = mul i11 %sext_ln1494_34, i11 %zext_ln1494_7

]]></Node>
<StgValue><ssdm name="ret_V_43"/></StgValue>
</operation>

<operation id="548" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="13" op_0_bw="11">
<![CDATA[
for.inc:273 %sext_ln1494_90 = sext i11 %ret_V_43

]]></Node>
<StgValue><ssdm name="sext_ln1494_90"/></StgValue>
</operation>

<operation id="549" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc:278 %add_ln840_37 = add i12 %sext_ln1494_89, i12 %sext_ln1494_88

]]></Node>
<StgValue><ssdm name="add_ln840_37"/></StgValue>
</operation>

<operation id="550" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="13" op_0_bw="12">
<![CDATA[
for.inc:279 %sext_ln840_34 = sext i12 %add_ln840_37

]]></Node>
<StgValue><ssdm name="sext_ln840_34"/></StgValue>
</operation>

<operation id="551" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc:280 %add_ln840_38 = add i13 %sext_ln840_34, i13 %sext_ln1494_90

]]></Node>
<StgValue><ssdm name="add_ln840_38"/></StgValue>
</operation>

<operation id="552" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc:283 %add_ln840_40 = add i12 %sext_ln1494_87, i12 %sext_ln1494_84

]]></Node>
<StgValue><ssdm name="add_ln840_40"/></StgValue>
</operation>

<operation id="553" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc:285 %add_ln840_41 = add i12 %sext_ln1494_85, i12 %sext_ln840_33

]]></Node>
<StgValue><ssdm name="add_ln840_41"/></StgValue>
</operation>

<operation id="554" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="13" op_0_bw="12">
<![CDATA[
for.inc:286 %sext_ln840_37 = sext i12 %add_ln840_41

]]></Node>
<StgValue><ssdm name="sext_ln840_37"/></StgValue>
</operation>

<operation id="555" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc:287 %add_ln840_42 = add i13 %sext_ln840_37, i13 %sext_ln1494_86

]]></Node>
<StgValue><ssdm name="add_ln840_42"/></StgValue>
</operation>

<operation id="556" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:308 %ret_V_47 = mul i11 %sext_ln1494_38, i11 %zext_ln1494_2

]]></Node>
<StgValue><ssdm name="ret_V_47"/></StgValue>
</operation>

<operation id="557" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="13" op_0_bw="11">
<![CDATA[
for.inc:309 %sext_ln1494_93 = sext i11 %ret_V_47

]]></Node>
<StgValue><ssdm name="sext_ln1494_93"/></StgValue>
</operation>

<operation id="558" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:320 %ret_V_51 = mul i11 %sext_ln1494_42, i11 %zext_ln1494_6

]]></Node>
<StgValue><ssdm name="ret_V_51"/></StgValue>
</operation>

<operation id="559" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:323 %ret_V_52 = mul i11 %sext_ln1494_43, i11 %zext_ln1494_7

]]></Node>
<StgValue><ssdm name="ret_V_52"/></StgValue>
</operation>

<operation id="560" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="13" op_0_bw="11">
<![CDATA[
for.inc:324 %sext_ln1494_97 = sext i11 %ret_V_52

]]></Node>
<StgValue><ssdm name="sext_ln1494_97"/></StgValue>
</operation>

<operation id="561" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc:329 %add_ln840_46 = add i12 %sext_ln1494_96, i12 %sext_ln1494_95

]]></Node>
<StgValue><ssdm name="add_ln840_46"/></StgValue>
</operation>

<operation id="562" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="13" op_0_bw="12">
<![CDATA[
for.inc:330 %sext_ln840_42 = sext i12 %add_ln840_46

]]></Node>
<StgValue><ssdm name="sext_ln840_42"/></StgValue>
</operation>

<operation id="563" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc:331 %add_ln840_47 = add i13 %sext_ln840_42, i13 %sext_ln1494_97

]]></Node>
<StgValue><ssdm name="add_ln840_47"/></StgValue>
</operation>

<operation id="564" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc:334 %add_ln840_49 = add i12 %sext_ln1494_94, i12 %sext_ln1494_91

]]></Node>
<StgValue><ssdm name="add_ln840_49"/></StgValue>
</operation>

<operation id="565" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc:336 %add_ln840_50 = add i12 %sext_ln1494_92, i12 %sext_ln840_41

]]></Node>
<StgValue><ssdm name="add_ln840_50"/></StgValue>
</operation>

<operation id="566" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="13" op_0_bw="12">
<![CDATA[
for.inc:337 %sext_ln840_45 = sext i12 %add_ln840_50

]]></Node>
<StgValue><ssdm name="sext_ln840_45"/></StgValue>
</operation>

<operation id="567" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc:338 %add_ln840_51 = add i13 %sext_ln840_45, i13 %sext_ln1494_93

]]></Node>
<StgValue><ssdm name="add_ln840_51"/></StgValue>
</operation>

<operation id="568" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:359 %ret_V_56 = mul i11 %sext_ln1494_47, i11 %zext_ln1494_2

]]></Node>
<StgValue><ssdm name="ret_V_56"/></StgValue>
</operation>

<operation id="569" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="13" op_0_bw="11">
<![CDATA[
for.inc:360 %sext_ln1494_100 = sext i11 %ret_V_56

]]></Node>
<StgValue><ssdm name="sext_ln1494_100"/></StgValue>
</operation>

<operation id="570" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:371 %ret_V_60 = mul i11 %sext_ln1494_51, i11 %zext_ln1494_6

]]></Node>
<StgValue><ssdm name="ret_V_60"/></StgValue>
</operation>

<operation id="571" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:374 %ret_V_61 = mul i11 %sext_ln1494_52, i11 %zext_ln1494_7

]]></Node>
<StgValue><ssdm name="ret_V_61"/></StgValue>
</operation>

<operation id="572" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="13" op_0_bw="11">
<![CDATA[
for.inc:375 %sext_ln1494_104 = sext i11 %ret_V_61

]]></Node>
<StgValue><ssdm name="sext_ln1494_104"/></StgValue>
</operation>

<operation id="573" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc:380 %add_ln840_55 = add i12 %sext_ln1494_103, i12 %sext_ln1494_102

]]></Node>
<StgValue><ssdm name="add_ln840_55"/></StgValue>
</operation>

<operation id="574" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="13" op_0_bw="12">
<![CDATA[
for.inc:381 %sext_ln840_50 = sext i12 %add_ln840_55

]]></Node>
<StgValue><ssdm name="sext_ln840_50"/></StgValue>
</operation>

<operation id="575" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc:382 %add_ln840_56 = add i13 %sext_ln840_50, i13 %sext_ln1494_104

]]></Node>
<StgValue><ssdm name="add_ln840_56"/></StgValue>
</operation>

<operation id="576" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc:385 %add_ln840_58 = add i12 %sext_ln1494_101, i12 %sext_ln1494_98

]]></Node>
<StgValue><ssdm name="add_ln840_58"/></StgValue>
</operation>

<operation id="577" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc:387 %add_ln840_59 = add i12 %sext_ln1494_99, i12 %sext_ln840_49

]]></Node>
<StgValue><ssdm name="add_ln840_59"/></StgValue>
</operation>

<operation id="578" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="13" op_0_bw="12">
<![CDATA[
for.inc:388 %sext_ln840_53 = sext i12 %add_ln840_59

]]></Node>
<StgValue><ssdm name="sext_ln840_53"/></StgValue>
</operation>

<operation id="579" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc:389 %add_ln840_60 = add i13 %sext_ln840_53, i13 %sext_ln1494_100

]]></Node>
<StgValue><ssdm name="add_ln840_60"/></StgValue>
</operation>

<operation id="580" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:410 %ret_V_65 = mul i11 %sext_ln1494_56, i11 %zext_ln1494_2

]]></Node>
<StgValue><ssdm name="ret_V_65"/></StgValue>
</operation>

<operation id="581" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="13" op_0_bw="11">
<![CDATA[
for.inc:411 %sext_ln1494_107 = sext i11 %ret_V_65

]]></Node>
<StgValue><ssdm name="sext_ln1494_107"/></StgValue>
</operation>

<operation id="582" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:422 %ret_V_69 = mul i11 %sext_ln1494_60, i11 %zext_ln1494_6

]]></Node>
<StgValue><ssdm name="ret_V_69"/></StgValue>
</operation>

<operation id="583" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:425 %ret_V_70 = mul i11 %sext_ln1494_61, i11 %zext_ln1494_7

]]></Node>
<StgValue><ssdm name="ret_V_70"/></StgValue>
</operation>

<operation id="584" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="13" op_0_bw="11">
<![CDATA[
for.inc:426 %sext_ln1494_111 = sext i11 %ret_V_70

]]></Node>
<StgValue><ssdm name="sext_ln1494_111"/></StgValue>
</operation>

<operation id="585" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc:431 %add_ln840_64 = add i12 %sext_ln1494_110, i12 %sext_ln1494_109

]]></Node>
<StgValue><ssdm name="add_ln840_64"/></StgValue>
</operation>

<operation id="586" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="13" op_0_bw="12">
<![CDATA[
for.inc:432 %sext_ln840_58 = sext i12 %add_ln840_64

]]></Node>
<StgValue><ssdm name="sext_ln840_58"/></StgValue>
</operation>

<operation id="587" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc:433 %add_ln840_65 = add i13 %sext_ln840_58, i13 %sext_ln1494_111

]]></Node>
<StgValue><ssdm name="add_ln840_65"/></StgValue>
</operation>

<operation id="588" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc:436 %add_ln840_67 = add i12 %sext_ln1494_108, i12 %sext_ln1494_105

]]></Node>
<StgValue><ssdm name="add_ln840_67"/></StgValue>
</operation>

<operation id="589" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc:438 %add_ln840_68 = add i12 %sext_ln1494_106, i12 %sext_ln840_57

]]></Node>
<StgValue><ssdm name="add_ln840_68"/></StgValue>
</operation>

<operation id="590" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="13" op_0_bw="12">
<![CDATA[
for.inc:439 %sext_ln840_61 = sext i12 %add_ln840_68

]]></Node>
<StgValue><ssdm name="sext_ln840_61"/></StgValue>
</operation>

<operation id="591" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc:440 %add_ln840_69 = add i13 %sext_ln840_61, i13 %sext_ln1494_107

]]></Node>
<StgValue><ssdm name="add_ln840_69"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="592" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="16" op_0_bw="16">
<![CDATA[
for.inc:1 %accu_V_load = load i16 %accu_V

]]></Node>
<StgValue><ssdm name="accu_V_load"/></StgValue>
</operation>

<operation id="593" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="16" op_0_bw="16">
<![CDATA[
for.inc:2 %accu_V_1_load = load i16 %accu_V_1

]]></Node>
<StgValue><ssdm name="accu_V_1_load"/></StgValue>
</operation>

<operation id="594" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="16" op_0_bw="16">
<![CDATA[
for.inc:3 %accu_V_2_load = load i16 %accu_V_2

]]></Node>
<StgValue><ssdm name="accu_V_2_load"/></StgValue>
</operation>

<operation id="595" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="16" op_0_bw="16">
<![CDATA[
for.inc:4 %accu_V_3_load = load i16 %accu_V_3

]]></Node>
<StgValue><ssdm name="accu_V_3_load"/></StgValue>
</operation>

<operation id="596" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="16" op_0_bw="16">
<![CDATA[
for.inc:5 %accu_V_4_load = load i16 %accu_V_4

]]></Node>
<StgValue><ssdm name="accu_V_4_load"/></StgValue>
</operation>

<operation id="597" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="16" op_0_bw="16">
<![CDATA[
for.inc:6 %accu_V_5_load = load i16 %accu_V_5

]]></Node>
<StgValue><ssdm name="accu_V_5_load"/></StgValue>
</operation>

<operation id="598" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="16" op_0_bw="16">
<![CDATA[
for.inc:7 %accu_V_6_load = load i16 %accu_V_6

]]></Node>
<StgValue><ssdm name="accu_V_6_load"/></StgValue>
</operation>

<operation id="599" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="16" op_0_bw="16">
<![CDATA[
for.inc:8 %accu_V_7_load = load i16 %accu_V_7

]]></Node>
<StgValue><ssdm name="accu_V_7_load"/></StgValue>
</operation>

<operation id="600" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc:11 %accu_V_15 = select i1 %icmp_ln272, i16 0, i16 %accu_V_7_load

]]></Node>
<StgValue><ssdm name="accu_V_15"/></StgValue>
</operation>

<operation id="601" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc:12 %accu_V_14 = select i1 %icmp_ln272, i16 0, i16 %accu_V_6_load

]]></Node>
<StgValue><ssdm name="accu_V_14"/></StgValue>
</operation>

<operation id="602" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc:13 %accu_V_13 = select i1 %icmp_ln272, i16 0, i16 %accu_V_5_load

]]></Node>
<StgValue><ssdm name="accu_V_13"/></StgValue>
</operation>

<operation id="603" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc:14 %accu_V_12 = select i1 %icmp_ln272, i16 0, i16 %accu_V_4_load

]]></Node>
<StgValue><ssdm name="accu_V_12"/></StgValue>
</operation>

<operation id="604" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc:15 %accu_V_11 = select i1 %icmp_ln272, i16 0, i16 %accu_V_3_load

]]></Node>
<StgValue><ssdm name="accu_V_11"/></StgValue>
</operation>

<operation id="605" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc:16 %accu_V_10 = select i1 %icmp_ln272, i16 0, i16 %accu_V_2_load

]]></Node>
<StgValue><ssdm name="accu_V_10"/></StgValue>
</operation>

<operation id="606" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc:17 %accu_V_9 = select i1 %icmp_ln272, i16 0, i16 %accu_V_1_load

]]></Node>
<StgValue><ssdm name="accu_V_9"/></StgValue>
</operation>

<operation id="607" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc:18 %accu_V_8 = select i1 %icmp_ln272, i16 0, i16 %accu_V_load

]]></Node>
<StgValue><ssdm name="accu_V_8"/></StgValue>
</operation>

<operation id="608" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:61 %ret_V_6 = mul i11 %sext_ln186_6, i11 %zext_ln1494_6

]]></Node>
<StgValue><ssdm name="ret_V_6"/></StgValue>
</operation>

<operation id="609" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="16" op_0_bw="11">
<![CDATA[
for.inc:62 %sext_ln840 = sext i11 %ret_V_6

]]></Node>
<StgValue><ssdm name="sext_ln840"/></StgValue>
</operation>

<operation id="610" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc:73 %add_ln840 = add i16 %accu_V_8, i16 %sext_ln840

]]></Node>
<StgValue><ssdm name="add_ln840"/></StgValue>
</operation>

<operation id="611" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc:76 %add_ln840_2 = add i13 %sext_ln840_2, i13 %sext_ln628_6

]]></Node>
<StgValue><ssdm name="add_ln840_2"/></StgValue>
</operation>

<operation id="612" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="14" op_0_bw="12">
<![CDATA[
for.inc:80 %sext_ln840_4 = sext i12 %add_ln840_4

]]></Node>
<StgValue><ssdm name="sext_ln840_4"/></StgValue>
</operation>

<operation id="613" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc:83 %add_ln840_6 = add i13 %sext_ln840_5, i13 %sext_ln628_2

]]></Node>
<StgValue><ssdm name="add_ln840_6"/></StgValue>
</operation>

<operation id="614" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="14" op_0_bw="13">
<![CDATA[
for.inc:84 %sext_ln840_6 = sext i13 %add_ln840_6

]]></Node>
<StgValue><ssdm name="sext_ln840_6"/></StgValue>
</operation>

<operation id="615" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc:85 %add_ln840_7 = add i14 %sext_ln840_6, i14 %sext_ln840_4

]]></Node>
<StgValue><ssdm name="add_ln840_7"/></StgValue>
</operation>

<operation id="616" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:116 %ret_V_15 = mul i11 %sext_ln1494_6, i11 %zext_ln1494_6

]]></Node>
<StgValue><ssdm name="ret_V_15"/></StgValue>
</operation>

<operation id="617" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="16" op_0_bw="11">
<![CDATA[
for.inc:117 %sext_ln840_8 = sext i11 %ret_V_15

]]></Node>
<StgValue><ssdm name="sext_ln840_8"/></StgValue>
</operation>

<operation id="618" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc:124 %add_ln840_9 = add i16 %accu_V_9, i16 %sext_ln840_8

]]></Node>
<StgValue><ssdm name="add_ln840_9"/></StgValue>
</operation>

<operation id="619" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc:127 %add_ln840_11 = add i13 %sext_ln840_10, i13 %sext_ln1494_69

]]></Node>
<StgValue><ssdm name="add_ln840_11"/></StgValue>
</operation>

<operation id="620" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="14" op_0_bw="12">
<![CDATA[
for.inc:131 %sext_ln840_12 = sext i12 %add_ln840_13

]]></Node>
<StgValue><ssdm name="sext_ln840_12"/></StgValue>
</operation>

<operation id="621" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc:134 %add_ln840_15 = add i13 %sext_ln840_13, i13 %sext_ln1494_65

]]></Node>
<StgValue><ssdm name="add_ln840_15"/></StgValue>
</operation>

<operation id="622" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="14" op_0_bw="13">
<![CDATA[
for.inc:135 %sext_ln840_14 = sext i13 %add_ln840_15

]]></Node>
<StgValue><ssdm name="sext_ln840_14"/></StgValue>
</operation>

<operation id="623" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc:136 %add_ln840_16 = add i14 %sext_ln840_14, i14 %sext_ln840_12

]]></Node>
<StgValue><ssdm name="add_ln840_16"/></StgValue>
</operation>

<operation id="624" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:167 %ret_V_24 = mul i11 %sext_ln1494_15, i11 %zext_ln1494_6

]]></Node>
<StgValue><ssdm name="ret_V_24"/></StgValue>
</operation>

<operation id="625" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="16" op_0_bw="11">
<![CDATA[
for.inc:168 %sext_ln840_16 = sext i11 %ret_V_24

]]></Node>
<StgValue><ssdm name="sext_ln840_16"/></StgValue>
</operation>

<operation id="626" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc:175 %add_ln840_18 = add i16 %accu_V_10, i16 %sext_ln840_16

]]></Node>
<StgValue><ssdm name="add_ln840_18"/></StgValue>
</operation>

<operation id="627" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc:178 %add_ln840_20 = add i13 %sext_ln840_18, i13 %sext_ln1494_76

]]></Node>
<StgValue><ssdm name="add_ln840_20"/></StgValue>
</operation>

<operation id="628" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="14" op_0_bw="12">
<![CDATA[
for.inc:182 %sext_ln840_20 = sext i12 %add_ln840_22

]]></Node>
<StgValue><ssdm name="sext_ln840_20"/></StgValue>
</operation>

<operation id="629" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc:185 %add_ln840_24 = add i13 %sext_ln840_21, i13 %sext_ln1494_72

]]></Node>
<StgValue><ssdm name="add_ln840_24"/></StgValue>
</operation>

<operation id="630" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="14" op_0_bw="13">
<![CDATA[
for.inc:186 %sext_ln840_22 = sext i13 %add_ln840_24

]]></Node>
<StgValue><ssdm name="sext_ln840_22"/></StgValue>
</operation>

<operation id="631" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc:187 %add_ln840_25 = add i14 %sext_ln840_22, i14 %sext_ln840_20

]]></Node>
<StgValue><ssdm name="add_ln840_25"/></StgValue>
</operation>

<operation id="632" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:218 %ret_V_33 = mul i11 %sext_ln1494_24, i11 %zext_ln1494_6

]]></Node>
<StgValue><ssdm name="ret_V_33"/></StgValue>
</operation>

<operation id="633" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="16" op_0_bw="11">
<![CDATA[
for.inc:219 %sext_ln840_24 = sext i11 %ret_V_33

]]></Node>
<StgValue><ssdm name="sext_ln840_24"/></StgValue>
</operation>

<operation id="634" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc:226 %add_ln840_27 = add i16 %accu_V_11, i16 %sext_ln840_24

]]></Node>
<StgValue><ssdm name="add_ln840_27"/></StgValue>
</operation>

<operation id="635" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc:229 %add_ln840_29 = add i13 %sext_ln840_26, i13 %sext_ln1494_83

]]></Node>
<StgValue><ssdm name="add_ln840_29"/></StgValue>
</operation>

<operation id="636" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="14" op_0_bw="12">
<![CDATA[
for.inc:233 %sext_ln840_28 = sext i12 %add_ln840_31

]]></Node>
<StgValue><ssdm name="sext_ln840_28"/></StgValue>
</operation>

<operation id="637" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc:236 %add_ln840_33 = add i13 %sext_ln840_29, i13 %sext_ln1494_79

]]></Node>
<StgValue><ssdm name="add_ln840_33"/></StgValue>
</operation>

<operation id="638" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="14" op_0_bw="13">
<![CDATA[
for.inc:237 %sext_ln840_30 = sext i13 %add_ln840_33

]]></Node>
<StgValue><ssdm name="sext_ln840_30"/></StgValue>
</operation>

<operation id="639" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc:238 %add_ln840_34 = add i14 %sext_ln840_30, i14 %sext_ln840_28

]]></Node>
<StgValue><ssdm name="add_ln840_34"/></StgValue>
</operation>

<operation id="640" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:269 %ret_V_42 = mul i11 %sext_ln1494_33, i11 %zext_ln1494_6

]]></Node>
<StgValue><ssdm name="ret_V_42"/></StgValue>
</operation>

<operation id="641" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="16" op_0_bw="11">
<![CDATA[
for.inc:270 %sext_ln840_32 = sext i11 %ret_V_42

]]></Node>
<StgValue><ssdm name="sext_ln840_32"/></StgValue>
</operation>

<operation id="642" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc:277 %add_ln840_36 = add i16 %accu_V_12, i16 %sext_ln840_32

]]></Node>
<StgValue><ssdm name="add_ln840_36"/></StgValue>
</operation>

<operation id="643" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc:280 %add_ln840_38 = add i13 %sext_ln840_34, i13 %sext_ln1494_90

]]></Node>
<StgValue><ssdm name="add_ln840_38"/></StgValue>
</operation>

<operation id="644" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="14" op_0_bw="12">
<![CDATA[
for.inc:284 %sext_ln840_36 = sext i12 %add_ln840_40

]]></Node>
<StgValue><ssdm name="sext_ln840_36"/></StgValue>
</operation>

<operation id="645" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc:287 %add_ln840_42 = add i13 %sext_ln840_37, i13 %sext_ln1494_86

]]></Node>
<StgValue><ssdm name="add_ln840_42"/></StgValue>
</operation>

<operation id="646" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="14" op_0_bw="13">
<![CDATA[
for.inc:288 %sext_ln840_38 = sext i13 %add_ln840_42

]]></Node>
<StgValue><ssdm name="sext_ln840_38"/></StgValue>
</operation>

<operation id="647" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc:289 %add_ln840_43 = add i14 %sext_ln840_38, i14 %sext_ln840_36

]]></Node>
<StgValue><ssdm name="add_ln840_43"/></StgValue>
</operation>

<operation id="648" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:320 %ret_V_51 = mul i11 %sext_ln1494_42, i11 %zext_ln1494_6

]]></Node>
<StgValue><ssdm name="ret_V_51"/></StgValue>
</operation>

<operation id="649" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="16" op_0_bw="11">
<![CDATA[
for.inc:321 %sext_ln840_40 = sext i11 %ret_V_51

]]></Node>
<StgValue><ssdm name="sext_ln840_40"/></StgValue>
</operation>

<operation id="650" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc:328 %add_ln840_45 = add i16 %accu_V_13, i16 %sext_ln840_40

]]></Node>
<StgValue><ssdm name="add_ln840_45"/></StgValue>
</operation>

<operation id="651" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc:331 %add_ln840_47 = add i13 %sext_ln840_42, i13 %sext_ln1494_97

]]></Node>
<StgValue><ssdm name="add_ln840_47"/></StgValue>
</operation>

<operation id="652" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="14" op_0_bw="12">
<![CDATA[
for.inc:335 %sext_ln840_44 = sext i12 %add_ln840_49

]]></Node>
<StgValue><ssdm name="sext_ln840_44"/></StgValue>
</operation>

<operation id="653" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc:338 %add_ln840_51 = add i13 %sext_ln840_45, i13 %sext_ln1494_93

]]></Node>
<StgValue><ssdm name="add_ln840_51"/></StgValue>
</operation>

<operation id="654" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="14" op_0_bw="13">
<![CDATA[
for.inc:339 %sext_ln840_46 = sext i13 %add_ln840_51

]]></Node>
<StgValue><ssdm name="sext_ln840_46"/></StgValue>
</operation>

<operation id="655" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc:340 %add_ln840_52 = add i14 %sext_ln840_46, i14 %sext_ln840_44

]]></Node>
<StgValue><ssdm name="add_ln840_52"/></StgValue>
</operation>

<operation id="656" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:371 %ret_V_60 = mul i11 %sext_ln1494_51, i11 %zext_ln1494_6

]]></Node>
<StgValue><ssdm name="ret_V_60"/></StgValue>
</operation>

<operation id="657" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="16" op_0_bw="11">
<![CDATA[
for.inc:372 %sext_ln840_48 = sext i11 %ret_V_60

]]></Node>
<StgValue><ssdm name="sext_ln840_48"/></StgValue>
</operation>

<operation id="658" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc:379 %add_ln840_54 = add i16 %accu_V_14, i16 %sext_ln840_48

]]></Node>
<StgValue><ssdm name="add_ln840_54"/></StgValue>
</operation>

<operation id="659" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc:382 %add_ln840_56 = add i13 %sext_ln840_50, i13 %sext_ln1494_104

]]></Node>
<StgValue><ssdm name="add_ln840_56"/></StgValue>
</operation>

<operation id="660" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="14" op_0_bw="12">
<![CDATA[
for.inc:386 %sext_ln840_52 = sext i12 %add_ln840_58

]]></Node>
<StgValue><ssdm name="sext_ln840_52"/></StgValue>
</operation>

<operation id="661" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc:389 %add_ln840_60 = add i13 %sext_ln840_53, i13 %sext_ln1494_100

]]></Node>
<StgValue><ssdm name="add_ln840_60"/></StgValue>
</operation>

<operation id="662" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="14" op_0_bw="13">
<![CDATA[
for.inc:390 %sext_ln840_54 = sext i13 %add_ln840_60

]]></Node>
<StgValue><ssdm name="sext_ln840_54"/></StgValue>
</operation>

<operation id="663" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc:391 %add_ln840_61 = add i14 %sext_ln840_54, i14 %sext_ln840_52

]]></Node>
<StgValue><ssdm name="add_ln840_61"/></StgValue>
</operation>

<operation id="664" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:422 %ret_V_69 = mul i11 %sext_ln1494_60, i11 %zext_ln1494_6

]]></Node>
<StgValue><ssdm name="ret_V_69"/></StgValue>
</operation>

<operation id="665" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="16" op_0_bw="11">
<![CDATA[
for.inc:423 %sext_ln840_56 = sext i11 %ret_V_69

]]></Node>
<StgValue><ssdm name="sext_ln840_56"/></StgValue>
</operation>

<operation id="666" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc:430 %add_ln840_63 = add i16 %accu_V_15, i16 %sext_ln840_56

]]></Node>
<StgValue><ssdm name="add_ln840_63"/></StgValue>
</operation>

<operation id="667" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc:433 %add_ln840_65 = add i13 %sext_ln840_58, i13 %sext_ln1494_111

]]></Node>
<StgValue><ssdm name="add_ln840_65"/></StgValue>
</operation>

<operation id="668" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="14" op_0_bw="12">
<![CDATA[
for.inc:437 %sext_ln840_60 = sext i12 %add_ln840_67

]]></Node>
<StgValue><ssdm name="sext_ln840_60"/></StgValue>
</operation>

<operation id="669" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc:440 %add_ln840_69 = add i13 %sext_ln840_61, i13 %sext_ln1494_107

]]></Node>
<StgValue><ssdm name="add_ln840_69"/></StgValue>
</operation>

<operation id="670" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="14" op_0_bw="13">
<![CDATA[
for.inc:441 %sext_ln840_62 = sext i13 %add_ln840_69

]]></Node>
<StgValue><ssdm name="sext_ln840_62"/></StgValue>
</operation>

<operation id="671" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc:442 %add_ln840_70 = add i14 %sext_ln840_62, i14 %sext_ln840_60

]]></Node>
<StgValue><ssdm name="add_ln840_70"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="672" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc:73 %add_ln840 = add i16 %accu_V_8, i16 %sext_ln840

]]></Node>
<StgValue><ssdm name="add_ln840"/></StgValue>
</operation>

<operation id="673" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="16" op_0_bw="13">
<![CDATA[
for.inc:77 %sext_ln840_3 = sext i13 %add_ln840_2

]]></Node>
<StgValue><ssdm name="sext_ln840_3"/></StgValue>
</operation>

<operation id="674" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc:78 %add_ln840_3 = add i16 %sext_ln840_3, i16 %add_ln840

]]></Node>
<StgValue><ssdm name="add_ln840_3"/></StgValue>
</operation>

<operation id="675" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="16" op_0_bw="14">
<![CDATA[
for.inc:86 %sext_ln840_7 = sext i14 %add_ln840_7

]]></Node>
<StgValue><ssdm name="sext_ln840_7"/></StgValue>
</operation>

<operation id="676" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc:87 %accu_V_16 = add i16 %sext_ln840_7, i16 %add_ln840_3

]]></Node>
<StgValue><ssdm name="accu_V_16"/></StgValue>
</operation>

<operation id="677" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc:124 %add_ln840_9 = add i16 %accu_V_9, i16 %sext_ln840_8

]]></Node>
<StgValue><ssdm name="add_ln840_9"/></StgValue>
</operation>

<operation id="678" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="16" op_0_bw="13">
<![CDATA[
for.inc:128 %sext_ln840_11 = sext i13 %add_ln840_11

]]></Node>
<StgValue><ssdm name="sext_ln840_11"/></StgValue>
</operation>

<operation id="679" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc:129 %add_ln840_12 = add i16 %sext_ln840_11, i16 %add_ln840_9

]]></Node>
<StgValue><ssdm name="add_ln840_12"/></StgValue>
</operation>

<operation id="680" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="16" op_0_bw="14">
<![CDATA[
for.inc:137 %sext_ln840_15 = sext i14 %add_ln840_16

]]></Node>
<StgValue><ssdm name="sext_ln840_15"/></StgValue>
</operation>

<operation id="681" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc:138 %accu_V_17 = add i16 %sext_ln840_15, i16 %add_ln840_12

]]></Node>
<StgValue><ssdm name="accu_V_17"/></StgValue>
</operation>

<operation id="682" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc:175 %add_ln840_18 = add i16 %accu_V_10, i16 %sext_ln840_16

]]></Node>
<StgValue><ssdm name="add_ln840_18"/></StgValue>
</operation>

<operation id="683" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="16" op_0_bw="13">
<![CDATA[
for.inc:179 %sext_ln840_19 = sext i13 %add_ln840_20

]]></Node>
<StgValue><ssdm name="sext_ln840_19"/></StgValue>
</operation>

<operation id="684" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc:180 %add_ln840_21 = add i16 %sext_ln840_19, i16 %add_ln840_18

]]></Node>
<StgValue><ssdm name="add_ln840_21"/></StgValue>
</operation>

<operation id="685" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="16" op_0_bw="14">
<![CDATA[
for.inc:188 %sext_ln840_23 = sext i14 %add_ln840_25

]]></Node>
<StgValue><ssdm name="sext_ln840_23"/></StgValue>
</operation>

<operation id="686" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc:189 %accu_V_18 = add i16 %sext_ln840_23, i16 %add_ln840_21

]]></Node>
<StgValue><ssdm name="accu_V_18"/></StgValue>
</operation>

<operation id="687" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc:226 %add_ln840_27 = add i16 %accu_V_11, i16 %sext_ln840_24

]]></Node>
<StgValue><ssdm name="add_ln840_27"/></StgValue>
</operation>

<operation id="688" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="16" op_0_bw="13">
<![CDATA[
for.inc:230 %sext_ln840_27 = sext i13 %add_ln840_29

]]></Node>
<StgValue><ssdm name="sext_ln840_27"/></StgValue>
</operation>

<operation id="689" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc:231 %add_ln840_30 = add i16 %sext_ln840_27, i16 %add_ln840_27

]]></Node>
<StgValue><ssdm name="add_ln840_30"/></StgValue>
</operation>

<operation id="690" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="16" op_0_bw="14">
<![CDATA[
for.inc:239 %sext_ln840_31 = sext i14 %add_ln840_34

]]></Node>
<StgValue><ssdm name="sext_ln840_31"/></StgValue>
</operation>

<operation id="691" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc:240 %accu_V_19 = add i16 %sext_ln840_31, i16 %add_ln840_30

]]></Node>
<StgValue><ssdm name="accu_V_19"/></StgValue>
</operation>

<operation id="692" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc:277 %add_ln840_36 = add i16 %accu_V_12, i16 %sext_ln840_32

]]></Node>
<StgValue><ssdm name="add_ln840_36"/></StgValue>
</operation>

<operation id="693" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="16" op_0_bw="13">
<![CDATA[
for.inc:281 %sext_ln840_35 = sext i13 %add_ln840_38

]]></Node>
<StgValue><ssdm name="sext_ln840_35"/></StgValue>
</operation>

<operation id="694" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc:282 %add_ln840_39 = add i16 %sext_ln840_35, i16 %add_ln840_36

]]></Node>
<StgValue><ssdm name="add_ln840_39"/></StgValue>
</operation>

<operation id="695" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="16" op_0_bw="14">
<![CDATA[
for.inc:290 %sext_ln840_39 = sext i14 %add_ln840_43

]]></Node>
<StgValue><ssdm name="sext_ln840_39"/></StgValue>
</operation>

<operation id="696" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc:291 %accu_V_20 = add i16 %sext_ln840_39, i16 %add_ln840_39

]]></Node>
<StgValue><ssdm name="accu_V_20"/></StgValue>
</operation>

<operation id="697" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc:328 %add_ln840_45 = add i16 %accu_V_13, i16 %sext_ln840_40

]]></Node>
<StgValue><ssdm name="add_ln840_45"/></StgValue>
</operation>

<operation id="698" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="16" op_0_bw="13">
<![CDATA[
for.inc:332 %sext_ln840_43 = sext i13 %add_ln840_47

]]></Node>
<StgValue><ssdm name="sext_ln840_43"/></StgValue>
</operation>

<operation id="699" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc:333 %add_ln840_48 = add i16 %sext_ln840_43, i16 %add_ln840_45

]]></Node>
<StgValue><ssdm name="add_ln840_48"/></StgValue>
</operation>

<operation id="700" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="16" op_0_bw="14">
<![CDATA[
for.inc:341 %sext_ln840_47 = sext i14 %add_ln840_52

]]></Node>
<StgValue><ssdm name="sext_ln840_47"/></StgValue>
</operation>

<operation id="701" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc:342 %accu_V_21 = add i16 %sext_ln840_47, i16 %add_ln840_48

]]></Node>
<StgValue><ssdm name="accu_V_21"/></StgValue>
</operation>

<operation id="702" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc:379 %add_ln840_54 = add i16 %accu_V_14, i16 %sext_ln840_48

]]></Node>
<StgValue><ssdm name="add_ln840_54"/></StgValue>
</operation>

<operation id="703" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="16" op_0_bw="13">
<![CDATA[
for.inc:383 %sext_ln840_51 = sext i13 %add_ln840_56

]]></Node>
<StgValue><ssdm name="sext_ln840_51"/></StgValue>
</operation>

<operation id="704" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc:384 %add_ln840_57 = add i16 %sext_ln840_51, i16 %add_ln840_54

]]></Node>
<StgValue><ssdm name="add_ln840_57"/></StgValue>
</operation>

<operation id="705" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="16" op_0_bw="14">
<![CDATA[
for.inc:392 %sext_ln840_55 = sext i14 %add_ln840_61

]]></Node>
<StgValue><ssdm name="sext_ln840_55"/></StgValue>
</operation>

<operation id="706" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc:393 %accu_V_22 = add i16 %sext_ln840_55, i16 %add_ln840_57

]]></Node>
<StgValue><ssdm name="accu_V_22"/></StgValue>
</operation>

<operation id="707" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc:430 %add_ln840_63 = add i16 %accu_V_15, i16 %sext_ln840_56

]]></Node>
<StgValue><ssdm name="add_ln840_63"/></StgValue>
</operation>

<operation id="708" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="16" op_0_bw="13">
<![CDATA[
for.inc:434 %sext_ln840_59 = sext i13 %add_ln840_65

]]></Node>
<StgValue><ssdm name="sext_ln840_59"/></StgValue>
</operation>

<operation id="709" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc:435 %add_ln840_66 = add i16 %sext_ln840_59, i16 %add_ln840_63

]]></Node>
<StgValue><ssdm name="add_ln840_66"/></StgValue>
</operation>

<operation id="710" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="16" op_0_bw="14">
<![CDATA[
for.inc:443 %sext_ln840_63 = sext i14 %add_ln840_70

]]></Node>
<StgValue><ssdm name="sext_ln840_63"/></StgValue>
</operation>

<operation id="711" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc:444 %accu_V_23 = add i16 %sext_ln840_63, i16 %add_ln840_66

]]></Node>
<StgValue><ssdm name="accu_V_23"/></StgValue>
</operation>

<operation id="712" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="883" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
for.inc90:0 %store_ln249 = store i16 %accu_V_23, i16 %accu_V_7

]]></Node>
<StgValue><ssdm name="store_ln249"/></StgValue>
</operation>

<operation id="713" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="884" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
for.inc90:1 %store_ln249 = store i16 %accu_V_22, i16 %accu_V_6

]]></Node>
<StgValue><ssdm name="store_ln249"/></StgValue>
</operation>

<operation id="714" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
for.inc90:2 %store_ln249 = store i16 %accu_V_21, i16 %accu_V_5

]]></Node>
<StgValue><ssdm name="store_ln249"/></StgValue>
</operation>

<operation id="715" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="886" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
for.inc90:3 %store_ln249 = store i16 %accu_V_20, i16 %accu_V_4

]]></Node>
<StgValue><ssdm name="store_ln249"/></StgValue>
</operation>

<operation id="716" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
for.inc90:4 %store_ln249 = store i16 %accu_V_19, i16 %accu_V_3

]]></Node>
<StgValue><ssdm name="store_ln249"/></StgValue>
</operation>

<operation id="717" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="888" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
for.inc90:5 %store_ln249 = store i16 %accu_V_18, i16 %accu_V_2

]]></Node>
<StgValue><ssdm name="store_ln249"/></StgValue>
</operation>

<operation id="718" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="889" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
for.inc90:6 %store_ln249 = store i16 %accu_V_17, i16 %accu_V_1

]]></Node>
<StgValue><ssdm name="store_ln249"/></StgValue>
</operation>

<operation id="719" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
for.inc90:7 %store_ln249 = store i16 %accu_V_16, i16 %accu_V

]]></Node>
<StgValue><ssdm name="store_ln249"/></StgValue>
</operation>

<operation id="720" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="892" bw="0" op_0_bw="0">
<![CDATA[
for.inc90:9 %br_ln249 = br void %for.body

]]></Node>
<StgValue><ssdm name="br_ln249"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="721" st_id="8" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="2">
<![CDATA[
for.body.i.7:1 %tmp_1 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 345, i16 65013, i16 353, i16 556, i2 %trunc_ln218

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="722" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body.i.7:2 %icmp_ln1039 = icmp_slt  i16 %accu_V_16, i16 %tmp_1

]]></Node>
<StgValue><ssdm name="icmp_ln1039"/></StgValue>
</operation>

<operation id="723" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.i.7:3 %result_V = xor i1 %icmp_ln1039, i1 1

]]></Node>
<StgValue><ssdm name="result_V"/></StgValue>
</operation>

<operation id="724" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="2" op_0_bw="1">
<![CDATA[
for.body.i.7:4 %zext_ln215 = zext i1 %result_V

]]></Node>
<StgValue><ssdm name="zext_ln215"/></StgValue>
</operation>

<operation id="725" st_id="8" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="2">
<![CDATA[
for.body.i.7:5 %tmp_2 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 636, i16 65427, i16 644, i16 906, i2 %trunc_ln218

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="726" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body.i.7:6 %icmp_ln1039_1 = icmp_slt  i16 %accu_V_16, i16 %tmp_2

]]></Node>
<StgValue><ssdm name="icmp_ln1039_1"/></StgValue>
</operation>

<operation id="727" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.i.7:7 %xor_ln1039 = xor i1 %icmp_ln1039_1, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1039"/></StgValue>
</operation>

<operation id="728" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="2" op_0_bw="1">
<![CDATA[
for.body.i.7:8 %zext_ln1039 = zext i1 %xor_ln1039

]]></Node>
<StgValue><ssdm name="zext_ln1039"/></StgValue>
</operation>

<operation id="729" st_id="8" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="2">
<![CDATA[
for.body.i.7:9 %tmp_3 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 927, i16 306, i16 935, i16 1257, i2 %trunc_ln218

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="730" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body.i.7:10 %icmp_ln1039_2 = icmp_slt  i16 %accu_V_16, i16 %tmp_3

]]></Node>
<StgValue><ssdm name="icmp_ln1039_2"/></StgValue>
</operation>

<operation id="731" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.i.7:11 %xor_ln1039_1 = xor i1 %icmp_ln1039_2, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1039_1"/></StgValue>
</operation>

<operation id="732" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="2" op_0_bw="1">
<![CDATA[
for.body.i.7:12 %zext_ln1039_1 = zext i1 %xor_ln1039_1

]]></Node>
<StgValue><ssdm name="zext_ln1039_1"/></StgValue>
</operation>

<operation id="733" st_id="8" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="2">
<![CDATA[
for.body.i.7:13 %tmp_4 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 1218, i16 720, i16 1226, i16 1608, i2 %trunc_ln218

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="734" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body.i.7:14 %icmp_ln1039_3 = icmp_slt  i16 %accu_V_16, i16 %tmp_4

]]></Node>
<StgValue><ssdm name="icmp_ln1039_3"/></StgValue>
</operation>

<operation id="735" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.i.7:15 %xor_ln1039_2 = xor i1 %icmp_ln1039_3, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1039_2"/></StgValue>
</operation>

<operation id="736" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="2" op_0_bw="1">
<![CDATA[
for.body.i.7:16 %zext_ln1039_2 = zext i1 %xor_ln1039_2

]]></Node>
<StgValue><ssdm name="zext_ln1039_2"/></StgValue>
</operation>

<operation id="737" st_id="8" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="2">
<![CDATA[
for.body.i.7:17 %tmp_5 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 1509, i16 1134, i16 1518, i16 1958, i2 %trunc_ln218

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="738" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body.i.7:18 %icmp_ln1039_4 = icmp_slt  i16 %accu_V_16, i16 %tmp_5

]]></Node>
<StgValue><ssdm name="icmp_ln1039_4"/></StgValue>
</operation>

<operation id="739" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.i.7:19 %xor_ln1039_3 = xor i1 %icmp_ln1039_4, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1039_3"/></StgValue>
</operation>

<operation id="740" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="2" op_0_bw="1">
<![CDATA[
for.body.i.7:20 %zext_ln1039_3 = zext i1 %xor_ln1039_3

]]></Node>
<StgValue><ssdm name="zext_ln1039_3"/></StgValue>
</operation>

<operation id="741" st_id="8" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="2">
<![CDATA[
for.body.i.7:21 %tmp_6 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 1800, i16 1548, i16 1809, i16 2309, i2 %trunc_ln218

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="742" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body.i.7:22 %icmp_ln1039_5 = icmp_slt  i16 %accu_V_16, i16 %tmp_6

]]></Node>
<StgValue><ssdm name="icmp_ln1039_5"/></StgValue>
</operation>

<operation id="743" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.i.7:23 %xor_ln1039_4 = xor i1 %icmp_ln1039_5, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1039_4"/></StgValue>
</operation>

<operation id="744" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="2" op_0_bw="1">
<![CDATA[
for.body.i.7:24 %zext_ln1039_4 = zext i1 %xor_ln1039_4

]]></Node>
<StgValue><ssdm name="zext_ln1039_4"/></StgValue>
</operation>

<operation id="745" st_id="8" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="2">
<![CDATA[
for.body.i.7:25 %tmp_7 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 2091, i16 1963, i16 2100, i16 2659, i2 %trunc_ln218

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="746" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body.i.7:26 %icmp_ln1039_6 = icmp_slt  i16 %accu_V_16, i16 %tmp_7

]]></Node>
<StgValue><ssdm name="icmp_ln1039_6"/></StgValue>
</operation>

<operation id="747" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.i.7:27 %xor_ln1039_5 = xor i1 %icmp_ln1039_6, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1039_5"/></StgValue>
</operation>

<operation id="748" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="2" op_0_bw="1">
<![CDATA[
for.body.i.7:28 %zext_ln840 = zext i1 %xor_ln1039_5

]]></Node>
<StgValue><ssdm name="zext_ln840"/></StgValue>
</operation>

<operation id="749" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.body.i.7:29 %add_ln840_72 = add i2 %zext_ln215, i2 %zext_ln1039_1

]]></Node>
<StgValue><ssdm name="add_ln840_72"/></StgValue>
</operation>

<operation id="750" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.body.i.7:30 %add_ln840_73 = add i2 %add_ln840_72, i2 %zext_ln1039

]]></Node>
<StgValue><ssdm name="add_ln840_73"/></StgValue>
</operation>

<operation id="751" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="3" op_0_bw="2">
<![CDATA[
for.body.i.7:31 %zext_ln840_1 = zext i2 %add_ln840_73

]]></Node>
<StgValue><ssdm name="zext_ln840_1"/></StgValue>
</operation>

<operation id="752" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.body.i.7:32 %add_ln840_74 = add i2 %zext_ln1039_2, i2 %zext_ln1039_3

]]></Node>
<StgValue><ssdm name="add_ln840_74"/></StgValue>
</operation>

<operation id="753" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="3" op_0_bw="2">
<![CDATA[
for.body.i.7:33 %zext_ln840_2 = zext i2 %add_ln840_74

]]></Node>
<StgValue><ssdm name="zext_ln840_2"/></StgValue>
</operation>

<operation id="754" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.body.i.7:34 %add_ln840_75 = add i2 %zext_ln1039_4, i2 %zext_ln840

]]></Node>
<StgValue><ssdm name="add_ln840_75"/></StgValue>
</operation>

<operation id="755" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="3" op_0_bw="2">
<![CDATA[
for.body.i.7:35 %zext_ln840_3 = zext i2 %add_ln840_75

]]></Node>
<StgValue><ssdm name="zext_ln840_3"/></StgValue>
</operation>

<operation id="756" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.body.i.7:36 %add_ln840_76 = add i3 %zext_ln840_3, i3 %zext_ln840_2

]]></Node>
<StgValue><ssdm name="add_ln840_76"/></StgValue>
</operation>

<operation id="757" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.body.i.7:37 %result_V_1 = add i3 %add_ln840_76, i3 %zext_ln840_1

]]></Node>
<StgValue><ssdm name="result_V_1"/></StgValue>
</operation>

<operation id="758" st_id="8" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="2">
<![CDATA[
for.body.i.7:38 %tmp_8 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 483, i16 63961, i16 65212, i16 4100, i2 %trunc_ln218

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="759" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body.i.7:39 %icmp_ln1039_7 = icmp_slt  i16 %accu_V_17, i16 %tmp_8

]]></Node>
<StgValue><ssdm name="icmp_ln1039_7"/></StgValue>
</operation>

<operation id="760" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.i.7:40 %result_V_2 = xor i1 %icmp_ln1039_7, i1 1

]]></Node>
<StgValue><ssdm name="result_V_2"/></StgValue>
</operation>

<operation id="761" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="2" op_0_bw="1">
<![CDATA[
for.body.i.7:41 %zext_ln215_1 = zext i1 %result_V_2

]]></Node>
<StgValue><ssdm name="zext_ln215_1"/></StgValue>
</operation>

<operation id="762" st_id="8" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="2">
<![CDATA[
for.body.i.7:42 %tmp_9 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 920, i16 64301, i16 238, i16 4433, i2 %trunc_ln218

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="763" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body.i.7:43 %icmp_ln1039_8 = icmp_slt  i16 %accu_V_17, i16 %tmp_9

]]></Node>
<StgValue><ssdm name="icmp_ln1039_8"/></StgValue>
</operation>

<operation id="764" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.i.7:44 %xor_ln1039_7 = xor i1 %icmp_ln1039_8, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1039_7"/></StgValue>
</operation>

<operation id="765" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="2" op_0_bw="1">
<![CDATA[
for.body.i.7:45 %zext_ln1039_5 = zext i1 %xor_ln1039_7

]]></Node>
<StgValue><ssdm name="zext_ln1039_5"/></StgValue>
</operation>

<operation id="766" st_id="8" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="2">
<![CDATA[
for.body.i.7:46 %tmp_s = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 1356, i16 64642, i16 800, i16 4766, i2 %trunc_ln218

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="767" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body.i.7:47 %icmp_ln1039_9 = icmp_slt  i16 %accu_V_17, i16 %tmp_s

]]></Node>
<StgValue><ssdm name="icmp_ln1039_9"/></StgValue>
</operation>

<operation id="768" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.i.7:48 %xor_ln1039_8 = xor i1 %icmp_ln1039_9, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1039_8"/></StgValue>
</operation>

<operation id="769" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="2" op_0_bw="1">
<![CDATA[
for.body.i.7:49 %zext_ln1039_6 = zext i1 %xor_ln1039_8

]]></Node>
<StgValue><ssdm name="zext_ln1039_6"/></StgValue>
</operation>

<operation id="770" st_id="8" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="2">
<![CDATA[
for.body.i.7:50 %tmp_10 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 1792, i16 64982, i16 1362, i16 5099, i2 %trunc_ln218

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="771" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body.i.7:51 %icmp_ln1039_10 = icmp_slt  i16 %accu_V_17, i16 %tmp_10

]]></Node>
<StgValue><ssdm name="icmp_ln1039_10"/></StgValue>
</operation>

<operation id="772" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.i.7:52 %xor_ln1039_9 = xor i1 %icmp_ln1039_10, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1039_9"/></StgValue>
</operation>

<operation id="773" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="2" op_0_bw="1">
<![CDATA[
for.body.i.7:53 %zext_ln1039_7 = zext i1 %xor_ln1039_9

]]></Node>
<StgValue><ssdm name="zext_ln1039_7"/></StgValue>
</operation>

<operation id="774" st_id="8" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="2">
<![CDATA[
for.body.i.7:54 %tmp_11 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 2229, i16 65323, i16 1923, i16 5432, i2 %trunc_ln218

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="775" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body.i.7:55 %icmp_ln1039_11 = icmp_slt  i16 %accu_V_17, i16 %tmp_11

]]></Node>
<StgValue><ssdm name="icmp_ln1039_11"/></StgValue>
</operation>

<operation id="776" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.i.7:56 %xor_ln1039_10 = xor i1 %icmp_ln1039_11, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1039_10"/></StgValue>
</operation>

<operation id="777" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="2" op_0_bw="1">
<![CDATA[
for.body.i.7:57 %zext_ln1039_8 = zext i1 %xor_ln1039_10

]]></Node>
<StgValue><ssdm name="zext_ln1039_8"/></StgValue>
</operation>

<operation id="778" st_id="8" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="2">
<![CDATA[
for.body.i.7:58 %tmp_12 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 2665, i16 128, i16 2485, i16 5765, i2 %trunc_ln218

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="779" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body.i.7:59 %icmp_ln1039_12 = icmp_slt  i16 %accu_V_17, i16 %tmp_12

]]></Node>
<StgValue><ssdm name="icmp_ln1039_12"/></StgValue>
</operation>

<operation id="780" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.i.7:60 %xor_ln1039_11 = xor i1 %icmp_ln1039_12, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1039_11"/></StgValue>
</operation>

<operation id="781" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="2" op_0_bw="1">
<![CDATA[
for.body.i.7:61 %zext_ln1039_9 = zext i1 %xor_ln1039_11

]]></Node>
<StgValue><ssdm name="zext_ln1039_9"/></StgValue>
</operation>

<operation id="782" st_id="8" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="2">
<![CDATA[
for.body.i.7:62 %tmp_13 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 3102, i16 468, i16 3047, i16 6098, i2 %trunc_ln218

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="783" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body.i.7:63 %icmp_ln1039_13 = icmp_slt  i16 %accu_V_17, i16 %tmp_13

]]></Node>
<StgValue><ssdm name="icmp_ln1039_13"/></StgValue>
</operation>

<operation id="784" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.i.7:64 %xor_ln1039_12 = xor i1 %icmp_ln1039_13, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1039_12"/></StgValue>
</operation>

<operation id="785" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="2" op_0_bw="1">
<![CDATA[
for.body.i.7:65 %zext_ln840_4 = zext i1 %xor_ln1039_12

]]></Node>
<StgValue><ssdm name="zext_ln840_4"/></StgValue>
</operation>

<operation id="786" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.body.i.7:66 %add_ln840_78 = add i2 %zext_ln215_1, i2 %zext_ln1039_6

]]></Node>
<StgValue><ssdm name="add_ln840_78"/></StgValue>
</operation>

<operation id="787" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.body.i.7:67 %add_ln840_79 = add i2 %add_ln840_78, i2 %zext_ln1039_5

]]></Node>
<StgValue><ssdm name="add_ln840_79"/></StgValue>
</operation>

<operation id="788" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="3" op_0_bw="2">
<![CDATA[
for.body.i.7:68 %zext_ln840_5 = zext i2 %add_ln840_79

]]></Node>
<StgValue><ssdm name="zext_ln840_5"/></StgValue>
</operation>

<operation id="789" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.body.i.7:69 %add_ln840_80 = add i2 %zext_ln1039_7, i2 %zext_ln1039_8

]]></Node>
<StgValue><ssdm name="add_ln840_80"/></StgValue>
</operation>

<operation id="790" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="3" op_0_bw="2">
<![CDATA[
for.body.i.7:70 %zext_ln840_6 = zext i2 %add_ln840_80

]]></Node>
<StgValue><ssdm name="zext_ln840_6"/></StgValue>
</operation>

<operation id="791" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.body.i.7:71 %add_ln840_81 = add i2 %zext_ln1039_9, i2 %zext_ln840_4

]]></Node>
<StgValue><ssdm name="add_ln840_81"/></StgValue>
</operation>

<operation id="792" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="3" op_0_bw="2">
<![CDATA[
for.body.i.7:72 %zext_ln840_7 = zext i2 %add_ln840_81

]]></Node>
<StgValue><ssdm name="zext_ln840_7"/></StgValue>
</operation>

<operation id="793" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.body.i.7:73 %add_ln840_82 = add i3 %zext_ln840_7, i3 %zext_ln840_6

]]></Node>
<StgValue><ssdm name="add_ln840_82"/></StgValue>
</operation>

<operation id="794" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.body.i.7:74 %result_V_3 = add i3 %add_ln840_82, i3 %zext_ln840_5

]]></Node>
<StgValue><ssdm name="result_V_3"/></StgValue>
</operation>

<operation id="795" st_id="8" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="2">
<![CDATA[
for.body.i.7:75 %tmp_14 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 23, i16 328, i16 187, i16 628, i2 %trunc_ln218

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="796" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body.i.7:76 %icmp_ln1039_14 = icmp_slt  i16 %accu_V_18, i16 %tmp_14

]]></Node>
<StgValue><ssdm name="icmp_ln1039_14"/></StgValue>
</operation>

<operation id="797" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.i.7:77 %result_V_4 = xor i1 %icmp_ln1039_14, i1 1

]]></Node>
<StgValue><ssdm name="result_V_4"/></StgValue>
</operation>

<operation id="798" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="2" op_0_bw="1">
<![CDATA[
for.body.i.7:78 %zext_ln215_2 = zext i1 %result_V_4

]]></Node>
<StgValue><ssdm name="zext_ln215_2"/></StgValue>
</operation>

<operation id="799" st_id="8" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="2">
<![CDATA[
for.body.i.7:79 %tmp_15 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 255, i16 678, i16 490, i16 946, i2 %trunc_ln218

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="800" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body.i.7:80 %icmp_ln1039_15 = icmp_slt  i16 %accu_V_18, i16 %tmp_15

]]></Node>
<StgValue><ssdm name="icmp_ln1039_15"/></StgValue>
</operation>

<operation id="801" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.i.7:81 %xor_ln1039_14 = xor i1 %icmp_ln1039_15, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1039_14"/></StgValue>
</operation>

<operation id="802" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="2" op_0_bw="1">
<![CDATA[
for.body.i.7:82 %zext_ln1039_10 = zext i1 %xor_ln1039_14

]]></Node>
<StgValue><ssdm name="zext_ln1039_10"/></StgValue>
</operation>

<operation id="803" st_id="8" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="2">
<![CDATA[
for.body.i.7:83 %tmp_16 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 486, i16 1028, i16 793, i16 1264, i2 %trunc_ln218

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="804" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body.i.7:84 %icmp_ln1039_16 = icmp_slt  i16 %accu_V_18, i16 %tmp_16

]]></Node>
<StgValue><ssdm name="icmp_ln1039_16"/></StgValue>
</operation>

<operation id="805" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.i.7:85 %xor_ln1039_15 = xor i1 %icmp_ln1039_16, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1039_15"/></StgValue>
</operation>

<operation id="806" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="2" op_0_bw="1">
<![CDATA[
for.body.i.7:86 %zext_ln1039_11 = zext i1 %xor_ln1039_15

]]></Node>
<StgValue><ssdm name="zext_ln1039_11"/></StgValue>
</operation>

<operation id="807" st_id="8" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="2">
<![CDATA[
for.body.i.7:87 %tmp_17 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 718, i16 1378, i16 1096, i16 1581, i2 %trunc_ln218

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="808" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body.i.7:88 %icmp_ln1039_17 = icmp_slt  i16 %accu_V_18, i16 %tmp_17

]]></Node>
<StgValue><ssdm name="icmp_ln1039_17"/></StgValue>
</operation>

<operation id="809" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.i.7:89 %xor_ln1039_16 = xor i1 %icmp_ln1039_17, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1039_16"/></StgValue>
</operation>

<operation id="810" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="2" op_0_bw="1">
<![CDATA[
for.body.i.7:90 %zext_ln1039_12 = zext i1 %xor_ln1039_16

]]></Node>
<StgValue><ssdm name="zext_ln1039_12"/></StgValue>
</operation>

<operation id="811" st_id="8" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="2">
<![CDATA[
for.body.i.7:91 %tmp_18 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 950, i16 1728, i16 1399, i16 1899, i2 %trunc_ln218

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="812" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body.i.7:92 %icmp_ln1039_18 = icmp_slt  i16 %accu_V_18, i16 %tmp_18

]]></Node>
<StgValue><ssdm name="icmp_ln1039_18"/></StgValue>
</operation>

<operation id="813" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.i.7:93 %xor_ln1039_17 = xor i1 %icmp_ln1039_18, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1039_17"/></StgValue>
</operation>

<operation id="814" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="2" op_0_bw="1">
<![CDATA[
for.body.i.7:94 %zext_ln1039_13 = zext i1 %xor_ln1039_17

]]></Node>
<StgValue><ssdm name="zext_ln1039_13"/></StgValue>
</operation>

<operation id="815" st_id="8" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="2">
<![CDATA[
for.body.i.7:95 %tmp_19 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 1182, i16 2079, i16 1702, i16 2217, i2 %trunc_ln218

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="816" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body.i.7:96 %icmp_ln1039_19 = icmp_slt  i16 %accu_V_18, i16 %tmp_19

]]></Node>
<StgValue><ssdm name="icmp_ln1039_19"/></StgValue>
</operation>

<operation id="817" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.i.7:97 %xor_ln1039_18 = xor i1 %icmp_ln1039_19, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1039_18"/></StgValue>
</operation>

<operation id="818" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="2" op_0_bw="1">
<![CDATA[
for.body.i.7:98 %zext_ln1039_14 = zext i1 %xor_ln1039_18

]]></Node>
<StgValue><ssdm name="zext_ln1039_14"/></StgValue>
</operation>

<operation id="819" st_id="8" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="2">
<![CDATA[
for.body.i.7:99 %tmp_20 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 1414, i16 2429, i16 2005, i16 2535, i2 %trunc_ln218

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="820" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body.i.7:100 %icmp_ln1039_20 = icmp_slt  i16 %accu_V_18, i16 %tmp_20

]]></Node>
<StgValue><ssdm name="icmp_ln1039_20"/></StgValue>
</operation>

<operation id="821" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.i.7:101 %xor_ln1039_19 = xor i1 %icmp_ln1039_20, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1039_19"/></StgValue>
</operation>

<operation id="822" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="2" op_0_bw="1">
<![CDATA[
for.body.i.7:102 %zext_ln840_8 = zext i1 %xor_ln1039_19

]]></Node>
<StgValue><ssdm name="zext_ln840_8"/></StgValue>
</operation>

<operation id="823" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.body.i.7:103 %add_ln840_84 = add i2 %zext_ln215_2, i2 %zext_ln1039_11

]]></Node>
<StgValue><ssdm name="add_ln840_84"/></StgValue>
</operation>

<operation id="824" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.body.i.7:104 %add_ln840_85 = add i2 %add_ln840_84, i2 %zext_ln1039_10

]]></Node>
<StgValue><ssdm name="add_ln840_85"/></StgValue>
</operation>

<operation id="825" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="3" op_0_bw="2">
<![CDATA[
for.body.i.7:105 %zext_ln840_9 = zext i2 %add_ln840_85

]]></Node>
<StgValue><ssdm name="zext_ln840_9"/></StgValue>
</operation>

<operation id="826" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.body.i.7:106 %add_ln840_86 = add i2 %zext_ln1039_12, i2 %zext_ln1039_13

]]></Node>
<StgValue><ssdm name="add_ln840_86"/></StgValue>
</operation>

<operation id="827" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="3" op_0_bw="2">
<![CDATA[
for.body.i.7:107 %zext_ln840_10 = zext i2 %add_ln840_86

]]></Node>
<StgValue><ssdm name="zext_ln840_10"/></StgValue>
</operation>

<operation id="828" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.body.i.7:108 %add_ln840_87 = add i2 %zext_ln1039_14, i2 %zext_ln840_8

]]></Node>
<StgValue><ssdm name="add_ln840_87"/></StgValue>
</operation>

<operation id="829" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="3" op_0_bw="2">
<![CDATA[
for.body.i.7:109 %zext_ln840_11 = zext i2 %add_ln840_87

]]></Node>
<StgValue><ssdm name="zext_ln840_11"/></StgValue>
</operation>

<operation id="830" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.body.i.7:110 %add_ln840_88 = add i3 %zext_ln840_11, i3 %zext_ln840_10

]]></Node>
<StgValue><ssdm name="add_ln840_88"/></StgValue>
</operation>

<operation id="831" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.body.i.7:111 %result_V_5 = add i3 %add_ln840_88, i3 %zext_ln840_9

]]></Node>
<StgValue><ssdm name="result_V_5"/></StgValue>
</operation>

<operation id="832" st_id="8" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="2">
<![CDATA[
for.body.i.7:112 %tmp_21 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 289, i16 65016, i16 590, i16 523, i2 %trunc_ln218

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="833" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body.i.7:113 %icmp_ln1039_21 = icmp_slt  i16 %accu_V_19, i16 %tmp_21

]]></Node>
<StgValue><ssdm name="icmp_ln1039_21"/></StgValue>
</operation>

<operation id="834" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.i.7:114 %result_V_6 = xor i1 %icmp_ln1039_21, i1 1

]]></Node>
<StgValue><ssdm name="result_V_6"/></StgValue>
</operation>

<operation id="835" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="2" op_0_bw="1">
<![CDATA[
for.body.i.7:115 %zext_ln215_3 = zext i1 %result_V_6

]]></Node>
<StgValue><ssdm name="zext_ln215_3"/></StgValue>
</operation>

<operation id="836" st_id="8" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="2">
<![CDATA[
for.body.i.7:116 %tmp_22 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 423, i16 65364, i16 989, i16 971, i2 %trunc_ln218

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="837" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body.i.7:117 %icmp_ln1039_22 = icmp_slt  i16 %accu_V_19, i16 %tmp_22

]]></Node>
<StgValue><ssdm name="icmp_ln1039_22"/></StgValue>
</operation>

<operation id="838" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.i.7:118 %xor_ln1039_21 = xor i1 %icmp_ln1039_22, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1039_21"/></StgValue>
</operation>

<operation id="839" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="2" op_0_bw="1">
<![CDATA[
for.body.i.7:119 %zext_ln1039_15 = zext i1 %xor_ln1039_21

]]></Node>
<StgValue><ssdm name="zext_ln1039_15"/></StgValue>
</operation>

<operation id="840" st_id="8" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="2">
<![CDATA[
for.body.i.7:120 %tmp_23 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 557, i16 177, i16 1387, i16 1419, i2 %trunc_ln218

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="841" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body.i.7:121 %icmp_ln1039_23 = icmp_slt  i16 %accu_V_19, i16 %tmp_23

]]></Node>
<StgValue><ssdm name="icmp_ln1039_23"/></StgValue>
</operation>

<operation id="842" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.i.7:122 %xor_ln1039_22 = xor i1 %icmp_ln1039_23, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1039_22"/></StgValue>
</operation>

<operation id="843" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="2" op_0_bw="1">
<![CDATA[
for.body.i.7:123 %zext_ln1039_16 = zext i1 %xor_ln1039_22

]]></Node>
<StgValue><ssdm name="zext_ln1039_16"/></StgValue>
</operation>

<operation id="844" st_id="8" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="2">
<![CDATA[
for.body.i.7:124 %tmp_24 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 690, i16 526, i16 1786, i16 1867, i2 %trunc_ln218

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="845" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body.i.7:125 %icmp_ln1039_24 = icmp_slt  i16 %accu_V_19, i16 %tmp_24

]]></Node>
<StgValue><ssdm name="icmp_ln1039_24"/></StgValue>
</operation>

<operation id="846" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.i.7:126 %xor_ln1039_23 = xor i1 %icmp_ln1039_24, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1039_23"/></StgValue>
</operation>

<operation id="847" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="2" op_0_bw="1">
<![CDATA[
for.body.i.7:127 %zext_ln1039_17 = zext i1 %xor_ln1039_23

]]></Node>
<StgValue><ssdm name="zext_ln1039_17"/></StgValue>
</operation>

<operation id="848" st_id="8" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="2">
<![CDATA[
for.body.i.7:128 %tmp_25 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 824, i16 874, i16 2185, i16 2315, i2 %trunc_ln218

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="849" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body.i.7:129 %icmp_ln1039_25 = icmp_slt  i16 %accu_V_19, i16 %tmp_25

]]></Node>
<StgValue><ssdm name="icmp_ln1039_25"/></StgValue>
</operation>

<operation id="850" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.i.7:130 %xor_ln1039_24 = xor i1 %icmp_ln1039_25, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1039_24"/></StgValue>
</operation>

<operation id="851" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="2" op_0_bw="1">
<![CDATA[
for.body.i.7:131 %zext_ln1039_18 = zext i1 %xor_ln1039_24

]]></Node>
<StgValue><ssdm name="zext_ln1039_18"/></StgValue>
</operation>

<operation id="852" st_id="8" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="2">
<![CDATA[
for.body.i.7:132 %tmp_26 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 958, i16 1223, i16 2584, i16 2763, i2 %trunc_ln218

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="853" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body.i.7:133 %icmp_ln1039_26 = icmp_slt  i16 %accu_V_19, i16 %tmp_26

]]></Node>
<StgValue><ssdm name="icmp_ln1039_26"/></StgValue>
</operation>

<operation id="854" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.i.7:134 %xor_ln1039_25 = xor i1 %icmp_ln1039_26, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1039_25"/></StgValue>
</operation>

<operation id="855" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="2" op_0_bw="1">
<![CDATA[
for.body.i.7:135 %zext_ln1039_19 = zext i1 %xor_ln1039_25

]]></Node>
<StgValue><ssdm name="zext_ln1039_19"/></StgValue>
</operation>

<operation id="856" st_id="8" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="2">
<![CDATA[
for.body.i.7:136 %tmp_27 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 1091, i16 1571, i16 2983, i16 3211, i2 %trunc_ln218

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="857" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body.i.7:137 %icmp_ln1039_27 = icmp_slt  i16 %accu_V_19, i16 %tmp_27

]]></Node>
<StgValue><ssdm name="icmp_ln1039_27"/></StgValue>
</operation>

<operation id="858" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.i.7:138 %xor_ln1039_26 = xor i1 %icmp_ln1039_27, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1039_26"/></StgValue>
</operation>

<operation id="859" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="2" op_0_bw="1">
<![CDATA[
for.body.i.7:139 %zext_ln840_12 = zext i1 %xor_ln1039_26

]]></Node>
<StgValue><ssdm name="zext_ln840_12"/></StgValue>
</operation>

<operation id="860" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.body.i.7:140 %add_ln840_90 = add i2 %zext_ln215_3, i2 %zext_ln1039_16

]]></Node>
<StgValue><ssdm name="add_ln840_90"/></StgValue>
</operation>

<operation id="861" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.body.i.7:141 %add_ln840_91 = add i2 %add_ln840_90, i2 %zext_ln1039_15

]]></Node>
<StgValue><ssdm name="add_ln840_91"/></StgValue>
</operation>

<operation id="862" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="3" op_0_bw="2">
<![CDATA[
for.body.i.7:142 %zext_ln840_13 = zext i2 %add_ln840_91

]]></Node>
<StgValue><ssdm name="zext_ln840_13"/></StgValue>
</operation>

<operation id="863" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.body.i.7:143 %add_ln840_92 = add i2 %zext_ln1039_17, i2 %zext_ln1039_18

]]></Node>
<StgValue><ssdm name="add_ln840_92"/></StgValue>
</operation>

<operation id="864" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="3" op_0_bw="2">
<![CDATA[
for.body.i.7:144 %zext_ln840_14 = zext i2 %add_ln840_92

]]></Node>
<StgValue><ssdm name="zext_ln840_14"/></StgValue>
</operation>

<operation id="865" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.body.i.7:145 %add_ln840_93 = add i2 %zext_ln1039_19, i2 %zext_ln840_12

]]></Node>
<StgValue><ssdm name="add_ln840_93"/></StgValue>
</operation>

<operation id="866" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="3" op_0_bw="2">
<![CDATA[
for.body.i.7:146 %zext_ln840_15 = zext i2 %add_ln840_93

]]></Node>
<StgValue><ssdm name="zext_ln840_15"/></StgValue>
</operation>

<operation id="867" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.body.i.7:147 %add_ln840_94 = add i3 %zext_ln840_15, i3 %zext_ln840_14

]]></Node>
<StgValue><ssdm name="add_ln840_94"/></StgValue>
</operation>

<operation id="868" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.body.i.7:148 %result_V_7 = add i3 %add_ln840_94, i3 %zext_ln840_13

]]></Node>
<StgValue><ssdm name="result_V_7"/></StgValue>
</operation>

<operation id="869" st_id="8" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="2">
<![CDATA[
for.body.i.7:149 %tmp_28 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 340, i16 824, i16 291, i16 157, i2 %trunc_ln218

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="870" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body.i.7:150 %icmp_ln1039_28 = icmp_slt  i16 %accu_V_20, i16 %tmp_28

]]></Node>
<StgValue><ssdm name="icmp_ln1039_28"/></StgValue>
</operation>

<operation id="871" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.i.7:151 %result_V_8 = xor i1 %icmp_ln1039_28, i1 1

]]></Node>
<StgValue><ssdm name="result_V_8"/></StgValue>
</operation>

<operation id="872" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="2" op_0_bw="1">
<![CDATA[
for.body.i.7:152 %zext_ln215_4 = zext i1 %result_V_8

]]></Node>
<StgValue><ssdm name="zext_ln215_4"/></StgValue>
</operation>

<operation id="873" st_id="8" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="2">
<![CDATA[
for.body.i.7:153 %tmp_29 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 667, i16 979, i16 538, i16 295, i2 %trunc_ln218

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="874" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body.i.7:154 %icmp_ln1039_29 = icmp_slt  i16 %accu_V_20, i16 %tmp_29

]]></Node>
<StgValue><ssdm name="icmp_ln1039_29"/></StgValue>
</operation>

<operation id="875" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.i.7:155 %xor_ln1039_28 = xor i1 %icmp_ln1039_29, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1039_28"/></StgValue>
</operation>

<operation id="876" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="2" op_0_bw="1">
<![CDATA[
for.body.i.7:156 %zext_ln1039_20 = zext i1 %xor_ln1039_28

]]></Node>
<StgValue><ssdm name="zext_ln1039_20"/></StgValue>
</operation>

<operation id="877" st_id="8" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="2">
<![CDATA[
for.body.i.7:157 %tmp_30 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 995, i16 1133, i16 785, i16 434, i2 %trunc_ln218

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="878" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body.i.7:158 %icmp_ln1039_30 = icmp_slt  i16 %accu_V_20, i16 %tmp_30

]]></Node>
<StgValue><ssdm name="icmp_ln1039_30"/></StgValue>
</operation>

<operation id="879" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.i.7:159 %xor_ln1039_29 = xor i1 %icmp_ln1039_30, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1039_29"/></StgValue>
</operation>

<operation id="880" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="2" op_0_bw="1">
<![CDATA[
for.body.i.7:160 %zext_ln1039_21 = zext i1 %xor_ln1039_29

]]></Node>
<StgValue><ssdm name="zext_ln1039_21"/></StgValue>
</operation>

<operation id="881" st_id="8" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="2">
<![CDATA[
for.body.i.7:161 %tmp_31 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 1322, i16 1288, i16 1032, i16 573, i2 %trunc_ln218

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="882" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body.i.7:162 %icmp_ln1039_31 = icmp_slt  i16 %accu_V_20, i16 %tmp_31

]]></Node>
<StgValue><ssdm name="icmp_ln1039_31"/></StgValue>
</operation>

<operation id="883" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.i.7:163 %xor_ln1039_30 = xor i1 %icmp_ln1039_31, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1039_30"/></StgValue>
</operation>

<operation id="884" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="2" op_0_bw="1">
<![CDATA[
for.body.i.7:164 %zext_ln1039_22 = zext i1 %xor_ln1039_30

]]></Node>
<StgValue><ssdm name="zext_ln1039_22"/></StgValue>
</operation>

<operation id="885" st_id="8" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="2">
<![CDATA[
for.body.i.7:165 %tmp_32 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 1649, i16 1443, i16 1279, i16 712, i2 %trunc_ln218

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="886" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body.i.7:166 %icmp_ln1039_32 = icmp_slt  i16 %accu_V_20, i16 %tmp_32

]]></Node>
<StgValue><ssdm name="icmp_ln1039_32"/></StgValue>
</operation>

<operation id="887" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.i.7:167 %xor_ln1039_31 = xor i1 %icmp_ln1039_32, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1039_31"/></StgValue>
</operation>

<operation id="888" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="2" op_0_bw="1">
<![CDATA[
for.body.i.7:168 %zext_ln1039_23 = zext i1 %xor_ln1039_31

]]></Node>
<StgValue><ssdm name="zext_ln1039_23"/></StgValue>
</operation>

<operation id="889" st_id="8" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="2">
<![CDATA[
for.body.i.7:169 %tmp_33 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 1977, i16 1597, i16 1526, i16 851, i2 %trunc_ln218

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="890" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body.i.7:170 %icmp_ln1039_33 = icmp_slt  i16 %accu_V_20, i16 %tmp_33

]]></Node>
<StgValue><ssdm name="icmp_ln1039_33"/></StgValue>
</operation>

<operation id="891" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.i.7:171 %xor_ln1039_32 = xor i1 %icmp_ln1039_33, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1039_32"/></StgValue>
</operation>

<operation id="892" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="2" op_0_bw="1">
<![CDATA[
for.body.i.7:172 %zext_ln1039_24 = zext i1 %xor_ln1039_32

]]></Node>
<StgValue><ssdm name="zext_ln1039_24"/></StgValue>
</operation>

<operation id="893" st_id="8" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="2">
<![CDATA[
for.body.i.7:173 %tmp_34 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 2304, i16 1752, i16 1773, i16 990, i2 %trunc_ln218

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="894" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body.i.7:174 %icmp_ln1039_34 = icmp_slt  i16 %accu_V_20, i16 %tmp_34

]]></Node>
<StgValue><ssdm name="icmp_ln1039_34"/></StgValue>
</operation>

<operation id="895" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.i.7:175 %xor_ln1039_33 = xor i1 %icmp_ln1039_34, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1039_33"/></StgValue>
</operation>

<operation id="896" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="2" op_0_bw="1">
<![CDATA[
for.body.i.7:176 %zext_ln840_16 = zext i1 %xor_ln1039_33

]]></Node>
<StgValue><ssdm name="zext_ln840_16"/></StgValue>
</operation>

<operation id="897" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.body.i.7:177 %add_ln840_96 = add i2 %zext_ln215_4, i2 %zext_ln1039_21

]]></Node>
<StgValue><ssdm name="add_ln840_96"/></StgValue>
</operation>

<operation id="898" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.body.i.7:178 %add_ln840_97 = add i2 %add_ln840_96, i2 %zext_ln1039_20

]]></Node>
<StgValue><ssdm name="add_ln840_97"/></StgValue>
</operation>

<operation id="899" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="3" op_0_bw="2">
<![CDATA[
for.body.i.7:179 %zext_ln840_17 = zext i2 %add_ln840_97

]]></Node>
<StgValue><ssdm name="zext_ln840_17"/></StgValue>
</operation>

<operation id="900" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.body.i.7:180 %add_ln840_98 = add i2 %zext_ln1039_22, i2 %zext_ln1039_23

]]></Node>
<StgValue><ssdm name="add_ln840_98"/></StgValue>
</operation>

<operation id="901" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="3" op_0_bw="2">
<![CDATA[
for.body.i.7:181 %zext_ln840_18 = zext i2 %add_ln840_98

]]></Node>
<StgValue><ssdm name="zext_ln840_18"/></StgValue>
</operation>

<operation id="902" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.body.i.7:182 %add_ln840_99 = add i2 %zext_ln1039_24, i2 %zext_ln840_16

]]></Node>
<StgValue><ssdm name="add_ln840_99"/></StgValue>
</operation>

<operation id="903" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="3" op_0_bw="2">
<![CDATA[
for.body.i.7:183 %zext_ln840_19 = zext i2 %add_ln840_99

]]></Node>
<StgValue><ssdm name="zext_ln840_19"/></StgValue>
</operation>

<operation id="904" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.body.i.7:184 %add_ln840_100 = add i3 %zext_ln840_19, i3 %zext_ln840_18

]]></Node>
<StgValue><ssdm name="add_ln840_100"/></StgValue>
</operation>

<operation id="905" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.body.i.7:185 %result_V_9 = add i3 %add_ln840_100, i3 %zext_ln840_17

]]></Node>
<StgValue><ssdm name="result_V_9"/></StgValue>
</operation>

<operation id="906" st_id="8" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="2">
<![CDATA[
for.body.i.7:186 %tmp_35 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 65484, i16 104, i16 65031, i16 388, i2 %trunc_ln218

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="907" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body.i.7:187 %icmp_ln1039_35 = icmp_slt  i16 %accu_V_21, i16 %tmp_35

]]></Node>
<StgValue><ssdm name="icmp_ln1039_35"/></StgValue>
</operation>

<operation id="908" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.i.7:188 %result_V_10 = xor i1 %icmp_ln1039_35, i1 1

]]></Node>
<StgValue><ssdm name="result_V_10"/></StgValue>
</operation>

<operation id="909" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="2" op_0_bw="1">
<![CDATA[
for.body.i.7:189 %zext_ln215_5 = zext i1 %result_V_10

]]></Node>
<StgValue><ssdm name="zext_ln215_5"/></StgValue>
</operation>

<operation id="910" st_id="8" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="2">
<![CDATA[
for.body.i.7:190 %tmp_36 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 265, i16 433, i16 65380, i16 631, i2 %trunc_ln218

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="911" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body.i.7:191 %icmp_ln1039_36 = icmp_slt  i16 %accu_V_21, i16 %tmp_36

]]></Node>
<StgValue><ssdm name="icmp_ln1039_36"/></StgValue>
</operation>

<operation id="912" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.i.7:192 %xor_ln1039_35 = xor i1 %icmp_ln1039_36, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1039_35"/></StgValue>
</operation>

<operation id="913" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="2" op_0_bw="1">
<![CDATA[
for.body.i.7:193 %zext_ln1039_25 = zext i1 %xor_ln1039_35

]]></Node>
<StgValue><ssdm name="zext_ln1039_25"/></StgValue>
</operation>

<operation id="914" st_id="8" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="2">
<![CDATA[
for.body.i.7:194 %tmp_37 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 582, i16 761, i16 194, i16 875, i2 %trunc_ln218

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="915" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body.i.7:195 %icmp_ln1039_37 = icmp_slt  i16 %accu_V_21, i16 %tmp_37

]]></Node>
<StgValue><ssdm name="icmp_ln1039_37"/></StgValue>
</operation>

<operation id="916" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.i.7:196 %xor_ln1039_36 = xor i1 %icmp_ln1039_37, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1039_36"/></StgValue>
</operation>

<operation id="917" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="2" op_0_bw="1">
<![CDATA[
for.body.i.7:197 %zext_ln1039_26 = zext i1 %xor_ln1039_36

]]></Node>
<StgValue><ssdm name="zext_ln1039_26"/></StgValue>
</operation>

<operation id="918" st_id="8" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="2">
<![CDATA[
for.body.i.7:198 %tmp_38 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 898, i16 1090, i16 543, i16 1119, i2 %trunc_ln218

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="919" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body.i.7:199 %icmp_ln1039_38 = icmp_slt  i16 %accu_V_21, i16 %tmp_38

]]></Node>
<StgValue><ssdm name="icmp_ln1039_38"/></StgValue>
</operation>

<operation id="920" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.i.7:200 %xor_ln1039_37 = xor i1 %icmp_ln1039_38, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1039_37"/></StgValue>
</operation>

<operation id="921" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="2" op_0_bw="1">
<![CDATA[
for.body.i.7:201 %zext_ln1039_27 = zext i1 %xor_ln1039_37

]]></Node>
<StgValue><ssdm name="zext_ln1039_27"/></StgValue>
</operation>

<operation id="922" st_id="8" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="2">
<![CDATA[
for.body.i.7:202 %tmp_39 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 1215, i16 1418, i16 893, i16 1362, i2 %trunc_ln218

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="923" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body.i.7:203 %icmp_ln1039_39 = icmp_slt  i16 %accu_V_21, i16 %tmp_39

]]></Node>
<StgValue><ssdm name="icmp_ln1039_39"/></StgValue>
</operation>

<operation id="924" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.i.7:204 %xor_ln1039_38 = xor i1 %icmp_ln1039_39, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1039_38"/></StgValue>
</operation>

<operation id="925" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="2" op_0_bw="1">
<![CDATA[
for.body.i.7:205 %zext_ln1039_28 = zext i1 %xor_ln1039_38

]]></Node>
<StgValue><ssdm name="zext_ln1039_28"/></StgValue>
</operation>

<operation id="926" st_id="8" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="2">
<![CDATA[
for.body.i.7:206 %tmp_40 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 1532, i16 1746, i16 1243, i16 1606, i2 %trunc_ln218

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="927" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body.i.7:207 %icmp_ln1039_40 = icmp_slt  i16 %accu_V_21, i16 %tmp_40

]]></Node>
<StgValue><ssdm name="icmp_ln1039_40"/></StgValue>
</operation>

<operation id="928" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.i.7:208 %xor_ln1039_39 = xor i1 %icmp_ln1039_40, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1039_39"/></StgValue>
</operation>

<operation id="929" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="2" op_0_bw="1">
<![CDATA[
for.body.i.7:209 %zext_ln1039_29 = zext i1 %xor_ln1039_39

]]></Node>
<StgValue><ssdm name="zext_ln1039_29"/></StgValue>
</operation>

<operation id="930" st_id="8" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="2">
<![CDATA[
for.body.i.7:210 %tmp_41 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 1849, i16 2075, i16 1592, i16 1850, i2 %trunc_ln218

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="931" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body.i.7:211 %icmp_ln1039_41 = icmp_slt  i16 %accu_V_21, i16 %tmp_41

]]></Node>
<StgValue><ssdm name="icmp_ln1039_41"/></StgValue>
</operation>

<operation id="932" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.i.7:212 %xor_ln1039_40 = xor i1 %icmp_ln1039_41, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1039_40"/></StgValue>
</operation>

<operation id="933" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="2" op_0_bw="1">
<![CDATA[
for.body.i.7:213 %zext_ln840_20 = zext i1 %xor_ln1039_40

]]></Node>
<StgValue><ssdm name="zext_ln840_20"/></StgValue>
</operation>

<operation id="934" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.body.i.7:214 %add_ln840_102 = add i2 %zext_ln215_5, i2 %zext_ln1039_26

]]></Node>
<StgValue><ssdm name="add_ln840_102"/></StgValue>
</operation>

<operation id="935" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.body.i.7:215 %add_ln840_103 = add i2 %add_ln840_102, i2 %zext_ln1039_25

]]></Node>
<StgValue><ssdm name="add_ln840_103"/></StgValue>
</operation>

<operation id="936" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="3" op_0_bw="2">
<![CDATA[
for.body.i.7:216 %zext_ln840_21 = zext i2 %add_ln840_103

]]></Node>
<StgValue><ssdm name="zext_ln840_21"/></StgValue>
</operation>

<operation id="937" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.body.i.7:217 %add_ln840_104 = add i2 %zext_ln1039_27, i2 %zext_ln1039_28

]]></Node>
<StgValue><ssdm name="add_ln840_104"/></StgValue>
</operation>

<operation id="938" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="3" op_0_bw="2">
<![CDATA[
for.body.i.7:218 %zext_ln840_22 = zext i2 %add_ln840_104

]]></Node>
<StgValue><ssdm name="zext_ln840_22"/></StgValue>
</operation>

<operation id="939" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.body.i.7:219 %add_ln840_105 = add i2 %zext_ln1039_29, i2 %zext_ln840_20

]]></Node>
<StgValue><ssdm name="add_ln840_105"/></StgValue>
</operation>

<operation id="940" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="3" op_0_bw="2">
<![CDATA[
for.body.i.7:220 %zext_ln840_23 = zext i2 %add_ln840_105

]]></Node>
<StgValue><ssdm name="zext_ln840_23"/></StgValue>
</operation>

<operation id="941" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.body.i.7:221 %add_ln840_106 = add i3 %zext_ln840_23, i3 %zext_ln840_22

]]></Node>
<StgValue><ssdm name="add_ln840_106"/></StgValue>
</operation>

<operation id="942" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.body.i.7:222 %result_V_11 = add i3 %add_ln840_106, i3 %zext_ln840_21

]]></Node>
<StgValue><ssdm name="result_V_11"/></StgValue>
</operation>

<operation id="943" st_id="8" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="2">
<![CDATA[
for.body.i.7:223 %tmp_42 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 362, i16 65026, i16 413, i16 96, i2 %trunc_ln218

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="944" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body.i.7:224 %icmp_ln1039_42 = icmp_slt  i16 %accu_V_22, i16 %tmp_42

]]></Node>
<StgValue><ssdm name="icmp_ln1039_42"/></StgValue>
</operation>

<operation id="945" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.i.7:225 %result_V_12 = xor i1 %icmp_ln1039_42, i1 1

]]></Node>
<StgValue><ssdm name="result_V_12"/></StgValue>
</operation>

<operation id="946" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="2" op_0_bw="1">
<![CDATA[
for.body.i.7:226 %zext_ln215_6 = zext i1 %result_V_12

]]></Node>
<StgValue><ssdm name="zext_ln215_6"/></StgValue>
</operation>

<operation id="947" st_id="8" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="2">
<![CDATA[
for.body.i.7:227 %tmp_43 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 580, i16 65456, i16 783, i16 426, i2 %trunc_ln218

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="948" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body.i.7:228 %icmp_ln1039_43 = icmp_slt  i16 %accu_V_22, i16 %tmp_43

]]></Node>
<StgValue><ssdm name="icmp_ln1039_43"/></StgValue>
</operation>

<operation id="949" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.i.7:229 %xor_ln1039_42 = xor i1 %icmp_ln1039_43, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1039_42"/></StgValue>
</operation>

<operation id="950" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="2" op_0_bw="1">
<![CDATA[
for.body.i.7:230 %zext_ln1039_30 = zext i1 %xor_ln1039_42

]]></Node>
<StgValue><ssdm name="zext_ln1039_30"/></StgValue>
</operation>

<operation id="951" st_id="8" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="2">
<![CDATA[
for.body.i.7:231 %tmp_44 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 799, i16 349, i16 1153, i16 756, i2 %trunc_ln218

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="952" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body.i.7:232 %icmp_ln1039_44 = icmp_slt  i16 %accu_V_22, i16 %tmp_44

]]></Node>
<StgValue><ssdm name="icmp_ln1039_44"/></StgValue>
</operation>

<operation id="953" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.i.7:233 %xor_ln1039_43 = xor i1 %icmp_ln1039_44, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1039_43"/></StgValue>
</operation>

<operation id="954" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="2" op_0_bw="1">
<![CDATA[
for.body.i.7:234 %zext_ln1039_31 = zext i1 %xor_ln1039_43

]]></Node>
<StgValue><ssdm name="zext_ln1039_31"/></StgValue>
</operation>

<operation id="955" st_id="8" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="2">
<![CDATA[
for.body.i.7:235 %tmp_45 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 1017, i16 779, i16 1523, i16 1086, i2 %trunc_ln218

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="956" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body.i.7:236 %icmp_ln1039_45 = icmp_slt  i16 %accu_V_22, i16 %tmp_45

]]></Node>
<StgValue><ssdm name="icmp_ln1039_45"/></StgValue>
</operation>

<operation id="957" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.i.7:237 %xor_ln1039_44 = xor i1 %icmp_ln1039_45, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1039_44"/></StgValue>
</operation>

<operation id="958" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="2" op_0_bw="1">
<![CDATA[
for.body.i.7:238 %zext_ln1039_32 = zext i1 %xor_ln1039_44

]]></Node>
<StgValue><ssdm name="zext_ln1039_32"/></StgValue>
</operation>

<operation id="959" st_id="8" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="2">
<![CDATA[
for.body.i.7:239 %tmp_46 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 1235, i16 1208, i16 1893, i16 1416, i2 %trunc_ln218

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="960" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body.i.7:240 %icmp_ln1039_46 = icmp_slt  i16 %accu_V_22, i16 %tmp_46

]]></Node>
<StgValue><ssdm name="icmp_ln1039_46"/></StgValue>
</operation>

<operation id="961" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.i.7:241 %xor_ln1039_45 = xor i1 %icmp_ln1039_46, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1039_45"/></StgValue>
</operation>

<operation id="962" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="2" op_0_bw="1">
<![CDATA[
for.body.i.7:242 %zext_ln1039_33 = zext i1 %xor_ln1039_45

]]></Node>
<StgValue><ssdm name="zext_ln1039_33"/></StgValue>
</operation>

<operation id="963" st_id="8" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="2">
<![CDATA[
for.body.i.7:243 %tmp_47 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 1454, i16 1638, i16 2263, i16 1746, i2 %trunc_ln218

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="964" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body.i.7:244 %icmp_ln1039_47 = icmp_slt  i16 %accu_V_22, i16 %tmp_47

]]></Node>
<StgValue><ssdm name="icmp_ln1039_47"/></StgValue>
</operation>

<operation id="965" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.i.7:245 %xor_ln1039_46 = xor i1 %icmp_ln1039_47, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1039_46"/></StgValue>
</operation>

<operation id="966" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="2" op_0_bw="1">
<![CDATA[
for.body.i.7:246 %zext_ln1039_34 = zext i1 %xor_ln1039_46

]]></Node>
<StgValue><ssdm name="zext_ln1039_34"/></StgValue>
</operation>

<operation id="967" st_id="8" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="2">
<![CDATA[
for.body.i.7:247 %tmp_48 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 1672, i16 2067, i16 2633, i16 2077, i2 %trunc_ln218

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="968" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body.i.7:248 %icmp_ln1039_48 = icmp_slt  i16 %accu_V_22, i16 %tmp_48

]]></Node>
<StgValue><ssdm name="icmp_ln1039_48"/></StgValue>
</operation>

<operation id="969" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.i.7:249 %xor_ln1039_47 = xor i1 %icmp_ln1039_48, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1039_47"/></StgValue>
</operation>

<operation id="970" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="2" op_0_bw="1">
<![CDATA[
for.body.i.7:250 %zext_ln840_24 = zext i1 %xor_ln1039_47

]]></Node>
<StgValue><ssdm name="zext_ln840_24"/></StgValue>
</operation>

<operation id="971" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.body.i.7:251 %add_ln840_108 = add i2 %zext_ln215_6, i2 %zext_ln1039_31

]]></Node>
<StgValue><ssdm name="add_ln840_108"/></StgValue>
</operation>

<operation id="972" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.body.i.7:252 %add_ln840_109 = add i2 %add_ln840_108, i2 %zext_ln1039_30

]]></Node>
<StgValue><ssdm name="add_ln840_109"/></StgValue>
</operation>

<operation id="973" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="3" op_0_bw="2">
<![CDATA[
for.body.i.7:253 %zext_ln840_25 = zext i2 %add_ln840_109

]]></Node>
<StgValue><ssdm name="zext_ln840_25"/></StgValue>
</operation>

<operation id="974" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.body.i.7:254 %add_ln840_110 = add i2 %zext_ln1039_32, i2 %zext_ln1039_33

]]></Node>
<StgValue><ssdm name="add_ln840_110"/></StgValue>
</operation>

<operation id="975" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="3" op_0_bw="2">
<![CDATA[
for.body.i.7:255 %zext_ln840_26 = zext i2 %add_ln840_110

]]></Node>
<StgValue><ssdm name="zext_ln840_26"/></StgValue>
</operation>

<operation id="976" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.body.i.7:256 %add_ln840_111 = add i2 %zext_ln1039_34, i2 %zext_ln840_24

]]></Node>
<StgValue><ssdm name="add_ln840_111"/></StgValue>
</operation>

<operation id="977" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="3" op_0_bw="2">
<![CDATA[
for.body.i.7:257 %zext_ln840_27 = zext i2 %add_ln840_111

]]></Node>
<StgValue><ssdm name="zext_ln840_27"/></StgValue>
</operation>

<operation id="978" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.body.i.7:258 %add_ln840_112 = add i3 %zext_ln840_27, i3 %zext_ln840_26

]]></Node>
<StgValue><ssdm name="add_ln840_112"/></StgValue>
</operation>

<operation id="979" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.body.i.7:259 %result_V_13 = add i3 %add_ln840_112, i3 %zext_ln840_25

]]></Node>
<StgValue><ssdm name="result_V_13"/></StgValue>
</operation>

<operation id="980" st_id="8" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="2">
<![CDATA[
for.body.i.7:260 %tmp_49 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 64476, i16 64842, i16 65089, i16 64552, i2 %trunc_ln218

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="981" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="838" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body.i.7:261 %icmp_ln1039_49 = icmp_slt  i16 %accu_V_23, i16 %tmp_49

]]></Node>
<StgValue><ssdm name="icmp_ln1039_49"/></StgValue>
</operation>

<operation id="982" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.i.7:262 %result_V_14 = xor i1 %icmp_ln1039_49, i1 1

]]></Node>
<StgValue><ssdm name="result_V_14"/></StgValue>
</operation>

<operation id="983" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="2" op_0_bw="1">
<![CDATA[
for.body.i.7:263 %zext_ln215_7 = zext i1 %result_V_14

]]></Node>
<StgValue><ssdm name="zext_ln215_7"/></StgValue>
</operation>

<operation id="984" st_id="8" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="2">
<![CDATA[
for.body.i.7:264 %tmp_50 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 64891, i16 65224, i16 65482, i16 64993, i2 %trunc_ln218

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="985" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body.i.7:265 %icmp_ln1039_50 = icmp_slt  i16 %accu_V_23, i16 %tmp_50

]]></Node>
<StgValue><ssdm name="icmp_ln1039_50"/></StgValue>
</operation>

<operation id="986" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.i.7:266 %xor_ln1039_49 = xor i1 %icmp_ln1039_50, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1039_49"/></StgValue>
</operation>

<operation id="987" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="2" op_0_bw="1">
<![CDATA[
for.body.i.7:267 %zext_ln1039_35 = zext i1 %xor_ln1039_49

]]></Node>
<StgValue><ssdm name="zext_ln1039_35"/></StgValue>
</operation>

<operation id="988" st_id="8" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="2">
<![CDATA[
for.body.i.7:268 %tmp_51 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 65306, i16 70, i16 340, i16 65433, i2 %trunc_ln218

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="989" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body.i.7:269 %icmp_ln1039_51 = icmp_slt  i16 %accu_V_23, i16 %tmp_51

]]></Node>
<StgValue><ssdm name="icmp_ln1039_51"/></StgValue>
</operation>

<operation id="990" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.i.7:270 %xor_ln1039_50 = xor i1 %icmp_ln1039_51, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1039_50"/></StgValue>
</operation>

<operation id="991" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="2" op_0_bw="1">
<![CDATA[
for.body.i.7:271 %zext_ln1039_36 = zext i1 %xor_ln1039_50

]]></Node>
<StgValue><ssdm name="zext_ln1039_36"/></StgValue>
</operation>

<operation id="992" st_id="8" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="2">
<![CDATA[
for.body.i.7:272 %tmp_52 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 185, i16 452, i16 733, i16 338, i2 %trunc_ln218

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="993" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body.i.7:273 %icmp_ln1039_52 = icmp_slt  i16 %accu_V_23, i16 %tmp_52

]]></Node>
<StgValue><ssdm name="icmp_ln1039_52"/></StgValue>
</operation>

<operation id="994" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.i.7:274 %xor_ln1039_51 = xor i1 %icmp_ln1039_52, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1039_51"/></StgValue>
</operation>

<operation id="995" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="2" op_0_bw="1">
<![CDATA[
for.body.i.7:275 %zext_ln1039_37 = zext i1 %xor_ln1039_51

]]></Node>
<StgValue><ssdm name="zext_ln1039_37"/></StgValue>
</operation>

<operation id="996" st_id="8" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="2">
<![CDATA[
for.body.i.7:276 %tmp_53 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 601, i16 834, i16 1126, i16 778, i2 %trunc_ln218

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="997" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body.i.7:277 %icmp_ln1039_53 = icmp_slt  i16 %accu_V_23, i16 %tmp_53

]]></Node>
<StgValue><ssdm name="icmp_ln1039_53"/></StgValue>
</operation>

<operation id="998" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.i.7:278 %xor_ln1039_52 = xor i1 %icmp_ln1039_53, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1039_52"/></StgValue>
</operation>

<operation id="999" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="2" op_0_bw="1">
<![CDATA[
for.body.i.7:279 %zext_ln1039_38 = zext i1 %xor_ln1039_52

]]></Node>
<StgValue><ssdm name="zext_ln1039_38"/></StgValue>
</operation>

<operation id="1000" st_id="8" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="2">
<![CDATA[
for.body.i.7:280 %tmp_54 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 1016, i16 1216, i16 1519, i16 1219, i2 %trunc_ln218

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="1001" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body.i.7:281 %icmp_ln1039_54 = icmp_slt  i16 %accu_V_23, i16 %tmp_54

]]></Node>
<StgValue><ssdm name="icmp_ln1039_54"/></StgValue>
</operation>

<operation id="1002" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.i.7:282 %xor_ln1039_53 = xor i1 %icmp_ln1039_54, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1039_53"/></StgValue>
</operation>

<operation id="1003" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="2" op_0_bw="1">
<![CDATA[
for.body.i.7:283 %zext_ln1039_39 = zext i1 %xor_ln1039_53

]]></Node>
<StgValue><ssdm name="zext_ln1039_39"/></StgValue>
</operation>

<operation id="1004" st_id="8" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="2">
<![CDATA[
for.body.i.7:284 %tmp_55 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 1431, i16 1597, i16 1913, i16 1660, i2 %trunc_ln218

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="1005" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body.i.7:285 %icmp_ln1039_55 = icmp_slt  i16 %accu_V_23, i16 %tmp_55

]]></Node>
<StgValue><ssdm name="icmp_ln1039_55"/></StgValue>
</operation>

<operation id="1006" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.i.7:286 %xor_ln1039_54 = xor i1 %icmp_ln1039_55, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1039_54"/></StgValue>
</operation>

<operation id="1007" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="2" op_0_bw="1">
<![CDATA[
for.body.i.7:287 %zext_ln840_28 = zext i1 %xor_ln1039_54

]]></Node>
<StgValue><ssdm name="zext_ln840_28"/></StgValue>
</operation>

<operation id="1008" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.body.i.7:288 %add_ln840_114 = add i2 %zext_ln215_7, i2 %zext_ln1039_36

]]></Node>
<StgValue><ssdm name="add_ln840_114"/></StgValue>
</operation>

<operation id="1009" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.body.i.7:289 %add_ln840_115 = add i2 %add_ln840_114, i2 %zext_ln1039_35

]]></Node>
<StgValue><ssdm name="add_ln840_115"/></StgValue>
</operation>

<operation id="1010" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="3" op_0_bw="2">
<![CDATA[
for.body.i.7:290 %zext_ln840_29 = zext i2 %add_ln840_115

]]></Node>
<StgValue><ssdm name="zext_ln840_29"/></StgValue>
</operation>

<operation id="1011" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.body.i.7:291 %add_ln840_116 = add i2 %zext_ln1039_37, i2 %zext_ln1039_38

]]></Node>
<StgValue><ssdm name="add_ln840_116"/></StgValue>
</operation>

<operation id="1012" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="3" op_0_bw="2">
<![CDATA[
for.body.i.7:292 %zext_ln840_30 = zext i2 %add_ln840_116

]]></Node>
<StgValue><ssdm name="zext_ln840_30"/></StgValue>
</operation>

<operation id="1013" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.body.i.7:293 %add_ln840_117 = add i2 %zext_ln1039_39, i2 %zext_ln840_28

]]></Node>
<StgValue><ssdm name="add_ln840_117"/></StgValue>
</operation>

<operation id="1014" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="3" op_0_bw="2">
<![CDATA[
for.body.i.7:294 %zext_ln840_31 = zext i2 %add_ln840_117

]]></Node>
<StgValue><ssdm name="zext_ln840_31"/></StgValue>
</operation>

<operation id="1015" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.body.i.7:295 %add_ln840_118 = add i3 %zext_ln840_31, i3 %zext_ln840_30

]]></Node>
<StgValue><ssdm name="add_ln840_118"/></StgValue>
</operation>

<operation id="1016" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.body.i.7:296 %result_V_15 = add i3 %add_ln840_118, i3 %zext_ln840_29

]]></Node>
<StgValue><ssdm name="result_V_15"/></StgValue>
</operation>

<operation id="1017" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="24" op_0_bw="24" op_1_bw="3" op_2_bw="3" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="3" op_7_bw="3" op_8_bw="3">
<![CDATA[
for.body.i.7:297 %p_Result_s = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i3.i3.i3.i3.i3.i3.i3.i3, i3 %result_V_15, i3 %result_V_13, i3 %result_V_11, i3 %result_V_9, i3 %result_V_7, i3 %result_V_5, i3 %result_V_3, i3 %result_V_1

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="1018" st_id="8" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.body.i.7:298 %write_ln298 = write void @_ssdm_op_Write.axis.volatile.i24P128A, i24 %out_V, i24 %p_Result_s

]]></Node>
<StgValue><ssdm name="write_ln298"/></StgValue>
</operation>

<operation id="1019" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="0" op_0_bw="0">
<![CDATA[
for.body.i.7:304 %br_ln306 = br void %for.inc90

]]></Node>
<StgValue><ssdm name="br_ln306"/></StgValue>
</operation>

<operation id="1020" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="0">
<![CDATA[
for.end92:0 %ret_ln308 = ret

]]></Node>
<StgValue><ssdm name="ret_ln308"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
