name: fpga_loopback_raw
backend: hw
test:
  type: link_up
  iface: "ens6"
  l3: raw
  verify_loopback: true
  loopback_mode: peer
  count: 10
  timeout: 2
  marker: "CDCREW"
  src_mac: "98:b7:85:22:29:1d"
  # FPGA MAC
  # dst_mac: "00:0a:35:24:11:85"
  # dst_mac: "02:ca:fe:00:00:01"
  dst_mac: "01:02:03:04:05:06"
payload: "fpga-loopback-test"
