Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
<<<<<<< Updated upstream
| Date         : Thu Oct 20 04:26:34 2022
| Host         : shay running 64-bit major release  (build 9200)
=======
| Date         : Thu Oct 20 18:29:05 2022
| Host         : DESKTOP-D78LMBQ running 64-bit major release  (build 9200)
>>>>>>> Stashed changes
| Command      : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Student
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 4 register/latch pins with no clock driven by root clock pin: unitA/delay_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: unitB/delay_reg/Q (HIGH)

<<<<<<< Updated upstream
 There are 178 register/latch pins with no clock driven by root clock pin: unit_20khz/CLOCK_flex_reg/Q (HIGH)
=======
 There are 463 register/latch pins with no clock driven by root clock pin: unit_20khz/CLOCK_flex_reg/Q (HIGH)
>>>>>>> Stashed changes

 There are 156 register/latch pins with no clock driven by root clock pin: unit_6p25m/CLOCK_flex_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: unit_audio/sclk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
<<<<<<< Updated upstream
 There are 685 pins that are not constrained for maximum delay. (HIGH)
=======
 There are 1254 pins that are not constrained for maximum delay. (HIGH)
>>>>>>> Stashed changes

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
<<<<<<< Updated upstream
      4.987        0.000                      0                  351        0.101        0.000                      0                  351        4.500        0.000                       0                   148  
=======
      4.906        0.000                      0                  351        0.104        0.000                      0                  351        4.500        0.000                       0                   148  
>>>>>>> Stashed changes


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
<<<<<<< Updated upstream
sys_clk_pin         4.987        0.000                      0                  351        0.101        0.000                      0                  351        4.500        0.000                       0                   148  
=======
sys_clk_pin         4.906        0.000                      0                  351        0.104        0.000                      0                  351        4.500        0.000                       0                   148  
>>>>>>> Stashed changes


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

<<<<<<< Updated upstream
Setup :            0  Failing Endpoints,  Worst Slack        4.987ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.101ns,  Total Violation        0.000ns
=======
Setup :            0  Failing Endpoints,  Worst Slack        4.906ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
>>>>>>> Stashed changes
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
<<<<<<< Updated upstream
Slack (MET) :             4.987ns  (required time - arrival time)
  Source:                 unitB/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unitB/count_reg[0]/R
=======
Slack (MET) :             4.906ns  (required time - arrival time)
  Source:                 unitB/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unitB/count_reg[28]/R
>>>>>>> Stashed changes
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
<<<<<<< Updated upstream
  Data Path Delay:        4.522ns  (logic 1.671ns (36.952%)  route 2.851ns (63.048%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
=======
  Data Path Delay:        4.500ns  (logic 1.769ns (39.310%)  route 2.731ns (60.690%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
>>>>>>> Stashed changes
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000     0.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    baysis_clock_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.521 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.565     5.086    unitB/baysis_clock_IBUF_BUFG
<<<<<<< Updated upstream
    SLICE_X32Y43         FDRE                                         r  unitB/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  unitB/count_reg[15]/Q
                         net (fo=2, routed)           1.077     6.619    unitB/count_reg[15]
    SLICE_X33Y43         LUT3 (Prop_lut3_I0_O)        0.124     6.743 r  unitB/delay2_carry__0_i_3__0/O
                         net (fo=1, routed)           0.000     6.743    unitB/delay2_carry__0_i_3__0_n_0
    SLICE_X33Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.293 r  unitB/delay2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.293    unitB/delay2_carry__0_n_0
    SLICE_X33Y44         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.521 r  unitB/delay2_carry__1/CO[2]
                         net (fo=2, routed)           0.420     7.941    unitB/delay2_carry__1_n_1
    SLICE_X33Y45         LUT2 (Prop_lut2_I1_O)        0.313     8.254 r  unitB/count[0]_i_1__0/O
                         net (fo=32, routed)          1.355     9.608    unitB/count
    SLICE_X32Y40         FDRE                                         r  unitB/count_reg[0]/R
=======
    SLICE_X31Y44         FDRE                                         r  unitB/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  unitB/count_reg[3]/Q
                         net (fo=2, routed)           0.826     6.368    unitB/count_reg[3]
    SLICE_X30Y46         LUT3 (Prop_lut3_I0_O)        0.124     6.492 r  unitB/count[0]_i_16__0/O
                         net (fo=1, routed)           0.000     6.492    unitB/count[0]_i_16__0_n_0
    SLICE_X30Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.025 r  unitB/count_reg[0]_i_9__0/CO[3]
                         net (fo=1, routed)           0.000     7.025    unitB/count_reg[0]_i_9__0_n_0
    SLICE_X30Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.142 r  unitB/count_reg[0]_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     7.142    unitB/count_reg[0]_i_5__0_n_0
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.371 r  unitB/count_reg[0]_i_3__0/CO[2]
                         net (fo=2, routed)           0.954     8.324    unitB/count_reg[0]_i_3__0_n_1
    SLICE_X32Y46         LUT2 (Prop_lut2_I1_O)        0.310     8.634 r  unitB/count[0]_i_1__0/O
                         net (fo=32, routed)          0.952     9.586    unitB/count
    SLICE_X31Y51         FDRE                                         r  unitB/count_reg[28]/R
>>>>>>> Stashed changes
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000    10.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    baysis_clock_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.341 r  baysis_clock_IBUF_BUFG_inst/O
<<<<<<< Updated upstream
                         net (fo=147, routed)         1.443    14.784    unitB/baysis_clock_IBUF_BUFG
    SLICE_X32Y40         FDRE                                         r  unitB/count_reg[0]/C
                         clock pessimism              0.275    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X32Y40         FDRE (Setup_fdre_C_R)       -0.429    14.595    unitB/count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.595    
                         arrival time                          -9.608    
  -------------------------------------------------------------------
                         slack                                  4.987    

Slack (MET) :             4.987ns  (required time - arrival time)
  Source:                 unitB/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unitB/count_reg[1]/R
=======
                         net (fo=147, routed)         1.436    14.777    unitB/baysis_clock_IBUF_BUFG
    SLICE_X31Y51         FDRE                                         r  unitB/count_reg[28]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X31Y51         FDRE (Setup_fdre_C_R)       -0.429    14.492    unitB/count_reg[28]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                          -9.586    
  -------------------------------------------------------------------
                         slack                                  4.906    

Slack (MET) :             4.906ns  (required time - arrival time)
  Source:                 unitB/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unitB/count_reg[29]/R
>>>>>>> Stashed changes
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
<<<<<<< Updated upstream
  Data Path Delay:        4.522ns  (logic 1.671ns (36.952%)  route 2.851ns (63.048%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
=======
  Data Path Delay:        4.500ns  (logic 1.769ns (39.310%)  route 2.731ns (60.690%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
>>>>>>> Stashed changes
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000     0.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    baysis_clock_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.521 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.565     5.086    unitB/baysis_clock_IBUF_BUFG
<<<<<<< Updated upstream
    SLICE_X32Y43         FDRE                                         r  unitB/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  unitB/count_reg[15]/Q
                         net (fo=2, routed)           1.077     6.619    unitB/count_reg[15]
    SLICE_X33Y43         LUT3 (Prop_lut3_I0_O)        0.124     6.743 r  unitB/delay2_carry__0_i_3__0/O
                         net (fo=1, routed)           0.000     6.743    unitB/delay2_carry__0_i_3__0_n_0
    SLICE_X33Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.293 r  unitB/delay2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.293    unitB/delay2_carry__0_n_0
    SLICE_X33Y44         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.521 r  unitB/delay2_carry__1/CO[2]
                         net (fo=2, routed)           0.420     7.941    unitB/delay2_carry__1_n_1
    SLICE_X33Y45         LUT2 (Prop_lut2_I1_O)        0.313     8.254 r  unitB/count[0]_i_1__0/O
                         net (fo=32, routed)          1.355     9.608    unitB/count
    SLICE_X32Y40         FDRE                                         r  unitB/count_reg[1]/R
=======
    SLICE_X31Y44         FDRE                                         r  unitB/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  unitB/count_reg[3]/Q
                         net (fo=2, routed)           0.826     6.368    unitB/count_reg[3]
    SLICE_X30Y46         LUT3 (Prop_lut3_I0_O)        0.124     6.492 r  unitB/count[0]_i_16__0/O
                         net (fo=1, routed)           0.000     6.492    unitB/count[0]_i_16__0_n_0
    SLICE_X30Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.025 r  unitB/count_reg[0]_i_9__0/CO[3]
                         net (fo=1, routed)           0.000     7.025    unitB/count_reg[0]_i_9__0_n_0
    SLICE_X30Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.142 r  unitB/count_reg[0]_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     7.142    unitB/count_reg[0]_i_5__0_n_0
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.371 r  unitB/count_reg[0]_i_3__0/CO[2]
                         net (fo=2, routed)           0.954     8.324    unitB/count_reg[0]_i_3__0_n_1
    SLICE_X32Y46         LUT2 (Prop_lut2_I1_O)        0.310     8.634 r  unitB/count[0]_i_1__0/O
                         net (fo=32, routed)          0.952     9.586    unitB/count
    SLICE_X31Y51         FDRE                                         r  unitB/count_reg[29]/R
>>>>>>> Stashed changes
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000    10.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    baysis_clock_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.341 r  baysis_clock_IBUF_BUFG_inst/O
<<<<<<< Updated upstream
                         net (fo=147, routed)         1.443    14.784    unitB/baysis_clock_IBUF_BUFG
    SLICE_X32Y40         FDRE                                         r  unitB/count_reg[1]/C
                         clock pessimism              0.275    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X32Y40         FDRE (Setup_fdre_C_R)       -0.429    14.595    unitB/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.595    
                         arrival time                          -9.608    
  -------------------------------------------------------------------
                         slack                                  4.987    

Slack (MET) :             4.987ns  (required time - arrival time)
  Source:                 unitB/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unitB/count_reg[2]/R
=======
                         net (fo=147, routed)         1.436    14.777    unitB/baysis_clock_IBUF_BUFG
    SLICE_X31Y51         FDRE                                         r  unitB/count_reg[29]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X31Y51         FDRE (Setup_fdre_C_R)       -0.429    14.492    unitB/count_reg[29]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                          -9.586    
  -------------------------------------------------------------------
                         slack                                  4.906    

Slack (MET) :             4.906ns  (required time - arrival time)
  Source:                 unitB/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unitB/count_reg[30]/R
>>>>>>> Stashed changes
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
<<<<<<< Updated upstream
  Data Path Delay:        4.522ns  (logic 1.671ns (36.952%)  route 2.851ns (63.048%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
=======
  Data Path Delay:        4.500ns  (logic 1.769ns (39.310%)  route 2.731ns (60.690%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
>>>>>>> Stashed changes
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000     0.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    baysis_clock_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.521 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.565     5.086    unitB/baysis_clock_IBUF_BUFG
<<<<<<< Updated upstream
    SLICE_X32Y43         FDRE                                         r  unitB/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  unitB/count_reg[15]/Q
                         net (fo=2, routed)           1.077     6.619    unitB/count_reg[15]
    SLICE_X33Y43         LUT3 (Prop_lut3_I0_O)        0.124     6.743 r  unitB/delay2_carry__0_i_3__0/O
                         net (fo=1, routed)           0.000     6.743    unitB/delay2_carry__0_i_3__0_n_0
    SLICE_X33Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.293 r  unitB/delay2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.293    unitB/delay2_carry__0_n_0
    SLICE_X33Y44         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.521 r  unitB/delay2_carry__1/CO[2]
                         net (fo=2, routed)           0.420     7.941    unitB/delay2_carry__1_n_1
    SLICE_X33Y45         LUT2 (Prop_lut2_I1_O)        0.313     8.254 r  unitB/count[0]_i_1__0/O
                         net (fo=32, routed)          1.355     9.608    unitB/count
    SLICE_X32Y40         FDRE                                         r  unitB/count_reg[2]/R
=======
    SLICE_X31Y44         FDRE                                         r  unitB/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  unitB/count_reg[3]/Q
                         net (fo=2, routed)           0.826     6.368    unitB/count_reg[3]
    SLICE_X30Y46         LUT3 (Prop_lut3_I0_O)        0.124     6.492 r  unitB/count[0]_i_16__0/O
                         net (fo=1, routed)           0.000     6.492    unitB/count[0]_i_16__0_n_0
    SLICE_X30Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.025 r  unitB/count_reg[0]_i_9__0/CO[3]
                         net (fo=1, routed)           0.000     7.025    unitB/count_reg[0]_i_9__0_n_0
    SLICE_X30Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.142 r  unitB/count_reg[0]_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     7.142    unitB/count_reg[0]_i_5__0_n_0
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.371 r  unitB/count_reg[0]_i_3__0/CO[2]
                         net (fo=2, routed)           0.954     8.324    unitB/count_reg[0]_i_3__0_n_1
    SLICE_X32Y46         LUT2 (Prop_lut2_I1_O)        0.310     8.634 r  unitB/count[0]_i_1__0/O
                         net (fo=32, routed)          0.952     9.586    unitB/count
    SLICE_X31Y51         FDRE                                         r  unitB/count_reg[30]/R
>>>>>>> Stashed changes
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000    10.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    baysis_clock_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.341 r  baysis_clock_IBUF_BUFG_inst/O
<<<<<<< Updated upstream
                         net (fo=147, routed)         1.443    14.784    unitB/baysis_clock_IBUF_BUFG
    SLICE_X32Y40         FDRE                                         r  unitB/count_reg[2]/C
                         clock pessimism              0.275    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X32Y40         FDRE (Setup_fdre_C_R)       -0.429    14.595    unitB/count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.595    
                         arrival time                          -9.608    
  -------------------------------------------------------------------
                         slack                                  4.987    

Slack (MET) :             4.987ns  (required time - arrival time)
  Source:                 unitB/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unitB/count_reg[3]/R
=======
                         net (fo=147, routed)         1.436    14.777    unitB/baysis_clock_IBUF_BUFG
    SLICE_X31Y51         FDRE                                         r  unitB/count_reg[30]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X31Y51         FDRE (Setup_fdre_C_R)       -0.429    14.492    unitB/count_reg[30]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                          -9.586    
  -------------------------------------------------------------------
                         slack                                  4.906    

Slack (MET) :             4.906ns  (required time - arrival time)
  Source:                 unitB/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unitB/count_reg[31]/R
>>>>>>> Stashed changes
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
<<<<<<< Updated upstream
  Data Path Delay:        4.522ns  (logic 1.671ns (36.952%)  route 2.851ns (63.048%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
=======
  Data Path Delay:        4.500ns  (logic 1.769ns (39.310%)  route 2.731ns (60.690%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
>>>>>>> Stashed changes
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000     0.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    baysis_clock_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.521 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.565     5.086    unitB/baysis_clock_IBUF_BUFG
<<<<<<< Updated upstream
    SLICE_X32Y43         FDRE                                         r  unitB/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  unitB/count_reg[15]/Q
                         net (fo=2, routed)           1.077     6.619    unitB/count_reg[15]
    SLICE_X33Y43         LUT3 (Prop_lut3_I0_O)        0.124     6.743 r  unitB/delay2_carry__0_i_3__0/O
                         net (fo=1, routed)           0.000     6.743    unitB/delay2_carry__0_i_3__0_n_0
    SLICE_X33Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.293 r  unitB/delay2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.293    unitB/delay2_carry__0_n_0
    SLICE_X33Y44         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.521 r  unitB/delay2_carry__1/CO[2]
                         net (fo=2, routed)           0.420     7.941    unitB/delay2_carry__1_n_1
    SLICE_X33Y45         LUT2 (Prop_lut2_I1_O)        0.313     8.254 r  unitB/count[0]_i_1__0/O
                         net (fo=32, routed)          1.355     9.608    unitB/count
    SLICE_X32Y40         FDRE                                         r  unitB/count_reg[3]/R
=======
    SLICE_X31Y44         FDRE                                         r  unitB/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  unitB/count_reg[3]/Q
                         net (fo=2, routed)           0.826     6.368    unitB/count_reg[3]
    SLICE_X30Y46         LUT3 (Prop_lut3_I0_O)        0.124     6.492 r  unitB/count[0]_i_16__0/O
                         net (fo=1, routed)           0.000     6.492    unitB/count[0]_i_16__0_n_0
    SLICE_X30Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.025 r  unitB/count_reg[0]_i_9__0/CO[3]
                         net (fo=1, routed)           0.000     7.025    unitB/count_reg[0]_i_9__0_n_0
    SLICE_X30Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.142 r  unitB/count_reg[0]_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     7.142    unitB/count_reg[0]_i_5__0_n_0
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.371 r  unitB/count_reg[0]_i_3__0/CO[2]
                         net (fo=2, routed)           0.954     8.324    unitB/count_reg[0]_i_3__0_n_1
    SLICE_X32Y46         LUT2 (Prop_lut2_I1_O)        0.310     8.634 r  unitB/count[0]_i_1__0/O
                         net (fo=32, routed)          0.952     9.586    unitB/count
    SLICE_X31Y51         FDRE                                         r  unitB/count_reg[31]/R
>>>>>>> Stashed changes
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000    10.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    baysis_clock_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.341 r  baysis_clock_IBUF_BUFG_inst/O
<<<<<<< Updated upstream
                         net (fo=147, routed)         1.443    14.784    unitB/baysis_clock_IBUF_BUFG
    SLICE_X32Y40         FDRE                                         r  unitB/count_reg[3]/C
                         clock pessimism              0.275    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X32Y40         FDRE (Setup_fdre_C_R)       -0.429    14.595    unitB/count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.595    
                         arrival time                          -9.608    
  -------------------------------------------------------------------
                         slack                                  4.987    

Slack (MET) :             5.015ns  (required time - arrival time)
  Source:                 unit_audio/count2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unit_audio/sclk_reg/D
=======
                         net (fo=147, routed)         1.436    14.777    unitB/baysis_clock_IBUF_BUFG
    SLICE_X31Y51         FDRE                                         r  unitB/count_reg[31]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X31Y51         FDRE (Setup_fdre_C_R)       -0.429    14.492    unitB/count_reg[31]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                          -9.586    
  -------------------------------------------------------------------
                         slack                                  4.906    

Slack (MET) :             5.048ns  (required time - arrival time)
  Source:                 unitB/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unitB/count_reg[24]/R
>>>>>>> Stashed changes
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
<<<<<<< Updated upstream
  Data Path Delay:        4.992ns  (logic 1.558ns (31.210%)  route 3.434ns (68.790%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 14.770 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.258ns
=======
  Data Path Delay:        4.358ns  (logic 1.769ns (40.590%)  route 2.589ns (59.410%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
>>>>>>> Stashed changes
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000     0.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    baysis_clock_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.521 r  baysis_clock_IBUF_BUFG_inst/O
<<<<<<< Updated upstream
                         net (fo=147, routed)         1.546     5.067    unit_audio/baysis_clock_IBUF_BUFG
    SLICE_X29Y66         FDRE                                         r  unit_audio/count2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y66         FDRE (Prop_fdre_C_Q)         0.456     5.523 f  unit_audio/count2_reg[10]/Q
                         net (fo=8, routed)           1.027     6.550    unit_audio/count2_reg[10]
    SLICE_X28Y64         LUT3 (Prop_lut3_I0_O)        0.152     6.702 f  unit_audio/sclk_i_30/O
                         net (fo=2, routed)           0.812     7.514    unit_audio/sclk_i_30_n_0
    SLICE_X30Y64         LUT5 (Prop_lut5_I4_O)        0.354     7.868 r  unit_audio/sclk_i_23/O
                         net (fo=1, routed)           0.431     8.299    unit_audio/sclk_i_23_n_0
    SLICE_X30Y63         LUT6 (Prop_lut6_I5_O)        0.348     8.647 r  unit_audio/sclk_i_8/O
                         net (fo=1, routed)           0.670     9.317    unit_audio/sclk_i_8_n_0
    SLICE_X30Y63         LUT6 (Prop_lut6_I2_O)        0.124     9.441 r  unit_audio/sclk_i_2/O
                         net (fo=1, routed)           0.494     9.935    unit_audio/sclk_i_2_n_0
    SLICE_X30Y65         LUT6 (Prop_lut6_I0_O)        0.124    10.059 r  unit_audio/sclk_i_1/O
                         net (fo=1, routed)           0.000    10.059    unit_audio/sclk_i_1_n_0
    SLICE_X30Y65         FDRE                                         r  unit_audio/sclk_reg/D
=======
                         net (fo=147, routed)         1.565     5.086    unitB/baysis_clock_IBUF_BUFG
    SLICE_X31Y44         FDRE                                         r  unitB/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  unitB/count_reg[3]/Q
                         net (fo=2, routed)           0.826     6.368    unitB/count_reg[3]
    SLICE_X30Y46         LUT3 (Prop_lut3_I0_O)        0.124     6.492 r  unitB/count[0]_i_16__0/O
                         net (fo=1, routed)           0.000     6.492    unitB/count[0]_i_16__0_n_0
    SLICE_X30Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.025 r  unitB/count_reg[0]_i_9__0/CO[3]
                         net (fo=1, routed)           0.000     7.025    unitB/count_reg[0]_i_9__0_n_0
    SLICE_X30Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.142 r  unitB/count_reg[0]_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     7.142    unitB/count_reg[0]_i_5__0_n_0
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.371 r  unitB/count_reg[0]_i_3__0/CO[2]
                         net (fo=2, routed)           0.954     8.324    unitB/count_reg[0]_i_3__0_n_1
    SLICE_X32Y46         LUT2 (Prop_lut2_I1_O)        0.310     8.634 r  unitB/count[0]_i_1__0/O
                         net (fo=32, routed)          0.810     9.444    unitB/count
    SLICE_X31Y50         FDRE                                         r  unitB/count_reg[24]/R
>>>>>>> Stashed changes
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000    10.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    baysis_clock_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.341 r  baysis_clock_IBUF_BUFG_inst/O
<<<<<<< Updated upstream
                         net (fo=147, routed)         1.429    14.770    unit_audio/baysis_clock_IBUF_BUFG
    SLICE_X30Y65         FDRE                                         r  unit_audio/sclk_reg/C
                         clock pessimism              0.258    15.028    
                         clock uncertainty           -0.035    14.993    
    SLICE_X30Y65         FDRE (Setup_fdre_C_D)        0.081    15.074    unit_audio/sclk_reg
  -------------------------------------------------------------------
                         required time                         15.074    
                         arrival time                         -10.059    
  -------------------------------------------------------------------
                         slack                                  5.015    

Slack (MET) :             5.100ns  (required time - arrival time)
  Source:                 unit_20khz/COUNT_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unit_20khz/COUNT_reg[28]/R
=======
                         net (fo=147, routed)         1.436    14.777    unitB/baysis_clock_IBUF_BUFG
    SLICE_X31Y50         FDRE                                         r  unitB/count_reg[24]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X31Y50         FDRE (Setup_fdre_C_R)       -0.429    14.492    unitB/count_reg[24]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                          -9.444    
  -------------------------------------------------------------------
                         slack                                  5.048    

Slack (MET) :             5.048ns  (required time - arrival time)
  Source:                 unitB/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unitB/count_reg[25]/R
>>>>>>> Stashed changes
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
<<<<<<< Updated upstream
  Data Path Delay:        4.305ns  (logic 0.828ns (19.235%)  route 3.477ns (80.765%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
=======
  Data Path Delay:        4.358ns  (logic 1.769ns (40.590%)  route 2.589ns (59.410%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
>>>>>>> Stashed changes
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000     0.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    baysis_clock_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.521 r  baysis_clock_IBUF_BUFG_inst/O
<<<<<<< Updated upstream
                         net (fo=147, routed)         1.566     5.087    unit_20khz/baysis_clock_IBUF_BUFG
    SLICE_X37Y49         FDRE                                         r  unit_20khz/COUNT_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  unit_20khz/COUNT_reg[27]/Q
                         net (fo=2, routed)           0.810     6.353    unit_20khz/COUNT_reg[27]
    SLICE_X36Y49         LUT4 (Prop_lut4_I0_O)        0.124     6.477 f  unit_20khz/COUNT[0]_i_10/O
                         net (fo=1, routed)           0.444     6.921    unit_20khz/COUNT[0]_i_10_n_0
    SLICE_X36Y49         LUT5 (Prop_lut5_I4_O)        0.124     7.045 f  unit_20khz/COUNT[0]_i_5/O
                         net (fo=2, routed)           1.144     8.189    unit_20khz/COUNT[0]_i_5_n_0
    SLICE_X36Y45         LUT4 (Prop_lut4_I2_O)        0.124     8.313 r  unit_20khz/COUNT[0]_i_1/O
                         net (fo=32, routed)          1.078     9.392    unit_20khz/clear
    SLICE_X37Y50         FDRE                                         r  unit_20khz/COUNT_reg[28]/R
=======
                         net (fo=147, routed)         1.565     5.086    unitB/baysis_clock_IBUF_BUFG
    SLICE_X31Y44         FDRE                                         r  unitB/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  unitB/count_reg[3]/Q
                         net (fo=2, routed)           0.826     6.368    unitB/count_reg[3]
    SLICE_X30Y46         LUT3 (Prop_lut3_I0_O)        0.124     6.492 r  unitB/count[0]_i_16__0/O
                         net (fo=1, routed)           0.000     6.492    unitB/count[0]_i_16__0_n_0
    SLICE_X30Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.025 r  unitB/count_reg[0]_i_9__0/CO[3]
                         net (fo=1, routed)           0.000     7.025    unitB/count_reg[0]_i_9__0_n_0
    SLICE_X30Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.142 r  unitB/count_reg[0]_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     7.142    unitB/count_reg[0]_i_5__0_n_0
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.371 r  unitB/count_reg[0]_i_3__0/CO[2]
                         net (fo=2, routed)           0.954     8.324    unitB/count_reg[0]_i_3__0_n_1
    SLICE_X32Y46         LUT2 (Prop_lut2_I1_O)        0.310     8.634 r  unitB/count[0]_i_1__0/O
                         net (fo=32, routed)          0.810     9.444    unitB/count
    SLICE_X31Y50         FDRE                                         r  unitB/count_reg[25]/R
>>>>>>> Stashed changes
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000    10.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    baysis_clock_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.341 r  baysis_clock_IBUF_BUFG_inst/O
<<<<<<< Updated upstream
                         net (fo=147, routed)         1.436    14.777    unit_20khz/baysis_clock_IBUF_BUFG
    SLICE_X37Y50         FDRE                                         r  unit_20khz/COUNT_reg[28]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X37Y50         FDRE (Setup_fdre_C_R)       -0.429    14.492    unit_20khz/COUNT_reg[28]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                          -9.392    
  -------------------------------------------------------------------
                         slack                                  5.100    

Slack (MET) :             5.100ns  (required time - arrival time)
  Source:                 unit_20khz/COUNT_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unit_20khz/COUNT_reg[29]/R
=======
                         net (fo=147, routed)         1.436    14.777    unitB/baysis_clock_IBUF_BUFG
    SLICE_X31Y50         FDRE                                         r  unitB/count_reg[25]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X31Y50         FDRE (Setup_fdre_C_R)       -0.429    14.492    unitB/count_reg[25]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                          -9.444    
  -------------------------------------------------------------------
                         slack                                  5.048    

Slack (MET) :             5.048ns  (required time - arrival time)
  Source:                 unitB/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unitB/count_reg[26]/R
>>>>>>> Stashed changes
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
<<<<<<< Updated upstream
  Data Path Delay:        4.305ns  (logic 0.828ns (19.235%)  route 3.477ns (80.765%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
=======
  Data Path Delay:        4.358ns  (logic 1.769ns (40.590%)  route 2.589ns (59.410%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
>>>>>>> Stashed changes
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000     0.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    baysis_clock_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.521 r  baysis_clock_IBUF_BUFG_inst/O
<<<<<<< Updated upstream
                         net (fo=147, routed)         1.566     5.087    unit_20khz/baysis_clock_IBUF_BUFG
    SLICE_X37Y49         FDRE                                         r  unit_20khz/COUNT_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  unit_20khz/COUNT_reg[27]/Q
                         net (fo=2, routed)           0.810     6.353    unit_20khz/COUNT_reg[27]
    SLICE_X36Y49         LUT4 (Prop_lut4_I0_O)        0.124     6.477 f  unit_20khz/COUNT[0]_i_10/O
                         net (fo=1, routed)           0.444     6.921    unit_20khz/COUNT[0]_i_10_n_0
    SLICE_X36Y49         LUT5 (Prop_lut5_I4_O)        0.124     7.045 f  unit_20khz/COUNT[0]_i_5/O
                         net (fo=2, routed)           1.144     8.189    unit_20khz/COUNT[0]_i_5_n_0
    SLICE_X36Y45         LUT4 (Prop_lut4_I2_O)        0.124     8.313 r  unit_20khz/COUNT[0]_i_1/O
                         net (fo=32, routed)          1.078     9.392    unit_20khz/clear
    SLICE_X37Y50         FDRE                                         r  unit_20khz/COUNT_reg[29]/R
=======
                         net (fo=147, routed)         1.565     5.086    unitB/baysis_clock_IBUF_BUFG
    SLICE_X31Y44         FDRE                                         r  unitB/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  unitB/count_reg[3]/Q
                         net (fo=2, routed)           0.826     6.368    unitB/count_reg[3]
    SLICE_X30Y46         LUT3 (Prop_lut3_I0_O)        0.124     6.492 r  unitB/count[0]_i_16__0/O
                         net (fo=1, routed)           0.000     6.492    unitB/count[0]_i_16__0_n_0
    SLICE_X30Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.025 r  unitB/count_reg[0]_i_9__0/CO[3]
                         net (fo=1, routed)           0.000     7.025    unitB/count_reg[0]_i_9__0_n_0
    SLICE_X30Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.142 r  unitB/count_reg[0]_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     7.142    unitB/count_reg[0]_i_5__0_n_0
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.371 r  unitB/count_reg[0]_i_3__0/CO[2]
                         net (fo=2, routed)           0.954     8.324    unitB/count_reg[0]_i_3__0_n_1
    SLICE_X32Y46         LUT2 (Prop_lut2_I1_O)        0.310     8.634 r  unitB/count[0]_i_1__0/O
                         net (fo=32, routed)          0.810     9.444    unitB/count
    SLICE_X31Y50         FDRE                                         r  unitB/count_reg[26]/R
>>>>>>> Stashed changes
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000    10.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    baysis_clock_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.341 r  baysis_clock_IBUF_BUFG_inst/O
<<<<<<< Updated upstream
                         net (fo=147, routed)         1.436    14.777    unit_20khz/baysis_clock_IBUF_BUFG
    SLICE_X37Y50         FDRE                                         r  unit_20khz/COUNT_reg[29]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X37Y50         FDRE (Setup_fdre_C_R)       -0.429    14.492    unit_20khz/COUNT_reg[29]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                          -9.392    
  -------------------------------------------------------------------
                         slack                                  5.100    

Slack (MET) :             5.100ns  (required time - arrival time)
  Source:                 unit_20khz/COUNT_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unit_20khz/COUNT_reg[30]/R
=======
                         net (fo=147, routed)         1.436    14.777    unitB/baysis_clock_IBUF_BUFG
    SLICE_X31Y50         FDRE                                         r  unitB/count_reg[26]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X31Y50         FDRE (Setup_fdre_C_R)       -0.429    14.492    unitB/count_reg[26]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                          -9.444    
  -------------------------------------------------------------------
                         slack                                  5.048    

Slack (MET) :             5.048ns  (required time - arrival time)
  Source:                 unitB/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unitB/count_reg[27]/R
>>>>>>> Stashed changes
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
<<<<<<< Updated upstream
  Data Path Delay:        4.305ns  (logic 0.828ns (19.235%)  route 3.477ns (80.765%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
=======
  Data Path Delay:        4.358ns  (logic 1.769ns (40.590%)  route 2.589ns (59.410%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
>>>>>>> Stashed changes
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000     0.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    baysis_clock_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.521 r  baysis_clock_IBUF_BUFG_inst/O
<<<<<<< Updated upstream
                         net (fo=147, routed)         1.566     5.087    unit_20khz/baysis_clock_IBUF_BUFG
    SLICE_X37Y49         FDRE                                         r  unit_20khz/COUNT_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  unit_20khz/COUNT_reg[27]/Q
                         net (fo=2, routed)           0.810     6.353    unit_20khz/COUNT_reg[27]
    SLICE_X36Y49         LUT4 (Prop_lut4_I0_O)        0.124     6.477 f  unit_20khz/COUNT[0]_i_10/O
                         net (fo=1, routed)           0.444     6.921    unit_20khz/COUNT[0]_i_10_n_0
    SLICE_X36Y49         LUT5 (Prop_lut5_I4_O)        0.124     7.045 f  unit_20khz/COUNT[0]_i_5/O
                         net (fo=2, routed)           1.144     8.189    unit_20khz/COUNT[0]_i_5_n_0
    SLICE_X36Y45         LUT4 (Prop_lut4_I2_O)        0.124     8.313 r  unit_20khz/COUNT[0]_i_1/O
                         net (fo=32, routed)          1.078     9.392    unit_20khz/clear
    SLICE_X37Y50         FDRE                                         r  unit_20khz/COUNT_reg[30]/R
=======
                         net (fo=147, routed)         1.565     5.086    unitB/baysis_clock_IBUF_BUFG
    SLICE_X31Y44         FDRE                                         r  unitB/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  unitB/count_reg[3]/Q
                         net (fo=2, routed)           0.826     6.368    unitB/count_reg[3]
    SLICE_X30Y46         LUT3 (Prop_lut3_I0_O)        0.124     6.492 r  unitB/count[0]_i_16__0/O
                         net (fo=1, routed)           0.000     6.492    unitB/count[0]_i_16__0_n_0
    SLICE_X30Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.025 r  unitB/count_reg[0]_i_9__0/CO[3]
                         net (fo=1, routed)           0.000     7.025    unitB/count_reg[0]_i_9__0_n_0
    SLICE_X30Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.142 r  unitB/count_reg[0]_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     7.142    unitB/count_reg[0]_i_5__0_n_0
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.371 r  unitB/count_reg[0]_i_3__0/CO[2]
                         net (fo=2, routed)           0.954     8.324    unitB/count_reg[0]_i_3__0_n_1
    SLICE_X32Y46         LUT2 (Prop_lut2_I1_O)        0.310     8.634 r  unitB/count[0]_i_1__0/O
                         net (fo=32, routed)          0.810     9.444    unitB/count
    SLICE_X31Y50         FDRE                                         r  unitB/count_reg[27]/R
>>>>>>> Stashed changes
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000    10.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    baysis_clock_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.341 r  baysis_clock_IBUF_BUFG_inst/O
<<<<<<< Updated upstream
                         net (fo=147, routed)         1.436    14.777    unit_20khz/baysis_clock_IBUF_BUFG
    SLICE_X37Y50         FDRE                                         r  unit_20khz/COUNT_reg[30]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X37Y50         FDRE (Setup_fdre_C_R)       -0.429    14.492    unit_20khz/COUNT_reg[30]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                          -9.392    
  -------------------------------------------------------------------
                         slack                                  5.100    

Slack (MET) :             5.100ns  (required time - arrival time)
  Source:                 unit_20khz/COUNT_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unit_20khz/COUNT_reg[31]/R
=======
                         net (fo=147, routed)         1.436    14.777    unitB/baysis_clock_IBUF_BUFG
    SLICE_X31Y50         FDRE                                         r  unitB/count_reg[27]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X31Y50         FDRE (Setup_fdre_C_R)       -0.429    14.492    unitB/count_reg[27]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                          -9.444    
  -------------------------------------------------------------------
                         slack                                  5.048    

Slack (MET) :             5.165ns  (required time - arrival time)
  Source:                 unitB/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unitB/count_reg[20]/R
>>>>>>> Stashed changes
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
<<<<<<< Updated upstream
  Data Path Delay:        4.305ns  (logic 0.828ns (19.235%)  route 3.477ns (80.765%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
=======
  Data Path Delay:        4.347ns  (logic 1.769ns (40.698%)  route 2.578ns (59.302%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
>>>>>>> Stashed changes
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000     0.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    baysis_clock_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.521 r  baysis_clock_IBUF_BUFG_inst/O
<<<<<<< Updated upstream
                         net (fo=147, routed)         1.566     5.087    unit_20khz/baysis_clock_IBUF_BUFG
    SLICE_X37Y49         FDRE                                         r  unit_20khz/COUNT_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  unit_20khz/COUNT_reg[27]/Q
                         net (fo=2, routed)           0.810     6.353    unit_20khz/COUNT_reg[27]
    SLICE_X36Y49         LUT4 (Prop_lut4_I0_O)        0.124     6.477 f  unit_20khz/COUNT[0]_i_10/O
                         net (fo=1, routed)           0.444     6.921    unit_20khz/COUNT[0]_i_10_n_0
    SLICE_X36Y49         LUT5 (Prop_lut5_I4_O)        0.124     7.045 f  unit_20khz/COUNT[0]_i_5/O
                         net (fo=2, routed)           1.144     8.189    unit_20khz/COUNT[0]_i_5_n_0
    SLICE_X36Y45         LUT4 (Prop_lut4_I2_O)        0.124     8.313 r  unit_20khz/COUNT[0]_i_1/O
                         net (fo=32, routed)          1.078     9.392    unit_20khz/clear
    SLICE_X37Y50         FDRE                                         r  unit_20khz/COUNT_reg[31]/R
=======
                         net (fo=147, routed)         1.565     5.086    unitB/baysis_clock_IBUF_BUFG
    SLICE_X31Y44         FDRE                                         r  unitB/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  unitB/count_reg[3]/Q
                         net (fo=2, routed)           0.826     6.368    unitB/count_reg[3]
    SLICE_X30Y46         LUT3 (Prop_lut3_I0_O)        0.124     6.492 r  unitB/count[0]_i_16__0/O
                         net (fo=1, routed)           0.000     6.492    unitB/count[0]_i_16__0_n_0
    SLICE_X30Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.025 r  unitB/count_reg[0]_i_9__0/CO[3]
                         net (fo=1, routed)           0.000     7.025    unitB/count_reg[0]_i_9__0_n_0
    SLICE_X30Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.142 r  unitB/count_reg[0]_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     7.142    unitB/count_reg[0]_i_5__0_n_0
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.371 r  unitB/count_reg[0]_i_3__0/CO[2]
                         net (fo=2, routed)           0.954     8.324    unitB/count_reg[0]_i_3__0_n_1
    SLICE_X32Y46         LUT2 (Prop_lut2_I1_O)        0.310     8.634 r  unitB/count[0]_i_1__0/O
                         net (fo=32, routed)          0.799     9.433    unitB/count
    SLICE_X31Y49         FDRE                                         r  unitB/count_reg[20]/R
>>>>>>> Stashed changes
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000    10.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    baysis_clock_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.341 r  baysis_clock_IBUF_BUFG_inst/O
<<<<<<< Updated upstream
                         net (fo=147, routed)         1.436    14.777    unit_20khz/baysis_clock_IBUF_BUFG
    SLICE_X37Y50         FDRE                                         r  unit_20khz/COUNT_reg[31]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X37Y50         FDRE (Setup_fdre_C_R)       -0.429    14.492    unit_20khz/COUNT_reg[31]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                          -9.392    
  -------------------------------------------------------------------
                         slack                                  5.100    

Slack (MET) :             5.107ns  (required time - arrival time)
  Source:                 unitA/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unitA/count_reg[0]/R
=======
                         net (fo=147, routed)         1.446    14.787    unitB/baysis_clock_IBUF_BUFG
    SLICE_X31Y49         FDRE                                         r  unitB/count_reg[20]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X31Y49         FDRE (Setup_fdre_C_R)       -0.429    14.598    unitB/count_reg[20]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -9.433    
  -------------------------------------------------------------------
                         slack                                  5.165    

Slack (MET) :             5.165ns  (required time - arrival time)
  Source:                 unitB/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unitB/count_reg[21]/R
>>>>>>> Stashed changes
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
<<<<<<< Updated upstream
  Data Path Delay:        4.402ns  (logic 1.671ns (37.957%)  route 2.731ns (62.043%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
=======
  Data Path Delay:        4.347ns  (logic 1.769ns (40.698%)  route 2.578ns (59.302%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
>>>>>>> Stashed changes
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000     0.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    baysis_clock_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.521 r  baysis_clock_IBUF_BUFG_inst/O
<<<<<<< Updated upstream
                         net (fo=147, routed)         1.566     5.087    unitA/baysis_clock_IBUF_BUFG
    SLICE_X28Y44         FDRE                                         r  unitA/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y44         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  unitA/count_reg[15]/Q
                         net (fo=2, routed)           1.077     6.620    unitA/count_reg[15]
    SLICE_X29Y44         LUT3 (Prop_lut3_I0_O)        0.124     6.744 r  unitA/delay2_carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.744    unitA/delay2_carry__0_i_3_n_0
    SLICE_X29Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.294 r  unitA/delay2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.294    unitA/delay2_carry__0_n_0
    SLICE_X29Y45         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.522 r  unitA/delay2_carry__1/CO[2]
                         net (fo=2, routed)           0.817     8.339    unitA/delay2_carry__1_n_1
    SLICE_X31Y45         LUT2 (Prop_lut2_I1_O)        0.313     8.652 r  unitA/count[0]_i_1/O
                         net (fo=32, routed)          0.837     9.490    unitA/count
    SLICE_X28Y41         FDRE                                         r  unitA/count_reg[0]/R
=======
                         net (fo=147, routed)         1.565     5.086    unitB/baysis_clock_IBUF_BUFG
    SLICE_X31Y44         FDRE                                         r  unitB/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  unitB/count_reg[3]/Q
                         net (fo=2, routed)           0.826     6.368    unitB/count_reg[3]
    SLICE_X30Y46         LUT3 (Prop_lut3_I0_O)        0.124     6.492 r  unitB/count[0]_i_16__0/O
                         net (fo=1, routed)           0.000     6.492    unitB/count[0]_i_16__0_n_0
    SLICE_X30Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.025 r  unitB/count_reg[0]_i_9__0/CO[3]
                         net (fo=1, routed)           0.000     7.025    unitB/count_reg[0]_i_9__0_n_0
    SLICE_X30Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.142 r  unitB/count_reg[0]_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     7.142    unitB/count_reg[0]_i_5__0_n_0
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.371 r  unitB/count_reg[0]_i_3__0/CO[2]
                         net (fo=2, routed)           0.954     8.324    unitB/count_reg[0]_i_3__0_n_1
    SLICE_X32Y46         LUT2 (Prop_lut2_I1_O)        0.310     8.634 r  unitB/count[0]_i_1__0/O
                         net (fo=32, routed)          0.799     9.433    unitB/count
    SLICE_X31Y49         FDRE                                         r  unitB/count_reg[21]/R
>>>>>>> Stashed changes
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000    10.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    baysis_clock_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.341 r  baysis_clock_IBUF_BUFG_inst/O
<<<<<<< Updated upstream
                         net (fo=147, routed)         1.446    14.787    unitA/baysis_clock_IBUF_BUFG
    SLICE_X28Y41         FDRE                                         r  unitA/count_reg[0]/C
                         clock pessimism              0.274    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X28Y41         FDRE (Setup_fdre_C_R)       -0.429    14.597    unitA/count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -9.490    
  -------------------------------------------------------------------
                         slack                                  5.107    
=======
                         net (fo=147, routed)         1.446    14.787    unitB/baysis_clock_IBUF_BUFG
    SLICE_X31Y49         FDRE                                         r  unitB/count_reg[21]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X31Y49         FDRE (Setup_fdre_C_R)       -0.429    14.598    unitB/count_reg[21]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -9.433    
  -------------------------------------------------------------------
                         slack                                  5.165    
>>>>>>> Stashed changes





Min Delay Paths
--------------------------------------------------------------------------------------
<<<<<<< Updated upstream
Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 unit_20khz/COUNT_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unit_20khz/COUNT_reg[28]/D
=======
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 unitB/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unitB/count_reg[24]/D
>>>>>>> Stashed changes
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.355ns (75.068%)  route 0.118ns (24.932%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000     0.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    baysis_clock_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.884 r  baysis_clock_IBUF_BUFG_inst/O
<<<<<<< Updated upstream
                         net (fo=147, routed)         0.564     1.447    unit_20khz/baysis_clock_IBUF_BUFG
    SLICE_X37Y49         FDRE                                         r  unit_20khz/COUNT_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  unit_20khz/COUNT_reg[27]/Q
                         net (fo=2, routed)           0.117     1.705    unit_20khz/COUNT_reg[27]
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.865 r  unit_20khz/COUNT_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.866    unit_20khz/COUNT_reg[24]_i_1_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.920 r  unit_20khz/COUNT_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.920    unit_20khz/COUNT_reg[28]_i_1_n_7
    SLICE_X37Y50         FDRE                                         r  unit_20khz/COUNT_reg[28]/D
=======
                         net (fo=147, routed)         0.564     1.447    unitB/baysis_clock_IBUF_BUFG
    SLICE_X31Y49         FDRE                                         r  unitB/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  unitB/count_reg[23]/Q
                         net (fo=2, routed)           0.120     1.708    unitB/count_reg[23]
    SLICE_X31Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  unitB/count_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.869    unitB/count_reg[20]_i_1__0_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.923 r  unitB/count_reg[24]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.923    unitB/count_reg[24]_i_1__0_n_7
    SLICE_X31Y50         FDRE                                         r  unitB/count_reg[24]/D
>>>>>>> Stashed changes
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000     0.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    baysis_clock_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.128 r  baysis_clock_IBUF_BUFG_inst/O
<<<<<<< Updated upstream
                         net (fo=147, routed)         0.830     1.958    unit_20khz/baysis_clock_IBUF_BUFG
    SLICE_X37Y50         FDRE                                         r  unit_20khz/COUNT_reg[28]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X37Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    unit_20khz/COUNT_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 unit_20khz/COUNT_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unit_20khz/COUNT_reg[30]/D
=======
                         net (fo=147, routed)         0.830     1.958    unitB/baysis_clock_IBUF_BUFG
    SLICE_X31Y50         FDRE                                         r  unitB/count_reg[24]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X31Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    unitB/count_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 unitB/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unitB/count_reg[26]/D
>>>>>>> Stashed changes
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
<<<<<<< Updated upstream
  Data Path Delay:        0.484ns  (logic 0.366ns (75.635%)  route 0.118ns (24.365%))
=======
  Data Path Delay:        0.487ns  (logic 0.366ns (75.144%)  route 0.121ns (24.856%))
>>>>>>> Stashed changes
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000     0.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    baysis_clock_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.884 r  baysis_clock_IBUF_BUFG_inst/O
<<<<<<< Updated upstream
                         net (fo=147, routed)         0.564     1.447    unit_20khz/baysis_clock_IBUF_BUFG
    SLICE_X37Y49         FDRE                                         r  unit_20khz/COUNT_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  unit_20khz/COUNT_reg[27]/Q
                         net (fo=2, routed)           0.117     1.705    unit_20khz/COUNT_reg[27]
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.865 r  unit_20khz/COUNT_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.866    unit_20khz/COUNT_reg[24]_i_1_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.931 r  unit_20khz/COUNT_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.931    unit_20khz/COUNT_reg[28]_i_1_n_5
    SLICE_X37Y50         FDRE                                         r  unit_20khz/COUNT_reg[30]/D
=======
                         net (fo=147, routed)         0.564     1.447    unitB/baysis_clock_IBUF_BUFG
    SLICE_X31Y49         FDRE                                         r  unitB/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  unitB/count_reg[23]/Q
                         net (fo=2, routed)           0.120     1.708    unitB/count_reg[23]
    SLICE_X31Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  unitB/count_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.869    unitB/count_reg[20]_i_1__0_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.934 r  unitB/count_reg[24]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.934    unitB/count_reg[24]_i_1__0_n_5
    SLICE_X31Y50         FDRE                                         r  unitB/count_reg[26]/D
>>>>>>> Stashed changes
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000     0.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    baysis_clock_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.128 r  baysis_clock_IBUF_BUFG_inst/O
<<<<<<< Updated upstream
                         net (fo=147, routed)         0.830     1.958    unit_20khz/baysis_clock_IBUF_BUFG
    SLICE_X37Y50         FDRE                                         r  unit_20khz/COUNT_reg[30]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X37Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    unit_20khz/COUNT_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 unit_20khz/COUNT_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unit_20khz/COUNT_reg[29]/D
=======
                         net (fo=147, routed)         0.830     1.958    unitB/baysis_clock_IBUF_BUFG
    SLICE_X31Y50         FDRE                                         r  unitB/count_reg[26]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X31Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    unitB/count_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 unitB/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unitB/count_reg[25]/D
>>>>>>> Stashed changes
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
<<<<<<< Updated upstream
  Data Path Delay:        0.509ns  (logic 0.391ns (76.832%)  route 0.118ns (23.168%))
=======
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
>>>>>>> Stashed changes
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000     0.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    baysis_clock_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.884 r  baysis_clock_IBUF_BUFG_inst/O
<<<<<<< Updated upstream
                         net (fo=147, routed)         0.564     1.447    unit_20khz/baysis_clock_IBUF_BUFG
    SLICE_X37Y49         FDRE                                         r  unit_20khz/COUNT_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  unit_20khz/COUNT_reg[27]/Q
                         net (fo=2, routed)           0.117     1.705    unit_20khz/COUNT_reg[27]
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.865 r  unit_20khz/COUNT_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.866    unit_20khz/COUNT_reg[24]_i_1_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.956 r  unit_20khz/COUNT_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.956    unit_20khz/COUNT_reg[28]_i_1_n_6
    SLICE_X37Y50         FDRE                                         r  unit_20khz/COUNT_reg[29]/D
=======
                         net (fo=147, routed)         0.564     1.447    unitB/baysis_clock_IBUF_BUFG
    SLICE_X31Y49         FDRE                                         r  unitB/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  unitB/count_reg[23]/Q
                         net (fo=2, routed)           0.120     1.708    unitB/count_reg[23]
    SLICE_X31Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  unitB/count_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.869    unitB/count_reg[20]_i_1__0_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.959 r  unitB/count_reg[24]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     1.959    unitB/count_reg[24]_i_1__0_n_6
    SLICE_X31Y50         FDRE                                         r  unitB/count_reg[25]/D
>>>>>>> Stashed changes
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000     0.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    baysis_clock_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.128 r  baysis_clock_IBUF_BUFG_inst/O
<<<<<<< Updated upstream
                         net (fo=147, routed)         0.830     1.958    unit_20khz/baysis_clock_IBUF_BUFG
    SLICE_X37Y50         FDRE                                         r  unit_20khz/COUNT_reg[29]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X37Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    unit_20khz/COUNT_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 unit_20khz/COUNT_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unit_20khz/COUNT_reg[31]/D
=======
                         net (fo=147, routed)         0.830     1.958    unitB/baysis_clock_IBUF_BUFG
    SLICE_X31Y50         FDRE                                         r  unitB/count_reg[25]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X31Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    unitB/count_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 unitB/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unitB/count_reg[27]/D
>>>>>>> Stashed changes
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
<<<<<<< Updated upstream
  Data Path Delay:        0.509ns  (logic 0.391ns (76.832%)  route 0.118ns (23.168%))
=======
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
>>>>>>> Stashed changes
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000     0.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    baysis_clock_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.884 r  baysis_clock_IBUF_BUFG_inst/O
<<<<<<< Updated upstream
                         net (fo=147, routed)         0.564     1.447    unit_20khz/baysis_clock_IBUF_BUFG
    SLICE_X37Y49         FDRE                                         r  unit_20khz/COUNT_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  unit_20khz/COUNT_reg[27]/Q
                         net (fo=2, routed)           0.117     1.705    unit_20khz/COUNT_reg[27]
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.865 r  unit_20khz/COUNT_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.866    unit_20khz/COUNT_reg[24]_i_1_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.956 r  unit_20khz/COUNT_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.956    unit_20khz/COUNT_reg[28]_i_1_n_4
    SLICE_X37Y50         FDRE                                         r  unit_20khz/COUNT_reg[31]/D
=======
                         net (fo=147, routed)         0.564     1.447    unitB/baysis_clock_IBUF_BUFG
    SLICE_X31Y49         FDRE                                         r  unitB/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  unitB/count_reg[23]/Q
                         net (fo=2, routed)           0.120     1.708    unitB/count_reg[23]
    SLICE_X31Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  unitB/count_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.869    unitB/count_reg[20]_i_1__0_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.959 r  unitB/count_reg[24]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.959    unitB/count_reg[24]_i_1__0_n_4
    SLICE_X31Y50         FDRE                                         r  unitB/count_reg[27]/D
>>>>>>> Stashed changes
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000     0.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    baysis_clock_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.128 r  baysis_clock_IBUF_BUFG_inst/O
<<<<<<< Updated upstream
                         net (fo=147, routed)         0.830     1.958    unit_20khz/baysis_clock_IBUF_BUFG
    SLICE_X37Y50         FDRE                                         r  unit_20khz/COUNT_reg[31]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X37Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    unit_20khz/COUNT_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 unit_20khz/COUNT_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unit_20khz/COUNT_reg[27]/D
=======
                         net (fo=147, routed)         0.830     1.958    unitB/baysis_clock_IBUF_BUFG
    SLICE_X31Y50         FDRE                                         r  unitB/count_reg[27]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X31Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    unitB/count_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 unitB/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unitB/count_reg[28]/D
>>>>>>> Stashed changes
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
<<<<<<< Updated upstream
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
=======
  Data Path Delay:        0.515ns  (logic 0.394ns (76.495%)  route 0.121ns (23.505%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
>>>>>>> Stashed changes
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000     0.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    baysis_clock_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.884 r  baysis_clock_IBUF_BUFG_inst/O
<<<<<<< Updated upstream
                         net (fo=147, routed)         0.564     1.447    unit_20khz/baysis_clock_IBUF_BUFG
    SLICE_X37Y49         FDRE                                         r  unit_20khz/COUNT_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  unit_20khz/COUNT_reg[27]/Q
                         net (fo=2, routed)           0.117     1.705    unit_20khz/COUNT_reg[27]
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.813 r  unit_20khz/COUNT_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.813    unit_20khz/COUNT_reg[24]_i_1_n_4
    SLICE_X37Y49         FDRE                                         r  unit_20khz/COUNT_reg[27]/D
=======
                         net (fo=147, routed)         0.564     1.447    unitB/baysis_clock_IBUF_BUFG
    SLICE_X31Y49         FDRE                                         r  unitB/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  unitB/count_reg[23]/Q
                         net (fo=2, routed)           0.120     1.708    unitB/count_reg[23]
    SLICE_X31Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  unitB/count_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.869    unitB/count_reg[20]_i_1__0_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.908 r  unitB/count_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.908    unitB/count_reg[24]_i_1__0_n_0
    SLICE_X31Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.962 r  unitB/count_reg[28]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.962    unitB/count_reg[28]_i_1__0_n_7
    SLICE_X31Y51         FDRE                                         r  unitB/count_reg[28]/D
>>>>>>> Stashed changes
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000     0.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    baysis_clock_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.128 r  baysis_clock_IBUF_BUFG_inst/O
<<<<<<< Updated upstream
                         net (fo=147, routed)         0.833     1.960    unit_20khz/baysis_clock_IBUF_BUFG
    SLICE_X37Y49         FDRE                                         r  unit_20khz/COUNT_reg[27]/C
                         clock pessimism             -0.513     1.447    
    SLICE_X37Y49         FDRE (Hold_fdre_C_D)         0.105     1.552    unit_20khz/COUNT_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 unit_20khz/COUNT_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unit_20khz/COUNT_reg[11]/D
=======
                         net (fo=147, routed)         0.830     1.958    unitB/baysis_clock_IBUF_BUFG
    SLICE_X31Y51         FDRE                                         r  unitB/count_reg[28]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X31Y51         FDRE (Hold_fdre_C_D)         0.105     1.819    unitB/count_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 unitB/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unitB/count_reg[30]/D
>>>>>>> Stashed changes
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
<<<<<<< Updated upstream
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns
=======
  Data Path Delay:        0.526ns  (logic 0.405ns (76.987%)  route 0.121ns (23.013%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns
>>>>>>> Stashed changes

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000     0.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    baysis_clock_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.884 r  baysis_clock_IBUF_BUFG_inst/O
<<<<<<< Updated upstream
                         net (fo=147, routed)         0.563     1.446    unit_20khz/baysis_clock_IBUF_BUFG
    SLICE_X37Y45         FDRE                                         r  unit_20khz/COUNT_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y45         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  unit_20khz/COUNT_reg[11]/Q
                         net (fo=2, routed)           0.119     1.706    unit_20khz/COUNT_reg[11]
    SLICE_X37Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  unit_20khz/COUNT_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.814    unit_20khz/COUNT_reg[8]_i_1_n_4
    SLICE_X37Y45         FDRE                                         r  unit_20khz/COUNT_reg[11]/D
=======
                         net (fo=147, routed)         0.564     1.447    unitB/baysis_clock_IBUF_BUFG
    SLICE_X31Y49         FDRE                                         r  unitB/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  unitB/count_reg[23]/Q
                         net (fo=2, routed)           0.120     1.708    unitB/count_reg[23]
    SLICE_X31Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  unitB/count_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.869    unitB/count_reg[20]_i_1__0_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.908 r  unitB/count_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.908    unitB/count_reg[24]_i_1__0_n_0
    SLICE_X31Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.973 r  unitB/count_reg[28]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.973    unitB/count_reg[28]_i_1__0_n_5
    SLICE_X31Y51         FDRE                                         r  unitB/count_reg[30]/D
>>>>>>> Stashed changes
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000     0.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    baysis_clock_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.128 r  baysis_clock_IBUF_BUFG_inst/O
<<<<<<< Updated upstream
                         net (fo=147, routed)         0.832     1.959    unit_20khz/baysis_clock_IBUF_BUFG
    SLICE_X37Y45         FDRE                                         r  unit_20khz/COUNT_reg[11]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X37Y45         FDRE (Hold_fdre_C_D)         0.105     1.551    unit_20khz/COUNT_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 unit_20khz/COUNT_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unit_20khz/COUNT_reg[19]/D
=======
                         net (fo=147, routed)         0.830     1.958    unitB/baysis_clock_IBUF_BUFG
    SLICE_X31Y51         FDRE                                         r  unitB/count_reg[30]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X31Y51         FDRE (Hold_fdre_C_D)         0.105     1.819    unitB/count_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 unitB/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unitB/count_reg[29]/D
>>>>>>> Stashed changes
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
<<<<<<< Updated upstream
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns
=======
  Data Path Delay:        0.551ns  (logic 0.430ns (78.031%)  route 0.121ns (21.969%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns
>>>>>>> Stashed changes

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000     0.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    baysis_clock_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.884 r  baysis_clock_IBUF_BUFG_inst/O
<<<<<<< Updated upstream
                         net (fo=147, routed)         0.564     1.447    unit_20khz/baysis_clock_IBUF_BUFG
    SLICE_X37Y47         FDRE                                         r  unit_20khz/COUNT_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  unit_20khz/COUNT_reg[19]/Q
                         net (fo=2, routed)           0.119     1.707    unit_20khz/COUNT_reg[19]
    SLICE_X37Y47         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.815 r  unit_20khz/COUNT_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.815    unit_20khz/COUNT_reg[16]_i_1_n_4
    SLICE_X37Y47         FDRE                                         r  unit_20khz/COUNT_reg[19]/D
=======
                         net (fo=147, routed)         0.564     1.447    unitB/baysis_clock_IBUF_BUFG
    SLICE_X31Y49         FDRE                                         r  unitB/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  unitB/count_reg[23]/Q
                         net (fo=2, routed)           0.120     1.708    unitB/count_reg[23]
    SLICE_X31Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  unitB/count_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.869    unitB/count_reg[20]_i_1__0_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.908 r  unitB/count_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.908    unitB/count_reg[24]_i_1__0_n_0
    SLICE_X31Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.998 r  unitB/count_reg[28]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     1.998    unitB/count_reg[28]_i_1__0_n_6
    SLICE_X31Y51         FDRE                                         r  unitB/count_reg[29]/D
>>>>>>> Stashed changes
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000     0.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    baysis_clock_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.128 r  baysis_clock_IBUF_BUFG_inst/O
<<<<<<< Updated upstream
                         net (fo=147, routed)         0.833     1.960    unit_20khz/baysis_clock_IBUF_BUFG
    SLICE_X37Y47         FDRE                                         r  unit_20khz/COUNT_reg[19]/C
                         clock pessimism             -0.513     1.447    
    SLICE_X37Y47         FDRE (Hold_fdre_C_D)         0.105     1.552    unit_20khz/COUNT_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 unit_20khz/COUNT_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unit_20khz/COUNT_reg[15]/D
=======
                         net (fo=147, routed)         0.830     1.958    unitB/baysis_clock_IBUF_BUFG
    SLICE_X31Y51         FDRE                                         r  unitB/count_reg[29]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X31Y51         FDRE (Hold_fdre_C_D)         0.105     1.819    unitB/count_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 unitB/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unitB/count_reg[31]/D
>>>>>>> Stashed changes
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
<<<<<<< Updated upstream
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns
=======
  Data Path Delay:        0.551ns  (logic 0.430ns (78.031%)  route 0.121ns (21.969%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns
>>>>>>> Stashed changes

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000     0.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    baysis_clock_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.884 r  baysis_clock_IBUF_BUFG_inst/O
<<<<<<< Updated upstream
                         net (fo=147, routed)         0.563     1.446    unit_20khz/baysis_clock_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  unit_20khz/COUNT_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  unit_20khz/COUNT_reg[15]/Q
                         net (fo=2, routed)           0.120     1.707    unit_20khz/COUNT_reg[15]
    SLICE_X37Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.815 r  unit_20khz/COUNT_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.815    unit_20khz/COUNT_reg[12]_i_1_n_4
    SLICE_X37Y46         FDRE                                         r  unit_20khz/COUNT_reg[15]/D
=======
                         net (fo=147, routed)         0.564     1.447    unitB/baysis_clock_IBUF_BUFG
    SLICE_X31Y49         FDRE                                         r  unitB/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  unitB/count_reg[23]/Q
                         net (fo=2, routed)           0.120     1.708    unitB/count_reg[23]
    SLICE_X31Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  unitB/count_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.869    unitB/count_reg[20]_i_1__0_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.908 r  unitB/count_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.908    unitB/count_reg[24]_i_1__0_n_0
    SLICE_X31Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.998 r  unitB/count_reg[28]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.998    unitB/count_reg[28]_i_1__0_n_4
    SLICE_X31Y51         FDRE                                         r  unitB/count_reg[31]/D
>>>>>>> Stashed changes
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000     0.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    baysis_clock_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.128 r  baysis_clock_IBUF_BUFG_inst/O
<<<<<<< Updated upstream
                         net (fo=147, routed)         0.832     1.959    unit_20khz/baysis_clock_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  unit_20khz/COUNT_reg[15]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X37Y46         FDRE (Hold_fdre_C_D)         0.105     1.551    unit_20khz/COUNT_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 unit_20khz/COUNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unit_20khz/COUNT_reg[3]/D
=======
                         net (fo=147, routed)         0.830     1.958    unitB/baysis_clock_IBUF_BUFG
    SLICE_X31Y51         FDRE                                         r  unitB/count_reg[31]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X31Y51         FDRE (Hold_fdre_C_D)         0.105     1.819    unitB/count_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 unitA/delay_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unitA/press_reg/D
>>>>>>> Stashed changes
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
<<<<<<< Updated upstream
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns
=======
  Data Path Delay:        0.365ns  (logic 0.183ns (50.196%)  route 0.182ns (49.804%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns
>>>>>>> Stashed changes

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000     0.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    baysis_clock_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.884 r  baysis_clock_IBUF_BUFG_inst/O
<<<<<<< Updated upstream
                         net (fo=147, routed)         0.563     1.446    unit_20khz/baysis_clock_IBUF_BUFG
    SLICE_X37Y43         FDRE                                         r  unit_20khz/COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  unit_20khz/COUNT_reg[3]/Q
                         net (fo=2, routed)           0.120     1.707    unit_20khz/COUNT_reg[3]
    SLICE_X37Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.815 r  unit_20khz/COUNT_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.815    unit_20khz/COUNT_reg[0]_i_2_n_4
    SLICE_X37Y43         FDRE                                         r  unit_20khz/COUNT_reg[3]/D
=======
                         net (fo=147, routed)         0.562     1.445    unitA/baysis_clock_IBUF_BUFG
    SLICE_X29Y41         FDRE                                         r  unitA/delay_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y41         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  unitA/delay_reg/Q
                         net (fo=4, routed)           0.182     1.768    unitA/led14_OBUF
    SLICE_X29Y41         LUT3 (Prop_lut3_I1_O)        0.042     1.810 r  unitA/press_i_1/O
                         net (fo=1, routed)           0.000     1.810    unitA/press_i_1_n_0
    SLICE_X29Y41         FDRE                                         r  unitA/press_reg/D
>>>>>>> Stashed changes
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000     0.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    baysis_clock_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.128 r  baysis_clock_IBUF_BUFG_inst/O
<<<<<<< Updated upstream
                         net (fo=147, routed)         0.832     1.959    unit_20khz/baysis_clock_IBUF_BUFG
    SLICE_X37Y43         FDRE                                         r  unit_20khz/COUNT_reg[3]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X37Y43         FDRE (Hold_fdre_C_D)         0.105     1.551    unit_20khz/COUNT_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 unit_20khz/COUNT_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unit_20khz/COUNT_reg[7]/D
=======
                         net (fo=147, routed)         0.832     1.959    unitA/baysis_clock_IBUF_BUFG
    SLICE_X29Y41         FDRE                                         r  unitA/press_reg/C
                         clock pessimism             -0.514     1.445    
    SLICE_X29Y41         FDRE (Hold_fdre_C_D)         0.107     1.552    unitA/press_reg
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 unit_20khz/COUNT_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unit_20khz/COUNT_reg[19]/D
>>>>>>> Stashed changes
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
<<<<<<< Updated upstream
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
=======
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
>>>>>>> Stashed changes
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000     0.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    baysis_clock_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.884 r  baysis_clock_IBUF_BUFG_inst/O
<<<<<<< Updated upstream
                         net (fo=147, routed)         0.563     1.446    unit_20khz/baysis_clock_IBUF_BUFG
    SLICE_X37Y44         FDRE                                         r  unit_20khz/COUNT_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  unit_20khz/COUNT_reg[7]/Q
                         net (fo=2, routed)           0.120     1.707    unit_20khz/COUNT_reg[7]
    SLICE_X37Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.815 r  unit_20khz/COUNT_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.815    unit_20khz/COUNT_reg[4]_i_1_n_4
    SLICE_X37Y44         FDRE                                         r  unit_20khz/COUNT_reg[7]/D
=======
                         net (fo=147, routed)         0.562     1.445    unit_20khz/baysis_clock_IBUF_BUFG
    SLICE_X35Y43         FDRE                                         r  unit_20khz/COUNT_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y43         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  unit_20khz/COUNT_reg[19]/Q
                         net (fo=2, routed)           0.117     1.703    unit_20khz/COUNT_reg[19]
    SLICE_X35Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.811 r  unit_20khz/COUNT_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.811    unit_20khz/COUNT_reg[16]_i_1_n_4
    SLICE_X35Y43         FDRE                                         r  unit_20khz/COUNT_reg[19]/D
>>>>>>> Stashed changes
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000     0.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    baysis_clock_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.128 r  baysis_clock_IBUF_BUFG_inst/O
<<<<<<< Updated upstream
                         net (fo=147, routed)         0.832     1.959    unit_20khz/baysis_clock_IBUF_BUFG
    SLICE_X37Y44         FDRE                                         r  unit_20khz/COUNT_reg[7]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X37Y44         FDRE (Hold_fdre_C_D)         0.105     1.551    unit_20khz/COUNT_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.264    
=======
                         net (fo=147, routed)         0.831     1.958    unit_20khz/baysis_clock_IBUF_BUFG
    SLICE_X35Y43         FDRE                                         r  unit_20khz/COUNT_reg[19]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X35Y43         FDRE (Hold_fdre_C_D)         0.105     1.550    unit_20khz/COUNT_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.261    
>>>>>>> Stashed changes





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { baysis_clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4  baysis_clock_IBUF_BUFG_inst/I
<<<<<<< Updated upstream
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y47   unitA/count_reg[25]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y47   unitA/count_reg[26]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y47   unitA/count_reg[27]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y48   unitA/count_reg[28]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y48   unitA/count_reg[29]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y41   unitA/count_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y48   unitA/count_reg[30]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y48   unitA/count_reg[31]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y41   unitA/count_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y41   unitA/count_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y41   unitA/count_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y42   unitA/count_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y42   unitA/count_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y42   unitA/count_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y42   unitA/count_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y47   unitB/count_reg[29]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y47   unitB/count_reg[30]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y47   unitB/count_reg[31]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y48   unit_20khz/COUNT_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y47   unitA/count_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y47   unitA/count_reg[26]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y47   unitA/count_reg[27]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y48   unitA/count_reg[28]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y48   unitA/count_reg[29]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y48   unitA/count_reg[30]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y48   unitA/count_reg[31]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y50   unit_20khz/COUNT_reg[28]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y50   unit_20khz/COUNT_reg[29]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y50   unit_20khz/COUNT_reg[30]/C
=======
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y39   unitA/count_reg[19]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y35   unitA/count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y40   unitA/count_reg[20]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y40   unitA/count_reg[21]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y40   unitA/count_reg[22]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y40   unitA/count_reg[23]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y41   unitA/count_reg[24]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y41   unitA/count_reg[25]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y41   unitA/count_reg[26]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y41   unitA/count_reg[24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y41   unitA/count_reg[25]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y41   unitA/count_reg[26]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y41   unitA/count_reg[27]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y42   unitA/count_reg[28]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y42   unitA/count_reg[29]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y42   unitA/count_reg[30]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y42   unitA/count_reg[31]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y41   unitA/delay_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y41   unitA/press_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y35   unitA/count_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y39   unit_20khz/COUNT_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y39   unit_20khz/COUNT_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y35   unitA/count_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y35   unitA/count_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y36   unitA/count_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y36   unitA/count_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y36   unitA/count_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y36   unitA/count_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y37   unitA/count_reg[8]/C
>>>>>>> Stashed changes



