data_mem_gen_0.v,verilog,xil_defaultlib,../../../../pipeline_try1.srcs/sources_1/ip/data_mem_gen_0/sim/data_mem_gen_0.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
