// Seed: 1779043541
module module_0 (
    input tri0 id_0,
    output tri0 id_1,
    input wire id_2,
    input tri0 id_3,
    output tri id_4,
    input supply0 id_5,
    output wor id_6
);
  wor id_8 = 1;
endmodule
module module_1 (
    input uwire id_0,
    output uwire id_1,
    output uwire id_2,
    output wor id_3,
    input uwire id_4,
    output uwire id_5,
    output tri id_6,
    input wor id_7,
    input supply0 id_8,
    input tri id_9,
    input tri id_10,
    output supply1 id_11,
    output wire id_12,
    input wire id_13,
    input tri1 id_14,
    input supply1 id_15,
    input tri1 id_16,
    input tri id_17,
    input wand id_18,
    output wire id_19,
    input wor id_20,
    input supply0 id_21,
    output supply1 id_22,
    input wand id_23,
    output supply1 id_24,
    input supply0 id_25,
    output supply1 id_26,
    output tri id_27,
    output wor id_28,
    input tri1 id_29,
    input tri id_30,
    input wand id_31,
    output supply1 id_32,
    input wand id_33,
    input wire id_34,
    input wand id_35
);
  assign id_27 = 1 == 1;
  module_0(
      id_8, id_5, id_16, id_25, id_27, id_29, id_12
  );
endmodule
