Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=E:/DE0_NANO_SDRAM_Nios_Test/ --output-directory=E:/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/ --report-file=bsf:E:/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS.bsf --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE22F17C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=E:/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS.qsys
Progress: Loading DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS.qsys
Progress: Reading input file
Progress: Adding clk_50 [clock_source 13.1]
Progress: Parameterizing module clk_50
Progress: Adding nios2_qsys [altera_nios2_qsys 13.1]
Progress: Parameterizing module nios2_qsys
Progress: Adding sysid_qsys [altera_avalon_sysid_qsys 13.1]
Progress: Parameterizing module sysid_qsys
Progress: Adding timer [altera_avalon_timer 13.1]
Progress: Parameterizing module timer
Progress: Adding jtag_uart [altera_avalon_jtag_uart 13.1]
Progress: Parameterizing module jtag_uart
Progress: Adding key [altera_avalon_pio 13.1]
Progress: Parameterizing module key
Progress: Adding sdram [altera_avalon_new_sdram_controller 13.1]
Progress: Parameterizing module sdram
Progress: Adding altpll [altpll 13.1]
Progress: Parameterizing module altpll
Progress: Adding scl [altera_avalon_pio 13.1]
Progress: Parameterizing module scl
Progress: Adding sda [altera_avalon_pio 13.1]
Progress: Parameterizing module sda
Progress: Adding uart_so2 [altera_avalon_uart 13.1]
Progress: Parameterizing module uart_so2
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: DE0_NANO_QSYS.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: DE0_NANO_QSYS.sysid_qsys: Time stamp will be automatically updated when this component is generated.
Info: DE0_NANO_QSYS.key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: DE0_NANO_QSYS.sda: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=E:/DE0_NANO_SDRAM_Nios_Test/ --output-directory=E:/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/ --file-set=QUARTUS_SYNTH --report-file=html:E:/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS.html --report-file=sopcinfo:E:/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS.sopcinfo --report-file=cmp:E:/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS.cmp --report-file=qip:E:/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/DE0_NANO_QSYS.qip --report-file=svd --report-file=regmap:E:/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/DE0_NANO_QSYS.regmap --report-file=debuginfo:E:/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/DE0_NANO_QSYS.debuginfo --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE22F17C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=E:/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS.qsys --language=VERILOG
Progress: Loading DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS.qsys
Progress: Reading input file
Progress: Adding clk_50 [clock_source 13.1]
Progress: Parameterizing module clk_50
Progress: Adding nios2_qsys [altera_nios2_qsys 13.1]
Progress: Parameterizing module nios2_qsys
Progress: Adding sysid_qsys [altera_avalon_sysid_qsys 13.1]
Progress: Parameterizing module sysid_qsys
Progress: Adding timer [altera_avalon_timer 13.1]
Progress: Parameterizing module timer
Progress: Adding jtag_uart [altera_avalon_jtag_uart 13.1]
Progress: Parameterizing module jtag_uart
Progress: Adding key [altera_avalon_pio 13.1]
Progress: Parameterizing module key
Progress: Adding sdram [altera_avalon_new_sdram_controller 13.1]
Progress: Parameterizing module sdram
Progress: Adding altpll [altpll 13.1]
Progress: Parameterizing module altpll
Progress: Adding scl [altera_avalon_pio 13.1]
Progress: Parameterizing module scl
Progress: Adding sda [altera_avalon_pio 13.1]
Progress: Parameterizing module sda
Progress: Adding uart_so2 [altera_avalon_uart 13.1]
Progress: Parameterizing module uart_so2
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: DE0_NANO_QSYS.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: DE0_NANO_QSYS.sysid_qsys: Time stamp will be automatically updated when this component is generated.
Info: DE0_NANO_QSYS.key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: DE0_NANO_QSYS.sda: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: DE0_NANO_QSYS: Generating DE0_NANO_QSYS "DE0_NANO_QSYS" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 11 modules, 46 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 11 modules, 42 connections
Info: merlin_translator_transform: After transform: 23 modules, 90 connections
Info: merlin_domain_transform: After transform: 51 modules, 266 connections
Info: merlin_router_transform: After transform: 63 modules, 314 connections
Info: merlin_traffic_limiter_transform: After transform: 65 modules, 324 connections
Info: merlin_burst_transform: After transform: 66 modules, 328 connections
Info: merlin_network_to_switch_transform: After transform: 89 modules, 388 connections
Info: merlin_width_transform: After transform: 91 modules, 396 connections
Info: Inserting clock-crossing logic between cmd_xbar_demux_001.src6 and cmd_xbar_mux_006.sink0
Info: Inserting clock-crossing logic between cmd_xbar_demux_001.src7 and cmd_xbar_mux_007.sink0
Info: Inserting clock-crossing logic between cmd_xbar_demux_001.src8 and cmd_xbar_mux_008.sink0
Info: Inserting clock-crossing logic between cmd_xbar_demux_001.src9 and cmd_xbar_mux_009.sink0
Info: Inserting clock-crossing logic between rsp_xbar_demux_006.src0 and rsp_xbar_mux_001.sink6
Info: Inserting clock-crossing logic between rsp_xbar_demux_007.src0 and rsp_xbar_mux_001.sink7
Info: Inserting clock-crossing logic between rsp_xbar_demux_008.src0 and rsp_xbar_mux_001.sink8
Info: Inserting clock-crossing logic between rsp_xbar_demux_009.src0 and rsp_xbar_mux_001.sink9
Info: com_altera_sopcmodel_transforms_avalon_ClockCrossingTransform: After transform: 99 modules, 452 connections
Info: limiter_update_transform: After transform: 99 modules, 454 connections
Info: merlin_clock_and_reset_bridge_transform: After transform: 103 modules, 564 connections
Info: merlin_hierarchy_transform: After transform: 12 modules, 52 connections
Info: merlin_mm_transform: After transform: 12 modules, 52 connections
Info: merlin_interrupt_mapper_transform: After transform: 13 modules, 56 connections
Info: merlin_interrupt_sync_transform: After transform: 14 modules, 63 connections
Info: reset_adaptation_transform: After transform: 17 modules, 63 connections
Warning: DE0_NANO_QSYS: "No matching role found for uart_so2:s1:dataavailable (dataavailable)"
Warning: DE0_NANO_QSYS: "No matching role found for uart_so2:s1:readyfordata (readyfordata)"
Info: nios2_qsys: Starting RTL generation for module 'DE0_NANO_QSYS_nios2_qsys'
Info: nios2_qsys:   Generation command is [exec D:/altera/13.1/quartus/bin/eperlcmd.exe -I D:/altera/13.1/quartus/bin/perl/lib -I D:/altera/13.1/quartus/sopc_builder/bin/europa -I D:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I D:/altera/13.1/quartus/sopc_builder/bin -I D:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I D:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I D:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I D:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- D:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=DE0_NANO_QSYS_nios2_qsys --dir=C:/Users/fgjjd/AppData/Local/Temp/alt8829_7073148524262727374.dir/0001_nios2_qsys_gen/ --quartus_dir=D:/altera/13.1/quartus --verilog --config=C:/Users/fgjjd/AppData/Local/Temp/alt8829_7073148524262727374.dir/0001_nios2_qsys_gen//DE0_NANO_QSYS_nios2_qsys_processor_configuration.pl  --do_build_sim=0  ]
Info: nios2_qsys: # 2021.07.21 16:32:04 (*) Starting Nios II generation
Info: nios2_qsys: # 2021.07.21 16:32:04 (*)   Checking for plaintext license.
Info: nios2_qsys: # 2021.07.21 16:32:06 (*)   Plaintext license not found.
Info: nios2_qsys: # 2021.07.21 16:32:06 (*)   Checking for encrypted license (non-evaluation).
Info: nios2_qsys: # 2021.07.21 16:32:08 (*)   Encrypted license found.  SOF will not be time-limited.
Info: nios2_qsys: # 2021.07.21 16:32:08 (*)   Elaborating CPU configuration settings
Info: nios2_qsys: # 2021.07.21 16:32:08 (*)   Creating all objects for CPU
Info: nios2_qsys: # 2021.07.21 16:32:08 (*)     Testbench
Info: nios2_qsys: # 2021.07.21 16:32:08 (*)     Instruction decoding
Info: nios2_qsys: # 2021.07.21 16:32:08 (*)       Instruction fields
Info: nios2_qsys: # 2021.07.21 16:32:08 (*)       Instruction decodes
Info: nios2_qsys: # 2021.07.21 16:32:09 (*)       Signals for RTL simulation waveforms
Info: nios2_qsys: # 2021.07.21 16:32:09 (*)       Instruction controls
Info: nios2_qsys: # 2021.07.21 16:32:09 (*)     Pipeline frontend
Info: nios2_qsys: # 2021.07.21 16:32:09 (*)     Pipeline backend
Info: nios2_qsys: # 2021.07.21 16:32:11 (*)   Generating RTL from CPU objects
Info: nios2_qsys: # 2021.07.21 16:32:13 (*)   Creating encrypted RTL
Info: nios2_qsys: # 2021.07.21 16:32:14 (*) Done Nios II generation
Info: nios2_qsys: Done RTL generation for module 'DE0_NANO_QSYS_nios2_qsys'
Info: nios2_qsys: "DE0_NANO_QSYS" instantiated altera_nios2_qsys "nios2_qsys"
Info: sysid_qsys: "DE0_NANO_QSYS" instantiated altera_avalon_sysid_qsys "sysid_qsys"
Info: timer: Starting RTL generation for module 'DE0_NANO_QSYS_timer'
Info: timer:   Generation command is [exec D:/altera/13.1/quartus/bin//perl/bin/perl.exe -I D:/altera/13.1/quartus/bin//perl/lib -I D:/altera/13.1/quartus/sopc_builder/bin/europa -I D:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I D:/altera/13.1/quartus/sopc_builder/bin -I D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=DE0_NANO_QSYS_timer --dir=C:/Users/fgjjd/AppData/Local/Temp/alt8829_7073148524262727374.dir/0003_timer_gen/ --quartus_dir=D:/altera/13.1/quartus --verilog --config=C:/Users/fgjjd/AppData/Local/Temp/alt8829_7073148524262727374.dir/0003_timer_gen//DE0_NANO_QSYS_timer_component_configuration.pl  --do_build_sim=0  ]
Info: timer: Done RTL generation for module 'DE0_NANO_QSYS_timer'
Info: timer: "DE0_NANO_QSYS" instantiated altera_avalon_timer "timer"
Info: jtag_uart: Starting RTL generation for module 'DE0_NANO_QSYS_jtag_uart'
Info: jtag_uart:   Generation command is [exec D:/altera/13.1/quartus/bin/perl/bin/perl.exe -I D:/altera/13.1/quartus/bin/perl/lib -I D:/altera/13.1/quartus/sopc_builder/bin/europa -I D:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I D:/altera/13.1/quartus/sopc_builder/bin -I D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=DE0_NANO_QSYS_jtag_uart --dir=C:/Users/fgjjd/AppData/Local/Temp/alt8829_7073148524262727374.dir/0004_jtag_uart_gen/ --quartus_dir=D:/altera/13.1/quartus --verilog --config=C:/Users/fgjjd/AppData/Local/Temp/alt8829_7073148524262727374.dir/0004_jtag_uart_gen//DE0_NANO_QSYS_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'DE0_NANO_QSYS_jtag_uart'
Info: jtag_uart: "DE0_NANO_QSYS" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: key: Starting RTL generation for module 'DE0_NANO_QSYS_key'
Info: key:   Generation command is [exec D:/altera/13.1/quartus/bin/perl/bin/perl.exe -I D:/altera/13.1/quartus/bin/perl/lib -I D:/altera/13.1/quartus/sopc_builder/bin/europa -I D:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I D:/altera/13.1/quartus/sopc_builder/bin -I D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE0_NANO_QSYS_key --dir=C:/Users/fgjjd/AppData/Local/Temp/alt8829_7073148524262727374.dir/0005_key_gen/ --quartus_dir=D:/altera/13.1/quartus --verilog --config=C:/Users/fgjjd/AppData/Local/Temp/alt8829_7073148524262727374.dir/0005_key_gen//DE0_NANO_QSYS_key_component_configuration.pl  --do_build_sim=0  ]
Info: key: Done RTL generation for module 'DE0_NANO_QSYS_key'
Info: key: "DE0_NANO_QSYS" instantiated altera_avalon_pio "key"
Info: sdram: Starting RTL generation for module 'DE0_NANO_QSYS_sdram'
Info: sdram:   Generation command is [exec D:/altera/13.1/quartus/bin/perl/bin/perl.exe -I D:/altera/13.1/quartus/bin/perl/lib -I D:/altera/13.1/quartus/sopc_builder/bin/europa -I D:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I D:/altera/13.1/quartus/sopc_builder/bin -I D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=DE0_NANO_QSYS_sdram --dir=C:/Users/fgjjd/AppData/Local/Temp/alt8829_7073148524262727374.dir/0006_sdram_gen/ --quartus_dir=D:/altera/13.1/quartus --verilog --config=C:/Users/fgjjd/AppData/Local/Temp/alt8829_7073148524262727374.dir/0006_sdram_gen//DE0_NANO_QSYS_sdram_component_configuration.pl  --do_build_sim=0  ]
Info: sdram: Done RTL generation for module 'DE0_NANO_QSYS_sdram'
Info: sdram: "DE0_NANO_QSYS" instantiated altera_avalon_new_sdram_controller "sdram"
Info: altpll: "DE0_NANO_QSYS" instantiated altpll "altpll"
Info: scl: Starting RTL generation for module 'DE0_NANO_QSYS_scl'
Info: scl:   Generation command is [exec D:/altera/13.1/quartus/bin/perl/bin/perl.exe -I D:/altera/13.1/quartus/bin/perl/lib -I D:/altera/13.1/quartus/sopc_builder/bin/europa -I D:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I D:/altera/13.1/quartus/sopc_builder/bin -I D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE0_NANO_QSYS_scl --dir=C:/Users/fgjjd/AppData/Local/Temp/alt8829_7073148524262727374.dir/0009_scl_gen/ --quartus_dir=D:/altera/13.1/quartus --verilog --config=C:/Users/fgjjd/AppData/Local/Temp/alt8829_7073148524262727374.dir/0009_scl_gen//DE0_NANO_QSYS_scl_component_configuration.pl  --do_build_sim=0  ]
Info: scl: Done RTL generation for module 'DE0_NANO_QSYS_scl'
Info: scl: "DE0_NANO_QSYS" instantiated altera_avalon_pio "scl"
Info: sda: Starting RTL generation for module 'DE0_NANO_QSYS_sda'
Info: sda:   Generation command is [exec D:/altera/13.1/quartus/bin/perl/bin/perl.exe -I D:/altera/13.1/quartus/bin/perl/lib -I D:/altera/13.1/quartus/sopc_builder/bin/europa -I D:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I D:/altera/13.1/quartus/sopc_builder/bin -I D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE0_NANO_QSYS_sda --dir=C:/Users/fgjjd/AppData/Local/Temp/alt8829_7073148524262727374.dir/0010_sda_gen/ --quartus_dir=D:/altera/13.1/quartus --verilog --config=C:/Users/fgjjd/AppData/Local/Temp/alt8829_7073148524262727374.dir/0010_sda_gen//DE0_NANO_QSYS_sda_component_configuration.pl  --do_build_sim=0  ]
Info: sda: Done RTL generation for module 'DE0_NANO_QSYS_sda'
Info: sda: "DE0_NANO_QSYS" instantiated altera_avalon_pio "sda"
Info: uart_so2: Starting RTL generation for module 'DE0_NANO_QSYS_uart_so2'
Info: uart_so2:   Generation command is [exec D:/altera/13.1/quartus/bin/perl/bin/perl.exe -I D:/altera/13.1/quartus/bin/perl/lib -I D:/altera/13.1/quartus/sopc_builder/bin/europa -I D:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I D:/altera/13.1/quartus/sopc_builder/bin -I D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=DE0_NANO_QSYS_uart_so2 --dir=C:/Users/fgjjd/AppData/Local/Temp/alt8829_7073148524262727374.dir/0011_uart_so2_gen/ --quartus_dir=D:/altera/13.1/quartus --verilog --config=C:/Users/fgjjd/AppData/Local/Temp/alt8829_7073148524262727374.dir/0011_uart_so2_gen//DE0_NANO_QSYS_uart_so2_component_configuration.pl  --do_build_sim=0  ]
Info: uart_so2: Done RTL generation for module 'DE0_NANO_QSYS_uart_so2'
Info: uart_so2: "DE0_NANO_QSYS" instantiated altera_avalon_uart "uart_so2"
Info: pipeline_bridge_swap_transform: After transform: 92 modules, 318 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 92 modules, 318 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 92 modules, 318 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 92 modules, 318 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 92 modules, 318 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 92 modules, 318 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 92 modules, 318 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 92 modules, 318 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 92 modules, 318 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 92 modules, 318 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 92 modules, 318 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 92 modules, 318 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 92 modules, 318 connections
Info: mm_interconnect_0: "DE0_NANO_QSYS" instantiated altera_merlin_interconnect_wrapper "mm_interconnect_0"
Info: irq_mapper: "DE0_NANO_QSYS" instantiated altera_irq_mapper "irq_mapper"
Info: irq_synchronizer: "DE0_NANO_QSYS" instantiated altera_irq_clock_crosser "irq_synchronizer"
Info: rst_controller: "DE0_NANO_QSYS" instantiated altera_reset_controller "rst_controller"
Info: nios2_qsys_instruction_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_qsys_instruction_master_translator"
Info: nios2_qsys_jtag_debug_module_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "nios2_qsys_jtag_debug_module_translator"
Info: nios2_qsys_instruction_master_translator_avalon_universal_master_0_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_qsys_instruction_master_translator_avalon_universal_master_0_agent"
Info: nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info: nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "mm_interconnect_0" instantiated altera_merlin_router "addr_router"
Info: addr_router_001: "mm_interconnect_0" instantiated altera_merlin_router "addr_router_001"
Info: id_router: "mm_interconnect_0" instantiated altera_merlin_router "id_router"
Info: id_router_001: "mm_interconnect_0" instantiated altera_merlin_router "id_router_001"
Info: id_router_002: "mm_interconnect_0" instantiated altera_merlin_router "id_router_002"
Info: id_router_006: "mm_interconnect_0" instantiated altera_merlin_router "id_router_006"
Info: limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "limiter"
Info: Reusing file E:/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v
Info: burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "burst_adapter"
Info: cmd_xbar_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_001"
Info: cmd_xbar_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: cmd_xbar_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_xbar_mux_002"
Info: Reusing file E:/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_xbar_mux_006: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_xbar_mux_006"
Info: Reusing file E:/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_xbar_demux"
Info: rsp_xbar_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_002"
Info: rsp_xbar_demux_006: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_006"
Info: rsp_xbar_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file E:/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_xbar_mux_001"
Info: Reusing file E:/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv
Info: width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "width_adapter"
Info: Reusing file E:/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file E:/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: crosser: "mm_interconnect_0" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info: Reusing file E:/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: DE0_NANO_QSYS: Done "DE0_NANO_QSYS" with 40 modules, 63 files, 1651410 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
