# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do sls_fa_functional_vhdl_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_Labs/Lab3/sls_fa_functional_vhdl/sls_fa_functional_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:22:28 on Jan 31,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_Labs/Lab3/sls_fa_functional_vhdl/sls_fa_functional_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_fa_functional_vhdl
# -- Compiling architecture sls_fa_functional of sls_fa_functional_vhdl
# End time: 15:22:28 on Jan 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_Labs/Lab3/sls_fa_functional_vhdl/sls_fa_functional_vhdl_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:22:28 on Jan 31,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_Labs/Lab3/sls_fa_functional_vhdl/sls_fa_functional_vhdl_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_fa_functional_vhdl_tb
# -- Compiling architecture sls_behavioral_tb of sls_fa_functional_vhdl_tb
# End time: 15:22:28 on Jan 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  sls_fa_functional_vhdl_tb
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=""+acc"" sls_fa_functional_vhdl_tb 
# Start time: 15:22:28 on Jan 31,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.sls_fa_functional_vhdl_tb(sls_behavioral_tb)
# Loading work.sls_fa_functional_vhdl(sls_fa_functional)
# GetModuleFileName: The specified module could not be found.
# 
# 
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# A time value could not be extracted from the current line
# End time: 15:23:41 on Jan 31,2025, Elapsed time: 0:01:13
# Errors: 0, Warnings: 0
