// Seed: 819488261
module module_0;
  reg id_1 = 1;
  always if (-1) @(-1) id_1 <= id_1;
  localparam id_2 = 1;
  wire id_3, id_4;
  assign id_1 = 1 == 1;
  wire [1 : -1] id_5;
  logic id_6;
endmodule
module module_1 #(
    parameter id_2 = 32'd64
) (
    id_1,
    _id_2,
    id_3,
    id_4[~1 :-1'h0],
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  module_0 modCall_1 ();
  inout wire id_6;
  input wire id_5;
  input logic [7:0] id_4;
  input wire id_3;
  inout wire _id_2;
  inout wire id_1;
  localparam id_8 = 1;
  wire [1  +  id_2 : 1  !==  1] id_9, id_10;
endmodule
