Assertion report generated on: 10-Apr-2024 02:14:27 PM

Assertion summary report for design: reg_int_sim
################################################

Target | Total | Passed | Failed | Vacuous | Hit | Miss
------ | ----- | ------ | ------ | ------- | --- | ----


Resource usage summary report for the desing: reg_int_sim
#########################################################

      Phase       | Time (in [H]H:MM:SS:UUUUUU) | Memory (in MB)
----------------- | --------------------------- | --------------
V Parse & Ranking |       0:00:02.016403        |     904.78    
   Simulation     |       0:00:02.029640        |     968.78    
     D Parse      |       0:00:06.394607        |     979.93    
     Mining       |       0:00:00.000011        |     980.58    
     Overall      |       0:00:48.325247        |     980.58    
