{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 10 16:38:35 2021 " "Info: Processing started: Fri Dec 10 16:38:35 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off RAM8BYTE -c RAM8BYTE --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off RAM8BYTE -c RAM8BYTE --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "RAM8BYTE.bdf" "" { Schematic "D:/ctmt/RAM8BYTE/RAM8BYTE.bdf" { { 176 232 400 192 "clock" "" } } } } { "c:/altera/90/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clock memory memory RAM:inst\|altsyncram:altsyncram_component\|altsyncram_8pa1:auto_generated\|ram_block1a0~porta_datain_reg0 RAM:inst\|altsyncram:altsyncram_component\|altsyncram_8pa1:auto_generated\|ram_block1a0~porta_memory_reg0 500.0 MHz Internal " "Info: Clock \"clock\" Internal fmax is restricted to 500.0 MHz between source memory \"RAM:inst\|altsyncram:altsyncram_component\|altsyncram_8pa1:auto_generated\|ram_block1a0~porta_datain_reg0\" and destination memory \"RAM:inst\|altsyncram:altsyncram_component\|altsyncram_8pa1:auto_generated\|ram_block1a0~porta_memory_reg0\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "1.0 ns 1.0 ns 2.0 ns " "Info: fmax restricted to Clock High delay (1.0 ns) plus Clock Low delay (1.0 ns) : restricted to 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.720 ns + Longest memory memory " "Info: + Longest memory to memory delay is 1.720 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns RAM:inst\|altsyncram:altsyncram_component\|altsyncram_8pa1:auto_generated\|ram_block1a0~porta_datain_reg0 1 MEM M512_X4_Y1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M512_X4_Y1; Fanout = 1; MEM Node = 'RAM:inst\|altsyncram:altsyncram_component\|altsyncram_8pa1:auto_generated\|ram_block1a0~porta_datain_reg0'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM:inst|altsyncram:altsyncram_component|altsyncram_8pa1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_8pa1.tdf" "" { Text "D:/ctmt/RAM8BYTE/db/altsyncram_8pa1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.720 ns) 1.720 ns RAM:inst\|altsyncram:altsyncram_component\|altsyncram_8pa1:auto_generated\|ram_block1a0~porta_memory_reg0 2 MEM M512_X4_Y1 0 " "Info: 2: + IC(0.000 ns) + CELL(1.720 ns) = 1.720 ns; Loc. = M512_X4_Y1; Fanout = 0; MEM Node = 'RAM:inst\|altsyncram:altsyncram_component\|altsyncram_8pa1:auto_generated\|ram_block1a0~porta_memory_reg0'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.720 ns" { RAM:inst|altsyncram:altsyncram_component|altsyncram_8pa1:auto_generated|ram_block1a0~porta_datain_reg0 RAM:inst|altsyncram:altsyncram_component|altsyncram_8pa1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "db/altsyncram_8pa1.tdf" "" { Text "D:/ctmt/RAM8BYTE/db/altsyncram_8pa1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.720 ns ( 100.00 % ) " "Info: Total cell delay = 1.720 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.720 ns" { RAM:inst|altsyncram:altsyncram_component|altsyncram_8pa1:auto_generated|ram_block1a0~porta_datain_reg0 RAM:inst|altsyncram:altsyncram_component|altsyncram_8pa1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "1.720 ns" { RAM:inst|altsyncram:altsyncram_component|altsyncram_8pa1:auto_generated|ram_block1a0~porta_datain_reg0 {} RAM:inst|altsyncram:altsyncram_component|altsyncram_8pa1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns } { 0.000ns 1.720ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.046 ns - Smallest " "Info: - Smallest clock skew is -0.046 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.283 ns + Shortest memory " "Info: + Shortest clock path from clock \"clock\" to destination memory is 2.283 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "RAM8BYTE.bdf" "" { Schematic "D:/ctmt/RAM8BYTE/RAM8BYTE.bdf" { { 176 232 400 192 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 20 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 20; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "RAM8BYTE.bdf" "" { Schematic "D:/ctmt/RAM8BYTE/RAM8BYTE.bdf" { { 176 232 400 192 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.673 ns) + CELL(0.413 ns) 2.283 ns RAM:inst\|altsyncram:altsyncram_component\|altsyncram_8pa1:auto_generated\|ram_block1a0~porta_memory_reg0 3 MEM M512_X4_Y1 0 " "Info: 3: + IC(0.673 ns) + CELL(0.413 ns) = 2.283 ns; Loc. = M512_X4_Y1; Fanout = 0; MEM Node = 'RAM:inst\|altsyncram:altsyncram_component\|altsyncram_8pa1:auto_generated\|ram_block1a0~porta_memory_reg0'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.086 ns" { clock~clkctrl RAM:inst|altsyncram:altsyncram_component|altsyncram_8pa1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "db/altsyncram_8pa1.tdf" "" { Text "D:/ctmt/RAM8BYTE/db/altsyncram_8pa1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.267 ns ( 55.50 % ) " "Info: Total cell delay = 1.267 ns ( 55.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.016 ns ( 44.50 % ) " "Info: Total interconnect delay = 1.016 ns ( 44.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.283 ns" { clock clock~clkctrl RAM:inst|altsyncram:altsyncram_component|altsyncram_8pa1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.283 ns" { clock {} clock~combout {} clock~clkctrl {} RAM:inst|altsyncram:altsyncram_component|altsyncram_8pa1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.673ns } { 0.000ns 0.854ns 0.000ns 0.413ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.329 ns - Longest memory " "Info: - Longest clock path from clock \"clock\" to source memory is 2.329 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "RAM8BYTE.bdf" "" { Schematic "D:/ctmt/RAM8BYTE/RAM8BYTE.bdf" { { 176 232 400 192 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 20 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 20; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "RAM8BYTE.bdf" "" { Schematic "D:/ctmt/RAM8BYTE/RAM8BYTE.bdf" { { 176 232 400 192 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.673 ns) + CELL(0.459 ns) 2.329 ns RAM:inst\|altsyncram:altsyncram_component\|altsyncram_8pa1:auto_generated\|ram_block1a0~porta_datain_reg0 3 MEM M512_X4_Y1 1 " "Info: 3: + IC(0.673 ns) + CELL(0.459 ns) = 2.329 ns; Loc. = M512_X4_Y1; Fanout = 1; MEM Node = 'RAM:inst\|altsyncram:altsyncram_component\|altsyncram_8pa1:auto_generated\|ram_block1a0~porta_datain_reg0'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.132 ns" { clock~clkctrl RAM:inst|altsyncram:altsyncram_component|altsyncram_8pa1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_8pa1.tdf" "" { Text "D:/ctmt/RAM8BYTE/db/altsyncram_8pa1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.313 ns ( 56.38 % ) " "Info: Total cell delay = 1.313 ns ( 56.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.016 ns ( 43.62 % ) " "Info: Total interconnect delay = 1.016 ns ( 43.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.329 ns" { clock clock~clkctrl RAM:inst|altsyncram:altsyncram_component|altsyncram_8pa1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.329 ns" { clock {} clock~combout {} clock~clkctrl {} RAM:inst|altsyncram:altsyncram_component|altsyncram_8pa1:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.673ns } { 0.000ns 0.854ns 0.000ns 0.459ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.283 ns" { clock clock~clkctrl RAM:inst|altsyncram:altsyncram_component|altsyncram_8pa1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.283 ns" { clock {} clock~combout {} clock~clkctrl {} RAM:inst|altsyncram:altsyncram_component|altsyncram_8pa1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.673ns } { 0.000ns 0.854ns 0.000ns 0.413ns } "" } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.329 ns" { clock clock~clkctrl RAM:inst|altsyncram:altsyncram_component|altsyncram_8pa1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.329 ns" { clock {} clock~combout {} clock~clkctrl {} RAM:inst|altsyncram:altsyncram_component|altsyncram_8pa1:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.673ns } { 0.000ns 0.854ns 0.000ns 0.459ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.140 ns + " "Info: + Micro clock to output delay of source is 0.140 ns" {  } { { "db/altsyncram_8pa1.tdf" "" { Text "D:/ctmt/RAM8BYTE/db/altsyncram_8pa1.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.022 ns + " "Info: + Micro setup delay of destination is 0.022 ns" {  } { { "db/altsyncram_8pa1.tdf" "" { Text "D:/ctmt/RAM8BYTE/db/altsyncram_8pa1.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.720 ns" { RAM:inst|altsyncram:altsyncram_component|altsyncram_8pa1:auto_generated|ram_block1a0~porta_datain_reg0 RAM:inst|altsyncram:altsyncram_component|altsyncram_8pa1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "1.720 ns" { RAM:inst|altsyncram:altsyncram_component|altsyncram_8pa1:auto_generated|ram_block1a0~porta_datain_reg0 {} RAM:inst|altsyncram:altsyncram_component|altsyncram_8pa1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns } { 0.000ns 1.720ns } "" } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.283 ns" { clock clock~clkctrl RAM:inst|altsyncram:altsyncram_component|altsyncram_8pa1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.283 ns" { clock {} clock~combout {} clock~clkctrl {} RAM:inst|altsyncram:altsyncram_component|altsyncram_8pa1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.673ns } { 0.000ns 0.854ns 0.000ns 0.413ns } "" } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.329 ns" { clock clock~clkctrl RAM:inst|altsyncram:altsyncram_component|altsyncram_8pa1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.329 ns" { clock {} clock~combout {} clock~clkctrl {} RAM:inst|altsyncram:altsyncram_component|altsyncram_8pa1:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.673ns } { 0.000ns 0.854ns 0.000ns 0.459ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM:inst|altsyncram:altsyncram_component|altsyncram_8pa1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { RAM:inst|altsyncram:altsyncram_component|altsyncram_8pa1:auto_generated|ram_block1a0~porta_memory_reg0 {} } {  } {  } "" } } { "db/altsyncram_8pa1.tdf" "" { Text "D:/ctmt/RAM8BYTE/db/altsyncram_8pa1.tdf" 36 2 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "RAM:inst\|altsyncram:altsyncram_component\|altsyncram_8pa1:auto_generated\|ram_block1a0~porta_datain_reg2 data\[2\] clock 3.015 ns memory " "Info: tsu for memory \"RAM:inst\|altsyncram:altsyncram_component\|altsyncram_8pa1:auto_generated\|ram_block1a0~porta_datain_reg2\" (data pin = \"data\[2\]\", clock pin = \"clock\") is 3.015 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.322 ns + Longest pin memory " "Info: + Longest pin to memory delay is 5.322 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.847 ns) 0.847 ns data\[2\] 1 PIN PIN_Y15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.847 ns) = 0.847 ns; Loc. = PIN_Y15; Fanout = 1; PIN Node = 'data\[2\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[2] } "NODE_NAME" } } { "RAM8BYTE.bdf" "" { Schematic "D:/ctmt/RAM8BYTE/RAM8BYTE.bdf" { { 96 232 400 112 "data\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.341 ns) + CELL(0.134 ns) 5.322 ns RAM:inst\|altsyncram:altsyncram_component\|altsyncram_8pa1:auto_generated\|ram_block1a0~porta_datain_reg2 2 MEM M512_X4_Y1 1 " "Info: 2: + IC(4.341 ns) + CELL(0.134 ns) = 5.322 ns; Loc. = M512_X4_Y1; Fanout = 1; MEM Node = 'RAM:inst\|altsyncram:altsyncram_component\|altsyncram_8pa1:auto_generated\|ram_block1a0~porta_datain_reg2'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "4.475 ns" { data[2] RAM:inst|altsyncram:altsyncram_component|altsyncram_8pa1:auto_generated|ram_block1a0~porta_datain_reg2 } "NODE_NAME" } } { "db/altsyncram_8pa1.tdf" "" { Text "D:/ctmt/RAM8BYTE/db/altsyncram_8pa1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.981 ns ( 18.43 % ) " "Info: Total cell delay = 0.981 ns ( 18.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.341 ns ( 81.57 % ) " "Info: Total interconnect delay = 4.341 ns ( 81.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "5.322 ns" { data[2] RAM:inst|altsyncram:altsyncram_component|altsyncram_8pa1:auto_generated|ram_block1a0~porta_datain_reg2 } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "5.322 ns" { data[2] {} data[2]~combout {} RAM:inst|altsyncram:altsyncram_component|altsyncram_8pa1:auto_generated|ram_block1a0~porta_datain_reg2 {} } { 0.000ns 0.000ns 4.341ns } { 0.000ns 0.847ns 0.134ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.022 ns + " "Info: + Micro setup delay of destination is 0.022 ns" {  } { { "db/altsyncram_8pa1.tdf" "" { Text "D:/ctmt/RAM8BYTE/db/altsyncram_8pa1.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.329 ns - Shortest memory " "Info: - Shortest clock path from clock \"clock\" to destination memory is 2.329 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "RAM8BYTE.bdf" "" { Schematic "D:/ctmt/RAM8BYTE/RAM8BYTE.bdf" { { 176 232 400 192 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 20 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 20; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "RAM8BYTE.bdf" "" { Schematic "D:/ctmt/RAM8BYTE/RAM8BYTE.bdf" { { 176 232 400 192 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.673 ns) + CELL(0.459 ns) 2.329 ns RAM:inst\|altsyncram:altsyncram_component\|altsyncram_8pa1:auto_generated\|ram_block1a0~porta_datain_reg2 3 MEM M512_X4_Y1 1 " "Info: 3: + IC(0.673 ns) + CELL(0.459 ns) = 2.329 ns; Loc. = M512_X4_Y1; Fanout = 1; MEM Node = 'RAM:inst\|altsyncram:altsyncram_component\|altsyncram_8pa1:auto_generated\|ram_block1a0~porta_datain_reg2'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.132 ns" { clock~clkctrl RAM:inst|altsyncram:altsyncram_component|altsyncram_8pa1:auto_generated|ram_block1a0~porta_datain_reg2 } "NODE_NAME" } } { "db/altsyncram_8pa1.tdf" "" { Text "D:/ctmt/RAM8BYTE/db/altsyncram_8pa1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.313 ns ( 56.38 % ) " "Info: Total cell delay = 1.313 ns ( 56.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.016 ns ( 43.62 % ) " "Info: Total interconnect delay = 1.016 ns ( 43.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.329 ns" { clock clock~clkctrl RAM:inst|altsyncram:altsyncram_component|altsyncram_8pa1:auto_generated|ram_block1a0~porta_datain_reg2 } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.329 ns" { clock {} clock~combout {} clock~clkctrl {} RAM:inst|altsyncram:altsyncram_component|altsyncram_8pa1:auto_generated|ram_block1a0~porta_datain_reg2 {} } { 0.000ns 0.000ns 0.343ns 0.673ns } { 0.000ns 0.854ns 0.000ns 0.459ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "5.322 ns" { data[2] RAM:inst|altsyncram:altsyncram_component|altsyncram_8pa1:auto_generated|ram_block1a0~porta_datain_reg2 } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "5.322 ns" { data[2] {} data[2]~combout {} RAM:inst|altsyncram:altsyncram_component|altsyncram_8pa1:auto_generated|ram_block1a0~porta_datain_reg2 {} } { 0.000ns 0.000ns 4.341ns } { 0.000ns 0.847ns 0.134ns } "" } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.329 ns" { clock clock~clkctrl RAM:inst|altsyncram:altsyncram_component|altsyncram_8pa1:auto_generated|ram_block1a0~porta_datain_reg2 } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.329 ns" { clock {} clock~combout {} clock~clkctrl {} RAM:inst|altsyncram:altsyncram_component|altsyncram_8pa1:auto_generated|ram_block1a0~porta_datain_reg2 {} } { 0.000ns 0.000ns 0.343ns 0.673ns } { 0.000ns 0.854ns 0.000ns 0.459ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock q\[5\] RAM:inst\|altsyncram:altsyncram_component\|altsyncram_8pa1:auto_generated\|ram_block1a0~porta_we_reg 8.859 ns memory " "Info: tco from clock \"clock\" to destination pin \"q\[5\]\" through memory \"RAM:inst\|altsyncram:altsyncram_component\|altsyncram_8pa1:auto_generated\|ram_block1a0~porta_we_reg\" is 8.859 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.328 ns + Longest memory " "Info: + Longest clock path from clock \"clock\" to source memory is 2.328 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "RAM8BYTE.bdf" "" { Schematic "D:/ctmt/RAM8BYTE/RAM8BYTE.bdf" { { 176 232 400 192 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 20 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 20; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "RAM8BYTE.bdf" "" { Schematic "D:/ctmt/RAM8BYTE/RAM8BYTE.bdf" { { 176 232 400 192 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.673 ns) + CELL(0.458 ns) 2.328 ns RAM:inst\|altsyncram:altsyncram_component\|altsyncram_8pa1:auto_generated\|ram_block1a0~porta_we_reg 3 MEM M512_X4_Y1 8 " "Info: 3: + IC(0.673 ns) + CELL(0.458 ns) = 2.328 ns; Loc. = M512_X4_Y1; Fanout = 8; MEM Node = 'RAM:inst\|altsyncram:altsyncram_component\|altsyncram_8pa1:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.131 ns" { clock~clkctrl RAM:inst|altsyncram:altsyncram_component|altsyncram_8pa1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_8pa1.tdf" "" { Text "D:/ctmt/RAM8BYTE/db/altsyncram_8pa1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.312 ns ( 56.36 % ) " "Info: Total cell delay = 1.312 ns ( 56.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.016 ns ( 43.64 % ) " "Info: Total interconnect delay = 1.016 ns ( 43.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.328 ns" { clock clock~clkctrl RAM:inst|altsyncram:altsyncram_component|altsyncram_8pa1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.328 ns" { clock {} clock~combout {} clock~clkctrl {} RAM:inst|altsyncram:altsyncram_component|altsyncram_8pa1:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 0.343ns 0.673ns } { 0.000ns 0.854ns 0.000ns 0.458ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.140 ns + " "Info: + Micro clock to output delay of source is 0.140 ns" {  } { { "db/altsyncram_8pa1.tdf" "" { Text "D:/ctmt/RAM8BYTE/db/altsyncram_8pa1.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.391 ns + Longest memory pin " "Info: + Longest memory to pin delay is 6.391 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns RAM:inst\|altsyncram:altsyncram_component\|altsyncram_8pa1:auto_generated\|ram_block1a0~porta_we_reg 1 MEM M512_X4_Y1 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M512_X4_Y1; Fanout = 8; MEM Node = 'RAM:inst\|altsyncram:altsyncram_component\|altsyncram_8pa1:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM:inst|altsyncram:altsyncram_component|altsyncram_8pa1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_8pa1.tdf" "" { Text "D:/ctmt/RAM8BYTE/db/altsyncram_8pa1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.793 ns) 1.793 ns RAM:inst\|altsyncram:altsyncram_component\|altsyncram_8pa1:auto_generated\|q_a\[5\] 2 MEM M512_X4_Y1 1 " "Info: 2: + IC(0.000 ns) + CELL(1.793 ns) = 1.793 ns; Loc. = M512_X4_Y1; Fanout = 1; MEM Node = 'RAM:inst\|altsyncram:altsyncram_component\|altsyncram_8pa1:auto_generated\|q_a\[5\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.793 ns" { RAM:inst|altsyncram:altsyncram_component|altsyncram_8pa1:auto_generated|ram_block1a0~porta_we_reg RAM:inst|altsyncram:altsyncram_component|altsyncram_8pa1:auto_generated|q_a[5] } "NODE_NAME" } } { "db/altsyncram_8pa1.tdf" "" { Text "D:/ctmt/RAM8BYTE/db/altsyncram_8pa1.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.444 ns) + CELL(2.154 ns) 6.391 ns q\[5\] 3 PIN PIN_W2 0 " "Info: 3: + IC(2.444 ns) + CELL(2.154 ns) = 6.391 ns; Loc. = PIN_W2; Fanout = 0; PIN Node = 'q\[5\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "4.598 ns" { RAM:inst|altsyncram:altsyncram_component|altsyncram_8pa1:auto_generated|q_a[5] q[5] } "NODE_NAME" } } { "RAM8BYTE.bdf" "" { Schematic "D:/ctmt/RAM8BYTE/RAM8BYTE.bdf" { { 96 616 792 112 "q\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.947 ns ( 61.76 % ) " "Info: Total cell delay = 3.947 ns ( 61.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.444 ns ( 38.24 % ) " "Info: Total interconnect delay = 2.444 ns ( 38.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "6.391 ns" { RAM:inst|altsyncram:altsyncram_component|altsyncram_8pa1:auto_generated|ram_block1a0~porta_we_reg RAM:inst|altsyncram:altsyncram_component|altsyncram_8pa1:auto_generated|q_a[5] q[5] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "6.391 ns" { RAM:inst|altsyncram:altsyncram_component|altsyncram_8pa1:auto_generated|ram_block1a0~porta_we_reg {} RAM:inst|altsyncram:altsyncram_component|altsyncram_8pa1:auto_generated|q_a[5] {} q[5] {} } { 0.000ns 0.000ns 2.444ns } { 0.000ns 1.793ns 2.154ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.328 ns" { clock clock~clkctrl RAM:inst|altsyncram:altsyncram_component|altsyncram_8pa1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.328 ns" { clock {} clock~combout {} clock~clkctrl {} RAM:inst|altsyncram:altsyncram_component|altsyncram_8pa1:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 0.343ns 0.673ns } { 0.000ns 0.854ns 0.000ns 0.458ns } "" } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "6.391 ns" { RAM:inst|altsyncram:altsyncram_component|altsyncram_8pa1:auto_generated|ram_block1a0~porta_we_reg RAM:inst|altsyncram:altsyncram_component|altsyncram_8pa1:auto_generated|q_a[5] q[5] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "6.391 ns" { RAM:inst|altsyncram:altsyncram_component|altsyncram_8pa1:auto_generated|ram_block1a0~porta_we_reg {} RAM:inst|altsyncram:altsyncram_component|altsyncram_8pa1:auto_generated|q_a[5] {} q[5] {} } { 0.000ns 0.000ns 2.444ns } { 0.000ns 1.793ns 2.154ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "RAM:inst\|altsyncram:altsyncram_component\|altsyncram_8pa1:auto_generated\|ram_block1a0~porta_datain_reg1 data\[1\] clock -2.182 ns memory " "Info: th for memory \"RAM:inst\|altsyncram:altsyncram_component\|altsyncram_8pa1:auto_generated\|ram_block1a0~porta_datain_reg1\" (data pin = \"data\[1\]\", clock pin = \"clock\") is -2.182 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.329 ns + Longest memory " "Info: + Longest clock path from clock \"clock\" to destination memory is 2.329 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "RAM8BYTE.bdf" "" { Schematic "D:/ctmt/RAM8BYTE/RAM8BYTE.bdf" { { 176 232 400 192 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 20 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 20; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "RAM8BYTE.bdf" "" { Schematic "D:/ctmt/RAM8BYTE/RAM8BYTE.bdf" { { 176 232 400 192 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.673 ns) + CELL(0.459 ns) 2.329 ns RAM:inst\|altsyncram:altsyncram_component\|altsyncram_8pa1:auto_generated\|ram_block1a0~porta_datain_reg1 3 MEM M512_X4_Y1 1 " "Info: 3: + IC(0.673 ns) + CELL(0.459 ns) = 2.329 ns; Loc. = M512_X4_Y1; Fanout = 1; MEM Node = 'RAM:inst\|altsyncram:altsyncram_component\|altsyncram_8pa1:auto_generated\|ram_block1a0~porta_datain_reg1'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.132 ns" { clock~clkctrl RAM:inst|altsyncram:altsyncram_component|altsyncram_8pa1:auto_generated|ram_block1a0~porta_datain_reg1 } "NODE_NAME" } } { "db/altsyncram_8pa1.tdf" "" { Text "D:/ctmt/RAM8BYTE/db/altsyncram_8pa1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.313 ns ( 56.38 % ) " "Info: Total cell delay = 1.313 ns ( 56.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.016 ns ( 43.62 % ) " "Info: Total interconnect delay = 1.016 ns ( 43.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.329 ns" { clock clock~clkctrl RAM:inst|altsyncram:altsyncram_component|altsyncram_8pa1:auto_generated|ram_block1a0~porta_datain_reg1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.329 ns" { clock {} clock~combout {} clock~clkctrl {} RAM:inst|altsyncram:altsyncram_component|altsyncram_8pa1:auto_generated|ram_block1a0~porta_datain_reg1 {} } { 0.000ns 0.000ns 0.343ns 0.673ns } { 0.000ns 0.854ns 0.000ns 0.459ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.203 ns + " "Info: + Micro hold delay of destination is 0.203 ns" {  } { { "db/altsyncram_8pa1.tdf" "" { Text "D:/ctmt/RAM8BYTE/db/altsyncram_8pa1.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.714 ns - Shortest pin memory " "Info: - Shortest pin to memory delay is 4.714 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.817 ns) 0.817 ns data\[1\] 1 PIN PIN_U14 1 " "Info: 1: + IC(0.000 ns) + CELL(0.817 ns) = 0.817 ns; Loc. = PIN_U14; Fanout = 1; PIN Node = 'data\[1\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[1] } "NODE_NAME" } } { "RAM8BYTE.bdf" "" { Schematic "D:/ctmt/RAM8BYTE/RAM8BYTE.bdf" { { 96 232 400 112 "data\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.763 ns) + CELL(0.134 ns) 4.714 ns RAM:inst\|altsyncram:altsyncram_component\|altsyncram_8pa1:auto_generated\|ram_block1a0~porta_datain_reg1 2 MEM M512_X4_Y1 1 " "Info: 2: + IC(3.763 ns) + CELL(0.134 ns) = 4.714 ns; Loc. = M512_X4_Y1; Fanout = 1; MEM Node = 'RAM:inst\|altsyncram:altsyncram_component\|altsyncram_8pa1:auto_generated\|ram_block1a0~porta_datain_reg1'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "3.897 ns" { data[1] RAM:inst|altsyncram:altsyncram_component|altsyncram_8pa1:auto_generated|ram_block1a0~porta_datain_reg1 } "NODE_NAME" } } { "db/altsyncram_8pa1.tdf" "" { Text "D:/ctmt/RAM8BYTE/db/altsyncram_8pa1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.951 ns ( 20.17 % ) " "Info: Total cell delay = 0.951 ns ( 20.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.763 ns ( 79.83 % ) " "Info: Total interconnect delay = 3.763 ns ( 79.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "4.714 ns" { data[1] RAM:inst|altsyncram:altsyncram_component|altsyncram_8pa1:auto_generated|ram_block1a0~porta_datain_reg1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "4.714 ns" { data[1] {} data[1]~combout {} RAM:inst|altsyncram:altsyncram_component|altsyncram_8pa1:auto_generated|ram_block1a0~porta_datain_reg1 {} } { 0.000ns 0.000ns 3.763ns } { 0.000ns 0.817ns 0.134ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.329 ns" { clock clock~clkctrl RAM:inst|altsyncram:altsyncram_component|altsyncram_8pa1:auto_generated|ram_block1a0~porta_datain_reg1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.329 ns" { clock {} clock~combout {} clock~clkctrl {} RAM:inst|altsyncram:altsyncram_component|altsyncram_8pa1:auto_generated|ram_block1a0~porta_datain_reg1 {} } { 0.000ns 0.000ns 0.343ns 0.673ns } { 0.000ns 0.854ns 0.000ns 0.459ns } "" } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "4.714 ns" { data[1] RAM:inst|altsyncram:altsyncram_component|altsyncram_8pa1:auto_generated|ram_block1a0~porta_datain_reg1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "4.714 ns" { data[1] {} data[1]~combout {} RAM:inst|altsyncram:altsyncram_component|altsyncram_8pa1:auto_generated|ram_block1a0~porta_datain_reg1 {} } { 0.000ns 0.000ns 3.763ns } { 0.000ns 0.817ns 0.134ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4374 " "Info: Peak virtual memory: 4374 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 10 16:38:35 2021 " "Info: Processing ended: Fri Dec 10 16:38:35 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
