## Description 
# Layout of a standard cell design project using Synopsys Deisgn Tool "Custom_Compiler" 

* Technology used : SAED_14nmPDK FinFET
  
* Gates done : Inverter , NAND , XOR
  
* Circuits done using those STDCells
  
 ![image](https://github.com/MohamedNabil95/Issues/assets/90795738/17feaf0b-488a-448e-9d21-eeb0e352241e)
