//////////////////////////////////////////////////////////////////////////////
// LPASS_ADDRESS_FILE.h generated by: GenArmCHeader.pl
//////////////////////////////////////////////////////////////////////////////
// **** W A R N I N G ****  THIS FILE IS AUTO GENERATED!! PLEASE DO NOT EDIT!!
//////////////////////////////////////////////////////////////////////////////
//
//Copyright (c) 2017 QUALCOMM Technologies, Inc. (QTI).  All Rights Reserved.
//QUALCOMM Proprietary.  Export of this technology or software is regulated
//by the U.S. Government, Diversion contrary to U.S. law prohibited.
//////////////////////////////////////////////////////////////////////////////
//
// RCS File        : -USE CVS LOG-
// Revision        : -USE CVS LOG-
// Last Check In   : -USE CVS LOG-
//////////////////////////////////////////////////////////////////////////////
// Description     : Constants related to Hardware Registers
//
// Byte Addresses are used for all BASES and ADDRESSES
//////////////////////////////////////////////////////////////////////////////
#ifndef LPASS_ADDRESS_FILELPAIF_HAL_V3_H

#define LPASS_ADDRESS_FILELPAIF_HAL_V3_H

//enum QCSR_REG_TYPE {QCSR_REG_RO, QCSR_REG_WO, QCSR_REG_RW, QCSR_REG_COMMAND};



#define LPASS_LPAIF_VFR_IRQ_CTL                   (0x62B6E004)
#define   LPASS_LPAIF_VFR_IRQ_CTL___RWC             QCSR_REG_RW
#define   LPASS_LPAIF_VFR_IRQ_CTL___POR          0x00000000
#define   LPASS_LPAIF_VFR_IRQ_CTL__LPAIF_VFR_IRQ_CTL_RWDMA_SEL_5___POR 0x0
#define   LPASS_LPAIF_VFR_IRQ_CTL__LPAIF_VFR_IRQ_CTL_RWDMA_SEL_4___POR 0x0
#define   LPASS_LPAIF_VFR_IRQ_CTL__LPAIF_VFR_IRQ_CTL_RWDMA_SEL_3___POR 0x0
#define   LPASS_LPAIF_VFR_IRQ_CTL__LPAIF_VFR_IRQ_CTL_RWDMA_SEL_2___POR 0x0
#define   LPASS_LPAIF_VFR_IRQ_CTL__LPAIF_VFR_IRQ_CTL_RWDMA_SEL_1___POR 0x0
#define   LPASS_LPAIF_VFR_IRQ_CTL__LPAIF_VFR_IRQ_CTL_RWDMA_SEL_0___POR 0x0
#define   LPASS_LPAIF_VFR_IRQ_CTL__LPAIF_VFR_IRQ_CTL_RDMA_SEL_5___POR 0x0
#define   LPASS_LPAIF_VFR_IRQ_CTL__LPAIF_VFR_IRQ_CTL_RDMA_SEL_4___POR 0x0
#define   LPASS_LPAIF_VFR_IRQ_CTL__LPAIF_VFR_IRQ_CTL_RDMA_SEL_3___POR 0x0
#define   LPASS_LPAIF_VFR_IRQ_CTL__LPAIF_VFR_IRQ_CTL_RDMA_SEL_2___POR 0x0
#define   LPASS_LPAIF_VFR_IRQ_CTL__LPAIF_VFR_IRQ_CTL_RDMA_SEL_1___POR 0x0
#define   LPASS_LPAIF_VFR_IRQ_CTL__LPAIF_VFR_IRQ_CTL_RDMA_SEL_0___POR 0x0
#define   LPASS_LPAIF_VFR_IRQ_CTL__LPAIF_VFR_IRQ_CTL_RWDMA_SEL_5___M 0x00000800
#define   LPASS_LPAIF_VFR_IRQ_CTL__LPAIF_VFR_IRQ_CTL_RWDMA_SEL_5___S              11
#define   LPASS_LPAIF_VFR_IRQ_CTL__LPAIF_VFR_IRQ_CTL_RWDMA_SEL_5__VFR_0             0x0
#define   LPASS_LPAIF_VFR_IRQ_CTL__LPAIF_VFR_IRQ_CTL_RWDMA_SEL_5__VFR1             0x1
#define   LPASS_LPAIF_VFR_IRQ_CTL__LPAIF_VFR_IRQ_CTL_RWDMA_SEL_4___M 0x00000400
#define   LPASS_LPAIF_VFR_IRQ_CTL__LPAIF_VFR_IRQ_CTL_RWDMA_SEL_4___S              10
#define   LPASS_LPAIF_VFR_IRQ_CTL__LPAIF_VFR_IRQ_CTL_RWDMA_SEL_4__VFR_0             0x0
#define   LPASS_LPAIF_VFR_IRQ_CTL__LPAIF_VFR_IRQ_CTL_RWDMA_SEL_4__VFR1             0x1
#define   LPASS_LPAIF_VFR_IRQ_CTL__LPAIF_VFR_IRQ_CTL_RWDMA_SEL_3___M 0x00000200
#define   LPASS_LPAIF_VFR_IRQ_CTL__LPAIF_VFR_IRQ_CTL_RWDMA_SEL_3___S               9
#define   LPASS_LPAIF_VFR_IRQ_CTL__LPAIF_VFR_IRQ_CTL_RWDMA_SEL_3__VFR_0             0x0
#define   LPASS_LPAIF_VFR_IRQ_CTL__LPAIF_VFR_IRQ_CTL_RWDMA_SEL_3__VFR1             0x1
#define   LPASS_LPAIF_VFR_IRQ_CTL__LPAIF_VFR_IRQ_CTL_RWDMA_SEL_2___M 0x00000100
#define   LPASS_LPAIF_VFR_IRQ_CTL__LPAIF_VFR_IRQ_CTL_RWDMA_SEL_2___S               8
#define   LPASS_LPAIF_VFR_IRQ_CTL__LPAIF_VFR_IRQ_CTL_RWDMA_SEL_2__VFR_0             0x0
#define   LPASS_LPAIF_VFR_IRQ_CTL__LPAIF_VFR_IRQ_CTL_RWDMA_SEL_2__VFR1             0x1
#define   LPASS_LPAIF_VFR_IRQ_CTL__LPAIF_VFR_IRQ_CTL_RWDMA_SEL_1___M 0x00000080
#define   LPASS_LPAIF_VFR_IRQ_CTL__LPAIF_VFR_IRQ_CTL_RWDMA_SEL_1___S               7
#define   LPASS_LPAIF_VFR_IRQ_CTL__LPAIF_VFR_IRQ_CTL_RWDMA_SEL_1__VFR_0             0x0
#define   LPASS_LPAIF_VFR_IRQ_CTL__LPAIF_VFR_IRQ_CTL_RWDMA_SEL_1__VFR1             0x1
#define   LPASS_LPAIF_VFR_IRQ_CTL__LPAIF_VFR_IRQ_CTL_RWDMA_SEL_0___M 0x00000040
#define   LPASS_LPAIF_VFR_IRQ_CTL__LPAIF_VFR_IRQ_CTL_RWDMA_SEL_0___S               6
#define   LPASS_LPAIF_VFR_IRQ_CTL__LPAIF_VFR_IRQ_CTL_RWDMA_SEL_0__VFR_0             0x0
#define   LPASS_LPAIF_VFR_IRQ_CTL__LPAIF_VFR_IRQ_CTL_RWDMA_SEL_0__VFR1             0x1
#define   LPASS_LPAIF_VFR_IRQ_CTL__LPAIF_VFR_IRQ_CTL_RDMA_SEL_5___M 0x00000020
#define   LPASS_LPAIF_VFR_IRQ_CTL__LPAIF_VFR_IRQ_CTL_RDMA_SEL_5___S               5
#define   LPASS_LPAIF_VFR_IRQ_CTL__LPAIF_VFR_IRQ_CTL_RDMA_SEL_5__VFR_0             0x0
#define   LPASS_LPAIF_VFR_IRQ_CTL__LPAIF_VFR_IRQ_CTL_RDMA_SEL_5__VFR1             0x1
#define   LPASS_LPAIF_VFR_IRQ_CTL__LPAIF_VFR_IRQ_CTL_RDMA_SEL_4___M 0x00000010
#define   LPASS_LPAIF_VFR_IRQ_CTL__LPAIF_VFR_IRQ_CTL_RDMA_SEL_4___S               4
#define   LPASS_LPAIF_VFR_IRQ_CTL__LPAIF_VFR_IRQ_CTL_RDMA_SEL_4__VFR_0             0x0
#define   LPASS_LPAIF_VFR_IRQ_CTL__LPAIF_VFR_IRQ_CTL_RDMA_SEL_4__VFR1             0x1
#define   LPASS_LPAIF_VFR_IRQ_CTL__LPAIF_VFR_IRQ_CTL_RDMA_SEL_3___M 0x00000008
#define   LPASS_LPAIF_VFR_IRQ_CTL__LPAIF_VFR_IRQ_CTL_RDMA_SEL_3___S               3
#define   LPASS_LPAIF_VFR_IRQ_CTL__LPAIF_VFR_IRQ_CTL_RDMA_SEL_3__VFR_0             0x0
#define   LPASS_LPAIF_VFR_IRQ_CTL__LPAIF_VFR_IRQ_CTL_RDMA_SEL_3__VFR1             0x1
#define   LPASS_LPAIF_VFR_IRQ_CTL__LPAIF_VFR_IRQ_CTL_RDMA_SEL_2___M 0x00000004
#define   LPASS_LPAIF_VFR_IRQ_CTL__LPAIF_VFR_IRQ_CTL_RDMA_SEL_2___S               2
#define   LPASS_LPAIF_VFR_IRQ_CTL__LPAIF_VFR_IRQ_CTL_RDMA_SEL_2__VFR_0             0x0
#define   LPASS_LPAIF_VFR_IRQ_CTL__LPAIF_VFR_IRQ_CTL_RDMA_SEL_2__VFR1             0x1
#define   LPASS_LPAIF_VFR_IRQ_CTL__LPAIF_VFR_IRQ_CTL_RDMA_SEL_1___M 0x00000002
#define   LPASS_LPAIF_VFR_IRQ_CTL__LPAIF_VFR_IRQ_CTL_RDMA_SEL_1___S               1
#define   LPASS_LPAIF_VFR_IRQ_CTL__LPAIF_VFR_IRQ_CTL_RDMA_SEL_1__VFR_0             0x0
#define   LPASS_LPAIF_VFR_IRQ_CTL__LPAIF_VFR_IRQ_CTL_RDMA_SEL_1__VFR1             0x1
#define   LPASS_LPAIF_VFR_IRQ_CTL__LPAIF_VFR_IRQ_CTL_RDMA_SEL_0___M 0x00000001
#define   LPASS_LPAIF_VFR_IRQ_CTL__LPAIF_VFR_IRQ_CTL_RDMA_SEL_0___S               0
#define   LPASS_LPAIF_VFR_IRQ_CTL__LPAIF_VFR_IRQ_CTL_RDMA_SEL_0__VFR_0             0x0
#define   LPASS_LPAIF_VFR_IRQ_CTL__LPAIF_VFR_IRQ_CTL_RDMA_SEL_0__VFR1             0x1
#define   LPASS_LPAIF_VFR_IRQ_CTL___M            0x00000FFF
#define   LPASS_LPAIF_VFR_IRQ_CTL___S                          0
#define LPASS_LPAIF_SPKR_CMD_RCGR                 (0x62C0F000)
#define   LPASS_LPAIF_SPKR_CMD_RCGR___RWC           QCSR_REG_RW
#define   LPASS_LPAIF_SPKR_CMD_RCGR___POR        0x00000000
#define   LPASS_LPAIF_SPKR_CMD_RCGR__ROOT_OFF___POR 0x0
#define   LPASS_LPAIF_SPKR_CMD_RCGR__DIRTY_D___POR 0x0
#define   LPASS_LPAIF_SPKR_CMD_RCGR__DIRTY_N___POR 0x0
#define   LPASS_LPAIF_SPKR_CMD_RCGR__DIRTY_M___POR 0x0
#define   LPASS_LPAIF_SPKR_CMD_RCGR__DIRTY_CFG_RCGR___POR 0x0
#define   LPASS_LPAIF_SPKR_CMD_RCGR__ROOT_EN___POR 0x0
#define   LPASS_LPAIF_SPKR_CMD_RCGR__UPDATE___POR 0x0
#define   LPASS_LPAIF_SPKR_CMD_RCGR__ROOT_OFF___M 0x80000000
#define   LPASS_LPAIF_SPKR_CMD_RCGR__ROOT_OFF___S              31
#define   LPASS_LPAIF_SPKR_CMD_RCGR__DIRTY_D___M 0x00000080
#define   LPASS_LPAIF_SPKR_CMD_RCGR__DIRTY_D___S               7
#define   LPASS_LPAIF_SPKR_CMD_RCGR__DIRTY_N___M 0x00000040
#define   LPASS_LPAIF_SPKR_CMD_RCGR__DIRTY_N___S               6
#define   LPASS_LPAIF_SPKR_CMD_RCGR__DIRTY_M___M 0x00000020
#define   LPASS_LPAIF_SPKR_CMD_RCGR__DIRTY_M___S               5
#define   LPASS_LPAIF_SPKR_CMD_RCGR__DIRTY_CFG_RCGR___M 0x00000010
#define   LPASS_LPAIF_SPKR_CMD_RCGR__DIRTY_CFG_RCGR___S               4
#define   LPASS_LPAIF_SPKR_CMD_RCGR__ROOT_EN___M 0x00000002
#define   LPASS_LPAIF_SPKR_CMD_RCGR__ROOT_EN___S               1
#define   LPASS_LPAIF_SPKR_CMD_RCGR__UPDATE___M  0x00000001
#define   LPASS_LPAIF_SPKR_CMD_RCGR__UPDATE___S                0
#define   LPASS_LPAIF_SPKR_CMD_RCGR___M          0x800000F3
#define   LPASS_LPAIF_SPKR_CMD_RCGR___S                        0
#define LPASS_LPAIF_SPKR_CFG_RCGR                 (0x62C0F004)
#define   LPASS_LPAIF_SPKR_CFG_RCGR___RWC           QCSR_REG_RW
#define   LPASS_LPAIF_SPKR_CFG_RCGR___POR        0x00000000
#define   LPASS_LPAIF_SPKR_CFG_RCGR__ALT_SRC_SEL___POR 0x0
#define   LPASS_LPAIF_SPKR_CFG_RCGR__MODE___POR  0x0
#define   LPASS_LPAIF_SPKR_CFG_RCGR__SRC_SEL___POR 0x0
#define   LPASS_LPAIF_SPKR_CFG_RCGR__SRC_DIV___POR 0x00
#define   LPASS_LPAIF_SPKR_CFG_RCGR__ALT_SRC_SEL___M 0x00004000
#define   LPASS_LPAIF_SPKR_CFG_RCGR__ALT_SRC_SEL___S              14
#define   LPASS_LPAIF_SPKR_CFG_RCGR__MODE___M    0x00003000
#define   LPASS_LPAIF_SPKR_CFG_RCGR__MODE___S                 12
#define   LPASS_LPAIF_SPKR_CFG_RCGR__SRC_SEL___M 0x00000700
#define   LPASS_LPAIF_SPKR_CFG_RCGR__SRC_SEL___S               8
#define   LPASS_LPAIF_SPKR_CFG_RCGR__SRC_DIV___M 0x0000001F
#define   LPASS_LPAIF_SPKR_CFG_RCGR__SRC_DIV___S               0
#define   LPASS_LPAIF_SPKR_CFG_RCGR___M          0x0000771F
#define   LPASS_LPAIF_SPKR_CFG_RCGR___S                        0
#define LPASS_LPAIF_SPKR_M                        (0x62C0F008)
#define   LPASS_LPAIF_SPKR_M___RWC                  QCSR_REG_RW
#define   LPASS_LPAIF_SPKR_M___POR               0x00000000
#define   LPASS_LPAIF_SPKR_M__M___POR            0x00
#define   LPASS_LPAIF_SPKR_M__M___M              0x000000FF
#define   LPASS_LPAIF_SPKR_M__M___S                            0
#define   LPASS_LPAIF_SPKR_M___M                 0x000000FF
#define   LPASS_LPAIF_SPKR_M___S                               0
#define LPASS_LPAIF_SPKR_N                        (0x62C0F00C)
#define   LPASS_LPAIF_SPKR_N___RWC                  QCSR_REG_RW
#define   LPASS_LPAIF_SPKR_N___POR               0x00000000
#define   LPASS_LPAIF_SPKR_N__NOT_N_MINUS_M___POR 0x00
#define   LPASS_LPAIF_SPKR_N__NOT_N_MINUS_M___M  0x000000FF
#define   LPASS_LPAIF_SPKR_N__NOT_N_MINUS_M___S                0
#define   LPASS_LPAIF_SPKR_N___M                 0x000000FF
#define   LPASS_LPAIF_SPKR_N___S                               0
#define LPASS_LPAIF_SPKR_D                        (0x62C0F010)
#define   LPASS_LPAIF_SPKR_D___RWC                  QCSR_REG_RW
#define   LPASS_LPAIF_SPKR_D___POR               0x00000000
#define   LPASS_LPAIF_SPKR_D__NOT_2D___POR       0x00
#define   LPASS_LPAIF_SPKR_D__NOT_2D___M         0x000000FF
#define   LPASS_LPAIF_SPKR_D__NOT_2D___S                       0
#define   LPASS_LPAIF_SPKR_D___M                 0x000000FF
#define   LPASS_LPAIF_SPKR_D___S                               0
#define LPASS_LPAIF_PRI_CMD_RCGR                  (0x62C10000)
#define   LPASS_LPAIF_PRI_CMD_RCGR___RWC            QCSR_REG_RW
#define   LPASS_LPAIF_PRI_CMD_RCGR___POR         0x00000000
#define   LPASS_LPAIF_PRI_CMD_RCGR__ROOT_OFF___POR 0x0
#define   LPASS_LPAIF_PRI_CMD_RCGR__DIRTY_D___POR 0x0
#define   LPASS_LPAIF_PRI_CMD_RCGR__DIRTY_N___POR 0x0
#define   LPASS_LPAIF_PRI_CMD_RCGR__DIRTY_M___POR 0x0
#define   LPASS_LPAIF_PRI_CMD_RCGR__DIRTY_CFG_RCGR___POR 0x0
#define   LPASS_LPAIF_PRI_CMD_RCGR__ROOT_EN___POR 0x0
#define   LPASS_LPAIF_PRI_CMD_RCGR__UPDATE___POR 0x0
#define   LPASS_LPAIF_PRI_CMD_RCGR__ROOT_OFF___M 0x80000000
#define   LPASS_LPAIF_PRI_CMD_RCGR__ROOT_OFF___S              31
#define   LPASS_LPAIF_PRI_CMD_RCGR__DIRTY_D___M  0x00000080
#define   LPASS_LPAIF_PRI_CMD_RCGR__DIRTY_D___S                7
#define   LPASS_LPAIF_PRI_CMD_RCGR__DIRTY_N___M  0x00000040
#define   LPASS_LPAIF_PRI_CMD_RCGR__DIRTY_N___S                6
#define   LPASS_LPAIF_PRI_CMD_RCGR__DIRTY_M___M  0x00000020
#define   LPASS_LPAIF_PRI_CMD_RCGR__DIRTY_M___S                5
#define   LPASS_LPAIF_PRI_CMD_RCGR__DIRTY_CFG_RCGR___M 0x00000010
#define   LPASS_LPAIF_PRI_CMD_RCGR__DIRTY_CFG_RCGR___S               4
#define   LPASS_LPAIF_PRI_CMD_RCGR__ROOT_EN___M  0x00000002
#define   LPASS_LPAIF_PRI_CMD_RCGR__ROOT_EN___S                1
#define   LPASS_LPAIF_PRI_CMD_RCGR__UPDATE___M   0x00000001
#define   LPASS_LPAIF_PRI_CMD_RCGR__UPDATE___S                 0
#define   LPASS_LPAIF_PRI_CMD_RCGR___M           0x800000F3
#define   LPASS_LPAIF_PRI_CMD_RCGR___S                         0
#define LPASS_LPAIF_PRI_CFG_RCGR                  (0x62C10004)
#define   LPASS_LPAIF_PRI_CFG_RCGR___RWC            QCSR_REG_RW
#define   LPASS_LPAIF_PRI_CFG_RCGR___POR         0x00000000
#define   LPASS_LPAIF_PRI_CFG_RCGR__ALT_SRC_SEL___POR 0x0
#define   LPASS_LPAIF_PRI_CFG_RCGR__MODE___POR   0x0
#define   LPASS_LPAIF_PRI_CFG_RCGR__SRC_SEL___POR 0x0
#define   LPASS_LPAIF_PRI_CFG_RCGR__SRC_DIV___POR 0x00
#define   LPASS_LPAIF_PRI_CFG_RCGR__ALT_SRC_SEL___M 0x00004000
#define   LPASS_LPAIF_PRI_CFG_RCGR__ALT_SRC_SEL___S              14
#define   LPASS_LPAIF_PRI_CFG_RCGR__MODE___M     0x00003000
#define   LPASS_LPAIF_PRI_CFG_RCGR__MODE___S                  12
#define   LPASS_LPAIF_PRI_CFG_RCGR__SRC_SEL___M  0x00000700
#define   LPASS_LPAIF_PRI_CFG_RCGR__SRC_SEL___S                8
#define   LPASS_LPAIF_PRI_CFG_RCGR__SRC_DIV___M  0x0000001F
#define   LPASS_LPAIF_PRI_CFG_RCGR__SRC_DIV___S                0
#define   LPASS_LPAIF_PRI_CFG_RCGR___M           0x0000771F
#define   LPASS_LPAIF_PRI_CFG_RCGR___S                         0
#define LPASS_LPAIF_PRI_M                         (0x62C10008)
#define   LPASS_LPAIF_PRI_M___RWC                   QCSR_REG_RW
#define   LPASS_LPAIF_PRI_M___POR                0x00000000
#define   LPASS_LPAIF_PRI_M__M___POR             0x0000
#define   LPASS_LPAIF_PRI_M__M___M               0x0000FFFF
#define   LPASS_LPAIF_PRI_M__M___S                             0
#define   LPASS_LPAIF_PRI_M___M                  0x0000FFFF
#define   LPASS_LPAIF_PRI_M___S                                0
#define LPASS_LPAIF_PRI_N                         (0x62C1000C)
#define   LPASS_LPAIF_PRI_N___RWC                   QCSR_REG_RW
#define   LPASS_LPAIF_PRI_N___POR                0x00000000
#define   LPASS_LPAIF_PRI_N__NOT_N_MINUS_M___POR 0x0000
#define   LPASS_LPAIF_PRI_N__NOT_N_MINUS_M___M   0x0000FFFF
#define   LPASS_LPAIF_PRI_N__NOT_N_MINUS_M___S                 0
#define   LPASS_LPAIF_PRI_N___M                  0x0000FFFF
#define   LPASS_LPAIF_PRI_N___S                                0
#define LPASS_LPAIF_PRI_D                         (0x62C10010)
#define   LPASS_LPAIF_PRI_D___RWC                   QCSR_REG_RW
#define   LPASS_LPAIF_PRI_D___POR                0x00000000
#define   LPASS_LPAIF_PRI_D__NOT_2D___POR        0x0000
#define   LPASS_LPAIF_PRI_D__NOT_2D___M          0x0000FFFF
#define   LPASS_LPAIF_PRI_D__NOT_2D___S                        0
#define   LPASS_LPAIF_PRI_D___M                  0x0000FFFF
#define   LPASS_LPAIF_PRI_D___S                                0
#define LPASS_LPAIF_SEC_CMD_RCGR                  (0x62C11000)
#define   LPASS_LPAIF_SEC_CMD_RCGR___RWC            QCSR_REG_RW
#define   LPASS_LPAIF_SEC_CMD_RCGR___POR         0x00000000
#define   LPASS_LPAIF_SEC_CMD_RCGR__ROOT_OFF___POR 0x0
#define   LPASS_LPAIF_SEC_CMD_RCGR__DIRTY_D___POR 0x0
#define   LPASS_LPAIF_SEC_CMD_RCGR__DIRTY_N___POR 0x0
#define   LPASS_LPAIF_SEC_CMD_RCGR__DIRTY_M___POR 0x0
#define   LPASS_LPAIF_SEC_CMD_RCGR__DIRTY_CFG_RCGR___POR 0x0
#define   LPASS_LPAIF_SEC_CMD_RCGR__ROOT_EN___POR 0x0
#define   LPASS_LPAIF_SEC_CMD_RCGR__UPDATE___POR 0x0
#define   LPASS_LPAIF_SEC_CMD_RCGR__ROOT_OFF___M 0x80000000
#define   LPASS_LPAIF_SEC_CMD_RCGR__ROOT_OFF___S              31
#define   LPASS_LPAIF_SEC_CMD_RCGR__DIRTY_D___M  0x00000080
#define   LPASS_LPAIF_SEC_CMD_RCGR__DIRTY_D___S                7
#define   LPASS_LPAIF_SEC_CMD_RCGR__DIRTY_N___M  0x00000040
#define   LPASS_LPAIF_SEC_CMD_RCGR__DIRTY_N___S                6
#define   LPASS_LPAIF_SEC_CMD_RCGR__DIRTY_M___M  0x00000020
#define   LPASS_LPAIF_SEC_CMD_RCGR__DIRTY_M___S                5
#define   LPASS_LPAIF_SEC_CMD_RCGR__DIRTY_CFG_RCGR___M 0x00000010
#define   LPASS_LPAIF_SEC_CMD_RCGR__DIRTY_CFG_RCGR___S               4
#define   LPASS_LPAIF_SEC_CMD_RCGR__ROOT_EN___M  0x00000002
#define   LPASS_LPAIF_SEC_CMD_RCGR__ROOT_EN___S                1
#define   LPASS_LPAIF_SEC_CMD_RCGR__UPDATE___M   0x00000001
#define   LPASS_LPAIF_SEC_CMD_RCGR__UPDATE___S                 0
#define   LPASS_LPAIF_SEC_CMD_RCGR___M           0x800000F3
#define   LPASS_LPAIF_SEC_CMD_RCGR___S                         0
#define LPASS_LPAIF_SEC_CFG_RCGR                  (0x62C11004)
#define   LPASS_LPAIF_SEC_CFG_RCGR___RWC            QCSR_REG_RW
#define   LPASS_LPAIF_SEC_CFG_RCGR___POR         0x00000000
#define   LPASS_LPAIF_SEC_CFG_RCGR__ALT_SRC_SEL___POR 0x0
#define   LPASS_LPAIF_SEC_CFG_RCGR__MODE___POR   0x0
#define   LPASS_LPAIF_SEC_CFG_RCGR__SRC_SEL___POR 0x0
#define   LPASS_LPAIF_SEC_CFG_RCGR__SRC_DIV___POR 0x00
#define   LPASS_LPAIF_SEC_CFG_RCGR__ALT_SRC_SEL___M 0x00004000
#define   LPASS_LPAIF_SEC_CFG_RCGR__ALT_SRC_SEL___S              14
#define   LPASS_LPAIF_SEC_CFG_RCGR__MODE___M     0x00003000
#define   LPASS_LPAIF_SEC_CFG_RCGR__MODE___S                  12
#define   LPASS_LPAIF_SEC_CFG_RCGR__SRC_SEL___M  0x00000700
#define   LPASS_LPAIF_SEC_CFG_RCGR__SRC_SEL___S                8
#define   LPASS_LPAIF_SEC_CFG_RCGR__SRC_DIV___M  0x0000001F
#define   LPASS_LPAIF_SEC_CFG_RCGR__SRC_DIV___S                0
#define   LPASS_LPAIF_SEC_CFG_RCGR___M           0x0000771F
#define   LPASS_LPAIF_SEC_CFG_RCGR___S                         0
#define LPASS_LPAIF_SEC_M                         (0x62C11008)
#define   LPASS_LPAIF_SEC_M___RWC                   QCSR_REG_RW
#define   LPASS_LPAIF_SEC_M___POR                0x00000000
#define   LPASS_LPAIF_SEC_M__M___POR             0x0000
#define   LPASS_LPAIF_SEC_M__M___M               0x0000FFFF
#define   LPASS_LPAIF_SEC_M__M___S                             0
#define   LPASS_LPAIF_SEC_M___M                  0x0000FFFF
#define   LPASS_LPAIF_SEC_M___S                                0
#define LPASS_LPAIF_SEC_N                         (0x62C1100C)
#define   LPASS_LPAIF_SEC_N___RWC                   QCSR_REG_RW
#define   LPASS_LPAIF_SEC_N___POR                0x00000000
#define   LPASS_LPAIF_SEC_N__NOT_N_MINUS_M___POR 0x0000
#define   LPASS_LPAIF_SEC_N__NOT_N_MINUS_M___M   0x0000FFFF
#define   LPASS_LPAIF_SEC_N__NOT_N_MINUS_M___S                 0
#define   LPASS_LPAIF_SEC_N___M                  0x0000FFFF
#define   LPASS_LPAIF_SEC_N___S                                0
#define LPASS_LPAIF_SEC_D                         (0x62C11010)
#define   LPASS_LPAIF_SEC_D___RWC                   QCSR_REG_RW
#define   LPASS_LPAIF_SEC_D___POR                0x00000000
#define   LPASS_LPAIF_SEC_D__NOT_2D___POR        0x0000
#define   LPASS_LPAIF_SEC_D__NOT_2D___M          0x0000FFFF
#define   LPASS_LPAIF_SEC_D__NOT_2D___S                        0
#define   LPASS_LPAIF_SEC_D___M                  0x0000FFFF
#define   LPASS_LPAIF_SEC_D___S                                0
#define LPASS_LPAIF_TER_CMD_RCGR                  (0x62C12000)
#define   LPASS_LPAIF_TER_CMD_RCGR___RWC            QCSR_REG_RW
#define   LPASS_LPAIF_TER_CMD_RCGR___POR         0x00000000
#define   LPASS_LPAIF_TER_CMD_RCGR__ROOT_OFF___POR 0x0
#define   LPASS_LPAIF_TER_CMD_RCGR__DIRTY_D___POR 0x0
#define   LPASS_LPAIF_TER_CMD_RCGR__DIRTY_N___POR 0x0
#define   LPASS_LPAIF_TER_CMD_RCGR__DIRTY_M___POR 0x0
#define   LPASS_LPAIF_TER_CMD_RCGR__DIRTY_CFG_RCGR___POR 0x0
#define   LPASS_LPAIF_TER_CMD_RCGR__ROOT_EN___POR 0x0
#define   LPASS_LPAIF_TER_CMD_RCGR__UPDATE___POR 0x0
#define   LPASS_LPAIF_TER_CMD_RCGR__ROOT_OFF___M 0x80000000
#define   LPASS_LPAIF_TER_CMD_RCGR__ROOT_OFF___S              31
#define   LPASS_LPAIF_TER_CMD_RCGR__DIRTY_D___M  0x00000080
#define   LPASS_LPAIF_TER_CMD_RCGR__DIRTY_D___S                7
#define   LPASS_LPAIF_TER_CMD_RCGR__DIRTY_N___M  0x00000040
#define   LPASS_LPAIF_TER_CMD_RCGR__DIRTY_N___S                6
#define   LPASS_LPAIF_TER_CMD_RCGR__DIRTY_M___M  0x00000020
#define   LPASS_LPAIF_TER_CMD_RCGR__DIRTY_M___S                5
#define   LPASS_LPAIF_TER_CMD_RCGR__DIRTY_CFG_RCGR___M 0x00000010
#define   LPASS_LPAIF_TER_CMD_RCGR__DIRTY_CFG_RCGR___S               4
#define   LPASS_LPAIF_TER_CMD_RCGR__ROOT_EN___M  0x00000002
#define   LPASS_LPAIF_TER_CMD_RCGR__ROOT_EN___S                1
#define   LPASS_LPAIF_TER_CMD_RCGR__UPDATE___M   0x00000001
#define   LPASS_LPAIF_TER_CMD_RCGR__UPDATE___S                 0
#define   LPASS_LPAIF_TER_CMD_RCGR___M           0x800000F3
#define   LPASS_LPAIF_TER_CMD_RCGR___S                         0
#define LPASS_LPAIF_TER_CFG_RCGR                  (0x62C12004)
#define   LPASS_LPAIF_TER_CFG_RCGR___RWC            QCSR_REG_RW
#define   LPASS_LPAIF_TER_CFG_RCGR___POR         0x00000000
#define   LPASS_LPAIF_TER_CFG_RCGR__ALT_SRC_SEL___POR 0x0
#define   LPASS_LPAIF_TER_CFG_RCGR__MODE___POR   0x0
#define   LPASS_LPAIF_TER_CFG_RCGR__SRC_SEL___POR 0x0
#define   LPASS_LPAIF_TER_CFG_RCGR__SRC_DIV___POR 0x00
#define   LPASS_LPAIF_TER_CFG_RCGR__ALT_SRC_SEL___M 0x00004000
#define   LPASS_LPAIF_TER_CFG_RCGR__ALT_SRC_SEL___S              14
#define   LPASS_LPAIF_TER_CFG_RCGR__MODE___M     0x00003000
#define   LPASS_LPAIF_TER_CFG_RCGR__MODE___S                  12
#define   LPASS_LPAIF_TER_CFG_RCGR__SRC_SEL___M  0x00000700
#define   LPASS_LPAIF_TER_CFG_RCGR__SRC_SEL___S                8
#define   LPASS_LPAIF_TER_CFG_RCGR__SRC_DIV___M  0x0000001F
#define   LPASS_LPAIF_TER_CFG_RCGR__SRC_DIV___S                0
#define   LPASS_LPAIF_TER_CFG_RCGR___M           0x0000771F
#define   LPASS_LPAIF_TER_CFG_RCGR___S                         0
#define LPASS_LPAIF_TER_M                         (0x62C12008)
#define   LPASS_LPAIF_TER_M___RWC                   QCSR_REG_RW
#define   LPASS_LPAIF_TER_M___POR                0x00000000
#define   LPASS_LPAIF_TER_M__M___POR             0x0000
#define   LPASS_LPAIF_TER_M__M___M               0x0000FFFF
#define   LPASS_LPAIF_TER_M__M___S                             0
#define   LPASS_LPAIF_TER_M___M                  0x0000FFFF
#define   LPASS_LPAIF_TER_M___S                                0
#define LPASS_LPAIF_TER_N                         (0x62C1200C)
#define   LPASS_LPAIF_TER_N___RWC                   QCSR_REG_RW
#define   LPASS_LPAIF_TER_N___POR                0x00000000
#define   LPASS_LPAIF_TER_N__NOT_N_MINUS_M___POR 0x0000
#define   LPASS_LPAIF_TER_N__NOT_N_MINUS_M___M   0x0000FFFF
#define   LPASS_LPAIF_TER_N__NOT_N_MINUS_M___S                 0
#define   LPASS_LPAIF_TER_N___M                  0x0000FFFF
#define   LPASS_LPAIF_TER_N___S                                0
#define LPASS_LPAIF_TER_D                         (0x62C12010)
#define   LPASS_LPAIF_TER_D___RWC                   QCSR_REG_RW
#define   LPASS_LPAIF_TER_D___POR                0x00000000
#define   LPASS_LPAIF_TER_D__NOT_2D___POR        0x0000
#define   LPASS_LPAIF_TER_D__NOT_2D___M          0x0000FFFF
#define   LPASS_LPAIF_TER_D__NOT_2D___S                        0
#define   LPASS_LPAIF_TER_D___M                  0x0000FFFF
#define   LPASS_LPAIF_TER_D___S                                0
#define LPASS_LPAIF_QUAD_CMD_RCGR                 (0x62C13000)
#define   LPASS_LPAIF_QUAD_CMD_RCGR___RWC           QCSR_REG_RW
#define   LPASS_LPAIF_QUAD_CMD_RCGR___POR        0x00000000
#define   LPASS_LPAIF_QUAD_CMD_RCGR__ROOT_OFF___POR 0x0
#define   LPASS_LPAIF_QUAD_CMD_RCGR__DIRTY_D___POR 0x0
#define   LPASS_LPAIF_QUAD_CMD_RCGR__DIRTY_N___POR 0x0
#define   LPASS_LPAIF_QUAD_CMD_RCGR__DIRTY_M___POR 0x0
#define   LPASS_LPAIF_QUAD_CMD_RCGR__DIRTY_CFG_RCGR___POR 0x0
#define   LPASS_LPAIF_QUAD_CMD_RCGR__ROOT_EN___POR 0x0
#define   LPASS_LPAIF_QUAD_CMD_RCGR__UPDATE___POR 0x0
#define   LPASS_LPAIF_QUAD_CMD_RCGR__ROOT_OFF___M 0x80000000
#define   LPASS_LPAIF_QUAD_CMD_RCGR__ROOT_OFF___S              31
#define   LPASS_LPAIF_QUAD_CMD_RCGR__DIRTY_D___M 0x00000080
#define   LPASS_LPAIF_QUAD_CMD_RCGR__DIRTY_D___S               7
#define   LPASS_LPAIF_QUAD_CMD_RCGR__DIRTY_N___M 0x00000040
#define   LPASS_LPAIF_QUAD_CMD_RCGR__DIRTY_N___S               6
#define   LPASS_LPAIF_QUAD_CMD_RCGR__DIRTY_M___M 0x00000020
#define   LPASS_LPAIF_QUAD_CMD_RCGR__DIRTY_M___S               5
#define   LPASS_LPAIF_QUAD_CMD_RCGR__DIRTY_CFG_RCGR___M 0x00000010
#define   LPASS_LPAIF_QUAD_CMD_RCGR__DIRTY_CFG_RCGR___S               4
#define   LPASS_LPAIF_QUAD_CMD_RCGR__ROOT_EN___M 0x00000002
#define   LPASS_LPAIF_QUAD_CMD_RCGR__ROOT_EN___S               1
#define   LPASS_LPAIF_QUAD_CMD_RCGR__UPDATE___M  0x00000001
#define   LPASS_LPAIF_QUAD_CMD_RCGR__UPDATE___S                0
#define   LPASS_LPAIF_QUAD_CMD_RCGR___M          0x800000F3
#define   LPASS_LPAIF_QUAD_CMD_RCGR___S                        0
#define LPASS_LPAIF_QUAD_CFG_RCGR                 (0x62C13004)
#define   LPASS_LPAIF_QUAD_CFG_RCGR___RWC           QCSR_REG_RW
#define   LPASS_LPAIF_QUAD_CFG_RCGR___POR        0x00000000
#define   LPASS_LPAIF_QUAD_CFG_RCGR__ALT_SRC_SEL___POR 0x0
#define   LPASS_LPAIF_QUAD_CFG_RCGR__MODE___POR  0x0
#define   LPASS_LPAIF_QUAD_CFG_RCGR__SRC_SEL___POR 0x0
#define   LPASS_LPAIF_QUAD_CFG_RCGR__SRC_DIV___POR 0x00
#define   LPASS_LPAIF_QUAD_CFG_RCGR__ALT_SRC_SEL___M 0x00004000
#define   LPASS_LPAIF_QUAD_CFG_RCGR__ALT_SRC_SEL___S              14
#define   LPASS_LPAIF_QUAD_CFG_RCGR__MODE___M    0x00003000
#define   LPASS_LPAIF_QUAD_CFG_RCGR__MODE___S                 12
#define   LPASS_LPAIF_QUAD_CFG_RCGR__SRC_SEL___M 0x00000700
#define   LPASS_LPAIF_QUAD_CFG_RCGR__SRC_SEL___S               8
#define   LPASS_LPAIF_QUAD_CFG_RCGR__SRC_DIV___M 0x0000001F
#define   LPASS_LPAIF_QUAD_CFG_RCGR__SRC_DIV___S               0
#define   LPASS_LPAIF_QUAD_CFG_RCGR___M          0x0000771F
#define   LPASS_LPAIF_QUAD_CFG_RCGR___S                        0
#define LPASS_LPAIF_QUAD_M                        (0x62C13008)
#define   LPASS_LPAIF_QUAD_M___RWC                  QCSR_REG_RW
#define   LPASS_LPAIF_QUAD_M___POR               0x00000000
#define   LPASS_LPAIF_QUAD_M__M___POR            0x0000
#define   LPASS_LPAIF_QUAD_M__M___M              0x0000FFFF
#define   LPASS_LPAIF_QUAD_M__M___S                            0
#define   LPASS_LPAIF_QUAD_M___M                 0x0000FFFF
#define   LPASS_LPAIF_QUAD_M___S                               0
#define LPASS_LPAIF_QUAD_N                        (0x62C1300C)
#define   LPASS_LPAIF_QUAD_N___RWC                  QCSR_REG_RW
#define   LPASS_LPAIF_QUAD_N___POR               0x00000000
#define   LPASS_LPAIF_QUAD_N__NOT_N_MINUS_M___POR 0x0000
#define   LPASS_LPAIF_QUAD_N__NOT_N_MINUS_M___M  0x0000FFFF
#define   LPASS_LPAIF_QUAD_N__NOT_N_MINUS_M___S                0
#define   LPASS_LPAIF_QUAD_N___M                 0x0000FFFF
#define   LPASS_LPAIF_QUAD_N___S                               0
#define LPASS_LPAIF_QUAD_D                        (0x62C13010)
#define   LPASS_LPAIF_QUAD_D___RWC                  QCSR_REG_RW
#define   LPASS_LPAIF_QUAD_D___POR               0x00000000
#define   LPASS_LPAIF_QUAD_D__NOT_2D___POR       0x0000
#define   LPASS_LPAIF_QUAD_D__NOT_2D___M         0x0000FFFF
#define   LPASS_LPAIF_QUAD_D__NOT_2D___S                       0
#define   LPASS_LPAIF_QUAD_D___M                 0x0000FFFF
#define   LPASS_LPAIF_QUAD_D___S                               0
#define LPASS_LPAIF_PCMOE_CMD_RCGR                (0x62C19000)
#define   LPASS_LPAIF_PCMOE_CMD_RCGR___RWC          QCSR_REG_RW
#define   LPASS_LPAIF_PCMOE_CMD_RCGR___POR       0x00000000
#define   LPASS_LPAIF_PCMOE_CMD_RCGR__ROOT_OFF___POR 0x0
#define   LPASS_LPAIF_PCMOE_CMD_RCGR__DIRTY_D___POR 0x0
#define   LPASS_LPAIF_PCMOE_CMD_RCGR__DIRTY_N___POR 0x0
#define   LPASS_LPAIF_PCMOE_CMD_RCGR__DIRTY_M___POR 0x0
#define   LPASS_LPAIF_PCMOE_CMD_RCGR__DIRTY_CFG_RCGR___POR 0x0
#define   LPASS_LPAIF_PCMOE_CMD_RCGR__ROOT_EN___POR 0x0
#define   LPASS_LPAIF_PCMOE_CMD_RCGR__UPDATE___POR 0x0
#define   LPASS_LPAIF_PCMOE_CMD_RCGR__ROOT_OFF___M 0x80000000
#define   LPASS_LPAIF_PCMOE_CMD_RCGR__ROOT_OFF___S              31
#define   LPASS_LPAIF_PCMOE_CMD_RCGR__DIRTY_D___M 0x00000080
#define   LPASS_LPAIF_PCMOE_CMD_RCGR__DIRTY_D___S               7
#define   LPASS_LPAIF_PCMOE_CMD_RCGR__DIRTY_N___M 0x00000040
#define   LPASS_LPAIF_PCMOE_CMD_RCGR__DIRTY_N___S               6
#define   LPASS_LPAIF_PCMOE_CMD_RCGR__DIRTY_M___M 0x00000020
#define   LPASS_LPAIF_PCMOE_CMD_RCGR__DIRTY_M___S               5
#define   LPASS_LPAIF_PCMOE_CMD_RCGR__DIRTY_CFG_RCGR___M 0x00000010
#define   LPASS_LPAIF_PCMOE_CMD_RCGR__DIRTY_CFG_RCGR___S               4
#define   LPASS_LPAIF_PCMOE_CMD_RCGR__ROOT_EN___M 0x00000002
#define   LPASS_LPAIF_PCMOE_CMD_RCGR__ROOT_EN___S               1
#define   LPASS_LPAIF_PCMOE_CMD_RCGR__UPDATE___M 0x00000001
#define   LPASS_LPAIF_PCMOE_CMD_RCGR__UPDATE___S               0
#define   LPASS_LPAIF_PCMOE_CMD_RCGR___M         0x800000F3
#define   LPASS_LPAIF_PCMOE_CMD_RCGR___S                       0
#define LPASS_LPAIF_PCMOE_CFG_RCGR                (0x62C19004)
#define   LPASS_LPAIF_PCMOE_CFG_RCGR___RWC          QCSR_REG_RW
#define   LPASS_LPAIF_PCMOE_CFG_RCGR___POR       0x00000000
#define   LPASS_LPAIF_PCMOE_CFG_RCGR__ALT_SRC_SEL___POR 0x0
#define   LPASS_LPAIF_PCMOE_CFG_RCGR__MODE___POR 0x0
#define   LPASS_LPAIF_PCMOE_CFG_RCGR__SRC_SEL___POR 0x0
#define   LPASS_LPAIF_PCMOE_CFG_RCGR__SRC_DIV___POR 0x00
#define   LPASS_LPAIF_PCMOE_CFG_RCGR__ALT_SRC_SEL___M 0x00004000
#define   LPASS_LPAIF_PCMOE_CFG_RCGR__ALT_SRC_SEL___S              14
#define   LPASS_LPAIF_PCMOE_CFG_RCGR__MODE___M   0x00003000
#define   LPASS_LPAIF_PCMOE_CFG_RCGR__MODE___S                12
#define   LPASS_LPAIF_PCMOE_CFG_RCGR__SRC_SEL___M 0x00000700
#define   LPASS_LPAIF_PCMOE_CFG_RCGR__SRC_SEL___S               8
#define   LPASS_LPAIF_PCMOE_CFG_RCGR__SRC_DIV___M 0x0000001F
#define   LPASS_LPAIF_PCMOE_CFG_RCGR__SRC_DIV___S               0
#define   LPASS_LPAIF_PCMOE_CFG_RCGR___M         0x0000771F
#define   LPASS_LPAIF_PCMOE_CFG_RCGR___S                       0
#define LPASS_LPAIF_PCMOE_M                       (0x62C19008)
#define   LPASS_LPAIF_PCMOE_M___RWC                 QCSR_REG_RW
#define   LPASS_LPAIF_PCMOE_M___POR              0x00000000
#define   LPASS_LPAIF_PCMOE_M__M___POR           0x00
#define   LPASS_LPAIF_PCMOE_M__M___M             0x000000FF
#define   LPASS_LPAIF_PCMOE_M__M___S                           0
#define   LPASS_LPAIF_PCMOE_M___M                0x000000FF
#define   LPASS_LPAIF_PCMOE_M___S                              0
#define LPASS_LPAIF_PCMOE_N                       (0x62C1900C)
#define   LPASS_LPAIF_PCMOE_N___RWC                 QCSR_REG_RW
#define   LPASS_LPAIF_PCMOE_N___POR              0x00000000
#define   LPASS_LPAIF_PCMOE_N__NOT_N_MINUS_M___POR 0x00
#define   LPASS_LPAIF_PCMOE_N__NOT_N_MINUS_M___M 0x000000FF
#define   LPASS_LPAIF_PCMOE_N__NOT_N_MINUS_M___S               0
#define   LPASS_LPAIF_PCMOE_N___M                0x000000FF
#define   LPASS_LPAIF_PCMOE_N___S                              0
#define LPASS_LPAIF_PCMOE_D                       (0x62C19010)
#define   LPASS_LPAIF_PCMOE_D___RWC                 QCSR_REG_RW
#define   LPASS_LPAIF_PCMOE_D___POR              0x00000000
#define   LPASS_LPAIF_PCMOE_D__NOT_2D___POR      0x00
#define   LPASS_LPAIF_PCMOE_D__NOT_2D___M        0x000000FF
#define   LPASS_LPAIF_PCMOE_D__NOT_2D___S                      0
#define   LPASS_LPAIF_PCMOE_D___M                0x000000FF
#define   LPASS_LPAIF_PCMOE_D___S                              0
#define LPASS_LPAIF_CTL                           (0x62CC5000)
#define   LPASS_LPAIF_CTL___RWC                     QCSR_REG_RW
#define   LPASS_LPAIF_CTL___POR                  0x00000000
#define   LPASS_LPAIF_CTL__SOFT_RESET___POR      0x0
#define   LPASS_LPAIF_CTL__SOFT_RESET___M        0x80000000
#define   LPASS_LPAIF_CTL__SOFT_RESET___S                     31
#define   LPASS_LPAIF_CTL__SOFT_RESET__DISABLE               0x0
#define   LPASS_LPAIF_CTL__SOFT_RESET__ENABLE                0x1
#define   LPASS_LPAIF_CTL___M                    0x80000000
#define   LPASS_LPAIF_CTL___S                                 31
#define LPASS_LPAIF_VERSION                       (0x62E80000)
#define   LPASS_LPAIF_VERSION___RWC                 QCSR_REG_RO
#define   LPASS_LPAIF_VERSION___POR              0x40020000
#define   LPASS_LPAIF_VERSION__MAJOR___POR       0x4
#define   LPASS_LPAIF_VERSION__MINOR___POR       0x2
#define   LPASS_LPAIF_VERSION__STEP___POR        0x0
#define   LPASS_LPAIF_VERSION__MAJOR___M         0xF0000000
#define   LPASS_LPAIF_VERSION__MAJOR___S                      28
#define   LPASS_LPAIF_VERSION__MINOR___M         0x0FFF0000
#define   LPASS_LPAIF_VERSION__MINOR___S                      16
#define   LPASS_LPAIF_VERSION__STEP___M          0x0000FFFF
#define   LPASS_LPAIF_VERSION__STEP___S                        0
#define   LPASS_LPAIF_VERSION___M                0xFFFFFFFF
#define   LPASS_LPAIF_VERSION___S                              0
#define LPASS_LPAIF_HW_CONFIG                     (0x62E80004)
#define   LPASS_LPAIF_HW_CONFIG___RWC               QCSR_REG_RO
#define   LPASS_LPAIF_HW_CONFIG___POR            0x3EB5AD6A
#define   LPASS_LPAIF_HW_CONFIG__SIF_EN___POR    0x0
#define   LPASS_LPAIF_HW_CONFIG__SEC_PCM_EN___POR 0x1
#define   LPASS_LPAIF_HW_CONFIG__PRI_PCM_EN___POR 0x1
#define   LPASS_LPAIF_HW_CONFIG__QUAD_I2S_LINES___POR 0x3
#define   LPASS_LPAIF_HW_CONFIG__QUAD_I2S_DIR___POR 0x2
#define   LPASS_LPAIF_HW_CONFIG__QUAD_I2S_EN___POR 0x1
#define   LPASS_LPAIF_HW_CONFIG__TER_I2S_LINES___POR 0x1
#define   LPASS_LPAIF_HW_CONFIG__TER_I2S_DIR___POR 0x2
#define   LPASS_LPAIF_HW_CONFIG__TER_I2S_EN___POR 0x1
#define   LPASS_LPAIF_HW_CONFIG__SEC_I2S_LINES___POR 0x1
#define   LPASS_LPAIF_HW_CONFIG__SEC_I2S_DIR___POR 0x2
#define   LPASS_LPAIF_HW_CONFIG__SEC_I2S_EN___POR 0x1
#define   LPASS_LPAIF_HW_CONFIG__PRI_I2S_LINES___POR 0x1
#define   LPASS_LPAIF_HW_CONFIG__PRI_I2S_DIR___POR 0x2
#define   LPASS_LPAIF_HW_CONFIG__PRI_I2S_EN___POR 0x1
#define   LPASS_LPAIF_HW_CONFIG__QUI_I2S_LINES___POR 0x1
#define   LPASS_LPAIF_HW_CONFIG__QUI_I2S_DIR___POR 0x2
#define   LPASS_LPAIF_HW_CONFIG__QUI_I2S_EN___POR 0x1
#define   LPASS_LPAIF_HW_CONFIG__NUM_DMIC___POR  0x1
#define   LPASS_LPAIF_HW_CONFIG__DMIC_EN___POR   0x0
#define   LPASS_LPAIF_HW_CONFIG__SIF_EN___M      0x40000000
#define   LPASS_LPAIF_HW_CONFIG__SIF_EN___S                   30
#define   LPASS_LPAIF_HW_CONFIG__SEC_PCM_EN___M  0x20000000
#define   LPASS_LPAIF_HW_CONFIG__SEC_PCM_EN___S               29
#define   LPASS_LPAIF_HW_CONFIG__PRI_PCM_EN___M  0x10000000
#define   LPASS_LPAIF_HW_CONFIG__PRI_PCM_EN___S               28
#define   LPASS_LPAIF_HW_CONFIG__QUAD_I2S_LINES___M 0x0C000000
#define   LPASS_LPAIF_HW_CONFIG__QUAD_I2S_LINES___S              26
#define   LPASS_LPAIF_HW_CONFIG__QUAD_I2S_DIR___M 0x03000000
#define   LPASS_LPAIF_HW_CONFIG__QUAD_I2S_DIR___S              24
#define   LPASS_LPAIF_HW_CONFIG__QUAD_I2S_EN___M 0x00800000
#define   LPASS_LPAIF_HW_CONFIG__QUAD_I2S_EN___S              23
#define   LPASS_LPAIF_HW_CONFIG__TER_I2S_LINES___M 0x00600000
#define   LPASS_LPAIF_HW_CONFIG__TER_I2S_LINES___S              21
#define   LPASS_LPAIF_HW_CONFIG__TER_I2S_DIR___M 0x00180000
#define   LPASS_LPAIF_HW_CONFIG__TER_I2S_DIR___S              19
#define   LPASS_LPAIF_HW_CONFIG__TER_I2S_EN___M  0x00040000
#define   LPASS_LPAIF_HW_CONFIG__TER_I2S_EN___S               18
#define   LPASS_LPAIF_HW_CONFIG__SEC_I2S_LINES___M 0x00030000
#define   LPASS_LPAIF_HW_CONFIG__SEC_I2S_LINES___S              16
#define   LPASS_LPAIF_HW_CONFIG__SEC_I2S_DIR___M 0x0000C000
#define   LPASS_LPAIF_HW_CONFIG__SEC_I2S_DIR___S              14
#define   LPASS_LPAIF_HW_CONFIG__SEC_I2S_EN___M  0x00002000
#define   LPASS_LPAIF_HW_CONFIG__SEC_I2S_EN___S               13
#define   LPASS_LPAIF_HW_CONFIG__PRI_I2S_LINES___M 0x00001800
#define   LPASS_LPAIF_HW_CONFIG__PRI_I2S_LINES___S              11
#define   LPASS_LPAIF_HW_CONFIG__PRI_I2S_DIR___M 0x00000600
#define   LPASS_LPAIF_HW_CONFIG__PRI_I2S_DIR___S               9
#define   LPASS_LPAIF_HW_CONFIG__PRI_I2S_EN___M  0x00000100
#define   LPASS_LPAIF_HW_CONFIG__PRI_I2S_EN___S                8
#define   LPASS_LPAIF_HW_CONFIG__QUI_I2S_LINES___M 0x000000C0
#define   LPASS_LPAIF_HW_CONFIG__QUI_I2S_LINES___S               6
#define   LPASS_LPAIF_HW_CONFIG__QUI_I2S_DIR___M 0x00000030
#define   LPASS_LPAIF_HW_CONFIG__QUI_I2S_DIR___S               4
#define   LPASS_LPAIF_HW_CONFIG__QUI_I2S_EN___M  0x00000008
#define   LPASS_LPAIF_HW_CONFIG__QUI_I2S_EN___S                3
#define   LPASS_LPAIF_HW_CONFIG__NUM_DMIC___M    0x00000006
#define   LPASS_LPAIF_HW_CONFIG__NUM_DMIC___S                  1
#define   LPASS_LPAIF_HW_CONFIG__DMIC_EN___M     0x00000001
#define   LPASS_LPAIF_HW_CONFIG__DMIC_EN___S                   0
#define   LPASS_LPAIF_HW_CONFIG___M              0x7FFFFFFF
#define   LPASS_LPAIF_HW_CONFIG___S                            0
#define LPASS_LPAIF_HW_CONFIG2                    (0x62E80008)
#define   LPASS_LPAIF_HW_CONFIG2___RWC              QCSR_REG_RO
#define   LPASS_LPAIF_HW_CONFIG2___POR           0x5630A7ED
#define   LPASS_LPAIF_HW_CONFIG2__INT_I2S_4_EN___POR 0x1
#define   LPASS_LPAIF_HW_CONFIG2__INT_I2S_3_LINES___POR 0x1
#define   LPASS_LPAIF_HW_CONFIG2__INT_I2S_3_DIR___POR 0x1
#define   LPASS_LPAIF_HW_CONFIG2__INT_I2S_3_EN___POR 0x1
#define   LPASS_LPAIF_HW_CONFIG2__INT_I2S_2_LINES___POR 0x0
#define   LPASS_LPAIF_HW_CONFIG2__INT_I2S_2_DIR___POR 0x1
#define   LPASS_LPAIF_HW_CONFIG2__INT_I2S_2_EN___POR 0x1
#define   LPASS_LPAIF_HW_CONFIG2__INT_I2S_1_LINES___POR 0x0
#define   LPASS_LPAIF_HW_CONFIG2__INT_I2S_1_DIR___POR 0x0
#define   LPASS_LPAIF_HW_CONFIG2__INT_I2S_1_EN___POR 0x1
#define   LPASS_LPAIF_HW_CONFIG2__INT_I2S_0_LINES___POR 0x1
#define   LPASS_LPAIF_HW_CONFIG2__INT_I2S_0_DIR___POR 0x0
#define   LPASS_LPAIF_HW_CONFIG2__INT_I2S_0_EN___POR 0x1
#define   LPASS_LPAIF_HW_CONFIG2__QUAD_PCM_EN___POR 0x1
#define   LPASS_LPAIF_HW_CONFIG2__TER_PCM_EN___POR 0x1
#define   LPASS_LPAIF_HW_CONFIG2__SEC_RATE_DET_EN___POR 0x1
#define   LPASS_LPAIF_HW_CONFIG2__PRI_RATE_DET_EN___POR 0x1
#define   LPASS_LPAIF_HW_CONFIG2__NUM_RDDMA___POR 0x5
#define   LPASS_LPAIF_HW_CONFIG2__NUM_WRDMA___POR 0x5
#define   LPASS_LPAIF_HW_CONFIG2__INT_I2S_4_EN___M 0x40000000
#define   LPASS_LPAIF_HW_CONFIG2__INT_I2S_4_EN___S              30
#define   LPASS_LPAIF_HW_CONFIG2__INT_I2S_3_LINES___M 0x30000000
#define   LPASS_LPAIF_HW_CONFIG2__INT_I2S_3_LINES___S              28
#define   LPASS_LPAIF_HW_CONFIG2__INT_I2S_3_DIR___M 0x0C000000
#define   LPASS_LPAIF_HW_CONFIG2__INT_I2S_3_DIR___S              26
#define   LPASS_LPAIF_HW_CONFIG2__INT_I2S_3_EN___M 0x02000000
#define   LPASS_LPAIF_HW_CONFIG2__INT_I2S_3_EN___S              25
#define   LPASS_LPAIF_HW_CONFIG2__INT_I2S_2_LINES___M 0x01800000
#define   LPASS_LPAIF_HW_CONFIG2__INT_I2S_2_LINES___S              23
#define   LPASS_LPAIF_HW_CONFIG2__INT_I2S_2_DIR___M 0x00600000
#define   LPASS_LPAIF_HW_CONFIG2__INT_I2S_2_DIR___S              21
#define   LPASS_LPAIF_HW_CONFIG2__INT_I2S_2_EN___M 0x00100000
#define   LPASS_LPAIF_HW_CONFIG2__INT_I2S_2_EN___S              20
#define   LPASS_LPAIF_HW_CONFIG2__INT_I2S_1_LINES___M 0x000C0000
#define   LPASS_LPAIF_HW_CONFIG2__INT_I2S_1_LINES___S              18
#define   LPASS_LPAIF_HW_CONFIG2__INT_I2S_1_DIR___M 0x00030000
#define   LPASS_LPAIF_HW_CONFIG2__INT_I2S_1_DIR___S              16
#define   LPASS_LPAIF_HW_CONFIG2__INT_I2S_1_EN___M 0x00008000
#define   LPASS_LPAIF_HW_CONFIG2__INT_I2S_1_EN___S              15
#define   LPASS_LPAIF_HW_CONFIG2__INT_I2S_0_LINES___M 0x00006000
#define   LPASS_LPAIF_HW_CONFIG2__INT_I2S_0_LINES___S              13
#define   LPASS_LPAIF_HW_CONFIG2__INT_I2S_0_DIR___M 0x00001800
#define   LPASS_LPAIF_HW_CONFIG2__INT_I2S_0_DIR___S              11
#define   LPASS_LPAIF_HW_CONFIG2__INT_I2S_0_EN___M 0x00000400
#define   LPASS_LPAIF_HW_CONFIG2__INT_I2S_0_EN___S              10
#define   LPASS_LPAIF_HW_CONFIG2__QUAD_PCM_EN___M 0x00000200
#define   LPASS_LPAIF_HW_CONFIG2__QUAD_PCM_EN___S               9
#define   LPASS_LPAIF_HW_CONFIG2__TER_PCM_EN___M 0x00000100
#define   LPASS_LPAIF_HW_CONFIG2__TER_PCM_EN___S               8
#define   LPASS_LPAIF_HW_CONFIG2__SEC_RATE_DET_EN___M 0x00000080
#define   LPASS_LPAIF_HW_CONFIG2__SEC_RATE_DET_EN___S               7
#define   LPASS_LPAIF_HW_CONFIG2__PRI_RATE_DET_EN___M 0x00000040
#define   LPASS_LPAIF_HW_CONFIG2__PRI_RATE_DET_EN___S               6
#define   LPASS_LPAIF_HW_CONFIG2__NUM_RDDMA___M  0x00000038
#define   LPASS_LPAIF_HW_CONFIG2__NUM_RDDMA___S                3
#define   LPASS_LPAIF_HW_CONFIG2__NUM_WRDMA___M  0x00000007
#define   LPASS_LPAIF_HW_CONFIG2__NUM_WRDMA___S                0
#define   LPASS_LPAIF_HW_CONFIG2___M             0x7FFFFFFF
#define   LPASS_LPAIF_HW_CONFIG2___S                           0
#define LPASS_LPAIF_DEBUG_CTL                     (0x62E8000C)
#define   LPASS_LPAIF_DEBUG_CTL___RWC               QCSR_REG_RW
#define   LPASS_LPAIF_DEBUG_CTL___POR            0x00000000
#define   LPASS_LPAIF_DEBUG_CTL__TESTSEL_WITH_INT_INTF___POR 0x0
#define   LPASS_LPAIF_DEBUG_CTL__TESTMODE___POR  0x0
#define   LPASS_LPAIF_DEBUG_CTL__TESTSEL___POR   0x00
#define   LPASS_LPAIF_DEBUG_CTL__TESTSEL_WITH_INT_INTF___M 0x00000F00
#define   LPASS_LPAIF_DEBUG_CTL__TESTSEL_WITH_INT_INTF___S               8
#define   LPASS_LPAIF_DEBUG_CTL__TESTSEL_WITH_INT_INTF__NONE             0x0
#define   LPASS_LPAIF_DEBUG_CTL__TESTSEL_WITH_INT_INTF__RDDMA_CH5             0x1
#define   LPASS_LPAIF_DEBUG_CTL__TESTSEL_WITH_INT_INTF__WRDMA_CH4             0x2
#define   LPASS_LPAIF_DEBUG_CTL__TESTSEL_WITH_INT_INTF__WRDMA_CH5             0x3
#define   LPASS_LPAIF_DEBUG_CTL__TESTSEL_WITH_INT_INTF__INT_MI2S_0             0x4
#define   LPASS_LPAIF_DEBUG_CTL__TESTSEL_WITH_INT_INTF__INT_MI2S_1             0x5
#define   LPASS_LPAIF_DEBUG_CTL__TESTSEL_WITH_INT_INTF__INT_MI2S_2             0x6
#define   LPASS_LPAIF_DEBUG_CTL__TESTSEL_WITH_INT_INTF__INT_MI2S_3             0x7
#define   LPASS_LPAIF_DEBUG_CTL__TESTSEL_WITH_INT_INTF__INT_MI2S_4             0x8
#define   LPASS_LPAIF_DEBUG_CTL__TESTSEL_WITH_INT_INTF__INT_MI2S_5             0x9
#define   LPASS_LPAIF_DEBUG_CTL__TESTSEL_WITH_INT_INTF__INT_MI2S_6             0xA
#define   LPASS_LPAIF_DEBUG_CTL__TESTMODE___M    0x00000020
#define   LPASS_LPAIF_DEBUG_CTL__TESTMODE___S                  5
#define   LPASS_LPAIF_DEBUG_CTL__TESTMODE__OFF               0x0
#define   LPASS_LPAIF_DEBUG_CTL__TESTMODE__ON                0x1
#define   LPASS_LPAIF_DEBUG_CTL__TESTSEL___M     0x0000001F
#define   LPASS_LPAIF_DEBUG_CTL__TESTSEL___S                   0
#define   LPASS_LPAIF_DEBUG_CTL__TESTSEL__RDDMA_CH0            0x00
#define   LPASS_LPAIF_DEBUG_CTL__TESTSEL__RDDMA_CH1            0x01
#define   LPASS_LPAIF_DEBUG_CTL__TESTSEL__RDDMA_CH2            0x02
#define   LPASS_LPAIF_DEBUG_CTL__TESTSEL__RDDMA_CH3            0x03
#define   LPASS_LPAIF_DEBUG_CTL__TESTSEL__RDDMA_CH4            0x04
#define   LPASS_LPAIF_DEBUG_CTL__TESTSEL__WRDMA_CH0            0x05
#define   LPASS_LPAIF_DEBUG_CTL__TESTSEL__WRDMA_CH1            0x06
#define   LPASS_LPAIF_DEBUG_CTL__TESTSEL__WRDMA_CH2            0x07
#define   LPASS_LPAIF_DEBUG_CTL__TESTSEL__WRDMA_CH3            0x08
#define   LPASS_LPAIF_DEBUG_CTL__TESTSEL__PRI_MI2S            0x10
#define   LPASS_LPAIF_DEBUG_CTL__TESTSEL__SEC_MI2S            0x11
#define   LPASS_LPAIF_DEBUG_CTL__TESTSEL__TER_MI2S            0x12
#define   LPASS_LPAIF_DEBUG_CTL__TESTSEL__QUA_MI2S            0x13
#define   LPASS_LPAIF_DEBUG_CTL__TESTSEL__SPKR_I2S            0x14
#define   LPASS_LPAIF_DEBUG_CTL__TESTSEL__MIXER             0x15
#define   LPASS_LPAIF_DEBUG_CTL__TESTSEL__DMIC              0x16
#define   LPASS_LPAIF_DEBUG_CTL__TESTSEL__QUI_MI2S            0x19
#define   LPASS_LPAIF_DEBUG_CTL___M              0x00000F3F
#define   LPASS_LPAIF_DEBUG_CTL___S                            0
#define LPASS_LPAIF_HW_CONFIG3                    (0x62E80010)
#define   LPASS_LPAIF_HW_CONFIG3___RWC              QCSR_REG_RO
#define   LPASS_LPAIF_HW_CONFIG3___POR           0x000046B0
#define   LPASS_LPAIF_HW_CONFIG3__QUI_PCM_EN___POR 0x1
#define   LPASS_LPAIF_HW_CONFIG3__INT_I2S_6_LINES___POR 0x0
#define   LPASS_LPAIF_HW_CONFIG3__INT_I2S_6_DIR___POR 0x1
#define   LPASS_LPAIF_HW_CONFIG3__INT_I2S_6_EN___POR 0x1
#define   LPASS_LPAIF_HW_CONFIG3__INT_I2S_5_LINES___POR 0x1
#define   LPASS_LPAIF_HW_CONFIG3__INT_I2S_5_DIR___POR 0x1
#define   LPASS_LPAIF_HW_CONFIG3__INT_I2S_5_EN___POR 0x1
#define   LPASS_LPAIF_HW_CONFIG3__INT_I2S_4_LINES___POR 0x0
#define   LPASS_LPAIF_HW_CONFIG3__INT_I2S_4_DIR___POR 0x0
#define   LPASS_LPAIF_HW_CONFIG3__QUI_PCM_EN___M 0x00004000
#define   LPASS_LPAIF_HW_CONFIG3__QUI_PCM_EN___S              14
#define   LPASS_LPAIF_HW_CONFIG3__INT_I2S_6_LINES___M 0x00003000
#define   LPASS_LPAIF_HW_CONFIG3__INT_I2S_6_LINES___S              12
#define   LPASS_LPAIF_HW_CONFIG3__INT_I2S_6_DIR___M 0x00000C00
#define   LPASS_LPAIF_HW_CONFIG3__INT_I2S_6_DIR___S              10
#define   LPASS_LPAIF_HW_CONFIG3__INT_I2S_6_EN___M 0x00000200
#define   LPASS_LPAIF_HW_CONFIG3__INT_I2S_6_EN___S               9
#define   LPASS_LPAIF_HW_CONFIG3__INT_I2S_5_LINES___M 0x00000180
#define   LPASS_LPAIF_HW_CONFIG3__INT_I2S_5_LINES___S               7
#define   LPASS_LPAIF_HW_CONFIG3__INT_I2S_5_DIR___M 0x00000060
#define   LPASS_LPAIF_HW_CONFIG3__INT_I2S_5_DIR___S               5
#define   LPASS_LPAIF_HW_CONFIG3__INT_I2S_5_EN___M 0x00000010
#define   LPASS_LPAIF_HW_CONFIG3__INT_I2S_5_EN___S               4
#define   LPASS_LPAIF_HW_CONFIG3__INT_I2S_4_LINES___M 0x0000000C
#define   LPASS_LPAIF_HW_CONFIG3__INT_I2S_4_LINES___S               2
#define   LPASS_LPAIF_HW_CONFIG3__INT_I2S_4_DIR___M 0x00000003
#define   LPASS_LPAIF_HW_CONFIG3__INT_I2S_4_DIR___S               0
#define   LPASS_LPAIF_HW_CONFIG3___M             0x00007FFF
#define   LPASS_LPAIF_HW_CONFIG3___S                           0
#define LPASS_LPAIF_SPARE                         (0x62E80100)
#define   LPASS_LPAIF_SPARE___RWC                   QCSR_REG_RW
#define   LPASS_LPAIF_SPARE___POR                0x00000000
#define   LPASS_LPAIF_SPARE__SPARE___POR         0x00000000
#define   LPASS_LPAIF_SPARE__SPARE___M           0xFFFFFFFF
#define   LPASS_LPAIF_SPARE__SPARE___S                         0
#define   LPASS_LPAIF_SPARE___M                  0xFFFFFFFF
#define   LPASS_LPAIF_SPARE___S                                0
#define LPASS_LPAIF_I2S_CTLa(a)          (0x62E81000+0x1000*(a))
#define   LPASS_LPAIF_I2S_CTLa_aMIN 0
#define   LPASS_LPAIF_I2S_CTLa_aMAX 4
#define   LPASS_LPAIF_I2S_CTLa_ELEM 5
#define   LPASS_LPAIF_I2S_CTLa___RWC                QCSR_REG_RW
#define   LPASS_LPAIF_I2S_CTLa___POR             0x000F0004
#define   LPASS_LPAIF_I2S_CTLa__RESET___POR      0x0
#define   LPASS_LPAIF_I2S_CTLa__EN_LONG_RATE___POR 0x0
#define   LPASS_LPAIF_I2S_CTLa__LONG_RATE___POR  0x0F
#define   LPASS_LPAIF_I2S_CTLa__LOOPBACK___POR   0x0
#define   LPASS_LPAIF_I2S_CTLa__SPKR_EN___POR    0x0
#define   LPASS_LPAIF_I2S_CTLa__SPKR_MODE___POR  0x0
#define   LPASS_LPAIF_I2S_CTLa__SPKR_MONO___POR  0x0
#define   LPASS_LPAIF_I2S_CTLa__MIC_EN___POR     0x0
#define   LPASS_LPAIF_I2S_CTLa__MIC_MODE___POR   0x0
#define   LPASS_LPAIF_I2S_CTLa__MIC_MONO___POR   0x0
#define   LPASS_LPAIF_I2S_CTLa__WS_SRC___POR     0x1
#define   LPASS_LPAIF_I2S_CTLa__BIT_WIDTH___POR  0x0
#define   LPASS_LPAIF_I2S_CTLa__RESET___M        0x80000000
#define   LPASS_LPAIF_I2S_CTLa__RESET___S                     31
#define   LPASS_LPAIF_I2S_CTLa__RESET__DISABLE               0x0
#define   LPASS_LPAIF_I2S_CTLa__RESET__ENABLE                0x1
#define   LPASS_LPAIF_I2S_CTLa__EN_LONG_RATE___M 0x00400000
#define   LPASS_LPAIF_I2S_CTLa__EN_LONG_RATE___S              22
#define   LPASS_LPAIF_I2S_CTLa__EN_LONG_RATE__DISABLE             0x0
#define   LPASS_LPAIF_I2S_CTLa__EN_LONG_RATE__ENABLE             0x1
#define   LPASS_LPAIF_I2S_CTLa__LONG_RATE___M    0x003F0000
#define   LPASS_LPAIF_I2S_CTLa__LONG_RATE___S                 16
#define   LPASS_LPAIF_I2S_CTLa__LOOPBACK___M     0x00008000
#define   LPASS_LPAIF_I2S_CTLa__LOOPBACK___S                  15
#define   LPASS_LPAIF_I2S_CTLa__LOOPBACK__DISABLE             0x0
#define   LPASS_LPAIF_I2S_CTLa__LOOPBACK__ENABLE             0x1
#define   LPASS_LPAIF_I2S_CTLa__SPKR_EN___M      0x00004000
#define   LPASS_LPAIF_I2S_CTLa__SPKR_EN___S                   14
#define   LPASS_LPAIF_I2S_CTLa__SPKR_EN__DISABLE             0x0
#define   LPASS_LPAIF_I2S_CTLa__SPKR_EN__ENABLE              0x1
#define   LPASS_LPAIF_I2S_CTLa__SPKR_MODE___M    0x00003C00
#define   LPASS_LPAIF_I2S_CTLa__SPKR_MODE___S                 10
#define   LPASS_LPAIF_I2S_CTLa__SPKR_MODE__NONE              0x0
#define   LPASS_LPAIF_I2S_CTLa__SPKR_MODE__SD0               0x1
#define   LPASS_LPAIF_I2S_CTLa__SPKR_MODE__SD1               0x2
#define   LPASS_LPAIF_I2S_CTLa__SPKR_MODE__SD2               0x3
#define   LPASS_LPAIF_I2S_CTLa__SPKR_MODE__SD3               0x4
#define   LPASS_LPAIF_I2S_CTLa__SPKR_MODE__QUAD01             0x5
#define   LPASS_LPAIF_I2S_CTLa__SPKR_MODE__QUAD23             0x6
#define   LPASS_LPAIF_I2S_CTLa__SPKR_MODE__ENUM_6CH             0x7
#define   LPASS_LPAIF_I2S_CTLa__SPKR_MODE__ENUM_8CH             0x8
#define   LPASS_LPAIF_I2S_CTLa__SPKR_MONO___M    0x00000200
#define   LPASS_LPAIF_I2S_CTLa__SPKR_MONO___S                  9
#define   LPASS_LPAIF_I2S_CTLa__SPKR_MONO__STEREO             0x0
#define   LPASS_LPAIF_I2S_CTLa__SPKR_MONO__MONO              0x1
#define   LPASS_LPAIF_I2S_CTLa__MIC_EN___M       0x00000100
#define   LPASS_LPAIF_I2S_CTLa__MIC_EN___S                     8
#define   LPASS_LPAIF_I2S_CTLa__MIC_EN__DISABLE              0x0
#define   LPASS_LPAIF_I2S_CTLa__MIC_EN__ENABLE               0x1
#define   LPASS_LPAIF_I2S_CTLa__MIC_MODE___M     0x000000F0
#define   LPASS_LPAIF_I2S_CTLa__MIC_MODE___S                   4
#define   LPASS_LPAIF_I2S_CTLa__MIC_MODE__NONE               0x0
#define   LPASS_LPAIF_I2S_CTLa__MIC_MODE__SD0                0x1
#define   LPASS_LPAIF_I2S_CTLa__MIC_MODE__SD1                0x2
#define   LPASS_LPAIF_I2S_CTLa__MIC_MODE__SD2                0x3
#define   LPASS_LPAIF_I2S_CTLa__MIC_MODE__SD3                0x4
#define   LPASS_LPAIF_I2S_CTLa__MIC_MODE__QUAD01             0x5
#define   LPASS_LPAIF_I2S_CTLa__MIC_MODE__QUAD23             0x6
#define   LPASS_LPAIF_I2S_CTLa__MIC_MODE__ENUM_6CH             0x7
#define   LPASS_LPAIF_I2S_CTLa__MIC_MODE__ENUM_8CH             0x8
#define   LPASS_LPAIF_I2S_CTLa__MIC_MONO___M     0x00000008
#define   LPASS_LPAIF_I2S_CTLa__MIC_MONO___S                   3
#define   LPASS_LPAIF_I2S_CTLa__MIC_MONO__STEREO             0x0
#define   LPASS_LPAIF_I2S_CTLa__MIC_MONO__MONO               0x1
#define   LPASS_LPAIF_I2S_CTLa__WS_SRC___M       0x00000004
#define   LPASS_LPAIF_I2S_CTLa__WS_SRC___S                     2
#define   LPASS_LPAIF_I2S_CTLa__WS_SRC__INT                  0x0
#define   LPASS_LPAIF_I2S_CTLa__WS_SRC__EXT                  0x1
#define   LPASS_LPAIF_I2S_CTLa__BIT_WIDTH___M    0x00000003
#define   LPASS_LPAIF_I2S_CTLa__BIT_WIDTH___S                  0
#define   LPASS_LPAIF_I2S_CTLa__BIT_WIDTH__ENUM_16             0x0
#define   LPASS_LPAIF_I2S_CTLa__BIT_WIDTH__ENUM_24             0x1
#define   LPASS_LPAIF_I2S_CTLa__BIT_WIDTH__ENUM_32             0x2
#define   LPASS_LPAIF_I2S_CTLa__BIT_WIDTH__ENUM_25             0x3
#define   LPASS_LPAIF_I2S_CTLa___M               0x807FFFFF
#define   LPASS_LPAIF_I2S_CTLa___S                             0
#define LPASS_LPAIF_I2S_CTL0                      (0x62E81000)
#define   LPASS_LPAIF_I2S_CTL0___RWC                QCSR_REG_RW
#define   LPASS_LPAIF_I2S_CTL0__RESET___M        0x80000000
#define   LPASS_LPAIF_I2S_CTL0__RESET___S                     31
#define   LPASS_LPAIF_I2S_CTL0__EN_LONG_RATE___M 0x00400000
#define   LPASS_LPAIF_I2S_CTL0__EN_LONG_RATE___S              22
#define   LPASS_LPAIF_I2S_CTL0__LONG_RATE___M    0x003F0000
#define   LPASS_LPAIF_I2S_CTL0__LONG_RATE___S                 16
#define   LPASS_LPAIF_I2S_CTL0__LOOPBACK___M     0x00008000
#define   LPASS_LPAIF_I2S_CTL0__LOOPBACK___S                  15
#define   LPASS_LPAIF_I2S_CTL0__SPKR_EN___M      0x00004000
#define   LPASS_LPAIF_I2S_CTL0__SPKR_EN___S                   14
#define   LPASS_LPAIF_I2S_CTL0__SPKR_MODE___M    0x00003C00
#define   LPASS_LPAIF_I2S_CTL0__SPKR_MODE___S                 10
#define   LPASS_LPAIF_I2S_CTL0__SPKR_MONO___M    0x00000200
#define   LPASS_LPAIF_I2S_CTL0__SPKR_MONO___S                  9
#define   LPASS_LPAIF_I2S_CTL0__MIC_EN___M       0x00000100
#define   LPASS_LPAIF_I2S_CTL0__MIC_EN___S                     8
#define   LPASS_LPAIF_I2S_CTL0__MIC_MODE___M     0x000000F0
#define   LPASS_LPAIF_I2S_CTL0__MIC_MODE___S                   4
#define   LPASS_LPAIF_I2S_CTL0__MIC_MONO___M     0x00000008
#define   LPASS_LPAIF_I2S_CTL0__MIC_MONO___S                   3
#define   LPASS_LPAIF_I2S_CTL0__WS_SRC___M       0x00000004
#define   LPASS_LPAIF_I2S_CTL0__WS_SRC___S                     2
#define   LPASS_LPAIF_I2S_CTL0__BIT_WIDTH___M    0x00000003
#define   LPASS_LPAIF_I2S_CTL0__BIT_WIDTH___S                  0
#define LPASS_LPAIF_I2S_CTL1                      (0x62E82000)
#define   LPASS_LPAIF_I2S_CTL1___RWC                QCSR_REG_RW
#define   LPASS_LPAIF_I2S_CTL1__RESET___M        0x80000000
#define   LPASS_LPAIF_I2S_CTL1__RESET___S                     31
#define   LPASS_LPAIF_I2S_CTL1__EN_LONG_RATE___M 0x00400000
#define   LPASS_LPAIF_I2S_CTL1__EN_LONG_RATE___S              22
#define   LPASS_LPAIF_I2S_CTL1__LONG_RATE___M    0x003F0000
#define   LPASS_LPAIF_I2S_CTL1__LONG_RATE___S                 16
#define   LPASS_LPAIF_I2S_CTL1__LOOPBACK___M     0x00008000
#define   LPASS_LPAIF_I2S_CTL1__LOOPBACK___S                  15
#define   LPASS_LPAIF_I2S_CTL1__SPKR_EN___M      0x00004000
#define   LPASS_LPAIF_I2S_CTL1__SPKR_EN___S                   14
#define   LPASS_LPAIF_I2S_CTL1__SPKR_MODE___M    0x00003C00
#define   LPASS_LPAIF_I2S_CTL1__SPKR_MODE___S                 10
#define   LPASS_LPAIF_I2S_CTL1__SPKR_MONO___M    0x00000200
#define   LPASS_LPAIF_I2S_CTL1__SPKR_MONO___S                  9
#define   LPASS_LPAIF_I2S_CTL1__MIC_EN___M       0x00000100
#define   LPASS_LPAIF_I2S_CTL1__MIC_EN___S                     8
#define   LPASS_LPAIF_I2S_CTL1__MIC_MODE___M     0x000000F0
#define   LPASS_LPAIF_I2S_CTL1__MIC_MODE___S                   4
#define   LPASS_LPAIF_I2S_CTL1__MIC_MONO___M     0x00000008
#define   LPASS_LPAIF_I2S_CTL1__MIC_MONO___S                   3
#define   LPASS_LPAIF_I2S_CTL1__WS_SRC___M       0x00000004
#define   LPASS_LPAIF_I2S_CTL1__WS_SRC___S                     2
#define   LPASS_LPAIF_I2S_CTL1__BIT_WIDTH___M    0x00000003
#define   LPASS_LPAIF_I2S_CTL1__BIT_WIDTH___S                  0
#define LPASS_LPAIF_I2S_CTL2                      (0x62E83000)
#define   LPASS_LPAIF_I2S_CTL2___RWC                QCSR_REG_RW
#define   LPASS_LPAIF_I2S_CTL2__RESET___M        0x80000000
#define   LPASS_LPAIF_I2S_CTL2__RESET___S                     31
#define   LPASS_LPAIF_I2S_CTL2__EN_LONG_RATE___M 0x00400000
#define   LPASS_LPAIF_I2S_CTL2__EN_LONG_RATE___S              22
#define   LPASS_LPAIF_I2S_CTL2__LONG_RATE___M    0x003F0000
#define   LPASS_LPAIF_I2S_CTL2__LONG_RATE___S                 16
#define   LPASS_LPAIF_I2S_CTL2__LOOPBACK___M     0x00008000
#define   LPASS_LPAIF_I2S_CTL2__LOOPBACK___S                  15
#define   LPASS_LPAIF_I2S_CTL2__SPKR_EN___M      0x00004000
#define   LPASS_LPAIF_I2S_CTL2__SPKR_EN___S                   14
#define   LPASS_LPAIF_I2S_CTL2__SPKR_MODE___M    0x00003C00
#define   LPASS_LPAIF_I2S_CTL2__SPKR_MODE___S                 10
#define   LPASS_LPAIF_I2S_CTL2__SPKR_MONO___M    0x00000200
#define   LPASS_LPAIF_I2S_CTL2__SPKR_MONO___S                  9
#define   LPASS_LPAIF_I2S_CTL2__MIC_EN___M       0x00000100
#define   LPASS_LPAIF_I2S_CTL2__MIC_EN___S                     8
#define   LPASS_LPAIF_I2S_CTL2__MIC_MODE___M     0x000000F0
#define   LPASS_LPAIF_I2S_CTL2__MIC_MODE___S                   4
#define   LPASS_LPAIF_I2S_CTL2__MIC_MONO___M     0x00000008
#define   LPASS_LPAIF_I2S_CTL2__MIC_MONO___S                   3
#define   LPASS_LPAIF_I2S_CTL2__WS_SRC___M       0x00000004
#define   LPASS_LPAIF_I2S_CTL2__WS_SRC___S                     2
#define   LPASS_LPAIF_I2S_CTL2__BIT_WIDTH___M    0x00000003
#define   LPASS_LPAIF_I2S_CTL2__BIT_WIDTH___S                  0
#define LPASS_LPAIF_I2S_CTL3                      (0x62E84000)
#define   LPASS_LPAIF_I2S_CTL3___RWC                QCSR_REG_RW
#define   LPASS_LPAIF_I2S_CTL3__RESET___M        0x80000000
#define   LPASS_LPAIF_I2S_CTL3__RESET___S                     31
#define   LPASS_LPAIF_I2S_CTL3__EN_LONG_RATE___M 0x00400000
#define   LPASS_LPAIF_I2S_CTL3__EN_LONG_RATE___S              22
#define   LPASS_LPAIF_I2S_CTL3__LONG_RATE___M    0x003F0000
#define   LPASS_LPAIF_I2S_CTL3__LONG_RATE___S                 16
#define   LPASS_LPAIF_I2S_CTL3__LOOPBACK___M     0x00008000
#define   LPASS_LPAIF_I2S_CTL3__LOOPBACK___S                  15
#define   LPASS_LPAIF_I2S_CTL3__SPKR_EN___M      0x00004000
#define   LPASS_LPAIF_I2S_CTL3__SPKR_EN___S                   14
#define   LPASS_LPAIF_I2S_CTL3__SPKR_MODE___M    0x00003C00
#define   LPASS_LPAIF_I2S_CTL3__SPKR_MODE___S                 10
#define   LPASS_LPAIF_I2S_CTL3__SPKR_MONO___M    0x00000200
#define   LPASS_LPAIF_I2S_CTL3__SPKR_MONO___S                  9
#define   LPASS_LPAIF_I2S_CTL3__MIC_EN___M       0x00000100
#define   LPASS_LPAIF_I2S_CTL3__MIC_EN___S                     8
#define   LPASS_LPAIF_I2S_CTL3__MIC_MODE___M     0x000000F0
#define   LPASS_LPAIF_I2S_CTL3__MIC_MODE___S                   4
#define   LPASS_LPAIF_I2S_CTL3__MIC_MONO___M     0x00000008
#define   LPASS_LPAIF_I2S_CTL3__MIC_MONO___S                   3
#define   LPASS_LPAIF_I2S_CTL3__WS_SRC___M       0x00000004
#define   LPASS_LPAIF_I2S_CTL3__WS_SRC___S                     2
#define   LPASS_LPAIF_I2S_CTL3__BIT_WIDTH___M    0x00000003
#define   LPASS_LPAIF_I2S_CTL3__BIT_WIDTH___S                  0
#define LPASS_LPAIF_I2S_CTL4                      (0x62E85000)
#define   LPASS_LPAIF_I2S_CTL4___RWC                QCSR_REG_RW
#define   LPASS_LPAIF_I2S_CTL4__RESET___M        0x80000000
#define   LPASS_LPAIF_I2S_CTL4__RESET___S                     31
#define   LPASS_LPAIF_I2S_CTL4__EN_LONG_RATE___M 0x00400000
#define   LPASS_LPAIF_I2S_CTL4__EN_LONG_RATE___S              22
#define   LPASS_LPAIF_I2S_CTL4__LONG_RATE___M    0x003F0000
#define   LPASS_LPAIF_I2S_CTL4__LONG_RATE___S                 16
#define   LPASS_LPAIF_I2S_CTL4__LOOPBACK___M     0x00008000
#define   LPASS_LPAIF_I2S_CTL4__LOOPBACK___S                  15
#define   LPASS_LPAIF_I2S_CTL4__SPKR_EN___M      0x00004000
#define   LPASS_LPAIF_I2S_CTL4__SPKR_EN___S                   14
#define   LPASS_LPAIF_I2S_CTL4__SPKR_MODE___M    0x00003C00
#define   LPASS_LPAIF_I2S_CTL4__SPKR_MODE___S                 10
#define   LPASS_LPAIF_I2S_CTL4__SPKR_MONO___M    0x00000200
#define   LPASS_LPAIF_I2S_CTL4__SPKR_MONO___S                  9
#define   LPASS_LPAIF_I2S_CTL4__MIC_EN___M       0x00000100
#define   LPASS_LPAIF_I2S_CTL4__MIC_EN___S                     8
#define   LPASS_LPAIF_I2S_CTL4__MIC_MODE___M     0x000000F0
#define   LPASS_LPAIF_I2S_CTL4__MIC_MODE___S                   4
#define   LPASS_LPAIF_I2S_CTL4__MIC_MONO___M     0x00000008
#define   LPASS_LPAIF_I2S_CTL4__MIC_MONO___S                   3
#define   LPASS_LPAIF_I2S_CTL4__WS_SRC___M       0x00000004
#define   LPASS_LPAIF_I2S_CTL4__WS_SRC___S                     2
#define   LPASS_LPAIF_I2S_CTL4__BIT_WIDTH___M    0x00000003
#define   LPASS_LPAIF_I2S_CTL4__BIT_WIDTH___S                  0
#define LPASS_LPAIF_I2S_NPL_CTLa(a)      (0x62E81004+0x1000*(a))
#define   LPASS_LPAIF_I2S_NPL_CTLa_aMIN 0
#define   LPASS_LPAIF_I2S_NPL_CTLa_aMAX 4
#define   LPASS_LPAIF_I2S_NPL_CTLa_ELEM 5
#define   LPASS_LPAIF_I2S_NPL_CTLa___RWC            QCSR_REG_RW
#define   LPASS_LPAIF_I2S_NPL_CTLa___POR         0x0000000C
#define   LPASS_LPAIF_I2S_NPL_CTLa__NPL_MSB_CAPTURE_DELAY___POR 0x0C
#define   LPASS_LPAIF_I2S_NPL_CTLa__NPL_MSB_CAPTURE_DELAY___M 0x0000001F
#define   LPASS_LPAIF_I2S_NPL_CTLa__NPL_MSB_CAPTURE_DELAY___S               0
#define   LPASS_LPAIF_I2S_NPL_CTLa___M           0x0000001F
#define   LPASS_LPAIF_I2S_NPL_CTLa___S                         0
#define LPASS_LPAIF_I2S_NPL_CTL0                  (0x62E81004)
#define   LPASS_LPAIF_I2S_NPL_CTL0___RWC            QCSR_REG_RW
#define   LPASS_LPAIF_I2S_NPL_CTL0__NPL_MSB_CAPTURE_DELAY___M 0x0000001F
#define   LPASS_LPAIF_I2S_NPL_CTL0__NPL_MSB_CAPTURE_DELAY___S               0
#define LPASS_LPAIF_I2S_NPL_CTL1                  (0x62E82004)
#define   LPASS_LPAIF_I2S_NPL_CTL1___RWC            QCSR_REG_RW
#define   LPASS_LPAIF_I2S_NPL_CTL1__NPL_MSB_CAPTURE_DELAY___M 0x0000001F
#define   LPASS_LPAIF_I2S_NPL_CTL1__NPL_MSB_CAPTURE_DELAY___S               0
#define LPASS_LPAIF_I2S_NPL_CTL2                  (0x62E83004)
#define   LPASS_LPAIF_I2S_NPL_CTL2___RWC            QCSR_REG_RW
#define   LPASS_LPAIF_I2S_NPL_CTL2__NPL_MSB_CAPTURE_DELAY___M 0x0000001F
#define   LPASS_LPAIF_I2S_NPL_CTL2__NPL_MSB_CAPTURE_DELAY___S               0
#define LPASS_LPAIF_I2S_NPL_CTL3                  (0x62E84004)
#define   LPASS_LPAIF_I2S_NPL_CTL3___RWC            QCSR_REG_RW
#define   LPASS_LPAIF_I2S_NPL_CTL3__NPL_MSB_CAPTURE_DELAY___M 0x0000001F
#define   LPASS_LPAIF_I2S_NPL_CTL3__NPL_MSB_CAPTURE_DELAY___S               0
#define LPASS_LPAIF_I2S_NPL_CTL4                  (0x62E85004)
#define   LPASS_LPAIF_I2S_NPL_CTL4___RWC            QCSR_REG_RW
#define   LPASS_LPAIF_I2S_NPL_CTL4__NPL_MSB_CAPTURE_DELAY___M 0x0000001F
#define   LPASS_LPAIF_I2S_NPL_CTL4__NPL_MSB_CAPTURE_DELAY___S               0
#define LPASS_LPAIF_I2S_CHAR_CFGa(a)     (0x62E81008+0x1000*(a))
#define   LPASS_LPAIF_I2S_CHAR_CFGa_aMIN 0
#define   LPASS_LPAIF_I2S_CHAR_CFGa_aMAX 4
#define   LPASS_LPAIF_I2S_CHAR_CFGa_ELEM 5
#define   LPASS_LPAIF_I2S_CHAR_CFGa___RWC           QCSR_REG_RW
#define   LPASS_LPAIF_I2S_CHAR_CFGa___POR        0x000007C0
#define   LPASS_LPAIF_I2S_CHAR_CFGa__ENABLE_IN_WS_CHECK___POR 0x1
#define   LPASS_LPAIF_I2S_CHAR_CFGa__ENABLE_IN_DATA_LANE_CHECK___POR 0xF
#define   LPASS_LPAIF_I2S_CHAR_CFGa__CHAR_STATUS___POR 0x0
#define   LPASS_LPAIF_I2S_CHAR_CFGa__DIRECTION___POR 0x0
#define   LPASS_LPAIF_I2S_CHAR_CFGa__ENABLE___POR 0x0
#define   LPASS_LPAIF_I2S_CHAR_CFGa__ENABLE_IN_WS_CHECK___M 0x00000400
#define   LPASS_LPAIF_I2S_CHAR_CFGa__ENABLE_IN_WS_CHECK___S              10
#define   LPASS_LPAIF_I2S_CHAR_CFGa__ENABLE_IN_DATA_LANE_CHECK___M 0x000003C0
#define   LPASS_LPAIF_I2S_CHAR_CFGa__ENABLE_IN_DATA_LANE_CHECK___S               6
#define   LPASS_LPAIF_I2S_CHAR_CFGa__CHAR_STATUS___M 0x0000003C
#define   LPASS_LPAIF_I2S_CHAR_CFGa__CHAR_STATUS___S               2
#define   LPASS_LPAIF_I2S_CHAR_CFGa__DIRECTION___M 0x00000002
#define   LPASS_LPAIF_I2S_CHAR_CFGa__DIRECTION___S               1
#define   LPASS_LPAIF_I2S_CHAR_CFGa__ENABLE___M  0x00000001
#define   LPASS_LPAIF_I2S_CHAR_CFGa__ENABLE___S                0
#define   LPASS_LPAIF_I2S_CHAR_CFGa___M          0x000007FF
#define   LPASS_LPAIF_I2S_CHAR_CFGa___S                        0
#define LPASS_LPAIF_I2S_CHAR_CFG0                 (0x62E81008)
#define   LPASS_LPAIF_I2S_CHAR_CFG0___RWC           QCSR_REG_RW
#define   LPASS_LPAIF_I2S_CHAR_CFG0__ENABLE_IN_WS_CHECK___M 0x00000400
#define   LPASS_LPAIF_I2S_CHAR_CFG0__ENABLE_IN_WS_CHECK___S              10
#define   LPASS_LPAIF_I2S_CHAR_CFG0__ENABLE_IN_DATA_LANE_CHECK___M 0x000003C0
#define   LPASS_LPAIF_I2S_CHAR_CFG0__ENABLE_IN_DATA_LANE_CHECK___S               6
#define   LPASS_LPAIF_I2S_CHAR_CFG0__CHAR_STATUS___M 0x0000003C
#define   LPASS_LPAIF_I2S_CHAR_CFG0__CHAR_STATUS___S               2
#define   LPASS_LPAIF_I2S_CHAR_CFG0__DIRECTION___M 0x00000002
#define   LPASS_LPAIF_I2S_CHAR_CFG0__DIRECTION___S               1
#define   LPASS_LPAIF_I2S_CHAR_CFG0__ENABLE___M  0x00000001
#define   LPASS_LPAIF_I2S_CHAR_CFG0__ENABLE___S                0
#define LPASS_LPAIF_I2S_CHAR_CFG1                 (0x62E82008)
#define   LPASS_LPAIF_I2S_CHAR_CFG1___RWC           QCSR_REG_RW
#define   LPASS_LPAIF_I2S_CHAR_CFG1__ENABLE_IN_WS_CHECK___M 0x00000400
#define   LPASS_LPAIF_I2S_CHAR_CFG1__ENABLE_IN_WS_CHECK___S              10
#define   LPASS_LPAIF_I2S_CHAR_CFG1__ENABLE_IN_DATA_LANE_CHECK___M 0x000003C0
#define   LPASS_LPAIF_I2S_CHAR_CFG1__ENABLE_IN_DATA_LANE_CHECK___S               6
#define   LPASS_LPAIF_I2S_CHAR_CFG1__CHAR_STATUS___M 0x0000003C
#define   LPASS_LPAIF_I2S_CHAR_CFG1__CHAR_STATUS___S               2
#define   LPASS_LPAIF_I2S_CHAR_CFG1__DIRECTION___M 0x00000002
#define   LPASS_LPAIF_I2S_CHAR_CFG1__DIRECTION___S               1
#define   LPASS_LPAIF_I2S_CHAR_CFG1__ENABLE___M  0x00000001
#define   LPASS_LPAIF_I2S_CHAR_CFG1__ENABLE___S                0
#define LPASS_LPAIF_I2S_CHAR_CFG2                 (0x62E83008)
#define   LPASS_LPAIF_I2S_CHAR_CFG2___RWC           QCSR_REG_RW
#define   LPASS_LPAIF_I2S_CHAR_CFG2__ENABLE_IN_WS_CHECK___M 0x00000400
#define   LPASS_LPAIF_I2S_CHAR_CFG2__ENABLE_IN_WS_CHECK___S              10
#define   LPASS_LPAIF_I2S_CHAR_CFG2__ENABLE_IN_DATA_LANE_CHECK___M 0x000003C0
#define   LPASS_LPAIF_I2S_CHAR_CFG2__ENABLE_IN_DATA_LANE_CHECK___S               6
#define   LPASS_LPAIF_I2S_CHAR_CFG2__CHAR_STATUS___M 0x0000003C
#define   LPASS_LPAIF_I2S_CHAR_CFG2__CHAR_STATUS___S               2
#define   LPASS_LPAIF_I2S_CHAR_CFG2__DIRECTION___M 0x00000002
#define   LPASS_LPAIF_I2S_CHAR_CFG2__DIRECTION___S               1
#define   LPASS_LPAIF_I2S_CHAR_CFG2__ENABLE___M  0x00000001
#define   LPASS_LPAIF_I2S_CHAR_CFG2__ENABLE___S                0
#define LPASS_LPAIF_I2S_CHAR_CFG3                 (0x62E84008)
#define   LPASS_LPAIF_I2S_CHAR_CFG3___RWC           QCSR_REG_RW
#define   LPASS_LPAIF_I2S_CHAR_CFG3__ENABLE_IN_WS_CHECK___M 0x00000400
#define   LPASS_LPAIF_I2S_CHAR_CFG3__ENABLE_IN_WS_CHECK___S              10
#define   LPASS_LPAIF_I2S_CHAR_CFG3__ENABLE_IN_DATA_LANE_CHECK___M 0x000003C0
#define   LPASS_LPAIF_I2S_CHAR_CFG3__ENABLE_IN_DATA_LANE_CHECK___S               6
#define   LPASS_LPAIF_I2S_CHAR_CFG3__CHAR_STATUS___M 0x0000003C
#define   LPASS_LPAIF_I2S_CHAR_CFG3__CHAR_STATUS___S               2
#define   LPASS_LPAIF_I2S_CHAR_CFG3__DIRECTION___M 0x00000002
#define   LPASS_LPAIF_I2S_CHAR_CFG3__DIRECTION___S               1
#define   LPASS_LPAIF_I2S_CHAR_CFG3__ENABLE___M  0x00000001
#define   LPASS_LPAIF_I2S_CHAR_CFG3__ENABLE___S                0
#define LPASS_LPAIF_I2S_CHAR_CFG4                 (0x62E85008)
#define   LPASS_LPAIF_I2S_CHAR_CFG4___RWC           QCSR_REG_RW
#define   LPASS_LPAIF_I2S_CHAR_CFG4__ENABLE_IN_WS_CHECK___M 0x00000400
#define   LPASS_LPAIF_I2S_CHAR_CFG4__ENABLE_IN_WS_CHECK___S              10
#define   LPASS_LPAIF_I2S_CHAR_CFG4__ENABLE_IN_DATA_LANE_CHECK___M 0x000003C0
#define   LPASS_LPAIF_I2S_CHAR_CFG4__ENABLE_IN_DATA_LANE_CHECK___S               6
#define   LPASS_LPAIF_I2S_CHAR_CFG4__CHAR_STATUS___M 0x0000003C
#define   LPASS_LPAIF_I2S_CHAR_CFG4__CHAR_STATUS___S               2
#define   LPASS_LPAIF_I2S_CHAR_CFG4__DIRECTION___M 0x00000002
#define   LPASS_LPAIF_I2S_CHAR_CFG4__DIRECTION___S               1
#define   LPASS_LPAIF_I2S_CHAR_CFG4__ENABLE___M  0x00000001
#define   LPASS_LPAIF_I2S_CHAR_CFG4__ENABLE___S                0
#define LPASS_LPAIF_I2S_CHAR_DATAa(a)    (0x62E8100C+0x1000*(a))
#define   LPASS_LPAIF_I2S_CHAR_DATAa_aMIN 0
#define   LPASS_LPAIF_I2S_CHAR_DATAa_aMAX 4
#define   LPASS_LPAIF_I2S_CHAR_DATAa_ELEM 5
#define   LPASS_LPAIF_I2S_CHAR_DATAa___RWC          QCSR_REG_RW
#define   LPASS_LPAIF_I2S_CHAR_DATAa___POR       0x00000000
#define   LPASS_LPAIF_I2S_CHAR_DATAa__DOUT_DATA_DIN_EXP3___POR 0x00
#define   LPASS_LPAIF_I2S_CHAR_DATAa__DOUT_DATA_DIN_EXP2___POR 0x00
#define   LPASS_LPAIF_I2S_CHAR_DATAa__DOUT_DATA_DIN_EXP1___POR 0x00
#define   LPASS_LPAIF_I2S_CHAR_DATAa__DOUT_DATA_DIN_EXP0___POR 0x00
#define   LPASS_LPAIF_I2S_CHAR_DATAa__DOUT_DATA_DIN_EXP3___M 0xFF000000
#define   LPASS_LPAIF_I2S_CHAR_DATAa__DOUT_DATA_DIN_EXP3___S              24
#define   LPASS_LPAIF_I2S_CHAR_DATAa__DOUT_DATA_DIN_EXP2___M 0x00FF0000
#define   LPASS_LPAIF_I2S_CHAR_DATAa__DOUT_DATA_DIN_EXP2___S              16
#define   LPASS_LPAIF_I2S_CHAR_DATAa__DOUT_DATA_DIN_EXP1___M 0x0000FF00
#define   LPASS_LPAIF_I2S_CHAR_DATAa__DOUT_DATA_DIN_EXP1___S               8
#define   LPASS_LPAIF_I2S_CHAR_DATAa__DOUT_DATA_DIN_EXP0___M 0x000000FF
#define   LPASS_LPAIF_I2S_CHAR_DATAa__DOUT_DATA_DIN_EXP0___S               0
#define   LPASS_LPAIF_I2S_CHAR_DATAa___M         0xFFFFFFFF
#define   LPASS_LPAIF_I2S_CHAR_DATAa___S                       0
#define LPASS_LPAIF_I2S_CHAR_DATA0                (0x62E8100C)
#define   LPASS_LPAIF_I2S_CHAR_DATA0___RWC          QCSR_REG_RW
#define   LPASS_LPAIF_I2S_CHAR_DATA0__DOUT_DATA_DIN_EXP3___M 0xFF000000
#define   LPASS_LPAIF_I2S_CHAR_DATA0__DOUT_DATA_DIN_EXP3___S              24
#define   LPASS_LPAIF_I2S_CHAR_DATA0__DOUT_DATA_DIN_EXP2___M 0x00FF0000
#define   LPASS_LPAIF_I2S_CHAR_DATA0__DOUT_DATA_DIN_EXP2___S              16
#define   LPASS_LPAIF_I2S_CHAR_DATA0__DOUT_DATA_DIN_EXP1___M 0x0000FF00
#define   LPASS_LPAIF_I2S_CHAR_DATA0__DOUT_DATA_DIN_EXP1___S               8
#define   LPASS_LPAIF_I2S_CHAR_DATA0__DOUT_DATA_DIN_EXP0___M 0x000000FF
#define   LPASS_LPAIF_I2S_CHAR_DATA0__DOUT_DATA_DIN_EXP0___S               0
#define LPASS_LPAIF_I2S_CHAR_DATA1                (0x62E8200C)
#define   LPASS_LPAIF_I2S_CHAR_DATA1___RWC          QCSR_REG_RW
#define   LPASS_LPAIF_I2S_CHAR_DATA1__DOUT_DATA_DIN_EXP3___M 0xFF000000
#define   LPASS_LPAIF_I2S_CHAR_DATA1__DOUT_DATA_DIN_EXP3___S              24
#define   LPASS_LPAIF_I2S_CHAR_DATA1__DOUT_DATA_DIN_EXP2___M 0x00FF0000
#define   LPASS_LPAIF_I2S_CHAR_DATA1__DOUT_DATA_DIN_EXP2___S              16
#define   LPASS_LPAIF_I2S_CHAR_DATA1__DOUT_DATA_DIN_EXP1___M 0x0000FF00
#define   LPASS_LPAIF_I2S_CHAR_DATA1__DOUT_DATA_DIN_EXP1___S               8
#define   LPASS_LPAIF_I2S_CHAR_DATA1__DOUT_DATA_DIN_EXP0___M 0x000000FF
#define   LPASS_LPAIF_I2S_CHAR_DATA1__DOUT_DATA_DIN_EXP0___S               0
#define LPASS_LPAIF_I2S_CHAR_DATA2                (0x62E8300C)
#define   LPASS_LPAIF_I2S_CHAR_DATA2___RWC          QCSR_REG_RW
#define   LPASS_LPAIF_I2S_CHAR_DATA2__DOUT_DATA_DIN_EXP3___M 0xFF000000
#define   LPASS_LPAIF_I2S_CHAR_DATA2__DOUT_DATA_DIN_EXP3___S              24
#define   LPASS_LPAIF_I2S_CHAR_DATA2__DOUT_DATA_DIN_EXP2___M 0x00FF0000
#define   LPASS_LPAIF_I2S_CHAR_DATA2__DOUT_DATA_DIN_EXP2___S              16
#define   LPASS_LPAIF_I2S_CHAR_DATA2__DOUT_DATA_DIN_EXP1___M 0x0000FF00
#define   LPASS_LPAIF_I2S_CHAR_DATA2__DOUT_DATA_DIN_EXP1___S               8
#define   LPASS_LPAIF_I2S_CHAR_DATA2__DOUT_DATA_DIN_EXP0___M 0x000000FF
#define   LPASS_LPAIF_I2S_CHAR_DATA2__DOUT_DATA_DIN_EXP0___S               0
#define LPASS_LPAIF_I2S_CHAR_DATA3                (0x62E8400C)
#define   LPASS_LPAIF_I2S_CHAR_DATA3___RWC          QCSR_REG_RW
#define   LPASS_LPAIF_I2S_CHAR_DATA3__DOUT_DATA_DIN_EXP3___M 0xFF000000
#define   LPASS_LPAIF_I2S_CHAR_DATA3__DOUT_DATA_DIN_EXP3___S              24
#define   LPASS_LPAIF_I2S_CHAR_DATA3__DOUT_DATA_DIN_EXP2___M 0x00FF0000
#define   LPASS_LPAIF_I2S_CHAR_DATA3__DOUT_DATA_DIN_EXP2___S              16
#define   LPASS_LPAIF_I2S_CHAR_DATA3__DOUT_DATA_DIN_EXP1___M 0x0000FF00
#define   LPASS_LPAIF_I2S_CHAR_DATA3__DOUT_DATA_DIN_EXP1___S               8
#define   LPASS_LPAIF_I2S_CHAR_DATA3__DOUT_DATA_DIN_EXP0___M 0x000000FF
#define   LPASS_LPAIF_I2S_CHAR_DATA3__DOUT_DATA_DIN_EXP0___S               0
#define LPASS_LPAIF_I2S_CHAR_DATA4                (0x62E8500C)
#define   LPASS_LPAIF_I2S_CHAR_DATA4___RWC          QCSR_REG_RW
#define   LPASS_LPAIF_I2S_CHAR_DATA4__DOUT_DATA_DIN_EXP3___M 0xFF000000
#define   LPASS_LPAIF_I2S_CHAR_DATA4__DOUT_DATA_DIN_EXP3___S              24
#define   LPASS_LPAIF_I2S_CHAR_DATA4__DOUT_DATA_DIN_EXP2___M 0x00FF0000
#define   LPASS_LPAIF_I2S_CHAR_DATA4__DOUT_DATA_DIN_EXP2___S              16
#define   LPASS_LPAIF_I2S_CHAR_DATA4__DOUT_DATA_DIN_EXP1___M 0x0000FF00
#define   LPASS_LPAIF_I2S_CHAR_DATA4__DOUT_DATA_DIN_EXP1___S               8
#define   LPASS_LPAIF_I2S_CHAR_DATA4__DOUT_DATA_DIN_EXP0___M 0x000000FF
#define   LPASS_LPAIF_I2S_CHAR_DATA4__DOUT_DATA_DIN_EXP0___S               0
#define LPASS_LPAIF_I2S_CHAR_WSa(a)      (0x62E81010+0x1000*(a))
#define   LPASS_LPAIF_I2S_CHAR_WSa_aMIN 0
#define   LPASS_LPAIF_I2S_CHAR_WSa_aMAX 4
#define   LPASS_LPAIF_I2S_CHAR_WSa_ELEM 5
#define   LPASS_LPAIF_I2S_CHAR_WSa___RWC            QCSR_REG_RW
#define   LPASS_LPAIF_I2S_CHAR_WSa___POR         0x00000000
#define   LPASS_LPAIF_I2S_CHAR_WSa__WS_OUT_WS_IN_EXP___POR 0x00
#define   LPASS_LPAIF_I2S_CHAR_WSa__WS_OUT_WS_IN_EXP___M 0x000000FF
#define   LPASS_LPAIF_I2S_CHAR_WSa__WS_OUT_WS_IN_EXP___S               0
#define   LPASS_LPAIF_I2S_CHAR_WSa___M           0x000000FF
#define   LPASS_LPAIF_I2S_CHAR_WSa___S                         0
#define LPASS_LPAIF_I2S_CHAR_WS0                  (0x62E81010)
#define   LPASS_LPAIF_I2S_CHAR_WS0___RWC            QCSR_REG_RW
#define   LPASS_LPAIF_I2S_CHAR_WS0__WS_OUT_WS_IN_EXP___M 0x000000FF
#define   LPASS_LPAIF_I2S_CHAR_WS0__WS_OUT_WS_IN_EXP___S               0
#define LPASS_LPAIF_I2S_CHAR_WS1                  (0x62E82010)
#define   LPASS_LPAIF_I2S_CHAR_WS1___RWC            QCSR_REG_RW
#define   LPASS_LPAIF_I2S_CHAR_WS1__WS_OUT_WS_IN_EXP___M 0x000000FF
#define   LPASS_LPAIF_I2S_CHAR_WS1__WS_OUT_WS_IN_EXP___S               0
#define LPASS_LPAIF_I2S_CHAR_WS2                  (0x62E83010)
#define   LPASS_LPAIF_I2S_CHAR_WS2___RWC            QCSR_REG_RW
#define   LPASS_LPAIF_I2S_CHAR_WS2__WS_OUT_WS_IN_EXP___M 0x000000FF
#define   LPASS_LPAIF_I2S_CHAR_WS2__WS_OUT_WS_IN_EXP___S               0
#define LPASS_LPAIF_I2S_CHAR_WS3                  (0x62E84010)
#define   LPASS_LPAIF_I2S_CHAR_WS3___RWC            QCSR_REG_RW
#define   LPASS_LPAIF_I2S_CHAR_WS3__WS_OUT_WS_IN_EXP___M 0x000000FF
#define   LPASS_LPAIF_I2S_CHAR_WS3__WS_OUT_WS_IN_EXP___S               0
#define LPASS_LPAIF_I2S_CHAR_WS4                  (0x62E85010)
#define   LPASS_LPAIF_I2S_CHAR_WS4___RWC            QCSR_REG_RW
#define   LPASS_LPAIF_I2S_CHAR_WS4__WS_OUT_WS_IN_EXP___M 0x000000FF
#define   LPASS_LPAIF_I2S_CHAR_WS4__WS_OUT_WS_IN_EXP___S               0
#define LPASS_LPAIF_PCM_CTLa(a)          (0x62E81500+0x1000*(a))
#define   LPASS_LPAIF_PCM_CTLa_aMIN 0
#define   LPASS_LPAIF_PCM_CTLa_aMAX 4
#define   LPASS_LPAIF_PCM_CTLa_ELEM 5
#define   LPASS_LPAIF_PCM_CTLa___RWC                QCSR_REG_RW
#define   LPASS_LPAIF_PCM_CTLa___POR             0x00068000
#define   LPASS_LPAIF_PCM_CTLa__RESET___POR      0x0
#define   LPASS_LPAIF_PCM_CTLa__RESET_RX___POR   0x0
#define   LPASS_LPAIF_PCM_CTLa__RESET_TX___POR   0x0
#define   LPASS_LPAIF_PCM_CTLa__ENABLE_RX___POR  0x0
#define   LPASS_LPAIF_PCM_CTLa__ENABLE_TX___POR  0x0
#define   LPASS_LPAIF_PCM_CTLa__ENABLE___POR     0x0
#define   LPASS_LPAIF_PCM_CTLa__ONE_SLOT_SYNC_EN___POR 0x0
#define   LPASS_LPAIF_PCM_CTLa__CTRL_DATA_OE___POR 0x1
#define   LPASS_LPAIF_PCM_CTLa__RATE___POR       0x5
#define   LPASS_LPAIF_PCM_CTLa__LOOPBACK___POR   0x0
#define   LPASS_LPAIF_PCM_CTLa__SYNC_SRC___POR   0x0
#define   LPASS_LPAIF_PCM_CTLa__AUX_MODE___POR   0x0
#define   LPASS_LPAIF_PCM_CTLa__RPCM_WIDTH___POR 0x0
#define   LPASS_LPAIF_PCM_CTLa__TPCM_WIDTH___POR 0x0
#define   LPASS_LPAIF_PCM_CTLa__RESET___M        0x80000000
#define   LPASS_LPAIF_PCM_CTLa__RESET___S                     31
#define   LPASS_LPAIF_PCM_CTLa__RESET__DISABLE               0x0
#define   LPASS_LPAIF_PCM_CTLa__RESET__ENABLE                0x1
#define   LPASS_LPAIF_PCM_CTLa__RESET_RX___M     0x10000000
#define   LPASS_LPAIF_PCM_CTLa__RESET_RX___S                  28
#define   LPASS_LPAIF_PCM_CTLa__RESET_RX__DISABLE             0x0
#define   LPASS_LPAIF_PCM_CTLa__RESET_RX__ENABLE             0x1
#define   LPASS_LPAIF_PCM_CTLa__RESET_TX___M     0x08000000
#define   LPASS_LPAIF_PCM_CTLa__RESET_TX___S                  27
#define   LPASS_LPAIF_PCM_CTLa__RESET_TX__DISABLE             0x0
#define   LPASS_LPAIF_PCM_CTLa__RESET_TX__ENABLE             0x1
#define   LPASS_LPAIF_PCM_CTLa__ENABLE_RX___M    0x04000000
#define   LPASS_LPAIF_PCM_CTLa__ENABLE_RX___S                 26
#define   LPASS_LPAIF_PCM_CTLa__ENABLE_RX__DISABLE             0x0
#define   LPASS_LPAIF_PCM_CTLa__ENABLE_RX__ENABLE             0x1
#define   LPASS_LPAIF_PCM_CTLa__ENABLE_TX___M    0x02000000
#define   LPASS_LPAIF_PCM_CTLa__ENABLE_TX___S                 25
#define   LPASS_LPAIF_PCM_CTLa__ENABLE_TX__DISABLE             0x0
#define   LPASS_LPAIF_PCM_CTLa__ENABLE_TX__ENABLE             0x1
#define   LPASS_LPAIF_PCM_CTLa__ENABLE___M       0x01000000
#define   LPASS_LPAIF_PCM_CTLa__ENABLE___S                    24
#define   LPASS_LPAIF_PCM_CTLa__ENABLE__DISABLE              0x0
#define   LPASS_LPAIF_PCM_CTLa__ENABLE__ENABLE               0x1
#define   LPASS_LPAIF_PCM_CTLa__ONE_SLOT_SYNC_EN___M 0x00080000
#define   LPASS_LPAIF_PCM_CTLa__ONE_SLOT_SYNC_EN___S              19
#define   LPASS_LPAIF_PCM_CTLa__ONE_SLOT_SYNC_EN__DISABLE             0x0
#define   LPASS_LPAIF_PCM_CTLa__ONE_SLOT_SYNC_EN__ENABLE             0x1
#define   LPASS_LPAIF_PCM_CTLa__CTRL_DATA_OE___M 0x00040000
#define   LPASS_LPAIF_PCM_CTLa__CTRL_DATA_OE___S              18
#define   LPASS_LPAIF_PCM_CTLa__RATE___M         0x00038000
#define   LPASS_LPAIF_PCM_CTLa__RATE___S                      15
#define   LPASS_LPAIF_PCM_CTLa__RATE__ENUM_8                 0x0
#define   LPASS_LPAIF_PCM_CTLa__RATE__ENUM_16                0x1
#define   LPASS_LPAIF_PCM_CTLa__RATE__ENUM_32                0x2
#define   LPASS_LPAIF_PCM_CTLa__RATE__ENUM_64                0x3
#define   LPASS_LPAIF_PCM_CTLa__RATE__ENUM_128               0x4
#define   LPASS_LPAIF_PCM_CTLa__RATE__ENUM_256               0x5
#define   LPASS_LPAIF_PCM_CTLa__LOOPBACK___M     0x00004000
#define   LPASS_LPAIF_PCM_CTLa__LOOPBACK___S                  14
#define   LPASS_LPAIF_PCM_CTLa__SYNC_SRC___M     0x00002000
#define   LPASS_LPAIF_PCM_CTLa__SYNC_SRC___S                  13
#define   LPASS_LPAIF_PCM_CTLa__SYNC_SRC__EXTERNAL             0x0
#define   LPASS_LPAIF_PCM_CTLa__SYNC_SRC__INTERNAL             0x1
#define   LPASS_LPAIF_PCM_CTLa__AUX_MODE___M     0x00001000
#define   LPASS_LPAIF_PCM_CTLa__AUX_MODE___S                  12
#define   LPASS_LPAIF_PCM_CTLa__AUX_MODE__PCM                0x0
#define   LPASS_LPAIF_PCM_CTLa__AUX_MODE__AUX                0x1
#define   LPASS_LPAIF_PCM_CTLa__RPCM_WIDTH___M   0x00000800
#define   LPASS_LPAIF_PCM_CTLa__RPCM_WIDTH___S                11
#define   LPASS_LPAIF_PCM_CTLa__RPCM_WIDTH__ENUM_8_BIT             0x0
#define   LPASS_LPAIF_PCM_CTLa__RPCM_WIDTH__ENUM_16_BIT             0x1
#define   LPASS_LPAIF_PCM_CTLa__TPCM_WIDTH___M   0x00000400
#define   LPASS_LPAIF_PCM_CTLa__TPCM_WIDTH___S                10
#define   LPASS_LPAIF_PCM_CTLa__TPCM_WIDTH__ENUM_8_BIT             0x0
#define   LPASS_LPAIF_PCM_CTLa__TPCM_WIDTH__ENUM_16_BIT             0x1
#define   LPASS_LPAIF_PCM_CTLa___M               0x9F0FFC00
#define   LPASS_LPAIF_PCM_CTLa___S                            10
#define LPASS_LPAIF_PCM_CTL0                      (0x62E81500)
#define   LPASS_LPAIF_PCM_CTL0___RWC                QCSR_REG_RW
#define   LPASS_LPAIF_PCM_CTL0__RESET___M        0x80000000
#define   LPASS_LPAIF_PCM_CTL0__RESET___S                     31
#define   LPASS_LPAIF_PCM_CTL0__RESET_RX___M     0x10000000
#define   LPASS_LPAIF_PCM_CTL0__RESET_RX___S                  28
#define   LPASS_LPAIF_PCM_CTL0__RESET_TX___M     0x08000000
#define   LPASS_LPAIF_PCM_CTL0__RESET_TX___S                  27
#define   LPASS_LPAIF_PCM_CTL0__ENABLE_RX___M    0x04000000
#define   LPASS_LPAIF_PCM_CTL0__ENABLE_RX___S                 26
#define   LPASS_LPAIF_PCM_CTL0__ENABLE_TX___M    0x02000000
#define   LPASS_LPAIF_PCM_CTL0__ENABLE_TX___S                 25
#define   LPASS_LPAIF_PCM_CTL0__ENABLE___M       0x01000000
#define   LPASS_LPAIF_PCM_CTL0__ENABLE___S                    24
#define   LPASS_LPAIF_PCM_CTL0__ONE_SLOT_SYNC_EN___M 0x00080000
#define   LPASS_LPAIF_PCM_CTL0__ONE_SLOT_SYNC_EN___S              19
#define   LPASS_LPAIF_PCM_CTL0__CTRL_DATA_OE___M 0x00040000
#define   LPASS_LPAIF_PCM_CTL0__CTRL_DATA_OE___S              18
#define   LPASS_LPAIF_PCM_CTL0__RATE___M         0x00038000
#define   LPASS_LPAIF_PCM_CTL0__RATE___S                      15
#define   LPASS_LPAIF_PCM_CTL0__LOOPBACK___M     0x00004000
#define   LPASS_LPAIF_PCM_CTL0__LOOPBACK___S                  14
#define   LPASS_LPAIF_PCM_CTL0__SYNC_SRC___M     0x00002000
#define   LPASS_LPAIF_PCM_CTL0__SYNC_SRC___S                  13
#define   LPASS_LPAIF_PCM_CTL0__AUX_MODE___M     0x00001000
#define   LPASS_LPAIF_PCM_CTL0__AUX_MODE___S                  12
#define   LPASS_LPAIF_PCM_CTL0__RPCM_WIDTH___M   0x00000800
#define   LPASS_LPAIF_PCM_CTL0__RPCM_WIDTH___S                11
#define   LPASS_LPAIF_PCM_CTL0__TPCM_WIDTH___M   0x00000400
#define   LPASS_LPAIF_PCM_CTL0__TPCM_WIDTH___S                10
#define LPASS_LPAIF_PCM_CTL1                      (0x62E82500)
#define   LPASS_LPAIF_PCM_CTL1___RWC                QCSR_REG_RW
#define   LPASS_LPAIF_PCM_CTL1__RESET___M        0x80000000
#define   LPASS_LPAIF_PCM_CTL1__RESET___S                     31
#define   LPASS_LPAIF_PCM_CTL1__RESET_RX___M     0x10000000
#define   LPASS_LPAIF_PCM_CTL1__RESET_RX___S                  28
#define   LPASS_LPAIF_PCM_CTL1__RESET_TX___M     0x08000000
#define   LPASS_LPAIF_PCM_CTL1__RESET_TX___S                  27
#define   LPASS_LPAIF_PCM_CTL1__ENABLE_RX___M    0x04000000
#define   LPASS_LPAIF_PCM_CTL1__ENABLE_RX___S                 26
#define   LPASS_LPAIF_PCM_CTL1__ENABLE_TX___M    0x02000000
#define   LPASS_LPAIF_PCM_CTL1__ENABLE_TX___S                 25
#define   LPASS_LPAIF_PCM_CTL1__ENABLE___M       0x01000000
#define   LPASS_LPAIF_PCM_CTL1__ENABLE___S                    24
#define   LPASS_LPAIF_PCM_CTL1__ONE_SLOT_SYNC_EN___M 0x00080000
#define   LPASS_LPAIF_PCM_CTL1__ONE_SLOT_SYNC_EN___S              19
#define   LPASS_LPAIF_PCM_CTL1__CTRL_DATA_OE___M 0x00040000
#define   LPASS_LPAIF_PCM_CTL1__CTRL_DATA_OE___S              18
#define   LPASS_LPAIF_PCM_CTL1__RATE___M         0x00038000
#define   LPASS_LPAIF_PCM_CTL1__RATE___S                      15
#define   LPASS_LPAIF_PCM_CTL1__LOOPBACK___M     0x00004000
#define   LPASS_LPAIF_PCM_CTL1__LOOPBACK___S                  14
#define   LPASS_LPAIF_PCM_CTL1__SYNC_SRC___M     0x00002000
#define   LPASS_LPAIF_PCM_CTL1__SYNC_SRC___S                  13
#define   LPASS_LPAIF_PCM_CTL1__AUX_MODE___M     0x00001000
#define   LPASS_LPAIF_PCM_CTL1__AUX_MODE___S                  12
#define   LPASS_LPAIF_PCM_CTL1__RPCM_WIDTH___M   0x00000800
#define   LPASS_LPAIF_PCM_CTL1__RPCM_WIDTH___S                11
#define   LPASS_LPAIF_PCM_CTL1__TPCM_WIDTH___M   0x00000400
#define   LPASS_LPAIF_PCM_CTL1__TPCM_WIDTH___S                10
#define LPASS_LPAIF_PCM_CTL2                      (0x62E83500)
#define   LPASS_LPAIF_PCM_CTL2___RWC                QCSR_REG_RW
#define   LPASS_LPAIF_PCM_CTL2__RESET___M        0x80000000
#define   LPASS_LPAIF_PCM_CTL2__RESET___S                     31
#define   LPASS_LPAIF_PCM_CTL2__RESET_RX___M     0x10000000
#define   LPASS_LPAIF_PCM_CTL2__RESET_RX___S                  28
#define   LPASS_LPAIF_PCM_CTL2__RESET_TX___M     0x08000000
#define   LPASS_LPAIF_PCM_CTL2__RESET_TX___S                  27
#define   LPASS_LPAIF_PCM_CTL2__ENABLE_RX___M    0x04000000
#define   LPASS_LPAIF_PCM_CTL2__ENABLE_RX___S                 26
#define   LPASS_LPAIF_PCM_CTL2__ENABLE_TX___M    0x02000000
#define   LPASS_LPAIF_PCM_CTL2__ENABLE_TX___S                 25
#define   LPASS_LPAIF_PCM_CTL2__ENABLE___M       0x01000000
#define   LPASS_LPAIF_PCM_CTL2__ENABLE___S                    24
#define   LPASS_LPAIF_PCM_CTL2__ONE_SLOT_SYNC_EN___M 0x00080000
#define   LPASS_LPAIF_PCM_CTL2__ONE_SLOT_SYNC_EN___S              19
#define   LPASS_LPAIF_PCM_CTL2__CTRL_DATA_OE___M 0x00040000
#define   LPASS_LPAIF_PCM_CTL2__CTRL_DATA_OE___S              18
#define   LPASS_LPAIF_PCM_CTL2__RATE___M         0x00038000
#define   LPASS_LPAIF_PCM_CTL2__RATE___S                      15
#define   LPASS_LPAIF_PCM_CTL2__LOOPBACK___M     0x00004000
#define   LPASS_LPAIF_PCM_CTL2__LOOPBACK___S                  14
#define   LPASS_LPAIF_PCM_CTL2__SYNC_SRC___M     0x00002000
#define   LPASS_LPAIF_PCM_CTL2__SYNC_SRC___S                  13
#define   LPASS_LPAIF_PCM_CTL2__AUX_MODE___M     0x00001000
#define   LPASS_LPAIF_PCM_CTL2__AUX_MODE___S                  12
#define   LPASS_LPAIF_PCM_CTL2__RPCM_WIDTH___M   0x00000800
#define   LPASS_LPAIF_PCM_CTL2__RPCM_WIDTH___S                11
#define   LPASS_LPAIF_PCM_CTL2__TPCM_WIDTH___M   0x00000400
#define   LPASS_LPAIF_PCM_CTL2__TPCM_WIDTH___S                10
#define LPASS_LPAIF_PCM_CTL3                      (0x62E84500)
#define   LPASS_LPAIF_PCM_CTL3___RWC                QCSR_REG_RW
#define   LPASS_LPAIF_PCM_CTL3__RESET___M        0x80000000
#define   LPASS_LPAIF_PCM_CTL3__RESET___S                     31
#define   LPASS_LPAIF_PCM_CTL3__RESET_RX___M     0x10000000
#define   LPASS_LPAIF_PCM_CTL3__RESET_RX___S                  28
#define   LPASS_LPAIF_PCM_CTL3__RESET_TX___M     0x08000000
#define   LPASS_LPAIF_PCM_CTL3__RESET_TX___S                  27
#define   LPASS_LPAIF_PCM_CTL3__ENABLE_RX___M    0x04000000
#define   LPASS_LPAIF_PCM_CTL3__ENABLE_RX___S                 26
#define   LPASS_LPAIF_PCM_CTL3__ENABLE_TX___M    0x02000000
#define   LPASS_LPAIF_PCM_CTL3__ENABLE_TX___S                 25
#define   LPASS_LPAIF_PCM_CTL3__ENABLE___M       0x01000000
#define   LPASS_LPAIF_PCM_CTL3__ENABLE___S                    24
#define   LPASS_LPAIF_PCM_CTL3__ONE_SLOT_SYNC_EN___M 0x00080000
#define   LPASS_LPAIF_PCM_CTL3__ONE_SLOT_SYNC_EN___S              19
#define   LPASS_LPAIF_PCM_CTL3__CTRL_DATA_OE___M 0x00040000
#define   LPASS_LPAIF_PCM_CTL3__CTRL_DATA_OE___S              18
#define   LPASS_LPAIF_PCM_CTL3__RATE___M         0x00038000
#define   LPASS_LPAIF_PCM_CTL3__RATE___S                      15
#define   LPASS_LPAIF_PCM_CTL3__LOOPBACK___M     0x00004000
#define   LPASS_LPAIF_PCM_CTL3__LOOPBACK___S                  14
#define   LPASS_LPAIF_PCM_CTL3__SYNC_SRC___M     0x00002000
#define   LPASS_LPAIF_PCM_CTL3__SYNC_SRC___S                  13
#define   LPASS_LPAIF_PCM_CTL3__AUX_MODE___M     0x00001000
#define   LPASS_LPAIF_PCM_CTL3__AUX_MODE___S                  12
#define   LPASS_LPAIF_PCM_CTL3__RPCM_WIDTH___M   0x00000800
#define   LPASS_LPAIF_PCM_CTL3__RPCM_WIDTH___S                11
#define   LPASS_LPAIF_PCM_CTL3__TPCM_WIDTH___M   0x00000400
#define   LPASS_LPAIF_PCM_CTL3__TPCM_WIDTH___S                10
#define LPASS_LPAIF_PCM_CTL4                      (0x62E85500)
#define   LPASS_LPAIF_PCM_CTL4___RWC                QCSR_REG_RW
#define   LPASS_LPAIF_PCM_CTL4__RESET___M        0x80000000
#define   LPASS_LPAIF_PCM_CTL4__RESET___S                     31
#define   LPASS_LPAIF_PCM_CTL4__RESET_RX___M     0x10000000
#define   LPASS_LPAIF_PCM_CTL4__RESET_RX___S                  28
#define   LPASS_LPAIF_PCM_CTL4__RESET_TX___M     0x08000000
#define   LPASS_LPAIF_PCM_CTL4__RESET_TX___S                  27
#define   LPASS_LPAIF_PCM_CTL4__ENABLE_RX___M    0x04000000
#define   LPASS_LPAIF_PCM_CTL4__ENABLE_RX___S                 26
#define   LPASS_LPAIF_PCM_CTL4__ENABLE_TX___M    0x02000000
#define   LPASS_LPAIF_PCM_CTL4__ENABLE_TX___S                 25
#define   LPASS_LPAIF_PCM_CTL4__ENABLE___M       0x01000000
#define   LPASS_LPAIF_PCM_CTL4__ENABLE___S                    24
#define   LPASS_LPAIF_PCM_CTL4__ONE_SLOT_SYNC_EN___M 0x00080000
#define   LPASS_LPAIF_PCM_CTL4__ONE_SLOT_SYNC_EN___S              19
#define   LPASS_LPAIF_PCM_CTL4__CTRL_DATA_OE___M 0x00040000
#define   LPASS_LPAIF_PCM_CTL4__CTRL_DATA_OE___S              18
#define   LPASS_LPAIF_PCM_CTL4__RATE___M         0x00038000
#define   LPASS_LPAIF_PCM_CTL4__RATE___S                      15
#define   LPASS_LPAIF_PCM_CTL4__LOOPBACK___M     0x00004000
#define   LPASS_LPAIF_PCM_CTL4__LOOPBACK___S                  14
#define   LPASS_LPAIF_PCM_CTL4__SYNC_SRC___M     0x00002000
#define   LPASS_LPAIF_PCM_CTL4__SYNC_SRC___S                  13
#define   LPASS_LPAIF_PCM_CTL4__AUX_MODE___M     0x00001000
#define   LPASS_LPAIF_PCM_CTL4__AUX_MODE___S                  12
#define   LPASS_LPAIF_PCM_CTL4__RPCM_WIDTH___M   0x00000800
#define   LPASS_LPAIF_PCM_CTL4__RPCM_WIDTH___S                11
#define   LPASS_LPAIF_PCM_CTL4__TPCM_WIDTH___M   0x00000400
#define   LPASS_LPAIF_PCM_CTL4__TPCM_WIDTH___S                10
#define LPASS_LPAIF_PCM_TDM_CTL_a(a)     (0x62E81518+0x1000*(a))
#define   LPASS_LPAIF_PCM_TDM_CTL_a_aMIN 0
#define   LPASS_LPAIF_PCM_TDM_CTL_a_aMAX 4
#define   LPASS_LPAIF_PCM_TDM_CTL_a_ELEM 5
#define   LPASS_LPAIF_PCM_TDM_CTL_a___RWC           QCSR_REG_RW
#define   LPASS_LPAIF_PCM_TDM_CTL_a___POR        0x0203DF00
#define   LPASS_LPAIF_PCM_TDM_CTL_a__ENABLE_TDM___POR 0x0
#define   LPASS_LPAIF_PCM_TDM_CTL_a__ENABLE_DIFF_SAMPLE_WIDTH___POR 0x0
#define   LPASS_LPAIF_PCM_TDM_CTL_a__TDM_INV_TPCM_SYNC___POR 0x0
#define   LPASS_LPAIF_PCM_TDM_CTL_a__TDM_INV_RPCM_SYNC___POR 0x0
#define   LPASS_LPAIF_PCM_TDM_CTL_a__TDM_SYNC_DELAY___POR 0x1
#define   LPASS_LPAIF_PCM_TDM_CTL_a__TDM_TPCM_WIDTH___POR 0x0F
#define   LPASS_LPAIF_PCM_TDM_CTL_a__TDM_RPCM_WIDTH___POR 0x0F
#define   LPASS_LPAIF_PCM_TDM_CTL_a__TDM_RATE___POR 0x100
#define   LPASS_LPAIF_PCM_TDM_CTL_a__ENABLE_TDM___M 0x40000000
#define   LPASS_LPAIF_PCM_TDM_CTL_a__ENABLE_TDM___S              30
#define   LPASS_LPAIF_PCM_TDM_CTL_a__ENABLE_TDM__DISABLE             0x0
#define   LPASS_LPAIF_PCM_TDM_CTL_a__ENABLE_TDM__ENABLE             0x1
#define   LPASS_LPAIF_PCM_TDM_CTL_a__ENABLE_DIFF_SAMPLE_WIDTH___M 0x20000000
#define   LPASS_LPAIF_PCM_TDM_CTL_a__ENABLE_DIFF_SAMPLE_WIDTH___S              29
#define   LPASS_LPAIF_PCM_TDM_CTL_a__ENABLE_DIFF_SAMPLE_WIDTH__DISABLE             0x0
#define   LPASS_LPAIF_PCM_TDM_CTL_a__ENABLE_DIFF_SAMPLE_WIDTH__ENABLE             0x1
#define   LPASS_LPAIF_PCM_TDM_CTL_a__TDM_INV_TPCM_SYNC___M 0x10000000
#define   LPASS_LPAIF_PCM_TDM_CTL_a__TDM_INV_TPCM_SYNC___S              28
#define   LPASS_LPAIF_PCM_TDM_CTL_a__TDM_INV_RPCM_SYNC___M 0x08000000
#define   LPASS_LPAIF_PCM_TDM_CTL_a__TDM_INV_RPCM_SYNC___S              27
#define   LPASS_LPAIF_PCM_TDM_CTL_a__TDM_SYNC_DELAY___M 0x06000000
#define   LPASS_LPAIF_PCM_TDM_CTL_a__TDM_SYNC_DELAY___S              25
#define   LPASS_LPAIF_PCM_TDM_CTL_a__TDM_SYNC_DELAY__DELAY_2_CYCLE             0x0
#define   LPASS_LPAIF_PCM_TDM_CTL_a__TDM_SYNC_DELAY__DELAY_1_CYCLE             0x1
#define   LPASS_LPAIF_PCM_TDM_CTL_a__TDM_SYNC_DELAY__DELAY_0_CYCLE             0x2
#define   LPASS_LPAIF_PCM_TDM_CTL_a__TDM_TPCM_WIDTH___M 0x0007C000
#define   LPASS_LPAIF_PCM_TDM_CTL_a__TDM_TPCM_WIDTH___S              14
#define   LPASS_LPAIF_PCM_TDM_CTL_a__TDM_RPCM_WIDTH___M 0x00003E00
#define   LPASS_LPAIF_PCM_TDM_CTL_a__TDM_RPCM_WIDTH___S               9
#define   LPASS_LPAIF_PCM_TDM_CTL_a__TDM_RATE___M 0x000001FF
#define   LPASS_LPAIF_PCM_TDM_CTL_a__TDM_RATE___S               0
#define   LPASS_LPAIF_PCM_TDM_CTL_a___M          0x7E07FFFF
#define   LPASS_LPAIF_PCM_TDM_CTL_a___S                        0
#define LPASS_LPAIF_PCM_TDM_CTL_0                 (0x62E81518)
#define   LPASS_LPAIF_PCM_TDM_CTL_0___RWC           QCSR_REG_RW
#define   LPASS_LPAIF_PCM_TDM_CTL_0__ENABLE_TDM___M 0x40000000
#define   LPASS_LPAIF_PCM_TDM_CTL_0__ENABLE_TDM___S              30
#define   LPASS_LPAIF_PCM_TDM_CTL_0__ENABLE_DIFF_SAMPLE_WIDTH___M 0x20000000
#define   LPASS_LPAIF_PCM_TDM_CTL_0__ENABLE_DIFF_SAMPLE_WIDTH___S              29
#define   LPASS_LPAIF_PCM_TDM_CTL_0__TDM_INV_TPCM_SYNC___M 0x10000000
#define   LPASS_LPAIF_PCM_TDM_CTL_0__TDM_INV_TPCM_SYNC___S              28
#define   LPASS_LPAIF_PCM_TDM_CTL_0__TDM_INV_RPCM_SYNC___M 0x08000000
#define   LPASS_LPAIF_PCM_TDM_CTL_0__TDM_INV_RPCM_SYNC___S              27
#define   LPASS_LPAIF_PCM_TDM_CTL_0__TDM_SYNC_DELAY___M 0x06000000
#define   LPASS_LPAIF_PCM_TDM_CTL_0__TDM_SYNC_DELAY___S              25
#define   LPASS_LPAIF_PCM_TDM_CTL_0__TDM_TPCM_WIDTH___M 0x0007C000
#define   LPASS_LPAIF_PCM_TDM_CTL_0__TDM_TPCM_WIDTH___S              14
#define   LPASS_LPAIF_PCM_TDM_CTL_0__TDM_RPCM_WIDTH___M 0x00003E00
#define   LPASS_LPAIF_PCM_TDM_CTL_0__TDM_RPCM_WIDTH___S               9
#define   LPASS_LPAIF_PCM_TDM_CTL_0__TDM_RATE___M 0x000001FF
#define   LPASS_LPAIF_PCM_TDM_CTL_0__TDM_RATE___S               0
#define LPASS_LPAIF_PCM_TDM_CTL_1                 (0x62E82518)
#define   LPASS_LPAIF_PCM_TDM_CTL_1___RWC           QCSR_REG_RW
#define   LPASS_LPAIF_PCM_TDM_CTL_1__ENABLE_TDM___M 0x40000000
#define   LPASS_LPAIF_PCM_TDM_CTL_1__ENABLE_TDM___S              30
#define   LPASS_LPAIF_PCM_TDM_CTL_1__ENABLE_DIFF_SAMPLE_WIDTH___M 0x20000000
#define   LPASS_LPAIF_PCM_TDM_CTL_1__ENABLE_DIFF_SAMPLE_WIDTH___S              29
#define   LPASS_LPAIF_PCM_TDM_CTL_1__TDM_INV_TPCM_SYNC___M 0x10000000
#define   LPASS_LPAIF_PCM_TDM_CTL_1__TDM_INV_TPCM_SYNC___S              28
#define   LPASS_LPAIF_PCM_TDM_CTL_1__TDM_INV_RPCM_SYNC___M 0x08000000
#define   LPASS_LPAIF_PCM_TDM_CTL_1__TDM_INV_RPCM_SYNC___S              27
#define   LPASS_LPAIF_PCM_TDM_CTL_1__TDM_SYNC_DELAY___M 0x06000000
#define   LPASS_LPAIF_PCM_TDM_CTL_1__TDM_SYNC_DELAY___S              25
#define   LPASS_LPAIF_PCM_TDM_CTL_1__TDM_TPCM_WIDTH___M 0x0007C000
#define   LPASS_LPAIF_PCM_TDM_CTL_1__TDM_TPCM_WIDTH___S              14
#define   LPASS_LPAIF_PCM_TDM_CTL_1__TDM_RPCM_WIDTH___M 0x00003E00
#define   LPASS_LPAIF_PCM_TDM_CTL_1__TDM_RPCM_WIDTH___S               9
#define   LPASS_LPAIF_PCM_TDM_CTL_1__TDM_RATE___M 0x000001FF
#define   LPASS_LPAIF_PCM_TDM_CTL_1__TDM_RATE___S               0
#define LPASS_LPAIF_PCM_TDM_CTL_2                 (0x62E83518)
#define   LPASS_LPAIF_PCM_TDM_CTL_2___RWC           QCSR_REG_RW
#define   LPASS_LPAIF_PCM_TDM_CTL_2__ENABLE_TDM___M 0x40000000
#define   LPASS_LPAIF_PCM_TDM_CTL_2__ENABLE_TDM___S              30
#define   LPASS_LPAIF_PCM_TDM_CTL_2__ENABLE_DIFF_SAMPLE_WIDTH___M 0x20000000
#define   LPASS_LPAIF_PCM_TDM_CTL_2__ENABLE_DIFF_SAMPLE_WIDTH___S              29
#define   LPASS_LPAIF_PCM_TDM_CTL_2__TDM_INV_TPCM_SYNC___M 0x10000000
#define   LPASS_LPAIF_PCM_TDM_CTL_2__TDM_INV_TPCM_SYNC___S              28
#define   LPASS_LPAIF_PCM_TDM_CTL_2__TDM_INV_RPCM_SYNC___M 0x08000000
#define   LPASS_LPAIF_PCM_TDM_CTL_2__TDM_INV_RPCM_SYNC___S              27
#define   LPASS_LPAIF_PCM_TDM_CTL_2__TDM_SYNC_DELAY___M 0x06000000
#define   LPASS_LPAIF_PCM_TDM_CTL_2__TDM_SYNC_DELAY___S              25
#define   LPASS_LPAIF_PCM_TDM_CTL_2__TDM_TPCM_WIDTH___M 0x0007C000
#define   LPASS_LPAIF_PCM_TDM_CTL_2__TDM_TPCM_WIDTH___S              14
#define   LPASS_LPAIF_PCM_TDM_CTL_2__TDM_RPCM_WIDTH___M 0x00003E00
#define   LPASS_LPAIF_PCM_TDM_CTL_2__TDM_RPCM_WIDTH___S               9
#define   LPASS_LPAIF_PCM_TDM_CTL_2__TDM_RATE___M 0x000001FF
#define   LPASS_LPAIF_PCM_TDM_CTL_2__TDM_RATE___S               0
#define LPASS_LPAIF_PCM_TDM_CTL_3                 (0x62E84518)
#define   LPASS_LPAIF_PCM_TDM_CTL_3___RWC           QCSR_REG_RW
#define   LPASS_LPAIF_PCM_TDM_CTL_3__ENABLE_TDM___M 0x40000000
#define   LPASS_LPAIF_PCM_TDM_CTL_3__ENABLE_TDM___S              30
#define   LPASS_LPAIF_PCM_TDM_CTL_3__ENABLE_DIFF_SAMPLE_WIDTH___M 0x20000000
#define   LPASS_LPAIF_PCM_TDM_CTL_3__ENABLE_DIFF_SAMPLE_WIDTH___S              29
#define   LPASS_LPAIF_PCM_TDM_CTL_3__TDM_INV_TPCM_SYNC___M 0x10000000
#define   LPASS_LPAIF_PCM_TDM_CTL_3__TDM_INV_TPCM_SYNC___S              28
#define   LPASS_LPAIF_PCM_TDM_CTL_3__TDM_INV_RPCM_SYNC___M 0x08000000
#define   LPASS_LPAIF_PCM_TDM_CTL_3__TDM_INV_RPCM_SYNC___S              27
#define   LPASS_LPAIF_PCM_TDM_CTL_3__TDM_SYNC_DELAY___M 0x06000000
#define   LPASS_LPAIF_PCM_TDM_CTL_3__TDM_SYNC_DELAY___S              25
#define   LPASS_LPAIF_PCM_TDM_CTL_3__TDM_TPCM_WIDTH___M 0x0007C000
#define   LPASS_LPAIF_PCM_TDM_CTL_3__TDM_TPCM_WIDTH___S              14
#define   LPASS_LPAIF_PCM_TDM_CTL_3__TDM_RPCM_WIDTH___M 0x00003E00
#define   LPASS_LPAIF_PCM_TDM_CTL_3__TDM_RPCM_WIDTH___S               9
#define   LPASS_LPAIF_PCM_TDM_CTL_3__TDM_RATE___M 0x000001FF
#define   LPASS_LPAIF_PCM_TDM_CTL_3__TDM_RATE___S               0
#define LPASS_LPAIF_PCM_TDM_CTL_4                 (0x62E85518)
#define   LPASS_LPAIF_PCM_TDM_CTL_4___RWC           QCSR_REG_RW
#define   LPASS_LPAIF_PCM_TDM_CTL_4__ENABLE_TDM___M 0x40000000
#define   LPASS_LPAIF_PCM_TDM_CTL_4__ENABLE_TDM___S              30
#define   LPASS_LPAIF_PCM_TDM_CTL_4__ENABLE_DIFF_SAMPLE_WIDTH___M 0x20000000
#define   LPASS_LPAIF_PCM_TDM_CTL_4__ENABLE_DIFF_SAMPLE_WIDTH___S              29
#define   LPASS_LPAIF_PCM_TDM_CTL_4__TDM_INV_TPCM_SYNC___M 0x10000000
#define   LPASS_LPAIF_PCM_TDM_CTL_4__TDM_INV_TPCM_SYNC___S              28
#define   LPASS_LPAIF_PCM_TDM_CTL_4__TDM_INV_RPCM_SYNC___M 0x08000000
#define   LPASS_LPAIF_PCM_TDM_CTL_4__TDM_INV_RPCM_SYNC___S              27
#define   LPASS_LPAIF_PCM_TDM_CTL_4__TDM_SYNC_DELAY___M 0x06000000
#define   LPASS_LPAIF_PCM_TDM_CTL_4__TDM_SYNC_DELAY___S              25
#define   LPASS_LPAIF_PCM_TDM_CTL_4__TDM_TPCM_WIDTH___M 0x0007C000
#define   LPASS_LPAIF_PCM_TDM_CTL_4__TDM_TPCM_WIDTH___S              14
#define   LPASS_LPAIF_PCM_TDM_CTL_4__TDM_RPCM_WIDTH___M 0x00003E00
#define   LPASS_LPAIF_PCM_TDM_CTL_4__TDM_RPCM_WIDTH___S               9
#define   LPASS_LPAIF_PCM_TDM_CTL_4__TDM_RATE___M 0x000001FF
#define   LPASS_LPAIF_PCM_TDM_CTL_4__TDM_RATE___S               0
#define LPASS_LPAIF_PCM_TDM_SAMPLE_WIDTH_a(a) (0x62E8151C+0x1000*(a))
#define   LPASS_LPAIF_PCM_TDM_SAMPLE_WIDTH_a_aMIN 0
#define   LPASS_LPAIF_PCM_TDM_SAMPLE_WIDTH_a_aMAX 4
#define   LPASS_LPAIF_PCM_TDM_SAMPLE_WIDTH_a_ELEM 5
#define   LPASS_LPAIF_PCM_TDM_SAMPLE_WIDTH_a___RWC  QCSR_REG_RW
#define   LPASS_LPAIF_PCM_TDM_SAMPLE_WIDTH_a___POR 0x000001EF
#define   LPASS_LPAIF_PCM_TDM_SAMPLE_WIDTH_a__TDM_TPCM_SAMPLE_WIDTH___POR 0x0F
#define   LPASS_LPAIF_PCM_TDM_SAMPLE_WIDTH_a__TDM_RPCM_SAMPLE_WIDTH___POR 0x0F
#define   LPASS_LPAIF_PCM_TDM_SAMPLE_WIDTH_a__TDM_TPCM_SAMPLE_WIDTH___M 0x000003E0
#define   LPASS_LPAIF_PCM_TDM_SAMPLE_WIDTH_a__TDM_TPCM_SAMPLE_WIDTH___S               5
#define   LPASS_LPAIF_PCM_TDM_SAMPLE_WIDTH_a__TDM_RPCM_SAMPLE_WIDTH___M 0x0000001F
#define   LPASS_LPAIF_PCM_TDM_SAMPLE_WIDTH_a__TDM_RPCM_SAMPLE_WIDTH___S               0
#define   LPASS_LPAIF_PCM_TDM_SAMPLE_WIDTH_a___M 0x000003FF
#define   LPASS_LPAIF_PCM_TDM_SAMPLE_WIDTH_a___S               0
#define LPASS_LPAIF_PCM_TDM_SAMPLE_WIDTH_0        (0x62E8151C)
#define   LPASS_LPAIF_PCM_TDM_SAMPLE_WIDTH_0___RWC  QCSR_REG_RW
#define   LPASS_LPAIF_PCM_TDM_SAMPLE_WIDTH_0__TDM_TPCM_SAMPLE_WIDTH___M 0x000003E0
#define   LPASS_LPAIF_PCM_TDM_SAMPLE_WIDTH_0__TDM_TPCM_SAMPLE_WIDTH___S               5
#define   LPASS_LPAIF_PCM_TDM_SAMPLE_WIDTH_0__TDM_RPCM_SAMPLE_WIDTH___M 0x0000001F
#define   LPASS_LPAIF_PCM_TDM_SAMPLE_WIDTH_0__TDM_RPCM_SAMPLE_WIDTH___S               0
#define LPASS_LPAIF_PCM_TDM_SAMPLE_WIDTH_1        (0x62E8251C)
#define   LPASS_LPAIF_PCM_TDM_SAMPLE_WIDTH_1___RWC  QCSR_REG_RW
#define   LPASS_LPAIF_PCM_TDM_SAMPLE_WIDTH_1__TDM_TPCM_SAMPLE_WIDTH___M 0x000003E0
#define   LPASS_LPAIF_PCM_TDM_SAMPLE_WIDTH_1__TDM_TPCM_SAMPLE_WIDTH___S               5
#define   LPASS_LPAIF_PCM_TDM_SAMPLE_WIDTH_1__TDM_RPCM_SAMPLE_WIDTH___M 0x0000001F
#define   LPASS_LPAIF_PCM_TDM_SAMPLE_WIDTH_1__TDM_RPCM_SAMPLE_WIDTH___S               0
#define LPASS_LPAIF_PCM_TDM_SAMPLE_WIDTH_2        (0x62E8351C)
#define   LPASS_LPAIF_PCM_TDM_SAMPLE_WIDTH_2___RWC  QCSR_REG_RW
#define   LPASS_LPAIF_PCM_TDM_SAMPLE_WIDTH_2__TDM_TPCM_SAMPLE_WIDTH___M 0x000003E0
#define   LPASS_LPAIF_PCM_TDM_SAMPLE_WIDTH_2__TDM_TPCM_SAMPLE_WIDTH___S               5
#define   LPASS_LPAIF_PCM_TDM_SAMPLE_WIDTH_2__TDM_RPCM_SAMPLE_WIDTH___M 0x0000001F
#define   LPASS_LPAIF_PCM_TDM_SAMPLE_WIDTH_2__TDM_RPCM_SAMPLE_WIDTH___S               0
#define LPASS_LPAIF_PCM_TDM_SAMPLE_WIDTH_3        (0x62E8451C)
#define   LPASS_LPAIF_PCM_TDM_SAMPLE_WIDTH_3___RWC  QCSR_REG_RW
#define   LPASS_LPAIF_PCM_TDM_SAMPLE_WIDTH_3__TDM_TPCM_SAMPLE_WIDTH___M 0x000003E0
#define   LPASS_LPAIF_PCM_TDM_SAMPLE_WIDTH_3__TDM_TPCM_SAMPLE_WIDTH___S               5
#define   LPASS_LPAIF_PCM_TDM_SAMPLE_WIDTH_3__TDM_RPCM_SAMPLE_WIDTH___M 0x0000001F
#define   LPASS_LPAIF_PCM_TDM_SAMPLE_WIDTH_3__TDM_RPCM_SAMPLE_WIDTH___S               0
#define LPASS_LPAIF_PCM_TDM_SAMPLE_WIDTH_4        (0x62E8551C)
#define   LPASS_LPAIF_PCM_TDM_SAMPLE_WIDTH_4___RWC  QCSR_REG_RW
#define   LPASS_LPAIF_PCM_TDM_SAMPLE_WIDTH_4__TDM_TPCM_SAMPLE_WIDTH___M 0x000003E0
#define   LPASS_LPAIF_PCM_TDM_SAMPLE_WIDTH_4__TDM_TPCM_SAMPLE_WIDTH___S               5
#define   LPASS_LPAIF_PCM_TDM_SAMPLE_WIDTH_4__TDM_RPCM_SAMPLE_WIDTH___M 0x0000001F
#define   LPASS_LPAIF_PCM_TDM_SAMPLE_WIDTH_4__TDM_RPCM_SAMPLE_WIDTH___S               0
#define LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a(a) (0x62E81520+0x1000*(a))
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a_aMIN 0
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a_aMAX 4
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a_ELEM 5
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a___RWC     QCSR_REG_RW
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a___POR  0x00000000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT31_EN___POR 0x0
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT30_EN___POR 0x0
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT29_EN___POR 0x0
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT28_EN___POR 0x0
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT27_EN___POR 0x0
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT26_EN___POR 0x0
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT25_EN___POR 0x0
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT24_EN___POR 0x0
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT23_EN___POR 0x0
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT22_EN___POR 0x0
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT21_EN___POR 0x0
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT20_EN___POR 0x0
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT19_EN___POR 0x0
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT18_EN___POR 0x0
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT17_EN___POR 0x0
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT16_EN___POR 0x0
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT15_EN___POR 0x0
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT14_EN___POR 0x0
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT13_EN___POR 0x0
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT12_EN___POR 0x0
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT11_EN___POR 0x0
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT10_EN___POR 0x0
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT9_EN___POR 0x0
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT8_EN___POR 0x0
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT7_EN___POR 0x0
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT6_EN___POR 0x0
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT5_EN___POR 0x0
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT4_EN___POR 0x0
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT3_EN___POR 0x0
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT2_EN___POR 0x0
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT1_EN___POR 0x0
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT0_EN___POR 0x0
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT31_EN___M 0x80000000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT31_EN___S              31
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT31_EN__DISABLE             0x0
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT31_EN__ENABLE             0x1
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT30_EN___M 0x40000000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT30_EN___S              30
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT30_EN__DISABLE             0x0
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT30_EN__ENABLE             0x1
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT29_EN___M 0x20000000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT29_EN___S              29
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT29_EN__DISABLE             0x0
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT29_EN__ENABLE             0x1
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT28_EN___M 0x10000000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT28_EN___S              28
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT28_EN__DISABLE             0x0
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT28_EN__ENABLE             0x1
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT27_EN___M 0x08000000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT27_EN___S              27
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT27_EN__DISABLE             0x0
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT27_EN__ENABLE             0x1
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT26_EN___M 0x04000000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT26_EN___S              26
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT26_EN__DISABLE             0x0
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT26_EN__ENABLE             0x1
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT25_EN___M 0x02000000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT25_EN___S              25
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT25_EN__DISABLE             0x0
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT25_EN__ENABLE             0x1
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT24_EN___M 0x01000000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT24_EN___S              24
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT24_EN__DISABLE             0x0
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT24_EN__ENABLE             0x1
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT23_EN___M 0x00800000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT23_EN___S              23
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT23_EN__DISABLE             0x0
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT23_EN__ENABLE             0x1
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT22_EN___M 0x00400000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT22_EN___S              22
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT22_EN__DISABLE             0x0
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT22_EN__ENABLE             0x1
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT21_EN___M 0x00200000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT21_EN___S              21
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT21_EN__DISABLE             0x0
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT21_EN__ENABLE             0x1
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT20_EN___M 0x00100000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT20_EN___S              20
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT20_EN__DISABLE             0x0
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT20_EN__ENABLE             0x1
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT19_EN___M 0x00080000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT19_EN___S              19
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT19_EN__DISABLE             0x0
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT19_EN__ENABLE             0x1
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT18_EN___M 0x00040000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT18_EN___S              18
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT18_EN__DISABLE             0x0
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT18_EN__ENABLE             0x1
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT17_EN___M 0x00020000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT17_EN___S              17
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT17_EN__DISABLE             0x0
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT17_EN__ENABLE             0x1
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT16_EN___M 0x00010000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT16_EN___S              16
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT16_EN__DISABLE             0x0
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT16_EN__ENABLE             0x1
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT15_EN___M 0x00008000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT15_EN___S              15
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT15_EN__DISABLE             0x0
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT15_EN__ENABLE             0x1
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT14_EN___M 0x00004000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT14_EN___S              14
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT14_EN__DISABLE             0x0
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT14_EN__ENABLE             0x1
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT13_EN___M 0x00002000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT13_EN___S              13
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT13_EN__DISABLE             0x0
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT13_EN__ENABLE             0x1
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT12_EN___M 0x00001000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT12_EN___S              12
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT12_EN__DISABLE             0x0
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT12_EN__ENABLE             0x1
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT11_EN___M 0x00000800
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT11_EN___S              11
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT11_EN__DISABLE             0x0
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT11_EN__ENABLE             0x1
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT10_EN___M 0x00000400
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT10_EN___S              10
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT10_EN__DISABLE             0x0
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT10_EN__ENABLE             0x1
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT9_EN___M 0x00000200
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT9_EN___S               9
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT9_EN__DISABLE             0x0
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT9_EN__ENABLE             0x1
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT8_EN___M 0x00000100
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT8_EN___S               8
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT8_EN__DISABLE             0x0
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT8_EN__ENABLE             0x1
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT7_EN___M 0x00000080
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT7_EN___S               7
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT7_EN__DISABLE             0x0
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT7_EN__ENABLE             0x1
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT6_EN___M 0x00000040
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT6_EN___S               6
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT6_EN__DISABLE             0x0
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT6_EN__ENABLE             0x1
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT5_EN___M 0x00000020
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT5_EN___S               5
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT5_EN__DISABLE             0x0
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT5_EN__ENABLE             0x1
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT4_EN___M 0x00000010
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT4_EN___S               4
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT4_EN__DISABLE             0x0
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT4_EN__ENABLE             0x1
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT3_EN___M 0x00000008
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT3_EN___S               3
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT3_EN__DISABLE             0x0
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT3_EN__ENABLE             0x1
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT2_EN___M 0x00000004
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT2_EN___S               2
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT2_EN__DISABLE             0x0
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT2_EN__ENABLE             0x1
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT1_EN___M 0x00000002
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT1_EN___S               1
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT1_EN__DISABLE             0x0
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT1_EN__ENABLE             0x1
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT0_EN___M 0x00000001
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT0_EN___S               0
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT0_EN__DISABLE             0x0
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT0_EN__ENABLE             0x1
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a___M    0xFFFFFFFF
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a___S                  0
#define LPASS_LPAIF_PCM_RPCM_SLOT_NUM_0           (0x62E81520)
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_0___RWC     QCSR_REG_RW
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_0__RPCM_SLOT31_EN___M 0x80000000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_0__RPCM_SLOT31_EN___S              31
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_0__RPCM_SLOT30_EN___M 0x40000000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_0__RPCM_SLOT30_EN___S              30
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_0__RPCM_SLOT29_EN___M 0x20000000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_0__RPCM_SLOT29_EN___S              29
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_0__RPCM_SLOT28_EN___M 0x10000000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_0__RPCM_SLOT28_EN___S              28
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_0__RPCM_SLOT27_EN___M 0x08000000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_0__RPCM_SLOT27_EN___S              27
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_0__RPCM_SLOT26_EN___M 0x04000000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_0__RPCM_SLOT26_EN___S              26
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_0__RPCM_SLOT25_EN___M 0x02000000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_0__RPCM_SLOT25_EN___S              25
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_0__RPCM_SLOT24_EN___M 0x01000000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_0__RPCM_SLOT24_EN___S              24
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_0__RPCM_SLOT23_EN___M 0x00800000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_0__RPCM_SLOT23_EN___S              23
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_0__RPCM_SLOT22_EN___M 0x00400000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_0__RPCM_SLOT22_EN___S              22
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_0__RPCM_SLOT21_EN___M 0x00200000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_0__RPCM_SLOT21_EN___S              21
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_0__RPCM_SLOT20_EN___M 0x00100000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_0__RPCM_SLOT20_EN___S              20
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_0__RPCM_SLOT19_EN___M 0x00080000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_0__RPCM_SLOT19_EN___S              19
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_0__RPCM_SLOT18_EN___M 0x00040000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_0__RPCM_SLOT18_EN___S              18
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_0__RPCM_SLOT17_EN___M 0x00020000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_0__RPCM_SLOT17_EN___S              17
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_0__RPCM_SLOT16_EN___M 0x00010000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_0__RPCM_SLOT16_EN___S              16
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_0__RPCM_SLOT15_EN___M 0x00008000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_0__RPCM_SLOT15_EN___S              15
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_0__RPCM_SLOT14_EN___M 0x00004000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_0__RPCM_SLOT14_EN___S              14
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_0__RPCM_SLOT13_EN___M 0x00002000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_0__RPCM_SLOT13_EN___S              13
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_0__RPCM_SLOT12_EN___M 0x00001000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_0__RPCM_SLOT12_EN___S              12
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_0__RPCM_SLOT11_EN___M 0x00000800
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_0__RPCM_SLOT11_EN___S              11
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_0__RPCM_SLOT10_EN___M 0x00000400
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_0__RPCM_SLOT10_EN___S              10
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_0__RPCM_SLOT9_EN___M 0x00000200
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_0__RPCM_SLOT9_EN___S               9
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_0__RPCM_SLOT8_EN___M 0x00000100
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_0__RPCM_SLOT8_EN___S               8
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_0__RPCM_SLOT7_EN___M 0x00000080
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_0__RPCM_SLOT7_EN___S               7
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_0__RPCM_SLOT6_EN___M 0x00000040
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_0__RPCM_SLOT6_EN___S               6
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_0__RPCM_SLOT5_EN___M 0x00000020
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_0__RPCM_SLOT5_EN___S               5
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_0__RPCM_SLOT4_EN___M 0x00000010
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_0__RPCM_SLOT4_EN___S               4
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_0__RPCM_SLOT3_EN___M 0x00000008
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_0__RPCM_SLOT3_EN___S               3
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_0__RPCM_SLOT2_EN___M 0x00000004
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_0__RPCM_SLOT2_EN___S               2
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_0__RPCM_SLOT1_EN___M 0x00000002
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_0__RPCM_SLOT1_EN___S               1
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_0__RPCM_SLOT0_EN___M 0x00000001
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_0__RPCM_SLOT0_EN___S               0
#define LPASS_LPAIF_PCM_RPCM_SLOT_NUM_1           (0x62E82520)
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_1___RWC     QCSR_REG_RW
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_1__RPCM_SLOT31_EN___M 0x80000000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_1__RPCM_SLOT31_EN___S              31
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_1__RPCM_SLOT30_EN___M 0x40000000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_1__RPCM_SLOT30_EN___S              30
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_1__RPCM_SLOT29_EN___M 0x20000000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_1__RPCM_SLOT29_EN___S              29
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_1__RPCM_SLOT28_EN___M 0x10000000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_1__RPCM_SLOT28_EN___S              28
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_1__RPCM_SLOT27_EN___M 0x08000000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_1__RPCM_SLOT27_EN___S              27
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_1__RPCM_SLOT26_EN___M 0x04000000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_1__RPCM_SLOT26_EN___S              26
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_1__RPCM_SLOT25_EN___M 0x02000000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_1__RPCM_SLOT25_EN___S              25
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_1__RPCM_SLOT24_EN___M 0x01000000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_1__RPCM_SLOT24_EN___S              24
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_1__RPCM_SLOT23_EN___M 0x00800000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_1__RPCM_SLOT23_EN___S              23
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_1__RPCM_SLOT22_EN___M 0x00400000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_1__RPCM_SLOT22_EN___S              22
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_1__RPCM_SLOT21_EN___M 0x00200000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_1__RPCM_SLOT21_EN___S              21
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_1__RPCM_SLOT20_EN___M 0x00100000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_1__RPCM_SLOT20_EN___S              20
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_1__RPCM_SLOT19_EN___M 0x00080000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_1__RPCM_SLOT19_EN___S              19
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_1__RPCM_SLOT18_EN___M 0x00040000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_1__RPCM_SLOT18_EN___S              18
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_1__RPCM_SLOT17_EN___M 0x00020000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_1__RPCM_SLOT17_EN___S              17
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_1__RPCM_SLOT16_EN___M 0x00010000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_1__RPCM_SLOT16_EN___S              16
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_1__RPCM_SLOT15_EN___M 0x00008000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_1__RPCM_SLOT15_EN___S              15
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_1__RPCM_SLOT14_EN___M 0x00004000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_1__RPCM_SLOT14_EN___S              14
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_1__RPCM_SLOT13_EN___M 0x00002000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_1__RPCM_SLOT13_EN___S              13
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_1__RPCM_SLOT12_EN___M 0x00001000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_1__RPCM_SLOT12_EN___S              12
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_1__RPCM_SLOT11_EN___M 0x00000800
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_1__RPCM_SLOT11_EN___S              11
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_1__RPCM_SLOT10_EN___M 0x00000400
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_1__RPCM_SLOT10_EN___S              10
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_1__RPCM_SLOT9_EN___M 0x00000200
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_1__RPCM_SLOT9_EN___S               9
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_1__RPCM_SLOT8_EN___M 0x00000100
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_1__RPCM_SLOT8_EN___S               8
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_1__RPCM_SLOT7_EN___M 0x00000080
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_1__RPCM_SLOT7_EN___S               7
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_1__RPCM_SLOT6_EN___M 0x00000040
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_1__RPCM_SLOT6_EN___S               6
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_1__RPCM_SLOT5_EN___M 0x00000020
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_1__RPCM_SLOT5_EN___S               5
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_1__RPCM_SLOT4_EN___M 0x00000010
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_1__RPCM_SLOT4_EN___S               4
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_1__RPCM_SLOT3_EN___M 0x00000008
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_1__RPCM_SLOT3_EN___S               3
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_1__RPCM_SLOT2_EN___M 0x00000004
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_1__RPCM_SLOT2_EN___S               2
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_1__RPCM_SLOT1_EN___M 0x00000002
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_1__RPCM_SLOT1_EN___S               1
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_1__RPCM_SLOT0_EN___M 0x00000001
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_1__RPCM_SLOT0_EN___S               0
#define LPASS_LPAIF_PCM_RPCM_SLOT_NUM_2           (0x62E83520)
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_2___RWC     QCSR_REG_RW
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_2__RPCM_SLOT31_EN___M 0x80000000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_2__RPCM_SLOT31_EN___S              31
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_2__RPCM_SLOT30_EN___M 0x40000000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_2__RPCM_SLOT30_EN___S              30
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_2__RPCM_SLOT29_EN___M 0x20000000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_2__RPCM_SLOT29_EN___S              29
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_2__RPCM_SLOT28_EN___M 0x10000000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_2__RPCM_SLOT28_EN___S              28
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_2__RPCM_SLOT27_EN___M 0x08000000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_2__RPCM_SLOT27_EN___S              27
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_2__RPCM_SLOT26_EN___M 0x04000000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_2__RPCM_SLOT26_EN___S              26
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_2__RPCM_SLOT25_EN___M 0x02000000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_2__RPCM_SLOT25_EN___S              25
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_2__RPCM_SLOT24_EN___M 0x01000000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_2__RPCM_SLOT24_EN___S              24
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_2__RPCM_SLOT23_EN___M 0x00800000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_2__RPCM_SLOT23_EN___S              23
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_2__RPCM_SLOT22_EN___M 0x00400000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_2__RPCM_SLOT22_EN___S              22
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_2__RPCM_SLOT21_EN___M 0x00200000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_2__RPCM_SLOT21_EN___S              21
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_2__RPCM_SLOT20_EN___M 0x00100000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_2__RPCM_SLOT20_EN___S              20
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_2__RPCM_SLOT19_EN___M 0x00080000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_2__RPCM_SLOT19_EN___S              19
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_2__RPCM_SLOT18_EN___M 0x00040000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_2__RPCM_SLOT18_EN___S              18
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_2__RPCM_SLOT17_EN___M 0x00020000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_2__RPCM_SLOT17_EN___S              17
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_2__RPCM_SLOT16_EN___M 0x00010000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_2__RPCM_SLOT16_EN___S              16
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_2__RPCM_SLOT15_EN___M 0x00008000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_2__RPCM_SLOT15_EN___S              15
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_2__RPCM_SLOT14_EN___M 0x00004000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_2__RPCM_SLOT14_EN___S              14
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_2__RPCM_SLOT13_EN___M 0x00002000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_2__RPCM_SLOT13_EN___S              13
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_2__RPCM_SLOT12_EN___M 0x00001000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_2__RPCM_SLOT12_EN___S              12
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_2__RPCM_SLOT11_EN___M 0x00000800
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_2__RPCM_SLOT11_EN___S              11
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_2__RPCM_SLOT10_EN___M 0x00000400
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_2__RPCM_SLOT10_EN___S              10
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_2__RPCM_SLOT9_EN___M 0x00000200
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_2__RPCM_SLOT9_EN___S               9
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_2__RPCM_SLOT8_EN___M 0x00000100
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_2__RPCM_SLOT8_EN___S               8
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_2__RPCM_SLOT7_EN___M 0x00000080
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_2__RPCM_SLOT7_EN___S               7
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_2__RPCM_SLOT6_EN___M 0x00000040
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_2__RPCM_SLOT6_EN___S               6
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_2__RPCM_SLOT5_EN___M 0x00000020
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_2__RPCM_SLOT5_EN___S               5
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_2__RPCM_SLOT4_EN___M 0x00000010
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_2__RPCM_SLOT4_EN___S               4
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_2__RPCM_SLOT3_EN___M 0x00000008
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_2__RPCM_SLOT3_EN___S               3
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_2__RPCM_SLOT2_EN___M 0x00000004
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_2__RPCM_SLOT2_EN___S               2
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_2__RPCM_SLOT1_EN___M 0x00000002
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_2__RPCM_SLOT1_EN___S               1
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_2__RPCM_SLOT0_EN___M 0x00000001
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_2__RPCM_SLOT0_EN___S               0
#define LPASS_LPAIF_PCM_RPCM_SLOT_NUM_3           (0x62E84520)
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_3___RWC     QCSR_REG_RW
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_3__RPCM_SLOT31_EN___M 0x80000000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_3__RPCM_SLOT31_EN___S              31
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_3__RPCM_SLOT30_EN___M 0x40000000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_3__RPCM_SLOT30_EN___S              30
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_3__RPCM_SLOT29_EN___M 0x20000000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_3__RPCM_SLOT29_EN___S              29
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_3__RPCM_SLOT28_EN___M 0x10000000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_3__RPCM_SLOT28_EN___S              28
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_3__RPCM_SLOT27_EN___M 0x08000000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_3__RPCM_SLOT27_EN___S              27
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_3__RPCM_SLOT26_EN___M 0x04000000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_3__RPCM_SLOT26_EN___S              26
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_3__RPCM_SLOT25_EN___M 0x02000000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_3__RPCM_SLOT25_EN___S              25
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_3__RPCM_SLOT24_EN___M 0x01000000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_3__RPCM_SLOT24_EN___S              24
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_3__RPCM_SLOT23_EN___M 0x00800000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_3__RPCM_SLOT23_EN___S              23
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_3__RPCM_SLOT22_EN___M 0x00400000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_3__RPCM_SLOT22_EN___S              22
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_3__RPCM_SLOT21_EN___M 0x00200000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_3__RPCM_SLOT21_EN___S              21
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_3__RPCM_SLOT20_EN___M 0x00100000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_3__RPCM_SLOT20_EN___S              20
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_3__RPCM_SLOT19_EN___M 0x00080000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_3__RPCM_SLOT19_EN___S              19
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_3__RPCM_SLOT18_EN___M 0x00040000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_3__RPCM_SLOT18_EN___S              18
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_3__RPCM_SLOT17_EN___M 0x00020000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_3__RPCM_SLOT17_EN___S              17
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_3__RPCM_SLOT16_EN___M 0x00010000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_3__RPCM_SLOT16_EN___S              16
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_3__RPCM_SLOT15_EN___M 0x00008000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_3__RPCM_SLOT15_EN___S              15
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_3__RPCM_SLOT14_EN___M 0x00004000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_3__RPCM_SLOT14_EN___S              14
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_3__RPCM_SLOT13_EN___M 0x00002000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_3__RPCM_SLOT13_EN___S              13
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_3__RPCM_SLOT12_EN___M 0x00001000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_3__RPCM_SLOT12_EN___S              12
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_3__RPCM_SLOT11_EN___M 0x00000800
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_3__RPCM_SLOT11_EN___S              11
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_3__RPCM_SLOT10_EN___M 0x00000400
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_3__RPCM_SLOT10_EN___S              10
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_3__RPCM_SLOT9_EN___M 0x00000200
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_3__RPCM_SLOT9_EN___S               9
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_3__RPCM_SLOT8_EN___M 0x00000100
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_3__RPCM_SLOT8_EN___S               8
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_3__RPCM_SLOT7_EN___M 0x00000080
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_3__RPCM_SLOT7_EN___S               7
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_3__RPCM_SLOT6_EN___M 0x00000040
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_3__RPCM_SLOT6_EN___S               6
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_3__RPCM_SLOT5_EN___M 0x00000020
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_3__RPCM_SLOT5_EN___S               5
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_3__RPCM_SLOT4_EN___M 0x00000010
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_3__RPCM_SLOT4_EN___S               4
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_3__RPCM_SLOT3_EN___M 0x00000008
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_3__RPCM_SLOT3_EN___S               3
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_3__RPCM_SLOT2_EN___M 0x00000004
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_3__RPCM_SLOT2_EN___S               2
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_3__RPCM_SLOT1_EN___M 0x00000002
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_3__RPCM_SLOT1_EN___S               1
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_3__RPCM_SLOT0_EN___M 0x00000001
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_3__RPCM_SLOT0_EN___S               0
#define LPASS_LPAIF_PCM_RPCM_SLOT_NUM_4           (0x62E85520)
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_4___RWC     QCSR_REG_RW
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_4__RPCM_SLOT31_EN___M 0x80000000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_4__RPCM_SLOT31_EN___S              31
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_4__RPCM_SLOT30_EN___M 0x40000000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_4__RPCM_SLOT30_EN___S              30
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_4__RPCM_SLOT29_EN___M 0x20000000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_4__RPCM_SLOT29_EN___S              29
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_4__RPCM_SLOT28_EN___M 0x10000000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_4__RPCM_SLOT28_EN___S              28
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_4__RPCM_SLOT27_EN___M 0x08000000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_4__RPCM_SLOT27_EN___S              27
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_4__RPCM_SLOT26_EN___M 0x04000000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_4__RPCM_SLOT26_EN___S              26
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_4__RPCM_SLOT25_EN___M 0x02000000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_4__RPCM_SLOT25_EN___S              25
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_4__RPCM_SLOT24_EN___M 0x01000000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_4__RPCM_SLOT24_EN___S              24
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_4__RPCM_SLOT23_EN___M 0x00800000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_4__RPCM_SLOT23_EN___S              23
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_4__RPCM_SLOT22_EN___M 0x00400000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_4__RPCM_SLOT22_EN___S              22
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_4__RPCM_SLOT21_EN___M 0x00200000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_4__RPCM_SLOT21_EN___S              21
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_4__RPCM_SLOT20_EN___M 0x00100000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_4__RPCM_SLOT20_EN___S              20
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_4__RPCM_SLOT19_EN___M 0x00080000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_4__RPCM_SLOT19_EN___S              19
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_4__RPCM_SLOT18_EN___M 0x00040000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_4__RPCM_SLOT18_EN___S              18
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_4__RPCM_SLOT17_EN___M 0x00020000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_4__RPCM_SLOT17_EN___S              17
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_4__RPCM_SLOT16_EN___M 0x00010000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_4__RPCM_SLOT16_EN___S              16
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_4__RPCM_SLOT15_EN___M 0x00008000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_4__RPCM_SLOT15_EN___S              15
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_4__RPCM_SLOT14_EN___M 0x00004000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_4__RPCM_SLOT14_EN___S              14
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_4__RPCM_SLOT13_EN___M 0x00002000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_4__RPCM_SLOT13_EN___S              13
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_4__RPCM_SLOT12_EN___M 0x00001000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_4__RPCM_SLOT12_EN___S              12
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_4__RPCM_SLOT11_EN___M 0x00000800
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_4__RPCM_SLOT11_EN___S              11
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_4__RPCM_SLOT10_EN___M 0x00000400
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_4__RPCM_SLOT10_EN___S              10
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_4__RPCM_SLOT9_EN___M 0x00000200
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_4__RPCM_SLOT9_EN___S               9
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_4__RPCM_SLOT8_EN___M 0x00000100
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_4__RPCM_SLOT8_EN___S               8
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_4__RPCM_SLOT7_EN___M 0x00000080
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_4__RPCM_SLOT7_EN___S               7
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_4__RPCM_SLOT6_EN___M 0x00000040
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_4__RPCM_SLOT6_EN___S               6
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_4__RPCM_SLOT5_EN___M 0x00000020
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_4__RPCM_SLOT5_EN___S               5
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_4__RPCM_SLOT4_EN___M 0x00000010
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_4__RPCM_SLOT4_EN___S               4
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_4__RPCM_SLOT3_EN___M 0x00000008
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_4__RPCM_SLOT3_EN___S               3
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_4__RPCM_SLOT2_EN___M 0x00000004
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_4__RPCM_SLOT2_EN___S               2
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_4__RPCM_SLOT1_EN___M 0x00000002
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_4__RPCM_SLOT1_EN___S               1
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_4__RPCM_SLOT0_EN___M 0x00000001
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_4__RPCM_SLOT0_EN___S               0
#define LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a(a) (0x62E81524+0x1000*(a))
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a_aMIN 0
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a_aMAX 4
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a_ELEM 5
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a___RWC     QCSR_REG_RW
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a___POR  0x00000000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT31_EN___POR 0x0
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT30_EN___POR 0x0
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT29_EN___POR 0x0
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT28_EN___POR 0x0
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT27_EN___POR 0x0
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT26_EN___POR 0x0
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT25_EN___POR 0x0
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT24_EN___POR 0x0
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT23_EN___POR 0x0
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT22_EN___POR 0x0
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT21_EN___POR 0x0
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT20_EN___POR 0x0
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT19_EN___POR 0x0
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT18_EN___POR 0x0
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT17_EN___POR 0x0
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT16_EN___POR 0x0
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT15_EN___POR 0x0
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT14_EN___POR 0x0
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT13_EN___POR 0x0
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT12_EN___POR 0x0
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT11_EN___POR 0x0
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT10_EN___POR 0x0
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT9_EN___POR 0x0
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT8_EN___POR 0x0
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT7_EN___POR 0x0
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT6_EN___POR 0x0
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT5_EN___POR 0x0
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT4_EN___POR 0x0
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT3_EN___POR 0x0
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT2_EN___POR 0x0
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT1_EN___POR 0x0
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT0_EN___POR 0x0
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT31_EN___M 0x80000000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT31_EN___S              31
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT31_EN__DISABLE             0x0
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT31_EN__ENABLE             0x1
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT30_EN___M 0x40000000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT30_EN___S              30
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT30_EN__DISABLE             0x0
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT30_EN__ENABLE             0x1
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT29_EN___M 0x20000000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT29_EN___S              29
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT29_EN__DISABLE             0x0
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT29_EN__ENABLE             0x1
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT28_EN___M 0x10000000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT28_EN___S              28
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT28_EN__DISABLE             0x0
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT28_EN__ENABLE             0x1
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT27_EN___M 0x08000000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT27_EN___S              27
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT27_EN__DISABLE             0x0
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT27_EN__ENABLE             0x1
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT26_EN___M 0x04000000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT26_EN___S              26
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT26_EN__DISABLE             0x0
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT26_EN__ENABLE             0x1
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT25_EN___M 0x02000000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT25_EN___S              25
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT25_EN__DISABLE             0x0
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT25_EN__ENABLE             0x1
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT24_EN___M 0x01000000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT24_EN___S              24
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT24_EN__DISABLE             0x0
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT24_EN__ENABLE             0x1
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT23_EN___M 0x00800000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT23_EN___S              23
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT23_EN__DISABLE             0x0
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT23_EN__ENABLE             0x1
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT22_EN___M 0x00400000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT22_EN___S              22
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT22_EN__DISABLE             0x0
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT22_EN__ENABLE             0x1
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT21_EN___M 0x00200000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT21_EN___S              21
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT21_EN__DISABLE             0x0
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT21_EN__ENABLE             0x1
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT20_EN___M 0x00100000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT20_EN___S              20
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT20_EN__DISABLE             0x0
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT20_EN__ENABLE             0x1
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT19_EN___M 0x00080000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT19_EN___S              19
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT19_EN__DISABLE             0x0
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT19_EN__ENABLE             0x1
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT18_EN___M 0x00040000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT18_EN___S              18
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT18_EN__DISABLE             0x0
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT18_EN__ENABLE             0x1
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT17_EN___M 0x00020000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT17_EN___S              17
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT17_EN__DISABLE             0x0
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT17_EN__ENABLE             0x1
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT16_EN___M 0x00010000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT16_EN___S              16
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT16_EN__DISABLE             0x0
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT16_EN__ENABLE             0x1
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT15_EN___M 0x00008000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT15_EN___S              15
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT15_EN__DISABLE             0x0
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT15_EN__ENABLE             0x1
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT14_EN___M 0x00004000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT14_EN___S              14
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT14_EN__DISABLE             0x0
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT14_EN__ENABLE             0x1
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT13_EN___M 0x00002000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT13_EN___S              13
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT13_EN__DISABLE             0x0
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT13_EN__ENABLE             0x1
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT12_EN___M 0x00001000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT12_EN___S              12
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT12_EN__DISABLE             0x0
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT12_EN__ENABLE             0x1
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT11_EN___M 0x00000800
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT11_EN___S              11
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT11_EN__DISABLE             0x0
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT11_EN__ENABLE             0x1
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT10_EN___M 0x00000400
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT10_EN___S              10
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT10_EN__DISABLE             0x0
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT10_EN__ENABLE             0x1
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT9_EN___M 0x00000200
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT9_EN___S               9
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT9_EN__DISABLE             0x0
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT9_EN__ENABLE             0x1
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT8_EN___M 0x00000100
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT8_EN___S               8
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT8_EN__DISABLE             0x0
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT8_EN__ENABLE             0x1
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT7_EN___M 0x00000080
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT7_EN___S               7
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT7_EN__DISABLE             0x0
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT7_EN__ENABLE             0x1
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT6_EN___M 0x00000040
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT6_EN___S               6
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT6_EN__DISABLE             0x0
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT6_EN__ENABLE             0x1
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT5_EN___M 0x00000020
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT5_EN___S               5
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT5_EN__DISABLE             0x0
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT5_EN__ENABLE             0x1
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT4_EN___M 0x00000010
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT4_EN___S               4
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT4_EN__DISABLE             0x0
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT4_EN__ENABLE             0x1
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT3_EN___M 0x00000008
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT3_EN___S               3
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT3_EN__DISABLE             0x0
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT3_EN__ENABLE             0x1
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT2_EN___M 0x00000004
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT2_EN___S               2
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT2_EN__DISABLE             0x0
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT2_EN__ENABLE             0x1
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT1_EN___M 0x00000002
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT1_EN___S               1
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT1_EN__DISABLE             0x0
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT1_EN__ENABLE             0x1
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT0_EN___M 0x00000001
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT0_EN___S               0
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT0_EN__DISABLE             0x0
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT0_EN__ENABLE             0x1
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a___M    0xFFFFFFFF
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a___S                  0
#define LPASS_LPAIF_PCM_TPCM_SLOT_NUM_0           (0x62E81524)
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_0___RWC     QCSR_REG_RW
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_0__TPCM_SLOT31_EN___M 0x80000000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_0__TPCM_SLOT31_EN___S              31
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_0__TPCM_SLOT30_EN___M 0x40000000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_0__TPCM_SLOT30_EN___S              30
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_0__TPCM_SLOT29_EN___M 0x20000000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_0__TPCM_SLOT29_EN___S              29
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_0__TPCM_SLOT28_EN___M 0x10000000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_0__TPCM_SLOT28_EN___S              28
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_0__TPCM_SLOT27_EN___M 0x08000000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_0__TPCM_SLOT27_EN___S              27
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_0__TPCM_SLOT26_EN___M 0x04000000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_0__TPCM_SLOT26_EN___S              26
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_0__TPCM_SLOT25_EN___M 0x02000000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_0__TPCM_SLOT25_EN___S              25
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_0__TPCM_SLOT24_EN___M 0x01000000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_0__TPCM_SLOT24_EN___S              24
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_0__TPCM_SLOT23_EN___M 0x00800000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_0__TPCM_SLOT23_EN___S              23
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_0__TPCM_SLOT22_EN___M 0x00400000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_0__TPCM_SLOT22_EN___S              22
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_0__TPCM_SLOT21_EN___M 0x00200000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_0__TPCM_SLOT21_EN___S              21
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_0__TPCM_SLOT20_EN___M 0x00100000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_0__TPCM_SLOT20_EN___S              20
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_0__TPCM_SLOT19_EN___M 0x00080000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_0__TPCM_SLOT19_EN___S              19
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_0__TPCM_SLOT18_EN___M 0x00040000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_0__TPCM_SLOT18_EN___S              18
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_0__TPCM_SLOT17_EN___M 0x00020000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_0__TPCM_SLOT17_EN___S              17
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_0__TPCM_SLOT16_EN___M 0x00010000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_0__TPCM_SLOT16_EN___S              16
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_0__TPCM_SLOT15_EN___M 0x00008000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_0__TPCM_SLOT15_EN___S              15
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_0__TPCM_SLOT14_EN___M 0x00004000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_0__TPCM_SLOT14_EN___S              14
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_0__TPCM_SLOT13_EN___M 0x00002000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_0__TPCM_SLOT13_EN___S              13
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_0__TPCM_SLOT12_EN___M 0x00001000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_0__TPCM_SLOT12_EN___S              12
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_0__TPCM_SLOT11_EN___M 0x00000800
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_0__TPCM_SLOT11_EN___S              11
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_0__TPCM_SLOT10_EN___M 0x00000400
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_0__TPCM_SLOT10_EN___S              10
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_0__TPCM_SLOT9_EN___M 0x00000200
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_0__TPCM_SLOT9_EN___S               9
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_0__TPCM_SLOT8_EN___M 0x00000100
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_0__TPCM_SLOT8_EN___S               8
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_0__TPCM_SLOT7_EN___M 0x00000080
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_0__TPCM_SLOT7_EN___S               7
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_0__TPCM_SLOT6_EN___M 0x00000040
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_0__TPCM_SLOT6_EN___S               6
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_0__TPCM_SLOT5_EN___M 0x00000020
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_0__TPCM_SLOT5_EN___S               5
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_0__TPCM_SLOT4_EN___M 0x00000010
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_0__TPCM_SLOT4_EN___S               4
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_0__TPCM_SLOT3_EN___M 0x00000008
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_0__TPCM_SLOT3_EN___S               3
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_0__TPCM_SLOT2_EN___M 0x00000004
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_0__TPCM_SLOT2_EN___S               2
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_0__TPCM_SLOT1_EN___M 0x00000002
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_0__TPCM_SLOT1_EN___S               1
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_0__TPCM_SLOT0_EN___M 0x00000001
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_0__TPCM_SLOT0_EN___S               0
#define LPASS_LPAIF_PCM_TPCM_SLOT_NUM_1           (0x62E82524)
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_1___RWC     QCSR_REG_RW
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_1__TPCM_SLOT31_EN___M 0x80000000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_1__TPCM_SLOT31_EN___S              31
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_1__TPCM_SLOT30_EN___M 0x40000000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_1__TPCM_SLOT30_EN___S              30
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_1__TPCM_SLOT29_EN___M 0x20000000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_1__TPCM_SLOT29_EN___S              29
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_1__TPCM_SLOT28_EN___M 0x10000000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_1__TPCM_SLOT28_EN___S              28
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_1__TPCM_SLOT27_EN___M 0x08000000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_1__TPCM_SLOT27_EN___S              27
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_1__TPCM_SLOT26_EN___M 0x04000000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_1__TPCM_SLOT26_EN___S              26
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_1__TPCM_SLOT25_EN___M 0x02000000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_1__TPCM_SLOT25_EN___S              25
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_1__TPCM_SLOT24_EN___M 0x01000000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_1__TPCM_SLOT24_EN___S              24
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_1__TPCM_SLOT23_EN___M 0x00800000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_1__TPCM_SLOT23_EN___S              23
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_1__TPCM_SLOT22_EN___M 0x00400000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_1__TPCM_SLOT22_EN___S              22
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_1__TPCM_SLOT21_EN___M 0x00200000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_1__TPCM_SLOT21_EN___S              21
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_1__TPCM_SLOT20_EN___M 0x00100000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_1__TPCM_SLOT20_EN___S              20
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_1__TPCM_SLOT19_EN___M 0x00080000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_1__TPCM_SLOT19_EN___S              19
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_1__TPCM_SLOT18_EN___M 0x00040000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_1__TPCM_SLOT18_EN___S              18
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_1__TPCM_SLOT17_EN___M 0x00020000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_1__TPCM_SLOT17_EN___S              17
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_1__TPCM_SLOT16_EN___M 0x00010000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_1__TPCM_SLOT16_EN___S              16
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_1__TPCM_SLOT15_EN___M 0x00008000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_1__TPCM_SLOT15_EN___S              15
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_1__TPCM_SLOT14_EN___M 0x00004000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_1__TPCM_SLOT14_EN___S              14
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_1__TPCM_SLOT13_EN___M 0x00002000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_1__TPCM_SLOT13_EN___S              13
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_1__TPCM_SLOT12_EN___M 0x00001000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_1__TPCM_SLOT12_EN___S              12
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_1__TPCM_SLOT11_EN___M 0x00000800
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_1__TPCM_SLOT11_EN___S              11
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_1__TPCM_SLOT10_EN___M 0x00000400
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_1__TPCM_SLOT10_EN___S              10
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_1__TPCM_SLOT9_EN___M 0x00000200
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_1__TPCM_SLOT9_EN___S               9
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_1__TPCM_SLOT8_EN___M 0x00000100
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_1__TPCM_SLOT8_EN___S               8
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_1__TPCM_SLOT7_EN___M 0x00000080
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_1__TPCM_SLOT7_EN___S               7
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_1__TPCM_SLOT6_EN___M 0x00000040
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_1__TPCM_SLOT6_EN___S               6
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_1__TPCM_SLOT5_EN___M 0x00000020
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_1__TPCM_SLOT5_EN___S               5
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_1__TPCM_SLOT4_EN___M 0x00000010
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_1__TPCM_SLOT4_EN___S               4
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_1__TPCM_SLOT3_EN___M 0x00000008
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_1__TPCM_SLOT3_EN___S               3
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_1__TPCM_SLOT2_EN___M 0x00000004
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_1__TPCM_SLOT2_EN___S               2
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_1__TPCM_SLOT1_EN___M 0x00000002
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_1__TPCM_SLOT1_EN___S               1
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_1__TPCM_SLOT0_EN___M 0x00000001
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_1__TPCM_SLOT0_EN___S               0
#define LPASS_LPAIF_PCM_TPCM_SLOT_NUM_2           (0x62E83524)
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_2___RWC     QCSR_REG_RW
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_2__TPCM_SLOT31_EN___M 0x80000000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_2__TPCM_SLOT31_EN___S              31
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_2__TPCM_SLOT30_EN___M 0x40000000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_2__TPCM_SLOT30_EN___S              30
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_2__TPCM_SLOT29_EN___M 0x20000000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_2__TPCM_SLOT29_EN___S              29
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_2__TPCM_SLOT28_EN___M 0x10000000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_2__TPCM_SLOT28_EN___S              28
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_2__TPCM_SLOT27_EN___M 0x08000000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_2__TPCM_SLOT27_EN___S              27
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_2__TPCM_SLOT26_EN___M 0x04000000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_2__TPCM_SLOT26_EN___S              26
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_2__TPCM_SLOT25_EN___M 0x02000000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_2__TPCM_SLOT25_EN___S              25
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_2__TPCM_SLOT24_EN___M 0x01000000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_2__TPCM_SLOT24_EN___S              24
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_2__TPCM_SLOT23_EN___M 0x00800000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_2__TPCM_SLOT23_EN___S              23
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_2__TPCM_SLOT22_EN___M 0x00400000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_2__TPCM_SLOT22_EN___S              22
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_2__TPCM_SLOT21_EN___M 0x00200000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_2__TPCM_SLOT21_EN___S              21
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_2__TPCM_SLOT20_EN___M 0x00100000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_2__TPCM_SLOT20_EN___S              20
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_2__TPCM_SLOT19_EN___M 0x00080000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_2__TPCM_SLOT19_EN___S              19
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_2__TPCM_SLOT18_EN___M 0x00040000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_2__TPCM_SLOT18_EN___S              18
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_2__TPCM_SLOT17_EN___M 0x00020000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_2__TPCM_SLOT17_EN___S              17
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_2__TPCM_SLOT16_EN___M 0x00010000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_2__TPCM_SLOT16_EN___S              16
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_2__TPCM_SLOT15_EN___M 0x00008000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_2__TPCM_SLOT15_EN___S              15
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_2__TPCM_SLOT14_EN___M 0x00004000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_2__TPCM_SLOT14_EN___S              14
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_2__TPCM_SLOT13_EN___M 0x00002000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_2__TPCM_SLOT13_EN___S              13
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_2__TPCM_SLOT12_EN___M 0x00001000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_2__TPCM_SLOT12_EN___S              12
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_2__TPCM_SLOT11_EN___M 0x00000800
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_2__TPCM_SLOT11_EN___S              11
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_2__TPCM_SLOT10_EN___M 0x00000400
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_2__TPCM_SLOT10_EN___S              10
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_2__TPCM_SLOT9_EN___M 0x00000200
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_2__TPCM_SLOT9_EN___S               9
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_2__TPCM_SLOT8_EN___M 0x00000100
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_2__TPCM_SLOT8_EN___S               8
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_2__TPCM_SLOT7_EN___M 0x00000080
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_2__TPCM_SLOT7_EN___S               7
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_2__TPCM_SLOT6_EN___M 0x00000040
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_2__TPCM_SLOT6_EN___S               6
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_2__TPCM_SLOT5_EN___M 0x00000020
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_2__TPCM_SLOT5_EN___S               5
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_2__TPCM_SLOT4_EN___M 0x00000010
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_2__TPCM_SLOT4_EN___S               4
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_2__TPCM_SLOT3_EN___M 0x00000008
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_2__TPCM_SLOT3_EN___S               3
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_2__TPCM_SLOT2_EN___M 0x00000004
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_2__TPCM_SLOT2_EN___S               2
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_2__TPCM_SLOT1_EN___M 0x00000002
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_2__TPCM_SLOT1_EN___S               1
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_2__TPCM_SLOT0_EN___M 0x00000001
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_2__TPCM_SLOT0_EN___S               0
#define LPASS_LPAIF_PCM_TPCM_SLOT_NUM_3           (0x62E84524)
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_3___RWC     QCSR_REG_RW
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_3__TPCM_SLOT31_EN___M 0x80000000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_3__TPCM_SLOT31_EN___S              31
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_3__TPCM_SLOT30_EN___M 0x40000000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_3__TPCM_SLOT30_EN___S              30
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_3__TPCM_SLOT29_EN___M 0x20000000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_3__TPCM_SLOT29_EN___S              29
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_3__TPCM_SLOT28_EN___M 0x10000000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_3__TPCM_SLOT28_EN___S              28
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_3__TPCM_SLOT27_EN___M 0x08000000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_3__TPCM_SLOT27_EN___S              27
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_3__TPCM_SLOT26_EN___M 0x04000000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_3__TPCM_SLOT26_EN___S              26
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_3__TPCM_SLOT25_EN___M 0x02000000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_3__TPCM_SLOT25_EN___S              25
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_3__TPCM_SLOT24_EN___M 0x01000000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_3__TPCM_SLOT24_EN___S              24
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_3__TPCM_SLOT23_EN___M 0x00800000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_3__TPCM_SLOT23_EN___S              23
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_3__TPCM_SLOT22_EN___M 0x00400000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_3__TPCM_SLOT22_EN___S              22
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_3__TPCM_SLOT21_EN___M 0x00200000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_3__TPCM_SLOT21_EN___S              21
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_3__TPCM_SLOT20_EN___M 0x00100000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_3__TPCM_SLOT20_EN___S              20
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_3__TPCM_SLOT19_EN___M 0x00080000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_3__TPCM_SLOT19_EN___S              19
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_3__TPCM_SLOT18_EN___M 0x00040000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_3__TPCM_SLOT18_EN___S              18
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_3__TPCM_SLOT17_EN___M 0x00020000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_3__TPCM_SLOT17_EN___S              17
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_3__TPCM_SLOT16_EN___M 0x00010000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_3__TPCM_SLOT16_EN___S              16
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_3__TPCM_SLOT15_EN___M 0x00008000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_3__TPCM_SLOT15_EN___S              15
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_3__TPCM_SLOT14_EN___M 0x00004000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_3__TPCM_SLOT14_EN___S              14
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_3__TPCM_SLOT13_EN___M 0x00002000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_3__TPCM_SLOT13_EN___S              13
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_3__TPCM_SLOT12_EN___M 0x00001000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_3__TPCM_SLOT12_EN___S              12
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_3__TPCM_SLOT11_EN___M 0x00000800
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_3__TPCM_SLOT11_EN___S              11
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_3__TPCM_SLOT10_EN___M 0x00000400
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_3__TPCM_SLOT10_EN___S              10
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_3__TPCM_SLOT9_EN___M 0x00000200
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_3__TPCM_SLOT9_EN___S               9
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_3__TPCM_SLOT8_EN___M 0x00000100
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_3__TPCM_SLOT8_EN___S               8
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_3__TPCM_SLOT7_EN___M 0x00000080
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_3__TPCM_SLOT7_EN___S               7
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_3__TPCM_SLOT6_EN___M 0x00000040
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_3__TPCM_SLOT6_EN___S               6
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_3__TPCM_SLOT5_EN___M 0x00000020
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_3__TPCM_SLOT5_EN___S               5
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_3__TPCM_SLOT4_EN___M 0x00000010
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_3__TPCM_SLOT4_EN___S               4
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_3__TPCM_SLOT3_EN___M 0x00000008
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_3__TPCM_SLOT3_EN___S               3
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_3__TPCM_SLOT2_EN___M 0x00000004
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_3__TPCM_SLOT2_EN___S               2
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_3__TPCM_SLOT1_EN___M 0x00000002
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_3__TPCM_SLOT1_EN___S               1
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_3__TPCM_SLOT0_EN___M 0x00000001
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_3__TPCM_SLOT0_EN___S               0
#define LPASS_LPAIF_PCM_TPCM_SLOT_NUM_4           (0x62E85524)
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_4___RWC     QCSR_REG_RW
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_4__TPCM_SLOT31_EN___M 0x80000000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_4__TPCM_SLOT31_EN___S              31
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_4__TPCM_SLOT30_EN___M 0x40000000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_4__TPCM_SLOT30_EN___S              30
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_4__TPCM_SLOT29_EN___M 0x20000000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_4__TPCM_SLOT29_EN___S              29
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_4__TPCM_SLOT28_EN___M 0x10000000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_4__TPCM_SLOT28_EN___S              28
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_4__TPCM_SLOT27_EN___M 0x08000000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_4__TPCM_SLOT27_EN___S              27
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_4__TPCM_SLOT26_EN___M 0x04000000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_4__TPCM_SLOT26_EN___S              26
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_4__TPCM_SLOT25_EN___M 0x02000000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_4__TPCM_SLOT25_EN___S              25
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_4__TPCM_SLOT24_EN___M 0x01000000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_4__TPCM_SLOT24_EN___S              24
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_4__TPCM_SLOT23_EN___M 0x00800000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_4__TPCM_SLOT23_EN___S              23
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_4__TPCM_SLOT22_EN___M 0x00400000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_4__TPCM_SLOT22_EN___S              22
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_4__TPCM_SLOT21_EN___M 0x00200000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_4__TPCM_SLOT21_EN___S              21
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_4__TPCM_SLOT20_EN___M 0x00100000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_4__TPCM_SLOT20_EN___S              20
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_4__TPCM_SLOT19_EN___M 0x00080000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_4__TPCM_SLOT19_EN___S              19
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_4__TPCM_SLOT18_EN___M 0x00040000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_4__TPCM_SLOT18_EN___S              18
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_4__TPCM_SLOT17_EN___M 0x00020000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_4__TPCM_SLOT17_EN___S              17
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_4__TPCM_SLOT16_EN___M 0x00010000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_4__TPCM_SLOT16_EN___S              16
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_4__TPCM_SLOT15_EN___M 0x00008000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_4__TPCM_SLOT15_EN___S              15
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_4__TPCM_SLOT14_EN___M 0x00004000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_4__TPCM_SLOT14_EN___S              14
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_4__TPCM_SLOT13_EN___M 0x00002000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_4__TPCM_SLOT13_EN___S              13
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_4__TPCM_SLOT12_EN___M 0x00001000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_4__TPCM_SLOT12_EN___S              12
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_4__TPCM_SLOT11_EN___M 0x00000800
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_4__TPCM_SLOT11_EN___S              11
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_4__TPCM_SLOT10_EN___M 0x00000400
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_4__TPCM_SLOT10_EN___S              10
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_4__TPCM_SLOT9_EN___M 0x00000200
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_4__TPCM_SLOT9_EN___S               9
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_4__TPCM_SLOT8_EN___M 0x00000100
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_4__TPCM_SLOT8_EN___S               8
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_4__TPCM_SLOT7_EN___M 0x00000080
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_4__TPCM_SLOT7_EN___S               7
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_4__TPCM_SLOT6_EN___M 0x00000040
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_4__TPCM_SLOT6_EN___S               6
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_4__TPCM_SLOT5_EN___M 0x00000020
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_4__TPCM_SLOT5_EN___S               5
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_4__TPCM_SLOT4_EN___M 0x00000010
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_4__TPCM_SLOT4_EN___S               4
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_4__TPCM_SLOT3_EN___M 0x00000008
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_4__TPCM_SLOT3_EN___S               3
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_4__TPCM_SLOT2_EN___M 0x00000004
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_4__TPCM_SLOT2_EN___S               2
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_4__TPCM_SLOT1_EN___M 0x00000002
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_4__TPCM_SLOT1_EN___S               1
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_4__TPCM_SLOT0_EN___M 0x00000001
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_4__TPCM_SLOT0_EN___S               0
#define LPASS_LPAIF_PCM_LANE_CONFIG_a(a) (0x62E81528+0x1000*(a))
#define   LPASS_LPAIF_PCM_LANE_CONFIG_a_aMIN 0
#define   LPASS_LPAIF_PCM_LANE_CONFIG_a_aMAX 4
#define   LPASS_LPAIF_PCM_LANE_CONFIG_a_ELEM 5
#define   LPASS_LPAIF_PCM_LANE_CONFIG_a___RWC       QCSR_REG_RW
#define   LPASS_LPAIF_PCM_LANE_CONFIG_a___POR    0x00030001
#define   LPASS_LPAIF_PCM_LANE_CONFIG_a__LANE3_EN___POR 0x0
#define   LPASS_LPAIF_PCM_LANE_CONFIG_a__LANE2_EN___POR 0x0
#define   LPASS_LPAIF_PCM_LANE_CONFIG_a__LANE1_EN___POR 0x1
#define   LPASS_LPAIF_PCM_LANE_CONFIG_a__LANE0_EN___POR 0x1
#define   LPASS_LPAIF_PCM_LANE_CONFIG_a__LANE3_DIR___POR 0x0
#define   LPASS_LPAIF_PCM_LANE_CONFIG_a__LANE2_DIR___POR 0x0
#define   LPASS_LPAIF_PCM_LANE_CONFIG_a__LANE1_DIR___POR 0x0
#define   LPASS_LPAIF_PCM_LANE_CONFIG_a__LANE0_DIR___POR 0x1
#define   LPASS_LPAIF_PCM_LANE_CONFIG_a__LANE3_EN___M 0x00080000
#define   LPASS_LPAIF_PCM_LANE_CONFIG_a__LANE3_EN___S              19
#define   LPASS_LPAIF_PCM_LANE_CONFIG_a__LANE3_EN__DISABLE             0x0
#define   LPASS_LPAIF_PCM_LANE_CONFIG_a__LANE3_EN__ENABLE             0x1
#define   LPASS_LPAIF_PCM_LANE_CONFIG_a__LANE2_EN___M 0x00040000
#define   LPASS_LPAIF_PCM_LANE_CONFIG_a__LANE2_EN___S              18
#define   LPASS_LPAIF_PCM_LANE_CONFIG_a__LANE2_EN__DISABLE             0x0
#define   LPASS_LPAIF_PCM_LANE_CONFIG_a__LANE2_EN__ENABLE             0x1
#define   LPASS_LPAIF_PCM_LANE_CONFIG_a__LANE1_EN___M 0x00020000
#define   LPASS_LPAIF_PCM_LANE_CONFIG_a__LANE1_EN___S              17
#define   LPASS_LPAIF_PCM_LANE_CONFIG_a__LANE1_EN__DISABLE             0x0
#define   LPASS_LPAIF_PCM_LANE_CONFIG_a__LANE1_EN__ENABLE             0x1
#define   LPASS_LPAIF_PCM_LANE_CONFIG_a__LANE0_EN___M 0x00010000
#define   LPASS_LPAIF_PCM_LANE_CONFIG_a__LANE0_EN___S              16
#define   LPASS_LPAIF_PCM_LANE_CONFIG_a__LANE0_EN__DISABLE             0x0
#define   LPASS_LPAIF_PCM_LANE_CONFIG_a__LANE0_EN__ENABLE             0x1
#define   LPASS_LPAIF_PCM_LANE_CONFIG_a__LANE3_DIR___M 0x00000008
#define   LPASS_LPAIF_PCM_LANE_CONFIG_a__LANE3_DIR___S               3
#define   LPASS_LPAIF_PCM_LANE_CONFIG_a__LANE3_DIR__SPKR             0x0
#define   LPASS_LPAIF_PCM_LANE_CONFIG_a__LANE3_DIR__MIC             0x1
#define   LPASS_LPAIF_PCM_LANE_CONFIG_a__LANE2_DIR___M 0x00000004
#define   LPASS_LPAIF_PCM_LANE_CONFIG_a__LANE2_DIR___S               2
#define   LPASS_LPAIF_PCM_LANE_CONFIG_a__LANE2_DIR__SPKR             0x0
#define   LPASS_LPAIF_PCM_LANE_CONFIG_a__LANE2_DIR__MIC             0x1
#define   LPASS_LPAIF_PCM_LANE_CONFIG_a__LANE1_DIR___M 0x00000002
#define   LPASS_LPAIF_PCM_LANE_CONFIG_a__LANE1_DIR___S               1
#define   LPASS_LPAIF_PCM_LANE_CONFIG_a__LANE1_DIR__SPKR             0x0
#define   LPASS_LPAIF_PCM_LANE_CONFIG_a__LANE1_DIR__MIC             0x1
#define   LPASS_LPAIF_PCM_LANE_CONFIG_a__LANE0_DIR___M 0x00000001
#define   LPASS_LPAIF_PCM_LANE_CONFIG_a__LANE0_DIR___S               0
#define   LPASS_LPAIF_PCM_LANE_CONFIG_a__LANE0_DIR__SPKR             0x0
#define   LPASS_LPAIF_PCM_LANE_CONFIG_a__LANE0_DIR__MIC             0x1
#define   LPASS_LPAIF_PCM_LANE_CONFIG_a___M      0x000F000F
#define   LPASS_LPAIF_PCM_LANE_CONFIG_a___S                    0
#define LPASS_LPAIF_PCM_LANE_CONFIG_0             (0x62E81528)
#define   LPASS_LPAIF_PCM_LANE_CONFIG_0___RWC       QCSR_REG_RW
#define   LPASS_LPAIF_PCM_LANE_CONFIG_0__LANE3_EN___M 0x00080000
#define   LPASS_LPAIF_PCM_LANE_CONFIG_0__LANE3_EN___S              19
#define   LPASS_LPAIF_PCM_LANE_CONFIG_0__LANE2_EN___M 0x00040000
#define   LPASS_LPAIF_PCM_LANE_CONFIG_0__LANE2_EN___S              18
#define   LPASS_LPAIF_PCM_LANE_CONFIG_0__LANE1_EN___M 0x00020000
#define   LPASS_LPAIF_PCM_LANE_CONFIG_0__LANE1_EN___S              17
#define   LPASS_LPAIF_PCM_LANE_CONFIG_0__LANE0_EN___M 0x00010000
#define   LPASS_LPAIF_PCM_LANE_CONFIG_0__LANE0_EN___S              16
#define   LPASS_LPAIF_PCM_LANE_CONFIG_0__LANE3_DIR___M 0x00000008
#define   LPASS_LPAIF_PCM_LANE_CONFIG_0__LANE3_DIR___S               3
#define   LPASS_LPAIF_PCM_LANE_CONFIG_0__LANE2_DIR___M 0x00000004
#define   LPASS_LPAIF_PCM_LANE_CONFIG_0__LANE2_DIR___S               2
#define   LPASS_LPAIF_PCM_LANE_CONFIG_0__LANE1_DIR___M 0x00000002
#define   LPASS_LPAIF_PCM_LANE_CONFIG_0__LANE1_DIR___S               1
#define   LPASS_LPAIF_PCM_LANE_CONFIG_0__LANE0_DIR___M 0x00000001
#define   LPASS_LPAIF_PCM_LANE_CONFIG_0__LANE0_DIR___S               0
#define LPASS_LPAIF_PCM_LANE_CONFIG_1             (0x62E82528)
#define   LPASS_LPAIF_PCM_LANE_CONFIG_1___RWC       QCSR_REG_RW
#define   LPASS_LPAIF_PCM_LANE_CONFIG_1__LANE3_EN___M 0x00080000
#define   LPASS_LPAIF_PCM_LANE_CONFIG_1__LANE3_EN___S              19
#define   LPASS_LPAIF_PCM_LANE_CONFIG_1__LANE2_EN___M 0x00040000
#define   LPASS_LPAIF_PCM_LANE_CONFIG_1__LANE2_EN___S              18
#define   LPASS_LPAIF_PCM_LANE_CONFIG_1__LANE1_EN___M 0x00020000
#define   LPASS_LPAIF_PCM_LANE_CONFIG_1__LANE1_EN___S              17
#define   LPASS_LPAIF_PCM_LANE_CONFIG_1__LANE0_EN___M 0x00010000
#define   LPASS_LPAIF_PCM_LANE_CONFIG_1__LANE0_EN___S              16
#define   LPASS_LPAIF_PCM_LANE_CONFIG_1__LANE3_DIR___M 0x00000008
#define   LPASS_LPAIF_PCM_LANE_CONFIG_1__LANE3_DIR___S               3
#define   LPASS_LPAIF_PCM_LANE_CONFIG_1__LANE2_DIR___M 0x00000004
#define   LPASS_LPAIF_PCM_LANE_CONFIG_1__LANE2_DIR___S               2
#define   LPASS_LPAIF_PCM_LANE_CONFIG_1__LANE1_DIR___M 0x00000002
#define   LPASS_LPAIF_PCM_LANE_CONFIG_1__LANE1_DIR___S               1
#define   LPASS_LPAIF_PCM_LANE_CONFIG_1__LANE0_DIR___M 0x00000001
#define   LPASS_LPAIF_PCM_LANE_CONFIG_1__LANE0_DIR___S               0
#define LPASS_LPAIF_PCM_LANE_CONFIG_2             (0x62E83528)
#define   LPASS_LPAIF_PCM_LANE_CONFIG_2___RWC       QCSR_REG_RW
#define   LPASS_LPAIF_PCM_LANE_CONFIG_2__LANE3_EN___M 0x00080000
#define   LPASS_LPAIF_PCM_LANE_CONFIG_2__LANE3_EN___S              19
#define   LPASS_LPAIF_PCM_LANE_CONFIG_2__LANE2_EN___M 0x00040000
#define   LPASS_LPAIF_PCM_LANE_CONFIG_2__LANE2_EN___S              18
#define   LPASS_LPAIF_PCM_LANE_CONFIG_2__LANE1_EN___M 0x00020000
#define   LPASS_LPAIF_PCM_LANE_CONFIG_2__LANE1_EN___S              17
#define   LPASS_LPAIF_PCM_LANE_CONFIG_2__LANE0_EN___M 0x00010000
#define   LPASS_LPAIF_PCM_LANE_CONFIG_2__LANE0_EN___S              16
#define   LPASS_LPAIF_PCM_LANE_CONFIG_2__LANE3_DIR___M 0x00000008
#define   LPASS_LPAIF_PCM_LANE_CONFIG_2__LANE3_DIR___S               3
#define   LPASS_LPAIF_PCM_LANE_CONFIG_2__LANE2_DIR___M 0x00000004
#define   LPASS_LPAIF_PCM_LANE_CONFIG_2__LANE2_DIR___S               2
#define   LPASS_LPAIF_PCM_LANE_CONFIG_2__LANE1_DIR___M 0x00000002
#define   LPASS_LPAIF_PCM_LANE_CONFIG_2__LANE1_DIR___S               1
#define   LPASS_LPAIF_PCM_LANE_CONFIG_2__LANE0_DIR___M 0x00000001
#define   LPASS_LPAIF_PCM_LANE_CONFIG_2__LANE0_DIR___S               0
#define LPASS_LPAIF_PCM_LANE_CONFIG_3             (0x62E84528)
#define   LPASS_LPAIF_PCM_LANE_CONFIG_3___RWC       QCSR_REG_RW
#define   LPASS_LPAIF_PCM_LANE_CONFIG_3__LANE3_EN___M 0x00080000
#define   LPASS_LPAIF_PCM_LANE_CONFIG_3__LANE3_EN___S              19
#define   LPASS_LPAIF_PCM_LANE_CONFIG_3__LANE2_EN___M 0x00040000
#define   LPASS_LPAIF_PCM_LANE_CONFIG_3__LANE2_EN___S              18
#define   LPASS_LPAIF_PCM_LANE_CONFIG_3__LANE1_EN___M 0x00020000
#define   LPASS_LPAIF_PCM_LANE_CONFIG_3__LANE1_EN___S              17
#define   LPASS_LPAIF_PCM_LANE_CONFIG_3__LANE0_EN___M 0x00010000
#define   LPASS_LPAIF_PCM_LANE_CONFIG_3__LANE0_EN___S              16
#define   LPASS_LPAIF_PCM_LANE_CONFIG_3__LANE3_DIR___M 0x00000008
#define   LPASS_LPAIF_PCM_LANE_CONFIG_3__LANE3_DIR___S               3
#define   LPASS_LPAIF_PCM_LANE_CONFIG_3__LANE2_DIR___M 0x00000004
#define   LPASS_LPAIF_PCM_LANE_CONFIG_3__LANE2_DIR___S               2
#define   LPASS_LPAIF_PCM_LANE_CONFIG_3__LANE1_DIR___M 0x00000002
#define   LPASS_LPAIF_PCM_LANE_CONFIG_3__LANE1_DIR___S               1
#define   LPASS_LPAIF_PCM_LANE_CONFIG_3__LANE0_DIR___M 0x00000001
#define   LPASS_LPAIF_PCM_LANE_CONFIG_3__LANE0_DIR___S               0
#define LPASS_LPAIF_PCM_LANE_CONFIG_4             (0x62E85528)
#define   LPASS_LPAIF_PCM_LANE_CONFIG_4___RWC       QCSR_REG_RW
#define   LPASS_LPAIF_PCM_LANE_CONFIG_4__LANE3_EN___M 0x00080000
#define   LPASS_LPAIF_PCM_LANE_CONFIG_4__LANE3_EN___S              19
#define   LPASS_LPAIF_PCM_LANE_CONFIG_4__LANE2_EN___M 0x00040000
#define   LPASS_LPAIF_PCM_LANE_CONFIG_4__LANE2_EN___S              18
#define   LPASS_LPAIF_PCM_LANE_CONFIG_4__LANE1_EN___M 0x00020000
#define   LPASS_LPAIF_PCM_LANE_CONFIG_4__LANE1_EN___S              17
#define   LPASS_LPAIF_PCM_LANE_CONFIG_4__LANE0_EN___M 0x00010000
#define   LPASS_LPAIF_PCM_LANE_CONFIG_4__LANE0_EN___S              16
#define   LPASS_LPAIF_PCM_LANE_CONFIG_4__LANE3_DIR___M 0x00000008
#define   LPASS_LPAIF_PCM_LANE_CONFIG_4__LANE3_DIR___S               3
#define   LPASS_LPAIF_PCM_LANE_CONFIG_4__LANE2_DIR___M 0x00000004
#define   LPASS_LPAIF_PCM_LANE_CONFIG_4__LANE2_DIR___S               2
#define   LPASS_LPAIF_PCM_LANE_CONFIG_4__LANE1_DIR___M 0x00000002
#define   LPASS_LPAIF_PCM_LANE_CONFIG_4__LANE1_DIR___S               1
#define   LPASS_LPAIF_PCM_LANE_CONFIG_4__LANE0_DIR___M 0x00000001
#define   LPASS_LPAIF_PCM_LANE_CONFIG_4__LANE0_DIR___S               0
#define LPASS_LPAIF_DMIC_CTL                      (0x62E87000)
#define   LPASS_LPAIF_DMIC_CTL___RWC                QCSR_REG_RW
#define   LPASS_LPAIF_DMIC_CTL___POR             0x00000000
#define   LPASS_LPAIF_DMIC_CTL__RESET___POR      0x0
#define   LPASS_LPAIF_DMIC_CTL__EN___POR         0x0
#define   LPASS_LPAIF_DMIC_CTL__DMIC_MODE___POR  0x0
#define   LPASS_LPAIF_DMIC_CTL__BIT_WIDTH___POR  0x0
#define   LPASS_LPAIF_DMIC_CTL__RESET___M        0x80000000
#define   LPASS_LPAIF_DMIC_CTL__RESET___S                     31
#define   LPASS_LPAIF_DMIC_CTL__RESET__DISABLE               0x0
#define   LPASS_LPAIF_DMIC_CTL__RESET__ENABLE                0x1
#define   LPASS_LPAIF_DMIC_CTL__EN___M           0x00000010
#define   LPASS_LPAIF_DMIC_CTL__EN___S                         4
#define   LPASS_LPAIF_DMIC_CTL__EN__DISABLE                  0x0
#define   LPASS_LPAIF_DMIC_CTL__EN__ENABLE                   0x1
#define   LPASS_LPAIF_DMIC_CTL__DMIC_MODE___M    0x0000000E
#define   LPASS_LPAIF_DMIC_CTL__DMIC_MODE___S                  1
#define   LPASS_LPAIF_DMIC_CTL__DMIC_MODE__NONE              0x0
#define   LPASS_LPAIF_DMIC_CTL__DMIC_MODE__LEFT0             0x1
#define   LPASS_LPAIF_DMIC_CTL__DMIC_MODE__RIGHT0             0x2
#define   LPASS_LPAIF_DMIC_CTL__DMIC_MODE__LEFT1             0x3
#define   LPASS_LPAIF_DMIC_CTL__DMIC_MODE__RIGHT1             0x4
#define   LPASS_LPAIF_DMIC_CTL__DMIC_MODE__STEREO0             0x5
#define   LPASS_LPAIF_DMIC_CTL__DMIC_MODE__STEREO1             0x6
#define   LPASS_LPAIF_DMIC_CTL__DMIC_MODE__QUAD              0x7
#define   LPASS_LPAIF_DMIC_CTL__BIT_WIDTH___M    0x00000001
#define   LPASS_LPAIF_DMIC_CTL__BIT_WIDTH___S                  0
#define   LPASS_LPAIF_DMIC_CTL__BIT_WIDTH__ENUM_16             0x0
#define   LPASS_LPAIF_DMIC_CTL__BIT_WIDTH__ENUM_20             0x1
#define   LPASS_LPAIF_DMIC_CTL___M               0x8000001F
#define   LPASS_LPAIF_DMIC_CTL___S                             0
#define LPASS_LPAIF_DMIC_VOL_CTLa(a)     (0x62E87010+0x4*(a))
#define   LPASS_LPAIF_DMIC_VOL_CTLa_aMIN 0
#define   LPASS_LPAIF_DMIC_VOL_CTLa_aMAX 1
#define   LPASS_LPAIF_DMIC_VOL_CTLa_ELEM 2
#define   LPASS_LPAIF_DMIC_VOL_CTLa___RWC           QCSR_REG_RW
#define   LPASS_LPAIF_DMIC_VOL_CTLa___POR        0x0000FF00
#define   LPASS_LPAIF_DMIC_VOL_CTLa__UPDATE_STATUS___POR 0x0
#define   LPASS_LPAIF_DMIC_VOL_CTLa__UPDATE_GAIN___POR 0x0
#define   LPASS_LPAIF_DMIC_VOL_CTLa__TX_HPF_BP___POR 0x0
#define   LPASS_LPAIF_DMIC_VOL_CTLa__DMIC_GAIN_BP___POR 0x0
#define   LPASS_LPAIF_DMIC_VOL_CTLa__MUTE_EN___POR 0x0
#define   LPASS_LPAIF_DMIC_VOL_CTLa__TIMEOUT_VAL___POR 0xFF
#define   LPASS_LPAIF_DMIC_VOL_CTLa__GAIN___POR  0x00
#define   LPASS_LPAIF_DMIC_VOL_CTLa__UPDATE_STATUS___M 0x00100000
#define   LPASS_LPAIF_DMIC_VOL_CTLa__UPDATE_STATUS___S              20
#define   LPASS_LPAIF_DMIC_VOL_CTLa__UPDATE_STATUS__COMPLETE             0x0
#define   LPASS_LPAIF_DMIC_VOL_CTLa__UPDATE_STATUS__PENDING             0x1
#define   LPASS_LPAIF_DMIC_VOL_CTLa__UPDATE_GAIN___M 0x00080000
#define   LPASS_LPAIF_DMIC_VOL_CTLa__UPDATE_GAIN___S              19
#define   LPASS_LPAIF_DMIC_VOL_CTLa__UPDATE_GAIN__NO             0x0
#define   LPASS_LPAIF_DMIC_VOL_CTLa__UPDATE_GAIN__YES             0x1
#define   LPASS_LPAIF_DMIC_VOL_CTLa__TX_HPF_BP___M 0x00040000
#define   LPASS_LPAIF_DMIC_VOL_CTLa__TX_HPF_BP___S              18
#define   LPASS_LPAIF_DMIC_VOL_CTLa__TX_HPF_BP__DC_BLOCK             0x0
#define   LPASS_LPAIF_DMIC_VOL_CTLa__TX_HPF_BP__BYPASS_DC_BLOCK             0x1
#define   LPASS_LPAIF_DMIC_VOL_CTLa__DMIC_GAIN_BP___M 0x00020000
#define   LPASS_LPAIF_DMIC_VOL_CTLa__DMIC_GAIN_BP___S              17
#define   LPASS_LPAIF_DMIC_VOL_CTLa__DMIC_GAIN_BP__GAIN             0x0
#define   LPASS_LPAIF_DMIC_VOL_CTLa__DMIC_GAIN_BP__BYPASS_GAIN             0x1
#define   LPASS_LPAIF_DMIC_VOL_CTLa__MUTE_EN___M 0x00010000
#define   LPASS_LPAIF_DMIC_VOL_CTLa__MUTE_EN___S              16
#define   LPASS_LPAIF_DMIC_VOL_CTLa__MUTE_EN__NORMAL             0x0
#define   LPASS_LPAIF_DMIC_VOL_CTLa__TIMEOUT_VAL___M 0x0000FF00
#define   LPASS_LPAIF_DMIC_VOL_CTLa__TIMEOUT_VAL___S               8
#define   LPASS_LPAIF_DMIC_VOL_CTLa__TIMEOUT_VAL__DEFAULT            0xFF
#define   LPASS_LPAIF_DMIC_VOL_CTLa__GAIN___M    0x000000FF
#define   LPASS_LPAIF_DMIC_VOL_CTLa__GAIN___S                  0
#define   LPASS_LPAIF_DMIC_VOL_CTLa__GAIN__DEFAULT            0x00
#define   LPASS_LPAIF_DMIC_VOL_CTLa___M          0x001FFFFF
#define   LPASS_LPAIF_DMIC_VOL_CTLa___S                        0
#define LPASS_LPAIF_DMIC_VOL_CTL0                 (0x62E87010)
#define   LPASS_LPAIF_DMIC_VOL_CTL0___RWC           QCSR_REG_RW
#define   LPASS_LPAIF_DMIC_VOL_CTL0__UPDATE_STATUS___M 0x00100000
#define   LPASS_LPAIF_DMIC_VOL_CTL0__UPDATE_STATUS___S              20
#define   LPASS_LPAIF_DMIC_VOL_CTL0__UPDATE_GAIN___M 0x00080000
#define   LPASS_LPAIF_DMIC_VOL_CTL0__UPDATE_GAIN___S              19
#define   LPASS_LPAIF_DMIC_VOL_CTL0__TX_HPF_BP___M 0x00040000
#define   LPASS_LPAIF_DMIC_VOL_CTL0__TX_HPF_BP___S              18
#define   LPASS_LPAIF_DMIC_VOL_CTL0__DMIC_GAIN_BP___M 0x00020000
#define   LPASS_LPAIF_DMIC_VOL_CTL0__DMIC_GAIN_BP___S              17
#define   LPASS_LPAIF_DMIC_VOL_CTL0__MUTE_EN___M 0x00010000
#define   LPASS_LPAIF_DMIC_VOL_CTL0__MUTE_EN___S              16
#define   LPASS_LPAIF_DMIC_VOL_CTL0__TIMEOUT_VAL___M 0x0000FF00
#define   LPASS_LPAIF_DMIC_VOL_CTL0__TIMEOUT_VAL___S               8
#define   LPASS_LPAIF_DMIC_VOL_CTL0__GAIN___M    0x000000FF
#define   LPASS_LPAIF_DMIC_VOL_CTL0__GAIN___S                  0
#define LPASS_LPAIF_DMIC_VOL_CTL1                 (0x62E87014)
#define   LPASS_LPAIF_DMIC_VOL_CTL1___RWC           QCSR_REG_RW
#define   LPASS_LPAIF_DMIC_VOL_CTL1__UPDATE_STATUS___M 0x00100000
#define   LPASS_LPAIF_DMIC_VOL_CTL1__UPDATE_STATUS___S              20
#define   LPASS_LPAIF_DMIC_VOL_CTL1__UPDATE_GAIN___M 0x00080000
#define   LPASS_LPAIF_DMIC_VOL_CTL1__UPDATE_GAIN___S              19
#define   LPASS_LPAIF_DMIC_VOL_CTL1__TX_HPF_BP___M 0x00040000
#define   LPASS_LPAIF_DMIC_VOL_CTL1__TX_HPF_BP___S              18
#define   LPASS_LPAIF_DMIC_VOL_CTL1__DMIC_GAIN_BP___M 0x00020000
#define   LPASS_LPAIF_DMIC_VOL_CTL1__DMIC_GAIN_BP___S              17
#define   LPASS_LPAIF_DMIC_VOL_CTL1__MUTE_EN___M 0x00010000
#define   LPASS_LPAIF_DMIC_VOL_CTL1__MUTE_EN___S              16
#define   LPASS_LPAIF_DMIC_VOL_CTL1__TIMEOUT_VAL___M 0x0000FF00
#define   LPASS_LPAIF_DMIC_VOL_CTL1__TIMEOUT_VAL___S               8
#define   LPASS_LPAIF_DMIC_VOL_CTL1__GAIN___M    0x000000FF
#define   LPASS_LPAIF_DMIC_VOL_CTL1__GAIN___S                  0
#define LPASS_LPAIF_WRDMA_LPBK_MIX                (0x62E88000)
#define   LPASS_LPAIF_WRDMA_LPBK_MIX___RWC          QCSR_REG_RW
#define   LPASS_LPAIF_WRDMA_LPBK_MIX___POR       0x0000003F
#define   LPASS_LPAIF_WRDMA_LPBK_MIX__WRDMA_CH5___POR 0x1
#define   LPASS_LPAIF_WRDMA_LPBK_MIX__WRDMA_CH4___POR 0x1
#define   LPASS_LPAIF_WRDMA_LPBK_MIX__WRDMA_CH3___POR 0x1
#define   LPASS_LPAIF_WRDMA_LPBK_MIX__WRDMA_CH2___POR 0x1
#define   LPASS_LPAIF_WRDMA_LPBK_MIX__WRDMA_CH1___POR 0x1
#define   LPASS_LPAIF_WRDMA_LPBK_MIX__WRDMA_CH0___POR 0x1
#define   LPASS_LPAIF_WRDMA_LPBK_MIX__WRDMA_CH5___M 0x00000020
#define   LPASS_LPAIF_WRDMA_LPBK_MIX__WRDMA_CH5___S               5
#define   LPASS_LPAIF_WRDMA_LPBK_MIX__WRDMA_CH5__BLOCK             0x0
#define   LPASS_LPAIF_WRDMA_LPBK_MIX__WRDMA_CH5__ALLOW             0x1
#define   LPASS_LPAIF_WRDMA_LPBK_MIX__WRDMA_CH4___M 0x00000010
#define   LPASS_LPAIF_WRDMA_LPBK_MIX__WRDMA_CH4___S               4
#define   LPASS_LPAIF_WRDMA_LPBK_MIX__WRDMA_CH4__BLOCK             0x0
#define   LPASS_LPAIF_WRDMA_LPBK_MIX__WRDMA_CH4__ALLOW             0x1
#define   LPASS_LPAIF_WRDMA_LPBK_MIX__WRDMA_CH3___M 0x00000008
#define   LPASS_LPAIF_WRDMA_LPBK_MIX__WRDMA_CH3___S               3
#define   LPASS_LPAIF_WRDMA_LPBK_MIX__WRDMA_CH3__BLOCK             0x0
#define   LPASS_LPAIF_WRDMA_LPBK_MIX__WRDMA_CH3__ALLOW             0x1
#define   LPASS_LPAIF_WRDMA_LPBK_MIX__WRDMA_CH2___M 0x00000004
#define   LPASS_LPAIF_WRDMA_LPBK_MIX__WRDMA_CH2___S               2
#define   LPASS_LPAIF_WRDMA_LPBK_MIX__WRDMA_CH2__BLOCK             0x0
#define   LPASS_LPAIF_WRDMA_LPBK_MIX__WRDMA_CH2__ALLOW             0x1
#define   LPASS_LPAIF_WRDMA_LPBK_MIX__WRDMA_CH1___M 0x00000002
#define   LPASS_LPAIF_WRDMA_LPBK_MIX__WRDMA_CH1___S               1
#define   LPASS_LPAIF_WRDMA_LPBK_MIX__WRDMA_CH1__BLOCK             0x0
#define   LPASS_LPAIF_WRDMA_LPBK_MIX__WRDMA_CH1__ALLOW             0x1
#define   LPASS_LPAIF_WRDMA_LPBK_MIX__WRDMA_CH0___M 0x00000001
#define   LPASS_LPAIF_WRDMA_LPBK_MIX__WRDMA_CH0___S               0
#define   LPASS_LPAIF_WRDMA_LPBK_MIX__WRDMA_CH0__BLOCK             0x0
#define   LPASS_LPAIF_WRDMA_LPBK_MIX__WRDMA_CH0__ALLOW             0x1
#define   LPASS_LPAIF_WRDMA_LPBK_MIX___M         0x0000003F
#define   LPASS_LPAIF_WRDMA_LPBK_MIX___S                       0
#define LPASS_LPAIF_MIXER_CTL                     (0x62E89000)
#define   LPASS_LPAIF_MIXER_CTL___RWC               QCSR_REG_RW
#define   LPASS_LPAIF_MIXER_CTL___POR            0x00000000
#define   LPASS_LPAIF_MIXER_CTL__DYNAMIC_CLOCK___POR 0x0
#define   LPASS_LPAIF_MIXER_CTL__OVR_DET___POR   0x0
#define   LPASS_LPAIF_MIXER_CTL__OVR_CLR___POR   0x0
#define   LPASS_LPAIF_MIXER_CTL__SAT_EN___POR    0x0
#define   LPASS_LPAIF_MIXER_CTL__BIT_WIDTH___POR 0x0
#define   LPASS_LPAIF_MIXER_CTL__PORT1_CH___POR  0x0
#define   LPASS_LPAIF_MIXER_CTL__PORT0_CH___POR  0x0
#define   LPASS_LPAIF_MIXER_CTL__DYNAMIC_CLOCK___M 0x00000800
#define   LPASS_LPAIF_MIXER_CTL__DYNAMIC_CLOCK___S              11
#define   LPASS_LPAIF_MIXER_CTL__DYNAMIC_CLOCK__OFF             0x0
#define   LPASS_LPAIF_MIXER_CTL__DYNAMIC_CLOCK__ON             0x1
#define   LPASS_LPAIF_MIXER_CTL__OVR_DET___M     0x00000400
#define   LPASS_LPAIF_MIXER_CTL__OVR_DET___S                  10
#define   LPASS_LPAIF_MIXER_CTL__OVR_DET__OK                 0x0
#define   LPASS_LPAIF_MIXER_CTL__OVR_DET__YES                0x1
#define   LPASS_LPAIF_MIXER_CTL__OVR_CLR___M     0x00000200
#define   LPASS_LPAIF_MIXER_CTL__OVR_CLR___S                   9
#define   LPASS_LPAIF_MIXER_CTL__OVR_CLR__NO                 0x0
#define   LPASS_LPAIF_MIXER_CTL__OVR_CLR__YES                0x1
#define   LPASS_LPAIF_MIXER_CTL__SAT_EN___M      0x00000100
#define   LPASS_LPAIF_MIXER_CTL__SAT_EN___S                    8
#define   LPASS_LPAIF_MIXER_CTL__SAT_EN__DISABLE             0x0
#define   LPASS_LPAIF_MIXER_CTL__SAT_EN__ENABLE              0x1
#define   LPASS_LPAIF_MIXER_CTL__BIT_WIDTH___M   0x000000C0
#define   LPASS_LPAIF_MIXER_CTL__BIT_WIDTH___S                 6
#define   LPASS_LPAIF_MIXER_CTL__BIT_WIDTH__ENUM_8             0x0
#define   LPASS_LPAIF_MIXER_CTL__BIT_WIDTH__ENUM_16             0x1
#define   LPASS_LPAIF_MIXER_CTL__BIT_WIDTH__ENUM_24             0x2
#define   LPASS_LPAIF_MIXER_CTL__BIT_WIDTH__ENUM_32             0x3
#define   LPASS_LPAIF_MIXER_CTL__PORT1_CH___M    0x00000038
#define   LPASS_LPAIF_MIXER_CTL__PORT1_CH___S                  3
#define   LPASS_LPAIF_MIXER_CTL__PORT1_CH__NONE              0x0
#define   LPASS_LPAIF_MIXER_CTL__PORT1_CH__RDDMA_CH0             0x1
#define   LPASS_LPAIF_MIXER_CTL__PORT1_CH__RDDMA_CH1             0x2
#define   LPASS_LPAIF_MIXER_CTL__PORT1_CH__RDDMA_CH2             0x3
#define   LPASS_LPAIF_MIXER_CTL__PORT1_CH__RDDMA_CH3             0x4
#define   LPASS_LPAIF_MIXER_CTL__PORT1_CH__RDDMA_CH4             0x5
#define   LPASS_LPAIF_MIXER_CTL__PORT1_CH__RDDMA_CH5             0x6
#define   LPASS_LPAIF_MIXER_CTL__PORT0_CH___M    0x00000007
#define   LPASS_LPAIF_MIXER_CTL__PORT0_CH___S                  0
#define   LPASS_LPAIF_MIXER_CTL__PORT0_CH__NONE              0x0
#define   LPASS_LPAIF_MIXER_CTL__PORT0_CH__RDDMA_CH0             0x1
#define   LPASS_LPAIF_MIXER_CTL__PORT0_CH__RDDMA_CH1             0x2
#define   LPASS_LPAIF_MIXER_CTL__PORT0_CH__RDDMA_CH2             0x3
#define   LPASS_LPAIF_MIXER_CTL__PORT0_CH__RDDMA_CH3             0x4
#define   LPASS_LPAIF_MIXER_CTL__PORT0_CH__RDDMA_CH4             0x5
#define   LPASS_LPAIF_MIXER_CTL__PORT0_CH__RDDMA_CH5             0x6
#define   LPASS_LPAIF_MIXER_CTL___M              0x00000FFF
#define   LPASS_LPAIF_MIXER_CTL___S                            0
#define LPASS_LPAIF_IRQ_ENa(a)           (0x62E8A000+0x1000*(a))
#define   LPASS_LPAIF_IRQ_ENa_aMIN 0
#define   LPASS_LPAIF_IRQ_ENa_aMAX 2
#define   LPASS_LPAIF_IRQ_ENa_ELEM 3
#define   LPASS_LPAIF_IRQ_ENa___RWC                 QCSR_REG_RW
#define   LPASS_LPAIF_IRQ_ENa___POR              0x00000000
#define   LPASS_LPAIF_IRQ_ENa__SEC_RD_NO_RATE___POR 0x0
#define   LPASS_LPAIF_IRQ_ENa__SEC_RD_DIFF_RATE___POR 0x0
#define   LPASS_LPAIF_IRQ_ENa__PRI_RD_NO_RATE___POR 0x0
#define   LPASS_LPAIF_IRQ_ENa__PRI_RD_DIFF_RATE___POR 0x0
#define   LPASS_LPAIF_IRQ_ENa__FRM_REF___POR     0x0
#define   LPASS_LPAIF_IRQ_ENa__ERR_WRDMA_CH3___POR 0x0
#define   LPASS_LPAIF_IRQ_ENa__OVR_WRDMA_CH3___POR 0x0
#define   LPASS_LPAIF_IRQ_ENa__PER_WRDMA_CH3___POR 0x0
#define   LPASS_LPAIF_IRQ_ENa__ERR_WRDMA_CH2___POR 0x0
#define   LPASS_LPAIF_IRQ_ENa__OVR_WRDMA_CH2___POR 0x0
#define   LPASS_LPAIF_IRQ_ENa__PER_WRDMA_CH2___POR 0x0
#define   LPASS_LPAIF_IRQ_ENa__ERR_WRDMA_CH1___POR 0x0
#define   LPASS_LPAIF_IRQ_ENa__OVR_WRDMA_CH1___POR 0x0
#define   LPASS_LPAIF_IRQ_ENa__PER_WRDMA_CH1___POR 0x0
#define   LPASS_LPAIF_IRQ_ENa__ERR_WRDMA_CH0___POR 0x0
#define   LPASS_LPAIF_IRQ_ENa__OVR_WRDMA_CH0___POR 0x0
#define   LPASS_LPAIF_IRQ_ENa__PER_WRDMA_CH0___POR 0x0
#define   LPASS_LPAIF_IRQ_ENa__ERR_RDDMA_CH4___POR 0x0
#define   LPASS_LPAIF_IRQ_ENa__UNDR_RDDMA_CH4___POR 0x0
#define   LPASS_LPAIF_IRQ_ENa__PER_RDDMA_CH4___POR 0x0
#define   LPASS_LPAIF_IRQ_ENa__ERR_RDDMA_CH3___POR 0x0
#define   LPASS_LPAIF_IRQ_ENa__UNDR_RDDMA_CH3___POR 0x0
#define   LPASS_LPAIF_IRQ_ENa__PER_RDDMA_CH3___POR 0x0
#define   LPASS_LPAIF_IRQ_ENa__ERR_RDDMA_CH2___POR 0x0
#define   LPASS_LPAIF_IRQ_ENa__UNDR_RDDMA_CH2___POR 0x0
#define   LPASS_LPAIF_IRQ_ENa__PER_RDDMA_CH2___POR 0x0
#define   LPASS_LPAIF_IRQ_ENa__ERR_RDDMA_CH1___POR 0x0
#define   LPASS_LPAIF_IRQ_ENa__UNDR_RDDMA_CH1___POR 0x0
#define   LPASS_LPAIF_IRQ_ENa__PER_RDDMA_CH1___POR 0x0
#define   LPASS_LPAIF_IRQ_ENa__ERR_RDDMA_CH0___POR 0x0
#define   LPASS_LPAIF_IRQ_ENa__UNDR_RDDMA_CH0___POR 0x0
#define   LPASS_LPAIF_IRQ_ENa__PER_RDDMA_CH0___POR 0x0
#define   LPASS_LPAIF_IRQ_ENa__SEC_RD_NO_RATE___M 0x80000000
#define   LPASS_LPAIF_IRQ_ENa__SEC_RD_NO_RATE___S              31
#define   LPASS_LPAIF_IRQ_ENa__SEC_RD_DIFF_RATE___M 0x40000000
#define   LPASS_LPAIF_IRQ_ENa__SEC_RD_DIFF_RATE___S              30
#define   LPASS_LPAIF_IRQ_ENa__PRI_RD_NO_RATE___M 0x20000000
#define   LPASS_LPAIF_IRQ_ENa__PRI_RD_NO_RATE___S              29
#define   LPASS_LPAIF_IRQ_ENa__PRI_RD_DIFF_RATE___M 0x10000000
#define   LPASS_LPAIF_IRQ_ENa__PRI_RD_DIFF_RATE___S              28
#define   LPASS_LPAIF_IRQ_ENa__FRM_REF___M       0x08000000
#define   LPASS_LPAIF_IRQ_ENa__FRM_REF___S                    27
#define   LPASS_LPAIF_IRQ_ENa__ERR_WRDMA_CH3___M 0x04000000
#define   LPASS_LPAIF_IRQ_ENa__ERR_WRDMA_CH3___S              26
#define   LPASS_LPAIF_IRQ_ENa__OVR_WRDMA_CH3___M 0x02000000
#define   LPASS_LPAIF_IRQ_ENa__OVR_WRDMA_CH3___S              25
#define   LPASS_LPAIF_IRQ_ENa__PER_WRDMA_CH3___M 0x01000000
#define   LPASS_LPAIF_IRQ_ENa__PER_WRDMA_CH3___S              24
#define   LPASS_LPAIF_IRQ_ENa__ERR_WRDMA_CH2___M 0x00800000
#define   LPASS_LPAIF_IRQ_ENa__ERR_WRDMA_CH2___S              23
#define   LPASS_LPAIF_IRQ_ENa__OVR_WRDMA_CH2___M 0x00400000
#define   LPASS_LPAIF_IRQ_ENa__OVR_WRDMA_CH2___S              22
#define   LPASS_LPAIF_IRQ_ENa__PER_WRDMA_CH2___M 0x00200000
#define   LPASS_LPAIF_IRQ_ENa__PER_WRDMA_CH2___S              21
#define   LPASS_LPAIF_IRQ_ENa__ERR_WRDMA_CH1___M 0x00100000
#define   LPASS_LPAIF_IRQ_ENa__ERR_WRDMA_CH1___S              20
#define   LPASS_LPAIF_IRQ_ENa__OVR_WRDMA_CH1___M 0x00080000
#define   LPASS_LPAIF_IRQ_ENa__OVR_WRDMA_CH1___S              19
#define   LPASS_LPAIF_IRQ_ENa__PER_WRDMA_CH1___M 0x00040000
#define   LPASS_LPAIF_IRQ_ENa__PER_WRDMA_CH1___S              18
#define   LPASS_LPAIF_IRQ_ENa__ERR_WRDMA_CH0___M 0x00020000
#define   LPASS_LPAIF_IRQ_ENa__ERR_WRDMA_CH0___S              17
#define   LPASS_LPAIF_IRQ_ENa__OVR_WRDMA_CH0___M 0x00010000
#define   LPASS_LPAIF_IRQ_ENa__OVR_WRDMA_CH0___S              16
#define   LPASS_LPAIF_IRQ_ENa__PER_WRDMA_CH0___M 0x00008000
#define   LPASS_LPAIF_IRQ_ENa__PER_WRDMA_CH0___S              15
#define   LPASS_LPAIF_IRQ_ENa__ERR_RDDMA_CH4___M 0x00004000
#define   LPASS_LPAIF_IRQ_ENa__ERR_RDDMA_CH4___S              14
#define   LPASS_LPAIF_IRQ_ENa__UNDR_RDDMA_CH4___M 0x00002000
#define   LPASS_LPAIF_IRQ_ENa__UNDR_RDDMA_CH4___S              13
#define   LPASS_LPAIF_IRQ_ENa__PER_RDDMA_CH4___M 0x00001000
#define   LPASS_LPAIF_IRQ_ENa__PER_RDDMA_CH4___S              12
#define   LPASS_LPAIF_IRQ_ENa__ERR_RDDMA_CH3___M 0x00000800
#define   LPASS_LPAIF_IRQ_ENa__ERR_RDDMA_CH3___S              11
#define   LPASS_LPAIF_IRQ_ENa__UNDR_RDDMA_CH3___M 0x00000400
#define   LPASS_LPAIF_IRQ_ENa__UNDR_RDDMA_CH3___S              10
#define   LPASS_LPAIF_IRQ_ENa__PER_RDDMA_CH3___M 0x00000200
#define   LPASS_LPAIF_IRQ_ENa__PER_RDDMA_CH3___S               9
#define   LPASS_LPAIF_IRQ_ENa__ERR_RDDMA_CH2___M 0x00000100
#define   LPASS_LPAIF_IRQ_ENa__ERR_RDDMA_CH2___S               8
#define   LPASS_LPAIF_IRQ_ENa__UNDR_RDDMA_CH2___M 0x00000080
#define   LPASS_LPAIF_IRQ_ENa__UNDR_RDDMA_CH2___S               7
#define   LPASS_LPAIF_IRQ_ENa__PER_RDDMA_CH2___M 0x00000040
#define   LPASS_LPAIF_IRQ_ENa__PER_RDDMA_CH2___S               6
#define   LPASS_LPAIF_IRQ_ENa__ERR_RDDMA_CH1___M 0x00000020
#define   LPASS_LPAIF_IRQ_ENa__ERR_RDDMA_CH1___S               5
#define   LPASS_LPAIF_IRQ_ENa__UNDR_RDDMA_CH1___M 0x00000010
#define   LPASS_LPAIF_IRQ_ENa__UNDR_RDDMA_CH1___S               4
#define   LPASS_LPAIF_IRQ_ENa__PER_RDDMA_CH1___M 0x00000008
#define   LPASS_LPAIF_IRQ_ENa__PER_RDDMA_CH1___S               3
#define   LPASS_LPAIF_IRQ_ENa__ERR_RDDMA_CH0___M 0x00000004
#define   LPASS_LPAIF_IRQ_ENa__ERR_RDDMA_CH0___S               2
#define   LPASS_LPAIF_IRQ_ENa__UNDR_RDDMA_CH0___M 0x00000002
#define   LPASS_LPAIF_IRQ_ENa__UNDR_RDDMA_CH0___S               1
#define   LPASS_LPAIF_IRQ_ENa__PER_RDDMA_CH0___M 0x00000001
#define   LPASS_LPAIF_IRQ_ENa__PER_RDDMA_CH0___S               0
#define   LPASS_LPAIF_IRQ_ENa___M                0xFFFFFFFF
#define   LPASS_LPAIF_IRQ_ENa___S                              0
#define LPASS_LPAIF_IRQ_EN0                       (0x62E8A000)
#define   LPASS_LPAIF_IRQ_EN0___RWC                 QCSR_REG_RW
#define   LPASS_LPAIF_IRQ_EN0__SEC_RD_NO_RATE___M 0x80000000
#define   LPASS_LPAIF_IRQ_EN0__SEC_RD_NO_RATE___S              31
#define   LPASS_LPAIF_IRQ_EN0__SEC_RD_DIFF_RATE___M 0x40000000
#define   LPASS_LPAIF_IRQ_EN0__SEC_RD_DIFF_RATE___S              30
#define   LPASS_LPAIF_IRQ_EN0__PRI_RD_NO_RATE___M 0x20000000
#define   LPASS_LPAIF_IRQ_EN0__PRI_RD_NO_RATE___S              29
#define   LPASS_LPAIF_IRQ_EN0__PRI_RD_DIFF_RATE___M 0x10000000
#define   LPASS_LPAIF_IRQ_EN0__PRI_RD_DIFF_RATE___S              28
#define   LPASS_LPAIF_IRQ_EN0__FRM_REF___M       0x08000000
#define   LPASS_LPAIF_IRQ_EN0__FRM_REF___S                    27
#define   LPASS_LPAIF_IRQ_EN0__ERR_WRDMA_CH3___M 0x04000000
#define   LPASS_LPAIF_IRQ_EN0__ERR_WRDMA_CH3___S              26
#define   LPASS_LPAIF_IRQ_EN0__OVR_WRDMA_CH3___M 0x02000000
#define   LPASS_LPAIF_IRQ_EN0__OVR_WRDMA_CH3___S              25
#define   LPASS_LPAIF_IRQ_EN0__PER_WRDMA_CH3___M 0x01000000
#define   LPASS_LPAIF_IRQ_EN0__PER_WRDMA_CH3___S              24
#define   LPASS_LPAIF_IRQ_EN0__ERR_WRDMA_CH2___M 0x00800000
#define   LPASS_LPAIF_IRQ_EN0__ERR_WRDMA_CH2___S              23
#define   LPASS_LPAIF_IRQ_EN0__OVR_WRDMA_CH2___M 0x00400000
#define   LPASS_LPAIF_IRQ_EN0__OVR_WRDMA_CH2___S              22
#define   LPASS_LPAIF_IRQ_EN0__PER_WRDMA_CH2___M 0x00200000
#define   LPASS_LPAIF_IRQ_EN0__PER_WRDMA_CH2___S              21
#define   LPASS_LPAIF_IRQ_EN0__ERR_WRDMA_CH1___M 0x00100000
#define   LPASS_LPAIF_IRQ_EN0__ERR_WRDMA_CH1___S              20
#define   LPASS_LPAIF_IRQ_EN0__OVR_WRDMA_CH1___M 0x00080000
#define   LPASS_LPAIF_IRQ_EN0__OVR_WRDMA_CH1___S              19
#define   LPASS_LPAIF_IRQ_EN0__PER_WRDMA_CH1___M 0x00040000
#define   LPASS_LPAIF_IRQ_EN0__PER_WRDMA_CH1___S              18
#define   LPASS_LPAIF_IRQ_EN0__ERR_WRDMA_CH0___M 0x00020000
#define   LPASS_LPAIF_IRQ_EN0__ERR_WRDMA_CH0___S              17
#define   LPASS_LPAIF_IRQ_EN0__OVR_WRDMA_CH0___M 0x00010000
#define   LPASS_LPAIF_IRQ_EN0__OVR_WRDMA_CH0___S              16
#define   LPASS_LPAIF_IRQ_EN0__PER_WRDMA_CH0___M 0x00008000
#define   LPASS_LPAIF_IRQ_EN0__PER_WRDMA_CH0___S              15
#define   LPASS_LPAIF_IRQ_EN0__ERR_RDDMA_CH4___M 0x00004000
#define   LPASS_LPAIF_IRQ_EN0__ERR_RDDMA_CH4___S              14
#define   LPASS_LPAIF_IRQ_EN0__UNDR_RDDMA_CH4___M 0x00002000
#define   LPASS_LPAIF_IRQ_EN0__UNDR_RDDMA_CH4___S              13
#define   LPASS_LPAIF_IRQ_EN0__PER_RDDMA_CH4___M 0x00001000
#define   LPASS_LPAIF_IRQ_EN0__PER_RDDMA_CH4___S              12
#define   LPASS_LPAIF_IRQ_EN0__ERR_RDDMA_CH3___M 0x00000800
#define   LPASS_LPAIF_IRQ_EN0__ERR_RDDMA_CH3___S              11
#define   LPASS_LPAIF_IRQ_EN0__UNDR_RDDMA_CH3___M 0x00000400
#define   LPASS_LPAIF_IRQ_EN0__UNDR_RDDMA_CH3___S              10
#define   LPASS_LPAIF_IRQ_EN0__PER_RDDMA_CH3___M 0x00000200
#define   LPASS_LPAIF_IRQ_EN0__PER_RDDMA_CH3___S               9
#define   LPASS_LPAIF_IRQ_EN0__ERR_RDDMA_CH2___M 0x00000100
#define   LPASS_LPAIF_IRQ_EN0__ERR_RDDMA_CH2___S               8
#define   LPASS_LPAIF_IRQ_EN0__UNDR_RDDMA_CH2___M 0x00000080
#define   LPASS_LPAIF_IRQ_EN0__UNDR_RDDMA_CH2___S               7
#define   LPASS_LPAIF_IRQ_EN0__PER_RDDMA_CH2___M 0x00000040
#define   LPASS_LPAIF_IRQ_EN0__PER_RDDMA_CH2___S               6
#define   LPASS_LPAIF_IRQ_EN0__ERR_RDDMA_CH1___M 0x00000020
#define   LPASS_LPAIF_IRQ_EN0__ERR_RDDMA_CH1___S               5
#define   LPASS_LPAIF_IRQ_EN0__UNDR_RDDMA_CH1___M 0x00000010
#define   LPASS_LPAIF_IRQ_EN0__UNDR_RDDMA_CH1___S               4
#define   LPASS_LPAIF_IRQ_EN0__PER_RDDMA_CH1___M 0x00000008
#define   LPASS_LPAIF_IRQ_EN0__PER_RDDMA_CH1___S               3
#define   LPASS_LPAIF_IRQ_EN0__ERR_RDDMA_CH0___M 0x00000004
#define   LPASS_LPAIF_IRQ_EN0__ERR_RDDMA_CH0___S               2
#define   LPASS_LPAIF_IRQ_EN0__UNDR_RDDMA_CH0___M 0x00000002
#define   LPASS_LPAIF_IRQ_EN0__UNDR_RDDMA_CH0___S               1
#define   LPASS_LPAIF_IRQ_EN0__PER_RDDMA_CH0___M 0x00000001
#define   LPASS_LPAIF_IRQ_EN0__PER_RDDMA_CH0___S               0
#define LPASS_LPAIF_IRQ_EN1                       (0x62E8B000)
#define   LPASS_LPAIF_IRQ_EN1___RWC                 QCSR_REG_RW
#define   LPASS_LPAIF_IRQ_EN1__SEC_RD_NO_RATE___M 0x80000000
#define   LPASS_LPAIF_IRQ_EN1__SEC_RD_NO_RATE___S              31
#define   LPASS_LPAIF_IRQ_EN1__SEC_RD_DIFF_RATE___M 0x40000000
#define   LPASS_LPAIF_IRQ_EN1__SEC_RD_DIFF_RATE___S              30
#define   LPASS_LPAIF_IRQ_EN1__PRI_RD_NO_RATE___M 0x20000000
#define   LPASS_LPAIF_IRQ_EN1__PRI_RD_NO_RATE___S              29
#define   LPASS_LPAIF_IRQ_EN1__PRI_RD_DIFF_RATE___M 0x10000000
#define   LPASS_LPAIF_IRQ_EN1__PRI_RD_DIFF_RATE___S              28
#define   LPASS_LPAIF_IRQ_EN1__FRM_REF___M       0x08000000
#define   LPASS_LPAIF_IRQ_EN1__FRM_REF___S                    27
#define   LPASS_LPAIF_IRQ_EN1__ERR_WRDMA_CH3___M 0x04000000
#define   LPASS_LPAIF_IRQ_EN1__ERR_WRDMA_CH3___S              26
#define   LPASS_LPAIF_IRQ_EN1__OVR_WRDMA_CH3___M 0x02000000
#define   LPASS_LPAIF_IRQ_EN1__OVR_WRDMA_CH3___S              25
#define   LPASS_LPAIF_IRQ_EN1__PER_WRDMA_CH3___M 0x01000000
#define   LPASS_LPAIF_IRQ_EN1__PER_WRDMA_CH3___S              24
#define   LPASS_LPAIF_IRQ_EN1__ERR_WRDMA_CH2___M 0x00800000
#define   LPASS_LPAIF_IRQ_EN1__ERR_WRDMA_CH2___S              23
#define   LPASS_LPAIF_IRQ_EN1__OVR_WRDMA_CH2___M 0x00400000
#define   LPASS_LPAIF_IRQ_EN1__OVR_WRDMA_CH2___S              22
#define   LPASS_LPAIF_IRQ_EN1__PER_WRDMA_CH2___M 0x00200000
#define   LPASS_LPAIF_IRQ_EN1__PER_WRDMA_CH2___S              21
#define   LPASS_LPAIF_IRQ_EN1__ERR_WRDMA_CH1___M 0x00100000
#define   LPASS_LPAIF_IRQ_EN1__ERR_WRDMA_CH1___S              20
#define   LPASS_LPAIF_IRQ_EN1__OVR_WRDMA_CH1___M 0x00080000
#define   LPASS_LPAIF_IRQ_EN1__OVR_WRDMA_CH1___S              19
#define   LPASS_LPAIF_IRQ_EN1__PER_WRDMA_CH1___M 0x00040000
#define   LPASS_LPAIF_IRQ_EN1__PER_WRDMA_CH1___S              18
#define   LPASS_LPAIF_IRQ_EN1__ERR_WRDMA_CH0___M 0x00020000
#define   LPASS_LPAIF_IRQ_EN1__ERR_WRDMA_CH0___S              17
#define   LPASS_LPAIF_IRQ_EN1__OVR_WRDMA_CH0___M 0x00010000
#define   LPASS_LPAIF_IRQ_EN1__OVR_WRDMA_CH0___S              16
#define   LPASS_LPAIF_IRQ_EN1__PER_WRDMA_CH0___M 0x00008000
#define   LPASS_LPAIF_IRQ_EN1__PER_WRDMA_CH0___S              15
#define   LPASS_LPAIF_IRQ_EN1__ERR_RDDMA_CH4___M 0x00004000
#define   LPASS_LPAIF_IRQ_EN1__ERR_RDDMA_CH4___S              14
#define   LPASS_LPAIF_IRQ_EN1__UNDR_RDDMA_CH4___M 0x00002000
#define   LPASS_LPAIF_IRQ_EN1__UNDR_RDDMA_CH4___S              13
#define   LPASS_LPAIF_IRQ_EN1__PER_RDDMA_CH4___M 0x00001000
#define   LPASS_LPAIF_IRQ_EN1__PER_RDDMA_CH4___S              12
#define   LPASS_LPAIF_IRQ_EN1__ERR_RDDMA_CH3___M 0x00000800
#define   LPASS_LPAIF_IRQ_EN1__ERR_RDDMA_CH3___S              11
#define   LPASS_LPAIF_IRQ_EN1__UNDR_RDDMA_CH3___M 0x00000400
#define   LPASS_LPAIF_IRQ_EN1__UNDR_RDDMA_CH3___S              10
#define   LPASS_LPAIF_IRQ_EN1__PER_RDDMA_CH3___M 0x00000200
#define   LPASS_LPAIF_IRQ_EN1__PER_RDDMA_CH3___S               9
#define   LPASS_LPAIF_IRQ_EN1__ERR_RDDMA_CH2___M 0x00000100
#define   LPASS_LPAIF_IRQ_EN1__ERR_RDDMA_CH2___S               8
#define   LPASS_LPAIF_IRQ_EN1__UNDR_RDDMA_CH2___M 0x00000080
#define   LPASS_LPAIF_IRQ_EN1__UNDR_RDDMA_CH2___S               7
#define   LPASS_LPAIF_IRQ_EN1__PER_RDDMA_CH2___M 0x00000040
#define   LPASS_LPAIF_IRQ_EN1__PER_RDDMA_CH2___S               6
#define   LPASS_LPAIF_IRQ_EN1__ERR_RDDMA_CH1___M 0x00000020
#define   LPASS_LPAIF_IRQ_EN1__ERR_RDDMA_CH1___S               5
#define   LPASS_LPAIF_IRQ_EN1__UNDR_RDDMA_CH1___M 0x00000010
#define   LPASS_LPAIF_IRQ_EN1__UNDR_RDDMA_CH1___S               4
#define   LPASS_LPAIF_IRQ_EN1__PER_RDDMA_CH1___M 0x00000008
#define   LPASS_LPAIF_IRQ_EN1__PER_RDDMA_CH1___S               3
#define   LPASS_LPAIF_IRQ_EN1__ERR_RDDMA_CH0___M 0x00000004
#define   LPASS_LPAIF_IRQ_EN1__ERR_RDDMA_CH0___S               2
#define   LPASS_LPAIF_IRQ_EN1__UNDR_RDDMA_CH0___M 0x00000002
#define   LPASS_LPAIF_IRQ_EN1__UNDR_RDDMA_CH0___S               1
#define   LPASS_LPAIF_IRQ_EN1__PER_RDDMA_CH0___M 0x00000001
#define   LPASS_LPAIF_IRQ_EN1__PER_RDDMA_CH0___S               0
#define LPASS_LPAIF_IRQ_EN2                       (0x62E8C000)
#define   LPASS_LPAIF_IRQ_EN2___RWC                 QCSR_REG_RW
#define   LPASS_LPAIF_IRQ_EN2__SEC_RD_NO_RATE___M 0x80000000
#define   LPASS_LPAIF_IRQ_EN2__SEC_RD_NO_RATE___S              31
#define   LPASS_LPAIF_IRQ_EN2__SEC_RD_DIFF_RATE___M 0x40000000
#define   LPASS_LPAIF_IRQ_EN2__SEC_RD_DIFF_RATE___S              30
#define   LPASS_LPAIF_IRQ_EN2__PRI_RD_NO_RATE___M 0x20000000
#define   LPASS_LPAIF_IRQ_EN2__PRI_RD_NO_RATE___S              29
#define   LPASS_LPAIF_IRQ_EN2__PRI_RD_DIFF_RATE___M 0x10000000
#define   LPASS_LPAIF_IRQ_EN2__PRI_RD_DIFF_RATE___S              28
#define   LPASS_LPAIF_IRQ_EN2__FRM_REF___M       0x08000000
#define   LPASS_LPAIF_IRQ_EN2__FRM_REF___S                    27
#define   LPASS_LPAIF_IRQ_EN2__ERR_WRDMA_CH3___M 0x04000000
#define   LPASS_LPAIF_IRQ_EN2__ERR_WRDMA_CH3___S              26
#define   LPASS_LPAIF_IRQ_EN2__OVR_WRDMA_CH3___M 0x02000000
#define   LPASS_LPAIF_IRQ_EN2__OVR_WRDMA_CH3___S              25
#define   LPASS_LPAIF_IRQ_EN2__PER_WRDMA_CH3___M 0x01000000
#define   LPASS_LPAIF_IRQ_EN2__PER_WRDMA_CH3___S              24
#define   LPASS_LPAIF_IRQ_EN2__ERR_WRDMA_CH2___M 0x00800000
#define   LPASS_LPAIF_IRQ_EN2__ERR_WRDMA_CH2___S              23
#define   LPASS_LPAIF_IRQ_EN2__OVR_WRDMA_CH2___M 0x00400000
#define   LPASS_LPAIF_IRQ_EN2__OVR_WRDMA_CH2___S              22
#define   LPASS_LPAIF_IRQ_EN2__PER_WRDMA_CH2___M 0x00200000
#define   LPASS_LPAIF_IRQ_EN2__PER_WRDMA_CH2___S              21
#define   LPASS_LPAIF_IRQ_EN2__ERR_WRDMA_CH1___M 0x00100000
#define   LPASS_LPAIF_IRQ_EN2__ERR_WRDMA_CH1___S              20
#define   LPASS_LPAIF_IRQ_EN2__OVR_WRDMA_CH1___M 0x00080000
#define   LPASS_LPAIF_IRQ_EN2__OVR_WRDMA_CH1___S              19
#define   LPASS_LPAIF_IRQ_EN2__PER_WRDMA_CH1___M 0x00040000
#define   LPASS_LPAIF_IRQ_EN2__PER_WRDMA_CH1___S              18
#define   LPASS_LPAIF_IRQ_EN2__ERR_WRDMA_CH0___M 0x00020000
#define   LPASS_LPAIF_IRQ_EN2__ERR_WRDMA_CH0___S              17
#define   LPASS_LPAIF_IRQ_EN2__OVR_WRDMA_CH0___M 0x00010000
#define   LPASS_LPAIF_IRQ_EN2__OVR_WRDMA_CH0___S              16
#define   LPASS_LPAIF_IRQ_EN2__PER_WRDMA_CH0___M 0x00008000
#define   LPASS_LPAIF_IRQ_EN2__PER_WRDMA_CH0___S              15
#define   LPASS_LPAIF_IRQ_EN2__ERR_RDDMA_CH4___M 0x00004000
#define   LPASS_LPAIF_IRQ_EN2__ERR_RDDMA_CH4___S              14
#define   LPASS_LPAIF_IRQ_EN2__UNDR_RDDMA_CH4___M 0x00002000
#define   LPASS_LPAIF_IRQ_EN2__UNDR_RDDMA_CH4___S              13
#define   LPASS_LPAIF_IRQ_EN2__PER_RDDMA_CH4___M 0x00001000
#define   LPASS_LPAIF_IRQ_EN2__PER_RDDMA_CH4___S              12
#define   LPASS_LPAIF_IRQ_EN2__ERR_RDDMA_CH3___M 0x00000800
#define   LPASS_LPAIF_IRQ_EN2__ERR_RDDMA_CH3___S              11
#define   LPASS_LPAIF_IRQ_EN2__UNDR_RDDMA_CH3___M 0x00000400
#define   LPASS_LPAIF_IRQ_EN2__UNDR_RDDMA_CH3___S              10
#define   LPASS_LPAIF_IRQ_EN2__PER_RDDMA_CH3___M 0x00000200
#define   LPASS_LPAIF_IRQ_EN2__PER_RDDMA_CH3___S               9
#define   LPASS_LPAIF_IRQ_EN2__ERR_RDDMA_CH2___M 0x00000100
#define   LPASS_LPAIF_IRQ_EN2__ERR_RDDMA_CH2___S               8
#define   LPASS_LPAIF_IRQ_EN2__UNDR_RDDMA_CH2___M 0x00000080
#define   LPASS_LPAIF_IRQ_EN2__UNDR_RDDMA_CH2___S               7
#define   LPASS_LPAIF_IRQ_EN2__PER_RDDMA_CH2___M 0x00000040
#define   LPASS_LPAIF_IRQ_EN2__PER_RDDMA_CH2___S               6
#define   LPASS_LPAIF_IRQ_EN2__ERR_RDDMA_CH1___M 0x00000020
#define   LPASS_LPAIF_IRQ_EN2__ERR_RDDMA_CH1___S               5
#define   LPASS_LPAIF_IRQ_EN2__UNDR_RDDMA_CH1___M 0x00000010
#define   LPASS_LPAIF_IRQ_EN2__UNDR_RDDMA_CH1___S               4
#define   LPASS_LPAIF_IRQ_EN2__PER_RDDMA_CH1___M 0x00000008
#define   LPASS_LPAIF_IRQ_EN2__PER_RDDMA_CH1___S               3
#define   LPASS_LPAIF_IRQ_EN2__ERR_RDDMA_CH0___M 0x00000004
#define   LPASS_LPAIF_IRQ_EN2__ERR_RDDMA_CH0___S               2
#define   LPASS_LPAIF_IRQ_EN2__UNDR_RDDMA_CH0___M 0x00000002
#define   LPASS_LPAIF_IRQ_EN2__UNDR_RDDMA_CH0___S               1
#define   LPASS_LPAIF_IRQ_EN2__PER_RDDMA_CH0___M 0x00000001
#define   LPASS_LPAIF_IRQ_EN2__PER_RDDMA_CH0___S               0
#define LPASS_LPAIF_IRQ_STATa(a)         (0x62E8A004+0x1000*(a))
#define   LPASS_LPAIF_IRQ_STATa_aMIN 0
#define   LPASS_LPAIF_IRQ_STATa_aMAX 2
#define   LPASS_LPAIF_IRQ_STATa_ELEM 3
#define   LPASS_LPAIF_IRQ_STATa___RWC               QCSR_REG_RO
#define   LPASS_LPAIF_IRQ_STATa___POR            0x00000000
#define   LPASS_LPAIF_IRQ_STATa__SEC_RD_NO_RATE___POR 0x0
#define   LPASS_LPAIF_IRQ_STATa__SEC_RD_DIFF_RATE___POR 0x0
#define   LPASS_LPAIF_IRQ_STATa__PRI_RD_NO_RATE___POR 0x0
#define   LPASS_LPAIF_IRQ_STATa__PRI_RD_DIFF_RATE___POR 0x0
#define   LPASS_LPAIF_IRQ_STATa__FRM_REF___POR   0x0
#define   LPASS_LPAIF_IRQ_STATa__ERR_WRDMA_CH3___POR 0x0
#define   LPASS_LPAIF_IRQ_STATa__OVR_WRDMA_CH3___POR 0x0
#define   LPASS_LPAIF_IRQ_STATa__PER_WRDMA_CH3___POR 0x0
#define   LPASS_LPAIF_IRQ_STATa__ERR_WRDMA_CH2___POR 0x0
#define   LPASS_LPAIF_IRQ_STATa__OVR_WRDMA_CH2___POR 0x0
#define   LPASS_LPAIF_IRQ_STATa__PER_WRDMA_CH2___POR 0x0
#define   LPASS_LPAIF_IRQ_STATa__ERR_WRDMA_CH1___POR 0x0
#define   LPASS_LPAIF_IRQ_STATa__OVR_WRDMA_CH1___POR 0x0
#define   LPASS_LPAIF_IRQ_STATa__PER_WRDMA_CH1___POR 0x0
#define   LPASS_LPAIF_IRQ_STATa__ERR_WRDMA_CH0___POR 0x0
#define   LPASS_LPAIF_IRQ_STATa__OVR_WRDMA_CH0___POR 0x0
#define   LPASS_LPAIF_IRQ_STATa__PER_WRDMA_CH0___POR 0x0
#define   LPASS_LPAIF_IRQ_STATa__ERR_RDDMA_CH4___POR 0x0
#define   LPASS_LPAIF_IRQ_STATa__UNDR_RDDMA_CH4___POR 0x0
#define   LPASS_LPAIF_IRQ_STATa__PER_RDDMA_CH4___POR 0x0
#define   LPASS_LPAIF_IRQ_STATa__ERR_RDDMA_CH3___POR 0x0
#define   LPASS_LPAIF_IRQ_STATa__UNDR_RDDMA_CH3___POR 0x0
#define   LPASS_LPAIF_IRQ_STATa__PER_RDDMA_CH3___POR 0x0
#define   LPASS_LPAIF_IRQ_STATa__ERR_RDDMA_CH2___POR 0x0
#define   LPASS_LPAIF_IRQ_STATa__UNDR_RDDMA_CH2___POR 0x0
#define   LPASS_LPAIF_IRQ_STATa__PER_RDDMA_CH2___POR 0x0
#define   LPASS_LPAIF_IRQ_STATa__ERR_RDDMA_CH1___POR 0x0
#define   LPASS_LPAIF_IRQ_STATa__UNDR_RDDMA_CH1___POR 0x0
#define   LPASS_LPAIF_IRQ_STATa__PER_RDDMA_CH1___POR 0x0
#define   LPASS_LPAIF_IRQ_STATa__ERR_RDDMA_CH0___POR 0x0
#define   LPASS_LPAIF_IRQ_STATa__UNDR_RDDMA_CH0___POR 0x0
#define   LPASS_LPAIF_IRQ_STATa__PER_RDDMA_CH0___POR 0x0
#define   LPASS_LPAIF_IRQ_STATa__SEC_RD_NO_RATE___M 0x80000000
#define   LPASS_LPAIF_IRQ_STATa__SEC_RD_NO_RATE___S              31
#define   LPASS_LPAIF_IRQ_STATa__SEC_RD_DIFF_RATE___M 0x40000000
#define   LPASS_LPAIF_IRQ_STATa__SEC_RD_DIFF_RATE___S              30
#define   LPASS_LPAIF_IRQ_STATa__PRI_RD_NO_RATE___M 0x20000000
#define   LPASS_LPAIF_IRQ_STATa__PRI_RD_NO_RATE___S              29
#define   LPASS_LPAIF_IRQ_STATa__PRI_RD_DIFF_RATE___M 0x10000000
#define   LPASS_LPAIF_IRQ_STATa__PRI_RD_DIFF_RATE___S              28
#define   LPASS_LPAIF_IRQ_STATa__FRM_REF___M     0x08000000
#define   LPASS_LPAIF_IRQ_STATa__FRM_REF___S                  27
#define   LPASS_LPAIF_IRQ_STATa__ERR_WRDMA_CH3___M 0x04000000
#define   LPASS_LPAIF_IRQ_STATa__ERR_WRDMA_CH3___S              26
#define   LPASS_LPAIF_IRQ_STATa__OVR_WRDMA_CH3___M 0x02000000
#define   LPASS_LPAIF_IRQ_STATa__OVR_WRDMA_CH3___S              25
#define   LPASS_LPAIF_IRQ_STATa__PER_WRDMA_CH3___M 0x01000000
#define   LPASS_LPAIF_IRQ_STATa__PER_WRDMA_CH3___S              24
#define   LPASS_LPAIF_IRQ_STATa__ERR_WRDMA_CH2___M 0x00800000
#define   LPASS_LPAIF_IRQ_STATa__ERR_WRDMA_CH2___S              23
#define   LPASS_LPAIF_IRQ_STATa__OVR_WRDMA_CH2___M 0x00400000
#define   LPASS_LPAIF_IRQ_STATa__OVR_WRDMA_CH2___S              22
#define   LPASS_LPAIF_IRQ_STATa__PER_WRDMA_CH2___M 0x00200000
#define   LPASS_LPAIF_IRQ_STATa__PER_WRDMA_CH2___S              21
#define   LPASS_LPAIF_IRQ_STATa__ERR_WRDMA_CH1___M 0x00100000
#define   LPASS_LPAIF_IRQ_STATa__ERR_WRDMA_CH1___S              20
#define   LPASS_LPAIF_IRQ_STATa__OVR_WRDMA_CH1___M 0x00080000
#define   LPASS_LPAIF_IRQ_STATa__OVR_WRDMA_CH1___S              19
#define   LPASS_LPAIF_IRQ_STATa__PER_WRDMA_CH1___M 0x00040000
#define   LPASS_LPAIF_IRQ_STATa__PER_WRDMA_CH1___S              18
#define   LPASS_LPAIF_IRQ_STATa__ERR_WRDMA_CH0___M 0x00020000
#define   LPASS_LPAIF_IRQ_STATa__ERR_WRDMA_CH0___S              17
#define   LPASS_LPAIF_IRQ_STATa__OVR_WRDMA_CH0___M 0x00010000
#define   LPASS_LPAIF_IRQ_STATa__OVR_WRDMA_CH0___S              16
#define   LPASS_LPAIF_IRQ_STATa__PER_WRDMA_CH0___M 0x00008000
#define   LPASS_LPAIF_IRQ_STATa__PER_WRDMA_CH0___S              15
#define   LPASS_LPAIF_IRQ_STATa__ERR_RDDMA_CH4___M 0x00004000
#define   LPASS_LPAIF_IRQ_STATa__ERR_RDDMA_CH4___S              14
#define   LPASS_LPAIF_IRQ_STATa__UNDR_RDDMA_CH4___M 0x00002000
#define   LPASS_LPAIF_IRQ_STATa__UNDR_RDDMA_CH4___S              13
#define   LPASS_LPAIF_IRQ_STATa__PER_RDDMA_CH4___M 0x00001000
#define   LPASS_LPAIF_IRQ_STATa__PER_RDDMA_CH4___S              12
#define   LPASS_LPAIF_IRQ_STATa__ERR_RDDMA_CH3___M 0x00000800
#define   LPASS_LPAIF_IRQ_STATa__ERR_RDDMA_CH3___S              11
#define   LPASS_LPAIF_IRQ_STATa__UNDR_RDDMA_CH3___M 0x00000400
#define   LPASS_LPAIF_IRQ_STATa__UNDR_RDDMA_CH3___S              10
#define   LPASS_LPAIF_IRQ_STATa__PER_RDDMA_CH3___M 0x00000200
#define   LPASS_LPAIF_IRQ_STATa__PER_RDDMA_CH3___S               9
#define   LPASS_LPAIF_IRQ_STATa__ERR_RDDMA_CH2___M 0x00000100
#define   LPASS_LPAIF_IRQ_STATa__ERR_RDDMA_CH2___S               8
#define   LPASS_LPAIF_IRQ_STATa__UNDR_RDDMA_CH2___M 0x00000080
#define   LPASS_LPAIF_IRQ_STATa__UNDR_RDDMA_CH2___S               7
#define   LPASS_LPAIF_IRQ_STATa__PER_RDDMA_CH2___M 0x00000040
#define   LPASS_LPAIF_IRQ_STATa__PER_RDDMA_CH2___S               6
#define   LPASS_LPAIF_IRQ_STATa__ERR_RDDMA_CH1___M 0x00000020
#define   LPASS_LPAIF_IRQ_STATa__ERR_RDDMA_CH1___S               5
#define   LPASS_LPAIF_IRQ_STATa__UNDR_RDDMA_CH1___M 0x00000010
#define   LPASS_LPAIF_IRQ_STATa__UNDR_RDDMA_CH1___S               4
#define   LPASS_LPAIF_IRQ_STATa__PER_RDDMA_CH1___M 0x00000008
#define   LPASS_LPAIF_IRQ_STATa__PER_RDDMA_CH1___S               3
#define   LPASS_LPAIF_IRQ_STATa__ERR_RDDMA_CH0___M 0x00000004
#define   LPASS_LPAIF_IRQ_STATa__ERR_RDDMA_CH0___S               2
#define   LPASS_LPAIF_IRQ_STATa__UNDR_RDDMA_CH0___M 0x00000002
#define   LPASS_LPAIF_IRQ_STATa__UNDR_RDDMA_CH0___S               1
#define   LPASS_LPAIF_IRQ_STATa__PER_RDDMA_CH0___M 0x00000001
#define   LPASS_LPAIF_IRQ_STATa__PER_RDDMA_CH0___S               0
#define   LPASS_LPAIF_IRQ_STATa___M              0xFFFFFFFF
#define   LPASS_LPAIF_IRQ_STATa___S                            0
#define LPASS_LPAIF_IRQ_STAT0                     (0x62E8A004)
#define   LPASS_LPAIF_IRQ_STAT0___RWC               QCSR_REG_RO
#define   LPASS_LPAIF_IRQ_STAT0__SEC_RD_NO_RATE___M 0x80000000
#define   LPASS_LPAIF_IRQ_STAT0__SEC_RD_NO_RATE___S              31
#define   LPASS_LPAIF_IRQ_STAT0__SEC_RD_DIFF_RATE___M 0x40000000
#define   LPASS_LPAIF_IRQ_STAT0__SEC_RD_DIFF_RATE___S              30
#define   LPASS_LPAIF_IRQ_STAT0__PRI_RD_NO_RATE___M 0x20000000
#define   LPASS_LPAIF_IRQ_STAT0__PRI_RD_NO_RATE___S              29
#define   LPASS_LPAIF_IRQ_STAT0__PRI_RD_DIFF_RATE___M 0x10000000
#define   LPASS_LPAIF_IRQ_STAT0__PRI_RD_DIFF_RATE___S              28
#define   LPASS_LPAIF_IRQ_STAT0__FRM_REF___M     0x08000000
#define   LPASS_LPAIF_IRQ_STAT0__FRM_REF___S                  27
#define   LPASS_LPAIF_IRQ_STAT0__ERR_WRDMA_CH3___M 0x04000000
#define   LPASS_LPAIF_IRQ_STAT0__ERR_WRDMA_CH3___S              26
#define   LPASS_LPAIF_IRQ_STAT0__OVR_WRDMA_CH3___M 0x02000000
#define   LPASS_LPAIF_IRQ_STAT0__OVR_WRDMA_CH3___S              25
#define   LPASS_LPAIF_IRQ_STAT0__PER_WRDMA_CH3___M 0x01000000
#define   LPASS_LPAIF_IRQ_STAT0__PER_WRDMA_CH3___S              24
#define   LPASS_LPAIF_IRQ_STAT0__ERR_WRDMA_CH2___M 0x00800000
#define   LPASS_LPAIF_IRQ_STAT0__ERR_WRDMA_CH2___S              23
#define   LPASS_LPAIF_IRQ_STAT0__OVR_WRDMA_CH2___M 0x00400000
#define   LPASS_LPAIF_IRQ_STAT0__OVR_WRDMA_CH2___S              22
#define   LPASS_LPAIF_IRQ_STAT0__PER_WRDMA_CH2___M 0x00200000
#define   LPASS_LPAIF_IRQ_STAT0__PER_WRDMA_CH2___S              21
#define   LPASS_LPAIF_IRQ_STAT0__ERR_WRDMA_CH1___M 0x00100000
#define   LPASS_LPAIF_IRQ_STAT0__ERR_WRDMA_CH1___S              20
#define   LPASS_LPAIF_IRQ_STAT0__OVR_WRDMA_CH1___M 0x00080000
#define   LPASS_LPAIF_IRQ_STAT0__OVR_WRDMA_CH1___S              19
#define   LPASS_LPAIF_IRQ_STAT0__PER_WRDMA_CH1___M 0x00040000
#define   LPASS_LPAIF_IRQ_STAT0__PER_WRDMA_CH1___S              18
#define   LPASS_LPAIF_IRQ_STAT0__ERR_WRDMA_CH0___M 0x00020000
#define   LPASS_LPAIF_IRQ_STAT0__ERR_WRDMA_CH0___S              17
#define   LPASS_LPAIF_IRQ_STAT0__OVR_WRDMA_CH0___M 0x00010000
#define   LPASS_LPAIF_IRQ_STAT0__OVR_WRDMA_CH0___S              16
#define   LPASS_LPAIF_IRQ_STAT0__PER_WRDMA_CH0___M 0x00008000
#define   LPASS_LPAIF_IRQ_STAT0__PER_WRDMA_CH0___S              15
#define   LPASS_LPAIF_IRQ_STAT0__ERR_RDDMA_CH4___M 0x00004000
#define   LPASS_LPAIF_IRQ_STAT0__ERR_RDDMA_CH4___S              14
#define   LPASS_LPAIF_IRQ_STAT0__UNDR_RDDMA_CH4___M 0x00002000
#define   LPASS_LPAIF_IRQ_STAT0__UNDR_RDDMA_CH4___S              13
#define   LPASS_LPAIF_IRQ_STAT0__PER_RDDMA_CH4___M 0x00001000
#define   LPASS_LPAIF_IRQ_STAT0__PER_RDDMA_CH4___S              12
#define   LPASS_LPAIF_IRQ_STAT0__ERR_RDDMA_CH3___M 0x00000800
#define   LPASS_LPAIF_IRQ_STAT0__ERR_RDDMA_CH3___S              11
#define   LPASS_LPAIF_IRQ_STAT0__UNDR_RDDMA_CH3___M 0x00000400
#define   LPASS_LPAIF_IRQ_STAT0__UNDR_RDDMA_CH3___S              10
#define   LPASS_LPAIF_IRQ_STAT0__PER_RDDMA_CH3___M 0x00000200
#define   LPASS_LPAIF_IRQ_STAT0__PER_RDDMA_CH3___S               9
#define   LPASS_LPAIF_IRQ_STAT0__ERR_RDDMA_CH2___M 0x00000100
#define   LPASS_LPAIF_IRQ_STAT0__ERR_RDDMA_CH2___S               8
#define   LPASS_LPAIF_IRQ_STAT0__UNDR_RDDMA_CH2___M 0x00000080
#define   LPASS_LPAIF_IRQ_STAT0__UNDR_RDDMA_CH2___S               7
#define   LPASS_LPAIF_IRQ_STAT0__PER_RDDMA_CH2___M 0x00000040
#define   LPASS_LPAIF_IRQ_STAT0__PER_RDDMA_CH2___S               6
#define   LPASS_LPAIF_IRQ_STAT0__ERR_RDDMA_CH1___M 0x00000020
#define   LPASS_LPAIF_IRQ_STAT0__ERR_RDDMA_CH1___S               5
#define   LPASS_LPAIF_IRQ_STAT0__UNDR_RDDMA_CH1___M 0x00000010
#define   LPASS_LPAIF_IRQ_STAT0__UNDR_RDDMA_CH1___S               4
#define   LPASS_LPAIF_IRQ_STAT0__PER_RDDMA_CH1___M 0x00000008
#define   LPASS_LPAIF_IRQ_STAT0__PER_RDDMA_CH1___S               3
#define   LPASS_LPAIF_IRQ_STAT0__ERR_RDDMA_CH0___M 0x00000004
#define   LPASS_LPAIF_IRQ_STAT0__ERR_RDDMA_CH0___S               2
#define   LPASS_LPAIF_IRQ_STAT0__UNDR_RDDMA_CH0___M 0x00000002
#define   LPASS_LPAIF_IRQ_STAT0__UNDR_RDDMA_CH0___S               1
#define   LPASS_LPAIF_IRQ_STAT0__PER_RDDMA_CH0___M 0x00000001
#define   LPASS_LPAIF_IRQ_STAT0__PER_RDDMA_CH0___S               0
#define LPASS_LPAIF_IRQ_STAT1                     (0x62E8B004)
#define   LPASS_LPAIF_IRQ_STAT1___RWC               QCSR_REG_RO
#define   LPASS_LPAIF_IRQ_STAT1__SEC_RD_NO_RATE___M 0x80000000
#define   LPASS_LPAIF_IRQ_STAT1__SEC_RD_NO_RATE___S              31
#define   LPASS_LPAIF_IRQ_STAT1__SEC_RD_DIFF_RATE___M 0x40000000
#define   LPASS_LPAIF_IRQ_STAT1__SEC_RD_DIFF_RATE___S              30
#define   LPASS_LPAIF_IRQ_STAT1__PRI_RD_NO_RATE___M 0x20000000
#define   LPASS_LPAIF_IRQ_STAT1__PRI_RD_NO_RATE___S              29
#define   LPASS_LPAIF_IRQ_STAT1__PRI_RD_DIFF_RATE___M 0x10000000
#define   LPASS_LPAIF_IRQ_STAT1__PRI_RD_DIFF_RATE___S              28
#define   LPASS_LPAIF_IRQ_STAT1__FRM_REF___M     0x08000000
#define   LPASS_LPAIF_IRQ_STAT1__FRM_REF___S                  27
#define   LPASS_LPAIF_IRQ_STAT1__ERR_WRDMA_CH3___M 0x04000000
#define   LPASS_LPAIF_IRQ_STAT1__ERR_WRDMA_CH3___S              26
#define   LPASS_LPAIF_IRQ_STAT1__OVR_WRDMA_CH3___M 0x02000000
#define   LPASS_LPAIF_IRQ_STAT1__OVR_WRDMA_CH3___S              25
#define   LPASS_LPAIF_IRQ_STAT1__PER_WRDMA_CH3___M 0x01000000
#define   LPASS_LPAIF_IRQ_STAT1__PER_WRDMA_CH3___S              24
#define   LPASS_LPAIF_IRQ_STAT1__ERR_WRDMA_CH2___M 0x00800000
#define   LPASS_LPAIF_IRQ_STAT1__ERR_WRDMA_CH2___S              23
#define   LPASS_LPAIF_IRQ_STAT1__OVR_WRDMA_CH2___M 0x00400000
#define   LPASS_LPAIF_IRQ_STAT1__OVR_WRDMA_CH2___S              22
#define   LPASS_LPAIF_IRQ_STAT1__PER_WRDMA_CH2___M 0x00200000
#define   LPASS_LPAIF_IRQ_STAT1__PER_WRDMA_CH2___S              21
#define   LPASS_LPAIF_IRQ_STAT1__ERR_WRDMA_CH1___M 0x00100000
#define   LPASS_LPAIF_IRQ_STAT1__ERR_WRDMA_CH1___S              20
#define   LPASS_LPAIF_IRQ_STAT1__OVR_WRDMA_CH1___M 0x00080000
#define   LPASS_LPAIF_IRQ_STAT1__OVR_WRDMA_CH1___S              19
#define   LPASS_LPAIF_IRQ_STAT1__PER_WRDMA_CH1___M 0x00040000
#define   LPASS_LPAIF_IRQ_STAT1__PER_WRDMA_CH1___S              18
#define   LPASS_LPAIF_IRQ_STAT1__ERR_WRDMA_CH0___M 0x00020000
#define   LPASS_LPAIF_IRQ_STAT1__ERR_WRDMA_CH0___S              17
#define   LPASS_LPAIF_IRQ_STAT1__OVR_WRDMA_CH0___M 0x00010000
#define   LPASS_LPAIF_IRQ_STAT1__OVR_WRDMA_CH0___S              16
#define   LPASS_LPAIF_IRQ_STAT1__PER_WRDMA_CH0___M 0x00008000
#define   LPASS_LPAIF_IRQ_STAT1__PER_WRDMA_CH0___S              15
#define   LPASS_LPAIF_IRQ_STAT1__ERR_RDDMA_CH4___M 0x00004000
#define   LPASS_LPAIF_IRQ_STAT1__ERR_RDDMA_CH4___S              14
#define   LPASS_LPAIF_IRQ_STAT1__UNDR_RDDMA_CH4___M 0x00002000
#define   LPASS_LPAIF_IRQ_STAT1__UNDR_RDDMA_CH4___S              13
#define   LPASS_LPAIF_IRQ_STAT1__PER_RDDMA_CH4___M 0x00001000
#define   LPASS_LPAIF_IRQ_STAT1__PER_RDDMA_CH4___S              12
#define   LPASS_LPAIF_IRQ_STAT1__ERR_RDDMA_CH3___M 0x00000800
#define   LPASS_LPAIF_IRQ_STAT1__ERR_RDDMA_CH3___S              11
#define   LPASS_LPAIF_IRQ_STAT1__UNDR_RDDMA_CH3___M 0x00000400
#define   LPASS_LPAIF_IRQ_STAT1__UNDR_RDDMA_CH3___S              10
#define   LPASS_LPAIF_IRQ_STAT1__PER_RDDMA_CH3___M 0x00000200
#define   LPASS_LPAIF_IRQ_STAT1__PER_RDDMA_CH3___S               9
#define   LPASS_LPAIF_IRQ_STAT1__ERR_RDDMA_CH2___M 0x00000100
#define   LPASS_LPAIF_IRQ_STAT1__ERR_RDDMA_CH2___S               8
#define   LPASS_LPAIF_IRQ_STAT1__UNDR_RDDMA_CH2___M 0x00000080
#define   LPASS_LPAIF_IRQ_STAT1__UNDR_RDDMA_CH2___S               7
#define   LPASS_LPAIF_IRQ_STAT1__PER_RDDMA_CH2___M 0x00000040
#define   LPASS_LPAIF_IRQ_STAT1__PER_RDDMA_CH2___S               6
#define   LPASS_LPAIF_IRQ_STAT1__ERR_RDDMA_CH1___M 0x00000020
#define   LPASS_LPAIF_IRQ_STAT1__ERR_RDDMA_CH1___S               5
#define   LPASS_LPAIF_IRQ_STAT1__UNDR_RDDMA_CH1___M 0x00000010
#define   LPASS_LPAIF_IRQ_STAT1__UNDR_RDDMA_CH1___S               4
#define   LPASS_LPAIF_IRQ_STAT1__PER_RDDMA_CH1___M 0x00000008
#define   LPASS_LPAIF_IRQ_STAT1__PER_RDDMA_CH1___S               3
#define   LPASS_LPAIF_IRQ_STAT1__ERR_RDDMA_CH0___M 0x00000004
#define   LPASS_LPAIF_IRQ_STAT1__ERR_RDDMA_CH0___S               2
#define   LPASS_LPAIF_IRQ_STAT1__UNDR_RDDMA_CH0___M 0x00000002
#define   LPASS_LPAIF_IRQ_STAT1__UNDR_RDDMA_CH0___S               1
#define   LPASS_LPAIF_IRQ_STAT1__PER_RDDMA_CH0___M 0x00000001
#define   LPASS_LPAIF_IRQ_STAT1__PER_RDDMA_CH0___S               0
#define LPASS_LPAIF_IRQ_STAT2                     (0x62E8C004)
#define   LPASS_LPAIF_IRQ_STAT2___RWC               QCSR_REG_RO
#define   LPASS_LPAIF_IRQ_STAT2__SEC_RD_NO_RATE___M 0x80000000
#define   LPASS_LPAIF_IRQ_STAT2__SEC_RD_NO_RATE___S              31
#define   LPASS_LPAIF_IRQ_STAT2__SEC_RD_DIFF_RATE___M 0x40000000
#define   LPASS_LPAIF_IRQ_STAT2__SEC_RD_DIFF_RATE___S              30
#define   LPASS_LPAIF_IRQ_STAT2__PRI_RD_NO_RATE___M 0x20000000
#define   LPASS_LPAIF_IRQ_STAT2__PRI_RD_NO_RATE___S              29
#define   LPASS_LPAIF_IRQ_STAT2__PRI_RD_DIFF_RATE___M 0x10000000
#define   LPASS_LPAIF_IRQ_STAT2__PRI_RD_DIFF_RATE___S              28
#define   LPASS_LPAIF_IRQ_STAT2__FRM_REF___M     0x08000000
#define   LPASS_LPAIF_IRQ_STAT2__FRM_REF___S                  27
#define   LPASS_LPAIF_IRQ_STAT2__ERR_WRDMA_CH3___M 0x04000000
#define   LPASS_LPAIF_IRQ_STAT2__ERR_WRDMA_CH3___S              26
#define   LPASS_LPAIF_IRQ_STAT2__OVR_WRDMA_CH3___M 0x02000000
#define   LPASS_LPAIF_IRQ_STAT2__OVR_WRDMA_CH3___S              25
#define   LPASS_LPAIF_IRQ_STAT2__PER_WRDMA_CH3___M 0x01000000
#define   LPASS_LPAIF_IRQ_STAT2__PER_WRDMA_CH3___S              24
#define   LPASS_LPAIF_IRQ_STAT2__ERR_WRDMA_CH2___M 0x00800000
#define   LPASS_LPAIF_IRQ_STAT2__ERR_WRDMA_CH2___S              23
#define   LPASS_LPAIF_IRQ_STAT2__OVR_WRDMA_CH2___M 0x00400000
#define   LPASS_LPAIF_IRQ_STAT2__OVR_WRDMA_CH2___S              22
#define   LPASS_LPAIF_IRQ_STAT2__PER_WRDMA_CH2___M 0x00200000
#define   LPASS_LPAIF_IRQ_STAT2__PER_WRDMA_CH2___S              21
#define   LPASS_LPAIF_IRQ_STAT2__ERR_WRDMA_CH1___M 0x00100000
#define   LPASS_LPAIF_IRQ_STAT2__ERR_WRDMA_CH1___S              20
#define   LPASS_LPAIF_IRQ_STAT2__OVR_WRDMA_CH1___M 0x00080000
#define   LPASS_LPAIF_IRQ_STAT2__OVR_WRDMA_CH1___S              19
#define   LPASS_LPAIF_IRQ_STAT2__PER_WRDMA_CH1___M 0x00040000
#define   LPASS_LPAIF_IRQ_STAT2__PER_WRDMA_CH1___S              18
#define   LPASS_LPAIF_IRQ_STAT2__ERR_WRDMA_CH0___M 0x00020000
#define   LPASS_LPAIF_IRQ_STAT2__ERR_WRDMA_CH0___S              17
#define   LPASS_LPAIF_IRQ_STAT2__OVR_WRDMA_CH0___M 0x00010000
#define   LPASS_LPAIF_IRQ_STAT2__OVR_WRDMA_CH0___S              16
#define   LPASS_LPAIF_IRQ_STAT2__PER_WRDMA_CH0___M 0x00008000
#define   LPASS_LPAIF_IRQ_STAT2__PER_WRDMA_CH0___S              15
#define   LPASS_LPAIF_IRQ_STAT2__ERR_RDDMA_CH4___M 0x00004000
#define   LPASS_LPAIF_IRQ_STAT2__ERR_RDDMA_CH4___S              14
#define   LPASS_LPAIF_IRQ_STAT2__UNDR_RDDMA_CH4___M 0x00002000
#define   LPASS_LPAIF_IRQ_STAT2__UNDR_RDDMA_CH4___S              13
#define   LPASS_LPAIF_IRQ_STAT2__PER_RDDMA_CH4___M 0x00001000
#define   LPASS_LPAIF_IRQ_STAT2__PER_RDDMA_CH4___S              12
#define   LPASS_LPAIF_IRQ_STAT2__ERR_RDDMA_CH3___M 0x00000800
#define   LPASS_LPAIF_IRQ_STAT2__ERR_RDDMA_CH3___S              11
#define   LPASS_LPAIF_IRQ_STAT2__UNDR_RDDMA_CH3___M 0x00000400
#define   LPASS_LPAIF_IRQ_STAT2__UNDR_RDDMA_CH3___S              10
#define   LPASS_LPAIF_IRQ_STAT2__PER_RDDMA_CH3___M 0x00000200
#define   LPASS_LPAIF_IRQ_STAT2__PER_RDDMA_CH3___S               9
#define   LPASS_LPAIF_IRQ_STAT2__ERR_RDDMA_CH2___M 0x00000100
#define   LPASS_LPAIF_IRQ_STAT2__ERR_RDDMA_CH2___S               8
#define   LPASS_LPAIF_IRQ_STAT2__UNDR_RDDMA_CH2___M 0x00000080
#define   LPASS_LPAIF_IRQ_STAT2__UNDR_RDDMA_CH2___S               7
#define   LPASS_LPAIF_IRQ_STAT2__PER_RDDMA_CH2___M 0x00000040
#define   LPASS_LPAIF_IRQ_STAT2__PER_RDDMA_CH2___S               6
#define   LPASS_LPAIF_IRQ_STAT2__ERR_RDDMA_CH1___M 0x00000020
#define   LPASS_LPAIF_IRQ_STAT2__ERR_RDDMA_CH1___S               5
#define   LPASS_LPAIF_IRQ_STAT2__UNDR_RDDMA_CH1___M 0x00000010
#define   LPASS_LPAIF_IRQ_STAT2__UNDR_RDDMA_CH1___S               4
#define   LPASS_LPAIF_IRQ_STAT2__PER_RDDMA_CH1___M 0x00000008
#define   LPASS_LPAIF_IRQ_STAT2__PER_RDDMA_CH1___S               3
#define   LPASS_LPAIF_IRQ_STAT2__ERR_RDDMA_CH0___M 0x00000004
#define   LPASS_LPAIF_IRQ_STAT2__ERR_RDDMA_CH0___S               2
#define   LPASS_LPAIF_IRQ_STAT2__UNDR_RDDMA_CH0___M 0x00000002
#define   LPASS_LPAIF_IRQ_STAT2__UNDR_RDDMA_CH0___S               1
#define   LPASS_LPAIF_IRQ_STAT2__PER_RDDMA_CH0___M 0x00000001
#define   LPASS_LPAIF_IRQ_STAT2__PER_RDDMA_CH0___S               0
#define LPASS_LPAIF_IRQ_RAW_STATa(a)     (0x62E8A008+0x1000*(a))
#define   LPASS_LPAIF_IRQ_RAW_STATa_aMIN 0
#define   LPASS_LPAIF_IRQ_RAW_STATa_aMAX 2
#define   LPASS_LPAIF_IRQ_RAW_STATa_ELEM 3
#define   LPASS_LPAIF_IRQ_RAW_STATa___RWC           QCSR_REG_RO
#define   LPASS_LPAIF_IRQ_RAW_STATa___POR        0x00000000
#define   LPASS_LPAIF_IRQ_RAW_STATa__SEC_RD_NO_RATE___POR 0x0
#define   LPASS_LPAIF_IRQ_RAW_STATa__SEC_RD_DIFF_RATE___POR 0x0
#define   LPASS_LPAIF_IRQ_RAW_STATa__PRI_RD_NO_RATE___POR 0x0
#define   LPASS_LPAIF_IRQ_RAW_STATa__PRI_RD_DIFF_RATE___POR 0x0
#define   LPASS_LPAIF_IRQ_RAW_STATa__FRM_REF___POR 0x0
#define   LPASS_LPAIF_IRQ_RAW_STATa__ERR_WRDMA_CH3___POR 0x0
#define   LPASS_LPAIF_IRQ_RAW_STATa__OVR_WRDMA_CH3___POR 0x0
#define   LPASS_LPAIF_IRQ_RAW_STATa__PER_WRDMA_CH3___POR 0x0
#define   LPASS_LPAIF_IRQ_RAW_STATa__ERR_WRDMA_CH2___POR 0x0
#define   LPASS_LPAIF_IRQ_RAW_STATa__OVR_WRDMA_CH2___POR 0x0
#define   LPASS_LPAIF_IRQ_RAW_STATa__PER_WRDMA_CH2___POR 0x0
#define   LPASS_LPAIF_IRQ_RAW_STATa__ERR_WRDMA_CH1___POR 0x0
#define   LPASS_LPAIF_IRQ_RAW_STATa__OVR_WRDMA_CH1___POR 0x0
#define   LPASS_LPAIF_IRQ_RAW_STATa__PER_WRDMA_CH1___POR 0x0
#define   LPASS_LPAIF_IRQ_RAW_STATa__ERR_WRDMA_CH0___POR 0x0
#define   LPASS_LPAIF_IRQ_RAW_STATa__OVR_WRDMA_CH0___POR 0x0
#define   LPASS_LPAIF_IRQ_RAW_STATa__PER_WRDMA_CH0___POR 0x0
#define   LPASS_LPAIF_IRQ_RAW_STATa__ERR_RDDMA_CH4___POR 0x0
#define   LPASS_LPAIF_IRQ_RAW_STATa__UNDR_RDDMA_CH4___POR 0x0
#define   LPASS_LPAIF_IRQ_RAW_STATa__PER_RDDMA_CH4___POR 0x0
#define   LPASS_LPAIF_IRQ_RAW_STATa__ERR_RDDMA_CH3___POR 0x0
#define   LPASS_LPAIF_IRQ_RAW_STATa__UNDR_RDDMA_CH3___POR 0x0
#define   LPASS_LPAIF_IRQ_RAW_STATa__PER_RDDMA_CH3___POR 0x0
#define   LPASS_LPAIF_IRQ_RAW_STATa__ERR_RDDMA_CH2___POR 0x0
#define   LPASS_LPAIF_IRQ_RAW_STATa__UNDR_RDDMA_CH2___POR 0x0
#define   LPASS_LPAIF_IRQ_RAW_STATa__PER_RDDMA_CH2___POR 0x0
#define   LPASS_LPAIF_IRQ_RAW_STATa__ERR_RDDMA_CH1___POR 0x0
#define   LPASS_LPAIF_IRQ_RAW_STATa__UNDR_RDDMA_CH1___POR 0x0
#define   LPASS_LPAIF_IRQ_RAW_STATa__PER_RDDMA_CH1___POR 0x0
#define   LPASS_LPAIF_IRQ_RAW_STATa__ERR_RDDMA_CH0___POR 0x0
#define   LPASS_LPAIF_IRQ_RAW_STATa__UNDR_RDDMA_CH0___POR 0x0
#define   LPASS_LPAIF_IRQ_RAW_STATa__PER_RDDMA_CH0___POR 0x0
#define   LPASS_LPAIF_IRQ_RAW_STATa__SEC_RD_NO_RATE___M 0x80000000
#define   LPASS_LPAIF_IRQ_RAW_STATa__SEC_RD_NO_RATE___S              31
#define   LPASS_LPAIF_IRQ_RAW_STATa__SEC_RD_DIFF_RATE___M 0x40000000
#define   LPASS_LPAIF_IRQ_RAW_STATa__SEC_RD_DIFF_RATE___S              30
#define   LPASS_LPAIF_IRQ_RAW_STATa__PRI_RD_NO_RATE___M 0x20000000
#define   LPASS_LPAIF_IRQ_RAW_STATa__PRI_RD_NO_RATE___S              29
#define   LPASS_LPAIF_IRQ_RAW_STATa__PRI_RD_DIFF_RATE___M 0x10000000
#define   LPASS_LPAIF_IRQ_RAW_STATa__PRI_RD_DIFF_RATE___S              28
#define   LPASS_LPAIF_IRQ_RAW_STATa__FRM_REF___M 0x08000000
#define   LPASS_LPAIF_IRQ_RAW_STATa__FRM_REF___S              27
#define   LPASS_LPAIF_IRQ_RAW_STATa__ERR_WRDMA_CH3___M 0x04000000
#define   LPASS_LPAIF_IRQ_RAW_STATa__ERR_WRDMA_CH3___S              26
#define   LPASS_LPAIF_IRQ_RAW_STATa__OVR_WRDMA_CH3___M 0x02000000
#define   LPASS_LPAIF_IRQ_RAW_STATa__OVR_WRDMA_CH3___S              25
#define   LPASS_LPAIF_IRQ_RAW_STATa__PER_WRDMA_CH3___M 0x01000000
#define   LPASS_LPAIF_IRQ_RAW_STATa__PER_WRDMA_CH3___S              24
#define   LPASS_LPAIF_IRQ_RAW_STATa__ERR_WRDMA_CH2___M 0x00800000
#define   LPASS_LPAIF_IRQ_RAW_STATa__ERR_WRDMA_CH2___S              23
#define   LPASS_LPAIF_IRQ_RAW_STATa__OVR_WRDMA_CH2___M 0x00400000
#define   LPASS_LPAIF_IRQ_RAW_STATa__OVR_WRDMA_CH2___S              22
#define   LPASS_LPAIF_IRQ_RAW_STATa__PER_WRDMA_CH2___M 0x00200000
#define   LPASS_LPAIF_IRQ_RAW_STATa__PER_WRDMA_CH2___S              21
#define   LPASS_LPAIF_IRQ_RAW_STATa__ERR_WRDMA_CH1___M 0x00100000
#define   LPASS_LPAIF_IRQ_RAW_STATa__ERR_WRDMA_CH1___S              20
#define   LPASS_LPAIF_IRQ_RAW_STATa__OVR_WRDMA_CH1___M 0x00080000
#define   LPASS_LPAIF_IRQ_RAW_STATa__OVR_WRDMA_CH1___S              19
#define   LPASS_LPAIF_IRQ_RAW_STATa__PER_WRDMA_CH1___M 0x00040000
#define   LPASS_LPAIF_IRQ_RAW_STATa__PER_WRDMA_CH1___S              18
#define   LPASS_LPAIF_IRQ_RAW_STATa__ERR_WRDMA_CH0___M 0x00020000
#define   LPASS_LPAIF_IRQ_RAW_STATa__ERR_WRDMA_CH0___S              17
#define   LPASS_LPAIF_IRQ_RAW_STATa__OVR_WRDMA_CH0___M 0x00010000
#define   LPASS_LPAIF_IRQ_RAW_STATa__OVR_WRDMA_CH0___S              16
#define   LPASS_LPAIF_IRQ_RAW_STATa__PER_WRDMA_CH0___M 0x00008000
#define   LPASS_LPAIF_IRQ_RAW_STATa__PER_WRDMA_CH0___S              15
#define   LPASS_LPAIF_IRQ_RAW_STATa__ERR_RDDMA_CH4___M 0x00004000
#define   LPASS_LPAIF_IRQ_RAW_STATa__ERR_RDDMA_CH4___S              14
#define   LPASS_LPAIF_IRQ_RAW_STATa__UNDR_RDDMA_CH4___M 0x00002000
#define   LPASS_LPAIF_IRQ_RAW_STATa__UNDR_RDDMA_CH4___S              13
#define   LPASS_LPAIF_IRQ_RAW_STATa__PER_RDDMA_CH4___M 0x00001000
#define   LPASS_LPAIF_IRQ_RAW_STATa__PER_RDDMA_CH4___S              12
#define   LPASS_LPAIF_IRQ_RAW_STATa__ERR_RDDMA_CH3___M 0x00000800
#define   LPASS_LPAIF_IRQ_RAW_STATa__ERR_RDDMA_CH3___S              11
#define   LPASS_LPAIF_IRQ_RAW_STATa__UNDR_RDDMA_CH3___M 0x00000400
#define   LPASS_LPAIF_IRQ_RAW_STATa__UNDR_RDDMA_CH3___S              10
#define   LPASS_LPAIF_IRQ_RAW_STATa__PER_RDDMA_CH3___M 0x00000200
#define   LPASS_LPAIF_IRQ_RAW_STATa__PER_RDDMA_CH3___S               9
#define   LPASS_LPAIF_IRQ_RAW_STATa__ERR_RDDMA_CH2___M 0x00000100
#define   LPASS_LPAIF_IRQ_RAW_STATa__ERR_RDDMA_CH2___S               8
#define   LPASS_LPAIF_IRQ_RAW_STATa__UNDR_RDDMA_CH2___M 0x00000080
#define   LPASS_LPAIF_IRQ_RAW_STATa__UNDR_RDDMA_CH2___S               7
#define   LPASS_LPAIF_IRQ_RAW_STATa__PER_RDDMA_CH2___M 0x00000040
#define   LPASS_LPAIF_IRQ_RAW_STATa__PER_RDDMA_CH2___S               6
#define   LPASS_LPAIF_IRQ_RAW_STATa__ERR_RDDMA_CH1___M 0x00000020
#define   LPASS_LPAIF_IRQ_RAW_STATa__ERR_RDDMA_CH1___S               5
#define   LPASS_LPAIF_IRQ_RAW_STATa__UNDR_RDDMA_CH1___M 0x00000010
#define   LPASS_LPAIF_IRQ_RAW_STATa__UNDR_RDDMA_CH1___S               4
#define   LPASS_LPAIF_IRQ_RAW_STATa__PER_RDDMA_CH1___M 0x00000008
#define   LPASS_LPAIF_IRQ_RAW_STATa__PER_RDDMA_CH1___S               3
#define   LPASS_LPAIF_IRQ_RAW_STATa__ERR_RDDMA_CH0___M 0x00000004
#define   LPASS_LPAIF_IRQ_RAW_STATa__ERR_RDDMA_CH0___S               2
#define   LPASS_LPAIF_IRQ_RAW_STATa__UNDR_RDDMA_CH0___M 0x00000002
#define   LPASS_LPAIF_IRQ_RAW_STATa__UNDR_RDDMA_CH0___S               1
#define   LPASS_LPAIF_IRQ_RAW_STATa__PER_RDDMA_CH0___M 0x00000001
#define   LPASS_LPAIF_IRQ_RAW_STATa__PER_RDDMA_CH0___S               0
#define   LPASS_LPAIF_IRQ_RAW_STATa___M          0xFFFFFFFF
#define   LPASS_LPAIF_IRQ_RAW_STATa___S                        0
#define LPASS_LPAIF_IRQ_RAW_STAT0                 (0x62E8A008)
#define   LPASS_LPAIF_IRQ_RAW_STAT0___RWC           QCSR_REG_RO
#define   LPASS_LPAIF_IRQ_RAW_STAT0__SEC_RD_NO_RATE___M 0x80000000
#define   LPASS_LPAIF_IRQ_RAW_STAT0__SEC_RD_NO_RATE___S              31
#define   LPASS_LPAIF_IRQ_RAW_STAT0__SEC_RD_DIFF_RATE___M 0x40000000
#define   LPASS_LPAIF_IRQ_RAW_STAT0__SEC_RD_DIFF_RATE___S              30
#define   LPASS_LPAIF_IRQ_RAW_STAT0__PRI_RD_NO_RATE___M 0x20000000
#define   LPASS_LPAIF_IRQ_RAW_STAT0__PRI_RD_NO_RATE___S              29
#define   LPASS_LPAIF_IRQ_RAW_STAT0__PRI_RD_DIFF_RATE___M 0x10000000
#define   LPASS_LPAIF_IRQ_RAW_STAT0__PRI_RD_DIFF_RATE___S              28
#define   LPASS_LPAIF_IRQ_RAW_STAT0__FRM_REF___M 0x08000000
#define   LPASS_LPAIF_IRQ_RAW_STAT0__FRM_REF___S              27
#define   LPASS_LPAIF_IRQ_RAW_STAT0__ERR_WRDMA_CH3___M 0x04000000
#define   LPASS_LPAIF_IRQ_RAW_STAT0__ERR_WRDMA_CH3___S              26
#define   LPASS_LPAIF_IRQ_RAW_STAT0__OVR_WRDMA_CH3___M 0x02000000
#define   LPASS_LPAIF_IRQ_RAW_STAT0__OVR_WRDMA_CH3___S              25
#define   LPASS_LPAIF_IRQ_RAW_STAT0__PER_WRDMA_CH3___M 0x01000000
#define   LPASS_LPAIF_IRQ_RAW_STAT0__PER_WRDMA_CH3___S              24
#define   LPASS_LPAIF_IRQ_RAW_STAT0__ERR_WRDMA_CH2___M 0x00800000
#define   LPASS_LPAIF_IRQ_RAW_STAT0__ERR_WRDMA_CH2___S              23
#define   LPASS_LPAIF_IRQ_RAW_STAT0__OVR_WRDMA_CH2___M 0x00400000
#define   LPASS_LPAIF_IRQ_RAW_STAT0__OVR_WRDMA_CH2___S              22
#define   LPASS_LPAIF_IRQ_RAW_STAT0__PER_WRDMA_CH2___M 0x00200000
#define   LPASS_LPAIF_IRQ_RAW_STAT0__PER_WRDMA_CH2___S              21
#define   LPASS_LPAIF_IRQ_RAW_STAT0__ERR_WRDMA_CH1___M 0x00100000
#define   LPASS_LPAIF_IRQ_RAW_STAT0__ERR_WRDMA_CH1___S              20
#define   LPASS_LPAIF_IRQ_RAW_STAT0__OVR_WRDMA_CH1___M 0x00080000
#define   LPASS_LPAIF_IRQ_RAW_STAT0__OVR_WRDMA_CH1___S              19
#define   LPASS_LPAIF_IRQ_RAW_STAT0__PER_WRDMA_CH1___M 0x00040000
#define   LPASS_LPAIF_IRQ_RAW_STAT0__PER_WRDMA_CH1___S              18
#define   LPASS_LPAIF_IRQ_RAW_STAT0__ERR_WRDMA_CH0___M 0x00020000
#define   LPASS_LPAIF_IRQ_RAW_STAT0__ERR_WRDMA_CH0___S              17
#define   LPASS_LPAIF_IRQ_RAW_STAT0__OVR_WRDMA_CH0___M 0x00010000
#define   LPASS_LPAIF_IRQ_RAW_STAT0__OVR_WRDMA_CH0___S              16
#define   LPASS_LPAIF_IRQ_RAW_STAT0__PER_WRDMA_CH0___M 0x00008000
#define   LPASS_LPAIF_IRQ_RAW_STAT0__PER_WRDMA_CH0___S              15
#define   LPASS_LPAIF_IRQ_RAW_STAT0__ERR_RDDMA_CH4___M 0x00004000
#define   LPASS_LPAIF_IRQ_RAW_STAT0__ERR_RDDMA_CH4___S              14
#define   LPASS_LPAIF_IRQ_RAW_STAT0__UNDR_RDDMA_CH4___M 0x00002000
#define   LPASS_LPAIF_IRQ_RAW_STAT0__UNDR_RDDMA_CH4___S              13
#define   LPASS_LPAIF_IRQ_RAW_STAT0__PER_RDDMA_CH4___M 0x00001000
#define   LPASS_LPAIF_IRQ_RAW_STAT0__PER_RDDMA_CH4___S              12
#define   LPASS_LPAIF_IRQ_RAW_STAT0__ERR_RDDMA_CH3___M 0x00000800
#define   LPASS_LPAIF_IRQ_RAW_STAT0__ERR_RDDMA_CH3___S              11
#define   LPASS_LPAIF_IRQ_RAW_STAT0__UNDR_RDDMA_CH3___M 0x00000400
#define   LPASS_LPAIF_IRQ_RAW_STAT0__UNDR_RDDMA_CH3___S              10
#define   LPASS_LPAIF_IRQ_RAW_STAT0__PER_RDDMA_CH3___M 0x00000200
#define   LPASS_LPAIF_IRQ_RAW_STAT0__PER_RDDMA_CH3___S               9
#define   LPASS_LPAIF_IRQ_RAW_STAT0__ERR_RDDMA_CH2___M 0x00000100
#define   LPASS_LPAIF_IRQ_RAW_STAT0__ERR_RDDMA_CH2___S               8
#define   LPASS_LPAIF_IRQ_RAW_STAT0__UNDR_RDDMA_CH2___M 0x00000080
#define   LPASS_LPAIF_IRQ_RAW_STAT0__UNDR_RDDMA_CH2___S               7
#define   LPASS_LPAIF_IRQ_RAW_STAT0__PER_RDDMA_CH2___M 0x00000040
#define   LPASS_LPAIF_IRQ_RAW_STAT0__PER_RDDMA_CH2___S               6
#define   LPASS_LPAIF_IRQ_RAW_STAT0__ERR_RDDMA_CH1___M 0x00000020
#define   LPASS_LPAIF_IRQ_RAW_STAT0__ERR_RDDMA_CH1___S               5
#define   LPASS_LPAIF_IRQ_RAW_STAT0__UNDR_RDDMA_CH1___M 0x00000010
#define   LPASS_LPAIF_IRQ_RAW_STAT0__UNDR_RDDMA_CH1___S               4
#define   LPASS_LPAIF_IRQ_RAW_STAT0__PER_RDDMA_CH1___M 0x00000008
#define   LPASS_LPAIF_IRQ_RAW_STAT0__PER_RDDMA_CH1___S               3
#define   LPASS_LPAIF_IRQ_RAW_STAT0__ERR_RDDMA_CH0___M 0x00000004
#define   LPASS_LPAIF_IRQ_RAW_STAT0__ERR_RDDMA_CH0___S               2
#define   LPASS_LPAIF_IRQ_RAW_STAT0__UNDR_RDDMA_CH0___M 0x00000002
#define   LPASS_LPAIF_IRQ_RAW_STAT0__UNDR_RDDMA_CH0___S               1
#define   LPASS_LPAIF_IRQ_RAW_STAT0__PER_RDDMA_CH0___M 0x00000001
#define   LPASS_LPAIF_IRQ_RAW_STAT0__PER_RDDMA_CH0___S               0
#define LPASS_LPAIF_IRQ_RAW_STAT1                 (0x62E8B008)
#define   LPASS_LPAIF_IRQ_RAW_STAT1___RWC           QCSR_REG_RO
#define   LPASS_LPAIF_IRQ_RAW_STAT1__SEC_RD_NO_RATE___M 0x80000000
#define   LPASS_LPAIF_IRQ_RAW_STAT1__SEC_RD_NO_RATE___S              31
#define   LPASS_LPAIF_IRQ_RAW_STAT1__SEC_RD_DIFF_RATE___M 0x40000000
#define   LPASS_LPAIF_IRQ_RAW_STAT1__SEC_RD_DIFF_RATE___S              30
#define   LPASS_LPAIF_IRQ_RAW_STAT1__PRI_RD_NO_RATE___M 0x20000000
#define   LPASS_LPAIF_IRQ_RAW_STAT1__PRI_RD_NO_RATE___S              29
#define   LPASS_LPAIF_IRQ_RAW_STAT1__PRI_RD_DIFF_RATE___M 0x10000000
#define   LPASS_LPAIF_IRQ_RAW_STAT1__PRI_RD_DIFF_RATE___S              28
#define   LPASS_LPAIF_IRQ_RAW_STAT1__FRM_REF___M 0x08000000
#define   LPASS_LPAIF_IRQ_RAW_STAT1__FRM_REF___S              27
#define   LPASS_LPAIF_IRQ_RAW_STAT1__ERR_WRDMA_CH3___M 0x04000000
#define   LPASS_LPAIF_IRQ_RAW_STAT1__ERR_WRDMA_CH3___S              26
#define   LPASS_LPAIF_IRQ_RAW_STAT1__OVR_WRDMA_CH3___M 0x02000000
#define   LPASS_LPAIF_IRQ_RAW_STAT1__OVR_WRDMA_CH3___S              25
#define   LPASS_LPAIF_IRQ_RAW_STAT1__PER_WRDMA_CH3___M 0x01000000
#define   LPASS_LPAIF_IRQ_RAW_STAT1__PER_WRDMA_CH3___S              24
#define   LPASS_LPAIF_IRQ_RAW_STAT1__ERR_WRDMA_CH2___M 0x00800000
#define   LPASS_LPAIF_IRQ_RAW_STAT1__ERR_WRDMA_CH2___S              23
#define   LPASS_LPAIF_IRQ_RAW_STAT1__OVR_WRDMA_CH2___M 0x00400000
#define   LPASS_LPAIF_IRQ_RAW_STAT1__OVR_WRDMA_CH2___S              22
#define   LPASS_LPAIF_IRQ_RAW_STAT1__PER_WRDMA_CH2___M 0x00200000
#define   LPASS_LPAIF_IRQ_RAW_STAT1__PER_WRDMA_CH2___S              21
#define   LPASS_LPAIF_IRQ_RAW_STAT1__ERR_WRDMA_CH1___M 0x00100000
#define   LPASS_LPAIF_IRQ_RAW_STAT1__ERR_WRDMA_CH1___S              20
#define   LPASS_LPAIF_IRQ_RAW_STAT1__OVR_WRDMA_CH1___M 0x00080000
#define   LPASS_LPAIF_IRQ_RAW_STAT1__OVR_WRDMA_CH1___S              19
#define   LPASS_LPAIF_IRQ_RAW_STAT1__PER_WRDMA_CH1___M 0x00040000
#define   LPASS_LPAIF_IRQ_RAW_STAT1__PER_WRDMA_CH1___S              18
#define   LPASS_LPAIF_IRQ_RAW_STAT1__ERR_WRDMA_CH0___M 0x00020000
#define   LPASS_LPAIF_IRQ_RAW_STAT1__ERR_WRDMA_CH0___S              17
#define   LPASS_LPAIF_IRQ_RAW_STAT1__OVR_WRDMA_CH0___M 0x00010000
#define   LPASS_LPAIF_IRQ_RAW_STAT1__OVR_WRDMA_CH0___S              16
#define   LPASS_LPAIF_IRQ_RAW_STAT1__PER_WRDMA_CH0___M 0x00008000
#define   LPASS_LPAIF_IRQ_RAW_STAT1__PER_WRDMA_CH0___S              15
#define   LPASS_LPAIF_IRQ_RAW_STAT1__ERR_RDDMA_CH4___M 0x00004000
#define   LPASS_LPAIF_IRQ_RAW_STAT1__ERR_RDDMA_CH4___S              14
#define   LPASS_LPAIF_IRQ_RAW_STAT1__UNDR_RDDMA_CH4___M 0x00002000
#define   LPASS_LPAIF_IRQ_RAW_STAT1__UNDR_RDDMA_CH4___S              13
#define   LPASS_LPAIF_IRQ_RAW_STAT1__PER_RDDMA_CH4___M 0x00001000
#define   LPASS_LPAIF_IRQ_RAW_STAT1__PER_RDDMA_CH4___S              12
#define   LPASS_LPAIF_IRQ_RAW_STAT1__ERR_RDDMA_CH3___M 0x00000800
#define   LPASS_LPAIF_IRQ_RAW_STAT1__ERR_RDDMA_CH3___S              11
#define   LPASS_LPAIF_IRQ_RAW_STAT1__UNDR_RDDMA_CH3___M 0x00000400
#define   LPASS_LPAIF_IRQ_RAW_STAT1__UNDR_RDDMA_CH3___S              10
#define   LPASS_LPAIF_IRQ_RAW_STAT1__PER_RDDMA_CH3___M 0x00000200
#define   LPASS_LPAIF_IRQ_RAW_STAT1__PER_RDDMA_CH3___S               9
#define   LPASS_LPAIF_IRQ_RAW_STAT1__ERR_RDDMA_CH2___M 0x00000100
#define   LPASS_LPAIF_IRQ_RAW_STAT1__ERR_RDDMA_CH2___S               8
#define   LPASS_LPAIF_IRQ_RAW_STAT1__UNDR_RDDMA_CH2___M 0x00000080
#define   LPASS_LPAIF_IRQ_RAW_STAT1__UNDR_RDDMA_CH2___S               7
#define   LPASS_LPAIF_IRQ_RAW_STAT1__PER_RDDMA_CH2___M 0x00000040
#define   LPASS_LPAIF_IRQ_RAW_STAT1__PER_RDDMA_CH2___S               6
#define   LPASS_LPAIF_IRQ_RAW_STAT1__ERR_RDDMA_CH1___M 0x00000020
#define   LPASS_LPAIF_IRQ_RAW_STAT1__ERR_RDDMA_CH1___S               5
#define   LPASS_LPAIF_IRQ_RAW_STAT1__UNDR_RDDMA_CH1___M 0x00000010
#define   LPASS_LPAIF_IRQ_RAW_STAT1__UNDR_RDDMA_CH1___S               4
#define   LPASS_LPAIF_IRQ_RAW_STAT1__PER_RDDMA_CH1___M 0x00000008
#define   LPASS_LPAIF_IRQ_RAW_STAT1__PER_RDDMA_CH1___S               3
#define   LPASS_LPAIF_IRQ_RAW_STAT1__ERR_RDDMA_CH0___M 0x00000004
#define   LPASS_LPAIF_IRQ_RAW_STAT1__ERR_RDDMA_CH0___S               2
#define   LPASS_LPAIF_IRQ_RAW_STAT1__UNDR_RDDMA_CH0___M 0x00000002
#define   LPASS_LPAIF_IRQ_RAW_STAT1__UNDR_RDDMA_CH0___S               1
#define   LPASS_LPAIF_IRQ_RAW_STAT1__PER_RDDMA_CH0___M 0x00000001
#define   LPASS_LPAIF_IRQ_RAW_STAT1__PER_RDDMA_CH0___S               0
#define LPASS_LPAIF_IRQ_RAW_STAT2                 (0x62E8C008)
#define   LPASS_LPAIF_IRQ_RAW_STAT2___RWC           QCSR_REG_RO
#define   LPASS_LPAIF_IRQ_RAW_STAT2__SEC_RD_NO_RATE___M 0x80000000
#define   LPASS_LPAIF_IRQ_RAW_STAT2__SEC_RD_NO_RATE___S              31
#define   LPASS_LPAIF_IRQ_RAW_STAT2__SEC_RD_DIFF_RATE___M 0x40000000
#define   LPASS_LPAIF_IRQ_RAW_STAT2__SEC_RD_DIFF_RATE___S              30
#define   LPASS_LPAIF_IRQ_RAW_STAT2__PRI_RD_NO_RATE___M 0x20000000
#define   LPASS_LPAIF_IRQ_RAW_STAT2__PRI_RD_NO_RATE___S              29
#define   LPASS_LPAIF_IRQ_RAW_STAT2__PRI_RD_DIFF_RATE___M 0x10000000
#define   LPASS_LPAIF_IRQ_RAW_STAT2__PRI_RD_DIFF_RATE___S              28
#define   LPASS_LPAIF_IRQ_RAW_STAT2__FRM_REF___M 0x08000000
#define   LPASS_LPAIF_IRQ_RAW_STAT2__FRM_REF___S              27
#define   LPASS_LPAIF_IRQ_RAW_STAT2__ERR_WRDMA_CH3___M 0x04000000
#define   LPASS_LPAIF_IRQ_RAW_STAT2__ERR_WRDMA_CH3___S              26
#define   LPASS_LPAIF_IRQ_RAW_STAT2__OVR_WRDMA_CH3___M 0x02000000
#define   LPASS_LPAIF_IRQ_RAW_STAT2__OVR_WRDMA_CH3___S              25
#define   LPASS_LPAIF_IRQ_RAW_STAT2__PER_WRDMA_CH3___M 0x01000000
#define   LPASS_LPAIF_IRQ_RAW_STAT2__PER_WRDMA_CH3___S              24
#define   LPASS_LPAIF_IRQ_RAW_STAT2__ERR_WRDMA_CH2___M 0x00800000
#define   LPASS_LPAIF_IRQ_RAW_STAT2__ERR_WRDMA_CH2___S              23
#define   LPASS_LPAIF_IRQ_RAW_STAT2__OVR_WRDMA_CH2___M 0x00400000
#define   LPASS_LPAIF_IRQ_RAW_STAT2__OVR_WRDMA_CH2___S              22
#define   LPASS_LPAIF_IRQ_RAW_STAT2__PER_WRDMA_CH2___M 0x00200000
#define   LPASS_LPAIF_IRQ_RAW_STAT2__PER_WRDMA_CH2___S              21
#define   LPASS_LPAIF_IRQ_RAW_STAT2__ERR_WRDMA_CH1___M 0x00100000
#define   LPASS_LPAIF_IRQ_RAW_STAT2__ERR_WRDMA_CH1___S              20
#define   LPASS_LPAIF_IRQ_RAW_STAT2__OVR_WRDMA_CH1___M 0x00080000
#define   LPASS_LPAIF_IRQ_RAW_STAT2__OVR_WRDMA_CH1___S              19
#define   LPASS_LPAIF_IRQ_RAW_STAT2__PER_WRDMA_CH1___M 0x00040000
#define   LPASS_LPAIF_IRQ_RAW_STAT2__PER_WRDMA_CH1___S              18
#define   LPASS_LPAIF_IRQ_RAW_STAT2__ERR_WRDMA_CH0___M 0x00020000
#define   LPASS_LPAIF_IRQ_RAW_STAT2__ERR_WRDMA_CH0___S              17
#define   LPASS_LPAIF_IRQ_RAW_STAT2__OVR_WRDMA_CH0___M 0x00010000
#define   LPASS_LPAIF_IRQ_RAW_STAT2__OVR_WRDMA_CH0___S              16
#define   LPASS_LPAIF_IRQ_RAW_STAT2__PER_WRDMA_CH0___M 0x00008000
#define   LPASS_LPAIF_IRQ_RAW_STAT2__PER_WRDMA_CH0___S              15
#define   LPASS_LPAIF_IRQ_RAW_STAT2__ERR_RDDMA_CH4___M 0x00004000
#define   LPASS_LPAIF_IRQ_RAW_STAT2__ERR_RDDMA_CH4___S              14
#define   LPASS_LPAIF_IRQ_RAW_STAT2__UNDR_RDDMA_CH4___M 0x00002000
#define   LPASS_LPAIF_IRQ_RAW_STAT2__UNDR_RDDMA_CH4___S              13
#define   LPASS_LPAIF_IRQ_RAW_STAT2__PER_RDDMA_CH4___M 0x00001000
#define   LPASS_LPAIF_IRQ_RAW_STAT2__PER_RDDMA_CH4___S              12
#define   LPASS_LPAIF_IRQ_RAW_STAT2__ERR_RDDMA_CH3___M 0x00000800
#define   LPASS_LPAIF_IRQ_RAW_STAT2__ERR_RDDMA_CH3___S              11
#define   LPASS_LPAIF_IRQ_RAW_STAT2__UNDR_RDDMA_CH3___M 0x00000400
#define   LPASS_LPAIF_IRQ_RAW_STAT2__UNDR_RDDMA_CH3___S              10
#define   LPASS_LPAIF_IRQ_RAW_STAT2__PER_RDDMA_CH3___M 0x00000200
#define   LPASS_LPAIF_IRQ_RAW_STAT2__PER_RDDMA_CH3___S               9
#define   LPASS_LPAIF_IRQ_RAW_STAT2__ERR_RDDMA_CH2___M 0x00000100
#define   LPASS_LPAIF_IRQ_RAW_STAT2__ERR_RDDMA_CH2___S               8
#define   LPASS_LPAIF_IRQ_RAW_STAT2__UNDR_RDDMA_CH2___M 0x00000080
#define   LPASS_LPAIF_IRQ_RAW_STAT2__UNDR_RDDMA_CH2___S               7
#define   LPASS_LPAIF_IRQ_RAW_STAT2__PER_RDDMA_CH2___M 0x00000040
#define   LPASS_LPAIF_IRQ_RAW_STAT2__PER_RDDMA_CH2___S               6
#define   LPASS_LPAIF_IRQ_RAW_STAT2__ERR_RDDMA_CH1___M 0x00000020
#define   LPASS_LPAIF_IRQ_RAW_STAT2__ERR_RDDMA_CH1___S               5
#define   LPASS_LPAIF_IRQ_RAW_STAT2__UNDR_RDDMA_CH1___M 0x00000010
#define   LPASS_LPAIF_IRQ_RAW_STAT2__UNDR_RDDMA_CH1___S               4
#define   LPASS_LPAIF_IRQ_RAW_STAT2__PER_RDDMA_CH1___M 0x00000008
#define   LPASS_LPAIF_IRQ_RAW_STAT2__PER_RDDMA_CH1___S               3
#define   LPASS_LPAIF_IRQ_RAW_STAT2__ERR_RDDMA_CH0___M 0x00000004
#define   LPASS_LPAIF_IRQ_RAW_STAT2__ERR_RDDMA_CH0___S               2
#define   LPASS_LPAIF_IRQ_RAW_STAT2__UNDR_RDDMA_CH0___M 0x00000002
#define   LPASS_LPAIF_IRQ_RAW_STAT2__UNDR_RDDMA_CH0___S               1
#define   LPASS_LPAIF_IRQ_RAW_STAT2__PER_RDDMA_CH0___M 0x00000001
#define   LPASS_LPAIF_IRQ_RAW_STAT2__PER_RDDMA_CH0___S               0
#define LPASS_LPAIF_IRQ_CLEARa(a)        (0x62E8A00C+0x1000*(a))
#define   LPASS_LPAIF_IRQ_CLEARa_aMIN 0
#define   LPASS_LPAIF_IRQ_CLEARa_aMAX 2
#define   LPASS_LPAIF_IRQ_CLEARa_ELEM 3
#define   LPASS_LPAIF_IRQ_CLEARa___RWC              QCSR_REG_WO
#define   LPASS_LPAIF_IRQ_CLEARa___POR           0x00000000
#define   LPASS_LPAIF_IRQ_CLEARa__SEC_RD_NO_RATE___POR 0x0
#define   LPASS_LPAIF_IRQ_CLEARa__SEC_RD_DIFF_RATE___POR 0x0
#define   LPASS_LPAIF_IRQ_CLEARa__PRI_RD_NO_RATE___POR 0x0
#define   LPASS_LPAIF_IRQ_CLEARa__PRI_RD_DIFF_RATE___POR 0x0
#define   LPASS_LPAIF_IRQ_CLEARa__FRM_REF___POR  0x0
#define   LPASS_LPAIF_IRQ_CLEARa__ERR_WRDMA_CH3___POR 0x0
#define   LPASS_LPAIF_IRQ_CLEARa__OVR_WRDMA_CH3___POR 0x0
#define   LPASS_LPAIF_IRQ_CLEARa__PER_WRDMA_CH3___POR 0x0
#define   LPASS_LPAIF_IRQ_CLEARa__ERR_WRDMA_CH2___POR 0x0
#define   LPASS_LPAIF_IRQ_CLEARa__OVR_WRDMA_CH2___POR 0x0
#define   LPASS_LPAIF_IRQ_CLEARa__PER_WRDMA_CH2___POR 0x0
#define   LPASS_LPAIF_IRQ_CLEARa__ERR_WRDMA_CH1___POR 0x0
#define   LPASS_LPAIF_IRQ_CLEARa__OVR_WRDMA_CH1___POR 0x0
#define   LPASS_LPAIF_IRQ_CLEARa__PER_WRDMA_CH1___POR 0x0
#define   LPASS_LPAIF_IRQ_CLEARa__ERR_WRDMA_CH0___POR 0x0
#define   LPASS_LPAIF_IRQ_CLEARa__OVR_WRDMA_CH0___POR 0x0
#define   LPASS_LPAIF_IRQ_CLEARa__PER_WRDMA_CH0___POR 0x0
#define   LPASS_LPAIF_IRQ_CLEARa__ERR_RDDMA_CH4___POR 0x0
#define   LPASS_LPAIF_IRQ_CLEARa__UNDR_RDDMA_CH4___POR 0x0
#define   LPASS_LPAIF_IRQ_CLEARa__PER_RDDMA_CH4___POR 0x0
#define   LPASS_LPAIF_IRQ_CLEARa__ERR_RDDMA_CH3___POR 0x0
#define   LPASS_LPAIF_IRQ_CLEARa__UNDR_RDDMA_CH3___POR 0x0
#define   LPASS_LPAIF_IRQ_CLEARa__PER_RDDMA_CH3___POR 0x0
#define   LPASS_LPAIF_IRQ_CLEARa__ERR_RDDMA_CH2___POR 0x0
#define   LPASS_LPAIF_IRQ_CLEARa__UNDR_RDDMA_CH2___POR 0x0
#define   LPASS_LPAIF_IRQ_CLEARa__PER_RDDMA_CH2___POR 0x0
#define   LPASS_LPAIF_IRQ_CLEARa__ERR_RDDMA_CH1___POR 0x0
#define   LPASS_LPAIF_IRQ_CLEARa__UNDR_RDDMA_CH1___POR 0x0
#define   LPASS_LPAIF_IRQ_CLEARa__PER_RDDMA_CH1___POR 0x0
#define   LPASS_LPAIF_IRQ_CLEARa__ERR_RDDMA_CH0___POR 0x0
#define   LPASS_LPAIF_IRQ_CLEARa__UNDR_RDDMA_CH0___POR 0x0
#define   LPASS_LPAIF_IRQ_CLEARa__PER_RDDMA_CH0___POR 0x0
#define   LPASS_LPAIF_IRQ_CLEARa__SEC_RD_NO_RATE___M 0x80000000
#define   LPASS_LPAIF_IRQ_CLEARa__SEC_RD_NO_RATE___S              31
#define   LPASS_LPAIF_IRQ_CLEARa__SEC_RD_DIFF_RATE___M 0x40000000
#define   LPASS_LPAIF_IRQ_CLEARa__SEC_RD_DIFF_RATE___S              30
#define   LPASS_LPAIF_IRQ_CLEARa__PRI_RD_NO_RATE___M 0x20000000
#define   LPASS_LPAIF_IRQ_CLEARa__PRI_RD_NO_RATE___S              29
#define   LPASS_LPAIF_IRQ_CLEARa__PRI_RD_DIFF_RATE___M 0x10000000
#define   LPASS_LPAIF_IRQ_CLEARa__PRI_RD_DIFF_RATE___S              28
#define   LPASS_LPAIF_IRQ_CLEARa__FRM_REF___M    0x08000000
#define   LPASS_LPAIF_IRQ_CLEARa__FRM_REF___S                 27
#define   LPASS_LPAIF_IRQ_CLEARa__ERR_WRDMA_CH3___M 0x04000000
#define   LPASS_LPAIF_IRQ_CLEARa__ERR_WRDMA_CH3___S              26
#define   LPASS_LPAIF_IRQ_CLEARa__OVR_WRDMA_CH3___M 0x02000000
#define   LPASS_LPAIF_IRQ_CLEARa__OVR_WRDMA_CH3___S              25
#define   LPASS_LPAIF_IRQ_CLEARa__PER_WRDMA_CH3___M 0x01000000
#define   LPASS_LPAIF_IRQ_CLEARa__PER_WRDMA_CH3___S              24
#define   LPASS_LPAIF_IRQ_CLEARa__ERR_WRDMA_CH2___M 0x00800000
#define   LPASS_LPAIF_IRQ_CLEARa__ERR_WRDMA_CH2___S              23
#define   LPASS_LPAIF_IRQ_CLEARa__OVR_WRDMA_CH2___M 0x00400000
#define   LPASS_LPAIF_IRQ_CLEARa__OVR_WRDMA_CH2___S              22
#define   LPASS_LPAIF_IRQ_CLEARa__PER_WRDMA_CH2___M 0x00200000
#define   LPASS_LPAIF_IRQ_CLEARa__PER_WRDMA_CH2___S              21
#define   LPASS_LPAIF_IRQ_CLEARa__ERR_WRDMA_CH1___M 0x00100000
#define   LPASS_LPAIF_IRQ_CLEARa__ERR_WRDMA_CH1___S              20
#define   LPASS_LPAIF_IRQ_CLEARa__OVR_WRDMA_CH1___M 0x00080000
#define   LPASS_LPAIF_IRQ_CLEARa__OVR_WRDMA_CH1___S              19
#define   LPASS_LPAIF_IRQ_CLEARa__PER_WRDMA_CH1___M 0x00040000
#define   LPASS_LPAIF_IRQ_CLEARa__PER_WRDMA_CH1___S              18
#define   LPASS_LPAIF_IRQ_CLEARa__ERR_WRDMA_CH0___M 0x00020000
#define   LPASS_LPAIF_IRQ_CLEARa__ERR_WRDMA_CH0___S              17
#define   LPASS_LPAIF_IRQ_CLEARa__OVR_WRDMA_CH0___M 0x00010000
#define   LPASS_LPAIF_IRQ_CLEARa__OVR_WRDMA_CH0___S              16
#define   LPASS_LPAIF_IRQ_CLEARa__PER_WRDMA_CH0___M 0x00008000
#define   LPASS_LPAIF_IRQ_CLEARa__PER_WRDMA_CH0___S              15
#define   LPASS_LPAIF_IRQ_CLEARa__ERR_RDDMA_CH4___M 0x00004000
#define   LPASS_LPAIF_IRQ_CLEARa__ERR_RDDMA_CH4___S              14
#define   LPASS_LPAIF_IRQ_CLEARa__UNDR_RDDMA_CH4___M 0x00002000
#define   LPASS_LPAIF_IRQ_CLEARa__UNDR_RDDMA_CH4___S              13
#define   LPASS_LPAIF_IRQ_CLEARa__PER_RDDMA_CH4___M 0x00001000
#define   LPASS_LPAIF_IRQ_CLEARa__PER_RDDMA_CH4___S              12
#define   LPASS_LPAIF_IRQ_CLEARa__ERR_RDDMA_CH3___M 0x00000800
#define   LPASS_LPAIF_IRQ_CLEARa__ERR_RDDMA_CH3___S              11
#define   LPASS_LPAIF_IRQ_CLEARa__UNDR_RDDMA_CH3___M 0x00000400
#define   LPASS_LPAIF_IRQ_CLEARa__UNDR_RDDMA_CH3___S              10
#define   LPASS_LPAIF_IRQ_CLEARa__PER_RDDMA_CH3___M 0x00000200
#define   LPASS_LPAIF_IRQ_CLEARa__PER_RDDMA_CH3___S               9
#define   LPASS_LPAIF_IRQ_CLEARa__ERR_RDDMA_CH2___M 0x00000100
#define   LPASS_LPAIF_IRQ_CLEARa__ERR_RDDMA_CH2___S               8
#define   LPASS_LPAIF_IRQ_CLEARa__UNDR_RDDMA_CH2___M 0x00000080
#define   LPASS_LPAIF_IRQ_CLEARa__UNDR_RDDMA_CH2___S               7
#define   LPASS_LPAIF_IRQ_CLEARa__PER_RDDMA_CH2___M 0x00000040
#define   LPASS_LPAIF_IRQ_CLEARa__PER_RDDMA_CH2___S               6
#define   LPASS_LPAIF_IRQ_CLEARa__ERR_RDDMA_CH1___M 0x00000020
#define   LPASS_LPAIF_IRQ_CLEARa__ERR_RDDMA_CH1___S               5
#define   LPASS_LPAIF_IRQ_CLEARa__UNDR_RDDMA_CH1___M 0x00000010
#define   LPASS_LPAIF_IRQ_CLEARa__UNDR_RDDMA_CH1___S               4
#define   LPASS_LPAIF_IRQ_CLEARa__PER_RDDMA_CH1___M 0x00000008
#define   LPASS_LPAIF_IRQ_CLEARa__PER_RDDMA_CH1___S               3
#define   LPASS_LPAIF_IRQ_CLEARa__ERR_RDDMA_CH0___M 0x00000004
#define   LPASS_LPAIF_IRQ_CLEARa__ERR_RDDMA_CH0___S               2
#define   LPASS_LPAIF_IRQ_CLEARa__UNDR_RDDMA_CH0___M 0x00000002
#define   LPASS_LPAIF_IRQ_CLEARa__UNDR_RDDMA_CH0___S               1
#define   LPASS_LPAIF_IRQ_CLEARa__PER_RDDMA_CH0___M 0x00000001
#define   LPASS_LPAIF_IRQ_CLEARa__PER_RDDMA_CH0___S               0
#define   LPASS_LPAIF_IRQ_CLEARa___M             0xFFFFFFFF
#define   LPASS_LPAIF_IRQ_CLEARa___S                           0
#define LPASS_LPAIF_IRQ_CLEAR0                    (0x62E8A00C)
#define   LPASS_LPAIF_IRQ_CLEAR0___RWC              QCSR_REG_WO
#define   LPASS_LPAIF_IRQ_CLEAR0__SEC_RD_NO_RATE___M 0x80000000
#define   LPASS_LPAIF_IRQ_CLEAR0__SEC_RD_NO_RATE___S              31
#define   LPASS_LPAIF_IRQ_CLEAR0__SEC_RD_DIFF_RATE___M 0x40000000
#define   LPASS_LPAIF_IRQ_CLEAR0__SEC_RD_DIFF_RATE___S              30
#define   LPASS_LPAIF_IRQ_CLEAR0__PRI_RD_NO_RATE___M 0x20000000
#define   LPASS_LPAIF_IRQ_CLEAR0__PRI_RD_NO_RATE___S              29
#define   LPASS_LPAIF_IRQ_CLEAR0__PRI_RD_DIFF_RATE___M 0x10000000
#define   LPASS_LPAIF_IRQ_CLEAR0__PRI_RD_DIFF_RATE___S              28
#define   LPASS_LPAIF_IRQ_CLEAR0__FRM_REF___M    0x08000000
#define   LPASS_LPAIF_IRQ_CLEAR0__FRM_REF___S                 27
#define   LPASS_LPAIF_IRQ_CLEAR0__ERR_WRDMA_CH3___M 0x04000000
#define   LPASS_LPAIF_IRQ_CLEAR0__ERR_WRDMA_CH3___S              26
#define   LPASS_LPAIF_IRQ_CLEAR0__OVR_WRDMA_CH3___M 0x02000000
#define   LPASS_LPAIF_IRQ_CLEAR0__OVR_WRDMA_CH3___S              25
#define   LPASS_LPAIF_IRQ_CLEAR0__PER_WRDMA_CH3___M 0x01000000
#define   LPASS_LPAIF_IRQ_CLEAR0__PER_WRDMA_CH3___S              24
#define   LPASS_LPAIF_IRQ_CLEAR0__ERR_WRDMA_CH2___M 0x00800000
#define   LPASS_LPAIF_IRQ_CLEAR0__ERR_WRDMA_CH2___S              23
#define   LPASS_LPAIF_IRQ_CLEAR0__OVR_WRDMA_CH2___M 0x00400000
#define   LPASS_LPAIF_IRQ_CLEAR0__OVR_WRDMA_CH2___S              22
#define   LPASS_LPAIF_IRQ_CLEAR0__PER_WRDMA_CH2___M 0x00200000
#define   LPASS_LPAIF_IRQ_CLEAR0__PER_WRDMA_CH2___S              21
#define   LPASS_LPAIF_IRQ_CLEAR0__ERR_WRDMA_CH1___M 0x00100000
#define   LPASS_LPAIF_IRQ_CLEAR0__ERR_WRDMA_CH1___S              20
#define   LPASS_LPAIF_IRQ_CLEAR0__OVR_WRDMA_CH1___M 0x00080000
#define   LPASS_LPAIF_IRQ_CLEAR0__OVR_WRDMA_CH1___S              19
#define   LPASS_LPAIF_IRQ_CLEAR0__PER_WRDMA_CH1___M 0x00040000
#define   LPASS_LPAIF_IRQ_CLEAR0__PER_WRDMA_CH1___S              18
#define   LPASS_LPAIF_IRQ_CLEAR0__ERR_WRDMA_CH0___M 0x00020000
#define   LPASS_LPAIF_IRQ_CLEAR0__ERR_WRDMA_CH0___S              17
#define   LPASS_LPAIF_IRQ_CLEAR0__OVR_WRDMA_CH0___M 0x00010000
#define   LPASS_LPAIF_IRQ_CLEAR0__OVR_WRDMA_CH0___S              16
#define   LPASS_LPAIF_IRQ_CLEAR0__PER_WRDMA_CH0___M 0x00008000
#define   LPASS_LPAIF_IRQ_CLEAR0__PER_WRDMA_CH0___S              15
#define   LPASS_LPAIF_IRQ_CLEAR0__ERR_RDDMA_CH4___M 0x00004000
#define   LPASS_LPAIF_IRQ_CLEAR0__ERR_RDDMA_CH4___S              14
#define   LPASS_LPAIF_IRQ_CLEAR0__UNDR_RDDMA_CH4___M 0x00002000
#define   LPASS_LPAIF_IRQ_CLEAR0__UNDR_RDDMA_CH4___S              13
#define   LPASS_LPAIF_IRQ_CLEAR0__PER_RDDMA_CH4___M 0x00001000
#define   LPASS_LPAIF_IRQ_CLEAR0__PER_RDDMA_CH4___S              12
#define   LPASS_LPAIF_IRQ_CLEAR0__ERR_RDDMA_CH3___M 0x00000800
#define   LPASS_LPAIF_IRQ_CLEAR0__ERR_RDDMA_CH3___S              11
#define   LPASS_LPAIF_IRQ_CLEAR0__UNDR_RDDMA_CH3___M 0x00000400
#define   LPASS_LPAIF_IRQ_CLEAR0__UNDR_RDDMA_CH3___S              10
#define   LPASS_LPAIF_IRQ_CLEAR0__PER_RDDMA_CH3___M 0x00000200
#define   LPASS_LPAIF_IRQ_CLEAR0__PER_RDDMA_CH3___S               9
#define   LPASS_LPAIF_IRQ_CLEAR0__ERR_RDDMA_CH2___M 0x00000100
#define   LPASS_LPAIF_IRQ_CLEAR0__ERR_RDDMA_CH2___S               8
#define   LPASS_LPAIF_IRQ_CLEAR0__UNDR_RDDMA_CH2___M 0x00000080
#define   LPASS_LPAIF_IRQ_CLEAR0__UNDR_RDDMA_CH2___S               7
#define   LPASS_LPAIF_IRQ_CLEAR0__PER_RDDMA_CH2___M 0x00000040
#define   LPASS_LPAIF_IRQ_CLEAR0__PER_RDDMA_CH2___S               6
#define   LPASS_LPAIF_IRQ_CLEAR0__ERR_RDDMA_CH1___M 0x00000020
#define   LPASS_LPAIF_IRQ_CLEAR0__ERR_RDDMA_CH1___S               5
#define   LPASS_LPAIF_IRQ_CLEAR0__UNDR_RDDMA_CH1___M 0x00000010
#define   LPASS_LPAIF_IRQ_CLEAR0__UNDR_RDDMA_CH1___S               4
#define   LPASS_LPAIF_IRQ_CLEAR0__PER_RDDMA_CH1___M 0x00000008
#define   LPASS_LPAIF_IRQ_CLEAR0__PER_RDDMA_CH1___S               3
#define   LPASS_LPAIF_IRQ_CLEAR0__ERR_RDDMA_CH0___M 0x00000004
#define   LPASS_LPAIF_IRQ_CLEAR0__ERR_RDDMA_CH0___S               2
#define   LPASS_LPAIF_IRQ_CLEAR0__UNDR_RDDMA_CH0___M 0x00000002
#define   LPASS_LPAIF_IRQ_CLEAR0__UNDR_RDDMA_CH0___S               1
#define   LPASS_LPAIF_IRQ_CLEAR0__PER_RDDMA_CH0___M 0x00000001
#define   LPASS_LPAIF_IRQ_CLEAR0__PER_RDDMA_CH0___S               0
#define LPASS_LPAIF_IRQ_CLEAR1                    (0x62E8B00C)
#define   LPASS_LPAIF_IRQ_CLEAR1___RWC              QCSR_REG_WO
#define   LPASS_LPAIF_IRQ_CLEAR1__SEC_RD_NO_RATE___M 0x80000000
#define   LPASS_LPAIF_IRQ_CLEAR1__SEC_RD_NO_RATE___S              31
#define   LPASS_LPAIF_IRQ_CLEAR1__SEC_RD_DIFF_RATE___M 0x40000000
#define   LPASS_LPAIF_IRQ_CLEAR1__SEC_RD_DIFF_RATE___S              30
#define   LPASS_LPAIF_IRQ_CLEAR1__PRI_RD_NO_RATE___M 0x20000000
#define   LPASS_LPAIF_IRQ_CLEAR1__PRI_RD_NO_RATE___S              29
#define   LPASS_LPAIF_IRQ_CLEAR1__PRI_RD_DIFF_RATE___M 0x10000000
#define   LPASS_LPAIF_IRQ_CLEAR1__PRI_RD_DIFF_RATE___S              28
#define   LPASS_LPAIF_IRQ_CLEAR1__FRM_REF___M    0x08000000
#define   LPASS_LPAIF_IRQ_CLEAR1__FRM_REF___S                 27
#define   LPASS_LPAIF_IRQ_CLEAR1__ERR_WRDMA_CH3___M 0x04000000
#define   LPASS_LPAIF_IRQ_CLEAR1__ERR_WRDMA_CH3___S              26
#define   LPASS_LPAIF_IRQ_CLEAR1__OVR_WRDMA_CH3___M 0x02000000
#define   LPASS_LPAIF_IRQ_CLEAR1__OVR_WRDMA_CH3___S              25
#define   LPASS_LPAIF_IRQ_CLEAR1__PER_WRDMA_CH3___M 0x01000000
#define   LPASS_LPAIF_IRQ_CLEAR1__PER_WRDMA_CH3___S              24
#define   LPASS_LPAIF_IRQ_CLEAR1__ERR_WRDMA_CH2___M 0x00800000
#define   LPASS_LPAIF_IRQ_CLEAR1__ERR_WRDMA_CH2___S              23
#define   LPASS_LPAIF_IRQ_CLEAR1__OVR_WRDMA_CH2___M 0x00400000
#define   LPASS_LPAIF_IRQ_CLEAR1__OVR_WRDMA_CH2___S              22
#define   LPASS_LPAIF_IRQ_CLEAR1__PER_WRDMA_CH2___M 0x00200000
#define   LPASS_LPAIF_IRQ_CLEAR1__PER_WRDMA_CH2___S              21
#define   LPASS_LPAIF_IRQ_CLEAR1__ERR_WRDMA_CH1___M 0x00100000
#define   LPASS_LPAIF_IRQ_CLEAR1__ERR_WRDMA_CH1___S              20
#define   LPASS_LPAIF_IRQ_CLEAR1__OVR_WRDMA_CH1___M 0x00080000
#define   LPASS_LPAIF_IRQ_CLEAR1__OVR_WRDMA_CH1___S              19
#define   LPASS_LPAIF_IRQ_CLEAR1__PER_WRDMA_CH1___M 0x00040000
#define   LPASS_LPAIF_IRQ_CLEAR1__PER_WRDMA_CH1___S              18
#define   LPASS_LPAIF_IRQ_CLEAR1__ERR_WRDMA_CH0___M 0x00020000
#define   LPASS_LPAIF_IRQ_CLEAR1__ERR_WRDMA_CH0___S              17
#define   LPASS_LPAIF_IRQ_CLEAR1__OVR_WRDMA_CH0___M 0x00010000
#define   LPASS_LPAIF_IRQ_CLEAR1__OVR_WRDMA_CH0___S              16
#define   LPASS_LPAIF_IRQ_CLEAR1__PER_WRDMA_CH0___M 0x00008000
#define   LPASS_LPAIF_IRQ_CLEAR1__PER_WRDMA_CH0___S              15
#define   LPASS_LPAIF_IRQ_CLEAR1__ERR_RDDMA_CH4___M 0x00004000
#define   LPASS_LPAIF_IRQ_CLEAR1__ERR_RDDMA_CH4___S              14
#define   LPASS_LPAIF_IRQ_CLEAR1__UNDR_RDDMA_CH4___M 0x00002000
#define   LPASS_LPAIF_IRQ_CLEAR1__UNDR_RDDMA_CH4___S              13
#define   LPASS_LPAIF_IRQ_CLEAR1__PER_RDDMA_CH4___M 0x00001000
#define   LPASS_LPAIF_IRQ_CLEAR1__PER_RDDMA_CH4___S              12
#define   LPASS_LPAIF_IRQ_CLEAR1__ERR_RDDMA_CH3___M 0x00000800
#define   LPASS_LPAIF_IRQ_CLEAR1__ERR_RDDMA_CH3___S              11
#define   LPASS_LPAIF_IRQ_CLEAR1__UNDR_RDDMA_CH3___M 0x00000400
#define   LPASS_LPAIF_IRQ_CLEAR1__UNDR_RDDMA_CH3___S              10
#define   LPASS_LPAIF_IRQ_CLEAR1__PER_RDDMA_CH3___M 0x00000200
#define   LPASS_LPAIF_IRQ_CLEAR1__PER_RDDMA_CH3___S               9
#define   LPASS_LPAIF_IRQ_CLEAR1__ERR_RDDMA_CH2___M 0x00000100
#define   LPASS_LPAIF_IRQ_CLEAR1__ERR_RDDMA_CH2___S               8
#define   LPASS_LPAIF_IRQ_CLEAR1__UNDR_RDDMA_CH2___M 0x00000080
#define   LPASS_LPAIF_IRQ_CLEAR1__UNDR_RDDMA_CH2___S               7
#define   LPASS_LPAIF_IRQ_CLEAR1__PER_RDDMA_CH2___M 0x00000040
#define   LPASS_LPAIF_IRQ_CLEAR1__PER_RDDMA_CH2___S               6
#define   LPASS_LPAIF_IRQ_CLEAR1__ERR_RDDMA_CH1___M 0x00000020
#define   LPASS_LPAIF_IRQ_CLEAR1__ERR_RDDMA_CH1___S               5
#define   LPASS_LPAIF_IRQ_CLEAR1__UNDR_RDDMA_CH1___M 0x00000010
#define   LPASS_LPAIF_IRQ_CLEAR1__UNDR_RDDMA_CH1___S               4
#define   LPASS_LPAIF_IRQ_CLEAR1__PER_RDDMA_CH1___M 0x00000008
#define   LPASS_LPAIF_IRQ_CLEAR1__PER_RDDMA_CH1___S               3
#define   LPASS_LPAIF_IRQ_CLEAR1__ERR_RDDMA_CH0___M 0x00000004
#define   LPASS_LPAIF_IRQ_CLEAR1__ERR_RDDMA_CH0___S               2
#define   LPASS_LPAIF_IRQ_CLEAR1__UNDR_RDDMA_CH0___M 0x00000002
#define   LPASS_LPAIF_IRQ_CLEAR1__UNDR_RDDMA_CH0___S               1
#define   LPASS_LPAIF_IRQ_CLEAR1__PER_RDDMA_CH0___M 0x00000001
#define   LPASS_LPAIF_IRQ_CLEAR1__PER_RDDMA_CH0___S               0
#define LPASS_LPAIF_IRQ_CLEAR2                    (0x62E8C00C)
#define   LPASS_LPAIF_IRQ_CLEAR2___RWC              QCSR_REG_WO
#define   LPASS_LPAIF_IRQ_CLEAR2__SEC_RD_NO_RATE___M 0x80000000
#define   LPASS_LPAIF_IRQ_CLEAR2__SEC_RD_NO_RATE___S              31
#define   LPASS_LPAIF_IRQ_CLEAR2__SEC_RD_DIFF_RATE___M 0x40000000
#define   LPASS_LPAIF_IRQ_CLEAR2__SEC_RD_DIFF_RATE___S              30
#define   LPASS_LPAIF_IRQ_CLEAR2__PRI_RD_NO_RATE___M 0x20000000
#define   LPASS_LPAIF_IRQ_CLEAR2__PRI_RD_NO_RATE___S              29
#define   LPASS_LPAIF_IRQ_CLEAR2__PRI_RD_DIFF_RATE___M 0x10000000
#define   LPASS_LPAIF_IRQ_CLEAR2__PRI_RD_DIFF_RATE___S              28
#define   LPASS_LPAIF_IRQ_CLEAR2__FRM_REF___M    0x08000000
#define   LPASS_LPAIF_IRQ_CLEAR2__FRM_REF___S                 27
#define   LPASS_LPAIF_IRQ_CLEAR2__ERR_WRDMA_CH3___M 0x04000000
#define   LPASS_LPAIF_IRQ_CLEAR2__ERR_WRDMA_CH3___S              26
#define   LPASS_LPAIF_IRQ_CLEAR2__OVR_WRDMA_CH3___M 0x02000000
#define   LPASS_LPAIF_IRQ_CLEAR2__OVR_WRDMA_CH3___S              25
#define   LPASS_LPAIF_IRQ_CLEAR2__PER_WRDMA_CH3___M 0x01000000
#define   LPASS_LPAIF_IRQ_CLEAR2__PER_WRDMA_CH3___S              24
#define   LPASS_LPAIF_IRQ_CLEAR2__ERR_WRDMA_CH2___M 0x00800000
#define   LPASS_LPAIF_IRQ_CLEAR2__ERR_WRDMA_CH2___S              23
#define   LPASS_LPAIF_IRQ_CLEAR2__OVR_WRDMA_CH2___M 0x00400000
#define   LPASS_LPAIF_IRQ_CLEAR2__OVR_WRDMA_CH2___S              22
#define   LPASS_LPAIF_IRQ_CLEAR2__PER_WRDMA_CH2___M 0x00200000
#define   LPASS_LPAIF_IRQ_CLEAR2__PER_WRDMA_CH2___S              21
#define   LPASS_LPAIF_IRQ_CLEAR2__ERR_WRDMA_CH1___M 0x00100000
#define   LPASS_LPAIF_IRQ_CLEAR2__ERR_WRDMA_CH1___S              20
#define   LPASS_LPAIF_IRQ_CLEAR2__OVR_WRDMA_CH1___M 0x00080000
#define   LPASS_LPAIF_IRQ_CLEAR2__OVR_WRDMA_CH1___S              19
#define   LPASS_LPAIF_IRQ_CLEAR2__PER_WRDMA_CH1___M 0x00040000
#define   LPASS_LPAIF_IRQ_CLEAR2__PER_WRDMA_CH1___S              18
#define   LPASS_LPAIF_IRQ_CLEAR2__ERR_WRDMA_CH0___M 0x00020000
#define   LPASS_LPAIF_IRQ_CLEAR2__ERR_WRDMA_CH0___S              17
#define   LPASS_LPAIF_IRQ_CLEAR2__OVR_WRDMA_CH0___M 0x00010000
#define   LPASS_LPAIF_IRQ_CLEAR2__OVR_WRDMA_CH0___S              16
#define   LPASS_LPAIF_IRQ_CLEAR2__PER_WRDMA_CH0___M 0x00008000
#define   LPASS_LPAIF_IRQ_CLEAR2__PER_WRDMA_CH0___S              15
#define   LPASS_LPAIF_IRQ_CLEAR2__ERR_RDDMA_CH4___M 0x00004000
#define   LPASS_LPAIF_IRQ_CLEAR2__ERR_RDDMA_CH4___S              14
#define   LPASS_LPAIF_IRQ_CLEAR2__UNDR_RDDMA_CH4___M 0x00002000
#define   LPASS_LPAIF_IRQ_CLEAR2__UNDR_RDDMA_CH4___S              13
#define   LPASS_LPAIF_IRQ_CLEAR2__PER_RDDMA_CH4___M 0x00001000
#define   LPASS_LPAIF_IRQ_CLEAR2__PER_RDDMA_CH4___S              12
#define   LPASS_LPAIF_IRQ_CLEAR2__ERR_RDDMA_CH3___M 0x00000800
#define   LPASS_LPAIF_IRQ_CLEAR2__ERR_RDDMA_CH3___S              11
#define   LPASS_LPAIF_IRQ_CLEAR2__UNDR_RDDMA_CH3___M 0x00000400
#define   LPASS_LPAIF_IRQ_CLEAR2__UNDR_RDDMA_CH3___S              10
#define   LPASS_LPAIF_IRQ_CLEAR2__PER_RDDMA_CH3___M 0x00000200
#define   LPASS_LPAIF_IRQ_CLEAR2__PER_RDDMA_CH3___S               9
#define   LPASS_LPAIF_IRQ_CLEAR2__ERR_RDDMA_CH2___M 0x00000100
#define   LPASS_LPAIF_IRQ_CLEAR2__ERR_RDDMA_CH2___S               8
#define   LPASS_LPAIF_IRQ_CLEAR2__UNDR_RDDMA_CH2___M 0x00000080
#define   LPASS_LPAIF_IRQ_CLEAR2__UNDR_RDDMA_CH2___S               7
#define   LPASS_LPAIF_IRQ_CLEAR2__PER_RDDMA_CH2___M 0x00000040
#define   LPASS_LPAIF_IRQ_CLEAR2__PER_RDDMA_CH2___S               6
#define   LPASS_LPAIF_IRQ_CLEAR2__ERR_RDDMA_CH1___M 0x00000020
#define   LPASS_LPAIF_IRQ_CLEAR2__ERR_RDDMA_CH1___S               5
#define   LPASS_LPAIF_IRQ_CLEAR2__UNDR_RDDMA_CH1___M 0x00000010
#define   LPASS_LPAIF_IRQ_CLEAR2__UNDR_RDDMA_CH1___S               4
#define   LPASS_LPAIF_IRQ_CLEAR2__PER_RDDMA_CH1___M 0x00000008
#define   LPASS_LPAIF_IRQ_CLEAR2__PER_RDDMA_CH1___S               3
#define   LPASS_LPAIF_IRQ_CLEAR2__ERR_RDDMA_CH0___M 0x00000004
#define   LPASS_LPAIF_IRQ_CLEAR2__ERR_RDDMA_CH0___S               2
#define   LPASS_LPAIF_IRQ_CLEAR2__UNDR_RDDMA_CH0___M 0x00000002
#define   LPASS_LPAIF_IRQ_CLEAR2__UNDR_RDDMA_CH0___S               1
#define   LPASS_LPAIF_IRQ_CLEAR2__PER_RDDMA_CH0___M 0x00000001
#define   LPASS_LPAIF_IRQ_CLEAR2__PER_RDDMA_CH0___S               0
#define LPASS_LPAIF_IRQ_FORCEa(a)        (0x62E8A010+0x1000*(a))
#define   LPASS_LPAIF_IRQ_FORCEa_aMIN 0
#define   LPASS_LPAIF_IRQ_FORCEa_aMAX 2
#define   LPASS_LPAIF_IRQ_FORCEa_ELEM 3
#define   LPASS_LPAIF_IRQ_FORCEa___RWC              QCSR_REG_WO
#define   LPASS_LPAIF_IRQ_FORCEa___POR           0x00000000
#define   LPASS_LPAIF_IRQ_FORCEa__SEC_RD_NO_RATE___POR 0x0
#define   LPASS_LPAIF_IRQ_FORCEa__SEC_RD_DIFF_RATE___POR 0x0
#define   LPASS_LPAIF_IRQ_FORCEa__PRI_RD_NO_RATE___POR 0x0
#define   LPASS_LPAIF_IRQ_FORCEa__PRI_RD_DIFF_RATE___POR 0x0
#define   LPASS_LPAIF_IRQ_FORCEa__FRM_REF___POR  0x0
#define   LPASS_LPAIF_IRQ_FORCEa__ERR_WRDMA_CH3___POR 0x0
#define   LPASS_LPAIF_IRQ_FORCEa__OVR_WRDMA_CH3___POR 0x0
#define   LPASS_LPAIF_IRQ_FORCEa__PER_WRDMA_CH3___POR 0x0
#define   LPASS_LPAIF_IRQ_FORCEa__ERR_WRDMA_CH2___POR 0x0
#define   LPASS_LPAIF_IRQ_FORCEa__OVR_WRDMA_CH2___POR 0x0
#define   LPASS_LPAIF_IRQ_FORCEa__PER_WRDMA_CH2___POR 0x0
#define   LPASS_LPAIF_IRQ_FORCEa__ERR_WRDMA_CH1___POR 0x0
#define   LPASS_LPAIF_IRQ_FORCEa__OVR_WRDMA_CH1___POR 0x0
#define   LPASS_LPAIF_IRQ_FORCEa__PER_WRDMA_CH1___POR 0x0
#define   LPASS_LPAIF_IRQ_FORCEa__ERR_WRDMA_CH0___POR 0x0
#define   LPASS_LPAIF_IRQ_FORCEa__OVR_WRDMA_CH0___POR 0x0
#define   LPASS_LPAIF_IRQ_FORCEa__PER_WRDMA_CH0___POR 0x0
#define   LPASS_LPAIF_IRQ_FORCEa__ERR_RDDMA_CH4___POR 0x0
#define   LPASS_LPAIF_IRQ_FORCEa__UNDR_RDDMA_CH4___POR 0x0
#define   LPASS_LPAIF_IRQ_FORCEa__PER_RDDMA_CH4___POR 0x0
#define   LPASS_LPAIF_IRQ_FORCEa__ERR_RDDMA_CH3___POR 0x0
#define   LPASS_LPAIF_IRQ_FORCEa__UNDR_RDDMA_CH3___POR 0x0
#define   LPASS_LPAIF_IRQ_FORCEa__PER_RDDMA_CH3___POR 0x0
#define   LPASS_LPAIF_IRQ_FORCEa__ERR_RDDMA_CH2___POR 0x0
#define   LPASS_LPAIF_IRQ_FORCEa__UNDR_RDDMA_CH2___POR 0x0
#define   LPASS_LPAIF_IRQ_FORCEa__PER_RDDMA_CH2___POR 0x0
#define   LPASS_LPAIF_IRQ_FORCEa__ERR_RDDMA_CH1___POR 0x0
#define   LPASS_LPAIF_IRQ_FORCEa__UNDR_RDDMA_CH1___POR 0x0
#define   LPASS_LPAIF_IRQ_FORCEa__PER_RDDMA_CH1___POR 0x0
#define   LPASS_LPAIF_IRQ_FORCEa__ERR_RDDMA_CH0___POR 0x0
#define   LPASS_LPAIF_IRQ_FORCEa__UNDR_RDDMA_CH0___POR 0x0
#define   LPASS_LPAIF_IRQ_FORCEa__PER_RDDMA_CH0___POR 0x0
#define   LPASS_LPAIF_IRQ_FORCEa__SEC_RD_NO_RATE___M 0x80000000
#define   LPASS_LPAIF_IRQ_FORCEa__SEC_RD_NO_RATE___S              31
#define   LPASS_LPAIF_IRQ_FORCEa__SEC_RD_DIFF_RATE___M 0x40000000
#define   LPASS_LPAIF_IRQ_FORCEa__SEC_RD_DIFF_RATE___S              30
#define   LPASS_LPAIF_IRQ_FORCEa__PRI_RD_NO_RATE___M 0x20000000
#define   LPASS_LPAIF_IRQ_FORCEa__PRI_RD_NO_RATE___S              29
#define   LPASS_LPAIF_IRQ_FORCEa__PRI_RD_DIFF_RATE___M 0x10000000
#define   LPASS_LPAIF_IRQ_FORCEa__PRI_RD_DIFF_RATE___S              28
#define   LPASS_LPAIF_IRQ_FORCEa__FRM_REF___M    0x08000000
#define   LPASS_LPAIF_IRQ_FORCEa__FRM_REF___S                 27
#define   LPASS_LPAIF_IRQ_FORCEa__ERR_WRDMA_CH3___M 0x04000000
#define   LPASS_LPAIF_IRQ_FORCEa__ERR_WRDMA_CH3___S              26
#define   LPASS_LPAIF_IRQ_FORCEa__OVR_WRDMA_CH3___M 0x02000000
#define   LPASS_LPAIF_IRQ_FORCEa__OVR_WRDMA_CH3___S              25
#define   LPASS_LPAIF_IRQ_FORCEa__PER_WRDMA_CH3___M 0x01000000
#define   LPASS_LPAIF_IRQ_FORCEa__PER_WRDMA_CH3___S              24
#define   LPASS_LPAIF_IRQ_FORCEa__ERR_WRDMA_CH2___M 0x00800000
#define   LPASS_LPAIF_IRQ_FORCEa__ERR_WRDMA_CH2___S              23
#define   LPASS_LPAIF_IRQ_FORCEa__OVR_WRDMA_CH2___M 0x00400000
#define   LPASS_LPAIF_IRQ_FORCEa__OVR_WRDMA_CH2___S              22
#define   LPASS_LPAIF_IRQ_FORCEa__PER_WRDMA_CH2___M 0x00200000
#define   LPASS_LPAIF_IRQ_FORCEa__PER_WRDMA_CH2___S              21
#define   LPASS_LPAIF_IRQ_FORCEa__ERR_WRDMA_CH1___M 0x00100000
#define   LPASS_LPAIF_IRQ_FORCEa__ERR_WRDMA_CH1___S              20
#define   LPASS_LPAIF_IRQ_FORCEa__OVR_WRDMA_CH1___M 0x00080000
#define   LPASS_LPAIF_IRQ_FORCEa__OVR_WRDMA_CH1___S              19
#define   LPASS_LPAIF_IRQ_FORCEa__PER_WRDMA_CH1___M 0x00040000
#define   LPASS_LPAIF_IRQ_FORCEa__PER_WRDMA_CH1___S              18
#define   LPASS_LPAIF_IRQ_FORCEa__ERR_WRDMA_CH0___M 0x00020000
#define   LPASS_LPAIF_IRQ_FORCEa__ERR_WRDMA_CH0___S              17
#define   LPASS_LPAIF_IRQ_FORCEa__OVR_WRDMA_CH0___M 0x00010000
#define   LPASS_LPAIF_IRQ_FORCEa__OVR_WRDMA_CH0___S              16
#define   LPASS_LPAIF_IRQ_FORCEa__PER_WRDMA_CH0___M 0x00008000
#define   LPASS_LPAIF_IRQ_FORCEa__PER_WRDMA_CH0___S              15
#define   LPASS_LPAIF_IRQ_FORCEa__ERR_RDDMA_CH4___M 0x00004000
#define   LPASS_LPAIF_IRQ_FORCEa__ERR_RDDMA_CH4___S              14
#define   LPASS_LPAIF_IRQ_FORCEa__UNDR_RDDMA_CH4___M 0x00002000
#define   LPASS_LPAIF_IRQ_FORCEa__UNDR_RDDMA_CH4___S              13
#define   LPASS_LPAIF_IRQ_FORCEa__PER_RDDMA_CH4___M 0x00001000
#define   LPASS_LPAIF_IRQ_FORCEa__PER_RDDMA_CH4___S              12
#define   LPASS_LPAIF_IRQ_FORCEa__ERR_RDDMA_CH3___M 0x00000800
#define   LPASS_LPAIF_IRQ_FORCEa__ERR_RDDMA_CH3___S              11
#define   LPASS_LPAIF_IRQ_FORCEa__UNDR_RDDMA_CH3___M 0x00000400
#define   LPASS_LPAIF_IRQ_FORCEa__UNDR_RDDMA_CH3___S              10
#define   LPASS_LPAIF_IRQ_FORCEa__PER_RDDMA_CH3___M 0x00000200
#define   LPASS_LPAIF_IRQ_FORCEa__PER_RDDMA_CH3___S               9
#define   LPASS_LPAIF_IRQ_FORCEa__ERR_RDDMA_CH2___M 0x00000100
#define   LPASS_LPAIF_IRQ_FORCEa__ERR_RDDMA_CH2___S               8
#define   LPASS_LPAIF_IRQ_FORCEa__UNDR_RDDMA_CH2___M 0x00000080
#define   LPASS_LPAIF_IRQ_FORCEa__UNDR_RDDMA_CH2___S               7
#define   LPASS_LPAIF_IRQ_FORCEa__PER_RDDMA_CH2___M 0x00000040
#define   LPASS_LPAIF_IRQ_FORCEa__PER_RDDMA_CH2___S               6
#define   LPASS_LPAIF_IRQ_FORCEa__ERR_RDDMA_CH1___M 0x00000020
#define   LPASS_LPAIF_IRQ_FORCEa__ERR_RDDMA_CH1___S               5
#define   LPASS_LPAIF_IRQ_FORCEa__UNDR_RDDMA_CH1___M 0x00000010
#define   LPASS_LPAIF_IRQ_FORCEa__UNDR_RDDMA_CH1___S               4
#define   LPASS_LPAIF_IRQ_FORCEa__PER_RDDMA_CH1___M 0x00000008
#define   LPASS_LPAIF_IRQ_FORCEa__PER_RDDMA_CH1___S               3
#define   LPASS_LPAIF_IRQ_FORCEa__ERR_RDDMA_CH0___M 0x00000004
#define   LPASS_LPAIF_IRQ_FORCEa__ERR_RDDMA_CH0___S               2
#define   LPASS_LPAIF_IRQ_FORCEa__UNDR_RDDMA_CH0___M 0x00000002
#define   LPASS_LPAIF_IRQ_FORCEa__UNDR_RDDMA_CH0___S               1
#define   LPASS_LPAIF_IRQ_FORCEa__PER_RDDMA_CH0___M 0x00000001
#define   LPASS_LPAIF_IRQ_FORCEa__PER_RDDMA_CH0___S               0
#define   LPASS_LPAIF_IRQ_FORCEa___M             0xFFFFFFFF
#define   LPASS_LPAIF_IRQ_FORCEa___S                           0
#define LPASS_LPAIF_IRQ_FORCE0                    (0x62E8A010)
#define   LPASS_LPAIF_IRQ_FORCE0___RWC              QCSR_REG_WO
#define   LPASS_LPAIF_IRQ_FORCE0__SEC_RD_NO_RATE___M 0x80000000
#define   LPASS_LPAIF_IRQ_FORCE0__SEC_RD_NO_RATE___S              31
#define   LPASS_LPAIF_IRQ_FORCE0__SEC_RD_DIFF_RATE___M 0x40000000
#define   LPASS_LPAIF_IRQ_FORCE0__SEC_RD_DIFF_RATE___S              30
#define   LPASS_LPAIF_IRQ_FORCE0__PRI_RD_NO_RATE___M 0x20000000
#define   LPASS_LPAIF_IRQ_FORCE0__PRI_RD_NO_RATE___S              29
#define   LPASS_LPAIF_IRQ_FORCE0__PRI_RD_DIFF_RATE___M 0x10000000
#define   LPASS_LPAIF_IRQ_FORCE0__PRI_RD_DIFF_RATE___S              28
#define   LPASS_LPAIF_IRQ_FORCE0__FRM_REF___M    0x08000000
#define   LPASS_LPAIF_IRQ_FORCE0__FRM_REF___S                 27
#define   LPASS_LPAIF_IRQ_FORCE0__ERR_WRDMA_CH3___M 0x04000000
#define   LPASS_LPAIF_IRQ_FORCE0__ERR_WRDMA_CH3___S              26
#define   LPASS_LPAIF_IRQ_FORCE0__OVR_WRDMA_CH3___M 0x02000000
#define   LPASS_LPAIF_IRQ_FORCE0__OVR_WRDMA_CH3___S              25
#define   LPASS_LPAIF_IRQ_FORCE0__PER_WRDMA_CH3___M 0x01000000
#define   LPASS_LPAIF_IRQ_FORCE0__PER_WRDMA_CH3___S              24
#define   LPASS_LPAIF_IRQ_FORCE0__ERR_WRDMA_CH2___M 0x00800000
#define   LPASS_LPAIF_IRQ_FORCE0__ERR_WRDMA_CH2___S              23
#define   LPASS_LPAIF_IRQ_FORCE0__OVR_WRDMA_CH2___M 0x00400000
#define   LPASS_LPAIF_IRQ_FORCE0__OVR_WRDMA_CH2___S              22
#define   LPASS_LPAIF_IRQ_FORCE0__PER_WRDMA_CH2___M 0x00200000
#define   LPASS_LPAIF_IRQ_FORCE0__PER_WRDMA_CH2___S              21
#define   LPASS_LPAIF_IRQ_FORCE0__ERR_WRDMA_CH1___M 0x00100000
#define   LPASS_LPAIF_IRQ_FORCE0__ERR_WRDMA_CH1___S              20
#define   LPASS_LPAIF_IRQ_FORCE0__OVR_WRDMA_CH1___M 0x00080000
#define   LPASS_LPAIF_IRQ_FORCE0__OVR_WRDMA_CH1___S              19
#define   LPASS_LPAIF_IRQ_FORCE0__PER_WRDMA_CH1___M 0x00040000
#define   LPASS_LPAIF_IRQ_FORCE0__PER_WRDMA_CH1___S              18
#define   LPASS_LPAIF_IRQ_FORCE0__ERR_WRDMA_CH0___M 0x00020000
#define   LPASS_LPAIF_IRQ_FORCE0__ERR_WRDMA_CH0___S              17
#define   LPASS_LPAIF_IRQ_FORCE0__OVR_WRDMA_CH0___M 0x00010000
#define   LPASS_LPAIF_IRQ_FORCE0__OVR_WRDMA_CH0___S              16
#define   LPASS_LPAIF_IRQ_FORCE0__PER_WRDMA_CH0___M 0x00008000
#define   LPASS_LPAIF_IRQ_FORCE0__PER_WRDMA_CH0___S              15
#define   LPASS_LPAIF_IRQ_FORCE0__ERR_RDDMA_CH4___M 0x00004000
#define   LPASS_LPAIF_IRQ_FORCE0__ERR_RDDMA_CH4___S              14
#define   LPASS_LPAIF_IRQ_FORCE0__UNDR_RDDMA_CH4___M 0x00002000
#define   LPASS_LPAIF_IRQ_FORCE0__UNDR_RDDMA_CH4___S              13
#define   LPASS_LPAIF_IRQ_FORCE0__PER_RDDMA_CH4___M 0x00001000
#define   LPASS_LPAIF_IRQ_FORCE0__PER_RDDMA_CH4___S              12
#define   LPASS_LPAIF_IRQ_FORCE0__ERR_RDDMA_CH3___M 0x00000800
#define   LPASS_LPAIF_IRQ_FORCE0__ERR_RDDMA_CH3___S              11
#define   LPASS_LPAIF_IRQ_FORCE0__UNDR_RDDMA_CH3___M 0x00000400
#define   LPASS_LPAIF_IRQ_FORCE0__UNDR_RDDMA_CH3___S              10
#define   LPASS_LPAIF_IRQ_FORCE0__PER_RDDMA_CH3___M 0x00000200
#define   LPASS_LPAIF_IRQ_FORCE0__PER_RDDMA_CH3___S               9
#define   LPASS_LPAIF_IRQ_FORCE0__ERR_RDDMA_CH2___M 0x00000100
#define   LPASS_LPAIF_IRQ_FORCE0__ERR_RDDMA_CH2___S               8
#define   LPASS_LPAIF_IRQ_FORCE0__UNDR_RDDMA_CH2___M 0x00000080
#define   LPASS_LPAIF_IRQ_FORCE0__UNDR_RDDMA_CH2___S               7
#define   LPASS_LPAIF_IRQ_FORCE0__PER_RDDMA_CH2___M 0x00000040
#define   LPASS_LPAIF_IRQ_FORCE0__PER_RDDMA_CH2___S               6
#define   LPASS_LPAIF_IRQ_FORCE0__ERR_RDDMA_CH1___M 0x00000020
#define   LPASS_LPAIF_IRQ_FORCE0__ERR_RDDMA_CH1___S               5
#define   LPASS_LPAIF_IRQ_FORCE0__UNDR_RDDMA_CH1___M 0x00000010
#define   LPASS_LPAIF_IRQ_FORCE0__UNDR_RDDMA_CH1___S               4
#define   LPASS_LPAIF_IRQ_FORCE0__PER_RDDMA_CH1___M 0x00000008
#define   LPASS_LPAIF_IRQ_FORCE0__PER_RDDMA_CH1___S               3
#define   LPASS_LPAIF_IRQ_FORCE0__ERR_RDDMA_CH0___M 0x00000004
#define   LPASS_LPAIF_IRQ_FORCE0__ERR_RDDMA_CH0___S               2
#define   LPASS_LPAIF_IRQ_FORCE0__UNDR_RDDMA_CH0___M 0x00000002
#define   LPASS_LPAIF_IRQ_FORCE0__UNDR_RDDMA_CH0___S               1
#define   LPASS_LPAIF_IRQ_FORCE0__PER_RDDMA_CH0___M 0x00000001
#define   LPASS_LPAIF_IRQ_FORCE0__PER_RDDMA_CH0___S               0
#define LPASS_LPAIF_IRQ_FORCE1                    (0x62E8B010)
#define   LPASS_LPAIF_IRQ_FORCE1___RWC              QCSR_REG_WO
#define   LPASS_LPAIF_IRQ_FORCE1__SEC_RD_NO_RATE___M 0x80000000
#define   LPASS_LPAIF_IRQ_FORCE1__SEC_RD_NO_RATE___S              31
#define   LPASS_LPAIF_IRQ_FORCE1__SEC_RD_DIFF_RATE___M 0x40000000
#define   LPASS_LPAIF_IRQ_FORCE1__SEC_RD_DIFF_RATE___S              30
#define   LPASS_LPAIF_IRQ_FORCE1__PRI_RD_NO_RATE___M 0x20000000
#define   LPASS_LPAIF_IRQ_FORCE1__PRI_RD_NO_RATE___S              29
#define   LPASS_LPAIF_IRQ_FORCE1__PRI_RD_DIFF_RATE___M 0x10000000
#define   LPASS_LPAIF_IRQ_FORCE1__PRI_RD_DIFF_RATE___S              28
#define   LPASS_LPAIF_IRQ_FORCE1__FRM_REF___M    0x08000000
#define   LPASS_LPAIF_IRQ_FORCE1__FRM_REF___S                 27
#define   LPASS_LPAIF_IRQ_FORCE1__ERR_WRDMA_CH3___M 0x04000000
#define   LPASS_LPAIF_IRQ_FORCE1__ERR_WRDMA_CH3___S              26
#define   LPASS_LPAIF_IRQ_FORCE1__OVR_WRDMA_CH3___M 0x02000000
#define   LPASS_LPAIF_IRQ_FORCE1__OVR_WRDMA_CH3___S              25
#define   LPASS_LPAIF_IRQ_FORCE1__PER_WRDMA_CH3___M 0x01000000
#define   LPASS_LPAIF_IRQ_FORCE1__PER_WRDMA_CH3___S              24
#define   LPASS_LPAIF_IRQ_FORCE1__ERR_WRDMA_CH2___M 0x00800000
#define   LPASS_LPAIF_IRQ_FORCE1__ERR_WRDMA_CH2___S              23
#define   LPASS_LPAIF_IRQ_FORCE1__OVR_WRDMA_CH2___M 0x00400000
#define   LPASS_LPAIF_IRQ_FORCE1__OVR_WRDMA_CH2___S              22
#define   LPASS_LPAIF_IRQ_FORCE1__PER_WRDMA_CH2___M 0x00200000
#define   LPASS_LPAIF_IRQ_FORCE1__PER_WRDMA_CH2___S              21
#define   LPASS_LPAIF_IRQ_FORCE1__ERR_WRDMA_CH1___M 0x00100000
#define   LPASS_LPAIF_IRQ_FORCE1__ERR_WRDMA_CH1___S              20
#define   LPASS_LPAIF_IRQ_FORCE1__OVR_WRDMA_CH1___M 0x00080000
#define   LPASS_LPAIF_IRQ_FORCE1__OVR_WRDMA_CH1___S              19
#define   LPASS_LPAIF_IRQ_FORCE1__PER_WRDMA_CH1___M 0x00040000
#define   LPASS_LPAIF_IRQ_FORCE1__PER_WRDMA_CH1___S              18
#define   LPASS_LPAIF_IRQ_FORCE1__ERR_WRDMA_CH0___M 0x00020000
#define   LPASS_LPAIF_IRQ_FORCE1__ERR_WRDMA_CH0___S              17
#define   LPASS_LPAIF_IRQ_FORCE1__OVR_WRDMA_CH0___M 0x00010000
#define   LPASS_LPAIF_IRQ_FORCE1__OVR_WRDMA_CH0___S              16
#define   LPASS_LPAIF_IRQ_FORCE1__PER_WRDMA_CH0___M 0x00008000
#define   LPASS_LPAIF_IRQ_FORCE1__PER_WRDMA_CH0___S              15
#define   LPASS_LPAIF_IRQ_FORCE1__ERR_RDDMA_CH4___M 0x00004000
#define   LPASS_LPAIF_IRQ_FORCE1__ERR_RDDMA_CH4___S              14
#define   LPASS_LPAIF_IRQ_FORCE1__UNDR_RDDMA_CH4___M 0x00002000
#define   LPASS_LPAIF_IRQ_FORCE1__UNDR_RDDMA_CH4___S              13
#define   LPASS_LPAIF_IRQ_FORCE1__PER_RDDMA_CH4___M 0x00001000
#define   LPASS_LPAIF_IRQ_FORCE1__PER_RDDMA_CH4___S              12
#define   LPASS_LPAIF_IRQ_FORCE1__ERR_RDDMA_CH3___M 0x00000800
#define   LPASS_LPAIF_IRQ_FORCE1__ERR_RDDMA_CH3___S              11
#define   LPASS_LPAIF_IRQ_FORCE1__UNDR_RDDMA_CH3___M 0x00000400
#define   LPASS_LPAIF_IRQ_FORCE1__UNDR_RDDMA_CH3___S              10
#define   LPASS_LPAIF_IRQ_FORCE1__PER_RDDMA_CH3___M 0x00000200
#define   LPASS_LPAIF_IRQ_FORCE1__PER_RDDMA_CH3___S               9
#define   LPASS_LPAIF_IRQ_FORCE1__ERR_RDDMA_CH2___M 0x00000100
#define   LPASS_LPAIF_IRQ_FORCE1__ERR_RDDMA_CH2___S               8
#define   LPASS_LPAIF_IRQ_FORCE1__UNDR_RDDMA_CH2___M 0x00000080
#define   LPASS_LPAIF_IRQ_FORCE1__UNDR_RDDMA_CH2___S               7
#define   LPASS_LPAIF_IRQ_FORCE1__PER_RDDMA_CH2___M 0x00000040
#define   LPASS_LPAIF_IRQ_FORCE1__PER_RDDMA_CH2___S               6
#define   LPASS_LPAIF_IRQ_FORCE1__ERR_RDDMA_CH1___M 0x00000020
#define   LPASS_LPAIF_IRQ_FORCE1__ERR_RDDMA_CH1___S               5
#define   LPASS_LPAIF_IRQ_FORCE1__UNDR_RDDMA_CH1___M 0x00000010
#define   LPASS_LPAIF_IRQ_FORCE1__UNDR_RDDMA_CH1___S               4
#define   LPASS_LPAIF_IRQ_FORCE1__PER_RDDMA_CH1___M 0x00000008
#define   LPASS_LPAIF_IRQ_FORCE1__PER_RDDMA_CH1___S               3
#define   LPASS_LPAIF_IRQ_FORCE1__ERR_RDDMA_CH0___M 0x00000004
#define   LPASS_LPAIF_IRQ_FORCE1__ERR_RDDMA_CH0___S               2
#define   LPASS_LPAIF_IRQ_FORCE1__UNDR_RDDMA_CH0___M 0x00000002
#define   LPASS_LPAIF_IRQ_FORCE1__UNDR_RDDMA_CH0___S               1
#define   LPASS_LPAIF_IRQ_FORCE1__PER_RDDMA_CH0___M 0x00000001
#define   LPASS_LPAIF_IRQ_FORCE1__PER_RDDMA_CH0___S               0
#define LPASS_LPAIF_IRQ_FORCE2                    (0x62E8C010)
#define   LPASS_LPAIF_IRQ_FORCE2___RWC              QCSR_REG_WO
#define   LPASS_LPAIF_IRQ_FORCE2__SEC_RD_NO_RATE___M 0x80000000
#define   LPASS_LPAIF_IRQ_FORCE2__SEC_RD_NO_RATE___S              31
#define   LPASS_LPAIF_IRQ_FORCE2__SEC_RD_DIFF_RATE___M 0x40000000
#define   LPASS_LPAIF_IRQ_FORCE2__SEC_RD_DIFF_RATE___S              30
#define   LPASS_LPAIF_IRQ_FORCE2__PRI_RD_NO_RATE___M 0x20000000
#define   LPASS_LPAIF_IRQ_FORCE2__PRI_RD_NO_RATE___S              29
#define   LPASS_LPAIF_IRQ_FORCE2__PRI_RD_DIFF_RATE___M 0x10000000
#define   LPASS_LPAIF_IRQ_FORCE2__PRI_RD_DIFF_RATE___S              28
#define   LPASS_LPAIF_IRQ_FORCE2__FRM_REF___M    0x08000000
#define   LPASS_LPAIF_IRQ_FORCE2__FRM_REF___S                 27
#define   LPASS_LPAIF_IRQ_FORCE2__ERR_WRDMA_CH3___M 0x04000000
#define   LPASS_LPAIF_IRQ_FORCE2__ERR_WRDMA_CH3___S              26
#define   LPASS_LPAIF_IRQ_FORCE2__OVR_WRDMA_CH3___M 0x02000000
#define   LPASS_LPAIF_IRQ_FORCE2__OVR_WRDMA_CH3___S              25
#define   LPASS_LPAIF_IRQ_FORCE2__PER_WRDMA_CH3___M 0x01000000
#define   LPASS_LPAIF_IRQ_FORCE2__PER_WRDMA_CH3___S              24
#define   LPASS_LPAIF_IRQ_FORCE2__ERR_WRDMA_CH2___M 0x00800000
#define   LPASS_LPAIF_IRQ_FORCE2__ERR_WRDMA_CH2___S              23
#define   LPASS_LPAIF_IRQ_FORCE2__OVR_WRDMA_CH2___M 0x00400000
#define   LPASS_LPAIF_IRQ_FORCE2__OVR_WRDMA_CH2___S              22
#define   LPASS_LPAIF_IRQ_FORCE2__PER_WRDMA_CH2___M 0x00200000
#define   LPASS_LPAIF_IRQ_FORCE2__PER_WRDMA_CH2___S              21
#define   LPASS_LPAIF_IRQ_FORCE2__ERR_WRDMA_CH1___M 0x00100000
#define   LPASS_LPAIF_IRQ_FORCE2__ERR_WRDMA_CH1___S              20
#define   LPASS_LPAIF_IRQ_FORCE2__OVR_WRDMA_CH1___M 0x00080000
#define   LPASS_LPAIF_IRQ_FORCE2__OVR_WRDMA_CH1___S              19
#define   LPASS_LPAIF_IRQ_FORCE2__PER_WRDMA_CH1___M 0x00040000
#define   LPASS_LPAIF_IRQ_FORCE2__PER_WRDMA_CH1___S              18
#define   LPASS_LPAIF_IRQ_FORCE2__ERR_WRDMA_CH0___M 0x00020000
#define   LPASS_LPAIF_IRQ_FORCE2__ERR_WRDMA_CH0___S              17
#define   LPASS_LPAIF_IRQ_FORCE2__OVR_WRDMA_CH0___M 0x00010000
#define   LPASS_LPAIF_IRQ_FORCE2__OVR_WRDMA_CH0___S              16
#define   LPASS_LPAIF_IRQ_FORCE2__PER_WRDMA_CH0___M 0x00008000
#define   LPASS_LPAIF_IRQ_FORCE2__PER_WRDMA_CH0___S              15
#define   LPASS_LPAIF_IRQ_FORCE2__ERR_RDDMA_CH4___M 0x00004000
#define   LPASS_LPAIF_IRQ_FORCE2__ERR_RDDMA_CH4___S              14
#define   LPASS_LPAIF_IRQ_FORCE2__UNDR_RDDMA_CH4___M 0x00002000
#define   LPASS_LPAIF_IRQ_FORCE2__UNDR_RDDMA_CH4___S              13
#define   LPASS_LPAIF_IRQ_FORCE2__PER_RDDMA_CH4___M 0x00001000
#define   LPASS_LPAIF_IRQ_FORCE2__PER_RDDMA_CH4___S              12
#define   LPASS_LPAIF_IRQ_FORCE2__ERR_RDDMA_CH3___M 0x00000800
#define   LPASS_LPAIF_IRQ_FORCE2__ERR_RDDMA_CH3___S              11
#define   LPASS_LPAIF_IRQ_FORCE2__UNDR_RDDMA_CH3___M 0x00000400
#define   LPASS_LPAIF_IRQ_FORCE2__UNDR_RDDMA_CH3___S              10
#define   LPASS_LPAIF_IRQ_FORCE2__PER_RDDMA_CH3___M 0x00000200
#define   LPASS_LPAIF_IRQ_FORCE2__PER_RDDMA_CH3___S               9
#define   LPASS_LPAIF_IRQ_FORCE2__ERR_RDDMA_CH2___M 0x00000100
#define   LPASS_LPAIF_IRQ_FORCE2__ERR_RDDMA_CH2___S               8
#define   LPASS_LPAIF_IRQ_FORCE2__UNDR_RDDMA_CH2___M 0x00000080
#define   LPASS_LPAIF_IRQ_FORCE2__UNDR_RDDMA_CH2___S               7
#define   LPASS_LPAIF_IRQ_FORCE2__PER_RDDMA_CH2___M 0x00000040
#define   LPASS_LPAIF_IRQ_FORCE2__PER_RDDMA_CH2___S               6
#define   LPASS_LPAIF_IRQ_FORCE2__ERR_RDDMA_CH1___M 0x00000020
#define   LPASS_LPAIF_IRQ_FORCE2__ERR_RDDMA_CH1___S               5
#define   LPASS_LPAIF_IRQ_FORCE2__UNDR_RDDMA_CH1___M 0x00000010
#define   LPASS_LPAIF_IRQ_FORCE2__UNDR_RDDMA_CH1___S               4
#define   LPASS_LPAIF_IRQ_FORCE2__PER_RDDMA_CH1___M 0x00000008
#define   LPASS_LPAIF_IRQ_FORCE2__PER_RDDMA_CH1___S               3
#define   LPASS_LPAIF_IRQ_FORCE2__ERR_RDDMA_CH0___M 0x00000004
#define   LPASS_LPAIF_IRQ_FORCE2__ERR_RDDMA_CH0___S               2
#define   LPASS_LPAIF_IRQ_FORCE2__UNDR_RDDMA_CH0___M 0x00000002
#define   LPASS_LPAIF_IRQ_FORCE2__UNDR_RDDMA_CH0___S               1
#define   LPASS_LPAIF_IRQ_FORCE2__PER_RDDMA_CH0___M 0x00000001
#define   LPASS_LPAIF_IRQ_FORCE2__PER_RDDMA_CH0___S               0
#define LPASS_LPAIF_IRQ2_ENa(a)          (0x62E8A014+0x1000*(a))
#define   LPASS_LPAIF_IRQ2_ENa_aMIN 0
#define   LPASS_LPAIF_IRQ2_ENa_aMAX 2
#define   LPASS_LPAIF_IRQ2_ENa_ELEM 3
#define   LPASS_LPAIF_IRQ2_ENa___RWC                QCSR_REG_RW
#define   LPASS_LPAIF_IRQ2_ENa___POR             0x00000000
#define   LPASS_LPAIF_IRQ2_ENa__ERR_WRDMA_CH5___POR 0x0
#define   LPASS_LPAIF_IRQ2_ENa__OVR_WRDMA_CH5___POR 0x0
#define   LPASS_LPAIF_IRQ2_ENa__PER_WRDMA_CH5___POR 0x0
#define   LPASS_LPAIF_IRQ2_ENa__ERR_WRDMA_CH4___POR 0x0
#define   LPASS_LPAIF_IRQ2_ENa__OVR_WRDMA_CH4___POR 0x0
#define   LPASS_LPAIF_IRQ2_ENa__PER_WRDMA_CH4___POR 0x0
#define   LPASS_LPAIF_IRQ2_ENa__ERR_RDDMA_CH5___POR 0x0
#define   LPASS_LPAIF_IRQ2_ENa__UNDR_RDDMA_CH5___POR 0x0
#define   LPASS_LPAIF_IRQ2_ENa__PER_RDDMA_CH5___POR 0x0
#define   LPASS_LPAIF_IRQ2_ENa__UNDR_EXTERNAL___POR 0x0
#define   LPASS_LPAIF_IRQ2_ENa__ERR_WRDMA_CH5___M 0x00000200
#define   LPASS_LPAIF_IRQ2_ENa__ERR_WRDMA_CH5___S               9
#define   LPASS_LPAIF_IRQ2_ENa__OVR_WRDMA_CH5___M 0x00000100
#define   LPASS_LPAIF_IRQ2_ENa__OVR_WRDMA_CH5___S               8
#define   LPASS_LPAIF_IRQ2_ENa__PER_WRDMA_CH5___M 0x00000080
#define   LPASS_LPAIF_IRQ2_ENa__PER_WRDMA_CH5___S               7
#define   LPASS_LPAIF_IRQ2_ENa__ERR_WRDMA_CH4___M 0x00000040
#define   LPASS_LPAIF_IRQ2_ENa__ERR_WRDMA_CH4___S               6
#define   LPASS_LPAIF_IRQ2_ENa__OVR_WRDMA_CH4___M 0x00000020
#define   LPASS_LPAIF_IRQ2_ENa__OVR_WRDMA_CH4___S               5
#define   LPASS_LPAIF_IRQ2_ENa__PER_WRDMA_CH4___M 0x00000010
#define   LPASS_LPAIF_IRQ2_ENa__PER_WRDMA_CH4___S               4
#define   LPASS_LPAIF_IRQ2_ENa__ERR_RDDMA_CH5___M 0x00000008
#define   LPASS_LPAIF_IRQ2_ENa__ERR_RDDMA_CH5___S               3
#define   LPASS_LPAIF_IRQ2_ENa__UNDR_RDDMA_CH5___M 0x00000004
#define   LPASS_LPAIF_IRQ2_ENa__UNDR_RDDMA_CH5___S               2
#define   LPASS_LPAIF_IRQ2_ENa__PER_RDDMA_CH5___M 0x00000002
#define   LPASS_LPAIF_IRQ2_ENa__PER_RDDMA_CH5___S               1
#define   LPASS_LPAIF_IRQ2_ENa__UNDR_EXTERNAL___M 0x00000001
#define   LPASS_LPAIF_IRQ2_ENa__UNDR_EXTERNAL___S               0
#define   LPASS_LPAIF_IRQ2_ENa___M               0x000003FF
#define   LPASS_LPAIF_IRQ2_ENa___S                             0
#define LPASS_LPAIF_IRQ2_EN0                      (0x62E8A014)
#define   LPASS_LPAIF_IRQ2_EN0___RWC                QCSR_REG_RW
#define   LPASS_LPAIF_IRQ2_EN0__ERR_WRDMA_CH5___M 0x00000200
#define   LPASS_LPAIF_IRQ2_EN0__ERR_WRDMA_CH5___S               9
#define   LPASS_LPAIF_IRQ2_EN0__OVR_WRDMA_CH5___M 0x00000100
#define   LPASS_LPAIF_IRQ2_EN0__OVR_WRDMA_CH5___S               8
#define   LPASS_LPAIF_IRQ2_EN0__PER_WRDMA_CH5___M 0x00000080
#define   LPASS_LPAIF_IRQ2_EN0__PER_WRDMA_CH5___S               7
#define   LPASS_LPAIF_IRQ2_EN0__ERR_WRDMA_CH4___M 0x00000040
#define   LPASS_LPAIF_IRQ2_EN0__ERR_WRDMA_CH4___S               6
#define   LPASS_LPAIF_IRQ2_EN0__OVR_WRDMA_CH4___M 0x00000020
#define   LPASS_LPAIF_IRQ2_EN0__OVR_WRDMA_CH4___S               5
#define   LPASS_LPAIF_IRQ2_EN0__PER_WRDMA_CH4___M 0x00000010
#define   LPASS_LPAIF_IRQ2_EN0__PER_WRDMA_CH4___S               4
#define   LPASS_LPAIF_IRQ2_EN0__ERR_RDDMA_CH5___M 0x00000008
#define   LPASS_LPAIF_IRQ2_EN0__ERR_RDDMA_CH5___S               3
#define   LPASS_LPAIF_IRQ2_EN0__UNDR_RDDMA_CH5___M 0x00000004
#define   LPASS_LPAIF_IRQ2_EN0__UNDR_RDDMA_CH5___S               2
#define   LPASS_LPAIF_IRQ2_EN0__PER_RDDMA_CH5___M 0x00000002
#define   LPASS_LPAIF_IRQ2_EN0__PER_RDDMA_CH5___S               1
#define   LPASS_LPAIF_IRQ2_EN0__UNDR_EXTERNAL___M 0x00000001
#define   LPASS_LPAIF_IRQ2_EN0__UNDR_EXTERNAL___S               0
#define LPASS_LPAIF_IRQ2_EN1                      (0x62E8B014)
#define   LPASS_LPAIF_IRQ2_EN1___RWC                QCSR_REG_RW
#define   LPASS_LPAIF_IRQ2_EN1__ERR_WRDMA_CH5___M 0x00000200
#define   LPASS_LPAIF_IRQ2_EN1__ERR_WRDMA_CH5___S               9
#define   LPASS_LPAIF_IRQ2_EN1__OVR_WRDMA_CH5___M 0x00000100
#define   LPASS_LPAIF_IRQ2_EN1__OVR_WRDMA_CH5___S               8
#define   LPASS_LPAIF_IRQ2_EN1__PER_WRDMA_CH5___M 0x00000080
#define   LPASS_LPAIF_IRQ2_EN1__PER_WRDMA_CH5___S               7
#define   LPASS_LPAIF_IRQ2_EN1__ERR_WRDMA_CH4___M 0x00000040
#define   LPASS_LPAIF_IRQ2_EN1__ERR_WRDMA_CH4___S               6
#define   LPASS_LPAIF_IRQ2_EN1__OVR_WRDMA_CH4___M 0x00000020
#define   LPASS_LPAIF_IRQ2_EN1__OVR_WRDMA_CH4___S               5
#define   LPASS_LPAIF_IRQ2_EN1__PER_WRDMA_CH4___M 0x00000010
#define   LPASS_LPAIF_IRQ2_EN1__PER_WRDMA_CH4___S               4
#define   LPASS_LPAIF_IRQ2_EN1__ERR_RDDMA_CH5___M 0x00000008
#define   LPASS_LPAIF_IRQ2_EN1__ERR_RDDMA_CH5___S               3
#define   LPASS_LPAIF_IRQ2_EN1__UNDR_RDDMA_CH5___M 0x00000004
#define   LPASS_LPAIF_IRQ2_EN1__UNDR_RDDMA_CH5___S               2
#define   LPASS_LPAIF_IRQ2_EN1__PER_RDDMA_CH5___M 0x00000002
#define   LPASS_LPAIF_IRQ2_EN1__PER_RDDMA_CH5___S               1
#define   LPASS_LPAIF_IRQ2_EN1__UNDR_EXTERNAL___M 0x00000001
#define   LPASS_LPAIF_IRQ2_EN1__UNDR_EXTERNAL___S               0
#define LPASS_LPAIF_IRQ2_EN2                      (0x62E8C014)
#define   LPASS_LPAIF_IRQ2_EN2___RWC                QCSR_REG_RW
#define   LPASS_LPAIF_IRQ2_EN2__ERR_WRDMA_CH5___M 0x00000200
#define   LPASS_LPAIF_IRQ2_EN2__ERR_WRDMA_CH5___S               9
#define   LPASS_LPAIF_IRQ2_EN2__OVR_WRDMA_CH5___M 0x00000100
#define   LPASS_LPAIF_IRQ2_EN2__OVR_WRDMA_CH5___S               8
#define   LPASS_LPAIF_IRQ2_EN2__PER_WRDMA_CH5___M 0x00000080
#define   LPASS_LPAIF_IRQ2_EN2__PER_WRDMA_CH5___S               7
#define   LPASS_LPAIF_IRQ2_EN2__ERR_WRDMA_CH4___M 0x00000040
#define   LPASS_LPAIF_IRQ2_EN2__ERR_WRDMA_CH4___S               6
#define   LPASS_LPAIF_IRQ2_EN2__OVR_WRDMA_CH4___M 0x00000020
#define   LPASS_LPAIF_IRQ2_EN2__OVR_WRDMA_CH4___S               5
#define   LPASS_LPAIF_IRQ2_EN2__PER_WRDMA_CH4___M 0x00000010
#define   LPASS_LPAIF_IRQ2_EN2__PER_WRDMA_CH4___S               4
#define   LPASS_LPAIF_IRQ2_EN2__ERR_RDDMA_CH5___M 0x00000008
#define   LPASS_LPAIF_IRQ2_EN2__ERR_RDDMA_CH5___S               3
#define   LPASS_LPAIF_IRQ2_EN2__UNDR_RDDMA_CH5___M 0x00000004
#define   LPASS_LPAIF_IRQ2_EN2__UNDR_RDDMA_CH5___S               2
#define   LPASS_LPAIF_IRQ2_EN2__PER_RDDMA_CH5___M 0x00000002
#define   LPASS_LPAIF_IRQ2_EN2__PER_RDDMA_CH5___S               1
#define   LPASS_LPAIF_IRQ2_EN2__UNDR_EXTERNAL___M 0x00000001
#define   LPASS_LPAIF_IRQ2_EN2__UNDR_EXTERNAL___S               0
#define LPASS_LPAIF_IRQ2_STATa(a)        (0x62E8A018+0x1000*(a))
#define   LPASS_LPAIF_IRQ2_STATa_aMIN 0
#define   LPASS_LPAIF_IRQ2_STATa_aMAX 2
#define   LPASS_LPAIF_IRQ2_STATa_ELEM 3
#define   LPASS_LPAIF_IRQ2_STATa___RWC              QCSR_REG_RO
#define   LPASS_LPAIF_IRQ2_STATa___POR           0x00000000
#define   LPASS_LPAIF_IRQ2_STATa__ERR_WRDMA_CH5___POR 0x0
#define   LPASS_LPAIF_IRQ2_STATa__OVR_WRDMA_CH5___POR 0x0
#define   LPASS_LPAIF_IRQ2_STATa__PER_WRDMA_CH5___POR 0x0
#define   LPASS_LPAIF_IRQ2_STATa__ERR_WRDMA_CH4___POR 0x0
#define   LPASS_LPAIF_IRQ2_STATa__OVR_WRDMA_CH4___POR 0x0
#define   LPASS_LPAIF_IRQ2_STATa__PER_WRDMA_CH4___POR 0x0
#define   LPASS_LPAIF_IRQ2_STATa__ERR_RDDMA_CH5___POR 0x0
#define   LPASS_LPAIF_IRQ2_STATa__UNDR_RDDMA_CH5___POR 0x0
#define   LPASS_LPAIF_IRQ2_STATa__PER_RDDMA_CH5___POR 0x0
#define   LPASS_LPAIF_IRQ2_STATa__UNDR_EXTERNAL___POR 0x0
#define   LPASS_LPAIF_IRQ2_STATa__ERR_WRDMA_CH5___M 0x00000200
#define   LPASS_LPAIF_IRQ2_STATa__ERR_WRDMA_CH5___S               9
#define   LPASS_LPAIF_IRQ2_STATa__OVR_WRDMA_CH5___M 0x00000100
#define   LPASS_LPAIF_IRQ2_STATa__OVR_WRDMA_CH5___S               8
#define   LPASS_LPAIF_IRQ2_STATa__PER_WRDMA_CH5___M 0x00000080
#define   LPASS_LPAIF_IRQ2_STATa__PER_WRDMA_CH5___S               7
#define   LPASS_LPAIF_IRQ2_STATa__ERR_WRDMA_CH4___M 0x00000040
#define   LPASS_LPAIF_IRQ2_STATa__ERR_WRDMA_CH4___S               6
#define   LPASS_LPAIF_IRQ2_STATa__OVR_WRDMA_CH4___M 0x00000020
#define   LPASS_LPAIF_IRQ2_STATa__OVR_WRDMA_CH4___S               5
#define   LPASS_LPAIF_IRQ2_STATa__PER_WRDMA_CH4___M 0x00000010
#define   LPASS_LPAIF_IRQ2_STATa__PER_WRDMA_CH4___S               4
#define   LPASS_LPAIF_IRQ2_STATa__ERR_RDDMA_CH5___M 0x00000008
#define   LPASS_LPAIF_IRQ2_STATa__ERR_RDDMA_CH5___S               3
#define   LPASS_LPAIF_IRQ2_STATa__UNDR_RDDMA_CH5___M 0x00000004
#define   LPASS_LPAIF_IRQ2_STATa__UNDR_RDDMA_CH5___S               2
#define   LPASS_LPAIF_IRQ2_STATa__PER_RDDMA_CH5___M 0x00000002
#define   LPASS_LPAIF_IRQ2_STATa__PER_RDDMA_CH5___S               1
#define   LPASS_LPAIF_IRQ2_STATa__UNDR_EXTERNAL___M 0x00000001
#define   LPASS_LPAIF_IRQ2_STATa__UNDR_EXTERNAL___S               0
#define   LPASS_LPAIF_IRQ2_STATa___M             0x000003FF
#define   LPASS_LPAIF_IRQ2_STATa___S                           0
#define LPASS_LPAIF_IRQ2_STAT0                    (0x62E8A018)
#define   LPASS_LPAIF_IRQ2_STAT0___RWC              QCSR_REG_RO
#define   LPASS_LPAIF_IRQ2_STAT0__ERR_WRDMA_CH5___M 0x00000200
#define   LPASS_LPAIF_IRQ2_STAT0__ERR_WRDMA_CH5___S               9
#define   LPASS_LPAIF_IRQ2_STAT0__OVR_WRDMA_CH5___M 0x00000100
#define   LPASS_LPAIF_IRQ2_STAT0__OVR_WRDMA_CH5___S               8
#define   LPASS_LPAIF_IRQ2_STAT0__PER_WRDMA_CH5___M 0x00000080
#define   LPASS_LPAIF_IRQ2_STAT0__PER_WRDMA_CH5___S               7
#define   LPASS_LPAIF_IRQ2_STAT0__ERR_WRDMA_CH4___M 0x00000040
#define   LPASS_LPAIF_IRQ2_STAT0__ERR_WRDMA_CH4___S               6
#define   LPASS_LPAIF_IRQ2_STAT0__OVR_WRDMA_CH4___M 0x00000020
#define   LPASS_LPAIF_IRQ2_STAT0__OVR_WRDMA_CH4___S               5
#define   LPASS_LPAIF_IRQ2_STAT0__PER_WRDMA_CH4___M 0x00000010
#define   LPASS_LPAIF_IRQ2_STAT0__PER_WRDMA_CH4___S               4
#define   LPASS_LPAIF_IRQ2_STAT0__ERR_RDDMA_CH5___M 0x00000008
#define   LPASS_LPAIF_IRQ2_STAT0__ERR_RDDMA_CH5___S               3
#define   LPASS_LPAIF_IRQ2_STAT0__UNDR_RDDMA_CH5___M 0x00000004
#define   LPASS_LPAIF_IRQ2_STAT0__UNDR_RDDMA_CH5___S               2
#define   LPASS_LPAIF_IRQ2_STAT0__PER_RDDMA_CH5___M 0x00000002
#define   LPASS_LPAIF_IRQ2_STAT0__PER_RDDMA_CH5___S               1
#define   LPASS_LPAIF_IRQ2_STAT0__UNDR_EXTERNAL___M 0x00000001
#define   LPASS_LPAIF_IRQ2_STAT0__UNDR_EXTERNAL___S               0
#define LPASS_LPAIF_IRQ2_STAT1                    (0x62E8B018)
#define   LPASS_LPAIF_IRQ2_STAT1___RWC              QCSR_REG_RO
#define   LPASS_LPAIF_IRQ2_STAT1__ERR_WRDMA_CH5___M 0x00000200
#define   LPASS_LPAIF_IRQ2_STAT1__ERR_WRDMA_CH5___S               9
#define   LPASS_LPAIF_IRQ2_STAT1__OVR_WRDMA_CH5___M 0x00000100
#define   LPASS_LPAIF_IRQ2_STAT1__OVR_WRDMA_CH5___S               8
#define   LPASS_LPAIF_IRQ2_STAT1__PER_WRDMA_CH5___M 0x00000080
#define   LPASS_LPAIF_IRQ2_STAT1__PER_WRDMA_CH5___S               7
#define   LPASS_LPAIF_IRQ2_STAT1__ERR_WRDMA_CH4___M 0x00000040
#define   LPASS_LPAIF_IRQ2_STAT1__ERR_WRDMA_CH4___S               6
#define   LPASS_LPAIF_IRQ2_STAT1__OVR_WRDMA_CH4___M 0x00000020
#define   LPASS_LPAIF_IRQ2_STAT1__OVR_WRDMA_CH4___S               5
#define   LPASS_LPAIF_IRQ2_STAT1__PER_WRDMA_CH4___M 0x00000010
#define   LPASS_LPAIF_IRQ2_STAT1__PER_WRDMA_CH4___S               4
#define   LPASS_LPAIF_IRQ2_STAT1__ERR_RDDMA_CH5___M 0x00000008
#define   LPASS_LPAIF_IRQ2_STAT1__ERR_RDDMA_CH5___S               3
#define   LPASS_LPAIF_IRQ2_STAT1__UNDR_RDDMA_CH5___M 0x00000004
#define   LPASS_LPAIF_IRQ2_STAT1__UNDR_RDDMA_CH5___S               2
#define   LPASS_LPAIF_IRQ2_STAT1__PER_RDDMA_CH5___M 0x00000002
#define   LPASS_LPAIF_IRQ2_STAT1__PER_RDDMA_CH5___S               1
#define   LPASS_LPAIF_IRQ2_STAT1__UNDR_EXTERNAL___M 0x00000001
#define   LPASS_LPAIF_IRQ2_STAT1__UNDR_EXTERNAL___S               0
#define LPASS_LPAIF_IRQ2_STAT2                    (0x62E8C018)
#define   LPASS_LPAIF_IRQ2_STAT2___RWC              QCSR_REG_RO
#define   LPASS_LPAIF_IRQ2_STAT2__ERR_WRDMA_CH5___M 0x00000200
#define   LPASS_LPAIF_IRQ2_STAT2__ERR_WRDMA_CH5___S               9
#define   LPASS_LPAIF_IRQ2_STAT2__OVR_WRDMA_CH5___M 0x00000100
#define   LPASS_LPAIF_IRQ2_STAT2__OVR_WRDMA_CH5___S               8
#define   LPASS_LPAIF_IRQ2_STAT2__PER_WRDMA_CH5___M 0x00000080
#define   LPASS_LPAIF_IRQ2_STAT2__PER_WRDMA_CH5___S               7
#define   LPASS_LPAIF_IRQ2_STAT2__ERR_WRDMA_CH4___M 0x00000040
#define   LPASS_LPAIF_IRQ2_STAT2__ERR_WRDMA_CH4___S               6
#define   LPASS_LPAIF_IRQ2_STAT2__OVR_WRDMA_CH4___M 0x00000020
#define   LPASS_LPAIF_IRQ2_STAT2__OVR_WRDMA_CH4___S               5
#define   LPASS_LPAIF_IRQ2_STAT2__PER_WRDMA_CH4___M 0x00000010
#define   LPASS_LPAIF_IRQ2_STAT2__PER_WRDMA_CH4___S               4
#define   LPASS_LPAIF_IRQ2_STAT2__ERR_RDDMA_CH5___M 0x00000008
#define   LPASS_LPAIF_IRQ2_STAT2__ERR_RDDMA_CH5___S               3
#define   LPASS_LPAIF_IRQ2_STAT2__UNDR_RDDMA_CH5___M 0x00000004
#define   LPASS_LPAIF_IRQ2_STAT2__UNDR_RDDMA_CH5___S               2
#define   LPASS_LPAIF_IRQ2_STAT2__PER_RDDMA_CH5___M 0x00000002
#define   LPASS_LPAIF_IRQ2_STAT2__PER_RDDMA_CH5___S               1
#define   LPASS_LPAIF_IRQ2_STAT2__UNDR_EXTERNAL___M 0x00000001
#define   LPASS_LPAIF_IRQ2_STAT2__UNDR_EXTERNAL___S               0
#define LPASS_LPAIF_IRQ2_RAW_STATa(a)    (0x62E8A01C+0x1000*(a))
#define   LPASS_LPAIF_IRQ2_RAW_STATa_aMIN 0
#define   LPASS_LPAIF_IRQ2_RAW_STATa_aMAX 2
#define   LPASS_LPAIF_IRQ2_RAW_STATa_ELEM 3
#define   LPASS_LPAIF_IRQ2_RAW_STATa___RWC          QCSR_REG_RO
#define   LPASS_LPAIF_IRQ2_RAW_STATa___POR       0x00000000
#define   LPASS_LPAIF_IRQ2_RAW_STATa__ERR_WRDMA_CH5___POR 0x0
#define   LPASS_LPAIF_IRQ2_RAW_STATa__OVR_WRDMA_CH5___POR 0x0
#define   LPASS_LPAIF_IRQ2_RAW_STATa__PER_WRDMA_CH5___POR 0x0
#define   LPASS_LPAIF_IRQ2_RAW_STATa__ERR_WRDMA_CH4___POR 0x0
#define   LPASS_LPAIF_IRQ2_RAW_STATa__OVR_WRDMA_CH4___POR 0x0
#define   LPASS_LPAIF_IRQ2_RAW_STATa__PER_WRDMA_CH4___POR 0x0
#define   LPASS_LPAIF_IRQ2_RAW_STATa__ERR_RDDMA_CH5___POR 0x0
#define   LPASS_LPAIF_IRQ2_RAW_STATa__UNDR_RDDMA_CH5___POR 0x0
#define   LPASS_LPAIF_IRQ2_RAW_STATa__PER_RDDMA_CH5___POR 0x0
#define   LPASS_LPAIF_IRQ2_RAW_STATa__UNDR_EXTERNAL___POR 0x0
#define   LPASS_LPAIF_IRQ2_RAW_STATa__ERR_WRDMA_CH5___M 0x00000200
#define   LPASS_LPAIF_IRQ2_RAW_STATa__ERR_WRDMA_CH5___S               9
#define   LPASS_LPAIF_IRQ2_RAW_STATa__OVR_WRDMA_CH5___M 0x00000100
#define   LPASS_LPAIF_IRQ2_RAW_STATa__OVR_WRDMA_CH5___S               8
#define   LPASS_LPAIF_IRQ2_RAW_STATa__PER_WRDMA_CH5___M 0x00000080
#define   LPASS_LPAIF_IRQ2_RAW_STATa__PER_WRDMA_CH5___S               7
#define   LPASS_LPAIF_IRQ2_RAW_STATa__ERR_WRDMA_CH4___M 0x00000040
#define   LPASS_LPAIF_IRQ2_RAW_STATa__ERR_WRDMA_CH4___S               6
#define   LPASS_LPAIF_IRQ2_RAW_STATa__OVR_WRDMA_CH4___M 0x00000020
#define   LPASS_LPAIF_IRQ2_RAW_STATa__OVR_WRDMA_CH4___S               5
#define   LPASS_LPAIF_IRQ2_RAW_STATa__PER_WRDMA_CH4___M 0x00000010
#define   LPASS_LPAIF_IRQ2_RAW_STATa__PER_WRDMA_CH4___S               4
#define   LPASS_LPAIF_IRQ2_RAW_STATa__ERR_RDDMA_CH5___M 0x00000008
#define   LPASS_LPAIF_IRQ2_RAW_STATa__ERR_RDDMA_CH5___S               3
#define   LPASS_LPAIF_IRQ2_RAW_STATa__UNDR_RDDMA_CH5___M 0x00000004
#define   LPASS_LPAIF_IRQ2_RAW_STATa__UNDR_RDDMA_CH5___S               2
#define   LPASS_LPAIF_IRQ2_RAW_STATa__PER_RDDMA_CH5___M 0x00000002
#define   LPASS_LPAIF_IRQ2_RAW_STATa__PER_RDDMA_CH5___S               1
#define   LPASS_LPAIF_IRQ2_RAW_STATa__UNDR_EXTERNAL___M 0x00000001
#define   LPASS_LPAIF_IRQ2_RAW_STATa__UNDR_EXTERNAL___S               0
#define   LPASS_LPAIF_IRQ2_RAW_STATa___M         0x000003FF
#define   LPASS_LPAIF_IRQ2_RAW_STATa___S                       0
#define LPASS_LPAIF_IRQ2_RAW_STAT0                (0x62E8A01C)
#define   LPASS_LPAIF_IRQ2_RAW_STAT0___RWC          QCSR_REG_RO
#define   LPASS_LPAIF_IRQ2_RAW_STAT0__ERR_WRDMA_CH5___M 0x00000200
#define   LPASS_LPAIF_IRQ2_RAW_STAT0__ERR_WRDMA_CH5___S               9
#define   LPASS_LPAIF_IRQ2_RAW_STAT0__OVR_WRDMA_CH5___M 0x00000100
#define   LPASS_LPAIF_IRQ2_RAW_STAT0__OVR_WRDMA_CH5___S               8
#define   LPASS_LPAIF_IRQ2_RAW_STAT0__PER_WRDMA_CH5___M 0x00000080
#define   LPASS_LPAIF_IRQ2_RAW_STAT0__PER_WRDMA_CH5___S               7
#define   LPASS_LPAIF_IRQ2_RAW_STAT0__ERR_WRDMA_CH4___M 0x00000040
#define   LPASS_LPAIF_IRQ2_RAW_STAT0__ERR_WRDMA_CH4___S               6
#define   LPASS_LPAIF_IRQ2_RAW_STAT0__OVR_WRDMA_CH4___M 0x00000020
#define   LPASS_LPAIF_IRQ2_RAW_STAT0__OVR_WRDMA_CH4___S               5
#define   LPASS_LPAIF_IRQ2_RAW_STAT0__PER_WRDMA_CH4___M 0x00000010
#define   LPASS_LPAIF_IRQ2_RAW_STAT0__PER_WRDMA_CH4___S               4
#define   LPASS_LPAIF_IRQ2_RAW_STAT0__ERR_RDDMA_CH5___M 0x00000008
#define   LPASS_LPAIF_IRQ2_RAW_STAT0__ERR_RDDMA_CH5___S               3
#define   LPASS_LPAIF_IRQ2_RAW_STAT0__UNDR_RDDMA_CH5___M 0x00000004
#define   LPASS_LPAIF_IRQ2_RAW_STAT0__UNDR_RDDMA_CH5___S               2
#define   LPASS_LPAIF_IRQ2_RAW_STAT0__PER_RDDMA_CH5___M 0x00000002
#define   LPASS_LPAIF_IRQ2_RAW_STAT0__PER_RDDMA_CH5___S               1
#define   LPASS_LPAIF_IRQ2_RAW_STAT0__UNDR_EXTERNAL___M 0x00000001
#define   LPASS_LPAIF_IRQ2_RAW_STAT0__UNDR_EXTERNAL___S               0
#define LPASS_LPAIF_IRQ2_RAW_STAT1                (0x62E8B01C)
#define   LPASS_LPAIF_IRQ2_RAW_STAT1___RWC          QCSR_REG_RO
#define   LPASS_LPAIF_IRQ2_RAW_STAT1__ERR_WRDMA_CH5___M 0x00000200
#define   LPASS_LPAIF_IRQ2_RAW_STAT1__ERR_WRDMA_CH5___S               9
#define   LPASS_LPAIF_IRQ2_RAW_STAT1__OVR_WRDMA_CH5___M 0x00000100
#define   LPASS_LPAIF_IRQ2_RAW_STAT1__OVR_WRDMA_CH5___S               8
#define   LPASS_LPAIF_IRQ2_RAW_STAT1__PER_WRDMA_CH5___M 0x00000080
#define   LPASS_LPAIF_IRQ2_RAW_STAT1__PER_WRDMA_CH5___S               7
#define   LPASS_LPAIF_IRQ2_RAW_STAT1__ERR_WRDMA_CH4___M 0x00000040
#define   LPASS_LPAIF_IRQ2_RAW_STAT1__ERR_WRDMA_CH4___S               6
#define   LPASS_LPAIF_IRQ2_RAW_STAT1__OVR_WRDMA_CH4___M 0x00000020
#define   LPASS_LPAIF_IRQ2_RAW_STAT1__OVR_WRDMA_CH4___S               5
#define   LPASS_LPAIF_IRQ2_RAW_STAT1__PER_WRDMA_CH4___M 0x00000010
#define   LPASS_LPAIF_IRQ2_RAW_STAT1__PER_WRDMA_CH4___S               4
#define   LPASS_LPAIF_IRQ2_RAW_STAT1__ERR_RDDMA_CH5___M 0x00000008
#define   LPASS_LPAIF_IRQ2_RAW_STAT1__ERR_RDDMA_CH5___S               3
#define   LPASS_LPAIF_IRQ2_RAW_STAT1__UNDR_RDDMA_CH5___M 0x00000004
#define   LPASS_LPAIF_IRQ2_RAW_STAT1__UNDR_RDDMA_CH5___S               2
#define   LPASS_LPAIF_IRQ2_RAW_STAT1__PER_RDDMA_CH5___M 0x00000002
#define   LPASS_LPAIF_IRQ2_RAW_STAT1__PER_RDDMA_CH5___S               1
#define   LPASS_LPAIF_IRQ2_RAW_STAT1__UNDR_EXTERNAL___M 0x00000001
#define   LPASS_LPAIF_IRQ2_RAW_STAT1__UNDR_EXTERNAL___S               0
#define LPASS_LPAIF_IRQ2_RAW_STAT2                (0x62E8C01C)
#define   LPASS_LPAIF_IRQ2_RAW_STAT2___RWC          QCSR_REG_RO
#define   LPASS_LPAIF_IRQ2_RAW_STAT2__ERR_WRDMA_CH5___M 0x00000200
#define   LPASS_LPAIF_IRQ2_RAW_STAT2__ERR_WRDMA_CH5___S               9
#define   LPASS_LPAIF_IRQ2_RAW_STAT2__OVR_WRDMA_CH5___M 0x00000100
#define   LPASS_LPAIF_IRQ2_RAW_STAT2__OVR_WRDMA_CH5___S               8
#define   LPASS_LPAIF_IRQ2_RAW_STAT2__PER_WRDMA_CH5___M 0x00000080
#define   LPASS_LPAIF_IRQ2_RAW_STAT2__PER_WRDMA_CH5___S               7
#define   LPASS_LPAIF_IRQ2_RAW_STAT2__ERR_WRDMA_CH4___M 0x00000040
#define   LPASS_LPAIF_IRQ2_RAW_STAT2__ERR_WRDMA_CH4___S               6
#define   LPASS_LPAIF_IRQ2_RAW_STAT2__OVR_WRDMA_CH4___M 0x00000020
#define   LPASS_LPAIF_IRQ2_RAW_STAT2__OVR_WRDMA_CH4___S               5
#define   LPASS_LPAIF_IRQ2_RAW_STAT2__PER_WRDMA_CH4___M 0x00000010
#define   LPASS_LPAIF_IRQ2_RAW_STAT2__PER_WRDMA_CH4___S               4
#define   LPASS_LPAIF_IRQ2_RAW_STAT2__ERR_RDDMA_CH5___M 0x00000008
#define   LPASS_LPAIF_IRQ2_RAW_STAT2__ERR_RDDMA_CH5___S               3
#define   LPASS_LPAIF_IRQ2_RAW_STAT2__UNDR_RDDMA_CH5___M 0x00000004
#define   LPASS_LPAIF_IRQ2_RAW_STAT2__UNDR_RDDMA_CH5___S               2
#define   LPASS_LPAIF_IRQ2_RAW_STAT2__PER_RDDMA_CH5___M 0x00000002
#define   LPASS_LPAIF_IRQ2_RAW_STAT2__PER_RDDMA_CH5___S               1
#define   LPASS_LPAIF_IRQ2_RAW_STAT2__UNDR_EXTERNAL___M 0x00000001
#define   LPASS_LPAIF_IRQ2_RAW_STAT2__UNDR_EXTERNAL___S               0
#define LPASS_LPAIF_IRQ2_CLEARa(a)       (0x62E8A020+0x1000*(a))
#define   LPASS_LPAIF_IRQ2_CLEARa_aMIN 0
#define   LPASS_LPAIF_IRQ2_CLEARa_aMAX 2
#define   LPASS_LPAIF_IRQ2_CLEARa_ELEM 3
#define   LPASS_LPAIF_IRQ2_CLEARa___RWC             QCSR_REG_WO
#define   LPASS_LPAIF_IRQ2_CLEARa___POR          0x00000000
#define   LPASS_LPAIF_IRQ2_CLEARa__ERR_WRDMA_CH5___POR 0x0
#define   LPASS_LPAIF_IRQ2_CLEARa__OVR_WRDMA_CH5___POR 0x0
#define   LPASS_LPAIF_IRQ2_CLEARa__PER_WRDMA_CH5___POR 0x0
#define   LPASS_LPAIF_IRQ2_CLEARa__ERR_WRDMA_CH4___POR 0x0
#define   LPASS_LPAIF_IRQ2_CLEARa__OVR_WRDMA_CH4___POR 0x0
#define   LPASS_LPAIF_IRQ2_CLEARa__PER_WRDMA_CH4___POR 0x0
#define   LPASS_LPAIF_IRQ2_CLEARa__ERR_RDDMA_CH5___POR 0x0
#define   LPASS_LPAIF_IRQ2_CLEARa__UNDR_RDDMA_CH5___POR 0x0
#define   LPASS_LPAIF_IRQ2_CLEARa__PER_RDDMA_CH5___POR 0x0
#define   LPASS_LPAIF_IRQ2_CLEARa__UNDR_EXTERNAL___POR 0x0
#define   LPASS_LPAIF_IRQ2_CLEARa__ERR_WRDMA_CH5___M 0x00000200
#define   LPASS_LPAIF_IRQ2_CLEARa__ERR_WRDMA_CH5___S               9
#define   LPASS_LPAIF_IRQ2_CLEARa__OVR_WRDMA_CH5___M 0x00000100
#define   LPASS_LPAIF_IRQ2_CLEARa__OVR_WRDMA_CH5___S               8
#define   LPASS_LPAIF_IRQ2_CLEARa__PER_WRDMA_CH5___M 0x00000080
#define   LPASS_LPAIF_IRQ2_CLEARa__PER_WRDMA_CH5___S               7
#define   LPASS_LPAIF_IRQ2_CLEARa__ERR_WRDMA_CH4___M 0x00000040
#define   LPASS_LPAIF_IRQ2_CLEARa__ERR_WRDMA_CH4___S               6
#define   LPASS_LPAIF_IRQ2_CLEARa__OVR_WRDMA_CH4___M 0x00000020
#define   LPASS_LPAIF_IRQ2_CLEARa__OVR_WRDMA_CH4___S               5
#define   LPASS_LPAIF_IRQ2_CLEARa__PER_WRDMA_CH4___M 0x00000010
#define   LPASS_LPAIF_IRQ2_CLEARa__PER_WRDMA_CH4___S               4
#define   LPASS_LPAIF_IRQ2_CLEARa__ERR_RDDMA_CH5___M 0x00000008
#define   LPASS_LPAIF_IRQ2_CLEARa__ERR_RDDMA_CH5___S               3
#define   LPASS_LPAIF_IRQ2_CLEARa__UNDR_RDDMA_CH5___M 0x00000004
#define   LPASS_LPAIF_IRQ2_CLEARa__UNDR_RDDMA_CH5___S               2
#define   LPASS_LPAIF_IRQ2_CLEARa__PER_RDDMA_CH5___M 0x00000002
#define   LPASS_LPAIF_IRQ2_CLEARa__PER_RDDMA_CH5___S               1
#define   LPASS_LPAIF_IRQ2_CLEARa__UNDR_EXTERNAL___M 0x00000001
#define   LPASS_LPAIF_IRQ2_CLEARa__UNDR_EXTERNAL___S               0
#define   LPASS_LPAIF_IRQ2_CLEARa___M            0x000003FF
#define   LPASS_LPAIF_IRQ2_CLEARa___S                          0
#define LPASS_LPAIF_IRQ2_CLEAR0                   (0x62E8A020)
#define   LPASS_LPAIF_IRQ2_CLEAR0___RWC             QCSR_REG_WO
#define   LPASS_LPAIF_IRQ2_CLEAR0__ERR_WRDMA_CH5___M 0x00000200
#define   LPASS_LPAIF_IRQ2_CLEAR0__ERR_WRDMA_CH5___S               9
#define   LPASS_LPAIF_IRQ2_CLEAR0__OVR_WRDMA_CH5___M 0x00000100
#define   LPASS_LPAIF_IRQ2_CLEAR0__OVR_WRDMA_CH5___S               8
#define   LPASS_LPAIF_IRQ2_CLEAR0__PER_WRDMA_CH5___M 0x00000080
#define   LPASS_LPAIF_IRQ2_CLEAR0__PER_WRDMA_CH5___S               7
#define   LPASS_LPAIF_IRQ2_CLEAR0__ERR_WRDMA_CH4___M 0x00000040
#define   LPASS_LPAIF_IRQ2_CLEAR0__ERR_WRDMA_CH4___S               6
#define   LPASS_LPAIF_IRQ2_CLEAR0__OVR_WRDMA_CH4___M 0x00000020
#define   LPASS_LPAIF_IRQ2_CLEAR0__OVR_WRDMA_CH4___S               5
#define   LPASS_LPAIF_IRQ2_CLEAR0__PER_WRDMA_CH4___M 0x00000010
#define   LPASS_LPAIF_IRQ2_CLEAR0__PER_WRDMA_CH4___S               4
#define   LPASS_LPAIF_IRQ2_CLEAR0__ERR_RDDMA_CH5___M 0x00000008
#define   LPASS_LPAIF_IRQ2_CLEAR0__ERR_RDDMA_CH5___S               3
#define   LPASS_LPAIF_IRQ2_CLEAR0__UNDR_RDDMA_CH5___M 0x00000004
#define   LPASS_LPAIF_IRQ2_CLEAR0__UNDR_RDDMA_CH5___S               2
#define   LPASS_LPAIF_IRQ2_CLEAR0__PER_RDDMA_CH5___M 0x00000002
#define   LPASS_LPAIF_IRQ2_CLEAR0__PER_RDDMA_CH5___S               1
#define   LPASS_LPAIF_IRQ2_CLEAR0__UNDR_EXTERNAL___M 0x00000001
#define   LPASS_LPAIF_IRQ2_CLEAR0__UNDR_EXTERNAL___S               0
#define LPASS_LPAIF_IRQ2_CLEAR1                   (0x62E8B020)
#define   LPASS_LPAIF_IRQ2_CLEAR1___RWC             QCSR_REG_WO
#define   LPASS_LPAIF_IRQ2_CLEAR1__ERR_WRDMA_CH5___M 0x00000200
#define   LPASS_LPAIF_IRQ2_CLEAR1__ERR_WRDMA_CH5___S               9
#define   LPASS_LPAIF_IRQ2_CLEAR1__OVR_WRDMA_CH5___M 0x00000100
#define   LPASS_LPAIF_IRQ2_CLEAR1__OVR_WRDMA_CH5___S               8
#define   LPASS_LPAIF_IRQ2_CLEAR1__PER_WRDMA_CH5___M 0x00000080
#define   LPASS_LPAIF_IRQ2_CLEAR1__PER_WRDMA_CH5___S               7
#define   LPASS_LPAIF_IRQ2_CLEAR1__ERR_WRDMA_CH4___M 0x00000040
#define   LPASS_LPAIF_IRQ2_CLEAR1__ERR_WRDMA_CH4___S               6
#define   LPASS_LPAIF_IRQ2_CLEAR1__OVR_WRDMA_CH4___M 0x00000020
#define   LPASS_LPAIF_IRQ2_CLEAR1__OVR_WRDMA_CH4___S               5
#define   LPASS_LPAIF_IRQ2_CLEAR1__PER_WRDMA_CH4___M 0x00000010
#define   LPASS_LPAIF_IRQ2_CLEAR1__PER_WRDMA_CH4___S               4
#define   LPASS_LPAIF_IRQ2_CLEAR1__ERR_RDDMA_CH5___M 0x00000008
#define   LPASS_LPAIF_IRQ2_CLEAR1__ERR_RDDMA_CH5___S               3
#define   LPASS_LPAIF_IRQ2_CLEAR1__UNDR_RDDMA_CH5___M 0x00000004
#define   LPASS_LPAIF_IRQ2_CLEAR1__UNDR_RDDMA_CH5___S               2
#define   LPASS_LPAIF_IRQ2_CLEAR1__PER_RDDMA_CH5___M 0x00000002
#define   LPASS_LPAIF_IRQ2_CLEAR1__PER_RDDMA_CH5___S               1
#define   LPASS_LPAIF_IRQ2_CLEAR1__UNDR_EXTERNAL___M 0x00000001
#define   LPASS_LPAIF_IRQ2_CLEAR1__UNDR_EXTERNAL___S               0
#define LPASS_LPAIF_IRQ2_CLEAR2                   (0x62E8C020)
#define   LPASS_LPAIF_IRQ2_CLEAR2___RWC             QCSR_REG_WO
#define   LPASS_LPAIF_IRQ2_CLEAR2__ERR_WRDMA_CH5___M 0x00000200
#define   LPASS_LPAIF_IRQ2_CLEAR2__ERR_WRDMA_CH5___S               9
#define   LPASS_LPAIF_IRQ2_CLEAR2__OVR_WRDMA_CH5___M 0x00000100
#define   LPASS_LPAIF_IRQ2_CLEAR2__OVR_WRDMA_CH5___S               8
#define   LPASS_LPAIF_IRQ2_CLEAR2__PER_WRDMA_CH5___M 0x00000080
#define   LPASS_LPAIF_IRQ2_CLEAR2__PER_WRDMA_CH5___S               7
#define   LPASS_LPAIF_IRQ2_CLEAR2__ERR_WRDMA_CH4___M 0x00000040
#define   LPASS_LPAIF_IRQ2_CLEAR2__ERR_WRDMA_CH4___S               6
#define   LPASS_LPAIF_IRQ2_CLEAR2__OVR_WRDMA_CH4___M 0x00000020
#define   LPASS_LPAIF_IRQ2_CLEAR2__OVR_WRDMA_CH4___S               5
#define   LPASS_LPAIF_IRQ2_CLEAR2__PER_WRDMA_CH4___M 0x00000010
#define   LPASS_LPAIF_IRQ2_CLEAR2__PER_WRDMA_CH4___S               4
#define   LPASS_LPAIF_IRQ2_CLEAR2__ERR_RDDMA_CH5___M 0x00000008
#define   LPASS_LPAIF_IRQ2_CLEAR2__ERR_RDDMA_CH5___S               3
#define   LPASS_LPAIF_IRQ2_CLEAR2__UNDR_RDDMA_CH5___M 0x00000004
#define   LPASS_LPAIF_IRQ2_CLEAR2__UNDR_RDDMA_CH5___S               2
#define   LPASS_LPAIF_IRQ2_CLEAR2__PER_RDDMA_CH5___M 0x00000002
#define   LPASS_LPAIF_IRQ2_CLEAR2__PER_RDDMA_CH5___S               1
#define   LPASS_LPAIF_IRQ2_CLEAR2__UNDR_EXTERNAL___M 0x00000001
#define   LPASS_LPAIF_IRQ2_CLEAR2__UNDR_EXTERNAL___S               0
#define LPASS_LPAIF_IRQ2_FORCEa(a)       (0x62E8A024+0x1000*(a))
#define   LPASS_LPAIF_IRQ2_FORCEa_aMIN 0
#define   LPASS_LPAIF_IRQ2_FORCEa_aMAX 2
#define   LPASS_LPAIF_IRQ2_FORCEa_ELEM 3
#define   LPASS_LPAIF_IRQ2_FORCEa___RWC             QCSR_REG_WO
#define   LPASS_LPAIF_IRQ2_FORCEa___POR          0x00000000
#define   LPASS_LPAIF_IRQ2_FORCEa__ERR_WRDMA_CH5___POR 0x0
#define   LPASS_LPAIF_IRQ2_FORCEa__OVR_WRDMA_CH5___POR 0x0
#define   LPASS_LPAIF_IRQ2_FORCEa__PER_WRDMA_CH5___POR 0x0
#define   LPASS_LPAIF_IRQ2_FORCEa__ERR_WRDMA_CH4___POR 0x0
#define   LPASS_LPAIF_IRQ2_FORCEa__OVR_WRDMA_CH4___POR 0x0
#define   LPASS_LPAIF_IRQ2_FORCEa__PER_WRDMA_CH4___POR 0x0
#define   LPASS_LPAIF_IRQ2_FORCEa__ERR_RDDMA_CH5___POR 0x0
#define   LPASS_LPAIF_IRQ2_FORCEa__UNDR_RDDMA_CH5___POR 0x0
#define   LPASS_LPAIF_IRQ2_FORCEa__PER_RDDMA_CH5___POR 0x0
#define   LPASS_LPAIF_IRQ2_FORCEa__UNDR_EXTERNAL___POR 0x0
#define   LPASS_LPAIF_IRQ2_FORCEa__ERR_WRDMA_CH5___M 0x00000200
#define   LPASS_LPAIF_IRQ2_FORCEa__ERR_WRDMA_CH5___S               9
#define   LPASS_LPAIF_IRQ2_FORCEa__OVR_WRDMA_CH5___M 0x00000100
#define   LPASS_LPAIF_IRQ2_FORCEa__OVR_WRDMA_CH5___S               8
#define   LPASS_LPAIF_IRQ2_FORCEa__PER_WRDMA_CH5___M 0x00000080
#define   LPASS_LPAIF_IRQ2_FORCEa__PER_WRDMA_CH5___S               7
#define   LPASS_LPAIF_IRQ2_FORCEa__ERR_WRDMA_CH4___M 0x00000040
#define   LPASS_LPAIF_IRQ2_FORCEa__ERR_WRDMA_CH4___S               6
#define   LPASS_LPAIF_IRQ2_FORCEa__OVR_WRDMA_CH4___M 0x00000020
#define   LPASS_LPAIF_IRQ2_FORCEa__OVR_WRDMA_CH4___S               5
#define   LPASS_LPAIF_IRQ2_FORCEa__PER_WRDMA_CH4___M 0x00000010
#define   LPASS_LPAIF_IRQ2_FORCEa__PER_WRDMA_CH4___S               4
#define   LPASS_LPAIF_IRQ2_FORCEa__ERR_RDDMA_CH5___M 0x00000008
#define   LPASS_LPAIF_IRQ2_FORCEa__ERR_RDDMA_CH5___S               3
#define   LPASS_LPAIF_IRQ2_FORCEa__UNDR_RDDMA_CH5___M 0x00000004
#define   LPASS_LPAIF_IRQ2_FORCEa__UNDR_RDDMA_CH5___S               2
#define   LPASS_LPAIF_IRQ2_FORCEa__PER_RDDMA_CH5___M 0x00000002
#define   LPASS_LPAIF_IRQ2_FORCEa__PER_RDDMA_CH5___S               1
#define   LPASS_LPAIF_IRQ2_FORCEa__UNDR_EXTERNAL___M 0x00000001
#define   LPASS_LPAIF_IRQ2_FORCEa__UNDR_EXTERNAL___S               0
#define   LPASS_LPAIF_IRQ2_FORCEa___M            0x000003FF
#define   LPASS_LPAIF_IRQ2_FORCEa___S                          0
#define LPASS_LPAIF_IRQ2_FORCE0                   (0x62E8A024)
#define   LPASS_LPAIF_IRQ2_FORCE0___RWC             QCSR_REG_WO
#define   LPASS_LPAIF_IRQ2_FORCE0__ERR_WRDMA_CH5___M 0x00000200
#define   LPASS_LPAIF_IRQ2_FORCE0__ERR_WRDMA_CH5___S               9
#define   LPASS_LPAIF_IRQ2_FORCE0__OVR_WRDMA_CH5___M 0x00000100
#define   LPASS_LPAIF_IRQ2_FORCE0__OVR_WRDMA_CH5___S               8
#define   LPASS_LPAIF_IRQ2_FORCE0__PER_WRDMA_CH5___M 0x00000080
#define   LPASS_LPAIF_IRQ2_FORCE0__PER_WRDMA_CH5___S               7
#define   LPASS_LPAIF_IRQ2_FORCE0__ERR_WRDMA_CH4___M 0x00000040
#define   LPASS_LPAIF_IRQ2_FORCE0__ERR_WRDMA_CH4___S               6
#define   LPASS_LPAIF_IRQ2_FORCE0__OVR_WRDMA_CH4___M 0x00000020
#define   LPASS_LPAIF_IRQ2_FORCE0__OVR_WRDMA_CH4___S               5
#define   LPASS_LPAIF_IRQ2_FORCE0__PER_WRDMA_CH4___M 0x00000010
#define   LPASS_LPAIF_IRQ2_FORCE0__PER_WRDMA_CH4___S               4
#define   LPASS_LPAIF_IRQ2_FORCE0__ERR_RDDMA_CH5___M 0x00000008
#define   LPASS_LPAIF_IRQ2_FORCE0__ERR_RDDMA_CH5___S               3
#define   LPASS_LPAIF_IRQ2_FORCE0__UNDR_RDDMA_CH5___M 0x00000004
#define   LPASS_LPAIF_IRQ2_FORCE0__UNDR_RDDMA_CH5___S               2
#define   LPASS_LPAIF_IRQ2_FORCE0__PER_RDDMA_CH5___M 0x00000002
#define   LPASS_LPAIF_IRQ2_FORCE0__PER_RDDMA_CH5___S               1
#define   LPASS_LPAIF_IRQ2_FORCE0__UNDR_EXTERNAL___M 0x00000001
#define   LPASS_LPAIF_IRQ2_FORCE0__UNDR_EXTERNAL___S               0
#define LPASS_LPAIF_IRQ2_FORCE1                   (0x62E8B024)
#define   LPASS_LPAIF_IRQ2_FORCE1___RWC             QCSR_REG_WO
#define   LPASS_LPAIF_IRQ2_FORCE1__ERR_WRDMA_CH5___M 0x00000200
#define   LPASS_LPAIF_IRQ2_FORCE1__ERR_WRDMA_CH5___S               9
#define   LPASS_LPAIF_IRQ2_FORCE1__OVR_WRDMA_CH5___M 0x00000100
#define   LPASS_LPAIF_IRQ2_FORCE1__OVR_WRDMA_CH5___S               8
#define   LPASS_LPAIF_IRQ2_FORCE1__PER_WRDMA_CH5___M 0x00000080
#define   LPASS_LPAIF_IRQ2_FORCE1__PER_WRDMA_CH5___S               7
#define   LPASS_LPAIF_IRQ2_FORCE1__ERR_WRDMA_CH4___M 0x00000040
#define   LPASS_LPAIF_IRQ2_FORCE1__ERR_WRDMA_CH4___S               6
#define   LPASS_LPAIF_IRQ2_FORCE1__OVR_WRDMA_CH4___M 0x00000020
#define   LPASS_LPAIF_IRQ2_FORCE1__OVR_WRDMA_CH4___S               5
#define   LPASS_LPAIF_IRQ2_FORCE1__PER_WRDMA_CH4___M 0x00000010
#define   LPASS_LPAIF_IRQ2_FORCE1__PER_WRDMA_CH4___S               4
#define   LPASS_LPAIF_IRQ2_FORCE1__ERR_RDDMA_CH5___M 0x00000008
#define   LPASS_LPAIF_IRQ2_FORCE1__ERR_RDDMA_CH5___S               3
#define   LPASS_LPAIF_IRQ2_FORCE1__UNDR_RDDMA_CH5___M 0x00000004
#define   LPASS_LPAIF_IRQ2_FORCE1__UNDR_RDDMA_CH5___S               2
#define   LPASS_LPAIF_IRQ2_FORCE1__PER_RDDMA_CH5___M 0x00000002
#define   LPASS_LPAIF_IRQ2_FORCE1__PER_RDDMA_CH5___S               1
#define   LPASS_LPAIF_IRQ2_FORCE1__UNDR_EXTERNAL___M 0x00000001
#define   LPASS_LPAIF_IRQ2_FORCE1__UNDR_EXTERNAL___S               0
#define LPASS_LPAIF_IRQ2_FORCE2                   (0x62E8C024)
#define   LPASS_LPAIF_IRQ2_FORCE2___RWC             QCSR_REG_WO
#define   LPASS_LPAIF_IRQ2_FORCE2__ERR_WRDMA_CH5___M 0x00000200
#define   LPASS_LPAIF_IRQ2_FORCE2__ERR_WRDMA_CH5___S               9
#define   LPASS_LPAIF_IRQ2_FORCE2__OVR_WRDMA_CH5___M 0x00000100
#define   LPASS_LPAIF_IRQ2_FORCE2__OVR_WRDMA_CH5___S               8
#define   LPASS_LPAIF_IRQ2_FORCE2__PER_WRDMA_CH5___M 0x00000080
#define   LPASS_LPAIF_IRQ2_FORCE2__PER_WRDMA_CH5___S               7
#define   LPASS_LPAIF_IRQ2_FORCE2__ERR_WRDMA_CH4___M 0x00000040
#define   LPASS_LPAIF_IRQ2_FORCE2__ERR_WRDMA_CH4___S               6
#define   LPASS_LPAIF_IRQ2_FORCE2__OVR_WRDMA_CH4___M 0x00000020
#define   LPASS_LPAIF_IRQ2_FORCE2__OVR_WRDMA_CH4___S               5
#define   LPASS_LPAIF_IRQ2_FORCE2__PER_WRDMA_CH4___M 0x00000010
#define   LPASS_LPAIF_IRQ2_FORCE2__PER_WRDMA_CH4___S               4
#define   LPASS_LPAIF_IRQ2_FORCE2__ERR_RDDMA_CH5___M 0x00000008
#define   LPASS_LPAIF_IRQ2_FORCE2__ERR_RDDMA_CH5___S               3
#define   LPASS_LPAIF_IRQ2_FORCE2__UNDR_RDDMA_CH5___M 0x00000004
#define   LPASS_LPAIF_IRQ2_FORCE2__UNDR_RDDMA_CH5___S               2
#define   LPASS_LPAIF_IRQ2_FORCE2__PER_RDDMA_CH5___M 0x00000002
#define   LPASS_LPAIF_IRQ2_FORCE2__PER_RDDMA_CH5___S               1
#define   LPASS_LPAIF_IRQ2_FORCE2__UNDR_EXTERNAL___M 0x00000001
#define   LPASS_LPAIF_IRQ2_FORCE2__UNDR_EXTERNAL___S               0
#define LPASS_LPAIF_RDDMA_CTLa(a)        (0x62E8D000+0x1000*(a))
#define   LPASS_LPAIF_RDDMA_CTLa_aMIN 0
#define   LPASS_LPAIF_RDDMA_CTLa_aMAX 5
#define   LPASS_LPAIF_RDDMA_CTLa_ELEM 6
#define   LPASS_LPAIF_RDDMA_CTLa___RWC              QCSR_REG_RW
#define   LPASS_LPAIF_RDDMA_CTLa___POR           0x00040000
#define   LPASS_LPAIF_RDDMA_CTLa__RESET___POR    0x0
#define   LPASS_LPAIF_RDDMA_CTLa__DYNBURST_EN___POR 0x0
#define   LPASS_LPAIF_RDDMA_CTLa__BURST16_EN___POR 0x0
#define   LPASS_LPAIF_RDDMA_CTLa__BURST8_EN___POR 0x0
#define   LPASS_LPAIF_RDDMA_CTLa__PADDING_NUM___POR 0x00
#define   LPASS_LPAIF_RDDMA_CTLa__PADDING_EN___POR 0x0
#define   LPASS_LPAIF_RDDMA_CTLa__DYNAMIC_CLOCK___POR 0x1
#define   LPASS_LPAIF_RDDMA_CTLa__BURST_EN___POR 0x0
#define   LPASS_LPAIF_RDDMA_CTLa__WPSCNT___POR   0x0
#define   LPASS_LPAIF_RDDMA_CTLa__AUDIO_INTF___POR 0x0
#define   LPASS_LPAIF_RDDMA_CTLa__FIFO_WATERMRK___POR 0x00
#define   LPASS_LPAIF_RDDMA_CTLa__ENABLE___POR   0x0
#define   LPASS_LPAIF_RDDMA_CTLa__RESET___M      0x80000000
#define   LPASS_LPAIF_RDDMA_CTLa__RESET___S                   31
#define   LPASS_LPAIF_RDDMA_CTLa__RESET__DISABLE             0x0
#define   LPASS_LPAIF_RDDMA_CTLa__RESET__ENABLE              0x1
#define   LPASS_LPAIF_RDDMA_CTLa__DYNBURST_EN___M 0x08000000
#define   LPASS_LPAIF_RDDMA_CTLa__DYNBURST_EN___S              27
#define   LPASS_LPAIF_RDDMA_CTLa__DYNBURST_EN__DISABLE             0x0
#define   LPASS_LPAIF_RDDMA_CTLa__DYNBURST_EN__ENABLE             0x1
#define   LPASS_LPAIF_RDDMA_CTLa__BURST16_EN___M 0x04000000
#define   LPASS_LPAIF_RDDMA_CTLa__BURST16_EN___S              26
#define   LPASS_LPAIF_RDDMA_CTLa__BURST16_EN__DISABLE             0x0
#define   LPASS_LPAIF_RDDMA_CTLa__BURST16_EN__ENABLE             0x1
#define   LPASS_LPAIF_RDDMA_CTLa__BURST8_EN___M  0x02000000
#define   LPASS_LPAIF_RDDMA_CTLa__BURST8_EN___S               25
#define   LPASS_LPAIF_RDDMA_CTLa__BURST8_EN__DISABLE             0x0
#define   LPASS_LPAIF_RDDMA_CTLa__BURST8_EN__ENABLE             0x1
#define   LPASS_LPAIF_RDDMA_CTLa__PADDING_NUM___M 0x01F00000
#define   LPASS_LPAIF_RDDMA_CTLa__PADDING_NUM___S              20
#define   LPASS_LPAIF_RDDMA_CTLa__PADDING_EN___M 0x00080000
#define   LPASS_LPAIF_RDDMA_CTLa__PADDING_EN___S              19
#define   LPASS_LPAIF_RDDMA_CTLa__PADDING_EN__DISABLE             0x0
#define   LPASS_LPAIF_RDDMA_CTLa__PADDING_EN__ENABLE             0x1
#define   LPASS_LPAIF_RDDMA_CTLa__DYNAMIC_CLOCK___M 0x00040000
#define   LPASS_LPAIF_RDDMA_CTLa__DYNAMIC_CLOCK___S              18
#define   LPASS_LPAIF_RDDMA_CTLa__DYNAMIC_CLOCK__OFF             0x0
#define   LPASS_LPAIF_RDDMA_CTLa__DYNAMIC_CLOCK__ON             0x1
#define   LPASS_LPAIF_RDDMA_CTLa__BURST_EN___M   0x00020000
#define   LPASS_LPAIF_RDDMA_CTLa__BURST_EN___S                17
#define   LPASS_LPAIF_RDDMA_CTLa__BURST_EN__SINGLE             0x0
#define   LPASS_LPAIF_RDDMA_CTLa__BURST_EN__INCR4             0x1
#define   LPASS_LPAIF_RDDMA_CTLa__WPSCNT___M     0x0001C000
#define   LPASS_LPAIF_RDDMA_CTLa__WPSCNT___S                  14
#define   LPASS_LPAIF_RDDMA_CTLa__WPSCNT__ONE                0x0
#define   LPASS_LPAIF_RDDMA_CTLa__WPSCNT__TWO                0x1
#define   LPASS_LPAIF_RDDMA_CTLa__WPSCNT__THREE              0x2
#define   LPASS_LPAIF_RDDMA_CTLa__WPSCNT__FOUR               0x3
#define   LPASS_LPAIF_RDDMA_CTLa__WPSCNT__SIX                0x5
#define   LPASS_LPAIF_RDDMA_CTLa__WPSCNT__EIGHT              0x7
#define   LPASS_LPAIF_RDDMA_CTLa__AUDIO_INTF___M 0x00003C00
#define   LPASS_LPAIF_RDDMA_CTLa__AUDIO_INTF___S              10
#define   LPASS_LPAIF_RDDMA_CTLa__AUDIO_INTF__NONE             0x0
#define   LPASS_LPAIF_RDDMA_CTLa__AUDIO_INTF__PRI_SRC             0x1
#define   LPASS_LPAIF_RDDMA_CTLa__AUDIO_INTF__SEC_SRC             0x2
#define   LPASS_LPAIF_RDDMA_CTLa__AUDIO_INTF__TER_SRC             0x3
#define   LPASS_LPAIF_RDDMA_CTLa__AUDIO_INTF__QUA_SRC             0x4
#define   LPASS_LPAIF_RDDMA_CTLa__AUDIO_INTF__SPKR_I2S             0x5
#define   LPASS_LPAIF_RDDMA_CTLa__AUDIO_INTF__HDMI             0x6
#define   LPASS_LPAIF_RDDMA_CTLa__AUDIO_INTF__INT_MI2S_0_SRC             0x7
#define   LPASS_LPAIF_RDDMA_CTLa__AUDIO_INTF__INT_MI2S_1_SRC             0x8
#define   LPASS_LPAIF_RDDMA_CTLa__AUDIO_INTF__INT_MI2S_2_SRC             0x9
#define   LPASS_LPAIF_RDDMA_CTLa__AUDIO_INTF__INT_MI2S_3_SRC             0xA
#define   LPASS_LPAIF_RDDMA_CTLa__AUDIO_INTF__INT_MI2S_4_SRC             0xB
#define   LPASS_LPAIF_RDDMA_CTLa__AUDIO_INTF__INT_MI2S_5_SRC             0xC
#define   LPASS_LPAIF_RDDMA_CTLa__AUDIO_INTF__INT_MI2S_6_SRC             0xD
#define   LPASS_LPAIF_RDDMA_CTLa__AUDIO_INTF__QUI_SRC             0xE
#define   LPASS_LPAIF_RDDMA_CTLa__FIFO_WATERMRK___M 0x0000003E
#define   LPASS_LPAIF_RDDMA_CTLa__FIFO_WATERMRK___S               1
#define   LPASS_LPAIF_RDDMA_CTLa__FIFO_WATERMRK__ENUM_1            0x00
#define   LPASS_LPAIF_RDDMA_CTLa__FIFO_WATERMRK__ENUM_2            0x01
#define   LPASS_LPAIF_RDDMA_CTLa__FIFO_WATERMRK__ENUM_3            0x02
#define   LPASS_LPAIF_RDDMA_CTLa__FIFO_WATERMRK__ENUM_4            0x03
#define   LPASS_LPAIF_RDDMA_CTLa__FIFO_WATERMRK__ENUM_5            0x04
#define   LPASS_LPAIF_RDDMA_CTLa__FIFO_WATERMRK__ENUM_6            0x05
#define   LPASS_LPAIF_RDDMA_CTLa__FIFO_WATERMRK__ENUM_7            0x06
#define   LPASS_LPAIF_RDDMA_CTLa__FIFO_WATERMRK__ENUM_8            0x07
#define   LPASS_LPAIF_RDDMA_CTLa__FIFO_WATERMRK__ENUM_9            0x08
#define   LPASS_LPAIF_RDDMA_CTLa__FIFO_WATERMRK__ENUM_10            0x09
#define   LPASS_LPAIF_RDDMA_CTLa__FIFO_WATERMRK__ENUM_11            0x0A
#define   LPASS_LPAIF_RDDMA_CTLa__FIFO_WATERMRK__ENUM_12            0x0B
#define   LPASS_LPAIF_RDDMA_CTLa__FIFO_WATERMRK__ENUM_13            0x0C
#define   LPASS_LPAIF_RDDMA_CTLa__FIFO_WATERMRK__ENUM_14            0x0D
#define   LPASS_LPAIF_RDDMA_CTLa__FIFO_WATERMRK__ENUM_15            0x0E
#define   LPASS_LPAIF_RDDMA_CTLa__FIFO_WATERMRK__ENUM_16            0x0F
#define   LPASS_LPAIF_RDDMA_CTLa__FIFO_WATERMRK__ENUM_17            0x10
#define   LPASS_LPAIF_RDDMA_CTLa__FIFO_WATERMRK__ENUM_18            0x11
#define   LPASS_LPAIF_RDDMA_CTLa__FIFO_WATERMRK__ENUM_19            0x12
#define   LPASS_LPAIF_RDDMA_CTLa__FIFO_WATERMRK__ENUM_20            0x13
#define   LPASS_LPAIF_RDDMA_CTLa__FIFO_WATERMRK__ENUM_21            0x14
#define   LPASS_LPAIF_RDDMA_CTLa__FIFO_WATERMRK__ENUM_22            0x15
#define   LPASS_LPAIF_RDDMA_CTLa__FIFO_WATERMRK__ENUM_23            0x16
#define   LPASS_LPAIF_RDDMA_CTLa__FIFO_WATERMRK__ENUM_24            0x17
#define   LPASS_LPAIF_RDDMA_CTLa__FIFO_WATERMRK__ENUM_25            0x18
#define   LPASS_LPAIF_RDDMA_CTLa__FIFO_WATERMRK__ENUM_26            0x19
#define   LPASS_LPAIF_RDDMA_CTLa__FIFO_WATERMRK__ENUM_27            0x1A
#define   LPASS_LPAIF_RDDMA_CTLa__FIFO_WATERMRK__ENUM_28            0x1B
#define   LPASS_LPAIF_RDDMA_CTLa__FIFO_WATERMRK__ENUM_29            0x1C
#define   LPASS_LPAIF_RDDMA_CTLa__FIFO_WATERMRK__ENUM_30            0x1D
#define   LPASS_LPAIF_RDDMA_CTLa__FIFO_WATERMRK__ENUM_31            0x1E
#define   LPASS_LPAIF_RDDMA_CTLa__FIFO_WATERMRK__ENUM_32            0x1F
#define   LPASS_LPAIF_RDDMA_CTLa__ENABLE___M     0x00000001
#define   LPASS_LPAIF_RDDMA_CTLa__ENABLE___S                   0
#define   LPASS_LPAIF_RDDMA_CTLa__ENABLE__OFF                0x0
#define   LPASS_LPAIF_RDDMA_CTLa__ENABLE__ON                 0x1
#define   LPASS_LPAIF_RDDMA_CTLa___M             0x8FFFFC3F
#define   LPASS_LPAIF_RDDMA_CTLa___S                           0
#define LPASS_LPAIF_RDDMA_CTL0                    (0x62E8D000)
#define   LPASS_LPAIF_RDDMA_CTL0___RWC              QCSR_REG_RW
#define   LPASS_LPAIF_RDDMA_CTL0__RESET___M      0x80000000
#define   LPASS_LPAIF_RDDMA_CTL0__RESET___S                   31
#define   LPASS_LPAIF_RDDMA_CTL0__DYNBURST_EN___M 0x08000000
#define   LPASS_LPAIF_RDDMA_CTL0__DYNBURST_EN___S              27
#define   LPASS_LPAIF_RDDMA_CTL0__BURST16_EN___M 0x04000000
#define   LPASS_LPAIF_RDDMA_CTL0__BURST16_EN___S              26
#define   LPASS_LPAIF_RDDMA_CTL0__BURST8_EN___M  0x02000000
#define   LPASS_LPAIF_RDDMA_CTL0__BURST8_EN___S               25
#define   LPASS_LPAIF_RDDMA_CTL0__PADDING_NUM___M 0x01F00000
#define   LPASS_LPAIF_RDDMA_CTL0__PADDING_NUM___S              20
#define   LPASS_LPAIF_RDDMA_CTL0__PADDING_EN___M 0x00080000
#define   LPASS_LPAIF_RDDMA_CTL0__PADDING_EN___S              19
#define   LPASS_LPAIF_RDDMA_CTL0__DYNAMIC_CLOCK___M 0x00040000
#define   LPASS_LPAIF_RDDMA_CTL0__DYNAMIC_CLOCK___S              18
#define   LPASS_LPAIF_RDDMA_CTL0__BURST_EN___M   0x00020000
#define   LPASS_LPAIF_RDDMA_CTL0__BURST_EN___S                17
#define   LPASS_LPAIF_RDDMA_CTL0__WPSCNT___M     0x0001C000
#define   LPASS_LPAIF_RDDMA_CTL0__WPSCNT___S                  14
#define   LPASS_LPAIF_RDDMA_CTL0__AUDIO_INTF___M 0x00003C00
#define   LPASS_LPAIF_RDDMA_CTL0__AUDIO_INTF___S              10
#define   LPASS_LPAIF_RDDMA_CTL0__FIFO_WATERMRK___M 0x0000003E
#define   LPASS_LPAIF_RDDMA_CTL0__FIFO_WATERMRK___S               1
#define   LPASS_LPAIF_RDDMA_CTL0__ENABLE___M     0x00000001
#define   LPASS_LPAIF_RDDMA_CTL0__ENABLE___S                   0
#define LPASS_LPAIF_RDDMA_CTL1                    (0x62E8E000)
#define   LPASS_LPAIF_RDDMA_CTL1___RWC              QCSR_REG_RW
#define   LPASS_LPAIF_RDDMA_CTL1__RESET___M      0x80000000
#define   LPASS_LPAIF_RDDMA_CTL1__RESET___S                   31
#define   LPASS_LPAIF_RDDMA_CTL1__DYNBURST_EN___M 0x08000000
#define   LPASS_LPAIF_RDDMA_CTL1__DYNBURST_EN___S              27
#define   LPASS_LPAIF_RDDMA_CTL1__BURST16_EN___M 0x04000000
#define   LPASS_LPAIF_RDDMA_CTL1__BURST16_EN___S              26
#define   LPASS_LPAIF_RDDMA_CTL1__BURST8_EN___M  0x02000000
#define   LPASS_LPAIF_RDDMA_CTL1__BURST8_EN___S               25
#define   LPASS_LPAIF_RDDMA_CTL1__PADDING_NUM___M 0x01F00000
#define   LPASS_LPAIF_RDDMA_CTL1__PADDING_NUM___S              20
#define   LPASS_LPAIF_RDDMA_CTL1__PADDING_EN___M 0x00080000
#define   LPASS_LPAIF_RDDMA_CTL1__PADDING_EN___S              19
#define   LPASS_LPAIF_RDDMA_CTL1__DYNAMIC_CLOCK___M 0x00040000
#define   LPASS_LPAIF_RDDMA_CTL1__DYNAMIC_CLOCK___S              18
#define   LPASS_LPAIF_RDDMA_CTL1__BURST_EN___M   0x00020000
#define   LPASS_LPAIF_RDDMA_CTL1__BURST_EN___S                17
#define   LPASS_LPAIF_RDDMA_CTL1__WPSCNT___M     0x0001C000
#define   LPASS_LPAIF_RDDMA_CTL1__WPSCNT___S                  14
#define   LPASS_LPAIF_RDDMA_CTL1__AUDIO_INTF___M 0x00003C00
#define   LPASS_LPAIF_RDDMA_CTL1__AUDIO_INTF___S              10
#define   LPASS_LPAIF_RDDMA_CTL1__FIFO_WATERMRK___M 0x0000003E
#define   LPASS_LPAIF_RDDMA_CTL1__FIFO_WATERMRK___S               1
#define   LPASS_LPAIF_RDDMA_CTL1__ENABLE___M     0x00000001
#define   LPASS_LPAIF_RDDMA_CTL1__ENABLE___S                   0
#define LPASS_LPAIF_RDDMA_CTL2                    (0x62E8F000)
#define   LPASS_LPAIF_RDDMA_CTL2___RWC              QCSR_REG_RW
#define   LPASS_LPAIF_RDDMA_CTL2__RESET___M      0x80000000
#define   LPASS_LPAIF_RDDMA_CTL2__RESET___S                   31
#define   LPASS_LPAIF_RDDMA_CTL2__DYNBURST_EN___M 0x08000000
#define   LPASS_LPAIF_RDDMA_CTL2__DYNBURST_EN___S              27
#define   LPASS_LPAIF_RDDMA_CTL2__BURST16_EN___M 0x04000000
#define   LPASS_LPAIF_RDDMA_CTL2__BURST16_EN___S              26
#define   LPASS_LPAIF_RDDMA_CTL2__BURST8_EN___M  0x02000000
#define   LPASS_LPAIF_RDDMA_CTL2__BURST8_EN___S               25
#define   LPASS_LPAIF_RDDMA_CTL2__PADDING_NUM___M 0x01F00000
#define   LPASS_LPAIF_RDDMA_CTL2__PADDING_NUM___S              20
#define   LPASS_LPAIF_RDDMA_CTL2__PADDING_EN___M 0x00080000
#define   LPASS_LPAIF_RDDMA_CTL2__PADDING_EN___S              19
#define   LPASS_LPAIF_RDDMA_CTL2__DYNAMIC_CLOCK___M 0x00040000
#define   LPASS_LPAIF_RDDMA_CTL2__DYNAMIC_CLOCK___S              18
#define   LPASS_LPAIF_RDDMA_CTL2__BURST_EN___M   0x00020000
#define   LPASS_LPAIF_RDDMA_CTL2__BURST_EN___S                17
#define   LPASS_LPAIF_RDDMA_CTL2__WPSCNT___M     0x0001C000
#define   LPASS_LPAIF_RDDMA_CTL2__WPSCNT___S                  14
#define   LPASS_LPAIF_RDDMA_CTL2__AUDIO_INTF___M 0x00003C00
#define   LPASS_LPAIF_RDDMA_CTL2__AUDIO_INTF___S              10
#define   LPASS_LPAIF_RDDMA_CTL2__FIFO_WATERMRK___M 0x0000003E
#define   LPASS_LPAIF_RDDMA_CTL2__FIFO_WATERMRK___S               1
#define   LPASS_LPAIF_RDDMA_CTL2__ENABLE___M     0x00000001
#define   LPASS_LPAIF_RDDMA_CTL2__ENABLE___S                   0
#define LPASS_LPAIF_RDDMA_CTL3                    (0x62E90000)
#define   LPASS_LPAIF_RDDMA_CTL3___RWC              QCSR_REG_RW
#define   LPASS_LPAIF_RDDMA_CTL3__RESET___M      0x80000000
#define   LPASS_LPAIF_RDDMA_CTL3__RESET___S                   31
#define   LPASS_LPAIF_RDDMA_CTL3__DYNBURST_EN___M 0x08000000
#define   LPASS_LPAIF_RDDMA_CTL3__DYNBURST_EN___S              27
#define   LPASS_LPAIF_RDDMA_CTL3__BURST16_EN___M 0x04000000
#define   LPASS_LPAIF_RDDMA_CTL3__BURST16_EN___S              26
#define   LPASS_LPAIF_RDDMA_CTL3__BURST8_EN___M  0x02000000
#define   LPASS_LPAIF_RDDMA_CTL3__BURST8_EN___S               25
#define   LPASS_LPAIF_RDDMA_CTL3__PADDING_NUM___M 0x01F00000
#define   LPASS_LPAIF_RDDMA_CTL3__PADDING_NUM___S              20
#define   LPASS_LPAIF_RDDMA_CTL3__PADDING_EN___M 0x00080000
#define   LPASS_LPAIF_RDDMA_CTL3__PADDING_EN___S              19
#define   LPASS_LPAIF_RDDMA_CTL3__DYNAMIC_CLOCK___M 0x00040000
#define   LPASS_LPAIF_RDDMA_CTL3__DYNAMIC_CLOCK___S              18
#define   LPASS_LPAIF_RDDMA_CTL3__BURST_EN___M   0x00020000
#define   LPASS_LPAIF_RDDMA_CTL3__BURST_EN___S                17
#define   LPASS_LPAIF_RDDMA_CTL3__WPSCNT___M     0x0001C000
#define   LPASS_LPAIF_RDDMA_CTL3__WPSCNT___S                  14
#define   LPASS_LPAIF_RDDMA_CTL3__AUDIO_INTF___M 0x00003C00
#define   LPASS_LPAIF_RDDMA_CTL3__AUDIO_INTF___S              10
#define   LPASS_LPAIF_RDDMA_CTL3__FIFO_WATERMRK___M 0x0000003E
#define   LPASS_LPAIF_RDDMA_CTL3__FIFO_WATERMRK___S               1
#define   LPASS_LPAIF_RDDMA_CTL3__ENABLE___M     0x00000001
#define   LPASS_LPAIF_RDDMA_CTL3__ENABLE___S                   0
#define LPASS_LPAIF_RDDMA_CTL4                    (0x62E91000)
#define   LPASS_LPAIF_RDDMA_CTL4___RWC              QCSR_REG_RW
#define   LPASS_LPAIF_RDDMA_CTL4__RESET___M      0x80000000
#define   LPASS_LPAIF_RDDMA_CTL4__RESET___S                   31
#define   LPASS_LPAIF_RDDMA_CTL4__DYNBURST_EN___M 0x08000000
#define   LPASS_LPAIF_RDDMA_CTL4__DYNBURST_EN___S              27
#define   LPASS_LPAIF_RDDMA_CTL4__BURST16_EN___M 0x04000000
#define   LPASS_LPAIF_RDDMA_CTL4__BURST16_EN___S              26
#define   LPASS_LPAIF_RDDMA_CTL4__BURST8_EN___M  0x02000000
#define   LPASS_LPAIF_RDDMA_CTL4__BURST8_EN___S               25
#define   LPASS_LPAIF_RDDMA_CTL4__PADDING_NUM___M 0x01F00000
#define   LPASS_LPAIF_RDDMA_CTL4__PADDING_NUM___S              20
#define   LPASS_LPAIF_RDDMA_CTL4__PADDING_EN___M 0x00080000
#define   LPASS_LPAIF_RDDMA_CTL4__PADDING_EN___S              19
#define   LPASS_LPAIF_RDDMA_CTL4__DYNAMIC_CLOCK___M 0x00040000
#define   LPASS_LPAIF_RDDMA_CTL4__DYNAMIC_CLOCK___S              18
#define   LPASS_LPAIF_RDDMA_CTL4__BURST_EN___M   0x00020000
#define   LPASS_LPAIF_RDDMA_CTL4__BURST_EN___S                17
#define   LPASS_LPAIF_RDDMA_CTL4__WPSCNT___M     0x0001C000
#define   LPASS_LPAIF_RDDMA_CTL4__WPSCNT___S                  14
#define   LPASS_LPAIF_RDDMA_CTL4__AUDIO_INTF___M 0x00003C00
#define   LPASS_LPAIF_RDDMA_CTL4__AUDIO_INTF___S              10
#define   LPASS_LPAIF_RDDMA_CTL4__FIFO_WATERMRK___M 0x0000003E
#define   LPASS_LPAIF_RDDMA_CTL4__FIFO_WATERMRK___S               1
#define   LPASS_LPAIF_RDDMA_CTL4__ENABLE___M     0x00000001
#define   LPASS_LPAIF_RDDMA_CTL4__ENABLE___S                   0
#define LPASS_LPAIF_RDDMA_CTL5                    (0x62E92000)
#define   LPASS_LPAIF_RDDMA_CTL5___RWC              QCSR_REG_RW
#define   LPASS_LPAIF_RDDMA_CTL5__RESET___M      0x80000000
#define   LPASS_LPAIF_RDDMA_CTL5__RESET___S                   31
#define   LPASS_LPAIF_RDDMA_CTL5__DYNBURST_EN___M 0x08000000
#define   LPASS_LPAIF_RDDMA_CTL5__DYNBURST_EN___S              27
#define   LPASS_LPAIF_RDDMA_CTL5__BURST16_EN___M 0x04000000
#define   LPASS_LPAIF_RDDMA_CTL5__BURST16_EN___S              26
#define   LPASS_LPAIF_RDDMA_CTL5__BURST8_EN___M  0x02000000
#define   LPASS_LPAIF_RDDMA_CTL5__BURST8_EN___S               25
#define   LPASS_LPAIF_RDDMA_CTL5__PADDING_NUM___M 0x01F00000
#define   LPASS_LPAIF_RDDMA_CTL5__PADDING_NUM___S              20
#define   LPASS_LPAIF_RDDMA_CTL5__PADDING_EN___M 0x00080000
#define   LPASS_LPAIF_RDDMA_CTL5__PADDING_EN___S              19
#define   LPASS_LPAIF_RDDMA_CTL5__DYNAMIC_CLOCK___M 0x00040000
#define   LPASS_LPAIF_RDDMA_CTL5__DYNAMIC_CLOCK___S              18
#define   LPASS_LPAIF_RDDMA_CTL5__BURST_EN___M   0x00020000
#define   LPASS_LPAIF_RDDMA_CTL5__BURST_EN___S                17
#define   LPASS_LPAIF_RDDMA_CTL5__WPSCNT___M     0x0001C000
#define   LPASS_LPAIF_RDDMA_CTL5__WPSCNT___S                  14
#define   LPASS_LPAIF_RDDMA_CTL5__AUDIO_INTF___M 0x00003C00
#define   LPASS_LPAIF_RDDMA_CTL5__AUDIO_INTF___S              10
#define   LPASS_LPAIF_RDDMA_CTL5__FIFO_WATERMRK___M 0x0000003E
#define   LPASS_LPAIF_RDDMA_CTL5__FIFO_WATERMRK___S               1
#define   LPASS_LPAIF_RDDMA_CTL5__ENABLE___M     0x00000001
#define   LPASS_LPAIF_RDDMA_CTL5__ENABLE___S                   0
#define LPASS_LPAIF_RDDMA_BASEa(a)       (0x62E8D004+0x1000*(a))
#define   LPASS_LPAIF_RDDMA_BASEa_aMIN 0
#define   LPASS_LPAIF_RDDMA_BASEa_aMAX 5
#define   LPASS_LPAIF_RDDMA_BASEa_ELEM 6
#define   LPASS_LPAIF_RDDMA_BASEa___RWC             QCSR_REG_RW
#define   LPASS_LPAIF_RDDMA_BASEa___POR          0x00000000
#define   LPASS_LPAIF_RDDMA_BASEa__BASE_ADDR___POR 0x0000000
#define   LPASS_LPAIF_RDDMA_BASEa__BASE_ADDR___M 0xFFFFFFF0
#define   LPASS_LPAIF_RDDMA_BASEa__BASE_ADDR___S               4
#define   LPASS_LPAIF_RDDMA_BASEa___M            0xFFFFFFF0
#define   LPASS_LPAIF_RDDMA_BASEa___S                          4
#define LPASS_LPAIF_RDDMA_BASE0                   (0x62E8D004)
#define   LPASS_LPAIF_RDDMA_BASE0___RWC             QCSR_REG_RW
#define   LPASS_LPAIF_RDDMA_BASE0__BASE_ADDR___M 0xFFFFFFF0
#define   LPASS_LPAIF_RDDMA_BASE0__BASE_ADDR___S               4
#define LPASS_LPAIF_RDDMA_BASE1                   (0x62E8E004)
#define   LPASS_LPAIF_RDDMA_BASE1___RWC             QCSR_REG_RW
#define   LPASS_LPAIF_RDDMA_BASE1__BASE_ADDR___M 0xFFFFFFF0
#define   LPASS_LPAIF_RDDMA_BASE1__BASE_ADDR___S               4
#define LPASS_LPAIF_RDDMA_BASE2                   (0x62E8F004)
#define   LPASS_LPAIF_RDDMA_BASE2___RWC             QCSR_REG_RW
#define   LPASS_LPAIF_RDDMA_BASE2__BASE_ADDR___M 0xFFFFFFF0
#define   LPASS_LPAIF_RDDMA_BASE2__BASE_ADDR___S               4
#define LPASS_LPAIF_RDDMA_BASE3                   (0x62E90004)
#define   LPASS_LPAIF_RDDMA_BASE3___RWC             QCSR_REG_RW
#define   LPASS_LPAIF_RDDMA_BASE3__BASE_ADDR___M 0xFFFFFFF0
#define   LPASS_LPAIF_RDDMA_BASE3__BASE_ADDR___S               4
#define LPASS_LPAIF_RDDMA_BASE4                   (0x62E91004)
#define   LPASS_LPAIF_RDDMA_BASE4___RWC             QCSR_REG_RW
#define   LPASS_LPAIF_RDDMA_BASE4__BASE_ADDR___M 0xFFFFFFF0
#define   LPASS_LPAIF_RDDMA_BASE4__BASE_ADDR___S               4
#define LPASS_LPAIF_RDDMA_BASE5                   (0x62E92004)
#define   LPASS_LPAIF_RDDMA_BASE5___RWC             QCSR_REG_RW
#define   LPASS_LPAIF_RDDMA_BASE5__BASE_ADDR___M 0xFFFFFFF0
#define   LPASS_LPAIF_RDDMA_BASE5__BASE_ADDR___S               4
#define LPASS_LPAIF_RDDMA_BUFF_LENa(a)   (0x62E8D008+0x1000*(a))
#define   LPASS_LPAIF_RDDMA_BUFF_LENa_aMIN 0
#define   LPASS_LPAIF_RDDMA_BUFF_LENa_aMAX 5
#define   LPASS_LPAIF_RDDMA_BUFF_LENa_ELEM 6
#define   LPASS_LPAIF_RDDMA_BUFF_LENa___RWC         QCSR_REG_RW
#define   LPASS_LPAIF_RDDMA_BUFF_LENa___POR      0x00000000
#define   LPASS_LPAIF_RDDMA_BUFF_LENa__LENGTH___POR 0x00000
#define   LPASS_LPAIF_RDDMA_BUFF_LENa__LENGTH___M 0x000FFFFC
#define   LPASS_LPAIF_RDDMA_BUFF_LENa__LENGTH___S               2
#define   LPASS_LPAIF_RDDMA_BUFF_LENa___M        0x000FFFFC
#define   LPASS_LPAIF_RDDMA_BUFF_LENa___S                      2
#define LPASS_LPAIF_RDDMA_BUFF_LEN0               (0x62E8D008)
#define   LPASS_LPAIF_RDDMA_BUFF_LEN0___RWC         QCSR_REG_RW
#define   LPASS_LPAIF_RDDMA_BUFF_LEN0__LENGTH___M 0x000FFFFC
#define   LPASS_LPAIF_RDDMA_BUFF_LEN0__LENGTH___S               2
#define LPASS_LPAIF_RDDMA_BUFF_LEN1               (0x62E8E008)
#define   LPASS_LPAIF_RDDMA_BUFF_LEN1___RWC         QCSR_REG_RW
#define   LPASS_LPAIF_RDDMA_BUFF_LEN1__LENGTH___M 0x000FFFFC
#define   LPASS_LPAIF_RDDMA_BUFF_LEN1__LENGTH___S               2
#define LPASS_LPAIF_RDDMA_BUFF_LEN2               (0x62E8F008)
#define   LPASS_LPAIF_RDDMA_BUFF_LEN2___RWC         QCSR_REG_RW
#define   LPASS_LPAIF_RDDMA_BUFF_LEN2__LENGTH___M 0x000FFFFC
#define   LPASS_LPAIF_RDDMA_BUFF_LEN2__LENGTH___S               2
#define LPASS_LPAIF_RDDMA_BUFF_LEN3               (0x62E90008)
#define   LPASS_LPAIF_RDDMA_BUFF_LEN3___RWC         QCSR_REG_RW
#define   LPASS_LPAIF_RDDMA_BUFF_LEN3__LENGTH___M 0x000FFFFC
#define   LPASS_LPAIF_RDDMA_BUFF_LEN3__LENGTH___S               2
#define LPASS_LPAIF_RDDMA_BUFF_LEN4               (0x62E91008)
#define   LPASS_LPAIF_RDDMA_BUFF_LEN4___RWC         QCSR_REG_RW
#define   LPASS_LPAIF_RDDMA_BUFF_LEN4__LENGTH___M 0x000FFFFC
#define   LPASS_LPAIF_RDDMA_BUFF_LEN4__LENGTH___S               2
#define LPASS_LPAIF_RDDMA_BUFF_LEN5               (0x62E92008)
#define   LPASS_LPAIF_RDDMA_BUFF_LEN5___RWC         QCSR_REG_RW
#define   LPASS_LPAIF_RDDMA_BUFF_LEN5__LENGTH___M 0x000FFFFC
#define   LPASS_LPAIF_RDDMA_BUFF_LEN5__LENGTH___S               2
#define LPASS_LPAIF_RDDMA_CURR_ADDRa(a)  (0x62E8D00C+0x1000*(a))
#define   LPASS_LPAIF_RDDMA_CURR_ADDRa_aMIN 0
#define   LPASS_LPAIF_RDDMA_CURR_ADDRa_aMAX 5
#define   LPASS_LPAIF_RDDMA_CURR_ADDRa_ELEM 6
#define   LPASS_LPAIF_RDDMA_CURR_ADDRa___RWC        QCSR_REG_RO
#define   LPASS_LPAIF_RDDMA_CURR_ADDRa___POR     0x00000000
#define   LPASS_LPAIF_RDDMA_CURR_ADDRa__ADDR___POR 0x00000000
#define   LPASS_LPAIF_RDDMA_CURR_ADDRa__ADDR___M 0xFFFFFFFF
#define   LPASS_LPAIF_RDDMA_CURR_ADDRa__ADDR___S               0
#define   LPASS_LPAIF_RDDMA_CURR_ADDRa___M       0xFFFFFFFF
#define   LPASS_LPAIF_RDDMA_CURR_ADDRa___S                     0
#define LPASS_LPAIF_RDDMA_CURR_ADDR0              (0x62E8D00C)
#define   LPASS_LPAIF_RDDMA_CURR_ADDR0___RWC        QCSR_REG_RO
#define   LPASS_LPAIF_RDDMA_CURR_ADDR0__ADDR___M 0xFFFFFFFF
#define   LPASS_LPAIF_RDDMA_CURR_ADDR0__ADDR___S               0
#define LPASS_LPAIF_RDDMA_CURR_ADDR1              (0x62E8E00C)
#define   LPASS_LPAIF_RDDMA_CURR_ADDR1___RWC        QCSR_REG_RO
#define   LPASS_LPAIF_RDDMA_CURR_ADDR1__ADDR___M 0xFFFFFFFF
#define   LPASS_LPAIF_RDDMA_CURR_ADDR1__ADDR___S               0
#define LPASS_LPAIF_RDDMA_CURR_ADDR2              (0x62E8F00C)
#define   LPASS_LPAIF_RDDMA_CURR_ADDR2___RWC        QCSR_REG_RO
#define   LPASS_LPAIF_RDDMA_CURR_ADDR2__ADDR___M 0xFFFFFFFF
#define   LPASS_LPAIF_RDDMA_CURR_ADDR2__ADDR___S               0
#define LPASS_LPAIF_RDDMA_CURR_ADDR3              (0x62E9000C)
#define   LPASS_LPAIF_RDDMA_CURR_ADDR3___RWC        QCSR_REG_RO
#define   LPASS_LPAIF_RDDMA_CURR_ADDR3__ADDR___M 0xFFFFFFFF
#define   LPASS_LPAIF_RDDMA_CURR_ADDR3__ADDR___S               0
#define LPASS_LPAIF_RDDMA_CURR_ADDR4              (0x62E9100C)
#define   LPASS_LPAIF_RDDMA_CURR_ADDR4___RWC        QCSR_REG_RO
#define   LPASS_LPAIF_RDDMA_CURR_ADDR4__ADDR___M 0xFFFFFFFF
#define   LPASS_LPAIF_RDDMA_CURR_ADDR4__ADDR___S               0
#define LPASS_LPAIF_RDDMA_CURR_ADDR5              (0x62E9200C)
#define   LPASS_LPAIF_RDDMA_CURR_ADDR5___RWC        QCSR_REG_RO
#define   LPASS_LPAIF_RDDMA_CURR_ADDR5__ADDR___M 0xFFFFFFFF
#define   LPASS_LPAIF_RDDMA_CURR_ADDR5__ADDR___S               0
#define LPASS_LPAIF_RDDMA_PER_LENa(a)    (0x62E8D010+0x1000*(a))
#define   LPASS_LPAIF_RDDMA_PER_LENa_aMIN 0
#define   LPASS_LPAIF_RDDMA_PER_LENa_aMAX 5
#define   LPASS_LPAIF_RDDMA_PER_LENa_ELEM 6
#define   LPASS_LPAIF_RDDMA_PER_LENa___RWC          QCSR_REG_RW
#define   LPASS_LPAIF_RDDMA_PER_LENa___POR       0x00000000
#define   LPASS_LPAIF_RDDMA_PER_LENa__LENGTH___POR 0x00000
#define   LPASS_LPAIF_RDDMA_PER_LENa__LENGTH___M 0x000FFFFF
#define   LPASS_LPAIF_RDDMA_PER_LENa__LENGTH___S               0
#define   LPASS_LPAIF_RDDMA_PER_LENa___M         0x000FFFFF
#define   LPASS_LPAIF_RDDMA_PER_LENa___S                       0
#define LPASS_LPAIF_RDDMA_PER_LEN0                (0x62E8D010)
#define   LPASS_LPAIF_RDDMA_PER_LEN0___RWC          QCSR_REG_RW
#define   LPASS_LPAIF_RDDMA_PER_LEN0__LENGTH___M 0x000FFFFF
#define   LPASS_LPAIF_RDDMA_PER_LEN0__LENGTH___S               0
#define LPASS_LPAIF_RDDMA_PER_LEN1                (0x62E8E010)
#define   LPASS_LPAIF_RDDMA_PER_LEN1___RWC          QCSR_REG_RW
#define   LPASS_LPAIF_RDDMA_PER_LEN1__LENGTH___M 0x000FFFFF
#define   LPASS_LPAIF_RDDMA_PER_LEN1__LENGTH___S               0
#define LPASS_LPAIF_RDDMA_PER_LEN2                (0x62E8F010)
#define   LPASS_LPAIF_RDDMA_PER_LEN2___RWC          QCSR_REG_RW
#define   LPASS_LPAIF_RDDMA_PER_LEN2__LENGTH___M 0x000FFFFF
#define   LPASS_LPAIF_RDDMA_PER_LEN2__LENGTH___S               0
#define LPASS_LPAIF_RDDMA_PER_LEN3                (0x62E90010)
#define   LPASS_LPAIF_RDDMA_PER_LEN3___RWC          QCSR_REG_RW
#define   LPASS_LPAIF_RDDMA_PER_LEN3__LENGTH___M 0x000FFFFF
#define   LPASS_LPAIF_RDDMA_PER_LEN3__LENGTH___S               0
#define LPASS_LPAIF_RDDMA_PER_LEN4                (0x62E91010)
#define   LPASS_LPAIF_RDDMA_PER_LEN4___RWC          QCSR_REG_RW
#define   LPASS_LPAIF_RDDMA_PER_LEN4__LENGTH___M 0x000FFFFF
#define   LPASS_LPAIF_RDDMA_PER_LEN4__LENGTH___S               0
#define LPASS_LPAIF_RDDMA_PER_LEN5                (0x62E92010)
#define   LPASS_LPAIF_RDDMA_PER_LEN5___RWC          QCSR_REG_RW
#define   LPASS_LPAIF_RDDMA_PER_LEN5__LENGTH___M 0x000FFFFF
#define   LPASS_LPAIF_RDDMA_PER_LEN5__LENGTH___S               0
#define LPASS_LPAIF_RDDMA_PER_CNTa(a)    (0x62E8D014+0x1000*(a))
#define   LPASS_LPAIF_RDDMA_PER_CNTa_aMIN 0
#define   LPASS_LPAIF_RDDMA_PER_CNTa_aMAX 5
#define   LPASS_LPAIF_RDDMA_PER_CNTa_ELEM 6
#define   LPASS_LPAIF_RDDMA_PER_CNTa___RWC          QCSR_REG_RO
#define   LPASS_LPAIF_RDDMA_PER_CNTa___POR       0x00000000
#define   LPASS_LPAIF_RDDMA_PER_CNTa__FORMAT_ERR___POR 0x0
#define   LPASS_LPAIF_RDDMA_PER_CNTa__FIFO_WORDCNT___POR 0x00
#define   LPASS_LPAIF_RDDMA_PER_CNTa__PER_CNT___POR 0x00000
#define   LPASS_LPAIF_RDDMA_PER_CNTa__FORMAT_ERR___M 0x40000000
#define   LPASS_LPAIF_RDDMA_PER_CNTa__FORMAT_ERR___S              30
#define   LPASS_LPAIF_RDDMA_PER_CNTa__FIFO_WORDCNT___M 0x03F00000
#define   LPASS_LPAIF_RDDMA_PER_CNTa__FIFO_WORDCNT___S              20
#define   LPASS_LPAIF_RDDMA_PER_CNTa__FIFO_WORDCNT__ENUM_0            0x00
#define   LPASS_LPAIF_RDDMA_PER_CNTa__FIFO_WORDCNT__ENUM_1            0x01
#define   LPASS_LPAIF_RDDMA_PER_CNTa__FIFO_WORDCNT__ENUM_2            0x02
#define   LPASS_LPAIF_RDDMA_PER_CNTa__FIFO_WORDCNT__ENUM_3            0x03
#define   LPASS_LPAIF_RDDMA_PER_CNTa__FIFO_WORDCNT__ENUM_4            0x04
#define   LPASS_LPAIF_RDDMA_PER_CNTa__FIFO_WORDCNT__ENUM_5            0x05
#define   LPASS_LPAIF_RDDMA_PER_CNTa__FIFO_WORDCNT__ENUM_6            0x06
#define   LPASS_LPAIF_RDDMA_PER_CNTa__FIFO_WORDCNT__ENUM_7            0x07
#define   LPASS_LPAIF_RDDMA_PER_CNTa__FIFO_WORDCNT__ENUM_8            0x08
#define   LPASS_LPAIF_RDDMA_PER_CNTa__FIFO_WORDCNT__ENUM_9            0x09
#define   LPASS_LPAIF_RDDMA_PER_CNTa__FIFO_WORDCNT__ENUM_10            0x0A
#define   LPASS_LPAIF_RDDMA_PER_CNTa__FIFO_WORDCNT__ENUM_11            0x0B
#define   LPASS_LPAIF_RDDMA_PER_CNTa__FIFO_WORDCNT__ENUM_12            0x0C
#define   LPASS_LPAIF_RDDMA_PER_CNTa__FIFO_WORDCNT__ENUM_13            0x0D
#define   LPASS_LPAIF_RDDMA_PER_CNTa__FIFO_WORDCNT__ENUM_14            0x0E
#define   LPASS_LPAIF_RDDMA_PER_CNTa__FIFO_WORDCNT__ENUM_15            0x0F
#define   LPASS_LPAIF_RDDMA_PER_CNTa__FIFO_WORDCNT__ENUM_16            0x10
#define   LPASS_LPAIF_RDDMA_PER_CNTa__FIFO_WORDCNT__ENUM_17            0x11
#define   LPASS_LPAIF_RDDMA_PER_CNTa__FIFO_WORDCNT__ENUM_18            0x12
#define   LPASS_LPAIF_RDDMA_PER_CNTa__FIFO_WORDCNT__ENUM_19            0x13
#define   LPASS_LPAIF_RDDMA_PER_CNTa__FIFO_WORDCNT__ENUM_20            0x14
#define   LPASS_LPAIF_RDDMA_PER_CNTa__FIFO_WORDCNT__ENUM_21            0x15
#define   LPASS_LPAIF_RDDMA_PER_CNTa__FIFO_WORDCNT__ENUM_22            0x16
#define   LPASS_LPAIF_RDDMA_PER_CNTa__FIFO_WORDCNT__ENUM_23            0x17
#define   LPASS_LPAIF_RDDMA_PER_CNTa__FIFO_WORDCNT__ENUM_24            0x18
#define   LPASS_LPAIF_RDDMA_PER_CNTa__FIFO_WORDCNT__ENUM_25            0x19
#define   LPASS_LPAIF_RDDMA_PER_CNTa__FIFO_WORDCNT__ENUM_26            0x1A
#define   LPASS_LPAIF_RDDMA_PER_CNTa__FIFO_WORDCNT__ENUM_27            0x1B
#define   LPASS_LPAIF_RDDMA_PER_CNTa__FIFO_WORDCNT__ENUM_28            0x1C
#define   LPASS_LPAIF_RDDMA_PER_CNTa__FIFO_WORDCNT__ENUM_29            0x1D
#define   LPASS_LPAIF_RDDMA_PER_CNTa__FIFO_WORDCNT__ENUM_30            0x1E
#define   LPASS_LPAIF_RDDMA_PER_CNTa__FIFO_WORDCNT__ENUM_31            0x1F
#define   LPASS_LPAIF_RDDMA_PER_CNTa__FIFO_WORDCNT__ENUM_32            0x20
#define   LPASS_LPAIF_RDDMA_PER_CNTa__PER_CNT___M 0x000FFFFF
#define   LPASS_LPAIF_RDDMA_PER_CNTa__PER_CNT___S               0
#define   LPASS_LPAIF_RDDMA_PER_CNTa___M         0x43FFFFFF
#define   LPASS_LPAIF_RDDMA_PER_CNTa___S                       0
#define LPASS_LPAIF_RDDMA_PER_CNT0                (0x62E8D014)
#define   LPASS_LPAIF_RDDMA_PER_CNT0___RWC          QCSR_REG_RO
#define   LPASS_LPAIF_RDDMA_PER_CNT0__FORMAT_ERR___M 0x40000000
#define   LPASS_LPAIF_RDDMA_PER_CNT0__FORMAT_ERR___S              30
#define   LPASS_LPAIF_RDDMA_PER_CNT0__FIFO_WORDCNT___M 0x03F00000
#define   LPASS_LPAIF_RDDMA_PER_CNT0__FIFO_WORDCNT___S              20
#define   LPASS_LPAIF_RDDMA_PER_CNT0__PER_CNT___M 0x000FFFFF
#define   LPASS_LPAIF_RDDMA_PER_CNT0__PER_CNT___S               0
#define LPASS_LPAIF_RDDMA_PER_CNT1                (0x62E8E014)
#define   LPASS_LPAIF_RDDMA_PER_CNT1___RWC          QCSR_REG_RO
#define   LPASS_LPAIF_RDDMA_PER_CNT1__FORMAT_ERR___M 0x40000000
#define   LPASS_LPAIF_RDDMA_PER_CNT1__FORMAT_ERR___S              30
#define   LPASS_LPAIF_RDDMA_PER_CNT1__FIFO_WORDCNT___M 0x03F00000
#define   LPASS_LPAIF_RDDMA_PER_CNT1__FIFO_WORDCNT___S              20
#define   LPASS_LPAIF_RDDMA_PER_CNT1__PER_CNT___M 0x000FFFFF
#define   LPASS_LPAIF_RDDMA_PER_CNT1__PER_CNT___S               0
#define LPASS_LPAIF_RDDMA_PER_CNT2                (0x62E8F014)
#define   LPASS_LPAIF_RDDMA_PER_CNT2___RWC          QCSR_REG_RO
#define   LPASS_LPAIF_RDDMA_PER_CNT2__FORMAT_ERR___M 0x40000000
#define   LPASS_LPAIF_RDDMA_PER_CNT2__FORMAT_ERR___S              30
#define   LPASS_LPAIF_RDDMA_PER_CNT2__FIFO_WORDCNT___M 0x03F00000
#define   LPASS_LPAIF_RDDMA_PER_CNT2__FIFO_WORDCNT___S              20
#define   LPASS_LPAIF_RDDMA_PER_CNT2__PER_CNT___M 0x000FFFFF
#define   LPASS_LPAIF_RDDMA_PER_CNT2__PER_CNT___S               0
#define LPASS_LPAIF_RDDMA_PER_CNT3                (0x62E90014)
#define   LPASS_LPAIF_RDDMA_PER_CNT3___RWC          QCSR_REG_RO
#define   LPASS_LPAIF_RDDMA_PER_CNT3__FORMAT_ERR___M 0x40000000
#define   LPASS_LPAIF_RDDMA_PER_CNT3__FORMAT_ERR___S              30
#define   LPASS_LPAIF_RDDMA_PER_CNT3__FIFO_WORDCNT___M 0x03F00000
#define   LPASS_LPAIF_RDDMA_PER_CNT3__FIFO_WORDCNT___S              20
#define   LPASS_LPAIF_RDDMA_PER_CNT3__PER_CNT___M 0x000FFFFF
#define   LPASS_LPAIF_RDDMA_PER_CNT3__PER_CNT___S               0
#define LPASS_LPAIF_RDDMA_PER_CNT4                (0x62E91014)
#define   LPASS_LPAIF_RDDMA_PER_CNT4___RWC          QCSR_REG_RO
#define   LPASS_LPAIF_RDDMA_PER_CNT4__FORMAT_ERR___M 0x40000000
#define   LPASS_LPAIF_RDDMA_PER_CNT4__FORMAT_ERR___S              30
#define   LPASS_LPAIF_RDDMA_PER_CNT4__FIFO_WORDCNT___M 0x03F00000
#define   LPASS_LPAIF_RDDMA_PER_CNT4__FIFO_WORDCNT___S              20
#define   LPASS_LPAIF_RDDMA_PER_CNT4__PER_CNT___M 0x000FFFFF
#define   LPASS_LPAIF_RDDMA_PER_CNT4__PER_CNT___S               0
#define LPASS_LPAIF_RDDMA_PER_CNT5                (0x62E92014)
#define   LPASS_LPAIF_RDDMA_PER_CNT5___RWC          QCSR_REG_RO
#define   LPASS_LPAIF_RDDMA_PER_CNT5__FORMAT_ERR___M 0x40000000
#define   LPASS_LPAIF_RDDMA_PER_CNT5__FORMAT_ERR___S              30
#define   LPASS_LPAIF_RDDMA_PER_CNT5__FIFO_WORDCNT___M 0x03F00000
#define   LPASS_LPAIF_RDDMA_PER_CNT5__FIFO_WORDCNT___S              20
#define   LPASS_LPAIF_RDDMA_PER_CNT5__PER_CNT___M 0x000FFFFF
#define   LPASS_LPAIF_RDDMA_PER_CNT5__PER_CNT___S               0
#define LPASS_LPAIF_RDDMA_FRMa(a)        (0x62E8D018+0x1000*(a))
#define   LPASS_LPAIF_RDDMA_FRMa_aMIN 0
#define   LPASS_LPAIF_RDDMA_FRMa_aMAX 5
#define   LPASS_LPAIF_RDDMA_FRMa_ELEM 6
#define   LPASS_LPAIF_RDDMA_FRMa___RWC              QCSR_REG_RO
#define   LPASS_LPAIF_RDDMA_FRMa___POR           0x00000000
#define   LPASS_LPAIF_RDDMA_FRMa__FRAME_EXP_CNT___POR 0x0
#define   LPASS_LPAIF_RDDMA_FRMa__FRAME_UPDATE___POR 0x0
#define   LPASS_LPAIF_RDDMA_FRMa__FRAME_FIFO___POR 0x00
#define   LPASS_LPAIF_RDDMA_FRMa__FRAME_CNT___POR 0x00000
#define   LPASS_LPAIF_RDDMA_FRMa__FRAME_EXP_CNT___M 0x78000000
#define   LPASS_LPAIF_RDDMA_FRMa__FRAME_EXP_CNT___S              27
#define   LPASS_LPAIF_RDDMA_FRMa__FRAME_UPDATE___M 0x04000000
#define   LPASS_LPAIF_RDDMA_FRMa__FRAME_UPDATE___S              26
#define   LPASS_LPAIF_RDDMA_FRMa__FRAME_FIFO___M 0x03F00000
#define   LPASS_LPAIF_RDDMA_FRMa__FRAME_FIFO___S              20
#define   LPASS_LPAIF_RDDMA_FRMa__FRAME_FIFO__ENUM_0            0x00
#define   LPASS_LPAIF_RDDMA_FRMa__FRAME_FIFO__ENUM_1            0x01
#define   LPASS_LPAIF_RDDMA_FRMa__FRAME_FIFO__ENUM_2            0x02
#define   LPASS_LPAIF_RDDMA_FRMa__FRAME_FIFO__ENUM_3            0x03
#define   LPASS_LPAIF_RDDMA_FRMa__FRAME_FIFO__ENUM_4            0x04
#define   LPASS_LPAIF_RDDMA_FRMa__FRAME_FIFO__ENUM_5            0x05
#define   LPASS_LPAIF_RDDMA_FRMa__FRAME_FIFO__ENUM_6            0x06
#define   LPASS_LPAIF_RDDMA_FRMa__FRAME_FIFO__ENUM_7            0x07
#define   LPASS_LPAIF_RDDMA_FRMa__FRAME_FIFO__ENUM_8            0x08
#define   LPASS_LPAIF_RDDMA_FRMa__FRAME_FIFO__ENUM_9            0x09
#define   LPASS_LPAIF_RDDMA_FRMa__FRAME_FIFO__ENUM_10            0x0A
#define   LPASS_LPAIF_RDDMA_FRMa__FRAME_FIFO__ENUM_11            0x0B
#define   LPASS_LPAIF_RDDMA_FRMa__FRAME_FIFO__ENUM_12            0x0C
#define   LPASS_LPAIF_RDDMA_FRMa__FRAME_FIFO__ENUM_13            0x0D
#define   LPASS_LPAIF_RDDMA_FRMa__FRAME_FIFO__ENUM_14            0x0E
#define   LPASS_LPAIF_RDDMA_FRMa__FRAME_FIFO__ENUM_15            0x0F
#define   LPASS_LPAIF_RDDMA_FRMa__FRAME_FIFO__ENUM_16            0x10
#define   LPASS_LPAIF_RDDMA_FRMa__FRAME_FIFO__ENUM_17            0x11
#define   LPASS_LPAIF_RDDMA_FRMa__FRAME_FIFO__ENUM_18            0x12
#define   LPASS_LPAIF_RDDMA_FRMa__FRAME_FIFO__ENUM_19            0x13
#define   LPASS_LPAIF_RDDMA_FRMa__FRAME_FIFO__ENUM_20            0x14
#define   LPASS_LPAIF_RDDMA_FRMa__FRAME_FIFO__ENUM_21            0x15
#define   LPASS_LPAIF_RDDMA_FRMa__FRAME_FIFO__ENUM_22            0x16
#define   LPASS_LPAIF_RDDMA_FRMa__FRAME_FIFO__ENUM_23            0x17
#define   LPASS_LPAIF_RDDMA_FRMa__FRAME_FIFO__ENUM_24            0x18
#define   LPASS_LPAIF_RDDMA_FRMa__FRAME_FIFO__ENUM_25            0x19
#define   LPASS_LPAIF_RDDMA_FRMa__FRAME_FIFO__ENUM_26            0x1A
#define   LPASS_LPAIF_RDDMA_FRMa__FRAME_FIFO__ENUM_27            0x1B
#define   LPASS_LPAIF_RDDMA_FRMa__FRAME_FIFO__ENUM_28            0x1C
#define   LPASS_LPAIF_RDDMA_FRMa__FRAME_FIFO__ENUM_29            0x1D
#define   LPASS_LPAIF_RDDMA_FRMa__FRAME_FIFO__ENUM_30            0x1E
#define   LPASS_LPAIF_RDDMA_FRMa__FRAME_FIFO__ENUM_31            0x1F
#define   LPASS_LPAIF_RDDMA_FRMa__FRAME_FIFO__ENUM_32            0x20
#define   LPASS_LPAIF_RDDMA_FRMa__FRAME_CNT___M  0x000FFFFF
#define   LPASS_LPAIF_RDDMA_FRMa__FRAME_CNT___S                0
#define   LPASS_LPAIF_RDDMA_FRMa___M             0x7FFFFFFF
#define   LPASS_LPAIF_RDDMA_FRMa___S                           0
#define LPASS_LPAIF_RDDMA_FRM0                    (0x62E8D018)
#define   LPASS_LPAIF_RDDMA_FRM0___RWC              QCSR_REG_RO
#define   LPASS_LPAIF_RDDMA_FRM0__FRAME_EXP_CNT___M 0x78000000
#define   LPASS_LPAIF_RDDMA_FRM0__FRAME_EXP_CNT___S              27
#define   LPASS_LPAIF_RDDMA_FRM0__FRAME_UPDATE___M 0x04000000
#define   LPASS_LPAIF_RDDMA_FRM0__FRAME_UPDATE___S              26
#define   LPASS_LPAIF_RDDMA_FRM0__FRAME_FIFO___M 0x03F00000
#define   LPASS_LPAIF_RDDMA_FRM0__FRAME_FIFO___S              20
#define   LPASS_LPAIF_RDDMA_FRM0__FRAME_CNT___M  0x000FFFFF
#define   LPASS_LPAIF_RDDMA_FRM0__FRAME_CNT___S                0
#define LPASS_LPAIF_RDDMA_FRM1                    (0x62E8E018)
#define   LPASS_LPAIF_RDDMA_FRM1___RWC              QCSR_REG_RO
#define   LPASS_LPAIF_RDDMA_FRM1__FRAME_EXP_CNT___M 0x78000000
#define   LPASS_LPAIF_RDDMA_FRM1__FRAME_EXP_CNT___S              27
#define   LPASS_LPAIF_RDDMA_FRM1__FRAME_UPDATE___M 0x04000000
#define   LPASS_LPAIF_RDDMA_FRM1__FRAME_UPDATE___S              26
#define   LPASS_LPAIF_RDDMA_FRM1__FRAME_FIFO___M 0x03F00000
#define   LPASS_LPAIF_RDDMA_FRM1__FRAME_FIFO___S              20
#define   LPASS_LPAIF_RDDMA_FRM1__FRAME_CNT___M  0x000FFFFF
#define   LPASS_LPAIF_RDDMA_FRM1__FRAME_CNT___S                0
#define LPASS_LPAIF_RDDMA_FRM2                    (0x62E8F018)
#define   LPASS_LPAIF_RDDMA_FRM2___RWC              QCSR_REG_RO
#define   LPASS_LPAIF_RDDMA_FRM2__FRAME_EXP_CNT___M 0x78000000
#define   LPASS_LPAIF_RDDMA_FRM2__FRAME_EXP_CNT___S              27
#define   LPASS_LPAIF_RDDMA_FRM2__FRAME_UPDATE___M 0x04000000
#define   LPASS_LPAIF_RDDMA_FRM2__FRAME_UPDATE___S              26
#define   LPASS_LPAIF_RDDMA_FRM2__FRAME_FIFO___M 0x03F00000
#define   LPASS_LPAIF_RDDMA_FRM2__FRAME_FIFO___S              20
#define   LPASS_LPAIF_RDDMA_FRM2__FRAME_CNT___M  0x000FFFFF
#define   LPASS_LPAIF_RDDMA_FRM2__FRAME_CNT___S                0
#define LPASS_LPAIF_RDDMA_FRM3                    (0x62E90018)
#define   LPASS_LPAIF_RDDMA_FRM3___RWC              QCSR_REG_RO
#define   LPASS_LPAIF_RDDMA_FRM3__FRAME_EXP_CNT___M 0x78000000
#define   LPASS_LPAIF_RDDMA_FRM3__FRAME_EXP_CNT___S              27
#define   LPASS_LPAIF_RDDMA_FRM3__FRAME_UPDATE___M 0x04000000
#define   LPASS_LPAIF_RDDMA_FRM3__FRAME_UPDATE___S              26
#define   LPASS_LPAIF_RDDMA_FRM3__FRAME_FIFO___M 0x03F00000
#define   LPASS_LPAIF_RDDMA_FRM3__FRAME_FIFO___S              20
#define   LPASS_LPAIF_RDDMA_FRM3__FRAME_CNT___M  0x000FFFFF
#define   LPASS_LPAIF_RDDMA_FRM3__FRAME_CNT___S                0
#define LPASS_LPAIF_RDDMA_FRM4                    (0x62E91018)
#define   LPASS_LPAIF_RDDMA_FRM4___RWC              QCSR_REG_RO
#define   LPASS_LPAIF_RDDMA_FRM4__FRAME_EXP_CNT___M 0x78000000
#define   LPASS_LPAIF_RDDMA_FRM4__FRAME_EXP_CNT___S              27
#define   LPASS_LPAIF_RDDMA_FRM4__FRAME_UPDATE___M 0x04000000
#define   LPASS_LPAIF_RDDMA_FRM4__FRAME_UPDATE___S              26
#define   LPASS_LPAIF_RDDMA_FRM4__FRAME_FIFO___M 0x03F00000
#define   LPASS_LPAIF_RDDMA_FRM4__FRAME_FIFO___S              20
#define   LPASS_LPAIF_RDDMA_FRM4__FRAME_CNT___M  0x000FFFFF
#define   LPASS_LPAIF_RDDMA_FRM4__FRAME_CNT___S                0
#define LPASS_LPAIF_RDDMA_FRM5                    (0x62E92018)
#define   LPASS_LPAIF_RDDMA_FRM5___RWC              QCSR_REG_RO
#define   LPASS_LPAIF_RDDMA_FRM5__FRAME_EXP_CNT___M 0x78000000
#define   LPASS_LPAIF_RDDMA_FRM5__FRAME_EXP_CNT___S              27
#define   LPASS_LPAIF_RDDMA_FRM5__FRAME_UPDATE___M 0x04000000
#define   LPASS_LPAIF_RDDMA_FRM5__FRAME_UPDATE___S              26
#define   LPASS_LPAIF_RDDMA_FRM5__FRAME_FIFO___M 0x03F00000
#define   LPASS_LPAIF_RDDMA_FRM5__FRAME_FIFO___S              20
#define   LPASS_LPAIF_RDDMA_FRM5__FRAME_CNT___M  0x000FFFFF
#define   LPASS_LPAIF_RDDMA_FRM5__FRAME_CNT___S                0
#define LPASS_LPAIF_RDDMA_FRM_EXTa(a)    (0x62E8D040+0x1000*(a))
#define   LPASS_LPAIF_RDDMA_FRM_EXTa_aMIN 0
#define   LPASS_LPAIF_RDDMA_FRM_EXTa_aMAX 5
#define   LPASS_LPAIF_RDDMA_FRM_EXTa_ELEM 6
#define   LPASS_LPAIF_RDDMA_FRM_EXTa___RWC          QCSR_REG_RO
#define   LPASS_LPAIF_RDDMA_FRM_EXTa___POR       0x00000000
#define   LPASS_LPAIF_RDDMA_FRM_EXTa__FRAME_FIFO___POR 0x000
#define   LPASS_LPAIF_RDDMA_FRM_EXTa__FRAME_FIFO___M 0x000003FF
#define   LPASS_LPAIF_RDDMA_FRM_EXTa__FRAME_FIFO___S               0
#define   LPASS_LPAIF_RDDMA_FRM_EXTa__FRAME_FIFO__ENUM_0           0x000
#define   LPASS_LPAIF_RDDMA_FRM_EXTa__FRAME_FIFO__ENUM_1           0x001
#define   LPASS_LPAIF_RDDMA_FRM_EXTa__FRAME_FIFO__ENUM_2           0x002
#define   LPASS_LPAIF_RDDMA_FRM_EXTa__FRAME_FIFO__ENUM_3           0x003
#define   LPASS_LPAIF_RDDMA_FRM_EXTa__FRAME_FIFO__ENUM_4           0x004
#define   LPASS_LPAIF_RDDMA_FRM_EXTa__FRAME_FIFO__ENUM_5           0x005
#define   LPASS_LPAIF_RDDMA_FRM_EXTa__FRAME_FIFO__ENUM_6           0x006
#define   LPASS_LPAIF_RDDMA_FRM_EXTa__FRAME_FIFO__ENUM_7           0x007
#define   LPASS_LPAIF_RDDMA_FRM_EXTa__FRAME_FIFO__ENUM_8           0x008
#define   LPASS_LPAIF_RDDMA_FRM_EXTa__FRAME_FIFO__ENUM_9           0x009
#define   LPASS_LPAIF_RDDMA_FRM_EXTa__FRAME_FIFO__ENUM_10           0x00A
#define   LPASS_LPAIF_RDDMA_FRM_EXTa__FRAME_FIFO__ENUM_11           0x00B
#define   LPASS_LPAIF_RDDMA_FRM_EXTa__FRAME_FIFO__ENUM_12           0x00C
#define   LPASS_LPAIF_RDDMA_FRM_EXTa__FRAME_FIFO__ENUM_13           0x00D
#define   LPASS_LPAIF_RDDMA_FRM_EXTa__FRAME_FIFO__ENUM_14           0x00E
#define   LPASS_LPAIF_RDDMA_FRM_EXTa__FRAME_FIFO__ENUM_15           0x00F
#define   LPASS_LPAIF_RDDMA_FRM_EXTa__FRAME_FIFO__ENUM_16           0x010
#define   LPASS_LPAIF_RDDMA_FRM_EXTa__FRAME_FIFO__ENUM_17           0x011
#define   LPASS_LPAIF_RDDMA_FRM_EXTa__FRAME_FIFO__ENUM_18           0x012
#define   LPASS_LPAIF_RDDMA_FRM_EXTa__FRAME_FIFO__ENUM_19           0x013
#define   LPASS_LPAIF_RDDMA_FRM_EXTa__FRAME_FIFO__ENUM_20           0x014
#define   LPASS_LPAIF_RDDMA_FRM_EXTa__FRAME_FIFO__ENUM_21           0x015
#define   LPASS_LPAIF_RDDMA_FRM_EXTa__FRAME_FIFO__ENUM_22           0x016
#define   LPASS_LPAIF_RDDMA_FRM_EXTa__FRAME_FIFO__ENUM_23           0x017
#define   LPASS_LPAIF_RDDMA_FRM_EXTa__FRAME_FIFO__ENUM_24           0x018
#define   LPASS_LPAIF_RDDMA_FRM_EXTa__FRAME_FIFO__ENUM_25           0x019
#define   LPASS_LPAIF_RDDMA_FRM_EXTa__FRAME_FIFO__ENUM_26           0x01A
#define   LPASS_LPAIF_RDDMA_FRM_EXTa__FRAME_FIFO__ENUM_27           0x01B
#define   LPASS_LPAIF_RDDMA_FRM_EXTa__FRAME_FIFO__ENUM_28           0x01C
#define   LPASS_LPAIF_RDDMA_FRM_EXTa__FRAME_FIFO__ENUM_29           0x01D
#define   LPASS_LPAIF_RDDMA_FRM_EXTa__FRAME_FIFO__ENUM_30           0x01E
#define   LPASS_LPAIF_RDDMA_FRM_EXTa__FRAME_FIFO__ENUM_31           0x01F
#define   LPASS_LPAIF_RDDMA_FRM_EXTa__FRAME_FIFO__ENUM_32           0x020
#define   LPASS_LPAIF_RDDMA_FRM_EXTa___M         0x000003FF
#define   LPASS_LPAIF_RDDMA_FRM_EXTa___S                       0
#define LPASS_LPAIF_RDDMA_FRM_EXT0                (0x62E8D040)
#define   LPASS_LPAIF_RDDMA_FRM_EXT0___RWC          QCSR_REG_RO
#define   LPASS_LPAIF_RDDMA_FRM_EXT0__FRAME_FIFO___M 0x000003FF
#define   LPASS_LPAIF_RDDMA_FRM_EXT0__FRAME_FIFO___S               0
#define LPASS_LPAIF_RDDMA_FRM_EXT1                (0x62E8E040)
#define   LPASS_LPAIF_RDDMA_FRM_EXT1___RWC          QCSR_REG_RO
#define   LPASS_LPAIF_RDDMA_FRM_EXT1__FRAME_FIFO___M 0x000003FF
#define   LPASS_LPAIF_RDDMA_FRM_EXT1__FRAME_FIFO___S               0
#define LPASS_LPAIF_RDDMA_FRM_EXT2                (0x62E8F040)
#define   LPASS_LPAIF_RDDMA_FRM_EXT2___RWC          QCSR_REG_RO
#define   LPASS_LPAIF_RDDMA_FRM_EXT2__FRAME_FIFO___M 0x000003FF
#define   LPASS_LPAIF_RDDMA_FRM_EXT2__FRAME_FIFO___S               0
#define LPASS_LPAIF_RDDMA_FRM_EXT3                (0x62E90040)
#define   LPASS_LPAIF_RDDMA_FRM_EXT3___RWC          QCSR_REG_RO
#define   LPASS_LPAIF_RDDMA_FRM_EXT3__FRAME_FIFO___M 0x000003FF
#define   LPASS_LPAIF_RDDMA_FRM_EXT3__FRAME_FIFO___S               0
#define LPASS_LPAIF_RDDMA_FRM_EXT4                (0x62E91040)
#define   LPASS_LPAIF_RDDMA_FRM_EXT4___RWC          QCSR_REG_RO
#define   LPASS_LPAIF_RDDMA_FRM_EXT4__FRAME_FIFO___M 0x000003FF
#define   LPASS_LPAIF_RDDMA_FRM_EXT4__FRAME_FIFO___S               0
#define LPASS_LPAIF_RDDMA_FRM_EXT5                (0x62E92040)
#define   LPASS_LPAIF_RDDMA_FRM_EXT5___RWC          QCSR_REG_RO
#define   LPASS_LPAIF_RDDMA_FRM_EXT5__FRAME_FIFO___M 0x000003FF
#define   LPASS_LPAIF_RDDMA_FRM_EXT5__FRAME_FIFO___S               0
#define LPASS_LPAIF_RDDMA_FRMCLRa(a)     (0x62E8D01C+0x1000*(a))
#define   LPASS_LPAIF_RDDMA_FRMCLRa_aMIN 0
#define   LPASS_LPAIF_RDDMA_FRMCLRa_aMAX 5
#define   LPASS_LPAIF_RDDMA_FRMCLRa_ELEM 6
#define   LPASS_LPAIF_RDDMA_FRMCLRa___RWC           QCSR_REG_WO
#define   LPASS_LPAIF_RDDMA_FRMCLRa___POR        0x00000000
#define   LPASS_LPAIF_RDDMA_FRMCLRa__FRAME_CLR___POR 0x0
#define   LPASS_LPAIF_RDDMA_FRMCLRa__FRAME_CLR___M 0x00000001
#define   LPASS_LPAIF_RDDMA_FRMCLRa__FRAME_CLR___S               0
#define   LPASS_LPAIF_RDDMA_FRMCLRa___M          0x00000001
#define   LPASS_LPAIF_RDDMA_FRMCLRa___S                        0
#define LPASS_LPAIF_RDDMA_FRMCLR0                 (0x62E8D01C)
#define   LPASS_LPAIF_RDDMA_FRMCLR0___RWC           QCSR_REG_WO
#define   LPASS_LPAIF_RDDMA_FRMCLR0__FRAME_CLR___M 0x00000001
#define   LPASS_LPAIF_RDDMA_FRMCLR0__FRAME_CLR___S               0
#define LPASS_LPAIF_RDDMA_FRMCLR1                 (0x62E8E01C)
#define   LPASS_LPAIF_RDDMA_FRMCLR1___RWC           QCSR_REG_WO
#define   LPASS_LPAIF_RDDMA_FRMCLR1__FRAME_CLR___M 0x00000001
#define   LPASS_LPAIF_RDDMA_FRMCLR1__FRAME_CLR___S               0
#define LPASS_LPAIF_RDDMA_FRMCLR2                 (0x62E8F01C)
#define   LPASS_LPAIF_RDDMA_FRMCLR2___RWC           QCSR_REG_WO
#define   LPASS_LPAIF_RDDMA_FRMCLR2__FRAME_CLR___M 0x00000001
#define   LPASS_LPAIF_RDDMA_FRMCLR2__FRAME_CLR___S               0
#define LPASS_LPAIF_RDDMA_FRMCLR3                 (0x62E9001C)
#define   LPASS_LPAIF_RDDMA_FRMCLR3___RWC           QCSR_REG_WO
#define   LPASS_LPAIF_RDDMA_FRMCLR3__FRAME_CLR___M 0x00000001
#define   LPASS_LPAIF_RDDMA_FRMCLR3__FRAME_CLR___S               0
#define LPASS_LPAIF_RDDMA_FRMCLR4                 (0x62E9101C)
#define   LPASS_LPAIF_RDDMA_FRMCLR4___RWC           QCSR_REG_WO
#define   LPASS_LPAIF_RDDMA_FRMCLR4__FRAME_CLR___M 0x00000001
#define   LPASS_LPAIF_RDDMA_FRMCLR4__FRAME_CLR___S               0
#define LPASS_LPAIF_RDDMA_FRMCLR5                 (0x62E9201C)
#define   LPASS_LPAIF_RDDMA_FRMCLR5___RWC           QCSR_REG_WO
#define   LPASS_LPAIF_RDDMA_FRMCLR5__FRAME_CLR___M 0x00000001
#define   LPASS_LPAIF_RDDMA_FRMCLR5__FRAME_CLR___S               0
#define LPASS_LPAIF_RDDMA_SET_BUFF_CNTa(a) (0x62E8D020+0x1000*(a))
#define   LPASS_LPAIF_RDDMA_SET_BUFF_CNTa_aMIN 0
#define   LPASS_LPAIF_RDDMA_SET_BUFF_CNTa_aMAX 5
#define   LPASS_LPAIF_RDDMA_SET_BUFF_CNTa_ELEM 6
#define   LPASS_LPAIF_RDDMA_SET_BUFF_CNTa___RWC     QCSR_REG_WO
#define   LPASS_LPAIF_RDDMA_SET_BUFF_CNTa___POR  0x00000000
#define   LPASS_LPAIF_RDDMA_SET_BUFF_CNTa__CNT___POR 0x00000
#define   LPASS_LPAIF_RDDMA_SET_BUFF_CNTa__CNT___M 0x000FFFFF
#define   LPASS_LPAIF_RDDMA_SET_BUFF_CNTa__CNT___S               0
#define   LPASS_LPAIF_RDDMA_SET_BUFF_CNTa___M    0x000FFFFF
#define   LPASS_LPAIF_RDDMA_SET_BUFF_CNTa___S                  0
#define LPASS_LPAIF_RDDMA_SET_BUFF_CNT0           (0x62E8D020)
#define   LPASS_LPAIF_RDDMA_SET_BUFF_CNT0___RWC     QCSR_REG_WO
#define   LPASS_LPAIF_RDDMA_SET_BUFF_CNT0__CNT___M 0x000FFFFF
#define   LPASS_LPAIF_RDDMA_SET_BUFF_CNT0__CNT___S               0
#define LPASS_LPAIF_RDDMA_SET_BUFF_CNT1           (0x62E8E020)
#define   LPASS_LPAIF_RDDMA_SET_BUFF_CNT1___RWC     QCSR_REG_WO
#define   LPASS_LPAIF_RDDMA_SET_BUFF_CNT1__CNT___M 0x000FFFFF
#define   LPASS_LPAIF_RDDMA_SET_BUFF_CNT1__CNT___S               0
#define LPASS_LPAIF_RDDMA_SET_BUFF_CNT2           (0x62E8F020)
#define   LPASS_LPAIF_RDDMA_SET_BUFF_CNT2___RWC     QCSR_REG_WO
#define   LPASS_LPAIF_RDDMA_SET_BUFF_CNT2__CNT___M 0x000FFFFF
#define   LPASS_LPAIF_RDDMA_SET_BUFF_CNT2__CNT___S               0
#define LPASS_LPAIF_RDDMA_SET_BUFF_CNT3           (0x62E90020)
#define   LPASS_LPAIF_RDDMA_SET_BUFF_CNT3___RWC     QCSR_REG_WO
#define   LPASS_LPAIF_RDDMA_SET_BUFF_CNT3__CNT___M 0x000FFFFF
#define   LPASS_LPAIF_RDDMA_SET_BUFF_CNT3__CNT___S               0
#define LPASS_LPAIF_RDDMA_SET_BUFF_CNT4           (0x62E91020)
#define   LPASS_LPAIF_RDDMA_SET_BUFF_CNT4___RWC     QCSR_REG_WO
#define   LPASS_LPAIF_RDDMA_SET_BUFF_CNT4__CNT___M 0x000FFFFF
#define   LPASS_LPAIF_RDDMA_SET_BUFF_CNT4__CNT___S               0
#define LPASS_LPAIF_RDDMA_SET_BUFF_CNT5           (0x62E92020)
#define   LPASS_LPAIF_RDDMA_SET_BUFF_CNT5___RWC     QCSR_REG_WO
#define   LPASS_LPAIF_RDDMA_SET_BUFF_CNT5__CNT___M 0x000FFFFF
#define   LPASS_LPAIF_RDDMA_SET_BUFF_CNT5__CNT___S               0
#define LPASS_LPAIF_RDDMA_SET_PER_CNTa(a) (0x62E8D024+0x1000*(a))
#define   LPASS_LPAIF_RDDMA_SET_PER_CNTa_aMIN 0
#define   LPASS_LPAIF_RDDMA_SET_PER_CNTa_aMAX 5
#define   LPASS_LPAIF_RDDMA_SET_PER_CNTa_ELEM 6
#define   LPASS_LPAIF_RDDMA_SET_PER_CNTa___RWC      QCSR_REG_WO
#define   LPASS_LPAIF_RDDMA_SET_PER_CNTa___POR   0x00000000
#define   LPASS_LPAIF_RDDMA_SET_PER_CNTa__CNT___POR 0x00000
#define   LPASS_LPAIF_RDDMA_SET_PER_CNTa__CNT___M 0x000FFFFF
#define   LPASS_LPAIF_RDDMA_SET_PER_CNTa__CNT___S               0
#define   LPASS_LPAIF_RDDMA_SET_PER_CNTa___M     0x000FFFFF
#define   LPASS_LPAIF_RDDMA_SET_PER_CNTa___S                   0
#define LPASS_LPAIF_RDDMA_SET_PER_CNT0            (0x62E8D024)
#define   LPASS_LPAIF_RDDMA_SET_PER_CNT0___RWC      QCSR_REG_WO
#define   LPASS_LPAIF_RDDMA_SET_PER_CNT0__CNT___M 0x000FFFFF
#define   LPASS_LPAIF_RDDMA_SET_PER_CNT0__CNT___S               0
#define LPASS_LPAIF_RDDMA_SET_PER_CNT1            (0x62E8E024)
#define   LPASS_LPAIF_RDDMA_SET_PER_CNT1___RWC      QCSR_REG_WO
#define   LPASS_LPAIF_RDDMA_SET_PER_CNT1__CNT___M 0x000FFFFF
#define   LPASS_LPAIF_RDDMA_SET_PER_CNT1__CNT___S               0
#define LPASS_LPAIF_RDDMA_SET_PER_CNT2            (0x62E8F024)
#define   LPASS_LPAIF_RDDMA_SET_PER_CNT2___RWC      QCSR_REG_WO
#define   LPASS_LPAIF_RDDMA_SET_PER_CNT2__CNT___M 0x000FFFFF
#define   LPASS_LPAIF_RDDMA_SET_PER_CNT2__CNT___S               0
#define LPASS_LPAIF_RDDMA_SET_PER_CNT3            (0x62E90024)
#define   LPASS_LPAIF_RDDMA_SET_PER_CNT3___RWC      QCSR_REG_WO
#define   LPASS_LPAIF_RDDMA_SET_PER_CNT3__CNT___M 0x000FFFFF
#define   LPASS_LPAIF_RDDMA_SET_PER_CNT3__CNT___S               0
#define LPASS_LPAIF_RDDMA_SET_PER_CNT4            (0x62E91024)
#define   LPASS_LPAIF_RDDMA_SET_PER_CNT4___RWC      QCSR_REG_WO
#define   LPASS_LPAIF_RDDMA_SET_PER_CNT4__CNT___M 0x000FFFFF
#define   LPASS_LPAIF_RDDMA_SET_PER_CNT4__CNT___S               0
#define LPASS_LPAIF_RDDMA_SET_PER_CNT5            (0x62E92024)
#define   LPASS_LPAIF_RDDMA_SET_PER_CNT5___RWC      QCSR_REG_WO
#define   LPASS_LPAIF_RDDMA_SET_PER_CNT5__CNT___M 0x000FFFFF
#define   LPASS_LPAIF_RDDMA_SET_PER_CNT5__CNT___S               0
#define LPASS_LPAIF_RDDMA_STC_LSBa(a)    (0x62E8D028+0x1000*(a))
#define   LPASS_LPAIF_RDDMA_STC_LSBa_aMIN 0
#define   LPASS_LPAIF_RDDMA_STC_LSBa_aMAX 5
#define   LPASS_LPAIF_RDDMA_STC_LSBa_ELEM 6
#define   LPASS_LPAIF_RDDMA_STC_LSBa___RWC          QCSR_REG_RO
#define   LPASS_LPAIF_RDDMA_STC_LSBa___POR       0x00000000
#define   LPASS_LPAIF_RDDMA_STC_LSBa__STC_LSB___POR 0x00000000
#define   LPASS_LPAIF_RDDMA_STC_LSBa__STC_LSB___M 0xFFFFFFFF
#define   LPASS_LPAIF_RDDMA_STC_LSBa__STC_LSB___S               0
#define   LPASS_LPAIF_RDDMA_STC_LSBa___M         0xFFFFFFFF
#define   LPASS_LPAIF_RDDMA_STC_LSBa___S                       0
#define LPASS_LPAIF_RDDMA_STC_LSB0                (0x62E8D028)
#define   LPASS_LPAIF_RDDMA_STC_LSB0___RWC          QCSR_REG_RO
#define   LPASS_LPAIF_RDDMA_STC_LSB0__STC_LSB___M 0xFFFFFFFF
#define   LPASS_LPAIF_RDDMA_STC_LSB0__STC_LSB___S               0
#define LPASS_LPAIF_RDDMA_STC_LSB1                (0x62E8E028)
#define   LPASS_LPAIF_RDDMA_STC_LSB1___RWC          QCSR_REG_RO
#define   LPASS_LPAIF_RDDMA_STC_LSB1__STC_LSB___M 0xFFFFFFFF
#define   LPASS_LPAIF_RDDMA_STC_LSB1__STC_LSB___S               0
#define LPASS_LPAIF_RDDMA_STC_LSB2                (0x62E8F028)
#define   LPASS_LPAIF_RDDMA_STC_LSB2___RWC          QCSR_REG_RO
#define   LPASS_LPAIF_RDDMA_STC_LSB2__STC_LSB___M 0xFFFFFFFF
#define   LPASS_LPAIF_RDDMA_STC_LSB2__STC_LSB___S               0
#define LPASS_LPAIF_RDDMA_STC_LSB3                (0x62E90028)
#define   LPASS_LPAIF_RDDMA_STC_LSB3___RWC          QCSR_REG_RO
#define   LPASS_LPAIF_RDDMA_STC_LSB3__STC_LSB___M 0xFFFFFFFF
#define   LPASS_LPAIF_RDDMA_STC_LSB3__STC_LSB___S               0
#define LPASS_LPAIF_RDDMA_STC_LSB4                (0x62E91028)
#define   LPASS_LPAIF_RDDMA_STC_LSB4___RWC          QCSR_REG_RO
#define   LPASS_LPAIF_RDDMA_STC_LSB4__STC_LSB___M 0xFFFFFFFF
#define   LPASS_LPAIF_RDDMA_STC_LSB4__STC_LSB___S               0
#define LPASS_LPAIF_RDDMA_STC_LSB5                (0x62E92028)
#define   LPASS_LPAIF_RDDMA_STC_LSB5___RWC          QCSR_REG_RO
#define   LPASS_LPAIF_RDDMA_STC_LSB5__STC_LSB___M 0xFFFFFFFF
#define   LPASS_LPAIF_RDDMA_STC_LSB5__STC_LSB___S               0
#define LPASS_LPAIF_RDDMA_STC_MSBa(a)    (0x62E8D02C+0x1000*(a))
#define   LPASS_LPAIF_RDDMA_STC_MSBa_aMIN 0
#define   LPASS_LPAIF_RDDMA_STC_MSBa_aMAX 5
#define   LPASS_LPAIF_RDDMA_STC_MSBa_ELEM 6
#define   LPASS_LPAIF_RDDMA_STC_MSBa___RWC          QCSR_REG_RO
#define   LPASS_LPAIF_RDDMA_STC_MSBa___POR       0x00000000
#define   LPASS_LPAIF_RDDMA_STC_MSBa__STC_MSB___POR 0x000000
#define   LPASS_LPAIF_RDDMA_STC_MSBa__STC_MSB___M 0x00FFFFFF
#define   LPASS_LPAIF_RDDMA_STC_MSBa__STC_MSB___S               0
#define   LPASS_LPAIF_RDDMA_STC_MSBa___M         0x00FFFFFF
#define   LPASS_LPAIF_RDDMA_STC_MSBa___S                       0
#define LPASS_LPAIF_RDDMA_STC_MSB0                (0x62E8D02C)
#define   LPASS_LPAIF_RDDMA_STC_MSB0___RWC          QCSR_REG_RO
#define   LPASS_LPAIF_RDDMA_STC_MSB0__STC_MSB___M 0x00FFFFFF
#define   LPASS_LPAIF_RDDMA_STC_MSB0__STC_MSB___S               0
#define LPASS_LPAIF_RDDMA_STC_MSB1                (0x62E8E02C)
#define   LPASS_LPAIF_RDDMA_STC_MSB1___RWC          QCSR_REG_RO
#define   LPASS_LPAIF_RDDMA_STC_MSB1__STC_MSB___M 0x00FFFFFF
#define   LPASS_LPAIF_RDDMA_STC_MSB1__STC_MSB___S               0
#define LPASS_LPAIF_RDDMA_STC_MSB2                (0x62E8F02C)
#define   LPASS_LPAIF_RDDMA_STC_MSB2___RWC          QCSR_REG_RO
#define   LPASS_LPAIF_RDDMA_STC_MSB2__STC_MSB___M 0x00FFFFFF
#define   LPASS_LPAIF_RDDMA_STC_MSB2__STC_MSB___S               0
#define LPASS_LPAIF_RDDMA_STC_MSB3                (0x62E9002C)
#define   LPASS_LPAIF_RDDMA_STC_MSB3___RWC          QCSR_REG_RO
#define   LPASS_LPAIF_RDDMA_STC_MSB3__STC_MSB___M 0x00FFFFFF
#define   LPASS_LPAIF_RDDMA_STC_MSB3__STC_MSB___S               0
#define LPASS_LPAIF_RDDMA_STC_MSB4                (0x62E9102C)
#define   LPASS_LPAIF_RDDMA_STC_MSB4___RWC          QCSR_REG_RO
#define   LPASS_LPAIF_RDDMA_STC_MSB4__STC_MSB___M 0x00FFFFFF
#define   LPASS_LPAIF_RDDMA_STC_MSB4__STC_MSB___S               0
#define LPASS_LPAIF_RDDMA_STC_MSB5                (0x62E9202C)
#define   LPASS_LPAIF_RDDMA_STC_MSB5___RWC          QCSR_REG_RO
#define   LPASS_LPAIF_RDDMA_STC_MSB5__STC_MSB___M 0x00FFFFFF
#define   LPASS_LPAIF_RDDMA_STC_MSB5__STC_MSB___S               0
#define LPASS_LPAIF_RDDMA_PERa(a)        (0x62E8D030+0x1000*(a))
#define   LPASS_LPAIF_RDDMA_PERa_aMIN 0
#define   LPASS_LPAIF_RDDMA_PERa_aMAX 5
#define   LPASS_LPAIF_RDDMA_PERa_ELEM 6
#define   LPASS_LPAIF_RDDMA_PERa___RWC              QCSR_REG_RO
#define   LPASS_LPAIF_RDDMA_PERa___POR           0x00000000
#define   LPASS_LPAIF_RDDMA_PERa__PERIOD_UPDATE___POR 0x0
#define   LPASS_LPAIF_RDDMA_PERa__PERIOD_FIFO___POR 0x00
#define   LPASS_LPAIF_RDDMA_PERa__PERIOD_UPDATE___M 0x00000400
#define   LPASS_LPAIF_RDDMA_PERa__PERIOD_UPDATE___S              10
#define   LPASS_LPAIF_RDDMA_PERa__PERIOD_FIFO___M 0x0000003F
#define   LPASS_LPAIF_RDDMA_PERa__PERIOD_FIFO___S               0
#define   LPASS_LPAIF_RDDMA_PERa__PERIOD_FIFO__ENUM_0            0x00
#define   LPASS_LPAIF_RDDMA_PERa__PERIOD_FIFO__ENUM_1            0x01
#define   LPASS_LPAIF_RDDMA_PERa__PERIOD_FIFO__ENUM_2            0x02
#define   LPASS_LPAIF_RDDMA_PERa__PERIOD_FIFO__ENUM_3            0x03
#define   LPASS_LPAIF_RDDMA_PERa__PERIOD_FIFO__ENUM_4            0x04
#define   LPASS_LPAIF_RDDMA_PERa__PERIOD_FIFO__ENUM_5            0x05
#define   LPASS_LPAIF_RDDMA_PERa__PERIOD_FIFO__ENUM_6            0x06
#define   LPASS_LPAIF_RDDMA_PERa__PERIOD_FIFO__ENUM_7            0x07
#define   LPASS_LPAIF_RDDMA_PERa__PERIOD_FIFO__ENUM_8            0x08
#define   LPASS_LPAIF_RDDMA_PERa__PERIOD_FIFO__ENUM_9            0x09
#define   LPASS_LPAIF_RDDMA_PERa__PERIOD_FIFO__ENUM_10            0x0A
#define   LPASS_LPAIF_RDDMA_PERa__PERIOD_FIFO__ENUM_11            0x0B
#define   LPASS_LPAIF_RDDMA_PERa__PERIOD_FIFO__ENUM_12            0x0C
#define   LPASS_LPAIF_RDDMA_PERa__PERIOD_FIFO__ENUM_13            0x0D
#define   LPASS_LPAIF_RDDMA_PERa__PERIOD_FIFO__ENUM_14            0x0E
#define   LPASS_LPAIF_RDDMA_PERa__PERIOD_FIFO__ENUM_15            0x0F
#define   LPASS_LPAIF_RDDMA_PERa__PERIOD_FIFO__ENUM_16            0x10
#define   LPASS_LPAIF_RDDMA_PERa__PERIOD_FIFO__ENUM_17            0x11
#define   LPASS_LPAIF_RDDMA_PERa__PERIOD_FIFO__ENUM_18            0x12
#define   LPASS_LPAIF_RDDMA_PERa__PERIOD_FIFO__ENUM_19            0x13
#define   LPASS_LPAIF_RDDMA_PERa__PERIOD_FIFO__ENUM_20            0x14
#define   LPASS_LPAIF_RDDMA_PERa__PERIOD_FIFO__ENUM_21            0x15
#define   LPASS_LPAIF_RDDMA_PERa__PERIOD_FIFO__ENUM_22            0x16
#define   LPASS_LPAIF_RDDMA_PERa__PERIOD_FIFO__ENUM_23            0x17
#define   LPASS_LPAIF_RDDMA_PERa__PERIOD_FIFO__ENUM_24            0x18
#define   LPASS_LPAIF_RDDMA_PERa__PERIOD_FIFO__ENUM_25            0x19
#define   LPASS_LPAIF_RDDMA_PERa__PERIOD_FIFO__ENUM_26            0x1A
#define   LPASS_LPAIF_RDDMA_PERa__PERIOD_FIFO__ENUM_27            0x1B
#define   LPASS_LPAIF_RDDMA_PERa__PERIOD_FIFO__ENUM_28            0x1C
#define   LPASS_LPAIF_RDDMA_PERa__PERIOD_FIFO__ENUM_29            0x1D
#define   LPASS_LPAIF_RDDMA_PERa__PERIOD_FIFO__ENUM_30            0x1E
#define   LPASS_LPAIF_RDDMA_PERa__PERIOD_FIFO__ENUM_31            0x1F
#define   LPASS_LPAIF_RDDMA_PERa__PERIOD_FIFO__ENUM_32            0x20
#define   LPASS_LPAIF_RDDMA_PERa___M             0x0000043F
#define   LPASS_LPAIF_RDDMA_PERa___S                           0
#define LPASS_LPAIF_RDDMA_PER0                    (0x62E8D030)
#define   LPASS_LPAIF_RDDMA_PER0___RWC              QCSR_REG_RO
#define   LPASS_LPAIF_RDDMA_PER0__PERIOD_UPDATE___M 0x00000400
#define   LPASS_LPAIF_RDDMA_PER0__PERIOD_UPDATE___S              10
#define   LPASS_LPAIF_RDDMA_PER0__PERIOD_FIFO___M 0x0000003F
#define   LPASS_LPAIF_RDDMA_PER0__PERIOD_FIFO___S               0
#define LPASS_LPAIF_RDDMA_PER1                    (0x62E8E030)
#define   LPASS_LPAIF_RDDMA_PER1___RWC              QCSR_REG_RO
#define   LPASS_LPAIF_RDDMA_PER1__PERIOD_UPDATE___M 0x00000400
#define   LPASS_LPAIF_RDDMA_PER1__PERIOD_UPDATE___S              10
#define   LPASS_LPAIF_RDDMA_PER1__PERIOD_FIFO___M 0x0000003F
#define   LPASS_LPAIF_RDDMA_PER1__PERIOD_FIFO___S               0
#define LPASS_LPAIF_RDDMA_PER2                    (0x62E8F030)
#define   LPASS_LPAIF_RDDMA_PER2___RWC              QCSR_REG_RO
#define   LPASS_LPAIF_RDDMA_PER2__PERIOD_UPDATE___M 0x00000400
#define   LPASS_LPAIF_RDDMA_PER2__PERIOD_UPDATE___S              10
#define   LPASS_LPAIF_RDDMA_PER2__PERIOD_FIFO___M 0x0000003F
#define   LPASS_LPAIF_RDDMA_PER2__PERIOD_FIFO___S               0
#define LPASS_LPAIF_RDDMA_PER3                    (0x62E90030)
#define   LPASS_LPAIF_RDDMA_PER3___RWC              QCSR_REG_RO
#define   LPASS_LPAIF_RDDMA_PER3__PERIOD_UPDATE___M 0x00000400
#define   LPASS_LPAIF_RDDMA_PER3__PERIOD_UPDATE___S              10
#define   LPASS_LPAIF_RDDMA_PER3__PERIOD_FIFO___M 0x0000003F
#define   LPASS_LPAIF_RDDMA_PER3__PERIOD_FIFO___S               0
#define LPASS_LPAIF_RDDMA_PER4                    (0x62E91030)
#define   LPASS_LPAIF_RDDMA_PER4___RWC              QCSR_REG_RO
#define   LPASS_LPAIF_RDDMA_PER4__PERIOD_UPDATE___M 0x00000400
#define   LPASS_LPAIF_RDDMA_PER4__PERIOD_UPDATE___S              10
#define   LPASS_LPAIF_RDDMA_PER4__PERIOD_FIFO___M 0x0000003F
#define   LPASS_LPAIF_RDDMA_PER4__PERIOD_FIFO___S               0
#define LPASS_LPAIF_RDDMA_PER5                    (0x62E92030)
#define   LPASS_LPAIF_RDDMA_PER5___RWC              QCSR_REG_RO
#define   LPASS_LPAIF_RDDMA_PER5__PERIOD_UPDATE___M 0x00000400
#define   LPASS_LPAIF_RDDMA_PER5__PERIOD_UPDATE___S              10
#define   LPASS_LPAIF_RDDMA_PER5__PERIOD_FIFO___M 0x0000003F
#define   LPASS_LPAIF_RDDMA_PER5__PERIOD_FIFO___S               0
#define LPASS_LPAIF_RDDMA_PERCLRa(a)     (0x62E8D034+0x1000*(a))
#define   LPASS_LPAIF_RDDMA_PERCLRa_aMIN 0
#define   LPASS_LPAIF_RDDMA_PERCLRa_aMAX 5
#define   LPASS_LPAIF_RDDMA_PERCLRa_ELEM 6
#define   LPASS_LPAIF_RDDMA_PERCLRa___RWC           QCSR_REG_WO
#define   LPASS_LPAIF_RDDMA_PERCLRa___POR        0x00000000
#define   LPASS_LPAIF_RDDMA_PERCLRa__PERIOD_CLR___POR 0x0
#define   LPASS_LPAIF_RDDMA_PERCLRa__PERIOD_CLR___M 0x00000001
#define   LPASS_LPAIF_RDDMA_PERCLRa__PERIOD_CLR___S               0
#define   LPASS_LPAIF_RDDMA_PERCLRa___M          0x00000001
#define   LPASS_LPAIF_RDDMA_PERCLRa___S                        0
#define LPASS_LPAIF_RDDMA_PERCLR0                 (0x62E8D034)
#define   LPASS_LPAIF_RDDMA_PERCLR0___RWC           QCSR_REG_WO
#define   LPASS_LPAIF_RDDMA_PERCLR0__PERIOD_CLR___M 0x00000001
#define   LPASS_LPAIF_RDDMA_PERCLR0__PERIOD_CLR___S               0
#define LPASS_LPAIF_RDDMA_PERCLR1                 (0x62E8E034)
#define   LPASS_LPAIF_RDDMA_PERCLR1___RWC           QCSR_REG_WO
#define   LPASS_LPAIF_RDDMA_PERCLR1__PERIOD_CLR___M 0x00000001
#define   LPASS_LPAIF_RDDMA_PERCLR1__PERIOD_CLR___S               0
#define LPASS_LPAIF_RDDMA_PERCLR2                 (0x62E8F034)
#define   LPASS_LPAIF_RDDMA_PERCLR2___RWC           QCSR_REG_WO
#define   LPASS_LPAIF_RDDMA_PERCLR2__PERIOD_CLR___M 0x00000001
#define   LPASS_LPAIF_RDDMA_PERCLR2__PERIOD_CLR___S               0
#define LPASS_LPAIF_RDDMA_PERCLR3                 (0x62E90034)
#define   LPASS_LPAIF_RDDMA_PERCLR3___RWC           QCSR_REG_WO
#define   LPASS_LPAIF_RDDMA_PERCLR3__PERIOD_CLR___M 0x00000001
#define   LPASS_LPAIF_RDDMA_PERCLR3__PERIOD_CLR___S               0
#define LPASS_LPAIF_RDDMA_PERCLR4                 (0x62E91034)
#define   LPASS_LPAIF_RDDMA_PERCLR4___RWC           QCSR_REG_WO
#define   LPASS_LPAIF_RDDMA_PERCLR4__PERIOD_CLR___M 0x00000001
#define   LPASS_LPAIF_RDDMA_PERCLR4__PERIOD_CLR___S               0
#define LPASS_LPAIF_RDDMA_PERCLR5                 (0x62E92034)
#define   LPASS_LPAIF_RDDMA_PERCLR5___RWC           QCSR_REG_WO
#define   LPASS_LPAIF_RDDMA_PERCLR5__PERIOD_CLR___M 0x00000001
#define   LPASS_LPAIF_RDDMA_PERCLR5__PERIOD_CLR___S               0
#define LPASS_LPAIF_RDDMA_BASE_EXTa(a)   (0x62E8D038+0x1000*(a))
#define   LPASS_LPAIF_RDDMA_BASE_EXTa_aMIN 0
#define   LPASS_LPAIF_RDDMA_BASE_EXTa_aMAX 5
#define   LPASS_LPAIF_RDDMA_BASE_EXTa_ELEM 6
#define   LPASS_LPAIF_RDDMA_BASE_EXTa___RWC         QCSR_REG_RW
#define   LPASS_LPAIF_RDDMA_BASE_EXTa___POR      0x00000000
#define   LPASS_LPAIF_RDDMA_BASE_EXTa__BASE_ADDR___POR 0x0
#define   LPASS_LPAIF_RDDMA_BASE_EXTa__BASE_ADDR___M 0x0000000F
#define   LPASS_LPAIF_RDDMA_BASE_EXTa__BASE_ADDR___S               0
#define   LPASS_LPAIF_RDDMA_BASE_EXTa___M        0x0000000F
#define   LPASS_LPAIF_RDDMA_BASE_EXTa___S                      0
#define LPASS_LPAIF_RDDMA_BASE_EXT0               (0x62E8D038)
#define   LPASS_LPAIF_RDDMA_BASE_EXT0___RWC         QCSR_REG_RW
#define   LPASS_LPAIF_RDDMA_BASE_EXT0__BASE_ADDR___M 0x0000000F
#define   LPASS_LPAIF_RDDMA_BASE_EXT0__BASE_ADDR___S               0
#define LPASS_LPAIF_RDDMA_BASE_EXT1               (0x62E8E038)
#define   LPASS_LPAIF_RDDMA_BASE_EXT1___RWC         QCSR_REG_RW
#define   LPASS_LPAIF_RDDMA_BASE_EXT1__BASE_ADDR___M 0x0000000F
#define   LPASS_LPAIF_RDDMA_BASE_EXT1__BASE_ADDR___S               0
#define LPASS_LPAIF_RDDMA_BASE_EXT2               (0x62E8F038)
#define   LPASS_LPAIF_RDDMA_BASE_EXT2___RWC         QCSR_REG_RW
#define   LPASS_LPAIF_RDDMA_BASE_EXT2__BASE_ADDR___M 0x0000000F
#define   LPASS_LPAIF_RDDMA_BASE_EXT2__BASE_ADDR___S               0
#define LPASS_LPAIF_RDDMA_BASE_EXT3               (0x62E90038)
#define   LPASS_LPAIF_RDDMA_BASE_EXT3___RWC         QCSR_REG_RW
#define   LPASS_LPAIF_RDDMA_BASE_EXT3__BASE_ADDR___M 0x0000000F
#define   LPASS_LPAIF_RDDMA_BASE_EXT3__BASE_ADDR___S               0
#define LPASS_LPAIF_RDDMA_BASE_EXT4               (0x62E91038)
#define   LPASS_LPAIF_RDDMA_BASE_EXT4___RWC         QCSR_REG_RW
#define   LPASS_LPAIF_RDDMA_BASE_EXT4__BASE_ADDR___M 0x0000000F
#define   LPASS_LPAIF_RDDMA_BASE_EXT4__BASE_ADDR___S               0
#define LPASS_LPAIF_RDDMA_BASE_EXT5               (0x62E92038)
#define   LPASS_LPAIF_RDDMA_BASE_EXT5___RWC         QCSR_REG_RW
#define   LPASS_LPAIF_RDDMA_BASE_EXT5__BASE_ADDR___M 0x0000000F
#define   LPASS_LPAIF_RDDMA_BASE_EXT5__BASE_ADDR___S               0
#define LPASS_LPAIF_RDDMA_CURR_ADDR_EXTa(a) (0x62E8D03C+0x1000*(a))
#define   LPASS_LPAIF_RDDMA_CURR_ADDR_EXTa_aMIN 0
#define   LPASS_LPAIF_RDDMA_CURR_ADDR_EXTa_aMAX 5
#define   LPASS_LPAIF_RDDMA_CURR_ADDR_EXTa_ELEM 6
#define   LPASS_LPAIF_RDDMA_CURR_ADDR_EXTa___RWC    QCSR_REG_RO
#define   LPASS_LPAIF_RDDMA_CURR_ADDR_EXTa___POR 0x00000000
#define   LPASS_LPAIF_RDDMA_CURR_ADDR_EXTa__ADDR___POR 0x0
#define   LPASS_LPAIF_RDDMA_CURR_ADDR_EXTa__ADDR___M 0x0000000F
#define   LPASS_LPAIF_RDDMA_CURR_ADDR_EXTa__ADDR___S               0
#define   LPASS_LPAIF_RDDMA_CURR_ADDR_EXTa___M   0x0000000F
#define   LPASS_LPAIF_RDDMA_CURR_ADDR_EXTa___S                 0
#define LPASS_LPAIF_RDDMA_CURR_ADDR_EXT0          (0x62E8D03C)
#define   LPASS_LPAIF_RDDMA_CURR_ADDR_EXT0___RWC    QCSR_REG_RO
#define   LPASS_LPAIF_RDDMA_CURR_ADDR_EXT0__ADDR___M 0x0000000F
#define   LPASS_LPAIF_RDDMA_CURR_ADDR_EXT0__ADDR___S               0
#define LPASS_LPAIF_RDDMA_CURR_ADDR_EXT1          (0x62E8E03C)
#define   LPASS_LPAIF_RDDMA_CURR_ADDR_EXT1___RWC    QCSR_REG_RO
#define   LPASS_LPAIF_RDDMA_CURR_ADDR_EXT1__ADDR___M 0x0000000F
#define   LPASS_LPAIF_RDDMA_CURR_ADDR_EXT1__ADDR___S               0
#define LPASS_LPAIF_RDDMA_CURR_ADDR_EXT2          (0x62E8F03C)
#define   LPASS_LPAIF_RDDMA_CURR_ADDR_EXT2___RWC    QCSR_REG_RO
#define   LPASS_LPAIF_RDDMA_CURR_ADDR_EXT2__ADDR___M 0x0000000F
#define   LPASS_LPAIF_RDDMA_CURR_ADDR_EXT2__ADDR___S               0
#define LPASS_LPAIF_RDDMA_CURR_ADDR_EXT3          (0x62E9003C)
#define   LPASS_LPAIF_RDDMA_CURR_ADDR_EXT3___RWC    QCSR_REG_RO
#define   LPASS_LPAIF_RDDMA_CURR_ADDR_EXT3__ADDR___M 0x0000000F
#define   LPASS_LPAIF_RDDMA_CURR_ADDR_EXT3__ADDR___S               0
#define LPASS_LPAIF_RDDMA_CURR_ADDR_EXT4          (0x62E9103C)
#define   LPASS_LPAIF_RDDMA_CURR_ADDR_EXT4___RWC    QCSR_REG_RO
#define   LPASS_LPAIF_RDDMA_CURR_ADDR_EXT4__ADDR___M 0x0000000F
#define   LPASS_LPAIF_RDDMA_CURR_ADDR_EXT4__ADDR___S               0
#define LPASS_LPAIF_RDDMA_CURR_ADDR_EXT5          (0x62E9203C)
#define   LPASS_LPAIF_RDDMA_CURR_ADDR_EXT5___RWC    QCSR_REG_RO
#define   LPASS_LPAIF_RDDMA_CURR_ADDR_EXT5__ADDR___M 0x0000000F
#define   LPASS_LPAIF_RDDMA_CURR_ADDR_EXT5__ADDR___S               0
#define LPASS_LPAIF_RDDMA_RAM_START_ADDR0         (0x62E8D044)
#define   LPASS_LPAIF_RDDMA_RAM_START_ADDR0___RWC   QCSR_REG_RW
#define   LPASS_LPAIF_RDDMA_RAM_START_ADDR0___POR 0x00000000
#define   LPASS_LPAIF_RDDMA_RAM_START_ADDR0__START_ADDR___POR 0x000
#define   LPASS_LPAIF_RDDMA_RAM_START_ADDR0__START_ADDR___M 0x000001FF
#define   LPASS_LPAIF_RDDMA_RAM_START_ADDR0__START_ADDR___S               0
#define   LPASS_LPAIF_RDDMA_RAM_START_ADDR0___M  0x000001FF
#define   LPASS_LPAIF_RDDMA_RAM_START_ADDR0___S                0
#define LPASS_LPAIF_RDDMA_RAM_START_ADDR1         (0x62E8E044)
#define   LPASS_LPAIF_RDDMA_RAM_START_ADDR1___RWC   QCSR_REG_RW
#define   LPASS_LPAIF_RDDMA_RAM_START_ADDR1___POR 0x00000055
#define   LPASS_LPAIF_RDDMA_RAM_START_ADDR1__START_ADDR___POR 0x55
#define   LPASS_LPAIF_RDDMA_RAM_START_ADDR1__START_ADDR___M 0x000001FF
#define   LPASS_LPAIF_RDDMA_RAM_START_ADDR1__START_ADDR___S               0
#define   LPASS_LPAIF_RDDMA_RAM_START_ADDR1___M  0x000001FF
#define   LPASS_LPAIF_RDDMA_RAM_START_ADDR1___S                0
#define LPASS_LPAIF_RDDMA_RAM_START_ADDR2         (0x62E8F044)
#define   LPASS_LPAIF_RDDMA_RAM_START_ADDR2___RWC   QCSR_REG_RW
#define   LPASS_LPAIF_RDDMA_RAM_START_ADDR2___POR 0x000000AA
#define   LPASS_LPAIF_RDDMA_RAM_START_ADDR2__START_ADDR___POR 0x0AA
#define   LPASS_LPAIF_RDDMA_RAM_START_ADDR2__START_ADDR___M 0x000001FF
#define   LPASS_LPAIF_RDDMA_RAM_START_ADDR2__START_ADDR___S               0
#define   LPASS_LPAIF_RDDMA_RAM_START_ADDR2___M  0x000001FF
#define   LPASS_LPAIF_RDDMA_RAM_START_ADDR2___S                0
#define LPASS_LPAIF_RDDMA_RAM_START_ADDR3         (0x62E90044)
#define   LPASS_LPAIF_RDDMA_RAM_START_ADDR3___RWC   QCSR_REG_RW
#define   LPASS_LPAIF_RDDMA_RAM_START_ADDR3___POR 0x000000FF
#define   LPASS_LPAIF_RDDMA_RAM_START_ADDR3__START_ADDR___POR 0x0FF
#define   LPASS_LPAIF_RDDMA_RAM_START_ADDR3__START_ADDR___M 0x000001FF
#define   LPASS_LPAIF_RDDMA_RAM_START_ADDR3__START_ADDR___S               0
#define   LPASS_LPAIF_RDDMA_RAM_START_ADDR3___M  0x000001FF
#define   LPASS_LPAIF_RDDMA_RAM_START_ADDR3___S                0
#define LPASS_LPAIF_RDDMA_RAM_START_ADDR4         (0x62E91044)
#define   LPASS_LPAIF_RDDMA_RAM_START_ADDR4___RWC   QCSR_REG_RW
#define   LPASS_LPAIF_RDDMA_RAM_START_ADDR4___POR 0x00000154
#define   LPASS_LPAIF_RDDMA_RAM_START_ADDR4__START_ADDR___POR 0x154
#define   LPASS_LPAIF_RDDMA_RAM_START_ADDR4__START_ADDR___M 0x000001FF
#define   LPASS_LPAIF_RDDMA_RAM_START_ADDR4__START_ADDR___S               0
#define   LPASS_LPAIF_RDDMA_RAM_START_ADDR4___M  0x000001FF
#define   LPASS_LPAIF_RDDMA_RAM_START_ADDR4___S                0
#define LPASS_LPAIF_RDDMA_RAM_START_ADDR5         (0x62E92044)
#define   LPASS_LPAIF_RDDMA_RAM_START_ADDR5___RWC   QCSR_REG_RW
#define   LPASS_LPAIF_RDDMA_RAM_START_ADDR5___POR 0x000001A9
#define   LPASS_LPAIF_RDDMA_RAM_START_ADDR5__START_ADDR___POR 0x1A9
#define   LPASS_LPAIF_RDDMA_RAM_START_ADDR5__START_ADDR___M 0x000001FF
#define   LPASS_LPAIF_RDDMA_RAM_START_ADDR5__START_ADDR___S               0
#define   LPASS_LPAIF_RDDMA_RAM_START_ADDR5___M  0x000001FF
#define   LPASS_LPAIF_RDDMA_RAM_START_ADDR5___S                0
#define LPASS_LPAIF_RDDMA_RAM_LENGTHa(a) (0x62E8D048+0x1000*(a))
#define   LPASS_LPAIF_RDDMA_RAM_LENGTHa_aMIN 0
#define   LPASS_LPAIF_RDDMA_RAM_LENGTHa_aMAX 5
#define   LPASS_LPAIF_RDDMA_RAM_LENGTHa_ELEM 6
#define   LPASS_LPAIF_RDDMA_RAM_LENGTHa___RWC       QCSR_REG_RW
#define   LPASS_LPAIF_RDDMA_RAM_LENGTHa___POR    0x00000055
#define   LPASS_LPAIF_RDDMA_RAM_LENGTHa__LENGTH___POR 0x55
#define   LPASS_LPAIF_RDDMA_RAM_LENGTHa__LENGTH___M 0x000001FF
#define   LPASS_LPAIF_RDDMA_RAM_LENGTHa__LENGTH___S               0
#define   LPASS_LPAIF_RDDMA_RAM_LENGTHa___M      0x000001FF
#define   LPASS_LPAIF_RDDMA_RAM_LENGTHa___S                    0
#define LPASS_LPAIF_RDDMA_RAM_LENGTH0             (0x62E8D048)
#define   LPASS_LPAIF_RDDMA_RAM_LENGTH0___RWC       QCSR_REG_RW
#define   LPASS_LPAIF_RDDMA_RAM_LENGTH0__LENGTH___M 0x000001FF
#define   LPASS_LPAIF_RDDMA_RAM_LENGTH0__LENGTH___S               0
#define LPASS_LPAIF_RDDMA_RAM_LENGTH1             (0x62E8E048)
#define   LPASS_LPAIF_RDDMA_RAM_LENGTH1___RWC       QCSR_REG_RW
#define   LPASS_LPAIF_RDDMA_RAM_LENGTH1__LENGTH___M 0x000001FF
#define   LPASS_LPAIF_RDDMA_RAM_LENGTH1__LENGTH___S               0
#define LPASS_LPAIF_RDDMA_RAM_LENGTH2             (0x62E8F048)
#define   LPASS_LPAIF_RDDMA_RAM_LENGTH2___RWC       QCSR_REG_RW
#define   LPASS_LPAIF_RDDMA_RAM_LENGTH2__LENGTH___M 0x000001FF
#define   LPASS_LPAIF_RDDMA_RAM_LENGTH2__LENGTH___S               0
#define LPASS_LPAIF_RDDMA_RAM_LENGTH3             (0x62E90048)
#define   LPASS_LPAIF_RDDMA_RAM_LENGTH3___RWC       QCSR_REG_RW
#define   LPASS_LPAIF_RDDMA_RAM_LENGTH3__LENGTH___M 0x000001FF
#define   LPASS_LPAIF_RDDMA_RAM_LENGTH3__LENGTH___S               0
#define LPASS_LPAIF_RDDMA_RAM_LENGTH4             (0x62E91048)
#define   LPASS_LPAIF_RDDMA_RAM_LENGTH4___RWC       QCSR_REG_RW
#define   LPASS_LPAIF_RDDMA_RAM_LENGTH4__LENGTH___M 0x000001FF
#define   LPASS_LPAIF_RDDMA_RAM_LENGTH4__LENGTH___S               0
#define LPASS_LPAIF_RDDMA_RAM_LENGTH5             (0x62E92048)
#define   LPASS_LPAIF_RDDMA_RAM_LENGTH5___RWC       QCSR_REG_RW
#define   LPASS_LPAIF_RDDMA_RAM_LENGTH5__LENGTH___M 0x000001FF
#define   LPASS_LPAIF_RDDMA_RAM_LENGTH5__LENGTH___S               0
#define LPASS_LPAIF_WRDMA_CTLa(a)        (0x62E93000+0x1000*(a))
#define   LPASS_LPAIF_WRDMA_CTLa_aMIN 0
#define   LPASS_LPAIF_WRDMA_CTLa_aMAX 5
#define   LPASS_LPAIF_WRDMA_CTLa_ELEM 6
#define   LPASS_LPAIF_WRDMA_CTLa___RWC              QCSR_REG_RW
#define   LPASS_LPAIF_WRDMA_CTLa___POR           0x00100000
#define   LPASS_LPAIF_WRDMA_CTLa__RESET___POR    0x0
#define   LPASS_LPAIF_WRDMA_CTLa__AUDIO_INTF_INT___POR 0x0
#define   LPASS_LPAIF_WRDMA_CTLa__BURST16_EN___POR 0x0
#define   LPASS_LPAIF_WRDMA_CTLa__BURST8_EN___POR 0x0
#define   LPASS_LPAIF_WRDMA_CTLa__DYNAMIC_CLOCK___POR 0x1
#define   LPASS_LPAIF_WRDMA_CTLa__BURST_EN___POR 0x0
#define   LPASS_LPAIF_WRDMA_CTLa__WPSCNT___POR   0x0
#define   LPASS_LPAIF_WRDMA_CTLa__AUDIO_INTF___POR 0x0
#define   LPASS_LPAIF_WRDMA_CTLa__FIFO_WATERMRK___POR 0x0
#define   LPASS_LPAIF_WRDMA_CTLa__ENABLE___POR   0x0
#define   LPASS_LPAIF_WRDMA_CTLa__RESET___M      0x80000000
#define   LPASS_LPAIF_WRDMA_CTLa__RESET___S                   31
#define   LPASS_LPAIF_WRDMA_CTLa__RESET__DISABLE             0x0
#define   LPASS_LPAIF_WRDMA_CTLa__RESET__ENABLE              0x1
#define   LPASS_LPAIF_WRDMA_CTLa__AUDIO_INTF_INT___M 0x03800000
#define   LPASS_LPAIF_WRDMA_CTLa__AUDIO_INTF_INT___S              23
#define   LPASS_LPAIF_WRDMA_CTLa__AUDIO_INTF_INT__NONE             0x0
#define   LPASS_LPAIF_WRDMA_CTLa__AUDIO_INTF_INT__INT_MI2S_0_SRC             0x1
#define   LPASS_LPAIF_WRDMA_CTLa__AUDIO_INTF_INT__INT_MI2S_1_SRC             0x2
#define   LPASS_LPAIF_WRDMA_CTLa__AUDIO_INTF_INT__INT_MI2S_2_SRC             0x3
#define   LPASS_LPAIF_WRDMA_CTLa__AUDIO_INTF_INT__INT_MI2S_3_SRC             0x4
#define   LPASS_LPAIF_WRDMA_CTLa__AUDIO_INTF_INT__INT_MI2S_4_SRC             0x5
#define   LPASS_LPAIF_WRDMA_CTLa__AUDIO_INTF_INT__INT_MI2S_5_SRC             0x6
#define   LPASS_LPAIF_WRDMA_CTLa__AUDIO_INTF_INT__INT_MI2S_6_SRC             0x7
#define   LPASS_LPAIF_WRDMA_CTLa__BURST16_EN___M 0x00400000
#define   LPASS_LPAIF_WRDMA_CTLa__BURST16_EN___S              22
#define   LPASS_LPAIF_WRDMA_CTLa__BURST16_EN__DISABLE             0x0
#define   LPASS_LPAIF_WRDMA_CTLa__BURST16_EN__ENABLE             0x1
#define   LPASS_LPAIF_WRDMA_CTLa__BURST8_EN___M  0x00200000
#define   LPASS_LPAIF_WRDMA_CTLa__BURST8_EN___S               21
#define   LPASS_LPAIF_WRDMA_CTLa__BURST8_EN__DISABLE             0x0
#define   LPASS_LPAIF_WRDMA_CTLa__BURST8_EN__ENABLE             0x1
#define   LPASS_LPAIF_WRDMA_CTLa__DYNAMIC_CLOCK___M 0x00100000
#define   LPASS_LPAIF_WRDMA_CTLa__DYNAMIC_CLOCK___S              20
#define   LPASS_LPAIF_WRDMA_CTLa__DYNAMIC_CLOCK__OFF             0x0
#define   LPASS_LPAIF_WRDMA_CTLa__DYNAMIC_CLOCK__ON             0x1
#define   LPASS_LPAIF_WRDMA_CTLa__BURST_EN___M   0x00080000
#define   LPASS_LPAIF_WRDMA_CTLa__BURST_EN___S                19
#define   LPASS_LPAIF_WRDMA_CTLa__BURST_EN__SINGLE             0x0
#define   LPASS_LPAIF_WRDMA_CTLa__BURST_EN__INCR4             0x1
#define   LPASS_LPAIF_WRDMA_CTLa__WPSCNT___M     0x00070000
#define   LPASS_LPAIF_WRDMA_CTLa__WPSCNT___S                  16
#define   LPASS_LPAIF_WRDMA_CTLa__WPSCNT__ONE                0x0
#define   LPASS_LPAIF_WRDMA_CTLa__WPSCNT__TWO                0x1
#define   LPASS_LPAIF_WRDMA_CTLa__WPSCNT__THREE              0x2
#define   LPASS_LPAIF_WRDMA_CTLa__WPSCNT__FOUR               0x3
#define   LPASS_LPAIF_WRDMA_CTLa__WPSCNT__SIX                0x5
#define   LPASS_LPAIF_WRDMA_CTLa__WPSCNT__EIGHT              0x7
#define   LPASS_LPAIF_WRDMA_CTLa__AUDIO_INTF___M 0x0000F000
#define   LPASS_LPAIF_WRDMA_CTLa__AUDIO_INTF___S              12
#define   LPASS_LPAIF_WRDMA_CTLa__AUDIO_INTF__NONE             0x0
#define   LPASS_LPAIF_WRDMA_CTLa__AUDIO_INTF__PRI_SRC             0x1
#define   LPASS_LPAIF_WRDMA_CTLa__AUDIO_INTF__SEC_SRC             0x2
#define   LPASS_LPAIF_WRDMA_CTLa__AUDIO_INTF__TER_SRC             0x3
#define   LPASS_LPAIF_WRDMA_CTLa__AUDIO_INTF__QUA_SRC             0x4
#define   LPASS_LPAIF_WRDMA_CTLa__AUDIO_INTF__MIXOUT             0x6
#define   LPASS_LPAIF_WRDMA_CTLa__AUDIO_INTF__LOOPBACK_CH0             0x9
#define   LPASS_LPAIF_WRDMA_CTLa__AUDIO_INTF__LOOPBACK_CH1             0xA
#define   LPASS_LPAIF_WRDMA_CTLa__AUDIO_INTF__LOOPBACK_CH2             0xB
#define   LPASS_LPAIF_WRDMA_CTLa__AUDIO_INTF__LOOPBACK_CH3             0xC
#define   LPASS_LPAIF_WRDMA_CTLa__AUDIO_INTF__LOOPBACK_CH4             0xD
#define   LPASS_LPAIF_WRDMA_CTLa__AUDIO_INTF__LOOPBACK_CH5             0xE
#define   LPASS_LPAIF_WRDMA_CTLa__AUDIO_INTF__QUI_SRC             0xF
#define   LPASS_LPAIF_WRDMA_CTLa__FIFO_WATERMRK___M 0x0000000E
#define   LPASS_LPAIF_WRDMA_CTLa__FIFO_WATERMRK___S               1
#define   LPASS_LPAIF_WRDMA_CTLa__FIFO_WATERMRK__ENUM_1             0x0
#define   LPASS_LPAIF_WRDMA_CTLa__FIFO_WATERMRK__ENUM_2             0x1
#define   LPASS_LPAIF_WRDMA_CTLa__FIFO_WATERMRK__ENUM_3             0x2
#define   LPASS_LPAIF_WRDMA_CTLa__FIFO_WATERMRK__ENUM_4             0x3
#define   LPASS_LPAIF_WRDMA_CTLa__FIFO_WATERMRK__ENUM_5             0x4
#define   LPASS_LPAIF_WRDMA_CTLa__FIFO_WATERMRK__ENUM_6             0x5
#define   LPASS_LPAIF_WRDMA_CTLa__FIFO_WATERMRK__ENUM_7             0x6
#define   LPASS_LPAIF_WRDMA_CTLa__FIFO_WATERMRK__ENUM_8             0x7
#define   LPASS_LPAIF_WRDMA_CTLa__ENABLE___M     0x00000001
#define   LPASS_LPAIF_WRDMA_CTLa__ENABLE___S                   0
#define   LPASS_LPAIF_WRDMA_CTLa__ENABLE__OFF                0x0
#define   LPASS_LPAIF_WRDMA_CTLa__ENABLE__ON                 0x1
#define   LPASS_LPAIF_WRDMA_CTLa___M             0x83FFF00F
#define   LPASS_LPAIF_WRDMA_CTLa___S                           0
#define LPASS_LPAIF_WRDMA_CTL0                    (0x62E93000)
#define   LPASS_LPAIF_WRDMA_CTL0___RWC              QCSR_REG_RW
#define   LPASS_LPAIF_WRDMA_CTL0__RESET___M      0x80000000
#define   LPASS_LPAIF_WRDMA_CTL0__RESET___S                   31
#define   LPASS_LPAIF_WRDMA_CTL0__AUDIO_INTF_INT___M 0x03800000
#define   LPASS_LPAIF_WRDMA_CTL0__AUDIO_INTF_INT___S              23
#define   LPASS_LPAIF_WRDMA_CTL0__BURST16_EN___M 0x00400000
#define   LPASS_LPAIF_WRDMA_CTL0__BURST16_EN___S              22
#define   LPASS_LPAIF_WRDMA_CTL0__BURST8_EN___M  0x00200000
#define   LPASS_LPAIF_WRDMA_CTL0__BURST8_EN___S               21
#define   LPASS_LPAIF_WRDMA_CTL0__DYNAMIC_CLOCK___M 0x00100000
#define   LPASS_LPAIF_WRDMA_CTL0__DYNAMIC_CLOCK___S              20
#define   LPASS_LPAIF_WRDMA_CTL0__BURST_EN___M   0x00080000
#define   LPASS_LPAIF_WRDMA_CTL0__BURST_EN___S                19
#define   LPASS_LPAIF_WRDMA_CTL0__WPSCNT___M     0x00070000
#define   LPASS_LPAIF_WRDMA_CTL0__WPSCNT___S                  16
#define   LPASS_LPAIF_WRDMA_CTL0__AUDIO_INTF___M 0x0000F000
#define   LPASS_LPAIF_WRDMA_CTL0__AUDIO_INTF___S              12
#define   LPASS_LPAIF_WRDMA_CTL0__FIFO_WATERMRK___M 0x0000000E
#define   LPASS_LPAIF_WRDMA_CTL0__FIFO_WATERMRK___S               1
#define   LPASS_LPAIF_WRDMA_CTL0__ENABLE___M     0x00000001
#define   LPASS_LPAIF_WRDMA_CTL0__ENABLE___S                   0
#define LPASS_LPAIF_WRDMA_CTL1                    (0x62E94000)
#define   LPASS_LPAIF_WRDMA_CTL1___RWC              QCSR_REG_RW
#define   LPASS_LPAIF_WRDMA_CTL1__RESET___M      0x80000000
#define   LPASS_LPAIF_WRDMA_CTL1__RESET___S                   31
#define   LPASS_LPAIF_WRDMA_CTL1__AUDIO_INTF_INT___M 0x03800000
#define   LPASS_LPAIF_WRDMA_CTL1__AUDIO_INTF_INT___S              23
#define   LPASS_LPAIF_WRDMA_CTL1__BURST16_EN___M 0x00400000
#define   LPASS_LPAIF_WRDMA_CTL1__BURST16_EN___S              22
#define   LPASS_LPAIF_WRDMA_CTL1__BURST8_EN___M  0x00200000
#define   LPASS_LPAIF_WRDMA_CTL1__BURST8_EN___S               21
#define   LPASS_LPAIF_WRDMA_CTL1__DYNAMIC_CLOCK___M 0x00100000
#define   LPASS_LPAIF_WRDMA_CTL1__DYNAMIC_CLOCK___S              20
#define   LPASS_LPAIF_WRDMA_CTL1__BURST_EN___M   0x00080000
#define   LPASS_LPAIF_WRDMA_CTL1__BURST_EN___S                19
#define   LPASS_LPAIF_WRDMA_CTL1__WPSCNT___M     0x00070000
#define   LPASS_LPAIF_WRDMA_CTL1__WPSCNT___S                  16
#define   LPASS_LPAIF_WRDMA_CTL1__AUDIO_INTF___M 0x0000F000
#define   LPASS_LPAIF_WRDMA_CTL1__AUDIO_INTF___S              12
#define   LPASS_LPAIF_WRDMA_CTL1__FIFO_WATERMRK___M 0x0000000E
#define   LPASS_LPAIF_WRDMA_CTL1__FIFO_WATERMRK___S               1
#define   LPASS_LPAIF_WRDMA_CTL1__ENABLE___M     0x00000001
#define   LPASS_LPAIF_WRDMA_CTL1__ENABLE___S                   0
#define LPASS_LPAIF_WRDMA_CTL2                    (0x62E95000)
#define   LPASS_LPAIF_WRDMA_CTL2___RWC              QCSR_REG_RW
#define   LPASS_LPAIF_WRDMA_CTL2__RESET___M      0x80000000
#define   LPASS_LPAIF_WRDMA_CTL2__RESET___S                   31
#define   LPASS_LPAIF_WRDMA_CTL2__AUDIO_INTF_INT___M 0x03800000
#define   LPASS_LPAIF_WRDMA_CTL2__AUDIO_INTF_INT___S              23
#define   LPASS_LPAIF_WRDMA_CTL2__BURST16_EN___M 0x00400000
#define   LPASS_LPAIF_WRDMA_CTL2__BURST16_EN___S              22
#define   LPASS_LPAIF_WRDMA_CTL2__BURST8_EN___M  0x00200000
#define   LPASS_LPAIF_WRDMA_CTL2__BURST8_EN___S               21
#define   LPASS_LPAIF_WRDMA_CTL2__DYNAMIC_CLOCK___M 0x00100000
#define   LPASS_LPAIF_WRDMA_CTL2__DYNAMIC_CLOCK___S              20
#define   LPASS_LPAIF_WRDMA_CTL2__BURST_EN___M   0x00080000
#define   LPASS_LPAIF_WRDMA_CTL2__BURST_EN___S                19
#define   LPASS_LPAIF_WRDMA_CTL2__WPSCNT___M     0x00070000
#define   LPASS_LPAIF_WRDMA_CTL2__WPSCNT___S                  16
#define   LPASS_LPAIF_WRDMA_CTL2__AUDIO_INTF___M 0x0000F000
#define   LPASS_LPAIF_WRDMA_CTL2__AUDIO_INTF___S              12
#define   LPASS_LPAIF_WRDMA_CTL2__FIFO_WATERMRK___M 0x0000000E
#define   LPASS_LPAIF_WRDMA_CTL2__FIFO_WATERMRK___S               1
#define   LPASS_LPAIF_WRDMA_CTL2__ENABLE___M     0x00000001
#define   LPASS_LPAIF_WRDMA_CTL2__ENABLE___S                   0
#define LPASS_LPAIF_WRDMA_CTL3                    (0x62E96000)
#define   LPASS_LPAIF_WRDMA_CTL3___RWC              QCSR_REG_RW
#define   LPASS_LPAIF_WRDMA_CTL3__RESET___M      0x80000000
#define   LPASS_LPAIF_WRDMA_CTL3__RESET___S                   31
#define   LPASS_LPAIF_WRDMA_CTL3__AUDIO_INTF_INT___M 0x03800000
#define   LPASS_LPAIF_WRDMA_CTL3__AUDIO_INTF_INT___S              23
#define   LPASS_LPAIF_WRDMA_CTL3__BURST16_EN___M 0x00400000
#define   LPASS_LPAIF_WRDMA_CTL3__BURST16_EN___S              22
#define   LPASS_LPAIF_WRDMA_CTL3__BURST8_EN___M  0x00200000
#define   LPASS_LPAIF_WRDMA_CTL3__BURST8_EN___S               21
#define   LPASS_LPAIF_WRDMA_CTL3__DYNAMIC_CLOCK___M 0x00100000
#define   LPASS_LPAIF_WRDMA_CTL3__DYNAMIC_CLOCK___S              20
#define   LPASS_LPAIF_WRDMA_CTL3__BURST_EN___M   0x00080000
#define   LPASS_LPAIF_WRDMA_CTL3__BURST_EN___S                19
#define   LPASS_LPAIF_WRDMA_CTL3__WPSCNT___M     0x00070000
#define   LPASS_LPAIF_WRDMA_CTL3__WPSCNT___S                  16
#define   LPASS_LPAIF_WRDMA_CTL3__AUDIO_INTF___M 0x0000F000
#define   LPASS_LPAIF_WRDMA_CTL3__AUDIO_INTF___S              12
#define   LPASS_LPAIF_WRDMA_CTL3__FIFO_WATERMRK___M 0x0000000E
#define   LPASS_LPAIF_WRDMA_CTL3__FIFO_WATERMRK___S               1
#define   LPASS_LPAIF_WRDMA_CTL3__ENABLE___M     0x00000001
#define   LPASS_LPAIF_WRDMA_CTL3__ENABLE___S                   0
#define LPASS_LPAIF_WRDMA_CTL4                    (0x62E97000)
#define   LPASS_LPAIF_WRDMA_CTL4___RWC              QCSR_REG_RW
#define   LPASS_LPAIF_WRDMA_CTL4__RESET___M      0x80000000
#define   LPASS_LPAIF_WRDMA_CTL4__RESET___S                   31
#define   LPASS_LPAIF_WRDMA_CTL4__AUDIO_INTF_INT___M 0x03800000
#define   LPASS_LPAIF_WRDMA_CTL4__AUDIO_INTF_INT___S              23
#define   LPASS_LPAIF_WRDMA_CTL4__BURST16_EN___M 0x00400000
#define   LPASS_LPAIF_WRDMA_CTL4__BURST16_EN___S              22
#define   LPASS_LPAIF_WRDMA_CTL4__BURST8_EN___M  0x00200000
#define   LPASS_LPAIF_WRDMA_CTL4__BURST8_EN___S               21
#define   LPASS_LPAIF_WRDMA_CTL4__DYNAMIC_CLOCK___M 0x00100000
#define   LPASS_LPAIF_WRDMA_CTL4__DYNAMIC_CLOCK___S              20
#define   LPASS_LPAIF_WRDMA_CTL4__BURST_EN___M   0x00080000
#define   LPASS_LPAIF_WRDMA_CTL4__BURST_EN___S                19
#define   LPASS_LPAIF_WRDMA_CTL4__WPSCNT___M     0x00070000
#define   LPASS_LPAIF_WRDMA_CTL4__WPSCNT___S                  16
#define   LPASS_LPAIF_WRDMA_CTL4__AUDIO_INTF___M 0x0000F000
#define   LPASS_LPAIF_WRDMA_CTL4__AUDIO_INTF___S              12
#define   LPASS_LPAIF_WRDMA_CTL4__FIFO_WATERMRK___M 0x0000000E
#define   LPASS_LPAIF_WRDMA_CTL4__FIFO_WATERMRK___S               1
#define   LPASS_LPAIF_WRDMA_CTL4__ENABLE___M     0x00000001
#define   LPASS_LPAIF_WRDMA_CTL4__ENABLE___S                   0
#define LPASS_LPAIF_WRDMA_CTL5                    (0x62E98000)
#define   LPASS_LPAIF_WRDMA_CTL5___RWC              QCSR_REG_RW
#define   LPASS_LPAIF_WRDMA_CTL5__RESET___M      0x80000000
#define   LPASS_LPAIF_WRDMA_CTL5__RESET___S                   31
#define   LPASS_LPAIF_WRDMA_CTL5__AUDIO_INTF_INT___M 0x03800000
#define   LPASS_LPAIF_WRDMA_CTL5__AUDIO_INTF_INT___S              23
#define   LPASS_LPAIF_WRDMA_CTL5__BURST16_EN___M 0x00400000
#define   LPASS_LPAIF_WRDMA_CTL5__BURST16_EN___S              22
#define   LPASS_LPAIF_WRDMA_CTL5__BURST8_EN___M  0x00200000
#define   LPASS_LPAIF_WRDMA_CTL5__BURST8_EN___S               21
#define   LPASS_LPAIF_WRDMA_CTL5__DYNAMIC_CLOCK___M 0x00100000
#define   LPASS_LPAIF_WRDMA_CTL5__DYNAMIC_CLOCK___S              20
#define   LPASS_LPAIF_WRDMA_CTL5__BURST_EN___M   0x00080000
#define   LPASS_LPAIF_WRDMA_CTL5__BURST_EN___S                19
#define   LPASS_LPAIF_WRDMA_CTL5__WPSCNT___M     0x00070000
#define   LPASS_LPAIF_WRDMA_CTL5__WPSCNT___S                  16
#define   LPASS_LPAIF_WRDMA_CTL5__AUDIO_INTF___M 0x0000F000
#define   LPASS_LPAIF_WRDMA_CTL5__AUDIO_INTF___S              12
#define   LPASS_LPAIF_WRDMA_CTL5__FIFO_WATERMRK___M 0x0000000E
#define   LPASS_LPAIF_WRDMA_CTL5__FIFO_WATERMRK___S               1
#define   LPASS_LPAIF_WRDMA_CTL5__ENABLE___M     0x00000001
#define   LPASS_LPAIF_WRDMA_CTL5__ENABLE___S                   0
#define LPASS_LPAIF_WRDMA_BASEa(a)       (0x62E93004+0x1000*(a))
#define   LPASS_LPAIF_WRDMA_BASEa_aMIN 0
#define   LPASS_LPAIF_WRDMA_BASEa_aMAX 5
#define   LPASS_LPAIF_WRDMA_BASEa_ELEM 6
#define   LPASS_LPAIF_WRDMA_BASEa___RWC             QCSR_REG_RW
#define   LPASS_LPAIF_WRDMA_BASEa___POR          0x00000000
#define   LPASS_LPAIF_WRDMA_BASEa__BASE_ADDR___POR 0x0000000
#define   LPASS_LPAIF_WRDMA_BASEa__BASE_ADDR___M 0xFFFFFFF0
#define   LPASS_LPAIF_WRDMA_BASEa__BASE_ADDR___S               4
#define   LPASS_LPAIF_WRDMA_BASEa___M            0xFFFFFFF0
#define   LPASS_LPAIF_WRDMA_BASEa___S                          4
#define LPASS_LPAIF_WRDMA_BASE0                   (0x62E93004)
#define   LPASS_LPAIF_WRDMA_BASE0___RWC             QCSR_REG_RW
#define   LPASS_LPAIF_WRDMA_BASE0__BASE_ADDR___M 0xFFFFFFF0
#define   LPASS_LPAIF_WRDMA_BASE0__BASE_ADDR___S               4
#define LPASS_LPAIF_WRDMA_BASE1                   (0x62E94004)
#define   LPASS_LPAIF_WRDMA_BASE1___RWC             QCSR_REG_RW
#define   LPASS_LPAIF_WRDMA_BASE1__BASE_ADDR___M 0xFFFFFFF0
#define   LPASS_LPAIF_WRDMA_BASE1__BASE_ADDR___S               4
#define LPASS_LPAIF_WRDMA_BASE2                   (0x62E95004)
#define   LPASS_LPAIF_WRDMA_BASE2___RWC             QCSR_REG_RW
#define   LPASS_LPAIF_WRDMA_BASE2__BASE_ADDR___M 0xFFFFFFF0
#define   LPASS_LPAIF_WRDMA_BASE2__BASE_ADDR___S               4
#define LPASS_LPAIF_WRDMA_BASE3                   (0x62E96004)
#define   LPASS_LPAIF_WRDMA_BASE3___RWC             QCSR_REG_RW
#define   LPASS_LPAIF_WRDMA_BASE3__BASE_ADDR___M 0xFFFFFFF0
#define   LPASS_LPAIF_WRDMA_BASE3__BASE_ADDR___S               4
#define LPASS_LPAIF_WRDMA_BASE4                   (0x62E97004)
#define   LPASS_LPAIF_WRDMA_BASE4___RWC             QCSR_REG_RW
#define   LPASS_LPAIF_WRDMA_BASE4__BASE_ADDR___M 0xFFFFFFF0
#define   LPASS_LPAIF_WRDMA_BASE4__BASE_ADDR___S               4
#define LPASS_LPAIF_WRDMA_BASE5                   (0x62E98004)
#define   LPASS_LPAIF_WRDMA_BASE5___RWC             QCSR_REG_RW
#define   LPASS_LPAIF_WRDMA_BASE5__BASE_ADDR___M 0xFFFFFFF0
#define   LPASS_LPAIF_WRDMA_BASE5__BASE_ADDR___S               4
#define LPASS_LPAIF_WRDMA_BUFF_LENa(a)   (0x62E93008+0x1000*(a))
#define   LPASS_LPAIF_WRDMA_BUFF_LENa_aMIN 0
#define   LPASS_LPAIF_WRDMA_BUFF_LENa_aMAX 5
#define   LPASS_LPAIF_WRDMA_BUFF_LENa_ELEM 6
#define   LPASS_LPAIF_WRDMA_BUFF_LENa___RWC         QCSR_REG_RW
#define   LPASS_LPAIF_WRDMA_BUFF_LENa___POR      0x00000000
#define   LPASS_LPAIF_WRDMA_BUFF_LENa__LENGTH___POR 0x00000
#define   LPASS_LPAIF_WRDMA_BUFF_LENa__LENGTH___M 0x000FFFFC
#define   LPASS_LPAIF_WRDMA_BUFF_LENa__LENGTH___S               2
#define   LPASS_LPAIF_WRDMA_BUFF_LENa___M        0x000FFFFC
#define   LPASS_LPAIF_WRDMA_BUFF_LENa___S                      2
#define LPASS_LPAIF_WRDMA_BUFF_LEN0               (0x62E93008)
#define   LPASS_LPAIF_WRDMA_BUFF_LEN0___RWC         QCSR_REG_RW
#define   LPASS_LPAIF_WRDMA_BUFF_LEN0__LENGTH___M 0x000FFFFC
#define   LPASS_LPAIF_WRDMA_BUFF_LEN0__LENGTH___S               2
#define LPASS_LPAIF_WRDMA_BUFF_LEN1               (0x62E94008)
#define   LPASS_LPAIF_WRDMA_BUFF_LEN1___RWC         QCSR_REG_RW
#define   LPASS_LPAIF_WRDMA_BUFF_LEN1__LENGTH___M 0x000FFFFC
#define   LPASS_LPAIF_WRDMA_BUFF_LEN1__LENGTH___S               2
#define LPASS_LPAIF_WRDMA_BUFF_LEN2               (0x62E95008)
#define   LPASS_LPAIF_WRDMA_BUFF_LEN2___RWC         QCSR_REG_RW
#define   LPASS_LPAIF_WRDMA_BUFF_LEN2__LENGTH___M 0x000FFFFC
#define   LPASS_LPAIF_WRDMA_BUFF_LEN2__LENGTH___S               2
#define LPASS_LPAIF_WRDMA_BUFF_LEN3               (0x62E96008)
#define   LPASS_LPAIF_WRDMA_BUFF_LEN3___RWC         QCSR_REG_RW
#define   LPASS_LPAIF_WRDMA_BUFF_LEN3__LENGTH___M 0x000FFFFC
#define   LPASS_LPAIF_WRDMA_BUFF_LEN3__LENGTH___S               2
#define LPASS_LPAIF_WRDMA_BUFF_LEN4               (0x62E97008)
#define   LPASS_LPAIF_WRDMA_BUFF_LEN4___RWC         QCSR_REG_RW
#define   LPASS_LPAIF_WRDMA_BUFF_LEN4__LENGTH___M 0x000FFFFC
#define   LPASS_LPAIF_WRDMA_BUFF_LEN4__LENGTH___S               2
#define LPASS_LPAIF_WRDMA_BUFF_LEN5               (0x62E98008)
#define   LPASS_LPAIF_WRDMA_BUFF_LEN5___RWC         QCSR_REG_RW
#define   LPASS_LPAIF_WRDMA_BUFF_LEN5__LENGTH___M 0x000FFFFC
#define   LPASS_LPAIF_WRDMA_BUFF_LEN5__LENGTH___S               2
#define LPASS_LPAIF_WRDMA_CURR_ADDRa(a)  (0x62E9300C+0x1000*(a))
#define   LPASS_LPAIF_WRDMA_CURR_ADDRa_aMIN 0
#define   LPASS_LPAIF_WRDMA_CURR_ADDRa_aMAX 5
#define   LPASS_LPAIF_WRDMA_CURR_ADDRa_ELEM 6
#define   LPASS_LPAIF_WRDMA_CURR_ADDRa___RWC        QCSR_REG_RO
#define   LPASS_LPAIF_WRDMA_CURR_ADDRa___POR     0x00000000
#define   LPASS_LPAIF_WRDMA_CURR_ADDRa__ADDR___POR 0x00000000
#define   LPASS_LPAIF_WRDMA_CURR_ADDRa__ADDR___M 0xFFFFFFFF
#define   LPASS_LPAIF_WRDMA_CURR_ADDRa__ADDR___S               0
#define   LPASS_LPAIF_WRDMA_CURR_ADDRa___M       0xFFFFFFFF
#define   LPASS_LPAIF_WRDMA_CURR_ADDRa___S                     0
#define LPASS_LPAIF_WRDMA_CURR_ADDR0              (0x62E9300C)
#define   LPASS_LPAIF_WRDMA_CURR_ADDR0___RWC        QCSR_REG_RO
#define   LPASS_LPAIF_WRDMA_CURR_ADDR0__ADDR___M 0xFFFFFFFF
#define   LPASS_LPAIF_WRDMA_CURR_ADDR0__ADDR___S               0
#define LPASS_LPAIF_WRDMA_CURR_ADDR1              (0x62E9400C)
#define   LPASS_LPAIF_WRDMA_CURR_ADDR1___RWC        QCSR_REG_RO
#define   LPASS_LPAIF_WRDMA_CURR_ADDR1__ADDR___M 0xFFFFFFFF
#define   LPASS_LPAIF_WRDMA_CURR_ADDR1__ADDR___S               0
#define LPASS_LPAIF_WRDMA_CURR_ADDR2              (0x62E9500C)
#define   LPASS_LPAIF_WRDMA_CURR_ADDR2___RWC        QCSR_REG_RO
#define   LPASS_LPAIF_WRDMA_CURR_ADDR2__ADDR___M 0xFFFFFFFF
#define   LPASS_LPAIF_WRDMA_CURR_ADDR2__ADDR___S               0
#define LPASS_LPAIF_WRDMA_CURR_ADDR3              (0x62E9600C)
#define   LPASS_LPAIF_WRDMA_CURR_ADDR3___RWC        QCSR_REG_RO
#define   LPASS_LPAIF_WRDMA_CURR_ADDR3__ADDR___M 0xFFFFFFFF
#define   LPASS_LPAIF_WRDMA_CURR_ADDR3__ADDR___S               0
#define LPASS_LPAIF_WRDMA_CURR_ADDR4              (0x62E9700C)
#define   LPASS_LPAIF_WRDMA_CURR_ADDR4___RWC        QCSR_REG_RO
#define   LPASS_LPAIF_WRDMA_CURR_ADDR4__ADDR___M 0xFFFFFFFF
#define   LPASS_LPAIF_WRDMA_CURR_ADDR4__ADDR___S               0
#define LPASS_LPAIF_WRDMA_CURR_ADDR5              (0x62E9800C)
#define   LPASS_LPAIF_WRDMA_CURR_ADDR5___RWC        QCSR_REG_RO
#define   LPASS_LPAIF_WRDMA_CURR_ADDR5__ADDR___M 0xFFFFFFFF
#define   LPASS_LPAIF_WRDMA_CURR_ADDR5__ADDR___S               0
#define LPASS_LPAIF_WRDMA_PER_LENa(a)    (0x62E93010+0x1000*(a))
#define   LPASS_LPAIF_WRDMA_PER_LENa_aMIN 0
#define   LPASS_LPAIF_WRDMA_PER_LENa_aMAX 5
#define   LPASS_LPAIF_WRDMA_PER_LENa_ELEM 6
#define   LPASS_LPAIF_WRDMA_PER_LENa___RWC          QCSR_REG_RW
#define   LPASS_LPAIF_WRDMA_PER_LENa___POR       0x00000000
#define   LPASS_LPAIF_WRDMA_PER_LENa__LENGTH___POR 0x00000
#define   LPASS_LPAIF_WRDMA_PER_LENa__LENGTH___M 0x000FFFFF
#define   LPASS_LPAIF_WRDMA_PER_LENa__LENGTH___S               0
#define   LPASS_LPAIF_WRDMA_PER_LENa___M         0x000FFFFF
#define   LPASS_LPAIF_WRDMA_PER_LENa___S                       0
#define LPASS_LPAIF_WRDMA_PER_LEN0                (0x62E93010)
#define   LPASS_LPAIF_WRDMA_PER_LEN0___RWC          QCSR_REG_RW
#define   LPASS_LPAIF_WRDMA_PER_LEN0__LENGTH___M 0x000FFFFF
#define   LPASS_LPAIF_WRDMA_PER_LEN0__LENGTH___S               0
#define LPASS_LPAIF_WRDMA_PER_LEN1                (0x62E94010)
#define   LPASS_LPAIF_WRDMA_PER_LEN1___RWC          QCSR_REG_RW
#define   LPASS_LPAIF_WRDMA_PER_LEN1__LENGTH___M 0x000FFFFF
#define   LPASS_LPAIF_WRDMA_PER_LEN1__LENGTH___S               0
#define LPASS_LPAIF_WRDMA_PER_LEN2                (0x62E95010)
#define   LPASS_LPAIF_WRDMA_PER_LEN2___RWC          QCSR_REG_RW
#define   LPASS_LPAIF_WRDMA_PER_LEN2__LENGTH___M 0x000FFFFF
#define   LPASS_LPAIF_WRDMA_PER_LEN2__LENGTH___S               0
#define LPASS_LPAIF_WRDMA_PER_LEN3                (0x62E96010)
#define   LPASS_LPAIF_WRDMA_PER_LEN3___RWC          QCSR_REG_RW
#define   LPASS_LPAIF_WRDMA_PER_LEN3__LENGTH___M 0x000FFFFF
#define   LPASS_LPAIF_WRDMA_PER_LEN3__LENGTH___S               0
#define LPASS_LPAIF_WRDMA_PER_LEN4                (0x62E97010)
#define   LPASS_LPAIF_WRDMA_PER_LEN4___RWC          QCSR_REG_RW
#define   LPASS_LPAIF_WRDMA_PER_LEN4__LENGTH___M 0x000FFFFF
#define   LPASS_LPAIF_WRDMA_PER_LEN4__LENGTH___S               0
#define LPASS_LPAIF_WRDMA_PER_LEN5                (0x62E98010)
#define   LPASS_LPAIF_WRDMA_PER_LEN5___RWC          QCSR_REG_RW
#define   LPASS_LPAIF_WRDMA_PER_LEN5__LENGTH___M 0x000FFFFF
#define   LPASS_LPAIF_WRDMA_PER_LEN5__LENGTH___S               0
#define LPASS_LPAIF_WRDMA_PER_CNTa(a)    (0x62E93014+0x1000*(a))
#define   LPASS_LPAIF_WRDMA_PER_CNTa_aMIN 0
#define   LPASS_LPAIF_WRDMA_PER_CNTa_aMAX 5
#define   LPASS_LPAIF_WRDMA_PER_CNTa_ELEM 6
#define   LPASS_LPAIF_WRDMA_PER_CNTa___RWC          QCSR_REG_RO
#define   LPASS_LPAIF_WRDMA_PER_CNTa___POR       0x00000000
#define   LPASS_LPAIF_WRDMA_PER_CNTa__FORMAT_ERR___POR 0x0
#define   LPASS_LPAIF_WRDMA_PER_CNTa__FIFO_WORDCNT___POR 0x0
#define   LPASS_LPAIF_WRDMA_PER_CNTa__PER_CNT___POR 0x00000
#define   LPASS_LPAIF_WRDMA_PER_CNTa__FORMAT_ERR___M 0x01000000
#define   LPASS_LPAIF_WRDMA_PER_CNTa__FORMAT_ERR___S              24
#define   LPASS_LPAIF_WRDMA_PER_CNTa__FIFO_WORDCNT___M 0x00F00000
#define   LPASS_LPAIF_WRDMA_PER_CNTa__FIFO_WORDCNT___S              20
#define   LPASS_LPAIF_WRDMA_PER_CNTa__FIFO_WORDCNT__ENUM_0             0x0
#define   LPASS_LPAIF_WRDMA_PER_CNTa__FIFO_WORDCNT__ENUM_1             0x1
#define   LPASS_LPAIF_WRDMA_PER_CNTa__FIFO_WORDCNT__ENUM_2             0x2
#define   LPASS_LPAIF_WRDMA_PER_CNTa__FIFO_WORDCNT__ENUM_3             0x3
#define   LPASS_LPAIF_WRDMA_PER_CNTa__FIFO_WORDCNT__ENUM_4             0x4
#define   LPASS_LPAIF_WRDMA_PER_CNTa__FIFO_WORDCNT__ENUM_5             0x5
#define   LPASS_LPAIF_WRDMA_PER_CNTa__FIFO_WORDCNT__ENUM_6             0x6
#define   LPASS_LPAIF_WRDMA_PER_CNTa__FIFO_WORDCNT__ENUM_7             0x7
#define   LPASS_LPAIF_WRDMA_PER_CNTa__FIFO_WORDCNT__ENUM_8             0x8
#define   LPASS_LPAIF_WRDMA_PER_CNTa__PER_CNT___M 0x000FFFFF
#define   LPASS_LPAIF_WRDMA_PER_CNTa__PER_CNT___S               0
#define   LPASS_LPAIF_WRDMA_PER_CNTa___M         0x01FFFFFF
#define   LPASS_LPAIF_WRDMA_PER_CNTa___S                       0
#define LPASS_LPAIF_WRDMA_PER_CNT0                (0x62E93014)
#define   LPASS_LPAIF_WRDMA_PER_CNT0___RWC          QCSR_REG_RO
#define   LPASS_LPAIF_WRDMA_PER_CNT0__FORMAT_ERR___M 0x01000000
#define   LPASS_LPAIF_WRDMA_PER_CNT0__FORMAT_ERR___S              24
#define   LPASS_LPAIF_WRDMA_PER_CNT0__FIFO_WORDCNT___M 0x00F00000
#define   LPASS_LPAIF_WRDMA_PER_CNT0__FIFO_WORDCNT___S              20
#define   LPASS_LPAIF_WRDMA_PER_CNT0__PER_CNT___M 0x000FFFFF
#define   LPASS_LPAIF_WRDMA_PER_CNT0__PER_CNT___S               0
#define LPASS_LPAIF_WRDMA_PER_CNT1                (0x62E94014)
#define   LPASS_LPAIF_WRDMA_PER_CNT1___RWC          QCSR_REG_RO
#define   LPASS_LPAIF_WRDMA_PER_CNT1__FORMAT_ERR___M 0x01000000
#define   LPASS_LPAIF_WRDMA_PER_CNT1__FORMAT_ERR___S              24
#define   LPASS_LPAIF_WRDMA_PER_CNT1__FIFO_WORDCNT___M 0x00F00000
#define   LPASS_LPAIF_WRDMA_PER_CNT1__FIFO_WORDCNT___S              20
#define   LPASS_LPAIF_WRDMA_PER_CNT1__PER_CNT___M 0x000FFFFF
#define   LPASS_LPAIF_WRDMA_PER_CNT1__PER_CNT___S               0
#define LPASS_LPAIF_WRDMA_PER_CNT2                (0x62E95014)
#define   LPASS_LPAIF_WRDMA_PER_CNT2___RWC          QCSR_REG_RO
#define   LPASS_LPAIF_WRDMA_PER_CNT2__FORMAT_ERR___M 0x01000000
#define   LPASS_LPAIF_WRDMA_PER_CNT2__FORMAT_ERR___S              24
#define   LPASS_LPAIF_WRDMA_PER_CNT2__FIFO_WORDCNT___M 0x00F00000
#define   LPASS_LPAIF_WRDMA_PER_CNT2__FIFO_WORDCNT___S              20
#define   LPASS_LPAIF_WRDMA_PER_CNT2__PER_CNT___M 0x000FFFFF
#define   LPASS_LPAIF_WRDMA_PER_CNT2__PER_CNT___S               0
#define LPASS_LPAIF_WRDMA_PER_CNT3                (0x62E96014)
#define   LPASS_LPAIF_WRDMA_PER_CNT3___RWC          QCSR_REG_RO
#define   LPASS_LPAIF_WRDMA_PER_CNT3__FORMAT_ERR___M 0x01000000
#define   LPASS_LPAIF_WRDMA_PER_CNT3__FORMAT_ERR___S              24
#define   LPASS_LPAIF_WRDMA_PER_CNT3__FIFO_WORDCNT___M 0x00F00000
#define   LPASS_LPAIF_WRDMA_PER_CNT3__FIFO_WORDCNT___S              20
#define   LPASS_LPAIF_WRDMA_PER_CNT3__PER_CNT___M 0x000FFFFF
#define   LPASS_LPAIF_WRDMA_PER_CNT3__PER_CNT___S               0
#define LPASS_LPAIF_WRDMA_PER_CNT4                (0x62E97014)
#define   LPASS_LPAIF_WRDMA_PER_CNT4___RWC          QCSR_REG_RO
#define   LPASS_LPAIF_WRDMA_PER_CNT4__FORMAT_ERR___M 0x01000000
#define   LPASS_LPAIF_WRDMA_PER_CNT4__FORMAT_ERR___S              24
#define   LPASS_LPAIF_WRDMA_PER_CNT4__FIFO_WORDCNT___M 0x00F00000
#define   LPASS_LPAIF_WRDMA_PER_CNT4__FIFO_WORDCNT___S              20
#define   LPASS_LPAIF_WRDMA_PER_CNT4__PER_CNT___M 0x000FFFFF
#define   LPASS_LPAIF_WRDMA_PER_CNT4__PER_CNT___S               0
#define LPASS_LPAIF_WRDMA_PER_CNT5                (0x62E98014)
#define   LPASS_LPAIF_WRDMA_PER_CNT5___RWC          QCSR_REG_RO
#define   LPASS_LPAIF_WRDMA_PER_CNT5__FORMAT_ERR___M 0x01000000
#define   LPASS_LPAIF_WRDMA_PER_CNT5__FORMAT_ERR___S              24
#define   LPASS_LPAIF_WRDMA_PER_CNT5__FIFO_WORDCNT___M 0x00F00000
#define   LPASS_LPAIF_WRDMA_PER_CNT5__FIFO_WORDCNT___S              20
#define   LPASS_LPAIF_WRDMA_PER_CNT5__PER_CNT___M 0x000FFFFF
#define   LPASS_LPAIF_WRDMA_PER_CNT5__PER_CNT___S               0
#define LPASS_LPAIF_WRDMA_PER_CNT_EXTa(a) (0x62E93040+0x1000*(a))
#define   LPASS_LPAIF_WRDMA_PER_CNT_EXTa_aMIN 0
#define   LPASS_LPAIF_WRDMA_PER_CNT_EXTa_aMAX 5
#define   LPASS_LPAIF_WRDMA_PER_CNT_EXTa_ELEM 6
#define   LPASS_LPAIF_WRDMA_PER_CNT_EXTa___RWC      QCSR_REG_RO
#define   LPASS_LPAIF_WRDMA_PER_CNT_EXTa___POR   0x00000000
#define   LPASS_LPAIF_WRDMA_PER_CNT_EXTa__FIFO_WORDCNT___POR 0x000
#define   LPASS_LPAIF_WRDMA_PER_CNT_EXTa__FIFO_WORDCNT___M 0x00000FFF
#define   LPASS_LPAIF_WRDMA_PER_CNT_EXTa__FIFO_WORDCNT___S               0
#define   LPASS_LPAIF_WRDMA_PER_CNT_EXTa__FIFO_WORDCNT__ENUM_0           0x000
#define   LPASS_LPAIF_WRDMA_PER_CNT_EXTa__FIFO_WORDCNT__ENUM_1           0x001
#define   LPASS_LPAIF_WRDMA_PER_CNT_EXTa__FIFO_WORDCNT__ENUM_2           0x002
#define   LPASS_LPAIF_WRDMA_PER_CNT_EXTa__FIFO_WORDCNT__ENUM_3           0x003
#define   LPASS_LPAIF_WRDMA_PER_CNT_EXTa__FIFO_WORDCNT__ENUM_4           0x004
#define   LPASS_LPAIF_WRDMA_PER_CNT_EXTa__FIFO_WORDCNT__ENUM_5           0x005
#define   LPASS_LPAIF_WRDMA_PER_CNT_EXTa__FIFO_WORDCNT__ENUM_6           0x006
#define   LPASS_LPAIF_WRDMA_PER_CNT_EXTa__FIFO_WORDCNT__ENUM_7           0x007
#define   LPASS_LPAIF_WRDMA_PER_CNT_EXTa__FIFO_WORDCNT__ENUM_8           0x008
#define   LPASS_LPAIF_WRDMA_PER_CNT_EXTa___M     0x00000FFF
#define   LPASS_LPAIF_WRDMA_PER_CNT_EXTa___S                   0
#define LPASS_LPAIF_WRDMA_PER_CNT_EXT0            (0x62E93040)
#define   LPASS_LPAIF_WRDMA_PER_CNT_EXT0___RWC      QCSR_REG_RO
#define   LPASS_LPAIF_WRDMA_PER_CNT_EXT0__FIFO_WORDCNT___M 0x00000FFF
#define   LPASS_LPAIF_WRDMA_PER_CNT_EXT0__FIFO_WORDCNT___S               0
#define LPASS_LPAIF_WRDMA_PER_CNT_EXT1            (0x62E94040)
#define   LPASS_LPAIF_WRDMA_PER_CNT_EXT1___RWC      QCSR_REG_RO
#define   LPASS_LPAIF_WRDMA_PER_CNT_EXT1__FIFO_WORDCNT___M 0x00000FFF
#define   LPASS_LPAIF_WRDMA_PER_CNT_EXT1__FIFO_WORDCNT___S               0
#define LPASS_LPAIF_WRDMA_PER_CNT_EXT2            (0x62E95040)
#define   LPASS_LPAIF_WRDMA_PER_CNT_EXT2___RWC      QCSR_REG_RO
#define   LPASS_LPAIF_WRDMA_PER_CNT_EXT2__FIFO_WORDCNT___M 0x00000FFF
#define   LPASS_LPAIF_WRDMA_PER_CNT_EXT2__FIFO_WORDCNT___S               0
#define LPASS_LPAIF_WRDMA_PER_CNT_EXT3            (0x62E96040)
#define   LPASS_LPAIF_WRDMA_PER_CNT_EXT3___RWC      QCSR_REG_RO
#define   LPASS_LPAIF_WRDMA_PER_CNT_EXT3__FIFO_WORDCNT___M 0x00000FFF
#define   LPASS_LPAIF_WRDMA_PER_CNT_EXT3__FIFO_WORDCNT___S               0
#define LPASS_LPAIF_WRDMA_PER_CNT_EXT4            (0x62E97040)
#define   LPASS_LPAIF_WRDMA_PER_CNT_EXT4___RWC      QCSR_REG_RO
#define   LPASS_LPAIF_WRDMA_PER_CNT_EXT4__FIFO_WORDCNT___M 0x00000FFF
#define   LPASS_LPAIF_WRDMA_PER_CNT_EXT4__FIFO_WORDCNT___S               0
#define LPASS_LPAIF_WRDMA_PER_CNT_EXT5            (0x62E98040)
#define   LPASS_LPAIF_WRDMA_PER_CNT_EXT5___RWC      QCSR_REG_RO
#define   LPASS_LPAIF_WRDMA_PER_CNT_EXT5__FIFO_WORDCNT___M 0x00000FFF
#define   LPASS_LPAIF_WRDMA_PER_CNT_EXT5__FIFO_WORDCNT___S               0
#define LPASS_LPAIF_WRDMA_FRMa(a)        (0x62E93018+0x1000*(a))
#define   LPASS_LPAIF_WRDMA_FRMa_aMIN 0
#define   LPASS_LPAIF_WRDMA_FRMa_aMAX 5
#define   LPASS_LPAIF_WRDMA_FRMa_ELEM 6
#define   LPASS_LPAIF_WRDMA_FRMa___RWC              QCSR_REG_RO
#define   LPASS_LPAIF_WRDMA_FRMa___POR           0x00000000
#define   LPASS_LPAIF_WRDMA_FRMa__FRAME_EXP_CNT___POR 0x0
#define   LPASS_LPAIF_WRDMA_FRMa__FRAME_UPDATE___POR 0x0
#define   LPASS_LPAIF_WRDMA_FRMa__FRAME_FIFO___POR 0x0
#define   LPASS_LPAIF_WRDMA_FRMa__FRAME_CNT___POR 0x00000
#define   LPASS_LPAIF_WRDMA_FRMa__FRAME_EXP_CNT___M 0x1E000000
#define   LPASS_LPAIF_WRDMA_FRMa__FRAME_EXP_CNT___S              25
#define   LPASS_LPAIF_WRDMA_FRMa__FRAME_UPDATE___M 0x01000000
#define   LPASS_LPAIF_WRDMA_FRMa__FRAME_UPDATE___S              24
#define   LPASS_LPAIF_WRDMA_FRMa__FRAME_FIFO___M 0x00F00000
#define   LPASS_LPAIF_WRDMA_FRMa__FRAME_FIFO___S              20
#define   LPASS_LPAIF_WRDMA_FRMa__FRAME_FIFO__ENUM_0             0x0
#define   LPASS_LPAIF_WRDMA_FRMa__FRAME_FIFO__ENUM_1             0x1
#define   LPASS_LPAIF_WRDMA_FRMa__FRAME_FIFO__ENUM_2             0x2
#define   LPASS_LPAIF_WRDMA_FRMa__FRAME_FIFO__ENUM_3             0x3
#define   LPASS_LPAIF_WRDMA_FRMa__FRAME_FIFO__ENUM_4             0x4
#define   LPASS_LPAIF_WRDMA_FRMa__FRAME_FIFO__ENUM_5             0x5
#define   LPASS_LPAIF_WRDMA_FRMa__FRAME_FIFO__ENUM_6             0x6
#define   LPASS_LPAIF_WRDMA_FRMa__FRAME_FIFO__ENUM_7             0x7
#define   LPASS_LPAIF_WRDMA_FRMa__FRAME_FIFO__ENUM_8             0x8
#define   LPASS_LPAIF_WRDMA_FRMa__FRAME_CNT___M  0x000FFFFF
#define   LPASS_LPAIF_WRDMA_FRMa__FRAME_CNT___S                0
#define   LPASS_LPAIF_WRDMA_FRMa___M             0x1FFFFFFF
#define   LPASS_LPAIF_WRDMA_FRMa___S                           0
#define LPASS_LPAIF_WRDMA_FRM0                    (0x62E93018)
#define   LPASS_LPAIF_WRDMA_FRM0___RWC              QCSR_REG_RO
#define   LPASS_LPAIF_WRDMA_FRM0__FRAME_EXP_CNT___M 0x1E000000
#define   LPASS_LPAIF_WRDMA_FRM0__FRAME_EXP_CNT___S              25
#define   LPASS_LPAIF_WRDMA_FRM0__FRAME_UPDATE___M 0x01000000
#define   LPASS_LPAIF_WRDMA_FRM0__FRAME_UPDATE___S              24
#define   LPASS_LPAIF_WRDMA_FRM0__FRAME_FIFO___M 0x00F00000
#define   LPASS_LPAIF_WRDMA_FRM0__FRAME_FIFO___S              20
#define   LPASS_LPAIF_WRDMA_FRM0__FRAME_CNT___M  0x000FFFFF
#define   LPASS_LPAIF_WRDMA_FRM0__FRAME_CNT___S                0
#define LPASS_LPAIF_WRDMA_FRM1                    (0x62E94018)
#define   LPASS_LPAIF_WRDMA_FRM1___RWC              QCSR_REG_RO
#define   LPASS_LPAIF_WRDMA_FRM1__FRAME_EXP_CNT___M 0x1E000000
#define   LPASS_LPAIF_WRDMA_FRM1__FRAME_EXP_CNT___S              25
#define   LPASS_LPAIF_WRDMA_FRM1__FRAME_UPDATE___M 0x01000000
#define   LPASS_LPAIF_WRDMA_FRM1__FRAME_UPDATE___S              24
#define   LPASS_LPAIF_WRDMA_FRM1__FRAME_FIFO___M 0x00F00000
#define   LPASS_LPAIF_WRDMA_FRM1__FRAME_FIFO___S              20
#define   LPASS_LPAIF_WRDMA_FRM1__FRAME_CNT___M  0x000FFFFF
#define   LPASS_LPAIF_WRDMA_FRM1__FRAME_CNT___S                0
#define LPASS_LPAIF_WRDMA_FRM2                    (0x62E95018)
#define   LPASS_LPAIF_WRDMA_FRM2___RWC              QCSR_REG_RO
#define   LPASS_LPAIF_WRDMA_FRM2__FRAME_EXP_CNT___M 0x1E000000
#define   LPASS_LPAIF_WRDMA_FRM2__FRAME_EXP_CNT___S              25
#define   LPASS_LPAIF_WRDMA_FRM2__FRAME_UPDATE___M 0x01000000
#define   LPASS_LPAIF_WRDMA_FRM2__FRAME_UPDATE___S              24
#define   LPASS_LPAIF_WRDMA_FRM2__FRAME_FIFO___M 0x00F00000
#define   LPASS_LPAIF_WRDMA_FRM2__FRAME_FIFO___S              20
#define   LPASS_LPAIF_WRDMA_FRM2__FRAME_CNT___M  0x000FFFFF
#define   LPASS_LPAIF_WRDMA_FRM2__FRAME_CNT___S                0
#define LPASS_LPAIF_WRDMA_FRM3                    (0x62E96018)
#define   LPASS_LPAIF_WRDMA_FRM3___RWC              QCSR_REG_RO
#define   LPASS_LPAIF_WRDMA_FRM3__FRAME_EXP_CNT___M 0x1E000000
#define   LPASS_LPAIF_WRDMA_FRM3__FRAME_EXP_CNT___S              25
#define   LPASS_LPAIF_WRDMA_FRM3__FRAME_UPDATE___M 0x01000000
#define   LPASS_LPAIF_WRDMA_FRM3__FRAME_UPDATE___S              24
#define   LPASS_LPAIF_WRDMA_FRM3__FRAME_FIFO___M 0x00F00000
#define   LPASS_LPAIF_WRDMA_FRM3__FRAME_FIFO___S              20
#define   LPASS_LPAIF_WRDMA_FRM3__FRAME_CNT___M  0x000FFFFF
#define   LPASS_LPAIF_WRDMA_FRM3__FRAME_CNT___S                0
#define LPASS_LPAIF_WRDMA_FRM4                    (0x62E97018)
#define   LPASS_LPAIF_WRDMA_FRM4___RWC              QCSR_REG_RO
#define   LPASS_LPAIF_WRDMA_FRM4__FRAME_EXP_CNT___M 0x1E000000
#define   LPASS_LPAIF_WRDMA_FRM4__FRAME_EXP_CNT___S              25
#define   LPASS_LPAIF_WRDMA_FRM4__FRAME_UPDATE___M 0x01000000
#define   LPASS_LPAIF_WRDMA_FRM4__FRAME_UPDATE___S              24
#define   LPASS_LPAIF_WRDMA_FRM4__FRAME_FIFO___M 0x00F00000
#define   LPASS_LPAIF_WRDMA_FRM4__FRAME_FIFO___S              20
#define   LPASS_LPAIF_WRDMA_FRM4__FRAME_CNT___M  0x000FFFFF
#define   LPASS_LPAIF_WRDMA_FRM4__FRAME_CNT___S                0
#define LPASS_LPAIF_WRDMA_FRM5                    (0x62E98018)
#define   LPASS_LPAIF_WRDMA_FRM5___RWC              QCSR_REG_RO
#define   LPASS_LPAIF_WRDMA_FRM5__FRAME_EXP_CNT___M 0x1E000000
#define   LPASS_LPAIF_WRDMA_FRM5__FRAME_EXP_CNT___S              25
#define   LPASS_LPAIF_WRDMA_FRM5__FRAME_UPDATE___M 0x01000000
#define   LPASS_LPAIF_WRDMA_FRM5__FRAME_UPDATE___S              24
#define   LPASS_LPAIF_WRDMA_FRM5__FRAME_FIFO___M 0x00F00000
#define   LPASS_LPAIF_WRDMA_FRM5__FRAME_FIFO___S              20
#define   LPASS_LPAIF_WRDMA_FRM5__FRAME_CNT___M  0x000FFFFF
#define   LPASS_LPAIF_WRDMA_FRM5__FRAME_CNT___S                0
#define LPASS_LPAIF_WRDMA_FRM_EXTa(a)    (0x62E93044+0x1000*(a))
#define   LPASS_LPAIF_WRDMA_FRM_EXTa_aMIN 0
#define   LPASS_LPAIF_WRDMA_FRM_EXTa_aMAX 5
#define   LPASS_LPAIF_WRDMA_FRM_EXTa_ELEM 6
#define   LPASS_LPAIF_WRDMA_FRM_EXTa___RWC          QCSR_REG_RO
#define   LPASS_LPAIF_WRDMA_FRM_EXTa___POR       0x00000000
#define   LPASS_LPAIF_WRDMA_FRM_EXTa__FRAME_FIFO___POR 0x000
#define   LPASS_LPAIF_WRDMA_FRM_EXTa__FRAME_FIFO___M 0x00000FFF
#define   LPASS_LPAIF_WRDMA_FRM_EXTa__FRAME_FIFO___S               0
#define   LPASS_LPAIF_WRDMA_FRM_EXTa__FRAME_FIFO__ENUM_0           0x000
#define   LPASS_LPAIF_WRDMA_FRM_EXTa__FRAME_FIFO__ENUM_1           0x001
#define   LPASS_LPAIF_WRDMA_FRM_EXTa__FRAME_FIFO__ENUM_2           0x002
#define   LPASS_LPAIF_WRDMA_FRM_EXTa__FRAME_FIFO__ENUM_3           0x003
#define   LPASS_LPAIF_WRDMA_FRM_EXTa__FRAME_FIFO__ENUM_4           0x004
#define   LPASS_LPAIF_WRDMA_FRM_EXTa__FRAME_FIFO__ENUM_5           0x005
#define   LPASS_LPAIF_WRDMA_FRM_EXTa__FRAME_FIFO__ENUM_6           0x006
#define   LPASS_LPAIF_WRDMA_FRM_EXTa__FRAME_FIFO__ENUM_7           0x007
#define   LPASS_LPAIF_WRDMA_FRM_EXTa__FRAME_FIFO__ENUM_8           0x008
#define   LPASS_LPAIF_WRDMA_FRM_EXTa___M         0x00000FFF
#define   LPASS_LPAIF_WRDMA_FRM_EXTa___S                       0
#define LPASS_LPAIF_WRDMA_FRM_EXT0                (0x62E93044)
#define   LPASS_LPAIF_WRDMA_FRM_EXT0___RWC          QCSR_REG_RO
#define   LPASS_LPAIF_WRDMA_FRM_EXT0__FRAME_FIFO___M 0x00000FFF
#define   LPASS_LPAIF_WRDMA_FRM_EXT0__FRAME_FIFO___S               0
#define LPASS_LPAIF_WRDMA_FRM_EXT1                (0x62E94044)
#define   LPASS_LPAIF_WRDMA_FRM_EXT1___RWC          QCSR_REG_RO
#define   LPASS_LPAIF_WRDMA_FRM_EXT1__FRAME_FIFO___M 0x00000FFF
#define   LPASS_LPAIF_WRDMA_FRM_EXT1__FRAME_FIFO___S               0
#define LPASS_LPAIF_WRDMA_FRM_EXT2                (0x62E95044)
#define   LPASS_LPAIF_WRDMA_FRM_EXT2___RWC          QCSR_REG_RO
#define   LPASS_LPAIF_WRDMA_FRM_EXT2__FRAME_FIFO___M 0x00000FFF
#define   LPASS_LPAIF_WRDMA_FRM_EXT2__FRAME_FIFO___S               0
#define LPASS_LPAIF_WRDMA_FRM_EXT3                (0x62E96044)
#define   LPASS_LPAIF_WRDMA_FRM_EXT3___RWC          QCSR_REG_RO
#define   LPASS_LPAIF_WRDMA_FRM_EXT3__FRAME_FIFO___M 0x00000FFF
#define   LPASS_LPAIF_WRDMA_FRM_EXT3__FRAME_FIFO___S               0
#define LPASS_LPAIF_WRDMA_FRM_EXT4                (0x62E97044)
#define   LPASS_LPAIF_WRDMA_FRM_EXT4___RWC          QCSR_REG_RO
#define   LPASS_LPAIF_WRDMA_FRM_EXT4__FRAME_FIFO___M 0x00000FFF
#define   LPASS_LPAIF_WRDMA_FRM_EXT4__FRAME_FIFO___S               0
#define LPASS_LPAIF_WRDMA_FRM_EXT5                (0x62E98044)
#define   LPASS_LPAIF_WRDMA_FRM_EXT5___RWC          QCSR_REG_RO
#define   LPASS_LPAIF_WRDMA_FRM_EXT5__FRAME_FIFO___M 0x00000FFF
#define   LPASS_LPAIF_WRDMA_FRM_EXT5__FRAME_FIFO___S               0
#define LPASS_LPAIF_WRDMA_FRMCLRa(a)     (0x62E9301C+0x1000*(a))
#define   LPASS_LPAIF_WRDMA_FRMCLRa_aMIN 0
#define   LPASS_LPAIF_WRDMA_FRMCLRa_aMAX 5
#define   LPASS_LPAIF_WRDMA_FRMCLRa_ELEM 6
#define   LPASS_LPAIF_WRDMA_FRMCLRa___RWC           QCSR_REG_WO
#define   LPASS_LPAIF_WRDMA_FRMCLRa___POR        0x00000000
#define   LPASS_LPAIF_WRDMA_FRMCLRa__FRAME_CLR___POR 0x0
#define   LPASS_LPAIF_WRDMA_FRMCLRa__FRAME_CLR___M 0x00000001
#define   LPASS_LPAIF_WRDMA_FRMCLRa__FRAME_CLR___S               0
#define   LPASS_LPAIF_WRDMA_FRMCLRa___M          0x00000001
#define   LPASS_LPAIF_WRDMA_FRMCLRa___S                        0
#define LPASS_LPAIF_WRDMA_FRMCLR0                 (0x62E9301C)
#define   LPASS_LPAIF_WRDMA_FRMCLR0___RWC           QCSR_REG_WO
#define   LPASS_LPAIF_WRDMA_FRMCLR0__FRAME_CLR___M 0x00000001
#define   LPASS_LPAIF_WRDMA_FRMCLR0__FRAME_CLR___S               0
#define LPASS_LPAIF_WRDMA_FRMCLR1                 (0x62E9401C)
#define   LPASS_LPAIF_WRDMA_FRMCLR1___RWC           QCSR_REG_WO
#define   LPASS_LPAIF_WRDMA_FRMCLR1__FRAME_CLR___M 0x00000001
#define   LPASS_LPAIF_WRDMA_FRMCLR1__FRAME_CLR___S               0
#define LPASS_LPAIF_WRDMA_FRMCLR2                 (0x62E9501C)
#define   LPASS_LPAIF_WRDMA_FRMCLR2___RWC           QCSR_REG_WO
#define   LPASS_LPAIF_WRDMA_FRMCLR2__FRAME_CLR___M 0x00000001
#define   LPASS_LPAIF_WRDMA_FRMCLR2__FRAME_CLR___S               0
#define LPASS_LPAIF_WRDMA_FRMCLR3                 (0x62E9601C)
#define   LPASS_LPAIF_WRDMA_FRMCLR3___RWC           QCSR_REG_WO
#define   LPASS_LPAIF_WRDMA_FRMCLR3__FRAME_CLR___M 0x00000001
#define   LPASS_LPAIF_WRDMA_FRMCLR3__FRAME_CLR___S               0
#define LPASS_LPAIF_WRDMA_FRMCLR4                 (0x62E9701C)
#define   LPASS_LPAIF_WRDMA_FRMCLR4___RWC           QCSR_REG_WO
#define   LPASS_LPAIF_WRDMA_FRMCLR4__FRAME_CLR___M 0x00000001
#define   LPASS_LPAIF_WRDMA_FRMCLR4__FRAME_CLR___S               0
#define LPASS_LPAIF_WRDMA_FRMCLR5                 (0x62E9801C)
#define   LPASS_LPAIF_WRDMA_FRMCLR5___RWC           QCSR_REG_WO
#define   LPASS_LPAIF_WRDMA_FRMCLR5__FRAME_CLR___M 0x00000001
#define   LPASS_LPAIF_WRDMA_FRMCLR5__FRAME_CLR___S               0
#define LPASS_LPAIF_WRDMA_SET_BUFF_CNTa(a) (0x62E93020+0x1000*(a))
#define   LPASS_LPAIF_WRDMA_SET_BUFF_CNTa_aMIN 0
#define   LPASS_LPAIF_WRDMA_SET_BUFF_CNTa_aMAX 5
#define   LPASS_LPAIF_WRDMA_SET_BUFF_CNTa_ELEM 6
#define   LPASS_LPAIF_WRDMA_SET_BUFF_CNTa___RWC     QCSR_REG_WO
#define   LPASS_LPAIF_WRDMA_SET_BUFF_CNTa___POR  0x00000000
#define   LPASS_LPAIF_WRDMA_SET_BUFF_CNTa__CNT___POR 0x00000
#define   LPASS_LPAIF_WRDMA_SET_BUFF_CNTa__CNT___M 0x000FFFFF
#define   LPASS_LPAIF_WRDMA_SET_BUFF_CNTa__CNT___S               0
#define   LPASS_LPAIF_WRDMA_SET_BUFF_CNTa___M    0x000FFFFF
#define   LPASS_LPAIF_WRDMA_SET_BUFF_CNTa___S                  0
#define LPASS_LPAIF_WRDMA_SET_BUFF_CNT0           (0x62E93020)
#define   LPASS_LPAIF_WRDMA_SET_BUFF_CNT0___RWC     QCSR_REG_WO
#define   LPASS_LPAIF_WRDMA_SET_BUFF_CNT0__CNT___M 0x000FFFFF
#define   LPASS_LPAIF_WRDMA_SET_BUFF_CNT0__CNT___S               0
#define LPASS_LPAIF_WRDMA_SET_BUFF_CNT1           (0x62E94020)
#define   LPASS_LPAIF_WRDMA_SET_BUFF_CNT1___RWC     QCSR_REG_WO
#define   LPASS_LPAIF_WRDMA_SET_BUFF_CNT1__CNT___M 0x000FFFFF
#define   LPASS_LPAIF_WRDMA_SET_BUFF_CNT1__CNT___S               0
#define LPASS_LPAIF_WRDMA_SET_BUFF_CNT2           (0x62E95020)
#define   LPASS_LPAIF_WRDMA_SET_BUFF_CNT2___RWC     QCSR_REG_WO
#define   LPASS_LPAIF_WRDMA_SET_BUFF_CNT2__CNT___M 0x000FFFFF
#define   LPASS_LPAIF_WRDMA_SET_BUFF_CNT2__CNT___S               0
#define LPASS_LPAIF_WRDMA_SET_BUFF_CNT3           (0x62E96020)
#define   LPASS_LPAIF_WRDMA_SET_BUFF_CNT3___RWC     QCSR_REG_WO
#define   LPASS_LPAIF_WRDMA_SET_BUFF_CNT3__CNT___M 0x000FFFFF
#define   LPASS_LPAIF_WRDMA_SET_BUFF_CNT3__CNT___S               0
#define LPASS_LPAIF_WRDMA_SET_BUFF_CNT4           (0x62E97020)
#define   LPASS_LPAIF_WRDMA_SET_BUFF_CNT4___RWC     QCSR_REG_WO
#define   LPASS_LPAIF_WRDMA_SET_BUFF_CNT4__CNT___M 0x000FFFFF
#define   LPASS_LPAIF_WRDMA_SET_BUFF_CNT4__CNT___S               0
#define LPASS_LPAIF_WRDMA_SET_BUFF_CNT5           (0x62E98020)
#define   LPASS_LPAIF_WRDMA_SET_BUFF_CNT5___RWC     QCSR_REG_WO
#define   LPASS_LPAIF_WRDMA_SET_BUFF_CNT5__CNT___M 0x000FFFFF
#define   LPASS_LPAIF_WRDMA_SET_BUFF_CNT5__CNT___S               0
#define LPASS_LPAIF_WRDMA_SET_PER_CNTa(a) (0x62E93024+0x1000*(a))
#define   LPASS_LPAIF_WRDMA_SET_PER_CNTa_aMIN 0
#define   LPASS_LPAIF_WRDMA_SET_PER_CNTa_aMAX 5
#define   LPASS_LPAIF_WRDMA_SET_PER_CNTa_ELEM 6
#define   LPASS_LPAIF_WRDMA_SET_PER_CNTa___RWC      QCSR_REG_WO
#define   LPASS_LPAIF_WRDMA_SET_PER_CNTa___POR   0x00000000
#define   LPASS_LPAIF_WRDMA_SET_PER_CNTa__CNT___POR 0x00000
#define   LPASS_LPAIF_WRDMA_SET_PER_CNTa__CNT___M 0x000FFFFF
#define   LPASS_LPAIF_WRDMA_SET_PER_CNTa__CNT___S               0
#define   LPASS_LPAIF_WRDMA_SET_PER_CNTa___M     0x000FFFFF
#define   LPASS_LPAIF_WRDMA_SET_PER_CNTa___S                   0
#define LPASS_LPAIF_WRDMA_SET_PER_CNT0            (0x62E93024)
#define   LPASS_LPAIF_WRDMA_SET_PER_CNT0___RWC      QCSR_REG_WO
#define   LPASS_LPAIF_WRDMA_SET_PER_CNT0__CNT___M 0x000FFFFF
#define   LPASS_LPAIF_WRDMA_SET_PER_CNT0__CNT___S               0
#define LPASS_LPAIF_WRDMA_SET_PER_CNT1            (0x62E94024)
#define   LPASS_LPAIF_WRDMA_SET_PER_CNT1___RWC      QCSR_REG_WO
#define   LPASS_LPAIF_WRDMA_SET_PER_CNT1__CNT___M 0x000FFFFF
#define   LPASS_LPAIF_WRDMA_SET_PER_CNT1__CNT___S               0
#define LPASS_LPAIF_WRDMA_SET_PER_CNT2            (0x62E95024)
#define   LPASS_LPAIF_WRDMA_SET_PER_CNT2___RWC      QCSR_REG_WO
#define   LPASS_LPAIF_WRDMA_SET_PER_CNT2__CNT___M 0x000FFFFF
#define   LPASS_LPAIF_WRDMA_SET_PER_CNT2__CNT___S               0
#define LPASS_LPAIF_WRDMA_SET_PER_CNT3            (0x62E96024)
#define   LPASS_LPAIF_WRDMA_SET_PER_CNT3___RWC      QCSR_REG_WO
#define   LPASS_LPAIF_WRDMA_SET_PER_CNT3__CNT___M 0x000FFFFF
#define   LPASS_LPAIF_WRDMA_SET_PER_CNT3__CNT___S               0
#define LPASS_LPAIF_WRDMA_SET_PER_CNT4            (0x62E97024)
#define   LPASS_LPAIF_WRDMA_SET_PER_CNT4___RWC      QCSR_REG_WO
#define   LPASS_LPAIF_WRDMA_SET_PER_CNT4__CNT___M 0x000FFFFF
#define   LPASS_LPAIF_WRDMA_SET_PER_CNT4__CNT___S               0
#define LPASS_LPAIF_WRDMA_SET_PER_CNT5            (0x62E98024)
#define   LPASS_LPAIF_WRDMA_SET_PER_CNT5___RWC      QCSR_REG_WO
#define   LPASS_LPAIF_WRDMA_SET_PER_CNT5__CNT___M 0x000FFFFF
#define   LPASS_LPAIF_WRDMA_SET_PER_CNT5__CNT___S               0
#define LPASS_LPAIF_WRDMA_STC_LSBa(a)    (0x62E93028+0x1000*(a))
#define   LPASS_LPAIF_WRDMA_STC_LSBa_aMIN 0
#define   LPASS_LPAIF_WRDMA_STC_LSBa_aMAX 5
#define   LPASS_LPAIF_WRDMA_STC_LSBa_ELEM 6
#define   LPASS_LPAIF_WRDMA_STC_LSBa___RWC          QCSR_REG_RO
#define   LPASS_LPAIF_WRDMA_STC_LSBa___POR       0x00000000
#define   LPASS_LPAIF_WRDMA_STC_LSBa__STC_LSB___POR 0x00000000
#define   LPASS_LPAIF_WRDMA_STC_LSBa__STC_LSB___M 0xFFFFFFFF
#define   LPASS_LPAIF_WRDMA_STC_LSBa__STC_LSB___S               0
#define   LPASS_LPAIF_WRDMA_STC_LSBa___M         0xFFFFFFFF
#define   LPASS_LPAIF_WRDMA_STC_LSBa___S                       0
#define LPASS_LPAIF_WRDMA_STC_LSB0                (0x62E93028)
#define   LPASS_LPAIF_WRDMA_STC_LSB0___RWC          QCSR_REG_RO
#define   LPASS_LPAIF_WRDMA_STC_LSB0__STC_LSB___M 0xFFFFFFFF
#define   LPASS_LPAIF_WRDMA_STC_LSB0__STC_LSB___S               0
#define LPASS_LPAIF_WRDMA_STC_LSB1                (0x62E94028)
#define   LPASS_LPAIF_WRDMA_STC_LSB1___RWC          QCSR_REG_RO
#define   LPASS_LPAIF_WRDMA_STC_LSB1__STC_LSB___M 0xFFFFFFFF
#define   LPASS_LPAIF_WRDMA_STC_LSB1__STC_LSB___S               0
#define LPASS_LPAIF_WRDMA_STC_LSB2                (0x62E95028)
#define   LPASS_LPAIF_WRDMA_STC_LSB2___RWC          QCSR_REG_RO
#define   LPASS_LPAIF_WRDMA_STC_LSB2__STC_LSB___M 0xFFFFFFFF
#define   LPASS_LPAIF_WRDMA_STC_LSB2__STC_LSB___S               0
#define LPASS_LPAIF_WRDMA_STC_LSB3                (0x62E96028)
#define   LPASS_LPAIF_WRDMA_STC_LSB3___RWC          QCSR_REG_RO
#define   LPASS_LPAIF_WRDMA_STC_LSB3__STC_LSB___M 0xFFFFFFFF
#define   LPASS_LPAIF_WRDMA_STC_LSB3__STC_LSB___S               0
#define LPASS_LPAIF_WRDMA_STC_LSB4                (0x62E97028)
#define   LPASS_LPAIF_WRDMA_STC_LSB4___RWC          QCSR_REG_RO
#define   LPASS_LPAIF_WRDMA_STC_LSB4__STC_LSB___M 0xFFFFFFFF
#define   LPASS_LPAIF_WRDMA_STC_LSB4__STC_LSB___S               0
#define LPASS_LPAIF_WRDMA_STC_LSB5                (0x62E98028)
#define   LPASS_LPAIF_WRDMA_STC_LSB5___RWC          QCSR_REG_RO
#define   LPASS_LPAIF_WRDMA_STC_LSB5__STC_LSB___M 0xFFFFFFFF
#define   LPASS_LPAIF_WRDMA_STC_LSB5__STC_LSB___S               0
#define LPASS_LPAIF_WRDMA_STC_MSBa(a)    (0x62E9302C+0x1000*(a))
#define   LPASS_LPAIF_WRDMA_STC_MSBa_aMIN 0
#define   LPASS_LPAIF_WRDMA_STC_MSBa_aMAX 5
#define   LPASS_LPAIF_WRDMA_STC_MSBa_ELEM 6
#define   LPASS_LPAIF_WRDMA_STC_MSBa___RWC          QCSR_REG_RO
#define   LPASS_LPAIF_WRDMA_STC_MSBa___POR       0x00000000
#define   LPASS_LPAIF_WRDMA_STC_MSBa__STC_MSB___POR 0x000000
#define   LPASS_LPAIF_WRDMA_STC_MSBa__STC_MSB___M 0x00FFFFFF
#define   LPASS_LPAIF_WRDMA_STC_MSBa__STC_MSB___S               0
#define   LPASS_LPAIF_WRDMA_STC_MSBa___M         0x00FFFFFF
#define   LPASS_LPAIF_WRDMA_STC_MSBa___S                       0
#define LPASS_LPAIF_WRDMA_STC_MSB0                (0x62E9302C)
#define   LPASS_LPAIF_WRDMA_STC_MSB0___RWC          QCSR_REG_RO
#define   LPASS_LPAIF_WRDMA_STC_MSB0__STC_MSB___M 0x00FFFFFF
#define   LPASS_LPAIF_WRDMA_STC_MSB0__STC_MSB___S               0
#define LPASS_LPAIF_WRDMA_STC_MSB1                (0x62E9402C)
#define   LPASS_LPAIF_WRDMA_STC_MSB1___RWC          QCSR_REG_RO
#define   LPASS_LPAIF_WRDMA_STC_MSB1__STC_MSB___M 0x00FFFFFF
#define   LPASS_LPAIF_WRDMA_STC_MSB1__STC_MSB___S               0
#define LPASS_LPAIF_WRDMA_STC_MSB2                (0x62E9502C)
#define   LPASS_LPAIF_WRDMA_STC_MSB2___RWC          QCSR_REG_RO
#define   LPASS_LPAIF_WRDMA_STC_MSB2__STC_MSB___M 0x00FFFFFF
#define   LPASS_LPAIF_WRDMA_STC_MSB2__STC_MSB___S               0
#define LPASS_LPAIF_WRDMA_STC_MSB3                (0x62E9602C)
#define   LPASS_LPAIF_WRDMA_STC_MSB3___RWC          QCSR_REG_RO
#define   LPASS_LPAIF_WRDMA_STC_MSB3__STC_MSB___M 0x00FFFFFF
#define   LPASS_LPAIF_WRDMA_STC_MSB3__STC_MSB___S               0
#define LPASS_LPAIF_WRDMA_STC_MSB4                (0x62E9702C)
#define   LPASS_LPAIF_WRDMA_STC_MSB4___RWC          QCSR_REG_RO
#define   LPASS_LPAIF_WRDMA_STC_MSB4__STC_MSB___M 0x00FFFFFF
#define   LPASS_LPAIF_WRDMA_STC_MSB4__STC_MSB___S               0
#define LPASS_LPAIF_WRDMA_STC_MSB5                (0x62E9802C)
#define   LPASS_LPAIF_WRDMA_STC_MSB5___RWC          QCSR_REG_RO
#define   LPASS_LPAIF_WRDMA_STC_MSB5__STC_MSB___M 0x00FFFFFF
#define   LPASS_LPAIF_WRDMA_STC_MSB5__STC_MSB___S               0
#define LPASS_LPAIF_WRDMA_PERa(a)        (0x62E93030+0x1000*(a))
#define   LPASS_LPAIF_WRDMA_PERa_aMIN 0
#define   LPASS_LPAIF_WRDMA_PERa_aMAX 5
#define   LPASS_LPAIF_WRDMA_PERa_ELEM 6
#define   LPASS_LPAIF_WRDMA_PERa___RWC              QCSR_REG_RO
#define   LPASS_LPAIF_WRDMA_PERa___POR           0x00000000
#define   LPASS_LPAIF_WRDMA_PERa__PERIOD_UPDATE___POR 0x0
#define   LPASS_LPAIF_WRDMA_PERa__PERIOD_FIFO___POR 0x0
#define   LPASS_LPAIF_WRDMA_PERa__PERIOD_UPDATE___M 0x00001000
#define   LPASS_LPAIF_WRDMA_PERa__PERIOD_UPDATE___S              12
#define   LPASS_LPAIF_WRDMA_PERa__PERIOD_FIFO___M 0x0000000F
#define   LPASS_LPAIF_WRDMA_PERa__PERIOD_FIFO___S               0
#define   LPASS_LPAIF_WRDMA_PERa__PERIOD_FIFO__ENUM_0             0x0
#define   LPASS_LPAIF_WRDMA_PERa__PERIOD_FIFO__ENUM_1             0x1
#define   LPASS_LPAIF_WRDMA_PERa__PERIOD_FIFO__ENUM_2             0x2
#define   LPASS_LPAIF_WRDMA_PERa__PERIOD_FIFO__ENUM_3             0x3
#define   LPASS_LPAIF_WRDMA_PERa__PERIOD_FIFO__ENUM_4             0x4
#define   LPASS_LPAIF_WRDMA_PERa__PERIOD_FIFO__ENUM_5             0x5
#define   LPASS_LPAIF_WRDMA_PERa__PERIOD_FIFO__ENUM_6             0x6
#define   LPASS_LPAIF_WRDMA_PERa__PERIOD_FIFO__ENUM_7             0x7
#define   LPASS_LPAIF_WRDMA_PERa__PERIOD_FIFO__ENUM_8             0x8
#define   LPASS_LPAIF_WRDMA_PERa___M             0x0000100F
#define   LPASS_LPAIF_WRDMA_PERa___S                           0
#define LPASS_LPAIF_WRDMA_PER0                    (0x62E93030)
#define   LPASS_LPAIF_WRDMA_PER0___RWC              QCSR_REG_RO
#define   LPASS_LPAIF_WRDMA_PER0__PERIOD_UPDATE___M 0x00001000
#define   LPASS_LPAIF_WRDMA_PER0__PERIOD_UPDATE___S              12
#define   LPASS_LPAIF_WRDMA_PER0__PERIOD_FIFO___M 0x0000000F
#define   LPASS_LPAIF_WRDMA_PER0__PERIOD_FIFO___S               0
#define LPASS_LPAIF_WRDMA_PER1                    (0x62E94030)
#define   LPASS_LPAIF_WRDMA_PER1___RWC              QCSR_REG_RO
#define   LPASS_LPAIF_WRDMA_PER1__PERIOD_UPDATE___M 0x00001000
#define   LPASS_LPAIF_WRDMA_PER1__PERIOD_UPDATE___S              12
#define   LPASS_LPAIF_WRDMA_PER1__PERIOD_FIFO___M 0x0000000F
#define   LPASS_LPAIF_WRDMA_PER1__PERIOD_FIFO___S               0
#define LPASS_LPAIF_WRDMA_PER2                    (0x62E95030)
#define   LPASS_LPAIF_WRDMA_PER2___RWC              QCSR_REG_RO
#define   LPASS_LPAIF_WRDMA_PER2__PERIOD_UPDATE___M 0x00001000
#define   LPASS_LPAIF_WRDMA_PER2__PERIOD_UPDATE___S              12
#define   LPASS_LPAIF_WRDMA_PER2__PERIOD_FIFO___M 0x0000000F
#define   LPASS_LPAIF_WRDMA_PER2__PERIOD_FIFO___S               0
#define LPASS_LPAIF_WRDMA_PER3                    (0x62E96030)
#define   LPASS_LPAIF_WRDMA_PER3___RWC              QCSR_REG_RO
#define   LPASS_LPAIF_WRDMA_PER3__PERIOD_UPDATE___M 0x00001000
#define   LPASS_LPAIF_WRDMA_PER3__PERIOD_UPDATE___S              12
#define   LPASS_LPAIF_WRDMA_PER3__PERIOD_FIFO___M 0x0000000F
#define   LPASS_LPAIF_WRDMA_PER3__PERIOD_FIFO___S               0
#define LPASS_LPAIF_WRDMA_PER4                    (0x62E97030)
#define   LPASS_LPAIF_WRDMA_PER4___RWC              QCSR_REG_RO
#define   LPASS_LPAIF_WRDMA_PER4__PERIOD_UPDATE___M 0x00001000
#define   LPASS_LPAIF_WRDMA_PER4__PERIOD_UPDATE___S              12
#define   LPASS_LPAIF_WRDMA_PER4__PERIOD_FIFO___M 0x0000000F
#define   LPASS_LPAIF_WRDMA_PER4__PERIOD_FIFO___S               0
#define LPASS_LPAIF_WRDMA_PER5                    (0x62E98030)
#define   LPASS_LPAIF_WRDMA_PER5___RWC              QCSR_REG_RO
#define   LPASS_LPAIF_WRDMA_PER5__PERIOD_UPDATE___M 0x00001000
#define   LPASS_LPAIF_WRDMA_PER5__PERIOD_UPDATE___S              12
#define   LPASS_LPAIF_WRDMA_PER5__PERIOD_FIFO___M 0x0000000F
#define   LPASS_LPAIF_WRDMA_PER5__PERIOD_FIFO___S               0
#define LPASS_LPAIF_WRDMA_PERCLRa(a)     (0x62E93034+0x1000*(a))
#define   LPASS_LPAIF_WRDMA_PERCLRa_aMIN 0
#define   LPASS_LPAIF_WRDMA_PERCLRa_aMAX 5
#define   LPASS_LPAIF_WRDMA_PERCLRa_ELEM 6
#define   LPASS_LPAIF_WRDMA_PERCLRa___RWC           QCSR_REG_WO
#define   LPASS_LPAIF_WRDMA_PERCLRa___POR        0x00000000
#define   LPASS_LPAIF_WRDMA_PERCLRa__PERIOD_CLR___POR 0x0
#define   LPASS_LPAIF_WRDMA_PERCLRa__PERIOD_CLR___M 0x00000001
#define   LPASS_LPAIF_WRDMA_PERCLRa__PERIOD_CLR___S               0
#define   LPASS_LPAIF_WRDMA_PERCLRa___M          0x00000001
#define   LPASS_LPAIF_WRDMA_PERCLRa___S                        0
#define LPASS_LPAIF_WRDMA_PERCLR0                 (0x62E93034)
#define   LPASS_LPAIF_WRDMA_PERCLR0___RWC           QCSR_REG_WO
#define   LPASS_LPAIF_WRDMA_PERCLR0__PERIOD_CLR___M 0x00000001
#define   LPASS_LPAIF_WRDMA_PERCLR0__PERIOD_CLR___S               0
#define LPASS_LPAIF_WRDMA_PERCLR1                 (0x62E94034)
#define   LPASS_LPAIF_WRDMA_PERCLR1___RWC           QCSR_REG_WO
#define   LPASS_LPAIF_WRDMA_PERCLR1__PERIOD_CLR___M 0x00000001
#define   LPASS_LPAIF_WRDMA_PERCLR1__PERIOD_CLR___S               0
#define LPASS_LPAIF_WRDMA_PERCLR2                 (0x62E95034)
#define   LPASS_LPAIF_WRDMA_PERCLR2___RWC           QCSR_REG_WO
#define   LPASS_LPAIF_WRDMA_PERCLR2__PERIOD_CLR___M 0x00000001
#define   LPASS_LPAIF_WRDMA_PERCLR2__PERIOD_CLR___S               0
#define LPASS_LPAIF_WRDMA_PERCLR3                 (0x62E96034)
#define   LPASS_LPAIF_WRDMA_PERCLR3___RWC           QCSR_REG_WO
#define   LPASS_LPAIF_WRDMA_PERCLR3__PERIOD_CLR___M 0x00000001
#define   LPASS_LPAIF_WRDMA_PERCLR3__PERIOD_CLR___S               0
#define LPASS_LPAIF_WRDMA_PERCLR4                 (0x62E97034)
#define   LPASS_LPAIF_WRDMA_PERCLR4___RWC           QCSR_REG_WO
#define   LPASS_LPAIF_WRDMA_PERCLR4__PERIOD_CLR___M 0x00000001
#define   LPASS_LPAIF_WRDMA_PERCLR4__PERIOD_CLR___S               0
#define LPASS_LPAIF_WRDMA_PERCLR5                 (0x62E98034)
#define   LPASS_LPAIF_WRDMA_PERCLR5___RWC           QCSR_REG_WO
#define   LPASS_LPAIF_WRDMA_PERCLR5__PERIOD_CLR___M 0x00000001
#define   LPASS_LPAIF_WRDMA_PERCLR5__PERIOD_CLR___S               0
#define LPASS_LPAIF_WRDMA_BASE_EXTa(a)   (0x62E93038+0x1000*(a))
#define   LPASS_LPAIF_WRDMA_BASE_EXTa_aMIN 0
#define   LPASS_LPAIF_WRDMA_BASE_EXTa_aMAX 5
#define   LPASS_LPAIF_WRDMA_BASE_EXTa_ELEM 6
#define   LPASS_LPAIF_WRDMA_BASE_EXTa___RWC         QCSR_REG_RW
#define   LPASS_LPAIF_WRDMA_BASE_EXTa___POR      0x00000000
#define   LPASS_LPAIF_WRDMA_BASE_EXTa__BASE_ADDR___POR 0x0
#define   LPASS_LPAIF_WRDMA_BASE_EXTa__BASE_ADDR___M 0x0000000F
#define   LPASS_LPAIF_WRDMA_BASE_EXTa__BASE_ADDR___S               0
#define   LPASS_LPAIF_WRDMA_BASE_EXTa___M        0x0000000F
#define   LPASS_LPAIF_WRDMA_BASE_EXTa___S                      0
#define LPASS_LPAIF_WRDMA_BASE_EXT0               (0x62E93038)
#define   LPASS_LPAIF_WRDMA_BASE_EXT0___RWC         QCSR_REG_RW
#define   LPASS_LPAIF_WRDMA_BASE_EXT0__BASE_ADDR___M 0x0000000F
#define   LPASS_LPAIF_WRDMA_BASE_EXT0__BASE_ADDR___S               0
#define LPASS_LPAIF_WRDMA_BASE_EXT1               (0x62E94038)
#define   LPASS_LPAIF_WRDMA_BASE_EXT1___RWC         QCSR_REG_RW
#define   LPASS_LPAIF_WRDMA_BASE_EXT1__BASE_ADDR___M 0x0000000F
#define   LPASS_LPAIF_WRDMA_BASE_EXT1__BASE_ADDR___S               0
#define LPASS_LPAIF_WRDMA_BASE_EXT2               (0x62E95038)
#define   LPASS_LPAIF_WRDMA_BASE_EXT2___RWC         QCSR_REG_RW
#define   LPASS_LPAIF_WRDMA_BASE_EXT2__BASE_ADDR___M 0x0000000F
#define   LPASS_LPAIF_WRDMA_BASE_EXT2__BASE_ADDR___S               0
#define LPASS_LPAIF_WRDMA_BASE_EXT3               (0x62E96038)
#define   LPASS_LPAIF_WRDMA_BASE_EXT3___RWC         QCSR_REG_RW
#define   LPASS_LPAIF_WRDMA_BASE_EXT3__BASE_ADDR___M 0x0000000F
#define   LPASS_LPAIF_WRDMA_BASE_EXT3__BASE_ADDR___S               0
#define LPASS_LPAIF_WRDMA_BASE_EXT4               (0x62E97038)
#define   LPASS_LPAIF_WRDMA_BASE_EXT4___RWC         QCSR_REG_RW
#define   LPASS_LPAIF_WRDMA_BASE_EXT4__BASE_ADDR___M 0x0000000F
#define   LPASS_LPAIF_WRDMA_BASE_EXT4__BASE_ADDR___S               0
#define LPASS_LPAIF_WRDMA_BASE_EXT5               (0x62E98038)
#define   LPASS_LPAIF_WRDMA_BASE_EXT5___RWC         QCSR_REG_RW
#define   LPASS_LPAIF_WRDMA_BASE_EXT5__BASE_ADDR___M 0x0000000F
#define   LPASS_LPAIF_WRDMA_BASE_EXT5__BASE_ADDR___S               0
#define LPASS_LPAIF_WRDMA_CURR_ADDR_EXTa(a) (0x62E9303C+0x1000*(a))
#define   LPASS_LPAIF_WRDMA_CURR_ADDR_EXTa_aMIN 0
#define   LPASS_LPAIF_WRDMA_CURR_ADDR_EXTa_aMAX 5
#define   LPASS_LPAIF_WRDMA_CURR_ADDR_EXTa_ELEM 6
#define   LPASS_LPAIF_WRDMA_CURR_ADDR_EXTa___RWC    QCSR_REG_RO
#define   LPASS_LPAIF_WRDMA_CURR_ADDR_EXTa___POR 0x00000000
#define   LPASS_LPAIF_WRDMA_CURR_ADDR_EXTa__ADDR___POR 0x0
#define   LPASS_LPAIF_WRDMA_CURR_ADDR_EXTa__ADDR___M 0x0000000F
#define   LPASS_LPAIF_WRDMA_CURR_ADDR_EXTa__ADDR___S               0
#define   LPASS_LPAIF_WRDMA_CURR_ADDR_EXTa___M   0x0000000F
#define   LPASS_LPAIF_WRDMA_CURR_ADDR_EXTa___S                 0
#define LPASS_LPAIF_WRDMA_CURR_ADDR_EXT0          (0x62E9303C)
#define   LPASS_LPAIF_WRDMA_CURR_ADDR_EXT0___RWC    QCSR_REG_RO
#define   LPASS_LPAIF_WRDMA_CURR_ADDR_EXT0__ADDR___M 0x0000000F
#define   LPASS_LPAIF_WRDMA_CURR_ADDR_EXT0__ADDR___S               0
#define LPASS_LPAIF_WRDMA_CURR_ADDR_EXT1          (0x62E9403C)
#define   LPASS_LPAIF_WRDMA_CURR_ADDR_EXT1___RWC    QCSR_REG_RO
#define   LPASS_LPAIF_WRDMA_CURR_ADDR_EXT1__ADDR___M 0x0000000F
#define   LPASS_LPAIF_WRDMA_CURR_ADDR_EXT1__ADDR___S               0
#define LPASS_LPAIF_WRDMA_CURR_ADDR_EXT2          (0x62E9503C)
#define   LPASS_LPAIF_WRDMA_CURR_ADDR_EXT2___RWC    QCSR_REG_RO
#define   LPASS_LPAIF_WRDMA_CURR_ADDR_EXT2__ADDR___M 0x0000000F
#define   LPASS_LPAIF_WRDMA_CURR_ADDR_EXT2__ADDR___S               0
#define LPASS_LPAIF_WRDMA_CURR_ADDR_EXT3          (0x62E9603C)
#define   LPASS_LPAIF_WRDMA_CURR_ADDR_EXT3___RWC    QCSR_REG_RO
#define   LPASS_LPAIF_WRDMA_CURR_ADDR_EXT3__ADDR___M 0x0000000F
#define   LPASS_LPAIF_WRDMA_CURR_ADDR_EXT3__ADDR___S               0
#define LPASS_LPAIF_WRDMA_CURR_ADDR_EXT4          (0x62E9703C)
#define   LPASS_LPAIF_WRDMA_CURR_ADDR_EXT4___RWC    QCSR_REG_RO
#define   LPASS_LPAIF_WRDMA_CURR_ADDR_EXT4__ADDR___M 0x0000000F
#define   LPASS_LPAIF_WRDMA_CURR_ADDR_EXT4__ADDR___S               0
#define LPASS_LPAIF_WRDMA_CURR_ADDR_EXT5          (0x62E9803C)
#define   LPASS_LPAIF_WRDMA_CURR_ADDR_EXT5___RWC    QCSR_REG_RO
#define   LPASS_LPAIF_WRDMA_CURR_ADDR_EXT5__ADDR___M 0x0000000F
#define   LPASS_LPAIF_WRDMA_CURR_ADDR_EXT5__ADDR___S               0
#define LPASS_LPAIF_WRDMA_RAM_START_ADDR0         (0x62E93048)
#define   LPASS_LPAIF_WRDMA_RAM_START_ADDR0___RWC   QCSR_REG_RW
#define   LPASS_LPAIF_WRDMA_RAM_START_ADDR0___POR 0x00000000
#define   LPASS_LPAIF_WRDMA_RAM_START_ADDR0__START_ADDR___POR 0x000
#define   LPASS_LPAIF_WRDMA_RAM_START_ADDR0__START_ADDR___M 0x000007FF
#define   LPASS_LPAIF_WRDMA_RAM_START_ADDR0__START_ADDR___S               0
#define   LPASS_LPAIF_WRDMA_RAM_START_ADDR0___M  0x000007FF
#define   LPASS_LPAIF_WRDMA_RAM_START_ADDR0___S                0
#define LPASS_LPAIF_WRDMA_RAM_START_ADDR1         (0x62E94048)
#define   LPASS_LPAIF_WRDMA_RAM_START_ADDR1___RWC   QCSR_REG_RW
#define   LPASS_LPAIF_WRDMA_RAM_START_ADDR1___POR 0x00000100
#define   LPASS_LPAIF_WRDMA_RAM_START_ADDR1__START_ADDR___POR 0x100
#define   LPASS_LPAIF_WRDMA_RAM_START_ADDR1__START_ADDR___M 0x000007FF
#define   LPASS_LPAIF_WRDMA_RAM_START_ADDR1__START_ADDR___S               0
#define   LPASS_LPAIF_WRDMA_RAM_START_ADDR1___M  0x000007FF
#define   LPASS_LPAIF_WRDMA_RAM_START_ADDR1___S                0
#define LPASS_LPAIF_WRDMA_RAM_START_ADDR2         (0x62E95048)
#define   LPASS_LPAIF_WRDMA_RAM_START_ADDR2___RWC   QCSR_REG_RW
#define   LPASS_LPAIF_WRDMA_RAM_START_ADDR2___POR 0x00000200
#define   LPASS_LPAIF_WRDMA_RAM_START_ADDR2__START_ADDR___POR 0x200
#define   LPASS_LPAIF_WRDMA_RAM_START_ADDR2__START_ADDR___M 0x000007FF
#define   LPASS_LPAIF_WRDMA_RAM_START_ADDR2__START_ADDR___S               0
#define   LPASS_LPAIF_WRDMA_RAM_START_ADDR2___M  0x000007FF
#define   LPASS_LPAIF_WRDMA_RAM_START_ADDR2___S                0
#define LPASS_LPAIF_WRDMA_RAM_START_ADDR3         (0x62E96048)
#define   LPASS_LPAIF_WRDMA_RAM_START_ADDR3___RWC   QCSR_REG_RW
#define   LPASS_LPAIF_WRDMA_RAM_START_ADDR3___POR 0x00000300
#define   LPASS_LPAIF_WRDMA_RAM_START_ADDR3__START_ADDR___POR 0x300
#define   LPASS_LPAIF_WRDMA_RAM_START_ADDR3__START_ADDR___M 0x000007FF
#define   LPASS_LPAIF_WRDMA_RAM_START_ADDR3__START_ADDR___S               0
#define   LPASS_LPAIF_WRDMA_RAM_START_ADDR3___M  0x000007FF
#define   LPASS_LPAIF_WRDMA_RAM_START_ADDR3___S                0
#define LPASS_LPAIF_WRDMA_RAM_START_ADDR4         (0x62E97048)
#define   LPASS_LPAIF_WRDMA_RAM_START_ADDR4___RWC   QCSR_REG_RW
#define   LPASS_LPAIF_WRDMA_RAM_START_ADDR4___POR 0x00000400
#define   LPASS_LPAIF_WRDMA_RAM_START_ADDR4__START_ADDR___POR 0x400
#define   LPASS_LPAIF_WRDMA_RAM_START_ADDR4__START_ADDR___M 0x000007FF
#define   LPASS_LPAIF_WRDMA_RAM_START_ADDR4__START_ADDR___S               0
#define   LPASS_LPAIF_WRDMA_RAM_START_ADDR4___M  0x000007FF
#define   LPASS_LPAIF_WRDMA_RAM_START_ADDR4___S                0
#define LPASS_LPAIF_WRDMA_RAM_START_ADDR5         (0x62E98048)
#define   LPASS_LPAIF_WRDMA_RAM_START_ADDR5___RWC   QCSR_REG_RW
#define   LPASS_LPAIF_WRDMA_RAM_START_ADDR5___POR 0x00000500
#define   LPASS_LPAIF_WRDMA_RAM_START_ADDR5__START_ADDR___POR 0x500
#define   LPASS_LPAIF_WRDMA_RAM_START_ADDR5__START_ADDR___M 0x000007FF
#define   LPASS_LPAIF_WRDMA_RAM_START_ADDR5__START_ADDR___S               0
#define   LPASS_LPAIF_WRDMA_RAM_START_ADDR5___M  0x000007FF
#define   LPASS_LPAIF_WRDMA_RAM_START_ADDR5___S                0
#define LPASS_LPAIF_WRDMA_RAM_LENGTHa(a) (0x62E9304C+0x1000*(a))
#define   LPASS_LPAIF_WRDMA_RAM_LENGTHa_aMIN 0
#define   LPASS_LPAIF_WRDMA_RAM_LENGTHa_aMAX 5
#define   LPASS_LPAIF_WRDMA_RAM_LENGTHa_ELEM 6
#define   LPASS_LPAIF_WRDMA_RAM_LENGTHa___RWC       QCSR_REG_RW
#define   LPASS_LPAIF_WRDMA_RAM_LENGTHa___POR    0x00000100
#define   LPASS_LPAIF_WRDMA_RAM_LENGTHa__LENGTH___POR 0x100
#define   LPASS_LPAIF_WRDMA_RAM_LENGTHa__LENGTH___M 0x000007FF
#define   LPASS_LPAIF_WRDMA_RAM_LENGTHa__LENGTH___S               0
#define   LPASS_LPAIF_WRDMA_RAM_LENGTHa___M      0x000007FF
#define   LPASS_LPAIF_WRDMA_RAM_LENGTHa___S                    0
#define LPASS_LPAIF_WRDMA_RAM_LENGTH0             (0x62E9304C)
#define   LPASS_LPAIF_WRDMA_RAM_LENGTH0___RWC       QCSR_REG_RW
#define   LPASS_LPAIF_WRDMA_RAM_LENGTH0__LENGTH___M 0x000007FF
#define   LPASS_LPAIF_WRDMA_RAM_LENGTH0__LENGTH___S               0
#define LPASS_LPAIF_WRDMA_RAM_LENGTH1             (0x62E9404C)
#define   LPASS_LPAIF_WRDMA_RAM_LENGTH1___RWC       QCSR_REG_RW
#define   LPASS_LPAIF_WRDMA_RAM_LENGTH1__LENGTH___M 0x000007FF
#define   LPASS_LPAIF_WRDMA_RAM_LENGTH1__LENGTH___S               0
#define LPASS_LPAIF_WRDMA_RAM_LENGTH2             (0x62E9504C)
#define   LPASS_LPAIF_WRDMA_RAM_LENGTH2___RWC       QCSR_REG_RW
#define   LPASS_LPAIF_WRDMA_RAM_LENGTH2__LENGTH___M 0x000007FF
#define   LPASS_LPAIF_WRDMA_RAM_LENGTH2__LENGTH___S               0
#define LPASS_LPAIF_WRDMA_RAM_LENGTH3             (0x62E9604C)
#define   LPASS_LPAIF_WRDMA_RAM_LENGTH3___RWC       QCSR_REG_RW
#define   LPASS_LPAIF_WRDMA_RAM_LENGTH3__LENGTH___M 0x000007FF
#define   LPASS_LPAIF_WRDMA_RAM_LENGTH3__LENGTH___S               0
#define LPASS_LPAIF_WRDMA_RAM_LENGTH4             (0x62E9704C)
#define   LPASS_LPAIF_WRDMA_RAM_LENGTH4___RWC       QCSR_REG_RW
#define   LPASS_LPAIF_WRDMA_RAM_LENGTH4__LENGTH___M 0x000007FF
#define   LPASS_LPAIF_WRDMA_RAM_LENGTH4__LENGTH___S               0
#define LPASS_LPAIF_WRDMA_RAM_LENGTH5             (0x62E9804C)
#define   LPASS_LPAIF_WRDMA_RAM_LENGTH5___RWC       QCSR_REG_RW
#define   LPASS_LPAIF_WRDMA_RAM_LENGTH5__LENGTH___M 0x000007FF
#define   LPASS_LPAIF_WRDMA_RAM_LENGTH5__LENGTH___S               0
#define LPASS_LPAIF_PRI_RATE_DET_CONFIG           (0x62E99000)
#define   LPASS_LPAIF_PRI_RATE_DET_CONFIG___RWC     QCSR_REG_RW
#define   LPASS_LPAIF_PRI_RATE_DET_CONFIG___POR  0x00000000
#define   LPASS_LPAIF_PRI_RATE_DET_CONFIG__RESET___POR 0x0
#define   LPASS_LPAIF_PRI_RATE_DET_CONFIG__VAR_192K_1764K___POR 0x00
#define   LPASS_LPAIF_PRI_RATE_DET_CONFIG__VAR_128K_441K___POR 0x00
#define   LPASS_LPAIF_PRI_RATE_DET_CONFIG__VAR_32K_8K___POR 0x00
#define   LPASS_LPAIF_PRI_RATE_DET_CONFIG__NUM_FS___POR 0x0
#define   LPASS_LPAIF_PRI_RATE_DET_CONFIG__SYNC_SEL___POR 0x0
#define   LPASS_LPAIF_PRI_RATE_DET_CONFIG__EN___POR 0x0
#define   LPASS_LPAIF_PRI_RATE_DET_CONFIG__RESET___M 0x80000000
#define   LPASS_LPAIF_PRI_RATE_DET_CONFIG__RESET___S              31
#define   LPASS_LPAIF_PRI_RATE_DET_CONFIG__RESET__DISABLE             0x0
#define   LPASS_LPAIF_PRI_RATE_DET_CONFIG__RESET__ENABLE             0x1
#define   LPASS_LPAIF_PRI_RATE_DET_CONFIG__VAR_192K_1764K___M 0x7F800000
#define   LPASS_LPAIF_PRI_RATE_DET_CONFIG__VAR_192K_1764K___S              23
#define   LPASS_LPAIF_PRI_RATE_DET_CONFIG__VAR_128K_441K___M 0x007F8000
#define   LPASS_LPAIF_PRI_RATE_DET_CONFIG__VAR_128K_441K___S              15
#define   LPASS_LPAIF_PRI_RATE_DET_CONFIG__VAR_32K_8K___M 0x00007F80
#define   LPASS_LPAIF_PRI_RATE_DET_CONFIG__VAR_32K_8K___S               7
#define   LPASS_LPAIF_PRI_RATE_DET_CONFIG__NUM_FS___M 0x00000070
#define   LPASS_LPAIF_PRI_RATE_DET_CONFIG__NUM_FS___S               4
#define   LPASS_LPAIF_PRI_RATE_DET_CONFIG__NUM_FS__ONE_FS             0x0
#define   LPASS_LPAIF_PRI_RATE_DET_CONFIG__NUM_FS__TWO_FS             0x1
#define   LPASS_LPAIF_PRI_RATE_DET_CONFIG__NUM_FS__THREE_FS             0x2
#define   LPASS_LPAIF_PRI_RATE_DET_CONFIG__NUM_FS__FOUR_FS             0x3
#define   LPASS_LPAIF_PRI_RATE_DET_CONFIG__NUM_FS__FIVE_FS             0x4
#define   LPASS_LPAIF_PRI_RATE_DET_CONFIG__NUM_FS__SIX_FS             0x5
#define   LPASS_LPAIF_PRI_RATE_DET_CONFIG__NUM_FS__SEVEN_FS             0x6
#define   LPASS_LPAIF_PRI_RATE_DET_CONFIG__NUM_FS__EIGHT_FS             0x7
#define   LPASS_LPAIF_PRI_RATE_DET_CONFIG__SYNC_SEL___M 0x0000000E
#define   LPASS_LPAIF_PRI_RATE_DET_CONFIG__SYNC_SEL___S               1
#define   LPASS_LPAIF_PRI_RATE_DET_CONFIG__SYNC_SEL__SPKR_I2S             0x0
#define   LPASS_LPAIF_PRI_RATE_DET_CONFIG__SYNC_SEL__PRI_SRC             0x1
#define   LPASS_LPAIF_PRI_RATE_DET_CONFIG__SYNC_SEL__SEC_SRC             0x2
#define   LPASS_LPAIF_PRI_RATE_DET_CONFIG__SYNC_SEL__TER_SRC             0x3
#define   LPASS_LPAIF_PRI_RATE_DET_CONFIG__SYNC_SEL__QUA_SRC             0x4
#define   LPASS_LPAIF_PRI_RATE_DET_CONFIG__SYNC_SEL__INT_MI2S_0_SRC             0x5
#define   LPASS_LPAIF_PRI_RATE_DET_CONFIG__SYNC_SEL__INT_MI2S_1_SRC             0x6
#define   LPASS_LPAIF_PRI_RATE_DET_CONFIG__SYNC_SEL__INT_MI2S_2_SRC             0x7
#define   LPASS_LPAIF_PRI_RATE_DET_CONFIG__EN___M 0x00000001
#define   LPASS_LPAIF_PRI_RATE_DET_CONFIG__EN___S               0
#define   LPASS_LPAIF_PRI_RATE_DET_CONFIG___M    0xFFFFFFFF
#define   LPASS_LPAIF_PRI_RATE_DET_CONFIG___S                  0
#define LPASS_LPAIF_PRI_RATE_DET_TARGET1_CONFIG   (0x62E99004)
#define   LPASS_LPAIF_PRI_RATE_DET_TARGET1_CONFIG___RWC QCSR_REG_RW
#define   LPASS_LPAIF_PRI_RATE_DET_TARGET1_CONFIG___POR 0x00000000
#define   LPASS_LPAIF_PRI_RATE_DET_TARGET1_CONFIG__TARGET_128KHZ___POR 0x0000
#define   LPASS_LPAIF_PRI_RATE_DET_TARGET1_CONFIG__TARGET_176P4KHZ___POR 0x0000
#define   LPASS_LPAIF_PRI_RATE_DET_TARGET1_CONFIG__TARGET_128KHZ___M 0xFFFF0000
#define   LPASS_LPAIF_PRI_RATE_DET_TARGET1_CONFIG__TARGET_128KHZ___S              16
#define   LPASS_LPAIF_PRI_RATE_DET_TARGET1_CONFIG__TARGET_176P4KHZ___M 0x0000FFFF
#define   LPASS_LPAIF_PRI_RATE_DET_TARGET1_CONFIG__TARGET_176P4KHZ___S               0
#define   LPASS_LPAIF_PRI_RATE_DET_TARGET1_CONFIG___M 0xFFFFFFFF
#define   LPASS_LPAIF_PRI_RATE_DET_TARGET1_CONFIG___S               0
#define LPASS_LPAIF_PRI_RATE_DET_TARGET2_CONFIG   (0x62E99008)
#define   LPASS_LPAIF_PRI_RATE_DET_TARGET2_CONFIG___RWC QCSR_REG_RW
#define   LPASS_LPAIF_PRI_RATE_DET_TARGET2_CONFIG___POR 0x00000000
#define   LPASS_LPAIF_PRI_RATE_DET_TARGET2_CONFIG__TARGET_192KHZ___POR 0x0000
#define   LPASS_LPAIF_PRI_RATE_DET_TARGET2_CONFIG__TARGET_192KHZ___M 0x0000FFFF
#define   LPASS_LPAIF_PRI_RATE_DET_TARGET2_CONFIG__TARGET_192KHZ___S               0
#define   LPASS_LPAIF_PRI_RATE_DET_TARGET2_CONFIG___M 0x0000FFFF
#define   LPASS_LPAIF_PRI_RATE_DET_TARGET2_CONFIG___S               0
#define LPASS_LPAIF_PRI_RATE_BIN                  (0x62E9900C)
#define   LPASS_LPAIF_PRI_RATE_BIN___RWC            QCSR_REG_RO
#define   LPASS_LPAIF_PRI_RATE_BIN___POR         0x00000000
#define   LPASS_LPAIF_PRI_RATE_BIN__RATE_BIN___POR 0x0000
#define   LPASS_LPAIF_PRI_RATE_BIN__RATE_BIN___M 0x00007FFF
#define   LPASS_LPAIF_PRI_RATE_BIN__RATE_BIN___S               0
#define   LPASS_LPAIF_PRI_RATE_BIN___M           0x00007FFF
#define   LPASS_LPAIF_PRI_RATE_BIN___S                         0
#define LPASS_LPAIF_PRI_STC_DIFF                  (0x62E99010)
#define   LPASS_LPAIF_PRI_STC_DIFF___RWC            QCSR_REG_RO
#define   LPASS_LPAIF_PRI_STC_DIFF___POR         0x00000000
#define   LPASS_LPAIF_PRI_STC_DIFF__STC_DIFF___POR 0x0000
#define   LPASS_LPAIF_PRI_STC_DIFF__STC_DIFF___M 0x0000FFFF
#define   LPASS_LPAIF_PRI_STC_DIFF__STC_DIFF___S               0
#define   LPASS_LPAIF_PRI_STC_DIFF___M           0x0000FFFF
#define   LPASS_LPAIF_PRI_STC_DIFF___S                         0
#define LPASS_LPAIF_SEC_RATE_DET_CONFIG           (0x62E9A000)
#define   LPASS_LPAIF_SEC_RATE_DET_CONFIG___RWC     QCSR_REG_RW
#define   LPASS_LPAIF_SEC_RATE_DET_CONFIG___POR  0x00000000
#define   LPASS_LPAIF_SEC_RATE_DET_CONFIG__RESET___POR 0x0
#define   LPASS_LPAIF_SEC_RATE_DET_CONFIG__VAR_192K_1764K___POR 0x00
#define   LPASS_LPAIF_SEC_RATE_DET_CONFIG__VAR_128K_441K___POR 0x00
#define   LPASS_LPAIF_SEC_RATE_DET_CONFIG__VAR_32K_8K___POR 0x00
#define   LPASS_LPAIF_SEC_RATE_DET_CONFIG__NUM_FS___POR 0x0
#define   LPASS_LPAIF_SEC_RATE_DET_CONFIG__SYNC_SEL___POR 0x0
#define   LPASS_LPAIF_SEC_RATE_DET_CONFIG__EN___POR 0x0
#define   LPASS_LPAIF_SEC_RATE_DET_CONFIG__RESET___M 0x80000000
#define   LPASS_LPAIF_SEC_RATE_DET_CONFIG__RESET___S              31
#define   LPASS_LPAIF_SEC_RATE_DET_CONFIG__RESET__DISABLE             0x0
#define   LPASS_LPAIF_SEC_RATE_DET_CONFIG__RESET__ENABLE             0x1
#define   LPASS_LPAIF_SEC_RATE_DET_CONFIG__VAR_192K_1764K___M 0x7F800000
#define   LPASS_LPAIF_SEC_RATE_DET_CONFIG__VAR_192K_1764K___S              23
#define   LPASS_LPAIF_SEC_RATE_DET_CONFIG__VAR_128K_441K___M 0x007F8000
#define   LPASS_LPAIF_SEC_RATE_DET_CONFIG__VAR_128K_441K___S              15
#define   LPASS_LPAIF_SEC_RATE_DET_CONFIG__VAR_32K_8K___M 0x00007F80
#define   LPASS_LPAIF_SEC_RATE_DET_CONFIG__VAR_32K_8K___S               7
#define   LPASS_LPAIF_SEC_RATE_DET_CONFIG__NUM_FS___M 0x00000070
#define   LPASS_LPAIF_SEC_RATE_DET_CONFIG__NUM_FS___S               4
#define   LPASS_LPAIF_SEC_RATE_DET_CONFIG__NUM_FS__ONE_FS             0x0
#define   LPASS_LPAIF_SEC_RATE_DET_CONFIG__NUM_FS__TWO_FS             0x1
#define   LPASS_LPAIF_SEC_RATE_DET_CONFIG__NUM_FS__THREE_FS             0x2
#define   LPASS_LPAIF_SEC_RATE_DET_CONFIG__NUM_FS__FOUR_FS             0x3
#define   LPASS_LPAIF_SEC_RATE_DET_CONFIG__NUM_FS__FIVE_FS             0x4
#define   LPASS_LPAIF_SEC_RATE_DET_CONFIG__NUM_FS__SIX_FS             0x5
#define   LPASS_LPAIF_SEC_RATE_DET_CONFIG__NUM_FS__SEVEN_FS             0x6
#define   LPASS_LPAIF_SEC_RATE_DET_CONFIG__NUM_FS__EIGHT_FS             0x7
#define   LPASS_LPAIF_SEC_RATE_DET_CONFIG__SYNC_SEL___M 0x0000000E
#define   LPASS_LPAIF_SEC_RATE_DET_CONFIG__SYNC_SEL___S               1
#define   LPASS_LPAIF_SEC_RATE_DET_CONFIG__SYNC_SEL__SPKR_I2S             0x0
#define   LPASS_LPAIF_SEC_RATE_DET_CONFIG__SYNC_SEL__PRI_SRC             0x1
#define   LPASS_LPAIF_SEC_RATE_DET_CONFIG__SYNC_SEL__SEC_SRC             0x2
#define   LPASS_LPAIF_SEC_RATE_DET_CONFIG__SYNC_SEL__TER_SRC             0x3
#define   LPASS_LPAIF_SEC_RATE_DET_CONFIG__SYNC_SEL__QUA_SRC             0x4
#define   LPASS_LPAIF_SEC_RATE_DET_CONFIG__SYNC_SEL__INT_MI2S_3_SRC             0x5
#define   LPASS_LPAIF_SEC_RATE_DET_CONFIG__SYNC_SEL__INT_MI2S_4_SRC             0x6
#define   LPASS_LPAIF_SEC_RATE_DET_CONFIG__SYNC_SEL__INT_MI2S_5_SRC             0x7
#define   LPASS_LPAIF_SEC_RATE_DET_CONFIG__EN___M 0x00000001
#define   LPASS_LPAIF_SEC_RATE_DET_CONFIG__EN___S               0
#define   LPASS_LPAIF_SEC_RATE_DET_CONFIG___M    0xFFFFFFFF
#define   LPASS_LPAIF_SEC_RATE_DET_CONFIG___S                  0
#define LPASS_LPAIF_SEC_RATE_DET_TARGET1_CONFIG   (0x62E9A004)
#define   LPASS_LPAIF_SEC_RATE_DET_TARGET1_CONFIG___RWC QCSR_REG_RW
#define   LPASS_LPAIF_SEC_RATE_DET_TARGET1_CONFIG___POR 0x00000000
#define   LPASS_LPAIF_SEC_RATE_DET_TARGET1_CONFIG__TARGET_128KHZ___POR 0x0000
#define   LPASS_LPAIF_SEC_RATE_DET_TARGET1_CONFIG__TARGET_176P4KHZ___POR 0x0000
#define   LPASS_LPAIF_SEC_RATE_DET_TARGET1_CONFIG__TARGET_128KHZ___M 0xFFFF0000
#define   LPASS_LPAIF_SEC_RATE_DET_TARGET1_CONFIG__TARGET_128KHZ___S              16
#define   LPASS_LPAIF_SEC_RATE_DET_TARGET1_CONFIG__TARGET_176P4KHZ___M 0x0000FFFF
#define   LPASS_LPAIF_SEC_RATE_DET_TARGET1_CONFIG__TARGET_176P4KHZ___S               0
#define   LPASS_LPAIF_SEC_RATE_DET_TARGET1_CONFIG___M 0xFFFFFFFF
#define   LPASS_LPAIF_SEC_RATE_DET_TARGET1_CONFIG___S               0
#define LPASS_LPAIF_SEC_RATE_DET_TARGET2_CONFIG   (0x62E9A008)
#define   LPASS_LPAIF_SEC_RATE_DET_TARGET2_CONFIG___RWC QCSR_REG_RW
#define   LPASS_LPAIF_SEC_RATE_DET_TARGET2_CONFIG___POR 0x00000000
#define   LPASS_LPAIF_SEC_RATE_DET_TARGET2_CONFIG__TARGET_192KHZ___POR 0x0000
#define   LPASS_LPAIF_SEC_RATE_DET_TARGET2_CONFIG__TARGET_192KHZ___M 0x0000FFFF
#define   LPASS_LPAIF_SEC_RATE_DET_TARGET2_CONFIG__TARGET_192KHZ___S               0
#define   LPASS_LPAIF_SEC_RATE_DET_TARGET2_CONFIG___M 0x0000FFFF
#define   LPASS_LPAIF_SEC_RATE_DET_TARGET2_CONFIG___S               0
#define LPASS_LPAIF_SEC_RATE_BIN                  (0x62E9A00C)
#define   LPASS_LPAIF_SEC_RATE_BIN___RWC            QCSR_REG_RO
#define   LPASS_LPAIF_SEC_RATE_BIN___POR         0x00000000
#define   LPASS_LPAIF_SEC_RATE_BIN__RATE_BIN___POR 0x0000
#define   LPASS_LPAIF_SEC_RATE_BIN__RATE_BIN___M 0x00007FFF
#define   LPASS_LPAIF_SEC_RATE_BIN__RATE_BIN___S               0
#define   LPASS_LPAIF_SEC_RATE_BIN___M           0x00007FFF
#define   LPASS_LPAIF_SEC_RATE_BIN___S                         0
#define LPASS_LPAIF_SEC_STC_DIFF                  (0x62E9A010)
#define   LPASS_LPAIF_SEC_STC_DIFF___RWC            QCSR_REG_RO
#define   LPASS_LPAIF_SEC_STC_DIFF___POR         0x00000000
#define   LPASS_LPAIF_SEC_STC_DIFF__STC_DIFF___POR 0x0000
#define   LPASS_LPAIF_SEC_STC_DIFF__STC_DIFF___M 0x0000FFFF
#define   LPASS_LPAIF_SEC_STC_DIFF__STC_DIFF___S               0
#define   LPASS_LPAIF_SEC_STC_DIFF___M           0x0000FFFF
#define   LPASS_LPAIF_SEC_STC_DIFF___S                         0
#define LPASS_LPAIF_PCM_I2S_SELa(a)      (0x62E9B000+0x1000*(a))
#define   LPASS_LPAIF_PCM_I2S_SELa_aMIN 0
#define   LPASS_LPAIF_PCM_I2S_SELa_aMAX 4
#define   LPASS_LPAIF_PCM_I2S_SELa_ELEM 5
#define   LPASS_LPAIF_PCM_I2S_SELa___RWC            QCSR_REG_RW
#define   LPASS_LPAIF_PCM_I2S_SELa___POR         0x00000000
#define   LPASS_LPAIF_PCM_I2S_SELa__SEL___POR    0x0
#define   LPASS_LPAIF_PCM_I2S_SELa__SEL___M      0x00000001
#define   LPASS_LPAIF_PCM_I2S_SELa__SEL___S                    0
#define   LPASS_LPAIF_PCM_I2S_SELa__SEL__I2S_SRC             0x0
#define   LPASS_LPAIF_PCM_I2S_SELa__SEL__PCM_SRC             0x1
#define   LPASS_LPAIF_PCM_I2S_SELa___M           0x00000001
#define   LPASS_LPAIF_PCM_I2S_SELa___S                         0
#define LPASS_LPAIF_PCM_I2S_SEL0                  (0x62E9B000)
#define   LPASS_LPAIF_PCM_I2S_SEL0___RWC            QCSR_REG_RW
#define   LPASS_LPAIF_PCM_I2S_SEL0__SEL___M      0x00000001
#define   LPASS_LPAIF_PCM_I2S_SEL0__SEL___S                    0
#define LPASS_LPAIF_PCM_I2S_SEL1                  (0x62E9C000)
#define   LPASS_LPAIF_PCM_I2S_SEL1___RWC            QCSR_REG_RW
#define   LPASS_LPAIF_PCM_I2S_SEL1__SEL___M      0x00000001
#define   LPASS_LPAIF_PCM_I2S_SEL1__SEL___S                    0
#define LPASS_LPAIF_PCM_I2S_SEL2                  (0x62E9D000)
#define   LPASS_LPAIF_PCM_I2S_SEL2___RWC            QCSR_REG_RW
#define   LPASS_LPAIF_PCM_I2S_SEL2__SEL___M      0x00000001
#define   LPASS_LPAIF_PCM_I2S_SEL2__SEL___S                    0
#define LPASS_LPAIF_PCM_I2S_SEL3                  (0x62E9E000)
#define   LPASS_LPAIF_PCM_I2S_SEL3___RWC            QCSR_REG_RW
#define   LPASS_LPAIF_PCM_I2S_SEL3__SEL___M      0x00000001
#define   LPASS_LPAIF_PCM_I2S_SEL3__SEL___S                    0
#define LPASS_LPAIF_PCM_I2S_SEL4                  (0x62E9F000)
#define   LPASS_LPAIF_PCM_I2S_SEL4___RWC            QCSR_REG_RW
#define   LPASS_LPAIF_PCM_I2S_SEL4__SEL___M      0x00000001
#define   LPASS_LPAIF_PCM_I2S_SEL4__SEL___S                    0
#define LPASS_LPAIF_INT_I2S_CTLa(a)      (0x62EA0000+0x1000*(a))
#define   LPASS_LPAIF_INT_I2S_CTLa_aMIN 0
#define   LPASS_LPAIF_INT_I2S_CTLa_aMAX 6
#define   LPASS_LPAIF_INT_I2S_CTLa_ELEM 7
#define   LPASS_LPAIF_INT_I2S_CTLa___RWC            QCSR_REG_RW
#define   LPASS_LPAIF_INT_I2S_CTLa___POR         0x000F0004
#define   LPASS_LPAIF_INT_I2S_CTLa__RESET___POR  0x0
#define   LPASS_LPAIF_INT_I2S_CTLa__EN_LONG_RATE___POR 0x0
#define   LPASS_LPAIF_INT_I2S_CTLa__LONG_RATE___POR 0x0F
#define   LPASS_LPAIF_INT_I2S_CTLa__LOOPBACK___POR 0x0
#define   LPASS_LPAIF_INT_I2S_CTLa__SPKR_EN___POR 0x0
#define   LPASS_LPAIF_INT_I2S_CTLa__SPKR_MODE___POR 0x0
#define   LPASS_LPAIF_INT_I2S_CTLa__SPKR_MONO___POR 0x0
#define   LPASS_LPAIF_INT_I2S_CTLa__MIC_EN___POR 0x0
#define   LPASS_LPAIF_INT_I2S_CTLa__MIC_MODE___POR 0x0
#define   LPASS_LPAIF_INT_I2S_CTLa__MIC_MONO___POR 0x0
#define   LPASS_LPAIF_INT_I2S_CTLa__WS_SRC___POR 0x1
#define   LPASS_LPAIF_INT_I2S_CTLa__BIT_WIDTH___POR 0x0
#define   LPASS_LPAIF_INT_I2S_CTLa__RESET___M    0x80000000
#define   LPASS_LPAIF_INT_I2S_CTLa__RESET___S                 31
#define   LPASS_LPAIF_INT_I2S_CTLa__RESET__DISABLE             0x0
#define   LPASS_LPAIF_INT_I2S_CTLa__RESET__ENABLE             0x1
#define   LPASS_LPAIF_INT_I2S_CTLa__EN_LONG_RATE___M 0x00400000
#define   LPASS_LPAIF_INT_I2S_CTLa__EN_LONG_RATE___S              22
#define   LPASS_LPAIF_INT_I2S_CTLa__EN_LONG_RATE__DISABLE             0x0
#define   LPASS_LPAIF_INT_I2S_CTLa__EN_LONG_RATE__ENABLE             0x1
#define   LPASS_LPAIF_INT_I2S_CTLa__LONG_RATE___M 0x003F0000
#define   LPASS_LPAIF_INT_I2S_CTLa__LONG_RATE___S              16
#define   LPASS_LPAIF_INT_I2S_CTLa__LOOPBACK___M 0x00008000
#define   LPASS_LPAIF_INT_I2S_CTLa__LOOPBACK___S              15
#define   LPASS_LPAIF_INT_I2S_CTLa__LOOPBACK__DISABLE             0x0
#define   LPASS_LPAIF_INT_I2S_CTLa__LOOPBACK__ENABLE             0x1
#define   LPASS_LPAIF_INT_I2S_CTLa__SPKR_EN___M  0x00004000
#define   LPASS_LPAIF_INT_I2S_CTLa__SPKR_EN___S               14
#define   LPASS_LPAIF_INT_I2S_CTLa__SPKR_EN__DISABLE             0x0
#define   LPASS_LPAIF_INT_I2S_CTLa__SPKR_EN__ENABLE             0x1
#define   LPASS_LPAIF_INT_I2S_CTLa__SPKR_MODE___M 0x00003C00
#define   LPASS_LPAIF_INT_I2S_CTLa__SPKR_MODE___S              10
#define   LPASS_LPAIF_INT_I2S_CTLa__SPKR_MODE__NONE             0x0
#define   LPASS_LPAIF_INT_I2S_CTLa__SPKR_MODE__SD0             0x1
#define   LPASS_LPAIF_INT_I2S_CTLa__SPKR_MODE__SD1             0x2
#define   LPASS_LPAIF_INT_I2S_CTLa__SPKR_MODE__SD2             0x3
#define   LPASS_LPAIF_INT_I2S_CTLa__SPKR_MODE__SD3             0x4
#define   LPASS_LPAIF_INT_I2S_CTLa__SPKR_MODE__QUAD01             0x5
#define   LPASS_LPAIF_INT_I2S_CTLa__SPKR_MODE__QUAD23             0x6
#define   LPASS_LPAIF_INT_I2S_CTLa__SPKR_MODE__ENUM_6CH             0x7
#define   LPASS_LPAIF_INT_I2S_CTLa__SPKR_MODE__ENUM_8CH             0x8
#define   LPASS_LPAIF_INT_I2S_CTLa__SPKR_MONO___M 0x00000200
#define   LPASS_LPAIF_INT_I2S_CTLa__SPKR_MONO___S               9
#define   LPASS_LPAIF_INT_I2S_CTLa__SPKR_MONO__STEREO             0x0
#define   LPASS_LPAIF_INT_I2S_CTLa__SPKR_MONO__MONO             0x1
#define   LPASS_LPAIF_INT_I2S_CTLa__MIC_EN___M   0x00000100
#define   LPASS_LPAIF_INT_I2S_CTLa__MIC_EN___S                 8
#define   LPASS_LPAIF_INT_I2S_CTLa__MIC_EN__DISABLE             0x0
#define   LPASS_LPAIF_INT_I2S_CTLa__MIC_EN__ENABLE             0x1
#define   LPASS_LPAIF_INT_I2S_CTLa__MIC_MODE___M 0x000000F0
#define   LPASS_LPAIF_INT_I2S_CTLa__MIC_MODE___S               4
#define   LPASS_LPAIF_INT_I2S_CTLa__MIC_MODE__NONE             0x0
#define   LPASS_LPAIF_INT_I2S_CTLa__MIC_MODE__SD0             0x1
#define   LPASS_LPAIF_INT_I2S_CTLa__MIC_MODE__SD1             0x2
#define   LPASS_LPAIF_INT_I2S_CTLa__MIC_MODE__SD2             0x3
#define   LPASS_LPAIF_INT_I2S_CTLa__MIC_MODE__SD3             0x4
#define   LPASS_LPAIF_INT_I2S_CTLa__MIC_MODE__QUAD01             0x5
#define   LPASS_LPAIF_INT_I2S_CTLa__MIC_MODE__QUAD23             0x6
#define   LPASS_LPAIF_INT_I2S_CTLa__MIC_MODE__ENUM_6CH             0x7
#define   LPASS_LPAIF_INT_I2S_CTLa__MIC_MODE__ENUM_8CH             0x8
#define   LPASS_LPAIF_INT_I2S_CTLa__MIC_MONO___M 0x00000008
#define   LPASS_LPAIF_INT_I2S_CTLa__MIC_MONO___S               3
#define   LPASS_LPAIF_INT_I2S_CTLa__MIC_MONO__STEREO             0x0
#define   LPASS_LPAIF_INT_I2S_CTLa__MIC_MONO__MONO             0x1
#define   LPASS_LPAIF_INT_I2S_CTLa__WS_SRC___M   0x00000004
#define   LPASS_LPAIF_INT_I2S_CTLa__WS_SRC___S                 2
#define   LPASS_LPAIF_INT_I2S_CTLa__WS_SRC__INT              0x0
#define   LPASS_LPAIF_INT_I2S_CTLa__WS_SRC__EXT              0x1
#define   LPASS_LPAIF_INT_I2S_CTLa__BIT_WIDTH___M 0x00000003
#define   LPASS_LPAIF_INT_I2S_CTLa__BIT_WIDTH___S               0
#define   LPASS_LPAIF_INT_I2S_CTLa__BIT_WIDTH__ENUM_16             0x0
#define   LPASS_LPAIF_INT_I2S_CTLa__BIT_WIDTH__ENUM_24             0x1
#define   LPASS_LPAIF_INT_I2S_CTLa__BIT_WIDTH__ENUM_32             0x2
#define   LPASS_LPAIF_INT_I2S_CTLa__BIT_WIDTH__ENUM_25             0x3
#define   LPASS_LPAIF_INT_I2S_CTLa___M           0x807FFFFF
#define   LPASS_LPAIF_INT_I2S_CTLa___S                         0
#define LPASS_LPAIF_INT_I2S_CTL0                  (0x62EA0000)
#define   LPASS_LPAIF_INT_I2S_CTL0___RWC            QCSR_REG_RW
#define   LPASS_LPAIF_INT_I2S_CTL0__RESET___M    0x80000000
#define   LPASS_LPAIF_INT_I2S_CTL0__RESET___S                 31
#define   LPASS_LPAIF_INT_I2S_CTL0__EN_LONG_RATE___M 0x00400000
#define   LPASS_LPAIF_INT_I2S_CTL0__EN_LONG_RATE___S              22
#define   LPASS_LPAIF_INT_I2S_CTL0__LONG_RATE___M 0x003F0000
#define   LPASS_LPAIF_INT_I2S_CTL0__LONG_RATE___S              16
#define   LPASS_LPAIF_INT_I2S_CTL0__LOOPBACK___M 0x00008000
#define   LPASS_LPAIF_INT_I2S_CTL0__LOOPBACK___S              15
#define   LPASS_LPAIF_INT_I2S_CTL0__SPKR_EN___M  0x00004000
#define   LPASS_LPAIF_INT_I2S_CTL0__SPKR_EN___S               14
#define   LPASS_LPAIF_INT_I2S_CTL0__SPKR_MODE___M 0x00003C00
#define   LPASS_LPAIF_INT_I2S_CTL0__SPKR_MODE___S              10
#define   LPASS_LPAIF_INT_I2S_CTL0__SPKR_MONO___M 0x00000200
#define   LPASS_LPAIF_INT_I2S_CTL0__SPKR_MONO___S               9
#define   LPASS_LPAIF_INT_I2S_CTL0__MIC_EN___M   0x00000100
#define   LPASS_LPAIF_INT_I2S_CTL0__MIC_EN___S                 8
#define   LPASS_LPAIF_INT_I2S_CTL0__MIC_MODE___M 0x000000F0
#define   LPASS_LPAIF_INT_I2S_CTL0__MIC_MODE___S               4
#define   LPASS_LPAIF_INT_I2S_CTL0__MIC_MONO___M 0x00000008
#define   LPASS_LPAIF_INT_I2S_CTL0__MIC_MONO___S               3
#define   LPASS_LPAIF_INT_I2S_CTL0__WS_SRC___M   0x00000004
#define   LPASS_LPAIF_INT_I2S_CTL0__WS_SRC___S                 2
#define   LPASS_LPAIF_INT_I2S_CTL0__BIT_WIDTH___M 0x00000003
#define   LPASS_LPAIF_INT_I2S_CTL0__BIT_WIDTH___S               0
#define LPASS_LPAIF_INT_I2S_CTL1                  (0x62EA1000)
#define   LPASS_LPAIF_INT_I2S_CTL1___RWC            QCSR_REG_RW
#define   LPASS_LPAIF_INT_I2S_CTL1__RESET___M    0x80000000
#define   LPASS_LPAIF_INT_I2S_CTL1__RESET___S                 31
#define   LPASS_LPAIF_INT_I2S_CTL1__EN_LONG_RATE___M 0x00400000
#define   LPASS_LPAIF_INT_I2S_CTL1__EN_LONG_RATE___S              22
#define   LPASS_LPAIF_INT_I2S_CTL1__LONG_RATE___M 0x003F0000
#define   LPASS_LPAIF_INT_I2S_CTL1__LONG_RATE___S              16
#define   LPASS_LPAIF_INT_I2S_CTL1__LOOPBACK___M 0x00008000
#define   LPASS_LPAIF_INT_I2S_CTL1__LOOPBACK___S              15
#define   LPASS_LPAIF_INT_I2S_CTL1__SPKR_EN___M  0x00004000
#define   LPASS_LPAIF_INT_I2S_CTL1__SPKR_EN___S               14
#define   LPASS_LPAIF_INT_I2S_CTL1__SPKR_MODE___M 0x00003C00
#define   LPASS_LPAIF_INT_I2S_CTL1__SPKR_MODE___S              10
#define   LPASS_LPAIF_INT_I2S_CTL1__SPKR_MONO___M 0x00000200
#define   LPASS_LPAIF_INT_I2S_CTL1__SPKR_MONO___S               9
#define   LPASS_LPAIF_INT_I2S_CTL1__MIC_EN___M   0x00000100
#define   LPASS_LPAIF_INT_I2S_CTL1__MIC_EN___S                 8
#define   LPASS_LPAIF_INT_I2S_CTL1__MIC_MODE___M 0x000000F0
#define   LPASS_LPAIF_INT_I2S_CTL1__MIC_MODE___S               4
#define   LPASS_LPAIF_INT_I2S_CTL1__MIC_MONO___M 0x00000008
#define   LPASS_LPAIF_INT_I2S_CTL1__MIC_MONO___S               3
#define   LPASS_LPAIF_INT_I2S_CTL1__WS_SRC___M   0x00000004
#define   LPASS_LPAIF_INT_I2S_CTL1__WS_SRC___S                 2
#define   LPASS_LPAIF_INT_I2S_CTL1__BIT_WIDTH___M 0x00000003
#define   LPASS_LPAIF_INT_I2S_CTL1__BIT_WIDTH___S               0
#define LPASS_LPAIF_INT_I2S_CTL2                  (0x62EA2000)
#define   LPASS_LPAIF_INT_I2S_CTL2___RWC            QCSR_REG_RW
#define   LPASS_LPAIF_INT_I2S_CTL2__RESET___M    0x80000000
#define   LPASS_LPAIF_INT_I2S_CTL2__RESET___S                 31
#define   LPASS_LPAIF_INT_I2S_CTL2__EN_LONG_RATE___M 0x00400000
#define   LPASS_LPAIF_INT_I2S_CTL2__EN_LONG_RATE___S              22
#define   LPASS_LPAIF_INT_I2S_CTL2__LONG_RATE___M 0x003F0000
#define   LPASS_LPAIF_INT_I2S_CTL2__LONG_RATE___S              16
#define   LPASS_LPAIF_INT_I2S_CTL2__LOOPBACK___M 0x00008000
#define   LPASS_LPAIF_INT_I2S_CTL2__LOOPBACK___S              15
#define   LPASS_LPAIF_INT_I2S_CTL2__SPKR_EN___M  0x00004000
#define   LPASS_LPAIF_INT_I2S_CTL2__SPKR_EN___S               14
#define   LPASS_LPAIF_INT_I2S_CTL2__SPKR_MODE___M 0x00003C00
#define   LPASS_LPAIF_INT_I2S_CTL2__SPKR_MODE___S              10
#define   LPASS_LPAIF_INT_I2S_CTL2__SPKR_MONO___M 0x00000200
#define   LPASS_LPAIF_INT_I2S_CTL2__SPKR_MONO___S               9
#define   LPASS_LPAIF_INT_I2S_CTL2__MIC_EN___M   0x00000100
#define   LPASS_LPAIF_INT_I2S_CTL2__MIC_EN___S                 8
#define   LPASS_LPAIF_INT_I2S_CTL2__MIC_MODE___M 0x000000F0
#define   LPASS_LPAIF_INT_I2S_CTL2__MIC_MODE___S               4
#define   LPASS_LPAIF_INT_I2S_CTL2__MIC_MONO___M 0x00000008
#define   LPASS_LPAIF_INT_I2S_CTL2__MIC_MONO___S               3
#define   LPASS_LPAIF_INT_I2S_CTL2__WS_SRC___M   0x00000004
#define   LPASS_LPAIF_INT_I2S_CTL2__WS_SRC___S                 2
#define   LPASS_LPAIF_INT_I2S_CTL2__BIT_WIDTH___M 0x00000003
#define   LPASS_LPAIF_INT_I2S_CTL2__BIT_WIDTH___S               0
#define LPASS_LPAIF_INT_I2S_CTL3                  (0x62EA3000)
#define   LPASS_LPAIF_INT_I2S_CTL3___RWC            QCSR_REG_RW
#define   LPASS_LPAIF_INT_I2S_CTL3__RESET___M    0x80000000
#define   LPASS_LPAIF_INT_I2S_CTL3__RESET___S                 31
#define   LPASS_LPAIF_INT_I2S_CTL3__EN_LONG_RATE___M 0x00400000
#define   LPASS_LPAIF_INT_I2S_CTL3__EN_LONG_RATE___S              22
#define   LPASS_LPAIF_INT_I2S_CTL3__LONG_RATE___M 0x003F0000
#define   LPASS_LPAIF_INT_I2S_CTL3__LONG_RATE___S              16
#define   LPASS_LPAIF_INT_I2S_CTL3__LOOPBACK___M 0x00008000
#define   LPASS_LPAIF_INT_I2S_CTL3__LOOPBACK___S              15
#define   LPASS_LPAIF_INT_I2S_CTL3__SPKR_EN___M  0x00004000
#define   LPASS_LPAIF_INT_I2S_CTL3__SPKR_EN___S               14
#define   LPASS_LPAIF_INT_I2S_CTL3__SPKR_MODE___M 0x00003C00
#define   LPASS_LPAIF_INT_I2S_CTL3__SPKR_MODE___S              10
#define   LPASS_LPAIF_INT_I2S_CTL3__SPKR_MONO___M 0x00000200
#define   LPASS_LPAIF_INT_I2S_CTL3__SPKR_MONO___S               9
#define   LPASS_LPAIF_INT_I2S_CTL3__MIC_EN___M   0x00000100
#define   LPASS_LPAIF_INT_I2S_CTL3__MIC_EN___S                 8
#define   LPASS_LPAIF_INT_I2S_CTL3__MIC_MODE___M 0x000000F0
#define   LPASS_LPAIF_INT_I2S_CTL3__MIC_MODE___S               4
#define   LPASS_LPAIF_INT_I2S_CTL3__MIC_MONO___M 0x00000008
#define   LPASS_LPAIF_INT_I2S_CTL3__MIC_MONO___S               3
#define   LPASS_LPAIF_INT_I2S_CTL3__WS_SRC___M   0x00000004
#define   LPASS_LPAIF_INT_I2S_CTL3__WS_SRC___S                 2
#define   LPASS_LPAIF_INT_I2S_CTL3__BIT_WIDTH___M 0x00000003
#define   LPASS_LPAIF_INT_I2S_CTL3__BIT_WIDTH___S               0
#define LPASS_LPAIF_INT_I2S_CTL4                  (0x62EA4000)
#define   LPASS_LPAIF_INT_I2S_CTL4___RWC            QCSR_REG_RW
#define   LPASS_LPAIF_INT_I2S_CTL4__RESET___M    0x80000000
#define   LPASS_LPAIF_INT_I2S_CTL4__RESET___S                 31
#define   LPASS_LPAIF_INT_I2S_CTL4__EN_LONG_RATE___M 0x00400000
#define   LPASS_LPAIF_INT_I2S_CTL4__EN_LONG_RATE___S              22
#define   LPASS_LPAIF_INT_I2S_CTL4__LONG_RATE___M 0x003F0000
#define   LPASS_LPAIF_INT_I2S_CTL4__LONG_RATE___S              16
#define   LPASS_LPAIF_INT_I2S_CTL4__LOOPBACK___M 0x00008000
#define   LPASS_LPAIF_INT_I2S_CTL4__LOOPBACK___S              15
#define   LPASS_LPAIF_INT_I2S_CTL4__SPKR_EN___M  0x00004000
#define   LPASS_LPAIF_INT_I2S_CTL4__SPKR_EN___S               14
#define   LPASS_LPAIF_INT_I2S_CTL4__SPKR_MODE___M 0x00003C00
#define   LPASS_LPAIF_INT_I2S_CTL4__SPKR_MODE___S              10
#define   LPASS_LPAIF_INT_I2S_CTL4__SPKR_MONO___M 0x00000200
#define   LPASS_LPAIF_INT_I2S_CTL4__SPKR_MONO___S               9
#define   LPASS_LPAIF_INT_I2S_CTL4__MIC_EN___M   0x00000100
#define   LPASS_LPAIF_INT_I2S_CTL4__MIC_EN___S                 8
#define   LPASS_LPAIF_INT_I2S_CTL4__MIC_MODE___M 0x000000F0
#define   LPASS_LPAIF_INT_I2S_CTL4__MIC_MODE___S               4
#define   LPASS_LPAIF_INT_I2S_CTL4__MIC_MONO___M 0x00000008
#define   LPASS_LPAIF_INT_I2S_CTL4__MIC_MONO___S               3
#define   LPASS_LPAIF_INT_I2S_CTL4__WS_SRC___M   0x00000004
#define   LPASS_LPAIF_INT_I2S_CTL4__WS_SRC___S                 2
#define   LPASS_LPAIF_INT_I2S_CTL4__BIT_WIDTH___M 0x00000003
#define   LPASS_LPAIF_INT_I2S_CTL4__BIT_WIDTH___S               0
#define LPASS_LPAIF_INT_I2S_CTL5                  (0x62EA5000)
#define   LPASS_LPAIF_INT_I2S_CTL5___RWC            QCSR_REG_RW
#define   LPASS_LPAIF_INT_I2S_CTL5__RESET___M    0x80000000
#define   LPASS_LPAIF_INT_I2S_CTL5__RESET___S                 31
#define   LPASS_LPAIF_INT_I2S_CTL5__EN_LONG_RATE___M 0x00400000
#define   LPASS_LPAIF_INT_I2S_CTL5__EN_LONG_RATE___S              22
#define   LPASS_LPAIF_INT_I2S_CTL5__LONG_RATE___M 0x003F0000
#define   LPASS_LPAIF_INT_I2S_CTL5__LONG_RATE___S              16
#define   LPASS_LPAIF_INT_I2S_CTL5__LOOPBACK___M 0x00008000
#define   LPASS_LPAIF_INT_I2S_CTL5__LOOPBACK___S              15
#define   LPASS_LPAIF_INT_I2S_CTL5__SPKR_EN___M  0x00004000
#define   LPASS_LPAIF_INT_I2S_CTL5__SPKR_EN___S               14
#define   LPASS_LPAIF_INT_I2S_CTL5__SPKR_MODE___M 0x00003C00
#define   LPASS_LPAIF_INT_I2S_CTL5__SPKR_MODE___S              10
#define   LPASS_LPAIF_INT_I2S_CTL5__SPKR_MONO___M 0x00000200
#define   LPASS_LPAIF_INT_I2S_CTL5__SPKR_MONO___S               9
#define   LPASS_LPAIF_INT_I2S_CTL5__MIC_EN___M   0x00000100
#define   LPASS_LPAIF_INT_I2S_CTL5__MIC_EN___S                 8
#define   LPASS_LPAIF_INT_I2S_CTL5__MIC_MODE___M 0x000000F0
#define   LPASS_LPAIF_INT_I2S_CTL5__MIC_MODE___S               4
#define   LPASS_LPAIF_INT_I2S_CTL5__MIC_MONO___M 0x00000008
#define   LPASS_LPAIF_INT_I2S_CTL5__MIC_MONO___S               3
#define   LPASS_LPAIF_INT_I2S_CTL5__WS_SRC___M   0x00000004
#define   LPASS_LPAIF_INT_I2S_CTL5__WS_SRC___S                 2
#define   LPASS_LPAIF_INT_I2S_CTL5__BIT_WIDTH___M 0x00000003
#define   LPASS_LPAIF_INT_I2S_CTL5__BIT_WIDTH___S               0
#define LPASS_LPAIF_INT_I2S_CTL6                  (0x62EA6000)
#define   LPASS_LPAIF_INT_I2S_CTL6___RWC            QCSR_REG_RW
#define   LPASS_LPAIF_INT_I2S_CTL6__RESET___M    0x80000000
#define   LPASS_LPAIF_INT_I2S_CTL6__RESET___S                 31
#define   LPASS_LPAIF_INT_I2S_CTL6__EN_LONG_RATE___M 0x00400000
#define   LPASS_LPAIF_INT_I2S_CTL6__EN_LONG_RATE___S              22
#define   LPASS_LPAIF_INT_I2S_CTL6__LONG_RATE___M 0x003F0000
#define   LPASS_LPAIF_INT_I2S_CTL6__LONG_RATE___S              16
#define   LPASS_LPAIF_INT_I2S_CTL6__LOOPBACK___M 0x00008000
#define   LPASS_LPAIF_INT_I2S_CTL6__LOOPBACK___S              15
#define   LPASS_LPAIF_INT_I2S_CTL6__SPKR_EN___M  0x00004000
#define   LPASS_LPAIF_INT_I2S_CTL6__SPKR_EN___S               14
#define   LPASS_LPAIF_INT_I2S_CTL6__SPKR_MODE___M 0x00003C00
#define   LPASS_LPAIF_INT_I2S_CTL6__SPKR_MODE___S              10
#define   LPASS_LPAIF_INT_I2S_CTL6__SPKR_MONO___M 0x00000200
#define   LPASS_LPAIF_INT_I2S_CTL6__SPKR_MONO___S               9
#define   LPASS_LPAIF_INT_I2S_CTL6__MIC_EN___M   0x00000100
#define   LPASS_LPAIF_INT_I2S_CTL6__MIC_EN___S                 8
#define   LPASS_LPAIF_INT_I2S_CTL6__MIC_MODE___M 0x000000F0
#define   LPASS_LPAIF_INT_I2S_CTL6__MIC_MODE___S               4
#define   LPASS_LPAIF_INT_I2S_CTL6__MIC_MONO___M 0x00000008
#define   LPASS_LPAIF_INT_I2S_CTL6__MIC_MONO___S               3
#define   LPASS_LPAIF_INT_I2S_CTL6__WS_SRC___M   0x00000004
#define   LPASS_LPAIF_INT_I2S_CTL6__WS_SRC___S                 2
#define   LPASS_LPAIF_INT_I2S_CTL6__BIT_WIDTH___M 0x00000003
#define   LPASS_LPAIF_INT_I2S_CTL6__BIT_WIDTH___S               0
#define LPASS_LPAIF_INT_I2S_NPL_CTLa(a)  (0x62EA0004+0x1000*(a))
#define   LPASS_LPAIF_INT_I2S_NPL_CTLa_aMIN 0
#define   LPASS_LPAIF_INT_I2S_NPL_CTLa_aMAX 6
#define   LPASS_LPAIF_INT_I2S_NPL_CTLa_ELEM 7
#define   LPASS_LPAIF_INT_I2S_NPL_CTLa___RWC        QCSR_REG_RW
#define   LPASS_LPAIF_INT_I2S_NPL_CTLa___POR     0x0000000C
#define   LPASS_LPAIF_INT_I2S_NPL_CTLa__NPL_MSB_CAPTURE_DELAY___POR 0x0C
#define   LPASS_LPAIF_INT_I2S_NPL_CTLa__NPL_MSB_CAPTURE_DELAY___M 0x0000001F
#define   LPASS_LPAIF_INT_I2S_NPL_CTLa__NPL_MSB_CAPTURE_DELAY___S               0
#define   LPASS_LPAIF_INT_I2S_NPL_CTLa___M       0x0000001F
#define   LPASS_LPAIF_INT_I2S_NPL_CTLa___S                     0
#define LPASS_LPAIF_INT_I2S_NPL_CTL0              (0x62EA0004)
#define   LPASS_LPAIF_INT_I2S_NPL_CTL0___RWC        QCSR_REG_RW
#define   LPASS_LPAIF_INT_I2S_NPL_CTL0__NPL_MSB_CAPTURE_DELAY___M 0x0000001F
#define   LPASS_LPAIF_INT_I2S_NPL_CTL0__NPL_MSB_CAPTURE_DELAY___S               0
#define LPASS_LPAIF_INT_I2S_NPL_CTL1              (0x62EA1004)
#define   LPASS_LPAIF_INT_I2S_NPL_CTL1___RWC        QCSR_REG_RW
#define   LPASS_LPAIF_INT_I2S_NPL_CTL1__NPL_MSB_CAPTURE_DELAY___M 0x0000001F
#define   LPASS_LPAIF_INT_I2S_NPL_CTL1__NPL_MSB_CAPTURE_DELAY___S               0
#define LPASS_LPAIF_INT_I2S_NPL_CTL2              (0x62EA2004)
#define   LPASS_LPAIF_INT_I2S_NPL_CTL2___RWC        QCSR_REG_RW
#define   LPASS_LPAIF_INT_I2S_NPL_CTL2__NPL_MSB_CAPTURE_DELAY___M 0x0000001F
#define   LPASS_LPAIF_INT_I2S_NPL_CTL2__NPL_MSB_CAPTURE_DELAY___S               0
#define LPASS_LPAIF_INT_I2S_NPL_CTL3              (0x62EA3004)
#define   LPASS_LPAIF_INT_I2S_NPL_CTL3___RWC        QCSR_REG_RW
#define   LPASS_LPAIF_INT_I2S_NPL_CTL3__NPL_MSB_CAPTURE_DELAY___M 0x0000001F
#define   LPASS_LPAIF_INT_I2S_NPL_CTL3__NPL_MSB_CAPTURE_DELAY___S               0
#define LPASS_LPAIF_INT_I2S_NPL_CTL4              (0x62EA4004)
#define   LPASS_LPAIF_INT_I2S_NPL_CTL4___RWC        QCSR_REG_RW
#define   LPASS_LPAIF_INT_I2S_NPL_CTL4__NPL_MSB_CAPTURE_DELAY___M 0x0000001F
#define   LPASS_LPAIF_INT_I2S_NPL_CTL4__NPL_MSB_CAPTURE_DELAY___S               0
#define LPASS_LPAIF_INT_I2S_NPL_CTL5              (0x62EA5004)
#define   LPASS_LPAIF_INT_I2S_NPL_CTL5___RWC        QCSR_REG_RW
#define   LPASS_LPAIF_INT_I2S_NPL_CTL5__NPL_MSB_CAPTURE_DELAY___M 0x0000001F
#define   LPASS_LPAIF_INT_I2S_NPL_CTL5__NPL_MSB_CAPTURE_DELAY___S               0
#define LPASS_LPAIF_INT_I2S_NPL_CTL6              (0x62EA6004)
#define   LPASS_LPAIF_INT_I2S_NPL_CTL6___RWC        QCSR_REG_RW
#define   LPASS_LPAIF_INT_I2S_NPL_CTL6__NPL_MSB_CAPTURE_DELAY___M 0x0000001F
#define   LPASS_LPAIF_INT_I2S_NPL_CTL6__NPL_MSB_CAPTURE_DELAY___S               0

////////////////////////////////////////////////////////////////////////// END
#endif
