# Vivadoé¡¹ç›®å¿«é€Ÿå‚è€ƒæŒ‡å—

## ğŸ“ æ–‡ä»¶è¯´æ˜

### ä¸»è¦TCLè„šæœ¬

| æ–‡ä»¶å | è¯´æ˜ | ç”¨é€” |
|--------|------|------|
| `create_uart_project.tcl` | é¡¹ç›®åˆ›å»ºè„šæœ¬ | åˆ›å»ºåŒ…å«HLS-UARTå’ŒAXI-DMAçš„Block Design |
| `build_project.tcl` | æ„å»ºè„šæœ¬ | æ‰§è¡Œç»¼åˆã€å®ç°å’Œæ¯”ç‰¹æµç”Ÿæˆ |
| `run_vivado.bat` | Windowsæ‰¹å¤„ç†è„šæœ¬ | Windowsä¸‹çš„ä¸€é”®æ‰§è¡Œè„šæœ¬ |
| `run_vivado.sh` | Linux/Mac Shellè„šæœ¬ | Linux/Macä¸‹çš„ä¸€é”®æ‰§è¡Œè„šæœ¬ |

### æ¿å¡æ–‡ä»¶

| æ–‡ä»¶/ç›®å½• | è¯´æ˜ |
|-----------|------|
| `BK_B220.xdc` | BKB220æ¿å¡å®Œæ•´çº¦æŸæ–‡ä»¶ |
| `BKB220/` | Vivadoæ¿å¡å®šä¹‰æ–‡ä»¶ç›®å½• |
| `BKB220/1.0/board.xml` | æ¿å¡æ¥å£å®šä¹‰ |
| `BKB220/1.0/part0_pins.xml` | å¼•è„šæ˜ å°„å®šä¹‰ |

### æ–‡æ¡£

| æ–‡ä»¶å | è¯´æ˜ |
|--------|------|
| `README_vivado.md` | è¯¦ç»†ä½¿ç”¨è¯´æ˜æ–‡æ¡£ |
| `QUICK_REFERENCE.md` | æœ¬æ–‡ä»¶ï¼Œå¿«é€Ÿå‚è€ƒ |

## ğŸš€ å¿«é€Ÿå¼€å§‹

### Windowsç”¨æˆ·

```batch
# æ–¹æ³•1: åŒå‡»è¿è¡Œ
è¿è¡Œ: run_vivado.bat
é€‰æ‹©é€‰é¡¹ 4 (å®Œæ•´æµç¨‹)

# æ–¹æ³•2: å‘½ä»¤è¡Œ
cd hls-uart\vivado_src
run_vivado.bat
```

### Linux/Macç”¨æˆ·

```bash
# é¦–å…ˆæ·»åŠ æ‰§è¡Œæƒé™
chmod +x run_vivado.sh

# æ–¹æ³•1: äº¤äº’å¼èœå•
./run_vivado.sh

# æ–¹æ³•2: ç›´æ¥è¿è¡ŒTCL
source /tools/Xilinx/Vivado/2019.2/settings64.sh
vivado -mode batch -source create_uart_project.tcl
vivado -mode batch -source build_project.tcl
```

## ğŸ“‹ å¸¸ç”¨å‘½ä»¤é€ŸæŸ¥

### åˆ›å»ºé¡¹ç›®

```tcl
# åœ¨Vivado TCL Consoleä¸­
cd D:/temp_projs/M02/hls-uart-claude/hls-uart/vivado_src
source create_uart_project.tcl
```

### æ„å»ºé¡¹ç›®

```tcl
# å®Œæ•´æ„å»ºæµç¨‹
source build_project.tcl

# æˆ–åˆ†æ­¥æ‰§è¡Œ
open_project vivado_project/hls_uart_dma.xpr
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
```

### æ‰“å¼€é¡¹ç›®GUI

```tcl
# Windows
vivado vivado_project\hls_uart_dma.xpr

# Linux/Mac
vivado vivado_project/hls_uart_dma.xpr &
```

### æŸ¥çœ‹Block Design

```tcl
open_project vivado_project/hls_uart_dma.xpr
open_bd_design [get_files uart_system.bd]
```

## ğŸ”§ é…ç½®ä¿®æ”¹

### ä¿®æ”¹UARTæ³¢ç‰¹ç‡

åœ¨Pythoné©±åŠ¨ä¸­ä¿®æ”¹ï¼ˆä¸éœ€è¦é‡æ–°ç¼–è¯‘ç¡¬ä»¶ï¼‰ï¼š

```python
# 100MHzæ—¶é’Ÿ
baud_divisor = 100000000 // (baud_rate * 16)
uart.write(REG_BAUD_DIV, baud_divisor)
```

### æ›´æ”¹UARTå¼•è„š

ç¼–è¾‘ç”Ÿæˆçš„ `vivado_project/.../uart_pins.xdc`:

```tcl
# ä½¿ç”¨ä¸åŒçš„PMOD
# PMOD2: T11 (d0), T12 (d1)
set_property -dict {PACKAGE_PIN T11 IOSTANDARD LVCMOS33} [get_ports uart_txd]
set_property -dict {PACKAGE_PIN T12 IOSTANDARD LVCMOS33} [get_ports uart_rxd]
```

### ä¿®æ”¹DMAç¼“å†²åŒºå¤§å°

ç¼–è¾‘ `create_uart_project.tcl`:

```tcl
# ç¬¬86-95è¡Œå·¦å³
set_property -dict [list \
    CONFIG.c_m_axi_mm2s_data_width {64} \
    CONFIG.c_m_axis_mm2s_tdata_width {8} \
    CONFIG.c_mm2s_burst_size {32} \  # æ”¹ä¸º32
] $axi_dma_tx
```

## ğŸ“Š è¾“å‡ºæ–‡ä»¶ä½ç½®

æ„å»ºå®Œæˆåï¼Œæ–‡ä»¶ä½äºï¼š

```
vivado_project/
â”œâ”€â”€ output/
â”‚   â”œâ”€â”€ uart_system.bit              # FPGAæ¯”ç‰¹æµ
â”‚   â”œâ”€â”€ uart_system_wrapper.xsa      # ç¡¬ä»¶å¹³å°ï¼ˆPYNQç”¨ï¼‰
â”‚   â””â”€â”€ uart_pins.xdc                # å¼•è„šçº¦æŸ
â”œâ”€â”€ post_synth_utilization.rpt       # ç»¼åˆåèµ„æºæŠ¥å‘Š
â”œâ”€â”€ post_synth_timing.rpt            # ç»¼åˆåæ—¶åºæŠ¥å‘Š
â”œâ”€â”€ post_impl_utilization.rpt        # å®ç°åèµ„æºæŠ¥å‘Š
â”œâ”€â”€ post_impl_timing.rpt             # å®ç°åæ—¶åºæŠ¥å‘Š
â”œâ”€â”€ post_impl_power.rpt              # åŠŸè€—æŠ¥å‘Š
â””â”€â”€ post_impl_drc.rpt                # è®¾è®¡è§„åˆ™æ£€æŸ¥æŠ¥å‘Š
```

## ğŸ” å†…å­˜æ˜ å°„

| å¤–è®¾ | åŸºåœ°å€ | å¤§å° | è¯´æ˜ |
|------|---------|------|------|
| AXI DMA TX | 0x40000000 | 64KB | DMA TXæ§åˆ¶å¯„å­˜å™¨ |
| AXI DMA RX | 0x40010000 | 64KB | DMA RXæ§åˆ¶å¯„å­˜å™¨ |
| UART HLS | 0x40020000 | 64KB | UARTæ§åˆ¶å’ŒçŠ¶æ€å¯„å­˜å™¨ |

### UARTå¯„å­˜å™¨æ˜ å°„

| å¯„å­˜å™¨ | åç§» | è®¿é—® | è¯´æ˜ |
|--------|------|------|------|
| control_reg | 0x00 | R/W | æ§åˆ¶å¯„å­˜å™¨ [2:0] = {reset, rx_en, tx_en} |
| baud_div_reg | 0x04 | R/W | æ³¢ç‰¹ç‡åˆ†é¢‘å€¼ |
| status_reg | 0x08 | RO | çŠ¶æ€å¯„å­˜å™¨ [1:0] = {rx_valid, tx_busy} |
| tx_count_reg | 0x0C | RO | å‘é€å­—èŠ‚è®¡æ•° |
| rx_count_reg | 0x10 | RO | æ¥æ”¶å­—èŠ‚è®¡æ•° |

### DMAå¯„å­˜å™¨æ˜ å°„ï¼ˆç¤ºä¾‹ï¼‰

| å¯„å­˜å™¨ | TXåç§» | RXåç§» | è¯´æ˜ |
|--------|--------|--------|------|
| MM2S_DMACR / S2MM_DMACR | 0x00 | 0x30 | DMAæ§åˆ¶å¯„å­˜å™¨ |
| MM2S_DMASR / S2MM_DMASR | 0x04 | 0x34 | DMAçŠ¶æ€å¯„å­˜å™¨ |
| MM2S_SA / S2MM_DA | 0x18 | 0x48 | æº/ç›®æ ‡åœ°å€ |
| MM2S_LENGTH / S2MM_LENGTH | 0x28 | 0x58 | ä¼ è¾“é•¿åº¦ |

## ğŸ› å¸¸è§é—®é¢˜

### Q1: "Board part not found"

**è§£ç­”**: è¿™æ˜¯è­¦å‘Šï¼Œä¸å½±å“åŠŸèƒ½ã€‚å¯ä»¥ï¼š
1. å®‰è£…BKB220æ¿å¡æ–‡ä»¶åˆ°Vivado
2. æˆ–å¿½ç•¥æ­¤è­¦å‘Šï¼Œä½¿ç”¨å™¨ä»¶å‹å·ç»§ç»­

### Q2: "HLS IP not found"

**è§£ç­”**:
1. å…ˆè¿è¡ŒHLSç»¼åˆ: `vivado_hls -f run_hls.tcl`
2. ç¡®è®¤IPè·¯å¾„æ­£ç¡®
3. æˆ–åœ¨Vivado GUIä¸­æ‰‹åŠ¨æ·»åŠ IPä»“åº“

### Q3: æ—¶åºä¸æ»¡è¶³

**è§£ç­”**:
1. æŸ¥çœ‹ `post_impl_timing.rpt`
2. é™ä½æ—¶é’Ÿé¢‘ç‡
3. æ·»åŠ æµæ°´çº¿å¯„å­˜å™¨
4. è°ƒæ•´å¸ƒå±€å¸ƒçº¿ç­–ç•¥

### Q4: PMODå¼•è„šä¸å·¥ä½œ

**è§£ç­”**:
1. æ£€æŸ¥çº¦æŸæ–‡ä»¶ä¸­çš„å¼•è„šå·
2. ç¡®è®¤IOSTANDARDä¸ºLVCMOS33
3. ä½¿ç”¨ä¸‡ç”¨è¡¨/ç¤ºæ³¢å™¨éªŒè¯ç‰©ç†è¿æ¥
4. æ£€æŸ¥PMODæ¿æ˜¯å¦éœ€è¦ä¸Šæ‹‰ç”µé˜»

## ğŸ“ æŠ€æœ¯æ”¯æŒèµ„æº

### Xilinxå®˜æ–¹æ–‡æ¡£

- [UG896: Vivado Design with IP](https://www.xilinx.com/support/documentation/sw_manuals/xilinx2019_2/ug896-vivado-ip.pdf)
- [PG021: AXI DMA](https://www.xilinx.com/support/documentation/ip_documentation/axi_dma/v7_1/pg021_axi_dma.pdf)
- [UG585: Zynq-7000 TRM](https://www.xilinx.com/support/documentation/user_guides/ug585-Zynq-7000-TRM.pdf)

### åœ¨çº¿èµ„æº

- [Vivado Design Hub](https://www.xilinx.com/support/documentation-navigation/design-hubs/dh0014-vivado-design-hub.html)
- [Xilinx Forums](https://forums.xilinx.com/)
- [PYNQ Documentation](http://pynq.readthedocs.io/)

## ğŸ“ å‘½ä»¤é€ŸæŸ¥è¡¨

| æ“ä½œ | å‘½ä»¤ |
|------|------|
| åˆ›å»ºé¡¹ç›® | `vivado -mode batch -source create_uart_project.tcl` |
| æ„å»ºé¡¹ç›® | `vivado -mode batch -source build_project.tcl` |
| æ‰“å¼€GUI | `vivado vivado_project/hls_uart_dma.xpr` |
| ä»…ç»¼åˆ | `launch_runs synth_1 -jobs 4` |
| ä»…å®ç° | `launch_runs impl_1 -jobs 4` |
| ç”Ÿæˆæ¯”ç‰¹æµ | `launch_runs impl_1 -to_step write_bitstream` |
| å¯¼å‡ºç¡¬ä»¶ | `write_hw_platform -include_bit -file uart.xsa` |
| æŸ¥çœ‹æŠ¥å‘Š | `open_run impl_1` ç„¶å `report_timing_summary` |

---

**æœ€åæ›´æ–°**: 2025-01-02
**Vivadoç‰ˆæœ¬**: 2019.1+
**ç›®æ ‡æ¿å¡**: BKB220 (Zynq 7020)
