// Seed: 670097003
module module_0 (
    input supply1 id_0,
    input uwire id_1,
    output wor id_2,
    output tri id_3,
    output wor id_4
    , id_8,
    output tri0 id_5,
    output supply1 id_6
);
  wire id_9;
  wire id_10, id_11, id_12, id_13;
endmodule
module module_1 (
    output tri id_0,
    output wor id_1,
    output supply1 id_2,
    input tri0 id_3,
    input uwire id_4,
    input wor id_5,
    input uwire id_6,
    input wire id_7,
    input uwire id_8,
    input tri1 id_9
);
  wire id_11;
  assign id_11 = 1'b0;
  module_0(
      id_3, id_7, id_1, id_2, id_2, id_1, id_0
  );
endmodule
