TOOL:	ncxlmode	12.10-s005: Started on Oct 17, 2013 at 16:26:15 BST
ncxlmode
	+delay_mode_path
	+typdelays
	-y
	/opt/cadtools5/xil_cds_design_kits/verilog/unisims
	+libext+.v
	-l
	simout.tmp
	/home/mbax3jp2/Cadence/COMP12111/adder_16bit_run1/testfixture.template
	-f /home/mbax3jp2/Cadence/COMP12111/adder_16bit_run1/verilog.inpfiles
		ihnl/cds0/netlist
		ihnl/cds1/netlist
		ihnl/cds2/netlist
		ihnl/cds3/netlist
	-f /opt/info/courses/COMP12111/Cadence/reffiles/include
		/opt/cadtools5/ise8.1i/verilog/src/glbl.v
		+incdir+..
	+nostdout
	+nocopyright
	+ncvlogargs+" -neverwarn -nostdout -nocopyright "
	+ncelabargs+" -neg_tchk  -nonotifier  -sdf_NOCheck_celltype  -access +r  -access +w  -access +c  -pulse_e 100  -pulse_r 100  -neverwarn  -timescale 1ns/10ps -nostdout -nocopyright"
	+ncsimargs+" -neverwarn  -nocopyright -gui -input /home/mbax3jp2/Cadence/COMP12111/adder_16bit_run1/.simTmpNCCmd "
	+mpssession+virtuoso2062
	+mpshost+E-C07KILF1637

-------------------------------------
Relinquished control to SimVision...
ncsim> 
ncsim> source /local/cds_root/INCISIV121/tools/inca/files/ncsimrc
ncsim> database -open shmWave -shm -default -into shm.db
Created default SHM database shmWave
ncsim> probe -create -shm test  -all   -depth 1
Created probe 1
ncsim> probe -create -shm test.top.b test.top.a test.top.cin test.top.cout test.top.s
Created probe 2
ncsim> run
Simulation stopped via $stop(1) at time 3700 NS + 0
ncsim> ^C
ncsim> exit
TOOL:	ncxlmode	12.10-s005: Exiting on Oct 17, 2013 at 16:49:55 BST  (total: 00:23:40)
