
project_01.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000064b0  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000220  080065bc  080065bc  000165bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080067dc  080067dc  00020308  2**0
                  CONTENTS
  4 .ARM          00000000  080067dc  080067dc  00020308  2**0
                  CONTENTS
  5 .preinit_array 00000000  080067dc  080067dc  00020308  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080067dc  080067dc  000167dc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080067e0  080067e0  000167e0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000308  20000000  080067e4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003fc  20000308  08006aec  00020308  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000704  08006aec  00020704  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020308  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000fc4d  00000000  00000000  00020331  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000030b0  00000000  00000000  0002ff7e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000010b0  00000000  00000000  00033030  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000f18  00000000  00000000  000340e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001a8eb  00000000  00000000  00034ff8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000152f9  00000000  00000000  0004f8e3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008dc6a  00000000  00000000  00064bdc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000f2846  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004a80  00000000  00000000  000f2898  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .stab         0000006c  00000000  00000000  000f7318  2**2
                  CONTENTS, READONLY, DEBUGGING
 22 .stabstr      000000e3  00000000  00000000  000f7384  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000308 	.word	0x20000308
 8000128:	00000000 	.word	0x00000000
 800012c:	080065a4 	.word	0x080065a4

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	2000030c 	.word	0x2000030c
 8000148:	080065a4 	.word	0x080065a4

0800014c <strcmp>:
 800014c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000150:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000154:	2a01      	cmp	r2, #1
 8000156:	bf28      	it	cs
 8000158:	429a      	cmpcs	r2, r3
 800015a:	d0f7      	beq.n	800014c <strcmp>
 800015c:	1ad0      	subs	r0, r2, r3
 800015e:	4770      	bx	lr

08000160 <AT24C02_iic_test>:
  * @brief  AT24C02与主控制器的IIC通讯测试代码
  * @param  None
  * @retval None
  */
void AT24C02_iic_test(void)
{
 8000160:	b580      	push	{r7, lr}
 8000162:	af00      	add	r7, sp, #0
    iic_stop();     /**< 必须先复位IIC总线上的设备到待机模式 */
 8000164:	f000 fc0e 	bl	8000984 <iic_stop>
    HAL_Delay(10);
 8000168:	200a      	movs	r0, #10
 800016a:	f001 fba1 	bl	80018b0 <HAL_Delay>

    /** 检测总线上是否挂接了IIC设备（此处为AT24C02） */
    if (iic_check_device_status(AT24C02_DEVICE_ADDR) == 0)
 800016e:	20a0      	movs	r0, #160	; 0xa0
 8000170:	f000 fd14 	bl	8000b9c <iic_check_device_status>
 8000174:	4603      	mov	r3, r0
 8000176:	2b00      	cmp	r3, #0
 8000178:	d103      	bne.n	8000182 <AT24C02_iic_test+0x22>
    {
        printf("iic device exists\n");
 800017a:	480a      	ldr	r0, [pc, #40]	; (80001a4 <AT24C02_iic_test+0x44>)
 800017c:	f005 fa6e 	bl	800565c <puts>
 8000180:	e002      	b.n	8000188 <AT24C02_iic_test+0x28>
    }
    else
    {
        printf("no iic device exists\n");
 8000182:	4809      	ldr	r0, [pc, #36]	; (80001a8 <AT24C02_iic_test+0x48>)
 8000184:	f005 fa6a 	bl	800565c <puts>
    }

    AT24C02_write_test();
 8000188:	f000 f902 	bl	8000390 <AT24C02_write_test>
    HAL_Delay(5);
 800018c:	2005      	movs	r0, #5
 800018e:	f001 fb8f 	bl	80018b0 <HAL_Delay>
    AT24C02_read_test();
 8000192:	f000 f8d3 	bl	800033c <AT24C02_read_test>
    HAL_Delay(5);
 8000196:	2005      	movs	r0, #5
 8000198:	f001 fb8a 	bl	80018b0 <HAL_Delay>
    AT24C02_erase_test();
 800019c:	f000 f930 	bl	8000400 <AT24C02_erase_test>
}
 80001a0:	bf00      	nop
 80001a2:	bd80      	pop	{r7, pc}
 80001a4:	080065bc 	.word	0x080065bc
 80001a8:	080065d0 	.word	0x080065d0

080001ac <AT24C02_read_data>:
  * @param  start_addr： 读取数据的起始地址
  * @param  data_length： 数据的长度
  * @retval None
  */
void AT24C02_read_data(uint8_t *read_data, uint16_t start_addr, uint16_t data_length)
{
 80001ac:	b590      	push	{r4, r7, lr}
 80001ae:	b085      	sub	sp, #20
 80001b0:	af00      	add	r7, sp, #0
 80001b2:	6078      	str	r0, [r7, #4]
 80001b4:	460b      	mov	r3, r1
 80001b6:	807b      	strh	r3, [r7, #2]
 80001b8:	4613      	mov	r3, r2
 80001ba:	803b      	strh	r3, [r7, #0]
    uint16_t i;

    iic_start();
 80001bc:	f000 fbc2 	bl	8000944 <iic_start>
    iic_sendbyte(AT24C02_DEVICE_ADDR | IIC_WRITE);
 80001c0:	20a0      	movs	r0, #160	; 0xa0
 80001c2:	f000 fc01 	bl	80009c8 <iic_sendbyte>
//    AT24C02_ack();
    if (iic_wait_ack() != 0)
 80001c6:	f000 fc7d 	bl	8000ac4 <iic_wait_ack>
 80001ca:	4603      	mov	r3, r0
 80001cc:	2b00      	cmp	r3, #0
 80001ce:	d004      	beq.n	80001da <AT24C02_read_data+0x2e>
    {
        AT24C02_error_handle();
 80001d0:	f000 f94e 	bl	8000470 <AT24C02_error_handle>
        printf("first read error\r\n");
 80001d4:	4820      	ldr	r0, [pc, #128]	; (8000258 <AT24C02_read_data+0xac>)
 80001d6:	f005 fa41 	bl	800565c <puts>
    }

    if (AT24C02_ADDR_BYTE == 1)
    {
        iic_sendbyte((uint8_t)start_addr & 0xff);
 80001da:	887b      	ldrh	r3, [r7, #2]
 80001dc:	b2db      	uxtb	r3, r3
 80001de:	4618      	mov	r0, r3
 80001e0:	f000 fbf2 	bl	80009c8 <iic_sendbyte>
//        AT24C02_ack();
        if (iic_wait_ack() != 0)
 80001e4:	f000 fc6e 	bl	8000ac4 <iic_wait_ack>
 80001e8:	4603      	mov	r3, r0
 80001ea:	2b00      	cmp	r3, #0
 80001ec:	d004      	beq.n	80001f8 <AT24C02_read_data+0x4c>
        {
            AT24C02_error_handle();
 80001ee:	f000 f93f 	bl	8000470 <AT24C02_error_handle>
            printf("addr byte error\r\n");
 80001f2:	481a      	ldr	r0, [pc, #104]	; (800025c <AT24C02_read_data+0xb0>)
 80001f4:	f005 fa32 	bl	800565c <puts>
        }
    }

    iic_start();
 80001f8:	f000 fba4 	bl	8000944 <iic_start>
    iic_sendbyte(AT24C02_DEVICE_ADDR | IIC_READ);
 80001fc:	20a1      	movs	r0, #161	; 0xa1
 80001fe:	f000 fbe3 	bl	80009c8 <iic_sendbyte>
//    AT24C02_ack();
    if (iic_wait_ack() != 0)
 8000202:	f000 fc5f 	bl	8000ac4 <iic_wait_ack>
 8000206:	4603      	mov	r3, r0
 8000208:	2b00      	cmp	r3, #0
 800020a:	d004      	beq.n	8000216 <AT24C02_read_data+0x6a>
    {
        AT24C02_error_handle();
 800020c:	f000 f930 	bl	8000470 <AT24C02_error_handle>
        printf("read data error\r\n");
 8000210:	4813      	ldr	r0, [pc, #76]	; (8000260 <AT24C02_read_data+0xb4>)
 8000212:	f005 fa23 	bl	800565c <puts>
    }

    for (i = 0; i < data_length; i++)
 8000216:	2300      	movs	r3, #0
 8000218:	81fb      	strh	r3, [r7, #14]
 800021a:	e013      	b.n	8000244 <AT24C02_read_data+0x98>
    {
        read_data[i] = iic_readbyte();
 800021c:	89fb      	ldrh	r3, [r7, #14]
 800021e:	687a      	ldr	r2, [r7, #4]
 8000220:	18d4      	adds	r4, r2, r3
 8000222:	f000 fc11 	bl	8000a48 <iic_readbyte>
 8000226:	4603      	mov	r3, r0
 8000228:	7023      	strb	r3, [r4, #0]

        if (i != data_length - 1)
 800022a:	89fa      	ldrh	r2, [r7, #14]
 800022c:	883b      	ldrh	r3, [r7, #0]
 800022e:	3b01      	subs	r3, #1
 8000230:	429a      	cmp	r2, r3
 8000232:	d002      	beq.n	800023a <AT24C02_read_data+0x8e>
        {
            iic_ack();      /**< 读完非最后一个字节后， 产生应答信号 */
 8000234:	f000 fc76 	bl	8000b24 <iic_ack>
 8000238:	e001      	b.n	800023e <AT24C02_read_data+0x92>
        }
        else
        {
            iic_nack();     /**< 最后一个字节读完后 产生非应答信号 */
 800023a:	f000 fc93 	bl	8000b64 <iic_nack>
    for (i = 0; i < data_length; i++)
 800023e:	89fb      	ldrh	r3, [r7, #14]
 8000240:	3301      	adds	r3, #1
 8000242:	81fb      	strh	r3, [r7, #14]
 8000244:	89fa      	ldrh	r2, [r7, #14]
 8000246:	883b      	ldrh	r3, [r7, #0]
 8000248:	429a      	cmp	r2, r3
 800024a:	d3e7      	bcc.n	800021c <AT24C02_read_data+0x70>
        }
//        printf("read data is %d\n", read_data[i]);  /**< 调试代码 */
    }

    iic_stop();
 800024c:	f000 fb9a 	bl	8000984 <iic_stop>
}
 8000250:	bf00      	nop
 8000252:	3714      	adds	r7, #20
 8000254:	46bd      	mov	sp, r7
 8000256:	bd90      	pop	{r4, r7, pc}
 8000258:	080065e8 	.word	0x080065e8
 800025c:	080065fc 	.word	0x080065fc
 8000260:	08006610 	.word	0x08006610

08000264 <AT24C02_write_data>:
  * @param  start_addr：  要写入AT24C02的起始地址
  * @param  data_length： 要写入AT24C02的数据长度
  * @retval None
  */
void AT24C02_write_data(uint8_t *write_data, uint16_t start_addr, uint16_t data_length)
{
 8000264:	b580      	push	{r7, lr}
 8000266:	b084      	sub	sp, #16
 8000268:	af00      	add	r7, sp, #0
 800026a:	6078      	str	r0, [r7, #4]
 800026c:	460b      	mov	r3, r1
 800026e:	807b      	strh	r3, [r7, #2]
 8000270:	4613      	mov	r3, r2
 8000272:	803b      	strh	r3, [r7, #0]
    uint16_t i, j;
    uint16_t start_addr_dup;

    start_addr_dup = start_addr;
 8000274:	887b      	ldrh	r3, [r7, #2]
 8000276:	817b      	strh	r3, [r7, #10]
    for (i = 0; i < data_length; i++)
 8000278:	2300      	movs	r3, #0
 800027a:	81fb      	strh	r3, [r7, #14]
 800027c:	e04e      	b.n	800031c <AT24C02_write_data+0xb8>
    {

        if ((i == 0) || (start_addr_dup & (AT24C02_PAGE_SIZE - 1)) == 0)
 800027e:	89fb      	ldrh	r3, [r7, #14]
 8000280:	2b00      	cmp	r3, #0
 8000282:	d004      	beq.n	800028e <AT24C02_write_data+0x2a>
 8000284:	897b      	ldrh	r3, [r7, #10]
 8000286:	f003 0307 	and.w	r3, r3, #7
 800028a:	2b00      	cmp	r3, #0
 800028c:	d12f      	bne.n	80002ee <AT24C02_write_data+0x8a>
        {
            iic_stop();
 800028e:	f000 fb79 	bl	8000984 <iic_stop>

            for (j = 0; j < 2000; j++)
 8000292:	2300      	movs	r3, #0
 8000294:	81bb      	strh	r3, [r7, #12]
 8000296:	e00c      	b.n	80002b2 <AT24C02_write_data+0x4e>
            {
                iic_start();
 8000298:	f000 fb54 	bl	8000944 <iic_start>
                iic_sendbyte(AT24C02_DEVICE_ADDR | IIC_WRITE);
 800029c:	20a0      	movs	r0, #160	; 0xa0
 800029e:	f000 fb93 	bl	80009c8 <iic_sendbyte>

                if (iic_wait_ack() == 0)
 80002a2:	f000 fc0f 	bl	8000ac4 <iic_wait_ack>
 80002a6:	4603      	mov	r3, r0
 80002a8:	2b00      	cmp	r3, #0
 80002aa:	d007      	beq.n	80002bc <AT24C02_write_data+0x58>
            for (j = 0; j < 2000; j++)
 80002ac:	89bb      	ldrh	r3, [r7, #12]
 80002ae:	3301      	adds	r3, #1
 80002b0:	81bb      	strh	r3, [r7, #12]
 80002b2:	89bb      	ldrh	r3, [r7, #12]
 80002b4:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 80002b8:	d3ee      	bcc.n	8000298 <AT24C02_write_data+0x34>
 80002ba:	e000      	b.n	80002be <AT24C02_write_data+0x5a>
                {
                    break;
 80002bc:	bf00      	nop
                }
            }
            if (j >= 2000)
 80002be:	89bb      	ldrh	r3, [r7, #12]
 80002c0:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 80002c4:	d304      	bcc.n	80002d0 <AT24C02_write_data+0x6c>
            {
                printf("j = 1000\r\n");
 80002c6:	481a      	ldr	r0, [pc, #104]	; (8000330 <AT24C02_write_data+0xcc>)
 80002c8:	f005 f9c8 	bl	800565c <puts>
                AT24C02_error_handle();
 80002cc:	f000 f8d0 	bl	8000470 <AT24C02_error_handle>
            }

            if (AT24C02_ADDR_BYTE == 1)
            {
                iic_sendbyte((uint8_t)start_addr_dup & 0xff);
 80002d0:	897b      	ldrh	r3, [r7, #10]
 80002d2:	b2db      	uxtb	r3, r3
 80002d4:	4618      	mov	r0, r3
 80002d6:	f000 fb77 	bl	80009c8 <iic_sendbyte>
//                AT24C02_ack();
                if (iic_wait_ack() != 0)
 80002da:	f000 fbf3 	bl	8000ac4 <iic_wait_ack>
 80002de:	4603      	mov	r3, r0
 80002e0:	2b00      	cmp	r3, #0
 80002e2:	d004      	beq.n	80002ee <AT24C02_write_data+0x8a>
                {
                    AT24C02_error_handle();
 80002e4:	f000 f8c4 	bl	8000470 <AT24C02_error_handle>
                    printf("addr_byte wrong\r\n");
 80002e8:	4812      	ldr	r0, [pc, #72]	; (8000334 <AT24C02_write_data+0xd0>)
 80002ea:	f005 f9b7 	bl	800565c <puts>
                }
            }
        }

        iic_sendbyte(write_data[i]);
 80002ee:	89fb      	ldrh	r3, [r7, #14]
 80002f0:	687a      	ldr	r2, [r7, #4]
 80002f2:	4413      	add	r3, r2
 80002f4:	781b      	ldrb	r3, [r3, #0]
 80002f6:	4618      	mov	r0, r3
 80002f8:	f000 fb66 	bl	80009c8 <iic_sendbyte>
//        AT24C02_ack();
        if (iic_wait_ack() != 0)
 80002fc:	f000 fbe2 	bl	8000ac4 <iic_wait_ack>
 8000300:	4603      	mov	r3, r0
 8000302:	2b00      	cmp	r3, #0
 8000304:	d004      	beq.n	8000310 <AT24C02_write_data+0xac>
        {
            AT24C02_error_handle();
 8000306:	f000 f8b3 	bl	8000470 <AT24C02_error_handle>
            printf("write failed\r\n");
 800030a:	480b      	ldr	r0, [pc, #44]	; (8000338 <AT24C02_write_data+0xd4>)
 800030c:	f005 f9a6 	bl	800565c <puts>
        }

//        printf("write_data is %d \n", write_data[i]);    /**< 调试代码 */
        start_addr_dup++;
 8000310:	897b      	ldrh	r3, [r7, #10]
 8000312:	3301      	adds	r3, #1
 8000314:	817b      	strh	r3, [r7, #10]
    for (i = 0; i < data_length; i++)
 8000316:	89fb      	ldrh	r3, [r7, #14]
 8000318:	3301      	adds	r3, #1
 800031a:	81fb      	strh	r3, [r7, #14]
 800031c:	89fa      	ldrh	r2, [r7, #14]
 800031e:	883b      	ldrh	r3, [r7, #0]
 8000320:	429a      	cmp	r2, r3
 8000322:	d3ac      	bcc.n	800027e <AT24C02_write_data+0x1a>
    }

    iic_stop();
 8000324:	f000 fb2e 	bl	8000984 <iic_stop>
}
 8000328:	bf00      	nop
 800032a:	3710      	adds	r7, #16
 800032c:	46bd      	mov	sp, r7
 800032e:	bd80      	pop	{r7, pc}
 8000330:	08006624 	.word	0x08006624
 8000334:	08006630 	.word	0x08006630
 8000338:	08006644 	.word	0x08006644

0800033c <AT24C02_read_test>:
  * @brief  AT24C02读取数据测试
  * @param  None
  * @retval None
  */
static void AT24C02_read_test(void)
{
 800033c:	b580      	push	{r7, lr}
 800033e:	b082      	sub	sp, #8
 8000340:	af00      	add	r7, sp, #0
    uint16_t i;

    AT24C02_read_data(test_buffer, 0, (AT24C02_MEM_SIZE % 10));
 8000342:	2206      	movs	r2, #6
 8000344:	2100      	movs	r1, #0
 8000346:	480e      	ldr	r0, [pc, #56]	; (8000380 <AT24C02_read_test+0x44>)
 8000348:	f7ff ff30 	bl	80001ac <AT24C02_read_data>

    printf("read data is:\n");
 800034c:	480d      	ldr	r0, [pc, #52]	; (8000384 <AT24C02_read_test+0x48>)
 800034e:	f005 f985 	bl	800565c <puts>
    for (i = 0; i < (AT24C02_MEM_SIZE % 10); i++)
 8000352:	2300      	movs	r3, #0
 8000354:	80fb      	strh	r3, [r7, #6]
 8000356:	e009      	b.n	800036c <AT24C02_read_test+0x30>
    {
        printf("%d ", test_buffer[i]);
 8000358:	88fb      	ldrh	r3, [r7, #6]
 800035a:	4a09      	ldr	r2, [pc, #36]	; (8000380 <AT24C02_read_test+0x44>)
 800035c:	5cd3      	ldrb	r3, [r2, r3]
 800035e:	4619      	mov	r1, r3
 8000360:	4809      	ldr	r0, [pc, #36]	; (8000388 <AT24C02_read_test+0x4c>)
 8000362:	f005 f8f5 	bl	8005550 <iprintf>
    for (i = 0; i < (AT24C02_MEM_SIZE % 10); i++)
 8000366:	88fb      	ldrh	r3, [r7, #6]
 8000368:	3301      	adds	r3, #1
 800036a:	80fb      	strh	r3, [r7, #6]
 800036c:	88fb      	ldrh	r3, [r7, #6]
 800036e:	2b05      	cmp	r3, #5
 8000370:	d9f2      	bls.n	8000358 <AT24C02_read_test+0x1c>
    }

    printf("\r\nread test ok\r\n");
 8000372:	4806      	ldr	r0, [pc, #24]	; (800038c <AT24C02_read_test+0x50>)
 8000374:	f005 f972 	bl	800565c <puts>
}
 8000378:	bf00      	nop
 800037a:	3708      	adds	r7, #8
 800037c:	46bd      	mov	sp, r7
 800037e:	bd80      	pop	{r7, pc}
 8000380:	20000324 	.word	0x20000324
 8000384:	08006654 	.word	0x08006654
 8000388:	08006664 	.word	0x08006664
 800038c:	08006668 	.word	0x08006668

08000390 <AT24C02_write_test>:
  * @brief  AT24C02写数据测试
  * @param  None
  * @retval None
  */
static void AT24C02_write_test(void)
{
 8000390:	b580      	push	{r7, lr}
 8000392:	b082      	sub	sp, #8
 8000394:	af00      	add	r7, sp, #0
    uint16_t i;

    for (i = 0; i < (AT24C02_MEM_SIZE % 10); i++)
 8000396:	2300      	movs	r3, #0
 8000398:	80fb      	strh	r3, [r7, #6]
 800039a:	e007      	b.n	80003ac <AT24C02_write_test+0x1c>
    {
        test_buffer[i] = i;
 800039c:	88fb      	ldrh	r3, [r7, #6]
 800039e:	88fa      	ldrh	r2, [r7, #6]
 80003a0:	b2d1      	uxtb	r1, r2
 80003a2:	4a13      	ldr	r2, [pc, #76]	; (80003f0 <AT24C02_write_test+0x60>)
 80003a4:	54d1      	strb	r1, [r2, r3]
    for (i = 0; i < (AT24C02_MEM_SIZE % 10); i++)
 80003a6:	88fb      	ldrh	r3, [r7, #6]
 80003a8:	3301      	adds	r3, #1
 80003aa:	80fb      	strh	r3, [r7, #6]
 80003ac:	88fb      	ldrh	r3, [r7, #6]
 80003ae:	2b05      	cmp	r3, #5
 80003b0:	d9f4      	bls.n	800039c <AT24C02_write_test+0xc>
    }

    AT24C02_write_data(test_buffer, 0, (AT24C02_MEM_SIZE % 10));
 80003b2:	2206      	movs	r2, #6
 80003b4:	2100      	movs	r1, #0
 80003b6:	480e      	ldr	r0, [pc, #56]	; (80003f0 <AT24C02_write_test+0x60>)
 80003b8:	f7ff ff54 	bl	8000264 <AT24C02_write_data>

    printf("write data is:\n");
 80003bc:	480d      	ldr	r0, [pc, #52]	; (80003f4 <AT24C02_write_test+0x64>)
 80003be:	f005 f94d 	bl	800565c <puts>
    for (i = 0; i < (AT24C02_MEM_SIZE % 10); i++)
 80003c2:	2300      	movs	r3, #0
 80003c4:	80fb      	strh	r3, [r7, #6]
 80003c6:	e009      	b.n	80003dc <AT24C02_write_test+0x4c>
    {
        printf("%d ", test_buffer[i]);
 80003c8:	88fb      	ldrh	r3, [r7, #6]
 80003ca:	4a09      	ldr	r2, [pc, #36]	; (80003f0 <AT24C02_write_test+0x60>)
 80003cc:	5cd3      	ldrb	r3, [r2, r3]
 80003ce:	4619      	mov	r1, r3
 80003d0:	4809      	ldr	r0, [pc, #36]	; (80003f8 <AT24C02_write_test+0x68>)
 80003d2:	f005 f8bd 	bl	8005550 <iprintf>
    for (i = 0; i < (AT24C02_MEM_SIZE % 10); i++)
 80003d6:	88fb      	ldrh	r3, [r7, #6]
 80003d8:	3301      	adds	r3, #1
 80003da:	80fb      	strh	r3, [r7, #6]
 80003dc:	88fb      	ldrh	r3, [r7, #6]
 80003de:	2b05      	cmp	r3, #5
 80003e0:	d9f2      	bls.n	80003c8 <AT24C02_write_test+0x38>
    }

    printf("\r\nwrite test ok\r\n");
 80003e2:	4806      	ldr	r0, [pc, #24]	; (80003fc <AT24C02_write_test+0x6c>)
 80003e4:	f005 f93a 	bl	800565c <puts>
}
 80003e8:	bf00      	nop
 80003ea:	3708      	adds	r7, #8
 80003ec:	46bd      	mov	sp, r7
 80003ee:	bd80      	pop	{r7, pc}
 80003f0:	20000324 	.word	0x20000324
 80003f4:	08006678 	.word	0x08006678
 80003f8:	08006664 	.word	0x08006664
 80003fc:	08006688 	.word	0x08006688

08000400 <AT24C02_erase_test>:
  * @brief  AT24C02擦除数据测试
  * @param  None
  * @retval None
  */
static void AT24C02_erase_test(void)
{
 8000400:	b580      	push	{r7, lr}
 8000402:	b082      	sub	sp, #8
 8000404:	af00      	add	r7, sp, #0
    uint16_t i;

    for (i = 0; i < (AT24C02_MEM_SIZE % 10); i++)
 8000406:	2300      	movs	r3, #0
 8000408:	80fb      	strh	r3, [r7, #6]
 800040a:	e006      	b.n	800041a <AT24C02_erase_test+0x1a>
    {
        test_buffer[i] = 0xff;
 800040c:	88fb      	ldrh	r3, [r7, #6]
 800040e:	4a14      	ldr	r2, [pc, #80]	; (8000460 <AT24C02_erase_test+0x60>)
 8000410:	21ff      	movs	r1, #255	; 0xff
 8000412:	54d1      	strb	r1, [r2, r3]
    for (i = 0; i < (AT24C02_MEM_SIZE % 10); i++)
 8000414:	88fb      	ldrh	r3, [r7, #6]
 8000416:	3301      	adds	r3, #1
 8000418:	80fb      	strh	r3, [r7, #6]
 800041a:	88fb      	ldrh	r3, [r7, #6]
 800041c:	2b05      	cmp	r3, #5
 800041e:	d9f5      	bls.n	800040c <AT24C02_erase_test+0xc>
    }

    AT24C02_write_data(test_buffer, 0, (AT24C02_MEM_SIZE % 10));
 8000420:	2206      	movs	r2, #6
 8000422:	2100      	movs	r1, #0
 8000424:	480e      	ldr	r0, [pc, #56]	; (8000460 <AT24C02_erase_test+0x60>)
 8000426:	f7ff ff1d 	bl	8000264 <AT24C02_write_data>

    printf("erase value is: \n");
 800042a:	480e      	ldr	r0, [pc, #56]	; (8000464 <AT24C02_erase_test+0x64>)
 800042c:	f005 f916 	bl	800565c <puts>
    for (i = 0; i < (AT24C02_MEM_SIZE % 10); i++)
 8000430:	2300      	movs	r3, #0
 8000432:	80fb      	strh	r3, [r7, #6]
 8000434:	e009      	b.n	800044a <AT24C02_erase_test+0x4a>
    {
        printf("%d ", test_buffer[i]);
 8000436:	88fb      	ldrh	r3, [r7, #6]
 8000438:	4a09      	ldr	r2, [pc, #36]	; (8000460 <AT24C02_erase_test+0x60>)
 800043a:	5cd3      	ldrb	r3, [r2, r3]
 800043c:	4619      	mov	r1, r3
 800043e:	480a      	ldr	r0, [pc, #40]	; (8000468 <AT24C02_erase_test+0x68>)
 8000440:	f005 f886 	bl	8005550 <iprintf>
    for (i = 0; i < (AT24C02_MEM_SIZE % 10); i++)
 8000444:	88fb      	ldrh	r3, [r7, #6]
 8000446:	3301      	adds	r3, #1
 8000448:	80fb      	strh	r3, [r7, #6]
 800044a:	88fb      	ldrh	r3, [r7, #6]
 800044c:	2b05      	cmp	r3, #5
 800044e:	d9f2      	bls.n	8000436 <AT24C02_erase_test+0x36>
    }

    printf("\r\nerase test ok\r\n");
 8000450:	4806      	ldr	r0, [pc, #24]	; (800046c <AT24C02_erase_test+0x6c>)
 8000452:	f005 f903 	bl	800565c <puts>
}
 8000456:	bf00      	nop
 8000458:	3708      	adds	r7, #8
 800045a:	46bd      	mov	sp, r7
 800045c:	bd80      	pop	{r7, pc}
 800045e:	bf00      	nop
 8000460:	20000324 	.word	0x20000324
 8000464:	0800669c 	.word	0x0800669c
 8000468:	08006664 	.word	0x08006664
 800046c:	080066b0 	.word	0x080066b0

08000470 <AT24C02_error_handle>:
  * @brief  AT24C02应答错误处理程序
  * @param  None
  * @retval None
  */
static void AT24C02_error_handle(void)
{
 8000470:	b580      	push	{r7, lr}
 8000472:	af00      	add	r7, sp, #0
    iic_stop();
 8000474:	f000 fa86 	bl	8000984 <iic_stop>
//    printf("At24C02 read failed\r\n");   /**< 调试用 */
}
 8000478:	bf00      	nop
 800047a:	bd80      	pop	{r7, pc}

0800047c <ReadID>:
uint8_t write_addr   = 0x02;					// 写数据命令
uint8_t read_addr    = 0x03;					// 读数据命令

/* 读ID */
void ReadID(void)
{
 800047c:	b580      	push	{r7, lr}
 800047e:	b082      	sub	sp, #8
 8000480:	af00      	add	r7, sp, #0
	uint8_t temp_ID[5] = {0,0,0,0,0};						// 接收缓存
 8000482:	4a15      	ldr	r2, [pc, #84]	; (80004d8 <ReadID+0x5c>)
 8000484:	463b      	mov	r3, r7
 8000486:	e892 0003 	ldmia.w	r2, {r0, r1}
 800048a:	6018      	str	r0, [r3, #0]
 800048c:	3304      	adds	r3, #4
 800048e:	7019      	strb	r1, [r3, #0]

	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);	// 使能CS
 8000490:	2200      	movs	r2, #0
 8000492:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000496:	4811      	ldr	r0, [pc, #68]	; (80004dc <ReadID+0x60>)
 8000498:	f001 ff75 	bl	8002386 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, &w25x_read_id, 1, 100);		// 读ID发送指令
 800049c:	2364      	movs	r3, #100	; 0x64
 800049e:	2201      	movs	r2, #1
 80004a0:	490f      	ldr	r1, [pc, #60]	; (80004e0 <ReadID+0x64>)
 80004a2:	4810      	ldr	r0, [pc, #64]	; (80004e4 <ReadID+0x68>)
 80004a4:	f002 fc3e 	bl	8002d24 <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi1, temp_ID, 5, 100);				// 读取ID
 80004a8:	4639      	mov	r1, r7
 80004aa:	2364      	movs	r3, #100	; 0x64
 80004ac:	2205      	movs	r2, #5
 80004ae:	480d      	ldr	r0, [pc, #52]	; (80004e4 <ReadID+0x68>)
 80004b0:	f002 fd74 	bl	8002f9c <HAL_SPI_Receive>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);	// 失能CS
 80004b4:	2201      	movs	r2, #1
 80004b6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80004ba:	4808      	ldr	r0, [pc, #32]	; (80004dc <ReadID+0x60>)
 80004bc:	f001 ff63 	bl	8002386 <HAL_GPIO_WritePin>

	/* 测试打印 */
	printf("readID is %x%x\n",temp_ID[3],temp_ID[4]);
 80004c0:	78fb      	ldrb	r3, [r7, #3]
 80004c2:	4619      	mov	r1, r3
 80004c4:	793b      	ldrb	r3, [r7, #4]
 80004c6:	461a      	mov	r2, r3
 80004c8:	4807      	ldr	r0, [pc, #28]	; (80004e8 <ReadID+0x6c>)
 80004ca:	f005 f841 	bl	8005550 <iprintf>
}
 80004ce:	bf00      	nop
 80004d0:	3708      	adds	r7, #8
 80004d2:	46bd      	mov	sp, r7
 80004d4:	bd80      	pop	{r7, pc}
 80004d6:	bf00      	nop
 80004d8:	080066d4 	.word	0x080066d4
 80004dc:	40011000 	.word	0x40011000
 80004e0:	20000000 	.word	0x20000000
 80004e4:	2000052c 	.word	0x2000052c
 80004e8:	080066c4 	.word	0x080066c4

080004ec <CheckBusy>:

/* 检查是否繁忙 */
void CheckBusy(void)
{
 80004ec:	b580      	push	{r7, lr}
 80004ee:	b082      	sub	sp, #8
 80004f0:	af00      	add	r7, sp, #0
	uint8_t status=1;
 80004f2:	2301      	movs	r3, #1
 80004f4:	70fb      	strb	r3, [r7, #3]
	uint32_t timeCount=0;
 80004f6:	2300      	movs	r3, #0
 80004f8:	607b      	str	r3, [r7, #4]
	do
	{
		timeCount++;
 80004fa:	687b      	ldr	r3, [r7, #4]
 80004fc:	3301      	adds	r3, #1
 80004fe:	607b      	str	r3, [r7, #4]
		if(timeCount > 0xEFFFFFFF) //等待超时
 8000500:	687b      	ldr	r3, [r7, #4]
 8000502:	f1b3 4f70 	cmp.w	r3, #4026531840	; 0xf0000000
 8000506:	d21d      	bcs.n	8000544 <CheckBusy+0x58>
		{
			return ;
		}

		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);	// 使能CS
 8000508:	2200      	movs	r2, #0
 800050a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800050e:	480f      	ldr	r0, [pc, #60]	; (800054c <CheckBusy+0x60>)
 8000510:	f001 ff39 	bl	8002386 <HAL_GPIO_WritePin>
		HAL_SPI_Transmit(&hspi1, &check_addr, 1, 100);			// 发送指令
 8000514:	2364      	movs	r3, #100	; 0x64
 8000516:	2201      	movs	r2, #1
 8000518:	490d      	ldr	r1, [pc, #52]	; (8000550 <CheckBusy+0x64>)
 800051a:	480e      	ldr	r0, [pc, #56]	; (8000554 <CheckBusy+0x68>)
 800051c:	f002 fc02 	bl	8002d24 <HAL_SPI_Transmit>
		HAL_SPI_Receive(&hspi1, &status, 1, 100);				// 读取
 8000520:	1cf9      	adds	r1, r7, #3
 8000522:	2364      	movs	r3, #100	; 0x64
 8000524:	2201      	movs	r2, #1
 8000526:	480b      	ldr	r0, [pc, #44]	; (8000554 <CheckBusy+0x68>)
 8000528:	f002 fd38 	bl	8002f9c <HAL_SPI_Receive>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);	// 失能CS
 800052c:	2201      	movs	r2, #1
 800052e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000532:	4806      	ldr	r0, [pc, #24]	; (800054c <CheckBusy+0x60>)
 8000534:	f001 ff27 	bl	8002386 <HAL_GPIO_WritePin>

	}while((status&0x01)==0x01);
 8000538:	78fb      	ldrb	r3, [r7, #3]
 800053a:	f003 0301 	and.w	r3, r3, #1
 800053e:	2b00      	cmp	r3, #0
 8000540:	d1db      	bne.n	80004fa <CheckBusy+0xe>
 8000542:	e000      	b.n	8000546 <CheckBusy+0x5a>
			return ;
 8000544:	bf00      	nop
}
 8000546:	3708      	adds	r7, #8
 8000548:	46bd      	mov	sp, r7
 800054a:	bd80      	pop	{r7, pc}
 800054c:	40011000 	.word	0x40011000
 8000550:	20000001 	.word	0x20000001
 8000554:	2000052c 	.word	0x2000052c

08000558 <WriteData>:


/* 写入数据 */
void WriteData(void)
{
 8000558:	b580      	push	{r7, lr}
 800055a:	b082      	sub	sp, #8
 800055c:	af00      	add	r7, sp, #0
	uint8_t temp_wdata[5] = {0x99,0x88,0x77,0x66,0x55};		// 需要写入的数据
 800055e:	4a34      	ldr	r2, [pc, #208]	; (8000630 <WriteData+0xd8>)
 8000560:	463b      	mov	r3, r7
 8000562:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000566:	6018      	str	r0, [r3, #0]
 8000568:	3304      	adds	r3, #4
 800056a:	7019      	strb	r1, [r3, #0]

	/* 检查是否繁忙 */
	CheckBusy();
 800056c:	f7ff ffbe 	bl	80004ec <CheckBusy>

	/* 写使能 */
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);	// 使能CS
 8000570:	2200      	movs	r2, #0
 8000572:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000576:	482f      	ldr	r0, [pc, #188]	; (8000634 <WriteData+0xdc>)
 8000578:	f001 ff05 	bl	8002386 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, &enable_write, 1, 100);		// 发送指令
 800057c:	2364      	movs	r3, #100	; 0x64
 800057e:	2201      	movs	r2, #1
 8000580:	492d      	ldr	r1, [pc, #180]	; (8000638 <WriteData+0xe0>)
 8000582:	482e      	ldr	r0, [pc, #184]	; (800063c <WriteData+0xe4>)
 8000584:	f002 fbce 	bl	8002d24 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);	// 失能CS
 8000588:	2201      	movs	r2, #1
 800058a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800058e:	4829      	ldr	r0, [pc, #164]	; (8000634 <WriteData+0xdc>)
 8000590:	f001 fef9 	bl	8002386 <HAL_GPIO_WritePin>

	/* 擦除 */
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);	// 使能CS
 8000594:	2200      	movs	r2, #0
 8000596:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800059a:	4826      	ldr	r0, [pc, #152]	; (8000634 <WriteData+0xdc>)
 800059c:	f001 fef3 	bl	8002386 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, &erase_addr, 1, 100);			// 发送指令
 80005a0:	2364      	movs	r3, #100	; 0x64
 80005a2:	2201      	movs	r2, #1
 80005a4:	4926      	ldr	r1, [pc, #152]	; (8000640 <WriteData+0xe8>)
 80005a6:	4825      	ldr	r0, [pc, #148]	; (800063c <WriteData+0xe4>)
 80005a8:	f002 fbbc 	bl	8002d24 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspi1, m_addr, 3, 100);				// 发送地址
 80005ac:	2364      	movs	r3, #100	; 0x64
 80005ae:	2203      	movs	r2, #3
 80005b0:	4924      	ldr	r1, [pc, #144]	; (8000644 <WriteData+0xec>)
 80005b2:	4822      	ldr	r0, [pc, #136]	; (800063c <WriteData+0xe4>)
 80005b4:	f002 fbb6 	bl	8002d24 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);	// 失能CS
 80005b8:	2201      	movs	r2, #1
 80005ba:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80005be:	481d      	ldr	r0, [pc, #116]	; (8000634 <WriteData+0xdc>)
 80005c0:	f001 fee1 	bl	8002386 <HAL_GPIO_WritePin>

	/* 再次检查是否繁忙 */
	CheckBusy();
 80005c4:	f7ff ff92 	bl	80004ec <CheckBusy>

	/* 写使能 */
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);	// 使能CS
 80005c8:	2200      	movs	r2, #0
 80005ca:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80005ce:	4819      	ldr	r0, [pc, #100]	; (8000634 <WriteData+0xdc>)
 80005d0:	f001 fed9 	bl	8002386 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, &enable_write, 1, 100);		// 发送指令
 80005d4:	2364      	movs	r3, #100	; 0x64
 80005d6:	2201      	movs	r2, #1
 80005d8:	4917      	ldr	r1, [pc, #92]	; (8000638 <WriteData+0xe0>)
 80005da:	4818      	ldr	r0, [pc, #96]	; (800063c <WriteData+0xe4>)
 80005dc:	f002 fba2 	bl	8002d24 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);	// 失能CS
 80005e0:	2201      	movs	r2, #1
 80005e2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80005e6:	4813      	ldr	r0, [pc, #76]	; (8000634 <WriteData+0xdc>)
 80005e8:	f001 fecd 	bl	8002386 <HAL_GPIO_WritePin>

	/* 写数据 */
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);	// 使能CS
 80005ec:	2200      	movs	r2, #0
 80005ee:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80005f2:	4810      	ldr	r0, [pc, #64]	; (8000634 <WriteData+0xdc>)
 80005f4:	f001 fec7 	bl	8002386 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, &write_addr, 1, 100);			// 发送指令
 80005f8:	2364      	movs	r3, #100	; 0x64
 80005fa:	2201      	movs	r2, #1
 80005fc:	4912      	ldr	r1, [pc, #72]	; (8000648 <WriteData+0xf0>)
 80005fe:	480f      	ldr	r0, [pc, #60]	; (800063c <WriteData+0xe4>)
 8000600:	f002 fb90 	bl	8002d24 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspi1, m_addr, 3, 100);				// 地址
 8000604:	2364      	movs	r3, #100	; 0x64
 8000606:	2203      	movs	r2, #3
 8000608:	490e      	ldr	r1, [pc, #56]	; (8000644 <WriteData+0xec>)
 800060a:	480c      	ldr	r0, [pc, #48]	; (800063c <WriteData+0xe4>)
 800060c:	f002 fb8a 	bl	8002d24 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspi1, temp_wdata, 5, 100);			// 写入数据
 8000610:	4639      	mov	r1, r7
 8000612:	2364      	movs	r3, #100	; 0x64
 8000614:	2205      	movs	r2, #5
 8000616:	4809      	ldr	r0, [pc, #36]	; (800063c <WriteData+0xe4>)
 8000618:	f002 fb84 	bl	8002d24 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);	// 失能CS
 800061c:	2201      	movs	r2, #1
 800061e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000622:	4804      	ldr	r0, [pc, #16]	; (8000634 <WriteData+0xdc>)
 8000624:	f001 feaf 	bl	8002386 <HAL_GPIO_WritePin>
}
 8000628:	bf00      	nop
 800062a:	3708      	adds	r7, #8
 800062c:	46bd      	mov	sp, r7
 800062e:	bd80      	pop	{r7, pc}
 8000630:	080066dc 	.word	0x080066dc
 8000634:	40011000 	.word	0x40011000
 8000638:	20000002 	.word	0x20000002
 800063c:	2000052c 	.word	0x2000052c
 8000640:	20000003 	.word	0x20000003
 8000644:	20000424 	.word	0x20000424
 8000648:	20000004 	.word	0x20000004

0800064c <ReadData>:

/* 读取数据 */
void ReadData(void)
{
 800064c:	b590      	push	{r4, r7, lr}
 800064e:	b085      	sub	sp, #20
 8000650:	af02      	add	r7, sp, #8
	uint8_t temp_rdata[5] = {0,0,0,0,0};					// 读出数据保存的buff
 8000652:	4a1d      	ldr	r2, [pc, #116]	; (80006c8 <ReadData+0x7c>)
 8000654:	463b      	mov	r3, r7
 8000656:	e892 0003 	ldmia.w	r2, {r0, r1}
 800065a:	6018      	str	r0, [r3, #0]
 800065c:	3304      	adds	r3, #4
 800065e:	7019      	strb	r1, [r3, #0]


	/* 检查是否繁忙 */
	CheckBusy();
 8000660:	f7ff ff44 	bl	80004ec <CheckBusy>

	/* 开始读数据 */
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);	// 使能CS
 8000664:	2200      	movs	r2, #0
 8000666:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800066a:	4818      	ldr	r0, [pc, #96]	; (80006cc <ReadData+0x80>)
 800066c:	f001 fe8b 	bl	8002386 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, &read_addr, 1, 100);			// 读发送指令
 8000670:	2364      	movs	r3, #100	; 0x64
 8000672:	2201      	movs	r2, #1
 8000674:	4916      	ldr	r1, [pc, #88]	; (80006d0 <ReadData+0x84>)
 8000676:	4817      	ldr	r0, [pc, #92]	; (80006d4 <ReadData+0x88>)
 8000678:	f002 fb54 	bl	8002d24 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspi1, m_addr, 3, 100);				// 地址
 800067c:	2364      	movs	r3, #100	; 0x64
 800067e:	2203      	movs	r2, #3
 8000680:	4915      	ldr	r1, [pc, #84]	; (80006d8 <ReadData+0x8c>)
 8000682:	4814      	ldr	r0, [pc, #80]	; (80006d4 <ReadData+0x88>)
 8000684:	f002 fb4e 	bl	8002d24 <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi1, temp_rdata, 5, 100);			// 拿到数据
 8000688:	4639      	mov	r1, r7
 800068a:	2364      	movs	r3, #100	; 0x64
 800068c:	2205      	movs	r2, #5
 800068e:	4811      	ldr	r0, [pc, #68]	; (80006d4 <ReadData+0x88>)
 8000690:	f002 fc84 	bl	8002f9c <HAL_SPI_Receive>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);	// 失能CS
 8000694:	2201      	movs	r2, #1
 8000696:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800069a:	480c      	ldr	r0, [pc, #48]	; (80006cc <ReadData+0x80>)
 800069c:	f001 fe73 	bl	8002386 <HAL_GPIO_WritePin>

	/* 测试打印 */
	printf("Read flash data is:%x %x %x %x %x\n",temp_rdata[0],temp_rdata[1],temp_rdata[2],temp_rdata[3],temp_rdata[4]);
 80006a0:	783b      	ldrb	r3, [r7, #0]
 80006a2:	4619      	mov	r1, r3
 80006a4:	787b      	ldrb	r3, [r7, #1]
 80006a6:	4618      	mov	r0, r3
 80006a8:	78bb      	ldrb	r3, [r7, #2]
 80006aa:	461c      	mov	r4, r3
 80006ac:	78fb      	ldrb	r3, [r7, #3]
 80006ae:	793a      	ldrb	r2, [r7, #4]
 80006b0:	9201      	str	r2, [sp, #4]
 80006b2:	9300      	str	r3, [sp, #0]
 80006b4:	4623      	mov	r3, r4
 80006b6:	4602      	mov	r2, r0
 80006b8:	4808      	ldr	r0, [pc, #32]	; (80006dc <ReadData+0x90>)
 80006ba:	f004 ff49 	bl	8005550 <iprintf>
}
 80006be:	bf00      	nop
 80006c0:	370c      	adds	r7, #12
 80006c2:	46bd      	mov	sp, r7
 80006c4:	bd90      	pop	{r4, r7, pc}
 80006c6:	bf00      	nop
 80006c8:	080066d4 	.word	0x080066d4
 80006cc:	40011000 	.word	0x40011000
 80006d0:	20000005 	.word	0x20000005
 80006d4:	2000052c 	.word	0x2000052c
 80006d8:	20000424 	.word	0x20000424
 80006dc:	080066e4 	.word	0x080066e4

080006e0 <Sound>:
	  }
	HAL_TIM_PWM_Stop(&htim3,TIM_CHANNEL_2);
}

void Sound(int cycle)
{
 80006e0:	b480      	push	{r7}
 80006e2:	b083      	sub	sp, #12
 80006e4:	af00      	add	r7, sp, #0
 80006e6:	6078      	str	r0, [r7, #4]
	  TIM3->ARR = (uint16_t)((cycle-1)/1);    //与上方相�??
 80006e8:	687b      	ldr	r3, [r7, #4]
 80006ea:	3b01      	subs	r3, #1
 80006ec:	b29a      	uxth	r2, r3
 80006ee:	4b07      	ldr	r3, [pc, #28]	; (800070c <Sound+0x2c>)
 80006f0:	62da      	str	r2, [r3, #44]	; 0x2c
	  TIM3->CCR2 =  (uint16_t)((cycle-1)/2);
 80006f2:	687b      	ldr	r3, [r7, #4]
 80006f4:	3b01      	subs	r3, #1
 80006f6:	0fda      	lsrs	r2, r3, #31
 80006f8:	4413      	add	r3, r2
 80006fa:	105b      	asrs	r3, r3, #1
 80006fc:	b29a      	uxth	r2, r3
 80006fe:	4b03      	ldr	r3, [pc, #12]	; (800070c <Sound+0x2c>)
 8000700:	639a      	str	r2, [r3, #56]	; 0x38
}
 8000702:	bf00      	nop
 8000704:	370c      	adds	r7, #12
 8000706:	46bd      	mov	sp, r7
 8000708:	bc80      	pop	{r7}
 800070a:	4770      	bx	lr
 800070c:	40000400 	.word	0x40000400

08000710 <play_music>:

void play_music(int Song_Num)
{
 8000710:	b580      	push	{r7, lr}
 8000712:	b084      	sub	sp, #16
 8000714:	af00      	add	r7, sp, #0
 8000716:	6078      	str	r0, [r7, #4]
   int i=0;
 8000718:	2300      	movs	r3, #0
 800071a:	60fb      	str	r3, [r7, #12]
   HAL_TIM_PWM_Start(&htim3,TIM_CHANNEL_2);
 800071c:	2104      	movs	r1, #4
 800071e:	4831      	ldr	r0, [pc, #196]	; (80007e4 <play_music+0xd4>)
 8000720:	f003 f8e2 	bl	80038e8 <HAL_TIM_PWM_Start>
		switch (Song_Num)
 8000724:	687b      	ldr	r3, [r7, #4]
 8000726:	2b00      	cmp	r3, #0
 8000728:	d003      	beq.n	8000732 <play_music+0x22>
 800072a:	687b      	ldr	r3, [r7, #4]
 800072c:	2b01      	cmp	r3, #1
 800072e:	d028      	beq.n	8000782 <play_music+0x72>
 8000730:	e04f      	b.n	80007d2 <play_music+0xc2>
			{
			case 0:
				{
					length =sizeof(music_0)/sizeof(music_0[0]);
 8000732:	4b2d      	ldr	r3, [pc, #180]	; (80007e8 <play_music+0xd8>)
 8000734:	2224      	movs	r2, #36	; 0x24
 8000736:	601a      	str	r2, [r3, #0]
					for(i=0; i<(length/2); i++)//取数组数据
 8000738:	2300      	movs	r3, #0
 800073a:	60fb      	str	r3, [r7, #12]
 800073c:	e017      	b.n	800076e <play_music+0x5e>
					{
						Sound(music_0[2*i]);//PWM波周期
 800073e:	68fb      	ldr	r3, [r7, #12]
 8000740:	005b      	lsls	r3, r3, #1
 8000742:	4a2a      	ldr	r2, [pc, #168]	; (80007ec <play_music+0xdc>)
 8000744:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000748:	4618      	mov	r0, r3
 800074a:	f7ff ffc9 	bl	80006e0 <Sound>
						HAL_Delay(10*music_0[2*i+1]);//音长的时间都乘以5即一拍为500微秒，此值"5"可调整，只是播放的整个快慢而已，有点类似于视频快进和后退
 800074e:	68fb      	ldr	r3, [r7, #12]
 8000750:	005b      	lsls	r3, r3, #1
 8000752:	3301      	adds	r3, #1
 8000754:	4a25      	ldr	r2, [pc, #148]	; (80007ec <play_music+0xdc>)
 8000756:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800075a:	4613      	mov	r3, r2
 800075c:	009b      	lsls	r3, r3, #2
 800075e:	4413      	add	r3, r2
 8000760:	005b      	lsls	r3, r3, #1
 8000762:	4618      	mov	r0, r3
 8000764:	f001 f8a4 	bl	80018b0 <HAL_Delay>
					for(i=0; i<(length/2); i++)//取数组数据
 8000768:	68fb      	ldr	r3, [r7, #12]
 800076a:	3301      	adds	r3, #1
 800076c:	60fb      	str	r3, [r7, #12]
 800076e:	4b1e      	ldr	r3, [pc, #120]	; (80007e8 <play_music+0xd8>)
 8000770:	681b      	ldr	r3, [r3, #0]
 8000772:	0fda      	lsrs	r2, r3, #31
 8000774:	4413      	add	r3, r2
 8000776:	105b      	asrs	r3, r3, #1
 8000778:	461a      	mov	r2, r3
 800077a:	68fb      	ldr	r3, [r7, #12]
 800077c:	4293      	cmp	r3, r2
 800077e:	dbde      	blt.n	800073e <play_music+0x2e>

//						HAL_TIM_PWM_Stop(&htim3,TIM_CHANNEL_2);
//						HAL_Delay(1);
//						HAL_TIM_PWM_Start(&htim3,TIM_CHANNEL_2);
					}
				}break;
 8000780:	e027      	b.n	80007d2 <play_music+0xc2>
			case 1:
				{
					length = sizeof(music_1)/sizeof(music_1[0]);
 8000782:	4b19      	ldr	r3, [pc, #100]	; (80007e8 <play_music+0xd8>)
 8000784:	223e      	movs	r2, #62	; 0x3e
 8000786:	601a      	str	r2, [r3, #0]
					for(i=0; i<(length/2); i++)//取数组数据
 8000788:	2300      	movs	r3, #0
 800078a:	60fb      	str	r3, [r7, #12]
 800078c:	e017      	b.n	80007be <play_music+0xae>
					{
						Sound(music_1[2*i]);//PWM波周期
 800078e:	68fb      	ldr	r3, [r7, #12]
 8000790:	005b      	lsls	r3, r3, #1
 8000792:	4a17      	ldr	r2, [pc, #92]	; (80007f0 <play_music+0xe0>)
 8000794:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000798:	4618      	mov	r0, r3
 800079a:	f7ff ffa1 	bl	80006e0 <Sound>
						HAL_Delay(10*music_1[2*i+1]);//音长的时间都乘以5即一拍为500微秒，此值"5"可调整，只是播放的整个快慢而已，有点类似于视频快进和后退
 800079e:	68fb      	ldr	r3, [r7, #12]
 80007a0:	005b      	lsls	r3, r3, #1
 80007a2:	3301      	adds	r3, #1
 80007a4:	4a12      	ldr	r2, [pc, #72]	; (80007f0 <play_music+0xe0>)
 80007a6:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80007aa:	4613      	mov	r3, r2
 80007ac:	009b      	lsls	r3, r3, #2
 80007ae:	4413      	add	r3, r2
 80007b0:	005b      	lsls	r3, r3, #1
 80007b2:	4618      	mov	r0, r3
 80007b4:	f001 f87c 	bl	80018b0 <HAL_Delay>
					for(i=0; i<(length/2); i++)//取数组数据
 80007b8:	68fb      	ldr	r3, [r7, #12]
 80007ba:	3301      	adds	r3, #1
 80007bc:	60fb      	str	r3, [r7, #12]
 80007be:	4b0a      	ldr	r3, [pc, #40]	; (80007e8 <play_music+0xd8>)
 80007c0:	681b      	ldr	r3, [r3, #0]
 80007c2:	0fda      	lsrs	r2, r3, #31
 80007c4:	4413      	add	r3, r2
 80007c6:	105b      	asrs	r3, r3, #1
 80007c8:	461a      	mov	r2, r3
 80007ca:	68fb      	ldr	r3, [r7, #12]
 80007cc:	4293      	cmp	r3, r2
 80007ce:	dbde      	blt.n	800078e <play_music+0x7e>

//						HAL_TIM_PWM_Stop(&htim3,TIM_CHANNEL_2);
//						HAL_Delay(1);
//						HAL_TIM_PWM_Start(&htim3,TIM_CHANNEL_2);
					}
				}break;
 80007d0:	bf00      	nop
			default :
				;
			}
   HAL_TIM_PWM_Stop(&htim3,TIM_CHANNEL_2);
 80007d2:	2104      	movs	r1, #4
 80007d4:	4803      	ldr	r0, [pc, #12]	; (80007e4 <play_music+0xd4>)
 80007d6:	f003 f929 	bl	8003a2c <HAL_TIM_PWM_Stop>
}
 80007da:	bf00      	nop
 80007dc:	3710      	adds	r7, #16
 80007de:	46bd      	mov	sp, r7
 80007e0:	bd80      	pop	{r7, pc}
 80007e2:	bf00      	nop
 80007e4:	200005d0 	.word	0x200005d0
 80007e8:	20000428 	.word	0x20000428
 80007ec:	20000008 	.word	0x20000008
 80007f0:	20000098 	.word	0x20000098

080007f4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80007f4:	b580      	push	{r7, lr}
 80007f6:	b082      	sub	sp, #8
 80007f8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80007fa:	4b10      	ldr	r3, [pc, #64]	; (800083c <MX_DMA_Init+0x48>)
 80007fc:	695b      	ldr	r3, [r3, #20]
 80007fe:	4a0f      	ldr	r2, [pc, #60]	; (800083c <MX_DMA_Init+0x48>)
 8000800:	f043 0301 	orr.w	r3, r3, #1
 8000804:	6153      	str	r3, [r2, #20]
 8000806:	4b0d      	ldr	r3, [pc, #52]	; (800083c <MX_DMA_Init+0x48>)
 8000808:	695b      	ldr	r3, [r3, #20]
 800080a:	f003 0301 	and.w	r3, r3, #1
 800080e:	607b      	str	r3, [r7, #4]
 8000810:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 1, 0);
 8000812:	2200      	movs	r2, #0
 8000814:	2101      	movs	r1, #1
 8000816:	200e      	movs	r0, #14
 8000818:	f001 f945 	bl	8001aa6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 800081c:	200e      	movs	r0, #14
 800081e:	f001 f95e 	bl	8001ade <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 1, 0);
 8000822:	2200      	movs	r2, #0
 8000824:	2101      	movs	r1, #1
 8000826:	200f      	movs	r0, #15
 8000828:	f001 f93d 	bl	8001aa6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 800082c:	200f      	movs	r0, #15
 800082e:	f001 f956 	bl	8001ade <HAL_NVIC_EnableIRQ>

}
 8000832:	bf00      	nop
 8000834:	3708      	adds	r7, #8
 8000836:	46bd      	mov	sp, r7
 8000838:	bd80      	pop	{r7, pc}
 800083a:	bf00      	nop
 800083c:	40021000 	.word	0x40021000

08000840 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000840:	b580      	push	{r7, lr}
 8000842:	b088      	sub	sp, #32
 8000844:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000846:	f107 0310 	add.w	r3, r7, #16
 800084a:	2200      	movs	r2, #0
 800084c:	601a      	str	r2, [r3, #0]
 800084e:	605a      	str	r2, [r3, #4]
 8000850:	609a      	str	r2, [r3, #8]
 8000852:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000854:	4b37      	ldr	r3, [pc, #220]	; (8000934 <MX_GPIO_Init+0xf4>)
 8000856:	699b      	ldr	r3, [r3, #24]
 8000858:	4a36      	ldr	r2, [pc, #216]	; (8000934 <MX_GPIO_Init+0xf4>)
 800085a:	f043 0310 	orr.w	r3, r3, #16
 800085e:	6193      	str	r3, [r2, #24]
 8000860:	4b34      	ldr	r3, [pc, #208]	; (8000934 <MX_GPIO_Init+0xf4>)
 8000862:	699b      	ldr	r3, [r3, #24]
 8000864:	f003 0310 	and.w	r3, r3, #16
 8000868:	60fb      	str	r3, [r7, #12]
 800086a:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800086c:	4b31      	ldr	r3, [pc, #196]	; (8000934 <MX_GPIO_Init+0xf4>)
 800086e:	699b      	ldr	r3, [r3, #24]
 8000870:	4a30      	ldr	r2, [pc, #192]	; (8000934 <MX_GPIO_Init+0xf4>)
 8000872:	f043 0320 	orr.w	r3, r3, #32
 8000876:	6193      	str	r3, [r2, #24]
 8000878:	4b2e      	ldr	r3, [pc, #184]	; (8000934 <MX_GPIO_Init+0xf4>)
 800087a:	699b      	ldr	r3, [r3, #24]
 800087c:	f003 0320 	and.w	r3, r3, #32
 8000880:	60bb      	str	r3, [r7, #8]
 8000882:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000884:	4b2b      	ldr	r3, [pc, #172]	; (8000934 <MX_GPIO_Init+0xf4>)
 8000886:	699b      	ldr	r3, [r3, #24]
 8000888:	4a2a      	ldr	r2, [pc, #168]	; (8000934 <MX_GPIO_Init+0xf4>)
 800088a:	f043 0304 	orr.w	r3, r3, #4
 800088e:	6193      	str	r3, [r2, #24]
 8000890:	4b28      	ldr	r3, [pc, #160]	; (8000934 <MX_GPIO_Init+0xf4>)
 8000892:	699b      	ldr	r3, [r3, #24]
 8000894:	f003 0304 	and.w	r3, r3, #4
 8000898:	607b      	str	r3, [r7, #4]
 800089a:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800089c:	4b25      	ldr	r3, [pc, #148]	; (8000934 <MX_GPIO_Init+0xf4>)
 800089e:	699b      	ldr	r3, [r3, #24]
 80008a0:	4a24      	ldr	r2, [pc, #144]	; (8000934 <MX_GPIO_Init+0xf4>)
 80008a2:	f043 0308 	orr.w	r3, r3, #8
 80008a6:	6193      	str	r3, [r2, #24]
 80008a8:	4b22      	ldr	r3, [pc, #136]	; (8000934 <MX_GPIO_Init+0xf4>)
 80008aa:	699b      	ldr	r3, [r3, #24]
 80008ac:	f003 0308 	and.w	r3, r3, #8
 80008b0:	603b      	str	r3, [r7, #0]
 80008b2:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 80008b4:	2200      	movs	r2, #0
 80008b6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80008ba:	481f      	ldr	r0, [pc, #124]	; (8000938 <MX_GPIO_Init+0xf8>)
 80008bc:	f001 fd63 	bl	8002386 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 80008c0:	2200      	movs	r2, #0
 80008c2:	2102      	movs	r1, #2
 80008c4:	481d      	ldr	r0, [pc, #116]	; (800093c <MX_GPIO_Init+0xfc>)
 80008c6:	f001 fd5e 	bl	8002386 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4|GPIO_PIN_6, GPIO_PIN_RESET);
 80008ca:	2200      	movs	r2, #0
 80008cc:	2150      	movs	r1, #80	; 0x50
 80008ce:	481c      	ldr	r0, [pc, #112]	; (8000940 <MX_GPIO_Init+0x100>)
 80008d0:	f001 fd59 	bl	8002386 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 80008d4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80008d8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008da:	2301      	movs	r3, #1
 80008dc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008de:	2300      	movs	r3, #0
 80008e0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008e2:	2302      	movs	r3, #2
 80008e4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80008e6:	f107 0310 	add.w	r3, r7, #16
 80008ea:	4619      	mov	r1, r3
 80008ec:	4812      	ldr	r0, [pc, #72]	; (8000938 <MX_GPIO_Init+0xf8>)
 80008ee:	f001 fbaf 	bl	8002050 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED_Pin;
 80008f2:	2302      	movs	r3, #2
 80008f4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008f6:	2301      	movs	r3, #1
 80008f8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008fa:	2300      	movs	r3, #0
 80008fc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008fe:	2302      	movs	r3, #2
 8000900:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8000902:	f107 0310 	add.w	r3, r7, #16
 8000906:	4619      	mov	r1, r3
 8000908:	480c      	ldr	r0, [pc, #48]	; (800093c <MX_GPIO_Init+0xfc>)
 800090a:	f001 fba1 	bl	8002050 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB4 PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_6;
 800090e:	2350      	movs	r3, #80	; 0x50
 8000910:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8000912:	2311      	movs	r3, #17
 8000914:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000916:	2300      	movs	r3, #0
 8000918:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800091a:	2303      	movs	r3, #3
 800091c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800091e:	f107 0310 	add.w	r3, r7, #16
 8000922:	4619      	mov	r1, r3
 8000924:	4806      	ldr	r0, [pc, #24]	; (8000940 <MX_GPIO_Init+0x100>)
 8000926:	f001 fb93 	bl	8002050 <HAL_GPIO_Init>

}
 800092a:	bf00      	nop
 800092c:	3720      	adds	r7, #32
 800092e:	46bd      	mov	sp, r7
 8000930:	bd80      	pop	{r7, pc}
 8000932:	bf00      	nop
 8000934:	40021000 	.word	0x40021000
 8000938:	40011000 	.word	0x40011000
 800093c:	40010800 	.word	0x40010800
 8000940:	40010c00 	.word	0x40010c00

08000944 <iic_start>:
  * @retval None
  * @note   当SCL处于高电平状态时，SDA出现一个下降沿
            即产生IIC启动信号
  */
void iic_start(void)
{
 8000944:	b580      	push	{r7, lr}
 8000946:	af00      	add	r7, sp, #0
    IIC1_SCL(GPIO_PIN_SET);
 8000948:	2201      	movs	r2, #1
 800094a:	2110      	movs	r1, #16
 800094c:	480c      	ldr	r0, [pc, #48]	; (8000980 <iic_start+0x3c>)
 800094e:	f001 fd1a 	bl	8002386 <HAL_GPIO_WritePin>
    /** SDA产生一个下降沿 */
    IIC1_SDA(GPIO_PIN_SET);
 8000952:	2201      	movs	r2, #1
 8000954:	2140      	movs	r1, #64	; 0x40
 8000956:	480a      	ldr	r0, [pc, #40]	; (8000980 <iic_start+0x3c>)
 8000958:	f001 fd15 	bl	8002386 <HAL_GPIO_WritePin>
    iic_delay();
 800095c:	f000 f946 	bl	8000bec <iic_delay>

    IIC1_SDA(GPIO_PIN_RESET);
 8000960:	2200      	movs	r2, #0
 8000962:	2140      	movs	r1, #64	; 0x40
 8000964:	4806      	ldr	r0, [pc, #24]	; (8000980 <iic_start+0x3c>)
 8000966:	f001 fd0e 	bl	8002386 <HAL_GPIO_WritePin>
    iic_delay();
 800096a:	f000 f93f 	bl	8000bec <iic_delay>
    IIC1_SCL(GPIO_PIN_RESET);   /**< 拉低准备发送数据 */
 800096e:	2200      	movs	r2, #0
 8000970:	2110      	movs	r1, #16
 8000972:	4803      	ldr	r0, [pc, #12]	; (8000980 <iic_start+0x3c>)
 8000974:	f001 fd07 	bl	8002386 <HAL_GPIO_WritePin>
    iic_delay();
 8000978:	f000 f938 	bl	8000bec <iic_delay>
}
 800097c:	bf00      	nop
 800097e:	bd80      	pop	{r7, pc}
 8000980:	40010c00 	.word	0x40010c00

08000984 <iic_stop>:
  * @retval None
  * @note   当SCL处于高电平状态时，SDA出现一个上升沿
            即产生IIC停止信号
  */
void iic_stop(void)
{
 8000984:	b580      	push	{r7, lr}
 8000986:	af00      	add	r7, sp, #0
    IIC1_SCL(GPIO_PIN_RESET);
 8000988:	2200      	movs	r2, #0
 800098a:	2110      	movs	r1, #16
 800098c:	480d      	ldr	r0, [pc, #52]	; (80009c4 <iic_stop+0x40>)
 800098e:	f001 fcfa 	bl	8002386 <HAL_GPIO_WritePin>
    iic_delay();
 8000992:	f000 f92b 	bl	8000bec <iic_delay>
    /** SDA产生一个上升沿 */
    IIC1_SDA(GPIO_PIN_RESET);
 8000996:	2200      	movs	r2, #0
 8000998:	2140      	movs	r1, #64	; 0x40
 800099a:	480a      	ldr	r0, [pc, #40]	; (80009c4 <iic_stop+0x40>)
 800099c:	f001 fcf3 	bl	8002386 <HAL_GPIO_WritePin>
    iic_delay();
 80009a0:	f000 f924 	bl	8000bec <iic_delay>

    IIC1_SCL(GPIO_PIN_SET);
 80009a4:	2201      	movs	r2, #1
 80009a6:	2110      	movs	r1, #16
 80009a8:	4806      	ldr	r0, [pc, #24]	; (80009c4 <iic_stop+0x40>)
 80009aa:	f001 fcec 	bl	8002386 <HAL_GPIO_WritePin>
    iic_delay();
 80009ae:	f000 f91d 	bl	8000bec <iic_delay>
    IIC1_SDA(GPIO_PIN_SET);
 80009b2:	2201      	movs	r2, #1
 80009b4:	2140      	movs	r1, #64	; 0x40
 80009b6:	4803      	ldr	r0, [pc, #12]	; (80009c4 <iic_stop+0x40>)
 80009b8:	f001 fce5 	bl	8002386 <HAL_GPIO_WritePin>
    iic_delay();
 80009bc:	f000 f916 	bl	8000bec <iic_delay>
}
 80009c0:	bf00      	nop
 80009c2:	bd80      	pop	{r7, pc}
 80009c4:	40010c00 	.word	0x40010c00

080009c8 <iic_sendbyte>:
  * @param  None
  * @retval None
  * @note
  */
void iic_sendbyte(uint8_t byte)
{
 80009c8:	b580      	push	{r7, lr}
 80009ca:	b084      	sub	sp, #16
 80009cc:	af00      	add	r7, sp, #0
 80009ce:	4603      	mov	r3, r0
 80009d0:	71fb      	strb	r3, [r7, #7]
    uint8_t i;

    /** 发送一个字节的高7位 */
    for (i = 0; i < 8; i++)
 80009d2:	2300      	movs	r3, #0
 80009d4:	73fb      	strb	r3, [r7, #15]
 80009d6:	e02c      	b.n	8000a32 <iic_sendbyte+0x6a>
    {
        if (byte & 0x80)
 80009d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80009dc:	2b00      	cmp	r3, #0
 80009de:	da05      	bge.n	80009ec <iic_sendbyte+0x24>
        {
            IIC1_SDA(GPIO_PIN_SET);
 80009e0:	2201      	movs	r2, #1
 80009e2:	2140      	movs	r1, #64	; 0x40
 80009e4:	4817      	ldr	r0, [pc, #92]	; (8000a44 <iic_sendbyte+0x7c>)
 80009e6:	f001 fcce 	bl	8002386 <HAL_GPIO_WritePin>
 80009ea:	e004      	b.n	80009f6 <iic_sendbyte+0x2e>
        }
        else
        {
            IIC1_SDA(GPIO_PIN_RESET);
 80009ec:	2200      	movs	r2, #0
 80009ee:	2140      	movs	r1, #64	; 0x40
 80009f0:	4814      	ldr	r0, [pc, #80]	; (8000a44 <iic_sendbyte+0x7c>)
 80009f2:	f001 fcc8 	bl	8002386 <HAL_GPIO_WritePin>
        }

        iic_delay();
 80009f6:	f000 f8f9 	bl	8000bec <iic_delay>
        IIC1_SCL(GPIO_PIN_SET);
 80009fa:	2201      	movs	r2, #1
 80009fc:	2110      	movs	r1, #16
 80009fe:	4811      	ldr	r0, [pc, #68]	; (8000a44 <iic_sendbyte+0x7c>)
 8000a00:	f001 fcc1 	bl	8002386 <HAL_GPIO_WritePin>
        iic_delay();
 8000a04:	f000 f8f2 	bl	8000bec <iic_delay>
        IIC1_SCL(GPIO_PIN_RESET);
 8000a08:	2200      	movs	r2, #0
 8000a0a:	2110      	movs	r1, #16
 8000a0c:	480d      	ldr	r0, [pc, #52]	; (8000a44 <iic_sendbyte+0x7c>)
 8000a0e:	f001 fcba 	bl	8002386 <HAL_GPIO_WritePin>

        if (i == 7)
 8000a12:	7bfb      	ldrb	r3, [r7, #15]
 8000a14:	2b07      	cmp	r3, #7
 8000a16:	d104      	bne.n	8000a22 <iic_sendbyte+0x5a>
        {
            IIC1_SDA(GPIO_PIN_SET);
 8000a18:	2201      	movs	r2, #1
 8000a1a:	2140      	movs	r1, #64	; 0x40
 8000a1c:	4809      	ldr	r0, [pc, #36]	; (8000a44 <iic_sendbyte+0x7c>)
 8000a1e:	f001 fcb2 	bl	8002386 <HAL_GPIO_WritePin>
        }

        byte <<= 1;
 8000a22:	79fb      	ldrb	r3, [r7, #7]
 8000a24:	005b      	lsls	r3, r3, #1
 8000a26:	71fb      	strb	r3, [r7, #7]
        iic_delay();
 8000a28:	f000 f8e0 	bl	8000bec <iic_delay>
    for (i = 0; i < 8; i++)
 8000a2c:	7bfb      	ldrb	r3, [r7, #15]
 8000a2e:	3301      	adds	r3, #1
 8000a30:	73fb      	strb	r3, [r7, #15]
 8000a32:	7bfb      	ldrb	r3, [r7, #15]
 8000a34:	2b07      	cmp	r3, #7
 8000a36:	d9cf      	bls.n	80009d8 <iic_sendbyte+0x10>
    }
}
 8000a38:	bf00      	nop
 8000a3a:	bf00      	nop
 8000a3c:	3710      	adds	r7, #16
 8000a3e:	46bd      	mov	sp, r7
 8000a40:	bd80      	pop	{r7, pc}
 8000a42:	bf00      	nop
 8000a44:	40010c00 	.word	0x40010c00

08000a48 <iic_readbyte>:
  * @param  None
  * @retval None
  * @note
  */
uint8_t iic_readbyte(void)
{
 8000a48:	b580      	push	{r7, lr}
 8000a4a:	b082      	sub	sp, #8
 8000a4c:	af00      	add	r7, sp, #0
    uint8_t i;
    uint8_t recv_value = 0;
 8000a4e:	2300      	movs	r3, #0
 8000a50:	71bb      	strb	r3, [r7, #6]

    IIC1_SDA(GPIO_PIN_SET);
 8000a52:	2201      	movs	r2, #1
 8000a54:	2140      	movs	r1, #64	; 0x40
 8000a56:	481a      	ldr	r0, [pc, #104]	; (8000ac0 <iic_readbyte+0x78>)
 8000a58:	f001 fc95 	bl	8002386 <HAL_GPIO_WritePin>
    iic_delay();
 8000a5c:	f000 f8c6 	bl	8000bec <iic_delay>

    for (i = 0; i < 8; i++)
 8000a60:	2300      	movs	r3, #0
 8000a62:	71fb      	strb	r3, [r7, #7]
 8000a64:	e023      	b.n	8000aae <iic_readbyte+0x66>
    {
        IIC1_SCL(GPIO_PIN_SET);
 8000a66:	2201      	movs	r2, #1
 8000a68:	2110      	movs	r1, #16
 8000a6a:	4815      	ldr	r0, [pc, #84]	; (8000ac0 <iic_readbyte+0x78>)
 8000a6c:	f001 fc8b 	bl	8002386 <HAL_GPIO_WritePin>
        iic_delay();
 8000a70:	f000 f8bc 	bl	8000bec <iic_delay>
        recv_value <<= 1;
 8000a74:	79bb      	ldrb	r3, [r7, #6]
 8000a76:	005b      	lsls	r3, r3, #1
 8000a78:	71bb      	strb	r3, [r7, #6]
        if (IIC1_SDA_IS_HIGH())
 8000a7a:	2140      	movs	r1, #64	; 0x40
 8000a7c:	4810      	ldr	r0, [pc, #64]	; (8000ac0 <iic_readbyte+0x78>)
 8000a7e:	f001 fc6b 	bl	8002358 <HAL_GPIO_ReadPin>
 8000a82:	4603      	mov	r3, r0
 8000a84:	2b00      	cmp	r3, #0
 8000a86:	d004      	beq.n	8000a92 <iic_readbyte+0x4a>
        {
            recv_value |= 0x01;
 8000a88:	79bb      	ldrb	r3, [r7, #6]
 8000a8a:	f043 0301 	orr.w	r3, r3, #1
 8000a8e:	71bb      	strb	r3, [r7, #6]
 8000a90:	e003      	b.n	8000a9a <iic_readbyte+0x52>
        }
        else
        {
            recv_value &= ~0x01;
 8000a92:	79bb      	ldrb	r3, [r7, #6]
 8000a94:	f023 0301 	bic.w	r3, r3, #1
 8000a98:	71bb      	strb	r3, [r7, #6]
        }

        iic_delay();
 8000a9a:	f000 f8a7 	bl	8000bec <iic_delay>
        IIC1_SCL(GPIO_PIN_RESET);
 8000a9e:	2200      	movs	r2, #0
 8000aa0:	2110      	movs	r1, #16
 8000aa2:	4807      	ldr	r0, [pc, #28]	; (8000ac0 <iic_readbyte+0x78>)
 8000aa4:	f001 fc6f 	bl	8002386 <HAL_GPIO_WritePin>
    for (i = 0; i < 8; i++)
 8000aa8:	79fb      	ldrb	r3, [r7, #7]
 8000aaa:	3301      	adds	r3, #1
 8000aac:	71fb      	strb	r3, [r7, #7]
 8000aae:	79fb      	ldrb	r3, [r7, #7]
 8000ab0:	2b07      	cmp	r3, #7
 8000ab2:	d9d8      	bls.n	8000a66 <iic_readbyte+0x1e>
    }

    return recv_value;
 8000ab4:	79bb      	ldrb	r3, [r7, #6]
}
 8000ab6:	4618      	mov	r0, r3
 8000ab8:	3708      	adds	r7, #8
 8000aba:	46bd      	mov	sp, r7
 8000abc:	bd80      	pop	{r7, pc}
 8000abe:	bf00      	nop
 8000ac0:	40010c00 	.word	0x40010c00

08000ac4 <iic_wait_ack>:
  * @brief  IIC等待应答信号
  * @param  None
  * @retval ack_status： 应答状态，0表示应答，1表示设备无响应
  */
uint8_t iic_wait_ack(void)
{
 8000ac4:	b580      	push	{r7, lr}
 8000ac6:	b082      	sub	sp, #8
 8000ac8:	af00      	add	r7, sp, #0
    uint8_t ack_status = 0;
 8000aca:	2300      	movs	r3, #0
 8000acc:	71fb      	strb	r3, [r7, #7]

    /** 在等待应答信号之前，要释放总线，即将SDA置位 */
    IIC1_SDA(GPIO_PIN_SET);
 8000ace:	2201      	movs	r2, #1
 8000ad0:	2140      	movs	r1, #64	; 0x40
 8000ad2:	4813      	ldr	r0, [pc, #76]	; (8000b20 <iic_wait_ack+0x5c>)
 8000ad4:	f001 fc57 	bl	8002386 <HAL_GPIO_WritePin>
    iic_delay();
 8000ad8:	f000 f888 	bl	8000bec <iic_delay>
    IIC1_SCL(GPIO_PIN_SET);
 8000adc:	2201      	movs	r2, #1
 8000ade:	2110      	movs	r1, #16
 8000ae0:	480f      	ldr	r0, [pc, #60]	; (8000b20 <iic_wait_ack+0x5c>)
 8000ae2:	f001 fc50 	bl	8002386 <HAL_GPIO_WritePin>
    iic_delay();
 8000ae6:	f000 f881 	bl	8000bec <iic_delay>

    if (IIC1_SDA_IS_HIGH())
 8000aea:	2140      	movs	r1, #64	; 0x40
 8000aec:	480c      	ldr	r0, [pc, #48]	; (8000b20 <iic_wait_ack+0x5c>)
 8000aee:	f001 fc33 	bl	8002358 <HAL_GPIO_ReadPin>
 8000af2:	4603      	mov	r3, r0
 8000af4:	2b00      	cmp	r3, #0
 8000af6:	d004      	beq.n	8000b02 <iic_wait_ack+0x3e>
    {
        ack_status = 1;
 8000af8:	2301      	movs	r3, #1
 8000afa:	71fb      	strb	r3, [r7, #7]
        iic_stop();
 8000afc:	f7ff ff42 	bl	8000984 <iic_stop>
 8000b00:	e001      	b.n	8000b06 <iic_wait_ack+0x42>
    }
    else
    {
        ack_status = 0;
 8000b02:	2300      	movs	r3, #0
 8000b04:	71fb      	strb	r3, [r7, #7]
    }

    IIC1_SCL(GPIO_PIN_RESET);
 8000b06:	2200      	movs	r2, #0
 8000b08:	2110      	movs	r1, #16
 8000b0a:	4805      	ldr	r0, [pc, #20]	; (8000b20 <iic_wait_ack+0x5c>)
 8000b0c:	f001 fc3b 	bl	8002386 <HAL_GPIO_WritePin>
    iic_delay();
 8000b10:	f000 f86c 	bl	8000bec <iic_delay>

    return ack_status;
 8000b14:	79fb      	ldrb	r3, [r7, #7]
}
 8000b16:	4618      	mov	r0, r3
 8000b18:	3708      	adds	r7, #8
 8000b1a:	46bd      	mov	sp, r7
 8000b1c:	bd80      	pop	{r7, pc}
 8000b1e:	bf00      	nop
 8000b20:	40010c00 	.word	0x40010c00

08000b24 <iic_ack>:
  * @brief  主机（主控制器）产生应答信号
  * @param  None
  * @retval None
  */
void iic_ack(void)
{
 8000b24:	b580      	push	{r7, lr}
 8000b26:	af00      	add	r7, sp, #0
    IIC1_SDA(GPIO_PIN_RESET);
 8000b28:	2200      	movs	r2, #0
 8000b2a:	2140      	movs	r1, #64	; 0x40
 8000b2c:	480c      	ldr	r0, [pc, #48]	; (8000b60 <iic_ack+0x3c>)
 8000b2e:	f001 fc2a 	bl	8002386 <HAL_GPIO_WritePin>
    iic_delay();
 8000b32:	f000 f85b 	bl	8000bec <iic_delay>

    IIC1_SCL(GPIO_PIN_SET);
 8000b36:	2201      	movs	r2, #1
 8000b38:	2110      	movs	r1, #16
 8000b3a:	4809      	ldr	r0, [pc, #36]	; (8000b60 <iic_ack+0x3c>)
 8000b3c:	f001 fc23 	bl	8002386 <HAL_GPIO_WritePin>
    iic_delay();
 8000b40:	f000 f854 	bl	8000bec <iic_delay>
    IIC1_SCL(GPIO_PIN_RESET);
 8000b44:	2200      	movs	r2, #0
 8000b46:	2110      	movs	r1, #16
 8000b48:	4805      	ldr	r0, [pc, #20]	; (8000b60 <iic_ack+0x3c>)
 8000b4a:	f001 fc1c 	bl	8002386 <HAL_GPIO_WritePin>
    iic_delay();
 8000b4e:	f000 f84d 	bl	8000bec <iic_delay>

    IIC1_SDA(GPIO_PIN_SET);
 8000b52:	2201      	movs	r2, #1
 8000b54:	2140      	movs	r1, #64	; 0x40
 8000b56:	4802      	ldr	r0, [pc, #8]	; (8000b60 <iic_ack+0x3c>)
 8000b58:	f001 fc15 	bl	8002386 <HAL_GPIO_WritePin>
}
 8000b5c:	bf00      	nop
 8000b5e:	bd80      	pop	{r7, pc}
 8000b60:	40010c00 	.word	0x40010c00

08000b64 <iic_nack>:
  * @brief  主机（主控制器）产生不应答信号
  * @param  None
  * @retval None
  */
void iic_nack(void)
{
 8000b64:	b580      	push	{r7, lr}
 8000b66:	af00      	add	r7, sp, #0
    IIC1_SDA(GPIO_PIN_SET);
 8000b68:	2201      	movs	r2, #1
 8000b6a:	2140      	movs	r1, #64	; 0x40
 8000b6c:	480a      	ldr	r0, [pc, #40]	; (8000b98 <iic_nack+0x34>)
 8000b6e:	f001 fc0a 	bl	8002386 <HAL_GPIO_WritePin>
    iic_delay();
 8000b72:	f000 f83b 	bl	8000bec <iic_delay>

    IIC1_SCL(GPIO_PIN_SET);
 8000b76:	2201      	movs	r2, #1
 8000b78:	2110      	movs	r1, #16
 8000b7a:	4807      	ldr	r0, [pc, #28]	; (8000b98 <iic_nack+0x34>)
 8000b7c:	f001 fc03 	bl	8002386 <HAL_GPIO_WritePin>
    iic_delay();
 8000b80:	f000 f834 	bl	8000bec <iic_delay>
    IIC1_SCL(GPIO_PIN_RESET);
 8000b84:	2200      	movs	r2, #0
 8000b86:	2110      	movs	r1, #16
 8000b88:	4803      	ldr	r0, [pc, #12]	; (8000b98 <iic_nack+0x34>)
 8000b8a:	f001 fbfc 	bl	8002386 <HAL_GPIO_WritePin>
    iic_delay();
 8000b8e:	f000 f82d 	bl	8000bec <iic_delay>
}
 8000b92:	bf00      	nop
 8000b94:	bd80      	pop	{r7, pc}
 8000b96:	bf00      	nop
 8000b98:	40010c00 	.word	0x40010c00

08000b9c <iic_check_device_status>:
  * @note   主机发送设备地址等待从机应答，若有从机正确的应答信号
            则表明IIC总线上挂接了设备，否则表示IIC总线上未检测到
            设备
  */
uint8_t iic_check_device_status(uint8_t device_addr)
{
 8000b9c:	b580      	push	{r7, lr}
 8000b9e:	b084      	sub	sp, #16
 8000ba0:	af00      	add	r7, sp, #0
 8000ba2:	4603      	mov	r3, r0
 8000ba4:	71fb      	strb	r3, [r7, #7]
    uint8_t ack_status;

    if (IIC1_SCL_IS_HIGH() && IIC1_SDA_IS_HIGH())
 8000ba6:	2110      	movs	r1, #16
 8000ba8:	480f      	ldr	r0, [pc, #60]	; (8000be8 <iic_check_device_status+0x4c>)
 8000baa:	f001 fbd5 	bl	8002358 <HAL_GPIO_ReadPin>
 8000bae:	4603      	mov	r3, r0
 8000bb0:	2b00      	cmp	r3, #0
 8000bb2:	d014      	beq.n	8000bde <iic_check_device_status+0x42>
 8000bb4:	2140      	movs	r1, #64	; 0x40
 8000bb6:	480c      	ldr	r0, [pc, #48]	; (8000be8 <iic_check_device_status+0x4c>)
 8000bb8:	f001 fbce 	bl	8002358 <HAL_GPIO_ReadPin>
 8000bbc:	4603      	mov	r3, r0
 8000bbe:	2b00      	cmp	r3, #0
 8000bc0:	d00d      	beq.n	8000bde <iic_check_device_status+0x42>
    {
        iic_start();
 8000bc2:	f7ff febf 	bl	8000944 <iic_start>

        iic_sendbyte(device_addr | IIC_WRITE);
 8000bc6:	79fb      	ldrb	r3, [r7, #7]
 8000bc8:	4618      	mov	r0, r3
 8000bca:	f7ff fefd 	bl	80009c8 <iic_sendbyte>
        ack_status = iic_wait_ack();
 8000bce:	f7ff ff79 	bl	8000ac4 <iic_wait_ack>
 8000bd2:	4603      	mov	r3, r0
 8000bd4:	73fb      	strb	r3, [r7, #15]

        iic_stop();
 8000bd6:	f7ff fed5 	bl	8000984 <iic_stop>

        return ack_status;
 8000bda:	7bfb      	ldrb	r3, [r7, #15]
 8000bdc:	e000      	b.n	8000be0 <iic_check_device_status+0x44>
    }

    return 1;
 8000bde:	2301      	movs	r3, #1
}
 8000be0:	4618      	mov	r0, r3
 8000be2:	3710      	adds	r7, #16
 8000be4:	46bd      	mov	sp, r7
 8000be6:	bd80      	pop	{r7, pc}
 8000be8:	40010c00 	.word	0x40010c00

08000bec <iic_delay>:
  * @brief  用于模拟IIC时的简单延时
  * @param  None
  * @retval None
  */
static void iic_delay(void)
{
 8000bec:	b480      	push	{r7}
 8000bee:	b083      	sub	sp, #12
 8000bf0:	af00      	add	r7, sp, #0
    uint8_t i = 0;
 8000bf2:	2300      	movs	r3, #0
 8000bf4:	71fb      	strb	r3, [r7, #7]
    uint8_t delay = 5;
 8000bf6:	2305      	movs	r3, #5
 8000bf8:	71bb      	strb	r3, [r7, #6]

    while (delay--)
 8000bfa:	e007      	b.n	8000c0c <iic_delay+0x20>
    {
        i = 10;
 8000bfc:	230a      	movs	r3, #10
 8000bfe:	71fb      	strb	r3, [r7, #7]
        while (i--);
 8000c00:	bf00      	nop
 8000c02:	79fb      	ldrb	r3, [r7, #7]
 8000c04:	1e5a      	subs	r2, r3, #1
 8000c06:	71fa      	strb	r2, [r7, #7]
 8000c08:	2b00      	cmp	r3, #0
 8000c0a:	d1fa      	bne.n	8000c02 <iic_delay+0x16>
    while (delay--)
 8000c0c:	79bb      	ldrb	r3, [r7, #6]
 8000c0e:	1e5a      	subs	r2, r3, #1
 8000c10:	71ba      	strb	r2, [r7, #6]
 8000c12:	2b00      	cmp	r3, #0
 8000c14:	d1f2      	bne.n	8000bfc <iic_delay+0x10>
    }
}
 8000c16:	bf00      	nop
 8000c18:	bf00      	nop
 8000c1a:	370c      	adds	r7, #12
 8000c1c:	46bd      	mov	sp, r7
 8000c1e:	bc80      	pop	{r7}
 8000c20:	4770      	bx	lr
	...

08000c24 <HAL_UART_TxCpltCallback>:
extern DMA_HandleTypeDef hdma_usart1_rx;
uint8_t Str1[BUFFERSIZE]={48,53};
uint16_t pulse = 500;

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8000c24:	b580      	push	{r7, lr}
 8000c26:	b082      	sub	sp, #8
 8000c28:	af00      	add	r7, sp, #0
 8000c2a:	6078      	str	r0, [r7, #4]
	if(huart==&huart1)//判断是否是串�???????????????????????????1中断
 8000c2c:	687b      	ldr	r3, [r7, #4]
 8000c2e:	4a05      	ldr	r2, [pc, #20]	; (8000c44 <HAL_UART_TxCpltCallback+0x20>)
 8000c30:	4293      	cmp	r3, r2
 8000c32:	d103      	bne.n	8000c3c <HAL_UART_TxCpltCallback+0x18>
        HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 8000c34:	2102      	movs	r1, #2
 8000c36:	4804      	ldr	r0, [pc, #16]	; (8000c48 <HAL_UART_TxCpltCallback+0x24>)
 8000c38:	f001 fbbd 	bl	80023b6 <HAL_GPIO_TogglePin>
}
 8000c3c:	bf00      	nop
 8000c3e:	3708      	adds	r7, #8
 8000c40:	46bd      	mov	sp, r7
 8000c42:	bd80      	pop	{r7, pc}
 8000c44:	20000624 	.word	0x20000624
 8000c48:	40010800 	.word	0x40010800

08000c4c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000c4c:	b580      	push	{r7, lr}
 8000c4e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000c50:	f000 fdcc 	bl	80017ec <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000c54:	f000 f83a 	bl	8000ccc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000c58:	f7ff fdf2 	bl	8000840 <MX_GPIO_Init>
  MX_DMA_Init();
 8000c5c:	f7ff fdca 	bl	80007f4 <MX_DMA_Init>
  MX_USART1_UART_Init();
 8000c60:	f000 fcc8 	bl	80015f4 <MX_USART1_UART_Init>
  MX_TIM2_Init();
 8000c64:	f000 fae0 	bl	8001228 <MX_TIM2_Init>
  MX_SPI1_Init();
 8000c68:	f000 f90e 	bl	8000e88 <MX_SPI1_Init>
  MX_TIM3_Init();
 8000c6c:	f000 fb28 	bl	80012c0 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 8000c70:	4811      	ldr	r0, [pc, #68]	; (8000cb8 <main+0x6c>)
 8000c72:	f002 fd8f 	bl	8003794 <HAL_TIM_Base_Start_IT>

//  HAL_UART_Receive_IT(&huart1, (uint8_t*)recv_buf, 13);//发出提示信息
//  HAL_UART_Transmit_IT(&huart1, (uint8_t*)hello, sizeof(hello));

//	注意：上方的MX_DMA_Init();和MX_USART1_UART_Init();这两个函数在自动生成代码要要手动调换顺序
	__HAL_UART_ENABLE_IT(&huart1, UART_IT_IDLE);//使能串口1 IDLE中断
 8000c76:	4b11      	ldr	r3, [pc, #68]	; (8000cbc <main+0x70>)
 8000c78:	681b      	ldr	r3, [r3, #0]
 8000c7a:	68da      	ldr	r2, [r3, #12]
 8000c7c:	4b0f      	ldr	r3, [pc, #60]	; (8000cbc <main+0x70>)
 8000c7e:	681b      	ldr	r3, [r3, #0]
 8000c80:	f042 0210 	orr.w	r2, r2, #16
 8000c84:	60da      	str	r2, [r3, #12]
	/*第二个参数目前为数组 如果为变量需要加取地*/
	HAL_UART_Receive_DMA(&huart1,ReceiveBuff,BUFFERSIZE);//使能接收
 8000c86:	22ff      	movs	r2, #255	; 0xff
 8000c88:	490d      	ldr	r1, [pc, #52]	; (8000cc0 <main+0x74>)
 8000c8a:	480c      	ldr	r0, [pc, #48]	; (8000cbc <main+0x70>)
 8000c8c:	f003 fe40 	bl	8004910 <HAL_UART_Receive_DMA>
	HAL_TIM_PWM_Start(&htim3,TIM_CHANNEL_2);
 8000c90:	2104      	movs	r1, #4
 8000c92:	480c      	ldr	r0, [pc, #48]	; (8000cc4 <main+0x78>)
 8000c94:	f002 fe28 	bl	80038e8 <HAL_TIM_PWM_Start>
//	  HAL_Delay_us_init(72);
//	  HAL_RCC_GetHCLKFreq()/1000000;		// 1us中断一次，即HAL_Delay函数延时基准为1us
	HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);  // 配置并启动系统滴答定时器
 8000c98:	f001 ff70 	bl	8002b7c <HAL_RCC_GetHCLKFreq>
 8000c9c:	4603      	mov	r3, r0
 8000c9e:	4a0a      	ldr	r2, [pc, #40]	; (8000cc8 <main+0x7c>)
 8000ca0:	fba2 2303 	umull	r2, r3, r2, r3
 8000ca4:	099b      	lsrs	r3, r3, #6
 8000ca6:	4618      	mov	r0, r3
 8000ca8:	f000 ff27 	bl	8001afa <HAL_SYSTICK_Config>
    /* USER CODE BEGIN 3 */
//	    HAL_Delay(1000);
//	    HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_1);

//		HAL_UART_Transmit_DMA(&huart1,Str1,4);
		main10ms();
 8000cac:	f000 f858 	bl	8000d60 <main10ms>
		main1ms();
 8000cb0:	f000 f882 	bl	8000db8 <main1ms>
		main10ms();
 8000cb4:	e7fa      	b.n	8000cac <main+0x60>
 8000cb6:	bf00      	nop
 8000cb8:	20000588 	.word	0x20000588
 8000cbc:	20000624 	.word	0x20000624
 8000cc0:	2000042c 	.word	0x2000042c
 8000cc4:	200005d0 	.word	0x200005d0
 8000cc8:	10624dd3 	.word	0x10624dd3

08000ccc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000ccc:	b580      	push	{r7, lr}
 8000cce:	b090      	sub	sp, #64	; 0x40
 8000cd0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000cd2:	f107 0318 	add.w	r3, r7, #24
 8000cd6:	2228      	movs	r2, #40	; 0x28
 8000cd8:	2100      	movs	r1, #0
 8000cda:	4618      	mov	r0, r3
 8000cdc:	f004 fc30 	bl	8005540 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000ce0:	1d3b      	adds	r3, r7, #4
 8000ce2:	2200      	movs	r2, #0
 8000ce4:	601a      	str	r2, [r3, #0]
 8000ce6:	605a      	str	r2, [r3, #4]
 8000ce8:	609a      	str	r2, [r3, #8]
 8000cea:	60da      	str	r2, [r3, #12]
 8000cec:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000cee:	2301      	movs	r3, #1
 8000cf0:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000cf2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000cf6:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000cf8:	2300      	movs	r3, #0
 8000cfa:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000cfc:	2301      	movs	r3, #1
 8000cfe:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000d00:	2302      	movs	r3, #2
 8000d02:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000d04:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000d08:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000d0a:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8000d0e:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000d10:	f107 0318 	add.w	r3, r7, #24
 8000d14:	4618      	mov	r0, r3
 8000d16:	f001 fb67 	bl	80023e8 <HAL_RCC_OscConfig>
 8000d1a:	4603      	mov	r3, r0
 8000d1c:	2b00      	cmp	r3, #0
 8000d1e:	d001      	beq.n	8000d24 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8000d20:	f000 f819 	bl	8000d56 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000d24:	230f      	movs	r3, #15
 8000d26:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000d28:	2302      	movs	r3, #2
 8000d2a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000d2c:	2300      	movs	r3, #0
 8000d2e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000d30:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000d34:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000d36:	2300      	movs	r3, #0
 8000d38:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000d3a:	1d3b      	adds	r3, r7, #4
 8000d3c:	2102      	movs	r1, #2
 8000d3e:	4618      	mov	r0, r3
 8000d40:	f001 fdd4 	bl	80028ec <HAL_RCC_ClockConfig>
 8000d44:	4603      	mov	r3, r0
 8000d46:	2b00      	cmp	r3, #0
 8000d48:	d001      	beq.n	8000d4e <SystemClock_Config+0x82>
  {
    Error_Handler();
 8000d4a:	f000 f804 	bl	8000d56 <Error_Handler>
  }
}
 8000d4e:	bf00      	nop
 8000d50:	3740      	adds	r7, #64	; 0x40
 8000d52:	46bd      	mov	sp, r7
 8000d54:	bd80      	pop	{r7, pc}

08000d56 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000d56:	b480      	push	{r7}
 8000d58:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000d5a:	b672      	cpsid	i
}
 8000d5c:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000d5e:	e7fe      	b.n	8000d5e <Error_Handler+0x8>

08000d60 <main10ms>:
#include "w25q16.h"
#include "buzzer.h"


void main10ms()
{
 8000d60:	b580      	push	{r7, lr}
 8000d62:	af00      	add	r7, sp, #0
	if(flag_10ms == 1)
 8000d64:	4b12      	ldr	r3, [pc, #72]	; (8000db0 <main10ms+0x50>)
 8000d66:	781b      	ldrb	r3, [r3, #0]
 8000d68:	2b01      	cmp	r3, #1
 8000d6a:	d11f      	bne.n	8000dac <main10ms+0x4c>
	{
//		printf("dfsdgf");
		flag_10ms = 0;
 8000d6c:	4b10      	ldr	r3, [pc, #64]	; (8000db0 <main10ms+0x50>)
 8000d6e:	2200      	movs	r2, #0
 8000d70:	701a      	strb	r2, [r3, #0]
		if(rx_flag == 0)
 8000d72:	4b10      	ldr	r3, [pc, #64]	; (8000db4 <main10ms+0x54>)
 8000d74:	781b      	ldrb	r3, [r3, #0]
 8000d76:	2b00      	cmp	r3, #0
 8000d78:	d108      	bne.n	8000d8c <main10ms+0x2c>
		{
			AT24C02_iic_test();
 8000d7a:	f7ff f9f1 	bl	8000160 <AT24C02_iic_test>
			rx_flag = 100;
 8000d7e:	4b0d      	ldr	r3, [pc, #52]	; (8000db4 <main10ms+0x54>)
 8000d80:	2264      	movs	r2, #100	; 0x64
 8000d82:	701a      	strb	r2, [r3, #0]
//			buzzer_breathe();
		    play_music(1);
 8000d84:	2001      	movs	r0, #1
 8000d86:	f7ff fcc3 	bl	8000710 <play_music>


		}
//        HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
	}
}
 8000d8a:	e00f      	b.n	8000dac <main10ms+0x4c>
		else if(rx_flag == 1)
 8000d8c:	4b09      	ldr	r3, [pc, #36]	; (8000db4 <main10ms+0x54>)
 8000d8e:	781b      	ldrb	r3, [r3, #0]
 8000d90:	2b01      	cmp	r3, #1
 8000d92:	d10b      	bne.n	8000dac <main10ms+0x4c>
			ReadID();
 8000d94:	f7ff fb72 	bl	800047c <ReadID>
			WriteData();
 8000d98:	f7ff fbde 	bl	8000558 <WriteData>
			ReadData();
 8000d9c:	f7ff fc56 	bl	800064c <ReadData>
			rx_flag = 100;
 8000da0:	4b04      	ldr	r3, [pc, #16]	; (8000db4 <main10ms+0x54>)
 8000da2:	2264      	movs	r2, #100	; 0x64
 8000da4:	701a      	strb	r2, [r3, #0]
		    play_music(0);
 8000da6:	2000      	movs	r0, #0
 8000da8:	f7ff fcb2 	bl	8000710 <play_music>
}
 8000dac:	bf00      	nop
 8000dae:	bd80      	pop	{r7, pc}
 8000db0:	20000620 	.word	0x20000620
 8000db4:	2000028f 	.word	0x2000028f

08000db8 <main1ms>:
#include "timepiece.h"
#include "stdio.h"
#include "rx_analysis.h"

void main1ms()
{
 8000db8:	b580      	push	{r7, lr}
 8000dba:	af00      	add	r7, sp, #0
	if(flag_1ms == 1)
 8000dbc:	4b06      	ldr	r3, [pc, #24]	; (8000dd8 <main1ms+0x20>)
 8000dbe:	781b      	ldrb	r3, [r3, #0]
 8000dc0:	2b01      	cmp	r3, #1
 8000dc2:	d106      	bne.n	8000dd2 <main1ms+0x1a>
	{
		flag_1ms = 0;
 8000dc4:	4b04      	ldr	r3, [pc, #16]	; (8000dd8 <main1ms+0x20>)
 8000dc6:	2200      	movs	r2, #0
 8000dc8:	701a      	strb	r2, [r3, #0]
        HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 8000dca:	2102      	movs	r1, #2
 8000dcc:	4803      	ldr	r0, [pc, #12]	; (8000ddc <main1ms+0x24>)
 8000dce:	f001 faf2 	bl	80023b6 <HAL_GPIO_TogglePin>
	}
}
 8000dd2:	bf00      	nop
 8000dd4:	bd80      	pop	{r7, pc}
 8000dd6:	bf00      	nop
 8000dd8:	2000061e 	.word	0x2000061e
 8000ddc:	40010800 	.word	0x40010800

08000de0 <rx_analysis>:
char str0[]="trr";
char str1[]="pxr";


void rx_analysis(uint8_t len, uint8_t rxbuff[] )
{
 8000de0:	b580      	push	{r7, lr}
 8000de2:	b084      	sub	sp, #16
 8000de4:	af00      	add	r7, sp, #0
 8000de6:	4603      	mov	r3, r0
 8000de8:	6039      	str	r1, [r7, #0]
 8000dea:	71fb      	strb	r3, [r7, #7]
	for(uint8_t i=len;i<BUFFERSIZE;i++)
 8000dec:	79fb      	ldrb	r3, [r7, #7]
 8000dee:	73fb      	strb	r3, [r7, #15]
 8000df0:	e007      	b.n	8000e02 <rx_analysis+0x22>
	{
		rxbuff[i]=0;
 8000df2:	7bfb      	ldrb	r3, [r7, #15]
 8000df4:	683a      	ldr	r2, [r7, #0]
 8000df6:	4413      	add	r3, r2
 8000df8:	2200      	movs	r2, #0
 8000dfa:	701a      	strb	r2, [r3, #0]
	for(uint8_t i=len;i<BUFFERSIZE;i++)
 8000dfc:	7bfb      	ldrb	r3, [r7, #15]
 8000dfe:	3301      	adds	r3, #1
 8000e00:	73fb      	strb	r3, [r7, #15]
 8000e02:	7bfb      	ldrb	r3, [r7, #15]
 8000e04:	2bff      	cmp	r3, #255	; 0xff
 8000e06:	d1f4      	bne.n	8000df2 <rx_analysis+0x12>
	}
	if((strcmp((char *)rxbuff,str0)==0)&&(sizeof(str0) == (len+1)))
 8000e08:	4918      	ldr	r1, [pc, #96]	; (8000e6c <rx_analysis+0x8c>)
 8000e0a:	6838      	ldr	r0, [r7, #0]
 8000e0c:	f7ff f99e 	bl	800014c <strcmp>
 8000e10:	4603      	mov	r3, r0
 8000e12:	2b00      	cmp	r3, #0
 8000e14:	d106      	bne.n	8000e24 <rx_analysis+0x44>
 8000e16:	79fb      	ldrb	r3, [r7, #7]
 8000e18:	2b03      	cmp	r3, #3
 8000e1a:	d103      	bne.n	8000e24 <rx_analysis+0x44>
	{
		rx_flag=0;
 8000e1c:	4b14      	ldr	r3, [pc, #80]	; (8000e70 <rx_analysis+0x90>)
 8000e1e:	2200      	movs	r2, #0
 8000e20:	701a      	strb	r2, [r3, #0]
 8000e22:	e010      	b.n	8000e46 <rx_analysis+0x66>
	}
	else if((strcmp((char *)rxbuff,str1)==0)&&(sizeof(str1) == (len+1)))
 8000e24:	4913      	ldr	r1, [pc, #76]	; (8000e74 <rx_analysis+0x94>)
 8000e26:	6838      	ldr	r0, [r7, #0]
 8000e28:	f7ff f990 	bl	800014c <strcmp>
 8000e2c:	4603      	mov	r3, r0
 8000e2e:	2b00      	cmp	r3, #0
 8000e30:	d106      	bne.n	8000e40 <rx_analysis+0x60>
 8000e32:	79fb      	ldrb	r3, [r7, #7]
 8000e34:	2b03      	cmp	r3, #3
 8000e36:	d103      	bne.n	8000e40 <rx_analysis+0x60>
	{
		rx_flag=1;
 8000e38:	4b0d      	ldr	r3, [pc, #52]	; (8000e70 <rx_analysis+0x90>)
 8000e3a:	2201      	movs	r2, #1
 8000e3c:	701a      	strb	r2, [r3, #0]
 8000e3e:	e002      	b.n	8000e46 <rx_analysis+0x66>
	}
	else
	{
		rx_flag = 100;
 8000e40:	4b0b      	ldr	r3, [pc, #44]	; (8000e70 <rx_analysis+0x90>)
 8000e42:	2264      	movs	r2, #100	; 0x64
 8000e44:	701a      	strb	r2, [r3, #0]
	}

	printf("rx_flag = %d", rx_flag);
 8000e46:	4b0a      	ldr	r3, [pc, #40]	; (8000e70 <rx_analysis+0x90>)
 8000e48:	781b      	ldrb	r3, [r3, #0]
 8000e4a:	4619      	mov	r1, r3
 8000e4c:	480a      	ldr	r0, [pc, #40]	; (8000e78 <rx_analysis+0x98>)
 8000e4e:	f004 fb7f 	bl	8005550 <iprintf>
	printf("\r\n");
 8000e52:	480a      	ldr	r0, [pc, #40]	; (8000e7c <rx_analysis+0x9c>)
 8000e54:	f004 fc02 	bl	800565c <puts>
	HAL_UART_Transmit_DMA(&huart1,StrTemp,2);
 8000e58:	2202      	movs	r2, #2
 8000e5a:	4909      	ldr	r1, [pc, #36]	; (8000e80 <rx_analysis+0xa0>)
 8000e5c:	4809      	ldr	r0, [pc, #36]	; (8000e84 <rx_analysis+0xa4>)
 8000e5e:	f003 fceb 	bl	8004838 <HAL_UART_Transmit_DMA>


}
 8000e62:	bf00      	nop
 8000e64:	3710      	adds	r7, #16
 8000e66:	46bd      	mov	sp, r7
 8000e68:	bd80      	pop	{r7, pc}
 8000e6a:	bf00      	nop
 8000e6c:	20000290 	.word	0x20000290
 8000e70:	2000028f 	.word	0x2000028f
 8000e74:	20000294 	.word	0x20000294
 8000e78:	08006708 	.word	0x08006708
 8000e7c:	08006718 	.word	0x08006718
 8000e80:	20000190 	.word	0x20000190
 8000e84:	20000624 	.word	0x20000624

08000e88 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8000e88:	b580      	push	{r7, lr}
 8000e8a:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8000e8c:	4b17      	ldr	r3, [pc, #92]	; (8000eec <MX_SPI1_Init+0x64>)
 8000e8e:	4a18      	ldr	r2, [pc, #96]	; (8000ef0 <MX_SPI1_Init+0x68>)
 8000e90:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000e92:	4b16      	ldr	r3, [pc, #88]	; (8000eec <MX_SPI1_Init+0x64>)
 8000e94:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000e98:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000e9a:	4b14      	ldr	r3, [pc, #80]	; (8000eec <MX_SPI1_Init+0x64>)
 8000e9c:	2200      	movs	r2, #0
 8000e9e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000ea0:	4b12      	ldr	r3, [pc, #72]	; (8000eec <MX_SPI1_Init+0x64>)
 8000ea2:	2200      	movs	r2, #0
 8000ea4:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000ea6:	4b11      	ldr	r3, [pc, #68]	; (8000eec <MX_SPI1_Init+0x64>)
 8000ea8:	2200      	movs	r2, #0
 8000eaa:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000eac:	4b0f      	ldr	r3, [pc, #60]	; (8000eec <MX_SPI1_Init+0x64>)
 8000eae:	2200      	movs	r2, #0
 8000eb0:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000eb2:	4b0e      	ldr	r3, [pc, #56]	; (8000eec <MX_SPI1_Init+0x64>)
 8000eb4:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000eb8:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8000eba:	4b0c      	ldr	r3, [pc, #48]	; (8000eec <MX_SPI1_Init+0x64>)
 8000ebc:	2208      	movs	r2, #8
 8000ebe:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000ec0:	4b0a      	ldr	r3, [pc, #40]	; (8000eec <MX_SPI1_Init+0x64>)
 8000ec2:	2200      	movs	r2, #0
 8000ec4:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000ec6:	4b09      	ldr	r3, [pc, #36]	; (8000eec <MX_SPI1_Init+0x64>)
 8000ec8:	2200      	movs	r2, #0
 8000eca:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000ecc:	4b07      	ldr	r3, [pc, #28]	; (8000eec <MX_SPI1_Init+0x64>)
 8000ece:	2200      	movs	r2, #0
 8000ed0:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8000ed2:	4b06      	ldr	r3, [pc, #24]	; (8000eec <MX_SPI1_Init+0x64>)
 8000ed4:	220a      	movs	r2, #10
 8000ed6:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000ed8:	4804      	ldr	r0, [pc, #16]	; (8000eec <MX_SPI1_Init+0x64>)
 8000eda:	f001 fe9f 	bl	8002c1c <HAL_SPI_Init>
 8000ede:	4603      	mov	r3, r0
 8000ee0:	2b00      	cmp	r3, #0
 8000ee2:	d001      	beq.n	8000ee8 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8000ee4:	f7ff ff37 	bl	8000d56 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000ee8:	bf00      	nop
 8000eea:	bd80      	pop	{r7, pc}
 8000eec:	2000052c 	.word	0x2000052c
 8000ef0:	40013000 	.word	0x40013000

08000ef4 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8000ef4:	b580      	push	{r7, lr}
 8000ef6:	b088      	sub	sp, #32
 8000ef8:	af00      	add	r7, sp, #0
 8000efa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000efc:	f107 0310 	add.w	r3, r7, #16
 8000f00:	2200      	movs	r2, #0
 8000f02:	601a      	str	r2, [r3, #0]
 8000f04:	605a      	str	r2, [r3, #4]
 8000f06:	609a      	str	r2, [r3, #8]
 8000f08:	60da      	str	r2, [r3, #12]
  if(spiHandle->Instance==SPI1)
 8000f0a:	687b      	ldr	r3, [r7, #4]
 8000f0c:	681b      	ldr	r3, [r3, #0]
 8000f0e:	4a1b      	ldr	r2, [pc, #108]	; (8000f7c <HAL_SPI_MspInit+0x88>)
 8000f10:	4293      	cmp	r3, r2
 8000f12:	d12f      	bne.n	8000f74 <HAL_SPI_MspInit+0x80>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000f14:	4b1a      	ldr	r3, [pc, #104]	; (8000f80 <HAL_SPI_MspInit+0x8c>)
 8000f16:	699b      	ldr	r3, [r3, #24]
 8000f18:	4a19      	ldr	r2, [pc, #100]	; (8000f80 <HAL_SPI_MspInit+0x8c>)
 8000f1a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000f1e:	6193      	str	r3, [r2, #24]
 8000f20:	4b17      	ldr	r3, [pc, #92]	; (8000f80 <HAL_SPI_MspInit+0x8c>)
 8000f22:	699b      	ldr	r3, [r3, #24]
 8000f24:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000f28:	60fb      	str	r3, [r7, #12]
 8000f2a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f2c:	4b14      	ldr	r3, [pc, #80]	; (8000f80 <HAL_SPI_MspInit+0x8c>)
 8000f2e:	699b      	ldr	r3, [r3, #24]
 8000f30:	4a13      	ldr	r2, [pc, #76]	; (8000f80 <HAL_SPI_MspInit+0x8c>)
 8000f32:	f043 0304 	orr.w	r3, r3, #4
 8000f36:	6193      	str	r3, [r2, #24]
 8000f38:	4b11      	ldr	r3, [pc, #68]	; (8000f80 <HAL_SPI_MspInit+0x8c>)
 8000f3a:	699b      	ldr	r3, [r3, #24]
 8000f3c:	f003 0304 	and.w	r3, r3, #4
 8000f40:	60bb      	str	r3, [r7, #8]
 8000f42:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8000f44:	23a0      	movs	r3, #160	; 0xa0
 8000f46:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f48:	2302      	movs	r3, #2
 8000f4a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000f4c:	2303      	movs	r3, #3
 8000f4e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f50:	f107 0310 	add.w	r3, r7, #16
 8000f54:	4619      	mov	r1, r3
 8000f56:	480b      	ldr	r0, [pc, #44]	; (8000f84 <HAL_SPI_MspInit+0x90>)
 8000f58:	f001 f87a 	bl	8002050 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000f5c:	2340      	movs	r3, #64	; 0x40
 8000f5e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f60:	2300      	movs	r3, #0
 8000f62:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f64:	2300      	movs	r3, #0
 8000f66:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f68:	f107 0310 	add.w	r3, r7, #16
 8000f6c:	4619      	mov	r1, r3
 8000f6e:	4805      	ldr	r0, [pc, #20]	; (8000f84 <HAL_SPI_MspInit+0x90>)
 8000f70:	f001 f86e 	bl	8002050 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8000f74:	bf00      	nop
 8000f76:	3720      	adds	r7, #32
 8000f78:	46bd      	mov	sp, r7
 8000f7a:	bd80      	pop	{r7, pc}
 8000f7c:	40013000 	.word	0x40013000
 8000f80:	40021000 	.word	0x40021000
 8000f84:	40010800 	.word	0x40010800

08000f88 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000f88:	b480      	push	{r7}
 8000f8a:	b085      	sub	sp, #20
 8000f8c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000f8e:	4b15      	ldr	r3, [pc, #84]	; (8000fe4 <HAL_MspInit+0x5c>)
 8000f90:	699b      	ldr	r3, [r3, #24]
 8000f92:	4a14      	ldr	r2, [pc, #80]	; (8000fe4 <HAL_MspInit+0x5c>)
 8000f94:	f043 0301 	orr.w	r3, r3, #1
 8000f98:	6193      	str	r3, [r2, #24]
 8000f9a:	4b12      	ldr	r3, [pc, #72]	; (8000fe4 <HAL_MspInit+0x5c>)
 8000f9c:	699b      	ldr	r3, [r3, #24]
 8000f9e:	f003 0301 	and.w	r3, r3, #1
 8000fa2:	60bb      	str	r3, [r7, #8]
 8000fa4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000fa6:	4b0f      	ldr	r3, [pc, #60]	; (8000fe4 <HAL_MspInit+0x5c>)
 8000fa8:	69db      	ldr	r3, [r3, #28]
 8000faa:	4a0e      	ldr	r2, [pc, #56]	; (8000fe4 <HAL_MspInit+0x5c>)
 8000fac:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000fb0:	61d3      	str	r3, [r2, #28]
 8000fb2:	4b0c      	ldr	r3, [pc, #48]	; (8000fe4 <HAL_MspInit+0x5c>)
 8000fb4:	69db      	ldr	r3, [r3, #28]
 8000fb6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000fba:	607b      	str	r3, [r7, #4]
 8000fbc:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000fbe:	4b0a      	ldr	r3, [pc, #40]	; (8000fe8 <HAL_MspInit+0x60>)
 8000fc0:	685b      	ldr	r3, [r3, #4]
 8000fc2:	60fb      	str	r3, [r7, #12]
 8000fc4:	68fb      	ldr	r3, [r7, #12]
 8000fc6:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8000fca:	60fb      	str	r3, [r7, #12]
 8000fcc:	68fb      	ldr	r3, [r7, #12]
 8000fce:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000fd2:	60fb      	str	r3, [r7, #12]
 8000fd4:	4a04      	ldr	r2, [pc, #16]	; (8000fe8 <HAL_MspInit+0x60>)
 8000fd6:	68fb      	ldr	r3, [r7, #12]
 8000fd8:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000fda:	bf00      	nop
 8000fdc:	3714      	adds	r7, #20
 8000fde:	46bd      	mov	sp, r7
 8000fe0:	bc80      	pop	{r7}
 8000fe2:	4770      	bx	lr
 8000fe4:	40021000 	.word	0x40021000
 8000fe8:	40010000 	.word	0x40010000

08000fec <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000fec:	b480      	push	{r7}
 8000fee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000ff0:	e7fe      	b.n	8000ff0 <NMI_Handler+0x4>

08000ff2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000ff2:	b480      	push	{r7}
 8000ff4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000ff6:	e7fe      	b.n	8000ff6 <HardFault_Handler+0x4>

08000ff8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000ff8:	b480      	push	{r7}
 8000ffa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000ffc:	e7fe      	b.n	8000ffc <MemManage_Handler+0x4>

08000ffe <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000ffe:	b480      	push	{r7}
 8001000:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001002:	e7fe      	b.n	8001002 <BusFault_Handler+0x4>

08001004 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001004:	b480      	push	{r7}
 8001006:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001008:	e7fe      	b.n	8001008 <UsageFault_Handler+0x4>

0800100a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800100a:	b480      	push	{r7}
 800100c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800100e:	bf00      	nop
 8001010:	46bd      	mov	sp, r7
 8001012:	bc80      	pop	{r7}
 8001014:	4770      	bx	lr

08001016 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001016:	b480      	push	{r7}
 8001018:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800101a:	bf00      	nop
 800101c:	46bd      	mov	sp, r7
 800101e:	bc80      	pop	{r7}
 8001020:	4770      	bx	lr

08001022 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001022:	b480      	push	{r7}
 8001024:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001026:	bf00      	nop
 8001028:	46bd      	mov	sp, r7
 800102a:	bc80      	pop	{r7}
 800102c:	4770      	bx	lr

0800102e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800102e:	b580      	push	{r7, lr}
 8001030:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001032:	f000 fc21 	bl	8001878 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001036:	bf00      	nop
 8001038:	bd80      	pop	{r7, pc}
	...

0800103c <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 800103c:	b580      	push	{r7, lr}
 800103e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8001040:	4802      	ldr	r0, [pc, #8]	; (800104c <DMA1_Channel4_IRQHandler+0x10>)
 8001042:	f000 fed1 	bl	8001de8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 8001046:	bf00      	nop
 8001048:	bd80      	pop	{r7, pc}
 800104a:	bf00      	nop
 800104c:	200006ac 	.word	0x200006ac

08001050 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8001050:	b580      	push	{r7, lr}
 8001052:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8001054:	4802      	ldr	r0, [pc, #8]	; (8001060 <DMA1_Channel5_IRQHandler+0x10>)
 8001056:	f000 fec7 	bl	8001de8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 800105a:	bf00      	nop
 800105c:	bd80      	pop	{r7, pc}
 800105e:	bf00      	nop
 8001060:	20000668 	.word	0x20000668

08001064 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001064:	b580      	push	{r7, lr}
 8001066:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001068:	4802      	ldr	r0, [pc, #8]	; (8001074 <TIM2_IRQHandler+0x10>)
 800106a:	f002 fd43 	bl	8003af4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800106e:	bf00      	nop
 8001070:	bd80      	pop	{r7, pc}
 8001072:	bf00      	nop
 8001074:	20000588 	.word	0x20000588

08001078 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001078:	b580      	push	{r7, lr}
 800107a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 800107c:	4802      	ldr	r0, [pc, #8]	; (8001088 <TIM3_IRQHandler+0x10>)
 800107e:	f002 fd39 	bl	8003af4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001082:	bf00      	nop
 8001084:	bd80      	pop	{r7, pc}
 8001086:	bf00      	nop
 8001088:	200005d0 	.word	0x200005d0

0800108c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 800108c:	b580      	push	{r7, lr}
 800108e:	b082      	sub	sp, #8
 8001090:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001092:	481c      	ldr	r0, [pc, #112]	; (8001104 <USART1_IRQHandler+0x78>)
 8001094:	f003 fcc8 	bl	8004a28 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */
	uint32_t temp;
	if(USART1 == huart1.Instance)//判断是否为串�????1中断
 8001098:	4b1a      	ldr	r3, [pc, #104]	; (8001104 <USART1_IRQHandler+0x78>)
 800109a:	681b      	ldr	r3, [r3, #0]
 800109c:	4a1a      	ldr	r2, [pc, #104]	; (8001108 <USART1_IRQHandler+0x7c>)
 800109e:	4293      	cmp	r3, r2
 80010a0:	d12c      	bne.n	80010fc <USART1_IRQHandler+0x70>
	{
		if(RESET != __HAL_UART_GET_FLAG(&huart1,UART_FLAG_IDLE))//如果为串�????1空闲
 80010a2:	4b18      	ldr	r3, [pc, #96]	; (8001104 <USART1_IRQHandler+0x78>)
 80010a4:	681b      	ldr	r3, [r3, #0]
 80010a6:	681b      	ldr	r3, [r3, #0]
 80010a8:	f003 0310 	and.w	r3, r3, #16
 80010ac:	2b10      	cmp	r3, #16
 80010ae:	d125      	bne.n	80010fc <USART1_IRQHandler+0x70>
		{
			__HAL_UART_CLEAR_IDLEFLAG(&huart1);//清除中断标志
 80010b0:	2300      	movs	r3, #0
 80010b2:	603b      	str	r3, [r7, #0]
 80010b4:	4b13      	ldr	r3, [pc, #76]	; (8001104 <USART1_IRQHandler+0x78>)
 80010b6:	681b      	ldr	r3, [r3, #0]
 80010b8:	681b      	ldr	r3, [r3, #0]
 80010ba:	603b      	str	r3, [r7, #0]
 80010bc:	4b11      	ldr	r3, [pc, #68]	; (8001104 <USART1_IRQHandler+0x78>)
 80010be:	681b      	ldr	r3, [r3, #0]
 80010c0:	685b      	ldr	r3, [r3, #4]
 80010c2:	603b      	str	r3, [r7, #0]
 80010c4:	683b      	ldr	r3, [r7, #0]
			HAL_UART_DMAStop(&huart1);//停止DMA接收
 80010c6:	480f      	ldr	r0, [pc, #60]	; (8001104 <USART1_IRQHandler+0x78>)
 80010c8:	f003 fc52 	bl	8004970 <HAL_UART_DMAStop>
			temp  = __HAL_DMA_GET_COUNTER(&hdma_usart1_rx);//获取DMA当前还有多少未填�????
 80010cc:	4b0f      	ldr	r3, [pc, #60]	; (800110c <USART1_IRQHandler+0x80>)
 80010ce:	681b      	ldr	r3, [r3, #0]
 80010d0:	685b      	ldr	r3, [r3, #4]
 80010d2:	607b      	str	r3, [r7, #4]
			Rx_len =  BUFFERSIZE - temp; //计算串口接收到的数据个数
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	b2db      	uxtb	r3, r3
 80010d8:	43db      	mvns	r3, r3
 80010da:	b2da      	uxtb	r2, r3
 80010dc:	4b0c      	ldr	r3, [pc, #48]	; (8001110 <USART1_IRQHandler+0x84>)
 80010de:	701a      	strb	r2, [r3, #0]
//			HAL_UART_Transmit_DMA(&huart1,ReceiveBuff,Rx_len);//发�?�数�????
//			HAL_UART_Transmit_DMA(&huart1,ReceiveTemp,Rx_len);//发�?�数�????

			rx_analysis(Rx_len, ReceiveBuff);
 80010e0:	4b0b      	ldr	r3, [pc, #44]	; (8001110 <USART1_IRQHandler+0x84>)
 80010e2:	781b      	ldrb	r3, [r3, #0]
 80010e4:	490b      	ldr	r1, [pc, #44]	; (8001114 <USART1_IRQHandler+0x88>)
 80010e6:	4618      	mov	r0, r3
 80010e8:	f7ff fe7a 	bl	8000de0 <rx_analysis>

			Rx_len=0;//接收数据长度清零
 80010ec:	4b08      	ldr	r3, [pc, #32]	; (8001110 <USART1_IRQHandler+0x84>)
 80010ee:	2200      	movs	r2, #0
 80010f0:	701a      	strb	r2, [r3, #0]
			HAL_UART_Receive_DMA(&huart1,ReceiveBuff,BUFFERSIZE);//�????启下�????次接�????
 80010f2:	22ff      	movs	r2, #255	; 0xff
 80010f4:	4907      	ldr	r1, [pc, #28]	; (8001114 <USART1_IRQHandler+0x88>)
 80010f6:	4803      	ldr	r0, [pc, #12]	; (8001104 <USART1_IRQHandler+0x78>)
 80010f8:	f003 fc0a 	bl	8004910 <HAL_UART_Receive_DMA>
		}

	}
  /* USER CODE END USART1_IRQn 1 */
}
 80010fc:	bf00      	nop
 80010fe:	3708      	adds	r7, #8
 8001100:	46bd      	mov	sp, r7
 8001102:	bd80      	pop	{r7, pc}
 8001104:	20000624 	.word	0x20000624
 8001108:	40013800 	.word	0x40013800
 800110c:	20000668 	.word	0x20000668
 8001110:	2000052b 	.word	0x2000052b
 8001114:	2000042c 	.word	0x2000042c

08001118 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001118:	b580      	push	{r7, lr}
 800111a:	b086      	sub	sp, #24
 800111c:	af00      	add	r7, sp, #0
 800111e:	60f8      	str	r0, [r7, #12]
 8001120:	60b9      	str	r1, [r7, #8]
 8001122:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001124:	2300      	movs	r3, #0
 8001126:	617b      	str	r3, [r7, #20]
 8001128:	e00a      	b.n	8001140 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800112a:	f3af 8000 	nop.w
 800112e:	4601      	mov	r1, r0
 8001130:	68bb      	ldr	r3, [r7, #8]
 8001132:	1c5a      	adds	r2, r3, #1
 8001134:	60ba      	str	r2, [r7, #8]
 8001136:	b2ca      	uxtb	r2, r1
 8001138:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800113a:	697b      	ldr	r3, [r7, #20]
 800113c:	3301      	adds	r3, #1
 800113e:	617b      	str	r3, [r7, #20]
 8001140:	697a      	ldr	r2, [r7, #20]
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	429a      	cmp	r2, r3
 8001146:	dbf0      	blt.n	800112a <_read+0x12>
	}

return len;
 8001148:	687b      	ldr	r3, [r7, #4]
}
 800114a:	4618      	mov	r0, r3
 800114c:	3718      	adds	r7, #24
 800114e:	46bd      	mov	sp, r7
 8001150:	bd80      	pop	{r7, pc}

08001152 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001152:	b580      	push	{r7, lr}
 8001154:	b086      	sub	sp, #24
 8001156:	af00      	add	r7, sp, #0
 8001158:	60f8      	str	r0, [r7, #12]
 800115a:	60b9      	str	r1, [r7, #8]
 800115c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800115e:	2300      	movs	r3, #0
 8001160:	617b      	str	r3, [r7, #20]
 8001162:	e009      	b.n	8001178 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001164:	68bb      	ldr	r3, [r7, #8]
 8001166:	1c5a      	adds	r2, r3, #1
 8001168:	60ba      	str	r2, [r7, #8]
 800116a:	781b      	ldrb	r3, [r3, #0]
 800116c:	4618      	mov	r0, r3
 800116e:	f000 fa2f 	bl	80015d0 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001172:	697b      	ldr	r3, [r7, #20]
 8001174:	3301      	adds	r3, #1
 8001176:	617b      	str	r3, [r7, #20]
 8001178:	697a      	ldr	r2, [r7, #20]
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	429a      	cmp	r2, r3
 800117e:	dbf1      	blt.n	8001164 <_write+0x12>
	}
	return len;
 8001180:	687b      	ldr	r3, [r7, #4]
}
 8001182:	4618      	mov	r0, r3
 8001184:	3718      	adds	r7, #24
 8001186:	46bd      	mov	sp, r7
 8001188:	bd80      	pop	{r7, pc}
	...

0800118c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800118c:	b580      	push	{r7, lr}
 800118e:	b086      	sub	sp, #24
 8001190:	af00      	add	r7, sp, #0
 8001192:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001194:	4a14      	ldr	r2, [pc, #80]	; (80011e8 <_sbrk+0x5c>)
 8001196:	4b15      	ldr	r3, [pc, #84]	; (80011ec <_sbrk+0x60>)
 8001198:	1ad3      	subs	r3, r2, r3
 800119a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800119c:	697b      	ldr	r3, [r7, #20]
 800119e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80011a0:	4b13      	ldr	r3, [pc, #76]	; (80011f0 <_sbrk+0x64>)
 80011a2:	681b      	ldr	r3, [r3, #0]
 80011a4:	2b00      	cmp	r3, #0
 80011a6:	d102      	bne.n	80011ae <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80011a8:	4b11      	ldr	r3, [pc, #68]	; (80011f0 <_sbrk+0x64>)
 80011aa:	4a12      	ldr	r2, [pc, #72]	; (80011f4 <_sbrk+0x68>)
 80011ac:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80011ae:	4b10      	ldr	r3, [pc, #64]	; (80011f0 <_sbrk+0x64>)
 80011b0:	681a      	ldr	r2, [r3, #0]
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	4413      	add	r3, r2
 80011b6:	693a      	ldr	r2, [r7, #16]
 80011b8:	429a      	cmp	r2, r3
 80011ba:	d207      	bcs.n	80011cc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80011bc:	f004 f996 	bl	80054ec <__errno>
 80011c0:	4603      	mov	r3, r0
 80011c2:	220c      	movs	r2, #12
 80011c4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80011c6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80011ca:	e009      	b.n	80011e0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80011cc:	4b08      	ldr	r3, [pc, #32]	; (80011f0 <_sbrk+0x64>)
 80011ce:	681b      	ldr	r3, [r3, #0]
 80011d0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80011d2:	4b07      	ldr	r3, [pc, #28]	; (80011f0 <_sbrk+0x64>)
 80011d4:	681a      	ldr	r2, [r3, #0]
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	4413      	add	r3, r2
 80011da:	4a05      	ldr	r2, [pc, #20]	; (80011f0 <_sbrk+0x64>)
 80011dc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80011de:	68fb      	ldr	r3, [r7, #12]
}
 80011e0:	4618      	mov	r0, r3
 80011e2:	3718      	adds	r7, #24
 80011e4:	46bd      	mov	sp, r7
 80011e6:	bd80      	pop	{r7, pc}
 80011e8:	20005000 	.word	0x20005000
 80011ec:	00000400 	.word	0x00000400
 80011f0:	20000584 	.word	0x20000584
 80011f4:	20000708 	.word	0x20000708

080011f8 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80011f8:	b480      	push	{r7}
 80011fa:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80011fc:	bf00      	nop
 80011fe:	46bd      	mov	sp, r7
 8001200:	bc80      	pop	{r7}
 8001202:	4770      	bx	lr

08001204 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 0 */
#include "timepiece.h"

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef* tim_baseHandle)
{
 8001204:	b580      	push	{r7, lr}
 8001206:	b082      	sub	sp, #8
 8001208:	af00      	add	r7, sp, #0
 800120a:	6078      	str	r0, [r7, #4]
    if(tim_baseHandle->Instance == htim2.Instance)
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	681a      	ldr	r2, [r3, #0]
 8001210:	4b04      	ldr	r3, [pc, #16]	; (8001224 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001212:	681b      	ldr	r3, [r3, #0]
 8001214:	429a      	cmp	r2, r3
 8001216:	d101      	bne.n	800121c <HAL_TIM_PeriodElapsedCallback+0x18>
    {
//        HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
        timepiece();
 8001218:	f000 f94e 	bl	80014b8 <timepiece>
    }
//	if(tim_baseHandle->Instance == htim3.Instance)
//	{
//	__HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_2,pulse);
//	}
}
 800121c:	bf00      	nop
 800121e:	3708      	adds	r7, #8
 8001220:	46bd      	mov	sp, r7
 8001222:	bd80      	pop	{r7, pc}
 8001224:	20000588 	.word	0x20000588

08001228 <MX_TIM2_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim3;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001228:	b580      	push	{r7, lr}
 800122a:	b086      	sub	sp, #24
 800122c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800122e:	f107 0308 	add.w	r3, r7, #8
 8001232:	2200      	movs	r2, #0
 8001234:	601a      	str	r2, [r3, #0]
 8001236:	605a      	str	r2, [r3, #4]
 8001238:	609a      	str	r2, [r3, #8]
 800123a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800123c:	463b      	mov	r3, r7
 800123e:	2200      	movs	r2, #0
 8001240:	601a      	str	r2, [r3, #0]
 8001242:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001244:	4b1d      	ldr	r3, [pc, #116]	; (80012bc <MX_TIM2_Init+0x94>)
 8001246:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800124a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7200-1;
 800124c:	4b1b      	ldr	r3, [pc, #108]	; (80012bc <MX_TIM2_Init+0x94>)
 800124e:	f641 421f 	movw	r2, #7199	; 0x1c1f
 8001252:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001254:	4b19      	ldr	r3, [pc, #100]	; (80012bc <MX_TIM2_Init+0x94>)
 8001256:	2200      	movs	r2, #0
 8001258:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 10-1;
 800125a:	4b18      	ldr	r3, [pc, #96]	; (80012bc <MX_TIM2_Init+0x94>)
 800125c:	2209      	movs	r2, #9
 800125e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001260:	4b16      	ldr	r3, [pc, #88]	; (80012bc <MX_TIM2_Init+0x94>)
 8001262:	2200      	movs	r2, #0
 8001264:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001266:	4b15      	ldr	r3, [pc, #84]	; (80012bc <MX_TIM2_Init+0x94>)
 8001268:	2200      	movs	r2, #0
 800126a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800126c:	4813      	ldr	r0, [pc, #76]	; (80012bc <MX_TIM2_Init+0x94>)
 800126e:	f002 fa41 	bl	80036f4 <HAL_TIM_Base_Init>
 8001272:	4603      	mov	r3, r0
 8001274:	2b00      	cmp	r3, #0
 8001276:	d001      	beq.n	800127c <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8001278:	f7ff fd6d 	bl	8000d56 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800127c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001280:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001282:	f107 0308 	add.w	r3, r7, #8
 8001286:	4619      	mov	r1, r3
 8001288:	480c      	ldr	r0, [pc, #48]	; (80012bc <MX_TIM2_Init+0x94>)
 800128a:	f002 fdf9 	bl	8003e80 <HAL_TIM_ConfigClockSource>
 800128e:	4603      	mov	r3, r0
 8001290:	2b00      	cmp	r3, #0
 8001292:	d001      	beq.n	8001298 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8001294:	f7ff fd5f 	bl	8000d56 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001298:	2300      	movs	r3, #0
 800129a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800129c:	2300      	movs	r3, #0
 800129e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80012a0:	463b      	mov	r3, r7
 80012a2:	4619      	mov	r1, r3
 80012a4:	4805      	ldr	r0, [pc, #20]	; (80012bc <MX_TIM2_Init+0x94>)
 80012a6:	f003 f977 	bl	8004598 <HAL_TIMEx_MasterConfigSynchronization>
 80012aa:	4603      	mov	r3, r0
 80012ac:	2b00      	cmp	r3, #0
 80012ae:	d001      	beq.n	80012b4 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80012b0:	f7ff fd51 	bl	8000d56 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80012b4:	bf00      	nop
 80012b6:	3718      	adds	r7, #24
 80012b8:	46bd      	mov	sp, r7
 80012ba:	bd80      	pop	{r7, pc}
 80012bc:	20000588 	.word	0x20000588

080012c0 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 80012c0:	b580      	push	{r7, lr}
 80012c2:	b08e      	sub	sp, #56	; 0x38
 80012c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80012c6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80012ca:	2200      	movs	r2, #0
 80012cc:	601a      	str	r2, [r3, #0]
 80012ce:	605a      	str	r2, [r3, #4]
 80012d0:	609a      	str	r2, [r3, #8]
 80012d2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80012d4:	f107 0320 	add.w	r3, r7, #32
 80012d8:	2200      	movs	r2, #0
 80012da:	601a      	str	r2, [r3, #0]
 80012dc:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80012de:	1d3b      	adds	r3, r7, #4
 80012e0:	2200      	movs	r2, #0
 80012e2:	601a      	str	r2, [r3, #0]
 80012e4:	605a      	str	r2, [r3, #4]
 80012e6:	609a      	str	r2, [r3, #8]
 80012e8:	60da      	str	r2, [r3, #12]
 80012ea:	611a      	str	r2, [r3, #16]
 80012ec:	615a      	str	r2, [r3, #20]
 80012ee:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80012f0:	4b2c      	ldr	r3, [pc, #176]	; (80013a4 <MX_TIM3_Init+0xe4>)
 80012f2:	4a2d      	ldr	r2, [pc, #180]	; (80013a8 <MX_TIM3_Init+0xe8>)
 80012f4:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 72-1;
 80012f6:	4b2b      	ldr	r3, [pc, #172]	; (80013a4 <MX_TIM3_Init+0xe4>)
 80012f8:	2247      	movs	r2, #71	; 0x47
 80012fa:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80012fc:	4b29      	ldr	r3, [pc, #164]	; (80013a4 <MX_TIM3_Init+0xe4>)
 80012fe:	2200      	movs	r2, #0
 8001300:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1000-1;
 8001302:	4b28      	ldr	r3, [pc, #160]	; (80013a4 <MX_TIM3_Init+0xe4>)
 8001304:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001308:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800130a:	4b26      	ldr	r3, [pc, #152]	; (80013a4 <MX_TIM3_Init+0xe4>)
 800130c:	2200      	movs	r2, #0
 800130e:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001310:	4b24      	ldr	r3, [pc, #144]	; (80013a4 <MX_TIM3_Init+0xe4>)
 8001312:	2280      	movs	r2, #128	; 0x80
 8001314:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001316:	4823      	ldr	r0, [pc, #140]	; (80013a4 <MX_TIM3_Init+0xe4>)
 8001318:	f002 f9ec 	bl	80036f4 <HAL_TIM_Base_Init>
 800131c:	4603      	mov	r3, r0
 800131e:	2b00      	cmp	r3, #0
 8001320:	d001      	beq.n	8001326 <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 8001322:	f7ff fd18 	bl	8000d56 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001326:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800132a:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800132c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001330:	4619      	mov	r1, r3
 8001332:	481c      	ldr	r0, [pc, #112]	; (80013a4 <MX_TIM3_Init+0xe4>)
 8001334:	f002 fda4 	bl	8003e80 <HAL_TIM_ConfigClockSource>
 8001338:	4603      	mov	r3, r0
 800133a:	2b00      	cmp	r3, #0
 800133c:	d001      	beq.n	8001342 <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 800133e:	f7ff fd0a 	bl	8000d56 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001342:	4818      	ldr	r0, [pc, #96]	; (80013a4 <MX_TIM3_Init+0xe4>)
 8001344:	f002 fa78 	bl	8003838 <HAL_TIM_PWM_Init>
 8001348:	4603      	mov	r3, r0
 800134a:	2b00      	cmp	r3, #0
 800134c:	d001      	beq.n	8001352 <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 800134e:	f7ff fd02 	bl	8000d56 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001352:	2300      	movs	r3, #0
 8001354:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001356:	2300      	movs	r3, #0
 8001358:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800135a:	f107 0320 	add.w	r3, r7, #32
 800135e:	4619      	mov	r1, r3
 8001360:	4810      	ldr	r0, [pc, #64]	; (80013a4 <MX_TIM3_Init+0xe4>)
 8001362:	f003 f919 	bl	8004598 <HAL_TIMEx_MasterConfigSynchronization>
 8001366:	4603      	mov	r3, r0
 8001368:	2b00      	cmp	r3, #0
 800136a:	d001      	beq.n	8001370 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 800136c:	f7ff fcf3 	bl	8000d56 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001370:	2360      	movs	r3, #96	; 0x60
 8001372:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001374:	2300      	movs	r3, #0
 8001376:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 8001378:	2302      	movs	r3, #2
 800137a:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800137c:	2300      	movs	r3, #0
 800137e:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001380:	1d3b      	adds	r3, r7, #4
 8001382:	2204      	movs	r2, #4
 8001384:	4619      	mov	r1, r3
 8001386:	4807      	ldr	r0, [pc, #28]	; (80013a4 <MX_TIM3_Init+0xe4>)
 8001388:	f002 fcbc 	bl	8003d04 <HAL_TIM_PWM_ConfigChannel>
 800138c:	4603      	mov	r3, r0
 800138e:	2b00      	cmp	r3, #0
 8001390:	d001      	beq.n	8001396 <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 8001392:	f7ff fce0 	bl	8000d56 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001396:	4803      	ldr	r0, [pc, #12]	; (80013a4 <MX_TIM3_Init+0xe4>)
 8001398:	f000 f848 	bl	800142c <HAL_TIM_MspPostInit>

}
 800139c:	bf00      	nop
 800139e:	3738      	adds	r7, #56	; 0x38
 80013a0:	46bd      	mov	sp, r7
 80013a2:	bd80      	pop	{r7, pc}
 80013a4:	200005d0 	.word	0x200005d0
 80013a8:	40000400 	.word	0x40000400

080013ac <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80013ac:	b580      	push	{r7, lr}
 80013ae:	b084      	sub	sp, #16
 80013b0:	af00      	add	r7, sp, #0
 80013b2:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	681b      	ldr	r3, [r3, #0]
 80013b8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80013bc:	d114      	bne.n	80013e8 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80013be:	4b19      	ldr	r3, [pc, #100]	; (8001424 <HAL_TIM_Base_MspInit+0x78>)
 80013c0:	69db      	ldr	r3, [r3, #28]
 80013c2:	4a18      	ldr	r2, [pc, #96]	; (8001424 <HAL_TIM_Base_MspInit+0x78>)
 80013c4:	f043 0301 	orr.w	r3, r3, #1
 80013c8:	61d3      	str	r3, [r2, #28]
 80013ca:	4b16      	ldr	r3, [pc, #88]	; (8001424 <HAL_TIM_Base_MspInit+0x78>)
 80013cc:	69db      	ldr	r3, [r3, #28]
 80013ce:	f003 0301 	and.w	r3, r3, #1
 80013d2:	60fb      	str	r3, [r7, #12]
 80013d4:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80013d6:	2200      	movs	r2, #0
 80013d8:	2100      	movs	r1, #0
 80013da:	201c      	movs	r0, #28
 80013dc:	f000 fb63 	bl	8001aa6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80013e0:	201c      	movs	r0, #28
 80013e2:	f000 fb7c 	bl	8001ade <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 80013e6:	e018      	b.n	800141a <HAL_TIM_Base_MspInit+0x6e>
  else if(tim_baseHandle->Instance==TIM3)
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	681b      	ldr	r3, [r3, #0]
 80013ec:	4a0e      	ldr	r2, [pc, #56]	; (8001428 <HAL_TIM_Base_MspInit+0x7c>)
 80013ee:	4293      	cmp	r3, r2
 80013f0:	d113      	bne.n	800141a <HAL_TIM_Base_MspInit+0x6e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80013f2:	4b0c      	ldr	r3, [pc, #48]	; (8001424 <HAL_TIM_Base_MspInit+0x78>)
 80013f4:	69db      	ldr	r3, [r3, #28]
 80013f6:	4a0b      	ldr	r2, [pc, #44]	; (8001424 <HAL_TIM_Base_MspInit+0x78>)
 80013f8:	f043 0302 	orr.w	r3, r3, #2
 80013fc:	61d3      	str	r3, [r2, #28]
 80013fe:	4b09      	ldr	r3, [pc, #36]	; (8001424 <HAL_TIM_Base_MspInit+0x78>)
 8001400:	69db      	ldr	r3, [r3, #28]
 8001402:	f003 0302 	and.w	r3, r3, #2
 8001406:	60bb      	str	r3, [r7, #8]
 8001408:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 800140a:	2200      	movs	r2, #0
 800140c:	2100      	movs	r1, #0
 800140e:	201d      	movs	r0, #29
 8001410:	f000 fb49 	bl	8001aa6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001414:	201d      	movs	r0, #29
 8001416:	f000 fb62 	bl	8001ade <HAL_NVIC_EnableIRQ>
}
 800141a:	bf00      	nop
 800141c:	3710      	adds	r7, #16
 800141e:	46bd      	mov	sp, r7
 8001420:	bd80      	pop	{r7, pc}
 8001422:	bf00      	nop
 8001424:	40021000 	.word	0x40021000
 8001428:	40000400 	.word	0x40000400

0800142c <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 800142c:	b580      	push	{r7, lr}
 800142e:	b088      	sub	sp, #32
 8001430:	af00      	add	r7, sp, #0
 8001432:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001434:	f107 030c 	add.w	r3, r7, #12
 8001438:	2200      	movs	r2, #0
 800143a:	601a      	str	r2, [r3, #0]
 800143c:	605a      	str	r2, [r3, #4]
 800143e:	609a      	str	r2, [r3, #8]
 8001440:	60da      	str	r2, [r3, #12]
  if(timHandle->Instance==TIM3)
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	681b      	ldr	r3, [r3, #0]
 8001446:	4a18      	ldr	r2, [pc, #96]	; (80014a8 <HAL_TIM_MspPostInit+0x7c>)
 8001448:	4293      	cmp	r3, r2
 800144a:	d129      	bne.n	80014a0 <HAL_TIM_MspPostInit+0x74>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800144c:	4b17      	ldr	r3, [pc, #92]	; (80014ac <HAL_TIM_MspPostInit+0x80>)
 800144e:	699b      	ldr	r3, [r3, #24]
 8001450:	4a16      	ldr	r2, [pc, #88]	; (80014ac <HAL_TIM_MspPostInit+0x80>)
 8001452:	f043 0308 	orr.w	r3, r3, #8
 8001456:	6193      	str	r3, [r2, #24]
 8001458:	4b14      	ldr	r3, [pc, #80]	; (80014ac <HAL_TIM_MspPostInit+0x80>)
 800145a:	699b      	ldr	r3, [r3, #24]
 800145c:	f003 0308 	and.w	r3, r3, #8
 8001460:	60bb      	str	r3, [r7, #8]
 8001462:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PB5     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8001464:	2320      	movs	r3, #32
 8001466:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001468:	2302      	movs	r3, #2
 800146a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800146c:	2303      	movs	r3, #3
 800146e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001470:	f107 030c 	add.w	r3, r7, #12
 8001474:	4619      	mov	r1, r3
 8001476:	480e      	ldr	r0, [pc, #56]	; (80014b0 <HAL_TIM_MspPostInit+0x84>)
 8001478:	f000 fdea 	bl	8002050 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_TIM3_PARTIAL();
 800147c:	4b0d      	ldr	r3, [pc, #52]	; (80014b4 <HAL_TIM_MspPostInit+0x88>)
 800147e:	685b      	ldr	r3, [r3, #4]
 8001480:	61fb      	str	r3, [r7, #28]
 8001482:	69fb      	ldr	r3, [r7, #28]
 8001484:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8001488:	61fb      	str	r3, [r7, #28]
 800148a:	69fb      	ldr	r3, [r7, #28]
 800148c:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8001490:	61fb      	str	r3, [r7, #28]
 8001492:	69fb      	ldr	r3, [r7, #28]
 8001494:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001498:	61fb      	str	r3, [r7, #28]
 800149a:	4a06      	ldr	r2, [pc, #24]	; (80014b4 <HAL_TIM_MspPostInit+0x88>)
 800149c:	69fb      	ldr	r3, [r7, #28]
 800149e:	6053      	str	r3, [r2, #4]
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 80014a0:	bf00      	nop
 80014a2:	3720      	adds	r7, #32
 80014a4:	46bd      	mov	sp, r7
 80014a6:	bd80      	pop	{r7, pc}
 80014a8:	40000400 	.word	0x40000400
 80014ac:	40021000 	.word	0x40021000
 80014b0:	40010c00 	.word	0x40010c00
 80014b4:	40010000 	.word	0x40010000

080014b8 <timepiece>:
 uint8_t flag_100ms = 0;
 uint8_t flag_sec = 0;


void timepiece()
{
 80014b8:	b480      	push	{r7}
 80014ba:	af00      	add	r7, sp, #0

	time_1ms++;
 80014bc:	4b37      	ldr	r3, [pc, #220]	; (800159c <timepiece+0xe4>)
 80014be:	781b      	ldrb	r3, [r3, #0]
 80014c0:	3301      	adds	r3, #1
 80014c2:	b2da      	uxtb	r2, r3
 80014c4:	4b35      	ldr	r3, [pc, #212]	; (800159c <timepiece+0xe4>)
 80014c6:	701a      	strb	r2, [r3, #0]
	if(time_1ms%1 == 0)
	{
		flag_1ms = 1;
 80014c8:	4b35      	ldr	r3, [pc, #212]	; (80015a0 <timepiece+0xe8>)
 80014ca:	2201      	movs	r2, #1
 80014cc:	701a      	strb	r2, [r3, #0]
		time_1ms = 0;
 80014ce:	4b33      	ldr	r3, [pc, #204]	; (800159c <timepiece+0xe4>)
 80014d0:	2200      	movs	r2, #0
 80014d2:	701a      	strb	r2, [r3, #0]
	}

	time_2ms++;
 80014d4:	4b33      	ldr	r3, [pc, #204]	; (80015a4 <timepiece+0xec>)
 80014d6:	781b      	ldrb	r3, [r3, #0]
 80014d8:	3301      	adds	r3, #1
 80014da:	b2da      	uxtb	r2, r3
 80014dc:	4b31      	ldr	r3, [pc, #196]	; (80015a4 <timepiece+0xec>)
 80014de:	701a      	strb	r2, [r3, #0]
	if(time_2ms%2 == 0)
 80014e0:	4b30      	ldr	r3, [pc, #192]	; (80015a4 <timepiece+0xec>)
 80014e2:	781b      	ldrb	r3, [r3, #0]
 80014e4:	f003 0301 	and.w	r3, r3, #1
 80014e8:	b2db      	uxtb	r3, r3
 80014ea:	2b00      	cmp	r3, #0
 80014ec:	d105      	bne.n	80014fa <timepiece+0x42>
	{
		flag_2ms = 1;
 80014ee:	4b2e      	ldr	r3, [pc, #184]	; (80015a8 <timepiece+0xf0>)
 80014f0:	2201      	movs	r2, #1
 80014f2:	701a      	strb	r2, [r3, #0]
		time_2ms = 0;
 80014f4:	4b2b      	ldr	r3, [pc, #172]	; (80015a4 <timepiece+0xec>)
 80014f6:	2200      	movs	r2, #0
 80014f8:	701a      	strb	r2, [r3, #0]
	}

	time_10ms++;
 80014fa:	4b2c      	ldr	r3, [pc, #176]	; (80015ac <timepiece+0xf4>)
 80014fc:	781b      	ldrb	r3, [r3, #0]
 80014fe:	3301      	adds	r3, #1
 8001500:	b2da      	uxtb	r2, r3
 8001502:	4b2a      	ldr	r3, [pc, #168]	; (80015ac <timepiece+0xf4>)
 8001504:	701a      	strb	r2, [r3, #0]
	if(time_10ms%10 == 0)
 8001506:	4b29      	ldr	r3, [pc, #164]	; (80015ac <timepiece+0xf4>)
 8001508:	781a      	ldrb	r2, [r3, #0]
 800150a:	4b29      	ldr	r3, [pc, #164]	; (80015b0 <timepiece+0xf8>)
 800150c:	fba3 1302 	umull	r1, r3, r3, r2
 8001510:	08d9      	lsrs	r1, r3, #3
 8001512:	460b      	mov	r3, r1
 8001514:	009b      	lsls	r3, r3, #2
 8001516:	440b      	add	r3, r1
 8001518:	005b      	lsls	r3, r3, #1
 800151a:	1ad3      	subs	r3, r2, r3
 800151c:	b2db      	uxtb	r3, r3
 800151e:	2b00      	cmp	r3, #0
 8001520:	d105      	bne.n	800152e <timepiece+0x76>
	{
		flag_10ms = 1;
 8001522:	4b24      	ldr	r3, [pc, #144]	; (80015b4 <timepiece+0xfc>)
 8001524:	2201      	movs	r2, #1
 8001526:	701a      	strb	r2, [r3, #0]
		time_10ms = 0;
 8001528:	4b20      	ldr	r3, [pc, #128]	; (80015ac <timepiece+0xf4>)
 800152a:	2200      	movs	r2, #0
 800152c:	701a      	strb	r2, [r3, #0]
	}

	time_100ms++;
 800152e:	4b22      	ldr	r3, [pc, #136]	; (80015b8 <timepiece+0x100>)
 8001530:	781b      	ldrb	r3, [r3, #0]
 8001532:	3301      	adds	r3, #1
 8001534:	b2da      	uxtb	r2, r3
 8001536:	4b20      	ldr	r3, [pc, #128]	; (80015b8 <timepiece+0x100>)
 8001538:	701a      	strb	r2, [r3, #0]
	if(time_100ms%100 == 0)
 800153a:	4b1f      	ldr	r3, [pc, #124]	; (80015b8 <timepiece+0x100>)
 800153c:	781b      	ldrb	r3, [r3, #0]
 800153e:	4a1f      	ldr	r2, [pc, #124]	; (80015bc <timepiece+0x104>)
 8001540:	fba2 1203 	umull	r1, r2, r2, r3
 8001544:	0952      	lsrs	r2, r2, #5
 8001546:	2164      	movs	r1, #100	; 0x64
 8001548:	fb01 f202 	mul.w	r2, r1, r2
 800154c:	1a9b      	subs	r3, r3, r2
 800154e:	b2db      	uxtb	r3, r3
 8001550:	2b00      	cmp	r3, #0
 8001552:	d105      	bne.n	8001560 <timepiece+0xa8>
	{
		flag_100ms = 1;
 8001554:	4b1a      	ldr	r3, [pc, #104]	; (80015c0 <timepiece+0x108>)
 8001556:	2201      	movs	r2, #1
 8001558:	701a      	strb	r2, [r3, #0]
		time_100ms = 0;
 800155a:	4b17      	ldr	r3, [pc, #92]	; (80015b8 <timepiece+0x100>)
 800155c:	2200      	movs	r2, #0
 800155e:	701a      	strb	r2, [r3, #0]
	}

	time_sec++;
 8001560:	4b18      	ldr	r3, [pc, #96]	; (80015c4 <timepiece+0x10c>)
 8001562:	881b      	ldrh	r3, [r3, #0]
 8001564:	3301      	adds	r3, #1
 8001566:	b29a      	uxth	r2, r3
 8001568:	4b16      	ldr	r3, [pc, #88]	; (80015c4 <timepiece+0x10c>)
 800156a:	801a      	strh	r2, [r3, #0]
	if(time_sec%1000 == 0)
 800156c:	4b15      	ldr	r3, [pc, #84]	; (80015c4 <timepiece+0x10c>)
 800156e:	881b      	ldrh	r3, [r3, #0]
 8001570:	4a15      	ldr	r2, [pc, #84]	; (80015c8 <timepiece+0x110>)
 8001572:	fba2 1203 	umull	r1, r2, r2, r3
 8001576:	0992      	lsrs	r2, r2, #6
 8001578:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800157c:	fb01 f202 	mul.w	r2, r1, r2
 8001580:	1a9b      	subs	r3, r3, r2
 8001582:	b29b      	uxth	r3, r3
 8001584:	2b00      	cmp	r3, #0
 8001586:	d105      	bne.n	8001594 <timepiece+0xdc>
	{

		flag_sec = 1;
 8001588:	4b10      	ldr	r3, [pc, #64]	; (80015cc <timepiece+0x114>)
 800158a:	2201      	movs	r2, #1
 800158c:	701a      	strb	r2, [r3, #0]
		time_sec = 0;
 800158e:	4b0d      	ldr	r3, [pc, #52]	; (80015c4 <timepiece+0x10c>)
 8001590:	2200      	movs	r2, #0
 8001592:	801a      	strh	r2, [r3, #0]
	}

}
 8001594:	bf00      	nop
 8001596:	46bd      	mov	sp, r7
 8001598:	bc80      	pop	{r7}
 800159a:	4770      	bx	lr
 800159c:	20000618 	.word	0x20000618
 80015a0:	2000061e 	.word	0x2000061e
 80015a4:	20000619 	.word	0x20000619
 80015a8:	2000061f 	.word	0x2000061f
 80015ac:	2000061a 	.word	0x2000061a
 80015b0:	cccccccd 	.word	0xcccccccd
 80015b4:	20000620 	.word	0x20000620
 80015b8:	2000061b 	.word	0x2000061b
 80015bc:	51eb851f 	.word	0x51eb851f
 80015c0:	20000621 	.word	0x20000621
 80015c4:	2000061c 	.word	0x2000061c
 80015c8:	10624dd3 	.word	0x10624dd3
 80015cc:	20000622 	.word	0x20000622

080015d0 <__io_putchar>:
#ifdef __GNUC__

#define PUTCHAR_PROTOTYPE int __io_putchar(int ch)

PUTCHAR_PROTOTYPE
{
 80015d0:	b580      	push	{r7, lr}
 80015d2:	b082      	sub	sp, #8
 80015d4:	af00      	add	r7, sp, #0
 80015d6:	6078      	str	r0, [r7, #4]
    //注意下面第一个参数是&husart1，因为cubemx配置了串�???1自动生成�???
    HAL_UART_Transmit(&huart1, (uint8_t*)&ch, 1, HAL_MAX_DELAY);
 80015d8:	1d39      	adds	r1, r7, #4
 80015da:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80015de:	2201      	movs	r2, #1
 80015e0:	4803      	ldr	r0, [pc, #12]	; (80015f0 <__io_putchar+0x20>)
 80015e2:	f003 f896 	bl	8004712 <HAL_UART_Transmit>
    return ch;
 80015e6:	687b      	ldr	r3, [r7, #4]
}
 80015e8:	4618      	mov	r0, r3
 80015ea:	3708      	adds	r7, #8
 80015ec:	46bd      	mov	sp, r7
 80015ee:	bd80      	pop	{r7, pc}
 80015f0:	20000624 	.word	0x20000624

080015f4 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart1_tx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80015f4:	b580      	push	{r7, lr}
 80015f6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80015f8:	4b11      	ldr	r3, [pc, #68]	; (8001640 <MX_USART1_UART_Init+0x4c>)
 80015fa:	4a12      	ldr	r2, [pc, #72]	; (8001644 <MX_USART1_UART_Init+0x50>)
 80015fc:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80015fe:	4b10      	ldr	r3, [pc, #64]	; (8001640 <MX_USART1_UART_Init+0x4c>)
 8001600:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001604:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001606:	4b0e      	ldr	r3, [pc, #56]	; (8001640 <MX_USART1_UART_Init+0x4c>)
 8001608:	2200      	movs	r2, #0
 800160a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800160c:	4b0c      	ldr	r3, [pc, #48]	; (8001640 <MX_USART1_UART_Init+0x4c>)
 800160e:	2200      	movs	r2, #0
 8001610:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001612:	4b0b      	ldr	r3, [pc, #44]	; (8001640 <MX_USART1_UART_Init+0x4c>)
 8001614:	2200      	movs	r2, #0
 8001616:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001618:	4b09      	ldr	r3, [pc, #36]	; (8001640 <MX_USART1_UART_Init+0x4c>)
 800161a:	220c      	movs	r2, #12
 800161c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800161e:	4b08      	ldr	r3, [pc, #32]	; (8001640 <MX_USART1_UART_Init+0x4c>)
 8001620:	2200      	movs	r2, #0
 8001622:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001624:	4b06      	ldr	r3, [pc, #24]	; (8001640 <MX_USART1_UART_Init+0x4c>)
 8001626:	2200      	movs	r2, #0
 8001628:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800162a:	4805      	ldr	r0, [pc, #20]	; (8001640 <MX_USART1_UART_Init+0x4c>)
 800162c:	f003 f824 	bl	8004678 <HAL_UART_Init>
 8001630:	4603      	mov	r3, r0
 8001632:	2b00      	cmp	r3, #0
 8001634:	d001      	beq.n	800163a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001636:	f7ff fb8e 	bl	8000d56 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800163a:	bf00      	nop
 800163c:	bd80      	pop	{r7, pc}
 800163e:	bf00      	nop
 8001640:	20000624 	.word	0x20000624
 8001644:	40013800 	.word	0x40013800

08001648 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001648:	b580      	push	{r7, lr}
 800164a:	b088      	sub	sp, #32
 800164c:	af00      	add	r7, sp, #0
 800164e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001650:	f107 0310 	add.w	r3, r7, #16
 8001654:	2200      	movs	r2, #0
 8001656:	601a      	str	r2, [r3, #0]
 8001658:	605a      	str	r2, [r3, #4]
 800165a:	609a      	str	r2, [r3, #8]
 800165c:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	4a48      	ldr	r2, [pc, #288]	; (8001784 <HAL_UART_MspInit+0x13c>)
 8001664:	4293      	cmp	r3, r2
 8001666:	f040 8088 	bne.w	800177a <HAL_UART_MspInit+0x132>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800166a:	4b47      	ldr	r3, [pc, #284]	; (8001788 <HAL_UART_MspInit+0x140>)
 800166c:	699b      	ldr	r3, [r3, #24]
 800166e:	4a46      	ldr	r2, [pc, #280]	; (8001788 <HAL_UART_MspInit+0x140>)
 8001670:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001674:	6193      	str	r3, [r2, #24]
 8001676:	4b44      	ldr	r3, [pc, #272]	; (8001788 <HAL_UART_MspInit+0x140>)
 8001678:	699b      	ldr	r3, [r3, #24]
 800167a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800167e:	60fb      	str	r3, [r7, #12]
 8001680:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001682:	4b41      	ldr	r3, [pc, #260]	; (8001788 <HAL_UART_MspInit+0x140>)
 8001684:	699b      	ldr	r3, [r3, #24]
 8001686:	4a40      	ldr	r2, [pc, #256]	; (8001788 <HAL_UART_MspInit+0x140>)
 8001688:	f043 0304 	orr.w	r3, r3, #4
 800168c:	6193      	str	r3, [r2, #24]
 800168e:	4b3e      	ldr	r3, [pc, #248]	; (8001788 <HAL_UART_MspInit+0x140>)
 8001690:	699b      	ldr	r3, [r3, #24]
 8001692:	f003 0304 	and.w	r3, r3, #4
 8001696:	60bb      	str	r3, [r7, #8]
 8001698:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800169a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800169e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016a0:	2302      	movs	r3, #2
 80016a2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80016a4:	2303      	movs	r3, #3
 80016a6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016a8:	f107 0310 	add.w	r3, r7, #16
 80016ac:	4619      	mov	r1, r3
 80016ae:	4837      	ldr	r0, [pc, #220]	; (800178c <HAL_UART_MspInit+0x144>)
 80016b0:	f000 fcce 	bl	8002050 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80016b4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80016b8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80016ba:	2300      	movs	r3, #0
 80016bc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016be:	2300      	movs	r3, #0
 80016c0:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016c2:	f107 0310 	add.w	r3, r7, #16
 80016c6:	4619      	mov	r1, r3
 80016c8:	4830      	ldr	r0, [pc, #192]	; (800178c <HAL_UART_MspInit+0x144>)
 80016ca:	f000 fcc1 	bl	8002050 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel5;
 80016ce:	4b30      	ldr	r3, [pc, #192]	; (8001790 <HAL_UART_MspInit+0x148>)
 80016d0:	4a30      	ldr	r2, [pc, #192]	; (8001794 <HAL_UART_MspInit+0x14c>)
 80016d2:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80016d4:	4b2e      	ldr	r3, [pc, #184]	; (8001790 <HAL_UART_MspInit+0x148>)
 80016d6:	2200      	movs	r2, #0
 80016d8:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80016da:	4b2d      	ldr	r3, [pc, #180]	; (8001790 <HAL_UART_MspInit+0x148>)
 80016dc:	2200      	movs	r2, #0
 80016de:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80016e0:	4b2b      	ldr	r3, [pc, #172]	; (8001790 <HAL_UART_MspInit+0x148>)
 80016e2:	2280      	movs	r2, #128	; 0x80
 80016e4:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80016e6:	4b2a      	ldr	r3, [pc, #168]	; (8001790 <HAL_UART_MspInit+0x148>)
 80016e8:	2200      	movs	r2, #0
 80016ea:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80016ec:	4b28      	ldr	r3, [pc, #160]	; (8001790 <HAL_UART_MspInit+0x148>)
 80016ee:	2200      	movs	r2, #0
 80016f0:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 80016f2:	4b27      	ldr	r3, [pc, #156]	; (8001790 <HAL_UART_MspInit+0x148>)
 80016f4:	2220      	movs	r2, #32
 80016f6:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 80016f8:	4b25      	ldr	r3, [pc, #148]	; (8001790 <HAL_UART_MspInit+0x148>)
 80016fa:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80016fe:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8001700:	4823      	ldr	r0, [pc, #140]	; (8001790 <HAL_UART_MspInit+0x148>)
 8001702:	f000 fa07 	bl	8001b14 <HAL_DMA_Init>
 8001706:	4603      	mov	r3, r0
 8001708:	2b00      	cmp	r3, #0
 800170a:	d001      	beq.n	8001710 <HAL_UART_MspInit+0xc8>
    {
      Error_Handler();
 800170c:	f7ff fb23 	bl	8000d56 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	4a1f      	ldr	r2, [pc, #124]	; (8001790 <HAL_UART_MspInit+0x148>)
 8001714:	639a      	str	r2, [r3, #56]	; 0x38
 8001716:	4a1e      	ldr	r2, [pc, #120]	; (8001790 <HAL_UART_MspInit+0x148>)
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	6253      	str	r3, [r2, #36]	; 0x24

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Channel4;
 800171c:	4b1e      	ldr	r3, [pc, #120]	; (8001798 <HAL_UART_MspInit+0x150>)
 800171e:	4a1f      	ldr	r2, [pc, #124]	; (800179c <HAL_UART_MspInit+0x154>)
 8001720:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001722:	4b1d      	ldr	r3, [pc, #116]	; (8001798 <HAL_UART_MspInit+0x150>)
 8001724:	2210      	movs	r2, #16
 8001726:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001728:	4b1b      	ldr	r3, [pc, #108]	; (8001798 <HAL_UART_MspInit+0x150>)
 800172a:	2200      	movs	r2, #0
 800172c:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 800172e:	4b1a      	ldr	r3, [pc, #104]	; (8001798 <HAL_UART_MspInit+0x150>)
 8001730:	2280      	movs	r2, #128	; 0x80
 8001732:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001734:	4b18      	ldr	r3, [pc, #96]	; (8001798 <HAL_UART_MspInit+0x150>)
 8001736:	2200      	movs	r2, #0
 8001738:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800173a:	4b17      	ldr	r3, [pc, #92]	; (8001798 <HAL_UART_MspInit+0x150>)
 800173c:	2200      	movs	r2, #0
 800173e:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8001740:	4b15      	ldr	r3, [pc, #84]	; (8001798 <HAL_UART_MspInit+0x150>)
 8001742:	2200      	movs	r2, #0
 8001744:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8001746:	4b14      	ldr	r3, [pc, #80]	; (8001798 <HAL_UART_MspInit+0x150>)
 8001748:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800174c:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 800174e:	4812      	ldr	r0, [pc, #72]	; (8001798 <HAL_UART_MspInit+0x150>)
 8001750:	f000 f9e0 	bl	8001b14 <HAL_DMA_Init>
 8001754:	4603      	mov	r3, r0
 8001756:	2b00      	cmp	r3, #0
 8001758:	d001      	beq.n	800175e <HAL_UART_MspInit+0x116>
    {
      Error_Handler();
 800175a:	f7ff fafc 	bl	8000d56 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	4a0d      	ldr	r2, [pc, #52]	; (8001798 <HAL_UART_MspInit+0x150>)
 8001762:	635a      	str	r2, [r3, #52]	; 0x34
 8001764:	4a0c      	ldr	r2, [pc, #48]	; (8001798 <HAL_UART_MspInit+0x150>)
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	6253      	str	r3, [r2, #36]	; 0x24

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 1, 0);
 800176a:	2200      	movs	r2, #0
 800176c:	2101      	movs	r1, #1
 800176e:	2025      	movs	r0, #37	; 0x25
 8001770:	f000 f999 	bl	8001aa6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001774:	2025      	movs	r0, #37	; 0x25
 8001776:	f000 f9b2 	bl	8001ade <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 800177a:	bf00      	nop
 800177c:	3720      	adds	r7, #32
 800177e:	46bd      	mov	sp, r7
 8001780:	bd80      	pop	{r7, pc}
 8001782:	bf00      	nop
 8001784:	40013800 	.word	0x40013800
 8001788:	40021000 	.word	0x40021000
 800178c:	40010800 	.word	0x40010800
 8001790:	20000668 	.word	0x20000668
 8001794:	40020058 	.word	0x40020058
 8001798:	200006ac 	.word	0x200006ac
 800179c:	40020044 	.word	0x40020044

080017a0 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80017a0:	480c      	ldr	r0, [pc, #48]	; (80017d4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80017a2:	490d      	ldr	r1, [pc, #52]	; (80017d8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80017a4:	4a0d      	ldr	r2, [pc, #52]	; (80017dc <LoopFillZerobss+0x1a>)
  movs r3, #0
 80017a6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80017a8:	e002      	b.n	80017b0 <LoopCopyDataInit>

080017aa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80017aa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80017ac:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80017ae:	3304      	adds	r3, #4

080017b0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80017b0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80017b2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80017b4:	d3f9      	bcc.n	80017aa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80017b6:	4a0a      	ldr	r2, [pc, #40]	; (80017e0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80017b8:	4c0a      	ldr	r4, [pc, #40]	; (80017e4 <LoopFillZerobss+0x22>)
  movs r3, #0
 80017ba:	2300      	movs	r3, #0
  b LoopFillZerobss
 80017bc:	e001      	b.n	80017c2 <LoopFillZerobss>

080017be <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80017be:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80017c0:	3204      	adds	r2, #4

080017c2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80017c2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80017c4:	d3fb      	bcc.n	80017be <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80017c6:	f7ff fd17 	bl	80011f8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80017ca:	f003 fe95 	bl	80054f8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80017ce:	f7ff fa3d 	bl	8000c4c <main>
  bx lr
 80017d2:	4770      	bx	lr
  ldr r0, =_sdata
 80017d4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80017d8:	20000308 	.word	0x20000308
  ldr r2, =_sidata
 80017dc:	080067e4 	.word	0x080067e4
  ldr r2, =_sbss
 80017e0:	20000308 	.word	0x20000308
  ldr r4, =_ebss
 80017e4:	20000704 	.word	0x20000704

080017e8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80017e8:	e7fe      	b.n	80017e8 <ADC1_2_IRQHandler>
	...

080017ec <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80017ec:	b580      	push	{r7, lr}
 80017ee:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80017f0:	4b08      	ldr	r3, [pc, #32]	; (8001814 <HAL_Init+0x28>)
 80017f2:	681b      	ldr	r3, [r3, #0]
 80017f4:	4a07      	ldr	r2, [pc, #28]	; (8001814 <HAL_Init+0x28>)
 80017f6:	f043 0310 	orr.w	r3, r3, #16
 80017fa:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80017fc:	2003      	movs	r0, #3
 80017fe:	f000 f947 	bl	8001a90 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001802:	200f      	movs	r0, #15
 8001804:	f000 f808 	bl	8001818 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001808:	f7ff fbbe 	bl	8000f88 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800180c:	2300      	movs	r3, #0
}
 800180e:	4618      	mov	r0, r3
 8001810:	bd80      	pop	{r7, pc}
 8001812:	bf00      	nop
 8001814:	40022000 	.word	0x40022000

08001818 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001818:	b580      	push	{r7, lr}
 800181a:	b082      	sub	sp, #8
 800181c:	af00      	add	r7, sp, #0
 800181e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001820:	4b12      	ldr	r3, [pc, #72]	; (800186c <HAL_InitTick+0x54>)
 8001822:	681a      	ldr	r2, [r3, #0]
 8001824:	4b12      	ldr	r3, [pc, #72]	; (8001870 <HAL_InitTick+0x58>)
 8001826:	781b      	ldrb	r3, [r3, #0]
 8001828:	4619      	mov	r1, r3
 800182a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800182e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001832:	fbb2 f3f3 	udiv	r3, r2, r3
 8001836:	4618      	mov	r0, r3
 8001838:	f000 f95f 	bl	8001afa <HAL_SYSTICK_Config>
 800183c:	4603      	mov	r3, r0
 800183e:	2b00      	cmp	r3, #0
 8001840:	d001      	beq.n	8001846 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001842:	2301      	movs	r3, #1
 8001844:	e00e      	b.n	8001864 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	2b0f      	cmp	r3, #15
 800184a:	d80a      	bhi.n	8001862 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800184c:	2200      	movs	r2, #0
 800184e:	6879      	ldr	r1, [r7, #4]
 8001850:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001854:	f000 f927 	bl	8001aa6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001858:	4a06      	ldr	r2, [pc, #24]	; (8001874 <HAL_InitTick+0x5c>)
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800185e:	2300      	movs	r3, #0
 8001860:	e000      	b.n	8001864 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001862:	2301      	movs	r3, #1
}
 8001864:	4618      	mov	r0, r3
 8001866:	3708      	adds	r7, #8
 8001868:	46bd      	mov	sp, r7
 800186a:	bd80      	pop	{r7, pc}
 800186c:	20000298 	.word	0x20000298
 8001870:	200002a0 	.word	0x200002a0
 8001874:	2000029c 	.word	0x2000029c

08001878 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001878:	b480      	push	{r7}
 800187a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800187c:	4b05      	ldr	r3, [pc, #20]	; (8001894 <HAL_IncTick+0x1c>)
 800187e:	781b      	ldrb	r3, [r3, #0]
 8001880:	461a      	mov	r2, r3
 8001882:	4b05      	ldr	r3, [pc, #20]	; (8001898 <HAL_IncTick+0x20>)
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	4413      	add	r3, r2
 8001888:	4a03      	ldr	r2, [pc, #12]	; (8001898 <HAL_IncTick+0x20>)
 800188a:	6013      	str	r3, [r2, #0]
}
 800188c:	bf00      	nop
 800188e:	46bd      	mov	sp, r7
 8001890:	bc80      	pop	{r7}
 8001892:	4770      	bx	lr
 8001894:	200002a0 	.word	0x200002a0
 8001898:	200006f0 	.word	0x200006f0

0800189c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800189c:	b480      	push	{r7}
 800189e:	af00      	add	r7, sp, #0
  return uwTick;
 80018a0:	4b02      	ldr	r3, [pc, #8]	; (80018ac <HAL_GetTick+0x10>)
 80018a2:	681b      	ldr	r3, [r3, #0]
}
 80018a4:	4618      	mov	r0, r3
 80018a6:	46bd      	mov	sp, r7
 80018a8:	bc80      	pop	{r7}
 80018aa:	4770      	bx	lr
 80018ac:	200006f0 	.word	0x200006f0

080018b0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80018b0:	b580      	push	{r7, lr}
 80018b2:	b084      	sub	sp, #16
 80018b4:	af00      	add	r7, sp, #0
 80018b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80018b8:	f7ff fff0 	bl	800189c <HAL_GetTick>
 80018bc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80018c2:	68fb      	ldr	r3, [r7, #12]
 80018c4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80018c8:	d005      	beq.n	80018d6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80018ca:	4b0a      	ldr	r3, [pc, #40]	; (80018f4 <HAL_Delay+0x44>)
 80018cc:	781b      	ldrb	r3, [r3, #0]
 80018ce:	461a      	mov	r2, r3
 80018d0:	68fb      	ldr	r3, [r7, #12]
 80018d2:	4413      	add	r3, r2
 80018d4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80018d6:	bf00      	nop
 80018d8:	f7ff ffe0 	bl	800189c <HAL_GetTick>
 80018dc:	4602      	mov	r2, r0
 80018de:	68bb      	ldr	r3, [r7, #8]
 80018e0:	1ad3      	subs	r3, r2, r3
 80018e2:	68fa      	ldr	r2, [r7, #12]
 80018e4:	429a      	cmp	r2, r3
 80018e6:	d8f7      	bhi.n	80018d8 <HAL_Delay+0x28>
  {
  }
}
 80018e8:	bf00      	nop
 80018ea:	bf00      	nop
 80018ec:	3710      	adds	r7, #16
 80018ee:	46bd      	mov	sp, r7
 80018f0:	bd80      	pop	{r7, pc}
 80018f2:	bf00      	nop
 80018f4:	200002a0 	.word	0x200002a0

080018f8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80018f8:	b480      	push	{r7}
 80018fa:	b085      	sub	sp, #20
 80018fc:	af00      	add	r7, sp, #0
 80018fe:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	f003 0307 	and.w	r3, r3, #7
 8001906:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001908:	4b0c      	ldr	r3, [pc, #48]	; (800193c <__NVIC_SetPriorityGrouping+0x44>)
 800190a:	68db      	ldr	r3, [r3, #12]
 800190c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800190e:	68ba      	ldr	r2, [r7, #8]
 8001910:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001914:	4013      	ands	r3, r2
 8001916:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001918:	68fb      	ldr	r3, [r7, #12]
 800191a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800191c:	68bb      	ldr	r3, [r7, #8]
 800191e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001920:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001924:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001928:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800192a:	4a04      	ldr	r2, [pc, #16]	; (800193c <__NVIC_SetPriorityGrouping+0x44>)
 800192c:	68bb      	ldr	r3, [r7, #8]
 800192e:	60d3      	str	r3, [r2, #12]
}
 8001930:	bf00      	nop
 8001932:	3714      	adds	r7, #20
 8001934:	46bd      	mov	sp, r7
 8001936:	bc80      	pop	{r7}
 8001938:	4770      	bx	lr
 800193a:	bf00      	nop
 800193c:	e000ed00 	.word	0xe000ed00

08001940 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001940:	b480      	push	{r7}
 8001942:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001944:	4b04      	ldr	r3, [pc, #16]	; (8001958 <__NVIC_GetPriorityGrouping+0x18>)
 8001946:	68db      	ldr	r3, [r3, #12]
 8001948:	0a1b      	lsrs	r3, r3, #8
 800194a:	f003 0307 	and.w	r3, r3, #7
}
 800194e:	4618      	mov	r0, r3
 8001950:	46bd      	mov	sp, r7
 8001952:	bc80      	pop	{r7}
 8001954:	4770      	bx	lr
 8001956:	bf00      	nop
 8001958:	e000ed00 	.word	0xe000ed00

0800195c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800195c:	b480      	push	{r7}
 800195e:	b083      	sub	sp, #12
 8001960:	af00      	add	r7, sp, #0
 8001962:	4603      	mov	r3, r0
 8001964:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001966:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800196a:	2b00      	cmp	r3, #0
 800196c:	db0b      	blt.n	8001986 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800196e:	79fb      	ldrb	r3, [r7, #7]
 8001970:	f003 021f 	and.w	r2, r3, #31
 8001974:	4906      	ldr	r1, [pc, #24]	; (8001990 <__NVIC_EnableIRQ+0x34>)
 8001976:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800197a:	095b      	lsrs	r3, r3, #5
 800197c:	2001      	movs	r0, #1
 800197e:	fa00 f202 	lsl.w	r2, r0, r2
 8001982:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001986:	bf00      	nop
 8001988:	370c      	adds	r7, #12
 800198a:	46bd      	mov	sp, r7
 800198c:	bc80      	pop	{r7}
 800198e:	4770      	bx	lr
 8001990:	e000e100 	.word	0xe000e100

08001994 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001994:	b480      	push	{r7}
 8001996:	b083      	sub	sp, #12
 8001998:	af00      	add	r7, sp, #0
 800199a:	4603      	mov	r3, r0
 800199c:	6039      	str	r1, [r7, #0]
 800199e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80019a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019a4:	2b00      	cmp	r3, #0
 80019a6:	db0a      	blt.n	80019be <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80019a8:	683b      	ldr	r3, [r7, #0]
 80019aa:	b2da      	uxtb	r2, r3
 80019ac:	490c      	ldr	r1, [pc, #48]	; (80019e0 <__NVIC_SetPriority+0x4c>)
 80019ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019b2:	0112      	lsls	r2, r2, #4
 80019b4:	b2d2      	uxtb	r2, r2
 80019b6:	440b      	add	r3, r1
 80019b8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80019bc:	e00a      	b.n	80019d4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80019be:	683b      	ldr	r3, [r7, #0]
 80019c0:	b2da      	uxtb	r2, r3
 80019c2:	4908      	ldr	r1, [pc, #32]	; (80019e4 <__NVIC_SetPriority+0x50>)
 80019c4:	79fb      	ldrb	r3, [r7, #7]
 80019c6:	f003 030f 	and.w	r3, r3, #15
 80019ca:	3b04      	subs	r3, #4
 80019cc:	0112      	lsls	r2, r2, #4
 80019ce:	b2d2      	uxtb	r2, r2
 80019d0:	440b      	add	r3, r1
 80019d2:	761a      	strb	r2, [r3, #24]
}
 80019d4:	bf00      	nop
 80019d6:	370c      	adds	r7, #12
 80019d8:	46bd      	mov	sp, r7
 80019da:	bc80      	pop	{r7}
 80019dc:	4770      	bx	lr
 80019de:	bf00      	nop
 80019e0:	e000e100 	.word	0xe000e100
 80019e4:	e000ed00 	.word	0xe000ed00

080019e8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80019e8:	b480      	push	{r7}
 80019ea:	b089      	sub	sp, #36	; 0x24
 80019ec:	af00      	add	r7, sp, #0
 80019ee:	60f8      	str	r0, [r7, #12]
 80019f0:	60b9      	str	r1, [r7, #8]
 80019f2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80019f4:	68fb      	ldr	r3, [r7, #12]
 80019f6:	f003 0307 	and.w	r3, r3, #7
 80019fa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80019fc:	69fb      	ldr	r3, [r7, #28]
 80019fe:	f1c3 0307 	rsb	r3, r3, #7
 8001a02:	2b04      	cmp	r3, #4
 8001a04:	bf28      	it	cs
 8001a06:	2304      	movcs	r3, #4
 8001a08:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001a0a:	69fb      	ldr	r3, [r7, #28]
 8001a0c:	3304      	adds	r3, #4
 8001a0e:	2b06      	cmp	r3, #6
 8001a10:	d902      	bls.n	8001a18 <NVIC_EncodePriority+0x30>
 8001a12:	69fb      	ldr	r3, [r7, #28]
 8001a14:	3b03      	subs	r3, #3
 8001a16:	e000      	b.n	8001a1a <NVIC_EncodePriority+0x32>
 8001a18:	2300      	movs	r3, #0
 8001a1a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a1c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001a20:	69bb      	ldr	r3, [r7, #24]
 8001a22:	fa02 f303 	lsl.w	r3, r2, r3
 8001a26:	43da      	mvns	r2, r3
 8001a28:	68bb      	ldr	r3, [r7, #8]
 8001a2a:	401a      	ands	r2, r3
 8001a2c:	697b      	ldr	r3, [r7, #20]
 8001a2e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001a30:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001a34:	697b      	ldr	r3, [r7, #20]
 8001a36:	fa01 f303 	lsl.w	r3, r1, r3
 8001a3a:	43d9      	mvns	r1, r3
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a40:	4313      	orrs	r3, r2
         );
}
 8001a42:	4618      	mov	r0, r3
 8001a44:	3724      	adds	r7, #36	; 0x24
 8001a46:	46bd      	mov	sp, r7
 8001a48:	bc80      	pop	{r7}
 8001a4a:	4770      	bx	lr

08001a4c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001a4c:	b580      	push	{r7, lr}
 8001a4e:	b082      	sub	sp, #8
 8001a50:	af00      	add	r7, sp, #0
 8001a52:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	3b01      	subs	r3, #1
 8001a58:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001a5c:	d301      	bcc.n	8001a62 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001a5e:	2301      	movs	r3, #1
 8001a60:	e00f      	b.n	8001a82 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001a62:	4a0a      	ldr	r2, [pc, #40]	; (8001a8c <SysTick_Config+0x40>)
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	3b01      	subs	r3, #1
 8001a68:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001a6a:	210f      	movs	r1, #15
 8001a6c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001a70:	f7ff ff90 	bl	8001994 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001a74:	4b05      	ldr	r3, [pc, #20]	; (8001a8c <SysTick_Config+0x40>)
 8001a76:	2200      	movs	r2, #0
 8001a78:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001a7a:	4b04      	ldr	r3, [pc, #16]	; (8001a8c <SysTick_Config+0x40>)
 8001a7c:	2207      	movs	r2, #7
 8001a7e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001a80:	2300      	movs	r3, #0
}
 8001a82:	4618      	mov	r0, r3
 8001a84:	3708      	adds	r7, #8
 8001a86:	46bd      	mov	sp, r7
 8001a88:	bd80      	pop	{r7, pc}
 8001a8a:	bf00      	nop
 8001a8c:	e000e010 	.word	0xe000e010

08001a90 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a90:	b580      	push	{r7, lr}
 8001a92:	b082      	sub	sp, #8
 8001a94:	af00      	add	r7, sp, #0
 8001a96:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001a98:	6878      	ldr	r0, [r7, #4]
 8001a9a:	f7ff ff2d 	bl	80018f8 <__NVIC_SetPriorityGrouping>
}
 8001a9e:	bf00      	nop
 8001aa0:	3708      	adds	r7, #8
 8001aa2:	46bd      	mov	sp, r7
 8001aa4:	bd80      	pop	{r7, pc}

08001aa6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001aa6:	b580      	push	{r7, lr}
 8001aa8:	b086      	sub	sp, #24
 8001aaa:	af00      	add	r7, sp, #0
 8001aac:	4603      	mov	r3, r0
 8001aae:	60b9      	str	r1, [r7, #8]
 8001ab0:	607a      	str	r2, [r7, #4]
 8001ab2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001ab4:	2300      	movs	r3, #0
 8001ab6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001ab8:	f7ff ff42 	bl	8001940 <__NVIC_GetPriorityGrouping>
 8001abc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001abe:	687a      	ldr	r2, [r7, #4]
 8001ac0:	68b9      	ldr	r1, [r7, #8]
 8001ac2:	6978      	ldr	r0, [r7, #20]
 8001ac4:	f7ff ff90 	bl	80019e8 <NVIC_EncodePriority>
 8001ac8:	4602      	mov	r2, r0
 8001aca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001ace:	4611      	mov	r1, r2
 8001ad0:	4618      	mov	r0, r3
 8001ad2:	f7ff ff5f 	bl	8001994 <__NVIC_SetPriority>
}
 8001ad6:	bf00      	nop
 8001ad8:	3718      	adds	r7, #24
 8001ada:	46bd      	mov	sp, r7
 8001adc:	bd80      	pop	{r7, pc}

08001ade <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ade:	b580      	push	{r7, lr}
 8001ae0:	b082      	sub	sp, #8
 8001ae2:	af00      	add	r7, sp, #0
 8001ae4:	4603      	mov	r3, r0
 8001ae6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001ae8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001aec:	4618      	mov	r0, r3
 8001aee:	f7ff ff35 	bl	800195c <__NVIC_EnableIRQ>
}
 8001af2:	bf00      	nop
 8001af4:	3708      	adds	r7, #8
 8001af6:	46bd      	mov	sp, r7
 8001af8:	bd80      	pop	{r7, pc}

08001afa <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001afa:	b580      	push	{r7, lr}
 8001afc:	b082      	sub	sp, #8
 8001afe:	af00      	add	r7, sp, #0
 8001b00:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001b02:	6878      	ldr	r0, [r7, #4]
 8001b04:	f7ff ffa2 	bl	8001a4c <SysTick_Config>
 8001b08:	4603      	mov	r3, r0
}
 8001b0a:	4618      	mov	r0, r3
 8001b0c:	3708      	adds	r7, #8
 8001b0e:	46bd      	mov	sp, r7
 8001b10:	bd80      	pop	{r7, pc}
	...

08001b14 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001b14:	b480      	push	{r7}
 8001b16:	b085      	sub	sp, #20
 8001b18:	af00      	add	r7, sp, #0
 8001b1a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001b1c:	2300      	movs	r3, #0
 8001b1e:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	2b00      	cmp	r3, #0
 8001b24:	d101      	bne.n	8001b2a <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8001b26:	2301      	movs	r3, #1
 8001b28:	e043      	b.n	8001bb2 <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	461a      	mov	r2, r3
 8001b30:	4b22      	ldr	r3, [pc, #136]	; (8001bbc <HAL_DMA_Init+0xa8>)
 8001b32:	4413      	add	r3, r2
 8001b34:	4a22      	ldr	r2, [pc, #136]	; (8001bc0 <HAL_DMA_Init+0xac>)
 8001b36:	fba2 2303 	umull	r2, r3, r2, r3
 8001b3a:	091b      	lsrs	r3, r3, #4
 8001b3c:	009a      	lsls	r2, r3, #2
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	4a1f      	ldr	r2, [pc, #124]	; (8001bc4 <HAL_DMA_Init+0xb0>)
 8001b46:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	2202      	movs	r2, #2
 8001b4c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8001b58:	68fb      	ldr	r3, [r7, #12]
 8001b5a:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8001b5e:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8001b62:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8001b6c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	68db      	ldr	r3, [r3, #12]
 8001b72:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001b78:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	695b      	ldr	r3, [r3, #20]
 8001b7e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001b84:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	69db      	ldr	r3, [r3, #28]
 8001b8a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001b8c:	68fa      	ldr	r2, [r7, #12]
 8001b8e:	4313      	orrs	r3, r2
 8001b90:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	68fa      	ldr	r2, [r7, #12]
 8001b98:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	2200      	movs	r2, #0
 8001b9e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	2201      	movs	r2, #1
 8001ba4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	2200      	movs	r2, #0
 8001bac:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8001bb0:	2300      	movs	r3, #0
}
 8001bb2:	4618      	mov	r0, r3
 8001bb4:	3714      	adds	r7, #20
 8001bb6:	46bd      	mov	sp, r7
 8001bb8:	bc80      	pop	{r7}
 8001bba:	4770      	bx	lr
 8001bbc:	bffdfff8 	.word	0xbffdfff8
 8001bc0:	cccccccd 	.word	0xcccccccd
 8001bc4:	40020000 	.word	0x40020000

08001bc8 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001bc8:	b580      	push	{r7, lr}
 8001bca:	b086      	sub	sp, #24
 8001bcc:	af00      	add	r7, sp, #0
 8001bce:	60f8      	str	r0, [r7, #12]
 8001bd0:	60b9      	str	r1, [r7, #8]
 8001bd2:	607a      	str	r2, [r7, #4]
 8001bd4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001bd6:	2300      	movs	r3, #0
 8001bd8:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8001bda:	68fb      	ldr	r3, [r7, #12]
 8001bdc:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001be0:	2b01      	cmp	r3, #1
 8001be2:	d101      	bne.n	8001be8 <HAL_DMA_Start_IT+0x20>
 8001be4:	2302      	movs	r3, #2
 8001be6:	e04a      	b.n	8001c7e <HAL_DMA_Start_IT+0xb6>
 8001be8:	68fb      	ldr	r3, [r7, #12]
 8001bea:	2201      	movs	r2, #1
 8001bec:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001bf0:	68fb      	ldr	r3, [r7, #12]
 8001bf2:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001bf6:	2b01      	cmp	r3, #1
 8001bf8:	d13a      	bne.n	8001c70 <HAL_DMA_Start_IT+0xa8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001bfa:	68fb      	ldr	r3, [r7, #12]
 8001bfc:	2202      	movs	r2, #2
 8001bfe:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001c02:	68fb      	ldr	r3, [r7, #12]
 8001c04:	2200      	movs	r2, #0
 8001c06:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8001c08:	68fb      	ldr	r3, [r7, #12]
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	681a      	ldr	r2, [r3, #0]
 8001c0e:	68fb      	ldr	r3, [r7, #12]
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	f022 0201 	bic.w	r2, r2, #1
 8001c16:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001c18:	683b      	ldr	r3, [r7, #0]
 8001c1a:	687a      	ldr	r2, [r7, #4]
 8001c1c:	68b9      	ldr	r1, [r7, #8]
 8001c1e:	68f8      	ldr	r0, [r7, #12]
 8001c20:	f000 f9e8 	bl	8001ff4 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8001c24:	68fb      	ldr	r3, [r7, #12]
 8001c26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c28:	2b00      	cmp	r3, #0
 8001c2a:	d008      	beq.n	8001c3e <HAL_DMA_Start_IT+0x76>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001c2c:	68fb      	ldr	r3, [r7, #12]
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	681a      	ldr	r2, [r3, #0]
 8001c32:	68fb      	ldr	r3, [r7, #12]
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	f042 020e 	orr.w	r2, r2, #14
 8001c3a:	601a      	str	r2, [r3, #0]
 8001c3c:	e00f      	b.n	8001c5e <HAL_DMA_Start_IT+0x96>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001c3e:	68fb      	ldr	r3, [r7, #12]
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	681a      	ldr	r2, [r3, #0]
 8001c44:	68fb      	ldr	r3, [r7, #12]
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	f022 0204 	bic.w	r2, r2, #4
 8001c4c:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8001c4e:	68fb      	ldr	r3, [r7, #12]
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	681a      	ldr	r2, [r3, #0]
 8001c54:	68fb      	ldr	r3, [r7, #12]
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	f042 020a 	orr.w	r2, r2, #10
 8001c5c:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001c5e:	68fb      	ldr	r3, [r7, #12]
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	681a      	ldr	r2, [r3, #0]
 8001c64:	68fb      	ldr	r3, [r7, #12]
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	f042 0201 	orr.w	r2, r2, #1
 8001c6c:	601a      	str	r2, [r3, #0]
 8001c6e:	e005      	b.n	8001c7c <HAL_DMA_Start_IT+0xb4>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8001c70:	68fb      	ldr	r3, [r7, #12]
 8001c72:	2200      	movs	r2, #0
 8001c74:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8001c78:	2302      	movs	r3, #2
 8001c7a:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8001c7c:	7dfb      	ldrb	r3, [r7, #23]
}
 8001c7e:	4618      	mov	r0, r3
 8001c80:	3718      	adds	r7, #24
 8001c82:	46bd      	mov	sp, r7
 8001c84:	bd80      	pop	{r7, pc}

08001c86 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001c86:	b480      	push	{r7}
 8001c88:	b085      	sub	sp, #20
 8001c8a:	af00      	add	r7, sp, #0
 8001c8c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001c8e:	2300      	movs	r3, #0
 8001c90:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001c98:	2b02      	cmp	r3, #2
 8001c9a:	d008      	beq.n	8001cae <HAL_DMA_Abort+0x28>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	2204      	movs	r2, #4
 8001ca0:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	2200      	movs	r2, #0
 8001ca6:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8001caa:	2301      	movs	r3, #1
 8001cac:	e020      	b.n	8001cf0 <HAL_DMA_Abort+0x6a>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	681a      	ldr	r2, [r3, #0]
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	f022 020e 	bic.w	r2, r2, #14
 8001cbc:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	681a      	ldr	r2, [r3, #0]
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	f022 0201 	bic.w	r2, r2, #1
 8001ccc:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001cd6:	2101      	movs	r1, #1
 8001cd8:	fa01 f202 	lsl.w	r2, r1, r2
 8001cdc:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	2201      	movs	r2, #1
 8001ce2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	2200      	movs	r2, #0
 8001cea:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8001cee:	7bfb      	ldrb	r3, [r7, #15]
}
 8001cf0:	4618      	mov	r0, r3
 8001cf2:	3714      	adds	r7, #20
 8001cf4:	46bd      	mov	sp, r7
 8001cf6:	bc80      	pop	{r7}
 8001cf8:	4770      	bx	lr
	...

08001cfc <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8001cfc:	b580      	push	{r7, lr}
 8001cfe:	b084      	sub	sp, #16
 8001d00:	af00      	add	r7, sp, #0
 8001d02:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001d04:	2300      	movs	r3, #0
 8001d06:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001d0e:	2b02      	cmp	r3, #2
 8001d10:	d005      	beq.n	8001d1e <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	2204      	movs	r2, #4
 8001d16:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8001d18:	2301      	movs	r3, #1
 8001d1a:	73fb      	strb	r3, [r7, #15]
 8001d1c:	e051      	b.n	8001dc2 <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	681a      	ldr	r2, [r3, #0]
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	f022 020e 	bic.w	r2, r2, #14
 8001d2c:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	681a      	ldr	r2, [r3, #0]
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	f022 0201 	bic.w	r2, r2, #1
 8001d3c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	4a22      	ldr	r2, [pc, #136]	; (8001dcc <HAL_DMA_Abort_IT+0xd0>)
 8001d44:	4293      	cmp	r3, r2
 8001d46:	d029      	beq.n	8001d9c <HAL_DMA_Abort_IT+0xa0>
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	4a20      	ldr	r2, [pc, #128]	; (8001dd0 <HAL_DMA_Abort_IT+0xd4>)
 8001d4e:	4293      	cmp	r3, r2
 8001d50:	d022      	beq.n	8001d98 <HAL_DMA_Abort_IT+0x9c>
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	4a1f      	ldr	r2, [pc, #124]	; (8001dd4 <HAL_DMA_Abort_IT+0xd8>)
 8001d58:	4293      	cmp	r3, r2
 8001d5a:	d01a      	beq.n	8001d92 <HAL_DMA_Abort_IT+0x96>
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	4a1d      	ldr	r2, [pc, #116]	; (8001dd8 <HAL_DMA_Abort_IT+0xdc>)
 8001d62:	4293      	cmp	r3, r2
 8001d64:	d012      	beq.n	8001d8c <HAL_DMA_Abort_IT+0x90>
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	4a1c      	ldr	r2, [pc, #112]	; (8001ddc <HAL_DMA_Abort_IT+0xe0>)
 8001d6c:	4293      	cmp	r3, r2
 8001d6e:	d00a      	beq.n	8001d86 <HAL_DMA_Abort_IT+0x8a>
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	4a1a      	ldr	r2, [pc, #104]	; (8001de0 <HAL_DMA_Abort_IT+0xe4>)
 8001d76:	4293      	cmp	r3, r2
 8001d78:	d102      	bne.n	8001d80 <HAL_DMA_Abort_IT+0x84>
 8001d7a:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8001d7e:	e00e      	b.n	8001d9e <HAL_DMA_Abort_IT+0xa2>
 8001d80:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001d84:	e00b      	b.n	8001d9e <HAL_DMA_Abort_IT+0xa2>
 8001d86:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001d8a:	e008      	b.n	8001d9e <HAL_DMA_Abort_IT+0xa2>
 8001d8c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001d90:	e005      	b.n	8001d9e <HAL_DMA_Abort_IT+0xa2>
 8001d92:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001d96:	e002      	b.n	8001d9e <HAL_DMA_Abort_IT+0xa2>
 8001d98:	2310      	movs	r3, #16
 8001d9a:	e000      	b.n	8001d9e <HAL_DMA_Abort_IT+0xa2>
 8001d9c:	2301      	movs	r3, #1
 8001d9e:	4a11      	ldr	r2, [pc, #68]	; (8001de4 <HAL_DMA_Abort_IT+0xe8>)
 8001da0:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	2201      	movs	r2, #1
 8001da6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	2200      	movs	r2, #0
 8001dae:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	d003      	beq.n	8001dc2 <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001dbe:	6878      	ldr	r0, [r7, #4]
 8001dc0:	4798      	blx	r3
    } 
  }
  return status;
 8001dc2:	7bfb      	ldrb	r3, [r7, #15]
}
 8001dc4:	4618      	mov	r0, r3
 8001dc6:	3710      	adds	r7, #16
 8001dc8:	46bd      	mov	sp, r7
 8001dca:	bd80      	pop	{r7, pc}
 8001dcc:	40020008 	.word	0x40020008
 8001dd0:	4002001c 	.word	0x4002001c
 8001dd4:	40020030 	.word	0x40020030
 8001dd8:	40020044 	.word	0x40020044
 8001ddc:	40020058 	.word	0x40020058
 8001de0:	4002006c 	.word	0x4002006c
 8001de4:	40020000 	.word	0x40020000

08001de8 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001de8:	b580      	push	{r7, lr}
 8001dea:	b084      	sub	sp, #16
 8001dec:	af00      	add	r7, sp, #0
 8001dee:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e04:	2204      	movs	r2, #4
 8001e06:	409a      	lsls	r2, r3
 8001e08:	68fb      	ldr	r3, [r7, #12]
 8001e0a:	4013      	ands	r3, r2
 8001e0c:	2b00      	cmp	r3, #0
 8001e0e:	d04f      	beq.n	8001eb0 <HAL_DMA_IRQHandler+0xc8>
 8001e10:	68bb      	ldr	r3, [r7, #8]
 8001e12:	f003 0304 	and.w	r3, r3, #4
 8001e16:	2b00      	cmp	r3, #0
 8001e18:	d04a      	beq.n	8001eb0 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	f003 0320 	and.w	r3, r3, #32
 8001e24:	2b00      	cmp	r3, #0
 8001e26:	d107      	bne.n	8001e38 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	681a      	ldr	r2, [r3, #0]
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	f022 0204 	bic.w	r2, r2, #4
 8001e36:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	4a66      	ldr	r2, [pc, #408]	; (8001fd8 <HAL_DMA_IRQHandler+0x1f0>)
 8001e3e:	4293      	cmp	r3, r2
 8001e40:	d029      	beq.n	8001e96 <HAL_DMA_IRQHandler+0xae>
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	4a65      	ldr	r2, [pc, #404]	; (8001fdc <HAL_DMA_IRQHandler+0x1f4>)
 8001e48:	4293      	cmp	r3, r2
 8001e4a:	d022      	beq.n	8001e92 <HAL_DMA_IRQHandler+0xaa>
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	4a63      	ldr	r2, [pc, #396]	; (8001fe0 <HAL_DMA_IRQHandler+0x1f8>)
 8001e52:	4293      	cmp	r3, r2
 8001e54:	d01a      	beq.n	8001e8c <HAL_DMA_IRQHandler+0xa4>
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	4a62      	ldr	r2, [pc, #392]	; (8001fe4 <HAL_DMA_IRQHandler+0x1fc>)
 8001e5c:	4293      	cmp	r3, r2
 8001e5e:	d012      	beq.n	8001e86 <HAL_DMA_IRQHandler+0x9e>
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	4a60      	ldr	r2, [pc, #384]	; (8001fe8 <HAL_DMA_IRQHandler+0x200>)
 8001e66:	4293      	cmp	r3, r2
 8001e68:	d00a      	beq.n	8001e80 <HAL_DMA_IRQHandler+0x98>
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	4a5f      	ldr	r2, [pc, #380]	; (8001fec <HAL_DMA_IRQHandler+0x204>)
 8001e70:	4293      	cmp	r3, r2
 8001e72:	d102      	bne.n	8001e7a <HAL_DMA_IRQHandler+0x92>
 8001e74:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001e78:	e00e      	b.n	8001e98 <HAL_DMA_IRQHandler+0xb0>
 8001e7a:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8001e7e:	e00b      	b.n	8001e98 <HAL_DMA_IRQHandler+0xb0>
 8001e80:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8001e84:	e008      	b.n	8001e98 <HAL_DMA_IRQHandler+0xb0>
 8001e86:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001e8a:	e005      	b.n	8001e98 <HAL_DMA_IRQHandler+0xb0>
 8001e8c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001e90:	e002      	b.n	8001e98 <HAL_DMA_IRQHandler+0xb0>
 8001e92:	2340      	movs	r3, #64	; 0x40
 8001e94:	e000      	b.n	8001e98 <HAL_DMA_IRQHandler+0xb0>
 8001e96:	2304      	movs	r3, #4
 8001e98:	4a55      	ldr	r2, [pc, #340]	; (8001ff0 <HAL_DMA_IRQHandler+0x208>)
 8001e9a:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	f000 8094 	beq.w	8001fce <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001eaa:	6878      	ldr	r0, [r7, #4]
 8001eac:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8001eae:	e08e      	b.n	8001fce <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001eb4:	2202      	movs	r2, #2
 8001eb6:	409a      	lsls	r2, r3
 8001eb8:	68fb      	ldr	r3, [r7, #12]
 8001eba:	4013      	ands	r3, r2
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	d056      	beq.n	8001f6e <HAL_DMA_IRQHandler+0x186>
 8001ec0:	68bb      	ldr	r3, [r7, #8]
 8001ec2:	f003 0302 	and.w	r3, r3, #2
 8001ec6:	2b00      	cmp	r3, #0
 8001ec8:	d051      	beq.n	8001f6e <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	f003 0320 	and.w	r3, r3, #32
 8001ed4:	2b00      	cmp	r3, #0
 8001ed6:	d10b      	bne.n	8001ef0 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	681a      	ldr	r2, [r3, #0]
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	f022 020a 	bic.w	r2, r2, #10
 8001ee6:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	2201      	movs	r2, #1
 8001eec:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	4a38      	ldr	r2, [pc, #224]	; (8001fd8 <HAL_DMA_IRQHandler+0x1f0>)
 8001ef6:	4293      	cmp	r3, r2
 8001ef8:	d029      	beq.n	8001f4e <HAL_DMA_IRQHandler+0x166>
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	4a37      	ldr	r2, [pc, #220]	; (8001fdc <HAL_DMA_IRQHandler+0x1f4>)
 8001f00:	4293      	cmp	r3, r2
 8001f02:	d022      	beq.n	8001f4a <HAL_DMA_IRQHandler+0x162>
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	4a35      	ldr	r2, [pc, #212]	; (8001fe0 <HAL_DMA_IRQHandler+0x1f8>)
 8001f0a:	4293      	cmp	r3, r2
 8001f0c:	d01a      	beq.n	8001f44 <HAL_DMA_IRQHandler+0x15c>
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	4a34      	ldr	r2, [pc, #208]	; (8001fe4 <HAL_DMA_IRQHandler+0x1fc>)
 8001f14:	4293      	cmp	r3, r2
 8001f16:	d012      	beq.n	8001f3e <HAL_DMA_IRQHandler+0x156>
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	4a32      	ldr	r2, [pc, #200]	; (8001fe8 <HAL_DMA_IRQHandler+0x200>)
 8001f1e:	4293      	cmp	r3, r2
 8001f20:	d00a      	beq.n	8001f38 <HAL_DMA_IRQHandler+0x150>
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	4a31      	ldr	r2, [pc, #196]	; (8001fec <HAL_DMA_IRQHandler+0x204>)
 8001f28:	4293      	cmp	r3, r2
 8001f2a:	d102      	bne.n	8001f32 <HAL_DMA_IRQHandler+0x14a>
 8001f2c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8001f30:	e00e      	b.n	8001f50 <HAL_DMA_IRQHandler+0x168>
 8001f32:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001f36:	e00b      	b.n	8001f50 <HAL_DMA_IRQHandler+0x168>
 8001f38:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001f3c:	e008      	b.n	8001f50 <HAL_DMA_IRQHandler+0x168>
 8001f3e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001f42:	e005      	b.n	8001f50 <HAL_DMA_IRQHandler+0x168>
 8001f44:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001f48:	e002      	b.n	8001f50 <HAL_DMA_IRQHandler+0x168>
 8001f4a:	2320      	movs	r3, #32
 8001f4c:	e000      	b.n	8001f50 <HAL_DMA_IRQHandler+0x168>
 8001f4e:	2302      	movs	r3, #2
 8001f50:	4a27      	ldr	r2, [pc, #156]	; (8001ff0 <HAL_DMA_IRQHandler+0x208>)
 8001f52:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	2200      	movs	r2, #0
 8001f58:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f60:	2b00      	cmp	r3, #0
 8001f62:	d034      	beq.n	8001fce <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f68:	6878      	ldr	r0, [r7, #4]
 8001f6a:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8001f6c:	e02f      	b.n	8001fce <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f72:	2208      	movs	r2, #8
 8001f74:	409a      	lsls	r2, r3
 8001f76:	68fb      	ldr	r3, [r7, #12]
 8001f78:	4013      	ands	r3, r2
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	d028      	beq.n	8001fd0 <HAL_DMA_IRQHandler+0x1e8>
 8001f7e:	68bb      	ldr	r3, [r7, #8]
 8001f80:	f003 0308 	and.w	r3, r3, #8
 8001f84:	2b00      	cmp	r3, #0
 8001f86:	d023      	beq.n	8001fd0 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	681a      	ldr	r2, [r3, #0]
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	f022 020e 	bic.w	r2, r2, #14
 8001f96:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001fa0:	2101      	movs	r1, #1
 8001fa2:	fa01 f202 	lsl.w	r2, r1, r2
 8001fa6:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	2201      	movs	r2, #1
 8001fac:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	2201      	movs	r2, #1
 8001fb2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	2200      	movs	r2, #0
 8001fba:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	d004      	beq.n	8001fd0 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fca:	6878      	ldr	r0, [r7, #4]
 8001fcc:	4798      	blx	r3
    }
  }
  return;
 8001fce:	bf00      	nop
 8001fd0:	bf00      	nop
}
 8001fd2:	3710      	adds	r7, #16
 8001fd4:	46bd      	mov	sp, r7
 8001fd6:	bd80      	pop	{r7, pc}
 8001fd8:	40020008 	.word	0x40020008
 8001fdc:	4002001c 	.word	0x4002001c
 8001fe0:	40020030 	.word	0x40020030
 8001fe4:	40020044 	.word	0x40020044
 8001fe8:	40020058 	.word	0x40020058
 8001fec:	4002006c 	.word	0x4002006c
 8001ff0:	40020000 	.word	0x40020000

08001ff4 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001ff4:	b480      	push	{r7}
 8001ff6:	b085      	sub	sp, #20
 8001ff8:	af00      	add	r7, sp, #0
 8001ffa:	60f8      	str	r0, [r7, #12]
 8001ffc:	60b9      	str	r1, [r7, #8]
 8001ffe:	607a      	str	r2, [r7, #4]
 8002000:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002002:	68fb      	ldr	r3, [r7, #12]
 8002004:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002006:	68fb      	ldr	r3, [r7, #12]
 8002008:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800200a:	2101      	movs	r1, #1
 800200c:	fa01 f202 	lsl.w	r2, r1, r2
 8002010:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002012:	68fb      	ldr	r3, [r7, #12]
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	683a      	ldr	r2, [r7, #0]
 8002018:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800201a:	68fb      	ldr	r3, [r7, #12]
 800201c:	685b      	ldr	r3, [r3, #4]
 800201e:	2b10      	cmp	r3, #16
 8002020:	d108      	bne.n	8002034 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002022:	68fb      	ldr	r3, [r7, #12]
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	687a      	ldr	r2, [r7, #4]
 8002028:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800202a:	68fb      	ldr	r3, [r7, #12]
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	68ba      	ldr	r2, [r7, #8]
 8002030:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002032:	e007      	b.n	8002044 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8002034:	68fb      	ldr	r3, [r7, #12]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	68ba      	ldr	r2, [r7, #8]
 800203a:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800203c:	68fb      	ldr	r3, [r7, #12]
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	687a      	ldr	r2, [r7, #4]
 8002042:	60da      	str	r2, [r3, #12]
}
 8002044:	bf00      	nop
 8002046:	3714      	adds	r7, #20
 8002048:	46bd      	mov	sp, r7
 800204a:	bc80      	pop	{r7}
 800204c:	4770      	bx	lr
	...

08002050 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002050:	b480      	push	{r7}
 8002052:	b08b      	sub	sp, #44	; 0x2c
 8002054:	af00      	add	r7, sp, #0
 8002056:	6078      	str	r0, [r7, #4]
 8002058:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800205a:	2300      	movs	r3, #0
 800205c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800205e:	2300      	movs	r3, #0
 8002060:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002062:	e169      	b.n	8002338 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002064:	2201      	movs	r2, #1
 8002066:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002068:	fa02 f303 	lsl.w	r3, r2, r3
 800206c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800206e:	683b      	ldr	r3, [r7, #0]
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	69fa      	ldr	r2, [r7, #28]
 8002074:	4013      	ands	r3, r2
 8002076:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002078:	69ba      	ldr	r2, [r7, #24]
 800207a:	69fb      	ldr	r3, [r7, #28]
 800207c:	429a      	cmp	r2, r3
 800207e:	f040 8158 	bne.w	8002332 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002082:	683b      	ldr	r3, [r7, #0]
 8002084:	685b      	ldr	r3, [r3, #4]
 8002086:	4a9a      	ldr	r2, [pc, #616]	; (80022f0 <HAL_GPIO_Init+0x2a0>)
 8002088:	4293      	cmp	r3, r2
 800208a:	d05e      	beq.n	800214a <HAL_GPIO_Init+0xfa>
 800208c:	4a98      	ldr	r2, [pc, #608]	; (80022f0 <HAL_GPIO_Init+0x2a0>)
 800208e:	4293      	cmp	r3, r2
 8002090:	d875      	bhi.n	800217e <HAL_GPIO_Init+0x12e>
 8002092:	4a98      	ldr	r2, [pc, #608]	; (80022f4 <HAL_GPIO_Init+0x2a4>)
 8002094:	4293      	cmp	r3, r2
 8002096:	d058      	beq.n	800214a <HAL_GPIO_Init+0xfa>
 8002098:	4a96      	ldr	r2, [pc, #600]	; (80022f4 <HAL_GPIO_Init+0x2a4>)
 800209a:	4293      	cmp	r3, r2
 800209c:	d86f      	bhi.n	800217e <HAL_GPIO_Init+0x12e>
 800209e:	4a96      	ldr	r2, [pc, #600]	; (80022f8 <HAL_GPIO_Init+0x2a8>)
 80020a0:	4293      	cmp	r3, r2
 80020a2:	d052      	beq.n	800214a <HAL_GPIO_Init+0xfa>
 80020a4:	4a94      	ldr	r2, [pc, #592]	; (80022f8 <HAL_GPIO_Init+0x2a8>)
 80020a6:	4293      	cmp	r3, r2
 80020a8:	d869      	bhi.n	800217e <HAL_GPIO_Init+0x12e>
 80020aa:	4a94      	ldr	r2, [pc, #592]	; (80022fc <HAL_GPIO_Init+0x2ac>)
 80020ac:	4293      	cmp	r3, r2
 80020ae:	d04c      	beq.n	800214a <HAL_GPIO_Init+0xfa>
 80020b0:	4a92      	ldr	r2, [pc, #584]	; (80022fc <HAL_GPIO_Init+0x2ac>)
 80020b2:	4293      	cmp	r3, r2
 80020b4:	d863      	bhi.n	800217e <HAL_GPIO_Init+0x12e>
 80020b6:	4a92      	ldr	r2, [pc, #584]	; (8002300 <HAL_GPIO_Init+0x2b0>)
 80020b8:	4293      	cmp	r3, r2
 80020ba:	d046      	beq.n	800214a <HAL_GPIO_Init+0xfa>
 80020bc:	4a90      	ldr	r2, [pc, #576]	; (8002300 <HAL_GPIO_Init+0x2b0>)
 80020be:	4293      	cmp	r3, r2
 80020c0:	d85d      	bhi.n	800217e <HAL_GPIO_Init+0x12e>
 80020c2:	2b12      	cmp	r3, #18
 80020c4:	d82a      	bhi.n	800211c <HAL_GPIO_Init+0xcc>
 80020c6:	2b12      	cmp	r3, #18
 80020c8:	d859      	bhi.n	800217e <HAL_GPIO_Init+0x12e>
 80020ca:	a201      	add	r2, pc, #4	; (adr r2, 80020d0 <HAL_GPIO_Init+0x80>)
 80020cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80020d0:	0800214b 	.word	0x0800214b
 80020d4:	08002125 	.word	0x08002125
 80020d8:	08002137 	.word	0x08002137
 80020dc:	08002179 	.word	0x08002179
 80020e0:	0800217f 	.word	0x0800217f
 80020e4:	0800217f 	.word	0x0800217f
 80020e8:	0800217f 	.word	0x0800217f
 80020ec:	0800217f 	.word	0x0800217f
 80020f0:	0800217f 	.word	0x0800217f
 80020f4:	0800217f 	.word	0x0800217f
 80020f8:	0800217f 	.word	0x0800217f
 80020fc:	0800217f 	.word	0x0800217f
 8002100:	0800217f 	.word	0x0800217f
 8002104:	0800217f 	.word	0x0800217f
 8002108:	0800217f 	.word	0x0800217f
 800210c:	0800217f 	.word	0x0800217f
 8002110:	0800217f 	.word	0x0800217f
 8002114:	0800212d 	.word	0x0800212d
 8002118:	08002141 	.word	0x08002141
 800211c:	4a79      	ldr	r2, [pc, #484]	; (8002304 <HAL_GPIO_Init+0x2b4>)
 800211e:	4293      	cmp	r3, r2
 8002120:	d013      	beq.n	800214a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002122:	e02c      	b.n	800217e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002124:	683b      	ldr	r3, [r7, #0]
 8002126:	68db      	ldr	r3, [r3, #12]
 8002128:	623b      	str	r3, [r7, #32]
          break;
 800212a:	e029      	b.n	8002180 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 800212c:	683b      	ldr	r3, [r7, #0]
 800212e:	68db      	ldr	r3, [r3, #12]
 8002130:	3304      	adds	r3, #4
 8002132:	623b      	str	r3, [r7, #32]
          break;
 8002134:	e024      	b.n	8002180 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002136:	683b      	ldr	r3, [r7, #0]
 8002138:	68db      	ldr	r3, [r3, #12]
 800213a:	3308      	adds	r3, #8
 800213c:	623b      	str	r3, [r7, #32]
          break;
 800213e:	e01f      	b.n	8002180 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002140:	683b      	ldr	r3, [r7, #0]
 8002142:	68db      	ldr	r3, [r3, #12]
 8002144:	330c      	adds	r3, #12
 8002146:	623b      	str	r3, [r7, #32]
          break;
 8002148:	e01a      	b.n	8002180 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800214a:	683b      	ldr	r3, [r7, #0]
 800214c:	689b      	ldr	r3, [r3, #8]
 800214e:	2b00      	cmp	r3, #0
 8002150:	d102      	bne.n	8002158 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002152:	2304      	movs	r3, #4
 8002154:	623b      	str	r3, [r7, #32]
          break;
 8002156:	e013      	b.n	8002180 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002158:	683b      	ldr	r3, [r7, #0]
 800215a:	689b      	ldr	r3, [r3, #8]
 800215c:	2b01      	cmp	r3, #1
 800215e:	d105      	bne.n	800216c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002160:	2308      	movs	r3, #8
 8002162:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	69fa      	ldr	r2, [r7, #28]
 8002168:	611a      	str	r2, [r3, #16]
          break;
 800216a:	e009      	b.n	8002180 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800216c:	2308      	movs	r3, #8
 800216e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	69fa      	ldr	r2, [r7, #28]
 8002174:	615a      	str	r2, [r3, #20]
          break;
 8002176:	e003      	b.n	8002180 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002178:	2300      	movs	r3, #0
 800217a:	623b      	str	r3, [r7, #32]
          break;
 800217c:	e000      	b.n	8002180 <HAL_GPIO_Init+0x130>
          break;
 800217e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002180:	69bb      	ldr	r3, [r7, #24]
 8002182:	2bff      	cmp	r3, #255	; 0xff
 8002184:	d801      	bhi.n	800218a <HAL_GPIO_Init+0x13a>
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	e001      	b.n	800218e <HAL_GPIO_Init+0x13e>
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	3304      	adds	r3, #4
 800218e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002190:	69bb      	ldr	r3, [r7, #24]
 8002192:	2bff      	cmp	r3, #255	; 0xff
 8002194:	d802      	bhi.n	800219c <HAL_GPIO_Init+0x14c>
 8002196:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002198:	009b      	lsls	r3, r3, #2
 800219a:	e002      	b.n	80021a2 <HAL_GPIO_Init+0x152>
 800219c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800219e:	3b08      	subs	r3, #8
 80021a0:	009b      	lsls	r3, r3, #2
 80021a2:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80021a4:	697b      	ldr	r3, [r7, #20]
 80021a6:	681a      	ldr	r2, [r3, #0]
 80021a8:	210f      	movs	r1, #15
 80021aa:	693b      	ldr	r3, [r7, #16]
 80021ac:	fa01 f303 	lsl.w	r3, r1, r3
 80021b0:	43db      	mvns	r3, r3
 80021b2:	401a      	ands	r2, r3
 80021b4:	6a39      	ldr	r1, [r7, #32]
 80021b6:	693b      	ldr	r3, [r7, #16]
 80021b8:	fa01 f303 	lsl.w	r3, r1, r3
 80021bc:	431a      	orrs	r2, r3
 80021be:	697b      	ldr	r3, [r7, #20]
 80021c0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80021c2:	683b      	ldr	r3, [r7, #0]
 80021c4:	685b      	ldr	r3, [r3, #4]
 80021c6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80021ca:	2b00      	cmp	r3, #0
 80021cc:	f000 80b1 	beq.w	8002332 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80021d0:	4b4d      	ldr	r3, [pc, #308]	; (8002308 <HAL_GPIO_Init+0x2b8>)
 80021d2:	699b      	ldr	r3, [r3, #24]
 80021d4:	4a4c      	ldr	r2, [pc, #304]	; (8002308 <HAL_GPIO_Init+0x2b8>)
 80021d6:	f043 0301 	orr.w	r3, r3, #1
 80021da:	6193      	str	r3, [r2, #24]
 80021dc:	4b4a      	ldr	r3, [pc, #296]	; (8002308 <HAL_GPIO_Init+0x2b8>)
 80021de:	699b      	ldr	r3, [r3, #24]
 80021e0:	f003 0301 	and.w	r3, r3, #1
 80021e4:	60bb      	str	r3, [r7, #8]
 80021e6:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80021e8:	4a48      	ldr	r2, [pc, #288]	; (800230c <HAL_GPIO_Init+0x2bc>)
 80021ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021ec:	089b      	lsrs	r3, r3, #2
 80021ee:	3302      	adds	r3, #2
 80021f0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80021f4:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80021f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021f8:	f003 0303 	and.w	r3, r3, #3
 80021fc:	009b      	lsls	r3, r3, #2
 80021fe:	220f      	movs	r2, #15
 8002200:	fa02 f303 	lsl.w	r3, r2, r3
 8002204:	43db      	mvns	r3, r3
 8002206:	68fa      	ldr	r2, [r7, #12]
 8002208:	4013      	ands	r3, r2
 800220a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	4a40      	ldr	r2, [pc, #256]	; (8002310 <HAL_GPIO_Init+0x2c0>)
 8002210:	4293      	cmp	r3, r2
 8002212:	d013      	beq.n	800223c <HAL_GPIO_Init+0x1ec>
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	4a3f      	ldr	r2, [pc, #252]	; (8002314 <HAL_GPIO_Init+0x2c4>)
 8002218:	4293      	cmp	r3, r2
 800221a:	d00d      	beq.n	8002238 <HAL_GPIO_Init+0x1e8>
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	4a3e      	ldr	r2, [pc, #248]	; (8002318 <HAL_GPIO_Init+0x2c8>)
 8002220:	4293      	cmp	r3, r2
 8002222:	d007      	beq.n	8002234 <HAL_GPIO_Init+0x1e4>
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	4a3d      	ldr	r2, [pc, #244]	; (800231c <HAL_GPIO_Init+0x2cc>)
 8002228:	4293      	cmp	r3, r2
 800222a:	d101      	bne.n	8002230 <HAL_GPIO_Init+0x1e0>
 800222c:	2303      	movs	r3, #3
 800222e:	e006      	b.n	800223e <HAL_GPIO_Init+0x1ee>
 8002230:	2304      	movs	r3, #4
 8002232:	e004      	b.n	800223e <HAL_GPIO_Init+0x1ee>
 8002234:	2302      	movs	r3, #2
 8002236:	e002      	b.n	800223e <HAL_GPIO_Init+0x1ee>
 8002238:	2301      	movs	r3, #1
 800223a:	e000      	b.n	800223e <HAL_GPIO_Init+0x1ee>
 800223c:	2300      	movs	r3, #0
 800223e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002240:	f002 0203 	and.w	r2, r2, #3
 8002244:	0092      	lsls	r2, r2, #2
 8002246:	4093      	lsls	r3, r2
 8002248:	68fa      	ldr	r2, [r7, #12]
 800224a:	4313      	orrs	r3, r2
 800224c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800224e:	492f      	ldr	r1, [pc, #188]	; (800230c <HAL_GPIO_Init+0x2bc>)
 8002250:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002252:	089b      	lsrs	r3, r3, #2
 8002254:	3302      	adds	r3, #2
 8002256:	68fa      	ldr	r2, [r7, #12]
 8002258:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800225c:	683b      	ldr	r3, [r7, #0]
 800225e:	685b      	ldr	r3, [r3, #4]
 8002260:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002264:	2b00      	cmp	r3, #0
 8002266:	d006      	beq.n	8002276 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002268:	4b2d      	ldr	r3, [pc, #180]	; (8002320 <HAL_GPIO_Init+0x2d0>)
 800226a:	681a      	ldr	r2, [r3, #0]
 800226c:	492c      	ldr	r1, [pc, #176]	; (8002320 <HAL_GPIO_Init+0x2d0>)
 800226e:	69bb      	ldr	r3, [r7, #24]
 8002270:	4313      	orrs	r3, r2
 8002272:	600b      	str	r3, [r1, #0]
 8002274:	e006      	b.n	8002284 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002276:	4b2a      	ldr	r3, [pc, #168]	; (8002320 <HAL_GPIO_Init+0x2d0>)
 8002278:	681a      	ldr	r2, [r3, #0]
 800227a:	69bb      	ldr	r3, [r7, #24]
 800227c:	43db      	mvns	r3, r3
 800227e:	4928      	ldr	r1, [pc, #160]	; (8002320 <HAL_GPIO_Init+0x2d0>)
 8002280:	4013      	ands	r3, r2
 8002282:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002284:	683b      	ldr	r3, [r7, #0]
 8002286:	685b      	ldr	r3, [r3, #4]
 8002288:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800228c:	2b00      	cmp	r3, #0
 800228e:	d006      	beq.n	800229e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002290:	4b23      	ldr	r3, [pc, #140]	; (8002320 <HAL_GPIO_Init+0x2d0>)
 8002292:	685a      	ldr	r2, [r3, #4]
 8002294:	4922      	ldr	r1, [pc, #136]	; (8002320 <HAL_GPIO_Init+0x2d0>)
 8002296:	69bb      	ldr	r3, [r7, #24]
 8002298:	4313      	orrs	r3, r2
 800229a:	604b      	str	r3, [r1, #4]
 800229c:	e006      	b.n	80022ac <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800229e:	4b20      	ldr	r3, [pc, #128]	; (8002320 <HAL_GPIO_Init+0x2d0>)
 80022a0:	685a      	ldr	r2, [r3, #4]
 80022a2:	69bb      	ldr	r3, [r7, #24]
 80022a4:	43db      	mvns	r3, r3
 80022a6:	491e      	ldr	r1, [pc, #120]	; (8002320 <HAL_GPIO_Init+0x2d0>)
 80022a8:	4013      	ands	r3, r2
 80022aa:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80022ac:	683b      	ldr	r3, [r7, #0]
 80022ae:	685b      	ldr	r3, [r3, #4]
 80022b0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80022b4:	2b00      	cmp	r3, #0
 80022b6:	d006      	beq.n	80022c6 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80022b8:	4b19      	ldr	r3, [pc, #100]	; (8002320 <HAL_GPIO_Init+0x2d0>)
 80022ba:	689a      	ldr	r2, [r3, #8]
 80022bc:	4918      	ldr	r1, [pc, #96]	; (8002320 <HAL_GPIO_Init+0x2d0>)
 80022be:	69bb      	ldr	r3, [r7, #24]
 80022c0:	4313      	orrs	r3, r2
 80022c2:	608b      	str	r3, [r1, #8]
 80022c4:	e006      	b.n	80022d4 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80022c6:	4b16      	ldr	r3, [pc, #88]	; (8002320 <HAL_GPIO_Init+0x2d0>)
 80022c8:	689a      	ldr	r2, [r3, #8]
 80022ca:	69bb      	ldr	r3, [r7, #24]
 80022cc:	43db      	mvns	r3, r3
 80022ce:	4914      	ldr	r1, [pc, #80]	; (8002320 <HAL_GPIO_Init+0x2d0>)
 80022d0:	4013      	ands	r3, r2
 80022d2:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80022d4:	683b      	ldr	r3, [r7, #0]
 80022d6:	685b      	ldr	r3, [r3, #4]
 80022d8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80022dc:	2b00      	cmp	r3, #0
 80022de:	d021      	beq.n	8002324 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80022e0:	4b0f      	ldr	r3, [pc, #60]	; (8002320 <HAL_GPIO_Init+0x2d0>)
 80022e2:	68da      	ldr	r2, [r3, #12]
 80022e4:	490e      	ldr	r1, [pc, #56]	; (8002320 <HAL_GPIO_Init+0x2d0>)
 80022e6:	69bb      	ldr	r3, [r7, #24]
 80022e8:	4313      	orrs	r3, r2
 80022ea:	60cb      	str	r3, [r1, #12]
 80022ec:	e021      	b.n	8002332 <HAL_GPIO_Init+0x2e2>
 80022ee:	bf00      	nop
 80022f0:	10320000 	.word	0x10320000
 80022f4:	10310000 	.word	0x10310000
 80022f8:	10220000 	.word	0x10220000
 80022fc:	10210000 	.word	0x10210000
 8002300:	10120000 	.word	0x10120000
 8002304:	10110000 	.word	0x10110000
 8002308:	40021000 	.word	0x40021000
 800230c:	40010000 	.word	0x40010000
 8002310:	40010800 	.word	0x40010800
 8002314:	40010c00 	.word	0x40010c00
 8002318:	40011000 	.word	0x40011000
 800231c:	40011400 	.word	0x40011400
 8002320:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002324:	4b0b      	ldr	r3, [pc, #44]	; (8002354 <HAL_GPIO_Init+0x304>)
 8002326:	68da      	ldr	r2, [r3, #12]
 8002328:	69bb      	ldr	r3, [r7, #24]
 800232a:	43db      	mvns	r3, r3
 800232c:	4909      	ldr	r1, [pc, #36]	; (8002354 <HAL_GPIO_Init+0x304>)
 800232e:	4013      	ands	r3, r2
 8002330:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8002332:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002334:	3301      	adds	r3, #1
 8002336:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002338:	683b      	ldr	r3, [r7, #0]
 800233a:	681a      	ldr	r2, [r3, #0]
 800233c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800233e:	fa22 f303 	lsr.w	r3, r2, r3
 8002342:	2b00      	cmp	r3, #0
 8002344:	f47f ae8e 	bne.w	8002064 <HAL_GPIO_Init+0x14>
  }
}
 8002348:	bf00      	nop
 800234a:	bf00      	nop
 800234c:	372c      	adds	r7, #44	; 0x2c
 800234e:	46bd      	mov	sp, r7
 8002350:	bc80      	pop	{r7}
 8002352:	4770      	bx	lr
 8002354:	40010400 	.word	0x40010400

08002358 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002358:	b480      	push	{r7}
 800235a:	b085      	sub	sp, #20
 800235c:	af00      	add	r7, sp, #0
 800235e:	6078      	str	r0, [r7, #4]
 8002360:	460b      	mov	r3, r1
 8002362:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	689a      	ldr	r2, [r3, #8]
 8002368:	887b      	ldrh	r3, [r7, #2]
 800236a:	4013      	ands	r3, r2
 800236c:	2b00      	cmp	r3, #0
 800236e:	d002      	beq.n	8002376 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002370:	2301      	movs	r3, #1
 8002372:	73fb      	strb	r3, [r7, #15]
 8002374:	e001      	b.n	800237a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002376:	2300      	movs	r3, #0
 8002378:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800237a:	7bfb      	ldrb	r3, [r7, #15]
}
 800237c:	4618      	mov	r0, r3
 800237e:	3714      	adds	r7, #20
 8002380:	46bd      	mov	sp, r7
 8002382:	bc80      	pop	{r7}
 8002384:	4770      	bx	lr

08002386 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002386:	b480      	push	{r7}
 8002388:	b083      	sub	sp, #12
 800238a:	af00      	add	r7, sp, #0
 800238c:	6078      	str	r0, [r7, #4]
 800238e:	460b      	mov	r3, r1
 8002390:	807b      	strh	r3, [r7, #2]
 8002392:	4613      	mov	r3, r2
 8002394:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002396:	787b      	ldrb	r3, [r7, #1]
 8002398:	2b00      	cmp	r3, #0
 800239a:	d003      	beq.n	80023a4 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800239c:	887a      	ldrh	r2, [r7, #2]
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80023a2:	e003      	b.n	80023ac <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80023a4:	887b      	ldrh	r3, [r7, #2]
 80023a6:	041a      	lsls	r2, r3, #16
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	611a      	str	r2, [r3, #16]
}
 80023ac:	bf00      	nop
 80023ae:	370c      	adds	r7, #12
 80023b0:	46bd      	mov	sp, r7
 80023b2:	bc80      	pop	{r7}
 80023b4:	4770      	bx	lr

080023b6 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80023b6:	b480      	push	{r7}
 80023b8:	b085      	sub	sp, #20
 80023ba:	af00      	add	r7, sp, #0
 80023bc:	6078      	str	r0, [r7, #4]
 80023be:	460b      	mov	r3, r1
 80023c0:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	68db      	ldr	r3, [r3, #12]
 80023c6:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80023c8:	887a      	ldrh	r2, [r7, #2]
 80023ca:	68fb      	ldr	r3, [r7, #12]
 80023cc:	4013      	ands	r3, r2
 80023ce:	041a      	lsls	r2, r3, #16
 80023d0:	68fb      	ldr	r3, [r7, #12]
 80023d2:	43d9      	mvns	r1, r3
 80023d4:	887b      	ldrh	r3, [r7, #2]
 80023d6:	400b      	ands	r3, r1
 80023d8:	431a      	orrs	r2, r3
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	611a      	str	r2, [r3, #16]
}
 80023de:	bf00      	nop
 80023e0:	3714      	adds	r7, #20
 80023e2:	46bd      	mov	sp, r7
 80023e4:	bc80      	pop	{r7}
 80023e6:	4770      	bx	lr

080023e8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80023e8:	b580      	push	{r7, lr}
 80023ea:	b086      	sub	sp, #24
 80023ec:	af00      	add	r7, sp, #0
 80023ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	d101      	bne.n	80023fa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80023f6:	2301      	movs	r3, #1
 80023f8:	e272      	b.n	80028e0 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	f003 0301 	and.w	r3, r3, #1
 8002402:	2b00      	cmp	r3, #0
 8002404:	f000 8087 	beq.w	8002516 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002408:	4b92      	ldr	r3, [pc, #584]	; (8002654 <HAL_RCC_OscConfig+0x26c>)
 800240a:	685b      	ldr	r3, [r3, #4]
 800240c:	f003 030c 	and.w	r3, r3, #12
 8002410:	2b04      	cmp	r3, #4
 8002412:	d00c      	beq.n	800242e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002414:	4b8f      	ldr	r3, [pc, #572]	; (8002654 <HAL_RCC_OscConfig+0x26c>)
 8002416:	685b      	ldr	r3, [r3, #4]
 8002418:	f003 030c 	and.w	r3, r3, #12
 800241c:	2b08      	cmp	r3, #8
 800241e:	d112      	bne.n	8002446 <HAL_RCC_OscConfig+0x5e>
 8002420:	4b8c      	ldr	r3, [pc, #560]	; (8002654 <HAL_RCC_OscConfig+0x26c>)
 8002422:	685b      	ldr	r3, [r3, #4]
 8002424:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002428:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800242c:	d10b      	bne.n	8002446 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800242e:	4b89      	ldr	r3, [pc, #548]	; (8002654 <HAL_RCC_OscConfig+0x26c>)
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002436:	2b00      	cmp	r3, #0
 8002438:	d06c      	beq.n	8002514 <HAL_RCC_OscConfig+0x12c>
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	685b      	ldr	r3, [r3, #4]
 800243e:	2b00      	cmp	r3, #0
 8002440:	d168      	bne.n	8002514 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002442:	2301      	movs	r3, #1
 8002444:	e24c      	b.n	80028e0 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	685b      	ldr	r3, [r3, #4]
 800244a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800244e:	d106      	bne.n	800245e <HAL_RCC_OscConfig+0x76>
 8002450:	4b80      	ldr	r3, [pc, #512]	; (8002654 <HAL_RCC_OscConfig+0x26c>)
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	4a7f      	ldr	r2, [pc, #508]	; (8002654 <HAL_RCC_OscConfig+0x26c>)
 8002456:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800245a:	6013      	str	r3, [r2, #0]
 800245c:	e02e      	b.n	80024bc <HAL_RCC_OscConfig+0xd4>
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	685b      	ldr	r3, [r3, #4]
 8002462:	2b00      	cmp	r3, #0
 8002464:	d10c      	bne.n	8002480 <HAL_RCC_OscConfig+0x98>
 8002466:	4b7b      	ldr	r3, [pc, #492]	; (8002654 <HAL_RCC_OscConfig+0x26c>)
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	4a7a      	ldr	r2, [pc, #488]	; (8002654 <HAL_RCC_OscConfig+0x26c>)
 800246c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002470:	6013      	str	r3, [r2, #0]
 8002472:	4b78      	ldr	r3, [pc, #480]	; (8002654 <HAL_RCC_OscConfig+0x26c>)
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	4a77      	ldr	r2, [pc, #476]	; (8002654 <HAL_RCC_OscConfig+0x26c>)
 8002478:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800247c:	6013      	str	r3, [r2, #0]
 800247e:	e01d      	b.n	80024bc <HAL_RCC_OscConfig+0xd4>
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	685b      	ldr	r3, [r3, #4]
 8002484:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002488:	d10c      	bne.n	80024a4 <HAL_RCC_OscConfig+0xbc>
 800248a:	4b72      	ldr	r3, [pc, #456]	; (8002654 <HAL_RCC_OscConfig+0x26c>)
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	4a71      	ldr	r2, [pc, #452]	; (8002654 <HAL_RCC_OscConfig+0x26c>)
 8002490:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002494:	6013      	str	r3, [r2, #0]
 8002496:	4b6f      	ldr	r3, [pc, #444]	; (8002654 <HAL_RCC_OscConfig+0x26c>)
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	4a6e      	ldr	r2, [pc, #440]	; (8002654 <HAL_RCC_OscConfig+0x26c>)
 800249c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80024a0:	6013      	str	r3, [r2, #0]
 80024a2:	e00b      	b.n	80024bc <HAL_RCC_OscConfig+0xd4>
 80024a4:	4b6b      	ldr	r3, [pc, #428]	; (8002654 <HAL_RCC_OscConfig+0x26c>)
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	4a6a      	ldr	r2, [pc, #424]	; (8002654 <HAL_RCC_OscConfig+0x26c>)
 80024aa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80024ae:	6013      	str	r3, [r2, #0]
 80024b0:	4b68      	ldr	r3, [pc, #416]	; (8002654 <HAL_RCC_OscConfig+0x26c>)
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	4a67      	ldr	r2, [pc, #412]	; (8002654 <HAL_RCC_OscConfig+0x26c>)
 80024b6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80024ba:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	685b      	ldr	r3, [r3, #4]
 80024c0:	2b00      	cmp	r3, #0
 80024c2:	d013      	beq.n	80024ec <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80024c4:	f7ff f9ea 	bl	800189c <HAL_GetTick>
 80024c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80024ca:	e008      	b.n	80024de <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80024cc:	f7ff f9e6 	bl	800189c <HAL_GetTick>
 80024d0:	4602      	mov	r2, r0
 80024d2:	693b      	ldr	r3, [r7, #16]
 80024d4:	1ad3      	subs	r3, r2, r3
 80024d6:	2b64      	cmp	r3, #100	; 0x64
 80024d8:	d901      	bls.n	80024de <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80024da:	2303      	movs	r3, #3
 80024dc:	e200      	b.n	80028e0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80024de:	4b5d      	ldr	r3, [pc, #372]	; (8002654 <HAL_RCC_OscConfig+0x26c>)
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80024e6:	2b00      	cmp	r3, #0
 80024e8:	d0f0      	beq.n	80024cc <HAL_RCC_OscConfig+0xe4>
 80024ea:	e014      	b.n	8002516 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80024ec:	f7ff f9d6 	bl	800189c <HAL_GetTick>
 80024f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80024f2:	e008      	b.n	8002506 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80024f4:	f7ff f9d2 	bl	800189c <HAL_GetTick>
 80024f8:	4602      	mov	r2, r0
 80024fa:	693b      	ldr	r3, [r7, #16]
 80024fc:	1ad3      	subs	r3, r2, r3
 80024fe:	2b64      	cmp	r3, #100	; 0x64
 8002500:	d901      	bls.n	8002506 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002502:	2303      	movs	r3, #3
 8002504:	e1ec      	b.n	80028e0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002506:	4b53      	ldr	r3, [pc, #332]	; (8002654 <HAL_RCC_OscConfig+0x26c>)
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800250e:	2b00      	cmp	r3, #0
 8002510:	d1f0      	bne.n	80024f4 <HAL_RCC_OscConfig+0x10c>
 8002512:	e000      	b.n	8002516 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002514:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	f003 0302 	and.w	r3, r3, #2
 800251e:	2b00      	cmp	r3, #0
 8002520:	d063      	beq.n	80025ea <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002522:	4b4c      	ldr	r3, [pc, #304]	; (8002654 <HAL_RCC_OscConfig+0x26c>)
 8002524:	685b      	ldr	r3, [r3, #4]
 8002526:	f003 030c 	and.w	r3, r3, #12
 800252a:	2b00      	cmp	r3, #0
 800252c:	d00b      	beq.n	8002546 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800252e:	4b49      	ldr	r3, [pc, #292]	; (8002654 <HAL_RCC_OscConfig+0x26c>)
 8002530:	685b      	ldr	r3, [r3, #4]
 8002532:	f003 030c 	and.w	r3, r3, #12
 8002536:	2b08      	cmp	r3, #8
 8002538:	d11c      	bne.n	8002574 <HAL_RCC_OscConfig+0x18c>
 800253a:	4b46      	ldr	r3, [pc, #280]	; (8002654 <HAL_RCC_OscConfig+0x26c>)
 800253c:	685b      	ldr	r3, [r3, #4]
 800253e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002542:	2b00      	cmp	r3, #0
 8002544:	d116      	bne.n	8002574 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002546:	4b43      	ldr	r3, [pc, #268]	; (8002654 <HAL_RCC_OscConfig+0x26c>)
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	f003 0302 	and.w	r3, r3, #2
 800254e:	2b00      	cmp	r3, #0
 8002550:	d005      	beq.n	800255e <HAL_RCC_OscConfig+0x176>
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	691b      	ldr	r3, [r3, #16]
 8002556:	2b01      	cmp	r3, #1
 8002558:	d001      	beq.n	800255e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800255a:	2301      	movs	r3, #1
 800255c:	e1c0      	b.n	80028e0 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800255e:	4b3d      	ldr	r3, [pc, #244]	; (8002654 <HAL_RCC_OscConfig+0x26c>)
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	695b      	ldr	r3, [r3, #20]
 800256a:	00db      	lsls	r3, r3, #3
 800256c:	4939      	ldr	r1, [pc, #228]	; (8002654 <HAL_RCC_OscConfig+0x26c>)
 800256e:	4313      	orrs	r3, r2
 8002570:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002572:	e03a      	b.n	80025ea <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	691b      	ldr	r3, [r3, #16]
 8002578:	2b00      	cmp	r3, #0
 800257a:	d020      	beq.n	80025be <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800257c:	4b36      	ldr	r3, [pc, #216]	; (8002658 <HAL_RCC_OscConfig+0x270>)
 800257e:	2201      	movs	r2, #1
 8002580:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002582:	f7ff f98b 	bl	800189c <HAL_GetTick>
 8002586:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002588:	e008      	b.n	800259c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800258a:	f7ff f987 	bl	800189c <HAL_GetTick>
 800258e:	4602      	mov	r2, r0
 8002590:	693b      	ldr	r3, [r7, #16]
 8002592:	1ad3      	subs	r3, r2, r3
 8002594:	2b02      	cmp	r3, #2
 8002596:	d901      	bls.n	800259c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002598:	2303      	movs	r3, #3
 800259a:	e1a1      	b.n	80028e0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800259c:	4b2d      	ldr	r3, [pc, #180]	; (8002654 <HAL_RCC_OscConfig+0x26c>)
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	f003 0302 	and.w	r3, r3, #2
 80025a4:	2b00      	cmp	r3, #0
 80025a6:	d0f0      	beq.n	800258a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80025a8:	4b2a      	ldr	r3, [pc, #168]	; (8002654 <HAL_RCC_OscConfig+0x26c>)
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	695b      	ldr	r3, [r3, #20]
 80025b4:	00db      	lsls	r3, r3, #3
 80025b6:	4927      	ldr	r1, [pc, #156]	; (8002654 <HAL_RCC_OscConfig+0x26c>)
 80025b8:	4313      	orrs	r3, r2
 80025ba:	600b      	str	r3, [r1, #0]
 80025bc:	e015      	b.n	80025ea <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80025be:	4b26      	ldr	r3, [pc, #152]	; (8002658 <HAL_RCC_OscConfig+0x270>)
 80025c0:	2200      	movs	r2, #0
 80025c2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025c4:	f7ff f96a 	bl	800189c <HAL_GetTick>
 80025c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80025ca:	e008      	b.n	80025de <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80025cc:	f7ff f966 	bl	800189c <HAL_GetTick>
 80025d0:	4602      	mov	r2, r0
 80025d2:	693b      	ldr	r3, [r7, #16]
 80025d4:	1ad3      	subs	r3, r2, r3
 80025d6:	2b02      	cmp	r3, #2
 80025d8:	d901      	bls.n	80025de <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80025da:	2303      	movs	r3, #3
 80025dc:	e180      	b.n	80028e0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80025de:	4b1d      	ldr	r3, [pc, #116]	; (8002654 <HAL_RCC_OscConfig+0x26c>)
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	f003 0302 	and.w	r3, r3, #2
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d1f0      	bne.n	80025cc <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	f003 0308 	and.w	r3, r3, #8
 80025f2:	2b00      	cmp	r3, #0
 80025f4:	d03a      	beq.n	800266c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	699b      	ldr	r3, [r3, #24]
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	d019      	beq.n	8002632 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80025fe:	4b17      	ldr	r3, [pc, #92]	; (800265c <HAL_RCC_OscConfig+0x274>)
 8002600:	2201      	movs	r2, #1
 8002602:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002604:	f7ff f94a 	bl	800189c <HAL_GetTick>
 8002608:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800260a:	e008      	b.n	800261e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800260c:	f7ff f946 	bl	800189c <HAL_GetTick>
 8002610:	4602      	mov	r2, r0
 8002612:	693b      	ldr	r3, [r7, #16]
 8002614:	1ad3      	subs	r3, r2, r3
 8002616:	2b02      	cmp	r3, #2
 8002618:	d901      	bls.n	800261e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800261a:	2303      	movs	r3, #3
 800261c:	e160      	b.n	80028e0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800261e:	4b0d      	ldr	r3, [pc, #52]	; (8002654 <HAL_RCC_OscConfig+0x26c>)
 8002620:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002622:	f003 0302 	and.w	r3, r3, #2
 8002626:	2b00      	cmp	r3, #0
 8002628:	d0f0      	beq.n	800260c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800262a:	2001      	movs	r0, #1
 800262c:	f000 fad8 	bl	8002be0 <RCC_Delay>
 8002630:	e01c      	b.n	800266c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002632:	4b0a      	ldr	r3, [pc, #40]	; (800265c <HAL_RCC_OscConfig+0x274>)
 8002634:	2200      	movs	r2, #0
 8002636:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002638:	f7ff f930 	bl	800189c <HAL_GetTick>
 800263c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800263e:	e00f      	b.n	8002660 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002640:	f7ff f92c 	bl	800189c <HAL_GetTick>
 8002644:	4602      	mov	r2, r0
 8002646:	693b      	ldr	r3, [r7, #16]
 8002648:	1ad3      	subs	r3, r2, r3
 800264a:	2b02      	cmp	r3, #2
 800264c:	d908      	bls.n	8002660 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800264e:	2303      	movs	r3, #3
 8002650:	e146      	b.n	80028e0 <HAL_RCC_OscConfig+0x4f8>
 8002652:	bf00      	nop
 8002654:	40021000 	.word	0x40021000
 8002658:	42420000 	.word	0x42420000
 800265c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002660:	4b92      	ldr	r3, [pc, #584]	; (80028ac <HAL_RCC_OscConfig+0x4c4>)
 8002662:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002664:	f003 0302 	and.w	r3, r3, #2
 8002668:	2b00      	cmp	r3, #0
 800266a:	d1e9      	bne.n	8002640 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	f003 0304 	and.w	r3, r3, #4
 8002674:	2b00      	cmp	r3, #0
 8002676:	f000 80a6 	beq.w	80027c6 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800267a:	2300      	movs	r3, #0
 800267c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800267e:	4b8b      	ldr	r3, [pc, #556]	; (80028ac <HAL_RCC_OscConfig+0x4c4>)
 8002680:	69db      	ldr	r3, [r3, #28]
 8002682:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002686:	2b00      	cmp	r3, #0
 8002688:	d10d      	bne.n	80026a6 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800268a:	4b88      	ldr	r3, [pc, #544]	; (80028ac <HAL_RCC_OscConfig+0x4c4>)
 800268c:	69db      	ldr	r3, [r3, #28]
 800268e:	4a87      	ldr	r2, [pc, #540]	; (80028ac <HAL_RCC_OscConfig+0x4c4>)
 8002690:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002694:	61d3      	str	r3, [r2, #28]
 8002696:	4b85      	ldr	r3, [pc, #532]	; (80028ac <HAL_RCC_OscConfig+0x4c4>)
 8002698:	69db      	ldr	r3, [r3, #28]
 800269a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800269e:	60bb      	str	r3, [r7, #8]
 80026a0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80026a2:	2301      	movs	r3, #1
 80026a4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80026a6:	4b82      	ldr	r3, [pc, #520]	; (80028b0 <HAL_RCC_OscConfig+0x4c8>)
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d118      	bne.n	80026e4 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80026b2:	4b7f      	ldr	r3, [pc, #508]	; (80028b0 <HAL_RCC_OscConfig+0x4c8>)
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	4a7e      	ldr	r2, [pc, #504]	; (80028b0 <HAL_RCC_OscConfig+0x4c8>)
 80026b8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80026bc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80026be:	f7ff f8ed 	bl	800189c <HAL_GetTick>
 80026c2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80026c4:	e008      	b.n	80026d8 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80026c6:	f7ff f8e9 	bl	800189c <HAL_GetTick>
 80026ca:	4602      	mov	r2, r0
 80026cc:	693b      	ldr	r3, [r7, #16]
 80026ce:	1ad3      	subs	r3, r2, r3
 80026d0:	2b64      	cmp	r3, #100	; 0x64
 80026d2:	d901      	bls.n	80026d8 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80026d4:	2303      	movs	r3, #3
 80026d6:	e103      	b.n	80028e0 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80026d8:	4b75      	ldr	r3, [pc, #468]	; (80028b0 <HAL_RCC_OscConfig+0x4c8>)
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80026e0:	2b00      	cmp	r3, #0
 80026e2:	d0f0      	beq.n	80026c6 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	68db      	ldr	r3, [r3, #12]
 80026e8:	2b01      	cmp	r3, #1
 80026ea:	d106      	bne.n	80026fa <HAL_RCC_OscConfig+0x312>
 80026ec:	4b6f      	ldr	r3, [pc, #444]	; (80028ac <HAL_RCC_OscConfig+0x4c4>)
 80026ee:	6a1b      	ldr	r3, [r3, #32]
 80026f0:	4a6e      	ldr	r2, [pc, #440]	; (80028ac <HAL_RCC_OscConfig+0x4c4>)
 80026f2:	f043 0301 	orr.w	r3, r3, #1
 80026f6:	6213      	str	r3, [r2, #32]
 80026f8:	e02d      	b.n	8002756 <HAL_RCC_OscConfig+0x36e>
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	68db      	ldr	r3, [r3, #12]
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d10c      	bne.n	800271c <HAL_RCC_OscConfig+0x334>
 8002702:	4b6a      	ldr	r3, [pc, #424]	; (80028ac <HAL_RCC_OscConfig+0x4c4>)
 8002704:	6a1b      	ldr	r3, [r3, #32]
 8002706:	4a69      	ldr	r2, [pc, #420]	; (80028ac <HAL_RCC_OscConfig+0x4c4>)
 8002708:	f023 0301 	bic.w	r3, r3, #1
 800270c:	6213      	str	r3, [r2, #32]
 800270e:	4b67      	ldr	r3, [pc, #412]	; (80028ac <HAL_RCC_OscConfig+0x4c4>)
 8002710:	6a1b      	ldr	r3, [r3, #32]
 8002712:	4a66      	ldr	r2, [pc, #408]	; (80028ac <HAL_RCC_OscConfig+0x4c4>)
 8002714:	f023 0304 	bic.w	r3, r3, #4
 8002718:	6213      	str	r3, [r2, #32]
 800271a:	e01c      	b.n	8002756 <HAL_RCC_OscConfig+0x36e>
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	68db      	ldr	r3, [r3, #12]
 8002720:	2b05      	cmp	r3, #5
 8002722:	d10c      	bne.n	800273e <HAL_RCC_OscConfig+0x356>
 8002724:	4b61      	ldr	r3, [pc, #388]	; (80028ac <HAL_RCC_OscConfig+0x4c4>)
 8002726:	6a1b      	ldr	r3, [r3, #32]
 8002728:	4a60      	ldr	r2, [pc, #384]	; (80028ac <HAL_RCC_OscConfig+0x4c4>)
 800272a:	f043 0304 	orr.w	r3, r3, #4
 800272e:	6213      	str	r3, [r2, #32]
 8002730:	4b5e      	ldr	r3, [pc, #376]	; (80028ac <HAL_RCC_OscConfig+0x4c4>)
 8002732:	6a1b      	ldr	r3, [r3, #32]
 8002734:	4a5d      	ldr	r2, [pc, #372]	; (80028ac <HAL_RCC_OscConfig+0x4c4>)
 8002736:	f043 0301 	orr.w	r3, r3, #1
 800273a:	6213      	str	r3, [r2, #32]
 800273c:	e00b      	b.n	8002756 <HAL_RCC_OscConfig+0x36e>
 800273e:	4b5b      	ldr	r3, [pc, #364]	; (80028ac <HAL_RCC_OscConfig+0x4c4>)
 8002740:	6a1b      	ldr	r3, [r3, #32]
 8002742:	4a5a      	ldr	r2, [pc, #360]	; (80028ac <HAL_RCC_OscConfig+0x4c4>)
 8002744:	f023 0301 	bic.w	r3, r3, #1
 8002748:	6213      	str	r3, [r2, #32]
 800274a:	4b58      	ldr	r3, [pc, #352]	; (80028ac <HAL_RCC_OscConfig+0x4c4>)
 800274c:	6a1b      	ldr	r3, [r3, #32]
 800274e:	4a57      	ldr	r2, [pc, #348]	; (80028ac <HAL_RCC_OscConfig+0x4c4>)
 8002750:	f023 0304 	bic.w	r3, r3, #4
 8002754:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	68db      	ldr	r3, [r3, #12]
 800275a:	2b00      	cmp	r3, #0
 800275c:	d015      	beq.n	800278a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800275e:	f7ff f89d 	bl	800189c <HAL_GetTick>
 8002762:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002764:	e00a      	b.n	800277c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002766:	f7ff f899 	bl	800189c <HAL_GetTick>
 800276a:	4602      	mov	r2, r0
 800276c:	693b      	ldr	r3, [r7, #16]
 800276e:	1ad3      	subs	r3, r2, r3
 8002770:	f241 3288 	movw	r2, #5000	; 0x1388
 8002774:	4293      	cmp	r3, r2
 8002776:	d901      	bls.n	800277c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002778:	2303      	movs	r3, #3
 800277a:	e0b1      	b.n	80028e0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800277c:	4b4b      	ldr	r3, [pc, #300]	; (80028ac <HAL_RCC_OscConfig+0x4c4>)
 800277e:	6a1b      	ldr	r3, [r3, #32]
 8002780:	f003 0302 	and.w	r3, r3, #2
 8002784:	2b00      	cmp	r3, #0
 8002786:	d0ee      	beq.n	8002766 <HAL_RCC_OscConfig+0x37e>
 8002788:	e014      	b.n	80027b4 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800278a:	f7ff f887 	bl	800189c <HAL_GetTick>
 800278e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002790:	e00a      	b.n	80027a8 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002792:	f7ff f883 	bl	800189c <HAL_GetTick>
 8002796:	4602      	mov	r2, r0
 8002798:	693b      	ldr	r3, [r7, #16]
 800279a:	1ad3      	subs	r3, r2, r3
 800279c:	f241 3288 	movw	r2, #5000	; 0x1388
 80027a0:	4293      	cmp	r3, r2
 80027a2:	d901      	bls.n	80027a8 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80027a4:	2303      	movs	r3, #3
 80027a6:	e09b      	b.n	80028e0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80027a8:	4b40      	ldr	r3, [pc, #256]	; (80028ac <HAL_RCC_OscConfig+0x4c4>)
 80027aa:	6a1b      	ldr	r3, [r3, #32]
 80027ac:	f003 0302 	and.w	r3, r3, #2
 80027b0:	2b00      	cmp	r3, #0
 80027b2:	d1ee      	bne.n	8002792 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80027b4:	7dfb      	ldrb	r3, [r7, #23]
 80027b6:	2b01      	cmp	r3, #1
 80027b8:	d105      	bne.n	80027c6 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80027ba:	4b3c      	ldr	r3, [pc, #240]	; (80028ac <HAL_RCC_OscConfig+0x4c4>)
 80027bc:	69db      	ldr	r3, [r3, #28]
 80027be:	4a3b      	ldr	r2, [pc, #236]	; (80028ac <HAL_RCC_OscConfig+0x4c4>)
 80027c0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80027c4:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	69db      	ldr	r3, [r3, #28]
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	f000 8087 	beq.w	80028de <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80027d0:	4b36      	ldr	r3, [pc, #216]	; (80028ac <HAL_RCC_OscConfig+0x4c4>)
 80027d2:	685b      	ldr	r3, [r3, #4]
 80027d4:	f003 030c 	and.w	r3, r3, #12
 80027d8:	2b08      	cmp	r3, #8
 80027da:	d061      	beq.n	80028a0 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	69db      	ldr	r3, [r3, #28]
 80027e0:	2b02      	cmp	r3, #2
 80027e2:	d146      	bne.n	8002872 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80027e4:	4b33      	ldr	r3, [pc, #204]	; (80028b4 <HAL_RCC_OscConfig+0x4cc>)
 80027e6:	2200      	movs	r2, #0
 80027e8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80027ea:	f7ff f857 	bl	800189c <HAL_GetTick>
 80027ee:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80027f0:	e008      	b.n	8002804 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80027f2:	f7ff f853 	bl	800189c <HAL_GetTick>
 80027f6:	4602      	mov	r2, r0
 80027f8:	693b      	ldr	r3, [r7, #16]
 80027fa:	1ad3      	subs	r3, r2, r3
 80027fc:	2b02      	cmp	r3, #2
 80027fe:	d901      	bls.n	8002804 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002800:	2303      	movs	r3, #3
 8002802:	e06d      	b.n	80028e0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002804:	4b29      	ldr	r3, [pc, #164]	; (80028ac <HAL_RCC_OscConfig+0x4c4>)
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800280c:	2b00      	cmp	r3, #0
 800280e:	d1f0      	bne.n	80027f2 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	6a1b      	ldr	r3, [r3, #32]
 8002814:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002818:	d108      	bne.n	800282c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800281a:	4b24      	ldr	r3, [pc, #144]	; (80028ac <HAL_RCC_OscConfig+0x4c4>)
 800281c:	685b      	ldr	r3, [r3, #4]
 800281e:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	689b      	ldr	r3, [r3, #8]
 8002826:	4921      	ldr	r1, [pc, #132]	; (80028ac <HAL_RCC_OscConfig+0x4c4>)
 8002828:	4313      	orrs	r3, r2
 800282a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800282c:	4b1f      	ldr	r3, [pc, #124]	; (80028ac <HAL_RCC_OscConfig+0x4c4>)
 800282e:	685b      	ldr	r3, [r3, #4]
 8002830:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	6a19      	ldr	r1, [r3, #32]
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800283c:	430b      	orrs	r3, r1
 800283e:	491b      	ldr	r1, [pc, #108]	; (80028ac <HAL_RCC_OscConfig+0x4c4>)
 8002840:	4313      	orrs	r3, r2
 8002842:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002844:	4b1b      	ldr	r3, [pc, #108]	; (80028b4 <HAL_RCC_OscConfig+0x4cc>)
 8002846:	2201      	movs	r2, #1
 8002848:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800284a:	f7ff f827 	bl	800189c <HAL_GetTick>
 800284e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002850:	e008      	b.n	8002864 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002852:	f7ff f823 	bl	800189c <HAL_GetTick>
 8002856:	4602      	mov	r2, r0
 8002858:	693b      	ldr	r3, [r7, #16]
 800285a:	1ad3      	subs	r3, r2, r3
 800285c:	2b02      	cmp	r3, #2
 800285e:	d901      	bls.n	8002864 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002860:	2303      	movs	r3, #3
 8002862:	e03d      	b.n	80028e0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002864:	4b11      	ldr	r3, [pc, #68]	; (80028ac <HAL_RCC_OscConfig+0x4c4>)
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800286c:	2b00      	cmp	r3, #0
 800286e:	d0f0      	beq.n	8002852 <HAL_RCC_OscConfig+0x46a>
 8002870:	e035      	b.n	80028de <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002872:	4b10      	ldr	r3, [pc, #64]	; (80028b4 <HAL_RCC_OscConfig+0x4cc>)
 8002874:	2200      	movs	r2, #0
 8002876:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002878:	f7ff f810 	bl	800189c <HAL_GetTick>
 800287c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800287e:	e008      	b.n	8002892 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002880:	f7ff f80c 	bl	800189c <HAL_GetTick>
 8002884:	4602      	mov	r2, r0
 8002886:	693b      	ldr	r3, [r7, #16]
 8002888:	1ad3      	subs	r3, r2, r3
 800288a:	2b02      	cmp	r3, #2
 800288c:	d901      	bls.n	8002892 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800288e:	2303      	movs	r3, #3
 8002890:	e026      	b.n	80028e0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002892:	4b06      	ldr	r3, [pc, #24]	; (80028ac <HAL_RCC_OscConfig+0x4c4>)
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800289a:	2b00      	cmp	r3, #0
 800289c:	d1f0      	bne.n	8002880 <HAL_RCC_OscConfig+0x498>
 800289e:	e01e      	b.n	80028de <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	69db      	ldr	r3, [r3, #28]
 80028a4:	2b01      	cmp	r3, #1
 80028a6:	d107      	bne.n	80028b8 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80028a8:	2301      	movs	r3, #1
 80028aa:	e019      	b.n	80028e0 <HAL_RCC_OscConfig+0x4f8>
 80028ac:	40021000 	.word	0x40021000
 80028b0:	40007000 	.word	0x40007000
 80028b4:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80028b8:	4b0b      	ldr	r3, [pc, #44]	; (80028e8 <HAL_RCC_OscConfig+0x500>)
 80028ba:	685b      	ldr	r3, [r3, #4]
 80028bc:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80028be:	68fb      	ldr	r3, [r7, #12]
 80028c0:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	6a1b      	ldr	r3, [r3, #32]
 80028c8:	429a      	cmp	r2, r3
 80028ca:	d106      	bne.n	80028da <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80028cc:	68fb      	ldr	r3, [r7, #12]
 80028ce:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80028d6:	429a      	cmp	r2, r3
 80028d8:	d001      	beq.n	80028de <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80028da:	2301      	movs	r3, #1
 80028dc:	e000      	b.n	80028e0 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80028de:	2300      	movs	r3, #0
}
 80028e0:	4618      	mov	r0, r3
 80028e2:	3718      	adds	r7, #24
 80028e4:	46bd      	mov	sp, r7
 80028e6:	bd80      	pop	{r7, pc}
 80028e8:	40021000 	.word	0x40021000

080028ec <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80028ec:	b580      	push	{r7, lr}
 80028ee:	b084      	sub	sp, #16
 80028f0:	af00      	add	r7, sp, #0
 80028f2:	6078      	str	r0, [r7, #4]
 80028f4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	2b00      	cmp	r3, #0
 80028fa:	d101      	bne.n	8002900 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80028fc:	2301      	movs	r3, #1
 80028fe:	e0d0      	b.n	8002aa2 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002900:	4b6a      	ldr	r3, [pc, #424]	; (8002aac <HAL_RCC_ClockConfig+0x1c0>)
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	f003 0307 	and.w	r3, r3, #7
 8002908:	683a      	ldr	r2, [r7, #0]
 800290a:	429a      	cmp	r2, r3
 800290c:	d910      	bls.n	8002930 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800290e:	4b67      	ldr	r3, [pc, #412]	; (8002aac <HAL_RCC_ClockConfig+0x1c0>)
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	f023 0207 	bic.w	r2, r3, #7
 8002916:	4965      	ldr	r1, [pc, #404]	; (8002aac <HAL_RCC_ClockConfig+0x1c0>)
 8002918:	683b      	ldr	r3, [r7, #0]
 800291a:	4313      	orrs	r3, r2
 800291c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800291e:	4b63      	ldr	r3, [pc, #396]	; (8002aac <HAL_RCC_ClockConfig+0x1c0>)
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	f003 0307 	and.w	r3, r3, #7
 8002926:	683a      	ldr	r2, [r7, #0]
 8002928:	429a      	cmp	r2, r3
 800292a:	d001      	beq.n	8002930 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 800292c:	2301      	movs	r3, #1
 800292e:	e0b8      	b.n	8002aa2 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	f003 0302 	and.w	r3, r3, #2
 8002938:	2b00      	cmp	r3, #0
 800293a:	d020      	beq.n	800297e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	f003 0304 	and.w	r3, r3, #4
 8002944:	2b00      	cmp	r3, #0
 8002946:	d005      	beq.n	8002954 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002948:	4b59      	ldr	r3, [pc, #356]	; (8002ab0 <HAL_RCC_ClockConfig+0x1c4>)
 800294a:	685b      	ldr	r3, [r3, #4]
 800294c:	4a58      	ldr	r2, [pc, #352]	; (8002ab0 <HAL_RCC_ClockConfig+0x1c4>)
 800294e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002952:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	f003 0308 	and.w	r3, r3, #8
 800295c:	2b00      	cmp	r3, #0
 800295e:	d005      	beq.n	800296c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002960:	4b53      	ldr	r3, [pc, #332]	; (8002ab0 <HAL_RCC_ClockConfig+0x1c4>)
 8002962:	685b      	ldr	r3, [r3, #4]
 8002964:	4a52      	ldr	r2, [pc, #328]	; (8002ab0 <HAL_RCC_ClockConfig+0x1c4>)
 8002966:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800296a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800296c:	4b50      	ldr	r3, [pc, #320]	; (8002ab0 <HAL_RCC_ClockConfig+0x1c4>)
 800296e:	685b      	ldr	r3, [r3, #4]
 8002970:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	689b      	ldr	r3, [r3, #8]
 8002978:	494d      	ldr	r1, [pc, #308]	; (8002ab0 <HAL_RCC_ClockConfig+0x1c4>)
 800297a:	4313      	orrs	r3, r2
 800297c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	f003 0301 	and.w	r3, r3, #1
 8002986:	2b00      	cmp	r3, #0
 8002988:	d040      	beq.n	8002a0c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	685b      	ldr	r3, [r3, #4]
 800298e:	2b01      	cmp	r3, #1
 8002990:	d107      	bne.n	80029a2 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002992:	4b47      	ldr	r3, [pc, #284]	; (8002ab0 <HAL_RCC_ClockConfig+0x1c4>)
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800299a:	2b00      	cmp	r3, #0
 800299c:	d115      	bne.n	80029ca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800299e:	2301      	movs	r3, #1
 80029a0:	e07f      	b.n	8002aa2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	685b      	ldr	r3, [r3, #4]
 80029a6:	2b02      	cmp	r3, #2
 80029a8:	d107      	bne.n	80029ba <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80029aa:	4b41      	ldr	r3, [pc, #260]	; (8002ab0 <HAL_RCC_ClockConfig+0x1c4>)
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	d109      	bne.n	80029ca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80029b6:	2301      	movs	r3, #1
 80029b8:	e073      	b.n	8002aa2 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80029ba:	4b3d      	ldr	r3, [pc, #244]	; (8002ab0 <HAL_RCC_ClockConfig+0x1c4>)
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	f003 0302 	and.w	r3, r3, #2
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	d101      	bne.n	80029ca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80029c6:	2301      	movs	r3, #1
 80029c8:	e06b      	b.n	8002aa2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80029ca:	4b39      	ldr	r3, [pc, #228]	; (8002ab0 <HAL_RCC_ClockConfig+0x1c4>)
 80029cc:	685b      	ldr	r3, [r3, #4]
 80029ce:	f023 0203 	bic.w	r2, r3, #3
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	685b      	ldr	r3, [r3, #4]
 80029d6:	4936      	ldr	r1, [pc, #216]	; (8002ab0 <HAL_RCC_ClockConfig+0x1c4>)
 80029d8:	4313      	orrs	r3, r2
 80029da:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80029dc:	f7fe ff5e 	bl	800189c <HAL_GetTick>
 80029e0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80029e2:	e00a      	b.n	80029fa <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80029e4:	f7fe ff5a 	bl	800189c <HAL_GetTick>
 80029e8:	4602      	mov	r2, r0
 80029ea:	68fb      	ldr	r3, [r7, #12]
 80029ec:	1ad3      	subs	r3, r2, r3
 80029ee:	f241 3288 	movw	r2, #5000	; 0x1388
 80029f2:	4293      	cmp	r3, r2
 80029f4:	d901      	bls.n	80029fa <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80029f6:	2303      	movs	r3, #3
 80029f8:	e053      	b.n	8002aa2 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80029fa:	4b2d      	ldr	r3, [pc, #180]	; (8002ab0 <HAL_RCC_ClockConfig+0x1c4>)
 80029fc:	685b      	ldr	r3, [r3, #4]
 80029fe:	f003 020c 	and.w	r2, r3, #12
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	685b      	ldr	r3, [r3, #4]
 8002a06:	009b      	lsls	r3, r3, #2
 8002a08:	429a      	cmp	r2, r3
 8002a0a:	d1eb      	bne.n	80029e4 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002a0c:	4b27      	ldr	r3, [pc, #156]	; (8002aac <HAL_RCC_ClockConfig+0x1c0>)
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	f003 0307 	and.w	r3, r3, #7
 8002a14:	683a      	ldr	r2, [r7, #0]
 8002a16:	429a      	cmp	r2, r3
 8002a18:	d210      	bcs.n	8002a3c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002a1a:	4b24      	ldr	r3, [pc, #144]	; (8002aac <HAL_RCC_ClockConfig+0x1c0>)
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	f023 0207 	bic.w	r2, r3, #7
 8002a22:	4922      	ldr	r1, [pc, #136]	; (8002aac <HAL_RCC_ClockConfig+0x1c0>)
 8002a24:	683b      	ldr	r3, [r7, #0]
 8002a26:	4313      	orrs	r3, r2
 8002a28:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002a2a:	4b20      	ldr	r3, [pc, #128]	; (8002aac <HAL_RCC_ClockConfig+0x1c0>)
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	f003 0307 	and.w	r3, r3, #7
 8002a32:	683a      	ldr	r2, [r7, #0]
 8002a34:	429a      	cmp	r2, r3
 8002a36:	d001      	beq.n	8002a3c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002a38:	2301      	movs	r3, #1
 8002a3a:	e032      	b.n	8002aa2 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	f003 0304 	and.w	r3, r3, #4
 8002a44:	2b00      	cmp	r3, #0
 8002a46:	d008      	beq.n	8002a5a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002a48:	4b19      	ldr	r3, [pc, #100]	; (8002ab0 <HAL_RCC_ClockConfig+0x1c4>)
 8002a4a:	685b      	ldr	r3, [r3, #4]
 8002a4c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	68db      	ldr	r3, [r3, #12]
 8002a54:	4916      	ldr	r1, [pc, #88]	; (8002ab0 <HAL_RCC_ClockConfig+0x1c4>)
 8002a56:	4313      	orrs	r3, r2
 8002a58:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	f003 0308 	and.w	r3, r3, #8
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d009      	beq.n	8002a7a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002a66:	4b12      	ldr	r3, [pc, #72]	; (8002ab0 <HAL_RCC_ClockConfig+0x1c4>)
 8002a68:	685b      	ldr	r3, [r3, #4]
 8002a6a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	691b      	ldr	r3, [r3, #16]
 8002a72:	00db      	lsls	r3, r3, #3
 8002a74:	490e      	ldr	r1, [pc, #56]	; (8002ab0 <HAL_RCC_ClockConfig+0x1c4>)
 8002a76:	4313      	orrs	r3, r2
 8002a78:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002a7a:	f000 f821 	bl	8002ac0 <HAL_RCC_GetSysClockFreq>
 8002a7e:	4602      	mov	r2, r0
 8002a80:	4b0b      	ldr	r3, [pc, #44]	; (8002ab0 <HAL_RCC_ClockConfig+0x1c4>)
 8002a82:	685b      	ldr	r3, [r3, #4]
 8002a84:	091b      	lsrs	r3, r3, #4
 8002a86:	f003 030f 	and.w	r3, r3, #15
 8002a8a:	490a      	ldr	r1, [pc, #40]	; (8002ab4 <HAL_RCC_ClockConfig+0x1c8>)
 8002a8c:	5ccb      	ldrb	r3, [r1, r3]
 8002a8e:	fa22 f303 	lsr.w	r3, r2, r3
 8002a92:	4a09      	ldr	r2, [pc, #36]	; (8002ab8 <HAL_RCC_ClockConfig+0x1cc>)
 8002a94:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002a96:	4b09      	ldr	r3, [pc, #36]	; (8002abc <HAL_RCC_ClockConfig+0x1d0>)
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	4618      	mov	r0, r3
 8002a9c:	f7fe febc 	bl	8001818 <HAL_InitTick>

  return HAL_OK;
 8002aa0:	2300      	movs	r3, #0
}
 8002aa2:	4618      	mov	r0, r3
 8002aa4:	3710      	adds	r7, #16
 8002aa6:	46bd      	mov	sp, r7
 8002aa8:	bd80      	pop	{r7, pc}
 8002aaa:	bf00      	nop
 8002aac:	40022000 	.word	0x40022000
 8002ab0:	40021000 	.word	0x40021000
 8002ab4:	0800672c 	.word	0x0800672c
 8002ab8:	20000298 	.word	0x20000298
 8002abc:	2000029c 	.word	0x2000029c

08002ac0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002ac0:	b490      	push	{r4, r7}
 8002ac2:	b08a      	sub	sp, #40	; 0x28
 8002ac4:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8002ac6:	4b29      	ldr	r3, [pc, #164]	; (8002b6c <HAL_RCC_GetSysClockFreq+0xac>)
 8002ac8:	1d3c      	adds	r4, r7, #4
 8002aca:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002acc:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8002ad0:	f240 2301 	movw	r3, #513	; 0x201
 8002ad4:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002ad6:	2300      	movs	r3, #0
 8002ad8:	61fb      	str	r3, [r7, #28]
 8002ada:	2300      	movs	r3, #0
 8002adc:	61bb      	str	r3, [r7, #24]
 8002ade:	2300      	movs	r3, #0
 8002ae0:	627b      	str	r3, [r7, #36]	; 0x24
 8002ae2:	2300      	movs	r3, #0
 8002ae4:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8002ae6:	2300      	movs	r3, #0
 8002ae8:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002aea:	4b21      	ldr	r3, [pc, #132]	; (8002b70 <HAL_RCC_GetSysClockFreq+0xb0>)
 8002aec:	685b      	ldr	r3, [r3, #4]
 8002aee:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002af0:	69fb      	ldr	r3, [r7, #28]
 8002af2:	f003 030c 	and.w	r3, r3, #12
 8002af6:	2b04      	cmp	r3, #4
 8002af8:	d002      	beq.n	8002b00 <HAL_RCC_GetSysClockFreq+0x40>
 8002afa:	2b08      	cmp	r3, #8
 8002afc:	d003      	beq.n	8002b06 <HAL_RCC_GetSysClockFreq+0x46>
 8002afe:	e02b      	b.n	8002b58 <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002b00:	4b1c      	ldr	r3, [pc, #112]	; (8002b74 <HAL_RCC_GetSysClockFreq+0xb4>)
 8002b02:	623b      	str	r3, [r7, #32]
      break;
 8002b04:	e02b      	b.n	8002b5e <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002b06:	69fb      	ldr	r3, [r7, #28]
 8002b08:	0c9b      	lsrs	r3, r3, #18
 8002b0a:	f003 030f 	and.w	r3, r3, #15
 8002b0e:	3328      	adds	r3, #40	; 0x28
 8002b10:	443b      	add	r3, r7
 8002b12:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8002b16:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002b18:	69fb      	ldr	r3, [r7, #28]
 8002b1a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002b1e:	2b00      	cmp	r3, #0
 8002b20:	d012      	beq.n	8002b48 <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002b22:	4b13      	ldr	r3, [pc, #76]	; (8002b70 <HAL_RCC_GetSysClockFreq+0xb0>)
 8002b24:	685b      	ldr	r3, [r3, #4]
 8002b26:	0c5b      	lsrs	r3, r3, #17
 8002b28:	f003 0301 	and.w	r3, r3, #1
 8002b2c:	3328      	adds	r3, #40	; 0x28
 8002b2e:	443b      	add	r3, r7
 8002b30:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8002b34:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002b36:	697b      	ldr	r3, [r7, #20]
 8002b38:	4a0e      	ldr	r2, [pc, #56]	; (8002b74 <HAL_RCC_GetSysClockFreq+0xb4>)
 8002b3a:	fb03 f202 	mul.w	r2, r3, r2
 8002b3e:	69bb      	ldr	r3, [r7, #24]
 8002b40:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b44:	627b      	str	r3, [r7, #36]	; 0x24
 8002b46:	e004      	b.n	8002b52 <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002b48:	697b      	ldr	r3, [r7, #20]
 8002b4a:	4a0b      	ldr	r2, [pc, #44]	; (8002b78 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002b4c:	fb02 f303 	mul.w	r3, r2, r3
 8002b50:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8002b52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b54:	623b      	str	r3, [r7, #32]
      break;
 8002b56:	e002      	b.n	8002b5e <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002b58:	4b06      	ldr	r3, [pc, #24]	; (8002b74 <HAL_RCC_GetSysClockFreq+0xb4>)
 8002b5a:	623b      	str	r3, [r7, #32]
      break;
 8002b5c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002b5e:	6a3b      	ldr	r3, [r7, #32]
}
 8002b60:	4618      	mov	r0, r3
 8002b62:	3728      	adds	r7, #40	; 0x28
 8002b64:	46bd      	mov	sp, r7
 8002b66:	bc90      	pop	{r4, r7}
 8002b68:	4770      	bx	lr
 8002b6a:	bf00      	nop
 8002b6c:	0800671c 	.word	0x0800671c
 8002b70:	40021000 	.word	0x40021000
 8002b74:	007a1200 	.word	0x007a1200
 8002b78:	003d0900 	.word	0x003d0900

08002b7c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002b7c:	b480      	push	{r7}
 8002b7e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002b80:	4b02      	ldr	r3, [pc, #8]	; (8002b8c <HAL_RCC_GetHCLKFreq+0x10>)
 8002b82:	681b      	ldr	r3, [r3, #0]
}
 8002b84:	4618      	mov	r0, r3
 8002b86:	46bd      	mov	sp, r7
 8002b88:	bc80      	pop	{r7}
 8002b8a:	4770      	bx	lr
 8002b8c:	20000298 	.word	0x20000298

08002b90 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002b90:	b580      	push	{r7, lr}
 8002b92:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002b94:	f7ff fff2 	bl	8002b7c <HAL_RCC_GetHCLKFreq>
 8002b98:	4602      	mov	r2, r0
 8002b9a:	4b05      	ldr	r3, [pc, #20]	; (8002bb0 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002b9c:	685b      	ldr	r3, [r3, #4]
 8002b9e:	0a1b      	lsrs	r3, r3, #8
 8002ba0:	f003 0307 	and.w	r3, r3, #7
 8002ba4:	4903      	ldr	r1, [pc, #12]	; (8002bb4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002ba6:	5ccb      	ldrb	r3, [r1, r3]
 8002ba8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002bac:	4618      	mov	r0, r3
 8002bae:	bd80      	pop	{r7, pc}
 8002bb0:	40021000 	.word	0x40021000
 8002bb4:	0800673c 	.word	0x0800673c

08002bb8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002bb8:	b580      	push	{r7, lr}
 8002bba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002bbc:	f7ff ffde 	bl	8002b7c <HAL_RCC_GetHCLKFreq>
 8002bc0:	4602      	mov	r2, r0
 8002bc2:	4b05      	ldr	r3, [pc, #20]	; (8002bd8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002bc4:	685b      	ldr	r3, [r3, #4]
 8002bc6:	0adb      	lsrs	r3, r3, #11
 8002bc8:	f003 0307 	and.w	r3, r3, #7
 8002bcc:	4903      	ldr	r1, [pc, #12]	; (8002bdc <HAL_RCC_GetPCLK2Freq+0x24>)
 8002bce:	5ccb      	ldrb	r3, [r1, r3]
 8002bd0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002bd4:	4618      	mov	r0, r3
 8002bd6:	bd80      	pop	{r7, pc}
 8002bd8:	40021000 	.word	0x40021000
 8002bdc:	0800673c 	.word	0x0800673c

08002be0 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002be0:	b480      	push	{r7}
 8002be2:	b085      	sub	sp, #20
 8002be4:	af00      	add	r7, sp, #0
 8002be6:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002be8:	4b0a      	ldr	r3, [pc, #40]	; (8002c14 <RCC_Delay+0x34>)
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	4a0a      	ldr	r2, [pc, #40]	; (8002c18 <RCC_Delay+0x38>)
 8002bee:	fba2 2303 	umull	r2, r3, r2, r3
 8002bf2:	0a5b      	lsrs	r3, r3, #9
 8002bf4:	687a      	ldr	r2, [r7, #4]
 8002bf6:	fb02 f303 	mul.w	r3, r2, r3
 8002bfa:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002bfc:	bf00      	nop
  }
  while (Delay --);
 8002bfe:	68fb      	ldr	r3, [r7, #12]
 8002c00:	1e5a      	subs	r2, r3, #1
 8002c02:	60fa      	str	r2, [r7, #12]
 8002c04:	2b00      	cmp	r3, #0
 8002c06:	d1f9      	bne.n	8002bfc <RCC_Delay+0x1c>
}
 8002c08:	bf00      	nop
 8002c0a:	bf00      	nop
 8002c0c:	3714      	adds	r7, #20
 8002c0e:	46bd      	mov	sp, r7
 8002c10:	bc80      	pop	{r7}
 8002c12:	4770      	bx	lr
 8002c14:	20000298 	.word	0x20000298
 8002c18:	10624dd3 	.word	0x10624dd3

08002c1c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002c1c:	b580      	push	{r7, lr}
 8002c1e:	b082      	sub	sp, #8
 8002c20:	af00      	add	r7, sp, #0
 8002c22:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d101      	bne.n	8002c2e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002c2a:	2301      	movs	r3, #1
 8002c2c:	e076      	b.n	8002d1c <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	d108      	bne.n	8002c48 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	685b      	ldr	r3, [r3, #4]
 8002c3a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002c3e:	d009      	beq.n	8002c54 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	2200      	movs	r2, #0
 8002c44:	61da      	str	r2, [r3, #28]
 8002c46:	e005      	b.n	8002c54 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	2200      	movs	r2, #0
 8002c4c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	2200      	movs	r2, #0
 8002c52:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	2200      	movs	r2, #0
 8002c58:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002c60:	b2db      	uxtb	r3, r3
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	d106      	bne.n	8002c74 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	2200      	movs	r2, #0
 8002c6a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002c6e:	6878      	ldr	r0, [r7, #4]
 8002c70:	f7fe f940 	bl	8000ef4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	2202      	movs	r2, #2
 8002c78:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	681a      	ldr	r2, [r3, #0]
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002c8a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	685b      	ldr	r3, [r3, #4]
 8002c90:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	689b      	ldr	r3, [r3, #8]
 8002c98:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8002c9c:	431a      	orrs	r2, r3
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	68db      	ldr	r3, [r3, #12]
 8002ca2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002ca6:	431a      	orrs	r2, r3
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	691b      	ldr	r3, [r3, #16]
 8002cac:	f003 0302 	and.w	r3, r3, #2
 8002cb0:	431a      	orrs	r2, r3
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	695b      	ldr	r3, [r3, #20]
 8002cb6:	f003 0301 	and.w	r3, r3, #1
 8002cba:	431a      	orrs	r2, r3
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	699b      	ldr	r3, [r3, #24]
 8002cc0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002cc4:	431a      	orrs	r2, r3
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	69db      	ldr	r3, [r3, #28]
 8002cca:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8002cce:	431a      	orrs	r2, r3
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	6a1b      	ldr	r3, [r3, #32]
 8002cd4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002cd8:	ea42 0103 	orr.w	r1, r2, r3
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ce0:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	430a      	orrs	r2, r1
 8002cea:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	699b      	ldr	r3, [r3, #24]
 8002cf0:	0c1a      	lsrs	r2, r3, #16
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	f002 0204 	and.w	r2, r2, #4
 8002cfa:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	69da      	ldr	r2, [r3, #28]
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002d0a:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	2200      	movs	r2, #0
 8002d10:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	2201      	movs	r2, #1
 8002d16:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8002d1a:	2300      	movs	r3, #0
}
 8002d1c:	4618      	mov	r0, r3
 8002d1e:	3708      	adds	r7, #8
 8002d20:	46bd      	mov	sp, r7
 8002d22:	bd80      	pop	{r7, pc}

08002d24 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002d24:	b580      	push	{r7, lr}
 8002d26:	b088      	sub	sp, #32
 8002d28:	af00      	add	r7, sp, #0
 8002d2a:	60f8      	str	r0, [r7, #12]
 8002d2c:	60b9      	str	r1, [r7, #8]
 8002d2e:	603b      	str	r3, [r7, #0]
 8002d30:	4613      	mov	r3, r2
 8002d32:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8002d34:	2300      	movs	r3, #0
 8002d36:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002d38:	68fb      	ldr	r3, [r7, #12]
 8002d3a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002d3e:	2b01      	cmp	r3, #1
 8002d40:	d101      	bne.n	8002d46 <HAL_SPI_Transmit+0x22>
 8002d42:	2302      	movs	r3, #2
 8002d44:	e126      	b.n	8002f94 <HAL_SPI_Transmit+0x270>
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	2201      	movs	r2, #1
 8002d4a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002d4e:	f7fe fda5 	bl	800189c <HAL_GetTick>
 8002d52:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8002d54:	88fb      	ldrh	r3, [r7, #6]
 8002d56:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002d5e:	b2db      	uxtb	r3, r3
 8002d60:	2b01      	cmp	r3, #1
 8002d62:	d002      	beq.n	8002d6a <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8002d64:	2302      	movs	r3, #2
 8002d66:	77fb      	strb	r3, [r7, #31]
    goto error;
 8002d68:	e10b      	b.n	8002f82 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8002d6a:	68bb      	ldr	r3, [r7, #8]
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	d002      	beq.n	8002d76 <HAL_SPI_Transmit+0x52>
 8002d70:	88fb      	ldrh	r3, [r7, #6]
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d102      	bne.n	8002d7c <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8002d76:	2301      	movs	r3, #1
 8002d78:	77fb      	strb	r3, [r7, #31]
    goto error;
 8002d7a:	e102      	b.n	8002f82 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8002d7c:	68fb      	ldr	r3, [r7, #12]
 8002d7e:	2203      	movs	r2, #3
 8002d80:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002d84:	68fb      	ldr	r3, [r7, #12]
 8002d86:	2200      	movs	r2, #0
 8002d88:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8002d8a:	68fb      	ldr	r3, [r7, #12]
 8002d8c:	68ba      	ldr	r2, [r7, #8]
 8002d8e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8002d90:	68fb      	ldr	r3, [r7, #12]
 8002d92:	88fa      	ldrh	r2, [r7, #6]
 8002d94:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8002d96:	68fb      	ldr	r3, [r7, #12]
 8002d98:	88fa      	ldrh	r2, [r7, #6]
 8002d9a:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	2200      	movs	r2, #0
 8002da0:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	2200      	movs	r2, #0
 8002da6:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	2200      	movs	r2, #0
 8002dac:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8002dae:	68fb      	ldr	r3, [r7, #12]
 8002db0:	2200      	movs	r2, #0
 8002db2:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	2200      	movs	r2, #0
 8002db8:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002dba:	68fb      	ldr	r3, [r7, #12]
 8002dbc:	689b      	ldr	r3, [r3, #8]
 8002dbe:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002dc2:	d10f      	bne.n	8002de4 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	681a      	ldr	r2, [r3, #0]
 8002dca:	68fb      	ldr	r3, [r7, #12]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002dd2:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	681a      	ldr	r2, [r3, #0]
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002de2:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002de4:	68fb      	ldr	r3, [r7, #12]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002dee:	2b40      	cmp	r3, #64	; 0x40
 8002df0:	d007      	beq.n	8002e02 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002df2:	68fb      	ldr	r3, [r7, #12]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	681a      	ldr	r2, [r3, #0]
 8002df8:	68fb      	ldr	r3, [r7, #12]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002e00:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8002e02:	68fb      	ldr	r3, [r7, #12]
 8002e04:	68db      	ldr	r3, [r3, #12]
 8002e06:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002e0a:	d14b      	bne.n	8002ea4 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002e0c:	68fb      	ldr	r3, [r7, #12]
 8002e0e:	685b      	ldr	r3, [r3, #4]
 8002e10:	2b00      	cmp	r3, #0
 8002e12:	d002      	beq.n	8002e1a <HAL_SPI_Transmit+0xf6>
 8002e14:	8afb      	ldrh	r3, [r7, #22]
 8002e16:	2b01      	cmp	r3, #1
 8002e18:	d13e      	bne.n	8002e98 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e1e:	881a      	ldrh	r2, [r3, #0]
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002e26:	68fb      	ldr	r3, [r7, #12]
 8002e28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e2a:	1c9a      	adds	r2, r3, #2
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8002e30:	68fb      	ldr	r3, [r7, #12]
 8002e32:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002e34:	b29b      	uxth	r3, r3
 8002e36:	3b01      	subs	r3, #1
 8002e38:	b29a      	uxth	r2, r3
 8002e3a:	68fb      	ldr	r3, [r7, #12]
 8002e3c:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8002e3e:	e02b      	b.n	8002e98 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	689b      	ldr	r3, [r3, #8]
 8002e46:	f003 0302 	and.w	r3, r3, #2
 8002e4a:	2b02      	cmp	r3, #2
 8002e4c:	d112      	bne.n	8002e74 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e52:	881a      	ldrh	r2, [r3, #0]
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002e5a:	68fb      	ldr	r3, [r7, #12]
 8002e5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e5e:	1c9a      	adds	r2, r3, #2
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8002e64:	68fb      	ldr	r3, [r7, #12]
 8002e66:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002e68:	b29b      	uxth	r3, r3
 8002e6a:	3b01      	subs	r3, #1
 8002e6c:	b29a      	uxth	r2, r3
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	86da      	strh	r2, [r3, #54]	; 0x36
 8002e72:	e011      	b.n	8002e98 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002e74:	f7fe fd12 	bl	800189c <HAL_GetTick>
 8002e78:	4602      	mov	r2, r0
 8002e7a:	69bb      	ldr	r3, [r7, #24]
 8002e7c:	1ad3      	subs	r3, r2, r3
 8002e7e:	683a      	ldr	r2, [r7, #0]
 8002e80:	429a      	cmp	r2, r3
 8002e82:	d803      	bhi.n	8002e8c <HAL_SPI_Transmit+0x168>
 8002e84:	683b      	ldr	r3, [r7, #0]
 8002e86:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002e8a:	d102      	bne.n	8002e92 <HAL_SPI_Transmit+0x16e>
 8002e8c:	683b      	ldr	r3, [r7, #0]
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	d102      	bne.n	8002e98 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8002e92:	2303      	movs	r3, #3
 8002e94:	77fb      	strb	r3, [r7, #31]
          goto error;
 8002e96:	e074      	b.n	8002f82 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002e9c:	b29b      	uxth	r3, r3
 8002e9e:	2b00      	cmp	r3, #0
 8002ea0:	d1ce      	bne.n	8002e40 <HAL_SPI_Transmit+0x11c>
 8002ea2:	e04c      	b.n	8002f3e <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	685b      	ldr	r3, [r3, #4]
 8002ea8:	2b00      	cmp	r3, #0
 8002eaa:	d002      	beq.n	8002eb2 <HAL_SPI_Transmit+0x18e>
 8002eac:	8afb      	ldrh	r3, [r7, #22]
 8002eae:	2b01      	cmp	r3, #1
 8002eb0:	d140      	bne.n	8002f34 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002eb2:	68fb      	ldr	r3, [r7, #12]
 8002eb4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002eb6:	68fb      	ldr	r3, [r7, #12]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	330c      	adds	r3, #12
 8002ebc:	7812      	ldrb	r2, [r2, #0]
 8002ebe:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ec4:	1c5a      	adds	r2, r3, #1
 8002ec6:	68fb      	ldr	r3, [r7, #12]
 8002ec8:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8002eca:	68fb      	ldr	r3, [r7, #12]
 8002ecc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002ece:	b29b      	uxth	r3, r3
 8002ed0:	3b01      	subs	r3, #1
 8002ed2:	b29a      	uxth	r2, r3
 8002ed4:	68fb      	ldr	r3, [r7, #12]
 8002ed6:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8002ed8:	e02c      	b.n	8002f34 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002eda:	68fb      	ldr	r3, [r7, #12]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	689b      	ldr	r3, [r3, #8]
 8002ee0:	f003 0302 	and.w	r3, r3, #2
 8002ee4:	2b02      	cmp	r3, #2
 8002ee6:	d113      	bne.n	8002f10 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	330c      	adds	r3, #12
 8002ef2:	7812      	ldrb	r2, [r2, #0]
 8002ef4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8002ef6:	68fb      	ldr	r3, [r7, #12]
 8002ef8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002efa:	1c5a      	adds	r2, r3, #1
 8002efc:	68fb      	ldr	r3, [r7, #12]
 8002efe:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8002f00:	68fb      	ldr	r3, [r7, #12]
 8002f02:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002f04:	b29b      	uxth	r3, r3
 8002f06:	3b01      	subs	r3, #1
 8002f08:	b29a      	uxth	r2, r3
 8002f0a:	68fb      	ldr	r3, [r7, #12]
 8002f0c:	86da      	strh	r2, [r3, #54]	; 0x36
 8002f0e:	e011      	b.n	8002f34 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002f10:	f7fe fcc4 	bl	800189c <HAL_GetTick>
 8002f14:	4602      	mov	r2, r0
 8002f16:	69bb      	ldr	r3, [r7, #24]
 8002f18:	1ad3      	subs	r3, r2, r3
 8002f1a:	683a      	ldr	r2, [r7, #0]
 8002f1c:	429a      	cmp	r2, r3
 8002f1e:	d803      	bhi.n	8002f28 <HAL_SPI_Transmit+0x204>
 8002f20:	683b      	ldr	r3, [r7, #0]
 8002f22:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002f26:	d102      	bne.n	8002f2e <HAL_SPI_Transmit+0x20a>
 8002f28:	683b      	ldr	r3, [r7, #0]
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d102      	bne.n	8002f34 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8002f2e:	2303      	movs	r3, #3
 8002f30:	77fb      	strb	r3, [r7, #31]
          goto error;
 8002f32:	e026      	b.n	8002f82 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002f38:	b29b      	uxth	r3, r3
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d1cd      	bne.n	8002eda <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002f3e:	69ba      	ldr	r2, [r7, #24]
 8002f40:	6839      	ldr	r1, [r7, #0]
 8002f42:	68f8      	ldr	r0, [r7, #12]
 8002f44:	f000 fbb8 	bl	80036b8 <SPI_EndRxTxTransaction>
 8002f48:	4603      	mov	r3, r0
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d002      	beq.n	8002f54 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002f4e:	68fb      	ldr	r3, [r7, #12]
 8002f50:	2220      	movs	r2, #32
 8002f52:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	689b      	ldr	r3, [r3, #8]
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	d10a      	bne.n	8002f72 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002f5c:	2300      	movs	r3, #0
 8002f5e:	613b      	str	r3, [r7, #16]
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	68db      	ldr	r3, [r3, #12]
 8002f66:	613b      	str	r3, [r7, #16]
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	689b      	ldr	r3, [r3, #8]
 8002f6e:	613b      	str	r3, [r7, #16]
 8002f70:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002f72:	68fb      	ldr	r3, [r7, #12]
 8002f74:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d002      	beq.n	8002f80 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8002f7a:	2301      	movs	r3, #1
 8002f7c:	77fb      	strb	r3, [r7, #31]
 8002f7e:	e000      	b.n	8002f82 <HAL_SPI_Transmit+0x25e>
  }

error:
 8002f80:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8002f82:	68fb      	ldr	r3, [r7, #12]
 8002f84:	2201      	movs	r2, #1
 8002f86:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	2200      	movs	r2, #0
 8002f8e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8002f92:	7ffb      	ldrb	r3, [r7, #31]
}
 8002f94:	4618      	mov	r0, r3
 8002f96:	3720      	adds	r7, #32
 8002f98:	46bd      	mov	sp, r7
 8002f9a:	bd80      	pop	{r7, pc}

08002f9c <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002f9c:	b580      	push	{r7, lr}
 8002f9e:	b088      	sub	sp, #32
 8002fa0:	af02      	add	r7, sp, #8
 8002fa2:	60f8      	str	r0, [r7, #12]
 8002fa4:	60b9      	str	r1, [r7, #8]
 8002fa6:	603b      	str	r3, [r7, #0]
 8002fa8:	4613      	mov	r3, r2
 8002faa:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8002fac:	2300      	movs	r3, #0
 8002fae:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	685b      	ldr	r3, [r3, #4]
 8002fb4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002fb8:	d112      	bne.n	8002fe0 <HAL_SPI_Receive+0x44>
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	689b      	ldr	r3, [r3, #8]
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d10e      	bne.n	8002fe0 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	2204      	movs	r2, #4
 8002fc6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8002fca:	88fa      	ldrh	r2, [r7, #6]
 8002fcc:	683b      	ldr	r3, [r7, #0]
 8002fce:	9300      	str	r3, [sp, #0]
 8002fd0:	4613      	mov	r3, r2
 8002fd2:	68ba      	ldr	r2, [r7, #8]
 8002fd4:	68b9      	ldr	r1, [r7, #8]
 8002fd6:	68f8      	ldr	r0, [r7, #12]
 8002fd8:	f000 f8f1 	bl	80031be <HAL_SPI_TransmitReceive>
 8002fdc:	4603      	mov	r3, r0
 8002fde:	e0ea      	b.n	80031b6 <HAL_SPI_Receive+0x21a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002fe6:	2b01      	cmp	r3, #1
 8002fe8:	d101      	bne.n	8002fee <HAL_SPI_Receive+0x52>
 8002fea:	2302      	movs	r3, #2
 8002fec:	e0e3      	b.n	80031b6 <HAL_SPI_Receive+0x21a>
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	2201      	movs	r2, #1
 8002ff2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002ff6:	f7fe fc51 	bl	800189c <HAL_GetTick>
 8002ffa:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003002:	b2db      	uxtb	r3, r3
 8003004:	2b01      	cmp	r3, #1
 8003006:	d002      	beq.n	800300e <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8003008:	2302      	movs	r3, #2
 800300a:	75fb      	strb	r3, [r7, #23]
    goto error;
 800300c:	e0ca      	b.n	80031a4 <HAL_SPI_Receive+0x208>
  }

  if ((pData == NULL) || (Size == 0U))
 800300e:	68bb      	ldr	r3, [r7, #8]
 8003010:	2b00      	cmp	r3, #0
 8003012:	d002      	beq.n	800301a <HAL_SPI_Receive+0x7e>
 8003014:	88fb      	ldrh	r3, [r7, #6]
 8003016:	2b00      	cmp	r3, #0
 8003018:	d102      	bne.n	8003020 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 800301a:	2301      	movs	r3, #1
 800301c:	75fb      	strb	r3, [r7, #23]
    goto error;
 800301e:	e0c1      	b.n	80031a4 <HAL_SPI_Receive+0x208>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	2204      	movs	r2, #4
 8003024:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	2200      	movs	r2, #0
 800302c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800302e:	68fb      	ldr	r3, [r7, #12]
 8003030:	68ba      	ldr	r2, [r7, #8]
 8003032:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	88fa      	ldrh	r2, [r7, #6]
 8003038:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	88fa      	ldrh	r2, [r7, #6]
 800303e:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8003040:	68fb      	ldr	r3, [r7, #12]
 8003042:	2200      	movs	r2, #0
 8003044:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	2200      	movs	r2, #0
 800304a:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 800304c:	68fb      	ldr	r3, [r7, #12]
 800304e:	2200      	movs	r2, #0
 8003050:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8003052:	68fb      	ldr	r3, [r7, #12]
 8003054:	2200      	movs	r2, #0
 8003056:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8003058:	68fb      	ldr	r3, [r7, #12]
 800305a:	2200      	movs	r2, #0
 800305c:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800305e:	68fb      	ldr	r3, [r7, #12]
 8003060:	689b      	ldr	r3, [r3, #8]
 8003062:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003066:	d10f      	bne.n	8003088 <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003068:	68fb      	ldr	r3, [r7, #12]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	681a      	ldr	r2, [r3, #0]
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003076:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	681a      	ldr	r2, [r3, #0]
 800307e:	68fb      	ldr	r3, [r7, #12]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8003086:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003092:	2b40      	cmp	r3, #64	; 0x40
 8003094:	d007      	beq.n	80030a6 <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003096:	68fb      	ldr	r3, [r7, #12]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	681a      	ldr	r2, [r3, #0]
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80030a4:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 80030a6:	68fb      	ldr	r3, [r7, #12]
 80030a8:	68db      	ldr	r3, [r3, #12]
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d162      	bne.n	8003174 <HAL_SPI_Receive+0x1d8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80030ae:	e02e      	b.n	800310e <HAL_SPI_Receive+0x172>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80030b0:	68fb      	ldr	r3, [r7, #12]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	689b      	ldr	r3, [r3, #8]
 80030b6:	f003 0301 	and.w	r3, r3, #1
 80030ba:	2b01      	cmp	r3, #1
 80030bc:	d115      	bne.n	80030ea <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80030be:	68fb      	ldr	r3, [r7, #12]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	f103 020c 	add.w	r2, r3, #12
 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80030ca:	7812      	ldrb	r2, [r2, #0]
 80030cc:	b2d2      	uxtb	r2, r2
 80030ce:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80030d4:	1c5a      	adds	r2, r3, #1
 80030d6:	68fb      	ldr	r3, [r7, #12]
 80030d8:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80030de:	b29b      	uxth	r3, r3
 80030e0:	3b01      	subs	r3, #1
 80030e2:	b29a      	uxth	r2, r3
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	87da      	strh	r2, [r3, #62]	; 0x3e
 80030e8:	e011      	b.n	800310e <HAL_SPI_Receive+0x172>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80030ea:	f7fe fbd7 	bl	800189c <HAL_GetTick>
 80030ee:	4602      	mov	r2, r0
 80030f0:	693b      	ldr	r3, [r7, #16]
 80030f2:	1ad3      	subs	r3, r2, r3
 80030f4:	683a      	ldr	r2, [r7, #0]
 80030f6:	429a      	cmp	r2, r3
 80030f8:	d803      	bhi.n	8003102 <HAL_SPI_Receive+0x166>
 80030fa:	683b      	ldr	r3, [r7, #0]
 80030fc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003100:	d102      	bne.n	8003108 <HAL_SPI_Receive+0x16c>
 8003102:	683b      	ldr	r3, [r7, #0]
 8003104:	2b00      	cmp	r3, #0
 8003106:	d102      	bne.n	800310e <HAL_SPI_Receive+0x172>
        {
          errorcode = HAL_TIMEOUT;
 8003108:	2303      	movs	r3, #3
 800310a:	75fb      	strb	r3, [r7, #23]
          goto error;
 800310c:	e04a      	b.n	80031a4 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 800310e:	68fb      	ldr	r3, [r7, #12]
 8003110:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003112:	b29b      	uxth	r3, r3
 8003114:	2b00      	cmp	r3, #0
 8003116:	d1cb      	bne.n	80030b0 <HAL_SPI_Receive+0x114>
 8003118:	e031      	b.n	800317e <HAL_SPI_Receive+0x1e2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800311a:	68fb      	ldr	r3, [r7, #12]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	689b      	ldr	r3, [r3, #8]
 8003120:	f003 0301 	and.w	r3, r3, #1
 8003124:	2b01      	cmp	r3, #1
 8003126:	d113      	bne.n	8003150 <HAL_SPI_Receive+0x1b4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	68da      	ldr	r2, [r3, #12]
 800312e:	68fb      	ldr	r3, [r7, #12]
 8003130:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003132:	b292      	uxth	r2, r2
 8003134:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003136:	68fb      	ldr	r3, [r7, #12]
 8003138:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800313a:	1c9a      	adds	r2, r3, #2
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003144:	b29b      	uxth	r3, r3
 8003146:	3b01      	subs	r3, #1
 8003148:	b29a      	uxth	r2, r3
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	87da      	strh	r2, [r3, #62]	; 0x3e
 800314e:	e011      	b.n	8003174 <HAL_SPI_Receive+0x1d8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003150:	f7fe fba4 	bl	800189c <HAL_GetTick>
 8003154:	4602      	mov	r2, r0
 8003156:	693b      	ldr	r3, [r7, #16]
 8003158:	1ad3      	subs	r3, r2, r3
 800315a:	683a      	ldr	r2, [r7, #0]
 800315c:	429a      	cmp	r2, r3
 800315e:	d803      	bhi.n	8003168 <HAL_SPI_Receive+0x1cc>
 8003160:	683b      	ldr	r3, [r7, #0]
 8003162:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003166:	d102      	bne.n	800316e <HAL_SPI_Receive+0x1d2>
 8003168:	683b      	ldr	r3, [r7, #0]
 800316a:	2b00      	cmp	r3, #0
 800316c:	d102      	bne.n	8003174 <HAL_SPI_Receive+0x1d8>
        {
          errorcode = HAL_TIMEOUT;
 800316e:	2303      	movs	r3, #3
 8003170:	75fb      	strb	r3, [r7, #23]
          goto error;
 8003172:	e017      	b.n	80031a4 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8003174:	68fb      	ldr	r3, [r7, #12]
 8003176:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003178:	b29b      	uxth	r3, r3
 800317a:	2b00      	cmp	r3, #0
 800317c:	d1cd      	bne.n	800311a <HAL_SPI_Receive+0x17e>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800317e:	693a      	ldr	r2, [r7, #16]
 8003180:	6839      	ldr	r1, [r7, #0]
 8003182:	68f8      	ldr	r0, [r7, #12]
 8003184:	f000 fa46 	bl	8003614 <SPI_EndRxTransaction>
 8003188:	4603      	mov	r3, r0
 800318a:	2b00      	cmp	r3, #0
 800318c:	d002      	beq.n	8003194 <HAL_SPI_Receive+0x1f8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800318e:	68fb      	ldr	r3, [r7, #12]
 8003190:	2220      	movs	r2, #32
 8003192:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003198:	2b00      	cmp	r3, #0
 800319a:	d002      	beq.n	80031a2 <HAL_SPI_Receive+0x206>
  {
    errorcode = HAL_ERROR;
 800319c:	2301      	movs	r3, #1
 800319e:	75fb      	strb	r3, [r7, #23]
 80031a0:	e000      	b.n	80031a4 <HAL_SPI_Receive+0x208>
  }

error :
 80031a2:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	2201      	movs	r2, #1
 80031a8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	2200      	movs	r2, #0
 80031b0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80031b4:	7dfb      	ldrb	r3, [r7, #23]
}
 80031b6:	4618      	mov	r0, r3
 80031b8:	3718      	adds	r7, #24
 80031ba:	46bd      	mov	sp, r7
 80031bc:	bd80      	pop	{r7, pc}

080031be <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80031be:	b580      	push	{r7, lr}
 80031c0:	b08c      	sub	sp, #48	; 0x30
 80031c2:	af00      	add	r7, sp, #0
 80031c4:	60f8      	str	r0, [r7, #12]
 80031c6:	60b9      	str	r1, [r7, #8]
 80031c8:	607a      	str	r2, [r7, #4]
 80031ca:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80031cc:	2301      	movs	r3, #1
 80031ce:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80031d0:	2300      	movs	r3, #0
 80031d2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80031dc:	2b01      	cmp	r3, #1
 80031de:	d101      	bne.n	80031e4 <HAL_SPI_TransmitReceive+0x26>
 80031e0:	2302      	movs	r3, #2
 80031e2:	e18a      	b.n	80034fa <HAL_SPI_TransmitReceive+0x33c>
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	2201      	movs	r2, #1
 80031e8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80031ec:	f7fe fb56 	bl	800189c <HAL_GetTick>
 80031f0:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80031f8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	685b      	ldr	r3, [r3, #4]
 8003200:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8003202:	887b      	ldrh	r3, [r7, #2]
 8003204:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8003206:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800320a:	2b01      	cmp	r3, #1
 800320c:	d00f      	beq.n	800322e <HAL_SPI_TransmitReceive+0x70>
 800320e:	69fb      	ldr	r3, [r7, #28]
 8003210:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003214:	d107      	bne.n	8003226 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8003216:	68fb      	ldr	r3, [r7, #12]
 8003218:	689b      	ldr	r3, [r3, #8]
 800321a:	2b00      	cmp	r3, #0
 800321c:	d103      	bne.n	8003226 <HAL_SPI_TransmitReceive+0x68>
 800321e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8003222:	2b04      	cmp	r3, #4
 8003224:	d003      	beq.n	800322e <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8003226:	2302      	movs	r3, #2
 8003228:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800322c:	e15b      	b.n	80034e6 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800322e:	68bb      	ldr	r3, [r7, #8]
 8003230:	2b00      	cmp	r3, #0
 8003232:	d005      	beq.n	8003240 <HAL_SPI_TransmitReceive+0x82>
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	2b00      	cmp	r3, #0
 8003238:	d002      	beq.n	8003240 <HAL_SPI_TransmitReceive+0x82>
 800323a:	887b      	ldrh	r3, [r7, #2]
 800323c:	2b00      	cmp	r3, #0
 800323e:	d103      	bne.n	8003248 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8003240:	2301      	movs	r3, #1
 8003242:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8003246:	e14e      	b.n	80034e6 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800324e:	b2db      	uxtb	r3, r3
 8003250:	2b04      	cmp	r3, #4
 8003252:	d003      	beq.n	800325c <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	2205      	movs	r2, #5
 8003258:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800325c:	68fb      	ldr	r3, [r7, #12]
 800325e:	2200      	movs	r2, #0
 8003260:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8003262:	68fb      	ldr	r3, [r7, #12]
 8003264:	687a      	ldr	r2, [r7, #4]
 8003266:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	887a      	ldrh	r2, [r7, #2]
 800326c:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	887a      	ldrh	r2, [r7, #2]
 8003272:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	68ba      	ldr	r2, [r7, #8]
 8003278:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 800327a:	68fb      	ldr	r3, [r7, #12]
 800327c:	887a      	ldrh	r2, [r7, #2]
 800327e:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	887a      	ldrh	r2, [r7, #2]
 8003284:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8003286:	68fb      	ldr	r3, [r7, #12]
 8003288:	2200      	movs	r2, #0
 800328a:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	2200      	movs	r2, #0
 8003290:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003292:	68fb      	ldr	r3, [r7, #12]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800329c:	2b40      	cmp	r3, #64	; 0x40
 800329e:	d007      	beq.n	80032b0 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	681a      	ldr	r2, [r3, #0]
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80032ae:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	68db      	ldr	r3, [r3, #12]
 80032b4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80032b8:	d178      	bne.n	80033ac <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	685b      	ldr	r3, [r3, #4]
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d002      	beq.n	80032c8 <HAL_SPI_TransmitReceive+0x10a>
 80032c2:	8b7b      	ldrh	r3, [r7, #26]
 80032c4:	2b01      	cmp	r3, #1
 80032c6:	d166      	bne.n	8003396 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80032c8:	68fb      	ldr	r3, [r7, #12]
 80032ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032cc:	881a      	ldrh	r2, [r3, #0]
 80032ce:	68fb      	ldr	r3, [r7, #12]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032d8:	1c9a      	adds	r2, r3, #2
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80032de:	68fb      	ldr	r3, [r7, #12]
 80032e0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80032e2:	b29b      	uxth	r3, r3
 80032e4:	3b01      	subs	r3, #1
 80032e6:	b29a      	uxth	r2, r3
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80032ec:	e053      	b.n	8003396 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80032ee:	68fb      	ldr	r3, [r7, #12]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	689b      	ldr	r3, [r3, #8]
 80032f4:	f003 0302 	and.w	r3, r3, #2
 80032f8:	2b02      	cmp	r3, #2
 80032fa:	d11b      	bne.n	8003334 <HAL_SPI_TransmitReceive+0x176>
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003300:	b29b      	uxth	r3, r3
 8003302:	2b00      	cmp	r3, #0
 8003304:	d016      	beq.n	8003334 <HAL_SPI_TransmitReceive+0x176>
 8003306:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003308:	2b01      	cmp	r3, #1
 800330a:	d113      	bne.n	8003334 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003310:	881a      	ldrh	r2, [r3, #0]
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800331c:	1c9a      	adds	r2, r3, #2
 800331e:	68fb      	ldr	r3, [r7, #12]
 8003320:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8003322:	68fb      	ldr	r3, [r7, #12]
 8003324:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003326:	b29b      	uxth	r3, r3
 8003328:	3b01      	subs	r3, #1
 800332a:	b29a      	uxth	r2, r3
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003330:	2300      	movs	r3, #0
 8003332:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	689b      	ldr	r3, [r3, #8]
 800333a:	f003 0301 	and.w	r3, r3, #1
 800333e:	2b01      	cmp	r3, #1
 8003340:	d119      	bne.n	8003376 <HAL_SPI_TransmitReceive+0x1b8>
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003346:	b29b      	uxth	r3, r3
 8003348:	2b00      	cmp	r3, #0
 800334a:	d014      	beq.n	8003376 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	68da      	ldr	r2, [r3, #12]
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003356:	b292      	uxth	r2, r2
 8003358:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800335a:	68fb      	ldr	r3, [r7, #12]
 800335c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800335e:	1c9a      	adds	r2, r3, #2
 8003360:	68fb      	ldr	r3, [r7, #12]
 8003362:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003368:	b29b      	uxth	r3, r3
 800336a:	3b01      	subs	r3, #1
 800336c:	b29a      	uxth	r2, r3
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003372:	2301      	movs	r3, #1
 8003374:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8003376:	f7fe fa91 	bl	800189c <HAL_GetTick>
 800337a:	4602      	mov	r2, r0
 800337c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800337e:	1ad3      	subs	r3, r2, r3
 8003380:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003382:	429a      	cmp	r2, r3
 8003384:	d807      	bhi.n	8003396 <HAL_SPI_TransmitReceive+0x1d8>
 8003386:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003388:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800338c:	d003      	beq.n	8003396 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 800338e:	2303      	movs	r3, #3
 8003390:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8003394:	e0a7      	b.n	80034e6 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003396:	68fb      	ldr	r3, [r7, #12]
 8003398:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800339a:	b29b      	uxth	r3, r3
 800339c:	2b00      	cmp	r3, #0
 800339e:	d1a6      	bne.n	80032ee <HAL_SPI_TransmitReceive+0x130>
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80033a4:	b29b      	uxth	r3, r3
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	d1a1      	bne.n	80032ee <HAL_SPI_TransmitReceive+0x130>
 80033aa:	e07c      	b.n	80034a6 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	685b      	ldr	r3, [r3, #4]
 80033b0:	2b00      	cmp	r3, #0
 80033b2:	d002      	beq.n	80033ba <HAL_SPI_TransmitReceive+0x1fc>
 80033b4:	8b7b      	ldrh	r3, [r7, #26]
 80033b6:	2b01      	cmp	r3, #1
 80033b8:	d16b      	bne.n	8003492 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	330c      	adds	r3, #12
 80033c4:	7812      	ldrb	r2, [r2, #0]
 80033c6:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033cc:	1c5a      	adds	r2, r3, #1
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80033d2:	68fb      	ldr	r3, [r7, #12]
 80033d4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80033d6:	b29b      	uxth	r3, r3
 80033d8:	3b01      	subs	r3, #1
 80033da:	b29a      	uxth	r2, r3
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80033e0:	e057      	b.n	8003492 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80033e2:	68fb      	ldr	r3, [r7, #12]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	689b      	ldr	r3, [r3, #8]
 80033e8:	f003 0302 	and.w	r3, r3, #2
 80033ec:	2b02      	cmp	r3, #2
 80033ee:	d11c      	bne.n	800342a <HAL_SPI_TransmitReceive+0x26c>
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80033f4:	b29b      	uxth	r3, r3
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d017      	beq.n	800342a <HAL_SPI_TransmitReceive+0x26c>
 80033fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80033fc:	2b01      	cmp	r3, #1
 80033fe:	d114      	bne.n	800342a <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	330c      	adds	r3, #12
 800340a:	7812      	ldrb	r2, [r2, #0]
 800340c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003412:	1c5a      	adds	r2, r3, #1
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800341c:	b29b      	uxth	r3, r3
 800341e:	3b01      	subs	r3, #1
 8003420:	b29a      	uxth	r2, r3
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003426:	2300      	movs	r3, #0
 8003428:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	689b      	ldr	r3, [r3, #8]
 8003430:	f003 0301 	and.w	r3, r3, #1
 8003434:	2b01      	cmp	r3, #1
 8003436:	d119      	bne.n	800346c <HAL_SPI_TransmitReceive+0x2ae>
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800343c:	b29b      	uxth	r3, r3
 800343e:	2b00      	cmp	r3, #0
 8003440:	d014      	beq.n	800346c <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	68da      	ldr	r2, [r3, #12]
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800344c:	b2d2      	uxtb	r2, r2
 800344e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003454:	1c5a      	adds	r2, r3, #1
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800345a:	68fb      	ldr	r3, [r7, #12]
 800345c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800345e:	b29b      	uxth	r3, r3
 8003460:	3b01      	subs	r3, #1
 8003462:	b29a      	uxth	r2, r3
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003468:	2301      	movs	r3, #1
 800346a:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800346c:	f7fe fa16 	bl	800189c <HAL_GetTick>
 8003470:	4602      	mov	r2, r0
 8003472:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003474:	1ad3      	subs	r3, r2, r3
 8003476:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003478:	429a      	cmp	r2, r3
 800347a:	d803      	bhi.n	8003484 <HAL_SPI_TransmitReceive+0x2c6>
 800347c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800347e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003482:	d102      	bne.n	800348a <HAL_SPI_TransmitReceive+0x2cc>
 8003484:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003486:	2b00      	cmp	r3, #0
 8003488:	d103      	bne.n	8003492 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 800348a:	2303      	movs	r3, #3
 800348c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8003490:	e029      	b.n	80034e6 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003492:	68fb      	ldr	r3, [r7, #12]
 8003494:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003496:	b29b      	uxth	r3, r3
 8003498:	2b00      	cmp	r3, #0
 800349a:	d1a2      	bne.n	80033e2 <HAL_SPI_TransmitReceive+0x224>
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80034a0:	b29b      	uxth	r3, r3
 80034a2:	2b00      	cmp	r3, #0
 80034a4:	d19d      	bne.n	80033e2 <HAL_SPI_TransmitReceive+0x224>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80034a6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80034a8:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80034aa:	68f8      	ldr	r0, [r7, #12]
 80034ac:	f000 f904 	bl	80036b8 <SPI_EndRxTxTransaction>
 80034b0:	4603      	mov	r3, r0
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	d006      	beq.n	80034c4 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 80034b6:	2301      	movs	r3, #1
 80034b8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	2220      	movs	r2, #32
 80034c0:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 80034c2:	e010      	b.n	80034e6 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	689b      	ldr	r3, [r3, #8]
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	d10b      	bne.n	80034e4 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80034cc:	2300      	movs	r3, #0
 80034ce:	617b      	str	r3, [r7, #20]
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	68db      	ldr	r3, [r3, #12]
 80034d6:	617b      	str	r3, [r7, #20]
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	689b      	ldr	r3, [r3, #8]
 80034de:	617b      	str	r3, [r7, #20]
 80034e0:	697b      	ldr	r3, [r7, #20]
 80034e2:	e000      	b.n	80034e6 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 80034e4:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80034e6:	68fb      	ldr	r3, [r7, #12]
 80034e8:	2201      	movs	r2, #1
 80034ea:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	2200      	movs	r2, #0
 80034f2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80034f6:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 80034fa:	4618      	mov	r0, r3
 80034fc:	3730      	adds	r7, #48	; 0x30
 80034fe:	46bd      	mov	sp, r7
 8003500:	bd80      	pop	{r7, pc}
	...

08003504 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003504:	b580      	push	{r7, lr}
 8003506:	b088      	sub	sp, #32
 8003508:	af00      	add	r7, sp, #0
 800350a:	60f8      	str	r0, [r7, #12]
 800350c:	60b9      	str	r1, [r7, #8]
 800350e:	603b      	str	r3, [r7, #0]
 8003510:	4613      	mov	r3, r2
 8003512:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003514:	f7fe f9c2 	bl	800189c <HAL_GetTick>
 8003518:	4602      	mov	r2, r0
 800351a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800351c:	1a9b      	subs	r3, r3, r2
 800351e:	683a      	ldr	r2, [r7, #0]
 8003520:	4413      	add	r3, r2
 8003522:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003524:	f7fe f9ba 	bl	800189c <HAL_GetTick>
 8003528:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800352a:	4b39      	ldr	r3, [pc, #228]	; (8003610 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	015b      	lsls	r3, r3, #5
 8003530:	0d1b      	lsrs	r3, r3, #20
 8003532:	69fa      	ldr	r2, [r7, #28]
 8003534:	fb02 f303 	mul.w	r3, r2, r3
 8003538:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800353a:	e054      	b.n	80035e6 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800353c:	683b      	ldr	r3, [r7, #0]
 800353e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003542:	d050      	beq.n	80035e6 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003544:	f7fe f9aa 	bl	800189c <HAL_GetTick>
 8003548:	4602      	mov	r2, r0
 800354a:	69bb      	ldr	r3, [r7, #24]
 800354c:	1ad3      	subs	r3, r2, r3
 800354e:	69fa      	ldr	r2, [r7, #28]
 8003550:	429a      	cmp	r2, r3
 8003552:	d902      	bls.n	800355a <SPI_WaitFlagStateUntilTimeout+0x56>
 8003554:	69fb      	ldr	r3, [r7, #28]
 8003556:	2b00      	cmp	r3, #0
 8003558:	d13d      	bne.n	80035d6 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	685a      	ldr	r2, [r3, #4]
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8003568:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	685b      	ldr	r3, [r3, #4]
 800356e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003572:	d111      	bne.n	8003598 <SPI_WaitFlagStateUntilTimeout+0x94>
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	689b      	ldr	r3, [r3, #8]
 8003578:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800357c:	d004      	beq.n	8003588 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	689b      	ldr	r3, [r3, #8]
 8003582:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003586:	d107      	bne.n	8003598 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	681a      	ldr	r2, [r3, #0]
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003596:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800359c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80035a0:	d10f      	bne.n	80035c2 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	681a      	ldr	r2, [r3, #0]
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80035b0:	601a      	str	r2, [r3, #0]
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	681a      	ldr	r2, [r3, #0]
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80035c0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	2201      	movs	r2, #1
 80035c6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	2200      	movs	r2, #0
 80035ce:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 80035d2:	2303      	movs	r3, #3
 80035d4:	e017      	b.n	8003606 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 80035d6:	697b      	ldr	r3, [r7, #20]
 80035d8:	2b00      	cmp	r3, #0
 80035da:	d101      	bne.n	80035e0 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80035dc:	2300      	movs	r3, #0
 80035de:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80035e0:	697b      	ldr	r3, [r7, #20]
 80035e2:	3b01      	subs	r3, #1
 80035e4:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	689a      	ldr	r2, [r3, #8]
 80035ec:	68bb      	ldr	r3, [r7, #8]
 80035ee:	4013      	ands	r3, r2
 80035f0:	68ba      	ldr	r2, [r7, #8]
 80035f2:	429a      	cmp	r2, r3
 80035f4:	bf0c      	ite	eq
 80035f6:	2301      	moveq	r3, #1
 80035f8:	2300      	movne	r3, #0
 80035fa:	b2db      	uxtb	r3, r3
 80035fc:	461a      	mov	r2, r3
 80035fe:	79fb      	ldrb	r3, [r7, #7]
 8003600:	429a      	cmp	r2, r3
 8003602:	d19b      	bne.n	800353c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8003604:	2300      	movs	r3, #0
}
 8003606:	4618      	mov	r0, r3
 8003608:	3720      	adds	r7, #32
 800360a:	46bd      	mov	sp, r7
 800360c:	bd80      	pop	{r7, pc}
 800360e:	bf00      	nop
 8003610:	20000298 	.word	0x20000298

08003614 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8003614:	b580      	push	{r7, lr}
 8003616:	b086      	sub	sp, #24
 8003618:	af02      	add	r7, sp, #8
 800361a:	60f8      	str	r0, [r7, #12]
 800361c:	60b9      	str	r1, [r7, #8]
 800361e:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	685b      	ldr	r3, [r3, #4]
 8003624:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003628:	d111      	bne.n	800364e <SPI_EndRxTransaction+0x3a>
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	689b      	ldr	r3, [r3, #8]
 800362e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003632:	d004      	beq.n	800363e <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	689b      	ldr	r3, [r3, #8]
 8003638:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800363c:	d107      	bne.n	800364e <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800363e:	68fb      	ldr	r3, [r7, #12]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	681a      	ldr	r2, [r3, #0]
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800364c:	601a      	str	r2, [r3, #0]
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY))
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	685b      	ldr	r3, [r3, #4]
 8003652:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003656:	d117      	bne.n	8003688 <SPI_EndRxTransaction+0x74>
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	689b      	ldr	r3, [r3, #8]
 800365c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003660:	d112      	bne.n	8003688 <SPI_EndRxTransaction+0x74>
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	9300      	str	r3, [sp, #0]
 8003666:	68bb      	ldr	r3, [r7, #8]
 8003668:	2200      	movs	r2, #0
 800366a:	2101      	movs	r1, #1
 800366c:	68f8      	ldr	r0, [r7, #12]
 800366e:	f7ff ff49 	bl	8003504 <SPI_WaitFlagStateUntilTimeout>
 8003672:	4603      	mov	r3, r0
 8003674:	2b00      	cmp	r3, #0
 8003676:	d01a      	beq.n	80036ae <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800367c:	f043 0220 	orr.w	r2, r3, #32
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8003684:	2303      	movs	r3, #3
 8003686:	e013      	b.n	80036b0 <SPI_EndRxTransaction+0x9c>
    }
  }
  else
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	9300      	str	r3, [sp, #0]
 800368c:	68bb      	ldr	r3, [r7, #8]
 800368e:	2200      	movs	r2, #0
 8003690:	2180      	movs	r1, #128	; 0x80
 8003692:	68f8      	ldr	r0, [r7, #12]
 8003694:	f7ff ff36 	bl	8003504 <SPI_WaitFlagStateUntilTimeout>
 8003698:	4603      	mov	r3, r0
 800369a:	2b00      	cmp	r3, #0
 800369c:	d007      	beq.n	80036ae <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80036a2:	f043 0220 	orr.w	r2, r3, #32
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80036aa:	2303      	movs	r3, #3
 80036ac:	e000      	b.n	80036b0 <SPI_EndRxTransaction+0x9c>
    }
  }
  return HAL_OK;
 80036ae:	2300      	movs	r3, #0
}
 80036b0:	4618      	mov	r0, r3
 80036b2:	3710      	adds	r7, #16
 80036b4:	46bd      	mov	sp, r7
 80036b6:	bd80      	pop	{r7, pc}

080036b8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80036b8:	b580      	push	{r7, lr}
 80036ba:	b086      	sub	sp, #24
 80036bc:	af02      	add	r7, sp, #8
 80036be:	60f8      	str	r0, [r7, #12]
 80036c0:	60b9      	str	r1, [r7, #8]
 80036c2:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	9300      	str	r3, [sp, #0]
 80036c8:	68bb      	ldr	r3, [r7, #8]
 80036ca:	2200      	movs	r2, #0
 80036cc:	2180      	movs	r1, #128	; 0x80
 80036ce:	68f8      	ldr	r0, [r7, #12]
 80036d0:	f7ff ff18 	bl	8003504 <SPI_WaitFlagStateUntilTimeout>
 80036d4:	4603      	mov	r3, r0
 80036d6:	2b00      	cmp	r3, #0
 80036d8:	d007      	beq.n	80036ea <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80036de:	f043 0220 	orr.w	r2, r3, #32
 80036e2:	68fb      	ldr	r3, [r7, #12]
 80036e4:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 80036e6:	2303      	movs	r3, #3
 80036e8:	e000      	b.n	80036ec <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 80036ea:	2300      	movs	r3, #0
}
 80036ec:	4618      	mov	r0, r3
 80036ee:	3710      	adds	r7, #16
 80036f0:	46bd      	mov	sp, r7
 80036f2:	bd80      	pop	{r7, pc}

080036f4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80036f4:	b580      	push	{r7, lr}
 80036f6:	b082      	sub	sp, #8
 80036f8:	af00      	add	r7, sp, #0
 80036fa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	2b00      	cmp	r3, #0
 8003700:	d101      	bne.n	8003706 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003702:	2301      	movs	r3, #1
 8003704:	e041      	b.n	800378a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800370c:	b2db      	uxtb	r3, r3
 800370e:	2b00      	cmp	r3, #0
 8003710:	d106      	bne.n	8003720 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	2200      	movs	r2, #0
 8003716:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800371a:	6878      	ldr	r0, [r7, #4]
 800371c:	f7fd fe46 	bl	80013ac <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	2202      	movs	r2, #2
 8003724:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	681a      	ldr	r2, [r3, #0]
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	3304      	adds	r3, #4
 8003730:	4619      	mov	r1, r3
 8003732:	4610      	mov	r0, r2
 8003734:	f000 fc8c 	bl	8004050 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	2201      	movs	r2, #1
 800373c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	2201      	movs	r2, #1
 8003744:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	2201      	movs	r2, #1
 800374c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	2201      	movs	r2, #1
 8003754:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	2201      	movs	r2, #1
 800375c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	2201      	movs	r2, #1
 8003764:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	2201      	movs	r2, #1
 800376c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	2201      	movs	r2, #1
 8003774:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	2201      	movs	r2, #1
 800377c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	2201      	movs	r2, #1
 8003784:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003788:	2300      	movs	r3, #0
}
 800378a:	4618      	mov	r0, r3
 800378c:	3708      	adds	r7, #8
 800378e:	46bd      	mov	sp, r7
 8003790:	bd80      	pop	{r7, pc}
	...

08003794 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003794:	b480      	push	{r7}
 8003796:	b085      	sub	sp, #20
 8003798:	af00      	add	r7, sp, #0
 800379a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80037a2:	b2db      	uxtb	r3, r3
 80037a4:	2b01      	cmp	r3, #1
 80037a6:	d001      	beq.n	80037ac <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80037a8:	2301      	movs	r3, #1
 80037aa:	e03a      	b.n	8003822 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	2202      	movs	r2, #2
 80037b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	68da      	ldr	r2, [r3, #12]
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	f042 0201 	orr.w	r2, r2, #1
 80037c2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	4a18      	ldr	r2, [pc, #96]	; (800382c <HAL_TIM_Base_Start_IT+0x98>)
 80037ca:	4293      	cmp	r3, r2
 80037cc:	d00e      	beq.n	80037ec <HAL_TIM_Base_Start_IT+0x58>
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80037d6:	d009      	beq.n	80037ec <HAL_TIM_Base_Start_IT+0x58>
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	4a14      	ldr	r2, [pc, #80]	; (8003830 <HAL_TIM_Base_Start_IT+0x9c>)
 80037de:	4293      	cmp	r3, r2
 80037e0:	d004      	beq.n	80037ec <HAL_TIM_Base_Start_IT+0x58>
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	4a13      	ldr	r2, [pc, #76]	; (8003834 <HAL_TIM_Base_Start_IT+0xa0>)
 80037e8:	4293      	cmp	r3, r2
 80037ea:	d111      	bne.n	8003810 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	689b      	ldr	r3, [r3, #8]
 80037f2:	f003 0307 	and.w	r3, r3, #7
 80037f6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	2b06      	cmp	r3, #6
 80037fc:	d010      	beq.n	8003820 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	681a      	ldr	r2, [r3, #0]
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	f042 0201 	orr.w	r2, r2, #1
 800380c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800380e:	e007      	b.n	8003820 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	681a      	ldr	r2, [r3, #0]
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	f042 0201 	orr.w	r2, r2, #1
 800381e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003820:	2300      	movs	r3, #0
}
 8003822:	4618      	mov	r0, r3
 8003824:	3714      	adds	r7, #20
 8003826:	46bd      	mov	sp, r7
 8003828:	bc80      	pop	{r7}
 800382a:	4770      	bx	lr
 800382c:	40012c00 	.word	0x40012c00
 8003830:	40000400 	.word	0x40000400
 8003834:	40000800 	.word	0x40000800

08003838 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003838:	b580      	push	{r7, lr}
 800383a:	b082      	sub	sp, #8
 800383c:	af00      	add	r7, sp, #0
 800383e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	2b00      	cmp	r3, #0
 8003844:	d101      	bne.n	800384a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003846:	2301      	movs	r3, #1
 8003848:	e041      	b.n	80038ce <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003850:	b2db      	uxtb	r3, r3
 8003852:	2b00      	cmp	r3, #0
 8003854:	d106      	bne.n	8003864 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	2200      	movs	r2, #0
 800385a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800385e:	6878      	ldr	r0, [r7, #4]
 8003860:	f000 f839 	bl	80038d6 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	2202      	movs	r2, #2
 8003868:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	681a      	ldr	r2, [r3, #0]
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	3304      	adds	r3, #4
 8003874:	4619      	mov	r1, r3
 8003876:	4610      	mov	r0, r2
 8003878:	f000 fbea 	bl	8004050 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	2201      	movs	r2, #1
 8003880:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	2201      	movs	r2, #1
 8003888:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	2201      	movs	r2, #1
 8003890:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	2201      	movs	r2, #1
 8003898:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	2201      	movs	r2, #1
 80038a0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	2201      	movs	r2, #1
 80038a8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	2201      	movs	r2, #1
 80038b0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	2201      	movs	r2, #1
 80038b8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	2201      	movs	r2, #1
 80038c0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	2201      	movs	r2, #1
 80038c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80038cc:	2300      	movs	r3, #0
}
 80038ce:	4618      	mov	r0, r3
 80038d0:	3708      	adds	r7, #8
 80038d2:	46bd      	mov	sp, r7
 80038d4:	bd80      	pop	{r7, pc}

080038d6 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80038d6:	b480      	push	{r7}
 80038d8:	b083      	sub	sp, #12
 80038da:	af00      	add	r7, sp, #0
 80038dc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80038de:	bf00      	nop
 80038e0:	370c      	adds	r7, #12
 80038e2:	46bd      	mov	sp, r7
 80038e4:	bc80      	pop	{r7}
 80038e6:	4770      	bx	lr

080038e8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80038e8:	b580      	push	{r7, lr}
 80038ea:	b084      	sub	sp, #16
 80038ec:	af00      	add	r7, sp, #0
 80038ee:	6078      	str	r0, [r7, #4]
 80038f0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80038f2:	683b      	ldr	r3, [r7, #0]
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	d109      	bne.n	800390c <HAL_TIM_PWM_Start+0x24>
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80038fe:	b2db      	uxtb	r3, r3
 8003900:	2b01      	cmp	r3, #1
 8003902:	bf14      	ite	ne
 8003904:	2301      	movne	r3, #1
 8003906:	2300      	moveq	r3, #0
 8003908:	b2db      	uxtb	r3, r3
 800390a:	e022      	b.n	8003952 <HAL_TIM_PWM_Start+0x6a>
 800390c:	683b      	ldr	r3, [r7, #0]
 800390e:	2b04      	cmp	r3, #4
 8003910:	d109      	bne.n	8003926 <HAL_TIM_PWM_Start+0x3e>
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8003918:	b2db      	uxtb	r3, r3
 800391a:	2b01      	cmp	r3, #1
 800391c:	bf14      	ite	ne
 800391e:	2301      	movne	r3, #1
 8003920:	2300      	moveq	r3, #0
 8003922:	b2db      	uxtb	r3, r3
 8003924:	e015      	b.n	8003952 <HAL_TIM_PWM_Start+0x6a>
 8003926:	683b      	ldr	r3, [r7, #0]
 8003928:	2b08      	cmp	r3, #8
 800392a:	d109      	bne.n	8003940 <HAL_TIM_PWM_Start+0x58>
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003932:	b2db      	uxtb	r3, r3
 8003934:	2b01      	cmp	r3, #1
 8003936:	bf14      	ite	ne
 8003938:	2301      	movne	r3, #1
 800393a:	2300      	moveq	r3, #0
 800393c:	b2db      	uxtb	r3, r3
 800393e:	e008      	b.n	8003952 <HAL_TIM_PWM_Start+0x6a>
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003946:	b2db      	uxtb	r3, r3
 8003948:	2b01      	cmp	r3, #1
 800394a:	bf14      	ite	ne
 800394c:	2301      	movne	r3, #1
 800394e:	2300      	moveq	r3, #0
 8003950:	b2db      	uxtb	r3, r3
 8003952:	2b00      	cmp	r3, #0
 8003954:	d001      	beq.n	800395a <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8003956:	2301      	movs	r3, #1
 8003958:	e05e      	b.n	8003a18 <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800395a:	683b      	ldr	r3, [r7, #0]
 800395c:	2b00      	cmp	r3, #0
 800395e:	d104      	bne.n	800396a <HAL_TIM_PWM_Start+0x82>
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	2202      	movs	r2, #2
 8003964:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003968:	e013      	b.n	8003992 <HAL_TIM_PWM_Start+0xaa>
 800396a:	683b      	ldr	r3, [r7, #0]
 800396c:	2b04      	cmp	r3, #4
 800396e:	d104      	bne.n	800397a <HAL_TIM_PWM_Start+0x92>
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	2202      	movs	r2, #2
 8003974:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003978:	e00b      	b.n	8003992 <HAL_TIM_PWM_Start+0xaa>
 800397a:	683b      	ldr	r3, [r7, #0]
 800397c:	2b08      	cmp	r3, #8
 800397e:	d104      	bne.n	800398a <HAL_TIM_PWM_Start+0xa2>
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	2202      	movs	r2, #2
 8003984:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003988:	e003      	b.n	8003992 <HAL_TIM_PWM_Start+0xaa>
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	2202      	movs	r2, #2
 800398e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	2201      	movs	r2, #1
 8003998:	6839      	ldr	r1, [r7, #0]
 800399a:	4618      	mov	r0, r3
 800399c:	f000 fdd8 	bl	8004550 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	4a1e      	ldr	r2, [pc, #120]	; (8003a20 <HAL_TIM_PWM_Start+0x138>)
 80039a6:	4293      	cmp	r3, r2
 80039a8:	d107      	bne.n	80039ba <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80039b8:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	4a18      	ldr	r2, [pc, #96]	; (8003a20 <HAL_TIM_PWM_Start+0x138>)
 80039c0:	4293      	cmp	r3, r2
 80039c2:	d00e      	beq.n	80039e2 <HAL_TIM_PWM_Start+0xfa>
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80039cc:	d009      	beq.n	80039e2 <HAL_TIM_PWM_Start+0xfa>
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	4a14      	ldr	r2, [pc, #80]	; (8003a24 <HAL_TIM_PWM_Start+0x13c>)
 80039d4:	4293      	cmp	r3, r2
 80039d6:	d004      	beq.n	80039e2 <HAL_TIM_PWM_Start+0xfa>
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	4a12      	ldr	r2, [pc, #72]	; (8003a28 <HAL_TIM_PWM_Start+0x140>)
 80039de:	4293      	cmp	r3, r2
 80039e0:	d111      	bne.n	8003a06 <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	689b      	ldr	r3, [r3, #8]
 80039e8:	f003 0307 	and.w	r3, r3, #7
 80039ec:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80039ee:	68fb      	ldr	r3, [r7, #12]
 80039f0:	2b06      	cmp	r3, #6
 80039f2:	d010      	beq.n	8003a16 <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	681a      	ldr	r2, [r3, #0]
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	f042 0201 	orr.w	r2, r2, #1
 8003a02:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003a04:	e007      	b.n	8003a16 <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	681a      	ldr	r2, [r3, #0]
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	f042 0201 	orr.w	r2, r2, #1
 8003a14:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003a16:	2300      	movs	r3, #0
}
 8003a18:	4618      	mov	r0, r3
 8003a1a:	3710      	adds	r7, #16
 8003a1c:	46bd      	mov	sp, r7
 8003a1e:	bd80      	pop	{r7, pc}
 8003a20:	40012c00 	.word	0x40012c00
 8003a24:	40000400 	.word	0x40000400
 8003a28:	40000800 	.word	0x40000800

08003a2c <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003a2c:	b580      	push	{r7, lr}
 8003a2e:	b082      	sub	sp, #8
 8003a30:	af00      	add	r7, sp, #0
 8003a32:	6078      	str	r0, [r7, #4]
 8003a34:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	2200      	movs	r2, #0
 8003a3c:	6839      	ldr	r1, [r7, #0]
 8003a3e:	4618      	mov	r0, r3
 8003a40:	f000 fd86 	bl	8004550 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	4a29      	ldr	r2, [pc, #164]	; (8003af0 <HAL_TIM_PWM_Stop+0xc4>)
 8003a4a:	4293      	cmp	r3, r2
 8003a4c:	d117      	bne.n	8003a7e <HAL_TIM_PWM_Stop+0x52>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	6a1a      	ldr	r2, [r3, #32]
 8003a54:	f241 1311 	movw	r3, #4369	; 0x1111
 8003a58:	4013      	ands	r3, r2
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d10f      	bne.n	8003a7e <HAL_TIM_PWM_Stop+0x52>
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	6a1a      	ldr	r2, [r3, #32]
 8003a64:	f240 4344 	movw	r3, #1092	; 0x444
 8003a68:	4013      	ands	r3, r2
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	d107      	bne.n	8003a7e <HAL_TIM_PWM_Stop+0x52>
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003a7c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	6a1a      	ldr	r2, [r3, #32]
 8003a84:	f241 1311 	movw	r3, #4369	; 0x1111
 8003a88:	4013      	ands	r3, r2
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d10f      	bne.n	8003aae <HAL_TIM_PWM_Stop+0x82>
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	6a1a      	ldr	r2, [r3, #32]
 8003a94:	f240 4344 	movw	r3, #1092	; 0x444
 8003a98:	4013      	ands	r3, r2
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d107      	bne.n	8003aae <HAL_TIM_PWM_Stop+0x82>
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	681a      	ldr	r2, [r3, #0]
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	f022 0201 	bic.w	r2, r2, #1
 8003aac:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8003aae:	683b      	ldr	r3, [r7, #0]
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	d104      	bne.n	8003abe <HAL_TIM_PWM_Stop+0x92>
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	2201      	movs	r2, #1
 8003ab8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003abc:	e013      	b.n	8003ae6 <HAL_TIM_PWM_Stop+0xba>
 8003abe:	683b      	ldr	r3, [r7, #0]
 8003ac0:	2b04      	cmp	r3, #4
 8003ac2:	d104      	bne.n	8003ace <HAL_TIM_PWM_Stop+0xa2>
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	2201      	movs	r2, #1
 8003ac8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003acc:	e00b      	b.n	8003ae6 <HAL_TIM_PWM_Stop+0xba>
 8003ace:	683b      	ldr	r3, [r7, #0]
 8003ad0:	2b08      	cmp	r3, #8
 8003ad2:	d104      	bne.n	8003ade <HAL_TIM_PWM_Stop+0xb2>
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	2201      	movs	r2, #1
 8003ad8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003adc:	e003      	b.n	8003ae6 <HAL_TIM_PWM_Stop+0xba>
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	2201      	movs	r2, #1
 8003ae2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Return function status */
  return HAL_OK;
 8003ae6:	2300      	movs	r3, #0
}
 8003ae8:	4618      	mov	r0, r3
 8003aea:	3708      	adds	r7, #8
 8003aec:	46bd      	mov	sp, r7
 8003aee:	bd80      	pop	{r7, pc}
 8003af0:	40012c00 	.word	0x40012c00

08003af4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003af4:	b580      	push	{r7, lr}
 8003af6:	b082      	sub	sp, #8
 8003af8:	af00      	add	r7, sp, #0
 8003afa:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	691b      	ldr	r3, [r3, #16]
 8003b02:	f003 0302 	and.w	r3, r3, #2
 8003b06:	2b02      	cmp	r3, #2
 8003b08:	d122      	bne.n	8003b50 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	68db      	ldr	r3, [r3, #12]
 8003b10:	f003 0302 	and.w	r3, r3, #2
 8003b14:	2b02      	cmp	r3, #2
 8003b16:	d11b      	bne.n	8003b50 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	f06f 0202 	mvn.w	r2, #2
 8003b20:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	2201      	movs	r2, #1
 8003b26:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	699b      	ldr	r3, [r3, #24]
 8003b2e:	f003 0303 	and.w	r3, r3, #3
 8003b32:	2b00      	cmp	r3, #0
 8003b34:	d003      	beq.n	8003b3e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003b36:	6878      	ldr	r0, [r7, #4]
 8003b38:	f000 fa6f 	bl	800401a <HAL_TIM_IC_CaptureCallback>
 8003b3c:	e005      	b.n	8003b4a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003b3e:	6878      	ldr	r0, [r7, #4]
 8003b40:	f000 fa62 	bl	8004008 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003b44:	6878      	ldr	r0, [r7, #4]
 8003b46:	f000 fa71 	bl	800402c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	2200      	movs	r2, #0
 8003b4e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	691b      	ldr	r3, [r3, #16]
 8003b56:	f003 0304 	and.w	r3, r3, #4
 8003b5a:	2b04      	cmp	r3, #4
 8003b5c:	d122      	bne.n	8003ba4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	68db      	ldr	r3, [r3, #12]
 8003b64:	f003 0304 	and.w	r3, r3, #4
 8003b68:	2b04      	cmp	r3, #4
 8003b6a:	d11b      	bne.n	8003ba4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	f06f 0204 	mvn.w	r2, #4
 8003b74:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	2202      	movs	r2, #2
 8003b7a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	699b      	ldr	r3, [r3, #24]
 8003b82:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	d003      	beq.n	8003b92 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003b8a:	6878      	ldr	r0, [r7, #4]
 8003b8c:	f000 fa45 	bl	800401a <HAL_TIM_IC_CaptureCallback>
 8003b90:	e005      	b.n	8003b9e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003b92:	6878      	ldr	r0, [r7, #4]
 8003b94:	f000 fa38 	bl	8004008 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003b98:	6878      	ldr	r0, [r7, #4]
 8003b9a:	f000 fa47 	bl	800402c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	2200      	movs	r2, #0
 8003ba2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	691b      	ldr	r3, [r3, #16]
 8003baa:	f003 0308 	and.w	r3, r3, #8
 8003bae:	2b08      	cmp	r3, #8
 8003bb0:	d122      	bne.n	8003bf8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	68db      	ldr	r3, [r3, #12]
 8003bb8:	f003 0308 	and.w	r3, r3, #8
 8003bbc:	2b08      	cmp	r3, #8
 8003bbe:	d11b      	bne.n	8003bf8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	f06f 0208 	mvn.w	r2, #8
 8003bc8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	2204      	movs	r2, #4
 8003bce:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	69db      	ldr	r3, [r3, #28]
 8003bd6:	f003 0303 	and.w	r3, r3, #3
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	d003      	beq.n	8003be6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003bde:	6878      	ldr	r0, [r7, #4]
 8003be0:	f000 fa1b 	bl	800401a <HAL_TIM_IC_CaptureCallback>
 8003be4:	e005      	b.n	8003bf2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003be6:	6878      	ldr	r0, [r7, #4]
 8003be8:	f000 fa0e 	bl	8004008 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003bec:	6878      	ldr	r0, [r7, #4]
 8003bee:	f000 fa1d 	bl	800402c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	2200      	movs	r2, #0
 8003bf6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	691b      	ldr	r3, [r3, #16]
 8003bfe:	f003 0310 	and.w	r3, r3, #16
 8003c02:	2b10      	cmp	r3, #16
 8003c04:	d122      	bne.n	8003c4c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	68db      	ldr	r3, [r3, #12]
 8003c0c:	f003 0310 	and.w	r3, r3, #16
 8003c10:	2b10      	cmp	r3, #16
 8003c12:	d11b      	bne.n	8003c4c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	f06f 0210 	mvn.w	r2, #16
 8003c1c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	2208      	movs	r2, #8
 8003c22:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	69db      	ldr	r3, [r3, #28]
 8003c2a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	d003      	beq.n	8003c3a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003c32:	6878      	ldr	r0, [r7, #4]
 8003c34:	f000 f9f1 	bl	800401a <HAL_TIM_IC_CaptureCallback>
 8003c38:	e005      	b.n	8003c46 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003c3a:	6878      	ldr	r0, [r7, #4]
 8003c3c:	f000 f9e4 	bl	8004008 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003c40:	6878      	ldr	r0, [r7, #4]
 8003c42:	f000 f9f3 	bl	800402c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	2200      	movs	r2, #0
 8003c4a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	691b      	ldr	r3, [r3, #16]
 8003c52:	f003 0301 	and.w	r3, r3, #1
 8003c56:	2b01      	cmp	r3, #1
 8003c58:	d10e      	bne.n	8003c78 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	68db      	ldr	r3, [r3, #12]
 8003c60:	f003 0301 	and.w	r3, r3, #1
 8003c64:	2b01      	cmp	r3, #1
 8003c66:	d107      	bne.n	8003c78 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	f06f 0201 	mvn.w	r2, #1
 8003c70:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003c72:	6878      	ldr	r0, [r7, #4]
 8003c74:	f7fd fac6 	bl	8001204 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	691b      	ldr	r3, [r3, #16]
 8003c7e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003c82:	2b80      	cmp	r3, #128	; 0x80
 8003c84:	d10e      	bne.n	8003ca4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	68db      	ldr	r3, [r3, #12]
 8003c8c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003c90:	2b80      	cmp	r3, #128	; 0x80
 8003c92:	d107      	bne.n	8003ca4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003c9c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003c9e:	6878      	ldr	r0, [r7, #4]
 8003ca0:	f000 fce1 	bl	8004666 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	691b      	ldr	r3, [r3, #16]
 8003caa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003cae:	2b40      	cmp	r3, #64	; 0x40
 8003cb0:	d10e      	bne.n	8003cd0 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	68db      	ldr	r3, [r3, #12]
 8003cb8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003cbc:	2b40      	cmp	r3, #64	; 0x40
 8003cbe:	d107      	bne.n	8003cd0 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003cc8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003cca:	6878      	ldr	r0, [r7, #4]
 8003ccc:	f000 f9b7 	bl	800403e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	691b      	ldr	r3, [r3, #16]
 8003cd6:	f003 0320 	and.w	r3, r3, #32
 8003cda:	2b20      	cmp	r3, #32
 8003cdc:	d10e      	bne.n	8003cfc <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	68db      	ldr	r3, [r3, #12]
 8003ce4:	f003 0320 	and.w	r3, r3, #32
 8003ce8:	2b20      	cmp	r3, #32
 8003cea:	d107      	bne.n	8003cfc <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	f06f 0220 	mvn.w	r2, #32
 8003cf4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003cf6:	6878      	ldr	r0, [r7, #4]
 8003cf8:	f000 fcac 	bl	8004654 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003cfc:	bf00      	nop
 8003cfe:	3708      	adds	r7, #8
 8003d00:	46bd      	mov	sp, r7
 8003d02:	bd80      	pop	{r7, pc}

08003d04 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003d04:	b580      	push	{r7, lr}
 8003d06:	b084      	sub	sp, #16
 8003d08:	af00      	add	r7, sp, #0
 8003d0a:	60f8      	str	r0, [r7, #12]
 8003d0c:	60b9      	str	r1, [r7, #8]
 8003d0e:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003d16:	2b01      	cmp	r3, #1
 8003d18:	d101      	bne.n	8003d1e <HAL_TIM_PWM_ConfigChannel+0x1a>
 8003d1a:	2302      	movs	r3, #2
 8003d1c:	e0ac      	b.n	8003e78 <HAL_TIM_PWM_ConfigChannel+0x174>
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	2201      	movs	r2, #1
 8003d22:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	2b0c      	cmp	r3, #12
 8003d2a:	f200 809f 	bhi.w	8003e6c <HAL_TIM_PWM_ConfigChannel+0x168>
 8003d2e:	a201      	add	r2, pc, #4	; (adr r2, 8003d34 <HAL_TIM_PWM_ConfigChannel+0x30>)
 8003d30:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d34:	08003d69 	.word	0x08003d69
 8003d38:	08003e6d 	.word	0x08003e6d
 8003d3c:	08003e6d 	.word	0x08003e6d
 8003d40:	08003e6d 	.word	0x08003e6d
 8003d44:	08003da9 	.word	0x08003da9
 8003d48:	08003e6d 	.word	0x08003e6d
 8003d4c:	08003e6d 	.word	0x08003e6d
 8003d50:	08003e6d 	.word	0x08003e6d
 8003d54:	08003deb 	.word	0x08003deb
 8003d58:	08003e6d 	.word	0x08003e6d
 8003d5c:	08003e6d 	.word	0x08003e6d
 8003d60:	08003e6d 	.word	0x08003e6d
 8003d64:	08003e2b 	.word	0x08003e2b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	68b9      	ldr	r1, [r7, #8]
 8003d6e:	4618      	mov	r0, r3
 8003d70:	f000 f9d0 	bl	8004114 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	699a      	ldr	r2, [r3, #24]
 8003d7a:	68fb      	ldr	r3, [r7, #12]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	f042 0208 	orr.w	r2, r2, #8
 8003d82:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	699a      	ldr	r2, [r3, #24]
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	f022 0204 	bic.w	r2, r2, #4
 8003d92:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	6999      	ldr	r1, [r3, #24]
 8003d9a:	68bb      	ldr	r3, [r7, #8]
 8003d9c:	691a      	ldr	r2, [r3, #16]
 8003d9e:	68fb      	ldr	r3, [r7, #12]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	430a      	orrs	r2, r1
 8003da4:	619a      	str	r2, [r3, #24]
      break;
 8003da6:	e062      	b.n	8003e6e <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	68b9      	ldr	r1, [r7, #8]
 8003dae:	4618      	mov	r0, r3
 8003db0:	f000 fa16 	bl	80041e0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	699a      	ldr	r2, [r3, #24]
 8003dba:	68fb      	ldr	r3, [r7, #12]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003dc2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	699a      	ldr	r2, [r3, #24]
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003dd2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	6999      	ldr	r1, [r3, #24]
 8003dda:	68bb      	ldr	r3, [r7, #8]
 8003ddc:	691b      	ldr	r3, [r3, #16]
 8003dde:	021a      	lsls	r2, r3, #8
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	430a      	orrs	r2, r1
 8003de6:	619a      	str	r2, [r3, #24]
      break;
 8003de8:	e041      	b.n	8003e6e <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	68b9      	ldr	r1, [r7, #8]
 8003df0:	4618      	mov	r0, r3
 8003df2:	f000 fa5f 	bl	80042b4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003df6:	68fb      	ldr	r3, [r7, #12]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	69da      	ldr	r2, [r3, #28]
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	f042 0208 	orr.w	r2, r2, #8
 8003e04:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	69da      	ldr	r2, [r3, #28]
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	f022 0204 	bic.w	r2, r2, #4
 8003e14:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003e16:	68fb      	ldr	r3, [r7, #12]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	69d9      	ldr	r1, [r3, #28]
 8003e1c:	68bb      	ldr	r3, [r7, #8]
 8003e1e:	691a      	ldr	r2, [r3, #16]
 8003e20:	68fb      	ldr	r3, [r7, #12]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	430a      	orrs	r2, r1
 8003e26:	61da      	str	r2, [r3, #28]
      break;
 8003e28:	e021      	b.n	8003e6e <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	68b9      	ldr	r1, [r7, #8]
 8003e30:	4618      	mov	r0, r3
 8003e32:	f000 faa9 	bl	8004388 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003e36:	68fb      	ldr	r3, [r7, #12]
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	69da      	ldr	r2, [r3, #28]
 8003e3c:	68fb      	ldr	r3, [r7, #12]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003e44:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003e46:	68fb      	ldr	r3, [r7, #12]
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	69da      	ldr	r2, [r3, #28]
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003e54:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	69d9      	ldr	r1, [r3, #28]
 8003e5c:	68bb      	ldr	r3, [r7, #8]
 8003e5e:	691b      	ldr	r3, [r3, #16]
 8003e60:	021a      	lsls	r2, r3, #8
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	430a      	orrs	r2, r1
 8003e68:	61da      	str	r2, [r3, #28]
      break;
 8003e6a:	e000      	b.n	8003e6e <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 8003e6c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	2200      	movs	r2, #0
 8003e72:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003e76:	2300      	movs	r3, #0
}
 8003e78:	4618      	mov	r0, r3
 8003e7a:	3710      	adds	r7, #16
 8003e7c:	46bd      	mov	sp, r7
 8003e7e:	bd80      	pop	{r7, pc}

08003e80 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003e80:	b580      	push	{r7, lr}
 8003e82:	b084      	sub	sp, #16
 8003e84:	af00      	add	r7, sp, #0
 8003e86:	6078      	str	r0, [r7, #4]
 8003e88:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003e90:	2b01      	cmp	r3, #1
 8003e92:	d101      	bne.n	8003e98 <HAL_TIM_ConfigClockSource+0x18>
 8003e94:	2302      	movs	r3, #2
 8003e96:	e0b3      	b.n	8004000 <HAL_TIM_ConfigClockSource+0x180>
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	2201      	movs	r2, #1
 8003e9c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	2202      	movs	r2, #2
 8003ea4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	689b      	ldr	r3, [r3, #8]
 8003eae:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8003eb6:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003ebe:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	68fa      	ldr	r2, [r7, #12]
 8003ec6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003ec8:	683b      	ldr	r3, [r7, #0]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003ed0:	d03e      	beq.n	8003f50 <HAL_TIM_ConfigClockSource+0xd0>
 8003ed2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003ed6:	f200 8087 	bhi.w	8003fe8 <HAL_TIM_ConfigClockSource+0x168>
 8003eda:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003ede:	f000 8085 	beq.w	8003fec <HAL_TIM_ConfigClockSource+0x16c>
 8003ee2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003ee6:	d87f      	bhi.n	8003fe8 <HAL_TIM_ConfigClockSource+0x168>
 8003ee8:	2b70      	cmp	r3, #112	; 0x70
 8003eea:	d01a      	beq.n	8003f22 <HAL_TIM_ConfigClockSource+0xa2>
 8003eec:	2b70      	cmp	r3, #112	; 0x70
 8003eee:	d87b      	bhi.n	8003fe8 <HAL_TIM_ConfigClockSource+0x168>
 8003ef0:	2b60      	cmp	r3, #96	; 0x60
 8003ef2:	d050      	beq.n	8003f96 <HAL_TIM_ConfigClockSource+0x116>
 8003ef4:	2b60      	cmp	r3, #96	; 0x60
 8003ef6:	d877      	bhi.n	8003fe8 <HAL_TIM_ConfigClockSource+0x168>
 8003ef8:	2b50      	cmp	r3, #80	; 0x50
 8003efa:	d03c      	beq.n	8003f76 <HAL_TIM_ConfigClockSource+0xf6>
 8003efc:	2b50      	cmp	r3, #80	; 0x50
 8003efe:	d873      	bhi.n	8003fe8 <HAL_TIM_ConfigClockSource+0x168>
 8003f00:	2b40      	cmp	r3, #64	; 0x40
 8003f02:	d058      	beq.n	8003fb6 <HAL_TIM_ConfigClockSource+0x136>
 8003f04:	2b40      	cmp	r3, #64	; 0x40
 8003f06:	d86f      	bhi.n	8003fe8 <HAL_TIM_ConfigClockSource+0x168>
 8003f08:	2b30      	cmp	r3, #48	; 0x30
 8003f0a:	d064      	beq.n	8003fd6 <HAL_TIM_ConfigClockSource+0x156>
 8003f0c:	2b30      	cmp	r3, #48	; 0x30
 8003f0e:	d86b      	bhi.n	8003fe8 <HAL_TIM_ConfigClockSource+0x168>
 8003f10:	2b20      	cmp	r3, #32
 8003f12:	d060      	beq.n	8003fd6 <HAL_TIM_ConfigClockSource+0x156>
 8003f14:	2b20      	cmp	r3, #32
 8003f16:	d867      	bhi.n	8003fe8 <HAL_TIM_ConfigClockSource+0x168>
 8003f18:	2b00      	cmp	r3, #0
 8003f1a:	d05c      	beq.n	8003fd6 <HAL_TIM_ConfigClockSource+0x156>
 8003f1c:	2b10      	cmp	r3, #16
 8003f1e:	d05a      	beq.n	8003fd6 <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8003f20:	e062      	b.n	8003fe8 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	6818      	ldr	r0, [r3, #0]
 8003f26:	683b      	ldr	r3, [r7, #0]
 8003f28:	6899      	ldr	r1, [r3, #8]
 8003f2a:	683b      	ldr	r3, [r7, #0]
 8003f2c:	685a      	ldr	r2, [r3, #4]
 8003f2e:	683b      	ldr	r3, [r7, #0]
 8003f30:	68db      	ldr	r3, [r3, #12]
 8003f32:	f000 faee 	bl	8004512 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	689b      	ldr	r3, [r3, #8]
 8003f3c:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003f3e:	68fb      	ldr	r3, [r7, #12]
 8003f40:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8003f44:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	68fa      	ldr	r2, [r7, #12]
 8003f4c:	609a      	str	r2, [r3, #8]
      break;
 8003f4e:	e04e      	b.n	8003fee <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	6818      	ldr	r0, [r3, #0]
 8003f54:	683b      	ldr	r3, [r7, #0]
 8003f56:	6899      	ldr	r1, [r3, #8]
 8003f58:	683b      	ldr	r3, [r7, #0]
 8003f5a:	685a      	ldr	r2, [r3, #4]
 8003f5c:	683b      	ldr	r3, [r7, #0]
 8003f5e:	68db      	ldr	r3, [r3, #12]
 8003f60:	f000 fad7 	bl	8004512 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	689a      	ldr	r2, [r3, #8]
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003f72:	609a      	str	r2, [r3, #8]
      break;
 8003f74:	e03b      	b.n	8003fee <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	6818      	ldr	r0, [r3, #0]
 8003f7a:	683b      	ldr	r3, [r7, #0]
 8003f7c:	6859      	ldr	r1, [r3, #4]
 8003f7e:	683b      	ldr	r3, [r7, #0]
 8003f80:	68db      	ldr	r3, [r3, #12]
 8003f82:	461a      	mov	r2, r3
 8003f84:	f000 fa4e 	bl	8004424 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	2150      	movs	r1, #80	; 0x50
 8003f8e:	4618      	mov	r0, r3
 8003f90:	f000 faa5 	bl	80044de <TIM_ITRx_SetConfig>
      break;
 8003f94:	e02b      	b.n	8003fee <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	6818      	ldr	r0, [r3, #0]
 8003f9a:	683b      	ldr	r3, [r7, #0]
 8003f9c:	6859      	ldr	r1, [r3, #4]
 8003f9e:	683b      	ldr	r3, [r7, #0]
 8003fa0:	68db      	ldr	r3, [r3, #12]
 8003fa2:	461a      	mov	r2, r3
 8003fa4:	f000 fa6c 	bl	8004480 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	2160      	movs	r1, #96	; 0x60
 8003fae:	4618      	mov	r0, r3
 8003fb0:	f000 fa95 	bl	80044de <TIM_ITRx_SetConfig>
      break;
 8003fb4:	e01b      	b.n	8003fee <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	6818      	ldr	r0, [r3, #0]
 8003fba:	683b      	ldr	r3, [r7, #0]
 8003fbc:	6859      	ldr	r1, [r3, #4]
 8003fbe:	683b      	ldr	r3, [r7, #0]
 8003fc0:	68db      	ldr	r3, [r3, #12]
 8003fc2:	461a      	mov	r2, r3
 8003fc4:	f000 fa2e 	bl	8004424 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	2140      	movs	r1, #64	; 0x40
 8003fce:	4618      	mov	r0, r3
 8003fd0:	f000 fa85 	bl	80044de <TIM_ITRx_SetConfig>
      break;
 8003fd4:	e00b      	b.n	8003fee <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	681a      	ldr	r2, [r3, #0]
 8003fda:	683b      	ldr	r3, [r7, #0]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	4619      	mov	r1, r3
 8003fe0:	4610      	mov	r0, r2
 8003fe2:	f000 fa7c 	bl	80044de <TIM_ITRx_SetConfig>
        break;
 8003fe6:	e002      	b.n	8003fee <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8003fe8:	bf00      	nop
 8003fea:	e000      	b.n	8003fee <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8003fec:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	2201      	movs	r2, #1
 8003ff2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	2200      	movs	r2, #0
 8003ffa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003ffe:	2300      	movs	r3, #0
}
 8004000:	4618      	mov	r0, r3
 8004002:	3710      	adds	r7, #16
 8004004:	46bd      	mov	sp, r7
 8004006:	bd80      	pop	{r7, pc}

08004008 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004008:	b480      	push	{r7}
 800400a:	b083      	sub	sp, #12
 800400c:	af00      	add	r7, sp, #0
 800400e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004010:	bf00      	nop
 8004012:	370c      	adds	r7, #12
 8004014:	46bd      	mov	sp, r7
 8004016:	bc80      	pop	{r7}
 8004018:	4770      	bx	lr

0800401a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800401a:	b480      	push	{r7}
 800401c:	b083      	sub	sp, #12
 800401e:	af00      	add	r7, sp, #0
 8004020:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004022:	bf00      	nop
 8004024:	370c      	adds	r7, #12
 8004026:	46bd      	mov	sp, r7
 8004028:	bc80      	pop	{r7}
 800402a:	4770      	bx	lr

0800402c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800402c:	b480      	push	{r7}
 800402e:	b083      	sub	sp, #12
 8004030:	af00      	add	r7, sp, #0
 8004032:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004034:	bf00      	nop
 8004036:	370c      	adds	r7, #12
 8004038:	46bd      	mov	sp, r7
 800403a:	bc80      	pop	{r7}
 800403c:	4770      	bx	lr

0800403e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800403e:	b480      	push	{r7}
 8004040:	b083      	sub	sp, #12
 8004042:	af00      	add	r7, sp, #0
 8004044:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004046:	bf00      	nop
 8004048:	370c      	adds	r7, #12
 800404a:	46bd      	mov	sp, r7
 800404c:	bc80      	pop	{r7}
 800404e:	4770      	bx	lr

08004050 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004050:	b480      	push	{r7}
 8004052:	b085      	sub	sp, #20
 8004054:	af00      	add	r7, sp, #0
 8004056:	6078      	str	r0, [r7, #4]
 8004058:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	4a29      	ldr	r2, [pc, #164]	; (8004108 <TIM_Base_SetConfig+0xb8>)
 8004064:	4293      	cmp	r3, r2
 8004066:	d00b      	beq.n	8004080 <TIM_Base_SetConfig+0x30>
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800406e:	d007      	beq.n	8004080 <TIM_Base_SetConfig+0x30>
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	4a26      	ldr	r2, [pc, #152]	; (800410c <TIM_Base_SetConfig+0xbc>)
 8004074:	4293      	cmp	r3, r2
 8004076:	d003      	beq.n	8004080 <TIM_Base_SetConfig+0x30>
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	4a25      	ldr	r2, [pc, #148]	; (8004110 <TIM_Base_SetConfig+0xc0>)
 800407c:	4293      	cmp	r3, r2
 800407e:	d108      	bne.n	8004092 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004086:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004088:	683b      	ldr	r3, [r7, #0]
 800408a:	685b      	ldr	r3, [r3, #4]
 800408c:	68fa      	ldr	r2, [r7, #12]
 800408e:	4313      	orrs	r3, r2
 8004090:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	4a1c      	ldr	r2, [pc, #112]	; (8004108 <TIM_Base_SetConfig+0xb8>)
 8004096:	4293      	cmp	r3, r2
 8004098:	d00b      	beq.n	80040b2 <TIM_Base_SetConfig+0x62>
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80040a0:	d007      	beq.n	80040b2 <TIM_Base_SetConfig+0x62>
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	4a19      	ldr	r2, [pc, #100]	; (800410c <TIM_Base_SetConfig+0xbc>)
 80040a6:	4293      	cmp	r3, r2
 80040a8:	d003      	beq.n	80040b2 <TIM_Base_SetConfig+0x62>
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	4a18      	ldr	r2, [pc, #96]	; (8004110 <TIM_Base_SetConfig+0xc0>)
 80040ae:	4293      	cmp	r3, r2
 80040b0:	d108      	bne.n	80040c4 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80040b2:	68fb      	ldr	r3, [r7, #12]
 80040b4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80040b8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80040ba:	683b      	ldr	r3, [r7, #0]
 80040bc:	68db      	ldr	r3, [r3, #12]
 80040be:	68fa      	ldr	r2, [r7, #12]
 80040c0:	4313      	orrs	r3, r2
 80040c2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80040ca:	683b      	ldr	r3, [r7, #0]
 80040cc:	695b      	ldr	r3, [r3, #20]
 80040ce:	4313      	orrs	r3, r2
 80040d0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	68fa      	ldr	r2, [r7, #12]
 80040d6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80040d8:	683b      	ldr	r3, [r7, #0]
 80040da:	689a      	ldr	r2, [r3, #8]
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80040e0:	683b      	ldr	r3, [r7, #0]
 80040e2:	681a      	ldr	r2, [r3, #0]
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	4a07      	ldr	r2, [pc, #28]	; (8004108 <TIM_Base_SetConfig+0xb8>)
 80040ec:	4293      	cmp	r3, r2
 80040ee:	d103      	bne.n	80040f8 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80040f0:	683b      	ldr	r3, [r7, #0]
 80040f2:	691a      	ldr	r2, [r3, #16]
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	2201      	movs	r2, #1
 80040fc:	615a      	str	r2, [r3, #20]
}
 80040fe:	bf00      	nop
 8004100:	3714      	adds	r7, #20
 8004102:	46bd      	mov	sp, r7
 8004104:	bc80      	pop	{r7}
 8004106:	4770      	bx	lr
 8004108:	40012c00 	.word	0x40012c00
 800410c:	40000400 	.word	0x40000400
 8004110:	40000800 	.word	0x40000800

08004114 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004114:	b480      	push	{r7}
 8004116:	b087      	sub	sp, #28
 8004118:	af00      	add	r7, sp, #0
 800411a:	6078      	str	r0, [r7, #4]
 800411c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	6a1b      	ldr	r3, [r3, #32]
 8004122:	f023 0201 	bic.w	r2, r3, #1
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	6a1b      	ldr	r3, [r3, #32]
 800412e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	685b      	ldr	r3, [r3, #4]
 8004134:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	699b      	ldr	r3, [r3, #24]
 800413a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004142:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	f023 0303 	bic.w	r3, r3, #3
 800414a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800414c:	683b      	ldr	r3, [r7, #0]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	68fa      	ldr	r2, [r7, #12]
 8004152:	4313      	orrs	r3, r2
 8004154:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004156:	697b      	ldr	r3, [r7, #20]
 8004158:	f023 0302 	bic.w	r3, r3, #2
 800415c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800415e:	683b      	ldr	r3, [r7, #0]
 8004160:	689b      	ldr	r3, [r3, #8]
 8004162:	697a      	ldr	r2, [r7, #20]
 8004164:	4313      	orrs	r3, r2
 8004166:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	4a1c      	ldr	r2, [pc, #112]	; (80041dc <TIM_OC1_SetConfig+0xc8>)
 800416c:	4293      	cmp	r3, r2
 800416e:	d10c      	bne.n	800418a <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004170:	697b      	ldr	r3, [r7, #20]
 8004172:	f023 0308 	bic.w	r3, r3, #8
 8004176:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004178:	683b      	ldr	r3, [r7, #0]
 800417a:	68db      	ldr	r3, [r3, #12]
 800417c:	697a      	ldr	r2, [r7, #20]
 800417e:	4313      	orrs	r3, r2
 8004180:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004182:	697b      	ldr	r3, [r7, #20]
 8004184:	f023 0304 	bic.w	r3, r3, #4
 8004188:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	4a13      	ldr	r2, [pc, #76]	; (80041dc <TIM_OC1_SetConfig+0xc8>)
 800418e:	4293      	cmp	r3, r2
 8004190:	d111      	bne.n	80041b6 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004192:	693b      	ldr	r3, [r7, #16]
 8004194:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004198:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800419a:	693b      	ldr	r3, [r7, #16]
 800419c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80041a0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80041a2:	683b      	ldr	r3, [r7, #0]
 80041a4:	695b      	ldr	r3, [r3, #20]
 80041a6:	693a      	ldr	r2, [r7, #16]
 80041a8:	4313      	orrs	r3, r2
 80041aa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80041ac:	683b      	ldr	r3, [r7, #0]
 80041ae:	699b      	ldr	r3, [r3, #24]
 80041b0:	693a      	ldr	r2, [r7, #16]
 80041b2:	4313      	orrs	r3, r2
 80041b4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	693a      	ldr	r2, [r7, #16]
 80041ba:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	68fa      	ldr	r2, [r7, #12]
 80041c0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80041c2:	683b      	ldr	r3, [r7, #0]
 80041c4:	685a      	ldr	r2, [r3, #4]
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	697a      	ldr	r2, [r7, #20]
 80041ce:	621a      	str	r2, [r3, #32]
}
 80041d0:	bf00      	nop
 80041d2:	371c      	adds	r7, #28
 80041d4:	46bd      	mov	sp, r7
 80041d6:	bc80      	pop	{r7}
 80041d8:	4770      	bx	lr
 80041da:	bf00      	nop
 80041dc:	40012c00 	.word	0x40012c00

080041e0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80041e0:	b480      	push	{r7}
 80041e2:	b087      	sub	sp, #28
 80041e4:	af00      	add	r7, sp, #0
 80041e6:	6078      	str	r0, [r7, #4]
 80041e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	6a1b      	ldr	r3, [r3, #32]
 80041ee:	f023 0210 	bic.w	r2, r3, #16
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	6a1b      	ldr	r3, [r3, #32]
 80041fa:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	685b      	ldr	r3, [r3, #4]
 8004200:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	699b      	ldr	r3, [r3, #24]
 8004206:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800420e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004216:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004218:	683b      	ldr	r3, [r7, #0]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	021b      	lsls	r3, r3, #8
 800421e:	68fa      	ldr	r2, [r7, #12]
 8004220:	4313      	orrs	r3, r2
 8004222:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004224:	697b      	ldr	r3, [r7, #20]
 8004226:	f023 0320 	bic.w	r3, r3, #32
 800422a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800422c:	683b      	ldr	r3, [r7, #0]
 800422e:	689b      	ldr	r3, [r3, #8]
 8004230:	011b      	lsls	r3, r3, #4
 8004232:	697a      	ldr	r2, [r7, #20]
 8004234:	4313      	orrs	r3, r2
 8004236:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	4a1d      	ldr	r2, [pc, #116]	; (80042b0 <TIM_OC2_SetConfig+0xd0>)
 800423c:	4293      	cmp	r3, r2
 800423e:	d10d      	bne.n	800425c <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004240:	697b      	ldr	r3, [r7, #20]
 8004242:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004246:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004248:	683b      	ldr	r3, [r7, #0]
 800424a:	68db      	ldr	r3, [r3, #12]
 800424c:	011b      	lsls	r3, r3, #4
 800424e:	697a      	ldr	r2, [r7, #20]
 8004250:	4313      	orrs	r3, r2
 8004252:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004254:	697b      	ldr	r3, [r7, #20]
 8004256:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800425a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	4a14      	ldr	r2, [pc, #80]	; (80042b0 <TIM_OC2_SetConfig+0xd0>)
 8004260:	4293      	cmp	r3, r2
 8004262:	d113      	bne.n	800428c <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004264:	693b      	ldr	r3, [r7, #16]
 8004266:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800426a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800426c:	693b      	ldr	r3, [r7, #16]
 800426e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004272:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004274:	683b      	ldr	r3, [r7, #0]
 8004276:	695b      	ldr	r3, [r3, #20]
 8004278:	009b      	lsls	r3, r3, #2
 800427a:	693a      	ldr	r2, [r7, #16]
 800427c:	4313      	orrs	r3, r2
 800427e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004280:	683b      	ldr	r3, [r7, #0]
 8004282:	699b      	ldr	r3, [r3, #24]
 8004284:	009b      	lsls	r3, r3, #2
 8004286:	693a      	ldr	r2, [r7, #16]
 8004288:	4313      	orrs	r3, r2
 800428a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	693a      	ldr	r2, [r7, #16]
 8004290:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	68fa      	ldr	r2, [r7, #12]
 8004296:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004298:	683b      	ldr	r3, [r7, #0]
 800429a:	685a      	ldr	r2, [r3, #4]
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	697a      	ldr	r2, [r7, #20]
 80042a4:	621a      	str	r2, [r3, #32]
}
 80042a6:	bf00      	nop
 80042a8:	371c      	adds	r7, #28
 80042aa:	46bd      	mov	sp, r7
 80042ac:	bc80      	pop	{r7}
 80042ae:	4770      	bx	lr
 80042b0:	40012c00 	.word	0x40012c00

080042b4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80042b4:	b480      	push	{r7}
 80042b6:	b087      	sub	sp, #28
 80042b8:	af00      	add	r7, sp, #0
 80042ba:	6078      	str	r0, [r7, #4]
 80042bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	6a1b      	ldr	r3, [r3, #32]
 80042c2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	6a1b      	ldr	r3, [r3, #32]
 80042ce:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	685b      	ldr	r3, [r3, #4]
 80042d4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	69db      	ldr	r3, [r3, #28]
 80042da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80042e2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	f023 0303 	bic.w	r3, r3, #3
 80042ea:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80042ec:	683b      	ldr	r3, [r7, #0]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	68fa      	ldr	r2, [r7, #12]
 80042f2:	4313      	orrs	r3, r2
 80042f4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80042f6:	697b      	ldr	r3, [r7, #20]
 80042f8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80042fc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80042fe:	683b      	ldr	r3, [r7, #0]
 8004300:	689b      	ldr	r3, [r3, #8]
 8004302:	021b      	lsls	r3, r3, #8
 8004304:	697a      	ldr	r2, [r7, #20]
 8004306:	4313      	orrs	r3, r2
 8004308:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	4a1d      	ldr	r2, [pc, #116]	; (8004384 <TIM_OC3_SetConfig+0xd0>)
 800430e:	4293      	cmp	r3, r2
 8004310:	d10d      	bne.n	800432e <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004312:	697b      	ldr	r3, [r7, #20]
 8004314:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004318:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800431a:	683b      	ldr	r3, [r7, #0]
 800431c:	68db      	ldr	r3, [r3, #12]
 800431e:	021b      	lsls	r3, r3, #8
 8004320:	697a      	ldr	r2, [r7, #20]
 8004322:	4313      	orrs	r3, r2
 8004324:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004326:	697b      	ldr	r3, [r7, #20]
 8004328:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800432c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	4a14      	ldr	r2, [pc, #80]	; (8004384 <TIM_OC3_SetConfig+0xd0>)
 8004332:	4293      	cmp	r3, r2
 8004334:	d113      	bne.n	800435e <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004336:	693b      	ldr	r3, [r7, #16]
 8004338:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800433c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800433e:	693b      	ldr	r3, [r7, #16]
 8004340:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004344:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004346:	683b      	ldr	r3, [r7, #0]
 8004348:	695b      	ldr	r3, [r3, #20]
 800434a:	011b      	lsls	r3, r3, #4
 800434c:	693a      	ldr	r2, [r7, #16]
 800434e:	4313      	orrs	r3, r2
 8004350:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004352:	683b      	ldr	r3, [r7, #0]
 8004354:	699b      	ldr	r3, [r3, #24]
 8004356:	011b      	lsls	r3, r3, #4
 8004358:	693a      	ldr	r2, [r7, #16]
 800435a:	4313      	orrs	r3, r2
 800435c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	693a      	ldr	r2, [r7, #16]
 8004362:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	68fa      	ldr	r2, [r7, #12]
 8004368:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800436a:	683b      	ldr	r3, [r7, #0]
 800436c:	685a      	ldr	r2, [r3, #4]
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	697a      	ldr	r2, [r7, #20]
 8004376:	621a      	str	r2, [r3, #32]
}
 8004378:	bf00      	nop
 800437a:	371c      	adds	r7, #28
 800437c:	46bd      	mov	sp, r7
 800437e:	bc80      	pop	{r7}
 8004380:	4770      	bx	lr
 8004382:	bf00      	nop
 8004384:	40012c00 	.word	0x40012c00

08004388 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004388:	b480      	push	{r7}
 800438a:	b087      	sub	sp, #28
 800438c:	af00      	add	r7, sp, #0
 800438e:	6078      	str	r0, [r7, #4]
 8004390:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	6a1b      	ldr	r3, [r3, #32]
 8004396:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	6a1b      	ldr	r3, [r3, #32]
 80043a2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	685b      	ldr	r3, [r3, #4]
 80043a8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	69db      	ldr	r3, [r3, #28]
 80043ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80043b6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80043be:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80043c0:	683b      	ldr	r3, [r7, #0]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	021b      	lsls	r3, r3, #8
 80043c6:	68fa      	ldr	r2, [r7, #12]
 80043c8:	4313      	orrs	r3, r2
 80043ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80043cc:	693b      	ldr	r3, [r7, #16]
 80043ce:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80043d2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80043d4:	683b      	ldr	r3, [r7, #0]
 80043d6:	689b      	ldr	r3, [r3, #8]
 80043d8:	031b      	lsls	r3, r3, #12
 80043da:	693a      	ldr	r2, [r7, #16]
 80043dc:	4313      	orrs	r3, r2
 80043de:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	4a0f      	ldr	r2, [pc, #60]	; (8004420 <TIM_OC4_SetConfig+0x98>)
 80043e4:	4293      	cmp	r3, r2
 80043e6:	d109      	bne.n	80043fc <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80043e8:	697b      	ldr	r3, [r7, #20]
 80043ea:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80043ee:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80043f0:	683b      	ldr	r3, [r7, #0]
 80043f2:	695b      	ldr	r3, [r3, #20]
 80043f4:	019b      	lsls	r3, r3, #6
 80043f6:	697a      	ldr	r2, [r7, #20]
 80043f8:	4313      	orrs	r3, r2
 80043fa:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	697a      	ldr	r2, [r7, #20]
 8004400:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	68fa      	ldr	r2, [r7, #12]
 8004406:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004408:	683b      	ldr	r3, [r7, #0]
 800440a:	685a      	ldr	r2, [r3, #4]
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	693a      	ldr	r2, [r7, #16]
 8004414:	621a      	str	r2, [r3, #32]
}
 8004416:	bf00      	nop
 8004418:	371c      	adds	r7, #28
 800441a:	46bd      	mov	sp, r7
 800441c:	bc80      	pop	{r7}
 800441e:	4770      	bx	lr
 8004420:	40012c00 	.word	0x40012c00

08004424 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004424:	b480      	push	{r7}
 8004426:	b087      	sub	sp, #28
 8004428:	af00      	add	r7, sp, #0
 800442a:	60f8      	str	r0, [r7, #12]
 800442c:	60b9      	str	r1, [r7, #8]
 800442e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	6a1b      	ldr	r3, [r3, #32]
 8004434:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004436:	68fb      	ldr	r3, [r7, #12]
 8004438:	6a1b      	ldr	r3, [r3, #32]
 800443a:	f023 0201 	bic.w	r2, r3, #1
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004442:	68fb      	ldr	r3, [r7, #12]
 8004444:	699b      	ldr	r3, [r3, #24]
 8004446:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004448:	693b      	ldr	r3, [r7, #16]
 800444a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800444e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	011b      	lsls	r3, r3, #4
 8004454:	693a      	ldr	r2, [r7, #16]
 8004456:	4313      	orrs	r3, r2
 8004458:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800445a:	697b      	ldr	r3, [r7, #20]
 800445c:	f023 030a 	bic.w	r3, r3, #10
 8004460:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004462:	697a      	ldr	r2, [r7, #20]
 8004464:	68bb      	ldr	r3, [r7, #8]
 8004466:	4313      	orrs	r3, r2
 8004468:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	693a      	ldr	r2, [r7, #16]
 800446e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	697a      	ldr	r2, [r7, #20]
 8004474:	621a      	str	r2, [r3, #32]
}
 8004476:	bf00      	nop
 8004478:	371c      	adds	r7, #28
 800447a:	46bd      	mov	sp, r7
 800447c:	bc80      	pop	{r7}
 800447e:	4770      	bx	lr

08004480 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004480:	b480      	push	{r7}
 8004482:	b087      	sub	sp, #28
 8004484:	af00      	add	r7, sp, #0
 8004486:	60f8      	str	r0, [r7, #12]
 8004488:	60b9      	str	r1, [r7, #8]
 800448a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	6a1b      	ldr	r3, [r3, #32]
 8004490:	f023 0210 	bic.w	r2, r3, #16
 8004494:	68fb      	ldr	r3, [r7, #12]
 8004496:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	699b      	ldr	r3, [r3, #24]
 800449c:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	6a1b      	ldr	r3, [r3, #32]
 80044a2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80044a4:	697b      	ldr	r3, [r7, #20]
 80044a6:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80044aa:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	031b      	lsls	r3, r3, #12
 80044b0:	697a      	ldr	r2, [r7, #20]
 80044b2:	4313      	orrs	r3, r2
 80044b4:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80044b6:	693b      	ldr	r3, [r7, #16]
 80044b8:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80044bc:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80044be:	68bb      	ldr	r3, [r7, #8]
 80044c0:	011b      	lsls	r3, r3, #4
 80044c2:	693a      	ldr	r2, [r7, #16]
 80044c4:	4313      	orrs	r3, r2
 80044c6:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	697a      	ldr	r2, [r7, #20]
 80044cc:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	693a      	ldr	r2, [r7, #16]
 80044d2:	621a      	str	r2, [r3, #32]
}
 80044d4:	bf00      	nop
 80044d6:	371c      	adds	r7, #28
 80044d8:	46bd      	mov	sp, r7
 80044da:	bc80      	pop	{r7}
 80044dc:	4770      	bx	lr

080044de <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80044de:	b480      	push	{r7}
 80044e0:	b085      	sub	sp, #20
 80044e2:	af00      	add	r7, sp, #0
 80044e4:	6078      	str	r0, [r7, #4]
 80044e6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	689b      	ldr	r3, [r3, #8]
 80044ec:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80044ee:	68fb      	ldr	r3, [r7, #12]
 80044f0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80044f4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80044f6:	683a      	ldr	r2, [r7, #0]
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	4313      	orrs	r3, r2
 80044fc:	f043 0307 	orr.w	r3, r3, #7
 8004500:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	68fa      	ldr	r2, [r7, #12]
 8004506:	609a      	str	r2, [r3, #8]
}
 8004508:	bf00      	nop
 800450a:	3714      	adds	r7, #20
 800450c:	46bd      	mov	sp, r7
 800450e:	bc80      	pop	{r7}
 8004510:	4770      	bx	lr

08004512 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004512:	b480      	push	{r7}
 8004514:	b087      	sub	sp, #28
 8004516:	af00      	add	r7, sp, #0
 8004518:	60f8      	str	r0, [r7, #12]
 800451a:	60b9      	str	r1, [r7, #8]
 800451c:	607a      	str	r2, [r7, #4]
 800451e:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	689b      	ldr	r3, [r3, #8]
 8004524:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004526:	697b      	ldr	r3, [r7, #20]
 8004528:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800452c:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800452e:	683b      	ldr	r3, [r7, #0]
 8004530:	021a      	lsls	r2, r3, #8
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	431a      	orrs	r2, r3
 8004536:	68bb      	ldr	r3, [r7, #8]
 8004538:	4313      	orrs	r3, r2
 800453a:	697a      	ldr	r2, [r7, #20]
 800453c:	4313      	orrs	r3, r2
 800453e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	697a      	ldr	r2, [r7, #20]
 8004544:	609a      	str	r2, [r3, #8]
}
 8004546:	bf00      	nop
 8004548:	371c      	adds	r7, #28
 800454a:	46bd      	mov	sp, r7
 800454c:	bc80      	pop	{r7}
 800454e:	4770      	bx	lr

08004550 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004550:	b480      	push	{r7}
 8004552:	b087      	sub	sp, #28
 8004554:	af00      	add	r7, sp, #0
 8004556:	60f8      	str	r0, [r7, #12]
 8004558:	60b9      	str	r1, [r7, #8]
 800455a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800455c:	68bb      	ldr	r3, [r7, #8]
 800455e:	f003 031f 	and.w	r3, r3, #31
 8004562:	2201      	movs	r2, #1
 8004564:	fa02 f303 	lsl.w	r3, r2, r3
 8004568:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800456a:	68fb      	ldr	r3, [r7, #12]
 800456c:	6a1a      	ldr	r2, [r3, #32]
 800456e:	697b      	ldr	r3, [r7, #20]
 8004570:	43db      	mvns	r3, r3
 8004572:	401a      	ands	r2, r3
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	6a1a      	ldr	r2, [r3, #32]
 800457c:	68bb      	ldr	r3, [r7, #8]
 800457e:	f003 031f 	and.w	r3, r3, #31
 8004582:	6879      	ldr	r1, [r7, #4]
 8004584:	fa01 f303 	lsl.w	r3, r1, r3
 8004588:	431a      	orrs	r2, r3
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	621a      	str	r2, [r3, #32]
}
 800458e:	bf00      	nop
 8004590:	371c      	adds	r7, #28
 8004592:	46bd      	mov	sp, r7
 8004594:	bc80      	pop	{r7}
 8004596:	4770      	bx	lr

08004598 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004598:	b480      	push	{r7}
 800459a:	b085      	sub	sp, #20
 800459c:	af00      	add	r7, sp, #0
 800459e:	6078      	str	r0, [r7, #4]
 80045a0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80045a8:	2b01      	cmp	r3, #1
 80045aa:	d101      	bne.n	80045b0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80045ac:	2302      	movs	r3, #2
 80045ae:	e046      	b.n	800463e <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	2201      	movs	r2, #1
 80045b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	2202      	movs	r2, #2
 80045bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	685b      	ldr	r3, [r3, #4]
 80045c6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	689b      	ldr	r3, [r3, #8]
 80045ce:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80045d0:	68fb      	ldr	r3, [r7, #12]
 80045d2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80045d6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80045d8:	683b      	ldr	r3, [r7, #0]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	68fa      	ldr	r2, [r7, #12]
 80045de:	4313      	orrs	r3, r2
 80045e0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	68fa      	ldr	r2, [r7, #12]
 80045e8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	4a16      	ldr	r2, [pc, #88]	; (8004648 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80045f0:	4293      	cmp	r3, r2
 80045f2:	d00e      	beq.n	8004612 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80045fc:	d009      	beq.n	8004612 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	4a12      	ldr	r2, [pc, #72]	; (800464c <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8004604:	4293      	cmp	r3, r2
 8004606:	d004      	beq.n	8004612 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	4a10      	ldr	r2, [pc, #64]	; (8004650 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 800460e:	4293      	cmp	r3, r2
 8004610:	d10c      	bne.n	800462c <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004612:	68bb      	ldr	r3, [r7, #8]
 8004614:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004618:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800461a:	683b      	ldr	r3, [r7, #0]
 800461c:	685b      	ldr	r3, [r3, #4]
 800461e:	68ba      	ldr	r2, [r7, #8]
 8004620:	4313      	orrs	r3, r2
 8004622:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	68ba      	ldr	r2, [r7, #8]
 800462a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	2201      	movs	r2, #1
 8004630:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	2200      	movs	r2, #0
 8004638:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800463c:	2300      	movs	r3, #0
}
 800463e:	4618      	mov	r0, r3
 8004640:	3714      	adds	r7, #20
 8004642:	46bd      	mov	sp, r7
 8004644:	bc80      	pop	{r7}
 8004646:	4770      	bx	lr
 8004648:	40012c00 	.word	0x40012c00
 800464c:	40000400 	.word	0x40000400
 8004650:	40000800 	.word	0x40000800

08004654 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004654:	b480      	push	{r7}
 8004656:	b083      	sub	sp, #12
 8004658:	af00      	add	r7, sp, #0
 800465a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800465c:	bf00      	nop
 800465e:	370c      	adds	r7, #12
 8004660:	46bd      	mov	sp, r7
 8004662:	bc80      	pop	{r7}
 8004664:	4770      	bx	lr

08004666 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004666:	b480      	push	{r7}
 8004668:	b083      	sub	sp, #12
 800466a:	af00      	add	r7, sp, #0
 800466c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800466e:	bf00      	nop
 8004670:	370c      	adds	r7, #12
 8004672:	46bd      	mov	sp, r7
 8004674:	bc80      	pop	{r7}
 8004676:	4770      	bx	lr

08004678 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004678:	b580      	push	{r7, lr}
 800467a:	b082      	sub	sp, #8
 800467c:	af00      	add	r7, sp, #0
 800467e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	2b00      	cmp	r3, #0
 8004684:	d101      	bne.n	800468a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004686:	2301      	movs	r3, #1
 8004688:	e03f      	b.n	800470a <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004690:	b2db      	uxtb	r3, r3
 8004692:	2b00      	cmp	r3, #0
 8004694:	d106      	bne.n	80046a4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	2200      	movs	r2, #0
 800469a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800469e:	6878      	ldr	r0, [r7, #4]
 80046a0:	f7fc ffd2 	bl	8001648 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	2224      	movs	r2, #36	; 0x24
 80046a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	68da      	ldr	r2, [r3, #12]
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80046ba:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80046bc:	6878      	ldr	r0, [r7, #4]
 80046be:	f000 fe87 	bl	80053d0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	691a      	ldr	r2, [r3, #16]
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80046d0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	695a      	ldr	r2, [r3, #20]
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80046e0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	68da      	ldr	r2, [r3, #12]
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80046f0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	2200      	movs	r2, #0
 80046f6:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	2220      	movs	r2, #32
 80046fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	2220      	movs	r2, #32
 8004704:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004708:	2300      	movs	r3, #0
}
 800470a:	4618      	mov	r0, r3
 800470c:	3708      	adds	r7, #8
 800470e:	46bd      	mov	sp, r7
 8004710:	bd80      	pop	{r7, pc}

08004712 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004712:	b580      	push	{r7, lr}
 8004714:	b08a      	sub	sp, #40	; 0x28
 8004716:	af02      	add	r7, sp, #8
 8004718:	60f8      	str	r0, [r7, #12]
 800471a:	60b9      	str	r1, [r7, #8]
 800471c:	603b      	str	r3, [r7, #0]
 800471e:	4613      	mov	r3, r2
 8004720:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004722:	2300      	movs	r3, #0
 8004724:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800472c:	b2db      	uxtb	r3, r3
 800472e:	2b20      	cmp	r3, #32
 8004730:	d17c      	bne.n	800482c <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8004732:	68bb      	ldr	r3, [r7, #8]
 8004734:	2b00      	cmp	r3, #0
 8004736:	d002      	beq.n	800473e <HAL_UART_Transmit+0x2c>
 8004738:	88fb      	ldrh	r3, [r7, #6]
 800473a:	2b00      	cmp	r3, #0
 800473c:	d101      	bne.n	8004742 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800473e:	2301      	movs	r3, #1
 8004740:	e075      	b.n	800482e <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004748:	2b01      	cmp	r3, #1
 800474a:	d101      	bne.n	8004750 <HAL_UART_Transmit+0x3e>
 800474c:	2302      	movs	r3, #2
 800474e:	e06e      	b.n	800482e <HAL_UART_Transmit+0x11c>
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	2201      	movs	r2, #1
 8004754:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004758:	68fb      	ldr	r3, [r7, #12]
 800475a:	2200      	movs	r2, #0
 800475c:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800475e:	68fb      	ldr	r3, [r7, #12]
 8004760:	2221      	movs	r2, #33	; 0x21
 8004762:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004766:	f7fd f899 	bl	800189c <HAL_GetTick>
 800476a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	88fa      	ldrh	r2, [r7, #6]
 8004770:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	88fa      	ldrh	r2, [r7, #6]
 8004776:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004778:	68fb      	ldr	r3, [r7, #12]
 800477a:	689b      	ldr	r3, [r3, #8]
 800477c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004780:	d108      	bne.n	8004794 <HAL_UART_Transmit+0x82>
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	691b      	ldr	r3, [r3, #16]
 8004786:	2b00      	cmp	r3, #0
 8004788:	d104      	bne.n	8004794 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800478a:	2300      	movs	r3, #0
 800478c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800478e:	68bb      	ldr	r3, [r7, #8]
 8004790:	61bb      	str	r3, [r7, #24]
 8004792:	e003      	b.n	800479c <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8004794:	68bb      	ldr	r3, [r7, #8]
 8004796:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004798:	2300      	movs	r3, #0
 800479a:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800479c:	68fb      	ldr	r3, [r7, #12]
 800479e:	2200      	movs	r2, #0
 80047a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 80047a4:	e02a      	b.n	80047fc <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80047a6:	683b      	ldr	r3, [r7, #0]
 80047a8:	9300      	str	r3, [sp, #0]
 80047aa:	697b      	ldr	r3, [r7, #20]
 80047ac:	2200      	movs	r2, #0
 80047ae:	2180      	movs	r1, #128	; 0x80
 80047b0:	68f8      	ldr	r0, [r7, #12]
 80047b2:	f000 fbf9 	bl	8004fa8 <UART_WaitOnFlagUntilTimeout>
 80047b6:	4603      	mov	r3, r0
 80047b8:	2b00      	cmp	r3, #0
 80047ba:	d001      	beq.n	80047c0 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 80047bc:	2303      	movs	r3, #3
 80047be:	e036      	b.n	800482e <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 80047c0:	69fb      	ldr	r3, [r7, #28]
 80047c2:	2b00      	cmp	r3, #0
 80047c4:	d10b      	bne.n	80047de <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80047c6:	69bb      	ldr	r3, [r7, #24]
 80047c8:	881b      	ldrh	r3, [r3, #0]
 80047ca:	461a      	mov	r2, r3
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80047d4:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80047d6:	69bb      	ldr	r3, [r7, #24]
 80047d8:	3302      	adds	r3, #2
 80047da:	61bb      	str	r3, [r7, #24]
 80047dc:	e007      	b.n	80047ee <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80047de:	69fb      	ldr	r3, [r7, #28]
 80047e0:	781a      	ldrb	r2, [r3, #0]
 80047e2:	68fb      	ldr	r3, [r7, #12]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80047e8:	69fb      	ldr	r3, [r7, #28]
 80047ea:	3301      	adds	r3, #1
 80047ec:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80047ee:	68fb      	ldr	r3, [r7, #12]
 80047f0:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80047f2:	b29b      	uxth	r3, r3
 80047f4:	3b01      	subs	r3, #1
 80047f6:	b29a      	uxth	r2, r3
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004800:	b29b      	uxth	r3, r3
 8004802:	2b00      	cmp	r3, #0
 8004804:	d1cf      	bne.n	80047a6 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004806:	683b      	ldr	r3, [r7, #0]
 8004808:	9300      	str	r3, [sp, #0]
 800480a:	697b      	ldr	r3, [r7, #20]
 800480c:	2200      	movs	r2, #0
 800480e:	2140      	movs	r1, #64	; 0x40
 8004810:	68f8      	ldr	r0, [r7, #12]
 8004812:	f000 fbc9 	bl	8004fa8 <UART_WaitOnFlagUntilTimeout>
 8004816:	4603      	mov	r3, r0
 8004818:	2b00      	cmp	r3, #0
 800481a:	d001      	beq.n	8004820 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 800481c:	2303      	movs	r3, #3
 800481e:	e006      	b.n	800482e <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	2220      	movs	r2, #32
 8004824:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8004828:	2300      	movs	r3, #0
 800482a:	e000      	b.n	800482e <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 800482c:	2302      	movs	r3, #2
  }
}
 800482e:	4618      	mov	r0, r3
 8004830:	3720      	adds	r7, #32
 8004832:	46bd      	mov	sp, r7
 8004834:	bd80      	pop	{r7, pc}
	...

08004838 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004838:	b580      	push	{r7, lr}
 800483a:	b086      	sub	sp, #24
 800483c:	af00      	add	r7, sp, #0
 800483e:	60f8      	str	r0, [r7, #12]
 8004840:	60b9      	str	r1, [r7, #8]
 8004842:	4613      	mov	r3, r2
 8004844:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800484c:	b2db      	uxtb	r3, r3
 800484e:	2b20      	cmp	r3, #32
 8004850:	d153      	bne.n	80048fa <HAL_UART_Transmit_DMA+0xc2>
  {
    if ((pData == NULL) || (Size == 0U))
 8004852:	68bb      	ldr	r3, [r7, #8]
 8004854:	2b00      	cmp	r3, #0
 8004856:	d002      	beq.n	800485e <HAL_UART_Transmit_DMA+0x26>
 8004858:	88fb      	ldrh	r3, [r7, #6]
 800485a:	2b00      	cmp	r3, #0
 800485c:	d101      	bne.n	8004862 <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 800485e:	2301      	movs	r3, #1
 8004860:	e04c      	b.n	80048fc <HAL_UART_Transmit_DMA+0xc4>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004868:	2b01      	cmp	r3, #1
 800486a:	d101      	bne.n	8004870 <HAL_UART_Transmit_DMA+0x38>
 800486c:	2302      	movs	r3, #2
 800486e:	e045      	b.n	80048fc <HAL_UART_Transmit_DMA+0xc4>
 8004870:	68fb      	ldr	r3, [r7, #12]
 8004872:	2201      	movs	r2, #1
 8004874:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 8004878:	68ba      	ldr	r2, [r7, #8]
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	88fa      	ldrh	r2, [r7, #6]
 8004882:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8004884:	68fb      	ldr	r3, [r7, #12]
 8004886:	88fa      	ldrh	r2, [r7, #6]
 8004888:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800488a:	68fb      	ldr	r3, [r7, #12]
 800488c:	2200      	movs	r2, #0
 800488e:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	2221      	movs	r2, #33	; 0x21
 8004894:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800489c:	4a19      	ldr	r2, [pc, #100]	; (8004904 <HAL_UART_Transmit_DMA+0xcc>)
 800489e:	629a      	str	r2, [r3, #40]	; 0x28

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 80048a0:	68fb      	ldr	r3, [r7, #12]
 80048a2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80048a4:	4a18      	ldr	r2, [pc, #96]	; (8004908 <HAL_UART_Transmit_DMA+0xd0>)
 80048a6:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80048ac:	4a17      	ldr	r2, [pc, #92]	; (800490c <HAL_UART_Transmit_DMA+0xd4>)
 80048ae:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80048b4:	2200      	movs	r2, #0
 80048b6:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the UART transmit DMA channel */
    tmp = (uint32_t *)&pData;
 80048b8:	f107 0308 	add.w	r3, r7, #8
 80048bc:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmatx, *(uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	6b58      	ldr	r0, [r3, #52]	; 0x34
 80048c2:	697b      	ldr	r3, [r7, #20]
 80048c4:	6819      	ldr	r1, [r3, #0]
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	3304      	adds	r3, #4
 80048cc:	461a      	mov	r2, r3
 80048ce:	88fb      	ldrh	r3, [r7, #6]
 80048d0:	f7fd f97a 	bl	8001bc8 <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80048dc:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	2200      	movs	r2, #0
 80048e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80048e6:	68fb      	ldr	r3, [r7, #12]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	695a      	ldr	r2, [r3, #20]
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80048f4:	615a      	str	r2, [r3, #20]

    return HAL_OK;
 80048f6:	2300      	movs	r3, #0
 80048f8:	e000      	b.n	80048fc <HAL_UART_Transmit_DMA+0xc4>
  }
  else
  {
    return HAL_BUSY;
 80048fa:	2302      	movs	r3, #2
  }
}
 80048fc:	4618      	mov	r0, r3
 80048fe:	3718      	adds	r7, #24
 8004900:	46bd      	mov	sp, r7
 8004902:	bd80      	pop	{r7, pc}
 8004904:	08004ddb 	.word	0x08004ddb
 8004908:	08004e2d 	.word	0x08004e2d
 800490c:	08004f15 	.word	0x08004f15

08004910 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004910:	b580      	push	{r7, lr}
 8004912:	b084      	sub	sp, #16
 8004914:	af00      	add	r7, sp, #0
 8004916:	60f8      	str	r0, [r7, #12]
 8004918:	60b9      	str	r1, [r7, #8]
 800491a:	4613      	mov	r3, r2
 800491c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800491e:	68fb      	ldr	r3, [r7, #12]
 8004920:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004924:	b2db      	uxtb	r3, r3
 8004926:	2b20      	cmp	r3, #32
 8004928:	d11d      	bne.n	8004966 <HAL_UART_Receive_DMA+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 800492a:	68bb      	ldr	r3, [r7, #8]
 800492c:	2b00      	cmp	r3, #0
 800492e:	d002      	beq.n	8004936 <HAL_UART_Receive_DMA+0x26>
 8004930:	88fb      	ldrh	r3, [r7, #6]
 8004932:	2b00      	cmp	r3, #0
 8004934:	d101      	bne.n	800493a <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8004936:	2301      	movs	r3, #1
 8004938:	e016      	b.n	8004968 <HAL_UART_Receive_DMA+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800493a:	68fb      	ldr	r3, [r7, #12]
 800493c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004940:	2b01      	cmp	r3, #1
 8004942:	d101      	bne.n	8004948 <HAL_UART_Receive_DMA+0x38>
 8004944:	2302      	movs	r3, #2
 8004946:	e00f      	b.n	8004968 <HAL_UART_Receive_DMA+0x58>
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	2201      	movs	r2, #1
 800494c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	2200      	movs	r2, #0
 8004954:	631a      	str	r2, [r3, #48]	; 0x30

    return(UART_Start_Receive_DMA(huart, pData, Size));
 8004956:	88fb      	ldrh	r3, [r7, #6]
 8004958:	461a      	mov	r2, r3
 800495a:	68b9      	ldr	r1, [r7, #8]
 800495c:	68f8      	ldr	r0, [r7, #12]
 800495e:	f000 fb6d 	bl	800503c <UART_Start_Receive_DMA>
 8004962:	4603      	mov	r3, r0
 8004964:	e000      	b.n	8004968 <HAL_UART_Receive_DMA+0x58>
  }
  else
  {
    return HAL_BUSY;
 8004966:	2302      	movs	r3, #2
  }
}
 8004968:	4618      	mov	r0, r3
 800496a:	3710      	adds	r7, #16
 800496c:	46bd      	mov	sp, r7
 800496e:	bd80      	pop	{r7, pc}

08004970 <HAL_UART_DMAStop>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
{
 8004970:	b580      	push	{r7, lr}
 8004972:	b084      	sub	sp, #16
 8004974:	af00      	add	r7, sp, #0
 8004976:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8004978:	2300      	movs	r3, #0
 800497a:	60fb      	str	r3, [r7, #12]
     when calling HAL_DMA_Abort() API the DMA TX/RX Transfer complete interrupt is generated
     and the correspond call back is executed HAL_UART_TxCpltCallback() / HAL_UART_RxCpltCallback()
     */

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	695b      	ldr	r3, [r3, #20]
 8004982:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004986:	2b00      	cmp	r3, #0
 8004988:	bf14      	ite	ne
 800498a:	2301      	movne	r3, #1
 800498c:	2300      	moveq	r3, #0
 800498e:	b2db      	uxtb	r3, r3
 8004990:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004998:	b2db      	uxtb	r3, r3
 800499a:	2b21      	cmp	r3, #33	; 0x21
 800499c:	d116      	bne.n	80049cc <HAL_UART_DMAStop+0x5c>
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	2b00      	cmp	r3, #0
 80049a2:	d013      	beq.n	80049cc <HAL_UART_DMAStop+0x5c>
  {
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	695a      	ldr	r2, [r3, #20]
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80049b2:	615a      	str	r2, [r3, #20]

    /* Abort the UART DMA Tx channel */
    if (huart->hdmatx != NULL)
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80049b8:	2b00      	cmp	r3, #0
 80049ba:	d004      	beq.n	80049c6 <HAL_UART_DMAStop+0x56>
    {
      HAL_DMA_Abort(huart->hdmatx);
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80049c0:	4618      	mov	r0, r3
 80049c2:	f7fd f960 	bl	8001c86 <HAL_DMA_Abort>
    }
    UART_EndTxTransfer(huart);
 80049c6:	6878      	ldr	r0, [r7, #4]
 80049c8:	f000 fb9c 	bl	8005104 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	695b      	ldr	r3, [r3, #20]
 80049d2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	bf14      	ite	ne
 80049da:	2301      	movne	r3, #1
 80049dc:	2300      	moveq	r3, #0
 80049de:	b2db      	uxtb	r3, r3
 80049e0:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80049e8:	b2db      	uxtb	r3, r3
 80049ea:	2b22      	cmp	r3, #34	; 0x22
 80049ec:	d116      	bne.n	8004a1c <HAL_UART_DMAStop+0xac>
 80049ee:	68fb      	ldr	r3, [r7, #12]
 80049f0:	2b00      	cmp	r3, #0
 80049f2:	d013      	beq.n	8004a1c <HAL_UART_DMAStop+0xac>
  {
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	695a      	ldr	r2, [r3, #20]
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004a02:	615a      	str	r2, [r3, #20]

    /* Abort the UART DMA Rx channel */
    if (huart->hdmarx != NULL)
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a08:	2b00      	cmp	r3, #0
 8004a0a:	d004      	beq.n	8004a16 <HAL_UART_DMAStop+0xa6>
    {
      HAL_DMA_Abort(huart->hdmarx);
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a10:	4618      	mov	r0, r3
 8004a12:	f7fd f938 	bl	8001c86 <HAL_DMA_Abort>
    }
    UART_EndRxTransfer(huart);
 8004a16:	6878      	ldr	r0, [r7, #4]
 8004a18:	f000 fb89 	bl	800512e <UART_EndRxTransfer>
  }

  return HAL_OK;
 8004a1c:	2300      	movs	r3, #0
}
 8004a1e:	4618      	mov	r0, r3
 8004a20:	3710      	adds	r7, #16
 8004a22:	46bd      	mov	sp, r7
 8004a24:	bd80      	pop	{r7, pc}
	...

08004a28 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004a28:	b580      	push	{r7, lr}
 8004a2a:	b08a      	sub	sp, #40	; 0x28
 8004a2c:	af00      	add	r7, sp, #0
 8004a2e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	68db      	ldr	r3, [r3, #12]
 8004a3e:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	695b      	ldr	r3, [r3, #20]
 8004a46:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 8004a48:	2300      	movs	r3, #0
 8004a4a:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 8004a4c:	2300      	movs	r3, #0
 8004a4e:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8004a50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a52:	f003 030f 	and.w	r3, r3, #15
 8004a56:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 8004a58:	69bb      	ldr	r3, [r7, #24]
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	d10d      	bne.n	8004a7a <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004a5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a60:	f003 0320 	and.w	r3, r3, #32
 8004a64:	2b00      	cmp	r3, #0
 8004a66:	d008      	beq.n	8004a7a <HAL_UART_IRQHandler+0x52>
 8004a68:	6a3b      	ldr	r3, [r7, #32]
 8004a6a:	f003 0320 	and.w	r3, r3, #32
 8004a6e:	2b00      	cmp	r3, #0
 8004a70:	d003      	beq.n	8004a7a <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8004a72:	6878      	ldr	r0, [r7, #4]
 8004a74:	f000 fc02 	bl	800527c <UART_Receive_IT>
      return;
 8004a78:	e17b      	b.n	8004d72 <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8004a7a:	69bb      	ldr	r3, [r7, #24]
 8004a7c:	2b00      	cmp	r3, #0
 8004a7e:	f000 80b1 	beq.w	8004be4 <HAL_UART_IRQHandler+0x1bc>
 8004a82:	69fb      	ldr	r3, [r7, #28]
 8004a84:	f003 0301 	and.w	r3, r3, #1
 8004a88:	2b00      	cmp	r3, #0
 8004a8a:	d105      	bne.n	8004a98 <HAL_UART_IRQHandler+0x70>
 8004a8c:	6a3b      	ldr	r3, [r7, #32]
 8004a8e:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	f000 80a6 	beq.w	8004be4 <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8004a98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a9a:	f003 0301 	and.w	r3, r3, #1
 8004a9e:	2b00      	cmp	r3, #0
 8004aa0:	d00a      	beq.n	8004ab8 <HAL_UART_IRQHandler+0x90>
 8004aa2:	6a3b      	ldr	r3, [r7, #32]
 8004aa4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004aa8:	2b00      	cmp	r3, #0
 8004aaa:	d005      	beq.n	8004ab8 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ab0:	f043 0201 	orr.w	r2, r3, #1
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004ab8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004aba:	f003 0304 	and.w	r3, r3, #4
 8004abe:	2b00      	cmp	r3, #0
 8004ac0:	d00a      	beq.n	8004ad8 <HAL_UART_IRQHandler+0xb0>
 8004ac2:	69fb      	ldr	r3, [r7, #28]
 8004ac4:	f003 0301 	and.w	r3, r3, #1
 8004ac8:	2b00      	cmp	r3, #0
 8004aca:	d005      	beq.n	8004ad8 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ad0:	f043 0202 	orr.w	r2, r3, #2
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004ad8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ada:	f003 0302 	and.w	r3, r3, #2
 8004ade:	2b00      	cmp	r3, #0
 8004ae0:	d00a      	beq.n	8004af8 <HAL_UART_IRQHandler+0xd0>
 8004ae2:	69fb      	ldr	r3, [r7, #28]
 8004ae4:	f003 0301 	and.w	r3, r3, #1
 8004ae8:	2b00      	cmp	r3, #0
 8004aea:	d005      	beq.n	8004af8 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004af0:	f043 0204 	orr.w	r2, r3, #4
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8004af8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004afa:	f003 0308 	and.w	r3, r3, #8
 8004afe:	2b00      	cmp	r3, #0
 8004b00:	d00f      	beq.n	8004b22 <HAL_UART_IRQHandler+0xfa>
 8004b02:	6a3b      	ldr	r3, [r7, #32]
 8004b04:	f003 0320 	and.w	r3, r3, #32
 8004b08:	2b00      	cmp	r3, #0
 8004b0a:	d104      	bne.n	8004b16 <HAL_UART_IRQHandler+0xee>
 8004b0c:	69fb      	ldr	r3, [r7, #28]
 8004b0e:	f003 0301 	and.w	r3, r3, #1
 8004b12:	2b00      	cmp	r3, #0
 8004b14:	d005      	beq.n	8004b22 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b1a:	f043 0208 	orr.w	r2, r3, #8
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b26:	2b00      	cmp	r3, #0
 8004b28:	f000 811e 	beq.w	8004d68 <HAL_UART_IRQHandler+0x340>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004b2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b2e:	f003 0320 	and.w	r3, r3, #32
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	d007      	beq.n	8004b46 <HAL_UART_IRQHandler+0x11e>
 8004b36:	6a3b      	ldr	r3, [r7, #32]
 8004b38:	f003 0320 	and.w	r3, r3, #32
 8004b3c:	2b00      	cmp	r3, #0
 8004b3e:	d002      	beq.n	8004b46 <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 8004b40:	6878      	ldr	r0, [r7, #4]
 8004b42:	f000 fb9b 	bl	800527c <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	695b      	ldr	r3, [r3, #20]
 8004b4c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004b50:	2b00      	cmp	r3, #0
 8004b52:	bf14      	ite	ne
 8004b54:	2301      	movne	r3, #1
 8004b56:	2300      	moveq	r3, #0
 8004b58:	b2db      	uxtb	r3, r3
 8004b5a:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b60:	f003 0308 	and.w	r3, r3, #8
 8004b64:	2b00      	cmp	r3, #0
 8004b66:	d102      	bne.n	8004b6e <HAL_UART_IRQHandler+0x146>
 8004b68:	697b      	ldr	r3, [r7, #20]
 8004b6a:	2b00      	cmp	r3, #0
 8004b6c:	d031      	beq.n	8004bd2 <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004b6e:	6878      	ldr	r0, [r7, #4]
 8004b70:	f000 fadd 	bl	800512e <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	695b      	ldr	r3, [r3, #20]
 8004b7a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004b7e:	2b00      	cmp	r3, #0
 8004b80:	d023      	beq.n	8004bca <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	695a      	ldr	r2, [r3, #20]
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004b90:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b96:	2b00      	cmp	r3, #0
 8004b98:	d013      	beq.n	8004bc2 <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b9e:	4a76      	ldr	r2, [pc, #472]	; (8004d78 <HAL_UART_IRQHandler+0x350>)
 8004ba0:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ba6:	4618      	mov	r0, r3
 8004ba8:	f7fd f8a8 	bl	8001cfc <HAL_DMA_Abort_IT>
 8004bac:	4603      	mov	r3, r0
 8004bae:	2b00      	cmp	r3, #0
 8004bb0:	d016      	beq.n	8004be0 <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004bb6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004bb8:	687a      	ldr	r2, [r7, #4]
 8004bba:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004bbc:	4610      	mov	r0, r2
 8004bbe:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004bc0:	e00e      	b.n	8004be0 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004bc2:	6878      	ldr	r0, [r7, #4]
 8004bc4:	f000 f8f5 	bl	8004db2 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004bc8:	e00a      	b.n	8004be0 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004bca:	6878      	ldr	r0, [r7, #4]
 8004bcc:	f000 f8f1 	bl	8004db2 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004bd0:	e006      	b.n	8004be0 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004bd2:	6878      	ldr	r0, [r7, #4]
 8004bd4:	f000 f8ed 	bl	8004db2 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	2200      	movs	r2, #0
 8004bdc:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8004bde:	e0c3      	b.n	8004d68 <HAL_UART_IRQHandler+0x340>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004be0:	bf00      	nop
    return;
 8004be2:	e0c1      	b.n	8004d68 <HAL_UART_IRQHandler+0x340>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004be8:	2b01      	cmp	r3, #1
 8004bea:	f040 80a1 	bne.w	8004d30 <HAL_UART_IRQHandler+0x308>
      &&((isrflags & USART_SR_IDLE) != 0U)
 8004bee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004bf0:	f003 0310 	and.w	r3, r3, #16
 8004bf4:	2b00      	cmp	r3, #0
 8004bf6:	f000 809b 	beq.w	8004d30 <HAL_UART_IRQHandler+0x308>
      &&((cr1its & USART_SR_IDLE) != 0U))
 8004bfa:	6a3b      	ldr	r3, [r7, #32]
 8004bfc:	f003 0310 	and.w	r3, r3, #16
 8004c00:	2b00      	cmp	r3, #0
 8004c02:	f000 8095 	beq.w	8004d30 <HAL_UART_IRQHandler+0x308>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004c06:	2300      	movs	r3, #0
 8004c08:	60fb      	str	r3, [r7, #12]
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	60fb      	str	r3, [r7, #12]
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	685b      	ldr	r3, [r3, #4]
 8004c18:	60fb      	str	r3, [r7, #12]
 8004c1a:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	695b      	ldr	r3, [r3, #20]
 8004c22:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004c26:	2b00      	cmp	r3, #0
 8004c28:	d04e      	beq.n	8004cc8 <HAL_UART_IRQHandler+0x2a0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	685b      	ldr	r3, [r3, #4]
 8004c32:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 8004c34:	8a3b      	ldrh	r3, [r7, #16]
 8004c36:	2b00      	cmp	r3, #0
 8004c38:	f000 8098 	beq.w	8004d6c <HAL_UART_IRQHandler+0x344>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8004c40:	8a3a      	ldrh	r2, [r7, #16]
 8004c42:	429a      	cmp	r2, r3
 8004c44:	f080 8092 	bcs.w	8004d6c <HAL_UART_IRQHandler+0x344>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	8a3a      	ldrh	r2, [r7, #16]
 8004c4c:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c52:	699b      	ldr	r3, [r3, #24]
 8004c54:	2b20      	cmp	r3, #32
 8004c56:	d02b      	beq.n	8004cb0 <HAL_UART_IRQHandler+0x288>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	68da      	ldr	r2, [r3, #12]
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004c66:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	695a      	ldr	r2, [r3, #20]
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	f022 0201 	bic.w	r2, r2, #1
 8004c76:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	695a      	ldr	r2, [r3, #20]
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004c86:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	2220      	movs	r2, #32
 8004c8c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	2200      	movs	r2, #0
 8004c94:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	68da      	ldr	r2, [r3, #12]
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	f022 0210 	bic.w	r2, r2, #16
 8004ca4:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004caa:	4618      	mov	r0, r3
 8004cac:	f7fc ffeb 	bl	8001c86 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004cb8:	b29b      	uxth	r3, r3
 8004cba:	1ad3      	subs	r3, r2, r3
 8004cbc:	b29b      	uxth	r3, r3
 8004cbe:	4619      	mov	r1, r3
 8004cc0:	6878      	ldr	r0, [r7, #4]
 8004cc2:	f000 f87f 	bl	8004dc4 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8004cc6:	e051      	b.n	8004d6c <HAL_UART_IRQHandler+0x344>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004cd0:	b29b      	uxth	r3, r3
 8004cd2:	1ad3      	subs	r3, r2, r3
 8004cd4:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004cda:	b29b      	uxth	r3, r3
 8004cdc:	2b00      	cmp	r3, #0
 8004cde:	d047      	beq.n	8004d70 <HAL_UART_IRQHandler+0x348>
          &&(nb_rx_data > 0U) )
 8004ce0:	8a7b      	ldrh	r3, [r7, #18]
 8004ce2:	2b00      	cmp	r3, #0
 8004ce4:	d044      	beq.n	8004d70 <HAL_UART_IRQHandler+0x348>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	68da      	ldr	r2, [r3, #12]
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8004cf4:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	695a      	ldr	r2, [r3, #20]
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	f022 0201 	bic.w	r2, r2, #1
 8004d04:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	2220      	movs	r2, #32
 8004d0a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	2200      	movs	r2, #0
 8004d12:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	68da      	ldr	r2, [r3, #12]
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	f022 0210 	bic.w	r2, r2, #16
 8004d22:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004d24:	8a7b      	ldrh	r3, [r7, #18]
 8004d26:	4619      	mov	r1, r3
 8004d28:	6878      	ldr	r0, [r7, #4]
 8004d2a:	f000 f84b 	bl	8004dc4 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8004d2e:	e01f      	b.n	8004d70 <HAL_UART_IRQHandler+0x348>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004d30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d32:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004d36:	2b00      	cmp	r3, #0
 8004d38:	d008      	beq.n	8004d4c <HAL_UART_IRQHandler+0x324>
 8004d3a:	6a3b      	ldr	r3, [r7, #32]
 8004d3c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004d40:	2b00      	cmp	r3, #0
 8004d42:	d003      	beq.n	8004d4c <HAL_UART_IRQHandler+0x324>
  {
    UART_Transmit_IT(huart);
 8004d44:	6878      	ldr	r0, [r7, #4]
 8004d46:	f000 fa32 	bl	80051ae <UART_Transmit_IT>
    return;
 8004d4a:	e012      	b.n	8004d72 <HAL_UART_IRQHandler+0x34a>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8004d4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d4e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004d52:	2b00      	cmp	r3, #0
 8004d54:	d00d      	beq.n	8004d72 <HAL_UART_IRQHandler+0x34a>
 8004d56:	6a3b      	ldr	r3, [r7, #32]
 8004d58:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004d5c:	2b00      	cmp	r3, #0
 8004d5e:	d008      	beq.n	8004d72 <HAL_UART_IRQHandler+0x34a>
  {
    UART_EndTransmit_IT(huart);
 8004d60:	6878      	ldr	r0, [r7, #4]
 8004d62:	f000 fa73 	bl	800524c <UART_EndTransmit_IT>
    return;
 8004d66:	e004      	b.n	8004d72 <HAL_UART_IRQHandler+0x34a>
    return;
 8004d68:	bf00      	nop
 8004d6a:	e002      	b.n	8004d72 <HAL_UART_IRQHandler+0x34a>
      return;
 8004d6c:	bf00      	nop
 8004d6e:	e000      	b.n	8004d72 <HAL_UART_IRQHandler+0x34a>
      return;
 8004d70:	bf00      	nop
  }
}
 8004d72:	3728      	adds	r7, #40	; 0x28
 8004d74:	46bd      	mov	sp, r7
 8004d76:	bd80      	pop	{r7, pc}
 8004d78:	08005187 	.word	0x08005187

08004d7c <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8004d7c:	b480      	push	{r7}
 8004d7e:	b083      	sub	sp, #12
 8004d80:	af00      	add	r7, sp, #0
 8004d82:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 8004d84:	bf00      	nop
 8004d86:	370c      	adds	r7, #12
 8004d88:	46bd      	mov	sp, r7
 8004d8a:	bc80      	pop	{r7}
 8004d8c:	4770      	bx	lr

08004d8e <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8004d8e:	b480      	push	{r7}
 8004d90:	b083      	sub	sp, #12
 8004d92:	af00      	add	r7, sp, #0
 8004d94:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8004d96:	bf00      	nop
 8004d98:	370c      	adds	r7, #12
 8004d9a:	46bd      	mov	sp, r7
 8004d9c:	bc80      	pop	{r7}
 8004d9e:	4770      	bx	lr

08004da0 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8004da0:	b480      	push	{r7}
 8004da2:	b083      	sub	sp, #12
 8004da4:	af00      	add	r7, sp, #0
 8004da6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8004da8:	bf00      	nop
 8004daa:	370c      	adds	r7, #12
 8004dac:	46bd      	mov	sp, r7
 8004dae:	bc80      	pop	{r7}
 8004db0:	4770      	bx	lr

08004db2 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004db2:	b480      	push	{r7}
 8004db4:	b083      	sub	sp, #12
 8004db6:	af00      	add	r7, sp, #0
 8004db8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8004dba:	bf00      	nop
 8004dbc:	370c      	adds	r7, #12
 8004dbe:	46bd      	mov	sp, r7
 8004dc0:	bc80      	pop	{r7}
 8004dc2:	4770      	bx	lr

08004dc4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004dc4:	b480      	push	{r7}
 8004dc6:	b083      	sub	sp, #12
 8004dc8:	af00      	add	r7, sp, #0
 8004dca:	6078      	str	r0, [r7, #4]
 8004dcc:	460b      	mov	r3, r1
 8004dce:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004dd0:	bf00      	nop
 8004dd2:	370c      	adds	r7, #12
 8004dd4:	46bd      	mov	sp, r7
 8004dd6:	bc80      	pop	{r7}
 8004dd8:	4770      	bx	lr

08004dda <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8004dda:	b580      	push	{r7, lr}
 8004ddc:	b084      	sub	sp, #16
 8004dde:	af00      	add	r7, sp, #0
 8004de0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004de6:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	f003 0320 	and.w	r3, r3, #32
 8004df2:	2b00      	cmp	r3, #0
 8004df4:	d113      	bne.n	8004e1e <UART_DMATransmitCplt+0x44>
  {
    huart->TxXferCount = 0x00U;
 8004df6:	68fb      	ldr	r3, [r7, #12]
 8004df8:	2200      	movs	r2, #0
 8004dfa:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	695a      	ldr	r2, [r3, #20]
 8004e02:	68fb      	ldr	r3, [r7, #12]
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004e0a:	615a      	str	r2, [r3, #20]

    /* Enable the UART Transmit Complete Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8004e0c:	68fb      	ldr	r3, [r7, #12]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	68da      	ldr	r2, [r3, #12]
 8004e12:	68fb      	ldr	r3, [r7, #12]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004e1a:	60da      	str	r2, [r3, #12]
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8004e1c:	e002      	b.n	8004e24 <UART_DMATransmitCplt+0x4a>
    HAL_UART_TxCpltCallback(huart);
 8004e1e:	68f8      	ldr	r0, [r7, #12]
 8004e20:	f7fb ff00 	bl	8000c24 <HAL_UART_TxCpltCallback>
}
 8004e24:	bf00      	nop
 8004e26:	3710      	adds	r7, #16
 8004e28:	46bd      	mov	sp, r7
 8004e2a:	bd80      	pop	{r7, pc}

08004e2c <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8004e2c:	b580      	push	{r7, lr}
 8004e2e:	b084      	sub	sp, #16
 8004e30:	af00      	add	r7, sp, #0
 8004e32:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e38:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8004e3a:	68f8      	ldr	r0, [r7, #12]
 8004e3c:	f7ff ff9e 	bl	8004d7c <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004e40:	bf00      	nop
 8004e42:	3710      	adds	r7, #16
 8004e44:	46bd      	mov	sp, r7
 8004e46:	bd80      	pop	{r7, pc}

08004e48 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8004e48:	b580      	push	{r7, lr}
 8004e4a:	b084      	sub	sp, #16
 8004e4c:	af00      	add	r7, sp, #0
 8004e4e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e54:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	f003 0320 	and.w	r3, r3, #32
 8004e60:	2b00      	cmp	r3, #0
 8004e62:	d12a      	bne.n	8004eba <UART_DMAReceiveCplt+0x72>
  {
    huart->RxXferCount = 0U;
 8004e64:	68fb      	ldr	r3, [r7, #12]
 8004e66:	2200      	movs	r2, #0
 8004e68:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	68da      	ldr	r2, [r3, #12]
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004e78:	60da      	str	r2, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	695a      	ldr	r2, [r3, #20]
 8004e80:	68fb      	ldr	r3, [r7, #12]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	f022 0201 	bic.w	r2, r2, #1
 8004e88:	615a      	str	r2, [r3, #20]

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004e8a:	68fb      	ldr	r3, [r7, #12]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	695a      	ldr	r2, [r3, #20]
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004e98:	615a      	str	r2, [r3, #20]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8004e9a:	68fb      	ldr	r3, [r7, #12]
 8004e9c:	2220      	movs	r2, #32
 8004e9e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004ea2:	68fb      	ldr	r3, [r7, #12]
 8004ea4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ea6:	2b01      	cmp	r3, #1
 8004ea8:	d107      	bne.n	8004eba <UART_DMAReceiveCplt+0x72>
    {
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004eaa:	68fb      	ldr	r3, [r7, #12]
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	68da      	ldr	r2, [r3, #12]
 8004eb0:	68fb      	ldr	r3, [r7, #12]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	f022 0210 	bic.w	r2, r2, #16
 8004eb8:	60da      	str	r2, [r3, #12]
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004eba:	68fb      	ldr	r3, [r7, #12]
 8004ebc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ebe:	2b01      	cmp	r3, #1
 8004ec0:	d106      	bne.n	8004ed0 <UART_DMAReceiveCplt+0x88>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004ec2:	68fb      	ldr	r3, [r7, #12]
 8004ec4:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8004ec6:	4619      	mov	r1, r3
 8004ec8:	68f8      	ldr	r0, [r7, #12]
 8004eca:	f7ff ff7b 	bl	8004dc4 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8004ece:	e002      	b.n	8004ed6 <UART_DMAReceiveCplt+0x8e>
    HAL_UART_RxCpltCallback(huart);
 8004ed0:	68f8      	ldr	r0, [r7, #12]
 8004ed2:	f7ff ff5c 	bl	8004d8e <HAL_UART_RxCpltCallback>
}
 8004ed6:	bf00      	nop
 8004ed8:	3710      	adds	r7, #16
 8004eda:	46bd      	mov	sp, r7
 8004edc:	bd80      	pop	{r7, pc}

08004ede <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8004ede:	b580      	push	{r7, lr}
 8004ee0:	b084      	sub	sp, #16
 8004ee2:	af00      	add	r7, sp, #0
 8004ee4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004eea:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004eec:	68fb      	ldr	r3, [r7, #12]
 8004eee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ef0:	2b01      	cmp	r3, #1
 8004ef2:	d108      	bne.n	8004f06 <UART_DMARxHalfCplt+0x28>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize/2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize/2U);
 8004ef4:	68fb      	ldr	r3, [r7, #12]
 8004ef6:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8004ef8:	085b      	lsrs	r3, r3, #1
 8004efa:	b29b      	uxth	r3, r3
 8004efc:	4619      	mov	r1, r3
 8004efe:	68f8      	ldr	r0, [r7, #12]
 8004f00:	f7ff ff60 	bl	8004dc4 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8004f04:	e002      	b.n	8004f0c <UART_DMARxHalfCplt+0x2e>
    HAL_UART_RxHalfCpltCallback(huart);
 8004f06:	68f8      	ldr	r0, [r7, #12]
 8004f08:	f7ff ff4a 	bl	8004da0 <HAL_UART_RxHalfCpltCallback>
}
 8004f0c:	bf00      	nop
 8004f0e:	3710      	adds	r7, #16
 8004f10:	46bd      	mov	sp, r7
 8004f12:	bd80      	pop	{r7, pc}

08004f14 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8004f14:	b580      	push	{r7, lr}
 8004f16:	b084      	sub	sp, #16
 8004f18:	af00      	add	r7, sp, #0
 8004f1a:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8004f1c:	2300      	movs	r3, #0
 8004f1e:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f24:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8004f26:	68bb      	ldr	r3, [r7, #8]
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	695b      	ldr	r3, [r3, #20]
 8004f2c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004f30:	2b00      	cmp	r3, #0
 8004f32:	bf14      	ite	ne
 8004f34:	2301      	movne	r3, #1
 8004f36:	2300      	moveq	r3, #0
 8004f38:	b2db      	uxtb	r3, r3
 8004f3a:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8004f3c:	68bb      	ldr	r3, [r7, #8]
 8004f3e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004f42:	b2db      	uxtb	r3, r3
 8004f44:	2b21      	cmp	r3, #33	; 0x21
 8004f46:	d108      	bne.n	8004f5a <UART_DMAError+0x46>
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	2b00      	cmp	r3, #0
 8004f4c:	d005      	beq.n	8004f5a <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8004f4e:	68bb      	ldr	r3, [r7, #8]
 8004f50:	2200      	movs	r2, #0
 8004f52:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8004f54:	68b8      	ldr	r0, [r7, #8]
 8004f56:	f000 f8d5 	bl	8005104 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004f5a:	68bb      	ldr	r3, [r7, #8]
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	695b      	ldr	r3, [r3, #20]
 8004f60:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004f64:	2b00      	cmp	r3, #0
 8004f66:	bf14      	ite	ne
 8004f68:	2301      	movne	r3, #1
 8004f6a:	2300      	moveq	r3, #0
 8004f6c:	b2db      	uxtb	r3, r3
 8004f6e:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8004f70:	68bb      	ldr	r3, [r7, #8]
 8004f72:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004f76:	b2db      	uxtb	r3, r3
 8004f78:	2b22      	cmp	r3, #34	; 0x22
 8004f7a:	d108      	bne.n	8004f8e <UART_DMAError+0x7a>
 8004f7c:	68fb      	ldr	r3, [r7, #12]
 8004f7e:	2b00      	cmp	r3, #0
 8004f80:	d005      	beq.n	8004f8e <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8004f82:	68bb      	ldr	r3, [r7, #8]
 8004f84:	2200      	movs	r2, #0
 8004f86:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8004f88:	68b8      	ldr	r0, [r7, #8]
 8004f8a:	f000 f8d0 	bl	800512e <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8004f8e:	68bb      	ldr	r3, [r7, #8]
 8004f90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f92:	f043 0210 	orr.w	r2, r3, #16
 8004f96:	68bb      	ldr	r3, [r7, #8]
 8004f98:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004f9a:	68b8      	ldr	r0, [r7, #8]
 8004f9c:	f7ff ff09 	bl	8004db2 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004fa0:	bf00      	nop
 8004fa2:	3710      	adds	r7, #16
 8004fa4:	46bd      	mov	sp, r7
 8004fa6:	bd80      	pop	{r7, pc}

08004fa8 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8004fa8:	b580      	push	{r7, lr}
 8004faa:	b084      	sub	sp, #16
 8004fac:	af00      	add	r7, sp, #0
 8004fae:	60f8      	str	r0, [r7, #12]
 8004fb0:	60b9      	str	r1, [r7, #8]
 8004fb2:	603b      	str	r3, [r7, #0]
 8004fb4:	4613      	mov	r3, r2
 8004fb6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004fb8:	e02c      	b.n	8005014 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004fba:	69bb      	ldr	r3, [r7, #24]
 8004fbc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004fc0:	d028      	beq.n	8005014 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8004fc2:	69bb      	ldr	r3, [r7, #24]
 8004fc4:	2b00      	cmp	r3, #0
 8004fc6:	d007      	beq.n	8004fd8 <UART_WaitOnFlagUntilTimeout+0x30>
 8004fc8:	f7fc fc68 	bl	800189c <HAL_GetTick>
 8004fcc:	4602      	mov	r2, r0
 8004fce:	683b      	ldr	r3, [r7, #0]
 8004fd0:	1ad3      	subs	r3, r2, r3
 8004fd2:	69ba      	ldr	r2, [r7, #24]
 8004fd4:	429a      	cmp	r2, r3
 8004fd6:	d21d      	bcs.n	8005014 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	68da      	ldr	r2, [r3, #12]
 8004fde:	68fb      	ldr	r3, [r7, #12]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8004fe6:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	695a      	ldr	r2, [r3, #20]
 8004fee:	68fb      	ldr	r3, [r7, #12]
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	f022 0201 	bic.w	r2, r2, #1
 8004ff6:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8004ff8:	68fb      	ldr	r3, [r7, #12]
 8004ffa:	2220      	movs	r2, #32
 8004ffc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	2220      	movs	r2, #32
 8005004:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8005008:	68fb      	ldr	r3, [r7, #12]
 800500a:	2200      	movs	r2, #0
 800500c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8005010:	2303      	movs	r3, #3
 8005012:	e00f      	b.n	8005034 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005014:	68fb      	ldr	r3, [r7, #12]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	681a      	ldr	r2, [r3, #0]
 800501a:	68bb      	ldr	r3, [r7, #8]
 800501c:	4013      	ands	r3, r2
 800501e:	68ba      	ldr	r2, [r7, #8]
 8005020:	429a      	cmp	r2, r3
 8005022:	bf0c      	ite	eq
 8005024:	2301      	moveq	r3, #1
 8005026:	2300      	movne	r3, #0
 8005028:	b2db      	uxtb	r3, r3
 800502a:	461a      	mov	r2, r3
 800502c:	79fb      	ldrb	r3, [r7, #7]
 800502e:	429a      	cmp	r2, r3
 8005030:	d0c3      	beq.n	8004fba <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005032:	2300      	movs	r3, #0
}
 8005034:	4618      	mov	r0, r3
 8005036:	3710      	adds	r7, #16
 8005038:	46bd      	mov	sp, r7
 800503a:	bd80      	pop	{r7, pc}

0800503c <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800503c:	b580      	push	{r7, lr}
 800503e:	b086      	sub	sp, #24
 8005040:	af00      	add	r7, sp, #0
 8005042:	60f8      	str	r0, [r7, #12]
 8005044:	60b9      	str	r1, [r7, #8]
 8005046:	4613      	mov	r3, r2
 8005048:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 800504a:	68ba      	ldr	r2, [r7, #8]
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8005050:	68fb      	ldr	r3, [r7, #12]
 8005052:	88fa      	ldrh	r2, [r7, #6]
 8005054:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005056:	68fb      	ldr	r3, [r7, #12]
 8005058:	2200      	movs	r2, #0
 800505a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800505c:	68fb      	ldr	r3, [r7, #12]
 800505e:	2222      	movs	r2, #34	; 0x22
 8005060:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8005064:	68fb      	ldr	r3, [r7, #12]
 8005066:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005068:	4a23      	ldr	r2, [pc, #140]	; (80050f8 <UART_Start_Receive_DMA+0xbc>)
 800506a:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800506c:	68fb      	ldr	r3, [r7, #12]
 800506e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005070:	4a22      	ldr	r2, [pc, #136]	; (80050fc <UART_Start_Receive_DMA+0xc0>)
 8005072:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8005074:	68fb      	ldr	r3, [r7, #12]
 8005076:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005078:	4a21      	ldr	r2, [pc, #132]	; (8005100 <UART_Start_Receive_DMA+0xc4>)
 800507a:	631a      	str	r2, [r3, #48]	; 0x30

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 800507c:	68fb      	ldr	r3, [r7, #12]
 800507e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005080:	2200      	movs	r2, #0
 8005082:	635a      	str	r2, [r3, #52]	; 0x34

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8005084:	f107 0308 	add.w	r3, r7, #8
 8005088:	617b      	str	r3, [r7, #20]
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	6b98      	ldr	r0, [r3, #56]	; 0x38
 800508e:	68fb      	ldr	r3, [r7, #12]
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	3304      	adds	r3, #4
 8005094:	4619      	mov	r1, r3
 8005096:	697b      	ldr	r3, [r7, #20]
 8005098:	681a      	ldr	r2, [r3, #0]
 800509a:	88fb      	ldrh	r3, [r7, #6]
 800509c:	f7fc fd94 	bl	8001bc8 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 80050a0:	2300      	movs	r3, #0
 80050a2:	613b      	str	r3, [r7, #16]
 80050a4:	68fb      	ldr	r3, [r7, #12]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	613b      	str	r3, [r7, #16]
 80050ac:	68fb      	ldr	r3, [r7, #12]
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	685b      	ldr	r3, [r3, #4]
 80050b2:	613b      	str	r3, [r7, #16]
 80050b4:	693b      	ldr	r3, [r7, #16]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80050b6:	68fb      	ldr	r3, [r7, #12]
 80050b8:	2200      	movs	r2, #0
 80050ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80050be:	68fb      	ldr	r3, [r7, #12]
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	68da      	ldr	r2, [r3, #12]
 80050c4:	68fb      	ldr	r3, [r7, #12]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80050cc:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80050ce:	68fb      	ldr	r3, [r7, #12]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	695a      	ldr	r2, [r3, #20]
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	f042 0201 	orr.w	r2, r2, #1
 80050dc:	615a      	str	r2, [r3, #20]

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80050de:	68fb      	ldr	r3, [r7, #12]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	695a      	ldr	r2, [r3, #20]
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80050ec:	615a      	str	r2, [r3, #20]

  return HAL_OK;
 80050ee:	2300      	movs	r3, #0
}
 80050f0:	4618      	mov	r0, r3
 80050f2:	3718      	adds	r7, #24
 80050f4:	46bd      	mov	sp, r7
 80050f6:	bd80      	pop	{r7, pc}
 80050f8:	08004e49 	.word	0x08004e49
 80050fc:	08004edf 	.word	0x08004edf
 8005100:	08004f15 	.word	0x08004f15

08005104 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8005104:	b480      	push	{r7}
 8005106:	b083      	sub	sp, #12
 8005108:	af00      	add	r7, sp, #0
 800510a:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	68da      	ldr	r2, [r3, #12]
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 800511a:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	2220      	movs	r2, #32
 8005120:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 8005124:	bf00      	nop
 8005126:	370c      	adds	r7, #12
 8005128:	46bd      	mov	sp, r7
 800512a:	bc80      	pop	{r7}
 800512c:	4770      	bx	lr

0800512e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800512e:	b480      	push	{r7}
 8005130:	b083      	sub	sp, #12
 8005132:	af00      	add	r7, sp, #0
 8005134:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	68da      	ldr	r2, [r3, #12]
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8005144:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	695a      	ldr	r2, [r3, #20]
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	f022 0201 	bic.w	r2, r2, #1
 8005154:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800515a:	2b01      	cmp	r3, #1
 800515c:	d107      	bne.n	800516e <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	68da      	ldr	r2, [r3, #12]
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	f022 0210 	bic.w	r2, r2, #16
 800516c:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	2220      	movs	r2, #32
 8005172:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	2200      	movs	r2, #0
 800517a:	631a      	str	r2, [r3, #48]	; 0x30
}
 800517c:	bf00      	nop
 800517e:	370c      	adds	r7, #12
 8005180:	46bd      	mov	sp, r7
 8005182:	bc80      	pop	{r7}
 8005184:	4770      	bx	lr

08005186 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005186:	b580      	push	{r7, lr}
 8005188:	b084      	sub	sp, #16
 800518a:	af00      	add	r7, sp, #0
 800518c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005192:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	2200      	movs	r2, #0
 8005198:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800519a:	68fb      	ldr	r3, [r7, #12]
 800519c:	2200      	movs	r2, #0
 800519e:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80051a0:	68f8      	ldr	r0, [r7, #12]
 80051a2:	f7ff fe06 	bl	8004db2 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80051a6:	bf00      	nop
 80051a8:	3710      	adds	r7, #16
 80051aa:	46bd      	mov	sp, r7
 80051ac:	bd80      	pop	{r7, pc}

080051ae <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80051ae:	b480      	push	{r7}
 80051b0:	b085      	sub	sp, #20
 80051b2:	af00      	add	r7, sp, #0
 80051b4:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80051bc:	b2db      	uxtb	r3, r3
 80051be:	2b21      	cmp	r3, #33	; 0x21
 80051c0:	d13e      	bne.n	8005240 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	689b      	ldr	r3, [r3, #8]
 80051c6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80051ca:	d114      	bne.n	80051f6 <UART_Transmit_IT+0x48>
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	691b      	ldr	r3, [r3, #16]
 80051d0:	2b00      	cmp	r3, #0
 80051d2:	d110      	bne.n	80051f6 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	6a1b      	ldr	r3, [r3, #32]
 80051d8:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80051da:	68fb      	ldr	r3, [r7, #12]
 80051dc:	881b      	ldrh	r3, [r3, #0]
 80051de:	461a      	mov	r2, r3
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80051e8:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	6a1b      	ldr	r3, [r3, #32]
 80051ee:	1c9a      	adds	r2, r3, #2
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	621a      	str	r2, [r3, #32]
 80051f4:	e008      	b.n	8005208 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	6a1b      	ldr	r3, [r3, #32]
 80051fa:	1c59      	adds	r1, r3, #1
 80051fc:	687a      	ldr	r2, [r7, #4]
 80051fe:	6211      	str	r1, [r2, #32]
 8005200:	781a      	ldrb	r2, [r3, #0]
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800520c:	b29b      	uxth	r3, r3
 800520e:	3b01      	subs	r3, #1
 8005210:	b29b      	uxth	r3, r3
 8005212:	687a      	ldr	r2, [r7, #4]
 8005214:	4619      	mov	r1, r3
 8005216:	84d1      	strh	r1, [r2, #38]	; 0x26
 8005218:	2b00      	cmp	r3, #0
 800521a:	d10f      	bne.n	800523c <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	68da      	ldr	r2, [r3, #12]
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800522a:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	68da      	ldr	r2, [r3, #12]
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800523a:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800523c:	2300      	movs	r3, #0
 800523e:	e000      	b.n	8005242 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005240:	2302      	movs	r3, #2
  }
}
 8005242:	4618      	mov	r0, r3
 8005244:	3714      	adds	r7, #20
 8005246:	46bd      	mov	sp, r7
 8005248:	bc80      	pop	{r7}
 800524a:	4770      	bx	lr

0800524c <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800524c:	b580      	push	{r7, lr}
 800524e:	b082      	sub	sp, #8
 8005250:	af00      	add	r7, sp, #0
 8005252:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	68da      	ldr	r2, [r3, #12]
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005262:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	2220      	movs	r2, #32
 8005268:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800526c:	6878      	ldr	r0, [r7, #4]
 800526e:	f7fb fcd9 	bl	8000c24 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005272:	2300      	movs	r3, #0
}
 8005274:	4618      	mov	r0, r3
 8005276:	3708      	adds	r7, #8
 8005278:	46bd      	mov	sp, r7
 800527a:	bd80      	pop	{r7, pc}

0800527c <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800527c:	b580      	push	{r7, lr}
 800527e:	b086      	sub	sp, #24
 8005280:	af00      	add	r7, sp, #0
 8005282:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800528a:	b2db      	uxtb	r3, r3
 800528c:	2b22      	cmp	r3, #34	; 0x22
 800528e:	f040 8099 	bne.w	80053c4 <UART_Receive_IT+0x148>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	689b      	ldr	r3, [r3, #8]
 8005296:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800529a:	d117      	bne.n	80052cc <UART_Receive_IT+0x50>
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	691b      	ldr	r3, [r3, #16]
 80052a0:	2b00      	cmp	r3, #0
 80052a2:	d113      	bne.n	80052cc <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80052a4:	2300      	movs	r3, #0
 80052a6:	617b      	str	r3, [r7, #20]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80052ac:	613b      	str	r3, [r7, #16]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	685b      	ldr	r3, [r3, #4]
 80052b4:	b29b      	uxth	r3, r3
 80052b6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80052ba:	b29a      	uxth	r2, r3
 80052bc:	693b      	ldr	r3, [r7, #16]
 80052be:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80052c4:	1c9a      	adds	r2, r3, #2
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	629a      	str	r2, [r3, #40]	; 0x28
 80052ca:	e026      	b.n	800531a <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80052d0:	617b      	str	r3, [r7, #20]
      pdata16bits  = NULL;
 80052d2:	2300      	movs	r3, #0
 80052d4:	613b      	str	r3, [r7, #16]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	689b      	ldr	r3, [r3, #8]
 80052da:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80052de:	d007      	beq.n	80052f0 <UART_Receive_IT+0x74>
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	689b      	ldr	r3, [r3, #8]
 80052e4:	2b00      	cmp	r3, #0
 80052e6:	d10a      	bne.n	80052fe <UART_Receive_IT+0x82>
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	691b      	ldr	r3, [r3, #16]
 80052ec:	2b00      	cmp	r3, #0
 80052ee:	d106      	bne.n	80052fe <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	685b      	ldr	r3, [r3, #4]
 80052f6:	b2da      	uxtb	r2, r3
 80052f8:	697b      	ldr	r3, [r7, #20]
 80052fa:	701a      	strb	r2, [r3, #0]
 80052fc:	e008      	b.n	8005310 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	685b      	ldr	r3, [r3, #4]
 8005304:	b2db      	uxtb	r3, r3
 8005306:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800530a:	b2da      	uxtb	r2, r3
 800530c:	697b      	ldr	r3, [r7, #20]
 800530e:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005314:	1c5a      	adds	r2, r3, #1
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800531e:	b29b      	uxth	r3, r3
 8005320:	3b01      	subs	r3, #1
 8005322:	b29b      	uxth	r3, r3
 8005324:	687a      	ldr	r2, [r7, #4]
 8005326:	4619      	mov	r1, r3
 8005328:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800532a:	2b00      	cmp	r3, #0
 800532c:	d148      	bne.n	80053c0 <UART_Receive_IT+0x144>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	68da      	ldr	r2, [r3, #12]
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	f022 0220 	bic.w	r2, r2, #32
 800533c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	68da      	ldr	r2, [r3, #12]
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800534c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	695a      	ldr	r2, [r3, #20]
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	f022 0201 	bic.w	r2, r2, #1
 800535c:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	2220      	movs	r2, #32
 8005362:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800536a:	2b01      	cmp	r3, #1
 800536c:	d123      	bne.n	80053b6 <UART_Receive_IT+0x13a>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	2200      	movs	r2, #0
 8005372:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	68da      	ldr	r2, [r3, #12]
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	f022 0210 	bic.w	r2, r2, #16
 8005382:	60da      	str	r2, [r3, #12]

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	f003 0310 	and.w	r3, r3, #16
 800538e:	2b10      	cmp	r3, #16
 8005390:	d10a      	bne.n	80053a8 <UART_Receive_IT+0x12c>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005392:	2300      	movs	r3, #0
 8005394:	60fb      	str	r3, [r7, #12]
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	60fb      	str	r3, [r7, #12]
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	685b      	ldr	r3, [r3, #4]
 80053a4:	60fb      	str	r3, [r7, #12]
 80053a6:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80053ac:	4619      	mov	r1, r3
 80053ae:	6878      	ldr	r0, [r7, #4]
 80053b0:	f7ff fd08 	bl	8004dc4 <HAL_UARTEx_RxEventCallback>
 80053b4:	e002      	b.n	80053bc <UART_Receive_IT+0x140>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 80053b6:	6878      	ldr	r0, [r7, #4]
 80053b8:	f7ff fce9 	bl	8004d8e <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80053bc:	2300      	movs	r3, #0
 80053be:	e002      	b.n	80053c6 <UART_Receive_IT+0x14a>
    }
    return HAL_OK;
 80053c0:	2300      	movs	r3, #0
 80053c2:	e000      	b.n	80053c6 <UART_Receive_IT+0x14a>
  }
  else
  {
    return HAL_BUSY;
 80053c4:	2302      	movs	r3, #2
  }
}
 80053c6:	4618      	mov	r0, r3
 80053c8:	3718      	adds	r7, #24
 80053ca:	46bd      	mov	sp, r7
 80053cc:	bd80      	pop	{r7, pc}
	...

080053d0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80053d0:	b580      	push	{r7, lr}
 80053d2:	b084      	sub	sp, #16
 80053d4:	af00      	add	r7, sp, #0
 80053d6:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	691b      	ldr	r3, [r3, #16]
 80053de:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	68da      	ldr	r2, [r3, #12]
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	430a      	orrs	r2, r1
 80053ec:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	689a      	ldr	r2, [r3, #8]
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	691b      	ldr	r3, [r3, #16]
 80053f6:	431a      	orrs	r2, r3
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	695b      	ldr	r3, [r3, #20]
 80053fc:	4313      	orrs	r3, r2
 80053fe:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	68db      	ldr	r3, [r3, #12]
 8005406:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 800540a:	f023 030c 	bic.w	r3, r3, #12
 800540e:	687a      	ldr	r2, [r7, #4]
 8005410:	6812      	ldr	r2, [r2, #0]
 8005412:	68b9      	ldr	r1, [r7, #8]
 8005414:	430b      	orrs	r3, r1
 8005416:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	695b      	ldr	r3, [r3, #20]
 800541e:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	699a      	ldr	r2, [r3, #24]
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	430a      	orrs	r2, r1
 800542c:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	4a2c      	ldr	r2, [pc, #176]	; (80054e4 <UART_SetConfig+0x114>)
 8005434:	4293      	cmp	r3, r2
 8005436:	d103      	bne.n	8005440 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8005438:	f7fd fbbe 	bl	8002bb8 <HAL_RCC_GetPCLK2Freq>
 800543c:	60f8      	str	r0, [r7, #12]
 800543e:	e002      	b.n	8005446 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8005440:	f7fd fba6 	bl	8002b90 <HAL_RCC_GetPCLK1Freq>
 8005444:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005446:	68fa      	ldr	r2, [r7, #12]
 8005448:	4613      	mov	r3, r2
 800544a:	009b      	lsls	r3, r3, #2
 800544c:	4413      	add	r3, r2
 800544e:	009a      	lsls	r2, r3, #2
 8005450:	441a      	add	r2, r3
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	685b      	ldr	r3, [r3, #4]
 8005456:	009b      	lsls	r3, r3, #2
 8005458:	fbb2 f3f3 	udiv	r3, r2, r3
 800545c:	4a22      	ldr	r2, [pc, #136]	; (80054e8 <UART_SetConfig+0x118>)
 800545e:	fba2 2303 	umull	r2, r3, r2, r3
 8005462:	095b      	lsrs	r3, r3, #5
 8005464:	0119      	lsls	r1, r3, #4
 8005466:	68fa      	ldr	r2, [r7, #12]
 8005468:	4613      	mov	r3, r2
 800546a:	009b      	lsls	r3, r3, #2
 800546c:	4413      	add	r3, r2
 800546e:	009a      	lsls	r2, r3, #2
 8005470:	441a      	add	r2, r3
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	685b      	ldr	r3, [r3, #4]
 8005476:	009b      	lsls	r3, r3, #2
 8005478:	fbb2 f2f3 	udiv	r2, r2, r3
 800547c:	4b1a      	ldr	r3, [pc, #104]	; (80054e8 <UART_SetConfig+0x118>)
 800547e:	fba3 0302 	umull	r0, r3, r3, r2
 8005482:	095b      	lsrs	r3, r3, #5
 8005484:	2064      	movs	r0, #100	; 0x64
 8005486:	fb00 f303 	mul.w	r3, r0, r3
 800548a:	1ad3      	subs	r3, r2, r3
 800548c:	011b      	lsls	r3, r3, #4
 800548e:	3332      	adds	r3, #50	; 0x32
 8005490:	4a15      	ldr	r2, [pc, #84]	; (80054e8 <UART_SetConfig+0x118>)
 8005492:	fba2 2303 	umull	r2, r3, r2, r3
 8005496:	095b      	lsrs	r3, r3, #5
 8005498:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800549c:	4419      	add	r1, r3
 800549e:	68fa      	ldr	r2, [r7, #12]
 80054a0:	4613      	mov	r3, r2
 80054a2:	009b      	lsls	r3, r3, #2
 80054a4:	4413      	add	r3, r2
 80054a6:	009a      	lsls	r2, r3, #2
 80054a8:	441a      	add	r2, r3
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	685b      	ldr	r3, [r3, #4]
 80054ae:	009b      	lsls	r3, r3, #2
 80054b0:	fbb2 f2f3 	udiv	r2, r2, r3
 80054b4:	4b0c      	ldr	r3, [pc, #48]	; (80054e8 <UART_SetConfig+0x118>)
 80054b6:	fba3 0302 	umull	r0, r3, r3, r2
 80054ba:	095b      	lsrs	r3, r3, #5
 80054bc:	2064      	movs	r0, #100	; 0x64
 80054be:	fb00 f303 	mul.w	r3, r0, r3
 80054c2:	1ad3      	subs	r3, r2, r3
 80054c4:	011b      	lsls	r3, r3, #4
 80054c6:	3332      	adds	r3, #50	; 0x32
 80054c8:	4a07      	ldr	r2, [pc, #28]	; (80054e8 <UART_SetConfig+0x118>)
 80054ca:	fba2 2303 	umull	r2, r3, r2, r3
 80054ce:	095b      	lsrs	r3, r3, #5
 80054d0:	f003 020f 	and.w	r2, r3, #15
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	440a      	add	r2, r1
 80054da:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80054dc:	bf00      	nop
 80054de:	3710      	adds	r7, #16
 80054e0:	46bd      	mov	sp, r7
 80054e2:	bd80      	pop	{r7, pc}
 80054e4:	40013800 	.word	0x40013800
 80054e8:	51eb851f 	.word	0x51eb851f

080054ec <__errno>:
 80054ec:	4b01      	ldr	r3, [pc, #4]	; (80054f4 <__errno+0x8>)
 80054ee:	6818      	ldr	r0, [r3, #0]
 80054f0:	4770      	bx	lr
 80054f2:	bf00      	nop
 80054f4:	200002a4 	.word	0x200002a4

080054f8 <__libc_init_array>:
 80054f8:	b570      	push	{r4, r5, r6, lr}
 80054fa:	2600      	movs	r6, #0
 80054fc:	4d0c      	ldr	r5, [pc, #48]	; (8005530 <__libc_init_array+0x38>)
 80054fe:	4c0d      	ldr	r4, [pc, #52]	; (8005534 <__libc_init_array+0x3c>)
 8005500:	1b64      	subs	r4, r4, r5
 8005502:	10a4      	asrs	r4, r4, #2
 8005504:	42a6      	cmp	r6, r4
 8005506:	d109      	bne.n	800551c <__libc_init_array+0x24>
 8005508:	f001 f84c 	bl	80065a4 <_init>
 800550c:	2600      	movs	r6, #0
 800550e:	4d0a      	ldr	r5, [pc, #40]	; (8005538 <__libc_init_array+0x40>)
 8005510:	4c0a      	ldr	r4, [pc, #40]	; (800553c <__libc_init_array+0x44>)
 8005512:	1b64      	subs	r4, r4, r5
 8005514:	10a4      	asrs	r4, r4, #2
 8005516:	42a6      	cmp	r6, r4
 8005518:	d105      	bne.n	8005526 <__libc_init_array+0x2e>
 800551a:	bd70      	pop	{r4, r5, r6, pc}
 800551c:	f855 3b04 	ldr.w	r3, [r5], #4
 8005520:	4798      	blx	r3
 8005522:	3601      	adds	r6, #1
 8005524:	e7ee      	b.n	8005504 <__libc_init_array+0xc>
 8005526:	f855 3b04 	ldr.w	r3, [r5], #4
 800552a:	4798      	blx	r3
 800552c:	3601      	adds	r6, #1
 800552e:	e7f2      	b.n	8005516 <__libc_init_array+0x1e>
 8005530:	080067dc 	.word	0x080067dc
 8005534:	080067dc 	.word	0x080067dc
 8005538:	080067dc 	.word	0x080067dc
 800553c:	080067e0 	.word	0x080067e0

08005540 <memset>:
 8005540:	4603      	mov	r3, r0
 8005542:	4402      	add	r2, r0
 8005544:	4293      	cmp	r3, r2
 8005546:	d100      	bne.n	800554a <memset+0xa>
 8005548:	4770      	bx	lr
 800554a:	f803 1b01 	strb.w	r1, [r3], #1
 800554e:	e7f9      	b.n	8005544 <memset+0x4>

08005550 <iprintf>:
 8005550:	b40f      	push	{r0, r1, r2, r3}
 8005552:	4b0a      	ldr	r3, [pc, #40]	; (800557c <iprintf+0x2c>)
 8005554:	b513      	push	{r0, r1, r4, lr}
 8005556:	681c      	ldr	r4, [r3, #0]
 8005558:	b124      	cbz	r4, 8005564 <iprintf+0x14>
 800555a:	69a3      	ldr	r3, [r4, #24]
 800555c:	b913      	cbnz	r3, 8005564 <iprintf+0x14>
 800555e:	4620      	mov	r0, r4
 8005560:	f000 fa5a 	bl	8005a18 <__sinit>
 8005564:	ab05      	add	r3, sp, #20
 8005566:	4620      	mov	r0, r4
 8005568:	9a04      	ldr	r2, [sp, #16]
 800556a:	68a1      	ldr	r1, [r4, #8]
 800556c:	9301      	str	r3, [sp, #4]
 800556e:	f000 fc5d 	bl	8005e2c <_vfiprintf_r>
 8005572:	b002      	add	sp, #8
 8005574:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005578:	b004      	add	sp, #16
 800557a:	4770      	bx	lr
 800557c:	200002a4 	.word	0x200002a4

08005580 <_puts_r>:
 8005580:	b570      	push	{r4, r5, r6, lr}
 8005582:	460e      	mov	r6, r1
 8005584:	4605      	mov	r5, r0
 8005586:	b118      	cbz	r0, 8005590 <_puts_r+0x10>
 8005588:	6983      	ldr	r3, [r0, #24]
 800558a:	b90b      	cbnz	r3, 8005590 <_puts_r+0x10>
 800558c:	f000 fa44 	bl	8005a18 <__sinit>
 8005590:	69ab      	ldr	r3, [r5, #24]
 8005592:	68ac      	ldr	r4, [r5, #8]
 8005594:	b913      	cbnz	r3, 800559c <_puts_r+0x1c>
 8005596:	4628      	mov	r0, r5
 8005598:	f000 fa3e 	bl	8005a18 <__sinit>
 800559c:	4b2c      	ldr	r3, [pc, #176]	; (8005650 <_puts_r+0xd0>)
 800559e:	429c      	cmp	r4, r3
 80055a0:	d120      	bne.n	80055e4 <_puts_r+0x64>
 80055a2:	686c      	ldr	r4, [r5, #4]
 80055a4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80055a6:	07db      	lsls	r3, r3, #31
 80055a8:	d405      	bmi.n	80055b6 <_puts_r+0x36>
 80055aa:	89a3      	ldrh	r3, [r4, #12]
 80055ac:	0598      	lsls	r0, r3, #22
 80055ae:	d402      	bmi.n	80055b6 <_puts_r+0x36>
 80055b0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80055b2:	f000 facf 	bl	8005b54 <__retarget_lock_acquire_recursive>
 80055b6:	89a3      	ldrh	r3, [r4, #12]
 80055b8:	0719      	lsls	r1, r3, #28
 80055ba:	d51d      	bpl.n	80055f8 <_puts_r+0x78>
 80055bc:	6923      	ldr	r3, [r4, #16]
 80055be:	b1db      	cbz	r3, 80055f8 <_puts_r+0x78>
 80055c0:	3e01      	subs	r6, #1
 80055c2:	68a3      	ldr	r3, [r4, #8]
 80055c4:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80055c8:	3b01      	subs	r3, #1
 80055ca:	60a3      	str	r3, [r4, #8]
 80055cc:	bb39      	cbnz	r1, 800561e <_puts_r+0x9e>
 80055ce:	2b00      	cmp	r3, #0
 80055d0:	da38      	bge.n	8005644 <_puts_r+0xc4>
 80055d2:	4622      	mov	r2, r4
 80055d4:	210a      	movs	r1, #10
 80055d6:	4628      	mov	r0, r5
 80055d8:	f000 f848 	bl	800566c <__swbuf_r>
 80055dc:	3001      	adds	r0, #1
 80055de:	d011      	beq.n	8005604 <_puts_r+0x84>
 80055e0:	250a      	movs	r5, #10
 80055e2:	e011      	b.n	8005608 <_puts_r+0x88>
 80055e4:	4b1b      	ldr	r3, [pc, #108]	; (8005654 <_puts_r+0xd4>)
 80055e6:	429c      	cmp	r4, r3
 80055e8:	d101      	bne.n	80055ee <_puts_r+0x6e>
 80055ea:	68ac      	ldr	r4, [r5, #8]
 80055ec:	e7da      	b.n	80055a4 <_puts_r+0x24>
 80055ee:	4b1a      	ldr	r3, [pc, #104]	; (8005658 <_puts_r+0xd8>)
 80055f0:	429c      	cmp	r4, r3
 80055f2:	bf08      	it	eq
 80055f4:	68ec      	ldreq	r4, [r5, #12]
 80055f6:	e7d5      	b.n	80055a4 <_puts_r+0x24>
 80055f8:	4621      	mov	r1, r4
 80055fa:	4628      	mov	r0, r5
 80055fc:	f000 f888 	bl	8005710 <__swsetup_r>
 8005600:	2800      	cmp	r0, #0
 8005602:	d0dd      	beq.n	80055c0 <_puts_r+0x40>
 8005604:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 8005608:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800560a:	07da      	lsls	r2, r3, #31
 800560c:	d405      	bmi.n	800561a <_puts_r+0x9a>
 800560e:	89a3      	ldrh	r3, [r4, #12]
 8005610:	059b      	lsls	r3, r3, #22
 8005612:	d402      	bmi.n	800561a <_puts_r+0x9a>
 8005614:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005616:	f000 fa9e 	bl	8005b56 <__retarget_lock_release_recursive>
 800561a:	4628      	mov	r0, r5
 800561c:	bd70      	pop	{r4, r5, r6, pc}
 800561e:	2b00      	cmp	r3, #0
 8005620:	da04      	bge.n	800562c <_puts_r+0xac>
 8005622:	69a2      	ldr	r2, [r4, #24]
 8005624:	429a      	cmp	r2, r3
 8005626:	dc06      	bgt.n	8005636 <_puts_r+0xb6>
 8005628:	290a      	cmp	r1, #10
 800562a:	d004      	beq.n	8005636 <_puts_r+0xb6>
 800562c:	6823      	ldr	r3, [r4, #0]
 800562e:	1c5a      	adds	r2, r3, #1
 8005630:	6022      	str	r2, [r4, #0]
 8005632:	7019      	strb	r1, [r3, #0]
 8005634:	e7c5      	b.n	80055c2 <_puts_r+0x42>
 8005636:	4622      	mov	r2, r4
 8005638:	4628      	mov	r0, r5
 800563a:	f000 f817 	bl	800566c <__swbuf_r>
 800563e:	3001      	adds	r0, #1
 8005640:	d1bf      	bne.n	80055c2 <_puts_r+0x42>
 8005642:	e7df      	b.n	8005604 <_puts_r+0x84>
 8005644:	250a      	movs	r5, #10
 8005646:	6823      	ldr	r3, [r4, #0]
 8005648:	1c5a      	adds	r2, r3, #1
 800564a:	6022      	str	r2, [r4, #0]
 800564c:	701d      	strb	r5, [r3, #0]
 800564e:	e7db      	b.n	8005608 <_puts_r+0x88>
 8005650:	08006768 	.word	0x08006768
 8005654:	08006788 	.word	0x08006788
 8005658:	08006748 	.word	0x08006748

0800565c <puts>:
 800565c:	4b02      	ldr	r3, [pc, #8]	; (8005668 <puts+0xc>)
 800565e:	4601      	mov	r1, r0
 8005660:	6818      	ldr	r0, [r3, #0]
 8005662:	f7ff bf8d 	b.w	8005580 <_puts_r>
 8005666:	bf00      	nop
 8005668:	200002a4 	.word	0x200002a4

0800566c <__swbuf_r>:
 800566c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800566e:	460e      	mov	r6, r1
 8005670:	4614      	mov	r4, r2
 8005672:	4605      	mov	r5, r0
 8005674:	b118      	cbz	r0, 800567e <__swbuf_r+0x12>
 8005676:	6983      	ldr	r3, [r0, #24]
 8005678:	b90b      	cbnz	r3, 800567e <__swbuf_r+0x12>
 800567a:	f000 f9cd 	bl	8005a18 <__sinit>
 800567e:	4b21      	ldr	r3, [pc, #132]	; (8005704 <__swbuf_r+0x98>)
 8005680:	429c      	cmp	r4, r3
 8005682:	d12b      	bne.n	80056dc <__swbuf_r+0x70>
 8005684:	686c      	ldr	r4, [r5, #4]
 8005686:	69a3      	ldr	r3, [r4, #24]
 8005688:	60a3      	str	r3, [r4, #8]
 800568a:	89a3      	ldrh	r3, [r4, #12]
 800568c:	071a      	lsls	r2, r3, #28
 800568e:	d52f      	bpl.n	80056f0 <__swbuf_r+0x84>
 8005690:	6923      	ldr	r3, [r4, #16]
 8005692:	b36b      	cbz	r3, 80056f0 <__swbuf_r+0x84>
 8005694:	6923      	ldr	r3, [r4, #16]
 8005696:	6820      	ldr	r0, [r4, #0]
 8005698:	b2f6      	uxtb	r6, r6
 800569a:	1ac0      	subs	r0, r0, r3
 800569c:	6963      	ldr	r3, [r4, #20]
 800569e:	4637      	mov	r7, r6
 80056a0:	4283      	cmp	r3, r0
 80056a2:	dc04      	bgt.n	80056ae <__swbuf_r+0x42>
 80056a4:	4621      	mov	r1, r4
 80056a6:	4628      	mov	r0, r5
 80056a8:	f000 f922 	bl	80058f0 <_fflush_r>
 80056ac:	bb30      	cbnz	r0, 80056fc <__swbuf_r+0x90>
 80056ae:	68a3      	ldr	r3, [r4, #8]
 80056b0:	3001      	adds	r0, #1
 80056b2:	3b01      	subs	r3, #1
 80056b4:	60a3      	str	r3, [r4, #8]
 80056b6:	6823      	ldr	r3, [r4, #0]
 80056b8:	1c5a      	adds	r2, r3, #1
 80056ba:	6022      	str	r2, [r4, #0]
 80056bc:	701e      	strb	r6, [r3, #0]
 80056be:	6963      	ldr	r3, [r4, #20]
 80056c0:	4283      	cmp	r3, r0
 80056c2:	d004      	beq.n	80056ce <__swbuf_r+0x62>
 80056c4:	89a3      	ldrh	r3, [r4, #12]
 80056c6:	07db      	lsls	r3, r3, #31
 80056c8:	d506      	bpl.n	80056d8 <__swbuf_r+0x6c>
 80056ca:	2e0a      	cmp	r6, #10
 80056cc:	d104      	bne.n	80056d8 <__swbuf_r+0x6c>
 80056ce:	4621      	mov	r1, r4
 80056d0:	4628      	mov	r0, r5
 80056d2:	f000 f90d 	bl	80058f0 <_fflush_r>
 80056d6:	b988      	cbnz	r0, 80056fc <__swbuf_r+0x90>
 80056d8:	4638      	mov	r0, r7
 80056da:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80056dc:	4b0a      	ldr	r3, [pc, #40]	; (8005708 <__swbuf_r+0x9c>)
 80056de:	429c      	cmp	r4, r3
 80056e0:	d101      	bne.n	80056e6 <__swbuf_r+0x7a>
 80056e2:	68ac      	ldr	r4, [r5, #8]
 80056e4:	e7cf      	b.n	8005686 <__swbuf_r+0x1a>
 80056e6:	4b09      	ldr	r3, [pc, #36]	; (800570c <__swbuf_r+0xa0>)
 80056e8:	429c      	cmp	r4, r3
 80056ea:	bf08      	it	eq
 80056ec:	68ec      	ldreq	r4, [r5, #12]
 80056ee:	e7ca      	b.n	8005686 <__swbuf_r+0x1a>
 80056f0:	4621      	mov	r1, r4
 80056f2:	4628      	mov	r0, r5
 80056f4:	f000 f80c 	bl	8005710 <__swsetup_r>
 80056f8:	2800      	cmp	r0, #0
 80056fa:	d0cb      	beq.n	8005694 <__swbuf_r+0x28>
 80056fc:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8005700:	e7ea      	b.n	80056d8 <__swbuf_r+0x6c>
 8005702:	bf00      	nop
 8005704:	08006768 	.word	0x08006768
 8005708:	08006788 	.word	0x08006788
 800570c:	08006748 	.word	0x08006748

08005710 <__swsetup_r>:
 8005710:	4b32      	ldr	r3, [pc, #200]	; (80057dc <__swsetup_r+0xcc>)
 8005712:	b570      	push	{r4, r5, r6, lr}
 8005714:	681d      	ldr	r5, [r3, #0]
 8005716:	4606      	mov	r6, r0
 8005718:	460c      	mov	r4, r1
 800571a:	b125      	cbz	r5, 8005726 <__swsetup_r+0x16>
 800571c:	69ab      	ldr	r3, [r5, #24]
 800571e:	b913      	cbnz	r3, 8005726 <__swsetup_r+0x16>
 8005720:	4628      	mov	r0, r5
 8005722:	f000 f979 	bl	8005a18 <__sinit>
 8005726:	4b2e      	ldr	r3, [pc, #184]	; (80057e0 <__swsetup_r+0xd0>)
 8005728:	429c      	cmp	r4, r3
 800572a:	d10f      	bne.n	800574c <__swsetup_r+0x3c>
 800572c:	686c      	ldr	r4, [r5, #4]
 800572e:	89a3      	ldrh	r3, [r4, #12]
 8005730:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005734:	0719      	lsls	r1, r3, #28
 8005736:	d42c      	bmi.n	8005792 <__swsetup_r+0x82>
 8005738:	06dd      	lsls	r5, r3, #27
 800573a:	d411      	bmi.n	8005760 <__swsetup_r+0x50>
 800573c:	2309      	movs	r3, #9
 800573e:	6033      	str	r3, [r6, #0]
 8005740:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8005744:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005748:	81a3      	strh	r3, [r4, #12]
 800574a:	e03e      	b.n	80057ca <__swsetup_r+0xba>
 800574c:	4b25      	ldr	r3, [pc, #148]	; (80057e4 <__swsetup_r+0xd4>)
 800574e:	429c      	cmp	r4, r3
 8005750:	d101      	bne.n	8005756 <__swsetup_r+0x46>
 8005752:	68ac      	ldr	r4, [r5, #8]
 8005754:	e7eb      	b.n	800572e <__swsetup_r+0x1e>
 8005756:	4b24      	ldr	r3, [pc, #144]	; (80057e8 <__swsetup_r+0xd8>)
 8005758:	429c      	cmp	r4, r3
 800575a:	bf08      	it	eq
 800575c:	68ec      	ldreq	r4, [r5, #12]
 800575e:	e7e6      	b.n	800572e <__swsetup_r+0x1e>
 8005760:	0758      	lsls	r0, r3, #29
 8005762:	d512      	bpl.n	800578a <__swsetup_r+0x7a>
 8005764:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005766:	b141      	cbz	r1, 800577a <__swsetup_r+0x6a>
 8005768:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800576c:	4299      	cmp	r1, r3
 800576e:	d002      	beq.n	8005776 <__swsetup_r+0x66>
 8005770:	4630      	mov	r0, r6
 8005772:	f000 fa57 	bl	8005c24 <_free_r>
 8005776:	2300      	movs	r3, #0
 8005778:	6363      	str	r3, [r4, #52]	; 0x34
 800577a:	89a3      	ldrh	r3, [r4, #12]
 800577c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8005780:	81a3      	strh	r3, [r4, #12]
 8005782:	2300      	movs	r3, #0
 8005784:	6063      	str	r3, [r4, #4]
 8005786:	6923      	ldr	r3, [r4, #16]
 8005788:	6023      	str	r3, [r4, #0]
 800578a:	89a3      	ldrh	r3, [r4, #12]
 800578c:	f043 0308 	orr.w	r3, r3, #8
 8005790:	81a3      	strh	r3, [r4, #12]
 8005792:	6923      	ldr	r3, [r4, #16]
 8005794:	b94b      	cbnz	r3, 80057aa <__swsetup_r+0x9a>
 8005796:	89a3      	ldrh	r3, [r4, #12]
 8005798:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800579c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80057a0:	d003      	beq.n	80057aa <__swsetup_r+0x9a>
 80057a2:	4621      	mov	r1, r4
 80057a4:	4630      	mov	r0, r6
 80057a6:	f000 f9fd 	bl	8005ba4 <__smakebuf_r>
 80057aa:	89a0      	ldrh	r0, [r4, #12]
 80057ac:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80057b0:	f010 0301 	ands.w	r3, r0, #1
 80057b4:	d00a      	beq.n	80057cc <__swsetup_r+0xbc>
 80057b6:	2300      	movs	r3, #0
 80057b8:	60a3      	str	r3, [r4, #8]
 80057ba:	6963      	ldr	r3, [r4, #20]
 80057bc:	425b      	negs	r3, r3
 80057be:	61a3      	str	r3, [r4, #24]
 80057c0:	6923      	ldr	r3, [r4, #16]
 80057c2:	b943      	cbnz	r3, 80057d6 <__swsetup_r+0xc6>
 80057c4:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80057c8:	d1ba      	bne.n	8005740 <__swsetup_r+0x30>
 80057ca:	bd70      	pop	{r4, r5, r6, pc}
 80057cc:	0781      	lsls	r1, r0, #30
 80057ce:	bf58      	it	pl
 80057d0:	6963      	ldrpl	r3, [r4, #20]
 80057d2:	60a3      	str	r3, [r4, #8]
 80057d4:	e7f4      	b.n	80057c0 <__swsetup_r+0xb0>
 80057d6:	2000      	movs	r0, #0
 80057d8:	e7f7      	b.n	80057ca <__swsetup_r+0xba>
 80057da:	bf00      	nop
 80057dc:	200002a4 	.word	0x200002a4
 80057e0:	08006768 	.word	0x08006768
 80057e4:	08006788 	.word	0x08006788
 80057e8:	08006748 	.word	0x08006748

080057ec <__sflush_r>:
 80057ec:	898a      	ldrh	r2, [r1, #12]
 80057ee:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80057f0:	4605      	mov	r5, r0
 80057f2:	0710      	lsls	r0, r2, #28
 80057f4:	460c      	mov	r4, r1
 80057f6:	d457      	bmi.n	80058a8 <__sflush_r+0xbc>
 80057f8:	684b      	ldr	r3, [r1, #4]
 80057fa:	2b00      	cmp	r3, #0
 80057fc:	dc04      	bgt.n	8005808 <__sflush_r+0x1c>
 80057fe:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8005800:	2b00      	cmp	r3, #0
 8005802:	dc01      	bgt.n	8005808 <__sflush_r+0x1c>
 8005804:	2000      	movs	r0, #0
 8005806:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005808:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800580a:	2e00      	cmp	r6, #0
 800580c:	d0fa      	beq.n	8005804 <__sflush_r+0x18>
 800580e:	2300      	movs	r3, #0
 8005810:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8005814:	682f      	ldr	r7, [r5, #0]
 8005816:	602b      	str	r3, [r5, #0]
 8005818:	d032      	beq.n	8005880 <__sflush_r+0x94>
 800581a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800581c:	89a3      	ldrh	r3, [r4, #12]
 800581e:	075a      	lsls	r2, r3, #29
 8005820:	d505      	bpl.n	800582e <__sflush_r+0x42>
 8005822:	6863      	ldr	r3, [r4, #4]
 8005824:	1ac0      	subs	r0, r0, r3
 8005826:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8005828:	b10b      	cbz	r3, 800582e <__sflush_r+0x42>
 800582a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800582c:	1ac0      	subs	r0, r0, r3
 800582e:	2300      	movs	r3, #0
 8005830:	4602      	mov	r2, r0
 8005832:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005834:	4628      	mov	r0, r5
 8005836:	6a21      	ldr	r1, [r4, #32]
 8005838:	47b0      	blx	r6
 800583a:	1c43      	adds	r3, r0, #1
 800583c:	89a3      	ldrh	r3, [r4, #12]
 800583e:	d106      	bne.n	800584e <__sflush_r+0x62>
 8005840:	6829      	ldr	r1, [r5, #0]
 8005842:	291d      	cmp	r1, #29
 8005844:	d82c      	bhi.n	80058a0 <__sflush_r+0xb4>
 8005846:	4a29      	ldr	r2, [pc, #164]	; (80058ec <__sflush_r+0x100>)
 8005848:	40ca      	lsrs	r2, r1
 800584a:	07d6      	lsls	r6, r2, #31
 800584c:	d528      	bpl.n	80058a0 <__sflush_r+0xb4>
 800584e:	2200      	movs	r2, #0
 8005850:	6062      	str	r2, [r4, #4]
 8005852:	6922      	ldr	r2, [r4, #16]
 8005854:	04d9      	lsls	r1, r3, #19
 8005856:	6022      	str	r2, [r4, #0]
 8005858:	d504      	bpl.n	8005864 <__sflush_r+0x78>
 800585a:	1c42      	adds	r2, r0, #1
 800585c:	d101      	bne.n	8005862 <__sflush_r+0x76>
 800585e:	682b      	ldr	r3, [r5, #0]
 8005860:	b903      	cbnz	r3, 8005864 <__sflush_r+0x78>
 8005862:	6560      	str	r0, [r4, #84]	; 0x54
 8005864:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005866:	602f      	str	r7, [r5, #0]
 8005868:	2900      	cmp	r1, #0
 800586a:	d0cb      	beq.n	8005804 <__sflush_r+0x18>
 800586c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005870:	4299      	cmp	r1, r3
 8005872:	d002      	beq.n	800587a <__sflush_r+0x8e>
 8005874:	4628      	mov	r0, r5
 8005876:	f000 f9d5 	bl	8005c24 <_free_r>
 800587a:	2000      	movs	r0, #0
 800587c:	6360      	str	r0, [r4, #52]	; 0x34
 800587e:	e7c2      	b.n	8005806 <__sflush_r+0x1a>
 8005880:	6a21      	ldr	r1, [r4, #32]
 8005882:	2301      	movs	r3, #1
 8005884:	4628      	mov	r0, r5
 8005886:	47b0      	blx	r6
 8005888:	1c41      	adds	r1, r0, #1
 800588a:	d1c7      	bne.n	800581c <__sflush_r+0x30>
 800588c:	682b      	ldr	r3, [r5, #0]
 800588e:	2b00      	cmp	r3, #0
 8005890:	d0c4      	beq.n	800581c <__sflush_r+0x30>
 8005892:	2b1d      	cmp	r3, #29
 8005894:	d001      	beq.n	800589a <__sflush_r+0xae>
 8005896:	2b16      	cmp	r3, #22
 8005898:	d101      	bne.n	800589e <__sflush_r+0xb2>
 800589a:	602f      	str	r7, [r5, #0]
 800589c:	e7b2      	b.n	8005804 <__sflush_r+0x18>
 800589e:	89a3      	ldrh	r3, [r4, #12]
 80058a0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80058a4:	81a3      	strh	r3, [r4, #12]
 80058a6:	e7ae      	b.n	8005806 <__sflush_r+0x1a>
 80058a8:	690f      	ldr	r7, [r1, #16]
 80058aa:	2f00      	cmp	r7, #0
 80058ac:	d0aa      	beq.n	8005804 <__sflush_r+0x18>
 80058ae:	0793      	lsls	r3, r2, #30
 80058b0:	bf18      	it	ne
 80058b2:	2300      	movne	r3, #0
 80058b4:	680e      	ldr	r6, [r1, #0]
 80058b6:	bf08      	it	eq
 80058b8:	694b      	ldreq	r3, [r1, #20]
 80058ba:	1bf6      	subs	r6, r6, r7
 80058bc:	600f      	str	r7, [r1, #0]
 80058be:	608b      	str	r3, [r1, #8]
 80058c0:	2e00      	cmp	r6, #0
 80058c2:	dd9f      	ble.n	8005804 <__sflush_r+0x18>
 80058c4:	4633      	mov	r3, r6
 80058c6:	463a      	mov	r2, r7
 80058c8:	4628      	mov	r0, r5
 80058ca:	6a21      	ldr	r1, [r4, #32]
 80058cc:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 80058d0:	47e0      	blx	ip
 80058d2:	2800      	cmp	r0, #0
 80058d4:	dc06      	bgt.n	80058e4 <__sflush_r+0xf8>
 80058d6:	89a3      	ldrh	r3, [r4, #12]
 80058d8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80058dc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80058e0:	81a3      	strh	r3, [r4, #12]
 80058e2:	e790      	b.n	8005806 <__sflush_r+0x1a>
 80058e4:	4407      	add	r7, r0
 80058e6:	1a36      	subs	r6, r6, r0
 80058e8:	e7ea      	b.n	80058c0 <__sflush_r+0xd4>
 80058ea:	bf00      	nop
 80058ec:	20400001 	.word	0x20400001

080058f0 <_fflush_r>:
 80058f0:	b538      	push	{r3, r4, r5, lr}
 80058f2:	690b      	ldr	r3, [r1, #16]
 80058f4:	4605      	mov	r5, r0
 80058f6:	460c      	mov	r4, r1
 80058f8:	b913      	cbnz	r3, 8005900 <_fflush_r+0x10>
 80058fa:	2500      	movs	r5, #0
 80058fc:	4628      	mov	r0, r5
 80058fe:	bd38      	pop	{r3, r4, r5, pc}
 8005900:	b118      	cbz	r0, 800590a <_fflush_r+0x1a>
 8005902:	6983      	ldr	r3, [r0, #24]
 8005904:	b90b      	cbnz	r3, 800590a <_fflush_r+0x1a>
 8005906:	f000 f887 	bl	8005a18 <__sinit>
 800590a:	4b14      	ldr	r3, [pc, #80]	; (800595c <_fflush_r+0x6c>)
 800590c:	429c      	cmp	r4, r3
 800590e:	d11b      	bne.n	8005948 <_fflush_r+0x58>
 8005910:	686c      	ldr	r4, [r5, #4]
 8005912:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005916:	2b00      	cmp	r3, #0
 8005918:	d0ef      	beq.n	80058fa <_fflush_r+0xa>
 800591a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800591c:	07d0      	lsls	r0, r2, #31
 800591e:	d404      	bmi.n	800592a <_fflush_r+0x3a>
 8005920:	0599      	lsls	r1, r3, #22
 8005922:	d402      	bmi.n	800592a <_fflush_r+0x3a>
 8005924:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005926:	f000 f915 	bl	8005b54 <__retarget_lock_acquire_recursive>
 800592a:	4628      	mov	r0, r5
 800592c:	4621      	mov	r1, r4
 800592e:	f7ff ff5d 	bl	80057ec <__sflush_r>
 8005932:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005934:	4605      	mov	r5, r0
 8005936:	07da      	lsls	r2, r3, #31
 8005938:	d4e0      	bmi.n	80058fc <_fflush_r+0xc>
 800593a:	89a3      	ldrh	r3, [r4, #12]
 800593c:	059b      	lsls	r3, r3, #22
 800593e:	d4dd      	bmi.n	80058fc <_fflush_r+0xc>
 8005940:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005942:	f000 f908 	bl	8005b56 <__retarget_lock_release_recursive>
 8005946:	e7d9      	b.n	80058fc <_fflush_r+0xc>
 8005948:	4b05      	ldr	r3, [pc, #20]	; (8005960 <_fflush_r+0x70>)
 800594a:	429c      	cmp	r4, r3
 800594c:	d101      	bne.n	8005952 <_fflush_r+0x62>
 800594e:	68ac      	ldr	r4, [r5, #8]
 8005950:	e7df      	b.n	8005912 <_fflush_r+0x22>
 8005952:	4b04      	ldr	r3, [pc, #16]	; (8005964 <_fflush_r+0x74>)
 8005954:	429c      	cmp	r4, r3
 8005956:	bf08      	it	eq
 8005958:	68ec      	ldreq	r4, [r5, #12]
 800595a:	e7da      	b.n	8005912 <_fflush_r+0x22>
 800595c:	08006768 	.word	0x08006768
 8005960:	08006788 	.word	0x08006788
 8005964:	08006748 	.word	0x08006748

08005968 <std>:
 8005968:	2300      	movs	r3, #0
 800596a:	b510      	push	{r4, lr}
 800596c:	4604      	mov	r4, r0
 800596e:	e9c0 3300 	strd	r3, r3, [r0]
 8005972:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005976:	6083      	str	r3, [r0, #8]
 8005978:	8181      	strh	r1, [r0, #12]
 800597a:	6643      	str	r3, [r0, #100]	; 0x64
 800597c:	81c2      	strh	r2, [r0, #14]
 800597e:	6183      	str	r3, [r0, #24]
 8005980:	4619      	mov	r1, r3
 8005982:	2208      	movs	r2, #8
 8005984:	305c      	adds	r0, #92	; 0x5c
 8005986:	f7ff fddb 	bl	8005540 <memset>
 800598a:	4b05      	ldr	r3, [pc, #20]	; (80059a0 <std+0x38>)
 800598c:	6224      	str	r4, [r4, #32]
 800598e:	6263      	str	r3, [r4, #36]	; 0x24
 8005990:	4b04      	ldr	r3, [pc, #16]	; (80059a4 <std+0x3c>)
 8005992:	62a3      	str	r3, [r4, #40]	; 0x28
 8005994:	4b04      	ldr	r3, [pc, #16]	; (80059a8 <std+0x40>)
 8005996:	62e3      	str	r3, [r4, #44]	; 0x2c
 8005998:	4b04      	ldr	r3, [pc, #16]	; (80059ac <std+0x44>)
 800599a:	6323      	str	r3, [r4, #48]	; 0x30
 800599c:	bd10      	pop	{r4, pc}
 800599e:	bf00      	nop
 80059a0:	080063d9 	.word	0x080063d9
 80059a4:	080063fb 	.word	0x080063fb
 80059a8:	08006433 	.word	0x08006433
 80059ac:	08006457 	.word	0x08006457

080059b0 <_cleanup_r>:
 80059b0:	4901      	ldr	r1, [pc, #4]	; (80059b8 <_cleanup_r+0x8>)
 80059b2:	f000 b8af 	b.w	8005b14 <_fwalk_reent>
 80059b6:	bf00      	nop
 80059b8:	080058f1 	.word	0x080058f1

080059bc <__sfmoreglue>:
 80059bc:	2268      	movs	r2, #104	; 0x68
 80059be:	b570      	push	{r4, r5, r6, lr}
 80059c0:	1e4d      	subs	r5, r1, #1
 80059c2:	4355      	muls	r5, r2
 80059c4:	460e      	mov	r6, r1
 80059c6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80059ca:	f000 f993 	bl	8005cf4 <_malloc_r>
 80059ce:	4604      	mov	r4, r0
 80059d0:	b140      	cbz	r0, 80059e4 <__sfmoreglue+0x28>
 80059d2:	2100      	movs	r1, #0
 80059d4:	e9c0 1600 	strd	r1, r6, [r0]
 80059d8:	300c      	adds	r0, #12
 80059da:	60a0      	str	r0, [r4, #8]
 80059dc:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80059e0:	f7ff fdae 	bl	8005540 <memset>
 80059e4:	4620      	mov	r0, r4
 80059e6:	bd70      	pop	{r4, r5, r6, pc}

080059e8 <__sfp_lock_acquire>:
 80059e8:	4801      	ldr	r0, [pc, #4]	; (80059f0 <__sfp_lock_acquire+0x8>)
 80059ea:	f000 b8b3 	b.w	8005b54 <__retarget_lock_acquire_recursive>
 80059ee:	bf00      	nop
 80059f0:	200006f5 	.word	0x200006f5

080059f4 <__sfp_lock_release>:
 80059f4:	4801      	ldr	r0, [pc, #4]	; (80059fc <__sfp_lock_release+0x8>)
 80059f6:	f000 b8ae 	b.w	8005b56 <__retarget_lock_release_recursive>
 80059fa:	bf00      	nop
 80059fc:	200006f5 	.word	0x200006f5

08005a00 <__sinit_lock_acquire>:
 8005a00:	4801      	ldr	r0, [pc, #4]	; (8005a08 <__sinit_lock_acquire+0x8>)
 8005a02:	f000 b8a7 	b.w	8005b54 <__retarget_lock_acquire_recursive>
 8005a06:	bf00      	nop
 8005a08:	200006f6 	.word	0x200006f6

08005a0c <__sinit_lock_release>:
 8005a0c:	4801      	ldr	r0, [pc, #4]	; (8005a14 <__sinit_lock_release+0x8>)
 8005a0e:	f000 b8a2 	b.w	8005b56 <__retarget_lock_release_recursive>
 8005a12:	bf00      	nop
 8005a14:	200006f6 	.word	0x200006f6

08005a18 <__sinit>:
 8005a18:	b510      	push	{r4, lr}
 8005a1a:	4604      	mov	r4, r0
 8005a1c:	f7ff fff0 	bl	8005a00 <__sinit_lock_acquire>
 8005a20:	69a3      	ldr	r3, [r4, #24]
 8005a22:	b11b      	cbz	r3, 8005a2c <__sinit+0x14>
 8005a24:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005a28:	f7ff bff0 	b.w	8005a0c <__sinit_lock_release>
 8005a2c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8005a30:	6523      	str	r3, [r4, #80]	; 0x50
 8005a32:	4b13      	ldr	r3, [pc, #76]	; (8005a80 <__sinit+0x68>)
 8005a34:	4a13      	ldr	r2, [pc, #76]	; (8005a84 <__sinit+0x6c>)
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	62a2      	str	r2, [r4, #40]	; 0x28
 8005a3a:	42a3      	cmp	r3, r4
 8005a3c:	bf08      	it	eq
 8005a3e:	2301      	moveq	r3, #1
 8005a40:	4620      	mov	r0, r4
 8005a42:	bf08      	it	eq
 8005a44:	61a3      	streq	r3, [r4, #24]
 8005a46:	f000 f81f 	bl	8005a88 <__sfp>
 8005a4a:	6060      	str	r0, [r4, #4]
 8005a4c:	4620      	mov	r0, r4
 8005a4e:	f000 f81b 	bl	8005a88 <__sfp>
 8005a52:	60a0      	str	r0, [r4, #8]
 8005a54:	4620      	mov	r0, r4
 8005a56:	f000 f817 	bl	8005a88 <__sfp>
 8005a5a:	2200      	movs	r2, #0
 8005a5c:	2104      	movs	r1, #4
 8005a5e:	60e0      	str	r0, [r4, #12]
 8005a60:	6860      	ldr	r0, [r4, #4]
 8005a62:	f7ff ff81 	bl	8005968 <std>
 8005a66:	2201      	movs	r2, #1
 8005a68:	2109      	movs	r1, #9
 8005a6a:	68a0      	ldr	r0, [r4, #8]
 8005a6c:	f7ff ff7c 	bl	8005968 <std>
 8005a70:	2202      	movs	r2, #2
 8005a72:	2112      	movs	r1, #18
 8005a74:	68e0      	ldr	r0, [r4, #12]
 8005a76:	f7ff ff77 	bl	8005968 <std>
 8005a7a:	2301      	movs	r3, #1
 8005a7c:	61a3      	str	r3, [r4, #24]
 8005a7e:	e7d1      	b.n	8005a24 <__sinit+0xc>
 8005a80:	08006744 	.word	0x08006744
 8005a84:	080059b1 	.word	0x080059b1

08005a88 <__sfp>:
 8005a88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005a8a:	4607      	mov	r7, r0
 8005a8c:	f7ff ffac 	bl	80059e8 <__sfp_lock_acquire>
 8005a90:	4b1e      	ldr	r3, [pc, #120]	; (8005b0c <__sfp+0x84>)
 8005a92:	681e      	ldr	r6, [r3, #0]
 8005a94:	69b3      	ldr	r3, [r6, #24]
 8005a96:	b913      	cbnz	r3, 8005a9e <__sfp+0x16>
 8005a98:	4630      	mov	r0, r6
 8005a9a:	f7ff ffbd 	bl	8005a18 <__sinit>
 8005a9e:	3648      	adds	r6, #72	; 0x48
 8005aa0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8005aa4:	3b01      	subs	r3, #1
 8005aa6:	d503      	bpl.n	8005ab0 <__sfp+0x28>
 8005aa8:	6833      	ldr	r3, [r6, #0]
 8005aaa:	b30b      	cbz	r3, 8005af0 <__sfp+0x68>
 8005aac:	6836      	ldr	r6, [r6, #0]
 8005aae:	e7f7      	b.n	8005aa0 <__sfp+0x18>
 8005ab0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8005ab4:	b9d5      	cbnz	r5, 8005aec <__sfp+0x64>
 8005ab6:	4b16      	ldr	r3, [pc, #88]	; (8005b10 <__sfp+0x88>)
 8005ab8:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8005abc:	60e3      	str	r3, [r4, #12]
 8005abe:	6665      	str	r5, [r4, #100]	; 0x64
 8005ac0:	f000 f847 	bl	8005b52 <__retarget_lock_init_recursive>
 8005ac4:	f7ff ff96 	bl	80059f4 <__sfp_lock_release>
 8005ac8:	2208      	movs	r2, #8
 8005aca:	4629      	mov	r1, r5
 8005acc:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8005ad0:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8005ad4:	6025      	str	r5, [r4, #0]
 8005ad6:	61a5      	str	r5, [r4, #24]
 8005ad8:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8005adc:	f7ff fd30 	bl	8005540 <memset>
 8005ae0:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8005ae4:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8005ae8:	4620      	mov	r0, r4
 8005aea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005aec:	3468      	adds	r4, #104	; 0x68
 8005aee:	e7d9      	b.n	8005aa4 <__sfp+0x1c>
 8005af0:	2104      	movs	r1, #4
 8005af2:	4638      	mov	r0, r7
 8005af4:	f7ff ff62 	bl	80059bc <__sfmoreglue>
 8005af8:	4604      	mov	r4, r0
 8005afa:	6030      	str	r0, [r6, #0]
 8005afc:	2800      	cmp	r0, #0
 8005afe:	d1d5      	bne.n	8005aac <__sfp+0x24>
 8005b00:	f7ff ff78 	bl	80059f4 <__sfp_lock_release>
 8005b04:	230c      	movs	r3, #12
 8005b06:	603b      	str	r3, [r7, #0]
 8005b08:	e7ee      	b.n	8005ae8 <__sfp+0x60>
 8005b0a:	bf00      	nop
 8005b0c:	08006744 	.word	0x08006744
 8005b10:	ffff0001 	.word	0xffff0001

08005b14 <_fwalk_reent>:
 8005b14:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005b18:	4606      	mov	r6, r0
 8005b1a:	4688      	mov	r8, r1
 8005b1c:	2700      	movs	r7, #0
 8005b1e:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8005b22:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005b26:	f1b9 0901 	subs.w	r9, r9, #1
 8005b2a:	d505      	bpl.n	8005b38 <_fwalk_reent+0x24>
 8005b2c:	6824      	ldr	r4, [r4, #0]
 8005b2e:	2c00      	cmp	r4, #0
 8005b30:	d1f7      	bne.n	8005b22 <_fwalk_reent+0xe>
 8005b32:	4638      	mov	r0, r7
 8005b34:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005b38:	89ab      	ldrh	r3, [r5, #12]
 8005b3a:	2b01      	cmp	r3, #1
 8005b3c:	d907      	bls.n	8005b4e <_fwalk_reent+0x3a>
 8005b3e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005b42:	3301      	adds	r3, #1
 8005b44:	d003      	beq.n	8005b4e <_fwalk_reent+0x3a>
 8005b46:	4629      	mov	r1, r5
 8005b48:	4630      	mov	r0, r6
 8005b4a:	47c0      	blx	r8
 8005b4c:	4307      	orrs	r7, r0
 8005b4e:	3568      	adds	r5, #104	; 0x68
 8005b50:	e7e9      	b.n	8005b26 <_fwalk_reent+0x12>

08005b52 <__retarget_lock_init_recursive>:
 8005b52:	4770      	bx	lr

08005b54 <__retarget_lock_acquire_recursive>:
 8005b54:	4770      	bx	lr

08005b56 <__retarget_lock_release_recursive>:
 8005b56:	4770      	bx	lr

08005b58 <__swhatbuf_r>:
 8005b58:	b570      	push	{r4, r5, r6, lr}
 8005b5a:	460e      	mov	r6, r1
 8005b5c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005b60:	4614      	mov	r4, r2
 8005b62:	2900      	cmp	r1, #0
 8005b64:	461d      	mov	r5, r3
 8005b66:	b096      	sub	sp, #88	; 0x58
 8005b68:	da08      	bge.n	8005b7c <__swhatbuf_r+0x24>
 8005b6a:	2200      	movs	r2, #0
 8005b6c:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8005b70:	602a      	str	r2, [r5, #0]
 8005b72:	061a      	lsls	r2, r3, #24
 8005b74:	d410      	bmi.n	8005b98 <__swhatbuf_r+0x40>
 8005b76:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005b7a:	e00e      	b.n	8005b9a <__swhatbuf_r+0x42>
 8005b7c:	466a      	mov	r2, sp
 8005b7e:	f000 fc91 	bl	80064a4 <_fstat_r>
 8005b82:	2800      	cmp	r0, #0
 8005b84:	dbf1      	blt.n	8005b6a <__swhatbuf_r+0x12>
 8005b86:	9a01      	ldr	r2, [sp, #4]
 8005b88:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8005b8c:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8005b90:	425a      	negs	r2, r3
 8005b92:	415a      	adcs	r2, r3
 8005b94:	602a      	str	r2, [r5, #0]
 8005b96:	e7ee      	b.n	8005b76 <__swhatbuf_r+0x1e>
 8005b98:	2340      	movs	r3, #64	; 0x40
 8005b9a:	2000      	movs	r0, #0
 8005b9c:	6023      	str	r3, [r4, #0]
 8005b9e:	b016      	add	sp, #88	; 0x58
 8005ba0:	bd70      	pop	{r4, r5, r6, pc}
	...

08005ba4 <__smakebuf_r>:
 8005ba4:	898b      	ldrh	r3, [r1, #12]
 8005ba6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8005ba8:	079d      	lsls	r5, r3, #30
 8005baa:	4606      	mov	r6, r0
 8005bac:	460c      	mov	r4, r1
 8005bae:	d507      	bpl.n	8005bc0 <__smakebuf_r+0x1c>
 8005bb0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8005bb4:	6023      	str	r3, [r4, #0]
 8005bb6:	6123      	str	r3, [r4, #16]
 8005bb8:	2301      	movs	r3, #1
 8005bba:	6163      	str	r3, [r4, #20]
 8005bbc:	b002      	add	sp, #8
 8005bbe:	bd70      	pop	{r4, r5, r6, pc}
 8005bc0:	466a      	mov	r2, sp
 8005bc2:	ab01      	add	r3, sp, #4
 8005bc4:	f7ff ffc8 	bl	8005b58 <__swhatbuf_r>
 8005bc8:	9900      	ldr	r1, [sp, #0]
 8005bca:	4605      	mov	r5, r0
 8005bcc:	4630      	mov	r0, r6
 8005bce:	f000 f891 	bl	8005cf4 <_malloc_r>
 8005bd2:	b948      	cbnz	r0, 8005be8 <__smakebuf_r+0x44>
 8005bd4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005bd8:	059a      	lsls	r2, r3, #22
 8005bda:	d4ef      	bmi.n	8005bbc <__smakebuf_r+0x18>
 8005bdc:	f023 0303 	bic.w	r3, r3, #3
 8005be0:	f043 0302 	orr.w	r3, r3, #2
 8005be4:	81a3      	strh	r3, [r4, #12]
 8005be6:	e7e3      	b.n	8005bb0 <__smakebuf_r+0xc>
 8005be8:	4b0d      	ldr	r3, [pc, #52]	; (8005c20 <__smakebuf_r+0x7c>)
 8005bea:	62b3      	str	r3, [r6, #40]	; 0x28
 8005bec:	89a3      	ldrh	r3, [r4, #12]
 8005bee:	6020      	str	r0, [r4, #0]
 8005bf0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005bf4:	81a3      	strh	r3, [r4, #12]
 8005bf6:	9b00      	ldr	r3, [sp, #0]
 8005bf8:	6120      	str	r0, [r4, #16]
 8005bfa:	6163      	str	r3, [r4, #20]
 8005bfc:	9b01      	ldr	r3, [sp, #4]
 8005bfe:	b15b      	cbz	r3, 8005c18 <__smakebuf_r+0x74>
 8005c00:	4630      	mov	r0, r6
 8005c02:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005c06:	f000 fc5f 	bl	80064c8 <_isatty_r>
 8005c0a:	b128      	cbz	r0, 8005c18 <__smakebuf_r+0x74>
 8005c0c:	89a3      	ldrh	r3, [r4, #12]
 8005c0e:	f023 0303 	bic.w	r3, r3, #3
 8005c12:	f043 0301 	orr.w	r3, r3, #1
 8005c16:	81a3      	strh	r3, [r4, #12]
 8005c18:	89a0      	ldrh	r0, [r4, #12]
 8005c1a:	4305      	orrs	r5, r0
 8005c1c:	81a5      	strh	r5, [r4, #12]
 8005c1e:	e7cd      	b.n	8005bbc <__smakebuf_r+0x18>
 8005c20:	080059b1 	.word	0x080059b1

08005c24 <_free_r>:
 8005c24:	b538      	push	{r3, r4, r5, lr}
 8005c26:	4605      	mov	r5, r0
 8005c28:	2900      	cmp	r1, #0
 8005c2a:	d040      	beq.n	8005cae <_free_r+0x8a>
 8005c2c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005c30:	1f0c      	subs	r4, r1, #4
 8005c32:	2b00      	cmp	r3, #0
 8005c34:	bfb8      	it	lt
 8005c36:	18e4      	addlt	r4, r4, r3
 8005c38:	f000 fc76 	bl	8006528 <__malloc_lock>
 8005c3c:	4a1c      	ldr	r2, [pc, #112]	; (8005cb0 <_free_r+0x8c>)
 8005c3e:	6813      	ldr	r3, [r2, #0]
 8005c40:	b933      	cbnz	r3, 8005c50 <_free_r+0x2c>
 8005c42:	6063      	str	r3, [r4, #4]
 8005c44:	6014      	str	r4, [r2, #0]
 8005c46:	4628      	mov	r0, r5
 8005c48:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005c4c:	f000 bc72 	b.w	8006534 <__malloc_unlock>
 8005c50:	42a3      	cmp	r3, r4
 8005c52:	d908      	bls.n	8005c66 <_free_r+0x42>
 8005c54:	6820      	ldr	r0, [r4, #0]
 8005c56:	1821      	adds	r1, r4, r0
 8005c58:	428b      	cmp	r3, r1
 8005c5a:	bf01      	itttt	eq
 8005c5c:	6819      	ldreq	r1, [r3, #0]
 8005c5e:	685b      	ldreq	r3, [r3, #4]
 8005c60:	1809      	addeq	r1, r1, r0
 8005c62:	6021      	streq	r1, [r4, #0]
 8005c64:	e7ed      	b.n	8005c42 <_free_r+0x1e>
 8005c66:	461a      	mov	r2, r3
 8005c68:	685b      	ldr	r3, [r3, #4]
 8005c6a:	b10b      	cbz	r3, 8005c70 <_free_r+0x4c>
 8005c6c:	42a3      	cmp	r3, r4
 8005c6e:	d9fa      	bls.n	8005c66 <_free_r+0x42>
 8005c70:	6811      	ldr	r1, [r2, #0]
 8005c72:	1850      	adds	r0, r2, r1
 8005c74:	42a0      	cmp	r0, r4
 8005c76:	d10b      	bne.n	8005c90 <_free_r+0x6c>
 8005c78:	6820      	ldr	r0, [r4, #0]
 8005c7a:	4401      	add	r1, r0
 8005c7c:	1850      	adds	r0, r2, r1
 8005c7e:	4283      	cmp	r3, r0
 8005c80:	6011      	str	r1, [r2, #0]
 8005c82:	d1e0      	bne.n	8005c46 <_free_r+0x22>
 8005c84:	6818      	ldr	r0, [r3, #0]
 8005c86:	685b      	ldr	r3, [r3, #4]
 8005c88:	4401      	add	r1, r0
 8005c8a:	6011      	str	r1, [r2, #0]
 8005c8c:	6053      	str	r3, [r2, #4]
 8005c8e:	e7da      	b.n	8005c46 <_free_r+0x22>
 8005c90:	d902      	bls.n	8005c98 <_free_r+0x74>
 8005c92:	230c      	movs	r3, #12
 8005c94:	602b      	str	r3, [r5, #0]
 8005c96:	e7d6      	b.n	8005c46 <_free_r+0x22>
 8005c98:	6820      	ldr	r0, [r4, #0]
 8005c9a:	1821      	adds	r1, r4, r0
 8005c9c:	428b      	cmp	r3, r1
 8005c9e:	bf01      	itttt	eq
 8005ca0:	6819      	ldreq	r1, [r3, #0]
 8005ca2:	685b      	ldreq	r3, [r3, #4]
 8005ca4:	1809      	addeq	r1, r1, r0
 8005ca6:	6021      	streq	r1, [r4, #0]
 8005ca8:	6063      	str	r3, [r4, #4]
 8005caa:	6054      	str	r4, [r2, #4]
 8005cac:	e7cb      	b.n	8005c46 <_free_r+0x22>
 8005cae:	bd38      	pop	{r3, r4, r5, pc}
 8005cb0:	200006f8 	.word	0x200006f8

08005cb4 <sbrk_aligned>:
 8005cb4:	b570      	push	{r4, r5, r6, lr}
 8005cb6:	4e0e      	ldr	r6, [pc, #56]	; (8005cf0 <sbrk_aligned+0x3c>)
 8005cb8:	460c      	mov	r4, r1
 8005cba:	6831      	ldr	r1, [r6, #0]
 8005cbc:	4605      	mov	r5, r0
 8005cbe:	b911      	cbnz	r1, 8005cc6 <sbrk_aligned+0x12>
 8005cc0:	f000 fb7a 	bl	80063b8 <_sbrk_r>
 8005cc4:	6030      	str	r0, [r6, #0]
 8005cc6:	4621      	mov	r1, r4
 8005cc8:	4628      	mov	r0, r5
 8005cca:	f000 fb75 	bl	80063b8 <_sbrk_r>
 8005cce:	1c43      	adds	r3, r0, #1
 8005cd0:	d00a      	beq.n	8005ce8 <sbrk_aligned+0x34>
 8005cd2:	1cc4      	adds	r4, r0, #3
 8005cd4:	f024 0403 	bic.w	r4, r4, #3
 8005cd8:	42a0      	cmp	r0, r4
 8005cda:	d007      	beq.n	8005cec <sbrk_aligned+0x38>
 8005cdc:	1a21      	subs	r1, r4, r0
 8005cde:	4628      	mov	r0, r5
 8005ce0:	f000 fb6a 	bl	80063b8 <_sbrk_r>
 8005ce4:	3001      	adds	r0, #1
 8005ce6:	d101      	bne.n	8005cec <sbrk_aligned+0x38>
 8005ce8:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8005cec:	4620      	mov	r0, r4
 8005cee:	bd70      	pop	{r4, r5, r6, pc}
 8005cf0:	200006fc 	.word	0x200006fc

08005cf4 <_malloc_r>:
 8005cf4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005cf8:	1ccd      	adds	r5, r1, #3
 8005cfa:	f025 0503 	bic.w	r5, r5, #3
 8005cfe:	3508      	adds	r5, #8
 8005d00:	2d0c      	cmp	r5, #12
 8005d02:	bf38      	it	cc
 8005d04:	250c      	movcc	r5, #12
 8005d06:	2d00      	cmp	r5, #0
 8005d08:	4607      	mov	r7, r0
 8005d0a:	db01      	blt.n	8005d10 <_malloc_r+0x1c>
 8005d0c:	42a9      	cmp	r1, r5
 8005d0e:	d905      	bls.n	8005d1c <_malloc_r+0x28>
 8005d10:	230c      	movs	r3, #12
 8005d12:	2600      	movs	r6, #0
 8005d14:	603b      	str	r3, [r7, #0]
 8005d16:	4630      	mov	r0, r6
 8005d18:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005d1c:	4e2e      	ldr	r6, [pc, #184]	; (8005dd8 <_malloc_r+0xe4>)
 8005d1e:	f000 fc03 	bl	8006528 <__malloc_lock>
 8005d22:	6833      	ldr	r3, [r6, #0]
 8005d24:	461c      	mov	r4, r3
 8005d26:	bb34      	cbnz	r4, 8005d76 <_malloc_r+0x82>
 8005d28:	4629      	mov	r1, r5
 8005d2a:	4638      	mov	r0, r7
 8005d2c:	f7ff ffc2 	bl	8005cb4 <sbrk_aligned>
 8005d30:	1c43      	adds	r3, r0, #1
 8005d32:	4604      	mov	r4, r0
 8005d34:	d14d      	bne.n	8005dd2 <_malloc_r+0xde>
 8005d36:	6834      	ldr	r4, [r6, #0]
 8005d38:	4626      	mov	r6, r4
 8005d3a:	2e00      	cmp	r6, #0
 8005d3c:	d140      	bne.n	8005dc0 <_malloc_r+0xcc>
 8005d3e:	6823      	ldr	r3, [r4, #0]
 8005d40:	4631      	mov	r1, r6
 8005d42:	4638      	mov	r0, r7
 8005d44:	eb04 0803 	add.w	r8, r4, r3
 8005d48:	f000 fb36 	bl	80063b8 <_sbrk_r>
 8005d4c:	4580      	cmp	r8, r0
 8005d4e:	d13a      	bne.n	8005dc6 <_malloc_r+0xd2>
 8005d50:	6821      	ldr	r1, [r4, #0]
 8005d52:	3503      	adds	r5, #3
 8005d54:	1a6d      	subs	r5, r5, r1
 8005d56:	f025 0503 	bic.w	r5, r5, #3
 8005d5a:	3508      	adds	r5, #8
 8005d5c:	2d0c      	cmp	r5, #12
 8005d5e:	bf38      	it	cc
 8005d60:	250c      	movcc	r5, #12
 8005d62:	4638      	mov	r0, r7
 8005d64:	4629      	mov	r1, r5
 8005d66:	f7ff ffa5 	bl	8005cb4 <sbrk_aligned>
 8005d6a:	3001      	adds	r0, #1
 8005d6c:	d02b      	beq.n	8005dc6 <_malloc_r+0xd2>
 8005d6e:	6823      	ldr	r3, [r4, #0]
 8005d70:	442b      	add	r3, r5
 8005d72:	6023      	str	r3, [r4, #0]
 8005d74:	e00e      	b.n	8005d94 <_malloc_r+0xa0>
 8005d76:	6822      	ldr	r2, [r4, #0]
 8005d78:	1b52      	subs	r2, r2, r5
 8005d7a:	d41e      	bmi.n	8005dba <_malloc_r+0xc6>
 8005d7c:	2a0b      	cmp	r2, #11
 8005d7e:	d916      	bls.n	8005dae <_malloc_r+0xba>
 8005d80:	1961      	adds	r1, r4, r5
 8005d82:	42a3      	cmp	r3, r4
 8005d84:	6025      	str	r5, [r4, #0]
 8005d86:	bf18      	it	ne
 8005d88:	6059      	strne	r1, [r3, #4]
 8005d8a:	6863      	ldr	r3, [r4, #4]
 8005d8c:	bf08      	it	eq
 8005d8e:	6031      	streq	r1, [r6, #0]
 8005d90:	5162      	str	r2, [r4, r5]
 8005d92:	604b      	str	r3, [r1, #4]
 8005d94:	4638      	mov	r0, r7
 8005d96:	f104 060b 	add.w	r6, r4, #11
 8005d9a:	f000 fbcb 	bl	8006534 <__malloc_unlock>
 8005d9e:	f026 0607 	bic.w	r6, r6, #7
 8005da2:	1d23      	adds	r3, r4, #4
 8005da4:	1af2      	subs	r2, r6, r3
 8005da6:	d0b6      	beq.n	8005d16 <_malloc_r+0x22>
 8005da8:	1b9b      	subs	r3, r3, r6
 8005daa:	50a3      	str	r3, [r4, r2]
 8005dac:	e7b3      	b.n	8005d16 <_malloc_r+0x22>
 8005dae:	6862      	ldr	r2, [r4, #4]
 8005db0:	42a3      	cmp	r3, r4
 8005db2:	bf0c      	ite	eq
 8005db4:	6032      	streq	r2, [r6, #0]
 8005db6:	605a      	strne	r2, [r3, #4]
 8005db8:	e7ec      	b.n	8005d94 <_malloc_r+0xa0>
 8005dba:	4623      	mov	r3, r4
 8005dbc:	6864      	ldr	r4, [r4, #4]
 8005dbe:	e7b2      	b.n	8005d26 <_malloc_r+0x32>
 8005dc0:	4634      	mov	r4, r6
 8005dc2:	6876      	ldr	r6, [r6, #4]
 8005dc4:	e7b9      	b.n	8005d3a <_malloc_r+0x46>
 8005dc6:	230c      	movs	r3, #12
 8005dc8:	4638      	mov	r0, r7
 8005dca:	603b      	str	r3, [r7, #0]
 8005dcc:	f000 fbb2 	bl	8006534 <__malloc_unlock>
 8005dd0:	e7a1      	b.n	8005d16 <_malloc_r+0x22>
 8005dd2:	6025      	str	r5, [r4, #0]
 8005dd4:	e7de      	b.n	8005d94 <_malloc_r+0xa0>
 8005dd6:	bf00      	nop
 8005dd8:	200006f8 	.word	0x200006f8

08005ddc <__sfputc_r>:
 8005ddc:	6893      	ldr	r3, [r2, #8]
 8005dde:	b410      	push	{r4}
 8005de0:	3b01      	subs	r3, #1
 8005de2:	2b00      	cmp	r3, #0
 8005de4:	6093      	str	r3, [r2, #8]
 8005de6:	da07      	bge.n	8005df8 <__sfputc_r+0x1c>
 8005de8:	6994      	ldr	r4, [r2, #24]
 8005dea:	42a3      	cmp	r3, r4
 8005dec:	db01      	blt.n	8005df2 <__sfputc_r+0x16>
 8005dee:	290a      	cmp	r1, #10
 8005df0:	d102      	bne.n	8005df8 <__sfputc_r+0x1c>
 8005df2:	bc10      	pop	{r4}
 8005df4:	f7ff bc3a 	b.w	800566c <__swbuf_r>
 8005df8:	6813      	ldr	r3, [r2, #0]
 8005dfa:	1c58      	adds	r0, r3, #1
 8005dfc:	6010      	str	r0, [r2, #0]
 8005dfe:	7019      	strb	r1, [r3, #0]
 8005e00:	4608      	mov	r0, r1
 8005e02:	bc10      	pop	{r4}
 8005e04:	4770      	bx	lr

08005e06 <__sfputs_r>:
 8005e06:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005e08:	4606      	mov	r6, r0
 8005e0a:	460f      	mov	r7, r1
 8005e0c:	4614      	mov	r4, r2
 8005e0e:	18d5      	adds	r5, r2, r3
 8005e10:	42ac      	cmp	r4, r5
 8005e12:	d101      	bne.n	8005e18 <__sfputs_r+0x12>
 8005e14:	2000      	movs	r0, #0
 8005e16:	e007      	b.n	8005e28 <__sfputs_r+0x22>
 8005e18:	463a      	mov	r2, r7
 8005e1a:	4630      	mov	r0, r6
 8005e1c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005e20:	f7ff ffdc 	bl	8005ddc <__sfputc_r>
 8005e24:	1c43      	adds	r3, r0, #1
 8005e26:	d1f3      	bne.n	8005e10 <__sfputs_r+0xa>
 8005e28:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08005e2c <_vfiprintf_r>:
 8005e2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005e30:	460d      	mov	r5, r1
 8005e32:	4614      	mov	r4, r2
 8005e34:	4698      	mov	r8, r3
 8005e36:	4606      	mov	r6, r0
 8005e38:	b09d      	sub	sp, #116	; 0x74
 8005e3a:	b118      	cbz	r0, 8005e44 <_vfiprintf_r+0x18>
 8005e3c:	6983      	ldr	r3, [r0, #24]
 8005e3e:	b90b      	cbnz	r3, 8005e44 <_vfiprintf_r+0x18>
 8005e40:	f7ff fdea 	bl	8005a18 <__sinit>
 8005e44:	4b89      	ldr	r3, [pc, #548]	; (800606c <_vfiprintf_r+0x240>)
 8005e46:	429d      	cmp	r5, r3
 8005e48:	d11b      	bne.n	8005e82 <_vfiprintf_r+0x56>
 8005e4a:	6875      	ldr	r5, [r6, #4]
 8005e4c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005e4e:	07d9      	lsls	r1, r3, #31
 8005e50:	d405      	bmi.n	8005e5e <_vfiprintf_r+0x32>
 8005e52:	89ab      	ldrh	r3, [r5, #12]
 8005e54:	059a      	lsls	r2, r3, #22
 8005e56:	d402      	bmi.n	8005e5e <_vfiprintf_r+0x32>
 8005e58:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005e5a:	f7ff fe7b 	bl	8005b54 <__retarget_lock_acquire_recursive>
 8005e5e:	89ab      	ldrh	r3, [r5, #12]
 8005e60:	071b      	lsls	r3, r3, #28
 8005e62:	d501      	bpl.n	8005e68 <_vfiprintf_r+0x3c>
 8005e64:	692b      	ldr	r3, [r5, #16]
 8005e66:	b9eb      	cbnz	r3, 8005ea4 <_vfiprintf_r+0x78>
 8005e68:	4629      	mov	r1, r5
 8005e6a:	4630      	mov	r0, r6
 8005e6c:	f7ff fc50 	bl	8005710 <__swsetup_r>
 8005e70:	b1c0      	cbz	r0, 8005ea4 <_vfiprintf_r+0x78>
 8005e72:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005e74:	07dc      	lsls	r4, r3, #31
 8005e76:	d50e      	bpl.n	8005e96 <_vfiprintf_r+0x6a>
 8005e78:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005e7c:	b01d      	add	sp, #116	; 0x74
 8005e7e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005e82:	4b7b      	ldr	r3, [pc, #492]	; (8006070 <_vfiprintf_r+0x244>)
 8005e84:	429d      	cmp	r5, r3
 8005e86:	d101      	bne.n	8005e8c <_vfiprintf_r+0x60>
 8005e88:	68b5      	ldr	r5, [r6, #8]
 8005e8a:	e7df      	b.n	8005e4c <_vfiprintf_r+0x20>
 8005e8c:	4b79      	ldr	r3, [pc, #484]	; (8006074 <_vfiprintf_r+0x248>)
 8005e8e:	429d      	cmp	r5, r3
 8005e90:	bf08      	it	eq
 8005e92:	68f5      	ldreq	r5, [r6, #12]
 8005e94:	e7da      	b.n	8005e4c <_vfiprintf_r+0x20>
 8005e96:	89ab      	ldrh	r3, [r5, #12]
 8005e98:	0598      	lsls	r0, r3, #22
 8005e9a:	d4ed      	bmi.n	8005e78 <_vfiprintf_r+0x4c>
 8005e9c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005e9e:	f7ff fe5a 	bl	8005b56 <__retarget_lock_release_recursive>
 8005ea2:	e7e9      	b.n	8005e78 <_vfiprintf_r+0x4c>
 8005ea4:	2300      	movs	r3, #0
 8005ea6:	9309      	str	r3, [sp, #36]	; 0x24
 8005ea8:	2320      	movs	r3, #32
 8005eaa:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005eae:	2330      	movs	r3, #48	; 0x30
 8005eb0:	f04f 0901 	mov.w	r9, #1
 8005eb4:	f8cd 800c 	str.w	r8, [sp, #12]
 8005eb8:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 8006078 <_vfiprintf_r+0x24c>
 8005ebc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005ec0:	4623      	mov	r3, r4
 8005ec2:	469a      	mov	sl, r3
 8005ec4:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005ec8:	b10a      	cbz	r2, 8005ece <_vfiprintf_r+0xa2>
 8005eca:	2a25      	cmp	r2, #37	; 0x25
 8005ecc:	d1f9      	bne.n	8005ec2 <_vfiprintf_r+0x96>
 8005ece:	ebba 0b04 	subs.w	fp, sl, r4
 8005ed2:	d00b      	beq.n	8005eec <_vfiprintf_r+0xc0>
 8005ed4:	465b      	mov	r3, fp
 8005ed6:	4622      	mov	r2, r4
 8005ed8:	4629      	mov	r1, r5
 8005eda:	4630      	mov	r0, r6
 8005edc:	f7ff ff93 	bl	8005e06 <__sfputs_r>
 8005ee0:	3001      	adds	r0, #1
 8005ee2:	f000 80aa 	beq.w	800603a <_vfiprintf_r+0x20e>
 8005ee6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005ee8:	445a      	add	r2, fp
 8005eea:	9209      	str	r2, [sp, #36]	; 0x24
 8005eec:	f89a 3000 	ldrb.w	r3, [sl]
 8005ef0:	2b00      	cmp	r3, #0
 8005ef2:	f000 80a2 	beq.w	800603a <_vfiprintf_r+0x20e>
 8005ef6:	2300      	movs	r3, #0
 8005ef8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005efc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005f00:	f10a 0a01 	add.w	sl, sl, #1
 8005f04:	9304      	str	r3, [sp, #16]
 8005f06:	9307      	str	r3, [sp, #28]
 8005f08:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005f0c:	931a      	str	r3, [sp, #104]	; 0x68
 8005f0e:	4654      	mov	r4, sl
 8005f10:	2205      	movs	r2, #5
 8005f12:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005f16:	4858      	ldr	r0, [pc, #352]	; (8006078 <_vfiprintf_r+0x24c>)
 8005f18:	f000 faf8 	bl	800650c <memchr>
 8005f1c:	9a04      	ldr	r2, [sp, #16]
 8005f1e:	b9d8      	cbnz	r0, 8005f58 <_vfiprintf_r+0x12c>
 8005f20:	06d1      	lsls	r1, r2, #27
 8005f22:	bf44      	itt	mi
 8005f24:	2320      	movmi	r3, #32
 8005f26:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005f2a:	0713      	lsls	r3, r2, #28
 8005f2c:	bf44      	itt	mi
 8005f2e:	232b      	movmi	r3, #43	; 0x2b
 8005f30:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005f34:	f89a 3000 	ldrb.w	r3, [sl]
 8005f38:	2b2a      	cmp	r3, #42	; 0x2a
 8005f3a:	d015      	beq.n	8005f68 <_vfiprintf_r+0x13c>
 8005f3c:	4654      	mov	r4, sl
 8005f3e:	2000      	movs	r0, #0
 8005f40:	f04f 0c0a 	mov.w	ip, #10
 8005f44:	9a07      	ldr	r2, [sp, #28]
 8005f46:	4621      	mov	r1, r4
 8005f48:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005f4c:	3b30      	subs	r3, #48	; 0x30
 8005f4e:	2b09      	cmp	r3, #9
 8005f50:	d94e      	bls.n	8005ff0 <_vfiprintf_r+0x1c4>
 8005f52:	b1b0      	cbz	r0, 8005f82 <_vfiprintf_r+0x156>
 8005f54:	9207      	str	r2, [sp, #28]
 8005f56:	e014      	b.n	8005f82 <_vfiprintf_r+0x156>
 8005f58:	eba0 0308 	sub.w	r3, r0, r8
 8005f5c:	fa09 f303 	lsl.w	r3, r9, r3
 8005f60:	4313      	orrs	r3, r2
 8005f62:	46a2      	mov	sl, r4
 8005f64:	9304      	str	r3, [sp, #16]
 8005f66:	e7d2      	b.n	8005f0e <_vfiprintf_r+0xe2>
 8005f68:	9b03      	ldr	r3, [sp, #12]
 8005f6a:	1d19      	adds	r1, r3, #4
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	9103      	str	r1, [sp, #12]
 8005f70:	2b00      	cmp	r3, #0
 8005f72:	bfbb      	ittet	lt
 8005f74:	425b      	neglt	r3, r3
 8005f76:	f042 0202 	orrlt.w	r2, r2, #2
 8005f7a:	9307      	strge	r3, [sp, #28]
 8005f7c:	9307      	strlt	r3, [sp, #28]
 8005f7e:	bfb8      	it	lt
 8005f80:	9204      	strlt	r2, [sp, #16]
 8005f82:	7823      	ldrb	r3, [r4, #0]
 8005f84:	2b2e      	cmp	r3, #46	; 0x2e
 8005f86:	d10c      	bne.n	8005fa2 <_vfiprintf_r+0x176>
 8005f88:	7863      	ldrb	r3, [r4, #1]
 8005f8a:	2b2a      	cmp	r3, #42	; 0x2a
 8005f8c:	d135      	bne.n	8005ffa <_vfiprintf_r+0x1ce>
 8005f8e:	9b03      	ldr	r3, [sp, #12]
 8005f90:	3402      	adds	r4, #2
 8005f92:	1d1a      	adds	r2, r3, #4
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	9203      	str	r2, [sp, #12]
 8005f98:	2b00      	cmp	r3, #0
 8005f9a:	bfb8      	it	lt
 8005f9c:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8005fa0:	9305      	str	r3, [sp, #20]
 8005fa2:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 800607c <_vfiprintf_r+0x250>
 8005fa6:	2203      	movs	r2, #3
 8005fa8:	4650      	mov	r0, sl
 8005faa:	7821      	ldrb	r1, [r4, #0]
 8005fac:	f000 faae 	bl	800650c <memchr>
 8005fb0:	b140      	cbz	r0, 8005fc4 <_vfiprintf_r+0x198>
 8005fb2:	2340      	movs	r3, #64	; 0x40
 8005fb4:	eba0 000a 	sub.w	r0, r0, sl
 8005fb8:	fa03 f000 	lsl.w	r0, r3, r0
 8005fbc:	9b04      	ldr	r3, [sp, #16]
 8005fbe:	3401      	adds	r4, #1
 8005fc0:	4303      	orrs	r3, r0
 8005fc2:	9304      	str	r3, [sp, #16]
 8005fc4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005fc8:	2206      	movs	r2, #6
 8005fca:	482d      	ldr	r0, [pc, #180]	; (8006080 <_vfiprintf_r+0x254>)
 8005fcc:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005fd0:	f000 fa9c 	bl	800650c <memchr>
 8005fd4:	2800      	cmp	r0, #0
 8005fd6:	d03f      	beq.n	8006058 <_vfiprintf_r+0x22c>
 8005fd8:	4b2a      	ldr	r3, [pc, #168]	; (8006084 <_vfiprintf_r+0x258>)
 8005fda:	bb1b      	cbnz	r3, 8006024 <_vfiprintf_r+0x1f8>
 8005fdc:	9b03      	ldr	r3, [sp, #12]
 8005fde:	3307      	adds	r3, #7
 8005fe0:	f023 0307 	bic.w	r3, r3, #7
 8005fe4:	3308      	adds	r3, #8
 8005fe6:	9303      	str	r3, [sp, #12]
 8005fe8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005fea:	443b      	add	r3, r7
 8005fec:	9309      	str	r3, [sp, #36]	; 0x24
 8005fee:	e767      	b.n	8005ec0 <_vfiprintf_r+0x94>
 8005ff0:	460c      	mov	r4, r1
 8005ff2:	2001      	movs	r0, #1
 8005ff4:	fb0c 3202 	mla	r2, ip, r2, r3
 8005ff8:	e7a5      	b.n	8005f46 <_vfiprintf_r+0x11a>
 8005ffa:	2300      	movs	r3, #0
 8005ffc:	f04f 0c0a 	mov.w	ip, #10
 8006000:	4619      	mov	r1, r3
 8006002:	3401      	adds	r4, #1
 8006004:	9305      	str	r3, [sp, #20]
 8006006:	4620      	mov	r0, r4
 8006008:	f810 2b01 	ldrb.w	r2, [r0], #1
 800600c:	3a30      	subs	r2, #48	; 0x30
 800600e:	2a09      	cmp	r2, #9
 8006010:	d903      	bls.n	800601a <_vfiprintf_r+0x1ee>
 8006012:	2b00      	cmp	r3, #0
 8006014:	d0c5      	beq.n	8005fa2 <_vfiprintf_r+0x176>
 8006016:	9105      	str	r1, [sp, #20]
 8006018:	e7c3      	b.n	8005fa2 <_vfiprintf_r+0x176>
 800601a:	4604      	mov	r4, r0
 800601c:	2301      	movs	r3, #1
 800601e:	fb0c 2101 	mla	r1, ip, r1, r2
 8006022:	e7f0      	b.n	8006006 <_vfiprintf_r+0x1da>
 8006024:	ab03      	add	r3, sp, #12
 8006026:	9300      	str	r3, [sp, #0]
 8006028:	462a      	mov	r2, r5
 800602a:	4630      	mov	r0, r6
 800602c:	4b16      	ldr	r3, [pc, #88]	; (8006088 <_vfiprintf_r+0x25c>)
 800602e:	a904      	add	r1, sp, #16
 8006030:	f3af 8000 	nop.w
 8006034:	4607      	mov	r7, r0
 8006036:	1c78      	adds	r0, r7, #1
 8006038:	d1d6      	bne.n	8005fe8 <_vfiprintf_r+0x1bc>
 800603a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800603c:	07d9      	lsls	r1, r3, #31
 800603e:	d405      	bmi.n	800604c <_vfiprintf_r+0x220>
 8006040:	89ab      	ldrh	r3, [r5, #12]
 8006042:	059a      	lsls	r2, r3, #22
 8006044:	d402      	bmi.n	800604c <_vfiprintf_r+0x220>
 8006046:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006048:	f7ff fd85 	bl	8005b56 <__retarget_lock_release_recursive>
 800604c:	89ab      	ldrh	r3, [r5, #12]
 800604e:	065b      	lsls	r3, r3, #25
 8006050:	f53f af12 	bmi.w	8005e78 <_vfiprintf_r+0x4c>
 8006054:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006056:	e711      	b.n	8005e7c <_vfiprintf_r+0x50>
 8006058:	ab03      	add	r3, sp, #12
 800605a:	9300      	str	r3, [sp, #0]
 800605c:	462a      	mov	r2, r5
 800605e:	4630      	mov	r0, r6
 8006060:	4b09      	ldr	r3, [pc, #36]	; (8006088 <_vfiprintf_r+0x25c>)
 8006062:	a904      	add	r1, sp, #16
 8006064:	f000 f882 	bl	800616c <_printf_i>
 8006068:	e7e4      	b.n	8006034 <_vfiprintf_r+0x208>
 800606a:	bf00      	nop
 800606c:	08006768 	.word	0x08006768
 8006070:	08006788 	.word	0x08006788
 8006074:	08006748 	.word	0x08006748
 8006078:	080067a8 	.word	0x080067a8
 800607c:	080067ae 	.word	0x080067ae
 8006080:	080067b2 	.word	0x080067b2
 8006084:	00000000 	.word	0x00000000
 8006088:	08005e07 	.word	0x08005e07

0800608c <_printf_common>:
 800608c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006090:	4616      	mov	r6, r2
 8006092:	4699      	mov	r9, r3
 8006094:	688a      	ldr	r2, [r1, #8]
 8006096:	690b      	ldr	r3, [r1, #16]
 8006098:	4607      	mov	r7, r0
 800609a:	4293      	cmp	r3, r2
 800609c:	bfb8      	it	lt
 800609e:	4613      	movlt	r3, r2
 80060a0:	6033      	str	r3, [r6, #0]
 80060a2:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80060a6:	460c      	mov	r4, r1
 80060a8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80060ac:	b10a      	cbz	r2, 80060b2 <_printf_common+0x26>
 80060ae:	3301      	adds	r3, #1
 80060b0:	6033      	str	r3, [r6, #0]
 80060b2:	6823      	ldr	r3, [r4, #0]
 80060b4:	0699      	lsls	r1, r3, #26
 80060b6:	bf42      	ittt	mi
 80060b8:	6833      	ldrmi	r3, [r6, #0]
 80060ba:	3302      	addmi	r3, #2
 80060bc:	6033      	strmi	r3, [r6, #0]
 80060be:	6825      	ldr	r5, [r4, #0]
 80060c0:	f015 0506 	ands.w	r5, r5, #6
 80060c4:	d106      	bne.n	80060d4 <_printf_common+0x48>
 80060c6:	f104 0a19 	add.w	sl, r4, #25
 80060ca:	68e3      	ldr	r3, [r4, #12]
 80060cc:	6832      	ldr	r2, [r6, #0]
 80060ce:	1a9b      	subs	r3, r3, r2
 80060d0:	42ab      	cmp	r3, r5
 80060d2:	dc28      	bgt.n	8006126 <_printf_common+0x9a>
 80060d4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80060d8:	1e13      	subs	r3, r2, #0
 80060da:	6822      	ldr	r2, [r4, #0]
 80060dc:	bf18      	it	ne
 80060de:	2301      	movne	r3, #1
 80060e0:	0692      	lsls	r2, r2, #26
 80060e2:	d42d      	bmi.n	8006140 <_printf_common+0xb4>
 80060e4:	4649      	mov	r1, r9
 80060e6:	4638      	mov	r0, r7
 80060e8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80060ec:	47c0      	blx	r8
 80060ee:	3001      	adds	r0, #1
 80060f0:	d020      	beq.n	8006134 <_printf_common+0xa8>
 80060f2:	6823      	ldr	r3, [r4, #0]
 80060f4:	68e5      	ldr	r5, [r4, #12]
 80060f6:	f003 0306 	and.w	r3, r3, #6
 80060fa:	2b04      	cmp	r3, #4
 80060fc:	bf18      	it	ne
 80060fe:	2500      	movne	r5, #0
 8006100:	6832      	ldr	r2, [r6, #0]
 8006102:	f04f 0600 	mov.w	r6, #0
 8006106:	68a3      	ldr	r3, [r4, #8]
 8006108:	bf08      	it	eq
 800610a:	1aad      	subeq	r5, r5, r2
 800610c:	6922      	ldr	r2, [r4, #16]
 800610e:	bf08      	it	eq
 8006110:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006114:	4293      	cmp	r3, r2
 8006116:	bfc4      	itt	gt
 8006118:	1a9b      	subgt	r3, r3, r2
 800611a:	18ed      	addgt	r5, r5, r3
 800611c:	341a      	adds	r4, #26
 800611e:	42b5      	cmp	r5, r6
 8006120:	d11a      	bne.n	8006158 <_printf_common+0xcc>
 8006122:	2000      	movs	r0, #0
 8006124:	e008      	b.n	8006138 <_printf_common+0xac>
 8006126:	2301      	movs	r3, #1
 8006128:	4652      	mov	r2, sl
 800612a:	4649      	mov	r1, r9
 800612c:	4638      	mov	r0, r7
 800612e:	47c0      	blx	r8
 8006130:	3001      	adds	r0, #1
 8006132:	d103      	bne.n	800613c <_printf_common+0xb0>
 8006134:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006138:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800613c:	3501      	adds	r5, #1
 800613e:	e7c4      	b.n	80060ca <_printf_common+0x3e>
 8006140:	2030      	movs	r0, #48	; 0x30
 8006142:	18e1      	adds	r1, r4, r3
 8006144:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006148:	1c5a      	adds	r2, r3, #1
 800614a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800614e:	4422      	add	r2, r4
 8006150:	3302      	adds	r3, #2
 8006152:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006156:	e7c5      	b.n	80060e4 <_printf_common+0x58>
 8006158:	2301      	movs	r3, #1
 800615a:	4622      	mov	r2, r4
 800615c:	4649      	mov	r1, r9
 800615e:	4638      	mov	r0, r7
 8006160:	47c0      	blx	r8
 8006162:	3001      	adds	r0, #1
 8006164:	d0e6      	beq.n	8006134 <_printf_common+0xa8>
 8006166:	3601      	adds	r6, #1
 8006168:	e7d9      	b.n	800611e <_printf_common+0x92>
	...

0800616c <_printf_i>:
 800616c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006170:	7e0f      	ldrb	r7, [r1, #24]
 8006172:	4691      	mov	r9, r2
 8006174:	2f78      	cmp	r7, #120	; 0x78
 8006176:	4680      	mov	r8, r0
 8006178:	460c      	mov	r4, r1
 800617a:	469a      	mov	sl, r3
 800617c:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800617e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8006182:	d807      	bhi.n	8006194 <_printf_i+0x28>
 8006184:	2f62      	cmp	r7, #98	; 0x62
 8006186:	d80a      	bhi.n	800619e <_printf_i+0x32>
 8006188:	2f00      	cmp	r7, #0
 800618a:	f000 80d9 	beq.w	8006340 <_printf_i+0x1d4>
 800618e:	2f58      	cmp	r7, #88	; 0x58
 8006190:	f000 80a4 	beq.w	80062dc <_printf_i+0x170>
 8006194:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006198:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800619c:	e03a      	b.n	8006214 <_printf_i+0xa8>
 800619e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80061a2:	2b15      	cmp	r3, #21
 80061a4:	d8f6      	bhi.n	8006194 <_printf_i+0x28>
 80061a6:	a101      	add	r1, pc, #4	; (adr r1, 80061ac <_printf_i+0x40>)
 80061a8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80061ac:	08006205 	.word	0x08006205
 80061b0:	08006219 	.word	0x08006219
 80061b4:	08006195 	.word	0x08006195
 80061b8:	08006195 	.word	0x08006195
 80061bc:	08006195 	.word	0x08006195
 80061c0:	08006195 	.word	0x08006195
 80061c4:	08006219 	.word	0x08006219
 80061c8:	08006195 	.word	0x08006195
 80061cc:	08006195 	.word	0x08006195
 80061d0:	08006195 	.word	0x08006195
 80061d4:	08006195 	.word	0x08006195
 80061d8:	08006327 	.word	0x08006327
 80061dc:	08006249 	.word	0x08006249
 80061e0:	08006309 	.word	0x08006309
 80061e4:	08006195 	.word	0x08006195
 80061e8:	08006195 	.word	0x08006195
 80061ec:	08006349 	.word	0x08006349
 80061f0:	08006195 	.word	0x08006195
 80061f4:	08006249 	.word	0x08006249
 80061f8:	08006195 	.word	0x08006195
 80061fc:	08006195 	.word	0x08006195
 8006200:	08006311 	.word	0x08006311
 8006204:	682b      	ldr	r3, [r5, #0]
 8006206:	1d1a      	adds	r2, r3, #4
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	602a      	str	r2, [r5, #0]
 800620c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006210:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006214:	2301      	movs	r3, #1
 8006216:	e0a4      	b.n	8006362 <_printf_i+0x1f6>
 8006218:	6820      	ldr	r0, [r4, #0]
 800621a:	6829      	ldr	r1, [r5, #0]
 800621c:	0606      	lsls	r6, r0, #24
 800621e:	f101 0304 	add.w	r3, r1, #4
 8006222:	d50a      	bpl.n	800623a <_printf_i+0xce>
 8006224:	680e      	ldr	r6, [r1, #0]
 8006226:	602b      	str	r3, [r5, #0]
 8006228:	2e00      	cmp	r6, #0
 800622a:	da03      	bge.n	8006234 <_printf_i+0xc8>
 800622c:	232d      	movs	r3, #45	; 0x2d
 800622e:	4276      	negs	r6, r6
 8006230:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006234:	230a      	movs	r3, #10
 8006236:	485e      	ldr	r0, [pc, #376]	; (80063b0 <_printf_i+0x244>)
 8006238:	e019      	b.n	800626e <_printf_i+0x102>
 800623a:	680e      	ldr	r6, [r1, #0]
 800623c:	f010 0f40 	tst.w	r0, #64	; 0x40
 8006240:	602b      	str	r3, [r5, #0]
 8006242:	bf18      	it	ne
 8006244:	b236      	sxthne	r6, r6
 8006246:	e7ef      	b.n	8006228 <_printf_i+0xbc>
 8006248:	682b      	ldr	r3, [r5, #0]
 800624a:	6820      	ldr	r0, [r4, #0]
 800624c:	1d19      	adds	r1, r3, #4
 800624e:	6029      	str	r1, [r5, #0]
 8006250:	0601      	lsls	r1, r0, #24
 8006252:	d501      	bpl.n	8006258 <_printf_i+0xec>
 8006254:	681e      	ldr	r6, [r3, #0]
 8006256:	e002      	b.n	800625e <_printf_i+0xf2>
 8006258:	0646      	lsls	r6, r0, #25
 800625a:	d5fb      	bpl.n	8006254 <_printf_i+0xe8>
 800625c:	881e      	ldrh	r6, [r3, #0]
 800625e:	2f6f      	cmp	r7, #111	; 0x6f
 8006260:	bf0c      	ite	eq
 8006262:	2308      	moveq	r3, #8
 8006264:	230a      	movne	r3, #10
 8006266:	4852      	ldr	r0, [pc, #328]	; (80063b0 <_printf_i+0x244>)
 8006268:	2100      	movs	r1, #0
 800626a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800626e:	6865      	ldr	r5, [r4, #4]
 8006270:	2d00      	cmp	r5, #0
 8006272:	bfa8      	it	ge
 8006274:	6821      	ldrge	r1, [r4, #0]
 8006276:	60a5      	str	r5, [r4, #8]
 8006278:	bfa4      	itt	ge
 800627a:	f021 0104 	bicge.w	r1, r1, #4
 800627e:	6021      	strge	r1, [r4, #0]
 8006280:	b90e      	cbnz	r6, 8006286 <_printf_i+0x11a>
 8006282:	2d00      	cmp	r5, #0
 8006284:	d04d      	beq.n	8006322 <_printf_i+0x1b6>
 8006286:	4615      	mov	r5, r2
 8006288:	fbb6 f1f3 	udiv	r1, r6, r3
 800628c:	fb03 6711 	mls	r7, r3, r1, r6
 8006290:	5dc7      	ldrb	r7, [r0, r7]
 8006292:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8006296:	4637      	mov	r7, r6
 8006298:	42bb      	cmp	r3, r7
 800629a:	460e      	mov	r6, r1
 800629c:	d9f4      	bls.n	8006288 <_printf_i+0x11c>
 800629e:	2b08      	cmp	r3, #8
 80062a0:	d10b      	bne.n	80062ba <_printf_i+0x14e>
 80062a2:	6823      	ldr	r3, [r4, #0]
 80062a4:	07de      	lsls	r6, r3, #31
 80062a6:	d508      	bpl.n	80062ba <_printf_i+0x14e>
 80062a8:	6923      	ldr	r3, [r4, #16]
 80062aa:	6861      	ldr	r1, [r4, #4]
 80062ac:	4299      	cmp	r1, r3
 80062ae:	bfde      	ittt	le
 80062b0:	2330      	movle	r3, #48	; 0x30
 80062b2:	f805 3c01 	strble.w	r3, [r5, #-1]
 80062b6:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 80062ba:	1b52      	subs	r2, r2, r5
 80062bc:	6122      	str	r2, [r4, #16]
 80062be:	464b      	mov	r3, r9
 80062c0:	4621      	mov	r1, r4
 80062c2:	4640      	mov	r0, r8
 80062c4:	f8cd a000 	str.w	sl, [sp]
 80062c8:	aa03      	add	r2, sp, #12
 80062ca:	f7ff fedf 	bl	800608c <_printf_common>
 80062ce:	3001      	adds	r0, #1
 80062d0:	d14c      	bne.n	800636c <_printf_i+0x200>
 80062d2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80062d6:	b004      	add	sp, #16
 80062d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80062dc:	4834      	ldr	r0, [pc, #208]	; (80063b0 <_printf_i+0x244>)
 80062de:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80062e2:	6829      	ldr	r1, [r5, #0]
 80062e4:	6823      	ldr	r3, [r4, #0]
 80062e6:	f851 6b04 	ldr.w	r6, [r1], #4
 80062ea:	6029      	str	r1, [r5, #0]
 80062ec:	061d      	lsls	r5, r3, #24
 80062ee:	d514      	bpl.n	800631a <_printf_i+0x1ae>
 80062f0:	07df      	lsls	r7, r3, #31
 80062f2:	bf44      	itt	mi
 80062f4:	f043 0320 	orrmi.w	r3, r3, #32
 80062f8:	6023      	strmi	r3, [r4, #0]
 80062fa:	b91e      	cbnz	r6, 8006304 <_printf_i+0x198>
 80062fc:	6823      	ldr	r3, [r4, #0]
 80062fe:	f023 0320 	bic.w	r3, r3, #32
 8006302:	6023      	str	r3, [r4, #0]
 8006304:	2310      	movs	r3, #16
 8006306:	e7af      	b.n	8006268 <_printf_i+0xfc>
 8006308:	6823      	ldr	r3, [r4, #0]
 800630a:	f043 0320 	orr.w	r3, r3, #32
 800630e:	6023      	str	r3, [r4, #0]
 8006310:	2378      	movs	r3, #120	; 0x78
 8006312:	4828      	ldr	r0, [pc, #160]	; (80063b4 <_printf_i+0x248>)
 8006314:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006318:	e7e3      	b.n	80062e2 <_printf_i+0x176>
 800631a:	0659      	lsls	r1, r3, #25
 800631c:	bf48      	it	mi
 800631e:	b2b6      	uxthmi	r6, r6
 8006320:	e7e6      	b.n	80062f0 <_printf_i+0x184>
 8006322:	4615      	mov	r5, r2
 8006324:	e7bb      	b.n	800629e <_printf_i+0x132>
 8006326:	682b      	ldr	r3, [r5, #0]
 8006328:	6826      	ldr	r6, [r4, #0]
 800632a:	1d18      	adds	r0, r3, #4
 800632c:	6961      	ldr	r1, [r4, #20]
 800632e:	6028      	str	r0, [r5, #0]
 8006330:	0635      	lsls	r5, r6, #24
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	d501      	bpl.n	800633a <_printf_i+0x1ce>
 8006336:	6019      	str	r1, [r3, #0]
 8006338:	e002      	b.n	8006340 <_printf_i+0x1d4>
 800633a:	0670      	lsls	r0, r6, #25
 800633c:	d5fb      	bpl.n	8006336 <_printf_i+0x1ca>
 800633e:	8019      	strh	r1, [r3, #0]
 8006340:	2300      	movs	r3, #0
 8006342:	4615      	mov	r5, r2
 8006344:	6123      	str	r3, [r4, #16]
 8006346:	e7ba      	b.n	80062be <_printf_i+0x152>
 8006348:	682b      	ldr	r3, [r5, #0]
 800634a:	2100      	movs	r1, #0
 800634c:	1d1a      	adds	r2, r3, #4
 800634e:	602a      	str	r2, [r5, #0]
 8006350:	681d      	ldr	r5, [r3, #0]
 8006352:	6862      	ldr	r2, [r4, #4]
 8006354:	4628      	mov	r0, r5
 8006356:	f000 f8d9 	bl	800650c <memchr>
 800635a:	b108      	cbz	r0, 8006360 <_printf_i+0x1f4>
 800635c:	1b40      	subs	r0, r0, r5
 800635e:	6060      	str	r0, [r4, #4]
 8006360:	6863      	ldr	r3, [r4, #4]
 8006362:	6123      	str	r3, [r4, #16]
 8006364:	2300      	movs	r3, #0
 8006366:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800636a:	e7a8      	b.n	80062be <_printf_i+0x152>
 800636c:	462a      	mov	r2, r5
 800636e:	4649      	mov	r1, r9
 8006370:	4640      	mov	r0, r8
 8006372:	6923      	ldr	r3, [r4, #16]
 8006374:	47d0      	blx	sl
 8006376:	3001      	adds	r0, #1
 8006378:	d0ab      	beq.n	80062d2 <_printf_i+0x166>
 800637a:	6823      	ldr	r3, [r4, #0]
 800637c:	079b      	lsls	r3, r3, #30
 800637e:	d413      	bmi.n	80063a8 <_printf_i+0x23c>
 8006380:	68e0      	ldr	r0, [r4, #12]
 8006382:	9b03      	ldr	r3, [sp, #12]
 8006384:	4298      	cmp	r0, r3
 8006386:	bfb8      	it	lt
 8006388:	4618      	movlt	r0, r3
 800638a:	e7a4      	b.n	80062d6 <_printf_i+0x16a>
 800638c:	2301      	movs	r3, #1
 800638e:	4632      	mov	r2, r6
 8006390:	4649      	mov	r1, r9
 8006392:	4640      	mov	r0, r8
 8006394:	47d0      	blx	sl
 8006396:	3001      	adds	r0, #1
 8006398:	d09b      	beq.n	80062d2 <_printf_i+0x166>
 800639a:	3501      	adds	r5, #1
 800639c:	68e3      	ldr	r3, [r4, #12]
 800639e:	9903      	ldr	r1, [sp, #12]
 80063a0:	1a5b      	subs	r3, r3, r1
 80063a2:	42ab      	cmp	r3, r5
 80063a4:	dcf2      	bgt.n	800638c <_printf_i+0x220>
 80063a6:	e7eb      	b.n	8006380 <_printf_i+0x214>
 80063a8:	2500      	movs	r5, #0
 80063aa:	f104 0619 	add.w	r6, r4, #25
 80063ae:	e7f5      	b.n	800639c <_printf_i+0x230>
 80063b0:	080067b9 	.word	0x080067b9
 80063b4:	080067ca 	.word	0x080067ca

080063b8 <_sbrk_r>:
 80063b8:	b538      	push	{r3, r4, r5, lr}
 80063ba:	2300      	movs	r3, #0
 80063bc:	4d05      	ldr	r5, [pc, #20]	; (80063d4 <_sbrk_r+0x1c>)
 80063be:	4604      	mov	r4, r0
 80063c0:	4608      	mov	r0, r1
 80063c2:	602b      	str	r3, [r5, #0]
 80063c4:	f7fa fee2 	bl	800118c <_sbrk>
 80063c8:	1c43      	adds	r3, r0, #1
 80063ca:	d102      	bne.n	80063d2 <_sbrk_r+0x1a>
 80063cc:	682b      	ldr	r3, [r5, #0]
 80063ce:	b103      	cbz	r3, 80063d2 <_sbrk_r+0x1a>
 80063d0:	6023      	str	r3, [r4, #0]
 80063d2:	bd38      	pop	{r3, r4, r5, pc}
 80063d4:	20000700 	.word	0x20000700

080063d8 <__sread>:
 80063d8:	b510      	push	{r4, lr}
 80063da:	460c      	mov	r4, r1
 80063dc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80063e0:	f000 f8ae 	bl	8006540 <_read_r>
 80063e4:	2800      	cmp	r0, #0
 80063e6:	bfab      	itete	ge
 80063e8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80063ea:	89a3      	ldrhlt	r3, [r4, #12]
 80063ec:	181b      	addge	r3, r3, r0
 80063ee:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80063f2:	bfac      	ite	ge
 80063f4:	6563      	strge	r3, [r4, #84]	; 0x54
 80063f6:	81a3      	strhlt	r3, [r4, #12]
 80063f8:	bd10      	pop	{r4, pc}

080063fa <__swrite>:
 80063fa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80063fe:	461f      	mov	r7, r3
 8006400:	898b      	ldrh	r3, [r1, #12]
 8006402:	4605      	mov	r5, r0
 8006404:	05db      	lsls	r3, r3, #23
 8006406:	460c      	mov	r4, r1
 8006408:	4616      	mov	r6, r2
 800640a:	d505      	bpl.n	8006418 <__swrite+0x1e>
 800640c:	2302      	movs	r3, #2
 800640e:	2200      	movs	r2, #0
 8006410:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006414:	f000 f868 	bl	80064e8 <_lseek_r>
 8006418:	89a3      	ldrh	r3, [r4, #12]
 800641a:	4632      	mov	r2, r6
 800641c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006420:	81a3      	strh	r3, [r4, #12]
 8006422:	4628      	mov	r0, r5
 8006424:	463b      	mov	r3, r7
 8006426:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800642a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800642e:	f000 b817 	b.w	8006460 <_write_r>

08006432 <__sseek>:
 8006432:	b510      	push	{r4, lr}
 8006434:	460c      	mov	r4, r1
 8006436:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800643a:	f000 f855 	bl	80064e8 <_lseek_r>
 800643e:	1c43      	adds	r3, r0, #1
 8006440:	89a3      	ldrh	r3, [r4, #12]
 8006442:	bf15      	itete	ne
 8006444:	6560      	strne	r0, [r4, #84]	; 0x54
 8006446:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800644a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800644e:	81a3      	strheq	r3, [r4, #12]
 8006450:	bf18      	it	ne
 8006452:	81a3      	strhne	r3, [r4, #12]
 8006454:	bd10      	pop	{r4, pc}

08006456 <__sclose>:
 8006456:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800645a:	f000 b813 	b.w	8006484 <_close_r>
	...

08006460 <_write_r>:
 8006460:	b538      	push	{r3, r4, r5, lr}
 8006462:	4604      	mov	r4, r0
 8006464:	4608      	mov	r0, r1
 8006466:	4611      	mov	r1, r2
 8006468:	2200      	movs	r2, #0
 800646a:	4d05      	ldr	r5, [pc, #20]	; (8006480 <_write_r+0x20>)
 800646c:	602a      	str	r2, [r5, #0]
 800646e:	461a      	mov	r2, r3
 8006470:	f7fa fe6f 	bl	8001152 <_write>
 8006474:	1c43      	adds	r3, r0, #1
 8006476:	d102      	bne.n	800647e <_write_r+0x1e>
 8006478:	682b      	ldr	r3, [r5, #0]
 800647a:	b103      	cbz	r3, 800647e <_write_r+0x1e>
 800647c:	6023      	str	r3, [r4, #0]
 800647e:	bd38      	pop	{r3, r4, r5, pc}
 8006480:	20000700 	.word	0x20000700

08006484 <_close_r>:
 8006484:	b538      	push	{r3, r4, r5, lr}
 8006486:	2300      	movs	r3, #0
 8006488:	4d05      	ldr	r5, [pc, #20]	; (80064a0 <_close_r+0x1c>)
 800648a:	4604      	mov	r4, r0
 800648c:	4608      	mov	r0, r1
 800648e:	602b      	str	r3, [r5, #0]
 8006490:	f000 f868 	bl	8006564 <_close>
 8006494:	1c43      	adds	r3, r0, #1
 8006496:	d102      	bne.n	800649e <_close_r+0x1a>
 8006498:	682b      	ldr	r3, [r5, #0]
 800649a:	b103      	cbz	r3, 800649e <_close_r+0x1a>
 800649c:	6023      	str	r3, [r4, #0]
 800649e:	bd38      	pop	{r3, r4, r5, pc}
 80064a0:	20000700 	.word	0x20000700

080064a4 <_fstat_r>:
 80064a4:	b538      	push	{r3, r4, r5, lr}
 80064a6:	2300      	movs	r3, #0
 80064a8:	4d06      	ldr	r5, [pc, #24]	; (80064c4 <_fstat_r+0x20>)
 80064aa:	4604      	mov	r4, r0
 80064ac:	4608      	mov	r0, r1
 80064ae:	4611      	mov	r1, r2
 80064b0:	602b      	str	r3, [r5, #0]
 80064b2:	f000 f85f 	bl	8006574 <_fstat>
 80064b6:	1c43      	adds	r3, r0, #1
 80064b8:	d102      	bne.n	80064c0 <_fstat_r+0x1c>
 80064ba:	682b      	ldr	r3, [r5, #0]
 80064bc:	b103      	cbz	r3, 80064c0 <_fstat_r+0x1c>
 80064be:	6023      	str	r3, [r4, #0]
 80064c0:	bd38      	pop	{r3, r4, r5, pc}
 80064c2:	bf00      	nop
 80064c4:	20000700 	.word	0x20000700

080064c8 <_isatty_r>:
 80064c8:	b538      	push	{r3, r4, r5, lr}
 80064ca:	2300      	movs	r3, #0
 80064cc:	4d05      	ldr	r5, [pc, #20]	; (80064e4 <_isatty_r+0x1c>)
 80064ce:	4604      	mov	r4, r0
 80064d0:	4608      	mov	r0, r1
 80064d2:	602b      	str	r3, [r5, #0]
 80064d4:	f000 f856 	bl	8006584 <_isatty>
 80064d8:	1c43      	adds	r3, r0, #1
 80064da:	d102      	bne.n	80064e2 <_isatty_r+0x1a>
 80064dc:	682b      	ldr	r3, [r5, #0]
 80064de:	b103      	cbz	r3, 80064e2 <_isatty_r+0x1a>
 80064e0:	6023      	str	r3, [r4, #0]
 80064e2:	bd38      	pop	{r3, r4, r5, pc}
 80064e4:	20000700 	.word	0x20000700

080064e8 <_lseek_r>:
 80064e8:	b538      	push	{r3, r4, r5, lr}
 80064ea:	4604      	mov	r4, r0
 80064ec:	4608      	mov	r0, r1
 80064ee:	4611      	mov	r1, r2
 80064f0:	2200      	movs	r2, #0
 80064f2:	4d05      	ldr	r5, [pc, #20]	; (8006508 <_lseek_r+0x20>)
 80064f4:	602a      	str	r2, [r5, #0]
 80064f6:	461a      	mov	r2, r3
 80064f8:	f000 f84c 	bl	8006594 <_lseek>
 80064fc:	1c43      	adds	r3, r0, #1
 80064fe:	d102      	bne.n	8006506 <_lseek_r+0x1e>
 8006500:	682b      	ldr	r3, [r5, #0]
 8006502:	b103      	cbz	r3, 8006506 <_lseek_r+0x1e>
 8006504:	6023      	str	r3, [r4, #0]
 8006506:	bd38      	pop	{r3, r4, r5, pc}
 8006508:	20000700 	.word	0x20000700

0800650c <memchr>:
 800650c:	4603      	mov	r3, r0
 800650e:	b510      	push	{r4, lr}
 8006510:	b2c9      	uxtb	r1, r1
 8006512:	4402      	add	r2, r0
 8006514:	4293      	cmp	r3, r2
 8006516:	4618      	mov	r0, r3
 8006518:	d101      	bne.n	800651e <memchr+0x12>
 800651a:	2000      	movs	r0, #0
 800651c:	e003      	b.n	8006526 <memchr+0x1a>
 800651e:	7804      	ldrb	r4, [r0, #0]
 8006520:	3301      	adds	r3, #1
 8006522:	428c      	cmp	r4, r1
 8006524:	d1f6      	bne.n	8006514 <memchr+0x8>
 8006526:	bd10      	pop	{r4, pc}

08006528 <__malloc_lock>:
 8006528:	4801      	ldr	r0, [pc, #4]	; (8006530 <__malloc_lock+0x8>)
 800652a:	f7ff bb13 	b.w	8005b54 <__retarget_lock_acquire_recursive>
 800652e:	bf00      	nop
 8006530:	200006f4 	.word	0x200006f4

08006534 <__malloc_unlock>:
 8006534:	4801      	ldr	r0, [pc, #4]	; (800653c <__malloc_unlock+0x8>)
 8006536:	f7ff bb0e 	b.w	8005b56 <__retarget_lock_release_recursive>
 800653a:	bf00      	nop
 800653c:	200006f4 	.word	0x200006f4

08006540 <_read_r>:
 8006540:	b538      	push	{r3, r4, r5, lr}
 8006542:	4604      	mov	r4, r0
 8006544:	4608      	mov	r0, r1
 8006546:	4611      	mov	r1, r2
 8006548:	2200      	movs	r2, #0
 800654a:	4d05      	ldr	r5, [pc, #20]	; (8006560 <_read_r+0x20>)
 800654c:	602a      	str	r2, [r5, #0]
 800654e:	461a      	mov	r2, r3
 8006550:	f7fa fde2 	bl	8001118 <_read>
 8006554:	1c43      	adds	r3, r0, #1
 8006556:	d102      	bne.n	800655e <_read_r+0x1e>
 8006558:	682b      	ldr	r3, [r5, #0]
 800655a:	b103      	cbz	r3, 800655e <_read_r+0x1e>
 800655c:	6023      	str	r3, [r4, #0]
 800655e:	bd38      	pop	{r3, r4, r5, pc}
 8006560:	20000700 	.word	0x20000700

08006564 <_close>:
 8006564:	2258      	movs	r2, #88	; 0x58
 8006566:	4b02      	ldr	r3, [pc, #8]	; (8006570 <_close+0xc>)
 8006568:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800656c:	601a      	str	r2, [r3, #0]
 800656e:	4770      	bx	lr
 8006570:	20000700 	.word	0x20000700

08006574 <_fstat>:
 8006574:	2258      	movs	r2, #88	; 0x58
 8006576:	4b02      	ldr	r3, [pc, #8]	; (8006580 <_fstat+0xc>)
 8006578:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800657c:	601a      	str	r2, [r3, #0]
 800657e:	4770      	bx	lr
 8006580:	20000700 	.word	0x20000700

08006584 <_isatty>:
 8006584:	2258      	movs	r2, #88	; 0x58
 8006586:	4b02      	ldr	r3, [pc, #8]	; (8006590 <_isatty+0xc>)
 8006588:	2000      	movs	r0, #0
 800658a:	601a      	str	r2, [r3, #0]
 800658c:	4770      	bx	lr
 800658e:	bf00      	nop
 8006590:	20000700 	.word	0x20000700

08006594 <_lseek>:
 8006594:	2258      	movs	r2, #88	; 0x58
 8006596:	4b02      	ldr	r3, [pc, #8]	; (80065a0 <_lseek+0xc>)
 8006598:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800659c:	601a      	str	r2, [r3, #0]
 800659e:	4770      	bx	lr
 80065a0:	20000700 	.word	0x20000700

080065a4 <_init>:
 80065a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80065a6:	bf00      	nop
 80065a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80065aa:	bc08      	pop	{r3}
 80065ac:	469e      	mov	lr, r3
 80065ae:	4770      	bx	lr

080065b0 <_fini>:
 80065b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80065b2:	bf00      	nop
 80065b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80065b6:	bc08      	pop	{r3}
 80065b8:	469e      	mov	lr, r3
 80065ba:	4770      	bx	lr
