# SystemVerilog-Codes
Verified some of the RTL Designs in SystemVerilog
