/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [8:0] _02_;
  reg [3:0] _03_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [9:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [6:0] celloutsig_0_25z;
  wire [15:0] celloutsig_0_2z;
  wire celloutsig_0_32z;
  wire [8:0] celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [6:0] celloutsig_0_7z;
  wire celloutsig_0_9z;
  wire [18:0] celloutsig_1_0z;
  wire celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire [3:0] celloutsig_1_15z;
  wire [7:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [14:0] celloutsig_1_2z;
  wire [4:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [3:0] celloutsig_1_5z;
  wire [2:0] celloutsig_1_6z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_3z = ~(celloutsig_0_1z & in_data[42]);
  assign celloutsig_1_4z = ~(celloutsig_1_2z[13] & in_data[99]);
  assign celloutsig_0_4z = ~(celloutsig_0_1z & celloutsig_0_3z);
  assign celloutsig_0_1z = ~(celloutsig_0_0z & in_data[76]);
  assign celloutsig_0_13z = ~(celloutsig_0_1z & celloutsig_0_5z);
  assign celloutsig_0_19z = ~(celloutsig_0_10z & _00_);
  assign celloutsig_0_5z = !(celloutsig_0_2z[4] ? celloutsig_0_1z : celloutsig_0_3z);
  assign celloutsig_0_15z = ~(celloutsig_0_0z | in_data[5]);
  assign celloutsig_0_9z = celloutsig_0_3z ^ _01_;
  always_ff @(negedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _03_ <= 4'h0;
    else _03_ <= { celloutsig_1_1z, celloutsig_1_6z };
  reg [3:0] _14_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _14_ <= 4'h0;
    else _14_ <= { celloutsig_0_7z[5:3], celloutsig_0_6z };
  assign { _02_[3], _00_, _01_, _02_[0] } = _14_;
  assign celloutsig_1_5z = celloutsig_1_2z[5:2] & celloutsig_1_3z[3:0];
  assign celloutsig_0_7z = { in_data[15], celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_4z } & in_data[32:26];
  assign celloutsig_1_1z = celloutsig_1_0z[18:2] == in_data[133:117];
  assign celloutsig_0_12z = { in_data[76:71], celloutsig_0_4z } === { celloutsig_0_7z[3:1], _02_[3], _00_, _01_, _02_[0] };
  assign celloutsig_0_0z = in_data[64:57] >= in_data[79:72];
  assign celloutsig_0_35z = { celloutsig_0_25z, celloutsig_0_18z, celloutsig_0_17z, celloutsig_0_17z, celloutsig_0_18z, celloutsig_0_9z } >= { celloutsig_0_4z, celloutsig_0_14z, celloutsig_0_15z };
  assign celloutsig_1_12z = celloutsig_1_2z[6:0] >= in_data[124:118];
  assign celloutsig_1_19z = celloutsig_1_15z[2:0] >= celloutsig_1_6z;
  assign celloutsig_0_6z = { celloutsig_0_2z[5:2], celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_5z } >= in_data[33:22];
  assign celloutsig_0_16z = { celloutsig_0_9z, celloutsig_0_15z, celloutsig_0_12z, celloutsig_0_4z, celloutsig_0_12z, _02_[3], _00_, _01_, _02_[0] } >= celloutsig_0_14z[8:0];
  assign celloutsig_0_18z = { in_data[86:70], celloutsig_0_3z } >= { _02_[0], celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_3z, celloutsig_0_13z, _02_[3], _00_, _01_, _02_[0], celloutsig_0_15z, celloutsig_0_12z, celloutsig_0_13z };
  assign celloutsig_1_8z = { celloutsig_1_0z[16:15], celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_5z } && { celloutsig_1_5z[3:2], celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_1_14z = ! in_data[151:141];
  assign celloutsig_0_10z = { celloutsig_0_2z[3:0], _02_[3], _00_, _01_, _02_[0], celloutsig_0_6z } || { celloutsig_0_7z[6:4], _02_[3], _00_, _01_, _02_[0], celloutsig_0_5z, celloutsig_0_1z };
  assign celloutsig_0_34z = { celloutsig_0_2z[9:3], celloutsig_0_19z, celloutsig_0_5z } % { 1'h1, celloutsig_0_14z[7:2], celloutsig_0_10z, celloutsig_0_32z };
  assign celloutsig_1_2z = in_data[182:168] % { 1'h1, celloutsig_1_0z[17:4] };
  assign celloutsig_0_14z = { celloutsig_0_2z[9:5], celloutsig_0_1z, _02_[3], _00_, _01_, _02_[0] } % { 1'h1, celloutsig_0_2z[4:3], celloutsig_0_12z, celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_12z };
  assign celloutsig_1_6z = { in_data[174:173], celloutsig_1_4z } * { celloutsig_1_0z[11:10], celloutsig_1_1z };
  assign celloutsig_1_18z = - { celloutsig_1_15z, celloutsig_1_1z, celloutsig_1_14z, celloutsig_1_12z, celloutsig_1_8z };
  assign celloutsig_0_32z = celloutsig_0_25z[3:1] !== { celloutsig_0_6z, celloutsig_0_18z, celloutsig_0_10z };
  assign celloutsig_1_9z = ^ { celloutsig_1_6z, celloutsig_1_4z };
  assign celloutsig_1_15z = { _03_[3:2], celloutsig_1_9z, celloutsig_1_14z } << { in_data[133:131], celloutsig_1_14z };
  assign celloutsig_0_25z = { celloutsig_0_7z[6:2], celloutsig_0_5z, celloutsig_0_16z } << { celloutsig_0_6z, celloutsig_0_16z, _02_[3], _00_, _01_, _02_[0], celloutsig_0_13z };
  assign celloutsig_1_0z = in_data[137:119] - in_data[150:132];
  assign celloutsig_1_3z = { in_data[123:120], celloutsig_1_1z } - in_data[118:114];
  assign celloutsig_0_2z = { in_data[27:17], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z } - in_data[54:39];
  assign celloutsig_0_17z = ~((celloutsig_0_2z[11] & celloutsig_0_0z) | (celloutsig_0_3z & celloutsig_0_16z));
  assign { _02_[8:5], _02_[2:1] } = { in_data[5:2], _00_, _01_ };
  assign { out_data[135:128], out_data[96], out_data[40:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_34z, celloutsig_0_35z };
endmodule
