#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Sun Dec 17 21:51:38 2023
# Process ID: 2680
# Current directory: C:/Users/elena/OneDrive/Desktop/facultate/an3/ssc/proiect/CacheOrganizationv3/CacheOrganizationv3.runs/synth_1
# Command line: vivado.exe -log topenv.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source topenv.tcl
# Log file: C:/Users/elena/OneDrive/Desktop/facultate/an3/ssc/proiect/CacheOrganizationv3/CacheOrganizationv3.runs/synth_1/topenv.vds
# Journal file: C:/Users/elena/OneDrive/Desktop/facultate/an3/ssc/proiect/CacheOrganizationv3/CacheOrganizationv3.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source topenv.tcl -notrace
Command: synth_design -top topenv -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 20140 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 282.289 ; gain = 72.605
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'topenv' [C:/Users/elena/OneDrive/Desktop/facultate/an3/ssc/proiect/CacheOrganizationv3/CacheOrganizationv3.srcs/sources_1/new/topenv.vhd:43]
INFO: [Synth 8-3491] module 'monoimpuls' declared at 'C:/Users/elena/OneDrive/Desktop/facultate/an3/ssc/proiect/CacheOrganizationv3/CacheOrganizationv3.srcs/sources_1/new/monoimpuls.vhd:36' bound to instance 'mpgen' of component 'monoimpuls' [C:/Users/elena/OneDrive/Desktop/facultate/an3/ssc/proiect/CacheOrganizationv3/CacheOrganizationv3.srcs/sources_1/new/topenv.vhd:89]
INFO: [Synth 8-638] synthesizing module 'monoimpuls' [C:/Users/elena/OneDrive/Desktop/facultate/an3/ssc/proiect/CacheOrganizationv3/CacheOrganizationv3.srcs/sources_1/new/monoimpuls.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'monoimpuls' (1#1) [C:/Users/elena/OneDrive/Desktop/facultate/an3/ssc/proiect/CacheOrganizationv3/CacheOrganizationv3.srcs/sources_1/new/monoimpuls.vhd:42]
INFO: [Synth 8-3491] module 'monoimpuls' declared at 'C:/Users/elena/OneDrive/Desktop/facultate/an3/ssc/proiect/CacheOrganizationv3/CacheOrganizationv3.srcs/sources_1/new/monoimpuls.vhd:36' bound to instance 'mpgrst' of component 'monoimpuls' [C:/Users/elena/OneDrive/Desktop/facultate/an3/ssc/proiect/CacheOrganizationv3/CacheOrganizationv3.srcs/sources_1/new/topenv.vhd:90]
INFO: [Synth 8-3491] module 'IFF' declared at 'C:/Users/elena/OneDrive/Desktop/facultate/an3/ssc/proiect/CacheOrganizationv3/CacheOrganizationv3.srcs/sources_1/new/IFF.vhd:36' bound to instance 'instrFetch' of component 'IFF' [C:/Users/elena/OneDrive/Desktop/facultate/an3/ssc/proiect/CacheOrganizationv3/CacheOrganizationv3.srcs/sources_1/new/topenv.vhd:91]
INFO: [Synth 8-638] synthesizing module 'IFF' [C:/Users/elena/OneDrive/Desktop/facultate/an3/ssc/proiect/CacheOrganizationv3/CacheOrganizationv3.srcs/sources_1/new/IFF.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'IFF' (2#1) [C:/Users/elena/OneDrive/Desktop/facultate/an3/ssc/proiect/CacheOrganizationv3/CacheOrganizationv3.srcs/sources_1/new/IFF.vhd:44]
INFO: [Synth 8-3491] module 'UGMC' declared at 'C:/Users/elena/OneDrive/Desktop/facultate/an3/ssc/proiect/CacheOrganizationv3/CacheOrganizationv3.srcs/sources_1/new/UGMC.vhd:34' bound to instance 'ug_memcache' of component 'UGMC' [C:/Users/elena/OneDrive/Desktop/facultate/an3/ssc/proiect/CacheOrganizationv3/CacheOrganizationv3.srcs/sources_1/new/topenv.vhd:92]
INFO: [Synth 8-638] synthesizing module 'UGMC' [C:/Users/elena/OneDrive/Desktop/facultate/an3/ssc/proiect/CacheOrganizationv3/CacheOrganizationv3.srcs/sources_1/new/UGMC.vhd:47]
INFO: [Synth 8-3491] module 'ctrl' declared at 'C:/Users/elena/OneDrive/Desktop/facultate/an3/ssc/proiect/CacheOrganizationv3/CacheOrganizationv3.srcs/sources_1/new/ctrl.vhd:36' bound to instance 'ctrl_instr' of component 'ctrl' [C:/Users/elena/OneDrive/Desktop/facultate/an3/ssc/proiect/CacheOrganizationv3/CacheOrganizationv3.srcs/sources_1/new/UGMC.vhd:95]
INFO: [Synth 8-638] synthesizing module 'ctrl' [C:/Users/elena/OneDrive/Desktop/facultate/an3/ssc/proiect/CacheOrganizationv3/CacheOrganizationv3.srcs/sources_1/new/ctrl.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'ctrl' (3#1) [C:/Users/elena/OneDrive/Desktop/facultate/an3/ssc/proiect/CacheOrganizationv3/CacheOrganizationv3.srcs/sources_1/new/ctrl.vhd:44]
INFO: [Synth 8-3491] module 'MainMemory' declared at 'C:/Users/elena/OneDrive/Desktop/facultate/an3/ssc/proiect/CacheOrganizationv3/CacheOrganizationv3.srcs/sources_1/new/MainMemory.vhd:36' bound to instance 'mem_mainmem' of component 'MainMemory' [C:/Users/elena/OneDrive/Desktop/facultate/an3/ssc/proiect/CacheOrganizationv3/CacheOrganizationv3.srcs/sources_1/new/UGMC.vhd:96]
INFO: [Synth 8-638] synthesizing module 'MainMemory' [C:/Users/elena/OneDrive/Desktop/facultate/an3/ssc/proiect/CacheOrganizationv3/CacheOrganizationv3.srcs/sources_1/new/MainMemory.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'MainMemory' (4#1) [C:/Users/elena/OneDrive/Desktop/facultate/an3/ssc/proiect/CacheOrganizationv3/CacheOrganizationv3.srcs/sources_1/new/MainMemory.vhd:48]
INFO: [Synth 8-3491] module 'CacheMemory' declared at 'C:/Users/elena/OneDrive/Desktop/facultate/an3/ssc/proiect/CacheOrganizationv3/CacheOrganizationv3.srcs/sources_1/new/CacheMemory.vhd:34' bound to instance 'mem_cache' of component 'CacheMemory' [C:/Users/elena/OneDrive/Desktop/facultate/an3/ssc/proiect/CacheOrganizationv3/CacheOrganizationv3.srcs/sources_1/new/UGMC.vhd:97]
INFO: [Synth 8-638] synthesizing module 'CacheMemory' [C:/Users/elena/OneDrive/Desktop/facultate/an3/ssc/proiect/CacheOrganizationv3/CacheOrganizationv3.srcs/sources_1/new/CacheMemory.vhd:48]
INFO: [Synth 8-3491] module 'TAG' declared at 'C:/Users/elena/OneDrive/Desktop/facultate/an3/ssc/proiect/CacheOrganizationv3/CacheOrganizationv3.srcs/sources_1/new/TAG.vhd:36' bound to instance 'tagm' of component 'TAG' [C:/Users/elena/OneDrive/Desktop/facultate/an3/ssc/proiect/CacheOrganizationv3/CacheOrganizationv3.srcs/sources_1/new/CacheMemory.vhd:73]
INFO: [Synth 8-638] synthesizing module 'TAG' [C:/Users/elena/OneDrive/Desktop/facultate/an3/ssc/proiect/CacheOrganizationv3/CacheOrganizationv3.srcs/sources_1/new/TAG.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'TAG' (5#1) [C:/Users/elena/OneDrive/Desktop/facultate/an3/ssc/proiect/CacheOrganizationv3/CacheOrganizationv3.srcs/sources_1/new/TAG.vhd:45]
INFO: [Synth 8-3491] module 'DataMemory' declared at 'C:/Users/elena/OneDrive/Desktop/facultate/an3/ssc/proiect/CacheOrganizationv3/CacheOrganizationv3.srcs/sources_1/new/DataMemory.vhd:36' bound to instance 'datam' of component 'DataMemory' [C:/Users/elena/OneDrive/Desktop/facultate/an3/ssc/proiect/CacheOrganizationv3/CacheOrganizationv3.srcs/sources_1/new/CacheMemory.vhd:74]
INFO: [Synth 8-638] synthesizing module 'DataMemory' [C:/Users/elena/OneDrive/Desktop/facultate/an3/ssc/proiect/CacheOrganizationv3/CacheOrganizationv3.srcs/sources_1/new/DataMemory.vhd:49]
INFO: [Synth 8-3491] module 'ReadMCache' declared at 'C:/Users/elena/OneDrive/Desktop/facultate/an3/ssc/proiect/CacheOrganizationv3/CacheOrganizationv3.srcs/sources_1/new/ReadMCache.vhd:34' bound to instance 'rdHitCache' of component 'ReadMCache' [C:/Users/elena/OneDrive/Desktop/facultate/an3/ssc/proiect/CacheOrganizationv3/CacheOrganizationv3.srcs/sources_1/new/DataMemory.vhd:80]
INFO: [Synth 8-638] synthesizing module 'ReadMCache' [C:/Users/elena/OneDrive/Desktop/facultate/an3/ssc/proiect/CacheOrganizationv3/CacheOrganizationv3.srcs/sources_1/new/ReadMCache.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'ReadMCache' (6#1) [C:/Users/elena/OneDrive/Desktop/facultate/an3/ssc/proiect/CacheOrganizationv3/CacheOrganizationv3.srcs/sources_1/new/ReadMCache.vhd:42]
INFO: [Synth 8-3491] module 'WriteMCache' declared at 'C:/Users/elena/OneDrive/Desktop/facultate/an3/ssc/proiect/CacheOrganizationv3/CacheOrganizationv3.srcs/sources_1/new/WriteMCache.vhd:53' bound to instance 'wrHitCache' of component 'WriteMCache' [C:/Users/elena/OneDrive/Desktop/facultate/an3/ssc/proiect/CacheOrganizationv3/CacheOrganizationv3.srcs/sources_1/new/DataMemory.vhd:81]
INFO: [Synth 8-638] synthesizing module 'WriteMCache' [C:/Users/elena/OneDrive/Desktop/facultate/an3/ssc/proiect/CacheOrganizationv3/CacheOrganizationv3.srcs/sources_1/new/WriteMCache.vhd:64]
INFO: [Synth 8-256] done synthesizing module 'WriteMCache' (7#1) [C:/Users/elena/OneDrive/Desktop/facultate/an3/ssc/proiect/CacheOrganizationv3/CacheOrganizationv3.srcs/sources_1/new/WriteMCache.vhd:64]
INFO: [Synth 8-3491] module 'ReadMCache' declared at 'C:/Users/elena/OneDrive/Desktop/facultate/an3/ssc/proiect/CacheOrganizationv3/CacheOrganizationv3.srcs/sources_1/new/ReadMCache.vhd:34' bound to instance 'rdMissCache' of component 'ReadMCache' [C:/Users/elena/OneDrive/Desktop/facultate/an3/ssc/proiect/CacheOrganizationv3/CacheOrganizationv3.srcs/sources_1/new/DataMemory.vhd:82]
INFO: [Synth 8-3491] module 'WriteMCache' declared at 'C:/Users/elena/OneDrive/Desktop/facultate/an3/ssc/proiect/CacheOrganizationv3/CacheOrganizationv3.srcs/sources_1/new/WriteMCache.vhd:53' bound to instance 'wrMissCache' of component 'WriteMCache' [C:/Users/elena/OneDrive/Desktop/facultate/an3/ssc/proiect/CacheOrganizationv3/CacheOrganizationv3.srcs/sources_1/new/DataMemory.vhd:83]
WARNING: [Synth 8-614] signal 'addr' is read in the process but is not in the sensitivity list [C:/Users/elena/OneDrive/Desktop/facultate/an3/ssc/proiect/CacheOrganizationv3/CacheOrganizationv3.srcs/sources_1/new/DataMemory.vhd:85]
WARNING: [Synth 8-614] signal 'rdDataCH' is read in the process but is not in the sensitivity list [C:/Users/elena/OneDrive/Desktop/facultate/an3/ssc/proiect/CacheOrganizationv3/CacheOrganizationv3.srcs/sources_1/new/DataMemory.vhd:106]
WARNING: [Synth 8-614] signal 'rdDataCM' is read in the process but is not in the sensitivity list [C:/Users/elena/OneDrive/Desktop/facultate/an3/ssc/proiect/CacheOrganizationv3/CacheOrganizationv3.srcs/sources_1/new/DataMemory.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'DataMemory' (8#1) [C:/Users/elena/OneDrive/Desktop/facultate/an3/ssc/proiect/CacheOrganizationv3/CacheOrganizationv3.srcs/sources_1/new/DataMemory.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'CacheMemory' (9#1) [C:/Users/elena/OneDrive/Desktop/facultate/an3/ssc/proiect/CacheOrganizationv3/CacheOrganizationv3.srcs/sources_1/new/CacheMemory.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'UGMC' (10#1) [C:/Users/elena/OneDrive/Desktop/facultate/an3/ssc/proiect/CacheOrganizationv3/CacheOrganizationv3.srcs/sources_1/new/UGMC.vhd:47]
WARNING: [Synth 8-614] signal 'instr' is read in the process but is not in the sensitivity list [C:/Users/elena/OneDrive/Desktop/facultate/an3/ssc/proiect/CacheOrganizationv3/CacheOrganizationv3.srcs/sources_1/new/topenv.vhd:93]
WARNING: [Synth 8-614] signal 'pccnt' is read in the process but is not in the sensitivity list [C:/Users/elena/OneDrive/Desktop/facultate/an3/ssc/proiect/CacheOrganizationv3/CacheOrganizationv3.srcs/sources_1/new/topenv.vhd:93]
WARNING: [Synth 8-614] signal 'ugmc_out' is read in the process but is not in the sensitivity list [C:/Users/elena/OneDrive/Desktop/facultate/an3/ssc/proiect/CacheOrganizationv3/CacheOrganizationv3.srcs/sources_1/new/topenv.vhd:93]
INFO: [Synth 8-3491] module 'SSD' declared at 'C:/Users/elena/OneDrive/Desktop/facultate/an3/ssc/proiect/CacheOrganizationv3/CacheOrganizationv3.srcs/sources_1/new/SSD.vhd:36' bound to instance 'sevsegdisp' of component 'SSD' [C:/Users/elena/OneDrive/Desktop/facultate/an3/ssc/proiect/CacheOrganizationv3/CacheOrganizationv3.srcs/sources_1/new/topenv.vhd:105]
INFO: [Synth 8-638] synthesizing module 'SSD' [C:/Users/elena/OneDrive/Desktop/facultate/an3/ssc/proiect/CacheOrganizationv3/CacheOrganizationv3.srcs/sources_1/new/SSD.vhd:46]
INFO: [Synth 8-3491] module 'HEX7TOSEG' declared at 'C:/Users/elena/OneDrive/Desktop/facultate/an3/ssc/proiect/CacheOrganizationv3/CacheOrganizationv3.srcs/sources_1/new/HEX7TOSEG.vhd:37' bound to instance 'seg' of component 'HEX7TOSEG' [C:/Users/elena/OneDrive/Desktop/facultate/an3/ssc/proiect/CacheOrganizationv3/CacheOrganizationv3.srcs/sources_1/new/SSD.vhd:75]
INFO: [Synth 8-638] synthesizing module 'HEX7TOSEG' [C:/Users/elena/OneDrive/Desktop/facultate/an3/ssc/proiect/CacheOrganizationv3/CacheOrganizationv3.srcs/sources_1/new/HEX7TOSEG.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'HEX7TOSEG' (11#1) [C:/Users/elena/OneDrive/Desktop/facultate/an3/ssc/proiect/CacheOrganizationv3/CacheOrganizationv3.srcs/sources_1/new/HEX7TOSEG.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'SSD' (12#1) [C:/Users/elena/OneDrive/Desktop/facultate/an3/ssc/proiect/CacheOrganizationv3/CacheOrganizationv3.srcs/sources_1/new/SSD.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'topenv' (13#1) [C:/Users/elena/OneDrive/Desktop/facultate/an3/ssc/proiect/CacheOrganizationv3/CacheOrganizationv3.srcs/sources_1/new/topenv.vhd:43]
WARNING: [Synth 8-3331] design WriteMCache has unconnected port clk
WARNING: [Synth 8-3331] design WriteMCache has unconnected port en
WARNING: [Synth 8-3331] design DataMemory has unconnected port addr[9]
WARNING: [Synth 8-3331] design TAG has unconnected port address[1]
WARNING: [Synth 8-3331] design TAG has unconnected port address[0]
WARNING: [Synth 8-3331] design topenv has unconnected port led[15]
WARNING: [Synth 8-3331] design topenv has unconnected port led[14]
WARNING: [Synth 8-3331] design topenv has unconnected port led[13]
WARNING: [Synth 8-3331] design topenv has unconnected port led[12]
WARNING: [Synth 8-3331] design topenv has unconnected port led[11]
WARNING: [Synth 8-3331] design topenv has unconnected port led[10]
WARNING: [Synth 8-3331] design topenv has unconnected port led[9]
WARNING: [Synth 8-3331] design topenv has unconnected port led[8]
WARNING: [Synth 8-3331] design topenv has unconnected port led[7]
WARNING: [Synth 8-3331] design topenv has unconnected port led[6]
WARNING: [Synth 8-3331] design topenv has unconnected port btn[4]
WARNING: [Synth 8-3331] design topenv has unconnected port btn[3]
WARNING: [Synth 8-3331] design topenv has unconnected port btn[2]
WARNING: [Synth 8-3331] design topenv has unconnected port sw[15]
WARNING: [Synth 8-3331] design topenv has unconnected port sw[14]
WARNING: [Synth 8-3331] design topenv has unconnected port sw[13]
WARNING: [Synth 8-3331] design topenv has unconnected port sw[12]
WARNING: [Synth 8-3331] design topenv has unconnected port sw[11]
WARNING: [Synth 8-3331] design topenv has unconnected port sw[10]
WARNING: [Synth 8-3331] design topenv has unconnected port sw[9]
WARNING: [Synth 8-3331] design topenv has unconnected port sw[8]
WARNING: [Synth 8-3331] design topenv has unconnected port sw[7]
WARNING: [Synth 8-3331] design topenv has unconnected port sw[6]
WARNING: [Synth 8-3331] design topenv has unconnected port sw[5]
WARNING: [Synth 8-3331] design topenv has unconnected port sw[4]
WARNING: [Synth 8-3331] design topenv has unconnected port sw[3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 319.734 ; gain = 110.051
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 319.734 ; gain = 110.051
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/elena/OneDrive/Desktop/facultate/an3/ssc/proiect/CacheOrganizationv3/CacheOrganizationv3.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [C:/Users/elena/OneDrive/Desktop/facultate/an3/ssc/proiect/CacheOrganizationv3/CacheOrganizationv3.srcs/constrs_1/new/constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/elena/OneDrive/Desktop/facultate/an3/ssc/proiect/CacheOrganizationv3/CacheOrganizationv3.srcs/constrs_1/new/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/topenv_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/topenv_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 606.570 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 606.570 ; gain = 396.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 606.570 ; gain = 396.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 606.570 ; gain = 396.887
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "myROM" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'rd_reg' [C:/Users/elena/OneDrive/Desktop/facultate/an3/ssc/proiect/CacheOrganizationv3/CacheOrganizationv3.srcs/sources_1/new/ctrl.vhd:51]
WARNING: [Synth 8-327] inferring latch for variable 'wr_reg' [C:/Users/elena/OneDrive/Desktop/facultate/an3/ssc/proiect/CacheOrganizationv3/CacheOrganizationv3.srcs/sources_1/new/ctrl.vhd:52]
WARNING: [Synth 8-327] inferring latch for variable 'rdData_reg' [C:/Users/elena/OneDrive/Desktop/facultate/an3/ssc/proiect/CacheOrganizationv3/CacheOrganizationv3.srcs/sources_1/new/MainMemory.vhd:74]
WARNING: [Synth 8-327] inferring latch for variable 'rdBlock_reg' [C:/Users/elena/OneDrive/Desktop/facultate/an3/ssc/proiect/CacheOrganizationv3/CacheOrganizationv3.srcs/sources_1/new/MainMemory.vhd:76]
WARNING: [Synth 8-327] inferring latch for variable 'dataRd_reg' [C:/Users/elena/OneDrive/Desktop/facultate/an3/ssc/proiect/CacheOrganizationv3/CacheOrganizationv3.srcs/sources_1/new/ReadMCache.vhd:50]
WARNING: [Synth 8-327] inferring latch for variable 'blockToWr_reg' [C:/Users/elena/OneDrive/Desktop/facultate/an3/ssc/proiect/CacheOrganizationv3/CacheOrganizationv3.srcs/sources_1/new/WriteMCache.vhd:79]
WARNING: [Synth 8-327] inferring latch for variable 'rdData_reg' [C:/Users/elena/OneDrive/Desktop/facultate/an3/ssc/proiect/CacheOrganizationv3/CacheOrganizationv3.srcs/sources_1/new/DataMemory.vhd:110]
WARNING: [Synth 8-327] inferring latch for variable 'ugmcOut_reg' [C:/Users/elena/OneDrive/Desktop/facultate/an3/ssc/proiect/CacheOrganizationv3/CacheOrganizationv3.srcs/sources_1/new/UGMC.vhd:101]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 606.570 ; gain = 396.887
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 6     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---RAMs : 
	              32K Bit         RAMs := 1     
	              16K Bit         RAMs := 1     
	               1K Bit         RAMs := 1     
+---Muxes : 
	   4 Input    128 Bit        Muxes := 3     
	   2 Input    128 Bit        Muxes := 2     
	  17 Input     44 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module monoimpuls 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module IFF 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	  17 Input     44 Bit        Muxes := 1     
Module MainMemory 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 6     
+---RAMs : 
	              32K Bit         RAMs := 1     
+---Muxes : 
	   4 Input    128 Bit        Muxes := 1     
Module TAG 
Detailed RTL Component Info : 
+---RAMs : 
	               1K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ReadMCache 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module WriteMCache 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input    128 Bit        Muxes := 1     
Module DataMemory 
Detailed RTL Component Info : 
+---RAMs : 
	              16K Bit         RAMs := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module UGMC 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module SSD 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design topenv has unconnected port led[15]
WARNING: [Synth 8-3331] design topenv has unconnected port led[14]
WARNING: [Synth 8-3331] design topenv has unconnected port led[13]
WARNING: [Synth 8-3331] design topenv has unconnected port led[12]
WARNING: [Synth 8-3331] design topenv has unconnected port led[11]
WARNING: [Synth 8-3331] design topenv has unconnected port led[10]
WARNING: [Synth 8-3331] design topenv has unconnected port led[9]
WARNING: [Synth 8-3331] design topenv has unconnected port led[8]
WARNING: [Synth 8-3331] design topenv has unconnected port led[7]
WARNING: [Synth 8-3331] design topenv has unconnected port led[6]
WARNING: [Synth 8-3331] design topenv has unconnected port btn[4]
WARNING: [Synth 8-3331] design topenv has unconnected port btn[3]
WARNING: [Synth 8-3331] design topenv has unconnected port btn[2]
WARNING: [Synth 8-3331] design topenv has unconnected port sw[15]
WARNING: [Synth 8-3331] design topenv has unconnected port sw[14]
WARNING: [Synth 8-3331] design topenv has unconnected port sw[13]
WARNING: [Synth 8-3331] design topenv has unconnected port sw[12]
WARNING: [Synth 8-3331] design topenv has unconnected port sw[11]
WARNING: [Synth 8-3331] design topenv has unconnected port sw[10]
WARNING: [Synth 8-3331] design topenv has unconnected port sw[9]
WARNING: [Synth 8-3331] design topenv has unconnected port sw[8]
WARNING: [Synth 8-3331] design topenv has unconnected port sw[7]
WARNING: [Synth 8-3331] design topenv has unconnected port sw[6]
WARNING: [Synth 8-3331] design topenv has unconnected port sw[5]
WARNING: [Synth 8-3331] design topenv has unconnected port sw[4]
WARNING: [Synth 8-3331] design topenv has unconnected port sw[3]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:19 . Memory (MB): peak = 606.570 ; gain = 396.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+---------------------------------------+-----------+----------------------+-------------------------------------------------+
|Module Name | RTL Object                            | Inference | Size (Depth x Width) | Primitives                                      | 
+------------+---------------------------------------+-----------+----------------------+-------------------------------------------------+
|topenv      | ug_memcache/mem_mainmem/RAM_reg       | Implied   | 1 K x 32             | RAM64X1D x 160  RAM128X1D x 256  RAM64M x 800   | 
|topenv      | ug_memcache/mem_cache/tagm/mtag_reg   | Implied   | 128 x 9              | RAM128X1S x 9                                   | 
|topenv      | ug_memcache/mem_cache/datam/Cache_reg | Implied   | 128 x 128            | RAM128X1S x 128                                 | 
+------------+---------------------------------------+-----------+----------------------+-------------------------------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:27 . Memory (MB): peak = 606.570 ; gain = 396.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:28 . Memory (MB): peak = 606.570 ; gain = 396.887
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (ug_memcache/ugmcOut_reg[31]) is unused and will be removed from module topenv.
WARNING: [Synth 8-3332] Sequential element (ug_memcache/ugmcOut_reg[30]) is unused and will be removed from module topenv.
WARNING: [Synth 8-3332] Sequential element (ug_memcache/ugmcOut_reg[29]) is unused and will be removed from module topenv.
WARNING: [Synth 8-3332] Sequential element (ug_memcache/ugmcOut_reg[28]) is unused and will be removed from module topenv.
WARNING: [Synth 8-3332] Sequential element (ug_memcache/ugmcOut_reg[27]) is unused and will be removed from module topenv.
WARNING: [Synth 8-3332] Sequential element (ug_memcache/ugmcOut_reg[26]) is unused and will be removed from module topenv.
WARNING: [Synth 8-3332] Sequential element (ug_memcache/ugmcOut_reg[25]) is unused and will be removed from module topenv.
WARNING: [Synth 8-3332] Sequential element (ug_memcache/ugmcOut_reg[24]) is unused and will be removed from module topenv.
WARNING: [Synth 8-3332] Sequential element (ug_memcache/ugmcOut_reg[23]) is unused and will be removed from module topenv.
WARNING: [Synth 8-3332] Sequential element (ug_memcache/ugmcOut_reg[22]) is unused and will be removed from module topenv.
WARNING: [Synth 8-3332] Sequential element (ug_memcache/ugmcOut_reg[21]) is unused and will be removed from module topenv.
WARNING: [Synth 8-3332] Sequential element (ug_memcache/ugmcOut_reg[20]) is unused and will be removed from module topenv.
WARNING: [Synth 8-3332] Sequential element (ug_memcache/ugmcOut_reg[19]) is unused and will be removed from module topenv.
WARNING: [Synth 8-3332] Sequential element (ug_memcache/ugmcOut_reg[18]) is unused and will be removed from module topenv.
WARNING: [Synth 8-3332] Sequential element (ug_memcache/ugmcOut_reg[17]) is unused and will be removed from module topenv.
WARNING: [Synth 8-3332] Sequential element (ug_memcache/ugmcOut_reg[16]) is unused and will be removed from module topenv.
WARNING: [Synth 8-3332] Sequential element (ug_memcache/ugmcOut_reg[15]) is unused and will be removed from module topenv.
WARNING: [Synth 8-3332] Sequential element (ug_memcache/ugmcOut_reg[14]) is unused and will be removed from module topenv.
WARNING: [Synth 8-3332] Sequential element (ug_memcache/ugmcOut_reg[13]) is unused and will be removed from module topenv.
WARNING: [Synth 8-3332] Sequential element (ug_memcache/ugmcOut_reg[12]) is unused and will be removed from module topenv.
WARNING: [Synth 8-3332] Sequential element (ug_memcache/ugmcOut_reg[11]) is unused and will be removed from module topenv.
WARNING: [Synth 8-3332] Sequential element (ug_memcache/ugmcOut_reg[10]) is unused and will be removed from module topenv.
WARNING: [Synth 8-3332] Sequential element (ug_memcache/ugmcOut_reg[9]) is unused and will be removed from module topenv.
WARNING: [Synth 8-3332] Sequential element (ug_memcache/ugmcOut_reg[8]) is unused and will be removed from module topenv.
WARNING: [Synth 8-3332] Sequential element (ug_memcache/ugmcOut_reg[7]) is unused and will be removed from module topenv.
WARNING: [Synth 8-3332] Sequential element (ug_memcache/ugmcOut_reg[6]) is unused and will be removed from module topenv.
WARNING: [Synth 8-3332] Sequential element (ug_memcache/ugmcOut_reg[5]) is unused and will be removed from module topenv.
WARNING: [Synth 8-3332] Sequential element (ug_memcache/ugmcOut_reg[4]) is unused and will be removed from module topenv.
WARNING: [Synth 8-3332] Sequential element (ug_memcache/ugmcOut_reg[3]) is unused and will be removed from module topenv.
WARNING: [Synth 8-3332] Sequential element (ug_memcache/ugmcOut_reg[2]) is unused and will be removed from module topenv.
WARNING: [Synth 8-3332] Sequential element (ug_memcache/ugmcOut_reg[1]) is unused and will be removed from module topenv.
WARNING: [Synth 8-3332] Sequential element (ug_memcache/ugmcOut_reg[0]) is unused and will be removed from module topenv.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:28 . Memory (MB): peak = 625.469 ; gain = 415.785
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:29 . Memory (MB): peak = 625.469 ; gain = 415.785
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:29 . Memory (MB): peak = 625.469 ; gain = 415.785
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:29 . Memory (MB): peak = 625.469 ; gain = 415.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:29 . Memory (MB): peak = 625.469 ; gain = 415.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:29 . Memory (MB): peak = 625.469 ; gain = 415.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:29 . Memory (MB): peak = 625.469 ; gain = 415.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BUFG      |     8|
|2     |CARRY4    |     4|
|3     |LUT1      |    18|
|4     |LUT2      |    36|
|5     |LUT3      |   234|
|6     |LUT4      |   102|
|7     |LUT5      |   265|
|8     |LUT6      |   334|
|9     |MUXF7     |    36|
|10    |RAM128X1D |   128|
|11    |RAM128X1S |   137|
|12    |RAM64M    |   220|
|13    |RAM64X1D  |    44|
|14    |FDRE      |    30|
|15    |LD        |   512|
|16    |LDC       |     1|
|17    |LDP       |     1|
|18    |IBUF      |     6|
|19    |OBUF      |    17|
|20    |OBUFT     |    10|
+------+----------+------+

Report Instance Areas: 
+------+--------------------+--------------+------+
|      |Instance            |Module        |Cells |
+------+--------------------+--------------+------+
|1     |top                 |              |  2143|
|2     |  instrFetch        |IFF           |   284|
|3     |  mpgen             |monoimpuls    |    52|
|4     |  mpgrst            |monoimpuls_0  |     4|
|5     |  ug_memcache       |UGMC          |  1760|
|6     |    ctrl_instr      |ctrl          |     5|
|7     |    mem_cache       |CacheMemory   |   723|
|8     |      datam         |DataMemory    |   705|
|9     |        rdHitCache  |ReadMCache    |    32|
|10    |        rdMissCache |ReadMCache_1  |    96|
|11    |        wrHitCache  |WriteMCache   |   256|
|12    |        wrMissCache |WriteMCache_2 |   128|
|13    |      tagm          |TAG           |    18|
|14    |    mem_mainmem     |MainMemory    |  1032|
+------+--------------------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:29 . Memory (MB): peak = 625.469 ; gain = 415.785
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 66 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 625.469 ; gain = 128.949
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:29 . Memory (MB): peak = 625.469 ; gain = 415.785
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1053 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1043 instances were transformed.
  LD => LDCE: 512 instances
  LDC => LDCE: 1 instances
  LDP => LDPE: 1 instances
  RAM128X1D => RAM128X1D (RAMD64E, RAMD64E, MUXF7, MUXF7, RAMD64E, RAMD64E): 128 instances
  RAM128X1S => RAM128X1S (MUXF7, RAMS64E, RAMS64E): 137 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 220 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 44 instances

INFO: [Common 17-83] Releasing license: Synthesis
67 Infos, 103 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:28 . Memory (MB): peak = 626.227 ; gain = 416.543
INFO: [Common 17-1381] The checkpoint 'C:/Users/elena/OneDrive/Desktop/facultate/an3/ssc/proiect/CacheOrganizationv3/CacheOrganizationv3.runs/synth_1/topenv.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 626.227 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Dec 17 21:52:11 2023...
