{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1580941455243 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1580941455244 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 06 00:24:15 2020 " "Processing started: Thu Feb 06 00:24:15 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1580941455244 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1580941455244 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Exp6 -c Exp6 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Exp6 -c Exp6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1580941455244 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1580941455621 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 Vend_FSM.v(48) " "Verilog HDL Expression warning at Vend_FSM.v(48): truncated literal to match 3 bits" {  } { { "Vend_FSM.v" "" { Text "C:/Users/labuser/Downloads/logic-exp6-master/Vend_FSM.v" 48 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1580941455692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vend_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file vend_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 Vend_FSM " "Found entity 1: Vend_FSM" {  } { { "Vend_FSM.v" "" { Text "C:/Users/labuser/Downloads/logic-exp6-master/Vend_FSM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580941455694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580941455694 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Vend_FSM " "Elaborating entity \"Vend_FSM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1580941455742 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "state Vend_FSM.v(71) " "Verilog HDL Always Construct warning at Vend_FSM.v(71): variable \"state\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Vend_FSM.v" "" { Text "C:/Users/labuser/Downloads/logic-exp6-master/Vend_FSM.v" 71 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1580941455744 "|Vend_FSM"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Vend_FSM.v(71) " "Verilog HDL Case Statement warning at Vend_FSM.v(71): incomplete case statement has no default case item" {  } { { "Vend_FSM.v" "" { Text "C:/Users/labuser/Downloads/logic-exp6-master/Vend_FSM.v" 71 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1580941455744 "|Vend_FSM"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "choice Vend_FSM.v(117) " "Verilog HDL Always Construct warning at Vend_FSM.v(117): variable \"choice\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Vend_FSM.v" "" { Text "C:/Users/labuser/Downloads/logic-exp6-master/Vend_FSM.v" 117 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1580941455745 "|Vend_FSM"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "choice Vend_FSM.v(118) " "Verilog HDL Always Construct warning at Vend_FSM.v(118): variable \"choice\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Vend_FSM.v" "" { Text "C:/Users/labuser/Downloads/logic-exp6-master/Vend_FSM.v" 118 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1580941455745 "|Vend_FSM"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Vend_FSM.v(115) " "Verilog HDL Case Statement warning at Vend_FSM.v(115): incomplete case statement has no default case item" {  } { { "Vend_FSM.v" "" { Text "C:/Users/labuser/Downloads/logic-exp6-master/Vend_FSM.v" 115 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1580941455745 "|Vend_FSM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "change Vend_FSM.v(22) " "Output port \"change\" at Vend_FSM.v(22) has no driver" {  } { { "Vend_FSM.v" "" { Text "C:/Users/labuser/Downloads/logic-exp6-master/Vend_FSM.v" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1580941455746 "|Vend_FSM"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "change\[0\] GND " "Pin \"change\[0\]\" is stuck at GND" {  } { { "Vend_FSM.v" "" { Text "C:/Users/labuser/Downloads/logic-exp6-master/Vend_FSM.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580941456235 "|Vend_FSM|change[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "change\[1\] GND " "Pin \"change\[1\]\" is stuck at GND" {  } { { "Vend_FSM.v" "" { Text "C:/Users/labuser/Downloads/logic-exp6-master/Vend_FSM.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580941456235 "|Vend_FSM|change[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "change\[2\] GND " "Pin \"change\[2\]\" is stuck at GND" {  } { { "Vend_FSM.v" "" { Text "C:/Users/labuser/Downloads/logic-exp6-master/Vend_FSM.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580941456235 "|Vend_FSM|change[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1580941456235 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1580941456361 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1580941456673 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1580941456673 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "Vend_FSM.v" "" { Text "C:/Users/labuser/Downloads/logic-exp6-master/Vend_FSM.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1580941456727 "|Vend_FSM|reset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cancel " "No output dependent on input pin \"cancel\"" {  } { { "Vend_FSM.v" "" { Text "C:/Users/labuser/Downloads/logic-exp6-master/Vend_FSM.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1580941456727 "|Vend_FSM|cancel"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1580941456727 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "31 " "Implemented 31 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1580941456728 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1580941456728 ""} { "Info" "ICUT_CUT_TM_LCELLS" "12 " "Implemented 12 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1580941456728 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1580941456728 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4609 " "Peak virtual memory: 4609 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1580941456769 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 06 00:24:16 2020 " "Processing ended: Thu Feb 06 00:24:16 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1580941456769 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1580941456769 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1580941456769 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1580941456769 ""}
