INPUT:
.data
arr: .word 34 32 11
.text
la x19 arr
bne x1 x2 found
addi x2 x2 4
lw x11 0(x19)
j exit
found:
addi x12 x12 3
exit:
addi x11 x14 6
OUTPUT:
Enter the latency for ADD:

2
Enter the latency for SUB:

3
Enter the latency for ADDI:

3
The index i chose41
la x19 arr
F5
1

ONE cycle finish
la
IDbne x1 x2 found
F5
2

ONE cycle finish
Ebne
0
IDaddi x2 x2 4
F5
3

ONE cycle finish
4299752
MEFirst: PC, Second: 1
First: fetched_instruction, Second: bne x1 x2 found
First: Opcode, Second: bne
First: rs1, Second: x1
First: rs2, Second: x2
First: rs1_value, Second: 0
First: rs2_value, Second: 0
First: Label, Second: found
0 0
0
addi
IDlw x11 0(x19)
F5
4

ONE cycle finish
WBFirst: PC, Second: 0
First: fetched_instruction, Second: la x19 arr
First: Opcode, Second: la
First: rd, Second: x19
First: Label, Second: arr
First: result, Second: 4299752
First: loaded_value, Second: 41
x19
0
MEWBFirst: PC, Second: 1
First: fetched_instruction, Second: bne x1 x2 found
First: Opcode, Second: bne
First: rs1, Second: x1
First: rs2, Second: x2
First: rs1_value, Second: 0
First: rs2_value, Second: 0
First: Label, Second: found
First: result, Second: 0
EElw
IDj exit
F5
5

ONE cycle finish
4
MEFirst:
j
IDaddi x11 x14 6
F5
6

ONE cycle finish
WBFirst: PC, Second: 2
First: fetched_instruction, Second: addi x2 x2 4
First: Opcode, Second: addi
First: rd, Second: x2
First: rs1, Second: x2
First: rs1_value, Second: 0
First: immediate, Second: 4
First: result, Second: 4
41
MEaddi
IDReached eof
F5
7

ONE cycle finish
WBFirst: PC, Second: 3
First: fetched_instruction, Second: lw x11 0(x19)
First: Opcode, Second: lw
First: rd, Second: x11
First: baseReg_value, Second: 41
First: baseRegister, Second: x19
First: Offset, Second: 0
First: rs1_value, Second: 0
First: result, Second: 41
First: loaded_value, Second: 34
0
MEWBFirst: PC, Second: 4
First: fetched_instruction, Second: j exit
First: Opcode, Second: j
First: Label, Second: exit
First: result, Second: 0
EEcame here but a stall;)
3
8

ONE cycle finish
6
Mcame here but a stall;)
2
9

ONE cycle finish
WBFirst: PC, Second: 8
First: fetched_instruction, Second: addi x11 x14 6
First: Opcode, Second: addi
First: rd, Second: x11
First: rs1, Second: x14
First: rs1_value, Second: 0
First: immediate, Second: 6
First: result, Second: 6
---------pipeline table-------
0   F D E M W
1     F D E M W
2       F D E E E M W
3         F     D E M W
4               F D E M W
7                 F D E E E M W