Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Users/zach/Documents/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_time_multiplexing_main_behav xil_defaultlib.tb_time_multiplexing_main xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hexto7segment
Compiling module xil_defaultlib.clkdiv
Compiling module xil_defaultlib.time_mux_state_machine
Compiling module xil_defaultlib.time_multiplexing_main
Compiling module xil_defaultlib.tb_time_multiplexing_main
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_time_multiplexing_main_behav
