-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity uz_NN_acc is
generic (
    C_S_AXI_CONTROL_ADDR_WIDTH : INTEGER := 8;
    C_S_AXI_CONTROL_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_ARRAYS_ADDR_WIDTH : INTEGER := 32;
    C_M_AXI_ARRAYS_ID_WIDTH : INTEGER := 1;
    C_M_AXI_ARRAYS_AWUSER_WIDTH : INTEGER := 1;
    C_M_AXI_ARRAYS_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_ARRAYS_WUSER_WIDTH : INTEGER := 1;
    C_M_AXI_ARRAYS_ARUSER_WIDTH : INTEGER := 1;
    C_M_AXI_ARRAYS_RUSER_WIDTH : INTEGER := 1;
    C_M_AXI_ARRAYS_BUSER_WIDTH : INTEGER := 1;
    C_M_AXI_ARRAYS_USER_VALUE : INTEGER := 0;
    C_M_AXI_ARRAYS_PROT_VALUE : INTEGER := 0;
    C_M_AXI_ARRAYS_CACHE_VALUE : INTEGER := 3 );
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    s_axi_control_AWVALID : IN STD_LOGIC;
    s_axi_control_AWREADY : OUT STD_LOGIC;
    s_axi_control_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_WVALID : IN STD_LOGIC;
    s_axi_control_WREADY : OUT STD_LOGIC;
    s_axi_control_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH/8-1 downto 0);
    s_axi_control_ARVALID : IN STD_LOGIC;
    s_axi_control_ARREADY : OUT STD_LOGIC;
    s_axi_control_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_RVALID : OUT STD_LOGIC;
    s_axi_control_RREADY : IN STD_LOGIC;
    s_axi_control_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_control_BVALID : OUT STD_LOGIC;
    s_axi_control_BREADY : IN STD_LOGIC;
    s_axi_control_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    interrupt : OUT STD_LOGIC;
    m_axi_arrays_AWVALID : OUT STD_LOGIC;
    m_axi_arrays_AWREADY : IN STD_LOGIC;
    m_axi_arrays_AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ARRAYS_ADDR_WIDTH-1 downto 0);
    m_axi_arrays_AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_ARRAYS_ID_WIDTH-1 downto 0);
    m_axi_arrays_AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_arrays_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_arrays_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_arrays_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_arrays_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_arrays_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_arrays_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_arrays_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_arrays_AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_ARRAYS_AWUSER_WIDTH-1 downto 0);
    m_axi_arrays_WVALID : OUT STD_LOGIC;
    m_axi_arrays_WREADY : IN STD_LOGIC;
    m_axi_arrays_WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_ARRAYS_DATA_WIDTH-1 downto 0);
    m_axi_arrays_WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_ARRAYS_DATA_WIDTH/8-1 downto 0);
    m_axi_arrays_WLAST : OUT STD_LOGIC;
    m_axi_arrays_WID : OUT STD_LOGIC_VECTOR (C_M_AXI_ARRAYS_ID_WIDTH-1 downto 0);
    m_axi_arrays_WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_ARRAYS_WUSER_WIDTH-1 downto 0);
    m_axi_arrays_ARVALID : OUT STD_LOGIC;
    m_axi_arrays_ARREADY : IN STD_LOGIC;
    m_axi_arrays_ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ARRAYS_ADDR_WIDTH-1 downto 0);
    m_axi_arrays_ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_ARRAYS_ID_WIDTH-1 downto 0);
    m_axi_arrays_ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_arrays_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_arrays_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_arrays_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_arrays_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_arrays_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_arrays_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_arrays_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_arrays_ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_ARRAYS_ARUSER_WIDTH-1 downto 0);
    m_axi_arrays_RVALID : IN STD_LOGIC;
    m_axi_arrays_RREADY : OUT STD_LOGIC;
    m_axi_arrays_RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_ARRAYS_DATA_WIDTH-1 downto 0);
    m_axi_arrays_RLAST : IN STD_LOGIC;
    m_axi_arrays_RID : IN STD_LOGIC_VECTOR (C_M_AXI_ARRAYS_ID_WIDTH-1 downto 0);
    m_axi_arrays_RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_ARRAYS_RUSER_WIDTH-1 downto 0);
    m_axi_arrays_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_arrays_BVALID : IN STD_LOGIC;
    m_axi_arrays_BREADY : OUT STD_LOGIC;
    m_axi_arrays_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_arrays_BID : IN STD_LOGIC_VECTOR (C_M_AXI_ARRAYS_ID_WIDTH-1 downto 0);
    m_axi_arrays_BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_ARRAYS_BUSER_WIDTH-1 downto 0) );
end;


architecture behav of uz_NN_acc is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "uz_NN_acc_uz_NN_acc,hls_ip_2022_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu9eg-ffvc900-1-e,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=dataflow,HLS_SYN_CLOCK=7.300000,HLS_SYN_LAT=7898,HLS_SYN_TPT=7818,HLS_SYN_MEM=157,HLS_SYN_DSP=0,HLS_SYN_FF=52161,HLS_SYN_LUT=50675,HLS_VERSION=2022_2}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant C_S_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant C_M_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;

attribute shreg_extract : string;
    signal ap_rst_reg_2 : STD_LOGIC := '1';
attribute shreg_extract of ap_rst_reg_2 : signal is "no";
    signal ap_rst_reg_1 : STD_LOGIC := '1';
attribute shreg_extract of ap_rst_reg_1 : signal is "no";
    signal ap_rst_n_inv : STD_LOGIC := '1';
attribute shreg_extract of ap_rst_n_inv : signal is "no";
    signal Actions_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal Actions_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal Observation_Input : STD_LOGIC_VECTOR (31 downto 0);
    signal L_1_Weights_input : STD_LOGIC_VECTOR (31 downto 0);
    signal L_2_Weights_input : STD_LOGIC_VECTOR (31 downto 0);
    signal L_3_Weights_input : STD_LOGIC_VECTOR (31 downto 0);
    signal L_Output_Weights_input : STD_LOGIC_VECTOR (31 downto 0);
    signal Action_output : STD_LOGIC_VECTOR (31 downto 0);
    signal L_1_Bias_input : STD_LOGIC_VECTOR (31 downto 0);
    signal L_2_Bias_input : STD_LOGIC_VECTOR (31 downto 0);
    signal L_3_Bias_input : STD_LOGIC_VECTOR (31 downto 0);
    signal L_Output_Bias_input : STD_LOGIC_VECTOR (31 downto 0);
    signal copy_mats_flag : STD_LOGIC;
    signal Observation_size_input : STD_LOGIC_VECTOR (31 downto 0);
    signal Action_size_input : STD_LOGIC_VECTOR (31 downto 0);
    signal copy_flag_out : STD_LOGIC;
    signal matrices_updated_out : STD_LOGIC;
    signal ap_start : STD_LOGIC;
    signal ap_ready : STD_LOGIC;
    signal ap_done : STD_LOGIC;
    signal ap_idle : STD_LOGIC;
    signal arrays_AWREADY : STD_LOGIC;
    signal arrays_WREADY : STD_LOGIC;
    signal arrays_ARREADY : STD_LOGIC;
    signal arrays_RVALID : STD_LOGIC;
    signal arrays_RDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal arrays_RLAST : STD_LOGIC;
    signal arrays_RID : STD_LOGIC_VECTOR (0 downto 0);
    signal arrays_RFIFONUM : STD_LOGIC_VECTOR (8 downto 0);
    signal arrays_RUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal arrays_RRESP : STD_LOGIC_VECTOR (1 downto 0);
    signal arrays_BVALID : STD_LOGIC;
    signal arrays_BRESP : STD_LOGIC_VECTOR (1 downto 0);
    signal arrays_BID : STD_LOGIC_VECTOR (0 downto 0);
    signal arrays_BUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal entry_proc_U0_ap_start : STD_LOGIC;
    signal entry_proc_U0_ap_done : STD_LOGIC;
    signal entry_proc_U0_ap_continue : STD_LOGIC;
    signal entry_proc_U0_ap_idle : STD_LOGIC;
    signal entry_proc_U0_ap_ready : STD_LOGIC;
    signal entry_proc_U0_Action_output_c_din : STD_LOGIC_VECTOR (31 downto 0);
    signal entry_proc_U0_Action_output_c_write : STD_LOGIC;
    signal Loop_1_proc1_U0_ap_start : STD_LOGIC;
    signal Loop_1_proc1_U0_ap_done : STD_LOGIC;
    signal Loop_1_proc1_U0_ap_continue : STD_LOGIC;
    signal Loop_1_proc1_U0_ap_idle : STD_LOGIC;
    signal Loop_1_proc1_U0_ap_ready : STD_LOGIC;
    signal Loop_1_proc1_U0_Actions_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal Loop_1_proc1_U0_Actions_ce0 : STD_LOGIC;
    signal Loop_1_proc1_U0_Actions_we0 : STD_LOGIC;
    signal Loop_1_proc1_U0_Actions_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal Loop_1_proc1_U0_m_axi_arrays_AWVALID : STD_LOGIC;
    signal Loop_1_proc1_U0_m_axi_arrays_AWADDR : STD_LOGIC_VECTOR (31 downto 0);
    signal Loop_1_proc1_U0_m_axi_arrays_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal Loop_1_proc1_U0_m_axi_arrays_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal Loop_1_proc1_U0_m_axi_arrays_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal Loop_1_proc1_U0_m_axi_arrays_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal Loop_1_proc1_U0_m_axi_arrays_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal Loop_1_proc1_U0_m_axi_arrays_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal Loop_1_proc1_U0_m_axi_arrays_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal Loop_1_proc1_U0_m_axi_arrays_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal Loop_1_proc1_U0_m_axi_arrays_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal Loop_1_proc1_U0_m_axi_arrays_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal Loop_1_proc1_U0_m_axi_arrays_WVALID : STD_LOGIC;
    signal Loop_1_proc1_U0_m_axi_arrays_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal Loop_1_proc1_U0_m_axi_arrays_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal Loop_1_proc1_U0_m_axi_arrays_WLAST : STD_LOGIC;
    signal Loop_1_proc1_U0_m_axi_arrays_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal Loop_1_proc1_U0_m_axi_arrays_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal Loop_1_proc1_U0_m_axi_arrays_ARVALID : STD_LOGIC;
    signal Loop_1_proc1_U0_m_axi_arrays_ARADDR : STD_LOGIC_VECTOR (31 downto 0);
    signal Loop_1_proc1_U0_m_axi_arrays_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal Loop_1_proc1_U0_m_axi_arrays_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal Loop_1_proc1_U0_m_axi_arrays_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal Loop_1_proc1_U0_m_axi_arrays_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal Loop_1_proc1_U0_m_axi_arrays_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal Loop_1_proc1_U0_m_axi_arrays_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal Loop_1_proc1_U0_m_axi_arrays_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal Loop_1_proc1_U0_m_axi_arrays_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal Loop_1_proc1_U0_m_axi_arrays_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal Loop_1_proc1_U0_m_axi_arrays_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal Loop_1_proc1_U0_m_axi_arrays_RREADY : STD_LOGIC;
    signal Loop_1_proc1_U0_m_axi_arrays_BREADY : STD_LOGIC;
    signal Loop_1_proc1_U0_matrices_updated_out : STD_LOGIC_VECTOR (0 downto 0);
    signal Loop_1_proc1_U0_matrices_updated_out_ap_vld : STD_LOGIC;
    signal Loop_1_proc1_U0_copy_mats_flag : STD_LOGIC_VECTOR (0 downto 0);
    signal Loop_1_proc1_U0_copy_flag_out : STD_LOGIC_VECTOR (0 downto 0);
    signal Loop_1_proc1_U0_copy_flag_out_ap_vld : STD_LOGIC;
    signal Loop_1_proc1_U0_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_channel_done_Action_size_input_c_channel : STD_LOGIC;
    signal Action_size_input_c_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_Action_size_input_c_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_Action_size_input_c_channel : STD_LOGIC;
    signal ap_channel_done_Actions : STD_LOGIC;
    signal Loop_1_proc1_U0_Actions_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_Actions : STD_LOGIC := '0';
    signal ap_sync_channel_write_Actions : STD_LOGIC;
    signal ap_sync_continue : STD_LOGIC;
    signal Loop_burst_Action_proc_U0_ap_start : STD_LOGIC;
    signal Loop_burst_Action_proc_U0_ap_done : STD_LOGIC;
    signal Loop_burst_Action_proc_U0_ap_continue : STD_LOGIC;
    signal Loop_burst_Action_proc_U0_ap_idle : STD_LOGIC;
    signal Loop_burst_Action_proc_U0_ap_ready : STD_LOGIC;
    signal Loop_burst_Action_proc_U0_Action_output_read : STD_LOGIC;
    signal Loop_burst_Action_proc_U0_m_axi_arrays_AWVALID : STD_LOGIC;
    signal Loop_burst_Action_proc_U0_m_axi_arrays_AWADDR : STD_LOGIC_VECTOR (31 downto 0);
    signal Loop_burst_Action_proc_U0_m_axi_arrays_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal Loop_burst_Action_proc_U0_m_axi_arrays_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal Loop_burst_Action_proc_U0_m_axi_arrays_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal Loop_burst_Action_proc_U0_m_axi_arrays_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal Loop_burst_Action_proc_U0_m_axi_arrays_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal Loop_burst_Action_proc_U0_m_axi_arrays_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal Loop_burst_Action_proc_U0_m_axi_arrays_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal Loop_burst_Action_proc_U0_m_axi_arrays_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal Loop_burst_Action_proc_U0_m_axi_arrays_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal Loop_burst_Action_proc_U0_m_axi_arrays_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal Loop_burst_Action_proc_U0_m_axi_arrays_WVALID : STD_LOGIC;
    signal Loop_burst_Action_proc_U0_m_axi_arrays_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal Loop_burst_Action_proc_U0_m_axi_arrays_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal Loop_burst_Action_proc_U0_m_axi_arrays_WLAST : STD_LOGIC;
    signal Loop_burst_Action_proc_U0_m_axi_arrays_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal Loop_burst_Action_proc_U0_m_axi_arrays_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal Loop_burst_Action_proc_U0_m_axi_arrays_ARVALID : STD_LOGIC;
    signal Loop_burst_Action_proc_U0_m_axi_arrays_ARADDR : STD_LOGIC_VECTOR (31 downto 0);
    signal Loop_burst_Action_proc_U0_m_axi_arrays_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal Loop_burst_Action_proc_U0_m_axi_arrays_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal Loop_burst_Action_proc_U0_m_axi_arrays_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal Loop_burst_Action_proc_U0_m_axi_arrays_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal Loop_burst_Action_proc_U0_m_axi_arrays_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal Loop_burst_Action_proc_U0_m_axi_arrays_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal Loop_burst_Action_proc_U0_m_axi_arrays_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal Loop_burst_Action_proc_U0_m_axi_arrays_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal Loop_burst_Action_proc_U0_m_axi_arrays_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal Loop_burst_Action_proc_U0_m_axi_arrays_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal Loop_burst_Action_proc_U0_m_axi_arrays_RREADY : STD_LOGIC;
    signal Loop_burst_Action_proc_U0_m_axi_arrays_BREADY : STD_LOGIC;
    signal Loop_burst_Action_proc_U0_Actions_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal Loop_burst_Action_proc_U0_Actions_ce0 : STD_LOGIC;
    signal Actions_i_full_n : STD_LOGIC;
    signal Actions_t_empty_n : STD_LOGIC;
    signal Action_output_c_full_n : STD_LOGIC;
    signal Action_output_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal Action_output_c_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal Action_output_c_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal Action_output_c_empty_n : STD_LOGIC;
    signal Action_size_input_c_channel_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal Action_size_input_c_channel_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal Action_size_input_c_channel_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal Action_size_input_c_channel_empty_n : STD_LOGIC;
    signal ap_sync_done : STD_LOGIC;
    signal ap_sync_ready : STD_LOGIC;
    signal ap_sync_reg_entry_proc_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_entry_proc_U0_ap_ready : STD_LOGIC;
    signal ap_sync_reg_Loop_1_proc1_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_Loop_1_proc1_U0_ap_ready : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component uz_NN_acc_entry_proc IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        Action_output : IN STD_LOGIC_VECTOR (31 downto 0);
        Action_output_c_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        Action_output_c_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        Action_output_c_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        Action_output_c_full_n : IN STD_LOGIC;
        Action_output_c_write : OUT STD_LOGIC );
    end component;


    component uz_NN_acc_Loop_1_proc1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        Actions_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        Actions_ce0 : OUT STD_LOGIC;
        Actions_we0 : OUT STD_LOGIC;
        Actions_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        Observation_Input : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_arrays_AWVALID : OUT STD_LOGIC;
        m_axi_arrays_AWREADY : IN STD_LOGIC;
        m_axi_arrays_AWADDR : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_arrays_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_arrays_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_arrays_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_arrays_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_arrays_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_arrays_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_arrays_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_arrays_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_arrays_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_arrays_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_arrays_WVALID : OUT STD_LOGIC;
        m_axi_arrays_WREADY : IN STD_LOGIC;
        m_axi_arrays_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_arrays_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_arrays_WLAST : OUT STD_LOGIC;
        m_axi_arrays_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_arrays_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_arrays_ARVALID : OUT STD_LOGIC;
        m_axi_arrays_ARREADY : IN STD_LOGIC;
        m_axi_arrays_ARADDR : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_arrays_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_arrays_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_arrays_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_arrays_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_arrays_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_arrays_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_arrays_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_arrays_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_arrays_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_arrays_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_arrays_RVALID : IN STD_LOGIC;
        m_axi_arrays_RREADY : OUT STD_LOGIC;
        m_axi_arrays_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_arrays_RLAST : IN STD_LOGIC;
        m_axi_arrays_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_arrays_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_arrays_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_arrays_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_arrays_BVALID : IN STD_LOGIC;
        m_axi_arrays_BREADY : OUT STD_LOGIC;
        m_axi_arrays_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_arrays_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_arrays_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        Observation_size_input : IN STD_LOGIC_VECTOR (31 downto 0);
        matrices_updated_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        matrices_updated_out_ap_vld : OUT STD_LOGIC;
        copy_mats_flag : IN STD_LOGIC_VECTOR (0 downto 0);
        copy_flag_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        copy_flag_out_ap_vld : OUT STD_LOGIC;
        L_1_Weights_input : IN STD_LOGIC_VECTOR (31 downto 0);
        L_2_Weights_input : IN STD_LOGIC_VECTOR (31 downto 0);
        L_3_Weights_input : IN STD_LOGIC_VECTOR (31 downto 0);
        Action_size_input : IN STD_LOGIC_VECTOR (31 downto 0);
        L_Output_Weights_input : IN STD_LOGIC_VECTOR (31 downto 0);
        L_1_Bias_input : IN STD_LOGIC_VECTOR (31 downto 0);
        L_2_Bias_input : IN STD_LOGIC_VECTOR (31 downto 0);
        L_3_Bias_input : IN STD_LOGIC_VECTOR (31 downto 0);
        L_Output_Bias_input : IN STD_LOGIC_VECTOR (31 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component uz_NN_acc_Loop_burst_Action_proc IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        Action_output_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        Action_output_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        Action_output_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        Action_output_empty_n : IN STD_LOGIC;
        Action_output_read : OUT STD_LOGIC;
        m_axi_arrays_AWVALID : OUT STD_LOGIC;
        m_axi_arrays_AWREADY : IN STD_LOGIC;
        m_axi_arrays_AWADDR : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_arrays_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_arrays_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_arrays_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_arrays_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_arrays_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_arrays_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_arrays_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_arrays_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_arrays_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_arrays_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_arrays_WVALID : OUT STD_LOGIC;
        m_axi_arrays_WREADY : IN STD_LOGIC;
        m_axi_arrays_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_arrays_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_arrays_WLAST : OUT STD_LOGIC;
        m_axi_arrays_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_arrays_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_arrays_ARVALID : OUT STD_LOGIC;
        m_axi_arrays_ARREADY : IN STD_LOGIC;
        m_axi_arrays_ARADDR : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_arrays_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_arrays_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_arrays_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_arrays_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_arrays_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_arrays_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_arrays_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_arrays_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_arrays_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_arrays_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_arrays_RVALID : IN STD_LOGIC;
        m_axi_arrays_RREADY : OUT STD_LOGIC;
        m_axi_arrays_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_arrays_RLAST : IN STD_LOGIC;
        m_axi_arrays_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_arrays_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_arrays_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_arrays_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_arrays_BVALID : IN STD_LOGIC;
        m_axi_arrays_BREADY : OUT STD_LOGIC;
        m_axi_arrays_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_arrays_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_arrays_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        p_read : IN STD_LOGIC_VECTOR (31 downto 0);
        Actions_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        Actions_ce0 : OUT STD_LOGIC;
        Actions_q0 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component uz_NN_acc_Actions_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        i_address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        i_ce0 : IN STD_LOGIC;
        i_we0 : IN STD_LOGIC;
        i_d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        i_q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        t_address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        t_ce0 : IN STD_LOGIC;
        t_we0 : IN STD_LOGIC;
        t_d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        t_q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        i_ce : IN STD_LOGIC;
        t_ce : IN STD_LOGIC;
        i_full_n : OUT STD_LOGIC;
        i_write : IN STD_LOGIC;
        t_empty_n : OUT STD_LOGIC;
        t_read : IN STD_LOGIC );
    end component;


    component uz_NN_acc_fifo_w32_d3_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (31 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (31 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (2 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (2 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component uz_NN_acc_fifo_w32_d2_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (31 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (31 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (1 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (1 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component uz_NN_acc_control_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        Observation_Input : OUT STD_LOGIC_VECTOR (31 downto 0);
        L_1_Weights_input : OUT STD_LOGIC_VECTOR (31 downto 0);
        L_2_Weights_input : OUT STD_LOGIC_VECTOR (31 downto 0);
        L_3_Weights_input : OUT STD_LOGIC_VECTOR (31 downto 0);
        L_Output_Weights_input : OUT STD_LOGIC_VECTOR (31 downto 0);
        Action_output : OUT STD_LOGIC_VECTOR (31 downto 0);
        L_1_Bias_input : OUT STD_LOGIC_VECTOR (31 downto 0);
        L_2_Bias_input : OUT STD_LOGIC_VECTOR (31 downto 0);
        L_3_Bias_input : OUT STD_LOGIC_VECTOR (31 downto 0);
        L_Output_Bias_input : OUT STD_LOGIC_VECTOR (31 downto 0);
        copy_mats_flag : OUT STD_LOGIC;
        Observation_size_input : OUT STD_LOGIC_VECTOR (31 downto 0);
        Action_size_input : OUT STD_LOGIC_VECTOR (31 downto 0);
        copy_flag_out : IN STD_LOGIC;
        matrices_updated_out : IN STD_LOGIC;
        ap_start : OUT STD_LOGIC;
        interrupt : OUT STD_LOGIC;
        ap_ready : IN STD_LOGIC;
        ap_done : IN STD_LOGIC;
        ap_idle : IN STD_LOGIC );
    end component;


    component uz_NN_acc_arrays_m_axi IS
    generic (
        CONSERVATIVE : INTEGER;
        USER_MAXREQS : INTEGER;
        MAX_READ_BURST_LENGTH : INTEGER;
        MAX_WRITE_BURST_LENGTH : INTEGER;
        C_M_AXI_ID_WIDTH : INTEGER;
        C_M_AXI_ADDR_WIDTH : INTEGER;
        C_M_AXI_DATA_WIDTH : INTEGER;
        C_M_AXI_AWUSER_WIDTH : INTEGER;
        C_M_AXI_ARUSER_WIDTH : INTEGER;
        C_M_AXI_WUSER_WIDTH : INTEGER;
        C_M_AXI_RUSER_WIDTH : INTEGER;
        C_M_AXI_BUSER_WIDTH : INTEGER;
        C_USER_VALUE : INTEGER;
        C_PROT_VALUE : INTEGER;
        C_CACHE_VALUE : INTEGER;
        USER_RFIFONUM_WIDTH : INTEGER;
        USER_DW : INTEGER;
        USER_AW : INTEGER;
        NUM_READ_OUTSTANDING : INTEGER;
        NUM_WRITE_OUTSTANDING : INTEGER );
    port (
        AWVALID : OUT STD_LOGIC;
        AWREADY : IN STD_LOGIC;
        AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AWUSER_WIDTH-1 downto 0);
        WVALID : OUT STD_LOGIC;
        WREADY : IN STD_LOGIC;
        WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH/8-1 downto 0);
        WLAST : OUT STD_LOGIC;
        WID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WUSER_WIDTH-1 downto 0);
        ARVALID : OUT STD_LOGIC;
        ARREADY : IN STD_LOGIC;
        ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_ARUSER_WIDTH-1 downto 0);
        RVALID : IN STD_LOGIC;
        RREADY : OUT STD_LOGIC;
        RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        RLAST : IN STD_LOGIC;
        RID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_RUSER_WIDTH-1 downto 0);
        RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BVALID : IN STD_LOGIC;
        BREADY : OUT STD_LOGIC;
        BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_BUSER_WIDTH-1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        I_ARVALID : IN STD_LOGIC;
        I_ARREADY : OUT STD_LOGIC;
        I_ARADDR : IN STD_LOGIC_VECTOR (31 downto 0);
        I_ARLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_RVALID : OUT STD_LOGIC;
        I_RREADY : IN STD_LOGIC;
        I_RDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        I_RFIFONUM : OUT STD_LOGIC_VECTOR (8 downto 0);
        I_AWVALID : IN STD_LOGIC;
        I_AWREADY : OUT STD_LOGIC;
        I_AWADDR : IN STD_LOGIC_VECTOR (31 downto 0);
        I_AWLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_WVALID : IN STD_LOGIC;
        I_WREADY : OUT STD_LOGIC;
        I_WDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        I_WSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
        I_BVALID : OUT STD_LOGIC;
        I_BREADY : IN STD_LOGIC );
    end component;



begin
    Actions_U : component uz_NN_acc_Actions_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 12,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => Loop_1_proc1_U0_Actions_address0,
        i_ce0 => Loop_1_proc1_U0_Actions_ce0,
        i_we0 => Loop_1_proc1_U0_Actions_we0,
        i_d0 => Loop_1_proc1_U0_Actions_d0,
        i_q0 => Actions_i_q0,
        t_address0 => Loop_burst_Action_proc_U0_Actions_address0,
        t_ce0 => Loop_burst_Action_proc_U0_Actions_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => Actions_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => Actions_i_full_n,
        i_write => ap_channel_done_Actions,
        t_empty_n => Actions_t_empty_n,
        t_read => Loop_burst_Action_proc_U0_ap_ready);

    control_s_axi_U : component uz_NN_acc_control_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_CONTROL_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_CONTROL_DATA_WIDTH)
    port map (
        AWVALID => s_axi_control_AWVALID,
        AWREADY => s_axi_control_AWREADY,
        AWADDR => s_axi_control_AWADDR,
        WVALID => s_axi_control_WVALID,
        WREADY => s_axi_control_WREADY,
        WDATA => s_axi_control_WDATA,
        WSTRB => s_axi_control_WSTRB,
        ARVALID => s_axi_control_ARVALID,
        ARREADY => s_axi_control_ARREADY,
        ARADDR => s_axi_control_ARADDR,
        RVALID => s_axi_control_RVALID,
        RREADY => s_axi_control_RREADY,
        RDATA => s_axi_control_RDATA,
        RRESP => s_axi_control_RRESP,
        BVALID => s_axi_control_BVALID,
        BREADY => s_axi_control_BREADY,
        BRESP => s_axi_control_BRESP,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        Observation_Input => Observation_Input,
        L_1_Weights_input => L_1_Weights_input,
        L_2_Weights_input => L_2_Weights_input,
        L_3_Weights_input => L_3_Weights_input,
        L_Output_Weights_input => L_Output_Weights_input,
        Action_output => Action_output,
        L_1_Bias_input => L_1_Bias_input,
        L_2_Bias_input => L_2_Bias_input,
        L_3_Bias_input => L_3_Bias_input,
        L_Output_Bias_input => L_Output_Bias_input,
        copy_mats_flag => copy_mats_flag,
        Observation_size_input => Observation_size_input,
        Action_size_input => Action_size_input,
        copy_flag_out => copy_flag_out,
        matrices_updated_out => matrices_updated_out,
        ap_start => ap_start,
        interrupt => interrupt,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_idle => ap_idle);

    arrays_m_axi_U : component uz_NN_acc_arrays_m_axi
    generic map (
        CONSERVATIVE => 1,
        USER_MAXREQS => 69,
        MAX_READ_BURST_LENGTH => 16,
        MAX_WRITE_BURST_LENGTH => 16,
        C_M_AXI_ID_WIDTH => C_M_AXI_ARRAYS_ID_WIDTH,
        C_M_AXI_ADDR_WIDTH => C_M_AXI_ARRAYS_ADDR_WIDTH,
        C_M_AXI_DATA_WIDTH => C_M_AXI_ARRAYS_DATA_WIDTH,
        C_M_AXI_AWUSER_WIDTH => C_M_AXI_ARRAYS_AWUSER_WIDTH,
        C_M_AXI_ARUSER_WIDTH => C_M_AXI_ARRAYS_ARUSER_WIDTH,
        C_M_AXI_WUSER_WIDTH => C_M_AXI_ARRAYS_WUSER_WIDTH,
        C_M_AXI_RUSER_WIDTH => C_M_AXI_ARRAYS_RUSER_WIDTH,
        C_M_AXI_BUSER_WIDTH => C_M_AXI_ARRAYS_BUSER_WIDTH,
        C_USER_VALUE => C_M_AXI_ARRAYS_USER_VALUE,
        C_PROT_VALUE => C_M_AXI_ARRAYS_PROT_VALUE,
        C_CACHE_VALUE => C_M_AXI_ARRAYS_CACHE_VALUE,
        USER_RFIFONUM_WIDTH => 9,
        USER_DW => 32,
        USER_AW => 32,
        NUM_READ_OUTSTANDING => 16,
        NUM_WRITE_OUTSTANDING => 16)
    port map (
        AWVALID => m_axi_arrays_AWVALID,
        AWREADY => m_axi_arrays_AWREADY,
        AWADDR => m_axi_arrays_AWADDR,
        AWID => m_axi_arrays_AWID,
        AWLEN => m_axi_arrays_AWLEN,
        AWSIZE => m_axi_arrays_AWSIZE,
        AWBURST => m_axi_arrays_AWBURST,
        AWLOCK => m_axi_arrays_AWLOCK,
        AWCACHE => m_axi_arrays_AWCACHE,
        AWPROT => m_axi_arrays_AWPROT,
        AWQOS => m_axi_arrays_AWQOS,
        AWREGION => m_axi_arrays_AWREGION,
        AWUSER => m_axi_arrays_AWUSER,
        WVALID => m_axi_arrays_WVALID,
        WREADY => m_axi_arrays_WREADY,
        WDATA => m_axi_arrays_WDATA,
        WSTRB => m_axi_arrays_WSTRB,
        WLAST => m_axi_arrays_WLAST,
        WID => m_axi_arrays_WID,
        WUSER => m_axi_arrays_WUSER,
        ARVALID => m_axi_arrays_ARVALID,
        ARREADY => m_axi_arrays_ARREADY,
        ARADDR => m_axi_arrays_ARADDR,
        ARID => m_axi_arrays_ARID,
        ARLEN => m_axi_arrays_ARLEN,
        ARSIZE => m_axi_arrays_ARSIZE,
        ARBURST => m_axi_arrays_ARBURST,
        ARLOCK => m_axi_arrays_ARLOCK,
        ARCACHE => m_axi_arrays_ARCACHE,
        ARPROT => m_axi_arrays_ARPROT,
        ARQOS => m_axi_arrays_ARQOS,
        ARREGION => m_axi_arrays_ARREGION,
        ARUSER => m_axi_arrays_ARUSER,
        RVALID => m_axi_arrays_RVALID,
        RREADY => m_axi_arrays_RREADY,
        RDATA => m_axi_arrays_RDATA,
        RLAST => m_axi_arrays_RLAST,
        RID => m_axi_arrays_RID,
        RUSER => m_axi_arrays_RUSER,
        RRESP => m_axi_arrays_RRESP,
        BVALID => m_axi_arrays_BVALID,
        BREADY => m_axi_arrays_BREADY,
        BRESP => m_axi_arrays_BRESP,
        BID => m_axi_arrays_BID,
        BUSER => m_axi_arrays_BUSER,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        I_ARVALID => Loop_1_proc1_U0_m_axi_arrays_ARVALID,
        I_ARREADY => arrays_ARREADY,
        I_ARADDR => Loop_1_proc1_U0_m_axi_arrays_ARADDR,
        I_ARLEN => Loop_1_proc1_U0_m_axi_arrays_ARLEN,
        I_RVALID => arrays_RVALID,
        I_RREADY => Loop_1_proc1_U0_m_axi_arrays_RREADY,
        I_RDATA => arrays_RDATA,
        I_RFIFONUM => arrays_RFIFONUM,
        I_AWVALID => Loop_burst_Action_proc_U0_m_axi_arrays_AWVALID,
        I_AWREADY => arrays_AWREADY,
        I_AWADDR => Loop_burst_Action_proc_U0_m_axi_arrays_AWADDR,
        I_AWLEN => Loop_burst_Action_proc_U0_m_axi_arrays_AWLEN,
        I_WVALID => Loop_burst_Action_proc_U0_m_axi_arrays_WVALID,
        I_WREADY => arrays_WREADY,
        I_WDATA => Loop_burst_Action_proc_U0_m_axi_arrays_WDATA,
        I_WSTRB => Loop_burst_Action_proc_U0_m_axi_arrays_WSTRB,
        I_BVALID => arrays_BVALID,
        I_BREADY => Loop_burst_Action_proc_U0_m_axi_arrays_BREADY);

    entry_proc_U0 : component uz_NN_acc_entry_proc
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => entry_proc_U0_ap_start,
        ap_done => entry_proc_U0_ap_done,
        ap_continue => entry_proc_U0_ap_continue,
        ap_idle => entry_proc_U0_ap_idle,
        ap_ready => entry_proc_U0_ap_ready,
        Action_output => Action_output,
        Action_output_c_din => entry_proc_U0_Action_output_c_din,
        Action_output_c_num_data_valid => Action_output_c_num_data_valid,
        Action_output_c_fifo_cap => Action_output_c_fifo_cap,
        Action_output_c_full_n => Action_output_c_full_n,
        Action_output_c_write => entry_proc_U0_Action_output_c_write);

    Loop_1_proc1_U0 : component uz_NN_acc_Loop_1_proc1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => Loop_1_proc1_U0_ap_start,
        ap_done => Loop_1_proc1_U0_ap_done,
        ap_continue => Loop_1_proc1_U0_ap_continue,
        ap_idle => Loop_1_proc1_U0_ap_idle,
        ap_ready => Loop_1_proc1_U0_ap_ready,
        Actions_address0 => Loop_1_proc1_U0_Actions_address0,
        Actions_ce0 => Loop_1_proc1_U0_Actions_ce0,
        Actions_we0 => Loop_1_proc1_U0_Actions_we0,
        Actions_d0 => Loop_1_proc1_U0_Actions_d0,
        Observation_Input => Observation_Input,
        m_axi_arrays_AWVALID => Loop_1_proc1_U0_m_axi_arrays_AWVALID,
        m_axi_arrays_AWREADY => ap_const_logic_0,
        m_axi_arrays_AWADDR => Loop_1_proc1_U0_m_axi_arrays_AWADDR,
        m_axi_arrays_AWID => Loop_1_proc1_U0_m_axi_arrays_AWID,
        m_axi_arrays_AWLEN => Loop_1_proc1_U0_m_axi_arrays_AWLEN,
        m_axi_arrays_AWSIZE => Loop_1_proc1_U0_m_axi_arrays_AWSIZE,
        m_axi_arrays_AWBURST => Loop_1_proc1_U0_m_axi_arrays_AWBURST,
        m_axi_arrays_AWLOCK => Loop_1_proc1_U0_m_axi_arrays_AWLOCK,
        m_axi_arrays_AWCACHE => Loop_1_proc1_U0_m_axi_arrays_AWCACHE,
        m_axi_arrays_AWPROT => Loop_1_proc1_U0_m_axi_arrays_AWPROT,
        m_axi_arrays_AWQOS => Loop_1_proc1_U0_m_axi_arrays_AWQOS,
        m_axi_arrays_AWREGION => Loop_1_proc1_U0_m_axi_arrays_AWREGION,
        m_axi_arrays_AWUSER => Loop_1_proc1_U0_m_axi_arrays_AWUSER,
        m_axi_arrays_WVALID => Loop_1_proc1_U0_m_axi_arrays_WVALID,
        m_axi_arrays_WREADY => ap_const_logic_0,
        m_axi_arrays_WDATA => Loop_1_proc1_U0_m_axi_arrays_WDATA,
        m_axi_arrays_WSTRB => Loop_1_proc1_U0_m_axi_arrays_WSTRB,
        m_axi_arrays_WLAST => Loop_1_proc1_U0_m_axi_arrays_WLAST,
        m_axi_arrays_WID => Loop_1_proc1_U0_m_axi_arrays_WID,
        m_axi_arrays_WUSER => Loop_1_proc1_U0_m_axi_arrays_WUSER,
        m_axi_arrays_ARVALID => Loop_1_proc1_U0_m_axi_arrays_ARVALID,
        m_axi_arrays_ARREADY => arrays_ARREADY,
        m_axi_arrays_ARADDR => Loop_1_proc1_U0_m_axi_arrays_ARADDR,
        m_axi_arrays_ARID => Loop_1_proc1_U0_m_axi_arrays_ARID,
        m_axi_arrays_ARLEN => Loop_1_proc1_U0_m_axi_arrays_ARLEN,
        m_axi_arrays_ARSIZE => Loop_1_proc1_U0_m_axi_arrays_ARSIZE,
        m_axi_arrays_ARBURST => Loop_1_proc1_U0_m_axi_arrays_ARBURST,
        m_axi_arrays_ARLOCK => Loop_1_proc1_U0_m_axi_arrays_ARLOCK,
        m_axi_arrays_ARCACHE => Loop_1_proc1_U0_m_axi_arrays_ARCACHE,
        m_axi_arrays_ARPROT => Loop_1_proc1_U0_m_axi_arrays_ARPROT,
        m_axi_arrays_ARQOS => Loop_1_proc1_U0_m_axi_arrays_ARQOS,
        m_axi_arrays_ARREGION => Loop_1_proc1_U0_m_axi_arrays_ARREGION,
        m_axi_arrays_ARUSER => Loop_1_proc1_U0_m_axi_arrays_ARUSER,
        m_axi_arrays_RVALID => arrays_RVALID,
        m_axi_arrays_RREADY => Loop_1_proc1_U0_m_axi_arrays_RREADY,
        m_axi_arrays_RDATA => arrays_RDATA,
        m_axi_arrays_RLAST => arrays_RLAST,
        m_axi_arrays_RID => arrays_RID,
        m_axi_arrays_RFIFONUM => arrays_RFIFONUM,
        m_axi_arrays_RUSER => arrays_RUSER,
        m_axi_arrays_RRESP => arrays_RRESP,
        m_axi_arrays_BVALID => ap_const_logic_0,
        m_axi_arrays_BREADY => Loop_1_proc1_U0_m_axi_arrays_BREADY,
        m_axi_arrays_BRESP => ap_const_lv2_0,
        m_axi_arrays_BID => ap_const_lv1_0,
        m_axi_arrays_BUSER => ap_const_lv1_0,
        Observation_size_input => Observation_size_input,
        matrices_updated_out => Loop_1_proc1_U0_matrices_updated_out,
        matrices_updated_out_ap_vld => Loop_1_proc1_U0_matrices_updated_out_ap_vld,
        copy_mats_flag => Loop_1_proc1_U0_copy_mats_flag,
        copy_flag_out => Loop_1_proc1_U0_copy_flag_out,
        copy_flag_out_ap_vld => Loop_1_proc1_U0_copy_flag_out_ap_vld,
        L_1_Weights_input => L_1_Weights_input,
        L_2_Weights_input => L_2_Weights_input,
        L_3_Weights_input => L_3_Weights_input,
        Action_size_input => Action_size_input,
        L_Output_Weights_input => L_Output_Weights_input,
        L_1_Bias_input => L_1_Bias_input,
        L_2_Bias_input => L_2_Bias_input,
        L_3_Bias_input => L_3_Bias_input,
        L_Output_Bias_input => L_Output_Bias_input,
        ap_return => Loop_1_proc1_U0_ap_return);

    Loop_burst_Action_proc_U0 : component uz_NN_acc_Loop_burst_Action_proc
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => Loop_burst_Action_proc_U0_ap_start,
        ap_done => Loop_burst_Action_proc_U0_ap_done,
        ap_continue => Loop_burst_Action_proc_U0_ap_continue,
        ap_idle => Loop_burst_Action_proc_U0_ap_idle,
        ap_ready => Loop_burst_Action_proc_U0_ap_ready,
        Action_output_dout => Action_output_c_dout,
        Action_output_num_data_valid => Action_output_c_num_data_valid,
        Action_output_fifo_cap => Action_output_c_fifo_cap,
        Action_output_empty_n => Action_output_c_empty_n,
        Action_output_read => Loop_burst_Action_proc_U0_Action_output_read,
        m_axi_arrays_AWVALID => Loop_burst_Action_proc_U0_m_axi_arrays_AWVALID,
        m_axi_arrays_AWREADY => arrays_AWREADY,
        m_axi_arrays_AWADDR => Loop_burst_Action_proc_U0_m_axi_arrays_AWADDR,
        m_axi_arrays_AWID => Loop_burst_Action_proc_U0_m_axi_arrays_AWID,
        m_axi_arrays_AWLEN => Loop_burst_Action_proc_U0_m_axi_arrays_AWLEN,
        m_axi_arrays_AWSIZE => Loop_burst_Action_proc_U0_m_axi_arrays_AWSIZE,
        m_axi_arrays_AWBURST => Loop_burst_Action_proc_U0_m_axi_arrays_AWBURST,
        m_axi_arrays_AWLOCK => Loop_burst_Action_proc_U0_m_axi_arrays_AWLOCK,
        m_axi_arrays_AWCACHE => Loop_burst_Action_proc_U0_m_axi_arrays_AWCACHE,
        m_axi_arrays_AWPROT => Loop_burst_Action_proc_U0_m_axi_arrays_AWPROT,
        m_axi_arrays_AWQOS => Loop_burst_Action_proc_U0_m_axi_arrays_AWQOS,
        m_axi_arrays_AWREGION => Loop_burst_Action_proc_U0_m_axi_arrays_AWREGION,
        m_axi_arrays_AWUSER => Loop_burst_Action_proc_U0_m_axi_arrays_AWUSER,
        m_axi_arrays_WVALID => Loop_burst_Action_proc_U0_m_axi_arrays_WVALID,
        m_axi_arrays_WREADY => arrays_WREADY,
        m_axi_arrays_WDATA => Loop_burst_Action_proc_U0_m_axi_arrays_WDATA,
        m_axi_arrays_WSTRB => Loop_burst_Action_proc_U0_m_axi_arrays_WSTRB,
        m_axi_arrays_WLAST => Loop_burst_Action_proc_U0_m_axi_arrays_WLAST,
        m_axi_arrays_WID => Loop_burst_Action_proc_U0_m_axi_arrays_WID,
        m_axi_arrays_WUSER => Loop_burst_Action_proc_U0_m_axi_arrays_WUSER,
        m_axi_arrays_ARVALID => Loop_burst_Action_proc_U0_m_axi_arrays_ARVALID,
        m_axi_arrays_ARREADY => ap_const_logic_0,
        m_axi_arrays_ARADDR => Loop_burst_Action_proc_U0_m_axi_arrays_ARADDR,
        m_axi_arrays_ARID => Loop_burst_Action_proc_U0_m_axi_arrays_ARID,
        m_axi_arrays_ARLEN => Loop_burst_Action_proc_U0_m_axi_arrays_ARLEN,
        m_axi_arrays_ARSIZE => Loop_burst_Action_proc_U0_m_axi_arrays_ARSIZE,
        m_axi_arrays_ARBURST => Loop_burst_Action_proc_U0_m_axi_arrays_ARBURST,
        m_axi_arrays_ARLOCK => Loop_burst_Action_proc_U0_m_axi_arrays_ARLOCK,
        m_axi_arrays_ARCACHE => Loop_burst_Action_proc_U0_m_axi_arrays_ARCACHE,
        m_axi_arrays_ARPROT => Loop_burst_Action_proc_U0_m_axi_arrays_ARPROT,
        m_axi_arrays_ARQOS => Loop_burst_Action_proc_U0_m_axi_arrays_ARQOS,
        m_axi_arrays_ARREGION => Loop_burst_Action_proc_U0_m_axi_arrays_ARREGION,
        m_axi_arrays_ARUSER => Loop_burst_Action_proc_U0_m_axi_arrays_ARUSER,
        m_axi_arrays_RVALID => ap_const_logic_0,
        m_axi_arrays_RREADY => Loop_burst_Action_proc_U0_m_axi_arrays_RREADY,
        m_axi_arrays_RDATA => ap_const_lv32_0,
        m_axi_arrays_RLAST => ap_const_logic_0,
        m_axi_arrays_RID => ap_const_lv1_0,
        m_axi_arrays_RFIFONUM => ap_const_lv9_0,
        m_axi_arrays_RUSER => ap_const_lv1_0,
        m_axi_arrays_RRESP => ap_const_lv2_0,
        m_axi_arrays_BVALID => arrays_BVALID,
        m_axi_arrays_BREADY => Loop_burst_Action_proc_U0_m_axi_arrays_BREADY,
        m_axi_arrays_BRESP => arrays_BRESP,
        m_axi_arrays_BID => arrays_BID,
        m_axi_arrays_BUSER => arrays_BUSER,
        p_read => Action_size_input_c_channel_dout,
        Actions_address0 => Loop_burst_Action_proc_U0_Actions_address0,
        Actions_ce0 => Loop_burst_Action_proc_U0_Actions_ce0,
        Actions_q0 => Actions_t_q0);

    Action_output_c_U : component uz_NN_acc_fifo_w32_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => entry_proc_U0_Action_output_c_din,
        if_full_n => Action_output_c_full_n,
        if_write => entry_proc_U0_Action_output_c_write,
        if_dout => Action_output_c_dout,
        if_num_data_valid => Action_output_c_num_data_valid,
        if_fifo_cap => Action_output_c_fifo_cap,
        if_empty_n => Action_output_c_empty_n,
        if_read => Loop_burst_Action_proc_U0_Action_output_read);

    Action_size_input_c_channel_U : component uz_NN_acc_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Loop_1_proc1_U0_ap_return,
        if_full_n => Action_size_input_c_channel_full_n,
        if_write => ap_channel_done_Action_size_input_c_channel,
        if_dout => Action_size_input_c_channel_dout,
        if_num_data_valid => Action_size_input_c_channel_num_data_valid,
        if_fifo_cap => Action_size_input_c_channel_fifo_cap,
        if_empty_n => Action_size_input_c_channel_empty_n,
        if_read => Loop_burst_Action_proc_U0_ap_ready);





    ap_sync_reg_Loop_1_proc1_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_Loop_1_proc1_U0_ap_ready <= ap_const_logic_0;
            else
                if (((ap_sync_ready and ap_start) = ap_const_logic_1)) then 
                    ap_sync_reg_Loop_1_proc1_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_Loop_1_proc1_U0_ap_ready <= ap_sync_Loop_1_proc1_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_Action_size_input_c_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_Action_size_input_c_channel <= ap_const_logic_0;
            else
                if (((Loop_1_proc1_U0_ap_done and Loop_1_proc1_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_Action_size_input_c_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_Action_size_input_c_channel <= ap_sync_channel_write_Action_size_input_c_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_Actions_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_Actions <= ap_const_logic_0;
            else
                if (((Loop_1_proc1_U0_ap_done and Loop_1_proc1_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_Actions <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_Actions <= ap_sync_channel_write_Actions;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_entry_proc_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_entry_proc_U0_ap_ready <= ap_const_logic_0;
            else
                if (((ap_sync_ready and ap_start) = ap_const_logic_1)) then 
                    ap_sync_reg_entry_proc_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_entry_proc_U0_ap_ready <= ap_sync_entry_proc_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;


    ap_rst_n_inv_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            ap_rst_n_inv <= ap_rst_reg_1;
        end if;
    end process;

    ap_rst_reg_1_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            ap_rst_reg_1 <= ap_rst_reg_2;
        end if;
    end process;

    ap_rst_reg_2_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
                        ap_rst_reg_2 <= not(ap_rst_n);
        end if;
    end process;
    Loop_1_proc1_U0_Actions_full_n <= Actions_i_full_n;
    Loop_1_proc1_U0_ap_continue <= (ap_sync_continue and ap_sync_channel_write_Actions and ap_sync_channel_write_Action_size_input_c_channel);
    Loop_1_proc1_U0_ap_start <= ((ap_sync_reg_Loop_1_proc1_U0_ap_ready xor ap_const_logic_1) and ap_start);
    Loop_1_proc1_U0_copy_mats_flag <= (0=>copy_mats_flag, others=>'-');
    Loop_burst_Action_proc_U0_ap_continue <= ap_sync_done;
    Loop_burst_Action_proc_U0_ap_start <= (Actions_t_empty_n and Action_size_input_c_channel_empty_n);
    ap_channel_done_Action_size_input_c_channel <= ((ap_sync_reg_channel_write_Action_size_input_c_channel xor ap_const_logic_1) and Loop_1_proc1_U0_ap_done);
    ap_channel_done_Actions <= ((ap_sync_reg_channel_write_Actions xor ap_const_logic_1) and Loop_1_proc1_U0_ap_done);
    ap_done <= ap_sync_done;
    ap_idle <= ((ap_const_logic_1 xor Action_size_input_c_channel_empty_n) and (ap_const_logic_1 xor Actions_t_empty_n) and entry_proc_U0_ap_idle and Loop_burst_Action_proc_U0_ap_idle and Loop_1_proc1_U0_ap_idle);
    ap_ready <= ap_sync_ready;
    ap_sync_Loop_1_proc1_U0_ap_ready <= (ap_sync_reg_Loop_1_proc1_U0_ap_ready or Loop_1_proc1_U0_ap_ready);
    ap_sync_channel_write_Action_size_input_c_channel <= ((ap_channel_done_Action_size_input_c_channel and Action_size_input_c_channel_full_n) or ap_sync_reg_channel_write_Action_size_input_c_channel);
    ap_sync_channel_write_Actions <= ((ap_channel_done_Actions and Loop_1_proc1_U0_Actions_full_n) or ap_sync_reg_channel_write_Actions);
    ap_sync_continue <= ap_sync_done;
    ap_sync_done <= (Loop_burst_Action_proc_U0_ap_done and Loop_1_proc1_U0_ap_done);
    ap_sync_entry_proc_U0_ap_ready <= (entry_proc_U0_ap_ready or ap_sync_reg_entry_proc_U0_ap_ready);
    ap_sync_ready <= (ap_sync_entry_proc_U0_ap_ready and ap_sync_Loop_1_proc1_U0_ap_ready);
    arrays_BID <= ap_const_lv1_0;
    arrays_BRESP <= ap_const_lv2_0;
    arrays_BUSER <= ap_const_lv1_0;
    arrays_RID <= ap_const_lv1_0;
    arrays_RLAST <= ap_const_logic_0;
    arrays_RRESP <= ap_const_lv2_0;
    arrays_RUSER <= ap_const_lv1_0;
    copy_flag_out <= Loop_1_proc1_U0_copy_flag_out(0);
    entry_proc_U0_ap_continue <= ap_const_logic_1;
    entry_proc_U0_ap_start <= ((ap_sync_reg_entry_proc_U0_ap_ready xor ap_const_logic_1) and ap_start);
    matrices_updated_out <= Loop_1_proc1_U0_matrices_updated_out(0);
end behav;
