//pragma functionality_splitting {"functions" : [{"name" : "rst","inputPorts" : ["rst"], "outputPorts" : [], "controlPorts" : ["rst"]},{"name" : "read_0" , "inputPorts" : ["read_0","rd_adr_0"], "outputPorts" : ["rd_dout_0"], "controlPorts" : ["read_0"]},{"name" : "read_1" , "inputPorts" : ["read_1","rd_adr_1"], "outputPorts" : ["rd_dout_1"], "controlPorts" : ["read_1"]}, {"name" : "write_2" , "inputPorts" : ["write_2","wr_adr_2","wr_din_2"], "outputPorts" : [], "controlPorts" : ["write_2"]},{"name" : "write_3" , "inputPorts" : ["write_3","wr_adr_3","wr_din_3"], "outputPorts" : [], "controlPorts" : ["write_3"]},{"name" : "flatout" , "inputPorts" : [] , "outputPorts" : ["fout"], "controlPorts" : []}],"moduleName" : "zt_stl_flat_atom_2r2w","parameters" : [{"name" : "NUMADDR","defaultValue" : "8"},{"name" : "BITADDR", "defaultValue":"3"},{"name" : "BITDATA","defaultValue" : "1"},{"name" : "SRAM_DELAY","defaultValue" : "0"},{"name" : "ENAWPRI","defaultValue" : "0"},{"name" : "RSTINIT","defaultValue" : "0"},{"name" : "RSTSTRT","defaultValue" : "0"},{"name" : "RSTINCR","defaultValue" : "0"},{"name" : "FORMAL_FULL","defaultValue" : "0"}]}
