question,A,B,C,D,E,answer,explanation
<p>A full adder adds</p>,2 bits,3 bits,4 bits,any number of bits,,B," <p><img src=""/_files/images/electronics-and-communication-engineering/digital-electronics/66-130.png""/></p> "
<p>For a Mod 64 parallel counter we need</p>,6 flip flops,6 flip flops and 2 AND gates,6 flip flops and 4 AND gates,none of the above,,C," <p>2<sup>6</sup> = 64 </p>
<p>So we need 6 flip-flops and (6 - 2) = 4 AND gates.</p> "
"<p>If the inputs to a 2 input XOR gate are high then, the output is high.</p>",True,False,,,,B, <p>Output is Low.</p> 
<p>The number of select lines in a 16 : 1 multiplexer are</p>,4,3,2,1,,A, <p>2<sup>4</sup> = 16.</p> 
<p>9's complement of 56<sub>10</sub> is</p>,43<sub>10</sub>,84<sub>10</sub>,65<sub>10</sub>,53<sub>10</sub>,,A, <p>99 - 56 = 43.</p> 
<p>Am equivalent 2's complement representation of the 2's complement number 1101 is</p>,110100,001101,110111,111101,,D," <p>2's complement of (1101)<sub>2</sub> = 0011</p>
<p><img src=""/_files/images/electronics-and-communication-engineering/digital-electronics/71-605.png""/></p> "
"<p>In a 7 segment display the segments <i>a, c, d, f, g</i> are lit. The decimal number displayed will be</p>",9,5,4,2,,B," <p><img src=""/_files/images/electronics-and-communication-engineering/digital-electronics/66-131.png""/></p> "
<p>The minimum number of comparators required to build an 8 bit flash ADC is</p>,8,63,255,256,,C, <p>2<sup><i>n</i></sup> - 1 = 2<sup>8</sup> - 1 = 255.</p> 
<p>For a Mod-64 synchronous counter the number of flip flops and AND gates needed is</p>,6 and 4 respectively,4 and 6 respectively,7 and 5 respectively,5 and 7 respectively,,A," <p>2<sup>6</sup> = 64 Hence 6 flip-flops. The number of AND gates is 6 - 2 = 4 see in the given figure</p>
<p><img src=""/_files/images/electronics-and-communication-engineering/digital-electronics/68-339.png""/></p> "
"<p>A 4 bit DAC gives an output of 4.5 V for input of 1001. If input is 0110, the output is</p>",1.5 V,2.0 V,3.0 V,4.5 V,,C," <p><img src=""/_files/images/electronics-and-communication-engineering/digital-electronics/68-399.png""/></p> "
"<p>Which of the following characteristic are necessary for a sequential circuit? <ol style=""list-style-type: decimal; padding-bottom:10px;""><li style=""padding-top:10px;"">It must have 6 gates</li><li style=""padding-top:10px;"">It must have feedback</li><li style=""padding-top:10px;"">Its output should depend on past value</li></ol> Which of the above statements are correct?</p>","1, 2, 3","1, 2","2, 3","1, 3",,C, <p>The number of gates may be any.</p> 
<p>1011<sub>2</sub> x 101<sub>2</sub> = __________ <sub>10</sub></p>,55,45,35,25,,A," <p>1011 = 11 in decimal and 101 = 5 in decimal, 11 X 5 = 55.</p> "
"<p>For the logic circuit of the given figure the simplified Boolean equation<br/><img src=""/_files/images/electronics-and-communication-engineering/digital-electronics/28-377.png""/></p>",Y = (A + B) (C + D) (E + F),Y = A = B + C + D + E + F,ABCDEF,ABC + DEF,,A," <p><img src=""/_files/images/electronics-and-communication-engineering/digital-electronics/68-377.png""/> = (A + B) (C + D) (E + F).</p> "
<p>A combination circuit is one in which the output depends on</p>,input combination at that time,input combination and previous output,input combination and previous input,present output and previous output,,A, <p>Combinational circuit does not have memory.</p> 
<p>71<sub>8</sub> = __________ .</p>,111000<sub>2</sub>,111001<sub>2</sub>,100001<sub>2</sub>,110001<sub>2</sub>,,B, <p>71 in octal = 7 x 8 + 1= 57 in decimal = 111001 in binary.</p> 
<p>Boolean expression for the output of XNOR (Equivalent) logic gate with inputs A and B is</p>,"A<span style=""text-decoration:overline;"">B</span> + <span style=""text-decoration:overline;"">A</span>B","<span style=""text-decoration:overline;"">AB</span> + AB","(<span style=""text-decoration:overline;"">A</span> + B). (A + <span style=""text-decoration:overline;"">B</span>)","(<span style=""text-decoration:overline;"">A</span> + <span style=""text-decoration:overline;"">B</span>). (A + B)",,C," <p>(<span style=""text-decoration:overline;"">A</span> + <span style=""text-decoration:overline;"">B</span>) (A + <span style=""text-decoration:overline;"">B</span>) = <span style=""text-decoration:overline;"">A ⊕ B</span>.</p> "
<p>An SR flip flop can be built using NOR gates or NAND gates.</p>,True,False,,,,A," <p><img src=""/_files/images/electronics-and-communication-engineering/digital-electronics/72-1177.png""/></p> "
"<p>In the given figure R<sub>C</sub> = R<sub>L</sub> = 1 kΩ, then V<sub>0</sub> =<br/><img src=""/_files/images/electronics-and-communication-engineering/digital-electronics/31-415.png""/></p>",5 V,2.5 V,1 V,0 V,,B," <p>Transistor is off. <img src=""/_files/images/electronics-and-communication-engineering/digital-electronics/69-415.png""/>.</p> "
<p>A 14 pin NOT gate 1C has __________ NOT gates.</p>,8,6,5,4,,B," <p>6 Input pins, 6 output pins, 1 supply pin and 1 ground pin. Hence 6 NOT gates.</p> "
<p>F's complement of (2BFD)<sub>hex</sub> is</p>,E 304,D 403,D 402,C 403,,C," <p><img src=""/_files/images/electronics-and-communication-engineering/digital-electronics/71-625.png""/></p> "
<p><p><b>Assertion (A):</b>  Master slave JK flip flop is commonly used in high speed synchronous circuitry </p><p><b>Reason (R):</b> Master slave JK flip flop uses two JK flip flops in cascade.</p></p>,Both A and R are correct and R is correct explanation of A,Both A and R are correct but R is not correct explanation of A,"A is true, R is false","A is false, R is true",,D," <p>R-S, J-K flip-flop is not used very commonly.</p> "
"<p>Inputs A and B of the given figure are applied to a NAND gate. The output is LOW<br/><img src=""/_files/images/electronics-and-communication-engineering/digital-electronics/23-277.png""/></p>",from 0 to 6,from 0 to 2,from 0 to 1 and 2 to 3,from 1 to 2 and 3 to 4,,C," <p>NAND gate gives Low output if all inputs are High. For other combinations of inputs, output is High.</p> "
<p>ECL is a saturating logic.</p>,True,False,,,,B, <p>It is a non-saturating logic. Hence highest speed of operation.</p> 
"<p>For the NMOS gate in the given figure, F =<br/><img src=""/_files/images/electronics-and-communication-engineering/digital-electronics/33-458.png""/></p>","<span style=""text-decoration:overline;"">ABCDE</span>","(AB + <span style=""text-decoration:overline;"">C</span>) (<span style=""text-decoration:overline;"">D</span> + <span style=""text-decoration:overline;"">E</span>)","<span style=""text-decoration:overline;"">A(B + C) + DE</span>","<span style=""text-decoration:overline;"">A + B</span> C + <span style=""text-decoration:overline;"">D</span><span style=""text-decoration:overline;"">E</span>",,C," <p>B + C are in parallel and A is in series with this parallel combination, Similarly D + E are in series. Then D, E are in parallel with A, B and C Y = <span style=""text-decoration:overline;"">A(B + C) + DE </span>.</p> "
"<p>The resolution of 4 bit counting ADC is 0.5 volt, for an Analog input of 6.6 volts. The digital output of ADC will be</p>",1011,1101,1100,1110,,B," <p>Digital output of ADC resolution = <img src=""/_files/images/electronics-and-communication-engineering/digital-electronics/71-610.png""/>.</p> "
<p>9's complement of 12<sub>10</sub> is</p>,21<sub>10</sub>,87<sub>10</sub>,78<sub>10</sub>,76<sub>10</sub>,,B, <p>99 - 12 = 87.</p> 
<p>The minterm designation for ABCD is</p>,m<sub>8</sub>,m<sub>10</sub>,m<sub>14</sub>,m<sub>15</sub>,,D, <p>ABCD = 1111 = m<sub>15</sub> .</p> 
"<p>Read the following statements <ol style=""list-style-type: decimal; padding-bottom:10px;""><li style=""padding-top:10px;"">The circuitry of ripple counter is more complex than that of synchronous counter.</li><li style=""padding-top:10px;"">The maximum frequency of operation of ripple counter depends on the modulus of the counter.</li><li style=""padding-top:10px;"">The maximum frequency of operation of synchronous counter does not depend on the modulus of the counter.</li></ol> Which of the above statements are correct?</p>",1 only,"1, 2","1, 2, 3","2, 3",,D, <p>Circuitry of ripple counter is simpler than that of synchronous counter.</p> 
<p>The minterm designation for ABCD is</p>,m<sub>11</sub>,m<sub>13</sub>,m<sub>15</sub>,m<sub>16</sub>,,C, <p>ABCD = 1111 = m<sub>15</sub> .</p> 
"<p>The logic circuit of the given figure is equivalent to<br/><img src=""/_files/images/electronics-and-communication-engineering/digital-electronics/31-428.png""/></p>","<img src=""/_files/images/electronics-and-communication-engineering/digital-electronics/31-428-1.png""/>","<img src=""/_files/images/electronics-and-communication-engineering/digital-electronics/32-428-2.png""/>","<img src=""/_files/images/electronics-and-communication-engineering/digital-electronics/32-428-3.png""/>","<img src=""/_files/images/electronics-and-communication-engineering/digital-electronics/32-428-4.png""/>",,C," <p><img src=""/_files/images/electronics-and-communication-engineering/digital-electronics/69-428.png""/> </p>
<p>In the given figure <img src=""/_files/images/electronics-and-communication-engineering/digital-electronics/32-428-3.png""/> </p>
<p><img src=""/_files/images/electronics-and-communication-engineering/digital-electronics/69-428-1.png""/>.</p> "
<p>A multiple emitter transistor has many emitters and collectors.</p>,True,False,,,,B, <p>It has many emitters but one collector.</p> 
<p>A mode-10 counter can divide the clock frequency by a factor of</p>,10,100,1000,10000,,A, <p>Decade counter is divide by 10 counter.</p> 
<p>Which of the following binary numbers is equivalent to decimal 10?</p>,1000,1100,1010,1001,,C, <p>1010 = 8 + 0 + 2 + 0 = 10.</p> 
<p>A 4 bit synchronous counter has flip flops having propagation delay of 50 ns each and AND gates having propagation delay of 20 ns each. The maximum frequency of clock pulses can be</p>,20 MHz,50 MHz,14.3 MHz,5 MHz,,C," <p>Maximum delay = 50 + 20 = 70 x 10<sup>-9</sup> s. </p>
<p>Hence <img src=""/_files/images/electronics-and-communication-engineering/digital-electronics/69-484.png""/>.</p> "
<p>A counter has 4 flip flops. It divides the input frequency by</p>,4,2,8,16,,D, <p>2<sup>4</sup> = 16.</p> 
<p>A pulse train with a 1 MHz frequency is counted using a 1024 modulus ripple counter using JK flip flops. The maximum propagation delay for each flip-flop should be</p>,1 μs,0.5 μs,0.2 μs,0.1 μs,,D," <p>Total delay = <img src=""/_files/images/electronics-and-communication-engineering/digital-electronics/69-445.png""/> = 1 ms = 10 x delay of one flip flop. Therefore delay for one flip-flop = 0.1 ms.</p> "
<p>What will be maximum input that can be converted for a 6 bit dual slope A/D converter uses a reference of -6v and a 1 MHz clock. It uses a fixed count of 40 (101000).</p>,9 V,9.45,10 V,8 V,,B," <p><img src=""/_files/images/electronics-and-communication-engineering/digital-electronics/70-562.png""/>.</p> "
"<p>In the given figure shows a logic circuit. The minimum Boolean expression for this circuit is<br/><img src=""/_files/images/electronics-and-communication-engineering/digital-electronics/26-343.png""/></p>",A + B,A + B + C,AB + C,AB + AC + BC,,B," <p>Output A(B + <span style=""text-decoration:overline;"">C</span>) + <span style=""text-decoration:overline;"">A</span>B + C(A + <span style=""text-decoration:overline;"">B</span>) = AB + A<span style=""text-decoration:overline;"">C</span> + <span style=""text-decoration:overline;"">A</span>B + AC + <span style=""text-decoration:overline;"">B</span>C = B + A + <span style=""text-decoration:overline;"">B</span>C = A + B + C.</p> "
"<p>If number of information bits is 11, the number of parity bits in Hamming code is</p>",5,4,3,2,,B," <p>2<sup>p</sup> &gt; m + p + 1. If m = 11, p must be 4 to satisfy this equation.</p> "
<p>The number of digit 1 present in the binary representation of 3 x 512 + 7 x 64 + 5 x 8 + 3 is</p>,8,9,10,12,,B," <p>3 x 512 + 7 x 64 + 5 x 8 + 3 </p>
<p>= (2 + 1) x 2<sup>9</sup> + (4 + 2 + 1)2<sup>6</sup> + (4 + 1)2<sup>3</sup> + (2 + 1) </p>
<p>= 2<sup>10</sup> + 2<sup>9</sup> + 2<sup>8</sup> + 2<sup>7</sup> + 2<sup>6</sup> + 2<sup>5</sup> + 2<sup>3</sup> + 2<sup>1</sup> + 1 </p>
<p>= 2<sup>10</sup> + 2<sup>9</sup> + 2<sup>8</sup> + 2<sup>7</sup> + 2<sup>6</sup> + 2<sup>5</sup> + 2<sup>3</sup> + 2<sup>1</sup> + 2<sup>0</sup></p>
<p><img src=""/_files/images/electronics-and-communication-engineering/digital-electronics/71-626.png""/> </p>
<p>9 term of power two </p>
<p>Hence number of '1' is 9.</p> "
"<p>Out of 5 M x 8, 1 M x 16, 2 M x 16 and 3M x 8 memories, which memory can store more bits?</p>",5 M x 8,2 M x 16,3 M x 8,1 M x 16,,A," <p>Bits are 40 M, 16 M and 32 M.</p> "
<p>A 6 bit ladder A/D converter has input 101001. The output is (assume 0 = 0 V and 1 = 10 V)</p>,4.23,6.41,5.52,9.23,,B," <p>Output = <img src=""/_files/images/electronics-and-communication-engineering/digital-electronics/68-351.png""/> 10 j 6.41 V.</p> "
<p>A ripple counter has 4 bits and uses flip flops with propagation delay time of 25 ns. The maximum possible time for change of state will be</p>,25 ns,50 ns,75 ns,100 ns,,D, <p>In ripple counter all the delays are added.</p> 
<p>A counter has a modulus of 10. The number of flip flops is</p>,10,5,4,3,,C, <p>2<sup>3</sup> = 8 and 2<sup>4</sup> = 16 Therefore 4 flip-flops are needed. Some states will be skipped to give a modulus of 10.</p> 
"<p>The counter shown in the given figure is built using 4 -ve edge triggered toggle FFs. The FF can be set asynchronously when R = 0. The combinational logic required to realize a modulo-13 counter is<br/><img src=""/_files/images/electronics-and-communication-engineering/digital-electronics/37-524.png""/></p>","F = Q<sub>4</sub> Q<sub>3</sub> <span style=""text-decoration:overline;"">Q</span><sub>2</sub> Q<sub>1</sub>","F = <span style=""text-decoration:overline;"">Q</span><sub>4</sub> + <span style=""text-decoration:overline;"">Q</span><sub>3</sub> + Q<sub>2</sub> + <span style=""text-decoration:overline;"">Q</span><sub>1</sub>","F = <span style=""text-decoration:overline;"">Q</span><sub>4</sub> + <span style=""text-decoration:overline;"">Q</span><sub>3</sub> + Q<sub>2</sub> + Q<sub>1</sub>","F = Q<sub>4</sub>Q<sub>3</sub>Q<sub>2</sub><span style=""text-decoration:overline;"">Q</span><sub>1</sub>",,A," <p>Counter is modulo-13, it will count up to 15 but due to mod-13, it will be reset at 13, (13)<sub>10</sub> = (1101 )<sub>2</sub> = Q<sub>4</sub> Q<sub>3</sub> Q<sub>2</sub> Q<sub>1</sub>.</p> "
"<p>In the figure, the LED<br/><img src=""/_files/images/electronics-and-communication-engineering/digital-electronics/39-574.png""/></p>",emits light when both S<sub>1</sub> and S<sub>2</sub> are closed,emits light when both S<sub>1</sub> and S<sub>2</sub> are open,emits light when only S<sub>1</sub> and S<sub>2</sub> is closed,"does not Emit light, irrespective of the switched positions",,D," <p>To emit the light, it is necessary NAND gate output is zero, for NAND O/P zero. Both the I/O must be height. And it is not possible in any case.</p> "
<p>A 4 bit ripple counter uses flip flops with propagation delay of 50 ns each. The maximum clock frequency which can be used is</p>,5 MHz,10 MHz,20 MHz,25 MHz,,A," <p>Time delay = 50 x 4 x 10<sup>-9</sup>s, </p>
<p><img src=""/_files/images/electronics-and-communication-engineering/digital-electronics/69-442.png""/>.</p> "
"<p>An AND gate has two inputs A and B and one inhibit input S. Out of total 8 input states, output is 1 in</p>",1 state,2 states,3 states,4 states,,A," <p>Only one input, i.e., A = 1, B = 1 and S = 0 gives output 1.</p> "
<p>268<sub>10</sub> = __________ .</p>,10A<sub>16</sub>,10B<sub>16</sub>,10C<sub>16</sub>,10D<sub>16</sub>,,C, <p>10C in hexadecimal = 1 x 16<sup>2</sup> + 12 = 268 in decimal.</p> 
<p>In a JK Master slave flip flop</p>,both master and slave are positively clocked,both master and slave are negatively clocked,master is positively clocked and slave is negatively clocked,master is negatively clocked and slave is positively clocked,,C," <p><img src=""/_files/images/electronics-and-communication-engineering/digital-electronics/67-241.png""/></p> "
