ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccmqDRol.s 			page 1


   1              		.cpu cortex-m7
   2              		.arch armv7e-m
   3              		.fpu fpv5-d16
   4              		.eabi_attribute 28, 1
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 6
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.file	"stm32h7xx_hal_rcc.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.section	.text.HAL_RCC_DeInit,"ax",%progbits
  19              		.align	1
  20              		.global	HAL_RCC_DeInit
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	HAL_RCC_DeInit:
  26              	.LFB333:
  27              		.file 1 "Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c"
   1:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** /**
   2:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   ******************************************************************************
   3:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   * @file    stm32h7xx_hal_rcc.c
   4:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   * @author  MCD Application Team
   5:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   * @brief   RCC HAL module driver.
   6:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   *          This file provides firmware functions to manage the following
   7:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   *          functionalities of the Reset and Clock Control (RCC) peripheral:
   8:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   *           + Initialization and de-initialization functions
   9:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   *           + Peripheral Control functions
  10:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   *
  11:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   @verbatim
  12:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   ==============================================================================
  13:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****                       ##### RCC specific features #####
  14:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   ==============================================================================
  15:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     [..]
  16:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       After reset the device is running from Internal High Speed oscillator
  17:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       (HSI 64MHz) with Flash 0 wait state,and all peripherals are off except
  18:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       internal SRAM, Flash, JTAG and PWR
  19:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       (+) There is no pre-scaler on High speed (AHB) and Low speed (APB) buses;
  20:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****           all peripherals mapped on these buses are running at HSI speed.
  21:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       (+) The clock for all peripherals is switched off, except the SRAM and FLASH.
  22:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       (+) All GPIOs are in analogue mode , except the JTAG pins which
  23:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****           are assigned to be used for debug purpose.
  24:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
  25:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     [..]
  26:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       Once the device started from reset, the user application has to:
  27:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       (+) Configure the clock source to be used to drive the System clock
  28:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****           (if the application needs higher frequency/performance)
  29:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       (+) Configure the System clock frequency and Flash settings
  30:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       (+) Configure the AHB and APB buses pre-scalers
  31:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       (+) Enable the clock for the peripheral(s) to be used
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccmqDRol.s 			page 2


  32:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       (+) Configure the clock kernel source(s) for peripherals which clocks are not
  33:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****           derived from the System clock through :RCC_D1CCIPR,RCC_D2CCIP1R,RCC_D2CCIP2R
  34:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****           and RCC_D3CCIPR registers
  35:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
  36:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****                       ##### RCC Limitations #####
  37:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   ==============================================================================
  38:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     [..]
  39:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       A delay between an RCC peripheral clock enable and the effective peripheral
  40:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       enabling should be taken into account in order to manage the peripheral read/write
  41:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       from/to registers.
  42:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       (+) This delay depends on the peripheral mapping.
  43:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       (+) If peripheral is mapped on AHB: the delay is 2 AHB clock cycle
  44:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****           after the clock enable bit is set on the hardware register
  45:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       (+) If peripheral is mapped on APB: the delay is 2 APB clock cycle
  46:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****           after the clock enable bit is set on the hardware register
  47:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
  48:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     [..]
  49:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       Implemented Workaround:
  50:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       (+) For AHB & APB peripherals, a dummy read to the peripheral register has been
  51:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****           inserted in each __HAL_RCC_PPP_CLK_ENABLE() macro.
  52:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
  53:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   @endverbatim
  54:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****  ******************************************************************************
  55:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   * @attention
  56:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   *
  57:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   * Copyright (c) 2017 STMicroelectronics.
  58:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   * All rights reserved.
  59:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   *
  60:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   * This software is licensed under terms that can be found in the LICENSE file in
  61:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   * the root directory of this software component.
  62:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  63:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   ******************************************************************************
  64:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   */
  65:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
  66:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** /* Includes ------------------------------------------------------------------*/
  67:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** #include "stm32h7xx_hal.h"
  68:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
  69:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** /** @addtogroup STM32H7xx_HAL_Driver
  70:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   * @{
  71:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   */
  72:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
  73:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** /** @defgroup RCC  RCC
  74:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   * @brief RCC HAL module driver
  75:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   * @{
  76:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   */
  77:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
  78:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** #ifdef HAL_RCC_MODULE_ENABLED
  79:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
  80:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** /* Private typedef -----------------------------------------------------------*/
  81:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** /* Private define ------------------------------------------------------------*/
  82:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** /* Private macro -------------------------------------------------------------*/
  83:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** /** @defgroup RCC_Private_Macros RCC Private Macros
  84:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   * @{
  85:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   */
  86:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** #define MCO1_CLK_ENABLE()     __HAL_RCC_GPIOA_CLK_ENABLE()
  87:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** #define MCO1_GPIO_PORT        GPIOA
  88:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** #define MCO1_PIN              GPIO_PIN_8
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccmqDRol.s 			page 3


  89:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
  90:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** #define MCO2_CLK_ENABLE()      __HAL_RCC_GPIOC_CLK_ENABLE()
  91:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** #define MCO2_GPIO_PORT         GPIOC
  92:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** #define MCO2_PIN               GPIO_PIN_9
  93:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
  94:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** /**
  95:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   * @}
  96:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   */
  97:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** /* Private variables ---------------------------------------------------------*/
  98:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** /** @defgroup RCC_Private_Variables RCC Private Variables
  99:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   * @{
 100:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   */
 101:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 102:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** /**
 103:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   * @}
 104:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   */
 105:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** /* Private function prototypes -----------------------------------------------*/
 106:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** /* Exported functions --------------------------------------------------------*/
 107:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 108:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** /** @defgroup RCC_Exported_Functions RCC Exported Functions
 109:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   * @{
 110:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   */
 111:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 112:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** /** @defgroup RCC_Exported_Functions_Group1 Initialization and de-initialization functions
 113:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****  *  @brief    Initialization and Configuration functions
 114:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****  *
 115:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** @verbatim
 116:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****  ===============================================================================
 117:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****            ##### Initialization and de-initialization functions #####
 118:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****  ===============================================================================
 119:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     [..]
 120:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       This section provides functions allowing to configure the internal/external oscillators
 121:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       (HSE, HSI, LSE,CSI, LSI,HSI48, PLL, CSS and MCO) and the System buses clocks (SYSCLK, AHB3, A
 122:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****        AHB2,AHB4,APB3, APB1L, APB1H, APB2, and APB4).
 123:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 124:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     [..] Internal/external clock and PLL configuration
 125:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****          (#) HSI (high-speed internal), 64 MHz factory-trimmed RC used directly or through
 126:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****              the PLL as System clock source.
 127:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****          (#) CSI is a low-power RC oscillator which can be used directly as system clock, periphera
 128:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****              clock, or PLL input.But even with frequency calibration, is less accurate than an
 129:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****              external crystal oscillator or ceramic resonator.
 130:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****          (#) LSI (low-speed internal), 32 KHz low consumption RC used as IWDG and/or RTC
 131:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****              clock source.
 132:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 133:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****          (#) HSE (high-speed external), 4 to 48 MHz crystal oscillator used directly or
 134:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****              through the PLL as System clock source. Can be used also as RTC clock source.
 135:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 136:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****          (#) LSE (low-speed external), 32 KHz oscillator used as RTC clock source.
 137:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 138:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****          (#) PLL , The RCC features three independent PLLs (clocked by HSI , HSE or CSI),
 139:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****              featuring three different output clocks and able  to work either in integer or Fractio
 140:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****            (++) A main PLL, PLL1, which is generally used to provide clocks to the CPU
 141:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****                 and to some peripherals.
 142:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****            (++) Two dedicated PLLs, PLL2 and PLL3, which are used to generate the kernel clock for 
 143:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 144:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 145:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****          (#) CSS (Clock security system), once enabled and if a HSE clock failure occurs
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccmqDRol.s 			page 4


 146:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****             (HSE used directly or through PLL as System clock source), the System clock
 147:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****              is automatically switched to HSI and an interrupt is generated if enabled.
 148:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****              The interrupt is linked to the Cortex-M NMI (Non-Mask-able Interrupt)
 149:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****              exception vector.
 150:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 151:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****          (#) MCO1 (micro controller clock output), used to output HSI, LSE, HSE, PLL1(PLL1_Q)
 152:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****              or HSI48 clock (through a configurable pre-scaler) on PA8 pin.
 153:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 154:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****          (#) MCO2 (micro controller clock output), used to output HSE, PLL2(PLL2_P), SYSCLK,
 155:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****              LSI, CSI, or PLL1(PLL1_P) clock (through a configurable pre-scaler) on PC9 pin.
 156:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 157:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     [..] System, AHB and APB buses clocks configuration
 158:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****          (#) Several clock sources can be used to drive the System clock (SYSCLK): CSI,HSI,
 159:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****              HSE and PLL.
 160:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****              The AHB clock (HCLK) is derived from System core clock through configurable
 161:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****              pre-scaler and used to clock the CPU, memory and peripherals mapped
 162:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****              on AHB and APB bus of the 3 Domains (D1, D2, D3)* through configurable pre-scalers
 163:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****              and used to clock the peripherals mapped on these buses. You can use
 164:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****              "HAL_RCC_GetSysClockFreq()" function to retrieve system clock frequency.
 165:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 166:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****          -@- All the peripheral clocks are derived from the System clock (SYSCLK) except those
 167:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****              with dual clock domain where kernel source clock could be selected through
 168:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****              RCC_D1CCIPR,RCC_D2CCIP1R,RCC_D2CCIP2R and RCC_D3CCIPR registers.
 169:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 170:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****      (*) : 2 Domains (CD and SRD) for stm32h7a3xx and stm32h7b3xx family lines.
 171:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** @endverbatim
 172:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   * @{
 173:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   */
 174:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 175:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** /**
 176:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   * @brief  Resets the RCC clock configuration to the default reset state.
 177:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   * @note   The default reset state of the clock configuration is given below:
 178:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   *            - HSI ON and used as system clock source
 179:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   *            - HSE, PLL1, PLL2 and PLL3 OFF
 180:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   *            - AHB, APB Bus pre-scaler set to 1.
 181:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   *            - CSS, MCO1 and MCO2 OFF
 182:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   *            - All interrupts disabled
 183:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   * @note   This function doesn't modify the configuration of the
 184:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   *            - Peripheral clocks
 185:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   *            - LSI, LSE and RTC clocks
 186:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   * @retval HAL status
 187:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   */
 188:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** HAL_StatusTypeDef HAL_RCC_DeInit(void)
 189:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** {
  28              		.loc 1 189 1
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 8
  31              		@ frame_needed = 1, uses_anonymous_args = 0
  32 0000 80B5     		push	{r7, lr}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 8
  35              		.cfi_offset 7, -8
  36              		.cfi_offset 14, -4
  37 0002 82B0     		sub	sp, sp, #8
  38              	.LCFI1:
  39              		.cfi_def_cfa_offset 16
  40 0004 00AF     		add	r7, sp, #0
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccmqDRol.s 			page 5


  41              	.LCFI2:
  42              		.cfi_def_cfa_register 7
 190:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   uint32_t tickstart;
 191:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 192:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         /* Increasing the CPU frequency */
 193:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   if(FLASH_LATENCY_DEFAULT  > __HAL_FLASH_GET_LATENCY())
  43              		.loc 1 193 31
  44 0006 894B     		ldr	r3, .L18
  45 0008 1B68     		ldr	r3, [r3]
  46 000a 03F00F03 		and	r3, r3, #15
  47              		.loc 1 193 5
  48 000e 062B     		cmp	r3, #6
  49 0010 0FD8     		bhi	.L2
 194:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   {
 195:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
 196:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     __HAL_FLASH_SET_LATENCY(FLASH_LATENCY_DEFAULT);
  50              		.loc 1 196 5
  51 0012 864B     		ldr	r3, .L18
  52 0014 1B68     		ldr	r3, [r3]
  53 0016 23F00F03 		bic	r3, r3, #15
  54 001a 844A     		ldr	r2, .L18
  55 001c 43F00703 		orr	r3, r3, #7
  56 0020 1360     		str	r3, [r2]
 197:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 198:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     /* Check that the new number of wait states is taken into account to access the Flash
 199:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     memory by reading the FLASH_ACR register */
 200:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     if(__HAL_FLASH_GET_LATENCY() != FLASH_LATENCY_DEFAULT)
  57              		.loc 1 200 8
  58 0022 824B     		ldr	r3, .L18
  59 0024 1B68     		ldr	r3, [r3]
  60 0026 03F00F03 		and	r3, r3, #15
  61              		.loc 1 200 7
  62 002a 072B     		cmp	r3, #7
  63 002c 01D0     		beq	.L2
 201:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     {
 202:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       return HAL_ERROR;
  64              		.loc 1 202 14
  65 002e 0123     		movs	r3, #1
  66 0030 F7E0     		b	.L3
  67              	.L2:
 203:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     }
 204:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 205:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   }
 206:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 207:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 208:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   /* Get Start Tick */
 209:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   tickstart = HAL_GetTick();
  68              		.loc 1 209 15
  69 0032 FFF7FEFF 		bl	HAL_GetTick
  70 0036 7860     		str	r0, [r7, #4]
 210:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 211:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   /* Set HSION bit */
 212:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   SET_BIT(RCC->CR, RCC_CR_HSION);
  71              		.loc 1 212 3
  72 0038 7D4B     		ldr	r3, .L18+4
  73 003a 1B68     		ldr	r3, [r3]
  74 003c 7C4A     		ldr	r2, .L18+4
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccmqDRol.s 			page 6


  75 003e 43F00103 		orr	r3, r3, #1
  76 0042 1360     		str	r3, [r2]
 213:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 214:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   /* Wait till HSI is ready */
 215:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
  77              		.loc 1 215 9
  78 0044 08E0     		b	.L4
  79              	.L5:
 216:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   {
 217:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
  80              		.loc 1 217 10
  81 0046 FFF7FEFF 		bl	HAL_GetTick
  82 004a 0246     		mov	r2, r0
  83              		.loc 1 217 24
  84 004c 7B68     		ldr	r3, [r7, #4]
  85 004e D31A     		subs	r3, r2, r3
  86              		.loc 1 217 8
  87 0050 022B     		cmp	r3, #2
  88 0052 01D9     		bls	.L4
 218:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     {
 219:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       return HAL_TIMEOUT;
  89              		.loc 1 219 14
  90 0054 0323     		movs	r3, #3
  91 0056 E4E0     		b	.L3
  92              	.L4:
 215:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   {
  93              		.loc 1 215 10
  94 0058 754B     		ldr	r3, .L18+4
  95 005a 1B68     		ldr	r3, [r3]
  96 005c 03F00403 		and	r3, r3, #4
 215:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   {
  97              		.loc 1 215 9
  98 0060 002B     		cmp	r3, #0
  99 0062 F0D0     		beq	.L5
 220:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     }
 221:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   }
 222:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 223:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   /* Set HSITRIM[6:0] bits to the reset value */
 224:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   SET_BIT(RCC->HSICFGR, RCC_HSICFGR_HSITRIM_6);
 100              		.loc 1 224 3
 101 0064 724B     		ldr	r3, .L18+4
 102 0066 5B68     		ldr	r3, [r3, #4]
 103 0068 714A     		ldr	r2, .L18+4
 104 006a 43F08043 		orr	r3, r3, #1073741824
 105 006e 5360     		str	r3, [r2, #4]
 225:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 226:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   /* Reset CFGR register */
 227:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   CLEAR_REG(RCC->CFGR);
 106              		.loc 1 227 3
 107 0070 6F4B     		ldr	r3, .L18+4
 108 0072 0022     		movs	r2, #0
 109 0074 1A61     		str	r2, [r3, #16]
 228:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 229:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   /* Update the SystemCoreClock and SystemD2Clock global variables */
 230:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   SystemCoreClock = HSI_VALUE;
 110              		.loc 1 230 19
 111 0076 6F4B     		ldr	r3, .L18+8
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccmqDRol.s 			page 7


 112 0078 6F4A     		ldr	r2, .L18+12
 113 007a 1A60     		str	r2, [r3]
 231:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   SystemD2Clock = HSI_VALUE;
 114              		.loc 1 231 17
 115 007c 6F4B     		ldr	r3, .L18+16
 116 007e 6E4A     		ldr	r2, .L18+12
 117 0080 1A60     		str	r2, [r3]
 232:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 233:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   /* Adapt Systick interrupt period */
 234:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   if(HAL_InitTick(uwTickPrio) != HAL_OK)
 118              		.loc 1 234 6
 119 0082 6F4B     		ldr	r3, .L18+20
 120 0084 1B68     		ldr	r3, [r3]
 121 0086 1846     		mov	r0, r3
 122 0088 FFF7FEFF 		bl	HAL_InitTick
 123 008c 0346     		mov	r3, r0
 124              		.loc 1 234 5
 125 008e 002B     		cmp	r3, #0
 126 0090 01D0     		beq	.L6
 235:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   {
 236:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     return HAL_ERROR;
 127              		.loc 1 236 12
 128 0092 0123     		movs	r3, #1
 129 0094 C5E0     		b	.L3
 130              	.L6:
 237:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   }
 238:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 239:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   /* Get Start Tick */
 240:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   tickstart = HAL_GetTick();
 131              		.loc 1 240 15
 132 0096 FFF7FEFF 		bl	HAL_GetTick
 133 009a 7860     		str	r0, [r7, #4]
 241:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 242:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   /* Wait till clock switch is ready */
 243:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   while (READ_BIT(RCC->CFGR, RCC_CFGR_SWS) != 0U)
 134              		.loc 1 243 9
 135 009c 0AE0     		b	.L7
 136              	.L8:
 244:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   {
 245:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 137              		.loc 1 245 10
 138 009e FFF7FEFF 		bl	HAL_GetTick
 139 00a2 0246     		mov	r2, r0
 140              		.loc 1 245 24
 141 00a4 7B68     		ldr	r3, [r7, #4]
 142 00a6 D31A     		subs	r3, r2, r3
 143              		.loc 1 245 8
 144 00a8 41F28832 		movw	r2, #5000
 145 00ac 9342     		cmp	r3, r2
 146 00ae 01D9     		bls	.L7
 246:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     {
 247:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       return HAL_TIMEOUT;
 147              		.loc 1 247 14
 148 00b0 0323     		movs	r3, #3
 149 00b2 B6E0     		b	.L3
 150              	.L7:
 243:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   {
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccmqDRol.s 			page 8


 151              		.loc 1 243 10
 152 00b4 5E4B     		ldr	r3, .L18+4
 153 00b6 1B69     		ldr	r3, [r3, #16]
 154 00b8 03F03803 		and	r3, r3, #56
 243:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   {
 155              		.loc 1 243 9
 156 00bc 002B     		cmp	r3, #0
 157 00be EED1     		bne	.L8
 248:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     }
 249:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   }
 250:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 251:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   /* Get Start Tick */
 252:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   tickstart = HAL_GetTick();
 158              		.loc 1 252 15
 159 00c0 FFF7FEFF 		bl	HAL_GetTick
 160 00c4 7860     		str	r0, [r7, #4]
 253:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 254:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   /* Reset CSION, CSIKERON, HSEON, HSI48ON, HSECSSON, HSIDIV bits */
 255:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   CLEAR_BIT(RCC->CR, RCC_CR_HSEON | RCC_CR_HSIKERON| RCC_CR_HSIDIV| RCC_CR_HSIDIVF| RCC_CR_CSION | 
 161              		.loc 1 255 3
 162 00c6 5A4B     		ldr	r3, .L18+4
 163 00c8 1A68     		ldr	r2, [r3]
 164 00ca 5949     		ldr	r1, .L18+4
 165 00cc 5D4B     		ldr	r3, .L18+24
 166 00ce 1340     		ands	r3, r3, r2
 167 00d0 0B60     		str	r3, [r1]
 256:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   | RCC_CR_HSI48ON | RCC_CR_CSSHSEON);
 257:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 258:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   /* Wait till HSE is disabled */
 259:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 168              		.loc 1 259 9
 169 00d2 08E0     		b	.L9
 170              	.L10:
 260:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   {
 261:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 171              		.loc 1 261 10
 172 00d4 FFF7FEFF 		bl	HAL_GetTick
 173 00d8 0246     		mov	r2, r0
 174              		.loc 1 261 24
 175 00da 7B68     		ldr	r3, [r7, #4]
 176 00dc D31A     		subs	r3, r2, r3
 177              		.loc 1 261 8
 178 00de 642B     		cmp	r3, #100
 179 00e0 01D9     		bls	.L9
 262:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     {
 263:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       return HAL_TIMEOUT;
 180              		.loc 1 263 14
 181 00e2 0323     		movs	r3, #3
 182 00e4 9DE0     		b	.L3
 183              	.L9:
 259:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   {
 184              		.loc 1 259 10
 185 00e6 524B     		ldr	r3, .L18+4
 186 00e8 1B68     		ldr	r3, [r3]
 187 00ea 03F40033 		and	r3, r3, #131072
 259:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   {
 188              		.loc 1 259 9
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccmqDRol.s 			page 9


 189 00ee 002B     		cmp	r3, #0
 190 00f0 F0D1     		bne	.L10
 264:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     }
 265:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   }
 266:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 267:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   /* Get Start Tick */
 268:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   tickstart = HAL_GetTick();
 191              		.loc 1 268 15
 192 00f2 FFF7FEFF 		bl	HAL_GetTick
 193 00f6 7860     		str	r0, [r7, #4]
 269:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 270:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   /* Clear PLLON bit */
 271:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   CLEAR_BIT(RCC->CR, RCC_CR_PLL1ON);
 194              		.loc 1 271 3
 195 00f8 4D4B     		ldr	r3, .L18+4
 196 00fa 1B68     		ldr	r3, [r3]
 197 00fc 4C4A     		ldr	r2, .L18+4
 198 00fe 23F08073 		bic	r3, r3, #16777216
 199 0102 1360     		str	r3, [r2]
 272:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 273:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   /* Wait till PLL is disabled */
 274:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 200              		.loc 1 274 9
 201 0104 08E0     		b	.L11
 202              	.L12:
 275:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   {
 276:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 203              		.loc 1 276 10
 204 0106 FFF7FEFF 		bl	HAL_GetTick
 205 010a 0246     		mov	r2, r0
 206              		.loc 1 276 24
 207 010c 7B68     		ldr	r3, [r7, #4]
 208 010e D31A     		subs	r3, r2, r3
 209              		.loc 1 276 8
 210 0110 022B     		cmp	r3, #2
 211 0112 01D9     		bls	.L11
 277:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     {
 278:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       return HAL_TIMEOUT;
 212              		.loc 1 278 14
 213 0114 0323     		movs	r3, #3
 214 0116 84E0     		b	.L3
 215              	.L11:
 274:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   {
 216              		.loc 1 274 10
 217 0118 454B     		ldr	r3, .L18+4
 218 011a 1B68     		ldr	r3, [r3]
 219 011c 03F00073 		and	r3, r3, #33554432
 274:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   {
 220              		.loc 1 274 9
 221 0120 002B     		cmp	r3, #0
 222 0122 F0D1     		bne	.L12
 279:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     }
 280:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   }
 281:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 282:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   /* Get Start Tick */
 283:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   tickstart = HAL_GetTick();
 223              		.loc 1 283 15
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccmqDRol.s 			page 10


 224 0124 FFF7FEFF 		bl	HAL_GetTick
 225 0128 7860     		str	r0, [r7, #4]
 284:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 285:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   /* Reset PLL2ON bit */
 286:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   CLEAR_BIT(RCC->CR, RCC_CR_PLL2ON);
 226              		.loc 1 286 3
 227 012a 414B     		ldr	r3, .L18+4
 228 012c 1B68     		ldr	r3, [r3]
 229 012e 404A     		ldr	r2, .L18+4
 230 0130 23F08063 		bic	r3, r3, #67108864
 231 0134 1360     		str	r3, [r2]
 287:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 288:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   /* Wait till PLL2 is disabled */
 289:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   while (READ_BIT(RCC->CR, RCC_CR_PLL2RDY) != 0U)
 232              		.loc 1 289 9
 233 0136 08E0     		b	.L13
 234              	.L14:
 290:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   {
 291:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 235              		.loc 1 291 10
 236 0138 FFF7FEFF 		bl	HAL_GetTick
 237 013c 0246     		mov	r2, r0
 238              		.loc 1 291 24
 239 013e 7B68     		ldr	r3, [r7, #4]
 240 0140 D31A     		subs	r3, r2, r3
 241              		.loc 1 291 8
 242 0142 022B     		cmp	r3, #2
 243 0144 01D9     		bls	.L13
 292:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     {
 293:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       return HAL_TIMEOUT;
 244              		.loc 1 293 14
 245 0146 0323     		movs	r3, #3
 246 0148 6BE0     		b	.L3
 247              	.L13:
 289:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   {
 248              		.loc 1 289 10
 249 014a 394B     		ldr	r3, .L18+4
 250 014c 1B68     		ldr	r3, [r3]
 251 014e 03F00063 		and	r3, r3, #134217728
 289:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   {
 252              		.loc 1 289 9
 253 0152 002B     		cmp	r3, #0
 254 0154 F0D1     		bne	.L14
 294:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     }
 295:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   }
 296:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 297:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   /* Get Start Tick */
 298:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   tickstart = HAL_GetTick();
 255              		.loc 1 298 15
 256 0156 FFF7FEFF 		bl	HAL_GetTick
 257 015a 7860     		str	r0, [r7, #4]
 299:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 300:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   /* Reset PLL3 bit */
 301:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   CLEAR_BIT(RCC->CR, RCC_CR_PLL3ON);
 258              		.loc 1 301 3
 259 015c 344B     		ldr	r3, .L18+4
 260 015e 1B68     		ldr	r3, [r3]
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccmqDRol.s 			page 11


 261 0160 334A     		ldr	r2, .L18+4
 262 0162 23F08053 		bic	r3, r3, #268435456
 263 0166 1360     		str	r3, [r2]
 302:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 303:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   /* Wait till PLL3 is disabled */
 304:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   while (READ_BIT(RCC->CR, RCC_CR_PLL3RDY) != 0U)
 264              		.loc 1 304 9
 265 0168 08E0     		b	.L15
 266              	.L16:
 305:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   {
 306:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 267              		.loc 1 306 10
 268 016a FFF7FEFF 		bl	HAL_GetTick
 269 016e 0246     		mov	r2, r0
 270              		.loc 1 306 24
 271 0170 7B68     		ldr	r3, [r7, #4]
 272 0172 D31A     		subs	r3, r2, r3
 273              		.loc 1 306 8
 274 0174 022B     		cmp	r3, #2
 275 0176 01D9     		bls	.L15
 307:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     {
 308:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       return HAL_TIMEOUT;
 276              		.loc 1 308 14
 277 0178 0323     		movs	r3, #3
 278 017a 52E0     		b	.L3
 279              	.L15:
 304:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   {
 280              		.loc 1 304 10
 281 017c 2C4B     		ldr	r3, .L18+4
 282 017e 1B68     		ldr	r3, [r3]
 283 0180 03F00053 		and	r3, r3, #536870912
 304:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   {
 284              		.loc 1 304 9
 285 0184 002B     		cmp	r3, #0
 286 0186 F0D1     		bne	.L16
 309:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     }
 310:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   }
 311:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 312:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** #if defined(RCC_D1CFGR_HPRE)
 313:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   /* Reset D1CFGR register */
 314:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   CLEAR_REG(RCC->D1CFGR);
 287              		.loc 1 314 3
 288 0188 294B     		ldr	r3, .L18+4
 289 018a 0022     		movs	r2, #0
 290 018c 9A61     		str	r2, [r3, #24]
 315:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 316:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   /* Reset D2CFGR register */
 317:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   CLEAR_REG(RCC->D2CFGR);
 291              		.loc 1 317 3
 292 018e 284B     		ldr	r3, .L18+4
 293 0190 0022     		movs	r2, #0
 294 0192 DA61     		str	r2, [r3, #28]
 318:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 319:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   /* Reset D3CFGR register */
 320:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   CLEAR_REG(RCC->D3CFGR);
 295              		.loc 1 320 3
 296 0194 264B     		ldr	r3, .L18+4
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccmqDRol.s 			page 12


 297 0196 0022     		movs	r2, #0
 298 0198 1A62     		str	r2, [r3, #32]
 321:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** #else
 322:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   /* Reset CDCFGR1 register */
 323:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   CLEAR_REG(RCC->CDCFGR1);
 324:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 325:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   /* Reset CDCFGR2 register */
 326:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   CLEAR_REG(RCC->CDCFGR2);
 327:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 328:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   /* Reset SRDCFGR register */
 329:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   CLEAR_REG(RCC->SRDCFGR);
 330:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** #endif
 331:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 332:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   /* Reset PLLCKSELR register to default value */
 333:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   RCC->PLLCKSELR= RCC_PLLCKSELR_DIVM1_5|RCC_PLLCKSELR_DIVM2_5|RCC_PLLCKSELR_DIVM3_5;
 299              		.loc 1 333 6
 300 019a 254B     		ldr	r3, .L18+4
 301              		.loc 1 333 17
 302 019c 2A4A     		ldr	r2, .L18+28
 303 019e 9A62     		str	r2, [r3, #40]
 334:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 335:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   /* Reset PLLCFGR register to default value */
 336:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   WRITE_REG(RCC->PLLCFGR, 0x01FF0000U);
 304              		.loc 1 336 3
 305 01a0 234B     		ldr	r3, .L18+4
 306 01a2 2A4A     		ldr	r2, .L18+32
 307 01a4 DA62     		str	r2, [r3, #44]
 337:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 338:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   /* Reset PLL1DIVR register to default value */
 339:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   WRITE_REG(RCC->PLL1DIVR,0x01010280U);
 308              		.loc 1 339 3
 309 01a6 224B     		ldr	r3, .L18+4
 310 01a8 294A     		ldr	r2, .L18+36
 311 01aa 1A63     		str	r2, [r3, #48]
 340:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 341:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   /* Reset PLL1FRACR register */
 342:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   CLEAR_REG(RCC->PLL1FRACR);
 312              		.loc 1 342 3
 313 01ac 204B     		ldr	r3, .L18+4
 314 01ae 0022     		movs	r2, #0
 315 01b0 5A63     		str	r2, [r3, #52]
 343:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 344:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   /* Reset PLL2DIVR register to default value */
 345:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   WRITE_REG(RCC->PLL2DIVR,0x01010280U);
 316              		.loc 1 345 3
 317 01b2 1F4B     		ldr	r3, .L18+4
 318 01b4 264A     		ldr	r2, .L18+36
 319 01b6 9A63     		str	r2, [r3, #56]
 346:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 347:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   /* Reset PLL2FRACR register */
 348:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   CLEAR_REG(RCC->PLL2FRACR);
 320              		.loc 1 348 3
 321 01b8 1D4B     		ldr	r3, .L18+4
 322 01ba 0022     		movs	r2, #0
 323 01bc DA63     		str	r2, [r3, #60]
 349:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 350:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   /* Reset PLL3DIVR register to default value */
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccmqDRol.s 			page 13


 351:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   WRITE_REG(RCC->PLL3DIVR,0x01010280U);
 324              		.loc 1 351 3
 325 01be 1C4B     		ldr	r3, .L18+4
 326 01c0 234A     		ldr	r2, .L18+36
 327 01c2 1A64     		str	r2, [r3, #64]
 352:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 353:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   /* Reset PLL3FRACR register */
 354:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   CLEAR_REG(RCC->PLL3FRACR);
 328              		.loc 1 354 3
 329 01c4 1A4B     		ldr	r3, .L18+4
 330 01c6 0022     		movs	r2, #0
 331 01c8 5A64     		str	r2, [r3, #68]
 355:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 356:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** #if defined(RCC_CR_HSEEXT)
 357:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   /* Reset HSEEXT  */
 358:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   CLEAR_BIT(RCC->CR, RCC_CR_HSEEXT);
 359:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** #endif /* RCC_CR_HSEEXT */
 360:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 361:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   /* Reset HSEBYP bit */
 362:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   CLEAR_BIT(RCC->CR, RCC_CR_HSEBYP);
 332              		.loc 1 362 3
 333 01ca 194B     		ldr	r3, .L18+4
 334 01cc 1B68     		ldr	r3, [r3]
 335 01ce 184A     		ldr	r2, .L18+4
 336 01d0 23F48023 		bic	r3, r3, #262144
 337 01d4 1360     		str	r3, [r2]
 363:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 364:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   /* Disable all interrupts */
 365:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   CLEAR_REG(RCC->CIER);
 338              		.loc 1 365 3
 339 01d6 164B     		ldr	r3, .L18+4
 340 01d8 0022     		movs	r2, #0
 341 01da 1A66     		str	r2, [r3, #96]
 366:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 367:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   /* Clear all interrupts flags */
 368:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   WRITE_REG(RCC->CICR,0xFFFFFFFFU);
 342              		.loc 1 368 3
 343 01dc 144B     		ldr	r3, .L18+4
 344 01de 4FF0FF32 		mov	r2, #-1
 345 01e2 9A66     		str	r2, [r3, #104]
 369:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 370:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   /* Reset all RSR flags */
 371:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   SET_BIT(RCC->RSR, RCC_RSR_RMVF);
 346              		.loc 1 371 3
 347 01e4 124B     		ldr	r3, .L18+4
 348 01e6 D3F8D030 		ldr	r3, [r3, #208]
 349 01ea 114A     		ldr	r2, .L18+4
 350 01ec 43F48033 		orr	r3, r3, #65536
 351 01f0 C2F8D030 		str	r3, [r2, #208]
 372:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 373:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       /* Decreasing the number of wait states because of lower CPU frequency */
 374:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   if(FLASH_LATENCY_DEFAULT  < __HAL_FLASH_GET_LATENCY())
 352              		.loc 1 374 31
 353 01f4 0D4B     		ldr	r3, .L18
 354 01f6 1B68     		ldr	r3, [r3]
 355              		.loc 1 374 29
 356 01f8 03F00803 		and	r3, r3, #8
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccmqDRol.s 			page 14


 357              		.loc 1 374 5
 358 01fc 002B     		cmp	r3, #0
 359 01fe 0FD0     		beq	.L17
 375:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   {
 376:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
 377:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     __HAL_FLASH_SET_LATENCY(FLASH_LATENCY_DEFAULT);
 360              		.loc 1 377 5
 361 0200 0A4B     		ldr	r3, .L18
 362 0202 1B68     		ldr	r3, [r3]
 363 0204 23F00F03 		bic	r3, r3, #15
 364 0208 084A     		ldr	r2, .L18
 365 020a 43F00703 		orr	r3, r3, #7
 366 020e 1360     		str	r3, [r2]
 378:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 379:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     /* Check that the new number of wait states is taken into account to access the Flash
 380:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     memory by reading the FLASH_ACR register */
 381:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     if(__HAL_FLASH_GET_LATENCY() != FLASH_LATENCY_DEFAULT)
 367              		.loc 1 381 8
 368 0210 064B     		ldr	r3, .L18
 369 0212 1B68     		ldr	r3, [r3]
 370 0214 03F00F03 		and	r3, r3, #15
 371              		.loc 1 381 7
 372 0218 072B     		cmp	r3, #7
 373 021a 01D0     		beq	.L17
 382:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     {
 383:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       return HAL_ERROR;
 374              		.loc 1 383 14
 375 021c 0123     		movs	r3, #1
 376 021e 00E0     		b	.L3
 377              	.L17:
 384:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     }
 385:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 386:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** }
 387:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 388:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   return HAL_OK;
 378              		.loc 1 388 10
 379 0220 0023     		movs	r3, #0
 380              	.L3:
 389:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** }
 381              		.loc 1 389 1
 382 0222 1846     		mov	r0, r3
 383 0224 0837     		adds	r7, r7, #8
 384              	.LCFI3:
 385              		.cfi_def_cfa_offset 8
 386 0226 BD46     		mov	sp, r7
 387              	.LCFI4:
 388              		.cfi_def_cfa_register 13
 389              		@ sp needed
 390 0228 80BD     		pop	{r7, pc}
 391              	.L19:
 392 022a 00BF     		.align	2
 393              	.L18:
 394 022c 00200052 		.word	1375739904
 395 0230 00440258 		.word	1476543488
 396 0234 00000000 		.word	SystemCoreClock
 397 0238 0090D003 		.word	64000000
 398 023c 00000000 		.word	SystemD2Clock
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccmqDRol.s 			page 15


 399 0240 00000000 		.word	uwTickPrio
 400 0244 45EDF6FF 		.word	-594619
 401 0248 00020202 		.word	33686016
 402 024c 0000FF01 		.word	33488896
 403 0250 80020101 		.word	16843392
 404              		.cfi_endproc
 405              	.LFE333:
 407              		.section	.text.HAL_RCC_OscConfig,"ax",%progbits
 408              		.align	1
 409              		.weak	HAL_RCC_OscConfig
 410              		.syntax unified
 411              		.thumb
 412              		.thumb_func
 414              	HAL_RCC_OscConfig:
 415              	.LFB334:
 390:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 391:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** /**
 392:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   * @brief  Initializes the RCC Oscillators according to the specified parameters in the
 393:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   *         RCC_OscInitTypeDef.
 394:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   * @param  RCC_OscInitStruct: pointer to an RCC_OscInitTypeDef structure that
 395:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   *         contains the configuration information for the RCC Oscillators.
 396:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   * @note   The PLL is not disabled when used as system clock.
 397:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   * @note   Transitions LSE Bypass to LSE On and LSE On to LSE Bypass are not
 398:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   *         supported by this function. User should request a transition to LSE Off
 399:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   *         first and then LSE On or LSE Bypass.
 400:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   * @note   Transition HSE Bypass to HSE On and HSE On to HSE Bypass are not
 401:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   *         supported by this function. User should request a transition to HSE Off
 402:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   *         first and then HSE On or HSE Bypass.
 403:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   * @retval HAL status
 404:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   */
 405:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** __weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
 406:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** {
 416              		.loc 1 406 1
 417              		.cfi_startproc
 418              		@ args = 0, pretend = 0, frame = 48
 419              		@ frame_needed = 1, uses_anonymous_args = 0
 420 0000 80B5     		push	{r7, lr}
 421              	.LCFI5:
 422              		.cfi_def_cfa_offset 8
 423              		.cfi_offset 7, -8
 424              		.cfi_offset 14, -4
 425 0002 8CB0     		sub	sp, sp, #48
 426              	.LCFI6:
 427              		.cfi_def_cfa_offset 56
 428 0004 00AF     		add	r7, sp, #0
 429              	.LCFI7:
 430              		.cfi_def_cfa_register 7
 431 0006 7860     		str	r0, [r7, #4]
 407:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   uint32_t tickstart;
 408:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   uint32_t temp1_pllckcfg, temp2_pllckcfg;
 409:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 410:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     /* Check Null pointer */
 411:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   if(RCC_OscInitStruct == NULL)
 432              		.loc 1 411 5
 433 0008 7B68     		ldr	r3, [r7, #4]
 434 000a 002B     		cmp	r3, #0
 435 000c 02D1     		bne	.L21
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccmqDRol.s 			page 16


 412:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   {
 413:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     return HAL_ERROR;
 436              		.loc 1 413 12
 437 000e 0123     		movs	r3, #1
 438 0010 00F01DBC 		b	.L22
 439              	.L21:
 414:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   }
 415:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 416:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   /* Check the parameters */
 417:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 418:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   /*------------------------------- HSE Configuration ------------------------*/
 419:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 440              		.loc 1 419 25
 441 0014 7B68     		ldr	r3, [r7, #4]
 442 0016 1B68     		ldr	r3, [r3]
 443              		.loc 1 419 43
 444 0018 03F00103 		and	r3, r3, #1
 445              		.loc 1 419 5
 446 001c 002B     		cmp	r3, #0
 447 001e 00F08780 		beq	.L23
 448              	.LBB2:
 420:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   {
 421:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     /* Check the parameters */
 422:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 423:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 424:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 449              		.loc 1 424 37
 450 0022 994B     		ldr	r3, .L101
 451 0024 1B69     		ldr	r3, [r3, #16]
 452              		.loc 1 424 20
 453 0026 03F03803 		and	r3, r3, #56
 454 002a FB62     		str	r3, [r7, #44]
 425:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 455              		.loc 1 425 40
 456 002c 964B     		ldr	r3, .L101
 457              		.loc 1 425 20
 458 002e 9B6A     		ldr	r3, [r3, #40]
 459 0030 BB62     		str	r3, [r7, #40]
 426:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not dis
 427:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     if((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pll
 460              		.loc 1 427 7
 461 0032 FB6A     		ldr	r3, [r7, #44]
 462 0034 102B     		cmp	r3, #16
 463 0036 07D0     		beq	.L24
 464              		.loc 1 427 45 discriminator 1
 465 0038 FB6A     		ldr	r3, [r7, #44]
 466 003a 182B     		cmp	r3, #24
 467 003c 10D1     		bne	.L25
 468              		.loc 1 427 107 discriminator 2
 469 003e BB6A     		ldr	r3, [r7, #40]
 470 0040 03F00303 		and	r3, r3, #3
 471              		.loc 1 427 87 discriminator 2
 472 0044 022B     		cmp	r3, #2
 473 0046 0BD1     		bne	.L25
 474              	.L24:
 428:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     {
 429:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccmqDRol.s 			page 17


 475              		.loc 1 429 11
 476 0048 8F4B     		ldr	r3, .L101
 477 004a 1B68     		ldr	r3, [r3]
 478 004c 03F40033 		and	r3, r3, #131072
 479              		.loc 1 429 9
 480 0050 002B     		cmp	r3, #0
 481 0052 6CD0     		beq	.L100
 482              		.loc 1 429 75 discriminator 1
 483 0054 7B68     		ldr	r3, [r7, #4]
 484 0056 5B68     		ldr	r3, [r3, #4]
 485              		.loc 1 429 54 discriminator 1
 486 0058 002B     		cmp	r3, #0
 487 005a 68D1     		bne	.L100
 430:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       {
 431:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         return HAL_ERROR;
 488              		.loc 1 431 16
 489 005c 0123     		movs	r3, #1
 490 005e F6E3     		b	.L22
 491              	.L25:
 432:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       }
 433:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     }
 434:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     else
 435:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     {
 436:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       /* Set the new HSE configuration ---------------------------------------*/
 437:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 492              		.loc 1 437 7
 493 0060 7B68     		ldr	r3, [r7, #4]
 494 0062 5B68     		ldr	r3, [r3, #4]
 495 0064 B3F5803F 		cmp	r3, #65536
 496 0068 06D1     		bne	.L27
 497              		.loc 1 437 7 is_stmt 0 discriminator 1
 498 006a 874B     		ldr	r3, .L101
 499 006c 1B68     		ldr	r3, [r3]
 500 006e 864A     		ldr	r2, .L101
 501 0070 43F48033 		orr	r3, r3, #65536
 502 0074 1360     		str	r3, [r2]
 503 0076 2EE0     		b	.L28
 504              	.L27:
 505              		.loc 1 437 7 discriminator 2
 506 0078 7B68     		ldr	r3, [r7, #4]
 507 007a 5B68     		ldr	r3, [r3, #4]
 508 007c 002B     		cmp	r3, #0
 509 007e 0CD1     		bne	.L29
 510              		.loc 1 437 7 discriminator 3
 511 0080 814B     		ldr	r3, .L101
 512 0082 1B68     		ldr	r3, [r3]
 513 0084 804A     		ldr	r2, .L101
 514 0086 23F48033 		bic	r3, r3, #65536
 515 008a 1360     		str	r3, [r2]
 516 008c 7E4B     		ldr	r3, .L101
 517 008e 1B68     		ldr	r3, [r3]
 518 0090 7D4A     		ldr	r2, .L101
 519 0092 23F48023 		bic	r3, r3, #262144
 520 0096 1360     		str	r3, [r2]
 521 0098 1DE0     		b	.L28
 522              	.L29:
 523              		.loc 1 437 7 discriminator 4
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccmqDRol.s 			page 18


 524 009a 7B68     		ldr	r3, [r7, #4]
 525 009c 5B68     		ldr	r3, [r3, #4]
 526 009e B3F5A02F 		cmp	r3, #327680
 527 00a2 0CD1     		bne	.L30
 528              		.loc 1 437 7 discriminator 5
 529 00a4 784B     		ldr	r3, .L101
 530 00a6 1B68     		ldr	r3, [r3]
 531 00a8 774A     		ldr	r2, .L101
 532 00aa 43F48023 		orr	r3, r3, #262144
 533 00ae 1360     		str	r3, [r2]
 534 00b0 754B     		ldr	r3, .L101
 535 00b2 1B68     		ldr	r3, [r3]
 536 00b4 744A     		ldr	r2, .L101
 537 00b6 43F48033 		orr	r3, r3, #65536
 538 00ba 1360     		str	r3, [r2]
 539 00bc 0BE0     		b	.L28
 540              	.L30:
 541              		.loc 1 437 7 discriminator 6
 542 00be 724B     		ldr	r3, .L101
 543 00c0 1B68     		ldr	r3, [r3]
 544 00c2 714A     		ldr	r2, .L101
 545 00c4 23F48033 		bic	r3, r3, #65536
 546 00c8 1360     		str	r3, [r2]
 547 00ca 6F4B     		ldr	r3, .L101
 548 00cc 1B68     		ldr	r3, [r3]
 549 00ce 6E4A     		ldr	r2, .L101
 550 00d0 23F48023 		bic	r3, r3, #262144
 551 00d4 1360     		str	r3, [r2]
 552              	.L28:
 438:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 439:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       /* Check the HSE State */
 440:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 553              		.loc 1 440 27 is_stmt 1
 554 00d6 7B68     		ldr	r3, [r7, #4]
 555 00d8 5B68     		ldr	r3, [r3, #4]
 556              		.loc 1 440 9
 557 00da 002B     		cmp	r3, #0
 558 00dc 13D0     		beq	.L31
 441:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       {
 442:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         /* Get Start Tick*/
 443:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 559              		.loc 1 443 21
 560 00de FFF7FEFF 		bl	HAL_GetTick
 561 00e2 7862     		str	r0, [r7, #36]
 444:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 445:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         /* Wait till HSE is ready */
 446:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 562              		.loc 1 446 14
 563 00e4 08E0     		b	.L32
 564              	.L33:
 447:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         {
 448:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****           if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 565              		.loc 1 448 26
 566 00e6 FFF7FEFF 		bl	HAL_GetTick
 567 00ea 0246     		mov	r2, r0
 568              		.loc 1 448 40
 569 00ec 7B6A     		ldr	r3, [r7, #36]
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccmqDRol.s 			page 19


 570 00ee D31A     		subs	r3, r2, r3
 571              		.loc 1 448 13
 572 00f0 642B     		cmp	r3, #100
 573 00f2 01D9     		bls	.L32
 449:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****           {
 450:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****             return HAL_TIMEOUT;
 574              		.loc 1 450 20
 575 00f4 0323     		movs	r3, #3
 576 00f6 AAE3     		b	.L22
 577              	.L32:
 446:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         {
 578              		.loc 1 446 15
 579 00f8 634B     		ldr	r3, .L101
 580 00fa 1B68     		ldr	r3, [r3]
 581 00fc 03F40033 		and	r3, r3, #131072
 446:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         {
 582              		.loc 1 446 14
 583 0100 002B     		cmp	r3, #0
 584 0102 F0D0     		beq	.L33
 585 0104 14E0     		b	.L23
 586              	.L31:
 451:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****           }
 452:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         }
 453:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       }
 454:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       else
 455:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       {
 456:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         /* Get Start Tick*/
 457:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 587              		.loc 1 457 21
 588 0106 FFF7FEFF 		bl	HAL_GetTick
 589 010a 7862     		str	r0, [r7, #36]
 458:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 459:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         /* Wait till HSE is disabled */
 460:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 590              		.loc 1 460 14
 591 010c 08E0     		b	.L34
 592              	.L35:
 461:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         {
 462:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****           if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 593              		.loc 1 462 26
 594 010e FFF7FEFF 		bl	HAL_GetTick
 595 0112 0246     		mov	r2, r0
 596              		.loc 1 462 40
 597 0114 7B6A     		ldr	r3, [r7, #36]
 598 0116 D31A     		subs	r3, r2, r3
 599              		.loc 1 462 13
 600 0118 642B     		cmp	r3, #100
 601 011a 01D9     		bls	.L34
 463:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****           {
 464:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****             return HAL_TIMEOUT;
 602              		.loc 1 464 20
 603 011c 0323     		movs	r3, #3
 604 011e 96E3     		b	.L22
 605              	.L34:
 460:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         {
 606              		.loc 1 460 15
 607 0120 594B     		ldr	r3, .L101
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccmqDRol.s 			page 20


 608 0122 1B68     		ldr	r3, [r3]
 609 0124 03F40033 		and	r3, r3, #131072
 460:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         {
 610              		.loc 1 460 14
 611 0128 002B     		cmp	r3, #0
 612 012a F0D1     		bne	.L35
 613 012c 00E0     		b	.L23
 614              	.L100:
 429:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       {
 615              		.loc 1 429 9
 616 012e 00BF     		nop
 617              	.L23:
 618              	.LBE2:
 465:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****           }
 466:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         }
 467:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       }
 468:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     }
 469:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   }
 470:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   /*----------------------------- HSI Configuration --------------------------*/
 471:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 619              		.loc 1 471 25
 620 0130 7B68     		ldr	r3, [r7, #4]
 621 0132 1B68     		ldr	r3, [r3]
 622              		.loc 1 471 43
 623 0134 03F00203 		and	r3, r3, #2
 624              		.loc 1 471 5
 625 0138 002B     		cmp	r3, #0
 626 013a 00F0CB80 		beq	.L36
 627              	.LBB3:
 472:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   {
 473:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     /* Check the parameters */
 474:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 475:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 476:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 477:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     /* When the HSI is used as system clock it will not be disabled */
 478:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 628              		.loc 1 478 37
 629 013e 524B     		ldr	r3, .L101
 630 0140 1B69     		ldr	r3, [r3, #16]
 631              		.loc 1 478 20
 632 0142 03F03803 		and	r3, r3, #56
 633 0146 3B62     		str	r3, [r7, #32]
 479:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 634              		.loc 1 479 40
 635 0148 4F4B     		ldr	r3, .L101
 636              		.loc 1 479 20
 637 014a 9B6A     		ldr	r3, [r3, #40]
 638 014c FB61     		str	r3, [r7, #28]
 480:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pll
 639              		.loc 1 480 7
 640 014e 3B6A     		ldr	r3, [r7, #32]
 641 0150 002B     		cmp	r3, #0
 642 0152 07D0     		beq	.L37
 643              		.loc 1 480 45 discriminator 1
 644 0154 3B6A     		ldr	r3, [r7, #32]
 645 0156 182B     		cmp	r3, #24
 646 0158 56D1     		bne	.L38
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccmqDRol.s 			page 21


 647              		.loc 1 480 107 discriminator 2
 648 015a FB69     		ldr	r3, [r7, #28]
 649 015c 03F00303 		and	r3, r3, #3
 650              		.loc 1 480 87 discriminator 2
 651 0160 002B     		cmp	r3, #0
 652 0162 51D1     		bne	.L38
 653              	.L37:
 481:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     {
 482:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       /* When HSI is used as system clock it will not be disabled */
 483:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF
 654              		.loc 1 483 11
 655 0164 484B     		ldr	r3, .L101
 656 0166 1B68     		ldr	r3, [r3]
 657 0168 03F00403 		and	r3, r3, #4
 658              		.loc 1 483 9
 659 016c 002B     		cmp	r3, #0
 660 016e 05D0     		beq	.L39
 661              		.loc 1 483 75 discriminator 1
 662 0170 7B68     		ldr	r3, [r7, #4]
 663 0172 DB68     		ldr	r3, [r3, #12]
 664              		.loc 1 483 54 discriminator 1
 665 0174 002B     		cmp	r3, #0
 666 0176 01D1     		bne	.L39
 484:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       {
 485:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         return HAL_ERROR;
 667              		.loc 1 485 16
 668 0178 0123     		movs	r3, #1
 669 017a 68E3     		b	.L22
 670              	.L39:
 486:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       }
 487:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       /* Otherwise, only HSI division and calibration are allowed */
 488:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       else
 489:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       {
 490:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****           /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
 491:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****           __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 671              		.loc 1 491 11
 672 017c 424B     		ldr	r3, .L101
 673 017e 1B68     		ldr	r3, [r3]
 674 0180 23F01902 		bic	r2, r3, #25
 675 0184 7B68     		ldr	r3, [r7, #4]
 676 0186 DB68     		ldr	r3, [r3, #12]
 677 0188 3F49     		ldr	r1, .L101
 678 018a 1343     		orrs	r3, r3, r2
 679 018c 0B60     		str	r3, [r1]
 492:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 493:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****           /* Get Start Tick*/
 494:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****           tickstart = HAL_GetTick();
 680              		.loc 1 494 23
 681 018e FFF7FEFF 		bl	HAL_GetTick
 682 0192 7862     		str	r0, [r7, #36]
 495:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 496:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****           /* Wait till HSI is ready */
 497:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****           while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 683              		.loc 1 497 16
 684 0194 08E0     		b	.L40
 685              	.L41:
 498:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****           {
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccmqDRol.s 			page 22


 499:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****             if((uint32_t) (HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 686              		.loc 1 499 28
 687 0196 FFF7FEFF 		bl	HAL_GetTick
 688 019a 0246     		mov	r2, r0
 689              		.loc 1 499 42
 690 019c 7B6A     		ldr	r3, [r7, #36]
 691 019e D31A     		subs	r3, r2, r3
 692              		.loc 1 499 15
 693 01a0 022B     		cmp	r3, #2
 694 01a2 01D9     		bls	.L40
 500:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****             {
 501:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****               return HAL_TIMEOUT;
 695              		.loc 1 501 22
 696 01a4 0323     		movs	r3, #3
 697 01a6 52E3     		b	.L22
 698              	.L40:
 497:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****           {
 699              		.loc 1 497 17
 700 01a8 374B     		ldr	r3, .L101
 701 01aa 1B68     		ldr	r3, [r3]
 702 01ac 03F00403 		and	r3, r3, #4
 497:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****           {
 703              		.loc 1 497 16
 704 01b0 002B     		cmp	r3, #0
 705 01b2 F0D0     		beq	.L41
 502:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****             }
 503:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****           }
 504:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
 505:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 706              		.loc 1 505 9
 707 01b4 FFF7FEFF 		bl	HAL_GetREVID
 708 01b8 0346     		mov	r3, r0
 709 01ba 41F20302 		movw	r2, #4099
 710 01be 9342     		cmp	r3, r2
 711 01c0 17D8     		bhi	.L42
 712              		.loc 1 505 9 is_stmt 0 discriminator 1
 713 01c2 7B68     		ldr	r3, [r7, #4]
 714 01c4 1B69     		ldr	r3, [r3, #16]
 715 01c6 402B     		cmp	r3, #64
 716 01c8 08D1     		bne	.L43
 717              		.loc 1 505 9 discriminator 3
 718 01ca 2F4B     		ldr	r3, .L101
 719 01cc 5B68     		ldr	r3, [r3, #4]
 720 01ce 23F47C33 		bic	r3, r3, #258048
 721 01d2 2D4A     		ldr	r2, .L101
 722 01d4 43F40033 		orr	r3, r3, #131072
 723 01d8 5360     		str	r3, [r2, #4]
 483:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       {
 724              		.loc 1 483 9 is_stmt 1 discriminator 3
 725 01da 7BE0     		b	.L36
 726              	.L43:
 727              		.loc 1 505 9 discriminator 4
 728 01dc 2A4B     		ldr	r3, .L101
 729 01de 5B68     		ldr	r3, [r3, #4]
 730 01e0 23F47C32 		bic	r2, r3, #258048
 731 01e4 7B68     		ldr	r3, [r7, #4]
 732 01e6 1B69     		ldr	r3, [r3, #16]
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccmqDRol.s 			page 23


 733 01e8 1B03     		lsls	r3, r3, #12
 734 01ea 2749     		ldr	r1, .L101
 735 01ec 1343     		orrs	r3, r3, r2
 736 01ee 4B60     		str	r3, [r1, #4]
 483:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       {
 737              		.loc 1 483 9 discriminator 4
 738 01f0 70E0     		b	.L36
 739              	.L42:
 740              		.loc 1 505 9 discriminator 2
 741 01f2 254B     		ldr	r3, .L101
 742 01f4 5B68     		ldr	r3, [r3, #4]
 743 01f6 23F0FE42 		bic	r2, r3, #2130706432
 744 01fa 7B68     		ldr	r3, [r7, #4]
 745 01fc 1B69     		ldr	r3, [r3, #16]
 746 01fe 1B06     		lsls	r3, r3, #24
 747 0200 2149     		ldr	r1, .L101
 748 0202 1343     		orrs	r3, r3, r2
 749 0204 4B60     		str	r3, [r1, #4]
 483:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       {
 750              		.loc 1 483 9 discriminator 2
 751 0206 65E0     		b	.L36
 752              	.L38:
 506:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       }
 507:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     }
 508:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 509:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     else
 510:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     {
 511:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       /* Check the HSI State */
 512:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 753              		.loc 1 512 28
 754 0208 7B68     		ldr	r3, [r7, #4]
 755 020a DB68     		ldr	r3, [r3, #12]
 756              		.loc 1 512 9
 757 020c 002B     		cmp	r3, #0
 758 020e 48D0     		beq	.L45
 513:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       {
 514:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****      /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
 515:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 759              		.loc 1 515 9
 760 0210 1D4B     		ldr	r3, .L101
 761 0212 1B68     		ldr	r3, [r3]
 762 0214 23F01902 		bic	r2, r3, #25
 763 0218 7B68     		ldr	r3, [r7, #4]
 764 021a DB68     		ldr	r3, [r3, #12]
 765 021c 1A49     		ldr	r1, .L101
 766 021e 1343     		orrs	r3, r3, r2
 767 0220 0B60     		str	r3, [r1]
 516:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 517:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         /* Get Start Tick*/
 518:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 768              		.loc 1 518 21
 769 0222 FFF7FEFF 		bl	HAL_GetTick
 770 0226 7862     		str	r0, [r7, #36]
 519:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 520:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         /* Wait till HSI is ready */
 521:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 771              		.loc 1 521 14
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccmqDRol.s 			page 24


 772 0228 08E0     		b	.L46
 773              	.L47:
 522:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         {
 523:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 774              		.loc 1 523 15
 775 022a FFF7FEFF 		bl	HAL_GetTick
 776 022e 0246     		mov	r2, r0
 777              		.loc 1 523 29
 778 0230 7B6A     		ldr	r3, [r7, #36]
 779 0232 D31A     		subs	r3, r2, r3
 780              		.loc 1 523 13
 781 0234 022B     		cmp	r3, #2
 782 0236 01D9     		bls	.L46
 524:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****           {
 525:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****             return HAL_TIMEOUT;
 783              		.loc 1 525 20
 784 0238 0323     		movs	r3, #3
 785 023a 08E3     		b	.L22
 786              	.L46:
 521:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         {
 787              		.loc 1 521 15
 788 023c 124B     		ldr	r3, .L101
 789 023e 1B68     		ldr	r3, [r3]
 790 0240 03F00403 		and	r3, r3, #4
 521:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         {
 791              		.loc 1 521 14
 792 0244 002B     		cmp	r3, #0
 793 0246 F0D0     		beq	.L47
 526:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****           }
 527:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         }
 528:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 529:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
 530:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 794              		.loc 1 530 9
 795 0248 FFF7FEFF 		bl	HAL_GetREVID
 796 024c 0346     		mov	r3, r0
 797 024e 41F20302 		movw	r2, #4099
 798 0252 9342     		cmp	r3, r2
 799 0254 1AD8     		bhi	.L48
 800              		.loc 1 530 9 is_stmt 0 discriminator 1
 801 0256 7B68     		ldr	r3, [r7, #4]
 802 0258 1B69     		ldr	r3, [r3, #16]
 803 025a 402B     		cmp	r3, #64
 804 025c 08D1     		bne	.L49
 805              		.loc 1 530 9 discriminator 3
 806 025e 0A4B     		ldr	r3, .L101
 807 0260 5B68     		ldr	r3, [r3, #4]
 808 0262 23F47C33 		bic	r3, r3, #258048
 809 0266 084A     		ldr	r2, .L101
 810 0268 43F40033 		orr	r3, r3, #131072
 811 026c 5360     		str	r3, [r2, #4]
 812 026e 31E0     		b	.L36
 813              	.L49:
 814              		.loc 1 530 9 discriminator 4
 815 0270 054B     		ldr	r3, .L101
 816 0272 5B68     		ldr	r3, [r3, #4]
 817 0274 23F47C32 		bic	r2, r3, #258048
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccmqDRol.s 			page 25


 818 0278 7B68     		ldr	r3, [r7, #4]
 819 027a 1B69     		ldr	r3, [r3, #16]
 820 027c 1B03     		lsls	r3, r3, #12
 821 027e 0249     		ldr	r1, .L101
 822 0280 1343     		orrs	r3, r3, r2
 823 0282 4B60     		str	r3, [r1, #4]
 824 0284 26E0     		b	.L36
 825              	.L102:
 826 0286 00BF     		.align	2
 827              	.L101:
 828 0288 00440258 		.word	1476543488
 829              	.L48:
 830              		.loc 1 530 9 discriminator 2
 831 028c 9A4B     		ldr	r3, .L103
 832 028e 5B68     		ldr	r3, [r3, #4]
 833 0290 23F0FE42 		bic	r2, r3, #2130706432
 834 0294 7B68     		ldr	r3, [r7, #4]
 835 0296 1B69     		ldr	r3, [r3, #16]
 836 0298 1B06     		lsls	r3, r3, #24
 837 029a 9749     		ldr	r1, .L103
 838 029c 1343     		orrs	r3, r3, r2
 839 029e 4B60     		str	r3, [r1, #4]
 840 02a0 18E0     		b	.L36
 841              	.L45:
 531:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       }
 532:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       else
 533:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       {
 534:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         /* Disable the Internal High Speed oscillator (HSI). */
 535:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         __HAL_RCC_HSI_DISABLE();
 842              		.loc 1 535 9 is_stmt 1
 843 02a2 954B     		ldr	r3, .L103
 844 02a4 1B68     		ldr	r3, [r3]
 845 02a6 944A     		ldr	r2, .L103
 846 02a8 23F00103 		bic	r3, r3, #1
 847 02ac 1360     		str	r3, [r2]
 536:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 537:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         /* Get Start Tick*/
 538:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 848              		.loc 1 538 21
 849 02ae FFF7FEFF 		bl	HAL_GetTick
 850 02b2 7862     		str	r0, [r7, #36]
 539:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 540:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         /* Wait till HSI is disabled */
 541:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 851              		.loc 1 541 14
 852 02b4 08E0     		b	.L50
 853              	.L51:
 542:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         {
 543:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 854              		.loc 1 543 15
 855 02b6 FFF7FEFF 		bl	HAL_GetTick
 856 02ba 0246     		mov	r2, r0
 857              		.loc 1 543 29
 858 02bc 7B6A     		ldr	r3, [r7, #36]
 859 02be D31A     		subs	r3, r2, r3
 860              		.loc 1 543 13
 861 02c0 022B     		cmp	r3, #2
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccmqDRol.s 			page 26


 862 02c2 01D9     		bls	.L50
 544:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****           {
 545:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****             return HAL_TIMEOUT;
 863              		.loc 1 545 20
 864 02c4 0323     		movs	r3, #3
 865 02c6 C2E2     		b	.L22
 866              	.L50:
 541:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         {
 867              		.loc 1 541 15
 868 02c8 8B4B     		ldr	r3, .L103
 869 02ca 1B68     		ldr	r3, [r3]
 870 02cc 03F00403 		and	r3, r3, #4
 541:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         {
 871              		.loc 1 541 14
 872 02d0 002B     		cmp	r3, #0
 873 02d2 F0D1     		bne	.L51
 874              	.L36:
 875              	.LBE3:
 546:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****           }
 547:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         }
 548:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       }
 549:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     }
 550:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   }
 551:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   /*----------------------------- CSI Configuration --------------------------*/
 552:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 876              		.loc 1 552 25
 877 02d4 7B68     		ldr	r3, [r7, #4]
 878 02d6 1B68     		ldr	r3, [r3]
 879              		.loc 1 552 43
 880 02d8 03F01003 		and	r3, r3, #16
 881              		.loc 1 552 5
 882 02dc 002B     		cmp	r3, #0
 883 02de 00F0A980 		beq	.L52
 884              	.LBB4:
 553:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   {
 554:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     /* Check the parameters */
 555:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
 556:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));
 557:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 558:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     /* When the CSI is used as system clock it will not disabled */
 559:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 885              		.loc 1 559 37
 886 02e2 854B     		ldr	r3, .L103
 887 02e4 1B69     		ldr	r3, [r3, #16]
 888              		.loc 1 559 20
 889 02e6 03F03803 		and	r3, r3, #56
 890 02ea BB61     		str	r3, [r7, #24]
 560:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 891              		.loc 1 560 40
 892 02ec 824B     		ldr	r3, .L103
 893              		.loc 1 560 20
 894 02ee 9B6A     		ldr	r3, [r3, #40]
 895 02f0 7B61     		str	r3, [r7, #20]
 561:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     if((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pll
 896              		.loc 1 561 7
 897 02f2 BB69     		ldr	r3, [r7, #24]
 898 02f4 082B     		cmp	r3, #8
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccmqDRol.s 			page 27


 899 02f6 07D0     		beq	.L53
 900              		.loc 1 561 45 discriminator 1
 901 02f8 BB69     		ldr	r3, [r7, #24]
 902 02fa 182B     		cmp	r3, #24
 903 02fc 3AD1     		bne	.L54
 904              		.loc 1 561 107 discriminator 2
 905 02fe 7B69     		ldr	r3, [r7, #20]
 906 0300 03F00303 		and	r3, r3, #3
 907              		.loc 1 561 87 discriminator 2
 908 0304 012B     		cmp	r3, #1
 909 0306 35D1     		bne	.L54
 910              	.L53:
 562:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     {
 563:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       /* When CSI is used as system clock it will not disabled */
 564:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON)
 911              		.loc 1 564 11
 912 0308 7B4B     		ldr	r3, .L103
 913 030a 1B68     		ldr	r3, [r3]
 914 030c 03F48073 		and	r3, r3, #256
 915              		.loc 1 564 9
 916 0310 002B     		cmp	r3, #0
 917 0312 05D0     		beq	.L55
 918              		.loc 1 564 75 discriminator 1
 919 0314 7B68     		ldr	r3, [r7, #4]
 920 0316 DB69     		ldr	r3, [r3, #28]
 921              		.loc 1 564 54 discriminator 1
 922 0318 802B     		cmp	r3, #128
 923 031a 01D0     		beq	.L55
 565:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       {
 566:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         return HAL_ERROR;
 924              		.loc 1 566 16
 925 031c 0123     		movs	r3, #1
 926 031e 96E2     		b	.L22
 927              	.L55:
 567:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       }
 568:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       /* Otherwise, just the calibration is allowed */
 569:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       else
 570:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       {
 571:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
 572:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 928              		.loc 1 572 9
 929 0320 FFF7FEFF 		bl	HAL_GetREVID
 930 0324 0346     		mov	r3, r0
 931 0326 41F20302 		movw	r2, #4099
 932 032a 9342     		cmp	r3, r2
 933 032c 17D8     		bhi	.L56
 934              		.loc 1 572 9 is_stmt 0 discriminator 1
 935 032e 7B68     		ldr	r3, [r7, #4]
 936 0330 1B6A     		ldr	r3, [r3, #32]
 937 0332 202B     		cmp	r3, #32
 938 0334 08D1     		bne	.L57
 939              		.loc 1 572 9 discriminator 3
 940 0336 704B     		ldr	r3, .L103
 941 0338 5B68     		ldr	r3, [r3, #4]
 942 033a 23F0F843 		bic	r3, r3, #2080374784
 943 033e 6E4A     		ldr	r2, .L103
 944 0340 43F08043 		orr	r3, r3, #1073741824
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccmqDRol.s 			page 28


 945 0344 5360     		str	r3, [r2, #4]
 564:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       {
 946              		.loc 1 564 9 is_stmt 1 discriminator 3
 947 0346 75E0     		b	.L52
 948              	.L57:
 949              		.loc 1 572 9 discriminator 4
 950 0348 6B4B     		ldr	r3, .L103
 951 034a 5B68     		ldr	r3, [r3, #4]
 952 034c 23F0F842 		bic	r2, r3, #2080374784
 953 0350 7B68     		ldr	r3, [r7, #4]
 954 0352 1B6A     		ldr	r3, [r3, #32]
 955 0354 9B06     		lsls	r3, r3, #26
 956 0356 6849     		ldr	r1, .L103
 957 0358 1343     		orrs	r3, r3, r2
 958 035a 4B60     		str	r3, [r1, #4]
 564:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       {
 959              		.loc 1 564 9 discriminator 4
 960 035c 6AE0     		b	.L52
 961              	.L56:
 962              		.loc 1 572 9 discriminator 2
 963 035e 664B     		ldr	r3, .L103
 964 0360 DB68     		ldr	r3, [r3, #12]
 965 0362 23F07C52 		bic	r2, r3, #1056964608
 966 0366 7B68     		ldr	r3, [r7, #4]
 967 0368 1B6A     		ldr	r3, [r3, #32]
 968 036a 1B06     		lsls	r3, r3, #24
 969 036c 6249     		ldr	r1, .L103
 970 036e 1343     		orrs	r3, r3, r2
 971 0370 CB60     		str	r3, [r1, #12]
 564:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       {
 972              		.loc 1 564 9 discriminator 2
 973 0372 5FE0     		b	.L52
 974              	.L54:
 573:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       }
 574:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     }
 575:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     else
 576:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     {
 577:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       /* Check the CSI State */
 578:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       if((RCC_OscInitStruct->CSIState)!= RCC_CSI_OFF)
 975              		.loc 1 578 28
 976 0374 7B68     		ldr	r3, [r7, #4]
 977 0376 DB69     		ldr	r3, [r3, #28]
 978              		.loc 1 578 9
 979 0378 002B     		cmp	r3, #0
 980 037a 42D0     		beq	.L59
 579:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       {
 580:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         /* Enable the Internal High Speed oscillator (CSI). */
 581:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         __HAL_RCC_CSI_ENABLE();
 981              		.loc 1 581 9
 982 037c 5E4B     		ldr	r3, .L103
 983 037e 1B68     		ldr	r3, [r3]
 984 0380 5D4A     		ldr	r2, .L103
 985 0382 43F08003 		orr	r3, r3, #128
 986 0386 1360     		str	r3, [r2]
 582:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 583:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         /* Get Start Tick*/
 584:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         tickstart = HAL_GetTick();
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccmqDRol.s 			page 29


 987              		.loc 1 584 21
 988 0388 FFF7FEFF 		bl	HAL_GetTick
 989 038c 7862     		str	r0, [r7, #36]
 585:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 586:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         /* Wait till CSI is ready */
 587:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 990              		.loc 1 587 14
 991 038e 08E0     		b	.L60
 992              	.L61:
 588:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         {
 589:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 993              		.loc 1 589 15
 994 0390 FFF7FEFF 		bl	HAL_GetTick
 995 0394 0246     		mov	r2, r0
 996              		.loc 1 589 29
 997 0396 7B6A     		ldr	r3, [r7, #36]
 998 0398 D31A     		subs	r3, r2, r3
 999              		.loc 1 589 13
 1000 039a 022B     		cmp	r3, #2
 1001 039c 01D9     		bls	.L60
 590:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****           {
 591:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****             return HAL_TIMEOUT;
 1002              		.loc 1 591 20
 1003 039e 0323     		movs	r3, #3
 1004 03a0 55E2     		b	.L22
 1005              	.L60:
 587:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         {
 1006              		.loc 1 587 15
 1007 03a2 554B     		ldr	r3, .L103
 1008 03a4 1B68     		ldr	r3, [r3]
 1009 03a6 03F48073 		and	r3, r3, #256
 587:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         {
 1010              		.loc 1 587 14
 1011 03aa 002B     		cmp	r3, #0
 1012 03ac F0D0     		beq	.L61
 592:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****           }
 593:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         }
 594:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 595:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
 596:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 1013              		.loc 1 596 9
 1014 03ae FFF7FEFF 		bl	HAL_GetREVID
 1015 03b2 0346     		mov	r3, r0
 1016 03b4 41F20302 		movw	r2, #4099
 1017 03b8 9342     		cmp	r3, r2
 1018 03ba 17D8     		bhi	.L62
 1019              		.loc 1 596 9 is_stmt 0 discriminator 1
 1020 03bc 7B68     		ldr	r3, [r7, #4]
 1021 03be 1B6A     		ldr	r3, [r3, #32]
 1022 03c0 202B     		cmp	r3, #32
 1023 03c2 08D1     		bne	.L63
 1024              		.loc 1 596 9 discriminator 3
 1025 03c4 4C4B     		ldr	r3, .L103
 1026 03c6 5B68     		ldr	r3, [r3, #4]
 1027 03c8 23F0F843 		bic	r3, r3, #2080374784
 1028 03cc 4A4A     		ldr	r2, .L103
 1029 03ce 43F08043 		orr	r3, r3, #1073741824
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccmqDRol.s 			page 30


 1030 03d2 5360     		str	r3, [r2, #4]
 1031 03d4 2EE0     		b	.L52
 1032              	.L63:
 1033              		.loc 1 596 9 discriminator 4
 1034 03d6 484B     		ldr	r3, .L103
 1035 03d8 5B68     		ldr	r3, [r3, #4]
 1036 03da 23F0F842 		bic	r2, r3, #2080374784
 1037 03de 7B68     		ldr	r3, [r7, #4]
 1038 03e0 1B6A     		ldr	r3, [r3, #32]
 1039 03e2 9B06     		lsls	r3, r3, #26
 1040 03e4 4449     		ldr	r1, .L103
 1041 03e6 1343     		orrs	r3, r3, r2
 1042 03e8 4B60     		str	r3, [r1, #4]
 1043 03ea 23E0     		b	.L52
 1044              	.L62:
 1045              		.loc 1 596 9 discriminator 2
 1046 03ec 424B     		ldr	r3, .L103
 1047 03ee DB68     		ldr	r3, [r3, #12]
 1048 03f0 23F07C52 		bic	r2, r3, #1056964608
 1049 03f4 7B68     		ldr	r3, [r7, #4]
 1050 03f6 1B6A     		ldr	r3, [r3, #32]
 1051 03f8 1B06     		lsls	r3, r3, #24
 1052 03fa 3F49     		ldr	r1, .L103
 1053 03fc 1343     		orrs	r3, r3, r2
 1054 03fe CB60     		str	r3, [r1, #12]
 1055 0400 18E0     		b	.L52
 1056              	.L59:
 597:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       }
 598:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       else
 599:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       {
 600:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         /* Disable the Internal High Speed oscillator (CSI). */
 601:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         __HAL_RCC_CSI_DISABLE();
 1057              		.loc 1 601 9 is_stmt 1
 1058 0402 3D4B     		ldr	r3, .L103
 1059 0404 1B68     		ldr	r3, [r3]
 1060 0406 3C4A     		ldr	r2, .L103
 1061 0408 23F08003 		bic	r3, r3, #128
 1062 040c 1360     		str	r3, [r2]
 602:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 603:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         /* Get Start Tick*/
 604:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 1063              		.loc 1 604 21
 1064 040e FFF7FEFF 		bl	HAL_GetTick
 1065 0412 7862     		str	r0, [r7, #36]
 605:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 606:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         /* Wait till CSI is disabled */
 607:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 1066              		.loc 1 607 14
 1067 0414 08E0     		b	.L64
 1068              	.L65:
 608:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         {
 609:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 1069              		.loc 1 609 15
 1070 0416 FFF7FEFF 		bl	HAL_GetTick
 1071 041a 0246     		mov	r2, r0
 1072              		.loc 1 609 29
 1073 041c 7B6A     		ldr	r3, [r7, #36]
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccmqDRol.s 			page 31


 1074 041e D31A     		subs	r3, r2, r3
 1075              		.loc 1 609 13
 1076 0420 022B     		cmp	r3, #2
 1077 0422 01D9     		bls	.L64
 610:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****           {
 611:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****             return HAL_TIMEOUT;
 1078              		.loc 1 611 20
 1079 0424 0323     		movs	r3, #3
 1080 0426 12E2     		b	.L22
 1081              	.L64:
 607:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         {
 1082              		.loc 1 607 15
 1083 0428 334B     		ldr	r3, .L103
 1084 042a 1B68     		ldr	r3, [r3]
 1085 042c 03F48073 		and	r3, r3, #256
 607:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         {
 1086              		.loc 1 607 14
 1087 0430 002B     		cmp	r3, #0
 1088 0432 F0D1     		bne	.L65
 1089              	.L52:
 1090              	.LBE4:
 612:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****           }
 613:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         }
 614:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       }
 615:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     }
 616:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   }
 617:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   /*------------------------------ LSI Configuration -------------------------*/
 618:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 1091              		.loc 1 618 25
 1092 0434 7B68     		ldr	r3, [r7, #4]
 1093 0436 1B68     		ldr	r3, [r3]
 1094              		.loc 1 618 43
 1095 0438 03F00803 		and	r3, r3, #8
 1096              		.loc 1 618 5
 1097 043c 002B     		cmp	r3, #0
 1098 043e 36D0     		beq	.L66
 619:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   {
 620:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     /* Check the parameters */
 621:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 622:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 623:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     /* Check the LSI State */
 624:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 1099              		.loc 1 624 26
 1100 0440 7B68     		ldr	r3, [r7, #4]
 1101 0442 5B69     		ldr	r3, [r3, #20]
 1102              		.loc 1 624 7
 1103 0444 002B     		cmp	r3, #0
 1104 0446 19D0     		beq	.L67
 625:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     {
 626:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       /* Enable the Internal Low Speed oscillator (LSI). */
 627:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       __HAL_RCC_LSI_ENABLE();
 1105              		.loc 1 627 7
 1106 0448 2B4B     		ldr	r3, .L103
 1107 044a 5B6F     		ldr	r3, [r3, #116]
 1108 044c 2A4A     		ldr	r2, .L103
 1109 044e 43F00103 		orr	r3, r3, #1
 1110 0452 5367     		str	r3, [r2, #116]
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccmqDRol.s 			page 32


 628:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 629:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       /* Get Start Tick*/
 630:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 1111              		.loc 1 630 19
 1112 0454 FFF7FEFF 		bl	HAL_GetTick
 1113 0458 7862     		str	r0, [r7, #36]
 631:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 632:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       /* Wait till LSI is ready */
 633:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 1114              		.loc 1 633 12
 1115 045a 08E0     		b	.L68
 1116              	.L69:
 634:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       {
 635:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 1117              		.loc 1 635 13
 1118 045c FFF7FEFF 		bl	HAL_GetTick
 1119 0460 0246     		mov	r2, r0
 1120              		.loc 1 635 27
 1121 0462 7B6A     		ldr	r3, [r7, #36]
 1122 0464 D31A     		subs	r3, r2, r3
 1123              		.loc 1 635 11
 1124 0466 022B     		cmp	r3, #2
 1125 0468 01D9     		bls	.L68
 636:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         {
 637:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****           return HAL_TIMEOUT;
 1126              		.loc 1 637 18
 1127 046a 0323     		movs	r3, #3
 1128 046c EFE1     		b	.L22
 1129              	.L68:
 633:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       {
 1130              		.loc 1 633 13
 1131 046e 224B     		ldr	r3, .L103
 1132 0470 5B6F     		ldr	r3, [r3, #116]
 1133 0472 03F00203 		and	r3, r3, #2
 633:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       {
 1134              		.loc 1 633 12
 1135 0476 002B     		cmp	r3, #0
 1136 0478 F0D0     		beq	.L69
 1137 047a 18E0     		b	.L66
 1138              	.L67:
 638:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         }
 639:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       }
 640:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     }
 641:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     else
 642:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     {
 643:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       /* Disable the Internal Low Speed oscillator (LSI). */
 644:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       __HAL_RCC_LSI_DISABLE();
 1139              		.loc 1 644 7
 1140 047c 1E4B     		ldr	r3, .L103
 1141 047e 5B6F     		ldr	r3, [r3, #116]
 1142 0480 1D4A     		ldr	r2, .L103
 1143 0482 23F00103 		bic	r3, r3, #1
 1144 0486 5367     		str	r3, [r2, #116]
 645:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 646:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       /* Get Start Tick*/
 647:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 1145              		.loc 1 647 19
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccmqDRol.s 			page 33


 1146 0488 FFF7FEFF 		bl	HAL_GetTick
 1147 048c 7862     		str	r0, [r7, #36]
 648:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 649:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       /* Wait till LSI is ready */
 650:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 1148              		.loc 1 650 12
 1149 048e 08E0     		b	.L70
 1150              	.L71:
 651:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       {
 652:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 1151              		.loc 1 652 13
 1152 0490 FFF7FEFF 		bl	HAL_GetTick
 1153 0494 0246     		mov	r2, r0
 1154              		.loc 1 652 27
 1155 0496 7B6A     		ldr	r3, [r7, #36]
 1156 0498 D31A     		subs	r3, r2, r3
 1157              		.loc 1 652 11
 1158 049a 022B     		cmp	r3, #2
 1159 049c 01D9     		bls	.L70
 653:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         {
 654:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****           return HAL_TIMEOUT;
 1160              		.loc 1 654 18
 1161 049e 0323     		movs	r3, #3
 1162 04a0 D5E1     		b	.L22
 1163              	.L70:
 650:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       {
 1164              		.loc 1 650 13
 1165 04a2 154B     		ldr	r3, .L103
 1166 04a4 5B6F     		ldr	r3, [r3, #116]
 1167 04a6 03F00203 		and	r3, r3, #2
 650:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       {
 1168              		.loc 1 650 12
 1169 04aa 002B     		cmp	r3, #0
 1170 04ac F0D1     		bne	.L71
 1171              	.L66:
 655:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         }
 656:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       }
 657:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     }
 658:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   }
 659:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 660:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   /*------------------------------ HSI48 Configuration -------------------------*/
 661:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 1172              		.loc 1 661 25
 1173 04ae 7B68     		ldr	r3, [r7, #4]
 1174 04b0 1B68     		ldr	r3, [r3]
 1175              		.loc 1 661 43
 1176 04b2 03F02003 		and	r3, r3, #32
 1177              		.loc 1 661 5
 1178 04b6 002B     		cmp	r3, #0
 1179 04b8 39D0     		beq	.L72
 662:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   {
 663:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     /* Check the parameters */
 664:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));
 665:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 666:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     /* Check the HSI48 State */
 667:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     if((RCC_OscInitStruct->HSI48State)!= RCC_HSI48_OFF)
 1180              		.loc 1 667 26
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccmqDRol.s 			page 34


 1181 04ba 7B68     		ldr	r3, [r7, #4]
 1182 04bc 9B69     		ldr	r3, [r3, #24]
 1183              		.loc 1 667 7
 1184 04be 002B     		cmp	r3, #0
 1185 04c0 1CD0     		beq	.L73
 668:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     {
 669:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       /* Enable the Internal Low Speed oscillator (HSI48). */
 670:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       __HAL_RCC_HSI48_ENABLE();
 1186              		.loc 1 670 7
 1187 04c2 0D4B     		ldr	r3, .L103
 1188 04c4 1B68     		ldr	r3, [r3]
 1189 04c6 0C4A     		ldr	r2, .L103
 1190 04c8 43F48053 		orr	r3, r3, #4096
 1191 04cc 1360     		str	r3, [r2]
 671:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 672:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       /* Get time-out */
 673:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 1192              		.loc 1 673 19
 1193 04ce FFF7FEFF 		bl	HAL_GetTick
 1194 04d2 7862     		str	r0, [r7, #36]
 674:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 675:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       /* Wait till HSI48 is ready */
 676:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 1195              		.loc 1 676 12
 1196 04d4 08E0     		b	.L74
 1197              	.L75:
 677:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       {
 678:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 1198              		.loc 1 678 13
 1199 04d6 FFF7FEFF 		bl	HAL_GetTick
 1200 04da 0246     		mov	r2, r0
 1201              		.loc 1 678 27
 1202 04dc 7B6A     		ldr	r3, [r7, #36]
 1203 04de D31A     		subs	r3, r2, r3
 1204              		.loc 1 678 11
 1205 04e0 022B     		cmp	r3, #2
 1206 04e2 01D9     		bls	.L74
 679:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         {
 680:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****           return HAL_TIMEOUT;
 1207              		.loc 1 680 18
 1208 04e4 0323     		movs	r3, #3
 1209 04e6 B2E1     		b	.L22
 1210              	.L74:
 676:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       {
 1211              		.loc 1 676 13
 1212 04e8 034B     		ldr	r3, .L103
 1213 04ea 1B68     		ldr	r3, [r3]
 1214 04ec 03F40053 		and	r3, r3, #8192
 676:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       {
 1215              		.loc 1 676 12
 1216 04f0 002B     		cmp	r3, #0
 1217 04f2 F0D0     		beq	.L75
 1218 04f4 1BE0     		b	.L72
 1219              	.L104:
 1220 04f6 00BF     		.align	2
 1221              	.L103:
 1222 04f8 00440258 		.word	1476543488
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccmqDRol.s 			page 35


 1223              	.L73:
 681:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         }
 682:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       }
 683:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     }
 684:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     else
 685:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     {
 686:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       /* Disable the Internal Low Speed oscillator (HSI48). */
 687:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       __HAL_RCC_HSI48_DISABLE();
 1224              		.loc 1 687 7
 1225 04fc 9B4B     		ldr	r3, .L105
 1226 04fe 1B68     		ldr	r3, [r3]
 1227 0500 9A4A     		ldr	r2, .L105
 1228 0502 23F48053 		bic	r3, r3, #4096
 1229 0506 1360     		str	r3, [r2]
 688:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 689:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       /* Get time-out */
 690:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 1230              		.loc 1 690 19
 1231 0508 FFF7FEFF 		bl	HAL_GetTick
 1232 050c 7862     		str	r0, [r7, #36]
 691:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 692:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       /* Wait till HSI48 is ready */
 693:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 1233              		.loc 1 693 12
 1234 050e 08E0     		b	.L76
 1235              	.L77:
 694:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       {
 695:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 1236              		.loc 1 695 13
 1237 0510 FFF7FEFF 		bl	HAL_GetTick
 1238 0514 0246     		mov	r2, r0
 1239              		.loc 1 695 27
 1240 0516 7B6A     		ldr	r3, [r7, #36]
 1241 0518 D31A     		subs	r3, r2, r3
 1242              		.loc 1 695 11
 1243 051a 022B     		cmp	r3, #2
 1244 051c 01D9     		bls	.L76
 696:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         {
 697:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****           return HAL_TIMEOUT;
 1245              		.loc 1 697 18
 1246 051e 0323     		movs	r3, #3
 1247 0520 95E1     		b	.L22
 1248              	.L76:
 693:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       {
 1249              		.loc 1 693 13
 1250 0522 924B     		ldr	r3, .L105
 1251 0524 1B68     		ldr	r3, [r3]
 1252 0526 03F40053 		and	r3, r3, #8192
 693:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       {
 1253              		.loc 1 693 12
 1254 052a 002B     		cmp	r3, #0
 1255 052c F0D1     		bne	.L77
 1256              	.L72:
 698:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         }
 699:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       }
 700:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     }
 701:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   }
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccmqDRol.s 			page 36


 702:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   /*------------------------------ LSE Configuration -------------------------*/
 703:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 1257              		.loc 1 703 25
 1258 052e 7B68     		ldr	r3, [r7, #4]
 1259 0530 1B68     		ldr	r3, [r3]
 1260              		.loc 1 703 43
 1261 0532 03F00403 		and	r3, r3, #4
 1262              		.loc 1 703 5
 1263 0536 002B     		cmp	r3, #0
 1264 0538 00F08180 		beq	.L78
 704:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   {
 705:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     /* Check the parameters */
 706:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 707:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 708:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     /* Enable write access to Backup domain */
 709:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     PWR->CR1 |= PWR_CR1_DBP;
 1265              		.loc 1 709 14
 1266 053c 8C4B     		ldr	r3, .L105+4
 1267 053e 1B68     		ldr	r3, [r3]
 1268 0540 8B4A     		ldr	r2, .L105+4
 1269 0542 43F48073 		orr	r3, r3, #256
 1270 0546 1360     		str	r3, [r2]
 710:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 711:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     /* Wait for Backup domain Write protection disable */
 712:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     tickstart = HAL_GetTick();
 1271              		.loc 1 712 17
 1272 0548 FFF7FEFF 		bl	HAL_GetTick
 1273 054c 7862     		str	r0, [r7, #36]
 713:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 714:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 1274              		.loc 1 714 10
 1275 054e 08E0     		b	.L79
 1276              	.L80:
 715:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     {
 716:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 1277              		.loc 1 716 11
 1278 0550 FFF7FEFF 		bl	HAL_GetTick
 1279 0554 0246     		mov	r2, r0
 1280              		.loc 1 716 25
 1281 0556 7B6A     		ldr	r3, [r7, #36]
 1282 0558 D31A     		subs	r3, r2, r3
 1283              		.loc 1 716 9
 1284 055a 642B     		cmp	r3, #100
 1285 055c 01D9     		bls	.L79
 717:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       {
 718:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         return HAL_TIMEOUT;
 1286              		.loc 1 718 16
 1287 055e 0323     		movs	r3, #3
 1288 0560 75E1     		b	.L22
 1289              	.L79:
 714:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     {
 1290              		.loc 1 714 15
 1291 0562 834B     		ldr	r3, .L105+4
 1292 0564 1B68     		ldr	r3, [r3]
 714:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     {
 1293              		.loc 1 714 21
 1294 0566 03F48073 		and	r3, r3, #256
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccmqDRol.s 			page 37


 714:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     {
 1295              		.loc 1 714 10
 1296 056a 002B     		cmp	r3, #0
 1297 056c F0D0     		beq	.L80
 719:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       }
 720:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     }
 721:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 722:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     /* Set the new LSE configuration -----------------------------------------*/
 723:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 1298              		.loc 1 723 5
 1299 056e 7B68     		ldr	r3, [r7, #4]
 1300 0570 9B68     		ldr	r3, [r3, #8]
 1301 0572 012B     		cmp	r3, #1
 1302 0574 06D1     		bne	.L81
 1303              		.loc 1 723 5 is_stmt 0 discriminator 1
 1304 0576 7D4B     		ldr	r3, .L105
 1305 0578 1B6F     		ldr	r3, [r3, #112]
 1306 057a 7C4A     		ldr	r2, .L105
 1307 057c 43F00103 		orr	r3, r3, #1
 1308 0580 1367     		str	r3, [r2, #112]
 1309 0582 2DE0     		b	.L82
 1310              	.L81:
 1311              		.loc 1 723 5 discriminator 2
 1312 0584 7B68     		ldr	r3, [r7, #4]
 1313 0586 9B68     		ldr	r3, [r3, #8]
 1314 0588 002B     		cmp	r3, #0
 1315 058a 0CD1     		bne	.L83
 1316              		.loc 1 723 5 discriminator 3
 1317 058c 774B     		ldr	r3, .L105
 1318 058e 1B6F     		ldr	r3, [r3, #112]
 1319 0590 764A     		ldr	r2, .L105
 1320 0592 23F00103 		bic	r3, r3, #1
 1321 0596 1367     		str	r3, [r2, #112]
 1322 0598 744B     		ldr	r3, .L105
 1323 059a 1B6F     		ldr	r3, [r3, #112]
 1324 059c 734A     		ldr	r2, .L105
 1325 059e 23F00403 		bic	r3, r3, #4
 1326 05a2 1367     		str	r3, [r2, #112]
 1327 05a4 1CE0     		b	.L82
 1328              	.L83:
 1329              		.loc 1 723 5 discriminator 4
 1330 05a6 7B68     		ldr	r3, [r7, #4]
 1331 05a8 9B68     		ldr	r3, [r3, #8]
 1332 05aa 052B     		cmp	r3, #5
 1333 05ac 0CD1     		bne	.L84
 1334              		.loc 1 723 5 discriminator 5
 1335 05ae 6F4B     		ldr	r3, .L105
 1336 05b0 1B6F     		ldr	r3, [r3, #112]
 1337 05b2 6E4A     		ldr	r2, .L105
 1338 05b4 43F00403 		orr	r3, r3, #4
 1339 05b8 1367     		str	r3, [r2, #112]
 1340 05ba 6C4B     		ldr	r3, .L105
 1341 05bc 1B6F     		ldr	r3, [r3, #112]
 1342 05be 6B4A     		ldr	r2, .L105
 1343 05c0 43F00103 		orr	r3, r3, #1
 1344 05c4 1367     		str	r3, [r2, #112]
 1345 05c6 0BE0     		b	.L82
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccmqDRol.s 			page 38


 1346              	.L84:
 1347              		.loc 1 723 5 discriminator 6
 1348 05c8 684B     		ldr	r3, .L105
 1349 05ca 1B6F     		ldr	r3, [r3, #112]
 1350 05cc 674A     		ldr	r2, .L105
 1351 05ce 23F00103 		bic	r3, r3, #1
 1352 05d2 1367     		str	r3, [r2, #112]
 1353 05d4 654B     		ldr	r3, .L105
 1354 05d6 1B6F     		ldr	r3, [r3, #112]
 1355 05d8 644A     		ldr	r2, .L105
 1356 05da 23F00403 		bic	r3, r3, #4
 1357 05de 1367     		str	r3, [r2, #112]
 1358              	.L82:
 724:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     /* Check the LSE State */
 725:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 1359              		.loc 1 725 26 is_stmt 1
 1360 05e0 7B68     		ldr	r3, [r7, #4]
 1361 05e2 9B68     		ldr	r3, [r3, #8]
 1362              		.loc 1 725 7
 1363 05e4 002B     		cmp	r3, #0
 1364 05e6 15D0     		beq	.L85
 726:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     {
 727:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       /* Get Start Tick*/
 728:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 1365              		.loc 1 728 19
 1366 05e8 FFF7FEFF 		bl	HAL_GetTick
 1367 05ec 7862     		str	r0, [r7, #36]
 729:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 730:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       /* Wait till LSE is ready */
 731:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 1368              		.loc 1 731 12
 1369 05ee 0AE0     		b	.L86
 1370              	.L87:
 732:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       {
 733:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 1371              		.loc 1 733 13
 1372 05f0 FFF7FEFF 		bl	HAL_GetTick
 1373 05f4 0246     		mov	r2, r0
 1374              		.loc 1 733 27
 1375 05f6 7B6A     		ldr	r3, [r7, #36]
 1376 05f8 D31A     		subs	r3, r2, r3
 1377              		.loc 1 733 11
 1378 05fa 41F28832 		movw	r2, #5000
 1379 05fe 9342     		cmp	r3, r2
 1380 0600 01D9     		bls	.L86
 734:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         {
 735:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****           return HAL_TIMEOUT;
 1381              		.loc 1 735 18
 1382 0602 0323     		movs	r3, #3
 1383 0604 23E1     		b	.L22
 1384              	.L86:
 731:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       {
 1385              		.loc 1 731 13
 1386 0606 594B     		ldr	r3, .L105
 1387 0608 1B6F     		ldr	r3, [r3, #112]
 1388 060a 03F00203 		and	r3, r3, #2
 731:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       {
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccmqDRol.s 			page 39


 1389              		.loc 1 731 12
 1390 060e 002B     		cmp	r3, #0
 1391 0610 EED0     		beq	.L87
 1392 0612 14E0     		b	.L78
 1393              	.L85:
 736:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         }
 737:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       }
 738:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     }
 739:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     else
 740:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     {
 741:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       /* Get Start Tick*/
 742:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 1394              		.loc 1 742 19
 1395 0614 FFF7FEFF 		bl	HAL_GetTick
 1396 0618 7862     		str	r0, [r7, #36]
 743:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 744:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       /* Wait till LSE is disabled */
 745:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 1397              		.loc 1 745 12
 1398 061a 0AE0     		b	.L88
 1399              	.L89:
 746:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       {
 747:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 1400              		.loc 1 747 13
 1401 061c FFF7FEFF 		bl	HAL_GetTick
 1402 0620 0246     		mov	r2, r0
 1403              		.loc 1 747 27
 1404 0622 7B6A     		ldr	r3, [r7, #36]
 1405 0624 D31A     		subs	r3, r2, r3
 1406              		.loc 1 747 11
 1407 0626 41F28832 		movw	r2, #5000
 1408 062a 9342     		cmp	r3, r2
 1409 062c 01D9     		bls	.L88
 748:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         {
 749:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****           return HAL_TIMEOUT;
 1410              		.loc 1 749 18
 1411 062e 0323     		movs	r3, #3
 1412 0630 0DE1     		b	.L22
 1413              	.L88:
 745:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       {
 1414              		.loc 1 745 13
 1415 0632 4E4B     		ldr	r3, .L105
 1416 0634 1B6F     		ldr	r3, [r3, #112]
 1417 0636 03F00203 		and	r3, r3, #2
 745:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       {
 1418              		.loc 1 745 12
 1419 063a 002B     		cmp	r3, #0
 1420 063c EED1     		bne	.L89
 1421              	.L78:
 750:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         }
 751:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       }
 752:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     }
 753:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   }
 754:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   /*-------------------------------- PLL Configuration -----------------------*/
 755:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   /* Check the parameters */
 756:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 757:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccmqDRol.s 			page 40


 1422              		.loc 1 757 30
 1423 063e 7B68     		ldr	r3, [r7, #4]
 1424 0640 5B6A     		ldr	r3, [r3, #36]
 1425              		.loc 1 757 6
 1426 0642 002B     		cmp	r3, #0
 1427 0644 00F00281 		beq	.L90
 758:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   {
 759:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     /* Check if the PLL is used as system clock or not */
 760:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 1428              		.loc 1 760 8
 1429 0648 484B     		ldr	r3, .L105
 1430 064a 1B69     		ldr	r3, [r3, #16]
 1431 064c 03F03803 		and	r3, r3, #56
 1432              		.loc 1 760 7
 1433 0650 182B     		cmp	r3, #24
 1434 0652 00F0BD80 		beq	.L91
 761:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     {
 762:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 1435              		.loc 1 762 33
 1436 0656 7B68     		ldr	r3, [r7, #4]
 1437 0658 5B6A     		ldr	r3, [r3, #36]
 1438              		.loc 1 762 9
 1439 065a 022B     		cmp	r3, #2
 1440 065c 40F09E80 		bne	.L92
 763:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       {
 764:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         /* Check the parameters */
 765:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 766:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         assert_param(IS_RCC_PLLRGE_VALUE(RCC_OscInitStruct->PLL.PLLRGE));
 767:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         assert_param(IS_RCC_PLLVCO_VALUE(RCC_OscInitStruct->PLL.PLLVCOSEL));
 768:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         assert_param(IS_RCC_PLLM_VALUE(RCC_OscInitStruct->PLL.PLLM));
 769:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
 770:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
 771:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
 772:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
 773:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
 774:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 775:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         /* Disable the main PLL. */
 776:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         __HAL_RCC_PLL_DISABLE();
 1441              		.loc 1 776 9
 1442 0660 424B     		ldr	r3, .L105
 1443 0662 1B68     		ldr	r3, [r3]
 1444 0664 414A     		ldr	r2, .L105
 1445 0666 23F08073 		bic	r3, r3, #16777216
 1446 066a 1360     		str	r3, [r2]
 777:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 778:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         /* Get Start Tick*/
 779:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 1447              		.loc 1 779 21
 1448 066c FFF7FEFF 		bl	HAL_GetTick
 1449 0670 7862     		str	r0, [r7, #36]
 780:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 781:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         /* Wait till PLL is disabled */
 782:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 1450              		.loc 1 782 14
 1451 0672 08E0     		b	.L93
 1452              	.L94:
 783:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         {
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccmqDRol.s 			page 41


 784:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 1453              		.loc 1 784 15
 1454 0674 FFF7FEFF 		bl	HAL_GetTick
 1455 0678 0246     		mov	r2, r0
 1456              		.loc 1 784 29
 1457 067a 7B6A     		ldr	r3, [r7, #36]
 1458 067c D31A     		subs	r3, r2, r3
 1459              		.loc 1 784 13
 1460 067e 022B     		cmp	r3, #2
 1461 0680 01D9     		bls	.L93
 785:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****           {
 786:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****             return HAL_TIMEOUT;
 1462              		.loc 1 786 20
 1463 0682 0323     		movs	r3, #3
 1464 0684 E3E0     		b	.L22
 1465              	.L93:
 782:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         {
 1466              		.loc 1 782 15
 1467 0686 394B     		ldr	r3, .L105
 1468 0688 1B68     		ldr	r3, [r3]
 1469 068a 03F00073 		and	r3, r3, #33554432
 782:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         {
 1470              		.loc 1 782 14
 1471 068e 002B     		cmp	r3, #0
 1472 0690 F0D1     		bne	.L94
 787:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****           }
 788:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         }
 789:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 790:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         /* Configure the main PLL clock source, multiplication and division factors. */
 791:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 1473              		.loc 1 791 9
 1474 0692 364B     		ldr	r3, .L105
 1475 0694 9A6A     		ldr	r2, [r3, #40]
 1476 0696 374B     		ldr	r3, .L105+8
 1477 0698 1340     		ands	r3, r3, r2
 1478 069a 7A68     		ldr	r2, [r7, #4]
 1479 069c 916A     		ldr	r1, [r2, #40]
 1480 069e 7A68     		ldr	r2, [r7, #4]
 1481 06a0 D26A     		ldr	r2, [r2, #44]
 1482 06a2 1201     		lsls	r2, r2, #4
 1483 06a4 0A43     		orrs	r2, r2, r1
 1484 06a6 3149     		ldr	r1, .L105
 1485 06a8 1343     		orrs	r3, r3, r2
 1486 06aa 8B62     		str	r3, [r1, #40]
 1487 06ac 7B68     		ldr	r3, [r7, #4]
 1488 06ae 1B6B     		ldr	r3, [r3, #48]
 1489 06b0 013B     		subs	r3, r3, #1
 1490 06b2 C3F30802 		ubfx	r2, r3, #0, #9
 1491 06b6 7B68     		ldr	r3, [r7, #4]
 1492 06b8 5B6B     		ldr	r3, [r3, #52]
 1493 06ba 013B     		subs	r3, r3, #1
 1494 06bc 5B02     		lsls	r3, r3, #9
 1495 06be 9BB2     		uxth	r3, r3
 1496 06c0 1A43     		orrs	r2, r2, r3
 1497 06c2 7B68     		ldr	r3, [r7, #4]
 1498 06c4 9B6B     		ldr	r3, [r3, #56]
 1499 06c6 013B     		subs	r3, r3, #1
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccmqDRol.s 			page 42


 1500 06c8 1B04     		lsls	r3, r3, #16
 1501 06ca 03F4FE03 		and	r3, r3, #8323072
 1502 06ce 1A43     		orrs	r2, r2, r3
 1503 06d0 7B68     		ldr	r3, [r7, #4]
 1504 06d2 DB6B     		ldr	r3, [r3, #60]
 1505 06d4 013B     		subs	r3, r3, #1
 1506 06d6 1B06     		lsls	r3, r3, #24
 1507 06d8 03F0FE43 		and	r3, r3, #2130706432
 1508 06dc 2349     		ldr	r1, .L105
 1509 06de 1343     		orrs	r3, r3, r2
 1510 06e0 0B63     		str	r3, [r1, #48]
 792:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****                              RCC_OscInitStruct->PLL.PLLM,
 793:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****                              RCC_OscInitStruct->PLL.PLLN,
 794:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****                              RCC_OscInitStruct->PLL.PLLP,
 795:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****                              RCC_OscInitStruct->PLL.PLLQ,
 796:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****                              RCC_OscInitStruct->PLL.PLLR);
 797:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 798:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****          /* Disable PLLFRACN . */
 799:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****          __HAL_RCC_PLLFRACN_DISABLE();
 1511              		.loc 1 799 10
 1512 06e2 224B     		ldr	r3, .L105
 1513 06e4 DB6A     		ldr	r3, [r3, #44]
 1514 06e6 214A     		ldr	r2, .L105
 1515 06e8 23F00103 		bic	r3, r3, #1
 1516 06ec D362     		str	r3, [r2, #44]
 800:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 801:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****          /* Configure PLL PLL1FRACN */
 802:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 1517              		.loc 1 802 10
 1518 06ee 1F4B     		ldr	r3, .L105
 1519 06f0 5A6B     		ldr	r2, [r3, #52]
 1520 06f2 214B     		ldr	r3, .L105+12
 1521 06f4 1340     		ands	r3, r3, r2
 1522 06f6 7A68     		ldr	r2, [r7, #4]
 1523 06f8 926C     		ldr	r2, [r2, #72]
 1524 06fa D200     		lsls	r2, r2, #3
 1525 06fc 1B49     		ldr	r1, .L105
 1526 06fe 1343     		orrs	r3, r3, r2
 1527 0700 4B63     		str	r3, [r1, #52]
 803:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 804:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         /* Select PLL1 input reference frequency range: VCI */
 805:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 1528              		.loc 1 805 9
 1529 0702 1A4B     		ldr	r3, .L105
 1530 0704 DB6A     		ldr	r3, [r3, #44]
 1531 0706 23F00C02 		bic	r2, r3, #12
 1532 070a 7B68     		ldr	r3, [r7, #4]
 1533 070c 1B6C     		ldr	r3, [r3, #64]
 1534 070e 1749     		ldr	r1, .L105
 1535 0710 1343     		orrs	r3, r3, r2
 1536 0712 CB62     		str	r3, [r1, #44]
 806:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 807:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         /* Select PLL1 output frequency range : VCO */
 808:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 1537              		.loc 1 808 9
 1538 0714 154B     		ldr	r3, .L105
 1539 0716 DB6A     		ldr	r3, [r3, #44]
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccmqDRol.s 			page 43


 1540 0718 23F00202 		bic	r2, r3, #2
 1541 071c 7B68     		ldr	r3, [r7, #4]
 1542 071e 5B6C     		ldr	r3, [r3, #68]
 1543 0720 1249     		ldr	r1, .L105
 1544 0722 1343     		orrs	r3, r3, r2
 1545 0724 CB62     		str	r3, [r1, #44]
 809:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 810:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         /* Enable PLL System Clock output. */
 811:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 1546              		.loc 1 811 10
 1547 0726 114B     		ldr	r3, .L105
 1548 0728 DB6A     		ldr	r3, [r3, #44]
 1549 072a 104A     		ldr	r2, .L105
 1550 072c 43F48033 		orr	r3, r3, #65536
 1551 0730 D362     		str	r3, [r2, #44]
 812:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 813:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         /* Enable PLL1Q Clock output. */
 814:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 1552              		.loc 1 814 10
 1553 0732 0E4B     		ldr	r3, .L105
 1554 0734 DB6A     		ldr	r3, [r3, #44]
 1555 0736 0D4A     		ldr	r2, .L105
 1556 0738 43F40033 		orr	r3, r3, #131072
 1557 073c D362     		str	r3, [r2, #44]
 815:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 816:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         /* Enable PLL1R  Clock output. */
 817:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 1558              		.loc 1 817 10
 1559 073e 0B4B     		ldr	r3, .L105
 1560 0740 DB6A     		ldr	r3, [r3, #44]
 1561 0742 0A4A     		ldr	r2, .L105
 1562 0744 43F48023 		orr	r3, r3, #262144
 1563 0748 D362     		str	r3, [r2, #44]
 818:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 819:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         /* Enable PLL1FRACN . */
 820:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****          __HAL_RCC_PLLFRACN_ENABLE();
 1564              		.loc 1 820 10
 1565 074a 084B     		ldr	r3, .L105
 1566 074c DB6A     		ldr	r3, [r3, #44]
 1567 074e 074A     		ldr	r2, .L105
 1568 0750 43F00103 		orr	r3, r3, #1
 1569 0754 D362     		str	r3, [r2, #44]
 821:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 822:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         /* Enable the main PLL. */
 823:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         __HAL_RCC_PLL_ENABLE();
 1570              		.loc 1 823 9
 1571 0756 054B     		ldr	r3, .L105
 1572 0758 1B68     		ldr	r3, [r3]
 1573 075a 044A     		ldr	r2, .L105
 1574 075c 43F08073 		orr	r3, r3, #16777216
 1575 0760 1360     		str	r3, [r2]
 824:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 825:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         /* Get Start Tick*/
 826:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 1576              		.loc 1 826 21
 1577 0762 FFF7FEFF 		bl	HAL_GetTick
 1578 0766 7862     		str	r0, [r7, #36]
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccmqDRol.s 			page 44


 827:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 828:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         /* Wait till PLL is ready */
 829:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 1579              		.loc 1 829 14
 1580 0768 11E0     		b	.L95
 1581              	.L106:
 1582 076a 00BF     		.align	2
 1583              	.L105:
 1584 076c 00440258 		.word	1476543488
 1585 0770 00480258 		.word	1476544512
 1586 0774 0CFCFFFF 		.word	-1012
 1587 0778 0700FFFF 		.word	-65529
 1588              	.L96:
 830:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         {
 831:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 1589              		.loc 1 831 15
 1590 077c FFF7FEFF 		bl	HAL_GetTick
 1591 0780 0246     		mov	r2, r0
 1592              		.loc 1 831 29
 1593 0782 7B6A     		ldr	r3, [r7, #36]
 1594 0784 D31A     		subs	r3, r2, r3
 1595              		.loc 1 831 13
 1596 0786 022B     		cmp	r3, #2
 1597 0788 01D9     		bls	.L95
 832:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****           {
 833:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****             return HAL_TIMEOUT;
 1598              		.loc 1 833 20
 1599 078a 0323     		movs	r3, #3
 1600 078c 5FE0     		b	.L22
 1601              	.L95:
 829:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         {
 1602              		.loc 1 829 15
 1603 078e 324B     		ldr	r3, .L107
 1604 0790 1B68     		ldr	r3, [r3]
 1605 0792 03F00073 		and	r3, r3, #33554432
 829:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         {
 1606              		.loc 1 829 14
 1607 0796 002B     		cmp	r3, #0
 1608 0798 F0D0     		beq	.L96
 1609 079a 57E0     		b	.L90
 1610              	.L92:
 834:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****           }
 835:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         }
 836:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       }
 837:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       else
 838:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       {
 839:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         /* Disable the main PLL. */
 840:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         __HAL_RCC_PLL_DISABLE();
 1611              		.loc 1 840 9
 1612 079c 2E4B     		ldr	r3, .L107
 1613 079e 1B68     		ldr	r3, [r3]
 1614 07a0 2D4A     		ldr	r2, .L107
 1615 07a2 23F08073 		bic	r3, r3, #16777216
 1616 07a6 1360     		str	r3, [r2]
 841:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 842:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         /* Get Start Tick*/
 843:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         tickstart = HAL_GetTick();
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccmqDRol.s 			page 45


 1617              		.loc 1 843 21
 1618 07a8 FFF7FEFF 		bl	HAL_GetTick
 1619 07ac 7862     		str	r0, [r7, #36]
 844:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 845:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         /* Wait till PLL is disabled */
 846:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 1620              		.loc 1 846 14
 1621 07ae 08E0     		b	.L97
 1622              	.L98:
 847:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         {
 848:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 1623              		.loc 1 848 15
 1624 07b0 FFF7FEFF 		bl	HAL_GetTick
 1625 07b4 0246     		mov	r2, r0
 1626              		.loc 1 848 29
 1627 07b6 7B6A     		ldr	r3, [r7, #36]
 1628 07b8 D31A     		subs	r3, r2, r3
 1629              		.loc 1 848 13
 1630 07ba 022B     		cmp	r3, #2
 1631 07bc 01D9     		bls	.L97
 849:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****           {
 850:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****             return HAL_TIMEOUT;
 1632              		.loc 1 850 20
 1633 07be 0323     		movs	r3, #3
 1634 07c0 45E0     		b	.L22
 1635              	.L97:
 846:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         {
 1636              		.loc 1 846 15
 1637 07c2 254B     		ldr	r3, .L107
 1638 07c4 1B68     		ldr	r3, [r3]
 1639 07c6 03F00073 		and	r3, r3, #33554432
 846:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         {
 1640              		.loc 1 846 14
 1641 07ca 002B     		cmp	r3, #0
 1642 07cc F0D1     		bne	.L98
 1643 07ce 3DE0     		b	.L90
 1644              	.L91:
 851:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****           }
 852:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         }
 853:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       }
 854:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     }
 855:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     else
 856:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     {
 857:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       /* Do not return HAL_ERROR if request repeats the current configuration */
 858:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       temp1_pllckcfg = RCC->PLLCKSELR;
 1645              		.loc 1 858 27
 1646 07d0 214B     		ldr	r3, .L107
 1647              		.loc 1 858 22
 1648 07d2 9B6A     		ldr	r3, [r3, #40]
 1649 07d4 3B61     		str	r3, [r7, #16]
 859:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       temp2_pllckcfg = RCC->PLL1DIVR;
 1650              		.loc 1 859 27
 1651 07d6 204B     		ldr	r3, .L107
 1652              		.loc 1 859 22
 1653 07d8 1B6B     		ldr	r3, [r3, #48]
 1654 07da FB60     		str	r3, [r7, #12]
 860:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccmqDRol.s 			page 46


 1655              		.loc 1 860 34
 1656 07dc 7B68     		ldr	r3, [r7, #4]
 1657 07de 5B6A     		ldr	r3, [r3, #36]
 1658              		.loc 1 860 9
 1659 07e0 012B     		cmp	r3, #1
 1660 07e2 31D0     		beq	.L99
 861:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 1661              		.loc 1 861 4 discriminator 1
 1662 07e4 3B69     		ldr	r3, [r7, #16]
 1663 07e6 03F00302 		and	r2, r3, #3
 1664              		.loc 1 861 76 discriminator 1
 1665 07ea 7B68     		ldr	r3, [r7, #4]
 1666 07ec 9B6A     		ldr	r3, [r3, #40]
 860:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 1667              		.loc 1 860 61 discriminator 1
 1668 07ee 9A42     		cmp	r2, r3
 1669 07f0 2AD1     		bne	.L99
 862:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInit
 1670              		.loc 1 862 58
 1671 07f2 3B69     		ldr	r3, [r7, #16]
 1672 07f4 1B09     		lsrs	r3, r3, #4
 1673 07f6 03F03F02 		and	r2, r3, #63
 1674              		.loc 1 862 111
 1675 07fa 7B68     		ldr	r3, [r7, #4]
 1676 07fc DB6A     		ldr	r3, [r3, #44]
 861:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 1677              		.loc 1 861 88
 1678 07fe 9A42     		cmp	r2, r3
 1679 0800 22D1     		bne	.L99
 863:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 1680              		.loc 1 863 11
 1681 0802 FB68     		ldr	r3, [r7, #12]
 1682 0804 C3F30802 		ubfx	r2, r3, #0, #9
 1683              		.loc 1 863 79
 1684 0808 7B68     		ldr	r3, [r7, #4]
 1685 080a 1B6B     		ldr	r3, [r3, #48]
 1686              		.loc 1 863 85
 1687 080c 013B     		subs	r3, r3, #1
 862:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInit
 1688              		.loc 1 862 118
 1689 080e 9A42     		cmp	r2, r3
 1690 0810 1AD1     		bne	.L99
 864:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct-
 1691              		.loc 1 864 54
 1692 0812 FB68     		ldr	r3, [r7, #12]
 1693 0814 5B0A     		lsrs	r3, r3, #9
 1694 0816 03F07F02 		and	r2, r3, #127
 1695              		.loc 1 864 104
 1696 081a 7B68     		ldr	r3, [r7, #4]
 1697 081c 5B6B     		ldr	r3, [r3, #52]
 1698              		.loc 1 864 110
 1699 081e 013B     		subs	r3, r3, #1
 863:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 1700              		.loc 1 863 92
 1701 0820 9A42     		cmp	r2, r3
 1702 0822 11D1     		bne	.L99
 865:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct-
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccmqDRol.s 			page 47


 1703              		.loc 1 865 54
 1704 0824 FB68     		ldr	r3, [r7, #12]
 1705 0826 1B0C     		lsrs	r3, r3, #16
 1706 0828 03F07F02 		and	r2, r3, #127
 1707              		.loc 1 865 104
 1708 082c 7B68     		ldr	r3, [r7, #4]
 1709 082e 9B6B     		ldr	r3, [r3, #56]
 1710              		.loc 1 865 110
 1711 0830 013B     		subs	r3, r3, #1
 864:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct-
 1712              		.loc 1 864 117
 1713 0832 9A42     		cmp	r2, r3
 1714 0834 08D1     		bne	.L99
 866:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct-
 1715              		.loc 1 866 54
 1716 0836 FB68     		ldr	r3, [r7, #12]
 1717 0838 1B0E     		lsrs	r3, r3, #24
 1718 083a 03F07F02 		and	r2, r3, #127
 1719              		.loc 1 866 104
 1720 083e 7B68     		ldr	r3, [r7, #4]
 1721 0840 DB6B     		ldr	r3, [r3, #60]
 1722              		.loc 1 866 110
 1723 0842 013B     		subs	r3, r3, #1
 865:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct-
 1724              		.loc 1 865 117
 1725 0844 9A42     		cmp	r2, r3
 1726 0846 01D0     		beq	.L90
 1727              	.L99:
 867:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       {
 868:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         return HAL_ERROR;
 1728              		.loc 1 868 16
 1729 0848 0123     		movs	r3, #1
 1730 084a 00E0     		b	.L22
 1731              	.L90:
 869:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       }
 870:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     }
 871:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   }
 872:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   return HAL_OK;
 1732              		.loc 1 872 10
 1733 084c 0023     		movs	r3, #0
 1734              	.L22:
 873:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** }
 1735              		.loc 1 873 1
 1736 084e 1846     		mov	r0, r3
 1737 0850 3037     		adds	r7, r7, #48
 1738              	.LCFI8:
 1739              		.cfi_def_cfa_offset 8
 1740 0852 BD46     		mov	sp, r7
 1741              	.LCFI9:
 1742              		.cfi_def_cfa_register 13
 1743              		@ sp needed
 1744 0854 80BD     		pop	{r7, pc}
 1745              	.L108:
 1746 0856 00BF     		.align	2
 1747              	.L107:
 1748 0858 00440258 		.word	1476543488
 1749              		.cfi_endproc
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccmqDRol.s 			page 48


 1750              	.LFE334:
 1752              		.section	.text.HAL_RCC_ClockConfig,"ax",%progbits
 1753              		.align	1
 1754              		.global	HAL_RCC_ClockConfig
 1755              		.syntax unified
 1756              		.thumb
 1757              		.thumb_func
 1759              	HAL_RCC_ClockConfig:
 1760              	.LFB335:
 874:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 875:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** /**
 876:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   * @brief  Initializes the CPU, AHB and APB buses clocks according to the specified
 877:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   *         parameters in the RCC_ClkInitStruct.
 878:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   * @param  RCC_ClkInitStruct: pointer to an RCC_OscInitTypeDef structure that
 879:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   *         contains the configuration information for the RCC peripheral.
 880:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   * @param  FLatency: FLASH Latency, this parameter depend on device selected
 881:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   *
 882:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   * @note   The SystemCoreClock CMSIS variable is used to store System Core Clock Frequency
 883:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   *         and updated by HAL_InitTick() function called within this function
 884:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   *
 885:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   * @note   The HSI is used (enabled by hardware) as system clock source after
 886:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   *         start-up from Reset, wake-up from STOP and STANDBY mode, or in case
 887:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   *         of failure of the HSE used directly or indirectly as system clock
 888:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   *         (if the Clock Security System CSS is enabled).
 889:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   *
 890:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   * @note   A switch from one clock source to another occurs only if the target
 891:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   *         clock source is ready (clock stable after start-up delay or PLL locked).
 892:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   *         If a clock source which is not yet ready is selected, the switch will
 893:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   *         occur when the clock source will be ready.
 894:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   *         You can use HAL_RCC_GetClockConfig() function to know which clock is
 895:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   *         currently used as system clock source.
 896:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   * @note   Depending on the device voltage range, the software has to set correctly
 897:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed freq
 898:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   *         (for more details refer to section above "Initialization/de-initialization functions")
 899:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   * @retval None
 900:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   */
 901:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
 902:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** {
 1761              		.loc 1 902 1
 1762              		.cfi_startproc
 1763              		@ args = 0, pretend = 0, frame = 24
 1764              		@ frame_needed = 1, uses_anonymous_args = 0
 1765 0000 80B5     		push	{r7, lr}
 1766              	.LCFI10:
 1767              		.cfi_def_cfa_offset 8
 1768              		.cfi_offset 7, -8
 1769              		.cfi_offset 14, -4
 1770 0002 86B0     		sub	sp, sp, #24
 1771              	.LCFI11:
 1772              		.cfi_def_cfa_offset 32
 1773 0004 00AF     		add	r7, sp, #0
 1774              	.LCFI12:
 1775              		.cfi_def_cfa_register 7
 1776 0006 7860     		str	r0, [r7, #4]
 1777 0008 3960     		str	r1, [r7]
 903:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   HAL_StatusTypeDef halstatus;
 904:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   uint32_t tickstart;
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccmqDRol.s 			page 49


 905:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   uint32_t common_system_clock;
 906:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 907:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****    /* Check Null pointer */
 908:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   if(RCC_ClkInitStruct == NULL)
 1778              		.loc 1 908 5
 1779 000a 7B68     		ldr	r3, [r7, #4]
 1780 000c 002B     		cmp	r3, #0
 1781 000e 01D1     		bne	.L110
 909:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   {
 910:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     return HAL_ERROR;
 1782              		.loc 1 910 12
 1783 0010 0123     		movs	r3, #1
 1784 0012 9CE1     		b	.L111
 1785              	.L110:
 911:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   }
 912:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 913:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   /* Check the parameters */
 914:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 915:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   assert_param(IS_FLASH_LATENCY(FLatency));
 916:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 917:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
 918:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     must be correctly programmed according to the frequency of the CPU clock
 919:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     (HCLK) and the supply voltage of the device. */
 920:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 921:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   /* Increasing the CPU frequency */
 922:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   if(FLatency > __HAL_FLASH_GET_LATENCY())
 1786              		.loc 1 922 17
 1787 0014 8A4B     		ldr	r3, .L131
 1788 0016 1B68     		ldr	r3, [r3]
 1789 0018 03F00F03 		and	r3, r3, #15
 1790              		.loc 1 922 5
 1791 001c 3A68     		ldr	r2, [r7]
 1792 001e 9A42     		cmp	r2, r3
 1793 0020 10D9     		bls	.L112
 923:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   {
 924:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
 925:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     __HAL_FLASH_SET_LATENCY(FLatency);
 1794              		.loc 1 925 5
 1795 0022 874B     		ldr	r3, .L131
 1796 0024 1B68     		ldr	r3, [r3]
 1797 0026 23F00F02 		bic	r2, r3, #15
 1798 002a 8549     		ldr	r1, .L131
 1799 002c 3B68     		ldr	r3, [r7]
 1800 002e 1343     		orrs	r3, r3, r2
 1801 0030 0B60     		str	r3, [r1]
 926:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 927:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     /* Check that the new number of wait states is taken into account to access the Flash
 928:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     memory by reading the FLASH_ACR register */
 929:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     if(__HAL_FLASH_GET_LATENCY() != FLatency)
 1802              		.loc 1 929 8
 1803 0032 834B     		ldr	r3, .L131
 1804 0034 1B68     		ldr	r3, [r3]
 1805 0036 03F00F03 		and	r3, r3, #15
 1806              		.loc 1 929 7
 1807 003a 3A68     		ldr	r2, [r7]
 1808 003c 9A42     		cmp	r2, r3
 1809 003e 01D0     		beq	.L112
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccmqDRol.s 			page 50


 930:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     {
 931:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       return HAL_ERROR;
 1810              		.loc 1 931 14
 1811 0040 0123     		movs	r3, #1
 1812 0042 84E1     		b	.L111
 1813              	.L112:
 932:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     }
 933:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 934:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   }
 935:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 936:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   /* Increasing the BUS frequency divider */
 937:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
 938:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 1814              		.loc 1 938 25
 1815 0044 7B68     		ldr	r3, [r7, #4]
 1816 0046 1B68     		ldr	r3, [r3]
 1817              		.loc 1 938 38
 1818 0048 03F00403 		and	r3, r3, #4
 1819              		.loc 1 938 5
 1820 004c 002B     		cmp	r3, #0
 1821 004e 10D0     		beq	.L113
 939:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   {
 940:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** #if defined (RCC_D1CFGR_D1PPRE)
 941:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     if((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 1822              		.loc 1 941 26
 1823 0050 7B68     		ldr	r3, [r7, #4]
 1824 0052 1A69     		ldr	r2, [r3, #16]
 1825              		.loc 1 941 50
 1826 0054 7B4B     		ldr	r3, .L131+4
 1827 0056 9B69     		ldr	r3, [r3, #24]
 1828              		.loc 1 941 59
 1829 0058 03F07003 		and	r3, r3, #112
 1830              		.loc 1 941 7
 1831 005c 9A42     		cmp	r2, r3
 1832 005e 08D9     		bls	.L113
 942:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     {
 943:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
 944:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 1833              		.loc 1 944 7
 1834 0060 784B     		ldr	r3, .L131+4
 1835 0062 9B69     		ldr	r3, [r3, #24]
 1836 0064 23F07002 		bic	r2, r3, #112
 1837 0068 7B68     		ldr	r3, [r7, #4]
 1838 006a 1B69     		ldr	r3, [r3, #16]
 1839 006c 7549     		ldr	r1, .L131+4
 1840 006e 1343     		orrs	r3, r3, r2
 1841 0070 8B61     		str	r3, [r1, #24]
 1842              	.L113:
 945:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     }
 946:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** #else
 947:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     if((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->CDCFGR1 & RCC_CDCFGR1_CDPPRE))
 948:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     {
 949:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       assert_param(IS_RCC_CDPCLK1(RCC_ClkInitStruct->APB3CLKDivider));
 950:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDPPRE, RCC_ClkInitStruct->APB3CLKDivider);
 951:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     }
 952:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** #endif
 953:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   }
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccmqDRol.s 			page 51


 954:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 955:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   /*-------------------------- PCLK1 Configuration ---------------------------*/
 956:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 1843              		.loc 1 956 25
 1844 0072 7B68     		ldr	r3, [r7, #4]
 1845 0074 1B68     		ldr	r3, [r3]
 1846              		.loc 1 956 38
 1847 0076 03F00803 		and	r3, r3, #8
 1848              		.loc 1 956 5
 1849 007a 002B     		cmp	r3, #0
 1850 007c 10D0     		beq	.L114
 957:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   {
 958:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** #if defined (RCC_D2CFGR_D2PPRE1)
 959:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     if((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 1851              		.loc 1 959 26
 1852 007e 7B68     		ldr	r3, [r7, #4]
 1853 0080 5A69     		ldr	r2, [r3, #20]
 1854              		.loc 1 959 50
 1855 0082 704B     		ldr	r3, .L131+4
 1856 0084 DB69     		ldr	r3, [r3, #28]
 1857              		.loc 1 959 59
 1858 0086 03F07003 		and	r3, r3, #112
 1859              		.loc 1 959 7
 1860 008a 9A42     		cmp	r2, r3
 1861 008c 08D9     		bls	.L114
 960:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     {
 961:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
 962:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 1862              		.loc 1 962 7
 1863 008e 6D4B     		ldr	r3, .L131+4
 1864 0090 DB69     		ldr	r3, [r3, #28]
 1865 0092 23F07002 		bic	r2, r3, #112
 1866 0096 7B68     		ldr	r3, [r7, #4]
 1867 0098 5B69     		ldr	r3, [r3, #20]
 1868 009a 6A49     		ldr	r1, .L131+4
 1869 009c 1343     		orrs	r3, r3, r2
 1870 009e CB61     		str	r3, [r1, #28]
 1871              	.L114:
 963:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     }
 964:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** #else
 965:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     if((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1))
 966:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     {
 967:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
 968:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 969:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   }
 970:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** #endif
 971:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     }
 972:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   /*-------------------------- PCLK2 Configuration ---------------------------*/
 973:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 1872              		.loc 1 973 25
 1873 00a0 7B68     		ldr	r3, [r7, #4]
 1874 00a2 1B68     		ldr	r3, [r3]
 1875              		.loc 1 973 38
 1876 00a4 03F01003 		and	r3, r3, #16
 1877              		.loc 1 973 5
 1878 00a8 002B     		cmp	r3, #0
 1879 00aa 10D0     		beq	.L115
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccmqDRol.s 			page 52


 974:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   {
 975:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** #if defined(RCC_D2CFGR_D2PPRE2)
 976:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     if((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 1880              		.loc 1 976 26
 1881 00ac 7B68     		ldr	r3, [r7, #4]
 1882 00ae 9A69     		ldr	r2, [r3, #24]
 1883              		.loc 1 976 50
 1884 00b0 644B     		ldr	r3, .L131+4
 1885 00b2 DB69     		ldr	r3, [r3, #28]
 1886              		.loc 1 976 59
 1887 00b4 03F4E063 		and	r3, r3, #1792
 1888              		.loc 1 976 7
 1889 00b8 9A42     		cmp	r2, r3
 1890 00ba 08D9     		bls	.L115
 977:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     {
 978:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
 979:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 1891              		.loc 1 979 7
 1892 00bc 614B     		ldr	r3, .L131+4
 1893 00be DB69     		ldr	r3, [r3, #28]
 1894 00c0 23F4E062 		bic	r2, r3, #1792
 1895 00c4 7B68     		ldr	r3, [r7, #4]
 1896 00c6 9B69     		ldr	r3, [r3, #24]
 1897 00c8 5E49     		ldr	r1, .L131+4
 1898 00ca 1343     		orrs	r3, r3, r2
 1899 00cc CB61     		str	r3, [r1, #28]
 1900              	.L115:
 980:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     }
 981:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** #else
 982:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****      if((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2))
 983:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     {
 984:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
 985:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 986:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     }
 987:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** #endif
 988:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   }
 989:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 990:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   /*-------------------------- D3PCLK1 Configuration ---------------------------*/
 991:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 1901              		.loc 1 991 25
 1902 00ce 7B68     		ldr	r3, [r7, #4]
 1903 00d0 1B68     		ldr	r3, [r3]
 1904              		.loc 1 991 38
 1905 00d2 03F02003 		and	r3, r3, #32
 1906              		.loc 1 991 5
 1907 00d6 002B     		cmp	r3, #0
 1908 00d8 10D0     		beq	.L116
 992:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   {
 993:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** #if defined(RCC_D3CFGR_D3PPRE)
 994:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     if((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 1909              		.loc 1 994 26
 1910 00da 7B68     		ldr	r3, [r7, #4]
 1911 00dc DA69     		ldr	r2, [r3, #28]
 1912              		.loc 1 994 50
 1913 00de 594B     		ldr	r3, .L131+4
 1914 00e0 1B6A     		ldr	r3, [r3, #32]
 1915              		.loc 1 994 59
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccmqDRol.s 			page 53


 1916 00e2 03F07003 		and	r3, r3, #112
 1917              		.loc 1 994 7
 1918 00e6 9A42     		cmp	r2, r3
 1919 00e8 08D9     		bls	.L116
 995:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     {
 996:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
 997:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 1920              		.loc 1 997 7
 1921 00ea 564B     		ldr	r3, .L131+4
 1922 00ec 1B6A     		ldr	r3, [r3, #32]
 1923 00ee 23F07002 		bic	r2, r3, #112
 1924 00f2 7B68     		ldr	r3, [r7, #4]
 1925 00f4 DB69     		ldr	r3, [r3, #28]
 1926 00f6 5349     		ldr	r1, .L131+4
 1927 00f8 1343     		orrs	r3, r3, r2
 1928 00fa 0B62     		str	r3, [r1, #32]
 1929              	.L116:
 998:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     }
 999:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** #else
1000:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     if((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE))
1001:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     {
1002:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
1003:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       MODIFY_REG(RCC->SRDCFGR, RCC_SRDCFGR_SRDPPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
1004:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     }
1005:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** #endif
1006:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   }
1007:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
1008:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****    /*-------------------------- HCLK Configuration --------------------------*/
1009:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 1930              		.loc 1 1009 25
 1931 00fc 7B68     		ldr	r3, [r7, #4]
 1932 00fe 1B68     		ldr	r3, [r3]
 1933              		.loc 1 1009 38
 1934 0100 03F00203 		and	r3, r3, #2
 1935              		.loc 1 1009 5
 1936 0104 002B     		cmp	r3, #0
 1937 0106 10D0     		beq	.L117
1010:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   {
1011:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** #if defined (RCC_D1CFGR_HPRE)
1012:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     if((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 1938              		.loc 1 1012 26
 1939 0108 7B68     		ldr	r3, [r7, #4]
 1940 010a DA68     		ldr	r2, [r3, #12]
 1941              		.loc 1 1012 49
 1942 010c 4D4B     		ldr	r3, .L131+4
 1943 010e 9B69     		ldr	r3, [r3, #24]
 1944              		.loc 1 1012 58
 1945 0110 03F00F03 		and	r3, r3, #15
 1946              		.loc 1 1012 7
 1947 0114 9A42     		cmp	r2, r3
 1948 0116 08D9     		bls	.L117
1013:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     {
1014:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       /* Set the new HCLK clock divider */
1015:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
1016:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 1949              		.loc 1 1016 7
 1950 0118 4A4B     		ldr	r3, .L131+4
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccmqDRol.s 			page 54


 1951 011a 9B69     		ldr	r3, [r3, #24]
 1952 011c 23F00F02 		bic	r2, r3, #15
 1953 0120 7B68     		ldr	r3, [r7, #4]
 1954 0122 DB68     		ldr	r3, [r3, #12]
 1955 0124 4749     		ldr	r1, .L131+4
 1956 0126 1343     		orrs	r3, r3, r2
 1957 0128 8B61     		str	r3, [r1, #24]
 1958              	.L117:
1017:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     }
1018:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** #else
1019:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         if((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->CDCFGR1 & RCC_CDCFGR1_HPRE))
1020:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     {
1021:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       /* Set the new HCLK clock divider */
1022:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
1023:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
1024:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     }
1025:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** #endif
1026:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   }
1027:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
1028:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     /*------------------------- SYSCLK Configuration -------------------------*/
1029:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 1959              		.loc 1 1029 27
 1960 012a 7B68     		ldr	r3, [r7, #4]
 1961 012c 1B68     		ldr	r3, [r3]
 1962              		.loc 1 1029 40
 1963 012e 03F00103 		and	r3, r3, #1
 1964              		.loc 1 1029 7
 1965 0132 002B     		cmp	r3, #0
 1966 0134 55D0     		beq	.L118
1030:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     {
1031:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
1032:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
1033:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** #if defined(RCC_D1CFGR_D1CPRE)
1034:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 1967              		.loc 1 1034 7
 1968 0136 434B     		ldr	r3, .L131+4
 1969 0138 9B69     		ldr	r3, [r3, #24]
 1970 013a 23F47062 		bic	r2, r3, #3840
 1971 013e 7B68     		ldr	r3, [r7, #4]
 1972 0140 9B68     		ldr	r3, [r3, #8]
 1973 0142 4049     		ldr	r1, .L131+4
 1974 0144 1343     		orrs	r3, r3, r2
 1975 0146 8B61     		str	r3, [r1, #24]
1035:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** #else
1036:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
1037:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** #endif
1038:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       /* HSE is selected as System Clock Source */
1039:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 1976              		.loc 1 1039 27
 1977 0148 7B68     		ldr	r3, [r7, #4]
 1978 014a 5B68     		ldr	r3, [r3, #4]
 1979              		.loc 1 1039 9
 1980 014c 022B     		cmp	r3, #2
 1981 014e 07D1     		bne	.L119
1040:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       {
1041:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         /* Check the HSE ready flag */
1042:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccmqDRol.s 			page 55


 1982              		.loc 1 1042 12
 1983 0150 3C4B     		ldr	r3, .L131+4
 1984 0152 1B68     		ldr	r3, [r3]
 1985 0154 03F40033 		and	r3, r3, #131072
 1986              		.loc 1 1042 11
 1987 0158 002B     		cmp	r3, #0
 1988 015a 21D1     		bne	.L120
1043:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         {
1044:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****           return HAL_ERROR;
 1989              		.loc 1 1044 18
 1990 015c 0123     		movs	r3, #1
 1991 015e F6E0     		b	.L111
 1992              	.L119:
1045:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         }
1046:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       }
1047:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       /* PLL is selected as System Clock Source */
1048:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 1993              		.loc 1 1048 32
 1994 0160 7B68     		ldr	r3, [r7, #4]
 1995 0162 5B68     		ldr	r3, [r3, #4]
 1996              		.loc 1 1048 14
 1997 0164 032B     		cmp	r3, #3
 1998 0166 07D1     		bne	.L121
1049:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       {
1050:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         /* Check the PLL ready flag */
1051:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 1999              		.loc 1 1051 12
 2000 0168 364B     		ldr	r3, .L131+4
 2001 016a 1B68     		ldr	r3, [r3]
 2002 016c 03F00073 		and	r3, r3, #33554432
 2003              		.loc 1 1051 11
 2004 0170 002B     		cmp	r3, #0
 2005 0172 15D1     		bne	.L120
1052:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         {
1053:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****           return HAL_ERROR;
 2006              		.loc 1 1053 18
 2007 0174 0123     		movs	r3, #1
 2008 0176 EAE0     		b	.L111
 2009              	.L121:
1054:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         }
1055:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       }
1056:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       /* CSI is selected as System Clock Source */
1057:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 2010              		.loc 1 1057 32
 2011 0178 7B68     		ldr	r3, [r7, #4]
 2012 017a 5B68     		ldr	r3, [r3, #4]
 2013              		.loc 1 1057 14
 2014 017c 012B     		cmp	r3, #1
 2015 017e 07D1     		bne	.L122
1058:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       {
1059:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         /* Check the PLL ready flag */
1060:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         if(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 2016              		.loc 1 1060 12
 2017 0180 304B     		ldr	r3, .L131+4
 2018 0182 1B68     		ldr	r3, [r3]
 2019 0184 03F48073 		and	r3, r3, #256
 2020              		.loc 1 1060 11
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccmqDRol.s 			page 56


 2021 0188 002B     		cmp	r3, #0
 2022 018a 09D1     		bne	.L120
1061:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         {
1062:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****           return HAL_ERROR;
 2023              		.loc 1 1062 18
 2024 018c 0123     		movs	r3, #1
 2025 018e DEE0     		b	.L111
 2026              	.L122:
1063:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         }
1064:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       }
1065:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       /* HSI is selected as System Clock Source */
1066:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       else
1067:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       {
1068:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         /* Check the HSI ready flag */
1069:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 2027              		.loc 1 1069 12
 2028 0190 2C4B     		ldr	r3, .L131+4
 2029 0192 1B68     		ldr	r3, [r3]
 2030 0194 03F00403 		and	r3, r3, #4
 2031              		.loc 1 1069 11
 2032 0198 002B     		cmp	r3, #0
 2033 019a 01D1     		bne	.L120
1070:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         {
1071:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****           return HAL_ERROR;
 2034              		.loc 1 1071 18
 2035 019c 0123     		movs	r3, #1
 2036 019e D6E0     		b	.L111
 2037              	.L120:
1072:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         }
1073:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       }
1074:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 2038              		.loc 1 1074 7
 2039 01a0 284B     		ldr	r3, .L131+4
 2040 01a2 1B69     		ldr	r3, [r3, #16]
 2041 01a4 23F00702 		bic	r2, r3, #7
 2042 01a8 7B68     		ldr	r3, [r7, #4]
 2043 01aa 5B68     		ldr	r3, [r3, #4]
 2044 01ac 2549     		ldr	r1, .L131+4
 2045 01ae 1343     		orrs	r3, r3, r2
 2046 01b0 0B61     		str	r3, [r1, #16]
1075:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
1076:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       /* Get Start Tick*/
1077:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 2047              		.loc 1 1077 19
 2048 01b2 FFF7FEFF 		bl	HAL_GetTick
 2049 01b6 7861     		str	r0, [r7, #20]
1078:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
1079:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_P
 2050              		.loc 1 1079 15
 2051 01b8 0AE0     		b	.L123
 2052              	.L124:
1080:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         {
1081:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 2053              		.loc 1 1081 15
 2054 01ba FFF7FEFF 		bl	HAL_GetTick
 2055 01be 0246     		mov	r2, r0
 2056              		.loc 1 1081 29
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccmqDRol.s 			page 57


 2057 01c0 7B69     		ldr	r3, [r7, #20]
 2058 01c2 D31A     		subs	r3, r2, r3
 2059              		.loc 1 1081 13
 2060 01c4 41F28832 		movw	r2, #5000
 2061 01c8 9342     		cmp	r3, r2
 2062 01ca 01D9     		bls	.L123
1082:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****           {
1083:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****             return HAL_TIMEOUT;
 2063              		.loc 1 1083 20
 2064 01cc 0323     		movs	r3, #3
 2065 01ce BEE0     		b	.L111
 2066              	.L123:
1079:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         {
 2067              		.loc 1 1079 16
 2068 01d0 1C4B     		ldr	r3, .L131+4
 2069 01d2 1B69     		ldr	r3, [r3, #16]
 2070 01d4 03F03802 		and	r2, r3, #56
1079:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         {
 2071              		.loc 1 1079 68
 2072 01d8 7B68     		ldr	r3, [r7, #4]
 2073 01da 5B68     		ldr	r3, [r3, #4]
1079:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         {
 2074              		.loc 1 1079 83
 2075 01dc DB00     		lsls	r3, r3, #3
1079:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         {
 2076              		.loc 1 1079 15
 2077 01de 9A42     		cmp	r2, r3
 2078 01e0 EBD1     		bne	.L124
 2079              	.L118:
1084:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****           }
1085:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         }
1086:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
1087:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     }
1088:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
1089:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     /* Decreasing the BUS frequency divider */
1090:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****    /*-------------------------- HCLK Configuration --------------------------*/
1091:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 2080              		.loc 1 1091 25
 2081 01e2 7B68     		ldr	r3, [r7, #4]
 2082 01e4 1B68     		ldr	r3, [r3]
 2083              		.loc 1 1091 38
 2084 01e6 03F00203 		and	r3, r3, #2
 2085              		.loc 1 1091 5
 2086 01ea 002B     		cmp	r3, #0
 2087 01ec 10D0     		beq	.L125
1092:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   {
1093:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** #if defined(RCC_D1CFGR_HPRE)
1094:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     if((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 2088              		.loc 1 1094 26
 2089 01ee 7B68     		ldr	r3, [r7, #4]
 2090 01f0 DA68     		ldr	r2, [r3, #12]
 2091              		.loc 1 1094 49
 2092 01f2 144B     		ldr	r3, .L131+4
 2093 01f4 9B69     		ldr	r3, [r3, #24]
 2094              		.loc 1 1094 58
 2095 01f6 03F00F03 		and	r3, r3, #15
 2096              		.loc 1 1094 7
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccmqDRol.s 			page 58


 2097 01fa 9A42     		cmp	r2, r3
 2098 01fc 08D2     		bcs	.L125
1095:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     {
1096:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       /* Set the new HCLK clock divider */
1097:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
1098:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 2099              		.loc 1 1098 7
 2100 01fe 114B     		ldr	r3, .L131+4
 2101 0200 9B69     		ldr	r3, [r3, #24]
 2102 0202 23F00F02 		bic	r2, r3, #15
 2103 0206 7B68     		ldr	r3, [r7, #4]
 2104 0208 DB68     		ldr	r3, [r3, #12]
 2105 020a 0E49     		ldr	r1, .L131+4
 2106 020c 1343     		orrs	r3, r3, r2
 2107 020e 8B61     		str	r3, [r1, #24]
 2108              	.L125:
1099:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     }
1100:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** #else
1101:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     if((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->CDCFGR1 & RCC_CDCFGR1_HPRE))
1102:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     {
1103:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       /* Set the new HCLK clock divider */
1104:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
1105:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
1106:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     }
1107:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** #endif
1108:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   }
1109:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
1110:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   /* Decreasing the number of wait states because of lower CPU frequency */
1111:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   if(FLatency < __HAL_FLASH_GET_LATENCY())
 2109              		.loc 1 1111 17
 2110 0210 0B4B     		ldr	r3, .L131
 2111 0212 1B68     		ldr	r3, [r3]
 2112 0214 03F00F03 		and	r3, r3, #15
 2113              		.loc 1 1111 5
 2114 0218 3A68     		ldr	r2, [r7]
 2115 021a 9A42     		cmp	r2, r3
 2116 021c 14D2     		bcs	.L126
1112:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   {
1113:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
1114:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     __HAL_FLASH_SET_LATENCY(FLatency);
 2117              		.loc 1 1114 5
 2118 021e 084B     		ldr	r3, .L131
 2119 0220 1B68     		ldr	r3, [r3]
 2120 0222 23F00F02 		bic	r2, r3, #15
 2121 0226 0649     		ldr	r1, .L131
 2122 0228 3B68     		ldr	r3, [r7]
 2123 022a 1343     		orrs	r3, r3, r2
 2124 022c 0B60     		str	r3, [r1]
1115:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
1116:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     /* Check that the new number of wait states is taken into account to access the Flash
1117:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     memory by reading the FLASH_ACR register */
1118:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     if(__HAL_FLASH_GET_LATENCY() != FLatency)
 2125              		.loc 1 1118 8
 2126 022e 044B     		ldr	r3, .L131
 2127 0230 1B68     		ldr	r3, [r3]
 2128 0232 03F00F03 		and	r3, r3, #15
 2129              		.loc 1 1118 7
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccmqDRol.s 			page 59


 2130 0236 3A68     		ldr	r2, [r7]
 2131 0238 9A42     		cmp	r2, r3
 2132 023a 05D0     		beq	.L126
1119:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     {
1120:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       return HAL_ERROR;
 2133              		.loc 1 1120 14
 2134 023c 0123     		movs	r3, #1
 2135 023e 86E0     		b	.L111
 2136              	.L132:
 2137              		.align	2
 2138              	.L131:
 2139 0240 00200052 		.word	1375739904
 2140 0244 00440258 		.word	1476543488
 2141              	.L126:
1121:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     }
1122:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****  }
1123:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
1124:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
1125:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 2142              		.loc 1 1125 24
 2143 0248 7B68     		ldr	r3, [r7, #4]
 2144 024a 1B68     		ldr	r3, [r3]
 2145              		.loc 1 1125 37
 2146 024c 03F00403 		and	r3, r3, #4
 2147              		.loc 1 1125 4
 2148 0250 002B     		cmp	r3, #0
 2149 0252 10D0     		beq	.L127
1126:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****  {
1127:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** #if defined(RCC_D1CFGR_D1PPRE)
1128:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****    if((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 2150              		.loc 1 1128 25
 2151 0254 7B68     		ldr	r3, [r7, #4]
 2152 0256 1A69     		ldr	r2, [r3, #16]
 2153              		.loc 1 1128 49
 2154 0258 3F4B     		ldr	r3, .L133
 2155 025a 9B69     		ldr	r3, [r3, #24]
 2156              		.loc 1 1128 58
 2157 025c 03F07003 		and	r3, r3, #112
 2158              		.loc 1 1128 6
 2159 0260 9A42     		cmp	r2, r3
 2160 0262 08D2     		bcs	.L127
1129:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****    {
1130:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
1131:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 2161              		.loc 1 1131 6
 2162 0264 3C4B     		ldr	r3, .L133
 2163 0266 9B69     		ldr	r3, [r3, #24]
 2164 0268 23F07002 		bic	r2, r3, #112
 2165 026c 7B68     		ldr	r3, [r7, #4]
 2166 026e 1B69     		ldr	r3, [r3, #16]
 2167 0270 3949     		ldr	r1, .L133
 2168 0272 1343     		orrs	r3, r3, r2
 2169 0274 8B61     		str	r3, [r1, #24]
 2170              	.L127:
1132:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****    }
1133:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** #else
1134:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****    if((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->CDCFGR1 & RCC_CDCFGR1_CDPPRE))
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccmqDRol.s 			page 60


1135:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****    {
1136:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****      assert_param(IS_RCC_CDPCLK1(RCC_ClkInitStruct->APB3CLKDivider));
1137:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDPPRE, RCC_ClkInitStruct->APB3CLKDivider);
1138:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****    }
1139:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** #endif
1140:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****  }
1141:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
1142:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   /*-------------------------- PCLK1 Configuration ---------------------------*/
1143:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 2171              		.loc 1 1143 24
 2172 0276 7B68     		ldr	r3, [r7, #4]
 2173 0278 1B68     		ldr	r3, [r3]
 2174              		.loc 1 1143 37
 2175 027a 03F00803 		and	r3, r3, #8
 2176              		.loc 1 1143 4
 2177 027e 002B     		cmp	r3, #0
 2178 0280 10D0     		beq	.L128
1144:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****  {
1145:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** #if defined(RCC_D2CFGR_D2PPRE1)
1146:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****    if((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 2179              		.loc 1 1146 25
 2180 0282 7B68     		ldr	r3, [r7, #4]
 2181 0284 5A69     		ldr	r2, [r3, #20]
 2182              		.loc 1 1146 49
 2183 0286 344B     		ldr	r3, .L133
 2184 0288 DB69     		ldr	r3, [r3, #28]
 2185              		.loc 1 1146 58
 2186 028a 03F07003 		and	r3, r3, #112
 2187              		.loc 1 1146 6
 2188 028e 9A42     		cmp	r2, r3
 2189 0290 08D2     		bcs	.L128
1147:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****    {
1148:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
1149:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 2190              		.loc 1 1149 6
 2191 0292 314B     		ldr	r3, .L133
 2192 0294 DB69     		ldr	r3, [r3, #28]
 2193 0296 23F07002 		bic	r2, r3, #112
 2194 029a 7B68     		ldr	r3, [r7, #4]
 2195 029c 5B69     		ldr	r3, [r3, #20]
 2196 029e 2E49     		ldr	r1, .L133
 2197 02a0 1343     		orrs	r3, r3, r2
 2198 02a2 CB61     		str	r3, [r1, #28]
 2199              	.L128:
1150:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****    }
1151:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** #else
1152:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****    if((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1))
1153:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****    {
1154:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
1155:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
1156:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****    }
1157:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** #endif
1158:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****  }
1159:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
1160:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   /*-------------------------- PCLK2 Configuration ---------------------------*/
1161:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 2200              		.loc 1 1161 24
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccmqDRol.s 			page 61


 2201 02a4 7B68     		ldr	r3, [r7, #4]
 2202 02a6 1B68     		ldr	r3, [r3]
 2203              		.loc 1 1161 37
 2204 02a8 03F01003 		and	r3, r3, #16
 2205              		.loc 1 1161 4
 2206 02ac 002B     		cmp	r3, #0
 2207 02ae 10D0     		beq	.L129
1162:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****  {
1163:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** #if defined (RCC_D2CFGR_D2PPRE2)
1164:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****    if((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 2208              		.loc 1 1164 25
 2209 02b0 7B68     		ldr	r3, [r7, #4]
 2210 02b2 9A69     		ldr	r2, [r3, #24]
 2211              		.loc 1 1164 49
 2212 02b4 284B     		ldr	r3, .L133
 2213 02b6 DB69     		ldr	r3, [r3, #28]
 2214              		.loc 1 1164 58
 2215 02b8 03F4E063 		and	r3, r3, #1792
 2216              		.loc 1 1164 6
 2217 02bc 9A42     		cmp	r2, r3
 2218 02be 08D2     		bcs	.L129
1165:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****    {
1166:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
1167:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 2219              		.loc 1 1167 6
 2220 02c0 254B     		ldr	r3, .L133
 2221 02c2 DB69     		ldr	r3, [r3, #28]
 2222 02c4 23F4E062 		bic	r2, r3, #1792
 2223 02c8 7B68     		ldr	r3, [r7, #4]
 2224 02ca 9B69     		ldr	r3, [r3, #24]
 2225 02cc 2249     		ldr	r1, .L133
 2226 02ce 1343     		orrs	r3, r3, r2
 2227 02d0 CB61     		str	r3, [r1, #28]
 2228              	.L129:
1168:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****    }
1169:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** #else
1170:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****    if((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2))
1171:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****    {
1172:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
1173:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
1174:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****    }
1175:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** #endif
1176:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****  }
1177:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
1178:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
1179:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 2229              		.loc 1 1179 24
 2230 02d2 7B68     		ldr	r3, [r7, #4]
 2231 02d4 1B68     		ldr	r3, [r3]
 2232              		.loc 1 1179 37
 2233 02d6 03F02003 		and	r3, r3, #32
 2234              		.loc 1 1179 4
 2235 02da 002B     		cmp	r3, #0
 2236 02dc 10D0     		beq	.L130
1180:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****  {
1181:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** #if defined(RCC_D3CFGR_D3PPRE)
1182:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****    if((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccmqDRol.s 			page 62


 2237              		.loc 1 1182 25
 2238 02de 7B68     		ldr	r3, [r7, #4]
 2239 02e0 DA69     		ldr	r2, [r3, #28]
 2240              		.loc 1 1182 49
 2241 02e2 1D4B     		ldr	r3, .L133
 2242 02e4 1B6A     		ldr	r3, [r3, #32]
 2243              		.loc 1 1182 58
 2244 02e6 03F07003 		and	r3, r3, #112
 2245              		.loc 1 1182 6
 2246 02ea 9A42     		cmp	r2, r3
 2247 02ec 08D2     		bcs	.L130
1183:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****    {
1184:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
1185:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 2248              		.loc 1 1185 6
 2249 02ee 1A4B     		ldr	r3, .L133
 2250 02f0 1B6A     		ldr	r3, [r3, #32]
 2251 02f2 23F07002 		bic	r2, r3, #112
 2252 02f6 7B68     		ldr	r3, [r7, #4]
 2253 02f8 DB69     		ldr	r3, [r3, #28]
 2254 02fa 1749     		ldr	r1, .L133
 2255 02fc 1343     		orrs	r3, r3, r2
 2256 02fe 0B62     		str	r3, [r1, #32]
 2257              	.L130:
1186:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****    }
1187:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** #else
1188:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****    if((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE))
1189:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****    {
1190:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****      assert_param(IS_RCC_SRDPCLK1(RCC_ClkInitStruct->APB4CLKDivider));
1191:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****      MODIFY_REG(RCC->SRDCFGR, RCC_SRDCFGR_SRDPPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
1192:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****    }
1193:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** #endif
1194:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****  }
1195:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
1196:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   /* Update the SystemCoreClock global variable */
1197:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** #if defined(RCC_D1CFGR_D1CPRE)
1198:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D
 2258              		.loc 1 1198 25
 2259 0300 FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 2260 0304 0246     		mov	r2, r0
 2261              		.loc 1 1198 77
 2262 0306 144B     		ldr	r3, .L133
 2263 0308 9B69     		ldr	r3, [r3, #24]
 2264              		.loc 1 1198 106
 2265 030a 1B0A     		lsrs	r3, r3, #8
 2266 030c 03F00F03 		and	r3, r3, #15
 2267              		.loc 1 1198 72
 2268 0310 1249     		ldr	r1, .L133+4
 2269 0312 CB5C     		ldrb	r3, [r1, r3]	@ zero_extendqisi2
 2270              		.loc 1 1198 133
 2271 0314 03F01F03 		and	r3, r3, #31
 2272              		.loc 1 1198 23
 2273 0318 22FA03F3 		lsr	r3, r2, r3
 2274 031c 3B61     		str	r3, [r7, #16]
1199:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** #else
1200:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1
1201:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** #endif
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccmqDRol.s 			page 63


1202:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
1203:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** #if defined(RCC_D1CFGR_HPRE)
1204:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_
 2275              		.loc 1 1204 66
 2276 031e 0E4B     		ldr	r3, .L133
 2277 0320 9B69     		ldr	r3, [r3, #24]
 2278              		.loc 1 1204 93
 2279 0322 03F00F03 		and	r3, r3, #15
 2280              		.loc 1 1204 61
 2281 0326 0D4A     		ldr	r2, .L133+4
 2282 0328 D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
 2283              		.loc 1 1204 118
 2284 032a 03F01F03 		and	r3, r3, #31
 2285              		.loc 1 1204 40
 2286 032e 3A69     		ldr	r2, [r7, #16]
 2287 0330 22FA03F3 		lsr	r3, r2, r3
 2288              		.loc 1 1204 17
 2289 0334 0A4A     		ldr	r2, .L133+8
 2290 0336 1360     		str	r3, [r2]
1205:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** #else
1206:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RC
1207:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** #endif
1208:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
1209:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** #if defined(DUAL_CORE) && defined(CORE_CM4)
1210:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   SystemCoreClock = SystemD2Clock;
1211:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** #else
1212:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   SystemCoreClock = common_system_clock;
 2291              		.loc 1 1212 19
 2292 0338 0A4A     		ldr	r2, .L133+12
 2293 033a 3B69     		ldr	r3, [r7, #16]
 2294 033c 1360     		str	r3, [r2]
1213:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** #endif /* DUAL_CORE && CORE_CM4 */
1214:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
1215:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   /* Configure the source of time base considering new system clocks settings*/
1216:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   halstatus = HAL_InitTick (uwTickPrio);
 2295              		.loc 1 1216 15
 2296 033e 0A4B     		ldr	r3, .L133+16
 2297 0340 1B68     		ldr	r3, [r3]
 2298 0342 1846     		mov	r0, r3
 2299 0344 FFF7FEFF 		bl	HAL_InitTick
 2300 0348 0346     		mov	r3, r0
 2301 034a FB73     		strb	r3, [r7, #15]
1217:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
1218:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   return halstatus;
 2302              		.loc 1 1218 10
 2303 034c FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 2304              	.L111:
1219:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** }
 2305              		.loc 1 1219 1
 2306 034e 1846     		mov	r0, r3
 2307 0350 1837     		adds	r7, r7, #24
 2308              	.LCFI13:
 2309              		.cfi_def_cfa_offset 8
 2310 0352 BD46     		mov	sp, r7
 2311              	.LCFI14:
 2312              		.cfi_def_cfa_register 13
 2313              		@ sp needed
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccmqDRol.s 			page 64


 2314 0354 80BD     		pop	{r7, pc}
 2315              	.L134:
 2316 0356 00BF     		.align	2
 2317              	.L133:
 2318 0358 00440258 		.word	1476543488
 2319 035c 00000000 		.word	D1CorePrescTable
 2320 0360 00000000 		.word	SystemD2Clock
 2321 0364 00000000 		.word	SystemCoreClock
 2322 0368 00000000 		.word	uwTickPrio
 2323              		.cfi_endproc
 2324              	.LFE335:
 2326              		.section	.text.HAL_RCC_MCOConfig,"ax",%progbits
 2327              		.align	1
 2328              		.global	HAL_RCC_MCOConfig
 2329              		.syntax unified
 2330              		.thumb
 2331              		.thumb_func
 2333              	HAL_RCC_MCOConfig:
 2334              	.LFB336:
1220:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
1221:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** /**
1222:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   * @}
1223:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   */
1224:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
1225:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** /** @defgroup RCC_Group2 Peripheral Control functions
1226:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****  *  @brief   RCC clocks control functions
1227:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****  *
1228:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** @verbatim
1229:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****  ===============================================================================
1230:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****                       ##### Peripheral Control functions #####
1231:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****  ===============================================================================
1232:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     [..]
1233:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     This subsection provides a set of functions allowing to control the RCC Clocks
1234:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     frequencies.
1235:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
1236:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** @endverbatim
1237:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   * @{
1238:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   */
1239:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
1240:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** /**
1241:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   * @brief  Selects the clock source to output on MCO1 pin(PA8) or on MCO2 pin(PC9).
1242:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   * @note   PA8/PC9 should be configured in alternate function mode.
1243:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   * @param  RCC_MCOx: specifies the output direction for the clock source.
1244:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   *          This parameter can be one of the following values:
1245:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   *            @arg RCC_MCO1: Clock source to output on MCO1 pin(PA8).
1246:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   *            @arg RCC_MCO2: Clock source to output on MCO2 pin(PC9).
1247:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   * @param  RCC_MCOSource: specifies the clock source to output.
1248:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   *          This parameter can be one of the following values:
1249:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   *            @arg RCC_MCO1SOURCE_HSI: HSI clock selected as MCO1 source
1250:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   *            @arg RCC_MCO1SOURCE_LSE: LSE clock selected as MCO1 source
1251:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   *            @arg RCC_MCO1SOURCE_HSE: HSE clock selected as MCO1 source
1252:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   *            @arg RCC_MCO1SOURCE_PLL1QCLK:  PLL1Q clock selected as MCO1 source
1253:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   *            @arg RCC_MCO1SOURCE_HSI48: HSI48 (48MHZ) selected as MCO1 source
1254:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   *            @arg RCC_MCO2SOURCE_SYSCLK: System clock (SYSCLK) selected as MCO2 source
1255:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   *            @arg RCC_MCO2SOURCE_PLL2PCLK: PLL2P clock selected as MCO2 source
1256:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   *            @arg RCC_MCO2SOURCE_HSE: HSE clock selected as MCO2 source
1257:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   *            @arg RCC_MCO2SOURCE_PLLCLK:  PLL1P clock selected as MCO2 source
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccmqDRol.s 			page 65


1258:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   *            @arg RCC_MCO2SOURCE_CSICLK:  CSI clock selected as MCO2 source
1259:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   *            @arg RCC_MCO2SOURCE_LSICLK:  LSI clock selected as MCO2 source
1260:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   * @param  RCC_MCODiv: specifies the MCOx pre-scaler.
1261:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   *          This parameter can be one of the following values:
1262:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   *            @arg RCC_MCODIV_1 up to RCC_MCODIV_15  : divider applied to MCOx clock
1263:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   * @retval None
1264:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   */
1265:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
1266:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** {
 2335              		.loc 1 1266 1
 2336              		.cfi_startproc
 2337              		@ args = 0, pretend = 0, frame = 48
 2338              		@ frame_needed = 1, uses_anonymous_args = 0
 2339 0000 80B5     		push	{r7, lr}
 2340              	.LCFI15:
 2341              		.cfi_def_cfa_offset 8
 2342              		.cfi_offset 7, -8
 2343              		.cfi_offset 14, -4
 2344 0002 8CB0     		sub	sp, sp, #48
 2345              	.LCFI16:
 2346              		.cfi_def_cfa_offset 56
 2347 0004 00AF     		add	r7, sp, #0
 2348              	.LCFI17:
 2349              		.cfi_def_cfa_register 7
 2350 0006 F860     		str	r0, [r7, #12]
 2351 0008 B960     		str	r1, [r7, #8]
 2352 000a 7A60     		str	r2, [r7, #4]
1267:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   GPIO_InitTypeDef GPIO_InitStruct;
1268:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   /* Check the parameters */
1269:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   assert_param(IS_RCC_MCO(RCC_MCOx));
1270:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   assert_param(IS_RCC_MCODIV(RCC_MCODiv));
1271:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   /* RCC_MCO1 */
1272:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   if(RCC_MCOx == RCC_MCO1)
 2353              		.loc 1 1272 5
 2354 000c FB68     		ldr	r3, [r7, #12]
 2355 000e 002B     		cmp	r3, #0
 2356 0010 2AD1     		bne	.L136
 2357              	.LBB5:
1273:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   {
1274:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     assert_param(IS_RCC_MCO1SOURCE(RCC_MCOSource));
1275:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
1276:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     /* MCO1 Clock Enable */
1277:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     MCO1_CLK_ENABLE();
 2358              		.loc 1 1277 5
 2359 0012 2D4B     		ldr	r3, .L139
 2360 0014 D3F8E030 		ldr	r3, [r3, #224]
 2361 0018 2B4A     		ldr	r2, .L139
 2362 001a 43F00103 		orr	r3, r3, #1
 2363 001e C2F8E030 		str	r3, [r2, #224]
 2364 0022 294B     		ldr	r3, .L139
 2365 0024 D3F8E030 		ldr	r3, [r3, #224]
 2366 0028 03F00103 		and	r3, r3, #1
 2367 002c BB61     		str	r3, [r7, #24]
 2368 002e BB69     		ldr	r3, [r7, #24]
 2369              	.LBE5:
1278:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
1279:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     /* Configure the MCO1 pin in alternate function mode */
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccmqDRol.s 			page 66


1280:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     GPIO_InitStruct.Pin = MCO1_PIN;
 2370              		.loc 1 1280 25
 2371 0030 4FF48073 		mov	r3, #256
 2372 0034 FB61     		str	r3, [r7, #28]
1281:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 2373              		.loc 1 1281 26
 2374 0036 0223     		movs	r3, #2
 2375 0038 3B62     		str	r3, [r7, #32]
1282:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 2376              		.loc 1 1282 27
 2377 003a 0323     		movs	r3, #3
 2378 003c BB62     		str	r3, [r7, #40]
1283:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 2379              		.loc 1 1283 26
 2380 003e 0023     		movs	r3, #0
 2381 0040 7B62     		str	r3, [r7, #36]
1284:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 2382              		.loc 1 1284 31
 2383 0042 0023     		movs	r3, #0
 2384 0044 FB62     		str	r3, [r7, #44]
1285:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct);
 2385              		.loc 1 1285 5
 2386 0046 07F11C03 		add	r3, r7, #28
 2387 004a 1946     		mov	r1, r3
 2388 004c 1F48     		ldr	r0, .L139+4
 2389 004e FFF7FEFF 		bl	HAL_GPIO_Init
1286:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
1287:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     /* Mask MCO1 and MCO1PRE[3:0] bits then Select MCO1 clock source and pre-scaler */
1288:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO1 | RCC_CFGR_MCO1PRE), (RCC_MCOSource | RCC_MCODiv));
 2390              		.loc 1 1288 5
 2391 0052 1D4B     		ldr	r3, .L139
 2392 0054 1B69     		ldr	r3, [r3, #16]
 2393 0056 23F0FE72 		bic	r2, r3, #33292288
 2394 005a B968     		ldr	r1, [r7, #8]
 2395 005c 7B68     		ldr	r3, [r7, #4]
 2396 005e 0B43     		orrs	r3, r3, r1
 2397 0060 1949     		ldr	r1, .L139
 2398 0062 1343     		orrs	r3, r3, r2
 2399 0064 0B61     		str	r3, [r1, #16]
1289:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   }
1290:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   else
1291:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   {
1292:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     assert_param(IS_RCC_MCO2SOURCE(RCC_MCOSource));
1293:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
1294:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     /* MCO2 Clock Enable */
1295:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     MCO2_CLK_ENABLE();
1296:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
1297:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     /* Configure the MCO2 pin in alternate function mode */
1298:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     GPIO_InitStruct.Pin = MCO2_PIN;
1299:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
1300:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
1301:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
1302:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
1303:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);
1304:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
1305:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     /* Mask MCO2 and MCO2PRE[3:0] bits then Select MCO2 clock source and pre-scaler */
1306:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO2 | RCC_CFGR_MCO2PRE), (RCC_MCOSource | (RCC_MCODiv << 7U)))
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccmqDRol.s 			page 67


1307:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   }
1308:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** }
 2400              		.loc 1 1308 1
 2401 0066 2AE0     		b	.L138
 2402              	.L136:
 2403              	.LBB6:
1295:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 2404              		.loc 1 1295 5
 2405 0068 174B     		ldr	r3, .L139
 2406 006a D3F8E030 		ldr	r3, [r3, #224]
 2407 006e 164A     		ldr	r2, .L139
 2408 0070 43F00403 		orr	r3, r3, #4
 2409 0074 C2F8E030 		str	r3, [r2, #224]
 2410 0078 134B     		ldr	r3, .L139
 2411 007a D3F8E030 		ldr	r3, [r3, #224]
 2412 007e 03F00403 		and	r3, r3, #4
 2413 0082 7B61     		str	r3, [r7, #20]
 2414 0084 7B69     		ldr	r3, [r7, #20]
 2415              	.LBE6:
1298:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 2416              		.loc 1 1298 25
 2417 0086 4FF40073 		mov	r3, #512
 2418 008a FB61     		str	r3, [r7, #28]
1299:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 2419              		.loc 1 1299 26
 2420 008c 0223     		movs	r3, #2
 2421 008e 3B62     		str	r3, [r7, #32]
1300:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 2422              		.loc 1 1300 27
 2423 0090 0323     		movs	r3, #3
 2424 0092 BB62     		str	r3, [r7, #40]
1301:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 2425              		.loc 1 1301 26
 2426 0094 0023     		movs	r3, #0
 2427 0096 7B62     		str	r3, [r7, #36]
1302:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);
 2428              		.loc 1 1302 31
 2429 0098 0023     		movs	r3, #0
 2430 009a FB62     		str	r3, [r7, #44]
1303:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 2431              		.loc 1 1303 5
 2432 009c 07F11C03 		add	r3, r7, #28
 2433 00a0 1946     		mov	r1, r3
 2434 00a2 0B48     		ldr	r0, .L139+8
 2435 00a4 FFF7FEFF 		bl	HAL_GPIO_Init
1306:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   }
 2436              		.loc 1 1306 5
 2437 00a8 074B     		ldr	r3, .L139
 2438 00aa 1B69     		ldr	r3, [r3, #16]
 2439 00ac 23F07E42 		bic	r2, r3, #-33554432
 2440 00b0 7B68     		ldr	r3, [r7, #4]
 2441 00b2 D901     		lsls	r1, r3, #7
 2442 00b4 BB68     		ldr	r3, [r7, #8]
 2443 00b6 0B43     		orrs	r3, r3, r1
 2444 00b8 0349     		ldr	r1, .L139
 2445 00ba 1343     		orrs	r3, r3, r2
 2446 00bc 0B61     		str	r3, [r1, #16]
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccmqDRol.s 			page 68


 2447              	.L138:
 2448              		.loc 1 1308 1
 2449 00be 00BF     		nop
 2450 00c0 3037     		adds	r7, r7, #48
 2451              	.LCFI18:
 2452              		.cfi_def_cfa_offset 8
 2453 00c2 BD46     		mov	sp, r7
 2454              	.LCFI19:
 2455              		.cfi_def_cfa_register 13
 2456              		@ sp needed
 2457 00c4 80BD     		pop	{r7, pc}
 2458              	.L140:
 2459 00c6 00BF     		.align	2
 2460              	.L139:
 2461 00c8 00440258 		.word	1476543488
 2462 00cc 00000258 		.word	1476526080
 2463 00d0 00080258 		.word	1476528128
 2464              		.cfi_endproc
 2465              	.LFE336:
 2467              		.section	.text.HAL_RCC_EnableCSS,"ax",%progbits
 2468              		.align	1
 2469              		.global	HAL_RCC_EnableCSS
 2470              		.syntax unified
 2471              		.thumb
 2472              		.thumb_func
 2474              	HAL_RCC_EnableCSS:
 2475              	.LFB337:
1309:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
1310:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** /**
1311:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   * @brief  Enables the Clock Security System.
1312:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   * @note   If a failure is detected on the HSE oscillator clock, this oscillator
1313:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   *         is automatically disabled and an interrupt is generated to inform the
1314:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   *         software about the failure (Clock Security System Interrupt, CSSI),
1315:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   *         allowing the MCU to perform rescue operations. The CSSI is linked to
1316:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   *         the Cortex-M NMI (Non-Mask-able Interrupt) exception vector.
1317:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   * @retval None
1318:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   */
1319:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** void HAL_RCC_EnableCSS(void)
1320:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** {
 2476              		.loc 1 1320 1
 2477              		.cfi_startproc
 2478              		@ args = 0, pretend = 0, frame = 0
 2479              		@ frame_needed = 1, uses_anonymous_args = 0
 2480              		@ link register save eliminated.
 2481 0000 80B4     		push	{r7}
 2482              	.LCFI20:
 2483              		.cfi_def_cfa_offset 4
 2484              		.cfi_offset 7, -4
 2485 0002 00AF     		add	r7, sp, #0
 2486              	.LCFI21:
 2487              		.cfi_def_cfa_register 7
1321:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   SET_BIT(RCC->CR, RCC_CR_CSSHSEON) ;
 2488              		.loc 1 1321 3
 2489 0004 054B     		ldr	r3, .L142
 2490 0006 1B68     		ldr	r3, [r3]
 2491 0008 044A     		ldr	r2, .L142
 2492 000a 43F40023 		orr	r3, r3, #524288
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccmqDRol.s 			page 69


 2493 000e 1360     		str	r3, [r2]
1322:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** }
 2494              		.loc 1 1322 1
 2495 0010 00BF     		nop
 2496 0012 BD46     		mov	sp, r7
 2497              	.LCFI22:
 2498              		.cfi_def_cfa_register 13
 2499              		@ sp needed
 2500 0014 5DF8047B 		ldr	r7, [sp], #4
 2501              	.LCFI23:
 2502              		.cfi_restore 7
 2503              		.cfi_def_cfa_offset 0
 2504 0018 7047     		bx	lr
 2505              	.L143:
 2506 001a 00BF     		.align	2
 2507              	.L142:
 2508 001c 00440258 		.word	1476543488
 2509              		.cfi_endproc
 2510              	.LFE337:
 2512              		.section	.text.HAL_RCC_DisableCSS,"ax",%progbits
 2513              		.align	1
 2514              		.global	HAL_RCC_DisableCSS
 2515              		.syntax unified
 2516              		.thumb
 2517              		.thumb_func
 2519              	HAL_RCC_DisableCSS:
 2520              	.LFB338:
1323:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
1324:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** /**
1325:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   * @brief  Disables the Clock Security System.
1326:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   * @retval None
1327:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   */
1328:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** void HAL_RCC_DisableCSS(void)
1329:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** {
 2521              		.loc 1 1329 1
 2522              		.cfi_startproc
 2523              		@ args = 0, pretend = 0, frame = 0
 2524              		@ frame_needed = 1, uses_anonymous_args = 0
 2525              		@ link register save eliminated.
 2526 0000 80B4     		push	{r7}
 2527              	.LCFI24:
 2528              		.cfi_def_cfa_offset 4
 2529              		.cfi_offset 7, -4
 2530 0002 00AF     		add	r7, sp, #0
 2531              	.LCFI25:
 2532              		.cfi_def_cfa_register 7
1330:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   CLEAR_BIT(RCC->CR, RCC_CR_CSSHSEON);
 2533              		.loc 1 1330 3
 2534 0004 054B     		ldr	r3, .L145
 2535 0006 1B68     		ldr	r3, [r3]
 2536 0008 044A     		ldr	r2, .L145
 2537 000a 23F40023 		bic	r3, r3, #524288
 2538 000e 1360     		str	r3, [r2]
1331:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** }
 2539              		.loc 1 1331 1
 2540 0010 00BF     		nop
 2541 0012 BD46     		mov	sp, r7
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccmqDRol.s 			page 70


 2542              	.LCFI26:
 2543              		.cfi_def_cfa_register 13
 2544              		@ sp needed
 2545 0014 5DF8047B 		ldr	r7, [sp], #4
 2546              	.LCFI27:
 2547              		.cfi_restore 7
 2548              		.cfi_def_cfa_offset 0
 2549 0018 7047     		bx	lr
 2550              	.L146:
 2551 001a 00BF     		.align	2
 2552              	.L145:
 2553 001c 00440258 		.word	1476543488
 2554              		.cfi_endproc
 2555              	.LFE338:
 2557              		.section	.text.HAL_RCC_GetSysClockFreq,"ax",%progbits
 2558              		.align	1
 2559              		.global	HAL_RCC_GetSysClockFreq
 2560              		.syntax unified
 2561              		.thumb
 2562              		.thumb_func
 2564              	HAL_RCC_GetSysClockFreq:
 2565              	.LFB339:
1332:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
1333:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** /**
1334:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   * @brief  Returns the SYSCLK frequency
1335:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   *
1336:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   * @note   The system frequency computed by this function is not the real
1337:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   *         frequency in the chip. It is calculated based on the predefined
1338:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   *         constant and the selected clock source:
1339:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   * @note     If SYSCLK source is CSI, function returns values based on CSI_VALUE(*)
1340:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   * @note     If SYSCLK source is HSI, function returns values based on HSI_VALUE(**)
1341:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   * @note     If SYSCLK source is HSE, function returns values based on HSE_VALUE(***)
1342:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   * @note     If SYSCLK source is PLL, function returns values based on CSI_VALUE(*),
1343:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   *           HSI_VALUE(**) or HSE_VALUE(***) multiplied/divided by the PLL factors.
1344:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   * @note     (*) CSI_VALUE is a constant defined in stm32h7xx_hal_conf.h file (default value
1345:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   *               4 MHz) but the real value may vary depending on the variations
1346:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   *               in voltage and temperature.
1347:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   * @note     (**) HSI_VALUE is a constant defined in stm32h7xx_hal_conf.h file (default value
1348:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   *               64 MHz) but the real value may vary depending on the variations
1349:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   *               in voltage and temperature.
1350:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   * @note     (***) HSE_VALUE is a constant defined in stm32h7xx_hal_conf.h file (default value
1351:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   *                25 MHz), user has to ensure that HSE_VALUE is same as the real
1352:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   *                frequency of the crystal used. Otherwise, this function may
1353:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   *                have wrong result.
1354:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   *
1355:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   * @note   The result of this function could be not correct when using fractional
1356:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   *         value for HSE crystal.
1357:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   *
1358:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   * @note   This function can be used by the user application to compute the
1359:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   *         baud rate for the communication peripherals or configure other parameters.
1360:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   *
1361:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   * @note   Each time SYSCLK changes, this function must be called to update the
1362:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   *         right SYSCLK value. Otherwise, any configuration based on this function will be incorre
1363:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   *
1364:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   *
1365:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   * @retval SYSCLK frequency
1366:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   */
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccmqDRol.s 			page 71


1367:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** uint32_t HAL_RCC_GetSysClockFreq(void)
1368:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** {
 2566              		.loc 1 1368 1
 2567              		.cfi_startproc
 2568              		@ args = 0, pretend = 0, frame = 32
 2569              		@ frame_needed = 1, uses_anonymous_args = 0
 2570              		@ link register save eliminated.
 2571 0000 80B4     		push	{r7}
 2572              	.LCFI28:
 2573              		.cfi_def_cfa_offset 4
 2574              		.cfi_offset 7, -4
 2575 0002 89B0     		sub	sp, sp, #36
 2576              	.LCFI29:
 2577              		.cfi_def_cfa_offset 40
 2578 0004 00AF     		add	r7, sp, #0
 2579              	.LCFI30:
 2580              		.cfi_def_cfa_register 7
1369:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   uint32_t pllp, pllsource, pllm, pllfracen, hsivalue;
1370:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   float_t fracn1, pllvco;
1371:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   uint32_t sysclockfreq;
1372:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
1373:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   /* Get SYSCLK source -------------------------------------------------------*/
1374:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
1375:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   switch (RCC->CFGR & RCC_CFGR_SWS)
 2581              		.loc 1 1375 14
 2582 0006 B34B     		ldr	r3, .L167
 2583 0008 1B69     		ldr	r3, [r3, #16]
 2584              		.loc 1 1375 21
 2585 000a 03F03803 		and	r3, r3, #56
 2586              		.loc 1 1375 3
 2587 000e 182B     		cmp	r3, #24
 2588 0010 00F25581 		bhi	.L148
 2589 0014 01A2     		adr	r2, .L150
 2590 0016 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 2591 001a 00BF     		.p2align 2
 2592              	.L150:
 2593 001c 81000000 		.word	.L153+1
 2594 0020 BF020000 		.word	.L148+1
 2595 0024 BF020000 		.word	.L148+1
 2596 0028 BF020000 		.word	.L148+1
 2597 002c BF020000 		.word	.L148+1
 2598 0030 BF020000 		.word	.L148+1
 2599 0034 BF020000 		.word	.L148+1
 2600 0038 BF020000 		.word	.L148+1
 2601 003c A7000000 		.word	.L152+1
 2602 0040 BF020000 		.word	.L148+1
 2603 0044 BF020000 		.word	.L148+1
 2604 0048 BF020000 		.word	.L148+1
 2605 004c BF020000 		.word	.L148+1
 2606 0050 BF020000 		.word	.L148+1
 2607 0054 BF020000 		.word	.L148+1
 2608 0058 BF020000 		.word	.L148+1
 2609 005c AD000000 		.word	.L151+1
 2610 0060 BF020000 		.word	.L148+1
 2611 0064 BF020000 		.word	.L148+1
 2612 0068 BF020000 		.word	.L148+1
 2613 006c BF020000 		.word	.L148+1
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccmqDRol.s 			page 72


 2614 0070 BF020000 		.word	.L148+1
 2615 0074 BF020000 		.word	.L148+1
 2616 0078 BF020000 		.word	.L148+1
 2617 007c B3000000 		.word	.L149+1
 2618              		.p2align 1
 2619              	.L153:
1376:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   {
1377:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
1378:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
1379:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****    if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 2620              		.loc 1 1379 8
 2621 0080 944B     		ldr	r3, .L167
 2622 0082 1B68     		ldr	r3, [r3]
 2623 0084 03F02003 		and	r3, r3, #32
 2624              		.loc 1 1379 7
 2625 0088 002B     		cmp	r3, #0
 2626 008a 09D0     		beq	.L154
1380:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       {
1381:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 2627              		.loc 1 1381 50
 2628 008c 914B     		ldr	r3, .L167
 2629 008e 1B68     		ldr	r3, [r3]
 2630              		.loc 1 1381 77
 2631 0090 DB08     		lsrs	r3, r3, #3
 2632 0092 03F00303 		and	r3, r3, #3
 2633              		.loc 1 1381 22
 2634 0096 904A     		ldr	r2, .L167+4
 2635 0098 22FA03F3 		lsr	r3, r2, r3
 2636 009c BB61     		str	r3, [r7, #24]
1382:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       }
1383:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       else
1384:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       {
1385:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         sysclockfreq = (uint32_t) HSI_VALUE;
1386:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       }
1387:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
1388:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     break;
 2637              		.loc 1 1388 5
 2638 009e 11E1     		b	.L156
 2639              	.L154:
1385:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       }
 2640              		.loc 1 1385 22
 2641 00a0 8D4B     		ldr	r3, .L167+4
 2642 00a2 BB61     		str	r3, [r7, #24]
 2643              		.loc 1 1388 5
 2644 00a4 0EE1     		b	.L156
 2645              	.L152:
1389:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
1390:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
1391:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     sysclockfreq = CSI_VALUE;
 2646              		.loc 1 1391 18
 2647 00a6 8D4B     		ldr	r3, .L167+8
 2648 00a8 BB61     		str	r3, [r7, #24]
1392:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     break;
 2649              		.loc 1 1392 5
 2650 00aa 0BE1     		b	.L156
 2651              	.L151:
1393:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccmqDRol.s 			page 73


1394:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
1395:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     sysclockfreq = HSE_VALUE;
 2652              		.loc 1 1395 18
 2653 00ac 8C4B     		ldr	r3, .L167+12
 2654 00ae BB61     		str	r3, [r7, #24]
1396:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     break;
 2655              		.loc 1 1396 5
 2656 00b0 08E1     		b	.L156
 2657              	.L149:
1397:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
1398:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */
1399:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
1400:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
1401:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     SYSCLK = PLL_VCO / PLLR
1402:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     */
1403:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 2658              		.loc 1 1403 21
 2659 00b2 884B     		ldr	r3, .L167
 2660 00b4 9B6A     		ldr	r3, [r3, #40]
 2661              		.loc 1 1403 15
 2662 00b6 03F00303 		and	r3, r3, #3
 2663 00ba 7B61     		str	r3, [r7, #20]
1404:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 2664              		.loc 1 1404 17
 2665 00bc 854B     		ldr	r3, .L167
 2666 00be 9B6A     		ldr	r3, [r3, #40]
 2667              		.loc 1 1404 51
 2668 00c0 1B09     		lsrs	r3, r3, #4
 2669              		.loc 1 1404 10
 2670 00c2 03F03F03 		and	r3, r3, #63
 2671 00c6 3B61     		str	r3, [r7, #16]
1405:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 2672              		.loc 1 1405 22
 2673 00c8 824B     		ldr	r3, .L167
 2674 00ca DB6A     		ldr	r3, [r3, #44]
 2675              		.loc 1 1405 15
 2676 00cc 03F00103 		and	r3, r3, #1
 2677 00d0 FB60     		str	r3, [r7, #12]
1406:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 2678              		.loc 1 1406 50
 2679 00d2 804B     		ldr	r3, .L167
 2680 00d4 5B6B     		ldr	r3, [r3, #52]
 2681              		.loc 1 1406 85
 2682 00d6 DB08     		lsrs	r3, r3, #3
 2683 00d8 C3F30C03 		ubfx	r3, r3, #0, #13
 2684              		.loc 1 1406 23
 2685 00dc FA68     		ldr	r2, [r7, #12]
 2686 00de 02FB03F3 		mul	r3, r2, r3
 2687              		.loc 1 1406 12
 2688 00e2 07EE903A 		vmov	s15, r3	@ int
 2689 00e6 F8EE677A 		vcvt.f32.u32	s15, s15
 2690 00ea C7ED027A 		vstr.32	s15, [r7, #8]
1407:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
1408:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     if (pllm != 0U)
 2691              		.loc 1 1408 8
 2692 00ee 3B69     		ldr	r3, [r7, #16]
 2693 00f0 002B     		cmp	r3, #0
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccmqDRol.s 			page 74


 2694 00f2 00F0E180 		beq	.L157
 2695 00f6 7B69     		ldr	r3, [r7, #20]
 2696 00f8 022B     		cmp	r3, #2
 2697 00fa 00F08380 		beq	.L158
 2698 00fe 7B69     		ldr	r3, [r7, #20]
 2699 0100 022B     		cmp	r3, #2
 2700 0102 00F2A180 		bhi	.L159
 2701 0106 7B69     		ldr	r3, [r7, #20]
 2702 0108 002B     		cmp	r3, #0
 2703 010a 03D0     		beq	.L160
 2704 010c 7B69     		ldr	r3, [r7, #20]
 2705 010e 012B     		cmp	r3, #1
 2706 0110 56D0     		beq	.L161
 2707 0112 99E0     		b	.L159
 2708              	.L160:
1409:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     {
1410:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       switch (pllsource)
1411:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       {
1412:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
1413:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
1414:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 2709              		.loc 1 1414 12
 2710 0114 6F4B     		ldr	r3, .L167
 2711 0116 1B68     		ldr	r3, [r3]
 2712 0118 03F02003 		and	r3, r3, #32
 2713              		.loc 1 1414 11
 2714 011c 002B     		cmp	r3, #0
 2715 011e 2DD0     		beq	.L162
1415:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         {
1416:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****           hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 2716              		.loc 1 1416 36
 2717 0120 6C4B     		ldr	r3, .L167
 2718 0122 1B68     		ldr	r3, [r3]
 2719              		.loc 1 1416 63
 2720 0124 DB08     		lsrs	r3, r3, #3
 2721 0126 03F00303 		and	r3, r3, #3
 2722              		.loc 1 1416 19
 2723 012a 6B4A     		ldr	r2, .L167+4
 2724 012c 22FA03F3 		lsr	r3, r2, r3
 2725 0130 7B60     		str	r3, [r7, #4]
1417:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****           pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_
 2726              		.loc 1 1417 22
 2727 0132 7B68     		ldr	r3, [r7, #4]
 2728 0134 07EE903A 		vmov	s15, r3	@ int
 2729 0138 F8EE676A 		vcvt.f32.u32	s13, s15
 2730              		.loc 1 1417 42
 2731 013c 3B69     		ldr	r3, [r7, #16]
 2732 013e 07EE903A 		vmov	s15, r3	@ int
 2733 0142 F8EE677A 		vcvt.f32.u32	s15, s15
 2734              		.loc 1 1417 40
 2735 0146 86EEA77A 		vdiv.f32	s14, s13, s15
 2736              		.loc 1 1417 83
 2737 014a 624B     		ldr	r3, .L167
 2738 014c 1B6B     		ldr	r3, [r3, #48]
 2739              		.loc 1 1417 69
 2740 014e C3F30803 		ubfx	r3, r3, #0, #9
 2741              		.loc 1 1417 60
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccmqDRol.s 			page 75


 2742 0152 07EE903A 		vmov	s15, r3	@ int
 2743 0156 F8EE676A 		vcvt.f32.u32	s13, s15
 2744              		.loc 1 1417 122
 2745 015a 97ED026A 		vldr.32	s12, [r7, #8]
 2746 015e DFED615A 		vldr.32	s11, .L167+16
 2747 0162 C6EE257A 		vdiv.f32	s15, s12, s11
 2748              		.loc 1 1417 113
 2749 0166 76EEA77A 		vadd.f32	s15, s13, s15
 2750              		.loc 1 1417 140
 2751 016a F7EE006A 		vmov.f32	s13, #1.0e+0
 2752 016e 77EEA67A 		vadd.f32	s15, s15, s13
 2753              		.loc 1 1417 18
 2754 0172 67EE277A 		vmul.f32	s15, s14, s15
 2755 0176 C7ED077A 		vstr.32	s15, [r7, #28]
1418:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         }
1419:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         else
1420:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         {
1421:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****           pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_
1422:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         }
1423:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         break;
 2756              		.loc 1 1423 9
 2757 017a 87E0     		b	.L164
 2758              	.L162:
1421:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         }
 2759              		.loc 1 1421 42
 2760 017c 3B69     		ldr	r3, [r7, #16]
 2761 017e 07EE903A 		vmov	s15, r3	@ int
 2762 0182 F8EE677A 		vcvt.f32.u32	s15, s15
1421:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         }
 2763              		.loc 1 1421 40
 2764 0186 DFED586A 		vldr.32	s13, .L167+20
 2765 018a 86EEA77A 		vdiv.f32	s14, s13, s15
1421:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         }
 2766              		.loc 1 1421 83
 2767 018e 514B     		ldr	r3, .L167
 2768 0190 1B6B     		ldr	r3, [r3, #48]
1421:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         }
 2769              		.loc 1 1421 69
 2770 0192 C3F30803 		ubfx	r3, r3, #0, #9
1421:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         }
 2771              		.loc 1 1421 60
 2772 0196 07EE903A 		vmov	s15, r3	@ int
 2773 019a F8EE676A 		vcvt.f32.u32	s13, s15
1421:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         }
 2774              		.loc 1 1421 122
 2775 019e 97ED026A 		vldr.32	s12, [r7, #8]
 2776 01a2 DFED505A 		vldr.32	s11, .L167+16
 2777 01a6 C6EE257A 		vdiv.f32	s15, s12, s11
1421:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         }
 2778              		.loc 1 1421 113
 2779 01aa 76EEA77A 		vadd.f32	s15, s13, s15
1421:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         }
 2780              		.loc 1 1421 140
 2781 01ae F7EE006A 		vmov.f32	s13, #1.0e+0
 2782 01b2 77EEA67A 		vadd.f32	s15, s15, s13
1421:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         }
 2783              		.loc 1 1421 18
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccmqDRol.s 			page 76


 2784 01b6 67EE277A 		vmul.f32	s15, s14, s15
 2785 01ba C7ED077A 		vstr.32	s15, [r7, #28]
 2786              		.loc 1 1423 9
 2787 01be 65E0     		b	.L164
 2788              	.L161:
1424:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
1425:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
1426:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PL
 2789              		.loc 1 1426 40
 2790 01c0 3B69     		ldr	r3, [r7, #16]
 2791 01c2 07EE903A 		vmov	s15, r3	@ int
 2792 01c6 F8EE677A 		vcvt.f32.u32	s15, s15
 2793              		.loc 1 1426 38
 2794 01ca DFED486A 		vldr.32	s13, .L167+24
 2795 01ce 86EEA77A 		vdiv.f32	s14, s13, s15
 2796              		.loc 1 1426 81
 2797 01d2 404B     		ldr	r3, .L167
 2798 01d4 1B6B     		ldr	r3, [r3, #48]
 2799              		.loc 1 1426 67
 2800 01d6 C3F30803 		ubfx	r3, r3, #0, #9
 2801              		.loc 1 1426 58
 2802 01da 07EE903A 		vmov	s15, r3	@ int
 2803 01de F8EE676A 		vcvt.f32.u32	s13, s15
 2804              		.loc 1 1426 120
 2805 01e2 97ED026A 		vldr.32	s12, [r7, #8]
 2806 01e6 DFED3F5A 		vldr.32	s11, .L167+16
 2807 01ea C6EE257A 		vdiv.f32	s15, s12, s11
 2808              		.loc 1 1426 111
 2809 01ee 76EEA77A 		vadd.f32	s15, s13, s15
 2810              		.loc 1 1426 138
 2811 01f2 F7EE006A 		vmov.f32	s13, #1.0e+0
 2812 01f6 77EEA67A 		vadd.f32	s15, s15, s13
 2813              		.loc 1 1426 16
 2814 01fa 67EE277A 		vmul.f32	s15, s14, s15
 2815 01fe C7ED077A 		vstr.32	s15, [r7, #28]
1427:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         break;
 2816              		.loc 1 1427 9
 2817 0202 43E0     		b	.L164
 2818              	.L158:
1428:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
1429:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
1430:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PL
 2819              		.loc 1 1430 40
 2820 0204 3B69     		ldr	r3, [r7, #16]
 2821 0206 07EE903A 		vmov	s15, r3	@ int
 2822 020a F8EE677A 		vcvt.f32.u32	s15, s15
 2823              		.loc 1 1430 38
 2824 020e DFED386A 		vldr.32	s13, .L167+28
 2825 0212 86EEA77A 		vdiv.f32	s14, s13, s15
 2826              		.loc 1 1430 81
 2827 0216 2F4B     		ldr	r3, .L167
 2828 0218 1B6B     		ldr	r3, [r3, #48]
 2829              		.loc 1 1430 67
 2830 021a C3F30803 		ubfx	r3, r3, #0, #9
 2831              		.loc 1 1430 58
 2832 021e 07EE903A 		vmov	s15, r3	@ int
 2833 0222 F8EE676A 		vcvt.f32.u32	s13, s15
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccmqDRol.s 			page 77


 2834              		.loc 1 1430 120
 2835 0226 97ED026A 		vldr.32	s12, [r7, #8]
 2836 022a DFED2E5A 		vldr.32	s11, .L167+16
 2837 022e C6EE257A 		vdiv.f32	s15, s12, s11
 2838              		.loc 1 1430 111
 2839 0232 76EEA77A 		vadd.f32	s15, s13, s15
 2840              		.loc 1 1430 138
 2841 0236 F7EE006A 		vmov.f32	s13, #1.0e+0
 2842 023a 77EEA67A 		vadd.f32	s15, s15, s13
 2843              		.loc 1 1430 16
 2844 023e 67EE277A 		vmul.f32	s15, s14, s15
 2845 0242 C7ED077A 		vstr.32	s15, [r7, #28]
1431:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         break;
 2846              		.loc 1 1431 9
 2847 0246 21E0     		b	.L164
 2848              	.L159:
1432:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
1433:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       default:
1434:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PL
 2849              		.loc 1 1434 40
 2850 0248 3B69     		ldr	r3, [r7, #16]
 2851 024a 07EE903A 		vmov	s15, r3	@ int
 2852 024e F8EE677A 		vcvt.f32.u32	s15, s15
 2853              		.loc 1 1434 38
 2854 0252 DFED266A 		vldr.32	s13, .L167+24
 2855 0256 86EEA77A 		vdiv.f32	s14, s13, s15
 2856              		.loc 1 1434 81
 2857 025a 1E4B     		ldr	r3, .L167
 2858 025c 1B6B     		ldr	r3, [r3, #48]
 2859              		.loc 1 1434 67
 2860 025e C3F30803 		ubfx	r3, r3, #0, #9
 2861              		.loc 1 1434 58
 2862 0262 07EE903A 		vmov	s15, r3	@ int
 2863 0266 F8EE676A 		vcvt.f32.u32	s13, s15
 2864              		.loc 1 1434 120
 2865 026a 97ED026A 		vldr.32	s12, [r7, #8]
 2866 026e DFED1D5A 		vldr.32	s11, .L167+16
 2867 0272 C6EE257A 		vdiv.f32	s15, s12, s11
 2868              		.loc 1 1434 111
 2869 0276 76EEA77A 		vadd.f32	s15, s13, s15
 2870              		.loc 1 1434 138
 2871 027a F7EE006A 		vmov.f32	s13, #1.0e+0
 2872 027e 77EEA67A 		vadd.f32	s15, s15, s13
 2873              		.loc 1 1434 16
 2874 0282 67EE277A 		vmul.f32	s15, s14, s15
 2875 0286 C7ED077A 		vstr.32	s15, [r7, #28]
1435:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         break;
 2876              		.loc 1 1435 9
 2877 028a 00BF     		nop
 2878              	.L164:
1436:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       }
1437:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 2879              		.loc 1 1437 20
 2880 028c 114B     		ldr	r3, .L167
 2881 028e 1B6B     		ldr	r3, [r3, #48]
 2882              		.loc 1 1437 50
 2883 0290 5B0A     		lsrs	r3, r3, #9
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccmqDRol.s 			page 78


 2884 0292 03F07F03 		and	r3, r3, #127
 2885              		.loc 1 1437 12
 2886 0296 0133     		adds	r3, r3, #1
 2887 0298 3B60     		str	r3, [r7]
1438:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 2888              		.loc 1 1438 50
 2889 029a 3B68     		ldr	r3, [r7]
 2890 029c 07EE903A 		vmov	s15, r3	@ int
 2891 02a0 B8EE677A 		vcvt.f32.u32	s14, s15
 2892              		.loc 1 1438 33
 2893 02a4 D7ED076A 		vldr.32	s13, [r7, #28]
 2894 02a8 C6EE877A 		vdiv.f32	s15, s13, s14
 2895              		.loc 1 1438 20
 2896 02ac FCEEE77A 		vcvt.u32.f32	s15, s15
 2897 02b0 17EE903A 		vmov	r3, s15	@ int
 2898 02b4 BB61     		str	r3, [r7, #24]
1439:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     }
1440:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     else
1441:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     {
1442:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       sysclockfreq = 0U;
1443:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     }
1444:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     break;
 2899              		.loc 1 1444 5
 2900 02b6 05E0     		b	.L156
 2901              	.L157:
1442:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     }
 2902              		.loc 1 1442 20
 2903 02b8 0023     		movs	r3, #0
 2904 02ba BB61     		str	r3, [r7, #24]
 2905              		.loc 1 1444 5
 2906 02bc 02E0     		b	.L156
 2907              	.L148:
1445:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
1446:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   default:
1447:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     sysclockfreq = CSI_VALUE;
 2908              		.loc 1 1447 18
 2909 02be 074B     		ldr	r3, .L167+8
 2910 02c0 BB61     		str	r3, [r7, #24]
1448:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     break;
 2911              		.loc 1 1448 5
 2912 02c2 00BF     		nop
 2913              	.L156:
1449:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   }
1450:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
1451:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   return sysclockfreq;
 2914              		.loc 1 1451 10
 2915 02c4 BB69     		ldr	r3, [r7, #24]
1452:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** }
 2916              		.loc 1 1452 1
 2917 02c6 1846     		mov	r0, r3
 2918 02c8 2437     		adds	r7, r7, #36
 2919              	.LCFI31:
 2920              		.cfi_def_cfa_offset 4
 2921 02ca BD46     		mov	sp, r7
 2922              	.LCFI32:
 2923              		.cfi_def_cfa_register 13
 2924              		@ sp needed
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccmqDRol.s 			page 79


 2925 02cc 5DF8047B 		ldr	r7, [sp], #4
 2926              	.LCFI33:
 2927              		.cfi_restore 7
 2928              		.cfi_def_cfa_offset 0
 2929 02d0 7047     		bx	lr
 2930              	.L168:
 2931 02d2 00BF     		.align	2
 2932              	.L167:
 2933 02d4 00440258 		.word	1476543488
 2934 02d8 0090D003 		.word	64000000
 2935 02dc 00093D00 		.word	4000000
 2936 02e0 40787D01 		.word	25000000
 2937 02e4 00000046 		.word	1174405120
 2938 02e8 0024744C 		.word	1282679808
 2939 02ec 0024744A 		.word	1249125376
 2940 02f0 20BCBE4B 		.word	1270791200
 2941              		.cfi_endproc
 2942              	.LFE339:
 2944              		.section	.text.HAL_RCC_GetHCLKFreq,"ax",%progbits
 2945              		.align	1
 2946              		.global	HAL_RCC_GetHCLKFreq
 2947              		.syntax unified
 2948              		.thumb
 2949              		.thumb_func
 2951              	HAL_RCC_GetHCLKFreq:
 2952              	.LFB340:
1453:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
1454:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
1455:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** /**
1456:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   * @brief  Returns the HCLK frequency
1457:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   * @note   Each time HCLK changes, this function must be called to update the
1458:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   *         right HCLK value. Otherwise, any configuration based on this function will be incorrect
1459:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   *
1460:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
1461:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   *         and updated within this function
1462:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   * @retval HCLK frequency
1463:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   */
1464:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** uint32_t HAL_RCC_GetHCLKFreq(void)
1465:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** {
 2953              		.loc 1 1465 1
 2954              		.cfi_startproc
 2955              		@ args = 0, pretend = 0, frame = 8
 2956              		@ frame_needed = 1, uses_anonymous_args = 0
 2957 0000 80B5     		push	{r7, lr}
 2958              	.LCFI34:
 2959              		.cfi_def_cfa_offset 8
 2960              		.cfi_offset 7, -8
 2961              		.cfi_offset 14, -4
 2962 0002 82B0     		sub	sp, sp, #8
 2963              	.LCFI35:
 2964              		.cfi_def_cfa_offset 16
 2965 0004 00AF     		add	r7, sp, #0
 2966              	.LCFI36:
 2967              		.cfi_def_cfa_register 7
1466:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** uint32_t common_system_clock;
1467:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
1468:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** #if defined(RCC_D1CFGR_D1CPRE)
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccmqDRol.s 			page 80


1469:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1
 2968              		.loc 1 1469 25
 2969 0006 FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 2970 000a 0246     		mov	r2, r0
 2971              		.loc 1 1469 76
 2972 000c 104B     		ldr	r3, .L171
 2973 000e 9B69     		ldr	r3, [r3, #24]
 2974              		.loc 1 1469 105
 2975 0010 1B0A     		lsrs	r3, r3, #8
 2976 0012 03F00F03 		and	r3, r3, #15
 2977              		.loc 1 1469 71
 2978 0016 0F49     		ldr	r1, .L171+4
 2979 0018 CB5C     		ldrb	r3, [r1, r3]	@ zero_extendqisi2
 2980              		.loc 1 1469 131
 2981 001a 03F01F03 		and	r3, r3, #31
 2982              		.loc 1 1469 23
 2983 001e 22FA03F3 		lsr	r3, r2, r3
 2984 0022 7B60     		str	r3, [r7, #4]
1470:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** #else
1471:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_
1472:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** #endif
1473:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
1474:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** #if defined(RCC_D1CFGR_HPRE)
1475:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_
 2985              		.loc 1 1475 66
 2986 0024 0A4B     		ldr	r3, .L171
 2987 0026 9B69     		ldr	r3, [r3, #24]
 2988              		.loc 1 1475 93
 2989 0028 03F00F03 		and	r3, r3, #15
 2990              		.loc 1 1475 61
 2991 002c 094A     		ldr	r2, .L171+4
 2992 002e D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
 2993              		.loc 1 1475 118
 2994 0030 03F01F03 		and	r3, r3, #31
 2995              		.loc 1 1475 40
 2996 0034 7A68     		ldr	r2, [r7, #4]
 2997 0036 22FA03F3 		lsr	r3, r2, r3
 2998              		.loc 1 1475 17
 2999 003a 074A     		ldr	r2, .L171+8
 3000 003c 1360     		str	r3, [r2]
1476:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** #else
1477:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RC
1478:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** #endif
1479:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
1480:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** #if defined(DUAL_CORE) && defined(CORE_CM4)
1481:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   SystemCoreClock = SystemD2Clock;
1482:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** #else
1483:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   SystemCoreClock = common_system_clock;
 3001              		.loc 1 1483 19
 3002 003e 074A     		ldr	r2, .L171+12
 3003 0040 7B68     		ldr	r3, [r7, #4]
 3004 0042 1360     		str	r3, [r2]
1484:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** #endif /* DUAL_CORE && CORE_CM4 */
1485:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
1486:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   return SystemD2Clock;
 3005              		.loc 1 1486 10
 3006 0044 044B     		ldr	r3, .L171+8
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccmqDRol.s 			page 81


 3007 0046 1B68     		ldr	r3, [r3]
1487:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** }
 3008              		.loc 1 1487 1
 3009 0048 1846     		mov	r0, r3
 3010 004a 0837     		adds	r7, r7, #8
 3011              	.LCFI37:
 3012              		.cfi_def_cfa_offset 8
 3013 004c BD46     		mov	sp, r7
 3014              	.LCFI38:
 3015              		.cfi_def_cfa_register 13
 3016              		@ sp needed
 3017 004e 80BD     		pop	{r7, pc}
 3018              	.L172:
 3019              		.align	2
 3020              	.L171:
 3021 0050 00440258 		.word	1476543488
 3022 0054 00000000 		.word	D1CorePrescTable
 3023 0058 00000000 		.word	SystemD2Clock
 3024 005c 00000000 		.word	SystemCoreClock
 3025              		.cfi_endproc
 3026              	.LFE340:
 3028              		.section	.text.HAL_RCC_GetPCLK1Freq,"ax",%progbits
 3029              		.align	1
 3030              		.global	HAL_RCC_GetPCLK1Freq
 3031              		.syntax unified
 3032              		.thumb
 3033              		.thumb_func
 3035              	HAL_RCC_GetPCLK1Freq:
 3036              	.LFB341:
1488:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
1489:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
1490:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** /**
1491:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   * @brief  Returns the PCLK1 frequency
1492:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   * @note   Each time PCLK1 changes, this function must be called to update the
1493:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrec
1494:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   * @retval PCLK1 frequency
1495:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   */
1496:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** uint32_t HAL_RCC_GetPCLK1Freq(void)
1497:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** {
 3037              		.loc 1 1497 1
 3038              		.cfi_startproc
 3039              		@ args = 0, pretend = 0, frame = 0
 3040              		@ frame_needed = 1, uses_anonymous_args = 0
 3041 0000 80B5     		push	{r7, lr}
 3042              	.LCFI39:
 3043              		.cfi_def_cfa_offset 8
 3044              		.cfi_offset 7, -8
 3045              		.cfi_offset 14, -4
 3046 0002 00AF     		add	r7, sp, #0
 3047              	.LCFI40:
 3048              		.cfi_def_cfa_register 7
1498:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** #if defined (RCC_D2CFGR_D2PPRE1)
1499:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
1500:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1)>> RCC_D2CF
 3049              		.loc 1 1500 11
 3050 0004 FFF7FEFF 		bl	HAL_RCC_GetHCLKFreq
 3051 0008 0246     		mov	r2, r0
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccmqDRol.s 			page 82


 3052              		.loc 1 1500 59
 3053 000a 064B     		ldr	r3, .L175
 3054 000c DB69     		ldr	r3, [r3, #28]
 3055              		.loc 1 1500 89
 3056 000e 1B09     		lsrs	r3, r3, #4
 3057 0010 03F00703 		and	r3, r3, #7
 3058              		.loc 1 1500 54
 3059 0014 0449     		ldr	r1, .L175+4
 3060 0016 CB5C     		ldrb	r3, [r1, r3]	@ zero_extendqisi2
 3061              		.loc 1 1500 117
 3062 0018 03F01F03 		and	r3, r3, #31
 3063              		.loc 1 1500 33
 3064 001c 22FA03F3 		lsr	r3, r2, r3
1501:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** #else
1502:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
1503:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1)>> RCC_CD
1504:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** #endif
1505:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** }
 3065              		.loc 1 1505 1
 3066 0020 1846     		mov	r0, r3
 3067 0022 80BD     		pop	{r7, pc}
 3068              	.L176:
 3069              		.align	2
 3070              	.L175:
 3071 0024 00440258 		.word	1476543488
 3072 0028 00000000 		.word	D1CorePrescTable
 3073              		.cfi_endproc
 3074              	.LFE341:
 3076              		.section	.text.HAL_RCC_GetPCLK2Freq,"ax",%progbits
 3077              		.align	1
 3078              		.global	HAL_RCC_GetPCLK2Freq
 3079              		.syntax unified
 3080              		.thumb
 3081              		.thumb_func
 3083              	HAL_RCC_GetPCLK2Freq:
 3084              	.LFB342:
1506:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
1507:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
1508:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** /**
1509:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   * @brief  Returns the PCLK2 frequency
1510:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   * @note   Each time PCLK2 changes, this function must be called to update the
1511:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrec
1512:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   * @retval PCLK1 frequency
1513:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   */
1514:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** uint32_t HAL_RCC_GetPCLK2Freq(void)
1515:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** {
 3085              		.loc 1 1515 1
 3086              		.cfi_startproc
 3087              		@ args = 0, pretend = 0, frame = 0
 3088              		@ frame_needed = 1, uses_anonymous_args = 0
 3089 0000 80B5     		push	{r7, lr}
 3090              	.LCFI41:
 3091              		.cfi_def_cfa_offset 8
 3092              		.cfi_offset 7, -8
 3093              		.cfi_offset 14, -4
 3094 0002 00AF     		add	r7, sp, #0
 3095              	.LCFI42:
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccmqDRol.s 			page 83


 3096              		.cfi_def_cfa_register 7
1516:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
1517:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** #if defined(RCC_D2CFGR_D2PPRE2)
1518:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2)>> RCC_D2CF
 3097              		.loc 1 1518 11
 3098 0004 FFF7FEFF 		bl	HAL_RCC_GetHCLKFreq
 3099 0008 0246     		mov	r2, r0
 3100              		.loc 1 1518 59
 3101 000a 064B     		ldr	r3, .L179
 3102 000c DB69     		ldr	r3, [r3, #28]
 3103              		.loc 1 1518 89
 3104 000e 1B0A     		lsrs	r3, r3, #8
 3105 0010 03F00703 		and	r3, r3, #7
 3106              		.loc 1 1518 54
 3107 0014 0449     		ldr	r1, .L179+4
 3108 0016 CB5C     		ldrb	r3, [r1, r3]	@ zero_extendqisi2
 3109              		.loc 1 1518 117
 3110 0018 03F01F03 		and	r3, r3, #31
 3111              		.loc 1 1518 33
 3112 001c 22FA03F3 		lsr	r3, r2, r3
1519:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** #else
1520:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2)>> RCC_CD
1521:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** #endif
1522:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** }
 3113              		.loc 1 1522 1
 3114 0020 1846     		mov	r0, r3
 3115 0022 80BD     		pop	{r7, pc}
 3116              	.L180:
 3117              		.align	2
 3118              	.L179:
 3119 0024 00440258 		.word	1476543488
 3120 0028 00000000 		.word	D1CorePrescTable
 3121              		.cfi_endproc
 3122              	.LFE342:
 3124              		.section	.text.HAL_RCC_GetOscConfig,"ax",%progbits
 3125              		.align	1
 3126              		.global	HAL_RCC_GetOscConfig
 3127              		.syntax unified
 3128              		.thumb
 3129              		.thumb_func
 3131              	HAL_RCC_GetOscConfig:
 3132              	.LFB343:
1523:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
1524:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** /**
1525:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   * @brief  Configures the RCC_OscInitStruct according to the internal
1526:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   * RCC configuration registers.
1527:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   * @param  RCC_OscInitStruct: pointer to an RCC_OscInitTypeDef structure that
1528:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   * will be configured.
1529:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   * @retval None
1530:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   */
1531:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** void HAL_RCC_GetOscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
1532:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** {
 3133              		.loc 1 1532 1
 3134              		.cfi_startproc
 3135              		@ args = 0, pretend = 0, frame = 8
 3136              		@ frame_needed = 1, uses_anonymous_args = 0
 3137 0000 80B5     		push	{r7, lr}
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccmqDRol.s 			page 84


 3138              	.LCFI43:
 3139              		.cfi_def_cfa_offset 8
 3140              		.cfi_offset 7, -8
 3141              		.cfi_offset 14, -4
 3142 0002 82B0     		sub	sp, sp, #8
 3143              	.LCFI44:
 3144              		.cfi_def_cfa_offset 16
 3145 0004 00AF     		add	r7, sp, #0
 3146              	.LCFI45:
 3147              		.cfi_def_cfa_register 7
 3148 0006 7860     		str	r0, [r7, #4]
1533:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   /* Set all possible values for the Oscillator type parameter ---------------*/
1534:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   RCC_OscInitStruct->OscillatorType = RCC_OSCILLATORTYPE_HSE | RCC_OSCILLATORTYPE_HSI | RCC_OSCILLA
 3149              		.loc 1 1534 37
 3150 0008 7B68     		ldr	r3, [r7, #4]
 3151 000a 3F22     		movs	r2, #63
 3152 000c 1A60     		str	r2, [r3]
1535:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****                                       RCC_OSCILLATORTYPE_LSE | RCC_OSCILLATORTYPE_LSI| RCC_OSCILLAT
1536:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
1537:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   /* Get the HSE configuration -----------------------------------------------*/
1538:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** #if defined(RCC_CR_HSEEXT)
1539:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   if((RCC->CR &(RCC_CR_HSEBYP | RCC_CR_HSEEXT)) == RCC_CR_HSEBYP)
1540:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   {
1541:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     RCC_OscInitStruct->HSEState = RCC_HSE_BYPASS;
1542:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   }
1543:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   else if((RCC->CR &(RCC_CR_HSEBYP | RCC_CR_HSEEXT)) == (RCC_CR_HSEBYP | RCC_CR_HSEEXT))
1544:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   {
1545:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     RCC_OscInitStruct->HSEState = RCC_HSE_BYPASS_DIGITAL;
1546:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   }
1547:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   else if((RCC->CR &RCC_CR_HSEON) == RCC_CR_HSEON)
1548:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   {
1549:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     RCC_OscInitStruct->HSEState = RCC_HSE_ON;
1550:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   }
1551:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   else
1552:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   {
1553:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     RCC_OscInitStruct->HSEState = RCC_HSE_OFF;
1554:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   }
1555:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** #else
1556:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   if((RCC->CR &RCC_CR_HSEBYP) == RCC_CR_HSEBYP)
 3153              		.loc 1 1556 10
 3154 000e 724B     		ldr	r3, .L202
 3155 0010 1B68     		ldr	r3, [r3]
 3156              		.loc 1 1556 15
 3157 0012 03F48023 		and	r3, r3, #262144
 3158              		.loc 1 1556 5
 3159 0016 B3F5802F 		cmp	r3, #262144
 3160 001a 04D1     		bne	.L182
1557:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   {
1558:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     RCC_OscInitStruct->HSEState = RCC_HSE_BYPASS;
 3161              		.loc 1 1558 33
 3162 001c 7B68     		ldr	r3, [r7, #4]
 3163 001e 4FF4A022 		mov	r2, #327680
 3164 0022 5A60     		str	r2, [r3, #4]
 3165 0024 0EE0     		b	.L183
 3166              	.L182:
1559:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   }
1560:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   else if((RCC->CR &RCC_CR_HSEON) == RCC_CR_HSEON)
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccmqDRol.s 			page 85


 3167              		.loc 1 1560 15
 3168 0026 6C4B     		ldr	r3, .L202
 3169 0028 1B68     		ldr	r3, [r3]
 3170              		.loc 1 1560 20
 3171 002a 03F48033 		and	r3, r3, #65536
 3172              		.loc 1 1560 10
 3173 002e B3F5803F 		cmp	r3, #65536
 3174 0032 04D1     		bne	.L184
1561:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   {
1562:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     RCC_OscInitStruct->HSEState = RCC_HSE_ON;
 3175              		.loc 1 1562 33
 3176 0034 7B68     		ldr	r3, [r7, #4]
 3177 0036 4FF48032 		mov	r2, #65536
 3178 003a 5A60     		str	r2, [r3, #4]
 3179 003c 02E0     		b	.L183
 3180              	.L184:
1563:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   }
1564:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   else
1565:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   {
1566:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     RCC_OscInitStruct->HSEState = RCC_HSE_OFF;
 3181              		.loc 1 1566 33
 3182 003e 7B68     		ldr	r3, [r7, #4]
 3183 0040 0022     		movs	r2, #0
 3184 0042 5A60     		str	r2, [r3, #4]
 3185              	.L183:
1567:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   }
1568:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** #endif /* RCC_CR_HSEEXT */
1569:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
1570:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****    /* Get the CSI configuration -----------------------------------------------*/
1571:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   if((RCC->CR &RCC_CR_CSION) == RCC_CR_CSION)
 3186              		.loc 1 1571 10
 3187 0044 644B     		ldr	r3, .L202
 3188 0046 1B68     		ldr	r3, [r3]
 3189              		.loc 1 1571 15
 3190 0048 03F08003 		and	r3, r3, #128
 3191              		.loc 1 1571 5
 3192 004c 802B     		cmp	r3, #128
 3193 004e 03D1     		bne	.L185
1572:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   {
1573:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     RCC_OscInitStruct->CSIState = RCC_CSI_ON;
 3194              		.loc 1 1573 33
 3195 0050 7B68     		ldr	r3, [r7, #4]
 3196 0052 8022     		movs	r2, #128
 3197 0054 DA61     		str	r2, [r3, #28]
 3198 0056 02E0     		b	.L186
 3199              	.L185:
1574:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   }
1575:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   else
1576:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   {
1577:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     RCC_OscInitStruct->CSIState = RCC_CSI_OFF;
 3200              		.loc 1 1577 33
 3201 0058 7B68     		ldr	r3, [r7, #4]
 3202 005a 0022     		movs	r2, #0
 3203 005c DA61     		str	r2, [r3, #28]
 3204              	.L186:
1578:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   }
1579:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccmqDRol.s 			page 86


1580:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** #if defined(RCC_VER_X)
1581:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   if(HAL_GetREVID() <= REV_ID_Y)
 3205              		.loc 1 1581 6
 3206 005e FFF7FEFF 		bl	HAL_GetREVID
 3207 0062 0346     		mov	r3, r0
 3208              		.loc 1 1581 5
 3209 0064 41F20302 		movw	r2, #4099
 3210 0068 9342     		cmp	r3, r2
 3211 006a 07D8     		bhi	.L187
1582:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   {
1583:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     RCC_OscInitStruct->CSICalibrationValue = (uint32_t)(READ_BIT(RCC->HSICFGR, HAL_RCC_REV_Y_CSITRI
 3212              		.loc 1 1583 57
 3213 006c 5A4B     		ldr	r3, .L202
 3214 006e 5B68     		ldr	r3, [r3, #4]
 3215              		.loc 1 1583 46
 3216 0070 9B0E     		lsrs	r3, r3, #26
 3217 0072 03F01F02 		and	r2, r3, #31
 3218              		.loc 1 1583 44
 3219 0076 7B68     		ldr	r3, [r7, #4]
 3220 0078 1A62     		str	r2, [r3, #32]
 3221 007a 06E0     		b	.L188
 3222              	.L187:
1584:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   }
1585:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   else
1586:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   {
1587:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     RCC_OscInitStruct->CSICalibrationValue = (uint32_t)(READ_BIT(RCC->CSICFGR, RCC_CSICFGR_CSITRIM)
 3223              		.loc 1 1587 57
 3224 007c 564B     		ldr	r3, .L202
 3225 007e DB68     		ldr	r3, [r3, #12]
 3226              		.loc 1 1587 46
 3227 0080 1B0E     		lsrs	r3, r3, #24
 3228 0082 03F03F02 		and	r2, r3, #63
 3229              		.loc 1 1587 44
 3230 0086 7B68     		ldr	r3, [r7, #4]
 3231 0088 1A62     		str	r2, [r3, #32]
 3232              	.L188:
1588:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   }
1589:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** #else
1590:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****  RCC_OscInitStruct->CSICalibrationValue = (uint32_t)(READ_BIT(RCC->CSICFGR, RCC_CSICFGR_CSITRIM) >>
1591:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** #endif /*RCC_VER_X*/
1592:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
1593:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   /* Get the HSI configuration -----------------------------------------------*/
1594:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   if((RCC->CR &RCC_CR_HSION) == RCC_CR_HSION)
 3233              		.loc 1 1594 10
 3234 008a 534B     		ldr	r3, .L202
 3235 008c 1B68     		ldr	r3, [r3]
 3236              		.loc 1 1594 15
 3237 008e 03F00103 		and	r3, r3, #1
 3238              		.loc 1 1594 5
 3239 0092 012B     		cmp	r3, #1
 3240 0094 03D1     		bne	.L189
1595:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   {
1596:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     RCC_OscInitStruct->HSIState = RCC_HSI_ON;
 3241              		.loc 1 1596 33
 3242 0096 7B68     		ldr	r3, [r7, #4]
 3243 0098 0122     		movs	r2, #1
 3244 009a DA60     		str	r2, [r3, #12]
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccmqDRol.s 			page 87


 3245 009c 02E0     		b	.L190
 3246              	.L189:
1597:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   }
1598:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   else
1599:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   {
1600:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     RCC_OscInitStruct->HSIState = RCC_HSI_OFF;
 3247              		.loc 1 1600 33
 3248 009e 7B68     		ldr	r3, [r7, #4]
 3249 00a0 0022     		movs	r2, #0
 3250 00a2 DA60     		str	r2, [r3, #12]
 3251              	.L190:
1601:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   }
1602:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
1603:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** #if defined(RCC_VER_X)
1604:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   if(HAL_GetREVID() <= REV_ID_Y)
 3252              		.loc 1 1604 6
 3253 00a4 FFF7FEFF 		bl	HAL_GetREVID
 3254 00a8 0346     		mov	r3, r0
 3255              		.loc 1 1604 5
 3256 00aa 41F20302 		movw	r2, #4099
 3257 00ae 9342     		cmp	r3, r2
 3258 00b0 07D8     		bhi	.L191
1605:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   {
1606:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     RCC_OscInitStruct->HSICalibrationValue = (uint32_t)(READ_BIT(RCC->HSICFGR, HAL_RCC_REV_Y_HSITRI
 3259              		.loc 1 1606 57
 3260 00b2 494B     		ldr	r3, .L202
 3261 00b4 5B68     		ldr	r3, [r3, #4]
 3262              		.loc 1 1606 46
 3263 00b6 1B0B     		lsrs	r3, r3, #12
 3264 00b8 03F03F02 		and	r2, r3, #63
 3265              		.loc 1 1606 44
 3266 00bc 7B68     		ldr	r3, [r7, #4]
 3267 00be 1A61     		str	r2, [r3, #16]
 3268 00c0 06E0     		b	.L192
 3269              	.L191:
1607:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   }
1608:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   else
1609:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   {
1610:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     RCC_OscInitStruct->HSICalibrationValue = (uint32_t)(READ_BIT(RCC->HSICFGR, RCC_HSICFGR_HSITRIM)
 3270              		.loc 1 1610 57
 3271 00c2 454B     		ldr	r3, .L202
 3272 00c4 5B68     		ldr	r3, [r3, #4]
 3273              		.loc 1 1610 46
 3274 00c6 1B0E     		lsrs	r3, r3, #24
 3275 00c8 03F07F02 		and	r2, r3, #127
 3276              		.loc 1 1610 44
 3277 00cc 7B68     		ldr	r3, [r7, #4]
 3278 00ce 1A61     		str	r2, [r3, #16]
 3279              	.L192:
1611:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   }
1612:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** #else
1613:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     RCC_OscInitStruct->HSICalibrationValue = (uint32_t)(READ_BIT(RCC->HSICFGR, RCC_HSICFGR_HSITRIM)
1614:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** #endif /*RCC_VER_X*/
1615:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
1616:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   /* Get the LSE configuration -----------------------------------------------*/
1617:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** #if defined(RCC_BDCR_LSEEXT)
1618:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   if((RCC->BDCR &(RCC_BDCR_LSEBYP|RCC_BDCR_LSEEXT)) == RCC_BDCR_LSEBYP)
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccmqDRol.s 			page 88


1619:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   {
1620:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     RCC_OscInitStruct->LSEState = RCC_LSE_BYPASS;
1621:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   }
1622:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   else if((RCC->BDCR &(RCC_BDCR_LSEBYP|RCC_BDCR_LSEEXT)) == (RCC_BDCR_LSEBYP|RCC_BDCR_LSEEXT))
1623:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   {
1624:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     RCC_OscInitStruct->LSEState = RCC_LSE_BYPASS_DIGITAL;
1625:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   }
1626:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   else if((RCC->BDCR &RCC_BDCR_LSEON) == RCC_BDCR_LSEON)
1627:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   {
1628:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     RCC_OscInitStruct->LSEState = RCC_LSE_ON;
1629:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   }
1630:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   else
1631:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   {
1632:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     RCC_OscInitStruct->LSEState = RCC_LSE_OFF;
1633:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   }
1634:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** #else
1635:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   if((RCC->BDCR &RCC_BDCR_LSEBYP) == RCC_BDCR_LSEBYP)
 3280              		.loc 1 1635 10
 3281 00d0 414B     		ldr	r3, .L202
 3282 00d2 1B6F     		ldr	r3, [r3, #112]
 3283              		.loc 1 1635 17
 3284 00d4 03F00403 		and	r3, r3, #4
 3285              		.loc 1 1635 5
 3286 00d8 042B     		cmp	r3, #4
 3287 00da 03D1     		bne	.L193
1636:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   {
1637:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     RCC_OscInitStruct->LSEState = RCC_LSE_BYPASS;
 3288              		.loc 1 1637 33
 3289 00dc 7B68     		ldr	r3, [r7, #4]
 3290 00de 0522     		movs	r2, #5
 3291 00e0 9A60     		str	r2, [r3, #8]
 3292 00e2 0CE0     		b	.L194
 3293              	.L193:
1638:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   }
1639:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   else if((RCC->BDCR &RCC_BDCR_LSEON) == RCC_BDCR_LSEON)
 3294              		.loc 1 1639 15
 3295 00e4 3C4B     		ldr	r3, .L202
 3296 00e6 1B6F     		ldr	r3, [r3, #112]
 3297              		.loc 1 1639 22
 3298 00e8 03F00103 		and	r3, r3, #1
 3299              		.loc 1 1639 10
 3300 00ec 012B     		cmp	r3, #1
 3301 00ee 03D1     		bne	.L195
1640:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   {
1641:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     RCC_OscInitStruct->LSEState = RCC_LSE_ON;
 3302              		.loc 1 1641 33
 3303 00f0 7B68     		ldr	r3, [r7, #4]
 3304 00f2 0122     		movs	r2, #1
 3305 00f4 9A60     		str	r2, [r3, #8]
 3306 00f6 02E0     		b	.L194
 3307              	.L195:
1642:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   }
1643:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   else
1644:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   {
1645:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     RCC_OscInitStruct->LSEState = RCC_LSE_OFF;
 3308              		.loc 1 1645 33
 3309 00f8 7B68     		ldr	r3, [r7, #4]
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccmqDRol.s 			page 89


 3310 00fa 0022     		movs	r2, #0
 3311 00fc 9A60     		str	r2, [r3, #8]
 3312              	.L194:
1646:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   }
1647:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** #endif /* RCC_BDCR_LSEEXT */
1648:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
1649:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   /* Get the LSI configuration -----------------------------------------------*/
1650:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   if((RCC->CSR &RCC_CSR_LSION) == RCC_CSR_LSION)
 3313              		.loc 1 1650 10
 3314 00fe 364B     		ldr	r3, .L202
 3315 0100 5B6F     		ldr	r3, [r3, #116]
 3316              		.loc 1 1650 16
 3317 0102 03F00103 		and	r3, r3, #1
 3318              		.loc 1 1650 5
 3319 0106 012B     		cmp	r3, #1
 3320 0108 03D1     		bne	.L196
1651:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   {
1652:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     RCC_OscInitStruct->LSIState = RCC_LSI_ON;
 3321              		.loc 1 1652 33
 3322 010a 7B68     		ldr	r3, [r7, #4]
 3323 010c 0122     		movs	r2, #1
 3324 010e 5A61     		str	r2, [r3, #20]
 3325 0110 02E0     		b	.L197
 3326              	.L196:
1653:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   }
1654:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   else
1655:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   {
1656:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     RCC_OscInitStruct->LSIState = RCC_LSI_OFF;
 3327              		.loc 1 1656 33
 3328 0112 7B68     		ldr	r3, [r7, #4]
 3329 0114 0022     		movs	r2, #0
 3330 0116 5A61     		str	r2, [r3, #20]
 3331              	.L197:
1657:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   }
1658:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
1659:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   /* Get the HSI48 configuration ---------------------------------------------*/
1660:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   if((RCC->CR & RCC_CR_HSI48ON) == RCC_CR_HSI48ON)
 3332              		.loc 1 1660 10
 3333 0118 2F4B     		ldr	r3, .L202
 3334 011a 1B68     		ldr	r3, [r3]
 3335              		.loc 1 1660 15
 3336 011c 03F48053 		and	r3, r3, #4096
 3337              		.loc 1 1660 5
 3338 0120 B3F5805F 		cmp	r3, #4096
 3339 0124 03D1     		bne	.L198
1661:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   {
1662:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     RCC_OscInitStruct->HSI48State = RCC_HSI48_ON;
 3340              		.loc 1 1662 35
 3341 0126 7B68     		ldr	r3, [r7, #4]
 3342 0128 0122     		movs	r2, #1
 3343 012a 9A61     		str	r2, [r3, #24]
 3344 012c 02E0     		b	.L199
 3345              	.L198:
1663:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   }
1664:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   else
1665:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   {
1666:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     RCC_OscInitStruct->HSI48State = RCC_HSI48_OFF;
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccmqDRol.s 			page 90


 3346              		.loc 1 1666 35
 3347 012e 7B68     		ldr	r3, [r7, #4]
 3348 0130 0022     		movs	r2, #0
 3349 0132 9A61     		str	r2, [r3, #24]
 3350              	.L199:
1667:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   }
1668:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
1669:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   /* Get the PLL configuration -----------------------------------------------*/
1670:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   if((RCC->CR &RCC_CR_PLLON) == RCC_CR_PLLON)
 3351              		.loc 1 1670 10
 3352 0134 284B     		ldr	r3, .L202
 3353 0136 1B68     		ldr	r3, [r3]
 3354              		.loc 1 1670 15
 3355 0138 03F08073 		and	r3, r3, #16777216
 3356              		.loc 1 1670 5
 3357 013c B3F1807F 		cmp	r3, #16777216
 3358 0140 03D1     		bne	.L200
1671:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   {
1672:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     RCC_OscInitStruct->PLL.PLLState = RCC_PLL_ON;
 3359              		.loc 1 1672 37
 3360 0142 7B68     		ldr	r3, [r7, #4]
 3361 0144 0222     		movs	r2, #2
 3362 0146 5A62     		str	r2, [r3, #36]
 3363 0148 02E0     		b	.L201
 3364              	.L200:
1673:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   }
1674:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   else
1675:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   {
1676:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     RCC_OscInitStruct->PLL.PLLState = RCC_PLL_OFF;
 3365              		.loc 1 1676 37
 3366 014a 7B68     		ldr	r3, [r7, #4]
 3367 014c 0122     		movs	r2, #1
 3368 014e 5A62     		str	r2, [r3, #36]
 3369              	.L201:
1677:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   }
1678:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PLLSource = (uint32_t)(RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 3370              		.loc 1 1678 52
 3371 0150 214B     		ldr	r3, .L202
 3372 0152 9B6A     		ldr	r3, [r3, #40]
 3373              		.loc 1 1678 38
 3374 0154 03F00302 		and	r2, r3, #3
 3375              		.loc 1 1678 36
 3376 0158 7B68     		ldr	r3, [r7, #4]
 3377 015a 9A62     		str	r2, [r3, #40]
1679:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PLLM = (uint32_t)((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> RCC_PLLCKSELR_D
 3378              		.loc 1 1679 48
 3379 015c 1E4B     		ldr	r3, .L202
 3380 015e 9B6A     		ldr	r3, [r3, #40]
 3381              		.loc 1 1679 33
 3382 0160 1B09     		lsrs	r3, r3, #4
 3383 0162 03F03F02 		and	r2, r3, #63
 3384              		.loc 1 1679 31
 3385 0166 7B68     		ldr	r3, [r7, #4]
 3386 0168 DA62     		str	r2, [r3, #44]
1680:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PLLN = (uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_N1) >> RCC_PLL1DIVR_N1_Pos
 3387              		.loc 1 1680 48
 3388 016a 1B4B     		ldr	r3, .L202
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccmqDRol.s 			page 91


 3389 016c 1B6B     		ldr	r3, [r3, #48]
 3390              		.loc 1 1680 33
 3391 016e C3F30803 		ubfx	r3, r3, #0, #9
 3392              		.loc 1 1680 101
 3393 0172 5A1C     		adds	r2, r3, #1
 3394              		.loc 1 1680 31
 3395 0174 7B68     		ldr	r3, [r7, #4]
 3396 0176 1A63     		str	r2, [r3, #48]
1681:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PLLR = (uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos
 3397              		.loc 1 1681 48
 3398 0178 174B     		ldr	r3, .L202
 3399 017a 1B6B     		ldr	r3, [r3, #48]
 3400              		.loc 1 1681 33
 3401 017c 1B0E     		lsrs	r3, r3, #24
 3402 017e 03F07F03 		and	r3, r3, #127
 3403              		.loc 1 1681 101
 3404 0182 5A1C     		adds	r2, r3, #1
 3405              		.loc 1 1681 31
 3406 0184 7B68     		ldr	r3, [r7, #4]
 3407 0186 DA63     		str	r2, [r3, #60]
1682:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PLLP = (uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos
 3408              		.loc 1 1682 48
 3409 0188 134B     		ldr	r3, .L202
 3410 018a 1B6B     		ldr	r3, [r3, #48]
 3411              		.loc 1 1682 33
 3412 018c 5B0A     		lsrs	r3, r3, #9
 3413 018e 03F07F03 		and	r3, r3, #127
 3414              		.loc 1 1682 101
 3415 0192 5A1C     		adds	r2, r3, #1
 3416              		.loc 1 1682 31
 3417 0194 7B68     		ldr	r3, [r7, #4]
 3418 0196 5A63     		str	r2, [r3, #52]
1683:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PLLQ = (uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos
 3419              		.loc 1 1683 48
 3420 0198 0F4B     		ldr	r3, .L202
 3421 019a 1B6B     		ldr	r3, [r3, #48]
 3422              		.loc 1 1683 33
 3423 019c 1B0C     		lsrs	r3, r3, #16
 3424 019e 03F07F03 		and	r3, r3, #127
 3425              		.loc 1 1683 101
 3426 01a2 5A1C     		adds	r2, r3, #1
 3427              		.loc 1 1683 31
 3428 01a4 7B68     		ldr	r3, [r7, #4]
 3429 01a6 9A63     		str	r2, [r3, #56]
1684:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PLLRGE = (uint32_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLL1RGE));
 3430              		.loc 1 1684 50
 3431 01a8 0B4B     		ldr	r3, .L202
 3432 01aa DB6A     		ldr	r3, [r3, #44]
 3433              		.loc 1 1684 35
 3434 01ac 03F00C02 		and	r2, r3, #12
 3435              		.loc 1 1684 33
 3436 01b0 7B68     		ldr	r3, [r7, #4]
 3437 01b2 1A64     		str	r2, [r3, #64]
1685:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PLLVCOSEL = (uint32_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLL1VCOSEL) >> RCC_PLLC
 3438              		.loc 1 1685 53
 3439 01b4 084B     		ldr	r3, .L202
 3440 01b6 DB6A     		ldr	r3, [r3, #44]
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccmqDRol.s 			page 92


 3441              		.loc 1 1685 38
 3442 01b8 5B08     		lsrs	r3, r3, #1
 3443 01ba 03F00102 		and	r2, r3, #1
 3444              		.loc 1 1685 36
 3445 01be 7B68     		ldr	r3, [r7, #4]
 3446 01c0 5A64     		str	r2, [r3, #68]
1686:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PLLFRACN = (uint32_t)(((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1
 3447              		.loc 1 1686 53
 3448 01c2 054B     		ldr	r3, .L202
 3449 01c4 5B6B     		ldr	r3, [r3, #52]
 3450              		.loc 1 1686 37
 3451 01c6 DB08     		lsrs	r3, r3, #3
 3452 01c8 C3F30C02 		ubfx	r2, r3, #0, #13
 3453              		.loc 1 1686 35
 3454 01cc 7B68     		ldr	r3, [r7, #4]
 3455 01ce 9A64     		str	r2, [r3, #72]
1687:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** }
 3456              		.loc 1 1687 1
 3457 01d0 00BF     		nop
 3458 01d2 0837     		adds	r7, r7, #8
 3459              	.LCFI46:
 3460              		.cfi_def_cfa_offset 8
 3461 01d4 BD46     		mov	sp, r7
 3462              	.LCFI47:
 3463              		.cfi_def_cfa_register 13
 3464              		@ sp needed
 3465 01d6 80BD     		pop	{r7, pc}
 3466              	.L203:
 3467              		.align	2
 3468              	.L202:
 3469 01d8 00440258 		.word	1476543488
 3470              		.cfi_endproc
 3471              	.LFE343:
 3473              		.section	.text.HAL_RCC_GetClockConfig,"ax",%progbits
 3474              		.align	1
 3475              		.global	HAL_RCC_GetClockConfig
 3476              		.syntax unified
 3477              		.thumb
 3478              		.thumb_func
 3480              	HAL_RCC_GetClockConfig:
 3481              	.LFB344:
1688:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
1689:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** /**
1690:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   * @brief  Configures the RCC_ClkInitStruct according to the internal
1691:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   * RCC configuration registers.
1692:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   * @param  RCC_ClkInitStruct: pointer to an RCC_ClkInitTypeDef structure that
1693:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   * will be configured.
1694:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   * @param  pFLatency: Pointer on the Flash Latency.
1695:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   * @retval None
1696:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   */
1697:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
1698:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** {
 3482              		.loc 1 1698 1
 3483              		.cfi_startproc
 3484              		@ args = 0, pretend = 0, frame = 8
 3485              		@ frame_needed = 1, uses_anonymous_args = 0
 3486              		@ link register save eliminated.
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccmqDRol.s 			page 93


 3487 0000 80B4     		push	{r7}
 3488              	.LCFI48:
 3489              		.cfi_def_cfa_offset 4
 3490              		.cfi_offset 7, -4
 3491 0002 83B0     		sub	sp, sp, #12
 3492              	.LCFI49:
 3493              		.cfi_def_cfa_offset 16
 3494 0004 00AF     		add	r7, sp, #0
 3495              	.LCFI50:
 3496              		.cfi_def_cfa_register 7
 3497 0006 7860     		str	r0, [r7, #4]
 3498 0008 3960     		str	r1, [r7]
1699:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   /* Set all possible values for the Clock type parameter --------------------*/
1700:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_D1PCLK1 
 3499              		.loc 1 1700 32
 3500 000a 7B68     		ldr	r3, [r7, #4]
 3501 000c 3F22     		movs	r2, #63
 3502 000e 1A60     		str	r2, [r3]
1701:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****                                  RCC_CLOCKTYPE_PCLK2 |  RCC_CLOCKTYPE_D3PCLK1  ;
1702:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
1703:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   /* Get the SYSCLK configuration --------------------------------------------*/
1704:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 3503              		.loc 1 1704 51
 3504 0010 1A4B     		ldr	r3, .L205
 3505 0012 1B69     		ldr	r3, [r3, #16]
 3506              		.loc 1 1704 37
 3507 0014 03F00702 		and	r2, r3, #7
 3508              		.loc 1 1704 35
 3509 0018 7B68     		ldr	r3, [r7, #4]
 3510 001a 5A60     		str	r2, [r3, #4]
1705:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
1706:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** #if defined(RCC_D1CFGR_D1CPRE)
1707:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   /* Get the SYSCLK configuration ----------------------------------------------*/
1708:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   RCC_ClkInitStruct->SYSCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1CPRE);
 3511              		.loc 1 1708 52
 3512 001c 174B     		ldr	r3, .L205
 3513 001e 9B69     		ldr	r3, [r3, #24]
 3514              		.loc 1 1708 38
 3515 0020 03F47062 		and	r2, r3, #3840
 3516              		.loc 1 1708 36
 3517 0024 7B68     		ldr	r3, [r7, #4]
 3518 0026 9A60     		str	r2, [r3, #8]
1709:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
1710:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   /* Get the D1HCLK configuration ----------------------------------------------*/
1711:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_HPRE);
 3519              		.loc 1 1711 52
 3520 0028 144B     		ldr	r3, .L205
 3521 002a 9B69     		ldr	r3, [r3, #24]
 3522              		.loc 1 1711 38
 3523 002c 03F00F02 		and	r2, r3, #15
 3524              		.loc 1 1711 36
 3525 0030 7B68     		ldr	r3, [r7, #4]
 3526 0032 DA60     		str	r2, [r3, #12]
1712:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
1713:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   /* Get the APB3 configuration ----------------------------------------------*/
1714:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   RCC_ClkInitStruct->APB3CLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1PPRE);
 3527              		.loc 1 1714 53
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccmqDRol.s 			page 94


 3528 0034 114B     		ldr	r3, .L205
 3529 0036 9B69     		ldr	r3, [r3, #24]
 3530              		.loc 1 1714 39
 3531 0038 03F07002 		and	r2, r3, #112
 3532              		.loc 1 1714 37
 3533 003c 7B68     		ldr	r3, [r7, #4]
 3534 003e 1A61     		str	r2, [r3, #16]
1715:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
1716:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   /* Get the APB1 configuration ----------------------------------------------*/
1717:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1);
 3535              		.loc 1 1717 53
 3536 0040 0E4B     		ldr	r3, .L205
 3537 0042 DB69     		ldr	r3, [r3, #28]
 3538              		.loc 1 1717 39
 3539 0044 03F07002 		and	r2, r3, #112
 3540              		.loc 1 1717 37
 3541 0048 7B68     		ldr	r3, [r7, #4]
 3542 004a 5A61     		str	r2, [r3, #20]
1718:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
1719:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   /* Get the APB2 configuration ----------------------------------------------*/
1720:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2);
 3543              		.loc 1 1720 53
 3544 004c 0B4B     		ldr	r3, .L205
 3545 004e DB69     		ldr	r3, [r3, #28]
 3546              		.loc 1 1720 39
 3547 0050 03F4E062 		and	r2, r3, #1792
 3548              		.loc 1 1720 37
 3549 0054 7B68     		ldr	r3, [r7, #4]
 3550 0056 9A61     		str	r2, [r3, #24]
1721:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
1722:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   /* Get the APB4 configuration ----------------------------------------------*/
1723:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->D3CFGR & RCC_D3CFGR_D3PPRE);
 3551              		.loc 1 1723 53
 3552 0058 084B     		ldr	r3, .L205
 3553 005a 1B6A     		ldr	r3, [r3, #32]
 3554              		.loc 1 1723 39
 3555 005c 03F07002 		and	r2, r3, #112
 3556              		.loc 1 1723 37
 3557 0060 7B68     		ldr	r3, [r7, #4]
 3558 0062 DA61     		str	r2, [r3, #28]
1724:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** #else
1725:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   /* Get the SYSCLK configuration ----------------------------------------------*/
1726:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   RCC_ClkInitStruct->SYSCLKDivider = (uint32_t)(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE);
1727:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
1728:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   /* Get the D1HCLK configuration ----------------------------------------------*/
1729:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE);
1730:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
1731:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   /* Get the APB3 configuration ----------------------------------------------*/
1732:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   RCC_ClkInitStruct->APB3CLKDivider = (uint32_t)(RCC->CDCFGR1 & RCC_CDCFGR1_CDPPRE);
1733:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
1734:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   /* Get the APB1 configuration ----------------------------------------------*/
1735:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1);
1736:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
1737:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   /* Get the APB2 configuration ----------------------------------------------*/
1738:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2);
1739:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
1740:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   /* Get the APB4 configuration ----------------------------------------------*/
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccmqDRol.s 			page 95


1741:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE);
1742:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** #endif
1743:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
1744:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   /* Get the Flash Wait State (Latency) configuration ------------------------*/
1745:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 3559              		.loc 1 1745 32
 3560 0064 064B     		ldr	r3, .L205+4
 3561 0066 1B68     		ldr	r3, [r3]
 3562              		.loc 1 1745 16
 3563 0068 03F00F02 		and	r2, r3, #15
 3564              		.loc 1 1745 14
 3565 006c 3B68     		ldr	r3, [r7]
 3566 006e 1A60     		str	r2, [r3]
1746:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** }
 3567              		.loc 1 1746 1
 3568 0070 00BF     		nop
 3569 0072 0C37     		adds	r7, r7, #12
 3570              	.LCFI51:
 3571              		.cfi_def_cfa_offset 4
 3572 0074 BD46     		mov	sp, r7
 3573              	.LCFI52:
 3574              		.cfi_def_cfa_register 13
 3575              		@ sp needed
 3576 0076 5DF8047B 		ldr	r7, [sp], #4
 3577              	.LCFI53:
 3578              		.cfi_restore 7
 3579              		.cfi_def_cfa_offset 0
 3580 007a 7047     		bx	lr
 3581              	.L206:
 3582              		.align	2
 3583              	.L205:
 3584 007c 00440258 		.word	1476543488
 3585 0080 00200052 		.word	1375739904
 3586              		.cfi_endproc
 3587              	.LFE344:
 3589              		.section	.text.HAL_RCC_NMI_IRQHandler,"ax",%progbits
 3590              		.align	1
 3591              		.global	HAL_RCC_NMI_IRQHandler
 3592              		.syntax unified
 3593              		.thumb
 3594              		.thumb_func
 3596              	HAL_RCC_NMI_IRQHandler:
 3597              	.LFB345:
1747:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
1748:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** /**
1749:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   * @brief This function handles the RCC CSS interrupt request.
1750:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   * @note This API should be called under the NMI_Handler().
1751:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   * @retval None
1752:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   */
1753:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** void HAL_RCC_NMI_IRQHandler(void)
1754:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** {
 3598              		.loc 1 1754 1
 3599              		.cfi_startproc
 3600              		@ args = 0, pretend = 0, frame = 0
 3601              		@ frame_needed = 1, uses_anonymous_args = 0
 3602 0000 80B5     		push	{r7, lr}
 3603              	.LCFI54:
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccmqDRol.s 			page 96


 3604              		.cfi_def_cfa_offset 8
 3605              		.cfi_offset 7, -8
 3606              		.cfi_offset 14, -4
 3607 0002 00AF     		add	r7, sp, #0
 3608              	.LCFI55:
 3609              		.cfi_def_cfa_register 7
1755:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   /* Check RCC CSSF flag  */
1756:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   if(__HAL_RCC_GET_IT(RCC_IT_CSS))
 3610              		.loc 1 1756 6
 3611 0004 074B     		ldr	r3, .L210
 3612 0006 5B6E     		ldr	r3, [r3, #100]
 3613 0008 03F48063 		and	r3, r3, #1024
 3614              		.loc 1 1756 5
 3615 000c B3F5806F 		cmp	r3, #1024
 3616 0010 05D1     		bne	.L209
1757:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   {
1758:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     /* RCC Clock Security System interrupt user callback */
1759:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     HAL_RCC_CCSCallback();
 3617              		.loc 1 1759 5
 3618 0012 FFF7FEFF 		bl	HAL_RCC_CSSCallback
1760:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
1761:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     /* Clear RCC CSS pending bit */
1762:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     __HAL_RCC_CLEAR_IT(RCC_IT_CSS);
 3619              		.loc 1 1762 5
 3620 0016 034B     		ldr	r3, .L210
 3621 0018 4FF48062 		mov	r2, #1024
 3622 001c 9A66     		str	r2, [r3, #104]
 3623              	.L209:
1763:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   }
1764:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** }
 3624              		.loc 1 1764 1
 3625 001e 00BF     		nop
 3626 0020 80BD     		pop	{r7, pc}
 3627              	.L211:
 3628 0022 00BF     		.align	2
 3629              	.L210:
 3630 0024 00440258 		.word	1476543488
 3631              		.cfi_endproc
 3632              	.LFE345:
 3634              		.section	.text.HAL_RCC_CSSCallback,"ax",%progbits
 3635              		.align	1
 3636              		.weak	HAL_RCC_CSSCallback
 3637              		.syntax unified
 3638              		.thumb
 3639              		.thumb_func
 3641              	HAL_RCC_CSSCallback:
 3642              	.LFB346:
1765:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
1766:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** /**
1767:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   * @brief  RCC Clock Security System interrupt callback
1768:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   * @retval none
1769:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   */
1770:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** __weak void HAL_RCC_CCSCallback(void)
1771:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** {
 3643              		.loc 1 1771 1
 3644              		.cfi_startproc
 3645              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccmqDRol.s 			page 97


 3646              		@ frame_needed = 1, uses_anonymous_args = 0
 3647              		@ link register save eliminated.
 3648 0000 80B4     		push	{r7}
 3649              	.LCFI56:
 3650              		.cfi_def_cfa_offset 4
 3651              		.cfi_offset 7, -4
 3652 0002 00AF     		add	r7, sp, #0
 3653              	.LCFI57:
 3654              		.cfi_def_cfa_register 7
1772:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   /* NOTE : This function Should not be modified, when the callback is needed,
1773:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****             the HAL_RCC_CCSCallback could be implemented in the user file
1774:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****    */
1775:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** }
 3655              		.loc 1 1775 1
 3656 0004 00BF     		nop
 3657 0006 BD46     		mov	sp, r7
 3658              	.LCFI58:
 3659              		.cfi_def_cfa_register 13
 3660              		@ sp needed
 3661 0008 5DF8047B 		ldr	r7, [sp], #4
 3662              	.LCFI59:
 3663              		.cfi_restore 7
 3664              		.cfi_def_cfa_offset 0
 3665 000c 7047     		bx	lr
 3666              		.cfi_endproc
 3667              	.LFE346:
 3669              		.text
 3670              	.Letext0:
 3671              		.file 2 "/Users/seojisu/Library/Arm-GCC-xPack/arm-none-eabi/include/machine/_default_types.h"
 3672              		.file 3 "/Users/seojisu/Library/Arm-GCC-xPack/arm-none-eabi/include/sys/_stdint.h"
 3673              		.file 4 "Drivers/CMSIS/Device/ST/STM32H7xx/Include/system_stm32h7xx.h"
 3674              		.file 5 "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h743xx.h"
 3675              		.file 6 "/Users/seojisu/Library/Arm-GCC-xPack/arm-none-eabi/include/math.h"
 3676              		.file 7 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h"
 3677              		.file 8 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc.h"
 3678              		.file 9 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio.h"
 3679              		.file 10 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal.h"
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccmqDRol.s 			page 98


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32h7xx_hal_rcc.c
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccmqDRol.s:19     .text.HAL_RCC_DeInit:0000000000000000 $t
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccmqDRol.s:25     .text.HAL_RCC_DeInit:0000000000000000 HAL_RCC_DeInit
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccmqDRol.s:394    .text.HAL_RCC_DeInit:000000000000022c $d
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccmqDRol.s:408    .text.HAL_RCC_OscConfig:0000000000000000 $t
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccmqDRol.s:414    .text.HAL_RCC_OscConfig:0000000000000000 HAL_RCC_OscConfig
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccmqDRol.s:828    .text.HAL_RCC_OscConfig:0000000000000288 $d
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccmqDRol.s:831    .text.HAL_RCC_OscConfig:000000000000028c $t
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccmqDRol.s:1222   .text.HAL_RCC_OscConfig:00000000000004f8 $d
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccmqDRol.s:1225   .text.HAL_RCC_OscConfig:00000000000004fc $t
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccmqDRol.s:1584   .text.HAL_RCC_OscConfig:000000000000076c $d
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccmqDRol.s:1590   .text.HAL_RCC_OscConfig:000000000000077c $t
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccmqDRol.s:1748   .text.HAL_RCC_OscConfig:0000000000000858 $d
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccmqDRol.s:1753   .text.HAL_RCC_ClockConfig:0000000000000000 $t
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccmqDRol.s:1759   .text.HAL_RCC_ClockConfig:0000000000000000 HAL_RCC_ClockConfig
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccmqDRol.s:2139   .text.HAL_RCC_ClockConfig:0000000000000240 $d
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccmqDRol.s:2143   .text.HAL_RCC_ClockConfig:0000000000000248 $t
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccmqDRol.s:2564   .text.HAL_RCC_GetSysClockFreq:0000000000000000 HAL_RCC_GetSysClockFreq
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccmqDRol.s:2318   .text.HAL_RCC_ClockConfig:0000000000000358 $d
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccmqDRol.s:2327   .text.HAL_RCC_MCOConfig:0000000000000000 $t
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccmqDRol.s:2333   .text.HAL_RCC_MCOConfig:0000000000000000 HAL_RCC_MCOConfig
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccmqDRol.s:2461   .text.HAL_RCC_MCOConfig:00000000000000c8 $d
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccmqDRol.s:2468   .text.HAL_RCC_EnableCSS:0000000000000000 $t
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccmqDRol.s:2474   .text.HAL_RCC_EnableCSS:0000000000000000 HAL_RCC_EnableCSS
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccmqDRol.s:2508   .text.HAL_RCC_EnableCSS:000000000000001c $d
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccmqDRol.s:2513   .text.HAL_RCC_DisableCSS:0000000000000000 $t
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccmqDRol.s:2519   .text.HAL_RCC_DisableCSS:0000000000000000 HAL_RCC_DisableCSS
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccmqDRol.s:2553   .text.HAL_RCC_DisableCSS:000000000000001c $d
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccmqDRol.s:2558   .text.HAL_RCC_GetSysClockFreq:0000000000000000 $t
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccmqDRol.s:2593   .text.HAL_RCC_GetSysClockFreq:000000000000001c $d
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccmqDRol.s:2618   .text.HAL_RCC_GetSysClockFreq:0000000000000080 $t
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccmqDRol.s:2933   .text.HAL_RCC_GetSysClockFreq:00000000000002d4 $d
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccmqDRol.s:2945   .text.HAL_RCC_GetHCLKFreq:0000000000000000 $t
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccmqDRol.s:2951   .text.HAL_RCC_GetHCLKFreq:0000000000000000 HAL_RCC_GetHCLKFreq
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccmqDRol.s:3021   .text.HAL_RCC_GetHCLKFreq:0000000000000050 $d
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccmqDRol.s:3029   .text.HAL_RCC_GetPCLK1Freq:0000000000000000 $t
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccmqDRol.s:3035   .text.HAL_RCC_GetPCLK1Freq:0000000000000000 HAL_RCC_GetPCLK1Freq
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccmqDRol.s:3071   .text.HAL_RCC_GetPCLK1Freq:0000000000000024 $d
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccmqDRol.s:3077   .text.HAL_RCC_GetPCLK2Freq:0000000000000000 $t
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccmqDRol.s:3083   .text.HAL_RCC_GetPCLK2Freq:0000000000000000 HAL_RCC_GetPCLK2Freq
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccmqDRol.s:3119   .text.HAL_RCC_GetPCLK2Freq:0000000000000024 $d
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccmqDRol.s:3125   .text.HAL_RCC_GetOscConfig:0000000000000000 $t
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccmqDRol.s:3131   .text.HAL_RCC_GetOscConfig:0000000000000000 HAL_RCC_GetOscConfig
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccmqDRol.s:3469   .text.HAL_RCC_GetOscConfig:00000000000001d8 $d
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccmqDRol.s:3474   .text.HAL_RCC_GetClockConfig:0000000000000000 $t
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccmqDRol.s:3480   .text.HAL_RCC_GetClockConfig:0000000000000000 HAL_RCC_GetClockConfig
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccmqDRol.s:3584   .text.HAL_RCC_GetClockConfig:000000000000007c $d
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccmqDRol.s:3590   .text.HAL_RCC_NMI_IRQHandler:0000000000000000 $t
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccmqDRol.s:3596   .text.HAL_RCC_NMI_IRQHandler:0000000000000000 HAL_RCC_NMI_IRQHandler
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccmqDRol.s:3641   .text.HAL_RCC_CSSCallback:0000000000000000 HAL_RCC_CSSCallback
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccmqDRol.s:3630   .text.HAL_RCC_NMI_IRQHandler:0000000000000024 $d
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccmqDRol.s:3635   .text.HAL_RCC_CSSCallback:0000000000000000 $t

UNDEFINED SYMBOLS
HAL_GetTick
HAL_InitTick
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccmqDRol.s 			page 99


SystemCoreClock
SystemD2Clock
uwTickPrio
HAL_GetREVID
D1CorePrescTable
HAL_GPIO_Init
