# zsim stats
===
root: # Stats
 contention: # Contention simulation stats
  domain-0: # Domain stats
   time: 193726935 # Weave simulation time
 time: # Simulator time breakdown
  init: 1812048235177
  bound: 7083406581
  weave: 703836546
  ff: 0
 trigger: 20000 # Reason for this stats dump
 phase: 6713 # Simulated phases
 westmere: # Core stats
  westmere-0: # Core stats
   cycles: 67131058 # Simulated unhalted cycles
   cCycles: 3737303 # Cycles due to contention stalls
   instrs: 100005147 # Simulated instructions
   uops: 118709554 # Retired micro-ops
   bbls: 29226918 # Basic blocks
   approxInstrs: 341478 # Instrs with approx uop decoding
   mispredBranches: 252073 # Mispredicted branches
   condBranches: 21285717 # conditional branches
 l1i: # Cache stats
  l1i-0: # Filter cache stats
   fhGETS: 27070163 # Filtered GETS hits
   fhGETX: 0 # Filtered GETX hits
   hGETS: 3063799 # GETS hits
   hGETX: 0 # GETX hits
   mGETS: 449917 # GETS misses
   mGETXIM: 0 # GETX I->M misses
   mGETXSM: 0 # GETX S->M misses (upgrade misses)
   PUTS: 0 # Clean evictions (from lower level)
   PUTX: 0 # Dirty evictions (from lower level)
   INV: 2834 # Invalidates (from upper level)
   INVX: 0 # Downgrades (from upper level)
   FWD: 0 # Forwards (from upper level)
   latGETnl: 5787820 # GET request latency on next level
   latGETnet: 0 # GET request latency on network to next level
 l1d: # Cache stats
  l1d-0: # Filter cache stats
   fhGETS: 25776609 # Filtered GETS hits
   fhGETX: 9896258 # Filtered GETX hits
   hGETS: 4384399 # GETS hits
   hGETX: 1452264 # GETX hits
   mGETS: 1050120 # GETS misses
   mGETXIM: 222205 # GETX I->M misses
   mGETXSM: 0 # GETX S->M misses (upgrade misses)
   PUTS: 0 # Clean evictions (from lower level)
   PUTX: 0 # Dirty evictions (from lower level)
   INV: 1879 # Invalidates (from upper level)
   INVX: 0 # Downgrades (from upper level)
   FWD: 0 # Forwards (from upper level)
   latGETnl: 38691478 # GET request latency on next level
   latGETnet: 0 # GET request latency on network to next level
 l2: # Cache stats
  l2-0: # Cache stats
   hGETS: 1298344 # GETS hits
   hGETX: 28531 # GETX hits
   mGETS: 201693 # GETS misses
   mGETXIM: 193674 # GETX I->M misses
   mGETXSM: 0 # GETX S->M misses (upgrade misses)
   PUTS: 1363199 # Clean evictions (from lower level)
   PUTX: 353447 # Dirty evictions (from lower level)
   INV: 6081 # Invalidates (from upper level)
   INVX: 0 # Downgrades (from upper level)
   FWD: 0 # Forwards (from upper level)
   latGETnl: 27256878 # GET request latency on next level
   latGETnet: 0 # GET request latency on network to next level
 l3: # Cache stats
  l3-0: # Cache stats
   hGETS: 138943 # GETS hits
   hGETX: 59001 # GETX hits
   mGETS: 62750 # GETS misses
   mGETXIM: 134673 # GETX I->M misses
   mGETXSM: 0 # GETX S->M misses (upgrade misses)
   PUTS: 109103 # Clean evictions (from lower level)
   PUTX: 276090 # Dirty evictions (from lower level)
   INV: 0 # Invalidates (from upper level)
   INVX: 0 # Downgrades (from upper level)
   FWD: 0 # Forwards (from upper level)
   latGETnl: 17768070 # GET request latency on next level
   latGETnet: 0 # GET request latency on network to next level
   part: # Vantage replacement policy stats
    ffaProms: 19523 # Promotions from unmanaged region
    updCycles: 67120000 # Cycles of updates experienced on size-cycle counters
    part-0: # Partition stats
     sz: 27785 # Actual size
     xSz: 32740 # Extended actual size, including lines currently demoted to FFA
     tgtSz: 27776 # Target size
     stTgtSz: 27776 # Short-term target size (used with smoothedTransients)
     hits: 197944 # Hits
     misses: 197423 # Misses
     dems: 124617 # Demotions
     evs: 64544 # Evictions
     szCycles: 1777496290000 # Cumulative per-cycle sum of sz
     xSzCycles: 2022443380000 # Cumulative per-cycle sum of xSz
    part-1: # Partition stats
     sz: 4983 # Actual size
     xSz: 28 # Extended actual size, including lines currently demoted to FFA
     tgtSz: 0 # Target size
     stTgtSz: 0 # Short-term target size (used with smoothedTransients)
     hits: 0 # Hits
     misses: 0 # Misses
     dems: 0 # Demotions
     evs: 132879 # Evictions
     szCycles: 421891870000 # Cumulative per-cycle sum of sz
     xSzCycles: 176944780000 # Cumulative per-cycle sum of xSz
 mem: # Memory controller stats
  mem-0: # Memory controller stats
   rd: 49165 # Read requests
   wr: 33160 # Write requests
   rdlat: 6639938 # Total latency experienced by read requests
   wrlat: 5157871 # Total latency experienced by write requests
   rdhits: 72 # Read row hits
   wrhits: 42 # Write row hits
   mlh: # latency histogram for memory requests
    0: 0
    1: 0
    2: 0
    3: 0
    4: 0
    5: 0
    6: 0
    7: 0
    8: 0
    9: 0
    10: 0
    11: 4
    12: 6
    13: 46155
    14: 1045
    15: 684
    16: 468
    17: 37
    18: 22
    19: 28
    20: 38
    21: 24
    22: 18
    23: 46
    24: 66
    25: 45
    26: 14
    27: 20
    28: 20
    29: 20
    30: 26
    31: 37
    32: 34
    33: 30
    34: 20
    35: 35
    36: 29
    37: 28
    38: 30
    39: 29
    40: 31
    41: 21
    42: 23
    43: 13
    44: 3
    45: 11
    46: 2
    47: 1
    48: 0
    49: 1
    50: 1
    51: 0
    52: 0
    53: 0
    54: 0
    55: 0
    56: 0
    57: 0
    58: 0
    59: 0
    60: 0
    61: 0
    62: 0
    63: 0
    64: 0
    65: 0
    66: 0
    67: 0
    68: 0
    69: 0
    70: 0
    71: 0
    72: 0
    73: 0
    74: 0
    75: 0
    76: 0
    77: 0
    78: 0
    79: 0
    80: 0
    81: 0
    82: 0
    83: 0
    84: 0
    85: 0
    86: 0
    87: 0
    88: 0
    89: 0
    90: 0
    91: 0
    92: 0
    93: 0
    94: 0
    95: 0
    96: 0
    97: 0
    98: 0
    99: 0
  mem-1: # Memory controller stats
   rd: 49526 # Read requests
   wr: 33347 # Write requests
   rdlat: 6683777 # Total latency experienced by read requests
   wrlat: 5183619 # Total latency experienced by write requests
   rdhits: 76 # Read row hits
   wrhits: 43 # Write row hits
   mlh: # latency histogram for memory requests
    0: 0
    1: 0
    2: 0
    3: 0
    4: 0
    5: 0
    6: 0
    7: 0
    8: 0
    9: 0
    10: 0
    11: 4
    12: 5
    13: 46463
    14: 1051
    15: 729
    16: 485
    17: 65
    18: 39
    19: 34
    20: 22
    21: 28
    22: 32
    23: 29
    24: 56
    25: 25
    26: 15
    27: 18
    28: 25
    29: 20
    30: 18
    31: 24
    32: 35
    33: 25
    34: 30
    35: 24
    36: 26
    37: 30
    38: 28
    39: 34
    40: 23
    41: 22
    42: 24
    43: 11
    44: 10
    45: 8
    46: 4
    47: 3
    48: 2
    49: 0
    50: 0
    51: 0
    52: 0
    53: 0
    54: 0
    55: 0
    56: 0
    57: 0
    58: 0
    59: 0
    60: 0
    61: 0
    62: 0
    63: 0
    64: 0
    65: 0
    66: 0
    67: 0
    68: 0
    69: 0
    70: 0
    71: 0
    72: 0
    73: 0
    74: 0
    75: 0
    76: 0
    77: 0
    78: 0
    79: 0
    80: 0
    81: 0
    82: 0
    83: 0
    84: 0
    85: 0
    86: 0
    87: 0
    88: 0
    89: 0
    90: 0
    91: 0
    92: 0
    93: 0
    94: 0
    95: 0
    96: 0
    97: 0
    98: 0
    99: 0
  mem-2: # Memory controller stats
   rd: 49538 # Read requests
   wr: 33378 # Write requests
   rdlat: 6678301 # Total latency experienced by read requests
   wrlat: 5203148 # Total latency experienced by write requests
   rdhits: 47 # Read row hits
   wrhits: 58 # Write row hits
   mlh: # latency histogram for memory requests
    0: 0
    1: 0
    2: 0
    3: 0
    4: 0
    5: 0
    6: 0
    7: 0
    8: 0
    9: 0
    10: 0
    11: 4
    12: 6
    13: 46497
    14: 1057
    15: 749
    16: 506
    17: 47
    18: 22
    19: 30
    20: 19
    21: 25
    22: 27
    23: 30
    24: 37
    25: 39
    26: 21
    27: 21
    28: 24
    29: 18
    30: 20
    31: 30
    32: 26
    33: 25
    34: 28
    35: 17
    36: 21
    37: 28
    38: 33
    39: 29
    40: 22
    41: 18
    42: 23
    43: 15
    44: 8
    45: 4
    46: 1
    47: 4
    48: 6
    49: 1
    50: 0
    51: 0
    52: 0
    53: 0
    54: 0
    55: 0
    56: 0
    57: 0
    58: 0
    59: 0
    60: 0
    61: 0
    62: 0
    63: 0
    64: 0
    65: 0
    66: 0
    67: 0
    68: 0
    69: 0
    70: 0
    71: 0
    72: 0
    73: 0
    74: 0
    75: 0
    76: 0
    77: 0
    78: 0
    79: 0
    80: 0
    81: 0
    82: 0
    83: 0
    84: 0
    85: 0
    86: 0
    87: 0
    88: 0
    89: 0
    90: 0
    91: 0
    92: 0
    93: 0
    94: 0
    95: 0
    96: 0
    97: 0
    98: 0
    99: 0
  mem-3: # Memory controller stats
   rd: 49194 # Read requests
   wr: 33110 # Write requests
   rdlat: 6628480 # Total latency experienced by read requests
   wrlat: 5148584 # Total latency experienced by write requests
   rdhits: 37 # Read row hits
   wrhits: 49 # Write row hits
   mlh: # latency histogram for memory requests
    0: 0
    1: 0
    2: 0
    3: 0
    4: 0
    5: 0
    6: 0
    7: 0
    8: 0
    9: 0
    10: 0
    11: 3
    12: 5
    13: 46275
    14: 1001
    15: 688
    16: 485
    17: 42
    18: 33
    19: 29
    20: 37
    21: 22
    22: 26
    23: 39
    24: 58
    25: 39
    26: 17
    27: 22
    28: 23
    29: 14
    30: 23
    31: 18
    32: 28
    33: 19
    34: 26
    35: 25
    36: 24
    37: 21
    38: 31
    39: 22
    40: 19
    41: 24
    42: 24
    43: 13
    44: 6
    45: 6
    46: 2
    47: 0
    48: 4
    49: 1
    50: 0
    51: 0
    52: 0
    53: 0
    54: 0
    55: 0
    56: 0
    57: 0
    58: 0
    59: 0
    60: 0
    61: 0
    62: 0
    63: 0
    64: 0
    65: 0
    66: 0
    67: 0
    68: 0
    69: 0
    70: 0
    71: 0
    72: 0
    73: 0
    74: 0
    75: 0
    76: 0
    77: 0
    78: 0
    79: 0
    80: 0
    81: 0
    82: 0
    83: 0
    84: 0
    85: 0
    86: 0
    87: 0
    88: 0
    89: 0
    90: 0
    91: 0
    92: 0
    93: 0
    94: 0
    95: 0
    96: 0
    97: 0
    98: 0
    99: 0
 sched: # Scheduler stats
  thCr: 1 # Threads created
  thFn: 1 # Threads finished
  schedEvs: 1 # Schedule events
  waitEvs: 0 # Wait events
  handoffEvs: 0 # Handoff events
  sleepEvs: 0 # Sleep events
  idlePhases: 0 # Phases with no thread active
  idlePeriods: 0 # Periods with no thread active
  occHist: # Occupancy histogram
   0: 0
   1: 6713
  rqSzHist: # Run queue size histogram
   0: 6713
   1: 0
   2: 0
   3: 0
   4: 0
   5: 0
   6: 0
   7: 0
   8: 0
   9: 0
   10: 0
   11: 0
   12: 0
   13: 0
   14: 0
   15: 0
   16: 0
 procCycles: # Per-process unhalted core cycles
  0: 67131058
  1: 0
  2: 0
  3: 0
  4: 0
  5: 0
  6: 0
  7: 0
  8: 0
  9: 0
  10: 0
  11: 0
  12: 0
  13: 0
  14: 0
  15: 0
  16: 0
  17: 0
  18: 0
  19: 0
  20: 0
  21: 0
  22: 0
  23: 0
  24: 0
  25: 0
  26: 0
  27: 0
  28: 0
  29: 0
  30: 0
  31: 0
  32: 0
  33: 0
  34: 0
  35: 0
  36: 0
  37: 0
  38: 0
  39: 0
  40: 0
  41: 0
  42: 0
  43: 0
  44: 0
  45: 0
  46: 0
  47: 0
  48: 0
  49: 0
  50: 0
  51: 0
  52: 0
  53: 0
  54: 0
  55: 0
  56: 0
  57: 0
  58: 0
  59: 0
  60: 0
  61: 0
  62: 0
  63: 0
 procInstrs: # Per-process instructions
  0: 100005147
  1: 0
  2: 0
  3: 0
  4: 0
  5: 0
  6: 0
  7: 0
  8: 0
  9: 0
  10: 0
  11: 0
  12: 0
  13: 0
  14: 0
  15: 0
  16: 0
  17: 0
  18: 0
  19: 0
  20: 0
  21: 0
  22: 0
  23: 0
  24: 0
  25: 0
  26: 0
  27: 0
  28: 0
  29: 0
  30: 0
  31: 0
  32: 0
  33: 0
  34: 0
  35: 0
  36: 0
  37: 0
  38: 0
  39: 0
  40: 0
  41: 0
  42: 0
  43: 0
  44: 0
  45: 0
  46: 0
  47: 0
  48: 0
  49: 0
  50: 0
  51: 0
  52: 0
  53: 0
  54: 0
  55: 0
  56: 0
  57: 0
  58: 0
  59: 0
  60: 0
  61: 0
  62: 0
  63: 0
 heartbeats: # Per-process heartbeats
  0: 0
  1: 0
  2: 0
  3: 0
  4: 0
  5: 0
  6: 0
  7: 0
  8: 0
  9: 0
  10: 0
  11: 0
  12: 0
  13: 0
  14: 0
  15: 0
  16: 0
  17: 0
  18: 0
  19: 0
  20: 0
  21: 0
  22: 0
  23: 0
  24: 0
  25: 0
  26: 0
  27: 0
  28: 0
  29: 0
  30: 0
  31: 0
  32: 0
  33: 0
  34: 0
  35: 0
  36: 0
  37: 0
  38: 0
  39: 0
  40: 0
  41: 0
  42: 0
  43: 0
  44: 0
  45: 0
  46: 0
  47: 0
  48: 0
  49: 0
  50: 0
  51: 0
  52: 0
  53: 0
  54: 0
  55: 0
  56: 0
  57: 0
  58: 0
  59: 0
  60: 0
  61: 0
  62: 0
  63: 0
===
