#! c:/iverilog/bin/vvp
:ivl_version "0.10.0 (devel)" "(s20130827)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_007C0998 .scope module, "summator_bit1_test" "summator_bit1_test" 2 2;
 .timescale 0 0;
v008DF3B8_0 .var "clk", 0 0;
v008DF410_0 .var "counter", 1 0;
v008DF468_0 .net "number0", 0 0, L_008DF728;  1 drivers
v008DF4C0_0 .net "number1", 0 0, L_008DF780;  1 drivers
v008DF518_0 .net "w_data", 1 0, L_008DF6D0;  1 drivers
v008DF570_0 .net "w_data_calculated", 0 0, v008DF2B0_0;  1 drivers
v008DF5C8_0 .var "wdata", 1 0;
v008DF620_0 .var "wr", 0 0;
L_008DF6D0 .concat8 [ 1 1 0 0], v008DF258_0, v008DF200_0;
L_008DF728 .part v008DF410_0, 0, 1;
L_008DF780 .part v008DF410_0, 1, 1;
S_008DB738 .scope module, "summator1bit" "summator_bit1" 2 19, 3 1 0, S_007C0998;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_number0"
    .port_info 1 /INPUT 1 "input_number1"
    .port_info 2 /INPUT 1 "input_clk"
    .port_info 3 /INPUT 1 "input_write_enabled"
    .port_info 4 /OUTPUT 1 "output_bit1"
    .port_info 5 /OUTPUT 1 "output_bit2"
    .port_info 6 /OUTPUT 1 "output_calculated"
P_007D1F78 .param/l "serial_number" 0 3 2, +C4<0111010110111100110100010101>;
L_007E37E0 .functor AND 1, L_008DF728, L_008DF780, C4<1>, C4<1>;
L_007E3828 .functor AND 1, L_008DF728, L_008DF780, C4<1>, C4<1>;
L_007E3870 .functor OR 1, L_008DF728, L_008DF780, C4<0>, C4<0>;
L_007E38B8 .functor AND 1, L_008DF678, L_007E3870, C4<1>, C4<1>;
L_007E3900 .functor BUFZ 1, v008DF308_0, C4<0>, C4<0>, C4<0>;
v008D4CE0_0 .net *"_s2", 0 0, L_007E3828;  1 drivers
v007D2858_0 .net *"_s5", 0 0, L_008DF678;  1 drivers
v007D28B0_0 .net *"_s6", 0 0, L_007E3870;  1 drivers
v008DEFF0_0 .net "bit0", 0 0, L_007E38B8;  1 drivers
v008DF048_0 .net "bit1", 0 0, L_007E37E0;  1 drivers
v008DF0A0_0 .net "input_clk", 0 0, v008DF3B8_0;  1 drivers
v008DF0F8_0 .net "input_number0", 0 0, L_008DF728;  alias, 1 drivers
v008DF150_0 .net "input_number1", 0 0, L_008DF780;  alias, 1 drivers
v008DF1A8_0 .net "input_write_enabled", 0 0, v008DF620_0;  1 drivers
v008DF200_0 .var "output_bit1", 0 0;
v008DF258_0 .var "output_bit2", 0 0;
v008DF2B0_0 .var "output_calculated", 0 0;
v008DF308_0 .var "r_calculated", 0 0;
v008DF360_0 .net "w_calculated", 0 0, L_007E3900;  1 drivers
E_007D1FF0 .event posedge, v008DF0A0_0;
L_008DF678 .reduce/nor L_007E3828;
    .scope S_008DB738;
T_0 ;
    %wait E_007D1FF0;
    %load/v 8, v008DF1A8_0, 1;
    %jmp/0xz  T_0.0, 8;
    %load/v 8, v008DF048_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v008DF200_0, 0, 8;
    %load/v 8, v008DEFF0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v008DF258_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v008DF308_0, 0, 1;
    %load/v 8, v008DF360_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v008DF2B0_0, 0, 8;
    %vpi_call 3 50 "$display", "summator 1 bit %d: Writte enabled, input=%b%b, output=%b%b", P_007D1F78, v008DF0F8_0, v008DF150_0, v008DF200_0, v008DF258_0 {0 0};
    %jmp T_0.1;
T_0.0 ;
    %ix/load 0, 1, 0;
    %assign/v0 v008DF200_0, 0, 2;
    %ix/load 0, 1, 0;
    %assign/v0 v008DF258_0, 0, 2;
    %ix/load 0, 1, 0;
    %assign/v0 v008DF308_0, 0, 0;
    %load/v 8, v008DF308_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v008DF2B0_0, 0, 8;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_007C0998;
T_1 ;
    %delay 10, 0;
    %load/v 8, v008DF3B8_0, 1;
    %inv 8, 1;
    %set/v v008DF3B8_0, 8, 1;
    %load/v 8, v008DF620_0, 1;
    %cmpi/u 8, 0, 1;
    %jmp/0xz  T_1.0, 4;
    %load/v 8, v008DF410_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_1.2, 4;
    %movi 8, 1, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v008DF410_0, 0, 8;
    %jmp T_1.3;
T_1.2 ;
    %load/v 8, v008DF410_0, 2;
    %cmpi/u 8, 1, 2;
    %jmp/0xz  T_1.4, 4;
    %movi 8, 2, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v008DF410_0, 0, 8;
    %jmp T_1.5;
T_1.4 ;
    %load/v 8, v008DF410_0, 2;
    %cmpi/u 8, 2, 2;
    %jmp/0xz  T_1.6, 4;
    %ix/load 0, 2, 0;
    %assign/v0 v008DF410_0, 0, 1;
    %jmp T_1.7;
T_1.6 ;
    %load/v 8, v008DF410_0, 2;
    %cmpi/u 8, 3, 2;
    %jmp/0xz  T_1.8, 4;
    %ix/load 0, 2, 0;
    %assign/v0 v008DF410_0, 0, 0;
    %jmp T_1.9;
T_1.8 ;
    %ix/load 0, 2, 0;
    %assign/v0 v008DF410_0, 0, 0;
T_1.9 ;
T_1.7 ;
T_1.5 ;
T_1.3 ;
    %ix/load 0, 1, 0;
    %assign/v0 v008DF620_0, 0, 1;
T_1.0 ;
    %load/v 8, v008DF570_0, 1;
    %pad 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_1.10, 4;
    %vpi_call 2 60 "$display", "summator_bit1_test (%d): %d", P_007D1F78, v008DF518_0 {0 0};
    %load/v 8, v008DF518_0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v008DF5C8_0, 0, 8;
    %load/v 8, v008DF620_0, 1;
    %jmp/0xz  T_1.12, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v008DF620_0, 0, 0;
T_1.12 ;
T_1.10 ;
    %jmp T_1;
    .thread T_1;
    .scope S_007C0998;
T_2 ;
    %set/v v008DF3B8_0, 0, 1;
    %set/v v008DF620_0, 0, 1;
    %set/v v008DF410_0, 0, 2;
    %delay 50, 0;
    %wait E_007D1FF0;
    %delay 0, 0;
    %wait E_007D1FF0;
    %delay 0, 0;
    %end;
    .thread T_2;
    .scope S_007C0998;
T_3 ;
    %delay 400, 0;
    %vpi_call 2 123 "$finish" {0 0};
    %end;
    .thread T_3;
    .scope S_007C0998;
T_4 ;
    %vpi_call 2 129 "$dumpfile", "out.vcd" {0 0};
    %vpi_call 2 130 "$dumpvars", 1'sb0, S_007C0998 {0 0};
    %end;
    .thread T_4;
    .scope S_007C0998;
T_5 ;
    %vpi_call 2 135 "$monitor", $stime, " ", v008DF3B8_0, " ", " ", v008DF468_0, v008DF4C0_0, " ", v008DF5C8_0, " ", v008DF620_0, " ", v008DF570_0 {0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "summator_bit1_test.v";
    "summator_bit1.v";
