Classic Timing Analyzer report for DTMF
Mon Jan 07 14:33:18 2008
Quartus II Version 7.1 Build 156 04/30/2007 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'ADCLRC'
  6. Clock Setup: 'BCLK'
  7. Clock Setup: 'clk24'
  8. tsu
  9. tco
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2007 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                         ;
+------------------------------+-------+---------------+----------------------------------+-----------------------------------------------------------------------------------------------------------------------------+----------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                                                                                                                        ; To                               ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+-----------------------------------------------------------------------------------------------------------------------------+----------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 7.061 ns                         ; reset                                                                                                                       ; SIGNAL_DELAY:inst8|SIGNAL_OUT[4] ; --         ; ADCLRC   ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 15.820 ns                        ; wm8731:inst|writer:u1|SCLK                                                                                                  ; SCLK                             ; clk24      ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 0.125 ns                         ; reset                                                                                                                       ; accumulator:inst2|PHASE1[4]      ; --         ; ADCLRC   ; 0            ;
; Clock Setup: 'ADCLRC'        ; N/A   ; None          ; 25.45 MHz ( period = 39.294 ns ) ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a9~portb_address_reg11 ; accumulator:inst7|REG2[28]       ; ADCLRC     ; ADCLRC   ; 0            ;
; Clock Setup: 'clk24'         ; N/A   ; None          ; 163.72 MHz ( period = 6.108 ns ) ; wm8731:inst|data[0]                                                                                                         ; wm8731:inst|writer:u1|SDIN       ; clk24      ; clk24    ; 0            ;
; Clock Setup: 'BCLK'          ; N/A   ; None          ; 289.69 MHz ( period = 3.452 ns ) ; wm8731:inst|i[0]                                                                                                            ; wm8731:inst|i[2]                 ; BCLK       ; BCLK     ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                                                                                                                             ;                                  ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+-----------------------------------------------------------------------------------------------------------------------------+----------------------------------+------------+----------+--------------+


+------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                             ;
+-------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                ; Setting            ; From ; To ; Entity Name ;
+-------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                           ; EP2C20F484C7       ;      ;    ;             ;
; Timing Models                                         ; Final              ;      ;    ;             ;
; Default hold multicycle                               ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains             ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                        ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                      ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                 ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements               ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                      ; Off                ;      ;    ;             ;
; Enable Clock Latency                                  ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                 ; 10                 ;      ;    ;             ;
; Number of paths to report                             ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                          ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                ; Off                ;      ;    ;             ;
; Report IO Paths Separately                            ; Off                ;      ;    ;             ;
+-------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; ADCLRC          ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; BCLK            ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; clk24           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'ADCLRC'                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                        ; To                                      ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 25.45 MHz ( period = 39.294 ns )                    ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a9~portb_address_reg0  ; accumulator:inst7|REG2[28]              ; ADCLRC     ; ADCLRC   ; None                        ; None                      ; 19.443 ns               ;
; N/A                                     ; 25.45 MHz ( period = 39.294 ns )                    ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a9~portb_address_reg1  ; accumulator:inst7|REG2[28]              ; ADCLRC     ; ADCLRC   ; None                        ; None                      ; 19.443 ns               ;
; N/A                                     ; 25.45 MHz ( period = 39.294 ns )                    ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a9~portb_address_reg2  ; accumulator:inst7|REG2[28]              ; ADCLRC     ; ADCLRC   ; None                        ; None                      ; 19.443 ns               ;
; N/A                                     ; 25.45 MHz ( period = 39.294 ns )                    ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a9~portb_address_reg3  ; accumulator:inst7|REG2[28]              ; ADCLRC     ; ADCLRC   ; None                        ; None                      ; 19.443 ns               ;
; N/A                                     ; 25.45 MHz ( period = 39.294 ns )                    ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a9~portb_address_reg4  ; accumulator:inst7|REG2[28]              ; ADCLRC     ; ADCLRC   ; None                        ; None                      ; 19.443 ns               ;
; N/A                                     ; 25.45 MHz ( period = 39.294 ns )                    ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a9~portb_address_reg5  ; accumulator:inst7|REG2[28]              ; ADCLRC     ; ADCLRC   ; None                        ; None                      ; 19.443 ns               ;
; N/A                                     ; 25.45 MHz ( period = 39.294 ns )                    ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a9~portb_address_reg6  ; accumulator:inst7|REG2[28]              ; ADCLRC     ; ADCLRC   ; None                        ; None                      ; 19.443 ns               ;
; N/A                                     ; 25.45 MHz ( period = 39.294 ns )                    ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a9~portb_address_reg7  ; accumulator:inst7|REG2[28]              ; ADCLRC     ; ADCLRC   ; None                        ; None                      ; 19.443 ns               ;
; N/A                                     ; 25.45 MHz ( period = 39.294 ns )                    ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a9~portb_address_reg8  ; accumulator:inst7|REG2[28]              ; ADCLRC     ; ADCLRC   ; None                        ; None                      ; 19.443 ns               ;
; N/A                                     ; 25.45 MHz ( period = 39.294 ns )                    ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a9~portb_address_reg9  ; accumulator:inst7|REG2[28]              ; ADCLRC     ; ADCLRC   ; None                        ; None                      ; 19.443 ns               ;
; N/A                                     ; 25.45 MHz ( period = 39.294 ns )                    ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a9~portb_address_reg10 ; accumulator:inst7|REG2[28]              ; ADCLRC     ; ADCLRC   ; None                        ; None                      ; 19.443 ns               ;
; N/A                                     ; 25.45 MHz ( period = 39.294 ns )                    ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a9~portb_address_reg11 ; accumulator:inst7|REG2[28]              ; ADCLRC     ; ADCLRC   ; None                        ; None                      ; 19.443 ns               ;
; N/A                                     ; 25.50 MHz ( period = 39.220 ns )                    ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a9~portb_address_reg0  ; accumulator:inst7|REG2[24]              ; ADCLRC     ; ADCLRC   ; None                        ; None                      ; 19.406 ns               ;
; N/A                                     ; 25.50 MHz ( period = 39.220 ns )                    ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a9~portb_address_reg1  ; accumulator:inst7|REG2[24]              ; ADCLRC     ; ADCLRC   ; None                        ; None                      ; 19.406 ns               ;
; N/A                                     ; 25.50 MHz ( period = 39.220 ns )                    ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a9~portb_address_reg2  ; accumulator:inst7|REG2[24]              ; ADCLRC     ; ADCLRC   ; None                        ; None                      ; 19.406 ns               ;
; N/A                                     ; 25.50 MHz ( period = 39.220 ns )                    ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a9~portb_address_reg3  ; accumulator:inst7|REG2[24]              ; ADCLRC     ; ADCLRC   ; None                        ; None                      ; 19.406 ns               ;
; N/A                                     ; 25.50 MHz ( period = 39.220 ns )                    ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a9~portb_address_reg4  ; accumulator:inst7|REG2[24]              ; ADCLRC     ; ADCLRC   ; None                        ; None                      ; 19.406 ns               ;
; N/A                                     ; 25.50 MHz ( period = 39.220 ns )                    ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a9~portb_address_reg5  ; accumulator:inst7|REG2[24]              ; ADCLRC     ; ADCLRC   ; None                        ; None                      ; 19.406 ns               ;
; N/A                                     ; 25.50 MHz ( period = 39.220 ns )                    ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a9~portb_address_reg6  ; accumulator:inst7|REG2[24]              ; ADCLRC     ; ADCLRC   ; None                        ; None                      ; 19.406 ns               ;
; N/A                                     ; 25.50 MHz ( period = 39.220 ns )                    ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a9~portb_address_reg7  ; accumulator:inst7|REG2[24]              ; ADCLRC     ; ADCLRC   ; None                        ; None                      ; 19.406 ns               ;
; N/A                                     ; 25.50 MHz ( period = 39.220 ns )                    ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a9~portb_address_reg8  ; accumulator:inst7|REG2[24]              ; ADCLRC     ; ADCLRC   ; None                        ; None                      ; 19.406 ns               ;
; N/A                                     ; 25.50 MHz ( period = 39.220 ns )                    ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a9~portb_address_reg9  ; accumulator:inst7|REG2[24]              ; ADCLRC     ; ADCLRC   ; None                        ; None                      ; 19.406 ns               ;
; N/A                                     ; 25.50 MHz ( period = 39.220 ns )                    ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a9~portb_address_reg10 ; accumulator:inst7|REG2[24]              ; ADCLRC     ; ADCLRC   ; None                        ; None                      ; 19.406 ns               ;
; N/A                                     ; 25.50 MHz ( period = 39.220 ns )                    ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a9~portb_address_reg11 ; accumulator:inst7|REG2[24]              ; ADCLRC     ; ADCLRC   ; None                        ; None                      ; 19.406 ns               ;
; N/A                                     ; 25.52 MHz ( period = 39.192 ns )                    ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a9~portb_address_reg0  ; accumulator:inst5|REG1[28]              ; ADCLRC     ; ADCLRC   ; None                        ; None                      ; 19.399 ns               ;
; N/A                                     ; 25.52 MHz ( period = 39.192 ns )                    ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a9~portb_address_reg1  ; accumulator:inst5|REG1[28]              ; ADCLRC     ; ADCLRC   ; None                        ; None                      ; 19.399 ns               ;
; N/A                                     ; 25.52 MHz ( period = 39.192 ns )                    ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a9~portb_address_reg2  ; accumulator:inst5|REG1[28]              ; ADCLRC     ; ADCLRC   ; None                        ; None                      ; 19.399 ns               ;
; N/A                                     ; 25.52 MHz ( period = 39.192 ns )                    ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a9~portb_address_reg3  ; accumulator:inst5|REG1[28]              ; ADCLRC     ; ADCLRC   ; None                        ; None                      ; 19.399 ns               ;
; N/A                                     ; 25.52 MHz ( period = 39.192 ns )                    ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a9~portb_address_reg4  ; accumulator:inst5|REG1[28]              ; ADCLRC     ; ADCLRC   ; None                        ; None                      ; 19.399 ns               ;
; N/A                                     ; 25.52 MHz ( period = 39.192 ns )                    ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a9~portb_address_reg5  ; accumulator:inst5|REG1[28]              ; ADCLRC     ; ADCLRC   ; None                        ; None                      ; 19.399 ns               ;
; N/A                                     ; 25.52 MHz ( period = 39.192 ns )                    ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a9~portb_address_reg6  ; accumulator:inst5|REG1[28]              ; ADCLRC     ; ADCLRC   ; None                        ; None                      ; 19.399 ns               ;
; N/A                                     ; 25.52 MHz ( period = 39.192 ns )                    ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a9~portb_address_reg7  ; accumulator:inst5|REG1[28]              ; ADCLRC     ; ADCLRC   ; None                        ; None                      ; 19.399 ns               ;
; N/A                                     ; 25.52 MHz ( period = 39.192 ns )                    ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a9~portb_address_reg8  ; accumulator:inst5|REG1[28]              ; ADCLRC     ; ADCLRC   ; None                        ; None                      ; 19.399 ns               ;
; N/A                                     ; 25.52 MHz ( period = 39.192 ns )                    ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a9~portb_address_reg9  ; accumulator:inst5|REG1[28]              ; ADCLRC     ; ADCLRC   ; None                        ; None                      ; 19.399 ns               ;
; N/A                                     ; 25.52 MHz ( period = 39.192 ns )                    ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a9~portb_address_reg10 ; accumulator:inst5|REG1[28]              ; ADCLRC     ; ADCLRC   ; None                        ; None                      ; 19.399 ns               ;
; N/A                                     ; 25.52 MHz ( period = 39.192 ns )                    ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a9~portb_address_reg11 ; accumulator:inst5|REG1[28]              ; ADCLRC     ; ADCLRC   ; None                        ; None                      ; 19.399 ns               ;
; N/A                                     ; 25.55 MHz ( period = 39.134 ns )                    ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a9~portb_address_reg0  ; accumulator:inst7|REG2[27]              ; ADCLRC     ; ADCLRC   ; None                        ; None                      ; 19.363 ns               ;
; N/A                                     ; 25.55 MHz ( period = 39.134 ns )                    ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a9~portb_address_reg1  ; accumulator:inst7|REG2[27]              ; ADCLRC     ; ADCLRC   ; None                        ; None                      ; 19.363 ns               ;
; N/A                                     ; 25.55 MHz ( period = 39.134 ns )                    ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a9~portb_address_reg2  ; accumulator:inst7|REG2[27]              ; ADCLRC     ; ADCLRC   ; None                        ; None                      ; 19.363 ns               ;
; N/A                                     ; 25.55 MHz ( period = 39.134 ns )                    ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a9~portb_address_reg3  ; accumulator:inst7|REG2[27]              ; ADCLRC     ; ADCLRC   ; None                        ; None                      ; 19.363 ns               ;
; N/A                                     ; 25.55 MHz ( period = 39.134 ns )                    ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a9~portb_address_reg4  ; accumulator:inst7|REG2[27]              ; ADCLRC     ; ADCLRC   ; None                        ; None                      ; 19.363 ns               ;
; N/A                                     ; 25.55 MHz ( period = 39.134 ns )                    ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a9~portb_address_reg5  ; accumulator:inst7|REG2[27]              ; ADCLRC     ; ADCLRC   ; None                        ; None                      ; 19.363 ns               ;
; N/A                                     ; 25.55 MHz ( period = 39.134 ns )                    ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a9~portb_address_reg6  ; accumulator:inst7|REG2[27]              ; ADCLRC     ; ADCLRC   ; None                        ; None                      ; 19.363 ns               ;
; N/A                                     ; 25.55 MHz ( period = 39.134 ns )                    ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a9~portb_address_reg7  ; accumulator:inst7|REG2[27]              ; ADCLRC     ; ADCLRC   ; None                        ; None                      ; 19.363 ns               ;
; N/A                                     ; 25.55 MHz ( period = 39.134 ns )                    ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a9~portb_address_reg8  ; accumulator:inst7|REG2[27]              ; ADCLRC     ; ADCLRC   ; None                        ; None                      ; 19.363 ns               ;
; N/A                                     ; 25.55 MHz ( period = 39.134 ns )                    ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a9~portb_address_reg9  ; accumulator:inst7|REG2[27]              ; ADCLRC     ; ADCLRC   ; None                        ; None                      ; 19.363 ns               ;
; N/A                                     ; 25.55 MHz ( period = 39.134 ns )                    ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a9~portb_address_reg10 ; accumulator:inst7|REG2[27]              ; ADCLRC     ; ADCLRC   ; None                        ; None                      ; 19.363 ns               ;
; N/A                                     ; 25.55 MHz ( period = 39.134 ns )                    ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a9~portb_address_reg11 ; accumulator:inst7|REG2[27]              ; ADCLRC     ; ADCLRC   ; None                        ; None                      ; 19.363 ns               ;
; N/A                                     ; 25.61 MHz ( period = 39.046 ns )                    ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a9~portb_address_reg0  ; accumulator:inst5|REG1[27]              ; ADCLRC     ; ADCLRC   ; None                        ; None                      ; 19.326 ns               ;
; N/A                                     ; 25.61 MHz ( period = 39.046 ns )                    ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a9~portb_address_reg1  ; accumulator:inst5|REG1[27]              ; ADCLRC     ; ADCLRC   ; None                        ; None                      ; 19.326 ns               ;
; N/A                                     ; 25.61 MHz ( period = 39.046 ns )                    ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a9~portb_address_reg2  ; accumulator:inst5|REG1[27]              ; ADCLRC     ; ADCLRC   ; None                        ; None                      ; 19.326 ns               ;
; N/A                                     ; 25.61 MHz ( period = 39.046 ns )                    ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a9~portb_address_reg3  ; accumulator:inst5|REG1[27]              ; ADCLRC     ; ADCLRC   ; None                        ; None                      ; 19.326 ns               ;
; N/A                                     ; 25.61 MHz ( period = 39.046 ns )                    ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a9~portb_address_reg4  ; accumulator:inst5|REG1[27]              ; ADCLRC     ; ADCLRC   ; None                        ; None                      ; 19.326 ns               ;
; N/A                                     ; 25.61 MHz ( period = 39.046 ns )                    ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a9~portb_address_reg5  ; accumulator:inst5|REG1[27]              ; ADCLRC     ; ADCLRC   ; None                        ; None                      ; 19.326 ns               ;
; N/A                                     ; 25.61 MHz ( period = 39.046 ns )                    ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a9~portb_address_reg6  ; accumulator:inst5|REG1[27]              ; ADCLRC     ; ADCLRC   ; None                        ; None                      ; 19.326 ns               ;
; N/A                                     ; 25.61 MHz ( period = 39.046 ns )                    ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a9~portb_address_reg7  ; accumulator:inst5|REG1[27]              ; ADCLRC     ; ADCLRC   ; None                        ; None                      ; 19.326 ns               ;
; N/A                                     ; 25.61 MHz ( period = 39.046 ns )                    ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a9~portb_address_reg8  ; accumulator:inst5|REG1[27]              ; ADCLRC     ; ADCLRC   ; None                        ; None                      ; 19.326 ns               ;
; N/A                                     ; 25.61 MHz ( period = 39.046 ns )                    ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a9~portb_address_reg9  ; accumulator:inst5|REG1[27]              ; ADCLRC     ; ADCLRC   ; None                        ; None                      ; 19.326 ns               ;
; N/A                                     ; 25.61 MHz ( period = 39.046 ns )                    ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a9~portb_address_reg10 ; accumulator:inst5|REG1[27]              ; ADCLRC     ; ADCLRC   ; None                        ; None                      ; 19.326 ns               ;
; N/A                                     ; 25.61 MHz ( period = 39.046 ns )                    ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a9~portb_address_reg11 ; accumulator:inst5|REG1[27]              ; ADCLRC     ; ADCLRC   ; None                        ; None                      ; 19.326 ns               ;
; N/A                                     ; 25.62 MHz ( period = 39.030 ns )                    ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a9~portb_address_reg0  ; accumulator:inst7|REG2[16]~_Duplicate_2 ; ADCLRC     ; ADCLRC   ; None                        ; None                      ; 19.322 ns               ;
; N/A                                     ; 25.62 MHz ( period = 39.030 ns )                    ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a9~portb_address_reg1  ; accumulator:inst7|REG2[16]~_Duplicate_2 ; ADCLRC     ; ADCLRC   ; None                        ; None                      ; 19.322 ns               ;
; N/A                                     ; 25.62 MHz ( period = 39.030 ns )                    ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a9~portb_address_reg2  ; accumulator:inst7|REG2[16]~_Duplicate_2 ; ADCLRC     ; ADCLRC   ; None                        ; None                      ; 19.322 ns               ;
; N/A                                     ; 25.62 MHz ( period = 39.030 ns )                    ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a9~portb_address_reg3  ; accumulator:inst7|REG2[16]~_Duplicate_2 ; ADCLRC     ; ADCLRC   ; None                        ; None                      ; 19.322 ns               ;
; N/A                                     ; 25.62 MHz ( period = 39.030 ns )                    ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a9~portb_address_reg4  ; accumulator:inst7|REG2[16]~_Duplicate_2 ; ADCLRC     ; ADCLRC   ; None                        ; None                      ; 19.322 ns               ;
; N/A                                     ; 25.62 MHz ( period = 39.030 ns )                    ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a9~portb_address_reg5  ; accumulator:inst7|REG2[16]~_Duplicate_2 ; ADCLRC     ; ADCLRC   ; None                        ; None                      ; 19.322 ns               ;
; N/A                                     ; 25.62 MHz ( period = 39.030 ns )                    ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a9~portb_address_reg6  ; accumulator:inst7|REG2[16]~_Duplicate_2 ; ADCLRC     ; ADCLRC   ; None                        ; None                      ; 19.322 ns               ;
; N/A                                     ; 25.62 MHz ( period = 39.030 ns )                    ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a9~portb_address_reg7  ; accumulator:inst7|REG2[16]~_Duplicate_2 ; ADCLRC     ; ADCLRC   ; None                        ; None                      ; 19.322 ns               ;
; N/A                                     ; 25.62 MHz ( period = 39.030 ns )                    ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a9~portb_address_reg8  ; accumulator:inst7|REG2[16]~_Duplicate_2 ; ADCLRC     ; ADCLRC   ; None                        ; None                      ; 19.322 ns               ;
; N/A                                     ; 25.62 MHz ( period = 39.030 ns )                    ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a9~portb_address_reg9  ; accumulator:inst7|REG2[16]~_Duplicate_2 ; ADCLRC     ; ADCLRC   ; None                        ; None                      ; 19.322 ns               ;
; N/A                                     ; 25.62 MHz ( period = 39.030 ns )                    ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a9~portb_address_reg10 ; accumulator:inst7|REG2[16]~_Duplicate_2 ; ADCLRC     ; ADCLRC   ; None                        ; None                      ; 19.322 ns               ;
; N/A                                     ; 25.62 MHz ( period = 39.030 ns )                    ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a9~portb_address_reg11 ; accumulator:inst7|REG2[16]~_Duplicate_2 ; ADCLRC     ; ADCLRC   ; None                        ; None                      ; 19.322 ns               ;
; N/A                                     ; 25.62 MHz ( period = 39.026 ns )                    ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a9~portb_address_reg0  ; accumulator:inst7|REG2[16]~_Duplicate_1 ; ADCLRC     ; ADCLRC   ; None                        ; None                      ; 19.320 ns               ;
; N/A                                     ; 25.62 MHz ( period = 39.026 ns )                    ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a9~portb_address_reg1  ; accumulator:inst7|REG2[16]~_Duplicate_1 ; ADCLRC     ; ADCLRC   ; None                        ; None                      ; 19.320 ns               ;
; N/A                                     ; 25.62 MHz ( period = 39.026 ns )                    ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a9~portb_address_reg2  ; accumulator:inst7|REG2[16]~_Duplicate_1 ; ADCLRC     ; ADCLRC   ; None                        ; None                      ; 19.320 ns               ;
; N/A                                     ; 25.62 MHz ( period = 39.026 ns )                    ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a9~portb_address_reg3  ; accumulator:inst7|REG2[16]~_Duplicate_1 ; ADCLRC     ; ADCLRC   ; None                        ; None                      ; 19.320 ns               ;
; N/A                                     ; 25.62 MHz ( period = 39.026 ns )                    ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a9~portb_address_reg4  ; accumulator:inst7|REG2[16]~_Duplicate_1 ; ADCLRC     ; ADCLRC   ; None                        ; None                      ; 19.320 ns               ;
; N/A                                     ; 25.62 MHz ( period = 39.026 ns )                    ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a9~portb_address_reg5  ; accumulator:inst7|REG2[16]~_Duplicate_1 ; ADCLRC     ; ADCLRC   ; None                        ; None                      ; 19.320 ns               ;
; N/A                                     ; 25.62 MHz ( period = 39.026 ns )                    ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a9~portb_address_reg6  ; accumulator:inst7|REG2[16]~_Duplicate_1 ; ADCLRC     ; ADCLRC   ; None                        ; None                      ; 19.320 ns               ;
; N/A                                     ; 25.62 MHz ( period = 39.026 ns )                    ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a9~portb_address_reg7  ; accumulator:inst7|REG2[16]~_Duplicate_1 ; ADCLRC     ; ADCLRC   ; None                        ; None                      ; 19.320 ns               ;
; N/A                                     ; 25.62 MHz ( period = 39.026 ns )                    ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a9~portb_address_reg8  ; accumulator:inst7|REG2[16]~_Duplicate_1 ; ADCLRC     ; ADCLRC   ; None                        ; None                      ; 19.320 ns               ;
; N/A                                     ; 25.62 MHz ( period = 39.026 ns )                    ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a9~portb_address_reg9  ; accumulator:inst7|REG2[16]~_Duplicate_1 ; ADCLRC     ; ADCLRC   ; None                        ; None                      ; 19.320 ns               ;
; N/A                                     ; 25.62 MHz ( period = 39.026 ns )                    ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a9~portb_address_reg10 ; accumulator:inst7|REG2[16]~_Duplicate_1 ; ADCLRC     ; ADCLRC   ; None                        ; None                      ; 19.320 ns               ;
; N/A                                     ; 25.62 MHz ( period = 39.026 ns )                    ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a9~portb_address_reg11 ; accumulator:inst7|REG2[16]~_Duplicate_1 ; ADCLRC     ; ADCLRC   ; None                        ; None                      ; 19.320 ns               ;
; N/A                                     ; 25.66 MHz ( period = 38.972 ns )                    ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a9~portb_address_reg0  ; accumulator:inst7|REG2[26]              ; ADCLRC     ; ADCLRC   ; None                        ; None                      ; 19.282 ns               ;
; N/A                                     ; 25.66 MHz ( period = 38.972 ns )                    ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a9~portb_address_reg1  ; accumulator:inst7|REG2[26]              ; ADCLRC     ; ADCLRC   ; None                        ; None                      ; 19.282 ns               ;
; N/A                                     ; 25.66 MHz ( period = 38.972 ns )                    ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a9~portb_address_reg2  ; accumulator:inst7|REG2[26]              ; ADCLRC     ; ADCLRC   ; None                        ; None                      ; 19.282 ns               ;
; N/A                                     ; 25.66 MHz ( period = 38.972 ns )                    ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a9~portb_address_reg3  ; accumulator:inst7|REG2[26]              ; ADCLRC     ; ADCLRC   ; None                        ; None                      ; 19.282 ns               ;
; N/A                                     ; 25.66 MHz ( period = 38.972 ns )                    ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a9~portb_address_reg4  ; accumulator:inst7|REG2[26]              ; ADCLRC     ; ADCLRC   ; None                        ; None                      ; 19.282 ns               ;
; N/A                                     ; 25.66 MHz ( period = 38.972 ns )                    ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a9~portb_address_reg5  ; accumulator:inst7|REG2[26]              ; ADCLRC     ; ADCLRC   ; None                        ; None                      ; 19.282 ns               ;
; N/A                                     ; 25.66 MHz ( period = 38.972 ns )                    ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a9~portb_address_reg6  ; accumulator:inst7|REG2[26]              ; ADCLRC     ; ADCLRC   ; None                        ; None                      ; 19.282 ns               ;
; N/A                                     ; 25.66 MHz ( period = 38.972 ns )                    ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a9~portb_address_reg7  ; accumulator:inst7|REG2[26]              ; ADCLRC     ; ADCLRC   ; None                        ; None                      ; 19.282 ns               ;
; N/A                                     ; 25.66 MHz ( period = 38.972 ns )                    ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a9~portb_address_reg8  ; accumulator:inst7|REG2[26]              ; ADCLRC     ; ADCLRC   ; None                        ; None                      ; 19.282 ns               ;
; N/A                                     ; 25.66 MHz ( period = 38.972 ns )                    ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a9~portb_address_reg9  ; accumulator:inst7|REG2[26]              ; ADCLRC     ; ADCLRC   ; None                        ; None                      ; 19.282 ns               ;
; N/A                                     ; 25.66 MHz ( period = 38.972 ns )                    ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a9~portb_address_reg10 ; accumulator:inst7|REG2[26]              ; ADCLRC     ; ADCLRC   ; None                        ; None                      ; 19.282 ns               ;
; N/A                                     ; 25.66 MHz ( period = 38.972 ns )                    ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a9~portb_address_reg11 ; accumulator:inst7|REG2[26]              ; ADCLRC     ; ADCLRC   ; None                        ; None                      ; 19.282 ns               ;
; N/A                                     ; 25.72 MHz ( period = 38.882 ns )                    ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a9~portb_address_reg0  ; accumulator:inst5|REG1[26]              ; ADCLRC     ; ADCLRC   ; None                        ; None                      ; 19.244 ns               ;
; N/A                                     ; 25.72 MHz ( period = 38.882 ns )                    ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a9~portb_address_reg1  ; accumulator:inst5|REG1[26]              ; ADCLRC     ; ADCLRC   ; None                        ; None                      ; 19.244 ns               ;
; N/A                                     ; 25.72 MHz ( period = 38.882 ns )                    ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a9~portb_address_reg2  ; accumulator:inst5|REG1[26]              ; ADCLRC     ; ADCLRC   ; None                        ; None                      ; 19.244 ns               ;
; N/A                                     ; 25.72 MHz ( period = 38.882 ns )                    ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a9~portb_address_reg3  ; accumulator:inst5|REG1[26]              ; ADCLRC     ; ADCLRC   ; None                        ; None                      ; 19.244 ns               ;
; N/A                                     ; 25.72 MHz ( period = 38.882 ns )                    ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a9~portb_address_reg4  ; accumulator:inst5|REG1[26]              ; ADCLRC     ; ADCLRC   ; None                        ; None                      ; 19.244 ns               ;
; N/A                                     ; 25.72 MHz ( period = 38.882 ns )                    ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a9~portb_address_reg5  ; accumulator:inst5|REG1[26]              ; ADCLRC     ; ADCLRC   ; None                        ; None                      ; 19.244 ns               ;
; N/A                                     ; 25.72 MHz ( period = 38.882 ns )                    ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a9~portb_address_reg6  ; accumulator:inst5|REG1[26]              ; ADCLRC     ; ADCLRC   ; None                        ; None                      ; 19.244 ns               ;
; N/A                                     ; 25.72 MHz ( period = 38.882 ns )                    ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a9~portb_address_reg7  ; accumulator:inst5|REG1[26]              ; ADCLRC     ; ADCLRC   ; None                        ; None                      ; 19.244 ns               ;
; N/A                                     ; 25.72 MHz ( period = 38.882 ns )                    ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a9~portb_address_reg8  ; accumulator:inst5|REG1[26]              ; ADCLRC     ; ADCLRC   ; None                        ; None                      ; 19.244 ns               ;
; N/A                                     ; 25.72 MHz ( period = 38.882 ns )                    ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a9~portb_address_reg9  ; accumulator:inst5|REG1[26]              ; ADCLRC     ; ADCLRC   ; None                        ; None                      ; 19.244 ns               ;
; N/A                                     ; 25.72 MHz ( period = 38.882 ns )                    ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a9~portb_address_reg10 ; accumulator:inst5|REG1[26]              ; ADCLRC     ; ADCLRC   ; None                        ; None                      ; 19.244 ns               ;
; N/A                                     ; 25.72 MHz ( period = 38.882 ns )                    ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a9~portb_address_reg11 ; accumulator:inst5|REG1[26]              ; ADCLRC     ; ADCLRC   ; None                        ; None                      ; 19.244 ns               ;
; N/A                                     ; 25.77 MHz ( period = 38.812 ns )                    ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a9~portb_address_reg0  ; accumulator:inst7|REG2[25]              ; ADCLRC     ; ADCLRC   ; None                        ; None                      ; 19.202 ns               ;
; N/A                                     ; 25.77 MHz ( period = 38.812 ns )                    ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a9~portb_address_reg1  ; accumulator:inst7|REG2[25]              ; ADCLRC     ; ADCLRC   ; None                        ; None                      ; 19.202 ns               ;
; N/A                                     ; 25.77 MHz ( period = 38.812 ns )                    ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a9~portb_address_reg2  ; accumulator:inst7|REG2[25]              ; ADCLRC     ; ADCLRC   ; None                        ; None                      ; 19.202 ns               ;
; N/A                                     ; 25.77 MHz ( period = 38.812 ns )                    ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a9~portb_address_reg3  ; accumulator:inst7|REG2[25]              ; ADCLRC     ; ADCLRC   ; None                        ; None                      ; 19.202 ns               ;
; N/A                                     ; 25.77 MHz ( period = 38.812 ns )                    ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a9~portb_address_reg4  ; accumulator:inst7|REG2[25]              ; ADCLRC     ; ADCLRC   ; None                        ; None                      ; 19.202 ns               ;
; N/A                                     ; 25.77 MHz ( period = 38.812 ns )                    ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a9~portb_address_reg5  ; accumulator:inst7|REG2[25]              ; ADCLRC     ; ADCLRC   ; None                        ; None                      ; 19.202 ns               ;
; N/A                                     ; 25.77 MHz ( period = 38.812 ns )                    ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a9~portb_address_reg6  ; accumulator:inst7|REG2[25]              ; ADCLRC     ; ADCLRC   ; None                        ; None                      ; 19.202 ns               ;
; N/A                                     ; 25.77 MHz ( period = 38.812 ns )                    ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a9~portb_address_reg7  ; accumulator:inst7|REG2[25]              ; ADCLRC     ; ADCLRC   ; None                        ; None                      ; 19.202 ns               ;
; N/A                                     ; 25.77 MHz ( period = 38.812 ns )                    ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a9~portb_address_reg8  ; accumulator:inst7|REG2[25]              ; ADCLRC     ; ADCLRC   ; None                        ; None                      ; 19.202 ns               ;
; N/A                                     ; 25.77 MHz ( period = 38.812 ns )                    ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a9~portb_address_reg9  ; accumulator:inst7|REG2[25]              ; ADCLRC     ; ADCLRC   ; None                        ; None                      ; 19.202 ns               ;
; N/A                                     ; 25.77 MHz ( period = 38.812 ns )                    ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a9~portb_address_reg10 ; accumulator:inst7|REG2[25]              ; ADCLRC     ; ADCLRC   ; None                        ; None                      ; 19.202 ns               ;
; N/A                                     ; 25.77 MHz ( period = 38.812 ns )                    ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a9~portb_address_reg11 ; accumulator:inst7|REG2[25]              ; ADCLRC     ; ADCLRC   ; None                        ; None                      ; 19.202 ns               ;
; N/A                                     ; 25.82 MHz ( period = 38.728 ns )                    ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a9~portb_address_reg0  ; accumulator:inst5|REG1[25]              ; ADCLRC     ; ADCLRC   ; None                        ; None                      ; 19.167 ns               ;
; N/A                                     ; 25.82 MHz ( period = 38.728 ns )                    ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a9~portb_address_reg1  ; accumulator:inst5|REG1[25]              ; ADCLRC     ; ADCLRC   ; None                        ; None                      ; 19.167 ns               ;
; N/A                                     ; 25.82 MHz ( period = 38.728 ns )                    ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a9~portb_address_reg2  ; accumulator:inst5|REG1[25]              ; ADCLRC     ; ADCLRC   ; None                        ; None                      ; 19.167 ns               ;
; N/A                                     ; 25.82 MHz ( period = 38.728 ns )                    ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a9~portb_address_reg3  ; accumulator:inst5|REG1[25]              ; ADCLRC     ; ADCLRC   ; None                        ; None                      ; 19.167 ns               ;
; N/A                                     ; 25.82 MHz ( period = 38.728 ns )                    ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a9~portb_address_reg4  ; accumulator:inst5|REG1[25]              ; ADCLRC     ; ADCLRC   ; None                        ; None                      ; 19.167 ns               ;
; N/A                                     ; 25.82 MHz ( period = 38.728 ns )                    ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a9~portb_address_reg5  ; accumulator:inst5|REG1[25]              ; ADCLRC     ; ADCLRC   ; None                        ; None                      ; 19.167 ns               ;
; N/A                                     ; 25.82 MHz ( period = 38.728 ns )                    ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a9~portb_address_reg6  ; accumulator:inst5|REG1[25]              ; ADCLRC     ; ADCLRC   ; None                        ; None                      ; 19.167 ns               ;
; N/A                                     ; 25.82 MHz ( period = 38.728 ns )                    ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a9~portb_address_reg7  ; accumulator:inst5|REG1[25]              ; ADCLRC     ; ADCLRC   ; None                        ; None                      ; 19.167 ns               ;
; N/A                                     ; 25.82 MHz ( period = 38.728 ns )                    ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a9~portb_address_reg8  ; accumulator:inst5|REG1[25]              ; ADCLRC     ; ADCLRC   ; None                        ; None                      ; 19.167 ns               ;
; N/A                                     ; 25.82 MHz ( period = 38.728 ns )                    ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a9~portb_address_reg9  ; accumulator:inst5|REG1[25]              ; ADCLRC     ; ADCLRC   ; None                        ; None                      ; 19.167 ns               ;
; N/A                                     ; 25.82 MHz ( period = 38.728 ns )                    ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a9~portb_address_reg10 ; accumulator:inst5|REG1[25]              ; ADCLRC     ; ADCLRC   ; None                        ; None                      ; 19.167 ns               ;
; N/A                                     ; 25.82 MHz ( period = 38.728 ns )                    ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a9~portb_address_reg11 ; accumulator:inst5|REG1[25]              ; ADCLRC     ; ADCLRC   ; None                        ; None                      ; 19.167 ns               ;
; N/A                                     ; 25.87 MHz ( period = 38.650 ns )                    ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a9~portb_address_reg0  ; accumulator:inst4|REG2[28]              ; ADCLRC     ; ADCLRC   ; None                        ; None                      ; 19.132 ns               ;
; N/A                                     ; 25.87 MHz ( period = 38.650 ns )                    ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a9~portb_address_reg1  ; accumulator:inst4|REG2[28]              ; ADCLRC     ; ADCLRC   ; None                        ; None                      ; 19.132 ns               ;
; N/A                                     ; 25.87 MHz ( period = 38.650 ns )                    ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a9~portb_address_reg2  ; accumulator:inst4|REG2[28]              ; ADCLRC     ; ADCLRC   ; None                        ; None                      ; 19.132 ns               ;
; N/A                                     ; 25.87 MHz ( period = 38.650 ns )                    ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a9~portb_address_reg3  ; accumulator:inst4|REG2[28]              ; ADCLRC     ; ADCLRC   ; None                        ; None                      ; 19.132 ns               ;
; N/A                                     ; 25.87 MHz ( period = 38.650 ns )                    ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a9~portb_address_reg4  ; accumulator:inst4|REG2[28]              ; ADCLRC     ; ADCLRC   ; None                        ; None                      ; 19.132 ns               ;
; N/A                                     ; 25.87 MHz ( period = 38.650 ns )                    ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a9~portb_address_reg5  ; accumulator:inst4|REG2[28]              ; ADCLRC     ; ADCLRC   ; None                        ; None                      ; 19.132 ns               ;
; N/A                                     ; 25.87 MHz ( period = 38.650 ns )                    ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a9~portb_address_reg6  ; accumulator:inst4|REG2[28]              ; ADCLRC     ; ADCLRC   ; None                        ; None                      ; 19.132 ns               ;
; N/A                                     ; 25.87 MHz ( period = 38.650 ns )                    ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a9~portb_address_reg7  ; accumulator:inst4|REG2[28]              ; ADCLRC     ; ADCLRC   ; None                        ; None                      ; 19.132 ns               ;
; N/A                                     ; 25.87 MHz ( period = 38.650 ns )                    ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a9~portb_address_reg8  ; accumulator:inst4|REG2[28]              ; ADCLRC     ; ADCLRC   ; None                        ; None                      ; 19.132 ns               ;
; N/A                                     ; 25.87 MHz ( period = 38.650 ns )                    ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a9~portb_address_reg9  ; accumulator:inst4|REG2[28]              ; ADCLRC     ; ADCLRC   ; None                        ; None                      ; 19.132 ns               ;
; N/A                                     ; 25.87 MHz ( period = 38.650 ns )                    ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a9~portb_address_reg10 ; accumulator:inst4|REG2[28]              ; ADCLRC     ; ADCLRC   ; None                        ; None                      ; 19.132 ns               ;
; N/A                                     ; 25.87 MHz ( period = 38.650 ns )                    ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a9~portb_address_reg11 ; accumulator:inst4|REG2[28]              ; ADCLRC     ; ADCLRC   ; None                        ; None                      ; 19.132 ns               ;
; N/A                                     ; 25.92 MHz ( period = 38.584 ns )                    ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a9~portb_address_reg0  ; accumulator:inst4|REG2[24]              ; ADCLRC     ; ADCLRC   ; None                        ; None                      ; 19.099 ns               ;
; N/A                                     ; 25.92 MHz ( period = 38.584 ns )                    ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a9~portb_address_reg1  ; accumulator:inst4|REG2[24]              ; ADCLRC     ; ADCLRC   ; None                        ; None                      ; 19.099 ns               ;
; N/A                                     ; 25.92 MHz ( period = 38.584 ns )                    ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a9~portb_address_reg2  ; accumulator:inst4|REG2[24]              ; ADCLRC     ; ADCLRC   ; None                        ; None                      ; 19.099 ns               ;
; N/A                                     ; 25.92 MHz ( period = 38.584 ns )                    ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a9~portb_address_reg3  ; accumulator:inst4|REG2[24]              ; ADCLRC     ; ADCLRC   ; None                        ; None                      ; 19.099 ns               ;
; N/A                                     ; 25.92 MHz ( period = 38.584 ns )                    ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a9~portb_address_reg4  ; accumulator:inst4|REG2[24]              ; ADCLRC     ; ADCLRC   ; None                        ; None                      ; 19.099 ns               ;
; N/A                                     ; 25.92 MHz ( period = 38.584 ns )                    ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a9~portb_address_reg5  ; accumulator:inst4|REG2[24]              ; ADCLRC     ; ADCLRC   ; None                        ; None                      ; 19.099 ns               ;
; N/A                                     ; 25.92 MHz ( period = 38.584 ns )                    ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a9~portb_address_reg6  ; accumulator:inst4|REG2[24]              ; ADCLRC     ; ADCLRC   ; None                        ; None                      ; 19.099 ns               ;
; N/A                                     ; 25.92 MHz ( period = 38.584 ns )                    ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a9~portb_address_reg7  ; accumulator:inst4|REG2[24]              ; ADCLRC     ; ADCLRC   ; None                        ; None                      ; 19.099 ns               ;
; N/A                                     ; 25.92 MHz ( period = 38.584 ns )                    ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a9~portb_address_reg8  ; accumulator:inst4|REG2[24]              ; ADCLRC     ; ADCLRC   ; None                        ; None                      ; 19.099 ns               ;
; N/A                                     ; 25.92 MHz ( period = 38.584 ns )                    ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a9~portb_address_reg9  ; accumulator:inst4|REG2[24]              ; ADCLRC     ; ADCLRC   ; None                        ; None                      ; 19.099 ns               ;
; N/A                                     ; 25.92 MHz ( period = 38.584 ns )                    ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a9~portb_address_reg10 ; accumulator:inst4|REG2[24]              ; ADCLRC     ; ADCLRC   ; None                        ; None                      ; 19.099 ns               ;
; N/A                                     ; 25.92 MHz ( period = 38.584 ns )                    ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a9~portb_address_reg11 ; accumulator:inst4|REG2[24]              ; ADCLRC     ; ADCLRC   ; None                        ; None                      ; 19.099 ns               ;
; N/A                                     ; 25.92 MHz ( period = 38.578 ns )                    ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a9~portb_address_reg0  ; accumulator:inst2|REG2[28]              ; ADCLRC     ; ADCLRC   ; None                        ; None                      ; 19.093 ns               ;
; N/A                                     ; 25.92 MHz ( period = 38.578 ns )                    ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a9~portb_address_reg1  ; accumulator:inst2|REG2[28]              ; ADCLRC     ; ADCLRC   ; None                        ; None                      ; 19.093 ns               ;
; N/A                                     ; 25.92 MHz ( period = 38.578 ns )                    ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a9~portb_address_reg2  ; accumulator:inst2|REG2[28]              ; ADCLRC     ; ADCLRC   ; None                        ; None                      ; 19.093 ns               ;
; N/A                                     ; 25.92 MHz ( period = 38.578 ns )                    ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a9~portb_address_reg3  ; accumulator:inst2|REG2[28]              ; ADCLRC     ; ADCLRC   ; None                        ; None                      ; 19.093 ns               ;
; N/A                                     ; 25.92 MHz ( period = 38.578 ns )                    ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a9~portb_address_reg4  ; accumulator:inst2|REG2[28]              ; ADCLRC     ; ADCLRC   ; None                        ; None                      ; 19.093 ns               ;
; N/A                                     ; 25.92 MHz ( period = 38.578 ns )                    ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a9~portb_address_reg5  ; accumulator:inst2|REG2[28]              ; ADCLRC     ; ADCLRC   ; None                        ; None                      ; 19.093 ns               ;
; N/A                                     ; 25.92 MHz ( period = 38.578 ns )                    ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a9~portb_address_reg6  ; accumulator:inst2|REG2[28]              ; ADCLRC     ; ADCLRC   ; None                        ; None                      ; 19.093 ns               ;
; N/A                                     ; 25.92 MHz ( period = 38.578 ns )                    ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a9~portb_address_reg7  ; accumulator:inst2|REG2[28]              ; ADCLRC     ; ADCLRC   ; None                        ; None                      ; 19.093 ns               ;
; N/A                                     ; 25.92 MHz ( period = 38.578 ns )                    ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a9~portb_address_reg8  ; accumulator:inst2|REG2[28]              ; ADCLRC     ; ADCLRC   ; None                        ; None                      ; 19.093 ns               ;
; N/A                                     ; 25.92 MHz ( period = 38.578 ns )                    ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a9~portb_address_reg9  ; accumulator:inst2|REG2[28]              ; ADCLRC     ; ADCLRC   ; None                        ; None                      ; 19.093 ns               ;
; N/A                                     ; 25.92 MHz ( period = 38.578 ns )                    ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a9~portb_address_reg10 ; accumulator:inst2|REG2[28]              ; ADCLRC     ; ADCLRC   ; None                        ; None                      ; 19.093 ns               ;
; N/A                                     ; 25.92 MHz ( period = 38.578 ns )                    ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a9~portb_address_reg11 ; accumulator:inst2|REG2[28]              ; ADCLRC     ; ADCLRC   ; None                        ; None                      ; 19.093 ns               ;
; N/A                                     ; 25.93 MHz ( period = 38.558 ns )                    ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a9~portb_address_reg0  ; accumulator:inst7|REG2[21]              ; ADCLRC     ; ADCLRC   ; None                        ; None                      ; 19.075 ns               ;
; N/A                                     ; 25.93 MHz ( period = 38.558 ns )                    ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a9~portb_address_reg1  ; accumulator:inst7|REG2[21]              ; ADCLRC     ; ADCLRC   ; None                        ; None                      ; 19.075 ns               ;
; N/A                                     ; 25.93 MHz ( period = 38.558 ns )                    ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a9~portb_address_reg2  ; accumulator:inst7|REG2[21]              ; ADCLRC     ; ADCLRC   ; None                        ; None                      ; 19.075 ns               ;
; N/A                                     ; 25.93 MHz ( period = 38.558 ns )                    ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a9~portb_address_reg3  ; accumulator:inst7|REG2[21]              ; ADCLRC     ; ADCLRC   ; None                        ; None                      ; 19.075 ns               ;
; N/A                                     ; 25.93 MHz ( period = 38.558 ns )                    ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a9~portb_address_reg4  ; accumulator:inst7|REG2[21]              ; ADCLRC     ; ADCLRC   ; None                        ; None                      ; 19.075 ns               ;
; N/A                                     ; 25.93 MHz ( period = 38.558 ns )                    ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a9~portb_address_reg5  ; accumulator:inst7|REG2[21]              ; ADCLRC     ; ADCLRC   ; None                        ; None                      ; 19.075 ns               ;
; N/A                                     ; 25.93 MHz ( period = 38.558 ns )                    ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a9~portb_address_reg6  ; accumulator:inst7|REG2[21]              ; ADCLRC     ; ADCLRC   ; None                        ; None                      ; 19.075 ns               ;
; N/A                                     ; 25.93 MHz ( period = 38.558 ns )                    ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a9~portb_address_reg7  ; accumulator:inst7|REG2[21]              ; ADCLRC     ; ADCLRC   ; None                        ; None                      ; 19.075 ns               ;
; N/A                                     ; 25.93 MHz ( period = 38.558 ns )                    ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a9~portb_address_reg8  ; accumulator:inst7|REG2[21]              ; ADCLRC     ; ADCLRC   ; None                        ; None                      ; 19.075 ns               ;
; N/A                                     ; 25.93 MHz ( period = 38.558 ns )                    ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a9~portb_address_reg9  ; accumulator:inst7|REG2[21]              ; ADCLRC     ; ADCLRC   ; None                        ; None                      ; 19.075 ns               ;
; N/A                                     ; 25.93 MHz ( period = 38.558 ns )                    ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a9~portb_address_reg10 ; accumulator:inst7|REG2[21]              ; ADCLRC     ; ADCLRC   ; None                        ; None                      ; 19.075 ns               ;
; N/A                                     ; 25.93 MHz ( period = 38.558 ns )                    ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a9~portb_address_reg11 ; accumulator:inst7|REG2[21]              ; ADCLRC     ; ADCLRC   ; None                        ; None                      ; 19.075 ns               ;
; N/A                                     ; 25.95 MHz ( period = 38.532 ns )                    ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a9~portb_address_reg0  ; accumulator:inst5|REG1[24]              ; ADCLRC     ; ADCLRC   ; None                        ; None                      ; 19.069 ns               ;
; N/A                                     ; 25.95 MHz ( period = 38.532 ns )                    ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a9~portb_address_reg1  ; accumulator:inst5|REG1[24]              ; ADCLRC     ; ADCLRC   ; None                        ; None                      ; 19.069 ns               ;
; N/A                                     ; 25.95 MHz ( period = 38.532 ns )                    ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a9~portb_address_reg2  ; accumulator:inst5|REG1[24]              ; ADCLRC     ; ADCLRC   ; None                        ; None                      ; 19.069 ns               ;
; N/A                                     ; 25.95 MHz ( period = 38.532 ns )                    ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a9~portb_address_reg3  ; accumulator:inst5|REG1[24]              ; ADCLRC     ; ADCLRC   ; None                        ; None                      ; 19.069 ns               ;
; N/A                                     ; 25.95 MHz ( period = 38.532 ns )                    ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a9~portb_address_reg4  ; accumulator:inst5|REG1[24]              ; ADCLRC     ; ADCLRC   ; None                        ; None                      ; 19.069 ns               ;
; N/A                                     ; 25.95 MHz ( period = 38.532 ns )                    ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a9~portb_address_reg5  ; accumulator:inst5|REG1[24]              ; ADCLRC     ; ADCLRC   ; None                        ; None                      ; 19.069 ns               ;
; N/A                                     ; 25.95 MHz ( period = 38.532 ns )                    ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a9~portb_address_reg6  ; accumulator:inst5|REG1[24]              ; ADCLRC     ; ADCLRC   ; None                        ; None                      ; 19.069 ns               ;
; N/A                                     ; 25.95 MHz ( period = 38.532 ns )                    ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a9~portb_address_reg7  ; accumulator:inst5|REG1[24]              ; ADCLRC     ; ADCLRC   ; None                        ; None                      ; 19.069 ns               ;
; N/A                                     ; 25.95 MHz ( period = 38.532 ns )                    ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a9~portb_address_reg8  ; accumulator:inst5|REG1[24]              ; ADCLRC     ; ADCLRC   ; None                        ; None                      ; 19.069 ns               ;
; N/A                                     ; 25.95 MHz ( period = 38.532 ns )                    ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a9~portb_address_reg9  ; accumulator:inst5|REG1[24]              ; ADCLRC     ; ADCLRC   ; None                        ; None                      ; 19.069 ns               ;
; N/A                                     ; 25.95 MHz ( period = 38.532 ns )                    ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a9~portb_address_reg10 ; accumulator:inst5|REG1[24]              ; ADCLRC     ; ADCLRC   ; None                        ; None                      ; 19.069 ns               ;
; N/A                                     ; 25.95 MHz ( period = 38.532 ns )                    ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a9~portb_address_reg11 ; accumulator:inst5|REG1[24]              ; ADCLRC     ; ADCLRC   ; None                        ; None                      ; 19.069 ns               ;
; N/A                                     ; 25.95 MHz ( period = 38.530 ns )                    ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a1~portb_address_reg3  ; accumulator:inst7|REG2[28]              ; ADCLRC     ; ADCLRC   ; None                        ; None                      ; 19.071 ns               ;
; N/A                                     ; 25.95 MHz ( period = 38.530 ns )                    ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a1~portb_address_reg4  ; accumulator:inst7|REG2[28]              ; ADCLRC     ; ADCLRC   ; None                        ; None                      ; 19.071 ns               ;
; N/A                                     ; 25.95 MHz ( period = 38.530 ns )                    ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a1~portb_address_reg5  ; accumulator:inst7|REG2[28]              ; ADCLRC     ; ADCLRC   ; None                        ; None                      ; 19.071 ns               ;
; N/A                                     ; 25.95 MHz ( period = 38.530 ns )                    ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a1~portb_address_reg6  ; accumulator:inst7|REG2[28]              ; ADCLRC     ; ADCLRC   ; None                        ; None                      ; 19.071 ns               ;
; N/A                                     ; 25.95 MHz ( period = 38.530 ns )                    ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a1~portb_address_reg7  ; accumulator:inst7|REG2[28]              ; ADCLRC     ; ADCLRC   ; None                        ; None                      ; 19.071 ns               ;
; N/A                                     ; 25.95 MHz ( period = 38.530 ns )                    ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a1~portb_address_reg8  ; accumulator:inst7|REG2[28]              ; ADCLRC     ; ADCLRC   ; None                        ; None                      ; 19.071 ns               ;
; N/A                                     ; 25.95 MHz ( period = 38.530 ns )                    ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a1~portb_address_reg9  ; accumulator:inst7|REG2[28]              ; ADCLRC     ; ADCLRC   ; None                        ; None                      ; 19.071 ns               ;
; N/A                                     ; 25.95 MHz ( period = 38.530 ns )                    ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a1~portb_address_reg10 ; accumulator:inst7|REG2[28]              ; ADCLRC     ; ADCLRC   ; None                        ; None                      ; 19.071 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                             ;                                         ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'BCLK'                                                                                                                                                                                                    ;
+-------+------------------------------------------------+-------------------------+-------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                    ; To                      ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-------------------------+-------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 289.69 MHz ( period = 3.452 ns )               ; wm8731:inst|i[0]        ; wm8731:inst|i[0]        ; BCLK       ; BCLK     ; None                        ; None                      ; 3.213 ns                ;
; N/A   ; 289.69 MHz ( period = 3.452 ns )               ; wm8731:inst|i[0]        ; wm8731:inst|i[1]        ; BCLK       ; BCLK     ; None                        ; None                      ; 3.213 ns                ;
; N/A   ; 289.69 MHz ( period = 3.452 ns )               ; wm8731:inst|i[0]        ; wm8731:inst|i[3]        ; BCLK       ; BCLK     ; None                        ; None                      ; 3.213 ns                ;
; N/A   ; 289.69 MHz ( period = 3.452 ns )               ; wm8731:inst|i[0]        ; wm8731:inst|i[2]        ; BCLK       ; BCLK     ; None                        ; None                      ; 3.213 ns                ;
; N/A   ; 302.02 MHz ( period = 3.311 ns )               ; wm8731:inst|i[1]        ; wm8731:inst|i[0]        ; BCLK       ; BCLK     ; None                        ; None                      ; 3.072 ns                ;
; N/A   ; 302.02 MHz ( period = 3.311 ns )               ; wm8731:inst|i[1]        ; wm8731:inst|i[1]        ; BCLK       ; BCLK     ; None                        ; None                      ; 3.072 ns                ;
; N/A   ; 302.02 MHz ( period = 3.311 ns )               ; wm8731:inst|i[1]        ; wm8731:inst|i[3]        ; BCLK       ; BCLK     ; None                        ; None                      ; 3.072 ns                ;
; N/A   ; 302.02 MHz ( period = 3.311 ns )               ; wm8731:inst|i[1]        ; wm8731:inst|i[2]        ; BCLK       ; BCLK     ; None                        ; None                      ; 3.072 ns                ;
; N/A   ; 310.66 MHz ( period = 3.219 ns )               ; wm8731:inst|i[0]        ; wm8731:inst|DATAOUT[14] ; BCLK       ; BCLK     ; None                        ; None                      ; 2.970 ns                ;
; N/A   ; 310.66 MHz ( period = 3.219 ns )               ; wm8731:inst|i[0]        ; wm8731:inst|DATAOUT[12] ; BCLK       ; BCLK     ; None                        ; None                      ; 2.970 ns                ;
; N/A   ; 312.11 MHz ( period = 3.204 ns )               ; wm8731:inst|i[0]        ; wm8731:inst|DATAOUT[10] ; BCLK       ; BCLK     ; None                        ; None                      ; 2.970 ns                ;
; N/A   ; 312.40 MHz ( period = 3.201 ns )               ; wm8731:inst|i[0]        ; wm8731:inst|DATAOUT[8]  ; BCLK       ; BCLK     ; None                        ; None                      ; 2.967 ns                ;
; N/A   ; 314.76 MHz ( period = 3.177 ns )               ; wm8731:inst|i[3]        ; wm8731:inst|i[0]        ; BCLK       ; BCLK     ; None                        ; None                      ; 2.938 ns                ;
; N/A   ; 314.76 MHz ( period = 3.177 ns )               ; wm8731:inst|i[3]        ; wm8731:inst|i[1]        ; BCLK       ; BCLK     ; None                        ; None                      ; 2.938 ns                ;
; N/A   ; 314.76 MHz ( period = 3.177 ns )               ; wm8731:inst|i[3]        ; wm8731:inst|i[3]        ; BCLK       ; BCLK     ; None                        ; None                      ; 2.938 ns                ;
; N/A   ; 314.76 MHz ( period = 3.177 ns )               ; wm8731:inst|i[3]        ; wm8731:inst|i[2]        ; BCLK       ; BCLK     ; None                        ; None                      ; 2.938 ns                ;
; N/A   ; 317.06 MHz ( period = 3.154 ns )               ; wm8731:inst|i[0]        ; wm8731:inst|DATAOUT[4]  ; BCLK       ; BCLK     ; None                        ; None                      ; 2.920 ns                ;
; N/A   ; 317.16 MHz ( period = 3.153 ns )               ; wm8731:inst|i[0]        ; wm8731:inst|DATAOUT[6]  ; BCLK       ; BCLK     ; None                        ; None                      ; 2.919 ns                ;
; N/A   ; 317.46 MHz ( period = 3.150 ns )               ; wm8731:inst|i[4]        ; wm8731:inst|i[0]        ; BCLK       ; BCLK     ; None                        ; None                      ; 2.910 ns                ;
; N/A   ; 317.46 MHz ( period = 3.150 ns )               ; wm8731:inst|i[4]        ; wm8731:inst|i[1]        ; BCLK       ; BCLK     ; None                        ; None                      ; 2.910 ns                ;
; N/A   ; 317.46 MHz ( period = 3.150 ns )               ; wm8731:inst|i[4]        ; wm8731:inst|i[3]        ; BCLK       ; BCLK     ; None                        ; None                      ; 2.910 ns                ;
; N/A   ; 317.46 MHz ( period = 3.150 ns )               ; wm8731:inst|i[4]        ; wm8731:inst|i[2]        ; BCLK       ; BCLK     ; None                        ; None                      ; 2.910 ns                ;
; N/A   ; 324.89 MHz ( period = 3.078 ns )               ; wm8731:inst|i[1]        ; wm8731:inst|DATAOUT[14] ; BCLK       ; BCLK     ; None                        ; None                      ; 2.829 ns                ;
; N/A   ; 324.89 MHz ( period = 3.078 ns )               ; wm8731:inst|i[1]        ; wm8731:inst|DATAOUT[12] ; BCLK       ; BCLK     ; None                        ; None                      ; 2.829 ns                ;
; N/A   ; 326.48 MHz ( period = 3.063 ns )               ; wm8731:inst|i[1]        ; wm8731:inst|DATAOUT[10] ; BCLK       ; BCLK     ; None                        ; None                      ; 2.829 ns                ;
; N/A   ; 326.80 MHz ( period = 3.060 ns )               ; wm8731:inst|i[1]        ; wm8731:inst|DATAOUT[8]  ; BCLK       ; BCLK     ; None                        ; None                      ; 2.826 ns                ;
; N/A   ; 327.87 MHz ( period = 3.050 ns )               ; wm8731:inst|i[2]        ; wm8731:inst|i[0]        ; BCLK       ; BCLK     ; None                        ; None                      ; 2.811 ns                ;
; N/A   ; 327.87 MHz ( period = 3.050 ns )               ; wm8731:inst|i[2]        ; wm8731:inst|i[1]        ; BCLK       ; BCLK     ; None                        ; None                      ; 2.811 ns                ;
; N/A   ; 327.87 MHz ( period = 3.050 ns )               ; wm8731:inst|i[2]        ; wm8731:inst|i[3]        ; BCLK       ; BCLK     ; None                        ; None                      ; 2.811 ns                ;
; N/A   ; 327.87 MHz ( period = 3.050 ns )               ; wm8731:inst|i[2]        ; wm8731:inst|i[2]        ; BCLK       ; BCLK     ; None                        ; None                      ; 2.811 ns                ;
; N/A   ; 328.41 MHz ( period = 3.045 ns )               ; wm8731:inst|i[0]        ; wm8731:inst|DATAOUT[7]  ; BCLK       ; BCLK     ; None                        ; None                      ; 2.796 ns                ;
; N/A   ; 328.52 MHz ( period = 3.044 ns )               ; wm8731:inst|i[0]        ; wm8731:inst|DATAOUT[5]  ; BCLK       ; BCLK     ; None                        ; None                      ; 2.795 ns                ;
; N/A   ; 329.60 MHz ( period = 3.034 ns )               ; wm8731:inst|i[0]        ; wm8731:inst|DATAOUT[9]  ; BCLK       ; BCLK     ; None                        ; None                      ; 2.785 ns                ;
; N/A   ; 330.14 MHz ( period = 3.029 ns )               ; wm8731:inst|i[0]        ; wm8731:inst|DATAOUT[11] ; BCLK       ; BCLK     ; None                        ; None                      ; 2.780 ns                ;
; N/A   ; 331.79 MHz ( period = 3.014 ns )               ; wm8731:inst|eb          ; wm8731:inst|DATAOUT[14] ; BCLK       ; BCLK     ; None                        ; None                      ; 2.760 ns                ;
; N/A   ; 331.79 MHz ( period = 3.014 ns )               ; wm8731:inst|eb          ; wm8731:inst|DATAOUT[12] ; BCLK       ; BCLK     ; None                        ; None                      ; 2.760 ns                ;
; N/A   ; 331.90 MHz ( period = 3.013 ns )               ; wm8731:inst|i[1]        ; wm8731:inst|DATAOUT[4]  ; BCLK       ; BCLK     ; None                        ; None                      ; 2.779 ns                ;
; N/A   ; 332.01 MHz ( period = 3.012 ns )               ; wm8731:inst|i[1]        ; wm8731:inst|DATAOUT[6]  ; BCLK       ; BCLK     ; None                        ; None                      ; 2.778 ns                ;
; N/A   ; 333.33 MHz ( period = 3.000 ns )               ; wm8731:inst|eb          ; wm8731:inst|DATAOUT[10] ; BCLK       ; BCLK     ; None                        ; None                      ; 2.761 ns                ;
; N/A   ; 333.67 MHz ( period = 2.997 ns )               ; wm8731:inst|eb          ; wm8731:inst|DATAOUT[8]  ; BCLK       ; BCLK     ; None                        ; None                      ; 2.758 ns                ;
; N/A   ; 334.78 MHz ( period = 2.987 ns )               ; wm8731:inst|eb          ; wm8731:inst|i[0]        ; BCLK       ; BCLK     ; None                        ; None                      ; 2.743 ns                ;
; N/A   ; 334.78 MHz ( period = 2.987 ns )               ; wm8731:inst|eb          ; wm8731:inst|i[1]        ; BCLK       ; BCLK     ; None                        ; None                      ; 2.743 ns                ;
; N/A   ; 334.78 MHz ( period = 2.987 ns )               ; wm8731:inst|eb          ; wm8731:inst|i[3]        ; BCLK       ; BCLK     ; None                        ; None                      ; 2.743 ns                ;
; N/A   ; 334.78 MHz ( period = 2.987 ns )               ; wm8731:inst|eb          ; wm8731:inst|i[2]        ; BCLK       ; BCLK     ; None                        ; None                      ; 2.743 ns                ;
; N/A   ; 339.21 MHz ( period = 2.948 ns )               ; wm8731:inst|eb          ; wm8731:inst|DATAOUT[4]  ; BCLK       ; BCLK     ; None                        ; None                      ; 2.709 ns                ;
; N/A   ; 339.33 MHz ( period = 2.947 ns )               ; wm8731:inst|eb          ; wm8731:inst|DATAOUT[6]  ; BCLK       ; BCLK     ; None                        ; None                      ; 2.708 ns                ;
; N/A   ; 339.67 MHz ( period = 2.944 ns )               ; wm8731:inst|i[3]        ; wm8731:inst|DATAOUT[14] ; BCLK       ; BCLK     ; None                        ; None                      ; 2.695 ns                ;
; N/A   ; 339.67 MHz ( period = 2.944 ns )               ; wm8731:inst|i[3]        ; wm8731:inst|DATAOUT[12] ; BCLK       ; BCLK     ; None                        ; None                      ; 2.695 ns                ;
; N/A   ; 341.41 MHz ( period = 2.929 ns )               ; wm8731:inst|i[3]        ; wm8731:inst|DATAOUT[10] ; BCLK       ; BCLK     ; None                        ; None                      ; 2.695 ns                ;
; N/A   ; 341.76 MHz ( period = 2.926 ns )               ; wm8731:inst|i[3]        ; wm8731:inst|DATAOUT[8]  ; BCLK       ; BCLK     ; None                        ; None                      ; 2.692 ns                ;
; N/A   ; 342.82 MHz ( period = 2.917 ns )               ; wm8731:inst|i[4]        ; wm8731:inst|DATAOUT[14] ; BCLK       ; BCLK     ; None                        ; None                      ; 2.667 ns                ;
; N/A   ; 342.82 MHz ( period = 2.917 ns )               ; wm8731:inst|i[4]        ; wm8731:inst|DATAOUT[12] ; BCLK       ; BCLK     ; None                        ; None                      ; 2.667 ns                ;
; N/A   ; 344.35 MHz ( period = 2.904 ns )               ; wm8731:inst|i[1]        ; wm8731:inst|DATAOUT[7]  ; BCLK       ; BCLK     ; None                        ; None                      ; 2.655 ns                ;
; N/A   ; 344.47 MHz ( period = 2.903 ns )               ; wm8731:inst|i[1]        ; wm8731:inst|DATAOUT[5]  ; BCLK       ; BCLK     ; None                        ; None                      ; 2.654 ns                ;
; N/A   ; 344.59 MHz ( period = 2.902 ns )               ; wm8731:inst|i[4]        ; wm8731:inst|DATAOUT[10] ; BCLK       ; BCLK     ; None                        ; None                      ; 2.667 ns                ;
; N/A   ; 344.95 MHz ( period = 2.899 ns )               ; wm8731:inst|i[4]        ; wm8731:inst|DATAOUT[8]  ; BCLK       ; BCLK     ; None                        ; None                      ; 2.664 ns                ;
; N/A   ; 345.66 MHz ( period = 2.893 ns )               ; wm8731:inst|i[1]        ; wm8731:inst|DATAOUT[9]  ; BCLK       ; BCLK     ; None                        ; None                      ; 2.644 ns                ;
; N/A   ; 346.26 MHz ( period = 2.888 ns )               ; wm8731:inst|i[1]        ; wm8731:inst|DATAOUT[11] ; BCLK       ; BCLK     ; None                        ; None                      ; 2.639 ns                ;
; N/A   ; 347.34 MHz ( period = 2.879 ns )               ; wm8731:inst|i[3]        ; wm8731:inst|DATAOUT[4]  ; BCLK       ; BCLK     ; None                        ; None                      ; 2.645 ns                ;
; N/A   ; 347.46 MHz ( period = 2.878 ns )               ; wm8731:inst|i[3]        ; wm8731:inst|DATAOUT[6]  ; BCLK       ; BCLK     ; None                        ; None                      ; 2.644 ns                ;
; N/A   ; 350.63 MHz ( period = 2.852 ns )               ; wm8731:inst|i[4]        ; wm8731:inst|DATAOUT[4]  ; BCLK       ; BCLK     ; None                        ; None                      ; 2.617 ns                ;
; N/A   ; 350.75 MHz ( period = 2.851 ns )               ; wm8731:inst|i[4]        ; wm8731:inst|DATAOUT[6]  ; BCLK       ; BCLK     ; None                        ; None                      ; 2.616 ns                ;
; N/A   ; 352.24 MHz ( period = 2.839 ns )               ; wm8731:inst|eb          ; wm8731:inst|DATAOUT[7]  ; BCLK       ; BCLK     ; None                        ; None                      ; 2.585 ns                ;
; N/A   ; 352.36 MHz ( period = 2.838 ns )               ; wm8731:inst|eb          ; wm8731:inst|DATAOUT[5]  ; BCLK       ; BCLK     ; None                        ; None                      ; 2.584 ns                ;
; N/A   ; 353.36 MHz ( period = 2.830 ns )               ; wm8731:inst|eb          ; wm8731:inst|DATAOUT[9]  ; BCLK       ; BCLK     ; None                        ; None                      ; 2.576 ns                ;
; N/A   ; 353.98 MHz ( period = 2.825 ns )               ; wm8731:inst|eb          ; wm8731:inst|DATAOUT[11] ; BCLK       ; BCLK     ; None                        ; None                      ; 2.571 ns                ;
; N/A   ; 354.99 MHz ( period = 2.817 ns )               ; wm8731:inst|i[2]        ; wm8731:inst|DATAOUT[14] ; BCLK       ; BCLK     ; None                        ; None                      ; 2.568 ns                ;
; N/A   ; 354.99 MHz ( period = 2.817 ns )               ; wm8731:inst|i[2]        ; wm8731:inst|DATAOUT[12] ; BCLK       ; BCLK     ; None                        ; None                      ; 2.568 ns                ;
; N/A   ; 356.89 MHz ( period = 2.802 ns )               ; wm8731:inst|i[2]        ; wm8731:inst|DATAOUT[10] ; BCLK       ; BCLK     ; None                        ; None                      ; 2.568 ns                ;
; N/A   ; 357.27 MHz ( period = 2.799 ns )               ; wm8731:inst|i[2]        ; wm8731:inst|DATAOUT[8]  ; BCLK       ; BCLK     ; None                        ; None                      ; 2.565 ns                ;
; N/A   ; 357.91 MHz ( period = 2.794 ns )               ; wm8731:inst|i[0]        ; wm8731:inst|DATAOUT[15] ; BCLK       ; BCLK     ; None                        ; None                      ; 2.545 ns                ;
; N/A   ; 357.91 MHz ( period = 2.794 ns )               ; wm8731:inst|i[0]        ; wm8731:inst|DATAOUT[13] ; BCLK       ; BCLK     ; None                        ; None                      ; 2.545 ns                ;
; N/A   ; 361.01 MHz ( period = 2.770 ns )               ; wm8731:inst|i[3]        ; wm8731:inst|DATAOUT[7]  ; BCLK       ; BCLK     ; None                        ; None                      ; 2.521 ns                ;
; N/A   ; 361.14 MHz ( period = 2.769 ns )               ; wm8731:inst|i[3]        ; wm8731:inst|DATAOUT[5]  ; BCLK       ; BCLK     ; None                        ; None                      ; 2.520 ns                ;
; N/A   ; 362.45 MHz ( period = 2.759 ns )               ; wm8731:inst|i[3]        ; wm8731:inst|DATAOUT[9]  ; BCLK       ; BCLK     ; None                        ; None                      ; 2.510 ns                ;
; N/A   ; 363.11 MHz ( period = 2.754 ns )               ; wm8731:inst|i[3]        ; wm8731:inst|DATAOUT[11] ; BCLK       ; BCLK     ; None                        ; None                      ; 2.505 ns                ;
; N/A   ; 363.37 MHz ( period = 2.752 ns )               ; wm8731:inst|i[2]        ; wm8731:inst|DATAOUT[4]  ; BCLK       ; BCLK     ; None                        ; None                      ; 2.518 ns                ;
; N/A   ; 363.50 MHz ( period = 2.751 ns )               ; wm8731:inst|i[2]        ; wm8731:inst|DATAOUT[6]  ; BCLK       ; BCLK     ; None                        ; None                      ; 2.517 ns                ;
; N/A   ; 364.56 MHz ( period = 2.743 ns )               ; wm8731:inst|i[4]        ; wm8731:inst|DATAOUT[7]  ; BCLK       ; BCLK     ; None                        ; None                      ; 2.493 ns                ;
; N/A   ; 364.70 MHz ( period = 2.742 ns )               ; wm8731:inst|i[4]        ; wm8731:inst|DATAOUT[5]  ; BCLK       ; BCLK     ; None                        ; None                      ; 2.492 ns                ;
; N/A   ; 366.03 MHz ( period = 2.732 ns )               ; wm8731:inst|i[4]        ; wm8731:inst|DATAOUT[9]  ; BCLK       ; BCLK     ; None                        ; None                      ; 2.482 ns                ;
; N/A   ; 366.70 MHz ( period = 2.727 ns )               ; wm8731:inst|i[4]        ; wm8731:inst|DATAOUT[11] ; BCLK       ; BCLK     ; None                        ; None                      ; 2.477 ns                ;
; N/A   ; 376.93 MHz ( period = 2.653 ns )               ; wm8731:inst|i[1]        ; wm8731:inst|DATAOUT[15] ; BCLK       ; BCLK     ; None                        ; None                      ; 2.404 ns                ;
; N/A   ; 376.93 MHz ( period = 2.653 ns )               ; wm8731:inst|i[1]        ; wm8731:inst|DATAOUT[13] ; BCLK       ; BCLK     ; None                        ; None                      ; 2.404 ns                ;
; N/A   ; 378.36 MHz ( period = 2.643 ns )               ; wm8731:inst|i[2]        ; wm8731:inst|DATAOUT[7]  ; BCLK       ; BCLK     ; None                        ; None                      ; 2.394 ns                ;
; N/A   ; 378.50 MHz ( period = 2.642 ns )               ; wm8731:inst|i[2]        ; wm8731:inst|DATAOUT[5]  ; BCLK       ; BCLK     ; None                        ; None                      ; 2.393 ns                ;
; N/A   ; 379.94 MHz ( period = 2.632 ns )               ; wm8731:inst|i[2]        ; wm8731:inst|DATAOUT[9]  ; BCLK       ; BCLK     ; None                        ; None                      ; 2.383 ns                ;
; N/A   ; 380.66 MHz ( period = 2.627 ns )               ; wm8731:inst|i[2]        ; wm8731:inst|DATAOUT[11] ; BCLK       ; BCLK     ; None                        ; None                      ; 2.378 ns                ;
; N/A   ; 386.25 MHz ( period = 2.589 ns )               ; wm8731:inst|eb          ; wm8731:inst|DATAOUT[15] ; BCLK       ; BCLK     ; None                        ; None                      ; 2.335 ns                ;
; N/A   ; 386.25 MHz ( period = 2.589 ns )               ; wm8731:inst|eb          ; wm8731:inst|DATAOUT[13] ; BCLK       ; BCLK     ; None                        ; None                      ; 2.335 ns                ;
; N/A   ; 396.83 MHz ( period = 2.520 ns )               ; wm8731:inst|i[1]        ; wm8731:inst|i[4]        ; BCLK       ; BCLK     ; None                        ; None                      ; 2.282 ns                ;
; N/A   ; 396.98 MHz ( period = 2.519 ns )               ; wm8731:inst|i[3]        ; wm8731:inst|DATAOUT[15] ; BCLK       ; BCLK     ; None                        ; None                      ; 2.270 ns                ;
; N/A   ; 396.98 MHz ( period = 2.519 ns )               ; wm8731:inst|i[3]        ; wm8731:inst|DATAOUT[13] ; BCLK       ; BCLK     ; None                        ; None                      ; 2.270 ns                ;
; N/A   ; 401.28 MHz ( period = 2.492 ns )               ; wm8731:inst|i[4]        ; wm8731:inst|DATAOUT[15] ; BCLK       ; BCLK     ; None                        ; None                      ; 2.242 ns                ;
; N/A   ; 401.28 MHz ( period = 2.492 ns )               ; wm8731:inst|i[4]        ; wm8731:inst|DATAOUT[13] ; BCLK       ; BCLK     ; None                        ; None                      ; 2.242 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; wm8731:inst|i[0]        ; wm8731:inst|i[4]        ; BCLK       ; BCLK     ; None                        ; None                      ; 2.184 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; wm8731:inst|i[2]        ; wm8731:inst|DATAOUT[15] ; BCLK       ; BCLK     ; None                        ; None                      ; 2.143 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; wm8731:inst|i[2]        ; wm8731:inst|DATAOUT[13] ; BCLK       ; BCLK     ; None                        ; None                      ; 2.143 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; wm8731:inst|i[2]        ; wm8731:inst|i[4]        ; BCLK       ; BCLK     ; None                        ; None                      ; 1.984 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; wm8731:inst|i[3]        ; wm8731:inst|i[4]        ; BCLK       ; BCLK     ; None                        ; None                      ; 1.957 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; wm8731:inst|eb          ; wm8731:inst|i[4]        ; BCLK       ; BCLK     ; None                        ; None                      ; 1.328 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; wm8731:inst|i[4]        ; wm8731:inst|i[4]        ; BCLK       ; BCLK     ; None                        ; None                      ; 1.123 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; wm8731:inst|DATAOUT[15] ; wm8731:inst|DATAOUT[15] ; BCLK       ; BCLK     ; None                        ; None                      ; 0.454 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; wm8731:inst|DATAOUT[10] ; wm8731:inst|DATAOUT[10] ; BCLK       ; BCLK     ; None                        ; None                      ; 0.454 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; wm8731:inst|DATAOUT[9]  ; wm8731:inst|DATAOUT[9]  ; BCLK       ; BCLK     ; None                        ; None                      ; 0.454 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; wm8731:inst|DATAOUT[8]  ; wm8731:inst|DATAOUT[8]  ; BCLK       ; BCLK     ; None                        ; None                      ; 0.454 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; wm8731:inst|DATAOUT[14] ; wm8731:inst|DATAOUT[14] ; BCLK       ; BCLK     ; None                        ; None                      ; 0.454 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; wm8731:inst|DATAOUT[11] ; wm8731:inst|DATAOUT[11] ; BCLK       ; BCLK     ; None                        ; None                      ; 0.454 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; wm8731:inst|DATAOUT[5]  ; wm8731:inst|DATAOUT[5]  ; BCLK       ; BCLK     ; None                        ; None                      ; 0.454 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; wm8731:inst|DATAOUT[6]  ; wm8731:inst|DATAOUT[6]  ; BCLK       ; BCLK     ; None                        ; None                      ; 0.454 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; wm8731:inst|DATAOUT[7]  ; wm8731:inst|DATAOUT[7]  ; BCLK       ; BCLK     ; None                        ; None                      ; 0.454 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; wm8731:inst|DATAOUT[12] ; wm8731:inst|DATAOUT[12] ; BCLK       ; BCLK     ; None                        ; None                      ; 0.454 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; wm8731:inst|DATAOUT[13] ; wm8731:inst|DATAOUT[13] ; BCLK       ; BCLK     ; None                        ; None                      ; 0.454 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; wm8731:inst|DATAOUT[4]  ; wm8731:inst|DATAOUT[4]  ; BCLK       ; BCLK     ; None                        ; None                      ; 0.454 ns                ;
+-------+------------------------------------------------+-------------------------+-------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk24'                                                                                                                                                                                                                                                                        ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------+----------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                   ; To                                     ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------+----------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 163.72 MHz ( period = 6.108 ns )                    ; wm8731:inst|data[0]                    ; wm8731:inst|writer:u1|SDIN             ; clk24      ; clk24    ; None                        ; None                      ; 2.815 ns                ;
; N/A                                     ; 171.41 MHz ( period = 5.834 ns )                    ; wm8731:inst|data[1]                    ; wm8731:inst|writer:u1|SDIN             ; clk24      ; clk24    ; None                        ; None                      ; 2.678 ns                ;
; N/A                                     ; 172.18 MHz ( period = 5.808 ns )                    ; wm8731:inst|data[12]                   ; wm8731:inst|writer:u1|SDIN             ; clk24      ; clk24    ; None                        ; None                      ; 2.665 ns                ;
; N/A                                     ; 172.35 MHz ( period = 5.802 ns )                    ; wm8731:inst|data[11]                   ; wm8731:inst|writer:u1|SDIN             ; clk24      ; clk24    ; None                        ; None                      ; 2.662 ns                ;
; N/A                                     ; 180.18 MHz ( period = 5.550 ns )                    ; wm8731:inst|data[10]                   ; wm8731:inst|writer:u1|SDIN             ; clk24      ; clk24    ; None                        ; None                      ; 2.536 ns                ;
; N/A                                     ; 181.16 MHz ( period = 5.520 ns )                    ; wm8731:inst|data[4]                    ; wm8731:inst|writer:u1|SDIN             ; clk24      ; clk24    ; None                        ; None                      ; 2.521 ns                ;
; N/A                                     ; 181.75 MHz ( period = 5.502 ns )                    ; wm8731:inst|data[9]                    ; wm8731:inst|writer:u1|SDIN             ; clk24      ; clk24    ; None                        ; None                      ; 2.512 ns                ;
; N/A                                     ; 203.50 MHz ( period = 4.914 ns )                    ; wm8731:inst|data[6]                    ; wm8731:inst|writer:u1|SDIN             ; clk24      ; clk24    ; None                        ; None                      ; 2.218 ns                ;
; N/A                                     ; 206.10 MHz ( period = 4.852 ns )                    ; wm8731:inst|data[2]                    ; wm8731:inst|writer:u1|SDIN             ; clk24      ; clk24    ; None                        ; None                      ; 2.187 ns                ;
; N/A                                     ; 266.60 MHz ( period = 3.751 ns )                    ; wm8731:inst|writer:u1|i[0]             ; wm8731:inst|writer:u1|SDIN             ; clk24      ; clk24    ; None                        ; None                      ; 3.512 ns                ;
; N/A                                     ; 277.70 MHz ( period = 3.601 ns )                    ; wm8731:inst|writer:u1|i[3]             ; wm8731:inst|writer:u1|SDIN             ; clk24      ; clk24    ; None                        ; None                      ; 3.362 ns                ;
; N/A                                     ; 278.40 MHz ( period = 3.592 ns )                    ; wm8731:inst|writer:u1|i[2]             ; wm8731:inst|writer:u1|SDIN             ; clk24      ; clk24    ; None                        ; None                      ; 3.353 ns                ;
; N/A                                     ; 281.93 MHz ( period = 3.547 ns )                    ; wm8731:inst|writer:u1|stat.send_data_b ; wm8731:inst|writer:u1|SDIN             ; clk24      ; clk24    ; None                        ; None                      ; 3.309 ns                ;
; N/A                                     ; 287.60 MHz ( period = 3.477 ns )                    ; wm8731:inst|writer:u1|i[1]             ; wm8731:inst|writer:u1|SDIN             ; clk24      ; clk24    ; None                        ; None                      ; 3.238 ns                ;
; N/A                                     ; 290.19 MHz ( period = 3.446 ns )                    ; wm8731:inst|writer:u1|stat.wait_resp   ; wm8731:inst|writer:u1|SDIN             ; clk24      ; clk24    ; None                        ; None                      ; 3.208 ns                ;
; N/A                                     ; 294.55 MHz ( period = 3.395 ns )                    ; wm8731:inst|writer:u1|stat.wait_resp1  ; wm8731:inst|writer:u1|SDIN             ; clk24      ; clk24    ; None                        ; None                      ; 3.157 ns                ;
; N/A                                     ; 296.03 MHz ( period = 3.378 ns )                    ; wm8731:inst|writer:u1|stat.wait_step   ; wm8731:inst|writer:u1|SCLK             ; clk24      ; clk24    ; None                        ; None                      ; 1.450 ns                ;
; N/A                                     ; 299.49 MHz ( period = 3.339 ns )                    ; wm8731:inst|writer:u1|stat.send_addr_b ; wm8731:inst|writer:u1|SDIN             ; clk24      ; clk24    ; None                        ; None                      ; 3.101 ns                ;
; N/A                                     ; 304.32 MHz ( period = 3.286 ns )                    ; wm8731:inst|writer:u1|stat.send_addr_a ; wm8731:inst|writer:u1|SCLK             ; clk24      ; clk24    ; None                        ; None                      ; 1.404 ns                ;
; N/A                                     ; 334.00 MHz ( period = 2.994 ns )                    ; wm8731:inst|writer:u1|done             ; wm8731:inst|stat.playing               ; clk24      ; clk24    ; None                        ; None                      ; 1.261 ns                ;
; N/A                                     ; 334.22 MHz ( period = 2.992 ns )                    ; wm8731:inst|writer:u1|done             ; wm8731:inst|stat.clr_active            ; clk24      ; clk24    ; None                        ; None                      ; 1.260 ns                ;
; N/A                                     ; 334.45 MHz ( period = 2.990 ns )                    ; wm8731:inst|writer:u1|done             ; wm8731:inst|stat.set_dio               ; clk24      ; clk24    ; None                        ; None                      ; 1.259 ns                ;
; N/A                                     ; 334.45 MHz ( period = 2.990 ns )                    ; wm8731:inst|writer:u1|done             ; wm8731:inst|stat.set_active            ; clk24      ; clk24    ; None                        ; None                      ; 1.259 ns                ;
; N/A                                     ; 335.12 MHz ( period = 2.984 ns )                    ; wm8731:inst|writer:u1|done             ; wm8731:inst|stat.set_power             ; clk24      ; clk24    ; None                        ; None                      ; 1.256 ns                ;
; N/A                                     ; 335.57 MHz ( period = 2.980 ns )                    ; wm8731:inst|writer:u1|done             ; wm8731:inst|stat.set_freq              ; clk24      ; clk24    ; None                        ; None                      ; 1.254 ns                ;
; N/A                                     ; 344.95 MHz ( period = 2.899 ns )                    ; wm8731:inst|writer:u1|SDIN             ; wm8731:inst|writer:u1|i[3]             ; clk24      ; clk24    ; None                        ; None                      ; 2.660 ns                ;
; N/A                                     ; 344.95 MHz ( period = 2.899 ns )                    ; wm8731:inst|writer:u1|SDIN             ; wm8731:inst|writer:u1|i[0]             ; clk24      ; clk24    ; None                        ; None                      ; 2.660 ns                ;
; N/A                                     ; 344.95 MHz ( period = 2.899 ns )                    ; wm8731:inst|writer:u1|SDIN             ; wm8731:inst|writer:u1|i[1]             ; clk24      ; clk24    ; None                        ; None                      ; 2.660 ns                ;
; N/A                                     ; 344.95 MHz ( period = 2.899 ns )                    ; wm8731:inst|writer:u1|SDIN             ; wm8731:inst|writer:u1|i[2]             ; clk24      ; clk24    ; None                        ; None                      ; 2.660 ns                ;
; N/A                                     ; 350.88 MHz ( period = 2.850 ns )                    ; wm8731:inst|writer:u1|stat.wait_resp2  ; wm8731:inst|writer:u1|SDIN             ; clk24      ; clk24    ; None                        ; None                      ; 2.612 ns                ;
; N/A                                     ; 368.05 MHz ( period = 2.717 ns )                    ; wm8731:inst|writer:u1|SDIN             ; wm8731:inst|writer:u1|SDIN             ; clk24      ; clk24    ; None                        ; None                      ; 2.478 ns                ;
; N/A                                     ; 371.47 MHz ( period = 2.692 ns )                    ; wm8731:inst|stat.playing               ; wm8731:inst|data[0]                    ; clk24      ; clk24    ; None                        ; None                      ; 2.450 ns                ;
; N/A                                     ; 371.61 MHz ( period = 2.691 ns )                    ; wm8731:inst|stat.playing               ; wm8731:inst|data[12]                   ; clk24      ; clk24    ; None                        ; None                      ; 2.449 ns                ;
; N/A                                     ; 371.61 MHz ( period = 2.691 ns )                    ; wm8731:inst|stat.playing               ; wm8731:inst|data[9]                    ; clk24      ; clk24    ; None                        ; None                      ; 2.449 ns                ;
; N/A                                     ; Restricted to 380.08 MHz ( period = 2.631 ns )      ; wm8731:inst|stat.set_active            ; wm8731:inst|data[9]                    ; clk24      ; clk24    ; None                        ; None                      ; 2.383 ns                ;
; N/A                                     ; Restricted to 380.08 MHz ( period = 2.631 ns )      ; wm8731:inst|writer:u1|i[3]             ; wm8731:inst|writer:u1|stat.send_addr_a ; clk24      ; clk24    ; None                        ; None                      ; 2.381 ns                ;
; N/A                                     ; Restricted to 380.08 MHz ( period = 2.631 ns )      ; wm8731:inst|writer:u1|i[0]             ; wm8731:inst|writer:u1|stat.send_addr_a ; clk24      ; clk24    ; None                        ; None                      ; 2.366 ns                ;
; N/A                                     ; Restricted to 380.08 MHz ( period = 2.631 ns )      ; wm8731:inst|writer:u1|stat.send_addr_a ; wm8731:inst|writer:u1|SDIN             ; clk24      ; clk24    ; None                        ; None                      ; 2.364 ns                ;
; N/A                                     ; Restricted to 380.08 MHz ( period = 2.631 ns )      ; wm8731:inst|stat.set_dio               ; wm8731:inst|data[11]                   ; clk24      ; clk24    ; None                        ; None                      ; 2.340 ns                ;
; N/A                                     ; Restricted to 380.08 MHz ( period = 2.631 ns )      ; wm8731:inst|stat.set_active            ; wm8731:inst|data[0]                    ; clk24      ; clk24    ; None                        ; None                      ; 2.329 ns                ;
; N/A                                     ; Restricted to 380.08 MHz ( period = 2.631 ns )      ; wm8731:inst|stat.set_active            ; wm8731:inst|data[12]                   ; clk24      ; clk24    ; None                        ; None                      ; 2.321 ns                ;
; N/A                                     ; Restricted to 380.08 MHz ( period = 2.631 ns )      ; wm8731:inst|writer:u1|stat.send_data_b ; wm8731:inst|writer:u1|i[3]             ; clk24      ; clk24    ; None                        ; None                      ; 2.315 ns                ;
; N/A                                     ; Restricted to 380.08 MHz ( period = 2.631 ns )      ; wm8731:inst|writer:u1|stat.send_data_b ; wm8731:inst|writer:u1|i[0]             ; clk24      ; clk24    ; None                        ; None                      ; 2.315 ns                ;
; N/A                                     ; Restricted to 380.08 MHz ( period = 2.631 ns )      ; wm8731:inst|writer:u1|stat.send_data_b ; wm8731:inst|writer:u1|i[1]             ; clk24      ; clk24    ; None                        ; None                      ; 2.315 ns                ;
; N/A                                     ; Restricted to 380.08 MHz ( period = 2.631 ns )      ; wm8731:inst|writer:u1|stat.send_data_b ; wm8731:inst|writer:u1|i[2]             ; clk24      ; clk24    ; None                        ; None                      ; 2.315 ns                ;
; N/A                                     ; Restricted to 380.08 MHz ( period = 2.631 ns )      ; wm8731:inst|we                         ; wm8731:inst|writer:u1|stat.init        ; clk24      ; clk24    ; None                        ; None                      ; 1.002 ns                ;
; N/A                                     ; Restricted to 380.08 MHz ( period = 2.631 ns )      ; wm8731:inst|writer:u1|stat.wait_resp   ; wm8731:inst|writer:u1|i[3]             ; clk24      ; clk24    ; None                        ; None                      ; 2.219 ns                ;
; N/A                                     ; Restricted to 380.08 MHz ( period = 2.631 ns )      ; wm8731:inst|writer:u1|stat.wait_resp   ; wm8731:inst|writer:u1|i[0]             ; clk24      ; clk24    ; None                        ; None                      ; 2.219 ns                ;
; N/A                                     ; Restricted to 380.08 MHz ( period = 2.631 ns )      ; wm8731:inst|writer:u1|stat.wait_resp   ; wm8731:inst|writer:u1|i[1]             ; clk24      ; clk24    ; None                        ; None                      ; 2.219 ns                ;
; N/A                                     ; Restricted to 380.08 MHz ( period = 2.631 ns )      ; wm8731:inst|writer:u1|stat.wait_resp   ; wm8731:inst|writer:u1|i[2]             ; clk24      ; clk24    ; None                        ; None                      ; 2.219 ns                ;
; N/A                                     ; Restricted to 380.08 MHz ( period = 2.631 ns )      ; wm8731:inst|we                         ; wm8731:inst|writer:u1|done             ; clk24      ; clk24    ; None                        ; None                      ; 0.968 ns                ;
; N/A                                     ; Restricted to 380.08 MHz ( period = 2.631 ns )      ; wm8731:inst|writer:u1|i[1]             ; wm8731:inst|writer:u1|stat.send_addr_a ; clk24      ; clk24    ; None                        ; None                      ; 2.156 ns                ;
; N/A                                     ; Restricted to 380.08 MHz ( period = 2.631 ns )      ; wm8731:inst|stat.clr_active            ; wm8731:inst|data[9]                    ; clk24      ; clk24    ; None                        ; None                      ; 2.153 ns                ;
; N/A                                     ; Restricted to 380.08 MHz ( period = 2.631 ns )      ; wm8731:inst|writer:u1|stat.wait_done   ; wm8731:inst|writer:u1|SCLK             ; clk24      ; clk24    ; None                        ; None                      ; 0.939 ns                ;
; N/A                                     ; Restricted to 380.08 MHz ( period = 2.631 ns )      ; wm8731:inst|writer:u1|stat.send_data_a ; wm8731:inst|writer:u1|SCLK             ; clk24      ; clk24    ; None                        ; None                      ; 0.939 ns                ;
; N/A                                     ; Restricted to 380.08 MHz ( period = 2.631 ns )      ; wm8731:inst|writer:u1|stat.send_addr_b ; wm8731:inst|writer:u1|i[3]             ; clk24      ; clk24    ; None                        ; None                      ; 2.107 ns                ;
; N/A                                     ; Restricted to 380.08 MHz ( period = 2.631 ns )      ; wm8731:inst|writer:u1|stat.send_addr_b ; wm8731:inst|writer:u1|i[0]             ; clk24      ; clk24    ; None                        ; None                      ; 2.107 ns                ;
; N/A                                     ; Restricted to 380.08 MHz ( period = 2.631 ns )      ; wm8731:inst|writer:u1|stat.send_addr_b ; wm8731:inst|writer:u1|i[1]             ; clk24      ; clk24    ; None                        ; None                      ; 2.107 ns                ;
; N/A                                     ; Restricted to 380.08 MHz ( period = 2.631 ns )      ; wm8731:inst|writer:u1|stat.send_addr_b ; wm8731:inst|writer:u1|i[2]             ; clk24      ; clk24    ; None                        ; None                      ; 2.107 ns                ;
; N/A                                     ; Restricted to 380.08 MHz ( period = 2.631 ns )      ; wm8731:inst|stat.set_power             ; wm8731:inst|data[11]                   ; clk24      ; clk24    ; None                        ; None                      ; 2.073 ns                ;
; N/A                                     ; Restricted to 380.08 MHz ( period = 2.631 ns )      ; wm8731:inst|writer:u1|i[0]             ; wm8731:inst|writer:u1|stat.send_data_a ; clk24      ; clk24    ; None                        ; None                      ; 2.073 ns                ;
; N/A                                     ; Restricted to 380.08 MHz ( period = 2.631 ns )      ; wm8731:inst|stat.set_no_muter          ; wm8731:inst|data[1]                    ; clk24      ; clk24    ; None                        ; None                      ; 2.070 ns                ;
; N/A                                     ; Restricted to 380.08 MHz ( period = 2.631 ns )      ; wm8731:inst|stat.playing               ; wm8731:inst|data[1]                    ; clk24      ; clk24    ; None                        ; None                      ; 2.056 ns                ;
; N/A                                     ; Restricted to 380.08 MHz ( period = 2.631 ns )      ; wm8731:inst|stat.playing               ; wm8731:inst|data[11]                   ; clk24      ; clk24    ; None                        ; None                      ; 2.056 ns                ;
; N/A                                     ; Restricted to 380.08 MHz ( period = 2.631 ns )      ; wm8731:inst|stat.set_dio               ; wm8731:inst|data[9]                    ; clk24      ; clk24    ; None                        ; None                      ; 2.041 ns                ;
; N/A                                     ; Restricted to 380.08 MHz ( period = 2.631 ns )      ; wm8731:inst|stat.set_freq              ; wm8731:inst|data[0]                    ; clk24      ; clk24    ; None                        ; None                      ; 2.037 ns                ;
; N/A                                     ; Restricted to 380.08 MHz ( period = 2.631 ns )      ; wm8731:inst|stat.set_freq              ; wm8731:inst|data[12]                   ; clk24      ; clk24    ; None                        ; None                      ; 2.029 ns                ;
; N/A                                     ; Restricted to 380.08 MHz ( period = 2.631 ns )      ; wm8731:inst|writer:u1|stat.end_it      ; wm8731:inst|writer:u1|SDIN             ; clk24      ; clk24    ; None                        ; None                      ; 2.032 ns                ;
; N/A                                     ; Restricted to 380.08 MHz ( period = 2.631 ns )      ; wm8731:inst|writer:u1|i[2]             ; wm8731:inst|writer:u1|stat.send_addr_a ; clk24      ; clk24    ; None                        ; None                      ; 2.016 ns                ;
; N/A                                     ; Restricted to 380.08 MHz ( period = 2.631 ns )      ; wm8731:inst|stat.set_dio               ; wm8731:inst|data[10]                   ; clk24      ; clk24    ; None                        ; None                      ; 1.992 ns                ;
; N/A                                     ; Restricted to 380.08 MHz ( period = 2.631 ns )      ; wm8731:inst|writer:u1|i[3]             ; wm8731:inst|writer:u1|i[3]             ; clk24      ; clk24    ; None                        ; None                      ; 1.987 ns                ;
; N/A                                     ; Restricted to 380.08 MHz ( period = 2.631 ns )      ; wm8731:inst|writer:u1|i[0]             ; wm8731:inst|writer:u1|i[3]             ; clk24      ; clk24    ; None                        ; None                      ; 1.972 ns                ;
; N/A                                     ; Restricted to 380.08 MHz ( period = 2.631 ns )      ; wm8731:inst|writer:u1|done             ; wm8731:inst|stat.wait_set              ; clk24      ; clk24    ; None                        ; None                      ; 0.866 ns                ;
; N/A                                     ; Restricted to 380.08 MHz ( period = 2.631 ns )      ; wm8731:inst|writer:u1|i[1]             ; wm8731:inst|writer:u1|stat.send_data_a ; clk24      ; clk24    ; None                        ; None                      ; 1.918 ns                ;
; N/A                                     ; Restricted to 380.08 MHz ( period = 2.631 ns )      ; wm8731:inst|writer:u1|i[3]             ; wm8731:inst|writer:u1|stat.wait_step1  ; clk24      ; clk24    ; None                        ; None                      ; 1.896 ns                ;
; N/A                                     ; Restricted to 380.08 MHz ( period = 2.631 ns )      ; wm8731:inst|writer:u1|i[3]             ; wm8731:inst|writer:u1|stat.wait_step   ; clk24      ; clk24    ; None                        ; None                      ; 1.896 ns                ;
; N/A                                     ; Restricted to 380.08 MHz ( period = 2.631 ns )      ; wm8731:inst|writer:u1|i[3]             ; wm8731:inst|writer:u1|stat.wait_done   ; clk24      ; clk24    ; None                        ; None                      ; 1.895 ns                ;
; N/A                                     ; Restricted to 380.08 MHz ( period = 2.631 ns )      ; wm8731:inst|writer:u1|i[0]             ; wm8731:inst|writer:u1|stat.wait_step1  ; clk24      ; clk24    ; None                        ; None                      ; 1.881 ns                ;
; N/A                                     ; Restricted to 380.08 MHz ( period = 2.631 ns )      ; wm8731:inst|writer:u1|i[0]             ; wm8731:inst|writer:u1|stat.wait_step   ; clk24      ; clk24    ; None                        ; None                      ; 1.881 ns                ;
; N/A                                     ; Restricted to 380.08 MHz ( period = 2.631 ns )      ; wm8731:inst|writer:u1|i[0]             ; wm8731:inst|writer:u1|stat.wait_done   ; clk24      ; clk24    ; None                        ; None                      ; 1.880 ns                ;
; N/A                                     ; Restricted to 380.08 MHz ( period = 2.631 ns )      ; wm8731:inst|writer:u1|SDIN             ; wm8731:inst|writer:u1|stat.send_data_a ; clk24      ; clk24    ; None                        ; None                      ; 1.873 ns                ;
; N/A                                     ; Restricted to 380.08 MHz ( period = 2.631 ns )      ; wm8731:inst|writer:u1|done             ; wm8731:inst|stat.set_no_muter          ; clk24      ; clk24    ; None                        ; None                      ; 0.808 ns                ;
; N/A                                     ; Restricted to 380.08 MHz ( period = 2.631 ns )      ; wm8731:inst|writer:u1|done             ; wm8731:inst|stat.set_no_mutel          ; clk24      ; clk24    ; None                        ; None                      ; 0.806 ns                ;
; N/A                                     ; Restricted to 380.08 MHz ( period = 2.631 ns )      ; wm8731:inst|writer:u1|done             ; wm8731:inst|stat.set_path              ; clk24      ; clk24    ; None                        ; None                      ; 0.805 ns                ;
; N/A                                     ; Restricted to 380.08 MHz ( period = 2.631 ns )      ; wm8731:inst|stat.wait_set              ; wm8731:inst|data[0]                    ; clk24      ; clk24    ; None                        ; None                      ; 1.848 ns                ;
; N/A                                     ; Restricted to 380.08 MHz ( period = 2.631 ns )      ; wm8731:inst|stat.wait_set              ; wm8731:inst|data[12]                   ; clk24      ; clk24    ; None                        ; None                      ; 1.847 ns                ;
; N/A                                     ; Restricted to 380.08 MHz ( period = 2.631 ns )      ; wm8731:inst|stat.wait_set              ; wm8731:inst|data[9]                    ; clk24      ; clk24    ; None                        ; None                      ; 1.847 ns                ;
; N/A                                     ; Restricted to 380.08 MHz ( period = 2.631 ns )      ; wm8731:inst|writer:u1|stat.idle        ; wm8731:inst|writer:u1|SDIN             ; clk24      ; clk24    ; None                        ; None                      ; 1.803 ns                ;
; N/A                                     ; Restricted to 380.08 MHz ( period = 2.631 ns )      ; wm8731:inst|stat.set_no_mutel          ; wm8731:inst|data[1]                    ; clk24      ; clk24    ; None                        ; None                      ; 1.803 ns                ;
; N/A                                     ; Restricted to 380.08 MHz ( period = 2.631 ns )      ; wm8731:inst|stat.set_no_muter          ; wm8731:inst|data[4]                    ; clk24      ; clk24    ; None                        ; None                      ; 1.783 ns                ;
; N/A                                     ; Restricted to 380.08 MHz ( period = 2.631 ns )      ; wm8731:inst|writer:u1|i[2]             ; wm8731:inst|writer:u1|stat.send_data_a ; clk24      ; clk24    ; None                        ; None                      ; 1.777 ns                ;
; N/A                                     ; Restricted to 380.08 MHz ( period = 2.631 ns )      ; wm8731:inst|writer:u1|i[1]             ; wm8731:inst|writer:u1|i[3]             ; clk24      ; clk24    ; None                        ; None                      ; 1.762 ns                ;
; N/A                                     ; Restricted to 380.08 MHz ( period = 2.631 ns )      ; wm8731:inst|stat.set_power             ; wm8731:inst|data[10]                   ; clk24      ; clk24    ; None                        ; None                      ; 1.725 ns                ;
; N/A                                     ; Restricted to 380.08 MHz ( period = 2.631 ns )      ; wm8731:inst|writer:u1|stat.wait_resp1  ; wm8731:inst|writer:u1|stat.send_data_a ; clk24      ; clk24    ; None                        ; None                      ; 1.716 ns                ;
; N/A                                     ; Restricted to 380.08 MHz ( period = 2.631 ns )      ; wm8731:inst|stat.set_no_mutel          ; wm8731:inst|data[2]                    ; clk24      ; clk24    ; None                        ; None                      ; 1.701 ns                ;
; N/A                                     ; Restricted to 380.08 MHz ( period = 2.631 ns )      ; wm8731:inst|stat.set_no_mutel          ; wm8731:inst|data[0]                    ; clk24      ; clk24    ; None                        ; None                      ; 1.700 ns                ;
; N/A                                     ; Restricted to 380.08 MHz ( period = 2.631 ns )      ; wm8731:inst|writer:u1|i[1]             ; wm8731:inst|writer:u1|stat.wait_step1  ; clk24      ; clk24    ; None                        ; None                      ; 1.671 ns                ;
; N/A                                     ; Restricted to 380.08 MHz ( period = 2.631 ns )      ; wm8731:inst|writer:u1|i[1]             ; wm8731:inst|writer:u1|stat.wait_step   ; clk24      ; clk24    ; None                        ; None                      ; 1.671 ns                ;
; N/A                                     ; Restricted to 380.08 MHz ( period = 2.631 ns )      ; wm8731:inst|stat.wait_set              ; wm8731:inst|stat.playing               ; clk24      ; clk24    ; None                        ; None                      ; 1.675 ns                ;
; N/A                                     ; Restricted to 380.08 MHz ( period = 2.631 ns )      ; wm8731:inst|stat.wait_set              ; wm8731:inst|nstat.playing              ; clk24      ; clk24    ; None                        ; None                      ; 1.675 ns                ;
; N/A                                     ; Restricted to 380.08 MHz ( period = 2.631 ns )      ; wm8731:inst|writer:u1|i[1]             ; wm8731:inst|writer:u1|stat.wait_done   ; clk24      ; clk24    ; None                        ; None                      ; 1.670 ns                ;
; N/A                                     ; Restricted to 380.08 MHz ( period = 2.631 ns )      ; wm8731:inst|stat.wait_set              ; wm8731:inst|nstat.set_dio              ; clk24      ; clk24    ; None                        ; None                      ; 1.674 ns                ;
; N/A                                     ; Restricted to 380.08 MHz ( period = 2.631 ns )      ; wm8731:inst|stat.wait_set              ; wm8731:inst|nstat.set_freq             ; clk24      ; clk24    ; None                        ; None                      ; 1.670 ns                ;
; N/A                                     ; Restricted to 380.08 MHz ( period = 2.631 ns )      ; wm8731:inst|stat.wait_set              ; wm8731:inst|nstat.set_power            ; clk24      ; clk24    ; None                        ; None                      ; 1.670 ns                ;
; N/A                                     ; Restricted to 380.08 MHz ( period = 2.631 ns )      ; wm8731:inst|stat.wait_set              ; wm8731:inst|nstat.clr_active           ; clk24      ; clk24    ; None                        ; None                      ; 1.667 ns                ;
; N/A                                     ; Restricted to 380.08 MHz ( period = 2.631 ns )      ; wm8731:inst|stat.wait_set              ; wm8731:inst|nstat.set_active           ; clk24      ; clk24    ; None                        ; None                      ; 1.666 ns                ;
; N/A                                     ; Restricted to 380.08 MHz ( period = 2.631 ns )      ; wm8731:inst|stat.set_no_muter          ; wm8731:inst|data[2]                    ; clk24      ; clk24    ; None                        ; None                      ; 1.651 ns                ;
; N/A                                     ; Restricted to 380.08 MHz ( period = 2.631 ns )      ; wm8731:inst|stat.set_no_muter          ; wm8731:inst|data[0]                    ; clk24      ; clk24    ; None                        ; None                      ; 1.650 ns                ;
; N/A                                     ; Restricted to 380.08 MHz ( period = 2.631 ns )      ; wm8731:inst|writer:u1|i[2]             ; wm8731:inst|writer:u1|i[3]             ; clk24      ; clk24    ; None                        ; None                      ; 1.622 ns                ;
; N/A                                     ; Restricted to 380.08 MHz ( period = 2.631 ns )      ; wm8731:inst|writer:u1|stat.start       ; wm8731:inst|writer:u1|i[3]             ; clk24      ; clk24    ; None                        ; None                      ; 1.619 ns                ;
; N/A                                     ; Restricted to 380.08 MHz ( period = 2.631 ns )      ; wm8731:inst|writer:u1|stat.start       ; wm8731:inst|writer:u1|i[0]             ; clk24      ; clk24    ; None                        ; None                      ; 1.619 ns                ;
; N/A                                     ; Restricted to 380.08 MHz ( period = 2.631 ns )      ; wm8731:inst|writer:u1|stat.start       ; wm8731:inst|writer:u1|i[1]             ; clk24      ; clk24    ; None                        ; None                      ; 1.619 ns                ;
; N/A                                     ; Restricted to 380.08 MHz ( period = 2.631 ns )      ; wm8731:inst|writer:u1|stat.start       ; wm8731:inst|writer:u1|i[2]             ; clk24      ; clk24    ; None                        ; None                      ; 1.619 ns                ;
; N/A                                     ; Restricted to 380.08 MHz ( period = 2.631 ns )      ; wm8731:inst|stat.set_dio               ; wm8731:inst|data[6]                    ; clk24      ; clk24    ; None                        ; None                      ; 1.596 ns                ;
; N/A                                     ; Restricted to 380.08 MHz ( period = 2.631 ns )      ; wm8731:inst|stat.set_no_muter          ; wm8731:inst|nstat.clr_active           ; clk24      ; clk24    ; None                        ; None                      ; 1.590 ns                ;
; N/A                                     ; Restricted to 380.08 MHz ( period = 2.631 ns )      ; wm8731:inst|stat.set_dio               ; wm8731:inst|data[1]                    ; clk24      ; clk24    ; None                        ; None                      ; 1.580 ns                ;
; N/A                                     ; Restricted to 380.08 MHz ( period = 2.631 ns )      ; wm8731:inst|we                         ; wm8731:inst|writer:u1|stat.idle        ; clk24      ; clk24    ; None                        ; None                      ; 0.655 ns                ;
; N/A                                     ; Restricted to 380.08 MHz ( period = 2.631 ns )      ; wm8731:inst|writer:u1|stat.end_it      ; wm8731:inst|writer:u1|done             ; clk24      ; clk24    ; None                        ; None                      ; 1.545 ns                ;
; N/A                                     ; Restricted to 380.08 MHz ( period = 2.631 ns )      ; wm8731:inst|writer:u1|i[2]             ; wm8731:inst|writer:u1|stat.wait_step1  ; clk24      ; clk24    ; None                        ; None                      ; 1.531 ns                ;
; N/A                                     ; Restricted to 380.08 MHz ( period = 2.631 ns )      ; wm8731:inst|writer:u1|i[2]             ; wm8731:inst|writer:u1|stat.wait_step   ; clk24      ; clk24    ; None                        ; None                      ; 1.531 ns                ;
; N/A                                     ; Restricted to 380.08 MHz ( period = 2.631 ns )      ; wm8731:inst|writer:u1|i[2]             ; wm8731:inst|writer:u1|stat.wait_done   ; clk24      ; clk24    ; None                        ; None                      ; 1.530 ns                ;
; N/A                                     ; Restricted to 380.08 MHz ( period = 2.631 ns )      ; wm8731:inst|writer:u1|SDIN             ; wm8731:inst|writer:u1|stat.end_it      ; clk24      ; clk24    ; None                        ; None                      ; 1.520 ns                ;
; N/A                                     ; Restricted to 380.08 MHz ( period = 2.631 ns )      ; wm8731:inst|stat.set_no_mutel          ; wm8731:inst|data[4]                    ; clk24      ; clk24    ; None                        ; None                      ; 1.516 ns                ;
; N/A                                     ; Restricted to 380.08 MHz ( period = 2.631 ns )      ; wm8731:inst|writer:u1|stat.send_data_a ; wm8731:inst|writer:u1|SDIN             ; clk24      ; clk24    ; None                        ; None                      ; 1.512 ns                ;
; N/A                                     ; Restricted to 380.08 MHz ( period = 2.631 ns )      ; wm8731:inst|stat.playing               ; wm8731:inst|nstat.set_no_mutel         ; clk24      ; clk24    ; None                        ; None                      ; 1.508 ns                ;
; N/A                                     ; Restricted to 380.08 MHz ( period = 2.631 ns )      ; wm8731:inst|stat.playing               ; wm8731:inst|data[6]                    ; clk24      ; clk24    ; None                        ; None                      ; 1.506 ns                ;
; N/A                                     ; Restricted to 380.08 MHz ( period = 2.631 ns )      ; wm8731:inst|stat.playing               ; wm8731:inst|nstat.set_no_muter         ; clk24      ; clk24    ; None                        ; None                      ; 1.502 ns                ;
; N/A                                     ; Restricted to 380.08 MHz ( period = 2.631 ns )      ; wm8731:inst|stat.playing               ; wm8731:inst|data[4]                    ; clk24      ; clk24    ; None                        ; None                      ; 1.501 ns                ;
; N/A                                     ; Restricted to 380.08 MHz ( period = 2.631 ns )      ; wm8731:inst|writer:u1|stat.wait_step1  ; wm8731:inst|writer:u1|SCLK             ; clk24      ; clk24    ; None                        ; None                      ; 0.632 ns                ;
; N/A                                     ; Restricted to 380.08 MHz ( period = 2.631 ns )      ; wm8731:inst|stat.wait_set              ; wm8731:inst|stat.set_dio               ; clk24      ; clk24    ; None                        ; None                      ; 1.479 ns                ;
; N/A                                     ; Restricted to 380.08 MHz ( period = 2.631 ns )      ; wm8731:inst|stat.wait_set              ; wm8731:inst|stat.clr_active            ; clk24      ; clk24    ; None                        ; None                      ; 1.479 ns                ;
; N/A                                     ; Restricted to 380.08 MHz ( period = 2.631 ns )      ; wm8731:inst|stat.wait_set              ; wm8731:inst|stat.set_active            ; clk24      ; clk24    ; None                        ; None                      ; 1.477 ns                ;
; N/A                                     ; Restricted to 380.08 MHz ( period = 2.631 ns )      ; wm8731:inst|stat.wait_set              ; wm8731:inst|stat.set_power             ; clk24      ; clk24    ; None                        ; None                      ; 1.475 ns                ;
; N/A                                     ; Restricted to 380.08 MHz ( period = 2.631 ns )      ; wm8731:inst|stat.wait_set              ; wm8731:inst|stat.set_freq              ; clk24      ; clk24    ; None                        ; None                      ; 1.470 ns                ;
; N/A                                     ; Restricted to 380.08 MHz ( period = 2.631 ns )      ; wm8731:inst|writer:u1|stat.init        ; wm8731:inst|writer:u1|SDIN             ; clk24      ; clk24    ; None                        ; None                      ; 1.457 ns                ;
; N/A                                     ; Restricted to 380.08 MHz ( period = 2.631 ns )      ; wm8731:inst|stat.wait_set              ; wm8731:inst|data[1]                    ; clk24      ; clk24    ; None                        ; None                      ; 1.454 ns                ;
; N/A                                     ; Restricted to 380.08 MHz ( period = 2.631 ns )      ; wm8731:inst|stat.wait_set              ; wm8731:inst|data[11]                   ; clk24      ; clk24    ; None                        ; None                      ; 1.454 ns                ;
; N/A                                     ; Restricted to 380.08 MHz ( period = 2.631 ns )      ; wm8731:inst|stat.playing               ; wm8731:inst|stat.wait_set              ; clk24      ; clk24    ; None                        ; None                      ; 1.444 ns                ;
; N/A                                     ; Restricted to 380.08 MHz ( period = 2.631 ns )      ; wm8731:inst|stat.set_path              ; wm8731:inst|data[2]                    ; clk24      ; clk24    ; None                        ; None                      ; 1.409 ns                ;
; N/A                                     ; Restricted to 380.08 MHz ( period = 2.631 ns )      ; wm8731:inst|stat.set_path              ; wm8731:inst|data[0]                    ; clk24      ; clk24    ; None                        ; None                      ; 1.408 ns                ;
; N/A                                     ; Restricted to 380.08 MHz ( period = 2.631 ns )      ; wm8731:inst|writer:u1|stat.end_it      ; wm8731:inst|writer:u1|stat.idle        ; clk24      ; clk24    ; None                        ; None                      ; 1.398 ns                ;
; N/A                                     ; Restricted to 380.08 MHz ( period = 2.631 ns )      ; wm8731:inst|writer:u1|i[1]             ; wm8731:inst|writer:u1|i[2]             ; clk24      ; clk24    ; None                        ; None                      ; 1.356 ns                ;
; N/A                                     ; Restricted to 380.08 MHz ( period = 2.631 ns )      ; wm8731:inst|stat.playing               ; wm8731:inst|we                         ; clk24      ; clk24    ; None                        ; None                      ; 1.306 ns                ;
; N/A                                     ; Restricted to 380.08 MHz ( period = 2.631 ns )      ; wm8731:inst|stat.playing               ; wm8731:inst|data[10]                   ; clk24      ; clk24    ; None                        ; None                      ; 1.287 ns                ;
; N/A                                     ; Restricted to 380.08 MHz ( period = 2.631 ns )      ; wm8731:inst|stat.playing               ; wm8731:inst|data[2]                    ; clk24      ; clk24    ; None                        ; None                      ; 1.284 ns                ;
; N/A                                     ; Restricted to 380.08 MHz ( period = 2.631 ns )      ; wm8731:inst|stat.set_path              ; wm8731:inst|data[11]                   ; clk24      ; clk24    ; None                        ; None                      ; 1.286 ns                ;
; N/A                                     ; Restricted to 380.08 MHz ( period = 2.631 ns )      ; wm8731:inst|writer:u1|stat.init        ; wm8731:inst|writer:u1|stat.start       ; clk24      ; clk24    ; None                        ; None                      ; 1.278 ns                ;
; N/A                                     ; Restricted to 380.08 MHz ( period = 2.631 ns )      ; wm8731:inst|writer:u1|i[0]             ; wm8731:inst|writer:u1|i[2]             ; clk24      ; clk24    ; None                        ; None                      ; 1.248 ns                ;
; N/A                                     ; Restricted to 380.08 MHz ( period = 2.631 ns )      ; wm8731:inst|stat.wait_set              ; wm8731:inst|data[10]                   ; clk24      ; clk24    ; None                        ; None                      ; 1.232 ns                ;
; N/A                                     ; Restricted to 380.08 MHz ( period = 2.631 ns )      ; wm8731:inst|stat.wait_set              ; wm8731:inst|data[2]                    ; clk24      ; clk24    ; None                        ; None                      ; 1.231 ns                ;
; N/A                                     ; Restricted to 380.08 MHz ( period = 2.631 ns )      ; wm8731:inst|stat.clr_active            ; wm8731:inst|data[12]                   ; clk24      ; clk24    ; None                        ; None                      ; 1.217 ns                ;
; N/A                                     ; Restricted to 380.08 MHz ( period = 2.631 ns )      ; wm8731:inst|writer:u1|stat.send_addr_b ; wm8731:inst|writer:u1|stat.wait_step   ; clk24      ; clk24    ; None                        ; None                      ; 1.215 ns                ;
; N/A                                     ; Restricted to 380.08 MHz ( period = 2.631 ns )      ; wm8731:inst|writer:u1|stat.wait_resp   ; wm8731:inst|writer:u1|stat.send_data_a ; clk24      ; clk24    ; None                        ; None                      ; 1.171 ns                ;
; N/A                                     ; Restricted to 380.08 MHz ( period = 2.631 ns )      ; wm8731:inst|stat.set_path              ; wm8731:inst|nstat.set_no_mutel         ; clk24      ; clk24    ; None                        ; None                      ; 1.079 ns                ;
; N/A                                     ; Restricted to 380.08 MHz ( period = 2.631 ns )      ; wm8731:inst|stat.set_no_mutel          ; wm8731:inst|nstat.set_no_muter         ; clk24      ; clk24    ; None                        ; None                      ; 1.070 ns                ;
; N/A                                     ; Restricted to 380.08 MHz ( period = 2.631 ns )      ; wm8731:inst|stat.playing               ; wm8731:inst|nstat.set_freq             ; clk24      ; clk24    ; None                        ; None                      ; 1.068 ns                ;
; N/A                                     ; Restricted to 380.08 MHz ( period = 2.631 ns )      ; wm8731:inst|stat.playing               ; wm8731:inst|nstat.set_power            ; clk24      ; clk24    ; None                        ; None                      ; 1.067 ns                ;
; N/A                                     ; Restricted to 380.08 MHz ( period = 2.631 ns )      ; wm8731:inst|stat.wait_set              ; wm8731:inst|stat.set_no_muter          ; clk24      ; clk24    ; None                        ; None                      ; 1.066 ns                ;
; N/A                                     ; Restricted to 380.08 MHz ( period = 2.631 ns )      ; wm8731:inst|stat.playing               ; wm8731:inst|nstat.playing              ; clk24      ; clk24    ; None                        ; None                      ; 1.064 ns                ;
; N/A                                     ; Restricted to 380.08 MHz ( period = 2.631 ns )      ; wm8731:inst|stat.playing               ; wm8731:inst|nstat.set_dio              ; clk24      ; clk24    ; None                        ; None                      ; 1.062 ns                ;
; N/A                                     ; Restricted to 380.08 MHz ( period = 2.631 ns )      ; wm8731:inst|stat.wait_set              ; wm8731:inst|stat.set_no_mutel          ; clk24      ; clk24    ; None                        ; None                      ; 1.061 ns                ;
; N/A                                     ; Restricted to 380.08 MHz ( period = 2.631 ns )      ; wm8731:inst|stat.clr_active            ; wm8731:inst|nstat.set_active           ; clk24      ; clk24    ; None                        ; None                      ; 1.053 ns                ;
; N/A                                     ; Restricted to 380.08 MHz ( period = 2.631 ns )      ; wm8731:inst|nstat.playing              ; wm8731:inst|stat.playing               ; clk24      ; clk24    ; None                        ; None                      ; 1.036 ns                ;
; N/A                                     ; Restricted to 380.08 MHz ( period = 2.631 ns )      ; wm8731:inst|writer:u1|stat.send_addr_b ; wm8731:inst|writer:u1|stat.send_addr_a ; clk24      ; clk24    ; None                        ; None                      ; 1.013 ns                ;
; N/A                                     ; Restricted to 380.08 MHz ( period = 2.631 ns )      ; wm8731:inst|writer:u1|i[0]             ; wm8731:inst|writer:u1|i[1]             ; clk24      ; clk24    ; None                        ; None                      ; 1.012 ns                ;
; N/A                                     ; Restricted to 380.08 MHz ( period = 2.631 ns )      ; wm8731:inst|writer:u1|stat.send_data_b ; wm8731:inst|writer:u1|stat.send_data_a ; clk24      ; clk24    ; None                        ; None                      ; 1.011 ns                ;
; N/A                                     ; Restricted to 380.08 MHz ( period = 2.631 ns )      ; wm8731:inst|writer:u1|stat.wait_done   ; wm8731:inst|writer:u1|stat.wait_resp2  ; clk24      ; clk24    ; None                        ; None                      ; 1.004 ns                ;
; N/A                                     ; Restricted to 380.08 MHz ( period = 2.631 ns )      ; wm8731:inst|writer:u1|stat.start       ; wm8731:inst|writer:u1|stat.send_addr_a ; clk24      ; clk24    ; None                        ; None                      ; 1.000 ns                ;
; N/A                                     ; Restricted to 380.08 MHz ( period = 2.631 ns )      ; wm8731:inst|writer:u1|stat.wait_resp2  ; wm8731:inst|writer:u1|stat.end_it      ; clk24      ; clk24    ; None                        ; None                      ; 0.999 ns                ;
; N/A                                     ; Restricted to 380.08 MHz ( period = 2.631 ns )      ; wm8731:inst|nstat.set_freq             ; wm8731:inst|stat.set_freq              ; clk24      ; clk24    ; None                        ; None                      ; 0.997 ns                ;
; N/A                                     ; Restricted to 380.08 MHz ( period = 2.631 ns )      ; wm8731:inst|nstat.set_power            ; wm8731:inst|stat.set_power             ; clk24      ; clk24    ; None                        ; None                      ; 0.992 ns                ;
; N/A                                     ; Restricted to 380.08 MHz ( period = 2.631 ns )      ; wm8731:inst|writer:u1|stat.send_data_b ; wm8731:inst|writer:u1|stat.wait_step1  ; clk24      ; clk24    ; None                        ; None                      ; 0.977 ns                ;
; N/A                                     ; Restricted to 380.08 MHz ( period = 2.631 ns )      ; wm8731:inst|writer:u1|stat.send_data_b ; wm8731:inst|writer:u1|stat.wait_done   ; clk24      ; clk24    ; None                        ; None                      ; 0.967 ns                ;
; N/A                                     ; Restricted to 380.08 MHz ( period = 2.631 ns )      ; wm8731:inst|data[6]                    ; wm8731:inst|stat.set_path              ; clk24      ; clk24    ; None                        ; None                      ; 0.965 ns                ;
; N/A                                     ; Restricted to 380.08 MHz ( period = 2.631 ns )      ; wm8731:inst|nstat.set_active           ; wm8731:inst|stat.set_active            ; clk24      ; clk24    ; None                        ; None                      ; 0.947 ns                ;
; N/A                                     ; Restricted to 380.08 MHz ( period = 2.631 ns )      ; wm8731:inst|nstat.set_dio              ; wm8731:inst|stat.set_dio               ; clk24      ; clk24    ; None                        ; None                      ; 0.945 ns                ;
; N/A                                     ; Restricted to 380.08 MHz ( period = 2.631 ns )      ; wm8731:inst|nstat.clr_active           ; wm8731:inst|stat.clr_active            ; clk24      ; clk24    ; None                        ; None                      ; 0.942 ns                ;
; N/A                                     ; Restricted to 380.08 MHz ( period = 2.631 ns )      ; wm8731:inst|stat.playing               ; wm8731:inst|nstat.clr_active           ; clk24      ; clk24    ; None                        ; None                      ; 0.894 ns                ;
; N/A                                     ; Restricted to 380.08 MHz ( period = 2.631 ns )      ; wm8731:inst|stat.playing               ; wm8731:inst|nstat.set_active           ; clk24      ; clk24    ; None                        ; None                      ; 0.894 ns                ;
; N/A                                     ; Restricted to 380.08 MHz ( period = 2.631 ns )      ; wm8731:inst|stat.set_no_muter          ; wm8731:inst|data[9]                    ; clk24      ; clk24    ; None                        ; None                      ; 0.886 ns                ;
; N/A                                     ; Restricted to 380.08 MHz ( period = 2.631 ns )      ; wm8731:inst|writer:u1|stat.wait_resp   ; wm8731:inst|writer:u1|stat.end_it      ; clk24      ; clk24    ; None                        ; None                      ; 0.817 ns                ;
; N/A                                     ; Restricted to 380.08 MHz ( period = 2.631 ns )      ; wm8731:inst|writer:u1|stat.send_addr_a ; wm8731:inst|writer:u1|stat.send_addr_b ; clk24      ; clk24    ; None                        ; None                      ; 0.801 ns                ;
; N/A                                     ; Restricted to 380.08 MHz ( period = 2.631 ns )      ; wm8731:inst|writer:u1|stat.wait_step   ; wm8731:inst|writer:u1|stat.wait_resp   ; clk24      ; clk24    ; None                        ; None                      ; 0.779 ns                ;
; N/A                                     ; Restricted to 380.08 MHz ( period = 2.631 ns )      ; wm8731:inst|stat.wait_set              ; wm8731:inst|nstat.set_no_mutel         ; clk24      ; clk24    ; None                        ; None                      ; 0.710 ns                ;
; N/A                                     ; Restricted to 380.08 MHz ( period = 2.631 ns )      ; wm8731:inst|stat.wait_set              ; wm8731:inst|data[4]                    ; clk24      ; clk24    ; None                        ; None                      ; 0.707 ns                ;
; N/A                                     ; Restricted to 380.08 MHz ( period = 2.631 ns )      ; wm8731:inst|stat.wait_set              ; wm8731:inst|data[6]                    ; clk24      ; clk24    ; None                        ; None                      ; 0.705 ns                ;
; N/A                                     ; Restricted to 380.08 MHz ( period = 2.631 ns )      ; wm8731:inst|stat.wait_set              ; wm8731:inst|nstat.set_no_muter         ; clk24      ; clk24    ; None                        ; None                      ; 0.705 ns                ;
; N/A                                     ; Restricted to 380.08 MHz ( period = 2.631 ns )      ; wm8731:inst|stat.wait_set              ; wm8731:inst|we                         ; clk24      ; clk24    ; None                        ; None                      ; 0.704 ns                ;
; N/A                                     ; Restricted to 380.08 MHz ( period = 2.631 ns )      ; wm8731:inst|stat.wait_set              ; wm8731:inst|stat.set_path              ; clk24      ; clk24    ; None                        ; None                      ; 0.704 ns                ;
; N/A                                     ; Restricted to 380.08 MHz ( period = 2.631 ns )      ; wm8731:inst|writer:u1|stat.send_data_a ; wm8731:inst|writer:u1|stat.send_data_b ; clk24      ; clk24    ; None                        ; None                      ; 0.664 ns                ;
; N/A                                     ; Restricted to 380.08 MHz ( period = 2.631 ns )      ; wm8731:inst|writer:u1|stat.wait_resp1  ; wm8731:inst|writer:u1|stat.end_it      ; clk24      ; clk24    ; None                        ; None                      ; 0.651 ns                ;
; N/A                                     ; Restricted to 380.08 MHz ( period = 2.631 ns )      ; wm8731:inst|stat.set_active            ; wm8731:inst|nstat.playing              ; clk24      ; clk24    ; None                        ; None                      ; 0.650 ns                ;
; N/A                                     ; Restricted to 380.08 MHz ( period = 2.631 ns )      ; wm8731:inst|nstat.set_no_mutel         ; wm8731:inst|stat.set_no_mutel          ; clk24      ; clk24    ; None                        ; None                      ; 0.647 ns                ;
; N/A                                     ; Restricted to 380.08 MHz ( period = 2.631 ns )      ; wm8731:inst|stat.set_freq              ; wm8731:inst|nstat.set_dio              ; clk24      ; clk24    ; None                        ; None                      ; 0.647 ns                ;
; N/A                                     ; Restricted to 380.08 MHz ( period = 2.631 ns )      ; wm8731:inst|writer:u1|stat.idle        ; wm8731:inst|writer:u1|done             ; clk24      ; clk24    ; None                        ; None                      ; 0.643 ns                ;
; N/A                                     ; Restricted to 380.08 MHz ( period = 2.631 ns )      ; wm8731:inst|stat.set_power             ; wm8731:inst|nstat.set_freq             ; clk24      ; clk24    ; None                        ; None                      ; 0.643 ns                ;
; N/A                                     ; Restricted to 380.08 MHz ( period = 2.631 ns )      ; wm8731:inst|writer:u1|stat.idle        ; wm8731:inst|writer:u1|stat.init        ; clk24      ; clk24    ; None                        ; None                      ; 0.640 ns                ;
; N/A                                     ; Restricted to 380.08 MHz ( period = 2.631 ns )      ; wm8731:inst|writer:u1|stat.wait_step1  ; wm8731:inst|writer:u1|stat.wait_resp1  ; clk24      ; clk24    ; None                        ; None                      ; 0.636 ns                ;
; N/A                                     ; Restricted to 380.08 MHz ( period = 2.631 ns )      ; wm8731:inst|nstat.set_no_muter         ; wm8731:inst|stat.set_no_muter          ; clk24      ; clk24    ; None                        ; None                      ; 0.624 ns                ;
; N/A                                     ; Restricted to 380.08 MHz ( period = 2.631 ns )      ; wm8731:inst|nstat.set_no_mutel         ; wm8731:inst|nstat.set_no_mutel         ; clk24      ; clk24    ; None                        ; None                      ; 0.454 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                        ;                                        ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------+----------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                                ;
+-------+--------------+------------+--------+----------------------------------------------------------------------------------------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From   ; To                                                                                                                         ; To Clock ;
+-------+--------------+------------+--------+----------------------------------------------------------------------------------------------------------------------------+----------+
; N/A   ; None         ; 7.061 ns   ; reset  ; SIGNAL_DELAY:inst8|SIGNAL_OUT[4]                                                                                           ; ADCLRC   ;
; N/A   ; None         ; 5.806 ns   ; reset  ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a3~porta_datain_reg0  ; ADCLRC   ;
; N/A   ; None         ; 5.796 ns   ; reset  ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a11~porta_datain_reg0 ; ADCLRC   ;
; N/A   ; None         ; 5.768 ns   ; reset  ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a15~porta_datain_reg0 ; ADCLRC   ;
; N/A   ; None         ; 5.744 ns   ; reset  ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a12~porta_datain_reg0 ; ADCLRC   ;
; N/A   ; None         ; 5.611 ns   ; reset  ; SIGNAL_DELAY:inst8|SIGNAL_OUT[0]                                                                                           ; ADCLRC   ;
; N/A   ; None         ; 5.495 ns   ; reset  ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a13~porta_datain_reg0 ; ADCLRC   ;
; N/A   ; None         ; 5.494 ns   ; reset  ; SIGNAL_DELAY:inst8|SIGNAL_OUT[5]                                                                                           ; ADCLRC   ;
; N/A   ; None         ; 5.478 ns   ; reset  ; SIGNAL_DELAY:inst8|SIGNAL_OUT[3]                                                                                           ; ADCLRC   ;
; N/A   ; None         ; 5.462 ns   ; reset  ; SIGNAL_DELAY:inst8|SIGNAL_OUT[7]                                                                                           ; ADCLRC   ;
; N/A   ; None         ; 5.441 ns   ; reset  ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a7~porta_datain_reg0  ; ADCLRC   ;
; N/A   ; None         ; 5.168 ns   ; reset  ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a5~porta_datain_reg0  ; ADCLRC   ;
; N/A   ; None         ; 5.118 ns   ; reset  ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a0~porta_datain_reg0  ; ADCLRC   ;
; N/A   ; None         ; 5.070 ns   ; reset  ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a4~porta_datain_reg0  ; ADCLRC   ;
; N/A   ; None         ; 5.039 ns   ; reset  ; SIGNAL_DELAY:inst8|SIGNAL_OUT[1]                                                                                           ; ADCLRC   ;
; N/A   ; None         ; 4.773 ns   ; reset  ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a8~porta_datain_reg0  ; ADCLRC   ;
; N/A   ; None         ; 4.554 ns   ; reset  ; SIGNAL_DELAY:inst8|SIGNAL_OUT[6]                                                                                           ; ADCLRC   ;
; N/A   ; None         ; 4.480 ns   ; reset  ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a1~porta_datain_reg0  ; ADCLRC   ;
; N/A   ; None         ; 4.473 ns   ; reset  ; SIGNAL_DELAY:inst8|SIGNAL_OUT[2]                                                                                           ; ADCLRC   ;
; N/A   ; None         ; 4.450 ns   ; reset  ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a9~porta_datain_reg0  ; ADCLRC   ;
; N/A   ; None         ; 4.383 ns   ; ADCDAT ; wm8731:inst|DATAOUT[10]                                                                                                    ; BCLK     ;
; N/A   ; None         ; 4.383 ns   ; ADCDAT ; wm8731:inst|DATAOUT[6]                                                                                                     ; BCLK     ;
; N/A   ; None         ; 4.382 ns   ; ADCDAT ; wm8731:inst|DATAOUT[4]                                                                                                     ; BCLK     ;
; N/A   ; None         ; 4.380 ns   ; ADCDAT ; wm8731:inst|DATAOUT[8]                                                                                                     ; BCLK     ;
; N/A   ; None         ; 4.329 ns   ; reset  ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a6~porta_datain_reg0  ; ADCLRC   ;
; N/A   ; None         ; 4.142 ns   ; ADCDAT ; wm8731:inst|DATAOUT[9]                                                                                                     ; BCLK     ;
; N/A   ; None         ; 4.140 ns   ; ADCDAT ; wm8731:inst|DATAOUT[5]                                                                                                     ; BCLK     ;
; N/A   ; None         ; 4.139 ns   ; ADCDAT ; wm8731:inst|DATAOUT[13]                                                                                                    ; BCLK     ;
; N/A   ; None         ; 4.100 ns   ; ADCDAT ; wm8731:inst|DATAOUT[11]                                                                                                    ; BCLK     ;
; N/A   ; None         ; 4.099 ns   ; ADCDAT ; wm8731:inst|DATAOUT[14]                                                                                                    ; BCLK     ;
; N/A   ; None         ; 4.099 ns   ; ADCDAT ; wm8731:inst|DATAOUT[12]                                                                                                    ; BCLK     ;
; N/A   ; None         ; 4.098 ns   ; ADCDAT ; wm8731:inst|DATAOUT[7]                                                                                                     ; BCLK     ;
; N/A   ; None         ; 4.096 ns   ; ADCDAT ; wm8731:inst|DATAOUT[15]                                                                                                    ; BCLK     ;
; N/A   ; None         ; 4.019 ns   ; reset  ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a2~porta_datain_reg0  ; ADCLRC   ;
; N/A   ; None         ; 4.011 ns   ; reset  ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a10~porta_datain_reg0 ; ADCLRC   ;
; N/A   ; None         ; 3.917 ns   ; reset  ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a14~porta_datain_reg0 ; ADCLRC   ;
; N/A   ; None         ; 0.883 ns   ; reset  ; accumulator:inst6|PHASE1[8]                                                                                                ; ADCLRC   ;
; N/A   ; None         ; 0.883 ns   ; reset  ; accumulator:inst6|PHASE1[9]                                                                                                ; ADCLRC   ;
; N/A   ; None         ; 0.883 ns   ; reset  ; accumulator:inst6|PHASE1[10]                                                                                               ; ADCLRC   ;
; N/A   ; None         ; 0.883 ns   ; reset  ; accumulator:inst6|PHASE1[11]                                                                                               ; ADCLRC   ;
; N/A   ; None         ; 0.883 ns   ; reset  ; accumulator:inst6|PHASE1[12]                                                                                               ; ADCLRC   ;
; N/A   ; None         ; 0.883 ns   ; reset  ; accumulator:inst6|PHASE1[13]                                                                                               ; ADCLRC   ;
; N/A   ; None         ; 0.883 ns   ; reset  ; accumulator:inst6|PHASE1[14]                                                                                               ; ADCLRC   ;
; N/A   ; None         ; 0.883 ns   ; reset  ; accumulator:inst6|PHASE1[15]                                                                                               ; ADCLRC   ;
; N/A   ; None         ; 0.785 ns   ; reset  ; accumulator:inst5|PHASE1[1]                                                                                                ; ADCLRC   ;
; N/A   ; None         ; 0.785 ns   ; reset  ; accumulator:inst5|PHASE1[2]                                                                                                ; ADCLRC   ;
; N/A   ; None         ; 0.785 ns   ; reset  ; accumulator:inst5|PHASE1[7]                                                                                                ; ADCLRC   ;
; N/A   ; None         ; 0.785 ns   ; reset  ; accumulator:inst5|PHASE1[8]                                                                                                ; ADCLRC   ;
; N/A   ; None         ; 0.785 ns   ; reset  ; accumulator:inst5|PHASE1[9]                                                                                                ; ADCLRC   ;
; N/A   ; None         ; 0.785 ns   ; reset  ; accumulator:inst5|PHASE1[10]                                                                                               ; ADCLRC   ;
; N/A   ; None         ; 0.785 ns   ; reset  ; accumulator:inst5|PHASE1[11]                                                                                               ; ADCLRC   ;
; N/A   ; None         ; 0.785 ns   ; reset  ; accumulator:inst5|PHASE1[12]                                                                                               ; ADCLRC   ;
; N/A   ; None         ; 0.785 ns   ; reset  ; accumulator:inst5|PHASE1[13]                                                                                               ; ADCLRC   ;
; N/A   ; None         ; 0.785 ns   ; reset  ; accumulator:inst5|PHASE1[15]                                                                                               ; ADCLRC   ;
; N/A   ; None         ; 0.785 ns   ; reset  ; accumulator:inst5|PHASE1[14]                                                                                               ; ADCLRC   ;
; N/A   ; None         ; 0.785 ns   ; reset  ; accumulator:inst5|PHASE1[6]                                                                                                ; ADCLRC   ;
; N/A   ; None         ; 0.785 ns   ; reset  ; accumulator:inst5|PHASE1[5]                                                                                                ; ADCLRC   ;
; N/A   ; None         ; 0.785 ns   ; reset  ; accumulator:inst5|PHASE1[4]                                                                                                ; ADCLRC   ;
; N/A   ; None         ; 0.785 ns   ; reset  ; accumulator:inst5|PHASE1[3]                                                                                                ; ADCLRC   ;
; N/A   ; None         ; 0.700 ns   ; reset  ; accumulator:inst1|PHASE1[7]                                                                                                ; ADCLRC   ;
; N/A   ; None         ; 0.700 ns   ; reset  ; accumulator:inst1|PHASE1[8]                                                                                                ; ADCLRC   ;
; N/A   ; None         ; 0.700 ns   ; reset  ; accumulator:inst1|PHASE1[9]                                                                                                ; ADCLRC   ;
; N/A   ; None         ; 0.700 ns   ; reset  ; accumulator:inst1|PHASE1[10]                                                                                               ; ADCLRC   ;
; N/A   ; None         ; 0.700 ns   ; reset  ; accumulator:inst1|PHASE1[11]                                                                                               ; ADCLRC   ;
; N/A   ; None         ; 0.700 ns   ; reset  ; accumulator:inst1|PHASE1[12]                                                                                               ; ADCLRC   ;
; N/A   ; None         ; 0.700 ns   ; reset  ; accumulator:inst1|PHASE1[13]                                                                                               ; ADCLRC   ;
; N/A   ; None         ; 0.700 ns   ; reset  ; accumulator:inst1|PHASE1[14]                                                                                               ; ADCLRC   ;
; N/A   ; None         ; 0.700 ns   ; reset  ; accumulator:inst1|PHASE1[15]                                                                                               ; ADCLRC   ;
; N/A   ; None         ; 0.700 ns   ; reset  ; accumulator:inst1|PHASE1[6]                                                                                                ; ADCLRC   ;
; N/A   ; None         ; 0.700 ns   ; reset  ; accumulator:inst1|PHASE1[5]                                                                                                ; ADCLRC   ;
; N/A   ; None         ; 0.589 ns   ; reset  ; accumulator:inst7|PHASE1[0]                                                                                                ; ADCLRC   ;
; N/A   ; None         ; 0.236 ns   ; reset  ; accumulator:inst7|PHASE1[1]                                                                                                ; ADCLRC   ;
; N/A   ; None         ; 0.236 ns   ; reset  ; accumulator:inst7|PHASE1[2]                                                                                                ; ADCLRC   ;
; N/A   ; None         ; 0.236 ns   ; reset  ; accumulator:inst7|PHASE1[7]                                                                                                ; ADCLRC   ;
; N/A   ; None         ; 0.236 ns   ; reset  ; accumulator:inst7|PHASE1[8]                                                                                                ; ADCLRC   ;
; N/A   ; None         ; 0.236 ns   ; reset  ; accumulator:inst7|PHASE1[9]                                                                                                ; ADCLRC   ;
; N/A   ; None         ; 0.236 ns   ; reset  ; accumulator:inst7|PHASE1[10]                                                                                               ; ADCLRC   ;
; N/A   ; None         ; 0.236 ns   ; reset  ; accumulator:inst7|PHASE1[11]                                                                                               ; ADCLRC   ;
; N/A   ; None         ; 0.236 ns   ; reset  ; accumulator:inst7|PHASE1[12]                                                                                               ; ADCLRC   ;
; N/A   ; None         ; 0.236 ns   ; reset  ; accumulator:inst7|PHASE1[13]                                                                                               ; ADCLRC   ;
; N/A   ; None         ; 0.236 ns   ; reset  ; accumulator:inst7|PHASE1[14]                                                                                               ; ADCLRC   ;
; N/A   ; None         ; 0.236 ns   ; reset  ; accumulator:inst7|PHASE1[15]                                                                                               ; ADCLRC   ;
; N/A   ; None         ; 0.236 ns   ; reset  ; accumulator:inst7|PHASE1[6]                                                                                                ; ADCLRC   ;
; N/A   ; None         ; 0.236 ns   ; reset  ; accumulator:inst7|PHASE1[5]                                                                                                ; ADCLRC   ;
; N/A   ; None         ; 0.236 ns   ; reset  ; accumulator:inst7|PHASE1[4]                                                                                                ; ADCLRC   ;
; N/A   ; None         ; 0.236 ns   ; reset  ; accumulator:inst7|PHASE1[3]                                                                                                ; ADCLRC   ;
; N/A   ; None         ; 0.157 ns   ; reset  ; accumulator:inst3|PHASE1[3]                                                                                                ; ADCLRC   ;
; N/A   ; None         ; 0.157 ns   ; reset  ; accumulator:inst3|PHASE1[7]                                                                                                ; ADCLRC   ;
; N/A   ; None         ; 0.157 ns   ; reset  ; accumulator:inst3|PHASE1[8]                                                                                                ; ADCLRC   ;
; N/A   ; None         ; 0.157 ns   ; reset  ; accumulator:inst3|PHASE1[9]                                                                                                ; ADCLRC   ;
; N/A   ; None         ; 0.157 ns   ; reset  ; accumulator:inst3|PHASE1[10]                                                                                               ; ADCLRC   ;
; N/A   ; None         ; 0.157 ns   ; reset  ; accumulator:inst3|PHASE1[11]                                                                                               ; ADCLRC   ;
; N/A   ; None         ; 0.157 ns   ; reset  ; accumulator:inst3|PHASE1[12]                                                                                               ; ADCLRC   ;
; N/A   ; None         ; 0.157 ns   ; reset  ; accumulator:inst3|PHASE1[13]                                                                                               ; ADCLRC   ;
; N/A   ; None         ; 0.157 ns   ; reset  ; accumulator:inst3|PHASE1[14]                                                                                               ; ADCLRC   ;
; N/A   ; None         ; 0.157 ns   ; reset  ; accumulator:inst3|PHASE1[15]                                                                                               ; ADCLRC   ;
; N/A   ; None         ; 0.157 ns   ; reset  ; accumulator:inst3|PHASE1[6]                                                                                                ; ADCLRC   ;
; N/A   ; None         ; 0.157 ns   ; reset  ; accumulator:inst3|PHASE1[5]                                                                                                ; ADCLRC   ;
; N/A   ; None         ; 0.157 ns   ; reset  ; accumulator:inst3|PHASE1[4]                                                                                                ; ADCLRC   ;
; N/A   ; None         ; 0.141 ns   ; reset  ; accumulator:inst4|PHASE1[7]                                                                                                ; ADCLRC   ;
; N/A   ; None         ; 0.141 ns   ; reset  ; accumulator:inst4|PHASE1[8]                                                                                                ; ADCLRC   ;
; N/A   ; None         ; 0.141 ns   ; reset  ; accumulator:inst4|PHASE1[9]                                                                                                ; ADCLRC   ;
; N/A   ; None         ; 0.141 ns   ; reset  ; accumulator:inst4|PHASE1[10]                                                                                               ; ADCLRC   ;
; N/A   ; None         ; 0.141 ns   ; reset  ; accumulator:inst4|PHASE1[11]                                                                                               ; ADCLRC   ;
; N/A   ; None         ; 0.141 ns   ; reset  ; accumulator:inst4|PHASE1[12]                                                                                               ; ADCLRC   ;
; N/A   ; None         ; 0.141 ns   ; reset  ; accumulator:inst4|PHASE1[13]                                                                                               ; ADCLRC   ;
; N/A   ; None         ; 0.141 ns   ; reset  ; accumulator:inst4|PHASE1[14]                                                                                               ; ADCLRC   ;
; N/A   ; None         ; 0.141 ns   ; reset  ; accumulator:inst4|PHASE1[15]                                                                                               ; ADCLRC   ;
; N/A   ; None         ; 0.141 ns   ; reset  ; accumulator:inst4|PHASE1[6]                                                                                                ; ADCLRC   ;
; N/A   ; None         ; 0.141 ns   ; reset  ; accumulator:inst4|PHASE1[5]                                                                                                ; ADCLRC   ;
; N/A   ; None         ; 0.141 ns   ; reset  ; accumulator:inst4|PHASE1[4]                                                                                                ; ADCLRC   ;
; N/A   ; None         ; 0.141 ns   ; reset  ; accumulator:inst4|PHASE1[3]                                                                                                ; ADCLRC   ;
; N/A   ; None         ; 0.141 ns   ; reset  ; accumulator:inst4|PHASE1[2]                                                                                                ; ADCLRC   ;
; N/A   ; None         ; 0.123 ns   ; reset  ; accumulator:inst2|PHASE1[7]                                                                                                ; ADCLRC   ;
; N/A   ; None         ; 0.123 ns   ; reset  ; accumulator:inst2|PHASE1[8]                                                                                                ; ADCLRC   ;
; N/A   ; None         ; 0.123 ns   ; reset  ; accumulator:inst2|PHASE1[9]                                                                                                ; ADCLRC   ;
; N/A   ; None         ; 0.123 ns   ; reset  ; accumulator:inst2|PHASE1[10]                                                                                               ; ADCLRC   ;
; N/A   ; None         ; 0.123 ns   ; reset  ; accumulator:inst2|PHASE1[11]                                                                                               ; ADCLRC   ;
; N/A   ; None         ; 0.123 ns   ; reset  ; accumulator:inst2|PHASE1[12]                                                                                               ; ADCLRC   ;
; N/A   ; None         ; 0.123 ns   ; reset  ; accumulator:inst2|PHASE1[13]                                                                                               ; ADCLRC   ;
; N/A   ; None         ; 0.123 ns   ; reset  ; accumulator:inst2|PHASE1[14]                                                                                               ; ADCLRC   ;
; N/A   ; None         ; 0.123 ns   ; reset  ; accumulator:inst2|PHASE1[15]                                                                                               ; ADCLRC   ;
; N/A   ; None         ; 0.123 ns   ; reset  ; accumulator:inst2|PHASE1[6]                                                                                                ; ADCLRC   ;
; N/A   ; None         ; 0.123 ns   ; reset  ; accumulator:inst2|PHASE1[5]                                                                                                ; ADCLRC   ;
; N/A   ; None         ; 0.123 ns   ; reset  ; accumulator:inst2|PHASE1[4]                                                                                                ; ADCLRC   ;
+-------+--------------+------------+--------+----------------------------------------------------------------------------------------------------------------------------+----------+


+----------------------------------------------------------------------------------------------+
; tco                                                                                          ;
+-------+--------------+------------+-----------------------------------+---------+------------+
; Slack ; Required tco ; Actual tco ; From                              ; To      ; From Clock ;
+-------+--------------+------------+-----------------------------------+---------+------------+
; N/A   ; None         ; 15.820 ns  ; wm8731:inst|writer:u1|SCLK        ; SCLK    ; clk24      ;
; N/A   ; None         ; 14.338 ns  ; wm8731:inst|writer:u1|SDIN        ; SDIN    ; clk24      ;
; N/A   ; None         ; 10.158 ns  ; accumulator:inst1|SIGNAL_DETECTED ; out1    ; ADCLRC     ;
; N/A   ; None         ; 9.509 ns   ; accumulator:inst2|SIGNAL_DETECTED ; out2    ; ADCLRC     ;
; N/A   ; None         ; 9.233 ns   ; accumulator:inst5|SIGNAL_DETECTED ; out5    ; ADCLRC     ;
; N/A   ; None         ; 8.965 ns   ; accumulator:inst6|SIGNAL_DETECTED ; out6    ; ADCLRC     ;
; N/A   ; None         ; 8.899 ns   ; accumulator:inst3|SIGNAL_DETECTED ; out3    ; ADCLRC     ;
; N/A   ; None         ; 8.437 ns   ; accumulator:inst7|SIGNAL_DETECTED ; out7    ; ADCLRC     ;
; N/A   ; None         ; 8.171 ns   ; show:inst10|queue[4]              ; HEX[9]  ; ADCLRC     ;
; N/A   ; None         ; 8.111 ns   ; show:inst10|queue[8]              ; HEX[18] ; ADCLRC     ;
; N/A   ; None         ; 8.080 ns   ; accumulator:inst4|SIGNAL_DETECTED ; out4    ; ADCLRC     ;
; N/A   ; None         ; 8.044 ns   ; show:inst10|queue[14]             ; HEX[24] ; ADCLRC     ;
; N/A   ; None         ; 8.004 ns   ; show:inst10|queue[15]             ; HEX[24] ; ADCLRC     ;
; N/A   ; None         ; 7.953 ns   ; show:inst10|queue[4]              ; HEX[11] ; ADCLRC     ;
; N/A   ; None         ; 7.951 ns   ; show:inst10|queue[11]             ; HEX[14] ; ADCLRC     ;
; N/A   ; None         ; 7.937 ns   ; show:inst10|queue[4]              ; HEX[10] ; ADCLRC     ;
; N/A   ; None         ; 7.895 ns   ; show:inst10|queue[13]             ; HEX[22] ; ADCLRC     ;
; N/A   ; None         ; 7.894 ns   ; show:inst10|queue[14]             ; HEX[22] ; ADCLRC     ;
; N/A   ; None         ; 7.894 ns   ; show:inst10|queue[14]             ; HEX[23] ; ADCLRC     ;
; N/A   ; None         ; 7.885 ns   ; show:inst10|queue[9]              ; HEX[14] ; ADCLRC     ;
; N/A   ; None         ; 7.880 ns   ; wm8731:inst|clk12                 ; MCLK    ; clk24      ;
; N/A   ; None         ; 7.850 ns   ; show:inst10|queue[13]             ; HEX[24] ; ADCLRC     ;
; N/A   ; None         ; 7.849 ns   ; show:inst10|queue[15]             ; HEX[23] ; ADCLRC     ;
; N/A   ; None         ; 7.827 ns   ; show:inst10|queue[13]             ; HEX[26] ; ADCLRC     ;
; N/A   ; None         ; 7.824 ns   ; show:inst10|queue[8]              ; HEX[17] ; ADCLRC     ;
; N/A   ; None         ; 7.780 ns   ; show:inst10|queue[5]              ; HEX[13] ; ADCLRC     ;
; N/A   ; None         ; 7.772 ns   ; show:inst10|queue[5]              ; HEX[12] ; ADCLRC     ;
; N/A   ; None         ; 7.745 ns   ; show:inst10|queue[9]              ; HEX[20] ; ADCLRC     ;
; N/A   ; None         ; 7.733 ns   ; show:inst10|queue[9]              ; HEX[18] ; ADCLRC     ;
; N/A   ; None         ; 7.731 ns   ; show:inst10|queue[13]             ; HEX[27] ; ADCLRC     ;
; N/A   ; None         ; 7.729 ns   ; show:inst10|queue[9]              ; HEX[19] ; ADCLRC     ;
; N/A   ; None         ; 7.727 ns   ; show:inst10|queue[14]             ; HEX[27] ; ADCLRC     ;
; N/A   ; None         ; 7.724 ns   ; show:inst10|queue[5]              ; HEX[11] ; ADCLRC     ;
; N/A   ; None         ; 7.722 ns   ; show:inst10|queue[5]              ; HEX[10] ; ADCLRC     ;
; N/A   ; None         ; 7.722 ns   ; show:inst10|queue[10]             ; HEX[20] ; ADCLRC     ;
; N/A   ; None         ; 7.721 ns   ; show:inst10|queue[14]             ; HEX[25] ; ADCLRC     ;
; N/A   ; None         ; 7.719 ns   ; show:inst10|queue[5]              ; HEX[8]  ; ADCLRC     ;
; N/A   ; None         ; 7.712 ns   ; show:inst10|queue[2]              ; HEX[2]  ; ADCLRC     ;
; N/A   ; None         ; 7.711 ns   ; show:inst10|queue[2]              ; HEX[1]  ; ADCLRC     ;
; N/A   ; None         ; 7.710 ns   ; show:inst10|queue[4]              ; HEX[13] ; ADCLRC     ;
; N/A   ; None         ; 7.705 ns   ; show:inst10|queue[3]              ; HEX[0]  ; ADCLRC     ;
; N/A   ; None         ; 7.697 ns   ; show:inst10|queue[4]              ; HEX[12] ; ADCLRC     ;
; N/A   ; None         ; 7.696 ns   ; show:inst10|queue[10]             ; HEX[14] ; ADCLRC     ;
; N/A   ; None         ; 7.694 ns   ; show:inst10|queue[0]              ; HEX[2]  ; ADCLRC     ;
; N/A   ; None         ; 7.683 ns   ; show:inst10|queue[15]             ; HEX[25] ; ADCLRC     ;
; N/A   ; None         ; 7.678 ns   ; show:inst10|queue[6]              ; HEX[11] ; ADCLRC     ;
; N/A   ; None         ; 7.671 ns   ; show:inst10|queue[1]              ; HEX[1]  ; ADCLRC     ;
; N/A   ; None         ; 7.666 ns   ; show:inst10|queue[11]             ; HEX[19] ; ADCLRC     ;
; N/A   ; None         ; 7.661 ns   ; show:inst10|queue[6]              ; HEX[10] ; ADCLRC     ;
; N/A   ; None         ; 7.658 ns   ; show:inst10|queue[6]              ; HEX[8]  ; ADCLRC     ;
; N/A   ; None         ; 7.658 ns   ; show:inst10|queue[12]             ; HEX[24] ; ADCLRC     ;
; N/A   ; None         ; 7.657 ns   ; show:inst10|queue[6]              ; HEX[9]  ; ADCLRC     ;
; N/A   ; None         ; 7.652 ns   ; show:inst10|queue[11]             ; HEX[16] ; ADCLRC     ;
; N/A   ; None         ; 7.641 ns   ; show:inst10|queue[1]              ; HEX[0]  ; ADCLRC     ;
; N/A   ; None         ; 7.638 ns   ; show:inst10|queue[4]              ; HEX[7]  ; ADCLRC     ;
; N/A   ; None         ; 7.618 ns   ; show:inst10|queue[3]              ; HEX[3]  ; ADCLRC     ;
; N/A   ; None         ; 7.576 ns   ; show:inst10|queue[11]             ; HEX[18] ; ADCLRC     ;
; N/A   ; None         ; 7.561 ns   ; show:inst10|queue[12]             ; HEX[26] ; ADCLRC     ;
; N/A   ; None         ; 7.551 ns   ; show:inst10|queue[1]              ; HEX[3]  ; ADCLRC     ;
; N/A   ; None         ; 7.528 ns   ; show:inst10|queue[13]             ; HEX[25] ; ADCLRC     ;
; N/A   ; None         ; 7.510 ns   ; show:inst10|queue[10]             ; HEX[18] ; ADCLRC     ;
; N/A   ; None         ; 7.507 ns   ; show:inst10|queue[15]             ; HEX[22] ; ADCLRC     ;
; N/A   ; None         ; 7.505 ns   ; show:inst10|queue[12]             ; HEX[23] ; ADCLRC     ;
; N/A   ; None         ; 7.448 ns   ; show:inst10|queue[2]              ; HEX[0]  ; ADCLRC     ;
; N/A   ; None         ; 7.415 ns   ; show:inst10|queue[9]              ; HEX[17] ; ADCLRC     ;
; N/A   ; None         ; 7.413 ns   ; show:inst10|queue[5]              ; HEX[7]  ; ADCLRC     ;
; N/A   ; None         ; 7.402 ns   ; show:inst10|queue[3]              ; HEX[4]  ; ADCLRC     ;
; N/A   ; None         ; 7.388 ns   ; show:inst10|queue[10]             ; HEX[16] ; ADCLRC     ;
; N/A   ; None         ; 7.383 ns   ; show:inst10|queue[7]              ; HEX[12] ; ADCLRC     ;
; N/A   ; None         ; 7.379 ns   ; show:inst10|queue[2]              ; HEX[6]  ; ADCLRC     ;
; N/A   ; None         ; 7.377 ns   ; show:inst10|queue[6]              ; HEX[13] ; ADCLRC     ;
; N/A   ; None         ; 7.376 ns   ; show:inst10|queue[9]              ; HEX[15] ; ADCLRC     ;
; N/A   ; None         ; 7.372 ns   ; show:inst10|queue[3]              ; HEX[5]  ; ADCLRC     ;
; N/A   ; None         ; 7.366 ns   ; show:inst10|queue[14]             ; HEX[21] ; ADCLRC     ;
; N/A   ; None         ; 7.364 ns   ; show:inst10|queue[6]              ; HEX[7]  ; ADCLRC     ;
; N/A   ; None         ; 7.354 ns   ; show:inst10|queue[8]              ; HEX[20] ; ADCLRC     ;
; N/A   ; None         ; 7.353 ns   ; show:inst10|queue[10]             ; HEX[15] ; ADCLRC     ;
; N/A   ; None         ; 7.349 ns   ; show:inst10|queue[2]              ; HEX[3]  ; ADCLRC     ;
; N/A   ; None         ; 7.348 ns   ; show:inst10|queue[3]              ; HEX[1]  ; ADCLRC     ;
; N/A   ; None         ; 7.344 ns   ; show:inst10|queue[7]              ; HEX[11] ; ADCLRC     ;
; N/A   ; None         ; 7.343 ns   ; show:inst10|queue[8]              ; HEX[19] ; ADCLRC     ;
; N/A   ; None         ; 7.342 ns   ; show:inst10|queue[12]             ; HEX[27] ; ADCLRC     ;
; N/A   ; None         ; 7.341 ns   ; show:inst10|queue[3]              ; HEX[2]  ; ADCLRC     ;
; N/A   ; None         ; 7.337 ns   ; show:inst10|queue[1]              ; HEX[4]  ; ADCLRC     ;
; N/A   ; None         ; 7.337 ns   ; show:inst10|queue[12]             ; HEX[25] ; ADCLRC     ;
; N/A   ; None         ; 7.334 ns   ; show:inst10|queue[1]              ; HEX[6]  ; ADCLRC     ;
; N/A   ; None         ; 7.333 ns   ; show:inst10|queue[1]              ; HEX[5]  ; ADCLRC     ;
; N/A   ; None         ; 7.332 ns   ; show:inst10|queue[7]              ; HEX[10] ; ADCLRC     ;
; N/A   ; None         ; 7.329 ns   ; show:inst10|queue[7]              ; HEX[8]  ; ADCLRC     ;
; N/A   ; None         ; 7.328 ns   ; show:inst10|queue[8]              ; HEX[14] ; ADCLRC     ;
; N/A   ; None         ; 7.328 ns   ; show:inst10|queue[15]             ; HEX[21] ; ADCLRC     ;
; N/A   ; None         ; 7.323 ns   ; show:inst10|queue[7]              ; HEX[9]  ; ADCLRC     ;
; N/A   ; None         ; 7.322 ns   ; show:inst10|queue[0]              ; HEX[0]  ; ADCLRC     ;
; N/A   ; None         ; 7.298 ns   ; show:inst10|queue[12]             ; HEX[22] ; ADCLRC     ;
; N/A   ; None         ; 7.294 ns   ; show:inst10|queue[13]             ; HEX[23] ; ADCLRC     ;
; N/A   ; None         ; 7.262 ns   ; show:inst10|queue[11]             ; HEX[17] ; ADCLRC     ;
; N/A   ; None         ; 7.226 ns   ; show:inst10|queue[0]              ; HEX[3]  ; ADCLRC     ;
; N/A   ; None         ; 7.222 ns   ; show:inst10|queue[11]             ; HEX[15] ; ADCLRC     ;
; N/A   ; None         ; 7.212 ns   ; show:inst10|queue[15]             ; HEX[26] ; ADCLRC     ;
; N/A   ; None         ; 7.197 ns   ; show:inst10|queue[10]             ; HEX[17] ; ADCLRC     ;
; N/A   ; None         ; 7.173 ns   ; show:inst10|queue[13]             ; HEX[21] ; ADCLRC     ;
; N/A   ; None         ; 7.151 ns   ; show:inst10|queue[7]              ; HEX[13] ; ADCLRC     ;
; N/A   ; None         ; 7.140 ns   ; show:inst10|queue[6]              ; HEX[12] ; ADCLRC     ;
; N/A   ; None         ; 7.139 ns   ; show:inst10|queue[2]              ; HEX[4]  ; ADCLRC     ;
; N/A   ; None         ; 7.132 ns   ; show:inst10|queue[15]             ; HEX[27] ; ADCLRC     ;
; N/A   ; None         ; 7.131 ns   ; show:inst10|queue[11]             ; HEX[20] ; ADCLRC     ;
; N/A   ; None         ; 7.119 ns   ; show:inst10|queue[10]             ; HEX[19] ; ADCLRC     ;
; N/A   ; None         ; 7.106 ns   ; show:inst10|queue[0]              ; HEX[1]  ; ADCLRC     ;
; N/A   ; None         ; 7.104 ns   ; show:inst10|queue[1]              ; HEX[2]  ; ADCLRC     ;
; N/A   ; None         ; 7.087 ns   ; show:inst10|queue[4]              ; HEX[8]  ; ADCLRC     ;
; N/A   ; None         ; 7.081 ns   ; show:inst10|queue[5]              ; HEX[9]  ; ADCLRC     ;
; N/A   ; None         ; 7.030 ns   ; show:inst10|queue[7]              ; HEX[7]  ; ADCLRC     ;
; N/A   ; None         ; 7.028 ns   ; show:inst10|queue[8]              ; HEX[16] ; ADCLRC     ;
; N/A   ; None         ; 7.015 ns   ; show:inst10|queue[0]              ; HEX[6]  ; ADCLRC     ;
; N/A   ; None         ; 7.013 ns   ; show:inst10|queue[0]              ; HEX[5]  ; ADCLRC     ;
; N/A   ; None         ; 7.011 ns   ; show:inst10|queue[0]              ; HEX[4]  ; ADCLRC     ;
; N/A   ; None         ; 7.002 ns   ; show:inst10|queue[14]             ; HEX[26] ; ADCLRC     ;
; N/A   ; None         ; 6.982 ns   ; show:inst10|queue[12]             ; HEX[21] ; ADCLRC     ;
; N/A   ; None         ; 6.804 ns   ; show:inst10|queue[9]              ; HEX[16] ; ADCLRC     ;
; N/A   ; None         ; 6.772 ns   ; show:inst10|queue[2]              ; HEX[5]  ; ADCLRC     ;
; N/A   ; None         ; 6.772 ns   ; show:inst10|queue[3]              ; HEX[6]  ; ADCLRC     ;
; N/A   ; None         ; 6.762 ns   ; show:inst10|queue[8]              ; HEX[15] ; ADCLRC     ;
+-------+--------------+------------+-----------------------------------+---------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                                       ;
+---------------+-------------+-----------+--------+----------------------------------------------------------------------------------------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From   ; To                                                                                                                         ; To Clock ;
+---------------+-------------+-----------+--------+----------------------------------------------------------------------------------------------------------------------------+----------+
; N/A           ; None        ; 0.125 ns  ; reset  ; accumulator:inst2|PHASE1[7]                                                                                                ; ADCLRC   ;
; N/A           ; None        ; 0.125 ns  ; reset  ; accumulator:inst2|PHASE1[8]                                                                                                ; ADCLRC   ;
; N/A           ; None        ; 0.125 ns  ; reset  ; accumulator:inst2|PHASE1[9]                                                                                                ; ADCLRC   ;
; N/A           ; None        ; 0.125 ns  ; reset  ; accumulator:inst2|PHASE1[10]                                                                                               ; ADCLRC   ;
; N/A           ; None        ; 0.125 ns  ; reset  ; accumulator:inst2|PHASE1[11]                                                                                               ; ADCLRC   ;
; N/A           ; None        ; 0.125 ns  ; reset  ; accumulator:inst2|PHASE1[12]                                                                                               ; ADCLRC   ;
; N/A           ; None        ; 0.125 ns  ; reset  ; accumulator:inst2|PHASE1[13]                                                                                               ; ADCLRC   ;
; N/A           ; None        ; 0.125 ns  ; reset  ; accumulator:inst2|PHASE1[14]                                                                                               ; ADCLRC   ;
; N/A           ; None        ; 0.125 ns  ; reset  ; accumulator:inst2|PHASE1[15]                                                                                               ; ADCLRC   ;
; N/A           ; None        ; 0.125 ns  ; reset  ; accumulator:inst2|PHASE1[6]                                                                                                ; ADCLRC   ;
; N/A           ; None        ; 0.125 ns  ; reset  ; accumulator:inst2|PHASE1[5]                                                                                                ; ADCLRC   ;
; N/A           ; None        ; 0.125 ns  ; reset  ; accumulator:inst2|PHASE1[4]                                                                                                ; ADCLRC   ;
; N/A           ; None        ; 0.107 ns  ; reset  ; accumulator:inst4|PHASE1[7]                                                                                                ; ADCLRC   ;
; N/A           ; None        ; 0.107 ns  ; reset  ; accumulator:inst4|PHASE1[8]                                                                                                ; ADCLRC   ;
; N/A           ; None        ; 0.107 ns  ; reset  ; accumulator:inst4|PHASE1[9]                                                                                                ; ADCLRC   ;
; N/A           ; None        ; 0.107 ns  ; reset  ; accumulator:inst4|PHASE1[10]                                                                                               ; ADCLRC   ;
; N/A           ; None        ; 0.107 ns  ; reset  ; accumulator:inst4|PHASE1[11]                                                                                               ; ADCLRC   ;
; N/A           ; None        ; 0.107 ns  ; reset  ; accumulator:inst4|PHASE1[12]                                                                                               ; ADCLRC   ;
; N/A           ; None        ; 0.107 ns  ; reset  ; accumulator:inst4|PHASE1[13]                                                                                               ; ADCLRC   ;
; N/A           ; None        ; 0.107 ns  ; reset  ; accumulator:inst4|PHASE1[14]                                                                                               ; ADCLRC   ;
; N/A           ; None        ; 0.107 ns  ; reset  ; accumulator:inst4|PHASE1[15]                                                                                               ; ADCLRC   ;
; N/A           ; None        ; 0.107 ns  ; reset  ; accumulator:inst4|PHASE1[6]                                                                                                ; ADCLRC   ;
; N/A           ; None        ; 0.107 ns  ; reset  ; accumulator:inst4|PHASE1[5]                                                                                                ; ADCLRC   ;
; N/A           ; None        ; 0.107 ns  ; reset  ; accumulator:inst4|PHASE1[4]                                                                                                ; ADCLRC   ;
; N/A           ; None        ; 0.107 ns  ; reset  ; accumulator:inst4|PHASE1[3]                                                                                                ; ADCLRC   ;
; N/A           ; None        ; 0.107 ns  ; reset  ; accumulator:inst4|PHASE1[2]                                                                                                ; ADCLRC   ;
; N/A           ; None        ; 0.091 ns  ; reset  ; accumulator:inst3|PHASE1[3]                                                                                                ; ADCLRC   ;
; N/A           ; None        ; 0.091 ns  ; reset  ; accumulator:inst3|PHASE1[7]                                                                                                ; ADCLRC   ;
; N/A           ; None        ; 0.091 ns  ; reset  ; accumulator:inst3|PHASE1[8]                                                                                                ; ADCLRC   ;
; N/A           ; None        ; 0.091 ns  ; reset  ; accumulator:inst3|PHASE1[9]                                                                                                ; ADCLRC   ;
; N/A           ; None        ; 0.091 ns  ; reset  ; accumulator:inst3|PHASE1[10]                                                                                               ; ADCLRC   ;
; N/A           ; None        ; 0.091 ns  ; reset  ; accumulator:inst3|PHASE1[11]                                                                                               ; ADCLRC   ;
; N/A           ; None        ; 0.091 ns  ; reset  ; accumulator:inst3|PHASE1[12]                                                                                               ; ADCLRC   ;
; N/A           ; None        ; 0.091 ns  ; reset  ; accumulator:inst3|PHASE1[13]                                                                                               ; ADCLRC   ;
; N/A           ; None        ; 0.091 ns  ; reset  ; accumulator:inst3|PHASE1[14]                                                                                               ; ADCLRC   ;
; N/A           ; None        ; 0.091 ns  ; reset  ; accumulator:inst3|PHASE1[15]                                                                                               ; ADCLRC   ;
; N/A           ; None        ; 0.091 ns  ; reset  ; accumulator:inst3|PHASE1[6]                                                                                                ; ADCLRC   ;
; N/A           ; None        ; 0.091 ns  ; reset  ; accumulator:inst3|PHASE1[5]                                                                                                ; ADCLRC   ;
; N/A           ; None        ; 0.091 ns  ; reset  ; accumulator:inst3|PHASE1[4]                                                                                                ; ADCLRC   ;
; N/A           ; None        ; 0.012 ns  ; reset  ; accumulator:inst7|PHASE1[1]                                                                                                ; ADCLRC   ;
; N/A           ; None        ; 0.012 ns  ; reset  ; accumulator:inst7|PHASE1[2]                                                                                                ; ADCLRC   ;
; N/A           ; None        ; 0.012 ns  ; reset  ; accumulator:inst7|PHASE1[7]                                                                                                ; ADCLRC   ;
; N/A           ; None        ; 0.012 ns  ; reset  ; accumulator:inst7|PHASE1[8]                                                                                                ; ADCLRC   ;
; N/A           ; None        ; 0.012 ns  ; reset  ; accumulator:inst7|PHASE1[9]                                                                                                ; ADCLRC   ;
; N/A           ; None        ; 0.012 ns  ; reset  ; accumulator:inst7|PHASE1[10]                                                                                               ; ADCLRC   ;
; N/A           ; None        ; 0.012 ns  ; reset  ; accumulator:inst7|PHASE1[11]                                                                                               ; ADCLRC   ;
; N/A           ; None        ; 0.012 ns  ; reset  ; accumulator:inst7|PHASE1[12]                                                                                               ; ADCLRC   ;
; N/A           ; None        ; 0.012 ns  ; reset  ; accumulator:inst7|PHASE1[13]                                                                                               ; ADCLRC   ;
; N/A           ; None        ; 0.012 ns  ; reset  ; accumulator:inst7|PHASE1[14]                                                                                               ; ADCLRC   ;
; N/A           ; None        ; 0.012 ns  ; reset  ; accumulator:inst7|PHASE1[15]                                                                                               ; ADCLRC   ;
; N/A           ; None        ; 0.012 ns  ; reset  ; accumulator:inst7|PHASE1[6]                                                                                                ; ADCLRC   ;
; N/A           ; None        ; 0.012 ns  ; reset  ; accumulator:inst7|PHASE1[5]                                                                                                ; ADCLRC   ;
; N/A           ; None        ; 0.012 ns  ; reset  ; accumulator:inst7|PHASE1[4]                                                                                                ; ADCLRC   ;
; N/A           ; None        ; 0.012 ns  ; reset  ; accumulator:inst7|PHASE1[3]                                                                                                ; ADCLRC   ;
; N/A           ; None        ; -0.341 ns ; reset  ; accumulator:inst7|PHASE1[0]                                                                                                ; ADCLRC   ;
; N/A           ; None        ; -0.452 ns ; reset  ; accumulator:inst1|PHASE1[7]                                                                                                ; ADCLRC   ;
; N/A           ; None        ; -0.452 ns ; reset  ; accumulator:inst1|PHASE1[8]                                                                                                ; ADCLRC   ;
; N/A           ; None        ; -0.452 ns ; reset  ; accumulator:inst1|PHASE1[9]                                                                                                ; ADCLRC   ;
; N/A           ; None        ; -0.452 ns ; reset  ; accumulator:inst1|PHASE1[10]                                                                                               ; ADCLRC   ;
; N/A           ; None        ; -0.452 ns ; reset  ; accumulator:inst1|PHASE1[11]                                                                                               ; ADCLRC   ;
; N/A           ; None        ; -0.452 ns ; reset  ; accumulator:inst1|PHASE1[12]                                                                                               ; ADCLRC   ;
; N/A           ; None        ; -0.452 ns ; reset  ; accumulator:inst1|PHASE1[13]                                                                                               ; ADCLRC   ;
; N/A           ; None        ; -0.452 ns ; reset  ; accumulator:inst1|PHASE1[14]                                                                                               ; ADCLRC   ;
; N/A           ; None        ; -0.452 ns ; reset  ; accumulator:inst1|PHASE1[15]                                                                                               ; ADCLRC   ;
; N/A           ; None        ; -0.452 ns ; reset  ; accumulator:inst1|PHASE1[6]                                                                                                ; ADCLRC   ;
; N/A           ; None        ; -0.452 ns ; reset  ; accumulator:inst1|PHASE1[5]                                                                                                ; ADCLRC   ;
; N/A           ; None        ; -0.537 ns ; reset  ; accumulator:inst5|PHASE1[1]                                                                                                ; ADCLRC   ;
; N/A           ; None        ; -0.537 ns ; reset  ; accumulator:inst5|PHASE1[2]                                                                                                ; ADCLRC   ;
; N/A           ; None        ; -0.537 ns ; reset  ; accumulator:inst5|PHASE1[7]                                                                                                ; ADCLRC   ;
; N/A           ; None        ; -0.537 ns ; reset  ; accumulator:inst5|PHASE1[8]                                                                                                ; ADCLRC   ;
; N/A           ; None        ; -0.537 ns ; reset  ; accumulator:inst5|PHASE1[9]                                                                                                ; ADCLRC   ;
; N/A           ; None        ; -0.537 ns ; reset  ; accumulator:inst5|PHASE1[10]                                                                                               ; ADCLRC   ;
; N/A           ; None        ; -0.537 ns ; reset  ; accumulator:inst5|PHASE1[11]                                                                                               ; ADCLRC   ;
; N/A           ; None        ; -0.537 ns ; reset  ; accumulator:inst5|PHASE1[12]                                                                                               ; ADCLRC   ;
; N/A           ; None        ; -0.537 ns ; reset  ; accumulator:inst5|PHASE1[13]                                                                                               ; ADCLRC   ;
; N/A           ; None        ; -0.537 ns ; reset  ; accumulator:inst5|PHASE1[15]                                                                                               ; ADCLRC   ;
; N/A           ; None        ; -0.537 ns ; reset  ; accumulator:inst5|PHASE1[14]                                                                                               ; ADCLRC   ;
; N/A           ; None        ; -0.537 ns ; reset  ; accumulator:inst5|PHASE1[6]                                                                                                ; ADCLRC   ;
; N/A           ; None        ; -0.537 ns ; reset  ; accumulator:inst5|PHASE1[5]                                                                                                ; ADCLRC   ;
; N/A           ; None        ; -0.537 ns ; reset  ; accumulator:inst5|PHASE1[4]                                                                                                ; ADCLRC   ;
; N/A           ; None        ; -0.537 ns ; reset  ; accumulator:inst5|PHASE1[3]                                                                                                ; ADCLRC   ;
; N/A           ; None        ; -0.635 ns ; reset  ; accumulator:inst6|PHASE1[8]                                                                                                ; ADCLRC   ;
; N/A           ; None        ; -0.635 ns ; reset  ; accumulator:inst6|PHASE1[9]                                                                                                ; ADCLRC   ;
; N/A           ; None        ; -0.635 ns ; reset  ; accumulator:inst6|PHASE1[10]                                                                                               ; ADCLRC   ;
; N/A           ; None        ; -0.635 ns ; reset  ; accumulator:inst6|PHASE1[11]                                                                                               ; ADCLRC   ;
; N/A           ; None        ; -0.635 ns ; reset  ; accumulator:inst6|PHASE1[12]                                                                                               ; ADCLRC   ;
; N/A           ; None        ; -0.635 ns ; reset  ; accumulator:inst6|PHASE1[13]                                                                                               ; ADCLRC   ;
; N/A           ; None        ; -0.635 ns ; reset  ; accumulator:inst6|PHASE1[14]                                                                                               ; ADCLRC   ;
; N/A           ; None        ; -0.635 ns ; reset  ; accumulator:inst6|PHASE1[15]                                                                                               ; ADCLRC   ;
; N/A           ; None        ; -3.627 ns ; reset  ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a14~porta_datain_reg0 ; ADCLRC   ;
; N/A           ; None        ; -3.721 ns ; reset  ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a10~porta_datain_reg0 ; ADCLRC   ;
; N/A           ; None        ; -3.729 ns ; reset  ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a2~porta_datain_reg0  ; ADCLRC   ;
; N/A           ; None        ; -3.848 ns ; ADCDAT ; wm8731:inst|DATAOUT[15]                                                                                                    ; BCLK     ;
; N/A           ; None        ; -3.850 ns ; ADCDAT ; wm8731:inst|DATAOUT[7]                                                                                                     ; BCLK     ;
; N/A           ; None        ; -3.851 ns ; ADCDAT ; wm8731:inst|DATAOUT[14]                                                                                                    ; BCLK     ;
; N/A           ; None        ; -3.851 ns ; ADCDAT ; wm8731:inst|DATAOUT[12]                                                                                                    ; BCLK     ;
; N/A           ; None        ; -3.852 ns ; ADCDAT ; wm8731:inst|DATAOUT[11]                                                                                                    ; BCLK     ;
; N/A           ; None        ; -3.891 ns ; ADCDAT ; wm8731:inst|DATAOUT[13]                                                                                                    ; BCLK     ;
; N/A           ; None        ; -3.892 ns ; ADCDAT ; wm8731:inst|DATAOUT[5]                                                                                                     ; BCLK     ;
; N/A           ; None        ; -3.894 ns ; ADCDAT ; wm8731:inst|DATAOUT[9]                                                                                                     ; BCLK     ;
; N/A           ; None        ; -4.039 ns ; reset  ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a6~porta_datain_reg0  ; ADCLRC   ;
; N/A           ; None        ; -4.132 ns ; ADCDAT ; wm8731:inst|DATAOUT[8]                                                                                                     ; BCLK     ;
; N/A           ; None        ; -4.134 ns ; ADCDAT ; wm8731:inst|DATAOUT[4]                                                                                                     ; BCLK     ;
; N/A           ; None        ; -4.135 ns ; ADCDAT ; wm8731:inst|DATAOUT[10]                                                                                                    ; BCLK     ;
; N/A           ; None        ; -4.135 ns ; ADCDAT ; wm8731:inst|DATAOUT[6]                                                                                                     ; BCLK     ;
; N/A           ; None        ; -4.160 ns ; reset  ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a9~porta_datain_reg0  ; ADCLRC   ;
; N/A           ; None        ; -4.190 ns ; reset  ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a1~porta_datain_reg0  ; ADCLRC   ;
; N/A           ; None        ; -4.225 ns ; reset  ; SIGNAL_DELAY:inst8|SIGNAL_OUT[2]                                                                                           ; ADCLRC   ;
; N/A           ; None        ; -4.306 ns ; reset  ; SIGNAL_DELAY:inst8|SIGNAL_OUT[6]                                                                                           ; ADCLRC   ;
; N/A           ; None        ; -4.483 ns ; reset  ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a8~porta_datain_reg0  ; ADCLRC   ;
; N/A           ; None        ; -4.780 ns ; reset  ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a4~porta_datain_reg0  ; ADCLRC   ;
; N/A           ; None        ; -4.791 ns ; reset  ; SIGNAL_DELAY:inst8|SIGNAL_OUT[1]                                                                                           ; ADCLRC   ;
; N/A           ; None        ; -4.828 ns ; reset  ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a0~porta_datain_reg0  ; ADCLRC   ;
; N/A           ; None        ; -4.878 ns ; reset  ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a5~porta_datain_reg0  ; ADCLRC   ;
; N/A           ; None        ; -5.151 ns ; reset  ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a7~porta_datain_reg0  ; ADCLRC   ;
; N/A           ; None        ; -5.205 ns ; reset  ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a13~porta_datain_reg0 ; ADCLRC   ;
; N/A           ; None        ; -5.214 ns ; reset  ; SIGNAL_DELAY:inst8|SIGNAL_OUT[7]                                                                                           ; ADCLRC   ;
; N/A           ; None        ; -5.230 ns ; reset  ; SIGNAL_DELAY:inst8|SIGNAL_OUT[3]                                                                                           ; ADCLRC   ;
; N/A           ; None        ; -5.246 ns ; reset  ; SIGNAL_DELAY:inst8|SIGNAL_OUT[5]                                                                                           ; ADCLRC   ;
; N/A           ; None        ; -5.363 ns ; reset  ; SIGNAL_DELAY:inst8|SIGNAL_OUT[0]                                                                                           ; ADCLRC   ;
; N/A           ; None        ; -5.454 ns ; reset  ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a12~porta_datain_reg0 ; ADCLRC   ;
; N/A           ; None        ; -5.478 ns ; reset  ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a15~porta_datain_reg0 ; ADCLRC   ;
; N/A           ; None        ; -5.506 ns ; reset  ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a11~porta_datain_reg0 ; ADCLRC   ;
; N/A           ; None        ; -5.516 ns ; reset  ; SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a3~porta_datain_reg0  ; ADCLRC   ;
; N/A           ; None        ; -6.813 ns ; reset  ; SIGNAL_DELAY:inst8|SIGNAL_OUT[4]                                                                                           ; ADCLRC   ;
+---------------+-------------+-----------+--------+----------------------------------------------------------------------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 7.1 Build 156 04/30/2007 SJ Full Version
    Info: Processing started: Mon Jan 07 14:33:05 2008
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off DTMF -c DTMF --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "ADCLRC" is an undefined clock
    Info: Assuming node "BCLK" is an undefined clock
    Info: Assuming node "clk24" is an undefined clock
Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "wm8731:inst|clk12" as buffer
Info: Clock "ADCLRC" has Internal fmax of 25.45 MHz between source memory "SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a9~portb_address_reg0" and destination register "accumulator:inst7|REG2[28]" (period= 39.294 ns)
    Info: + Longest memory to register delay is 19.443 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X41_Y23; Fanout = 1; MEM Node = 'SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a9~portb_address_reg0'
        Info: 2: + IC(0.000 ns) + CELL(3.374 ns) = 3.374 ns; Loc. = M4K_X41_Y23; Fanout = 1; MEM Node = 'SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a9'
        Info: 3: + IC(1.893 ns) + CELL(0.521 ns) = 5.788 ns; Loc. = LCCOMB_X36_Y12_N16; Fanout = 187; COMB Node = 'SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|mux_hib:mux3|result_node[1]~166'
        Info: 4: + IC(0.596 ns) + CELL(0.178 ns) = 6.562 ns; Loc. = LCCOMB_X36_Y12_N28; Fanout = 2; COMB Node = 'accumulator:inst1|lpm_mult:Mult3|mult_9l01:auto_generated|alt_mac_mult:mac_mult1|mac_mult_72h1:auto_generated|mult_19o:mult1|_~2'
        Info: 5: + IC(0.297 ns) + CELL(0.521 ns) = 7.380 ns; Loc. = LCCOMB_X36_Y12_N22; Fanout = 112; COMB Node = 'accumulator:inst1|lpm_mult:Mult3|mult_9l01:auto_generated|alt_mac_mult:mac_mult1|mac_mult_72h1:auto_generated|mult_19o:mult1|cs4a[2]~0'
        Info: 6: + IC(1.391 ns) + CELL(0.178 ns) = 8.949 ns; Loc. = LCCOMB_X35_Y19_N6; Fanout = 1; COMB Node = 'accumulator:inst7|lpm_mult:Mult3|mult_9l01:auto_generated|alt_mac_mult:mac_mult1|mac_mult_72h1:auto_generated|mult_19o:mult1|le3a[1]'
        Info: 7: + IC(1.168 ns) + CELL(0.178 ns) = 10.295 ns; Loc. = LCCOMB_X31_Y16_N30; Fanout = 2; COMB Node = 'accumulator:inst7|lpm_mult:Mult3|mult_9l01:auto_generated|alt_mac_mult:mac_mult1|mac_mult_72h1:auto_generated|mult_19o:mult1|le5a[1]'
        Info: 8: + IC(0.497 ns) + CELL(0.517 ns) = 11.309 ns; Loc. = LCCOMB_X31_Y16_N12; Fanout = 2; COMB Node = 'accumulator:inst7|lpm_mult:Mult3|mult_9l01:auto_generated|alt_mac_mult:mac_mult1|mac_mult_72h1:auto_generated|mult_19o:mult1|add13_result[5]~37'
        Info: 9: + IC(0.000 ns) + CELL(0.174 ns) = 11.483 ns; Loc. = LCCOMB_X31_Y16_N14; Fanout = 2; COMB Node = 'accumulator:inst7|lpm_mult:Mult3|mult_9l01:auto_generated|alt_mac_mult:mac_mult1|mac_mult_72h1:auto_generated|mult_19o:mult1|add13_result[6]~39'
        Info: 10: + IC(0.000 ns) + CELL(0.080 ns) = 11.563 ns; Loc. = LCCOMB_X31_Y16_N16; Fanout = 2; COMB Node = 'accumulator:inst7|lpm_mult:Mult3|mult_9l01:auto_generated|alt_mac_mult:mac_mult1|mac_mult_72h1:auto_generated|mult_19o:mult1|add13_result[7]~41'
        Info: 11: + IC(0.000 ns) + CELL(0.080 ns) = 11.643 ns; Loc. = LCCOMB_X31_Y16_N18; Fanout = 2; COMB Node = 'accumulator:inst7|lpm_mult:Mult3|mult_9l01:auto_generated|alt_mac_mult:mac_mult1|mac_mult_72h1:auto_generated|mult_19o:mult1|add13_result[8]~43'
        Info: 12: + IC(0.000 ns) + CELL(0.080 ns) = 11.723 ns; Loc. = LCCOMB_X31_Y16_N20; Fanout = 2; COMB Node = 'accumulator:inst7|lpm_mult:Mult3|mult_9l01:auto_generated|alt_mac_mult:mac_mult1|mac_mult_72h1:auto_generated|mult_19o:mult1|add13_result[9]~45'
        Info: 13: + IC(0.000 ns) + CELL(0.458 ns) = 12.181 ns; Loc. = LCCOMB_X31_Y16_N22; Fanout = 2; COMB Node = 'accumulator:inst7|lpm_mult:Mult3|mult_9l01:auto_generated|alt_mac_mult:mac_mult1|mac_mult_72h1:auto_generated|mult_19o:mult1|add13_result[10]~46'
        Info: 14: + IC(0.828 ns) + CELL(0.517 ns) = 13.526 ns; Loc. = LCCOMB_X30_Y16_N24; Fanout = 2; COMB Node = 'accumulator:inst7|lpm_mult:Mult3|mult_9l01:auto_generated|alt_mac_mult:mac_mult1|mac_mult_72h1:auto_generated|mult_19o:mult1|add9_result[12]~57'
        Info: 15: + IC(0.000 ns) + CELL(0.080 ns) = 13.606 ns; Loc. = LCCOMB_X30_Y16_N26; Fanout = 2; COMB Node = 'accumulator:inst7|lpm_mult:Mult3|mult_9l01:auto_generated|alt_mac_mult:mac_mult1|mac_mult_72h1:auto_generated|mult_19o:mult1|add9_result[13]~59'
        Info: 16: + IC(0.000 ns) + CELL(0.458 ns) = 14.064 ns; Loc. = LCCOMB_X30_Y16_N28; Fanout = 2; COMB Node = 'accumulator:inst7|lpm_mult:Mult3|mult_9l01:auto_generated|alt_mac_mult:mac_mult1|mac_mult_72h1:auto_generated|mult_19o:mult1|add9_result[14]~60'
        Info: 17: + IC(1.568 ns) + CELL(0.517 ns) = 16.149 ns; Loc. = LCCOMB_X29_Y22_N0; Fanout = 2; COMB Node = 'accumulator:inst7|REG2[14]~288'
        Info: 18: + IC(0.000 ns) + CELL(0.080 ns) = 16.229 ns; Loc. = LCCOMB_X29_Y22_N2; Fanout = 2; COMB Node = 'accumulator:inst7|REG2[15]~289'
        Info: 19: + IC(0.000 ns) + CELL(0.080 ns) = 16.309 ns; Loc. = LCCOMB_X29_Y22_N4; Fanout = 2; COMB Node = 'accumulator:inst7|REG2[16]~290'
        Info: 20: + IC(0.000 ns) + CELL(0.080 ns) = 16.389 ns; Loc. = LCCOMB_X29_Y22_N6; Fanout = 2; COMB Node = 'accumulator:inst7|REG2[17]~291'
        Info: 21: + IC(0.000 ns) + CELL(0.080 ns) = 16.469 ns; Loc. = LCCOMB_X29_Y22_N8; Fanout = 2; COMB Node = 'accumulator:inst7|REG2[18]~292'
        Info: 22: + IC(0.000 ns) + CELL(0.080 ns) = 16.549 ns; Loc. = LCCOMB_X29_Y22_N10; Fanout = 2; COMB Node = 'accumulator:inst7|REG2[19]~293'
        Info: 23: + IC(0.000 ns) + CELL(0.080 ns) = 16.629 ns; Loc. = LCCOMB_X29_Y22_N12; Fanout = 2; COMB Node = 'accumulator:inst7|REG2[20]~294'
        Info: 24: + IC(0.000 ns) + CELL(0.174 ns) = 16.803 ns; Loc. = LCCOMB_X29_Y22_N14; Fanout = 2; COMB Node = 'accumulator:inst7|REG2[21]~295'
        Info: 25: + IC(0.000 ns) + CELL(0.080 ns) = 16.883 ns; Loc. = LCCOMB_X29_Y22_N16; Fanout = 2; COMB Node = 'accumulator:inst7|REG2[22]~296'
        Info: 26: + IC(0.000 ns) + CELL(0.080 ns) = 16.963 ns; Loc. = LCCOMB_X29_Y22_N18; Fanout = 2; COMB Node = 'accumulator:inst7|REG2[23]~297'
        Info: 27: + IC(0.000 ns) + CELL(0.080 ns) = 17.043 ns; Loc. = LCCOMB_X29_Y22_N20; Fanout = 2; COMB Node = 'accumulator:inst7|REG2[24]~298'
        Info: 28: + IC(0.000 ns) + CELL(0.080 ns) = 17.123 ns; Loc. = LCCOMB_X29_Y22_N22; Fanout = 2; COMB Node = 'accumulator:inst7|REG2[25]~299'
        Info: 29: + IC(0.000 ns) + CELL(0.080 ns) = 17.203 ns; Loc. = LCCOMB_X29_Y22_N24; Fanout = 2; COMB Node = 'accumulator:inst7|REG2[26]~300'
        Info: 30: + IC(0.000 ns) + CELL(0.080 ns) = 17.283 ns; Loc. = LCCOMB_X29_Y22_N26; Fanout = 1; COMB Node = 'accumulator:inst7|REG2[27]~301'
        Info: 31: + IC(0.000 ns) + CELL(0.458 ns) = 17.741 ns; Loc. = LCCOMB_X29_Y22_N28; Fanout = 2; COMB Node = 'accumulator:inst7|REG2[28]~119'
        Info: 32: + IC(0.517 ns) + CELL(1.185 ns) = 19.443 ns; Loc. = DSPMULT_X28_Y22_N0; Fanout = 19; REG Node = 'accumulator:inst7|REG2[28]'
        Info: Total cell delay = 10.688 ns ( 54.97 % )
        Info: Total interconnect delay = 8.755 ns ( 45.03 % )
    Info: - Smallest clock skew is 0.084 ns
        Info: + Shortest clock path from clock "ADCLRC" to destination register is 2.990 ns
            Info: 1: + IC(0.000 ns) + CELL(0.863 ns) = 0.863 ns; Loc. = PIN_A6; Fanout = 1; CLK Node = 'ADCLRC'
            Info: 2: + IC(0.164 ns) + CELL(0.169 ns) = 1.196 ns; Loc. = CLKDELAYCTRL_G2; Fanout = 1; COMB Node = 'ADCLRC~clk_delay_ctrl'
            Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 1.196 ns; Loc. = CLKCTRL_G2; Fanout = 2100; COMB Node = 'ADCLRC~clkctrl'
            Info: 4: + IC(0.922 ns) + CELL(0.872 ns) = 2.990 ns; Loc. = DSPMULT_X28_Y22_N0; Fanout = 19; REG Node = 'accumulator:inst7|REG2[28]'
            Info: Total cell delay = 1.904 ns ( 63.68 % )
            Info: Total interconnect delay = 1.086 ns ( 36.32 % )
        Info: - Longest clock path from clock "ADCLRC" to source memory is 2.906 ns
            Info: 1: + IC(0.000 ns) + CELL(0.863 ns) = 0.863 ns; Loc. = PIN_A6; Fanout = 1; CLK Node = 'ADCLRC'
            Info: 2: + IC(0.164 ns) + CELL(0.169 ns) = 1.196 ns; Loc. = CLKDELAYCTRL_G2; Fanout = 1; COMB Node = 'ADCLRC~clk_delay_ctrl'
            Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 1.196 ns; Loc. = CLKCTRL_G2; Fanout = 2100; COMB Node = 'ADCLRC~clkctrl'
            Info: 4: + IC(0.927 ns) + CELL(0.783 ns) = 2.906 ns; Loc. = M4K_X41_Y23; Fanout = 1; MEM Node = 'SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a9~portb_address_reg0'
            Info: Total cell delay = 1.815 ns ( 62.46 % )
            Info: Total interconnect delay = 1.091 ns ( 37.54 % )
    Info: + Micro clock to output delay of source is 0.234 ns
    Info: + Micro setup delay of destination is 0.054 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: Clock "BCLK" has Internal fmax of 289.69 MHz between source register "wm8731:inst|i[0]" and destination register "wm8731:inst|i[0]" (period= 3.452 ns)
    Info: + Longest register to register delay is 3.213 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y26_N17; Fanout = 7; REG Node = 'wm8731:inst|i[0]'
        Info: 2: + IC(0.388 ns) + CELL(0.322 ns) = 0.710 ns; Loc. = LCCOMB_X2_Y26_N18; Fanout = 4; COMB Node = 'wm8731:inst|Decoder0~406'
        Info: 3: + IC(0.319 ns) + CELL(0.178 ns) = 1.207 ns; Loc. = LCCOMB_X2_Y26_N2; Fanout = 4; COMB Node = 'wm8731:inst|i[0]~308'
        Info: 4: + IC(0.314 ns) + CELL(0.178 ns) = 1.699 ns; Loc. = LCCOMB_X2_Y26_N0; Fanout = 4; COMB Node = 'wm8731:inst|i[0]~309'
        Info: 5: + IC(0.756 ns) + CELL(0.758 ns) = 3.213 ns; Loc. = LCFF_X2_Y26_N17; Fanout = 7; REG Node = 'wm8731:inst|i[0]'
        Info: Total cell delay = 1.436 ns ( 44.69 % )
        Info: Total interconnect delay = 1.777 ns ( 55.31 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "BCLK" to destination register is 2.618 ns
            Info: 1: + IC(0.000 ns) + CELL(0.873 ns) = 0.873 ns; Loc. = PIN_A4; Fanout = 18; CLK Node = 'BCLK'
            Info: 2: + IC(1.143 ns) + CELL(0.602 ns) = 2.618 ns; Loc. = LCFF_X2_Y26_N17; Fanout = 7; REG Node = 'wm8731:inst|i[0]'
            Info: Total cell delay = 1.475 ns ( 56.34 % )
            Info: Total interconnect delay = 1.143 ns ( 43.66 % )
        Info: - Longest clock path from clock "BCLK" to source register is 2.618 ns
            Info: 1: + IC(0.000 ns) + CELL(0.873 ns) = 0.873 ns; Loc. = PIN_A4; Fanout = 18; CLK Node = 'BCLK'
            Info: 2: + IC(1.143 ns) + CELL(0.602 ns) = 2.618 ns; Loc. = LCFF_X2_Y26_N17; Fanout = 7; REG Node = 'wm8731:inst|i[0]'
            Info: Total cell delay = 1.475 ns ( 56.34 % )
            Info: Total interconnect delay = 1.143 ns ( 43.66 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Micro setup delay of destination is -0.038 ns
Info: Clock "clk24" has Internal fmax of 163.72 MHz between source register "wm8731:inst|data[0]" and destination register "wm8731:inst|writer:u1|SDIN" (period= 6.108 ns)
    Info: + Longest register to register delay is 2.815 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X48_Y10_N25; Fanout = 2; REG Node = 'wm8731:inst|data[0]'
        Info: 2: + IC(0.363 ns) + CELL(0.322 ns) = 0.685 ns; Loc. = LCCOMB_X48_Y10_N20; Fanout = 1; COMB Node = 'wm8731:inst|writer:u1|Selector0~807'
        Info: 3: + IC(0.305 ns) + CELL(0.322 ns) = 1.312 ns; Loc. = LCCOMB_X48_Y10_N2; Fanout = 1; COMB Node = 'wm8731:inst|writer:u1|Selector0~808'
        Info: 4: + IC(0.293 ns) + CELL(0.178 ns) = 1.783 ns; Loc. = LCCOMB_X48_Y10_N6; Fanout = 1; COMB Node = 'wm8731:inst|writer:u1|Selector0~810'
        Info: 5: + IC(0.296 ns) + CELL(0.178 ns) = 2.257 ns; Loc. = LCCOMB_X48_Y10_N28; Fanout = 1; COMB Node = 'wm8731:inst|writer:u1|Selector0~813'
        Info: 6: + IC(0.284 ns) + CELL(0.178 ns) = 2.719 ns; Loc. = LCCOMB_X48_Y10_N26; Fanout = 1; COMB Node = 'wm8731:inst|writer:u1|Selector0~814'
        Info: 7: + IC(0.000 ns) + CELL(0.096 ns) = 2.815 ns; Loc. = LCFF_X48_Y10_N27; Fanout = 5; REG Node = 'wm8731:inst|writer:u1|SDIN'
        Info: Total cell delay = 1.274 ns ( 45.26 % )
        Info: Total interconnect delay = 1.541 ns ( 54.74 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "clk24" to destination register is 6.988 ns
            Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_A12; Fanout = 1; CLK Node = 'clk24'
            Info: 2: + IC(1.668 ns) + CELL(0.879 ns) = 3.573 ns; Loc. = LCFF_X9_Y26_N25; Fanout = 3; REG Node = 'wm8731:inst|clk12'
            Info: 3: + IC(1.822 ns) + CELL(0.000 ns) = 5.395 ns; Loc. = CLKCTRL_G8; Fanout = 49; COMB Node = 'wm8731:inst|clk12~clkctrl'
            Info: 4: + IC(0.991 ns) + CELL(0.602 ns) = 6.988 ns; Loc. = LCFF_X48_Y10_N27; Fanout = 5; REG Node = 'wm8731:inst|writer:u1|SDIN'
            Info: Total cell delay = 2.507 ns ( 35.88 % )
            Info: Total interconnect delay = 4.481 ns ( 64.12 % )
        Info: - Longest clock path from clock "clk24" to source register is 6.988 ns
            Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_A12; Fanout = 1; CLK Node = 'clk24'
            Info: 2: + IC(1.668 ns) + CELL(0.879 ns) = 3.573 ns; Loc. = LCFF_X9_Y26_N25; Fanout = 3; REG Node = 'wm8731:inst|clk12'
            Info: 3: + IC(1.822 ns) + CELL(0.000 ns) = 5.395 ns; Loc. = CLKCTRL_G8; Fanout = 49; COMB Node = 'wm8731:inst|clk12~clkctrl'
            Info: 4: + IC(0.991 ns) + CELL(0.602 ns) = 6.988 ns; Loc. = LCFF_X48_Y10_N25; Fanout = 2; REG Node = 'wm8731:inst|data[0]'
            Info: Total cell delay = 2.507 ns ( 35.88 % )
            Info: Total interconnect delay = 4.481 ns ( 64.12 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Micro setup delay of destination is -0.038 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tsu for register "SIGNAL_DELAY:inst8|SIGNAL_OUT[4]" (data pin = "reset", clock pin = "ADCLRC") is 7.061 ns
    Info: + Longest pin to register delay is 9.888 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L22; Fanout = 98; PIN Node = 'reset'
        Info: 2: + IC(2.801 ns) + CELL(0.177 ns) = 4.004 ns; Loc. = LCCOMB_X1_Y26_N18; Fanout = 3; COMB Node = 'SIGNAL_DELAY:inst8|SIG[4]~1073'
        Info: 3: + IC(5.471 ns) + CELL(0.413 ns) = 9.888 ns; Loc. = LCFF_X21_Y16_N3; Fanout = 32; REG Node = 'SIGNAL_DELAY:inst8|SIGNAL_OUT[4]'
        Info: Total cell delay = 1.616 ns ( 16.34 % )
        Info: Total interconnect delay = 8.272 ns ( 83.66 % )
    Info: + Micro setup delay of destination is -0.038 ns
    Info: - Shortest clock path from clock "ADCLRC" to destination register is 2.789 ns
        Info: 1: + IC(0.000 ns) + CELL(0.863 ns) = 0.863 ns; Loc. = PIN_A6; Fanout = 1; CLK Node = 'ADCLRC'
        Info: 2: + IC(0.164 ns) + CELL(0.169 ns) = 1.196 ns; Loc. = CLKDELAYCTRL_G2; Fanout = 1; COMB Node = 'ADCLRC~clk_delay_ctrl'
        Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 1.196 ns; Loc. = CLKCTRL_G2; Fanout = 2100; COMB Node = 'ADCLRC~clkctrl'
        Info: 4: + IC(0.991 ns) + CELL(0.602 ns) = 2.789 ns; Loc. = LCFF_X21_Y16_N3; Fanout = 32; REG Node = 'SIGNAL_DELAY:inst8|SIGNAL_OUT[4]'
        Info: Total cell delay = 1.634 ns ( 58.59 % )
        Info: Total interconnect delay = 1.155 ns ( 41.41 % )
Info: tco from clock "clk24" to destination pin "SCLK" through register "wm8731:inst|writer:u1|SCLK" is 15.820 ns
    Info: + Longest clock path from clock "clk24" to source register is 6.987 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_A12; Fanout = 1; CLK Node = 'clk24'
        Info: 2: + IC(1.668 ns) + CELL(0.879 ns) = 3.573 ns; Loc. = LCFF_X9_Y26_N25; Fanout = 3; REG Node = 'wm8731:inst|clk12'
        Info: 3: + IC(1.822 ns) + CELL(0.000 ns) = 5.395 ns; Loc. = CLKCTRL_G8; Fanout = 49; COMB Node = 'wm8731:inst|clk12~clkctrl'
        Info: 4: + IC(0.990 ns) + CELL(0.602 ns) = 6.987 ns; Loc. = LCFF_X46_Y10_N9; Fanout = 1; REG Node = 'wm8731:inst|writer:u1|SCLK'
        Info: Total cell delay = 2.507 ns ( 35.88 % )
        Info: Total interconnect delay = 4.480 ns ( 64.12 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Longest register to pin delay is 8.556 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X46_Y10_N9; Fanout = 1; REG Node = 'wm8731:inst|writer:u1|SCLK'
        Info: 2: + IC(5.540 ns) + CELL(3.016 ns) = 8.556 ns; Loc. = PIN_A3; Fanout = 0; PIN Node = 'SCLK'
        Info: Total cell delay = 3.016 ns ( 35.25 % )
        Info: Total interconnect delay = 5.540 ns ( 64.75 % )
Info: th for register "accumulator:inst2|PHASE1[7]" (data pin = "reset", clock pin = "ADCLRC") is 0.125 ns
    Info: + Longest clock path from clock "ADCLRC" to destination register is 2.792 ns
        Info: 1: + IC(0.000 ns) + CELL(0.863 ns) = 0.863 ns; Loc. = PIN_A6; Fanout = 1; CLK Node = 'ADCLRC'
        Info: 2: + IC(0.164 ns) + CELL(0.169 ns) = 1.196 ns; Loc. = CLKDELAYCTRL_G2; Fanout = 1; COMB Node = 'ADCLRC~clk_delay_ctrl'
        Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 1.196 ns; Loc. = CLKCTRL_G2; Fanout = 2100; COMB Node = 'ADCLRC~clkctrl'
        Info: 4: + IC(0.994 ns) + CELL(0.602 ns) = 2.792 ns; Loc. = LCFF_X39_Y13_N15; Fanout = 6; REG Node = 'accumulator:inst2|PHASE1[7]'
        Info: Total cell delay = 1.634 ns ( 58.52 % )
        Info: Total interconnect delay = 1.158 ns ( 41.48 % )
    Info: + Micro hold delay of destination is 0.286 ns
    Info: - Shortest pin to register delay is 2.953 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L22; Fanout = 98; PIN Node = 'reset'
        Info: 2: + IC(1.169 ns) + CELL(0.758 ns) = 2.953 ns; Loc. = LCFF_X39_Y13_N15; Fanout = 6; REG Node = 'accumulator:inst2|PHASE1[7]'
        Info: Total cell delay = 1.784 ns ( 60.41 % )
        Info: Total interconnect delay = 1.169 ns ( 39.59 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Allocated 203 megabytes of memory during processing
    Info: Processing ended: Mon Jan 07 14:33:20 2008
    Info: Elapsed time: 00:00:15


