Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon May 25 15:11:28 2020
| Host         : DESKTOP-HA0SSCD running 64-bit major release  (build 9200)
| Command      : report_methodology -file STANDARD_TOPLEVEL_methodology_drc_routed.rpt -pb STANDARD_TOPLEVEL_methodology_drc_routed.pb -rpx STANDARD_TOPLEVEL_methodology_drc_routed.rpx
| Design       : STANDARD_TOPLEVEL
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 48
+-----------+------------------+-------------------------------+------------+
| Rule      | Severity         | Description                   | Violations |
+-----------+------------------+-------------------------------+------------+
| TIMING-17 | Critical Warning | Non-clocked sequential cell   | 24         |
| TIMING-18 | Warning          | Missing input or output delay | 4          |
| TIMING-20 | Warning          | Non-clocked latch             | 20         |
+-----------+------------------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-17#1 Critical Warning
Non-clocked sequential cell  
The clock pin SPI_SL/Data_Rec_Buf_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Critical Warning
Non-clocked sequential cell  
The clock pin SPI_SL/Data_Rec_Buf_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Critical Warning
Non-clocked sequential cell  
The clock pin SPI_SL/Data_Rec_Buf_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Critical Warning
Non-clocked sequential cell  
The clock pin SPI_SL/Data_Rec_Buf_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Critical Warning
Non-clocked sequential cell  
The clock pin SPI_SL/Data_Rec_Buf_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Critical Warning
Non-clocked sequential cell  
The clock pin SPI_SL/Data_Rec_Buf_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Critical Warning
Non-clocked sequential cell  
The clock pin SPI_SL/Data_Rec_Buf_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Critical Warning
Non-clocked sequential cell  
The clock pin SPI_SL/Data_Rec_Buf_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Critical Warning
Non-clocked sequential cell  
The clock pin SPI_SL/RBuf_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#10 Critical Warning
Non-clocked sequential cell  
The clock pin SPI_SL/RBuf_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#11 Critical Warning
Non-clocked sequential cell  
The clock pin SPI_SL/RBuf_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#12 Critical Warning
Non-clocked sequential cell  
The clock pin SPI_SL/RBuf_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#13 Critical Warning
Non-clocked sequential cell  
The clock pin SPI_SL/RBuf_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#14 Critical Warning
Non-clocked sequential cell  
The clock pin SPI_SL/RBuf_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#15 Critical Warning
Non-clocked sequential cell  
The clock pin SPI_SL/RBuf_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#16 Critical Warning
Non-clocked sequential cell  
The clock pin SPI_SL/RBuf_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#17 Critical Warning
Non-clocked sequential cell  
The clock pin SPI_SL/TBuf_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#18 Critical Warning
Non-clocked sequential cell  
The clock pin SPI_SL/TBuf_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#19 Critical Warning
Non-clocked sequential cell  
The clock pin SPI_SL/TBuf_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#20 Critical Warning
Non-clocked sequential cell  
The clock pin SPI_SL/TBuf_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#21 Critical Warning
Non-clocked sequential cell  
The clock pin SPI_SL/index_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#22 Critical Warning
Non-clocked sequential cell  
The clock pin SPI_SL/index_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#23 Critical Warning
Non-clocked sequential cell  
The clock pin SPI_SL/index_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#24 Critical Warning
Non-clocked sequential cell  
The clock pin SPI_SL/index_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An output delay is missing on IN1A relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An output delay is missing on IN1B relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on IN2A relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on IN2B relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch PWM_dutyCycleA_reg[0] cannot be properly analyzed as its control pin PWM_dutyCycleA_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch PWM_dutyCycleA_reg[1] cannot be properly analyzed as its control pin PWM_dutyCycleA_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch PWM_dutyCycleA_reg[2] cannot be properly analyzed as its control pin PWM_dutyCycleA_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch PWM_dutyCycleA_reg[3] cannot be properly analyzed as its control pin PWM_dutyCycleA_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch PWM_dutyCycleA_reg[4] cannot be properly analyzed as its control pin PWM_dutyCycleA_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch PWM_dutyCycleA_reg[5] cannot be properly analyzed as its control pin PWM_dutyCycleA_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch PWM_dutyCycleA_reg[6] cannot be properly analyzed as its control pin PWM_dutyCycleA_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch PWM_dutyCycleA_reg[7] cannot be properly analyzed as its control pin PWM_dutyCycleA_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch PWM_dutyCycleB_reg[0] cannot be properly analyzed as its control pin PWM_dutyCycleB_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch PWM_dutyCycleB_reg[1] cannot be properly analyzed as its control pin PWM_dutyCycleB_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch PWM_dutyCycleB_reg[2] cannot be properly analyzed as its control pin PWM_dutyCycleB_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch PWM_dutyCycleB_reg[3] cannot be properly analyzed as its control pin PWM_dutyCycleB_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch PWM_dutyCycleB_reg[4] cannot be properly analyzed as its control pin PWM_dutyCycleB_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#14 Warning
Non-clocked latch  
The latch PWM_dutyCycleB_reg[5] cannot be properly analyzed as its control pin PWM_dutyCycleB_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#15 Warning
Non-clocked latch  
The latch PWM_dutyCycleB_reg[6] cannot be properly analyzed as its control pin PWM_dutyCycleB_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#16 Warning
Non-clocked latch  
The latch PWM_dutyCycleB_reg[7] cannot be properly analyzed as its control pin PWM_dutyCycleB_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#17 Warning
Non-clocked latch  
The latch dirA_reg cannot be properly analyzed as its control pin dirA_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#18 Warning
Non-clocked latch  
The latch dirB_reg cannot be properly analyzed as its control pin dirB_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#19 Warning
Non-clocked latch  
The latch enableA_reg cannot be properly analyzed as its control pin enableA_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#20 Warning
Non-clocked latch  
The latch enableB_reg cannot be properly analyzed as its control pin enableB_reg/G is not reached by a timing clock
Related violations: <none>


