# SETTINGS ./simusched ej7/lote7.tsk 4 1 2 SchedRR 10 10 5 5
LOAD 0  0
LOAD 0  1
# CONTEXT CPU 0 0
# CONTEXT CPU 1 0
CPU 0 -1 2
CPU 0 -1 3
CPU 1  0 0
CPU 1  1 1
CPU 1 -1 2
CPU 1 -1 3
CPU 2  0 0
CPU 2  1 1
CPU 2 -1 2
CPU 2 -1 3
LOAD 3  2
CPU 3  0 0
CPU 3  1 1
# CONTEXT CPU 2 3
CPU 3 -1 3
BLOCK 4  0
CPU 4  0 0
CPU 4  1 1
CPU 4  2 2
CPU 4 -1 3
LOAD 5  3
BLOCK 5  0
UNBLOCK 5  0
CPU 5  0 0
CPU 5  1 1
CPU 5  2 2
# CONTEXT CPU 3 5
CPU 6  0 0
CPU 6  1 1
CPU 6  2 2
CPU 6  3 3
LOAD 7  4
CPU 7  0 0
CPU 7  1 1
CPU 7  2 2
CPU 7  3 3
BLOCK 8  3
CPU 8  0 0
CPU 8  1 1
CPU 8  2 2
# CONTEXT CPU 3 8
UNBLOCK 9  3
CPU 9  0 0
CPU 9  1 1
# CONTEXT CPU 2 9
CPU 9  4 3
LOAD 10  5
CPU 10  0 0
CPU 10  1 1
# CONTEXT CPU 2 10
CPU 10  4 3
BLOCK 11  0
# CONTEXT CPU 0 11
# CONTEXT CPU 1 11
# CONTEXT CPU 2 11
CPU 11  4 3
UNBLOCK 12  0
# CONTEXT CPU 0 12
CPU 12  5 1
CPU 12  3 2
CPU 12  4 3
BLOCK 13  3
# CONTEXT CPU 0 13
CPU 13  5 1
# CONTEXT CPU 2 13
CPU 13  4 3
BLOCK 14  4
UNBLOCK 14  3
CPU 14  2 0
CPU 14  5 1
# CONTEXT CPU 2 14
# CONTEXT CPU 3 14
BLOCK 15  5
UNBLOCK 15  4
CPU 15  2 0
# CONTEXT CPU 1 15
# CONTEXT CPU 2 15
# CONTEXT CPU 3 15
UNBLOCK 16  5
CPU 16  2 0
# CONTEXT CPU 1 16
CPU 16  0 2
# CONTEXT CPU 3 16
CPU 17  2 0
# CONTEXT CPU 1 17
CPU 17  0 2
CPU 17  1 3
BLOCK 18  1
CPU 18  2 0
CPU 18  3 1
CPU 18  0 2
# CONTEXT CPU 3 18
BLOCK 19  0
UNBLOCK 19  1
CPU 19  2 0
CPU 19  3 1
# CONTEXT CPU 2 19
CPU 19  4 3
BLOCK 20  4
UNBLOCK 20  0
CPU 20  2 0
CPU 20  3 1
# CONTEXT CPU 2 20
# CONTEXT CPU 3 20
UNBLOCK 21  4
CPU 21  2 0
CPU 21  3 1
# CONTEXT CPU 2 21
CPU 21  1 3
BLOCK 22  1
CPU 22  2 0
CPU 22  3 1
CPU 22  5 2
# CONTEXT CPU 3 22
UNBLOCK 23  1
CPU 23  2 0
CPU 23  3 1
CPU 23  5 2
# CONTEXT CPU 3 23
BLOCK 24  5
# CONTEXT CPU 0 24
CPU 24  3 1
# CONTEXT CPU 2 24
# CONTEXT CPU 3 24
BLOCK 25  3
UNBLOCK 25  5
# CONTEXT CPU 0 25
# CONTEXT CPU 1 25
# CONTEXT CPU 2 25
CPU 25  0 3
UNBLOCK 26  3
# CONTEXT CPU 0 26
# CONTEXT CPU 1 26
# CONTEXT CPU 2 26
CPU 26  0 3
CPU 27  4 0
# CONTEXT CPU 1 27
CPU 27  1 2
CPU 27  0 3
CPU 28  4 0
CPU 28  2 1
CPU 28  1 2
CPU 28  0 3
BLOCK 29  4
# CONTEXT CPU 0 29
CPU 29  2 1
CPU 29  1 2
CPU 29  0 3
UNBLOCK 30  4
# CONTEXT CPU 0 30
CPU 30  2 1
CPU 30  1 2
# CONTEXT CPU 3 30
BLOCK 31  1
# CONTEXT CPU 0 31
CPU 31  2 1
# CONTEXT CPU 2 31
# CONTEXT CPU 3 31
UNBLOCK 32  1
CPU 32  5 0
CPU 32  2 1
# CONTEXT CPU 2 32
# CONTEXT CPU 3 32
CPU 33  5 0
CPU 33  2 1
# CONTEXT CPU 2 33
CPU 33  3 3
BLOCK 34  5
# CONTEXT CPU 0 34
CPU 34  2 1
CPU 34  4 2
CPU 34  3 3
BLOCK 35  3
UNBLOCK 35  5
# CONTEXT CPU 0 35
CPU 35  2 1
CPU 35  4 2
# CONTEXT CPU 3 35
UNBLOCK 36  3
# CONTEXT CPU 0 36
CPU 36  2 1
CPU 36  4 2
# CONTEXT CPU 3 36
CPU 37  0 0
CPU 37  2 1
CPU 37  4 2
# CONTEXT CPU 3 37
CPU 38  0 0
# CONTEXT CPU 1 38
CPU 38  4 2
CPU 38  1 3
BLOCK 39  4
CPU 39  0 0
# CONTEXT CPU 1 39
# CONTEXT CPU 2 39
CPU 39  1 3
BLOCK 40  1
UNBLOCK 40  4
CPU 40  0 0
# CONTEXT CPU 1 40
# CONTEXT CPU 2 40
# CONTEXT CPU 3 40
UNBLOCK 41  1
CPU 41  0 0
CPU 41  5 1
# CONTEXT CPU 2 41
# CONTEXT CPU 3 41
CPU 42  0 0
CPU 42  5 1
CPU 42  3 2
# CONTEXT CPU 3 42
BLOCK 43  5
BLOCK 43  3
CPU 43  0 0
# CONTEXT CPU 1 43
# CONTEXT CPU 2 43
CPU 43  2 3
EXIT 44  2 3
UNBLOCK 44  3
UNBLOCK 44  5
CPU 44  0 0
# CONTEXT CPU 1 44
# CONTEXT CPU 2 44
# CONTEXT CPU 3 44
CPU 45  0 0
# CONTEXT CPU 1 45
# CONTEXT CPU 2 45
# CONTEXT CPU 3 45
EXIT 46  0 0
# CONTEXT CPU 0 46
CPU 46  4 1
CPU 46  1 2
# CONTEXT CPU 3 46
BLOCK 47  1
# CONTEXT CPU 0 47
CPU 47  4 1
CPU 47  1 2
CPU 47  5 3
BLOCK 48  1
UNBLOCK 48  1
# CONTEXT CPU 0 48
CPU 48  4 1
CPU 48  1 2
CPU 48  5 3
BLOCK 49  5
CPU 49  3 0
CPU 49  4 1
CPU 49  1 2
CPU 49  5 3
BLOCK 50  3
BLOCK 50  5
UNBLOCK 50  5
CPU 50  3 0
CPU 50  4 1
CPU 50  1 2
CPU 50  5 3
BLOCK 51  3
BLOCK 51  1
UNBLOCK 51  3
CPU 51  3 0
CPU 51  4 1
CPU 51  1 2
CPU 51  5 3
BLOCK 52  1
UNBLOCK 52  1
CPU 52  3 0
CPU 52  4 1
CPU 52  1 2
CPU 52  5 3
BLOCK 53  3
CPU 53  3 0
CPU 53  4 1
CPU 53  1 2
CPU 53  5 3
BLOCK 54  3
UNBLOCK 54  3
CPU 54  3 0
CPU 54  4 1
CPU 54  1 2
CPU 54  5 3
BLOCK 55  1
CPU 55  3 0
CPU 55  4 1
CPU 55  1 2
CPU 55  5 3
BLOCK 56  3
BLOCK 56  1
UNBLOCK 56  1
CPU 56  3 0
CPU 56  4 1
CPU 56  1 2
CPU 56  5 3
BLOCK 57  3
BLOCK 57  4
EXIT 57  1 2
BLOCK 57  5
UNBLOCK 57  3
CPU 57  3 0
CPU 57  4 1
CPU 57 -1 2
CPU 57  5 3
BLOCK 58  3
BLOCK 58  4
BLOCK 58  5
UNBLOCK 58  4
UNBLOCK 58  5
CPU 58  3 0
CPU 58  4 1
CPU 58 -1 2
CPU 58  5 3
BLOCK 59  3
BLOCK 59  5
UNBLOCK 59  3
CPU 59  3 0
CPU 59  4 1
CPU 59 -1 2
CPU 59  5 3
EXIT 60  4 1
BLOCK 60  5
UNBLOCK 60  5
CPU 60  3 0
CPU 60 -1 1
CPU 60 -1 2
CPU 60  5 3
BLOCK 61  5
CPU 61  3 0
CPU 61 -1 1
CPU 61 -1 2
CPU 61  5 3
BLOCK 62  5
UNBLOCK 62  5
CPU 62  3 0
CPU 62 -1 1
CPU 62 -1 2
CPU 62  5 3
BLOCK 63  3
CPU 63  3 0
CPU 63 -1 1
CPU 63 -1 2
CPU 63  5 3
BLOCK 64  3
UNBLOCK 64  3
CPU 64  3 0
CPU 64 -1 1
CPU 64 -1 2
CPU 64  5 3
BLOCK 65  5
CPU 65  3 0
CPU 65 -1 1
CPU 65 -1 2
CPU 65  5 3
BLOCK 66  5
UNBLOCK 66  5
CPU 66  3 0
CPU 66 -1 1
CPU 66 -1 2
CPU 66  5 3
EXIT 67  3 0
CPU 67 -1 0
CPU 67 -1 1
CPU 67 -1 2
CPU 67  5 3
CPU 68 -1 0
CPU 68 -1 1
CPU 68 -1 2
CPU 68  5 3
EXIT 69  5 3
CPU 69 -1 0
CPU 69 -1 1
CPU 69 -1 2
CPU 69 -1 3
