#! /usr/bin/vvp
:ivl_version "10.2 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x1b57670 .scope module, "tb_ParametricReLU" "tb_ParametricReLU" 2 1;
 .timescale 0 0;
P_0x1b5aa90 .param/l "ALPHA_WIDTH" 0 2 5, +C4<00000000000000000000000000001000>;
P_0x1b5aad0 .param/l "WIDTH" 0 2 4, +C4<00000000000000000000000000001000>;
v0x1b70f60_0 .var "alpha", 7 0;
v0x1b71070_0 .var "clk", 0 0;
v0x1b71140_0 .var/i "i", 31 0;
v0x1b71210_0 .var "reset", 0 0;
v0x1b712e0_0 .var/s "x_in", 7 0;
v0x1b713d0_0 .net/s "y_out", 7 0, v0x1b70d90_0;  1 drivers
E_0x1b5b480 .event negedge, v0x1b70b20_0;
E_0x1b5bcd0 .event posedge, v0x1b70b20_0;
S_0x1b57840 .scope module, "prelu_inst" "ParametricReLU" 2 19, 3 1 0, S_0x1b57670;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "x_in"
    .port_info 1 /INPUT 8 "alpha"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "reset"
    .port_info 4 /OUTPUT 8 "y_out"
P_0x1b57b40 .param/l "ALPHA_WIDTH" 0 3 1, +C4<00000000000000000000000000001000>;
P_0x1b57b80 .param/l "WIDTH" 0 3 1, +C4<00000000000000000000000000001000>;
v0x1b5a6c0_0 .net "alpha", 7 0, v0x1b70f60_0;  1 drivers
v0x1b70b20_0 .net "clk", 0 0, v0x1b71070_0;  1 drivers
v0x1b70be0_0 .net "reset", 0 0, v0x1b71210_0;  1 drivers
v0x1b70cb0_0 .net/s "x_in", 7 0, v0x1b712e0_0;  1 drivers
v0x1b70d90_0 .var/s "y_out", 7 0;
E_0x1b5af10 .event posedge, v0x1b70be0_0, v0x1b70b20_0;
    .scope S_0x1b57840;
T_0 ;
    %wait E_0x1b5af10;
    %load/vec4 v0x1b70be0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x1b70d90_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x1b70cb0_0;
    %pad/s 32;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz  T_0.2, 5;
    %load/vec4 v0x1b70cb0_0;
    %assign/vec4 v0x1b70d90_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x1b70cb0_0;
    %ix/getv 4, v0x1b5a6c0_0;
    %shiftr/s 4;
    %assign/vec4 v0x1b70d90_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x1b57670;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b71070_0, 0, 1;
T_1.0 ;
    %delay 1, 0;
    %load/vec4 v0x1b71070_0;
    %inv;
    %store/vec4 v0x1b71070_0, 0, 1;
    %jmp T_1.0;
    %end;
    .thread T_1;
    .scope S_0x1b57670;
T_2 ;
    %vpi_call 2 35 "$dumpfile", "test_prelu.vcd" {0 0 0};
    %vpi_call 2 36 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x1b57670 {0 0 0};
    %vpi_call 2 37 "$display", "Begin Reset" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b71210_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1b5bcd0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1b71210_0, 0, 1;
    %vpi_call 2 41 "$display", "End reset" {0 0 0};
    %vpi_call 2 42 "$display", "Testing Prelu Module:" {0 0 0};
    %vpi_call 2 43 "$display", "  input\011\011output" {0 0 0};
    %wait E_0x1b5b480;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x1b70f60_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1b71140_0, 0, 32;
T_2.2 ;
    %load/vec4 v0x1b71140_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_2.3, 5;
    %load/vec4 v0x1b71140_0;
    %subi 128, 0, 32;
    %pad/s 8;
    %store/vec4 v0x1b712e0_0, 0, 8;
    %wait E_0x1b5b480;
    %vpi_call 2 49 "$display", "%d\011\011%d\011\011", v0x1b712e0_0, v0x1b713d0_0 {0 0 0};
    %load/vec4 v0x1b71140_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1b71140_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
    %vpi_call 2 52 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "prelu_tb.v";
    "prelu.v";
