
motor_driver.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005df0  08000188  08000188  00010188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000038  08005f78  08005f78  00015f78  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005fb0  08005fb0  00020074  2**0
                  CONTENTS
  4 .ARM          00000000  08005fb0  08005fb0  00020074  2**0
                  CONTENTS
  5 .preinit_array 00000000  08005fb0  08005fb0  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  08005fb0  08005fb0  00015fb0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005fb8  08005fb8  00015fb8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  08005fbc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001a4  20000078  08006030  00020078  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  2000021c  08006030  0002021c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001ab8b  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000333f  00000000  00000000  0003ac2f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ea8  00000000  00000000  0003df70  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000d90  00000000  00000000  0003ee18  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   0000d906  00000000  00000000  0003fba8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    0000544d  00000000  00000000  0004d4ae  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .comment      00000053  00000000  00000000  000528fb  2**0
                  CONTENTS, READONLY
 19 .debug_frame  000041ec  00000000  00000000  00052950  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000078 	.word	0x20000078
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08005f60 	.word	0x08005f60

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	2000007c 	.word	0x2000007c
 80001c4:	08005f60 	.word	0x08005f60

080001c8 <__aeabi_drsub>:
 80001c8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001cc:	e002      	b.n	80001d4 <__adddf3>
 80001ce:	bf00      	nop

080001d0 <__aeabi_dsub>:
 80001d0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001d4 <__adddf3>:
 80001d4:	b530      	push	{r4, r5, lr}
 80001d6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001da:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001de:	ea94 0f05 	teq	r4, r5
 80001e2:	bf08      	it	eq
 80001e4:	ea90 0f02 	teqeq	r0, r2
 80001e8:	bf1f      	itttt	ne
 80001ea:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001ee:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001f2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001f6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001fa:	f000 80e2 	beq.w	80003c2 <__adddf3+0x1ee>
 80001fe:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000202:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000206:	bfb8      	it	lt
 8000208:	426d      	neglt	r5, r5
 800020a:	dd0c      	ble.n	8000226 <__adddf3+0x52>
 800020c:	442c      	add	r4, r5
 800020e:	ea80 0202 	eor.w	r2, r0, r2
 8000212:	ea81 0303 	eor.w	r3, r1, r3
 8000216:	ea82 0000 	eor.w	r0, r2, r0
 800021a:	ea83 0101 	eor.w	r1, r3, r1
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	2d36      	cmp	r5, #54	; 0x36
 8000228:	bf88      	it	hi
 800022a:	bd30      	pophi	{r4, r5, pc}
 800022c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000230:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000234:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000238:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800023c:	d002      	beq.n	8000244 <__adddf3+0x70>
 800023e:	4240      	negs	r0, r0
 8000240:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000244:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000248:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800024c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000250:	d002      	beq.n	8000258 <__adddf3+0x84>
 8000252:	4252      	negs	r2, r2
 8000254:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000258:	ea94 0f05 	teq	r4, r5
 800025c:	f000 80a7 	beq.w	80003ae <__adddf3+0x1da>
 8000260:	f1a4 0401 	sub.w	r4, r4, #1
 8000264:	f1d5 0e20 	rsbs	lr, r5, #32
 8000268:	db0d      	blt.n	8000286 <__adddf3+0xb2>
 800026a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800026e:	fa22 f205 	lsr.w	r2, r2, r5
 8000272:	1880      	adds	r0, r0, r2
 8000274:	f141 0100 	adc.w	r1, r1, #0
 8000278:	fa03 f20e 	lsl.w	r2, r3, lr
 800027c:	1880      	adds	r0, r0, r2
 800027e:	fa43 f305 	asr.w	r3, r3, r5
 8000282:	4159      	adcs	r1, r3
 8000284:	e00e      	b.n	80002a4 <__adddf3+0xd0>
 8000286:	f1a5 0520 	sub.w	r5, r5, #32
 800028a:	f10e 0e20 	add.w	lr, lr, #32
 800028e:	2a01      	cmp	r2, #1
 8000290:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000294:	bf28      	it	cs
 8000296:	f04c 0c02 	orrcs.w	ip, ip, #2
 800029a:	fa43 f305 	asr.w	r3, r3, r5
 800029e:	18c0      	adds	r0, r0, r3
 80002a0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002a4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002a8:	d507      	bpl.n	80002ba <__adddf3+0xe6>
 80002aa:	f04f 0e00 	mov.w	lr, #0
 80002ae:	f1dc 0c00 	rsbs	ip, ip, #0
 80002b2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002b6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ba:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002be:	d31b      	bcc.n	80002f8 <__adddf3+0x124>
 80002c0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002c4:	d30c      	bcc.n	80002e0 <__adddf3+0x10c>
 80002c6:	0849      	lsrs	r1, r1, #1
 80002c8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002cc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d0:	f104 0401 	add.w	r4, r4, #1
 80002d4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002d8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002dc:	f080 809a 	bcs.w	8000414 <__adddf3+0x240>
 80002e0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002e4:	bf08      	it	eq
 80002e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002ea:	f150 0000 	adcs.w	r0, r0, #0
 80002ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002f2:	ea41 0105 	orr.w	r1, r1, r5
 80002f6:	bd30      	pop	{r4, r5, pc}
 80002f8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002fc:	4140      	adcs	r0, r0
 80002fe:	eb41 0101 	adc.w	r1, r1, r1
 8000302:	3c01      	subs	r4, #1
 8000304:	bf28      	it	cs
 8000306:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800030a:	d2e9      	bcs.n	80002e0 <__adddf3+0x10c>
 800030c:	f091 0f00 	teq	r1, #0
 8000310:	bf04      	itt	eq
 8000312:	4601      	moveq	r1, r0
 8000314:	2000      	moveq	r0, #0
 8000316:	fab1 f381 	clz	r3, r1
 800031a:	bf08      	it	eq
 800031c:	3320      	addeq	r3, #32
 800031e:	f1a3 030b 	sub.w	r3, r3, #11
 8000322:	f1b3 0220 	subs.w	r2, r3, #32
 8000326:	da0c      	bge.n	8000342 <__adddf3+0x16e>
 8000328:	320c      	adds	r2, #12
 800032a:	dd08      	ble.n	800033e <__adddf3+0x16a>
 800032c:	f102 0c14 	add.w	ip, r2, #20
 8000330:	f1c2 020c 	rsb	r2, r2, #12
 8000334:	fa01 f00c 	lsl.w	r0, r1, ip
 8000338:	fa21 f102 	lsr.w	r1, r1, r2
 800033c:	e00c      	b.n	8000358 <__adddf3+0x184>
 800033e:	f102 0214 	add.w	r2, r2, #20
 8000342:	bfd8      	it	le
 8000344:	f1c2 0c20 	rsble	ip, r2, #32
 8000348:	fa01 f102 	lsl.w	r1, r1, r2
 800034c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000350:	bfdc      	itt	le
 8000352:	ea41 010c 	orrle.w	r1, r1, ip
 8000356:	4090      	lslle	r0, r2
 8000358:	1ae4      	subs	r4, r4, r3
 800035a:	bfa2      	ittt	ge
 800035c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000360:	4329      	orrge	r1, r5
 8000362:	bd30      	popge	{r4, r5, pc}
 8000364:	ea6f 0404 	mvn.w	r4, r4
 8000368:	3c1f      	subs	r4, #31
 800036a:	da1c      	bge.n	80003a6 <__adddf3+0x1d2>
 800036c:	340c      	adds	r4, #12
 800036e:	dc0e      	bgt.n	800038e <__adddf3+0x1ba>
 8000370:	f104 0414 	add.w	r4, r4, #20
 8000374:	f1c4 0220 	rsb	r2, r4, #32
 8000378:	fa20 f004 	lsr.w	r0, r0, r4
 800037c:	fa01 f302 	lsl.w	r3, r1, r2
 8000380:	ea40 0003 	orr.w	r0, r0, r3
 8000384:	fa21 f304 	lsr.w	r3, r1, r4
 8000388:	ea45 0103 	orr.w	r1, r5, r3
 800038c:	bd30      	pop	{r4, r5, pc}
 800038e:	f1c4 040c 	rsb	r4, r4, #12
 8000392:	f1c4 0220 	rsb	r2, r4, #32
 8000396:	fa20 f002 	lsr.w	r0, r0, r2
 800039a:	fa01 f304 	lsl.w	r3, r1, r4
 800039e:	ea40 0003 	orr.w	r0, r0, r3
 80003a2:	4629      	mov	r1, r5
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	fa21 f004 	lsr.w	r0, r1, r4
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	f094 0f00 	teq	r4, #0
 80003b2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003b6:	bf06      	itte	eq
 80003b8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003bc:	3401      	addeq	r4, #1
 80003be:	3d01      	subne	r5, #1
 80003c0:	e74e      	b.n	8000260 <__adddf3+0x8c>
 80003c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003c6:	bf18      	it	ne
 80003c8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003cc:	d029      	beq.n	8000422 <__adddf3+0x24e>
 80003ce:	ea94 0f05 	teq	r4, r5
 80003d2:	bf08      	it	eq
 80003d4:	ea90 0f02 	teqeq	r0, r2
 80003d8:	d005      	beq.n	80003e6 <__adddf3+0x212>
 80003da:	ea54 0c00 	orrs.w	ip, r4, r0
 80003de:	bf04      	itt	eq
 80003e0:	4619      	moveq	r1, r3
 80003e2:	4610      	moveq	r0, r2
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	ea91 0f03 	teq	r1, r3
 80003ea:	bf1e      	ittt	ne
 80003ec:	2100      	movne	r1, #0
 80003ee:	2000      	movne	r0, #0
 80003f0:	bd30      	popne	{r4, r5, pc}
 80003f2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003f6:	d105      	bne.n	8000404 <__adddf3+0x230>
 80003f8:	0040      	lsls	r0, r0, #1
 80003fa:	4149      	adcs	r1, r1
 80003fc:	bf28      	it	cs
 80003fe:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000402:	bd30      	pop	{r4, r5, pc}
 8000404:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000408:	bf3c      	itt	cc
 800040a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800040e:	bd30      	popcc	{r4, r5, pc}
 8000410:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000414:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000418:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800041c:	f04f 0000 	mov.w	r0, #0
 8000420:	bd30      	pop	{r4, r5, pc}
 8000422:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000426:	bf1a      	itte	ne
 8000428:	4619      	movne	r1, r3
 800042a:	4610      	movne	r0, r2
 800042c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000430:	bf1c      	itt	ne
 8000432:	460b      	movne	r3, r1
 8000434:	4602      	movne	r2, r0
 8000436:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800043a:	bf06      	itte	eq
 800043c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000440:	ea91 0f03 	teqeq	r1, r3
 8000444:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	bf00      	nop

0800044c <__aeabi_ui2d>:
 800044c:	f090 0f00 	teq	r0, #0
 8000450:	bf04      	itt	eq
 8000452:	2100      	moveq	r1, #0
 8000454:	4770      	bxeq	lr
 8000456:	b530      	push	{r4, r5, lr}
 8000458:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800045c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000460:	f04f 0500 	mov.w	r5, #0
 8000464:	f04f 0100 	mov.w	r1, #0
 8000468:	e750      	b.n	800030c <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_i2d>:
 800046c:	f090 0f00 	teq	r0, #0
 8000470:	bf04      	itt	eq
 8000472:	2100      	moveq	r1, #0
 8000474:	4770      	bxeq	lr
 8000476:	b530      	push	{r4, r5, lr}
 8000478:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800047c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000480:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000484:	bf48      	it	mi
 8000486:	4240      	negmi	r0, r0
 8000488:	f04f 0100 	mov.w	r1, #0
 800048c:	e73e      	b.n	800030c <__adddf3+0x138>
 800048e:	bf00      	nop

08000490 <__aeabi_f2d>:
 8000490:	0042      	lsls	r2, r0, #1
 8000492:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000496:	ea4f 0131 	mov.w	r1, r1, rrx
 800049a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800049e:	bf1f      	itttt	ne
 80004a0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004a4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004a8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004ac:	4770      	bxne	lr
 80004ae:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004b2:	bf08      	it	eq
 80004b4:	4770      	bxeq	lr
 80004b6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004ba:	bf04      	itt	eq
 80004bc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004c0:	4770      	bxeq	lr
 80004c2:	b530      	push	{r4, r5, lr}
 80004c4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004d0:	e71c      	b.n	800030c <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_ul2d>:
 80004d4:	ea50 0201 	orrs.w	r2, r0, r1
 80004d8:	bf08      	it	eq
 80004da:	4770      	bxeq	lr
 80004dc:	b530      	push	{r4, r5, lr}
 80004de:	f04f 0500 	mov.w	r5, #0
 80004e2:	e00a      	b.n	80004fa <__aeabi_l2d+0x16>

080004e4 <__aeabi_l2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004f2:	d502      	bpl.n	80004fa <__aeabi_l2d+0x16>
 80004f4:	4240      	negs	r0, r0
 80004f6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004fa:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004fe:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000502:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000506:	f43f aed8 	beq.w	80002ba <__adddf3+0xe6>
 800050a:	f04f 0203 	mov.w	r2, #3
 800050e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000512:	bf18      	it	ne
 8000514:	3203      	addne	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000522:	f1c2 0320 	rsb	r3, r2, #32
 8000526:	fa00 fc03 	lsl.w	ip, r0, r3
 800052a:	fa20 f002 	lsr.w	r0, r0, r2
 800052e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000532:	ea40 000e 	orr.w	r0, r0, lr
 8000536:	fa21 f102 	lsr.w	r1, r1, r2
 800053a:	4414      	add	r4, r2
 800053c:	e6bd      	b.n	80002ba <__adddf3+0xe6>
 800053e:	bf00      	nop

08000540 <__aeabi_dmul>:
 8000540:	b570      	push	{r4, r5, r6, lr}
 8000542:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000546:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800054a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800054e:	bf1d      	ittte	ne
 8000550:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000554:	ea94 0f0c 	teqne	r4, ip
 8000558:	ea95 0f0c 	teqne	r5, ip
 800055c:	f000 f8de 	bleq	800071c <__aeabi_dmul+0x1dc>
 8000560:	442c      	add	r4, r5
 8000562:	ea81 0603 	eor.w	r6, r1, r3
 8000566:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800056a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800056e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000572:	bf18      	it	ne
 8000574:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000578:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800057c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000580:	d038      	beq.n	80005f4 <__aeabi_dmul+0xb4>
 8000582:	fba0 ce02 	umull	ip, lr, r0, r2
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800058e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000592:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000596:	f04f 0600 	mov.w	r6, #0
 800059a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800059e:	f09c 0f00 	teq	ip, #0
 80005a2:	bf18      	it	ne
 80005a4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005a8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005ac:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005b0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005b4:	d204      	bcs.n	80005c0 <__aeabi_dmul+0x80>
 80005b6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ba:	416d      	adcs	r5, r5
 80005bc:	eb46 0606 	adc.w	r6, r6, r6
 80005c0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005c4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005c8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005cc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005d0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005d4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005d8:	bf88      	it	hi
 80005da:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005de:	d81e      	bhi.n	800061e <__aeabi_dmul+0xde>
 80005e0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005e4:	bf08      	it	eq
 80005e6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005ea:	f150 0000 	adcs.w	r0, r0, #0
 80005ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005f2:	bd70      	pop	{r4, r5, r6, pc}
 80005f4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80005f8:	ea46 0101 	orr.w	r1, r6, r1
 80005fc:	ea40 0002 	orr.w	r0, r0, r2
 8000600:	ea81 0103 	eor.w	r1, r1, r3
 8000604:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000608:	bfc2      	ittt	gt
 800060a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800060e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000612:	bd70      	popgt	{r4, r5, r6, pc}
 8000614:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000618:	f04f 0e00 	mov.w	lr, #0
 800061c:	3c01      	subs	r4, #1
 800061e:	f300 80ab 	bgt.w	8000778 <__aeabi_dmul+0x238>
 8000622:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000626:	bfde      	ittt	le
 8000628:	2000      	movle	r0, #0
 800062a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800062e:	bd70      	pople	{r4, r5, r6, pc}
 8000630:	f1c4 0400 	rsb	r4, r4, #0
 8000634:	3c20      	subs	r4, #32
 8000636:	da35      	bge.n	80006a4 <__aeabi_dmul+0x164>
 8000638:	340c      	adds	r4, #12
 800063a:	dc1b      	bgt.n	8000674 <__aeabi_dmul+0x134>
 800063c:	f104 0414 	add.w	r4, r4, #20
 8000640:	f1c4 0520 	rsb	r5, r4, #32
 8000644:	fa00 f305 	lsl.w	r3, r0, r5
 8000648:	fa20 f004 	lsr.w	r0, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea40 0002 	orr.w	r0, r0, r2
 8000654:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000658:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800065c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000660:	fa21 f604 	lsr.w	r6, r1, r4
 8000664:	eb42 0106 	adc.w	r1, r2, r6
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f1c4 040c 	rsb	r4, r4, #12
 8000678:	f1c4 0520 	rsb	r5, r4, #32
 800067c:	fa00 f304 	lsl.w	r3, r0, r4
 8000680:	fa20 f005 	lsr.w	r0, r0, r5
 8000684:	fa01 f204 	lsl.w	r2, r1, r4
 8000688:	ea40 0002 	orr.w	r0, r0, r2
 800068c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000690:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000694:	f141 0100 	adc.w	r1, r1, #0
 8000698:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800069c:	bf08      	it	eq
 800069e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f1c4 0520 	rsb	r5, r4, #32
 80006a8:	fa00 f205 	lsl.w	r2, r0, r5
 80006ac:	ea4e 0e02 	orr.w	lr, lr, r2
 80006b0:	fa20 f304 	lsr.w	r3, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea43 0302 	orr.w	r3, r3, r2
 80006bc:	fa21 f004 	lsr.w	r0, r1, r4
 80006c0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c4:	fa21 f204 	lsr.w	r2, r1, r4
 80006c8:	ea20 0002 	bic.w	r0, r0, r2
 80006cc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f094 0f00 	teq	r4, #0
 80006e0:	d10f      	bne.n	8000702 <__aeabi_dmul+0x1c2>
 80006e2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006e6:	0040      	lsls	r0, r0, #1
 80006e8:	eb41 0101 	adc.w	r1, r1, r1
 80006ec:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80006f0:	bf08      	it	eq
 80006f2:	3c01      	subeq	r4, #1
 80006f4:	d0f7      	beq.n	80006e6 <__aeabi_dmul+0x1a6>
 80006f6:	ea41 0106 	orr.w	r1, r1, r6
 80006fa:	f095 0f00 	teq	r5, #0
 80006fe:	bf18      	it	ne
 8000700:	4770      	bxne	lr
 8000702:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000706:	0052      	lsls	r2, r2, #1
 8000708:	eb43 0303 	adc.w	r3, r3, r3
 800070c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000710:	bf08      	it	eq
 8000712:	3d01      	subeq	r5, #1
 8000714:	d0f7      	beq.n	8000706 <__aeabi_dmul+0x1c6>
 8000716:	ea43 0306 	orr.w	r3, r3, r6
 800071a:	4770      	bx	lr
 800071c:	ea94 0f0c 	teq	r4, ip
 8000720:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000724:	bf18      	it	ne
 8000726:	ea95 0f0c 	teqne	r5, ip
 800072a:	d00c      	beq.n	8000746 <__aeabi_dmul+0x206>
 800072c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000730:	bf18      	it	ne
 8000732:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000736:	d1d1      	bne.n	80006dc <__aeabi_dmul+0x19c>
 8000738:	ea81 0103 	eor.w	r1, r1, r3
 800073c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000740:	f04f 0000 	mov.w	r0, #0
 8000744:	bd70      	pop	{r4, r5, r6, pc}
 8000746:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800074a:	bf06      	itte	eq
 800074c:	4610      	moveq	r0, r2
 800074e:	4619      	moveq	r1, r3
 8000750:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000754:	d019      	beq.n	800078a <__aeabi_dmul+0x24a>
 8000756:	ea94 0f0c 	teq	r4, ip
 800075a:	d102      	bne.n	8000762 <__aeabi_dmul+0x222>
 800075c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000760:	d113      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000762:	ea95 0f0c 	teq	r5, ip
 8000766:	d105      	bne.n	8000774 <__aeabi_dmul+0x234>
 8000768:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800076c:	bf1c      	itt	ne
 800076e:	4610      	movne	r0, r2
 8000770:	4619      	movne	r1, r3
 8000772:	d10a      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000774:	ea81 0103 	eor.w	r1, r1, r3
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000780:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000784:	f04f 0000 	mov.w	r0, #0
 8000788:	bd70      	pop	{r4, r5, r6, pc}
 800078a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800078e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000792:	bd70      	pop	{r4, r5, r6, pc}

08000794 <__aeabi_ddiv>:
 8000794:	b570      	push	{r4, r5, r6, lr}
 8000796:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800079a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800079e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007a2:	bf1d      	ittte	ne
 80007a4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007a8:	ea94 0f0c 	teqne	r4, ip
 80007ac:	ea95 0f0c 	teqne	r5, ip
 80007b0:	f000 f8a7 	bleq	8000902 <__aeabi_ddiv+0x16e>
 80007b4:	eba4 0405 	sub.w	r4, r4, r5
 80007b8:	ea81 0e03 	eor.w	lr, r1, r3
 80007bc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007c0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007c4:	f000 8088 	beq.w	80008d8 <__aeabi_ddiv+0x144>
 80007c8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007cc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007d0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007d4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007d8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007dc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007e0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007e4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007e8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007ec:	429d      	cmp	r5, r3
 80007ee:	bf08      	it	eq
 80007f0:	4296      	cmpeq	r6, r2
 80007f2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007f6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80007fa:	d202      	bcs.n	8000802 <__aeabi_ddiv+0x6e>
 80007fc:	085b      	lsrs	r3, r3, #1
 80007fe:	ea4f 0232 	mov.w	r2, r2, rrx
 8000802:	1ab6      	subs	r6, r6, r2
 8000804:	eb65 0503 	sbc.w	r5, r5, r3
 8000808:	085b      	lsrs	r3, r3, #1
 800080a:	ea4f 0232 	mov.w	r2, r2, rrx
 800080e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000812:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000816:	ebb6 0e02 	subs.w	lr, r6, r2
 800081a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800081e:	bf22      	ittt	cs
 8000820:	1ab6      	subcs	r6, r6, r2
 8000822:	4675      	movcs	r5, lr
 8000824:	ea40 000c 	orrcs.w	r0, r0, ip
 8000828:	085b      	lsrs	r3, r3, #1
 800082a:	ea4f 0232 	mov.w	r2, r2, rrx
 800082e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000832:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000836:	bf22      	ittt	cs
 8000838:	1ab6      	subcs	r6, r6, r2
 800083a:	4675      	movcs	r5, lr
 800083c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000840:	085b      	lsrs	r3, r3, #1
 8000842:	ea4f 0232 	mov.w	r2, r2, rrx
 8000846:	ebb6 0e02 	subs.w	lr, r6, r2
 800084a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800084e:	bf22      	ittt	cs
 8000850:	1ab6      	subcs	r6, r6, r2
 8000852:	4675      	movcs	r5, lr
 8000854:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000862:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000866:	bf22      	ittt	cs
 8000868:	1ab6      	subcs	r6, r6, r2
 800086a:	4675      	movcs	r5, lr
 800086c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000870:	ea55 0e06 	orrs.w	lr, r5, r6
 8000874:	d018      	beq.n	80008a8 <__aeabi_ddiv+0x114>
 8000876:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800087a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800087e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000882:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000886:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800088a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800088e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000892:	d1c0      	bne.n	8000816 <__aeabi_ddiv+0x82>
 8000894:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000898:	d10b      	bne.n	80008b2 <__aeabi_ddiv+0x11e>
 800089a:	ea41 0100 	orr.w	r1, r1, r0
 800089e:	f04f 0000 	mov.w	r0, #0
 80008a2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008a6:	e7b6      	b.n	8000816 <__aeabi_ddiv+0x82>
 80008a8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008ac:	bf04      	itt	eq
 80008ae:	4301      	orreq	r1, r0
 80008b0:	2000      	moveq	r0, #0
 80008b2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008b6:	bf88      	it	hi
 80008b8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008bc:	f63f aeaf 	bhi.w	800061e <__aeabi_dmul+0xde>
 80008c0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008c4:	bf04      	itt	eq
 80008c6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008ca:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008ce:	f150 0000 	adcs.w	r0, r0, #0
 80008d2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008d6:	bd70      	pop	{r4, r5, r6, pc}
 80008d8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008dc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008e0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008e4:	bfc2      	ittt	gt
 80008e6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008ea:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008ee:	bd70      	popgt	{r4, r5, r6, pc}
 80008f0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008f4:	f04f 0e00 	mov.w	lr, #0
 80008f8:	3c01      	subs	r4, #1
 80008fa:	e690      	b.n	800061e <__aeabi_dmul+0xde>
 80008fc:	ea45 0e06 	orr.w	lr, r5, r6
 8000900:	e68d      	b.n	800061e <__aeabi_dmul+0xde>
 8000902:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000906:	ea94 0f0c 	teq	r4, ip
 800090a:	bf08      	it	eq
 800090c:	ea95 0f0c 	teqeq	r5, ip
 8000910:	f43f af3b 	beq.w	800078a <__aeabi_dmul+0x24a>
 8000914:	ea94 0f0c 	teq	r4, ip
 8000918:	d10a      	bne.n	8000930 <__aeabi_ddiv+0x19c>
 800091a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800091e:	f47f af34 	bne.w	800078a <__aeabi_dmul+0x24a>
 8000922:	ea95 0f0c 	teq	r5, ip
 8000926:	f47f af25 	bne.w	8000774 <__aeabi_dmul+0x234>
 800092a:	4610      	mov	r0, r2
 800092c:	4619      	mov	r1, r3
 800092e:	e72c      	b.n	800078a <__aeabi_dmul+0x24a>
 8000930:	ea95 0f0c 	teq	r5, ip
 8000934:	d106      	bne.n	8000944 <__aeabi_ddiv+0x1b0>
 8000936:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800093a:	f43f aefd 	beq.w	8000738 <__aeabi_dmul+0x1f8>
 800093e:	4610      	mov	r0, r2
 8000940:	4619      	mov	r1, r3
 8000942:	e722      	b.n	800078a <__aeabi_dmul+0x24a>
 8000944:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000948:	bf18      	it	ne
 800094a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800094e:	f47f aec5 	bne.w	80006dc <__aeabi_dmul+0x19c>
 8000952:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000956:	f47f af0d 	bne.w	8000774 <__aeabi_dmul+0x234>
 800095a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800095e:	f47f aeeb 	bne.w	8000738 <__aeabi_dmul+0x1f8>
 8000962:	e712      	b.n	800078a <__aeabi_dmul+0x24a>

08000964 <__gedf2>:
 8000964:	f04f 3cff 	mov.w	ip, #4294967295
 8000968:	e006      	b.n	8000978 <__cmpdf2+0x4>
 800096a:	bf00      	nop

0800096c <__ledf2>:
 800096c:	f04f 0c01 	mov.w	ip, #1
 8000970:	e002      	b.n	8000978 <__cmpdf2+0x4>
 8000972:	bf00      	nop

08000974 <__cmpdf2>:
 8000974:	f04f 0c01 	mov.w	ip, #1
 8000978:	f84d cd04 	str.w	ip, [sp, #-4]!
 800097c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000980:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000984:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000988:	bf18      	it	ne
 800098a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800098e:	d01b      	beq.n	80009c8 <__cmpdf2+0x54>
 8000990:	b001      	add	sp, #4
 8000992:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000996:	bf0c      	ite	eq
 8000998:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 800099c:	ea91 0f03 	teqne	r1, r3
 80009a0:	bf02      	ittt	eq
 80009a2:	ea90 0f02 	teqeq	r0, r2
 80009a6:	2000      	moveq	r0, #0
 80009a8:	4770      	bxeq	lr
 80009aa:	f110 0f00 	cmn.w	r0, #0
 80009ae:	ea91 0f03 	teq	r1, r3
 80009b2:	bf58      	it	pl
 80009b4:	4299      	cmppl	r1, r3
 80009b6:	bf08      	it	eq
 80009b8:	4290      	cmpeq	r0, r2
 80009ba:	bf2c      	ite	cs
 80009bc:	17d8      	asrcs	r0, r3, #31
 80009be:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009c2:	f040 0001 	orr.w	r0, r0, #1
 80009c6:	4770      	bx	lr
 80009c8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009cc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009d0:	d102      	bne.n	80009d8 <__cmpdf2+0x64>
 80009d2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009d6:	d107      	bne.n	80009e8 <__cmpdf2+0x74>
 80009d8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e0:	d1d6      	bne.n	8000990 <__cmpdf2+0x1c>
 80009e2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009e6:	d0d3      	beq.n	8000990 <__cmpdf2+0x1c>
 80009e8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009ec:	4770      	bx	lr
 80009ee:	bf00      	nop

080009f0 <__aeabi_cdrcmple>:
 80009f0:	4684      	mov	ip, r0
 80009f2:	4610      	mov	r0, r2
 80009f4:	4662      	mov	r2, ip
 80009f6:	468c      	mov	ip, r1
 80009f8:	4619      	mov	r1, r3
 80009fa:	4663      	mov	r3, ip
 80009fc:	e000      	b.n	8000a00 <__aeabi_cdcmpeq>
 80009fe:	bf00      	nop

08000a00 <__aeabi_cdcmpeq>:
 8000a00:	b501      	push	{r0, lr}
 8000a02:	f7ff ffb7 	bl	8000974 <__cmpdf2>
 8000a06:	2800      	cmp	r0, #0
 8000a08:	bf48      	it	mi
 8000a0a:	f110 0f00 	cmnmi.w	r0, #0
 8000a0e:	bd01      	pop	{r0, pc}

08000a10 <__aeabi_dcmpeq>:
 8000a10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a14:	f7ff fff4 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a18:	bf0c      	ite	eq
 8000a1a:	2001      	moveq	r0, #1
 8000a1c:	2000      	movne	r0, #0
 8000a1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a22:	bf00      	nop

08000a24 <__aeabi_dcmplt>:
 8000a24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a28:	f7ff ffea 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a2c:	bf34      	ite	cc
 8000a2e:	2001      	movcc	r0, #1
 8000a30:	2000      	movcs	r0, #0
 8000a32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a36:	bf00      	nop

08000a38 <__aeabi_dcmple>:
 8000a38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a3c:	f7ff ffe0 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a40:	bf94      	ite	ls
 8000a42:	2001      	movls	r0, #1
 8000a44:	2000      	movhi	r0, #0
 8000a46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a4a:	bf00      	nop

08000a4c <__aeabi_dcmpge>:
 8000a4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a50:	f7ff ffce 	bl	80009f0 <__aeabi_cdrcmple>
 8000a54:	bf94      	ite	ls
 8000a56:	2001      	movls	r0, #1
 8000a58:	2000      	movhi	r0, #0
 8000a5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5e:	bf00      	nop

08000a60 <__aeabi_dcmpgt>:
 8000a60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a64:	f7ff ffc4 	bl	80009f0 <__aeabi_cdrcmple>
 8000a68:	bf34      	ite	cc
 8000a6a:	2001      	movcc	r0, #1
 8000a6c:	2000      	movcs	r0, #0
 8000a6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a72:	bf00      	nop

08000a74 <__aeabi_d2iz>:
 8000a74:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a78:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a7c:	d215      	bcs.n	8000aaa <__aeabi_d2iz+0x36>
 8000a7e:	d511      	bpl.n	8000aa4 <__aeabi_d2iz+0x30>
 8000a80:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a84:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a88:	d912      	bls.n	8000ab0 <__aeabi_d2iz+0x3c>
 8000a8a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a8e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a92:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a96:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a9a:	fa23 f002 	lsr.w	r0, r3, r2
 8000a9e:	bf18      	it	ne
 8000aa0:	4240      	negne	r0, r0
 8000aa2:	4770      	bx	lr
 8000aa4:	f04f 0000 	mov.w	r0, #0
 8000aa8:	4770      	bx	lr
 8000aaa:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aae:	d105      	bne.n	8000abc <__aeabi_d2iz+0x48>
 8000ab0:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ab4:	bf08      	it	eq
 8000ab6:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000aba:	4770      	bx	lr
 8000abc:	f04f 0000 	mov.w	r0, #0
 8000ac0:	4770      	bx	lr
 8000ac2:	bf00      	nop

08000ac4 <__aeabi_d2uiz>:
 8000ac4:	004a      	lsls	r2, r1, #1
 8000ac6:	d211      	bcs.n	8000aec <__aeabi_d2uiz+0x28>
 8000ac8:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000acc:	d211      	bcs.n	8000af2 <__aeabi_d2uiz+0x2e>
 8000ace:	d50d      	bpl.n	8000aec <__aeabi_d2uiz+0x28>
 8000ad0:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ad4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ad8:	d40e      	bmi.n	8000af8 <__aeabi_d2uiz+0x34>
 8000ada:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ade:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ae2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ae6:	fa23 f002 	lsr.w	r0, r3, r2
 8000aea:	4770      	bx	lr
 8000aec:	f04f 0000 	mov.w	r0, #0
 8000af0:	4770      	bx	lr
 8000af2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000af6:	d102      	bne.n	8000afe <__aeabi_d2uiz+0x3a>
 8000af8:	f04f 30ff 	mov.w	r0, #4294967295
 8000afc:	4770      	bx	lr
 8000afe:	f04f 0000 	mov.w	r0, #0
 8000b02:	4770      	bx	lr
 8000b04:	0000      	movs	r0, r0
	...

08000b08 <_ZN8Feedback18current_speed_calcEv>:
double Feedback::integral_diff = 0;
double Feedback::PID_pwm  = 0;
uint16_t Feedback::current_speed  = 0;

uint16_t Feedback::current_speed_calc()
{
 8000b08:	b580      	push	{r7, lr}
 8000b0a:	b086      	sub	sp, #24
 8000b0c:	af00      	add	r7, sp, #0
 8000b0e:	6078      	str	r0, [r7, #4]
	if( Encoder::pulse_cnt == 0 )
 8000b10:	4b29      	ldr	r3, [pc, #164]	; (8000bb8 <_ZN8Feedback18current_speed_calcEv+0xb0>)
 8000b12:	681b      	ldr	r3, [r3, #0]
 8000b14:	2b00      	cmp	r3, #0
 8000b16:	d10f      	bne.n	8000b38 <_ZN8Feedback18current_speed_calcEv+0x30>
	{
		PWM* pwm = new PWM();
 8000b18:	2001      	movs	r0, #1
 8000b1a:	f005 f8af 	bl	8005c7c <_Znwj>
 8000b1e:	4603      	mov	r3, r0
 8000b20:	613b      	str	r3, [r7, #16]
		pwm -> disable_PID();
 8000b22:	6938      	ldr	r0, [r7, #16]
 8000b24:	f000 ff80 	bl	8001a28 <_ZN3PWM11disable_PIDEv>
		delete pwm;
 8000b28:	693b      	ldr	r3, [r7, #16]
 8000b2a:	2b00      	cmp	r3, #0
 8000b2c:	d013      	beq.n	8000b56 <_ZN8Feedback18current_speed_calcEv+0x4e>
 8000b2e:	2101      	movs	r1, #1
 8000b30:	4618      	mov	r0, r3
 8000b32:	f005 f8a1 	bl	8005c78 <_ZdlPvj>
 8000b36:	e00e      	b.n	8000b56 <_ZN8Feedback18current_speed_calcEv+0x4e>
	}
	else
	{
		PWM* pwm = new PWM();
 8000b38:	2001      	movs	r0, #1
 8000b3a:	f005 f89f 	bl	8005c7c <_Znwj>
 8000b3e:	4603      	mov	r3, r0
 8000b40:	617b      	str	r3, [r7, #20]
		pwm -> enable_PID();
 8000b42:	6978      	ldr	r0, [r7, #20]
 8000b44:	f000 ff80 	bl	8001a48 <_ZN3PWM10enable_PIDEv>
		delete pwm;
 8000b48:	697b      	ldr	r3, [r7, #20]
 8000b4a:	2b00      	cmp	r3, #0
 8000b4c:	d003      	beq.n	8000b56 <_ZN8Feedback18current_speed_calcEv+0x4e>
 8000b4e:	2101      	movs	r1, #1
 8000b50:	4618      	mov	r0, r3
 8000b52:	f005 f891 	bl	8005c78 <_ZdlPvj>
	}

	uint16_t current_speed = RADIUS * 2 * M_PI * abs( Encoder::pulse_cnt ) / ( PPR * DT );
 8000b56:	4b18      	ldr	r3, [pc, #96]	; (8000bb8 <_ZN8Feedback18current_speed_calcEv+0xb0>)
 8000b58:	681b      	ldr	r3, [r3, #0]
 8000b5a:	2b00      	cmp	r3, #0
 8000b5c:	bfb8      	it	lt
 8000b5e:	425b      	neglt	r3, r3
 8000b60:	4618      	mov	r0, r3
 8000b62:	f7ff fc83 	bl	800046c <__aeabi_i2d>
 8000b66:	a310      	add	r3, pc, #64	; (adr r3, 8000ba8 <_ZN8Feedback18current_speed_calcEv+0xa0>)
 8000b68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000b6c:	f7ff fce8 	bl	8000540 <__aeabi_dmul>
 8000b70:	4602      	mov	r2, r0
 8000b72:	460b      	mov	r3, r1
 8000b74:	4610      	mov	r0, r2
 8000b76:	4619      	mov	r1, r3
 8000b78:	a30d      	add	r3, pc, #52	; (adr r3, 8000bb0 <_ZN8Feedback18current_speed_calcEv+0xa8>)
 8000b7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000b7e:	f7ff fe09 	bl	8000794 <__aeabi_ddiv>
 8000b82:	4602      	mov	r2, r0
 8000b84:	460b      	mov	r3, r1
 8000b86:	4610      	mov	r0, r2
 8000b88:	4619      	mov	r1, r3
 8000b8a:	f7ff ff9b 	bl	8000ac4 <__aeabi_d2uiz>
 8000b8e:	4603      	mov	r3, r0
 8000b90:	81fb      	strh	r3, [r7, #14]
	Encoder::pulse_cnt = 0;
 8000b92:	4b09      	ldr	r3, [pc, #36]	; (8000bb8 <_ZN8Feedback18current_speed_calcEv+0xb0>)
 8000b94:	2200      	movs	r2, #0
 8000b96:	601a      	str	r2, [r3, #0]
	return current_speed;
 8000b98:	89fb      	ldrh	r3, [r7, #14]

}
 8000b9a:	4618      	mov	r0, r3
 8000b9c:	3718      	adds	r7, #24
 8000b9e:	46bd      	mov	sp, r7
 8000ba0:	bd80      	pop	{r7, pc}
 8000ba2:	bf00      	nop
 8000ba4:	f3af 8000 	nop.w
 8000ba8:	1870fdb2 	.word	0x1870fdb2
 8000bac:	40750268 	.word	0x40750268
 8000bb0:	47ae147b 	.word	0x47ae147b
 8000bb4:	40547ae1 	.word	0x40547ae1
 8000bb8:	200000bc 	.word	0x200000bc
 8000bbc:	00000000 	.word	0x00000000

08000bc0 <_ZN8Feedback11PID_controlEt>:
}



double Feedback::PID_control(uint16_t current_speed)
{
 8000bc0:	b5b0      	push	{r4, r5, r7, lr}
 8000bc2:	b084      	sub	sp, #16
 8000bc4:	af00      	add	r7, sp, #0
 8000bc6:	6078      	str	r0, [r7, #4]
 8000bc8:	460b      	mov	r3, r1
 8000bca:	807b      	strh	r3, [r7, #2]

	uint16_t target_speed = (uint16_t)( ( Rxdata[2] << 8 ) | ( Rxdata[3] ) );
 8000bcc:	4b46      	ldr	r3, [pc, #280]	; (8000ce8 <_ZN8Feedback11PID_controlEt+0x128>)
 8000bce:	789b      	ldrb	r3, [r3, #2]
 8000bd0:	021b      	lsls	r3, r3, #8
 8000bd2:	b21a      	sxth	r2, r3
 8000bd4:	4b44      	ldr	r3, [pc, #272]	; (8000ce8 <_ZN8Feedback11PID_controlEt+0x128>)
 8000bd6:	78db      	ldrb	r3, [r3, #3]
 8000bd8:	b21b      	sxth	r3, r3
 8000bda:	4313      	orrs	r3, r2
 8000bdc:	b21b      	sxth	r3, r3
 8000bde:	81fb      	strh	r3, [r7, #14]

	if( !( 100 > abs(target_speed - current_speed)) )
 8000be0:	89fa      	ldrh	r2, [r7, #14]
 8000be2:	887b      	ldrh	r3, [r7, #2]
 8000be4:	1ad3      	subs	r3, r2, r3
 8000be6:	2b00      	cmp	r3, #0
 8000be8:	bfb8      	it	lt
 8000bea:	425b      	neglt	r3, r3
 8000bec:	2b63      	cmp	r3, #99	; 0x63
 8000bee:	dd3f      	ble.n	8000c70 <_ZN8Feedback11PID_controlEt+0xb0>
		this -> PID_pwm = Kp * this -> P_control(target_speed, current_speed) + Ki * this -> I_control(target_speed, current_speed) - Kd * this -> D_control(current_speed, target_speed);
 8000bf0:	887a      	ldrh	r2, [r7, #2]
 8000bf2:	89fb      	ldrh	r3, [r7, #14]
 8000bf4:	4619      	mov	r1, r3
 8000bf6:	6878      	ldr	r0, [r7, #4]
 8000bf8:	f000 f87e 	bl	8000cf8 <_ZN8Feedback9P_controlEtt>
 8000bfc:	ec51 0b10 	vmov	r0, r1, d0
 8000c00:	a333      	add	r3, pc, #204	; (adr r3, 8000cd0 <_ZN8Feedback11PID_controlEt+0x110>)
 8000c02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000c06:	f7ff fc9b 	bl	8000540 <__aeabi_dmul>
 8000c0a:	4602      	mov	r2, r0
 8000c0c:	460b      	mov	r3, r1
 8000c0e:	4614      	mov	r4, r2
 8000c10:	461d      	mov	r5, r3
 8000c12:	887a      	ldrh	r2, [r7, #2]
 8000c14:	89fb      	ldrh	r3, [r7, #14]
 8000c16:	4619      	mov	r1, r3
 8000c18:	6878      	ldr	r0, [r7, #4]
 8000c1a:	f000 f891 	bl	8000d40 <_ZN8Feedback9I_controlEtt>
 8000c1e:	ec51 0b10 	vmov	r0, r1, d0
 8000c22:	a32d      	add	r3, pc, #180	; (adr r3, 8000cd8 <_ZN8Feedback11PID_controlEt+0x118>)
 8000c24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000c28:	f7ff fc8a 	bl	8000540 <__aeabi_dmul>
 8000c2c:	4602      	mov	r2, r0
 8000c2e:	460b      	mov	r3, r1
 8000c30:	4620      	mov	r0, r4
 8000c32:	4629      	mov	r1, r5
 8000c34:	f7ff face 	bl	80001d4 <__adddf3>
 8000c38:	4602      	mov	r2, r0
 8000c3a:	460b      	mov	r3, r1
 8000c3c:	4614      	mov	r4, r2
 8000c3e:	461d      	mov	r5, r3
 8000c40:	89fa      	ldrh	r2, [r7, #14]
 8000c42:	887b      	ldrh	r3, [r7, #2]
 8000c44:	4619      	mov	r1, r3
 8000c46:	6878      	ldr	r0, [r7, #4]
 8000c48:	f000 f91a 	bl	8000e80 <_ZN8Feedback9D_controlEtt>
 8000c4c:	ec51 0b10 	vmov	r0, r1, d0
 8000c50:	a323      	add	r3, pc, #140	; (adr r3, 8000ce0 <_ZN8Feedback11PID_controlEt+0x120>)
 8000c52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000c56:	f7ff fc73 	bl	8000540 <__aeabi_dmul>
 8000c5a:	4602      	mov	r2, r0
 8000c5c:	460b      	mov	r3, r1
 8000c5e:	4620      	mov	r0, r4
 8000c60:	4629      	mov	r1, r5
 8000c62:	f7ff fab5 	bl	80001d0 <__aeabi_dsub>
 8000c66:	4602      	mov	r2, r0
 8000c68:	460b      	mov	r3, r1
 8000c6a:	4920      	ldr	r1, [pc, #128]	; (8000cec <_ZN8Feedback11PID_controlEt+0x12c>)
 8000c6c:	e9c1 2300 	strd	r2, r3, [r1]

	if( PID_pwm >= 30 )
 8000c70:	4b1e      	ldr	r3, [pc, #120]	; (8000cec <_ZN8Feedback11PID_controlEt+0x12c>)
 8000c72:	e9d3 0100 	ldrd	r0, r1, [r3]
 8000c76:	f04f 0200 	mov.w	r2, #0
 8000c7a:	4b1d      	ldr	r3, [pc, #116]	; (8000cf0 <_ZN8Feedback11PID_controlEt+0x130>)
 8000c7c:	f7ff fee6 	bl	8000a4c <__aeabi_dcmpge>
 8000c80:	4603      	mov	r3, r0
 8000c82:	2b00      	cmp	r3, #0
 8000c84:	d005      	beq.n	8000c92 <_ZN8Feedback11PID_controlEt+0xd2>
		PID_pwm = 30;
 8000c86:	4919      	ldr	r1, [pc, #100]	; (8000cec <_ZN8Feedback11PID_controlEt+0x12c>)
 8000c88:	f04f 0200 	mov.w	r2, #0
 8000c8c:	4b18      	ldr	r3, [pc, #96]	; (8000cf0 <_ZN8Feedback11PID_controlEt+0x130>)
 8000c8e:	e9c1 2300 	strd	r2, r3, [r1]
	if( PID_pwm <= -30 )
 8000c92:	4b16      	ldr	r3, [pc, #88]	; (8000cec <_ZN8Feedback11PID_controlEt+0x12c>)
 8000c94:	e9d3 0100 	ldrd	r0, r1, [r3]
 8000c98:	f04f 0200 	mov.w	r2, #0
 8000c9c:	4b15      	ldr	r3, [pc, #84]	; (8000cf4 <_ZN8Feedback11PID_controlEt+0x134>)
 8000c9e:	f7ff fecb 	bl	8000a38 <__aeabi_dcmple>
 8000ca2:	4603      	mov	r3, r0
 8000ca4:	2b00      	cmp	r3, #0
 8000ca6:	d005      	beq.n	8000cb4 <_ZN8Feedback11PID_controlEt+0xf4>
		PID_pwm = -30;
 8000ca8:	4910      	ldr	r1, [pc, #64]	; (8000cec <_ZN8Feedback11PID_controlEt+0x12c>)
 8000caa:	f04f 0200 	mov.w	r2, #0
 8000cae:	4b11      	ldr	r3, [pc, #68]	; (8000cf4 <_ZN8Feedback11PID_controlEt+0x134>)
 8000cb0:	e9c1 2300 	strd	r2, r3, [r1]

	return this -> PID_pwm;
 8000cb4:	4b0d      	ldr	r3, [pc, #52]	; (8000cec <_ZN8Feedback11PID_controlEt+0x12c>)
 8000cb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000cba:	ec43 2b17 	vmov	d7, r2, r3
}
 8000cbe:	eeb0 0a47 	vmov.f32	s0, s14
 8000cc2:	eef0 0a67 	vmov.f32	s1, s15
 8000cc6:	3710      	adds	r7, #16
 8000cc8:	46bd      	mov	sp, r7
 8000cca:	bdb0      	pop	{r4, r5, r7, pc}
 8000ccc:	f3af 8000 	nop.w
 8000cd0:	9999999a 	.word	0x9999999a
 8000cd4:	3fa99999 	.word	0x3fa99999
 8000cd8:	9999999a 	.word	0x9999999a
 8000cdc:	3fe99999 	.word	0x3fe99999
 8000ce0:	47ae147b 	.word	0x47ae147b
 8000ce4:	3fa47ae1 	.word	0x3fa47ae1
 8000ce8:	200001dc 	.word	0x200001dc
 8000cec:	200000a0 	.word	0x200000a0
 8000cf0:	403e0000 	.word	0x403e0000
 8000cf4:	c03e0000 	.word	0xc03e0000

08000cf8 <_ZN8Feedback9P_controlEtt>:



double Feedback::P_control(uint16_t target_speed, uint16_t current_speed )
{
 8000cf8:	b5b0      	push	{r4, r5, r7, lr}
 8000cfa:	b082      	sub	sp, #8
 8000cfc:	af00      	add	r7, sp, #0
 8000cfe:	6078      	str	r0, [r7, #4]
 8000d00:	460b      	mov	r3, r1
 8000d02:	807b      	strh	r3, [r7, #2]
 8000d04:	4613      	mov	r3, r2
 8000d06:	803b      	strh	r3, [r7, #0]
	return ( double )target_speed - ( double )current_speed;
 8000d08:	887b      	ldrh	r3, [r7, #2]
 8000d0a:	4618      	mov	r0, r3
 8000d0c:	f7ff fb9e 	bl	800044c <__aeabi_ui2d>
 8000d10:	4604      	mov	r4, r0
 8000d12:	460d      	mov	r5, r1
 8000d14:	883b      	ldrh	r3, [r7, #0]
 8000d16:	4618      	mov	r0, r3
 8000d18:	f7ff fb98 	bl	800044c <__aeabi_ui2d>
 8000d1c:	4602      	mov	r2, r0
 8000d1e:	460b      	mov	r3, r1
 8000d20:	4620      	mov	r0, r4
 8000d22:	4629      	mov	r1, r5
 8000d24:	f7ff fa54 	bl	80001d0 <__aeabi_dsub>
 8000d28:	4602      	mov	r2, r0
 8000d2a:	460b      	mov	r3, r1
 8000d2c:	ec43 2b17 	vmov	d7, r2, r3

}
 8000d30:	eeb0 0a47 	vmov.f32	s0, s14
 8000d34:	eef0 0a67 	vmov.f32	s1, s15
 8000d38:	3708      	adds	r7, #8
 8000d3a:	46bd      	mov	sp, r7
 8000d3c:	bdb0      	pop	{r4, r5, r7, pc}
	...

08000d40 <_ZN8Feedback9I_controlEtt>:

double Feedback::I_control(uint16_t target_speed, uint16_t current_speed)
{
 8000d40:	b5b0      	push	{r4, r5, r7, lr}
 8000d42:	b082      	sub	sp, #8
 8000d44:	af00      	add	r7, sp, #0
 8000d46:	6078      	str	r0, [r7, #4]
 8000d48:	460b      	mov	r3, r1
 8000d4a:	807b      	strh	r3, [r7, #2]
 8000d4c:	4613      	mov	r3, r2
 8000d4e:	803b      	strh	r3, [r7, #0]

	static int old_diff = 0;
	this -> integral_diff += ( ( double )(target_speed - current_speed) + old_diff ) / 2 * DT;
 8000d50:	887a      	ldrh	r2, [r7, #2]
 8000d52:	883b      	ldrh	r3, [r7, #0]
 8000d54:	1ad3      	subs	r3, r2, r3
 8000d56:	4618      	mov	r0, r3
 8000d58:	f7ff fb88 	bl	800046c <__aeabi_i2d>
 8000d5c:	4604      	mov	r4, r0
 8000d5e:	460d      	mov	r5, r1
 8000d60:	4b43      	ldr	r3, [pc, #268]	; (8000e70 <_ZN8Feedback9I_controlEtt+0x130>)
 8000d62:	681b      	ldr	r3, [r3, #0]
 8000d64:	4618      	mov	r0, r3
 8000d66:	f7ff fb81 	bl	800046c <__aeabi_i2d>
 8000d6a:	4602      	mov	r2, r0
 8000d6c:	460b      	mov	r3, r1
 8000d6e:	4620      	mov	r0, r4
 8000d70:	4629      	mov	r1, r5
 8000d72:	f7ff fa2f 	bl	80001d4 <__adddf3>
 8000d76:	4602      	mov	r2, r0
 8000d78:	460b      	mov	r3, r1
 8000d7a:	4610      	mov	r0, r2
 8000d7c:	4619      	mov	r1, r3
 8000d7e:	f04f 0200 	mov.w	r2, #0
 8000d82:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000d86:	f7ff fd05 	bl	8000794 <__aeabi_ddiv>
 8000d8a:	4602      	mov	r2, r0
 8000d8c:	460b      	mov	r3, r1
 8000d8e:	4610      	mov	r0, r2
 8000d90:	4619      	mov	r1, r3
 8000d92:	a335      	add	r3, pc, #212	; (adr r3, 8000e68 <_ZN8Feedback9I_controlEtt+0x128>)
 8000d94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000d98:	f7ff fbd2 	bl	8000540 <__aeabi_dmul>
 8000d9c:	4602      	mov	r2, r0
 8000d9e:	460b      	mov	r3, r1
 8000da0:	4610      	mov	r0, r2
 8000da2:	4619      	mov	r1, r3
 8000da4:	4b33      	ldr	r3, [pc, #204]	; (8000e74 <_ZN8Feedback9I_controlEtt+0x134>)
 8000da6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000daa:	f7ff fa13 	bl	80001d4 <__adddf3>
 8000dae:	4602      	mov	r2, r0
 8000db0:	460b      	mov	r3, r1
 8000db2:	4930      	ldr	r1, [pc, #192]	; (8000e74 <_ZN8Feedback9I_controlEtt+0x134>)
 8000db4:	e9c1 2300 	strd	r2, r3, [r1]

	if( this -> integral_diff >= 25 )
 8000db8:	4b2e      	ldr	r3, [pc, #184]	; (8000e74 <_ZN8Feedback9I_controlEtt+0x134>)
 8000dba:	e9d3 0100 	ldrd	r0, r1, [r3]
 8000dbe:	f04f 0200 	mov.w	r2, #0
 8000dc2:	4b2d      	ldr	r3, [pc, #180]	; (8000e78 <_ZN8Feedback9I_controlEtt+0x138>)
 8000dc4:	f7ff fe42 	bl	8000a4c <__aeabi_dcmpge>
 8000dc8:	4603      	mov	r3, r0
 8000dca:	2b00      	cmp	r3, #0
 8000dcc:	d006      	beq.n	8000ddc <_ZN8Feedback9I_controlEtt+0x9c>
		this -> integral_diff = 25;
 8000dce:	4929      	ldr	r1, [pc, #164]	; (8000e74 <_ZN8Feedback9I_controlEtt+0x134>)
 8000dd0:	f04f 0200 	mov.w	r2, #0
 8000dd4:	4b28      	ldr	r3, [pc, #160]	; (8000e78 <_ZN8Feedback9I_controlEtt+0x138>)
 8000dd6:	e9c1 2300 	strd	r2, r3, [r1]
 8000dda:	e010      	b.n	8000dfe <_ZN8Feedback9I_controlEtt+0xbe>
	else if( this -> integral_diff <= -25 )
 8000ddc:	4b25      	ldr	r3, [pc, #148]	; (8000e74 <_ZN8Feedback9I_controlEtt+0x134>)
 8000dde:	e9d3 0100 	ldrd	r0, r1, [r3]
 8000de2:	f04f 0200 	mov.w	r2, #0
 8000de6:	4b25      	ldr	r3, [pc, #148]	; (8000e7c <_ZN8Feedback9I_controlEtt+0x13c>)
 8000de8:	f7ff fe26 	bl	8000a38 <__aeabi_dcmple>
 8000dec:	4603      	mov	r3, r0
 8000dee:	2b00      	cmp	r3, #0
 8000df0:	d005      	beq.n	8000dfe <_ZN8Feedback9I_controlEtt+0xbe>
		this -> integral_diff = -25;
 8000df2:	4920      	ldr	r1, [pc, #128]	; (8000e74 <_ZN8Feedback9I_controlEtt+0x134>)
 8000df4:	f04f 0200 	mov.w	r2, #0
 8000df8:	4b20      	ldr	r3, [pc, #128]	; (8000e7c <_ZN8Feedback9I_controlEtt+0x13c>)
 8000dfa:	e9c1 2300 	strd	r2, r3, [r1]

	if( abs( target_speed - current_speed ) <= 10 )
 8000dfe:	887a      	ldrh	r2, [r7, #2]
 8000e00:	883b      	ldrh	r3, [r7, #0]
 8000e02:	1ad3      	subs	r3, r2, r3
 8000e04:	2b00      	cmp	r3, #0
 8000e06:	bfb8      	it	lt
 8000e08:	425b      	neglt	r3, r3
 8000e0a:	2b0a      	cmp	r3, #10
 8000e0c:	dc06      	bgt.n	8000e1c <_ZN8Feedback9I_controlEtt+0xdc>
		this -> integral_diff = 0;
 8000e0e:	4919      	ldr	r1, [pc, #100]	; (8000e74 <_ZN8Feedback9I_controlEtt+0x134>)
 8000e10:	f04f 0200 	mov.w	r2, #0
 8000e14:	f04f 0300 	mov.w	r3, #0
 8000e18:	e9c1 2300 	strd	r2, r3, [r1]


	old_diff = ( double )target_speed - ( double )current_speed;
 8000e1c:	887b      	ldrh	r3, [r7, #2]
 8000e1e:	4618      	mov	r0, r3
 8000e20:	f7ff fb14 	bl	800044c <__aeabi_ui2d>
 8000e24:	4604      	mov	r4, r0
 8000e26:	460d      	mov	r5, r1
 8000e28:	883b      	ldrh	r3, [r7, #0]
 8000e2a:	4618      	mov	r0, r3
 8000e2c:	f7ff fb0e 	bl	800044c <__aeabi_ui2d>
 8000e30:	4602      	mov	r2, r0
 8000e32:	460b      	mov	r3, r1
 8000e34:	4620      	mov	r0, r4
 8000e36:	4629      	mov	r1, r5
 8000e38:	f7ff f9ca 	bl	80001d0 <__aeabi_dsub>
 8000e3c:	4602      	mov	r2, r0
 8000e3e:	460b      	mov	r3, r1
 8000e40:	4610      	mov	r0, r2
 8000e42:	4619      	mov	r1, r3
 8000e44:	f7ff fe16 	bl	8000a74 <__aeabi_d2iz>
 8000e48:	4603      	mov	r3, r0
 8000e4a:	4a09      	ldr	r2, [pc, #36]	; (8000e70 <_ZN8Feedback9I_controlEtt+0x130>)
 8000e4c:	6013      	str	r3, [r2, #0]

	return this -> integral_diff;
 8000e4e:	4b09      	ldr	r3, [pc, #36]	; (8000e74 <_ZN8Feedback9I_controlEtt+0x134>)
 8000e50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000e54:	ec43 2b17 	vmov	d7, r2, r3

}
 8000e58:	eeb0 0a47 	vmov.f32	s0, s14
 8000e5c:	eef0 0a67 	vmov.f32	s1, s15
 8000e60:	3708      	adds	r7, #8
 8000e62:	46bd      	mov	sp, r7
 8000e64:	bdb0      	pop	{r4, r5, r7, pc}
 8000e66:	bf00      	nop
 8000e68:	47ae147b 	.word	0x47ae147b
 8000e6c:	3f847ae1 	.word	0x3f847ae1
 8000e70:	200000ac 	.word	0x200000ac
 8000e74:	20000098 	.word	0x20000098
 8000e78:	40390000 	.word	0x40390000
 8000e7c:	c0390000 	.word	0xc0390000

08000e80 <_ZN8Feedback9D_controlEtt>:



double Feedback::D_control(uint16_t current_speed, uint16_t target_speed)
{
 8000e80:	b5b0      	push	{r4, r5, r7, lr}
 8000e82:	b086      	sub	sp, #24
 8000e84:	af00      	add	r7, sp, #0
 8000e86:	6078      	str	r0, [r7, #4]
 8000e88:	460b      	mov	r3, r1
 8000e8a:	807b      	strh	r3, [r7, #2]
 8000e8c:	4613      	mov	r3, r2
 8000e8e:	803b      	strh	r3, [r7, #0]
	static uint16_t old_speed;
	static int old_speed_diff;
	int diff = ( double )current_speed - ( double )old_speed;
 8000e90:	887b      	ldrh	r3, [r7, #2]
 8000e92:	4618      	mov	r0, r3
 8000e94:	f7ff fada 	bl	800044c <__aeabi_ui2d>
 8000e98:	4604      	mov	r4, r0
 8000e9a:	460d      	mov	r5, r1
 8000e9c:	4b36      	ldr	r3, [pc, #216]	; (8000f78 <_ZN8Feedback9D_controlEtt+0xf8>)
 8000e9e:	881b      	ldrh	r3, [r3, #0]
 8000ea0:	4618      	mov	r0, r3
 8000ea2:	f7ff fad3 	bl	800044c <__aeabi_ui2d>
 8000ea6:	4602      	mov	r2, r0
 8000ea8:	460b      	mov	r3, r1
 8000eaa:	4620      	mov	r0, r4
 8000eac:	4629      	mov	r1, r5
 8000eae:	f7ff f98f 	bl	80001d0 <__aeabi_dsub>
 8000eb2:	4602      	mov	r2, r0
 8000eb4:	460b      	mov	r3, r1
 8000eb6:	4610      	mov	r0, r2
 8000eb8:	4619      	mov	r1, r3
 8000eba:	f7ff fddb 	bl	8000a74 <__aeabi_d2iz>
 8000ebe:	4603      	mov	r3, r0
 8000ec0:	60fb      	str	r3, [r7, #12]

	double differential = ( diff - old_speed_diff ) / DT;
 8000ec2:	4b2e      	ldr	r3, [pc, #184]	; (8000f7c <_ZN8Feedback9D_controlEtt+0xfc>)
 8000ec4:	681b      	ldr	r3, [r3, #0]
 8000ec6:	68fa      	ldr	r2, [r7, #12]
 8000ec8:	1ad3      	subs	r3, r2, r3
 8000eca:	4618      	mov	r0, r3
 8000ecc:	f7ff face 	bl	800046c <__aeabi_i2d>
 8000ed0:	a327      	add	r3, pc, #156	; (adr r3, 8000f70 <_ZN8Feedback9D_controlEtt+0xf0>)
 8000ed2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000ed6:	f7ff fc5d 	bl	8000794 <__aeabi_ddiv>
 8000eda:	4602      	mov	r2, r0
 8000edc:	460b      	mov	r3, r1
 8000ede:	e9c7 2304 	strd	r2, r3, [r7, #16]

	if( differential > 25 )
 8000ee2:	f04f 0200 	mov.w	r2, #0
 8000ee6:	4b26      	ldr	r3, [pc, #152]	; (8000f80 <_ZN8Feedback9D_controlEtt+0x100>)
 8000ee8:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8000eec:	f7ff fdb8 	bl	8000a60 <__aeabi_dcmpgt>
 8000ef0:	4603      	mov	r3, r0
 8000ef2:	2b00      	cmp	r3, #0
 8000ef4:	d004      	beq.n	8000f00 <_ZN8Feedback9D_controlEtt+0x80>
		differential = 25;
 8000ef6:	f04f 0200 	mov.w	r2, #0
 8000efa:	4b21      	ldr	r3, [pc, #132]	; (8000f80 <_ZN8Feedback9D_controlEtt+0x100>)
 8000efc:	e9c7 2304 	strd	r2, r3, [r7, #16]
	if( differential < -25 )
 8000f00:	f04f 0200 	mov.w	r2, #0
 8000f04:	4b1f      	ldr	r3, [pc, #124]	; (8000f84 <_ZN8Feedback9D_controlEtt+0x104>)
 8000f06:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8000f0a:	f7ff fd8b 	bl	8000a24 <__aeabi_dcmplt>
 8000f0e:	4603      	mov	r3, r0
 8000f10:	2b00      	cmp	r3, #0
 8000f12:	d004      	beq.n	8000f1e <_ZN8Feedback9D_controlEtt+0x9e>
		differential = -25;
 8000f14:	f04f 0200 	mov.w	r2, #0
 8000f18:	4b1a      	ldr	r3, [pc, #104]	; (8000f84 <_ZN8Feedback9D_controlEtt+0x104>)
 8000f1a:	e9c7 2304 	strd	r2, r3, [r7, #16]

	old_speed_diff = ( double )current_speed - ( double )old_speed;
 8000f1e:	887b      	ldrh	r3, [r7, #2]
 8000f20:	4618      	mov	r0, r3
 8000f22:	f7ff fa93 	bl	800044c <__aeabi_ui2d>
 8000f26:	4604      	mov	r4, r0
 8000f28:	460d      	mov	r5, r1
 8000f2a:	4b13      	ldr	r3, [pc, #76]	; (8000f78 <_ZN8Feedback9D_controlEtt+0xf8>)
 8000f2c:	881b      	ldrh	r3, [r3, #0]
 8000f2e:	4618      	mov	r0, r3
 8000f30:	f7ff fa8c 	bl	800044c <__aeabi_ui2d>
 8000f34:	4602      	mov	r2, r0
 8000f36:	460b      	mov	r3, r1
 8000f38:	4620      	mov	r0, r4
 8000f3a:	4629      	mov	r1, r5
 8000f3c:	f7ff f948 	bl	80001d0 <__aeabi_dsub>
 8000f40:	4602      	mov	r2, r0
 8000f42:	460b      	mov	r3, r1
 8000f44:	4610      	mov	r0, r2
 8000f46:	4619      	mov	r1, r3
 8000f48:	f7ff fd94 	bl	8000a74 <__aeabi_d2iz>
 8000f4c:	4603      	mov	r3, r0
 8000f4e:	4a0b      	ldr	r2, [pc, #44]	; (8000f7c <_ZN8Feedback9D_controlEtt+0xfc>)
 8000f50:	6013      	str	r3, [r2, #0]
	old_speed = current_speed;
 8000f52:	4a09      	ldr	r2, [pc, #36]	; (8000f78 <_ZN8Feedback9D_controlEtt+0xf8>)
 8000f54:	887b      	ldrh	r3, [r7, #2]
 8000f56:	8013      	strh	r3, [r2, #0]

	return differential;
 8000f58:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8000f5c:	ec43 2b17 	vmov	d7, r2, r3
}
 8000f60:	eeb0 0a47 	vmov.f32	s0, s14
 8000f64:	eef0 0a67 	vmov.f32	s1, s15
 8000f68:	3718      	adds	r7, #24
 8000f6a:	46bd      	mov	sp, r7
 8000f6c:	bdb0      	pop	{r4, r5, r7, pc}
 8000f6e:	bf00      	nop
 8000f70:	47ae147b 	.word	0x47ae147b
 8000f74:	3f847ae1 	.word	0x3f847ae1
 8000f78:	200000b0 	.word	0x200000b0
 8000f7c:	200000b4 	.word	0x200000b4
 8000f80:	40390000 	.word	0x40390000
 8000f84:	c0390000 	.word	0xc0390000

08000f88 <_ZN8Function10outputPWM0Eh>:
#include "main.h"
#include "Function.hpp"
#include "PWM.hpp"

void Function::outputPWM0(uint8_t pwm)
{
 8000f88:	b580      	push	{r7, lr}
 8000f8a:	b08a      	sub	sp, #40	; 0x28
 8000f8c:	af00      	add	r7, sp, #0
 8000f8e:	6078      	str	r0, [r7, #4]
 8000f90:	460b      	mov	r3, r1
 8000f92:	70fb      	strb	r3, [r7, #3]
	static uint8_t old_pwm = 0;

	if( old_pwm != pwm )
 8000f94:	4b1d      	ldr	r3, [pc, #116]	; (800100c <_ZN8Function10outputPWM0Eh+0x84>)
 8000f96:	781b      	ldrb	r3, [r3, #0]
 8000f98:	78fa      	ldrb	r2, [r7, #3]
 8000f9a:	429a      	cmp	r2, r3
 8000f9c:	d02e      	beq.n	8000ffc <_ZN8Function10outputPWM0Eh+0x74>
	{

		TIM_OC_InitTypeDef sConfigOC;
		sConfigOC.Pulse = (uint32_t)((8)*pwm);
 8000f9e:	78fb      	ldrb	r3, [r7, #3]
 8000fa0:	00db      	lsls	r3, r3, #3
 8000fa2:	613b      	str	r3, [r7, #16]

		if( sConfigOC.Pulse >= 799 )
 8000fa4:	693b      	ldr	r3, [r7, #16]
 8000fa6:	f240 321e 	movw	r2, #798	; 0x31e
 8000faa:	4293      	cmp	r3, r2
 8000fac:	d903      	bls.n	8000fb6 <_ZN8Function10outputPWM0Eh+0x2e>
			sConfigOC.Pulse = 799;
 8000fae:	f240 331f 	movw	r3, #799	; 0x31f
 8000fb2:	613b      	str	r3, [r7, #16]
 8000fb4:	e004      	b.n	8000fc0 <_ZN8Function10outputPWM0Eh+0x38>
		else if ( sConfigOC.Pulse <= 0 )
 8000fb6:	693b      	ldr	r3, [r7, #16]
 8000fb8:	2b00      	cmp	r3, #0
 8000fba:	d101      	bne.n	8000fc0 <_ZN8Function10outputPWM0Eh+0x38>
			sConfigOC.Pulse = 0;
 8000fbc:	2300      	movs	r3, #0
 8000fbe:	613b      	str	r3, [r7, #16]



		sConfigOC.OCMode = TIM_OCMODE_ASSYMETRIC_PWM1;
 8000fc0:	4b13      	ldr	r3, [pc, #76]	; (8001010 <_ZN8Function10outputPWM0Eh+0x88>)
 8000fc2:	60fb      	str	r3, [r7, #12]
		sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000fc4:	2300      	movs	r3, #0
 8000fc6:	617b      	str	r3, [r7, #20]
		sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000fc8:	2300      	movs	r3, #0
 8000fca:	61bb      	str	r3, [r7, #24]
		sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000fcc:	2300      	movs	r3, #0
 8000fce:	61fb      	str	r3, [r7, #28]
		sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000fd0:	2300      	movs	r3, #0
 8000fd2:	623b      	str	r3, [r7, #32]
		sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000fd4:	2300      	movs	r3, #0
 8000fd6:	627b      	str	r3, [r7, #36]	; 0x24

		HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2);
 8000fd8:	f107 030c 	add.w	r3, r7, #12
 8000fdc:	2204      	movs	r2, #4
 8000fde:	4619      	mov	r1, r3
 8000fe0:	480c      	ldr	r0, [pc, #48]	; (8001014 <_ZN8Function10outputPWM0Eh+0x8c>)
 8000fe2:	f003 f8e7 	bl	80041b4 <HAL_TIM_PWM_ConfigChannel>

		HAL_TIM_PWM_Init(&htim1);
 8000fe6:	480b      	ldr	r0, [pc, #44]	; (8001014 <_ZN8Function10outputPWM0Eh+0x8c>)
 8000fe8:	f002 fe80 	bl	8003cec <HAL_TIM_PWM_Init>

		HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8000fec:	2104      	movs	r1, #4
 8000fee:	4809      	ldr	r0, [pc, #36]	; (8001014 <_ZN8Function10outputPWM0Eh+0x8c>)
 8000ff0:	f002 fed4 	bl	8003d9c <HAL_TIM_PWM_Start>
		HAL_TIMEx_PWMN_Start(&htim1,TIM_CHANNEL_2);
 8000ff4:	2104      	movs	r1, #4
 8000ff6:	4807      	ldr	r0, [pc, #28]	; (8001014 <_ZN8Function10outputPWM0Eh+0x8c>)
 8000ff8:	f003 fd62 	bl	8004ac0 <HAL_TIMEx_PWMN_Start>

	}

	old_pwm = pwm;
 8000ffc:	4a03      	ldr	r2, [pc, #12]	; (800100c <_ZN8Function10outputPWM0Eh+0x84>)
 8000ffe:	78fb      	ldrb	r3, [r7, #3]
 8001000:	7013      	strb	r3, [r2, #0]




}
 8001002:	bf00      	nop
 8001004:	3728      	adds	r7, #40	; 0x28
 8001006:	46bd      	mov	sp, r7
 8001008:	bd80      	pop	{r7, pc}
 800100a:	bf00      	nop
 800100c:	200000b8 	.word	0x200000b8
 8001010:	00010060 	.word	0x00010060
 8001014:	200000c0 	.word	0x200000c0

08001018 <_ZN8Function10outputPWM1Eh>:



void Function::outputPWM1(uint8_t pwm)
{
 8001018:	b580      	push	{r7, lr}
 800101a:	b08a      	sub	sp, #40	; 0x28
 800101c:	af00      	add	r7, sp, #0
 800101e:	6078      	str	r0, [r7, #4]
 8001020:	460b      	mov	r3, r1
 8001022:	70fb      	strb	r3, [r7, #3]

	static uint8_t old_pwm = 0;

	if( old_pwm != pwm )
 8001024:	4b1d      	ldr	r3, [pc, #116]	; (800109c <_ZN8Function10outputPWM1Eh+0x84>)
 8001026:	781b      	ldrb	r3, [r3, #0]
 8001028:	78fa      	ldrb	r2, [r7, #3]
 800102a:	429a      	cmp	r2, r3
 800102c:	d02e      	beq.n	800108c <_ZN8Function10outputPWM1Eh+0x74>
	{
		TIM_OC_InitTypeDef sConfigOC;

		sConfigOC.Pulse = (uint32_t)((8)*pwm);
 800102e:	78fb      	ldrb	r3, [r7, #3]
 8001030:	00db      	lsls	r3, r3, #3
 8001032:	613b      	str	r3, [r7, #16]

		if( sConfigOC.Pulse >= 799 )
 8001034:	693b      	ldr	r3, [r7, #16]
 8001036:	f240 321e 	movw	r2, #798	; 0x31e
 800103a:	4293      	cmp	r3, r2
 800103c:	d903      	bls.n	8001046 <_ZN8Function10outputPWM1Eh+0x2e>
			sConfigOC.Pulse = 799;
 800103e:	f240 331f 	movw	r3, #799	; 0x31f
 8001042:	613b      	str	r3, [r7, #16]
 8001044:	e004      	b.n	8001050 <_ZN8Function10outputPWM1Eh+0x38>
		else if ( sConfigOC.Pulse <= 0 )
 8001046:	693b      	ldr	r3, [r7, #16]
 8001048:	2b00      	cmp	r3, #0
 800104a:	d101      	bne.n	8001050 <_ZN8Function10outputPWM1Eh+0x38>
			sConfigOC.Pulse = 0;
 800104c:	2300      	movs	r3, #0
 800104e:	613b      	str	r3, [r7, #16]



		sConfigOC.OCMode = TIM_OCMODE_ASSYMETRIC_PWM2;
 8001050:	4b13      	ldr	r3, [pc, #76]	; (80010a0 <_ZN8Function10outputPWM1Eh+0x88>)
 8001052:	60fb      	str	r3, [r7, #12]
		sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001054:	2300      	movs	r3, #0
 8001056:	617b      	str	r3, [r7, #20]
		sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001058:	2300      	movs	r3, #0
 800105a:	61bb      	str	r3, [r7, #24]
		sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800105c:	2300      	movs	r3, #0
 800105e:	61fb      	str	r3, [r7, #28]
		sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001060:	2300      	movs	r3, #0
 8001062:	623b      	str	r3, [r7, #32]
		sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001064:	2300      	movs	r3, #0
 8001066:	627b      	str	r3, [r7, #36]	; 0x24

		HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3);
 8001068:	f107 030c 	add.w	r3, r7, #12
 800106c:	2208      	movs	r2, #8
 800106e:	4619      	mov	r1, r3
 8001070:	480c      	ldr	r0, [pc, #48]	; (80010a4 <_ZN8Function10outputPWM1Eh+0x8c>)
 8001072:	f003 f89f 	bl	80041b4 <HAL_TIM_PWM_ConfigChannel>

		HAL_TIM_PWM_Init(&htim1);
 8001076:	480b      	ldr	r0, [pc, #44]	; (80010a4 <_ZN8Function10outputPWM1Eh+0x8c>)
 8001078:	f002 fe38 	bl	8003cec <HAL_TIM_PWM_Init>

		HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 800107c:	2108      	movs	r1, #8
 800107e:	4809      	ldr	r0, [pc, #36]	; (80010a4 <_ZN8Function10outputPWM1Eh+0x8c>)
 8001080:	f002 fe8c 	bl	8003d9c <HAL_TIM_PWM_Start>
		HAL_TIMEx_PWMN_Start(&htim1,TIM_CHANNEL_3);
 8001084:	2108      	movs	r1, #8
 8001086:	4807      	ldr	r0, [pc, #28]	; (80010a4 <_ZN8Function10outputPWM1Eh+0x8c>)
 8001088:	f003 fd1a 	bl	8004ac0 <HAL_TIMEx_PWMN_Start>

	}


	old_pwm = pwm;
 800108c:	4a03      	ldr	r2, [pc, #12]	; (800109c <_ZN8Function10outputPWM1Eh+0x84>)
 800108e:	78fb      	ldrb	r3, [r7, #3]
 8001090:	7013      	strb	r3, [r2, #0]
}
 8001092:	bf00      	nop
 8001094:	3728      	adds	r7, #40	; 0x28
 8001096:	46bd      	mov	sp, r7
 8001098:	bd80      	pop	{r7, pc}
 800109a:	bf00      	nop
 800109c:	200000b9 	.word	0x200000b9
 80010a0:	00010070 	.word	0x00010070
 80010a4:	200000c0 	.word	0x200000c0

080010a8 <_ZN7Encoder4EN_3Ev>:

#include "main.h"
#include "Encoder.hpp"

void Encoder::EN_3(void)
{
 80010a8:	b580      	push	{r7, lr}
 80010aa:	b082      	sub	sp, #8
 80010ac:	af00      	add	r7, sp, #0
 80010ae:	6078      	str	r0, [r7, #4]



	if(HAL_GPIO_ReadPin(EN_B_GPIO_Port,EN_B_Pin))
 80010b0:	2108      	movs	r1, #8
 80010b2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80010b6:	f001 faad 	bl	8002614 <HAL_GPIO_ReadPin>
 80010ba:	4603      	mov	r3, r0
 80010bc:	2b00      	cmp	r3, #0
 80010be:	bf14      	ite	ne
 80010c0:	2301      	movne	r3, #1
 80010c2:	2300      	moveq	r3, #0
 80010c4:	b2db      	uxtb	r3, r3
 80010c6:	2b00      	cmp	r3, #0
 80010c8:	d018      	beq.n	80010fc <_ZN7Encoder4EN_3Ev+0x54>
	{
		  if(HAL_GPIO_ReadPin(EN_A_GPIO_Port,EN_A_Pin))
 80010ca:	2102      	movs	r1, #2
 80010cc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80010d0:	f001 faa0 	bl	8002614 <HAL_GPIO_ReadPin>
 80010d4:	4603      	mov	r3, r0
 80010d6:	2b00      	cmp	r3, #0
 80010d8:	bf14      	ite	ne
 80010da:	2301      	movne	r3, #1
 80010dc:	2300      	moveq	r3, #0
 80010de:	b2db      	uxtb	r3, r3
 80010e0:	2b00      	cmp	r3, #0
 80010e2:	d005      	beq.n	80010f0 <_ZN7Encoder4EN_3Ev+0x48>
		  {
			  this -> pulse_cnt++;
 80010e4:	4b13      	ldr	r3, [pc, #76]	; (8001134 <_ZN7Encoder4EN_3Ev+0x8c>)
 80010e6:	681b      	ldr	r3, [r3, #0]
 80010e8:	3301      	adds	r3, #1
 80010ea:	4a12      	ldr	r2, [pc, #72]	; (8001134 <_ZN7Encoder4EN_3Ev+0x8c>)
 80010ec:	6013      	str	r3, [r2, #0]
			  this -> pulse_cnt++;
	  	  }
	  }


}
 80010ee:	e01d      	b.n	800112c <_ZN7Encoder4EN_3Ev+0x84>
			  this -> pulse_cnt--;
 80010f0:	4b10      	ldr	r3, [pc, #64]	; (8001134 <_ZN7Encoder4EN_3Ev+0x8c>)
 80010f2:	681b      	ldr	r3, [r3, #0]
 80010f4:	3b01      	subs	r3, #1
 80010f6:	4a0f      	ldr	r2, [pc, #60]	; (8001134 <_ZN7Encoder4EN_3Ev+0x8c>)
 80010f8:	6013      	str	r3, [r2, #0]
}
 80010fa:	e017      	b.n	800112c <_ZN7Encoder4EN_3Ev+0x84>
		  if(HAL_GPIO_ReadPin(EN_A_GPIO_Port,EN_A_Pin))
 80010fc:	2102      	movs	r1, #2
 80010fe:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001102:	f001 fa87 	bl	8002614 <HAL_GPIO_ReadPin>
 8001106:	4603      	mov	r3, r0
 8001108:	2b00      	cmp	r3, #0
 800110a:	bf14      	ite	ne
 800110c:	2301      	movne	r3, #1
 800110e:	2300      	moveq	r3, #0
 8001110:	b2db      	uxtb	r3, r3
 8001112:	2b00      	cmp	r3, #0
 8001114:	d005      	beq.n	8001122 <_ZN7Encoder4EN_3Ev+0x7a>
			  this -> pulse_cnt--;
 8001116:	4b07      	ldr	r3, [pc, #28]	; (8001134 <_ZN7Encoder4EN_3Ev+0x8c>)
 8001118:	681b      	ldr	r3, [r3, #0]
 800111a:	3b01      	subs	r3, #1
 800111c:	4a05      	ldr	r2, [pc, #20]	; (8001134 <_ZN7Encoder4EN_3Ev+0x8c>)
 800111e:	6013      	str	r3, [r2, #0]
}
 8001120:	e004      	b.n	800112c <_ZN7Encoder4EN_3Ev+0x84>
			  this -> pulse_cnt++;
 8001122:	4b04      	ldr	r3, [pc, #16]	; (8001134 <_ZN7Encoder4EN_3Ev+0x8c>)
 8001124:	681b      	ldr	r3, [r3, #0]
 8001126:	3301      	adds	r3, #1
 8001128:	4a02      	ldr	r2, [pc, #8]	; (8001134 <_ZN7Encoder4EN_3Ev+0x8c>)
 800112a:	6013      	str	r3, [r2, #0]
}
 800112c:	bf00      	nop
 800112e:	3708      	adds	r7, #8
 8001130:	46bd      	mov	sp, r7
 8001132:	bd80      	pop	{r7, pc}
 8001134:	200000bc 	.word	0x200000bc

08001138 <_ZN7Encoder4EN_1Ev>:


void Encoder::EN_1(void)
{
 8001138:	b580      	push	{r7, lr}
 800113a:	b082      	sub	sp, #8
 800113c:	af00      	add	r7, sp, #0
 800113e:	6078      	str	r0, [r7, #4]



	if(HAL_GPIO_ReadPin(EN_A_GPIO_Port,EN_A_Pin))
 8001140:	2102      	movs	r1, #2
 8001142:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001146:	f001 fa65 	bl	8002614 <HAL_GPIO_ReadPin>
 800114a:	4603      	mov	r3, r0
 800114c:	2b00      	cmp	r3, #0
 800114e:	bf14      	ite	ne
 8001150:	2301      	movne	r3, #1
 8001152:	2300      	moveq	r3, #0
 8001154:	b2db      	uxtb	r3, r3
 8001156:	2b00      	cmp	r3, #0
 8001158:	d018      	beq.n	800118c <_ZN7Encoder4EN_1Ev+0x54>
	{
		  if(HAL_GPIO_ReadPin(EN_B_GPIO_Port,EN_B_Pin))
 800115a:	2108      	movs	r1, #8
 800115c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001160:	f001 fa58 	bl	8002614 <HAL_GPIO_ReadPin>
 8001164:	4603      	mov	r3, r0
 8001166:	2b00      	cmp	r3, #0
 8001168:	bf14      	ite	ne
 800116a:	2301      	movne	r3, #1
 800116c:	2300      	moveq	r3, #0
 800116e:	b2db      	uxtb	r3, r3
 8001170:	2b00      	cmp	r3, #0
 8001172:	d005      	beq.n	8001180 <_ZN7Encoder4EN_1Ev+0x48>
		  {
			  this -> pulse_cnt--;
 8001174:	4b13      	ldr	r3, [pc, #76]	; (80011c4 <_ZN7Encoder4EN_1Ev+0x8c>)
 8001176:	681b      	ldr	r3, [r3, #0]
 8001178:	3b01      	subs	r3, #1
 800117a:	4a12      	ldr	r2, [pc, #72]	; (80011c4 <_ZN7Encoder4EN_1Ev+0x8c>)
 800117c:	6013      	str	r3, [r2, #0]
			  this -> pulse_cnt--;
		  }
	  }


}
 800117e:	e01d      	b.n	80011bc <_ZN7Encoder4EN_1Ev+0x84>
			  this -> pulse_cnt++;
 8001180:	4b10      	ldr	r3, [pc, #64]	; (80011c4 <_ZN7Encoder4EN_1Ev+0x8c>)
 8001182:	681b      	ldr	r3, [r3, #0]
 8001184:	3301      	adds	r3, #1
 8001186:	4a0f      	ldr	r2, [pc, #60]	; (80011c4 <_ZN7Encoder4EN_1Ev+0x8c>)
 8001188:	6013      	str	r3, [r2, #0]
}
 800118a:	e017      	b.n	80011bc <_ZN7Encoder4EN_1Ev+0x84>
		  if(HAL_GPIO_ReadPin(EN_B_GPIO_Port,EN_B_Pin))
 800118c:	2108      	movs	r1, #8
 800118e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001192:	f001 fa3f 	bl	8002614 <HAL_GPIO_ReadPin>
 8001196:	4603      	mov	r3, r0
 8001198:	2b00      	cmp	r3, #0
 800119a:	bf14      	ite	ne
 800119c:	2301      	movne	r3, #1
 800119e:	2300      	moveq	r3, #0
 80011a0:	b2db      	uxtb	r3, r3
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	d005      	beq.n	80011b2 <_ZN7Encoder4EN_1Ev+0x7a>
			  this -> pulse_cnt++;
 80011a6:	4b07      	ldr	r3, [pc, #28]	; (80011c4 <_ZN7Encoder4EN_1Ev+0x8c>)
 80011a8:	681b      	ldr	r3, [r3, #0]
 80011aa:	3301      	adds	r3, #1
 80011ac:	4a05      	ldr	r2, [pc, #20]	; (80011c4 <_ZN7Encoder4EN_1Ev+0x8c>)
 80011ae:	6013      	str	r3, [r2, #0]
}
 80011b0:	e004      	b.n	80011bc <_ZN7Encoder4EN_1Ev+0x84>
			  this -> pulse_cnt--;
 80011b2:	4b04      	ldr	r3, [pc, #16]	; (80011c4 <_ZN7Encoder4EN_1Ev+0x8c>)
 80011b4:	681b      	ldr	r3, [r3, #0]
 80011b6:	3b01      	subs	r3, #1
 80011b8:	4a02      	ldr	r2, [pc, #8]	; (80011c4 <_ZN7Encoder4EN_1Ev+0x8c>)
 80011ba:	6013      	str	r3, [r2, #0]
}
 80011bc:	bf00      	nop
 80011be:	3708      	adds	r7, #8
 80011c0:	46bd      	mov	sp, r7
 80011c2:	bd80      	pop	{r7, pc}
 80011c4:	200000bc 	.word	0x200000bc

080011c8 <HAL_UART_RxCpltCallback>:
static void MX_USART2_UART_Init(void);
static void MX_TIM1_Init(void);
static void MX_TIM6_Init(void);
/* USER CODE BEGIN PFP */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef*UartHandle)
{
 80011c8:	b580      	push	{r7, lr}
 80011ca:	b084      	sub	sp, #16
 80011cc:	af00      	add	r7, sp, #0
 80011ce:	6078      	str	r0, [r7, #4]
	HAL_UART_Receive_IT(&huart2, (uint8_t*)Rxdata_buff, sizeof(Rxdata_buff));
 80011d0:	2204      	movs	r2, #4
 80011d2:	491e      	ldr	r1, [pc, #120]	; (800124c <HAL_UART_RxCpltCallback+0x84>)
 80011d4:	481e      	ldr	r0, [pc, #120]	; (8001250 <HAL_UART_RxCpltCallback+0x88>)
 80011d6:	f003 fe90 	bl	8004efa <HAL_UART_Receive_IT>

	start_time = HAL_GetTick();
 80011da:	f000 fefb 	bl	8001fd4 <HAL_GetTick>
 80011de:	4603      	mov	r3, r0
 80011e0:	4a1c      	ldr	r2, [pc, #112]	; (8001254 <HAL_UART_RxCpltCallback+0x8c>)
 80011e2:	6013      	str	r3, [r2, #0]

	PWM* pwm = new PWM();
 80011e4:	2001      	movs	r0, #1
 80011e6:	f004 fd49 	bl	8005c7c <_Znwj>
 80011ea:	4603      	mov	r3, r0
 80011ec:	60bb      	str	r3, [r7, #8]
	if( pwm -> set_motor_number() == ( 0b00111100&Rxdata_buff[ 0 ] ) >> 2 )
 80011ee:	68b8      	ldr	r0, [r7, #8]
 80011f0:	f000 faa5 	bl	800173e <_ZN3PWM16set_motor_numberEv>
 80011f4:	4603      	mov	r3, r0
 80011f6:	461a      	mov	r2, r3
 80011f8:	4b14      	ldr	r3, [pc, #80]	; (800124c <HAL_UART_RxCpltCallback+0x84>)
 80011fa:	781b      	ldrb	r3, [r3, #0]
 80011fc:	109b      	asrs	r3, r3, #2
 80011fe:	f003 030f 	and.w	r3, r3, #15
 8001202:	429a      	cmp	r2, r3
 8001204:	bf0c      	ite	eq
 8001206:	2301      	moveq	r3, #1
 8001208:	2300      	movne	r3, #0
 800120a:	b2db      	uxtb	r3, r3
 800120c:	2b00      	cmp	r3, #0
 800120e:	d011      	beq.n	8001234 <HAL_UART_RxCpltCallback+0x6c>
	{
		for(int i = 0; i < 4; i++ )
 8001210:	2300      	movs	r3, #0
 8001212:	60fb      	str	r3, [r7, #12]
 8001214:	68fb      	ldr	r3, [r7, #12]
 8001216:	2b03      	cmp	r3, #3
 8001218:	dc0c      	bgt.n	8001234 <HAL_UART_RxCpltCallback+0x6c>
		{
			Rxdata[ i ] = Rxdata_buff[ i ];
 800121a:	4a0c      	ldr	r2, [pc, #48]	; (800124c <HAL_UART_RxCpltCallback+0x84>)
 800121c:	68fb      	ldr	r3, [r7, #12]
 800121e:	4413      	add	r3, r2
 8001220:	7819      	ldrb	r1, [r3, #0]
 8001222:	4a0d      	ldr	r2, [pc, #52]	; (8001258 <HAL_UART_RxCpltCallback+0x90>)
 8001224:	68fb      	ldr	r3, [r7, #12]
 8001226:	4413      	add	r3, r2
 8001228:	460a      	mov	r2, r1
 800122a:	701a      	strb	r2, [r3, #0]
		for(int i = 0; i < 4; i++ )
 800122c:	68fb      	ldr	r3, [r7, #12]
 800122e:	3301      	adds	r3, #1
 8001230:	60fb      	str	r3, [r7, #12]
 8001232:	e7ef      	b.n	8001214 <HAL_UART_RxCpltCallback+0x4c>
		}
	}

	delete pwm;
 8001234:	68bb      	ldr	r3, [r7, #8]
 8001236:	2b00      	cmp	r3, #0
 8001238:	d003      	beq.n	8001242 <HAL_UART_RxCpltCallback+0x7a>
 800123a:	2101      	movs	r1, #1
 800123c:	4618      	mov	r0, r3
 800123e:	f004 fd1b 	bl	8005c78 <_ZdlPvj>
}
 8001242:	bf00      	nop
 8001244:	3710      	adds	r7, #16
 8001246:	46bd      	mov	sp, r7
 8001248:	bd80      	pop	{r7, pc}
 800124a:	bf00      	nop
 800124c:	200001e0 	.word	0x200001e0
 8001250:	20000158 	.word	0x20000158
 8001254:	200001e4 	.word	0x200001e4
 8001258:	200001dc 	.word	0x200001dc

0800125c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800125c:	b580      	push	{r7, lr}
 800125e:	b082      	sub	sp, #8
 8001260:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001262:	f000 fe5d 	bl	8001f20 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001266:	f000 f831 	bl	80012cc <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800126a:	f000 f9d5 	bl	8001618 <_ZL12MX_GPIO_Initv>
  MX_USART2_UART_Init();
 800126e:	f000 f99f 	bl	80015b0 <_ZL19MX_USART2_UART_Initv>
  MX_TIM1_Init();
 8001272:	f000 f893 	bl	800139c <_ZL12MX_TIM1_Initv>
  MX_TIM6_Init();
 8001276:	f000 f95b 	bl	8001530 <_ZL12MX_TIM6_Initv>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim6);
 800127a:	4810      	ldr	r0, [pc, #64]	; (80012bc <main+0x60>)
 800127c:	f002 fcda 	bl	8003c34 <HAL_TIM_Base_Start_IT>
  HAL_UART_Receive_IT(&huart2, (uint8_t*)Rxdata_buff, sizeof(Rxdata_buff));
 8001280:	2204      	movs	r2, #4
 8001282:	490f      	ldr	r1, [pc, #60]	; (80012c0 <main+0x64>)
 8001284:	480f      	ldr	r0, [pc, #60]	; (80012c4 <main+0x68>)
 8001286:	f003 fe38 	bl	8004efa <HAL_UART_Receive_IT>
  PWM* pwm = new PWM();
 800128a:	2001      	movs	r0, #1
 800128c:	f004 fcf6 	bl	8005c7c <_Znwj>
 8001290:	4603      	mov	r3, r0
 8001292:	607b      	str	r3, [r7, #4]

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if( ( HAL_GetTick() - start_time ) > 500 )
 8001294:	f000 fe9e 	bl	8001fd4 <HAL_GetTick>
 8001298:	4602      	mov	r2, r0
 800129a:	4b0b      	ldr	r3, [pc, #44]	; (80012c8 <main+0x6c>)
 800129c:	681b      	ldr	r3, [r3, #0]
 800129e:	1ad3      	subs	r3, r2, r3
 80012a0:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80012a4:	bf8c      	ite	hi
 80012a6:	2301      	movhi	r3, #1
 80012a8:	2300      	movls	r3, #0
 80012aa:	b2db      	uxtb	r3, r3
 80012ac:	2b00      	cmp	r3, #0
 80012ae:	d001      	beq.n	80012b4 <main+0x58>
		  HAL_NVIC_SystemReset();
 80012b0:	f000 ffb7 	bl	8002222 <HAL_NVIC_SystemReset>
	  pwm -> control_PWM();
 80012b4:	6878      	ldr	r0, [r7, #4]
 80012b6:	f000 fa91 	bl	80017dc <_ZN3PWM11control_PWMEv>
	  if( ( HAL_GetTick() - start_time ) > 500 )
 80012ba:	e7eb      	b.n	8001294 <main+0x38>
 80012bc:	2000010c 	.word	0x2000010c
 80012c0:	200001e0 	.word	0x200001e0
 80012c4:	20000158 	.word	0x20000158
 80012c8:	200001e4 	.word	0x200001e4

080012cc <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80012cc:	b580      	push	{r7, lr}
 80012ce:	b096      	sub	sp, #88	; 0x58
 80012d0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80012d2:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80012d6:	2228      	movs	r2, #40	; 0x28
 80012d8:	2100      	movs	r1, #0
 80012da:	4618      	mov	r0, r3
 80012dc:	f004 fd2c 	bl	8005d38 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80012e0:	f107 031c 	add.w	r3, r7, #28
 80012e4:	2200      	movs	r2, #0
 80012e6:	601a      	str	r2, [r3, #0]
 80012e8:	605a      	str	r2, [r3, #4]
 80012ea:	609a      	str	r2, [r3, #8]
 80012ec:	60da      	str	r2, [r3, #12]
 80012ee:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80012f0:	1d3b      	adds	r3, r7, #4
 80012f2:	2200      	movs	r2, #0
 80012f4:	601a      	str	r2, [r3, #0]
 80012f6:	605a      	str	r2, [r3, #4]
 80012f8:	609a      	str	r2, [r3, #8]
 80012fa:	60da      	str	r2, [r3, #12]
 80012fc:	611a      	str	r2, [r3, #16]
 80012fe:	615a      	str	r2, [r3, #20]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001300:	2302      	movs	r3, #2
 8001302:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001304:	2301      	movs	r3, #1
 8001306:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001308:	2310      	movs	r3, #16
 800130a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800130c:	2302      	movs	r3, #2
 800130e:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001310:	2300      	movs	r3, #0
 8001312:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL4;
 8001314:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8001318:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800131a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800131e:	4618      	mov	r0, r3
 8001320:	f001 f9cc 	bl	80026bc <HAL_RCC_OscConfig>
 8001324:	4603      	mov	r3, r0
 8001326:	2b00      	cmp	r3, #0
 8001328:	bf14      	ite	ne
 800132a:	2301      	movne	r3, #1
 800132c:	2300      	moveq	r3, #0
 800132e:	b2db      	uxtb	r3, r3
 8001330:	2b00      	cmp	r3, #0
 8001332:	d001      	beq.n	8001338 <_Z18SystemClock_Configv+0x6c>
  {
    Error_Handler();
 8001334:	f000 f9fe 	bl	8001734 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001338:	230f      	movs	r3, #15
 800133a:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800133c:	2302      	movs	r3, #2
 800133e:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001340:	2300      	movs	r3, #0
 8001342:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001344:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001348:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800134a:	2300      	movs	r3, #0
 800134c:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800134e:	f107 031c 	add.w	r3, r7, #28
 8001352:	2100      	movs	r1, #0
 8001354:	4618      	mov	r0, r3
 8001356:	f002 f8b9 	bl	80034cc <HAL_RCC_ClockConfig>
 800135a:	4603      	mov	r3, r0
 800135c:	2b00      	cmp	r3, #0
 800135e:	bf14      	ite	ne
 8001360:	2301      	movne	r3, #1
 8001362:	2300      	moveq	r3, #0
 8001364:	b2db      	uxtb	r3, r3
 8001366:	2b00      	cmp	r3, #0
 8001368:	d001      	beq.n	800136e <_Z18SystemClock_Configv+0xa2>
  {
    Error_Handler();
 800136a:	f000 f9e3 	bl	8001734 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_TIM1;
 800136e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001372:	607b      	str	r3, [r7, #4]
  PeriphClkInit.Tim1ClockSelection = RCC_TIM1CLK_HCLK;
 8001374:	2300      	movs	r3, #0
 8001376:	61bb      	str	r3, [r7, #24]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001378:	1d3b      	adds	r3, r7, #4
 800137a:	4618      	mov	r0, r3
 800137c:	f002 fadc 	bl	8003938 <HAL_RCCEx_PeriphCLKConfig>
 8001380:	4603      	mov	r3, r0
 8001382:	2b00      	cmp	r3, #0
 8001384:	bf14      	ite	ne
 8001386:	2301      	movne	r3, #1
 8001388:	2300      	moveq	r3, #0
 800138a:	b2db      	uxtb	r3, r3
 800138c:	2b00      	cmp	r3, #0
 800138e:	d001      	beq.n	8001394 <_Z18SystemClock_Configv+0xc8>
  {
    Error_Handler();
 8001390:	f000 f9d0 	bl	8001734 <Error_Handler>
  }
}
 8001394:	bf00      	nop
 8001396:	3758      	adds	r7, #88	; 0x58
 8001398:	46bd      	mov	sp, r7
 800139a:	bd80      	pop	{r7, pc}

0800139c <_ZL12MX_TIM1_Initv>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 800139c:	b580      	push	{r7, lr}
 800139e:	b096      	sub	sp, #88	; 0x58
 80013a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80013a2:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80013a6:	2200      	movs	r2, #0
 80013a8:	601a      	str	r2, [r3, #0]
 80013aa:	605a      	str	r2, [r3, #4]
 80013ac:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80013ae:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80013b2:	2200      	movs	r2, #0
 80013b4:	601a      	str	r2, [r3, #0]
 80013b6:	605a      	str	r2, [r3, #4]
 80013b8:	609a      	str	r2, [r3, #8]
 80013ba:	60da      	str	r2, [r3, #12]
 80013bc:	611a      	str	r2, [r3, #16]
 80013be:	615a      	str	r2, [r3, #20]
 80013c0:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80013c2:	1d3b      	adds	r3, r7, #4
 80013c4:	222c      	movs	r2, #44	; 0x2c
 80013c6:	2100      	movs	r1, #0
 80013c8:	4618      	mov	r0, r3
 80013ca:	f004 fcb5 	bl	8005d38 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80013ce:	4b54      	ldr	r3, [pc, #336]	; (8001520 <_ZL12MX_TIM1_Initv+0x184>)
 80013d0:	4a54      	ldr	r2, [pc, #336]	; (8001524 <_ZL12MX_TIM1_Initv+0x188>)
 80013d2:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 1;
 80013d4:	4b52      	ldr	r3, [pc, #328]	; (8001520 <_ZL12MX_TIM1_Initv+0x184>)
 80013d6:	2201      	movs	r2, #1
 80013d8:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80013da:	4b51      	ldr	r3, [pc, #324]	; (8001520 <_ZL12MX_TIM1_Initv+0x184>)
 80013dc:	2200      	movs	r2, #0
 80013de:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 799;
 80013e0:	4b4f      	ldr	r3, [pc, #316]	; (8001520 <_ZL12MX_TIM1_Initv+0x184>)
 80013e2:	f240 321f 	movw	r2, #799	; 0x31f
 80013e6:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80013e8:	4b4d      	ldr	r3, [pc, #308]	; (8001520 <_ZL12MX_TIM1_Initv+0x184>)
 80013ea:	2200      	movs	r2, #0
 80013ec:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80013ee:	4b4c      	ldr	r3, [pc, #304]	; (8001520 <_ZL12MX_TIM1_Initv+0x184>)
 80013f0:	2200      	movs	r2, #0
 80013f2:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80013f4:	4b4a      	ldr	r3, [pc, #296]	; (8001520 <_ZL12MX_TIM1_Initv+0x184>)
 80013f6:	2280      	movs	r2, #128	; 0x80
 80013f8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80013fa:	4849      	ldr	r0, [pc, #292]	; (8001520 <_ZL12MX_TIM1_Initv+0x184>)
 80013fc:	f002 fc76 	bl	8003cec <HAL_TIM_PWM_Init>
 8001400:	4603      	mov	r3, r0
 8001402:	2b00      	cmp	r3, #0
 8001404:	bf14      	ite	ne
 8001406:	2301      	movne	r3, #1
 8001408:	2300      	moveq	r3, #0
 800140a:	b2db      	uxtb	r3, r3
 800140c:	2b00      	cmp	r3, #0
 800140e:	d001      	beq.n	8001414 <_ZL12MX_TIM1_Initv+0x78>
  {
    Error_Handler();
 8001410:	f000 f990 	bl	8001734 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001414:	2300      	movs	r3, #0
 8001416:	64fb      	str	r3, [r7, #76]	; 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001418:	2300      	movs	r3, #0
 800141a:	653b      	str	r3, [r7, #80]	; 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800141c:	2300      	movs	r3, #0
 800141e:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001420:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001424:	4619      	mov	r1, r3
 8001426:	483e      	ldr	r0, [pc, #248]	; (8001520 <_ZL12MX_TIM1_Initv+0x184>)
 8001428:	f003 fbf0 	bl	8004c0c <HAL_TIMEx_MasterConfigSynchronization>
 800142c:	4603      	mov	r3, r0
 800142e:	2b00      	cmp	r3, #0
 8001430:	bf14      	ite	ne
 8001432:	2301      	movne	r3, #1
 8001434:	2300      	moveq	r3, #0
 8001436:	b2db      	uxtb	r3, r3
 8001438:	2b00      	cmp	r3, #0
 800143a:	d001      	beq.n	8001440 <_ZL12MX_TIM1_Initv+0xa4>
  {
    Error_Handler();
 800143c:	f000 f97a 	bl	8001734 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_ASSYMETRIC_PWM1;
 8001440:	4b39      	ldr	r3, [pc, #228]	; (8001528 <_ZL12MX_TIM1_Initv+0x18c>)
 8001442:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.Pulse = 0;
 8001444:	2300      	movs	r3, #0
 8001446:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001448:	2300      	movs	r3, #0
 800144a:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800144c:	2300      	movs	r3, #0
 800144e:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001450:	2300      	movs	r3, #0
 8001452:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001454:	2300      	movs	r3, #0
 8001456:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001458:	2300      	movs	r3, #0
 800145a:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800145c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001460:	2204      	movs	r2, #4
 8001462:	4619      	mov	r1, r3
 8001464:	482e      	ldr	r0, [pc, #184]	; (8001520 <_ZL12MX_TIM1_Initv+0x184>)
 8001466:	f002 fea5 	bl	80041b4 <HAL_TIM_PWM_ConfigChannel>
 800146a:	4603      	mov	r3, r0
 800146c:	2b00      	cmp	r3, #0
 800146e:	bf14      	ite	ne
 8001470:	2301      	movne	r3, #1
 8001472:	2300      	moveq	r3, #0
 8001474:	b2db      	uxtb	r3, r3
 8001476:	2b00      	cmp	r3, #0
 8001478:	d001      	beq.n	800147e <_ZL12MX_TIM1_Initv+0xe2>
  {
    Error_Handler();
 800147a:	f000 f95b 	bl	8001734 <Error_Handler>
  }
  __HAL_TIM_DISABLE_OCxPRELOAD(&htim1, TIM_CHANNEL_2);
 800147e:	4b28      	ldr	r3, [pc, #160]	; (8001520 <_ZL12MX_TIM1_Initv+0x184>)
 8001480:	681b      	ldr	r3, [r3, #0]
 8001482:	699a      	ldr	r2, [r3, #24]
 8001484:	4b26      	ldr	r3, [pc, #152]	; (8001520 <_ZL12MX_TIM1_Initv+0x184>)
 8001486:	681b      	ldr	r3, [r3, #0]
 8001488:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800148c:	619a      	str	r2, [r3, #24]
  sConfigOC.OCMode = TIM_OCMODE_ASSYMETRIC_PWM2;
 800148e:	4b27      	ldr	r3, [pc, #156]	; (800152c <_ZL12MX_TIM1_Initv+0x190>)
 8001490:	633b      	str	r3, [r7, #48]	; 0x30
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001492:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001496:	2208      	movs	r2, #8
 8001498:	4619      	mov	r1, r3
 800149a:	4821      	ldr	r0, [pc, #132]	; (8001520 <_ZL12MX_TIM1_Initv+0x184>)
 800149c:	f002 fe8a 	bl	80041b4 <HAL_TIM_PWM_ConfigChannel>
 80014a0:	4603      	mov	r3, r0
 80014a2:	2b00      	cmp	r3, #0
 80014a4:	bf14      	ite	ne
 80014a6:	2301      	movne	r3, #1
 80014a8:	2300      	moveq	r3, #0
 80014aa:	b2db      	uxtb	r3, r3
 80014ac:	2b00      	cmp	r3, #0
 80014ae:	d001      	beq.n	80014b4 <_ZL12MX_TIM1_Initv+0x118>
  {
    Error_Handler();
 80014b0:	f000 f940 	bl	8001734 <Error_Handler>
  }
  __HAL_TIM_DISABLE_OCxPRELOAD(&htim1, TIM_CHANNEL_3);
 80014b4:	4b1a      	ldr	r3, [pc, #104]	; (8001520 <_ZL12MX_TIM1_Initv+0x184>)
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	69da      	ldr	r2, [r3, #28]
 80014ba:	4b19      	ldr	r3, [pc, #100]	; (8001520 <_ZL12MX_TIM1_Initv+0x184>)
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	f022 0208 	bic.w	r2, r2, #8
 80014c2:	61da      	str	r2, [r3, #28]
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80014c4:	2300      	movs	r3, #0
 80014c6:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80014c8:	2300      	movs	r3, #0
 80014ca:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80014cc:	2300      	movs	r3, #0
 80014ce:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 13;
 80014d0:	230d      	movs	r3, #13
 80014d2:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80014d4:	2300      	movs	r3, #0
 80014d6:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80014d8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80014dc:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 80014de:	2300      	movs	r3, #0
 80014e0:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 80014e2:	2300      	movs	r3, #0
 80014e4:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 80014e6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80014ea:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 80014ec:	2300      	movs	r3, #0
 80014ee:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80014f0:	2300      	movs	r3, #0
 80014f2:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80014f4:	1d3b      	adds	r3, r7, #4
 80014f6:	4619      	mov	r1, r3
 80014f8:	4809      	ldr	r0, [pc, #36]	; (8001520 <_ZL12MX_TIM1_Initv+0x184>)
 80014fa:	f003 fbf5 	bl	8004ce8 <HAL_TIMEx_ConfigBreakDeadTime>
 80014fe:	4603      	mov	r3, r0
 8001500:	2b00      	cmp	r3, #0
 8001502:	bf14      	ite	ne
 8001504:	2301      	movne	r3, #1
 8001506:	2300      	moveq	r3, #0
 8001508:	b2db      	uxtb	r3, r3
 800150a:	2b00      	cmp	r3, #0
 800150c:	d001      	beq.n	8001512 <_ZL12MX_TIM1_Initv+0x176>
  {
    Error_Handler();
 800150e:	f000 f911 	bl	8001734 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001512:	4803      	ldr	r0, [pc, #12]	; (8001520 <_ZL12MX_TIM1_Initv+0x184>)
 8001514:	f000 fb12 	bl	8001b3c <HAL_TIM_MspPostInit>

}
 8001518:	bf00      	nop
 800151a:	3758      	adds	r7, #88	; 0x58
 800151c:	46bd      	mov	sp, r7
 800151e:	bd80      	pop	{r7, pc}
 8001520:	200000c0 	.word	0x200000c0
 8001524:	40012c00 	.word	0x40012c00
 8001528:	00010060 	.word	0x00010060
 800152c:	00010070 	.word	0x00010070

08001530 <_ZL12MX_TIM6_Initv>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8001530:	b580      	push	{r7, lr}
 8001532:	b084      	sub	sp, #16
 8001534:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001536:	1d3b      	adds	r3, r7, #4
 8001538:	2200      	movs	r2, #0
 800153a:	601a      	str	r2, [r3, #0]
 800153c:	605a      	str	r2, [r3, #4]
 800153e:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8001540:	4b19      	ldr	r3, [pc, #100]	; (80015a8 <_ZL12MX_TIM6_Initv+0x78>)
 8001542:	4a1a      	ldr	r2, [pc, #104]	; (80015ac <_ZL12MX_TIM6_Initv+0x7c>)
 8001544:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 9999;
 8001546:	4b18      	ldr	r3, [pc, #96]	; (80015a8 <_ZL12MX_TIM6_Initv+0x78>)
 8001548:	f242 720f 	movw	r2, #9999	; 0x270f
 800154c:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800154e:	4b16      	ldr	r3, [pc, #88]	; (80015a8 <_ZL12MX_TIM6_Initv+0x78>)
 8001550:	2200      	movs	r2, #0
 8001552:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 15;
 8001554:	4b14      	ldr	r3, [pc, #80]	; (80015a8 <_ZL12MX_TIM6_Initv+0x78>)
 8001556:	220f      	movs	r2, #15
 8001558:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800155a:	4b13      	ldr	r3, [pc, #76]	; (80015a8 <_ZL12MX_TIM6_Initv+0x78>)
 800155c:	2280      	movs	r2, #128	; 0x80
 800155e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8001560:	4811      	ldr	r0, [pc, #68]	; (80015a8 <_ZL12MX_TIM6_Initv+0x78>)
 8001562:	f002 fb0f 	bl	8003b84 <HAL_TIM_Base_Init>
 8001566:	4603      	mov	r3, r0
 8001568:	2b00      	cmp	r3, #0
 800156a:	bf14      	ite	ne
 800156c:	2301      	movne	r3, #1
 800156e:	2300      	moveq	r3, #0
 8001570:	b2db      	uxtb	r3, r3
 8001572:	2b00      	cmp	r3, #0
 8001574:	d001      	beq.n	800157a <_ZL12MX_TIM6_Initv+0x4a>
  {
    Error_Handler();
 8001576:	f000 f8dd 	bl	8001734 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800157a:	2300      	movs	r3, #0
 800157c:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800157e:	2300      	movs	r3, #0
 8001580:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8001582:	1d3b      	adds	r3, r7, #4
 8001584:	4619      	mov	r1, r3
 8001586:	4808      	ldr	r0, [pc, #32]	; (80015a8 <_ZL12MX_TIM6_Initv+0x78>)
 8001588:	f003 fb40 	bl	8004c0c <HAL_TIMEx_MasterConfigSynchronization>
 800158c:	4603      	mov	r3, r0
 800158e:	2b00      	cmp	r3, #0
 8001590:	bf14      	ite	ne
 8001592:	2301      	movne	r3, #1
 8001594:	2300      	moveq	r3, #0
 8001596:	b2db      	uxtb	r3, r3
 8001598:	2b00      	cmp	r3, #0
 800159a:	d001      	beq.n	80015a0 <_ZL12MX_TIM6_Initv+0x70>
  {
    Error_Handler();
 800159c:	f000 f8ca 	bl	8001734 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 80015a0:	bf00      	nop
 80015a2:	3710      	adds	r7, #16
 80015a4:	46bd      	mov	sp, r7
 80015a6:	bd80      	pop	{r7, pc}
 80015a8:	2000010c 	.word	0x2000010c
 80015ac:	40001000 	.word	0x40001000

080015b0 <_ZL19MX_USART2_UART_Initv>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80015b0:	b580      	push	{r7, lr}
 80015b2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80015b4:	4b16      	ldr	r3, [pc, #88]	; (8001610 <_ZL19MX_USART2_UART_Initv+0x60>)
 80015b6:	4a17      	ldr	r2, [pc, #92]	; (8001614 <_ZL19MX_USART2_UART_Initv+0x64>)
 80015b8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 80015ba:	4b15      	ldr	r3, [pc, #84]	; (8001610 <_ZL19MX_USART2_UART_Initv+0x60>)
 80015bc:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80015c0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80015c2:	4b13      	ldr	r3, [pc, #76]	; (8001610 <_ZL19MX_USART2_UART_Initv+0x60>)
 80015c4:	2200      	movs	r2, #0
 80015c6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80015c8:	4b11      	ldr	r3, [pc, #68]	; (8001610 <_ZL19MX_USART2_UART_Initv+0x60>)
 80015ca:	2200      	movs	r2, #0
 80015cc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80015ce:	4b10      	ldr	r3, [pc, #64]	; (8001610 <_ZL19MX_USART2_UART_Initv+0x60>)
 80015d0:	2200      	movs	r2, #0
 80015d2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80015d4:	4b0e      	ldr	r3, [pc, #56]	; (8001610 <_ZL19MX_USART2_UART_Initv+0x60>)
 80015d6:	220c      	movs	r2, #12
 80015d8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80015da:	4b0d      	ldr	r3, [pc, #52]	; (8001610 <_ZL19MX_USART2_UART_Initv+0x60>)
 80015dc:	2200      	movs	r2, #0
 80015de:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80015e0:	4b0b      	ldr	r3, [pc, #44]	; (8001610 <_ZL19MX_USART2_UART_Initv+0x60>)
 80015e2:	2200      	movs	r2, #0
 80015e4:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80015e6:	4b0a      	ldr	r3, [pc, #40]	; (8001610 <_ZL19MX_USART2_UART_Initv+0x60>)
 80015e8:	2200      	movs	r2, #0
 80015ea:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80015ec:	4b08      	ldr	r3, [pc, #32]	; (8001610 <_ZL19MX_USART2_UART_Initv+0x60>)
 80015ee:	2200      	movs	r2, #0
 80015f0:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80015f2:	4807      	ldr	r0, [pc, #28]	; (8001610 <_ZL19MX_USART2_UART_Initv+0x60>)
 80015f4:	f003 fc33 	bl	8004e5e <HAL_UART_Init>
 80015f8:	4603      	mov	r3, r0
 80015fa:	2b00      	cmp	r3, #0
 80015fc:	bf14      	ite	ne
 80015fe:	2301      	movne	r3, #1
 8001600:	2300      	moveq	r3, #0
 8001602:	b2db      	uxtb	r3, r3
 8001604:	2b00      	cmp	r3, #0
 8001606:	d001      	beq.n	800160c <_ZL19MX_USART2_UART_Initv+0x5c>
  {
    Error_Handler();
 8001608:	f000 f894 	bl	8001734 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800160c:	bf00      	nop
 800160e:	bd80      	pop	{r7, pc}
 8001610:	20000158 	.word	0x20000158
 8001614:	40004400 	.word	0x40004400

08001618 <_ZL12MX_GPIO_Initv>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001618:	b580      	push	{r7, lr}
 800161a:	b088      	sub	sp, #32
 800161c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800161e:	f107 030c 	add.w	r3, r7, #12
 8001622:	2200      	movs	r2, #0
 8001624:	601a      	str	r2, [r3, #0]
 8001626:	605a      	str	r2, [r3, #4]
 8001628:	609a      	str	r2, [r3, #8]
 800162a:	60da      	str	r2, [r3, #12]
 800162c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800162e:	4b3e      	ldr	r3, [pc, #248]	; (8001728 <_ZL12MX_GPIO_Initv+0x110>)
 8001630:	695b      	ldr	r3, [r3, #20]
 8001632:	4a3d      	ldr	r2, [pc, #244]	; (8001728 <_ZL12MX_GPIO_Initv+0x110>)
 8001634:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001638:	6153      	str	r3, [r2, #20]
 800163a:	4b3b      	ldr	r3, [pc, #236]	; (8001728 <_ZL12MX_GPIO_Initv+0x110>)
 800163c:	695b      	ldr	r3, [r3, #20]
 800163e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001642:	60bb      	str	r3, [r7, #8]
 8001644:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001646:	4b38      	ldr	r3, [pc, #224]	; (8001728 <_ZL12MX_GPIO_Initv+0x110>)
 8001648:	695b      	ldr	r3, [r3, #20]
 800164a:	4a37      	ldr	r2, [pc, #220]	; (8001728 <_ZL12MX_GPIO_Initv+0x110>)
 800164c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001650:	6153      	str	r3, [r2, #20]
 8001652:	4b35      	ldr	r3, [pc, #212]	; (8001728 <_ZL12MX_GPIO_Initv+0x110>)
 8001654:	695b      	ldr	r3, [r3, #20]
 8001656:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800165a:	607b      	str	r3, [r7, #4]
 800165c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD_0_Pin|LD_1_Pin, GPIO_PIN_RESET);
 800165e:	2200      	movs	r2, #0
 8001660:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8001664:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001668:	f000 ffec 	bl	8002644 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : EN_A_Pin EN_B_Pin */
  GPIO_InitStruct.Pin = EN_A_Pin|EN_B_Pin;
 800166c:	230a      	movs	r3, #10
 800166e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001670:	4b2e      	ldr	r3, [pc, #184]	; (800172c <_ZL12MX_GPIO_Initv+0x114>)
 8001672:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001674:	2300      	movs	r3, #0
 8001676:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001678:	f107 030c 	add.w	r3, r7, #12
 800167c:	4619      	mov	r1, r3
 800167e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001682:	f000 fe55 	bl	8002330 <HAL_GPIO_Init>

  /*Configure GPIO pins : MN_0_Pin MN_1_Pin MN_2_Pin MN_3_Pin */
  GPIO_InitStruct.Pin = MN_0_Pin|MN_1_Pin|MN_2_Pin|MN_3_Pin;
 8001686:	23f0      	movs	r3, #240	; 0xf0
 8001688:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800168a:	2300      	movs	r3, #0
 800168c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800168e:	2301      	movs	r3, #1
 8001690:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001692:	f107 030c 	add.w	r3, r7, #12
 8001696:	4619      	mov	r1, r3
 8001698:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800169c:	f000 fe48 	bl	8002330 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD_0_Pin LD_1_Pin */
  GPIO_InitStruct.Pin = LD_0_Pin|LD_1_Pin;
 80016a0:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 80016a4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016a6:	2301      	movs	r3, #1
 80016a8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016aa:	2300      	movs	r3, #0
 80016ac:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016ae:	2300      	movs	r3, #0
 80016b0:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016b2:	f107 030c 	add.w	r3, r7, #12
 80016b6:	4619      	mov	r1, r3
 80016b8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80016bc:	f000 fe38 	bl	8002330 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 80016c0:	2308      	movs	r3, #8
 80016c2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016c4:	2302      	movs	r3, #2
 80016c6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016c8:	2300      	movs	r3, #0
 80016ca:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016cc:	2300      	movs	r3, #0
 80016ce:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80016d0:	2301      	movs	r3, #1
 80016d2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80016d4:	f107 030c 	add.w	r3, r7, #12
 80016d8:	4619      	mov	r1, r3
 80016da:	4815      	ldr	r0, [pc, #84]	; (8001730 <_ZL12MX_GPIO_Initv+0x118>)
 80016dc:	f000 fe28 	bl	8002330 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 80016e0:	2320      	movs	r3, #32
 80016e2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016e4:	2302      	movs	r3, #2
 80016e6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016e8:	2300      	movs	r3, #0
 80016ea:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016ec:	2300      	movs	r3, #0
 80016ee:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80016f0:	2302      	movs	r3, #2
 80016f2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80016f4:	f107 030c 	add.w	r3, r7, #12
 80016f8:	4619      	mov	r1, r3
 80016fa:	480d      	ldr	r0, [pc, #52]	; (8001730 <_ZL12MX_GPIO_Initv+0x118>)
 80016fc:	f000 fe18 	bl	8002330 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI1_IRQn, 1, 0);
 8001700:	2200      	movs	r2, #0
 8001702:	2101      	movs	r1, #1
 8001704:	2007      	movs	r0, #7
 8001706:	f000 fd62 	bl	80021ce <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 800170a:	2007      	movs	r0, #7
 800170c:	f000 fd7b 	bl	8002206 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI3_IRQn, 1, 0);
 8001710:	2200      	movs	r2, #0
 8001712:	2101      	movs	r1, #1
 8001714:	2009      	movs	r0, #9
 8001716:	f000 fd5a 	bl	80021ce <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 800171a:	2009      	movs	r0, #9
 800171c:	f000 fd73 	bl	8002206 <HAL_NVIC_EnableIRQ>

}
 8001720:	bf00      	nop
 8001722:	3720      	adds	r7, #32
 8001724:	46bd      	mov	sp, r7
 8001726:	bd80      	pop	{r7, pc}
 8001728:	40021000 	.word	0x40021000
 800172c:	10110000 	.word	0x10110000
 8001730:	48000400 	.word	0x48000400

08001734 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001734:	b480      	push	{r7}
 8001736:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001738:	b672      	cpsid	i
}
 800173a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800173c:	e7fe      	b.n	800173c <Error_Handler+0x8>

0800173e <_ZN3PWM16set_motor_numberEv>:

bool PWM::PID_Enabled = false;
uint8_t PWM::direction = BRAKE;

uint8_t PWM::set_motor_number()
{
 800173e:	b580      	push	{r7, lr}
 8001740:	b084      	sub	sp, #16
 8001742:	af00      	add	r7, sp, #0
 8001744:	6078      	str	r0, [r7, #4]
	uint8_t motor_number = 0;
 8001746:	2300      	movs	r3, #0
 8001748:	73fb      	strb	r3, [r7, #15]

	if (HAL_GPIO_ReadPin(MN_0_GPIO_Port, MN_0_Pin) == 0) motor_number = motor_number|0b1;
 800174a:	2110      	movs	r1, #16
 800174c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001750:	f000 ff60 	bl	8002614 <HAL_GPIO_ReadPin>
 8001754:	4603      	mov	r3, r0
 8001756:	2b00      	cmp	r3, #0
 8001758:	bf0c      	ite	eq
 800175a:	2301      	moveq	r3, #1
 800175c:	2300      	movne	r3, #0
 800175e:	b2db      	uxtb	r3, r3
 8001760:	2b00      	cmp	r3, #0
 8001762:	d003      	beq.n	800176c <_ZN3PWM16set_motor_numberEv+0x2e>
 8001764:	7bfb      	ldrb	r3, [r7, #15]
 8001766:	f043 0301 	orr.w	r3, r3, #1
 800176a:	73fb      	strb	r3, [r7, #15]
	if (HAL_GPIO_ReadPin(MN_1_GPIO_Port, MN_1_Pin) == 0) motor_number = motor_number|(0b1<<1);
 800176c:	2120      	movs	r1, #32
 800176e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001772:	f000 ff4f 	bl	8002614 <HAL_GPIO_ReadPin>
 8001776:	4603      	mov	r3, r0
 8001778:	2b00      	cmp	r3, #0
 800177a:	bf0c      	ite	eq
 800177c:	2301      	moveq	r3, #1
 800177e:	2300      	movne	r3, #0
 8001780:	b2db      	uxtb	r3, r3
 8001782:	2b00      	cmp	r3, #0
 8001784:	d003      	beq.n	800178e <_ZN3PWM16set_motor_numberEv+0x50>
 8001786:	7bfb      	ldrb	r3, [r7, #15]
 8001788:	f043 0302 	orr.w	r3, r3, #2
 800178c:	73fb      	strb	r3, [r7, #15]
	if (HAL_GPIO_ReadPin(MN_2_GPIO_Port, MN_2_Pin) == 0) motor_number = motor_number|(0b1<<2);
 800178e:	2140      	movs	r1, #64	; 0x40
 8001790:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001794:	f000 ff3e 	bl	8002614 <HAL_GPIO_ReadPin>
 8001798:	4603      	mov	r3, r0
 800179a:	2b00      	cmp	r3, #0
 800179c:	bf0c      	ite	eq
 800179e:	2301      	moveq	r3, #1
 80017a0:	2300      	movne	r3, #0
 80017a2:	b2db      	uxtb	r3, r3
 80017a4:	2b00      	cmp	r3, #0
 80017a6:	d003      	beq.n	80017b0 <_ZN3PWM16set_motor_numberEv+0x72>
 80017a8:	7bfb      	ldrb	r3, [r7, #15]
 80017aa:	f043 0304 	orr.w	r3, r3, #4
 80017ae:	73fb      	strb	r3, [r7, #15]
	if (HAL_GPIO_ReadPin(MN_3_GPIO_Port, MN_3_Pin) == 0) motor_number = motor_number|(0b1<<3);
 80017b0:	2180      	movs	r1, #128	; 0x80
 80017b2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80017b6:	f000 ff2d 	bl	8002614 <HAL_GPIO_ReadPin>
 80017ba:	4603      	mov	r3, r0
 80017bc:	2b00      	cmp	r3, #0
 80017be:	bf0c      	ite	eq
 80017c0:	2301      	moveq	r3, #1
 80017c2:	2300      	movne	r3, #0
 80017c4:	b2db      	uxtb	r3, r3
 80017c6:	2b00      	cmp	r3, #0
 80017c8:	d003      	beq.n	80017d2 <_ZN3PWM16set_motor_numberEv+0x94>
 80017ca:	7bfb      	ldrb	r3, [r7, #15]
 80017cc:	f043 0308 	orr.w	r3, r3, #8
 80017d0:	73fb      	strb	r3, [r7, #15]

	return motor_number;
 80017d2:	7bfb      	ldrb	r3, [r7, #15]


}
 80017d4:	4618      	mov	r0, r3
 80017d6:	3710      	adds	r7, #16
 80017d8:	46bd      	mov	sp, r7
 80017da:	bd80      	pop	{r7, pc}

080017dc <_ZN3PWM11control_PWMEv>:

void PWM::control_PWM(void)
{
 80017dc:	b580      	push	{r7, lr}
 80017de:	b082      	sub	sp, #8
 80017e0:	af00      	add	r7, sp, #0
 80017e2:	6078      	str	r0, [r7, #4]


	this -> direction = 0b00000011&Rxdata[0];
 80017e4:	4b18      	ldr	r3, [pc, #96]	; (8001848 <_ZN3PWM11control_PWMEv+0x6c>)
 80017e6:	781b      	ldrb	r3, [r3, #0]
 80017e8:	f003 0303 	and.w	r3, r3, #3
 80017ec:	b2da      	uxtb	r2, r3
 80017ee:	4b17      	ldr	r3, [pc, #92]	; (800184c <_ZN3PWM11control_PWMEv+0x70>)
 80017f0:	701a      	strb	r2, [r3, #0]
	this -> PID_Enabled = Rxdata[0]>>6;
 80017f2:	4b15      	ldr	r3, [pc, #84]	; (8001848 <_ZN3PWM11control_PWMEv+0x6c>)
 80017f4:	781b      	ldrb	r3, [r3, #0]
 80017f6:	119b      	asrs	r3, r3, #6
 80017f8:	2b00      	cmp	r3, #0
 80017fa:	bf14      	ite	ne
 80017fc:	2301      	movne	r3, #1
 80017fe:	2300      	moveq	r3, #0
 8001800:	b2da      	uxtb	r2, r3
 8001802:	4b13      	ldr	r3, [pc, #76]	; (8001850 <_ZN3PWM11control_PWMEv+0x74>)
 8001804:	701a      	strb	r2, [r3, #0]


	if (this -> direction == CW)
 8001806:	4b11      	ldr	r3, [pc, #68]	; (800184c <_ZN3PWM11control_PWMEv+0x70>)
 8001808:	781b      	ldrb	r3, [r3, #0]
 800180a:	2b01      	cmp	r3, #1
 800180c:	d106      	bne.n	800181c <_ZN3PWM11control_PWMEv+0x40>
		this -> cw( Rxdata[ 1 ] );
 800180e:	4b0e      	ldr	r3, [pc, #56]	; (8001848 <_ZN3PWM11control_PWMEv+0x6c>)
 8001810:	785b      	ldrb	r3, [r3, #1]
 8001812:	4619      	mov	r1, r3
 8001814:	6878      	ldr	r0, [r7, #4]
 8001816:	f000 f81d 	bl	8001854 <_ZN3PWM2cwEh>
	else if (this -> direction == CCW)
		this -> ccw( Rxdata[ 1 ] );
	else if (this -> direction == BRAKE)
		this -> brake();

}
 800181a:	e011      	b.n	8001840 <_ZN3PWM11control_PWMEv+0x64>
	else if (this -> direction == CCW)
 800181c:	4b0b      	ldr	r3, [pc, #44]	; (800184c <_ZN3PWM11control_PWMEv+0x70>)
 800181e:	781b      	ldrb	r3, [r3, #0]
 8001820:	2b02      	cmp	r3, #2
 8001822:	d106      	bne.n	8001832 <_ZN3PWM11control_PWMEv+0x56>
		this -> ccw( Rxdata[ 1 ] );
 8001824:	4b08      	ldr	r3, [pc, #32]	; (8001848 <_ZN3PWM11control_PWMEv+0x6c>)
 8001826:	785b      	ldrb	r3, [r3, #1]
 8001828:	4619      	mov	r1, r3
 800182a:	6878      	ldr	r0, [r7, #4]
 800182c:	f000 f86e 	bl	800190c <_ZN3PWM3ccwEh>
}
 8001830:	e006      	b.n	8001840 <_ZN3PWM11control_PWMEv+0x64>
	else if (this -> direction == BRAKE)
 8001832:	4b06      	ldr	r3, [pc, #24]	; (800184c <_ZN3PWM11control_PWMEv+0x70>)
 8001834:	781b      	ldrb	r3, [r3, #0]
 8001836:	2b03      	cmp	r3, #3
 8001838:	d102      	bne.n	8001840 <_ZN3PWM11control_PWMEv+0x64>
		this -> brake();
 800183a:	6878      	ldr	r0, [r7, #4]
 800183c:	f000 f8c4 	bl	80019c8 <_ZN3PWM5brakeEv>
}
 8001840:	bf00      	nop
 8001842:	3708      	adds	r7, #8
 8001844:	46bd      	mov	sp, r7
 8001846:	bd80      	pop	{r7, pc}
 8001848:	200001dc 	.word	0x200001dc
 800184c:	20000000 	.word	0x20000000
 8001850:	200001e8 	.word	0x200001e8

08001854 <_ZN3PWM2cwEh>:


void PWM::cw(uint8_t pwm)
{
 8001854:	b5b0      	push	{r4, r5, r7, lr}
 8001856:	b084      	sub	sp, #16
 8001858:	af00      	add	r7, sp, #0
 800185a:	6078      	str	r0, [r7, #4]
 800185c:	460b      	mov	r3, r1
 800185e:	70fb      	strb	r3, [r7, #3]

	Function* function = new Function();
 8001860:	2001      	movs	r0, #1
 8001862:	f004 fa0b 	bl	8005c7c <_Znwj>
 8001866:	4603      	mov	r3, r0
 8001868:	60fb      	str	r3, [r7, #12]
	Feedback* feedback = new Feedback();
 800186a:	2001      	movs	r0, #1
 800186c:	f004 fa06 	bl	8005c7c <_Znwj>
 8001870:	4603      	mov	r3, r0
 8001872:	60bb      	str	r3, [r7, #8]

    if( this -> PID_Enabled == true )
 8001874:	4b23      	ldr	r3, [pc, #140]	; (8001904 <_ZN3PWM2cwEh+0xb0>)
 8001876:	781b      	ldrb	r3, [r3, #0]
 8001878:	2b01      	cmp	r3, #1
 800187a:	d119      	bne.n	80018b0 <_ZN3PWM2cwEh+0x5c>
    {
    	pwm += feedback -> PID_control( Feedback::current_speed );
 800187c:	4b22      	ldr	r3, [pc, #136]	; (8001908 <_ZN3PWM2cwEh+0xb4>)
 800187e:	881b      	ldrh	r3, [r3, #0]
 8001880:	4619      	mov	r1, r3
 8001882:	68b8      	ldr	r0, [r7, #8]
 8001884:	f7ff f99c 	bl	8000bc0 <_ZN8Feedback11PID_controlEt>
 8001888:	ec55 4b10 	vmov	r4, r5, d0
 800188c:	78fb      	ldrb	r3, [r7, #3]
 800188e:	4618      	mov	r0, r3
 8001890:	f7fe fdec 	bl	800046c <__aeabi_i2d>
 8001894:	4602      	mov	r2, r0
 8001896:	460b      	mov	r3, r1
 8001898:	4620      	mov	r0, r4
 800189a:	4629      	mov	r1, r5
 800189c:	f7fe fc9a 	bl	80001d4 <__adddf3>
 80018a0:	4602      	mov	r2, r0
 80018a2:	460b      	mov	r3, r1
 80018a4:	4610      	mov	r0, r2
 80018a6:	4619      	mov	r1, r3
 80018a8:	f7ff f90c 	bl	8000ac4 <__aeabi_d2uiz>
 80018ac:	4603      	mov	r3, r0
 80018ae:	70fb      	strb	r3, [r7, #3]
    }



	function -> outputPWM0(pwm);
 80018b0:	78fb      	ldrb	r3, [r7, #3]
 80018b2:	4619      	mov	r1, r3
 80018b4:	68f8      	ldr	r0, [r7, #12]
 80018b6:	f7ff fb67 	bl	8000f88 <_ZN8Function10outputPWM0Eh>
	function -> outputPWM1(99);
 80018ba:	2163      	movs	r1, #99	; 0x63
 80018bc:	68f8      	ldr	r0, [r7, #12]
 80018be:	f7ff fbab 	bl	8001018 <_ZN8Function10outputPWM1Eh>

//	HAL_TIM_PWM_Init(&htim1);


	HAL_GPIO_WritePin(LD_0_GPIO_Port, LD_0_Pin, GPIO_PIN_RESET);
 80018c2:	2200      	movs	r2, #0
 80018c4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80018c8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80018cc:	f000 feba 	bl	8002644 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LD_1_GPIO_Port, LD_1_Pin, GPIO_PIN_SET);
 80018d0:	2201      	movs	r2, #1
 80018d2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80018d6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80018da:	f000 feb3 	bl	8002644 <HAL_GPIO_WritePin>


	delete function;
 80018de:	68fb      	ldr	r3, [r7, #12]
 80018e0:	2b00      	cmp	r3, #0
 80018e2:	d003      	beq.n	80018ec <_ZN3PWM2cwEh+0x98>
 80018e4:	2101      	movs	r1, #1
 80018e6:	4618      	mov	r0, r3
 80018e8:	f004 f9c6 	bl	8005c78 <_ZdlPvj>
	delete feedback;
 80018ec:	68bb      	ldr	r3, [r7, #8]
 80018ee:	2b00      	cmp	r3, #0
 80018f0:	d003      	beq.n	80018fa <_ZN3PWM2cwEh+0xa6>
 80018f2:	2101      	movs	r1, #1
 80018f4:	4618      	mov	r0, r3
 80018f6:	f004 f9bf 	bl	8005c78 <_ZdlPvj>

}
 80018fa:	bf00      	nop
 80018fc:	3710      	adds	r7, #16
 80018fe:	46bd      	mov	sp, r7
 8001900:	bdb0      	pop	{r4, r5, r7, pc}
 8001902:	bf00      	nop
 8001904:	200001e8 	.word	0x200001e8
 8001908:	200000a8 	.word	0x200000a8

0800190c <_ZN3PWM3ccwEh>:
void PWM::ccw(uint8_t pwm)
{
 800190c:	b5b0      	push	{r4, r5, r7, lr}
 800190e:	b084      	sub	sp, #16
 8001910:	af00      	add	r7, sp, #0
 8001912:	6078      	str	r0, [r7, #4]
 8001914:	460b      	mov	r3, r1
 8001916:	70fb      	strb	r3, [r7, #3]

	Function* function = new Function();
 8001918:	2001      	movs	r0, #1
 800191a:	f004 f9af 	bl	8005c7c <_Znwj>
 800191e:	4603      	mov	r3, r0
 8001920:	60fb      	str	r3, [r7, #12]
	Feedback* feedback = new Feedback();
 8001922:	2001      	movs	r0, #1
 8001924:	f004 f9aa 	bl	8005c7c <_Znwj>
 8001928:	4603      	mov	r3, r0
 800192a:	60bb      	str	r3, [r7, #8]

    if( this -> PID_Enabled == true )
 800192c:	4b24      	ldr	r3, [pc, #144]	; (80019c0 <_ZN3PWM3ccwEh+0xb4>)
 800192e:	781b      	ldrb	r3, [r3, #0]
 8001930:	2b01      	cmp	r3, #1
 8001932:	d119      	bne.n	8001968 <_ZN3PWM3ccwEh+0x5c>
    {
    	pwm += feedback -> PID_control( Feedback::current_speed );
 8001934:	4b23      	ldr	r3, [pc, #140]	; (80019c4 <_ZN3PWM3ccwEh+0xb8>)
 8001936:	881b      	ldrh	r3, [r3, #0]
 8001938:	4619      	mov	r1, r3
 800193a:	68b8      	ldr	r0, [r7, #8]
 800193c:	f7ff f940 	bl	8000bc0 <_ZN8Feedback11PID_controlEt>
 8001940:	ec55 4b10 	vmov	r4, r5, d0
 8001944:	78fb      	ldrb	r3, [r7, #3]
 8001946:	4618      	mov	r0, r3
 8001948:	f7fe fd90 	bl	800046c <__aeabi_i2d>
 800194c:	4602      	mov	r2, r0
 800194e:	460b      	mov	r3, r1
 8001950:	4620      	mov	r0, r4
 8001952:	4629      	mov	r1, r5
 8001954:	f7fe fc3e 	bl	80001d4 <__adddf3>
 8001958:	4602      	mov	r2, r0
 800195a:	460b      	mov	r3, r1
 800195c:	4610      	mov	r0, r2
 800195e:	4619      	mov	r1, r3
 8001960:	f7ff f8b0 	bl	8000ac4 <__aeabi_d2uiz>
 8001964:	4603      	mov	r3, r0
 8001966:	70fb      	strb	r3, [r7, #3]
    }


	function -> outputPWM0(1);
 8001968:	2101      	movs	r1, #1
 800196a:	68f8      	ldr	r0, [r7, #12]
 800196c:	f7ff fb0c 	bl	8000f88 <_ZN8Function10outputPWM0Eh>
	function -> outputPWM1(99-pwm);
 8001970:	78fb      	ldrb	r3, [r7, #3]
 8001972:	f1c3 0363 	rsb	r3, r3, #99	; 0x63
 8001976:	b2db      	uxtb	r3, r3
 8001978:	4619      	mov	r1, r3
 800197a:	68f8      	ldr	r0, [r7, #12]
 800197c:	f7ff fb4c 	bl	8001018 <_ZN8Function10outputPWM1Eh>

//	HAL_TIM_PWM_Init(&htim1);

	HAL_GPIO_WritePin(LD_0_GPIO_Port, LD_0_Pin, GPIO_PIN_SET);
 8001980:	2201      	movs	r2, #1
 8001982:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001986:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800198a:	f000 fe5b 	bl	8002644 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LD_1_GPIO_Port, LD_1_Pin, GPIO_PIN_RESET);
 800198e:	2200      	movs	r2, #0
 8001990:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001994:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001998:	f000 fe54 	bl	8002644 <HAL_GPIO_WritePin>



	delete function;
 800199c:	68fb      	ldr	r3, [r7, #12]
 800199e:	2b00      	cmp	r3, #0
 80019a0:	d003      	beq.n	80019aa <_ZN3PWM3ccwEh+0x9e>
 80019a2:	2101      	movs	r1, #1
 80019a4:	4618      	mov	r0, r3
 80019a6:	f004 f967 	bl	8005c78 <_ZdlPvj>
	delete feedback;
 80019aa:	68bb      	ldr	r3, [r7, #8]
 80019ac:	2b00      	cmp	r3, #0
 80019ae:	d003      	beq.n	80019b8 <_ZN3PWM3ccwEh+0xac>
 80019b0:	2101      	movs	r1, #1
 80019b2:	4618      	mov	r0, r3
 80019b4:	f004 f960 	bl	8005c78 <_ZdlPvj>

}
 80019b8:	bf00      	nop
 80019ba:	3710      	adds	r7, #16
 80019bc:	46bd      	mov	sp, r7
 80019be:	bdb0      	pop	{r4, r5, r7, pc}
 80019c0:	200001e8 	.word	0x200001e8
 80019c4:	200000a8 	.word	0x200000a8

080019c8 <_ZN3PWM5brakeEv>:
void PWM::brake(void)
{
 80019c8:	b580      	push	{r7, lr}
 80019ca:	b084      	sub	sp, #16
 80019cc:	af00      	add	r7, sp, #0
 80019ce:	6078      	str	r0, [r7, #4]

	Function* function = new Function();
 80019d0:	2001      	movs	r0, #1
 80019d2:	f004 f953 	bl	8005c7c <_Znwj>
 80019d6:	4603      	mov	r3, r0
 80019d8:	60fb      	str	r3, [r7, #12]

	function -> outputPWM0(0);
 80019da:	2100      	movs	r1, #0
 80019dc:	68f8      	ldr	r0, [r7, #12]
 80019de:	f7ff fad3 	bl	8000f88 <_ZN8Function10outputPWM0Eh>
	function -> outputPWM1(99);
 80019e2:	2163      	movs	r1, #99	; 0x63
 80019e4:	68f8      	ldr	r0, [r7, #12]
 80019e6:	f7ff fb17 	bl	8001018 <_ZN8Function10outputPWM1Eh>

	HAL_TIM_PWM_Init(&htim1);
 80019ea:	480e      	ldr	r0, [pc, #56]	; (8001a24 <_ZN3PWM5brakeEv+0x5c>)
 80019ec:	f002 f97e 	bl	8003cec <HAL_TIM_PWM_Init>

	HAL_GPIO_WritePin(LD_0_GPIO_Port, LD_0_Pin, GPIO_PIN_SET);
 80019f0:	2201      	movs	r2, #1
 80019f2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80019f6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80019fa:	f000 fe23 	bl	8002644 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LD_1_GPIO_Port, LD_1_Pin, GPIO_PIN_SET);
 80019fe:	2201      	movs	r2, #1
 8001a00:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001a04:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001a08:	f000 fe1c 	bl	8002644 <HAL_GPIO_WritePin>

	delete function;
 8001a0c:	68fb      	ldr	r3, [r7, #12]
 8001a0e:	2b00      	cmp	r3, #0
 8001a10:	d003      	beq.n	8001a1a <_ZN3PWM5brakeEv+0x52>
 8001a12:	2101      	movs	r1, #1
 8001a14:	4618      	mov	r0, r3
 8001a16:	f004 f92f 	bl	8005c78 <_ZdlPvj>

}
 8001a1a:	bf00      	nop
 8001a1c:	3710      	adds	r7, #16
 8001a1e:	46bd      	mov	sp, r7
 8001a20:	bd80      	pop	{r7, pc}
 8001a22:	bf00      	nop
 8001a24:	200000c0 	.word	0x200000c0

08001a28 <_ZN3PWM11disable_PIDEv>:
}
*/


void PWM::disable_PID()
{
 8001a28:	b480      	push	{r7}
 8001a2a:	b083      	sub	sp, #12
 8001a2c:	af00      	add	r7, sp, #0
 8001a2e:	6078      	str	r0, [r7, #4]
	this -> PID_Enabled = false;
 8001a30:	4b04      	ldr	r3, [pc, #16]	; (8001a44 <_ZN3PWM11disable_PIDEv+0x1c>)
 8001a32:	2200      	movs	r2, #0
 8001a34:	701a      	strb	r2, [r3, #0]
}
 8001a36:	bf00      	nop
 8001a38:	370c      	adds	r7, #12
 8001a3a:	46bd      	mov	sp, r7
 8001a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a40:	4770      	bx	lr
 8001a42:	bf00      	nop
 8001a44:	200001e8 	.word	0x200001e8

08001a48 <_ZN3PWM10enable_PIDEv>:

void PWM::enable_PID()
{
 8001a48:	b480      	push	{r7}
 8001a4a:	b083      	sub	sp, #12
 8001a4c:	af00      	add	r7, sp, #0
 8001a4e:	6078      	str	r0, [r7, #4]
	this -> PID_Enabled = true;
 8001a50:	4b04      	ldr	r3, [pc, #16]	; (8001a64 <_ZN3PWM10enable_PIDEv+0x1c>)
 8001a52:	2201      	movs	r2, #1
 8001a54:	701a      	strb	r2, [r3, #0]
}
 8001a56:	bf00      	nop
 8001a58:	370c      	adds	r7, #12
 8001a5a:	46bd      	mov	sp, r7
 8001a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a60:	4770      	bx	lr
 8001a62:	bf00      	nop
 8001a64:	200001e8 	.word	0x200001e8

08001a68 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001a68:	b480      	push	{r7}
 8001a6a:	b083      	sub	sp, #12
 8001a6c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a6e:	4b0f      	ldr	r3, [pc, #60]	; (8001aac <HAL_MspInit+0x44>)
 8001a70:	699b      	ldr	r3, [r3, #24]
 8001a72:	4a0e      	ldr	r2, [pc, #56]	; (8001aac <HAL_MspInit+0x44>)
 8001a74:	f043 0301 	orr.w	r3, r3, #1
 8001a78:	6193      	str	r3, [r2, #24]
 8001a7a:	4b0c      	ldr	r3, [pc, #48]	; (8001aac <HAL_MspInit+0x44>)
 8001a7c:	699b      	ldr	r3, [r3, #24]
 8001a7e:	f003 0301 	and.w	r3, r3, #1
 8001a82:	607b      	str	r3, [r7, #4]
 8001a84:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001a86:	4b09      	ldr	r3, [pc, #36]	; (8001aac <HAL_MspInit+0x44>)
 8001a88:	69db      	ldr	r3, [r3, #28]
 8001a8a:	4a08      	ldr	r2, [pc, #32]	; (8001aac <HAL_MspInit+0x44>)
 8001a8c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001a90:	61d3      	str	r3, [r2, #28]
 8001a92:	4b06      	ldr	r3, [pc, #24]	; (8001aac <HAL_MspInit+0x44>)
 8001a94:	69db      	ldr	r3, [r3, #28]
 8001a96:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a9a:	603b      	str	r3, [r7, #0]
 8001a9c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001a9e:	bf00      	nop
 8001aa0:	370c      	adds	r7, #12
 8001aa2:	46bd      	mov	sp, r7
 8001aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aa8:	4770      	bx	lr
 8001aaa:	bf00      	nop
 8001aac:	40021000 	.word	0x40021000

08001ab0 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8001ab0:	b480      	push	{r7}
 8001ab2:	b085      	sub	sp, #20
 8001ab4:	af00      	add	r7, sp, #0
 8001ab6:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	4a0a      	ldr	r2, [pc, #40]	; (8001ae8 <HAL_TIM_PWM_MspInit+0x38>)
 8001abe:	4293      	cmp	r3, r2
 8001ac0:	d10b      	bne.n	8001ada <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001ac2:	4b0a      	ldr	r3, [pc, #40]	; (8001aec <HAL_TIM_PWM_MspInit+0x3c>)
 8001ac4:	699b      	ldr	r3, [r3, #24]
 8001ac6:	4a09      	ldr	r2, [pc, #36]	; (8001aec <HAL_TIM_PWM_MspInit+0x3c>)
 8001ac8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001acc:	6193      	str	r3, [r2, #24]
 8001ace:	4b07      	ldr	r3, [pc, #28]	; (8001aec <HAL_TIM_PWM_MspInit+0x3c>)
 8001ad0:	699b      	ldr	r3, [r3, #24]
 8001ad2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001ad6:	60fb      	str	r3, [r7, #12]
 8001ad8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8001ada:	bf00      	nop
 8001adc:	3714      	adds	r7, #20
 8001ade:	46bd      	mov	sp, r7
 8001ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ae4:	4770      	bx	lr
 8001ae6:	bf00      	nop
 8001ae8:	40012c00 	.word	0x40012c00
 8001aec:	40021000 	.word	0x40021000

08001af0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001af0:	b580      	push	{r7, lr}
 8001af2:	b084      	sub	sp, #16
 8001af4:	af00      	add	r7, sp, #0
 8001af6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	4a0d      	ldr	r2, [pc, #52]	; (8001b34 <HAL_TIM_Base_MspInit+0x44>)
 8001afe:	4293      	cmp	r3, r2
 8001b00:	d113      	bne.n	8001b2a <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8001b02:	4b0d      	ldr	r3, [pc, #52]	; (8001b38 <HAL_TIM_Base_MspInit+0x48>)
 8001b04:	69db      	ldr	r3, [r3, #28]
 8001b06:	4a0c      	ldr	r2, [pc, #48]	; (8001b38 <HAL_TIM_Base_MspInit+0x48>)
 8001b08:	f043 0310 	orr.w	r3, r3, #16
 8001b0c:	61d3      	str	r3, [r2, #28]
 8001b0e:	4b0a      	ldr	r3, [pc, #40]	; (8001b38 <HAL_TIM_Base_MspInit+0x48>)
 8001b10:	69db      	ldr	r3, [r3, #28]
 8001b12:	f003 0310 	and.w	r3, r3, #16
 8001b16:	60fb      	str	r3, [r7, #12]
 8001b18:	68fb      	ldr	r3, [r7, #12]
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC1_IRQn, 1, 0);
 8001b1a:	2200      	movs	r2, #0
 8001b1c:	2101      	movs	r1, #1
 8001b1e:	2036      	movs	r0, #54	; 0x36
 8001b20:	f000 fb55 	bl	80021ce <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC1_IRQn);
 8001b24:	2036      	movs	r0, #54	; 0x36
 8001b26:	f000 fb6e 	bl	8002206 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }

}
 8001b2a:	bf00      	nop
 8001b2c:	3710      	adds	r7, #16
 8001b2e:	46bd      	mov	sp, r7
 8001b30:	bd80      	pop	{r7, pc}
 8001b32:	bf00      	nop
 8001b34:	40001000 	.word	0x40001000
 8001b38:	40021000 	.word	0x40021000

08001b3c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001b3c:	b580      	push	{r7, lr}
 8001b3e:	b08a      	sub	sp, #40	; 0x28
 8001b40:	af00      	add	r7, sp, #0
 8001b42:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b44:	f107 0314 	add.w	r3, r7, #20
 8001b48:	2200      	movs	r2, #0
 8001b4a:	601a      	str	r2, [r3, #0]
 8001b4c:	605a      	str	r2, [r3, #4]
 8001b4e:	609a      	str	r2, [r3, #8]
 8001b50:	60da      	str	r2, [r3, #12]
 8001b52:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	4a31      	ldr	r2, [pc, #196]	; (8001c20 <HAL_TIM_MspPostInit+0xe4>)
 8001b5a:	4293      	cmp	r3, r2
 8001b5c:	d15b      	bne.n	8001c16 <HAL_TIM_MspPostInit+0xda>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b5e:	4b31      	ldr	r3, [pc, #196]	; (8001c24 <HAL_TIM_MspPostInit+0xe8>)
 8001b60:	695b      	ldr	r3, [r3, #20]
 8001b62:	4a30      	ldr	r2, [pc, #192]	; (8001c24 <HAL_TIM_MspPostInit+0xe8>)
 8001b64:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001b68:	6153      	str	r3, [r2, #20]
 8001b6a:	4b2e      	ldr	r3, [pc, #184]	; (8001c24 <HAL_TIM_MspPostInit+0xe8>)
 8001b6c:	695b      	ldr	r3, [r3, #20]
 8001b6e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001b72:	613b      	str	r3, [r7, #16]
 8001b74:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b76:	4b2b      	ldr	r3, [pc, #172]	; (8001c24 <HAL_TIM_MspPostInit+0xe8>)
 8001b78:	695b      	ldr	r3, [r3, #20]
 8001b7a:	4a2a      	ldr	r2, [pc, #168]	; (8001c24 <HAL_TIM_MspPostInit+0xe8>)
 8001b7c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001b80:	6153      	str	r3, [r2, #20]
 8001b82:	4b28      	ldr	r3, [pc, #160]	; (8001c24 <HAL_TIM_MspPostInit+0xe8>)
 8001b84:	695b      	ldr	r3, [r3, #20]
 8001b86:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b8a:	60fb      	str	r3, [r7, #12]
 8001b8c:	68fb      	ldr	r3, [r7, #12]
    PB0     ------> TIM1_CH2N
    PB1     ------> TIM1_CH3N
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001b8e:	2301      	movs	r3, #1
 8001b90:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b92:	2302      	movs	r3, #2
 8001b94:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001b96:	2301      	movs	r3, #1
 8001b98:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b9a:	2300      	movs	r3, #0
 8001b9c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8001b9e:	2306      	movs	r3, #6
 8001ba0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ba2:	f107 0314 	add.w	r3, r7, #20
 8001ba6:	4619      	mov	r1, r3
 8001ba8:	481f      	ldr	r0, [pc, #124]	; (8001c28 <HAL_TIM_MspPostInit+0xec>)
 8001baa:	f000 fbc1 	bl	8002330 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001bae:	2302      	movs	r3, #2
 8001bb0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bb2:	2302      	movs	r3, #2
 8001bb4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bb6:	2300      	movs	r3, #0
 8001bb8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bba:	2300      	movs	r3, #0
 8001bbc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8001bbe:	2306      	movs	r3, #6
 8001bc0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001bc2:	f107 0314 	add.w	r3, r7, #20
 8001bc6:	4619      	mov	r1, r3
 8001bc8:	4817      	ldr	r0, [pc, #92]	; (8001c28 <HAL_TIM_MspPostInit+0xec>)
 8001bca:	f000 fbb1 	bl	8002330 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001bce:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001bd2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bd4:	2302      	movs	r3, #2
 8001bd6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001bd8:	2301      	movs	r3, #1
 8001bda:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bdc:	2300      	movs	r3, #0
 8001bde:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8001be0:	2306      	movs	r3, #6
 8001be2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001be4:	f107 0314 	add.w	r3, r7, #20
 8001be8:	4619      	mov	r1, r3
 8001bea:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001bee:	f000 fb9f 	bl	8002330 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001bf2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001bf6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bf8:	2302      	movs	r3, #2
 8001bfa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bfc:	2300      	movs	r3, #0
 8001bfe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c00:	2300      	movs	r3, #0
 8001c02:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8001c04:	2306      	movs	r3, #6
 8001c06:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c08:	f107 0314 	add.w	r3, r7, #20
 8001c0c:	4619      	mov	r1, r3
 8001c0e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001c12:	f000 fb8d 	bl	8002330 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8001c16:	bf00      	nop
 8001c18:	3728      	adds	r7, #40	; 0x28
 8001c1a:	46bd      	mov	sp, r7
 8001c1c:	bd80      	pop	{r7, pc}
 8001c1e:	bf00      	nop
 8001c20:	40012c00 	.word	0x40012c00
 8001c24:	40021000 	.word	0x40021000
 8001c28:	48000400 	.word	0x48000400

08001c2c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001c2c:	b580      	push	{r7, lr}
 8001c2e:	b08a      	sub	sp, #40	; 0x28
 8001c30:	af00      	add	r7, sp, #0
 8001c32:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c34:	f107 0314 	add.w	r3, r7, #20
 8001c38:	2200      	movs	r2, #0
 8001c3a:	601a      	str	r2, [r3, #0]
 8001c3c:	605a      	str	r2, [r3, #4]
 8001c3e:	609a      	str	r2, [r3, #8]
 8001c40:	60da      	str	r2, [r3, #12]
 8001c42:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	4a1c      	ldr	r2, [pc, #112]	; (8001cbc <HAL_UART_MspInit+0x90>)
 8001c4a:	4293      	cmp	r3, r2
 8001c4c:	d131      	bne.n	8001cb2 <HAL_UART_MspInit+0x86>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001c4e:	4b1c      	ldr	r3, [pc, #112]	; (8001cc0 <HAL_UART_MspInit+0x94>)
 8001c50:	69db      	ldr	r3, [r3, #28]
 8001c52:	4a1b      	ldr	r2, [pc, #108]	; (8001cc0 <HAL_UART_MspInit+0x94>)
 8001c54:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001c58:	61d3      	str	r3, [r2, #28]
 8001c5a:	4b19      	ldr	r3, [pc, #100]	; (8001cc0 <HAL_UART_MspInit+0x94>)
 8001c5c:	69db      	ldr	r3, [r3, #28]
 8001c5e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c62:	613b      	str	r3, [r7, #16]
 8001c64:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c66:	4b16      	ldr	r3, [pc, #88]	; (8001cc0 <HAL_UART_MspInit+0x94>)
 8001c68:	695b      	ldr	r3, [r3, #20]
 8001c6a:	4a15      	ldr	r2, [pc, #84]	; (8001cc0 <HAL_UART_MspInit+0x94>)
 8001c6c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001c70:	6153      	str	r3, [r2, #20]
 8001c72:	4b13      	ldr	r3, [pc, #76]	; (8001cc0 <HAL_UART_MspInit+0x94>)
 8001c74:	695b      	ldr	r3, [r3, #20]
 8001c76:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c7a:	60fb      	str	r3, [r7, #12]
 8001c7c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA15     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_15;
 8001c7e:	f248 0304 	movw	r3, #32772	; 0x8004
 8001c82:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c84:	2302      	movs	r3, #2
 8001c86:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c88:	2300      	movs	r3, #0
 8001c8a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001c8c:	2303      	movs	r3, #3
 8001c8e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001c90:	2307      	movs	r3, #7
 8001c92:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c94:	f107 0314 	add.w	r3, r7, #20
 8001c98:	4619      	mov	r1, r3
 8001c9a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001c9e:	f000 fb47 	bl	8002330 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001ca2:	2200      	movs	r2, #0
 8001ca4:	2100      	movs	r1, #0
 8001ca6:	2026      	movs	r0, #38	; 0x26
 8001ca8:	f000 fa91 	bl	80021ce <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001cac:	2026      	movs	r0, #38	; 0x26
 8001cae:	f000 faaa 	bl	8002206 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001cb2:	bf00      	nop
 8001cb4:	3728      	adds	r7, #40	; 0x28
 8001cb6:	46bd      	mov	sp, r7
 8001cb8:	bd80      	pop	{r7, pc}
 8001cba:	bf00      	nop
 8001cbc:	40004400 	.word	0x40004400
 8001cc0:	40021000 	.word	0x40021000

08001cc4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001cc4:	b480      	push	{r7}
 8001cc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001cc8:	e7fe      	b.n	8001cc8 <NMI_Handler+0x4>

08001cca <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001cca:	b480      	push	{r7}
 8001ccc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001cce:	e7fe      	b.n	8001cce <HardFault_Handler+0x4>

08001cd0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001cd0:	b480      	push	{r7}
 8001cd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001cd4:	e7fe      	b.n	8001cd4 <MemManage_Handler+0x4>

08001cd6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001cd6:	b480      	push	{r7}
 8001cd8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001cda:	e7fe      	b.n	8001cda <BusFault_Handler+0x4>

08001cdc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001cdc:	b480      	push	{r7}
 8001cde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001ce0:	e7fe      	b.n	8001ce0 <UsageFault_Handler+0x4>

08001ce2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001ce2:	b480      	push	{r7}
 8001ce4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001ce6:	bf00      	nop
 8001ce8:	46bd      	mov	sp, r7
 8001cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cee:	4770      	bx	lr

08001cf0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001cf0:	b480      	push	{r7}
 8001cf2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001cf4:	bf00      	nop
 8001cf6:	46bd      	mov	sp, r7
 8001cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cfc:	4770      	bx	lr

08001cfe <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001cfe:	b480      	push	{r7}
 8001d00:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001d02:	bf00      	nop
 8001d04:	46bd      	mov	sp, r7
 8001d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d0a:	4770      	bx	lr

08001d0c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001d0c:	b580      	push	{r7, lr}
 8001d0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001d10:	f000 f94c 	bl	8001fac <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001d14:	bf00      	nop
 8001d16:	bd80      	pop	{r7, pc}

08001d18 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line 1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8001d18:	b580      	push	{r7, lr}
 8001d1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 8001d1c:	2002      	movs	r0, #2
 8001d1e:	f000 fca9 	bl	8002674 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */
  encoder -> EN_1();
 8001d22:	4b03      	ldr	r3, [pc, #12]	; (8001d30 <EXTI1_IRQHandler+0x18>)
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	4618      	mov	r0, r3
 8001d28:	f7ff fa06 	bl	8001138 <_ZN7Encoder4EN_1Ev>

  /* USER CODE END EXTI1_IRQn 1 */
}
 8001d2c:	bf00      	nop
 8001d2e:	bd80      	pop	{r7, pc}
 8001d30:	200001ec 	.word	0x200001ec

08001d34 <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line 3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 8001d34:	b580      	push	{r7, lr}
 8001d36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 8001d38:	2008      	movs	r0, #8
 8001d3a:	f000 fc9b 	bl	8002674 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */
  encoder -> EN_3();
 8001d3e:	4b03      	ldr	r3, [pc, #12]	; (8001d4c <EXTI3_IRQHandler+0x18>)
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	4618      	mov	r0, r3
 8001d44:	f7ff f9b0 	bl	80010a8 <_ZN7Encoder4EN_3Ev>
  /* USER CODE END EXTI3_IRQn 1 */
}
 8001d48:	bf00      	nop
 8001d4a:	bd80      	pop	{r7, pc}
 8001d4c:	200001ec 	.word	0x200001ec

08001d50 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXT line 26.
  */
void USART2_IRQHandler(void)
{
 8001d50:	b580      	push	{r7, lr}
 8001d52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001d54:	4802      	ldr	r0, [pc, #8]	; (8001d60 <USART2_IRQHandler+0x10>)
 8001d56:	f003 f90d 	bl	8004f74 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001d5a:	bf00      	nop
 8001d5c:	bd80      	pop	{r7, pc}
 8001d5e:	bf00      	nop
 8001d60:	20000158 	.word	0x20000158

08001d64 <TIM6_DAC1_IRQHandler>:

/**
  * @brief This function handles TIM6 global and DAC1 underrun error interrupts.
  */
void TIM6_DAC1_IRQHandler(void)
{
 8001d64:	b580      	push	{r7, lr}
 8001d66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC1_IRQn 0 */

  /* USER CODE END TIM6_DAC1_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001d68:	4806      	ldr	r0, [pc, #24]	; (8001d84 <TIM6_DAC1_IRQHandler+0x20>)
 8001d6a:	f002 f903 	bl	8003f74 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC1_IRQn 1 */

//  target_speed = (uint16_t)(( Rxdata[2] << 8 ) | ( Rxdata[3] ));
  Feedback::current_speed = feedback -> current_speed_calc();
 8001d6e:	4b06      	ldr	r3, [pc, #24]	; (8001d88 <TIM6_DAC1_IRQHandler+0x24>)
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	4618      	mov	r0, r3
 8001d74:	f7fe fec8 	bl	8000b08 <_ZN8Feedback18current_speed_calcEv>
 8001d78:	4603      	mov	r3, r0
 8001d7a:	461a      	mov	r2, r3
 8001d7c:	4b03      	ldr	r3, [pc, #12]	; (8001d8c <TIM6_DAC1_IRQHandler+0x28>)
 8001d7e:	801a      	strh	r2, [r3, #0]
//  current_speed = feedback -> current_speed_calc();
//  speed_diff = feedback -> speed_diff_calc( (uint16_t)(( Rxdata[2] << 8 ) | ( Rxdata[3] )), Feedback::current_speed );

  /* USER CODE END TIM6_DAC1_IRQn 1 */
}
 8001d80:	bf00      	nop
 8001d82:	bd80      	pop	{r7, pc}
 8001d84:	2000010c 	.word	0x2000010c
 8001d88:	200001f4 	.word	0x200001f4
 8001d8c:	200000a8 	.word	0x200000a8

08001d90 <_Z41__static_initialization_and_destruction_0ii>:
 8001d90:	b580      	push	{r7, lr}
 8001d92:	b082      	sub	sp, #8
 8001d94:	af00      	add	r7, sp, #0
 8001d96:	6078      	str	r0, [r7, #4]
 8001d98:	6039      	str	r1, [r7, #0]
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	2b01      	cmp	r3, #1
 8001d9e:	d119      	bne.n	8001dd4 <_Z41__static_initialization_and_destruction_0ii+0x44>
 8001da0:	683b      	ldr	r3, [r7, #0]
 8001da2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001da6:	4293      	cmp	r3, r2
 8001da8:	d114      	bne.n	8001dd4 <_Z41__static_initialization_and_destruction_0ii+0x44>
Encoder* encoder = new Encoder();
 8001daa:	2001      	movs	r0, #1
 8001dac:	f003 ff66 	bl	8005c7c <_Znwj>
 8001db0:	4603      	mov	r3, r0
 8001db2:	461a      	mov	r2, r3
 8001db4:	4b09      	ldr	r3, [pc, #36]	; (8001ddc <_Z41__static_initialization_and_destruction_0ii+0x4c>)
 8001db6:	601a      	str	r2, [r3, #0]
PWM* pwm = new PWM();
 8001db8:	2001      	movs	r0, #1
 8001dba:	f003 ff5f 	bl	8005c7c <_Znwj>
 8001dbe:	4603      	mov	r3, r0
 8001dc0:	461a      	mov	r2, r3
 8001dc2:	4b07      	ldr	r3, [pc, #28]	; (8001de0 <_Z41__static_initialization_and_destruction_0ii+0x50>)
 8001dc4:	601a      	str	r2, [r3, #0]
Feedback* feedback = new Feedback();
 8001dc6:	2001      	movs	r0, #1
 8001dc8:	f003 ff58 	bl	8005c7c <_Znwj>
 8001dcc:	4603      	mov	r3, r0
 8001dce:	461a      	mov	r2, r3
 8001dd0:	4b04      	ldr	r3, [pc, #16]	; (8001de4 <_Z41__static_initialization_and_destruction_0ii+0x54>)
 8001dd2:	601a      	str	r2, [r3, #0]
}
 8001dd4:	bf00      	nop
 8001dd6:	3708      	adds	r7, #8
 8001dd8:	46bd      	mov	sp, r7
 8001dda:	bd80      	pop	{r7, pc}
 8001ddc:	200001ec 	.word	0x200001ec
 8001de0:	200001f0 	.word	0x200001f0
 8001de4:	200001f4 	.word	0x200001f4

08001de8 <_GLOBAL__sub_I_current_speed>:
 8001de8:	b580      	push	{r7, lr}
 8001dea:	af00      	add	r7, sp, #0
 8001dec:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8001df0:	2001      	movs	r0, #1
 8001df2:	f7ff ffcd 	bl	8001d90 <_Z41__static_initialization_and_destruction_0ii>
 8001df6:	bd80      	pop	{r7, pc}

08001df8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001df8:	b480      	push	{r7}
 8001dfa:	af00      	add	r7, sp, #0
	return 1;
 8001dfc:	2301      	movs	r3, #1
}
 8001dfe:	4618      	mov	r0, r3
 8001e00:	46bd      	mov	sp, r7
 8001e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e06:	4770      	bx	lr

08001e08 <_kill>:

int _kill(int pid, int sig)
{
 8001e08:	b580      	push	{r7, lr}
 8001e0a:	b082      	sub	sp, #8
 8001e0c:	af00      	add	r7, sp, #0
 8001e0e:	6078      	str	r0, [r7, #4]
 8001e10:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001e12:	f003 ff57 	bl	8005cc4 <__errno>
 8001e16:	4603      	mov	r3, r0
 8001e18:	2216      	movs	r2, #22
 8001e1a:	601a      	str	r2, [r3, #0]
	return -1;
 8001e1c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001e20:	4618      	mov	r0, r3
 8001e22:	3708      	adds	r7, #8
 8001e24:	46bd      	mov	sp, r7
 8001e26:	bd80      	pop	{r7, pc}

08001e28 <_exit>:

void _exit (int status)
{
 8001e28:	b580      	push	{r7, lr}
 8001e2a:	b082      	sub	sp, #8
 8001e2c:	af00      	add	r7, sp, #0
 8001e2e:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001e30:	f04f 31ff 	mov.w	r1, #4294967295
 8001e34:	6878      	ldr	r0, [r7, #4]
 8001e36:	f7ff ffe7 	bl	8001e08 <_kill>
	while (1) {}		/* Make sure we hang here */
 8001e3a:	e7fe      	b.n	8001e3a <_exit+0x12>

08001e3c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001e3c:	b580      	push	{r7, lr}
 8001e3e:	b086      	sub	sp, #24
 8001e40:	af00      	add	r7, sp, #0
 8001e42:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001e44:	4a14      	ldr	r2, [pc, #80]	; (8001e98 <_sbrk+0x5c>)
 8001e46:	4b15      	ldr	r3, [pc, #84]	; (8001e9c <_sbrk+0x60>)
 8001e48:	1ad3      	subs	r3, r2, r3
 8001e4a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001e4c:	697b      	ldr	r3, [r7, #20]
 8001e4e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001e50:	4b13      	ldr	r3, [pc, #76]	; (8001ea0 <_sbrk+0x64>)
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	2b00      	cmp	r3, #0
 8001e56:	d102      	bne.n	8001e5e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001e58:	4b11      	ldr	r3, [pc, #68]	; (8001ea0 <_sbrk+0x64>)
 8001e5a:	4a12      	ldr	r2, [pc, #72]	; (8001ea4 <_sbrk+0x68>)
 8001e5c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001e5e:	4b10      	ldr	r3, [pc, #64]	; (8001ea0 <_sbrk+0x64>)
 8001e60:	681a      	ldr	r2, [r3, #0]
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	4413      	add	r3, r2
 8001e66:	693a      	ldr	r2, [r7, #16]
 8001e68:	429a      	cmp	r2, r3
 8001e6a:	d207      	bcs.n	8001e7c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001e6c:	f003 ff2a 	bl	8005cc4 <__errno>
 8001e70:	4603      	mov	r3, r0
 8001e72:	220c      	movs	r2, #12
 8001e74:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001e76:	f04f 33ff 	mov.w	r3, #4294967295
 8001e7a:	e009      	b.n	8001e90 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001e7c:	4b08      	ldr	r3, [pc, #32]	; (8001ea0 <_sbrk+0x64>)
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001e82:	4b07      	ldr	r3, [pc, #28]	; (8001ea0 <_sbrk+0x64>)
 8001e84:	681a      	ldr	r2, [r3, #0]
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	4413      	add	r3, r2
 8001e8a:	4a05      	ldr	r2, [pc, #20]	; (8001ea0 <_sbrk+0x64>)
 8001e8c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001e8e:	68fb      	ldr	r3, [r7, #12]
}
 8001e90:	4618      	mov	r0, r3
 8001e92:	3718      	adds	r7, #24
 8001e94:	46bd      	mov	sp, r7
 8001e96:	bd80      	pop	{r7, pc}
 8001e98:	20003000 	.word	0x20003000
 8001e9c:	00000400 	.word	0x00000400
 8001ea0:	200001f8 	.word	0x200001f8
 8001ea4:	20000220 	.word	0x20000220

08001ea8 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001ea8:	b480      	push	{r7}
 8001eaa:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001eac:	4b06      	ldr	r3, [pc, #24]	; (8001ec8 <SystemInit+0x20>)
 8001eae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001eb2:	4a05      	ldr	r2, [pc, #20]	; (8001ec8 <SystemInit+0x20>)
 8001eb4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001eb8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001ebc:	bf00      	nop
 8001ebe:	46bd      	mov	sp, r7
 8001ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ec4:	4770      	bx	lr
 8001ec6:	bf00      	nop
 8001ec8:	e000ed00 	.word	0xe000ed00

08001ecc <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001ecc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001f04 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001ed0:	480d      	ldr	r0, [pc, #52]	; (8001f08 <LoopForever+0x6>)
  ldr r1, =_edata
 8001ed2:	490e      	ldr	r1, [pc, #56]	; (8001f0c <LoopForever+0xa>)
  ldr r2, =_sidata
 8001ed4:	4a0e      	ldr	r2, [pc, #56]	; (8001f10 <LoopForever+0xe>)
  movs r3, #0
 8001ed6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001ed8:	e002      	b.n	8001ee0 <LoopCopyDataInit>

08001eda <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001eda:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001edc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001ede:	3304      	adds	r3, #4

08001ee0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001ee0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001ee2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001ee4:	d3f9      	bcc.n	8001eda <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001ee6:	4a0b      	ldr	r2, [pc, #44]	; (8001f14 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001ee8:	4c0b      	ldr	r4, [pc, #44]	; (8001f18 <LoopForever+0x16>)
  movs r3, #0
 8001eea:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001eec:	e001      	b.n	8001ef2 <LoopFillZerobss>

08001eee <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001eee:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001ef0:	3204      	adds	r2, #4

08001ef2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001ef2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001ef4:	d3fb      	bcc.n	8001eee <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001ef6:	f7ff ffd7 	bl	8001ea8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001efa:	f003 fee9 	bl	8005cd0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001efe:	f7ff f9ad 	bl	800125c <main>

08001f02 <LoopForever>:

LoopForever:
    b LoopForever
 8001f02:	e7fe      	b.n	8001f02 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001f04:	20003000 	.word	0x20003000
  ldr r0, =_sdata
 8001f08:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001f0c:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 8001f10:	08005fbc 	.word	0x08005fbc
  ldr r2, =_sbss
 8001f14:	20000078 	.word	0x20000078
  ldr r4, =_ebss
 8001f18:	2000021c 	.word	0x2000021c

08001f1c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001f1c:	e7fe      	b.n	8001f1c <ADC1_2_IRQHandler>
	...

08001f20 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001f20:	b580      	push	{r7, lr}
 8001f22:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001f24:	4b08      	ldr	r3, [pc, #32]	; (8001f48 <HAL_Init+0x28>)
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	4a07      	ldr	r2, [pc, #28]	; (8001f48 <HAL_Init+0x28>)
 8001f2a:	f043 0310 	orr.w	r3, r3, #16
 8001f2e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001f30:	2003      	movs	r0, #3
 8001f32:	f000 f941 	bl	80021b8 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001f36:	2000      	movs	r0, #0
 8001f38:	f000 f808 	bl	8001f4c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001f3c:	f7ff fd94 	bl	8001a68 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001f40:	2300      	movs	r3, #0
}
 8001f42:	4618      	mov	r0, r3
 8001f44:	bd80      	pop	{r7, pc}
 8001f46:	bf00      	nop
 8001f48:	40022000 	.word	0x40022000

08001f4c <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001f4c:	b580      	push	{r7, lr}
 8001f4e:	b082      	sub	sp, #8
 8001f50:	af00      	add	r7, sp, #0
 8001f52:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001f54:	4b12      	ldr	r3, [pc, #72]	; (8001fa0 <HAL_InitTick+0x54>)
 8001f56:	681a      	ldr	r2, [r3, #0]
 8001f58:	4b12      	ldr	r3, [pc, #72]	; (8001fa4 <HAL_InitTick+0x58>)
 8001f5a:	781b      	ldrb	r3, [r3, #0]
 8001f5c:	4619      	mov	r1, r3
 8001f5e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001f62:	fbb3 f3f1 	udiv	r3, r3, r1
 8001f66:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f6a:	4618      	mov	r0, r3
 8001f6c:	f000 f95d 	bl	800222a <HAL_SYSTICK_Config>
 8001f70:	4603      	mov	r3, r0
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	d001      	beq.n	8001f7a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001f76:	2301      	movs	r3, #1
 8001f78:	e00e      	b.n	8001f98 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	2b0f      	cmp	r3, #15
 8001f7e:	d80a      	bhi.n	8001f96 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001f80:	2200      	movs	r2, #0
 8001f82:	6879      	ldr	r1, [r7, #4]
 8001f84:	f04f 30ff 	mov.w	r0, #4294967295
 8001f88:	f000 f921 	bl	80021ce <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001f8c:	4a06      	ldr	r2, [pc, #24]	; (8001fa8 <HAL_InitTick+0x5c>)
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8001f92:	2300      	movs	r3, #0
 8001f94:	e000      	b.n	8001f98 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001f96:	2301      	movs	r3, #1
}
 8001f98:	4618      	mov	r0, r3
 8001f9a:	3708      	adds	r7, #8
 8001f9c:	46bd      	mov	sp, r7
 8001f9e:	bd80      	pop	{r7, pc}
 8001fa0:	20000004 	.word	0x20000004
 8001fa4:	2000000c 	.word	0x2000000c
 8001fa8:	20000008 	.word	0x20000008

08001fac <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001fac:	b480      	push	{r7}
 8001fae:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001fb0:	4b06      	ldr	r3, [pc, #24]	; (8001fcc <HAL_IncTick+0x20>)
 8001fb2:	781b      	ldrb	r3, [r3, #0]
 8001fb4:	461a      	mov	r2, r3
 8001fb6:	4b06      	ldr	r3, [pc, #24]	; (8001fd0 <HAL_IncTick+0x24>)
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	4413      	add	r3, r2
 8001fbc:	4a04      	ldr	r2, [pc, #16]	; (8001fd0 <HAL_IncTick+0x24>)
 8001fbe:	6013      	str	r3, [r2, #0]
}
 8001fc0:	bf00      	nop
 8001fc2:	46bd      	mov	sp, r7
 8001fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc8:	4770      	bx	lr
 8001fca:	bf00      	nop
 8001fcc:	2000000c 	.word	0x2000000c
 8001fd0:	20000208 	.word	0x20000208

08001fd4 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001fd4:	b480      	push	{r7}
 8001fd6:	af00      	add	r7, sp, #0
  return uwTick;  
 8001fd8:	4b03      	ldr	r3, [pc, #12]	; (8001fe8 <HAL_GetTick+0x14>)
 8001fda:	681b      	ldr	r3, [r3, #0]
}
 8001fdc:	4618      	mov	r0, r3
 8001fde:	46bd      	mov	sp, r7
 8001fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe4:	4770      	bx	lr
 8001fe6:	bf00      	nop
 8001fe8:	20000208 	.word	0x20000208

08001fec <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001fec:	b480      	push	{r7}
 8001fee:	b085      	sub	sp, #20
 8001ff0:	af00      	add	r7, sp, #0
 8001ff2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	f003 0307 	and.w	r3, r3, #7
 8001ffa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001ffc:	4b0c      	ldr	r3, [pc, #48]	; (8002030 <__NVIC_SetPriorityGrouping+0x44>)
 8001ffe:	68db      	ldr	r3, [r3, #12]
 8002000:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002002:	68ba      	ldr	r2, [r7, #8]
 8002004:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002008:	4013      	ands	r3, r2
 800200a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800200c:	68fb      	ldr	r3, [r7, #12]
 800200e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002010:	68bb      	ldr	r3, [r7, #8]
 8002012:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002014:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002018:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800201c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800201e:	4a04      	ldr	r2, [pc, #16]	; (8002030 <__NVIC_SetPriorityGrouping+0x44>)
 8002020:	68bb      	ldr	r3, [r7, #8]
 8002022:	60d3      	str	r3, [r2, #12]
}
 8002024:	bf00      	nop
 8002026:	3714      	adds	r7, #20
 8002028:	46bd      	mov	sp, r7
 800202a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800202e:	4770      	bx	lr
 8002030:	e000ed00 	.word	0xe000ed00

08002034 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002034:	b480      	push	{r7}
 8002036:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002038:	4b04      	ldr	r3, [pc, #16]	; (800204c <__NVIC_GetPriorityGrouping+0x18>)
 800203a:	68db      	ldr	r3, [r3, #12]
 800203c:	0a1b      	lsrs	r3, r3, #8
 800203e:	f003 0307 	and.w	r3, r3, #7
}
 8002042:	4618      	mov	r0, r3
 8002044:	46bd      	mov	sp, r7
 8002046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800204a:	4770      	bx	lr
 800204c:	e000ed00 	.word	0xe000ed00

08002050 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002050:	b480      	push	{r7}
 8002052:	b083      	sub	sp, #12
 8002054:	af00      	add	r7, sp, #0
 8002056:	4603      	mov	r3, r0
 8002058:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800205a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800205e:	2b00      	cmp	r3, #0
 8002060:	db0b      	blt.n	800207a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002062:	79fb      	ldrb	r3, [r7, #7]
 8002064:	f003 021f 	and.w	r2, r3, #31
 8002068:	4907      	ldr	r1, [pc, #28]	; (8002088 <__NVIC_EnableIRQ+0x38>)
 800206a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800206e:	095b      	lsrs	r3, r3, #5
 8002070:	2001      	movs	r0, #1
 8002072:	fa00 f202 	lsl.w	r2, r0, r2
 8002076:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800207a:	bf00      	nop
 800207c:	370c      	adds	r7, #12
 800207e:	46bd      	mov	sp, r7
 8002080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002084:	4770      	bx	lr
 8002086:	bf00      	nop
 8002088:	e000e100 	.word	0xe000e100

0800208c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800208c:	b480      	push	{r7}
 800208e:	b083      	sub	sp, #12
 8002090:	af00      	add	r7, sp, #0
 8002092:	4603      	mov	r3, r0
 8002094:	6039      	str	r1, [r7, #0]
 8002096:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002098:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800209c:	2b00      	cmp	r3, #0
 800209e:	db0a      	blt.n	80020b6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80020a0:	683b      	ldr	r3, [r7, #0]
 80020a2:	b2da      	uxtb	r2, r3
 80020a4:	490c      	ldr	r1, [pc, #48]	; (80020d8 <__NVIC_SetPriority+0x4c>)
 80020a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020aa:	0112      	lsls	r2, r2, #4
 80020ac:	b2d2      	uxtb	r2, r2
 80020ae:	440b      	add	r3, r1
 80020b0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80020b4:	e00a      	b.n	80020cc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80020b6:	683b      	ldr	r3, [r7, #0]
 80020b8:	b2da      	uxtb	r2, r3
 80020ba:	4908      	ldr	r1, [pc, #32]	; (80020dc <__NVIC_SetPriority+0x50>)
 80020bc:	79fb      	ldrb	r3, [r7, #7]
 80020be:	f003 030f 	and.w	r3, r3, #15
 80020c2:	3b04      	subs	r3, #4
 80020c4:	0112      	lsls	r2, r2, #4
 80020c6:	b2d2      	uxtb	r2, r2
 80020c8:	440b      	add	r3, r1
 80020ca:	761a      	strb	r2, [r3, #24]
}
 80020cc:	bf00      	nop
 80020ce:	370c      	adds	r7, #12
 80020d0:	46bd      	mov	sp, r7
 80020d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020d6:	4770      	bx	lr
 80020d8:	e000e100 	.word	0xe000e100
 80020dc:	e000ed00 	.word	0xe000ed00

080020e0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80020e0:	b480      	push	{r7}
 80020e2:	b089      	sub	sp, #36	; 0x24
 80020e4:	af00      	add	r7, sp, #0
 80020e6:	60f8      	str	r0, [r7, #12]
 80020e8:	60b9      	str	r1, [r7, #8]
 80020ea:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80020ec:	68fb      	ldr	r3, [r7, #12]
 80020ee:	f003 0307 	and.w	r3, r3, #7
 80020f2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80020f4:	69fb      	ldr	r3, [r7, #28]
 80020f6:	f1c3 0307 	rsb	r3, r3, #7
 80020fa:	2b04      	cmp	r3, #4
 80020fc:	bf28      	it	cs
 80020fe:	2304      	movcs	r3, #4
 8002100:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002102:	69fb      	ldr	r3, [r7, #28]
 8002104:	3304      	adds	r3, #4
 8002106:	2b06      	cmp	r3, #6
 8002108:	d902      	bls.n	8002110 <NVIC_EncodePriority+0x30>
 800210a:	69fb      	ldr	r3, [r7, #28]
 800210c:	3b03      	subs	r3, #3
 800210e:	e000      	b.n	8002112 <NVIC_EncodePriority+0x32>
 8002110:	2300      	movs	r3, #0
 8002112:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002114:	f04f 32ff 	mov.w	r2, #4294967295
 8002118:	69bb      	ldr	r3, [r7, #24]
 800211a:	fa02 f303 	lsl.w	r3, r2, r3
 800211e:	43da      	mvns	r2, r3
 8002120:	68bb      	ldr	r3, [r7, #8]
 8002122:	401a      	ands	r2, r3
 8002124:	697b      	ldr	r3, [r7, #20]
 8002126:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002128:	f04f 31ff 	mov.w	r1, #4294967295
 800212c:	697b      	ldr	r3, [r7, #20]
 800212e:	fa01 f303 	lsl.w	r3, r1, r3
 8002132:	43d9      	mvns	r1, r3
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002138:	4313      	orrs	r3, r2
         );
}
 800213a:	4618      	mov	r0, r3
 800213c:	3724      	adds	r7, #36	; 0x24
 800213e:	46bd      	mov	sp, r7
 8002140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002144:	4770      	bx	lr
	...

08002148 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8002148:	b480      	push	{r7}
 800214a:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 800214c:	f3bf 8f4f 	dsb	sy
}
 8002150:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8002152:	4b06      	ldr	r3, [pc, #24]	; (800216c <__NVIC_SystemReset+0x24>)
 8002154:	68db      	ldr	r3, [r3, #12]
 8002156:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 800215a:	4904      	ldr	r1, [pc, #16]	; (800216c <__NVIC_SystemReset+0x24>)
 800215c:	4b04      	ldr	r3, [pc, #16]	; (8002170 <__NVIC_SystemReset+0x28>)
 800215e:	4313      	orrs	r3, r2
 8002160:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8002162:	f3bf 8f4f 	dsb	sy
}
 8002166:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8002168:	bf00      	nop
 800216a:	e7fd      	b.n	8002168 <__NVIC_SystemReset+0x20>
 800216c:	e000ed00 	.word	0xe000ed00
 8002170:	05fa0004 	.word	0x05fa0004

08002174 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002174:	b580      	push	{r7, lr}
 8002176:	b082      	sub	sp, #8
 8002178:	af00      	add	r7, sp, #0
 800217a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	3b01      	subs	r3, #1
 8002180:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002184:	d301      	bcc.n	800218a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002186:	2301      	movs	r3, #1
 8002188:	e00f      	b.n	80021aa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800218a:	4a0a      	ldr	r2, [pc, #40]	; (80021b4 <SysTick_Config+0x40>)
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	3b01      	subs	r3, #1
 8002190:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002192:	210f      	movs	r1, #15
 8002194:	f04f 30ff 	mov.w	r0, #4294967295
 8002198:	f7ff ff78 	bl	800208c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800219c:	4b05      	ldr	r3, [pc, #20]	; (80021b4 <SysTick_Config+0x40>)
 800219e:	2200      	movs	r2, #0
 80021a0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80021a2:	4b04      	ldr	r3, [pc, #16]	; (80021b4 <SysTick_Config+0x40>)
 80021a4:	2207      	movs	r2, #7
 80021a6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80021a8:	2300      	movs	r3, #0
}
 80021aa:	4618      	mov	r0, r3
 80021ac:	3708      	adds	r7, #8
 80021ae:	46bd      	mov	sp, r7
 80021b0:	bd80      	pop	{r7, pc}
 80021b2:	bf00      	nop
 80021b4:	e000e010 	.word	0xe000e010

080021b8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80021b8:	b580      	push	{r7, lr}
 80021ba:	b082      	sub	sp, #8
 80021bc:	af00      	add	r7, sp, #0
 80021be:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80021c0:	6878      	ldr	r0, [r7, #4]
 80021c2:	f7ff ff13 	bl	8001fec <__NVIC_SetPriorityGrouping>
}
 80021c6:	bf00      	nop
 80021c8:	3708      	adds	r7, #8
 80021ca:	46bd      	mov	sp, r7
 80021cc:	bd80      	pop	{r7, pc}

080021ce <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80021ce:	b580      	push	{r7, lr}
 80021d0:	b086      	sub	sp, #24
 80021d2:	af00      	add	r7, sp, #0
 80021d4:	4603      	mov	r3, r0
 80021d6:	60b9      	str	r1, [r7, #8]
 80021d8:	607a      	str	r2, [r7, #4]
 80021da:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80021dc:	2300      	movs	r3, #0
 80021de:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80021e0:	f7ff ff28 	bl	8002034 <__NVIC_GetPriorityGrouping>
 80021e4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80021e6:	687a      	ldr	r2, [r7, #4]
 80021e8:	68b9      	ldr	r1, [r7, #8]
 80021ea:	6978      	ldr	r0, [r7, #20]
 80021ec:	f7ff ff78 	bl	80020e0 <NVIC_EncodePriority>
 80021f0:	4602      	mov	r2, r0
 80021f2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80021f6:	4611      	mov	r1, r2
 80021f8:	4618      	mov	r0, r3
 80021fa:	f7ff ff47 	bl	800208c <__NVIC_SetPriority>
}
 80021fe:	bf00      	nop
 8002200:	3718      	adds	r7, #24
 8002202:	46bd      	mov	sp, r7
 8002204:	bd80      	pop	{r7, pc}

08002206 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002206:	b580      	push	{r7, lr}
 8002208:	b082      	sub	sp, #8
 800220a:	af00      	add	r7, sp, #0
 800220c:	4603      	mov	r3, r0
 800220e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002210:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002214:	4618      	mov	r0, r3
 8002216:	f7ff ff1b 	bl	8002050 <__NVIC_EnableIRQ>
}
 800221a:	bf00      	nop
 800221c:	3708      	adds	r7, #8
 800221e:	46bd      	mov	sp, r7
 8002220:	bd80      	pop	{r7, pc}

08002222 <HAL_NVIC_SystemReset>:
/**
  * @brief  Initiates a system reset request to reset the MCU.
  * @retval None
  */
void HAL_NVIC_SystemReset(void)
{
 8002222:	b580      	push	{r7, lr}
 8002224:	af00      	add	r7, sp, #0
  /* System Reset */
  NVIC_SystemReset();
 8002226:	f7ff ff8f 	bl	8002148 <__NVIC_SystemReset>

0800222a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800222a:	b580      	push	{r7, lr}
 800222c:	b082      	sub	sp, #8
 800222e:	af00      	add	r7, sp, #0
 8002230:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002232:	6878      	ldr	r0, [r7, #4]
 8002234:	f7ff ff9e 	bl	8002174 <SysTick_Config>
 8002238:	4603      	mov	r3, r0
}
 800223a:	4618      	mov	r0, r3
 800223c:	3708      	adds	r7, #8
 800223e:	46bd      	mov	sp, r7
 8002240:	bd80      	pop	{r7, pc}

08002242 <HAL_DMA_Abort>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002242:	b480      	push	{r7}
 8002244:	b083      	sub	sp, #12
 8002246:	af00      	add	r7, sp, #0
 8002248:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002250:	2b02      	cmp	r3, #2
 8002252:	d008      	beq.n	8002266 <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	2204      	movs	r2, #4
 8002258:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	2200      	movs	r2, #0
 800225e:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8002262:	2301      	movs	r3, #1
 8002264:	e020      	b.n	80022a8 <HAL_DMA_Abort+0x66>
  }
  else
  {
    /* Disable DMA IT */
     hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	681a      	ldr	r2, [r3, #0]
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	f022 020e 	bic.w	r2, r2, #14
 8002274:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	681a      	ldr	r2, [r3, #0]
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	f022 0201 	bic.w	r2, r2, #1
 8002284:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800228e:	2101      	movs	r1, #1
 8002290:	fa01 f202 	lsl.w	r2, r1, r2
 8002294:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY; 
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	2201      	movs	r2, #1
 800229a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  
  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	2200      	movs	r2, #0
 80022a2:	f883 2020 	strb.w	r2, [r3, #32]
  
  return HAL_OK;
 80022a6:	2300      	movs	r3, #0
}
 80022a8:	4618      	mov	r0, r3
 80022aa:	370c      	adds	r7, #12
 80022ac:	46bd      	mov	sp, r7
 80022ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b2:	4770      	bx	lr

080022b4 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80022b4:	b580      	push	{r7, lr}
 80022b6:	b084      	sub	sp, #16
 80022b8:	af00      	add	r7, sp, #0
 80022ba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80022bc:	2300      	movs	r3, #0
 80022be:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80022c6:	2b02      	cmp	r3, #2
 80022c8:	d005      	beq.n	80022d6 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	2204      	movs	r2, #4
 80022ce:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 80022d0:	2301      	movs	r3, #1
 80022d2:	73fb      	strb	r3, [r7, #15]
 80022d4:	e027      	b.n	8002326 <HAL_DMA_Abort_IT+0x72>
  }
  else
  { 
  
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	681a      	ldr	r2, [r3, #0]
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	f022 020e 	bic.w	r2, r2, #14
 80022e4:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	681a      	ldr	r2, [r3, #0]
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	f022 0201 	bic.w	r2, r2, #1
 80022f4:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80022fe:	2101      	movs	r1, #1
 8002300:	fa01 f202 	lsl.w	r2, r1, r2
 8002304:	605a      	str	r2, [r3, #4]
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	2201      	movs	r2, #1
 800230a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	2200      	movs	r2, #0
 8002312:	f883 2020 	strb.w	r2, [r3, #32]
    
    /* Call User Abort callback */ 
    if(hdma->XferAbortCallback != NULL)
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800231a:	2b00      	cmp	r3, #0
 800231c:	d003      	beq.n	8002326 <HAL_DMA_Abort_IT+0x72>
    {
      hdma->XferAbortCallback(hdma);
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002322:	6878      	ldr	r0, [r7, #4]
 8002324:	4798      	blx	r3
    } 
  }
  return status;
 8002326:	7bfb      	ldrb	r3, [r7, #15]
}
 8002328:	4618      	mov	r0, r3
 800232a:	3710      	adds	r7, #16
 800232c:	46bd      	mov	sp, r7
 800232e:	bd80      	pop	{r7, pc}

08002330 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002330:	b480      	push	{r7}
 8002332:	b087      	sub	sp, #28
 8002334:	af00      	add	r7, sp, #0
 8002336:	6078      	str	r0, [r7, #4]
 8002338:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800233a:	2300      	movs	r3, #0
 800233c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800233e:	e14e      	b.n	80025de <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002340:	683b      	ldr	r3, [r7, #0]
 8002342:	681a      	ldr	r2, [r3, #0]
 8002344:	2101      	movs	r1, #1
 8002346:	697b      	ldr	r3, [r7, #20]
 8002348:	fa01 f303 	lsl.w	r3, r1, r3
 800234c:	4013      	ands	r3, r2
 800234e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002350:	68fb      	ldr	r3, [r7, #12]
 8002352:	2b00      	cmp	r3, #0
 8002354:	f000 8140 	beq.w	80025d8 <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002358:	683b      	ldr	r3, [r7, #0]
 800235a:	685b      	ldr	r3, [r3, #4]
 800235c:	2b01      	cmp	r3, #1
 800235e:	d00b      	beq.n	8002378 <HAL_GPIO_Init+0x48>
 8002360:	683b      	ldr	r3, [r7, #0]
 8002362:	685b      	ldr	r3, [r3, #4]
 8002364:	2b02      	cmp	r3, #2
 8002366:	d007      	beq.n	8002378 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002368:	683b      	ldr	r3, [r7, #0]
 800236a:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800236c:	2b11      	cmp	r3, #17
 800236e:	d003      	beq.n	8002378 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002370:	683b      	ldr	r3, [r7, #0]
 8002372:	685b      	ldr	r3, [r3, #4]
 8002374:	2b12      	cmp	r3, #18
 8002376:	d130      	bne.n	80023da <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	689b      	ldr	r3, [r3, #8]
 800237c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 800237e:	697b      	ldr	r3, [r7, #20]
 8002380:	005b      	lsls	r3, r3, #1
 8002382:	2203      	movs	r2, #3
 8002384:	fa02 f303 	lsl.w	r3, r2, r3
 8002388:	43db      	mvns	r3, r3
 800238a:	693a      	ldr	r2, [r7, #16]
 800238c:	4013      	ands	r3, r2
 800238e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002390:	683b      	ldr	r3, [r7, #0]
 8002392:	68da      	ldr	r2, [r3, #12]
 8002394:	697b      	ldr	r3, [r7, #20]
 8002396:	005b      	lsls	r3, r3, #1
 8002398:	fa02 f303 	lsl.w	r3, r2, r3
 800239c:	693a      	ldr	r2, [r7, #16]
 800239e:	4313      	orrs	r3, r2
 80023a0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	693a      	ldr	r2, [r7, #16]
 80023a6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	685b      	ldr	r3, [r3, #4]
 80023ac:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80023ae:	2201      	movs	r2, #1
 80023b0:	697b      	ldr	r3, [r7, #20]
 80023b2:	fa02 f303 	lsl.w	r3, r2, r3
 80023b6:	43db      	mvns	r3, r3
 80023b8:	693a      	ldr	r2, [r7, #16]
 80023ba:	4013      	ands	r3, r2
 80023bc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 80023be:	683b      	ldr	r3, [r7, #0]
 80023c0:	685b      	ldr	r3, [r3, #4]
 80023c2:	091b      	lsrs	r3, r3, #4
 80023c4:	f003 0201 	and.w	r2, r3, #1
 80023c8:	697b      	ldr	r3, [r7, #20]
 80023ca:	fa02 f303 	lsl.w	r3, r2, r3
 80023ce:	693a      	ldr	r2, [r7, #16]
 80023d0:	4313      	orrs	r3, r2
 80023d2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	693a      	ldr	r2, [r7, #16]
 80023d8:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	68db      	ldr	r3, [r3, #12]
 80023de:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 80023e0:	697b      	ldr	r3, [r7, #20]
 80023e2:	005b      	lsls	r3, r3, #1
 80023e4:	2203      	movs	r2, #3
 80023e6:	fa02 f303 	lsl.w	r3, r2, r3
 80023ea:	43db      	mvns	r3, r3
 80023ec:	693a      	ldr	r2, [r7, #16]
 80023ee:	4013      	ands	r3, r2
 80023f0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 80023f2:	683b      	ldr	r3, [r7, #0]
 80023f4:	689a      	ldr	r2, [r3, #8]
 80023f6:	697b      	ldr	r3, [r7, #20]
 80023f8:	005b      	lsls	r3, r3, #1
 80023fa:	fa02 f303 	lsl.w	r3, r2, r3
 80023fe:	693a      	ldr	r2, [r7, #16]
 8002400:	4313      	orrs	r3, r2
 8002402:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	693a      	ldr	r2, [r7, #16]
 8002408:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800240a:	683b      	ldr	r3, [r7, #0]
 800240c:	685b      	ldr	r3, [r3, #4]
 800240e:	2b02      	cmp	r3, #2
 8002410:	d003      	beq.n	800241a <HAL_GPIO_Init+0xea>
 8002412:	683b      	ldr	r3, [r7, #0]
 8002414:	685b      	ldr	r3, [r3, #4]
 8002416:	2b12      	cmp	r3, #18
 8002418:	d123      	bne.n	8002462 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800241a:	697b      	ldr	r3, [r7, #20]
 800241c:	08da      	lsrs	r2, r3, #3
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	3208      	adds	r2, #8
 8002422:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002426:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002428:	697b      	ldr	r3, [r7, #20]
 800242a:	f003 0307 	and.w	r3, r3, #7
 800242e:	009b      	lsls	r3, r3, #2
 8002430:	220f      	movs	r2, #15
 8002432:	fa02 f303 	lsl.w	r3, r2, r3
 8002436:	43db      	mvns	r3, r3
 8002438:	693a      	ldr	r2, [r7, #16]
 800243a:	4013      	ands	r3, r2
 800243c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800243e:	683b      	ldr	r3, [r7, #0]
 8002440:	691a      	ldr	r2, [r3, #16]
 8002442:	697b      	ldr	r3, [r7, #20]
 8002444:	f003 0307 	and.w	r3, r3, #7
 8002448:	009b      	lsls	r3, r3, #2
 800244a:	fa02 f303 	lsl.w	r3, r2, r3
 800244e:	693a      	ldr	r2, [r7, #16]
 8002450:	4313      	orrs	r3, r2
 8002452:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002454:	697b      	ldr	r3, [r7, #20]
 8002456:	08da      	lsrs	r2, r3, #3
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	3208      	adds	r2, #8
 800245c:	6939      	ldr	r1, [r7, #16]
 800245e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8002468:	697b      	ldr	r3, [r7, #20]
 800246a:	005b      	lsls	r3, r3, #1
 800246c:	2203      	movs	r2, #3
 800246e:	fa02 f303 	lsl.w	r3, r2, r3
 8002472:	43db      	mvns	r3, r3
 8002474:	693a      	ldr	r2, [r7, #16]
 8002476:	4013      	ands	r3, r2
 8002478:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800247a:	683b      	ldr	r3, [r7, #0]
 800247c:	685b      	ldr	r3, [r3, #4]
 800247e:	f003 0203 	and.w	r2, r3, #3
 8002482:	697b      	ldr	r3, [r7, #20]
 8002484:	005b      	lsls	r3, r3, #1
 8002486:	fa02 f303 	lsl.w	r3, r2, r3
 800248a:	693a      	ldr	r2, [r7, #16]
 800248c:	4313      	orrs	r3, r2
 800248e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	693a      	ldr	r2, [r7, #16]
 8002494:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002496:	683b      	ldr	r3, [r7, #0]
 8002498:	685b      	ldr	r3, [r3, #4]
 800249a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800249e:	2b00      	cmp	r3, #0
 80024a0:	f000 809a 	beq.w	80025d8 <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80024a4:	4b55      	ldr	r3, [pc, #340]	; (80025fc <HAL_GPIO_Init+0x2cc>)
 80024a6:	699b      	ldr	r3, [r3, #24]
 80024a8:	4a54      	ldr	r2, [pc, #336]	; (80025fc <HAL_GPIO_Init+0x2cc>)
 80024aa:	f043 0301 	orr.w	r3, r3, #1
 80024ae:	6193      	str	r3, [r2, #24]
 80024b0:	4b52      	ldr	r3, [pc, #328]	; (80025fc <HAL_GPIO_Init+0x2cc>)
 80024b2:	699b      	ldr	r3, [r3, #24]
 80024b4:	f003 0301 	and.w	r3, r3, #1
 80024b8:	60bb      	str	r3, [r7, #8]
 80024ba:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80024bc:	4a50      	ldr	r2, [pc, #320]	; (8002600 <HAL_GPIO_Init+0x2d0>)
 80024be:	697b      	ldr	r3, [r7, #20]
 80024c0:	089b      	lsrs	r3, r3, #2
 80024c2:	3302      	adds	r3, #2
 80024c4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80024c8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80024ca:	697b      	ldr	r3, [r7, #20]
 80024cc:	f003 0303 	and.w	r3, r3, #3
 80024d0:	009b      	lsls	r3, r3, #2
 80024d2:	220f      	movs	r2, #15
 80024d4:	fa02 f303 	lsl.w	r3, r2, r3
 80024d8:	43db      	mvns	r3, r3
 80024da:	693a      	ldr	r2, [r7, #16]
 80024dc:	4013      	ands	r3, r2
 80024de:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80024e6:	d013      	beq.n	8002510 <HAL_GPIO_Init+0x1e0>
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	4a46      	ldr	r2, [pc, #280]	; (8002604 <HAL_GPIO_Init+0x2d4>)
 80024ec:	4293      	cmp	r3, r2
 80024ee:	d00d      	beq.n	800250c <HAL_GPIO_Init+0x1dc>
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	4a45      	ldr	r2, [pc, #276]	; (8002608 <HAL_GPIO_Init+0x2d8>)
 80024f4:	4293      	cmp	r3, r2
 80024f6:	d007      	beq.n	8002508 <HAL_GPIO_Init+0x1d8>
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	4a44      	ldr	r2, [pc, #272]	; (800260c <HAL_GPIO_Init+0x2dc>)
 80024fc:	4293      	cmp	r3, r2
 80024fe:	d101      	bne.n	8002504 <HAL_GPIO_Init+0x1d4>
 8002500:	2303      	movs	r3, #3
 8002502:	e006      	b.n	8002512 <HAL_GPIO_Init+0x1e2>
 8002504:	2305      	movs	r3, #5
 8002506:	e004      	b.n	8002512 <HAL_GPIO_Init+0x1e2>
 8002508:	2302      	movs	r3, #2
 800250a:	e002      	b.n	8002512 <HAL_GPIO_Init+0x1e2>
 800250c:	2301      	movs	r3, #1
 800250e:	e000      	b.n	8002512 <HAL_GPIO_Init+0x1e2>
 8002510:	2300      	movs	r3, #0
 8002512:	697a      	ldr	r2, [r7, #20]
 8002514:	f002 0203 	and.w	r2, r2, #3
 8002518:	0092      	lsls	r2, r2, #2
 800251a:	4093      	lsls	r3, r2
 800251c:	693a      	ldr	r2, [r7, #16]
 800251e:	4313      	orrs	r3, r2
 8002520:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002522:	4937      	ldr	r1, [pc, #220]	; (8002600 <HAL_GPIO_Init+0x2d0>)
 8002524:	697b      	ldr	r3, [r7, #20]
 8002526:	089b      	lsrs	r3, r3, #2
 8002528:	3302      	adds	r3, #2
 800252a:	693a      	ldr	r2, [r7, #16]
 800252c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002530:	4b37      	ldr	r3, [pc, #220]	; (8002610 <HAL_GPIO_Init+0x2e0>)
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002536:	68fb      	ldr	r3, [r7, #12]
 8002538:	43db      	mvns	r3, r3
 800253a:	693a      	ldr	r2, [r7, #16]
 800253c:	4013      	ands	r3, r2
 800253e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002540:	683b      	ldr	r3, [r7, #0]
 8002542:	685b      	ldr	r3, [r3, #4]
 8002544:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002548:	2b00      	cmp	r3, #0
 800254a:	d003      	beq.n	8002554 <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 800254c:	693a      	ldr	r2, [r7, #16]
 800254e:	68fb      	ldr	r3, [r7, #12]
 8002550:	4313      	orrs	r3, r2
 8002552:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8002554:	4a2e      	ldr	r2, [pc, #184]	; (8002610 <HAL_GPIO_Init+0x2e0>)
 8002556:	693b      	ldr	r3, [r7, #16]
 8002558:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800255a:	4b2d      	ldr	r3, [pc, #180]	; (8002610 <HAL_GPIO_Init+0x2e0>)
 800255c:	685b      	ldr	r3, [r3, #4]
 800255e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002560:	68fb      	ldr	r3, [r7, #12]
 8002562:	43db      	mvns	r3, r3
 8002564:	693a      	ldr	r2, [r7, #16]
 8002566:	4013      	ands	r3, r2
 8002568:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800256a:	683b      	ldr	r3, [r7, #0]
 800256c:	685b      	ldr	r3, [r3, #4]
 800256e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002572:	2b00      	cmp	r3, #0
 8002574:	d003      	beq.n	800257e <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 8002576:	693a      	ldr	r2, [r7, #16]
 8002578:	68fb      	ldr	r3, [r7, #12]
 800257a:	4313      	orrs	r3, r2
 800257c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 800257e:	4a24      	ldr	r2, [pc, #144]	; (8002610 <HAL_GPIO_Init+0x2e0>)
 8002580:	693b      	ldr	r3, [r7, #16]
 8002582:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002584:	4b22      	ldr	r3, [pc, #136]	; (8002610 <HAL_GPIO_Init+0x2e0>)
 8002586:	689b      	ldr	r3, [r3, #8]
 8002588:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800258a:	68fb      	ldr	r3, [r7, #12]
 800258c:	43db      	mvns	r3, r3
 800258e:	693a      	ldr	r2, [r7, #16]
 8002590:	4013      	ands	r3, r2
 8002592:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002594:	683b      	ldr	r3, [r7, #0]
 8002596:	685b      	ldr	r3, [r3, #4]
 8002598:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800259c:	2b00      	cmp	r3, #0
 800259e:	d003      	beq.n	80025a8 <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 80025a0:	693a      	ldr	r2, [r7, #16]
 80025a2:	68fb      	ldr	r3, [r7, #12]
 80025a4:	4313      	orrs	r3, r2
 80025a6:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80025a8:	4a19      	ldr	r2, [pc, #100]	; (8002610 <HAL_GPIO_Init+0x2e0>)
 80025aa:	693b      	ldr	r3, [r7, #16]
 80025ac:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80025ae:	4b18      	ldr	r3, [pc, #96]	; (8002610 <HAL_GPIO_Init+0x2e0>)
 80025b0:	68db      	ldr	r3, [r3, #12]
 80025b2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80025b4:	68fb      	ldr	r3, [r7, #12]
 80025b6:	43db      	mvns	r3, r3
 80025b8:	693a      	ldr	r2, [r7, #16]
 80025ba:	4013      	ands	r3, r2
 80025bc:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80025be:	683b      	ldr	r3, [r7, #0]
 80025c0:	685b      	ldr	r3, [r3, #4]
 80025c2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	d003      	beq.n	80025d2 <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 80025ca:	693a      	ldr	r2, [r7, #16]
 80025cc:	68fb      	ldr	r3, [r7, #12]
 80025ce:	4313      	orrs	r3, r2
 80025d0:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80025d2:	4a0f      	ldr	r2, [pc, #60]	; (8002610 <HAL_GPIO_Init+0x2e0>)
 80025d4:	693b      	ldr	r3, [r7, #16]
 80025d6:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 80025d8:	697b      	ldr	r3, [r7, #20]
 80025da:	3301      	adds	r3, #1
 80025dc:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80025de:	683b      	ldr	r3, [r7, #0]
 80025e0:	681a      	ldr	r2, [r3, #0]
 80025e2:	697b      	ldr	r3, [r7, #20]
 80025e4:	fa22 f303 	lsr.w	r3, r2, r3
 80025e8:	2b00      	cmp	r3, #0
 80025ea:	f47f aea9 	bne.w	8002340 <HAL_GPIO_Init+0x10>
  }
}
 80025ee:	bf00      	nop
 80025f0:	bf00      	nop
 80025f2:	371c      	adds	r7, #28
 80025f4:	46bd      	mov	sp, r7
 80025f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025fa:	4770      	bx	lr
 80025fc:	40021000 	.word	0x40021000
 8002600:	40010000 	.word	0x40010000
 8002604:	48000400 	.word	0x48000400
 8002608:	48000800 	.word	0x48000800
 800260c:	48000c00 	.word	0x48000c00
 8002610:	40010400 	.word	0x40010400

08002614 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002614:	b480      	push	{r7}
 8002616:	b085      	sub	sp, #20
 8002618:	af00      	add	r7, sp, #0
 800261a:	6078      	str	r0, [r7, #4]
 800261c:	460b      	mov	r3, r1
 800261e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	691a      	ldr	r2, [r3, #16]
 8002624:	887b      	ldrh	r3, [r7, #2]
 8002626:	4013      	ands	r3, r2
 8002628:	2b00      	cmp	r3, #0
 800262a:	d002      	beq.n	8002632 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800262c:	2301      	movs	r3, #1
 800262e:	73fb      	strb	r3, [r7, #15]
 8002630:	e001      	b.n	8002636 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002632:	2300      	movs	r3, #0
 8002634:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002636:	7bfb      	ldrb	r3, [r7, #15]
}
 8002638:	4618      	mov	r0, r3
 800263a:	3714      	adds	r7, #20
 800263c:	46bd      	mov	sp, r7
 800263e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002642:	4770      	bx	lr

08002644 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002644:	b480      	push	{r7}
 8002646:	b083      	sub	sp, #12
 8002648:	af00      	add	r7, sp, #0
 800264a:	6078      	str	r0, [r7, #4]
 800264c:	460b      	mov	r3, r1
 800264e:	807b      	strh	r3, [r7, #2]
 8002650:	4613      	mov	r3, r2
 8002652:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002654:	787b      	ldrb	r3, [r7, #1]
 8002656:	2b00      	cmp	r3, #0
 8002658:	d003      	beq.n	8002662 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800265a:	887a      	ldrh	r2, [r7, #2]
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002660:	e002      	b.n	8002668 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002662:	887a      	ldrh	r2, [r7, #2]
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002668:	bf00      	nop
 800266a:	370c      	adds	r7, #12
 800266c:	46bd      	mov	sp, r7
 800266e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002672:	4770      	bx	lr

08002674 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002674:	b580      	push	{r7, lr}
 8002676:	b082      	sub	sp, #8
 8002678:	af00      	add	r7, sp, #0
 800267a:	4603      	mov	r3, r0
 800267c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800267e:	4b08      	ldr	r3, [pc, #32]	; (80026a0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002680:	695a      	ldr	r2, [r3, #20]
 8002682:	88fb      	ldrh	r3, [r7, #6]
 8002684:	4013      	ands	r3, r2
 8002686:	2b00      	cmp	r3, #0
 8002688:	d006      	beq.n	8002698 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800268a:	4a05      	ldr	r2, [pc, #20]	; (80026a0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800268c:	88fb      	ldrh	r3, [r7, #6]
 800268e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002690:	88fb      	ldrh	r3, [r7, #6]
 8002692:	4618      	mov	r0, r3
 8002694:	f000 f806 	bl	80026a4 <HAL_GPIO_EXTI_Callback>
  }
}
 8002698:	bf00      	nop
 800269a:	3708      	adds	r7, #8
 800269c:	46bd      	mov	sp, r7
 800269e:	bd80      	pop	{r7, pc}
 80026a0:	40010400 	.word	0x40010400

080026a4 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80026a4:	b480      	push	{r7}
 80026a6:	b083      	sub	sp, #12
 80026a8:	af00      	add	r7, sp, #0
 80026aa:	4603      	mov	r3, r0
 80026ac:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 80026ae:	bf00      	nop
 80026b0:	370c      	adds	r7, #12
 80026b2:	46bd      	mov	sp, r7
 80026b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026b8:	4770      	bx	lr
	...

080026bc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80026bc:	b580      	push	{r7, lr}
 80026be:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 80026c2:	af00      	add	r7, sp, #0
 80026c4:	1d3b      	adds	r3, r7, #4
 80026c6:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80026c8:	1d3b      	adds	r3, r7, #4
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	2b00      	cmp	r3, #0
 80026ce:	d102      	bne.n	80026d6 <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 80026d0:	2301      	movs	r3, #1
 80026d2:	f000 bef4 	b.w	80034be <HAL_RCC_OscConfig+0xe02>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80026d6:	1d3b      	adds	r3, r7, #4
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	f003 0301 	and.w	r3, r3, #1
 80026e0:	2b00      	cmp	r3, #0
 80026e2:	f000 816a 	beq.w	80029ba <HAL_RCC_OscConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80026e6:	4bb3      	ldr	r3, [pc, #716]	; (80029b4 <HAL_RCC_OscConfig+0x2f8>)
 80026e8:	685b      	ldr	r3, [r3, #4]
 80026ea:	f003 030c 	and.w	r3, r3, #12
 80026ee:	2b04      	cmp	r3, #4
 80026f0:	d00c      	beq.n	800270c <HAL_RCC_OscConfig+0x50>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80026f2:	4bb0      	ldr	r3, [pc, #704]	; (80029b4 <HAL_RCC_OscConfig+0x2f8>)
 80026f4:	685b      	ldr	r3, [r3, #4]
 80026f6:	f003 030c 	and.w	r3, r3, #12
 80026fa:	2b08      	cmp	r3, #8
 80026fc:	d159      	bne.n	80027b2 <HAL_RCC_OscConfig+0xf6>
 80026fe:	4bad      	ldr	r3, [pc, #692]	; (80029b4 <HAL_RCC_OscConfig+0x2f8>)
 8002700:	685b      	ldr	r3, [r3, #4]
 8002702:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002706:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800270a:	d152      	bne.n	80027b2 <HAL_RCC_OscConfig+0xf6>
 800270c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002710:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002714:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 8002718:	fa93 f3a3 	rbit	r3, r3
 800271c:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002720:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002724:	fab3 f383 	clz	r3, r3
 8002728:	b2db      	uxtb	r3, r3
 800272a:	095b      	lsrs	r3, r3, #5
 800272c:	b2db      	uxtb	r3, r3
 800272e:	f043 0301 	orr.w	r3, r3, #1
 8002732:	b2db      	uxtb	r3, r3
 8002734:	2b01      	cmp	r3, #1
 8002736:	d102      	bne.n	800273e <HAL_RCC_OscConfig+0x82>
 8002738:	4b9e      	ldr	r3, [pc, #632]	; (80029b4 <HAL_RCC_OscConfig+0x2f8>)
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	e015      	b.n	800276a <HAL_RCC_OscConfig+0xae>
 800273e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002742:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002746:	f8d7 31e8 	ldr.w	r3, [r7, #488]	; 0x1e8
 800274a:	fa93 f3a3 	rbit	r3, r3
 800274e:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 8002752:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002756:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 800275a:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 800275e:	fa93 f3a3 	rbit	r3, r3
 8002762:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
 8002766:	4b93      	ldr	r3, [pc, #588]	; (80029b4 <HAL_RCC_OscConfig+0x2f8>)
 8002768:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800276a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800276e:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
 8002772:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 8002776:	fa92 f2a2 	rbit	r2, r2
 800277a:	f8c7 21d4 	str.w	r2, [r7, #468]	; 0x1d4
  return result;
 800277e:	f8d7 21d4 	ldr.w	r2, [r7, #468]	; 0x1d4
 8002782:	fab2 f282 	clz	r2, r2
 8002786:	b2d2      	uxtb	r2, r2
 8002788:	f042 0220 	orr.w	r2, r2, #32
 800278c:	b2d2      	uxtb	r2, r2
 800278e:	f002 021f 	and.w	r2, r2, #31
 8002792:	2101      	movs	r1, #1
 8002794:	fa01 f202 	lsl.w	r2, r1, r2
 8002798:	4013      	ands	r3, r2
 800279a:	2b00      	cmp	r3, #0
 800279c:	f000 810c 	beq.w	80029b8 <HAL_RCC_OscConfig+0x2fc>
 80027a0:	1d3b      	adds	r3, r7, #4
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	685b      	ldr	r3, [r3, #4]
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	f040 8106 	bne.w	80029b8 <HAL_RCC_OscConfig+0x2fc>
      {
        return HAL_ERROR;
 80027ac:	2301      	movs	r3, #1
 80027ae:	f000 be86 	b.w	80034be <HAL_RCC_OscConfig+0xe02>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80027b2:	1d3b      	adds	r3, r7, #4
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	685b      	ldr	r3, [r3, #4]
 80027b8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80027bc:	d106      	bne.n	80027cc <HAL_RCC_OscConfig+0x110>
 80027be:	4b7d      	ldr	r3, [pc, #500]	; (80029b4 <HAL_RCC_OscConfig+0x2f8>)
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	4a7c      	ldr	r2, [pc, #496]	; (80029b4 <HAL_RCC_OscConfig+0x2f8>)
 80027c4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80027c8:	6013      	str	r3, [r2, #0]
 80027ca:	e030      	b.n	800282e <HAL_RCC_OscConfig+0x172>
 80027cc:	1d3b      	adds	r3, r7, #4
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	685b      	ldr	r3, [r3, #4]
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	d10c      	bne.n	80027f0 <HAL_RCC_OscConfig+0x134>
 80027d6:	4b77      	ldr	r3, [pc, #476]	; (80029b4 <HAL_RCC_OscConfig+0x2f8>)
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	4a76      	ldr	r2, [pc, #472]	; (80029b4 <HAL_RCC_OscConfig+0x2f8>)
 80027dc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80027e0:	6013      	str	r3, [r2, #0]
 80027e2:	4b74      	ldr	r3, [pc, #464]	; (80029b4 <HAL_RCC_OscConfig+0x2f8>)
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	4a73      	ldr	r2, [pc, #460]	; (80029b4 <HAL_RCC_OscConfig+0x2f8>)
 80027e8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80027ec:	6013      	str	r3, [r2, #0]
 80027ee:	e01e      	b.n	800282e <HAL_RCC_OscConfig+0x172>
 80027f0:	1d3b      	adds	r3, r7, #4
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	685b      	ldr	r3, [r3, #4]
 80027f6:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80027fa:	d10c      	bne.n	8002816 <HAL_RCC_OscConfig+0x15a>
 80027fc:	4b6d      	ldr	r3, [pc, #436]	; (80029b4 <HAL_RCC_OscConfig+0x2f8>)
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	4a6c      	ldr	r2, [pc, #432]	; (80029b4 <HAL_RCC_OscConfig+0x2f8>)
 8002802:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002806:	6013      	str	r3, [r2, #0]
 8002808:	4b6a      	ldr	r3, [pc, #424]	; (80029b4 <HAL_RCC_OscConfig+0x2f8>)
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	4a69      	ldr	r2, [pc, #420]	; (80029b4 <HAL_RCC_OscConfig+0x2f8>)
 800280e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002812:	6013      	str	r3, [r2, #0]
 8002814:	e00b      	b.n	800282e <HAL_RCC_OscConfig+0x172>
 8002816:	4b67      	ldr	r3, [pc, #412]	; (80029b4 <HAL_RCC_OscConfig+0x2f8>)
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	4a66      	ldr	r2, [pc, #408]	; (80029b4 <HAL_RCC_OscConfig+0x2f8>)
 800281c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002820:	6013      	str	r3, [r2, #0]
 8002822:	4b64      	ldr	r3, [pc, #400]	; (80029b4 <HAL_RCC_OscConfig+0x2f8>)
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	4a63      	ldr	r2, [pc, #396]	; (80029b4 <HAL_RCC_OscConfig+0x2f8>)
 8002828:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800282c:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800282e:	4b61      	ldr	r3, [pc, #388]	; (80029b4 <HAL_RCC_OscConfig+0x2f8>)
 8002830:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002832:	f023 020f 	bic.w	r2, r3, #15
 8002836:	1d3b      	adds	r3, r7, #4
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	689b      	ldr	r3, [r3, #8]
 800283c:	495d      	ldr	r1, [pc, #372]	; (80029b4 <HAL_RCC_OscConfig+0x2f8>)
 800283e:	4313      	orrs	r3, r2
 8002840:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002842:	1d3b      	adds	r3, r7, #4
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	685b      	ldr	r3, [r3, #4]
 8002848:	2b00      	cmp	r3, #0
 800284a:	d059      	beq.n	8002900 <HAL_RCC_OscConfig+0x244>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800284c:	f7ff fbc2 	bl	8001fd4 <HAL_GetTick>
 8002850:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002854:	e00a      	b.n	800286c <HAL_RCC_OscConfig+0x1b0>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002856:	f7ff fbbd 	bl	8001fd4 <HAL_GetTick>
 800285a:	4602      	mov	r2, r0
 800285c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002860:	1ad3      	subs	r3, r2, r3
 8002862:	2b64      	cmp	r3, #100	; 0x64
 8002864:	d902      	bls.n	800286c <HAL_RCC_OscConfig+0x1b0>
          {
            return HAL_TIMEOUT;
 8002866:	2303      	movs	r3, #3
 8002868:	f000 be29 	b.w	80034be <HAL_RCC_OscConfig+0xe02>
 800286c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002870:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002874:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 8002878:	fa93 f3a3 	rbit	r3, r3
 800287c:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
  return result;
 8002880:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002884:	fab3 f383 	clz	r3, r3
 8002888:	b2db      	uxtb	r3, r3
 800288a:	095b      	lsrs	r3, r3, #5
 800288c:	b2db      	uxtb	r3, r3
 800288e:	f043 0301 	orr.w	r3, r3, #1
 8002892:	b2db      	uxtb	r3, r3
 8002894:	2b01      	cmp	r3, #1
 8002896:	d102      	bne.n	800289e <HAL_RCC_OscConfig+0x1e2>
 8002898:	4b46      	ldr	r3, [pc, #280]	; (80029b4 <HAL_RCC_OscConfig+0x2f8>)
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	e015      	b.n	80028ca <HAL_RCC_OscConfig+0x20e>
 800289e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80028a2:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028a6:	f8d7 31c8 	ldr.w	r3, [r7, #456]	; 0x1c8
 80028aa:	fa93 f3a3 	rbit	r3, r3
 80028ae:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 80028b2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80028b6:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 80028ba:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 80028be:	fa93 f3a3 	rbit	r3, r3
 80028c2:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 80028c6:	4b3b      	ldr	r3, [pc, #236]	; (80029b4 <HAL_RCC_OscConfig+0x2f8>)
 80028c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028ca:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80028ce:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
 80028d2:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 80028d6:	fa92 f2a2 	rbit	r2, r2
 80028da:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
  return result;
 80028de:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 80028e2:	fab2 f282 	clz	r2, r2
 80028e6:	b2d2      	uxtb	r2, r2
 80028e8:	f042 0220 	orr.w	r2, r2, #32
 80028ec:	b2d2      	uxtb	r2, r2
 80028ee:	f002 021f 	and.w	r2, r2, #31
 80028f2:	2101      	movs	r1, #1
 80028f4:	fa01 f202 	lsl.w	r2, r1, r2
 80028f8:	4013      	ands	r3, r2
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	d0ab      	beq.n	8002856 <HAL_RCC_OscConfig+0x19a>
 80028fe:	e05c      	b.n	80029ba <HAL_RCC_OscConfig+0x2fe>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002900:	f7ff fb68 	bl	8001fd4 <HAL_GetTick>
 8002904:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002908:	e00a      	b.n	8002920 <HAL_RCC_OscConfig+0x264>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800290a:	f7ff fb63 	bl	8001fd4 <HAL_GetTick>
 800290e:	4602      	mov	r2, r0
 8002910:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002914:	1ad3      	subs	r3, r2, r3
 8002916:	2b64      	cmp	r3, #100	; 0x64
 8002918:	d902      	bls.n	8002920 <HAL_RCC_OscConfig+0x264>
          {
            return HAL_TIMEOUT;
 800291a:	2303      	movs	r3, #3
 800291c:	f000 bdcf 	b.w	80034be <HAL_RCC_OscConfig+0xe02>
 8002920:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002924:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002928:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 800292c:	fa93 f3a3 	rbit	r3, r3
 8002930:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
  return result;
 8002934:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002938:	fab3 f383 	clz	r3, r3
 800293c:	b2db      	uxtb	r3, r3
 800293e:	095b      	lsrs	r3, r3, #5
 8002940:	b2db      	uxtb	r3, r3
 8002942:	f043 0301 	orr.w	r3, r3, #1
 8002946:	b2db      	uxtb	r3, r3
 8002948:	2b01      	cmp	r3, #1
 800294a:	d102      	bne.n	8002952 <HAL_RCC_OscConfig+0x296>
 800294c:	4b19      	ldr	r3, [pc, #100]	; (80029b4 <HAL_RCC_OscConfig+0x2f8>)
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	e015      	b.n	800297e <HAL_RCC_OscConfig+0x2c2>
 8002952:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002956:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800295a:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 800295e:	fa93 f3a3 	rbit	r3, r3
 8002962:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8002966:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800296a:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 800296e:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 8002972:	fa93 f3a3 	rbit	r3, r3
 8002976:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 800297a:	4b0e      	ldr	r3, [pc, #56]	; (80029b4 <HAL_RCC_OscConfig+0x2f8>)
 800297c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800297e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002982:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
 8002986:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 800298a:	fa92 f2a2 	rbit	r2, r2
 800298e:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
  return result;
 8002992:	f8d7 2194 	ldr.w	r2, [r7, #404]	; 0x194
 8002996:	fab2 f282 	clz	r2, r2
 800299a:	b2d2      	uxtb	r2, r2
 800299c:	f042 0220 	orr.w	r2, r2, #32
 80029a0:	b2d2      	uxtb	r2, r2
 80029a2:	f002 021f 	and.w	r2, r2, #31
 80029a6:	2101      	movs	r1, #1
 80029a8:	fa01 f202 	lsl.w	r2, r1, r2
 80029ac:	4013      	ands	r3, r2
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d1ab      	bne.n	800290a <HAL_RCC_OscConfig+0x24e>
 80029b2:	e002      	b.n	80029ba <HAL_RCC_OscConfig+0x2fe>
 80029b4:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80029b8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80029ba:	1d3b      	adds	r3, r7, #4
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	f003 0302 	and.w	r3, r3, #2
 80029c4:	2b00      	cmp	r3, #0
 80029c6:	f000 816f 	beq.w	8002ca8 <HAL_RCC_OscConfig+0x5ec>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80029ca:	4bd0      	ldr	r3, [pc, #832]	; (8002d0c <HAL_RCC_OscConfig+0x650>)
 80029cc:	685b      	ldr	r3, [r3, #4]
 80029ce:	f003 030c 	and.w	r3, r3, #12
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	d00b      	beq.n	80029ee <HAL_RCC_OscConfig+0x332>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80029d6:	4bcd      	ldr	r3, [pc, #820]	; (8002d0c <HAL_RCC_OscConfig+0x650>)
 80029d8:	685b      	ldr	r3, [r3, #4]
 80029da:	f003 030c 	and.w	r3, r3, #12
 80029de:	2b08      	cmp	r3, #8
 80029e0:	d16c      	bne.n	8002abc <HAL_RCC_OscConfig+0x400>
 80029e2:	4bca      	ldr	r3, [pc, #808]	; (8002d0c <HAL_RCC_OscConfig+0x650>)
 80029e4:	685b      	ldr	r3, [r3, #4]
 80029e6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d166      	bne.n	8002abc <HAL_RCC_OscConfig+0x400>
 80029ee:	2302      	movs	r3, #2
 80029f0:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029f4:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 80029f8:	fa93 f3a3 	rbit	r3, r3
 80029fc:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
  return result;
 8002a00:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002a04:	fab3 f383 	clz	r3, r3
 8002a08:	b2db      	uxtb	r3, r3
 8002a0a:	095b      	lsrs	r3, r3, #5
 8002a0c:	b2db      	uxtb	r3, r3
 8002a0e:	f043 0301 	orr.w	r3, r3, #1
 8002a12:	b2db      	uxtb	r3, r3
 8002a14:	2b01      	cmp	r3, #1
 8002a16:	d102      	bne.n	8002a1e <HAL_RCC_OscConfig+0x362>
 8002a18:	4bbc      	ldr	r3, [pc, #752]	; (8002d0c <HAL_RCC_OscConfig+0x650>)
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	e013      	b.n	8002a46 <HAL_RCC_OscConfig+0x38a>
 8002a1e:	2302      	movs	r3, #2
 8002a20:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a24:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 8002a28:	fa93 f3a3 	rbit	r3, r3
 8002a2c:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8002a30:	2302      	movs	r3, #2
 8002a32:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8002a36:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8002a3a:	fa93 f3a3 	rbit	r3, r3
 8002a3e:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 8002a42:	4bb2      	ldr	r3, [pc, #712]	; (8002d0c <HAL_RCC_OscConfig+0x650>)
 8002a44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a46:	2202      	movs	r2, #2
 8002a48:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
 8002a4c:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8002a50:	fa92 f2a2 	rbit	r2, r2
 8002a54:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
  return result;
 8002a58:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 8002a5c:	fab2 f282 	clz	r2, r2
 8002a60:	b2d2      	uxtb	r2, r2
 8002a62:	f042 0220 	orr.w	r2, r2, #32
 8002a66:	b2d2      	uxtb	r2, r2
 8002a68:	f002 021f 	and.w	r2, r2, #31
 8002a6c:	2101      	movs	r1, #1
 8002a6e:	fa01 f202 	lsl.w	r2, r1, r2
 8002a72:	4013      	ands	r3, r2
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	d007      	beq.n	8002a88 <HAL_RCC_OscConfig+0x3cc>
 8002a78:	1d3b      	adds	r3, r7, #4
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	691b      	ldr	r3, [r3, #16]
 8002a7e:	2b01      	cmp	r3, #1
 8002a80:	d002      	beq.n	8002a88 <HAL_RCC_OscConfig+0x3cc>
      {
        return HAL_ERROR;
 8002a82:	2301      	movs	r3, #1
 8002a84:	f000 bd1b 	b.w	80034be <HAL_RCC_OscConfig+0xe02>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002a88:	4ba0      	ldr	r3, [pc, #640]	; (8002d0c <HAL_RCC_OscConfig+0x650>)
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002a90:	1d3b      	adds	r3, r7, #4
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	695b      	ldr	r3, [r3, #20]
 8002a96:	21f8      	movs	r1, #248	; 0xf8
 8002a98:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a9c:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 8002aa0:	fa91 f1a1 	rbit	r1, r1
 8002aa4:	f8c7 116c 	str.w	r1, [r7, #364]	; 0x16c
  return result;
 8002aa8:	f8d7 116c 	ldr.w	r1, [r7, #364]	; 0x16c
 8002aac:	fab1 f181 	clz	r1, r1
 8002ab0:	b2c9      	uxtb	r1, r1
 8002ab2:	408b      	lsls	r3, r1
 8002ab4:	4995      	ldr	r1, [pc, #596]	; (8002d0c <HAL_RCC_OscConfig+0x650>)
 8002ab6:	4313      	orrs	r3, r2
 8002ab8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002aba:	e0f5      	b.n	8002ca8 <HAL_RCC_OscConfig+0x5ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002abc:	1d3b      	adds	r3, r7, #4
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	691b      	ldr	r3, [r3, #16]
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	f000 8085 	beq.w	8002bd2 <HAL_RCC_OscConfig+0x516>
 8002ac8:	2301      	movs	r3, #1
 8002aca:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ace:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 8002ad2:	fa93 f3a3 	rbit	r3, r3
 8002ad6:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
  return result;
 8002ada:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002ade:	fab3 f383 	clz	r3, r3
 8002ae2:	b2db      	uxtb	r3, r3
 8002ae4:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002ae8:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002aec:	009b      	lsls	r3, r3, #2
 8002aee:	461a      	mov	r2, r3
 8002af0:	2301      	movs	r3, #1
 8002af2:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002af4:	f7ff fa6e 	bl	8001fd4 <HAL_GetTick>
 8002af8:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002afc:	e00a      	b.n	8002b14 <HAL_RCC_OscConfig+0x458>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002afe:	f7ff fa69 	bl	8001fd4 <HAL_GetTick>
 8002b02:	4602      	mov	r2, r0
 8002b04:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002b08:	1ad3      	subs	r3, r2, r3
 8002b0a:	2b02      	cmp	r3, #2
 8002b0c:	d902      	bls.n	8002b14 <HAL_RCC_OscConfig+0x458>
          {
            return HAL_TIMEOUT;
 8002b0e:	2303      	movs	r3, #3
 8002b10:	f000 bcd5 	b.w	80034be <HAL_RCC_OscConfig+0xe02>
 8002b14:	2302      	movs	r3, #2
 8002b16:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b1a:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 8002b1e:	fa93 f3a3 	rbit	r3, r3
 8002b22:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
  return result;
 8002b26:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002b2a:	fab3 f383 	clz	r3, r3
 8002b2e:	b2db      	uxtb	r3, r3
 8002b30:	095b      	lsrs	r3, r3, #5
 8002b32:	b2db      	uxtb	r3, r3
 8002b34:	f043 0301 	orr.w	r3, r3, #1
 8002b38:	b2db      	uxtb	r3, r3
 8002b3a:	2b01      	cmp	r3, #1
 8002b3c:	d102      	bne.n	8002b44 <HAL_RCC_OscConfig+0x488>
 8002b3e:	4b73      	ldr	r3, [pc, #460]	; (8002d0c <HAL_RCC_OscConfig+0x650>)
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	e013      	b.n	8002b6c <HAL_RCC_OscConfig+0x4b0>
 8002b44:	2302      	movs	r3, #2
 8002b46:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b4a:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 8002b4e:	fa93 f3a3 	rbit	r3, r3
 8002b52:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 8002b56:	2302      	movs	r3, #2
 8002b58:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8002b5c:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 8002b60:	fa93 f3a3 	rbit	r3, r3
 8002b64:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 8002b68:	4b68      	ldr	r3, [pc, #416]	; (8002d0c <HAL_RCC_OscConfig+0x650>)
 8002b6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b6c:	2202      	movs	r2, #2
 8002b6e:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
 8002b72:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 8002b76:	fa92 f2a2 	rbit	r2, r2
 8002b7a:	f8c7 2144 	str.w	r2, [r7, #324]	; 0x144
  return result;
 8002b7e:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 8002b82:	fab2 f282 	clz	r2, r2
 8002b86:	b2d2      	uxtb	r2, r2
 8002b88:	f042 0220 	orr.w	r2, r2, #32
 8002b8c:	b2d2      	uxtb	r2, r2
 8002b8e:	f002 021f 	and.w	r2, r2, #31
 8002b92:	2101      	movs	r1, #1
 8002b94:	fa01 f202 	lsl.w	r2, r1, r2
 8002b98:	4013      	ands	r3, r2
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	d0af      	beq.n	8002afe <HAL_RCC_OscConfig+0x442>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002b9e:	4b5b      	ldr	r3, [pc, #364]	; (8002d0c <HAL_RCC_OscConfig+0x650>)
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002ba6:	1d3b      	adds	r3, r7, #4
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	695b      	ldr	r3, [r3, #20]
 8002bac:	21f8      	movs	r1, #248	; 0xf8
 8002bae:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002bb2:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 8002bb6:	fa91 f1a1 	rbit	r1, r1
 8002bba:	f8c7 113c 	str.w	r1, [r7, #316]	; 0x13c
  return result;
 8002bbe:	f8d7 113c 	ldr.w	r1, [r7, #316]	; 0x13c
 8002bc2:	fab1 f181 	clz	r1, r1
 8002bc6:	b2c9      	uxtb	r1, r1
 8002bc8:	408b      	lsls	r3, r1
 8002bca:	4950      	ldr	r1, [pc, #320]	; (8002d0c <HAL_RCC_OscConfig+0x650>)
 8002bcc:	4313      	orrs	r3, r2
 8002bce:	600b      	str	r3, [r1, #0]
 8002bd0:	e06a      	b.n	8002ca8 <HAL_RCC_OscConfig+0x5ec>
 8002bd2:	2301      	movs	r3, #1
 8002bd4:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002bd8:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 8002bdc:	fa93 f3a3 	rbit	r3, r3
 8002be0:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  return result;
 8002be4:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002be8:	fab3 f383 	clz	r3, r3
 8002bec:	b2db      	uxtb	r3, r3
 8002bee:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002bf2:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002bf6:	009b      	lsls	r3, r3, #2
 8002bf8:	461a      	mov	r2, r3
 8002bfa:	2300      	movs	r3, #0
 8002bfc:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002bfe:	f7ff f9e9 	bl	8001fd4 <HAL_GetTick>
 8002c02:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002c06:	e00a      	b.n	8002c1e <HAL_RCC_OscConfig+0x562>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002c08:	f7ff f9e4 	bl	8001fd4 <HAL_GetTick>
 8002c0c:	4602      	mov	r2, r0
 8002c0e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002c12:	1ad3      	subs	r3, r2, r3
 8002c14:	2b02      	cmp	r3, #2
 8002c16:	d902      	bls.n	8002c1e <HAL_RCC_OscConfig+0x562>
          {
            return HAL_TIMEOUT;
 8002c18:	2303      	movs	r3, #3
 8002c1a:	f000 bc50 	b.w	80034be <HAL_RCC_OscConfig+0xe02>
 8002c1e:	2302      	movs	r3, #2
 8002c20:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c24:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8002c28:	fa93 f3a3 	rbit	r3, r3
 8002c2c:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  return result;
 8002c30:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002c34:	fab3 f383 	clz	r3, r3
 8002c38:	b2db      	uxtb	r3, r3
 8002c3a:	095b      	lsrs	r3, r3, #5
 8002c3c:	b2db      	uxtb	r3, r3
 8002c3e:	f043 0301 	orr.w	r3, r3, #1
 8002c42:	b2db      	uxtb	r3, r3
 8002c44:	2b01      	cmp	r3, #1
 8002c46:	d102      	bne.n	8002c4e <HAL_RCC_OscConfig+0x592>
 8002c48:	4b30      	ldr	r3, [pc, #192]	; (8002d0c <HAL_RCC_OscConfig+0x650>)
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	e013      	b.n	8002c76 <HAL_RCC_OscConfig+0x5ba>
 8002c4e:	2302      	movs	r3, #2
 8002c50:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c54:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8002c58:	fa93 f3a3 	rbit	r3, r3
 8002c5c:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8002c60:	2302      	movs	r3, #2
 8002c62:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8002c66:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8002c6a:	fa93 f3a3 	rbit	r3, r3
 8002c6e:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 8002c72:	4b26      	ldr	r3, [pc, #152]	; (8002d0c <HAL_RCC_OscConfig+0x650>)
 8002c74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c76:	2202      	movs	r2, #2
 8002c78:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
 8002c7c:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8002c80:	fa92 f2a2 	rbit	r2, r2
 8002c84:	f8c7 2114 	str.w	r2, [r7, #276]	; 0x114
  return result;
 8002c88:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 8002c8c:	fab2 f282 	clz	r2, r2
 8002c90:	b2d2      	uxtb	r2, r2
 8002c92:	f042 0220 	orr.w	r2, r2, #32
 8002c96:	b2d2      	uxtb	r2, r2
 8002c98:	f002 021f 	and.w	r2, r2, #31
 8002c9c:	2101      	movs	r1, #1
 8002c9e:	fa01 f202 	lsl.w	r2, r1, r2
 8002ca2:	4013      	ands	r3, r2
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	d1af      	bne.n	8002c08 <HAL_RCC_OscConfig+0x54c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002ca8:	1d3b      	adds	r3, r7, #4
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	f003 0308 	and.w	r3, r3, #8
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	f000 80da 	beq.w	8002e6c <HAL_RCC_OscConfig+0x7b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002cb8:	1d3b      	adds	r3, r7, #4
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	699b      	ldr	r3, [r3, #24]
 8002cbe:	2b00      	cmp	r3, #0
 8002cc0:	d069      	beq.n	8002d96 <HAL_RCC_OscConfig+0x6da>
 8002cc2:	2301      	movs	r3, #1
 8002cc4:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002cc8:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8002ccc:	fa93 f3a3 	rbit	r3, r3
 8002cd0:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  return result;
 8002cd4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002cd8:	fab3 f383 	clz	r3, r3
 8002cdc:	b2db      	uxtb	r3, r3
 8002cde:	461a      	mov	r2, r3
 8002ce0:	4b0b      	ldr	r3, [pc, #44]	; (8002d10 <HAL_RCC_OscConfig+0x654>)
 8002ce2:	4413      	add	r3, r2
 8002ce4:	009b      	lsls	r3, r3, #2
 8002ce6:	461a      	mov	r2, r3
 8002ce8:	2301      	movs	r3, #1
 8002cea:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002cec:	f7ff f972 	bl	8001fd4 <HAL_GetTick>
 8002cf0:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002cf4:	e00e      	b.n	8002d14 <HAL_RCC_OscConfig+0x658>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002cf6:	f7ff f96d 	bl	8001fd4 <HAL_GetTick>
 8002cfa:	4602      	mov	r2, r0
 8002cfc:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002d00:	1ad3      	subs	r3, r2, r3
 8002d02:	2b02      	cmp	r3, #2
 8002d04:	d906      	bls.n	8002d14 <HAL_RCC_OscConfig+0x658>
        {
          return HAL_TIMEOUT;
 8002d06:	2303      	movs	r3, #3
 8002d08:	e3d9      	b.n	80034be <HAL_RCC_OscConfig+0xe02>
 8002d0a:	bf00      	nop
 8002d0c:	40021000 	.word	0x40021000
 8002d10:	10908120 	.word	0x10908120
 8002d14:	2302      	movs	r3, #2
 8002d16:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d1a:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8002d1e:	fa93 f3a3 	rbit	r3, r3
 8002d22:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8002d26:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8002d2a:	2202      	movs	r2, #2
 8002d2c:	601a      	str	r2, [r3, #0]
 8002d2e:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	fa93 f2a3 	rbit	r2, r3
 8002d38:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 8002d3c:	601a      	str	r2, [r3, #0]
 8002d3e:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 8002d42:	2202      	movs	r2, #2
 8002d44:	601a      	str	r2, [r3, #0]
 8002d46:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	fa93 f2a3 	rbit	r2, r3
 8002d50:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 8002d54:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002d56:	4ba5      	ldr	r3, [pc, #660]	; (8002fec <HAL_RCC_OscConfig+0x930>)
 8002d58:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002d5a:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8002d5e:	2102      	movs	r1, #2
 8002d60:	6019      	str	r1, [r3, #0]
 8002d62:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	fa93 f1a3 	rbit	r1, r3
 8002d6c:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8002d70:	6019      	str	r1, [r3, #0]
  return result;
 8002d72:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	fab3 f383 	clz	r3, r3
 8002d7c:	b2db      	uxtb	r3, r3
 8002d7e:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8002d82:	b2db      	uxtb	r3, r3
 8002d84:	f003 031f 	and.w	r3, r3, #31
 8002d88:	2101      	movs	r1, #1
 8002d8a:	fa01 f303 	lsl.w	r3, r1, r3
 8002d8e:	4013      	ands	r3, r2
 8002d90:	2b00      	cmp	r3, #0
 8002d92:	d0b0      	beq.n	8002cf6 <HAL_RCC_OscConfig+0x63a>
 8002d94:	e06a      	b.n	8002e6c <HAL_RCC_OscConfig+0x7b0>
 8002d96:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8002d9a:	2201      	movs	r2, #1
 8002d9c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d9e:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	fa93 f2a3 	rbit	r2, r3
 8002da8:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8002dac:	601a      	str	r2, [r3, #0]
  return result;
 8002dae:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8002db2:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002db4:	fab3 f383 	clz	r3, r3
 8002db8:	b2db      	uxtb	r3, r3
 8002dba:	461a      	mov	r2, r3
 8002dbc:	4b8c      	ldr	r3, [pc, #560]	; (8002ff0 <HAL_RCC_OscConfig+0x934>)
 8002dbe:	4413      	add	r3, r2
 8002dc0:	009b      	lsls	r3, r3, #2
 8002dc2:	461a      	mov	r2, r3
 8002dc4:	2300      	movs	r3, #0
 8002dc6:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002dc8:	f7ff f904 	bl	8001fd4 <HAL_GetTick>
 8002dcc:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002dd0:	e009      	b.n	8002de6 <HAL_RCC_OscConfig+0x72a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002dd2:	f7ff f8ff 	bl	8001fd4 <HAL_GetTick>
 8002dd6:	4602      	mov	r2, r0
 8002dd8:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002ddc:	1ad3      	subs	r3, r2, r3
 8002dde:	2b02      	cmp	r3, #2
 8002de0:	d901      	bls.n	8002de6 <HAL_RCC_OscConfig+0x72a>
        {
          return HAL_TIMEOUT;
 8002de2:	2303      	movs	r3, #3
 8002de4:	e36b      	b.n	80034be <HAL_RCC_OscConfig+0xe02>
 8002de6:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 8002dea:	2202      	movs	r2, #2
 8002dec:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002dee:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	fa93 f2a3 	rbit	r2, r3
 8002df8:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8002dfc:	601a      	str	r2, [r3, #0]
 8002dfe:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 8002e02:	2202      	movs	r2, #2
 8002e04:	601a      	str	r2, [r3, #0]
 8002e06:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	fa93 f2a3 	rbit	r2, r3
 8002e10:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8002e14:	601a      	str	r2, [r3, #0]
 8002e16:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 8002e1a:	2202      	movs	r2, #2
 8002e1c:	601a      	str	r2, [r3, #0]
 8002e1e:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	fa93 f2a3 	rbit	r2, r3
 8002e28:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8002e2c:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002e2e:	4b6f      	ldr	r3, [pc, #444]	; (8002fec <HAL_RCC_OscConfig+0x930>)
 8002e30:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002e32:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8002e36:	2102      	movs	r1, #2
 8002e38:	6019      	str	r1, [r3, #0]
 8002e3a:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	fa93 f1a3 	rbit	r1, r3
 8002e44:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8002e48:	6019      	str	r1, [r3, #0]
  return result;
 8002e4a:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	fab3 f383 	clz	r3, r3
 8002e54:	b2db      	uxtb	r3, r3
 8002e56:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8002e5a:	b2db      	uxtb	r3, r3
 8002e5c:	f003 031f 	and.w	r3, r3, #31
 8002e60:	2101      	movs	r1, #1
 8002e62:	fa01 f303 	lsl.w	r3, r1, r3
 8002e66:	4013      	ands	r3, r2
 8002e68:	2b00      	cmp	r3, #0
 8002e6a:	d1b2      	bne.n	8002dd2 <HAL_RCC_OscConfig+0x716>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002e6c:	1d3b      	adds	r3, r7, #4
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	f003 0304 	and.w	r3, r3, #4
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	f000 8158 	beq.w	800312c <HAL_RCC_OscConfig+0xa70>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002e7c:	2300      	movs	r3, #0
 8002e7e:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002e82:	4b5a      	ldr	r3, [pc, #360]	; (8002fec <HAL_RCC_OscConfig+0x930>)
 8002e84:	69db      	ldr	r3, [r3, #28]
 8002e86:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	d112      	bne.n	8002eb4 <HAL_RCC_OscConfig+0x7f8>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002e8e:	4b57      	ldr	r3, [pc, #348]	; (8002fec <HAL_RCC_OscConfig+0x930>)
 8002e90:	69db      	ldr	r3, [r3, #28]
 8002e92:	4a56      	ldr	r2, [pc, #344]	; (8002fec <HAL_RCC_OscConfig+0x930>)
 8002e94:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002e98:	61d3      	str	r3, [r2, #28]
 8002e9a:	4b54      	ldr	r3, [pc, #336]	; (8002fec <HAL_RCC_OscConfig+0x930>)
 8002e9c:	69db      	ldr	r3, [r3, #28]
 8002e9e:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 8002ea2:	f107 0308 	add.w	r3, r7, #8
 8002ea6:	601a      	str	r2, [r3, #0]
 8002ea8:	f107 0308 	add.w	r3, r7, #8
 8002eac:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8002eae:	2301      	movs	r3, #1
 8002eb0:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002eb4:	4b4f      	ldr	r3, [pc, #316]	; (8002ff4 <HAL_RCC_OscConfig+0x938>)
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	d11a      	bne.n	8002ef6 <HAL_RCC_OscConfig+0x83a>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002ec0:	4b4c      	ldr	r3, [pc, #304]	; (8002ff4 <HAL_RCC_OscConfig+0x938>)
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	4a4b      	ldr	r2, [pc, #300]	; (8002ff4 <HAL_RCC_OscConfig+0x938>)
 8002ec6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002eca:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002ecc:	f7ff f882 	bl	8001fd4 <HAL_GetTick>
 8002ed0:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002ed4:	e009      	b.n	8002eea <HAL_RCC_OscConfig+0x82e>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002ed6:	f7ff f87d 	bl	8001fd4 <HAL_GetTick>
 8002eda:	4602      	mov	r2, r0
 8002edc:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002ee0:	1ad3      	subs	r3, r2, r3
 8002ee2:	2b64      	cmp	r3, #100	; 0x64
 8002ee4:	d901      	bls.n	8002eea <HAL_RCC_OscConfig+0x82e>
        {
          return HAL_TIMEOUT;
 8002ee6:	2303      	movs	r3, #3
 8002ee8:	e2e9      	b.n	80034be <HAL_RCC_OscConfig+0xe02>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002eea:	4b42      	ldr	r3, [pc, #264]	; (8002ff4 <HAL_RCC_OscConfig+0x938>)
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	d0ef      	beq.n	8002ed6 <HAL_RCC_OscConfig+0x81a>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002ef6:	1d3b      	adds	r3, r7, #4
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	68db      	ldr	r3, [r3, #12]
 8002efc:	2b01      	cmp	r3, #1
 8002efe:	d106      	bne.n	8002f0e <HAL_RCC_OscConfig+0x852>
 8002f00:	4b3a      	ldr	r3, [pc, #232]	; (8002fec <HAL_RCC_OscConfig+0x930>)
 8002f02:	6a1b      	ldr	r3, [r3, #32]
 8002f04:	4a39      	ldr	r2, [pc, #228]	; (8002fec <HAL_RCC_OscConfig+0x930>)
 8002f06:	f043 0301 	orr.w	r3, r3, #1
 8002f0a:	6213      	str	r3, [r2, #32]
 8002f0c:	e02f      	b.n	8002f6e <HAL_RCC_OscConfig+0x8b2>
 8002f0e:	1d3b      	adds	r3, r7, #4
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	68db      	ldr	r3, [r3, #12]
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	d10c      	bne.n	8002f32 <HAL_RCC_OscConfig+0x876>
 8002f18:	4b34      	ldr	r3, [pc, #208]	; (8002fec <HAL_RCC_OscConfig+0x930>)
 8002f1a:	6a1b      	ldr	r3, [r3, #32]
 8002f1c:	4a33      	ldr	r2, [pc, #204]	; (8002fec <HAL_RCC_OscConfig+0x930>)
 8002f1e:	f023 0301 	bic.w	r3, r3, #1
 8002f22:	6213      	str	r3, [r2, #32]
 8002f24:	4b31      	ldr	r3, [pc, #196]	; (8002fec <HAL_RCC_OscConfig+0x930>)
 8002f26:	6a1b      	ldr	r3, [r3, #32]
 8002f28:	4a30      	ldr	r2, [pc, #192]	; (8002fec <HAL_RCC_OscConfig+0x930>)
 8002f2a:	f023 0304 	bic.w	r3, r3, #4
 8002f2e:	6213      	str	r3, [r2, #32]
 8002f30:	e01d      	b.n	8002f6e <HAL_RCC_OscConfig+0x8b2>
 8002f32:	1d3b      	adds	r3, r7, #4
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	68db      	ldr	r3, [r3, #12]
 8002f38:	2b05      	cmp	r3, #5
 8002f3a:	d10c      	bne.n	8002f56 <HAL_RCC_OscConfig+0x89a>
 8002f3c:	4b2b      	ldr	r3, [pc, #172]	; (8002fec <HAL_RCC_OscConfig+0x930>)
 8002f3e:	6a1b      	ldr	r3, [r3, #32]
 8002f40:	4a2a      	ldr	r2, [pc, #168]	; (8002fec <HAL_RCC_OscConfig+0x930>)
 8002f42:	f043 0304 	orr.w	r3, r3, #4
 8002f46:	6213      	str	r3, [r2, #32]
 8002f48:	4b28      	ldr	r3, [pc, #160]	; (8002fec <HAL_RCC_OscConfig+0x930>)
 8002f4a:	6a1b      	ldr	r3, [r3, #32]
 8002f4c:	4a27      	ldr	r2, [pc, #156]	; (8002fec <HAL_RCC_OscConfig+0x930>)
 8002f4e:	f043 0301 	orr.w	r3, r3, #1
 8002f52:	6213      	str	r3, [r2, #32]
 8002f54:	e00b      	b.n	8002f6e <HAL_RCC_OscConfig+0x8b2>
 8002f56:	4b25      	ldr	r3, [pc, #148]	; (8002fec <HAL_RCC_OscConfig+0x930>)
 8002f58:	6a1b      	ldr	r3, [r3, #32]
 8002f5a:	4a24      	ldr	r2, [pc, #144]	; (8002fec <HAL_RCC_OscConfig+0x930>)
 8002f5c:	f023 0301 	bic.w	r3, r3, #1
 8002f60:	6213      	str	r3, [r2, #32]
 8002f62:	4b22      	ldr	r3, [pc, #136]	; (8002fec <HAL_RCC_OscConfig+0x930>)
 8002f64:	6a1b      	ldr	r3, [r3, #32]
 8002f66:	4a21      	ldr	r2, [pc, #132]	; (8002fec <HAL_RCC_OscConfig+0x930>)
 8002f68:	f023 0304 	bic.w	r3, r3, #4
 8002f6c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002f6e:	1d3b      	adds	r3, r7, #4
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	68db      	ldr	r3, [r3, #12]
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	d06b      	beq.n	8003050 <HAL_RCC_OscConfig+0x994>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002f78:	f7ff f82c 	bl	8001fd4 <HAL_GetTick>
 8002f7c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002f80:	e00b      	b.n	8002f9a <HAL_RCC_OscConfig+0x8de>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002f82:	f7ff f827 	bl	8001fd4 <HAL_GetTick>
 8002f86:	4602      	mov	r2, r0
 8002f88:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002f8c:	1ad3      	subs	r3, r2, r3
 8002f8e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002f92:	4293      	cmp	r3, r2
 8002f94:	d901      	bls.n	8002f9a <HAL_RCC_OscConfig+0x8de>
        {
          return HAL_TIMEOUT;
 8002f96:	2303      	movs	r3, #3
 8002f98:	e291      	b.n	80034be <HAL_RCC_OscConfig+0xe02>
 8002f9a:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 8002f9e:	2202      	movs	r2, #2
 8002fa0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002fa2:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	fa93 f2a3 	rbit	r2, r3
 8002fac:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8002fb0:	601a      	str	r2, [r3, #0]
 8002fb2:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8002fb6:	2202      	movs	r2, #2
 8002fb8:	601a      	str	r2, [r3, #0]
 8002fba:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	fa93 f2a3 	rbit	r2, r3
 8002fc4:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8002fc8:	601a      	str	r2, [r3, #0]
  return result;
 8002fca:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8002fce:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002fd0:	fab3 f383 	clz	r3, r3
 8002fd4:	b2db      	uxtb	r3, r3
 8002fd6:	095b      	lsrs	r3, r3, #5
 8002fd8:	b2db      	uxtb	r3, r3
 8002fda:	f043 0302 	orr.w	r3, r3, #2
 8002fde:	b2db      	uxtb	r3, r3
 8002fe0:	2b02      	cmp	r3, #2
 8002fe2:	d109      	bne.n	8002ff8 <HAL_RCC_OscConfig+0x93c>
 8002fe4:	4b01      	ldr	r3, [pc, #4]	; (8002fec <HAL_RCC_OscConfig+0x930>)
 8002fe6:	6a1b      	ldr	r3, [r3, #32]
 8002fe8:	e014      	b.n	8003014 <HAL_RCC_OscConfig+0x958>
 8002fea:	bf00      	nop
 8002fec:	40021000 	.word	0x40021000
 8002ff0:	10908120 	.word	0x10908120
 8002ff4:	40007000 	.word	0x40007000
 8002ff8:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 8002ffc:	2202      	movs	r2, #2
 8002ffe:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003000:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	fa93 f2a3 	rbit	r2, r3
 800300a:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 800300e:	601a      	str	r2, [r3, #0]
 8003010:	4bbb      	ldr	r3, [pc, #748]	; (8003300 <HAL_RCC_OscConfig+0xc44>)
 8003012:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003014:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8003018:	2102      	movs	r1, #2
 800301a:	6011      	str	r1, [r2, #0]
 800301c:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8003020:	6812      	ldr	r2, [r2, #0]
 8003022:	fa92 f1a2 	rbit	r1, r2
 8003026:	f107 02a4 	add.w	r2, r7, #164	; 0xa4
 800302a:	6011      	str	r1, [r2, #0]
  return result;
 800302c:	f107 02a4 	add.w	r2, r7, #164	; 0xa4
 8003030:	6812      	ldr	r2, [r2, #0]
 8003032:	fab2 f282 	clz	r2, r2
 8003036:	b2d2      	uxtb	r2, r2
 8003038:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800303c:	b2d2      	uxtb	r2, r2
 800303e:	f002 021f 	and.w	r2, r2, #31
 8003042:	2101      	movs	r1, #1
 8003044:	fa01 f202 	lsl.w	r2, r1, r2
 8003048:	4013      	ands	r3, r2
 800304a:	2b00      	cmp	r3, #0
 800304c:	d099      	beq.n	8002f82 <HAL_RCC_OscConfig+0x8c6>
 800304e:	e063      	b.n	8003118 <HAL_RCC_OscConfig+0xa5c>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003050:	f7fe ffc0 	bl	8001fd4 <HAL_GetTick>
 8003054:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003058:	e00b      	b.n	8003072 <HAL_RCC_OscConfig+0x9b6>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800305a:	f7fe ffbb 	bl	8001fd4 <HAL_GetTick>
 800305e:	4602      	mov	r2, r0
 8003060:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003064:	1ad3      	subs	r3, r2, r3
 8003066:	f241 3288 	movw	r2, #5000	; 0x1388
 800306a:	4293      	cmp	r3, r2
 800306c:	d901      	bls.n	8003072 <HAL_RCC_OscConfig+0x9b6>
        {
          return HAL_TIMEOUT;
 800306e:	2303      	movs	r3, #3
 8003070:	e225      	b.n	80034be <HAL_RCC_OscConfig+0xe02>
 8003072:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8003076:	2202      	movs	r2, #2
 8003078:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800307a:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	fa93 f2a3 	rbit	r2, r3
 8003084:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8003088:	601a      	str	r2, [r3, #0]
 800308a:	f107 0398 	add.w	r3, r7, #152	; 0x98
 800308e:	2202      	movs	r2, #2
 8003090:	601a      	str	r2, [r3, #0]
 8003092:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	fa93 f2a3 	rbit	r2, r3
 800309c:	f107 0394 	add.w	r3, r7, #148	; 0x94
 80030a0:	601a      	str	r2, [r3, #0]
  return result;
 80030a2:	f107 0394 	add.w	r3, r7, #148	; 0x94
 80030a6:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80030a8:	fab3 f383 	clz	r3, r3
 80030ac:	b2db      	uxtb	r3, r3
 80030ae:	095b      	lsrs	r3, r3, #5
 80030b0:	b2db      	uxtb	r3, r3
 80030b2:	f043 0302 	orr.w	r3, r3, #2
 80030b6:	b2db      	uxtb	r3, r3
 80030b8:	2b02      	cmp	r3, #2
 80030ba:	d102      	bne.n	80030c2 <HAL_RCC_OscConfig+0xa06>
 80030bc:	4b90      	ldr	r3, [pc, #576]	; (8003300 <HAL_RCC_OscConfig+0xc44>)
 80030be:	6a1b      	ldr	r3, [r3, #32]
 80030c0:	e00d      	b.n	80030de <HAL_RCC_OscConfig+0xa22>
 80030c2:	f107 0390 	add.w	r3, r7, #144	; 0x90
 80030c6:	2202      	movs	r2, #2
 80030c8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030ca:	f107 0390 	add.w	r3, r7, #144	; 0x90
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	fa93 f2a3 	rbit	r2, r3
 80030d4:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 80030d8:	601a      	str	r2, [r3, #0]
 80030da:	4b89      	ldr	r3, [pc, #548]	; (8003300 <HAL_RCC_OscConfig+0xc44>)
 80030dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030de:	f107 0288 	add.w	r2, r7, #136	; 0x88
 80030e2:	2102      	movs	r1, #2
 80030e4:	6011      	str	r1, [r2, #0]
 80030e6:	f107 0288 	add.w	r2, r7, #136	; 0x88
 80030ea:	6812      	ldr	r2, [r2, #0]
 80030ec:	fa92 f1a2 	rbit	r1, r2
 80030f0:	f107 0284 	add.w	r2, r7, #132	; 0x84
 80030f4:	6011      	str	r1, [r2, #0]
  return result;
 80030f6:	f107 0284 	add.w	r2, r7, #132	; 0x84
 80030fa:	6812      	ldr	r2, [r2, #0]
 80030fc:	fab2 f282 	clz	r2, r2
 8003100:	b2d2      	uxtb	r2, r2
 8003102:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003106:	b2d2      	uxtb	r2, r2
 8003108:	f002 021f 	and.w	r2, r2, #31
 800310c:	2101      	movs	r1, #1
 800310e:	fa01 f202 	lsl.w	r2, r1, r2
 8003112:	4013      	ands	r3, r2
 8003114:	2b00      	cmp	r3, #0
 8003116:	d1a0      	bne.n	800305a <HAL_RCC_OscConfig+0x99e>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003118:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 800311c:	2b01      	cmp	r3, #1
 800311e:	d105      	bne.n	800312c <HAL_RCC_OscConfig+0xa70>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003120:	4b77      	ldr	r3, [pc, #476]	; (8003300 <HAL_RCC_OscConfig+0xc44>)
 8003122:	69db      	ldr	r3, [r3, #28]
 8003124:	4a76      	ldr	r2, [pc, #472]	; (8003300 <HAL_RCC_OscConfig+0xc44>)
 8003126:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800312a:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800312c:	1d3b      	adds	r3, r7, #4
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	69db      	ldr	r3, [r3, #28]
 8003132:	2b00      	cmp	r3, #0
 8003134:	f000 81c2 	beq.w	80034bc <HAL_RCC_OscConfig+0xe00>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003138:	4b71      	ldr	r3, [pc, #452]	; (8003300 <HAL_RCC_OscConfig+0xc44>)
 800313a:	685b      	ldr	r3, [r3, #4]
 800313c:	f003 030c 	and.w	r3, r3, #12
 8003140:	2b08      	cmp	r3, #8
 8003142:	f000 819c 	beq.w	800347e <HAL_RCC_OscConfig+0xdc2>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003146:	1d3b      	adds	r3, r7, #4
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	69db      	ldr	r3, [r3, #28]
 800314c:	2b02      	cmp	r3, #2
 800314e:	f040 8114 	bne.w	800337a <HAL_RCC_OscConfig+0xcbe>
 8003152:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8003156:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800315a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800315c:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	fa93 f2a3 	rbit	r2, r3
 8003166:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 800316a:	601a      	str	r2, [r3, #0]
  return result;
 800316c:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8003170:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003172:	fab3 f383 	clz	r3, r3
 8003176:	b2db      	uxtb	r3, r3
 8003178:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800317c:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8003180:	009b      	lsls	r3, r3, #2
 8003182:	461a      	mov	r2, r3
 8003184:	2300      	movs	r3, #0
 8003186:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003188:	f7fe ff24 	bl	8001fd4 <HAL_GetTick>
 800318c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003190:	e009      	b.n	80031a6 <HAL_RCC_OscConfig+0xaea>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003192:	f7fe ff1f 	bl	8001fd4 <HAL_GetTick>
 8003196:	4602      	mov	r2, r0
 8003198:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800319c:	1ad3      	subs	r3, r2, r3
 800319e:	2b02      	cmp	r3, #2
 80031a0:	d901      	bls.n	80031a6 <HAL_RCC_OscConfig+0xaea>
          {
            return HAL_TIMEOUT;
 80031a2:	2303      	movs	r3, #3
 80031a4:	e18b      	b.n	80034be <HAL_RCC_OscConfig+0xe02>
 80031a6:	f107 0378 	add.w	r3, r7, #120	; 0x78
 80031aa:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80031ae:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031b0:	f107 0378 	add.w	r3, r7, #120	; 0x78
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	fa93 f2a3 	rbit	r2, r3
 80031ba:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80031be:	601a      	str	r2, [r3, #0]
  return result;
 80031c0:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80031c4:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80031c6:	fab3 f383 	clz	r3, r3
 80031ca:	b2db      	uxtb	r3, r3
 80031cc:	095b      	lsrs	r3, r3, #5
 80031ce:	b2db      	uxtb	r3, r3
 80031d0:	f043 0301 	orr.w	r3, r3, #1
 80031d4:	b2db      	uxtb	r3, r3
 80031d6:	2b01      	cmp	r3, #1
 80031d8:	d102      	bne.n	80031e0 <HAL_RCC_OscConfig+0xb24>
 80031da:	4b49      	ldr	r3, [pc, #292]	; (8003300 <HAL_RCC_OscConfig+0xc44>)
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	e01b      	b.n	8003218 <HAL_RCC_OscConfig+0xb5c>
 80031e0:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80031e4:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80031e8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031ea:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	fa93 f2a3 	rbit	r2, r3
 80031f4:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80031f8:	601a      	str	r2, [r3, #0]
 80031fa:	f107 0368 	add.w	r3, r7, #104	; 0x68
 80031fe:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003202:	601a      	str	r2, [r3, #0]
 8003204:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	fa93 f2a3 	rbit	r2, r3
 800320e:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8003212:	601a      	str	r2, [r3, #0]
 8003214:	4b3a      	ldr	r3, [pc, #232]	; (8003300 <HAL_RCC_OscConfig+0xc44>)
 8003216:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003218:	f107 0260 	add.w	r2, r7, #96	; 0x60
 800321c:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8003220:	6011      	str	r1, [r2, #0]
 8003222:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8003226:	6812      	ldr	r2, [r2, #0]
 8003228:	fa92 f1a2 	rbit	r1, r2
 800322c:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 8003230:	6011      	str	r1, [r2, #0]
  return result;
 8003232:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 8003236:	6812      	ldr	r2, [r2, #0]
 8003238:	fab2 f282 	clz	r2, r2
 800323c:	b2d2      	uxtb	r2, r2
 800323e:	f042 0220 	orr.w	r2, r2, #32
 8003242:	b2d2      	uxtb	r2, r2
 8003244:	f002 021f 	and.w	r2, r2, #31
 8003248:	2101      	movs	r1, #1
 800324a:	fa01 f202 	lsl.w	r2, r1, r2
 800324e:	4013      	ands	r3, r2
 8003250:	2b00      	cmp	r3, #0
 8003252:	d19e      	bne.n	8003192 <HAL_RCC_OscConfig+0xad6>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003254:	4b2a      	ldr	r3, [pc, #168]	; (8003300 <HAL_RCC_OscConfig+0xc44>)
 8003256:	685b      	ldr	r3, [r3, #4]
 8003258:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 800325c:	1d3b      	adds	r3, r7, #4
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8003262:	1d3b      	adds	r3, r7, #4
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	6a1b      	ldr	r3, [r3, #32]
 8003268:	430b      	orrs	r3, r1
 800326a:	4925      	ldr	r1, [pc, #148]	; (8003300 <HAL_RCC_OscConfig+0xc44>)
 800326c:	4313      	orrs	r3, r2
 800326e:	604b      	str	r3, [r1, #4]
 8003270:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8003274:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8003278:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800327a:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	fa93 f2a3 	rbit	r2, r3
 8003284:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8003288:	601a      	str	r2, [r3, #0]
  return result;
 800328a:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800328e:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003290:	fab3 f383 	clz	r3, r3
 8003294:	b2db      	uxtb	r3, r3
 8003296:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800329a:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800329e:	009b      	lsls	r3, r3, #2
 80032a0:	461a      	mov	r2, r3
 80032a2:	2301      	movs	r3, #1
 80032a4:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80032a6:	f7fe fe95 	bl	8001fd4 <HAL_GetTick>
 80032aa:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80032ae:	e009      	b.n	80032c4 <HAL_RCC_OscConfig+0xc08>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80032b0:	f7fe fe90 	bl	8001fd4 <HAL_GetTick>
 80032b4:	4602      	mov	r2, r0
 80032b6:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80032ba:	1ad3      	subs	r3, r2, r3
 80032bc:	2b02      	cmp	r3, #2
 80032be:	d901      	bls.n	80032c4 <HAL_RCC_OscConfig+0xc08>
          {
            return HAL_TIMEOUT;
 80032c0:	2303      	movs	r3, #3
 80032c2:	e0fc      	b.n	80034be <HAL_RCC_OscConfig+0xe02>
 80032c4:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80032c8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80032cc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032ce:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	fa93 f2a3 	rbit	r2, r3
 80032d8:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80032dc:	601a      	str	r2, [r3, #0]
  return result;
 80032de:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80032e2:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80032e4:	fab3 f383 	clz	r3, r3
 80032e8:	b2db      	uxtb	r3, r3
 80032ea:	095b      	lsrs	r3, r3, #5
 80032ec:	b2db      	uxtb	r3, r3
 80032ee:	f043 0301 	orr.w	r3, r3, #1
 80032f2:	b2db      	uxtb	r3, r3
 80032f4:	2b01      	cmp	r3, #1
 80032f6:	d105      	bne.n	8003304 <HAL_RCC_OscConfig+0xc48>
 80032f8:	4b01      	ldr	r3, [pc, #4]	; (8003300 <HAL_RCC_OscConfig+0xc44>)
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	e01e      	b.n	800333c <HAL_RCC_OscConfig+0xc80>
 80032fe:	bf00      	nop
 8003300:	40021000 	.word	0x40021000
 8003304:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8003308:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800330c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800330e:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	fa93 f2a3 	rbit	r2, r3
 8003318:	f107 0344 	add.w	r3, r7, #68	; 0x44
 800331c:	601a      	str	r2, [r3, #0]
 800331e:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8003322:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003326:	601a      	str	r2, [r3, #0]
 8003328:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	fa93 f2a3 	rbit	r2, r3
 8003332:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8003336:	601a      	str	r2, [r3, #0]
 8003338:	4b63      	ldr	r3, [pc, #396]	; (80034c8 <HAL_RCC_OscConfig+0xe0c>)
 800333a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800333c:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8003340:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8003344:	6011      	str	r1, [r2, #0]
 8003346:	f107 0238 	add.w	r2, r7, #56	; 0x38
 800334a:	6812      	ldr	r2, [r2, #0]
 800334c:	fa92 f1a2 	rbit	r1, r2
 8003350:	f107 0234 	add.w	r2, r7, #52	; 0x34
 8003354:	6011      	str	r1, [r2, #0]
  return result;
 8003356:	f107 0234 	add.w	r2, r7, #52	; 0x34
 800335a:	6812      	ldr	r2, [r2, #0]
 800335c:	fab2 f282 	clz	r2, r2
 8003360:	b2d2      	uxtb	r2, r2
 8003362:	f042 0220 	orr.w	r2, r2, #32
 8003366:	b2d2      	uxtb	r2, r2
 8003368:	f002 021f 	and.w	r2, r2, #31
 800336c:	2101      	movs	r1, #1
 800336e:	fa01 f202 	lsl.w	r2, r1, r2
 8003372:	4013      	ands	r3, r2
 8003374:	2b00      	cmp	r3, #0
 8003376:	d09b      	beq.n	80032b0 <HAL_RCC_OscConfig+0xbf4>
 8003378:	e0a0      	b.n	80034bc <HAL_RCC_OscConfig+0xe00>
 800337a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800337e:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8003382:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003384:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	fa93 f2a3 	rbit	r2, r3
 800338e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003392:	601a      	str	r2, [r3, #0]
  return result;
 8003394:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003398:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800339a:	fab3 f383 	clz	r3, r3
 800339e:	b2db      	uxtb	r3, r3
 80033a0:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80033a4:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80033a8:	009b      	lsls	r3, r3, #2
 80033aa:	461a      	mov	r2, r3
 80033ac:	2300      	movs	r3, #0
 80033ae:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80033b0:	f7fe fe10 	bl	8001fd4 <HAL_GetTick>
 80033b4:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80033b8:	e009      	b.n	80033ce <HAL_RCC_OscConfig+0xd12>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80033ba:	f7fe fe0b 	bl	8001fd4 <HAL_GetTick>
 80033be:	4602      	mov	r2, r0
 80033c0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80033c4:	1ad3      	subs	r3, r2, r3
 80033c6:	2b02      	cmp	r3, #2
 80033c8:	d901      	bls.n	80033ce <HAL_RCC_OscConfig+0xd12>
          {
            return HAL_TIMEOUT;
 80033ca:	2303      	movs	r3, #3
 80033cc:	e077      	b.n	80034be <HAL_RCC_OscConfig+0xe02>
 80033ce:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80033d2:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80033d6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033d8:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	fa93 f2a3 	rbit	r2, r3
 80033e2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80033e6:	601a      	str	r2, [r3, #0]
  return result;
 80033e8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80033ec:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80033ee:	fab3 f383 	clz	r3, r3
 80033f2:	b2db      	uxtb	r3, r3
 80033f4:	095b      	lsrs	r3, r3, #5
 80033f6:	b2db      	uxtb	r3, r3
 80033f8:	f043 0301 	orr.w	r3, r3, #1
 80033fc:	b2db      	uxtb	r3, r3
 80033fe:	2b01      	cmp	r3, #1
 8003400:	d102      	bne.n	8003408 <HAL_RCC_OscConfig+0xd4c>
 8003402:	4b31      	ldr	r3, [pc, #196]	; (80034c8 <HAL_RCC_OscConfig+0xe0c>)
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	e01b      	b.n	8003440 <HAL_RCC_OscConfig+0xd84>
 8003408:	f107 0320 	add.w	r3, r7, #32
 800340c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003410:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003412:	f107 0320 	add.w	r3, r7, #32
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	fa93 f2a3 	rbit	r2, r3
 800341c:	f107 031c 	add.w	r3, r7, #28
 8003420:	601a      	str	r2, [r3, #0]
 8003422:	f107 0318 	add.w	r3, r7, #24
 8003426:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800342a:	601a      	str	r2, [r3, #0]
 800342c:	f107 0318 	add.w	r3, r7, #24
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	fa93 f2a3 	rbit	r2, r3
 8003436:	f107 0314 	add.w	r3, r7, #20
 800343a:	601a      	str	r2, [r3, #0]
 800343c:	4b22      	ldr	r3, [pc, #136]	; (80034c8 <HAL_RCC_OscConfig+0xe0c>)
 800343e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003440:	f107 0210 	add.w	r2, r7, #16
 8003444:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8003448:	6011      	str	r1, [r2, #0]
 800344a:	f107 0210 	add.w	r2, r7, #16
 800344e:	6812      	ldr	r2, [r2, #0]
 8003450:	fa92 f1a2 	rbit	r1, r2
 8003454:	f107 020c 	add.w	r2, r7, #12
 8003458:	6011      	str	r1, [r2, #0]
  return result;
 800345a:	f107 020c 	add.w	r2, r7, #12
 800345e:	6812      	ldr	r2, [r2, #0]
 8003460:	fab2 f282 	clz	r2, r2
 8003464:	b2d2      	uxtb	r2, r2
 8003466:	f042 0220 	orr.w	r2, r2, #32
 800346a:	b2d2      	uxtb	r2, r2
 800346c:	f002 021f 	and.w	r2, r2, #31
 8003470:	2101      	movs	r1, #1
 8003472:	fa01 f202 	lsl.w	r2, r1, r2
 8003476:	4013      	ands	r3, r2
 8003478:	2b00      	cmp	r3, #0
 800347a:	d19e      	bne.n	80033ba <HAL_RCC_OscConfig+0xcfe>
 800347c:	e01e      	b.n	80034bc <HAL_RCC_OscConfig+0xe00>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800347e:	1d3b      	adds	r3, r7, #4
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	69db      	ldr	r3, [r3, #28]
 8003484:	2b01      	cmp	r3, #1
 8003486:	d101      	bne.n	800348c <HAL_RCC_OscConfig+0xdd0>
      {
        return HAL_ERROR;
 8003488:	2301      	movs	r3, #1
 800348a:	e018      	b.n	80034be <HAL_RCC_OscConfig+0xe02>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800348c:	4b0e      	ldr	r3, [pc, #56]	; (80034c8 <HAL_RCC_OscConfig+0xe0c>)
 800348e:	685b      	ldr	r3, [r3, #4]
 8003490:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8003494:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8003498:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 800349c:	1d3b      	adds	r3, r7, #4
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	6a1b      	ldr	r3, [r3, #32]
 80034a2:	429a      	cmp	r2, r3
 80034a4:	d108      	bne.n	80034b8 <HAL_RCC_OscConfig+0xdfc>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 80034a6:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 80034aa:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80034ae:	1d3b      	adds	r3, r7, #4
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80034b4:	429a      	cmp	r2, r3
 80034b6:	d001      	beq.n	80034bc <HAL_RCC_OscConfig+0xe00>
#endif
        {
          return HAL_ERROR;
 80034b8:	2301      	movs	r3, #1
 80034ba:	e000      	b.n	80034be <HAL_RCC_OscConfig+0xe02>
        }
      }
    }
  }

  return HAL_OK;
 80034bc:	2300      	movs	r3, #0
}
 80034be:	4618      	mov	r0, r3
 80034c0:	f507 7700 	add.w	r7, r7, #512	; 0x200
 80034c4:	46bd      	mov	sp, r7
 80034c6:	bd80      	pop	{r7, pc}
 80034c8:	40021000 	.word	0x40021000

080034cc <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80034cc:	b580      	push	{r7, lr}
 80034ce:	b09e      	sub	sp, #120	; 0x78
 80034d0:	af00      	add	r7, sp, #0
 80034d2:	6078      	str	r0, [r7, #4]
 80034d4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80034d6:	2300      	movs	r3, #0
 80034d8:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	2b00      	cmp	r3, #0
 80034de:	d101      	bne.n	80034e4 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80034e0:	2301      	movs	r3, #1
 80034e2:	e162      	b.n	80037aa <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80034e4:	4b90      	ldr	r3, [pc, #576]	; (8003728 <HAL_RCC_ClockConfig+0x25c>)
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	f003 0307 	and.w	r3, r3, #7
 80034ec:	683a      	ldr	r2, [r7, #0]
 80034ee:	429a      	cmp	r2, r3
 80034f0:	d910      	bls.n	8003514 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80034f2:	4b8d      	ldr	r3, [pc, #564]	; (8003728 <HAL_RCC_ClockConfig+0x25c>)
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	f023 0207 	bic.w	r2, r3, #7
 80034fa:	498b      	ldr	r1, [pc, #556]	; (8003728 <HAL_RCC_ClockConfig+0x25c>)
 80034fc:	683b      	ldr	r3, [r7, #0]
 80034fe:	4313      	orrs	r3, r2
 8003500:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003502:	4b89      	ldr	r3, [pc, #548]	; (8003728 <HAL_RCC_ClockConfig+0x25c>)
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	f003 0307 	and.w	r3, r3, #7
 800350a:	683a      	ldr	r2, [r7, #0]
 800350c:	429a      	cmp	r2, r3
 800350e:	d001      	beq.n	8003514 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003510:	2301      	movs	r3, #1
 8003512:	e14a      	b.n	80037aa <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	f003 0302 	and.w	r3, r3, #2
 800351c:	2b00      	cmp	r3, #0
 800351e:	d008      	beq.n	8003532 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003520:	4b82      	ldr	r3, [pc, #520]	; (800372c <HAL_RCC_ClockConfig+0x260>)
 8003522:	685b      	ldr	r3, [r3, #4]
 8003524:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	689b      	ldr	r3, [r3, #8]
 800352c:	497f      	ldr	r1, [pc, #508]	; (800372c <HAL_RCC_ClockConfig+0x260>)
 800352e:	4313      	orrs	r3, r2
 8003530:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	f003 0301 	and.w	r3, r3, #1
 800353a:	2b00      	cmp	r3, #0
 800353c:	f000 80dc 	beq.w	80036f8 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	685b      	ldr	r3, [r3, #4]
 8003544:	2b01      	cmp	r3, #1
 8003546:	d13c      	bne.n	80035c2 <HAL_RCC_ClockConfig+0xf6>
 8003548:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800354c:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800354e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003550:	fa93 f3a3 	rbit	r3, r3
 8003554:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8003556:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003558:	fab3 f383 	clz	r3, r3
 800355c:	b2db      	uxtb	r3, r3
 800355e:	095b      	lsrs	r3, r3, #5
 8003560:	b2db      	uxtb	r3, r3
 8003562:	f043 0301 	orr.w	r3, r3, #1
 8003566:	b2db      	uxtb	r3, r3
 8003568:	2b01      	cmp	r3, #1
 800356a:	d102      	bne.n	8003572 <HAL_RCC_ClockConfig+0xa6>
 800356c:	4b6f      	ldr	r3, [pc, #444]	; (800372c <HAL_RCC_ClockConfig+0x260>)
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	e00f      	b.n	8003592 <HAL_RCC_ClockConfig+0xc6>
 8003572:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003576:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003578:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800357a:	fa93 f3a3 	rbit	r3, r3
 800357e:	667b      	str	r3, [r7, #100]	; 0x64
 8003580:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003584:	663b      	str	r3, [r7, #96]	; 0x60
 8003586:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003588:	fa93 f3a3 	rbit	r3, r3
 800358c:	65fb      	str	r3, [r7, #92]	; 0x5c
 800358e:	4b67      	ldr	r3, [pc, #412]	; (800372c <HAL_RCC_ClockConfig+0x260>)
 8003590:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003592:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8003596:	65ba      	str	r2, [r7, #88]	; 0x58
 8003598:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800359a:	fa92 f2a2 	rbit	r2, r2
 800359e:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 80035a0:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80035a2:	fab2 f282 	clz	r2, r2
 80035a6:	b2d2      	uxtb	r2, r2
 80035a8:	f042 0220 	orr.w	r2, r2, #32
 80035ac:	b2d2      	uxtb	r2, r2
 80035ae:	f002 021f 	and.w	r2, r2, #31
 80035b2:	2101      	movs	r1, #1
 80035b4:	fa01 f202 	lsl.w	r2, r1, r2
 80035b8:	4013      	ands	r3, r2
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d17b      	bne.n	80036b6 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80035be:	2301      	movs	r3, #1
 80035c0:	e0f3      	b.n	80037aa <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	685b      	ldr	r3, [r3, #4]
 80035c6:	2b02      	cmp	r3, #2
 80035c8:	d13c      	bne.n	8003644 <HAL_RCC_ClockConfig+0x178>
 80035ca:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80035ce:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035d0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80035d2:	fa93 f3a3 	rbit	r3, r3
 80035d6:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 80035d8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80035da:	fab3 f383 	clz	r3, r3
 80035de:	b2db      	uxtb	r3, r3
 80035e0:	095b      	lsrs	r3, r3, #5
 80035e2:	b2db      	uxtb	r3, r3
 80035e4:	f043 0301 	orr.w	r3, r3, #1
 80035e8:	b2db      	uxtb	r3, r3
 80035ea:	2b01      	cmp	r3, #1
 80035ec:	d102      	bne.n	80035f4 <HAL_RCC_ClockConfig+0x128>
 80035ee:	4b4f      	ldr	r3, [pc, #316]	; (800372c <HAL_RCC_ClockConfig+0x260>)
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	e00f      	b.n	8003614 <HAL_RCC_ClockConfig+0x148>
 80035f4:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80035f8:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035fa:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80035fc:	fa93 f3a3 	rbit	r3, r3
 8003600:	647b      	str	r3, [r7, #68]	; 0x44
 8003602:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003606:	643b      	str	r3, [r7, #64]	; 0x40
 8003608:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800360a:	fa93 f3a3 	rbit	r3, r3
 800360e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003610:	4b46      	ldr	r3, [pc, #280]	; (800372c <HAL_RCC_ClockConfig+0x260>)
 8003612:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003614:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003618:	63ba      	str	r2, [r7, #56]	; 0x38
 800361a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800361c:	fa92 f2a2 	rbit	r2, r2
 8003620:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 8003622:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003624:	fab2 f282 	clz	r2, r2
 8003628:	b2d2      	uxtb	r2, r2
 800362a:	f042 0220 	orr.w	r2, r2, #32
 800362e:	b2d2      	uxtb	r2, r2
 8003630:	f002 021f 	and.w	r2, r2, #31
 8003634:	2101      	movs	r1, #1
 8003636:	fa01 f202 	lsl.w	r2, r1, r2
 800363a:	4013      	ands	r3, r2
 800363c:	2b00      	cmp	r3, #0
 800363e:	d13a      	bne.n	80036b6 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8003640:	2301      	movs	r3, #1
 8003642:	e0b2      	b.n	80037aa <HAL_RCC_ClockConfig+0x2de>
 8003644:	2302      	movs	r3, #2
 8003646:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003648:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800364a:	fa93 f3a3 	rbit	r3, r3
 800364e:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8003650:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003652:	fab3 f383 	clz	r3, r3
 8003656:	b2db      	uxtb	r3, r3
 8003658:	095b      	lsrs	r3, r3, #5
 800365a:	b2db      	uxtb	r3, r3
 800365c:	f043 0301 	orr.w	r3, r3, #1
 8003660:	b2db      	uxtb	r3, r3
 8003662:	2b01      	cmp	r3, #1
 8003664:	d102      	bne.n	800366c <HAL_RCC_ClockConfig+0x1a0>
 8003666:	4b31      	ldr	r3, [pc, #196]	; (800372c <HAL_RCC_ClockConfig+0x260>)
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	e00d      	b.n	8003688 <HAL_RCC_ClockConfig+0x1bc>
 800366c:	2302      	movs	r3, #2
 800366e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003670:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003672:	fa93 f3a3 	rbit	r3, r3
 8003676:	627b      	str	r3, [r7, #36]	; 0x24
 8003678:	2302      	movs	r3, #2
 800367a:	623b      	str	r3, [r7, #32]
 800367c:	6a3b      	ldr	r3, [r7, #32]
 800367e:	fa93 f3a3 	rbit	r3, r3
 8003682:	61fb      	str	r3, [r7, #28]
 8003684:	4b29      	ldr	r3, [pc, #164]	; (800372c <HAL_RCC_ClockConfig+0x260>)
 8003686:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003688:	2202      	movs	r2, #2
 800368a:	61ba      	str	r2, [r7, #24]
 800368c:	69ba      	ldr	r2, [r7, #24]
 800368e:	fa92 f2a2 	rbit	r2, r2
 8003692:	617a      	str	r2, [r7, #20]
  return result;
 8003694:	697a      	ldr	r2, [r7, #20]
 8003696:	fab2 f282 	clz	r2, r2
 800369a:	b2d2      	uxtb	r2, r2
 800369c:	f042 0220 	orr.w	r2, r2, #32
 80036a0:	b2d2      	uxtb	r2, r2
 80036a2:	f002 021f 	and.w	r2, r2, #31
 80036a6:	2101      	movs	r1, #1
 80036a8:	fa01 f202 	lsl.w	r2, r1, r2
 80036ac:	4013      	ands	r3, r2
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d101      	bne.n	80036b6 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80036b2:	2301      	movs	r3, #1
 80036b4:	e079      	b.n	80037aa <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80036b6:	4b1d      	ldr	r3, [pc, #116]	; (800372c <HAL_RCC_ClockConfig+0x260>)
 80036b8:	685b      	ldr	r3, [r3, #4]
 80036ba:	f023 0203 	bic.w	r2, r3, #3
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	685b      	ldr	r3, [r3, #4]
 80036c2:	491a      	ldr	r1, [pc, #104]	; (800372c <HAL_RCC_ClockConfig+0x260>)
 80036c4:	4313      	orrs	r3, r2
 80036c6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80036c8:	f7fe fc84 	bl	8001fd4 <HAL_GetTick>
 80036cc:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80036ce:	e00a      	b.n	80036e6 <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80036d0:	f7fe fc80 	bl	8001fd4 <HAL_GetTick>
 80036d4:	4602      	mov	r2, r0
 80036d6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80036d8:	1ad3      	subs	r3, r2, r3
 80036da:	f241 3288 	movw	r2, #5000	; 0x1388
 80036de:	4293      	cmp	r3, r2
 80036e0:	d901      	bls.n	80036e6 <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 80036e2:	2303      	movs	r3, #3
 80036e4:	e061      	b.n	80037aa <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80036e6:	4b11      	ldr	r3, [pc, #68]	; (800372c <HAL_RCC_ClockConfig+0x260>)
 80036e8:	685b      	ldr	r3, [r3, #4]
 80036ea:	f003 020c 	and.w	r2, r3, #12
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	685b      	ldr	r3, [r3, #4]
 80036f2:	009b      	lsls	r3, r3, #2
 80036f4:	429a      	cmp	r2, r3
 80036f6:	d1eb      	bne.n	80036d0 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80036f8:	4b0b      	ldr	r3, [pc, #44]	; (8003728 <HAL_RCC_ClockConfig+0x25c>)
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	f003 0307 	and.w	r3, r3, #7
 8003700:	683a      	ldr	r2, [r7, #0]
 8003702:	429a      	cmp	r2, r3
 8003704:	d214      	bcs.n	8003730 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003706:	4b08      	ldr	r3, [pc, #32]	; (8003728 <HAL_RCC_ClockConfig+0x25c>)
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	f023 0207 	bic.w	r2, r3, #7
 800370e:	4906      	ldr	r1, [pc, #24]	; (8003728 <HAL_RCC_ClockConfig+0x25c>)
 8003710:	683b      	ldr	r3, [r7, #0]
 8003712:	4313      	orrs	r3, r2
 8003714:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003716:	4b04      	ldr	r3, [pc, #16]	; (8003728 <HAL_RCC_ClockConfig+0x25c>)
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	f003 0307 	and.w	r3, r3, #7
 800371e:	683a      	ldr	r2, [r7, #0]
 8003720:	429a      	cmp	r2, r3
 8003722:	d005      	beq.n	8003730 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8003724:	2301      	movs	r3, #1
 8003726:	e040      	b.n	80037aa <HAL_RCC_ClockConfig+0x2de>
 8003728:	40022000 	.word	0x40022000
 800372c:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	f003 0304 	and.w	r3, r3, #4
 8003738:	2b00      	cmp	r3, #0
 800373a:	d008      	beq.n	800374e <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800373c:	4b1d      	ldr	r3, [pc, #116]	; (80037b4 <HAL_RCC_ClockConfig+0x2e8>)
 800373e:	685b      	ldr	r3, [r3, #4]
 8003740:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	68db      	ldr	r3, [r3, #12]
 8003748:	491a      	ldr	r1, [pc, #104]	; (80037b4 <HAL_RCC_ClockConfig+0x2e8>)
 800374a:	4313      	orrs	r3, r2
 800374c:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	f003 0308 	and.w	r3, r3, #8
 8003756:	2b00      	cmp	r3, #0
 8003758:	d009      	beq.n	800376e <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800375a:	4b16      	ldr	r3, [pc, #88]	; (80037b4 <HAL_RCC_ClockConfig+0x2e8>)
 800375c:	685b      	ldr	r3, [r3, #4]
 800375e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	691b      	ldr	r3, [r3, #16]
 8003766:	00db      	lsls	r3, r3, #3
 8003768:	4912      	ldr	r1, [pc, #72]	; (80037b4 <HAL_RCC_ClockConfig+0x2e8>)
 800376a:	4313      	orrs	r3, r2
 800376c:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 800376e:	f000 f829 	bl	80037c4 <HAL_RCC_GetSysClockFreq>
 8003772:	4601      	mov	r1, r0
 8003774:	4b0f      	ldr	r3, [pc, #60]	; (80037b4 <HAL_RCC_ClockConfig+0x2e8>)
 8003776:	685b      	ldr	r3, [r3, #4]
 8003778:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800377c:	22f0      	movs	r2, #240	; 0xf0
 800377e:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003780:	693a      	ldr	r2, [r7, #16]
 8003782:	fa92 f2a2 	rbit	r2, r2
 8003786:	60fa      	str	r2, [r7, #12]
  return result;
 8003788:	68fa      	ldr	r2, [r7, #12]
 800378a:	fab2 f282 	clz	r2, r2
 800378e:	b2d2      	uxtb	r2, r2
 8003790:	40d3      	lsrs	r3, r2
 8003792:	4a09      	ldr	r2, [pc, #36]	; (80037b8 <HAL_RCC_ClockConfig+0x2ec>)
 8003794:	5cd3      	ldrb	r3, [r2, r3]
 8003796:	fa21 f303 	lsr.w	r3, r1, r3
 800379a:	4a08      	ldr	r2, [pc, #32]	; (80037bc <HAL_RCC_ClockConfig+0x2f0>)
 800379c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 800379e:	4b08      	ldr	r3, [pc, #32]	; (80037c0 <HAL_RCC_ClockConfig+0x2f4>)
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	4618      	mov	r0, r3
 80037a4:	f7fe fbd2 	bl	8001f4c <HAL_InitTick>
  
  return HAL_OK;
 80037a8:	2300      	movs	r3, #0
}
 80037aa:	4618      	mov	r0, r3
 80037ac:	3778      	adds	r7, #120	; 0x78
 80037ae:	46bd      	mov	sp, r7
 80037b0:	bd80      	pop	{r7, pc}
 80037b2:	bf00      	nop
 80037b4:	40021000 	.word	0x40021000
 80037b8:	08005f78 	.word	0x08005f78
 80037bc:	20000004 	.word	0x20000004
 80037c0:	20000008 	.word	0x20000008

080037c4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80037c4:	b480      	push	{r7}
 80037c6:	b08b      	sub	sp, #44	; 0x2c
 80037c8:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80037ca:	2300      	movs	r3, #0
 80037cc:	61fb      	str	r3, [r7, #28]
 80037ce:	2300      	movs	r3, #0
 80037d0:	61bb      	str	r3, [r7, #24]
 80037d2:	2300      	movs	r3, #0
 80037d4:	627b      	str	r3, [r7, #36]	; 0x24
 80037d6:	2300      	movs	r3, #0
 80037d8:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80037da:	2300      	movs	r3, #0
 80037dc:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 80037de:	4b29      	ldr	r3, [pc, #164]	; (8003884 <HAL_RCC_GetSysClockFreq+0xc0>)
 80037e0:	685b      	ldr	r3, [r3, #4]
 80037e2:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80037e4:	69fb      	ldr	r3, [r7, #28]
 80037e6:	f003 030c 	and.w	r3, r3, #12
 80037ea:	2b04      	cmp	r3, #4
 80037ec:	d002      	beq.n	80037f4 <HAL_RCC_GetSysClockFreq+0x30>
 80037ee:	2b08      	cmp	r3, #8
 80037f0:	d003      	beq.n	80037fa <HAL_RCC_GetSysClockFreq+0x36>
 80037f2:	e03c      	b.n	800386e <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80037f4:	4b24      	ldr	r3, [pc, #144]	; (8003888 <HAL_RCC_GetSysClockFreq+0xc4>)
 80037f6:	623b      	str	r3, [r7, #32]
      break;
 80037f8:	e03c      	b.n	8003874 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 80037fa:	69fb      	ldr	r3, [r7, #28]
 80037fc:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8003800:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8003804:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003806:	68ba      	ldr	r2, [r7, #8]
 8003808:	fa92 f2a2 	rbit	r2, r2
 800380c:	607a      	str	r2, [r7, #4]
  return result;
 800380e:	687a      	ldr	r2, [r7, #4]
 8003810:	fab2 f282 	clz	r2, r2
 8003814:	b2d2      	uxtb	r2, r2
 8003816:	40d3      	lsrs	r3, r2
 8003818:	4a1c      	ldr	r2, [pc, #112]	; (800388c <HAL_RCC_GetSysClockFreq+0xc8>)
 800381a:	5cd3      	ldrb	r3, [r2, r3]
 800381c:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 800381e:	4b19      	ldr	r3, [pc, #100]	; (8003884 <HAL_RCC_GetSysClockFreq+0xc0>)
 8003820:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003822:	f003 030f 	and.w	r3, r3, #15
 8003826:	220f      	movs	r2, #15
 8003828:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800382a:	693a      	ldr	r2, [r7, #16]
 800382c:	fa92 f2a2 	rbit	r2, r2
 8003830:	60fa      	str	r2, [r7, #12]
  return result;
 8003832:	68fa      	ldr	r2, [r7, #12]
 8003834:	fab2 f282 	clz	r2, r2
 8003838:	b2d2      	uxtb	r2, r2
 800383a:	40d3      	lsrs	r3, r2
 800383c:	4a14      	ldr	r2, [pc, #80]	; (8003890 <HAL_RCC_GetSysClockFreq+0xcc>)
 800383e:	5cd3      	ldrb	r3, [r2, r3]
 8003840:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8003842:	69fb      	ldr	r3, [r7, #28]
 8003844:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003848:	2b00      	cmp	r3, #0
 800384a:	d008      	beq.n	800385e <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 800384c:	4a0e      	ldr	r2, [pc, #56]	; (8003888 <HAL_RCC_GetSysClockFreq+0xc4>)
 800384e:	69bb      	ldr	r3, [r7, #24]
 8003850:	fbb2 f2f3 	udiv	r2, r2, r3
 8003854:	697b      	ldr	r3, [r7, #20]
 8003856:	fb02 f303 	mul.w	r3, r2, r3
 800385a:	627b      	str	r3, [r7, #36]	; 0x24
 800385c:	e004      	b.n	8003868 <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 800385e:	697b      	ldr	r3, [r7, #20]
 8003860:	4a0c      	ldr	r2, [pc, #48]	; (8003894 <HAL_RCC_GetSysClockFreq+0xd0>)
 8003862:	fb02 f303 	mul.w	r3, r2, r3
 8003866:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8003868:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800386a:	623b      	str	r3, [r7, #32]
      break;
 800386c:	e002      	b.n	8003874 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800386e:	4b06      	ldr	r3, [pc, #24]	; (8003888 <HAL_RCC_GetSysClockFreq+0xc4>)
 8003870:	623b      	str	r3, [r7, #32]
      break;
 8003872:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003874:	6a3b      	ldr	r3, [r7, #32]
}
 8003876:	4618      	mov	r0, r3
 8003878:	372c      	adds	r7, #44	; 0x2c
 800387a:	46bd      	mov	sp, r7
 800387c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003880:	4770      	bx	lr
 8003882:	bf00      	nop
 8003884:	40021000 	.word	0x40021000
 8003888:	007a1200 	.word	0x007a1200
 800388c:	08005f90 	.word	0x08005f90
 8003890:	08005fa0 	.word	0x08005fa0
 8003894:	003d0900 	.word	0x003d0900

08003898 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003898:	b480      	push	{r7}
 800389a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800389c:	4b03      	ldr	r3, [pc, #12]	; (80038ac <HAL_RCC_GetHCLKFreq+0x14>)
 800389e:	681b      	ldr	r3, [r3, #0]
}
 80038a0:	4618      	mov	r0, r3
 80038a2:	46bd      	mov	sp, r7
 80038a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038a8:	4770      	bx	lr
 80038aa:	bf00      	nop
 80038ac:	20000004 	.word	0x20000004

080038b0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80038b0:	b580      	push	{r7, lr}
 80038b2:	b082      	sub	sp, #8
 80038b4:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 80038b6:	f7ff ffef 	bl	8003898 <HAL_RCC_GetHCLKFreq>
 80038ba:	4601      	mov	r1, r0
 80038bc:	4b0b      	ldr	r3, [pc, #44]	; (80038ec <HAL_RCC_GetPCLK1Freq+0x3c>)
 80038be:	685b      	ldr	r3, [r3, #4]
 80038c0:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80038c4:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 80038c8:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80038ca:	687a      	ldr	r2, [r7, #4]
 80038cc:	fa92 f2a2 	rbit	r2, r2
 80038d0:	603a      	str	r2, [r7, #0]
  return result;
 80038d2:	683a      	ldr	r2, [r7, #0]
 80038d4:	fab2 f282 	clz	r2, r2
 80038d8:	b2d2      	uxtb	r2, r2
 80038da:	40d3      	lsrs	r3, r2
 80038dc:	4a04      	ldr	r2, [pc, #16]	; (80038f0 <HAL_RCC_GetPCLK1Freq+0x40>)
 80038de:	5cd3      	ldrb	r3, [r2, r3]
 80038e0:	fa21 f303 	lsr.w	r3, r1, r3
}    
 80038e4:	4618      	mov	r0, r3
 80038e6:	3708      	adds	r7, #8
 80038e8:	46bd      	mov	sp, r7
 80038ea:	bd80      	pop	{r7, pc}
 80038ec:	40021000 	.word	0x40021000
 80038f0:	08005f88 	.word	0x08005f88

080038f4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80038f4:	b580      	push	{r7, lr}
 80038f6:	b082      	sub	sp, #8
 80038f8:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 80038fa:	f7ff ffcd 	bl	8003898 <HAL_RCC_GetHCLKFreq>
 80038fe:	4601      	mov	r1, r0
 8003900:	4b0b      	ldr	r3, [pc, #44]	; (8003930 <HAL_RCC_GetPCLK2Freq+0x3c>)
 8003902:	685b      	ldr	r3, [r3, #4]
 8003904:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8003908:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 800390c:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800390e:	687a      	ldr	r2, [r7, #4]
 8003910:	fa92 f2a2 	rbit	r2, r2
 8003914:	603a      	str	r2, [r7, #0]
  return result;
 8003916:	683a      	ldr	r2, [r7, #0]
 8003918:	fab2 f282 	clz	r2, r2
 800391c:	b2d2      	uxtb	r2, r2
 800391e:	40d3      	lsrs	r3, r2
 8003920:	4a04      	ldr	r2, [pc, #16]	; (8003934 <HAL_RCC_GetPCLK2Freq+0x40>)
 8003922:	5cd3      	ldrb	r3, [r2, r3]
 8003924:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8003928:	4618      	mov	r0, r3
 800392a:	3708      	adds	r7, #8
 800392c:	46bd      	mov	sp, r7
 800392e:	bd80      	pop	{r7, pc}
 8003930:	40021000 	.word	0x40021000
 8003934:	08005f88 	.word	0x08005f88

08003938 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003938:	b580      	push	{r7, lr}
 800393a:	b092      	sub	sp, #72	; 0x48
 800393c:	af00      	add	r7, sp, #0
 800393e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003940:	2300      	movs	r3, #0
 8003942:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 8003944:	2300      	movs	r3, #0
 8003946:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8003948:	2300      	movs	r3, #0
 800394a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003956:	2b00      	cmp	r3, #0
 8003958:	f000 80cd 	beq.w	8003af6 <HAL_RCCEx_PeriphCLKConfig+0x1be>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800395c:	4b86      	ldr	r3, [pc, #536]	; (8003b78 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800395e:	69db      	ldr	r3, [r3, #28]
 8003960:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003964:	2b00      	cmp	r3, #0
 8003966:	d10e      	bne.n	8003986 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003968:	4b83      	ldr	r3, [pc, #524]	; (8003b78 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800396a:	69db      	ldr	r3, [r3, #28]
 800396c:	4a82      	ldr	r2, [pc, #520]	; (8003b78 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800396e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003972:	61d3      	str	r3, [r2, #28]
 8003974:	4b80      	ldr	r3, [pc, #512]	; (8003b78 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003976:	69db      	ldr	r3, [r3, #28]
 8003978:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800397c:	60bb      	str	r3, [r7, #8]
 800397e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003980:	2301      	movs	r3, #1
 8003982:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003986:	4b7d      	ldr	r3, [pc, #500]	; (8003b7c <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800398e:	2b00      	cmp	r3, #0
 8003990:	d118      	bne.n	80039c4 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003992:	4b7a      	ldr	r3, [pc, #488]	; (8003b7c <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	4a79      	ldr	r2, [pc, #484]	; (8003b7c <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8003998:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800399c:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800399e:	f7fe fb19 	bl	8001fd4 <HAL_GetTick>
 80039a2:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80039a4:	e008      	b.n	80039b8 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80039a6:	f7fe fb15 	bl	8001fd4 <HAL_GetTick>
 80039aa:	4602      	mov	r2, r0
 80039ac:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80039ae:	1ad3      	subs	r3, r2, r3
 80039b0:	2b64      	cmp	r3, #100	; 0x64
 80039b2:	d901      	bls.n	80039b8 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 80039b4:	2303      	movs	r3, #3
 80039b6:	e0db      	b.n	8003b70 <HAL_RCCEx_PeriphCLKConfig+0x238>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80039b8:	4b70      	ldr	r3, [pc, #448]	; (8003b7c <HAL_RCCEx_PeriphCLKConfig+0x244>)
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80039c0:	2b00      	cmp	r3, #0
 80039c2:	d0f0      	beq.n	80039a6 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80039c4:	4b6c      	ldr	r3, [pc, #432]	; (8003b78 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80039c6:	6a1b      	ldr	r3, [r3, #32]
 80039c8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80039cc:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80039ce:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80039d0:	2b00      	cmp	r3, #0
 80039d2:	d07d      	beq.n	8003ad0 <HAL_RCCEx_PeriphCLKConfig+0x198>
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	685b      	ldr	r3, [r3, #4]
 80039d8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80039dc:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80039de:	429a      	cmp	r2, r3
 80039e0:	d076      	beq.n	8003ad0 <HAL_RCCEx_PeriphCLKConfig+0x198>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80039e2:	4b65      	ldr	r3, [pc, #404]	; (8003b78 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80039e4:	6a1b      	ldr	r3, [r3, #32]
 80039e6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80039ea:	63fb      	str	r3, [r7, #60]	; 0x3c
 80039ec:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80039f0:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80039f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80039f4:	fa93 f3a3 	rbit	r3, r3
 80039f8:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 80039fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80039fc:	fab3 f383 	clz	r3, r3
 8003a00:	b2db      	uxtb	r3, r3
 8003a02:	461a      	mov	r2, r3
 8003a04:	4b5e      	ldr	r3, [pc, #376]	; (8003b80 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8003a06:	4413      	add	r3, r2
 8003a08:	009b      	lsls	r3, r3, #2
 8003a0a:	461a      	mov	r2, r3
 8003a0c:	2301      	movs	r3, #1
 8003a0e:	6013      	str	r3, [r2, #0]
 8003a10:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003a14:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a16:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003a18:	fa93 f3a3 	rbit	r3, r3
 8003a1c:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8003a1e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003a20:	fab3 f383 	clz	r3, r3
 8003a24:	b2db      	uxtb	r3, r3
 8003a26:	461a      	mov	r2, r3
 8003a28:	4b55      	ldr	r3, [pc, #340]	; (8003b80 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8003a2a:	4413      	add	r3, r2
 8003a2c:	009b      	lsls	r3, r3, #2
 8003a2e:	461a      	mov	r2, r3
 8003a30:	2300      	movs	r3, #0
 8003a32:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8003a34:	4a50      	ldr	r2, [pc, #320]	; (8003b78 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003a36:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003a38:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003a3a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003a3c:	f003 0301 	and.w	r3, r3, #1
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	d045      	beq.n	8003ad0 <HAL_RCCEx_PeriphCLKConfig+0x198>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a44:	f7fe fac6 	bl	8001fd4 <HAL_GetTick>
 8003a48:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003a4a:	e00a      	b.n	8003a62 <HAL_RCCEx_PeriphCLKConfig+0x12a>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003a4c:	f7fe fac2 	bl	8001fd4 <HAL_GetTick>
 8003a50:	4602      	mov	r2, r0
 8003a52:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003a54:	1ad3      	subs	r3, r2, r3
 8003a56:	f241 3288 	movw	r2, #5000	; 0x1388
 8003a5a:	4293      	cmp	r3, r2
 8003a5c:	d901      	bls.n	8003a62 <HAL_RCCEx_PeriphCLKConfig+0x12a>
          {
            return HAL_TIMEOUT;
 8003a5e:	2303      	movs	r3, #3
 8003a60:	e086      	b.n	8003b70 <HAL_RCCEx_PeriphCLKConfig+0x238>
 8003a62:	2302      	movs	r3, #2
 8003a64:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a66:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003a68:	fa93 f3a3 	rbit	r3, r3
 8003a6c:	627b      	str	r3, [r7, #36]	; 0x24
 8003a6e:	2302      	movs	r3, #2
 8003a70:	623b      	str	r3, [r7, #32]
 8003a72:	6a3b      	ldr	r3, [r7, #32]
 8003a74:	fa93 f3a3 	rbit	r3, r3
 8003a78:	61fb      	str	r3, [r7, #28]
  return result;
 8003a7a:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003a7c:	fab3 f383 	clz	r3, r3
 8003a80:	b2db      	uxtb	r3, r3
 8003a82:	095b      	lsrs	r3, r3, #5
 8003a84:	b2db      	uxtb	r3, r3
 8003a86:	f043 0302 	orr.w	r3, r3, #2
 8003a8a:	b2db      	uxtb	r3, r3
 8003a8c:	2b02      	cmp	r3, #2
 8003a8e:	d102      	bne.n	8003a96 <HAL_RCCEx_PeriphCLKConfig+0x15e>
 8003a90:	4b39      	ldr	r3, [pc, #228]	; (8003b78 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003a92:	6a1b      	ldr	r3, [r3, #32]
 8003a94:	e007      	b.n	8003aa6 <HAL_RCCEx_PeriphCLKConfig+0x16e>
 8003a96:	2302      	movs	r3, #2
 8003a98:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a9a:	69bb      	ldr	r3, [r7, #24]
 8003a9c:	fa93 f3a3 	rbit	r3, r3
 8003aa0:	617b      	str	r3, [r7, #20]
 8003aa2:	4b35      	ldr	r3, [pc, #212]	; (8003b78 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003aa4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003aa6:	2202      	movs	r2, #2
 8003aa8:	613a      	str	r2, [r7, #16]
 8003aaa:	693a      	ldr	r2, [r7, #16]
 8003aac:	fa92 f2a2 	rbit	r2, r2
 8003ab0:	60fa      	str	r2, [r7, #12]
  return result;
 8003ab2:	68fa      	ldr	r2, [r7, #12]
 8003ab4:	fab2 f282 	clz	r2, r2
 8003ab8:	b2d2      	uxtb	r2, r2
 8003aba:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003abe:	b2d2      	uxtb	r2, r2
 8003ac0:	f002 021f 	and.w	r2, r2, #31
 8003ac4:	2101      	movs	r1, #1
 8003ac6:	fa01 f202 	lsl.w	r2, r1, r2
 8003aca:	4013      	ands	r3, r2
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	d0bd      	beq.n	8003a4c <HAL_RCCEx_PeriphCLKConfig+0x114>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8003ad0:	4b29      	ldr	r3, [pc, #164]	; (8003b78 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003ad2:	6a1b      	ldr	r3, [r3, #32]
 8003ad4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	685b      	ldr	r3, [r3, #4]
 8003adc:	4926      	ldr	r1, [pc, #152]	; (8003b78 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003ade:	4313      	orrs	r3, r2
 8003ae0:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003ae2:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8003ae6:	2b01      	cmp	r3, #1
 8003ae8:	d105      	bne.n	8003af6 <HAL_RCCEx_PeriphCLKConfig+0x1be>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003aea:	4b23      	ldr	r3, [pc, #140]	; (8003b78 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003aec:	69db      	ldr	r3, [r3, #28]
 8003aee:	4a22      	ldr	r2, [pc, #136]	; (8003b78 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003af0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003af4:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	f003 0301 	and.w	r3, r3, #1
 8003afe:	2b00      	cmp	r3, #0
 8003b00:	d008      	beq.n	8003b14 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003b02:	4b1d      	ldr	r3, [pc, #116]	; (8003b78 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003b04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b06:	f023 0203 	bic.w	r2, r3, #3
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	689b      	ldr	r3, [r3, #8]
 8003b0e:	491a      	ldr	r1, [pc, #104]	; (8003b78 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003b10:	4313      	orrs	r3, r2
 8003b12:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	f003 0320 	and.w	r3, r3, #32
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	d008      	beq.n	8003b32 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003b20:	4b15      	ldr	r3, [pc, #84]	; (8003b78 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003b22:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b24:	f023 0210 	bic.w	r2, r3, #16
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	68db      	ldr	r3, [r3, #12]
 8003b2c:	4912      	ldr	r1, [pc, #72]	; (8003b78 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003b2e:	4313      	orrs	r3, r2
 8003b30:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d008      	beq.n	8003b50 <HAL_RCCEx_PeriphCLKConfig+0x218>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8003b3e:	4b0e      	ldr	r3, [pc, #56]	; (8003b78 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003b40:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b42:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	691b      	ldr	r3, [r3, #16]
 8003b4a:	490b      	ldr	r1, [pc, #44]	; (8003b78 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003b4c:	4313      	orrs	r3, r2
 8003b4e:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	d008      	beq.n	8003b6e <HAL_RCCEx_PeriphCLKConfig+0x236>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8003b5c:	4b06      	ldr	r3, [pc, #24]	; (8003b78 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003b5e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b60:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	695b      	ldr	r3, [r3, #20]
 8003b68:	4903      	ldr	r1, [pc, #12]	; (8003b78 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003b6a:	4313      	orrs	r3, r2
 8003b6c:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8003b6e:	2300      	movs	r3, #0
}
 8003b70:	4618      	mov	r0, r3
 8003b72:	3748      	adds	r7, #72	; 0x48
 8003b74:	46bd      	mov	sp, r7
 8003b76:	bd80      	pop	{r7, pc}
 8003b78:	40021000 	.word	0x40021000
 8003b7c:	40007000 	.word	0x40007000
 8003b80:	10908100 	.word	0x10908100

08003b84 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003b84:	b580      	push	{r7, lr}
 8003b86:	b082      	sub	sp, #8
 8003b88:	af00      	add	r7, sp, #0
 8003b8a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	d101      	bne.n	8003b96 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003b92:	2301      	movs	r3, #1
 8003b94:	e049      	b.n	8003c2a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003b9c:	b2db      	uxtb	r3, r3
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	d106      	bne.n	8003bb0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	2200      	movs	r2, #0
 8003ba6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003baa:	6878      	ldr	r0, [r7, #4]
 8003bac:	f7fd ffa0 	bl	8001af0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	2202      	movs	r2, #2
 8003bb4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	681a      	ldr	r2, [r3, #0]
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	3304      	adds	r3, #4
 8003bc0:	4619      	mov	r1, r3
 8003bc2:	4610      	mov	r0, r2
 8003bc4:	f000 fc38 	bl	8004438 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	2201      	movs	r2, #1
 8003bcc:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	2201      	movs	r2, #1
 8003bd4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	2201      	movs	r2, #1
 8003bdc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	2201      	movs	r2, #1
 8003be4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	2201      	movs	r2, #1
 8003bec:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	2201      	movs	r2, #1
 8003bf4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	2201      	movs	r2, #1
 8003bfc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	2201      	movs	r2, #1
 8003c04:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	2201      	movs	r2, #1
 8003c0c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	2201      	movs	r2, #1
 8003c14:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	2201      	movs	r2, #1
 8003c1c:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	2201      	movs	r2, #1
 8003c24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003c28:	2300      	movs	r3, #0
}
 8003c2a:	4618      	mov	r0, r3
 8003c2c:	3708      	adds	r7, #8
 8003c2e:	46bd      	mov	sp, r7
 8003c30:	bd80      	pop	{r7, pc}
	...

08003c34 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003c34:	b480      	push	{r7}
 8003c36:	b085      	sub	sp, #20
 8003c38:	af00      	add	r7, sp, #0
 8003c3a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003c42:	b2db      	uxtb	r3, r3
 8003c44:	2b01      	cmp	r3, #1
 8003c46:	d001      	beq.n	8003c4c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003c48:	2301      	movs	r3, #1
 8003c4a:	e040      	b.n	8003cce <HAL_TIM_Base_Start_IT+0x9a>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	2202      	movs	r2, #2
 8003c50:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	68da      	ldr	r2, [r3, #12]
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	f042 0201 	orr.w	r2, r2, #1
 8003c62:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	4a1c      	ldr	r2, [pc, #112]	; (8003cdc <HAL_TIM_Base_Start_IT+0xa8>)
 8003c6a:	4293      	cmp	r3, r2
 8003c6c:	d00e      	beq.n	8003c8c <HAL_TIM_Base_Start_IT+0x58>
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003c76:	d009      	beq.n	8003c8c <HAL_TIM_Base_Start_IT+0x58>
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	4a18      	ldr	r2, [pc, #96]	; (8003ce0 <HAL_TIM_Base_Start_IT+0xac>)
 8003c7e:	4293      	cmp	r3, r2
 8003c80:	d004      	beq.n	8003c8c <HAL_TIM_Base_Start_IT+0x58>
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	4a17      	ldr	r2, [pc, #92]	; (8003ce4 <HAL_TIM_Base_Start_IT+0xb0>)
 8003c88:	4293      	cmp	r3, r2
 8003c8a:	d115      	bne.n	8003cb8 <HAL_TIM_Base_Start_IT+0x84>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	689a      	ldr	r2, [r3, #8]
 8003c92:	4b15      	ldr	r3, [pc, #84]	; (8003ce8 <HAL_TIM_Base_Start_IT+0xb4>)
 8003c94:	4013      	ands	r3, r2
 8003c96:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	2b06      	cmp	r3, #6
 8003c9c:	d015      	beq.n	8003cca <HAL_TIM_Base_Start_IT+0x96>
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003ca4:	d011      	beq.n	8003cca <HAL_TIM_Base_Start_IT+0x96>
    {
      __HAL_TIM_ENABLE(htim);
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	681a      	ldr	r2, [r3, #0]
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	f042 0201 	orr.w	r2, r2, #1
 8003cb4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003cb6:	e008      	b.n	8003cca <HAL_TIM_Base_Start_IT+0x96>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	681a      	ldr	r2, [r3, #0]
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	f042 0201 	orr.w	r2, r2, #1
 8003cc6:	601a      	str	r2, [r3, #0]
 8003cc8:	e000      	b.n	8003ccc <HAL_TIM_Base_Start_IT+0x98>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003cca:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8003ccc:	2300      	movs	r3, #0
}
 8003cce:	4618      	mov	r0, r3
 8003cd0:	3714      	adds	r7, #20
 8003cd2:	46bd      	mov	sp, r7
 8003cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cd8:	4770      	bx	lr
 8003cda:	bf00      	nop
 8003cdc:	40012c00 	.word	0x40012c00
 8003ce0:	40000400 	.word	0x40000400
 8003ce4:	40014000 	.word	0x40014000
 8003ce8:	00010007 	.word	0x00010007

08003cec <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003cec:	b580      	push	{r7, lr}
 8003cee:	b082      	sub	sp, #8
 8003cf0:	af00      	add	r7, sp, #0
 8003cf2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	d101      	bne.n	8003cfe <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003cfa:	2301      	movs	r3, #1
 8003cfc:	e049      	b.n	8003d92 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003d04:	b2db      	uxtb	r3, r3
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	d106      	bne.n	8003d18 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	2200      	movs	r2, #0
 8003d0e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003d12:	6878      	ldr	r0, [r7, #4]
 8003d14:	f7fd fecc 	bl	8001ab0 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	2202      	movs	r2, #2
 8003d1c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	681a      	ldr	r2, [r3, #0]
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	3304      	adds	r3, #4
 8003d28:	4619      	mov	r1, r3
 8003d2a:	4610      	mov	r0, r2
 8003d2c:	f000 fb84 	bl	8004438 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	2201      	movs	r2, #1
 8003d34:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	2201      	movs	r2, #1
 8003d3c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	2201      	movs	r2, #1
 8003d44:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	2201      	movs	r2, #1
 8003d4c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	2201      	movs	r2, #1
 8003d54:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	2201      	movs	r2, #1
 8003d5c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	2201      	movs	r2, #1
 8003d64:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	2201      	movs	r2, #1
 8003d6c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	2201      	movs	r2, #1
 8003d74:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	2201      	movs	r2, #1
 8003d7c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	2201      	movs	r2, #1
 8003d84:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	2201      	movs	r2, #1
 8003d8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003d90:	2300      	movs	r3, #0
}
 8003d92:	4618      	mov	r0, r3
 8003d94:	3708      	adds	r7, #8
 8003d96:	46bd      	mov	sp, r7
 8003d98:	bd80      	pop	{r7, pc}
	...

08003d9c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected (*)
  *         (*) Value not defined for all devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003d9c:	b580      	push	{r7, lr}
 8003d9e:	b084      	sub	sp, #16
 8003da0:	af00      	add	r7, sp, #0
 8003da2:	6078      	str	r0, [r7, #4]
 8003da4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003da6:	683b      	ldr	r3, [r7, #0]
 8003da8:	2b00      	cmp	r3, #0
 8003daa:	d109      	bne.n	8003dc0 <HAL_TIM_PWM_Start+0x24>
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003db2:	b2db      	uxtb	r3, r3
 8003db4:	2b01      	cmp	r3, #1
 8003db6:	bf14      	ite	ne
 8003db8:	2301      	movne	r3, #1
 8003dba:	2300      	moveq	r3, #0
 8003dbc:	b2db      	uxtb	r3, r3
 8003dbe:	e03c      	b.n	8003e3a <HAL_TIM_PWM_Start+0x9e>
 8003dc0:	683b      	ldr	r3, [r7, #0]
 8003dc2:	2b04      	cmp	r3, #4
 8003dc4:	d109      	bne.n	8003dda <HAL_TIM_PWM_Start+0x3e>
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8003dcc:	b2db      	uxtb	r3, r3
 8003dce:	2b01      	cmp	r3, #1
 8003dd0:	bf14      	ite	ne
 8003dd2:	2301      	movne	r3, #1
 8003dd4:	2300      	moveq	r3, #0
 8003dd6:	b2db      	uxtb	r3, r3
 8003dd8:	e02f      	b.n	8003e3a <HAL_TIM_PWM_Start+0x9e>
 8003dda:	683b      	ldr	r3, [r7, #0]
 8003ddc:	2b08      	cmp	r3, #8
 8003dde:	d109      	bne.n	8003df4 <HAL_TIM_PWM_Start+0x58>
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003de6:	b2db      	uxtb	r3, r3
 8003de8:	2b01      	cmp	r3, #1
 8003dea:	bf14      	ite	ne
 8003dec:	2301      	movne	r3, #1
 8003dee:	2300      	moveq	r3, #0
 8003df0:	b2db      	uxtb	r3, r3
 8003df2:	e022      	b.n	8003e3a <HAL_TIM_PWM_Start+0x9e>
 8003df4:	683b      	ldr	r3, [r7, #0]
 8003df6:	2b0c      	cmp	r3, #12
 8003df8:	d109      	bne.n	8003e0e <HAL_TIM_PWM_Start+0x72>
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003e00:	b2db      	uxtb	r3, r3
 8003e02:	2b01      	cmp	r3, #1
 8003e04:	bf14      	ite	ne
 8003e06:	2301      	movne	r3, #1
 8003e08:	2300      	moveq	r3, #0
 8003e0a:	b2db      	uxtb	r3, r3
 8003e0c:	e015      	b.n	8003e3a <HAL_TIM_PWM_Start+0x9e>
 8003e0e:	683b      	ldr	r3, [r7, #0]
 8003e10:	2b10      	cmp	r3, #16
 8003e12:	d109      	bne.n	8003e28 <HAL_TIM_PWM_Start+0x8c>
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8003e1a:	b2db      	uxtb	r3, r3
 8003e1c:	2b01      	cmp	r3, #1
 8003e1e:	bf14      	ite	ne
 8003e20:	2301      	movne	r3, #1
 8003e22:	2300      	moveq	r3, #0
 8003e24:	b2db      	uxtb	r3, r3
 8003e26:	e008      	b.n	8003e3a <HAL_TIM_PWM_Start+0x9e>
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8003e2e:	b2db      	uxtb	r3, r3
 8003e30:	2b01      	cmp	r3, #1
 8003e32:	bf14      	ite	ne
 8003e34:	2301      	movne	r3, #1
 8003e36:	2300      	moveq	r3, #0
 8003e38:	b2db      	uxtb	r3, r3
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d001      	beq.n	8003e42 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8003e3e:	2301      	movs	r3, #1
 8003e40:	e088      	b.n	8003f54 <HAL_TIM_PWM_Start+0x1b8>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003e42:	683b      	ldr	r3, [r7, #0]
 8003e44:	2b00      	cmp	r3, #0
 8003e46:	d104      	bne.n	8003e52 <HAL_TIM_PWM_Start+0xb6>
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	2202      	movs	r2, #2
 8003e4c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003e50:	e023      	b.n	8003e9a <HAL_TIM_PWM_Start+0xfe>
 8003e52:	683b      	ldr	r3, [r7, #0]
 8003e54:	2b04      	cmp	r3, #4
 8003e56:	d104      	bne.n	8003e62 <HAL_TIM_PWM_Start+0xc6>
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	2202      	movs	r2, #2
 8003e5c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003e60:	e01b      	b.n	8003e9a <HAL_TIM_PWM_Start+0xfe>
 8003e62:	683b      	ldr	r3, [r7, #0]
 8003e64:	2b08      	cmp	r3, #8
 8003e66:	d104      	bne.n	8003e72 <HAL_TIM_PWM_Start+0xd6>
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	2202      	movs	r2, #2
 8003e6c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003e70:	e013      	b.n	8003e9a <HAL_TIM_PWM_Start+0xfe>
 8003e72:	683b      	ldr	r3, [r7, #0]
 8003e74:	2b0c      	cmp	r3, #12
 8003e76:	d104      	bne.n	8003e82 <HAL_TIM_PWM_Start+0xe6>
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	2202      	movs	r2, #2
 8003e7c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8003e80:	e00b      	b.n	8003e9a <HAL_TIM_PWM_Start+0xfe>
 8003e82:	683b      	ldr	r3, [r7, #0]
 8003e84:	2b10      	cmp	r3, #16
 8003e86:	d104      	bne.n	8003e92 <HAL_TIM_PWM_Start+0xf6>
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	2202      	movs	r2, #2
 8003e8c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003e90:	e003      	b.n	8003e9a <HAL_TIM_PWM_Start+0xfe>
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	2202      	movs	r2, #2
 8003e96:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	2201      	movs	r2, #1
 8003ea0:	6839      	ldr	r1, [r7, #0]
 8003ea2:	4618      	mov	r0, r3
 8003ea4:	f000 fde6 	bl	8004a74 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	4a2b      	ldr	r2, [pc, #172]	; (8003f5c <HAL_TIM_PWM_Start+0x1c0>)
 8003eae:	4293      	cmp	r3, r2
 8003eb0:	d00e      	beq.n	8003ed0 <HAL_TIM_PWM_Start+0x134>
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	4a2a      	ldr	r2, [pc, #168]	; (8003f60 <HAL_TIM_PWM_Start+0x1c4>)
 8003eb8:	4293      	cmp	r3, r2
 8003eba:	d009      	beq.n	8003ed0 <HAL_TIM_PWM_Start+0x134>
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	4a28      	ldr	r2, [pc, #160]	; (8003f64 <HAL_TIM_PWM_Start+0x1c8>)
 8003ec2:	4293      	cmp	r3, r2
 8003ec4:	d004      	beq.n	8003ed0 <HAL_TIM_PWM_Start+0x134>
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	4a27      	ldr	r2, [pc, #156]	; (8003f68 <HAL_TIM_PWM_Start+0x1cc>)
 8003ecc:	4293      	cmp	r3, r2
 8003ece:	d101      	bne.n	8003ed4 <HAL_TIM_PWM_Start+0x138>
 8003ed0:	2301      	movs	r3, #1
 8003ed2:	e000      	b.n	8003ed6 <HAL_TIM_PWM_Start+0x13a>
 8003ed4:	2300      	movs	r3, #0
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	d007      	beq.n	8003eea <HAL_TIM_PWM_Start+0x14e>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003ee8:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	4a1b      	ldr	r2, [pc, #108]	; (8003f5c <HAL_TIM_PWM_Start+0x1c0>)
 8003ef0:	4293      	cmp	r3, r2
 8003ef2:	d00e      	beq.n	8003f12 <HAL_TIM_PWM_Start+0x176>
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003efc:	d009      	beq.n	8003f12 <HAL_TIM_PWM_Start+0x176>
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	4a1a      	ldr	r2, [pc, #104]	; (8003f6c <HAL_TIM_PWM_Start+0x1d0>)
 8003f04:	4293      	cmp	r3, r2
 8003f06:	d004      	beq.n	8003f12 <HAL_TIM_PWM_Start+0x176>
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	4a14      	ldr	r2, [pc, #80]	; (8003f60 <HAL_TIM_PWM_Start+0x1c4>)
 8003f0e:	4293      	cmp	r3, r2
 8003f10:	d115      	bne.n	8003f3e <HAL_TIM_PWM_Start+0x1a2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	689a      	ldr	r2, [r3, #8]
 8003f18:	4b15      	ldr	r3, [pc, #84]	; (8003f70 <HAL_TIM_PWM_Start+0x1d4>)
 8003f1a:	4013      	ands	r3, r2
 8003f1c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003f1e:	68fb      	ldr	r3, [r7, #12]
 8003f20:	2b06      	cmp	r3, #6
 8003f22:	d015      	beq.n	8003f50 <HAL_TIM_PWM_Start+0x1b4>
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003f2a:	d011      	beq.n	8003f50 <HAL_TIM_PWM_Start+0x1b4>
    {
      __HAL_TIM_ENABLE(htim);
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	681a      	ldr	r2, [r3, #0]
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	f042 0201 	orr.w	r2, r2, #1
 8003f3a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003f3c:	e008      	b.n	8003f50 <HAL_TIM_PWM_Start+0x1b4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	681a      	ldr	r2, [r3, #0]
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	f042 0201 	orr.w	r2, r2, #1
 8003f4c:	601a      	str	r2, [r3, #0]
 8003f4e:	e000      	b.n	8003f52 <HAL_TIM_PWM_Start+0x1b6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003f50:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8003f52:	2300      	movs	r3, #0
}
 8003f54:	4618      	mov	r0, r3
 8003f56:	3710      	adds	r7, #16
 8003f58:	46bd      	mov	sp, r7
 8003f5a:	bd80      	pop	{r7, pc}
 8003f5c:	40012c00 	.word	0x40012c00
 8003f60:	40014000 	.word	0x40014000
 8003f64:	40014400 	.word	0x40014400
 8003f68:	40014800 	.word	0x40014800
 8003f6c:	40000400 	.word	0x40000400
 8003f70:	00010007 	.word	0x00010007

08003f74 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003f74:	b580      	push	{r7, lr}
 8003f76:	b082      	sub	sp, #8
 8003f78:	af00      	add	r7, sp, #0
 8003f7a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	691b      	ldr	r3, [r3, #16]
 8003f82:	f003 0302 	and.w	r3, r3, #2
 8003f86:	2b02      	cmp	r3, #2
 8003f88:	d122      	bne.n	8003fd0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	68db      	ldr	r3, [r3, #12]
 8003f90:	f003 0302 	and.w	r3, r3, #2
 8003f94:	2b02      	cmp	r3, #2
 8003f96:	d11b      	bne.n	8003fd0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	f06f 0202 	mvn.w	r2, #2
 8003fa0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	2201      	movs	r2, #1
 8003fa6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	699b      	ldr	r3, [r3, #24]
 8003fae:	f003 0303 	and.w	r3, r3, #3
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	d003      	beq.n	8003fbe <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003fb6:	6878      	ldr	r0, [r7, #4]
 8003fb8:	f000 fa20 	bl	80043fc <HAL_TIM_IC_CaptureCallback>
 8003fbc:	e005      	b.n	8003fca <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003fbe:	6878      	ldr	r0, [r7, #4]
 8003fc0:	f000 fa12 	bl	80043e8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003fc4:	6878      	ldr	r0, [r7, #4]
 8003fc6:	f000 fa23 	bl	8004410 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	2200      	movs	r2, #0
 8003fce:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	691b      	ldr	r3, [r3, #16]
 8003fd6:	f003 0304 	and.w	r3, r3, #4
 8003fda:	2b04      	cmp	r3, #4
 8003fdc:	d122      	bne.n	8004024 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	68db      	ldr	r3, [r3, #12]
 8003fe4:	f003 0304 	and.w	r3, r3, #4
 8003fe8:	2b04      	cmp	r3, #4
 8003fea:	d11b      	bne.n	8004024 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	f06f 0204 	mvn.w	r2, #4
 8003ff4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	2202      	movs	r2, #2
 8003ffa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	699b      	ldr	r3, [r3, #24]
 8004002:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004006:	2b00      	cmp	r3, #0
 8004008:	d003      	beq.n	8004012 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800400a:	6878      	ldr	r0, [r7, #4]
 800400c:	f000 f9f6 	bl	80043fc <HAL_TIM_IC_CaptureCallback>
 8004010:	e005      	b.n	800401e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004012:	6878      	ldr	r0, [r7, #4]
 8004014:	f000 f9e8 	bl	80043e8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004018:	6878      	ldr	r0, [r7, #4]
 800401a:	f000 f9f9 	bl	8004410 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	2200      	movs	r2, #0
 8004022:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	691b      	ldr	r3, [r3, #16]
 800402a:	f003 0308 	and.w	r3, r3, #8
 800402e:	2b08      	cmp	r3, #8
 8004030:	d122      	bne.n	8004078 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	68db      	ldr	r3, [r3, #12]
 8004038:	f003 0308 	and.w	r3, r3, #8
 800403c:	2b08      	cmp	r3, #8
 800403e:	d11b      	bne.n	8004078 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	f06f 0208 	mvn.w	r2, #8
 8004048:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	2204      	movs	r2, #4
 800404e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	69db      	ldr	r3, [r3, #28]
 8004056:	f003 0303 	and.w	r3, r3, #3
 800405a:	2b00      	cmp	r3, #0
 800405c:	d003      	beq.n	8004066 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800405e:	6878      	ldr	r0, [r7, #4]
 8004060:	f000 f9cc 	bl	80043fc <HAL_TIM_IC_CaptureCallback>
 8004064:	e005      	b.n	8004072 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004066:	6878      	ldr	r0, [r7, #4]
 8004068:	f000 f9be 	bl	80043e8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800406c:	6878      	ldr	r0, [r7, #4]
 800406e:	f000 f9cf 	bl	8004410 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	2200      	movs	r2, #0
 8004076:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	691b      	ldr	r3, [r3, #16]
 800407e:	f003 0310 	and.w	r3, r3, #16
 8004082:	2b10      	cmp	r3, #16
 8004084:	d122      	bne.n	80040cc <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	68db      	ldr	r3, [r3, #12]
 800408c:	f003 0310 	and.w	r3, r3, #16
 8004090:	2b10      	cmp	r3, #16
 8004092:	d11b      	bne.n	80040cc <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	f06f 0210 	mvn.w	r2, #16
 800409c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	2208      	movs	r2, #8
 80040a2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	69db      	ldr	r3, [r3, #28]
 80040aa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d003      	beq.n	80040ba <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80040b2:	6878      	ldr	r0, [r7, #4]
 80040b4:	f000 f9a2 	bl	80043fc <HAL_TIM_IC_CaptureCallback>
 80040b8:	e005      	b.n	80040c6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80040ba:	6878      	ldr	r0, [r7, #4]
 80040bc:	f000 f994 	bl	80043e8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80040c0:	6878      	ldr	r0, [r7, #4]
 80040c2:	f000 f9a5 	bl	8004410 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	2200      	movs	r2, #0
 80040ca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	691b      	ldr	r3, [r3, #16]
 80040d2:	f003 0301 	and.w	r3, r3, #1
 80040d6:	2b01      	cmp	r3, #1
 80040d8:	d10e      	bne.n	80040f8 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	68db      	ldr	r3, [r3, #12]
 80040e0:	f003 0301 	and.w	r3, r3, #1
 80040e4:	2b01      	cmp	r3, #1
 80040e6:	d107      	bne.n	80040f8 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	f06f 0201 	mvn.w	r2, #1
 80040f0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80040f2:	6878      	ldr	r0, [r7, #4]
 80040f4:	f000 f96e 	bl	80043d4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	691b      	ldr	r3, [r3, #16]
 80040fe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004102:	2b80      	cmp	r3, #128	; 0x80
 8004104:	d10e      	bne.n	8004124 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	68db      	ldr	r3, [r3, #12]
 800410c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004110:	2b80      	cmp	r3, #128	; 0x80
 8004112:	d107      	bne.n	8004124 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800411c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800411e:	6878      	ldr	r0, [r7, #4]
 8004120:	f000 fe64 	bl	8004dec <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#if defined(TIM_BDTR_BK2E)
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	691b      	ldr	r3, [r3, #16]
 800412a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800412e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004132:	d10e      	bne.n	8004152 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	68db      	ldr	r3, [r3, #12]
 800413a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800413e:	2b80      	cmp	r3, #128	; 0x80
 8004140:	d107      	bne.n	8004152 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800414a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800414c:	6878      	ldr	r0, [r7, #4]
 800414e:	f000 fe57 	bl	8004e00 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#endif /* TIM_BDTR_BK2E */
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	691b      	ldr	r3, [r3, #16]
 8004158:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800415c:	2b40      	cmp	r3, #64	; 0x40
 800415e:	d10e      	bne.n	800417e <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	68db      	ldr	r3, [r3, #12]
 8004166:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800416a:	2b40      	cmp	r3, #64	; 0x40
 800416c:	d107      	bne.n	800417e <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004176:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004178:	6878      	ldr	r0, [r7, #4]
 800417a:	f000 f953 	bl	8004424 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	691b      	ldr	r3, [r3, #16]
 8004184:	f003 0320 	and.w	r3, r3, #32
 8004188:	2b20      	cmp	r3, #32
 800418a:	d10e      	bne.n	80041aa <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	68db      	ldr	r3, [r3, #12]
 8004192:	f003 0320 	and.w	r3, r3, #32
 8004196:	2b20      	cmp	r3, #32
 8004198:	d107      	bne.n	80041aa <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	f06f 0220 	mvn.w	r2, #32
 80041a2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80041a4:	6878      	ldr	r0, [r7, #4]
 80041a6:	f000 fe17 	bl	8004dd8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80041aa:	bf00      	nop
 80041ac:	3708      	adds	r7, #8
 80041ae:	46bd      	mov	sp, r7
 80041b0:	bd80      	pop	{r7, pc}
	...

080041b4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80041b4:	b580      	push	{r7, lr}
 80041b6:	b084      	sub	sp, #16
 80041b8:	af00      	add	r7, sp, #0
 80041ba:	60f8      	str	r0, [r7, #12]
 80041bc:	60b9      	str	r1, [r7, #8]
 80041be:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80041c6:	2b01      	cmp	r3, #1
 80041c8:	d101      	bne.n	80041ce <HAL_TIM_PWM_ConfigChannel+0x1a>
 80041ca:	2302      	movs	r3, #2
 80041cc:	e0fd      	b.n	80043ca <HAL_TIM_PWM_ConfigChannel+0x216>
 80041ce:	68fb      	ldr	r3, [r7, #12]
 80041d0:	2201      	movs	r2, #1
 80041d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	2b14      	cmp	r3, #20
 80041da:	f200 80f0 	bhi.w	80043be <HAL_TIM_PWM_ConfigChannel+0x20a>
 80041de:	a201      	add	r2, pc, #4	; (adr r2, 80041e4 <HAL_TIM_PWM_ConfigChannel+0x30>)
 80041e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80041e4:	08004239 	.word	0x08004239
 80041e8:	080043bf 	.word	0x080043bf
 80041ec:	080043bf 	.word	0x080043bf
 80041f0:	080043bf 	.word	0x080043bf
 80041f4:	08004279 	.word	0x08004279
 80041f8:	080043bf 	.word	0x080043bf
 80041fc:	080043bf 	.word	0x080043bf
 8004200:	080043bf 	.word	0x080043bf
 8004204:	080042bb 	.word	0x080042bb
 8004208:	080043bf 	.word	0x080043bf
 800420c:	080043bf 	.word	0x080043bf
 8004210:	080043bf 	.word	0x080043bf
 8004214:	080042fb 	.word	0x080042fb
 8004218:	080043bf 	.word	0x080043bf
 800421c:	080043bf 	.word	0x080043bf
 8004220:	080043bf 	.word	0x080043bf
 8004224:	0800433d 	.word	0x0800433d
 8004228:	080043bf 	.word	0x080043bf
 800422c:	080043bf 	.word	0x080043bf
 8004230:	080043bf 	.word	0x080043bf
 8004234:	0800437d 	.word	0x0800437d
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	68b9      	ldr	r1, [r7, #8]
 800423e:	4618      	mov	r0, r3
 8004240:	f000 f972 	bl	8004528 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	699a      	ldr	r2, [r3, #24]
 800424a:	68fb      	ldr	r3, [r7, #12]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	f042 0208 	orr.w	r2, r2, #8
 8004252:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	699a      	ldr	r2, [r3, #24]
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	f022 0204 	bic.w	r2, r2, #4
 8004262:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	6999      	ldr	r1, [r3, #24]
 800426a:	68bb      	ldr	r3, [r7, #8]
 800426c:	691a      	ldr	r2, [r3, #16]
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	430a      	orrs	r2, r1
 8004274:	619a      	str	r2, [r3, #24]
      break;
 8004276:	e0a3      	b.n	80043c0 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	68b9      	ldr	r1, [r7, #8]
 800427e:	4618      	mov	r0, r3
 8004280:	f000 f9d8 	bl	8004634 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	699a      	ldr	r2, [r3, #24]
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004292:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	699a      	ldr	r2, [r3, #24]
 800429a:	68fb      	ldr	r3, [r7, #12]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80042a2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	6999      	ldr	r1, [r3, #24]
 80042aa:	68bb      	ldr	r3, [r7, #8]
 80042ac:	691b      	ldr	r3, [r3, #16]
 80042ae:	021a      	lsls	r2, r3, #8
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	430a      	orrs	r2, r1
 80042b6:	619a      	str	r2, [r3, #24]
      break;
 80042b8:	e082      	b.n	80043c0 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80042ba:	68fb      	ldr	r3, [r7, #12]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	68b9      	ldr	r1, [r7, #8]
 80042c0:	4618      	mov	r0, r3
 80042c2:	f000 fa37 	bl	8004734 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80042c6:	68fb      	ldr	r3, [r7, #12]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	69da      	ldr	r2, [r3, #28]
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	f042 0208 	orr.w	r2, r2, #8
 80042d4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80042d6:	68fb      	ldr	r3, [r7, #12]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	69da      	ldr	r2, [r3, #28]
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	f022 0204 	bic.w	r2, r2, #4
 80042e4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	69d9      	ldr	r1, [r3, #28]
 80042ec:	68bb      	ldr	r3, [r7, #8]
 80042ee:	691a      	ldr	r2, [r3, #16]
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	430a      	orrs	r2, r1
 80042f6:	61da      	str	r2, [r3, #28]
      break;
 80042f8:	e062      	b.n	80043c0 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	68b9      	ldr	r1, [r7, #8]
 8004300:	4618      	mov	r0, r3
 8004302:	f000 fa95 	bl	8004830 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004306:	68fb      	ldr	r3, [r7, #12]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	69da      	ldr	r2, [r3, #28]
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004314:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004316:	68fb      	ldr	r3, [r7, #12]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	69da      	ldr	r2, [r3, #28]
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004324:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	69d9      	ldr	r1, [r3, #28]
 800432c:	68bb      	ldr	r3, [r7, #8]
 800432e:	691b      	ldr	r3, [r3, #16]
 8004330:	021a      	lsls	r2, r3, #8
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	430a      	orrs	r2, r1
 8004338:	61da      	str	r2, [r3, #28]
      break;
 800433a:	e041      	b.n	80043c0 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800433c:	68fb      	ldr	r3, [r7, #12]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	68b9      	ldr	r1, [r7, #8]
 8004342:	4618      	mov	r0, r3
 8004344:	f000 fad8 	bl	80048f8 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8004348:	68fb      	ldr	r3, [r7, #12]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	f042 0208 	orr.w	r2, r2, #8
 8004356:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8004358:	68fb      	ldr	r3, [r7, #12]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	f022 0204 	bic.w	r2, r2, #4
 8004366:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800436e:	68bb      	ldr	r3, [r7, #8]
 8004370:	691a      	ldr	r2, [r3, #16]
 8004372:	68fb      	ldr	r3, [r7, #12]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	430a      	orrs	r2, r1
 8004378:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800437a:	e021      	b.n	80043c0 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800437c:	68fb      	ldr	r3, [r7, #12]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	68b9      	ldr	r1, [r7, #8]
 8004382:	4618      	mov	r0, r3
 8004384:	f000 fb16 	bl	80049b4 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800438e:	68fb      	ldr	r3, [r7, #12]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004396:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800439e:	68fb      	ldr	r3, [r7, #12]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80043a6:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80043ae:	68bb      	ldr	r3, [r7, #8]
 80043b0:	691b      	ldr	r3, [r3, #16]
 80043b2:	021a      	lsls	r2, r3, #8
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	430a      	orrs	r2, r1
 80043ba:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 80043bc:	e000      	b.n	80043c0 <HAL_TIM_PWM_ConfigChannel+0x20c>
    }
#endif /* TIM_CCER_CC6E */

    default:
      break;
 80043be:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	2200      	movs	r2, #0
 80043c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80043c8:	2300      	movs	r3, #0
}
 80043ca:	4618      	mov	r0, r3
 80043cc:	3710      	adds	r7, #16
 80043ce:	46bd      	mov	sp, r7
 80043d0:	bd80      	pop	{r7, pc}
 80043d2:	bf00      	nop

080043d4 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80043d4:	b480      	push	{r7}
 80043d6:	b083      	sub	sp, #12
 80043d8:	af00      	add	r7, sp, #0
 80043da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80043dc:	bf00      	nop
 80043de:	370c      	adds	r7, #12
 80043e0:	46bd      	mov	sp, r7
 80043e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043e6:	4770      	bx	lr

080043e8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80043e8:	b480      	push	{r7}
 80043ea:	b083      	sub	sp, #12
 80043ec:	af00      	add	r7, sp, #0
 80043ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80043f0:	bf00      	nop
 80043f2:	370c      	adds	r7, #12
 80043f4:	46bd      	mov	sp, r7
 80043f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043fa:	4770      	bx	lr

080043fc <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80043fc:	b480      	push	{r7}
 80043fe:	b083      	sub	sp, #12
 8004400:	af00      	add	r7, sp, #0
 8004402:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004404:	bf00      	nop
 8004406:	370c      	adds	r7, #12
 8004408:	46bd      	mov	sp, r7
 800440a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800440e:	4770      	bx	lr

08004410 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004410:	b480      	push	{r7}
 8004412:	b083      	sub	sp, #12
 8004414:	af00      	add	r7, sp, #0
 8004416:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004418:	bf00      	nop
 800441a:	370c      	adds	r7, #12
 800441c:	46bd      	mov	sp, r7
 800441e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004422:	4770      	bx	lr

08004424 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004424:	b480      	push	{r7}
 8004426:	b083      	sub	sp, #12
 8004428:	af00      	add	r7, sp, #0
 800442a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800442c:	bf00      	nop
 800442e:	370c      	adds	r7, #12
 8004430:	46bd      	mov	sp, r7
 8004432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004436:	4770      	bx	lr

08004438 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004438:	b480      	push	{r7}
 800443a:	b085      	sub	sp, #20
 800443c:	af00      	add	r7, sp, #0
 800443e:	6078      	str	r0, [r7, #4]
 8004440:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	4a32      	ldr	r2, [pc, #200]	; (8004514 <TIM_Base_SetConfig+0xdc>)
 800444c:	4293      	cmp	r3, r2
 800444e:	d007      	beq.n	8004460 <TIM_Base_SetConfig+0x28>
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004456:	d003      	beq.n	8004460 <TIM_Base_SetConfig+0x28>
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	4a2f      	ldr	r2, [pc, #188]	; (8004518 <TIM_Base_SetConfig+0xe0>)
 800445c:	4293      	cmp	r3, r2
 800445e:	d108      	bne.n	8004472 <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004466:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004468:	683b      	ldr	r3, [r7, #0]
 800446a:	685b      	ldr	r3, [r3, #4]
 800446c:	68fa      	ldr	r2, [r7, #12]
 800446e:	4313      	orrs	r3, r2
 8004470:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	4a27      	ldr	r2, [pc, #156]	; (8004514 <TIM_Base_SetConfig+0xdc>)
 8004476:	4293      	cmp	r3, r2
 8004478:	d013      	beq.n	80044a2 <TIM_Base_SetConfig+0x6a>
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004480:	d00f      	beq.n	80044a2 <TIM_Base_SetConfig+0x6a>
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	4a24      	ldr	r2, [pc, #144]	; (8004518 <TIM_Base_SetConfig+0xe0>)
 8004486:	4293      	cmp	r3, r2
 8004488:	d00b      	beq.n	80044a2 <TIM_Base_SetConfig+0x6a>
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	4a23      	ldr	r2, [pc, #140]	; (800451c <TIM_Base_SetConfig+0xe4>)
 800448e:	4293      	cmp	r3, r2
 8004490:	d007      	beq.n	80044a2 <TIM_Base_SetConfig+0x6a>
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	4a22      	ldr	r2, [pc, #136]	; (8004520 <TIM_Base_SetConfig+0xe8>)
 8004496:	4293      	cmp	r3, r2
 8004498:	d003      	beq.n	80044a2 <TIM_Base_SetConfig+0x6a>
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	4a21      	ldr	r2, [pc, #132]	; (8004524 <TIM_Base_SetConfig+0xec>)
 800449e:	4293      	cmp	r3, r2
 80044a0:	d108      	bne.n	80044b4 <TIM_Base_SetConfig+0x7c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80044a8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80044aa:	683b      	ldr	r3, [r7, #0]
 80044ac:	68db      	ldr	r3, [r3, #12]
 80044ae:	68fa      	ldr	r2, [r7, #12]
 80044b0:	4313      	orrs	r3, r2
 80044b2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80044ba:	683b      	ldr	r3, [r7, #0]
 80044bc:	695b      	ldr	r3, [r3, #20]
 80044be:	4313      	orrs	r3, r2
 80044c0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	68fa      	ldr	r2, [r7, #12]
 80044c6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80044c8:	683b      	ldr	r3, [r7, #0]
 80044ca:	689a      	ldr	r2, [r3, #8]
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80044d0:	683b      	ldr	r3, [r7, #0]
 80044d2:	681a      	ldr	r2, [r3, #0]
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	4a0e      	ldr	r2, [pc, #56]	; (8004514 <TIM_Base_SetConfig+0xdc>)
 80044dc:	4293      	cmp	r3, r2
 80044de:	d00b      	beq.n	80044f8 <TIM_Base_SetConfig+0xc0>
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	4a0e      	ldr	r2, [pc, #56]	; (800451c <TIM_Base_SetConfig+0xe4>)
 80044e4:	4293      	cmp	r3, r2
 80044e6:	d007      	beq.n	80044f8 <TIM_Base_SetConfig+0xc0>
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	4a0d      	ldr	r2, [pc, #52]	; (8004520 <TIM_Base_SetConfig+0xe8>)
 80044ec:	4293      	cmp	r3, r2
 80044ee:	d003      	beq.n	80044f8 <TIM_Base_SetConfig+0xc0>
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	4a0c      	ldr	r2, [pc, #48]	; (8004524 <TIM_Base_SetConfig+0xec>)
 80044f4:	4293      	cmp	r3, r2
 80044f6:	d103      	bne.n	8004500 <TIM_Base_SetConfig+0xc8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80044f8:	683b      	ldr	r3, [r7, #0]
 80044fa:	691a      	ldr	r2, [r3, #16]
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	2201      	movs	r2, #1
 8004504:	615a      	str	r2, [r3, #20]
}
 8004506:	bf00      	nop
 8004508:	3714      	adds	r7, #20
 800450a:	46bd      	mov	sp, r7
 800450c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004510:	4770      	bx	lr
 8004512:	bf00      	nop
 8004514:	40012c00 	.word	0x40012c00
 8004518:	40000400 	.word	0x40000400
 800451c:	40014000 	.word	0x40014000
 8004520:	40014400 	.word	0x40014400
 8004524:	40014800 	.word	0x40014800

08004528 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004528:	b480      	push	{r7}
 800452a:	b087      	sub	sp, #28
 800452c:	af00      	add	r7, sp, #0
 800452e:	6078      	str	r0, [r7, #4]
 8004530:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	6a1b      	ldr	r3, [r3, #32]
 8004536:	f023 0201 	bic.w	r2, r3, #1
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	6a1b      	ldr	r3, [r3, #32]
 8004542:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	685b      	ldr	r3, [r3, #4]
 8004548:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	699b      	ldr	r3, [r3, #24]
 800454e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004550:	68fb      	ldr	r3, [r7, #12]
 8004552:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004556:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800455a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	f023 0303 	bic.w	r3, r3, #3
 8004562:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004564:	683b      	ldr	r3, [r7, #0]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	68fa      	ldr	r2, [r7, #12]
 800456a:	4313      	orrs	r3, r2
 800456c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800456e:	697b      	ldr	r3, [r7, #20]
 8004570:	f023 0302 	bic.w	r3, r3, #2
 8004574:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004576:	683b      	ldr	r3, [r7, #0]
 8004578:	689b      	ldr	r3, [r3, #8]
 800457a:	697a      	ldr	r2, [r7, #20]
 800457c:	4313      	orrs	r3, r2
 800457e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	4a28      	ldr	r2, [pc, #160]	; (8004624 <TIM_OC1_SetConfig+0xfc>)
 8004584:	4293      	cmp	r3, r2
 8004586:	d00b      	beq.n	80045a0 <TIM_OC1_SetConfig+0x78>
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	4a27      	ldr	r2, [pc, #156]	; (8004628 <TIM_OC1_SetConfig+0x100>)
 800458c:	4293      	cmp	r3, r2
 800458e:	d007      	beq.n	80045a0 <TIM_OC1_SetConfig+0x78>
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	4a26      	ldr	r2, [pc, #152]	; (800462c <TIM_OC1_SetConfig+0x104>)
 8004594:	4293      	cmp	r3, r2
 8004596:	d003      	beq.n	80045a0 <TIM_OC1_SetConfig+0x78>
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	4a25      	ldr	r2, [pc, #148]	; (8004630 <TIM_OC1_SetConfig+0x108>)
 800459c:	4293      	cmp	r3, r2
 800459e:	d10c      	bne.n	80045ba <TIM_OC1_SetConfig+0x92>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80045a0:	697b      	ldr	r3, [r7, #20]
 80045a2:	f023 0308 	bic.w	r3, r3, #8
 80045a6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80045a8:	683b      	ldr	r3, [r7, #0]
 80045aa:	68db      	ldr	r3, [r3, #12]
 80045ac:	697a      	ldr	r2, [r7, #20]
 80045ae:	4313      	orrs	r3, r2
 80045b0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80045b2:	697b      	ldr	r3, [r7, #20]
 80045b4:	f023 0304 	bic.w	r3, r3, #4
 80045b8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	4a19      	ldr	r2, [pc, #100]	; (8004624 <TIM_OC1_SetConfig+0xfc>)
 80045be:	4293      	cmp	r3, r2
 80045c0:	d00b      	beq.n	80045da <TIM_OC1_SetConfig+0xb2>
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	4a18      	ldr	r2, [pc, #96]	; (8004628 <TIM_OC1_SetConfig+0x100>)
 80045c6:	4293      	cmp	r3, r2
 80045c8:	d007      	beq.n	80045da <TIM_OC1_SetConfig+0xb2>
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	4a17      	ldr	r2, [pc, #92]	; (800462c <TIM_OC1_SetConfig+0x104>)
 80045ce:	4293      	cmp	r3, r2
 80045d0:	d003      	beq.n	80045da <TIM_OC1_SetConfig+0xb2>
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	4a16      	ldr	r2, [pc, #88]	; (8004630 <TIM_OC1_SetConfig+0x108>)
 80045d6:	4293      	cmp	r3, r2
 80045d8:	d111      	bne.n	80045fe <TIM_OC1_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80045da:	693b      	ldr	r3, [r7, #16]
 80045dc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80045e0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80045e2:	693b      	ldr	r3, [r7, #16]
 80045e4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80045e8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80045ea:	683b      	ldr	r3, [r7, #0]
 80045ec:	695b      	ldr	r3, [r3, #20]
 80045ee:	693a      	ldr	r2, [r7, #16]
 80045f0:	4313      	orrs	r3, r2
 80045f2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80045f4:	683b      	ldr	r3, [r7, #0]
 80045f6:	699b      	ldr	r3, [r3, #24]
 80045f8:	693a      	ldr	r2, [r7, #16]
 80045fa:	4313      	orrs	r3, r2
 80045fc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	693a      	ldr	r2, [r7, #16]
 8004602:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	68fa      	ldr	r2, [r7, #12]
 8004608:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800460a:	683b      	ldr	r3, [r7, #0]
 800460c:	685a      	ldr	r2, [r3, #4]
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	697a      	ldr	r2, [r7, #20]
 8004616:	621a      	str	r2, [r3, #32]
}
 8004618:	bf00      	nop
 800461a:	371c      	adds	r7, #28
 800461c:	46bd      	mov	sp, r7
 800461e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004622:	4770      	bx	lr
 8004624:	40012c00 	.word	0x40012c00
 8004628:	40014000 	.word	0x40014000
 800462c:	40014400 	.word	0x40014400
 8004630:	40014800 	.word	0x40014800

08004634 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004634:	b480      	push	{r7}
 8004636:	b087      	sub	sp, #28
 8004638:	af00      	add	r7, sp, #0
 800463a:	6078      	str	r0, [r7, #4]
 800463c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	6a1b      	ldr	r3, [r3, #32]
 8004642:	f023 0210 	bic.w	r2, r3, #16
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	6a1b      	ldr	r3, [r3, #32]
 800464e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	685b      	ldr	r3, [r3, #4]
 8004654:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	699b      	ldr	r3, [r3, #24]
 800465a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004662:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004666:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800466e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004670:	683b      	ldr	r3, [r7, #0]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	021b      	lsls	r3, r3, #8
 8004676:	68fa      	ldr	r2, [r7, #12]
 8004678:	4313      	orrs	r3, r2
 800467a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800467c:	697b      	ldr	r3, [r7, #20]
 800467e:	f023 0320 	bic.w	r3, r3, #32
 8004682:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004684:	683b      	ldr	r3, [r7, #0]
 8004686:	689b      	ldr	r3, [r3, #8]
 8004688:	011b      	lsls	r3, r3, #4
 800468a:	697a      	ldr	r2, [r7, #20]
 800468c:	4313      	orrs	r3, r2
 800468e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	4a24      	ldr	r2, [pc, #144]	; (8004724 <TIM_OC2_SetConfig+0xf0>)
 8004694:	4293      	cmp	r3, r2
 8004696:	d10d      	bne.n	80046b4 <TIM_OC2_SetConfig+0x80>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004698:	697b      	ldr	r3, [r7, #20]
 800469a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800469e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80046a0:	683b      	ldr	r3, [r7, #0]
 80046a2:	68db      	ldr	r3, [r3, #12]
 80046a4:	011b      	lsls	r3, r3, #4
 80046a6:	697a      	ldr	r2, [r7, #20]
 80046a8:	4313      	orrs	r3, r2
 80046aa:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80046ac:	697b      	ldr	r3, [r7, #20]
 80046ae:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80046b2:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	4a1b      	ldr	r2, [pc, #108]	; (8004724 <TIM_OC2_SetConfig+0xf0>)
 80046b8:	4293      	cmp	r3, r2
 80046ba:	d00b      	beq.n	80046d4 <TIM_OC2_SetConfig+0xa0>
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	4a1a      	ldr	r2, [pc, #104]	; (8004728 <TIM_OC2_SetConfig+0xf4>)
 80046c0:	4293      	cmp	r3, r2
 80046c2:	d007      	beq.n	80046d4 <TIM_OC2_SetConfig+0xa0>
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	4a19      	ldr	r2, [pc, #100]	; (800472c <TIM_OC2_SetConfig+0xf8>)
 80046c8:	4293      	cmp	r3, r2
 80046ca:	d003      	beq.n	80046d4 <TIM_OC2_SetConfig+0xa0>
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	4a18      	ldr	r2, [pc, #96]	; (8004730 <TIM_OC2_SetConfig+0xfc>)
 80046d0:	4293      	cmp	r3, r2
 80046d2:	d113      	bne.n	80046fc <TIM_OC2_SetConfig+0xc8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80046d4:	693b      	ldr	r3, [r7, #16]
 80046d6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80046da:	613b      	str	r3, [r7, #16]
#if defined(TIM_CR2_OIS2N)
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80046dc:	693b      	ldr	r3, [r7, #16]
 80046de:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80046e2:	613b      	str	r3, [r7, #16]
#endif /* TIM_CR2_OIS2N */
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80046e4:	683b      	ldr	r3, [r7, #0]
 80046e6:	695b      	ldr	r3, [r3, #20]
 80046e8:	009b      	lsls	r3, r3, #2
 80046ea:	693a      	ldr	r2, [r7, #16]
 80046ec:	4313      	orrs	r3, r2
 80046ee:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80046f0:	683b      	ldr	r3, [r7, #0]
 80046f2:	699b      	ldr	r3, [r3, #24]
 80046f4:	009b      	lsls	r3, r3, #2
 80046f6:	693a      	ldr	r2, [r7, #16]
 80046f8:	4313      	orrs	r3, r2
 80046fa:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	693a      	ldr	r2, [r7, #16]
 8004700:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	68fa      	ldr	r2, [r7, #12]
 8004706:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004708:	683b      	ldr	r3, [r7, #0]
 800470a:	685a      	ldr	r2, [r3, #4]
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	697a      	ldr	r2, [r7, #20]
 8004714:	621a      	str	r2, [r3, #32]
}
 8004716:	bf00      	nop
 8004718:	371c      	adds	r7, #28
 800471a:	46bd      	mov	sp, r7
 800471c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004720:	4770      	bx	lr
 8004722:	bf00      	nop
 8004724:	40012c00 	.word	0x40012c00
 8004728:	40014000 	.word	0x40014000
 800472c:	40014400 	.word	0x40014400
 8004730:	40014800 	.word	0x40014800

08004734 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004734:	b480      	push	{r7}
 8004736:	b087      	sub	sp, #28
 8004738:	af00      	add	r7, sp, #0
 800473a:	6078      	str	r0, [r7, #4]
 800473c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	6a1b      	ldr	r3, [r3, #32]
 8004742:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	6a1b      	ldr	r3, [r3, #32]
 800474e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	685b      	ldr	r3, [r3, #4]
 8004754:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	69db      	ldr	r3, [r3, #28]
 800475a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004762:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004766:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	f023 0303 	bic.w	r3, r3, #3
 800476e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004770:	683b      	ldr	r3, [r7, #0]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	68fa      	ldr	r2, [r7, #12]
 8004776:	4313      	orrs	r3, r2
 8004778:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800477a:	697b      	ldr	r3, [r7, #20]
 800477c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004780:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004782:	683b      	ldr	r3, [r7, #0]
 8004784:	689b      	ldr	r3, [r3, #8]
 8004786:	021b      	lsls	r3, r3, #8
 8004788:	697a      	ldr	r2, [r7, #20]
 800478a:	4313      	orrs	r3, r2
 800478c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	4a23      	ldr	r2, [pc, #140]	; (8004820 <TIM_OC3_SetConfig+0xec>)
 8004792:	4293      	cmp	r3, r2
 8004794:	d10d      	bne.n	80047b2 <TIM_OC3_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004796:	697b      	ldr	r3, [r7, #20]
 8004798:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800479c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800479e:	683b      	ldr	r3, [r7, #0]
 80047a0:	68db      	ldr	r3, [r3, #12]
 80047a2:	021b      	lsls	r3, r3, #8
 80047a4:	697a      	ldr	r2, [r7, #20]
 80047a6:	4313      	orrs	r3, r2
 80047a8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80047aa:	697b      	ldr	r3, [r7, #20]
 80047ac:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80047b0:	617b      	str	r3, [r7, #20]
  }

#if defined(TIM_CR2_OIS3)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	4a1a      	ldr	r2, [pc, #104]	; (8004820 <TIM_OC3_SetConfig+0xec>)
 80047b6:	4293      	cmp	r3, r2
 80047b8:	d00b      	beq.n	80047d2 <TIM_OC3_SetConfig+0x9e>
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	4a19      	ldr	r2, [pc, #100]	; (8004824 <TIM_OC3_SetConfig+0xf0>)
 80047be:	4293      	cmp	r3, r2
 80047c0:	d007      	beq.n	80047d2 <TIM_OC3_SetConfig+0x9e>
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	4a18      	ldr	r2, [pc, #96]	; (8004828 <TIM_OC3_SetConfig+0xf4>)
 80047c6:	4293      	cmp	r3, r2
 80047c8:	d003      	beq.n	80047d2 <TIM_OC3_SetConfig+0x9e>
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	4a17      	ldr	r2, [pc, #92]	; (800482c <TIM_OC3_SetConfig+0xf8>)
 80047ce:	4293      	cmp	r3, r2
 80047d0:	d113      	bne.n	80047fa <TIM_OC3_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80047d2:	693b      	ldr	r3, [r7, #16]
 80047d4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80047d8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80047da:	693b      	ldr	r3, [r7, #16]
 80047dc:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80047e0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80047e2:	683b      	ldr	r3, [r7, #0]
 80047e4:	695b      	ldr	r3, [r3, #20]
 80047e6:	011b      	lsls	r3, r3, #4
 80047e8:	693a      	ldr	r2, [r7, #16]
 80047ea:	4313      	orrs	r3, r2
 80047ec:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80047ee:	683b      	ldr	r3, [r7, #0]
 80047f0:	699b      	ldr	r3, [r3, #24]
 80047f2:	011b      	lsls	r3, r3, #4
 80047f4:	693a      	ldr	r2, [r7, #16]
 80047f6:	4313      	orrs	r3, r2
 80047f8:	613b      	str	r3, [r7, #16]
  }
#endif /* TIM_CR2_OIS3 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	693a      	ldr	r2, [r7, #16]
 80047fe:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	68fa      	ldr	r2, [r7, #12]
 8004804:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004806:	683b      	ldr	r3, [r7, #0]
 8004808:	685a      	ldr	r2, [r3, #4]
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	697a      	ldr	r2, [r7, #20]
 8004812:	621a      	str	r2, [r3, #32]
}
 8004814:	bf00      	nop
 8004816:	371c      	adds	r7, #28
 8004818:	46bd      	mov	sp, r7
 800481a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800481e:	4770      	bx	lr
 8004820:	40012c00 	.word	0x40012c00
 8004824:	40014000 	.word	0x40014000
 8004828:	40014400 	.word	0x40014400
 800482c:	40014800 	.word	0x40014800

08004830 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004830:	b480      	push	{r7}
 8004832:	b087      	sub	sp, #28
 8004834:	af00      	add	r7, sp, #0
 8004836:	6078      	str	r0, [r7, #4]
 8004838:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	6a1b      	ldr	r3, [r3, #32]
 800483e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	6a1b      	ldr	r3, [r3, #32]
 800484a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	685b      	ldr	r3, [r3, #4]
 8004850:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	69db      	ldr	r3, [r3, #28]
 8004856:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004858:	68fb      	ldr	r3, [r7, #12]
 800485a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800485e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004862:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800486a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800486c:	683b      	ldr	r3, [r7, #0]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	021b      	lsls	r3, r3, #8
 8004872:	68fa      	ldr	r2, [r7, #12]
 8004874:	4313      	orrs	r3, r2
 8004876:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004878:	693b      	ldr	r3, [r7, #16]
 800487a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800487e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004880:	683b      	ldr	r3, [r7, #0]
 8004882:	689b      	ldr	r3, [r3, #8]
 8004884:	031b      	lsls	r3, r3, #12
 8004886:	693a      	ldr	r2, [r7, #16]
 8004888:	4313      	orrs	r3, r2
 800488a:	613b      	str	r3, [r7, #16]

#if defined(TIM_CR2_OIS4)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	4a16      	ldr	r2, [pc, #88]	; (80048e8 <TIM_OC4_SetConfig+0xb8>)
 8004890:	4293      	cmp	r3, r2
 8004892:	d00b      	beq.n	80048ac <TIM_OC4_SetConfig+0x7c>
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	4a15      	ldr	r2, [pc, #84]	; (80048ec <TIM_OC4_SetConfig+0xbc>)
 8004898:	4293      	cmp	r3, r2
 800489a:	d007      	beq.n	80048ac <TIM_OC4_SetConfig+0x7c>
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	4a14      	ldr	r2, [pc, #80]	; (80048f0 <TIM_OC4_SetConfig+0xc0>)
 80048a0:	4293      	cmp	r3, r2
 80048a2:	d003      	beq.n	80048ac <TIM_OC4_SetConfig+0x7c>
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	4a13      	ldr	r2, [pc, #76]	; (80048f4 <TIM_OC4_SetConfig+0xc4>)
 80048a8:	4293      	cmp	r3, r2
 80048aa:	d109      	bne.n	80048c0 <TIM_OC4_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80048ac:	697b      	ldr	r3, [r7, #20]
 80048ae:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80048b2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80048b4:	683b      	ldr	r3, [r7, #0]
 80048b6:	695b      	ldr	r3, [r3, #20]
 80048b8:	019b      	lsls	r3, r3, #6
 80048ba:	697a      	ldr	r2, [r7, #20]
 80048bc:	4313      	orrs	r3, r2
 80048be:	617b      	str	r3, [r7, #20]
  }
#endif /* TIM_CR2_OIS4 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	697a      	ldr	r2, [r7, #20]
 80048c4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	68fa      	ldr	r2, [r7, #12]
 80048ca:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80048cc:	683b      	ldr	r3, [r7, #0]
 80048ce:	685a      	ldr	r2, [r3, #4]
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	693a      	ldr	r2, [r7, #16]
 80048d8:	621a      	str	r2, [r3, #32]
}
 80048da:	bf00      	nop
 80048dc:	371c      	adds	r7, #28
 80048de:	46bd      	mov	sp, r7
 80048e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048e4:	4770      	bx	lr
 80048e6:	bf00      	nop
 80048e8:	40012c00 	.word	0x40012c00
 80048ec:	40014000 	.word	0x40014000
 80048f0:	40014400 	.word	0x40014400
 80048f4:	40014800 	.word	0x40014800

080048f8 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 80048f8:	b480      	push	{r7}
 80048fa:	b087      	sub	sp, #28
 80048fc:	af00      	add	r7, sp, #0
 80048fe:	6078      	str	r0, [r7, #4]
 8004900:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	6a1b      	ldr	r3, [r3, #32]
 8004906:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	6a1b      	ldr	r3, [r3, #32]
 8004912:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	685b      	ldr	r3, [r3, #4]
 8004918:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800491e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004926:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800492a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800492c:	683b      	ldr	r3, [r7, #0]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	68fa      	ldr	r2, [r7, #12]
 8004932:	4313      	orrs	r3, r2
 8004934:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8004936:	693b      	ldr	r3, [r7, #16]
 8004938:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800493c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800493e:	683b      	ldr	r3, [r7, #0]
 8004940:	689b      	ldr	r3, [r3, #8]
 8004942:	041b      	lsls	r3, r3, #16
 8004944:	693a      	ldr	r2, [r7, #16]
 8004946:	4313      	orrs	r3, r2
 8004948:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	4a15      	ldr	r2, [pc, #84]	; (80049a4 <TIM_OC5_SetConfig+0xac>)
 800494e:	4293      	cmp	r3, r2
 8004950:	d00b      	beq.n	800496a <TIM_OC5_SetConfig+0x72>
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	4a14      	ldr	r2, [pc, #80]	; (80049a8 <TIM_OC5_SetConfig+0xb0>)
 8004956:	4293      	cmp	r3, r2
 8004958:	d007      	beq.n	800496a <TIM_OC5_SetConfig+0x72>
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	4a13      	ldr	r2, [pc, #76]	; (80049ac <TIM_OC5_SetConfig+0xb4>)
 800495e:	4293      	cmp	r3, r2
 8004960:	d003      	beq.n	800496a <TIM_OC5_SetConfig+0x72>
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	4a12      	ldr	r2, [pc, #72]	; (80049b0 <TIM_OC5_SetConfig+0xb8>)
 8004966:	4293      	cmp	r3, r2
 8004968:	d109      	bne.n	800497e <TIM_OC5_SetConfig+0x86>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800496a:	697b      	ldr	r3, [r7, #20]
 800496c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004970:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8004972:	683b      	ldr	r3, [r7, #0]
 8004974:	695b      	ldr	r3, [r3, #20]
 8004976:	021b      	lsls	r3, r3, #8
 8004978:	697a      	ldr	r2, [r7, #20]
 800497a:	4313      	orrs	r3, r2
 800497c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	697a      	ldr	r2, [r7, #20]
 8004982:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	68fa      	ldr	r2, [r7, #12]
 8004988:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800498a:	683b      	ldr	r3, [r7, #0]
 800498c:	685a      	ldr	r2, [r3, #4]
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	693a      	ldr	r2, [r7, #16]
 8004996:	621a      	str	r2, [r3, #32]
}
 8004998:	bf00      	nop
 800499a:	371c      	adds	r7, #28
 800499c:	46bd      	mov	sp, r7
 800499e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049a2:	4770      	bx	lr
 80049a4:	40012c00 	.word	0x40012c00
 80049a8:	40014000 	.word	0x40014000
 80049ac:	40014400 	.word	0x40014400
 80049b0:	40014800 	.word	0x40014800

080049b4 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 80049b4:	b480      	push	{r7}
 80049b6:	b087      	sub	sp, #28
 80049b8:	af00      	add	r7, sp, #0
 80049ba:	6078      	str	r0, [r7, #4]
 80049bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	6a1b      	ldr	r3, [r3, #32]
 80049c2:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	6a1b      	ldr	r3, [r3, #32]
 80049ce:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	685b      	ldr	r3, [r3, #4]
 80049d4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80049da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80049e2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80049e6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80049e8:	683b      	ldr	r3, [r7, #0]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	021b      	lsls	r3, r3, #8
 80049ee:	68fa      	ldr	r2, [r7, #12]
 80049f0:	4313      	orrs	r3, r2
 80049f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80049f4:	693b      	ldr	r3, [r7, #16]
 80049f6:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80049fa:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80049fc:	683b      	ldr	r3, [r7, #0]
 80049fe:	689b      	ldr	r3, [r3, #8]
 8004a00:	051b      	lsls	r3, r3, #20
 8004a02:	693a      	ldr	r2, [r7, #16]
 8004a04:	4313      	orrs	r3, r2
 8004a06:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	4a16      	ldr	r2, [pc, #88]	; (8004a64 <TIM_OC6_SetConfig+0xb0>)
 8004a0c:	4293      	cmp	r3, r2
 8004a0e:	d00b      	beq.n	8004a28 <TIM_OC6_SetConfig+0x74>
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	4a15      	ldr	r2, [pc, #84]	; (8004a68 <TIM_OC6_SetConfig+0xb4>)
 8004a14:	4293      	cmp	r3, r2
 8004a16:	d007      	beq.n	8004a28 <TIM_OC6_SetConfig+0x74>
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	4a14      	ldr	r2, [pc, #80]	; (8004a6c <TIM_OC6_SetConfig+0xb8>)
 8004a1c:	4293      	cmp	r3, r2
 8004a1e:	d003      	beq.n	8004a28 <TIM_OC6_SetConfig+0x74>
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	4a13      	ldr	r2, [pc, #76]	; (8004a70 <TIM_OC6_SetConfig+0xbc>)
 8004a24:	4293      	cmp	r3, r2
 8004a26:	d109      	bne.n	8004a3c <TIM_OC6_SetConfig+0x88>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8004a28:	697b      	ldr	r3, [r7, #20]
 8004a2a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004a2e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8004a30:	683b      	ldr	r3, [r7, #0]
 8004a32:	695b      	ldr	r3, [r3, #20]
 8004a34:	029b      	lsls	r3, r3, #10
 8004a36:	697a      	ldr	r2, [r7, #20]
 8004a38:	4313      	orrs	r3, r2
 8004a3a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	697a      	ldr	r2, [r7, #20]
 8004a40:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	68fa      	ldr	r2, [r7, #12]
 8004a46:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8004a48:	683b      	ldr	r3, [r7, #0]
 8004a4a:	685a      	ldr	r2, [r3, #4]
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	693a      	ldr	r2, [r7, #16]
 8004a54:	621a      	str	r2, [r3, #32]
}
 8004a56:	bf00      	nop
 8004a58:	371c      	adds	r7, #28
 8004a5a:	46bd      	mov	sp, r7
 8004a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a60:	4770      	bx	lr
 8004a62:	bf00      	nop
 8004a64:	40012c00 	.word	0x40012c00
 8004a68:	40014000 	.word	0x40014000
 8004a6c:	40014400 	.word	0x40014400
 8004a70:	40014800 	.word	0x40014800

08004a74 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004a74:	b480      	push	{r7}
 8004a76:	b087      	sub	sp, #28
 8004a78:	af00      	add	r7, sp, #0
 8004a7a:	60f8      	str	r0, [r7, #12]
 8004a7c:	60b9      	str	r1, [r7, #8]
 8004a7e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004a80:	68bb      	ldr	r3, [r7, #8]
 8004a82:	f003 031f 	and.w	r3, r3, #31
 8004a86:	2201      	movs	r2, #1
 8004a88:	fa02 f303 	lsl.w	r3, r2, r3
 8004a8c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004a8e:	68fb      	ldr	r3, [r7, #12]
 8004a90:	6a1a      	ldr	r2, [r3, #32]
 8004a92:	697b      	ldr	r3, [r7, #20]
 8004a94:	43db      	mvns	r3, r3
 8004a96:	401a      	ands	r2, r3
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	6a1a      	ldr	r2, [r3, #32]
 8004aa0:	68bb      	ldr	r3, [r7, #8]
 8004aa2:	f003 031f 	and.w	r3, r3, #31
 8004aa6:	6879      	ldr	r1, [r7, #4]
 8004aa8:	fa01 f303 	lsl.w	r3, r1, r3
 8004aac:	431a      	orrs	r2, r3
 8004aae:	68fb      	ldr	r3, [r7, #12]
 8004ab0:	621a      	str	r2, [r3, #32]
}
 8004ab2:	bf00      	nop
 8004ab4:	371c      	adds	r7, #28
 8004ab6:	46bd      	mov	sp, r7
 8004ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004abc:	4770      	bx	lr
	...

08004ac0 <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004ac0:	b580      	push	{r7, lr}
 8004ac2:	b084      	sub	sp, #16
 8004ac4:	af00      	add	r7, sp, #0
 8004ac6:	6078      	str	r0, [r7, #4]
 8004ac8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Check the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004aca:	683b      	ldr	r3, [r7, #0]
 8004acc:	2b00      	cmp	r3, #0
 8004ace:	d109      	bne.n	8004ae4 <HAL_TIMEx_PWMN_Start+0x24>
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004ad6:	b2db      	uxtb	r3, r3
 8004ad8:	2b01      	cmp	r3, #1
 8004ada:	bf14      	ite	ne
 8004adc:	2301      	movne	r3, #1
 8004ade:	2300      	moveq	r3, #0
 8004ae0:	b2db      	uxtb	r3, r3
 8004ae2:	e022      	b.n	8004b2a <HAL_TIMEx_PWMN_Start+0x6a>
 8004ae4:	683b      	ldr	r3, [r7, #0]
 8004ae6:	2b04      	cmp	r3, #4
 8004ae8:	d109      	bne.n	8004afe <HAL_TIMEx_PWMN_Start+0x3e>
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004af0:	b2db      	uxtb	r3, r3
 8004af2:	2b01      	cmp	r3, #1
 8004af4:	bf14      	ite	ne
 8004af6:	2301      	movne	r3, #1
 8004af8:	2300      	moveq	r3, #0
 8004afa:	b2db      	uxtb	r3, r3
 8004afc:	e015      	b.n	8004b2a <HAL_TIMEx_PWMN_Start+0x6a>
 8004afe:	683b      	ldr	r3, [r7, #0]
 8004b00:	2b08      	cmp	r3, #8
 8004b02:	d109      	bne.n	8004b18 <HAL_TIMEx_PWMN_Start+0x58>
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8004b0a:	b2db      	uxtb	r3, r3
 8004b0c:	2b01      	cmp	r3, #1
 8004b0e:	bf14      	ite	ne
 8004b10:	2301      	movne	r3, #1
 8004b12:	2300      	moveq	r3, #0
 8004b14:	b2db      	uxtb	r3, r3
 8004b16:	e008      	b.n	8004b2a <HAL_TIMEx_PWMN_Start+0x6a>
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 8004b1e:	b2db      	uxtb	r3, r3
 8004b20:	2b01      	cmp	r3, #1
 8004b22:	bf14      	ite	ne
 8004b24:	2301      	movne	r3, #1
 8004b26:	2300      	moveq	r3, #0
 8004b28:	b2db      	uxtb	r3, r3
 8004b2a:	2b00      	cmp	r3, #0
 8004b2c:	d001      	beq.n	8004b32 <HAL_TIMEx_PWMN_Start+0x72>
  {
    return HAL_ERROR;
 8004b2e:	2301      	movs	r3, #1
 8004b30:	e05f      	b.n	8004bf2 <HAL_TIMEx_PWMN_Start+0x132>
  }

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004b32:	683b      	ldr	r3, [r7, #0]
 8004b34:	2b00      	cmp	r3, #0
 8004b36:	d104      	bne.n	8004b42 <HAL_TIMEx_PWMN_Start+0x82>
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	2202      	movs	r2, #2
 8004b3c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004b40:	e013      	b.n	8004b6a <HAL_TIMEx_PWMN_Start+0xaa>
 8004b42:	683b      	ldr	r3, [r7, #0]
 8004b44:	2b04      	cmp	r3, #4
 8004b46:	d104      	bne.n	8004b52 <HAL_TIMEx_PWMN_Start+0x92>
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	2202      	movs	r2, #2
 8004b4c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004b50:	e00b      	b.n	8004b6a <HAL_TIMEx_PWMN_Start+0xaa>
 8004b52:	683b      	ldr	r3, [r7, #0]
 8004b54:	2b08      	cmp	r3, #8
 8004b56:	d104      	bne.n	8004b62 <HAL_TIMEx_PWMN_Start+0xa2>
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	2202      	movs	r2, #2
 8004b5c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8004b60:	e003      	b.n	8004b6a <HAL_TIMEx_PWMN_Start+0xaa>
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	2202      	movs	r2, #2
 8004b66:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	2204      	movs	r2, #4
 8004b70:	6839      	ldr	r1, [r7, #0]
 8004b72:	4618      	mov	r0, r3
 8004b74:	f000 f94e 	bl	8004e14 <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004b86:	645a      	str	r2, [r3, #68]	; 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	4a1b      	ldr	r2, [pc, #108]	; (8004bfc <HAL_TIMEx_PWMN_Start+0x13c>)
 8004b8e:	4293      	cmp	r3, r2
 8004b90:	d00e      	beq.n	8004bb0 <HAL_TIMEx_PWMN_Start+0xf0>
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004b9a:	d009      	beq.n	8004bb0 <HAL_TIMEx_PWMN_Start+0xf0>
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	4a17      	ldr	r2, [pc, #92]	; (8004c00 <HAL_TIMEx_PWMN_Start+0x140>)
 8004ba2:	4293      	cmp	r3, r2
 8004ba4:	d004      	beq.n	8004bb0 <HAL_TIMEx_PWMN_Start+0xf0>
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	4a16      	ldr	r2, [pc, #88]	; (8004c04 <HAL_TIMEx_PWMN_Start+0x144>)
 8004bac:	4293      	cmp	r3, r2
 8004bae:	d115      	bne.n	8004bdc <HAL_TIMEx_PWMN_Start+0x11c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	689a      	ldr	r2, [r3, #8]
 8004bb6:	4b14      	ldr	r3, [pc, #80]	; (8004c08 <HAL_TIMEx_PWMN_Start+0x148>)
 8004bb8:	4013      	ands	r3, r2
 8004bba:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	2b06      	cmp	r3, #6
 8004bc0:	d015      	beq.n	8004bee <HAL_TIMEx_PWMN_Start+0x12e>
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004bc8:	d011      	beq.n	8004bee <HAL_TIMEx_PWMN_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	681a      	ldr	r2, [r3, #0]
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	f042 0201 	orr.w	r2, r2, #1
 8004bd8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004bda:	e008      	b.n	8004bee <HAL_TIMEx_PWMN_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	681a      	ldr	r2, [r3, #0]
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	f042 0201 	orr.w	r2, r2, #1
 8004bea:	601a      	str	r2, [r3, #0]
 8004bec:	e000      	b.n	8004bf0 <HAL_TIMEx_PWMN_Start+0x130>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004bee:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004bf0:	2300      	movs	r3, #0
}
 8004bf2:	4618      	mov	r0, r3
 8004bf4:	3710      	adds	r7, #16
 8004bf6:	46bd      	mov	sp, r7
 8004bf8:	bd80      	pop	{r7, pc}
 8004bfa:	bf00      	nop
 8004bfc:	40012c00 	.word	0x40012c00
 8004c00:	40000400 	.word	0x40000400
 8004c04:	40014000 	.word	0x40014000
 8004c08:	00010007 	.word	0x00010007

08004c0c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004c0c:	b480      	push	{r7}
 8004c0e:	b085      	sub	sp, #20
 8004c10:	af00      	add	r7, sp, #0
 8004c12:	6078      	str	r0, [r7, #4]
 8004c14:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004c1c:	2b01      	cmp	r3, #1
 8004c1e:	d101      	bne.n	8004c24 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004c20:	2302      	movs	r3, #2
 8004c22:	e054      	b.n	8004cce <HAL_TIMEx_MasterConfigSynchronization+0xc2>
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	2201      	movs	r2, #1
 8004c28:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	2202      	movs	r2, #2
 8004c30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	685b      	ldr	r3, [r3, #4]
 8004c3a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	689b      	ldr	r3, [r3, #8]
 8004c42:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	4a24      	ldr	r2, [pc, #144]	; (8004cdc <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8004c4a:	4293      	cmp	r3, r2
 8004c4c:	d108      	bne.n	8004c60 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8004c54:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8004c56:	683b      	ldr	r3, [r7, #0]
 8004c58:	685b      	ldr	r3, [r3, #4]
 8004c5a:	68fa      	ldr	r2, [r7, #12]
 8004c5c:	4313      	orrs	r3, r2
 8004c5e:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004c66:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004c68:	683b      	ldr	r3, [r7, #0]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	68fa      	ldr	r2, [r7, #12]
 8004c6e:	4313      	orrs	r3, r2
 8004c70:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	68fa      	ldr	r2, [r7, #12]
 8004c78:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	4a17      	ldr	r2, [pc, #92]	; (8004cdc <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8004c80:	4293      	cmp	r3, r2
 8004c82:	d00e      	beq.n	8004ca2 <HAL_TIMEx_MasterConfigSynchronization+0x96>
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004c8c:	d009      	beq.n	8004ca2 <HAL_TIMEx_MasterConfigSynchronization+0x96>
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	4a13      	ldr	r2, [pc, #76]	; (8004ce0 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8004c94:	4293      	cmp	r3, r2
 8004c96:	d004      	beq.n	8004ca2 <HAL_TIMEx_MasterConfigSynchronization+0x96>
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	4a11      	ldr	r2, [pc, #68]	; (8004ce4 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8004c9e:	4293      	cmp	r3, r2
 8004ca0:	d10c      	bne.n	8004cbc <HAL_TIMEx_MasterConfigSynchronization+0xb0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004ca2:	68bb      	ldr	r3, [r7, #8]
 8004ca4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004ca8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004caa:	683b      	ldr	r3, [r7, #0]
 8004cac:	689b      	ldr	r3, [r3, #8]
 8004cae:	68ba      	ldr	r2, [r7, #8]
 8004cb0:	4313      	orrs	r3, r2
 8004cb2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	68ba      	ldr	r2, [r7, #8]
 8004cba:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	2201      	movs	r2, #1
 8004cc0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	2200      	movs	r2, #0
 8004cc8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004ccc:	2300      	movs	r3, #0
}
 8004cce:	4618      	mov	r0, r3
 8004cd0:	3714      	adds	r7, #20
 8004cd2:	46bd      	mov	sp, r7
 8004cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cd8:	4770      	bx	lr
 8004cda:	bf00      	nop
 8004cdc:	40012c00 	.word	0x40012c00
 8004ce0:	40000400 	.word	0x40000400
 8004ce4:	40014000 	.word	0x40014000

08004ce8 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8004ce8:	b480      	push	{r7}
 8004cea:	b085      	sub	sp, #20
 8004cec:	af00      	add	r7, sp, #0
 8004cee:	6078      	str	r0, [r7, #4]
 8004cf0:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8004cf2:	2300      	movs	r3, #0
 8004cf4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
#endif /* TIM_BDTR_BKF */
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004cfc:	2b01      	cmp	r3, #1
 8004cfe:	d101      	bne.n	8004d04 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8004d00:	2302      	movs	r3, #2
 8004d02:	e060      	b.n	8004dc6 <HAL_TIMEx_ConfigBreakDeadTime+0xde>
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	2201      	movs	r2, #1
 8004d08:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8004d0c:	68fb      	ldr	r3, [r7, #12]
 8004d0e:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8004d12:	683b      	ldr	r3, [r7, #0]
 8004d14:	68db      	ldr	r3, [r3, #12]
 8004d16:	4313      	orrs	r3, r2
 8004d18:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8004d1a:	68fb      	ldr	r3, [r7, #12]
 8004d1c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004d20:	683b      	ldr	r3, [r7, #0]
 8004d22:	689b      	ldr	r3, [r3, #8]
 8004d24:	4313      	orrs	r3, r2
 8004d26:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8004d2e:	683b      	ldr	r3, [r7, #0]
 8004d30:	685b      	ldr	r3, [r3, #4]
 8004d32:	4313      	orrs	r3, r2
 8004d34:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8004d3c:	683b      	ldr	r3, [r7, #0]
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	4313      	orrs	r3, r2
 8004d42:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004d4a:	683b      	ldr	r3, [r7, #0]
 8004d4c:	691b      	ldr	r3, [r3, #16]
 8004d4e:	4313      	orrs	r3, r2
 8004d50:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8004d52:	68fb      	ldr	r3, [r7, #12]
 8004d54:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8004d58:	683b      	ldr	r3, [r7, #0]
 8004d5a:	695b      	ldr	r3, [r3, #20]
 8004d5c:	4313      	orrs	r3, r2
 8004d5e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8004d60:	68fb      	ldr	r3, [r7, #12]
 8004d62:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8004d66:	683b      	ldr	r3, [r7, #0]
 8004d68:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d6a:	4313      	orrs	r3, r2
 8004d6c:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKF)
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8004d6e:	68fb      	ldr	r3, [r7, #12]
 8004d70:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 8004d74:	683b      	ldr	r3, [r7, #0]
 8004d76:	699b      	ldr	r3, [r3, #24]
 8004d78:	041b      	lsls	r3, r3, #16
 8004d7a:	4313      	orrs	r3, r2
 8004d7c:	60fb      	str	r3, [r7, #12]
#endif /* TIM_BDTR_BKF */

#if defined(TIM_BDTR_BK2E)
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	4a14      	ldr	r2, [pc, #80]	; (8004dd4 <HAL_TIMEx_ConfigBreakDeadTime+0xec>)
 8004d84:	4293      	cmp	r3, r2
 8004d86:	d115      	bne.n	8004db4 <HAL_TIMEx_ConfigBreakDeadTime+0xcc>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 8004d8e:	683b      	ldr	r3, [r7, #0]
 8004d90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d92:	051b      	lsls	r3, r3, #20
 8004d94:	4313      	orrs	r3, r2
 8004d96:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8004d9e:	683b      	ldr	r3, [r7, #0]
 8004da0:	69db      	ldr	r3, [r3, #28]
 8004da2:	4313      	orrs	r3, r2
 8004da4:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8004dac:	683b      	ldr	r3, [r7, #0]
 8004dae:	6a1b      	ldr	r3, [r3, #32]
 8004db0:	4313      	orrs	r3, r2
 8004db2:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_BDTR_BK2E */

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	68fa      	ldr	r2, [r7, #12]
 8004dba:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	2200      	movs	r2, #0
 8004dc0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004dc4:	2300      	movs	r3, #0
}
 8004dc6:	4618      	mov	r0, r3
 8004dc8:	3714      	adds	r7, #20
 8004dca:	46bd      	mov	sp, r7
 8004dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dd0:	4770      	bx	lr
 8004dd2:	bf00      	nop
 8004dd4:	40012c00 	.word	0x40012c00

08004dd8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004dd8:	b480      	push	{r7}
 8004dda:	b083      	sub	sp, #12
 8004ddc:	af00      	add	r7, sp, #0
 8004dde:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004de0:	bf00      	nop
 8004de2:	370c      	adds	r7, #12
 8004de4:	46bd      	mov	sp, r7
 8004de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dea:	4770      	bx	lr

08004dec <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004dec:	b480      	push	{r7}
 8004dee:	b083      	sub	sp, #12
 8004df0:	af00      	add	r7, sp, #0
 8004df2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004df4:	bf00      	nop
 8004df6:	370c      	adds	r7, #12
 8004df8:	46bd      	mov	sp, r7
 8004dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dfe:	4770      	bx	lr

08004e00 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8004e00:	b480      	push	{r7}
 8004e02:	b083      	sub	sp, #12
 8004e04:	af00      	add	r7, sp, #0
 8004e06:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8004e08:	bf00      	nop
 8004e0a:	370c      	adds	r7, #12
 8004e0c:	46bd      	mov	sp, r7
 8004e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e12:	4770      	bx	lr

08004e14 <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 8004e14:	b480      	push	{r7}
 8004e16:	b087      	sub	sp, #28
 8004e18:	af00      	add	r7, sp, #0
 8004e1a:	60f8      	str	r0, [r7, #12]
 8004e1c:	60b9      	str	r1, [r7, #8]
 8004e1e:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004e20:	68bb      	ldr	r3, [r7, #8]
 8004e22:	f003 031f 	and.w	r3, r3, #31
 8004e26:	2204      	movs	r2, #4
 8004e28:	fa02 f303 	lsl.w	r3, r2, r3
 8004e2c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	6a1a      	ldr	r2, [r3, #32]
 8004e32:	697b      	ldr	r3, [r7, #20]
 8004e34:	43db      	mvns	r3, r3
 8004e36:	401a      	ands	r2, r3
 8004e38:	68fb      	ldr	r3, [r7, #12]
 8004e3a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	6a1a      	ldr	r2, [r3, #32]
 8004e40:	68bb      	ldr	r3, [r7, #8]
 8004e42:	f003 031f 	and.w	r3, r3, #31
 8004e46:	6879      	ldr	r1, [r7, #4]
 8004e48:	fa01 f303 	lsl.w	r3, r1, r3
 8004e4c:	431a      	orrs	r2, r3
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	621a      	str	r2, [r3, #32]
}
 8004e52:	bf00      	nop
 8004e54:	371c      	adds	r7, #28
 8004e56:	46bd      	mov	sp, r7
 8004e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e5c:	4770      	bx	lr

08004e5e <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004e5e:	b580      	push	{r7, lr}
 8004e60:	b082      	sub	sp, #8
 8004e62:	af00      	add	r7, sp, #0
 8004e64:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	2b00      	cmp	r3, #0
 8004e6a:	d101      	bne.n	8004e70 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004e6c:	2301      	movs	r3, #1
 8004e6e:	e040      	b.n	8004ef2 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004e74:	2b00      	cmp	r3, #0
 8004e76:	d106      	bne.n	8004e86 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	2200      	movs	r2, #0
 8004e7c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004e80:	6878      	ldr	r0, [r7, #4]
 8004e82:	f7fc fed3 	bl	8001c2c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	2224      	movs	r2, #36	; 0x24
 8004e8a:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	681a      	ldr	r2, [r3, #0]
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	f022 0201 	bic.w	r2, r2, #1
 8004e9a:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004e9c:	6878      	ldr	r0, [r7, #4]
 8004e9e:	f000 fa89 	bl	80053b4 <UART_SetConfig>
 8004ea2:	4603      	mov	r3, r0
 8004ea4:	2b01      	cmp	r3, #1
 8004ea6:	d101      	bne.n	8004eac <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8004ea8:	2301      	movs	r3, #1
 8004eaa:	e022      	b.n	8004ef2 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004eb0:	2b00      	cmp	r3, #0
 8004eb2:	d002      	beq.n	8004eba <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8004eb4:	6878      	ldr	r0, [r7, #4]
 8004eb6:	f000 fbb3 	bl	8005620 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	685a      	ldr	r2, [r3, #4]
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004ec8:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	689a      	ldr	r2, [r3, #8]
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004ed8:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	681a      	ldr	r2, [r3, #0]
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	f042 0201 	orr.w	r2, r2, #1
 8004ee8:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004eea:	6878      	ldr	r0, [r7, #4]
 8004eec:	f000 fc3a 	bl	8005764 <UART_CheckIdleState>
 8004ef0:	4603      	mov	r3, r0
}
 8004ef2:	4618      	mov	r0, r3
 8004ef4:	3708      	adds	r7, #8
 8004ef6:	46bd      	mov	sp, r7
 8004ef8:	bd80      	pop	{r7, pc}

08004efa <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004efa:	b580      	push	{r7, lr}
 8004efc:	b084      	sub	sp, #16
 8004efe:	af00      	add	r7, sp, #0
 8004f00:	60f8      	str	r0, [r7, #12]
 8004f02:	60b9      	str	r1, [r7, #8]
 8004f04:	4613      	mov	r3, r2
 8004f06:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004f08:	68fb      	ldr	r3, [r7, #12]
 8004f0a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004f0c:	2b20      	cmp	r3, #32
 8004f0e:	d12c      	bne.n	8004f6a <HAL_UART_Receive_IT+0x70>
  {
    if ((pData == NULL) || (Size == 0U))
 8004f10:	68bb      	ldr	r3, [r7, #8]
 8004f12:	2b00      	cmp	r3, #0
 8004f14:	d002      	beq.n	8004f1c <HAL_UART_Receive_IT+0x22>
 8004f16:	88fb      	ldrh	r3, [r7, #6]
 8004f18:	2b00      	cmp	r3, #0
 8004f1a:	d101      	bne.n	8004f20 <HAL_UART_Receive_IT+0x26>
    {
      return HAL_ERROR;
 8004f1c:	2301      	movs	r3, #1
 8004f1e:	e025      	b.n	8004f6c <HAL_UART_Receive_IT+0x72>
    }

    __HAL_LOCK(huart);
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8004f26:	2b01      	cmp	r3, #1
 8004f28:	d101      	bne.n	8004f2e <HAL_UART_Receive_IT+0x34>
 8004f2a:	2302      	movs	r3, #2
 8004f2c:	e01e      	b.n	8004f6c <HAL_UART_Receive_IT+0x72>
 8004f2e:	68fb      	ldr	r3, [r7, #12]
 8004f30:	2201      	movs	r2, #1
 8004f32:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004f36:	68fb      	ldr	r3, [r7, #12]
 8004f38:	2200      	movs	r2, #0
 8004f3a:	661a      	str	r2, [r3, #96]	; 0x60

    /* Check that USART RTOEN bit is set */
    if(READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8004f3c:	68fb      	ldr	r3, [r7, #12]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	685b      	ldr	r3, [r3, #4]
 8004f42:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004f46:	2b00      	cmp	r3, #0
 8004f48:	d007      	beq.n	8004f5a <HAL_UART_Receive_IT+0x60>
    {
      /* Enable the UART Receiver Timeout Interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8004f4a:	68fb      	ldr	r3, [r7, #12]
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	681a      	ldr	r2, [r3, #0]
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8004f58:	601a      	str	r2, [r3, #0]
    }

    return(UART_Start_Receive_IT(huart, pData, Size));
 8004f5a:	88fb      	ldrh	r3, [r7, #6]
 8004f5c:	461a      	mov	r2, r3
 8004f5e:	68b9      	ldr	r1, [r7, #8]
 8004f60:	68f8      	ldr	r0, [r7, #12]
 8004f62:	f000 fcc5 	bl	80058f0 <UART_Start_Receive_IT>
 8004f66:	4603      	mov	r3, r0
 8004f68:	e000      	b.n	8004f6c <HAL_UART_Receive_IT+0x72>
  }
  else
  {
    return HAL_BUSY;
 8004f6a:	2302      	movs	r3, #2
  }
}
 8004f6c:	4618      	mov	r0, r3
 8004f6e:	3710      	adds	r7, #16
 8004f70:	46bd      	mov	sp, r7
 8004f72:	bd80      	pop	{r7, pc}

08004f74 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004f74:	b580      	push	{r7, lr}
 8004f76:	b088      	sub	sp, #32
 8004f78:	af00      	add	r7, sp, #0
 8004f7a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	69db      	ldr	r3, [r3, #28]
 8004f82:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	689b      	ldr	r3, [r3, #8]
 8004f92:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8004f94:	69fa      	ldr	r2, [r7, #28]
 8004f96:	f640 030f 	movw	r3, #2063	; 0x80f
 8004f9a:	4013      	ands	r3, r2
 8004f9c:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 8004f9e:	693b      	ldr	r3, [r7, #16]
 8004fa0:	2b00      	cmp	r3, #0
 8004fa2:	d113      	bne.n	8004fcc <HAL_UART_IRQHandler+0x58>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8004fa4:	69fb      	ldr	r3, [r7, #28]
 8004fa6:	f003 0320 	and.w	r3, r3, #32
 8004faa:	2b00      	cmp	r3, #0
 8004fac:	d00e      	beq.n	8004fcc <HAL_UART_IRQHandler+0x58>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8004fae:	69bb      	ldr	r3, [r7, #24]
 8004fb0:	f003 0320 	and.w	r3, r3, #32
 8004fb4:	2b00      	cmp	r3, #0
 8004fb6:	d009      	beq.n	8004fcc <HAL_UART_IRQHandler+0x58>
    {
      if (huart->RxISR != NULL)
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004fbc:	2b00      	cmp	r3, #0
 8004fbe:	f000 81cc 	beq.w	800535a <HAL_UART_IRQHandler+0x3e6>
      {
        huart->RxISR(huart);
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004fc6:	6878      	ldr	r0, [r7, #4]
 8004fc8:	4798      	blx	r3
      }
      return;
 8004fca:	e1c6      	b.n	800535a <HAL_UART_IRQHandler+0x3e6>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8004fcc:	693b      	ldr	r3, [r7, #16]
 8004fce:	2b00      	cmp	r3, #0
 8004fd0:	f000 80e3 	beq.w	800519a <HAL_UART_IRQHandler+0x226>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8004fd4:	697b      	ldr	r3, [r7, #20]
 8004fd6:	f003 0301 	and.w	r3, r3, #1
 8004fda:	2b00      	cmp	r3, #0
 8004fdc:	d105      	bne.n	8004fea <HAL_UART_IRQHandler+0x76>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8004fde:	69ba      	ldr	r2, [r7, #24]
 8004fe0:	4ba5      	ldr	r3, [pc, #660]	; (8005278 <HAL_UART_IRQHandler+0x304>)
 8004fe2:	4013      	ands	r3, r2
 8004fe4:	2b00      	cmp	r3, #0
 8004fe6:	f000 80d8 	beq.w	800519a <HAL_UART_IRQHandler+0x226>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8004fea:	69fb      	ldr	r3, [r7, #28]
 8004fec:	f003 0301 	and.w	r3, r3, #1
 8004ff0:	2b00      	cmp	r3, #0
 8004ff2:	d010      	beq.n	8005016 <HAL_UART_IRQHandler+0xa2>
 8004ff4:	69bb      	ldr	r3, [r7, #24]
 8004ff6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004ffa:	2b00      	cmp	r3, #0
 8004ffc:	d00b      	beq.n	8005016 <HAL_UART_IRQHandler+0xa2>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	2201      	movs	r2, #1
 8005004:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800500c:	f043 0201 	orr.w	r2, r3, #1
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005016:	69fb      	ldr	r3, [r7, #28]
 8005018:	f003 0302 	and.w	r3, r3, #2
 800501c:	2b00      	cmp	r3, #0
 800501e:	d010      	beq.n	8005042 <HAL_UART_IRQHandler+0xce>
 8005020:	697b      	ldr	r3, [r7, #20]
 8005022:	f003 0301 	and.w	r3, r3, #1
 8005026:	2b00      	cmp	r3, #0
 8005028:	d00b      	beq.n	8005042 <HAL_UART_IRQHandler+0xce>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	2202      	movs	r2, #2
 8005030:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005038:	f043 0204 	orr.w	r2, r3, #4
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005042:	69fb      	ldr	r3, [r7, #28]
 8005044:	f003 0304 	and.w	r3, r3, #4
 8005048:	2b00      	cmp	r3, #0
 800504a:	d010      	beq.n	800506e <HAL_UART_IRQHandler+0xfa>
 800504c:	697b      	ldr	r3, [r7, #20]
 800504e:	f003 0301 	and.w	r3, r3, #1
 8005052:	2b00      	cmp	r3, #0
 8005054:	d00b      	beq.n	800506e <HAL_UART_IRQHandler+0xfa>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	2204      	movs	r2, #4
 800505c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005064:	f043 0202 	orr.w	r2, r3, #2
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800506e:	69fb      	ldr	r3, [r7, #28]
 8005070:	f003 0308 	and.w	r3, r3, #8
 8005074:	2b00      	cmp	r3, #0
 8005076:	d015      	beq.n	80050a4 <HAL_UART_IRQHandler+0x130>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8005078:	69bb      	ldr	r3, [r7, #24]
 800507a:	f003 0320 	and.w	r3, r3, #32
 800507e:	2b00      	cmp	r3, #0
 8005080:	d104      	bne.n	800508c <HAL_UART_IRQHandler+0x118>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8005082:	697b      	ldr	r3, [r7, #20]
 8005084:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8005088:	2b00      	cmp	r3, #0
 800508a:	d00b      	beq.n	80050a4 <HAL_UART_IRQHandler+0x130>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	2208      	movs	r2, #8
 8005092:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800509a:	f043 0208 	orr.w	r2, r3, #8
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80050a4:	69fb      	ldr	r3, [r7, #28]
 80050a6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80050aa:	2b00      	cmp	r3, #0
 80050ac:	d011      	beq.n	80050d2 <HAL_UART_IRQHandler+0x15e>
 80050ae:	69bb      	ldr	r3, [r7, #24]
 80050b0:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80050b4:	2b00      	cmp	r3, #0
 80050b6:	d00c      	beq.n	80050d2 <HAL_UART_IRQHandler+0x15e>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80050c0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80050c8:	f043 0220 	orr.w	r2, r3, #32
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80050d8:	2b00      	cmp	r3, #0
 80050da:	f000 8140 	beq.w	800535e <HAL_UART_IRQHandler+0x3ea>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 80050de:	69fb      	ldr	r3, [r7, #28]
 80050e0:	f003 0320 	and.w	r3, r3, #32
 80050e4:	2b00      	cmp	r3, #0
 80050e6:	d00c      	beq.n	8005102 <HAL_UART_IRQHandler+0x18e>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80050e8:	69bb      	ldr	r3, [r7, #24]
 80050ea:	f003 0320 	and.w	r3, r3, #32
 80050ee:	2b00      	cmp	r3, #0
 80050f0:	d007      	beq.n	8005102 <HAL_UART_IRQHandler+0x18e>
      {
        if (huart->RxISR != NULL)
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80050f6:	2b00      	cmp	r3, #0
 80050f8:	d003      	beq.n	8005102 <HAL_UART_IRQHandler+0x18e>
        {
          huart->RxISR(huart);
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80050fe:	6878      	ldr	r0, [r7, #4]
 8005100:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005108:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	689b      	ldr	r3, [r3, #8]
 8005110:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005114:	2b40      	cmp	r3, #64	; 0x40
 8005116:	d004      	beq.n	8005122 <HAL_UART_IRQHandler+0x1ae>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8005118:	68fb      	ldr	r3, [r7, #12]
 800511a:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800511e:	2b00      	cmp	r3, #0
 8005120:	d031      	beq.n	8005186 <HAL_UART_IRQHandler+0x212>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005122:	6878      	ldr	r0, [r7, #4]
 8005124:	f000 fc6c 	bl	8005a00 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	689b      	ldr	r3, [r3, #8]
 800512e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005132:	2b40      	cmp	r3, #64	; 0x40
 8005134:	d123      	bne.n	800517e <HAL_UART_IRQHandler+0x20a>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	689a      	ldr	r2, [r3, #8]
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005144:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800514a:	2b00      	cmp	r3, #0
 800514c:	d013      	beq.n	8005176 <HAL_UART_IRQHandler+0x202>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005152:	4a4a      	ldr	r2, [pc, #296]	; (800527c <HAL_UART_IRQHandler+0x308>)
 8005154:	635a      	str	r2, [r3, #52]	; 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800515a:	4618      	mov	r0, r3
 800515c:	f7fd f8aa 	bl	80022b4 <HAL_DMA_Abort_IT>
 8005160:	4603      	mov	r3, r0
 8005162:	2b00      	cmp	r3, #0
 8005164:	d017      	beq.n	8005196 <HAL_UART_IRQHandler+0x222>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800516a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800516c:	687a      	ldr	r2, [r7, #4]
 800516e:	6f12      	ldr	r2, [r2, #112]	; 0x70
 8005170:	4610      	mov	r0, r2
 8005172:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005174:	e00f      	b.n	8005196 <HAL_UART_IRQHandler+0x222>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005176:	6878      	ldr	r0, [r7, #4]
 8005178:	f000 f906 	bl	8005388 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800517c:	e00b      	b.n	8005196 <HAL_UART_IRQHandler+0x222>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800517e:	6878      	ldr	r0, [r7, #4]
 8005180:	f000 f902 	bl	8005388 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005184:	e007      	b.n	8005196 <HAL_UART_IRQHandler+0x222>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005186:	6878      	ldr	r0, [r7, #4]
 8005188:	f000 f8fe 	bl	8005388 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	2200      	movs	r2, #0
 8005190:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      }
    }
    return;
 8005194:	e0e3      	b.n	800535e <HAL_UART_IRQHandler+0x3ea>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005196:	bf00      	nop
    return;
 8005198:	e0e1      	b.n	800535e <HAL_UART_IRQHandler+0x3ea>

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800519e:	2b01      	cmp	r3, #1
 80051a0:	f040 80a7 	bne.w	80052f2 <HAL_UART_IRQHandler+0x37e>
      &&((isrflags & USART_ISR_IDLE) != 0U)
 80051a4:	69fb      	ldr	r3, [r7, #28]
 80051a6:	f003 0310 	and.w	r3, r3, #16
 80051aa:	2b00      	cmp	r3, #0
 80051ac:	f000 80a1 	beq.w	80052f2 <HAL_UART_IRQHandler+0x37e>
      &&((cr1its & USART_ISR_IDLE) != 0U))
 80051b0:	69bb      	ldr	r3, [r7, #24]
 80051b2:	f003 0310 	and.w	r3, r3, #16
 80051b6:	2b00      	cmp	r3, #0
 80051b8:	f000 809b 	beq.w	80052f2 <HAL_UART_IRQHandler+0x37e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	2210      	movs	r2, #16
 80051c2:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	689b      	ldr	r3, [r3, #8]
 80051ca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80051ce:	2b40      	cmp	r3, #64	; 0x40
 80051d0:	d156      	bne.n	8005280 <HAL_UART_IRQHandler+0x30c>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	685b      	ldr	r3, [r3, #4]
 80051da:	813b      	strh	r3, [r7, #8]
      if (  (nb_remaining_rx_data > 0U)
 80051dc:	893b      	ldrh	r3, [r7, #8]
 80051de:	2b00      	cmp	r3, #0
 80051e0:	f000 80bf 	beq.w	8005362 <HAL_UART_IRQHandler+0x3ee>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 80051ea:	893a      	ldrh	r2, [r7, #8]
 80051ec:	429a      	cmp	r2, r3
 80051ee:	f080 80b8 	bcs.w	8005362 <HAL_UART_IRQHandler+0x3ee>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	893a      	ldrh	r2, [r7, #8]
 80051f6:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80051fe:	699b      	ldr	r3, [r3, #24]
 8005200:	2b20      	cmp	r3, #32
 8005202:	d02a      	beq.n	800525a <HAL_UART_IRQHandler+0x2e6>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	681a      	ldr	r2, [r3, #0]
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005212:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	689a      	ldr	r2, [r3, #8]
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	f022 0201 	bic.w	r2, r2, #1
 8005222:	609a      	str	r2, [r3, #8]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	689a      	ldr	r2, [r3, #8]
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005232:	609a      	str	r2, [r3, #8]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	2220      	movs	r2, #32
 8005238:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	2200      	movs	r2, #0
 800523e:	661a      	str	r2, [r3, #96]	; 0x60

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	681a      	ldr	r2, [r3, #0]
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	f022 0210 	bic.w	r2, r2, #16
 800524e:	601a      	str	r2, [r3, #0]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005254:	4618      	mov	r0, r3
 8005256:	f7fc fff4 	bl	8002242 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8005266:	b29b      	uxth	r3, r3
 8005268:	1ad3      	subs	r3, r2, r3
 800526a:	b29b      	uxth	r3, r3
 800526c:	4619      	mov	r1, r3
 800526e:	6878      	ldr	r0, [r7, #4]
 8005270:	f000 f894 	bl	800539c <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8005274:	e075      	b.n	8005362 <HAL_UART_IRQHandler+0x3ee>
 8005276:	bf00      	nop
 8005278:	04000120 	.word	0x04000120
 800527c:	08005a5f 	.word	0x08005a5f
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800528c:	b29b      	uxth	r3, r3
 800528e:	1ad3      	subs	r3, r2, r3
 8005290:	817b      	strh	r3, [r7, #10]
      if (  (huart->RxXferCount > 0U)
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8005298:	b29b      	uxth	r3, r3
 800529a:	2b00      	cmp	r3, #0
 800529c:	d063      	beq.n	8005366 <HAL_UART_IRQHandler+0x3f2>
          &&(nb_rx_data > 0U) )
 800529e:	897b      	ldrh	r3, [r7, #10]
 80052a0:	2b00      	cmp	r3, #0
 80052a2:	d060      	beq.n	8005366 <HAL_UART_IRQHandler+0x3f2>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	681a      	ldr	r2, [r3, #0]
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80052b2:	601a      	str	r2, [r3, #0]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	689a      	ldr	r2, [r3, #8]
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	f022 0201 	bic.w	r2, r2, #1
 80052c2:	609a      	str	r2, [r3, #8]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	2220      	movs	r2, #32
 80052c8:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	2200      	movs	r2, #0
 80052ce:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	2200      	movs	r2, #0
 80052d4:	665a      	str	r2, [r3, #100]	; 0x64

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	681a      	ldr	r2, [r3, #0]
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	f022 0210 	bic.w	r2, r2, #16
 80052e4:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80052e6:	897b      	ldrh	r3, [r7, #10]
 80052e8:	4619      	mov	r1, r3
 80052ea:	6878      	ldr	r0, [r7, #4]
 80052ec:	f000 f856 	bl	800539c <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 80052f0:	e039      	b.n	8005366 <HAL_UART_IRQHandler+0x3f2>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80052f2:	69fb      	ldr	r3, [r7, #28]
 80052f4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80052f8:	2b00      	cmp	r3, #0
 80052fa:	d00d      	beq.n	8005318 <HAL_UART_IRQHandler+0x3a4>
 80052fc:	697b      	ldr	r3, [r7, #20]
 80052fe:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005302:	2b00      	cmp	r3, #0
 8005304:	d008      	beq.n	8005318 <HAL_UART_IRQHandler+0x3a4>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800530e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8005310:	6878      	ldr	r0, [r7, #4]
 8005312:	f000 fca7 	bl	8005c64 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8005316:	e029      	b.n	800536c <HAL_UART_IRQHandler+0x3f8>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8005318:	69fb      	ldr	r3, [r7, #28]
 800531a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800531e:	2b00      	cmp	r3, #0
 8005320:	d00d      	beq.n	800533e <HAL_UART_IRQHandler+0x3ca>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8005322:	69bb      	ldr	r3, [r7, #24]
 8005324:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005328:	2b00      	cmp	r3, #0
 800532a:	d008      	beq.n	800533e <HAL_UART_IRQHandler+0x3ca>
  {
    if (huart->TxISR != NULL)
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005330:	2b00      	cmp	r3, #0
 8005332:	d01a      	beq.n	800536a <HAL_UART_IRQHandler+0x3f6>
    {
      huart->TxISR(huart);
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005338:	6878      	ldr	r0, [r7, #4]
 800533a:	4798      	blx	r3
    }
    return;
 800533c:	e015      	b.n	800536a <HAL_UART_IRQHandler+0x3f6>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800533e:	69fb      	ldr	r3, [r7, #28]
 8005340:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005344:	2b00      	cmp	r3, #0
 8005346:	d011      	beq.n	800536c <HAL_UART_IRQHandler+0x3f8>
 8005348:	69bb      	ldr	r3, [r7, #24]
 800534a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800534e:	2b00      	cmp	r3, #0
 8005350:	d00c      	beq.n	800536c <HAL_UART_IRQHandler+0x3f8>
  {
    UART_EndTransmit_IT(huart);
 8005352:	6878      	ldr	r0, [r7, #4]
 8005354:	f000 fb99 	bl	8005a8a <UART_EndTransmit_IT>
    return;
 8005358:	e008      	b.n	800536c <HAL_UART_IRQHandler+0x3f8>
      return;
 800535a:	bf00      	nop
 800535c:	e006      	b.n	800536c <HAL_UART_IRQHandler+0x3f8>
    return;
 800535e:	bf00      	nop
 8005360:	e004      	b.n	800536c <HAL_UART_IRQHandler+0x3f8>
      return;
 8005362:	bf00      	nop
 8005364:	e002      	b.n	800536c <HAL_UART_IRQHandler+0x3f8>
      return;
 8005366:	bf00      	nop
 8005368:	e000      	b.n	800536c <HAL_UART_IRQHandler+0x3f8>
    return;
 800536a:	bf00      	nop
  }

}
 800536c:	3720      	adds	r7, #32
 800536e:	46bd      	mov	sp, r7
 8005370:	bd80      	pop	{r7, pc}
 8005372:	bf00      	nop

08005374 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005374:	b480      	push	{r7}
 8005376:	b083      	sub	sp, #12
 8005378:	af00      	add	r7, sp, #0
 800537a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800537c:	bf00      	nop
 800537e:	370c      	adds	r7, #12
 8005380:	46bd      	mov	sp, r7
 8005382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005386:	4770      	bx	lr

08005388 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005388:	b480      	push	{r7}
 800538a:	b083      	sub	sp, #12
 800538c:	af00      	add	r7, sp, #0
 800538e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8005390:	bf00      	nop
 8005392:	370c      	adds	r7, #12
 8005394:	46bd      	mov	sp, r7
 8005396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800539a:	4770      	bx	lr

0800539c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800539c:	b480      	push	{r7}
 800539e:	b083      	sub	sp, #12
 80053a0:	af00      	add	r7, sp, #0
 80053a2:	6078      	str	r0, [r7, #4]
 80053a4:	460b      	mov	r3, r1
 80053a6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80053a8:	bf00      	nop
 80053aa:	370c      	adds	r7, #12
 80053ac:	46bd      	mov	sp, r7
 80053ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053b2:	4770      	bx	lr

080053b4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80053b4:	b580      	push	{r7, lr}
 80053b6:	b088      	sub	sp, #32
 80053b8:	af00      	add	r7, sp, #0
 80053ba:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80053bc:	2300      	movs	r3, #0
 80053be:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	689a      	ldr	r2, [r3, #8]
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	691b      	ldr	r3, [r3, #16]
 80053c8:	431a      	orrs	r2, r3
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	695b      	ldr	r3, [r3, #20]
 80053ce:	431a      	orrs	r2, r3
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	69db      	ldr	r3, [r3, #28]
 80053d4:	4313      	orrs	r3, r2
 80053d6:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	681a      	ldr	r2, [r3, #0]
 80053de:	4b8a      	ldr	r3, [pc, #552]	; (8005608 <UART_SetConfig+0x254>)
 80053e0:	4013      	ands	r3, r2
 80053e2:	687a      	ldr	r2, [r7, #4]
 80053e4:	6812      	ldr	r2, [r2, #0]
 80053e6:	6979      	ldr	r1, [r7, #20]
 80053e8:	430b      	orrs	r3, r1
 80053ea:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	685b      	ldr	r3, [r3, #4]
 80053f2:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	68da      	ldr	r2, [r3, #12]
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	430a      	orrs	r2, r1
 8005400:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	699b      	ldr	r3, [r3, #24]
 8005406:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	6a1b      	ldr	r3, [r3, #32]
 800540c:	697a      	ldr	r2, [r7, #20]
 800540e:	4313      	orrs	r3, r2
 8005410:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	689b      	ldr	r3, [r3, #8]
 8005418:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	697a      	ldr	r2, [r7, #20]
 8005422:	430a      	orrs	r2, r1
 8005424:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	4a78      	ldr	r2, [pc, #480]	; (800560c <UART_SetConfig+0x258>)
 800542c:	4293      	cmp	r3, r2
 800542e:	d120      	bne.n	8005472 <UART_SetConfig+0xbe>
 8005430:	4b77      	ldr	r3, [pc, #476]	; (8005610 <UART_SetConfig+0x25c>)
 8005432:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005434:	f003 0303 	and.w	r3, r3, #3
 8005438:	2b03      	cmp	r3, #3
 800543a:	d817      	bhi.n	800546c <UART_SetConfig+0xb8>
 800543c:	a201      	add	r2, pc, #4	; (adr r2, 8005444 <UART_SetConfig+0x90>)
 800543e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005442:	bf00      	nop
 8005444:	08005455 	.word	0x08005455
 8005448:	08005461 	.word	0x08005461
 800544c:	08005467 	.word	0x08005467
 8005450:	0800545b 	.word	0x0800545b
 8005454:	2300      	movs	r3, #0
 8005456:	77fb      	strb	r3, [r7, #31]
 8005458:	e01d      	b.n	8005496 <UART_SetConfig+0xe2>
 800545a:	2302      	movs	r3, #2
 800545c:	77fb      	strb	r3, [r7, #31]
 800545e:	e01a      	b.n	8005496 <UART_SetConfig+0xe2>
 8005460:	2304      	movs	r3, #4
 8005462:	77fb      	strb	r3, [r7, #31]
 8005464:	e017      	b.n	8005496 <UART_SetConfig+0xe2>
 8005466:	2308      	movs	r3, #8
 8005468:	77fb      	strb	r3, [r7, #31]
 800546a:	e014      	b.n	8005496 <UART_SetConfig+0xe2>
 800546c:	2310      	movs	r3, #16
 800546e:	77fb      	strb	r3, [r7, #31]
 8005470:	e011      	b.n	8005496 <UART_SetConfig+0xe2>
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	4a67      	ldr	r2, [pc, #412]	; (8005614 <UART_SetConfig+0x260>)
 8005478:	4293      	cmp	r3, r2
 800547a:	d102      	bne.n	8005482 <UART_SetConfig+0xce>
 800547c:	2300      	movs	r3, #0
 800547e:	77fb      	strb	r3, [r7, #31]
 8005480:	e009      	b.n	8005496 <UART_SetConfig+0xe2>
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	4a64      	ldr	r2, [pc, #400]	; (8005618 <UART_SetConfig+0x264>)
 8005488:	4293      	cmp	r3, r2
 800548a:	d102      	bne.n	8005492 <UART_SetConfig+0xde>
 800548c:	2300      	movs	r3, #0
 800548e:	77fb      	strb	r3, [r7, #31]
 8005490:	e001      	b.n	8005496 <UART_SetConfig+0xe2>
 8005492:	2310      	movs	r3, #16
 8005494:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	69db      	ldr	r3, [r3, #28]
 800549a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800549e:	d15b      	bne.n	8005558 <UART_SetConfig+0x1a4>
  {
    switch (clocksource)
 80054a0:	7ffb      	ldrb	r3, [r7, #31]
 80054a2:	2b08      	cmp	r3, #8
 80054a4:	d827      	bhi.n	80054f6 <UART_SetConfig+0x142>
 80054a6:	a201      	add	r2, pc, #4	; (adr r2, 80054ac <UART_SetConfig+0xf8>)
 80054a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80054ac:	080054d1 	.word	0x080054d1
 80054b0:	080054d9 	.word	0x080054d9
 80054b4:	080054e1 	.word	0x080054e1
 80054b8:	080054f7 	.word	0x080054f7
 80054bc:	080054e7 	.word	0x080054e7
 80054c0:	080054f7 	.word	0x080054f7
 80054c4:	080054f7 	.word	0x080054f7
 80054c8:	080054f7 	.word	0x080054f7
 80054cc:	080054ef 	.word	0x080054ef
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80054d0:	f7fe f9ee 	bl	80038b0 <HAL_RCC_GetPCLK1Freq>
 80054d4:	61b8      	str	r0, [r7, #24]
        break;
 80054d6:	e013      	b.n	8005500 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80054d8:	f7fe fa0c 	bl	80038f4 <HAL_RCC_GetPCLK2Freq>
 80054dc:	61b8      	str	r0, [r7, #24]
        break;
 80054de:	e00f      	b.n	8005500 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80054e0:	4b4e      	ldr	r3, [pc, #312]	; (800561c <UART_SetConfig+0x268>)
 80054e2:	61bb      	str	r3, [r7, #24]
        break;
 80054e4:	e00c      	b.n	8005500 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80054e6:	f7fe f96d 	bl	80037c4 <HAL_RCC_GetSysClockFreq>
 80054ea:	61b8      	str	r0, [r7, #24]
        break;
 80054ec:	e008      	b.n	8005500 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80054ee:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80054f2:	61bb      	str	r3, [r7, #24]
        break;
 80054f4:	e004      	b.n	8005500 <UART_SetConfig+0x14c>
      default:
        pclk = 0U;
 80054f6:	2300      	movs	r3, #0
 80054f8:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80054fa:	2301      	movs	r3, #1
 80054fc:	77bb      	strb	r3, [r7, #30]
        break;
 80054fe:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005500:	69bb      	ldr	r3, [r7, #24]
 8005502:	2b00      	cmp	r3, #0
 8005504:	d074      	beq.n	80055f0 <UART_SetConfig+0x23c>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8005506:	69bb      	ldr	r3, [r7, #24]
 8005508:	005a      	lsls	r2, r3, #1
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	685b      	ldr	r3, [r3, #4]
 800550e:	085b      	lsrs	r3, r3, #1
 8005510:	441a      	add	r2, r3
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	685b      	ldr	r3, [r3, #4]
 8005516:	fbb2 f3f3 	udiv	r3, r2, r3
 800551a:	b29b      	uxth	r3, r3
 800551c:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800551e:	693b      	ldr	r3, [r7, #16]
 8005520:	2b0f      	cmp	r3, #15
 8005522:	d916      	bls.n	8005552 <UART_SetConfig+0x19e>
 8005524:	693b      	ldr	r3, [r7, #16]
 8005526:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800552a:	d212      	bcs.n	8005552 <UART_SetConfig+0x19e>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800552c:	693b      	ldr	r3, [r7, #16]
 800552e:	b29b      	uxth	r3, r3
 8005530:	f023 030f 	bic.w	r3, r3, #15
 8005534:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005536:	693b      	ldr	r3, [r7, #16]
 8005538:	085b      	lsrs	r3, r3, #1
 800553a:	b29b      	uxth	r3, r3
 800553c:	f003 0307 	and.w	r3, r3, #7
 8005540:	b29a      	uxth	r2, r3
 8005542:	89fb      	ldrh	r3, [r7, #14]
 8005544:	4313      	orrs	r3, r2
 8005546:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	89fa      	ldrh	r2, [r7, #14]
 800554e:	60da      	str	r2, [r3, #12]
 8005550:	e04e      	b.n	80055f0 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 8005552:	2301      	movs	r3, #1
 8005554:	77bb      	strb	r3, [r7, #30]
 8005556:	e04b      	b.n	80055f0 <UART_SetConfig+0x23c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005558:	7ffb      	ldrb	r3, [r7, #31]
 800555a:	2b08      	cmp	r3, #8
 800555c:	d827      	bhi.n	80055ae <UART_SetConfig+0x1fa>
 800555e:	a201      	add	r2, pc, #4	; (adr r2, 8005564 <UART_SetConfig+0x1b0>)
 8005560:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005564:	08005589 	.word	0x08005589
 8005568:	08005591 	.word	0x08005591
 800556c:	08005599 	.word	0x08005599
 8005570:	080055af 	.word	0x080055af
 8005574:	0800559f 	.word	0x0800559f
 8005578:	080055af 	.word	0x080055af
 800557c:	080055af 	.word	0x080055af
 8005580:	080055af 	.word	0x080055af
 8005584:	080055a7 	.word	0x080055a7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005588:	f7fe f992 	bl	80038b0 <HAL_RCC_GetPCLK1Freq>
 800558c:	61b8      	str	r0, [r7, #24]
        break;
 800558e:	e013      	b.n	80055b8 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005590:	f7fe f9b0 	bl	80038f4 <HAL_RCC_GetPCLK2Freq>
 8005594:	61b8      	str	r0, [r7, #24]
        break;
 8005596:	e00f      	b.n	80055b8 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005598:	4b20      	ldr	r3, [pc, #128]	; (800561c <UART_SetConfig+0x268>)
 800559a:	61bb      	str	r3, [r7, #24]
        break;
 800559c:	e00c      	b.n	80055b8 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800559e:	f7fe f911 	bl	80037c4 <HAL_RCC_GetSysClockFreq>
 80055a2:	61b8      	str	r0, [r7, #24]
        break;
 80055a4:	e008      	b.n	80055b8 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80055a6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80055aa:	61bb      	str	r3, [r7, #24]
        break;
 80055ac:	e004      	b.n	80055b8 <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 80055ae:	2300      	movs	r3, #0
 80055b0:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80055b2:	2301      	movs	r3, #1
 80055b4:	77bb      	strb	r3, [r7, #30]
        break;
 80055b6:	bf00      	nop
    }

    if (pclk != 0U)
 80055b8:	69bb      	ldr	r3, [r7, #24]
 80055ba:	2b00      	cmp	r3, #0
 80055bc:	d018      	beq.n	80055f0 <UART_SetConfig+0x23c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	685b      	ldr	r3, [r3, #4]
 80055c2:	085a      	lsrs	r2, r3, #1
 80055c4:	69bb      	ldr	r3, [r7, #24]
 80055c6:	441a      	add	r2, r3
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	685b      	ldr	r3, [r3, #4]
 80055cc:	fbb2 f3f3 	udiv	r3, r2, r3
 80055d0:	b29b      	uxth	r3, r3
 80055d2:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80055d4:	693b      	ldr	r3, [r7, #16]
 80055d6:	2b0f      	cmp	r3, #15
 80055d8:	d908      	bls.n	80055ec <UART_SetConfig+0x238>
 80055da:	693b      	ldr	r3, [r7, #16]
 80055dc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80055e0:	d204      	bcs.n	80055ec <UART_SetConfig+0x238>
      {
        huart->Instance->BRR = usartdiv;
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	693a      	ldr	r2, [r7, #16]
 80055e8:	60da      	str	r2, [r3, #12]
 80055ea:	e001      	b.n	80055f0 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 80055ec:	2301      	movs	r3, #1
 80055ee:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	2200      	movs	r2, #0
 80055f4:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	2200      	movs	r2, #0
 80055fa:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 80055fc:	7fbb      	ldrb	r3, [r7, #30]
}
 80055fe:	4618      	mov	r0, r3
 8005600:	3720      	adds	r7, #32
 8005602:	46bd      	mov	sp, r7
 8005604:	bd80      	pop	{r7, pc}
 8005606:	bf00      	nop
 8005608:	efff69f3 	.word	0xefff69f3
 800560c:	40013800 	.word	0x40013800
 8005610:	40021000 	.word	0x40021000
 8005614:	40004400 	.word	0x40004400
 8005618:	40004800 	.word	0x40004800
 800561c:	007a1200 	.word	0x007a1200

08005620 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005620:	b480      	push	{r7}
 8005622:	b083      	sub	sp, #12
 8005624:	af00      	add	r7, sp, #0
 8005626:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800562c:	f003 0301 	and.w	r3, r3, #1
 8005630:	2b00      	cmp	r3, #0
 8005632:	d00a      	beq.n	800564a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	685b      	ldr	r3, [r3, #4]
 800563a:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	430a      	orrs	r2, r1
 8005648:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800564e:	f003 0302 	and.w	r3, r3, #2
 8005652:	2b00      	cmp	r3, #0
 8005654:	d00a      	beq.n	800566c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	685b      	ldr	r3, [r3, #4]
 800565c:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	430a      	orrs	r2, r1
 800566a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005670:	f003 0304 	and.w	r3, r3, #4
 8005674:	2b00      	cmp	r3, #0
 8005676:	d00a      	beq.n	800568e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	685b      	ldr	r3, [r3, #4]
 800567e:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	430a      	orrs	r2, r1
 800568c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005692:	f003 0308 	and.w	r3, r3, #8
 8005696:	2b00      	cmp	r3, #0
 8005698:	d00a      	beq.n	80056b0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	685b      	ldr	r3, [r3, #4]
 80056a0:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	430a      	orrs	r2, r1
 80056ae:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056b4:	f003 0310 	and.w	r3, r3, #16
 80056b8:	2b00      	cmp	r3, #0
 80056ba:	d00a      	beq.n	80056d2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	689b      	ldr	r3, [r3, #8]
 80056c2:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	430a      	orrs	r2, r1
 80056d0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056d6:	f003 0320 	and.w	r3, r3, #32
 80056da:	2b00      	cmp	r3, #0
 80056dc:	d00a      	beq.n	80056f4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	689b      	ldr	r3, [r3, #8]
 80056e4:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	430a      	orrs	r2, r1
 80056f2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056f8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80056fc:	2b00      	cmp	r3, #0
 80056fe:	d01a      	beq.n	8005736 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	685b      	ldr	r3, [r3, #4]
 8005706:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	430a      	orrs	r2, r1
 8005714:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800571a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800571e:	d10a      	bne.n	8005736 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	685b      	ldr	r3, [r3, #4]
 8005726:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	430a      	orrs	r2, r1
 8005734:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800573a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800573e:	2b00      	cmp	r3, #0
 8005740:	d00a      	beq.n	8005758 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	685b      	ldr	r3, [r3, #4]
 8005748:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	430a      	orrs	r2, r1
 8005756:	605a      	str	r2, [r3, #4]
  }
}
 8005758:	bf00      	nop
 800575a:	370c      	adds	r7, #12
 800575c:	46bd      	mov	sp, r7
 800575e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005762:	4770      	bx	lr

08005764 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005764:	b580      	push	{r7, lr}
 8005766:	b086      	sub	sp, #24
 8005768:	af02      	add	r7, sp, #8
 800576a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	2200      	movs	r2, #0
 8005770:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005774:	f7fc fc2e 	bl	8001fd4 <HAL_GetTick>
 8005778:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	f003 0308 	and.w	r3, r3, #8
 8005784:	2b08      	cmp	r3, #8
 8005786:	d10e      	bne.n	80057a6 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005788:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800578c:	9300      	str	r3, [sp, #0]
 800578e:	68fb      	ldr	r3, [r7, #12]
 8005790:	2200      	movs	r2, #0
 8005792:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8005796:	6878      	ldr	r0, [r7, #4]
 8005798:	f000 f82d 	bl	80057f6 <UART_WaitOnFlagUntilTimeout>
 800579c:	4603      	mov	r3, r0
 800579e:	2b00      	cmp	r3, #0
 80057a0:	d001      	beq.n	80057a6 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80057a2:	2303      	movs	r3, #3
 80057a4:	e023      	b.n	80057ee <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	f003 0304 	and.w	r3, r3, #4
 80057b0:	2b04      	cmp	r3, #4
 80057b2:	d10e      	bne.n	80057d2 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80057b4:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80057b8:	9300      	str	r3, [sp, #0]
 80057ba:	68fb      	ldr	r3, [r7, #12]
 80057bc:	2200      	movs	r2, #0
 80057be:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80057c2:	6878      	ldr	r0, [r7, #4]
 80057c4:	f000 f817 	bl	80057f6 <UART_WaitOnFlagUntilTimeout>
 80057c8:	4603      	mov	r3, r0
 80057ca:	2b00      	cmp	r3, #0
 80057cc:	d001      	beq.n	80057d2 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80057ce:	2303      	movs	r3, #3
 80057d0:	e00d      	b.n	80057ee <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	2220      	movs	r2, #32
 80057d6:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	2220      	movs	r2, #32
 80057dc:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	2200      	movs	r2, #0
 80057e2:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	2200      	movs	r2, #0
 80057e8:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 80057ec:	2300      	movs	r3, #0
}
 80057ee:	4618      	mov	r0, r3
 80057f0:	3710      	adds	r7, #16
 80057f2:	46bd      	mov	sp, r7
 80057f4:	bd80      	pop	{r7, pc}

080057f6 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80057f6:	b580      	push	{r7, lr}
 80057f8:	b084      	sub	sp, #16
 80057fa:	af00      	add	r7, sp, #0
 80057fc:	60f8      	str	r0, [r7, #12]
 80057fe:	60b9      	str	r1, [r7, #8]
 8005800:	603b      	str	r3, [r7, #0]
 8005802:	4613      	mov	r3, r2
 8005804:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005806:	e05e      	b.n	80058c6 <UART_WaitOnFlagUntilTimeout+0xd0>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005808:	69bb      	ldr	r3, [r7, #24]
 800580a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800580e:	d05a      	beq.n	80058c6 <UART_WaitOnFlagUntilTimeout+0xd0>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005810:	f7fc fbe0 	bl	8001fd4 <HAL_GetTick>
 8005814:	4602      	mov	r2, r0
 8005816:	683b      	ldr	r3, [r7, #0]
 8005818:	1ad3      	subs	r3, r2, r3
 800581a:	69ba      	ldr	r2, [r7, #24]
 800581c:	429a      	cmp	r2, r3
 800581e:	d302      	bcc.n	8005826 <UART_WaitOnFlagUntilTimeout+0x30>
 8005820:	69bb      	ldr	r3, [r7, #24]
 8005822:	2b00      	cmp	r3, #0
 8005824:	d11b      	bne.n	800585e <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005826:	68fb      	ldr	r3, [r7, #12]
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	681a      	ldr	r2, [r3, #0]
 800582c:	68fb      	ldr	r3, [r7, #12]
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8005834:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005836:	68fb      	ldr	r3, [r7, #12]
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	689a      	ldr	r2, [r3, #8]
 800583c:	68fb      	ldr	r3, [r7, #12]
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	f022 0201 	bic.w	r2, r2, #1
 8005844:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8005846:	68fb      	ldr	r3, [r7, #12]
 8005848:	2220      	movs	r2, #32
 800584a:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 800584c:	68fb      	ldr	r3, [r7, #12]
 800584e:	2220      	movs	r2, #32
 8005850:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8005852:	68fb      	ldr	r3, [r7, #12]
 8005854:	2200      	movs	r2, #0
 8005856:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 800585a:	2303      	movs	r3, #3
 800585c:	e043      	b.n	80058e6 <UART_WaitOnFlagUntilTimeout+0xf0>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800585e:	68fb      	ldr	r3, [r7, #12]
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	f003 0304 	and.w	r3, r3, #4
 8005868:	2b00      	cmp	r3, #0
 800586a:	d02c      	beq.n	80058c6 <UART_WaitOnFlagUntilTimeout+0xd0>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800586c:	68fb      	ldr	r3, [r7, #12]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	69db      	ldr	r3, [r3, #28]
 8005872:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005876:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800587a:	d124      	bne.n	80058c6 <UART_WaitOnFlagUntilTimeout+0xd0>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800587c:	68fb      	ldr	r3, [r7, #12]
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005884:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005886:	68fb      	ldr	r3, [r7, #12]
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	681a      	ldr	r2, [r3, #0]
 800588c:	68fb      	ldr	r3, [r7, #12]
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8005894:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005896:	68fb      	ldr	r3, [r7, #12]
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	689a      	ldr	r2, [r3, #8]
 800589c:	68fb      	ldr	r3, [r7, #12]
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	f022 0201 	bic.w	r2, r2, #1
 80058a4:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 80058a6:	68fb      	ldr	r3, [r7, #12]
 80058a8:	2220      	movs	r2, #32
 80058aa:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 80058ac:	68fb      	ldr	r3, [r7, #12]
 80058ae:	2220      	movs	r2, #32
 80058b0:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80058b2:	68fb      	ldr	r3, [r7, #12]
 80058b4:	2220      	movs	r2, #32
 80058b6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80058ba:	68fb      	ldr	r3, [r7, #12]
 80058bc:	2200      	movs	r2, #0
 80058be:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 80058c2:	2303      	movs	r3, #3
 80058c4:	e00f      	b.n	80058e6 <UART_WaitOnFlagUntilTimeout+0xf0>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80058c6:	68fb      	ldr	r3, [r7, #12]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	69da      	ldr	r2, [r3, #28]
 80058cc:	68bb      	ldr	r3, [r7, #8]
 80058ce:	4013      	ands	r3, r2
 80058d0:	68ba      	ldr	r2, [r7, #8]
 80058d2:	429a      	cmp	r2, r3
 80058d4:	bf0c      	ite	eq
 80058d6:	2301      	moveq	r3, #1
 80058d8:	2300      	movne	r3, #0
 80058da:	b2db      	uxtb	r3, r3
 80058dc:	461a      	mov	r2, r3
 80058de:	79fb      	ldrb	r3, [r7, #7]
 80058e0:	429a      	cmp	r2, r3
 80058e2:	d091      	beq.n	8005808 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80058e4:	2300      	movs	r3, #0
}
 80058e6:	4618      	mov	r0, r3
 80058e8:	3710      	adds	r7, #16
 80058ea:	46bd      	mov	sp, r7
 80058ec:	bd80      	pop	{r7, pc}
	...

080058f0 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80058f0:	b480      	push	{r7}
 80058f2:	b085      	sub	sp, #20
 80058f4:	af00      	add	r7, sp, #0
 80058f6:	60f8      	str	r0, [r7, #12]
 80058f8:	60b9      	str	r1, [r7, #8]
 80058fa:	4613      	mov	r3, r2
 80058fc:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 80058fe:	68fb      	ldr	r3, [r7, #12]
 8005900:	68ba      	ldr	r2, [r7, #8]
 8005902:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 8005904:	68fb      	ldr	r3, [r7, #12]
 8005906:	88fa      	ldrh	r2, [r7, #6]
 8005908:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
  huart->RxXferCount = Size;
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	88fa      	ldrh	r2, [r7, #6]
 8005910:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->RxISR       = NULL;
 8005914:	68fb      	ldr	r3, [r7, #12]
 8005916:	2200      	movs	r2, #0
 8005918:	665a      	str	r2, [r3, #100]	; 0x64

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800591a:	68fb      	ldr	r3, [r7, #12]
 800591c:	689b      	ldr	r3, [r3, #8]
 800591e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005922:	d10e      	bne.n	8005942 <UART_Start_Receive_IT+0x52>
 8005924:	68fb      	ldr	r3, [r7, #12]
 8005926:	691b      	ldr	r3, [r3, #16]
 8005928:	2b00      	cmp	r3, #0
 800592a:	d105      	bne.n	8005938 <UART_Start_Receive_IT+0x48>
 800592c:	68fb      	ldr	r3, [r7, #12]
 800592e:	f240 12ff 	movw	r2, #511	; 0x1ff
 8005932:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8005936:	e02d      	b.n	8005994 <UART_Start_Receive_IT+0xa4>
 8005938:	68fb      	ldr	r3, [r7, #12]
 800593a:	22ff      	movs	r2, #255	; 0xff
 800593c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8005940:	e028      	b.n	8005994 <UART_Start_Receive_IT+0xa4>
 8005942:	68fb      	ldr	r3, [r7, #12]
 8005944:	689b      	ldr	r3, [r3, #8]
 8005946:	2b00      	cmp	r3, #0
 8005948:	d10d      	bne.n	8005966 <UART_Start_Receive_IT+0x76>
 800594a:	68fb      	ldr	r3, [r7, #12]
 800594c:	691b      	ldr	r3, [r3, #16]
 800594e:	2b00      	cmp	r3, #0
 8005950:	d104      	bne.n	800595c <UART_Start_Receive_IT+0x6c>
 8005952:	68fb      	ldr	r3, [r7, #12]
 8005954:	22ff      	movs	r2, #255	; 0xff
 8005956:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800595a:	e01b      	b.n	8005994 <UART_Start_Receive_IT+0xa4>
 800595c:	68fb      	ldr	r3, [r7, #12]
 800595e:	227f      	movs	r2, #127	; 0x7f
 8005960:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8005964:	e016      	b.n	8005994 <UART_Start_Receive_IT+0xa4>
 8005966:	68fb      	ldr	r3, [r7, #12]
 8005968:	689b      	ldr	r3, [r3, #8]
 800596a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800596e:	d10d      	bne.n	800598c <UART_Start_Receive_IT+0x9c>
 8005970:	68fb      	ldr	r3, [r7, #12]
 8005972:	691b      	ldr	r3, [r3, #16]
 8005974:	2b00      	cmp	r3, #0
 8005976:	d104      	bne.n	8005982 <UART_Start_Receive_IT+0x92>
 8005978:	68fb      	ldr	r3, [r7, #12]
 800597a:	227f      	movs	r2, #127	; 0x7f
 800597c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8005980:	e008      	b.n	8005994 <UART_Start_Receive_IT+0xa4>
 8005982:	68fb      	ldr	r3, [r7, #12]
 8005984:	223f      	movs	r2, #63	; 0x3f
 8005986:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800598a:	e003      	b.n	8005994 <UART_Start_Receive_IT+0xa4>
 800598c:	68fb      	ldr	r3, [r7, #12]
 800598e:	2200      	movs	r2, #0
 8005990:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005994:	68fb      	ldr	r3, [r7, #12]
 8005996:	2200      	movs	r2, #0
 8005998:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800599c:	68fb      	ldr	r3, [r7, #12]
 800599e:	2222      	movs	r2, #34	; 0x22
 80059a0:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80059a2:	68fb      	ldr	r3, [r7, #12]
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	689a      	ldr	r2, [r3, #8]
 80059a8:	68fb      	ldr	r3, [r7, #12]
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	f042 0201 	orr.w	r2, r2, #1
 80059b0:	609a      	str	r2, [r3, #8]

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80059b2:	68fb      	ldr	r3, [r7, #12]
 80059b4:	689b      	ldr	r3, [r3, #8]
 80059b6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80059ba:	d107      	bne.n	80059cc <UART_Start_Receive_IT+0xdc>
 80059bc:	68fb      	ldr	r3, [r7, #12]
 80059be:	691b      	ldr	r3, [r3, #16]
 80059c0:	2b00      	cmp	r3, #0
 80059c2:	d103      	bne.n	80059cc <UART_Start_Receive_IT+0xdc>
  {
    huart->RxISR = UART_RxISR_16BIT;
 80059c4:	68fb      	ldr	r3, [r7, #12]
 80059c6:	4a0c      	ldr	r2, [pc, #48]	; (80059f8 <UART_Start_Receive_IT+0x108>)
 80059c8:	665a      	str	r2, [r3, #100]	; 0x64
 80059ca:	e002      	b.n	80059d2 <UART_Start_Receive_IT+0xe2>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 80059cc:	68fb      	ldr	r3, [r7, #12]
 80059ce:	4a0b      	ldr	r2, [pc, #44]	; (80059fc <UART_Start_Receive_IT+0x10c>)
 80059d0:	665a      	str	r2, [r3, #100]	; 0x64
  }

  __HAL_UNLOCK(huart);
 80059d2:	68fb      	ldr	r3, [r7, #12]
 80059d4:	2200      	movs	r2, #0
 80059d6:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 80059da:	68fb      	ldr	r3, [r7, #12]
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	681a      	ldr	r2, [r3, #0]
 80059e0:	68fb      	ldr	r3, [r7, #12]
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	f442 7290 	orr.w	r2, r2, #288	; 0x120
 80059e8:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 80059ea:	2300      	movs	r3, #0
}
 80059ec:	4618      	mov	r0, r3
 80059ee:	3714      	adds	r7, #20
 80059f0:	46bd      	mov	sp, r7
 80059f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059f6:	4770      	bx	lr
 80059f8:	08005b91 	.word	0x08005b91
 80059fc:	08005abd 	.word	0x08005abd

08005a00 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005a00:	b480      	push	{r7}
 8005a02:	b083      	sub	sp, #12
 8005a04:	af00      	add	r7, sp, #0
 8005a06:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	681a      	ldr	r2, [r3, #0]
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8005a16:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	689a      	ldr	r2, [r3, #8]
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	f022 0201 	bic.w	r2, r2, #1
 8005a26:	609a      	str	r2, [r3, #8]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005a2c:	2b01      	cmp	r3, #1
 8005a2e:	d107      	bne.n	8005a40 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	681a      	ldr	r2, [r3, #0]
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	f022 0210 	bic.w	r2, r2, #16
 8005a3e:	601a      	str	r2, [r3, #0]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	2220      	movs	r2, #32
 8005a44:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	2200      	movs	r2, #0
 8005a4a:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	2200      	movs	r2, #0
 8005a50:	665a      	str	r2, [r3, #100]	; 0x64
}
 8005a52:	bf00      	nop
 8005a54:	370c      	adds	r7, #12
 8005a56:	46bd      	mov	sp, r7
 8005a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a5c:	4770      	bx	lr

08005a5e <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005a5e:	b580      	push	{r7, lr}
 8005a60:	b084      	sub	sp, #16
 8005a62:	af00      	add	r7, sp, #0
 8005a64:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a6a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8005a6c:	68fb      	ldr	r3, [r7, #12]
 8005a6e:	2200      	movs	r2, #0
 8005a70:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8005a74:	68fb      	ldr	r3, [r7, #12]
 8005a76:	2200      	movs	r2, #0
 8005a78:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005a7c:	68f8      	ldr	r0, [r7, #12]
 8005a7e:	f7ff fc83 	bl	8005388 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005a82:	bf00      	nop
 8005a84:	3710      	adds	r7, #16
 8005a86:	46bd      	mov	sp, r7
 8005a88:	bd80      	pop	{r7, pc}

08005a8a <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005a8a:	b580      	push	{r7, lr}
 8005a8c:	b082      	sub	sp, #8
 8005a8e:	af00      	add	r7, sp, #0
 8005a90:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	681a      	ldr	r2, [r3, #0]
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005aa0:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	2220      	movs	r2, #32
 8005aa6:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	2200      	movs	r2, #0
 8005aac:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005aae:	6878      	ldr	r0, [r7, #4]
 8005ab0:	f7ff fc60 	bl	8005374 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005ab4:	bf00      	nop
 8005ab6:	3708      	adds	r7, #8
 8005ab8:	46bd      	mov	sp, r7
 8005aba:	bd80      	pop	{r7, pc}

08005abc <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8005abc:	b580      	push	{r7, lr}
 8005abe:	b084      	sub	sp, #16
 8005ac0:	af00      	add	r7, sp, #0
 8005ac2:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8005aca:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005ad0:	2b22      	cmp	r3, #34	; 0x22
 8005ad2:	d151      	bne.n	8005b78 <UART_RxISR_8BIT+0xbc>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8005ada:	81bb      	strh	r3, [r7, #12]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8005adc:	89bb      	ldrh	r3, [r7, #12]
 8005ade:	b2d9      	uxtb	r1, r3
 8005ae0:	89fb      	ldrh	r3, [r7, #14]
 8005ae2:	b2da      	uxtb	r2, r3
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005ae8:	400a      	ands	r2, r1
 8005aea:	b2d2      	uxtb	r2, r2
 8005aec:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005af2:	1c5a      	adds	r2, r3, #1
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8005afe:	b29b      	uxth	r3, r3
 8005b00:	3b01      	subs	r3, #1
 8005b02:	b29a      	uxth	r2, r3
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8005b10:	b29b      	uxth	r3, r3
 8005b12:	2b00      	cmp	r3, #0
 8005b14:	d138      	bne.n	8005b88 <UART_RxISR_8BIT+0xcc>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	681a      	ldr	r2, [r3, #0]
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8005b24:	601a      	str	r2, [r3, #0]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	689a      	ldr	r2, [r3, #8]
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	f022 0201 	bic.w	r2, r2, #1
 8005b34:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	2220      	movs	r2, #32
 8005b3a:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	2200      	movs	r2, #0
 8005b40:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005b46:	2b01      	cmp	r3, #1
 8005b48:	d10f      	bne.n	8005b6a <UART_RxISR_8BIT+0xae>
      {
        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	681a      	ldr	r2, [r3, #0]
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	f022 0210 	bic.w	r2, r2, #16
 8005b58:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8005b60:	4619      	mov	r1, r3
 8005b62:	6878      	ldr	r0, [r7, #4]
 8005b64:	f7ff fc1a 	bl	800539c <HAL_UARTEx_RxEventCallback>
 8005b68:	e002      	b.n	8005b70 <UART_RxISR_8BIT+0xb4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8005b6a:	6878      	ldr	r0, [r7, #4]
 8005b6c:	f7fb fb2c 	bl	80011c8 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	2200      	movs	r2, #0
 8005b74:	661a      	str	r2, [r3, #96]	; 0x60
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8005b76:	e007      	b.n	8005b88 <UART_RxISR_8BIT+0xcc>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	699a      	ldr	r2, [r3, #24]
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	681b      	ldr	r3, [r3, #0]
 8005b82:	f042 0208 	orr.w	r2, r2, #8
 8005b86:	619a      	str	r2, [r3, #24]
}
 8005b88:	bf00      	nop
 8005b8a:	3710      	adds	r7, #16
 8005b8c:	46bd      	mov	sp, r7
 8005b8e:	bd80      	pop	{r7, pc}

08005b90 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8005b90:	b580      	push	{r7, lr}
 8005b92:	b084      	sub	sp, #16
 8005b94:	af00      	add	r7, sp, #0
 8005b96:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8005b9e:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005ba4:	2b22      	cmp	r3, #34	; 0x22
 8005ba6:	d151      	bne.n	8005c4c <UART_RxISR_16BIT+0xbc>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8005bae:	81bb      	strh	r3, [r7, #12]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005bb4:	60bb      	str	r3, [r7, #8]
    *tmp = (uint16_t)(uhdata & uhMask);
 8005bb6:	89ba      	ldrh	r2, [r7, #12]
 8005bb8:	89fb      	ldrh	r3, [r7, #14]
 8005bba:	4013      	ands	r3, r2
 8005bbc:	b29a      	uxth	r2, r3
 8005bbe:	68bb      	ldr	r3, [r7, #8]
 8005bc0:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005bc6:	1c9a      	adds	r2, r3, #2
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8005bd2:	b29b      	uxth	r3, r3
 8005bd4:	3b01      	subs	r3, #1
 8005bd6:	b29a      	uxth	r2, r3
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8005be4:	b29b      	uxth	r3, r3
 8005be6:	2b00      	cmp	r3, #0
 8005be8:	d138      	bne.n	8005c5c <UART_RxISR_16BIT+0xcc>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	681a      	ldr	r2, [r3, #0]
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8005bf8:	601a      	str	r2, [r3, #0]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	689a      	ldr	r2, [r3, #8]
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	f022 0201 	bic.w	r2, r2, #1
 8005c08:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	2220      	movs	r2, #32
 8005c0e:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	2200      	movs	r2, #0
 8005c14:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005c1a:	2b01      	cmp	r3, #1
 8005c1c:	d10f      	bne.n	8005c3e <UART_RxISR_16BIT+0xae>
      {
        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	681a      	ldr	r2, [r3, #0]
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	f022 0210 	bic.w	r2, r2, #16
 8005c2c:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8005c34:	4619      	mov	r1, r3
 8005c36:	6878      	ldr	r0, [r7, #4]
 8005c38:	f7ff fbb0 	bl	800539c <HAL_UARTEx_RxEventCallback>
 8005c3c:	e002      	b.n	8005c44 <UART_RxISR_16BIT+0xb4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8005c3e:	6878      	ldr	r0, [r7, #4]
 8005c40:	f7fb fac2 	bl	80011c8 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	2200      	movs	r2, #0
 8005c48:	661a      	str	r2, [r3, #96]	; 0x60
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8005c4a:	e007      	b.n	8005c5c <UART_RxISR_16BIT+0xcc>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	699a      	ldr	r2, [r3, #24]
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	f042 0208 	orr.w	r2, r2, #8
 8005c5a:	619a      	str	r2, [r3, #24]
}
 8005c5c:	bf00      	nop
 8005c5e:	3710      	adds	r7, #16
 8005c60:	46bd      	mov	sp, r7
 8005c62:	bd80      	pop	{r7, pc}

08005c64 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8005c64:	b480      	push	{r7}
 8005c66:	b083      	sub	sp, #12
 8005c68:	af00      	add	r7, sp, #0
 8005c6a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8005c6c:	bf00      	nop
 8005c6e:	370c      	adds	r7, #12
 8005c70:	46bd      	mov	sp, r7
 8005c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c76:	4770      	bx	lr

08005c78 <_ZdlPvj>:
 8005c78:	f000 b811 	b.w	8005c9e <_ZdlPv>

08005c7c <_Znwj>:
 8005c7c:	2801      	cmp	r0, #1
 8005c7e:	bf38      	it	cc
 8005c80:	2001      	movcc	r0, #1
 8005c82:	b510      	push	{r4, lr}
 8005c84:	4604      	mov	r4, r0
 8005c86:	4620      	mov	r0, r4
 8005c88:	f000 f846 	bl	8005d18 <malloc>
 8005c8c:	b930      	cbnz	r0, 8005c9c <_Znwj+0x20>
 8005c8e:	f000 f809 	bl	8005ca4 <_ZSt15get_new_handlerv>
 8005c92:	b908      	cbnz	r0, 8005c98 <_Znwj+0x1c>
 8005c94:	f000 f80e 	bl	8005cb4 <abort>
 8005c98:	4780      	blx	r0
 8005c9a:	e7f4      	b.n	8005c86 <_Znwj+0xa>
 8005c9c:	bd10      	pop	{r4, pc}

08005c9e <_ZdlPv>:
 8005c9e:	f000 b843 	b.w	8005d28 <free>
	...

08005ca4 <_ZSt15get_new_handlerv>:
 8005ca4:	4b02      	ldr	r3, [pc, #8]	; (8005cb0 <_ZSt15get_new_handlerv+0xc>)
 8005ca6:	6818      	ldr	r0, [r3, #0]
 8005ca8:	f3bf 8f5b 	dmb	ish
 8005cac:	4770      	bx	lr
 8005cae:	bf00      	nop
 8005cb0:	200001fc 	.word	0x200001fc

08005cb4 <abort>:
 8005cb4:	b508      	push	{r3, lr}
 8005cb6:	2006      	movs	r0, #6
 8005cb8:	f000 f928 	bl	8005f0c <raise>
 8005cbc:	2001      	movs	r0, #1
 8005cbe:	f7fc f8b3 	bl	8001e28 <_exit>
	...

08005cc4 <__errno>:
 8005cc4:	4b01      	ldr	r3, [pc, #4]	; (8005ccc <__errno+0x8>)
 8005cc6:	6818      	ldr	r0, [r3, #0]
 8005cc8:	4770      	bx	lr
 8005cca:	bf00      	nop
 8005ccc:	20000010 	.word	0x20000010

08005cd0 <__libc_init_array>:
 8005cd0:	b570      	push	{r4, r5, r6, lr}
 8005cd2:	4d0d      	ldr	r5, [pc, #52]	; (8005d08 <__libc_init_array+0x38>)
 8005cd4:	4c0d      	ldr	r4, [pc, #52]	; (8005d0c <__libc_init_array+0x3c>)
 8005cd6:	1b64      	subs	r4, r4, r5
 8005cd8:	10a4      	asrs	r4, r4, #2
 8005cda:	2600      	movs	r6, #0
 8005cdc:	42a6      	cmp	r6, r4
 8005cde:	d109      	bne.n	8005cf4 <__libc_init_array+0x24>
 8005ce0:	4d0b      	ldr	r5, [pc, #44]	; (8005d10 <__libc_init_array+0x40>)
 8005ce2:	4c0c      	ldr	r4, [pc, #48]	; (8005d14 <__libc_init_array+0x44>)
 8005ce4:	f000 f93c 	bl	8005f60 <_init>
 8005ce8:	1b64      	subs	r4, r4, r5
 8005cea:	10a4      	asrs	r4, r4, #2
 8005cec:	2600      	movs	r6, #0
 8005cee:	42a6      	cmp	r6, r4
 8005cf0:	d105      	bne.n	8005cfe <__libc_init_array+0x2e>
 8005cf2:	bd70      	pop	{r4, r5, r6, pc}
 8005cf4:	f855 3b04 	ldr.w	r3, [r5], #4
 8005cf8:	4798      	blx	r3
 8005cfa:	3601      	adds	r6, #1
 8005cfc:	e7ee      	b.n	8005cdc <__libc_init_array+0xc>
 8005cfe:	f855 3b04 	ldr.w	r3, [r5], #4
 8005d02:	4798      	blx	r3
 8005d04:	3601      	adds	r6, #1
 8005d06:	e7f2      	b.n	8005cee <__libc_init_array+0x1e>
 8005d08:	08005fb0 	.word	0x08005fb0
 8005d0c:	08005fb0 	.word	0x08005fb0
 8005d10:	08005fb0 	.word	0x08005fb0
 8005d14:	08005fb8 	.word	0x08005fb8

08005d18 <malloc>:
 8005d18:	4b02      	ldr	r3, [pc, #8]	; (8005d24 <malloc+0xc>)
 8005d1a:	4601      	mov	r1, r0
 8005d1c:	6818      	ldr	r0, [r3, #0]
 8005d1e:	f000 b863 	b.w	8005de8 <_malloc_r>
 8005d22:	bf00      	nop
 8005d24:	20000010 	.word	0x20000010

08005d28 <free>:
 8005d28:	4b02      	ldr	r3, [pc, #8]	; (8005d34 <free+0xc>)
 8005d2a:	4601      	mov	r1, r0
 8005d2c:	6818      	ldr	r0, [r3, #0]
 8005d2e:	f000 b80b 	b.w	8005d48 <_free_r>
 8005d32:	bf00      	nop
 8005d34:	20000010 	.word	0x20000010

08005d38 <memset>:
 8005d38:	4402      	add	r2, r0
 8005d3a:	4603      	mov	r3, r0
 8005d3c:	4293      	cmp	r3, r2
 8005d3e:	d100      	bne.n	8005d42 <memset+0xa>
 8005d40:	4770      	bx	lr
 8005d42:	f803 1b01 	strb.w	r1, [r3], #1
 8005d46:	e7f9      	b.n	8005d3c <memset+0x4>

08005d48 <_free_r>:
 8005d48:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8005d4a:	2900      	cmp	r1, #0
 8005d4c:	d048      	beq.n	8005de0 <_free_r+0x98>
 8005d4e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005d52:	9001      	str	r0, [sp, #4]
 8005d54:	2b00      	cmp	r3, #0
 8005d56:	f1a1 0404 	sub.w	r4, r1, #4
 8005d5a:	bfb8      	it	lt
 8005d5c:	18e4      	addlt	r4, r4, r3
 8005d5e:	f000 f8f1 	bl	8005f44 <__malloc_lock>
 8005d62:	4a20      	ldr	r2, [pc, #128]	; (8005de4 <_free_r+0x9c>)
 8005d64:	9801      	ldr	r0, [sp, #4]
 8005d66:	6813      	ldr	r3, [r2, #0]
 8005d68:	4615      	mov	r5, r2
 8005d6a:	b933      	cbnz	r3, 8005d7a <_free_r+0x32>
 8005d6c:	6063      	str	r3, [r4, #4]
 8005d6e:	6014      	str	r4, [r2, #0]
 8005d70:	b003      	add	sp, #12
 8005d72:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005d76:	f000 b8eb 	b.w	8005f50 <__malloc_unlock>
 8005d7a:	42a3      	cmp	r3, r4
 8005d7c:	d90b      	bls.n	8005d96 <_free_r+0x4e>
 8005d7e:	6821      	ldr	r1, [r4, #0]
 8005d80:	1862      	adds	r2, r4, r1
 8005d82:	4293      	cmp	r3, r2
 8005d84:	bf04      	itt	eq
 8005d86:	681a      	ldreq	r2, [r3, #0]
 8005d88:	685b      	ldreq	r3, [r3, #4]
 8005d8a:	6063      	str	r3, [r4, #4]
 8005d8c:	bf04      	itt	eq
 8005d8e:	1852      	addeq	r2, r2, r1
 8005d90:	6022      	streq	r2, [r4, #0]
 8005d92:	602c      	str	r4, [r5, #0]
 8005d94:	e7ec      	b.n	8005d70 <_free_r+0x28>
 8005d96:	461a      	mov	r2, r3
 8005d98:	685b      	ldr	r3, [r3, #4]
 8005d9a:	b10b      	cbz	r3, 8005da0 <_free_r+0x58>
 8005d9c:	42a3      	cmp	r3, r4
 8005d9e:	d9fa      	bls.n	8005d96 <_free_r+0x4e>
 8005da0:	6811      	ldr	r1, [r2, #0]
 8005da2:	1855      	adds	r5, r2, r1
 8005da4:	42a5      	cmp	r5, r4
 8005da6:	d10b      	bne.n	8005dc0 <_free_r+0x78>
 8005da8:	6824      	ldr	r4, [r4, #0]
 8005daa:	4421      	add	r1, r4
 8005dac:	1854      	adds	r4, r2, r1
 8005dae:	42a3      	cmp	r3, r4
 8005db0:	6011      	str	r1, [r2, #0]
 8005db2:	d1dd      	bne.n	8005d70 <_free_r+0x28>
 8005db4:	681c      	ldr	r4, [r3, #0]
 8005db6:	685b      	ldr	r3, [r3, #4]
 8005db8:	6053      	str	r3, [r2, #4]
 8005dba:	4421      	add	r1, r4
 8005dbc:	6011      	str	r1, [r2, #0]
 8005dbe:	e7d7      	b.n	8005d70 <_free_r+0x28>
 8005dc0:	d902      	bls.n	8005dc8 <_free_r+0x80>
 8005dc2:	230c      	movs	r3, #12
 8005dc4:	6003      	str	r3, [r0, #0]
 8005dc6:	e7d3      	b.n	8005d70 <_free_r+0x28>
 8005dc8:	6825      	ldr	r5, [r4, #0]
 8005dca:	1961      	adds	r1, r4, r5
 8005dcc:	428b      	cmp	r3, r1
 8005dce:	bf04      	itt	eq
 8005dd0:	6819      	ldreq	r1, [r3, #0]
 8005dd2:	685b      	ldreq	r3, [r3, #4]
 8005dd4:	6063      	str	r3, [r4, #4]
 8005dd6:	bf04      	itt	eq
 8005dd8:	1949      	addeq	r1, r1, r5
 8005dda:	6021      	streq	r1, [r4, #0]
 8005ddc:	6054      	str	r4, [r2, #4]
 8005dde:	e7c7      	b.n	8005d70 <_free_r+0x28>
 8005de0:	b003      	add	sp, #12
 8005de2:	bd30      	pop	{r4, r5, pc}
 8005de4:	20000200 	.word	0x20000200

08005de8 <_malloc_r>:
 8005de8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005dea:	1ccd      	adds	r5, r1, #3
 8005dec:	f025 0503 	bic.w	r5, r5, #3
 8005df0:	3508      	adds	r5, #8
 8005df2:	2d0c      	cmp	r5, #12
 8005df4:	bf38      	it	cc
 8005df6:	250c      	movcc	r5, #12
 8005df8:	2d00      	cmp	r5, #0
 8005dfa:	4606      	mov	r6, r0
 8005dfc:	db01      	blt.n	8005e02 <_malloc_r+0x1a>
 8005dfe:	42a9      	cmp	r1, r5
 8005e00:	d903      	bls.n	8005e0a <_malloc_r+0x22>
 8005e02:	230c      	movs	r3, #12
 8005e04:	6033      	str	r3, [r6, #0]
 8005e06:	2000      	movs	r0, #0
 8005e08:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005e0a:	f000 f89b 	bl	8005f44 <__malloc_lock>
 8005e0e:	4921      	ldr	r1, [pc, #132]	; (8005e94 <_malloc_r+0xac>)
 8005e10:	680a      	ldr	r2, [r1, #0]
 8005e12:	4614      	mov	r4, r2
 8005e14:	b99c      	cbnz	r4, 8005e3e <_malloc_r+0x56>
 8005e16:	4f20      	ldr	r7, [pc, #128]	; (8005e98 <_malloc_r+0xb0>)
 8005e18:	683b      	ldr	r3, [r7, #0]
 8005e1a:	b923      	cbnz	r3, 8005e26 <_malloc_r+0x3e>
 8005e1c:	4621      	mov	r1, r4
 8005e1e:	4630      	mov	r0, r6
 8005e20:	f000 f83c 	bl	8005e9c <_sbrk_r>
 8005e24:	6038      	str	r0, [r7, #0]
 8005e26:	4629      	mov	r1, r5
 8005e28:	4630      	mov	r0, r6
 8005e2a:	f000 f837 	bl	8005e9c <_sbrk_r>
 8005e2e:	1c43      	adds	r3, r0, #1
 8005e30:	d123      	bne.n	8005e7a <_malloc_r+0x92>
 8005e32:	230c      	movs	r3, #12
 8005e34:	6033      	str	r3, [r6, #0]
 8005e36:	4630      	mov	r0, r6
 8005e38:	f000 f88a 	bl	8005f50 <__malloc_unlock>
 8005e3c:	e7e3      	b.n	8005e06 <_malloc_r+0x1e>
 8005e3e:	6823      	ldr	r3, [r4, #0]
 8005e40:	1b5b      	subs	r3, r3, r5
 8005e42:	d417      	bmi.n	8005e74 <_malloc_r+0x8c>
 8005e44:	2b0b      	cmp	r3, #11
 8005e46:	d903      	bls.n	8005e50 <_malloc_r+0x68>
 8005e48:	6023      	str	r3, [r4, #0]
 8005e4a:	441c      	add	r4, r3
 8005e4c:	6025      	str	r5, [r4, #0]
 8005e4e:	e004      	b.n	8005e5a <_malloc_r+0x72>
 8005e50:	6863      	ldr	r3, [r4, #4]
 8005e52:	42a2      	cmp	r2, r4
 8005e54:	bf0c      	ite	eq
 8005e56:	600b      	streq	r3, [r1, #0]
 8005e58:	6053      	strne	r3, [r2, #4]
 8005e5a:	4630      	mov	r0, r6
 8005e5c:	f000 f878 	bl	8005f50 <__malloc_unlock>
 8005e60:	f104 000b 	add.w	r0, r4, #11
 8005e64:	1d23      	adds	r3, r4, #4
 8005e66:	f020 0007 	bic.w	r0, r0, #7
 8005e6a:	1ac2      	subs	r2, r0, r3
 8005e6c:	d0cc      	beq.n	8005e08 <_malloc_r+0x20>
 8005e6e:	1a1b      	subs	r3, r3, r0
 8005e70:	50a3      	str	r3, [r4, r2]
 8005e72:	e7c9      	b.n	8005e08 <_malloc_r+0x20>
 8005e74:	4622      	mov	r2, r4
 8005e76:	6864      	ldr	r4, [r4, #4]
 8005e78:	e7cc      	b.n	8005e14 <_malloc_r+0x2c>
 8005e7a:	1cc4      	adds	r4, r0, #3
 8005e7c:	f024 0403 	bic.w	r4, r4, #3
 8005e80:	42a0      	cmp	r0, r4
 8005e82:	d0e3      	beq.n	8005e4c <_malloc_r+0x64>
 8005e84:	1a21      	subs	r1, r4, r0
 8005e86:	4630      	mov	r0, r6
 8005e88:	f000 f808 	bl	8005e9c <_sbrk_r>
 8005e8c:	3001      	adds	r0, #1
 8005e8e:	d1dd      	bne.n	8005e4c <_malloc_r+0x64>
 8005e90:	e7cf      	b.n	8005e32 <_malloc_r+0x4a>
 8005e92:	bf00      	nop
 8005e94:	20000200 	.word	0x20000200
 8005e98:	20000204 	.word	0x20000204

08005e9c <_sbrk_r>:
 8005e9c:	b538      	push	{r3, r4, r5, lr}
 8005e9e:	4d06      	ldr	r5, [pc, #24]	; (8005eb8 <_sbrk_r+0x1c>)
 8005ea0:	2300      	movs	r3, #0
 8005ea2:	4604      	mov	r4, r0
 8005ea4:	4608      	mov	r0, r1
 8005ea6:	602b      	str	r3, [r5, #0]
 8005ea8:	f7fb ffc8 	bl	8001e3c <_sbrk>
 8005eac:	1c43      	adds	r3, r0, #1
 8005eae:	d102      	bne.n	8005eb6 <_sbrk_r+0x1a>
 8005eb0:	682b      	ldr	r3, [r5, #0]
 8005eb2:	b103      	cbz	r3, 8005eb6 <_sbrk_r+0x1a>
 8005eb4:	6023      	str	r3, [r4, #0]
 8005eb6:	bd38      	pop	{r3, r4, r5, pc}
 8005eb8:	2000020c 	.word	0x2000020c

08005ebc <_raise_r>:
 8005ebc:	291f      	cmp	r1, #31
 8005ebe:	b538      	push	{r3, r4, r5, lr}
 8005ec0:	4604      	mov	r4, r0
 8005ec2:	460d      	mov	r5, r1
 8005ec4:	d904      	bls.n	8005ed0 <_raise_r+0x14>
 8005ec6:	2316      	movs	r3, #22
 8005ec8:	6003      	str	r3, [r0, #0]
 8005eca:	f04f 30ff 	mov.w	r0, #4294967295
 8005ece:	bd38      	pop	{r3, r4, r5, pc}
 8005ed0:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8005ed2:	b112      	cbz	r2, 8005eda <_raise_r+0x1e>
 8005ed4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8005ed8:	b94b      	cbnz	r3, 8005eee <_raise_r+0x32>
 8005eda:	4620      	mov	r0, r4
 8005edc:	f000 f830 	bl	8005f40 <_getpid_r>
 8005ee0:	462a      	mov	r2, r5
 8005ee2:	4601      	mov	r1, r0
 8005ee4:	4620      	mov	r0, r4
 8005ee6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005eea:	f000 b817 	b.w	8005f1c <_kill_r>
 8005eee:	2b01      	cmp	r3, #1
 8005ef0:	d00a      	beq.n	8005f08 <_raise_r+0x4c>
 8005ef2:	1c59      	adds	r1, r3, #1
 8005ef4:	d103      	bne.n	8005efe <_raise_r+0x42>
 8005ef6:	2316      	movs	r3, #22
 8005ef8:	6003      	str	r3, [r0, #0]
 8005efa:	2001      	movs	r0, #1
 8005efc:	e7e7      	b.n	8005ece <_raise_r+0x12>
 8005efe:	2400      	movs	r4, #0
 8005f00:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8005f04:	4628      	mov	r0, r5
 8005f06:	4798      	blx	r3
 8005f08:	2000      	movs	r0, #0
 8005f0a:	e7e0      	b.n	8005ece <_raise_r+0x12>

08005f0c <raise>:
 8005f0c:	4b02      	ldr	r3, [pc, #8]	; (8005f18 <raise+0xc>)
 8005f0e:	4601      	mov	r1, r0
 8005f10:	6818      	ldr	r0, [r3, #0]
 8005f12:	f7ff bfd3 	b.w	8005ebc <_raise_r>
 8005f16:	bf00      	nop
 8005f18:	20000010 	.word	0x20000010

08005f1c <_kill_r>:
 8005f1c:	b538      	push	{r3, r4, r5, lr}
 8005f1e:	4d07      	ldr	r5, [pc, #28]	; (8005f3c <_kill_r+0x20>)
 8005f20:	2300      	movs	r3, #0
 8005f22:	4604      	mov	r4, r0
 8005f24:	4608      	mov	r0, r1
 8005f26:	4611      	mov	r1, r2
 8005f28:	602b      	str	r3, [r5, #0]
 8005f2a:	f7fb ff6d 	bl	8001e08 <_kill>
 8005f2e:	1c43      	adds	r3, r0, #1
 8005f30:	d102      	bne.n	8005f38 <_kill_r+0x1c>
 8005f32:	682b      	ldr	r3, [r5, #0]
 8005f34:	b103      	cbz	r3, 8005f38 <_kill_r+0x1c>
 8005f36:	6023      	str	r3, [r4, #0]
 8005f38:	bd38      	pop	{r3, r4, r5, pc}
 8005f3a:	bf00      	nop
 8005f3c:	2000020c 	.word	0x2000020c

08005f40 <_getpid_r>:
 8005f40:	f7fb bf5a 	b.w	8001df8 <_getpid>

08005f44 <__malloc_lock>:
 8005f44:	4801      	ldr	r0, [pc, #4]	; (8005f4c <__malloc_lock+0x8>)
 8005f46:	f000 b809 	b.w	8005f5c <__retarget_lock_acquire_recursive>
 8005f4a:	bf00      	nop
 8005f4c:	20000214 	.word	0x20000214

08005f50 <__malloc_unlock>:
 8005f50:	4801      	ldr	r0, [pc, #4]	; (8005f58 <__malloc_unlock+0x8>)
 8005f52:	f000 b804 	b.w	8005f5e <__retarget_lock_release_recursive>
 8005f56:	bf00      	nop
 8005f58:	20000214 	.word	0x20000214

08005f5c <__retarget_lock_acquire_recursive>:
 8005f5c:	4770      	bx	lr

08005f5e <__retarget_lock_release_recursive>:
 8005f5e:	4770      	bx	lr

08005f60 <_init>:
 8005f60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005f62:	bf00      	nop
 8005f64:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005f66:	bc08      	pop	{r3}
 8005f68:	469e      	mov	lr, r3
 8005f6a:	4770      	bx	lr

08005f6c <_fini>:
 8005f6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005f6e:	bf00      	nop
 8005f70:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005f72:	bc08      	pop	{r3}
 8005f74:	469e      	mov	lr, r3
 8005f76:	4770      	bx	lr
