// Seed: 2079862855
module module_0 (
    input tri id_0,
    output supply0 id_1,
    input tri0 id_2,
    input tri id_3,
    input tri0 id_4,
    input wire id_5,
    output tri id_6,
    input tri id_7,
    input wire id_8
);
endmodule
module module_0 #(
    parameter id_5 = 32'd2
) (
    input tri0 id_0,
    input supply0 id_1,
    output uwire id_2,
    input supply0 id_3,
    input tri0 id_4,
    input wor _id_5,
    input wor id_6,
    input tri0 id_7,
    input supply1 id_8,
    output wor id_9,
    output tri id_10,
    input tri1 id_11,
    input wire id_12,
    output uwire id_13,
    input supply0 id_14,
    output supply1 id_15
);
  wire id_17;
  wire id_18;
  logic [7:0] id_19;
  wire id_20;
  ;
  assign module_1 = id_5;
  wire id_21;
  parameter id_22 = 1;
  assign id_15 = id_17 * -1;
  module_0 modCall_1 (
      id_0,
      id_15,
      id_7,
      id_8,
      id_0,
      id_8,
      id_15,
      id_12,
      id_14
  );
  assign modCall_1.id_0 = 0;
  assign id_19[id_5] = 1 === id_5 == id_5;
endmodule
