{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
<<<<<<< Updated upstream
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 25 16:02:19 2023 " "Info: Processing started: Sat Nov 25 16:02:19 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off tubesTopLevel -c tubesTopLevel --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off tubesTopLevel -c tubesTopLevel --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[0\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[0\]\" is a latch" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[0\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[0\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[0\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[0\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[0\] " "Warning: Node \"subtractor:blokSubtractor\|a\[0\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|kCount\[0\] " "Warning: Node \"subtractor:blokSubtractor\|kCount\[0\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|kCount\[2\] " "Warning: Node \"subtractor:blokSubtractor\|kCount\[2\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|kCount\[1\] " "Warning: Node \"subtractor:blokSubtractor\|kCount\[1\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|kCount\[3\] " "Warning: Node \"subtractor:blokSubtractor\|kCount\[3\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[31\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[31\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[30\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[30\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[13\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[13\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[32\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[32\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[30\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[30\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[13\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[13\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[29\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[29\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[12\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[12\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[29\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[29\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[28\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[28\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[27\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[27\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[13\] " "Warning: Node \"subtractor:blokSubtractor\|b\[13\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[7\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[7\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[6\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[6\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[2\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[2\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[3\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[3\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[12\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[12\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[28\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[28\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[27\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[27\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[26\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[26\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[7\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[7\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[6\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[6\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[10\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[10\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[11\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[11\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[9\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[9\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[8\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[8\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[2\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[2\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[1\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[1\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[3\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[3\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[29\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[29\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[26\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[26\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[25\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[25\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[12\] " "Warning: Node \"subtractor:blokSubtractor\|b\[12\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[10\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[10\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[11\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[11\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[9\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[9\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[8\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[8\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[1\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[1\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[4\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[4\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[5\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[5\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[28\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[28\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[27\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[27\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[25\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[25\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[26\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[26\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[11\] " "Warning: Node \"subtractor:blokSubtractor\|b\[11\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[7\] " "Warning: Node \"subtractor:blokSubtractor\|b\[7\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[6\] " "Warning: Node \"subtractor:blokSubtractor\|b\[6\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[2\] " "Warning: Node \"subtractor:blokSubtractor\|b\[2\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[4\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[4\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[5\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[5\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[3\] " "Warning: Node \"subtractor:blokSubtractor\|b\[3\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[26\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[26\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[24\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[24\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[26\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[26\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[10\] " "Warning: Node \"subtractor:blokSubtractor\|b\[10\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[9\] " "Warning: Node \"subtractor:blokSubtractor\|b\[9\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[8\] " "Warning: Node \"subtractor:blokSubtractor\|b\[8\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[1\] " "Warning: Node \"subtractor:blokSubtractor\|b\[1\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[25\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[25\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[24\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[24\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[23\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[23\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[22\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[22\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[25\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[25\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[5\] " "Warning: Node \"subtractor:blokSubtractor\|b\[5\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[4\] " "Warning: Node \"subtractor:blokSubtractor\|b\[4\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[23\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[23\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[22\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[22\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[21\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[21\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[25\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[25\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[14\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[14\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[15\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[15\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[16\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[16\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[24\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[24\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[20\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[20\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[19\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[19\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[0\] " "Warning: Node \"subtractor:blokSubtractor\|b\[0\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[24\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[24\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[21\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[21\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[20\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[20\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[26\] " "Warning: Node \"subtractor:blokSubtractor\|a\[26\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[14\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[14\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[15\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[15\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[16\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[16\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[22\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[22\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[21\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[21\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[23\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[23\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[24\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[24\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[20\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[20\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[19\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[19\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[0\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[0\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[23\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[23\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[22\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[22\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[20\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[20\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[19\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[19\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[25\] " "Warning: Node \"subtractor:blokSubtractor\|a\[25\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[17\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[17\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[18\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[18\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[22\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[22\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[21\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[21\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[23\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[23\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[13\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[13\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[12\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[12\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[10\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[10\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[11\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[11\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[0\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[0\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[21\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[21\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[19\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[19\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[18\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[18\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[24\] " "Warning: Node \"subtractor:blokSubtractor\|a\[24\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[17\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[17\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[18\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[18\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[15\] " "Warning: Node \"subtractor:blokSubtractor\|a\[15\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[13\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[13\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[8\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[8\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[9\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[9\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[19\] " "Warning: Node \"subtractor:blokSubtractor\|a\[19\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[7\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[7\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[6\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[6\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[3\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[3\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[12\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[12\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[10\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[10\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[11\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[11\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[4\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[4\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[20\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[20\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[18\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[18\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[17\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[17\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[30\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[30\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[23\] " "Warning: Node \"subtractor:blokSubtractor\|a\[23\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[14\] " "Warning: Node \"subtractor:blokSubtractor\|a\[14\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[16\] " "Warning: Node \"subtractor:blokSubtractor\|a\[16\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[21\] " "Warning: Node \"subtractor:blokSubtractor\|a\[21\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[20\] " "Warning: Node \"subtractor:blokSubtractor\|a\[20\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[8\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[8\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[9\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[9\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[7\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[7\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[6\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[6\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[3\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[3\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[5\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[5\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[4\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[4\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[19\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[19\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[17\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[17\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[16\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[16\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[29\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[29\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[28\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[28\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[27\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[27\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[30\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[30\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[22\] " "Warning: Node \"subtractor:blokSubtractor\|a\[22\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[13\] " "Warning: Node \"subtractor:blokSubtractor\|a\[13\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[17\] " "Warning: Node \"subtractor:blokSubtractor\|a\[17\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[18\] " "Warning: Node \"subtractor:blokSubtractor\|a\[18\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[5\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[5\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[11\] " "Warning: Node \"subtractor:blokSubtractor\|a\[11\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[2\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[2\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[18\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[18\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[16\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[16\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[15\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[15\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[29\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[29\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[28\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[28\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[27\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[27\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[26\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[26\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[12\] " "Warning: Node \"subtractor:blokSubtractor\|a\[12\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[9\] " "Warning: Node \"subtractor:blokSubtractor\|a\[9\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[20\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[20\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[7\] " "Warning: Node \"subtractor:blokSubtractor\|a\[7\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[3\] " "Warning: Node \"subtractor:blokSubtractor\|a\[3\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[10\] " "Warning: Node \"subtractor:blokSubtractor\|a\[10\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[2\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[2\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[17\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[17\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[15\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[15\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[14\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[14\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[26\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[26\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[25\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[25\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[22\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[22\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[21\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[21\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[8\] " "Warning: Node \"subtractor:blokSubtractor\|a\[8\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[20\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[20\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[6\] " "Warning: Node \"subtractor:blokSubtractor\|a\[6\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[5\] " "Warning: Node \"subtractor:blokSubtractor\|a\[5\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[1\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[1\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[4\] " "Warning: Node \"subtractor:blokSubtractor\|a\[4\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[16\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[16\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[14\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[14\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[29\] " "Warning: Node \"subtractor:blokSubtractor\|b\[29\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[28\] " "Warning: Node \"subtractor:blokSubtractor\|b\[28\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[27\] " "Warning: Node \"subtractor:blokSubtractor\|b\[27\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[25\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[25\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[24\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[24\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[23\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[23\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[22\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[22\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[21\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[21\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[2\] " "Warning: Node \"subtractor:blokSubtractor\|a\[2\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[1\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[1\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[15\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[15\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[13\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[13\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[12\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[12\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[26\] " "Warning: Node \"subtractor:blokSubtractor\|b\[26\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[24\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[24\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[23\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[23\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[17\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[17\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[18\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[18\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[16\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[16\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[20\] " "Warning: Node \"subtractor:blokSubtractor\|b\[20\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[19\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[19\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[1\] " "Warning: Node \"subtractor:blokSubtractor\|a\[1\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[14\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[14\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[13\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[13\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[12\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[12\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[11\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[11\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[25\] " "Warning: Node \"subtractor:blokSubtractor\|b\[25\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[15\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[15\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[17\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[17\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[18\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[18\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[16\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[16\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[22\] " "Warning: Node \"subtractor:blokSubtractor\|b\[22\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[21\] " "Warning: Node \"subtractor:blokSubtractor\|b\[21\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[19\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[19\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[11\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[11\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[10\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[10\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[29\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[29\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[28\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[28\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[24\] " "Warning: Node \"subtractor:blokSubtractor\|b\[24\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[23\] " "Warning: Node \"subtractor:blokSubtractor\|b\[23\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[15\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[15\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[14\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[14\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[19\] " "Warning: Node \"subtractor:blokSubtractor\|b\[19\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[13\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[13\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[12\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[12\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[10\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[10\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[9\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[9\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[30\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[30\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[29\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[29\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[28\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[28\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[14\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[14\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[17\] " "Warning: Node \"subtractor:blokSubtractor\|b\[17\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[18\] " "Warning: Node \"subtractor:blokSubtractor\|b\[18\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[16\] " "Warning: Node \"subtractor:blokSubtractor\|b\[16\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[11\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[11\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[9\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[9\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[8\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[8\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[30\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[30\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[27\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[27\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[15\] " "Warning: Node \"subtractor:blokSubtractor\|b\[15\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[10\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[10\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[8\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[8\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[7\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[7\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[29\] " "Warning: Node \"subtractor:blokSubtractor\|a\[29\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[27\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[27\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[14\] " "Warning: Node \"subtractor:blokSubtractor\|b\[14\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[9\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[9\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[7\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[7\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[6\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[6\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[28\] " "Warning: Node \"subtractor:blokSubtractor\|a\[28\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[8\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[8\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[6\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[6\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[5\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[5\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[27\] " "Warning: Node \"subtractor:blokSubtractor\|a\[27\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[7\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[7\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[5\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[5\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[4\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[4\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[6\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[6\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[4\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[4\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[3\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[3\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[5\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[5\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[3\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[3\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[2\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[2\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[4\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[4\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[2\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[2\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[1\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[1\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[3\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[3\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[1\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[1\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[0\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[0\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[2\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[2\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[0\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[0\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[1\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[1\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[0\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[0\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[1\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[1\]\" is a latch" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[2\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[2\]\" is a latch" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[3\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[3\]\" is a latch" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[4\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[4\]\" is a latch" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[5\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[5\]\" is a latch" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[6\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[6\]\" is a latch" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[7\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[7\]\" is a latch" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[8\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[8\]\" is a latch" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[9\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[9\]\" is a latch" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[10\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[10\]\" is a latch" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[11\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[11\]\" is a latch" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[12\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[12\]\" is a latch" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[13\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[13\]\" is a latch" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[14\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[14\]\" is a latch" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[15\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[15\]\" is a latch" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[16\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[16\]\" is a latch" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[17\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[17\]\" is a latch" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[18\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[18\]\" is a latch" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[19\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[19\]\" is a latch" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[20\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[20\]\" is a latch" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[21\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[21\]\" is a latch" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[22\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[22\]\" is a latch" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[23\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[23\]\" is a latch" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[24\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[24\]\" is a latch" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[25\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[25\]\" is a latch" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[26\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[26\]\" is a latch" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[27\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[27\]\" is a latch" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[28\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[28\]\" is a latch" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[29\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[29\]\" is a latch" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[30\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[30\]\" is a latch" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[31\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[31\]\" is a latch" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[31\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[31\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[32\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[32\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[31\] " "Warning: Node \"subtractor:blokSubtractor\|a\[31\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[31\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[31\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[32\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[32\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[31\] " "Warning: Node \"subtractor:blokSubtractor\|b\[31\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[0\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[0\]\" is a latch" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[1\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[1\]\" is a latch" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[2\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[2\]\" is a latch" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[3\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[3\]\" is a latch" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[4\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[4\]\" is a latch" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[5\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[5\]\" is a latch" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[6\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[6\]\" is a latch" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[7\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[7\]\" is a latch" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[8\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[8\]\" is a latch" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[9\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[9\]\" is a latch" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[10\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[10\]\" is a latch" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[11\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[11\]\" is a latch" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[12\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[12\]\" is a latch" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[13\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[13\]\" is a latch" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[14\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[14\]\" is a latch" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[15\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[15\]\" is a latch" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[16\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[16\]\" is a latch" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[17\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[17\]\" is a latch" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[18\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[18\]\" is a latch" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[19\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[19\]\" is a latch" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[20\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[20\]\" is a latch" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[21\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[21\]\" is a latch" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[22\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[22\]\" is a latch" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[23\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[23\]\" is a latch" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[24\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[24\]\" is a latch" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[25\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[25\]\" is a latch" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[26\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[26\]\" is a latch" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[27\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[27\]\" is a latch" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[28\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[28\]\" is a latch" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[29\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[29\]\" is a latch" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[30\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[30\]\" is a latch" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[31\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[31\]\" is a latch" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[0\]\$latch " "Warning: Node \"angka\[0\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[30\] " "Warning: Node \"angkaTemp\[30\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[1\]\$latch " "Warning: Node \"angka\[1\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[31\] " "Warning: Node \"angkaTemp\[31\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[2\]\$latch " "Warning: Node \"angka\[2\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[32\] " "Warning: Node \"angkaTemp\[32\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[3\]\$latch " "Warning: Node \"angka\[3\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[33\] " "Warning: Node \"angkaTemp\[33\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[4\]\$latch " "Warning: Node \"angka\[4\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[34\] " "Warning: Node \"angkaTemp\[34\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[5\]\$latch " "Warning: Node \"angka\[5\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[35\] " "Warning: Node \"angkaTemp\[35\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[6\]\$latch " "Warning: Node \"angka\[6\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[36\] " "Warning: Node \"angkaTemp\[36\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[7\]\$latch " "Warning: Node \"angka\[7\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[37\] " "Warning: Node \"angkaTemp\[37\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[8\]\$latch " "Warning: Node \"angka\[8\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[38\] " "Warning: Node \"angkaTemp\[38\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[9\]\$latch " "Warning: Node \"angka\[9\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[39\] " "Warning: Node \"angkaTemp\[39\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[10\]\$latch " "Warning: Node \"angka\[10\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[40\] " "Warning: Node \"angkaTemp\[40\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[11\]\$latch " "Warning: Node \"angka\[11\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[41\] " "Warning: Node \"angkaTemp\[41\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[12\]\$latch " "Warning: Node \"angka\[12\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[42\] " "Warning: Node \"angkaTemp\[42\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[13\]\$latch " "Warning: Node \"angka\[13\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[43\] " "Warning: Node \"angkaTemp\[43\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[14\]\$latch " "Warning: Node \"angka\[14\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[44\] " "Warning: Node \"angkaTemp\[44\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[15\]\$latch " "Warning: Node \"angka\[15\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[45\] " "Warning: Node \"angkaTemp\[45\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[16\]\$latch " "Warning: Node \"angka\[16\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[46\] " "Warning: Node \"angkaTemp\[46\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[17\]\$latch " "Warning: Node \"angka\[17\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[47\] " "Warning: Node \"angkaTemp\[47\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[18\]\$latch " "Warning: Node \"angka\[18\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[48\] " "Warning: Node \"angkaTemp\[48\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[19\]\$latch " "Warning: Node \"angka\[19\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[49\] " "Warning: Node \"angkaTemp\[49\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[20\]\$latch " "Warning: Node \"angka\[20\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[50\] " "Warning: Node \"angkaTemp\[50\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[21\]\$latch " "Warning: Node \"angka\[21\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[51\] " "Warning: Node \"angkaTemp\[51\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[22\]\$latch " "Warning: Node \"angka\[22\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[52\] " "Warning: Node \"angkaTemp\[52\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[23\]\$latch " "Warning: Node \"angka\[23\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[53\] " "Warning: Node \"angkaTemp\[53\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[24\]\$latch " "Warning: Node \"angka\[24\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[54\] " "Warning: Node \"angkaTemp\[54\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[25\]\$latch " "Warning: Node \"angka\[25\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[55\] " "Warning: Node \"angkaTemp\[55\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[26\]\$latch " "Warning: Node \"angka\[26\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[56\] " "Warning: Node \"angkaTemp\[56\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[27\]\$latch " "Warning: Node \"angka\[27\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[57\] " "Warning: Node \"angkaTemp\[57\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[28\]\$latch " "Warning: Node \"angka\[28\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[58\] " "Warning: Node \"angkaTemp\[58\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[29\]\$latch " "Warning: Node \"angka\[29\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[59\] " "Warning: Node \"angkaTemp\[59\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[30\]\$latch " "Warning: Node \"angka\[30\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[60\] " "Warning: Node \"angkaTemp\[60\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[31\]\$latch " "Warning: Node \"angka\[31\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[63\] " "Warning: Node \"angkaTemp\[63\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "modeCos " "Info: Assuming node \"modeCos\" is a latch enable. Will not compute fmax for this pin." {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 10 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "modeSin " "Info: Assuming node \"modeSin\" is a latch enable. Will not compute fmax for this pin." {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 10 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "11 " "Warning: Found 11 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "subtractor:blokSubtractor\|kCount\[3\] " "Info: Detected ripple clock \"subtractor:blokSubtractor\|kCount\[3\]\" as buffer" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "subtractor:blokSubtractor\|kCount\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "subtractor:blokSubtractor\|kCount\[1\] " "Info: Detected ripple clock \"subtractor:blokSubtractor\|kCount\[1\]\" as buffer" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "subtractor:blokSubtractor\|kCount\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "subtractor:blokSubtractor\|kCount\[2\] " "Info: Detected ripple clock \"subtractor:blokSubtractor\|kCount\[2\]\" as buffer" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "subtractor:blokSubtractor\|kCount\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "subtractor:blokSubtractor\|kCount\[0\] " "Info: Detected ripple clock \"subtractor:blokSubtractor\|kCount\[0\]\" as buffer" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "subtractor:blokSubtractor\|kCount\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "subtractor:blokSubtractor\|b\[0\]~12 " "Info: Detected gated clock \"subtractor:blokSubtractor\|b\[0\]~12\" as buffer" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "subtractor:blokSubtractor\|b\[0\]~12" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "subtractor:blokSubtractor\|b\[0\]~13 " "Info: Detected gated clock \"subtractor:blokSubtractor\|b\[0\]~13\" as buffer" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "subtractor:blokSubtractor\|b\[0\]~13" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "fsm:TOFSM\|currentState.s1 " "Info: Detected ripple clock \"fsm:TOFSM\|currentState.s1\" as buffer" {  } { { "fsm.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/fsm.vhd" 25 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "fsm:TOFSM\|currentState.s1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "fsm:TOFSM\|currentState.s2 " "Info: Detected ripple clock \"fsm:TOFSM\|currentState.s2\" as buffer" {  } { { "fsm.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/fsm.vhd" 25 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "fsm:TOFSM\|currentState.s2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "fsm:TOFSM\|en_Subtractor " "Info: Detected gated clock \"fsm:TOFSM\|en_Subtractor\" as buffer" {  } { { "fsm.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/fsm.vhd" 13 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "fsm:TOFSM\|en_Subtractor" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "angka\[31\]~0 " "Info: Detected gated clock \"angka\[31\]~0\" as buffer" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "angka\[31\]~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "fsm:TOFSM\|currentState.s5 " "Info: Detected ripple clock \"fsm:TOFSM\|currentState.s5\" as buffer" {  } { { "fsm.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/fsm.vhd" 25 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "fsm:TOFSM\|currentState.s5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register regisAngle:blokRegisAngle\|outputRegister\[0\] register subtractor:blokSubtractor\|x_outTemp\[32\] 78.63 MHz 12.718 ns Internal " "Info: Clock \"clk\" has Internal fmax of 78.63 MHz between source register \"regisAngle:blokRegisAngle\|outputRegister\[0\]\" and destination register \"subtractor:blokSubtractor\|x_outTemp\[32\]\" (period= 12.718 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.691 ns + Longest register register " "Info: + Longest register to register delay is 8.691 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns regisAngle:blokRegisAngle\|outputRegister\[0\] 1 REG LCFF_X23_Y11_N11 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y11_N11; Fanout = 5; REG Node = 'regisAngle:blokRegisAngle\|outputRegister\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { regisAngle:blokRegisAngle|outputRegister[0] } "NODE_NAME" } } { "regisAngle.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regisAngle.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.987 ns) + CELL(0.517 ns) 1.504 ns comparator:blokKomparator\|LessThan0~1 2 COMB LCCOMB_X23_Y8_N0 1 " "Info: 2: + IC(0.987 ns) + CELL(0.517 ns) = 1.504 ns; Loc. = LCCOMB_X23_Y8_N0; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.504 ns" { regisAngle:blokRegisAngle|outputRegister[0] comparator:blokKomparator|LessThan0~1 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.584 ns comparator:blokKomparator\|LessThan0~3 3 COMB LCCOMB_X23_Y8_N2 1 " "Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 1.584 ns; Loc. = LCCOMB_X23_Y8_N2; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~1 comparator:blokKomparator|LessThan0~3 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.664 ns comparator:blokKomparator\|LessThan0~5 4 COMB LCCOMB_X23_Y8_N4 1 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 1.664 ns; Loc. = LCCOMB_X23_Y8_N4; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~3 comparator:blokKomparator|LessThan0~5 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.744 ns comparator:blokKomparator\|LessThan0~7 5 COMB LCCOMB_X23_Y8_N6 1 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 1.744 ns; Loc. = LCCOMB_X23_Y8_N6; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~5 comparator:blokKomparator|LessThan0~7 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.824 ns comparator:blokKomparator\|LessThan0~9 6 COMB LCCOMB_X23_Y8_N8 1 " "Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 1.824 ns; Loc. = LCCOMB_X23_Y8_N8; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~7 comparator:blokKomparator|LessThan0~9 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.904 ns comparator:blokKomparator\|LessThan0~11 7 COMB LCCOMB_X23_Y8_N10 1 " "Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 1.904 ns; Loc. = LCCOMB_X23_Y8_N10; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~9 comparator:blokKomparator|LessThan0~11 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.984 ns comparator:blokKomparator\|LessThan0~13 8 COMB LCCOMB_X23_Y8_N12 1 " "Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 1.984 ns; Loc. = LCCOMB_X23_Y8_N12; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~11 comparator:blokKomparator|LessThan0~13 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 2.158 ns comparator:blokKomparator\|LessThan0~15 9 COMB LCCOMB_X23_Y8_N14 1 " "Info: 9: + IC(0.000 ns) + CELL(0.174 ns) = 2.158 ns; Loc. = LCCOMB_X23_Y8_N14; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { comparator:blokKomparator|LessThan0~13 comparator:blokKomparator|LessThan0~15 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.238 ns comparator:blokKomparator\|LessThan0~17 10 COMB LCCOMB_X23_Y8_N16 1 " "Info: 10: + IC(0.000 ns) + CELL(0.080 ns) = 2.238 ns; Loc. = LCCOMB_X23_Y8_N16; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~15 comparator:blokKomparator|LessThan0~17 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.318 ns comparator:blokKomparator\|LessThan0~19 11 COMB LCCOMB_X23_Y8_N18 1 " "Info: 11: + IC(0.000 ns) + CELL(0.080 ns) = 2.318 ns; Loc. = LCCOMB_X23_Y8_N18; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~17 comparator:blokKomparator|LessThan0~19 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.398 ns comparator:blokKomparator\|LessThan0~21 12 COMB LCCOMB_X23_Y8_N20 1 " "Info: 12: + IC(0.000 ns) + CELL(0.080 ns) = 2.398 ns; Loc. = LCCOMB_X23_Y8_N20; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~19 comparator:blokKomparator|LessThan0~21 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.478 ns comparator:blokKomparator\|LessThan0~23 13 COMB LCCOMB_X23_Y8_N22 1 " "Info: 13: + IC(0.000 ns) + CELL(0.080 ns) = 2.478 ns; Loc. = LCCOMB_X23_Y8_N22; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~23'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~21 comparator:blokKomparator|LessThan0~23 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.558 ns comparator:blokKomparator\|LessThan0~25 14 COMB LCCOMB_X23_Y8_N24 1 " "Info: 14: + IC(0.000 ns) + CELL(0.080 ns) = 2.558 ns; Loc. = LCCOMB_X23_Y8_N24; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~23 comparator:blokKomparator|LessThan0~25 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.638 ns comparator:blokKomparator\|LessThan0~27 15 COMB LCCOMB_X23_Y8_N26 1 " "Info: 15: + IC(0.000 ns) + CELL(0.080 ns) = 2.638 ns; Loc. = LCCOMB_X23_Y8_N26; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~25 comparator:blokKomparator|LessThan0~27 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.718 ns comparator:blokKomparator\|LessThan0~29 16 COMB LCCOMB_X23_Y8_N28 1 " "Info: 16: + IC(0.000 ns) + CELL(0.080 ns) = 2.718 ns; Loc. = LCCOMB_X23_Y8_N28; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~29'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~27 comparator:blokKomparator|LessThan0~29 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 2.879 ns comparator:blokKomparator\|LessThan0~31 17 COMB LCCOMB_X23_Y8_N30 1 " "Info: 17: + IC(0.000 ns) + CELL(0.161 ns) = 2.879 ns; Loc. = LCCOMB_X23_Y8_N30; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~31'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { comparator:blokKomparator|LessThan0~29 comparator:blokKomparator|LessThan0~31 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.959 ns comparator:blokKomparator\|LessThan0~33 18 COMB LCCOMB_X23_Y7_N0 1 " "Info: 18: + IC(0.000 ns) + CELL(0.080 ns) = 2.959 ns; Loc. = LCCOMB_X23_Y7_N0; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~33'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~31 comparator:blokKomparator|LessThan0~33 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.039 ns comparator:blokKomparator\|LessThan0~35 19 COMB LCCOMB_X23_Y7_N2 1 " "Info: 19: + IC(0.000 ns) + CELL(0.080 ns) = 3.039 ns; Loc. = LCCOMB_X23_Y7_N2; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~35'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~33 comparator:blokKomparator|LessThan0~35 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.119 ns comparator:blokKomparator\|LessThan0~37 20 COMB LCCOMB_X23_Y7_N4 1 " "Info: 20: + IC(0.000 ns) + CELL(0.080 ns) = 3.119 ns; Loc. = LCCOMB_X23_Y7_N4; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~37'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~35 comparator:blokKomparator|LessThan0~37 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.199 ns comparator:blokKomparator\|LessThan0~39 21 COMB LCCOMB_X23_Y7_N6 1 " "Info: 21: + IC(0.000 ns) + CELL(0.080 ns) = 3.199 ns; Loc. = LCCOMB_X23_Y7_N6; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~39'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~37 comparator:blokKomparator|LessThan0~39 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.279 ns comparator:blokKomparator\|LessThan0~41 22 COMB LCCOMB_X23_Y7_N8 1 " "Info: 22: + IC(0.000 ns) + CELL(0.080 ns) = 3.279 ns; Loc. = LCCOMB_X23_Y7_N8; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~41'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~39 comparator:blokKomparator|LessThan0~41 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.359 ns comparator:blokKomparator\|LessThan0~43 23 COMB LCCOMB_X23_Y7_N10 1 " "Info: 23: + IC(0.000 ns) + CELL(0.080 ns) = 3.359 ns; Loc. = LCCOMB_X23_Y7_N10; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~43'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~41 comparator:blokKomparator|LessThan0~43 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.439 ns comparator:blokKomparator\|LessThan0~45 24 COMB LCCOMB_X23_Y7_N12 1 " "Info: 24: + IC(0.000 ns) + CELL(0.080 ns) = 3.439 ns; Loc. = LCCOMB_X23_Y7_N12; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~45'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~43 comparator:blokKomparator|LessThan0~45 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 3.613 ns comparator:blokKomparator\|LessThan0~47 25 COMB LCCOMB_X23_Y7_N14 1 " "Info: 25: + IC(0.000 ns) + CELL(0.174 ns) = 3.613 ns; Loc. = LCCOMB_X23_Y7_N14; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~47'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { comparator:blokKomparator|LessThan0~45 comparator:blokKomparator|LessThan0~47 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.693 ns comparator:blokKomparator\|LessThan0~49 26 COMB LCCOMB_X23_Y7_N16 1 " "Info: 26: + IC(0.000 ns) + CELL(0.080 ns) = 3.693 ns; Loc. = LCCOMB_X23_Y7_N16; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~49'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~47 comparator:blokKomparator|LessThan0~49 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.773 ns comparator:blokKomparator\|LessThan0~51 27 COMB LCCOMB_X23_Y7_N18 1 " "Info: 27: + IC(0.000 ns) + CELL(0.080 ns) = 3.773 ns; Loc. = LCCOMB_X23_Y7_N18; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~51'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~49 comparator:blokKomparator|LessThan0~51 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.853 ns comparator:blokKomparator\|LessThan0~53 28 COMB LCCOMB_X23_Y7_N20 1 " "Info: 28: + IC(0.000 ns) + CELL(0.080 ns) = 3.853 ns; Loc. = LCCOMB_X23_Y7_N20; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~53'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~51 comparator:blokKomparator|LessThan0~53 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.933 ns comparator:blokKomparator\|LessThan0~55 29 COMB LCCOMB_X23_Y7_N22 1 " "Info: 29: + IC(0.000 ns) + CELL(0.080 ns) = 3.933 ns; Loc. = LCCOMB_X23_Y7_N22; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~55'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~53 comparator:blokKomparator|LessThan0~55 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.013 ns comparator:blokKomparator\|LessThan0~57 30 COMB LCCOMB_X23_Y7_N24 1 " "Info: 30: + IC(0.000 ns) + CELL(0.080 ns) = 4.013 ns; Loc. = LCCOMB_X23_Y7_N24; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~57'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~55 comparator:blokKomparator|LessThan0~57 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.093 ns comparator:blokKomparator\|LessThan0~59 31 COMB LCCOMB_X23_Y7_N26 1 " "Info: 31: + IC(0.000 ns) + CELL(0.080 ns) = 4.093 ns; Loc. = LCCOMB_X23_Y7_N26; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~59'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~57 comparator:blokKomparator|LessThan0~59 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.173 ns comparator:blokKomparator\|LessThan0~61 32 COMB LCCOMB_X23_Y7_N28 1 " "Info: 32: + IC(0.000 ns) + CELL(0.080 ns) = 4.173 ns; Loc. = LCCOMB_X23_Y7_N28; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~61'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~59 comparator:blokKomparator|LessThan0~61 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 4.631 ns comparator:blokKomparator\|LessThan0~62 33 COMB LCCOMB_X23_Y7_N30 147 " "Info: 33: + IC(0.000 ns) + CELL(0.458 ns) = 4.631 ns; Loc. = LCCOMB_X23_Y7_N30; Fanout = 147; COMB Node = 'comparator:blokKomparator\|LessThan0~62'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { comparator:blokKomparator|LessThan0~61 comparator:blokKomparator|LessThan0~62 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.548 ns) + CELL(0.178 ns) 6.357 ns subtractor:blokSubtractor\|x_outTemp\[32\]~62 34 COMB LCCOMB_X15_Y4_N24 1 " "Info: 34: + IC(1.548 ns) + CELL(0.178 ns) = 6.357 ns; Loc. = LCCOMB_X15_Y4_N24; Fanout = 1; COMB Node = 'subtractor:blokSubtractor\|x_outTemp\[32\]~62'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.726 ns" { comparator:blokKomparator|LessThan0~62 subtractor:blokSubtractor|x_outTemp[32]~62 } "NODE_NAME" } } { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.322 ns) 6.984 ns subtractor:blokSubtractor\|x_outTemp\[32\]~63 35 COMB LCCOMB_X15_Y4_N18 1 " "Info: 35: + IC(0.305 ns) + CELL(0.322 ns) = 6.984 ns; Loc. = LCCOMB_X15_Y4_N18; Fanout = 1; COMB Node = 'subtractor:blokSubtractor\|x_outTemp\[32\]~63'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.627 ns" { subtractor:blokSubtractor|x_outTemp[32]~62 subtractor:blokSubtractor|x_outTemp[32]~63 } "NODE_NAME" } } { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.529 ns) + CELL(0.178 ns) 8.691 ns subtractor:blokSubtractor\|x_outTemp\[32\] 36 REG LCCOMB_X13_Y10_N18 1 " "Info: 36: + IC(1.529 ns) + CELL(0.178 ns) = 8.691 ns; Loc. = LCCOMB_X13_Y10_N18; Fanout = 1; REG Node = 'subtractor:blokSubtractor\|x_outTemp\[32\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.707 ns" { subtractor:blokSubtractor|x_outTemp[32]~63 subtractor:blokSubtractor|x_outTemp[32] } "NODE_NAME" } } { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.322 ns ( 49.73 % ) " "Info: Total cell delay = 4.322 ns ( 49.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.369 ns ( 50.27 % ) " "Info: Total interconnect delay = 4.369 ns ( 50.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.691 ns" { regisAngle:blokRegisAngle|outputRegister[0] comparator:blokKomparator|LessThan0~1 comparator:blokKomparator|LessThan0~3 comparator:blokKomparator|LessThan0~5 comparator:blokKomparator|LessThan0~7 comparator:blokKomparator|LessThan0~9 comparator:blokKomparator|LessThan0~11 comparator:blokKomparator|LessThan0~13 comparator:blokKomparator|LessThan0~15 comparator:blokKomparator|LessThan0~17 comparator:blokKomparator|LessThan0~19 comparator:blokKomparator|LessThan0~21 comparator:blokKomparator|LessThan0~23 comparator:blokKomparator|LessThan0~25 comparator:blokKomparator|LessThan0~27 comparator:blokKomparator|LessThan0~29 comparator:blokKomparator|LessThan0~31 comparator:blokKomparator|LessThan0~33 comparator:blokKomparator|LessThan0~35 comparator:blokKomparator|LessThan0~37 comparator:blokKomparator|LessThan0~39 comparator:blokKomparator|LessThan0~41 comparator:blokKomparator|LessThan0~43 comparator:blokKomparator|LessThan0~45 comparator:blokKomparator|LessThan0~47 comparator:blokKomparator|LessThan0~49 comparator:blokKomparator|LessThan0~51 comparator:blokKomparator|LessThan0~53 comparator:blokKomparator|LessThan0~55 comparator:blokKomparator|LessThan0~57 comparator:blokKomparator|LessThan0~59 comparator:blokKomparator|LessThan0~61 comparator:blokKomparator|LessThan0~62 subtractor:blokSubtractor|x_outTemp[32]~62 subtractor:blokSubtractor|x_outTemp[32]~63 subtractor:blokSubtractor|x_outTemp[32] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.691 ns" { regisAngle:blokRegisAngle|outputRegister[0] {} comparator:blokKomparator|LessThan0~1 {} comparator:blokKomparator|LessThan0~3 {} comparator:blokKomparator|LessThan0~5 {} comparator:blokKomparator|LessThan0~7 {} comparator:blokKomparator|LessThan0~9 {} comparator:blokKomparator|LessThan0~11 {} comparator:blokKomparator|LessThan0~13 {} comparator:blokKomparator|LessThan0~15 {} comparator:blokKomparator|LessThan0~17 {} comparator:blokKomparator|LessThan0~19 {} comparator:blokKomparator|LessThan0~21 {} comparator:blokKomparator|LessThan0~23 {} comparator:blokKomparator|LessThan0~25 {} comparator:blokKomparator|LessThan0~27 {} comparator:blokKomparator|LessThan0~29 {} comparator:blokKomparator|LessThan0~31 {} comparator:blokKomparator|LessThan0~33 {} comparator:blokKomparator|LessThan0~35 {} comparator:blokKomparator|LessThan0~37 {} comparator:blokKomparator|LessThan0~39 {} comparator:blokKomparator|LessThan0~41 {} comparator:blokKomparator|LessThan0~43 {} comparator:blokKomparator|LessThan0~45 {} comparator:blokKomparator|LessThan0~47 {} comparator:blokKomparator|LessThan0~49 {} comparator:blokKomparator|LessThan0~51 {} comparator:blokKomparator|LessThan0~53 {} comparator:blokKomparator|LessThan0~55 {} comparator:blokKomparator|LessThan0~57 {} comparator:blokKomparator|LessThan0~59 {} comparator:blokKomparator|LessThan0~61 {} comparator:blokKomparator|LessThan0~62 {} subtractor:blokSubtractor|x_outTemp[32]~62 {} subtractor:blokSubtractor|x_outTemp[32]~63 {} subtractor:blokSubtractor|x_outTemp[32] {} } { 0.000ns 0.987ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.548ns 0.305ns 1.529ns } { 0.000ns 0.517ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.178ns 0.322ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.750 ns - Smallest " "Info: - Smallest clock skew is 3.750 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.362 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 6.362 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.066 ns) 1.066 ns clk 1 CLK PIN_23 4 " "Info: 1: + IC(0.000 ns) + CELL(1.066 ns) = 1.066 ns; Loc. = PIN_23; Fanout = 4; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.759 ns) + CELL(0.879 ns) 3.704 ns fsm:TOFSM\|currentState.s1 2 REG LCFF_X33_Y10_N11 2 " "Info: 2: + IC(1.759 ns) + CELL(0.879 ns) = 3.704 ns; Loc. = LCFF_X33_Y10_N11; Fanout = 2; REG Node = 'fsm:TOFSM\|currentState.s1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.638 ns" { clk fsm:TOFSM|currentState.s1 } "NODE_NAME" } } { "fsm.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/fsm.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.359 ns) + CELL(0.178 ns) 4.241 ns fsm:TOFSM\|en_Subtractor 3 COMB LCCOMB_X33_Y10_N6 6 " "Info: 3: + IC(0.359 ns) + CELL(0.178 ns) = 4.241 ns; Loc. = LCCOMB_X33_Y10_N6; Fanout = 6; COMB Node = 'fsm:TOFSM\|en_Subtractor'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.537 ns" { fsm:TOFSM|currentState.s1 fsm:TOFSM|en_Subtractor } "NODE_NAME" } } { "fsm.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/fsm.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.609 ns) + CELL(0.000 ns) 4.850 ns fsm:TOFSM\|en_Subtractor~clkctrl 4 COMB CLKCTRL_G5 222 " "Info: 4: + IC(0.609 ns) + CELL(0.000 ns) = 4.850 ns; Loc. = CLKCTRL_G5; Fanout = 222; COMB Node = 'fsm:TOFSM\|en_Subtractor~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.609 ns" { fsm:TOFSM|en_Subtractor fsm:TOFSM|en_Subtractor~clkctrl } "NODE_NAME" } } { "fsm.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/fsm.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.193 ns) + CELL(0.319 ns) 6.362 ns subtractor:blokSubtractor\|x_outTemp\[32\] 5 REG LCCOMB_X13_Y10_N18 1 " "Info: 5: + IC(1.193 ns) + CELL(0.319 ns) = 6.362 ns; Loc. = LCCOMB_X13_Y10_N18; Fanout = 1; REG Node = 'subtractor:blokSubtractor\|x_outTemp\[32\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.512 ns" { fsm:TOFSM|en_Subtractor~clkctrl subtractor:blokSubtractor|x_outTemp[32] } "NODE_NAME" } } { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.442 ns ( 38.38 % ) " "Info: Total cell delay = 2.442 ns ( 38.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.920 ns ( 61.62 % ) " "Info: Total interconnect delay = 3.920 ns ( 61.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.362 ns" { clk fsm:TOFSM|currentState.s1 fsm:TOFSM|en_Subtractor fsm:TOFSM|en_Subtractor~clkctrl subtractor:blokSubtractor|x_outTemp[32] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.362 ns" { clk {} clk~combout {} fsm:TOFSM|currentState.s1 {} fsm:TOFSM|en_Subtractor {} fsm:TOFSM|en_Subtractor~clkctrl {} subtractor:blokSubtractor|x_outTemp[32] {} } { 0.000ns 0.000ns 1.759ns 0.359ns 0.609ns 1.193ns } { 0.000ns 1.066ns 0.879ns 0.178ns 0.000ns 0.319ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.612 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.612 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.066 ns) 1.066 ns clk 1 CLK PIN_23 4 " "Info: 1: + IC(0.000 ns) + CELL(1.066 ns) = 1.066 ns; Loc. = PIN_23; Fanout = 4; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.128 ns) + CELL(0.000 ns) 1.194 ns clk~clkctrl 2 COMB CLKCTRL_G2 104 " "Info: 2: + IC(0.128 ns) + CELL(0.000 ns) = 1.194 ns; Loc. = CLKCTRL_G2; Fanout = 104; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.128 ns" { clk clk~clkctrl } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.816 ns) + CELL(0.602 ns) 2.612 ns regisAngle:blokRegisAngle\|outputRegister\[0\] 3 REG LCFF_X23_Y11_N11 5 " "Info: 3: + IC(0.816 ns) + CELL(0.602 ns) = 2.612 ns; Loc. = LCFF_X23_Y11_N11; Fanout = 5; REG Node = 'regisAngle:blokRegisAngle\|outputRegister\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.418 ns" { clk~clkctrl regisAngle:blokRegisAngle|outputRegister[0] } "NODE_NAME" } } { "regisAngle.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regisAngle.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.668 ns ( 63.86 % ) " "Info: Total cell delay = 1.668 ns ( 63.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.944 ns ( 36.14 % ) " "Info: Total interconnect delay = 0.944 ns ( 36.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.612 ns" { clk clk~clkctrl regisAngle:blokRegisAngle|outputRegister[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.612 ns" { clk {} clk~combout {} clk~clkctrl {} regisAngle:blokRegisAngle|outputRegister[0] {} } { 0.000ns 0.000ns 0.128ns 0.816ns } { 0.000ns 1.066ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.362 ns" { clk fsm:TOFSM|currentState.s1 fsm:TOFSM|en_Subtractor fsm:TOFSM|en_Subtractor~clkctrl subtractor:blokSubtractor|x_outTemp[32] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.362 ns" { clk {} clk~combout {} fsm:TOFSM|currentState.s1 {} fsm:TOFSM|en_Subtractor {} fsm:TOFSM|en_Subtractor~clkctrl {} subtractor:blokSubtractor|x_outTemp[32] {} } { 0.000ns 0.000ns 1.759ns 0.359ns 0.609ns 1.193ns } { 0.000ns 1.066ns 0.879ns 0.178ns 0.000ns 0.319ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.612 ns" { clk clk~clkctrl regisAngle:blokRegisAngle|outputRegister[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.612 ns" { clk {} clk~combout {} clk~clkctrl {} regisAngle:blokRegisAngle|outputRegister[0] {} } { 0.000ns 0.000ns 0.128ns 0.816ns } { 0.000ns 1.066ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "regisAngle.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regisAngle.vhd" 27 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.141 ns + " "Info: + Micro setup delay of destination is 1.141 ns" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "regisAngle.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regisAngle.vhd" 27 -1 0 } } { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.691 ns" { regisAngle:blokRegisAngle|outputRegister[0] comparator:blokKomparator|LessThan0~1 comparator:blokKomparator|LessThan0~3 comparator:blokKomparator|LessThan0~5 comparator:blokKomparator|LessThan0~7 comparator:blokKomparator|LessThan0~9 comparator:blokKomparator|LessThan0~11 comparator:blokKomparator|LessThan0~13 comparator:blokKomparator|LessThan0~15 comparator:blokKomparator|LessThan0~17 comparator:blokKomparator|LessThan0~19 comparator:blokKomparator|LessThan0~21 comparator:blokKomparator|LessThan0~23 comparator:blokKomparator|LessThan0~25 comparator:blokKomparator|LessThan0~27 comparator:blokKomparator|LessThan0~29 comparator:blokKomparator|LessThan0~31 comparator:blokKomparator|LessThan0~33 comparator:blokKomparator|LessThan0~35 comparator:blokKomparator|LessThan0~37 comparator:blokKomparator|LessThan0~39 comparator:blokKomparator|LessThan0~41 comparator:blokKomparator|LessThan0~43 comparator:blokKomparator|LessThan0~45 comparator:blokKomparator|LessThan0~47 comparator:blokKomparator|LessThan0~49 comparator:blokKomparator|LessThan0~51 comparator:blokKomparator|LessThan0~53 comparator:blokKomparator|LessThan0~55 comparator:blokKomparator|LessThan0~57 comparator:blokKomparator|LessThan0~59 comparator:blokKomparator|LessThan0~61 comparator:blokKomparator|LessThan0~62 subtractor:blokSubtractor|x_outTemp[32]~62 subtractor:blokSubtractor|x_outTemp[32]~63 subtractor:blokSubtractor|x_outTemp[32] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.691 ns" { regisAngle:blokRegisAngle|outputRegister[0] {} comparator:blokKomparator|LessThan0~1 {} comparator:blokKomparator|LessThan0~3 {} comparator:blokKomparator|LessThan0~5 {} comparator:blokKomparator|LessThan0~7 {} comparator:blokKomparator|LessThan0~9 {} comparator:blokKomparator|LessThan0~11 {} comparator:blokKomparator|LessThan0~13 {} comparator:blokKomparator|LessThan0~15 {} comparator:blokKomparator|LessThan0~17 {} comparator:blokKomparator|LessThan0~19 {} comparator:blokKomparator|LessThan0~21 {} comparator:blokKomparator|LessThan0~23 {} comparator:blokKomparator|LessThan0~25 {} comparator:blokKomparator|LessThan0~27 {} comparator:blokKomparator|LessThan0~29 {} comparator:blokKomparator|LessThan0~31 {} comparator:blokKomparator|LessThan0~33 {} comparator:blokKomparator|LessThan0~35 {} comparator:blokKomparator|LessThan0~37 {} comparator:blokKomparator|LessThan0~39 {} comparator:blokKomparator|LessThan0~41 {} comparator:blokKomparator|LessThan0~43 {} comparator:blokKomparator|LessThan0~45 {} comparator:blokKomparator|LessThan0~47 {} comparator:blokKomparator|LessThan0~49 {} comparator:blokKomparator|LessThan0~51 {} comparator:blokKomparator|LessThan0~53 {} comparator:blokKomparator|LessThan0~55 {} comparator:blokKomparator|LessThan0~57 {} comparator:blokKomparator|LessThan0~59 {} comparator:blokKomparator|LessThan0~61 {} comparator:blokKomparator|LessThan0~62 {} subtractor:blokSubtractor|x_outTemp[32]~62 {} subtractor:blokSubtractor|x_outTemp[32]~63 {} subtractor:blokSubtractor|x_outTemp[32] {} } { 0.000ns 0.987ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.548ns 0.305ns 1.529ns } { 0.000ns 0.517ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.178ns 0.322ns 0.178ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.362 ns" { clk fsm:TOFSM|currentState.s1 fsm:TOFSM|en_Subtractor fsm:TOFSM|en_Subtractor~clkctrl subtractor:blokSubtractor|x_outTemp[32] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.362 ns" { clk {} clk~combout {} fsm:TOFSM|currentState.s1 {} fsm:TOFSM|en_Subtractor {} fsm:TOFSM|en_Subtractor~clkctrl {} subtractor:blokSubtractor|x_outTemp[32] {} } { 0.000ns 0.000ns 1.759ns 0.359ns 0.609ns 1.193ns } { 0.000ns 1.066ns 0.879ns 0.178ns 0.000ns 0.319ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.612 ns" { clk clk~clkctrl regisAngle:blokRegisAngle|outputRegister[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.612 ns" { clk {} clk~combout {} clk~clkctrl {} regisAngle:blokRegisAngle|outputRegister[0] {} } { 0.000ns 0.000ns 0.128ns 0.816ns } { 0.000ns 1.066ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "modeCos register register angkaTemp\[30\] angka\[0\]\$latch 405.02 MHz Internal " "Info: Clock \"modeCos\" Internal fmax is restricted to 405.02 MHz between source register \"angkaTemp\[30\]\" and destination register \"angka\[0\]\$latch\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.469 ns " "Info: fmax restricted to clock pin edge rate 2.469 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.472 ns + Longest register register " "Info: + Longest register to register delay is 0.472 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns angkaTemp\[30\] 1 REG LCCOMB_X33_Y10_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X33_Y10_N0; Fanout = 1; REG Node = 'angkaTemp\[30\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { angkaTemp[30] } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.294 ns) + CELL(0.178 ns) 0.472 ns angka\[0\]\$latch 2 REG LCCOMB_X33_Y10_N12 1 " "Info: 2: + IC(0.294 ns) + CELL(0.178 ns) = 0.472 ns; Loc. = LCCOMB_X33_Y10_N12; Fanout = 1; REG Node = 'angka\[0\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.472 ns" { angkaTemp[30] angka[0]$latch } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.178 ns ( 37.71 % ) " "Info: Total cell delay = 0.178 ns ( 37.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.294 ns ( 62.29 % ) " "Info: Total interconnect delay = 0.294 ns ( 62.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.472 ns" { angkaTemp[30] angka[0]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.472 ns" { angkaTemp[30] {} angka[0]$latch {} } { 0.000ns 0.294ns } { 0.000ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.001 ns - Smallest " "Info: - Smallest clock skew is -0.001 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "modeCos destination 4.379 ns + Shortest register " "Info: + Shortest clock path from clock \"modeCos\" to destination register is 4.379 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.914 ns) 0.914 ns modeCos 1 CLK PIN_133 1 " "Info: 1: + IC(0.000 ns) + CELL(0.914 ns) = 0.914 ns; Loc. = PIN_133; Fanout = 1; CLK Node = 'modeCos'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { modeCos } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.166 ns) + CELL(0.177 ns) 2.257 ns angka\[31\]~0 2 COMB LCCOMB_X33_Y10_N14 3 " "Info: 2: + IC(1.166 ns) + CELL(0.177 ns) = 2.257 ns; Loc. = LCCOMB_X33_Y10_N14; Fanout = 3; COMB Node = 'angka\[31\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.343 ns" { modeCos angka[31]~0 } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.602 ns) + CELL(0.000 ns) 2.859 ns angka\[31\]~0clkctrl 3 COMB CLKCTRL_G4 64 " "Info: 3: + IC(0.602 ns) + CELL(0.000 ns) = 2.859 ns; Loc. = CLKCTRL_G4; Fanout = 64; COMB Node = 'angka\[31\]~0clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.602 ns" { angka[31]~0 angka[31]~0clkctrl } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.198 ns) + CELL(0.322 ns) 4.379 ns angka\[0\]\$latch 4 REG LCCOMB_X33_Y10_N12 1 " "Info: 4: + IC(1.198 ns) + CELL(0.322 ns) = 4.379 ns; Loc. = LCCOMB_X33_Y10_N12; Fanout = 1; REG Node = 'angka\[0\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.520 ns" { angka[31]~0clkctrl angka[0]$latch } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.413 ns ( 32.27 % ) " "Info: Total cell delay = 1.413 ns ( 32.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.966 ns ( 67.73 % ) " "Info: Total interconnect delay = 2.966 ns ( 67.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.379 ns" { modeCos angka[31]~0 angka[31]~0clkctrl angka[0]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.379 ns" { modeCos {} modeCos~combout {} angka[31]~0 {} angka[31]~0clkctrl {} angka[0]$latch {} } { 0.000ns 0.000ns 1.166ns 0.602ns 1.198ns } { 0.000ns 0.914ns 0.177ns 0.000ns 0.322ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "modeCos source 4.380 ns - Longest register " "Info: - Longest clock path from clock \"modeCos\" to source register is 4.380 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.914 ns) 0.914 ns modeCos 1 CLK PIN_133 1 " "Info: 1: + IC(0.000 ns) + CELL(0.914 ns) = 0.914 ns; Loc. = PIN_133; Fanout = 1; CLK Node = 'modeCos'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { modeCos } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.166 ns) + CELL(0.177 ns) 2.257 ns angka\[31\]~0 2 COMB LCCOMB_X33_Y10_N14 3 " "Info: 2: + IC(1.166 ns) + CELL(0.177 ns) = 2.257 ns; Loc. = LCCOMB_X33_Y10_N14; Fanout = 3; COMB Node = 'angka\[31\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.343 ns" { modeCos angka[31]~0 } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.602 ns) + CELL(0.000 ns) 2.859 ns angka\[31\]~0clkctrl 3 COMB CLKCTRL_G4 64 " "Info: 3: + IC(0.602 ns) + CELL(0.000 ns) = 2.859 ns; Loc. = CLKCTRL_G4; Fanout = 64; COMB Node = 'angka\[31\]~0clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.602 ns" { angka[31]~0 angka[31]~0clkctrl } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.202 ns) + CELL(0.319 ns) 4.380 ns angkaTemp\[30\] 4 REG LCCOMB_X33_Y10_N0 1 " "Info: 4: + IC(1.202 ns) + CELL(0.319 ns) = 4.380 ns; Loc. = LCCOMB_X33_Y10_N0; Fanout = 1; REG Node = 'angkaTemp\[30\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.521 ns" { angka[31]~0clkctrl angkaTemp[30] } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.410 ns ( 32.19 % ) " "Info: Total cell delay = 1.410 ns ( 32.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.970 ns ( 67.81 % ) " "Info: Total interconnect delay = 2.970 ns ( 67.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.380 ns" { modeCos angka[31]~0 angka[31]~0clkctrl angkaTemp[30] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.380 ns" { modeCos {} modeCos~combout {} angka[31]~0 {} angka[31]~0clkctrl {} angkaTemp[30] {} } { 0.000ns 0.000ns 1.166ns 0.602ns 1.202ns } { 0.000ns 0.914ns 0.177ns 0.000ns 0.319ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.379 ns" { modeCos angka[31]~0 angka[31]~0clkctrl angka[0]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.379 ns" { modeCos {} modeCos~combout {} angka[31]~0 {} angka[31]~0clkctrl {} angka[0]$latch {} } { 0.000ns 0.000ns 1.166ns 0.602ns 1.198ns } { 0.000ns 0.914ns 0.177ns 0.000ns 0.322ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.380 ns" { modeCos angka[31]~0 angka[31]~0clkctrl angkaTemp[30] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.380 ns" { modeCos {} modeCos~combout {} angka[31]~0 {} angka[31]~0clkctrl {} angkaTemp[30] {} } { 0.000ns 0.000ns 1.166ns 0.602ns 1.202ns } { 0.000ns 0.914ns 0.177ns 0.000ns 0.319ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.376 ns + " "Info: + Micro setup delay of destination is 1.376 ns" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.472 ns" { angkaTemp[30] angka[0]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.472 ns" { angkaTemp[30] {} angka[0]$latch {} } { 0.000ns 0.294ns } { 0.000ns 0.178ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.379 ns" { modeCos angka[31]~0 angka[31]~0clkctrl angka[0]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.379 ns" { modeCos {} modeCos~combout {} angka[31]~0 {} angka[31]~0clkctrl {} angka[0]$latch {} } { 0.000ns 0.000ns 1.166ns 0.602ns 1.198ns } { 0.000ns 0.914ns 0.177ns 0.000ns 0.322ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.380 ns" { modeCos angka[31]~0 angka[31]~0clkctrl angkaTemp[30] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.380 ns" { modeCos {} modeCos~combout {} angka[31]~0 {} angka[31]~0clkctrl {} angkaTemp[30] {} } { 0.000ns 0.000ns 1.166ns 0.602ns 1.202ns } { 0.000ns 0.914ns 0.177ns 0.000ns 0.319ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { angka[0]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { angka[0]$latch {} } {  } {  } "" } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "modeSin register register angkaTemp\[30\] angka\[0\]\$latch 405.02 MHz Internal " "Info: Clock \"modeSin\" Internal fmax is restricted to 405.02 MHz between source register \"angkaTemp\[30\]\" and destination register \"angka\[0\]\$latch\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.469 ns " "Info: fmax restricted to clock pin edge rate 2.469 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.472 ns + Longest register register " "Info: + Longest register to register delay is 0.472 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns angkaTemp\[30\] 1 REG LCCOMB_X33_Y10_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X33_Y10_N0; Fanout = 1; REG Node = 'angkaTemp\[30\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { angkaTemp[30] } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.294 ns) + CELL(0.178 ns) 0.472 ns angka\[0\]\$latch 2 REG LCCOMB_X33_Y10_N12 1 " "Info: 2: + IC(0.294 ns) + CELL(0.178 ns) = 0.472 ns; Loc. = LCCOMB_X33_Y10_N12; Fanout = 1; REG Node = 'angka\[0\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.472 ns" { angkaTemp[30] angka[0]$latch } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.178 ns ( 37.71 % ) " "Info: Total cell delay = 0.178 ns ( 37.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.294 ns ( 62.29 % ) " "Info: Total interconnect delay = 0.294 ns ( 62.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.472 ns" { angkaTemp[30] angka[0]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.472 ns" { angkaTemp[30] {} angka[0]$latch {} } { 0.000ns 0.294ns } { 0.000ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.001 ns - Smallest " "Info: - Smallest clock skew is -0.001 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "modeSin destination 4.503 ns + Shortest register " "Info: + Shortest clock path from clock \"modeSin\" to destination register is 4.503 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.914 ns) 0.914 ns modeSin 1 CLK PIN_137 33 " "Info: 1: + IC(0.000 ns) + CELL(0.914 ns) = 0.914 ns; Loc. = PIN_137; Fanout = 33; CLK Node = 'modeSin'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { modeSin } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.145 ns) + CELL(0.322 ns) 2.381 ns angka\[31\]~0 2 COMB LCCOMB_X33_Y10_N14 3 " "Info: 2: + IC(1.145 ns) + CELL(0.322 ns) = 2.381 ns; Loc. = LCCOMB_X33_Y10_N14; Fanout = 3; COMB Node = 'angka\[31\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.467 ns" { modeSin angka[31]~0 } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.602 ns) + CELL(0.000 ns) 2.983 ns angka\[31\]~0clkctrl 3 COMB CLKCTRL_G4 64 " "Info: 3: + IC(0.602 ns) + CELL(0.000 ns) = 2.983 ns; Loc. = CLKCTRL_G4; Fanout = 64; COMB Node = 'angka\[31\]~0clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.602 ns" { angka[31]~0 angka[31]~0clkctrl } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.198 ns) + CELL(0.322 ns) 4.503 ns angka\[0\]\$latch 4 REG LCCOMB_X33_Y10_N12 1 " "Info: 4: + IC(1.198 ns) + CELL(0.322 ns) = 4.503 ns; Loc. = LCCOMB_X33_Y10_N12; Fanout = 1; REG Node = 'angka\[0\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.520 ns" { angka[31]~0clkctrl angka[0]$latch } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.558 ns ( 34.60 % ) " "Info: Total cell delay = 1.558 ns ( 34.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.945 ns ( 65.40 % ) " "Info: Total interconnect delay = 2.945 ns ( 65.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.503 ns" { modeSin angka[31]~0 angka[31]~0clkctrl angka[0]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.503 ns" { modeSin {} modeSin~combout {} angka[31]~0 {} angka[31]~0clkctrl {} angka[0]$latch {} } { 0.000ns 0.000ns 1.145ns 0.602ns 1.198ns } { 0.000ns 0.914ns 0.322ns 0.000ns 0.322ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "modeSin source 4.504 ns - Longest register " "Info: - Longest clock path from clock \"modeSin\" to source register is 4.504 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.914 ns) 0.914 ns modeSin 1 CLK PIN_137 33 " "Info: 1: + IC(0.000 ns) + CELL(0.914 ns) = 0.914 ns; Loc. = PIN_137; Fanout = 33; CLK Node = 'modeSin'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { modeSin } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.145 ns) + CELL(0.322 ns) 2.381 ns angka\[31\]~0 2 COMB LCCOMB_X33_Y10_N14 3 " "Info: 2: + IC(1.145 ns) + CELL(0.322 ns) = 2.381 ns; Loc. = LCCOMB_X33_Y10_N14; Fanout = 3; COMB Node = 'angka\[31\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.467 ns" { modeSin angka[31]~0 } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.602 ns) + CELL(0.000 ns) 2.983 ns angka\[31\]~0clkctrl 3 COMB CLKCTRL_G4 64 " "Info: 3: + IC(0.602 ns) + CELL(0.000 ns) = 2.983 ns; Loc. = CLKCTRL_G4; Fanout = 64; COMB Node = 'angka\[31\]~0clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.602 ns" { angka[31]~0 angka[31]~0clkctrl } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.202 ns) + CELL(0.319 ns) 4.504 ns angkaTemp\[30\] 4 REG LCCOMB_X33_Y10_N0 1 " "Info: 4: + IC(1.202 ns) + CELL(0.319 ns) = 4.504 ns; Loc. = LCCOMB_X33_Y10_N0; Fanout = 1; REG Node = 'angkaTemp\[30\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.521 ns" { angka[31]~0clkctrl angkaTemp[30] } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.555 ns ( 34.52 % ) " "Info: Total cell delay = 1.555 ns ( 34.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.949 ns ( 65.48 % ) " "Info: Total interconnect delay = 2.949 ns ( 65.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.504 ns" { modeSin angka[31]~0 angka[31]~0clkctrl angkaTemp[30] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.504 ns" { modeSin {} modeSin~combout {} angka[31]~0 {} angka[31]~0clkctrl {} angkaTemp[30] {} } { 0.000ns 0.000ns 1.145ns 0.602ns 1.202ns } { 0.000ns 0.914ns 0.322ns 0.000ns 0.319ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.503 ns" { modeSin angka[31]~0 angka[31]~0clkctrl angka[0]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.503 ns" { modeSin {} modeSin~combout {} angka[31]~0 {} angka[31]~0clkctrl {} angka[0]$latch {} } { 0.000ns 0.000ns 1.145ns 0.602ns 1.198ns } { 0.000ns 0.914ns 0.322ns 0.000ns 0.322ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.504 ns" { modeSin angka[31]~0 angka[31]~0clkctrl angkaTemp[30] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.504 ns" { modeSin {} modeSin~combout {} angka[31]~0 {} angka[31]~0clkctrl {} angkaTemp[30] {} } { 0.000ns 0.000ns 1.145ns 0.602ns 1.202ns } { 0.000ns 0.914ns 0.322ns 0.000ns 0.319ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.376 ns + " "Info: + Micro setup delay of destination is 1.376 ns" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.472 ns" { angkaTemp[30] angka[0]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.472 ns" { angkaTemp[30] {} angka[0]$latch {} } { 0.000ns 0.294ns } { 0.000ns 0.178ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.503 ns" { modeSin angka[31]~0 angka[31]~0clkctrl angka[0]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.503 ns" { modeSin {} modeSin~combout {} angka[31]~0 {} angka[31]~0clkctrl {} angka[0]$latch {} } { 0.000ns 0.000ns 1.145ns 0.602ns 1.198ns } { 0.000ns 0.914ns 0.322ns 0.000ns 0.322ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.504 ns" { modeSin angka[31]~0 angka[31]~0clkctrl angkaTemp[30] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.504 ns" { modeSin {} modeSin~combout {} angka[31]~0 {} angka[31]~0clkctrl {} angkaTemp[30] {} } { 0.000ns 0.000ns 1.145ns 0.602ns 1.202ns } { 0.000ns 0.914ns 0.322ns 0.000ns 0.319ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { angka[0]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { angka[0]$latch {} } {  } {  } "" } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "regisX:blokRegisX\|outputRegister\[22\] subtractor:blokSubtractor\|b\[21\] clk 5.024 ns " "Info: Found hold time violation between source  pin or register \"regisX:blokRegisX\|outputRegister\[22\]\" and destination pin or register \"subtractor:blokSubtractor\|b\[21\]\" for clock \"clk\" (Hold time is 5.024 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "6.482 ns + Largest " "Info: + Largest clock skew is 6.482 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 9.090 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 9.090 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.066 ns) 1.066 ns clk 1 CLK PIN_23 4 " "Info: 1: + IC(0.000 ns) + CELL(1.066 ns) = 1.066 ns; Loc. = PIN_23; Fanout = 4; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.759 ns) + CELL(0.879 ns) 3.704 ns fsm:TOFSM\|currentState.s2 2 REG LCFF_X33_Y10_N9 2 " "Info: 2: + IC(1.759 ns) + CELL(0.879 ns) = 3.704 ns; Loc. = LCFF_X33_Y10_N9; Fanout = 2; REG Node = 'fsm:TOFSM\|currentState.s2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.638 ns" { clk fsm:TOFSM|currentState.s2 } "NODE_NAME" } } { "fsm.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/fsm.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.371 ns) + CELL(0.278 ns) 4.353 ns fsm:TOFSM\|en_Subtractor 3 COMB LCCOMB_X33_Y10_N6 6 " "Info: 3: + IC(0.371 ns) + CELL(0.278 ns) = 4.353 ns; Loc. = LCCOMB_X33_Y10_N6; Fanout = 6; COMB Node = 'fsm:TOFSM\|en_Subtractor'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.649 ns" { fsm:TOFSM|currentState.s2 fsm:TOFSM|en_Subtractor } "NODE_NAME" } } { "fsm.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/fsm.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.178 ns) 5.358 ns subtractor:blokSubtractor\|kCount\[0\] 4 REG LCCOMB_X32_Y10_N6 101 " "Info: 4: + IC(0.827 ns) + CELL(0.178 ns) = 5.358 ns; Loc. = LCCOMB_X32_Y10_N6; Fanout = 101; REG Node = 'subtractor:blokSubtractor\|kCount\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.005 ns" { fsm:TOFSM|en_Subtractor subtractor:blokSubtractor|kCount[0] } "NODE_NAME" } } { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.545 ns) + CELL(0.521 ns) 6.424 ns subtractor:blokSubtractor\|b\[0\]~12 5 COMB LCCOMB_X33_Y10_N24 1 " "Info: 5: + IC(0.545 ns) + CELL(0.521 ns) = 6.424 ns; Loc. = LCCOMB_X33_Y10_N24; Fanout = 1; COMB Node = 'subtractor:blokSubtractor\|b\[0\]~12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.066 ns" { subtractor:blokSubtractor|kCount[0] subtractor:blokSubtractor|b[0]~12 } "NODE_NAME" } } { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.304 ns) + CELL(0.319 ns) 7.047 ns subtractor:blokSubtractor\|b\[0\]~13 6 COMB LCCOMB_X33_Y10_N22 1 " "Info: 6: + IC(0.304 ns) + CELL(0.319 ns) = 7.047 ns; Loc. = LCCOMB_X33_Y10_N22; Fanout = 1; COMB Node = 'subtractor:blokSubtractor\|b\[0\]~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.623 ns" { subtractor:blokSubtractor|b[0]~12 subtractor:blokSubtractor|b[0]~13 } "NODE_NAME" } } { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.641 ns) + CELL(0.000 ns) 7.688 ns subtractor:blokSubtractor\|b\[0\]~13clkctrl 7 COMB CLKCTRL_G6 62 " "Info: 7: + IC(0.641 ns) + CELL(0.000 ns) = 7.688 ns; Loc. = CLKCTRL_G6; Fanout = 62; COMB Node = 'subtractor:blokSubtractor\|b\[0\]~13clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.641 ns" { subtractor:blokSubtractor|b[0]~13 subtractor:blokSubtractor|b[0]~13clkctrl } "NODE_NAME" } } { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.224 ns) + CELL(0.178 ns) 9.090 ns subtractor:blokSubtractor\|b\[21\] 8 REG LCCOMB_X14_Y9_N4 7 " "Info: 8: + IC(1.224 ns) + CELL(0.178 ns) = 9.090 ns; Loc. = LCCOMB_X14_Y9_N4; Fanout = 7; REG Node = 'subtractor:blokSubtractor\|b\[21\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.402 ns" { subtractor:blokSubtractor|b[0]~13clkctrl subtractor:blokSubtractor|b[21] } "NODE_NAME" } } { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.419 ns ( 37.61 % ) " "Info: Total cell delay = 3.419 ns ( 37.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.671 ns ( 62.39 % ) " "Info: Total interconnect delay = 5.671 ns ( 62.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.090 ns" { clk fsm:TOFSM|currentState.s2 fsm:TOFSM|en_Subtractor subtractor:blokSubtractor|kCount[0] subtractor:blokSubtractor|b[0]~12 subtractor:blokSubtractor|b[0]~13 subtractor:blokSubtractor|b[0]~13clkctrl subtractor:blokSubtractor|b[21] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.090 ns" { clk {} clk~combout {} fsm:TOFSM|currentState.s2 {} fsm:TOFSM|en_Subtractor {} subtractor:blokSubtractor|kCount[0] {} subtractor:blokSubtractor|b[0]~12 {} subtractor:blokSubtractor|b[0]~13 {} subtractor:blokSubtractor|b[0]~13clkctrl {} subtractor:blokSubtractor|b[21] {} } { 0.000ns 0.000ns 1.759ns 0.371ns 0.827ns 0.545ns 0.304ns 0.641ns 1.224ns } { 0.000ns 1.066ns 0.879ns 0.278ns 0.178ns 0.521ns 0.319ns 0.000ns 0.178ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.608 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 2.608 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.066 ns) 1.066 ns clk 1 CLK PIN_23 4 " "Info: 1: + IC(0.000 ns) + CELL(1.066 ns) = 1.066 ns; Loc. = PIN_23; Fanout = 4; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.128 ns) + CELL(0.000 ns) 1.194 ns clk~clkctrl 2 COMB CLKCTRL_G2 104 " "Info: 2: + IC(0.128 ns) + CELL(0.000 ns) = 1.194 ns; Loc. = CLKCTRL_G2; Fanout = 104; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.128 ns" { clk clk~clkctrl } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.812 ns) + CELL(0.602 ns) 2.608 ns regisX:blokRegisX\|outputRegister\[22\] 3 REG LCFF_X14_Y9_N9 9 " "Info: 3: + IC(0.812 ns) + CELL(0.602 ns) = 2.608 ns; Loc. = LCFF_X14_Y9_N9; Fanout = 9; REG Node = 'regisX:blokRegisX\|outputRegister\[22\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.414 ns" { clk~clkctrl regisX:blokRegisX|outputRegister[22] } "NODE_NAME" } } { "regisX.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regisX.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.668 ns ( 63.96 % ) " "Info: Total cell delay = 1.668 ns ( 63.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.940 ns ( 36.04 % ) " "Info: Total interconnect delay = 0.940 ns ( 36.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.608 ns" { clk clk~clkctrl regisX:blokRegisX|outputRegister[22] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.608 ns" { clk {} clk~combout {} clk~clkctrl {} regisX:blokRegisX|outputRegister[22] {} } { 0.000ns 0.000ns 0.128ns 0.812ns } { 0.000ns 1.066ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.090 ns" { clk fsm:TOFSM|currentState.s2 fsm:TOFSM|en_Subtractor subtractor:blokSubtractor|kCount[0] subtractor:blokSubtractor|b[0]~12 subtractor:blokSubtractor|b[0]~13 subtractor:blokSubtractor|b[0]~13clkctrl subtractor:blokSubtractor|b[21] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.090 ns" { clk {} clk~combout {} fsm:TOFSM|currentState.s2 {} fsm:TOFSM|en_Subtractor {} subtractor:blokSubtractor|kCount[0] {} subtractor:blokSubtractor|b[0]~12 {} subtractor:blokSubtractor|b[0]~13 {} subtractor:blokSubtractor|b[0]~13clkctrl {} subtractor:blokSubtractor|b[21] {} } { 0.000ns 0.000ns 1.759ns 0.371ns 0.827ns 0.545ns 0.304ns 0.641ns 1.224ns } { 0.000ns 1.066ns 0.879ns 0.278ns 0.178ns 0.521ns 0.319ns 0.000ns 0.178ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.608 ns" { clk clk~clkctrl regisX:blokRegisX|outputRegister[22] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.608 ns" { clk {} clk~combout {} clk~clkctrl {} regisX:blokRegisX|outputRegister[22] {} } { 0.000ns 0.000ns 0.128ns 0.812ns } { 0.000ns 1.066ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "regisX.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regisX.vhd" 27 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.181 ns - Shortest register register " "Info: - Shortest register to register delay is 1.181 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns regisX:blokRegisX\|outputRegister\[22\] 1 REG LCFF_X14_Y9_N9 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y9_N9; Fanout = 9; REG Node = 'regisX:blokRegisX\|outputRegister\[22\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { regisX:blokRegisX|outputRegister[22] } "NODE_NAME" } } { "regisX.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regisX.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.358 ns) 0.358 ns subtractor:blokSubtractor\|b\[21\]~129 2 COMB LCCOMB_X14_Y9_N8 1 " "Info: 2: + IC(0.000 ns) + CELL(0.358 ns) = 0.358 ns; Loc. = LCCOMB_X14_Y9_N8; Fanout = 1; COMB Node = 'subtractor:blokSubtractor\|b\[21\]~129'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.358 ns" { regisX:blokRegisX|outputRegister[22] subtractor:blokSubtractor|b[21]~129 } "NODE_NAME" } } { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.302 ns) + CELL(0.521 ns) 1.181 ns subtractor:blokSubtractor\|b\[21\] 3 REG LCCOMB_X14_Y9_N4 7 " "Info: 3: + IC(0.302 ns) + CELL(0.521 ns) = 1.181 ns; Loc. = LCCOMB_X14_Y9_N4; Fanout = 7; REG Node = 'subtractor:blokSubtractor\|b\[21\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.823 ns" { subtractor:blokSubtractor|b[21]~129 subtractor:blokSubtractor|b[21] } "NODE_NAME" } } { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.879 ns ( 74.43 % ) " "Info: Total cell delay = 0.879 ns ( 74.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.302 ns ( 25.57 % ) " "Info: Total interconnect delay = 0.302 ns ( 25.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.181 ns" { regisX:blokRegisX|outputRegister[22] subtractor:blokSubtractor|b[21]~129 subtractor:blokSubtractor|b[21] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.181 ns" { regisX:blokRegisX|outputRegister[22] {} subtractor:blokSubtractor|b[21]~129 {} subtractor:blokSubtractor|b[21] {} } { 0.000ns 0.000ns 0.302ns } { 0.000ns 0.358ns 0.521ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "regisX.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regisX.vhd" 27 -1 0 } } { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.090 ns" { clk fsm:TOFSM|currentState.s2 fsm:TOFSM|en_Subtractor subtractor:blokSubtractor|kCount[0] subtractor:blokSubtractor|b[0]~12 subtractor:blokSubtractor|b[0]~13 subtractor:blokSubtractor|b[0]~13clkctrl subtractor:blokSubtractor|b[21] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.090 ns" { clk {} clk~combout {} fsm:TOFSM|currentState.s2 {} fsm:TOFSM|en_Subtractor {} subtractor:blokSubtractor|kCount[0] {} subtractor:blokSubtractor|b[0]~12 {} subtractor:blokSubtractor|b[0]~13 {} subtractor:blokSubtractor|b[0]~13clkctrl {} subtractor:blokSubtractor|b[21] {} } { 0.000ns 0.000ns 1.759ns 0.371ns 0.827ns 0.545ns 0.304ns 0.641ns 1.224ns } { 0.000ns 1.066ns 0.879ns 0.278ns 0.178ns 0.521ns 0.319ns 0.000ns 0.178ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.608 ns" { clk clk~clkctrl regisX:blokRegisX|outputRegister[22] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.608 ns" { clk {} clk~combout {} clk~clkctrl {} regisX:blokRegisX|outputRegister[22] {} } { 0.000ns 0.000ns 0.128ns 0.812ns } { 0.000ns 1.066ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.181 ns" { regisX:blokRegisX|outputRegister[22] subtractor:blokSubtractor|b[21]~129 subtractor:blokSubtractor|b[21] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.181 ns" { regisX:blokRegisX|outputRegister[22] {} subtractor:blokSubtractor|b[21]~129 {} subtractor:blokSubtractor|b[21] {} } { 0.000ns 0.000ns 0.302ns } { 0.000ns 0.358ns 0.521ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "subtractor:blokSubtractor\|x_outTemp\[32\] Sudut\[1\] clk 9.306 ns register " "Info: tsu for register \"subtractor:blokSubtractor\|x_outTemp\[32\]\" (data pin = \"Sudut\[1\]\", clock pin = \"clk\") is 9.306 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "14.527 ns + Longest pin register " "Info: + Longest pin to register delay is 14.527 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.893 ns) 0.893 ns Sudut\[1\] 1 PIN PIN_92 1 " "Info: 1: + IC(0.000 ns) + CELL(0.893 ns) = 0.893 ns; Loc. = PIN_92; Fanout = 1; PIN Node = 'Sudut\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sudut[1] } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.010 ns) + CELL(0.517 ns) 7.420 ns comparator:blokKomparator\|LessThan0~3 2 COMB LCCOMB_X23_Y8_N2 1 " "Info: 2: + IC(6.010 ns) + CELL(0.517 ns) = 7.420 ns; Loc. = LCCOMB_X23_Y8_N2; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.527 ns" { Sudut[1] comparator:blokKomparator|LessThan0~3 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 7.500 ns comparator:blokKomparator\|LessThan0~5 3 COMB LCCOMB_X23_Y8_N4 1 " "Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 7.500 ns; Loc. = LCCOMB_X23_Y8_N4; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~3 comparator:blokKomparator|LessThan0~5 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 7.580 ns comparator:blokKomparator\|LessThan0~7 4 COMB LCCOMB_X23_Y8_N6 1 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 7.580 ns; Loc. = LCCOMB_X23_Y8_N6; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~5 comparator:blokKomparator|LessThan0~7 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 7.660 ns comparator:blokKomparator\|LessThan0~9 5 COMB LCCOMB_X23_Y8_N8 1 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 7.660 ns; Loc. = LCCOMB_X23_Y8_N8; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~7 comparator:blokKomparator|LessThan0~9 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 7.740 ns comparator:blokKomparator\|LessThan0~11 6 COMB LCCOMB_X23_Y8_N10 1 " "Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 7.740 ns; Loc. = LCCOMB_X23_Y8_N10; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~9 comparator:blokKomparator|LessThan0~11 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 7.820 ns comparator:blokKomparator\|LessThan0~13 7 COMB LCCOMB_X23_Y8_N12 1 " "Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 7.820 ns; Loc. = LCCOMB_X23_Y8_N12; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~11 comparator:blokKomparator|LessThan0~13 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 7.994 ns comparator:blokKomparator\|LessThan0~15 8 COMB LCCOMB_X23_Y8_N14 1 " "Info: 8: + IC(0.000 ns) + CELL(0.174 ns) = 7.994 ns; Loc. = LCCOMB_X23_Y8_N14; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { comparator:blokKomparator|LessThan0~13 comparator:blokKomparator|LessThan0~15 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.074 ns comparator:blokKomparator\|LessThan0~17 9 COMB LCCOMB_X23_Y8_N16 1 " "Info: 9: + IC(0.000 ns) + CELL(0.080 ns) = 8.074 ns; Loc. = LCCOMB_X23_Y8_N16; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~15 comparator:blokKomparator|LessThan0~17 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.154 ns comparator:blokKomparator\|LessThan0~19 10 COMB LCCOMB_X23_Y8_N18 1 " "Info: 10: + IC(0.000 ns) + CELL(0.080 ns) = 8.154 ns; Loc. = LCCOMB_X23_Y8_N18; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~17 comparator:blokKomparator|LessThan0~19 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.234 ns comparator:blokKomparator\|LessThan0~21 11 COMB LCCOMB_X23_Y8_N20 1 " "Info: 11: + IC(0.000 ns) + CELL(0.080 ns) = 8.234 ns; Loc. = LCCOMB_X23_Y8_N20; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~19 comparator:blokKomparator|LessThan0~21 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.314 ns comparator:blokKomparator\|LessThan0~23 12 COMB LCCOMB_X23_Y8_N22 1 " "Info: 12: + IC(0.000 ns) + CELL(0.080 ns) = 8.314 ns; Loc. = LCCOMB_X23_Y8_N22; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~23'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~21 comparator:blokKomparator|LessThan0~23 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.394 ns comparator:blokKomparator\|LessThan0~25 13 COMB LCCOMB_X23_Y8_N24 1 " "Info: 13: + IC(0.000 ns) + CELL(0.080 ns) = 8.394 ns; Loc. = LCCOMB_X23_Y8_N24; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~23 comparator:blokKomparator|LessThan0~25 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.474 ns comparator:blokKomparator\|LessThan0~27 14 COMB LCCOMB_X23_Y8_N26 1 " "Info: 14: + IC(0.000 ns) + CELL(0.080 ns) = 8.474 ns; Loc. = LCCOMB_X23_Y8_N26; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~25 comparator:blokKomparator|LessThan0~27 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.554 ns comparator:blokKomparator\|LessThan0~29 15 COMB LCCOMB_X23_Y8_N28 1 " "Info: 15: + IC(0.000 ns) + CELL(0.080 ns) = 8.554 ns; Loc. = LCCOMB_X23_Y8_N28; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~29'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~27 comparator:blokKomparator|LessThan0~29 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 8.715 ns comparator:blokKomparator\|LessThan0~31 16 COMB LCCOMB_X23_Y8_N30 1 " "Info: 16: + IC(0.000 ns) + CELL(0.161 ns) = 8.715 ns; Loc. = LCCOMB_X23_Y8_N30; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~31'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { comparator:blokKomparator|LessThan0~29 comparator:blokKomparator|LessThan0~31 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.795 ns comparator:blokKomparator\|LessThan0~33 17 COMB LCCOMB_X23_Y7_N0 1 " "Info: 17: + IC(0.000 ns) + CELL(0.080 ns) = 8.795 ns; Loc. = LCCOMB_X23_Y7_N0; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~33'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~31 comparator:blokKomparator|LessThan0~33 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.875 ns comparator:blokKomparator\|LessThan0~35 18 COMB LCCOMB_X23_Y7_N2 1 " "Info: 18: + IC(0.000 ns) + CELL(0.080 ns) = 8.875 ns; Loc. = LCCOMB_X23_Y7_N2; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~35'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~33 comparator:blokKomparator|LessThan0~35 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.955 ns comparator:blokKomparator\|LessThan0~37 19 COMB LCCOMB_X23_Y7_N4 1 " "Info: 19: + IC(0.000 ns) + CELL(0.080 ns) = 8.955 ns; Loc. = LCCOMB_X23_Y7_N4; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~37'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~35 comparator:blokKomparator|LessThan0~37 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.035 ns comparator:blokKomparator\|LessThan0~39 20 COMB LCCOMB_X23_Y7_N6 1 " "Info: 20: + IC(0.000 ns) + CELL(0.080 ns) = 9.035 ns; Loc. = LCCOMB_X23_Y7_N6; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~39'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~37 comparator:blokKomparator|LessThan0~39 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.115 ns comparator:blokKomparator\|LessThan0~41 21 COMB LCCOMB_X23_Y7_N8 1 " "Info: 21: + IC(0.000 ns) + CELL(0.080 ns) = 9.115 ns; Loc. = LCCOMB_X23_Y7_N8; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~41'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~39 comparator:blokKomparator|LessThan0~41 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.195 ns comparator:blokKomparator\|LessThan0~43 22 COMB LCCOMB_X23_Y7_N10 1 " "Info: 22: + IC(0.000 ns) + CELL(0.080 ns) = 9.195 ns; Loc. = LCCOMB_X23_Y7_N10; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~43'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~41 comparator:blokKomparator|LessThan0~43 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.275 ns comparator:blokKomparator\|LessThan0~45 23 COMB LCCOMB_X23_Y7_N12 1 " "Info: 23: + IC(0.000 ns) + CELL(0.080 ns) = 9.275 ns; Loc. = LCCOMB_X23_Y7_N12; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~45'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~43 comparator:blokKomparator|LessThan0~45 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 9.449 ns comparator:blokKomparator\|LessThan0~47 24 COMB LCCOMB_X23_Y7_N14 1 " "Info: 24: + IC(0.000 ns) + CELL(0.174 ns) = 9.449 ns; Loc. = LCCOMB_X23_Y7_N14; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~47'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { comparator:blokKomparator|LessThan0~45 comparator:blokKomparator|LessThan0~47 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.529 ns comparator:blokKomparator\|LessThan0~49 25 COMB LCCOMB_X23_Y7_N16 1 " "Info: 25: + IC(0.000 ns) + CELL(0.080 ns) = 9.529 ns; Loc. = LCCOMB_X23_Y7_N16; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~49'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~47 comparator:blokKomparator|LessThan0~49 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.609 ns comparator:blokKomparator\|LessThan0~51 26 COMB LCCOMB_X23_Y7_N18 1 " "Info: 26: + IC(0.000 ns) + CELL(0.080 ns) = 9.609 ns; Loc. = LCCOMB_X23_Y7_N18; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~51'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~49 comparator:blokKomparator|LessThan0~51 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.689 ns comparator:blokKomparator\|LessThan0~53 27 COMB LCCOMB_X23_Y7_N20 1 " "Info: 27: + IC(0.000 ns) + CELL(0.080 ns) = 9.689 ns; Loc. = LCCOMB_X23_Y7_N20; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~53'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~51 comparator:blokKomparator|LessThan0~53 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.769 ns comparator:blokKomparator\|LessThan0~55 28 COMB LCCOMB_X23_Y7_N22 1 " "Info: 28: + IC(0.000 ns) + CELL(0.080 ns) = 9.769 ns; Loc. = LCCOMB_X23_Y7_N22; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~55'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~53 comparator:blokKomparator|LessThan0~55 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.849 ns comparator:blokKomparator\|LessThan0~57 29 COMB LCCOMB_X23_Y7_N24 1 " "Info: 29: + IC(0.000 ns) + CELL(0.080 ns) = 9.849 ns; Loc. = LCCOMB_X23_Y7_N24; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~57'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~55 comparator:blokKomparator|LessThan0~57 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.929 ns comparator:blokKomparator\|LessThan0~59 30 COMB LCCOMB_X23_Y7_N26 1 " "Info: 30: + IC(0.000 ns) + CELL(0.080 ns) = 9.929 ns; Loc. = LCCOMB_X23_Y7_N26; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~59'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~57 comparator:blokKomparator|LessThan0~59 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.009 ns comparator:blokKomparator\|LessThan0~61 31 COMB LCCOMB_X23_Y7_N28 1 " "Info: 31: + IC(0.000 ns) + CELL(0.080 ns) = 10.009 ns; Loc. = LCCOMB_X23_Y7_N28; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~61'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~59 comparator:blokKomparator|LessThan0~61 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 10.467 ns comparator:blokKomparator\|LessThan0~62 32 COMB LCCOMB_X23_Y7_N30 147 " "Info: 32: + IC(0.000 ns) + CELL(0.458 ns) = 10.467 ns; Loc. = LCCOMB_X23_Y7_N30; Fanout = 147; COMB Node = 'comparator:blokKomparator\|LessThan0~62'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { comparator:blokKomparator|LessThan0~61 comparator:blokKomparator|LessThan0~62 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.548 ns) + CELL(0.178 ns) 12.193 ns subtractor:blokSubtractor\|x_outTemp\[32\]~62 33 COMB LCCOMB_X15_Y4_N24 1 " "Info: 33: + IC(1.548 ns) + CELL(0.178 ns) = 12.193 ns; Loc. = LCCOMB_X15_Y4_N24; Fanout = 1; COMB Node = 'subtractor:blokSubtractor\|x_outTemp\[32\]~62'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.726 ns" { comparator:blokKomparator|LessThan0~62 subtractor:blokSubtractor|x_outTemp[32]~62 } "NODE_NAME" } } { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.322 ns) 12.820 ns subtractor:blokSubtractor\|x_outTemp\[32\]~63 34 COMB LCCOMB_X15_Y4_N18 1 " "Info: 34: + IC(0.305 ns) + CELL(0.322 ns) = 12.820 ns; Loc. = LCCOMB_X15_Y4_N18; Fanout = 1; COMB Node = 'subtractor:blokSubtractor\|x_outTemp\[32\]~63'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.627 ns" { subtractor:blokSubtractor|x_outTemp[32]~62 subtractor:blokSubtractor|x_outTemp[32]~63 } "NODE_NAME" } } { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.529 ns) + CELL(0.178 ns) 14.527 ns subtractor:blokSubtractor\|x_outTemp\[32\] 35 REG LCCOMB_X13_Y10_N18 1 " "Info: 35: + IC(1.529 ns) + CELL(0.178 ns) = 14.527 ns; Loc. = LCCOMB_X13_Y10_N18; Fanout = 1; REG Node = 'subtractor:blokSubtractor\|x_outTemp\[32\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.707 ns" { subtractor:blokSubtractor|x_outTemp[32]~63 subtractor:blokSubtractor|x_outTemp[32] } "NODE_NAME" } } { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.135 ns ( 35.35 % ) " "Info: Total cell delay = 5.135 ns ( 35.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.392 ns ( 64.65 % ) " "Info: Total interconnect delay = 9.392 ns ( 64.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.527 ns" { Sudut[1] comparator:blokKomparator|LessThan0~3 comparator:blokKomparator|LessThan0~5 comparator:blokKomparator|LessThan0~7 comparator:blokKomparator|LessThan0~9 comparator:blokKomparator|LessThan0~11 comparator:blokKomparator|LessThan0~13 comparator:blokKomparator|LessThan0~15 comparator:blokKomparator|LessThan0~17 comparator:blokKomparator|LessThan0~19 comparator:blokKomparator|LessThan0~21 comparator:blokKomparator|LessThan0~23 comparator:blokKomparator|LessThan0~25 comparator:blokKomparator|LessThan0~27 comparator:blokKomparator|LessThan0~29 comparator:blokKomparator|LessThan0~31 comparator:blokKomparator|LessThan0~33 comparator:blokKomparator|LessThan0~35 comparator:blokKomparator|LessThan0~37 comparator:blokKomparator|LessThan0~39 comparator:blokKomparator|LessThan0~41 comparator:blokKomparator|LessThan0~43 comparator:blokKomparator|LessThan0~45 comparator:blokKomparator|LessThan0~47 comparator:blokKomparator|LessThan0~49 comparator:blokKomparator|LessThan0~51 comparator:blokKomparator|LessThan0~53 comparator:blokKomparator|LessThan0~55 comparator:blokKomparator|LessThan0~57 comparator:blokKomparator|LessThan0~59 comparator:blokKomparator|LessThan0~61 comparator:blokKomparator|LessThan0~62 subtractor:blokSubtractor|x_outTemp[32]~62 subtractor:blokSubtractor|x_outTemp[32]~63 subtractor:blokSubtractor|x_outTemp[32] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "14.527 ns" { Sudut[1] {} Sudut[1]~combout {} comparator:blokKomparator|LessThan0~3 {} comparator:blokKomparator|LessThan0~5 {} comparator:blokKomparator|LessThan0~7 {} comparator:blokKomparator|LessThan0~9 {} comparator:blokKomparator|LessThan0~11 {} comparator:blokKomparator|LessThan0~13 {} comparator:blokKomparator|LessThan0~15 {} comparator:blokKomparator|LessThan0~17 {} comparator:blokKomparator|LessThan0~19 {} comparator:blokKomparator|LessThan0~21 {} comparator:blokKomparator|LessThan0~23 {} comparator:blokKomparator|LessThan0~25 {} comparator:blokKomparator|LessThan0~27 {} comparator:blokKomparator|LessThan0~29 {} comparator:blokKomparator|LessThan0~31 {} comparator:blokKomparator|LessThan0~33 {} comparator:blokKomparator|LessThan0~35 {} comparator:blokKomparator|LessThan0~37 {} comparator:blokKomparator|LessThan0~39 {} comparator:blokKomparator|LessThan0~41 {} comparator:blokKomparator|LessThan0~43 {} comparator:blokKomparator|LessThan0~45 {} comparator:blokKomparator|LessThan0~47 {} comparator:blokKomparator|LessThan0~49 {} comparator:blokKomparator|LessThan0~51 {} comparator:blokKomparator|LessThan0~53 {} comparator:blokKomparator|LessThan0~55 {} comparator:blokKomparator|LessThan0~57 {} comparator:blokKomparator|LessThan0~59 {} comparator:blokKomparator|LessThan0~61 {} comparator:blokKomparator|LessThan0~62 {} subtractor:blokSubtractor|x_outTemp[32]~62 {} subtractor:blokSubtractor|x_outTemp[32]~63 {} subtractor:blokSubtractor|x_outTemp[32] {} } { 0.000ns 0.000ns 6.010ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.548ns 0.305ns 1.529ns } { 0.000ns 0.893ns 0.517ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.178ns 0.322ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.141 ns + " "Info: + Micro setup delay of destination is 1.141 ns" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.362 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 6.362 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.066 ns) 1.066 ns clk 1 CLK PIN_23 4 " "Info: 1: + IC(0.000 ns) + CELL(1.066 ns) = 1.066 ns; Loc. = PIN_23; Fanout = 4; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.759 ns) + CELL(0.879 ns) 3.704 ns fsm:TOFSM\|currentState.s1 2 REG LCFF_X33_Y10_N11 2 " "Info: 2: + IC(1.759 ns) + CELL(0.879 ns) = 3.704 ns; Loc. = LCFF_X33_Y10_N11; Fanout = 2; REG Node = 'fsm:TOFSM\|currentState.s1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.638 ns" { clk fsm:TOFSM|currentState.s1 } "NODE_NAME" } } { "fsm.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/fsm.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.359 ns) + CELL(0.178 ns) 4.241 ns fsm:TOFSM\|en_Subtractor 3 COMB LCCOMB_X33_Y10_N6 6 " "Info: 3: + IC(0.359 ns) + CELL(0.178 ns) = 4.241 ns; Loc. = LCCOMB_X33_Y10_N6; Fanout = 6; COMB Node = 'fsm:TOFSM\|en_Subtractor'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.537 ns" { fsm:TOFSM|currentState.s1 fsm:TOFSM|en_Subtractor } "NODE_NAME" } } { "fsm.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/fsm.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.609 ns) + CELL(0.000 ns) 4.850 ns fsm:TOFSM\|en_Subtractor~clkctrl 4 COMB CLKCTRL_G5 222 " "Info: 4: + IC(0.609 ns) + CELL(0.000 ns) = 4.850 ns; Loc. = CLKCTRL_G5; Fanout = 222; COMB Node = 'fsm:TOFSM\|en_Subtractor~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.609 ns" { fsm:TOFSM|en_Subtractor fsm:TOFSM|en_Subtractor~clkctrl } "NODE_NAME" } } { "fsm.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/fsm.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.193 ns) + CELL(0.319 ns) 6.362 ns subtractor:blokSubtractor\|x_outTemp\[32\] 5 REG LCCOMB_X13_Y10_N18 1 " "Info: 5: + IC(1.193 ns) + CELL(0.319 ns) = 6.362 ns; Loc. = LCCOMB_X13_Y10_N18; Fanout = 1; REG Node = 'subtractor:blokSubtractor\|x_outTemp\[32\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.512 ns" { fsm:TOFSM|en_Subtractor~clkctrl subtractor:blokSubtractor|x_outTemp[32] } "NODE_NAME" } } { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.442 ns ( 38.38 % ) " "Info: Total cell delay = 2.442 ns ( 38.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.920 ns ( 61.62 % ) " "Info: Total interconnect delay = 3.920 ns ( 61.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.362 ns" { clk fsm:TOFSM|currentState.s1 fsm:TOFSM|en_Subtractor fsm:TOFSM|en_Subtractor~clkctrl subtractor:blokSubtractor|x_outTemp[32] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.362 ns" { clk {} clk~combout {} fsm:TOFSM|currentState.s1 {} fsm:TOFSM|en_Subtractor {} fsm:TOFSM|en_Subtractor~clkctrl {} subtractor:blokSubtractor|x_outTemp[32] {} } { 0.000ns 0.000ns 1.759ns 0.359ns 0.609ns 1.193ns } { 0.000ns 1.066ns 0.879ns 0.178ns 0.000ns 0.319ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.527 ns" { Sudut[1] comparator:blokKomparator|LessThan0~3 comparator:blokKomparator|LessThan0~5 comparator:blokKomparator|LessThan0~7 comparator:blokKomparator|LessThan0~9 comparator:blokKomparator|LessThan0~11 comparator:blokKomparator|LessThan0~13 comparator:blokKomparator|LessThan0~15 comparator:blokKomparator|LessThan0~17 comparator:blokKomparator|LessThan0~19 comparator:blokKomparator|LessThan0~21 comparator:blokKomparator|LessThan0~23 comparator:blokKomparator|LessThan0~25 comparator:blokKomparator|LessThan0~27 comparator:blokKomparator|LessThan0~29 comparator:blokKomparator|LessThan0~31 comparator:blokKomparator|LessThan0~33 comparator:blokKomparator|LessThan0~35 comparator:blokKomparator|LessThan0~37 comparator:blokKomparator|LessThan0~39 comparator:blokKomparator|LessThan0~41 comparator:blokKomparator|LessThan0~43 comparator:blokKomparator|LessThan0~45 comparator:blokKomparator|LessThan0~47 comparator:blokKomparator|LessThan0~49 comparator:blokKomparator|LessThan0~51 comparator:blokKomparator|LessThan0~53 comparator:blokKomparator|LessThan0~55 comparator:blokKomparator|LessThan0~57 comparator:blokKomparator|LessThan0~59 comparator:blokKomparator|LessThan0~61 comparator:blokKomparator|LessThan0~62 subtractor:blokSubtractor|x_outTemp[32]~62 subtractor:blokSubtractor|x_outTemp[32]~63 subtractor:blokSubtractor|x_outTemp[32] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "14.527 ns" { Sudut[1] {} Sudut[1]~combout {} comparator:blokKomparator|LessThan0~3 {} comparator:blokKomparator|LessThan0~5 {} comparator:blokKomparator|LessThan0~7 {} comparator:blokKomparator|LessThan0~9 {} comparator:blokKomparator|LessThan0~11 {} comparator:blokKomparator|LessThan0~13 {} comparator:blokKomparator|LessThan0~15 {} comparator:blokKomparator|LessThan0~17 {} comparator:blokKomparator|LessThan0~19 {} comparator:blokKomparator|LessThan0~21 {} comparator:blokKomparator|LessThan0~23 {} comparator:blokKomparator|LessThan0~25 {} comparator:blokKomparator|LessThan0~27 {} comparator:blokKomparator|LessThan0~29 {} comparator:blokKomparator|LessThan0~31 {} comparator:blokKomparator|LessThan0~33 {} comparator:blokKomparator|LessThan0~35 {} comparator:blokKomparator|LessThan0~37 {} comparator:blokKomparator|LessThan0~39 {} comparator:blokKomparator|LessThan0~41 {} comparator:blokKomparator|LessThan0~43 {} comparator:blokKomparator|LessThan0~45 {} comparator:blokKomparator|LessThan0~47 {} comparator:blokKomparator|LessThan0~49 {} comparator:blokKomparator|LessThan0~51 {} comparator:blokKomparator|LessThan0~53 {} comparator:blokKomparator|LessThan0~55 {} comparator:blokKomparator|LessThan0~57 {} comparator:blokKomparator|LessThan0~59 {} comparator:blokKomparator|LessThan0~61 {} comparator:blokKomparator|LessThan0~62 {} subtractor:blokSubtractor|x_outTemp[32]~62 {} subtractor:blokSubtractor|x_outTemp[32]~63 {} subtractor:blokSubtractor|x_outTemp[32] {} } { 0.000ns 0.000ns 6.010ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.548ns 0.305ns 1.529ns } { 0.000ns 0.893ns 0.517ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.178ns 0.322ns 0.178ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.362 ns" { clk fsm:TOFSM|currentState.s1 fsm:TOFSM|en_Subtractor fsm:TOFSM|en_Subtractor~clkctrl subtractor:blokSubtractor|x_outTemp[32] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.362 ns" { clk {} clk~combout {} fsm:TOFSM|currentState.s1 {} fsm:TOFSM|en_Subtractor {} fsm:TOFSM|en_Subtractor~clkctrl {} subtractor:blokSubtractor|x_outTemp[32] {} } { 0.000ns 0.000ns 1.759ns 0.359ns 0.609ns 1.193ns } { 0.000ns 1.066ns 0.879ns 0.178ns 0.000ns 0.319ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "modeSin angka\[20\] angka\[20\]\$latch 10.665 ns register " "Info: tco from clock \"modeSin\" to destination pin \"angka\[20\]\" through register \"angka\[20\]\$latch\" is 10.665 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "modeSin source 4.579 ns + Longest register " "Info: + Longest clock path from clock \"modeSin\" to source register is 4.579 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.914 ns) 0.914 ns modeSin 1 CLK PIN_137 33 " "Info: 1: + IC(0.000 ns) + CELL(0.914 ns) = 0.914 ns; Loc. = PIN_137; Fanout = 33; CLK Node = 'modeSin'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { modeSin } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.145 ns) + CELL(0.322 ns) 2.381 ns angka\[31\]~0 2 COMB LCCOMB_X33_Y10_N14 3 " "Info: 2: + IC(1.145 ns) + CELL(0.322 ns) = 2.381 ns; Loc. = LCCOMB_X33_Y10_N14; Fanout = 3; COMB Node = 'angka\[31\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.467 ns" { modeSin angka[31]~0 } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.602 ns) + CELL(0.000 ns) 2.983 ns angka\[31\]~0clkctrl 3 COMB CLKCTRL_G4 64 " "Info: 3: + IC(0.602 ns) + CELL(0.000 ns) = 2.983 ns; Loc. = CLKCTRL_G4; Fanout = 64; COMB Node = 'angka\[31\]~0clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.602 ns" { angka[31]~0 angka[31]~0clkctrl } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.274 ns) + CELL(0.322 ns) 4.579 ns angka\[20\]\$latch 4 REG LCCOMB_X18_Y14_N14 1 " "Info: 4: + IC(1.274 ns) + CELL(0.322 ns) = 4.579 ns; Loc. = LCCOMB_X18_Y14_N14; Fanout = 1; REG Node = 'angka\[20\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.596 ns" { angka[31]~0clkctrl angka[20]$latch } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.558 ns ( 34.02 % ) " "Info: Total cell delay = 1.558 ns ( 34.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.021 ns ( 65.98 % ) " "Info: Total interconnect delay = 3.021 ns ( 65.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.579 ns" { modeSin angka[31]~0 angka[31]~0clkctrl angka[20]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.579 ns" { modeSin {} modeSin~combout {} angka[31]~0 {} angka[31]~0clkctrl {} angka[20]$latch {} } { 0.000ns 0.000ns 1.145ns 0.602ns 1.274ns } { 0.000ns 0.914ns 0.322ns 0.000ns 0.322ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.086 ns + Longest register pin " "Info: + Longest register to pin delay is 6.086 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns angka\[20\]\$latch 1 REG LCCOMB_X18_Y14_N14 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X18_Y14_N14; Fanout = 1; REG Node = 'angka\[20\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { angka[20]$latch } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.050 ns) + CELL(3.036 ns) 6.086 ns angka\[20\] 2 PIN PIN_74 0 " "Info: 2: + IC(3.050 ns) + CELL(3.036 ns) = 6.086 ns; Loc. = PIN_74; Fanout = 0; PIN Node = 'angka\[20\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.086 ns" { angka[20]$latch angka[20] } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.036 ns ( 49.88 % ) " "Info: Total cell delay = 3.036 ns ( 49.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.050 ns ( 50.12 % ) " "Info: Total interconnect delay = 3.050 ns ( 50.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.086 ns" { angka[20]$latch angka[20] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.086 ns" { angka[20]$latch {} angka[20] {} } { 0.000ns 3.050ns } { 0.000ns 3.036ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.579 ns" { modeSin angka[31]~0 angka[31]~0clkctrl angka[20]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.579 ns" { modeSin {} modeSin~combout {} angka[31]~0 {} angka[31]~0clkctrl {} angka[20]$latch {} } { 0.000ns 0.000ns 1.145ns 0.602ns 1.274ns } { 0.000ns 0.914ns 0.322ns 0.000ns 0.322ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.086 ns" { angka[20]$latch angka[20] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.086 ns" { angka[20]$latch {} angka[20] {} } { 0.000ns 3.050ns } { 0.000ns 3.036ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "subtractor:blokSubtractor\|angle_outTemp\[20\] Sudut\[21\] clk 0.814 ns register " "Info: th for register \"subtractor:blokSubtractor\|angle_outTemp\[20\]\" (data pin = \"Sudut\[21\]\", clock pin = \"clk\") is 0.814 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.420 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 6.420 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.066 ns) 1.066 ns clk 1 CLK PIN_23 4 " "Info: 1: + IC(0.000 ns) + CELL(1.066 ns) = 1.066 ns; Loc. = PIN_23; Fanout = 4; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.759 ns) + CELL(0.879 ns) 3.704 ns fsm:TOFSM\|currentState.s2 2 REG LCFF_X33_Y10_N9 2 " "Info: 2: + IC(1.759 ns) + CELL(0.879 ns) = 3.704 ns; Loc. = LCFF_X33_Y10_N9; Fanout = 2; REG Node = 'fsm:TOFSM\|currentState.s2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.638 ns" { clk fsm:TOFSM|currentState.s2 } "NODE_NAME" } } { "fsm.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/fsm.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.371 ns) + CELL(0.278 ns) 4.353 ns fsm:TOFSM\|en_Subtractor 3 COMB LCCOMB_X33_Y10_N6 6 " "Info: 3: + IC(0.371 ns) + CELL(0.278 ns) = 4.353 ns; Loc. = LCCOMB_X33_Y10_N6; Fanout = 6; COMB Node = 'fsm:TOFSM\|en_Subtractor'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.649 ns" { fsm:TOFSM|currentState.s2 fsm:TOFSM|en_Subtractor } "NODE_NAME" } } { "fsm.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/fsm.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.609 ns) + CELL(0.000 ns) 4.962 ns fsm:TOFSM\|en_Subtractor~clkctrl 4 COMB CLKCTRL_G5 222 " "Info: 4: + IC(0.609 ns) + CELL(0.000 ns) = 4.962 ns; Loc. = CLKCTRL_G5; Fanout = 222; COMB Node = 'fsm:TOFSM\|en_Subtractor~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.609 ns" { fsm:TOFSM|en_Subtractor fsm:TOFSM|en_Subtractor~clkctrl } "NODE_NAME" } } { "fsm.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/fsm.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.280 ns) + CELL(0.178 ns) 6.420 ns subtractor:blokSubtractor\|angle_outTemp\[20\] 5 REG LCCOMB_X24_Y7_N30 1 " "Info: 5: + IC(1.280 ns) + CELL(0.178 ns) = 6.420 ns; Loc. = LCCOMB_X24_Y7_N30; Fanout = 1; REG Node = 'subtractor:blokSubtractor\|angle_outTemp\[20\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.458 ns" { fsm:TOFSM|en_Subtractor~clkctrl subtractor:blokSubtractor|angle_outTemp[20] } "NODE_NAME" } } { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.401 ns ( 37.40 % ) " "Info: Total cell delay = 2.401 ns ( 37.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.019 ns ( 62.60 % ) " "Info: Total interconnect delay = 4.019 ns ( 62.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.420 ns" { clk fsm:TOFSM|currentState.s2 fsm:TOFSM|en_Subtractor fsm:TOFSM|en_Subtractor~clkctrl subtractor:blokSubtractor|angle_outTemp[20] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.420 ns" { clk {} clk~combout {} fsm:TOFSM|currentState.s2 {} fsm:TOFSM|en_Subtractor {} fsm:TOFSM|en_Subtractor~clkctrl {} subtractor:blokSubtractor|angle_outTemp[20] {} } { 0.000ns 0.000ns 1.759ns 0.371ns 0.609ns 1.280ns } { 0.000ns 1.066ns 0.879ns 0.278ns 0.000ns 0.178ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.606 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.606 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.076 ns) 1.076 ns Sudut\[21\] 1 PIN PIN_130 1 " "Info: 1: + IC(0.000 ns) + CELL(1.076 ns) = 1.076 ns; Loc. = PIN_130; Fanout = 1; PIN Node = 'Sudut\[21\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sudut[21] } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.225 ns) + CELL(0.517 ns) 2.818 ns comparator:blokKomparator\|LessThan0~43 2 COMB LCCOMB_X23_Y7_N10 1 " "Info: 2: + IC(1.225 ns) + CELL(0.517 ns) = 2.818 ns; Loc. = LCCOMB_X23_Y7_N10; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~43'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.742 ns" { Sudut[21] comparator:blokKomparator|LessThan0~43 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.898 ns comparator:blokKomparator\|LessThan0~45 3 COMB LCCOMB_X23_Y7_N12 1 " "Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 2.898 ns; Loc. = LCCOMB_X23_Y7_N12; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~45'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~43 comparator:blokKomparator|LessThan0~45 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 3.072 ns comparator:blokKomparator\|LessThan0~47 4 COMB LCCOMB_X23_Y7_N14 1 " "Info: 4: + IC(0.000 ns) + CELL(0.174 ns) = 3.072 ns; Loc. = LCCOMB_X23_Y7_N14; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~47'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { comparator:blokKomparator|LessThan0~45 comparator:blokKomparator|LessThan0~47 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.152 ns comparator:blokKomparator\|LessThan0~49 5 COMB LCCOMB_X23_Y7_N16 1 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 3.152 ns; Loc. = LCCOMB_X23_Y7_N16; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~49'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~47 comparator:blokKomparator|LessThan0~49 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.232 ns comparator:blokKomparator\|LessThan0~51 6 COMB LCCOMB_X23_Y7_N18 1 " "Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 3.232 ns; Loc. = LCCOMB_X23_Y7_N18; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~51'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~49 comparator:blokKomparator|LessThan0~51 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.312 ns comparator:blokKomparator\|LessThan0~53 7 COMB LCCOMB_X23_Y7_N20 1 " "Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 3.312 ns; Loc. = LCCOMB_X23_Y7_N20; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~53'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~51 comparator:blokKomparator|LessThan0~53 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.392 ns comparator:blokKomparator\|LessThan0~55 8 COMB LCCOMB_X23_Y7_N22 1 " "Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 3.392 ns; Loc. = LCCOMB_X23_Y7_N22; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~55'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~53 comparator:blokKomparator|LessThan0~55 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.472 ns comparator:blokKomparator\|LessThan0~57 9 COMB LCCOMB_X23_Y7_N24 1 " "Info: 9: + IC(0.000 ns) + CELL(0.080 ns) = 3.472 ns; Loc. = LCCOMB_X23_Y7_N24; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~57'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~55 comparator:blokKomparator|LessThan0~57 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.552 ns comparator:blokKomparator\|LessThan0~59 10 COMB LCCOMB_X23_Y7_N26 1 " "Info: 10: + IC(0.000 ns) + CELL(0.080 ns) = 3.552 ns; Loc. = LCCOMB_X23_Y7_N26; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~59'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~57 comparator:blokKomparator|LessThan0~59 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.632 ns comparator:blokKomparator\|LessThan0~61 11 COMB LCCOMB_X23_Y7_N28 1 " "Info: 11: + IC(0.000 ns) + CELL(0.080 ns) = 3.632 ns; Loc. = LCCOMB_X23_Y7_N28; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~61'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~59 comparator:blokKomparator|LessThan0~61 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 4.090 ns comparator:blokKomparator\|LessThan0~62 12 COMB LCCOMB_X23_Y7_N30 147 " "Info: 12: + IC(0.000 ns) + CELL(0.458 ns) = 4.090 ns; Loc. = LCCOMB_X23_Y7_N30; Fanout = 147; COMB Node = 'comparator:blokKomparator\|LessThan0~62'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { comparator:blokKomparator|LessThan0~61 comparator:blokKomparator|LessThan0~62 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.563 ns) + CELL(0.322 ns) 4.975 ns subtractor:blokSubtractor\|angle_outTemp\[20\]~23 13 COMB LCCOMB_X24_Y7_N16 1 " "Info: 13: + IC(0.563 ns) + CELL(0.322 ns) = 4.975 ns; Loc. = LCCOMB_X24_Y7_N16; Fanout = 1; COMB Node = 'subtractor:blokSubtractor\|angle_outTemp\[20\]~23'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.885 ns" { comparator:blokKomparator|LessThan0~62 subtractor:blokSubtractor|angle_outTemp[20]~23 } "NODE_NAME" } } { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.312 ns) + CELL(0.319 ns) 5.606 ns subtractor:blokSubtractor\|angle_outTemp\[20\] 14 REG LCCOMB_X24_Y7_N30 1 " "Info: 14: + IC(0.312 ns) + CELL(0.319 ns) = 5.606 ns; Loc. = LCCOMB_X24_Y7_N30; Fanout = 1; REG Node = 'subtractor:blokSubtractor\|angle_outTemp\[20\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.631 ns" { subtractor:blokSubtractor|angle_outTemp[20]~23 subtractor:blokSubtractor|angle_outTemp[20] } "NODE_NAME" } } { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.506 ns ( 62.54 % ) " "Info: Total cell delay = 3.506 ns ( 62.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.100 ns ( 37.46 % ) " "Info: Total interconnect delay = 2.100 ns ( 37.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.606 ns" { Sudut[21] comparator:blokKomparator|LessThan0~43 comparator:blokKomparator|LessThan0~45 comparator:blokKomparator|LessThan0~47 comparator:blokKomparator|LessThan0~49 comparator:blokKomparator|LessThan0~51 comparator:blokKomparator|LessThan0~53 comparator:blokKomparator|LessThan0~55 comparator:blokKomparator|LessThan0~57 comparator:blokKomparator|LessThan0~59 comparator:blokKomparator|LessThan0~61 comparator:blokKomparator|LessThan0~62 subtractor:blokSubtractor|angle_outTemp[20]~23 subtractor:blokSubtractor|angle_outTemp[20] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.606 ns" { Sudut[21] {} Sudut[21]~combout {} comparator:blokKomparator|LessThan0~43 {} comparator:blokKomparator|LessThan0~45 {} comparator:blokKomparator|LessThan0~47 {} comparator:blokKomparator|LessThan0~49 {} comparator:blokKomparator|LessThan0~51 {} comparator:blokKomparator|LessThan0~53 {} comparator:blokKomparator|LessThan0~55 {} comparator:blokKomparator|LessThan0~57 {} comparator:blokKomparator|LessThan0~59 {} comparator:blokKomparator|LessThan0~61 {} comparator:blokKomparator|LessThan0~62 {} subtractor:blokSubtractor|angle_outTemp[20]~23 {} subtractor:blokSubtractor|angle_outTemp[20] {} } { 0.000ns 0.000ns 1.225ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.563ns 0.312ns } { 0.000ns 1.076ns 0.517ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.322ns 0.319ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.420 ns" { clk fsm:TOFSM|currentState.s2 fsm:TOFSM|en_Subtractor fsm:TOFSM|en_Subtractor~clkctrl subtractor:blokSubtractor|angle_outTemp[20] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.420 ns" { clk {} clk~combout {} fsm:TOFSM|currentState.s2 {} fsm:TOFSM|en_Subtractor {} fsm:TOFSM|en_Subtractor~clkctrl {} subtractor:blokSubtractor|angle_outTemp[20] {} } { 0.000ns 0.000ns 1.759ns 0.371ns 0.609ns 1.280ns } { 0.000ns 1.066ns 0.879ns 0.278ns 0.000ns 0.178ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.606 ns" { Sudut[21] comparator:blokKomparator|LessThan0~43 comparator:blokKomparator|LessThan0~45 comparator:blokKomparator|LessThan0~47 comparator:blokKomparator|LessThan0~49 comparator:blokKomparator|LessThan0~51 comparator:blokKomparator|LessThan0~53 comparator:blokKomparator|LessThan0~55 comparator:blokKomparator|LessThan0~57 comparator:blokKomparator|LessThan0~59 comparator:blokKomparator|LessThan0~61 comparator:blokKomparator|LessThan0~62 subtractor:blokSubtractor|angle_outTemp[20]~23 subtractor:blokSubtractor|angle_outTemp[20] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.606 ns" { Sudut[21] {} Sudut[21]~combout {} comparator:blokKomparator|LessThan0~43 {} comparator:blokKomparator|LessThan0~45 {} comparator:blokKomparator|LessThan0~47 {} comparator:blokKomparator|LessThan0~49 {} comparator:blokKomparator|LessThan0~51 {} comparator:blokKomparator|LessThan0~53 {} comparator:blokKomparator|LessThan0~55 {} comparator:blokKomparator|LessThan0~57 {} comparator:blokKomparator|LessThan0~59 {} comparator:blokKomparator|LessThan0~61 {} comparator:blokKomparator|LessThan0~62 {} subtractor:blokSubtractor|angle_outTemp[20]~23 {} subtractor:blokSubtractor|angle_outTemp[20] {} } { 0.000ns 0.000ns 1.225ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.563ns 0.312ns } { 0.000ns 1.076ns 0.517ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.322ns 0.319ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 420 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 420 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "197 " "Info: Peak virtual memory: 197 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 25 16:02:19 2023 " "Info: Processing ended: Sat Nov 25 16:02:19 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
=======
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 28 02:40:08 2023 " "Info: Processing started: Tue Nov 28 02:40:08 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off tubesTopLevel -c tubesTopLevel --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off tubesTopLevel -c tubesTopLevel --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp2\[0\] " "Warning: Node \"angkaTemp2\[0\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[30\] " "Warning: Node \"angkaTemp\[30\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[0\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[0\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[1\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[1\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[2\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[2\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[3\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[3\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[4\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[4\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[5\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[5\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[6\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[6\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[7\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[7\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[8\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[8\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[9\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[9\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[10\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[10\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[11\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[11\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[12\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[12\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[13\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[13\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[14\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[14\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[15\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[15\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[16\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[16\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[17\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[17\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[0\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[0\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[1\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[1\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[2\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[2\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[3\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[3\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[4\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[4\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[5\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[5\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[6\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[6\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[7\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[7\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[8\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[8\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[9\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[9\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[10\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[10\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[11\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[11\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[12\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[12\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[13\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[13\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[14\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[14\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[15\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[15\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[16\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[16\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[17\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[17\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[18\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[18\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[19\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[19\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[20\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[20\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[21\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[21\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[22\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[22\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[23\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[23\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[24\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[24\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[25\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[25\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[26\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[26\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[27\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[27\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[28\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[28\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[29\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[29\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[18\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[18\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[19\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[19\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[20\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[20\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[21\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[21\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[22\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[22\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[23\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[23\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[24\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[24\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[25\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[25\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[26\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[26\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[27\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[27\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[28\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[28\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[29\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[29\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[0\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[0\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[1\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[1\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[2\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[2\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[3\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[3\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[4\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[4\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[5\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[5\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[6\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[6\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[7\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[7\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[8\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[8\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[9\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[9\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[10\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[10\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[11\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[11\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[12\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[12\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[13\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[13\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[14\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[14\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[15\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[15\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[16\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[16\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[17\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[17\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[0\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[0\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[1\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[1\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[2\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[2\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[3\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[3\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[4\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[4\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[5\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[5\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[6\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[6\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[7\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[7\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[8\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[8\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[9\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[9\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[10\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[10\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[11\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[11\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[12\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[12\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[13\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[13\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[14\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[14\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[15\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[15\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[16\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[16\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[17\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[17\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[18\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[18\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[19\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[19\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[20\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[20\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[21\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[21\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[22\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[22\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[23\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[23\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[24\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[24\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[25\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[25\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[26\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[26\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[27\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[27\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[28\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[28\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[29\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[29\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[0\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[0\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[1\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[1\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[2\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[2\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[3\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[3\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[4\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[4\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[5\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[5\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[6\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[6\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[7\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[7\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[8\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[8\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[9\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[9\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[10\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[10\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[11\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[11\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[12\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[12\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[13\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[13\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[14\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[14\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[15\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[15\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[16\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[16\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[17\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[17\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[0\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[0\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[1\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[1\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[2\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[2\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[3\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[3\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[4\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[4\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[5\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[5\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[6\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[6\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[7\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[7\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[8\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[8\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[9\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[9\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[10\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[10\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[11\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[11\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[12\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[12\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[13\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[13\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[14\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[14\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[15\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[15\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[16\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[16\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[17\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[17\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[18\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[18\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[19\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[19\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[20\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[20\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[21\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[21\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[22\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[22\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[23\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[23\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[24\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[24\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[25\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[25\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[26\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[26\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[27\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[27\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[28\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[28\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[29\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[29\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[18\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[18\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[19\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[19\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[20\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[20\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[21\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[21\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[22\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[22\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[23\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[23\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[24\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[24\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[25\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[25\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[26\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[26\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[27\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[27\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[28\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[28\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[29\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[29\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[18\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[18\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[19\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[19\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[20\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[20\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[21\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[21\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[22\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[22\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[23\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[23\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[24\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[24\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[25\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[25\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[26\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[26\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[27\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[27\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[28\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[28\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[29\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[29\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[0\] " "Warning: Node \"subtractor:blokSubtractor\|a\[0\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[1\] " "Warning: Node \"subtractor:blokSubtractor\|a\[1\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[3\] " "Warning: Node \"subtractor:blokSubtractor\|a\[3\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[5\] " "Warning: Node \"subtractor:blokSubtractor\|a\[5\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[7\] " "Warning: Node \"subtractor:blokSubtractor\|a\[7\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[9\] " "Warning: Node \"subtractor:blokSubtractor\|a\[9\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[11\] " "Warning: Node \"subtractor:blokSubtractor\|a\[11\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[13\] " "Warning: Node \"subtractor:blokSubtractor\|a\[13\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[15\] " "Warning: Node \"subtractor:blokSubtractor\|a\[15\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[17\] " "Warning: Node \"subtractor:blokSubtractor\|a\[17\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[0\] " "Warning: Node \"subtractor:blokSubtractor\|b\[0\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[1\] " "Warning: Node \"subtractor:blokSubtractor\|b\[1\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[2\] " "Warning: Node \"subtractor:blokSubtractor\|b\[2\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[3\] " "Warning: Node \"subtractor:blokSubtractor\|b\[3\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[4\] " "Warning: Node \"subtractor:blokSubtractor\|b\[4\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[5\] " "Warning: Node \"subtractor:blokSubtractor\|b\[5\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[6\] " "Warning: Node \"subtractor:blokSubtractor\|b\[6\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[7\] " "Warning: Node \"subtractor:blokSubtractor\|b\[7\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[8\] " "Warning: Node \"subtractor:blokSubtractor\|b\[8\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[9\] " "Warning: Node \"subtractor:blokSubtractor\|b\[9\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[10\] " "Warning: Node \"subtractor:blokSubtractor\|b\[10\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[11\] " "Warning: Node \"subtractor:blokSubtractor\|b\[11\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[12\] " "Warning: Node \"subtractor:blokSubtractor\|b\[12\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[13\] " "Warning: Node \"subtractor:blokSubtractor\|b\[13\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[14\] " "Warning: Node \"subtractor:blokSubtractor\|b\[14\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[15\] " "Warning: Node \"subtractor:blokSubtractor\|b\[15\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[16\] " "Warning: Node \"subtractor:blokSubtractor\|b\[16\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[17\] " "Warning: Node \"subtractor:blokSubtractor\|b\[17\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[19\] " "Warning: Node \"subtractor:blokSubtractor\|a\[19\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[21\] " "Warning: Node \"subtractor:blokSubtractor\|a\[21\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[23\] " "Warning: Node \"subtractor:blokSubtractor\|a\[23\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[25\] " "Warning: Node \"subtractor:blokSubtractor\|a\[25\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[27\] " "Warning: Node \"subtractor:blokSubtractor\|a\[27\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[29\] " "Warning: Node \"subtractor:blokSubtractor\|a\[29\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angle_baru\[31\] " "Warning: Node \"angle_baru\[31\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|kCount\[0\] " "Warning: Node \"subtractor:blokSubtractor\|kCount\[0\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|kCount\[2\] " "Warning: Node \"subtractor:blokSubtractor\|kCount\[2\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|kCount\[3\] " "Warning: Node \"subtractor:blokSubtractor\|kCount\[3\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|kCount\[1\] " "Warning: Node \"subtractor:blokSubtractor\|kCount\[1\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[2\] " "Warning: Node \"subtractor:blokSubtractor\|a\[2\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[4\] " "Warning: Node \"subtractor:blokSubtractor\|a\[4\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[6\] " "Warning: Node \"subtractor:blokSubtractor\|a\[6\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[8\] " "Warning: Node \"subtractor:blokSubtractor\|a\[8\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[10\] " "Warning: Node \"subtractor:blokSubtractor\|a\[10\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[12\] " "Warning: Node \"subtractor:blokSubtractor\|a\[12\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[14\] " "Warning: Node \"subtractor:blokSubtractor\|a\[14\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[16\] " "Warning: Node \"subtractor:blokSubtractor\|a\[16\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[18\] " "Warning: Node \"subtractor:blokSubtractor\|b\[18\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[19\] " "Warning: Node \"subtractor:blokSubtractor\|b\[19\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[20\] " "Warning: Node \"subtractor:blokSubtractor\|b\[20\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[21\] " "Warning: Node \"subtractor:blokSubtractor\|b\[21\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[22\] " "Warning: Node \"subtractor:blokSubtractor\|b\[22\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[23\] " "Warning: Node \"subtractor:blokSubtractor\|b\[23\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[24\] " "Warning: Node \"subtractor:blokSubtractor\|b\[24\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[25\] " "Warning: Node \"subtractor:blokSubtractor\|b\[25\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[26\] " "Warning: Node \"subtractor:blokSubtractor\|b\[26\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[27\] " "Warning: Node \"subtractor:blokSubtractor\|b\[27\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[28\] " "Warning: Node \"subtractor:blokSubtractor\|b\[28\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[29\] " "Warning: Node \"subtractor:blokSubtractor\|b\[29\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[18\] " "Warning: Node \"subtractor:blokSubtractor\|a\[18\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[20\] " "Warning: Node \"subtractor:blokSubtractor\|a\[20\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[22\] " "Warning: Node \"subtractor:blokSubtractor\|a\[22\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[24\] " "Warning: Node \"subtractor:blokSubtractor\|a\[24\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[26\] " "Warning: Node \"subtractor:blokSubtractor\|a\[26\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[28\] " "Warning: Node \"subtractor:blokSubtractor\|a\[28\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[31\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[31\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angle_baru\[30\] " "Warning: Node \"angle_baru\[30\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[32\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[32\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[30\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[30\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angle_baru\[29\] " "Warning: Node \"angle_baru\[29\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[30\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[30\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[30\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[30\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[29\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[29\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angle_baru\[28\] " "Warning: Node \"angle_baru\[28\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[30\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[30\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[30\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[30\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[29\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[29\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[28\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[28\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angle_baru\[27\] " "Warning: Node \"angle_baru\[27\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[30\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[30\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[28\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[28\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[27\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[27\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angle_baru\[26\] " "Warning: Node \"angle_baru\[26\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[29\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[29\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[27\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[27\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[26\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[26\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angle_baru\[25\] " "Warning: Node \"angle_baru\[25\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[28\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[28\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[26\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[26\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[25\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[25\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angle_baru\[24\] " "Warning: Node \"angle_baru\[24\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[27\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[27\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[25\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[25\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[24\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[24\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angle_baru\[23\] " "Warning: Node \"angle_baru\[23\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[26\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[26\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[24\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[24\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[23\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[23\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angle_baru\[22\] " "Warning: Node \"angle_baru\[22\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[25\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[25\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[23\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[23\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[22\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[22\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angle_baru\[21\] " "Warning: Node \"angle_baru\[21\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[24\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[24\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[22\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[22\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[21\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[21\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angle_baru\[20\] " "Warning: Node \"angle_baru\[20\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[23\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[23\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[21\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[21\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[20\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[20\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angle_baru\[19\] " "Warning: Node \"angle_baru\[19\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[22\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[22\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[20\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[20\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[19\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[19\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angle_baru\[18\] " "Warning: Node \"angle_baru\[18\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[21\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[21\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[19\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[19\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[18\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[18\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angle_baru\[17\] " "Warning: Node \"angle_baru\[17\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[20\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[20\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[18\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[18\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[17\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[17\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angle_baru\[16\] " "Warning: Node \"angle_baru\[16\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[19\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[19\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[17\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[17\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[16\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[16\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angle_baru\[15\] " "Warning: Node \"angle_baru\[15\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[18\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[18\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[16\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[16\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[15\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[15\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angle_baru\[14\] " "Warning: Node \"angle_baru\[14\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[17\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[17\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[15\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[15\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[14\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[14\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angle_baru\[13\] " "Warning: Node \"angle_baru\[13\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[16\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[16\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[14\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[14\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[13\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[13\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angle_baru\[12\] " "Warning: Node \"angle_baru\[12\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[15\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[15\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[13\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[13\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[12\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[12\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angle_baru\[11\] " "Warning: Node \"angle_baru\[11\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[14\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[14\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[12\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[12\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[11\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[11\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angle_baru\[10\] " "Warning: Node \"angle_baru\[10\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[13\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[13\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[11\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[11\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[10\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[10\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angle_baru\[9\] " "Warning: Node \"angle_baru\[9\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[12\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[12\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[10\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[10\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[9\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[9\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angle_baru\[8\] " "Warning: Node \"angle_baru\[8\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[11\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[11\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[9\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[9\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[8\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[8\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angle_baru\[7\] " "Warning: Node \"angle_baru\[7\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[10\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[10\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[8\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[8\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[7\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[7\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angle_baru\[6\] " "Warning: Node \"angle_baru\[6\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[9\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[9\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[7\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[7\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[6\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[6\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angle_baru\[5\] " "Warning: Node \"angle_baru\[5\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[8\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[8\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[6\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[6\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[5\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[5\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angle_baru\[4\] " "Warning: Node \"angle_baru\[4\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[7\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[7\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[5\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[5\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[4\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[4\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angle_baru\[3\] " "Warning: Node \"angle_baru\[3\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[6\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[6\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[4\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[4\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[3\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[3\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angle_baru\[2\] " "Warning: Node \"angle_baru\[2\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[5\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[5\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[3\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[3\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[2\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[2\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angle_baru\[1\] " "Warning: Node \"angle_baru\[1\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[4\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[4\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[2\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[2\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[1\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[1\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angle_baru\[0\] " "Warning: Node \"angle_baru\[0\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[3\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[3\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[1\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[1\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[0\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[0\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[2\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[2\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[0\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[0\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[1\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[1\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[0\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[0\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp2\[1\] " "Warning: Node \"angkaTemp2\[1\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[31\] " "Warning: Node \"angkaTemp\[31\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[30\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[30\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[30\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[30\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp2\[2\] " "Warning: Node \"angkaTemp2\[2\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[32\] " "Warning: Node \"angkaTemp\[32\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[31\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[31\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[31\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[31\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[31\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[31\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[31\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[31\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[32\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[32\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[32\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[32\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[31\] " "Warning: Node \"subtractor:blokSubtractor\|b\[31\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[31\] " "Warning: Node \"subtractor:blokSubtractor\|a\[31\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp2\[3\] " "Warning: Node \"angkaTemp2\[3\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[33\] " "Warning: Node \"angkaTemp\[33\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp2\[4\] " "Warning: Node \"angkaTemp2\[4\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[34\] " "Warning: Node \"angkaTemp\[34\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp2\[5\] " "Warning: Node \"angkaTemp2\[5\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[35\] " "Warning: Node \"angkaTemp\[35\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp2\[6\] " "Warning: Node \"angkaTemp2\[6\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[36\] " "Warning: Node \"angkaTemp\[36\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp2\[7\] " "Warning: Node \"angkaTemp2\[7\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[37\] " "Warning: Node \"angkaTemp\[37\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp2\[8\] " "Warning: Node \"angkaTemp2\[8\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[38\] " "Warning: Node \"angkaTemp\[38\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp2\[9\] " "Warning: Node \"angkaTemp2\[9\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[39\] " "Warning: Node \"angkaTemp\[39\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp2\[10\] " "Warning: Node \"angkaTemp2\[10\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[40\] " "Warning: Node \"angkaTemp\[40\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp2\[11\] " "Warning: Node \"angkaTemp2\[11\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[41\] " "Warning: Node \"angkaTemp\[41\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp2\[12\] " "Warning: Node \"angkaTemp2\[12\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[42\] " "Warning: Node \"angkaTemp\[42\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp2\[13\] " "Warning: Node \"angkaTemp2\[13\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[43\] " "Warning: Node \"angkaTemp\[43\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp2\[14\] " "Warning: Node \"angkaTemp2\[14\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[44\] " "Warning: Node \"angkaTemp\[44\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp2\[15\] " "Warning: Node \"angkaTemp2\[15\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[45\] " "Warning: Node \"angkaTemp\[45\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp2\[16\] " "Warning: Node \"angkaTemp2\[16\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[46\] " "Warning: Node \"angkaTemp\[46\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp2\[17\] " "Warning: Node \"angkaTemp2\[17\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[47\] " "Warning: Node \"angkaTemp\[47\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp2\[18\] " "Warning: Node \"angkaTemp2\[18\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[48\] " "Warning: Node \"angkaTemp\[48\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp2\[19\] " "Warning: Node \"angkaTemp2\[19\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[49\] " "Warning: Node \"angkaTemp\[49\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp2\[20\] " "Warning: Node \"angkaTemp2\[20\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[50\] " "Warning: Node \"angkaTemp\[50\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp2\[21\] " "Warning: Node \"angkaTemp2\[21\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[51\] " "Warning: Node \"angkaTemp\[51\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp2\[22\] " "Warning: Node \"angkaTemp2\[22\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[52\] " "Warning: Node \"angkaTemp\[52\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp2\[23\] " "Warning: Node \"angkaTemp2\[23\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[53\] " "Warning: Node \"angkaTemp\[53\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp2\[24\] " "Warning: Node \"angkaTemp2\[24\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[54\] " "Warning: Node \"angkaTemp\[54\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp2\[25\] " "Warning: Node \"angkaTemp2\[25\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[55\] " "Warning: Node \"angkaTemp\[55\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp2\[26\] " "Warning: Node \"angkaTemp2\[26\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[56\] " "Warning: Node \"angkaTemp\[56\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp2\[27\] " "Warning: Node \"angkaTemp2\[27\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[57\] " "Warning: Node \"angkaTemp\[57\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp2\[28\] " "Warning: Node \"angkaTemp2\[28\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[58\] " "Warning: Node \"angkaTemp\[58\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp2\[29\] " "Warning: Node \"angkaTemp2\[29\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[59\] " "Warning: Node \"angkaTemp\[59\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp2\[30\] " "Warning: Node \"angkaTemp2\[30\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[60\] " "Warning: Node \"angkaTemp\[60\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp2\[31\] " "Warning: Node \"angkaTemp2\[31\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[63\] " "Warning: Node \"angkaTemp\[63\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[0\]\$latch " "Warning: Node \"angka\[0\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[1\]\$latch " "Warning: Node \"angka\[1\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[2\]\$latch " "Warning: Node \"angka\[2\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[3\]\$latch " "Warning: Node \"angka\[3\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[4\]\$latch " "Warning: Node \"angka\[4\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[5\]\$latch " "Warning: Node \"angka\[5\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[6\]\$latch " "Warning: Node \"angka\[6\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[7\]\$latch " "Warning: Node \"angka\[7\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[8\]\$latch " "Warning: Node \"angka\[8\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[9\]\$latch " "Warning: Node \"angka\[9\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[10\]\$latch " "Warning: Node \"angka\[10\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[11\]\$latch " "Warning: Node \"angka\[11\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[12\]\$latch " "Warning: Node \"angka\[12\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[13\]\$latch " "Warning: Node \"angka\[13\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[14\]\$latch " "Warning: Node \"angka\[14\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[15\]\$latch " "Warning: Node \"angka\[15\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[16\]\$latch " "Warning: Node \"angka\[16\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[17\]\$latch " "Warning: Node \"angka\[17\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[18\]\$latch " "Warning: Node \"angka\[18\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[19\]\$latch " "Warning: Node \"angka\[19\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[20\]\$latch " "Warning: Node \"angka\[20\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[21\]\$latch " "Warning: Node \"angka\[21\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[22\]\$latch " "Warning: Node \"angka\[22\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[23\]\$latch " "Warning: Node \"angka\[23\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[24\]\$latch " "Warning: Node \"angka\[24\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[25\]\$latch " "Warning: Node \"angka\[25\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[26\]\$latch " "Warning: Node \"angka\[26\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[27\]\$latch " "Warning: Node \"angka\[27\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[28\]\$latch " "Warning: Node \"angka\[28\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[29\]\$latch " "Warning: Node \"angka\[29\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[30\]\$latch " "Warning: Node \"angka\[30\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[31\]\$latch " "Warning: Node \"angka\[31\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "modeSin " "Info: Assuming node \"modeSin\" is a latch enable. Will not compute fmax for this pin." {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 10 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "Sudut\[31\] " "Info: Assuming node \"Sudut\[31\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 11 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "modeCos " "Info: Assuming node \"modeCos\" is a latch enable. Will not compute fmax for this pin." {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 10 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "12 " "Warning: Found 12 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "subtractor:blokSubtractor\|kCount\[1\] " "Info: Detected ripple clock \"subtractor:blokSubtractor\|kCount\[1\]\" as buffer" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "subtractor:blokSubtractor\|kCount\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "subtractor:blokSubtractor\|kCount\[3\] " "Info: Detected ripple clock \"subtractor:blokSubtractor\|kCount\[3\]\" as buffer" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "subtractor:blokSubtractor\|kCount\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "subtractor:blokSubtractor\|kCount\[2\] " "Info: Detected ripple clock \"subtractor:blokSubtractor\|kCount\[2\]\" as buffer" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "subtractor:blokSubtractor\|kCount\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "subtractor:blokSubtractor\|kCount\[0\] " "Info: Detected ripple clock \"subtractor:blokSubtractor\|kCount\[0\]\" as buffer" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "subtractor:blokSubtractor\|kCount\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "subtractor:blokSubtractor\|b\[0\]~11 " "Info: Detected gated clock \"subtractor:blokSubtractor\|b\[0\]~11\" as buffer" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "subtractor:blokSubtractor\|b\[0\]~11" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "subtractor:blokSubtractor\|b\[0\]~12 " "Info: Detected gated clock \"subtractor:blokSubtractor\|b\[0\]~12\" as buffer" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "subtractor:blokSubtractor\|b\[0\]~12" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "fsm:TOFSM\|currentState.s1 " "Info: Detected ripple clock \"fsm:TOFSM\|currentState.s1\" as buffer" {  } { { "fsm.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/fsm.vhd" 25 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "fsm:TOFSM\|currentState.s1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "fsm:TOFSM\|currentState.s2 " "Info: Detected ripple clock \"fsm:TOFSM\|currentState.s2\" as buffer" {  } { { "fsm.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/fsm.vhd" 25 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "fsm:TOFSM\|currentState.s2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "fsm:TOFSM\|en_Subtractor " "Info: Detected gated clock \"fsm:TOFSM\|en_Subtractor\" as buffer" {  } { { "fsm.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/fsm.vhd" 13 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "fsm:TOFSM\|en_Subtractor" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "fsm:TOFSM\|currentState.s5 " "Info: Detected ripple clock \"fsm:TOFSM\|currentState.s5\" as buffer" {  } { { "fsm.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/fsm.vhd" 25 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "fsm:TOFSM\|currentState.s5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "angka\[31\]~0 " "Info: Detected gated clock \"angka\[31\]~0\" as buffer" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "angka\[31\]~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "angka\[5\]~1 " "Info: Detected gated clock \"angka\[5\]~1\" as buffer" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "angka\[5\]~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register subtractor:blokSubtractor\|x_out\[16\] register regisX:blokRegisX\|outputRegister\[16\] 85.06 MHz 11.756 ns Internal " "Info: Clock \"clk\" has Internal fmax of 85.06 MHz between source register \"subtractor:blokSubtractor\|x_out\[16\]\" and destination register \"regisX:blokRegisX\|outputRegister\[16\]\" (period= 11.756 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.952 ns + Longest register register " "Info: + Longest register to register delay is 0.952 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns subtractor:blokSubtractor\|x_out\[16\] 1 REG LCCOMB_X13_Y10_N10 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X13_Y10_N10; Fanout = 1; REG Node = 'subtractor:blokSubtractor\|x_out\[16\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { subtractor:blokSubtractor|x_out[16] } "NODE_NAME" } } { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.539 ns) + CELL(0.413 ns) 0.952 ns regisX:blokRegisX\|outputRegister\[16\] 2 REG LCFF_X13_Y10_N25 9 " "Info: 2: + IC(0.539 ns) + CELL(0.413 ns) = 0.952 ns; Loc. = LCFF_X13_Y10_N25; Fanout = 9; REG Node = 'regisX:blokRegisX\|outputRegister\[16\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.952 ns" { subtractor:blokSubtractor|x_out[16] regisX:blokRegisX|outputRegister[16] } "NODE_NAME" } } { "regisX.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regisX.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.413 ns ( 43.38 % ) " "Info: Total cell delay = 0.413 ns ( 43.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.539 ns ( 56.62 % ) " "Info: Total interconnect delay = 0.539 ns ( 56.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.952 ns" { subtractor:blokSubtractor|x_out[16] regisX:blokRegisX|outputRegister[16] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.952 ns" { subtractor:blokSubtractor|x_out[16] {} regisX:blokRegisX|outputRegister[16] {} } { 0.000ns 0.539ns } { 0.000ns 0.413ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-4.964 ns - Smallest " "Info: - Smallest clock skew is -4.964 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.600 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.066 ns) 1.066 ns clk 1 CLK PIN_23 4 " "Info: 1: + IC(0.000 ns) + CELL(1.066 ns) = 1.066 ns; Loc. = PIN_23; Fanout = 4; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.128 ns) + CELL(0.000 ns) 1.194 ns clk~clkctrl 2 COMB CLKCTRL_G2 104 " "Info: 2: + IC(0.128 ns) + CELL(0.000 ns) = 1.194 ns; Loc. = CLKCTRL_G2; Fanout = 104; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.128 ns" { clk clk~clkctrl } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.804 ns) + CELL(0.602 ns) 2.600 ns regisX:blokRegisX\|outputRegister\[16\] 3 REG LCFF_X13_Y10_N25 9 " "Info: 3: + IC(0.804 ns) + CELL(0.602 ns) = 2.600 ns; Loc. = LCFF_X13_Y10_N25; Fanout = 9; REG Node = 'regisX:blokRegisX\|outputRegister\[16\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.406 ns" { clk~clkctrl regisX:blokRegisX|outputRegister[16] } "NODE_NAME" } } { "regisX.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regisX.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.668 ns ( 64.15 % ) " "Info: Total cell delay = 1.668 ns ( 64.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.932 ns ( 35.85 % ) " "Info: Total interconnect delay = 0.932 ns ( 35.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.600 ns" { clk clk~clkctrl regisX:blokRegisX|outputRegister[16] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.600 ns" { clk {} clk~combout {} clk~clkctrl {} regisX:blokRegisX|outputRegister[16] {} } { 0.000ns 0.000ns 0.128ns 0.804ns } { 0.000ns 1.066ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 7.564 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 7.564 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.066 ns) 1.066 ns clk 1 CLK PIN_23 4 " "Info: 1: + IC(0.000 ns) + CELL(1.066 ns) = 1.066 ns; Loc. = PIN_23; Fanout = 4; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.585 ns) + CELL(0.879 ns) 3.530 ns fsm:TOFSM\|currentState.s2 2 REG LCFF_X22_Y12_N5 2 " "Info: 2: + IC(1.585 ns) + CELL(0.879 ns) = 3.530 ns; Loc. = LCFF_X22_Y12_N5; Fanout = 2; REG Node = 'fsm:TOFSM\|currentState.s2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.464 ns" { clk fsm:TOFSM|currentState.s2 } "NODE_NAME" } } { "fsm.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/fsm.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.371 ns) + CELL(0.278 ns) 4.179 ns fsm:TOFSM\|en_Subtractor 3 COMB LCCOMB_X22_Y12_N6 6 " "Info: 3: + IC(0.371 ns) + CELL(0.278 ns) = 4.179 ns; Loc. = LCCOMB_X22_Y12_N6; Fanout = 6; COMB Node = 'fsm:TOFSM\|en_Subtractor'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.649 ns" { fsm:TOFSM|currentState.s2 fsm:TOFSM|en_Subtractor } "NODE_NAME" } } { "fsm.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/fsm.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.850 ns) + CELL(0.000 ns) 6.029 ns fsm:TOFSM\|en_Subtractor~clkctrl 4 COMB CLKCTRL_G6 222 " "Info: 4: + IC(1.850 ns) + CELL(0.000 ns) = 6.029 ns; Loc. = CLKCTRL_G6; Fanout = 222; COMB Node = 'fsm:TOFSM\|en_Subtractor~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.850 ns" { fsm:TOFSM|en_Subtractor fsm:TOFSM|en_Subtractor~clkctrl } "NODE_NAME" } } { "fsm.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/fsm.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.213 ns) + CELL(0.322 ns) 7.564 ns subtractor:blokSubtractor\|x_out\[16\] 5 REG LCCOMB_X13_Y10_N10 1 " "Info: 5: + IC(1.213 ns) + CELL(0.322 ns) = 7.564 ns; Loc. = LCCOMB_X13_Y10_N10; Fanout = 1; REG Node = 'subtractor:blokSubtractor\|x_out\[16\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.535 ns" { fsm:TOFSM|en_Subtractor~clkctrl subtractor:blokSubtractor|x_out[16] } "NODE_NAME" } } { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.545 ns ( 33.65 % ) " "Info: Total cell delay = 2.545 ns ( 33.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.019 ns ( 66.35 % ) " "Info: Total interconnect delay = 5.019 ns ( 66.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.564 ns" { clk fsm:TOFSM|currentState.s2 fsm:TOFSM|en_Subtractor fsm:TOFSM|en_Subtractor~clkctrl subtractor:blokSubtractor|x_out[16] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.564 ns" { clk {} clk~combout {} fsm:TOFSM|currentState.s2 {} fsm:TOFSM|en_Subtractor {} fsm:TOFSM|en_Subtractor~clkctrl {} subtractor:blokSubtractor|x_out[16] {} } { 0.000ns 0.000ns 1.585ns 0.371ns 1.850ns 1.213ns } { 0.000ns 1.066ns 0.879ns 0.278ns 0.000ns 0.322ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.600 ns" { clk clk~clkctrl regisX:blokRegisX|outputRegister[16] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.600 ns" { clk {} clk~combout {} clk~clkctrl {} regisX:blokRegisX|outputRegister[16] {} } { 0.000ns 0.000ns 0.128ns 0.804ns } { 0.000ns 1.066ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.564 ns" { clk fsm:TOFSM|currentState.s2 fsm:TOFSM|en_Subtractor fsm:TOFSM|en_Subtractor~clkctrl subtractor:blokSubtractor|x_out[16] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.564 ns" { clk {} clk~combout {} fsm:TOFSM|currentState.s2 {} fsm:TOFSM|en_Subtractor {} fsm:TOFSM|en_Subtractor~clkctrl {} subtractor:blokSubtractor|x_out[16] {} } { 0.000ns 0.000ns 1.585ns 0.371ns 1.850ns 1.213ns } { 0.000ns 1.066ns 0.879ns 0.278ns 0.000ns 0.322ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "regisX.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regisX.vhd" 27 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } } { "regisX.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regisX.vhd" 27 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.952 ns" { subtractor:blokSubtractor|x_out[16] regisX:blokRegisX|outputRegister[16] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.952 ns" { subtractor:blokSubtractor|x_out[16] {} regisX:blokRegisX|outputRegister[16] {} } { 0.000ns 0.539ns } { 0.000ns 0.413ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.600 ns" { clk clk~clkctrl regisX:blokRegisX|outputRegister[16] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.600 ns" { clk {} clk~combout {} clk~clkctrl {} regisX:blokRegisX|outputRegister[16] {} } { 0.000ns 0.000ns 0.128ns 0.804ns } { 0.000ns 1.066ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.564 ns" { clk fsm:TOFSM|currentState.s2 fsm:TOFSM|en_Subtractor fsm:TOFSM|en_Subtractor~clkctrl subtractor:blokSubtractor|x_out[16] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.564 ns" { clk {} clk~combout {} fsm:TOFSM|currentState.s2 {} fsm:TOFSM|en_Subtractor {} fsm:TOFSM|en_Subtractor~clkctrl {} subtractor:blokSubtractor|x_out[16] {} } { 0.000ns 0.000ns 1.585ns 0.371ns 1.850ns 1.213ns } { 0.000ns 1.066ns 0.879ns 0.278ns 0.000ns 0.322ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "modeSin register angkaTemp2\[3\] register angka\[31\]\$latch 144.22 MHz 6.934 ns Internal " "Info: Clock \"modeSin\" has Internal fmax of 144.22 MHz between source register \"angkaTemp2\[3\]\" and destination register \"angka\[31\]\$latch\" (period= 6.934 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.109 ns + Longest register register " "Info: + Longest register to register delay is 6.109 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns angkaTemp2\[3\] 1 REG LCCOMB_X26_Y12_N22 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X26_Y12_N22; Fanout = 2; REG Node = 'angkaTemp2\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { angkaTemp2[3] } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.803 ns) + CELL(0.495 ns) 1.298 ns Add1~70 2 COMB LCCOMB_X24_Y12_N6 2 " "Info: 2: + IC(0.803 ns) + CELL(0.495 ns) = 1.298 ns; Loc. = LCCOMB_X24_Y12_N6; Fanout = 2; COMB Node = 'Add1~70'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.298 ns" { angkaTemp2[3] Add1~70 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 908 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.378 ns Add1~72 3 COMB LCCOMB_X24_Y12_N8 2 " "Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 1.378 ns; Loc. = LCCOMB_X24_Y12_N8; Fanout = 2; COMB Node = 'Add1~72'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add1~70 Add1~72 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 908 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.458 ns Add1~74 4 COMB LCCOMB_X24_Y12_N10 2 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 1.458 ns; Loc. = LCCOMB_X24_Y12_N10; Fanout = 2; COMB Node = 'Add1~74'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add1~72 Add1~74 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 908 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.538 ns Add1~76 5 COMB LCCOMB_X24_Y12_N12 2 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 1.538 ns; Loc. = LCCOMB_X24_Y12_N12; Fanout = 2; COMB Node = 'Add1~76'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add1~74 Add1~76 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 908 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 1.712 ns Add1~78 6 COMB LCCOMB_X24_Y12_N14 2 " "Info: 6: + IC(0.000 ns) + CELL(0.174 ns) = 1.712 ns; Loc. = LCCOMB_X24_Y12_N14; Fanout = 2; COMB Node = 'Add1~78'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { Add1~76 Add1~78 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 908 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.792 ns Add1~80 7 COMB LCCOMB_X24_Y12_N16 2 " "Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 1.792 ns; Loc. = LCCOMB_X24_Y12_N16; Fanout = 2; COMB Node = 'Add1~80'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add1~78 Add1~80 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 908 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.872 ns Add1~82 8 COMB LCCOMB_X24_Y12_N18 2 " "Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 1.872 ns; Loc. = LCCOMB_X24_Y12_N18; Fanout = 2; COMB Node = 'Add1~82'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add1~80 Add1~82 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 908 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.952 ns Add1~84 9 COMB LCCOMB_X24_Y12_N20 2 " "Info: 9: + IC(0.000 ns) + CELL(0.080 ns) = 1.952 ns; Loc. = LCCOMB_X24_Y12_N20; Fanout = 2; COMB Node = 'Add1~84'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add1~82 Add1~84 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 908 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.032 ns Add1~86 10 COMB LCCOMB_X24_Y12_N22 2 " "Info: 10: + IC(0.000 ns) + CELL(0.080 ns) = 2.032 ns; Loc. = LCCOMB_X24_Y12_N22; Fanout = 2; COMB Node = 'Add1~86'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add1~84 Add1~86 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 908 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.112 ns Add1~88 11 COMB LCCOMB_X24_Y12_N24 2 " "Info: 11: + IC(0.000 ns) + CELL(0.080 ns) = 2.112 ns; Loc. = LCCOMB_X24_Y12_N24; Fanout = 2; COMB Node = 'Add1~88'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add1~86 Add1~88 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 908 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.192 ns Add1~90 12 COMB LCCOMB_X24_Y12_N26 2 " "Info: 12: + IC(0.000 ns) + CELL(0.080 ns) = 2.192 ns; Loc. = LCCOMB_X24_Y12_N26; Fanout = 2; COMB Node = 'Add1~90'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add1~88 Add1~90 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 908 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.272 ns Add1~92 13 COMB LCCOMB_X24_Y12_N28 2 " "Info: 13: + IC(0.000 ns) + CELL(0.080 ns) = 2.272 ns; Loc. = LCCOMB_X24_Y12_N28; Fanout = 2; COMB Node = 'Add1~92'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add1~90 Add1~92 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 908 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 2.433 ns Add1~94 14 COMB LCCOMB_X24_Y12_N30 2 " "Info: 14: + IC(0.000 ns) + CELL(0.161 ns) = 2.433 ns; Loc. = LCCOMB_X24_Y12_N30; Fanout = 2; COMB Node = 'Add1~94'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { Add1~92 Add1~94 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 908 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.513 ns Add1~96 15 COMB LCCOMB_X24_Y11_N0 2 " "Info: 15: + IC(0.000 ns) + CELL(0.080 ns) = 2.513 ns; Loc. = LCCOMB_X24_Y11_N0; Fanout = 2; COMB Node = 'Add1~96'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add1~94 Add1~96 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 908 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.593 ns Add1~98 16 COMB LCCOMB_X24_Y11_N2 2 " "Info: 16: + IC(0.000 ns) + CELL(0.080 ns) = 2.593 ns; Loc. = LCCOMB_X24_Y11_N2; Fanout = 2; COMB Node = 'Add1~98'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add1~96 Add1~98 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 908 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.673 ns Add1~100 17 COMB LCCOMB_X24_Y11_N4 2 " "Info: 17: + IC(0.000 ns) + CELL(0.080 ns) = 2.673 ns; Loc. = LCCOMB_X24_Y11_N4; Fanout = 2; COMB Node = 'Add1~100'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add1~98 Add1~100 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 908 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.753 ns Add1~102 18 COMB LCCOMB_X24_Y11_N6 2 " "Info: 18: + IC(0.000 ns) + CELL(0.080 ns) = 2.753 ns; Loc. = LCCOMB_X24_Y11_N6; Fanout = 2; COMB Node = 'Add1~102'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add1~100 Add1~102 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 908 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.833 ns Add1~104 19 COMB LCCOMB_X24_Y11_N8 2 " "Info: 19: + IC(0.000 ns) + CELL(0.080 ns) = 2.833 ns; Loc. = LCCOMB_X24_Y11_N8; Fanout = 2; COMB Node = 'Add1~104'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add1~102 Add1~104 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 908 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.913 ns Add1~106 20 COMB LCCOMB_X24_Y11_N10 2 " "Info: 20: + IC(0.000 ns) + CELL(0.080 ns) = 2.913 ns; Loc. = LCCOMB_X24_Y11_N10; Fanout = 2; COMB Node = 'Add1~106'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add1~104 Add1~106 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 908 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.993 ns Add1~108 21 COMB LCCOMB_X24_Y11_N12 2 " "Info: 21: + IC(0.000 ns) + CELL(0.080 ns) = 2.993 ns; Loc. = LCCOMB_X24_Y11_N12; Fanout = 2; COMB Node = 'Add1~108'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add1~106 Add1~108 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 908 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 3.167 ns Add1~110 22 COMB LCCOMB_X24_Y11_N14 2 " "Info: 22: + IC(0.000 ns) + CELL(0.174 ns) = 3.167 ns; Loc. = LCCOMB_X24_Y11_N14; Fanout = 2; COMB Node = 'Add1~110'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { Add1~108 Add1~110 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 908 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.247 ns Add1~112 23 COMB LCCOMB_X24_Y11_N16 2 " "Info: 23: + IC(0.000 ns) + CELL(0.080 ns) = 3.247 ns; Loc. = LCCOMB_X24_Y11_N16; Fanout = 2; COMB Node = 'Add1~112'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add1~110 Add1~112 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 908 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.327 ns Add1~114 24 COMB LCCOMB_X24_Y11_N18 2 " "Info: 24: + IC(0.000 ns) + CELL(0.080 ns) = 3.327 ns; Loc. = LCCOMB_X24_Y11_N18; Fanout = 2; COMB Node = 'Add1~114'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add1~112 Add1~114 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 908 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.407 ns Add1~116 25 COMB LCCOMB_X24_Y11_N20 2 " "Info: 25: + IC(0.000 ns) + CELL(0.080 ns) = 3.407 ns; Loc. = LCCOMB_X24_Y11_N20; Fanout = 2; COMB Node = 'Add1~116'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add1~114 Add1~116 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 908 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.487 ns Add1~118 26 COMB LCCOMB_X24_Y11_N22 2 " "Info: 26: + IC(0.000 ns) + CELL(0.080 ns) = 3.487 ns; Loc. = LCCOMB_X24_Y11_N22; Fanout = 2; COMB Node = 'Add1~118'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add1~116 Add1~118 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 908 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.567 ns Add1~120 27 COMB LCCOMB_X24_Y11_N24 2 " "Info: 27: + IC(0.000 ns) + CELL(0.080 ns) = 3.567 ns; Loc. = LCCOMB_X24_Y11_N24; Fanout = 2; COMB Node = 'Add1~120'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add1~118 Add1~120 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 908 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.647 ns Add1~122 28 COMB LCCOMB_X24_Y11_N26 2 " "Info: 28: + IC(0.000 ns) + CELL(0.080 ns) = 3.647 ns; Loc. = LCCOMB_X24_Y11_N26; Fanout = 2; COMB Node = 'Add1~122'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add1~120 Add1~122 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 908 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.727 ns Add1~124 29 COMB LCCOMB_X24_Y11_N28 1 " "Info: 29: + IC(0.000 ns) + CELL(0.080 ns) = 3.727 ns; Loc. = LCCOMB_X24_Y11_N28; Fanout = 1; COMB Node = 'Add1~124'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add1~122 Add1~124 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 908 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 4.185 ns Add1~125 30 COMB LCCOMB_X24_Y11_N30 1 " "Info: 30: + IC(0.000 ns) + CELL(0.458 ns) = 4.185 ns; Loc. = LCCOMB_X24_Y11_N30; Fanout = 1; COMB Node = 'Add1~125'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { Add1~124 Add1~125 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 908 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.931 ns) + CELL(0.521 ns) 5.637 ns Add1~157 31 COMB LCCOMB_X23_Y8_N30 1 " "Info: 31: + IC(0.931 ns) + CELL(0.521 ns) = 5.637 ns; Loc. = LCCOMB_X23_Y8_N30; Fanout = 1; COMB Node = 'Add1~157'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.452 ns" { Add1~125 Add1~157 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 908 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.294 ns) + CELL(0.178 ns) 6.109 ns angka\[31\]\$latch 32 REG LCCOMB_X23_Y8_N8 1 " "Info: 32: + IC(0.294 ns) + CELL(0.178 ns) = 6.109 ns; Loc. = LCCOMB_X23_Y8_N8; Fanout = 1; REG Node = 'angka\[31\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.472 ns" { Add1~157 angka[31]$latch } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.081 ns ( 66.80 % ) " "Info: Total cell delay = 4.081 ns ( 66.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.028 ns ( 33.20 % ) " "Info: Total interconnect delay = 2.028 ns ( 33.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.109 ns" { angkaTemp2[3] Add1~70 Add1~72 Add1~74 Add1~76 Add1~78 Add1~80 Add1~82 Add1~84 Add1~86 Add1~88 Add1~90 Add1~92 Add1~94 Add1~96 Add1~98 Add1~100 Add1~102 Add1~104 Add1~106 Add1~108 Add1~110 Add1~112 Add1~114 Add1~116 Add1~118 Add1~120 Add1~122 Add1~124 Add1~125 Add1~157 angka[31]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.109 ns" { angkaTemp2[3] {} Add1~70 {} Add1~72 {} Add1~74 {} Add1~76 {} Add1~78 {} Add1~80 {} Add1~82 {} Add1~84 {} Add1~86 {} Add1~88 {} Add1~90 {} Add1~92 {} Add1~94 {} Add1~96 {} Add1~98 {} Add1~100 {} Add1~102 {} Add1~104 {} Add1~106 {} Add1~108 {} Add1~110 {} Add1~112 {} Add1~114 {} Add1~116 {} Add1~118 {} Add1~120 {} Add1~122 {} Add1~124 {} Add1~125 {} Add1~157 {} angka[31]$latch {} } { 0.000ns 0.803ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.931ns 0.294ns } { 0.000ns 0.495ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.521ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.319 ns - Smallest " "Info: - Smallest clock skew is 0.319 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "modeSin destination 6.464 ns + Shortest register " "Info: + Shortest clock path from clock \"modeSin\" to destination register is 6.464 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.056 ns) 1.056 ns modeSin 1 CLK PIN_24 68 " "Info: 1: + IC(0.000 ns) + CELL(1.056 ns) = 1.056 ns; Loc. = PIN_24; Fanout = 68; CLK Node = 'modeSin'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { modeSin } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.322 ns) 3.116 ns angka\[31\]~0 2 COMB LCCOMB_X22_Y12_N28 1 " "Info: 2: + IC(1.738 ns) + CELL(0.322 ns) = 3.116 ns; Loc. = LCCOMB_X22_Y12_N28; Fanout = 1; COMB Node = 'angka\[31\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.060 ns" { modeSin angka[31]~0 } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.819 ns) + CELL(0.000 ns) 4.935 ns angka\[31\]~0clkctrl 3 COMB CLKCTRL_G7 64 " "Info: 3: + IC(1.819 ns) + CELL(0.000 ns) = 4.935 ns; Loc. = CLKCTRL_G7; Fanout = 64; COMB Node = 'angka\[31\]~0clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.819 ns" { angka[31]~0 angka[31]~0clkctrl } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.207 ns) + CELL(0.322 ns) 6.464 ns angka\[31\]\$latch 4 REG LCCOMB_X23_Y8_N8 1 " "Info: 4: + IC(1.207 ns) + CELL(0.322 ns) = 6.464 ns; Loc. = LCCOMB_X23_Y8_N8; Fanout = 1; REG Node = 'angka\[31\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.529 ns" { angka[31]~0clkctrl angka[31]$latch } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.700 ns ( 26.30 % ) " "Info: Total cell delay = 1.700 ns ( 26.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.764 ns ( 73.70 % ) " "Info: Total interconnect delay = 4.764 ns ( 73.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.464 ns" { modeSin angka[31]~0 angka[31]~0clkctrl angka[31]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.464 ns" { modeSin {} modeSin~combout {} angka[31]~0 {} angka[31]~0clkctrl {} angka[31]$latch {} } { 0.000ns 0.000ns 1.738ns 1.819ns 1.207ns } { 0.000ns 1.056ns 0.322ns 0.000ns 0.322ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "modeSin source 6.145 ns - Longest register " "Info: - Longest clock path from clock \"modeSin\" to source register is 6.145 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.056 ns) 1.056 ns modeSin 1 CLK PIN_24 68 " "Info: 1: + IC(0.000 ns) + CELL(1.056 ns) = 1.056 ns; Loc. = PIN_24; Fanout = 68; CLK Node = 'modeSin'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { modeSin } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.768 ns) + CELL(0.178 ns) 3.002 ns angka\[5\]~1 2 COMB LCCOMB_X25_Y12_N6 1 " "Info: 2: + IC(1.768 ns) + CELL(0.178 ns) = 3.002 ns; Loc. = LCCOMB_X25_Y12_N6; Fanout = 1; COMB Node = 'angka\[5\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.946 ns" { modeSin angka[5]~1 } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.746 ns) + CELL(0.000 ns) 4.748 ns angka\[5\]~1clkctrl 3 COMB CLKCTRL_G5 32 " "Info: 3: + IC(1.746 ns) + CELL(0.000 ns) = 4.748 ns; Loc. = CLKCTRL_G5; Fanout = 32; COMB Node = 'angka\[5\]~1clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.746 ns" { angka[5]~1 angka[5]~1clkctrl } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.219 ns) + CELL(0.178 ns) 6.145 ns angkaTemp2\[3\] 4 REG LCCOMB_X26_Y12_N22 2 " "Info: 4: + IC(1.219 ns) + CELL(0.178 ns) = 6.145 ns; Loc. = LCCOMB_X26_Y12_N22; Fanout = 2; REG Node = 'angkaTemp2\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.397 ns" { angka[5]~1clkctrl angkaTemp2[3] } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.412 ns ( 22.98 % ) " "Info: Total cell delay = 1.412 ns ( 22.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.733 ns ( 77.02 % ) " "Info: Total interconnect delay = 4.733 ns ( 77.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.145 ns" { modeSin angka[5]~1 angka[5]~1clkctrl angkaTemp2[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.145 ns" { modeSin {} modeSin~combout {} angka[5]~1 {} angka[5]~1clkctrl {} angkaTemp2[3] {} } { 0.000ns 0.000ns 1.768ns 1.746ns 1.219ns } { 0.000ns 1.056ns 0.178ns 0.000ns 0.178ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.464 ns" { modeSin angka[31]~0 angka[31]~0clkctrl angka[31]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.464 ns" { modeSin {} modeSin~combout {} angka[31]~0 {} angka[31]~0clkctrl {} angka[31]$latch {} } { 0.000ns 0.000ns 1.738ns 1.819ns 1.207ns } { 0.000ns 1.056ns 0.322ns 0.000ns 0.322ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.145 ns" { modeSin angka[5]~1 angka[5]~1clkctrl angkaTemp2[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.145 ns" { modeSin {} modeSin~combout {} angka[5]~1 {} angka[5]~1clkctrl {} angkaTemp2[3] {} } { 0.000ns 0.000ns 1.768ns 1.746ns 1.219ns } { 0.000ns 1.056ns 0.178ns 0.000ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.144 ns + " "Info: + Micro setup delay of destination is 1.144 ns" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.109 ns" { angkaTemp2[3] Add1~70 Add1~72 Add1~74 Add1~76 Add1~78 Add1~80 Add1~82 Add1~84 Add1~86 Add1~88 Add1~90 Add1~92 Add1~94 Add1~96 Add1~98 Add1~100 Add1~102 Add1~104 Add1~106 Add1~108 Add1~110 Add1~112 Add1~114 Add1~116 Add1~118 Add1~120 Add1~122 Add1~124 Add1~125 Add1~157 angka[31]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.109 ns" { angkaTemp2[3] {} Add1~70 {} Add1~72 {} Add1~74 {} Add1~76 {} Add1~78 {} Add1~80 {} Add1~82 {} Add1~84 {} Add1~86 {} Add1~88 {} Add1~90 {} Add1~92 {} Add1~94 {} Add1~96 {} Add1~98 {} Add1~100 {} Add1~102 {} Add1~104 {} Add1~106 {} Add1~108 {} Add1~110 {} Add1~112 {} Add1~114 {} Add1~116 {} Add1~118 {} Add1~120 {} Add1~122 {} Add1~124 {} Add1~125 {} Add1~157 {} angka[31]$latch {} } { 0.000ns 0.803ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.931ns 0.294ns } { 0.000ns 0.495ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.521ns 0.178ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.464 ns" { modeSin angka[31]~0 angka[31]~0clkctrl angka[31]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.464 ns" { modeSin {} modeSin~combout {} angka[31]~0 {} angka[31]~0clkctrl {} angka[31]$latch {} } { 0.000ns 0.000ns 1.738ns 1.819ns 1.207ns } { 0.000ns 1.056ns 0.322ns 0.000ns 0.322ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.145 ns" { modeSin angka[5]~1 angka[5]~1clkctrl angkaTemp2[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.145 ns" { modeSin {} modeSin~combout {} angka[5]~1 {} angka[5]~1clkctrl {} angkaTemp2[3] {} } { 0.000ns 0.000ns 1.768ns 1.746ns 1.219ns } { 0.000ns 1.056ns 0.178ns 0.000ns 0.178ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "modeCos register angkaTemp\[60\] register angka\[30\]\$latch 296.47 MHz 3.373 ns Internal " "Info: Clock \"modeCos\" has Internal fmax of 296.47 MHz between source register \"angkaTemp\[60\]\" and destination register \"angka\[30\]\$latch\" (period= 3.373 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.341 ns + Longest register register " "Info: + Longest register to register delay is 2.341 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns angkaTemp\[60\] 1 REG LCCOMB_X22_Y11_N26 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X22_Y11_N26; Fanout = 2; REG Node = 'angkaTemp\[60\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { angkaTemp[60] } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.553 ns) + CELL(0.521 ns) 1.074 ns Add1~156 2 COMB LCCOMB_X23_Y11_N4 1 " "Info: 2: + IC(0.553 ns) + CELL(0.521 ns) = 1.074 ns; Loc. = LCCOMB_X23_Y11_N4; Fanout = 1; COMB Node = 'Add1~156'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.074 ns" { angkaTemp[60] Add1~156 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 908 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.089 ns) + CELL(0.178 ns) 2.341 ns angka\[30\]\$latch 3 REG LCCOMB_X28_Y11_N8 1 " "Info: 3: + IC(1.089 ns) + CELL(0.178 ns) = 2.341 ns; Loc. = LCCOMB_X28_Y11_N8; Fanout = 1; REG Node = 'angka\[30\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.267 ns" { Add1~156 angka[30]$latch } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.699 ns ( 29.86 % ) " "Info: Total cell delay = 0.699 ns ( 29.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.642 ns ( 70.14 % ) " "Info: Total interconnect delay = 1.642 ns ( 70.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.341 ns" { angkaTemp[60] Add1~156 angka[30]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.341 ns" { angkaTemp[60] {} Add1~156 {} angka[30]$latch {} } { 0.000ns 0.553ns 1.089ns } { 0.000ns 0.521ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.108 ns - Smallest " "Info: - Smallest clock skew is 0.108 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "modeCos destination 6.057 ns + Shortest register " "Info: + Shortest clock path from clock \"modeCos\" to destination register is 6.057 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.913 ns) 0.913 ns modeCos 1 CLK PIN_80 2 " "Info: 1: + IC(0.000 ns) + CELL(0.913 ns) = 0.913 ns; Loc. = PIN_80; Fanout = 2; CLK Node = 'modeCos'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { modeCos } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.628 ns) + CELL(0.177 ns) 2.718 ns angka\[31\]~0 2 COMB LCCOMB_X22_Y12_N28 1 " "Info: 2: + IC(1.628 ns) + CELL(0.177 ns) = 2.718 ns; Loc. = LCCOMB_X22_Y12_N28; Fanout = 1; COMB Node = 'angka\[31\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.805 ns" { modeCos angka[31]~0 } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.819 ns) + CELL(0.000 ns) 4.537 ns angka\[31\]~0clkctrl 3 COMB CLKCTRL_G7 64 " "Info: 3: + IC(1.819 ns) + CELL(0.000 ns) = 4.537 ns; Loc. = CLKCTRL_G7; Fanout = 64; COMB Node = 'angka\[31\]~0clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.819 ns" { angka[31]~0 angka[31]~0clkctrl } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.198 ns) + CELL(0.322 ns) 6.057 ns angka\[30\]\$latch 4 REG LCCOMB_X28_Y11_N8 1 " "Info: 4: + IC(1.198 ns) + CELL(0.322 ns) = 6.057 ns; Loc. = LCCOMB_X28_Y11_N8; Fanout = 1; REG Node = 'angka\[30\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.520 ns" { angka[31]~0clkctrl angka[30]$latch } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.412 ns ( 23.31 % ) " "Info: Total cell delay = 1.412 ns ( 23.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.645 ns ( 76.69 % ) " "Info: Total interconnect delay = 4.645 ns ( 76.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.057 ns" { modeCos angka[31]~0 angka[31]~0clkctrl angka[30]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.057 ns" { modeCos {} modeCos~combout {} angka[31]~0 {} angka[31]~0clkctrl {} angka[30]$latch {} } { 0.000ns 0.000ns 1.628ns 1.819ns 1.198ns } { 0.000ns 0.913ns 0.177ns 0.000ns 0.322ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "modeCos source 5.949 ns - Longest register " "Info: - Longest clock path from clock \"modeCos\" to source register is 5.949 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.913 ns) 0.913 ns modeCos 1 CLK PIN_80 2 " "Info: 1: + IC(0.000 ns) + CELL(0.913 ns) = 0.913 ns; Loc. = PIN_80; Fanout = 2; CLK Node = 'modeCos'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { modeCos } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.628 ns) + CELL(0.177 ns) 2.718 ns angka\[31\]~0 2 COMB LCCOMB_X22_Y12_N28 1 " "Info: 2: + IC(1.628 ns) + CELL(0.177 ns) = 2.718 ns; Loc. = LCCOMB_X22_Y12_N28; Fanout = 1; COMB Node = 'angka\[31\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.805 ns" { modeCos angka[31]~0 } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.819 ns) + CELL(0.000 ns) 4.537 ns angka\[31\]~0clkctrl 3 COMB CLKCTRL_G7 64 " "Info: 3: + IC(1.819 ns) + CELL(0.000 ns) = 4.537 ns; Loc. = CLKCTRL_G7; Fanout = 64; COMB Node = 'angka\[31\]~0clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.819 ns" { angka[31]~0 angka[31]~0clkctrl } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.234 ns) + CELL(0.178 ns) 5.949 ns angkaTemp\[60\] 4 REG LCCOMB_X22_Y11_N26 2 " "Info: 4: + IC(1.234 ns) + CELL(0.178 ns) = 5.949 ns; Loc. = LCCOMB_X22_Y11_N26; Fanout = 2; REG Node = 'angkaTemp\[60\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.412 ns" { angka[31]~0clkctrl angkaTemp[60] } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.268 ns ( 21.31 % ) " "Info: Total cell delay = 1.268 ns ( 21.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.681 ns ( 78.69 % ) " "Info: Total interconnect delay = 4.681 ns ( 78.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.949 ns" { modeCos angka[31]~0 angka[31]~0clkctrl angkaTemp[60] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.949 ns" { modeCos {} modeCos~combout {} angka[31]~0 {} angka[31]~0clkctrl {} angkaTemp[60] {} } { 0.000ns 0.000ns 1.628ns 1.819ns 1.234ns } { 0.000ns 0.913ns 0.177ns 0.000ns 0.178ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.057 ns" { modeCos angka[31]~0 angka[31]~0clkctrl angka[30]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.057 ns" { modeCos {} modeCos~combout {} angka[31]~0 {} angka[31]~0clkctrl {} angka[30]$latch {} } { 0.000ns 0.000ns 1.628ns 1.819ns 1.198ns } { 0.000ns 0.913ns 0.177ns 0.000ns 0.322ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.949 ns" { modeCos angka[31]~0 angka[31]~0clkctrl angkaTemp[60] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.949 ns" { modeCos {} modeCos~combout {} angka[31]~0 {} angka[31]~0clkctrl {} angkaTemp[60] {} } { 0.000ns 0.000ns 1.628ns 1.819ns 1.234ns } { 0.000ns 0.913ns 0.177ns 0.000ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.140 ns + " "Info: + Micro setup delay of destination is 1.140 ns" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.341 ns" { angkaTemp[60] Add1~156 angka[30]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.341 ns" { angkaTemp[60] {} Add1~156 {} angka[30]$latch {} } { 0.000ns 0.553ns 1.089ns } { 0.000ns 0.521ns 0.178ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.057 ns" { modeCos angka[31]~0 angka[31]~0clkctrl angka[30]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.057 ns" { modeCos {} modeCos~combout {} angka[31]~0 {} angka[31]~0clkctrl {} angka[30]$latch {} } { 0.000ns 0.000ns 1.628ns 1.819ns 1.198ns } { 0.000ns 0.913ns 0.177ns 0.000ns 0.322ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.949 ns" { modeCos angka[31]~0 angka[31]~0clkctrl angkaTemp[60] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.949 ns" { modeCos {} modeCos~combout {} angka[31]~0 {} angka[31]~0clkctrl {} angkaTemp[60] {} } { 0.000ns 0.000ns 1.628ns 1.819ns 1.234ns } { 0.000ns 0.913ns 0.177ns 0.000ns 0.178ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "regisY:blokRegisY\|outputRegister\[25\] subtractor:blokSubtractor\|a\[12\] clk 6.792 ns " "Info: Found hold time violation between source  pin or register \"regisY:blokRegisY\|outputRegister\[25\]\" and destination pin or register \"subtractor:blokSubtractor\|a\[12\]\" for clock \"clk\" (Hold time is 6.792 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "8.245 ns + Largest " "Info: + Largest clock skew is 8.245 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 10.865 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 10.865 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.066 ns) 1.066 ns clk 1 CLK PIN_23 4 " "Info: 1: + IC(0.000 ns) + CELL(1.066 ns) = 1.066 ns; Loc. = PIN_23; Fanout = 4; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.585 ns) + CELL(0.879 ns) 3.530 ns fsm:TOFSM\|currentState.s2 2 REG LCFF_X22_Y12_N5 2 " "Info: 2: + IC(1.585 ns) + CELL(0.879 ns) = 3.530 ns; Loc. = LCFF_X22_Y12_N5; Fanout = 2; REG Node = 'fsm:TOFSM\|currentState.s2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.464 ns" { clk fsm:TOFSM|currentState.s2 } "NODE_NAME" } } { "fsm.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/fsm.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.371 ns) + CELL(0.278 ns) 4.179 ns fsm:TOFSM\|en_Subtractor 3 COMB LCCOMB_X22_Y12_N6 6 " "Info: 3: + IC(0.371 ns) + CELL(0.278 ns) = 4.179 ns; Loc. = LCCOMB_X22_Y12_N6; Fanout = 6; COMB Node = 'fsm:TOFSM\|en_Subtractor'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.649 ns" { fsm:TOFSM|currentState.s2 fsm:TOFSM|en_Subtractor } "NODE_NAME" } } { "fsm.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/fsm.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.802 ns) + CELL(0.178 ns) 6.159 ns subtractor:blokSubtractor\|kCount\[1\] 4 REG LCCOMB_X8_Y7_N16 106 " "Info: 4: + IC(1.802 ns) + CELL(0.178 ns) = 6.159 ns; Loc. = LCCOMB_X8_Y7_N16; Fanout = 106; REG Node = 'subtractor:blokSubtractor\|kCount\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.980 ns" { fsm:TOFSM|en_Subtractor subtractor:blokSubtractor|kCount[1] } "NODE_NAME" } } { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.964 ns) + CELL(0.322 ns) 7.445 ns subtractor:blokSubtractor\|b\[0\]~11 5 COMB LCCOMB_X7_Y10_N30 1 " "Info: 5: + IC(0.964 ns) + CELL(0.322 ns) = 7.445 ns; Loc. = LCCOMB_X7_Y10_N30; Fanout = 1; COMB Node = 'subtractor:blokSubtractor\|b\[0\]~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.286 ns" { subtractor:blokSubtractor|kCount[1] subtractor:blokSubtractor|b[0]~11 } "NODE_NAME" } } { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.299 ns) + CELL(0.178 ns) 7.922 ns subtractor:blokSubtractor\|b\[0\]~12 6 COMB LCCOMB_X7_Y10_N20 1 " "Info: 6: + IC(0.299 ns) + CELL(0.178 ns) = 7.922 ns; Loc. = LCCOMB_X7_Y10_N20; Fanout = 1; COMB Node = 'subtractor:blokSubtractor\|b\[0\]~12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.477 ns" { subtractor:blokSubtractor|b[0]~11 subtractor:blokSubtractor|b[0]~12 } "NODE_NAME" } } { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.554 ns) + CELL(0.000 ns) 9.476 ns subtractor:blokSubtractor\|b\[0\]~12clkctrl 7 COMB CLKCTRL_G0 62 " "Info: 7: + IC(1.554 ns) + CELL(0.000 ns) = 9.476 ns; Loc. = CLKCTRL_G0; Fanout = 62; COMB Node = 'subtractor:blokSubtractor\|b\[0\]~12clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.554 ns" { subtractor:blokSubtractor|b[0]~12 subtractor:blokSubtractor|b[0]~12clkctrl } "NODE_NAME" } } { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.211 ns) + CELL(0.178 ns) 10.865 ns subtractor:blokSubtractor\|a\[12\] 8 REG LCCOMB_X13_Y11_N20 7 " "Info: 8: + IC(1.211 ns) + CELL(0.178 ns) = 10.865 ns; Loc. = LCCOMB_X13_Y11_N20; Fanout = 7; REG Node = 'subtractor:blokSubtractor\|a\[12\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.389 ns" { subtractor:blokSubtractor|b[0]~12clkctrl subtractor:blokSubtractor|a[12] } "NODE_NAME" } } { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.079 ns ( 28.34 % ) " "Info: Total cell delay = 3.079 ns ( 28.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.786 ns ( 71.66 % ) " "Info: Total interconnect delay = 7.786 ns ( 71.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.865 ns" { clk fsm:TOFSM|currentState.s2 fsm:TOFSM|en_Subtractor subtractor:blokSubtractor|kCount[1] subtractor:blokSubtractor|b[0]~11 subtractor:blokSubtractor|b[0]~12 subtractor:blokSubtractor|b[0]~12clkctrl subtractor:blokSubtractor|a[12] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.865 ns" { clk {} clk~combout {} fsm:TOFSM|currentState.s2 {} fsm:TOFSM|en_Subtractor {} subtractor:blokSubtractor|kCount[1] {} subtractor:blokSubtractor|b[0]~11 {} subtractor:blokSubtractor|b[0]~12 {} subtractor:blokSubtractor|b[0]~12clkctrl {} subtractor:blokSubtractor|a[12] {} } { 0.000ns 0.000ns 1.585ns 0.371ns 1.802ns 0.964ns 0.299ns 1.554ns 1.211ns } { 0.000ns 1.066ns 0.879ns 0.278ns 0.178ns 0.322ns 0.178ns 0.000ns 0.178ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.620 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 2.620 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.066 ns) 1.066 ns clk 1 CLK PIN_23 4 " "Info: 1: + IC(0.000 ns) + CELL(1.066 ns) = 1.066 ns; Loc. = PIN_23; Fanout = 4; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.128 ns) + CELL(0.000 ns) 1.194 ns clk~clkctrl 2 COMB CLKCTRL_G2 104 " "Info: 2: + IC(0.128 ns) + CELL(0.000 ns) = 1.194 ns; Loc. = CLKCTRL_G2; Fanout = 104; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.128 ns" { clk clk~clkctrl } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.824 ns) + CELL(0.602 ns) 2.620 ns regisY:blokRegisY\|outputRegister\[25\] 3 REG LCFF_X13_Y11_N3 9 " "Info: 3: + IC(0.824 ns) + CELL(0.602 ns) = 2.620 ns; Loc. = LCFF_X13_Y11_N3; Fanout = 9; REG Node = 'regisY:blokRegisY\|outputRegister\[25\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.426 ns" { clk~clkctrl regisY:blokRegisY|outputRegister[25] } "NODE_NAME" } } { "regisY.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regisY.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.668 ns ( 63.66 % ) " "Info: Total cell delay = 1.668 ns ( 63.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.952 ns ( 36.34 % ) " "Info: Total interconnect delay = 0.952 ns ( 36.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.620 ns" { clk clk~clkctrl regisY:blokRegisY|outputRegister[25] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.620 ns" { clk {} clk~combout {} clk~clkctrl {} regisY:blokRegisY|outputRegister[25] {} } { 0.000ns 0.000ns 0.128ns 0.824ns } { 0.000ns 1.066ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.865 ns" { clk fsm:TOFSM|currentState.s2 fsm:TOFSM|en_Subtractor subtractor:blokSubtractor|kCount[1] subtractor:blokSubtractor|b[0]~11 subtractor:blokSubtractor|b[0]~12 subtractor:blokSubtractor|b[0]~12clkctrl subtractor:blokSubtractor|a[12] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.865 ns" { clk {} clk~combout {} fsm:TOFSM|currentState.s2 {} fsm:TOFSM|en_Subtractor {} subtractor:blokSubtractor|kCount[1] {} subtractor:blokSubtractor|b[0]~11 {} subtractor:blokSubtractor|b[0]~12 {} subtractor:blokSubtractor|b[0]~12clkctrl {} subtractor:blokSubtractor|a[12] {} } { 0.000ns 0.000ns 1.585ns 0.371ns 1.802ns 0.964ns 0.299ns 1.554ns 1.211ns } { 0.000ns 1.066ns 0.879ns 0.278ns 0.178ns 0.322ns 0.178ns 0.000ns 0.178ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.620 ns" { clk clk~clkctrl regisY:blokRegisY|outputRegister[25] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.620 ns" { clk {} clk~combout {} clk~clkctrl {} regisY:blokRegisY|outputRegister[25] {} } { 0.000ns 0.000ns 0.128ns 0.824ns } { 0.000ns 1.066ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "regisY.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regisY.vhd" 27 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.176 ns - Shortest register register " "Info: - Shortest register to register delay is 1.176 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns regisY:blokRegisY\|outputRegister\[25\] 1 REG LCFF_X13_Y11_N3 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X13_Y11_N3; Fanout = 9; REG Node = 'regisY:blokRegisY\|outputRegister\[25\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { regisY:blokRegisY|outputRegister[25] } "NODE_NAME" } } { "regisY.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regisY.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.358 ns) 0.358 ns subtractor:blokSubtractor\|a\[12\]~95 2 COMB LCCOMB_X13_Y11_N2 1 " "Info: 2: + IC(0.000 ns) + CELL(0.358 ns) = 0.358 ns; Loc. = LCCOMB_X13_Y11_N2; Fanout = 1; COMB Node = 'subtractor:blokSubtractor\|a\[12\]~95'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.358 ns" { regisY:blokRegisY|outputRegister[25] subtractor:blokSubtractor|a[12]~95 } "NODE_NAME" } } { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.297 ns) + CELL(0.521 ns) 1.176 ns subtractor:blokSubtractor\|a\[12\] 3 REG LCCOMB_X13_Y11_N20 7 " "Info: 3: + IC(0.297 ns) + CELL(0.521 ns) = 1.176 ns; Loc. = LCCOMB_X13_Y11_N20; Fanout = 7; REG Node = 'subtractor:blokSubtractor\|a\[12\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.818 ns" { subtractor:blokSubtractor|a[12]~95 subtractor:blokSubtractor|a[12] } "NODE_NAME" } } { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.879 ns ( 74.74 % ) " "Info: Total cell delay = 0.879 ns ( 74.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.297 ns ( 25.26 % ) " "Info: Total interconnect delay = 0.297 ns ( 25.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.176 ns" { regisY:blokRegisY|outputRegister[25] subtractor:blokSubtractor|a[12]~95 subtractor:blokSubtractor|a[12] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.176 ns" { regisY:blokRegisY|outputRegister[25] {} subtractor:blokSubtractor|a[12]~95 {} subtractor:blokSubtractor|a[12] {} } { 0.000ns 0.000ns 0.297ns } { 0.000ns 0.358ns 0.521ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "regisY.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regisY.vhd" 27 -1 0 } } { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.865 ns" { clk fsm:TOFSM|currentState.s2 fsm:TOFSM|en_Subtractor subtractor:blokSubtractor|kCount[1] subtractor:blokSubtractor|b[0]~11 subtractor:blokSubtractor|b[0]~12 subtractor:blokSubtractor|b[0]~12clkctrl subtractor:blokSubtractor|a[12] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.865 ns" { clk {} clk~combout {} fsm:TOFSM|currentState.s2 {} fsm:TOFSM|en_Subtractor {} subtractor:blokSubtractor|kCount[1] {} subtractor:blokSubtractor|b[0]~11 {} subtractor:blokSubtractor|b[0]~12 {} subtractor:blokSubtractor|b[0]~12clkctrl {} subtractor:blokSubtractor|a[12] {} } { 0.000ns 0.000ns 1.585ns 0.371ns 1.802ns 0.964ns 0.299ns 1.554ns 1.211ns } { 0.000ns 1.066ns 0.879ns 0.278ns 0.178ns 0.322ns 0.178ns 0.000ns 0.178ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.620 ns" { clk clk~clkctrl regisY:blokRegisY|outputRegister[25] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.620 ns" { clk {} clk~combout {} clk~clkctrl {} regisY:blokRegisY|outputRegister[25] {} } { 0.000ns 0.000ns 0.128ns 0.824ns } { 0.000ns 1.066ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.176 ns" { regisY:blokRegisY|outputRegister[25] subtractor:blokSubtractor|a[12]~95 subtractor:blokSubtractor|a[12] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.176 ns" { regisY:blokRegisY|outputRegister[25] {} subtractor:blokSubtractor|a[12]~95 {} subtractor:blokSubtractor|a[12] {} } { 0.000ns 0.000ns 0.297ns } { 0.000ns 0.358ns 0.521ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "angle_baru\[29\] Sudut\[1\] modeSin 12.026 ns register " "Info: tsu for register \"angle_baru\[29\]\" (data pin = \"Sudut\[1\]\", clock pin = \"modeSin\") is 12.026 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.626 ns + Longest pin register " "Info: + Longest pin to register delay is 13.626 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.893 ns) 0.893 ns Sudut\[1\] 1 PIN PIN_84 3 " "Info: 1: + IC(0.000 ns) + CELL(0.893 ns) = 0.893 ns; Loc. = PIN_84; Fanout = 3; PIN Node = 'Sudut\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sudut[1] } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.438 ns) + CELL(0.517 ns) 7.848 ns Add0~3 2 COMB LCCOMB_X18_Y7_N2 2 " "Info: 2: + IC(6.438 ns) + CELL(0.517 ns) = 7.848 ns; Loc. = LCCOMB_X18_Y7_N2; Fanout = 2; COMB Node = 'Add0~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.955 ns" { Sudut[1] Add0~3 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 908 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 7.928 ns Add0~5 3 COMB LCCOMB_X18_Y7_N4 2 " "Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 7.928 ns; Loc. = LCCOMB_X18_Y7_N4; Fanout = 2; COMB Node = 'Add0~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~3 Add0~5 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 908 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.008 ns Add0~7 4 COMB LCCOMB_X18_Y7_N6 2 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 8.008 ns; Loc. = LCCOMB_X18_Y7_N6; Fanout = 2; COMB Node = 'Add0~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~5 Add0~7 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 908 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.088 ns Add0~9 5 COMB LCCOMB_X18_Y7_N8 2 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 8.088 ns; Loc. = LCCOMB_X18_Y7_N8; Fanout = 2; COMB Node = 'Add0~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~7 Add0~9 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 908 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.168 ns Add0~11 6 COMB LCCOMB_X18_Y7_N10 2 " "Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 8.168 ns; Loc. = LCCOMB_X18_Y7_N10; Fanout = 2; COMB Node = 'Add0~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~9 Add0~11 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 908 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.248 ns Add0~13 7 COMB LCCOMB_X18_Y7_N12 2 " "Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 8.248 ns; Loc. = LCCOMB_X18_Y7_N12; Fanout = 2; COMB Node = 'Add0~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~11 Add0~13 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 908 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 8.422 ns Add0~15 8 COMB LCCOMB_X18_Y7_N14 2 " "Info: 8: + IC(0.000 ns) + CELL(0.174 ns) = 8.422 ns; Loc. = LCCOMB_X18_Y7_N14; Fanout = 2; COMB Node = 'Add0~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { Add0~13 Add0~15 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 908 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.502 ns Add0~17 9 COMB LCCOMB_X18_Y7_N16 2 " "Info: 9: + IC(0.000 ns) + CELL(0.080 ns) = 8.502 ns; Loc. = LCCOMB_X18_Y7_N16; Fanout = 2; COMB Node = 'Add0~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~15 Add0~17 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 908 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.582 ns Add0~19 10 COMB LCCOMB_X18_Y7_N18 2 " "Info: 10: + IC(0.000 ns) + CELL(0.080 ns) = 8.582 ns; Loc. = LCCOMB_X18_Y7_N18; Fanout = 2; COMB Node = 'Add0~19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~17 Add0~19 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 908 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.662 ns Add0~21 11 COMB LCCOMB_X18_Y7_N20 2 " "Info: 11: + IC(0.000 ns) + CELL(0.080 ns) = 8.662 ns; Loc. = LCCOMB_X18_Y7_N20; Fanout = 2; COMB Node = 'Add0~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~19 Add0~21 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 908 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.742 ns Add0~23 12 COMB LCCOMB_X18_Y7_N22 2 " "Info: 12: + IC(0.000 ns) + CELL(0.080 ns) = 8.742 ns; Loc. = LCCOMB_X18_Y7_N22; Fanout = 2; COMB Node = 'Add0~23'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~21 Add0~23 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 908 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.822 ns Add0~25 13 COMB LCCOMB_X18_Y7_N24 2 " "Info: 13: + IC(0.000 ns) + CELL(0.080 ns) = 8.822 ns; Loc. = LCCOMB_X18_Y7_N24; Fanout = 2; COMB Node = 'Add0~25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~23 Add0~25 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 908 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.902 ns Add0~27 14 COMB LCCOMB_X18_Y7_N26 2 " "Info: 14: + IC(0.000 ns) + CELL(0.080 ns) = 8.902 ns; Loc. = LCCOMB_X18_Y7_N26; Fanout = 2; COMB Node = 'Add0~27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~25 Add0~27 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 908 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.982 ns Add0~29 15 COMB LCCOMB_X18_Y7_N28 2 " "Info: 15: + IC(0.000 ns) + CELL(0.080 ns) = 8.982 ns; Loc. = LCCOMB_X18_Y7_N28; Fanout = 2; COMB Node = 'Add0~29'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~27 Add0~29 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 908 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 9.143 ns Add0~31 16 COMB LCCOMB_X18_Y7_N30 2 " "Info: 16: + IC(0.000 ns) + CELL(0.161 ns) = 9.143 ns; Loc. = LCCOMB_X18_Y7_N30; Fanout = 2; COMB Node = 'Add0~31'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { Add0~29 Add0~31 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 908 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.223 ns Add0~33 17 COMB LCCOMB_X18_Y6_N0 2 " "Info: 17: + IC(0.000 ns) + CELL(0.080 ns) = 9.223 ns; Loc. = LCCOMB_X18_Y6_N0; Fanout = 2; COMB Node = 'Add0~33'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~31 Add0~33 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 908 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.303 ns Add0~35 18 COMB LCCOMB_X18_Y6_N2 2 " "Info: 18: + IC(0.000 ns) + CELL(0.080 ns) = 9.303 ns; Loc. = LCCOMB_X18_Y6_N2; Fanout = 2; COMB Node = 'Add0~35'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~33 Add0~35 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 908 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.383 ns Add0~37 19 COMB LCCOMB_X18_Y6_N4 2 " "Info: 19: + IC(0.000 ns) + CELL(0.080 ns) = 9.383 ns; Loc. = LCCOMB_X18_Y6_N4; Fanout = 2; COMB Node = 'Add0~37'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~35 Add0~37 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 908 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.463 ns Add0~39 20 COMB LCCOMB_X18_Y6_N6 2 " "Info: 20: + IC(0.000 ns) + CELL(0.080 ns) = 9.463 ns; Loc. = LCCOMB_X18_Y6_N6; Fanout = 2; COMB Node = 'Add0~39'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~37 Add0~39 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 908 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.543 ns Add0~41 21 COMB LCCOMB_X18_Y6_N8 2 " "Info: 21: + IC(0.000 ns) + CELL(0.080 ns) = 9.543 ns; Loc. = LCCOMB_X18_Y6_N8; Fanout = 2; COMB Node = 'Add0~41'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~39 Add0~41 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 908 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.623 ns Add0~43 22 COMB LCCOMB_X18_Y6_N10 2 " "Info: 22: + IC(0.000 ns) + CELL(0.080 ns) = 9.623 ns; Loc. = LCCOMB_X18_Y6_N10; Fanout = 2; COMB Node = 'Add0~43'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~41 Add0~43 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 908 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.703 ns Add0~45 23 COMB LCCOMB_X18_Y6_N12 2 " "Info: 23: + IC(0.000 ns) + CELL(0.080 ns) = 9.703 ns; Loc. = LCCOMB_X18_Y6_N12; Fanout = 2; COMB Node = 'Add0~45'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~43 Add0~45 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 908 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 9.877 ns Add0~47 24 COMB LCCOMB_X18_Y6_N14 2 " "Info: 24: + IC(0.000 ns) + CELL(0.174 ns) = 9.877 ns; Loc. = LCCOMB_X18_Y6_N14; Fanout = 2; COMB Node = 'Add0~47'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { Add0~45 Add0~47 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 908 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.957 ns Add0~49 25 COMB LCCOMB_X18_Y6_N16 2 " "Info: 25: + IC(0.000 ns) + CELL(0.080 ns) = 9.957 ns; Loc. = LCCOMB_X18_Y6_N16; Fanout = 2; COMB Node = 'Add0~49'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~47 Add0~49 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 908 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.037 ns Add0~51 26 COMB LCCOMB_X18_Y6_N18 2 " "Info: 26: + IC(0.000 ns) + CELL(0.080 ns) = 10.037 ns; Loc. = LCCOMB_X18_Y6_N18; Fanout = 2; COMB Node = 'Add0~51'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~49 Add0~51 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 908 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.117 ns Add0~53 27 COMB LCCOMB_X18_Y6_N20 2 " "Info: 27: + IC(0.000 ns) + CELL(0.080 ns) = 10.117 ns; Loc. = LCCOMB_X18_Y6_N20; Fanout = 2; COMB Node = 'Add0~53'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~51 Add0~53 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 908 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.197 ns Add0~55 28 COMB LCCOMB_X18_Y6_N22 2 " "Info: 28: + IC(0.000 ns) + CELL(0.080 ns) = 10.197 ns; Loc. = LCCOMB_X18_Y6_N22; Fanout = 2; COMB Node = 'Add0~55'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~53 Add0~55 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 908 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.277 ns Add0~57 29 COMB LCCOMB_X18_Y6_N24 2 " "Info: 29: + IC(0.000 ns) + CELL(0.080 ns) = 10.277 ns; Loc. = LCCOMB_X18_Y6_N24; Fanout = 2; COMB Node = 'Add0~57'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~55 Add0~57 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 908 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 10.735 ns Add0~58 30 COMB LCCOMB_X18_Y6_N26 1 " "Info: 30: + IC(0.000 ns) + CELL(0.458 ns) = 10.735 ns; Loc. = LCCOMB_X18_Y6_N26; Fanout = 1; COMB Node = 'Add0~58'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { Add0~57 Add0~58 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 908 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.483 ns) + CELL(0.545 ns) 12.763 ns Add0~66 31 COMB LCCOMB_X23_Y8_N6 1 " "Info: 31: + IC(1.483 ns) + CELL(0.545 ns) = 12.763 ns; Loc. = LCCOMB_X23_Y8_N6; Fanout = 1; COMB Node = 'Add0~66'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.028 ns" { Add0~58 Add0~66 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 908 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.319 ns) + CELL(0.544 ns) 13.626 ns angle_baru\[29\] 32 REG LCCOMB_X23_Y8_N26 1 " "Info: 32: + IC(0.319 ns) + CELL(0.544 ns) = 13.626 ns; Loc. = LCCOMB_X23_Y8_N26; Fanout = 1; REG Node = 'angle_baru\[29\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.863 ns" { Add0~66 angle_baru[29] } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.386 ns ( 39.53 % ) " "Info: Total cell delay = 5.386 ns ( 39.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.240 ns ( 60.47 % ) " "Info: Total interconnect delay = 8.240 ns ( 60.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.626 ns" { Sudut[1] Add0~3 Add0~5 Add0~7 Add0~9 Add0~11 Add0~13 Add0~15 Add0~17 Add0~19 Add0~21 Add0~23 Add0~25 Add0~27 Add0~29 Add0~31 Add0~33 Add0~35 Add0~37 Add0~39 Add0~41 Add0~43 Add0~45 Add0~47 Add0~49 Add0~51 Add0~53 Add0~55 Add0~57 Add0~58 Add0~66 angle_baru[29] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "13.626 ns" { Sudut[1] {} Sudut[1]~combout {} Add0~3 {} Add0~5 {} Add0~7 {} Add0~9 {} Add0~11 {} Add0~13 {} Add0~15 {} Add0~17 {} Add0~19 {} Add0~21 {} Add0~23 {} Add0~25 {} Add0~27 {} Add0~29 {} Add0~31 {} Add0~33 {} Add0~35 {} Add0~37 {} Add0~39 {} Add0~41 {} Add0~43 {} Add0~45 {} Add0~47 {} Add0~49 {} Add0~51 {} Add0~53 {} Add0~55 {} Add0~57 {} Add0~58 {} Add0~66 {} angle_baru[29] {} } { 0.000ns 0.000ns 6.438ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.483ns 0.319ns } { 0.000ns 0.893ns 0.517ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.545ns 0.544ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.005 ns + " "Info: + Micro setup delay of destination is 1.005 ns" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "modeSin destination 2.605 ns - Shortest register " "Info: - Shortest clock path from clock \"modeSin\" to destination register is 2.605 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.056 ns) 1.056 ns modeSin 1 CLK PIN_24 68 " "Info: 1: + IC(0.000 ns) + CELL(1.056 ns) = 1.056 ns; Loc. = PIN_24; Fanout = 68; CLK Node = 'modeSin'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { modeSin } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.128 ns) + CELL(0.000 ns) 1.184 ns modeSin~clkctrl 2 COMB CLKCTRL_G1 32 " "Info: 2: + IC(0.128 ns) + CELL(0.000 ns) = 1.184 ns; Loc. = CLKCTRL_G1; Fanout = 32; COMB Node = 'modeSin~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.128 ns" { modeSin modeSin~clkctrl } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.243 ns) + CELL(0.178 ns) 2.605 ns angle_baru\[29\] 3 REG LCCOMB_X23_Y8_N26 1 " "Info: 3: + IC(1.243 ns) + CELL(0.178 ns) = 2.605 ns; Loc. = LCCOMB_X23_Y8_N26; Fanout = 1; REG Node = 'angle_baru\[29\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.421 ns" { modeSin~clkctrl angle_baru[29] } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.234 ns ( 47.37 % ) " "Info: Total cell delay = 1.234 ns ( 47.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.371 ns ( 52.63 % ) " "Info: Total interconnect delay = 1.371 ns ( 52.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.605 ns" { modeSin modeSin~clkctrl angle_baru[29] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.605 ns" { modeSin {} modeSin~combout {} modeSin~clkctrl {} angle_baru[29] {} } { 0.000ns 0.000ns 0.128ns 1.243ns } { 0.000ns 1.056ns 0.000ns 0.178ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.626 ns" { Sudut[1] Add0~3 Add0~5 Add0~7 Add0~9 Add0~11 Add0~13 Add0~15 Add0~17 Add0~19 Add0~21 Add0~23 Add0~25 Add0~27 Add0~29 Add0~31 Add0~33 Add0~35 Add0~37 Add0~39 Add0~41 Add0~43 Add0~45 Add0~47 Add0~49 Add0~51 Add0~53 Add0~55 Add0~57 Add0~58 Add0~66 angle_baru[29] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "13.626 ns" { Sudut[1] {} Sudut[1]~combout {} Add0~3 {} Add0~5 {} Add0~7 {} Add0~9 {} Add0~11 {} Add0~13 {} Add0~15 {} Add0~17 {} Add0~19 {} Add0~21 {} Add0~23 {} Add0~25 {} Add0~27 {} Add0~29 {} Add0~31 {} Add0~33 {} Add0~35 {} Add0~37 {} Add0~39 {} Add0~41 {} Add0~43 {} Add0~45 {} Add0~47 {} Add0~49 {} Add0~51 {} Add0~53 {} Add0~55 {} Add0~57 {} Add0~58 {} Add0~66 {} angle_baru[29] {} } { 0.000ns 0.000ns 6.438ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.483ns 0.319ns } { 0.000ns 0.893ns 0.517ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.545ns 0.544ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.605 ns" { modeSin modeSin~clkctrl angle_baru[29] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.605 ns" { modeSin {} modeSin~combout {} modeSin~clkctrl {} angle_baru[29] {} } { 0.000ns 0.000ns 0.128ns 1.243ns } { 0.000ns 1.056ns 0.000ns 0.178ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "modeSin angka\[11\] angka\[11\]\$latch 11.998 ns register " "Info: tco from clock \"modeSin\" to destination pin \"angka\[11\]\" through register \"angka\[11\]\$latch\" is 11.998 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "modeSin source 6.491 ns + Longest register " "Info: + Longest clock path from clock \"modeSin\" to source register is 6.491 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.056 ns) 1.056 ns modeSin 1 CLK PIN_24 68 " "Info: 1: + IC(0.000 ns) + CELL(1.056 ns) = 1.056 ns; Loc. = PIN_24; Fanout = 68; CLK Node = 'modeSin'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { modeSin } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.322 ns) 3.116 ns angka\[31\]~0 2 COMB LCCOMB_X22_Y12_N28 1 " "Info: 2: + IC(1.738 ns) + CELL(0.322 ns) = 3.116 ns; Loc. = LCCOMB_X22_Y12_N28; Fanout = 1; COMB Node = 'angka\[31\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.060 ns" { modeSin angka[31]~0 } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.819 ns) + CELL(0.000 ns) 4.935 ns angka\[31\]~0clkctrl 3 COMB CLKCTRL_G7 64 " "Info: 3: + IC(1.819 ns) + CELL(0.000 ns) = 4.935 ns; Loc. = CLKCTRL_G7; Fanout = 64; COMB Node = 'angka\[31\]~0clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.819 ns" { angka[31]~0 angka[31]~0clkctrl } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.234 ns) + CELL(0.322 ns) 6.491 ns angka\[11\]\$latch 4 REG LCCOMB_X23_Y13_N14 1 " "Info: 4: + IC(1.234 ns) + CELL(0.322 ns) = 6.491 ns; Loc. = LCCOMB_X23_Y13_N14; Fanout = 1; REG Node = 'angka\[11\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.556 ns" { angka[31]~0clkctrl angka[11]$latch } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.700 ns ( 26.19 % ) " "Info: Total cell delay = 1.700 ns ( 26.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.791 ns ( 73.81 % ) " "Info: Total interconnect delay = 4.791 ns ( 73.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.491 ns" { modeSin angka[31]~0 angka[31]~0clkctrl angka[11]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.491 ns" { modeSin {} modeSin~combout {} angka[31]~0 {} angka[31]~0clkctrl {} angka[11]$latch {} } { 0.000ns 0.000ns 1.738ns 1.819ns 1.234ns } { 0.000ns 1.056ns 0.322ns 0.000ns 0.322ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.507 ns + Longest register pin " "Info: + Longest register to pin delay is 5.507 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns angka\[11\]\$latch 1 REG LCCOMB_X23_Y13_N14 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X23_Y13_N14; Fanout = 1; REG Node = 'angka\[11\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { angka[11]$latch } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.607 ns) + CELL(2.900 ns) 5.507 ns angka\[11\] 2 PIN PIN_15 0 " "Info: 2: + IC(2.607 ns) + CELL(2.900 ns) = 5.507 ns; Loc. = PIN_15; Fanout = 0; PIN Node = 'angka\[11\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.507 ns" { angka[11]$latch angka[11] } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.900 ns ( 52.66 % ) " "Info: Total cell delay = 2.900 ns ( 52.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.607 ns ( 47.34 % ) " "Info: Total interconnect delay = 2.607 ns ( 47.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.507 ns" { angka[11]$latch angka[11] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.507 ns" { angka[11]$latch {} angka[11] {} } { 0.000ns 2.607ns } { 0.000ns 2.900ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.491 ns" { modeSin angka[31]~0 angka[31]~0clkctrl angka[11]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.491 ns" { modeSin {} modeSin~combout {} angka[31]~0 {} angka[31]~0clkctrl {} angka[11]$latch {} } { 0.000ns 0.000ns 1.738ns 1.819ns 1.234ns } { 0.000ns 1.056ns 0.322ns 0.000ns 0.322ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.507 ns" { angka[11]$latch angka[11] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.507 ns" { angka[11]$latch {} angka[11] {} } { 0.000ns 2.607ns } { 0.000ns 2.900ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "angka\[31\]\$latch modeSin modeSin 2.889 ns register " "Info: th for register \"angka\[31\]\$latch\" (data pin = \"modeSin\", clock pin = \"modeSin\") is 2.889 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "modeSin destination 6.464 ns + Longest register " "Info: + Longest clock path from clock \"modeSin\" to destination register is 6.464 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.056 ns) 1.056 ns modeSin 1 CLK PIN_24 68 " "Info: 1: + IC(0.000 ns) + CELL(1.056 ns) = 1.056 ns; Loc. = PIN_24; Fanout = 68; CLK Node = 'modeSin'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { modeSin } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.322 ns) 3.116 ns angka\[31\]~0 2 COMB LCCOMB_X22_Y12_N28 1 " "Info: 2: + IC(1.738 ns) + CELL(0.322 ns) = 3.116 ns; Loc. = LCCOMB_X22_Y12_N28; Fanout = 1; COMB Node = 'angka\[31\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.060 ns" { modeSin angka[31]~0 } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.819 ns) + CELL(0.000 ns) 4.935 ns angka\[31\]~0clkctrl 3 COMB CLKCTRL_G7 64 " "Info: 3: + IC(1.819 ns) + CELL(0.000 ns) = 4.935 ns; Loc. = CLKCTRL_G7; Fanout = 64; COMB Node = 'angka\[31\]~0clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.819 ns" { angka[31]~0 angka[31]~0clkctrl } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.207 ns) + CELL(0.322 ns) 6.464 ns angka\[31\]\$latch 4 REG LCCOMB_X23_Y8_N8 1 " "Info: 4: + IC(1.207 ns) + CELL(0.322 ns) = 6.464 ns; Loc. = LCCOMB_X23_Y8_N8; Fanout = 1; REG Node = 'angka\[31\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.529 ns" { angka[31]~0clkctrl angka[31]$latch } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.700 ns ( 26.30 % ) " "Info: Total cell delay = 1.700 ns ( 26.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.764 ns ( 73.70 % ) " "Info: Total interconnect delay = 4.764 ns ( 73.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.464 ns" { modeSin angka[31]~0 angka[31]~0clkctrl angka[31]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.464 ns" { modeSin {} modeSin~combout {} angka[31]~0 {} angka[31]~0clkctrl {} angka[31]$latch {} } { 0.000ns 0.000ns 1.738ns 1.819ns 1.207ns } { 0.000ns 1.056ns 0.322ns 0.000ns 0.322ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.575 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.575 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.056 ns) 1.056 ns modeSin 1 CLK PIN_24 68 " "Info: 1: + IC(0.000 ns) + CELL(1.056 ns) = 1.056 ns; Loc. = PIN_24; Fanout = 68; CLK Node = 'modeSin'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { modeSin } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.725 ns) + CELL(0.322 ns) 3.103 ns Add1~157 2 COMB LCCOMB_X23_Y8_N30 1 " "Info: 2: + IC(1.725 ns) + CELL(0.322 ns) = 3.103 ns; Loc. = LCCOMB_X23_Y8_N30; Fanout = 1; COMB Node = 'Add1~157'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.047 ns" { modeSin Add1~157 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 908 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.294 ns) + CELL(0.178 ns) 3.575 ns angka\[31\]\$latch 3 REG LCCOMB_X23_Y8_N8 1 " "Info: 3: + IC(0.294 ns) + CELL(0.178 ns) = 3.575 ns; Loc. = LCCOMB_X23_Y8_N8; Fanout = 1; REG Node = 'angka\[31\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.472 ns" { Add1~157 angka[31]$latch } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.556 ns ( 43.52 % ) " "Info: Total cell delay = 1.556 ns ( 43.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.019 ns ( 56.48 % ) " "Info: Total interconnect delay = 2.019 ns ( 56.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.575 ns" { modeSin Add1~157 angka[31]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.575 ns" { modeSin {} modeSin~combout {} Add1~157 {} angka[31]$latch {} } { 0.000ns 0.000ns 1.725ns 0.294ns } { 0.000ns 1.056ns 0.322ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.464 ns" { modeSin angka[31]~0 angka[31]~0clkctrl angka[31]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.464 ns" { modeSin {} modeSin~combout {} angka[31]~0 {} angka[31]~0clkctrl {} angka[31]$latch {} } { 0.000ns 0.000ns 1.738ns 1.819ns 1.207ns } { 0.000ns 1.056ns 0.322ns 0.000ns 0.322ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.575 ns" { modeSin Add1~157 angka[31]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.575 ns" { modeSin {} modeSin~combout {} Add1~157 {} angka[31]$latch {} } { 0.000ns 0.000ns 1.725ns 0.294ns } { 0.000ns 1.056ns 0.322ns 0.178ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 484 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 484 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "198 " "Info: Peak virtual memory: 198 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 28 02:40:09 2023 " "Info: Processing ended: Tue Nov 28 02:40:09 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
>>>>>>> Stashed changes
