Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Aug  1 16:58:48 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file adder_timing_summary_routed.rpt -pb adder_timing_summary_routed.pb -rpx adder_timing_summary_routed.rpx -warn_on_violation
| Design       : adder
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (2)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (4)
5. checking no_input_delay (1)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2)
------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: U_FND_CNTL/U_CLK_DIV_1KHZ/r_clk_1khz_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (4)
------------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.994        0.000                      0                   18        0.377        0.000                      0                   18        4.500        0.000                       0                    19  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.994        0.000                      0                   18        0.377        0.000                      0                   18        4.500        0.000                       0                    19  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.994ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.377ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.994ns  (required time - arrival time)
  Source:                 U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.001ns  (logic 0.952ns (23.793%)  route 3.049ns (76.207%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.617     5.138    U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[16]_0
    SLICE_X61Y24         FDCE                                         r  U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDCE (Prop_fdce_C_Q)         0.456     5.594 r  U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[13]/Q
                         net (fo=2, routed)           0.857     6.451    U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter[13]
    SLICE_X61Y24         LUT4 (Prop_lut4_I1_O)        0.124     6.575 r  U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter[16]_i_5/O
                         net (fo=1, routed)           0.460     7.035    U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter[16]_i_5_n_0
    SLICE_X61Y23         LUT5 (Prop_lut5_I4_O)        0.124     7.159 r  U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter[16]_i_4/O
                         net (fo=1, routed)           0.575     7.734    U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter[16]_i_4_n_0
    SLICE_X61Y21         LUT6 (Prop_lut6_I5_O)        0.124     7.858 r  U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter[16]_i_2/O
                         net (fo=18, routed)          1.158     9.015    U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter[16]_i_2_n_0
    SLICE_X61Y24         LUT3 (Prop_lut3_I0_O)        0.124     9.139 r  U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter[14]_i_1/O
                         net (fo=1, routed)           0.000     9.139    U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_0[14]
    SLICE_X61Y24         FDCE                                         r  U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.501    14.842    U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[16]_0
    SLICE_X61Y24         FDCE                                         r  U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[14]/C
                         clock pessimism              0.296    15.138    
                         clock uncertainty           -0.035    15.103    
    SLICE_X61Y24         FDCE (Setup_fdce_C_D)        0.031    15.134    U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.134    
                         arrival time                          -9.139    
  -------------------------------------------------------------------
                         slack                                  5.994    

Slack (MET) :             5.994ns  (required time - arrival time)
  Source:                 U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.999ns  (logic 0.952ns (23.805%)  route 3.047ns (76.195%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.617     5.138    U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[16]_0
    SLICE_X61Y24         FDCE                                         r  U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDCE (Prop_fdce_C_Q)         0.456     5.594 r  U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[13]/Q
                         net (fo=2, routed)           0.857     6.451    U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter[13]
    SLICE_X61Y24         LUT4 (Prop_lut4_I1_O)        0.124     6.575 r  U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter[16]_i_5/O
                         net (fo=1, routed)           0.460     7.035    U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter[16]_i_5_n_0
    SLICE_X61Y23         LUT5 (Prop_lut5_I4_O)        0.124     7.159 r  U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter[16]_i_4/O
                         net (fo=1, routed)           0.575     7.734    U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter[16]_i_4_n_0
    SLICE_X61Y21         LUT6 (Prop_lut6_I5_O)        0.124     7.858 r  U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter[16]_i_2/O
                         net (fo=18, routed)          1.156     9.013    U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter[16]_i_2_n_0
    SLICE_X61Y24         LUT3 (Prop_lut3_I0_O)        0.124     9.137 r  U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter[13]_i_1/O
                         net (fo=1, routed)           0.000     9.137    U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_0[13]
    SLICE_X61Y24         FDCE                                         r  U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.501    14.842    U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[16]_0
    SLICE_X61Y24         FDCE                                         r  U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[13]/C
                         clock pessimism              0.296    15.138    
                         clock uncertainty           -0.035    15.103    
    SLICE_X61Y24         FDCE (Setup_fdce_C_D)        0.029    15.132    U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.132    
                         arrival time                          -9.137    
  -------------------------------------------------------------------
                         slack                                  5.994    

Slack (MET) :             6.010ns  (required time - arrival time)
  Source:                 U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.029ns  (logic 0.980ns (24.323%)  route 3.049ns (75.677%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.617     5.138    U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[16]_0
    SLICE_X61Y24         FDCE                                         r  U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDCE (Prop_fdce_C_Q)         0.456     5.594 r  U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[13]/Q
                         net (fo=2, routed)           0.857     6.451    U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter[13]
    SLICE_X61Y24         LUT4 (Prop_lut4_I1_O)        0.124     6.575 r  U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter[16]_i_5/O
                         net (fo=1, routed)           0.460     7.035    U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter[16]_i_5_n_0
    SLICE_X61Y23         LUT5 (Prop_lut5_I4_O)        0.124     7.159 r  U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter[16]_i_4/O
                         net (fo=1, routed)           0.575     7.734    U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter[16]_i_4_n_0
    SLICE_X61Y21         LUT6 (Prop_lut6_I5_O)        0.124     7.858 r  U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter[16]_i_2/O
                         net (fo=18, routed)          1.158     9.015    U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter[16]_i_2_n_0
    SLICE_X61Y24         LUT3 (Prop_lut3_I0_O)        0.152     9.167 r  U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter[16]_i_1/O
                         net (fo=1, routed)           0.000     9.167    U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_0[16]
    SLICE_X61Y24         FDCE                                         r  U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.501    14.842    U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[16]_0
    SLICE_X61Y24         FDCE                                         r  U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[16]/C
                         clock pessimism              0.296    15.138    
                         clock uncertainty           -0.035    15.103    
    SLICE_X61Y24         FDCE (Setup_fdce_C_D)        0.075    15.178    U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         15.178    
                         arrival time                          -9.167    
  -------------------------------------------------------------------
                         slack                                  6.010    

Slack (MET) :             6.012ns  (required time - arrival time)
  Source:                 U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.027ns  (logic 0.980ns (24.335%)  route 3.047ns (75.665%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.617     5.138    U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[16]_0
    SLICE_X61Y24         FDCE                                         r  U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDCE (Prop_fdce_C_Q)         0.456     5.594 r  U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[13]/Q
                         net (fo=2, routed)           0.857     6.451    U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter[13]
    SLICE_X61Y24         LUT4 (Prop_lut4_I1_O)        0.124     6.575 r  U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter[16]_i_5/O
                         net (fo=1, routed)           0.460     7.035    U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter[16]_i_5_n_0
    SLICE_X61Y23         LUT5 (Prop_lut5_I4_O)        0.124     7.159 r  U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter[16]_i_4/O
                         net (fo=1, routed)           0.575     7.734    U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter[16]_i_4_n_0
    SLICE_X61Y21         LUT6 (Prop_lut6_I5_O)        0.124     7.858 r  U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter[16]_i_2/O
                         net (fo=18, routed)          1.156     9.013    U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter[16]_i_2_n_0
    SLICE_X61Y24         LUT3 (Prop_lut3_I0_O)        0.152     9.165 r  U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter[15]_i_1/O
                         net (fo=1, routed)           0.000     9.165    U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_0[15]
    SLICE_X61Y24         FDCE                                         r  U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.501    14.842    U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[16]_0
    SLICE_X61Y24         FDCE                                         r  U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[15]/C
                         clock pessimism              0.296    15.138    
                         clock uncertainty           -0.035    15.103    
    SLICE_X61Y24         FDCE (Setup_fdce_C_D)        0.075    15.178    U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         15.178    
                         arrival time                          -9.165    
  -------------------------------------------------------------------
                         slack                                  6.012    

Slack (MET) :             6.124ns  (required time - arrival time)
  Source:                 U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.852ns  (logic 0.952ns (24.714%)  route 2.900ns (75.286%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.617     5.138    U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[16]_0
    SLICE_X61Y24         FDCE                                         r  U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDCE (Prop_fdce_C_Q)         0.456     5.594 r  U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[13]/Q
                         net (fo=2, routed)           0.857     6.451    U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter[13]
    SLICE_X61Y24         LUT4 (Prop_lut4_I1_O)        0.124     6.575 r  U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter[16]_i_5/O
                         net (fo=1, routed)           0.460     7.035    U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter[16]_i_5_n_0
    SLICE_X61Y23         LUT5 (Prop_lut5_I4_O)        0.124     7.159 r  U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter[16]_i_4/O
                         net (fo=1, routed)           0.575     7.734    U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter[16]_i_4_n_0
    SLICE_X61Y21         LUT6 (Prop_lut6_I5_O)        0.124     7.858 r  U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter[16]_i_2/O
                         net (fo=18, routed)          1.009     8.866    U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter[16]_i_2_n_0
    SLICE_X61Y23         LUT3 (Prop_lut3_I0_O)        0.124     8.990 r  U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter[11]_i_1/O
                         net (fo=1, routed)           0.000     8.990    U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_0[11]
    SLICE_X61Y23         FDCE                                         r  U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.503    14.844    U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[16]_0
    SLICE_X61Y23         FDCE                                         r  U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[11]/C
                         clock pessimism              0.274    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X61Y23         FDCE (Setup_fdce_C_D)        0.031    15.114    U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         15.114    
                         arrival time                          -8.990    
  -------------------------------------------------------------------
                         slack                                  6.124    

Slack (MET) :             6.124ns  (required time - arrival time)
  Source:                 U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.850ns  (logic 0.952ns (24.727%)  route 2.898ns (75.273%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.617     5.138    U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[16]_0
    SLICE_X61Y24         FDCE                                         r  U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDCE (Prop_fdce_C_Q)         0.456     5.594 r  U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[13]/Q
                         net (fo=2, routed)           0.857     6.451    U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter[13]
    SLICE_X61Y24         LUT4 (Prop_lut4_I1_O)        0.124     6.575 r  U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter[16]_i_5/O
                         net (fo=1, routed)           0.460     7.035    U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter[16]_i_5_n_0
    SLICE_X61Y23         LUT5 (Prop_lut5_I4_O)        0.124     7.159 r  U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter[16]_i_4/O
                         net (fo=1, routed)           0.575     7.734    U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter[16]_i_4_n_0
    SLICE_X61Y21         LUT6 (Prop_lut6_I5_O)        0.124     7.858 r  U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter[16]_i_2/O
                         net (fo=18, routed)          1.007     8.864    U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter[16]_i_2_n_0
    SLICE_X61Y23         LUT3 (Prop_lut3_I0_O)        0.124     8.988 r  U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter[10]_i_1/O
                         net (fo=1, routed)           0.000     8.988    U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_0[10]
    SLICE_X61Y23         FDCE                                         r  U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.503    14.844    U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[16]_0
    SLICE_X61Y23         FDCE                                         r  U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[10]/C
                         clock pessimism              0.274    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X61Y23         FDCE (Setup_fdce_C_D)        0.029    15.112    U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         15.112    
                         arrival time                          -8.988    
  -------------------------------------------------------------------
                         slack                                  6.124    

Slack (MET) :             6.140ns  (required time - arrival time)
  Source:                 U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.880ns  (logic 0.980ns (25.257%)  route 2.900ns (74.743%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.617     5.138    U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[16]_0
    SLICE_X61Y24         FDCE                                         r  U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDCE (Prop_fdce_C_Q)         0.456     5.594 r  U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[13]/Q
                         net (fo=2, routed)           0.857     6.451    U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter[13]
    SLICE_X61Y24         LUT4 (Prop_lut4_I1_O)        0.124     6.575 r  U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter[16]_i_5/O
                         net (fo=1, routed)           0.460     7.035    U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter[16]_i_5_n_0
    SLICE_X61Y23         LUT5 (Prop_lut5_I4_O)        0.124     7.159 r  U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter[16]_i_4/O
                         net (fo=1, routed)           0.575     7.734    U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter[16]_i_4_n_0
    SLICE_X61Y21         LUT6 (Prop_lut6_I5_O)        0.124     7.858 r  U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter[16]_i_2/O
                         net (fo=18, routed)          1.009     8.866    U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter[16]_i_2_n_0
    SLICE_X61Y23         LUT3 (Prop_lut3_I0_O)        0.152     9.018 r  U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter[9]_i_1/O
                         net (fo=1, routed)           0.000     9.018    U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_0[9]
    SLICE_X61Y23         FDCE                                         r  U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.503    14.844    U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[16]_0
    SLICE_X61Y23         FDCE                                         r  U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[9]/C
                         clock pessimism              0.274    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X61Y23         FDCE (Setup_fdce_C_D)        0.075    15.158    U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         15.158    
                         arrival time                          -9.018    
  -------------------------------------------------------------------
                         slack                                  6.140    

Slack (MET) :             6.142ns  (required time - arrival time)
  Source:                 U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.878ns  (logic 0.980ns (25.270%)  route 2.898ns (74.730%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.617     5.138    U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[16]_0
    SLICE_X61Y24         FDCE                                         r  U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDCE (Prop_fdce_C_Q)         0.456     5.594 r  U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[13]/Q
                         net (fo=2, routed)           0.857     6.451    U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter[13]
    SLICE_X61Y24         LUT4 (Prop_lut4_I1_O)        0.124     6.575 r  U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter[16]_i_5/O
                         net (fo=1, routed)           0.460     7.035    U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter[16]_i_5_n_0
    SLICE_X61Y23         LUT5 (Prop_lut5_I4_O)        0.124     7.159 r  U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter[16]_i_4/O
                         net (fo=1, routed)           0.575     7.734    U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter[16]_i_4_n_0
    SLICE_X61Y21         LUT6 (Prop_lut6_I5_O)        0.124     7.858 r  U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter[16]_i_2/O
                         net (fo=18, routed)          1.007     8.864    U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter[16]_i_2_n_0
    SLICE_X61Y23         LUT3 (Prop_lut3_I0_O)        0.152     9.016 r  U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter[12]_i_1/O
                         net (fo=1, routed)           0.000     9.016    U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_0[12]
    SLICE_X61Y23         FDCE                                         r  U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.503    14.844    U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[16]_0
    SLICE_X61Y23         FDCE                                         r  U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[12]/C
                         clock pessimism              0.274    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X61Y23         FDCE (Setup_fdce_C_D)        0.075    15.158    U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         15.158    
                         arrival time                          -9.016    
  -------------------------------------------------------------------
                         slack                                  6.142    

Slack (MET) :             6.284ns  (required time - arrival time)
  Source:                 U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.693ns  (logic 0.952ns (25.778%)  route 2.741ns (74.222%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.617     5.138    U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[16]_0
    SLICE_X61Y24         FDCE                                         r  U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDCE (Prop_fdce_C_Q)         0.456     5.594 r  U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[13]/Q
                         net (fo=2, routed)           0.857     6.451    U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter[13]
    SLICE_X61Y24         LUT4 (Prop_lut4_I1_O)        0.124     6.575 r  U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter[16]_i_5/O
                         net (fo=1, routed)           0.460     7.035    U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter[16]_i_5_n_0
    SLICE_X61Y23         LUT5 (Prop_lut5_I4_O)        0.124     7.159 r  U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter[16]_i_4/O
                         net (fo=1, routed)           0.575     7.734    U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter[16]_i_4_n_0
    SLICE_X61Y21         LUT6 (Prop_lut6_I5_O)        0.124     7.858 r  U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter[16]_i_2/O
                         net (fo=18, routed)          0.850     8.707    U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter[16]_i_2_n_0
    SLICE_X61Y22         LUT3 (Prop_lut3_I0_O)        0.124     8.831 r  U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter[6]_i_1/O
                         net (fo=1, routed)           0.000     8.831    U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_0[6]
    SLICE_X61Y22         FDCE                                         r  U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.504    14.845    U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[16]_0
    SLICE_X61Y22         FDCE                                         r  U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[6]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X61Y22         FDCE (Setup_fdce_C_D)        0.031    15.115    U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         15.115    
                         arrival time                          -8.831    
  -------------------------------------------------------------------
                         slack                                  6.284    

Slack (MET) :             6.284ns  (required time - arrival time)
  Source:                 U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.691ns  (logic 0.952ns (25.792%)  route 2.739ns (74.208%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.617     5.138    U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[16]_0
    SLICE_X61Y24         FDCE                                         r  U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDCE (Prop_fdce_C_Q)         0.456     5.594 r  U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[13]/Q
                         net (fo=2, routed)           0.857     6.451    U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter[13]
    SLICE_X61Y24         LUT4 (Prop_lut4_I1_O)        0.124     6.575 r  U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter[16]_i_5/O
                         net (fo=1, routed)           0.460     7.035    U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter[16]_i_5_n_0
    SLICE_X61Y23         LUT5 (Prop_lut5_I4_O)        0.124     7.159 r  U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter[16]_i_4/O
                         net (fo=1, routed)           0.575     7.734    U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter[16]_i_4_n_0
    SLICE_X61Y21         LUT6 (Prop_lut6_I5_O)        0.124     7.858 r  U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter[16]_i_2/O
                         net (fo=18, routed)          0.848     8.705    U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter[16]_i_2_n_0
    SLICE_X61Y22         LUT3 (Prop_lut3_I0_O)        0.124     8.829 r  U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     8.829    U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_0[5]
    SLICE_X61Y22         FDCE                                         r  U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.504    14.845    U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[16]_0
    SLICE_X61Y22         FDCE                                         r  U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[5]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X61Y22         FDCE (Setup_fdce_C_D)        0.029    15.113    U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         15.113    
                         arrival time                          -8.829    
  -------------------------------------------------------------------
                         slack                                  6.284    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.377ns  (arrival time - required time)
  Source:                 U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.277ns (57.196%)  route 0.207ns (42.804%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.584     1.467    U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[16]_0
    SLICE_X61Y21         FDCE                                         r  U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y21         FDCE (Prop_fdce_C_Q)         0.128     1.595 f  U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[3]/Q
                         net (fo=2, routed)           0.101     1.697    U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter[3]
    SLICE_X61Y21         LUT6 (Prop_lut6_I4_O)        0.098     1.795 r  U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter[16]_i_2/O
                         net (fo=18, routed)          0.106     1.900    U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter[16]_i_2_n_0
    SLICE_X61Y21         LUT3 (Prop_lut3_I0_O)        0.051     1.951 r  U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter[4]_i_1/O
                         net (fo=1, routed)           0.000     1.951    U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_0[4]
    SLICE_X61Y21         FDCE                                         r  U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.852     1.979    U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[16]_0
    SLICE_X61Y21         FDCE                                         r  U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[4]/C
                         clock pessimism             -0.512     1.467    
    SLICE_X61Y21         FDCE (Hold_fdce_C_D)         0.107     1.574    U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.377    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.271ns (56.659%)  route 0.207ns (43.341%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.584     1.467    U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[16]_0
    SLICE_X61Y21         FDCE                                         r  U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y21         FDCE (Prop_fdce_C_Q)         0.128     1.595 f  U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[3]/Q
                         net (fo=2, routed)           0.101     1.697    U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter[3]
    SLICE_X61Y21         LUT6 (Prop_lut6_I4_O)        0.098     1.795 r  U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter[16]_i_2/O
                         net (fo=18, routed)          0.106     1.900    U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter[16]_i_2_n_0
    SLICE_X61Y21         LUT3 (Prop_lut3_I0_O)        0.045     1.945 r  U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.945    U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_0[2]
    SLICE_X61Y21         FDCE                                         r  U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.852     1.979    U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[16]_0
    SLICE_X61Y21         FDCE                                         r  U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[2]/C
                         clock pessimism             -0.512     1.467    
    SLICE_X61Y21         FDCE (Hold_fdce_C_D)         0.092     1.559    U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.438ns  (arrival time - required time)
  Source:                 U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.274ns (50.240%)  route 0.271ns (49.760%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.584     1.467    U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[16]_0
    SLICE_X61Y21         FDCE                                         r  U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y21         FDCE (Prop_fdce_C_Q)         0.128     1.595 f  U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[3]/Q
                         net (fo=2, routed)           0.101     1.697    U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter[3]
    SLICE_X61Y21         LUT6 (Prop_lut6_I4_O)        0.098     1.795 r  U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter[16]_i_2/O
                         net (fo=18, routed)          0.170     1.965    U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter[16]_i_2_n_0
    SLICE_X61Y21         LUT2 (Prop_lut2_I0_O)        0.048     2.013 r  U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     2.013    U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_0[0]
    SLICE_X61Y21         FDCE                                         r  U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.852     1.979    U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[16]_0
    SLICE_X61Y21         FDCE                                         r  U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[0]/C
                         clock pessimism             -0.512     1.467    
    SLICE_X61Y21         FDCE (Hold_fdce_C_D)         0.107     1.574    U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.439ns  (arrival time - required time)
  Source:                 U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.225ns (41.194%)  route 0.321ns (58.806%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.584     1.467    U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[16]_0
    SLICE_X61Y21         FDCE                                         r  U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y21         FDCE (Prop_fdce_C_Q)         0.128     1.595 r  U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[0]/Q
                         net (fo=19, routed)          0.321     1.916    U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter[0]
    SLICE_X61Y21         LUT3 (Prop_lut3_I1_O)        0.097     2.013 r  U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     2.013    U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_0[3]
    SLICE_X61Y21         FDCE                                         r  U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.852     1.979    U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[16]_0
    SLICE_X61Y21         FDCE                                         r  U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[3]/C
                         clock pessimism             -0.512     1.467    
    SLICE_X61Y21         FDCE (Hold_fdce_C_D)         0.107     1.574    U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.451ns  (arrival time - required time)
  Source:                 U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FND_CNTL/U_CLK_DIV_1KHZ/r_clk_1khz_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.271ns (49.965%)  route 0.271ns (50.035%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.584     1.467    U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[16]_0
    SLICE_X61Y21         FDCE                                         r  U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y21         FDCE (Prop_fdce_C_Q)         0.128     1.595 r  U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[3]/Q
                         net (fo=2, routed)           0.101     1.697    U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter[3]
    SLICE_X61Y21         LUT6 (Prop_lut6_I4_O)        0.098     1.795 f  U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter[16]_i_2/O
                         net (fo=18, routed)          0.170     1.965    U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter[16]_i_2_n_0
    SLICE_X61Y21         LUT2 (Prop_lut2_I0_O)        0.045     2.010 r  U_FND_CNTL/U_CLK_DIV_1KHZ/r_clk_1khz_i_1/O
                         net (fo=1, routed)           0.000     2.010    U_FND_CNTL/U_CLK_DIV_1KHZ/r_clk_1khz
    SLICE_X61Y21         FDCE                                         r  U_FND_CNTL/U_CLK_DIV_1KHZ/r_clk_1khz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.852     1.979    U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[16]_0
    SLICE_X61Y21         FDCE                                         r  U_FND_CNTL/U_CLK_DIV_1KHZ/r_clk_1khz_reg/C
                         clock pessimism             -0.512     1.467    
    SLICE_X61Y21         FDCE (Hold_fdce_C_D)         0.091     1.558    U_FND_CNTL/U_CLK_DIV_1KHZ/r_clk_1khz_reg
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.451    

Slack (MET) :             0.451ns  (arrival time - required time)
  Source:                 U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.271ns (49.873%)  route 0.272ns (50.127%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.584     1.467    U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[16]_0
    SLICE_X61Y21         FDCE                                         r  U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y21         FDCE (Prop_fdce_C_Q)         0.128     1.595 f  U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[3]/Q
                         net (fo=2, routed)           0.101     1.697    U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter[3]
    SLICE_X61Y21         LUT6 (Prop_lut6_I4_O)        0.098     1.795 r  U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter[16]_i_2/O
                         net (fo=18, routed)          0.171     1.966    U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter[16]_i_2_n_0
    SLICE_X61Y21         LUT3 (Prop_lut3_I0_O)        0.045     2.011 r  U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.011    U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_0[1]
    SLICE_X61Y21         FDCE                                         r  U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.852     1.979    U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[16]_0
    SLICE_X61Y21         FDCE                                         r  U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[1]/C
                         clock pessimism             -0.512     1.467    
    SLICE_X61Y21         FDCE (Hold_fdce_C_D)         0.092     1.559    U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  0.451    

Slack (MET) :             0.468ns  (arrival time - required time)
  Source:                 U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.230ns (39.296%)  route 0.355ns (60.704%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.584     1.467    U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[16]_0
    SLICE_X61Y21         FDCE                                         r  U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y21         FDCE (Prop_fdce_C_Q)         0.128     1.595 r  U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[0]/Q
                         net (fo=19, routed)          0.355     1.950    U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter[0]
    SLICE_X61Y24         LUT3 (Prop_lut3_I1_O)        0.102     2.052 r  U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter[15]_i_1/O
                         net (fo=1, routed)           0.000     2.052    U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_0[15]
    SLICE_X61Y24         FDCE                                         r  U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.848     1.975    U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[16]_0
    SLICE_X61Y24         FDCE                                         r  U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[15]/C
                         clock pessimism             -0.498     1.477    
    SLICE_X61Y24         FDCE (Hold_fdce_C_D)         0.107     1.584    U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             0.470ns  (arrival time - required time)
  Source:                 U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.231ns (39.333%)  route 0.356ns (60.667%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.584     1.467    U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[16]_0
    SLICE_X61Y21         FDCE                                         r  U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y21         FDCE (Prop_fdce_C_Q)         0.128     1.595 r  U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[0]/Q
                         net (fo=19, routed)          0.356     1.951    U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter[0]
    SLICE_X61Y24         LUT3 (Prop_lut3_I1_O)        0.103     2.054 r  U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter[16]_i_1/O
                         net (fo=1, routed)           0.000     2.054    U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_0[16]
    SLICE_X61Y24         FDCE                                         r  U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.848     1.975    U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[16]_0
    SLICE_X61Y24         FDCE                                         r  U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[16]/C
                         clock pessimism             -0.498     1.477    
    SLICE_X61Y24         FDCE (Hold_fdce_C_D)         0.107     1.584    U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           2.054    
  -------------------------------------------------------------------
                         slack                                  0.470    

Slack (MET) :             0.481ns  (arrival time - required time)
  Source:                 U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.582ns  (logic 0.227ns (38.983%)  route 0.355ns (61.017%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.584     1.467    U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[16]_0
    SLICE_X61Y21         FDCE                                         r  U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y21         FDCE (Prop_fdce_C_Q)         0.128     1.595 r  U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[0]/Q
                         net (fo=19, routed)          0.355     1.950    U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter[0]
    SLICE_X61Y24         LUT3 (Prop_lut3_I1_O)        0.099     2.049 r  U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter[13]_i_1/O
                         net (fo=1, routed)           0.000     2.049    U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_0[13]
    SLICE_X61Y24         FDCE                                         r  U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.848     1.975    U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[16]_0
    SLICE_X61Y24         FDCE                                         r  U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[13]/C
                         clock pessimism             -0.498     1.477    
    SLICE_X61Y24         FDCE (Hold_fdce_C_D)         0.091     1.568    U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           2.049    
  -------------------------------------------------------------------
                         slack                                  0.481    

Slack (MET) :             0.481ns  (arrival time - required time)
  Source:                 U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.227ns (38.917%)  route 0.356ns (61.083%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.584     1.467    U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[16]_0
    SLICE_X61Y21         FDCE                                         r  U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y21         FDCE (Prop_fdce_C_Q)         0.128     1.595 r  U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[0]/Q
                         net (fo=19, routed)          0.356     1.951    U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter[0]
    SLICE_X61Y24         LUT3 (Prop_lut3_I1_O)        0.099     2.050 r  U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter[14]_i_1/O
                         net (fo=1, routed)           0.000     2.050    U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_0[14]
    SLICE_X61Y24         FDCE                                         r  U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.848     1.975    U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[16]_0
    SLICE_X61Y24         FDCE                                         r  U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[14]/C
                         clock pessimism             -0.498     1.477    
    SLICE_X61Y24         FDCE (Hold_fdce_C_D)         0.092     1.569    U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           2.050    
  -------------------------------------------------------------------
                         slack                                  0.481    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y21   U_FND_CNTL/U_CLK_DIV_1KHZ/r_clk_1khz_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y21   U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y23   U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y23   U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y23   U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y24   U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y24   U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y24   U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y24   U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y21   U_FND_CNTL/U_CLK_DIV_1KHZ/r_clk_1khz_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y21   U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y23   U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y23   U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y23   U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y21   U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y21   U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y21   U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y21   U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y23   U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[9]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y23   U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y23   U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y23   U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y24   U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y24   U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y24   U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[14]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y24   U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y24   U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[15]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y24   U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y24   U_FND_CNTL/U_CLK_DIV_1KHZ/r_counter_reg[16]/C



