// Seed: 1678284434
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  logic id_3;
  ;
  assign id_3 = (1);
  assign id_2 = id_1;
  always @("" or posedge -1) #1;
endmodule
module module_1 #(
    parameter id_18 = 32'd13
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    _id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23
);
  inout wire id_23;
  and primCall (
      id_22,
      id_15,
      id_5,
      id_23,
      id_11,
      id_4,
      id_2,
      id_19,
      id_21,
      id_14,
      id_25,
      id_16,
      id_7,
      id_1,
      id_3,
      id_8,
      id_20,
      id_26,
      id_24,
      id_17
  );
  inout logic [7:0] id_22;
  inout wire id_21;
  inout wire id_20;
  input wire id_19;
  output wire _id_18;
  inout wire id_17;
  inout wire id_16;
  inout wire id_15;
  input wire id_14;
  output wire id_13;
  output wire id_12;
  inout wire id_11;
  input wire id_10;
  input wire id_9;
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  input logic [7:0] id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_24;
  wire [1 'b0 &  -1 : 1 'b0] id_25, id_26;
  assign id_2 = id_22[1];
  module_0 modCall_1 (
      id_1,
      id_15
  );
  assign modCall_1.id_3 = 0;
endmodule
