Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Sep  6 10:52:00 2022
| Host         : lbo-portable running 64-bit Ubuntu 18.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : system_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.292        0.000                      0                48377        0.024        0.000                      0                48377        8.750        0.000                       0                 14956  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.292        0.000                      0                48377        0.024        0.000                      0                48377        8.750        0.000                       0                 14956  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.292ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.292ns  (required time - arrival time)
  Source:                 system_i/tensil_DPU_0/inst/tcu/tcu/decoder/instruction/value_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/output__reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        19.326ns  (logic 6.633ns (34.322%)  route 12.693ns (65.678%))
  Logic Levels:           21  (CARRY4=7 DSP48E1=1 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 22.743 - 20.000 ) 
    Source Clock Delay      (SCD):    3.029ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14960, routed)       1.735     3.029    system_i/tensil_DPU_0/inst/tcu/tcu/decoder/instruction/clock
    SLICE_X81Y38         FDRE                                         r  system_i/tensil_DPU_0/inst/tcu/tcu/decoder/instruction/value_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y38         FDRE (Prop_fdre_C_Q)         0.456     3.485 r  system_i/tensil_DPU_0/inst/tcu/tcu/decoder/instruction/value_1_reg/Q
                         net (fo=89, routed)          1.052     4.537    system_i/tensil_DPU_0/inst/tcu/tcu/decoder/instruction/ram_flags_reg_0_1_0_3/ADDRA0
    SLICE_X82Y37         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     4.687 r  system_i/tensil_DPU_0/inst/tcu/tcu/decoder/instruction/ram_flags_reg_0_1_0_3/RAMA/O
                         net (fo=43, routed)          0.864     5.551    system_i/tensil_DPU_0/inst/tcu/tcu/decoder/instruction/instruction_io_deq_bits_flags[0]
    SLICE_X81Y37         LUT4 (Prop_lut4_I2_O)        0.356     5.907 r  system_i/tensil_DPU_0/inst/tcu/tcu/decoder/instruction/ram_sel[0]_i_5/O
                         net (fo=1, routed)           0.575     6.481    system_i/tensil_DPU_0/inst/tcu/tcu/decoder/dataflow/ram_sel_reg[0]_5
    SLICE_X81Y36         LUT6 (Prop_lut6_I0_O)        0.326     6.807 r  system_i/tensil_DPU_0/inst/tcu/tcu/decoder/dataflow/ram_sel[0]_i_2__0/O
                         net (fo=4, routed)           0.751     7.559    system_i/tensil_DPU_0/inst/tcu/tcu/decoder/dataflow/decoder_io_dataflow_bits_kind[2]
    SLICE_X78Y34         LUT6 (Prop_lut6_I0_O)        0.124     7.683 r  system_i/tensil_DPU_0/inst/tcu/tcu/decoder/dataflow/ram_size[12]_i_10/O
                         net (fo=1, routed)           0.636     8.319    system_i/tensil_DPU_0/inst/tcu/tcu/decoder/dataflow/ram_size[12]_i_10_n_0
    SLICE_X78Y32         LUT6 (Prop_lut6_I2_O)        0.124     8.443 f  system_i/tensil_DPU_0/inst/tcu/tcu/decoder/dataflow/ram_size[12]_i_3/O
                         net (fo=4, routed)           0.447     8.890    system_i/tensil_DPU_0/inst/tcu/tcu/decoder/dataflow/enq_0_reg_0
    SLICE_X77Y32         LUT3 (Prop_lut3_I0_O)        0.124     9.014 r  system_i/tensil_DPU_0/inst/tcu/tcu/decoder/dataflow/value[12]_i_4__0/O
                         net (fo=6, routed)           0.436     9.450    system_i/tensil_DPU_0/inst/tcu/tcu/decoder/dataflow/maybe_full_reg_1
    SLICE_X75Y32         LUT2 (Prop_lut2_I0_O)        0.124     9.574 f  system_i/tensil_DPU_0/inst/tcu/tcu/decoder/dataflow/output_mac_i_36__1/O
                         net (fo=11, routed)          0.975    10.550    system_i/tensil_DPU_0/inst/tcu/tcu/array_io_control_q/array_io_weight_valid
    SLICE_X66Y17         LUT5 (Prop_lut5_I3_O)        0.124    10.674 r  system_i/tensil_DPU_0/inst/tcu/tcu/array_io_control_q/output_mac_i_38/O
                         net (fo=2064, routed)        1.545    12.219    system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_6/weight_reg[0]_0
    SLICE_X39Y20         LUT3 (Prop_lut3_I2_O)        0.124    12.343 r  system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_6/output_mac_i_14__10/O
                         net (fo=3, routed)           1.639    13.982    system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/io_addInput[2]
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_C[10]_P[2])
                                                      1.820    15.802 r  system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/output_mac/P[2]
                         net (fo=1, routed)           1.230    17.032    system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/output_mac_n_103
    SLICE_X20Y25         LUT6 (Prop_lut6_I1_O)        0.124    17.156 r  system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/output_[3]_i_4__51/O
                         net (fo=1, routed)           0.722    17.879    system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/output_[3]_i_4__51_n_0
    SLICE_X19Y23         LUT4 (Prop_lut4_I1_O)        0.124    18.003 r  system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/output_[3]_i_3__51/O
                         net (fo=1, routed)           0.000    18.003    system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/output_[3]_i_3__51_n_0
    SLICE_X19Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.535 r  system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/output__reg[3]_i_2__51/CO[3]
                         net (fo=1, routed)           0.000    18.535    system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/output__reg[3]_i_2__51_n_0
    SLICE_X19Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.649 r  system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/output__reg[7]_i_2__51/CO[3]
                         net (fo=1, routed)           0.009    18.658    system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/output__reg[7]_i_2__51_n_0
    SLICE_X19Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.772 r  system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/output__reg[11]_i_2__51/CO[3]
                         net (fo=1, routed)           0.000    18.772    system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/output__reg[11]_i_2__51_n_0
    SLICE_X19Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.886 r  system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/output__reg[15]_i_2__50/CO[3]
                         net (fo=1, routed)           0.000    18.886    system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/output__reg[15]_i_2__50_n_0
    SLICE_X19Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.220 f  system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/output__reg[15]_i_29__50/O[1]
                         net (fo=4, routed)           0.773    19.993    system_i/tensil_DPU_0/tcu/tcu/array/array/mac_2_7/output_adjusted[17]
    SLICE_X20Y28         LUT2 (Prop_lut2_I1_O)        0.303    20.296 r  system_i/tensil_DPU_0/output_[15]_i_27__51/O
                         net (fo=1, routed)           0.000    20.296    system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/output__reg[15]_i_4__51_0[1]
    SLICE_X20Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.829 r  system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/output__reg[15]_i_9__51/CO[3]
                         net (fo=1, routed)           0.000    20.829    system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/output__reg[15]_i_9__51_n_0
    SLICE_X20Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.986 r  system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/output__reg[15]_i_4__51/CO[1]
                         net (fo=16, routed)          1.037    22.023    system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/output_10_in
    SLICE_X20Y26         LUT3 (Prop_lut3_I0_O)        0.332    22.355 r  system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/output_[0]_i_1__51/O
                         net (fo=1, routed)           0.000    22.355    system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/output_[0]_i_1__51_n_0
    SLICE_X20Y26         FDRE                                         r  system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/output__reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14960, routed)       1.564    22.743    system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/clock
    SLICE_X20Y26         FDRE                                         r  system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/output__reg[0]/C
                         clock pessimism              0.129    22.872    
                         clock uncertainty           -0.302    22.570    
    SLICE_X20Y26         FDRE (Setup_fdre_C_D)        0.077    22.647    system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/output__reg[0]
  -------------------------------------------------------------------
                         required time                         22.647    
                         arrival time                         -22.355    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.307ns  (required time - arrival time)
  Source:                 system_i/tensil_DPU_0/inst/tcu/tcu/decoder/instruction/value_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/output__reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        19.352ns  (logic 6.659ns (34.410%)  route 12.693ns (65.590%))
  Logic Levels:           21  (CARRY4=7 DSP48E1=1 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 22.743 - 20.000 ) 
    Source Clock Delay      (SCD):    3.029ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14960, routed)       1.735     3.029    system_i/tensil_DPU_0/inst/tcu/tcu/decoder/instruction/clock
    SLICE_X81Y38         FDRE                                         r  system_i/tensil_DPU_0/inst/tcu/tcu/decoder/instruction/value_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y38         FDRE (Prop_fdre_C_Q)         0.456     3.485 r  system_i/tensil_DPU_0/inst/tcu/tcu/decoder/instruction/value_1_reg/Q
                         net (fo=89, routed)          1.052     4.537    system_i/tensil_DPU_0/inst/tcu/tcu/decoder/instruction/ram_flags_reg_0_1_0_3/ADDRA0
    SLICE_X82Y37         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     4.687 r  system_i/tensil_DPU_0/inst/tcu/tcu/decoder/instruction/ram_flags_reg_0_1_0_3/RAMA/O
                         net (fo=43, routed)          0.864     5.551    system_i/tensil_DPU_0/inst/tcu/tcu/decoder/instruction/instruction_io_deq_bits_flags[0]
    SLICE_X81Y37         LUT4 (Prop_lut4_I2_O)        0.356     5.907 r  system_i/tensil_DPU_0/inst/tcu/tcu/decoder/instruction/ram_sel[0]_i_5/O
                         net (fo=1, routed)           0.575     6.481    system_i/tensil_DPU_0/inst/tcu/tcu/decoder/dataflow/ram_sel_reg[0]_5
    SLICE_X81Y36         LUT6 (Prop_lut6_I0_O)        0.326     6.807 r  system_i/tensil_DPU_0/inst/tcu/tcu/decoder/dataflow/ram_sel[0]_i_2__0/O
                         net (fo=4, routed)           0.751     7.559    system_i/tensil_DPU_0/inst/tcu/tcu/decoder/dataflow/decoder_io_dataflow_bits_kind[2]
    SLICE_X78Y34         LUT6 (Prop_lut6_I0_O)        0.124     7.683 r  system_i/tensil_DPU_0/inst/tcu/tcu/decoder/dataflow/ram_size[12]_i_10/O
                         net (fo=1, routed)           0.636     8.319    system_i/tensil_DPU_0/inst/tcu/tcu/decoder/dataflow/ram_size[12]_i_10_n_0
    SLICE_X78Y32         LUT6 (Prop_lut6_I2_O)        0.124     8.443 f  system_i/tensil_DPU_0/inst/tcu/tcu/decoder/dataflow/ram_size[12]_i_3/O
                         net (fo=4, routed)           0.447     8.890    system_i/tensil_DPU_0/inst/tcu/tcu/decoder/dataflow/enq_0_reg_0
    SLICE_X77Y32         LUT3 (Prop_lut3_I0_O)        0.124     9.014 r  system_i/tensil_DPU_0/inst/tcu/tcu/decoder/dataflow/value[12]_i_4__0/O
                         net (fo=6, routed)           0.436     9.450    system_i/tensil_DPU_0/inst/tcu/tcu/decoder/dataflow/maybe_full_reg_1
    SLICE_X75Y32         LUT2 (Prop_lut2_I0_O)        0.124     9.574 f  system_i/tensil_DPU_0/inst/tcu/tcu/decoder/dataflow/output_mac_i_36__1/O
                         net (fo=11, routed)          0.975    10.550    system_i/tensil_DPU_0/inst/tcu/tcu/array_io_control_q/array_io_weight_valid
    SLICE_X66Y17         LUT5 (Prop_lut5_I3_O)        0.124    10.674 r  system_i/tensil_DPU_0/inst/tcu/tcu/array_io_control_q/output_mac_i_38/O
                         net (fo=2064, routed)        1.545    12.219    system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_6/weight_reg[0]_0
    SLICE_X39Y20         LUT3 (Prop_lut3_I2_O)        0.124    12.343 r  system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_6/output_mac_i_14__10/O
                         net (fo=3, routed)           1.639    13.982    system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/io_addInput[2]
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_C[10]_P[2])
                                                      1.820    15.802 r  system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/output_mac/P[2]
                         net (fo=1, routed)           1.230    17.032    system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/output_mac_n_103
    SLICE_X20Y25         LUT6 (Prop_lut6_I1_O)        0.124    17.156 r  system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/output_[3]_i_4__51/O
                         net (fo=1, routed)           0.722    17.879    system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/output_[3]_i_4__51_n_0
    SLICE_X19Y23         LUT4 (Prop_lut4_I1_O)        0.124    18.003 r  system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/output_[3]_i_3__51/O
                         net (fo=1, routed)           0.000    18.003    system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/output_[3]_i_3__51_n_0
    SLICE_X19Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.535 r  system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/output__reg[3]_i_2__51/CO[3]
                         net (fo=1, routed)           0.000    18.535    system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/output__reg[3]_i_2__51_n_0
    SLICE_X19Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.649 r  system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/output__reg[7]_i_2__51/CO[3]
                         net (fo=1, routed)           0.009    18.658    system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/output__reg[7]_i_2__51_n_0
    SLICE_X19Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.772 r  system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/output__reg[11]_i_2__51/CO[3]
                         net (fo=1, routed)           0.000    18.772    system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/output__reg[11]_i_2__51_n_0
    SLICE_X19Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.886 r  system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/output__reg[15]_i_2__50/CO[3]
                         net (fo=1, routed)           0.000    18.886    system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/output__reg[15]_i_2__50_n_0
    SLICE_X19Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.220 f  system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/output__reg[15]_i_29__50/O[1]
                         net (fo=4, routed)           0.773    19.993    system_i/tensil_DPU_0/tcu/tcu/array/array/mac_2_7/output_adjusted[17]
    SLICE_X20Y28         LUT2 (Prop_lut2_I1_O)        0.303    20.296 r  system_i/tensil_DPU_0/output_[15]_i_27__51/O
                         net (fo=1, routed)           0.000    20.296    system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/output__reg[15]_i_4__51_0[1]
    SLICE_X20Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.829 r  system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/output__reg[15]_i_9__51/CO[3]
                         net (fo=1, routed)           0.000    20.829    system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/output__reg[15]_i_9__51_n_0
    SLICE_X20Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.986 f  system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/output__reg[15]_i_4__51/CO[1]
                         net (fo=16, routed)          1.037    22.023    system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/output_10_in
    SLICE_X20Y26         LUT3 (Prop_lut3_I2_O)        0.358    22.381 r  system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/output_[15]_i_1__50/O
                         net (fo=1, routed)           0.000    22.381    system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/output_[15]_i_1__50_n_0
    SLICE_X20Y26         FDRE                                         r  system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/output__reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14960, routed)       1.564    22.743    system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/clock
    SLICE_X20Y26         FDRE                                         r  system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/output__reg[15]/C
                         clock pessimism              0.129    22.872    
                         clock uncertainty           -0.302    22.570    
    SLICE_X20Y26         FDRE (Setup_fdre_C_D)        0.118    22.688    system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/output__reg[15]
  -------------------------------------------------------------------
                         required time                         22.688    
                         arrival time                         -22.381    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.349ns  (required time - arrival time)
  Source:                 system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_6_0/output_mac/RSTB
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.753ns  (logic 0.580ns (3.093%)  route 18.173ns (96.907%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.838ns = ( 22.838 - 20.000 ) 
    Source Clock Delay      (SCD):    3.006ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14960, routed)       1.712     3.006    system_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X57Y93         FDRE                                         r  system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y93         FDRE (Prop_fdre_C_Q)         0.456     3.462 f  system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=174, routed)         8.833    12.295    system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_1_0/reset
    SLICE_X88Y20         LUT1 (Prop_lut1_I0_O)        0.124    12.419 r  system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_1_0/output_mac_i_2__55/O
                         net (fo=135, routed)         9.339    21.759    system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_6_0/tcu_reset
    DSP48_X0Y11          DSP48E1                                      r  system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_6_0/output_mac/RSTB
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14960, routed)       1.659    22.838    system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_6_0/clock
    DSP48_X0Y11          DSP48E1                                      r  system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_6_0/output_mac/CLK
                         clock pessimism              0.115    22.953    
                         clock uncertainty           -0.302    22.651    
    DSP48_X0Y11          DSP48E1 (Setup_dsp48e1_CLK_RSTB)
                                                     -0.543    22.108    system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_6_0/output_mac
  -------------------------------------------------------------------
                         required time                         22.108    
                         arrival time                         -21.759    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.391ns  (required time - arrival time)
  Source:                 system_i/tensil_DPU_0/inst/tcu/tcu/decoder/instruction/value_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/output__reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        19.229ns  (logic 6.633ns (34.495%)  route 12.596ns (65.505%))
  Logic Levels:           21  (CARRY4=7 DSP48E1=1 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 22.743 - 20.000 ) 
    Source Clock Delay      (SCD):    3.029ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14960, routed)       1.735     3.029    system_i/tensil_DPU_0/inst/tcu/tcu/decoder/instruction/clock
    SLICE_X81Y38         FDRE                                         r  system_i/tensil_DPU_0/inst/tcu/tcu/decoder/instruction/value_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y38         FDRE (Prop_fdre_C_Q)         0.456     3.485 r  system_i/tensil_DPU_0/inst/tcu/tcu/decoder/instruction/value_1_reg/Q
                         net (fo=89, routed)          1.052     4.537    system_i/tensil_DPU_0/inst/tcu/tcu/decoder/instruction/ram_flags_reg_0_1_0_3/ADDRA0
    SLICE_X82Y37         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     4.687 r  system_i/tensil_DPU_0/inst/tcu/tcu/decoder/instruction/ram_flags_reg_0_1_0_3/RAMA/O
                         net (fo=43, routed)          0.864     5.551    system_i/tensil_DPU_0/inst/tcu/tcu/decoder/instruction/instruction_io_deq_bits_flags[0]
    SLICE_X81Y37         LUT4 (Prop_lut4_I2_O)        0.356     5.907 r  system_i/tensil_DPU_0/inst/tcu/tcu/decoder/instruction/ram_sel[0]_i_5/O
                         net (fo=1, routed)           0.575     6.481    system_i/tensil_DPU_0/inst/tcu/tcu/decoder/dataflow/ram_sel_reg[0]_5
    SLICE_X81Y36         LUT6 (Prop_lut6_I0_O)        0.326     6.807 r  system_i/tensil_DPU_0/inst/tcu/tcu/decoder/dataflow/ram_sel[0]_i_2__0/O
                         net (fo=4, routed)           0.751     7.559    system_i/tensil_DPU_0/inst/tcu/tcu/decoder/dataflow/decoder_io_dataflow_bits_kind[2]
    SLICE_X78Y34         LUT6 (Prop_lut6_I0_O)        0.124     7.683 r  system_i/tensil_DPU_0/inst/tcu/tcu/decoder/dataflow/ram_size[12]_i_10/O
                         net (fo=1, routed)           0.636     8.319    system_i/tensil_DPU_0/inst/tcu/tcu/decoder/dataflow/ram_size[12]_i_10_n_0
    SLICE_X78Y32         LUT6 (Prop_lut6_I2_O)        0.124     8.443 f  system_i/tensil_DPU_0/inst/tcu/tcu/decoder/dataflow/ram_size[12]_i_3/O
                         net (fo=4, routed)           0.447     8.890    system_i/tensil_DPU_0/inst/tcu/tcu/decoder/dataflow/enq_0_reg_0
    SLICE_X77Y32         LUT3 (Prop_lut3_I0_O)        0.124     9.014 r  system_i/tensil_DPU_0/inst/tcu/tcu/decoder/dataflow/value[12]_i_4__0/O
                         net (fo=6, routed)           0.436     9.450    system_i/tensil_DPU_0/inst/tcu/tcu/decoder/dataflow/maybe_full_reg_1
    SLICE_X75Y32         LUT2 (Prop_lut2_I0_O)        0.124     9.574 f  system_i/tensil_DPU_0/inst/tcu/tcu/decoder/dataflow/output_mac_i_36__1/O
                         net (fo=11, routed)          0.975    10.550    system_i/tensil_DPU_0/inst/tcu/tcu/array_io_control_q/array_io_weight_valid
    SLICE_X66Y17         LUT5 (Prop_lut5_I3_O)        0.124    10.674 r  system_i/tensil_DPU_0/inst/tcu/tcu/array_io_control_q/output_mac_i_38/O
                         net (fo=2064, routed)        1.545    12.219    system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_6/weight_reg[0]_0
    SLICE_X39Y20         LUT3 (Prop_lut3_I2_O)        0.124    12.343 r  system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_6/output_mac_i_14__10/O
                         net (fo=3, routed)           1.639    13.982    system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/io_addInput[2]
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_C[10]_P[2])
                                                      1.820    15.802 r  system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/output_mac/P[2]
                         net (fo=1, routed)           1.230    17.032    system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/output_mac_n_103
    SLICE_X20Y25         LUT6 (Prop_lut6_I1_O)        0.124    17.156 r  system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/output_[3]_i_4__51/O
                         net (fo=1, routed)           0.722    17.879    system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/output_[3]_i_4__51_n_0
    SLICE_X19Y23         LUT4 (Prop_lut4_I1_O)        0.124    18.003 r  system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/output_[3]_i_3__51/O
                         net (fo=1, routed)           0.000    18.003    system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/output_[3]_i_3__51_n_0
    SLICE_X19Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.535 r  system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/output__reg[3]_i_2__51/CO[3]
                         net (fo=1, routed)           0.000    18.535    system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/output__reg[3]_i_2__51_n_0
    SLICE_X19Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.649 r  system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/output__reg[7]_i_2__51/CO[3]
                         net (fo=1, routed)           0.009    18.658    system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/output__reg[7]_i_2__51_n_0
    SLICE_X19Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.772 r  system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/output__reg[11]_i_2__51/CO[3]
                         net (fo=1, routed)           0.000    18.772    system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/output__reg[11]_i_2__51_n_0
    SLICE_X19Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.886 r  system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/output__reg[15]_i_2__50/CO[3]
                         net (fo=1, routed)           0.000    18.886    system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/output__reg[15]_i_2__50_n_0
    SLICE_X19Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.220 f  system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/output__reg[15]_i_29__50/O[1]
                         net (fo=4, routed)           0.773    19.993    system_i/tensil_DPU_0/tcu/tcu/array/array/mac_2_7/output_adjusted[17]
    SLICE_X20Y28         LUT2 (Prop_lut2_I1_O)        0.303    20.296 r  system_i/tensil_DPU_0/output_[15]_i_27__51/O
                         net (fo=1, routed)           0.000    20.296    system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/output__reg[15]_i_4__51_0[1]
    SLICE_X20Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.829 r  system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/output__reg[15]_i_9__51/CO[3]
                         net (fo=1, routed)           0.000    20.829    system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/output__reg[15]_i_9__51_n_0
    SLICE_X20Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.986 r  system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/output__reg[15]_i_4__51/CO[1]
                         net (fo=16, routed)          0.940    21.926    system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/output_10_in
    SLICE_X20Y26         LUT3 (Prop_lut3_I0_O)        0.332    22.258 r  system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/output_[5]_i_1__51/O
                         net (fo=1, routed)           0.000    22.258    system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/output_[5]_i_1__51_n_0
    SLICE_X20Y26         FDRE                                         r  system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/output__reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14960, routed)       1.564    22.743    system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/clock
    SLICE_X20Y26         FDRE                                         r  system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/output__reg[5]/C
                         clock pessimism              0.129    22.872    
                         clock uncertainty           -0.302    22.570    
    SLICE_X20Y26         FDRE (Setup_fdre_C_D)        0.079    22.649    system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/output__reg[5]
  -------------------------------------------------------------------
                         required time                         22.649    
                         arrival time                         -22.258    
  -------------------------------------------------------------------
                         slack                                  0.391    

Slack (MET) :             0.401ns  (required time - arrival time)
  Source:                 system_i/tensil_DPU_0/inst/tcu/tcu/decoder/instruction/value_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/output__reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        19.258ns  (logic 6.662ns (34.594%)  route 12.596ns (65.406%))
  Logic Levels:           21  (CARRY4=7 DSP48E1=1 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 22.743 - 20.000 ) 
    Source Clock Delay      (SCD):    3.029ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14960, routed)       1.735     3.029    system_i/tensil_DPU_0/inst/tcu/tcu/decoder/instruction/clock
    SLICE_X81Y38         FDRE                                         r  system_i/tensil_DPU_0/inst/tcu/tcu/decoder/instruction/value_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y38         FDRE (Prop_fdre_C_Q)         0.456     3.485 r  system_i/tensil_DPU_0/inst/tcu/tcu/decoder/instruction/value_1_reg/Q
                         net (fo=89, routed)          1.052     4.537    system_i/tensil_DPU_0/inst/tcu/tcu/decoder/instruction/ram_flags_reg_0_1_0_3/ADDRA0
    SLICE_X82Y37         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     4.687 r  system_i/tensil_DPU_0/inst/tcu/tcu/decoder/instruction/ram_flags_reg_0_1_0_3/RAMA/O
                         net (fo=43, routed)          0.864     5.551    system_i/tensil_DPU_0/inst/tcu/tcu/decoder/instruction/instruction_io_deq_bits_flags[0]
    SLICE_X81Y37         LUT4 (Prop_lut4_I2_O)        0.356     5.907 r  system_i/tensil_DPU_0/inst/tcu/tcu/decoder/instruction/ram_sel[0]_i_5/O
                         net (fo=1, routed)           0.575     6.481    system_i/tensil_DPU_0/inst/tcu/tcu/decoder/dataflow/ram_sel_reg[0]_5
    SLICE_X81Y36         LUT6 (Prop_lut6_I0_O)        0.326     6.807 r  system_i/tensil_DPU_0/inst/tcu/tcu/decoder/dataflow/ram_sel[0]_i_2__0/O
                         net (fo=4, routed)           0.751     7.559    system_i/tensil_DPU_0/inst/tcu/tcu/decoder/dataflow/decoder_io_dataflow_bits_kind[2]
    SLICE_X78Y34         LUT6 (Prop_lut6_I0_O)        0.124     7.683 r  system_i/tensil_DPU_0/inst/tcu/tcu/decoder/dataflow/ram_size[12]_i_10/O
                         net (fo=1, routed)           0.636     8.319    system_i/tensil_DPU_0/inst/tcu/tcu/decoder/dataflow/ram_size[12]_i_10_n_0
    SLICE_X78Y32         LUT6 (Prop_lut6_I2_O)        0.124     8.443 f  system_i/tensil_DPU_0/inst/tcu/tcu/decoder/dataflow/ram_size[12]_i_3/O
                         net (fo=4, routed)           0.447     8.890    system_i/tensil_DPU_0/inst/tcu/tcu/decoder/dataflow/enq_0_reg_0
    SLICE_X77Y32         LUT3 (Prop_lut3_I0_O)        0.124     9.014 r  system_i/tensil_DPU_0/inst/tcu/tcu/decoder/dataflow/value[12]_i_4__0/O
                         net (fo=6, routed)           0.436     9.450    system_i/tensil_DPU_0/inst/tcu/tcu/decoder/dataflow/maybe_full_reg_1
    SLICE_X75Y32         LUT2 (Prop_lut2_I0_O)        0.124     9.574 f  system_i/tensil_DPU_0/inst/tcu/tcu/decoder/dataflow/output_mac_i_36__1/O
                         net (fo=11, routed)          0.975    10.550    system_i/tensil_DPU_0/inst/tcu/tcu/array_io_control_q/array_io_weight_valid
    SLICE_X66Y17         LUT5 (Prop_lut5_I3_O)        0.124    10.674 r  system_i/tensil_DPU_0/inst/tcu/tcu/array_io_control_q/output_mac_i_38/O
                         net (fo=2064, routed)        1.545    12.219    system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_6/weight_reg[0]_0
    SLICE_X39Y20         LUT3 (Prop_lut3_I2_O)        0.124    12.343 r  system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_6/output_mac_i_14__10/O
                         net (fo=3, routed)           1.639    13.982    system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/io_addInput[2]
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_C[10]_P[2])
                                                      1.820    15.802 r  system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/output_mac/P[2]
                         net (fo=1, routed)           1.230    17.032    system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/output_mac_n_103
    SLICE_X20Y25         LUT6 (Prop_lut6_I1_O)        0.124    17.156 r  system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/output_[3]_i_4__51/O
                         net (fo=1, routed)           0.722    17.879    system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/output_[3]_i_4__51_n_0
    SLICE_X19Y23         LUT4 (Prop_lut4_I1_O)        0.124    18.003 r  system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/output_[3]_i_3__51/O
                         net (fo=1, routed)           0.000    18.003    system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/output_[3]_i_3__51_n_0
    SLICE_X19Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.535 r  system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/output__reg[3]_i_2__51/CO[3]
                         net (fo=1, routed)           0.000    18.535    system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/output__reg[3]_i_2__51_n_0
    SLICE_X19Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.649 r  system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/output__reg[7]_i_2__51/CO[3]
                         net (fo=1, routed)           0.009    18.658    system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/output__reg[7]_i_2__51_n_0
    SLICE_X19Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.772 r  system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/output__reg[11]_i_2__51/CO[3]
                         net (fo=1, routed)           0.000    18.772    system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/output__reg[11]_i_2__51_n_0
    SLICE_X19Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.886 r  system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/output__reg[15]_i_2__50/CO[3]
                         net (fo=1, routed)           0.000    18.886    system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/output__reg[15]_i_2__50_n_0
    SLICE_X19Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.220 f  system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/output__reg[15]_i_29__50/O[1]
                         net (fo=4, routed)           0.773    19.993    system_i/tensil_DPU_0/tcu/tcu/array/array/mac_2_7/output_adjusted[17]
    SLICE_X20Y28         LUT2 (Prop_lut2_I1_O)        0.303    20.296 r  system_i/tensil_DPU_0/output_[15]_i_27__51/O
                         net (fo=1, routed)           0.000    20.296    system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/output__reg[15]_i_4__51_0[1]
    SLICE_X20Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.829 r  system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/output__reg[15]_i_9__51/CO[3]
                         net (fo=1, routed)           0.000    20.829    system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/output__reg[15]_i_9__51_n_0
    SLICE_X20Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.986 r  system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/output__reg[15]_i_4__51/CO[1]
                         net (fo=16, routed)          0.940    21.926    system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/output_10_in
    SLICE_X20Y26         LUT3 (Prop_lut3_I0_O)        0.361    22.287 r  system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/output_[6]_i_1__51/O
                         net (fo=1, routed)           0.000    22.287    system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/output_[6]_i_1__51_n_0
    SLICE_X20Y26         FDRE                                         r  system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/output__reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14960, routed)       1.564    22.743    system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/clock
    SLICE_X20Y26         FDRE                                         r  system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/output__reg[6]/C
                         clock pessimism              0.129    22.872    
                         clock uncertainty           -0.302    22.570    
    SLICE_X20Y26         FDRE (Setup_fdre_C_D)        0.118    22.688    system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/output__reg[6]
  -------------------------------------------------------------------
                         required time                         22.688    
                         arrival time                         -22.287    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.406ns  (required time - arrival time)
  Source:                 system_i/tensil_DPU_0/inst/tcu/tcu/decoder/instruction/value_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_1_2/output__reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        19.175ns  (logic 6.629ns (34.571%)  route 12.546ns (65.429%))
  Logic Levels:           21  (CARRY4=7 DSP48E1=1 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.754ns = ( 22.754 - 20.000 ) 
    Source Clock Delay      (SCD):    3.029ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14960, routed)       1.735     3.029    system_i/tensil_DPU_0/inst/tcu/tcu/decoder/instruction/clock
    SLICE_X81Y38         FDRE                                         r  system_i/tensil_DPU_0/inst/tcu/tcu/decoder/instruction/value_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y38         FDRE (Prop_fdre_C_Q)         0.456     3.485 r  system_i/tensil_DPU_0/inst/tcu/tcu/decoder/instruction/value_1_reg/Q
                         net (fo=89, routed)          1.052     4.537    system_i/tensil_DPU_0/inst/tcu/tcu/decoder/instruction/ram_flags_reg_0_1_0_3/ADDRA0
    SLICE_X82Y37         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     4.687 r  system_i/tensil_DPU_0/inst/tcu/tcu/decoder/instruction/ram_flags_reg_0_1_0_3/RAMA/O
                         net (fo=43, routed)          0.864     5.551    system_i/tensil_DPU_0/inst/tcu/tcu/decoder/instruction/instruction_io_deq_bits_flags[0]
    SLICE_X81Y37         LUT4 (Prop_lut4_I2_O)        0.356     5.907 r  system_i/tensil_DPU_0/inst/tcu/tcu/decoder/instruction/ram_sel[0]_i_5/O
                         net (fo=1, routed)           0.575     6.481    system_i/tensil_DPU_0/inst/tcu/tcu/decoder/dataflow/ram_sel_reg[0]_5
    SLICE_X81Y36         LUT6 (Prop_lut6_I0_O)        0.326     6.807 r  system_i/tensil_DPU_0/inst/tcu/tcu/decoder/dataflow/ram_sel[0]_i_2__0/O
                         net (fo=4, routed)           0.751     7.559    system_i/tensil_DPU_0/inst/tcu/tcu/decoder/dataflow/decoder_io_dataflow_bits_kind[2]
    SLICE_X78Y34         LUT6 (Prop_lut6_I0_O)        0.124     7.683 r  system_i/tensil_DPU_0/inst/tcu/tcu/decoder/dataflow/ram_size[12]_i_10/O
                         net (fo=1, routed)           0.636     8.319    system_i/tensil_DPU_0/inst/tcu/tcu/decoder/dataflow/ram_size[12]_i_10_n_0
    SLICE_X78Y32         LUT6 (Prop_lut6_I2_O)        0.124     8.443 f  system_i/tensil_DPU_0/inst/tcu/tcu/decoder/dataflow/ram_size[12]_i_3/O
                         net (fo=4, routed)           0.447     8.890    system_i/tensil_DPU_0/inst/tcu/tcu/decoder/dataflow/enq_0_reg_0
    SLICE_X77Y32         LUT3 (Prop_lut3_I0_O)        0.124     9.014 r  system_i/tensil_DPU_0/inst/tcu/tcu/decoder/dataflow/value[12]_i_4__0/O
                         net (fo=6, routed)           0.436     9.450    system_i/tensil_DPU_0/inst/tcu/tcu/decoder/dataflow/maybe_full_reg_1
    SLICE_X75Y32         LUT2 (Prop_lut2_I0_O)        0.124     9.574 f  system_i/tensil_DPU_0/inst/tcu/tcu/decoder/dataflow/output_mac_i_36__1/O
                         net (fo=11, routed)          0.975    10.550    system_i/tensil_DPU_0/inst/tcu/tcu/array_io_control_q/array_io_weight_valid
    SLICE_X66Y17         LUT5 (Prop_lut5_I3_O)        0.124    10.674 r  system_i/tensil_DPU_0/inst/tcu/tcu/array_io_control_q/output_mac_i_38/O
                         net (fo=2064, routed)        1.910    12.584    system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_1_1/weight_reg[0]_0
    SLICE_X28Y13         LUT3 (Prop_lut3_I2_O)        0.124    12.708 r  system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_1_1/output_mac_i_1__2/O
                         net (fo=29, routed)          1.154    13.862    system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_1_2/weight_reg[15]_0[15]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_C[40]_P[4])
                                                      1.820    15.682 r  system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_1_2/output_mac/P[4]
                         net (fo=1, routed)           1.302    16.985    system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_1_2/output_mac_n_101
    SLICE_X22Y9          LUT6 (Prop_lut6_I3_O)        0.124    17.109 r  system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_1_2/output_[3]_i_4__3/O
                         net (fo=1, routed)           0.600    17.709    system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_1_2/output_[3]_i_4__3_n_0
    SLICE_X20Y9          LUT4 (Prop_lut4_I1_O)        0.124    17.833 r  system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_1_2/output_[3]_i_3__3/O
                         net (fo=1, routed)           0.000    17.833    system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_1_2/output_[3]_i_3__3_n_0
    SLICE_X20Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.346 r  system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_1_2/output__reg[3]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000    18.346    system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_1_2/output__reg[3]_i_2__3_n_0
    SLICE_X20Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.463 r  system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_1_2/output__reg[7]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000    18.463    system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_1_2/output__reg[7]_i_2__3_n_0
    SLICE_X20Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.580 r  system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_1_2/output__reg[11]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000    18.580    system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_1_2/output__reg[11]_i_2__3_n_0
    SLICE_X20Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.697 r  system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_1_2/output__reg[15]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    18.697    system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_1_2/output__reg[15]_i_2__2_n_0
    SLICE_X20Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.020 f  system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_1_2/output__reg[15]_i_29__2/O[1]
                         net (fo=4, routed)           0.883    19.903    system_i/tensil_DPU_0/tcu/tcu/array/array/mac_1_2/output_adjusted[17]
    SLICE_X17Y11         LUT2 (Prop_lut2_I1_O)        0.306    20.209 r  system_i/tensil_DPU_0/output_[15]_i_27__3/O
                         net (fo=1, routed)           0.000    20.209    system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_1_2/output__reg[15]_i_4__3_0[1]
    SLICE_X17Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.759 r  system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_1_2/output__reg[15]_i_9__3/CO[3]
                         net (fo=1, routed)           0.000    20.759    system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_1_2/output__reg[15]_i_9__3_n_0
    SLICE_X17Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.916 r  system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_1_2/output__reg[15]_i_4__3/CO[1]
                         net (fo=16, routed)          0.959    21.875    system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_1_2/output_10_in
    SLICE_X19Y14         LUT3 (Prop_lut3_I0_O)        0.329    22.204 r  system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_1_2/output_[3]_i_1__3/O
                         net (fo=1, routed)           0.000    22.204    system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_1_2/output_[3]_i_1__3_n_0
    SLICE_X19Y14         FDRE                                         r  system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_1_2/output__reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14960, routed)       1.575    22.754    system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_1_2/clock
    SLICE_X19Y14         FDRE                                         r  system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_1_2/output__reg[3]/C
                         clock pessimism              0.129    22.883    
                         clock uncertainty           -0.302    22.581    
    SLICE_X19Y14         FDRE (Setup_fdre_C_D)        0.029    22.610    system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_1_2/output__reg[3]
  -------------------------------------------------------------------
                         required time                         22.610    
                         arrival time                         -22.204    
  -------------------------------------------------------------------
                         slack                                  0.406    

Slack (MET) :             0.411ns  (required time - arrival time)
  Source:                 system_i/tensil_DPU_0/inst/tcu/tcu/decoder/instruction/value_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/output__reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        19.211ns  (logic 6.517ns (33.922%)  route 12.694ns (66.078%))
  Logic Levels:           21  (CARRY4=7 DSP48E1=1 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 22.743 - 20.000 ) 
    Source Clock Delay      (SCD):    3.029ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14960, routed)       1.735     3.029    system_i/tensil_DPU_0/inst/tcu/tcu/decoder/instruction/clock
    SLICE_X81Y38         FDRE                                         r  system_i/tensil_DPU_0/inst/tcu/tcu/decoder/instruction/value_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y38         FDRE (Prop_fdre_C_Q)         0.456     3.485 r  system_i/tensil_DPU_0/inst/tcu/tcu/decoder/instruction/value_1_reg/Q
                         net (fo=89, routed)          1.052     4.537    system_i/tensil_DPU_0/inst/tcu/tcu/decoder/instruction/ram_flags_reg_0_1_0_3/ADDRA0
    SLICE_X82Y37         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     4.687 r  system_i/tensil_DPU_0/inst/tcu/tcu/decoder/instruction/ram_flags_reg_0_1_0_3/RAMA/O
                         net (fo=43, routed)          0.864     5.551    system_i/tensil_DPU_0/inst/tcu/tcu/decoder/instruction/instruction_io_deq_bits_flags[0]
    SLICE_X81Y37         LUT4 (Prop_lut4_I2_O)        0.356     5.907 r  system_i/tensil_DPU_0/inst/tcu/tcu/decoder/instruction/ram_sel[0]_i_5/O
                         net (fo=1, routed)           0.575     6.481    system_i/tensil_DPU_0/inst/tcu/tcu/decoder/dataflow/ram_sel_reg[0]_5
    SLICE_X81Y36         LUT6 (Prop_lut6_I0_O)        0.326     6.807 r  system_i/tensil_DPU_0/inst/tcu/tcu/decoder/dataflow/ram_sel[0]_i_2__0/O
                         net (fo=4, routed)           0.751     7.559    system_i/tensil_DPU_0/inst/tcu/tcu/decoder/dataflow/decoder_io_dataflow_bits_kind[2]
    SLICE_X78Y34         LUT6 (Prop_lut6_I0_O)        0.124     7.683 r  system_i/tensil_DPU_0/inst/tcu/tcu/decoder/dataflow/ram_size[12]_i_10/O
                         net (fo=1, routed)           0.636     8.319    system_i/tensil_DPU_0/inst/tcu/tcu/decoder/dataflow/ram_size[12]_i_10_n_0
    SLICE_X78Y32         LUT6 (Prop_lut6_I2_O)        0.124     8.443 f  system_i/tensil_DPU_0/inst/tcu/tcu/decoder/dataflow/ram_size[12]_i_3/O
                         net (fo=4, routed)           0.447     8.890    system_i/tensil_DPU_0/inst/tcu/tcu/decoder/dataflow/enq_0_reg_0
    SLICE_X77Y32         LUT3 (Prop_lut3_I0_O)        0.124     9.014 r  system_i/tensil_DPU_0/inst/tcu/tcu/decoder/dataflow/value[12]_i_4__0/O
                         net (fo=6, routed)           0.436     9.450    system_i/tensil_DPU_0/inst/tcu/tcu/decoder/dataflow/maybe_full_reg_1
    SLICE_X75Y32         LUT2 (Prop_lut2_I0_O)        0.124     9.574 f  system_i/tensil_DPU_0/inst/tcu/tcu/decoder/dataflow/output_mac_i_36__1/O
                         net (fo=11, routed)          0.975    10.550    system_i/tensil_DPU_0/inst/tcu/tcu/array_io_control_q/array_io_weight_valid
    SLICE_X66Y17         LUT5 (Prop_lut5_I3_O)        0.124    10.674 r  system_i/tensil_DPU_0/inst/tcu/tcu/array_io_control_q/output_mac_i_38/O
                         net (fo=2064, routed)        1.545    12.219    system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_6/weight_reg[0]_0
    SLICE_X39Y20         LUT3 (Prop_lut3_I2_O)        0.124    12.343 r  system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_6/output_mac_i_14__10/O
                         net (fo=3, routed)           1.639    13.982    system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/io_addInput[2]
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_C[10]_P[2])
                                                      1.820    15.802 r  system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/output_mac/P[2]
                         net (fo=1, routed)           1.230    17.032    system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/output_mac_n_103
    SLICE_X20Y25         LUT6 (Prop_lut6_I1_O)        0.124    17.156 r  system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/output_[3]_i_4__51/O
                         net (fo=1, routed)           0.722    17.879    system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/output_[3]_i_4__51_n_0
    SLICE_X19Y23         LUT4 (Prop_lut4_I1_O)        0.124    18.003 r  system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/output_[3]_i_3__51/O
                         net (fo=1, routed)           0.000    18.003    system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/output_[3]_i_3__51_n_0
    SLICE_X19Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.535 r  system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/output__reg[3]_i_2__51/CO[3]
                         net (fo=1, routed)           0.000    18.535    system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/output__reg[3]_i_2__51_n_0
    SLICE_X19Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.649 r  system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/output__reg[7]_i_2__51/CO[3]
                         net (fo=1, routed)           0.009    18.658    system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/output__reg[7]_i_2__51_n_0
    SLICE_X19Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.772 r  system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/output__reg[11]_i_2__51/CO[3]
                         net (fo=1, routed)           0.000    18.772    system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/output__reg[11]_i_2__51_n_0
    SLICE_X19Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.886 r  system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/output__reg[15]_i_2__50/CO[3]
                         net (fo=1, routed)           0.000    18.886    system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/output__reg[15]_i_2__50_n_0
    SLICE_X19Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.108 r  system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/output__reg[15]_i_29__50/O[0]
                         net (fo=4, routed)           0.727    19.835    system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/output_mac_0[2]
    SLICE_X18Y28         LUT2 (Prop_lut2_I0_O)        0.299    20.134 r  system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/output_[15]_i_19__51/O
                         net (fo=1, routed)           0.000    20.134    system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/output_[15]_i_19__51_n_0
    SLICE_X18Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.667 r  system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/output__reg[15]_i_5__51/CO[3]
                         net (fo=1, routed)           0.000    20.667    system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/output__reg[15]_i_5__51_n_0
    SLICE_X18Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.824 f  system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/output__reg[15]_i_3__50/CO[1]
                         net (fo=16, routed)          1.084    21.908    system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/output_1
    SLICE_X20Y26         LUT3 (Prop_lut3_I1_O)        0.332    22.240 r  system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/output_[1]_i_1__51/O
                         net (fo=1, routed)           0.000    22.240    system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/output_[1]_i_1__51_n_0
    SLICE_X20Y26         FDRE                                         r  system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/output__reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14960, routed)       1.564    22.743    system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/clock
    SLICE_X20Y26         FDRE                                         r  system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/output__reg[1]/C
                         clock pessimism              0.129    22.872    
                         clock uncertainty           -0.302    22.570    
    SLICE_X20Y26         FDRE (Setup_fdre_C_D)        0.081    22.651    system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/output__reg[1]
  -------------------------------------------------------------------
                         required time                         22.651    
                         arrival time                         -22.240    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.422ns  (required time - arrival time)
  Source:                 system_i/tensil_DPU_0/inst/tcu/tcu/decoder/instruction/value_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/output__reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        19.237ns  (logic 6.543ns (34.012%)  route 12.694ns (65.988%))
  Logic Levels:           21  (CARRY4=7 DSP48E1=1 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 22.743 - 20.000 ) 
    Source Clock Delay      (SCD):    3.029ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14960, routed)       1.735     3.029    system_i/tensil_DPU_0/inst/tcu/tcu/decoder/instruction/clock
    SLICE_X81Y38         FDRE                                         r  system_i/tensil_DPU_0/inst/tcu/tcu/decoder/instruction/value_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y38         FDRE (Prop_fdre_C_Q)         0.456     3.485 r  system_i/tensil_DPU_0/inst/tcu/tcu/decoder/instruction/value_1_reg/Q
                         net (fo=89, routed)          1.052     4.537    system_i/tensil_DPU_0/inst/tcu/tcu/decoder/instruction/ram_flags_reg_0_1_0_3/ADDRA0
    SLICE_X82Y37         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     4.687 r  system_i/tensil_DPU_0/inst/tcu/tcu/decoder/instruction/ram_flags_reg_0_1_0_3/RAMA/O
                         net (fo=43, routed)          0.864     5.551    system_i/tensil_DPU_0/inst/tcu/tcu/decoder/instruction/instruction_io_deq_bits_flags[0]
    SLICE_X81Y37         LUT4 (Prop_lut4_I2_O)        0.356     5.907 r  system_i/tensil_DPU_0/inst/tcu/tcu/decoder/instruction/ram_sel[0]_i_5/O
                         net (fo=1, routed)           0.575     6.481    system_i/tensil_DPU_0/inst/tcu/tcu/decoder/dataflow/ram_sel_reg[0]_5
    SLICE_X81Y36         LUT6 (Prop_lut6_I0_O)        0.326     6.807 r  system_i/tensil_DPU_0/inst/tcu/tcu/decoder/dataflow/ram_sel[0]_i_2__0/O
                         net (fo=4, routed)           0.751     7.559    system_i/tensil_DPU_0/inst/tcu/tcu/decoder/dataflow/decoder_io_dataflow_bits_kind[2]
    SLICE_X78Y34         LUT6 (Prop_lut6_I0_O)        0.124     7.683 r  system_i/tensil_DPU_0/inst/tcu/tcu/decoder/dataflow/ram_size[12]_i_10/O
                         net (fo=1, routed)           0.636     8.319    system_i/tensil_DPU_0/inst/tcu/tcu/decoder/dataflow/ram_size[12]_i_10_n_0
    SLICE_X78Y32         LUT6 (Prop_lut6_I2_O)        0.124     8.443 f  system_i/tensil_DPU_0/inst/tcu/tcu/decoder/dataflow/ram_size[12]_i_3/O
                         net (fo=4, routed)           0.447     8.890    system_i/tensil_DPU_0/inst/tcu/tcu/decoder/dataflow/enq_0_reg_0
    SLICE_X77Y32         LUT3 (Prop_lut3_I0_O)        0.124     9.014 r  system_i/tensil_DPU_0/inst/tcu/tcu/decoder/dataflow/value[12]_i_4__0/O
                         net (fo=6, routed)           0.436     9.450    system_i/tensil_DPU_0/inst/tcu/tcu/decoder/dataflow/maybe_full_reg_1
    SLICE_X75Y32         LUT2 (Prop_lut2_I0_O)        0.124     9.574 f  system_i/tensil_DPU_0/inst/tcu/tcu/decoder/dataflow/output_mac_i_36__1/O
                         net (fo=11, routed)          0.975    10.550    system_i/tensil_DPU_0/inst/tcu/tcu/array_io_control_q/array_io_weight_valid
    SLICE_X66Y17         LUT5 (Prop_lut5_I3_O)        0.124    10.674 r  system_i/tensil_DPU_0/inst/tcu/tcu/array_io_control_q/output_mac_i_38/O
                         net (fo=2064, routed)        1.545    12.219    system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_6/weight_reg[0]_0
    SLICE_X39Y20         LUT3 (Prop_lut3_I2_O)        0.124    12.343 r  system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_6/output_mac_i_14__10/O
                         net (fo=3, routed)           1.639    13.982    system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/io_addInput[2]
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_C[10]_P[2])
                                                      1.820    15.802 r  system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/output_mac/P[2]
                         net (fo=1, routed)           1.230    17.032    system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/output_mac_n_103
    SLICE_X20Y25         LUT6 (Prop_lut6_I1_O)        0.124    17.156 r  system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/output_[3]_i_4__51/O
                         net (fo=1, routed)           0.722    17.879    system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/output_[3]_i_4__51_n_0
    SLICE_X19Y23         LUT4 (Prop_lut4_I1_O)        0.124    18.003 r  system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/output_[3]_i_3__51/O
                         net (fo=1, routed)           0.000    18.003    system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/output_[3]_i_3__51_n_0
    SLICE_X19Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.535 r  system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/output__reg[3]_i_2__51/CO[3]
                         net (fo=1, routed)           0.000    18.535    system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/output__reg[3]_i_2__51_n_0
    SLICE_X19Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.649 r  system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/output__reg[7]_i_2__51/CO[3]
                         net (fo=1, routed)           0.009    18.658    system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/output__reg[7]_i_2__51_n_0
    SLICE_X19Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.772 r  system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/output__reg[11]_i_2__51/CO[3]
                         net (fo=1, routed)           0.000    18.772    system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/output__reg[11]_i_2__51_n_0
    SLICE_X19Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.886 r  system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/output__reg[15]_i_2__50/CO[3]
                         net (fo=1, routed)           0.000    18.886    system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/output__reg[15]_i_2__50_n_0
    SLICE_X19Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.108 r  system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/output__reg[15]_i_29__50/O[0]
                         net (fo=4, routed)           0.727    19.835    system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/output_mac_0[2]
    SLICE_X18Y28         LUT2 (Prop_lut2_I0_O)        0.299    20.134 r  system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/output_[15]_i_19__51/O
                         net (fo=1, routed)           0.000    20.134    system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/output_[15]_i_19__51_n_0
    SLICE_X18Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.667 r  system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/output__reg[15]_i_5__51/CO[3]
                         net (fo=1, routed)           0.000    20.667    system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/output__reg[15]_i_5__51_n_0
    SLICE_X18Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.824 f  system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/output__reg[15]_i_3__50/CO[1]
                         net (fo=16, routed)          1.084    21.908    system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/output_1
    SLICE_X20Y26         LUT3 (Prop_lut3_I1_O)        0.358    22.266 r  system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/output_[2]_i_1__51/O
                         net (fo=1, routed)           0.000    22.266    system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/output_[2]_i_1__51_n_0
    SLICE_X20Y26         FDRE                                         r  system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/output__reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14960, routed)       1.564    22.743    system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/clock
    SLICE_X20Y26         FDRE                                         r  system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/output__reg[2]/C
                         clock pessimism              0.129    22.872    
                         clock uncertainty           -0.302    22.570    
    SLICE_X20Y26         FDRE (Setup_fdre_C_D)        0.118    22.688    system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/output__reg[2]
  -------------------------------------------------------------------
                         required time                         22.688    
                         arrival time                         -22.266    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.426ns  (required time - arrival time)
  Source:                 system_i/tensil_DPU_0/inst/tcu/tcu/decoder/instruction/value_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_1_2/output__reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        19.201ns  (logic 6.655ns (34.660%)  route 12.546ns (65.340%))
  Logic Levels:           21  (CARRY4=7 DSP48E1=1 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.754ns = ( 22.754 - 20.000 ) 
    Source Clock Delay      (SCD):    3.029ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14960, routed)       1.735     3.029    system_i/tensil_DPU_0/inst/tcu/tcu/decoder/instruction/clock
    SLICE_X81Y38         FDRE                                         r  system_i/tensil_DPU_0/inst/tcu/tcu/decoder/instruction/value_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y38         FDRE (Prop_fdre_C_Q)         0.456     3.485 r  system_i/tensil_DPU_0/inst/tcu/tcu/decoder/instruction/value_1_reg/Q
                         net (fo=89, routed)          1.052     4.537    system_i/tensil_DPU_0/inst/tcu/tcu/decoder/instruction/ram_flags_reg_0_1_0_3/ADDRA0
    SLICE_X82Y37         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     4.687 r  system_i/tensil_DPU_0/inst/tcu/tcu/decoder/instruction/ram_flags_reg_0_1_0_3/RAMA/O
                         net (fo=43, routed)          0.864     5.551    system_i/tensil_DPU_0/inst/tcu/tcu/decoder/instruction/instruction_io_deq_bits_flags[0]
    SLICE_X81Y37         LUT4 (Prop_lut4_I2_O)        0.356     5.907 r  system_i/tensil_DPU_0/inst/tcu/tcu/decoder/instruction/ram_sel[0]_i_5/O
                         net (fo=1, routed)           0.575     6.481    system_i/tensil_DPU_0/inst/tcu/tcu/decoder/dataflow/ram_sel_reg[0]_5
    SLICE_X81Y36         LUT6 (Prop_lut6_I0_O)        0.326     6.807 r  system_i/tensil_DPU_0/inst/tcu/tcu/decoder/dataflow/ram_sel[0]_i_2__0/O
                         net (fo=4, routed)           0.751     7.559    system_i/tensil_DPU_0/inst/tcu/tcu/decoder/dataflow/decoder_io_dataflow_bits_kind[2]
    SLICE_X78Y34         LUT6 (Prop_lut6_I0_O)        0.124     7.683 r  system_i/tensil_DPU_0/inst/tcu/tcu/decoder/dataflow/ram_size[12]_i_10/O
                         net (fo=1, routed)           0.636     8.319    system_i/tensil_DPU_0/inst/tcu/tcu/decoder/dataflow/ram_size[12]_i_10_n_0
    SLICE_X78Y32         LUT6 (Prop_lut6_I2_O)        0.124     8.443 f  system_i/tensil_DPU_0/inst/tcu/tcu/decoder/dataflow/ram_size[12]_i_3/O
                         net (fo=4, routed)           0.447     8.890    system_i/tensil_DPU_0/inst/tcu/tcu/decoder/dataflow/enq_0_reg_0
    SLICE_X77Y32         LUT3 (Prop_lut3_I0_O)        0.124     9.014 r  system_i/tensil_DPU_0/inst/tcu/tcu/decoder/dataflow/value[12]_i_4__0/O
                         net (fo=6, routed)           0.436     9.450    system_i/tensil_DPU_0/inst/tcu/tcu/decoder/dataflow/maybe_full_reg_1
    SLICE_X75Y32         LUT2 (Prop_lut2_I0_O)        0.124     9.574 f  system_i/tensil_DPU_0/inst/tcu/tcu/decoder/dataflow/output_mac_i_36__1/O
                         net (fo=11, routed)          0.975    10.550    system_i/tensil_DPU_0/inst/tcu/tcu/array_io_control_q/array_io_weight_valid
    SLICE_X66Y17         LUT5 (Prop_lut5_I3_O)        0.124    10.674 r  system_i/tensil_DPU_0/inst/tcu/tcu/array_io_control_q/output_mac_i_38/O
                         net (fo=2064, routed)        1.910    12.584    system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_1_1/weight_reg[0]_0
    SLICE_X28Y13         LUT3 (Prop_lut3_I2_O)        0.124    12.708 r  system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_1_1/output_mac_i_1__2/O
                         net (fo=29, routed)          1.154    13.862    system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_1_2/weight_reg[15]_0[15]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_C[40]_P[4])
                                                      1.820    15.682 r  system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_1_2/output_mac/P[4]
                         net (fo=1, routed)           1.302    16.985    system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_1_2/output_mac_n_101
    SLICE_X22Y9          LUT6 (Prop_lut6_I3_O)        0.124    17.109 r  system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_1_2/output_[3]_i_4__3/O
                         net (fo=1, routed)           0.600    17.709    system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_1_2/output_[3]_i_4__3_n_0
    SLICE_X20Y9          LUT4 (Prop_lut4_I1_O)        0.124    17.833 r  system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_1_2/output_[3]_i_3__3/O
                         net (fo=1, routed)           0.000    17.833    system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_1_2/output_[3]_i_3__3_n_0
    SLICE_X20Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.346 r  system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_1_2/output__reg[3]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000    18.346    system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_1_2/output__reg[3]_i_2__3_n_0
    SLICE_X20Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.463 r  system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_1_2/output__reg[7]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000    18.463    system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_1_2/output__reg[7]_i_2__3_n_0
    SLICE_X20Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.580 r  system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_1_2/output__reg[11]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000    18.580    system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_1_2/output__reg[11]_i_2__3_n_0
    SLICE_X20Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.697 r  system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_1_2/output__reg[15]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    18.697    system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_1_2/output__reg[15]_i_2__2_n_0
    SLICE_X20Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.020 f  system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_1_2/output__reg[15]_i_29__2/O[1]
                         net (fo=4, routed)           0.883    19.903    system_i/tensil_DPU_0/tcu/tcu/array/array/mac_1_2/output_adjusted[17]
    SLICE_X17Y11         LUT2 (Prop_lut2_I1_O)        0.306    20.209 r  system_i/tensil_DPU_0/output_[15]_i_27__3/O
                         net (fo=1, routed)           0.000    20.209    system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_1_2/output__reg[15]_i_4__3_0[1]
    SLICE_X17Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.759 r  system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_1_2/output__reg[15]_i_9__3/CO[3]
                         net (fo=1, routed)           0.000    20.759    system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_1_2/output__reg[15]_i_9__3_n_0
    SLICE_X17Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.916 r  system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_1_2/output__reg[15]_i_4__3/CO[1]
                         net (fo=16, routed)          0.959    21.875    system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_1_2/output_10_in
    SLICE_X19Y14         LUT3 (Prop_lut3_I0_O)        0.355    22.230 r  system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_1_2/output_[4]_i_1__3/O
                         net (fo=1, routed)           0.000    22.230    system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_1_2/output_[4]_i_1__3_n_0
    SLICE_X19Y14         FDRE                                         r  system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_1_2/output__reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14960, routed)       1.575    22.754    system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_1_2/clock
    SLICE_X19Y14         FDRE                                         r  system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_1_2/output__reg[4]/C
                         clock pessimism              0.129    22.883    
                         clock uncertainty           -0.302    22.581    
    SLICE_X19Y14         FDRE (Setup_fdre_C_D)        0.075    22.656    system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_1_2/output__reg[4]
  -------------------------------------------------------------------
                         required time                         22.656    
                         arrival time                         -22.230    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.448ns  (required time - arrival time)
  Source:                 system_i/tensil_DPU_0/inst/tcu/tcu/decoder/instruction/value_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/output__reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        19.172ns  (logic 6.633ns (34.597%)  route 12.539ns (65.403%))
  Logic Levels:           21  (CARRY4=7 DSP48E1=1 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 22.743 - 20.000 ) 
    Source Clock Delay      (SCD):    3.029ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14960, routed)       1.735     3.029    system_i/tensil_DPU_0/inst/tcu/tcu/decoder/instruction/clock
    SLICE_X81Y38         FDRE                                         r  system_i/tensil_DPU_0/inst/tcu/tcu/decoder/instruction/value_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y38         FDRE (Prop_fdre_C_Q)         0.456     3.485 r  system_i/tensil_DPU_0/inst/tcu/tcu/decoder/instruction/value_1_reg/Q
                         net (fo=89, routed)          1.052     4.537    system_i/tensil_DPU_0/inst/tcu/tcu/decoder/instruction/ram_flags_reg_0_1_0_3/ADDRA0
    SLICE_X82Y37         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     4.687 r  system_i/tensil_DPU_0/inst/tcu/tcu/decoder/instruction/ram_flags_reg_0_1_0_3/RAMA/O
                         net (fo=43, routed)          0.864     5.551    system_i/tensil_DPU_0/inst/tcu/tcu/decoder/instruction/instruction_io_deq_bits_flags[0]
    SLICE_X81Y37         LUT4 (Prop_lut4_I2_O)        0.356     5.907 r  system_i/tensil_DPU_0/inst/tcu/tcu/decoder/instruction/ram_sel[0]_i_5/O
                         net (fo=1, routed)           0.575     6.481    system_i/tensil_DPU_0/inst/tcu/tcu/decoder/dataflow/ram_sel_reg[0]_5
    SLICE_X81Y36         LUT6 (Prop_lut6_I0_O)        0.326     6.807 r  system_i/tensil_DPU_0/inst/tcu/tcu/decoder/dataflow/ram_sel[0]_i_2__0/O
                         net (fo=4, routed)           0.751     7.559    system_i/tensil_DPU_0/inst/tcu/tcu/decoder/dataflow/decoder_io_dataflow_bits_kind[2]
    SLICE_X78Y34         LUT6 (Prop_lut6_I0_O)        0.124     7.683 r  system_i/tensil_DPU_0/inst/tcu/tcu/decoder/dataflow/ram_size[12]_i_10/O
                         net (fo=1, routed)           0.636     8.319    system_i/tensil_DPU_0/inst/tcu/tcu/decoder/dataflow/ram_size[12]_i_10_n_0
    SLICE_X78Y32         LUT6 (Prop_lut6_I2_O)        0.124     8.443 f  system_i/tensil_DPU_0/inst/tcu/tcu/decoder/dataflow/ram_size[12]_i_3/O
                         net (fo=4, routed)           0.447     8.890    system_i/tensil_DPU_0/inst/tcu/tcu/decoder/dataflow/enq_0_reg_0
    SLICE_X77Y32         LUT3 (Prop_lut3_I0_O)        0.124     9.014 r  system_i/tensil_DPU_0/inst/tcu/tcu/decoder/dataflow/value[12]_i_4__0/O
                         net (fo=6, routed)           0.436     9.450    system_i/tensil_DPU_0/inst/tcu/tcu/decoder/dataflow/maybe_full_reg_1
    SLICE_X75Y32         LUT2 (Prop_lut2_I0_O)        0.124     9.574 f  system_i/tensil_DPU_0/inst/tcu/tcu/decoder/dataflow/output_mac_i_36__1/O
                         net (fo=11, routed)          0.975    10.550    system_i/tensil_DPU_0/inst/tcu/tcu/array_io_control_q/array_io_weight_valid
    SLICE_X66Y17         LUT5 (Prop_lut5_I3_O)        0.124    10.674 r  system_i/tensil_DPU_0/inst/tcu/tcu/array_io_control_q/output_mac_i_38/O
                         net (fo=2064, routed)        1.545    12.219    system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_6/weight_reg[0]_0
    SLICE_X39Y20         LUT3 (Prop_lut3_I2_O)        0.124    12.343 r  system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_6/output_mac_i_14__10/O
                         net (fo=3, routed)           1.639    13.982    system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/io_addInput[2]
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_C[10]_P[2])
                                                      1.820    15.802 r  system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/output_mac/P[2]
                         net (fo=1, routed)           1.230    17.032    system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/output_mac_n_103
    SLICE_X20Y25         LUT6 (Prop_lut6_I1_O)        0.124    17.156 r  system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/output_[3]_i_4__51/O
                         net (fo=1, routed)           0.722    17.879    system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/output_[3]_i_4__51_n_0
    SLICE_X19Y23         LUT4 (Prop_lut4_I1_O)        0.124    18.003 r  system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/output_[3]_i_3__51/O
                         net (fo=1, routed)           0.000    18.003    system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/output_[3]_i_3__51_n_0
    SLICE_X19Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.535 r  system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/output__reg[3]_i_2__51/CO[3]
                         net (fo=1, routed)           0.000    18.535    system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/output__reg[3]_i_2__51_n_0
    SLICE_X19Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.649 r  system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/output__reg[7]_i_2__51/CO[3]
                         net (fo=1, routed)           0.009    18.658    system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/output__reg[7]_i_2__51_n_0
    SLICE_X19Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.772 r  system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/output__reg[11]_i_2__51/CO[3]
                         net (fo=1, routed)           0.000    18.772    system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/output__reg[11]_i_2__51_n_0
    SLICE_X19Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.886 r  system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/output__reg[15]_i_2__50/CO[3]
                         net (fo=1, routed)           0.000    18.886    system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/output__reg[15]_i_2__50_n_0
    SLICE_X19Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.220 f  system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/output__reg[15]_i_29__50/O[1]
                         net (fo=4, routed)           0.773    19.993    system_i/tensil_DPU_0/tcu/tcu/array/array/mac_2_7/output_adjusted[17]
    SLICE_X20Y28         LUT2 (Prop_lut2_I1_O)        0.303    20.296 r  system_i/tensil_DPU_0/output_[15]_i_27__51/O
                         net (fo=1, routed)           0.000    20.296    system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/output__reg[15]_i_4__51_0[1]
    SLICE_X20Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.829 r  system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/output__reg[15]_i_9__51/CO[3]
                         net (fo=1, routed)           0.000    20.829    system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/output__reg[15]_i_9__51_n_0
    SLICE_X20Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.986 r  system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/output__reg[15]_i_4__51/CO[1]
                         net (fo=16, routed)          0.883    21.869    system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/output_10_in
    SLICE_X20Y26         LUT3 (Prop_lut3_I0_O)        0.332    22.201 r  system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/output_[7]_i_1__51/O
                         net (fo=1, routed)           0.000    22.201    system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/output_[7]_i_1__51_n_0
    SLICE_X20Y26         FDRE                                         r  system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/output__reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14960, routed)       1.564    22.743    system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/clock
    SLICE_X20Y26         FDRE                                         r  system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/output__reg[7]/C
                         clock pessimism              0.129    22.872    
                         clock uncertainty           -0.302    22.570    
    SLICE_X20Y26         FDRE (Setup_fdre_C_D)        0.079    22.649    system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_2_7/output__reg[7]
  -------------------------------------------------------------------
                         required time                         22.649    
                         arrival time                         -22.201    
  -------------------------------------------------------------------
                         slack                                  0.448    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 system_i/tensil_DPU_0/inst/tcu/tcu/decoder/accHandler/sizeCounter/value_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/tensil_DPU_0/inst/tcu/tcu/decoder/accHandler/sizeCounter/value_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.086%)  route 0.193ns (50.914%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14960, routed)       0.591     0.927    system_i/tensil_DPU_0/inst/tcu/tcu/decoder/accHandler/sizeCounter/clock
    SLICE_X87Y49         FDRE                                         r  system_i/tensil_DPU_0/inst/tcu/tcu/decoder/accHandler/sizeCounter/value_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y49         FDRE (Prop_fdre_C_Q)         0.141     1.068 r  system_i/tensil_DPU_0/inst/tcu/tcu/decoder/accHandler/sizeCounter/value_reg[6]/Q
                         net (fo=6, routed)           0.193     1.260    system_i/tensil_DPU_0/inst/tcu/tcu/decoder/accHandler/sizeCounter/Q[6]
    SLICE_X87Y50         LUT6 (Prop_lut6_I2_O)        0.045     1.305 r  system_i/tensil_DPU_0/inst/tcu/tcu/decoder/accHandler/sizeCounter/value[10]_i_3/O
                         net (fo=1, routed)           0.000     1.305    system_i/tensil_DPU_0/inst/tcu/tcu/decoder/accHandler/sizeCounter/value[10]
    SLICE_X87Y50         FDRE                                         r  system_i/tensil_DPU_0/inst/tcu/tcu/decoder/accHandler/sizeCounter/value_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14960, routed)       0.854     1.220    system_i/tensil_DPU_0/inst/tcu/tcu/decoder/accHandler/sizeCounter/clock
    SLICE_X87Y50         FDRE                                         r  system_i/tensil_DPU_0/inst/tcu/tcu/decoder/accHandler/sizeCounter/value_reg[10]/C
                         clock pessimism             -0.030     1.190    
    SLICE_X87Y50         FDRE (Hold_fdre_C_D)         0.092     1.282    system_i/tensil_DPU_0/inst/tcu/tcu/decoder/accHandler/sizeCounter/value_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.282    
                         arrival time                           1.305    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 system_i/tensil_DPU_0/inst/tcu/tcu/decoder/accHandler/sizeCounter/value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/tensil_DPU_0/inst/tcu/tcu/decoder/accHandler/sizeCounter/value_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.186ns (47.242%)  route 0.208ns (52.758%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14960, routed)       0.584     0.920    system_i/tensil_DPU_0/inst/tcu/tcu/decoder/accHandler/sizeCounter/clock
    SLICE_X89Y50         FDRE                                         r  system_i/tensil_DPU_0/inst/tcu/tcu/decoder/accHandler/sizeCounter/value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y50         FDRE (Prop_fdre_C_Q)         0.141     1.061 r  system_i/tensil_DPU_0/inst/tcu/tcu/decoder/accHandler/sizeCounter/value_reg[1]/Q
                         net (fo=7, routed)           0.208     1.268    system_i/tensil_DPU_0/inst/tcu/tcu/decoder/accHandler/sizeCounter/Q[1]
    SLICE_X89Y49         LUT6 (Prop_lut6_I3_O)        0.045     1.313 r  system_i/tensil_DPU_0/inst/tcu/tcu/decoder/accHandler/sizeCounter/value[5]_i_1__1/O
                         net (fo=1, routed)           0.000     1.313    system_i/tensil_DPU_0/inst/tcu/tcu/decoder/accHandler/sizeCounter/value[5]
    SLICE_X89Y49         FDRE                                         r  system_i/tensil_DPU_0/inst/tcu/tcu/decoder/accHandler/sizeCounter/value_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14960, routed)       0.859     1.225    system_i/tensil_DPU_0/inst/tcu/tcu/decoder/accHandler/sizeCounter/clock
    SLICE_X89Y49         FDRE                                         r  system_i/tensil_DPU_0/inst/tcu/tcu/decoder/accHandler/sizeCounter/value_reg[5]/C
                         clock pessimism             -0.030     1.195    
    SLICE_X89Y49         FDRE (Hold_fdre_C_D)         0.091     1.286    system_i/tensil_DPU_0/inst/tcu/tcu/decoder/accHandler/sizeCounter/value_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.286    
                         arrival time                           1.313    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/skid_buffer_reg[1076]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i_reg[1076]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.186ns (47.865%)  route 0.203ns (52.135%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14960, routed)       0.565     0.901    system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/aclk
    SLICE_X35Y49         FDRE                                         r  system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/skid_buffer_reg[1076]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/skid_buffer_reg[1076]/Q
                         net (fo=1, routed)           0.203     1.244    system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/skid_buffer_reg_n_0_[1076]
    SLICE_X35Y50         LUT3 (Prop_lut3_I0_O)        0.045     1.289 r  system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i[1076]_i_1/O
                         net (fo=1, routed)           0.000     1.289    system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i[1076]_i_1_n_0
    SLICE_X35Y50         FDRE                                         r  system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i_reg[1076]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14960, routed)       0.826     1.192    system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/aclk
    SLICE_X35Y50         FDRE                                         r  system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i_reg[1076]/C
                         clock pessimism             -0.030     1.162    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)         0.092     1.254    system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i_reg[1076]
  -------------------------------------------------------------------
                         required time                         -1.254    
                         arrival time                           1.289    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[1065]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14960, routed)       0.594     0.929    system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/aclk
    SLICE_X13Y39         FDRE                                         r  system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[1065]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y39         FDRE (Prop_fdre_C_Q)         0.141     1.071 r  system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[1065]/Q
                         net (fo=1, routed)           0.056     1.126    system_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/DIA0
    SLICE_X12Y39         RAMD32                                       r  system_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14960, routed)       0.863     1.229    system_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/WCLK
    SLICE_X12Y39         RAMD32                                       r  system_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA/CLK
                         clock pessimism             -0.286     0.942    
    SLICE_X12Y39         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.089    system_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA
  -------------------------------------------------------------------
                         required time                         -1.090    
                         arrival time                           1.126    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i_reg[1130]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14960, routed)       0.591     0.927    system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/aclk
    SLICE_X27Y45         FDRE                                         r  system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i_reg[1130]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y45         FDRE (Prop_fdre_C_Q)         0.141     1.067 r  system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i_reg[1130]/Q
                         net (fo=1, routed)           0.056     1.123    system_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/DIA0
    SLICE_X26Y45         RAMD32                                       r  system_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14960, routed)       0.859     1.225    system_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/WCLK
    SLICE_X26Y45         RAMD32                                       r  system_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA/CLK
                         clock pessimism             -0.285     0.940    
    SLICE_X26Y45         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.087    system_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -1.087    
                         arrival time                           1.123    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 system_i/tensil_DPU_0/inst/tcu/tcu/array/array/io_output_1_sr_5_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/tensil_DPU_0/inst/tcu/tcu/array/output_/ram_1_reg_0_15_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14960, routed)       0.583     0.919    system_i/tensil_DPU_0/inst/tcu/tcu/array/array/clock
    SLICE_X31Y18         FDRE                                         r  system_i/tensil_DPU_0/inst/tcu/tcu/array/array/io_output_1_sr_5_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y18         FDRE (Prop_fdre_C_Q)         0.141     1.059 r  system_i/tensil_DPU_0/inst/tcu/tcu/array/array/io_output_1_sr_5_reg[6]/Q
                         net (fo=2, routed)           0.068     1.128    system_i/tensil_DPU_0/inst/tcu/tcu/array/output_/ram_1_reg_0_15_6_11/DIA0
    SLICE_X30Y18         RAMD32                                       r  system_i/tensil_DPU_0/inst/tcu/tcu/array/output_/ram_1_reg_0_15_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14960, routed)       0.849     1.215    system_i/tensil_DPU_0/inst/tcu/tcu/array/output_/ram_1_reg_0_15_6_11/WCLK
    SLICE_X30Y18         RAMD32                                       r  system_i/tensil_DPU_0/inst/tcu/tcu/array/output_/ram_1_reg_0_15_6_11/RAMA/CLK
                         clock pessimism             -0.284     0.932    
    SLICE_X30Y18         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.079    system_i/tensil_DPU_0/inst/tcu/tcu/array/output_/ram_1_reg_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -1.079    
                         arrival time                           1.128    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_accum_reg[data][63]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[143].srl_nx1/shift_reg_reg[0]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.777%)  route 0.126ns (47.223%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14960, routed)       0.562     0.898    system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aclk
    SLICE_X41Y44         FDRE                                         r  system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_accum_reg[data][63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y44         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_accum_reg[data][63]/Q
                         net (fo=2, routed)           0.126     1.165    system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[143].srl_nx1/w_accum_mesg[0]
    SLICE_X38Y44         SRLC32E                                      r  system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[143].srl_nx1/shift_reg_reg[0]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14960, routed)       0.829     1.195    system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[143].srl_nx1/aclk
    SLICE_X38Y44         SRLC32E                                      r  system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[143].srl_nx1/shift_reg_reg[0]_srl32/CLK
                         clock pessimism             -0.263     0.932    
    SLICE_X38Y44         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.115    system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[143].srl_nx1/shift_reg_reg[0]_srl32
  -------------------------------------------------------------------
                         required time                         -1.115    
                         arrival time                           1.165    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 system_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[1131]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.128ns (33.362%)  route 0.256ns (66.638%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14960, routed)       0.543     0.879    system_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/aclk
    SLICE_X52Y79         FDRE                                         r  system_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[1131]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y79         FDRE (Prop_fdre_C_Q)         0.128     1.007 r  system_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[1131]/Q
                         net (fo=1, routed)           0.256     1.262    system_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/DIA1
    SLICE_X46Y81         RAMD32                                       r  system_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14960, routed)       0.815     1.181    system_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/WCLK
    SLICE_X46Y81         RAMD32                                       r  system_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA_D1/CLK
                         clock pessimism             -0.035     1.146    
    SLICE_X46Y81         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.066     1.212    system_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.212    
                         arrival time                           1.262    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 system_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[110]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/m_vector_i_reg[1073]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.247ns (61.825%)  route 0.153ns (38.175%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14960, routed)       0.591     0.927    system_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X30Y49         FDRE                                         r  system_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.148     1.075 r  system_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[110]/Q
                         net (fo=3, routed)           0.153     1.227    system_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/s_axi_awaddr[12]
    SLICE_X29Y50         LUT3 (Prop_lut3_I2_O)        0.099     1.326 r  system_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/m_vector_i[1073]_i_1/O
                         net (fo=1, routed)           0.000     1.326    system_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/sr_axi_awaddr[12]
    SLICE_X29Y50         FDRE                                         r  system_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/m_vector_i_reg[1073]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14960, routed)       0.845     1.211    system_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/aclk
    SLICE_X29Y50         FDRE                                         r  system_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/m_vector_i_reg[1073]/C
                         clock pessimism             -0.030     1.181    
    SLICE_X29Y50         FDRE (Hold_fdre_C_D)         0.091     1.272    system_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/m_vector_i_reg[1073]
  -------------------------------------------------------------------
                         required time                         -1.272    
                         arrival time                           1.326    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 system_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_len_qq_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.401%)  route 0.246ns (63.599%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14960, routed)       0.546     0.882    system_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/aclk
    SLICE_X51Y82         FDRE                                         r  system_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y82         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  system_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg_reg[2]/Q
                         net (fo=3, routed)           0.246     1.269    system_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_pipelined.mesg_reg[2]
    SLICE_X49Y83         FDRE                                         r  system_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_len_qq_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14960, routed)       0.817     1.183    system_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/aclk
    SLICE_X49Y83         FDRE                                         r  system_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_len_qq_reg[2]/C
                         clock pessimism             -0.035     1.148    
    SLICE_X49Y83         FDRE (Hold_fdre_C_D)         0.066     1.214    system_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_len_qq_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.214    
                         arrival time                           1.269    
  -------------------------------------------------------------------
                         slack                                  0.055    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y12  system_i/tensil_DPU_0/inst/tcu/tcu/mem/mem/mem/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y12  system_i/tensil_DPU_0/inst/tcu/tcu/mem/mem/mem/ram_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X3Y8   system_i/tensil_DPU_0/inst/tcu/tcu/mem/mem/mem/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X3Y8   system_i/tensil_DPU_0/inst/tcu/tcu/mem/mem/mem/ram_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X4Y10  system_i/tensil_DPU_0/inst/tcu/tcu/mem/mem/mem/ram_reg_10/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X4Y10  system_i/tensil_DPU_0/inst/tcu/tcu/mem/mem/mem/ram_reg_10/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X3Y10  system_i/tensil_DPU_0/inst/tcu/tcu/mem/mem/mem/ram_reg_11/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X3Y10  system_i/tensil_DPU_0/inst/tcu/tcu/mem/mem/mem/ram_reg_11/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X3Y9   system_i/tensil_DPU_0/inst/tcu/tcu/mem/mem/mem/ram_reg_12/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X3Y9   system_i/tensil_DPU_0/inst/tcu/tcu/mem/mem/mem/ram_reg_12/CLKBWRCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y21  system_i/tensil_DPU_0/inst/tcu/tcu/array/output_/ram_0_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y21  system_i/tensil_DPU_0/inst/tcu/tcu/array/output_/ram_0_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y21  system_i/tensil_DPU_0/inst/tcu/tcu/array/output_/ram_0_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y21  system_i/tensil_DPU_0/inst/tcu/tcu/array/output_/ram_0_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y21  system_i/tensil_DPU_0/inst/tcu/tcu/array/output_/ram_0_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y21  system_i/tensil_DPU_0/inst/tcu/tcu/array/output_/ram_0_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y21  system_i/tensil_DPU_0/inst/tcu/tcu/array/output_/ram_0_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y21  system_i/tensil_DPU_0/inst/tcu/tcu/array/output_/ram_0_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y28  system_i/tensil_DPU_0/inst/tcu/tcu/acc/alu/output_/ram_1_reg_0_1_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y28  system_i/tensil_DPU_0/inst/tcu/tcu/acc/alu/output_/ram_1_reg_0_1_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X90Y50  system_i/tensil_DPU_0/inst/tcu/tcu/decoder/acc/ram_size_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X90Y50  system_i/tensil_DPU_0/inst/tcu/tcu/decoder/acc/ram_size_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X90Y50  system_i/tensil_DPU_0/inst/tcu/tcu/decoder/acc/ram_size_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X90Y50  system_i/tensil_DPU_0/inst/tcu/tcu/decoder/acc/ram_size_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X90Y50  system_i/tensil_DPU_0/inst/tcu/tcu/decoder/acc/ram_size_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X90Y50  system_i/tensil_DPU_0/inst/tcu/tcu/decoder/acc/ram_size_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X90Y50  system_i/tensil_DPU_0/inst/tcu/tcu/decoder/acc/ram_size_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X90Y50  system_i/tensil_DPU_0/inst/tcu/tcu/decoder/acc/ram_size_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X82Y41  system_i/tensil_DPU_0/inst/tcu/tcu/decoder/dataflow/ram_size_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X82Y41  system_i/tensil_DPU_0/inst/tcu/tcu/decoder/dataflow/ram_size_reg_0_15_0_5/RAMA_D1/CLK



