{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1592678253052 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1592678253074 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 20 20:37:32 2020 " "Processing started: Sat Jun 20 20:37:32 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1592678253074 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592678253074 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off UART_Tx -c UART_Tx " "Command: quartus_map --read_settings_files=on --write_settings_files=off UART_Tx -c UART_Tx" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592678253074 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1592678253788 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1592678253788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_Tx " "Found entity 1: UART_Tx" {  } { { "UART_Tx.v" "" { Text "C:/Users/tahir/Desktop/Simple_UART_Tx/UART_Tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592678264401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592678264401 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "UART_Tx " "Elaborating entity \"UART_Tx\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1592678264479 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "buffer UART_Tx.v(27) " "Verilog HDL Always Construct warning at UART_Tx.v(27): inferring latch(es) for variable \"buffer\", which holds its previous value in one or more paths through the always construct" {  } { { "UART_Tx.v" "" { Text "C:/Users/tahir/Desktop/Simple_UART_Tx/UART_Tx.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1592678264490 "|UART_Tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[0\] UART_Tx.v(27) " "Inferred latch for \"buffer\[0\]\" at UART_Tx.v(27)" {  } { { "UART_Tx.v" "" { Text "C:/Users/tahir/Desktop/Simple_UART_Tx/UART_Tx.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592678264492 "|UART_Tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[1\] UART_Tx.v(27) " "Inferred latch for \"buffer\[1\]\" at UART_Tx.v(27)" {  } { { "UART_Tx.v" "" { Text "C:/Users/tahir/Desktop/Simple_UART_Tx/UART_Tx.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592678264492 "|UART_Tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[2\] UART_Tx.v(27) " "Inferred latch for \"buffer\[2\]\" at UART_Tx.v(27)" {  } { { "UART_Tx.v" "" { Text "C:/Users/tahir/Desktop/Simple_UART_Tx/UART_Tx.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592678264492 "|UART_Tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[3\] UART_Tx.v(27) " "Inferred latch for \"buffer\[3\]\" at UART_Tx.v(27)" {  } { { "UART_Tx.v" "" { Text "C:/Users/tahir/Desktop/Simple_UART_Tx/UART_Tx.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592678264492 "|UART_Tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[4\] UART_Tx.v(27) " "Inferred latch for \"buffer\[4\]\" at UART_Tx.v(27)" {  } { { "UART_Tx.v" "" { Text "C:/Users/tahir/Desktop/Simple_UART_Tx/UART_Tx.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592678264492 "|UART_Tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[5\] UART_Tx.v(27) " "Inferred latch for \"buffer\[5\]\" at UART_Tx.v(27)" {  } { { "UART_Tx.v" "" { Text "C:/Users/tahir/Desktop/Simple_UART_Tx/UART_Tx.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592678264492 "|UART_Tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[6\] UART_Tx.v(27) " "Inferred latch for \"buffer\[6\]\" at UART_Tx.v(27)" {  } { { "UART_Tx.v" "" { Text "C:/Users/tahir/Desktop/Simple_UART_Tx/UART_Tx.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592678264493 "|UART_Tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[7\] UART_Tx.v(27) " "Inferred latch for \"buffer\[7\]\" at UART_Tx.v(27)" {  } { { "UART_Tx.v" "" { Text "C:/Users/tahir/Desktop/Simple_UART_Tx/UART_Tx.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592678264493 "|UART_Tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[8\] UART_Tx.v(27) " "Inferred latch for \"buffer\[8\]\" at UART_Tx.v(27)" {  } { { "UART_Tx.v" "" { Text "C:/Users/tahir/Desktop/Simple_UART_Tx/UART_Tx.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592678264493 "|UART_Tx"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "UART_Tx.v" "" { Text "C:/Users/tahir/Desktop/Simple_UART_Tx/UART_Tx.v" 12 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1592678265309 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1592678265309 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1592678265411 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1592678265897 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1592678266324 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592678266324 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "31 " "Implemented 31 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1592678266621 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1592678266621 ""} { "Info" "ICUT_CUT_TM_LCELLS" "28 " "Implemented 28 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1592678266621 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1592678266621 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4766 " "Peak virtual memory: 4766 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1592678266690 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 20 20:37:46 2020 " "Processing ended: Sat Jun 20 20:37:46 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1592678266690 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1592678266690 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1592678266690 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1592678266690 ""}
