Protel Design System Design Rule Check
PCB File : C:\Users\Sina\Desktop\Light_Global_Boread\V1.00\PCB1.PcbDoc
Date     : 4/27/2021
Time     : 12:25:10 PM

Processing Rule : Clearance Constraint (Gap=0.2mm) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.2mm) (Max=1mm) (Preferred=0.5mm) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.025mm) (Max=2.54mm) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Silk To Solder Mask (Clearance=0.254mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (0.195mm < 0.254mm) Between Arc (136.017mm,105.791mm) on Top Overlay And Pad M2-2(133.597mm,104.394mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.195mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.254mm) Between Arc (136.017mm,105.791mm) on Top Overlay And Pad M2-3(133.597mm,107.188mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.243mm < 0.254mm) Between Arc (136.017mm,105.791mm) on Top Overlay And Pad M2-4(136.017mm,108.585mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.243mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.195mm < 0.254mm) Between Arc (136.017mm,105.791mm) on Top Overlay And Pad M2-5(138.437mm,107.188mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.195mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.195mm < 0.254mm) Between Arc (136.017mm,105.791mm) on Top Overlay And Pad M2-6(138.437mm,104.394mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.195mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Arc (136.017mm,105.791mm) on Top Overlay And Pad M2-7(136.017mm,102.997mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.195mm < 0.254mm) Between Arc (47.752mm,105.791mm) on Top Overlay And Pad M1-2(45.332mm,104.394mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.195mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.254mm) Between Arc (47.752mm,105.791mm) on Top Overlay And Pad M1-3(45.332mm,107.188mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.243mm < 0.254mm) Between Arc (47.752mm,105.791mm) on Top Overlay And Pad M1-4(47.752mm,108.585mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.243mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.195mm < 0.254mm) Between Arc (47.752mm,105.791mm) on Top Overlay And Pad M1-5(50.172mm,107.188mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.195mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.195mm < 0.254mm) Between Arc (47.752mm,105.791mm) on Top Overlay And Pad M1-6(50.172mm,104.394mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.195mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Arc (47.752mm,105.791mm) on Top Overlay And Pad M1-7(47.752mm,102.997mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.195mm < 0.254mm) Between Arc (47.752mm,44.196mm) on Top Overlay And Pad M3-2(45.332mm,42.799mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.195mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.254mm) Between Arc (47.752mm,44.196mm) on Top Overlay And Pad M3-3(45.332mm,45.593mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.243mm < 0.254mm) Between Arc (47.752mm,44.196mm) on Top Overlay And Pad M3-4(47.752mm,46.99mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.243mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.195mm < 0.254mm) Between Arc (47.752mm,44.196mm) on Top Overlay And Pad M3-5(50.172mm,45.593mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.195mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.195mm < 0.254mm) Between Arc (47.752mm,44.196mm) on Top Overlay And Pad M3-6(50.172mm,42.799mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.195mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.073mm < 0.254mm) Between Pad ANT-1(137.033mm,59.104mm) on Bottom Layer And Track (135.733mm,59.279mm)(135.733mm,59.729mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.073mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.073mm < 0.254mm) Between Pad ANT-1(137.033mm,59.104mm) on Bottom Layer And Track (138.333mm,59.279mm)(138.333mm,61.879mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.073mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad ANT-3(135.508mm,60.579mm) on Bottom Layer And Track (135.733mm,59.279mm)(135.733mm,59.729mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad ANT-3(135.508mm,60.579mm) on Bottom Layer And Track (135.733mm,61.429mm)(135.733mm,61.879mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.204mm < 0.254mm) Between Pad C-1(82.677mm,103.124mm) on Multi-Layer And Track (76.339mm,106.046mm)(85.065mm,106.046mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.204mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad C10-2(61.412mm,84.092mm) on Top Layer And Track (60.65mm,83.573mm)(60.65mm,84.919mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.164mm < 0.254mm) Between Pad C10-2(61.412mm,84.092mm) on Top Layer And Track (60.65mm,84.919mm)(62.174mm,84.919mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.164mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad C10-2(61.412mm,84.092mm) on Top Layer And Track (62.174mm,83.573mm)(62.174mm,84.919mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad C11-1(67.754mm,82.292mm) on Top Layer And Track (66.992mm,81.465mm)(66.992mm,82.811mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.164mm < 0.254mm) Between Pad C11-1(67.754mm,82.292mm) on Top Layer And Track (66.992mm,81.465mm)(68.516mm,81.465mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.164mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad C11-1(67.754mm,82.292mm) on Top Layer And Track (68.516mm,81.465mm)(68.516mm,82.811mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad C11-2(67.754mm,84.092mm) on Top Layer And Track (66.992mm,83.573mm)(66.992mm,84.919mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.164mm < 0.254mm) Between Pad C11-2(67.754mm,84.092mm) on Top Layer And Track (66.992mm,84.919mm)(68.516mm,84.919mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.164mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad C11-2(67.754mm,84.092mm) on Top Layer And Track (68.516mm,83.573mm)(68.516mm,84.919mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad C12-2(70.676mm,82.292mm) on Top Layer And Track (69.914mm,81.465mm)(69.914mm,82.811mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.164mm < 0.254mm) Between Pad C12-2(70.676mm,82.292mm) on Top Layer And Track (69.914mm,81.465mm)(71.438mm,81.465mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.164mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad C12-2(70.676mm,82.292mm) on Top Layer And Track (71.438mm,81.465mm)(71.438mm,82.811mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad C13-1(115.126mm,83.062mm) on Top Layer And Track (114.364mm,82.543mm)(114.364mm,83.889mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.164mm < 0.254mm) Between Pad C13-1(115.126mm,83.062mm) on Top Layer And Track (114.364mm,83.889mm)(115.888mm,83.889mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.164mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad C13-1(115.126mm,83.062mm) on Top Layer And Track (115.888mm,82.543mm)(115.888mm,83.889mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad C13-2(115.126mm,81.262mm) on Top Layer And Track (114.364mm,80.435mm)(114.364mm,81.781mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.164mm < 0.254mm) Between Pad C13-2(115.126mm,81.262mm) on Top Layer And Track (114.364mm,80.435mm)(115.888mm,80.435mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.164mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad C13-2(115.126mm,81.262mm) on Top Layer And Track (115.888mm,80.435mm)(115.888mm,81.781mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad C14-1(124.845mm,82.564mm) on Top Layer And Track (124.326mm,81.802mm)(125.672mm,81.802mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad C14-1(124.845mm,82.564mm) on Top Layer And Track (124.326mm,83.326mm)(125.672mm,83.326mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.164mm < 0.254mm) Between Pad C14-1(124.845mm,82.564mm) on Top Layer And Track (125.672mm,81.802mm)(125.672mm,83.326mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.164mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.164mm < 0.254mm) Between Pad C14-2(123.045mm,82.564mm) on Top Layer And Track (122.218mm,81.802mm)(122.218mm,83.326mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.164mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad C14-2(123.045mm,82.564mm) on Top Layer And Track (122.218mm,81.802mm)(123.564mm,81.802mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad C14-2(123.045mm,82.564mm) on Top Layer And Track (122.218mm,83.326mm)(123.564mm,83.326mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.164mm < 0.254mm) Between Pad C16-1(85.848mm,82.303mm) on Top Layer And Track (85.021mm,81.541mm)(85.021mm,83.065mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.164mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad C16-1(85.848mm,82.303mm) on Top Layer And Track (85.021mm,81.541mm)(86.367mm,81.541mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad C16-1(85.848mm,82.303mm) on Top Layer And Track (85.021mm,83.065mm)(86.367mm,83.065mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad C16-2(87.648mm,82.303mm) on Top Layer And Track (87.129mm,81.541mm)(88.475mm,81.541mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad C16-2(87.648mm,82.303mm) on Top Layer And Track (87.129mm,83.065mm)(88.475mm,83.065mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.164mm < 0.254mm) Between Pad C16-2(87.648mm,82.303mm) on Top Layer And Track (88.475mm,81.541mm)(88.475mm,83.065mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.164mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad C19-1(61.412mm,79.379mm) on Top Layer And Track (60.65mm,78.86mm)(60.65mm,80.206mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.164mm < 0.254mm) Between Pad C19-1(61.412mm,79.379mm) on Top Layer And Track (60.65mm,80.206mm)(62.174mm,80.206mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.164mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad C19-1(61.412mm,79.379mm) on Top Layer And Track (62.174mm,78.86mm)(62.174mm,80.206mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad C19-2(61.412mm,77.579mm) on Top Layer And Track (60.65mm,76.752mm)(60.65mm,78.098mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.164mm < 0.254mm) Between Pad C19-2(61.412mm,77.579mm) on Top Layer And Track (60.65mm,76.752mm)(62.174mm,76.752mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.164mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad C19-2(61.412mm,77.579mm) on Top Layer And Track (62.174mm,76.752mm)(62.174mm,78.098mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.204mm < 0.254mm) Between Pad C-2(78.715mm,103.124mm) on Multi-Layer And Track (76.339mm,106.046mm)(85.065mm,106.046mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.204mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad C20-1(101.897mm,77.982mm) on Top Layer And Track (101.135mm,77.463mm)(101.135mm,78.809mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.164mm < 0.254mm) Between Pad C20-1(101.897mm,77.982mm) on Top Layer And Track (101.135mm,78.809mm)(102.659mm,78.809mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.164mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad C20-1(101.897mm,77.982mm) on Top Layer And Track (102.659mm,77.463mm)(102.659mm,78.809mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad C20-2(101.897mm,76.182mm) on Top Layer And Track (101.135mm,75.355mm)(101.135mm,76.701mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.164mm < 0.254mm) Between Pad C20-2(101.897mm,76.182mm) on Top Layer And Track (101.135mm,75.355mm)(102.659mm,75.355mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.164mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad C20-2(101.897mm,76.182mm) on Top Layer And Track (102.659mm,75.355mm)(102.659mm,76.701mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad C23-2(64.558mm,73.024mm) on Top Layer And Track (63.796mm,72.197mm)(63.796mm,73.543mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.164mm < 0.254mm) Between Pad C23-2(64.558mm,73.024mm) on Top Layer And Track (63.796mm,72.197mm)(65.32mm,72.197mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.164mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad C23-2(64.558mm,73.024mm) on Top Layer And Track (65.32mm,72.197mm)(65.32mm,73.543mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Pad C24-1(74.55mm,71.34mm) on Top Layer And Track (73.55mm,70.99mm)(73.55mm,72.14mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Pad C24-1(74.55mm,71.34mm) on Top Layer And Track (73.55mm,72.14mm)(75.55mm,72.14mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Pad C24-1(74.55mm,71.34mm) on Top Layer And Track (75.55mm,70.99mm)(75.55mm,72.14mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.164mm < 0.254mm) Between Pad C25-1(79.882mm,70.445mm) on Top Layer And Track (79.055mm,69.683mm)(79.055mm,71.207mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.164mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad C25-1(79.882mm,70.445mm) on Top Layer And Track (79.055mm,69.683mm)(80.401mm,69.683mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad C25-1(79.882mm,70.445mm) on Top Layer And Track (79.055mm,71.207mm)(80.401mm,71.207mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad C25-2(81.682mm,70.445mm) on Top Layer And Track (81.163mm,69.683mm)(82.509mm,69.683mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad C25-2(81.682mm,70.445mm) on Top Layer And Track (81.163mm,71.207mm)(82.509mm,71.207mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.164mm < 0.254mm) Between Pad C25-2(81.682mm,70.445mm) on Top Layer And Track (82.509mm,69.683mm)(82.509mm,71.207mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.164mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad C26-1(77.229mm,70.82mm) on Top Layer And Track (76.467mm,70.301mm)(76.467mm,71.647mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.164mm < 0.254mm) Between Pad C26-1(77.229mm,70.82mm) on Top Layer And Track (76.467mm,71.647mm)(77.991mm,71.647mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.164mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad C26-1(77.229mm,70.82mm) on Top Layer And Track (77.991mm,70.301mm)(77.991mm,71.647mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad C26-2(77.229mm,69.02mm) on Top Layer And Track (76.467mm,68.193mm)(76.467mm,69.539mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.164mm < 0.254mm) Between Pad C26-2(77.229mm,69.02mm) on Top Layer And Track (76.467mm,68.193mm)(77.991mm,68.193mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.164mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad C26-2(77.229mm,69.02mm) on Top Layer And Track (77.991mm,68.193mm)(77.991mm,69.539mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad C28-1(67.557mm,70.76mm) on Top Layer And Track (66.795mm,70.241mm)(66.795mm,71.587mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.164mm < 0.254mm) Between Pad C28-1(67.557mm,70.76mm) on Top Layer And Track (66.795mm,71.587mm)(68.319mm,71.587mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.164mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad C28-1(67.557mm,70.76mm) on Top Layer And Track (68.319mm,70.241mm)(68.319mm,71.587mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad C28-2(67.557mm,68.96mm) on Top Layer And Track (66.795mm,68.133mm)(66.795mm,69.479mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.164mm < 0.254mm) Between Pad C28-2(67.557mm,68.96mm) on Top Layer And Track (66.795mm,68.133mm)(68.319mm,68.133mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.164mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad C28-2(67.557mm,68.96mm) on Top Layer And Track (68.319mm,68.133mm)(68.319mm,69.479mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad C3-1(72.834mm,100.961mm) on Top Layer And Track (72.072mm,100.134mm)(72.072mm,101.48mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.164mm < 0.254mm) Between Pad C3-1(72.834mm,100.961mm) on Top Layer And Track (72.072mm,100.134mm)(73.596mm,100.134mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.164mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad C3-1(72.834mm,100.961mm) on Top Layer And Track (73.596mm,100.134mm)(73.596mm,101.48mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Pad C33-1(49.808mm,65.405mm) on Top Layer And Track (49.008mm,64.405mm)(49.008mm,66.405mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Pad C33-1(49.808mm,65.405mm) on Top Layer And Track (49.008mm,64.405mm)(50.158mm,64.405mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Pad C33-1(49.808mm,65.405mm) on Top Layer And Track (49.008mm,66.405mm)(50.158mm,66.405mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Pad C33-2(52.808mm,65.405mm) on Top Layer And Track (52.458mm,64.405mm)(53.608mm,64.405mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Pad C33-2(52.808mm,65.405mm) on Top Layer And Track (52.458mm,66.405mm)(53.608mm,66.405mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Pad C33-2(52.808mm,65.405mm) on Top Layer And Track (53.608mm,64.405mm)(53.608mm,66.405mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.164mm < 0.254mm) Between Pad C36-1(131.187mm,64.323mm) on Top Layer And Track (130.36mm,63.561mm)(130.36mm,65.085mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.164mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad C36-1(131.187mm,64.323mm) on Top Layer And Track (130.36mm,63.561mm)(131.706mm,63.561mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad C36-1(131.187mm,64.323mm) on Top Layer And Track (130.36mm,65.085mm)(131.706mm,65.085mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad C36-2(132.987mm,64.323mm) on Top Layer And Track (132.468mm,63.561mm)(133.814mm,63.561mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad C36-2(132.987mm,64.323mm) on Top Layer And Track (132.468mm,65.085mm)(133.814mm,65.085mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.164mm < 0.254mm) Between Pad C36-2(132.987mm,64.323mm) on Top Layer And Track (133.814mm,63.561mm)(133.814mm,65.085mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.164mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad C37-2(50.818mm,62.167mm) on Top Layer And Track (50.299mm,61.405mm)(51.645mm,61.405mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad C37-2(50.818mm,62.167mm) on Top Layer And Track (50.299mm,62.929mm)(51.645mm,62.929mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.164mm < 0.254mm) Between Pad C37-2(50.818mm,62.167mm) on Top Layer And Track (51.645mm,61.405mm)(51.645mm,62.929mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.164mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad C39-1(53.403mm,59.94mm) on Top Layer And Track (52.641mm,59.113mm)(52.641mm,60.459mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.164mm < 0.254mm) Between Pad C39-1(53.403mm,59.94mm) on Top Layer And Track (52.641mm,59.113mm)(54.165mm,59.113mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.164mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad C39-1(53.403mm,59.94mm) on Top Layer And Track (54.165mm,59.113mm)(54.165mm,60.459mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad C39-2(53.403mm,61.74mm) on Top Layer And Track (52.641mm,61.221mm)(52.641mm,62.567mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.164mm < 0.254mm) Between Pad C39-2(53.403mm,61.74mm) on Top Layer And Track (52.641mm,62.567mm)(54.165mm,62.567mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.164mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad C39-2(53.403mm,61.74mm) on Top Layer And Track (54.165mm,61.221mm)(54.165mm,62.567mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad C40-1(56.768mm,59.94mm) on Top Layer And Track (56.006mm,59.113mm)(56.006mm,60.459mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.164mm < 0.254mm) Between Pad C40-1(56.768mm,59.94mm) on Top Layer And Track (56.006mm,59.113mm)(57.53mm,59.113mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.164mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad C40-1(56.768mm,59.94mm) on Top Layer And Track (57.53mm,59.113mm)(57.53mm,60.459mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad C40-2(56.768mm,61.74mm) on Top Layer And Track (56.006mm,61.221mm)(56.006mm,62.567mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.164mm < 0.254mm) Between Pad C40-2(56.768mm,61.74mm) on Top Layer And Track (56.006mm,62.567mm)(57.53mm,62.567mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.164mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad C40-2(56.768mm,61.74mm) on Top Layer And Track (57.53mm,61.221mm)(57.53mm,62.567mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad C41-2(60.134mm,61.74mm) on Top Layer And Track (59.372mm,61.221mm)(59.372mm,62.567mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.164mm < 0.254mm) Between Pad C41-2(60.134mm,61.74mm) on Top Layer And Track (59.372mm,62.567mm)(60.896mm,62.567mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.164mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad C41-2(60.134mm,61.74mm) on Top Layer And Track (60.896mm,61.221mm)(60.896mm,62.567mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad C44-1(96.711mm,58.675mm) on Top Layer And Track (95.949mm,58.156mm)(95.949mm,59.502mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.164mm < 0.254mm) Between Pad C44-1(96.711mm,58.675mm) on Top Layer And Track (95.949mm,59.502mm)(97.473mm,59.502mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.164mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad C44-1(96.711mm,58.675mm) on Top Layer And Track (97.473mm,58.156mm)(97.473mm,59.502mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad C44-2(96.711mm,56.875mm) on Top Layer And Track (95.949mm,56.048mm)(95.949mm,57.394mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.164mm < 0.254mm) Between Pad C44-2(96.711mm,56.875mm) on Top Layer And Track (95.949mm,56.048mm)(97.473mm,56.048mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.164mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad C44-2(96.711mm,56.875mm) on Top Layer And Track (97.473mm,56.048mm)(97.473mm,57.394mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad C45-1(105.918mm,56.796mm) on Top Layer And Track (105.156mm,55.969mm)(105.156mm,57.315mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.164mm < 0.254mm) Between Pad C45-1(105.918mm,56.796mm) on Top Layer And Track (105.156mm,55.969mm)(106.68mm,55.969mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.164mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad C45-1(105.918mm,56.796mm) on Top Layer And Track (106.68mm,55.969mm)(106.68mm,57.315mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad C45-2(105.918mm,58.596mm) on Top Layer And Track (105.156mm,58.077mm)(105.156mm,59.423mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.164mm < 0.254mm) Between Pad C45-2(105.918mm,58.596mm) on Top Layer And Track (105.156mm,59.423mm)(106.68mm,59.423mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.164mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad C45-2(105.918mm,58.596mm) on Top Layer And Track (106.68mm,58.077mm)(106.68mm,59.423mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.164mm < 0.254mm) Between Pad C48-1(135.886mm,54.534mm) on Top Layer And Track (135.059mm,53.772mm)(135.059mm,55.296mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.164mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad C48-1(135.886mm,54.534mm) on Top Layer And Track (135.059mm,53.772mm)(136.405mm,53.772mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad C48-1(135.886mm,54.534mm) on Top Layer And Track (135.059mm,55.296mm)(136.405mm,55.296mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad C48-2(137.686mm,54.534mm) on Top Layer And Track (137.167mm,53.772mm)(138.513mm,53.772mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad C48-2(137.686mm,54.534mm) on Top Layer And Track (137.167mm,55.296mm)(138.513mm,55.296mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.164mm < 0.254mm) Between Pad C48-2(137.686mm,54.534mm) on Top Layer And Track (138.513mm,53.772mm)(138.513mm,55.296mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.164mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad C50-1(76.009mm,51.772mm) on Top Layer And Track (75.247mm,50.945mm)(75.247mm,52.291mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.164mm < 0.254mm) Between Pad C50-1(76.009mm,51.772mm) on Top Layer And Track (75.247mm,50.945mm)(76.771mm,50.945mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.164mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad C50-1(76.009mm,51.772mm) on Top Layer And Track (76.771mm,50.945mm)(76.771mm,52.291mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad C50-2(76.009mm,53.572mm) on Top Layer And Track (75.247mm,53.053mm)(75.247mm,54.399mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.164mm < 0.254mm) Between Pad C50-2(76.009mm,53.572mm) on Top Layer And Track (75.247mm,54.399mm)(76.771mm,54.399mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.164mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad C50-2(76.009mm,53.572mm) on Top Layer And Track (76.771mm,53.053mm)(76.771mm,54.399mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad C51-1(89.218mm,51.558mm) on Top Layer And Track (88.456mm,50.731mm)(88.456mm,52.077mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.164mm < 0.254mm) Between Pad C51-1(89.218mm,51.558mm) on Top Layer And Track (88.456mm,50.731mm)(89.98mm,50.731mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.164mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad C51-1(89.218mm,51.558mm) on Top Layer And Track (89.98mm,50.731mm)(89.98mm,52.077mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad C51-2(89.218mm,53.358mm) on Top Layer And Track (88.456mm,52.839mm)(88.456mm,54.185mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.164mm < 0.254mm) Between Pad C51-2(89.218mm,53.358mm) on Top Layer And Track (88.456mm,54.185mm)(89.98mm,54.185mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.164mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad C51-2(89.218mm,53.358mm) on Top Layer And Track (89.98mm,52.839mm)(89.98mm,54.185mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad C55-1(49.085mm,49.526mm) on Top Layer And Track (48.323mm,48.699mm)(48.323mm,50.045mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.164mm < 0.254mm) Between Pad C55-1(49.085mm,49.526mm) on Top Layer And Track (48.323mm,48.699mm)(49.847mm,48.699mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.164mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad C55-1(49.085mm,49.526mm) on Top Layer And Track (49.847mm,48.699mm)(49.847mm,50.045mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad C55-2(49.085mm,51.326mm) on Top Layer And Track (48.323mm,50.807mm)(48.323mm,52.153mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.164mm < 0.254mm) Between Pad C55-2(49.085mm,51.326mm) on Top Layer And Track (48.323mm,52.153mm)(49.847mm,52.153mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.164mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad C55-2(49.085mm,51.326mm) on Top Layer And Track (49.847mm,50.807mm)(49.847mm,52.153mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.164mm < 0.254mm) Between Pad C57-1(131.06mm,49.537mm) on Top Layer And Track (130.233mm,48.775mm)(130.233mm,50.299mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.164mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad C57-1(131.06mm,49.537mm) on Top Layer And Track (130.233mm,48.775mm)(131.579mm,48.775mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad C57-1(131.06mm,49.537mm) on Top Layer And Track (130.233mm,50.299mm)(131.579mm,50.299mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad C57-2(132.86mm,49.537mm) on Top Layer And Track (132.341mm,48.775mm)(133.687mm,48.775mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad C57-2(132.86mm,49.537mm) on Top Layer And Track (132.341mm,50.299mm)(133.687mm,50.299mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.164mm < 0.254mm) Between Pad C57-2(132.86mm,49.537mm) on Top Layer And Track (133.687mm,48.775mm)(133.687mm,50.299mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.164mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.164mm < 0.254mm) Between Pad C60-1(77.212mm,48.705mm) on Top Layer And Track (76.385mm,47.943mm)(76.385mm,49.467mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.164mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad C60-1(77.212mm,48.705mm) on Top Layer And Track (76.385mm,47.943mm)(77.731mm,47.943mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad C60-1(77.212mm,48.705mm) on Top Layer And Track (76.385mm,49.467mm)(77.731mm,49.467mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad C6-1(59.997mm,97.27mm) on Top Layer And Track (58.797mm,95.82mm)(60.947mm,95.82mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad C6-1(59.997mm,97.27mm) on Top Layer And Track (58.797mm,98.72mm)(60.947mm,98.72mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad C6-1(59.997mm,97.27mm) on Top Layer And Track (60.947mm,95.82mm)(60.947mm,98.72mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.164mm < 0.254mm) Between Pad C61-1(52.574mm,46.291mm) on Top Layer And Track (51.747mm,45.529mm)(51.747mm,47.053mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.164mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad C61-1(52.574mm,46.291mm) on Top Layer And Track (51.747mm,45.529mm)(53.093mm,45.529mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad C61-1(52.574mm,46.291mm) on Top Layer And Track (51.747mm,47.053mm)(53.093mm,47.053mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad C61-2(54.374mm,46.291mm) on Top Layer And Track (53.855mm,45.529mm)(55.201mm,45.529mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad C61-2(54.374mm,46.291mm) on Top Layer And Track (53.855mm,47.053mm)(55.201mm,47.053mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.164mm < 0.254mm) Between Pad C61-2(54.374mm,46.291mm) on Top Layer And Track (55.201mm,45.529mm)(55.201mm,47.053mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.164mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad C6-2(56.247mm,97.27mm) on Top Layer And Track (55.297mm,95.82mm)(55.297mm,98.72mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad C6-2(56.247mm,97.27mm) on Top Layer And Track (55.297mm,95.82mm)(57.447mm,95.82mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad C6-2(56.247mm,97.27mm) on Top Layer And Track (55.297mm,98.72mm)(57.447mm,98.72mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.164mm < 0.254mm) Between Pad C64-1(115.312mm,46.165mm) on Top Layer And Track (114.485mm,45.403mm)(114.485mm,46.927mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.164mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad C64-1(115.312mm,46.165mm) on Top Layer And Track (114.485mm,45.403mm)(115.831mm,45.403mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad C64-1(115.312mm,46.165mm) on Top Layer And Track (114.485mm,46.927mm)(115.831mm,46.927mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad C64-2(117.112mm,46.165mm) on Top Layer And Track (116.593mm,45.403mm)(117.939mm,45.403mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad C64-2(117.112mm,46.165mm) on Top Layer And Track (116.593mm,46.927mm)(117.939mm,46.927mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.164mm < 0.254mm) Between Pad C64-2(117.112mm,46.165mm) on Top Layer And Track (117.939mm,45.403mm)(117.939mm,46.927mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.164mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.164mm < 0.254mm) Between Pad C66-1(128.901mm,46.165mm) on Top Layer And Track (128.074mm,45.403mm)(128.074mm,46.927mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.164mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad C66-1(128.901mm,46.165mm) on Top Layer And Track (128.074mm,45.403mm)(129.42mm,45.403mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad C66-1(128.901mm,46.165mm) on Top Layer And Track (128.074mm,46.927mm)(129.42mm,46.927mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad C66-2(130.701mm,46.165mm) on Top Layer And Track (130.182mm,45.403mm)(131.528mm,45.403mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad C66-2(130.701mm,46.165mm) on Top Layer And Track (130.182mm,46.927mm)(131.528mm,46.927mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.164mm < 0.254mm) Between Pad C66-2(130.701mm,46.165mm) on Top Layer And Track (131.528mm,45.403mm)(131.528mm,46.927mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.164mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad C68-1(103.441mm,44.065mm) on Top Layer And Track (102.679mm,43.238mm)(102.679mm,44.584mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.164mm < 0.254mm) Between Pad C68-1(103.441mm,44.065mm) on Top Layer And Track (102.679mm,43.238mm)(104.203mm,43.238mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.164mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad C68-1(103.441mm,44.065mm) on Top Layer And Track (104.203mm,43.238mm)(104.203mm,44.584mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad C68-2(103.441mm,45.865mm) on Top Layer And Track (102.679mm,45.346mm)(102.679mm,46.692mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.164mm < 0.254mm) Between Pad C68-2(103.441mm,45.865mm) on Top Layer And Track (102.679mm,46.692mm)(104.203mm,46.692mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.164mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad C68-2(103.441mm,45.865mm) on Top Layer And Track (104.203mm,45.346mm)(104.203mm,46.692mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad C69-1(109.791mm,44.065mm) on Top Layer And Track (109.029mm,43.238mm)(109.029mm,44.584mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.164mm < 0.254mm) Between Pad C69-1(109.791mm,44.065mm) on Top Layer And Track (109.029mm,43.238mm)(110.553mm,43.238mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.164mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad C69-1(109.791mm,44.065mm) on Top Layer And Track (110.553mm,43.238mm)(110.553mm,44.584mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad C69-2(109.791mm,45.865mm) on Top Layer And Track (109.029mm,45.346mm)(109.029mm,46.692mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.164mm < 0.254mm) Between Pad C69-2(109.791mm,45.865mm) on Top Layer And Track (109.029mm,46.692mm)(110.553mm,46.692mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.164mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad C69-2(109.791mm,45.865mm) on Top Layer And Track (110.553mm,45.346mm)(110.553mm,46.692mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad C72-1(127.512mm,42.862mm) on Top Layer And Track (126.993mm,42.1mm)(128.339mm,42.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad C72-1(127.512mm,42.862mm) on Top Layer And Track (126.993mm,43.624mm)(128.339mm,43.624mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.164mm < 0.254mm) Between Pad C72-1(127.512mm,42.862mm) on Top Layer And Track (128.339mm,42.1mm)(128.339mm,43.624mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.164mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.164mm < 0.254mm) Between Pad C72-2(125.712mm,42.862mm) on Top Layer And Track (124.885mm,42.1mm)(124.885mm,43.624mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.164mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad C72-2(125.712mm,42.862mm) on Top Layer And Track (124.885mm,42.1mm)(126.231mm,42.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad C72-2(125.712mm,42.862mm) on Top Layer And Track (124.885mm,43.624mm)(126.231mm,43.624mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad C9-1(128.644mm,87.761mm) on Top Layer And Track (127.882mm,87.242mm)(127.882mm,88.588mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.164mm < 0.254mm) Between Pad C9-1(128.644mm,87.761mm) on Top Layer And Track (127.882mm,88.588mm)(129.406mm,88.588mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.164mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad C9-1(128.644mm,87.761mm) on Top Layer And Track (129.406mm,87.242mm)(129.406mm,88.588mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad C9-2(128.644mm,85.961mm) on Top Layer And Track (127.882mm,85.134mm)(127.882mm,86.48mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.164mm < 0.254mm) Between Pad C9-2(128.644mm,85.961mm) on Top Layer And Track (127.882mm,85.134mm)(129.406mm,85.134mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.164mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad C9-2(128.644mm,85.961mm) on Top Layer And Track (129.406mm,85.134mm)(129.406mm,86.48mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad K1-6(124.171mm,75.234mm) on Multi-Layer And Track (122.571mm,73.434mm)(122.571mm,77.034mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.006mm < 0.254mm) Between Pad K1-6(124.171mm,75.234mm) on Multi-Layer And Track (122.571mm,73.434mm)(123.771mm,72.234mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.006mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.006mm < 0.254mm) Between Pad K1-6(124.171mm,75.234mm) on Multi-Layer And Track (122.571mm,77.034mm)(123.771mm,78.234mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.006mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.164mm < 0.254mm) Between Pad L4-1(130.993mm,56.981mm) on Top Layer And Track (130.216mm,56.194mm)(130.216mm,57.769mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.164mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad L4-1(130.993mm,56.981mm) on Top Layer And Track (130.216mm,56.194mm)(133.67mm,56.194mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad L4-1(130.993mm,56.981mm) on Top Layer And Track (130.216mm,57.769mm)(133.67mm,57.769mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.204mm < 0.254mm) Between Pad P-1(57.626mm,46.523mm) on Multi-Layer And Track (55.238mm,43.601mm)(63.964mm,43.601mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.204mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.204mm < 0.254mm) Between Pad P-2(61.588mm,46.523mm) on Multi-Layer And Track (55.238mm,43.601mm)(63.964mm,43.601mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.204mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.211mm < 0.254mm) Between Pad prog-3(137.999mm,81.404mm) on Multi-Layer And Track (137.049mm,77.904mm)(137.049mm,87.304mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.211mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.23mm < 0.254mm) Between Pad prog-3(137.999mm,81.404mm) on Multi-Layer And Track (138.949mm,77.904mm)(138.949mm,87.304mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.23mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.211mm < 0.254mm) Between Pad prog-4(137.999mm,78.904mm) on Multi-Layer And Track (137.049mm,77.904mm)(137.049mm,87.304mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.211mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.211mm < 0.254mm) Between Pad prog-4(137.999mm,78.904mm) on Multi-Layer And Track (137.049mm,77.904mm)(138.949mm,77.904mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.211mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.23mm < 0.254mm) Between Pad prog-4(137.999mm,78.904mm) on Multi-Layer And Track (138.949mm,77.904mm)(138.949mm,87.304mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.23mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.204mm < 0.254mm) Between Pad PWR-1(61.595mm,103.124mm) on Multi-Layer And Track (55.257mm,106.046mm)(63.983mm,106.046mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.204mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.204mm < 0.254mm) Between Pad PWR-2(57.633mm,103.124mm) on Multi-Layer And Track (55.257mm,106.046mm)(63.983mm,106.046mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.204mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R10-1(103.733mm,91.75mm) on Top Layer And Track (102.946mm,90.973mm)(102.946mm,94.427mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.164mm < 0.254mm) Between Pad R10-1(103.733mm,91.75mm) on Top Layer And Track (102.946mm,90.973mm)(104.52mm,90.973mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.164mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R10-1(103.733mm,91.75mm) on Top Layer And Track (104.52mm,90.973mm)(104.52mm,94.427mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R10-2(103.733mm,93.65mm) on Top Layer And Track (102.946mm,90.973mm)(102.946mm,94.427mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.164mm < 0.254mm) Between Pad R10-2(103.733mm,93.65mm) on Top Layer And Track (102.946mm,94.427mm)(104.52mm,94.427mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.164mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R10-2(103.733mm,93.65mm) on Top Layer And Track (104.52mm,90.973mm)(104.52mm,94.427mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R12-1(123.807mm,92.146mm) on Top Layer And Track (123.02mm,89.469mm)(123.02mm,92.923mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.164mm < 0.254mm) Between Pad R12-1(123.807mm,92.146mm) on Top Layer And Track (123.02mm,92.923mm)(124.594mm,92.923mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.164mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R12-1(123.807mm,92.146mm) on Top Layer And Track (124.594mm,89.469mm)(124.594mm,92.923mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R12-2(123.807mm,90.246mm) on Top Layer And Track (123.02mm,89.469mm)(123.02mm,92.923mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.164mm < 0.254mm) Between Pad R12-2(123.807mm,90.246mm) on Top Layer And Track (123.02mm,89.469mm)(124.594mm,89.469mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.164mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R12-2(123.807mm,90.246mm) on Top Layer And Track (124.594mm,89.469mm)(124.594mm,92.923mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R13-2(137.523mm,90.246mm) on Top Layer And Track (136.736mm,89.469mm)(136.736mm,92.923mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.164mm < 0.254mm) Between Pad R13-2(137.523mm,90.246mm) on Top Layer And Track (136.736mm,89.469mm)(138.31mm,89.469mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.164mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R13-2(137.523mm,90.246mm) on Top Layer And Track (138.31mm,89.469mm)(138.31mm,92.923mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R16-1(53.739mm,89.391mm) on Top Layer And Track (52.952mm,88.614mm)(52.952mm,92.068mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.164mm < 0.254mm) Between Pad R16-1(53.739mm,89.391mm) on Top Layer And Track (52.952mm,88.614mm)(54.526mm,88.614mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.164mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R16-1(53.739mm,89.391mm) on Top Layer And Track (54.526mm,88.614mm)(54.526mm,92.068mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R16-2(53.739mm,91.291mm) on Top Layer And Track (52.952mm,88.614mm)(52.952mm,92.068mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.164mm < 0.254mm) Between Pad R16-2(53.739mm,91.291mm) on Top Layer And Track (52.952mm,92.068mm)(54.526mm,92.068mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.164mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R16-2(53.739mm,91.291mm) on Top Layer And Track (54.526mm,88.614mm)(54.526mm,92.068mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R18-1(125.674mm,85.108mm) on Top Layer And Track (122.997mm,84.321mm)(126.451mm,84.321mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R18-1(125.674mm,85.108mm) on Top Layer And Track (122.997mm,85.895mm)(126.451mm,85.895mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.164mm < 0.254mm) Between Pad R18-1(125.674mm,85.108mm) on Top Layer And Track (126.451mm,84.321mm)(126.451mm,85.895mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.164mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.164mm < 0.254mm) Between Pad R18-2(123.774mm,85.108mm) on Top Layer And Track (122.997mm,84.321mm)(122.997mm,85.895mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.164mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R18-2(123.774mm,85.108mm) on Top Layer And Track (122.997mm,84.321mm)(126.451mm,84.321mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R18-2(123.774mm,85.108mm) on Top Layer And Track (122.997mm,85.895mm)(126.451mm,85.895mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R2-1(102.253mm,100.005mm) on Top Layer And Track (101.466mm,99.228mm)(101.466mm,102.682mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.164mm < 0.254mm) Between Pad R2-1(102.253mm,100.005mm) on Top Layer And Track (101.466mm,99.228mm)(103.04mm,99.228mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.164mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R2-1(102.253mm,100.005mm) on Top Layer And Track (103.04mm,99.228mm)(103.04mm,102.682mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R21-1(51.778mm,84.145mm) on Top Layer And Track (50.991mm,81.468mm)(50.991mm,84.922mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.164mm < 0.254mm) Between Pad R21-1(51.778mm,84.145mm) on Top Layer And Track (50.991mm,84.922mm)(52.566mm,84.922mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.164mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R21-1(51.778mm,84.145mm) on Top Layer And Track (52.566mm,81.468mm)(52.566mm,84.922mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R21-2(51.778mm,82.245mm) on Top Layer And Track (50.991mm,81.468mm)(50.991mm,84.922mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.164mm < 0.254mm) Between Pad R21-2(51.778mm,82.245mm) on Top Layer And Track (50.991mm,81.468mm)(52.566mm,81.468mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.164mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R21-2(51.778mm,82.245mm) on Top Layer And Track (52.566mm,81.468mm)(52.566mm,84.922mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.164mm < 0.254mm) Between Pad R2-2(102.253mm,101.905mm) on Top Layer And Track (101.466mm,102.682mm)(103.04mm,102.682mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.164mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R2-2(102.253mm,101.905mm) on Top Layer And Track (101.466mm,99.228mm)(101.466mm,102.682mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R2-2(102.253mm,101.905mm) on Top Layer And Track (103.04mm,99.228mm)(103.04mm,102.682mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R22-2(54.994mm,84.145mm) on Top Layer And Track (54.207mm,81.468mm)(54.207mm,84.922mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.164mm < 0.254mm) Between Pad R22-2(54.994mm,84.145mm) on Top Layer And Track (54.207mm,84.922mm)(55.782mm,84.922mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.164mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R22-2(54.994mm,84.145mm) on Top Layer And Track (55.782mm,81.468mm)(55.782mm,84.922mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R23-1(58.191mm,84.145mm) on Top Layer And Track (57.403mm,81.468mm)(57.403mm,84.922mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.164mm < 0.254mm) Between Pad R23-1(58.191mm,84.145mm) on Top Layer And Track (57.403mm,84.922mm)(58.978mm,84.922mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.164mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R23-1(58.191mm,84.145mm) on Top Layer And Track (58.978mm,81.468mm)(58.978mm,84.922mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R23-2(58.191mm,82.245mm) on Top Layer And Track (57.403mm,81.468mm)(57.403mm,84.922mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.164mm < 0.254mm) Between Pad R23-2(58.191mm,82.245mm) on Top Layer And Track (57.403mm,81.468mm)(58.978mm,81.468mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.164mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R23-2(58.191mm,82.245mm) on Top Layer And Track (58.978mm,81.468mm)(58.978mm,84.922mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R24-2(64.583mm,84.142mm) on Top Layer And Track (63.796mm,81.465mm)(63.796mm,84.919mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.164mm < 0.254mm) Between Pad R24-2(64.583mm,84.142mm) on Top Layer And Track (63.796mm,84.919mm)(65.371mm,84.919mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.164mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R24-2(64.583mm,84.142mm) on Top Layer And Track (65.371mm,81.465mm)(65.371mm,84.919mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R25-1(106.952mm,80.464mm) on Top Layer And Track (106.165mm,79.687mm)(106.165mm,83.141mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.164mm < 0.254mm) Between Pad R25-1(106.952mm,80.464mm) on Top Layer And Track (106.165mm,79.687mm)(107.739mm,79.687mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.164mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R25-1(106.952mm,80.464mm) on Top Layer And Track (107.739mm,79.687mm)(107.739mm,83.141mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R25-2(106.952mm,82.364mm) on Top Layer And Track (106.165mm,79.687mm)(106.165mm,83.141mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.164mm < 0.254mm) Between Pad R25-2(106.952mm,82.364mm) on Top Layer And Track (106.165mm,83.141mm)(107.739mm,83.141mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.164mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R25-2(106.952mm,82.364mm) on Top Layer And Track (107.739mm,79.687mm)(107.739mm,83.141mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R28-1(99.296mm,82.364mm) on Top Layer And Track (100.083mm,79.687mm)(100.083mm,83.141mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R28-1(99.296mm,82.364mm) on Top Layer And Track (98.509mm,79.687mm)(98.509mm,83.141mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.164mm < 0.254mm) Between Pad R28-1(99.296mm,82.364mm) on Top Layer And Track (98.509mm,83.141mm)(100.083mm,83.141mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.164mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R28-2(99.296mm,80.464mm) on Top Layer And Track (100.083mm,79.687mm)(100.083mm,83.141mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.164mm < 0.254mm) Between Pad R28-2(99.296mm,80.464mm) on Top Layer And Track (98.509mm,79.687mm)(100.083mm,79.687mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.164mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R28-2(99.296mm,80.464mm) on Top Layer And Track (98.509mm,79.687mm)(98.509mm,83.141mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R29-1(64.583mm,79.429mm) on Top Layer And Track (63.796mm,76.752mm)(63.796mm,80.206mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.164mm < 0.254mm) Between Pad R29-1(64.583mm,79.429mm) on Top Layer And Track (63.796mm,80.206mm)(65.371mm,80.206mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.164mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R29-1(64.583mm,79.429mm) on Top Layer And Track (65.371mm,76.752mm)(65.371mm,80.206mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R29-2(64.583mm,77.529mm) on Top Layer And Track (63.796mm,76.752mm)(63.796mm,80.206mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.164mm < 0.254mm) Between Pad R29-2(64.583mm,77.529mm) on Top Layer And Track (63.796mm,76.752mm)(65.371mm,76.752mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.164mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R29-2(64.583mm,77.529mm) on Top Layer And Track (65.371mm,76.752mm)(65.371mm,80.206mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R30-1(67.582mm,79.429mm) on Top Layer And Track (66.795mm,76.752mm)(66.795mm,80.206mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.164mm < 0.254mm) Between Pad R30-1(67.582mm,79.429mm) on Top Layer And Track (66.795mm,80.206mm)(68.369mm,80.206mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.164mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R30-1(67.582mm,79.429mm) on Top Layer And Track (68.369mm,76.752mm)(68.369mm,80.206mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R31-1(70.651mm,77.526mm) on Top Layer And Track (69.863mm,76.749mm)(69.863mm,80.203mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.164mm < 0.254mm) Between Pad R31-1(70.651mm,77.526mm) on Top Layer And Track (69.863mm,76.749mm)(71.438mm,76.749mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.164mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R31-1(70.651mm,77.526mm) on Top Layer And Track (71.438mm,76.749mm)(71.438mm,80.203mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R31-2(70.651mm,79.426mm) on Top Layer And Track (69.863mm,76.749mm)(69.863mm,80.203mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.164mm < 0.254mm) Between Pad R31-2(70.651mm,79.426mm) on Top Layer And Track (69.863mm,80.203mm)(71.438mm,80.203mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.164mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R31-2(70.651mm,79.426mm) on Top Layer And Track (71.438mm,76.749mm)(71.438mm,80.203mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R36-1(117.828mm,76.271mm) on Top Layer And Track (117.041mm,73.594mm)(117.041mm,77.048mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.164mm < 0.254mm) Between Pad R36-1(117.828mm,76.271mm) on Top Layer And Track (117.041mm,77.048mm)(118.616mm,77.048mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.164mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R36-1(117.828mm,76.271mm) on Top Layer And Track (118.616mm,73.594mm)(118.616mm,77.048mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R36-2(117.828mm,74.371mm) on Top Layer And Track (117.041mm,73.594mm)(117.041mm,77.048mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.164mm < 0.254mm) Between Pad R36-2(117.828mm,74.371mm) on Top Layer And Track (117.041mm,73.594mm)(118.616mm,73.594mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.164mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R36-2(117.828mm,74.371mm) on Top Layer And Track (118.616mm,73.594mm)(118.616mm,77.048mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R37-1(120.505mm,76.271mm) on Top Layer And Track (119.718mm,73.594mm)(119.718mm,77.048mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.164mm < 0.254mm) Between Pad R37-1(120.505mm,76.271mm) on Top Layer And Track (119.718mm,77.048mm)(121.292mm,77.048mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.164mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R37-1(120.505mm,76.271mm) on Top Layer And Track (121.292mm,73.594mm)(121.292mm,77.048mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R37-2(120.505mm,74.371mm) on Top Layer And Track (119.718mm,73.594mm)(119.718mm,77.048mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.164mm < 0.254mm) Between Pad R37-2(120.505mm,74.371mm) on Top Layer And Track (119.718mm,73.594mm)(121.292mm,73.594mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.164mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R37-2(120.505mm,74.371mm) on Top Layer And Track (121.292mm,73.594mm)(121.292mm,77.048mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R39-2(98.222mm,76.038mm) on Top Layer And Track (95.545mm,75.25mm)(98.999mm,75.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R39-2(98.222mm,76.038mm) on Top Layer And Track (95.545mm,76.825mm)(98.999mm,76.825mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.164mm < 0.254mm) Between Pad R39-2(98.222mm,76.038mm) on Top Layer And Track (98.999mm,75.25mm)(98.999mm,76.825mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.164mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R40-1(77.255mm,75.472mm) on Top Layer And Track (76.467mm,72.795mm)(76.467mm,76.249mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.164mm < 0.254mm) Between Pad R40-1(77.255mm,75.472mm) on Top Layer And Track (76.467mm,76.249mm)(78.042mm,76.249mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.164mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R40-1(77.255mm,75.472mm) on Top Layer And Track (78.042mm,72.795mm)(78.042mm,76.249mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R40-2(77.255mm,73.572mm) on Top Layer And Track (76.467mm,72.795mm)(76.467mm,76.249mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.164mm < 0.254mm) Between Pad R40-2(77.255mm,73.572mm) on Top Layer And Track (76.467mm,72.795mm)(78.042mm,72.795mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.164mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R40-2(77.255mm,73.572mm) on Top Layer And Track (78.042mm,72.795mm)(78.042mm,76.249mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R4-1(130.447mm,100.005mm) on Top Layer And Track (129.66mm,99.228mm)(129.66mm,102.682mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.164mm < 0.254mm) Between Pad R4-1(130.447mm,100.005mm) on Top Layer And Track (129.66mm,99.228mm)(131.234mm,99.228mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.164mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R4-1(130.447mm,100.005mm) on Top Layer And Track (131.234mm,99.228mm)(131.234mm,102.682mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.164mm < 0.254mm) Between Pad R4-2(130.447mm,101.905mm) on Top Layer And Track (129.66mm,102.682mm)(131.234mm,102.682mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.164mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R4-2(130.447mm,101.905mm) on Top Layer And Track (129.66mm,99.228mm)(129.66mm,102.682mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R4-2(130.447mm,101.905mm) on Top Layer And Track (131.234mm,99.228mm)(131.234mm,102.682mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R42-1(67.582mm,72.954mm) on Top Layer And Track (66.795mm,72.177mm)(66.795mm,75.631mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.164mm < 0.254mm) Between Pad R42-1(67.582mm,72.954mm) on Top Layer And Track (66.795mm,72.177mm)(68.369mm,72.177mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.164mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R42-1(67.582mm,72.954mm) on Top Layer And Track (68.369mm,72.177mm)(68.369mm,75.631mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R42-2(67.582mm,74.854mm) on Top Layer And Track (66.795mm,72.177mm)(66.795mm,75.631mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.164mm < 0.254mm) Between Pad R42-2(67.582mm,74.854mm) on Top Layer And Track (66.795mm,75.631mm)(68.369mm,75.631mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.164mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R42-2(67.582mm,74.854mm) on Top Layer And Track (68.369mm,72.177mm)(68.369mm,75.631mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R45-1(84.38mm,73.223mm) on Top Layer And Track (83.593mm,70.546mm)(83.593mm,74mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.164mm < 0.254mm) Between Pad R45-1(84.38mm,73.223mm) on Top Layer And Track (83.593mm,74mm)(85.167mm,74mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.164mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R45-1(84.38mm,73.223mm) on Top Layer And Track (85.167mm,70.546mm)(85.167mm,74mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R45-2(84.38mm,71.323mm) on Top Layer And Track (83.593mm,70.546mm)(83.593mm,74mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.164mm < 0.254mm) Between Pad R45-2(84.38mm,71.323mm) on Top Layer And Track (83.593mm,70.546mm)(85.167mm,70.546mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.164mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R45-2(84.38mm,71.323mm) on Top Layer And Track (85.167mm,70.546mm)(85.167mm,74mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R46-1(86.85mm,73.223mm) on Top Layer And Track (86.063mm,70.546mm)(86.063mm,74mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.164mm < 0.254mm) Between Pad R46-1(86.85mm,73.223mm) on Top Layer And Track (86.063mm,74mm)(87.637mm,74mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.164mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R46-1(86.85mm,73.223mm) on Top Layer And Track (87.637mm,70.546mm)(87.637mm,74mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R46-2(86.85mm,71.323mm) on Top Layer And Track (86.063mm,70.546mm)(86.063mm,74mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.164mm < 0.254mm) Between Pad R46-2(86.85mm,71.323mm) on Top Layer And Track (86.063mm,70.546mm)(87.637mm,70.546mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.164mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R46-2(86.85mm,71.323mm) on Top Layer And Track (87.637mm,70.546mm)(87.637mm,74mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R49-1(115.151mm,71.487mm) on Top Layer And Track (114.364mm,68.81mm)(114.364mm,72.265mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.164mm < 0.254mm) Between Pad R49-1(115.151mm,71.487mm) on Top Layer And Track (114.364mm,72.265mm)(115.939mm,72.265mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.164mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R49-1(115.151mm,71.487mm) on Top Layer And Track (115.939mm,68.81mm)(115.939mm,72.265mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R49-2(115.151mm,69.587mm) on Top Layer And Track (114.364mm,68.81mm)(114.364mm,72.265mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.164mm < 0.254mm) Between Pad R49-2(115.151mm,69.587mm) on Top Layer And Track (114.364mm,68.81mm)(115.939mm,68.81mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.164mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R49-2(115.151mm,69.587mm) on Top Layer And Track (115.939mm,68.81mm)(115.939mm,72.265mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R53-1(135.4mm,64.318mm) on Top Layer And Track (134.613mm,63.541mm)(134.613mm,66.995mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.164mm < 0.254mm) Between Pad R53-1(135.4mm,64.318mm) on Top Layer And Track (134.613mm,63.541mm)(136.187mm,63.541mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.164mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R53-1(135.4mm,64.318mm) on Top Layer And Track (136.187mm,63.541mm)(136.187mm,66.995mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R53-2(135.4mm,66.218mm) on Top Layer And Track (134.613mm,63.541mm)(134.613mm,66.995mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.164mm < 0.254mm) Between Pad R53-2(135.4mm,66.218mm) on Top Layer And Track (134.613mm,66.995mm)(136.187mm,66.995mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.164mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R53-2(135.4mm,66.218mm) on Top Layer And Track (136.187mm,63.541mm)(136.187mm,66.995mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R54-1(81.732mm,65.033mm) on Top Layer And Track (79.055mm,64.246mm)(82.509mm,64.246mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R54-1(81.732mm,65.033mm) on Top Layer And Track (79.055mm,65.821mm)(82.509mm,65.821mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.164mm < 0.254mm) Between Pad R54-1(81.732mm,65.033mm) on Top Layer And Track (82.509mm,64.246mm)(82.509mm,65.821mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.164mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.164mm < 0.254mm) Between Pad R6-1(115.933mm,100.655mm) on Top Layer And Track (115.146mm,101.432mm)(116.72mm,101.432mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.164mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R6-1(115.933mm,100.655mm) on Top Layer And Track (115.146mm,97.978mm)(115.146mm,101.432mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R6-1(115.933mm,100.655mm) on Top Layer And Track (116.72mm,97.978mm)(116.72mm,101.432mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R61-1(119.705mm,60.089mm) on Top Layer And Track (117.028mm,59.302mm)(120.482mm,59.302mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R61-1(119.705mm,60.089mm) on Top Layer And Track (117.028mm,60.876mm)(120.482mm,60.876mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.164mm < 0.254mm) Between Pad R61-1(119.705mm,60.089mm) on Top Layer And Track (120.482mm,59.302mm)(120.482mm,60.876mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.164mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.164mm < 0.254mm) Between Pad R61-2(117.805mm,60.089mm) on Top Layer And Track (117.028mm,59.302mm)(117.028mm,60.876mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.164mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R61-2(117.805mm,60.089mm) on Top Layer And Track (117.028mm,59.302mm)(120.482mm,59.302mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R61-2(117.805mm,60.089mm) on Top Layer And Track (117.028mm,60.876mm)(120.482mm,60.876mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R6-2(115.933mm,98.755mm) on Top Layer And Track (115.146mm,97.978mm)(115.146mm,101.432mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.164mm < 0.254mm) Between Pad R6-2(115.933mm,98.755mm) on Top Layer And Track (115.146mm,97.978mm)(116.72mm,97.978mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.164mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R6-2(115.933mm,98.755mm) on Top Layer And Track (116.72mm,97.978mm)(116.72mm,101.432mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R62-1(132.913mm,59.454mm) on Top Layer And Track (130.236mm,58.667mm)(133.69mm,58.667mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R62-1(132.913mm,59.454mm) on Top Layer And Track (130.236mm,60.241mm)(133.69mm,60.241mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.164mm < 0.254mm) Between Pad R62-1(132.913mm,59.454mm) on Top Layer And Track (133.69mm,58.667mm)(133.69mm,60.241mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.164mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.164mm < 0.254mm) Between Pad R62-2(131.013mm,59.454mm) on Top Layer And Track (130.236mm,58.667mm)(130.236mm,60.241mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.164mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R62-2(131.013mm,59.454mm) on Top Layer And Track (130.236mm,58.667mm)(133.69mm,58.667mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R62-2(131.013mm,59.454mm) on Top Layer And Track (130.236mm,60.241mm)(133.69mm,60.241mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R63-2(84.38mm,58.725mm) on Top Layer And Track (83.593mm,56.048mm)(83.593mm,59.502mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.164mm < 0.254mm) Between Pad R63-2(84.38mm,58.725mm) on Top Layer And Track (83.593mm,59.502mm)(85.167mm,59.502mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.164mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R63-2(84.38mm,58.725mm) on Top Layer And Track (85.167mm,56.048mm)(85.167mm,59.502mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R64-1(86.851mm,56.825mm) on Top Layer And Track (86.064mm,56.048mm)(86.064mm,59.502mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.164mm < 0.254mm) Between Pad R64-1(86.851mm,56.825mm) on Top Layer And Track (86.064mm,56.048mm)(87.639mm,56.048mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.164mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R64-1(86.851mm,56.825mm) on Top Layer And Track (87.639mm,56.048mm)(87.639mm,59.502mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R64-2(86.851mm,58.725mm) on Top Layer And Track (86.064mm,56.048mm)(86.064mm,59.502mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.164mm < 0.254mm) Between Pad R64-2(86.851mm,58.725mm) on Top Layer And Track (86.064mm,59.502mm)(87.639mm,59.502mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.164mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R64-2(86.851mm,58.725mm) on Top Layer And Track (87.639mm,56.048mm)(87.639mm,59.502mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R65-1(89.323mm,56.825mm) on Top Layer And Track (88.535mm,56.048mm)(88.535mm,59.502mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.164mm < 0.254mm) Between Pad R65-1(89.323mm,56.825mm) on Top Layer And Track (88.535mm,56.048mm)(90.11mm,56.048mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.164mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R65-1(89.323mm,56.825mm) on Top Layer And Track (90.11mm,56.048mm)(90.11mm,59.502mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R65-2(89.323mm,58.725mm) on Top Layer And Track (88.535mm,56.048mm)(88.535mm,59.502mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.164mm < 0.254mm) Between Pad R65-2(89.323mm,58.725mm) on Top Layer And Track (88.535mm,59.502mm)(90.11mm,59.502mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.164mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R65-2(89.323mm,58.725mm) on Top Layer And Track (90.11mm,56.048mm)(90.11mm,59.502mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R68-1(59.88mm,56.878mm) on Top Layer And Track (57.202mm,56.091mm)(60.657mm,56.091mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R68-1(59.88mm,56.878mm) on Top Layer And Track (57.202mm,57.665mm)(60.657mm,57.665mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.164mm < 0.254mm) Between Pad R68-1(59.88mm,56.878mm) on Top Layer And Track (60.657mm,56.091mm)(60.657mm,57.665mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.164mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.164mm < 0.254mm) Between Pad R68-2(57.979mm,56.878mm) on Top Layer And Track (57.202mm,56.091mm)(57.202mm,57.665mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.164mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R68-2(57.979mm,56.878mm) on Top Layer And Track (57.202mm,56.091mm)(60.657mm,56.091mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R68-2(57.979mm,56.878mm) on Top Layer And Track (57.202mm,57.665mm)(60.657mm,57.665mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R69-1(68.778mm,56.878mm) on Top Layer And Track (66.101mm,56.091mm)(69.555mm,56.091mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R69-1(68.778mm,56.878mm) on Top Layer And Track (66.101mm,57.665mm)(69.555mm,57.665mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.164mm < 0.254mm) Between Pad R69-1(68.778mm,56.878mm) on Top Layer And Track (69.555mm,56.091mm)(69.555mm,57.665mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.164mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.164mm < 0.254mm) Between Pad R69-2(66.878mm,56.878mm) on Top Layer And Track (66.101mm,56.091mm)(66.101mm,57.665mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.164mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R69-2(66.878mm,56.878mm) on Top Layer And Track (66.101mm,56.091mm)(69.555mm,56.091mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R69-2(66.878mm,56.878mm) on Top Layer And Track (66.101mm,57.665mm)(69.555mm,57.665mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.164mm < 0.254mm) Between Pad R72-1(79.832mm,56.878mm) on Top Layer And Track (79.055mm,56.091mm)(79.055mm,57.665mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.164mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R72-1(79.832mm,56.878mm) on Top Layer And Track (79.055mm,56.091mm)(82.509mm,56.091mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R72-1(79.832mm,56.878mm) on Top Layer And Track (79.055mm,57.665mm)(82.509mm,57.665mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R76-1(78.377mm,51.722mm) on Top Layer And Track (77.59mm,50.945mm)(77.59mm,54.399mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.164mm < 0.254mm) Between Pad R76-1(78.377mm,51.722mm) on Top Layer And Track (77.59mm,50.945mm)(79.164mm,50.945mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.164mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R76-1(78.377mm,51.722mm) on Top Layer And Track (79.164mm,50.945mm)(79.164mm,54.399mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R76-2(78.377mm,53.622mm) on Top Layer And Track (77.59mm,50.945mm)(77.59mm,54.399mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.164mm < 0.254mm) Between Pad R76-2(78.377mm,53.622mm) on Top Layer And Track (77.59mm,54.399mm)(79.164mm,54.399mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.164mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R76-2(78.377mm,53.622mm) on Top Layer And Track (79.164mm,50.945mm)(79.164mm,54.399mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R80-2(54.374mm,51.362mm) on Top Layer And Track (53.587mm,48.685mm)(53.587mm,52.139mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.164mm < 0.254mm) Between Pad R80-2(54.374mm,51.362mm) on Top Layer And Track (53.587mm,52.139mm)(55.161mm,52.139mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.164mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R80-2(54.374mm,51.362mm) on Top Layer And Track (55.161mm,48.685mm)(55.161mm,52.139mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R8-1(121.229mm,97.173mm) on Top Layer And Track (118.552mm,96.386mm)(122.006mm,96.386mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R8-1(121.229mm,97.173mm) on Top Layer And Track (118.552mm,97.96mm)(122.006mm,97.96mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.164mm < 0.254mm) Between Pad R8-1(121.229mm,97.173mm) on Top Layer And Track (122.006mm,96.386mm)(122.006mm,97.96mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.164mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R81-1(51.707mm,49.459mm) on Top Layer And Track (50.92mm,48.682mm)(50.92mm,52.136mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.164mm < 0.254mm) Between Pad R81-1(51.707mm,49.459mm) on Top Layer And Track (50.92mm,48.682mm)(52.494mm,48.682mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.164mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R81-1(51.707mm,49.459mm) on Top Layer And Track (52.494mm,48.682mm)(52.494mm,52.136mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R81-2(51.707mm,51.359mm) on Top Layer And Track (50.92mm,48.682mm)(50.92mm,52.136mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.164mm < 0.254mm) Between Pad R81-2(51.707mm,51.359mm) on Top Layer And Track (50.92mm,52.136mm)(52.494mm,52.136mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.164mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R81-2(51.707mm,51.359mm) on Top Layer And Track (52.494mm,48.682mm)(52.494mm,52.136mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.164mm < 0.254mm) Between Pad R8-2(119.329mm,97.173mm) on Top Layer And Track (118.552mm,96.386mm)(118.552mm,97.96mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.164mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R8-2(119.329mm,97.173mm) on Top Layer And Track (118.552mm,96.386mm)(122.006mm,96.386mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R8-2(119.329mm,97.173mm) on Top Layer And Track (118.552mm,97.96mm)(122.006mm,97.96mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R82-1(66.947mm,49.459mm) on Top Layer And Track (66.16mm,48.682mm)(66.16mm,52.136mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.164mm < 0.254mm) Between Pad R82-1(66.947mm,49.459mm) on Top Layer And Track (66.16mm,48.682mm)(67.734mm,48.682mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.164mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R82-1(66.947mm,49.459mm) on Top Layer And Track (67.734mm,48.682mm)(67.734mm,52.136mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R82-2(66.947mm,51.359mm) on Top Layer And Track (66.16mm,48.682mm)(66.16mm,52.136mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.164mm < 0.254mm) Between Pad R82-2(66.947mm,51.359mm) on Top Layer And Track (66.16mm,52.136mm)(67.734mm,52.136mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.164mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R82-2(66.947mm,51.359mm) on Top Layer And Track (67.734mm,48.682mm)(67.734mm,52.136mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.164mm < 0.254mm) Between Pad R86-1(124.897mm,49.512mm) on Top Layer And Track (124.12mm,48.725mm)(124.12mm,50.299mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.164mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R86-1(124.897mm,49.512mm) on Top Layer And Track (124.12mm,48.725mm)(127.574mm,48.725mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R86-1(124.897mm,49.512mm) on Top Layer And Track (124.12mm,50.299mm)(127.574mm,50.299mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R86-2(126.797mm,49.512mm) on Top Layer And Track (124.12mm,48.725mm)(127.574mm,48.725mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R86-2(126.797mm,49.512mm) on Top Layer And Track (124.12mm,50.299mm)(127.574mm,50.299mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.164mm < 0.254mm) Between Pad R86-2(126.797mm,49.512mm) on Top Layer And Track (127.574mm,48.725mm)(127.574mm,50.299mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.164mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.211mm < 0.254mm) Between Pad R88-2(88.519mm,81.28mm) on Bottom Layer And Track (86.569mm,74.141mm)(86.569mm,82.269mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.211mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R88-2(88.519mm,81.28mm) on Bottom Layer And Track (86.569mm,82.269mm)(90.469mm,82.269mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Pad R88-2(88.519mm,81.28mm) on Bottom Layer And Track (90.469mm,74.141mm)(90.469mm,82.269mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.211mm < 0.254mm) Between Pad R89-1(73.025mm,75.13mm) on Bottom Layer And Track (71.075mm,74.141mm)(71.075mm,82.269mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.211mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R89-1(73.025mm,75.13mm) on Bottom Layer And Track (71.075mm,74.141mm)(74.975mm,74.141mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Pad R89-1(73.025mm,75.13mm) on Bottom Layer And Track (74.975mm,74.141mm)(74.975mm,82.269mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R9-1(129.865mm,97.173mm) on Top Layer And Track (127.188mm,96.386mm)(130.642mm,96.386mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R9-1(129.865mm,97.173mm) on Top Layer And Track (127.188mm,97.96mm)(130.642mm,97.96mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.164mm < 0.254mm) Between Pad R9-1(129.865mm,97.173mm) on Top Layer And Track (130.642mm,96.386mm)(130.642mm,97.96mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.164mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.164mm < 0.254mm) Between Pad R9-2(127.965mm,97.173mm) on Top Layer And Track (127.188mm,96.386mm)(127.188mm,97.96mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.164mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R9-2(127.965mm,97.173mm) on Top Layer And Track (127.188mm,96.386mm)(130.642mm,96.386mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R9-2(127.965mm,97.173mm) on Top Layer And Track (127.188mm,97.96mm)(130.642mm,97.96mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.204mm < 0.254mm) Between Pad T-1(69.948mm,46.482mm) on Multi-Layer And Track (67.561mm,43.56mm)(76.286mm,43.56mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.204mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.204mm < 0.254mm) Between Pad T-2(73.911mm,46.482mm) on Multi-Layer And Track (67.561mm,43.56mm)(76.286mm,43.56mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.204mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.243mm < 0.254mm) Between Pad U10-5(121.413mm,70.587mm) on Top Layer And Track (117.008mm,69.325mm)(122.008mm,69.325mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.243mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.243mm < 0.254mm) Between Pad U10-6(120.143mm,70.587mm) on Top Layer And Track (117.008mm,69.325mm)(122.008mm,69.325mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.243mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.243mm < 0.254mm) Between Pad U10-7(118.873mm,70.587mm) on Top Layer And Track (117.008mm,69.325mm)(122.008mm,69.325mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.243mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.243mm < 0.254mm) Between Pad U10-8(117.603mm,70.587mm) on Top Layer And Track (117.008mm,69.325mm)(122.008mm,69.325mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.243mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad U13-1(123.826mm,54.772mm) on Top Layer And Track (123.626mm,55.022mm)(123.626mm,55.772mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.079mm < 0.254mm) Between Pad U13-11(127.426mm,52.772mm) on Top Layer And Track (127.626mm,51.772mm)(127.626mm,52.522mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.079mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad U13-15(127.426mm,54.772mm) on Top Layer And Track (127.626mm,55.022mm)(127.626mm,55.772mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.079mm < 0.254mm) Between Pad U13-20(124.626mm,55.572mm) on Top Layer And Track (123.626mm,55.772mm)(124.376mm,55.772mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.079mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Pad U13-5(123.826mm,52.772mm) on Top Layer And Track (123.626mm,51.772mm)(123.626mm,52.522mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad U1-4(121.359mm,88.144mm) on Top Layer And Text "C8" (121.65mm,87.49mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.113mm < 0.254mm) Between Pad U14-1(59.223mm,54.294mm) on Top Layer And Track (46.71mm,54.957mm)(113.91mm,54.957mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.113mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad U14-1(59.223mm,54.294mm) on Top Layer And Track (59.473mm,54.344mm)(59.973mm,54.344mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad U14-12(59.223mm,51.394mm) on Top Layer And Track (59.473mm,51.344mm)(59.973mm,51.344mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad U14-16(59.923mm,53.594mm) on Top Layer And Track (59.973mm,53.844mm)(59.973mm,54.344mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.113mm < 0.254mm) Between Pad U14-2(58.723mm,54.294mm) on Top Layer And Track (46.71mm,54.957mm)(113.91mm,54.957mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.113mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.113mm < 0.254mm) Between Pad U14-3(58.223mm,54.294mm) on Top Layer And Track (46.71mm,54.957mm)(113.91mm,54.957mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.113mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.113mm < 0.254mm) Between Pad U14-4(57.723mm,54.294mm) on Top Layer And Track (46.71mm,54.957mm)(113.91mm,54.957mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.113mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad U14-4(57.723mm,54.294mm) on Top Layer And Track (56.973mm,54.344mm)(57.473mm,54.344mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad U14-9(57.723mm,51.394mm) on Top Layer And Track (56.973mm,51.344mm)(57.473mm,51.344mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad U15-5(70.506mm,53.57mm) on Top Layer And Track (70.456mm,53.82mm)(70.456mm,54.32mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad U15-9(71.206mm,51.37mm) on Top Layer And Track (70.456mm,51.32mm)(70.956mm,51.32mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad U16-13(85.725mm,52.07mm) on Top Layer And Track (85.775mm,51.32mm)(85.775mm,51.82mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad U16-16(85.725mm,53.57mm) on Top Layer And Track (85.775mm,53.82mm)(85.775mm,54.32mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad U16-5(82.825mm,53.57mm) on Top Layer And Track (82.775mm,53.82mm)(82.775mm,54.32mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad U16-8(82.825mm,52.07mm) on Top Layer And Track (82.775mm,51.32mm)(82.775mm,51.82mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.204mm < 0.254mm) Between Pad W-1(97.688mm,103.124mm) on Multi-Layer And Track (91.351mm,106.046mm)(100.076mm,106.046mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.204mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.204mm < 0.254mm) Between Pad W-2(93.726mm,103.124mm) on Multi-Layer And Track (91.351mm,106.046mm)(100.076mm,106.046mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.204mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Pad X1-1(99.412mm,56.477mm) on Top Layer And Track (98.237mm,55.645mm)(104.587mm,55.645mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Pad X1-1(99.412mm,56.477mm) on Top Layer And Track (98.237mm,55.645mm)(98.237mm,59.709mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad X2-2(126.481mm,45.919mm) on Top Layer And Track (124.481mm,45.369mm)(127.081mm,45.369mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad X2-2(126.481mm,45.919mm) on Top Layer And Track (124.481mm,46.469mm)(127.081mm,46.469mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad X2-2(126.481mm,45.919mm) on Top Layer And Track (125.781mm,45.519mm)(125.781mm,47.419mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.08mm < 0.254mm) Between Pad X2-2(126.481mm,45.919mm) on Top Layer And Track (127.081mm,45.369mm)(127.081mm,45.419mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.08mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad X2-2(126.481mm,45.919mm) on Top Layer And Track (127.081mm,45.369mm)(127.081mm,47.569mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.204mm < 0.254mm) Between Pad Z-1(82.271mm,46.482mm) on Multi-Layer And Track (79.883mm,43.56mm)(88.608mm,43.56mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.204mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.079mm < 0.254mm) Between Pad Z-2(86.233mm,46.482mm) on Multi-Layer And Text "C59" (88.265mm,46.99mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.079mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.204mm < 0.254mm) Between Pad Z-2(86.233mm,46.482mm) on Multi-Layer And Track (79.883mm,43.56mm)(88.608mm,43.56mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.204mm]
Rule Violations :500

Processing Rule : Silk to Silk (Clearance=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Net Antennae (Tolerance=0mm) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:00