# 361Lab
A five-stage pipeline processor with forwarding and basic arithmetic and logical capabilities implemented in structural VHDL by Alvin Tan, Jason Liu, and Rabin Zhao. The main processor is in fatPipeline.vhd, with applicable modules included as well.
