{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 05 16:09:44 2009 " "Info: Processing started: Sun Apr 05 16:09:44 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Report1 -c Report1 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Report1 -c Report1 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Info: Only one processor detected - disabling parallel compilation" {  } {  } 0 0 "Only one processor detected - disabling parallel compilation" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "A0 Cout 16.804 ns Longest " "Info: Longest tpd from source pin \"A0\" to destination pin \"Cout\" is 16.804 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns A0 1 PIN PIN_195 3 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_195; Fanout = 3; PIN Node = 'A0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { A0 } "NODE_NAME" } } { "ADD4.bdf" "" { Schematic "C:/Documents and Settings/mefforga/Desktop/VLSI681/Report1/ADD4.bdf" { { 88 -96 72 104 "A0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(9.191 ns) + CELL(0.114 ns) 10.780 ns inst4~70 2 COMB LC_X1_Y4_N2 2 " "Info: 2: + IC(9.191 ns) + CELL(0.114 ns) = 10.780 ns; Loc. = LC_X1_Y4_N2; Fanout = 2; COMB Node = 'inst4~70'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.305 ns" { A0 inst4~70 } "NODE_NAME" } } { "ADD4.bdf" "" { Schematic "C:/Documents and Settings/mefforga/Desktop/VLSI681/Report1/ADD4.bdf" { { 224 328 392 272 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.452 ns) + CELL(0.292 ns) 11.524 ns inst9~1 3 COMB LC_X1_Y4_N5 2 " "Info: 3: + IC(0.452 ns) + CELL(0.292 ns) = 11.524 ns; Loc. = LC_X1_Y4_N5; Fanout = 2; COMB Node = 'inst9~1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.744 ns" { inst4~70 inst9~1 } "NODE_NAME" } } { "ADD4.bdf" "" { Schematic "C:/Documents and Settings/mefforga/Desktop/VLSI681/Report1/ADD4.bdf" { { 224 768 832 272 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.450 ns) + CELL(0.114 ns) 12.088 ns inst14~70 4 COMB LC_X1_Y4_N0 2 " "Info: 4: + IC(0.450 ns) + CELL(0.114 ns) = 12.088 ns; Loc. = LC_X1_Y4_N0; Fanout = 2; COMB Node = 'inst14~70'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.564 ns" { inst9~1 inst14~70 } "NODE_NAME" } } { "ADD4.bdf" "" { Schematic "C:/Documents and Settings/mefforga/Desktop/VLSI681/Report1/ADD4.bdf" { { 224 1192 1256 272 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.424 ns) + CELL(0.442 ns) 12.954 ns inst19~1 5 COMB LC_X1_Y4_N9 1 " "Info: 5: + IC(0.424 ns) + CELL(0.442 ns) = 12.954 ns; Loc. = LC_X1_Y4_N9; Fanout = 1; COMB Node = 'inst19~1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.866 ns" { inst14~70 inst19~1 } "NODE_NAME" } } { "ADD4.bdf" "" { Schematic "C:/Documents and Settings/mefforga/Desktop/VLSI681/Report1/ADD4.bdf" { { 224 1632 1696 272 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.742 ns) + CELL(2.108 ns) 16.804 ns Cout 6 PIN PIN_73 0 " "Info: 6: + IC(1.742 ns) + CELL(2.108 ns) = 16.804 ns; Loc. = PIN_73; Fanout = 0; PIN Node = 'Cout'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.850 ns" { inst19~1 Cout } "NODE_NAME" } } { "ADD4.bdf" "" { Schematic "C:/Documents and Settings/mefforga/Desktop/VLSI681/Report1/ADD4.bdf" { { 240 1696 1872 256 "Cout" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.545 ns ( 27.05 % ) " "Info: Total cell delay = 4.545 ns ( 27.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "12.259 ns ( 72.95 % ) " "Info: Total interconnect delay = 12.259 ns ( 72.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "16.804 ns" { A0 inst4~70 inst9~1 inst14~70 inst19~1 Cout } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "16.804 ns" { A0 {} A0~out0 {} inst4~70 {} inst9~1 {} inst14~70 {} inst19~1 {} Cout {} } { 0.000ns 0.000ns 9.191ns 0.452ns 0.450ns 0.424ns 1.742ns } { 0.000ns 1.475ns 0.114ns 0.292ns 0.114ns 0.442ns 2.108ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "127 " "Info: Peak virtual memory: 127 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 05 16:09:46 2009 " "Info: Processing ended: Sun Apr 05 16:09:46 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
