%Warning-COMBDLY: /Users/ricardonunes/Desktop/SAR_ADC_12b/SAR_ADC_12bit/state_machine/openlane/state_machine.v:132:18: Non-blocking assignment '<=' in combinational logic process
                                                                                                                     : ... This will be executed as a blocking assignment '='!
  132 |  en_offset_cal_o <= rst_z & en_offset_cal;
      |                  ^~
                  ... For warning description see https://verilator.org/warn/COMBDLY?v=5.018
                  ... Use "/* verilator lint_off COMBDLY */" and lint_on around source to disable this message.
                  *** See https://verilator.org/warn/COMBDLY before disabling this,
                  else you may end up with different sim results.
%Warning-COMBDLY: /Users/ricardonunes/Desktop/SAR_ADC_12b/SAR_ADC_12bit/state_machine/openlane/state_machine.v:133:15: Non-blocking assignment '<=' in combinational logic process
                                                                                                                     : ... This will be executed as a blocking assignment '='!
  133 |  allow_vcm_sw <= ~(vin_p_sw_on | vin_n_sw_on);
      |               ^~
%Warning-COMBDLY: /Users/ricardonunes/Desktop/SAR_ADC_12b/SAR_ADC_12bit/state_machine/openlane/state_machine.v:134:14: Non-blocking assignment '<=' in combinational logic process
                                                                                                                     : ... This will be executed as a blocking assignment '='!
  134 |  vcm_dummy_o <= (state == convert) & allow_vcm_sw;
      |              ^~
%Warning-COMBDLY: /Users/ricardonunes/Desktop/SAR_ADC_12b/SAR_ADC_12bit/state_machine/openlane/state_machine.v:136:11: Non-blocking assignment '<=' in combinational logic process
                                                                                                                     : ... This will be executed as a blocking assignment '='!
  136 |   en_comp <= ~clk & (state == convert) & ~(~ en_offset_cal & counter[1]);
      |           ^~
%Warning-COMBDLY: /Users/ricardonunes/Desktop/SAR_ADC_12b/SAR_ADC_12bit/state_machine/openlane/state_machine.v:137:20: Non-blocking assignment '<=' in combinational logic process
                                                                                                                     : ... This will be executed as a blocking assignment '='!
  137 |   offset_cal_cycle <= counter[1] & en_offset_cal;
      |                    ^~
%Warning-COMBDLY: /Users/ricardonunes/Desktop/SAR_ADC_12b/SAR_ADC_12bit/state_machine/openlane/state_machine.v:138:9: Non-blocking assignment '<=' in combinational logic process
                                                                                                                    : ... This will be executed as a blocking assignment '='!
  138 |   vcm_o <= 'd0;
      |         ^~
%Warning-COMBDLY: /Users/ricardonunes/Desktop/SAR_ADC_12b/SAR_ADC_12bit/state_machine/openlane/state_machine.v:139:14: Non-blocking assignment '<=' in combinational logic process
                                                                                                                     : ... This will be executed as a blocking assignment '='!
  139 |   vref_z_p_o <= result[10:0] | (~ allow_vref_sw);
      |              ^~
%Warning-COMBDLY: /Users/ricardonunes/Desktop/SAR_ADC_12b/SAR_ADC_12bit/state_machine/openlane/state_machine.v:140:14: Non-blocking assignment '<=' in combinational logic process
                                                                                                                     : ... This will be executed as a blocking assignment '='!
  140 |   vref_z_n_o <= 'b11111111111;
      |              ^~
%Warning-COMBDLY: /Users/ricardonunes/Desktop/SAR_ADC_12b/SAR_ADC_12bit/state_machine/openlane/state_machine.v:141:11: Non-blocking assignment '<=' in combinational logic process
                                                                                                                     : ... This will be executed as a blocking assignment '='!
  141 |   vss_p_o <= (result[10:0] | (~ allow_vref_sw)) & {11 {(state == convert) & allow_vcm_sw}};
      |           ^~
%Warning-COMBDLY: /Users/ricardonunes/Desktop/SAR_ADC_12b/SAR_ADC_12bit/state_machine/openlane/state_machine.v:142:11: Non-blocking assignment '<=' in combinational logic process
                                                                                                                     : ... This will be executed as a blocking assignment '='!
  142 |   vss_n_o <= {11 {(state == convert) & allow_vcm_sw}};
      |           ^~
%Warning-COMBDLY: /Users/ricardonunes/Desktop/SAR_ADC_12b/SAR_ADC_12bit/state_machine/openlane/state_machine.v:143:15: Non-blocking assignment '<=' in combinational logic process
                                                                                                                     : ... This will be executed as a blocking assignment '='!
  143 |   en_vcm_sw_o <= (counter[1] & (state == convert)) | (state == sample);
      |               ^~
%Warning-COMBDLY: /Users/ricardonunes/Desktop/SAR_ADC_12b/SAR_ADC_12bit/state_machine/openlane/state_machine.v:144:17: Non-blocking assignment '<=' in combinational logic process
                                                                                                                     : ... This will be executed as a blocking assignment '='!
  144 |   allow_vref_sw <= {11 {(state == convert) & allow_vcm_sw}} & {1'b1,counter[11:2]};
      |                 ^~
%Warning-COMBDLY: /Users/ricardonunes/Desktop/SAR_ADC_12b/SAR_ADC_12bit/state_machine/openlane/state_machine.v:146:11: Non-blocking assignment '<=' in combinational logic process
                                                                                                                     : ... This will be executed as a blocking assignment '='!
  146 |   en_comp <= ~clk & (state == convert) & ~(~ en_offset_cal & counter[0]);
      |           ^~
%Warning-COMBDLY: /Users/ricardonunes/Desktop/SAR_ADC_12b/SAR_ADC_12bit/state_machine/openlane/state_machine.v:147:20: Non-blocking assignment '<=' in combinational logic process
                                                                                                                     : ... This will be executed as a blocking assignment '='!
  147 |   offset_cal_cycle <= counter[0] & en_offset_cal;
      |                    ^~
%Warning-COMBDLY: /Users/ricardonunes/Desktop/SAR_ADC_12b/SAR_ADC_12bit/state_machine/openlane/state_machine.v:148:9: Non-blocking assignment '<=' in combinational logic process
                                                                                                                    : ... This will be executed as a blocking assignment '='!
  148 |   vcm_o <= ~(counter[11:1] | {11 {~((state == convert) & allow_vcm_sw)}});
      |         ^~
%Warning-COMBDLY: /Users/ricardonunes/Desktop/SAR_ADC_12b/SAR_ADC_12bit/state_machine/openlane/state_machine.v:149:14: Non-blocking assignment '<=' in combinational logic process
                                                                                                                     : ... This will be executed as a blocking assignment '='!
  149 |   vref_z_p_o <= result[11:1] | (~ allow_vref_sw);
      |              ^~
%Warning-COMBDLY: /Users/ricardonunes/Desktop/SAR_ADC_12b/SAR_ADC_12bit/state_machine/openlane/state_machine.v:150:14: Non-blocking assignment '<=' in combinational logic process
                                                                                                                     : ... This will be executed as a blocking assignment '='!
  150 |   vref_z_n_o <= (~result[11:1]) | (~ allow_vref_sw);
      |              ^~
%Warning-COMBDLY: /Users/ricardonunes/Desktop/SAR_ADC_12b/SAR_ADC_12bit/state_machine/openlane/state_machine.v:151:11: Non-blocking assignment '<=' in combinational logic process
                                                                                                                     : ... This will be executed as a blocking assignment '='!
  151 |   vss_p_o <= result[11:1] & allow_vref_sw;
      |           ^~
%Warning-COMBDLY: /Users/ricardonunes/Desktop/SAR_ADC_12b/SAR_ADC_12bit/state_machine/openlane/state_machine.v:152:11: Non-blocking assignment '<=' in combinational logic process
                                                                                                                     : ... This will be executed as a blocking assignment '='!
  152 |   vss_n_o <= (~result[11:1]) & allow_vref_sw;
      |           ^~
%Warning-COMBDLY: /Users/ricardonunes/Desktop/SAR_ADC_12b/SAR_ADC_12bit/state_machine/openlane/state_machine.v:153:15: Non-blocking assignment '<=' in combinational logic process
                                                                                                                     : ... This will be executed as a blocking assignment '='!
  153 |   en_vcm_sw_o <= (counter[0] & (state == convert)) | (state == sample);
      |               ^~
%Warning-COMBDLY: /Users/ricardonunes/Desktop/SAR_ADC_12b/SAR_ADC_12bit/state_machine/openlane/state_machine.v:154:17: Non-blocking assignment '<=' in combinational logic process
                                                                                                                     : ... This will be executed as a blocking assignment '='!
  154 |   allow_vref_sw <= (~ vcm_o_i) & counter[11:1];
      |                 ^~
%Warning-UNOPTFLAT: /Users/ricardonunes/Desktop/SAR_ADC_12b/SAR_ADC_12bit/state_machine/openlane/state_machine.v:126:12: Signal unoptimizable: Circular combinational logic: 'state_machine.allow_vref_sw'
  126 | reg [10:0] allow_vref_sw;
      |            ^~~~~~~~~~~~~
                    /Users/ricardonunes/Desktop/SAR_ADC_12b/SAR_ADC_12bit/state_machine/openlane/state_machine.v:126:12:      Example path: state_machine.allow_vref_sw
                    /Users/ricardonunes/Desktop/SAR_ADC_12b/SAR_ADC_12bit/state_machine/openlane/state_machine.v:130:1:      Example path: ALWAYS
                    /Users/ricardonunes/Desktop/SAR_ADC_12b/SAR_ADC_12bit/state_machine/openlane/state_machine.v:126:12:      Example path: state_machine.allow_vref_sw
