{
   "ActiveEmotionalView":"No Loops",
   "Default View_ScaleFactor":"1.0",
   "Default View_TopLeft":"-341,-85",
   "Display-PortTypeClock":"true",
   "Display-PortTypeOthers":"true",
   "Display-PortTypeReset":"true",
   "DisplayTieOff":"1",
   "ExpandedHierarchyInLayout":"",
   "Interfaces View_Layers":"/ethernet/eth_1/stream_clk1_1:false|/ethernet/eth_1/sys_reset_1:false|/ethernet/eth_1/cmac_reset_mgr_0_stream_resetn:false|/ethernet/eth_1/clk_0_1:false|/ethernet/eth_1/cmac_gt_rxusrclk2:false|/ethernet/eth_1/init_clk_reset_peripheral_reset:false|",
   "Interfaces View_ScaleFactor":"1.0",
   "Interfaces View_TopLeft":"-473,-227",
   "No Loops_ExpandedHierarchyInLayout":"",
   "No Loops_Layers":"/ethernet/eth_1/stream_clk1_1:true|/ethernet/eth_1/sys_reset_1:true|/ethernet/eth_1/cmac_reset_mgr_0_stream_resetn:true|/ethernet/eth_1/clk_0_1:true|/ethernet/eth_1/cmac_gt_rxusrclk2:true|/ethernet/eth_1/init_clk_reset_peripheral_reset:true|",
   "No Loops_Layout":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port qsfp_gt -pg 1 -lvl 4 -x 1070 -y 90 -defaultsOSRD
preplace port qsfp_clk -pg 1 -lvl 4 -x 1070 -y 150 -defaultsOSRD -right
preplace port axis_tx -pg 1 -lvl 0 -x 0 -y 90 -defaultsOSRD
preplace port axis_rx -pg 1 -lvl 0 -x 0 -y 210 -defaultsOSRD -left
preplace port port-id_stream_clk -pg 1 -lvl 4 -x 1070 -y 130 -defaultsOSRD
preplace port port-id_aligned -pg 1 -lvl 4 -x 1070 -y 110 -defaultsOSRD
preplace port port-id_init_clk -pg 1 -lvl 0 -x 0 -y 430 -defaultsOSRD
preplace portBus sys_resetn_in -pg 1 -lvl 0 -x 0 -y 270 -defaultsOSRD
preplace inst axis_register_slice -pg 1 -lvl 2 -x 470 -y 90 -defaultsOSRD -pinDir S_AXIS left -pinY S_AXIS 0L -pinDir M_AXIS right -pinY M_AXIS 0R -pinDir aclk right -pinY aclk 20R -pinDir aresetn left -pinY aresetn 20L
preplace inst cmac -pg 1 -lvl 3 -x 840 -y 90 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 181 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 191 182 183 184 185 186 187 188 189 190 15 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 242 239 240 241 243 244 245 251 246 247 248 249 238 250 252 253 256 255 257 254} -defaultsOSRD -pinDir gt_serial_port right -pinY gt_serial_port 0R -pinDir gt_ref_clk right -pinY gt_ref_clk 60R -pinDir axis_tx left -pinY axis_tx 0L -pinDir axis_rx left -pinY axis_rx 120L -pinDir stat_tx right -pinY stat_tx 80R -pinDir stat_rx right -pinY stat_rx 100R -pinDir stat_rx.stat_rx_aligned right -pinY stat_rx.stat_rx_aligned 120R -pinDir ctl_tx left -pinY ctl_tx 160L -pinDir ctl_rx left -pinY ctl_rx 140L -pinDir core_drp left -pinY core_drp 20L -pinDir rs_fec_in left -pinY rs_fec_in 180L -pinDir rs_fec_out right -pinY rs_fec_out 140R -pinDir rx_otn_out right -pinY rx_otn_out 160R -pinDir gt_txusrclk2 right -pinY gt_txusrclk2 180R -pinBusDir gt_loopback_in left -pinBusY gt_loopback_in 220L -pinDir gt_ref_clk_out right -pinY gt_ref_clk_out 200R -pinBusDir gt_rxrecclkout right -pinBusY gt_rxrecclkout 220R -pinBusDir gt_powergoodout right -pinBusY gt_powergoodout 240R -pinDir gtwiz_reset_tx_datapath left -pinY gtwiz_reset_tx_datapath 240L -pinDir gtwiz_reset_rx_datapath left -pinY gtwiz_reset_rx_datapath 260L -pinDir sys_reset left -pinY sys_reset 280L -pinDir init_clk left -pinY init_clk 340L -pinBusDir rx_preambleout right -pinBusY rx_preambleout 260R -pinDir usr_rx_reset right -pinY usr_rx_reset 280R -pinDir gt_rxusrclk2 right -pinY gt_rxusrclk2 300R -pinDir core_rx_reset left -pinY core_rx_reset 300L -pinDir rx_clk left -pinY rx_clk 200L -pinDir core_tx_reset left -pinY core_tx_reset 320L -pinDir tx_ovfout right -pinY tx_ovfout 320R -pinDir tx_unfout right -pinY tx_unfout 340R -pinBusDir tx_preamblein left -pinBusY tx_preamblein 380L -pinDir usr_tx_reset right -pinY usr_tx_reset 360R -pinDir core_drp_reset left -pinY core_drp_reset 400L -pinDir drp_clk left -pinY drp_clk 360L
preplace inst cmac_control -pg 1 -lvl 2 -x 470 -y 210 -swap {10 1 2 3 4 8 6 7 5 9 0 11 12 13 14 15 16 17 18 19 20 21 24 23 22 25} -defaultsOSRD -pinDir rs_fec right -pinY rs_fec 60R -pinDir ctl_tx right -pinY ctl_tx 40R -pinDir ctl_rx right -pinY ctl_rx 20R -pinDir rx_in right -pinY rx_in 0R -pinDir rx_out left -pinY rx_out 0L -pinDir rx_clk right -pinY rx_clk 100R -pinDir sys_reset_in left -pinY sys_reset_in 60L -pinDir stat_rx_aligned right -pinY stat_rx_aligned 80R -pinDir sys_reset_out right -pinY sys_reset_out 160R
preplace inst reset_inverter -pg 1 -lvl 1 -x 170 -y 270 -defaultsOSRD -pinBusDir Op1 left -pinBusY Op1 0L -pinBusDir Res right -pinBusY Res 0R
preplace netloc cmac_control_sys_reset_out 1 2 1 N 370
preplace netloc cmac_gt_rxusrclk2 1 2 2 640 30 1030
preplace netloc cmac_stat_rx_aligned 1 2 2 620J 10 1050
preplace netloc init_clk_1 1 0 3 N 430 N 430 620
preplace netloc reset_inverter_Res 1 1 1 N 270
preplace netloc sys_resetn_in_1 1 0 1 N 270
preplace netloc axis_register_slice_M_AXIS 1 2 1 N 90
preplace netloc axis_tx_1 1 0 2 NJ 90 N
preplace netloc cmac_axis_rx 1 2 1 NJ 210
preplace netloc cmac_control_ctl_rx 1 2 1 N 230
preplace netloc cmac_control_ctl_tx 1 2 1 N 250
preplace netloc cmac_control_rs_fec 1 2 1 N 270
preplace netloc cmac_control_rx_out 1 0 2 N 210 N
preplace netloc cmac_usplus_0_gt_serial_port 1 3 1 NJ 90
preplace netloc gt_ref_clk_0_1 1 3 1 N 150
levelinfo -pg 1 0 170 470 840 1070
pagesize -pg 1 -db -bbox -sgen -180 0 1200 550
",
   "No Loops_ScaleFactor":"0.980392",
   "No Loops_TopLeft":"-183,-75",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port qsfp_gt -pg 1 -lvl 3 -x 770 -y 80 -defaultsOSRD
preplace port qsfp_clk -pg 1 -lvl 0 -x -10 -y 80 -defaultsOSRD
preplace port axis_tx -pg 1 -lvl 0 -x -10 -y 60 -defaultsOSRD
preplace port axis_rx -pg 1 -lvl 3 -x 770 -y 100 -defaultsOSRD
preplace port port-id_sys_resetn -pg 1 -lvl 0 -x -10 -y 440 -defaultsOSRD
preplace port port-id_stream_clk -pg 1 -lvl 3 -x 770 -y 140 -defaultsOSRD
preplace port port-id_stream_resetn -pg 1 -lvl 3 -x 770 -y 470 -defaultsOSRD
preplace port port-id_aligned -pg 1 -lvl 3 -x 770 -y 120 -defaultsOSRD
preplace port port-id_rx_clk -pg 1 -lvl 0 -x -10 -y 320 -defaultsOSRD
preplace inst cmac -pg 1 -lvl 2 -x 550 -y 240 -defaultsOSRD
preplace inst cmac_control -pg 1 -lvl 1 -x 170 -y 160 -defaultsOSRD
preplace inst cmac_reset_mgr -pg 1 -lvl 1 -x 170 -y 460 -defaultsOSRD
preplace netloc clk_0_1 1 0 3 20 540 320 460 730
preplace netloc cmac_gt_rxusrclk2 1 0 3 10 10 NJ 10 740
preplace netloc cmac_reset_mgr_0_stream_resetn 1 1 2 NJ 470 NJ
preplace netloc cmac_stat_rx_aligned 1 0 3 20 20 NJ 20 730
preplace netloc init_clk_reset_peripheral_reset 1 1 1 310 260n
preplace netloc stream_clk1_1 1 0 2 NJ 320 NJ
preplace netloc sys_reset_1 1 0 1 NJ 440
preplace netloc Conn1 1 0 2 NJ 60 310J
preplace netloc Conn2 1 2 1 NJ 100
preplace netloc cmac_control_ctl_rx 1 1 1 330 140n
preplace netloc cmac_control_ctl_tx 1 1 1 310 120n
preplace netloc cmac_control_rs_fec 1 1 1 320 140n
preplace netloc cmac_usplus_0_gt_serial_port 1 2 1 NJ 80
preplace netloc gt_ref_clk_0_1 1 0 2 NJ 80 NJ
levelinfo -pg 1 -10 170 550 770
pagesize -pg 1 -db -bbox -sgen -130 0 920 550
"
}
0
