

================================================================
== Vitis HLS Report for 'update_Pipeline_12'
================================================================
* Date:           Sun Feb  5 17:03:06 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_EstimateMotion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  60.00 ns|  9.297 ns|    16.20 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        3|        ?|  0.180 us|         ?|    3|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |- Loop 1  |        1|        ?|         1|          1|          1|  1 ~ ?|       yes|
        +----------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|    4548|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|    15|        0|      50|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      36|    -|
|Register             |        -|     -|      169|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|    15|      169|    4634|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       1|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------+-----------------------+---------+----+---+----+-----+
    |           Instance          |         Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +-----------------------------+-----------------------+---------+----+---+----+-----+
    |mul_64ns_66ns_129_1_1_U3876  |mul_64ns_66ns_129_1_1  |        0|  15|  0|  50|    0|
    +-----------------------------+-----------------------+---------+----+---+----+-----+
    |Total                        |                       |        0|  15|  0|  50|    0|
    +-----------------------------+-----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+------+------------+------------+
    |     Variable Name     | Operation| DSP| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+------+------------+------------+
    |empty_537_fu_146_p2    |         +|   0|  0|    71|          64|          64|
    |empty_541_fu_190_p2    |         +|   0|  0|    64|          64|          64|
    |empty_544_fu_302_p2    |         +|   0|  0|    64|          64|          64|
    |empty_545_fu_319_p2    |         +|   0|  0|    56|          56|          56|
    |empty_548_fu_351_p2    |         +|   0|  0|    71|          64|           1|
    |tmp131_fu_184_p2       |         +|   0|  0|    64|          64|          16|
    |tmp132_fu_308_p2       |         +|   0|  0|    56|          56|          56|
    |tmp133_fu_313_p2       |         +|   0|  0|    56|          56|          16|
    |empty_542_fu_290_p2    |         -|   0|  0|    64|          64|          64|
    |empty_543_fu_296_p2    |         -|   0|  0|    56|          56|          56|
    |exitcond482_fu_357_p2  |      icmp|   0|  0|    29|          64|          64|
    |empty_538_fu_163_p2    |      lshr|   0|  0|  1865|         448|         448|
    |empty_546_fu_325_p2    |       shl|   0|  0|   165|           8|          56|
    |solver_d0              |       shl|   0|  0|  1865|         448|         448|
    |ap_enable_pp0          |       xor|   0|  0|     2|           1|           2|
    +-----------------------+----------+----+---+------+------------+------------+
    |Total                  |          |   0|  0|  4548|        1577|        1475|
    +-----------------------+----------+----+---+------+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |loop_index_i120_fu_80    |   9|          2|   64|        128|
    |solver_we0               |   9|          2|   56|        112|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|  122|        244|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |conv_i116_cast_reg_379   |  32|   0|   64|         32|
    |loop_index_i120_fu_80    |  64|   0|   64|          0|
    |p_cast721_cast_reg_389   |  35|   0|   64|         29|
    |p_cast722_cast_reg_384   |  35|   0|   56|         21|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 169|   0|  251|         82|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+-----------------+-----+-----+------------+--------------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|  update_Pipeline_12|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|  update_Pipeline_12|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|  update_Pipeline_12|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|  update_Pipeline_12|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|  update_Pipeline_12|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|  update_Pipeline_12|  return value|
|p_cast721        |   in|   35|     ap_none|           p_cast721|        scalar|
|C_4              |   in|  448|     ap_none|                 C_4|        scalar|
|p_cast722        |   in|   35|     ap_none|           p_cast722|        scalar|
|solver_address0  |  out|   10|   ap_memory|              solver|         array|
|solver_ce0       |  out|    1|   ap_memory|              solver|         array|
|solver_we0       |  out|   56|   ap_memory|              solver|         array|
|solver_d0        |  out|  448|   ap_memory|              solver|         array|
|conv_i116        |   in|   32|     ap_none|           conv_i116|        scalar|
+-----------------+-----+-----+------------+--------------------+--------------+

