Quartus Prime Archive log --	C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift_3b_RAM/uppgift_vhdl_3b_ram.qarlog

Archive:	C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift_3b_RAM/uppgift_vhdl_3b_ram.qar
Date:		Wed Oct 05 21:30:43 2016
Quartus Prime		16.0.0 Build 211 04/27/2016 SJ Lite Edition

	=========== Files Selected: ===========
C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift_3b_RAM/simulation/modelsim/uppgift_vhdl_3b_ram.vht
C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift_3b_RAM/uppgift_vhdl_3b_ram.qpf
C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift_3b_RAM/uppgift_vhdl_3b_ram.qsf
C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift_3b_RAM/uppgift_vhdl_3b_ram.vhd
c:/altera_lite/16.0/quartus/bin64/assignment_defaults.qdf
	======= Total: 5 files to archive =======

	================ Status: ===============
All files archived successfully.
