Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date             : Sat Jan 14 17:38:35 2017
| Host             : sunlex-PC running 64-bit Service Pack 1  (build 7601)
| Command          : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
| Design           : design_1_wrapper
| Device           : xc7z020clg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 5.046 |
| Dynamic (W)              | 4.729 |
| Device Static (W)        | 0.316 |
| Effective TJA (C/W)      | 11.5  |
| Max Ambient (C)          | 26.8  |
| Junction Temperature (C) | 83.2  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Slice Logic              |     1.354 |     3186 |       --- |             --- |
|   LUT as Logic           |     1.101 |     1524 |     53200 |            2.86 |
|   CARRY4                 |     0.191 |       55 |     13300 |            0.41 |
|   Register               |     0.056 |     1199 |    106400 |            1.13 |
|   BUFG                   |     0.006 |        2 |        32 |            6.25 |
|   LUT as Distributed RAM |    <0.001 |       64 |     17400 |            0.37 |
|   F7/F8 Muxes            |    <0.001 |      288 |     53200 |            0.54 |
|   Others                 |     0.000 |       24 |       --- |             --- |
| Signals                  |     3.371 |     2464 |       --- |             --- |
| I/O                      |     0.004 |        4 |       200 |            2.00 |
| Static Power             |     0.316 |          |           |                 |
| Total                    |     5.046 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     4.800 |       4.729 |      0.071 |
| Vccaux    |       1.800 |     0.036 |       0.000 |      0.036 |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.005 |       0.000 |      0.005 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.112 |       0.000 |      0.112 |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------------+-----------+
| Name                                | Power (W) |
+-------------------------------------+-----------+
| design_1_wrapper                    |     4.729 |
|   design_1_i                        |     4.711 |
|     CPU_0                           |     1.266 |
|       inst                          |     1.266 |
|         U2_CU                       |     0.003 |
|         U3_RF                       |     0.425 |
|         U4_ALU                      |     0.319 |
|         U5_ALUCT                    |     0.006 |
|     DM                              |    <0.001 |
|       U0                            |    <0.001 |
|         synth_options.dist_mem_inst |    <0.001 |
|           gen_sp_ram.spram_inst     |    <0.001 |
|             ram_reg_0_127_0_0       |    <0.001 |
|             ram_reg_0_127_10_10     |    <0.001 |
|             ram_reg_0_127_11_11     |    <0.001 |
|             ram_reg_0_127_12_12     |    <0.001 |
|             ram_reg_0_127_13_13     |    <0.001 |
|             ram_reg_0_127_14_14     |    <0.001 |
|             ram_reg_0_127_15_15     |    <0.001 |
|             ram_reg_0_127_16_16     |    <0.001 |
|             ram_reg_0_127_17_17     |    <0.001 |
|             ram_reg_0_127_18_18     |    <0.001 |
|             ram_reg_0_127_19_19     |    <0.001 |
|             ram_reg_0_127_1_1       |    <0.001 |
|             ram_reg_0_127_20_20     |    <0.001 |
|             ram_reg_0_127_21_21     |    <0.001 |
|             ram_reg_0_127_22_22     |    <0.001 |
|             ram_reg_0_127_23_23     |    <0.001 |
|             ram_reg_0_127_24_24     |    <0.001 |
|             ram_reg_0_127_25_25     |    <0.001 |
|             ram_reg_0_127_26_26     |    <0.001 |
|             ram_reg_0_127_27_27     |    <0.001 |
|             ram_reg_0_127_28_28     |    <0.001 |
|             ram_reg_0_127_29_29     |    <0.001 |
|             ram_reg_0_127_2_2       |    <0.001 |
|             ram_reg_0_127_30_30     |    <0.001 |
|             ram_reg_0_127_31_31     |    <0.001 |
|             ram_reg_0_127_3_3       |    <0.001 |
|             ram_reg_0_127_4_4       |    <0.001 |
|             ram_reg_0_127_5_5       |    <0.001 |
|             ram_reg_0_127_6_6       |    <0.001 |
|             ram_reg_0_127_7_7       |    <0.001 |
|             ram_reg_0_127_8_8       |    <0.001 |
|             ram_reg_0_127_9_9       |    <0.001 |
|     IM                              |     0.219 |
|       U0                            |     0.219 |
|         synth_options.dist_mem_inst |     0.219 |
|           gen_rom.rom_inst          |     0.219 |
|     counter_timer_0                 |     1.093 |
|       inst                          |     1.093 |
|     fre_div_0                       |     2.132 |
|       inst                          |     2.132 |
+-------------------------------------+-----------+


