<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.8"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>XenevaOS: XenevaOS/Boot/include/IndustryStandard/PciExpress31.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">XenevaOS
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.8 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function() { init_codefold(0); });
/* @license-end */
</script>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_6f7cbf0a11b44b0a43b1ec16e930d793.html">XenevaOS</a></li><li class="navelem"><a class="el" href="dir_e155a64606be01e9718a8b1197c63fff.html">Boot</a></li><li class="navelem"><a class="el" href="dir_08690fdcb6b3138c931f33749be09044.html">include</a></li><li class="navelem"><a class="el" href="dir_0503a5901f46a9682bad3e2f62b8d48f.html">IndustryStandard</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle"><div class="title">PciExpress31.h</div></div>
</div><!--header-->
<div class="contents">
<a href="PciExpress31_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span> </div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span><span class="preprocessor">#ifndef _PCIEXPRESS31_H_</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span><span class="preprocessor">#define _PCIEXPRESS31_H_</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span> </div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="preprocessor">#include &lt;<a class="code" href="PciExpress30_8h.html">IndustryStandard/PciExpress30.h</a>&gt;</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span> </div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="preprocessor">#pragma pack(1)</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span> </div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno"><a class="line" href="PciExpress31_8h.html#a0b1963cd806c773495c8b39ed1e286a6">   24</a></span><span class="preprocessor">#define PCI_EXPRESS_EXTENDED_CAPABILITY_L1_PM_SUBSTATES_ID    0x001E</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno"><a class="line" href="PciExpress31_8h.html#a6469653b54c4de8ad3e30f74c7c05316">   25</a></span><span class="preprocessor">#define PCI_EXPRESS_EXTENDED_CAPABILITY_L1_PM_SUBSTATES_VER1  0x1</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span> </div>
<div class="foldopen" id="foldopen00027" data-start="{" data-end="};">
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno"><a class="line" href="unionPCI__EXPRESS__REG__L1__PM__SUBSTATES__CAPABILITY.html">   27</a></span><span class="keyword">typedef</span> <span class="keyword">union </span>{</div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span>  <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno"><a class="line" href="unionPCI__EXPRESS__REG__L1__PM__SUBSTATES__CAPABILITY.html#a2f1c3267b15370921624ea95a7e477e6">   29</a></span>    <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> <a class="code hl_variable" href="unionPCI__EXPRESS__REG__L1__PM__SUBSTATES__CAPABILITY.html#a2f1c3267b15370921624ea95a7e477e6">PciPmL12</a> : 1;</div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno"><a class="line" href="unionPCI__EXPRESS__REG__L1__PM__SUBSTATES__CAPABILITY.html#a5b11fbb50fd47f726e37b884cb30ee82">   30</a></span>    <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> <a class="code hl_variable" href="unionPCI__EXPRESS__REG__L1__PM__SUBSTATES__CAPABILITY.html#a5b11fbb50fd47f726e37b884cb30ee82">PciPmL11</a> : 1;</div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno"><a class="line" href="unionPCI__EXPRESS__REG__L1__PM__SUBSTATES__CAPABILITY.html#a372e419c00959be138ea4ae77be33319">   31</a></span>    <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> <a class="code hl_variable" href="unionPCI__EXPRESS__REG__L1__PM__SUBSTATES__CAPABILITY.html#a372e419c00959be138ea4ae77be33319">AspmL12</a> : 1;</div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno"><a class="line" href="unionPCI__EXPRESS__REG__L1__PM__SUBSTATES__CAPABILITY.html#a7f9de909c84fa8b42d24060d1adbb2da">   32</a></span>    <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> <a class="code hl_variable" href="unionPCI__EXPRESS__REG__L1__PM__SUBSTATES__CAPABILITY.html#a7f9de909c84fa8b42d24060d1adbb2da">AspmL11</a> : 1;</div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno"><a class="line" href="unionPCI__EXPRESS__REG__L1__PM__SUBSTATES__CAPABILITY.html#afe540b3e7cbf7c8978a1166b7204fdd3">   33</a></span>    <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> <a class="code hl_variable" href="unionPCI__EXPRESS__REG__L1__PM__SUBSTATES__CAPABILITY.html#afe540b3e7cbf7c8978a1166b7204fdd3">L1PmSubstates</a> : 1;</div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno"><a class="line" href="unionPCI__EXPRESS__REG__L1__PM__SUBSTATES__CAPABILITY.html#a14b336a4aa39dbb556e75dfae59f4b0a">   34</a></span>    <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> <a class="code hl_variable" href="unionPCI__EXPRESS__REG__L1__PM__SUBSTATES__CAPABILITY.html#a14b336a4aa39dbb556e75dfae59f4b0a">Reserved</a> : 3;</div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno"><a class="line" href="unionPCI__EXPRESS__REG__L1__PM__SUBSTATES__CAPABILITY.html#acbc57c8204261822e5c3f606bc60c726">   35</a></span>    <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> <a class="code hl_variable" href="unionPCI__EXPRESS__REG__L1__PM__SUBSTATES__CAPABILITY.html#acbc57c8204261822e5c3f606bc60c726">CommonModeRestoreTime</a> : 8;</div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno"><a class="line" href="unionPCI__EXPRESS__REG__L1__PM__SUBSTATES__CAPABILITY.html#af2c993fcbe7e0f81435f9dd4a422a3eb">   36</a></span>    <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> <a class="code hl_variable" href="unionPCI__EXPRESS__REG__L1__PM__SUBSTATES__CAPABILITY.html#af2c993fcbe7e0f81435f9dd4a422a3eb">TPowerOnScale</a> : 2;</div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno"><a class="line" href="unionPCI__EXPRESS__REG__L1__PM__SUBSTATES__CAPABILITY.html#a552609ecb6b02b3ecaab1d30a2eed0c0">   37</a></span>    <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> <a class="code hl_variable" href="unionPCI__EXPRESS__REG__L1__PM__SUBSTATES__CAPABILITY.html#a552609ecb6b02b3ecaab1d30a2eed0c0">Reserved2</a> : 1;</div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno"><a class="line" href="unionPCI__EXPRESS__REG__L1__PM__SUBSTATES__CAPABILITY.html#a49d053c8c518587ec8057326db20fa34">   38</a></span>    <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> <a class="code hl_variable" href="unionPCI__EXPRESS__REG__L1__PM__SUBSTATES__CAPABILITY.html#a49d053c8c518587ec8057326db20fa34">TPowerOnValue</a> : 5;</div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno"><a class="line" href="unionPCI__EXPRESS__REG__L1__PM__SUBSTATES__CAPABILITY.html#aa4d7ce75e9402a18425e52370e849f9e">   39</a></span>    <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> <a class="code hl_variable" href="unionPCI__EXPRESS__REG__L1__PM__SUBSTATES__CAPABILITY.html#aa4d7ce75e9402a18425e52370e849f9e">Reserved3</a> : 8;</div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno"><a class="line" href="unionPCI__EXPRESS__REG__L1__PM__SUBSTATES__CAPABILITY.html#a4fc55b5c19b71ea6b058a74365308e75">   40</a></span>  } <a class="code hl_variable" href="Acpi10_8h.html#a2837bb93190d393a459df5cba85a2834">Bits</a>;</div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno"><a class="line" href="unionPCI__EXPRESS__REG__L1__PM__SUBSTATES__CAPABILITY.html#a6cbe9f17c154bd3ce0fddba1a4284c25">   41</a></span>  <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>   <a class="code hl_variable" href="unionPCI__EXPRESS__REG__L1__PM__SUBSTATES__CAPABILITY.html#a6cbe9f17c154bd3ce0fddba1a4284c25">Uint32</a>;</div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span>} <a class="code hl_union" href="unionPCI__EXPRESS__REG__L1__PM__SUBSTATES__CAPABILITY.html">PCI_EXPRESS_REG_L1_PM_SUBSTATES_CAPABILITY</a>;</div>
</div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span> </div>
<div class="foldopen" id="foldopen00044" data-start="{" data-end="};">
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno"><a class="line" href="unionPCI__EXPRESS__REG__L1__PM__SUBSTATES__CONTROL1.html">   44</a></span><span class="keyword">typedef</span> <span class="keyword">union </span>{</div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span>  <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno"><a class="line" href="unionPCI__EXPRESS__REG__L1__PM__SUBSTATES__CONTROL1.html#ab8e83ad80a18c8d6af7ae8075221c489">   46</a></span>    <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> <a class="code hl_variable" href="unionPCI__EXPRESS__REG__L1__PM__SUBSTATES__CONTROL1.html#ab8e83ad80a18c8d6af7ae8075221c489">PciPmL12</a> : 1;</div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno"><a class="line" href="unionPCI__EXPRESS__REG__L1__PM__SUBSTATES__CONTROL1.html#af17e2ad312d1e5548cbccad7a3a5fabf">   47</a></span>    <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> <a class="code hl_variable" href="unionPCI__EXPRESS__REG__L1__PM__SUBSTATES__CONTROL1.html#af17e2ad312d1e5548cbccad7a3a5fabf">PciPmL11</a> : 1;</div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno"><a class="line" href="unionPCI__EXPRESS__REG__L1__PM__SUBSTATES__CONTROL1.html#a3f78e98220a2f84f56c806bf9255e296">   48</a></span>    <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> <a class="code hl_variable" href="unionPCI__EXPRESS__REG__L1__PM__SUBSTATES__CONTROL1.html#a3f78e98220a2f84f56c806bf9255e296">AspmL12</a> : 1;</div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno"><a class="line" href="unionPCI__EXPRESS__REG__L1__PM__SUBSTATES__CONTROL1.html#a2ff37537b8454ee2921028866c9afc56">   49</a></span>    <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> <a class="code hl_variable" href="unionPCI__EXPRESS__REG__L1__PM__SUBSTATES__CONTROL1.html#a2ff37537b8454ee2921028866c9afc56">AspmL11</a> : 1;</div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno"><a class="line" href="unionPCI__EXPRESS__REG__L1__PM__SUBSTATES__CONTROL1.html#a9ad38f787b144c0f781441c19cc57aee">   50</a></span>    <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> <a class="code hl_variable" href="unionPCI__EXPRESS__REG__L1__PM__SUBSTATES__CONTROL1.html#a9ad38f787b144c0f781441c19cc57aee">Reserved</a> : 4;</div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno"><a class="line" href="unionPCI__EXPRESS__REG__L1__PM__SUBSTATES__CONTROL1.html#a56a284d726230752f7dadc3ab8aedf73">   51</a></span>    <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> <a class="code hl_variable" href="unionPCI__EXPRESS__REG__L1__PM__SUBSTATES__CONTROL1.html#a56a284d726230752f7dadc3ab8aedf73">CommonModeRestoreTime</a> : 8;</div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno"><a class="line" href="unionPCI__EXPRESS__REG__L1__PM__SUBSTATES__CONTROL1.html#a3755df8498bcb7d1f6e9e016326ad814">   52</a></span>    <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> <a class="code hl_variable" href="unionPCI__EXPRESS__REG__L1__PM__SUBSTATES__CONTROL1.html#a3755df8498bcb7d1f6e9e016326ad814">LtrL12ThresholdValue</a> : 10;</div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno"><a class="line" href="unionPCI__EXPRESS__REG__L1__PM__SUBSTATES__CONTROL1.html#a3794c9e9b09cc275f836f3f52f7456ff">   53</a></span>    <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> <a class="code hl_variable" href="unionPCI__EXPRESS__REG__L1__PM__SUBSTATES__CONTROL1.html#a3794c9e9b09cc275f836f3f52f7456ff">Reserved2</a> : 3;</div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno"><a class="line" href="unionPCI__EXPRESS__REG__L1__PM__SUBSTATES__CONTROL1.html#a38f86b6f5fde578eb88af735c5e9a287">   54</a></span>    <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> <a class="code hl_variable" href="unionPCI__EXPRESS__REG__L1__PM__SUBSTATES__CONTROL1.html#a38f86b6f5fde578eb88af735c5e9a287">LtrL12ThresholdScale</a> : 3;</div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno"><a class="line" href="unionPCI__EXPRESS__REG__L1__PM__SUBSTATES__CONTROL1.html#a5e682533722aac3ce2b7b23147b12823">   55</a></span>  } <a class="code hl_variable" href="Acpi10_8h.html#a2837bb93190d393a459df5cba85a2834">Bits</a>;</div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno"><a class="line" href="unionPCI__EXPRESS__REG__L1__PM__SUBSTATES__CONTROL1.html#ace3f859a32f68f5a574a931c5feae5cd">   56</a></span>  <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>   <a class="code hl_variable" href="unionPCI__EXPRESS__REG__L1__PM__SUBSTATES__CONTROL1.html#ace3f859a32f68f5a574a931c5feae5cd">Uint32</a>;</div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span>} <a class="code hl_union" href="unionPCI__EXPRESS__REG__L1__PM__SUBSTATES__CONTROL1.html">PCI_EXPRESS_REG_L1_PM_SUBSTATES_CONTROL1</a>;</div>
</div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span> </div>
<div class="foldopen" id="foldopen00059" data-start="{" data-end="};">
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno"><a class="line" href="unionPCI__EXPRESS__REG__L1__PM__SUBSTATES__CONTROL2.html">   59</a></span><span class="keyword">typedef</span> <span class="keyword">union </span>{</div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span>  <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno"><a class="line" href="unionPCI__EXPRESS__REG__L1__PM__SUBSTATES__CONTROL2.html#ab591c4ac87296573d76682ea2c9c1c4b">   61</a></span>    <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> <a class="code hl_variable" href="unionPCI__EXPRESS__REG__L1__PM__SUBSTATES__CONTROL2.html#ab591c4ac87296573d76682ea2c9c1c4b">TPowerOnScale</a> : 2;</div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno"><a class="line" href="unionPCI__EXPRESS__REG__L1__PM__SUBSTATES__CONTROL2.html#a65530c40f07fdada812b81554abbac0b">   62</a></span>    <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> <a class="code hl_variable" href="unionPCI__EXPRESS__REG__L1__PM__SUBSTATES__CONTROL2.html#a65530c40f07fdada812b81554abbac0b">Reserved</a> : 1;</div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno"><a class="line" href="unionPCI__EXPRESS__REG__L1__PM__SUBSTATES__CONTROL2.html#a42514c9bbc8c9d0c7d067a8755766245">   63</a></span>    <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> <a class="code hl_variable" href="unionPCI__EXPRESS__REG__L1__PM__SUBSTATES__CONTROL2.html#a42514c9bbc8c9d0c7d067a8755766245">TPowerOnValue</a> : 5;</div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno"><a class="line" href="unionPCI__EXPRESS__REG__L1__PM__SUBSTATES__CONTROL2.html#a092bf64e173916a9dd70d25a3071fa2e">   64</a></span>    <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> <a class="code hl_variable" href="unionPCI__EXPRESS__REG__L1__PM__SUBSTATES__CONTROL2.html#a092bf64e173916a9dd70d25a3071fa2e">Reserved2</a> : 24;</div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno"><a class="line" href="unionPCI__EXPRESS__REG__L1__PM__SUBSTATES__CONTROL2.html#a6e93ea5449cd07a1968d96d0f09be47c">   65</a></span>  } <a class="code hl_variable" href="Acpi10_8h.html#a2837bb93190d393a459df5cba85a2834">Bits</a>;</div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno"><a class="line" href="unionPCI__EXPRESS__REG__L1__PM__SUBSTATES__CONTROL2.html#a1ae9870d3ee6baf3f552d1772400d017">   66</a></span>  <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>   <a class="code hl_variable" href="unionPCI__EXPRESS__REG__L1__PM__SUBSTATES__CONTROL2.html#a1ae9870d3ee6baf3f552d1772400d017">Uint32</a>;</div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span>} <a class="code hl_union" href="unionPCI__EXPRESS__REG__L1__PM__SUBSTATES__CONTROL2.html">PCI_EXPRESS_REG_L1_PM_SUBSTATES_CONTROL2</a>;</div>
</div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span> </div>
<div class="foldopen" id="foldopen00069" data-start="{" data-end="};">
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno"><a class="line" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__L1__PM__SUBSTATES.html">   69</a></span><span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno"><a class="line" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__L1__PM__SUBSTATES.html#afee3115f71754661b89362f9144ee8ea">   70</a></span>  <a class="code hl_struct" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__HEADER.html">PCI_EXPRESS_EXTENDED_CAPABILITIES_HEADER</a>   <a class="code hl_variable" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__L1__PM__SUBSTATES.html#afee3115f71754661b89362f9144ee8ea">Header</a>;</div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno"><a class="line" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__L1__PM__SUBSTATES.html#aa6818c05b3d4c7d0098b57b0f1c1022a">   71</a></span>  <a class="code hl_union" href="unionPCI__EXPRESS__REG__L1__PM__SUBSTATES__CAPABILITY.html">PCI_EXPRESS_REG_L1_PM_SUBSTATES_CAPABILITY</a> <a class="code hl_variable" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__L1__PM__SUBSTATES.html#aa6818c05b3d4c7d0098b57b0f1c1022a">Capability</a>;</div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno"><a class="line" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__L1__PM__SUBSTATES.html#aa6814522e6a1386f47659977fb917dc2">   72</a></span>  <a class="code hl_union" href="unionPCI__EXPRESS__REG__L1__PM__SUBSTATES__CONTROL1.html">PCI_EXPRESS_REG_L1_PM_SUBSTATES_CONTROL1</a>   <a class="code hl_variable" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__L1__PM__SUBSTATES.html#aa6814522e6a1386f47659977fb917dc2">Control1</a>;</div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno"><a class="line" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__L1__PM__SUBSTATES.html#a96966d6c487c12ecfa795ce835f764ef">   73</a></span>  <a class="code hl_union" href="unionPCI__EXPRESS__REG__L1__PM__SUBSTATES__CONTROL2.html">PCI_EXPRESS_REG_L1_PM_SUBSTATES_CONTROL2</a>   <a class="code hl_variable" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__L1__PM__SUBSTATES.html#a96966d6c487c12ecfa795ce835f764ef">Control2</a>;</div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span>} <a class="code hl_struct" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__L1__PM__SUBSTATES.html">PCI_EXPRESS_EXTENDED_CAPABILITIES_L1_PM_SUBSTATES</a>;</div>
</div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span> </div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span><span class="preprocessor">#pragma pack()</span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span> </div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span><span class="preprocessor">#endif</span></div>
<div class="ttc" id="aAArch64_2ProcessorBind_8h_html_ae1e6edbbc26d6fbc71a90190d0266018"><div class="ttname"><a href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a></div><div class="ttdeci">unsigned int UINT32</div><div class="ttdef"><b>Definition</b> ProcessorBind.h:102</div></div>
<div class="ttc" id="aAcpi10_8h_html_a2837bb93190d393a459df5cba85a2834"><div class="ttname"><a href="Acpi10_8h.html#a2837bb93190d393a459df5cba85a2834">Bits</a></div><div class="ttdeci">PACKED struct @21::@35 Bits</div></div>
<div class="ttc" id="aPciExpress30_8h_html"><div class="ttname"><a href="PciExpress30_8h.html">PciExpress30.h</a></div></div>
<div class="ttc" id="astructPCI__EXPRESS__EXTENDED__CAPABILITIES__HEADER_html"><div class="ttname"><a href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__HEADER.html">PCI_EXPRESS_EXTENDED_CAPABILITIES_HEADER</a></div><div class="ttdef"><b>Definition</b> PciExpress21.h:422</div></div>
<div class="ttc" id="astructPCI__EXPRESS__EXTENDED__CAPABILITIES__L1__PM__SUBSTATES_html"><div class="ttname"><a href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__L1__PM__SUBSTATES.html">PCI_EXPRESS_EXTENDED_CAPABILITIES_L1_PM_SUBSTATES</a></div><div class="ttdef"><b>Definition</b> PciExpress31.h:69</div></div>
<div class="ttc" id="astructPCI__EXPRESS__EXTENDED__CAPABILITIES__L1__PM__SUBSTATES_html_a96966d6c487c12ecfa795ce835f764ef"><div class="ttname"><a href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__L1__PM__SUBSTATES.html#a96966d6c487c12ecfa795ce835f764ef">PCI_EXPRESS_EXTENDED_CAPABILITIES_L1_PM_SUBSTATES::Control2</a></div><div class="ttdeci">PCI_EXPRESS_REG_L1_PM_SUBSTATES_CONTROL2 Control2</div><div class="ttdef"><b>Definition</b> PciExpress31.h:73</div></div>
<div class="ttc" id="astructPCI__EXPRESS__EXTENDED__CAPABILITIES__L1__PM__SUBSTATES_html_aa6814522e6a1386f47659977fb917dc2"><div class="ttname"><a href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__L1__PM__SUBSTATES.html#aa6814522e6a1386f47659977fb917dc2">PCI_EXPRESS_EXTENDED_CAPABILITIES_L1_PM_SUBSTATES::Control1</a></div><div class="ttdeci">PCI_EXPRESS_REG_L1_PM_SUBSTATES_CONTROL1 Control1</div><div class="ttdef"><b>Definition</b> PciExpress31.h:72</div></div>
<div class="ttc" id="astructPCI__EXPRESS__EXTENDED__CAPABILITIES__L1__PM__SUBSTATES_html_aa6818c05b3d4c7d0098b57b0f1c1022a"><div class="ttname"><a href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__L1__PM__SUBSTATES.html#aa6818c05b3d4c7d0098b57b0f1c1022a">PCI_EXPRESS_EXTENDED_CAPABILITIES_L1_PM_SUBSTATES::Capability</a></div><div class="ttdeci">PCI_EXPRESS_REG_L1_PM_SUBSTATES_CAPABILITY Capability</div><div class="ttdef"><b>Definition</b> PciExpress31.h:71</div></div>
<div class="ttc" id="astructPCI__EXPRESS__EXTENDED__CAPABILITIES__L1__PM__SUBSTATES_html_afee3115f71754661b89362f9144ee8ea"><div class="ttname"><a href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__L1__PM__SUBSTATES.html#afee3115f71754661b89362f9144ee8ea">PCI_EXPRESS_EXTENDED_CAPABILITIES_L1_PM_SUBSTATES::Header</a></div><div class="ttdeci">PCI_EXPRESS_EXTENDED_CAPABILITIES_HEADER Header</div><div class="ttdef"><b>Definition</b> PciExpress31.h:70</div></div>
<div class="ttc" id="aunionPCI__EXPRESS__REG__L1__PM__SUBSTATES__CAPABILITY_html"><div class="ttname"><a href="unionPCI__EXPRESS__REG__L1__PM__SUBSTATES__CAPABILITY.html">PCI_EXPRESS_REG_L1_PM_SUBSTATES_CAPABILITY</a></div><div class="ttdef"><b>Definition</b> PciExpress31.h:27</div></div>
<div class="ttc" id="aunionPCI__EXPRESS__REG__L1__PM__SUBSTATES__CAPABILITY_html_a14b336a4aa39dbb556e75dfae59f4b0a"><div class="ttname"><a href="unionPCI__EXPRESS__REG__L1__PM__SUBSTATES__CAPABILITY.html#a14b336a4aa39dbb556e75dfae59f4b0a">PCI_EXPRESS_REG_L1_PM_SUBSTATES_CAPABILITY::Reserved</a></div><div class="ttdeci">UINT32 Reserved</div><div class="ttdef"><b>Definition</b> PciExpress31.h:34</div></div>
<div class="ttc" id="aunionPCI__EXPRESS__REG__L1__PM__SUBSTATES__CAPABILITY_html_a2f1c3267b15370921624ea95a7e477e6"><div class="ttname"><a href="unionPCI__EXPRESS__REG__L1__PM__SUBSTATES__CAPABILITY.html#a2f1c3267b15370921624ea95a7e477e6">PCI_EXPRESS_REG_L1_PM_SUBSTATES_CAPABILITY::PciPmL12</a></div><div class="ttdeci">UINT32 PciPmL12</div><div class="ttdef"><b>Definition</b> PciExpress31.h:29</div></div>
<div class="ttc" id="aunionPCI__EXPRESS__REG__L1__PM__SUBSTATES__CAPABILITY_html_a372e419c00959be138ea4ae77be33319"><div class="ttname"><a href="unionPCI__EXPRESS__REG__L1__PM__SUBSTATES__CAPABILITY.html#a372e419c00959be138ea4ae77be33319">PCI_EXPRESS_REG_L1_PM_SUBSTATES_CAPABILITY::AspmL12</a></div><div class="ttdeci">UINT32 AspmL12</div><div class="ttdef"><b>Definition</b> PciExpress31.h:31</div></div>
<div class="ttc" id="aunionPCI__EXPRESS__REG__L1__PM__SUBSTATES__CAPABILITY_html_a49d053c8c518587ec8057326db20fa34"><div class="ttname"><a href="unionPCI__EXPRESS__REG__L1__PM__SUBSTATES__CAPABILITY.html#a49d053c8c518587ec8057326db20fa34">PCI_EXPRESS_REG_L1_PM_SUBSTATES_CAPABILITY::TPowerOnValue</a></div><div class="ttdeci">UINT32 TPowerOnValue</div><div class="ttdef"><b>Definition</b> PciExpress31.h:38</div></div>
<div class="ttc" id="aunionPCI__EXPRESS__REG__L1__PM__SUBSTATES__CAPABILITY_html_a552609ecb6b02b3ecaab1d30a2eed0c0"><div class="ttname"><a href="unionPCI__EXPRESS__REG__L1__PM__SUBSTATES__CAPABILITY.html#a552609ecb6b02b3ecaab1d30a2eed0c0">PCI_EXPRESS_REG_L1_PM_SUBSTATES_CAPABILITY::Reserved2</a></div><div class="ttdeci">UINT32 Reserved2</div><div class="ttdef"><b>Definition</b> PciExpress31.h:37</div></div>
<div class="ttc" id="aunionPCI__EXPRESS__REG__L1__PM__SUBSTATES__CAPABILITY_html_a5b11fbb50fd47f726e37b884cb30ee82"><div class="ttname"><a href="unionPCI__EXPRESS__REG__L1__PM__SUBSTATES__CAPABILITY.html#a5b11fbb50fd47f726e37b884cb30ee82">PCI_EXPRESS_REG_L1_PM_SUBSTATES_CAPABILITY::PciPmL11</a></div><div class="ttdeci">UINT32 PciPmL11</div><div class="ttdef"><b>Definition</b> PciExpress31.h:30</div></div>
<div class="ttc" id="aunionPCI__EXPRESS__REG__L1__PM__SUBSTATES__CAPABILITY_html_a6cbe9f17c154bd3ce0fddba1a4284c25"><div class="ttname"><a href="unionPCI__EXPRESS__REG__L1__PM__SUBSTATES__CAPABILITY.html#a6cbe9f17c154bd3ce0fddba1a4284c25">PCI_EXPRESS_REG_L1_PM_SUBSTATES_CAPABILITY::Uint32</a></div><div class="ttdeci">UINT32 Uint32</div><div class="ttdef"><b>Definition</b> PciExpress31.h:41</div></div>
<div class="ttc" id="aunionPCI__EXPRESS__REG__L1__PM__SUBSTATES__CAPABILITY_html_a7f9de909c84fa8b42d24060d1adbb2da"><div class="ttname"><a href="unionPCI__EXPRESS__REG__L1__PM__SUBSTATES__CAPABILITY.html#a7f9de909c84fa8b42d24060d1adbb2da">PCI_EXPRESS_REG_L1_PM_SUBSTATES_CAPABILITY::AspmL11</a></div><div class="ttdeci">UINT32 AspmL11</div><div class="ttdef"><b>Definition</b> PciExpress31.h:32</div></div>
<div class="ttc" id="aunionPCI__EXPRESS__REG__L1__PM__SUBSTATES__CAPABILITY_html_aa4d7ce75e9402a18425e52370e849f9e"><div class="ttname"><a href="unionPCI__EXPRESS__REG__L1__PM__SUBSTATES__CAPABILITY.html#aa4d7ce75e9402a18425e52370e849f9e">PCI_EXPRESS_REG_L1_PM_SUBSTATES_CAPABILITY::Reserved3</a></div><div class="ttdeci">UINT32 Reserved3</div><div class="ttdef"><b>Definition</b> PciExpress31.h:39</div></div>
<div class="ttc" id="aunionPCI__EXPRESS__REG__L1__PM__SUBSTATES__CAPABILITY_html_acbc57c8204261822e5c3f606bc60c726"><div class="ttname"><a href="unionPCI__EXPRESS__REG__L1__PM__SUBSTATES__CAPABILITY.html#acbc57c8204261822e5c3f606bc60c726">PCI_EXPRESS_REG_L1_PM_SUBSTATES_CAPABILITY::CommonModeRestoreTime</a></div><div class="ttdeci">UINT32 CommonModeRestoreTime</div><div class="ttdef"><b>Definition</b> PciExpress31.h:35</div></div>
<div class="ttc" id="aunionPCI__EXPRESS__REG__L1__PM__SUBSTATES__CAPABILITY_html_af2c993fcbe7e0f81435f9dd4a422a3eb"><div class="ttname"><a href="unionPCI__EXPRESS__REG__L1__PM__SUBSTATES__CAPABILITY.html#af2c993fcbe7e0f81435f9dd4a422a3eb">PCI_EXPRESS_REG_L1_PM_SUBSTATES_CAPABILITY::TPowerOnScale</a></div><div class="ttdeci">UINT32 TPowerOnScale</div><div class="ttdef"><b>Definition</b> PciExpress31.h:36</div></div>
<div class="ttc" id="aunionPCI__EXPRESS__REG__L1__PM__SUBSTATES__CAPABILITY_html_afe540b3e7cbf7c8978a1166b7204fdd3"><div class="ttname"><a href="unionPCI__EXPRESS__REG__L1__PM__SUBSTATES__CAPABILITY.html#afe540b3e7cbf7c8978a1166b7204fdd3">PCI_EXPRESS_REG_L1_PM_SUBSTATES_CAPABILITY::L1PmSubstates</a></div><div class="ttdeci">UINT32 L1PmSubstates</div><div class="ttdef"><b>Definition</b> PciExpress31.h:33</div></div>
<div class="ttc" id="aunionPCI__EXPRESS__REG__L1__PM__SUBSTATES__CONTROL1_html"><div class="ttname"><a href="unionPCI__EXPRESS__REG__L1__PM__SUBSTATES__CONTROL1.html">PCI_EXPRESS_REG_L1_PM_SUBSTATES_CONTROL1</a></div><div class="ttdef"><b>Definition</b> PciExpress31.h:44</div></div>
<div class="ttc" id="aunionPCI__EXPRESS__REG__L1__PM__SUBSTATES__CONTROL1_html_a2ff37537b8454ee2921028866c9afc56"><div class="ttname"><a href="unionPCI__EXPRESS__REG__L1__PM__SUBSTATES__CONTROL1.html#a2ff37537b8454ee2921028866c9afc56">PCI_EXPRESS_REG_L1_PM_SUBSTATES_CONTROL1::AspmL11</a></div><div class="ttdeci">UINT32 AspmL11</div><div class="ttdef"><b>Definition</b> PciExpress31.h:49</div></div>
<div class="ttc" id="aunionPCI__EXPRESS__REG__L1__PM__SUBSTATES__CONTROL1_html_a3755df8498bcb7d1f6e9e016326ad814"><div class="ttname"><a href="unionPCI__EXPRESS__REG__L1__PM__SUBSTATES__CONTROL1.html#a3755df8498bcb7d1f6e9e016326ad814">PCI_EXPRESS_REG_L1_PM_SUBSTATES_CONTROL1::LtrL12ThresholdValue</a></div><div class="ttdeci">UINT32 LtrL12ThresholdValue</div><div class="ttdef"><b>Definition</b> PciExpress31.h:52</div></div>
<div class="ttc" id="aunionPCI__EXPRESS__REG__L1__PM__SUBSTATES__CONTROL1_html_a3794c9e9b09cc275f836f3f52f7456ff"><div class="ttname"><a href="unionPCI__EXPRESS__REG__L1__PM__SUBSTATES__CONTROL1.html#a3794c9e9b09cc275f836f3f52f7456ff">PCI_EXPRESS_REG_L1_PM_SUBSTATES_CONTROL1::Reserved2</a></div><div class="ttdeci">UINT32 Reserved2</div><div class="ttdef"><b>Definition</b> PciExpress31.h:53</div></div>
<div class="ttc" id="aunionPCI__EXPRESS__REG__L1__PM__SUBSTATES__CONTROL1_html_a38f86b6f5fde578eb88af735c5e9a287"><div class="ttname"><a href="unionPCI__EXPRESS__REG__L1__PM__SUBSTATES__CONTROL1.html#a38f86b6f5fde578eb88af735c5e9a287">PCI_EXPRESS_REG_L1_PM_SUBSTATES_CONTROL1::LtrL12ThresholdScale</a></div><div class="ttdeci">UINT32 LtrL12ThresholdScale</div><div class="ttdef"><b>Definition</b> PciExpress31.h:54</div></div>
<div class="ttc" id="aunionPCI__EXPRESS__REG__L1__PM__SUBSTATES__CONTROL1_html_a3f78e98220a2f84f56c806bf9255e296"><div class="ttname"><a href="unionPCI__EXPRESS__REG__L1__PM__SUBSTATES__CONTROL1.html#a3f78e98220a2f84f56c806bf9255e296">PCI_EXPRESS_REG_L1_PM_SUBSTATES_CONTROL1::AspmL12</a></div><div class="ttdeci">UINT32 AspmL12</div><div class="ttdef"><b>Definition</b> PciExpress31.h:48</div></div>
<div class="ttc" id="aunionPCI__EXPRESS__REG__L1__PM__SUBSTATES__CONTROL1_html_a56a284d726230752f7dadc3ab8aedf73"><div class="ttname"><a href="unionPCI__EXPRESS__REG__L1__PM__SUBSTATES__CONTROL1.html#a56a284d726230752f7dadc3ab8aedf73">PCI_EXPRESS_REG_L1_PM_SUBSTATES_CONTROL1::CommonModeRestoreTime</a></div><div class="ttdeci">UINT32 CommonModeRestoreTime</div><div class="ttdef"><b>Definition</b> PciExpress31.h:51</div></div>
<div class="ttc" id="aunionPCI__EXPRESS__REG__L1__PM__SUBSTATES__CONTROL1_html_a9ad38f787b144c0f781441c19cc57aee"><div class="ttname"><a href="unionPCI__EXPRESS__REG__L1__PM__SUBSTATES__CONTROL1.html#a9ad38f787b144c0f781441c19cc57aee">PCI_EXPRESS_REG_L1_PM_SUBSTATES_CONTROL1::Reserved</a></div><div class="ttdeci">UINT32 Reserved</div><div class="ttdef"><b>Definition</b> PciExpress31.h:50</div></div>
<div class="ttc" id="aunionPCI__EXPRESS__REG__L1__PM__SUBSTATES__CONTROL1_html_ab8e83ad80a18c8d6af7ae8075221c489"><div class="ttname"><a href="unionPCI__EXPRESS__REG__L1__PM__SUBSTATES__CONTROL1.html#ab8e83ad80a18c8d6af7ae8075221c489">PCI_EXPRESS_REG_L1_PM_SUBSTATES_CONTROL1::PciPmL12</a></div><div class="ttdeci">UINT32 PciPmL12</div><div class="ttdef"><b>Definition</b> PciExpress31.h:46</div></div>
<div class="ttc" id="aunionPCI__EXPRESS__REG__L1__PM__SUBSTATES__CONTROL1_html_ace3f859a32f68f5a574a931c5feae5cd"><div class="ttname"><a href="unionPCI__EXPRESS__REG__L1__PM__SUBSTATES__CONTROL1.html#ace3f859a32f68f5a574a931c5feae5cd">PCI_EXPRESS_REG_L1_PM_SUBSTATES_CONTROL1::Uint32</a></div><div class="ttdeci">UINT32 Uint32</div><div class="ttdef"><b>Definition</b> PciExpress31.h:56</div></div>
<div class="ttc" id="aunionPCI__EXPRESS__REG__L1__PM__SUBSTATES__CONTROL1_html_af17e2ad312d1e5548cbccad7a3a5fabf"><div class="ttname"><a href="unionPCI__EXPRESS__REG__L1__PM__SUBSTATES__CONTROL1.html#af17e2ad312d1e5548cbccad7a3a5fabf">PCI_EXPRESS_REG_L1_PM_SUBSTATES_CONTROL1::PciPmL11</a></div><div class="ttdeci">UINT32 PciPmL11</div><div class="ttdef"><b>Definition</b> PciExpress31.h:47</div></div>
<div class="ttc" id="aunionPCI__EXPRESS__REG__L1__PM__SUBSTATES__CONTROL2_html"><div class="ttname"><a href="unionPCI__EXPRESS__REG__L1__PM__SUBSTATES__CONTROL2.html">PCI_EXPRESS_REG_L1_PM_SUBSTATES_CONTROL2</a></div><div class="ttdef"><b>Definition</b> PciExpress31.h:59</div></div>
<div class="ttc" id="aunionPCI__EXPRESS__REG__L1__PM__SUBSTATES__CONTROL2_html_a092bf64e173916a9dd70d25a3071fa2e"><div class="ttname"><a href="unionPCI__EXPRESS__REG__L1__PM__SUBSTATES__CONTROL2.html#a092bf64e173916a9dd70d25a3071fa2e">PCI_EXPRESS_REG_L1_PM_SUBSTATES_CONTROL2::Reserved2</a></div><div class="ttdeci">UINT32 Reserved2</div><div class="ttdef"><b>Definition</b> PciExpress31.h:64</div></div>
<div class="ttc" id="aunionPCI__EXPRESS__REG__L1__PM__SUBSTATES__CONTROL2_html_a1ae9870d3ee6baf3f552d1772400d017"><div class="ttname"><a href="unionPCI__EXPRESS__REG__L1__PM__SUBSTATES__CONTROL2.html#a1ae9870d3ee6baf3f552d1772400d017">PCI_EXPRESS_REG_L1_PM_SUBSTATES_CONTROL2::Uint32</a></div><div class="ttdeci">UINT32 Uint32</div><div class="ttdef"><b>Definition</b> PciExpress31.h:66</div></div>
<div class="ttc" id="aunionPCI__EXPRESS__REG__L1__PM__SUBSTATES__CONTROL2_html_a42514c9bbc8c9d0c7d067a8755766245"><div class="ttname"><a href="unionPCI__EXPRESS__REG__L1__PM__SUBSTATES__CONTROL2.html#a42514c9bbc8c9d0c7d067a8755766245">PCI_EXPRESS_REG_L1_PM_SUBSTATES_CONTROL2::TPowerOnValue</a></div><div class="ttdeci">UINT32 TPowerOnValue</div><div class="ttdef"><b>Definition</b> PciExpress31.h:63</div></div>
<div class="ttc" id="aunionPCI__EXPRESS__REG__L1__PM__SUBSTATES__CONTROL2_html_a65530c40f07fdada812b81554abbac0b"><div class="ttname"><a href="unionPCI__EXPRESS__REG__L1__PM__SUBSTATES__CONTROL2.html#a65530c40f07fdada812b81554abbac0b">PCI_EXPRESS_REG_L1_PM_SUBSTATES_CONTROL2::Reserved</a></div><div class="ttdeci">UINT32 Reserved</div><div class="ttdef"><b>Definition</b> PciExpress31.h:62</div></div>
<div class="ttc" id="aunionPCI__EXPRESS__REG__L1__PM__SUBSTATES__CONTROL2_html_ab591c4ac87296573d76682ea2c9c1c4b"><div class="ttname"><a href="unionPCI__EXPRESS__REG__L1__PM__SUBSTATES__CONTROL2.html#ab591c4ac87296573d76682ea2c9c1c4b">PCI_EXPRESS_REG_L1_PM_SUBSTATES_CONTROL2::TPowerOnScale</a></div><div class="ttdeci">UINT32 TPowerOnScale</div><div class="ttdef"><b>Definition</b> PciExpress31.h:61</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.8
</small></address>
</body>
</html>
