--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tsu
Slack          : N/A
Required Time  : None
Actual Time    : 4.717 ns
From           : CLR
To             : inst14~_emulated
From Clock     : --
To Clock       : PR6
Failed Paths   : 0

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 27.381 ns
From           : inst14~_emulated
To             : q7
From Clock     : CLK
To Clock       : --
Failed Paths   : 0

Type           : Worst-case tpd
Slack          : N/A
Required Time  : None
Actual Time    : 12.571 ns
From           : CLR
To             : q7
From Clock     : --
To Clock       : --
Failed Paths   : 0

Type           : Worst-case th
Slack          : N/A
Required Time  : None
Actual Time    : 18.524 ns
From           : PR7
To             : inst14~_emulated
From Clock     : --
To Clock       : CLK
Failed Paths   : 0

Type           : Clock Setup: 'CLR'
Slack          : N/A
Required Time  : None
Actual Time    : 53.39 MHz ( period = 18.731 ns )
From           : inst14~_emulated
To             : inst14~_emulated
From Clock     : CLR
To Clock       : CLR
Failed Paths   : 0

Type           : Clock Setup: 'PR3'
Slack          : N/A
Required Time  : None
Actual Time    : 274.05 MHz ( period = 3.649 ns )
From           : inst11~_emulated
To             : inst11~_emulated
From Clock     : PR3
To Clock       : PR3
Failed Paths   : 0

Type           : Clock Setup: 'PR2'
Slack          : N/A
Required Time  : None
Actual Time    : 274.05 MHz ( period = 3.649 ns )
From           : inst11~_emulated
To             : inst11~_emulated
From Clock     : PR2
To Clock       : PR2
Failed Paths   : 0

Type           : Clock Setup: 'PR1'
Slack          : N/A
Required Time  : None
Actual Time    : 274.05 MHz ( period = 3.649 ns )
From           : inst11~_emulated
To             : inst11~_emulated
From Clock     : PR1
To Clock       : PR1
Failed Paths   : 0

Type           : Clock Setup: 'PR0'
Slack          : N/A
Required Time  : None
Actual Time    : 274.05 MHz ( period = 3.649 ns )
From           : inst11~_emulated
To             : inst11~_emulated
From Clock     : PR0
To Clock       : PR0
Failed Paths   : 0

Type           : Clock Setup: 'CLK'
Slack          : N/A
Required Time  : None
Actual Time    : 274.05 MHz ( period = 3.649 ns )
From           : inst11~_emulated
To             : inst11~_emulated
From Clock     : CLK
To Clock       : CLK
Failed Paths   : 0

Type           : Clock Setup: 'PR6'
Slack          : N/A
Required Time  : None
Actual Time    : Restricted to 380.08 MHz ( period = 2.631 ns )
From           : inst14~_emulated
To             : inst14~_emulated
From Clock     : PR6
To Clock       : PR6
Failed Paths   : 0

Type           : Clock Setup: 'PR5'
Slack          : N/A
Required Time  : None
Actual Time    : Restricted to 380.08 MHz ( period = 2.631 ns )
From           : inst13~_emulated
To             : inst13~_emulated
From Clock     : PR5
To Clock       : PR5
Failed Paths   : 0

Type           : Clock Setup: 'PR4'
Slack          : N/A
Required Time  : None
Actual Time    : Restricted to 380.08 MHz ( period = 2.631 ns )
From           : inst12~_emulated
To             : inst12~_emulated
From Clock     : PR4
To Clock       : PR4
Failed Paths   : 0

Type           : Clock Hold: 'CLR'
Slack          : Not operational: Clock Skew > Data Delay
Required Time  : None
Actual Time    : N/A
From           : inst14~_emulated
To             : inst14~_emulated
From Clock     : CLR
To Clock       : CLR
Failed Paths   : 5

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 5

--------------------------------------------------------------------------------------

