 # VHDL Package to SystemVerilog Package translator 

## Breif Description
 This is part of FPUVM library. Written in VHPI (VHDL Procedural Interface) - this walks through all user VHDL pakcages and creates equivalent SystemVerilog packages. As of now only parameters are translated.

## How to run?

 1. cd exec_dir
 2. source ../scripts/clean.sh
 3. vsim -c -do ../scripts/runme.do


