// Seed: 2630495754
module module_0 (
    input tri0 id_0
    , id_4, id_5,
    input wand id_1,
    input wand id_2
);
  if (id_4) begin
    wire id_6 = 1;
    wire id_7;
  end
  integer id_8;
endmodule
module module_1 (
    output tri id_0,
    input tri0 id_1,
    output wor id_2,
    output tri1 id_3,
    input tri1 id_4,
    input wire id_5,
    output wor id_6,
    output wor id_7,
    input tri id_8,
    output tri id_9,
    input uwire id_10,
    output tri1 id_11,
    output wor id_12,
    input tri id_13,
    input tri1 id_14,
    input uwire id_15,
    input wor id_16,
    input supply1 id_17,
    input supply0 id_18,
    output wand id_19,
    output wor id_20,
    input tri1 id_21,
    input tri1 id_22,
    input wand id_23,
    input tri0 id_24
);
  tri0 id_26 = id_8 - 1;
  module_0(
      id_5, id_10, id_5
  );
endmodule
