{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1620680029925 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1620680029927 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 10 15:53:49 2021 " "Processing started: Mon May 10 15:53:49 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1620680029927 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620680029927 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SOC_demo -c DE1_SOC_demo " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SOC_demo -c DE1_SOC_demo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620680029927 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1620680043361 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1620680043362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system1/synthesis/soc_system1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system1/synthesis/soc_system1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 soc_system1-rtl " "Found design unit 1: soc_system1-rtl" {  } { { "soc_system1/synthesis/soc_system1.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/soc_system1.vhd" 93 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680078958 ""} { "Info" "ISGN_ENTITY_NAME" "1 soc_system1 " "Found entity 1: soc_system1" {  } { { "soc_system1/synthesis/soc_system1.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/soc_system1.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680078958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620680078958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system1/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system1/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "soc_system1/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680079034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620680079034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system1/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system1/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "soc_system1/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680079046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620680079046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system1/synthesis/submodules/soc_system1_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system1/synthesis/submodules/soc_system1_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system1_mm_interconnect_0 " "Found entity 1: soc_system1_mm_interconnect_0" {  } { { "soc_system1/synthesis/submodules/soc_system1_mm_interconnect_0.v" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680079076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620680079076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system1/synthesis/submodules/soc_system1_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system1/synthesis/submodules/soc_system1_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system1_mm_interconnect_0_avalon_st_adapter " "Found entity 1: soc_system1_mm_interconnect_0_avalon_st_adapter" {  } { { "soc_system1/synthesis/submodules/soc_system1_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680079086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620680079086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system1/synthesis/submodules/soc_system1_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system1/synthesis/submodules/soc_system1_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system1_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: soc_system1_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "soc_system1/synthesis/submodules/soc_system1_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680079098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620680079098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system1/synthesis/submodules/soc_system1_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system1/synthesis/submodules/soc_system1_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system1_mm_interconnect_0_rsp_mux " "Found entity 1: soc_system1_mm_interconnect_0_rsp_mux" {  } { { "soc_system1/synthesis/submodules/soc_system1_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680079106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620680079106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system1/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system1/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "soc_system1/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680079120 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "soc_system1/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680079120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620680079120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system1/synthesis/submodules/soc_system1_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system1/synthesis/submodules/soc_system1_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system1_mm_interconnect_0_rsp_demux " "Found entity 1: soc_system1_mm_interconnect_0_rsp_demux" {  } { { "soc_system1/synthesis/submodules/soc_system1_mm_interconnect_0_rsp_demux.sv" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680079131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620680079131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system1/synthesis/submodules/soc_system1_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system1/synthesis/submodules/soc_system1_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system1_mm_interconnect_0_cmd_mux " "Found entity 1: soc_system1_mm_interconnect_0_cmd_mux" {  } { { "soc_system1/synthesis/submodules/soc_system1_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680079146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620680079146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system1/synthesis/submodules/soc_system1_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system1/synthesis/submodules/soc_system1_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system1_mm_interconnect_0_cmd_demux " "Found entity 1: soc_system1_mm_interconnect_0_cmd_demux" {  } { { "soc_system1/synthesis/submodules/soc_system1_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680079156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620680079156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system1/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system1/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "soc_system1/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680079168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620680079168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system1/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system1/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "soc_system1/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680079178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620680079178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system1/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file soc_system1/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "soc_system1/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680079216 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "soc_system1/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680079216 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "soc_system1/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680079216 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "soc_system1/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680079216 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "soc_system1/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680079216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620680079216 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "soc_system1/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1620680079277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system1/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system1/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "soc_system1/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680079283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620680079283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system1/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system1/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "soc_system1/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680079297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620680079297 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "soc_system1/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1620680079309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system1/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system1/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "soc_system1/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680079312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620680079312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system1/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system1/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "soc_system1/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680079322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620680079322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system1/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system1/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "soc_system1/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680079334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620680079334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system1/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system1/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "soc_system1/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680079344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620680079344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system1/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system1/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "soc_system1/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680079353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620680079353 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system1_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at soc_system1_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system1/synthesis/submodules/soc_system1_mm_interconnect_0_router_002.sv" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1620680079361 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system1_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at soc_system1_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system1/synthesis/submodules/soc_system1_mm_interconnect_0_router_002.sv" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1620680079362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system1/synthesis/submodules/soc_system1_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system1/synthesis/submodules/soc_system1_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system1_mm_interconnect_0_router_002_default_decode " "Found entity 1: soc_system1_mm_interconnect_0_router_002_default_decode" {  } { { "soc_system1/synthesis/submodules/soc_system1_mm_interconnect_0_router_002.sv" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680079368 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system1_mm_interconnect_0_router_002 " "Found entity 2: soc_system1_mm_interconnect_0_router_002" {  } { { "soc_system1/synthesis/submodules/soc_system1_mm_interconnect_0_router_002.sv" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680079368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620680079368 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system1_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at soc_system1_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system1/synthesis/submodules/soc_system1_mm_interconnect_0_router.sv" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1620680079376 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system1_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at soc_system1_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system1/synthesis/submodules/soc_system1_mm_interconnect_0_router.sv" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1620680079378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system1/synthesis/submodules/soc_system1_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system1/synthesis/submodules/soc_system1_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system1_mm_interconnect_0_router_default_decode " "Found entity 1: soc_system1_mm_interconnect_0_router_default_decode" {  } { { "soc_system1/synthesis/submodules/soc_system1_mm_interconnect_0_router.sv" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680079383 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system1_mm_interconnect_0_router " "Found entity 2: soc_system1_mm_interconnect_0_router" {  } { { "soc_system1/synthesis/submodules/soc_system1_mm_interconnect_0_router.sv" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680079383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620680079383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system1/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system1/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "soc_system1/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680079407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620680079407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system1/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system1/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "soc_system1/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680079429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620680079429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system1/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system1/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "soc_system1/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680079446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620680079446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system1/synthesis/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system1/synthesis/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "soc_system1/synthesis/submodules/altera_merlin_axi_master_ni.sv" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680079471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620680079471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system1/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system1/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "soc_system1/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680079488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620680079488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system1/synthesis/submodules/slam_avalon.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system1/synthesis/submodules/slam_avalon.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 slam_avalon-avalonMMslave " "Found design unit 1: slam_avalon-avalonMMslave" {  } { { "soc_system1/synthesis/submodules/slam_avalon.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam_avalon.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680079505 ""} { "Info" "ISGN_ENTITY_NAME" "1 slam_avalon " "Found entity 1: slam_avalon" {  } { { "soc_system1/synthesis/submodules/slam_avalon.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam_avalon.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680079505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620680079505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system1/synthesis/submodules/abs_diff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system1/synthesis/submodules/abs_diff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 abs_diff-functional " "Found design unit 1: abs_diff-functional" {  } { { "soc_system1/synthesis/submodules/abs_diff.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/abs_diff.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680079513 ""} { "Info" "ISGN_ENTITY_NAME" "1 abs_diff " "Found entity 1: abs_diff" {  } { { "soc_system1/synthesis/submodules/abs_diff.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/abs_diff.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680079513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620680079513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system1/synthesis/submodules/alt_add_sub.vhd 44 22 " "Found 44 design units, including 22 entities, in source file soc_system1/synthesis/submodules/alt_add_sub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_add_sub_altbarrel_shift_ltd-RTL " "Found design unit 1: alt_add_sub_altbarrel_shift_ltd-RTL" {  } { { "soc_system1/synthesis/submodules/alt_add_sub.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_add_sub.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680081118 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 alt_add_sub_altbarrel_shift_aeb-RTL " "Found design unit 2: alt_add_sub_altbarrel_shift_aeb-RTL" {  } { { "soc_system1/synthesis/submodules/alt_add_sub.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_add_sub.vhd" 314 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680081118 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 alt_add_sub_altpriority_encoder_3v7-RTL " "Found design unit 3: alt_add_sub_altpriority_encoder_3v7-RTL" {  } { { "soc_system1/synthesis/submodules/alt_add_sub.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_add_sub.vhd" 556 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680081118 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 alt_add_sub_altpriority_encoder_3e8-RTL " "Found design unit 4: alt_add_sub_altpriority_encoder_3e8-RTL" {  } { { "soc_system1/synthesis/submodules/alt_add_sub.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_add_sub.vhd" 581 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680081118 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 alt_add_sub_altpriority_encoder_6v7-RTL " "Found design unit 5: alt_add_sub_altpriority_encoder_6v7-RTL" {  } { { "soc_system1/synthesis/submodules/alt_add_sub.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_add_sub.vhd" 602 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680081118 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 alt_add_sub_altpriority_encoder_6e8-RTL " "Found design unit 6: alt_add_sub_altpriority_encoder_6e8-RTL" {  } { { "soc_system1/synthesis/submodules/alt_add_sub.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_add_sub.vhd" 664 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680081118 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 alt_add_sub_altpriority_encoder_bv7-RTL " "Found design unit 7: alt_add_sub_altpriority_encoder_bv7-RTL" {  } { { "soc_system1/synthesis/submodules/alt_add_sub.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_add_sub.vhd" 717 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680081118 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 alt_add_sub_altpriority_encoder_be8-RTL " "Found design unit 8: alt_add_sub_altpriority_encoder_be8-RTL" {  } { { "soc_system1/synthesis/submodules/alt_add_sub.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_add_sub.vhd" 785 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680081118 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 alt_add_sub_altpriority_encoder_r08-RTL " "Found design unit 9: alt_add_sub_altpriority_encoder_r08-RTL" {  } { { "soc_system1/synthesis/submodules/alt_add_sub.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_add_sub.vhd" 844 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680081118 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 alt_add_sub_altpriority_encoder_rf8-RTL " "Found design unit 10: alt_add_sub_altpriority_encoder_rf8-RTL" {  } { { "soc_system1/synthesis/submodules/alt_add_sub.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_add_sub.vhd" 912 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680081118 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 alt_add_sub_altpriority_encoder_qb6-RTL " "Found design unit 11: alt_add_sub_altpriority_encoder_qb6-RTL" {  } { { "soc_system1/synthesis/submodules/alt_add_sub.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_add_sub.vhd" 971 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680081118 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 alt_add_sub_altpriority_encoder_nh8-RTL " "Found design unit 12: alt_add_sub_altpriority_encoder_nh8-RTL" {  } { { "soc_system1/synthesis/submodules/alt_add_sub.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_add_sub.vhd" 1055 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680081118 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "13 alt_add_sub_altpriority_encoder_qh8-RTL " "Found design unit 13: alt_add_sub_altpriority_encoder_qh8-RTL" {  } { { "soc_system1/synthesis/submodules/alt_add_sub.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_add_sub.vhd" 1081 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680081118 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "14 alt_add_sub_altpriority_encoder_vh8-RTL " "Found design unit 14: alt_add_sub_altpriority_encoder_vh8-RTL" {  } { { "soc_system1/synthesis/submodules/alt_add_sub.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_add_sub.vhd" 1135 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680081118 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "15 alt_add_sub_altpriority_encoder_fj8-RTL " "Found design unit 15: alt_add_sub_altpriority_encoder_fj8-RTL" {  } { { "soc_system1/synthesis/submodules/alt_add_sub.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_add_sub.vhd" 1195 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680081118 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "16 alt_add_sub_altpriority_encoder_n28-RTL " "Found design unit 16: alt_add_sub_altpriority_encoder_n28-RTL" {  } { { "soc_system1/synthesis/submodules/alt_add_sub.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_add_sub.vhd" 1270 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680081118 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "17 alt_add_sub_altpriority_encoder_q28-RTL " "Found design unit 17: alt_add_sub_altpriority_encoder_q28-RTL" {  } { { "soc_system1/synthesis/submodules/alt_add_sub.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_add_sub.vhd" 1294 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680081118 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "18 alt_add_sub_altpriority_encoder_v28-RTL " "Found design unit 18: alt_add_sub_altpriority_encoder_v28-RTL" {  } { { "soc_system1/synthesis/submodules/alt_add_sub.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_add_sub.vhd" 1351 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680081118 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "19 alt_add_sub_altpriority_encoder_f48-RTL " "Found design unit 19: alt_add_sub_altpriority_encoder_f48-RTL" {  } { { "soc_system1/synthesis/submodules/alt_add_sub.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_add_sub.vhd" 1414 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680081118 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "20 alt_add_sub_altpriority_encoder_e48-RTL " "Found design unit 20: alt_add_sub_altpriority_encoder_e48-RTL" {  } { { "soc_system1/synthesis/submodules/alt_add_sub.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_add_sub.vhd" 1477 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680081118 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "21 alt_add_sub_altfp_add_sub_s4l-RTL " "Found design unit 21: alt_add_sub_altfp_add_sub_s4l-RTL" {  } { { "soc_system1/synthesis/submodules/alt_add_sub.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_add_sub.vhd" 1548 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680081118 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "22 alt_add_sub-RTL " "Found design unit 22: alt_add_sub-RTL" {  } { { "soc_system1/synthesis/submodules/alt_add_sub.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_add_sub.vhd" 4693 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680081118 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_add_sub_altbarrel_shift_ltd " "Found entity 1: alt_add_sub_altbarrel_shift_ltd" {  } { { "soc_system1/synthesis/submodules/alt_add_sub.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_add_sub.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680081118 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_add_sub_altbarrel_shift_aeb " "Found entity 2: alt_add_sub_altbarrel_shift_aeb" {  } { { "soc_system1/synthesis/submodules/alt_add_sub.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_add_sub.vhd" 305 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680081118 ""} { "Info" "ISGN_ENTITY_NAME" "3 alt_add_sub_altpriority_encoder_3v7 " "Found entity 3: alt_add_sub_altpriority_encoder_3v7" {  } { { "soc_system1/synthesis/submodules/alt_add_sub.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_add_sub.vhd" 548 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680081118 ""} { "Info" "ISGN_ENTITY_NAME" "4 alt_add_sub_altpriority_encoder_3e8 " "Found entity 4: alt_add_sub_altpriority_encoder_3e8" {  } { { "soc_system1/synthesis/submodules/alt_add_sub.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_add_sub.vhd" 572 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680081118 ""} { "Info" "ISGN_ENTITY_NAME" "5 alt_add_sub_altpriority_encoder_6v7 " "Found entity 5: alt_add_sub_altpriority_encoder_6v7" {  } { { "soc_system1/synthesis/submodules/alt_add_sub.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_add_sub.vhd" 594 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680081118 ""} { "Info" "ISGN_ENTITY_NAME" "6 alt_add_sub_altpriority_encoder_6e8 " "Found entity 6: alt_add_sub_altpriority_encoder_6e8" {  } { { "soc_system1/synthesis/submodules/alt_add_sub.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_add_sub.vhd" 655 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680081118 ""} { "Info" "ISGN_ENTITY_NAME" "7 alt_add_sub_altpriority_encoder_bv7 " "Found entity 7: alt_add_sub_altpriority_encoder_bv7" {  } { { "soc_system1/synthesis/submodules/alt_add_sub.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_add_sub.vhd" 709 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680081118 ""} { "Info" "ISGN_ENTITY_NAME" "8 alt_add_sub_altpriority_encoder_be8 " "Found entity 8: alt_add_sub_altpriority_encoder_be8" {  } { { "soc_system1/synthesis/submodules/alt_add_sub.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_add_sub.vhd" 776 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680081118 ""} { "Info" "ISGN_ENTITY_NAME" "9 alt_add_sub_altpriority_encoder_r08 " "Found entity 9: alt_add_sub_altpriority_encoder_r08" {  } { { "soc_system1/synthesis/submodules/alt_add_sub.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_add_sub.vhd" 836 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680081118 ""} { "Info" "ISGN_ENTITY_NAME" "10 alt_add_sub_altpriority_encoder_rf8 " "Found entity 10: alt_add_sub_altpriority_encoder_rf8" {  } { { "soc_system1/synthesis/submodules/alt_add_sub.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_add_sub.vhd" 903 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680081118 ""} { "Info" "ISGN_ENTITY_NAME" "11 alt_add_sub_altpriority_encoder_qb6 " "Found entity 11: alt_add_sub_altpriority_encoder_qb6" {  } { { "soc_system1/synthesis/submodules/alt_add_sub.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_add_sub.vhd" 963 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680081118 ""} { "Info" "ISGN_ENTITY_NAME" "12 alt_add_sub_altpriority_encoder_nh8 " "Found entity 12: alt_add_sub_altpriority_encoder_nh8" {  } { { "soc_system1/synthesis/submodules/alt_add_sub.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_add_sub.vhd" 1046 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680081118 ""} { "Info" "ISGN_ENTITY_NAME" "13 alt_add_sub_altpriority_encoder_qh8 " "Found entity 13: alt_add_sub_altpriority_encoder_qh8" {  } { { "soc_system1/synthesis/submodules/alt_add_sub.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_add_sub.vhd" 1072 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680081118 ""} { "Info" "ISGN_ENTITY_NAME" "14 alt_add_sub_altpriority_encoder_vh8 " "Found entity 14: alt_add_sub_altpriority_encoder_vh8" {  } { { "soc_system1/synthesis/submodules/alt_add_sub.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_add_sub.vhd" 1126 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680081118 ""} { "Info" "ISGN_ENTITY_NAME" "15 alt_add_sub_altpriority_encoder_fj8 " "Found entity 15: alt_add_sub_altpriority_encoder_fj8" {  } { { "soc_system1/synthesis/submodules/alt_add_sub.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_add_sub.vhd" 1186 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680081118 ""} { "Info" "ISGN_ENTITY_NAME" "16 alt_add_sub_altpriority_encoder_n28 " "Found entity 16: alt_add_sub_altpriority_encoder_n28" {  } { { "soc_system1/synthesis/submodules/alt_add_sub.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_add_sub.vhd" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680081118 ""} { "Info" "ISGN_ENTITY_NAME" "17 alt_add_sub_altpriority_encoder_q28 " "Found entity 17: alt_add_sub_altpriority_encoder_q28" {  } { { "soc_system1/synthesis/submodules/alt_add_sub.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_add_sub.vhd" 1286 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680081118 ""} { "Info" "ISGN_ENTITY_NAME" "18 alt_add_sub_altpriority_encoder_v28 " "Found entity 18: alt_add_sub_altpriority_encoder_v28" {  } { { "soc_system1/synthesis/submodules/alt_add_sub.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_add_sub.vhd" 1343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680081118 ""} { "Info" "ISGN_ENTITY_NAME" "19 alt_add_sub_altpriority_encoder_f48 " "Found entity 19: alt_add_sub_altpriority_encoder_f48" {  } { { "soc_system1/synthesis/submodules/alt_add_sub.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_add_sub.vhd" 1406 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680081118 ""} { "Info" "ISGN_ENTITY_NAME" "20 alt_add_sub_altpriority_encoder_e48 " "Found entity 20: alt_add_sub_altpriority_encoder_e48" {  } { { "soc_system1/synthesis/submodules/alt_add_sub.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_add_sub.vhd" 1469 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680081118 ""} { "Info" "ISGN_ENTITY_NAME" "21 alt_add_sub_altfp_add_sub_s4l " "Found entity 21: alt_add_sub_altfp_add_sub_s4l" {  } { { "soc_system1/synthesis/submodules/alt_add_sub.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_add_sub.vhd" 1535 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680081118 ""} { "Info" "ISGN_ENTITY_NAME" "22 alt_add_sub " "Found entity 22: alt_add_sub" {  } { { "soc_system1/synthesis/submodules/alt_add_sub.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_add_sub.vhd" 4679 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680081118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620680081118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system1/synthesis/submodules/alt_float2int_convert.vhd 6 3 " "Found 6 design units, including 3 entities, in source file soc_system1/synthesis/submodules/alt_float2int_convert.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_float2int_convert_altbarrel_shift_kof-RTL " "Found design unit 1: alt_float2int_convert_altbarrel_shift_kof-RTL" {  } { { "soc_system1/synthesis/submodules/alt_float2int_convert.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_float2int_convert.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680081835 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 alt_float2int_convert_altfp_convert_1un-RTL " "Found design unit 2: alt_float2int_convert_altfp_convert_1un-RTL" {  } { { "soc_system1/synthesis/submodules/alt_float2int_convert.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_float2int_convert.vhd" 407 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680081835 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 alt_float2int_convert-RTL " "Found design unit 3: alt_float2int_convert-RTL" {  } { { "soc_system1/synthesis/submodules/alt_float2int_convert.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_float2int_convert.vhd" 1761 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680081835 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_float2int_convert_altbarrel_shift_kof " "Found entity 1: alt_float2int_convert_altbarrel_shift_kof" {  } { { "soc_system1/synthesis/submodules/alt_float2int_convert.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_float2int_convert.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680081835 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_float2int_convert_altfp_convert_1un " "Found entity 2: alt_float2int_convert_altfp_convert_1un" {  } { { "soc_system1/synthesis/submodules/alt_float2int_convert.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_float2int_convert.vhd" 396 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680081835 ""} { "Info" "ISGN_ENTITY_NAME" "3 alt_float2int_convert " "Found entity 3: alt_float2int_convert" {  } { { "soc_system1/synthesis/submodules/alt_float2int_convert.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_float2int_convert.vhd" 1749 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680081835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620680081835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system1/synthesis/submodules/alt_float_comp.vhd 4 2 " "Found 4 design units, including 2 entities, in source file soc_system1/synthesis/submodules/alt_float_comp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_float_comp_altfp_compare_snc-RTL " "Found design unit 1: alt_float_comp_altfp_compare_snc-RTL" {  } { { "soc_system1/synthesis/submodules/alt_float_comp.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_float_comp.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680082426 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 alt_float_comp-RTL " "Found design unit 2: alt_float_comp-RTL" {  } { { "soc_system1/synthesis/submodules/alt_float_comp.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_float_comp.vhd" 1065 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680082426 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_float_comp_altfp_compare_snc " "Found entity 1: alt_float_comp_altfp_compare_snc" {  } { { "soc_system1/synthesis/submodules/alt_float_comp.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_float_comp.vhd" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680082426 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_float_comp " "Found entity 2: alt_float_comp" {  } { { "soc_system1/synthesis/submodules/alt_float_comp.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_float_comp.vhd" 1050 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680082426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620680082426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system1/synthesis/submodules/alt_float_div.vhd 6 3 " "Found 6 design units, including 3 entities, in source file soc_system1/synthesis/submodules/alt_float_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_float_div_altfp_div_pst_jcf-RTL " "Found design unit 1: alt_float_div_altfp_div_pst_jcf-RTL" {  } { { "soc_system1/synthesis/submodules/alt_float_div.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_float_div.vhd" 65 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680082993 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 alt_float_div_altfp_div_i3i-RTL " "Found design unit 2: alt_float_div_altfp_div_i3i-RTL" {  } { { "soc_system1/synthesis/submodules/alt_float_div.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_float_div.vhd" 1784 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680082993 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 alt_float_div-RTL " "Found design unit 3: alt_float_div-RTL" {  } { { "soc_system1/synthesis/submodules/alt_float_div.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_float_div.vhd" 1831 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680082993 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_float_div_altfp_div_pst_jcf " "Found entity 1: alt_float_div_altfp_div_pst_jcf" {  } { { "soc_system1/synthesis/submodules/alt_float_div.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_float_div.vhd" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680082993 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_float_div_altfp_div_i3i " "Found entity 2: alt_float_div_altfp_div_i3i" {  } { { "soc_system1/synthesis/submodules/alt_float_div.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_float_div.vhd" 1772 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680082993 ""} { "Info" "ISGN_ENTITY_NAME" "3 alt_float_div " "Found entity 3: alt_float_div" {  } { { "soc_system1/synthesis/submodules/alt_float_div.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_float_div.vhd" 1818 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680082993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620680082993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system1/synthesis/submodules/alt_float_mult.vhd 4 2 " "Found 4 design units, including 2 entities, in source file soc_system1/synthesis/submodules/alt_float_mult.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_float_mult_altfp_mult_tmo-RTL " "Found design unit 1: alt_float_mult_altfp_mult_tmo-RTL" {  } { { "soc_system1/synthesis/submodules/alt_float_mult.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_float_mult.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680083454 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 alt_float_mult-RTL " "Found design unit 2: alt_float_mult-RTL" {  } { { "soc_system1/synthesis/submodules/alt_float_mult.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_float_mult.vhd" 1433 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680083454 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_float_mult_altfp_mult_tmo " "Found entity 1: alt_float_mult_altfp_mult_tmo" {  } { { "soc_system1/synthesis/submodules/alt_float_mult.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_float_mult.vhd" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680083454 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_float_mult " "Found entity 2: alt_float_mult" {  } { { "soc_system1/synthesis/submodules/alt_float_mult.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_float_mult.vhd" 1420 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680083454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620680083454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system1/synthesis/submodules/alt_int2float_convert.vhd 24 12 " "Found 24 design units, including 12 entities, in source file soc_system1/synthesis/submodules/alt_int2float_convert.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_int2float_convert_altbarrel_shift_fof-RTL " "Found design unit 1: alt_int2float_convert_altbarrel_shift_fof-RTL" {  } { { "soc_system1/synthesis/submodules/alt_int2float_convert.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_int2float_convert.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680083911 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 alt_int2float_convert_altpriority_encoder_3e8-RTL " "Found design unit 2: alt_int2float_convert_altpriority_encoder_3e8-RTL" {  } { { "soc_system1/synthesis/submodules/alt_int2float_convert.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_int2float_convert.vhd" 371 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680083911 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 alt_int2float_convert_altpriority_encoder_6e8-RTL " "Found design unit 3: alt_int2float_convert_altpriority_encoder_6e8-RTL" {  } { { "soc_system1/synthesis/submodules/alt_int2float_convert.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_int2float_convert.vhd" 393 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680083911 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 alt_int2float_convert_altpriority_encoder_be8-RTL " "Found design unit 4: alt_int2float_convert_altpriority_encoder_be8-RTL" {  } { { "soc_system1/synthesis/submodules/alt_int2float_convert.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_int2float_convert.vhd" 447 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680083911 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 alt_int2float_convert_altpriority_encoder_rf8-RTL " "Found design unit 5: alt_int2float_convert_altpriority_encoder_rf8-RTL" {  } { { "soc_system1/synthesis/submodules/alt_int2float_convert.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_int2float_convert.vhd" 507 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680083911 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 alt_int2float_convert_altpriority_encoder_3v7-RTL " "Found design unit 6: alt_int2float_convert_altpriority_encoder_3v7-RTL" {  } { { "soc_system1/synthesis/submodules/alt_int2float_convert.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_int2float_convert.vhd" 582 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680083911 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 alt_int2float_convert_altpriority_encoder_6v7-RTL " "Found design unit 7: alt_int2float_convert_altpriority_encoder_6v7-RTL" {  } { { "soc_system1/synthesis/submodules/alt_int2float_convert.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_int2float_convert.vhd" 602 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680083911 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 alt_int2float_convert_altpriority_encoder_bv7-RTL " "Found design unit 8: alt_int2float_convert_altpriority_encoder_bv7-RTL" {  } { { "soc_system1/synthesis/submodules/alt_int2float_convert.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_int2float_convert.vhd" 659 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680083911 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 alt_int2float_convert_altpriority_encoder_r08-RTL " "Found design unit 9: alt_int2float_convert_altpriority_encoder_r08-RTL" {  } { { "soc_system1/synthesis/submodules/alt_int2float_convert.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_int2float_convert.vhd" 722 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680083911 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 alt_int2float_convert_altpriority_encoder_qb6-RTL " "Found design unit 10: alt_int2float_convert_altpriority_encoder_qb6-RTL" {  } { { "soc_system1/synthesis/submodules/alt_int2float_convert.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_int2float_convert.vhd" 785 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680083911 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 alt_int2float_convert_altfp_convert_lsn-RTL " "Found design unit 11: alt_int2float_convert_altfp_convert_lsn-RTL" {  } { { "soc_system1/synthesis/submodules/alt_int2float_convert.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_int2float_convert.vhd" 854 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680083911 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 alt_int2float_convert-RTL " "Found design unit 12: alt_int2float_convert-RTL" {  } { { "soc_system1/synthesis/submodules/alt_int2float_convert.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_int2float_convert.vhd" 1450 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680083911 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_int2float_convert_altbarrel_shift_fof " "Found entity 1: alt_int2float_convert_altbarrel_shift_fof" {  } { { "soc_system1/synthesis/submodules/alt_int2float_convert.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_int2float_convert.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680083911 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_int2float_convert_altpriority_encoder_3e8 " "Found entity 2: alt_int2float_convert_altpriority_encoder_3e8" {  } { { "soc_system1/synthesis/submodules/alt_int2float_convert.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_int2float_convert.vhd" 362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680083911 ""} { "Info" "ISGN_ENTITY_NAME" "3 alt_int2float_convert_altpriority_encoder_6e8 " "Found entity 3: alt_int2float_convert_altpriority_encoder_6e8" {  } { { "soc_system1/synthesis/submodules/alt_int2float_convert.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_int2float_convert.vhd" 384 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680083911 ""} { "Info" "ISGN_ENTITY_NAME" "4 alt_int2float_convert_altpriority_encoder_be8 " "Found entity 4: alt_int2float_convert_altpriority_encoder_be8" {  } { { "soc_system1/synthesis/submodules/alt_int2float_convert.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_int2float_convert.vhd" 438 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680083911 ""} { "Info" "ISGN_ENTITY_NAME" "5 alt_int2float_convert_altpriority_encoder_rf8 " "Found entity 5: alt_int2float_convert_altpriority_encoder_rf8" {  } { { "soc_system1/synthesis/submodules/alt_int2float_convert.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_int2float_convert.vhd" 498 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680083911 ""} { "Info" "ISGN_ENTITY_NAME" "6 alt_int2float_convert_altpriority_encoder_3v7 " "Found entity 6: alt_int2float_convert_altpriority_encoder_3v7" {  } { { "soc_system1/synthesis/submodules/alt_int2float_convert.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_int2float_convert.vhd" 574 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680083911 ""} { "Info" "ISGN_ENTITY_NAME" "7 alt_int2float_convert_altpriority_encoder_6v7 " "Found entity 7: alt_int2float_convert_altpriority_encoder_6v7" {  } { { "soc_system1/synthesis/submodules/alt_int2float_convert.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_int2float_convert.vhd" 594 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680083911 ""} { "Info" "ISGN_ENTITY_NAME" "8 alt_int2float_convert_altpriority_encoder_bv7 " "Found entity 8: alt_int2float_convert_altpriority_encoder_bv7" {  } { { "soc_system1/synthesis/submodules/alt_int2float_convert.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_int2float_convert.vhd" 651 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680083911 ""} { "Info" "ISGN_ENTITY_NAME" "9 alt_int2float_convert_altpriority_encoder_r08 " "Found entity 9: alt_int2float_convert_altpriority_encoder_r08" {  } { { "soc_system1/synthesis/submodules/alt_int2float_convert.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_int2float_convert.vhd" 714 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680083911 ""} { "Info" "ISGN_ENTITY_NAME" "10 alt_int2float_convert_altpriority_encoder_qb6 " "Found entity 10: alt_int2float_convert_altpriority_encoder_qb6" {  } { { "soc_system1/synthesis/submodules/alt_int2float_convert.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_int2float_convert.vhd" 777 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680083911 ""} { "Info" "ISGN_ENTITY_NAME" "11 alt_int2float_convert_altfp_convert_lsn " "Found entity 11: alt_int2float_convert_altfp_convert_lsn" {  } { { "soc_system1/synthesis/submodules/alt_int2float_convert.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_int2float_convert.vhd" 843 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680083911 ""} { "Info" "ISGN_ENTITY_NAME" "12 alt_int2float_convert " "Found entity 12: alt_int2float_convert" {  } { { "soc_system1/synthesis/submodules/alt_int2float_convert.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_int2float_convert.vhd" 1438 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680083911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620680083911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system1/synthesis/submodules/alt_int_divisor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system1/synthesis/submodules/alt_int_divisor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_int_divisor-SYN " "Found design unit 1: alt_int_divisor-SYN" {  } { { "soc_system1/synthesis/submodules/alt_int_divisor.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_int_divisor.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680083929 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_int_divisor " "Found entity 1: alt_int_divisor" {  } { { "soc_system1/synthesis/submodules/alt_int_divisor.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_int_divisor.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680083929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620680083929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system1/synthesis/submodules/coord_transform.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system1/synthesis/submodules/coord_transform.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 coord_transform-structural " "Found design unit 1: coord_transform-structural" {  } { { "soc_system1/synthesis/submodules/coord_transform.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/coord_transform.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680083939 ""} { "Info" "ISGN_ENTITY_NAME" "1 coord_transform " "Found entity 1: coord_transform" {  } { { "soc_system1/synthesis/submodules/coord_transform.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/coord_transform.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680083939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620680083939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system1/synthesis/submodules/float2int.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system1/synthesis/submodules/float2int.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 float2int-fsm " "Found design unit 1: float2int-fsm" {  } { { "soc_system1/synthesis/submodules/float2int.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/float2int.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680083948 ""} { "Info" "ISGN_ENTITY_NAME" "1 float2int " "Found entity 1: float2int" {  } { { "soc_system1/synthesis/submodules/float2int.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/float2int.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680083948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620680083948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system1/synthesis/submodules/float_abs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system1/synthesis/submodules/float_abs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 float_abs-rtl " "Found design unit 1: float_abs-rtl" {  } { { "soc_system1/synthesis/submodules/float_abs.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/float_abs.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680083956 ""} { "Info" "ISGN_ENTITY_NAME" "1 float_abs " "Found entity 1: float_abs" {  } { { "soc_system1/synthesis/submodules/float_abs.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/float_abs.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680083956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620680083956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system1/synthesis/submodules/float_add_sub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system1/synthesis/submodules/float_add_sub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 float_add_sub-fsm " "Found design unit 1: float_add_sub-fsm" {  } { { "soc_system1/synthesis/submodules/float_add_sub.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/float_add_sub.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680083966 ""} { "Info" "ISGN_ENTITY_NAME" "1 float_add_sub " "Found entity 1: float_add_sub" {  } { { "soc_system1/synthesis/submodules/float_add_sub.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/float_add_sub.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680083966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620680083966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system1/synthesis/submodules/float_comparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system1/synthesis/submodules/float_comparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 float_comparator-fsm " "Found design unit 1: float_comparator-fsm" {  } { { "soc_system1/synthesis/submodules/float_comparator.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/float_comparator.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680083977 ""} { "Info" "ISGN_ENTITY_NAME" "1 float_comparator " "Found entity 1: float_comparator" {  } { { "soc_system1/synthesis/submodules/float_comparator.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/float_comparator.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680083977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620680083977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system1/synthesis/submodules/float_divisor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system1/synthesis/submodules/float_divisor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 float_divisor-fsm " "Found design unit 1: float_divisor-fsm" {  } { { "soc_system1/synthesis/submodules/float_divisor.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/float_divisor.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680083987 ""} { "Info" "ISGN_ENTITY_NAME" "1 float_divisor " "Found entity 1: float_divisor" {  } { { "soc_system1/synthesis/submodules/float_divisor.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/float_divisor.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680083987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620680083987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system1/synthesis/submodules/float_multiplier.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system1/synthesis/submodules/float_multiplier.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 float_multiplier-fsm " "Found design unit 1: float_multiplier-fsm" {  } { { "soc_system1/synthesis/submodules/float_multiplier.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/float_multiplier.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680083998 ""} { "Info" "ISGN_ENTITY_NAME" "1 float_multiplier " "Found entity 1: float_multiplier" {  } { { "soc_system1/synthesis/submodules/float_multiplier.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/float_multiplier.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680083998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620680083998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system1/synthesis/submodules/int2float.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system1/synthesis/submodules/int2float.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 int2float-fsm " "Found design unit 1: int2float-fsm" {  } { { "soc_system1/synthesis/submodules/int2float.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/int2float.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680084007 ""} { "Info" "ISGN_ENTITY_NAME" "1 int2float " "Found entity 1: int2float" {  } { { "soc_system1/synthesis/submodules/int2float.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/int2float.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680084007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620680084007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system1/synthesis/submodules/int_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system1/synthesis/submodules/int_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 int_adder-functional " "Found design unit 1: int_adder-functional" {  } { { "soc_system1/synthesis/submodules/int_adder.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/int_adder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680084014 ""} { "Info" "ISGN_ENTITY_NAME" "1 int_adder " "Found entity 1: int_adder" {  } { { "soc_system1/synthesis/submodules/int_adder.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/int_adder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680084014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620680084014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system1/synthesis/submodules/int_res.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system1/synthesis/submodules/int_res.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 int_res-functional " "Found design unit 1: int_res-functional" {  } { { "soc_system1/synthesis/submodules/int_res.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/int_res.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680084022 ""} { "Info" "ISGN_ENTITY_NAME" "1 int_res " "Found entity 1: int_res" {  } { { "soc_system1/synthesis/submodules/int_res.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/int_res.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680084022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620680084022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system1/synthesis/submodules/ip_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system1/synthesis/submodules/ip_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ip_ram-SYN " "Found design unit 1: ip_ram-SYN" {  } { { "soc_system1/synthesis/submodules/ip_ram.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/ip_ram.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680084032 ""} { "Info" "ISGN_ENTITY_NAME" "1 ip_ram " "Found entity 1: ip_ram" {  } { { "soc_system1/synthesis/submodules/ip_ram.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/ip_ram.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680084032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620680084032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system1/synthesis/submodules/ip_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system1/synthesis/submodules/ip_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ip_ram-SYN " "Found design unit 1: ip_ram-SYN" {  } { { "soc_system1/synthesis/submodules/ip_ram.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/ip_ram.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680084044 ""} { "Info" "ISGN_ENTITY_NAME" "1 ip_ram " "Found entity 1: ip_ram" {  } { { "soc_system1/synthesis/submodules/ip_ram.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/ip_ram.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680084044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620680084044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system1/synthesis/submodules/map_handler.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system1/synthesis/submodules/map_handler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 map_handler-structural " "Found design unit 1: map_handler-structural" {  } { { "soc_system1/synthesis/submodules/map_handler.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/map_handler.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680084062 ""} { "Info" "ISGN_ENTITY_NAME" "1 map_handler " "Found entity 1: map_handler" {  } { { "soc_system1/synthesis/submodules/map_handler.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/map_handler.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680084062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620680084062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system1/synthesis/submodules/map_handler_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system1/synthesis/submodules/map_handler_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 map_handler_fsm-fsm " "Found design unit 1: map_handler_fsm-fsm" {  } { { "soc_system1/synthesis/submodules/map_handler_fsm.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/map_handler_fsm.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680084072 ""} { "Info" "ISGN_ENTITY_NAME" "1 map_handler_fsm " "Found entity 1: map_handler_fsm" {  } { { "soc_system1/synthesis/submodules/map_handler_fsm.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/map_handler_fsm.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680084072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620680084072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system1/synthesis/submodules/map_init_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system1/synthesis/submodules/map_init_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 map_init_fsm-fsm " "Found design unit 1: map_init_fsm-fsm" {  } { { "soc_system1/synthesis/submodules/map_init_fsm.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/map_init_fsm.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680084084 ""} { "Info" "ISGN_ENTITY_NAME" "1 map_init_fsm " "Found entity 1: map_init_fsm" {  } { { "soc_system1/synthesis/submodules/map_init_fsm.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/map_init_fsm.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680084084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620680084084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system1/synthesis/submodules/map_neighbour_detector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system1/synthesis/submodules/map_neighbour_detector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 map_neighbour_detector-rtl " "Found design unit 1: map_neighbour_detector-rtl" {  } { { "soc_system1/synthesis/submodules/map_neighbour_detector.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/map_neighbour_detector.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680084095 ""} { "Info" "ISGN_ENTITY_NAME" "1 map_neighbour_detector " "Found entity 1: map_neighbour_detector" {  } { { "soc_system1/synthesis/submodules/map_neighbour_detector.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/map_neighbour_detector.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680084095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620680084095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system1/synthesis/submodules/map_transform_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system1/synthesis/submodules/map_transform_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 map_transform_fsm-fsm " "Found design unit 1: map_transform_fsm-fsm" {  } { { "soc_system1/synthesis/submodules/map_transform_fsm.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/map_transform_fsm.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680084106 ""} { "Info" "ISGN_ENTITY_NAME" "1 map_transform_fsm " "Found entity 1: map_transform_fsm" {  } { { "soc_system1/synthesis/submodules/map_transform_fsm.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/map_transform_fsm.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680084106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620680084106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system1/synthesis/submodules/map_update_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system1/synthesis/submodules/map_update_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 map_update_fsm-fsm " "Found design unit 1: map_update_fsm-fsm" {  } { { "soc_system1/synthesis/submodules/map_update_fsm.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/map_update_fsm.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680084117 ""} { "Info" "ISGN_ENTITY_NAME" "1 map_update_fsm " "Found entity 1: map_update_fsm" {  } { { "soc_system1/synthesis/submodules/map_update_fsm.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/map_update_fsm.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680084117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620680084117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system1/synthesis/submodules/my_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file soc_system1/synthesis/submodules/my_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_package (soc_system1) " "Found design unit 1: my_package (soc_system1)" {  } { { "soc_system1/synthesis/submodules/my_package.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/my_package.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680084126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620680084126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system1/synthesis/submodules/my_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system1/synthesis/submodules/my_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_register-rtl " "Found design unit 1: my_register-rtl" {  } { { "soc_system1/synthesis/submodules/my_register.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/my_register.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680084131 ""} { "Info" "ISGN_ENTITY_NAME" "1 my_register " "Found entity 1: my_register" {  } { { "soc_system1/synthesis/submodules/my_register.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/my_register.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680084131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620680084131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system1/synthesis/submodules/my_register_unsigned.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system1/synthesis/submodules/my_register_unsigned.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_register_unsigned-rtl " "Found design unit 1: my_register_unsigned-rtl" {  } { { "soc_system1/synthesis/submodules/my_register_unsigned.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/my_register_unsigned.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680084137 ""} { "Info" "ISGN_ENTITY_NAME" "1 my_register_unsigned " "Found entity 1: my_register_unsigned" {  } { { "soc_system1/synthesis/submodules/my_register_unsigned.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/my_register_unsigned.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680084137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620680084137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system1/synthesis/submodules/nBitcomparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system1/synthesis/submodules/nBitcomparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nBitcomparator-functional " "Found design unit 1: nBitcomparator-functional" {  } { { "soc_system1/synthesis/submodules/nBitcomparator.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/nBitcomparator.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680084143 ""} { "Info" "ISGN_ENTITY_NAME" "1 nBitcomparator " "Found entity 1: nBitcomparator" {  } { { "soc_system1/synthesis/submodules/nBitcomparator.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/nBitcomparator.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680084143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620680084143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system1/synthesis/submodules/neighbour_detector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system1/synthesis/submodules/neighbour_detector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neighbour_detector-rtl " "Found design unit 1: neighbour_detector-rtl" {  } { { "soc_system1/synthesis/submodules/neighbour_detector.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/neighbour_detector.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680084150 ""} { "Info" "ISGN_ENTITY_NAME" "1 neighbour_detector " "Found entity 1: neighbour_detector" {  } { { "soc_system1/synthesis/submodules/neighbour_detector.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/neighbour_detector.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680084150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620680084150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system1/synthesis/submodules/quadrant_scatter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system1/synthesis/submodules/quadrant_scatter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 quadrant_scatter-structural " "Found design unit 1: quadrant_scatter-structural" {  } { { "soc_system1/synthesis/submodules/quadrant_scatter.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/quadrant_scatter.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680084164 ""} { "Info" "ISGN_ENTITY_NAME" "1 quadrant_scatter " "Found entity 1: quadrant_scatter" {  } { { "soc_system1/synthesis/submodules/quadrant_scatter.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/quadrant_scatter.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680084164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620680084164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system1/synthesis/submodules/quadrant_selector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system1/synthesis/submodules/quadrant_selector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 quadrant_selector-rtl " "Found design unit 1: quadrant_selector-rtl" {  } { { "soc_system1/synthesis/submodules/quadrant_selector.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/quadrant_selector.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680084173 ""} { "Info" "ISGN_ENTITY_NAME" "1 quadrant_selector " "Found entity 1: quadrant_selector" {  } { { "soc_system1/synthesis/submodules/quadrant_selector.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/quadrant_selector.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680084173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620680084173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system1/synthesis/submodules/quadrant_selector_logic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system1/synthesis/submodules/quadrant_selector_logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 quadrant_selector_logic-gate_level " "Found design unit 1: quadrant_selector_logic-gate_level" {  } { { "soc_system1/synthesis/submodules/quadrant_selector_logic.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/quadrant_selector_logic.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680084181 ""} { "Info" "ISGN_ENTITY_NAME" "1 quadrant_selector_logic " "Found entity 1: quadrant_selector_logic" {  } { { "soc_system1/synthesis/submodules/quadrant_selector_logic.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/quadrant_selector_logic.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680084181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620680084181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system1/synthesis/submodules/quadrant_to_map_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system1/synthesis/submodules/quadrant_to_map_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 quadrant_to_map_fsm-fsm " "Found design unit 1: quadrant_to_map_fsm-fsm" {  } { { "soc_system1/synthesis/submodules/quadrant_to_map_fsm.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/quadrant_to_map_fsm.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680084203 ""} { "Info" "ISGN_ENTITY_NAME" "1 quadrant_to_map_fsm " "Found entity 1: quadrant_to_map_fsm" {  } { { "soc_system1/synthesis/submodules/quadrant_to_map_fsm.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/quadrant_to_map_fsm.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680084203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620680084203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system1/synthesis/submodules/scale_convert2float.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system1/synthesis/submodules/scale_convert2float.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 scale_convert2float-structural " "Found design unit 1: scale_convert2float-structural" {  } { { "soc_system1/synthesis/submodules/scale_convert2float.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/scale_convert2float.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680084212 ""} { "Info" "ISGN_ENTITY_NAME" "1 scale_convert2float " "Found entity 1: scale_convert2float" {  } { { "soc_system1/synthesis/submodules/scale_convert2float.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/scale_convert2float.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680084212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620680084212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system1/synthesis/submodules/scale_convert2int.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system1/synthesis/submodules/scale_convert2int.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 scale_convert2int-structural " "Found design unit 1: scale_convert2int-structural" {  } { { "soc_system1/synthesis/submodules/scale_convert2int.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/scale_convert2int.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680084220 ""} { "Info" "ISGN_ENTITY_NAME" "1 scale_convert2int " "Found entity 1: scale_convert2int" {  } { { "soc_system1/synthesis/submodules/scale_convert2int.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/scale_convert2int.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680084220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620680084220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system1/synthesis/submodules/scatter_control_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system1/synthesis/submodules/scatter_control_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 scatter_control_fsm-fsm " "Found design unit 1: scatter_control_fsm-fsm" {  } { { "soc_system1/synthesis/submodules/scatter_control_fsm.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/scatter_control_fsm.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680084231 ""} { "Info" "ISGN_ENTITY_NAME" "1 scatter_control_fsm " "Found entity 1: scatter_control_fsm" {  } { { "soc_system1/synthesis/submodules/scatter_control_fsm.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/scatter_control_fsm.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680084231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620680084231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system1/synthesis/submodules/slam.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system1/synthesis/submodules/slam.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 slam-structural " "Found design unit 1: slam-structural" {  } { { "soc_system1/synthesis/submodules/slam.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680084245 ""} { "Info" "ISGN_ENTITY_NAME" "1 slam " "Found entity 1: slam" {  } { { "soc_system1/synthesis/submodules/slam.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680084245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620680084245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system1/synthesis/submodules/tiny_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system1/synthesis/submodules/tiny_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tiny_counter-rtl " "Found design unit 1: tiny_counter-rtl" {  } { { "soc_system1/synthesis/submodules/tiny_counter.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/tiny_counter.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680084252 ""} { "Info" "ISGN_ENTITY_NAME" "1 tiny_counter " "Found entity 1: tiny_counter" {  } { { "soc_system1/synthesis/submodules/tiny_counter.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/tiny_counter.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680084252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620680084252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system1/synthesis/submodules/univ_bin_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system1/synthesis/submodules/univ_bin_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 univ_bin_counter-rtl " "Found design unit 1: univ_bin_counter-rtl" {  } { { "soc_system1/synthesis/submodules/univ_bin_counter.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/univ_bin_counter.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680084259 ""} { "Info" "ISGN_ENTITY_NAME" "1 univ_bin_counter " "Found entity 1: univ_bin_counter" {  } { { "soc_system1/synthesis/submodules/univ_bin_counter.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/univ_bin_counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680084259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620680084259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system1/synthesis/submodules/voxel_filter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system1/synthesis/submodules/voxel_filter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 voxel_filter-structural " "Found design unit 1: voxel_filter-structural" {  } { { "soc_system1/synthesis/submodules/voxel_filter.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/voxel_filter.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680084272 ""} { "Info" "ISGN_ENTITY_NAME" "1 voxel_filter " "Found entity 1: voxel_filter" {  } { { "soc_system1/synthesis/submodules/voxel_filter.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/voxel_filter.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680084272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620680084272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system1/synthesis/submodules/voxel_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system1/synthesis/submodules/voxel_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 voxel_fsm-fsm " "Found design unit 1: voxel_fsm-fsm" {  } { { "soc_system1/synthesis/submodules/voxel_fsm.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/voxel_fsm.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680084290 ""} { "Info" "ISGN_ENTITY_NAME" "1 voxel_fsm " "Found entity 1: voxel_fsm" {  } { { "soc_system1/synthesis/submodules/voxel_fsm.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/voxel_fsm.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680084290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620680084290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system1/synthesis/submodules/voxel_quadrant.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system1/synthesis/submodules/voxel_quadrant.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 voxel_quadrant-structural " "Found design unit 1: voxel_quadrant-structural" {  } { { "soc_system1/synthesis/submodules/voxel_quadrant.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/voxel_quadrant.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680084300 ""} { "Info" "ISGN_ENTITY_NAME" "1 voxel_quadrant " "Found entity 1: voxel_quadrant" {  } { { "soc_system1/synthesis/submodules/voxel_quadrant.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/voxel_quadrant.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680084300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620680084300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system1/synthesis/submodules/voxel_ready_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system1/synthesis/submodules/voxel_ready_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 voxel_ready_fsm-fsm " "Found design unit 1: voxel_ready_fsm-fsm" {  } { { "soc_system1/synthesis/submodules/voxel_ready_fsm.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/voxel_ready_fsm.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680084308 ""} { "Info" "ISGN_ENTITY_NAME" "1 voxel_ready_fsm " "Found entity 1: voxel_ready_fsm" {  } { { "soc_system1/synthesis/submodules/voxel_ready_fsm.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/voxel_ready_fsm.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680084308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620680084308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system1/synthesis/submodules/soc_system1_pll_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system1/synthesis/submodules/soc_system1_pll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system1_pll_0 " "Found entity 1: soc_system1_pll_0" {  } { { "soc_system1/synthesis/submodules/soc_system1_pll_0.v" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_pll_0.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680084317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620680084317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system1/synthesis/submodules/soc_system1_hps_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system1/synthesis/submodules/soc_system1_hps_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system1_hps_0 " "Found entity 1: soc_system1_hps_0" {  } { { "soc_system1/synthesis/submodules/soc_system1_hps_0.v" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680084330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620680084330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system1_hps_0_hps_io " "Found entity 1: soc_system1_hps_0_hps_io" {  } { { "soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io.v" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680084342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620680084342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system1/synthesis/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system1/synthesis/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "soc_system1/synthesis/submodules/hps_sdram.v" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680084365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620680084365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system1/synthesis/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system1/synthesis/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "soc_system1/synthesis/submodules/hps_sdram_p0_reset_sync.v" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680084372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620680084372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system1/synthesis/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system1/synthesis/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "soc_system1/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680084380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620680084380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system1/synthesis/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system1/synthesis/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "soc_system1/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680084389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620680084389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system1/synthesis/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system1/synthesis/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "soc_system1/synthesis/submodules/hps_sdram_p0.sv" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680084406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620680084406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system1/synthesis/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system1/synthesis/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "soc_system1/synthesis/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680084416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620680084416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system1/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system1/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "soc_system1/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680084430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620680084430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system1/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system1/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "soc_system1/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680084456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620680084456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system1/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system1/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "soc_system1/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680084474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620680084474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system1/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system1/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "soc_system1/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680084557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620680084557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system1/synthesis/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system1/synthesis/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "soc_system1/synthesis/submodules/hps_sdram_p0_iss_probe.v" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680084567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620680084567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system1/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system1/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "soc_system1/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680085017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620680085017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system1/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system1/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "soc_system1/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680085027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620680085027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system1/synthesis/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system1/synthesis/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "soc_system1/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680085039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620680085039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system1/synthesis/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system1/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "soc_system1/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680085047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620680085047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system1/synthesis/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system1/synthesis/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "soc_system1/synthesis/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680085065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620680085065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system1/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system1/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "soc_system1/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680085131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620680085131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system1/synthesis/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system1/synthesis/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "soc_system1/synthesis/submodules/hps_sdram_p0_reset.v" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680085141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620680085141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system1/synthesis/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system1/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "soc_system1/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680085151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620680085151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system1_hps_0_hps_io_border " "Found entity 1: soc_system1_hps_0_hps_io_border" {  } { { "soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sv" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680085170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620680085170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system1/synthesis/submodules/soc_system1_hps_0_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system1/synthesis/submodules/soc_system1_hps_0_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system1_hps_0_fpga_interfaces " "Found entity 1: soc_system1_hps_0_fpga_interfaces" {  } { { "soc_system1/synthesis/submodules/soc_system1_hps_0_fpga_interfaces.sv" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680085181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620680085181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE1_SoC_top_level-rtl " "Found design unit 1: DE1_SoC_top_level-rtl" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 113 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680085192 ""} { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_top_level " "Found entity 1: DE1_SoC_top_level" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680085192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620680085192 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for \"pll_dr_clk\"" {  } { { "soc_system1/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680086050 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE1_SoC_top_level " "Elaborating entity \"DE1_SoC_top_level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1620680089262 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_ADDR DE1_SoC_top_level.vhd(27) " "VHDL Signal Declaration warning at DE1_SoC_top_level.vhd(27): used implicit default value for signal \"DRAM_ADDR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 27 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1620680089323 "|DE1_SoC_top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_BA DE1_SoC_top_level.vhd(28) " "VHDL Signal Declaration warning at DE1_SoC_top_level.vhd(28): used implicit default value for signal \"DRAM_BA\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 28 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1620680089324 "|DE1_SoC_top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CAS_N DE1_SoC_top_level.vhd(29) " "VHDL Signal Declaration warning at DE1_SoC_top_level.vhd(29): used implicit default value for signal \"DRAM_CAS_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 29 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1620680089324 "|DE1_SoC_top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CKE DE1_SoC_top_level.vhd(30) " "VHDL Signal Declaration warning at DE1_SoC_top_level.vhd(30): used implicit default value for signal \"DRAM_CKE\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 30 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1620680089325 "|DE1_SoC_top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CS_N DE1_SoC_top_level.vhd(32) " "VHDL Signal Declaration warning at DE1_SoC_top_level.vhd(32): used implicit default value for signal \"DRAM_CS_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 32 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1620680089325 "|DE1_SoC_top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_LDQM DE1_SoC_top_level.vhd(34) " "VHDL Signal Declaration warning at DE1_SoC_top_level.vhd(34): used implicit default value for signal \"DRAM_LDQM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 34 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1620680089326 "|DE1_SoC_top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_RAS_N DE1_SoC_top_level.vhd(35) " "VHDL Signal Declaration warning at DE1_SoC_top_level.vhd(35): used implicit default value for signal \"DRAM_RAS_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1620680089326 "|DE1_SoC_top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_UDQM DE1_SoC_top_level.vhd(36) " "VHDL Signal Declaration warning at DE1_SoC_top_level.vhd(36): used implicit default value for signal \"DRAM_UDQM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 36 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1620680089326 "|DE1_SoC_top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_WE_N DE1_SoC_top_level.vhd(37) " "VHDL Signal Declaration warning at DE1_SoC_top_level.vhd(37): used implicit default value for signal \"DRAM_WE_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1620680089327 "|DE1_SoC_top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX0_N DE1_SoC_top_level.vhd(40) " "VHDL Signal Declaration warning at DE1_SoC_top_level.vhd(40): used implicit default value for signal \"HEX0_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 40 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1620680089327 "|DE1_SoC_top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX1_N DE1_SoC_top_level.vhd(41) " "VHDL Signal Declaration warning at DE1_SoC_top_level.vhd(41): used implicit default value for signal \"HEX1_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 41 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1620680089327 "|DE1_SoC_top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX2_N DE1_SoC_top_level.vhd(42) " "VHDL Signal Declaration warning at DE1_SoC_top_level.vhd(42): used implicit default value for signal \"HEX2_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 42 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1620680089328 "|DE1_SoC_top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX3_N DE1_SoC_top_level.vhd(43) " "VHDL Signal Declaration warning at DE1_SoC_top_level.vhd(43): used implicit default value for signal \"HEX3_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 43 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1620680089328 "|DE1_SoC_top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX4_N DE1_SoC_top_level.vhd(44) " "VHDL Signal Declaration warning at DE1_SoC_top_level.vhd(44): used implicit default value for signal \"HEX4_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 44 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1620680089329 "|DE1_SoC_top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX5_N DE1_SoC_top_level.vhd(45) " "VHDL Signal Declaration warning at DE1_SoC_top_level.vhd(45): used implicit default value for signal \"HEX5_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 45 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1620680089329 "|DE1_SoC_top_level"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[5\] DE1_SoC_top_level.vhd(52) " "Using initial value X (don't care) for net \"LEDR\[5\]\" at DE1_SoC_top_level.vhd(52)" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 52 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620680089330 "|DE1_SoC_top_level"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[3..1\] DE1_SoC_top_level.vhd(52) " "Using initial value X (don't care) for net \"LEDR\[3..1\]\" at DE1_SoC_top_level.vhd(52)" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 52 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620680089330 "|DE1_SoC_top_level"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system1 soc_system1:soc_system_inst " "Elaborating entity \"soc_system1\" for hierarchy \"soc_system1:soc_system_inst\"" {  } { { "../hdl/DE1_SoC_top_level.vhd" "soc_system_inst" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680089357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system1_hps_0 soc_system1:soc_system_inst\|soc_system1_hps_0:hps_0 " "Elaborating entity \"soc_system1_hps_0\" for hierarchy \"soc_system1:soc_system_inst\|soc_system1_hps_0:hps_0\"" {  } { { "soc_system1/synthesis/soc_system1.vhd" "hps_0" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/soc_system1.vhd" 403 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680089507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system1_hps_0_fpga_interfaces soc_system1:soc_system_inst\|soc_system1_hps_0:hps_0\|soc_system1_hps_0_fpga_interfaces:fpga_interfaces " "Elaborating entity \"soc_system1_hps_0_fpga_interfaces\" for hierarchy \"soc_system1:soc_system_inst\|soc_system1_hps_0:hps_0\|soc_system1_hps_0_fpga_interfaces:fpga_interfaces\"" {  } { { "soc_system1/synthesis/submodules/soc_system1_hps_0.v" "fpga_interfaces" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680089605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system1_hps_0_hps_io soc_system1:soc_system_inst\|soc_system1_hps_0:hps_0\|soc_system1_hps_0_hps_io:hps_io " "Elaborating entity \"soc_system1_hps_0_hps_io\" for hierarchy \"soc_system1:soc_system_inst\|soc_system1_hps_0:hps_0\|soc_system1_hps_0_hps_io:hps_io\"" {  } { { "soc_system1/synthesis/submodules/soc_system1_hps_0.v" "hps_io" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0.v" 263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680089767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system1_hps_0_hps_io_border soc_system1:soc_system_inst\|soc_system1_hps_0:hps_0\|soc_system1_hps_0_hps_io:hps_io\|soc_system1_hps_0_hps_io_border:border " "Elaborating entity \"soc_system1_hps_0_hps_io_border\" for hierarchy \"soc_system1:soc_system_inst\|soc_system1_hps_0:hps_0\|soc_system1_hps_0_hps_io:hps_io\|soc_system1_hps_0_hps_io_border:border\"" {  } { { "soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io.v" "border" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680089870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram soc_system1:soc_system_inst\|soc_system1_hps_0:hps_0\|soc_system1_hps_0_hps_io:hps_io\|soc_system1_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst " "Elaborating entity \"hps_sdram\" for hierarchy \"soc_system1:soc_system_inst\|soc_system1_hps_0:hps_0\|soc_system1_hps_0_hps_io:hps_io\|soc_system1_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\"" {  } { { "soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sv" "hps_sdram_inst" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sv" 456 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680089954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_pll soc_system1:soc_system_inst\|soc_system1_hps_0:hps_0\|soc_system1_hps_0_hps_io:hps_io\|soc_system1_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll " "Elaborating entity \"hps_sdram_pll\" for hierarchy \"soc_system1:soc_system_inst\|soc_system1_hps_0:hps_0\|soc_system1_hps_0_hps_io:hps_io\|soc_system1_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\"" {  } { { "soc_system1/synthesis/submodules/hps_sdram.v" "pll" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/hps_sdram.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680090003 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object \"pll_dr_clk\" assigned a value but never read" {  } { { "soc_system1/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1620680090013 "|DE1_SoC_top_level|soc_system1:soc_system_inst|soc_system1_hps_0:hps_0|soc_system1_hps_0_hps_io:hps_io|soc_system1_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pll_locked hps_sdram_pll.sv(91) " "Output port \"pll_locked\" at hps_sdram_pll.sv(91) has no driver" {  } { { "soc_system1/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/hps_sdram_pll.sv" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1620680090013 "|DE1_SoC_top_level|soc_system1:soc_system_inst|soc_system1_hps_0:hps_0|soc_system1_hps_0_hps_io:hps_io|soc_system1_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0 soc_system1:soc_system_inst\|soc_system1_hps_0:hps_0\|soc_system1_hps_0_hps_io:hps_io\|soc_system1_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0 " "Elaborating entity \"hps_sdram_p0\" for hierarchy \"soc_system1:soc_system_inst\|soc_system1_hps_0:hps_0\|soc_system1_hps_0_hps_io:hps_io\|soc_system1_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\"" {  } { { "soc_system1/synthesis/submodules/hps_sdram.v" "p0" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/hps_sdram.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680090034 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models hps_sdram_p0.sv(405) " "Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models" {  } { { "soc_system1/synthesis/submodules/hps_sdram_p0.sv" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/hps_sdram_p0.sv" 405 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620680090158 "|DE1_SoC_top_level|soc_system1:soc_system_inst|soc_system1_hps_0:hps_0|soc_system1_hps_0_hps_io:hps_io|soc_system1_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_memphy soc_system1:soc_system_inst\|soc_system1_hps_0:hps_0\|soc_system1_hps_0_hps_io:hps_io\|soc_system1_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy " "Elaborating entity \"hps_sdram_p0_acv_hard_memphy\" for hierarchy \"soc_system1:soc_system_inst\|soc_system1_hps_0:hps_0\|soc_system1_hps_0_hps_io:hps_io\|soc_system1_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\"" {  } { { "soc_system1/synthesis/submodules/hps_sdram_p0.sv" "umemphy" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/hps_sdram_p0.sv" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680090197 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "reset_n_seq_clk hps_sdram_p0_acv_hard_memphy.v(420) " "Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned" {  } { { "soc_system1/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1620680090278 "|DE1_SoC_top_level|soc_system1:soc_system_inst|soc_system1_hps_0:hps_0|soc_system1_hps_0_hps_io:hps_io|soc_system1_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 hps_sdram_p0_acv_hard_memphy.v(557) " "Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1)" {  } { { "soc_system1/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620680090279 "|DE1_SoC_top_level|soc_system1:soc_system_inst|soc_system1_hps_0:hps_0|soc_system1_hps_0_hps_io:hps_io|soc_system1_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reset_n_seq_clk 0 hps_sdram_p0_acv_hard_memphy.v(420) " "Net \"reset_n_seq_clk\" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0'" {  } { { "soc_system1/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1620680090279 "|DE1_SoC_top_level|soc_system1:soc_system_inst|soc_system1_hps_0:hps_0|soc_system1_hps_0_hps_io:hps_io|soc_system1_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ctl_reset_export_n hps_sdram_p0_acv_hard_memphy.v(222) " "Output port \"ctl_reset_export_n\" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver" {  } { { "soc_system1/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 222 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1620680090280 "|DE1_SoC_top_level|soc_system1:soc_system_inst|soc_system1_hps_0:hps_0|soc_system1_hps_0_hps_io:hps_io|soc_system1_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_ldc soc_system1:soc_system_inst\|soc_system1_hps_0:hps_0\|soc_system1_hps_0_hps_io:hps_io\|soc_system1_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc " "Elaborating entity \"hps_sdram_p0_acv_ldc\" for hierarchy \"soc_system1:soc_system_inst\|soc_system1_hps_0:hps_0\|soc_system1_hps_0_hps_io:hps_io\|soc_system1_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc\"" {  } { { "soc_system1/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "memphy_ldc" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680090299 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dq hps_sdram_p0_acv_ldc.v(45) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object \"phy_clk_dq\" assigned a value but never read" {  } { { "soc_system1/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1620680090322 "|DE1_SoC_top_level|soc_system1:soc_system_inst|soc_system1_hps_0:hps_0|soc_system1_hps_0_hps_io:hps_io|soc_system1_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dqs_2x hps_sdram_p0_acv_ldc.v(47) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object \"phy_clk_dqs_2x\" assigned a value but never read" {  } { { "soc_system1/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1620680090323 "|DE1_SoC_top_level|soc_system1:soc_system_inst|soc_system1_hps_0:hps_0|soc_system1_hps_0_hps_io:hps_io|soc_system1_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_io_pads soc_system1:soc_system_inst\|soc_system1_hps_0:hps_0\|soc_system1_hps_0_hps_io:hps_io\|soc_system1_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_io_pads\" for hierarchy \"soc_system1:soc_system_inst\|soc_system1_hps_0:hps_0\|soc_system1_hps_0_hps_io:hps_io\|soc_system1_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\"" {  } { { "soc_system1/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "uio_pads" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680090345 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[179..140\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[179..140\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc_system1/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1620680090386 "|DE1_SoC_top_level|soc_system1:soc_system_inst|soc_system1_hps_0:hps_0|soc_system1_hps_0_hps_io:hps_io|soc_system1_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[107..104\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[107..104\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc_system1/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1620680090387 "|DE1_SoC_top_level|soc_system1:soc_system_inst|soc_system1_hps_0:hps_0|soc_system1_hps_0_hps_io:hps_io|soc_system1_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[71..68\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[71..68\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc_system1/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1620680090388 "|DE1_SoC_top_level|soc_system1:soc_system_inst|soc_system1_hps_0:hps_0|soc_system1_hps_0_hps_io:hps_io|soc_system1_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[35..32\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[35..32\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc_system1/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1620680090388 "|DE1_SoC_top_level|soc_system1:soc_system_inst|soc_system1_hps_0:hps_0|soc_system1_hps_0_hps_io:hps_io|soc_system1_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_addr_cmd_pads soc_system1:soc_system_inst\|soc_system1_hps_0:hps_0\|soc_system1_hps_0_hps_io:hps_io\|soc_system1_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_addr_cmd_pads\" for hierarchy \"soc_system1:soc_system_inst\|soc_system1_hps_0:hps_0\|soc_system1_hps_0_hps_io:hps_io\|soc_system1_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\"" {  } { { "soc_system1/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680090405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system1:soc_system_inst\|soc_system1_hps_0:hps_0\|soc_system1_hps_0_hps_io:hps_io\|soc_system1_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system1:soc_system_inst\|soc_system1_hps_0:hps_0\|soc_system1_hps_0_hps_io:hps_io\|soc_system1_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad\"" {  } { { "soc_system1/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "uaddress_pad" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680091140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system1:soc_system_inst\|soc_system1_hps_0:hps_0\|soc_system1_hps_0_hps_io:hps_io\|soc_system1_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system1:soc_system_inst\|soc_system1_hps_0:hps_0\|soc_system1_hps_0_hps_io:hps_io\|soc_system1_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad\"" {  } { { "soc_system1/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ubank_pad" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680091282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system1:soc_system_inst\|soc_system1_hps_0:hps_0\|soc_system1_hps_0_hps_io:hps_io\|soc_system1_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system1:soc_system_inst\|soc_system1_hps_0:hps_0\|soc_system1_hps_0_hps_io:hps_io\|soc_system1_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad\"" {  } { { "soc_system1/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ucmd_pad" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680091335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system1:soc_system_inst\|soc_system1_hps_0:hps_0\|soc_system1_hps_0_hps_io:hps_io\|soc_system1_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system1:soc_system_inst\|soc_system1_hps_0:hps_0\|soc_system1_hps_0_hps_io:hps_io\|soc_system1_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad\"" {  } { { "soc_system1/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ureset_n_pad" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680091402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out soc_system1:soc_system_inst\|soc_system1_hps_0:hps_0\|soc_system1_hps_0_hps_io:hps_io\|soc_system1_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborating entity \"altddio_out\" for hierarchy \"soc_system1:soc_system_inst\|soc_system1_hps_0:hps_0\|soc_system1_hps_0_hps_io:hps_io\|soc_system1_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "soc_system1/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].umem_ck_pad" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680092826 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system1:soc_system_inst\|soc_system1_hps_0:hps_0\|soc_system1_hps_0_hps_io:hps_io\|soc_system1_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborated megafunction instantiation \"soc_system1:soc_system_inst\|soc_system1_hps_0:hps_0\|soc_system1_hps_0_hps_io:hps_io\|soc_system1_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "soc_system1/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680092852 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system1:soc_system_inst\|soc_system1_hps_0:hps_0\|soc_system1_hps_0_hps_io:hps_io\|soc_system1_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Instantiated megafunction \"soc_system1:soc_system_inst\|soc_system1_hps_0:hps_0\|soc_system1_hps_0_hps_io:hps_io\|soc_system1_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680092867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680092867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680092867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680092867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680092867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680092867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680092867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680092867 ""}  } { { "soc_system1/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620680092867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_uqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_uqe " "Found entity 1: ddio_out_uqe" {  } { { "db/ddio_out_uqe.tdf" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/db/ddio_out_uqe.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680093330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620680093330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_uqe soc_system1:soc_system_inst\|soc_system1_hps_0:hps_0\|soc_system1_hps_0_hps_io:hps_io\|soc_system1_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated " "Elaborating entity \"ddio_out_uqe\" for hierarchy \"soc_system1:soc_system_inst\|soc_system1_hps_0:hps_0\|soc_system1_hps_0_hps_io:hps_io\|soc_system1_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "/home/gabriel/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altddio_out.tdf" 101 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680093340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_clock_pair_generator soc_system1:soc_system_inst\|soc_system1_hps_0:hps_0\|soc_system1_hps_0_hps_io:hps_io\|soc_system1_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator " "Elaborating entity \"hps_sdram_p0_clock_pair_generator\" for hierarchy \"soc_system1:soc_system_inst\|soc_system1_hps_0:hps_0\|soc_system1_hps_0_hps_io:hps_io\|soc_system1_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator\"" {  } { { "soc_system1/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].uclk_generator" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680093397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_altdqdqs soc_system1:soc_system_inst\|soc_system1_hps_0:hps_0\|soc_system1_hps_0_hps_io:hps_io\|soc_system1_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"hps_sdram_p0_altdqdqs\" for hierarchy \"soc_system1:soc_system_inst\|soc_system1_hps_0:hps_0\|soc_system1_hps_0_hps_io:hps_io\|soc_system1_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "soc_system1/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "dq_ddio\[0\].ubidir_dq_dqs" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680093445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdq_dqs2_acv_connect_to_hard_phy_cyclonev soc_system1:soc_system_inst\|soc_system1_hps_0:hps_0\|soc_system1_hps_0_hps_io:hps_io\|soc_system1_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst " "Elaborating entity \"altdq_dqs2_acv_connect_to_hard_phy_cyclonev\" for hierarchy \"soc_system1:soc_system_inst\|soc_system1_hps_0:hps_0\|soc_system1_hps_0_hps_io:hps_io\|soc_system1_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\"" {  } { { "soc_system1/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680093478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hhp_qseq_synth_top soc_system1:soc_system_inst\|soc_system1_hps_0:hps_0\|soc_system1_hps_0_hps_io:hps_io\|soc_system1_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq " "Elaborating entity \"altera_mem_if_hhp_qseq_synth_top\" for hierarchy \"soc_system1:soc_system_inst\|soc_system1_hps_0:hps_0\|soc_system1_hps_0_hps_io:hps_io\|soc_system1_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq\"" {  } { { "soc_system1/synthesis/submodules/hps_sdram.v" "seq" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680094624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hard_memory_controller_top_cyclonev soc_system1:soc_system_inst\|soc_system1_hps_0:hps_0\|soc_system1_hps_0_hps_io:hps_io\|soc_system1_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0 " "Elaborating entity \"altera_mem_if_hard_memory_controller_top_cyclonev\" for hierarchy \"soc_system1:soc_system_inst\|soc_system1_hps_0:hps_0\|soc_system1_hps_0_hps_io:hps_io\|soc_system1_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\"" {  } { { "soc_system1/synthesis/submodules/hps_sdram.v" "c0" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/hps_sdram.v" 794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680094683 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1)" {  } { { "soc_system1/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620680094762 "|DE1_SoC_top_level|soc_system1:soc_system_inst|soc_system1_hps_0:hps_0|soc_system1_hps_0_hps_io:hps_io|soc_system1_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1)" {  } { { "soc_system1/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620680094763 "|DE1_SoC_top_level|soc_system1:soc_system_inst|soc_system1_hps_0:hps_0|soc_system1_hps_0_hps_io:hps_io|soc_system1_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1)" {  } { { "soc_system1/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620680094764 "|DE1_SoC_top_level|soc_system1:soc_system_inst|soc_system1_hps_0:hps_0|soc_system1_hps_0_hps_io:hps_io|soc_system1_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1)" {  } { { "soc_system1/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620680094764 "|DE1_SoC_top_level|soc_system1:soc_system_inst|soc_system1_hps_0:hps_0|soc_system1_hps_0_hps_io:hps_io|soc_system1_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1)" {  } { { "soc_system1/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620680094764 "|DE1_SoC_top_level|soc_system1:soc_system_inst|soc_system1_hps_0:hps_0|soc_system1_hps_0_hps_io:hps_io|soc_system1_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1)" {  } { { "soc_system1/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620680094765 "|DE1_SoC_top_level|soc_system1:soc_system_inst|soc_system1_hps_0:hps_0|soc_system1_hps_0_hps_io:hps_io|soc_system1_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_oct_cyclonev soc_system1:soc_system_inst\|soc_system1_hps_0:hps_0\|soc_system1_hps_0_hps_io:hps_io\|soc_system1_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct " "Elaborating entity \"altera_mem_if_oct_cyclonev\" for hierarchy \"soc_system1:soc_system_inst\|soc_system1_hps_0:hps_0\|soc_system1_hps_0_hps_io:hps_io\|soc_system1_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct\"" {  } { { "soc_system1/synthesis/submodules/hps_sdram.v" "oct" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/hps_sdram.v" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680094787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_dll_cyclonev soc_system1:soc_system_inst\|soc_system1_hps_0:hps_0\|soc_system1_hps_0_hps_io:hps_io\|soc_system1_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll " "Elaborating entity \"altera_mem_if_dll_cyclonev\" for hierarchy \"soc_system1:soc_system_inst\|soc_system1_hps_0:hps_0\|soc_system1_hps_0_hps_io:hps_io\|soc_system1_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll\"" {  } { { "soc_system1/synthesis/submodules/hps_sdram.v" "dll" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/hps_sdram.v" 814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680094820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system1_pll_0 soc_system1:soc_system_inst\|soc_system1_pll_0:pll_0 " "Elaborating entity \"soc_system1_pll_0\" for hierarchy \"soc_system1:soc_system_inst\|soc_system1_pll_0:pll_0\"" {  } { { "soc_system1/synthesis/soc_system1.vhd" "pll_0" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/soc_system1.vhd" 520 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680094870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll soc_system1:soc_system_inst\|soc_system1_pll_0:pll_0\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"soc_system1:soc_system_inst\|soc_system1_pll_0:pll_0\|altera_pll:altera_pll_i\"" {  } { { "soc_system1/synthesis/submodules/soc_system1_pll_0.v" "altera_pll_i" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_pll_0.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680095177 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1620680095225 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system1:soc_system_inst\|soc_system1_pll_0:pll_0\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"soc_system1:soc_system_inst\|soc_system1_pll_0:pll_0\|altera_pll:altera_pll_i\"" {  } { { "soc_system1/synthesis/submodules/soc_system1_pll_0.v" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_pll_0.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680095225 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system1:soc_system_inst\|soc_system1_pll_0:pll_0\|altera_pll:altera_pll_i " "Instantiated megafunction \"soc_system1:soc_system_inst\|soc_system1_pll_0:pll_0\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680095229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680095229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode normal " "Parameter \"operation_mode\" = \"normal\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680095229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 3 " "Parameter \"number_of_clocks\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680095229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 50.000000 MHz " "Parameter \"output_clock_frequency0\" = \"50.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680095229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680095229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680095229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 100.000000 MHz " "Parameter \"output_clock_frequency1\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680095229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680095229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680095229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 100.000000 MHz " "Parameter \"output_clock_frequency2\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680095229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 -3750 ps " "Parameter \"phase_shift2\" = \"-3750 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680095229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680095229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680095229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680095229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680095229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680095229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680095229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680095229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680095229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680095229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680095229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680095229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680095229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680095229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680095229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680095229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680095229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680095229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680095229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680095229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680095229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680095229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680095229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680095229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680095229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680095229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680095229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680095229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680095229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680095229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680095229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680095229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680095229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680095229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680095229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680095229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680095229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680095229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680095229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680095229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680095229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680095229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680095229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680095229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680095229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680095229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680095229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680095229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680095229 ""}  } { { "soc_system1/synthesis/submodules/soc_system1_pll_0.v" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_pll_0.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620680095229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slam_avalon soc_system1:soc_system_inst\|slam_avalon:slam_0 " "Elaborating entity \"slam_avalon\" for hierarchy \"soc_system1:soc_system_inst\|slam_avalon:slam_0\"" {  } { { "soc_system1/synthesis/soc_system1.vhd" "slam_0" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/soc_system1.vhd" 530 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680095273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slam soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module " "Elaborating entity \"slam\" for hierarchy \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\"" {  } { { "soc_system1/synthesis/submodules/slam_avalon.vhd" "slam_module" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam_avalon.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680095605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ip_ram soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:point_cloud_data " "Elaborating entity \"ip_ram\" for hierarchy \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:point_cloud_data\"" {  } { { "soc_system1/synthesis/submodules/slam.vhd" "point_cloud_data" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam.vhd" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680095623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:point_cloud_data\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:point_cloud_data\|altsyncram:altsyncram_component\"" {  } { { "soc_system1/synthesis/submodules/ip_ram.vhd" "altsyncram_component" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/ip_ram.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680096121 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:point_cloud_data\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:point_cloud_data\|altsyncram:altsyncram_component\"" {  } { { "soc_system1/synthesis/submodules/ip_ram.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/ip_ram.vhd" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680096172 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:point_cloud_data\|altsyncram:altsyncram_component " "Instantiated megafunction \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:point_cloud_data\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680096173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680096173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680096173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680096173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680096173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680096173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680096173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680096173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680096173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680096173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680096173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680096173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680096173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680096173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680096173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680096173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680096173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680096173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680096173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680096173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680096173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680096173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680096173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680096173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 16384 " "Parameter \"numwords_b\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680096173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680096173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680096173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680096173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680096173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680096173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680096173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680096173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680096173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680096173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680096173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680096173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680096173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680096173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 108 " "Parameter \"width_a\" = \"108\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680096173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 108 " "Parameter \"width_b\" = \"108\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680096173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680096173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680096173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680096173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680096173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 14 " "Parameter \"widthad_b\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680096173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680096173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680096173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680096173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680096173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680096173 ""}  } { { "soc_system1/synthesis/submodules/ip_ram.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/ip_ram.vhd" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620680096173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ftv3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ftv3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ftv3 " "Found entity 1: altsyncram_ftv3" {  } { { "db/altsyncram_ftv3.tdf" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/db/altsyncram_ftv3.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680096322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620680096322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ftv3 soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:point_cloud_data\|altsyncram:altsyncram_component\|altsyncram_ftv3:auto_generated " "Elaborating entity \"altsyncram_ftv3\" for hierarchy \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:point_cloud_data\|altsyncram:altsyncram_component\|altsyncram_ftv3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/gabriel/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680096324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_5la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_5la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_5la " "Found entity 1: decode_5la" {  } { { "db/decode_5la.tdf" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/db/decode_5la.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680096465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620680096465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_5la soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:point_cloud_data\|altsyncram:altsyncram_component\|altsyncram_ftv3:auto_generated\|decode_5la:decode2 " "Elaborating entity \"decode_5la\" for hierarchy \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:point_cloud_data\|altsyncram:altsyncram_component\|altsyncram_ftv3:auto_generated\|decode_5la:decode2\"" {  } { { "db/altsyncram_ftv3.tdf" "decode2" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/db/altsyncram_ftv3.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680096467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_mib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_mib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_mib " "Found entity 1: mux_mib" {  } { { "db/mux_mib.tdf" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/db/mux_mib.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680096562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620680096562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_mib soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:point_cloud_data\|altsyncram:altsyncram_component\|altsyncram_ftv3:auto_generated\|mux_mib:mux3 " "Elaborating entity \"mux_mib\" for hierarchy \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:point_cloud_data\|altsyncram:altsyncram_component\|altsyncram_ftv3:auto_generated\|mux_mib:mux3\"" {  } { { "db/altsyncram_ftv3.tdf" "mux3" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/db/altsyncram_ftv3.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680096564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ip_ram soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_q1 " "Elaborating entity \"ip_ram\" for hierarchy \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_q1\"" {  } { { "soc_system1/synthesis/submodules/slam.vhd" "mem_q1" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam.vhd" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680096591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_q1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_q1\|altsyncram:altsyncram_component\"" {  } { { "soc_system1/synthesis/submodules/ip_ram.vhd" "altsyncram_component" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/ip_ram.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680096609 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_q1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_q1\|altsyncram:altsyncram_component\"" {  } { { "soc_system1/synthesis/submodules/ip_ram.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/ip_ram.vhd" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680096633 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_q1\|altsyncram:altsyncram_component " "Instantiated megafunction \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_q1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680096633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680096633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680096633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680096633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680096633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680096633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680096633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680096633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680096633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680096633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680096633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680096633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680096633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680096633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680096633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680096633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680096633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680096633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680096633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680096633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680096633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680096633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680096633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680096633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 2048 " "Parameter \"numwords_b\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680096633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680096633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680096633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680096633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680096633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680096633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680096633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680096633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680096633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680096633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680096633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680096633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680096633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680096633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 108 " "Parameter \"width_a\" = \"108\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680096633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 108 " "Parameter \"width_b\" = \"108\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680096633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680096633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680096633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680096633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680096633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 11 " "Parameter \"widthad_b\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680096633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680096633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680096633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680096633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680096633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680096633 ""}  } { { "soc_system1/synthesis/submodules/ip_ram.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/ip_ram.vhd" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620680096633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ppv3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ppv3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ppv3 " "Found entity 1: altsyncram_ppv3" {  } { { "db/altsyncram_ppv3.tdf" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/db/altsyncram_ppv3.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680096725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620680096725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ppv3 soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_q1\|altsyncram:altsyncram_component\|altsyncram_ppv3:auto_generated " "Elaborating entity \"altsyncram_ppv3\" for hierarchy \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_q1\|altsyncram:altsyncram_component\|altsyncram_ppv3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/gabriel/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680096726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ip_ram soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_voxel_q1 " "Elaborating entity \"ip_ram\" for hierarchy \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_voxel_q1\"" {  } { { "soc_system1/synthesis/submodules/slam.vhd" "mem_voxel_q1" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam.vhd" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680096783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_voxel_q1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_voxel_q1\|altsyncram:altsyncram_component\"" {  } { { "soc_system1/synthesis/submodules/ip_ram.vhd" "altsyncram_component" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/ip_ram.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680096795 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_voxel_q1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_voxel_q1\|altsyncram:altsyncram_component\"" {  } { { "soc_system1/synthesis/submodules/ip_ram.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/ip_ram.vhd" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680096813 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_voxel_q1\|altsyncram:altsyncram_component " "Instantiated megafunction \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_voxel_q1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680096813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680096813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680096813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680096813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680096813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680096813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680096813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680096813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680096813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680096813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680096813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680096813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680096813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680096813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680096813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680096813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680096813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680096813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680096813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680096813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680096813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680096813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680096813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680096813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680096813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680096813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680096813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680096813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680096813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680096813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680096813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680096813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680096813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680096813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680096813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680096813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680096813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680096813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 108 " "Parameter \"width_a\" = \"108\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680096813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 108 " "Parameter \"width_b\" = \"108\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680096813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680096813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680096813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680096813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680096813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680096813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680096813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680096813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680096813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680096813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680096813 ""}  } { { "soc_system1/synthesis/submodules/ip_ram.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/ip_ram.vhd" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620680096813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3kv3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3kv3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3kv3 " "Found entity 1: altsyncram_3kv3" {  } { { "db/altsyncram_3kv3.tdf" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/db/altsyncram_3kv3.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680096904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620680096904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3kv3 soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_voxel_q1\|altsyncram:altsyncram_component\|altsyncram_3kv3:auto_generated " "Elaborating entity \"altsyncram_3kv3\" for hierarchy \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_voxel_q1\|altsyncram:altsyncram_component\|altsyncram_3kv3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/gabriel/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680096905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ip_ram soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_map " "Elaborating entity \"ip_ram\" for hierarchy \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_map\"" {  } { { "soc_system1/synthesis/submodules/slam.vhd" "mem_map" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam.vhd" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680096965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_map\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_map\|altsyncram:altsyncram_component\"" {  } { { "soc_system1/synthesis/submodules/ip_ram.vhd" "altsyncram_component" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/ip_ram.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680096997 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_map\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_map\|altsyncram:altsyncram_component\"" {  } { { "soc_system1/synthesis/submodules/ip_ram.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/ip_ram.vhd" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680097017 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_map\|altsyncram:altsyncram_component " "Instantiated megafunction \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_map\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680097017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680097017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680097017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680097017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680097017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680097017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680097017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680097017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680097017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680097017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680097017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680097017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680097017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680097017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680097017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680097017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680097017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680097017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680097017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680097017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680097017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680097017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680097017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680097017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 8192 " "Parameter \"numwords_b\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680097017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680097017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680097017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680097017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680097017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680097017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680097017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680097017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680097017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680097017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680097017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680097017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680097017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680097017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 108 " "Parameter \"width_a\" = \"108\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680097017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 108 " "Parameter \"width_b\" = \"108\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680097017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680097017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680097017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680097017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680097017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 13 " "Parameter \"widthad_b\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680097017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680097017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680097017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680097017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680097017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680097017 ""}  } { { "soc_system1/synthesis/submodules/ip_ram.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/ip_ram.vhd" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620680097017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9qv3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9qv3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9qv3 " "Found entity 1: altsyncram_9qv3" {  } { { "db/altsyncram_9qv3.tdf" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/db/altsyncram_9qv3.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680097109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620680097109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9qv3 soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_map\|altsyncram:altsyncram_component\|altsyncram_9qv3:auto_generated " "Elaborating entity \"altsyncram_9qv3\" for hierarchy \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_map\|altsyncram:altsyncram_component\|altsyncram_9qv3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/gabriel/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680097110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "quadrant_scatter soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|quadrant_scatter:quadrant_scatter_module " "Elaborating entity \"quadrant_scatter\" for hierarchy \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|quadrant_scatter:quadrant_scatter_module\"" {  } { { "soc_system1/synthesis/submodules/slam.vhd" "quadrant_scatter_module" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam.vhd" 330 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680097124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scatter_control_fsm soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|quadrant_scatter:quadrant_scatter_module\|scatter_control_fsm:control_fsm " "Elaborating entity \"scatter_control_fsm\" for hierarchy \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|quadrant_scatter:quadrant_scatter_module\|scatter_control_fsm:control_fsm\"" {  } { { "soc_system1/synthesis/submodules/quadrant_scatter.vhd" "control_fsm" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/quadrant_scatter.vhd" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680097131 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_addr_s scatter_control_fsm.vhd(193) " "VHDL Process Statement warning at scatter_control_fsm.vhd(193): signal \"rd_addr_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "soc_system1/synthesis/submodules/scatter_control_fsm.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/scatter_control_fsm.vhd" 193 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620680097134 "|DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|quadrant_scatter:quadrant_scatter_module|scatter_control_fsm:control_fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wr_addr_q1_s scatter_control_fsm.vhd(245) " "VHDL Process Statement warning at scatter_control_fsm.vhd(245): signal \"wr_addr_q1_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "soc_system1/synthesis/submodules/scatter_control_fsm.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/scatter_control_fsm.vhd" 245 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620680097134 "|DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|quadrant_scatter:quadrant_scatter_module|scatter_control_fsm:control_fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wr_addr_q2_s scatter_control_fsm.vhd(246) " "VHDL Process Statement warning at scatter_control_fsm.vhd(246): signal \"wr_addr_q2_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "soc_system1/synthesis/submodules/scatter_control_fsm.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/scatter_control_fsm.vhd" 246 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620680097134 "|DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|quadrant_scatter:quadrant_scatter_module|scatter_control_fsm:control_fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wr_addr_q3_s scatter_control_fsm.vhd(247) " "VHDL Process Statement warning at scatter_control_fsm.vhd(247): signal \"wr_addr_q3_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "soc_system1/synthesis/submodules/scatter_control_fsm.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/scatter_control_fsm.vhd" 247 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620680097134 "|DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|quadrant_scatter:quadrant_scatter_module|scatter_control_fsm:control_fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wr_addr_q4_s scatter_control_fsm.vhd(248) " "VHDL Process Statement warning at scatter_control_fsm.vhd(248): signal \"wr_addr_q4_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "soc_system1/synthesis/submodules/scatter_control_fsm.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/scatter_control_fsm.vhd" 248 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620680097134 "|DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|quadrant_scatter:quadrant_scatter_module|scatter_control_fsm:control_fsm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_register soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|quadrant_scatter:quadrant_scatter_module\|scatter_control_fsm:control_fsm\|my_register:regSize " "Elaborating entity \"my_register\" for hierarchy \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|quadrant_scatter:quadrant_scatter_module\|scatter_control_fsm:control_fsm\|my_register:regSize\"" {  } { { "soc_system1/synthesis/submodules/scatter_control_fsm.vhd" "regSize" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/scatter_control_fsm.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680097137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_register_unsigned soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|quadrant_scatter:quadrant_scatter_module\|scatter_control_fsm:control_fsm\|my_register_unsigned:inc_rd_counter_register " "Elaborating entity \"my_register_unsigned\" for hierarchy \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|quadrant_scatter:quadrant_scatter_module\|scatter_control_fsm:control_fsm\|my_register_unsigned:inc_rd_counter_register\"" {  } { { "soc_system1/synthesis/submodules/scatter_control_fsm.vhd" "inc_rd_counter_register" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/scatter_control_fsm.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680097142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scale_convert2int soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|quadrant_scatter:quadrant_scatter_module\|scale_convert2int:scale_n_convert2int_X " "Elaborating entity \"scale_convert2int\" for hierarchy \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|quadrant_scatter:quadrant_scatter_module\|scale_convert2int:scale_n_convert2int_X\"" {  } { { "soc_system1/synthesis/submodules/quadrant_scatter.vhd" "scale_n_convert2int_X" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/quadrant_scatter.vhd" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680097147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "float_multiplier soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|quadrant_scatter:quadrant_scatter_module\|scale_convert2int:scale_n_convert2int_X\|float_multiplier:FP_MULTIPLIER " "Elaborating entity \"float_multiplier\" for hierarchy \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|quadrant_scatter:quadrant_scatter_module\|scale_convert2int:scale_n_convert2int_X\|float_multiplier:FP_MULTIPLIER\"" {  } { { "soc_system1/synthesis/submodules/scale_convert2int.vhd" "FP_MULTIPLIER" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/scale_convert2int.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680097154 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "result_s float_multiplier.vhd(135) " "VHDL Process Statement warning at float_multiplier.vhd(135): signal \"result_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "soc_system1/synthesis/submodules/float_multiplier.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/float_multiplier.vhd" 135 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620680097158 "|DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|quadrant_scatter:quadrant_scatter_module|scale_convert2int:scale_n_convert2int_X|float_multiplier:FP_MULTIPLIER"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_float_mult soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|quadrant_scatter:quadrant_scatter_module\|scale_convert2int:scale_n_convert2int_X\|float_multiplier:FP_MULTIPLIER\|alt_float_mult:altfp_mult " "Elaborating entity \"alt_float_mult\" for hierarchy \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|quadrant_scatter:quadrant_scatter_module\|scale_convert2int:scale_n_convert2int_X\|float_multiplier:FP_MULTIPLIER\|alt_float_mult:altfp_mult\"" {  } { { "soc_system1/synthesis/submodules/float_multiplier.vhd" "altfp_mult" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/float_multiplier.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680097162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_float_mult_altfp_mult_tmo soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|quadrant_scatter:quadrant_scatter_module\|scale_convert2int:scale_n_convert2int_X\|float_multiplier:FP_MULTIPLIER\|alt_float_mult:altfp_mult\|alt_float_mult_altfp_mult_tmo:alt_float_mult_altfp_mult_tmo_component " "Elaborating entity \"alt_float_mult_altfp_mult_tmo\" for hierarchy \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|quadrant_scatter:quadrant_scatter_module\|scale_convert2int:scale_n_convert2int_X\|float_multiplier:FP_MULTIPLIER\|alt_float_mult:altfp_mult\|alt_float_mult_altfp_mult_tmo:alt_float_mult_altfp_mult_tmo_component\"" {  } { { "soc_system1/synthesis/submodules/alt_float_mult.vhd" "alt_float_mult_altfp_mult_tmo_component" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_float_mult.vhd" 1453 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680097167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|quadrant_scatter:quadrant_scatter_module\|scale_convert2int:scale_n_convert2int_X\|float_multiplier:FP_MULTIPLIER\|alt_float_mult:altfp_mult\|alt_float_mult_altfp_mult_tmo:alt_float_mult_altfp_mult_tmo_component\|lpm_add_sub:exp_add_adder " "Elaborating entity \"lpm_add_sub\" for hierarchy \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|quadrant_scatter:quadrant_scatter_module\|scale_convert2int:scale_n_convert2int_X\|float_multiplier:FP_MULTIPLIER\|alt_float_mult:altfp_mult\|alt_float_mult_altfp_mult_tmo:alt_float_mult_altfp_mult_tmo_component\|lpm_add_sub:exp_add_adder\"" {  } { { "soc_system1/synthesis/submodules/alt_float_mult.vhd" "exp_add_adder" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_float_mult.vhd" 1292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680097230 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|quadrant_scatter:quadrant_scatter_module\|scale_convert2int:scale_n_convert2int_X\|float_multiplier:FP_MULTIPLIER\|alt_float_mult:altfp_mult\|alt_float_mult_altfp_mult_tmo:alt_float_mult_altfp_mult_tmo_component\|lpm_add_sub:exp_add_adder " "Elaborated megafunction instantiation \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|quadrant_scatter:quadrant_scatter_module\|scale_convert2int:scale_n_convert2int_X\|float_multiplier:FP_MULTIPLIER\|alt_float_mult:altfp_mult\|alt_float_mult_altfp_mult_tmo:alt_float_mult_altfp_mult_tmo_component\|lpm_add_sub:exp_add_adder\"" {  } { { "soc_system1/synthesis/submodules/alt_float_mult.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_float_mult.vhd" 1292 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680097242 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|quadrant_scatter:quadrant_scatter_module\|scale_convert2int:scale_n_convert2int_X\|float_multiplier:FP_MULTIPLIER\|alt_float_mult:altfp_mult\|alt_float_mult_altfp_mult_tmo:alt_float_mult_altfp_mult_tmo_component\|lpm_add_sub:exp_add_adder " "Instantiated megafunction \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|quadrant_scatter:quadrant_scatter_module\|scale_convert2int:scale_n_convert2int_X\|float_multiplier:FP_MULTIPLIER\|alt_float_mult:altfp_mult\|alt_float_mult_altfp_mult_tmo:alt_float_mult_altfp_mult_tmo_component\|lpm_add_sub:exp_add_adder\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680097242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680097242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680097242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680097242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680097242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680097242 ""}  } { { "soc_system1/synthesis/submodules/alt_float_mult.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_float_mult.vhd" 1292 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620680097242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_odi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_odi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_odi " "Found entity 1: add_sub_odi" {  } { { "db/add_sub_odi.tdf" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/db/add_sub_odi.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680097304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620680097304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_odi soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|quadrant_scatter:quadrant_scatter_module\|scale_convert2int:scale_n_convert2int_X\|float_multiplier:FP_MULTIPLIER\|alt_float_mult:altfp_mult\|alt_float_mult_altfp_mult_tmo:alt_float_mult_altfp_mult_tmo_component\|lpm_add_sub:exp_add_adder\|add_sub_odi:auto_generated " "Elaborating entity \"add_sub_odi\" for hierarchy \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|quadrant_scatter:quadrant_scatter_module\|scale_convert2int:scale_n_convert2int_X\|float_multiplier:FP_MULTIPLIER\|alt_float_mult:altfp_mult\|alt_float_mult_altfp_mult_tmo:alt_float_mult_altfp_mult_tmo_component\|lpm_add_sub:exp_add_adder\|add_sub_odi:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/gabriel/intelFPGA_lite/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680097306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|quadrant_scatter:quadrant_scatter_module\|scale_convert2int:scale_n_convert2int_X\|float_multiplier:FP_MULTIPLIER\|alt_float_mult:altfp_mult\|alt_float_mult_altfp_mult_tmo:alt_float_mult_altfp_mult_tmo_component\|lpm_add_sub:exp_adj_adder " "Elaborating entity \"lpm_add_sub\" for hierarchy \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|quadrant_scatter:quadrant_scatter_module\|scale_convert2int:scale_n_convert2int_X\|float_multiplier:FP_MULTIPLIER\|alt_float_mult:altfp_mult\|alt_float_mult_altfp_mult_tmo:alt_float_mult_altfp_mult_tmo_component\|lpm_add_sub:exp_adj_adder\"" {  } { { "soc_system1/synthesis/submodules/alt_float_mult.vhd" "exp_adj_adder" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_float_mult.vhd" 1323 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680097361 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|quadrant_scatter:quadrant_scatter_module\|scale_convert2int:scale_n_convert2int_X\|float_multiplier:FP_MULTIPLIER\|alt_float_mult:altfp_mult\|alt_float_mult_altfp_mult_tmo:alt_float_mult_altfp_mult_tmo_component\|lpm_add_sub:exp_adj_adder " "Elaborated megafunction instantiation \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|quadrant_scatter:quadrant_scatter_module\|scale_convert2int:scale_n_convert2int_X\|float_multiplier:FP_MULTIPLIER\|alt_float_mult:altfp_mult\|alt_float_mult_altfp_mult_tmo:alt_float_mult_altfp_mult_tmo_component\|lpm_add_sub:exp_adj_adder\"" {  } { { "soc_system1/synthesis/submodules/alt_float_mult.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_float_mult.vhd" 1323 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680097363 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|quadrant_scatter:quadrant_scatter_module\|scale_convert2int:scale_n_convert2int_X\|float_multiplier:FP_MULTIPLIER\|alt_float_mult:altfp_mult\|alt_float_mult_altfp_mult_tmo:alt_float_mult_altfp_mult_tmo_component\|lpm_add_sub:exp_adj_adder " "Instantiated megafunction \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|quadrant_scatter:quadrant_scatter_module\|scale_convert2int:scale_n_convert2int_X\|float_multiplier:FP_MULTIPLIER\|alt_float_mult:altfp_mult\|alt_float_mult_altfp_mult_tmo:alt_float_mult_altfp_mult_tmo_component\|lpm_add_sub:exp_adj_adder\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680097364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680097364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680097364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 10 " "Parameter \"LPM_WIDTH\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680097364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680097364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680097364 ""}  } { { "soc_system1/synthesis/submodules/alt_float_mult.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_float_mult.vhd" 1323 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620680097364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_4ug.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_4ug.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_4ug " "Found entity 1: add_sub_4ug" {  } { { "db/add_sub_4ug.tdf" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/db/add_sub_4ug.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680097422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620680097422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_4ug soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|quadrant_scatter:quadrant_scatter_module\|scale_convert2int:scale_n_convert2int_X\|float_multiplier:FP_MULTIPLIER\|alt_float_mult:altfp_mult\|alt_float_mult_altfp_mult_tmo:alt_float_mult_altfp_mult_tmo_component\|lpm_add_sub:exp_adj_adder\|add_sub_4ug:auto_generated " "Elaborating entity \"add_sub_4ug\" for hierarchy \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|quadrant_scatter:quadrant_scatter_module\|scale_convert2int:scale_n_convert2int_X\|float_multiplier:FP_MULTIPLIER\|alt_float_mult:altfp_mult\|alt_float_mult_altfp_mult_tmo:alt_float_mult_altfp_mult_tmo_component\|lpm_add_sub:exp_adj_adder\|add_sub_4ug:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/gabriel/intelFPGA_lite/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680097424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|quadrant_scatter:quadrant_scatter_module\|scale_convert2int:scale_n_convert2int_X\|float_multiplier:FP_MULTIPLIER\|alt_float_mult:altfp_mult\|alt_float_mult_altfp_mult_tmo:alt_float_mult_altfp_mult_tmo_component\|lpm_add_sub:exp_bias_subtr " "Elaborating entity \"lpm_add_sub\" for hierarchy \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|quadrant_scatter:quadrant_scatter_module\|scale_convert2int:scale_n_convert2int_X\|float_multiplier:FP_MULTIPLIER\|alt_float_mult:altfp_mult\|alt_float_mult_altfp_mult_tmo:alt_float_mult_altfp_mult_tmo_component\|lpm_add_sub:exp_bias_subtr\"" {  } { { "soc_system1/synthesis/submodules/alt_float_mult.vhd" "exp_bias_subtr" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_float_mult.vhd" 1335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680097437 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|quadrant_scatter:quadrant_scatter_module\|scale_convert2int:scale_n_convert2int_X\|float_multiplier:FP_MULTIPLIER\|alt_float_mult:altfp_mult\|alt_float_mult_altfp_mult_tmo:alt_float_mult_altfp_mult_tmo_component\|lpm_add_sub:exp_bias_subtr " "Elaborated megafunction instantiation \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|quadrant_scatter:quadrant_scatter_module\|scale_convert2int:scale_n_convert2int_X\|float_multiplier:FP_MULTIPLIER\|alt_float_mult:altfp_mult\|alt_float_mult_altfp_mult_tmo:alt_float_mult_altfp_mult_tmo_component\|lpm_add_sub:exp_bias_subtr\"" {  } { { "soc_system1/synthesis/submodules/alt_float_mult.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_float_mult.vhd" 1335 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680097439 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|quadrant_scatter:quadrant_scatter_module\|scale_convert2int:scale_n_convert2int_X\|float_multiplier:FP_MULTIPLIER\|alt_float_mult:altfp_mult\|alt_float_mult_altfp_mult_tmo:alt_float_mult_altfp_mult_tmo_component\|lpm_add_sub:exp_bias_subtr " "Instantiated megafunction \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|quadrant_scatter:quadrant_scatter_module\|scale_convert2int:scale_n_convert2int_X\|float_multiplier:FP_MULTIPLIER\|alt_float_mult:altfp_mult\|alt_float_mult_altfp_mult_tmo:alt_float_mult_altfp_mult_tmo_component\|lpm_add_sub:exp_bias_subtr\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680097439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680097439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680097439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 10 " "Parameter \"LPM_WIDTH\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680097439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680097439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680097439 ""}  } { { "soc_system1/synthesis/submodules/alt_float_mult.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_float_mult.vhd" 1335 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620680097439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_idg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_idg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_idg " "Found entity 1: add_sub_idg" {  } { { "db/add_sub_idg.tdf" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/db/add_sub_idg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680097500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620680097500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_idg soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|quadrant_scatter:quadrant_scatter_module\|scale_convert2int:scale_n_convert2int_X\|float_multiplier:FP_MULTIPLIER\|alt_float_mult:altfp_mult\|alt_float_mult_altfp_mult_tmo:alt_float_mult_altfp_mult_tmo_component\|lpm_add_sub:exp_bias_subtr\|add_sub_idg:auto_generated " "Elaborating entity \"add_sub_idg\" for hierarchy \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|quadrant_scatter:quadrant_scatter_module\|scale_convert2int:scale_n_convert2int_X\|float_multiplier:FP_MULTIPLIER\|alt_float_mult:altfp_mult\|alt_float_mult_altfp_mult_tmo:alt_float_mult_altfp_mult_tmo_component\|lpm_add_sub:exp_bias_subtr\|add_sub_idg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/gabriel/intelFPGA_lite/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680097501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|quadrant_scatter:quadrant_scatter_module\|scale_convert2int:scale_n_convert2int_X\|float_multiplier:FP_MULTIPLIER\|alt_float_mult:altfp_mult\|alt_float_mult_altfp_mult_tmo:alt_float_mult_altfp_mult_tmo_component\|lpm_add_sub:man_round_adder " "Elaborating entity \"lpm_add_sub\" for hierarchy \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|quadrant_scatter:quadrant_scatter_module\|scale_convert2int:scale_n_convert2int_X\|float_multiplier:FP_MULTIPLIER\|alt_float_mult:altfp_mult\|alt_float_mult_altfp_mult_tmo:alt_float_mult_altfp_mult_tmo_component\|lpm_add_sub:man_round_adder\"" {  } { { "soc_system1/synthesis/submodules/alt_float_mult.vhd" "man_round_adder" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_float_mult.vhd" 1349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680097509 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|quadrant_scatter:quadrant_scatter_module\|scale_convert2int:scale_n_convert2int_X\|float_multiplier:FP_MULTIPLIER\|alt_float_mult:altfp_mult\|alt_float_mult_altfp_mult_tmo:alt_float_mult_altfp_mult_tmo_component\|lpm_add_sub:man_round_adder " "Elaborated megafunction instantiation \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|quadrant_scatter:quadrant_scatter_module\|scale_convert2int:scale_n_convert2int_X\|float_multiplier:FP_MULTIPLIER\|alt_float_mult:altfp_mult\|alt_float_mult_altfp_mult_tmo:alt_float_mult_altfp_mult_tmo_component\|lpm_add_sub:man_round_adder\"" {  } { { "soc_system1/synthesis/submodules/alt_float_mult.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_float_mult.vhd" 1349 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680097511 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|quadrant_scatter:quadrant_scatter_module\|scale_convert2int:scale_n_convert2int_X\|float_multiplier:FP_MULTIPLIER\|alt_float_mult:altfp_mult\|alt_float_mult_altfp_mult_tmo:alt_float_mult_altfp_mult_tmo_component\|lpm_add_sub:man_round_adder " "Instantiated megafunction \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|quadrant_scatter:quadrant_scatter_module\|scale_convert2int:scale_n_convert2int_X\|float_multiplier:FP_MULTIPLIER\|alt_float_mult:altfp_mult\|alt_float_mult_altfp_mult_tmo:alt_float_mult_altfp_mult_tmo_component\|lpm_add_sub:man_round_adder\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680097511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680097511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680097511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 25 " "Parameter \"LPM_WIDTH\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680097511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680097511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680097511 ""}  } { { "soc_system1/synthesis/submodules/alt_float_mult.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_float_mult.vhd" 1349 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620680097511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_gjg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_gjg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_gjg " "Found entity 1: add_sub_gjg" {  } { { "db/add_sub_gjg.tdf" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/db/add_sub_gjg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680097569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620680097569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_gjg soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|quadrant_scatter:quadrant_scatter_module\|scale_convert2int:scale_n_convert2int_X\|float_multiplier:FP_MULTIPLIER\|alt_float_mult:altfp_mult\|alt_float_mult_altfp_mult_tmo:alt_float_mult_altfp_mult_tmo_component\|lpm_add_sub:man_round_adder\|add_sub_gjg:auto_generated " "Elaborating entity \"add_sub_gjg\" for hierarchy \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|quadrant_scatter:quadrant_scatter_module\|scale_convert2int:scale_n_convert2int_X\|float_multiplier:FP_MULTIPLIER\|alt_float_mult:altfp_mult\|alt_float_mult_altfp_mult_tmo:alt_float_mult_altfp_mult_tmo_component\|lpm_add_sub:man_round_adder\|add_sub_gjg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/gabriel/intelFPGA_lite/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680097571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|quadrant_scatter:quadrant_scatter_module\|scale_convert2int:scale_n_convert2int_X\|float_multiplier:FP_MULTIPLIER\|alt_float_mult:altfp_mult\|alt_float_mult_altfp_mult_tmo:alt_float_mult_altfp_mult_tmo_component\|lpm_mult:man_product2_mult " "Elaborating entity \"lpm_mult\" for hierarchy \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|quadrant_scatter:quadrant_scatter_module\|scale_convert2int:scale_n_convert2int_X\|float_multiplier:FP_MULTIPLIER\|alt_float_mult:altfp_mult\|alt_float_mult_altfp_mult_tmo:alt_float_mult_altfp_mult_tmo_component\|lpm_mult:man_product2_mult\"" {  } { { "soc_system1/synthesis/submodules/alt_float_mult.vhd" "man_product2_mult" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_float_mult.vhd" 1394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680097648 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|quadrant_scatter:quadrant_scatter_module\|scale_convert2int:scale_n_convert2int_X\|float_multiplier:FP_MULTIPLIER\|alt_float_mult:altfp_mult\|alt_float_mult_altfp_mult_tmo:alt_float_mult_altfp_mult_tmo_component\|lpm_mult:man_product2_mult " "Elaborated megafunction instantiation \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|quadrant_scatter:quadrant_scatter_module\|scale_convert2int:scale_n_convert2int_X\|float_multiplier:FP_MULTIPLIER\|alt_float_mult:altfp_mult\|alt_float_mult_altfp_mult_tmo:alt_float_mult_altfp_mult_tmo_component\|lpm_mult:man_product2_mult\"" {  } { { "soc_system1/synthesis/submodules/alt_float_mult.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_float_mult.vhd" 1394 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680097652 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|quadrant_scatter:quadrant_scatter_module\|scale_convert2int:scale_n_convert2int_X\|float_multiplier:FP_MULTIPLIER\|alt_float_mult:altfp_mult\|alt_float_mult_altfp_mult_tmo:alt_float_mult_altfp_mult_tmo_component\|lpm_mult:man_product2_mult " "Instantiated megafunction \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|quadrant_scatter:quadrant_scatter_module\|scale_convert2int:scale_n_convert2int_X\|float_multiplier:FP_MULTIPLIER\|alt_float_mult:altfp_mult\|alt_float_mult_altfp_mult_tmo:alt_float_mult_altfp_mult_tmo_component\|lpm_mult:man_product2_mult\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 2 " "Parameter \"LPM_PIPELINE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680097652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680097652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 24 " "Parameter \"LPM_WIDTHA\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680097652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 24 " "Parameter \"LPM_WIDTHB\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680097652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 48 " "Parameter \"LPM_WIDTHP\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680097652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680097652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"lpm_hint\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680097652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680097652 ""}  } { { "soc_system1/synthesis/submodules/alt_float_mult.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_float_mult.vhd" 1394 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620680097652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_6ct.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_6ct.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_6ct " "Found entity 1: mult_6ct" {  } { { "db/mult_6ct.v" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/db/mult_6ct.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680097716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620680097716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_6ct soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|quadrant_scatter:quadrant_scatter_module\|scale_convert2int:scale_n_convert2int_X\|float_multiplier:FP_MULTIPLIER\|alt_float_mult:altfp_mult\|alt_float_mult_altfp_mult_tmo:alt_float_mult_altfp_mult_tmo_component\|lpm_mult:man_product2_mult\|mult_6ct:auto_generated " "Elaborating entity \"mult_6ct\" for hierarchy \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|quadrant_scatter:quadrant_scatter_module\|scale_convert2int:scale_n_convert2int_X\|float_multiplier:FP_MULTIPLIER\|alt_float_mult:altfp_mult\|alt_float_mult_altfp_mult_tmo:alt_float_mult_altfp_mult_tmo_component\|lpm_mult:man_product2_mult\|mult_6ct:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "/home/gabriel/intelFPGA_lite/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680097719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tiny_counter soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|quadrant_scatter:quadrant_scatter_module\|scale_convert2int:scale_n_convert2int_X\|float_multiplier:FP_MULTIPLIER\|tiny_counter:COUNTER " "Elaborating entity \"tiny_counter\" for hierarchy \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|quadrant_scatter:quadrant_scatter_module\|scale_convert2int:scale_n_convert2int_X\|float_multiplier:FP_MULTIPLIER\|tiny_counter:COUNTER\"" {  } { { "soc_system1/synthesis/submodules/float_multiplier.vhd" "COUNTER" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/float_multiplier.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680097733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "float2int soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|quadrant_scatter:quadrant_scatter_module\|scale_convert2int:scale_n_convert2int_X\|float2int:FP2INT_CONVERTER " "Elaborating entity \"float2int\" for hierarchy \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|quadrant_scatter:quadrant_scatter_module\|scale_convert2int:scale_n_convert2int_X\|float2int:FP2INT_CONVERTER\"" {  } { { "soc_system1/synthesis/submodules/scale_convert2int.vhd" "FP2INT_CONVERTER" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/scale_convert2int.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680097737 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "result_s float2int.vhd(133) " "VHDL Process Statement warning at float2int.vhd(133): signal \"result_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "soc_system1/synthesis/submodules/float2int.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/float2int.vhd" 133 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620680097740 "|DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|quadrant_scatter:quadrant_scatter_module|scale_convert2int:scale_n_convert2int_X|float2int:FP2INT_CONVERTER"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_float2int_convert soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|quadrant_scatter:quadrant_scatter_module\|scale_convert2int:scale_n_convert2int_X\|float2int:FP2INT_CONVERTER\|alt_float2int_convert:float2int_module " "Elaborating entity \"alt_float2int_convert\" for hierarchy \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|quadrant_scatter:quadrant_scatter_module\|scale_convert2int:scale_n_convert2int_X\|float2int:FP2INT_CONVERTER\|alt_float2int_convert:float2int_module\"" {  } { { "soc_system1/synthesis/submodules/float2int.vhd" "float2int_module" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/float2int.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680097742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_float2int_convert_altfp_convert_1un soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|quadrant_scatter:quadrant_scatter_module\|scale_convert2int:scale_n_convert2int_X\|float2int:FP2INT_CONVERTER\|alt_float2int_convert:float2int_module\|alt_float2int_convert_altfp_convert_1un:alt_float2int_convert_altfp_convert_1un_component " "Elaborating entity \"alt_float2int_convert_altfp_convert_1un\" for hierarchy \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|quadrant_scatter:quadrant_scatter_module\|scale_convert2int:scale_n_convert2int_X\|float2int:FP2INT_CONVERTER\|alt_float2int_convert:float2int_module\|alt_float2int_convert_altfp_convert_1un:alt_float2int_convert_altfp_convert_1un_component\"" {  } { { "soc_system1/synthesis/submodules/alt_float2int_convert.vhd" "alt_float2int_convert_altfp_convert_1un_component" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_float2int_convert.vhd" 1780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680097746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_float2int_convert_altbarrel_shift_kof soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|quadrant_scatter:quadrant_scatter_module\|scale_convert2int:scale_n_convert2int_X\|float2int:FP2INT_CONVERTER\|alt_float2int_convert:float2int_module\|alt_float2int_convert_altfp_convert_1un:alt_float2int_convert_altfp_convert_1un_component\|alt_float2int_convert_altbarrel_shift_kof:altbarrel_shift6 " "Elaborating entity \"alt_float2int_convert_altbarrel_shift_kof\" for hierarchy \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|quadrant_scatter:quadrant_scatter_module\|scale_convert2int:scale_n_convert2int_X\|float2int:FP2INT_CONVERTER\|alt_float2int_convert:float2int_module\|alt_float2int_convert_altfp_convert_1un:alt_float2int_convert_altfp_convert_1un_component\|alt_float2int_convert_altbarrel_shift_kof:altbarrel_shift6\"" {  } { { "soc_system1/synthesis/submodules/alt_float2int_convert.vhd" "altbarrel_shift6" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_float2int_convert.vhd" 1261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680097755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|quadrant_scatter:quadrant_scatter_module\|scale_convert2int:scale_n_convert2int_X\|float2int:FP2INT_CONVERTER\|alt_float2int_convert:float2int_module\|alt_float2int_convert_altfp_convert_1un:alt_float2int_convert_altfp_convert_1un_component\|lpm_add_sub:add_sub4 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|quadrant_scatter:quadrant_scatter_module\|scale_convert2int:scale_n_convert2int_X\|float2int:FP2INT_CONVERTER\|alt_float2int_convert:float2int_module\|alt_float2int_convert_altfp_convert_1un:alt_float2int_convert_altfp_convert_1un_component\|lpm_add_sub:add_sub4\"" {  } { { "soc_system1/synthesis/submodules/alt_float2int_convert.vhd" "add_sub4" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_float2int_convert.vhd" 1632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680097769 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|quadrant_scatter:quadrant_scatter_module\|scale_convert2int:scale_n_convert2int_X\|float2int:FP2INT_CONVERTER\|alt_float2int_convert:float2int_module\|alt_float2int_convert_altfp_convert_1un:alt_float2int_convert_altfp_convert_1un_component\|lpm_add_sub:add_sub4 " "Elaborated megafunction instantiation \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|quadrant_scatter:quadrant_scatter_module\|scale_convert2int:scale_n_convert2int_X\|float2int:FP2INT_CONVERTER\|alt_float2int_convert:float2int_module\|alt_float2int_convert_altfp_convert_1un:alt_float2int_convert_altfp_convert_1un_component\|lpm_add_sub:add_sub4\"" {  } { { "soc_system1/synthesis/submodules/alt_float2int_convert.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_float2int_convert.vhd" 1632 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680097772 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|quadrant_scatter:quadrant_scatter_module\|scale_convert2int:scale_n_convert2int_X\|float2int:FP2INT_CONVERTER\|alt_float2int_convert:float2int_module\|alt_float2int_convert_altfp_convert_1un:alt_float2int_convert_altfp_convert_1un_component\|lpm_add_sub:add_sub4 " "Instantiated megafunction \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|quadrant_scatter:quadrant_scatter_module\|scale_convert2int:scale_n_convert2int_X\|float2int:FP2INT_CONVERTER\|alt_float2int_convert:float2int_module\|alt_float2int_convert_altfp_convert_1un:alt_float2int_convert_altfp_convert_1un_component\|lpm_add_sub:add_sub4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680097773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680097773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680097773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680097773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680097773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680097773 ""}  } { { "soc_system1/synthesis/submodules/alt_float2int_convert.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_float2int_convert.vhd" 1632 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620680097773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_dri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_dri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_dri " "Found entity 1: add_sub_dri" {  } { { "db/add_sub_dri.tdf" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/db/add_sub_dri.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680097834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620680097834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_dri soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|quadrant_scatter:quadrant_scatter_module\|scale_convert2int:scale_n_convert2int_X\|float2int:FP2INT_CONVERTER\|alt_float2int_convert:float2int_module\|alt_float2int_convert_altfp_convert_1un:alt_float2int_convert_altfp_convert_1un_component\|lpm_add_sub:add_sub4\|add_sub_dri:auto_generated " "Elaborating entity \"add_sub_dri\" for hierarchy \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|quadrant_scatter:quadrant_scatter_module\|scale_convert2int:scale_n_convert2int_X\|float2int:FP2INT_CONVERTER\|alt_float2int_convert:float2int_module\|alt_float2int_convert_altfp_convert_1un:alt_float2int_convert_altfp_convert_1un_component\|lpm_add_sub:add_sub4\|add_sub_dri:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/gabriel/intelFPGA_lite/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680097836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|quadrant_scatter:quadrant_scatter_module\|scale_convert2int:scale_n_convert2int_X\|float2int:FP2INT_CONVERTER\|alt_float2int_convert:float2int_module\|alt_float2int_convert_altfp_convert_1un:alt_float2int_convert_altfp_convert_1un_component\|lpm_add_sub:add_sub5 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|quadrant_scatter:quadrant_scatter_module\|scale_convert2int:scale_n_convert2int_X\|float2int:FP2INT_CONVERTER\|alt_float2int_convert:float2int_module\|alt_float2int_convert_altfp_convert_1un:alt_float2int_convert_altfp_convert_1un_component\|lpm_add_sub:add_sub5\"" {  } { { "soc_system1/synthesis/submodules/alt_float2int_convert.vhd" "add_sub5" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_float2int_convert.vhd" 1644 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680097847 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|quadrant_scatter:quadrant_scatter_module\|scale_convert2int:scale_n_convert2int_X\|float2int:FP2INT_CONVERTER\|alt_float2int_convert:float2int_module\|alt_float2int_convert_altfp_convert_1un:alt_float2int_convert_altfp_convert_1un_component\|lpm_add_sub:add_sub5 " "Elaborated megafunction instantiation \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|quadrant_scatter:quadrant_scatter_module\|scale_convert2int:scale_n_convert2int_X\|float2int:FP2INT_CONVERTER\|alt_float2int_convert:float2int_module\|alt_float2int_convert_altfp_convert_1un:alt_float2int_convert_altfp_convert_1un_component\|lpm_add_sub:add_sub5\"" {  } { { "soc_system1/synthesis/submodules/alt_float2int_convert.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_float2int_convert.vhd" 1644 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680097849 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|quadrant_scatter:quadrant_scatter_module\|scale_convert2int:scale_n_convert2int_X\|float2int:FP2INT_CONVERTER\|alt_float2int_convert:float2int_module\|alt_float2int_convert_altfp_convert_1un:alt_float2int_convert_altfp_convert_1un_component\|lpm_add_sub:add_sub5 " "Instantiated megafunction \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|quadrant_scatter:quadrant_scatter_module\|scale_convert2int:scale_n_convert2int_X\|float2int:FP2INT_CONVERTER\|alt_float2int_convert:float2int_module\|alt_float2int_convert_altfp_convert_1un:alt_float2int_convert_altfp_convert_1un_component\|lpm_add_sub:add_sub5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680097849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680097849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680097849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 6 " "Parameter \"LPM_WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680097849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680097849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680097849 ""}  } { { "soc_system1/synthesis/submodules/alt_float2int_convert.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_float2int_convert.vhd" 1644 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620680097849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_aqi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_aqi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_aqi " "Found entity 1: add_sub_aqi" {  } { { "db/add_sub_aqi.tdf" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/db/add_sub_aqi.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680097917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620680097917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_aqi soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|quadrant_scatter:quadrant_scatter_module\|scale_convert2int:scale_n_convert2int_X\|float2int:FP2INT_CONVERTER\|alt_float2int_convert:float2int_module\|alt_float2int_convert_altfp_convert_1un:alt_float2int_convert_altfp_convert_1un_component\|lpm_add_sub:add_sub5\|add_sub_aqi:auto_generated " "Elaborating entity \"add_sub_aqi\" for hierarchy \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|quadrant_scatter:quadrant_scatter_module\|scale_convert2int:scale_n_convert2int_X\|float2int:FP2INT_CONVERTER\|alt_float2int_convert:float2int_module\|alt_float2int_convert_altfp_convert_1un:alt_float2int_convert_altfp_convert_1un_component\|lpm_add_sub:add_sub5\|add_sub_aqi:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/gabriel/intelFPGA_lite/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680097918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|quadrant_scatter:quadrant_scatter_module\|scale_convert2int:scale_n_convert2int_X\|float2int:FP2INT_CONVERTER\|alt_float2int_convert:float2int_module\|alt_float2int_convert_altfp_convert_1un:alt_float2int_convert_altfp_convert_1un_component\|lpm_add_sub:add_sub7 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|quadrant_scatter:quadrant_scatter_module\|scale_convert2int:scale_n_convert2int_X\|float2int:FP2INT_CONVERTER\|alt_float2int_convert:float2int_module\|alt_float2int_convert_altfp_convert_1un:alt_float2int_convert_altfp_convert_1un_component\|lpm_add_sub:add_sub7\"" {  } { { "soc_system1/synthesis/submodules/alt_float2int_convert.vhd" "add_sub7" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_float2int_convert.vhd" 1656 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680097926 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|quadrant_scatter:quadrant_scatter_module\|scale_convert2int:scale_n_convert2int_X\|float2int:FP2INT_CONVERTER\|alt_float2int_convert:float2int_module\|alt_float2int_convert_altfp_convert_1un:alt_float2int_convert_altfp_convert_1un_component\|lpm_add_sub:add_sub7 " "Elaborated megafunction instantiation \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|quadrant_scatter:quadrant_scatter_module\|scale_convert2int:scale_n_convert2int_X\|float2int:FP2INT_CONVERTER\|alt_float2int_convert:float2int_module\|alt_float2int_convert_altfp_convert_1un:alt_float2int_convert_altfp_convert_1un_component\|lpm_add_sub:add_sub7\"" {  } { { "soc_system1/synthesis/submodules/alt_float2int_convert.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_float2int_convert.vhd" 1656 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680097928 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|quadrant_scatter:quadrant_scatter_module\|scale_convert2int:scale_n_convert2int_X\|float2int:FP2INT_CONVERTER\|alt_float2int_convert:float2int_module\|alt_float2int_convert_altfp_convert_1un:alt_float2int_convert_altfp_convert_1un_component\|lpm_add_sub:add_sub7 " "Instantiated megafunction \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|quadrant_scatter:quadrant_scatter_module\|scale_convert2int:scale_n_convert2int_X\|float2int:FP2INT_CONVERTER\|alt_float2int_convert:float2int_module\|alt_float2int_convert_altfp_convert_1un:alt_float2int_convert_altfp_convert_1un_component\|lpm_add_sub:add_sub7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680097928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680097928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680097928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 31 " "Parameter \"LPM_WIDTH\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680097928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680097928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680097928 ""}  } { { "soc_system1/synthesis/submodules/alt_float2int_convert.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_float2int_convert.vhd" 1656 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620680097928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_jaj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_jaj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_jaj " "Found entity 1: add_sub_jaj" {  } { { "db/add_sub_jaj.tdf" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/db/add_sub_jaj.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680097978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620680097978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_jaj soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|quadrant_scatter:quadrant_scatter_module\|scale_convert2int:scale_n_convert2int_X\|float2int:FP2INT_CONVERTER\|alt_float2int_convert:float2int_module\|alt_float2int_convert_altfp_convert_1un:alt_float2int_convert_altfp_convert_1un_component\|lpm_add_sub:add_sub7\|add_sub_jaj:auto_generated " "Elaborating entity \"add_sub_jaj\" for hierarchy \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|quadrant_scatter:quadrant_scatter_module\|scale_convert2int:scale_n_convert2int_X\|float2int:FP2INT_CONVERTER\|alt_float2int_convert:float2int_module\|alt_float2int_convert_altfp_convert_1un:alt_float2int_convert_altfp_convert_1un_component\|lpm_add_sub:add_sub7\|add_sub_jaj:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/gabriel/intelFPGA_lite/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680097979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|quadrant_scatter:quadrant_scatter_module\|scale_convert2int:scale_n_convert2int_X\|float2int:FP2INT_CONVERTER\|alt_float2int_convert:float2int_module\|alt_float2int_convert_altfp_convert_1un:alt_float2int_convert_altfp_convert_1un_component\|lpm_add_sub:add_sub8 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|quadrant_scatter:quadrant_scatter_module\|scale_convert2int:scale_n_convert2int_X\|float2int:FP2INT_CONVERTER\|alt_float2int_convert:float2int_module\|alt_float2int_convert_altfp_convert_1un:alt_float2int_convert_altfp_convert_1un_component\|lpm_add_sub:add_sub8\"" {  } { { "soc_system1/synthesis/submodules/alt_float2int_convert.vhd" "add_sub8" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_float2int_convert.vhd" 1676 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680097989 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|quadrant_scatter:quadrant_scatter_module\|scale_convert2int:scale_n_convert2int_X\|float2int:FP2INT_CONVERTER\|alt_float2int_convert:float2int_module\|alt_float2int_convert_altfp_convert_1un:alt_float2int_convert_altfp_convert_1un_component\|lpm_add_sub:add_sub8 " "Elaborated megafunction instantiation \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|quadrant_scatter:quadrant_scatter_module\|scale_convert2int:scale_n_convert2int_X\|float2int:FP2INT_CONVERTER\|alt_float2int_convert:float2int_module\|alt_float2int_convert_altfp_convert_1un:alt_float2int_convert_altfp_convert_1un_component\|lpm_add_sub:add_sub8\"" {  } { { "soc_system1/synthesis/submodules/alt_float2int_convert.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_float2int_convert.vhd" 1676 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680097991 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|quadrant_scatter:quadrant_scatter_module\|scale_convert2int:scale_n_convert2int_X\|float2int:FP2INT_CONVERTER\|alt_float2int_convert:float2int_module\|alt_float2int_convert_altfp_convert_1un:alt_float2int_convert_altfp_convert_1un_component\|lpm_add_sub:add_sub8 " "Instantiated megafunction \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|quadrant_scatter:quadrant_scatter_module\|scale_convert2int:scale_n_convert2int_X\|float2int:FP2INT_CONVERTER\|alt_float2int_convert:float2int_module\|alt_float2int_convert_altfp_convert_1un:alt_float2int_convert_altfp_convert_1un_component\|lpm_add_sub:add_sub8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680097992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680097992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680097992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 15 " "Parameter \"LPM_WIDTH\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680097992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680097992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680097992 ""}  } { { "soc_system1/synthesis/submodules/alt_float2int_convert.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_float2int_convert.vhd" 1676 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620680097992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_laj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_laj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_laj " "Found entity 1: add_sub_laj" {  } { { "db/add_sub_laj.tdf" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/db/add_sub_laj.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680098043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620680098043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_laj soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|quadrant_scatter:quadrant_scatter_module\|scale_convert2int:scale_n_convert2int_X\|float2int:FP2INT_CONVERTER\|alt_float2int_convert:float2int_module\|alt_float2int_convert_altfp_convert_1un:alt_float2int_convert_altfp_convert_1un_component\|lpm_add_sub:add_sub8\|add_sub_laj:auto_generated " "Elaborating entity \"add_sub_laj\" for hierarchy \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|quadrant_scatter:quadrant_scatter_module\|scale_convert2int:scale_n_convert2int_X\|float2int:FP2INT_CONVERTER\|alt_float2int_convert:float2int_module\|alt_float2int_convert_altfp_convert_1un:alt_float2int_convert_altfp_convert_1un_component\|lpm_add_sub:add_sub8\|add_sub_laj:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/gabriel/intelFPGA_lite/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680098044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|quadrant_scatter:quadrant_scatter_module\|scale_convert2int:scale_n_convert2int_X\|float2int:FP2INT_CONVERTER\|alt_float2int_convert:float2int_module\|alt_float2int_convert_altfp_convert_1un:alt_float2int_convert_altfp_convert_1un_component\|lpm_add_sub:add_sub9 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|quadrant_scatter:quadrant_scatter_module\|scale_convert2int:scale_n_convert2int_X\|float2int:FP2INT_CONVERTER\|alt_float2int_convert:float2int_module\|alt_float2int_convert_altfp_convert_1un:alt_float2int_convert_altfp_convert_1un_component\|lpm_add_sub:add_sub9\"" {  } { { "soc_system1/synthesis/submodules/alt_float2int_convert.vhd" "add_sub9" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_float2int_convert.vhd" 1689 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680098053 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|quadrant_scatter:quadrant_scatter_module\|scale_convert2int:scale_n_convert2int_X\|float2int:FP2INT_CONVERTER\|alt_float2int_convert:float2int_module\|alt_float2int_convert_altfp_convert_1un:alt_float2int_convert_altfp_convert_1un_component\|lpm_add_sub:add_sub9 " "Elaborated megafunction instantiation \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|quadrant_scatter:quadrant_scatter_module\|scale_convert2int:scale_n_convert2int_X\|float2int:FP2INT_CONVERTER\|alt_float2int_convert:float2int_module\|alt_float2int_convert_altfp_convert_1un:alt_float2int_convert_altfp_convert_1un_component\|lpm_add_sub:add_sub9\"" {  } { { "soc_system1/synthesis/submodules/alt_float2int_convert.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_float2int_convert.vhd" 1689 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680098055 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|quadrant_scatter:quadrant_scatter_module\|scale_convert2int:scale_n_convert2int_X\|float2int:FP2INT_CONVERTER\|alt_float2int_convert:float2int_module\|alt_float2int_convert_altfp_convert_1un:alt_float2int_convert_altfp_convert_1un_component\|lpm_add_sub:add_sub9 " "Instantiated megafunction \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|quadrant_scatter:quadrant_scatter_module\|scale_convert2int:scale_n_convert2int_X\|float2int:FP2INT_CONVERTER\|alt_float2int_convert:float2int_module\|alt_float2int_convert_altfp_convert_1un:alt_float2int_convert_altfp_convert_1un_component\|lpm_add_sub:add_sub9\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680098056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680098056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680098056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680098056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680098056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680098056 ""}  } { { "soc_system1/synthesis/submodules/alt_float2int_convert.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_float2int_convert.vhd" 1689 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620680098056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_rri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_rri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_rri " "Found entity 1: add_sub_rri" {  } { { "db/add_sub_rri.tdf" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/db/add_sub_rri.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680098107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620680098107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_rri soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|quadrant_scatter:quadrant_scatter_module\|scale_convert2int:scale_n_convert2int_X\|float2int:FP2INT_CONVERTER\|alt_float2int_convert:float2int_module\|alt_float2int_convert_altfp_convert_1un:alt_float2int_convert_altfp_convert_1un_component\|lpm_add_sub:add_sub9\|add_sub_rri:auto_generated " "Elaborating entity \"add_sub_rri\" for hierarchy \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|quadrant_scatter:quadrant_scatter_module\|scale_convert2int:scale_n_convert2int_X\|float2int:FP2INT_CONVERTER\|alt_float2int_convert:float2int_module\|alt_float2int_convert_altfp_convert_1un:alt_float2int_convert_altfp_convert_1un_component\|lpm_add_sub:add_sub9\|add_sub_rri:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/gabriel/intelFPGA_lite/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680098109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|quadrant_scatter:quadrant_scatter_module\|scale_convert2int:scale_n_convert2int_X\|float2int:FP2INT_CONVERTER\|alt_float2int_convert:float2int_module\|alt_float2int_convert_altfp_convert_1un:alt_float2int_convert_altfp_convert_1un_component\|lpm_compare:cmpr1 " "Elaborating entity \"lpm_compare\" for hierarchy \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|quadrant_scatter:quadrant_scatter_module\|scale_convert2int:scale_n_convert2int_X\|float2int:FP2INT_CONVERTER\|alt_float2int_convert:float2int_module\|alt_float2int_convert_altfp_convert_1un:alt_float2int_convert_altfp_convert_1un_component\|lpm_compare:cmpr1\"" {  } { { "soc_system1/synthesis/submodules/alt_float2int_convert.vhd" "cmpr1" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_float2int_convert.vhd" 1700 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680098128 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|quadrant_scatter:quadrant_scatter_module\|scale_convert2int:scale_n_convert2int_X\|float2int:FP2INT_CONVERTER\|alt_float2int_convert:float2int_module\|alt_float2int_convert_altfp_convert_1un:alt_float2int_convert_altfp_convert_1un_component\|lpm_compare:cmpr1 " "Elaborated megafunction instantiation \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|quadrant_scatter:quadrant_scatter_module\|scale_convert2int:scale_n_convert2int_X\|float2int:FP2INT_CONVERTER\|alt_float2int_convert:float2int_module\|alt_float2int_convert_altfp_convert_1un:alt_float2int_convert_altfp_convert_1un_component\|lpm_compare:cmpr1\"" {  } { { "soc_system1/synthesis/submodules/alt_float2int_convert.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_float2int_convert.vhd" 1700 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680098130 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|quadrant_scatter:quadrant_scatter_module\|scale_convert2int:scale_n_convert2int_X\|float2int:FP2INT_CONVERTER\|alt_float2int_convert:float2int_module\|alt_float2int_convert_altfp_convert_1un:alt_float2int_convert_altfp_convert_1un_component\|lpm_compare:cmpr1 " "Instantiated megafunction \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|quadrant_scatter:quadrant_scatter_module\|scale_convert2int:scale_n_convert2int_X\|float2int:FP2INT_CONVERTER\|alt_float2int_convert:float2int_module\|alt_float2int_convert_altfp_convert_1un:alt_float2int_convert_altfp_convert_1un_component\|lpm_compare:cmpr1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680098130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680098130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680098130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680098130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680098130 ""}  } { { "soc_system1/synthesis/submodules/alt_float2int_convert.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_float2int_convert.vhd" 1700 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620680098130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_65i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_65i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_65i " "Found entity 1: cmpr_65i" {  } { { "db/cmpr_65i.tdf" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/db/cmpr_65i.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680098198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620680098198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_65i soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|quadrant_scatter:quadrant_scatter_module\|scale_convert2int:scale_n_convert2int_X\|float2int:FP2INT_CONVERTER\|alt_float2int_convert:float2int_module\|alt_float2int_convert_altfp_convert_1un:alt_float2int_convert_altfp_convert_1un_component\|lpm_compare:cmpr1\|cmpr_65i:auto_generated " "Elaborating entity \"cmpr_65i\" for hierarchy \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|quadrant_scatter:quadrant_scatter_module\|scale_convert2int:scale_n_convert2int_X\|float2int:FP2INT_CONVERTER\|alt_float2int_convert:float2int_module\|alt_float2int_convert_altfp_convert_1un:alt_float2int_convert_altfp_convert_1un_component\|lpm_compare:cmpr1\|cmpr_65i:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "/home/gabriel/intelFPGA_lite/17.0/quartus/libraries/megafunctions/lpm_compare.tdf" 281 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680098200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|quadrant_scatter:quadrant_scatter_module\|scale_convert2int:scale_n_convert2int_X\|float2int:FP2INT_CONVERTER\|alt_float2int_convert:float2int_module\|alt_float2int_convert_altfp_convert_1un:alt_float2int_convert_altfp_convert_1un_component\|lpm_compare:cmpr2 " "Elaborating entity \"lpm_compare\" for hierarchy \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|quadrant_scatter:quadrant_scatter_module\|scale_convert2int:scale_n_convert2int_X\|float2int:FP2INT_CONVERTER\|alt_float2int_convert:float2int_module\|alt_float2int_convert_altfp_convert_1un:alt_float2int_convert_altfp_convert_1un_component\|lpm_compare:cmpr2\"" {  } { { "soc_system1/synthesis/submodules/alt_float2int_convert.vhd" "cmpr2" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_float2int_convert.vhd" 1711 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680098209 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|quadrant_scatter:quadrant_scatter_module\|scale_convert2int:scale_n_convert2int_X\|float2int:FP2INT_CONVERTER\|alt_float2int_convert:float2int_module\|alt_float2int_convert_altfp_convert_1un:alt_float2int_convert_altfp_convert_1un_component\|lpm_compare:cmpr2 " "Elaborated megafunction instantiation \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|quadrant_scatter:quadrant_scatter_module\|scale_convert2int:scale_n_convert2int_X\|float2int:FP2INT_CONVERTER\|alt_float2int_convert:float2int_module\|alt_float2int_convert_altfp_convert_1un:alt_float2int_convert_altfp_convert_1un_component\|lpm_compare:cmpr2\"" {  } { { "soc_system1/synthesis/submodules/alt_float2int_convert.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_float2int_convert.vhd" 1711 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680098210 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|quadrant_scatter:quadrant_scatter_module\|scale_convert2int:scale_n_convert2int_X\|float2int:FP2INT_CONVERTER\|alt_float2int_convert:float2int_module\|alt_float2int_convert_altfp_convert_1un:alt_float2int_convert_altfp_convert_1un_component\|lpm_compare:cmpr2 " "Instantiated megafunction \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|quadrant_scatter:quadrant_scatter_module\|scale_convert2int:scale_n_convert2int_X\|float2int:FP2INT_CONVERTER\|alt_float2int_convert:float2int_module\|alt_float2int_convert_altfp_convert_1un:alt_float2int_convert_altfp_convert_1un_component\|lpm_compare:cmpr2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680098211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680098211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680098211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680098211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680098211 ""}  } { { "soc_system1/synthesis/submodules/alt_float2int_convert.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_float2int_convert.vhd" 1711 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620680098211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_sqh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_sqh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_sqh " "Found entity 1: cmpr_sqh" {  } { { "db/cmpr_sqh.tdf" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/db/cmpr_sqh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680098274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620680098274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_sqh soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|quadrant_scatter:quadrant_scatter_module\|scale_convert2int:scale_n_convert2int_X\|float2int:FP2INT_CONVERTER\|alt_float2int_convert:float2int_module\|alt_float2int_convert_altfp_convert_1un:alt_float2int_convert_altfp_convert_1un_component\|lpm_compare:cmpr2\|cmpr_sqh:auto_generated " "Elaborating entity \"cmpr_sqh\" for hierarchy \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|quadrant_scatter:quadrant_scatter_module\|scale_convert2int:scale_n_convert2int_X\|float2int:FP2INT_CONVERTER\|alt_float2int_convert:float2int_module\|alt_float2int_convert_altfp_convert_1un:alt_float2int_convert_altfp_convert_1un_component\|lpm_compare:cmpr2\|cmpr_sqh:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "/home/gabriel/intelFPGA_lite/17.0/quartus/libraries/megafunctions/lpm_compare.tdf" 281 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680098275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|quadrant_scatter:quadrant_scatter_module\|scale_convert2int:scale_n_convert2int_X\|float2int:FP2INT_CONVERTER\|alt_float2int_convert:float2int_module\|alt_float2int_convert_altfp_convert_1un:alt_float2int_convert_altfp_convert_1un_component\|lpm_compare:cmpr3 " "Elaborating entity \"lpm_compare\" for hierarchy \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|quadrant_scatter:quadrant_scatter_module\|scale_convert2int:scale_n_convert2int_X\|float2int:FP2INT_CONVERTER\|alt_float2int_convert:float2int_module\|alt_float2int_convert_altfp_convert_1un:alt_float2int_convert_altfp_convert_1un_component\|lpm_compare:cmpr3\"" {  } { { "soc_system1/synthesis/submodules/alt_float2int_convert.vhd" "cmpr3" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_float2int_convert.vhd" 1721 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680098283 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|quadrant_scatter:quadrant_scatter_module\|scale_convert2int:scale_n_convert2int_X\|float2int:FP2INT_CONVERTER\|alt_float2int_convert:float2int_module\|alt_float2int_convert_altfp_convert_1un:alt_float2int_convert_altfp_convert_1un_component\|lpm_compare:cmpr3 " "Elaborated megafunction instantiation \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|quadrant_scatter:quadrant_scatter_module\|scale_convert2int:scale_n_convert2int_X\|float2int:FP2INT_CONVERTER\|alt_float2int_convert:float2int_module\|alt_float2int_convert_altfp_convert_1un:alt_float2int_convert_altfp_convert_1un_component\|lpm_compare:cmpr3\"" {  } { { "soc_system1/synthesis/submodules/alt_float2int_convert.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_float2int_convert.vhd" 1721 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680098286 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|quadrant_scatter:quadrant_scatter_module\|scale_convert2int:scale_n_convert2int_X\|float2int:FP2INT_CONVERTER\|alt_float2int_convert:float2int_module\|alt_float2int_convert_altfp_convert_1un:alt_float2int_convert_altfp_convert_1un_component\|lpm_compare:cmpr3 " "Instantiated megafunction \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|quadrant_scatter:quadrant_scatter_module\|scale_convert2int:scale_n_convert2int_X\|float2int:FP2INT_CONVERTER\|alt_float2int_convert:float2int_module\|alt_float2int_convert_altfp_convert_1un:alt_float2int_convert_altfp_convert_1un_component\|lpm_compare:cmpr3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680098286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680098286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680098286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680098286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680098286 ""}  } { { "soc_system1/synthesis/submodules/alt_float2int_convert.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_float2int_convert.vhd" 1721 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620680098286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_3rh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_3rh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_3rh " "Found entity 1: cmpr_3rh" {  } { { "db/cmpr_3rh.tdf" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/db/cmpr_3rh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680098338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620680098338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_3rh soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|quadrant_scatter:quadrant_scatter_module\|scale_convert2int:scale_n_convert2int_X\|float2int:FP2INT_CONVERTER\|alt_float2int_convert:float2int_module\|alt_float2int_convert_altfp_convert_1un:alt_float2int_convert_altfp_convert_1un_component\|lpm_compare:cmpr3\|cmpr_3rh:auto_generated " "Elaborating entity \"cmpr_3rh\" for hierarchy \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|quadrant_scatter:quadrant_scatter_module\|scale_convert2int:scale_n_convert2int_X\|float2int:FP2INT_CONVERTER\|alt_float2int_convert:float2int_module\|alt_float2int_convert_altfp_convert_1un:alt_float2int_convert_altfp_convert_1un_component\|lpm_compare:cmpr3\|cmpr_3rh:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "/home/gabriel/intelFPGA_lite/17.0/quartus/libraries/megafunctions/lpm_compare.tdf" 281 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680098340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|quadrant_scatter:quadrant_scatter_module\|scale_convert2int:scale_n_convert2int_X\|float2int:FP2INT_CONVERTER\|alt_float2int_convert:float2int_module\|alt_float2int_convert_altfp_convert_1un:alt_float2int_convert_altfp_convert_1un_component\|lpm_compare:max_shift_compare " "Elaborating entity \"lpm_compare\" for hierarchy \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|quadrant_scatter:quadrant_scatter_module\|scale_convert2int:scale_n_convert2int_X\|float2int:FP2INT_CONVERTER\|alt_float2int_convert:float2int_module\|alt_float2int_convert_altfp_convert_1un:alt_float2int_convert_altfp_convert_1un_component\|lpm_compare:max_shift_compare\"" {  } { { "soc_system1/synthesis/submodules/alt_float2int_convert.vhd" "max_shift_compare" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_float2int_convert.vhd" 1731 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680098347 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|quadrant_scatter:quadrant_scatter_module\|scale_convert2int:scale_n_convert2int_X\|float2int:FP2INT_CONVERTER\|alt_float2int_convert:float2int_module\|alt_float2int_convert_altfp_convert_1un:alt_float2int_convert_altfp_convert_1un_component\|lpm_compare:max_shift_compare " "Elaborated megafunction instantiation \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|quadrant_scatter:quadrant_scatter_module\|scale_convert2int:scale_n_convert2int_X\|float2int:FP2INT_CONVERTER\|alt_float2int_convert:float2int_module\|alt_float2int_convert_altfp_convert_1un:alt_float2int_convert_altfp_convert_1un_component\|lpm_compare:max_shift_compare\"" {  } { { "soc_system1/synthesis/submodules/alt_float2int_convert.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_float2int_convert.vhd" 1731 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680098349 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|quadrant_scatter:quadrant_scatter_module\|scale_convert2int:scale_n_convert2int_X\|float2int:FP2INT_CONVERTER\|alt_float2int_convert:float2int_module\|alt_float2int_convert_altfp_convert_1un:alt_float2int_convert_altfp_convert_1un_component\|lpm_compare:max_shift_compare " "Instantiated megafunction \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|quadrant_scatter:quadrant_scatter_module\|scale_convert2int:scale_n_convert2int_X\|float2int:FP2INT_CONVERTER\|alt_float2int_convert:float2int_module\|alt_float2int_convert_altfp_convert_1un:alt_float2int_convert_altfp_convert_1un_component\|lpm_compare:max_shift_compare\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680098349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680098349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 6 " "Parameter \"LPM_WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680098349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680098349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680098349 ""}  } { { "soc_system1/synthesis/submodules/alt_float2int_convert.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_float2int_convert.vhd" 1731 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620680098349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_tqh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_tqh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_tqh " "Found entity 1: cmpr_tqh" {  } { { "db/cmpr_tqh.tdf" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/db/cmpr_tqh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680098406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620680098406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_tqh soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|quadrant_scatter:quadrant_scatter_module\|scale_convert2int:scale_n_convert2int_X\|float2int:FP2INT_CONVERTER\|alt_float2int_convert:float2int_module\|alt_float2int_convert_altfp_convert_1un:alt_float2int_convert_altfp_convert_1un_component\|lpm_compare:max_shift_compare\|cmpr_tqh:auto_generated " "Elaborating entity \"cmpr_tqh\" for hierarchy \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|quadrant_scatter:quadrant_scatter_module\|scale_convert2int:scale_n_convert2int_X\|float2int:FP2INT_CONVERTER\|alt_float2int_convert:float2int_module\|alt_float2int_convert_altfp_convert_1un:alt_float2int_convert_altfp_convert_1un_component\|lpm_compare:max_shift_compare\|cmpr_tqh:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "/home/gabriel/intelFPGA_lite/17.0/quartus/libraries/megafunctions/lpm_compare.tdf" 281 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680098407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tiny_counter soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|quadrant_scatter:quadrant_scatter_module\|scale_convert2int:scale_n_convert2int_X\|float2int:FP2INT_CONVERTER\|tiny_counter:COUNTER " "Elaborating entity \"tiny_counter\" for hierarchy \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|quadrant_scatter:quadrant_scatter_module\|scale_convert2int:scale_n_convert2int_X\|float2int:FP2INT_CONVERTER\|tiny_counter:COUNTER\"" {  } { { "soc_system1/synthesis/submodules/float2int.vhd" "COUNTER" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/float2int.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680098414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_register soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|quadrant_scatter:quadrant_scatter_module\|my_register:int_X_register " "Elaborating entity \"my_register\" for hierarchy \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|quadrant_scatter:quadrant_scatter_module\|my_register:int_X_register\"" {  } { { "soc_system1/synthesis/submodules/quadrant_scatter.vhd" "int_X_register" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/quadrant_scatter.vhd" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680098718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "quadrant_selector soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|quadrant_scatter:quadrant_scatter_module\|quadrant_selector:quadrant_selector_module " "Elaborating entity \"quadrant_selector\" for hierarchy \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|quadrant_scatter:quadrant_scatter_module\|quadrant_selector:quadrant_selector_module\"" {  } { { "soc_system1/synthesis/submodules/quadrant_scatter.vhd" "quadrant_selector_module" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/quadrant_scatter.vhd" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680098959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nBitcomparator soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|quadrant_scatter:quadrant_scatter_module\|quadrant_selector:quadrant_selector_module\|nBitcomparator:x_comparator " "Elaborating entity \"nBitcomparator\" for hierarchy \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|quadrant_scatter:quadrant_scatter_module\|quadrant_selector:quadrant_selector_module\|nBitcomparator:x_comparator\"" {  } { { "soc_system1/synthesis/submodules/quadrant_selector.vhd" "x_comparator" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/quadrant_selector.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680098964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "quadrant_selector_logic soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|quadrant_scatter:quadrant_scatter_module\|quadrant_selector:quadrant_selector_module\|quadrant_selector_logic:quad_selector_logic " "Elaborating entity \"quadrant_selector_logic\" for hierarchy \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|quadrant_scatter:quadrant_scatter_module\|quadrant_selector:quadrant_selector_module\|quadrant_selector_logic:quad_selector_logic\"" {  } { { "soc_system1/synthesis/submodules/quadrant_selector.vhd" "quad_selector_logic" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/quadrant_selector.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680098972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_register soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|quadrant_scatter:quadrant_scatter_module\|my_register:size_q1_register " "Elaborating entity \"my_register\" for hierarchy \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|quadrant_scatter:quadrant_scatter_module\|my_register:size_q1_register\"" {  } { { "soc_system1/synthesis/submodules/quadrant_scatter.vhd" "size_q1_register" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/quadrant_scatter.vhd" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680098980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "voxel_filter soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|voxel_filter:voxel_filter_module " "Elaborating entity \"voxel_filter\" for hierarchy \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|voxel_filter:voxel_filter_module\"" {  } { { "soc_system1/synthesis/submodules/slam.vhd" "voxel_filter_module" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam.vhd" 357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680099025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "voxel_quadrant soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|voxel_filter:voxel_filter_module\|voxel_quadrant:voxel_filter_q1 " "Elaborating entity \"voxel_quadrant\" for hierarchy \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|voxel_filter:voxel_filter_module\|voxel_quadrant:voxel_filter_q1\"" {  } { { "soc_system1/synthesis/submodules/voxel_filter.vhd" "voxel_filter_q1" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/voxel_filter.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680099556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "voxel_fsm soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|voxel_filter:voxel_filter_module\|voxel_quadrant:voxel_filter_q1\|voxel_fsm:control_fsm " "Elaborating entity \"voxel_fsm\" for hierarchy \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|voxel_filter:voxel_filter_module\|voxel_quadrant:voxel_filter_q1\|voxel_fsm:control_fsm\"" {  } { { "soc_system1/synthesis/submodules/voxel_quadrant.vhd" "control_fsm" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/voxel_quadrant.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680099569 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_s voxel_fsm.vhd(284) " "VHDL Process Statement warning at voxel_fsm.vhd(284): signal \"i_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "soc_system1/synthesis/submodules/voxel_fsm.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/voxel_fsm.vhd" 284 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620680099652 "|DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|voxel_filter:voxel_filter_module|voxel_quadrant:voxel_filter_q1|voxel_fsm:control_fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "max_tick_i_sero voxel_fsm.vhd(329) " "VHDL Process Statement warning at voxel_fsm.vhd(329): signal \"max_tick_i_sero\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "soc_system1/synthesis/submodules/voxel_fsm.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/voxel_fsm.vhd" 329 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620680099652 "|DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|voxel_filter:voxel_filter_module|voxel_quadrant:voxel_filter_q1|voxel_fsm:control_fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_s voxel_fsm.vhd(332) " "VHDL Process Statement warning at voxel_fsm.vhd(332): signal \"i_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "soc_system1/synthesis/submodules/voxel_fsm.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/voxel_fsm.vhd" 332 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620680099652 "|DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|voxel_filter:voxel_filter_module|voxel_quadrant:voxel_filter_q1|voxel_fsm:control_fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_s voxel_fsm.vhd(444) " "VHDL Process Statement warning at voxel_fsm.vhd(444): signal \"i_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "soc_system1/synthesis/submodules/voxel_fsm.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/voxel_fsm.vhd" 444 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620680099652 "|DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|voxel_filter:voxel_filter_module|voxel_quadrant:voxel_filter_q1|voxel_fsm:control_fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "j_s voxel_fsm.vhd(448) " "VHDL Process Statement warning at voxel_fsm.vhd(448): signal \"j_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "soc_system1/synthesis/submodules/voxel_fsm.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/voxel_fsm.vhd" 448 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620680099652 "|DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|voxel_filter:voxel_filter_module|voxel_quadrant:voxel_filter_q1|voxel_fsm:control_fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "j_s voxel_fsm.vhd(493) " "VHDL Process Statement warning at voxel_fsm.vhd(493): signal \"j_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "soc_system1/synthesis/submodules/voxel_fsm.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/voxel_fsm.vhd" 493 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620680099652 "|DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|voxel_filter:voxel_filter_module|voxel_quadrant:voxel_filter_q1|voxel_fsm:control_fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "j_s voxel_fsm.vhd(520) " "VHDL Process Statement warning at voxel_fsm.vhd(520): signal \"j_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "soc_system1/synthesis/submodules/voxel_fsm.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/voxel_fsm.vhd" 520 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620680099653 "|DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|voxel_filter:voxel_filter_module|voxel_quadrant:voxel_filter_q1|voxel_fsm:control_fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "j_s voxel_fsm.vhd(546) " "VHDL Process Statement warning at voxel_fsm.vhd(546): signal \"j_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "soc_system1/synthesis/submodules/voxel_fsm.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/voxel_fsm.vhd" 546 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620680099653 "|DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|voxel_filter:voxel_filter_module|voxel_quadrant:voxel_filter_q1|voxel_fsm:control_fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wr_addr_s voxel_fsm.vhd(581) " "VHDL Process Statement warning at voxel_fsm.vhd(581): signal \"wr_addr_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "soc_system1/synthesis/submodules/voxel_fsm.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/voxel_fsm.vhd" 581 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620680099653 "|DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|voxel_filter:voxel_filter_module|voxel_quadrant:voxel_filter_q1|voxel_fsm:control_fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wr_addr_s voxel_fsm.vhd(605) " "VHDL Process Statement warning at voxel_fsm.vhd(605): signal \"wr_addr_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "soc_system1/synthesis/submodules/voxel_fsm.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/voxel_fsm.vhd" 605 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620680099653 "|DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|voxel_filter:voxel_filter_module|voxel_quadrant:voxel_filter_q1|voxel_fsm:control_fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wr_addr_s voxel_fsm.vhd(629) " "VHDL Process Statement warning at voxel_fsm.vhd(629): signal \"wr_addr_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "soc_system1/synthesis/submodules/voxel_fsm.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/voxel_fsm.vhd" 629 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620680099653 "|DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|voxel_filter:voxel_filter_module|voxel_quadrant:voxel_filter_q1|voxel_fsm:control_fsm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "int_adder soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|voxel_filter:voxel_filter_module\|voxel_quadrant:voxel_filter_q1\|voxel_fsm:control_fsm\|int_adder:adder_size_adjust " "Elaborating entity \"int_adder\" for hierarchy \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|voxel_filter:voxel_filter_module\|voxel_quadrant:voxel_filter_q1\|voxel_fsm:control_fsm\|int_adder:adder_size_adjust\"" {  } { { "soc_system1/synthesis/submodules/voxel_fsm.vhd" "adder_size_adjust" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/voxel_fsm.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680099657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_register soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|voxel_filter:voxel_filter_module\|voxel_quadrant:voxel_filter_q1\|my_register:size_register " "Elaborating entity \"my_register\" for hierarchy \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|voxel_filter:voxel_filter_module\|voxel_quadrant:voxel_filter_q1\|my_register:size_register\"" {  } { { "soc_system1/synthesis/submodules/voxel_quadrant.vhd" "size_register" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/voxel_quadrant.vhd" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680099681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "int_adder soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|voxel_filter:voxel_filter_module\|voxel_quadrant:voxel_filter_q1\|int_adder:adder_voxel_full_saccum_x " "Elaborating entity \"int_adder\" for hierarchy \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|voxel_filter:voxel_filter_module\|voxel_quadrant:voxel_filter_q1\|int_adder:adder_voxel_full_saccum_x\"" {  } { { "soc_system1/synthesis/submodules/voxel_quadrant.vhd" "adder_voxel_full_saccum_x" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/voxel_quadrant.vhd" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680099686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_int_divisor soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|voxel_filter:voxel_filter_module\|voxel_quadrant:voxel_filter_q1\|alt_int_divisor:divisor_x " "Elaborating entity \"alt_int_divisor\" for hierarchy \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|voxel_filter:voxel_filter_module\|voxel_quadrant:voxel_filter_q1\|alt_int_divisor:divisor_x\"" {  } { { "soc_system1/synthesis/submodules/voxel_quadrant.vhd" "divisor_x" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/voxel_quadrant.vhd" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680099697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|voxel_filter:voxel_filter_module\|voxel_quadrant:voxel_filter_q1\|alt_int_divisor:divisor_x\|lpm_divide:LPM_DIVIDE_component " "Elaborating entity \"lpm_divide\" for hierarchy \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|voxel_filter:voxel_filter_module\|voxel_quadrant:voxel_filter_q1\|alt_int_divisor:divisor_x\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "soc_system1/synthesis/submodules/alt_int_divisor.vhd" "LPM_DIVIDE_component" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_int_divisor.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680099796 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|voxel_filter:voxel_filter_module\|voxel_quadrant:voxel_filter_q1\|alt_int_divisor:divisor_x\|lpm_divide:LPM_DIVIDE_component " "Elaborated megafunction instantiation \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|voxel_filter:voxel_filter_module\|voxel_quadrant:voxel_filter_q1\|alt_int_divisor:divisor_x\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "soc_system1/synthesis/submodules/alt_int_divisor.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_int_divisor.vhd" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680099798 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|voxel_filter:voxel_filter_module\|voxel_quadrant:voxel_filter_q1\|alt_int_divisor:divisor_x\|lpm_divide:LPM_DIVIDE_component " "Instantiated megafunction \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|voxel_filter:voxel_filter_module\|voxel_quadrant:voxel_filter_q1\|alt_int_divisor:divisor_x\|lpm_divide:LPM_DIVIDE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_drepresentation SIGNED " "Parameter \"lpm_drepresentation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680099798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint LPM_REMAINDERPOSITIVE=TRUE " "Parameter \"lpm_hint\" = \"LPM_REMAINDERPOSITIVE=TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680099798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_nrepresentation SIGNED " "Parameter \"lpm_nrepresentation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680099798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DIVIDE " "Parameter \"lpm_type\" = \"LPM_DIVIDE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680099798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthd 32 " "Parameter \"lpm_widthd\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680099798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthn 32 " "Parameter \"lpm_widthn\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680099798 ""}  } { { "soc_system1/synthesis/submodules/alt_int_divisor.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_int_divisor.vhd" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620680099798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_cdp.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_cdp.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_cdp " "Found entity 1: lpm_divide_cdp" {  } { { "db/lpm_divide_cdp.tdf" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/db/lpm_divide_cdp.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680099870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620680099870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide_cdp soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|voxel_filter:voxel_filter_module\|voxel_quadrant:voxel_filter_q1\|alt_int_divisor:divisor_x\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_cdp:auto_generated " "Elaborating entity \"lpm_divide_cdp\" for hierarchy \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|voxel_filter:voxel_filter_module\|voxel_quadrant:voxel_filter_q1\|alt_int_divisor:divisor_x\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_cdp:auto_generated\"" {  } { { "lpm_divide.tdf" "auto_generated" { Text "/home/gabriel/intelFPGA_lite/17.0/quartus/libraries/megafunctions/lpm_divide.tdf" 148 9 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680099872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_39h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_39h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_39h " "Found entity 1: sign_div_unsign_39h" {  } { { "db/sign_div_unsign_39h.tdf" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/db/sign_div_unsign_39h.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680099885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620680099885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_div_unsign_39h soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|voxel_filter:voxel_filter_module\|voxel_quadrant:voxel_filter_q1\|alt_int_divisor:divisor_x\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_cdp:auto_generated\|sign_div_unsign_39h:divider " "Elaborating entity \"sign_div_unsign_39h\" for hierarchy \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|voxel_filter:voxel_filter_module\|voxel_quadrant:voxel_filter_q1\|alt_int_divisor:divisor_x\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_cdp:auto_generated\|sign_div_unsign_39h:divider\"" {  } { { "db/lpm_divide_cdp.tdf" "divider" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/db/lpm_divide_cdp.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680099887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_o2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_o2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_o2f " "Found entity 1: alt_u_div_o2f" {  } { { "db/alt_u_div_o2f.tdf" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/db/alt_u_div_o2f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680099994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620680099994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_u_div_o2f soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|voxel_filter:voxel_filter_module\|voxel_quadrant:voxel_filter_q1\|alt_int_divisor:divisor_x\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_cdp:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_o2f:divider " "Elaborating entity \"alt_u_div_o2f\" for hierarchy \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|voxel_filter:voxel_filter_module\|voxel_quadrant:voxel_filter_q1\|alt_int_divisor:divisor_x\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_cdp:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_o2f:divider\"" {  } { { "db/sign_div_unsign_39h.tdf" "divider" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/db/sign_div_unsign_39h.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680099995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "abs_diff soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|voxel_filter:voxel_filter_module\|voxel_quadrant:voxel_filter_q1\|abs_diff:dist_x " "Elaborating entity \"abs_diff\" for hierarchy \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|voxel_filter:voxel_filter_module\|voxel_quadrant:voxel_filter_q1\|abs_diff:dist_x\"" {  } { { "soc_system1/synthesis/submodules/voxel_quadrant.vhd" "dist_x" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/voxel_quadrant.vhd" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680100109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neighbour_detector soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|voxel_filter:voxel_filter_module\|voxel_quadrant:voxel_filter_q1\|neighbour_detector:neighbour_detector_module " "Elaborating entity \"neighbour_detector\" for hierarchy \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|voxel_filter:voxel_filter_module\|voxel_quadrant:voxel_filter_q1\|neighbour_detector:neighbour_detector_module\"" {  } { { "soc_system1/synthesis/submodules/voxel_quadrant.vhd" "neighbour_detector_module" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/voxel_quadrant.vhd" 281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680100119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "voxel_ready_fsm soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|voxel_filter:voxel_filter_module\|voxel_ready_fsm:voxel_ready_logic " "Elaborating entity \"voxel_ready_fsm\" for hierarchy \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|voxel_filter:voxel_filter_module\|voxel_ready_fsm:voxel_ready_logic\"" {  } { { "soc_system1/synthesis/submodules/voxel_filter.vhd" "voxel_ready_logic" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/voxel_filter.vhd" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680100606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "map_handler soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module " "Elaborating entity \"map_handler\" for hierarchy \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\"" {  } { { "soc_system1/synthesis/submodules/slam.vhd" "map_handler_module" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam.vhd" 400 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680100620 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "map_full map_handler.vhd(40) " "VHDL Signal Declaration warning at map_handler.vhd(40): used implicit default value for signal \"map_full\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "soc_system1/synthesis/submodules/map_handler.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/map_handler.vhd" 40 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1620680100947 "|DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_register_unsigned soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|my_register_unsigned:increment_map_size " "Elaborating entity \"my_register_unsigned\" for hierarchy \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|my_register_unsigned:increment_map_size\"" {  } { { "soc_system1/synthesis/submodules/map_handler.vhd" "increment_map_size" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/map_handler.vhd" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680100972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scale_convert2float soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|scale_convert2float:sc2f_x " "Elaborating entity \"scale_convert2float\" for hierarchy \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|scale_convert2float:sc2f_x\"" {  } { { "soc_system1/synthesis/submodules/map_handler.vhd" "sc2f_x" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/map_handler.vhd" 324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680100982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "float_divisor soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|scale_convert2float:sc2f_x\|float_divisor:FP_DIVISOR " "Elaborating entity \"float_divisor\" for hierarchy \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|scale_convert2float:sc2f_x\|float_divisor:FP_DIVISOR\"" {  } { { "soc_system1/synthesis/submodules/scale_convert2float.vhd" "FP_DIVISOR" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/scale_convert2float.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680100988 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "result_s float_divisor.vhd(136) " "VHDL Process Statement warning at float_divisor.vhd(136): signal \"result_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "soc_system1/synthesis/submodules/float_divisor.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/float_divisor.vhd" 136 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620680100992 "|DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_x|float_divisor:FP_DIVISOR"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_float_div soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|scale_convert2float:sc2f_x\|float_divisor:FP_DIVISOR\|alt_float_div:altfp_div " "Elaborating entity \"alt_float_div\" for hierarchy \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|scale_convert2float:sc2f_x\|float_divisor:FP_DIVISOR\|alt_float_div:altfp_div\"" {  } { { "soc_system1/synthesis/submodules/float_divisor.vhd" "altfp_div" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/float_divisor.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680100995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_float_div_altfp_div_i3i soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|scale_convert2float:sc2f_x\|float_divisor:FP_DIVISOR\|alt_float_div:altfp_div\|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component " "Elaborating entity \"alt_float_div_altfp_div_i3i\" for hierarchy \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|scale_convert2float:sc2f_x\|float_divisor:FP_DIVISOR\|alt_float_div:altfp_div\|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component\"" {  } { { "soc_system1/synthesis/submodules/alt_float_div.vhd" "alt_float_div_altfp_div_i3i_component" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_float_div.vhd" 1851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680101002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_float_div_altfp_div_pst_jcf soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|scale_convert2float:sc2f_x\|float_divisor:FP_DIVISOR\|alt_float_div:altfp_div\|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component\|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1 " "Elaborating entity \"alt_float_div_altfp_div_pst_jcf\" for hierarchy \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|scale_convert2float:sc2f_x\|float_divisor:FP_DIVISOR\|alt_float_div:altfp_div\|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component\|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1\"" {  } { { "soc_system1/synthesis/submodules/alt_float_div.vhd" "altfp_div_pst1" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_float_div.vhd" 1801 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680101009 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wire_quotient_process_w_result_range425w alt_float_div.vhd(329) " "Verilog HDL or VHDL warning at alt_float_div.vhd(329): object \"wire_quotient_process_w_result_range425w\" assigned a value but never read" {  } { { "soc_system1/synthesis/submodules/alt_float_div.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_float_div.vhd" 329 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1620680101258 "|DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_x|float_divisor:FP_DIVISOR|alt_float_div:altfp_div|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|scale_convert2float:sc2f_x\|float_divisor:FP_DIVISOR\|alt_float_div:altfp_div\|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component\|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1\|altsyncram:altsyncram3 " "Elaborating entity \"altsyncram\" for hierarchy \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|scale_convert2float:sc2f_x\|float_divisor:FP_DIVISOR\|alt_float_div:altfp_div\|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component\|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1\|altsyncram:altsyncram3\"" {  } { { "soc_system1/synthesis/submodules/alt_float_div.vhd" "altsyncram3" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_float_div.vhd" 1173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680101269 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|scale_convert2float:sc2f_x\|float_divisor:FP_DIVISOR\|alt_float_div:altfp_div\|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component\|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1\|altsyncram:altsyncram3 " "Elaborated megafunction instantiation \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|scale_convert2float:sc2f_x\|float_divisor:FP_DIVISOR\|alt_float_div:altfp_div\|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component\|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1\|altsyncram:altsyncram3\"" {  } { { "soc_system1/synthesis/submodules/alt_float_div.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_float_div.vhd" 1173 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680101288 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|scale_convert2float:sc2f_x\|float_divisor:FP_DIVISOR\|alt_float_div:altfp_div\|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component\|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1\|altsyncram:altsyncram3 " "Instantiated megafunction \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|scale_convert2float:sc2f_x\|float_divisor:FP_DIVISOR\|alt_float_div:altfp_div\|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component\|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1\|altsyncram:altsyncram3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A UNUSED " "Parameter \"ADDRESS_ACLR_A\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680101288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680101288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680101288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTE_SIZE 8 " "Parameter \"BYTE_SIZE\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680101288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_ACLR_A UNUSED " "Parameter \"BYTEENA_ACLR_A\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680101288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_ACLR_B NONE " "Parameter \"BYTEENA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680101288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_REG_B CLOCK1 " "Parameter \"BYTEENA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680101288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_CORE_A USE_INPUT_CLKEN " "Parameter \"CLOCK_ENABLE_CORE_A\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680101288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_CORE_B USE_INPUT_CLKEN " "Parameter \"CLOCK_ENABLE_CORE_B\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680101288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A NORMAL " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680101288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B NORMAL " "Parameter \"CLOCK_ENABLE_INPUT_B\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680101288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_A NORMAL " "Parameter \"CLOCK_ENABLE_OUTPUT_A\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680101288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B NORMAL " "Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680101288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ECC_PIPELINE_STAGE_ENABLED FALSE " "Parameter \"ECC_PIPELINE_STAGE_ENABLED\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680101288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ENABLE_ECC FALSE " "Parameter \"ENABLE_ECC\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680101288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IMPLEMENT_IN_LES OFF " "Parameter \"IMPLEMENT_IN_LES\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680101288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A UNUSED " "Parameter \"INDATA_ACLR_A\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680101288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_B NONE " "Parameter \"INDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680101288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK1 " "Parameter \"INDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680101288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE alt_float_div.hex " "Parameter \"INIT_FILE\" = \"alt_float_div.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680101288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE_LAYOUT PORT_A " "Parameter \"INIT_FILE_LAYOUT\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680101288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMUM_DEPTH 0 " "Parameter \"MAXIMUM_DEPTH\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680101288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 0 " "Parameter \"NUMWORDS_A\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680101288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 0 " "Parameter \"NUMWORDS_B\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680101288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680101288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680101288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680101288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680101288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680101288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_UNINITIALIZED FALSE " "Parameter \"POWER_UP_UNINITIALIZED\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680101288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680101288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_ACLR_B NONE " "Parameter \"RDCONTROL_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680101288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK1 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680101288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS DONT_CARE " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680101288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680101288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680101288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 9 " "Parameter \"WIDTH_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680101288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 1 " "Parameter \"WIDTH_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680101288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_A 1 " "Parameter \"WIDTH_BYTEENA_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680101288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_B 1 " "Parameter \"WIDTH_BYTEENA_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680101288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_ECCSTATUS 3 " "Parameter \"WIDTH_ECCSTATUS\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680101288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680101288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 1 " "Parameter \"WIDTHAD_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680101288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A UNUSED " "Parameter \"WRCONTROL_ACLR_A\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680101288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_B NONE " "Parameter \"WRCONTROL_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680101288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK1 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680101288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Cyclone V " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680101288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680101288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680101288 ""}  } { { "soc_system1/synthesis/submodules/alt_float_div.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_float_div.vhd" 1173 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620680101288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fkr3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fkr3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fkr3 " "Found entity 1: altsyncram_fkr3" {  } { { "db/altsyncram_fkr3.tdf" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/db/altsyncram_fkr3.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680101351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620680101351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fkr3 soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|scale_convert2float:sc2f_x\|float_divisor:FP_DIVISOR\|alt_float_div:altfp_div\|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component\|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1\|altsyncram:altsyncram3\|altsyncram_fkr3:auto_generated " "Elaborating entity \"altsyncram_fkr3\" for hierarchy \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|scale_convert2float:sc2f_x\|float_divisor:FP_DIVISOR\|alt_float_div:altfp_div\|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component\|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1\|altsyncram:altsyncram3\|altsyncram_fkr3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/gabriel/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680101352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|scale_convert2float:sc2f_x\|float_divisor:FP_DIVISOR\|alt_float_div:altfp_div\|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component\|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1\|lpm_add_sub:bias_addition " "Elaborating entity \"lpm_add_sub\" for hierarchy \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|scale_convert2float:sc2f_x\|float_divisor:FP_DIVISOR\|alt_float_div:altfp_div\|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component\|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1\|lpm_add_sub:bias_addition\"" {  } { { "soc_system1/synthesis/submodules/alt_float_div.vhd" "bias_addition" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_float_div.vhd" 1592 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680101368 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|scale_convert2float:sc2f_x\|float_divisor:FP_DIVISOR\|alt_float_div:altfp_div\|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component\|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1\|lpm_add_sub:bias_addition " "Elaborated megafunction instantiation \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|scale_convert2float:sc2f_x\|float_divisor:FP_DIVISOR\|alt_float_div:altfp_div\|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component\|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1\|lpm_add_sub:bias_addition\"" {  } { { "soc_system1/synthesis/submodules/alt_float_div.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_float_div.vhd" 1592 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680101370 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|scale_convert2float:sc2f_x\|float_divisor:FP_DIVISOR\|alt_float_div:altfp_div\|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component\|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1\|lpm_add_sub:bias_addition " "Instantiated megafunction \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|scale_convert2float:sc2f_x\|float_divisor:FP_DIVISOR\|alt_float_div:altfp_div\|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component\|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1\|lpm_add_sub:bias_addition\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680101370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680101370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680101370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680101370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680101370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680101370 ""}  } { { "soc_system1/synthesis/submodules/alt_float_div.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_float_div.vhd" 1592 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620680101370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mhi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mhi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mhi " "Found entity 1: add_sub_mhi" {  } { { "db/add_sub_mhi.tdf" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/db/add_sub_mhi.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680101431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620680101431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_mhi soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|scale_convert2float:sc2f_x\|float_divisor:FP_DIVISOR\|alt_float_div:altfp_div\|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component\|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1\|lpm_add_sub:bias_addition\|add_sub_mhi:auto_generated " "Elaborating entity \"add_sub_mhi\" for hierarchy \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|scale_convert2float:sc2f_x\|float_divisor:FP_DIVISOR\|alt_float_div:altfp_div\|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component\|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1\|lpm_add_sub:bias_addition\|add_sub_mhi:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/gabriel/intelFPGA_lite/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680101433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|scale_convert2float:sc2f_x\|float_divisor:FP_DIVISOR\|alt_float_div:altfp_div\|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component\|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1\|lpm_add_sub:exp_sub " "Elaborating entity \"lpm_add_sub\" for hierarchy \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|scale_convert2float:sc2f_x\|float_divisor:FP_DIVISOR\|alt_float_div:altfp_div\|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component\|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1\|lpm_add_sub:exp_sub\"" {  } { { "soc_system1/synthesis/submodules/alt_float_div.vhd" "exp_sub" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_float_div.vhd" 1608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680101443 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|scale_convert2float:sc2f_x\|float_divisor:FP_DIVISOR\|alt_float_div:altfp_div\|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component\|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1\|lpm_add_sub:exp_sub " "Elaborated megafunction instantiation \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|scale_convert2float:sc2f_x\|float_divisor:FP_DIVISOR\|alt_float_div:altfp_div\|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component\|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1\|lpm_add_sub:exp_sub\"" {  } { { "soc_system1/synthesis/submodules/alt_float_div.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_float_div.vhd" 1608 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680101704 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|scale_convert2float:sc2f_x\|float_divisor:FP_DIVISOR\|alt_float_div:altfp_div\|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component\|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1\|lpm_add_sub:exp_sub " "Instantiated megafunction \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|scale_convert2float:sc2f_x\|float_divisor:FP_DIVISOR\|alt_float_div:altfp_div\|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component\|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1\|lpm_add_sub:exp_sub\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680101705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680101705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680101705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680101705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680101705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680101705 ""}  } { { "soc_system1/synthesis/submodules/alt_float_div.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_float_div.vhd" 1608 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620680101705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_3mh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_3mh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_3mh " "Found entity 1: add_sub_3mh" {  } { { "db/add_sub_3mh.tdf" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/db/add_sub_3mh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680101778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620680101778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_3mh soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|scale_convert2float:sc2f_x\|float_divisor:FP_DIVISOR\|alt_float_div:altfp_div\|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component\|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1\|lpm_add_sub:exp_sub\|add_sub_3mh:auto_generated " "Elaborating entity \"add_sub_3mh\" for hierarchy \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|scale_convert2float:sc2f_x\|float_divisor:FP_DIVISOR\|alt_float_div:altfp_div\|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component\|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1\|lpm_add_sub:exp_sub\|add_sub_3mh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/gabriel/intelFPGA_lite/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680101781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|scale_convert2float:sc2f_x\|float_divisor:FP_DIVISOR\|alt_float_div:altfp_div\|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component\|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1\|lpm_add_sub:quotient_process " "Elaborating entity \"lpm_add_sub\" for hierarchy \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|scale_convert2float:sc2f_x\|float_divisor:FP_DIVISOR\|alt_float_div:altfp_div\|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component\|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1\|lpm_add_sub:quotient_process\"" {  } { { "soc_system1/synthesis/submodules/alt_float_div.vhd" "quotient_process" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_float_div.vhd" 1626 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680101797 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|scale_convert2float:sc2f_x\|float_divisor:FP_DIVISOR\|alt_float_div:altfp_div\|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component\|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1\|lpm_add_sub:quotient_process " "Elaborated megafunction instantiation \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|scale_convert2float:sc2f_x\|float_divisor:FP_DIVISOR\|alt_float_div:altfp_div\|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component\|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1\|lpm_add_sub:quotient_process\"" {  } { { "soc_system1/synthesis/submodules/alt_float_div.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_float_div.vhd" 1626 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680101799 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|scale_convert2float:sc2f_x\|float_divisor:FP_DIVISOR\|alt_float_div:altfp_div\|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component\|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1\|lpm_add_sub:quotient_process " "Instantiated megafunction \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|scale_convert2float:sc2f_x\|float_divisor:FP_DIVISOR\|alt_float_div:altfp_div\|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component\|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1\|lpm_add_sub:quotient_process\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680101799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680101799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680101799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 31 " "Parameter \"LPM_WIDTH\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680101799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680101799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680101799 ""}  } { { "soc_system1/synthesis/submodules/alt_float_div.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_float_div.vhd" 1626 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620680101799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_eng.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_eng.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_eng " "Found entity 1: add_sub_eng" {  } { { "db/add_sub_eng.tdf" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/db/add_sub_eng.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680101858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620680101858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_eng soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|scale_convert2float:sc2f_x\|float_divisor:FP_DIVISOR\|alt_float_div:altfp_div\|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component\|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1\|lpm_add_sub:quotient_process\|add_sub_eng:auto_generated " "Elaborating entity \"add_sub_eng\" for hierarchy \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|scale_convert2float:sc2f_x\|float_divisor:FP_DIVISOR\|alt_float_div:altfp_div\|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component\|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1\|lpm_add_sub:quotient_process\|add_sub_eng:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/gabriel/intelFPGA_lite/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680101859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|scale_convert2float:sc2f_x\|float_divisor:FP_DIVISOR\|alt_float_div:altfp_div\|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component\|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1\|lpm_add_sub:remainder_sub_0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|scale_convert2float:sc2f_x\|float_divisor:FP_DIVISOR\|alt_float_div:altfp_div\|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component\|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\"" {  } { { "soc_system1/synthesis/submodules/alt_float_div.vhd" "remainder_sub_0" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_float_div.vhd" 1639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680101869 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|scale_convert2float:sc2f_x\|float_divisor:FP_DIVISOR\|alt_float_div:altfp_div\|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component\|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1\|lpm_add_sub:remainder_sub_0 " "Elaborated megafunction instantiation \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|scale_convert2float:sc2f_x\|float_divisor:FP_DIVISOR\|alt_float_div:altfp_div\|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component\|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\"" {  } { { "soc_system1/synthesis/submodules/alt_float_div.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_float_div.vhd" 1639 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680101871 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|scale_convert2float:sc2f_x\|float_divisor:FP_DIVISOR\|alt_float_div:altfp_div\|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component\|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1\|lpm_add_sub:remainder_sub_0 " "Instantiated megafunction \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|scale_convert2float:sc2f_x\|float_divisor:FP_DIVISOR\|alt_float_div:altfp_div\|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component\|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680101871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680101871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680101871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 50 " "Parameter \"LPM_WIDTH\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680101871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680101871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680101871 ""}  } { { "soc_system1/synthesis/submodules/alt_float_div.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_float_div.vhd" 1639 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620680101871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mdg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mdg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mdg " "Found entity 1: add_sub_mdg" {  } { { "db/add_sub_mdg.tdf" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/db/add_sub_mdg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680101925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620680101925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_mdg soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|scale_convert2float:sc2f_x\|float_divisor:FP_DIVISOR\|alt_float_div:altfp_div\|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component\|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\|add_sub_mdg:auto_generated " "Elaborating entity \"add_sub_mdg\" for hierarchy \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|scale_convert2float:sc2f_x\|float_divisor:FP_DIVISOR\|alt_float_div:altfp_div\|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component\|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\|add_sub_mdg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/gabriel/intelFPGA_lite/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680101927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|scale_convert2float:sc2f_x\|float_divisor:FP_DIVISOR\|alt_float_div:altfp_div\|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component\|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1\|lpm_compare:cmpr2 " "Elaborating entity \"lpm_compare\" for hierarchy \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|scale_convert2float:sc2f_x\|float_divisor:FP_DIVISOR\|alt_float_div:altfp_div\|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component\|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1\|lpm_compare:cmpr2\"" {  } { { "soc_system1/synthesis/submodules/alt_float_div.vhd" "cmpr2" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_float_div.vhd" 1650 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680101936 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|scale_convert2float:sc2f_x\|float_divisor:FP_DIVISOR\|alt_float_div:altfp_div\|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component\|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1\|lpm_compare:cmpr2 " "Elaborated megafunction instantiation \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|scale_convert2float:sc2f_x\|float_divisor:FP_DIVISOR\|alt_float_div:altfp_div\|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component\|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1\|lpm_compare:cmpr2\"" {  } { { "soc_system1/synthesis/submodules/alt_float_div.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_float_div.vhd" 1650 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680101938 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|scale_convert2float:sc2f_x\|float_divisor:FP_DIVISOR\|alt_float_div:altfp_div\|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component\|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1\|lpm_compare:cmpr2 " "Instantiated megafunction \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|scale_convert2float:sc2f_x\|float_divisor:FP_DIVISOR\|alt_float_div:altfp_div\|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component\|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1\|lpm_compare:cmpr2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680101938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680101938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 23 " "Parameter \"LPM_WIDTH\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680101938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680101938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680101938 ""}  } { { "soc_system1/synthesis/submodules/alt_float_div.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_float_div.vhd" 1650 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620680101938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_gsh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_gsh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_gsh " "Found entity 1: cmpr_gsh" {  } { { "db/cmpr_gsh.tdf" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/db/cmpr_gsh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680101994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620680101994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_gsh soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|scale_convert2float:sc2f_x\|float_divisor:FP_DIVISOR\|alt_float_div:altfp_div\|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component\|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1\|lpm_compare:cmpr2\|cmpr_gsh:auto_generated " "Elaborating entity \"cmpr_gsh\" for hierarchy \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|scale_convert2float:sc2f_x\|float_divisor:FP_DIVISOR\|alt_float_div:altfp_div\|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component\|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1\|lpm_compare:cmpr2\|cmpr_gsh:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "/home/gabriel/intelFPGA_lite/17.0/quartus/libraries/megafunctions/lpm_compare.tdf" 281 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680101996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|scale_convert2float:sc2f_x\|float_divisor:FP_DIVISOR\|alt_float_div:altfp_div\|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component\|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1\|lpm_mult:a1_prod " "Elaborating entity \"lpm_mult\" for hierarchy \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|scale_convert2float:sc2f_x\|float_divisor:FP_DIVISOR\|alt_float_div:altfp_div\|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component\|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1\|lpm_mult:a1_prod\"" {  } { { "soc_system1/synthesis/submodules/alt_float_div.vhd" "a1_prod" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_float_div.vhd" 1661 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680102006 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|scale_convert2float:sc2f_x\|float_divisor:FP_DIVISOR\|alt_float_div:altfp_div\|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component\|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1\|lpm_mult:a1_prod " "Elaborated megafunction instantiation \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|scale_convert2float:sc2f_x\|float_divisor:FP_DIVISOR\|alt_float_div:altfp_div\|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component\|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1\|lpm_mult:a1_prod\"" {  } { { "soc_system1/synthesis/submodules/alt_float_div.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_float_div.vhd" 1661 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680102008 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|scale_convert2float:sc2f_x\|float_divisor:FP_DIVISOR\|alt_float_div:altfp_div\|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component\|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1\|lpm_mult:a1_prod " "Instantiated megafunction \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|scale_convert2float:sc2f_x\|float_divisor:FP_DIVISOR\|alt_float_div:altfp_div\|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component\|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1\|lpm_mult:a1_prod\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680102008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680102008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 25 " "Parameter \"LPM_WIDTHA\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680102008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680102008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 35 " "Parameter \"LPM_WIDTHP\" = \"35\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680102008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680102008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"lpm_hint\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680102008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680102008 ""}  } { { "soc_system1/synthesis/submodules/alt_float_div.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_float_div.vhd" 1661 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620680102008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_tbt.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_tbt.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_tbt " "Found entity 1: mult_tbt" {  } { { "db/mult_tbt.v" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/db/mult_tbt.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680102065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620680102065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_tbt soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|scale_convert2float:sc2f_x\|float_divisor:FP_DIVISOR\|alt_float_div:altfp_div\|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component\|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1\|lpm_mult:a1_prod\|mult_tbt:auto_generated " "Elaborating entity \"mult_tbt\" for hierarchy \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|scale_convert2float:sc2f_x\|float_divisor:FP_DIVISOR\|alt_float_div:altfp_div\|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component\|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1\|lpm_mult:a1_prod\|mult_tbt:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "/home/gabriel/intelFPGA_lite/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680102068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|scale_convert2float:sc2f_x\|float_divisor:FP_DIVISOR\|alt_float_div:altfp_div\|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component\|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1\|lpm_mult:b1_prod " "Elaborating entity \"lpm_mult\" for hierarchy \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|scale_convert2float:sc2f_x\|float_divisor:FP_DIVISOR\|alt_float_div:altfp_div\|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component\|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1\|lpm_mult:b1_prod\"" {  } { { "soc_system1/synthesis/submodules/alt_float_div.vhd" "b1_prod" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_float_div.vhd" 1683 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680102159 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|scale_convert2float:sc2f_x\|float_divisor:FP_DIVISOR\|alt_float_div:altfp_div\|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component\|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1\|lpm_mult:b1_prod " "Elaborated megafunction instantiation \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|scale_convert2float:sc2f_x\|float_divisor:FP_DIVISOR\|alt_float_div:altfp_div\|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component\|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1\|lpm_mult:b1_prod\"" {  } { { "soc_system1/synthesis/submodules/alt_float_div.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_float_div.vhd" 1683 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680102252 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|scale_convert2float:sc2f_x\|float_divisor:FP_DIVISOR\|alt_float_div:altfp_div\|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component\|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1\|lpm_mult:b1_prod " "Instantiated megafunction \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|scale_convert2float:sc2f_x\|float_divisor:FP_DIVISOR\|alt_float_div:altfp_div\|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component\|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1\|lpm_mult:b1_prod\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680102252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680102252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 24 " "Parameter \"LPM_WIDTHA\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680102252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680102252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680102252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680102252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"lpm_hint\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680102252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680102252 ""}  } { { "soc_system1/synthesis/submodules/alt_float_div.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_float_div.vhd" 1683 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620680102252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_rbt.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_rbt.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_rbt " "Found entity 1: mult_rbt" {  } { { "db/mult_rbt.v" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/db/mult_rbt.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680102324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620680102324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_rbt soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|scale_convert2float:sc2f_x\|float_divisor:FP_DIVISOR\|alt_float_div:altfp_div\|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component\|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1\|lpm_mult:b1_prod\|mult_rbt:auto_generated " "Elaborating entity \"mult_rbt\" for hierarchy \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|scale_convert2float:sc2f_x\|float_divisor:FP_DIVISOR\|alt_float_div:altfp_div\|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component\|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1\|lpm_mult:b1_prod\|mult_rbt:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "/home/gabriel/intelFPGA_lite/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680102326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|scale_convert2float:sc2f_x\|float_divisor:FP_DIVISOR\|alt_float_div:altfp_div\|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component\|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1\|lpm_mult:q_partial_0 " "Elaborating entity \"lpm_mult\" for hierarchy \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|scale_convert2float:sc2f_x\|float_divisor:FP_DIVISOR\|alt_float_div:altfp_div\|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component\|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1\|lpm_mult:q_partial_0\"" {  } { { "soc_system1/synthesis/submodules/alt_float_div.vhd" "q_partial_0" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_float_div.vhd" 1701 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680102438 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|scale_convert2float:sc2f_x\|float_divisor:FP_DIVISOR\|alt_float_div:altfp_div\|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component\|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1\|lpm_mult:q_partial_0 " "Elaborated megafunction instantiation \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|scale_convert2float:sc2f_x\|float_divisor:FP_DIVISOR\|alt_float_div:altfp_div\|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component\|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1\|lpm_mult:q_partial_0\"" {  } { { "soc_system1/synthesis/submodules/alt_float_div.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_float_div.vhd" 1701 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680102441 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|scale_convert2float:sc2f_x\|float_divisor:FP_DIVISOR\|alt_float_div:altfp_div\|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component\|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1\|lpm_mult:q_partial_0 " "Instantiated megafunction \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|scale_convert2float:sc2f_x\|float_divisor:FP_DIVISOR\|alt_float_div:altfp_div\|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component\|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1\|lpm_mult:q_partial_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680102441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680102441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680102441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680102441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680102441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680102441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"lpm_hint\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680102441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680102441 ""}  } { { "soc_system1/synthesis/submodules/alt_float_div.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_float_div.vhd" 1701 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620680102441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_4ct.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_4ct.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_4ct " "Found entity 1: mult_4ct" {  } { { "db/mult_4ct.v" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/db/mult_4ct.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680102503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620680102503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_4ct soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|scale_convert2float:sc2f_x\|float_divisor:FP_DIVISOR\|alt_float_div:altfp_div\|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component\|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1\|lpm_mult:q_partial_0\|mult_4ct:auto_generated " "Elaborating entity \"mult_4ct\" for hierarchy \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|scale_convert2float:sc2f_x\|float_divisor:FP_DIVISOR\|alt_float_div:altfp_div\|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component\|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1\|lpm_mult:q_partial_0\|mult_4ct:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "/home/gabriel/intelFPGA_lite/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680102506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|scale_convert2float:sc2f_x\|float_divisor:FP_DIVISOR\|alt_float_div:altfp_div\|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component\|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1\|lpm_mult:remainder_mult_0 " "Elaborating entity \"lpm_mult\" for hierarchy \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|scale_convert2float:sc2f_x\|float_divisor:FP_DIVISOR\|alt_float_div:altfp_div\|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component\|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1\|lpm_mult:remainder_mult_0\"" {  } { { "soc_system1/synthesis/submodules/alt_float_div.vhd" "remainder_mult_0" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_float_div.vhd" 1743 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680102526 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|scale_convert2float:sc2f_x\|float_divisor:FP_DIVISOR\|alt_float_div:altfp_div\|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component\|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1\|lpm_mult:remainder_mult_0 " "Elaborated megafunction instantiation \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|scale_convert2float:sc2f_x\|float_divisor:FP_DIVISOR\|alt_float_div:altfp_div\|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component\|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1\|lpm_mult:remainder_mult_0\"" {  } { { "soc_system1/synthesis/submodules/alt_float_div.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_float_div.vhd" 1743 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680102528 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|scale_convert2float:sc2f_x\|float_divisor:FP_DIVISOR\|alt_float_div:altfp_div\|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component\|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1\|lpm_mult:remainder_mult_0 " "Instantiated megafunction \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|scale_convert2float:sc2f_x\|float_divisor:FP_DIVISOR\|alt_float_div:altfp_div\|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component\|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1\|lpm_mult:remainder_mult_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680102528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680102528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 34 " "Parameter \"LPM_WIDTHA\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680102528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680102528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 51 " "Parameter \"LPM_WIDTHP\" = \"51\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680102528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680102528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"lpm_hint\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680102528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680102528 ""}  } { { "soc_system1/synthesis/submodules/alt_float_div.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_float_div.vhd" 1743 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620680102528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_2ct.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_2ct.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_2ct " "Found entity 1: mult_2ct" {  } { { "db/mult_2ct.v" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/db/mult_2ct.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680102609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620680102609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_2ct soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|scale_convert2float:sc2f_x\|float_divisor:FP_DIVISOR\|alt_float_div:altfp_div\|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component\|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1\|lpm_mult:remainder_mult_0\|mult_2ct:auto_generated " "Elaborating entity \"mult_2ct\" for hierarchy \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|scale_convert2float:sc2f_x\|float_divisor:FP_DIVISOR\|alt_float_div:altfp_div\|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component\|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1\|lpm_mult:remainder_mult_0\|mult_2ct:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "/home/gabriel/intelFPGA_lite/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680102612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "int2float soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|scale_convert2float:sc2f_x\|int2float:INT2FP_CONVERTER " "Elaborating entity \"int2float\" for hierarchy \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|scale_convert2float:sc2f_x\|int2float:INT2FP_CONVERTER\"" {  } { { "soc_system1/synthesis/submodules/scale_convert2float.vhd" "INT2FP_CONVERTER" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/scale_convert2float.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680102624 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "result_s int2float.vhd(133) " "VHDL Process Statement warning at int2float.vhd(133): signal \"result_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "soc_system1/synthesis/submodules/int2float.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/int2float.vhd" 133 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620680102653 "|DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_x|int2float:INT2FP_CONVERTER"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_int2float_convert soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|scale_convert2float:sc2f_x\|int2float:INT2FP_CONVERTER\|alt_int2float_convert:int2float_module " "Elaborating entity \"alt_int2float_convert\" for hierarchy \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|scale_convert2float:sc2f_x\|int2float:INT2FP_CONVERTER\|alt_int2float_convert:int2float_module\"" {  } { { "soc_system1/synthesis/submodules/int2float.vhd" "int2float_module" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/int2float.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680102656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_int2float_convert_altfp_convert_lsn soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|scale_convert2float:sc2f_x\|int2float:INT2FP_CONVERTER\|alt_int2float_convert:int2float_module\|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component " "Elaborating entity \"alt_int2float_convert_altfp_convert_lsn\" for hierarchy \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|scale_convert2float:sc2f_x\|int2float:INT2FP_CONVERTER\|alt_int2float_convert:int2float_module\|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component\"" {  } { { "soc_system1/synthesis/submodules/alt_int2float_convert.vhd" "alt_int2float_convert_altfp_convert_lsn_component" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_int2float_convert.vhd" 1469 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680102661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_int2float_convert_altbarrel_shift_fof soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|scale_convert2float:sc2f_x\|int2float:INT2FP_CONVERTER\|alt_int2float_convert:int2float_module\|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component\|alt_int2float_convert_altbarrel_shift_fof:altbarrel_shift5 " "Elaborating entity \"alt_int2float_convert_altbarrel_shift_fof\" for hierarchy \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|scale_convert2float:sc2f_x\|int2float:INT2FP_CONVERTER\|alt_int2float_convert:int2float_module\|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component\|alt_int2float_convert_altbarrel_shift_fof:altbarrel_shift5\"" {  } { { "soc_system1/synthesis/submodules/alt_int2float_convert.vhd" "altbarrel_shift5" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_int2float_convert.vhd" 1179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680102671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_int2float_convert_altpriority_encoder_qb6 soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|scale_convert2float:sc2f_x\|int2float:INT2FP_CONVERTER\|alt_int2float_convert:int2float_module\|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component\|alt_int2float_convert_altpriority_encoder_qb6:altpriority_encoder2 " "Elaborating entity \"alt_int2float_convert_altpriority_encoder_qb6\" for hierarchy \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|scale_convert2float:sc2f_x\|int2float:INT2FP_CONVERTER\|alt_int2float_convert:int2float_module\|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component\|alt_int2float_convert_altpriority_encoder_qb6:altpriority_encoder2\"" {  } { { "soc_system1/synthesis/submodules/alt_int2float_convert.vhd" "altpriority_encoder2" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_int2float_convert.vhd" 1188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680102682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_int2float_convert_altpriority_encoder_rf8 soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|scale_convert2float:sc2f_x\|int2float:INT2FP_CONVERTER\|alt_int2float_convert:int2float_module\|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component\|alt_int2float_convert_altpriority_encoder_qb6:altpriority_encoder2\|alt_int2float_convert_altpriority_encoder_rf8:altpriority_encoder10 " "Elaborating entity \"alt_int2float_convert_altpriority_encoder_rf8\" for hierarchy \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|scale_convert2float:sc2f_x\|int2float:INT2FP_CONVERTER\|alt_int2float_convert:int2float_module\|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component\|alt_int2float_convert_altpriority_encoder_qb6:altpriority_encoder2\|alt_int2float_convert_altpriority_encoder_rf8:altpriority_encoder10\"" {  } { { "soc_system1/synthesis/submodules/alt_int2float_convert.vhd" "altpriority_encoder10" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_int2float_convert.vhd" 822 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680102689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_int2float_convert_altpriority_encoder_be8 soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|scale_convert2float:sc2f_x\|int2float:INT2FP_CONVERTER\|alt_int2float_convert:int2float_module\|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component\|alt_int2float_convert_altpriority_encoder_qb6:altpriority_encoder2\|alt_int2float_convert_altpriority_encoder_rf8:altpriority_encoder10\|alt_int2float_convert_altpriority_encoder_be8:altpriority_encoder11 " "Elaborating entity \"alt_int2float_convert_altpriority_encoder_be8\" for hierarchy \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|scale_convert2float:sc2f_x\|int2float:INT2FP_CONVERTER\|alt_int2float_convert:int2float_module\|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component\|alt_int2float_convert_altpriority_encoder_qb6:altpriority_encoder2\|alt_int2float_convert_altpriority_encoder_rf8:altpriority_encoder10\|alt_int2float_convert_altpriority_encoder_be8:altpriority_encoder11\"" {  } { { "soc_system1/synthesis/submodules/alt_int2float_convert.vhd" "altpriority_encoder11" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_int2float_convert.vhd" 529 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680102697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_int2float_convert_altpriority_encoder_6e8 soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|scale_convert2float:sc2f_x\|int2float:INT2FP_CONVERTER\|alt_int2float_convert:int2float_module\|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component\|alt_int2float_convert_altpriority_encoder_qb6:altpriority_encoder2\|alt_int2float_convert_altpriority_encoder_rf8:altpriority_encoder10\|alt_int2float_convert_altpriority_encoder_be8:altpriority_encoder11\|alt_int2float_convert_altpriority_encoder_6e8:altpriority_encoder13 " "Elaborating entity \"alt_int2float_convert_altpriority_encoder_6e8\" for hierarchy \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|scale_convert2float:sc2f_x\|int2float:INT2FP_CONVERTER\|alt_int2float_convert:int2float_module\|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component\|alt_int2float_convert_altpriority_encoder_qb6:altpriority_encoder2\|alt_int2float_convert_altpriority_encoder_rf8:altpriority_encoder10\|alt_int2float_convert_altpriority_encoder_be8:altpriority_encoder11\|alt_int2float_convert_altpriority_encoder_6e8:altpriority_encoder13\"" {  } { { "soc_system1/synthesis/submodules/alt_int2float_convert.vhd" "altpriority_encoder13" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_int2float_convert.vhd" 469 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680102702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_int2float_convert_altpriority_encoder_3e8 soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|scale_convert2float:sc2f_x\|int2float:INT2FP_CONVERTER\|alt_int2float_convert:int2float_module\|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component\|alt_int2float_convert_altpriority_encoder_qb6:altpriority_encoder2\|alt_int2float_convert_altpriority_encoder_rf8:altpriority_encoder10\|alt_int2float_convert_altpriority_encoder_be8:altpriority_encoder11\|alt_int2float_convert_altpriority_encoder_6e8:altpriority_encoder13\|alt_int2float_convert_altpriority_encoder_3e8:altpriority_encoder15 " "Elaborating entity \"alt_int2float_convert_altpriority_encoder_3e8\" for hierarchy \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|scale_convert2float:sc2f_x\|int2float:INT2FP_CONVERTER\|alt_int2float_convert:int2float_module\|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component\|alt_int2float_convert_altpriority_encoder_qb6:altpriority_encoder2\|alt_int2float_convert_altpriority_encoder_rf8:altpriority_encoder10\|alt_int2float_convert_altpriority_encoder_be8:altpriority_encoder11\|alt_int2float_convert_altpriority_encoder_6e8:altpriority_encoder13\|alt_int2float_convert_altpriority_encoder_3e8:altpriority_encoder15\"" {  } { { "soc_system1/synthesis/submodules/alt_int2float_convert.vhd" "altpriority_encoder15" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_int2float_convert.vhd" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680102707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_int2float_convert_altpriority_encoder_r08 soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|scale_convert2float:sc2f_x\|int2float:INT2FP_CONVERTER\|alt_int2float_convert:int2float_module\|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component\|alt_int2float_convert_altpriority_encoder_qb6:altpriority_encoder2\|alt_int2float_convert_altpriority_encoder_r08:altpriority_encoder9 " "Elaborating entity \"alt_int2float_convert_altpriority_encoder_r08\" for hierarchy \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|scale_convert2float:sc2f_x\|int2float:INT2FP_CONVERTER\|alt_int2float_convert:int2float_module\|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component\|alt_int2float_convert_altpriority_encoder_qb6:altpriority_encoder2\|alt_int2float_convert_altpriority_encoder_r08:altpriority_encoder9\"" {  } { { "soc_system1/synthesis/submodules/alt_int2float_convert.vhd" "altpriority_encoder9" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_int2float_convert.vhd" 828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680102759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_int2float_convert_altpriority_encoder_bv7 soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|scale_convert2float:sc2f_x\|int2float:INT2FP_CONVERTER\|alt_int2float_convert:int2float_module\|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component\|alt_int2float_convert_altpriority_encoder_qb6:altpriority_encoder2\|alt_int2float_convert_altpriority_encoder_r08:altpriority_encoder9\|alt_int2float_convert_altpriority_encoder_bv7:altpriority_encoder17 " "Elaborating entity \"alt_int2float_convert_altpriority_encoder_bv7\" for hierarchy \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|scale_convert2float:sc2f_x\|int2float:INT2FP_CONVERTER\|alt_int2float_convert:int2float_module\|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component\|alt_int2float_convert_altpriority_encoder_qb6:altpriority_encoder2\|alt_int2float_convert_altpriority_encoder_r08:altpriority_encoder9\|alt_int2float_convert_altpriority_encoder_bv7:altpriority_encoder17\"" {  } { { "soc_system1/synthesis/submodules/alt_int2float_convert.vhd" "altpriority_encoder17" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_int2float_convert.vhd" 749 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680102764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_int2float_convert_altpriority_encoder_6v7 soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|scale_convert2float:sc2f_x\|int2float:INT2FP_CONVERTER\|alt_int2float_convert:int2float_module\|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component\|alt_int2float_convert_altpriority_encoder_qb6:altpriority_encoder2\|alt_int2float_convert_altpriority_encoder_r08:altpriority_encoder9\|alt_int2float_convert_altpriority_encoder_bv7:altpriority_encoder17\|alt_int2float_convert_altpriority_encoder_6v7:altpriority_encoder19 " "Elaborating entity \"alt_int2float_convert_altpriority_encoder_6v7\" for hierarchy \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|scale_convert2float:sc2f_x\|int2float:INT2FP_CONVERTER\|alt_int2float_convert:int2float_module\|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component\|alt_int2float_convert_altpriority_encoder_qb6:altpriority_encoder2\|alt_int2float_convert_altpriority_encoder_r08:altpriority_encoder9\|alt_int2float_convert_altpriority_encoder_bv7:altpriority_encoder17\|alt_int2float_convert_altpriority_encoder_6v7:altpriority_encoder19\"" {  } { { "soc_system1/synthesis/submodules/alt_int2float_convert.vhd" "altpriority_encoder19" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_int2float_convert.vhd" 686 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680102769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_int2float_convert_altpriority_encoder_3v7 soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|scale_convert2float:sc2f_x\|int2float:INT2FP_CONVERTER\|alt_int2float_convert:int2float_module\|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component\|alt_int2float_convert_altpriority_encoder_qb6:altpriority_encoder2\|alt_int2float_convert_altpriority_encoder_r08:altpriority_encoder9\|alt_int2float_convert_altpriority_encoder_bv7:altpriority_encoder17\|alt_int2float_convert_altpriority_encoder_6v7:altpriority_encoder19\|alt_int2float_convert_altpriority_encoder_3v7:altpriority_encoder21 " "Elaborating entity \"alt_int2float_convert_altpriority_encoder_3v7\" for hierarchy \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|scale_convert2float:sc2f_x\|int2float:INT2FP_CONVERTER\|alt_int2float_convert:int2float_module\|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component\|alt_int2float_convert_altpriority_encoder_qb6:altpriority_encoder2\|alt_int2float_convert_altpriority_encoder_r08:altpriority_encoder9\|alt_int2float_convert_altpriority_encoder_bv7:altpriority_encoder17\|alt_int2float_convert_altpriority_encoder_6v7:altpriority_encoder19\|alt_int2float_convert_altpriority_encoder_3v7:altpriority_encoder21\"" {  } { { "soc_system1/synthesis/submodules/alt_int2float_convert.vhd" "altpriority_encoder21" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_int2float_convert.vhd" 629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680102773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|scale_convert2float:sc2f_x\|int2float:INT2FP_CONVERTER\|alt_int2float_convert:int2float_module\|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component\|lpm_add_sub:add_sub1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|scale_convert2float:sc2f_x\|int2float:INT2FP_CONVERTER\|alt_int2float_convert:int2float_module\|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component\|lpm_add_sub:add_sub1\"" {  } { { "soc_system1/synthesis/submodules/alt_int2float_convert.vhd" "add_sub1" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_int2float_convert.vhd" 1353 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680102828 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|scale_convert2float:sc2f_x\|int2float:INT2FP_CONVERTER\|alt_int2float_convert:int2float_module\|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component\|lpm_add_sub:add_sub1 " "Elaborated megafunction instantiation \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|scale_convert2float:sc2f_x\|int2float:INT2FP_CONVERTER\|alt_int2float_convert:int2float_module\|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component\|lpm_add_sub:add_sub1\"" {  } { { "soc_system1/synthesis/submodules/alt_int2float_convert.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_int2float_convert.vhd" 1353 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680102832 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|scale_convert2float:sc2f_x\|int2float:INT2FP_CONVERTER\|alt_int2float_convert:int2float_module\|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component\|lpm_add_sub:add_sub1 " "Instantiated megafunction \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|scale_convert2float:sc2f_x\|int2float:INT2FP_CONVERTER\|alt_int2float_convert:int2float_module\|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component\|lpm_add_sub:add_sub1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680102832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680102832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680102832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 31 " "Parameter \"LPM_WIDTH\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680102832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680102832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680102832 ""}  } { { "soc_system1/synthesis/submodules/alt_int2float_convert.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_int2float_convert.vhd" 1353 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620680102832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ori.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ori.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ori " "Found entity 1: add_sub_ori" {  } { { "db/add_sub_ori.tdf" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/db/add_sub_ori.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680102901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620680102901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_ori soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|scale_convert2float:sc2f_x\|int2float:INT2FP_CONVERTER\|alt_int2float_convert:int2float_module\|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component\|lpm_add_sub:add_sub1\|add_sub_ori:auto_generated " "Elaborating entity \"add_sub_ori\" for hierarchy \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|scale_convert2float:sc2f_x\|int2float:INT2FP_CONVERTER\|alt_int2float_convert:int2float_module\|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component\|lpm_add_sub:add_sub1\|add_sub_ori:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/gabriel/intelFPGA_lite/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680102902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|scale_convert2float:sc2f_x\|int2float:INT2FP_CONVERTER\|alt_int2float_convert:int2float_module\|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component\|lpm_add_sub:add_sub3 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|scale_convert2float:sc2f_x\|int2float:INT2FP_CONVERTER\|alt_int2float_convert:int2float_module\|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component\|lpm_add_sub:add_sub3\"" {  } { { "soc_system1/synthesis/submodules/alt_int2float_convert.vhd" "add_sub3" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_int2float_convert.vhd" 1364 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680102923 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|scale_convert2float:sc2f_x\|int2float:INT2FP_CONVERTER\|alt_int2float_convert:int2float_module\|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component\|lpm_add_sub:add_sub3 " "Elaborated megafunction instantiation \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|scale_convert2float:sc2f_x\|int2float:INT2FP_CONVERTER\|alt_int2float_convert:int2float_module\|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component\|lpm_add_sub:add_sub3\"" {  } { { "soc_system1/synthesis/submodules/alt_int2float_convert.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_int2float_convert.vhd" 1364 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680102927 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|scale_convert2float:sc2f_x\|int2float:INT2FP_CONVERTER\|alt_int2float_convert:int2float_module\|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component\|lpm_add_sub:add_sub3 " "Instantiated megafunction \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|scale_convert2float:sc2f_x\|int2float:INT2FP_CONVERTER\|alt_int2float_convert:int2float_module\|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component\|lpm_add_sub:add_sub3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680102927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680102927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680102927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680102927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680102927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680102927 ""}  } { { "soc_system1/synthesis/submodules/alt_int2float_convert.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_int2float_convert.vhd" 1364 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620680102927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|scale_convert2float:sc2f_x\|int2float:INT2FP_CONVERTER\|alt_int2float_convert:int2float_module\|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component\|lpm_add_sub:add_sub6 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|scale_convert2float:sc2f_x\|int2float:INT2FP_CONVERTER\|alt_int2float_convert:int2float_module\|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component\|lpm_add_sub:add_sub6\"" {  } { { "soc_system1/synthesis/submodules/alt_int2float_convert.vhd" "add_sub6" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_int2float_convert.vhd" 1376 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680102937 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|scale_convert2float:sc2f_x\|int2float:INT2FP_CONVERTER\|alt_int2float_convert:int2float_module\|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component\|lpm_add_sub:add_sub6 " "Elaborated megafunction instantiation \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|scale_convert2float:sc2f_x\|int2float:INT2FP_CONVERTER\|alt_int2float_convert:int2float_module\|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component\|lpm_add_sub:add_sub6\"" {  } { { "soc_system1/synthesis/submodules/alt_int2float_convert.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_int2float_convert.vhd" 1376 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680102942 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|scale_convert2float:sc2f_x\|int2float:INT2FP_CONVERTER\|alt_int2float_convert:int2float_module\|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component\|lpm_add_sub:add_sub6 " "Instantiated megafunction \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|scale_convert2float:sc2f_x\|int2float:INT2FP_CONVERTER\|alt_int2float_convert:int2float_module\|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component\|lpm_add_sub:add_sub6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680102946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680102946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680102946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 12 " "Parameter \"LPM_WIDTH\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680102946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680102946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680102946 ""}  } { { "soc_system1/synthesis/submodules/alt_int2float_convert.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_int2float_convert.vhd" 1376 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620680102946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_iaj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_iaj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_iaj " "Found entity 1: add_sub_iaj" {  } { { "db/add_sub_iaj.tdf" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/db/add_sub_iaj.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680103007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620680103007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_iaj soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|scale_convert2float:sc2f_x\|int2float:INT2FP_CONVERTER\|alt_int2float_convert:int2float_module\|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component\|lpm_add_sub:add_sub6\|add_sub_iaj:auto_generated " "Elaborating entity \"add_sub_iaj\" for hierarchy \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|scale_convert2float:sc2f_x\|int2float:INT2FP_CONVERTER\|alt_int2float_convert:int2float_module\|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component\|lpm_add_sub:add_sub6\|add_sub_iaj:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/gabriel/intelFPGA_lite/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680103008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|scale_convert2float:sc2f_x\|int2float:INT2FP_CONVERTER\|alt_int2float_convert:int2float_module\|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component\|lpm_add_sub:add_sub7 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|scale_convert2float:sc2f_x\|int2float:INT2FP_CONVERTER\|alt_int2float_convert:int2float_module\|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component\|lpm_add_sub:add_sub7\"" {  } { { "soc_system1/synthesis/submodules/alt_int2float_convert.vhd" "add_sub7" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_int2float_convert.vhd" 1389 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680103017 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|scale_convert2float:sc2f_x\|int2float:INT2FP_CONVERTER\|alt_int2float_convert:int2float_module\|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component\|lpm_add_sub:add_sub7 " "Elaborated megafunction instantiation \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|scale_convert2float:sc2f_x\|int2float:INT2FP_CONVERTER\|alt_int2float_convert:int2float_module\|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component\|lpm_add_sub:add_sub7\"" {  } { { "soc_system1/synthesis/submodules/alt_int2float_convert.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_int2float_convert.vhd" 1389 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680103019 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|scale_convert2float:sc2f_x\|int2float:INT2FP_CONVERTER\|alt_int2float_convert:int2float_module\|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component\|lpm_add_sub:add_sub7 " "Instantiated megafunction \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|scale_convert2float:sc2f_x\|int2float:INT2FP_CONVERTER\|alt_int2float_convert:int2float_module\|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component\|lpm_add_sub:add_sub7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680103019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680103019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680103019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 12 " "Parameter \"LPM_WIDTH\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680103019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680103019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680103019 ""}  } { { "soc_system1/synthesis/submodules/alt_int2float_convert.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_int2float_convert.vhd" 1389 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620680103019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|scale_convert2float:sc2f_x\|int2float:INT2FP_CONVERTER\|alt_int2float_convert:int2float_module\|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component\|lpm_add_sub:add_sub8 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|scale_convert2float:sc2f_x\|int2float:INT2FP_CONVERTER\|alt_int2float_convert:int2float_module\|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component\|lpm_add_sub:add_sub8\"" {  } { { "soc_system1/synthesis/submodules/alt_int2float_convert.vhd" "add_sub8" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_int2float_convert.vhd" 1402 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680103031 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|scale_convert2float:sc2f_x\|int2float:INT2FP_CONVERTER\|alt_int2float_convert:int2float_module\|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component\|lpm_add_sub:add_sub8 " "Elaborated megafunction instantiation \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|scale_convert2float:sc2f_x\|int2float:INT2FP_CONVERTER\|alt_int2float_convert:int2float_module\|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component\|lpm_add_sub:add_sub8\"" {  } { { "soc_system1/synthesis/submodules/alt_int2float_convert.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_int2float_convert.vhd" 1402 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680103033 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|scale_convert2float:sc2f_x\|int2float:INT2FP_CONVERTER\|alt_int2float_convert:int2float_module\|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component\|lpm_add_sub:add_sub8 " "Instantiated megafunction \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|scale_convert2float:sc2f_x\|int2float:INT2FP_CONVERTER\|alt_int2float_convert:int2float_module\|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component\|lpm_add_sub:add_sub8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680103033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680103033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680103033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680103033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680103033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680103033 ""}  } { { "soc_system1/synthesis/submodules/alt_int2float_convert.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_int2float_convert.vhd" 1402 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620680103033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_cqi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_cqi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_cqi " "Found entity 1: add_sub_cqi" {  } { { "db/add_sub_cqi.tdf" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/db/add_sub_cqi.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680103085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620680103085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_cqi soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|scale_convert2float:sc2f_x\|int2float:INT2FP_CONVERTER\|alt_int2float_convert:int2float_module\|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component\|lpm_add_sub:add_sub8\|add_sub_cqi:auto_generated " "Elaborating entity \"add_sub_cqi\" for hierarchy \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|scale_convert2float:sc2f_x\|int2float:INT2FP_CONVERTER\|alt_int2float_convert:int2float_module\|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component\|lpm_add_sub:add_sub8\|add_sub_cqi:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/gabriel/intelFPGA_lite/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680103087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "coord_transform soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|coord_transform:coord_transform_module " "Elaborating entity \"coord_transform\" for hierarchy \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|coord_transform:coord_transform_module\"" {  } { { "soc_system1/synthesis/submodules/map_handler.vhd" "coord_transform_module" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/map_handler.vhd" 397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680103749 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "subs_x_bussy_s coord_transform.vhd(47) " "Verilog HDL or VHDL warning at coord_transform.vhd(47): object \"subs_x_bussy_s\" assigned a value but never read" {  } { { "soc_system1/synthesis/submodules/coord_transform.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/coord_transform.vhd" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1620680103951 "|DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "subs_y_bussy_s coord_transform.vhd(48) " "Verilog HDL or VHDL warning at coord_transform.vhd(48): object \"subs_y_bussy_s\" assigned a value but never read" {  } { { "soc_system1/synthesis/submodules/coord_transform.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/coord_transform.vhd" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1620680103951 "|DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp_x_sin_theta_busy_s coord_transform.vhd(53) " "Verilog HDL or VHDL warning at coord_transform.vhd(53): object \"temp_x_sin_theta_busy_s\" assigned a value but never read" {  } { { "soc_system1/synthesis/submodules/coord_transform.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/coord_transform.vhd" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1620680103951 "|DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp_y_sin_theta_busy_s coord_transform.vhd(55) " "Verilog HDL or VHDL warning at coord_transform.vhd(55): object \"temp_y_sin_theta_busy_s\" assigned a value but never read" {  } { { "soc_system1/synthesis/submodules/coord_transform.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/coord_transform.vhd" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1620680103951 "|DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp_x_cos_theta_busy_s coord_transform.vhd(57) " "Verilog HDL or VHDL warning at coord_transform.vhd(57): object \"temp_x_cos_theta_busy_s\" assigned a value but never read" {  } { { "soc_system1/synthesis/submodules/coord_transform.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/coord_transform.vhd" 57 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1620680103951 "|DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp_y_cos_theta_busy_s coord_transform.vhd(59) " "Verilog HDL or VHDL warning at coord_transform.vhd(59): object \"temp_y_cos_theta_busy_s\" assigned a value but never read" {  } { { "soc_system1/synthesis/submodules/coord_transform.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/coord_transform.vhd" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1620680103951 "|DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x_busy_s coord_transform.vhd(61) " "Verilog HDL or VHDL warning at coord_transform.vhd(61): object \"x_busy_s\" assigned a value but never read" {  } { { "soc_system1/synthesis/submodules/coord_transform.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/coord_transform.vhd" 61 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1620680103951 "|DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "y_busy_s coord_transform.vhd(63) " "Verilog HDL or VHDL warning at coord_transform.vhd(63): object \"y_busy_s\" assigned a value but never read" {  } { { "soc_system1/synthesis/submodules/coord_transform.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/coord_transform.vhd" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1620680103951 "|DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ready_mults_for_y coord_transform.vhd(65) " "Verilog HDL or VHDL warning at coord_transform.vhd(65): object \"ready_mults_for_y\" assigned a value but never read" {  } { { "soc_system1/synthesis/submodules/coord_transform.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/coord_transform.vhd" 65 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1620680103951 "|DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "float_add_sub soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|coord_transform:coord_transform_module\|float_add_sub:diff_x_sub " "Elaborating entity \"float_add_sub\" for hierarchy \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|coord_transform:coord_transform_module\|float_add_sub:diff_x_sub\"" {  } { { "soc_system1/synthesis/submodules/coord_transform.vhd" "diff_x_sub" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/coord_transform.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680103956 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "result_s float_add_sub.vhd(139) " "VHDL Process Statement warning at float_add_sub.vhd(139): signal \"result_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "soc_system1/synthesis/submodules/float_add_sub.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/float_add_sub.vhd" 139 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620680104217 "|DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:diff_x_sub"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_add_sub soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|coord_transform:coord_transform_module\|float_add_sub:diff_x_sub\|alt_add_sub:altfp_add_sub " "Elaborating entity \"alt_add_sub\" for hierarchy \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|coord_transform:coord_transform_module\|float_add_sub:diff_x_sub\|alt_add_sub:altfp_add_sub\"" {  } { { "soc_system1/synthesis/submodules/float_add_sub.vhd" "altfp_add_sub" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/float_add_sub.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680104220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_add_sub_altfp_add_sub_s4l soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|coord_transform:coord_transform_module\|float_add_sub:diff_x_sub\|alt_add_sub:altfp_add_sub\|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component " "Elaborating entity \"alt_add_sub_altfp_add_sub_s4l\" for hierarchy \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|coord_transform:coord_transform_module\|float_add_sub:diff_x_sub\|alt_add_sub:altfp_add_sub\|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component\"" {  } { { "soc_system1/synthesis/submodules/alt_add_sub.vhd" "alt_add_sub_altfp_add_sub_s4l_component" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_add_sub.vhd" 4714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680104224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_add_sub_altbarrel_shift_ltd soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|coord_transform:coord_transform_module\|float_add_sub:diff_x_sub\|alt_add_sub:altfp_add_sub\|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component\|alt_add_sub_altbarrel_shift_ltd:lbarrel_shift " "Elaborating entity \"alt_add_sub_altbarrel_shift_ltd\" for hierarchy \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|coord_transform:coord_transform_module\|float_add_sub:diff_x_sub\|alt_add_sub:altfp_add_sub\|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component\|alt_add_sub_altbarrel_shift_ltd:lbarrel_shift\"" {  } { { "soc_system1/synthesis/submodules/alt_add_sub.vhd" "lbarrel_shift" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_add_sub.vhd" 4000 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680104241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_add_sub_altbarrel_shift_aeb soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|coord_transform:coord_transform_module\|float_add_sub:diff_x_sub\|alt_add_sub:altfp_add_sub\|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component\|alt_add_sub_altbarrel_shift_aeb:rbarrel_shift " "Elaborating entity \"alt_add_sub_altbarrel_shift_aeb\" for hierarchy \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|coord_transform:coord_transform_module\|float_add_sub:diff_x_sub\|alt_add_sub:altfp_add_sub\|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component\|alt_add_sub_altbarrel_shift_aeb:rbarrel_shift\"" {  } { { "soc_system1/synthesis/submodules/alt_add_sub.vhd" "rbarrel_shift" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_add_sub.vhd" 4010 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680104247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_add_sub_altpriority_encoder_qb6 soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|coord_transform:coord_transform_module\|float_add_sub:diff_x_sub\|alt_add_sub:altfp_add_sub\|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component\|alt_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt " "Elaborating entity \"alt_add_sub_altpriority_encoder_qb6\" for hierarchy \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|coord_transform:coord_transform_module\|float_add_sub:diff_x_sub\|alt_add_sub:altfp_add_sub\|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component\|alt_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt\"" {  } { { "soc_system1/synthesis/submodules/alt_add_sub.vhd" "leading_zeroes_cnt" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_add_sub.vhd" 4017 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680104252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_add_sub_altpriority_encoder_r08 soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|coord_transform:coord_transform_module\|float_add_sub:diff_x_sub\|alt_add_sub:altfp_add_sub\|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component\|alt_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt\|alt_add_sub_altpriority_encoder_r08:altpriority_encoder10 " "Elaborating entity \"alt_add_sub_altpriority_encoder_r08\" for hierarchy \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|coord_transform:coord_transform_module\|float_add_sub:diff_x_sub\|alt_add_sub:altfp_add_sub\|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component\|alt_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt\|alt_add_sub_altpriority_encoder_r08:altpriority_encoder10\"" {  } { { "soc_system1/synthesis/submodules/alt_add_sub.vhd" "altpriority_encoder10" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_add_sub.vhd" 998 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680104256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_add_sub_altpriority_encoder_bv7 soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|coord_transform:coord_transform_module\|float_add_sub:diff_x_sub\|alt_add_sub:altfp_add_sub\|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component\|alt_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt\|alt_add_sub_altpriority_encoder_r08:altpriority_encoder10\|alt_add_sub_altpriority_encoder_bv7:altpriority_encoder12 " "Elaborating entity \"alt_add_sub_altpriority_encoder_bv7\" for hierarchy \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|coord_transform:coord_transform_module\|float_add_sub:diff_x_sub\|alt_add_sub:altfp_add_sub\|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component\|alt_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt\|alt_add_sub_altpriority_encoder_r08:altpriority_encoder10\|alt_add_sub_altpriority_encoder_bv7:altpriority_encoder12\"" {  } { { "soc_system1/synthesis/submodules/alt_add_sub.vhd" "altpriority_encoder12" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_add_sub.vhd" 871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680104259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_add_sub_altpriority_encoder_6v7 soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|coord_transform:coord_transform_module\|float_add_sub:diff_x_sub\|alt_add_sub:altfp_add_sub\|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component\|alt_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt\|alt_add_sub_altpriority_encoder_r08:altpriority_encoder10\|alt_add_sub_altpriority_encoder_bv7:altpriority_encoder12\|alt_add_sub_altpriority_encoder_6v7:altpriority_encoder14 " "Elaborating entity \"alt_add_sub_altpriority_encoder_6v7\" for hierarchy \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|coord_transform:coord_transform_module\|float_add_sub:diff_x_sub\|alt_add_sub:altfp_add_sub\|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component\|alt_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt\|alt_add_sub_altpriority_encoder_r08:altpriority_encoder10\|alt_add_sub_altpriority_encoder_bv7:altpriority_encoder12\|alt_add_sub_altpriority_encoder_6v7:altpriority_encoder14\"" {  } { { "soc_system1/synthesis/submodules/alt_add_sub.vhd" "altpriority_encoder14" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_add_sub.vhd" 744 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680104263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_add_sub_altpriority_encoder_3v7 soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|coord_transform:coord_transform_module\|float_add_sub:diff_x_sub\|alt_add_sub:altfp_add_sub\|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component\|alt_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt\|alt_add_sub_altpriority_encoder_r08:altpriority_encoder10\|alt_add_sub_altpriority_encoder_bv7:altpriority_encoder12\|alt_add_sub_altpriority_encoder_6v7:altpriority_encoder14\|alt_add_sub_altpriority_encoder_3v7:altpriority_encoder16 " "Elaborating entity \"alt_add_sub_altpriority_encoder_3v7\" for hierarchy \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|coord_transform:coord_transform_module\|float_add_sub:diff_x_sub\|alt_add_sub:altfp_add_sub\|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component\|alt_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt\|alt_add_sub_altpriority_encoder_r08:altpriority_encoder10\|alt_add_sub_altpriority_encoder_bv7:altpriority_encoder12\|alt_add_sub_altpriority_encoder_6v7:altpriority_encoder14\|alt_add_sub_altpriority_encoder_3v7:altpriority_encoder16\"" {  } { { "soc_system1/synthesis/submodules/alt_add_sub.vhd" "altpriority_encoder16" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_add_sub.vhd" 629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680104266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_add_sub_altpriority_encoder_3e8 soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|coord_transform:coord_transform_module\|float_add_sub:diff_x_sub\|alt_add_sub:altfp_add_sub\|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component\|alt_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt\|alt_add_sub_altpriority_encoder_r08:altpriority_encoder10\|alt_add_sub_altpriority_encoder_bv7:altpriority_encoder12\|alt_add_sub_altpriority_encoder_6v7:altpriority_encoder14\|alt_add_sub_altpriority_encoder_3e8:altpriority_encoder17 " "Elaborating entity \"alt_add_sub_altpriority_encoder_3e8\" for hierarchy \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|coord_transform:coord_transform_module\|float_add_sub:diff_x_sub\|alt_add_sub:altfp_add_sub\|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component\|alt_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt\|alt_add_sub_altpriority_encoder_r08:altpriority_encoder10\|alt_add_sub_altpriority_encoder_bv7:altpriority_encoder12\|alt_add_sub_altpriority_encoder_6v7:altpriority_encoder14\|alt_add_sub_altpriority_encoder_3e8:altpriority_encoder17\"" {  } { { "soc_system1/synthesis/submodules/alt_add_sub.vhd" "altpriority_encoder17" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_add_sub.vhd" 638 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680104271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_add_sub_altpriority_encoder_6e8 soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|coord_transform:coord_transform_module\|float_add_sub:diff_x_sub\|alt_add_sub:altfp_add_sub\|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component\|alt_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt\|alt_add_sub_altpriority_encoder_r08:altpriority_encoder10\|alt_add_sub_altpriority_encoder_bv7:altpriority_encoder12\|alt_add_sub_altpriority_encoder_6e8:altpriority_encoder15 " "Elaborating entity \"alt_add_sub_altpriority_encoder_6e8\" for hierarchy \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|coord_transform:coord_transform_module\|float_add_sub:diff_x_sub\|alt_add_sub:altfp_add_sub\|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component\|alt_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt\|alt_add_sub_altpriority_encoder_r08:altpriority_encoder10\|alt_add_sub_altpriority_encoder_bv7:altpriority_encoder12\|alt_add_sub_altpriority_encoder_6e8:altpriority_encoder15\"" {  } { { "soc_system1/synthesis/submodules/alt_add_sub.vhd" "altpriority_encoder15" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_add_sub.vhd" 759 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680104276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_add_sub_altpriority_encoder_be8 soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|coord_transform:coord_transform_module\|float_add_sub:diff_x_sub\|alt_add_sub:altfp_add_sub\|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component\|alt_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt\|alt_add_sub_altpriority_encoder_r08:altpriority_encoder10\|alt_add_sub_altpriority_encoder_be8:altpriority_encoder13 " "Elaborating entity \"alt_add_sub_altpriority_encoder_be8\" for hierarchy \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|coord_transform:coord_transform_module\|float_add_sub:diff_x_sub\|alt_add_sub:altfp_add_sub\|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component\|alt_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt\|alt_add_sub_altpriority_encoder_r08:altpriority_encoder10\|alt_add_sub_altpriority_encoder_be8:altpriority_encoder13\"" {  } { { "soc_system1/synthesis/submodules/alt_add_sub.vhd" "altpriority_encoder13" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_add_sub.vhd" 886 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680104289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_add_sub_altpriority_encoder_rf8 soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|coord_transform:coord_transform_module\|float_add_sub:diff_x_sub\|alt_add_sub:altfp_add_sub\|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component\|alt_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt\|alt_add_sub_altpriority_encoder_rf8:altpriority_encoder11 " "Elaborating entity \"alt_add_sub_altpriority_encoder_rf8\" for hierarchy \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|coord_transform:coord_transform_module\|float_add_sub:diff_x_sub\|alt_add_sub:altfp_add_sub\|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component\|alt_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt\|alt_add_sub_altpriority_encoder_rf8:altpriority_encoder11\"" {  } { { "soc_system1/synthesis/submodules/alt_add_sub.vhd" "altpriority_encoder11" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_add_sub.vhd" 1013 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680104334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_add_sub_altpriority_encoder_e48 soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|coord_transform:coord_transform_module\|float_add_sub:diff_x_sub\|alt_add_sub:altfp_add_sub\|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component\|alt_add_sub_altpriority_encoder_e48:trailing_zeros_cnt " "Elaborating entity \"alt_add_sub_altpriority_encoder_e48\" for hierarchy \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|coord_transform:coord_transform_module\|float_add_sub:diff_x_sub\|alt_add_sub:altfp_add_sub\|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component\|alt_add_sub_altpriority_encoder_e48:trailing_zeros_cnt\"" {  } { { "soc_system1/synthesis/submodules/alt_add_sub.vhd" "trailing_zeros_cnt" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_add_sub.vhd" 4023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680104496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_add_sub_altpriority_encoder_fj8 soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|coord_transform:coord_transform_module\|float_add_sub:diff_x_sub\|alt_add_sub:altfp_add_sub\|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component\|alt_add_sub_altpriority_encoder_e48:trailing_zeros_cnt\|alt_add_sub_altpriority_encoder_fj8:altpriority_encoder24 " "Elaborating entity \"alt_add_sub_altpriority_encoder_fj8\" for hierarchy \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|coord_transform:coord_transform_module\|float_add_sub:diff_x_sub\|alt_add_sub:altfp_add_sub\|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component\|alt_add_sub_altpriority_encoder_e48:trailing_zeros_cnt\|alt_add_sub_altpriority_encoder_fj8:altpriority_encoder24\"" {  } { { "soc_system1/synthesis/submodules/alt_add_sub.vhd" "altpriority_encoder24" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_add_sub.vhd" 1514 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680104502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_add_sub_altpriority_encoder_vh8 soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|coord_transform:coord_transform_module\|float_add_sub:diff_x_sub\|alt_add_sub:altfp_add_sub\|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component\|alt_add_sub_altpriority_encoder_e48:trailing_zeros_cnt\|alt_add_sub_altpriority_encoder_fj8:altpriority_encoder24\|alt_add_sub_altpriority_encoder_vh8:altpriority_encoder26 " "Elaborating entity \"alt_add_sub_altpriority_encoder_vh8\" for hierarchy \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|coord_transform:coord_transform_module\|float_add_sub:diff_x_sub\|alt_add_sub:altfp_add_sub\|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component\|alt_add_sub_altpriority_encoder_e48:trailing_zeros_cnt\|alt_add_sub_altpriority_encoder_fj8:altpriority_encoder24\|alt_add_sub_altpriority_encoder_vh8:altpriority_encoder26\"" {  } { { "soc_system1/synthesis/submodules/alt_add_sub.vhd" "altpriority_encoder26" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_add_sub.vhd" 1227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680104557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_add_sub_altpriority_encoder_qh8 soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|coord_transform:coord_transform_module\|float_add_sub:diff_x_sub\|alt_add_sub:altfp_add_sub\|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component\|alt_add_sub_altpriority_encoder_e48:trailing_zeros_cnt\|alt_add_sub_altpriority_encoder_fj8:altpriority_encoder24\|alt_add_sub_altpriority_encoder_vh8:altpriority_encoder26\|alt_add_sub_altpriority_encoder_qh8:altpriority_encoder28 " "Elaborating entity \"alt_add_sub_altpriority_encoder_qh8\" for hierarchy \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|coord_transform:coord_transform_module\|float_add_sub:diff_x_sub\|alt_add_sub:altfp_add_sub\|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component\|alt_add_sub_altpriority_encoder_e48:trailing_zeros_cnt\|alt_add_sub_altpriority_encoder_fj8:altpriority_encoder24\|alt_add_sub_altpriority_encoder_vh8:altpriority_encoder26\|alt_add_sub_altpriority_encoder_qh8:altpriority_encoder28\"" {  } { { "soc_system1/synthesis/submodules/alt_add_sub.vhd" "altpriority_encoder28" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_add_sub.vhd" 1167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680104569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_add_sub_altpriority_encoder_nh8 soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|coord_transform:coord_transform_module\|float_add_sub:diff_x_sub\|alt_add_sub:altfp_add_sub\|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component\|alt_add_sub_altpriority_encoder_e48:trailing_zeros_cnt\|alt_add_sub_altpriority_encoder_fj8:altpriority_encoder24\|alt_add_sub_altpriority_encoder_vh8:altpriority_encoder26\|alt_add_sub_altpriority_encoder_qh8:altpriority_encoder28\|alt_add_sub_altpriority_encoder_nh8:altpriority_encoder30 " "Elaborating entity \"alt_add_sub_altpriority_encoder_nh8\" for hierarchy \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|coord_transform:coord_transform_module\|float_add_sub:diff_x_sub\|alt_add_sub:altfp_add_sub\|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component\|alt_add_sub_altpriority_encoder_e48:trailing_zeros_cnt\|alt_add_sub_altpriority_encoder_fj8:altpriority_encoder24\|alt_add_sub_altpriority_encoder_vh8:altpriority_encoder26\|alt_add_sub_altpriority_encoder_qh8:altpriority_encoder28\|alt_add_sub_altpriority_encoder_nh8:altpriority_encoder30\"" {  } { { "soc_system1/synthesis/submodules/alt_add_sub.vhd" "altpriority_encoder30" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_add_sub.vhd" 1107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680104635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_add_sub_altpriority_encoder_f48 soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|coord_transform:coord_transform_module\|float_add_sub:diff_x_sub\|alt_add_sub:altfp_add_sub\|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component\|alt_add_sub_altpriority_encoder_e48:trailing_zeros_cnt\|alt_add_sub_altpriority_encoder_f48:altpriority_encoder25 " "Elaborating entity \"alt_add_sub_altpriority_encoder_f48\" for hierarchy \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|coord_transform:coord_transform_module\|float_add_sub:diff_x_sub\|alt_add_sub:altfp_add_sub\|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component\|alt_add_sub_altpriority_encoder_e48:trailing_zeros_cnt\|alt_add_sub_altpriority_encoder_f48:altpriority_encoder25\"" {  } { { "soc_system1/synthesis/submodules/alt_add_sub.vhd" "altpriority_encoder25" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_add_sub.vhd" 1520 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680104881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_add_sub_altpriority_encoder_v28 soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|coord_transform:coord_transform_module\|float_add_sub:diff_x_sub\|alt_add_sub:altfp_add_sub\|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component\|alt_add_sub_altpriority_encoder_e48:trailing_zeros_cnt\|alt_add_sub_altpriority_encoder_f48:altpriority_encoder25\|alt_add_sub_altpriority_encoder_v28:altpriority_encoder33 " "Elaborating entity \"alt_add_sub_altpriority_encoder_v28\" for hierarchy \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|coord_transform:coord_transform_module\|float_add_sub:diff_x_sub\|alt_add_sub:altfp_add_sub\|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component\|alt_add_sub_altpriority_encoder_e48:trailing_zeros_cnt\|alt_add_sub_altpriority_encoder_f48:altpriority_encoder25\|alt_add_sub_altpriority_encoder_v28:altpriority_encoder33\"" {  } { { "soc_system1/synthesis/submodules/alt_add_sub.vhd" "altpriority_encoder33" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_add_sub.vhd" 1457 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680104913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_add_sub_altpriority_encoder_q28 soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|coord_transform:coord_transform_module\|float_add_sub:diff_x_sub\|alt_add_sub:altfp_add_sub\|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component\|alt_add_sub_altpriority_encoder_e48:trailing_zeros_cnt\|alt_add_sub_altpriority_encoder_f48:altpriority_encoder25\|alt_add_sub_altpriority_encoder_v28:altpriority_encoder33\|alt_add_sub_altpriority_encoder_q28:altpriority_encoder35 " "Elaborating entity \"alt_add_sub_altpriority_encoder_q28\" for hierarchy \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|coord_transform:coord_transform_module\|float_add_sub:diff_x_sub\|alt_add_sub:altfp_add_sub\|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component\|alt_add_sub_altpriority_encoder_e48:trailing_zeros_cnt\|alt_add_sub_altpriority_encoder_f48:altpriority_encoder25\|alt_add_sub_altpriority_encoder_v28:altpriority_encoder33\|alt_add_sub_altpriority_encoder_q28:altpriority_encoder35\"" {  } { { "soc_system1/synthesis/submodules/alt_add_sub.vhd" "altpriority_encoder35" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_add_sub.vhd" 1394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680104934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_add_sub_altpriority_encoder_n28 soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|coord_transform:coord_transform_module\|float_add_sub:diff_x_sub\|alt_add_sub:altfp_add_sub\|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component\|alt_add_sub_altpriority_encoder_e48:trailing_zeros_cnt\|alt_add_sub_altpriority_encoder_f48:altpriority_encoder25\|alt_add_sub_altpriority_encoder_v28:altpriority_encoder33\|alt_add_sub_altpriority_encoder_q28:altpriority_encoder35\|alt_add_sub_altpriority_encoder_n28:altpriority_encoder37 " "Elaborating entity \"alt_add_sub_altpriority_encoder_n28\" for hierarchy \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|coord_transform:coord_transform_module\|float_add_sub:diff_x_sub\|alt_add_sub:altfp_add_sub\|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component\|alt_add_sub_altpriority_encoder_e48:trailing_zeros_cnt\|alt_add_sub_altpriority_encoder_f48:altpriority_encoder25\|alt_add_sub_altpriority_encoder_v28:altpriority_encoder33\|alt_add_sub_altpriority_encoder_q28:altpriority_encoder35\|alt_add_sub_altpriority_encoder_n28:altpriority_encoder37\"" {  } { { "soc_system1/synthesis/submodules/alt_add_sub.vhd" "altpriority_encoder37" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_add_sub.vhd" 1331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680104942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|coord_transform:coord_transform_module\|float_add_sub:diff_x_sub\|alt_add_sub:altfp_add_sub\|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component\|lpm_add_sub:add_sub1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|coord_transform:coord_transform_module\|float_add_sub:diff_x_sub\|alt_add_sub:altfp_add_sub\|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component\|lpm_add_sub:add_sub1\"" {  } { { "soc_system1/synthesis/submodules/alt_add_sub.vhd" "add_sub1" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_add_sub.vhd" 4548 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680104953 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|coord_transform:coord_transform_module\|float_add_sub:diff_x_sub\|alt_add_sub:altfp_add_sub\|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component\|lpm_add_sub:add_sub1 " "Elaborated megafunction instantiation \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|coord_transform:coord_transform_module\|float_add_sub:diff_x_sub\|alt_add_sub:altfp_add_sub\|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component\|lpm_add_sub:add_sub1\"" {  } { { "soc_system1/synthesis/submodules/alt_add_sub.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_add_sub.vhd" 4548 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680104954 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|coord_transform:coord_transform_module\|float_add_sub:diff_x_sub\|alt_add_sub:altfp_add_sub\|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component\|lpm_add_sub:add_sub1 " "Instantiated megafunction \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|coord_transform:coord_transform_module\|float_add_sub:diff_x_sub\|alt_add_sub:altfp_add_sub\|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component\|lpm_add_sub:add_sub1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680104954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680104954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680104954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680104954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680104954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680104954 ""}  } { { "soc_system1/synthesis/submodules/alt_add_sub.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_add_sub.vhd" 4548 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620680104954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_75g.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_75g.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_75g " "Found entity 1: add_sub_75g" {  } { { "db/add_sub_75g.tdf" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/db/add_sub_75g.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680105016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620680105016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_75g soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|coord_transform:coord_transform_module\|float_add_sub:diff_x_sub\|alt_add_sub:altfp_add_sub\|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component\|lpm_add_sub:add_sub1\|add_sub_75g:auto_generated " "Elaborating entity \"add_sub_75g\" for hierarchy \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|coord_transform:coord_transform_module\|float_add_sub:diff_x_sub\|alt_add_sub:altfp_add_sub\|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component\|lpm_add_sub:add_sub1\|add_sub_75g:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/gabriel/intelFPGA_lite/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680105018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|coord_transform:coord_transform_module\|float_add_sub:diff_x_sub\|alt_add_sub:altfp_add_sub\|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component\|lpm_add_sub:add_sub2 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|coord_transform:coord_transform_module\|float_add_sub:diff_x_sub\|alt_add_sub:altfp_add_sub\|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component\|lpm_add_sub:add_sub2\"" {  } { { "soc_system1/synthesis/submodules/alt_add_sub.vhd" "add_sub2" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_add_sub.vhd" 4559 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680105026 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|coord_transform:coord_transform_module\|float_add_sub:diff_x_sub\|alt_add_sub:altfp_add_sub\|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component\|lpm_add_sub:add_sub2 " "Elaborated megafunction instantiation \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|coord_transform:coord_transform_module\|float_add_sub:diff_x_sub\|alt_add_sub:altfp_add_sub\|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component\|lpm_add_sub:add_sub2\"" {  } { { "soc_system1/synthesis/submodules/alt_add_sub.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_add_sub.vhd" 4559 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680105028 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|coord_transform:coord_transform_module\|float_add_sub:diff_x_sub\|alt_add_sub:altfp_add_sub\|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component\|lpm_add_sub:add_sub2 " "Instantiated megafunction \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|coord_transform:coord_transform_module\|float_add_sub:diff_x_sub\|alt_add_sub:altfp_add_sub\|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component\|lpm_add_sub:add_sub2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680105028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680105028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680105028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680105028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680105028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680105028 ""}  } { { "soc_system1/synthesis/submodules/alt_add_sub.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_add_sub.vhd" 4559 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620680105028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|coord_transform:coord_transform_module\|float_add_sub:diff_x_sub\|alt_add_sub:altfp_add_sub\|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component\|lpm_add_sub:add_sub3 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|coord_transform:coord_transform_module\|float_add_sub:diff_x_sub\|alt_add_sub:altfp_add_sub\|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component\|lpm_add_sub:add_sub3\"" {  } { { "soc_system1/synthesis/submodules/alt_add_sub.vhd" "add_sub3" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_add_sub.vhd" 4570 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680105039 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|coord_transform:coord_transform_module\|float_add_sub:diff_x_sub\|alt_add_sub:altfp_add_sub\|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component\|lpm_add_sub:add_sub3 " "Elaborated megafunction instantiation \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|coord_transform:coord_transform_module\|float_add_sub:diff_x_sub\|alt_add_sub:altfp_add_sub\|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component\|lpm_add_sub:add_sub3\"" {  } { { "soc_system1/synthesis/submodules/alt_add_sub.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_add_sub.vhd" 4570 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680105041 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|coord_transform:coord_transform_module\|float_add_sub:diff_x_sub\|alt_add_sub:altfp_add_sub\|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component\|lpm_add_sub:add_sub3 " "Instantiated megafunction \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|coord_transform:coord_transform_module\|float_add_sub:diff_x_sub\|alt_add_sub:altfp_add_sub\|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component\|lpm_add_sub:add_sub3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680105041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680105041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680105041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 6 " "Parameter \"LPM_WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680105041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680105041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680105041 ""}  } { { "soc_system1/synthesis/submodules/alt_add_sub.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_add_sub.vhd" 4570 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620680105041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_45g.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_45g.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_45g " "Found entity 1: add_sub_45g" {  } { { "db/add_sub_45g.tdf" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/db/add_sub_45g.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680105100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620680105100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_45g soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|coord_transform:coord_transform_module\|float_add_sub:diff_x_sub\|alt_add_sub:altfp_add_sub\|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component\|lpm_add_sub:add_sub3\|add_sub_45g:auto_generated " "Elaborating entity \"add_sub_45g\" for hierarchy \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|coord_transform:coord_transform_module\|float_add_sub:diff_x_sub\|alt_add_sub:altfp_add_sub\|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component\|lpm_add_sub:add_sub3\|add_sub_45g:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/gabriel/intelFPGA_lite/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680105102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|coord_transform:coord_transform_module\|float_add_sub:diff_x_sub\|alt_add_sub:altfp_add_sub\|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component\|lpm_add_sub:add_sub4 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|coord_transform:coord_transform_module\|float_add_sub:diff_x_sub\|alt_add_sub:altfp_add_sub\|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component\|lpm_add_sub:add_sub4\"" {  } { { "soc_system1/synthesis/submodules/alt_add_sub.vhd" "add_sub4" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_add_sub.vhd" 4581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680105111 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|coord_transform:coord_transform_module\|float_add_sub:diff_x_sub\|alt_add_sub:altfp_add_sub\|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component\|lpm_add_sub:add_sub4 " "Elaborated megafunction instantiation \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|coord_transform:coord_transform_module\|float_add_sub:diff_x_sub\|alt_add_sub:altfp_add_sub\|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component\|lpm_add_sub:add_sub4\"" {  } { { "soc_system1/synthesis/submodules/alt_add_sub.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_add_sub.vhd" 4581 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680105125 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|coord_transform:coord_transform_module\|float_add_sub:diff_x_sub\|alt_add_sub:altfp_add_sub\|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component\|lpm_add_sub:add_sub4 " "Instantiated megafunction \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|coord_transform:coord_transform_module\|float_add_sub:diff_x_sub\|alt_add_sub:altfp_add_sub\|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component\|lpm_add_sub:add_sub4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680105126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680105126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680105126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 28 " "Parameter \"LPM_WIDTH\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680105126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680105126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680105126 ""}  } { { "soc_system1/synthesis/submodules/alt_add_sub.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_add_sub.vhd" 4581 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620680105126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_r6j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_r6j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_r6j " "Found entity 1: add_sub_r6j" {  } { { "db/add_sub_r6j.tdf" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/db/add_sub_r6j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680105200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620680105200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_r6j soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|coord_transform:coord_transform_module\|float_add_sub:diff_x_sub\|alt_add_sub:altfp_add_sub\|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component\|lpm_add_sub:add_sub4\|add_sub_r6j:auto_generated " "Elaborating entity \"add_sub_r6j\" for hierarchy \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|coord_transform:coord_transform_module\|float_add_sub:diff_x_sub\|alt_add_sub:altfp_add_sub\|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component\|lpm_add_sub:add_sub4\|add_sub_r6j:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/gabriel/intelFPGA_lite/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680105202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|coord_transform:coord_transform_module\|float_add_sub:diff_x_sub\|alt_add_sub:altfp_add_sub\|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component\|lpm_add_sub:add_sub5 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|coord_transform:coord_transform_module\|float_add_sub:diff_x_sub\|alt_add_sub:altfp_add_sub\|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component\|lpm_add_sub:add_sub5\"" {  } { { "soc_system1/synthesis/submodules/alt_add_sub.vhd" "add_sub5" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_add_sub.vhd" 4597 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680105230 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|coord_transform:coord_transform_module\|float_add_sub:diff_x_sub\|alt_add_sub:altfp_add_sub\|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component\|lpm_add_sub:add_sub5 " "Elaborated megafunction instantiation \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|coord_transform:coord_transform_module\|float_add_sub:diff_x_sub\|alt_add_sub:altfp_add_sub\|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component\|lpm_add_sub:add_sub5\"" {  } { { "soc_system1/synthesis/submodules/alt_add_sub.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_add_sub.vhd" 4597 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680105232 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|coord_transform:coord_transform_module\|float_add_sub:diff_x_sub\|alt_add_sub:altfp_add_sub\|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component\|lpm_add_sub:add_sub5 " "Instantiated megafunction \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|coord_transform:coord_transform_module\|float_add_sub:diff_x_sub\|alt_add_sub:altfp_add_sub\|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component\|lpm_add_sub:add_sub5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680105233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680105233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680105233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 28 " "Parameter \"LPM_WIDTH\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680105233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680105233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680105233 ""}  } { { "soc_system1/synthesis/submodules/alt_add_sub.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_add_sub.vhd" 4597 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620680105233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|coord_transform:coord_transform_module\|float_add_sub:diff_x_sub\|alt_add_sub:altfp_add_sub\|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component\|lpm_add_sub:add_sub6 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|coord_transform:coord_transform_module\|float_add_sub:diff_x_sub\|alt_add_sub:altfp_add_sub\|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component\|lpm_add_sub:add_sub6\"" {  } { { "soc_system1/synthesis/submodules/alt_add_sub.vhd" "add_sub6" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_add_sub.vhd" 4613 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680105242 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|coord_transform:coord_transform_module\|float_add_sub:diff_x_sub\|alt_add_sub:altfp_add_sub\|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component\|lpm_add_sub:add_sub6 " "Elaborated megafunction instantiation \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|coord_transform:coord_transform_module\|float_add_sub:diff_x_sub\|alt_add_sub:altfp_add_sub\|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component\|lpm_add_sub:add_sub6\"" {  } { { "soc_system1/synthesis/submodules/alt_add_sub.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_add_sub.vhd" 4613 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680105244 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|coord_transform:coord_transform_module\|float_add_sub:diff_x_sub\|alt_add_sub:altfp_add_sub\|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component\|lpm_add_sub:add_sub6 " "Instantiated megafunction \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|coord_transform:coord_transform_module\|float_add_sub:diff_x_sub\|alt_add_sub:altfp_add_sub\|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component\|lpm_add_sub:add_sub6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680105244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680105244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680105244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680105244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680105244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680105244 ""}  } { { "soc_system1/synthesis/submodules/alt_add_sub.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_add_sub.vhd" 4613 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620680105244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_64g.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_64g.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_64g " "Found entity 1: add_sub_64g" {  } { { "db/add_sub_64g.tdf" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/db/add_sub_64g.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680105297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620680105297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_64g soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|coord_transform:coord_transform_module\|float_add_sub:diff_x_sub\|alt_add_sub:altfp_add_sub\|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component\|lpm_add_sub:add_sub6\|add_sub_64g:auto_generated " "Elaborating entity \"add_sub_64g\" for hierarchy \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|coord_transform:coord_transform_module\|float_add_sub:diff_x_sub\|alt_add_sub:altfp_add_sub\|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component\|lpm_add_sub:add_sub6\|add_sub_64g:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/gabriel/intelFPGA_lite/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680105299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|coord_transform:coord_transform_module\|float_add_sub:diff_x_sub\|alt_add_sub:altfp_add_sub\|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component\|lpm_add_sub:add_sub7 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|coord_transform:coord_transform_module\|float_add_sub:diff_x_sub\|alt_add_sub:altfp_add_sub\|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component\|lpm_add_sub:add_sub7\"" {  } { { "soc_system1/synthesis/submodules/alt_add_sub.vhd" "add_sub7" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_add_sub.vhd" 4624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680105326 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|coord_transform:coord_transform_module\|float_add_sub:diff_x_sub\|alt_add_sub:altfp_add_sub\|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component\|lpm_add_sub:add_sub7 " "Elaborated megafunction instantiation \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|coord_transform:coord_transform_module\|float_add_sub:diff_x_sub\|alt_add_sub:altfp_add_sub\|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component\|lpm_add_sub:add_sub7\"" {  } { { "soc_system1/synthesis/submodules/alt_add_sub.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_add_sub.vhd" 4624 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680105329 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|coord_transform:coord_transform_module\|float_add_sub:diff_x_sub\|alt_add_sub:altfp_add_sub\|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component\|lpm_add_sub:add_sub7 " "Instantiated megafunction \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|coord_transform:coord_transform_module\|float_add_sub:diff_x_sub\|alt_add_sub:altfp_add_sub\|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component\|lpm_add_sub:add_sub7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680105329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680105329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680105329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680105329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680105329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680105329 ""}  } { { "soc_system1/synthesis/submodules/alt_add_sub.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_add_sub.vhd" 4624 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620680105329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_2lh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_2lh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_2lh " "Found entity 1: add_sub_2lh" {  } { { "db/add_sub_2lh.tdf" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/db/add_sub_2lh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680105391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620680105391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_2lh soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|coord_transform:coord_transform_module\|float_add_sub:diff_x_sub\|alt_add_sub:altfp_add_sub\|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component\|lpm_add_sub:add_sub7\|add_sub_2lh:auto_generated " "Elaborating entity \"add_sub_2lh\" for hierarchy \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|coord_transform:coord_transform_module\|float_add_sub:diff_x_sub\|alt_add_sub:altfp_add_sub\|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component\|lpm_add_sub:add_sub7\|add_sub_2lh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/gabriel/intelFPGA_lite/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680105392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|coord_transform:coord_transform_module\|float_add_sub:diff_x_sub\|alt_add_sub:altfp_add_sub\|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component\|lpm_add_sub:add_sub8 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|coord_transform:coord_transform_module\|float_add_sub:diff_x_sub\|alt_add_sub:altfp_add_sub\|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component\|lpm_add_sub:add_sub8\"" {  } { { "soc_system1/synthesis/submodules/alt_add_sub.vhd" "add_sub8" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_add_sub.vhd" 4639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680105401 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|coord_transform:coord_transform_module\|float_add_sub:diff_x_sub\|alt_add_sub:altfp_add_sub\|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component\|lpm_add_sub:add_sub8 " "Elaborated megafunction instantiation \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|coord_transform:coord_transform_module\|float_add_sub:diff_x_sub\|alt_add_sub:altfp_add_sub\|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component\|lpm_add_sub:add_sub8\"" {  } { { "soc_system1/synthesis/submodules/alt_add_sub.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_add_sub.vhd" 4639 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680105403 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|coord_transform:coord_transform_module\|float_add_sub:diff_x_sub\|alt_add_sub:altfp_add_sub\|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component\|lpm_add_sub:add_sub8 " "Instantiated megafunction \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|coord_transform:coord_transform_module\|float_add_sub:diff_x_sub\|alt_add_sub:altfp_add_sub\|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component\|lpm_add_sub:add_sub8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680105403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680105403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680105403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 26 " "Parameter \"LPM_WIDTH\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680105403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680105403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680105403 ""}  } { { "soc_system1/synthesis/submodules/alt_add_sub.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_add_sub.vhd" 4639 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620680105403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_l5g.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_l5g.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_l5g " "Found entity 1: add_sub_l5g" {  } { { "db/add_sub_l5g.tdf" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/db/add_sub_l5g.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680105460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620680105460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_l5g soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|coord_transform:coord_transform_module\|float_add_sub:diff_x_sub\|alt_add_sub:altfp_add_sub\|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component\|lpm_add_sub:add_sub8\|add_sub_l5g:auto_generated " "Elaborating entity \"add_sub_l5g\" for hierarchy \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|coord_transform:coord_transform_module\|float_add_sub:diff_x_sub\|alt_add_sub:altfp_add_sub\|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component\|lpm_add_sub:add_sub8\|add_sub_l5g:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/gabriel/intelFPGA_lite/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680105461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|coord_transform:coord_transform_module\|float_add_sub:diff_x_sub\|alt_add_sub:altfp_add_sub\|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component\|lpm_add_sub:add_sub9 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|coord_transform:coord_transform_module\|float_add_sub:diff_x_sub\|alt_add_sub:altfp_add_sub\|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component\|lpm_add_sub:add_sub9\"" {  } { { "soc_system1/synthesis/submodules/alt_add_sub.vhd" "add_sub9" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_add_sub.vhd" 4650 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680105469 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|coord_transform:coord_transform_module\|float_add_sub:diff_x_sub\|alt_add_sub:altfp_add_sub\|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component\|lpm_add_sub:add_sub9 " "Elaborated megafunction instantiation \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|coord_transform:coord_transform_module\|float_add_sub:diff_x_sub\|alt_add_sub:altfp_add_sub\|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component\|lpm_add_sub:add_sub9\"" {  } { { "soc_system1/synthesis/submodules/alt_add_sub.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_add_sub.vhd" 4650 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680105470 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|coord_transform:coord_transform_module\|float_add_sub:diff_x_sub\|alt_add_sub:altfp_add_sub\|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component\|lpm_add_sub:add_sub9 " "Instantiated megafunction \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|coord_transform:coord_transform_module\|float_add_sub:diff_x_sub\|alt_add_sub:altfp_add_sub\|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component\|lpm_add_sub:add_sub9\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680105470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680105470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680105470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680105470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680105470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680105470 ""}  } { { "soc_system1/synthesis/submodules/alt_add_sub.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_add_sub.vhd" 4650 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620680105470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|coord_transform:coord_transform_module\|float_add_sub:diff_x_sub\|alt_add_sub:altfp_add_sub\|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component\|lpm_compare:trailing_zeros_limit_comparator " "Elaborating entity \"lpm_compare\" for hierarchy \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|coord_transform:coord_transform_module\|float_add_sub:diff_x_sub\|alt_add_sub:altfp_add_sub\|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component\|lpm_compare:trailing_zeros_limit_comparator\"" {  } { { "soc_system1/synthesis/submodules/alt_add_sub.vhd" "trailing_zeros_limit_comparator" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_add_sub.vhd" 4661 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680105480 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|coord_transform:coord_transform_module\|float_add_sub:diff_x_sub\|alt_add_sub:altfp_add_sub\|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component\|lpm_compare:trailing_zeros_limit_comparator " "Elaborated megafunction instantiation \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|coord_transform:coord_transform_module\|float_add_sub:diff_x_sub\|alt_add_sub:altfp_add_sub\|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component\|lpm_compare:trailing_zeros_limit_comparator\"" {  } { { "soc_system1/synthesis/submodules/alt_add_sub.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_add_sub.vhd" 4661 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680105488 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|coord_transform:coord_transform_module\|float_add_sub:diff_x_sub\|alt_add_sub:altfp_add_sub\|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component\|lpm_compare:trailing_zeros_limit_comparator " "Instantiated megafunction \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|coord_transform:coord_transform_module\|float_add_sub:diff_x_sub\|alt_add_sub:altfp_add_sub\|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component\|lpm_compare:trailing_zeros_limit_comparator\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680105488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680105488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 6 " "Parameter \"LPM_WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680105488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680105488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680105488 ""}  } { { "soc_system1/synthesis/submodules/alt_add_sub.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_add_sub.vhd" 4661 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620680105488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_pjh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_pjh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_pjh " "Found entity 1: cmpr_pjh" {  } { { "db/cmpr_pjh.tdf" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/db/cmpr_pjh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680105560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620680105560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_pjh soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|coord_transform:coord_transform_module\|float_add_sub:diff_x_sub\|alt_add_sub:altfp_add_sub\|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component\|lpm_compare:trailing_zeros_limit_comparator\|cmpr_pjh:auto_generated " "Elaborating entity \"cmpr_pjh\" for hierarchy \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|coord_transform:coord_transform_module\|float_add_sub:diff_x_sub\|alt_add_sub:altfp_add_sub\|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component\|lpm_compare:trailing_zeros_limit_comparator\|cmpr_pjh:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "/home/gabriel/intelFPGA_lite/17.0/quartus/libraries/megafunctions/lpm_compare.tdf" 281 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680105561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tiny_counter soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|coord_transform:coord_transform_module\|float_add_sub:diff_x_sub\|tiny_counter:COUNTER " "Elaborating entity \"tiny_counter\" for hierarchy \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|coord_transform:coord_transform_module\|float_add_sub:diff_x_sub\|tiny_counter:COUNTER\"" {  } { { "soc_system1/synthesis/submodules/float_add_sub.vhd" "COUNTER" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/float_add_sub.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680105579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "map_init_fsm soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|map_init_fsm:map_init_control " "Elaborating entity \"map_init_fsm\" for hierarchy \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|map_init_fsm:map_init_control\"" {  } { { "soc_system1/synthesis/submodules/map_handler.vhd" "map_init_control" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/map_handler.vhd" 448 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680106698 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_addr_s map_init_fsm.vhd(178) " "VHDL Process Statement warning at map_init_fsm.vhd(178): signal \"rd_addr_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "soc_system1/synthesis/submodules/map_init_fsm.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/map_init_fsm.vhd" 178 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620680106701 "|DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_init_fsm:map_init_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_addr_s map_init_fsm.vhd(191) " "VHDL Process Statement warning at map_init_fsm.vhd(191): signal \"rd_addr_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "soc_system1/synthesis/submodules/map_init_fsm.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/map_init_fsm.vhd" 191 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620680106701 "|DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_init_fsm:map_init_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_addr_s map_init_fsm.vhd(204) " "VHDL Process Statement warning at map_init_fsm.vhd(204): signal \"rd_addr_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "soc_system1/synthesis/submodules/map_init_fsm.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/map_init_fsm.vhd" 204 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620680106701 "|DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_init_fsm:map_init_control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rd_en map_init_fsm.vhd(135) " "VHDL Process Statement warning at map_init_fsm.vhd(135): inferring latch(es) for signal or variable \"rd_en\", which holds its previous value in one or more paths through the process" {  } { { "soc_system1/synthesis/submodules/map_init_fsm.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/map_init_fsm.vhd" 135 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1620680106701 "|DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_init_fsm:map_init_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_en map_init_fsm.vhd(135) " "Inferred latch for \"rd_en\" at map_init_fsm.vhd(135)" {  } { { "soc_system1/synthesis/submodules/map_init_fsm.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/map_init_fsm.vhd" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620680106701 "|DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_init_fsm:map_init_control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "map_transform_fsm soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|map_transform_fsm:map_cord_transf_control " "Elaborating entity \"map_transform_fsm\" for hierarchy \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|map_transform_fsm:map_cord_transf_control\"" {  } { { "soc_system1/synthesis/submodules/map_handler.vhd" "map_cord_transf_control" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/map_handler.vhd" 466 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680106704 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "addr_s map_transform_fsm.vhd(108) " "VHDL Process Statement warning at map_transform_fsm.vhd(108): signal \"addr_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "soc_system1/synthesis/submodules/map_transform_fsm.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/map_transform_fsm.vhd" 108 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620680106706 "|DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_transform_fsm:map_cord_transf_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "addr_s map_transform_fsm.vhd(142) " "VHDL Process Statement warning at map_transform_fsm.vhd(142): signal \"addr_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "soc_system1/synthesis/submodules/map_transform_fsm.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/map_transform_fsm.vhd" 142 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620680106706 "|DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_transform_fsm:map_cord_transf_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "addr_s map_transform_fsm.vhd(152) " "VHDL Process Statement warning at map_transform_fsm.vhd(152): signal \"addr_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "soc_system1/synthesis/submodules/map_transform_fsm.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/map_transform_fsm.vhd" 152 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620680106706 "|DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_transform_fsm:map_cord_transf_control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "map_update_fsm soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|map_update_fsm:map_update_control " "Elaborating entity \"map_update_fsm\" for hierarchy \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|map_update_fsm:map_update_control\"" {  } { { "soc_system1/synthesis/submodules/map_handler.vhd" "map_update_control" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/map_handler.vhd" 478 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680106709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "quadrant_to_map_fsm soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|map_update_fsm:map_update_control\|quadrant_to_map_fsm:vq2map_module " "Elaborating entity \"quadrant_to_map_fsm\" for hierarchy \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|map_update_fsm:map_update_control\|quadrant_to_map_fsm:vq2map_module\"" {  } { { "soc_system1/synthesis/submodules/map_update_fsm.vhd" "vq2map_module" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/map_update_fsm.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680106927 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "map_size_temp_s quadrant_to_map_fsm.vhd(50) " "Verilog HDL or VHDL warning at quadrant_to_map_fsm.vhd(50): object \"map_size_temp_s\" assigned a value but never read" {  } { { "soc_system1/synthesis/submodules/quadrant_to_map_fsm.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/quadrant_to_map_fsm.vhd" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1620680106931 "|DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "map_full quadrant_to_map_fsm.vhd(101) " "Verilog HDL or VHDL warning at quadrant_to_map_fsm.vhd(101): object \"map_full\" assigned a value but never read" {  } { { "soc_system1/synthesis/submodules/quadrant_to_map_fsm.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/quadrant_to_map_fsm.vhd" 101 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1620680106931 "|DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_s quadrant_to_map_fsm.vhd(366) " "VHDL Process Statement warning at quadrant_to_map_fsm.vhd(366): signal \"i_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "soc_system1/synthesis/submodules/quadrant_to_map_fsm.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/quadrant_to_map_fsm.vhd" 366 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620680106931 "|DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "max_tick_i_sero quadrant_to_map_fsm.vhd(383) " "VHDL Process Statement warning at quadrant_to_map_fsm.vhd(383): signal \"max_tick_i_sero\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "soc_system1/synthesis/submodules/quadrant_to_map_fsm.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/quadrant_to_map_fsm.vhd" 383 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620680106931 "|DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "j_s quadrant_to_map_fsm.vhd(435) " "VHDL Process Statement warning at quadrant_to_map_fsm.vhd(435): signal \"j_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "soc_system1/synthesis/submodules/quadrant_to_map_fsm.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/quadrant_to_map_fsm.vhd" 435 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620680106932 "|DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "map_size_reg quadrant_to_map_fsm.vhd(568) " "VHDL Process Statement warning at quadrant_to_map_fsm.vhd(568): signal \"map_size_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "soc_system1/synthesis/submodules/quadrant_to_map_fsm.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/quadrant_to_map_fsm.vhd" 568 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620680106932 "|DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "new_map_point_s quadrant_to_map_fsm.vhd(569) " "VHDL Process Statement warning at quadrant_to_map_fsm.vhd(569): signal \"new_map_point_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "soc_system1/synthesis/submodules/quadrant_to_map_fsm.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/quadrant_to_map_fsm.vhd" 569 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620680106932 "|DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "map_size_reg quadrant_to_map_fsm.vhd(588) " "VHDL Process Statement warning at quadrant_to_map_fsm.vhd(588): signal \"map_size_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "soc_system1/synthesis/submodules/quadrant_to_map_fsm.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/quadrant_to_map_fsm.vhd" 588 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620680106932 "|DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "new_map_point_s quadrant_to_map_fsm.vhd(589) " "VHDL Process Statement warning at quadrant_to_map_fsm.vhd(589): signal \"new_map_point_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "soc_system1/synthesis/submodules/quadrant_to_map_fsm.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/quadrant_to_map_fsm.vhd" 589 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620680106932 "|DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "j_s quadrant_to_map_fsm.vhd(660) " "VHDL Process Statement warning at quadrant_to_map_fsm.vhd(660): signal \"j_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "soc_system1/synthesis/submodules/quadrant_to_map_fsm.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/quadrant_to_map_fsm.vhd" 660 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620680106932 "|DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "new_map_point_s quadrant_to_map_fsm.vhd(661) " "VHDL Process Statement warning at quadrant_to_map_fsm.vhd(661): signal \"new_map_point_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "soc_system1/synthesis/submodules/quadrant_to_map_fsm.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/quadrant_to_map_fsm.vhd" 661 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620680106932 "|DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "j_s quadrant_to_map_fsm.vhd(680) " "VHDL Process Statement warning at quadrant_to_map_fsm.vhd(680): signal \"j_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "soc_system1/synthesis/submodules/quadrant_to_map_fsm.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/quadrant_to_map_fsm.vhd" 680 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620680106932 "|DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "new_map_point_s quadrant_to_map_fsm.vhd(681) " "VHDL Process Statement warning at quadrant_to_map_fsm.vhd(681): signal \"new_map_point_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "soc_system1/synthesis/submodules/quadrant_to_map_fsm.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/quadrant_to_map_fsm.vhd" 681 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620680106932 "|DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "int_adder soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|map_update_fsm:map_update_control\|quadrant_to_map_fsm:vq2map_module\|int_adder:voxel_size_adjust " "Elaborating entity \"int_adder\" for hierarchy \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|map_update_fsm:map_update_control\|quadrant_to_map_fsm:vq2map_module\|int_adder:voxel_size_adjust\"" {  } { { "soc_system1/synthesis/submodules/quadrant_to_map_fsm.vhd" "voxel_size_adjust" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/quadrant_to_map_fsm.vhd" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680106935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "int_adder soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|map_update_fsm:map_update_control\|quadrant_to_map_fsm:vq2map_module\|int_adder:map_size_adjust " "Elaborating entity \"int_adder\" for hierarchy \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|map_update_fsm:map_update_control\|quadrant_to_map_fsm:vq2map_module\|int_adder:map_size_adjust\"" {  } { { "soc_system1/synthesis/submodules/quadrant_to_map_fsm.vhd" "map_size_adjust" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/quadrant_to_map_fsm.vhd" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680106940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_register soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|map_update_fsm:map_update_control\|quadrant_to_map_fsm:vq2map_module\|my_register:map_size_register " "Elaborating entity \"my_register\" for hierarchy \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|map_update_fsm:map_update_control\|quadrant_to_map_fsm:vq2map_module\|my_register:map_size_register\"" {  } { { "soc_system1/synthesis/submodules/quadrant_to_map_fsm.vhd" "map_size_register" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/quadrant_to_map_fsm.vhd" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680107857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "map_neighbour_detector soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|map_update_fsm:map_update_control\|quadrant_to_map_fsm:vq2map_module\|map_neighbour_detector:neighbour_detector_module " "Elaborating entity \"map_neighbour_detector\" for hierarchy \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|map_update_fsm:map_update_control\|quadrant_to_map_fsm:vq2map_module\|map_neighbour_detector:neighbour_detector_module\"" {  } { { "soc_system1/synthesis/submodules/quadrant_to_map_fsm.vhd" "neighbour_detector_module" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/quadrant_to_map_fsm.vhd" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680108125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "float_abs soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|map_update_fsm:map_update_control\|quadrant_to_map_fsm:vq2map_module\|map_neighbour_detector:neighbour_detector_module\|float_abs:abs_x_sub " "Elaborating entity \"float_abs\" for hierarchy \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|map_update_fsm:map_update_control\|quadrant_to_map_fsm:vq2map_module\|map_neighbour_detector:neighbour_detector_module\|float_abs:abs_x_sub\"" {  } { { "soc_system1/synthesis/submodules/map_neighbour_detector.vhd" "abs_x_sub" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/map_neighbour_detector.vhd" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680109301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "float_comparator soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|map_update_fsm:map_update_control\|quadrant_to_map_fsm:vq2map_module\|map_neighbour_detector:neighbour_detector_module\|float_comparator:x_comparator " "Elaborating entity \"float_comparator\" for hierarchy \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|map_update_fsm:map_update_control\|quadrant_to_map_fsm:vq2map_module\|map_neighbour_detector:neighbour_detector_module\|float_comparator:x_comparator\"" {  } { { "soc_system1/synthesis/submodules/map_neighbour_detector.vhd" "x_comparator" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/map_neighbour_detector.vhd" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680109317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_float_comp soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|map_update_fsm:map_update_control\|quadrant_to_map_fsm:vq2map_module\|map_neighbour_detector:neighbour_detector_module\|float_comparator:x_comparator\|alt_float_comp:altfp_comp " "Elaborating entity \"alt_float_comp\" for hierarchy \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|map_update_fsm:map_update_control\|quadrant_to_map_fsm:vq2map_module\|map_neighbour_detector:neighbour_detector_module\|float_comparator:x_comparator\|alt_float_comp:altfp_comp\"" {  } { { "soc_system1/synthesis/submodules/float_comparator.vhd" "altfp_comp" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/float_comparator.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680109323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_float_comp_altfp_compare_snc soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|map_update_fsm:map_update_control\|quadrant_to_map_fsm:vq2map_module\|map_neighbour_detector:neighbour_detector_module\|float_comparator:x_comparator\|alt_float_comp:altfp_comp\|alt_float_comp_altfp_compare_snc:alt_float_comp_altfp_compare_snc_component " "Elaborating entity \"alt_float_comp_altfp_compare_snc\" for hierarchy \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|map_update_fsm:map_update_control\|quadrant_to_map_fsm:vq2map_module\|map_neighbour_detector:neighbour_detector_module\|float_comparator:x_comparator\|alt_float_comp:altfp_comp\|alt_float_comp_altfp_compare_snc:alt_float_comp_altfp_compare_snc_component\"" {  } { { "soc_system1/synthesis/submodules/alt_float_comp.vhd" "alt_float_comp_altfp_compare_snc_component" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_float_comp.vhd" 1091 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680109328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|map_update_fsm:map_update_control\|quadrant_to_map_fsm:vq2map_module\|map_neighbour_detector:neighbour_detector_module\|float_comparator:x_comparator\|alt_float_comp:altfp_comp\|alt_float_comp_altfp_compare_snc:alt_float_comp_altfp_compare_snc_component\|lpm_compare:cmpr1 " "Elaborating entity \"lpm_compare\" for hierarchy \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|map_update_fsm:map_update_control\|quadrant_to_map_fsm:vq2map_module\|map_neighbour_detector:neighbour_detector_module\|float_comparator:x_comparator\|alt_float_comp:altfp_comp\|alt_float_comp_altfp_compare_snc:alt_float_comp_altfp_compare_snc_component\|lpm_compare:cmpr1\"" {  } { { "soc_system1/synthesis/submodules/alt_float_comp.vhd" "cmpr1" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_float_comp.vhd" 982 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680109335 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|map_update_fsm:map_update_control\|quadrant_to_map_fsm:vq2map_module\|map_neighbour_detector:neighbour_detector_module\|float_comparator:x_comparator\|alt_float_comp:altfp_comp\|alt_float_comp_altfp_compare_snc:alt_float_comp_altfp_compare_snc_component\|lpm_compare:cmpr1 " "Elaborated megafunction instantiation \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|map_update_fsm:map_update_control\|quadrant_to_map_fsm:vq2map_module\|map_neighbour_detector:neighbour_detector_module\|float_comparator:x_comparator\|alt_float_comp:altfp_comp\|alt_float_comp_altfp_compare_snc:alt_float_comp_altfp_compare_snc_component\|lpm_compare:cmpr1\"" {  } { { "soc_system1/synthesis/submodules/alt_float_comp.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_float_comp.vhd" 982 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680109338 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|map_update_fsm:map_update_control\|quadrant_to_map_fsm:vq2map_module\|map_neighbour_detector:neighbour_detector_module\|float_comparator:x_comparator\|alt_float_comp:altfp_comp\|alt_float_comp_altfp_compare_snc:alt_float_comp_altfp_compare_snc_component\|lpm_compare:cmpr1 " "Instantiated megafunction \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|map_update_fsm:map_update_control\|quadrant_to_map_fsm:vq2map_module\|map_neighbour_detector:neighbour_detector_module\|float_comparator:x_comparator\|alt_float_comp:altfp_comp\|alt_float_comp_altfp_compare_snc:alt_float_comp_altfp_compare_snc_component\|lpm_compare:cmpr1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680109338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680109338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680109338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680109338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680109338 ""}  } { { "soc_system1/synthesis/submodules/alt_float_comp.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_float_comp.vhd" 982 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620680109338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_2mj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_2mj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_2mj " "Found entity 1: cmpr_2mj" {  } { { "db/cmpr_2mj.tdf" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/db/cmpr_2mj.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680109410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620680109410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_2mj soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|map_update_fsm:map_update_control\|quadrant_to_map_fsm:vq2map_module\|map_neighbour_detector:neighbour_detector_module\|float_comparator:x_comparator\|alt_float_comp:altfp_comp\|alt_float_comp_altfp_compare_snc:alt_float_comp_altfp_compare_snc_component\|lpm_compare:cmpr1\|cmpr_2mj:auto_generated " "Elaborating entity \"cmpr_2mj\" for hierarchy \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|map_update_fsm:map_update_control\|quadrant_to_map_fsm:vq2map_module\|map_neighbour_detector:neighbour_detector_module\|float_comparator:x_comparator\|alt_float_comp:altfp_comp\|alt_float_comp_altfp_compare_snc:alt_float_comp_altfp_compare_snc_component\|lpm_compare:cmpr1\|cmpr_2mj:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "/home/gabriel/intelFPGA_lite/17.0/quartus/libraries/megafunctions/lpm_compare.tdf" 281 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680109412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|map_update_fsm:map_update_control\|quadrant_to_map_fsm:vq2map_module\|map_neighbour_detector:neighbour_detector_module\|float_comparator:x_comparator\|alt_float_comp:altfp_comp\|alt_float_comp_altfp_compare_snc:alt_float_comp_altfp_compare_snc_component\|lpm_compare:cmpr4 " "Elaborating entity \"lpm_compare\" for hierarchy \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|map_update_fsm:map_update_control\|quadrant_to_map_fsm:vq2map_module\|map_neighbour_detector:neighbour_detector_module\|float_comparator:x_comparator\|alt_float_comp:altfp_comp\|alt_float_comp_altfp_compare_snc:alt_float_comp_altfp_compare_snc_component\|lpm_compare:cmpr4\"" {  } { { "soc_system1/synthesis/submodules/alt_float_comp.vhd" "cmpr4" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_float_comp.vhd" 1027 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680109445 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|map_update_fsm:map_update_control\|quadrant_to_map_fsm:vq2map_module\|map_neighbour_detector:neighbour_detector_module\|float_comparator:x_comparator\|alt_float_comp:altfp_comp\|alt_float_comp_altfp_compare_snc:alt_float_comp_altfp_compare_snc_component\|lpm_compare:cmpr4 " "Elaborated megafunction instantiation \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|map_update_fsm:map_update_control\|quadrant_to_map_fsm:vq2map_module\|map_neighbour_detector:neighbour_detector_module\|float_comparator:x_comparator\|alt_float_comp:altfp_comp\|alt_float_comp_altfp_compare_snc:alt_float_comp_altfp_compare_snc_component\|lpm_compare:cmpr4\"" {  } { { "soc_system1/synthesis/submodules/alt_float_comp.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_float_comp.vhd" 1027 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680109446 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|map_update_fsm:map_update_control\|quadrant_to_map_fsm:vq2map_module\|map_neighbour_detector:neighbour_detector_module\|float_comparator:x_comparator\|alt_float_comp:altfp_comp\|alt_float_comp_altfp_compare_snc:alt_float_comp_altfp_compare_snc_component\|lpm_compare:cmpr4 " "Instantiated megafunction \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|map_update_fsm:map_update_control\|quadrant_to_map_fsm:vq2map_module\|map_neighbour_detector:neighbour_detector_module\|float_comparator:x_comparator\|alt_float_comp:altfp_comp\|alt_float_comp_altfp_compare_snc:alt_float_comp_altfp_compare_snc_component\|lpm_compare:cmpr4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680109447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680109447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 7 " "Parameter \"LPM_WIDTH\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680109447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680109447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680109447 ""}  } { { "soc_system1/synthesis/submodules/alt_float_comp.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/alt_float_comp.vhd" 1027 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620680109447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_1mj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_1mj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_1mj " "Found entity 1: cmpr_1mj" {  } { { "db/cmpr_1mj.tdf" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/db/cmpr_1mj.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680109524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620680109524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_1mj soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|map_update_fsm:map_update_control\|quadrant_to_map_fsm:vq2map_module\|map_neighbour_detector:neighbour_detector_module\|float_comparator:x_comparator\|alt_float_comp:altfp_comp\|alt_float_comp_altfp_compare_snc:alt_float_comp_altfp_compare_snc_component\|lpm_compare:cmpr4\|cmpr_1mj:auto_generated " "Elaborating entity \"cmpr_1mj\" for hierarchy \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|map_update_fsm:map_update_control\|quadrant_to_map_fsm:vq2map_module\|map_neighbour_detector:neighbour_detector_module\|float_comparator:x_comparator\|alt_float_comp:altfp_comp\|alt_float_comp_altfp_compare_snc:alt_float_comp_altfp_compare_snc_component\|lpm_compare:cmpr4\|cmpr_1mj:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "/home/gabriel/intelFPGA_lite/17.0/quartus/libraries/megafunctions/lpm_compare.tdf" 281 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680109525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tiny_counter soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|map_update_fsm:map_update_control\|quadrant_to_map_fsm:vq2map_module\|map_neighbour_detector:neighbour_detector_module\|float_comparator:x_comparator\|tiny_counter:COUNTER " "Elaborating entity \"tiny_counter\" for hierarchy \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|map_update_fsm:map_update_control\|quadrant_to_map_fsm:vq2map_module\|map_neighbour_detector:neighbour_detector_module\|float_comparator:x_comparator\|tiny_counter:COUNTER\"" {  } { { "soc_system1/synthesis/submodules/float_comparator.vhd" "COUNTER" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/float_comparator.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680109538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "map_handler_fsm soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|map_handler_fsm:map_handler_control " "Elaborating entity \"map_handler_fsm\" for hierarchy \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|map_handler_fsm:map_handler_control\"" {  } { { "soc_system1/synthesis/submodules/map_handler.vhd" "map_handler_control" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/map_handler.vhd" 502 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680109647 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "update_signal map_handler_fsm.vhd(155) " "VHDL Process Statement warning at map_handler_fsm.vhd(155): signal \"update_signal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "soc_system1/synthesis/submodules/map_handler_fsm.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/map_handler_fsm.vhd" 155 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620680109650 "|DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_handler_fsm:map_handler_control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system1_mm_interconnect_0 soc_system1:soc_system_inst\|soc_system1_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"soc_system1_mm_interconnect_0\" for hierarchy \"soc_system1:soc_system_inst\|soc_system1_mm_interconnect_0:mm_interconnect_0\"" {  } { { "soc_system1/synthesis/soc_system1.vhd" "mm_interconnect_0" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/soc_system1.vhd" 546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680109667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system1:soc_system_inst\|soc_system1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:slam_0_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system1:soc_system_inst\|soc_system1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:slam_0_avalon_slave_0_translator\"" {  } { { "soc_system1/synthesis/submodules/soc_system1_mm_interconnect_0.v" "slam_0_avalon_slave_0_translator" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_mm_interconnect_0.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680109693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni soc_system1:soc_system_inst\|soc_system1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"soc_system1:soc_system_inst\|soc_system1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent\"" {  } { { "soc_system1/synthesis/submodules/soc_system1_mm_interconnect_0.v" "hps_0_h2f_axi_master_agent" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_mm_interconnect_0.v" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680109700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system1:soc_system_inst\|soc_system1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system1:soc_system_inst\|soc_system1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "soc_system1/synthesis/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680109712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent soc_system1:soc_system_inst\|soc_system1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:slam_0_avalon_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"soc_system1:soc_system_inst\|soc_system1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:slam_0_avalon_slave_0_agent\"" {  } { { "soc_system1/synthesis/submodules/soc_system1_mm_interconnect_0.v" "slam_0_avalon_slave_0_agent" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_mm_interconnect_0.v" 442 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680109718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor soc_system1:soc_system_inst\|soc_system1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:slam_0_avalon_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"soc_system1:soc_system_inst\|soc_system1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:slam_0_avalon_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "soc_system1/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680109725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system1:soc_system_inst\|soc_system1_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:slam_0_avalon_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system1:soc_system_inst\|soc_system1_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:slam_0_avalon_slave_0_agent_rsp_fifo\"" {  } { { "soc_system1/synthesis/submodules/soc_system1_mm_interconnect_0.v" "slam_0_avalon_slave_0_agent_rsp_fifo" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_mm_interconnect_0.v" 483 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680109732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system1:soc_system_inst\|soc_system1_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:slam_0_avalon_slave_0_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system1:soc_system_inst\|soc_system1_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:slam_0_avalon_slave_0_agent_rdata_fifo\"" {  } { { "soc_system1/synthesis/submodules/soc_system1_mm_interconnect_0.v" "slam_0_avalon_slave_0_agent_rdata_fifo" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_mm_interconnect_0.v" 524 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680109742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system1_mm_interconnect_0_router soc_system1:soc_system_inst\|soc_system1_mm_interconnect_0:mm_interconnect_0\|soc_system1_mm_interconnect_0_router:router " "Elaborating entity \"soc_system1_mm_interconnect_0_router\" for hierarchy \"soc_system1:soc_system_inst\|soc_system1_mm_interconnect_0:mm_interconnect_0\|soc_system1_mm_interconnect_0_router:router\"" {  } { { "soc_system1/synthesis/submodules/soc_system1_mm_interconnect_0.v" "router" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_mm_interconnect_0.v" 540 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680109774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system1_mm_interconnect_0_router_default_decode soc_system1:soc_system_inst\|soc_system1_mm_interconnect_0:mm_interconnect_0\|soc_system1_mm_interconnect_0_router:router\|soc_system1_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"soc_system1_mm_interconnect_0_router_default_decode\" for hierarchy \"soc_system1:soc_system_inst\|soc_system1_mm_interconnect_0:mm_interconnect_0\|soc_system1_mm_interconnect_0_router:router\|soc_system1_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "soc_system1/synthesis/submodules/soc_system1_mm_interconnect_0_router.sv" "the_default_decode" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_mm_interconnect_0_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680109780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system1_mm_interconnect_0_router_002 soc_system1:soc_system_inst\|soc_system1_mm_interconnect_0:mm_interconnect_0\|soc_system1_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"soc_system1_mm_interconnect_0_router_002\" for hierarchy \"soc_system1:soc_system_inst\|soc_system1_mm_interconnect_0:mm_interconnect_0\|soc_system1_mm_interconnect_0_router_002:router_002\"" {  } { { "soc_system1/synthesis/submodules/soc_system1_mm_interconnect_0.v" "router_002" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_mm_interconnect_0.v" 572 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680109790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system1_mm_interconnect_0_router_002_default_decode soc_system1:soc_system_inst\|soc_system1_mm_interconnect_0:mm_interconnect_0\|soc_system1_mm_interconnect_0_router_002:router_002\|soc_system1_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"soc_system1_mm_interconnect_0_router_002_default_decode\" for hierarchy \"soc_system1:soc_system_inst\|soc_system1_mm_interconnect_0:mm_interconnect_0\|soc_system1_mm_interconnect_0_router_002:router_002\|soc_system1_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "soc_system1/synthesis/submodules/soc_system1_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_mm_interconnect_0_router_002.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680109796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter soc_system1:soc_system_inst\|soc_system1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:slam_0_avalon_slave_0_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"soc_system1:soc_system_inst\|soc_system1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:slam_0_avalon_slave_0_burst_adapter\"" {  } { { "soc_system1/synthesis/submodules/soc_system1_mm_interconnect_0.v" "slam_0_avalon_slave_0_burst_adapter" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_mm_interconnect_0.v" 622 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680109801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 soc_system1:soc_system_inst\|soc_system1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:slam_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"soc_system1:soc_system_inst\|soc_system1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:slam_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "soc_system1/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680109808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system1:soc_system_inst\|soc_system1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:slam_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system1:soc_system_inst\|soc_system1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:slam_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "soc_system1/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680109819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment soc_system1:soc_system_inst\|soc_system1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:slam_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"soc_system1:soc_system_inst\|soc_system1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:slam_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "soc_system1/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680109824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min soc_system1:soc_system_inst\|soc_system1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:slam_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"soc_system1:soc_system_inst\|soc_system1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:slam_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "soc_system1/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680109828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor soc_system1:soc_system_inst\|soc_system1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:slam_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"soc_system1:soc_system_inst\|soc_system1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:slam_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "soc_system1/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680109832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder soc_system1:soc_system_inst\|soc_system1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:slam_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"soc_system1:soc_system_inst\|soc_system1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:slam_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "soc_system1/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680109836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system1_mm_interconnect_0_cmd_demux soc_system1:soc_system_inst\|soc_system1_mm_interconnect_0:mm_interconnect_0\|soc_system1_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"soc_system1_mm_interconnect_0_cmd_demux\" for hierarchy \"soc_system1:soc_system_inst\|soc_system1_mm_interconnect_0:mm_interconnect_0\|soc_system1_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "soc_system1/synthesis/submodules/soc_system1_mm_interconnect_0.v" "cmd_demux" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_mm_interconnect_0.v" 639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680109869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system1_mm_interconnect_0_cmd_mux soc_system1:soc_system_inst\|soc_system1_mm_interconnect_0:mm_interconnect_0\|soc_system1_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"soc_system1_mm_interconnect_0_cmd_mux\" for hierarchy \"soc_system1:soc_system_inst\|soc_system1_mm_interconnect_0:mm_interconnect_0\|soc_system1_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "soc_system1/synthesis/submodules/soc_system1_mm_interconnect_0.v" "cmd_mux" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_mm_interconnect_0.v" 679 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680109878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_system1:soc_system_inst\|soc_system1_mm_interconnect_0:mm_interconnect_0\|soc_system1_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_system1:soc_system_inst\|soc_system1_mm_interconnect_0:mm_interconnect_0\|soc_system1_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "soc_system1/synthesis/submodules/soc_system1_mm_interconnect_0_cmd_mux.sv" "arb" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680109886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder soc_system1:soc_system_inst\|soc_system1_mm_interconnect_0:mm_interconnect_0\|soc_system1_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"soc_system1:soc_system_inst\|soc_system1_mm_interconnect_0:mm_interconnect_0\|soc_system1_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "soc_system1/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680109891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system1_mm_interconnect_0_rsp_demux soc_system1:soc_system_inst\|soc_system1_mm_interconnect_0:mm_interconnect_0\|soc_system1_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"soc_system1_mm_interconnect_0_rsp_demux\" for hierarchy \"soc_system1:soc_system_inst\|soc_system1_mm_interconnect_0:mm_interconnect_0\|soc_system1_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "soc_system1/synthesis/submodules/soc_system1_mm_interconnect_0.v" "rsp_demux" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_mm_interconnect_0.v" 702 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680109898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system1_mm_interconnect_0_rsp_mux soc_system1:soc_system_inst\|soc_system1_mm_interconnect_0:mm_interconnect_0\|soc_system1_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"soc_system1_mm_interconnect_0_rsp_mux\" for hierarchy \"soc_system1:soc_system_inst\|soc_system1_mm_interconnect_0:mm_interconnect_0\|soc_system1_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "soc_system1/synthesis/submodules/soc_system1_mm_interconnect_0.v" "rsp_mux" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_mm_interconnect_0.v" 719 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680109905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system1_mm_interconnect_0_avalon_st_adapter soc_system1:soc_system_inst\|soc_system1_mm_interconnect_0:mm_interconnect_0\|soc_system1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"soc_system1_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"soc_system1:soc_system_inst\|soc_system1_mm_interconnect_0:mm_interconnect_0\|soc_system1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "soc_system1/synthesis/submodules/soc_system1_mm_interconnect_0.v" "avalon_st_adapter" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_mm_interconnect_0.v" 765 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680109912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system1_mm_interconnect_0_avalon_st_adapter_error_adapter_0 soc_system1:soc_system_inst\|soc_system1_mm_interconnect_0:mm_interconnect_0\|soc_system1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|soc_system1_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"soc_system1_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"soc_system1:soc_system_inst\|soc_system1_mm_interconnect_0:mm_interconnect_0\|soc_system1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|soc_system1_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "soc_system1/synthesis/submodules/soc_system1_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680109916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller soc_system1:soc_system_inst\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"soc_system1:soc_system_inst\|altera_reset_controller:rst_controller\"" {  } { { "soc_system1/synthesis/soc_system1.vhd" "rst_controller" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/soc_system1.vhd" 593 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680109921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer soc_system1:soc_system_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"soc_system1:soc_system_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "soc_system1/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680109924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer soc_system1:soc_system_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"soc_system1:soc_system_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "soc_system1/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680109927 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_map\|altsyncram:altsyncram_component\|altsyncram_9qv3:auto_generated\|q_b\[96\] " "Synthesized away node \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_map\|altsyncram:altsyncram_component\|altsyncram_9qv3:auto_generated\|q_b\[96\]\"" {  } { { "db/altsyncram_9qv3.tdf" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/db/altsyncram_9qv3.tdf" 3015 2 0 } } { "altsyncram.tdf" "" { Text "/home/gabriel/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system1/synthesis/submodules/ip_ram.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/ip_ram.vhd" 66 0 0 } } { "soc_system1/synthesis/submodules/slam.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam.vhd" 310 0 0 } } { "soc_system1/synthesis/submodules/slam_avalon.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam_avalon.vhd" 100 0 0 } } { "soc_system1/synthesis/soc_system1.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/soc_system1.vhd" 530 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680145979 "|DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|ip_ram:mem_map|altsyncram:altsyncram_component|altsyncram_9qv3:auto_generated|ram_block1a96"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_map\|altsyncram:altsyncram_component\|altsyncram_9qv3:auto_generated\|q_b\[97\] " "Synthesized away node \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_map\|altsyncram:altsyncram_component\|altsyncram_9qv3:auto_generated\|q_b\[97\]\"" {  } { { "db/altsyncram_9qv3.tdf" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/db/altsyncram_9qv3.tdf" 3046 2 0 } } { "altsyncram.tdf" "" { Text "/home/gabriel/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system1/synthesis/submodules/ip_ram.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/ip_ram.vhd" 66 0 0 } } { "soc_system1/synthesis/submodules/slam.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam.vhd" 310 0 0 } } { "soc_system1/synthesis/submodules/slam_avalon.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam_avalon.vhd" 100 0 0 } } { "soc_system1/synthesis/soc_system1.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/soc_system1.vhd" 530 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680145979 "|DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|ip_ram:mem_map|altsyncram:altsyncram_component|altsyncram_9qv3:auto_generated|ram_block1a97"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_map\|altsyncram:altsyncram_component\|altsyncram_9qv3:auto_generated\|q_b\[98\] " "Synthesized away node \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_map\|altsyncram:altsyncram_component\|altsyncram_9qv3:auto_generated\|q_b\[98\]\"" {  } { { "db/altsyncram_9qv3.tdf" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/db/altsyncram_9qv3.tdf" 3077 2 0 } } { "altsyncram.tdf" "" { Text "/home/gabriel/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system1/synthesis/submodules/ip_ram.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/ip_ram.vhd" 66 0 0 } } { "soc_system1/synthesis/submodules/slam.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam.vhd" 310 0 0 } } { "soc_system1/synthesis/submodules/slam_avalon.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam_avalon.vhd" 100 0 0 } } { "soc_system1/synthesis/soc_system1.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/soc_system1.vhd" 530 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680145979 "|DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|ip_ram:mem_map|altsyncram:altsyncram_component|altsyncram_9qv3:auto_generated|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_map\|altsyncram:altsyncram_component\|altsyncram_9qv3:auto_generated\|q_b\[99\] " "Synthesized away node \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_map\|altsyncram:altsyncram_component\|altsyncram_9qv3:auto_generated\|q_b\[99\]\"" {  } { { "db/altsyncram_9qv3.tdf" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/db/altsyncram_9qv3.tdf" 3108 2 0 } } { "altsyncram.tdf" "" { Text "/home/gabriel/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system1/synthesis/submodules/ip_ram.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/ip_ram.vhd" 66 0 0 } } { "soc_system1/synthesis/submodules/slam.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam.vhd" 310 0 0 } } { "soc_system1/synthesis/submodules/slam_avalon.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam_avalon.vhd" 100 0 0 } } { "soc_system1/synthesis/soc_system1.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/soc_system1.vhd" 530 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680145979 "|DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|ip_ram:mem_map|altsyncram:altsyncram_component|altsyncram_9qv3:auto_generated|ram_block1a99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_map\|altsyncram:altsyncram_component\|altsyncram_9qv3:auto_generated\|q_b\[100\] " "Synthesized away node \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_map\|altsyncram:altsyncram_component\|altsyncram_9qv3:auto_generated\|q_b\[100\]\"" {  } { { "db/altsyncram_9qv3.tdf" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/db/altsyncram_9qv3.tdf" 3139 2 0 } } { "altsyncram.tdf" "" { Text "/home/gabriel/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system1/synthesis/submodules/ip_ram.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/ip_ram.vhd" 66 0 0 } } { "soc_system1/synthesis/submodules/slam.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam.vhd" 310 0 0 } } { "soc_system1/synthesis/submodules/slam_avalon.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam_avalon.vhd" 100 0 0 } } { "soc_system1/synthesis/soc_system1.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/soc_system1.vhd" 530 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680145979 "|DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|ip_ram:mem_map|altsyncram:altsyncram_component|altsyncram_9qv3:auto_generated|ram_block1a100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_map\|altsyncram:altsyncram_component\|altsyncram_9qv3:auto_generated\|q_b\[101\] " "Synthesized away node \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_map\|altsyncram:altsyncram_component\|altsyncram_9qv3:auto_generated\|q_b\[101\]\"" {  } { { "db/altsyncram_9qv3.tdf" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/db/altsyncram_9qv3.tdf" 3170 2 0 } } { "altsyncram.tdf" "" { Text "/home/gabriel/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system1/synthesis/submodules/ip_ram.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/ip_ram.vhd" 66 0 0 } } { "soc_system1/synthesis/submodules/slam.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam.vhd" 310 0 0 } } { "soc_system1/synthesis/submodules/slam_avalon.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam_avalon.vhd" 100 0 0 } } { "soc_system1/synthesis/soc_system1.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/soc_system1.vhd" 530 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680145979 "|DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|ip_ram:mem_map|altsyncram:altsyncram_component|altsyncram_9qv3:auto_generated|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_map\|altsyncram:altsyncram_component\|altsyncram_9qv3:auto_generated\|q_b\[102\] " "Synthesized away node \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_map\|altsyncram:altsyncram_component\|altsyncram_9qv3:auto_generated\|q_b\[102\]\"" {  } { { "db/altsyncram_9qv3.tdf" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/db/altsyncram_9qv3.tdf" 3201 2 0 } } { "altsyncram.tdf" "" { Text "/home/gabriel/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system1/synthesis/submodules/ip_ram.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/ip_ram.vhd" 66 0 0 } } { "soc_system1/synthesis/submodules/slam.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam.vhd" 310 0 0 } } { "soc_system1/synthesis/submodules/slam_avalon.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam_avalon.vhd" 100 0 0 } } { "soc_system1/synthesis/soc_system1.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/soc_system1.vhd" 530 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680145979 "|DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|ip_ram:mem_map|altsyncram:altsyncram_component|altsyncram_9qv3:auto_generated|ram_block1a102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_map\|altsyncram:altsyncram_component\|altsyncram_9qv3:auto_generated\|q_b\[103\] " "Synthesized away node \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_map\|altsyncram:altsyncram_component\|altsyncram_9qv3:auto_generated\|q_b\[103\]\"" {  } { { "db/altsyncram_9qv3.tdf" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/db/altsyncram_9qv3.tdf" 3232 2 0 } } { "altsyncram.tdf" "" { Text "/home/gabriel/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system1/synthesis/submodules/ip_ram.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/ip_ram.vhd" 66 0 0 } } { "soc_system1/synthesis/submodules/slam.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam.vhd" 310 0 0 } } { "soc_system1/synthesis/submodules/slam_avalon.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam_avalon.vhd" 100 0 0 } } { "soc_system1/synthesis/soc_system1.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/soc_system1.vhd" 530 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680145979 "|DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|ip_ram:mem_map|altsyncram:altsyncram_component|altsyncram_9qv3:auto_generated|ram_block1a103"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_map\|altsyncram:altsyncram_component\|altsyncram_9qv3:auto_generated\|q_b\[104\] " "Synthesized away node \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_map\|altsyncram:altsyncram_component\|altsyncram_9qv3:auto_generated\|q_b\[104\]\"" {  } { { "db/altsyncram_9qv3.tdf" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/db/altsyncram_9qv3.tdf" 3263 2 0 } } { "altsyncram.tdf" "" { Text "/home/gabriel/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system1/synthesis/submodules/ip_ram.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/ip_ram.vhd" 66 0 0 } } { "soc_system1/synthesis/submodules/slam.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam.vhd" 310 0 0 } } { "soc_system1/synthesis/submodules/slam_avalon.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam_avalon.vhd" 100 0 0 } } { "soc_system1/synthesis/soc_system1.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/soc_system1.vhd" 530 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680145979 "|DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|ip_ram:mem_map|altsyncram:altsyncram_component|altsyncram_9qv3:auto_generated|ram_block1a104"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_map\|altsyncram:altsyncram_component\|altsyncram_9qv3:auto_generated\|q_b\[105\] " "Synthesized away node \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_map\|altsyncram:altsyncram_component\|altsyncram_9qv3:auto_generated\|q_b\[105\]\"" {  } { { "db/altsyncram_9qv3.tdf" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/db/altsyncram_9qv3.tdf" 3294 2 0 } } { "altsyncram.tdf" "" { Text "/home/gabriel/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system1/synthesis/submodules/ip_ram.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/ip_ram.vhd" 66 0 0 } } { "soc_system1/synthesis/submodules/slam.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam.vhd" 310 0 0 } } { "soc_system1/synthesis/submodules/slam_avalon.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam_avalon.vhd" 100 0 0 } } { "soc_system1/synthesis/soc_system1.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/soc_system1.vhd" 530 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680145979 "|DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|ip_ram:mem_map|altsyncram:altsyncram_component|altsyncram_9qv3:auto_generated|ram_block1a105"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_map\|altsyncram:altsyncram_component\|altsyncram_9qv3:auto_generated\|q_b\[106\] " "Synthesized away node \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_map\|altsyncram:altsyncram_component\|altsyncram_9qv3:auto_generated\|q_b\[106\]\"" {  } { { "db/altsyncram_9qv3.tdf" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/db/altsyncram_9qv3.tdf" 3325 2 0 } } { "altsyncram.tdf" "" { Text "/home/gabriel/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system1/synthesis/submodules/ip_ram.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/ip_ram.vhd" 66 0 0 } } { "soc_system1/synthesis/submodules/slam.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam.vhd" 310 0 0 } } { "soc_system1/synthesis/submodules/slam_avalon.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam_avalon.vhd" 100 0 0 } } { "soc_system1/synthesis/soc_system1.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/soc_system1.vhd" 530 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680145979 "|DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|ip_ram:mem_map|altsyncram:altsyncram_component|altsyncram_9qv3:auto_generated|ram_block1a106"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_map\|altsyncram:altsyncram_component\|altsyncram_9qv3:auto_generated\|q_b\[107\] " "Synthesized away node \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_map\|altsyncram:altsyncram_component\|altsyncram_9qv3:auto_generated\|q_b\[107\]\"" {  } { { "db/altsyncram_9qv3.tdf" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/db/altsyncram_9qv3.tdf" 3356 2 0 } } { "altsyncram.tdf" "" { Text "/home/gabriel/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system1/synthesis/submodules/ip_ram.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/ip_ram.vhd" 66 0 0 } } { "soc_system1/synthesis/submodules/slam.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam.vhd" 310 0 0 } } { "soc_system1/synthesis/submodules/slam_avalon.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam_avalon.vhd" 100 0 0 } } { "soc_system1/synthesis/soc_system1.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/soc_system1.vhd" 530 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680145979 "|DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|ip_ram:mem_map|altsyncram:altsyncram_component|altsyncram_9qv3:auto_generated|ram_block1a107"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_voxel_q4\|altsyncram:altsyncram_component\|altsyncram_3kv3:auto_generated\|q_b\[96\] " "Synthesized away node \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_voxel_q4\|altsyncram:altsyncram_component\|altsyncram_3kv3:auto_generated\|q_b\[96\]\"" {  } { { "db/altsyncram_3kv3.tdf" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/db/altsyncram_3kv3.tdf" 3015 2 0 } } { "altsyncram.tdf" "" { Text "/home/gabriel/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system1/synthesis/submodules/ip_ram.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/ip_ram.vhd" 66 0 0 } } { "soc_system1/synthesis/submodules/slam.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam.vhd" 294 0 0 } } { "soc_system1/synthesis/submodules/slam_avalon.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam_avalon.vhd" 100 0 0 } } { "soc_system1/synthesis/soc_system1.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/soc_system1.vhd" 530 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680145979 "|DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|ip_ram:mem_voxel_q4|altsyncram:altsyncram_component|altsyncram_3kv3:auto_generated|ram_block1a96"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_voxel_q4\|altsyncram:altsyncram_component\|altsyncram_3kv3:auto_generated\|q_b\[97\] " "Synthesized away node \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_voxel_q4\|altsyncram:altsyncram_component\|altsyncram_3kv3:auto_generated\|q_b\[97\]\"" {  } { { "db/altsyncram_3kv3.tdf" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/db/altsyncram_3kv3.tdf" 3046 2 0 } } { "altsyncram.tdf" "" { Text "/home/gabriel/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system1/synthesis/submodules/ip_ram.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/ip_ram.vhd" 66 0 0 } } { "soc_system1/synthesis/submodules/slam.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam.vhd" 294 0 0 } } { "soc_system1/synthesis/submodules/slam_avalon.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam_avalon.vhd" 100 0 0 } } { "soc_system1/synthesis/soc_system1.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/soc_system1.vhd" 530 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680145979 "|DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|ip_ram:mem_voxel_q4|altsyncram:altsyncram_component|altsyncram_3kv3:auto_generated|ram_block1a97"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_voxel_q4\|altsyncram:altsyncram_component\|altsyncram_3kv3:auto_generated\|q_b\[98\] " "Synthesized away node \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_voxel_q4\|altsyncram:altsyncram_component\|altsyncram_3kv3:auto_generated\|q_b\[98\]\"" {  } { { "db/altsyncram_3kv3.tdf" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/db/altsyncram_3kv3.tdf" 3077 2 0 } } { "altsyncram.tdf" "" { Text "/home/gabriel/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system1/synthesis/submodules/ip_ram.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/ip_ram.vhd" 66 0 0 } } { "soc_system1/synthesis/submodules/slam.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam.vhd" 294 0 0 } } { "soc_system1/synthesis/submodules/slam_avalon.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam_avalon.vhd" 100 0 0 } } { "soc_system1/synthesis/soc_system1.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/soc_system1.vhd" 530 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680145979 "|DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|ip_ram:mem_voxel_q4|altsyncram:altsyncram_component|altsyncram_3kv3:auto_generated|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_voxel_q4\|altsyncram:altsyncram_component\|altsyncram_3kv3:auto_generated\|q_b\[99\] " "Synthesized away node \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_voxel_q4\|altsyncram:altsyncram_component\|altsyncram_3kv3:auto_generated\|q_b\[99\]\"" {  } { { "db/altsyncram_3kv3.tdf" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/db/altsyncram_3kv3.tdf" 3108 2 0 } } { "altsyncram.tdf" "" { Text "/home/gabriel/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system1/synthesis/submodules/ip_ram.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/ip_ram.vhd" 66 0 0 } } { "soc_system1/synthesis/submodules/slam.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam.vhd" 294 0 0 } } { "soc_system1/synthesis/submodules/slam_avalon.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam_avalon.vhd" 100 0 0 } } { "soc_system1/synthesis/soc_system1.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/soc_system1.vhd" 530 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680145979 "|DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|ip_ram:mem_voxel_q4|altsyncram:altsyncram_component|altsyncram_3kv3:auto_generated|ram_block1a99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_voxel_q4\|altsyncram:altsyncram_component\|altsyncram_3kv3:auto_generated\|q_b\[100\] " "Synthesized away node \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_voxel_q4\|altsyncram:altsyncram_component\|altsyncram_3kv3:auto_generated\|q_b\[100\]\"" {  } { { "db/altsyncram_3kv3.tdf" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/db/altsyncram_3kv3.tdf" 3139 2 0 } } { "altsyncram.tdf" "" { Text "/home/gabriel/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system1/synthesis/submodules/ip_ram.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/ip_ram.vhd" 66 0 0 } } { "soc_system1/synthesis/submodules/slam.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam.vhd" 294 0 0 } } { "soc_system1/synthesis/submodules/slam_avalon.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam_avalon.vhd" 100 0 0 } } { "soc_system1/synthesis/soc_system1.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/soc_system1.vhd" 530 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680145979 "|DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|ip_ram:mem_voxel_q4|altsyncram:altsyncram_component|altsyncram_3kv3:auto_generated|ram_block1a100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_voxel_q4\|altsyncram:altsyncram_component\|altsyncram_3kv3:auto_generated\|q_b\[101\] " "Synthesized away node \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_voxel_q4\|altsyncram:altsyncram_component\|altsyncram_3kv3:auto_generated\|q_b\[101\]\"" {  } { { "db/altsyncram_3kv3.tdf" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/db/altsyncram_3kv3.tdf" 3170 2 0 } } { "altsyncram.tdf" "" { Text "/home/gabriel/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system1/synthesis/submodules/ip_ram.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/ip_ram.vhd" 66 0 0 } } { "soc_system1/synthesis/submodules/slam.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam.vhd" 294 0 0 } } { "soc_system1/synthesis/submodules/slam_avalon.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam_avalon.vhd" 100 0 0 } } { "soc_system1/synthesis/soc_system1.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/soc_system1.vhd" 530 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680145979 "|DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|ip_ram:mem_voxel_q4|altsyncram:altsyncram_component|altsyncram_3kv3:auto_generated|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_voxel_q4\|altsyncram:altsyncram_component\|altsyncram_3kv3:auto_generated\|q_b\[102\] " "Synthesized away node \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_voxel_q4\|altsyncram:altsyncram_component\|altsyncram_3kv3:auto_generated\|q_b\[102\]\"" {  } { { "db/altsyncram_3kv3.tdf" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/db/altsyncram_3kv3.tdf" 3201 2 0 } } { "altsyncram.tdf" "" { Text "/home/gabriel/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system1/synthesis/submodules/ip_ram.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/ip_ram.vhd" 66 0 0 } } { "soc_system1/synthesis/submodules/slam.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam.vhd" 294 0 0 } } { "soc_system1/synthesis/submodules/slam_avalon.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam_avalon.vhd" 100 0 0 } } { "soc_system1/synthesis/soc_system1.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/soc_system1.vhd" 530 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680145979 "|DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|ip_ram:mem_voxel_q4|altsyncram:altsyncram_component|altsyncram_3kv3:auto_generated|ram_block1a102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_voxel_q4\|altsyncram:altsyncram_component\|altsyncram_3kv3:auto_generated\|q_b\[103\] " "Synthesized away node \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_voxel_q4\|altsyncram:altsyncram_component\|altsyncram_3kv3:auto_generated\|q_b\[103\]\"" {  } { { "db/altsyncram_3kv3.tdf" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/db/altsyncram_3kv3.tdf" 3232 2 0 } } { "altsyncram.tdf" "" { Text "/home/gabriel/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system1/synthesis/submodules/ip_ram.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/ip_ram.vhd" 66 0 0 } } { "soc_system1/synthesis/submodules/slam.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam.vhd" 294 0 0 } } { "soc_system1/synthesis/submodules/slam_avalon.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam_avalon.vhd" 100 0 0 } } { "soc_system1/synthesis/soc_system1.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/soc_system1.vhd" 530 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680145979 "|DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|ip_ram:mem_voxel_q4|altsyncram:altsyncram_component|altsyncram_3kv3:auto_generated|ram_block1a103"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_voxel_q4\|altsyncram:altsyncram_component\|altsyncram_3kv3:auto_generated\|q_b\[104\] " "Synthesized away node \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_voxel_q4\|altsyncram:altsyncram_component\|altsyncram_3kv3:auto_generated\|q_b\[104\]\"" {  } { { "db/altsyncram_3kv3.tdf" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/db/altsyncram_3kv3.tdf" 3263 2 0 } } { "altsyncram.tdf" "" { Text "/home/gabriel/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system1/synthesis/submodules/ip_ram.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/ip_ram.vhd" 66 0 0 } } { "soc_system1/synthesis/submodules/slam.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam.vhd" 294 0 0 } } { "soc_system1/synthesis/submodules/slam_avalon.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam_avalon.vhd" 100 0 0 } } { "soc_system1/synthesis/soc_system1.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/soc_system1.vhd" 530 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680145979 "|DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|ip_ram:mem_voxel_q4|altsyncram:altsyncram_component|altsyncram_3kv3:auto_generated|ram_block1a104"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_voxel_q4\|altsyncram:altsyncram_component\|altsyncram_3kv3:auto_generated\|q_b\[105\] " "Synthesized away node \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_voxel_q4\|altsyncram:altsyncram_component\|altsyncram_3kv3:auto_generated\|q_b\[105\]\"" {  } { { "db/altsyncram_3kv3.tdf" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/db/altsyncram_3kv3.tdf" 3294 2 0 } } { "altsyncram.tdf" "" { Text "/home/gabriel/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system1/synthesis/submodules/ip_ram.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/ip_ram.vhd" 66 0 0 } } { "soc_system1/synthesis/submodules/slam.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam.vhd" 294 0 0 } } { "soc_system1/synthesis/submodules/slam_avalon.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam_avalon.vhd" 100 0 0 } } { "soc_system1/synthesis/soc_system1.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/soc_system1.vhd" 530 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680145979 "|DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|ip_ram:mem_voxel_q4|altsyncram:altsyncram_component|altsyncram_3kv3:auto_generated|ram_block1a105"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_voxel_q4\|altsyncram:altsyncram_component\|altsyncram_3kv3:auto_generated\|q_b\[106\] " "Synthesized away node \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_voxel_q4\|altsyncram:altsyncram_component\|altsyncram_3kv3:auto_generated\|q_b\[106\]\"" {  } { { "db/altsyncram_3kv3.tdf" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/db/altsyncram_3kv3.tdf" 3325 2 0 } } { "altsyncram.tdf" "" { Text "/home/gabriel/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system1/synthesis/submodules/ip_ram.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/ip_ram.vhd" 66 0 0 } } { "soc_system1/synthesis/submodules/slam.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam.vhd" 294 0 0 } } { "soc_system1/synthesis/submodules/slam_avalon.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam_avalon.vhd" 100 0 0 } } { "soc_system1/synthesis/soc_system1.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/soc_system1.vhd" 530 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680145979 "|DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|ip_ram:mem_voxel_q4|altsyncram:altsyncram_component|altsyncram_3kv3:auto_generated|ram_block1a106"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_voxel_q4\|altsyncram:altsyncram_component\|altsyncram_3kv3:auto_generated\|q_b\[107\] " "Synthesized away node \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_voxel_q4\|altsyncram:altsyncram_component\|altsyncram_3kv3:auto_generated\|q_b\[107\]\"" {  } { { "db/altsyncram_3kv3.tdf" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/db/altsyncram_3kv3.tdf" 3356 2 0 } } { "altsyncram.tdf" "" { Text "/home/gabriel/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system1/synthesis/submodules/ip_ram.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/ip_ram.vhd" 66 0 0 } } { "soc_system1/synthesis/submodules/slam.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam.vhd" 294 0 0 } } { "soc_system1/synthesis/submodules/slam_avalon.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam_avalon.vhd" 100 0 0 } } { "soc_system1/synthesis/soc_system1.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/soc_system1.vhd" 530 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680145979 "|DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|ip_ram:mem_voxel_q4|altsyncram:altsyncram_component|altsyncram_3kv3:auto_generated|ram_block1a107"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_voxel_q3\|altsyncram:altsyncram_component\|altsyncram_3kv3:auto_generated\|q_b\[96\] " "Synthesized away node \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_voxel_q3\|altsyncram:altsyncram_component\|altsyncram_3kv3:auto_generated\|q_b\[96\]\"" {  } { { "db/altsyncram_3kv3.tdf" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/db/altsyncram_3kv3.tdf" 3015 2 0 } } { "altsyncram.tdf" "" { Text "/home/gabriel/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system1/synthesis/submodules/ip_ram.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/ip_ram.vhd" 66 0 0 } } { "soc_system1/synthesis/submodules/slam.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam.vhd" 283 0 0 } } { "soc_system1/synthesis/submodules/slam_avalon.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam_avalon.vhd" 100 0 0 } } { "soc_system1/synthesis/soc_system1.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/soc_system1.vhd" 530 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680145979 "|DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|ip_ram:mem_voxel_q3|altsyncram:altsyncram_component|altsyncram_3kv3:auto_generated|ram_block1a96"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_voxel_q3\|altsyncram:altsyncram_component\|altsyncram_3kv3:auto_generated\|q_b\[97\] " "Synthesized away node \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_voxel_q3\|altsyncram:altsyncram_component\|altsyncram_3kv3:auto_generated\|q_b\[97\]\"" {  } { { "db/altsyncram_3kv3.tdf" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/db/altsyncram_3kv3.tdf" 3046 2 0 } } { "altsyncram.tdf" "" { Text "/home/gabriel/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system1/synthesis/submodules/ip_ram.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/ip_ram.vhd" 66 0 0 } } { "soc_system1/synthesis/submodules/slam.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam.vhd" 283 0 0 } } { "soc_system1/synthesis/submodules/slam_avalon.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam_avalon.vhd" 100 0 0 } } { "soc_system1/synthesis/soc_system1.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/soc_system1.vhd" 530 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680145979 "|DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|ip_ram:mem_voxel_q3|altsyncram:altsyncram_component|altsyncram_3kv3:auto_generated|ram_block1a97"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_voxel_q3\|altsyncram:altsyncram_component\|altsyncram_3kv3:auto_generated\|q_b\[98\] " "Synthesized away node \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_voxel_q3\|altsyncram:altsyncram_component\|altsyncram_3kv3:auto_generated\|q_b\[98\]\"" {  } { { "db/altsyncram_3kv3.tdf" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/db/altsyncram_3kv3.tdf" 3077 2 0 } } { "altsyncram.tdf" "" { Text "/home/gabriel/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system1/synthesis/submodules/ip_ram.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/ip_ram.vhd" 66 0 0 } } { "soc_system1/synthesis/submodules/slam.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam.vhd" 283 0 0 } } { "soc_system1/synthesis/submodules/slam_avalon.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam_avalon.vhd" 100 0 0 } } { "soc_system1/synthesis/soc_system1.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/soc_system1.vhd" 530 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680145979 "|DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|ip_ram:mem_voxel_q3|altsyncram:altsyncram_component|altsyncram_3kv3:auto_generated|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_voxel_q3\|altsyncram:altsyncram_component\|altsyncram_3kv3:auto_generated\|q_b\[99\] " "Synthesized away node \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_voxel_q3\|altsyncram:altsyncram_component\|altsyncram_3kv3:auto_generated\|q_b\[99\]\"" {  } { { "db/altsyncram_3kv3.tdf" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/db/altsyncram_3kv3.tdf" 3108 2 0 } } { "altsyncram.tdf" "" { Text "/home/gabriel/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system1/synthesis/submodules/ip_ram.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/ip_ram.vhd" 66 0 0 } } { "soc_system1/synthesis/submodules/slam.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam.vhd" 283 0 0 } } { "soc_system1/synthesis/submodules/slam_avalon.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam_avalon.vhd" 100 0 0 } } { "soc_system1/synthesis/soc_system1.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/soc_system1.vhd" 530 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680145979 "|DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|ip_ram:mem_voxel_q3|altsyncram:altsyncram_component|altsyncram_3kv3:auto_generated|ram_block1a99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_voxel_q3\|altsyncram:altsyncram_component\|altsyncram_3kv3:auto_generated\|q_b\[100\] " "Synthesized away node \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_voxel_q3\|altsyncram:altsyncram_component\|altsyncram_3kv3:auto_generated\|q_b\[100\]\"" {  } { { "db/altsyncram_3kv3.tdf" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/db/altsyncram_3kv3.tdf" 3139 2 0 } } { "altsyncram.tdf" "" { Text "/home/gabriel/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system1/synthesis/submodules/ip_ram.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/ip_ram.vhd" 66 0 0 } } { "soc_system1/synthesis/submodules/slam.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam.vhd" 283 0 0 } } { "soc_system1/synthesis/submodules/slam_avalon.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam_avalon.vhd" 100 0 0 } } { "soc_system1/synthesis/soc_system1.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/soc_system1.vhd" 530 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680145979 "|DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|ip_ram:mem_voxel_q3|altsyncram:altsyncram_component|altsyncram_3kv3:auto_generated|ram_block1a100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_voxel_q3\|altsyncram:altsyncram_component\|altsyncram_3kv3:auto_generated\|q_b\[101\] " "Synthesized away node \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_voxel_q3\|altsyncram:altsyncram_component\|altsyncram_3kv3:auto_generated\|q_b\[101\]\"" {  } { { "db/altsyncram_3kv3.tdf" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/db/altsyncram_3kv3.tdf" 3170 2 0 } } { "altsyncram.tdf" "" { Text "/home/gabriel/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system1/synthesis/submodules/ip_ram.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/ip_ram.vhd" 66 0 0 } } { "soc_system1/synthesis/submodules/slam.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam.vhd" 283 0 0 } } { "soc_system1/synthesis/submodules/slam_avalon.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam_avalon.vhd" 100 0 0 } } { "soc_system1/synthesis/soc_system1.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/soc_system1.vhd" 530 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680145979 "|DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|ip_ram:mem_voxel_q3|altsyncram:altsyncram_component|altsyncram_3kv3:auto_generated|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_voxel_q3\|altsyncram:altsyncram_component\|altsyncram_3kv3:auto_generated\|q_b\[102\] " "Synthesized away node \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_voxel_q3\|altsyncram:altsyncram_component\|altsyncram_3kv3:auto_generated\|q_b\[102\]\"" {  } { { "db/altsyncram_3kv3.tdf" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/db/altsyncram_3kv3.tdf" 3201 2 0 } } { "altsyncram.tdf" "" { Text "/home/gabriel/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system1/synthesis/submodules/ip_ram.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/ip_ram.vhd" 66 0 0 } } { "soc_system1/synthesis/submodules/slam.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam.vhd" 283 0 0 } } { "soc_system1/synthesis/submodules/slam_avalon.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam_avalon.vhd" 100 0 0 } } { "soc_system1/synthesis/soc_system1.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/soc_system1.vhd" 530 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680145979 "|DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|ip_ram:mem_voxel_q3|altsyncram:altsyncram_component|altsyncram_3kv3:auto_generated|ram_block1a102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_voxel_q3\|altsyncram:altsyncram_component\|altsyncram_3kv3:auto_generated\|q_b\[103\] " "Synthesized away node \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_voxel_q3\|altsyncram:altsyncram_component\|altsyncram_3kv3:auto_generated\|q_b\[103\]\"" {  } { { "db/altsyncram_3kv3.tdf" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/db/altsyncram_3kv3.tdf" 3232 2 0 } } { "altsyncram.tdf" "" { Text "/home/gabriel/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system1/synthesis/submodules/ip_ram.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/ip_ram.vhd" 66 0 0 } } { "soc_system1/synthesis/submodules/slam.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam.vhd" 283 0 0 } } { "soc_system1/synthesis/submodules/slam_avalon.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam_avalon.vhd" 100 0 0 } } { "soc_system1/synthesis/soc_system1.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/soc_system1.vhd" 530 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680145979 "|DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|ip_ram:mem_voxel_q3|altsyncram:altsyncram_component|altsyncram_3kv3:auto_generated|ram_block1a103"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_voxel_q3\|altsyncram:altsyncram_component\|altsyncram_3kv3:auto_generated\|q_b\[104\] " "Synthesized away node \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_voxel_q3\|altsyncram:altsyncram_component\|altsyncram_3kv3:auto_generated\|q_b\[104\]\"" {  } { { "db/altsyncram_3kv3.tdf" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/db/altsyncram_3kv3.tdf" 3263 2 0 } } { "altsyncram.tdf" "" { Text "/home/gabriel/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system1/synthesis/submodules/ip_ram.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/ip_ram.vhd" 66 0 0 } } { "soc_system1/synthesis/submodules/slam.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam.vhd" 283 0 0 } } { "soc_system1/synthesis/submodules/slam_avalon.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam_avalon.vhd" 100 0 0 } } { "soc_system1/synthesis/soc_system1.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/soc_system1.vhd" 530 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680145979 "|DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|ip_ram:mem_voxel_q3|altsyncram:altsyncram_component|altsyncram_3kv3:auto_generated|ram_block1a104"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_voxel_q3\|altsyncram:altsyncram_component\|altsyncram_3kv3:auto_generated\|q_b\[105\] " "Synthesized away node \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_voxel_q3\|altsyncram:altsyncram_component\|altsyncram_3kv3:auto_generated\|q_b\[105\]\"" {  } { { "db/altsyncram_3kv3.tdf" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/db/altsyncram_3kv3.tdf" 3294 2 0 } } { "altsyncram.tdf" "" { Text "/home/gabriel/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system1/synthesis/submodules/ip_ram.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/ip_ram.vhd" 66 0 0 } } { "soc_system1/synthesis/submodules/slam.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam.vhd" 283 0 0 } } { "soc_system1/synthesis/submodules/slam_avalon.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam_avalon.vhd" 100 0 0 } } { "soc_system1/synthesis/soc_system1.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/soc_system1.vhd" 530 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680145979 "|DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|ip_ram:mem_voxel_q3|altsyncram:altsyncram_component|altsyncram_3kv3:auto_generated|ram_block1a105"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_voxel_q3\|altsyncram:altsyncram_component\|altsyncram_3kv3:auto_generated\|q_b\[106\] " "Synthesized away node \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_voxel_q3\|altsyncram:altsyncram_component\|altsyncram_3kv3:auto_generated\|q_b\[106\]\"" {  } { { "db/altsyncram_3kv3.tdf" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/db/altsyncram_3kv3.tdf" 3325 2 0 } } { "altsyncram.tdf" "" { Text "/home/gabriel/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system1/synthesis/submodules/ip_ram.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/ip_ram.vhd" 66 0 0 } } { "soc_system1/synthesis/submodules/slam.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam.vhd" 283 0 0 } } { "soc_system1/synthesis/submodules/slam_avalon.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam_avalon.vhd" 100 0 0 } } { "soc_system1/synthesis/soc_system1.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/soc_system1.vhd" 530 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680145979 "|DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|ip_ram:mem_voxel_q3|altsyncram:altsyncram_component|altsyncram_3kv3:auto_generated|ram_block1a106"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_voxel_q3\|altsyncram:altsyncram_component\|altsyncram_3kv3:auto_generated\|q_b\[107\] " "Synthesized away node \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_voxel_q3\|altsyncram:altsyncram_component\|altsyncram_3kv3:auto_generated\|q_b\[107\]\"" {  } { { "db/altsyncram_3kv3.tdf" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/db/altsyncram_3kv3.tdf" 3356 2 0 } } { "altsyncram.tdf" "" { Text "/home/gabriel/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system1/synthesis/submodules/ip_ram.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/ip_ram.vhd" 66 0 0 } } { "soc_system1/synthesis/submodules/slam.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam.vhd" 283 0 0 } } { "soc_system1/synthesis/submodules/slam_avalon.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam_avalon.vhd" 100 0 0 } } { "soc_system1/synthesis/soc_system1.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/soc_system1.vhd" 530 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680145979 "|DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|ip_ram:mem_voxel_q3|altsyncram:altsyncram_component|altsyncram_3kv3:auto_generated|ram_block1a107"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_voxel_q2\|altsyncram:altsyncram_component\|altsyncram_3kv3:auto_generated\|q_b\[96\] " "Synthesized away node \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_voxel_q2\|altsyncram:altsyncram_component\|altsyncram_3kv3:auto_generated\|q_b\[96\]\"" {  } { { "db/altsyncram_3kv3.tdf" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/db/altsyncram_3kv3.tdf" 3015 2 0 } } { "altsyncram.tdf" "" { Text "/home/gabriel/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system1/synthesis/submodules/ip_ram.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/ip_ram.vhd" 66 0 0 } } { "soc_system1/synthesis/submodules/slam.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam.vhd" 271 0 0 } } { "soc_system1/synthesis/submodules/slam_avalon.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam_avalon.vhd" 100 0 0 } } { "soc_system1/synthesis/soc_system1.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/soc_system1.vhd" 530 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680145979 "|DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|ip_ram:mem_voxel_q2|altsyncram:altsyncram_component|altsyncram_3kv3:auto_generated|ram_block1a96"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_voxel_q2\|altsyncram:altsyncram_component\|altsyncram_3kv3:auto_generated\|q_b\[97\] " "Synthesized away node \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_voxel_q2\|altsyncram:altsyncram_component\|altsyncram_3kv3:auto_generated\|q_b\[97\]\"" {  } { { "db/altsyncram_3kv3.tdf" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/db/altsyncram_3kv3.tdf" 3046 2 0 } } { "altsyncram.tdf" "" { Text "/home/gabriel/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system1/synthesis/submodules/ip_ram.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/ip_ram.vhd" 66 0 0 } } { "soc_system1/synthesis/submodules/slam.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam.vhd" 271 0 0 } } { "soc_system1/synthesis/submodules/slam_avalon.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam_avalon.vhd" 100 0 0 } } { "soc_system1/synthesis/soc_system1.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/soc_system1.vhd" 530 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680145979 "|DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|ip_ram:mem_voxel_q2|altsyncram:altsyncram_component|altsyncram_3kv3:auto_generated|ram_block1a97"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_voxel_q2\|altsyncram:altsyncram_component\|altsyncram_3kv3:auto_generated\|q_b\[98\] " "Synthesized away node \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_voxel_q2\|altsyncram:altsyncram_component\|altsyncram_3kv3:auto_generated\|q_b\[98\]\"" {  } { { "db/altsyncram_3kv3.tdf" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/db/altsyncram_3kv3.tdf" 3077 2 0 } } { "altsyncram.tdf" "" { Text "/home/gabriel/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system1/synthesis/submodules/ip_ram.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/ip_ram.vhd" 66 0 0 } } { "soc_system1/synthesis/submodules/slam.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam.vhd" 271 0 0 } } { "soc_system1/synthesis/submodules/slam_avalon.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam_avalon.vhd" 100 0 0 } } { "soc_system1/synthesis/soc_system1.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/soc_system1.vhd" 530 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680145979 "|DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|ip_ram:mem_voxel_q2|altsyncram:altsyncram_component|altsyncram_3kv3:auto_generated|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_voxel_q2\|altsyncram:altsyncram_component\|altsyncram_3kv3:auto_generated\|q_b\[99\] " "Synthesized away node \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_voxel_q2\|altsyncram:altsyncram_component\|altsyncram_3kv3:auto_generated\|q_b\[99\]\"" {  } { { "db/altsyncram_3kv3.tdf" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/db/altsyncram_3kv3.tdf" 3108 2 0 } } { "altsyncram.tdf" "" { Text "/home/gabriel/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system1/synthesis/submodules/ip_ram.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/ip_ram.vhd" 66 0 0 } } { "soc_system1/synthesis/submodules/slam.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam.vhd" 271 0 0 } } { "soc_system1/synthesis/submodules/slam_avalon.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam_avalon.vhd" 100 0 0 } } { "soc_system1/synthesis/soc_system1.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/soc_system1.vhd" 530 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680145979 "|DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|ip_ram:mem_voxel_q2|altsyncram:altsyncram_component|altsyncram_3kv3:auto_generated|ram_block1a99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_voxel_q2\|altsyncram:altsyncram_component\|altsyncram_3kv3:auto_generated\|q_b\[100\] " "Synthesized away node \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_voxel_q2\|altsyncram:altsyncram_component\|altsyncram_3kv3:auto_generated\|q_b\[100\]\"" {  } { { "db/altsyncram_3kv3.tdf" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/db/altsyncram_3kv3.tdf" 3139 2 0 } } { "altsyncram.tdf" "" { Text "/home/gabriel/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system1/synthesis/submodules/ip_ram.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/ip_ram.vhd" 66 0 0 } } { "soc_system1/synthesis/submodules/slam.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam.vhd" 271 0 0 } } { "soc_system1/synthesis/submodules/slam_avalon.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam_avalon.vhd" 100 0 0 } } { "soc_system1/synthesis/soc_system1.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/soc_system1.vhd" 530 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680145979 "|DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|ip_ram:mem_voxel_q2|altsyncram:altsyncram_component|altsyncram_3kv3:auto_generated|ram_block1a100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_voxel_q2\|altsyncram:altsyncram_component\|altsyncram_3kv3:auto_generated\|q_b\[101\] " "Synthesized away node \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_voxel_q2\|altsyncram:altsyncram_component\|altsyncram_3kv3:auto_generated\|q_b\[101\]\"" {  } { { "db/altsyncram_3kv3.tdf" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/db/altsyncram_3kv3.tdf" 3170 2 0 } } { "altsyncram.tdf" "" { Text "/home/gabriel/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system1/synthesis/submodules/ip_ram.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/ip_ram.vhd" 66 0 0 } } { "soc_system1/synthesis/submodules/slam.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam.vhd" 271 0 0 } } { "soc_system1/synthesis/submodules/slam_avalon.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam_avalon.vhd" 100 0 0 } } { "soc_system1/synthesis/soc_system1.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/soc_system1.vhd" 530 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680145979 "|DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|ip_ram:mem_voxel_q2|altsyncram:altsyncram_component|altsyncram_3kv3:auto_generated|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_voxel_q2\|altsyncram:altsyncram_component\|altsyncram_3kv3:auto_generated\|q_b\[102\] " "Synthesized away node \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_voxel_q2\|altsyncram:altsyncram_component\|altsyncram_3kv3:auto_generated\|q_b\[102\]\"" {  } { { "db/altsyncram_3kv3.tdf" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/db/altsyncram_3kv3.tdf" 3201 2 0 } } { "altsyncram.tdf" "" { Text "/home/gabriel/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system1/synthesis/submodules/ip_ram.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/ip_ram.vhd" 66 0 0 } } { "soc_system1/synthesis/submodules/slam.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam.vhd" 271 0 0 } } { "soc_system1/synthesis/submodules/slam_avalon.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam_avalon.vhd" 100 0 0 } } { "soc_system1/synthesis/soc_system1.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/soc_system1.vhd" 530 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680145979 "|DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|ip_ram:mem_voxel_q2|altsyncram:altsyncram_component|altsyncram_3kv3:auto_generated|ram_block1a102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_voxel_q2\|altsyncram:altsyncram_component\|altsyncram_3kv3:auto_generated\|q_b\[103\] " "Synthesized away node \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_voxel_q2\|altsyncram:altsyncram_component\|altsyncram_3kv3:auto_generated\|q_b\[103\]\"" {  } { { "db/altsyncram_3kv3.tdf" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/db/altsyncram_3kv3.tdf" 3232 2 0 } } { "altsyncram.tdf" "" { Text "/home/gabriel/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system1/synthesis/submodules/ip_ram.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/ip_ram.vhd" 66 0 0 } } { "soc_system1/synthesis/submodules/slam.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam.vhd" 271 0 0 } } { "soc_system1/synthesis/submodules/slam_avalon.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam_avalon.vhd" 100 0 0 } } { "soc_system1/synthesis/soc_system1.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/soc_system1.vhd" 530 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680145979 "|DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|ip_ram:mem_voxel_q2|altsyncram:altsyncram_component|altsyncram_3kv3:auto_generated|ram_block1a103"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_voxel_q2\|altsyncram:altsyncram_component\|altsyncram_3kv3:auto_generated\|q_b\[104\] " "Synthesized away node \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_voxel_q2\|altsyncram:altsyncram_component\|altsyncram_3kv3:auto_generated\|q_b\[104\]\"" {  } { { "db/altsyncram_3kv3.tdf" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/db/altsyncram_3kv3.tdf" 3263 2 0 } } { "altsyncram.tdf" "" { Text "/home/gabriel/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system1/synthesis/submodules/ip_ram.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/ip_ram.vhd" 66 0 0 } } { "soc_system1/synthesis/submodules/slam.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam.vhd" 271 0 0 } } { "soc_system1/synthesis/submodules/slam_avalon.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam_avalon.vhd" 100 0 0 } } { "soc_system1/synthesis/soc_system1.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/soc_system1.vhd" 530 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680145979 "|DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|ip_ram:mem_voxel_q2|altsyncram:altsyncram_component|altsyncram_3kv3:auto_generated|ram_block1a104"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_voxel_q2\|altsyncram:altsyncram_component\|altsyncram_3kv3:auto_generated\|q_b\[105\] " "Synthesized away node \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_voxel_q2\|altsyncram:altsyncram_component\|altsyncram_3kv3:auto_generated\|q_b\[105\]\"" {  } { { "db/altsyncram_3kv3.tdf" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/db/altsyncram_3kv3.tdf" 3294 2 0 } } { "altsyncram.tdf" "" { Text "/home/gabriel/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system1/synthesis/submodules/ip_ram.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/ip_ram.vhd" 66 0 0 } } { "soc_system1/synthesis/submodules/slam.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam.vhd" 271 0 0 } } { "soc_system1/synthesis/submodules/slam_avalon.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam_avalon.vhd" 100 0 0 } } { "soc_system1/synthesis/soc_system1.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/soc_system1.vhd" 530 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680145979 "|DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|ip_ram:mem_voxel_q2|altsyncram:altsyncram_component|altsyncram_3kv3:auto_generated|ram_block1a105"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_voxel_q2\|altsyncram:altsyncram_component\|altsyncram_3kv3:auto_generated\|q_b\[106\] " "Synthesized away node \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_voxel_q2\|altsyncram:altsyncram_component\|altsyncram_3kv3:auto_generated\|q_b\[106\]\"" {  } { { "db/altsyncram_3kv3.tdf" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/db/altsyncram_3kv3.tdf" 3325 2 0 } } { "altsyncram.tdf" "" { Text "/home/gabriel/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system1/synthesis/submodules/ip_ram.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/ip_ram.vhd" 66 0 0 } } { "soc_system1/synthesis/submodules/slam.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam.vhd" 271 0 0 } } { "soc_system1/synthesis/submodules/slam_avalon.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam_avalon.vhd" 100 0 0 } } { "soc_system1/synthesis/soc_system1.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/soc_system1.vhd" 530 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680145979 "|DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|ip_ram:mem_voxel_q2|altsyncram:altsyncram_component|altsyncram_3kv3:auto_generated|ram_block1a106"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_voxel_q2\|altsyncram:altsyncram_component\|altsyncram_3kv3:auto_generated\|q_b\[107\] " "Synthesized away node \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_voxel_q2\|altsyncram:altsyncram_component\|altsyncram_3kv3:auto_generated\|q_b\[107\]\"" {  } { { "db/altsyncram_3kv3.tdf" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/db/altsyncram_3kv3.tdf" 3356 2 0 } } { "altsyncram.tdf" "" { Text "/home/gabriel/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system1/synthesis/submodules/ip_ram.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/ip_ram.vhd" 66 0 0 } } { "soc_system1/synthesis/submodules/slam.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam.vhd" 271 0 0 } } { "soc_system1/synthesis/submodules/slam_avalon.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam_avalon.vhd" 100 0 0 } } { "soc_system1/synthesis/soc_system1.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/soc_system1.vhd" 530 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680145979 "|DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|ip_ram:mem_voxel_q2|altsyncram:altsyncram_component|altsyncram_3kv3:auto_generated|ram_block1a107"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_voxel_q1\|altsyncram:altsyncram_component\|altsyncram_3kv3:auto_generated\|q_b\[96\] " "Synthesized away node \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_voxel_q1\|altsyncram:altsyncram_component\|altsyncram_3kv3:auto_generated\|q_b\[96\]\"" {  } { { "db/altsyncram_3kv3.tdf" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/db/altsyncram_3kv3.tdf" 3015 2 0 } } { "altsyncram.tdf" "" { Text "/home/gabriel/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system1/synthesis/submodules/ip_ram.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/ip_ram.vhd" 66 0 0 } } { "soc_system1/synthesis/submodules/slam.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam.vhd" 259 0 0 } } { "soc_system1/synthesis/submodules/slam_avalon.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam_avalon.vhd" 100 0 0 } } { "soc_system1/synthesis/soc_system1.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/soc_system1.vhd" 530 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680145979 "|DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|ip_ram:mem_voxel_q1|altsyncram:altsyncram_component|altsyncram_3kv3:auto_generated|ram_block1a96"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_voxel_q1\|altsyncram:altsyncram_component\|altsyncram_3kv3:auto_generated\|q_b\[97\] " "Synthesized away node \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_voxel_q1\|altsyncram:altsyncram_component\|altsyncram_3kv3:auto_generated\|q_b\[97\]\"" {  } { { "db/altsyncram_3kv3.tdf" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/db/altsyncram_3kv3.tdf" 3046 2 0 } } { "altsyncram.tdf" "" { Text "/home/gabriel/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system1/synthesis/submodules/ip_ram.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/ip_ram.vhd" 66 0 0 } } { "soc_system1/synthesis/submodules/slam.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam.vhd" 259 0 0 } } { "soc_system1/synthesis/submodules/slam_avalon.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam_avalon.vhd" 100 0 0 } } { "soc_system1/synthesis/soc_system1.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/soc_system1.vhd" 530 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680145979 "|DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|ip_ram:mem_voxel_q1|altsyncram:altsyncram_component|altsyncram_3kv3:auto_generated|ram_block1a97"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_voxel_q1\|altsyncram:altsyncram_component\|altsyncram_3kv3:auto_generated\|q_b\[98\] " "Synthesized away node \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_voxel_q1\|altsyncram:altsyncram_component\|altsyncram_3kv3:auto_generated\|q_b\[98\]\"" {  } { { "db/altsyncram_3kv3.tdf" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/db/altsyncram_3kv3.tdf" 3077 2 0 } } { "altsyncram.tdf" "" { Text "/home/gabriel/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system1/synthesis/submodules/ip_ram.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/ip_ram.vhd" 66 0 0 } } { "soc_system1/synthesis/submodules/slam.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam.vhd" 259 0 0 } } { "soc_system1/synthesis/submodules/slam_avalon.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam_avalon.vhd" 100 0 0 } } { "soc_system1/synthesis/soc_system1.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/soc_system1.vhd" 530 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680145979 "|DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|ip_ram:mem_voxel_q1|altsyncram:altsyncram_component|altsyncram_3kv3:auto_generated|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_voxel_q1\|altsyncram:altsyncram_component\|altsyncram_3kv3:auto_generated\|q_b\[99\] " "Synthesized away node \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_voxel_q1\|altsyncram:altsyncram_component\|altsyncram_3kv3:auto_generated\|q_b\[99\]\"" {  } { { "db/altsyncram_3kv3.tdf" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/db/altsyncram_3kv3.tdf" 3108 2 0 } } { "altsyncram.tdf" "" { Text "/home/gabriel/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system1/synthesis/submodules/ip_ram.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/ip_ram.vhd" 66 0 0 } } { "soc_system1/synthesis/submodules/slam.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam.vhd" 259 0 0 } } { "soc_system1/synthesis/submodules/slam_avalon.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam_avalon.vhd" 100 0 0 } } { "soc_system1/synthesis/soc_system1.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/soc_system1.vhd" 530 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680145979 "|DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|ip_ram:mem_voxel_q1|altsyncram:altsyncram_component|altsyncram_3kv3:auto_generated|ram_block1a99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_voxel_q1\|altsyncram:altsyncram_component\|altsyncram_3kv3:auto_generated\|q_b\[100\] " "Synthesized away node \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_voxel_q1\|altsyncram:altsyncram_component\|altsyncram_3kv3:auto_generated\|q_b\[100\]\"" {  } { { "db/altsyncram_3kv3.tdf" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/db/altsyncram_3kv3.tdf" 3139 2 0 } } { "altsyncram.tdf" "" { Text "/home/gabriel/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system1/synthesis/submodules/ip_ram.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/ip_ram.vhd" 66 0 0 } } { "soc_system1/synthesis/submodules/slam.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam.vhd" 259 0 0 } } { "soc_system1/synthesis/submodules/slam_avalon.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam_avalon.vhd" 100 0 0 } } { "soc_system1/synthesis/soc_system1.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/soc_system1.vhd" 530 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680145979 "|DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|ip_ram:mem_voxel_q1|altsyncram:altsyncram_component|altsyncram_3kv3:auto_generated|ram_block1a100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_voxel_q1\|altsyncram:altsyncram_component\|altsyncram_3kv3:auto_generated\|q_b\[101\] " "Synthesized away node \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_voxel_q1\|altsyncram:altsyncram_component\|altsyncram_3kv3:auto_generated\|q_b\[101\]\"" {  } { { "db/altsyncram_3kv3.tdf" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/db/altsyncram_3kv3.tdf" 3170 2 0 } } { "altsyncram.tdf" "" { Text "/home/gabriel/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system1/synthesis/submodules/ip_ram.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/ip_ram.vhd" 66 0 0 } } { "soc_system1/synthesis/submodules/slam.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam.vhd" 259 0 0 } } { "soc_system1/synthesis/submodules/slam_avalon.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam_avalon.vhd" 100 0 0 } } { "soc_system1/synthesis/soc_system1.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/soc_system1.vhd" 530 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680145979 "|DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|ip_ram:mem_voxel_q1|altsyncram:altsyncram_component|altsyncram_3kv3:auto_generated|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_voxel_q1\|altsyncram:altsyncram_component\|altsyncram_3kv3:auto_generated\|q_b\[102\] " "Synthesized away node \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_voxel_q1\|altsyncram:altsyncram_component\|altsyncram_3kv3:auto_generated\|q_b\[102\]\"" {  } { { "db/altsyncram_3kv3.tdf" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/db/altsyncram_3kv3.tdf" 3201 2 0 } } { "altsyncram.tdf" "" { Text "/home/gabriel/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system1/synthesis/submodules/ip_ram.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/ip_ram.vhd" 66 0 0 } } { "soc_system1/synthesis/submodules/slam.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam.vhd" 259 0 0 } } { "soc_system1/synthesis/submodules/slam_avalon.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam_avalon.vhd" 100 0 0 } } { "soc_system1/synthesis/soc_system1.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/soc_system1.vhd" 530 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680145979 "|DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|ip_ram:mem_voxel_q1|altsyncram:altsyncram_component|altsyncram_3kv3:auto_generated|ram_block1a102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_voxel_q1\|altsyncram:altsyncram_component\|altsyncram_3kv3:auto_generated\|q_b\[103\] " "Synthesized away node \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_voxel_q1\|altsyncram:altsyncram_component\|altsyncram_3kv3:auto_generated\|q_b\[103\]\"" {  } { { "db/altsyncram_3kv3.tdf" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/db/altsyncram_3kv3.tdf" 3232 2 0 } } { "altsyncram.tdf" "" { Text "/home/gabriel/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system1/synthesis/submodules/ip_ram.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/ip_ram.vhd" 66 0 0 } } { "soc_system1/synthesis/submodules/slam.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam.vhd" 259 0 0 } } { "soc_system1/synthesis/submodules/slam_avalon.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam_avalon.vhd" 100 0 0 } } { "soc_system1/synthesis/soc_system1.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/soc_system1.vhd" 530 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680145979 "|DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|ip_ram:mem_voxel_q1|altsyncram:altsyncram_component|altsyncram_3kv3:auto_generated|ram_block1a103"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_voxel_q1\|altsyncram:altsyncram_component\|altsyncram_3kv3:auto_generated\|q_b\[104\] " "Synthesized away node \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_voxel_q1\|altsyncram:altsyncram_component\|altsyncram_3kv3:auto_generated\|q_b\[104\]\"" {  } { { "db/altsyncram_3kv3.tdf" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/db/altsyncram_3kv3.tdf" 3263 2 0 } } { "altsyncram.tdf" "" { Text "/home/gabriel/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system1/synthesis/submodules/ip_ram.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/ip_ram.vhd" 66 0 0 } } { "soc_system1/synthesis/submodules/slam.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam.vhd" 259 0 0 } } { "soc_system1/synthesis/submodules/slam_avalon.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam_avalon.vhd" 100 0 0 } } { "soc_system1/synthesis/soc_system1.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/soc_system1.vhd" 530 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680145979 "|DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|ip_ram:mem_voxel_q1|altsyncram:altsyncram_component|altsyncram_3kv3:auto_generated|ram_block1a104"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_voxel_q1\|altsyncram:altsyncram_component\|altsyncram_3kv3:auto_generated\|q_b\[105\] " "Synthesized away node \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_voxel_q1\|altsyncram:altsyncram_component\|altsyncram_3kv3:auto_generated\|q_b\[105\]\"" {  } { { "db/altsyncram_3kv3.tdf" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/db/altsyncram_3kv3.tdf" 3294 2 0 } } { "altsyncram.tdf" "" { Text "/home/gabriel/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system1/synthesis/submodules/ip_ram.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/ip_ram.vhd" 66 0 0 } } { "soc_system1/synthesis/submodules/slam.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam.vhd" 259 0 0 } } { "soc_system1/synthesis/submodules/slam_avalon.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam_avalon.vhd" 100 0 0 } } { "soc_system1/synthesis/soc_system1.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/soc_system1.vhd" 530 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680145979 "|DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|ip_ram:mem_voxel_q1|altsyncram:altsyncram_component|altsyncram_3kv3:auto_generated|ram_block1a105"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_voxel_q1\|altsyncram:altsyncram_component\|altsyncram_3kv3:auto_generated\|q_b\[106\] " "Synthesized away node \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_voxel_q1\|altsyncram:altsyncram_component\|altsyncram_3kv3:auto_generated\|q_b\[106\]\"" {  } { { "db/altsyncram_3kv3.tdf" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/db/altsyncram_3kv3.tdf" 3325 2 0 } } { "altsyncram.tdf" "" { Text "/home/gabriel/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system1/synthesis/submodules/ip_ram.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/ip_ram.vhd" 66 0 0 } } { "soc_system1/synthesis/submodules/slam.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam.vhd" 259 0 0 } } { "soc_system1/synthesis/submodules/slam_avalon.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam_avalon.vhd" 100 0 0 } } { "soc_system1/synthesis/soc_system1.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/soc_system1.vhd" 530 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680145979 "|DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|ip_ram:mem_voxel_q1|altsyncram:altsyncram_component|altsyncram_3kv3:auto_generated|ram_block1a106"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_voxel_q1\|altsyncram:altsyncram_component\|altsyncram_3kv3:auto_generated\|q_b\[107\] " "Synthesized away node \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_voxel_q1\|altsyncram:altsyncram_component\|altsyncram_3kv3:auto_generated\|q_b\[107\]\"" {  } { { "db/altsyncram_3kv3.tdf" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/db/altsyncram_3kv3.tdf" 3356 2 0 } } { "altsyncram.tdf" "" { Text "/home/gabriel/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system1/synthesis/submodules/ip_ram.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/ip_ram.vhd" 66 0 0 } } { "soc_system1/synthesis/submodules/slam.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam.vhd" 259 0 0 } } { "soc_system1/synthesis/submodules/slam_avalon.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam_avalon.vhd" 100 0 0 } } { "soc_system1/synthesis/soc_system1.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/soc_system1.vhd" 530 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680145979 "|DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|ip_ram:mem_voxel_q1|altsyncram:altsyncram_component|altsyncram_3kv3:auto_generated|ram_block1a107"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_q4\|altsyncram:altsyncram_component\|altsyncram_ppv3:auto_generated\|q_b\[96\] " "Synthesized away node \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_q4\|altsyncram:altsyncram_component\|altsyncram_ppv3:auto_generated\|q_b\[96\]\"" {  } { { "db/altsyncram_ppv3.tdf" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/db/altsyncram_ppv3.tdf" 3015 2 0 } } { "altsyncram.tdf" "" { Text "/home/gabriel/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system1/synthesis/submodules/ip_ram.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/ip_ram.vhd" 66 0 0 } } { "soc_system1/synthesis/submodules/slam.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam.vhd" 243 0 0 } } { "soc_system1/synthesis/submodules/slam_avalon.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam_avalon.vhd" 100 0 0 } } { "soc_system1/synthesis/soc_system1.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/soc_system1.vhd" 530 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680145979 "|DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|ip_ram:mem_q4|altsyncram:altsyncram_component|altsyncram_ppv3:auto_generated|ram_block1a96"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_q4\|altsyncram:altsyncram_component\|altsyncram_ppv3:auto_generated\|q_b\[97\] " "Synthesized away node \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_q4\|altsyncram:altsyncram_component\|altsyncram_ppv3:auto_generated\|q_b\[97\]\"" {  } { { "db/altsyncram_ppv3.tdf" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/db/altsyncram_ppv3.tdf" 3046 2 0 } } { "altsyncram.tdf" "" { Text "/home/gabriel/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system1/synthesis/submodules/ip_ram.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/ip_ram.vhd" 66 0 0 } } { "soc_system1/synthesis/submodules/slam.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam.vhd" 243 0 0 } } { "soc_system1/synthesis/submodules/slam_avalon.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam_avalon.vhd" 100 0 0 } } { "soc_system1/synthesis/soc_system1.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/soc_system1.vhd" 530 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680145979 "|DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|ip_ram:mem_q4|altsyncram:altsyncram_component|altsyncram_ppv3:auto_generated|ram_block1a97"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_q4\|altsyncram:altsyncram_component\|altsyncram_ppv3:auto_generated\|q_b\[98\] " "Synthesized away node \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_q4\|altsyncram:altsyncram_component\|altsyncram_ppv3:auto_generated\|q_b\[98\]\"" {  } { { "db/altsyncram_ppv3.tdf" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/db/altsyncram_ppv3.tdf" 3077 2 0 } } { "altsyncram.tdf" "" { Text "/home/gabriel/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system1/synthesis/submodules/ip_ram.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/ip_ram.vhd" 66 0 0 } } { "soc_system1/synthesis/submodules/slam.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam.vhd" 243 0 0 } } { "soc_system1/synthesis/submodules/slam_avalon.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam_avalon.vhd" 100 0 0 } } { "soc_system1/synthesis/soc_system1.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/soc_system1.vhd" 530 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680145979 "|DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|ip_ram:mem_q4|altsyncram:altsyncram_component|altsyncram_ppv3:auto_generated|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_q4\|altsyncram:altsyncram_component\|altsyncram_ppv3:auto_generated\|q_b\[99\] " "Synthesized away node \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_q4\|altsyncram:altsyncram_component\|altsyncram_ppv3:auto_generated\|q_b\[99\]\"" {  } { { "db/altsyncram_ppv3.tdf" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/db/altsyncram_ppv3.tdf" 3108 2 0 } } { "altsyncram.tdf" "" { Text "/home/gabriel/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system1/synthesis/submodules/ip_ram.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/ip_ram.vhd" 66 0 0 } } { "soc_system1/synthesis/submodules/slam.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam.vhd" 243 0 0 } } { "soc_system1/synthesis/submodules/slam_avalon.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam_avalon.vhd" 100 0 0 } } { "soc_system1/synthesis/soc_system1.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/soc_system1.vhd" 530 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680145979 "|DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|ip_ram:mem_q4|altsyncram:altsyncram_component|altsyncram_ppv3:auto_generated|ram_block1a99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_q4\|altsyncram:altsyncram_component\|altsyncram_ppv3:auto_generated\|q_b\[100\] " "Synthesized away node \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_q4\|altsyncram:altsyncram_component\|altsyncram_ppv3:auto_generated\|q_b\[100\]\"" {  } { { "db/altsyncram_ppv3.tdf" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/db/altsyncram_ppv3.tdf" 3139 2 0 } } { "altsyncram.tdf" "" { Text "/home/gabriel/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system1/synthesis/submodules/ip_ram.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/ip_ram.vhd" 66 0 0 } } { "soc_system1/synthesis/submodules/slam.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam.vhd" 243 0 0 } } { "soc_system1/synthesis/submodules/slam_avalon.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam_avalon.vhd" 100 0 0 } } { "soc_system1/synthesis/soc_system1.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/soc_system1.vhd" 530 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680145979 "|DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|ip_ram:mem_q4|altsyncram:altsyncram_component|altsyncram_ppv3:auto_generated|ram_block1a100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_q4\|altsyncram:altsyncram_component\|altsyncram_ppv3:auto_generated\|q_b\[101\] " "Synthesized away node \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_q4\|altsyncram:altsyncram_component\|altsyncram_ppv3:auto_generated\|q_b\[101\]\"" {  } { { "db/altsyncram_ppv3.tdf" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/db/altsyncram_ppv3.tdf" 3170 2 0 } } { "altsyncram.tdf" "" { Text "/home/gabriel/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system1/synthesis/submodules/ip_ram.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/ip_ram.vhd" 66 0 0 } } { "soc_system1/synthesis/submodules/slam.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam.vhd" 243 0 0 } } { "soc_system1/synthesis/submodules/slam_avalon.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam_avalon.vhd" 100 0 0 } } { "soc_system1/synthesis/soc_system1.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/soc_system1.vhd" 530 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680145979 "|DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|ip_ram:mem_q4|altsyncram:altsyncram_component|altsyncram_ppv3:auto_generated|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_q4\|altsyncram:altsyncram_component\|altsyncram_ppv3:auto_generated\|q_b\[102\] " "Synthesized away node \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_q4\|altsyncram:altsyncram_component\|altsyncram_ppv3:auto_generated\|q_b\[102\]\"" {  } { { "db/altsyncram_ppv3.tdf" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/db/altsyncram_ppv3.tdf" 3201 2 0 } } { "altsyncram.tdf" "" { Text "/home/gabriel/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system1/synthesis/submodules/ip_ram.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/ip_ram.vhd" 66 0 0 } } { "soc_system1/synthesis/submodules/slam.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam.vhd" 243 0 0 } } { "soc_system1/synthesis/submodules/slam_avalon.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam_avalon.vhd" 100 0 0 } } { "soc_system1/synthesis/soc_system1.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/soc_system1.vhd" 530 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680145979 "|DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|ip_ram:mem_q4|altsyncram:altsyncram_component|altsyncram_ppv3:auto_generated|ram_block1a102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_q4\|altsyncram:altsyncram_component\|altsyncram_ppv3:auto_generated\|q_b\[103\] " "Synthesized away node \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_q4\|altsyncram:altsyncram_component\|altsyncram_ppv3:auto_generated\|q_b\[103\]\"" {  } { { "db/altsyncram_ppv3.tdf" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/db/altsyncram_ppv3.tdf" 3232 2 0 } } { "altsyncram.tdf" "" { Text "/home/gabriel/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system1/synthesis/submodules/ip_ram.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/ip_ram.vhd" 66 0 0 } } { "soc_system1/synthesis/submodules/slam.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam.vhd" 243 0 0 } } { "soc_system1/synthesis/submodules/slam_avalon.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam_avalon.vhd" 100 0 0 } } { "soc_system1/synthesis/soc_system1.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/soc_system1.vhd" 530 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680145979 "|DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|ip_ram:mem_q4|altsyncram:altsyncram_component|altsyncram_ppv3:auto_generated|ram_block1a103"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_q4\|altsyncram:altsyncram_component\|altsyncram_ppv3:auto_generated\|q_b\[104\] " "Synthesized away node \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_q4\|altsyncram:altsyncram_component\|altsyncram_ppv3:auto_generated\|q_b\[104\]\"" {  } { { "db/altsyncram_ppv3.tdf" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/db/altsyncram_ppv3.tdf" 3263 2 0 } } { "altsyncram.tdf" "" { Text "/home/gabriel/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system1/synthesis/submodules/ip_ram.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/ip_ram.vhd" 66 0 0 } } { "soc_system1/synthesis/submodules/slam.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam.vhd" 243 0 0 } } { "soc_system1/synthesis/submodules/slam_avalon.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam_avalon.vhd" 100 0 0 } } { "soc_system1/synthesis/soc_system1.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/soc_system1.vhd" 530 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680145979 "|DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|ip_ram:mem_q4|altsyncram:altsyncram_component|altsyncram_ppv3:auto_generated|ram_block1a104"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_q4\|altsyncram:altsyncram_component\|altsyncram_ppv3:auto_generated\|q_b\[105\] " "Synthesized away node \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_q4\|altsyncram:altsyncram_component\|altsyncram_ppv3:auto_generated\|q_b\[105\]\"" {  } { { "db/altsyncram_ppv3.tdf" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/db/altsyncram_ppv3.tdf" 3294 2 0 } } { "altsyncram.tdf" "" { Text "/home/gabriel/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system1/synthesis/submodules/ip_ram.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/ip_ram.vhd" 66 0 0 } } { "soc_system1/synthesis/submodules/slam.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam.vhd" 243 0 0 } } { "soc_system1/synthesis/submodules/slam_avalon.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam_avalon.vhd" 100 0 0 } } { "soc_system1/synthesis/soc_system1.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/soc_system1.vhd" 530 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680145979 "|DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|ip_ram:mem_q4|altsyncram:altsyncram_component|altsyncram_ppv3:auto_generated|ram_block1a105"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_q4\|altsyncram:altsyncram_component\|altsyncram_ppv3:auto_generated\|q_b\[106\] " "Synthesized away node \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_q4\|altsyncram:altsyncram_component\|altsyncram_ppv3:auto_generated\|q_b\[106\]\"" {  } { { "db/altsyncram_ppv3.tdf" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/db/altsyncram_ppv3.tdf" 3325 2 0 } } { "altsyncram.tdf" "" { Text "/home/gabriel/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system1/synthesis/submodules/ip_ram.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/ip_ram.vhd" 66 0 0 } } { "soc_system1/synthesis/submodules/slam.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam.vhd" 243 0 0 } } { "soc_system1/synthesis/submodules/slam_avalon.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam_avalon.vhd" 100 0 0 } } { "soc_system1/synthesis/soc_system1.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/soc_system1.vhd" 530 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680145979 "|DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|ip_ram:mem_q4|altsyncram:altsyncram_component|altsyncram_ppv3:auto_generated|ram_block1a106"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_q4\|altsyncram:altsyncram_component\|altsyncram_ppv3:auto_generated\|q_b\[107\] " "Synthesized away node \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_q4\|altsyncram:altsyncram_component\|altsyncram_ppv3:auto_generated\|q_b\[107\]\"" {  } { { "db/altsyncram_ppv3.tdf" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/db/altsyncram_ppv3.tdf" 3356 2 0 } } { "altsyncram.tdf" "" { Text "/home/gabriel/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system1/synthesis/submodules/ip_ram.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/ip_ram.vhd" 66 0 0 } } { "soc_system1/synthesis/submodules/slam.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam.vhd" 243 0 0 } } { "soc_system1/synthesis/submodules/slam_avalon.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam_avalon.vhd" 100 0 0 } } { "soc_system1/synthesis/soc_system1.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/soc_system1.vhd" 530 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680145979 "|DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|ip_ram:mem_q4|altsyncram:altsyncram_component|altsyncram_ppv3:auto_generated|ram_block1a107"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_q3\|altsyncram:altsyncram_component\|altsyncram_ppv3:auto_generated\|q_b\[96\] " "Synthesized away node \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_q3\|altsyncram:altsyncram_component\|altsyncram_ppv3:auto_generated\|q_b\[96\]\"" {  } { { "db/altsyncram_ppv3.tdf" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/db/altsyncram_ppv3.tdf" 3015 2 0 } } { "altsyncram.tdf" "" { Text "/home/gabriel/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system1/synthesis/submodules/ip_ram.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/ip_ram.vhd" 66 0 0 } } { "soc_system1/synthesis/submodules/slam.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam.vhd" 232 0 0 } } { "soc_system1/synthesis/submodules/slam_avalon.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam_avalon.vhd" 100 0 0 } } { "soc_system1/synthesis/soc_system1.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/soc_system1.vhd" 530 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680145979 "|DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|ip_ram:mem_q3|altsyncram:altsyncram_component|altsyncram_ppv3:auto_generated|ram_block1a96"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_q3\|altsyncram:altsyncram_component\|altsyncram_ppv3:auto_generated\|q_b\[97\] " "Synthesized away node \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_q3\|altsyncram:altsyncram_component\|altsyncram_ppv3:auto_generated\|q_b\[97\]\"" {  } { { "db/altsyncram_ppv3.tdf" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/db/altsyncram_ppv3.tdf" 3046 2 0 } } { "altsyncram.tdf" "" { Text "/home/gabriel/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system1/synthesis/submodules/ip_ram.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/ip_ram.vhd" 66 0 0 } } { "soc_system1/synthesis/submodules/slam.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam.vhd" 232 0 0 } } { "soc_system1/synthesis/submodules/slam_avalon.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam_avalon.vhd" 100 0 0 } } { "soc_system1/synthesis/soc_system1.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/soc_system1.vhd" 530 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680145979 "|DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|ip_ram:mem_q3|altsyncram:altsyncram_component|altsyncram_ppv3:auto_generated|ram_block1a97"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_q3\|altsyncram:altsyncram_component\|altsyncram_ppv3:auto_generated\|q_b\[98\] " "Synthesized away node \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_q3\|altsyncram:altsyncram_component\|altsyncram_ppv3:auto_generated\|q_b\[98\]\"" {  } { { "db/altsyncram_ppv3.tdf" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/db/altsyncram_ppv3.tdf" 3077 2 0 } } { "altsyncram.tdf" "" { Text "/home/gabriel/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system1/synthesis/submodules/ip_ram.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/ip_ram.vhd" 66 0 0 } } { "soc_system1/synthesis/submodules/slam.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam.vhd" 232 0 0 } } { "soc_system1/synthesis/submodules/slam_avalon.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam_avalon.vhd" 100 0 0 } } { "soc_system1/synthesis/soc_system1.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/soc_system1.vhd" 530 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680145979 "|DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|ip_ram:mem_q3|altsyncram:altsyncram_component|altsyncram_ppv3:auto_generated|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_q3\|altsyncram:altsyncram_component\|altsyncram_ppv3:auto_generated\|q_b\[99\] " "Synthesized away node \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_q3\|altsyncram:altsyncram_component\|altsyncram_ppv3:auto_generated\|q_b\[99\]\"" {  } { { "db/altsyncram_ppv3.tdf" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/db/altsyncram_ppv3.tdf" 3108 2 0 } } { "altsyncram.tdf" "" { Text "/home/gabriel/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system1/synthesis/submodules/ip_ram.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/ip_ram.vhd" 66 0 0 } } { "soc_system1/synthesis/submodules/slam.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam.vhd" 232 0 0 } } { "soc_system1/synthesis/submodules/slam_avalon.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam_avalon.vhd" 100 0 0 } } { "soc_system1/synthesis/soc_system1.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/soc_system1.vhd" 530 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680145979 "|DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|ip_ram:mem_q3|altsyncram:altsyncram_component|altsyncram_ppv3:auto_generated|ram_block1a99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_q3\|altsyncram:altsyncram_component\|altsyncram_ppv3:auto_generated\|q_b\[100\] " "Synthesized away node \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_q3\|altsyncram:altsyncram_component\|altsyncram_ppv3:auto_generated\|q_b\[100\]\"" {  } { { "db/altsyncram_ppv3.tdf" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/db/altsyncram_ppv3.tdf" 3139 2 0 } } { "altsyncram.tdf" "" { Text "/home/gabriel/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system1/synthesis/submodules/ip_ram.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/ip_ram.vhd" 66 0 0 } } { "soc_system1/synthesis/submodules/slam.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam.vhd" 232 0 0 } } { "soc_system1/synthesis/submodules/slam_avalon.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam_avalon.vhd" 100 0 0 } } { "soc_system1/synthesis/soc_system1.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/soc_system1.vhd" 530 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680145979 "|DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|ip_ram:mem_q3|altsyncram:altsyncram_component|altsyncram_ppv3:auto_generated|ram_block1a100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_q3\|altsyncram:altsyncram_component\|altsyncram_ppv3:auto_generated\|q_b\[101\] " "Synthesized away node \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_q3\|altsyncram:altsyncram_component\|altsyncram_ppv3:auto_generated\|q_b\[101\]\"" {  } { { "db/altsyncram_ppv3.tdf" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/db/altsyncram_ppv3.tdf" 3170 2 0 } } { "altsyncram.tdf" "" { Text "/home/gabriel/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system1/synthesis/submodules/ip_ram.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/ip_ram.vhd" 66 0 0 } } { "soc_system1/synthesis/submodules/slam.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam.vhd" 232 0 0 } } { "soc_system1/synthesis/submodules/slam_avalon.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam_avalon.vhd" 100 0 0 } } { "soc_system1/synthesis/soc_system1.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/soc_system1.vhd" 530 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680145979 "|DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|ip_ram:mem_q3|altsyncram:altsyncram_component|altsyncram_ppv3:auto_generated|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_q3\|altsyncram:altsyncram_component\|altsyncram_ppv3:auto_generated\|q_b\[102\] " "Synthesized away node \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_q3\|altsyncram:altsyncram_component\|altsyncram_ppv3:auto_generated\|q_b\[102\]\"" {  } { { "db/altsyncram_ppv3.tdf" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/db/altsyncram_ppv3.tdf" 3201 2 0 } } { "altsyncram.tdf" "" { Text "/home/gabriel/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system1/synthesis/submodules/ip_ram.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/ip_ram.vhd" 66 0 0 } } { "soc_system1/synthesis/submodules/slam.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam.vhd" 232 0 0 } } { "soc_system1/synthesis/submodules/slam_avalon.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam_avalon.vhd" 100 0 0 } } { "soc_system1/synthesis/soc_system1.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/soc_system1.vhd" 530 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680145979 "|DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|ip_ram:mem_q3|altsyncram:altsyncram_component|altsyncram_ppv3:auto_generated|ram_block1a102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_q3\|altsyncram:altsyncram_component\|altsyncram_ppv3:auto_generated\|q_b\[103\] " "Synthesized away node \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_q3\|altsyncram:altsyncram_component\|altsyncram_ppv3:auto_generated\|q_b\[103\]\"" {  } { { "db/altsyncram_ppv3.tdf" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/db/altsyncram_ppv3.tdf" 3232 2 0 } } { "altsyncram.tdf" "" { Text "/home/gabriel/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system1/synthesis/submodules/ip_ram.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/ip_ram.vhd" 66 0 0 } } { "soc_system1/synthesis/submodules/slam.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam.vhd" 232 0 0 } } { "soc_system1/synthesis/submodules/slam_avalon.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam_avalon.vhd" 100 0 0 } } { "soc_system1/synthesis/soc_system1.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/soc_system1.vhd" 530 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680145979 "|DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|ip_ram:mem_q3|altsyncram:altsyncram_component|altsyncram_ppv3:auto_generated|ram_block1a103"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_q3\|altsyncram:altsyncram_component\|altsyncram_ppv3:auto_generated\|q_b\[104\] " "Synthesized away node \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_q3\|altsyncram:altsyncram_component\|altsyncram_ppv3:auto_generated\|q_b\[104\]\"" {  } { { "db/altsyncram_ppv3.tdf" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/db/altsyncram_ppv3.tdf" 3263 2 0 } } { "altsyncram.tdf" "" { Text "/home/gabriel/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system1/synthesis/submodules/ip_ram.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/ip_ram.vhd" 66 0 0 } } { "soc_system1/synthesis/submodules/slam.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam.vhd" 232 0 0 } } { "soc_system1/synthesis/submodules/slam_avalon.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam_avalon.vhd" 100 0 0 } } { "soc_system1/synthesis/soc_system1.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/soc_system1.vhd" 530 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680145979 "|DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|ip_ram:mem_q3|altsyncram:altsyncram_component|altsyncram_ppv3:auto_generated|ram_block1a104"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_q3\|altsyncram:altsyncram_component\|altsyncram_ppv3:auto_generated\|q_b\[105\] " "Synthesized away node \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_q3\|altsyncram:altsyncram_component\|altsyncram_ppv3:auto_generated\|q_b\[105\]\"" {  } { { "db/altsyncram_ppv3.tdf" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/db/altsyncram_ppv3.tdf" 3294 2 0 } } { "altsyncram.tdf" "" { Text "/home/gabriel/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system1/synthesis/submodules/ip_ram.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/ip_ram.vhd" 66 0 0 } } { "soc_system1/synthesis/submodules/slam.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam.vhd" 232 0 0 } } { "soc_system1/synthesis/submodules/slam_avalon.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam_avalon.vhd" 100 0 0 } } { "soc_system1/synthesis/soc_system1.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/soc_system1.vhd" 530 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680145979 "|DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|ip_ram:mem_q3|altsyncram:altsyncram_component|altsyncram_ppv3:auto_generated|ram_block1a105"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_q3\|altsyncram:altsyncram_component\|altsyncram_ppv3:auto_generated\|q_b\[106\] " "Synthesized away node \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_q3\|altsyncram:altsyncram_component\|altsyncram_ppv3:auto_generated\|q_b\[106\]\"" {  } { { "db/altsyncram_ppv3.tdf" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/db/altsyncram_ppv3.tdf" 3325 2 0 } } { "altsyncram.tdf" "" { Text "/home/gabriel/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system1/synthesis/submodules/ip_ram.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/ip_ram.vhd" 66 0 0 } } { "soc_system1/synthesis/submodules/slam.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam.vhd" 232 0 0 } } { "soc_system1/synthesis/submodules/slam_avalon.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam_avalon.vhd" 100 0 0 } } { "soc_system1/synthesis/soc_system1.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/soc_system1.vhd" 530 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680145979 "|DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|ip_ram:mem_q3|altsyncram:altsyncram_component|altsyncram_ppv3:auto_generated|ram_block1a106"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_q3\|altsyncram:altsyncram_component\|altsyncram_ppv3:auto_generated\|q_b\[107\] " "Synthesized away node \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_q3\|altsyncram:altsyncram_component\|altsyncram_ppv3:auto_generated\|q_b\[107\]\"" {  } { { "db/altsyncram_ppv3.tdf" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/db/altsyncram_ppv3.tdf" 3356 2 0 } } { "altsyncram.tdf" "" { Text "/home/gabriel/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system1/synthesis/submodules/ip_ram.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/ip_ram.vhd" 66 0 0 } } { "soc_system1/synthesis/submodules/slam.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam.vhd" 232 0 0 } } { "soc_system1/synthesis/submodules/slam_avalon.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam_avalon.vhd" 100 0 0 } } { "soc_system1/synthesis/soc_system1.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/soc_system1.vhd" 530 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680145979 "|DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|ip_ram:mem_q3|altsyncram:altsyncram_component|altsyncram_ppv3:auto_generated|ram_block1a107"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_q2\|altsyncram:altsyncram_component\|altsyncram_ppv3:auto_generated\|q_b\[96\] " "Synthesized away node \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_q2\|altsyncram:altsyncram_component\|altsyncram_ppv3:auto_generated\|q_b\[96\]\"" {  } { { "db/altsyncram_ppv3.tdf" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/db/altsyncram_ppv3.tdf" 3015 2 0 } } { "altsyncram.tdf" "" { Text "/home/gabriel/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system1/synthesis/submodules/ip_ram.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/ip_ram.vhd" 66 0 0 } } { "soc_system1/synthesis/submodules/slam.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam.vhd" 220 0 0 } } { "soc_system1/synthesis/submodules/slam_avalon.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam_avalon.vhd" 100 0 0 } } { "soc_system1/synthesis/soc_system1.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/soc_system1.vhd" 530 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680145979 "|DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|ip_ram:mem_q2|altsyncram:altsyncram_component|altsyncram_ppv3:auto_generated|ram_block1a96"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_q2\|altsyncram:altsyncram_component\|altsyncram_ppv3:auto_generated\|q_b\[97\] " "Synthesized away node \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_q2\|altsyncram:altsyncram_component\|altsyncram_ppv3:auto_generated\|q_b\[97\]\"" {  } { { "db/altsyncram_ppv3.tdf" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/db/altsyncram_ppv3.tdf" 3046 2 0 } } { "altsyncram.tdf" "" { Text "/home/gabriel/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system1/synthesis/submodules/ip_ram.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/ip_ram.vhd" 66 0 0 } } { "soc_system1/synthesis/submodules/slam.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam.vhd" 220 0 0 } } { "soc_system1/synthesis/submodules/slam_avalon.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam_avalon.vhd" 100 0 0 } } { "soc_system1/synthesis/soc_system1.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/soc_system1.vhd" 530 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680145979 "|DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|ip_ram:mem_q2|altsyncram:altsyncram_component|altsyncram_ppv3:auto_generated|ram_block1a97"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_q2\|altsyncram:altsyncram_component\|altsyncram_ppv3:auto_generated\|q_b\[98\] " "Synthesized away node \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_q2\|altsyncram:altsyncram_component\|altsyncram_ppv3:auto_generated\|q_b\[98\]\"" {  } { { "db/altsyncram_ppv3.tdf" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/db/altsyncram_ppv3.tdf" 3077 2 0 } } { "altsyncram.tdf" "" { Text "/home/gabriel/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system1/synthesis/submodules/ip_ram.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/ip_ram.vhd" 66 0 0 } } { "soc_system1/synthesis/submodules/slam.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam.vhd" 220 0 0 } } { "soc_system1/synthesis/submodules/slam_avalon.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam_avalon.vhd" 100 0 0 } } { "soc_system1/synthesis/soc_system1.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/soc_system1.vhd" 530 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680145979 "|DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|ip_ram:mem_q2|altsyncram:altsyncram_component|altsyncram_ppv3:auto_generated|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_q2\|altsyncram:altsyncram_component\|altsyncram_ppv3:auto_generated\|q_b\[99\] " "Synthesized away node \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_q2\|altsyncram:altsyncram_component\|altsyncram_ppv3:auto_generated\|q_b\[99\]\"" {  } { { "db/altsyncram_ppv3.tdf" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/db/altsyncram_ppv3.tdf" 3108 2 0 } } { "altsyncram.tdf" "" { Text "/home/gabriel/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system1/synthesis/submodules/ip_ram.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/ip_ram.vhd" 66 0 0 } } { "soc_system1/synthesis/submodules/slam.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam.vhd" 220 0 0 } } { "soc_system1/synthesis/submodules/slam_avalon.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam_avalon.vhd" 100 0 0 } } { "soc_system1/synthesis/soc_system1.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/soc_system1.vhd" 530 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680145979 "|DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|ip_ram:mem_q2|altsyncram:altsyncram_component|altsyncram_ppv3:auto_generated|ram_block1a99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_q2\|altsyncram:altsyncram_component\|altsyncram_ppv3:auto_generated\|q_b\[100\] " "Synthesized away node \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_q2\|altsyncram:altsyncram_component\|altsyncram_ppv3:auto_generated\|q_b\[100\]\"" {  } { { "db/altsyncram_ppv3.tdf" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/db/altsyncram_ppv3.tdf" 3139 2 0 } } { "altsyncram.tdf" "" { Text "/home/gabriel/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system1/synthesis/submodules/ip_ram.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/ip_ram.vhd" 66 0 0 } } { "soc_system1/synthesis/submodules/slam.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam.vhd" 220 0 0 } } { "soc_system1/synthesis/submodules/slam_avalon.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam_avalon.vhd" 100 0 0 } } { "soc_system1/synthesis/soc_system1.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/soc_system1.vhd" 530 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680145979 "|DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|ip_ram:mem_q2|altsyncram:altsyncram_component|altsyncram_ppv3:auto_generated|ram_block1a100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_q2\|altsyncram:altsyncram_component\|altsyncram_ppv3:auto_generated\|q_b\[101\] " "Synthesized away node \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_q2\|altsyncram:altsyncram_component\|altsyncram_ppv3:auto_generated\|q_b\[101\]\"" {  } { { "db/altsyncram_ppv3.tdf" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/db/altsyncram_ppv3.tdf" 3170 2 0 } } { "altsyncram.tdf" "" { Text "/home/gabriel/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system1/synthesis/submodules/ip_ram.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/ip_ram.vhd" 66 0 0 } } { "soc_system1/synthesis/submodules/slam.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam.vhd" 220 0 0 } } { "soc_system1/synthesis/submodules/slam_avalon.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam_avalon.vhd" 100 0 0 } } { "soc_system1/synthesis/soc_system1.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/soc_system1.vhd" 530 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680145979 "|DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|ip_ram:mem_q2|altsyncram:altsyncram_component|altsyncram_ppv3:auto_generated|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_q2\|altsyncram:altsyncram_component\|altsyncram_ppv3:auto_generated\|q_b\[102\] " "Synthesized away node \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_q2\|altsyncram:altsyncram_component\|altsyncram_ppv3:auto_generated\|q_b\[102\]\"" {  } { { "db/altsyncram_ppv3.tdf" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/db/altsyncram_ppv3.tdf" 3201 2 0 } } { "altsyncram.tdf" "" { Text "/home/gabriel/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system1/synthesis/submodules/ip_ram.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/ip_ram.vhd" 66 0 0 } } { "soc_system1/synthesis/submodules/slam.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam.vhd" 220 0 0 } } { "soc_system1/synthesis/submodules/slam_avalon.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam_avalon.vhd" 100 0 0 } } { "soc_system1/synthesis/soc_system1.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/soc_system1.vhd" 530 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680145979 "|DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|ip_ram:mem_q2|altsyncram:altsyncram_component|altsyncram_ppv3:auto_generated|ram_block1a102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_q2\|altsyncram:altsyncram_component\|altsyncram_ppv3:auto_generated\|q_b\[103\] " "Synthesized away node \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_q2\|altsyncram:altsyncram_component\|altsyncram_ppv3:auto_generated\|q_b\[103\]\"" {  } { { "db/altsyncram_ppv3.tdf" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/db/altsyncram_ppv3.tdf" 3232 2 0 } } { "altsyncram.tdf" "" { Text "/home/gabriel/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system1/synthesis/submodules/ip_ram.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/ip_ram.vhd" 66 0 0 } } { "soc_system1/synthesis/submodules/slam.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam.vhd" 220 0 0 } } { "soc_system1/synthesis/submodules/slam_avalon.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam_avalon.vhd" 100 0 0 } } { "soc_system1/synthesis/soc_system1.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/soc_system1.vhd" 530 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680145979 "|DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|ip_ram:mem_q2|altsyncram:altsyncram_component|altsyncram_ppv3:auto_generated|ram_block1a103"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_q2\|altsyncram:altsyncram_component\|altsyncram_ppv3:auto_generated\|q_b\[104\] " "Synthesized away node \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_q2\|altsyncram:altsyncram_component\|altsyncram_ppv3:auto_generated\|q_b\[104\]\"" {  } { { "db/altsyncram_ppv3.tdf" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/db/altsyncram_ppv3.tdf" 3263 2 0 } } { "altsyncram.tdf" "" { Text "/home/gabriel/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system1/synthesis/submodules/ip_ram.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/ip_ram.vhd" 66 0 0 } } { "soc_system1/synthesis/submodules/slam.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam.vhd" 220 0 0 } } { "soc_system1/synthesis/submodules/slam_avalon.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam_avalon.vhd" 100 0 0 } } { "soc_system1/synthesis/soc_system1.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/soc_system1.vhd" 530 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680145979 "|DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|ip_ram:mem_q2|altsyncram:altsyncram_component|altsyncram_ppv3:auto_generated|ram_block1a104"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_q2\|altsyncram:altsyncram_component\|altsyncram_ppv3:auto_generated\|q_b\[105\] " "Synthesized away node \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_q2\|altsyncram:altsyncram_component\|altsyncram_ppv3:auto_generated\|q_b\[105\]\"" {  } { { "db/altsyncram_ppv3.tdf" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/db/altsyncram_ppv3.tdf" 3294 2 0 } } { "altsyncram.tdf" "" { Text "/home/gabriel/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system1/synthesis/submodules/ip_ram.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/ip_ram.vhd" 66 0 0 } } { "soc_system1/synthesis/submodules/slam.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam.vhd" 220 0 0 } } { "soc_system1/synthesis/submodules/slam_avalon.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam_avalon.vhd" 100 0 0 } } { "soc_system1/synthesis/soc_system1.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/soc_system1.vhd" 530 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680145979 "|DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|ip_ram:mem_q2|altsyncram:altsyncram_component|altsyncram_ppv3:auto_generated|ram_block1a105"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_q2\|altsyncram:altsyncram_component\|altsyncram_ppv3:auto_generated\|q_b\[106\] " "Synthesized away node \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_q2\|altsyncram:altsyncram_component\|altsyncram_ppv3:auto_generated\|q_b\[106\]\"" {  } { { "db/altsyncram_ppv3.tdf" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/db/altsyncram_ppv3.tdf" 3325 2 0 } } { "altsyncram.tdf" "" { Text "/home/gabriel/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system1/synthesis/submodules/ip_ram.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/ip_ram.vhd" 66 0 0 } } { "soc_system1/synthesis/submodules/slam.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam.vhd" 220 0 0 } } { "soc_system1/synthesis/submodules/slam_avalon.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam_avalon.vhd" 100 0 0 } } { "soc_system1/synthesis/soc_system1.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/soc_system1.vhd" 530 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680145979 "|DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|ip_ram:mem_q2|altsyncram:altsyncram_component|altsyncram_ppv3:auto_generated|ram_block1a106"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_q2\|altsyncram:altsyncram_component\|altsyncram_ppv3:auto_generated\|q_b\[107\] " "Synthesized away node \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_q2\|altsyncram:altsyncram_component\|altsyncram_ppv3:auto_generated\|q_b\[107\]\"" {  } { { "db/altsyncram_ppv3.tdf" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/db/altsyncram_ppv3.tdf" 3356 2 0 } } { "altsyncram.tdf" "" { Text "/home/gabriel/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system1/synthesis/submodules/ip_ram.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/ip_ram.vhd" 66 0 0 } } { "soc_system1/synthesis/submodules/slam.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam.vhd" 220 0 0 } } { "soc_system1/synthesis/submodules/slam_avalon.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam_avalon.vhd" 100 0 0 } } { "soc_system1/synthesis/soc_system1.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/soc_system1.vhd" 530 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680145979 "|DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|ip_ram:mem_q2|altsyncram:altsyncram_component|altsyncram_ppv3:auto_generated|ram_block1a107"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_q1\|altsyncram:altsyncram_component\|altsyncram_ppv3:auto_generated\|q_b\[96\] " "Synthesized away node \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_q1\|altsyncram:altsyncram_component\|altsyncram_ppv3:auto_generated\|q_b\[96\]\"" {  } { { "db/altsyncram_ppv3.tdf" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/db/altsyncram_ppv3.tdf" 3015 2 0 } } { "altsyncram.tdf" "" { Text "/home/gabriel/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system1/synthesis/submodules/ip_ram.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/ip_ram.vhd" 66 0 0 } } { "soc_system1/synthesis/submodules/slam.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam.vhd" 209 0 0 } } { "soc_system1/synthesis/submodules/slam_avalon.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam_avalon.vhd" 100 0 0 } } { "soc_system1/synthesis/soc_system1.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/soc_system1.vhd" 530 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680145979 "|DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|ip_ram:mem_q1|altsyncram:altsyncram_component|altsyncram_ppv3:auto_generated|ram_block1a96"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_q1\|altsyncram:altsyncram_component\|altsyncram_ppv3:auto_generated\|q_b\[97\] " "Synthesized away node \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_q1\|altsyncram:altsyncram_component\|altsyncram_ppv3:auto_generated\|q_b\[97\]\"" {  } { { "db/altsyncram_ppv3.tdf" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/db/altsyncram_ppv3.tdf" 3046 2 0 } } { "altsyncram.tdf" "" { Text "/home/gabriel/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system1/synthesis/submodules/ip_ram.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/ip_ram.vhd" 66 0 0 } } { "soc_system1/synthesis/submodules/slam.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam.vhd" 209 0 0 } } { "soc_system1/synthesis/submodules/slam_avalon.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam_avalon.vhd" 100 0 0 } } { "soc_system1/synthesis/soc_system1.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/soc_system1.vhd" 530 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680145979 "|DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|ip_ram:mem_q1|altsyncram:altsyncram_component|altsyncram_ppv3:auto_generated|ram_block1a97"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_q1\|altsyncram:altsyncram_component\|altsyncram_ppv3:auto_generated\|q_b\[98\] " "Synthesized away node \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_q1\|altsyncram:altsyncram_component\|altsyncram_ppv3:auto_generated\|q_b\[98\]\"" {  } { { "db/altsyncram_ppv3.tdf" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/db/altsyncram_ppv3.tdf" 3077 2 0 } } { "altsyncram.tdf" "" { Text "/home/gabriel/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system1/synthesis/submodules/ip_ram.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/ip_ram.vhd" 66 0 0 } } { "soc_system1/synthesis/submodules/slam.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam.vhd" 209 0 0 } } { "soc_system1/synthesis/submodules/slam_avalon.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam_avalon.vhd" 100 0 0 } } { "soc_system1/synthesis/soc_system1.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/soc_system1.vhd" 530 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680145979 "|DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|ip_ram:mem_q1|altsyncram:altsyncram_component|altsyncram_ppv3:auto_generated|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_q1\|altsyncram:altsyncram_component\|altsyncram_ppv3:auto_generated\|q_b\[99\] " "Synthesized away node \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_q1\|altsyncram:altsyncram_component\|altsyncram_ppv3:auto_generated\|q_b\[99\]\"" {  } { { "db/altsyncram_ppv3.tdf" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/db/altsyncram_ppv3.tdf" 3108 2 0 } } { "altsyncram.tdf" "" { Text "/home/gabriel/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system1/synthesis/submodules/ip_ram.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/ip_ram.vhd" 66 0 0 } } { "soc_system1/synthesis/submodules/slam.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam.vhd" 209 0 0 } } { "soc_system1/synthesis/submodules/slam_avalon.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam_avalon.vhd" 100 0 0 } } { "soc_system1/synthesis/soc_system1.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/soc_system1.vhd" 530 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680145979 "|DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|ip_ram:mem_q1|altsyncram:altsyncram_component|altsyncram_ppv3:auto_generated|ram_block1a99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_q1\|altsyncram:altsyncram_component\|altsyncram_ppv3:auto_generated\|q_b\[100\] " "Synthesized away node \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_q1\|altsyncram:altsyncram_component\|altsyncram_ppv3:auto_generated\|q_b\[100\]\"" {  } { { "db/altsyncram_ppv3.tdf" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/db/altsyncram_ppv3.tdf" 3139 2 0 } } { "altsyncram.tdf" "" { Text "/home/gabriel/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system1/synthesis/submodules/ip_ram.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/ip_ram.vhd" 66 0 0 } } { "soc_system1/synthesis/submodules/slam.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam.vhd" 209 0 0 } } { "soc_system1/synthesis/submodules/slam_avalon.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam_avalon.vhd" 100 0 0 } } { "soc_system1/synthesis/soc_system1.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/soc_system1.vhd" 530 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680145979 "|DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|ip_ram:mem_q1|altsyncram:altsyncram_component|altsyncram_ppv3:auto_generated|ram_block1a100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_q1\|altsyncram:altsyncram_component\|altsyncram_ppv3:auto_generated\|q_b\[101\] " "Synthesized away node \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_q1\|altsyncram:altsyncram_component\|altsyncram_ppv3:auto_generated\|q_b\[101\]\"" {  } { { "db/altsyncram_ppv3.tdf" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/db/altsyncram_ppv3.tdf" 3170 2 0 } } { "altsyncram.tdf" "" { Text "/home/gabriel/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system1/synthesis/submodules/ip_ram.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/ip_ram.vhd" 66 0 0 } } { "soc_system1/synthesis/submodules/slam.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam.vhd" 209 0 0 } } { "soc_system1/synthesis/submodules/slam_avalon.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam_avalon.vhd" 100 0 0 } } { "soc_system1/synthesis/soc_system1.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/soc_system1.vhd" 530 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680145979 "|DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|ip_ram:mem_q1|altsyncram:altsyncram_component|altsyncram_ppv3:auto_generated|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_q1\|altsyncram:altsyncram_component\|altsyncram_ppv3:auto_generated\|q_b\[102\] " "Synthesized away node \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_q1\|altsyncram:altsyncram_component\|altsyncram_ppv3:auto_generated\|q_b\[102\]\"" {  } { { "db/altsyncram_ppv3.tdf" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/db/altsyncram_ppv3.tdf" 3201 2 0 } } { "altsyncram.tdf" "" { Text "/home/gabriel/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system1/synthesis/submodules/ip_ram.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/ip_ram.vhd" 66 0 0 } } { "soc_system1/synthesis/submodules/slam.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam.vhd" 209 0 0 } } { "soc_system1/synthesis/submodules/slam_avalon.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam_avalon.vhd" 100 0 0 } } { "soc_system1/synthesis/soc_system1.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/soc_system1.vhd" 530 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680145979 "|DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|ip_ram:mem_q1|altsyncram:altsyncram_component|altsyncram_ppv3:auto_generated|ram_block1a102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_q1\|altsyncram:altsyncram_component\|altsyncram_ppv3:auto_generated\|q_b\[103\] " "Synthesized away node \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_q1\|altsyncram:altsyncram_component\|altsyncram_ppv3:auto_generated\|q_b\[103\]\"" {  } { { "db/altsyncram_ppv3.tdf" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/db/altsyncram_ppv3.tdf" 3232 2 0 } } { "altsyncram.tdf" "" { Text "/home/gabriel/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system1/synthesis/submodules/ip_ram.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/ip_ram.vhd" 66 0 0 } } { "soc_system1/synthesis/submodules/slam.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam.vhd" 209 0 0 } } { "soc_system1/synthesis/submodules/slam_avalon.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam_avalon.vhd" 100 0 0 } } { "soc_system1/synthesis/soc_system1.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/soc_system1.vhd" 530 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680145979 "|DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|ip_ram:mem_q1|altsyncram:altsyncram_component|altsyncram_ppv3:auto_generated|ram_block1a103"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_q1\|altsyncram:altsyncram_component\|altsyncram_ppv3:auto_generated\|q_b\[104\] " "Synthesized away node \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_q1\|altsyncram:altsyncram_component\|altsyncram_ppv3:auto_generated\|q_b\[104\]\"" {  } { { "db/altsyncram_ppv3.tdf" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/db/altsyncram_ppv3.tdf" 3263 2 0 } } { "altsyncram.tdf" "" { Text "/home/gabriel/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system1/synthesis/submodules/ip_ram.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/ip_ram.vhd" 66 0 0 } } { "soc_system1/synthesis/submodules/slam.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam.vhd" 209 0 0 } } { "soc_system1/synthesis/submodules/slam_avalon.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam_avalon.vhd" 100 0 0 } } { "soc_system1/synthesis/soc_system1.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/soc_system1.vhd" 530 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680145979 "|DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|ip_ram:mem_q1|altsyncram:altsyncram_component|altsyncram_ppv3:auto_generated|ram_block1a104"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_q1\|altsyncram:altsyncram_component\|altsyncram_ppv3:auto_generated\|q_b\[105\] " "Synthesized away node \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_q1\|altsyncram:altsyncram_component\|altsyncram_ppv3:auto_generated\|q_b\[105\]\"" {  } { { "db/altsyncram_ppv3.tdf" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/db/altsyncram_ppv3.tdf" 3294 2 0 } } { "altsyncram.tdf" "" { Text "/home/gabriel/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system1/synthesis/submodules/ip_ram.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/ip_ram.vhd" 66 0 0 } } { "soc_system1/synthesis/submodules/slam.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam.vhd" 209 0 0 } } { "soc_system1/synthesis/submodules/slam_avalon.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam_avalon.vhd" 100 0 0 } } { "soc_system1/synthesis/soc_system1.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/soc_system1.vhd" 530 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680145979 "|DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|ip_ram:mem_q1|altsyncram:altsyncram_component|altsyncram_ppv3:auto_generated|ram_block1a105"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_q1\|altsyncram:altsyncram_component\|altsyncram_ppv3:auto_generated\|q_b\[106\] " "Synthesized away node \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_q1\|altsyncram:altsyncram_component\|altsyncram_ppv3:auto_generated\|q_b\[106\]\"" {  } { { "db/altsyncram_ppv3.tdf" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/db/altsyncram_ppv3.tdf" 3325 2 0 } } { "altsyncram.tdf" "" { Text "/home/gabriel/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system1/synthesis/submodules/ip_ram.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/ip_ram.vhd" 66 0 0 } } { "soc_system1/synthesis/submodules/slam.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam.vhd" 209 0 0 } } { "soc_system1/synthesis/submodules/slam_avalon.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam_avalon.vhd" 100 0 0 } } { "soc_system1/synthesis/soc_system1.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/soc_system1.vhd" 530 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680145979 "|DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|ip_ram:mem_q1|altsyncram:altsyncram_component|altsyncram_ppv3:auto_generated|ram_block1a106"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_q1\|altsyncram:altsyncram_component\|altsyncram_ppv3:auto_generated\|q_b\[107\] " "Synthesized away node \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:mem_q1\|altsyncram:altsyncram_component\|altsyncram_ppv3:auto_generated\|q_b\[107\]\"" {  } { { "db/altsyncram_ppv3.tdf" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/db/altsyncram_ppv3.tdf" 3356 2 0 } } { "altsyncram.tdf" "" { Text "/home/gabriel/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system1/synthesis/submodules/ip_ram.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/ip_ram.vhd" 66 0 0 } } { "soc_system1/synthesis/submodules/slam.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam.vhd" 209 0 0 } } { "soc_system1/synthesis/submodules/slam_avalon.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam_avalon.vhd" 100 0 0 } } { "soc_system1/synthesis/soc_system1.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/soc_system1.vhd" 530 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680145979 "|DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|ip_ram:mem_q1|altsyncram:altsyncram_component|altsyncram_ppv3:auto_generated|ram_block1a107"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:point_cloud_data\|altsyncram:altsyncram_component\|altsyncram_ftv3:auto_generated\|ram_block1a96 " "Synthesized away node \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:point_cloud_data\|altsyncram:altsyncram_component\|altsyncram_ftv3:auto_generated\|ram_block1a96\"" {  } { { "db/altsyncram_ftv3.tdf" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/db/altsyncram_ftv3.tdf" 3024 2 0 } } { "altsyncram.tdf" "" { Text "/home/gabriel/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system1/synthesis/submodules/ip_ram.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/ip_ram.vhd" 66 0 0 } } { "soc_system1/synthesis/submodules/slam.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam.vhd" 194 0 0 } } { "soc_system1/synthesis/submodules/slam_avalon.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam_avalon.vhd" 100 0 0 } } { "soc_system1/synthesis/soc_system1.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/soc_system1.vhd" 530 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680145979 "|DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|ip_ram:point_cloud_data|altsyncram:altsyncram_component|altsyncram_ftv3:auto_generated|ram_block1a96"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:point_cloud_data\|altsyncram:altsyncram_component\|altsyncram_ftv3:auto_generated\|ram_block1a97 " "Synthesized away node \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:point_cloud_data\|altsyncram:altsyncram_component\|altsyncram_ftv3:auto_generated\|ram_block1a97\"" {  } { { "db/altsyncram_ftv3.tdf" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/db/altsyncram_ftv3.tdf" 3055 2 0 } } { "altsyncram.tdf" "" { Text "/home/gabriel/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system1/synthesis/submodules/ip_ram.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/ip_ram.vhd" 66 0 0 } } { "soc_system1/synthesis/submodules/slam.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam.vhd" 194 0 0 } } { "soc_system1/synthesis/submodules/slam_avalon.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam_avalon.vhd" 100 0 0 } } { "soc_system1/synthesis/soc_system1.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/soc_system1.vhd" 530 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680145979 "|DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|ip_ram:point_cloud_data|altsyncram:altsyncram_component|altsyncram_ftv3:auto_generated|ram_block1a97"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:point_cloud_data\|altsyncram:altsyncram_component\|altsyncram_ftv3:auto_generated\|ram_block1a98 " "Synthesized away node \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:point_cloud_data\|altsyncram:altsyncram_component\|altsyncram_ftv3:auto_generated\|ram_block1a98\"" {  } { { "db/altsyncram_ftv3.tdf" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/db/altsyncram_ftv3.tdf" 3086 2 0 } } { "altsyncram.tdf" "" { Text "/home/gabriel/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system1/synthesis/submodules/ip_ram.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/ip_ram.vhd" 66 0 0 } } { "soc_system1/synthesis/submodules/slam.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam.vhd" 194 0 0 } } { "soc_system1/synthesis/submodules/slam_avalon.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam_avalon.vhd" 100 0 0 } } { "soc_system1/synthesis/soc_system1.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/soc_system1.vhd" 530 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680145979 "|DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|ip_ram:point_cloud_data|altsyncram:altsyncram_component|altsyncram_ftv3:auto_generated|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:point_cloud_data\|altsyncram:altsyncram_component\|altsyncram_ftv3:auto_generated\|ram_block1a99 " "Synthesized away node \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:point_cloud_data\|altsyncram:altsyncram_component\|altsyncram_ftv3:auto_generated\|ram_block1a99\"" {  } { { "db/altsyncram_ftv3.tdf" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/db/altsyncram_ftv3.tdf" 3117 2 0 } } { "altsyncram.tdf" "" { Text "/home/gabriel/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system1/synthesis/submodules/ip_ram.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/ip_ram.vhd" 66 0 0 } } { "soc_system1/synthesis/submodules/slam.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam.vhd" 194 0 0 } } { "soc_system1/synthesis/submodules/slam_avalon.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam_avalon.vhd" 100 0 0 } } { "soc_system1/synthesis/soc_system1.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/soc_system1.vhd" 530 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680145979 "|DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|ip_ram:point_cloud_data|altsyncram:altsyncram_component|altsyncram_ftv3:auto_generated|ram_block1a99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:point_cloud_data\|altsyncram:altsyncram_component\|altsyncram_ftv3:auto_generated\|ram_block1a100 " "Synthesized away node \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:point_cloud_data\|altsyncram:altsyncram_component\|altsyncram_ftv3:auto_generated\|ram_block1a100\"" {  } { { "db/altsyncram_ftv3.tdf" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/db/altsyncram_ftv3.tdf" 3148 2 0 } } { "altsyncram.tdf" "" { Text "/home/gabriel/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system1/synthesis/submodules/ip_ram.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/ip_ram.vhd" 66 0 0 } } { "soc_system1/synthesis/submodules/slam.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam.vhd" 194 0 0 } } { "soc_system1/synthesis/submodules/slam_avalon.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam_avalon.vhd" 100 0 0 } } { "soc_system1/synthesis/soc_system1.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/soc_system1.vhd" 530 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680145979 "|DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|ip_ram:point_cloud_data|altsyncram:altsyncram_component|altsyncram_ftv3:auto_generated|ram_block1a100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:point_cloud_data\|altsyncram:altsyncram_component\|altsyncram_ftv3:auto_generated\|ram_block1a101 " "Synthesized away node \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:point_cloud_data\|altsyncram:altsyncram_component\|altsyncram_ftv3:auto_generated\|ram_block1a101\"" {  } { { "db/altsyncram_ftv3.tdf" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/db/altsyncram_ftv3.tdf" 3179 2 0 } } { "altsyncram.tdf" "" { Text "/home/gabriel/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system1/synthesis/submodules/ip_ram.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/ip_ram.vhd" 66 0 0 } } { "soc_system1/synthesis/submodules/slam.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam.vhd" 194 0 0 } } { "soc_system1/synthesis/submodules/slam_avalon.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam_avalon.vhd" 100 0 0 } } { "soc_system1/synthesis/soc_system1.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/soc_system1.vhd" 530 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680145979 "|DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|ip_ram:point_cloud_data|altsyncram:altsyncram_component|altsyncram_ftv3:auto_generated|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:point_cloud_data\|altsyncram:altsyncram_component\|altsyncram_ftv3:auto_generated\|ram_block1a102 " "Synthesized away node \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:point_cloud_data\|altsyncram:altsyncram_component\|altsyncram_ftv3:auto_generated\|ram_block1a102\"" {  } { { "db/altsyncram_ftv3.tdf" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/db/altsyncram_ftv3.tdf" 3210 2 0 } } { "altsyncram.tdf" "" { Text "/home/gabriel/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system1/synthesis/submodules/ip_ram.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/ip_ram.vhd" 66 0 0 } } { "soc_system1/synthesis/submodules/slam.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam.vhd" 194 0 0 } } { "soc_system1/synthesis/submodules/slam_avalon.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam_avalon.vhd" 100 0 0 } } { "soc_system1/synthesis/soc_system1.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/soc_system1.vhd" 530 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680145979 "|DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|ip_ram:point_cloud_data|altsyncram:altsyncram_component|altsyncram_ftv3:auto_generated|ram_block1a102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:point_cloud_data\|altsyncram:altsyncram_component\|altsyncram_ftv3:auto_generated\|ram_block1a103 " "Synthesized away node \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:point_cloud_data\|altsyncram:altsyncram_component\|altsyncram_ftv3:auto_generated\|ram_block1a103\"" {  } { { "db/altsyncram_ftv3.tdf" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/db/altsyncram_ftv3.tdf" 3241 2 0 } } { "altsyncram.tdf" "" { Text "/home/gabriel/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system1/synthesis/submodules/ip_ram.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/ip_ram.vhd" 66 0 0 } } { "soc_system1/synthesis/submodules/slam.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam.vhd" 194 0 0 } } { "soc_system1/synthesis/submodules/slam_avalon.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam_avalon.vhd" 100 0 0 } } { "soc_system1/synthesis/soc_system1.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/soc_system1.vhd" 530 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680145979 "|DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|ip_ram:point_cloud_data|altsyncram:altsyncram_component|altsyncram_ftv3:auto_generated|ram_block1a103"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:point_cloud_data\|altsyncram:altsyncram_component\|altsyncram_ftv3:auto_generated\|ram_block1a104 " "Synthesized away node \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:point_cloud_data\|altsyncram:altsyncram_component\|altsyncram_ftv3:auto_generated\|ram_block1a104\"" {  } { { "db/altsyncram_ftv3.tdf" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/db/altsyncram_ftv3.tdf" 3272 2 0 } } { "altsyncram.tdf" "" { Text "/home/gabriel/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system1/synthesis/submodules/ip_ram.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/ip_ram.vhd" 66 0 0 } } { "soc_system1/synthesis/submodules/slam.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam.vhd" 194 0 0 } } { "soc_system1/synthesis/submodules/slam_avalon.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam_avalon.vhd" 100 0 0 } } { "soc_system1/synthesis/soc_system1.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/soc_system1.vhd" 530 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680145979 "|DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|ip_ram:point_cloud_data|altsyncram:altsyncram_component|altsyncram_ftv3:auto_generated|ram_block1a104"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:point_cloud_data\|altsyncram:altsyncram_component\|altsyncram_ftv3:auto_generated\|ram_block1a105 " "Synthesized away node \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:point_cloud_data\|altsyncram:altsyncram_component\|altsyncram_ftv3:auto_generated\|ram_block1a105\"" {  } { { "db/altsyncram_ftv3.tdf" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/db/altsyncram_ftv3.tdf" 3303 2 0 } } { "altsyncram.tdf" "" { Text "/home/gabriel/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system1/synthesis/submodules/ip_ram.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/ip_ram.vhd" 66 0 0 } } { "soc_system1/synthesis/submodules/slam.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam.vhd" 194 0 0 } } { "soc_system1/synthesis/submodules/slam_avalon.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam_avalon.vhd" 100 0 0 } } { "soc_system1/synthesis/soc_system1.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/soc_system1.vhd" 530 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680145979 "|DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|ip_ram:point_cloud_data|altsyncram:altsyncram_component|altsyncram_ftv3:auto_generated|ram_block1a105"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:point_cloud_data\|altsyncram:altsyncram_component\|altsyncram_ftv3:auto_generated\|ram_block1a106 " "Synthesized away node \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:point_cloud_data\|altsyncram:altsyncram_component\|altsyncram_ftv3:auto_generated\|ram_block1a106\"" {  } { { "db/altsyncram_ftv3.tdf" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/db/altsyncram_ftv3.tdf" 3334 2 0 } } { "altsyncram.tdf" "" { Text "/home/gabriel/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system1/synthesis/submodules/ip_ram.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/ip_ram.vhd" 66 0 0 } } { "soc_system1/synthesis/submodules/slam.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam.vhd" 194 0 0 } } { "soc_system1/synthesis/submodules/slam_avalon.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam_avalon.vhd" 100 0 0 } } { "soc_system1/synthesis/soc_system1.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/soc_system1.vhd" 530 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680145979 "|DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|ip_ram:point_cloud_data|altsyncram:altsyncram_component|altsyncram_ftv3:auto_generated|ram_block1a106"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:point_cloud_data\|altsyncram:altsyncram_component\|altsyncram_ftv3:auto_generated\|ram_block1a107 " "Synthesized away node \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:point_cloud_data\|altsyncram:altsyncram_component\|altsyncram_ftv3:auto_generated\|ram_block1a107\"" {  } { { "db/altsyncram_ftv3.tdf" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/db/altsyncram_ftv3.tdf" 3365 2 0 } } { "altsyncram.tdf" "" { Text "/home/gabriel/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system1/synthesis/submodules/ip_ram.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/ip_ram.vhd" 66 0 0 } } { "soc_system1/synthesis/submodules/slam.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam.vhd" 194 0 0 } } { "soc_system1/synthesis/submodules/slam_avalon.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam_avalon.vhd" 100 0 0 } } { "soc_system1/synthesis/soc_system1.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/soc_system1.vhd" 530 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680145979 "|DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|ip_ram:point_cloud_data|altsyncram:altsyncram_component|altsyncram_ftv3:auto_generated|ram_block1a107"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:point_cloud_data\|altsyncram:altsyncram_component\|altsyncram_ftv3:auto_generated\|ram_block1a204 " "Synthesized away node \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:point_cloud_data\|altsyncram:altsyncram_component\|altsyncram_ftv3:auto_generated\|ram_block1a204\"" {  } { { "db/altsyncram_ftv3.tdf" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/db/altsyncram_ftv3.tdf" 6372 2 0 } } { "altsyncram.tdf" "" { Text "/home/gabriel/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system1/synthesis/submodules/ip_ram.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/ip_ram.vhd" 66 0 0 } } { "soc_system1/synthesis/submodules/slam.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam.vhd" 194 0 0 } } { "soc_system1/synthesis/submodules/slam_avalon.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam_avalon.vhd" 100 0 0 } } { "soc_system1/synthesis/soc_system1.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/soc_system1.vhd" 530 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680145979 "|DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|ip_ram:point_cloud_data|altsyncram:altsyncram_component|altsyncram_ftv3:auto_generated|ram_block1a204"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:point_cloud_data\|altsyncram:altsyncram_component\|altsyncram_ftv3:auto_generated\|ram_block1a205 " "Synthesized away node \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:point_cloud_data\|altsyncram:altsyncram_component\|altsyncram_ftv3:auto_generated\|ram_block1a205\"" {  } { { "db/altsyncram_ftv3.tdf" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/db/altsyncram_ftv3.tdf" 6403 2 0 } } { "altsyncram.tdf" "" { Text "/home/gabriel/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system1/synthesis/submodules/ip_ram.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/ip_ram.vhd" 66 0 0 } } { "soc_system1/synthesis/submodules/slam.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam.vhd" 194 0 0 } } { "soc_system1/synthesis/submodules/slam_avalon.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam_avalon.vhd" 100 0 0 } } { "soc_system1/synthesis/soc_system1.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/soc_system1.vhd" 530 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680145979 "|DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|ip_ram:point_cloud_data|altsyncram:altsyncram_component|altsyncram_ftv3:auto_generated|ram_block1a205"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:point_cloud_data\|altsyncram:altsyncram_component\|altsyncram_ftv3:auto_generated\|ram_block1a206 " "Synthesized away node \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:point_cloud_data\|altsyncram:altsyncram_component\|altsyncram_ftv3:auto_generated\|ram_block1a206\"" {  } { { "db/altsyncram_ftv3.tdf" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/db/altsyncram_ftv3.tdf" 6434 2 0 } } { "altsyncram.tdf" "" { Text "/home/gabriel/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system1/synthesis/submodules/ip_ram.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/ip_ram.vhd" 66 0 0 } } { "soc_system1/synthesis/submodules/slam.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam.vhd" 194 0 0 } } { "soc_system1/synthesis/submodules/slam_avalon.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam_avalon.vhd" 100 0 0 } } { "soc_system1/synthesis/soc_system1.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/soc_system1.vhd" 530 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680145979 "|DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|ip_ram:point_cloud_data|altsyncram:altsyncram_component|altsyncram_ftv3:auto_generated|ram_block1a206"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:point_cloud_data\|altsyncram:altsyncram_component\|altsyncram_ftv3:auto_generated\|ram_block1a207 " "Synthesized away node \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:point_cloud_data\|altsyncram:altsyncram_component\|altsyncram_ftv3:auto_generated\|ram_block1a207\"" {  } { { "db/altsyncram_ftv3.tdf" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/db/altsyncram_ftv3.tdf" 6465 2 0 } } { "altsyncram.tdf" "" { Text "/home/gabriel/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system1/synthesis/submodules/ip_ram.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/ip_ram.vhd" 66 0 0 } } { "soc_system1/synthesis/submodules/slam.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam.vhd" 194 0 0 } } { "soc_system1/synthesis/submodules/slam_avalon.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam_avalon.vhd" 100 0 0 } } { "soc_system1/synthesis/soc_system1.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/soc_system1.vhd" 530 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680145979 "|DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|ip_ram:point_cloud_data|altsyncram:altsyncram_component|altsyncram_ftv3:auto_generated|ram_block1a207"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:point_cloud_data\|altsyncram:altsyncram_component\|altsyncram_ftv3:auto_generated\|ram_block1a208 " "Synthesized away node \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:point_cloud_data\|altsyncram:altsyncram_component\|altsyncram_ftv3:auto_generated\|ram_block1a208\"" {  } { { "db/altsyncram_ftv3.tdf" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/db/altsyncram_ftv3.tdf" 6496 2 0 } } { "altsyncram.tdf" "" { Text "/home/gabriel/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system1/synthesis/submodules/ip_ram.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/ip_ram.vhd" 66 0 0 } } { "soc_system1/synthesis/submodules/slam.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam.vhd" 194 0 0 } } { "soc_system1/synthesis/submodules/slam_avalon.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam_avalon.vhd" 100 0 0 } } { "soc_system1/synthesis/soc_system1.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/soc_system1.vhd" 530 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680145979 "|DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|ip_ram:point_cloud_data|altsyncram:altsyncram_component|altsyncram_ftv3:auto_generated|ram_block1a208"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:point_cloud_data\|altsyncram:altsyncram_component\|altsyncram_ftv3:auto_generated\|ram_block1a209 " "Synthesized away node \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:point_cloud_data\|altsyncram:altsyncram_component\|altsyncram_ftv3:auto_generated\|ram_block1a209\"" {  } { { "db/altsyncram_ftv3.tdf" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/db/altsyncram_ftv3.tdf" 6527 2 0 } } { "altsyncram.tdf" "" { Text "/home/gabriel/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system1/synthesis/submodules/ip_ram.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/ip_ram.vhd" 66 0 0 } } { "soc_system1/synthesis/submodules/slam.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam.vhd" 194 0 0 } } { "soc_system1/synthesis/submodules/slam_avalon.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam_avalon.vhd" 100 0 0 } } { "soc_system1/synthesis/soc_system1.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/soc_system1.vhd" 530 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680145979 "|DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|ip_ram:point_cloud_data|altsyncram:altsyncram_component|altsyncram_ftv3:auto_generated|ram_block1a209"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:point_cloud_data\|altsyncram:altsyncram_component\|altsyncram_ftv3:auto_generated\|ram_block1a210 " "Synthesized away node \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:point_cloud_data\|altsyncram:altsyncram_component\|altsyncram_ftv3:auto_generated\|ram_block1a210\"" {  } { { "db/altsyncram_ftv3.tdf" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/db/altsyncram_ftv3.tdf" 6558 2 0 } } { "altsyncram.tdf" "" { Text "/home/gabriel/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system1/synthesis/submodules/ip_ram.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/ip_ram.vhd" 66 0 0 } } { "soc_system1/synthesis/submodules/slam.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam.vhd" 194 0 0 } } { "soc_system1/synthesis/submodules/slam_avalon.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam_avalon.vhd" 100 0 0 } } { "soc_system1/synthesis/soc_system1.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/soc_system1.vhd" 530 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680145979 "|DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|ip_ram:point_cloud_data|altsyncram:altsyncram_component|altsyncram_ftv3:auto_generated|ram_block1a210"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:point_cloud_data\|altsyncram:altsyncram_component\|altsyncram_ftv3:auto_generated\|ram_block1a211 " "Synthesized away node \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:point_cloud_data\|altsyncram:altsyncram_component\|altsyncram_ftv3:auto_generated\|ram_block1a211\"" {  } { { "db/altsyncram_ftv3.tdf" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/db/altsyncram_ftv3.tdf" 6589 2 0 } } { "altsyncram.tdf" "" { Text "/home/gabriel/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system1/synthesis/submodules/ip_ram.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/ip_ram.vhd" 66 0 0 } } { "soc_system1/synthesis/submodules/slam.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam.vhd" 194 0 0 } } { "soc_system1/synthesis/submodules/slam_avalon.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam_avalon.vhd" 100 0 0 } } { "soc_system1/synthesis/soc_system1.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/soc_system1.vhd" 530 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680145979 "|DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|ip_ram:point_cloud_data|altsyncram:altsyncram_component|altsyncram_ftv3:auto_generated|ram_block1a211"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:point_cloud_data\|altsyncram:altsyncram_component\|altsyncram_ftv3:auto_generated\|ram_block1a212 " "Synthesized away node \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:point_cloud_data\|altsyncram:altsyncram_component\|altsyncram_ftv3:auto_generated\|ram_block1a212\"" {  } { { "db/altsyncram_ftv3.tdf" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/db/altsyncram_ftv3.tdf" 6620 2 0 } } { "altsyncram.tdf" "" { Text "/home/gabriel/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system1/synthesis/submodules/ip_ram.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/ip_ram.vhd" 66 0 0 } } { "soc_system1/synthesis/submodules/slam.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam.vhd" 194 0 0 } } { "soc_system1/synthesis/submodules/slam_avalon.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam_avalon.vhd" 100 0 0 } } { "soc_system1/synthesis/soc_system1.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/soc_system1.vhd" 530 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680145979 "|DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|ip_ram:point_cloud_data|altsyncram:altsyncram_component|altsyncram_ftv3:auto_generated|ram_block1a212"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:point_cloud_data\|altsyncram:altsyncram_component\|altsyncram_ftv3:auto_generated\|ram_block1a213 " "Synthesized away node \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:point_cloud_data\|altsyncram:altsyncram_component\|altsyncram_ftv3:auto_generated\|ram_block1a213\"" {  } { { "db/altsyncram_ftv3.tdf" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/db/altsyncram_ftv3.tdf" 6651 2 0 } } { "altsyncram.tdf" "" { Text "/home/gabriel/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system1/synthesis/submodules/ip_ram.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/ip_ram.vhd" 66 0 0 } } { "soc_system1/synthesis/submodules/slam.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam.vhd" 194 0 0 } } { "soc_system1/synthesis/submodules/slam_avalon.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam_avalon.vhd" 100 0 0 } } { "soc_system1/synthesis/soc_system1.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/soc_system1.vhd" 530 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680145979 "|DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|ip_ram:point_cloud_data|altsyncram:altsyncram_component|altsyncram_ftv3:auto_generated|ram_block1a213"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:point_cloud_data\|altsyncram:altsyncram_component\|altsyncram_ftv3:auto_generated\|ram_block1a214 " "Synthesized away node \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:point_cloud_data\|altsyncram:altsyncram_component\|altsyncram_ftv3:auto_generated\|ram_block1a214\"" {  } { { "db/altsyncram_ftv3.tdf" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/db/altsyncram_ftv3.tdf" 6682 2 0 } } { "altsyncram.tdf" "" { Text "/home/gabriel/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system1/synthesis/submodules/ip_ram.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/ip_ram.vhd" 66 0 0 } } { "soc_system1/synthesis/submodules/slam.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam.vhd" 194 0 0 } } { "soc_system1/synthesis/submodules/slam_avalon.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam_avalon.vhd" 100 0 0 } } { "soc_system1/synthesis/soc_system1.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/soc_system1.vhd" 530 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680145979 "|DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|ip_ram:point_cloud_data|altsyncram:altsyncram_component|altsyncram_ftv3:auto_generated|ram_block1a214"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:point_cloud_data\|altsyncram:altsyncram_component\|altsyncram_ftv3:auto_generated\|ram_block1a215 " "Synthesized away node \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|ip_ram:point_cloud_data\|altsyncram:altsyncram_component\|altsyncram_ftv3:auto_generated\|ram_block1a215\"" {  } { { "db/altsyncram_ftv3.tdf" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/db/altsyncram_ftv3.tdf" 6713 2 0 } } { "altsyncram.tdf" "" { Text "/home/gabriel/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system1/synthesis/submodules/ip_ram.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/ip_ram.vhd" 66 0 0 } } { "soc_system1/synthesis/submodules/slam.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam.vhd" 194 0 0 } } { "soc_system1/synthesis/submodules/slam_avalon.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/slam_avalon.vhd" 100 0 0 } } { "soc_system1/synthesis/soc_system1.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/soc_system1.vhd" 530 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680145979 "|DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|ip_ram:point_cloud_data|altsyncram:altsyncram_component|altsyncram_ftv3:auto_generated|ram_block1a215"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1620680145979 ""} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system1:soc_system_inst\|soc_system1_pll_0:pll_0\|altera_pll:altera_pll_i\|outclk_wire\[1\] " "Synthesized away node \"soc_system1:soc_system_inst\|soc_system1_pll_0:pll_0\|altera_pll:altera_pll_i\|outclk_wire\[1\]\"" {  } { { "altera_pll.v" "" { Text "/home/gabriel/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } } { "soc_system1/synthesis/submodules/soc_system1_pll_0.v" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_pll_0.v" 91 0 0 } } { "soc_system1/synthesis/soc_system1.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/soc_system1.vhd" 520 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680145979 "|DE1_SoC_top_level|soc_system1:soc_system_inst|soc_system1_pll_0:pll_0|altera_pll:altera_pll_i|general[1].gpll"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1620680145979 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1620680145979 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680165141 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|wr_addr_map\[11\] " "Converted tri-state buffer \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|wr_addr_map\[11\]\" feeding internal logic into a wire" {  } { { "soc_system1/synthesis/submodules/map_handler.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/map_handler.vhd" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 7 1620680193561 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|wr_addr_map\[10\] " "Converted tri-state buffer \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|wr_addr_map\[10\]\" feeding internal logic into a wire" {  } { { "soc_system1/synthesis/submodules/map_handler.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/map_handler.vhd" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 7 1620680193561 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|wr_addr_map\[9\] " "Converted tri-state buffer \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|wr_addr_map\[9\]\" feeding internal logic into a wire" {  } { { "soc_system1/synthesis/submodules/map_handler.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/map_handler.vhd" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 7 1620680193561 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|wr_addr_map\[8\] " "Converted tri-state buffer \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|wr_addr_map\[8\]\" feeding internal logic into a wire" {  } { { "soc_system1/synthesis/submodules/map_handler.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/map_handler.vhd" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 7 1620680193561 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|wr_addr_map\[7\] " "Converted tri-state buffer \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|wr_addr_map\[7\]\" feeding internal logic into a wire" {  } { { "soc_system1/synthesis/submodules/map_handler.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/map_handler.vhd" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 7 1620680193561 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|wr_addr_map\[6\] " "Converted tri-state buffer \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|wr_addr_map\[6\]\" feeding internal logic into a wire" {  } { { "soc_system1/synthesis/submodules/map_handler.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/map_handler.vhd" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 7 1620680193561 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|wr_addr_map\[5\] " "Converted tri-state buffer \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|wr_addr_map\[5\]\" feeding internal logic into a wire" {  } { { "soc_system1/synthesis/submodules/map_handler.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/map_handler.vhd" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 7 1620680193561 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|wr_addr_map\[4\] " "Converted tri-state buffer \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|wr_addr_map\[4\]\" feeding internal logic into a wire" {  } { { "soc_system1/synthesis/submodules/map_handler.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/map_handler.vhd" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 7 1620680193561 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|wr_addr_map\[3\] " "Converted tri-state buffer \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|wr_addr_map\[3\]\" feeding internal logic into a wire" {  } { { "soc_system1/synthesis/submodules/map_handler.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/map_handler.vhd" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 7 1620680193561 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|wr_addr_map\[2\] " "Converted tri-state buffer \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|wr_addr_map\[2\]\" feeding internal logic into a wire" {  } { { "soc_system1/synthesis/submodules/map_handler.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/map_handler.vhd" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 7 1620680193561 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|wr_addr_map\[1\] " "Converted tri-state buffer \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|wr_addr_map\[1\]\" feeding internal logic into a wire" {  } { { "soc_system1/synthesis/submodules/map_handler.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/map_handler.vhd" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 7 1620680193561 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|wr_addr_map\[0\] " "Converted tri-state buffer \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|wr_addr_map\[0\]\" feeding internal logic into a wire" {  } { { "soc_system1/synthesis/submodules/map_handler.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/map_handler.vhd" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 7 1620680193561 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|wr_addr_map\[12\] " "Converted tri-state buffer \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|wr_addr_map\[12\]\" feeding internal logic into a wire" {  } { { "soc_system1/synthesis/submodules/map_handler.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/map_handler.vhd" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 7 1620680193561 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 7 1620680193561 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "13 " "Inferred 13 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|map_update_fsm:map_update_control\|quadrant_to_map_fsm:vq2map_module\|scale_convert2float:sc2f_z\|float_divisor:FP_DIVISOR\|alt_float_div:altfp_div\|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component\|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1\|exp_result_dffe_0_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|map_update_fsm:map_update_control\|quadrant_to_map_fsm:vq2map_module\|scale_convert2float:sc2f_z\|float_divisor:FP_DIVISOR\|alt_float_div:altfp_div\|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component\|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1\|exp_result_dffe_0_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620680207235 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 4 " "Parameter TAP_DISTANCE set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620680207235 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 8 " "Parameter WIDTH set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620680207235 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620680207235 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680207235 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|map_update_fsm:map_update_control\|quadrant_to_map_fsm:vq2map_module\|scale_convert2float:sc2f_y\|float_divisor:FP_DIVISOR\|alt_float_div:altfp_div\|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component\|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1\|exp_result_dffe_0_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|map_update_fsm:map_update_control\|quadrant_to_map_fsm:vq2map_module\|scale_convert2float:sc2f_y\|float_divisor:FP_DIVISOR\|alt_float_div:altfp_div\|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component\|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1\|exp_result_dffe_0_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620680207235 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 4 " "Parameter TAP_DISTANCE set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620680207235 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 8 " "Parameter WIDTH set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620680207235 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620680207235 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680207235 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|map_update_fsm:map_update_control\|quadrant_to_map_fsm:vq2map_module\|scale_convert2float:sc2f_x\|float_divisor:FP_DIVISOR\|alt_float_div:altfp_div\|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component\|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1\|exp_result_dffe_0_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|map_update_fsm:map_update_control\|quadrant_to_map_fsm:vq2map_module\|scale_convert2float:sc2f_x\|float_divisor:FP_DIVISOR\|alt_float_div:altfp_div\|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component\|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1\|exp_result_dffe_0_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620680207235 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 4 " "Parameter TAP_DISTANCE set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620680207235 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 8 " "Parameter WIDTH set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620680207235 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620680207235 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680207235 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|scale_convert2float:sc2f_z\|float_divisor:FP_DIVISOR\|alt_float_div:altfp_div\|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component\|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1\|exp_result_dffe_0_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|scale_convert2float:sc2f_z\|float_divisor:FP_DIVISOR\|alt_float_div:altfp_div\|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component\|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1\|exp_result_dffe_0_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620680207235 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 4 " "Parameter TAP_DISTANCE set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620680207235 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 8 " "Parameter WIDTH set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620680207235 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620680207235 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680207235 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|scale_convert2float:sc2f_y\|float_divisor:FP_DIVISOR\|alt_float_div:altfp_div\|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component\|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1\|exp_result_dffe_0_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|scale_convert2float:sc2f_y\|float_divisor:FP_DIVISOR\|alt_float_div:altfp_div\|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component\|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1\|exp_result_dffe_0_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620680207235 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 4 " "Parameter TAP_DISTANCE set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620680207235 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 8 " "Parameter WIDTH set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620680207235 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620680207235 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680207235 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|scale_convert2float:sc2f_x\|float_divisor:FP_DIVISOR\|alt_float_div:altfp_div\|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component\|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1\|exp_result_dffe_0_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|scale_convert2float:sc2f_x\|float_divisor:FP_DIVISOR\|alt_float_div:altfp_div\|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component\|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1\|exp_result_dffe_0_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620680207235 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 4 " "Parameter TAP_DISTANCE set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620680207235 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 8 " "Parameter WIDTH set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620680207235 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620680207235 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680207235 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|map_update_fsm:map_update_control\|quadrant_to_map_fsm:vq2map_module\|map_neighbour_detector:neighbour_detector_module\|float_add_sub:diff_z_sub\|alt_add_sub:altfp_add_sub\|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component\|data_exp_dffe1_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|map_update_fsm:map_update_control\|quadrant_to_map_fsm:vq2map_module\|map_neighbour_detector:neighbour_detector_module\|float_add_sub:diff_z_sub\|alt_add_sub:altfp_add_sub\|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component\|data_exp_dffe1_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620680207235 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620680207235 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 11 " "Parameter WIDTH set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620680207235 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620680207235 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680207235 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|map_update_fsm:map_update_control\|quadrant_to_map_fsm:vq2map_module\|map_neighbour_detector:neighbour_detector_module\|float_add_sub:diff_y_sub\|alt_add_sub:altfp_add_sub\|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component\|data_exp_dffe1_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|map_update_fsm:map_update_control\|quadrant_to_map_fsm:vq2map_module\|map_neighbour_detector:neighbour_detector_module\|float_add_sub:diff_y_sub\|alt_add_sub:altfp_add_sub\|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component\|data_exp_dffe1_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620680207235 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620680207235 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 11 " "Parameter WIDTH set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620680207235 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620680207235 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680207235 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|map_update_fsm:map_update_control\|quadrant_to_map_fsm:vq2map_module\|map_neighbour_detector:neighbour_detector_module\|float_add_sub:diff_x_sub\|alt_add_sub:altfp_add_sub\|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component\|data_exp_dffe1_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|map_update_fsm:map_update_control\|quadrant_to_map_fsm:vq2map_module\|map_neighbour_detector:neighbour_detector_module\|float_add_sub:diff_x_sub\|alt_add_sub:altfp_add_sub\|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component\|data_exp_dffe1_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620680207235 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620680207235 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 11 " "Parameter WIDTH set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620680207235 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620680207235 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680207235 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|coord_transform:coord_transform_module\|float_add_sub:new_y_adder\|alt_add_sub:altfp_add_sub\|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component\|data_exp_dffe1_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|coord_transform:coord_transform_module\|float_add_sub:new_y_adder\|alt_add_sub:altfp_add_sub\|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component\|data_exp_dffe1_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620680207235 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620680207235 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 12 " "Parameter WIDTH set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620680207235 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620680207235 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680207235 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|coord_transform:coord_transform_module\|float_add_sub:new_x_adder\|alt_add_sub:altfp_add_sub\|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component\|data_exp_dffe1_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|coord_transform:coord_transform_module\|float_add_sub:new_x_adder\|alt_add_sub:altfp_add_sub\|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component\|data_exp_dffe1_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620680207235 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620680207235 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 12 " "Parameter WIDTH set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620680207235 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620680207235 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680207235 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|coord_transform:coord_transform_module\|float_add_sub:diff_y_sub\|alt_add_sub:altfp_add_sub\|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component\|data_exp_dffe1_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|coord_transform:coord_transform_module\|float_add_sub:diff_y_sub\|alt_add_sub:altfp_add_sub\|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component\|data_exp_dffe1_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620680207235 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620680207235 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 12 " "Parameter WIDTH set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620680207235 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620680207235 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680207235 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|coord_transform:coord_transform_module\|float_add_sub:diff_x_sub\|alt_add_sub:altfp_add_sub\|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component\|data_exp_dffe1_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|coord_transform:coord_transform_module\|float_add_sub:diff_x_sub\|alt_add_sub:altfp_add_sub\|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component\|data_exp_dffe1_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620680207235 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620680207235 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 12 " "Parameter WIDTH set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620680207235 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620680207235 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680207235 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1620680207234 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|map_update_fsm:map_update_control\|quadrant_to_map_fsm:vq2map_module\|scale_convert2float:sc2f_z\|float_divisor:FP_DIVISOR\|alt_float_div:altfp_div\|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component\|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1\|altshift_taps:exp_result_dffe_0_rtl_0 " "Elaborated megafunction instantiation \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|map_update_fsm:map_update_control\|quadrant_to_map_fsm:vq2map_module\|scale_convert2float:sc2f_z\|float_divisor:FP_DIVISOR\|alt_float_div:altfp_div\|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component\|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1\|altshift_taps:exp_result_dffe_0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680208109 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|map_update_fsm:map_update_control\|quadrant_to_map_fsm:vq2map_module\|scale_convert2float:sc2f_z\|float_divisor:FP_DIVISOR\|alt_float_div:altfp_div\|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component\|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1\|altshift_taps:exp_result_dffe_0_rtl_0 " "Instantiated megafunction \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|map_update_fsm:map_update_control\|quadrant_to_map_fsm:vq2map_module\|scale_convert2float:sc2f_z\|float_divisor:FP_DIVISOR\|alt_float_div:altfp_div\|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component\|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1\|altshift_taps:exp_result_dffe_0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680208109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 4 " "Parameter \"TAP_DISTANCE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680208109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 8 " "Parameter \"WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680208109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680208109 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620680208109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_usv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_usv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_usv " "Found entity 1: shift_taps_usv" {  } { { "db/shift_taps_usv.tdf" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/db/shift_taps_usv.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680208204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620680208204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lcc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lcc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lcc1 " "Found entity 1: altsyncram_lcc1" {  } { { "db/altsyncram_lcc1.tdf" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/db/altsyncram_lcc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680208279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620680208279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_phf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_phf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_phf " "Found entity 1: cntr_phf" {  } { { "db/cntr_phf.tdf" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/db/cntr_phf.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680208344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620680208344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_d1h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_d1h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_d1h " "Found entity 1: cntr_d1h" {  } { { "db/cntr_d1h.tdf" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/db/cntr_d1h.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680208406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620680208406 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|map_update_fsm:map_update_control\|quadrant_to_map_fsm:vq2map_module\|map_neighbour_detector:neighbour_detector_module\|float_add_sub:diff_z_sub\|alt_add_sub:altfp_add_sub\|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component\|altshift_taps:data_exp_dffe1_rtl_0 " "Elaborated megafunction instantiation \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|map_update_fsm:map_update_control\|quadrant_to_map_fsm:vq2map_module\|map_neighbour_detector:neighbour_detector_module\|float_add_sub:diff_z_sub\|alt_add_sub:altfp_add_sub\|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component\|altshift_taps:data_exp_dffe1_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680208531 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|map_update_fsm:map_update_control\|quadrant_to_map_fsm:vq2map_module\|map_neighbour_detector:neighbour_detector_module\|float_add_sub:diff_z_sub\|alt_add_sub:altfp_add_sub\|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component\|altshift_taps:data_exp_dffe1_rtl_0 " "Instantiated megafunction \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|map_update_fsm:map_update_control\|quadrant_to_map_fsm:vq2map_module\|map_neighbour_detector:neighbour_detector_module\|float_add_sub:diff_z_sub\|alt_add_sub:altfp_add_sub\|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component\|altshift_taps:data_exp_dffe1_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680208532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 3 " "Parameter \"TAP_DISTANCE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680208532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 11 " "Parameter \"WIDTH\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680208532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680208532 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620680208532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_7uv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_7uv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_7uv " "Found entity 1: shift_taps_7uv" {  } { { "db/shift_taps_7uv.tdf" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/db/shift_taps_7uv.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680208589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620680208589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7fc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7fc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7fc1 " "Found entity 1: altsyncram_7fc1" {  } { { "db/altsyncram_7fc1.tdf" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/db/altsyncram_7fc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680208652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620680208652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ohf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ohf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ohf " "Found entity 1: cntr_ohf" {  } { { "db/cntr_ohf.tdf" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/db/cntr_ohf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680208707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620680208707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_a9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_a9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_a9c " "Found entity 1: cmpr_a9c" {  } { { "db/cmpr_a9c.tdf" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/db/cmpr_a9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680208768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620680208768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_b1h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_b1h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_b1h " "Found entity 1: cntr_b1h" {  } { { "db/cntr_b1h.tdf" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/db/cntr_b1h.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680208839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620680208839 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|coord_transform:coord_transform_module\|float_add_sub:new_y_adder\|alt_add_sub:altfp_add_sub\|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component\|altshift_taps:data_exp_dffe1_rtl_0 " "Elaborated megafunction instantiation \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|coord_transform:coord_transform_module\|float_add_sub:new_y_adder\|alt_add_sub:altfp_add_sub\|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component\|altshift_taps:data_exp_dffe1_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680209367 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|coord_transform:coord_transform_module\|float_add_sub:new_y_adder\|alt_add_sub:altfp_add_sub\|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component\|altshift_taps:data_exp_dffe1_rtl_0 " "Instantiated megafunction \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|coord_transform:coord_transform_module\|float_add_sub:new_y_adder\|alt_add_sub:altfp_add_sub\|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component\|altshift_taps:data_exp_dffe1_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680209367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 3 " "Parameter \"TAP_DISTANCE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680209367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 12 " "Parameter \"WIDTH\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680209367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620680209367 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620680209367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_8uv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_8uv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_8uv " "Found entity 1: shift_taps_8uv" {  } { { "db/shift_taps_8uv.tdf" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/db/shift_taps_8uv.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680209424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620680209424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9fc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9fc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9fc1 " "Found entity 1: altsyncram_9fc1" {  } { { "db/altsyncram_9fc1.tdf" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/db/altsyncram_9fc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680210442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620680210442 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "33 " "33 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1620680231745 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|map_init_fsm:map_init_control\|rd_en " "Latch soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|map_init_fsm:map_init_control\|rd_en has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|map_init_fsm:map_init_control\|pr_state.fetching_point " "Ports D and ENA on the latch are fed by the same signal soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|map_init_fsm:map_init_control\|pr_state.fetching_point" {  } { { "soc_system1/synthesis/submodules/map_init_fsm.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/map_init_fsm.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 6 1620680275837 ""}  } { { "soc_system1/synthesis/submodules/map_init_fsm.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/map_init_fsm.vhd" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 6 1620680275837 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "bidirectional pin \"DRAM_DQ\[15\]\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 6 1620680280375 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[0\] " "bidirectional pin \"DRAM_DQ\[0\]\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 6 1620680280375 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[1\] " "bidirectional pin \"DRAM_DQ\[1\]\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 6 1620680280375 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[2\] " "bidirectional pin \"DRAM_DQ\[2\]\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 6 1620680280375 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[3\] " "bidirectional pin \"DRAM_DQ\[3\]\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 6 1620680280375 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[4\] " "bidirectional pin \"DRAM_DQ\[4\]\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 6 1620680280375 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[5\] " "bidirectional pin \"DRAM_DQ\[5\]\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 6 1620680280375 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[6\] " "bidirectional pin \"DRAM_DQ\[6\]\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 6 1620680280375 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[7\] " "bidirectional pin \"DRAM_DQ\[7\]\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 6 1620680280375 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "bidirectional pin \"DRAM_DQ\[8\]\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 6 1620680280375 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "bidirectional pin \"DRAM_DQ\[9\]\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 6 1620680280375 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "bidirectional pin \"DRAM_DQ\[10\]\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 6 1620680280375 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "bidirectional pin \"DRAM_DQ\[11\]\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 6 1620680280375 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "bidirectional pin \"DRAM_DQ\[12\]\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 6 1620680280375 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "bidirectional pin \"DRAM_DQ\[13\]\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 6 1620680280375 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "bidirectional pin \"DRAM_DQ\[14\]\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 6 1620680280375 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 6 1620680280375 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "HPS_CONV_USB_N~synth " "Node \"HPS_CONV_USB_N~synth\"" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 58 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680285713 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[0\]~synth " "Node \"HPS_DDR3_DQ\[0\]~synth\"" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 67 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680285713 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[1\]~synth " "Node \"HPS_DDR3_DQ\[1\]~synth\"" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 67 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680285713 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[2\]~synth " "Node \"HPS_DDR3_DQ\[2\]~synth\"" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 67 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680285713 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[3\]~synth " "Node \"HPS_DDR3_DQ\[3\]~synth\"" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 67 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680285713 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[4\]~synth " "Node \"HPS_DDR3_DQ\[4\]~synth\"" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 67 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680285713 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[5\]~synth " "Node \"HPS_DDR3_DQ\[5\]~synth\"" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 67 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680285713 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[6\]~synth " "Node \"HPS_DDR3_DQ\[6\]~synth\"" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 67 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680285713 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[7\]~synth " "Node \"HPS_DDR3_DQ\[7\]~synth\"" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 67 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680285713 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[8\]~synth " "Node \"HPS_DDR3_DQ\[8\]~synth\"" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 67 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680285713 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[9\]~synth " "Node \"HPS_DDR3_DQ\[9\]~synth\"" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 67 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680285713 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[10\]~synth " "Node \"HPS_DDR3_DQ\[10\]~synth\"" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 67 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680285713 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[11\]~synth " "Node \"HPS_DDR3_DQ\[11\]~synth\"" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 67 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680285713 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[12\]~synth " "Node \"HPS_DDR3_DQ\[12\]~synth\"" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 67 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680285713 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[13\]~synth " "Node \"HPS_DDR3_DQ\[13\]~synth\"" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 67 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680285713 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[14\]~synth " "Node \"HPS_DDR3_DQ\[14\]~synth\"" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 67 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680285713 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[15\]~synth " "Node \"HPS_DDR3_DQ\[15\]~synth\"" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 67 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680285713 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[16\]~synth " "Node \"HPS_DDR3_DQ\[16\]~synth\"" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 67 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680285713 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[17\]~synth " "Node \"HPS_DDR3_DQ\[17\]~synth\"" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 67 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680285713 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[18\]~synth " "Node \"HPS_DDR3_DQ\[18\]~synth\"" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 67 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680285713 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[19\]~synth " "Node \"HPS_DDR3_DQ\[19\]~synth\"" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 67 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680285713 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[20\]~synth " "Node \"HPS_DDR3_DQ\[20\]~synth\"" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 67 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680285713 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[21\]~synth " "Node \"HPS_DDR3_DQ\[21\]~synth\"" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 67 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680285713 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[22\]~synth " "Node \"HPS_DDR3_DQ\[22\]~synth\"" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 67 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680285713 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[23\]~synth " "Node \"HPS_DDR3_DQ\[23\]~synth\"" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 67 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680285713 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[24\]~synth " "Node \"HPS_DDR3_DQ\[24\]~synth\"" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 67 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680285713 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[25\]~synth " "Node \"HPS_DDR3_DQ\[25\]~synth\"" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 67 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680285713 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[26\]~synth " "Node \"HPS_DDR3_DQ\[26\]~synth\"" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 67 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680285713 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[27\]~synth " "Node \"HPS_DDR3_DQ\[27\]~synth\"" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 67 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680285713 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[28\]~synth " "Node \"HPS_DDR3_DQ\[28\]~synth\"" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 67 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680285713 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[29\]~synth " "Node \"HPS_DDR3_DQ\[29\]~synth\"" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 67 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680285713 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[30\]~synth " "Node \"HPS_DDR3_DQ\[30\]~synth\"" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 67 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680285713 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[31\]~synth " "Node \"HPS_DDR3_DQ\[31\]~synth\"" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 67 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680285713 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[0\]~synth " "Node \"HPS_DDR3_DQS_N\[0\]~synth\"" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 68 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680285713 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[1\]~synth " "Node \"HPS_DDR3_DQS_N\[1\]~synth\"" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 68 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680285713 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[2\]~synth " "Node \"HPS_DDR3_DQS_N\[2\]~synth\"" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 68 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680285713 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[3\]~synth " "Node \"HPS_DDR3_DQS_N\[3\]~synth\"" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 68 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680285713 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[0\]~synth " "Node \"HPS_DDR3_DQS_P\[0\]~synth\"" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 69 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680285713 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[1\]~synth " "Node \"HPS_DDR3_DQS_P\[1\]~synth\"" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 69 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680285713 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[2\]~synth " "Node \"HPS_DDR3_DQS_P\[2\]~synth\"" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 69 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680285713 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[3\]~synth " "Node \"HPS_DDR3_DQS_P\[3\]~synth\"" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 69 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680285713 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_ENET_INT_N~synth " "Node \"HPS_ENET_INT_N~synth\"" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 76 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680285713 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_ENET_MDIO~synth " "Node \"HPS_ENET_MDIO~synth\"" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 78 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680285713 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_FLASH_DATA\[0\]~synth " "Node \"HPS_FLASH_DATA\[0\]~synth\"" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 84 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680285713 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_FLASH_DATA\[1\]~synth " "Node \"HPS_FLASH_DATA\[1\]~synth\"" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 84 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680285713 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_FLASH_DATA\[2\]~synth " "Node \"HPS_FLASH_DATA\[2\]~synth\"" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 84 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680285713 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_FLASH_DATA\[3\]~synth " "Node \"HPS_FLASH_DATA\[3\]~synth\"" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 84 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680285713 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_GSENSOR_INT~synth " "Node \"HPS_GSENSOR_INT~synth\"" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680285713 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C_CONTROL~synth " "Node \"HPS_I2C_CONTROL~synth\"" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 88 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680285713 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C1_SCLK~synth " "Node \"HPS_I2C1_SCLK~synth\"" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 89 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680285713 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C1_SDAT~synth " "Node \"HPS_I2C1_SDAT~synth\"" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 90 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680285713 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C2_SCLK~synth " "Node \"HPS_I2C2_SCLK~synth\"" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 91 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680285713 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C2_SDAT~synth " "Node \"HPS_I2C2_SDAT~synth\"" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 92 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680285713 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_KEY_N~synth " "Node \"HPS_KEY_N~synth\"" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 93 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680285713 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_LED~synth " "Node \"HPS_LED~synth\"" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 94 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680285713 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_LTC_GPIO~synth " "Node \"HPS_LTC_GPIO~synth\"" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 95 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680285713 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_CMD~synth " "Node \"HPS_SD_CMD~synth\"" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 97 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680285713 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[0\]~synth " "Node \"HPS_SD_DATA\[0\]~synth\"" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 98 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680285713 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[1\]~synth " "Node \"HPS_SD_DATA\[1\]~synth\"" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 98 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680285713 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[2\]~synth " "Node \"HPS_SD_DATA\[2\]~synth\"" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 98 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680285713 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[3\]~synth " "Node \"HPS_SD_DATA\[3\]~synth\"" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 98 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680285713 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SPIM_SS~synth " "Node \"HPS_SPIM_SS~synth\"" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 102 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680285713 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[0\]~synth " "Node \"HPS_USB_DATA\[0\]~synth\"" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 106 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680285713 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[1\]~synth " "Node \"HPS_USB_DATA\[1\]~synth\"" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 106 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680285713 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[2\]~synth " "Node \"HPS_USB_DATA\[2\]~synth\"" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 106 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680285713 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[3\]~synth " "Node \"HPS_USB_DATA\[3\]~synth\"" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 106 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680285713 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[4\]~synth " "Node \"HPS_USB_DATA\[4\]~synth\"" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 106 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680285713 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[5\]~synth " "Node \"HPS_USB_DATA\[5\]~synth\"" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 106 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680285713 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[6\]~synth " "Node \"HPS_USB_DATA\[6\]~synth\"" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 106 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680285713 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[7\]~synth " "Node \"HPS_USB_DATA\[7\]~synth\"" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 106 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680285713 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1620680285713 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5_N\[6\] GND " "Pin \"HEX5_N\[6\]\" is stuck at GND" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620680285719 "|DE1_SoC_top_level|HEX5_N[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5_N\[3\] GND " "Pin \"HEX5_N\[3\]\" is stuck at GND" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620680285719 "|DE1_SoC_top_level|HEX5_N[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5_N\[4\] GND " "Pin \"HEX5_N\[4\]\" is stuck at GND" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620680285719 "|DE1_SoC_top_level|HEX5_N[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5_N\[5\] GND " "Pin \"HEX5_N\[5\]\" is stuck at GND" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620680285719 "|DE1_SoC_top_level|HEX5_N[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620680285719 "|DE1_SoC_top_level|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620680285719 "|DE1_SoC_top_level|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620680285719 "|DE1_SoC_top_level|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620680285719 "|DE1_SoC_top_level|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620680285719 "|DE1_SoC_top_level|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620680285719 "|DE1_SoC_top_level|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620680285719 "|DE1_SoC_top_level|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620680285719 "|DE1_SoC_top_level|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620680285719 "|DE1_SoC_top_level|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620680285719 "|DE1_SoC_top_level|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620680285719 "|DE1_SoC_top_level|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620680285719 "|DE1_SoC_top_level|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620680285719 "|DE1_SoC_top_level|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620680285719 "|DE1_SoC_top_level|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620680285719 "|DE1_SoC_top_level|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620680285719 "|DE1_SoC_top_level|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620680285719 "|DE1_SoC_top_level|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620680285719 "|DE1_SoC_top_level|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_LDQM GND " "Pin \"DRAM_LDQM\" is stuck at GND" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620680285719 "|DE1_SoC_top_level|DRAM_LDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620680285719 "|DE1_SoC_top_level|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_UDQM GND " "Pin \"DRAM_UDQM\" is stuck at GND" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620680285719 "|DE1_SoC_top_level|DRAM_UDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620680285719 "|DE1_SoC_top_level|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0_N\[0\] GND " "Pin \"HEX0_N\[0\]\" is stuck at GND" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620680285719 "|DE1_SoC_top_level|HEX0_N[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0_N\[1\] GND " "Pin \"HEX0_N\[1\]\" is stuck at GND" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620680285719 "|DE1_SoC_top_level|HEX0_N[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0_N\[2\] GND " "Pin \"HEX0_N\[2\]\" is stuck at GND" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620680285719 "|DE1_SoC_top_level|HEX0_N[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0_N\[3\] GND " "Pin \"HEX0_N\[3\]\" is stuck at GND" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620680285719 "|DE1_SoC_top_level|HEX0_N[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0_N\[4\] GND " "Pin \"HEX0_N\[4\]\" is stuck at GND" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620680285719 "|DE1_SoC_top_level|HEX0_N[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0_N\[5\] GND " "Pin \"HEX0_N\[5\]\" is stuck at GND" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620680285719 "|DE1_SoC_top_level|HEX0_N[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0_N\[6\] GND " "Pin \"HEX0_N\[6\]\" is stuck at GND" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620680285719 "|DE1_SoC_top_level|HEX0_N[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1_N\[0\] GND " "Pin \"HEX1_N\[0\]\" is stuck at GND" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620680285719 "|DE1_SoC_top_level|HEX1_N[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1_N\[1\] GND " "Pin \"HEX1_N\[1\]\" is stuck at GND" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620680285719 "|DE1_SoC_top_level|HEX1_N[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1_N\[2\] GND " "Pin \"HEX1_N\[2\]\" is stuck at GND" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620680285719 "|DE1_SoC_top_level|HEX1_N[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1_N\[3\] GND " "Pin \"HEX1_N\[3\]\" is stuck at GND" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620680285719 "|DE1_SoC_top_level|HEX1_N[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1_N\[4\] GND " "Pin \"HEX1_N\[4\]\" is stuck at GND" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620680285719 "|DE1_SoC_top_level|HEX1_N[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1_N\[5\] GND " "Pin \"HEX1_N\[5\]\" is stuck at GND" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620680285719 "|DE1_SoC_top_level|HEX1_N[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1_N\[6\] GND " "Pin \"HEX1_N\[6\]\" is stuck at GND" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620680285719 "|DE1_SoC_top_level|HEX1_N[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2_N\[0\] GND " "Pin \"HEX2_N\[0\]\" is stuck at GND" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620680285719 "|DE1_SoC_top_level|HEX2_N[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2_N\[1\] GND " "Pin \"HEX2_N\[1\]\" is stuck at GND" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620680285719 "|DE1_SoC_top_level|HEX2_N[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2_N\[2\] GND " "Pin \"HEX2_N\[2\]\" is stuck at GND" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620680285719 "|DE1_SoC_top_level|HEX2_N[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2_N\[3\] GND " "Pin \"HEX2_N\[3\]\" is stuck at GND" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620680285719 "|DE1_SoC_top_level|HEX2_N[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2_N\[4\] GND " "Pin \"HEX2_N\[4\]\" is stuck at GND" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620680285719 "|DE1_SoC_top_level|HEX2_N[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2_N\[5\] GND " "Pin \"HEX2_N\[5\]\" is stuck at GND" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620680285719 "|DE1_SoC_top_level|HEX2_N[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2_N\[6\] GND " "Pin \"HEX2_N\[6\]\" is stuck at GND" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620680285719 "|DE1_SoC_top_level|HEX2_N[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3_N\[0\] GND " "Pin \"HEX3_N\[0\]\" is stuck at GND" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620680285719 "|DE1_SoC_top_level|HEX3_N[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3_N\[1\] GND " "Pin \"HEX3_N\[1\]\" is stuck at GND" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620680285719 "|DE1_SoC_top_level|HEX3_N[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3_N\[2\] GND " "Pin \"HEX3_N\[2\]\" is stuck at GND" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620680285719 "|DE1_SoC_top_level|HEX3_N[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3_N\[3\] GND " "Pin \"HEX3_N\[3\]\" is stuck at GND" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620680285719 "|DE1_SoC_top_level|HEX3_N[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3_N\[4\] GND " "Pin \"HEX3_N\[4\]\" is stuck at GND" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620680285719 "|DE1_SoC_top_level|HEX3_N[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3_N\[5\] GND " "Pin \"HEX3_N\[5\]\" is stuck at GND" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620680285719 "|DE1_SoC_top_level|HEX3_N[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3_N\[6\] GND " "Pin \"HEX3_N\[6\]\" is stuck at GND" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620680285719 "|DE1_SoC_top_level|HEX3_N[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4_N\[0\] GND " "Pin \"HEX4_N\[0\]\" is stuck at GND" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620680285719 "|DE1_SoC_top_level|HEX4_N[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4_N\[1\] GND " "Pin \"HEX4_N\[1\]\" is stuck at GND" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620680285719 "|DE1_SoC_top_level|HEX4_N[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4_N\[2\] GND " "Pin \"HEX4_N\[2\]\" is stuck at GND" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620680285719 "|DE1_SoC_top_level|HEX4_N[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4_N\[3\] GND " "Pin \"HEX4_N\[3\]\" is stuck at GND" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620680285719 "|DE1_SoC_top_level|HEX4_N[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4_N\[4\] GND " "Pin \"HEX4_N\[4\]\" is stuck at GND" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620680285719 "|DE1_SoC_top_level|HEX4_N[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4_N\[5\] GND " "Pin \"HEX4_N\[5\]\" is stuck at GND" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620680285719 "|DE1_SoC_top_level|HEX4_N[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4_N\[6\] GND " "Pin \"HEX4_N\[6\]\" is stuck at GND" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620680285719 "|DE1_SoC_top_level|HEX4_N[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5_N\[0\] GND " "Pin \"HEX5_N\[0\]\" is stuck at GND" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620680285719 "|DE1_SoC_top_level|HEX5_N[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5_N\[1\] GND " "Pin \"HEX5_N\[1\]\" is stuck at GND" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620680285719 "|DE1_SoC_top_level|HEX5_N[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5_N\[2\] GND " "Pin \"HEX5_N\[2\]\" is stuck at GND" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620680285719 "|DE1_SoC_top_level|HEX5_N[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] VCC " "Pin \"LEDR\[0\]\" is stuck at VCC" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620680285719 "|DE1_SoC_top_level|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620680285719 "|DE1_SoC_top_level|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620680285719 "|DE1_SoC_top_level|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620680285719 "|DE1_SoC_top_level|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620680285719 "|DE1_SoC_top_level|LEDR[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1620680285719 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "438 " "438 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1620680310582 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "soc_system1_hps_0_hps_io_border:border " "Timing-Driven Synthesis is running on partition \"soc_system1_hps_0_hps_io_border:border\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680321296 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/output_files/DE1_SOC_demo.map.smsg " "Generated suppressed messages file /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/output_files/DE1_SOC_demo.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620680337970 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "13 0 2 0 0 " "Adding 13 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1620680752256 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620680752256 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST soc_system1:soc_system_inst\|soc_system1_pll_0:pll_0\|altera_pll:altera_pll_i\|general\[2\].gpll " "RST port on the PLL is not properly connected on instance soc_system1:soc_system_inst\|soc_system1_pll_0:pll_0\|altera_pll:altera_pll_i\|general\[2\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1620680756101 ""}  } { { "altera_pll.v" "" { Text "/home/gabriel/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1620680756101 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST soc_system1:soc_system_inst\|soc_system1_pll_0:pll_0\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance soc_system1:soc_system_inst\|soc_system1_pll_0:pll_0\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1620680756261 ""}  } { { "altera_pll.v" "" { Text "/home/gabriel/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1620680756261 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "14 " "Design contains 14 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY_N\[0\] " "No output dependent on input pin \"KEY_N\[0\]\"" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 49 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680762673 "|DE1_SoC_top_level|KEY_N[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY_N\[1\] " "No output dependent on input pin \"KEY_N\[1\]\"" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 49 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680762673 "|DE1_SoC_top_level|KEY_N[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY_N\[2\] " "No output dependent on input pin \"KEY_N\[2\]\"" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 49 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680762673 "|DE1_SoC_top_level|KEY_N[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY_N\[3\] " "No output dependent on input pin \"KEY_N\[3\]\"" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 49 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680762673 "|DE1_SoC_top_level|KEY_N[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 55 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680762673 "|DE1_SoC_top_level|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 55 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680762673 "|DE1_SoC_top_level|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 55 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680762673 "|DE1_SoC_top_level|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 55 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680762673 "|DE1_SoC_top_level|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 55 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680762673 "|DE1_SoC_top_level|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 55 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680762673 "|DE1_SoC_top_level|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 55 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680762673 "|DE1_SoC_top_level|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 55 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680762673 "|DE1_SoC_top_level|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 55 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680762673 "|DE1_SoC_top_level|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/gabriel/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd" 55 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620680762673 "|DE1_SoC_top_level|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1620680762673 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "49915 " "Implemented 49915 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "27 " "Implemented 27 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1620680762901 ""} { "Info" "ICUT_CUT_TM_OPINS" "120 " "Implemented 120 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1620680762901 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "86 " "Implemented 86 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1620680762901 ""} { "Info" "ICUT_CUT_TM_LCELLS" "47749 " "Implemented 47749 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1620680762901 ""} { "Info" "ICUT_CUT_TM_RAMS" "1239 " "Implemented 1239 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1620680762901 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1620680762901 ""} { "Info" "ICUT_CUT_TM_DLLS" "1 " "Implemented 1 delay-locked loops" {  } {  } 0 21066 "Implemented %1!d! delay-locked loops" 0 0 "Design Software" 0 -1 1620680762901 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "43 " "Implemented 43 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1620680762901 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1620680762901 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 418 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 418 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2046 " "Peak virtual memory: 2046 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1620680763283 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 10 16:06:03 2021 " "Processing ended: Mon May 10 16:06:03 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1620680763283 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:12:14 " "Elapsed time: 00:12:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1620680763283 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:17:24 " "Total CPU time (on all processors): 00:17:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1620680763283 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1620680763283 ""}
