TRACE::2022-11-08.12:02:23::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:23::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:23::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:23::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw
TRACE::2022-11-08.12:02:23::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:02:23::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-11-08.12:02:26::SCWPlatform::Opened new HwDB with name sys_wrapper_0
TRACE::2022-11-08.12:02:26::SCWWriter::formatted JSON is {
	"platformName":	"microblaze",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"microblaze",
	"platHandOff":	"I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/sys_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/sys_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2022-11-08.12:02:26::SCWWriter::formatted JSON is {
	"platformName":	"microblaze",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"microblaze",
	"platHandOff":	"I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/sys_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/sys_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"microblaze",
	"systems":	[{
			"systemName":	"microblaze",
			"systemDesc":	"microblaze",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"microblaze"
		}]
}
TRACE::2022-11-08.12:02:26::SCWPlatform::Boot application domains not present, creating them
TRACE::2022-11-08.12:02:26::SCWDomain::checking for install qemu data   : 
TRACE::2022-11-08.12:02:26::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-11-08.12:02:26::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-11-08.12:02:26::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:26::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:26::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:26::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw
TRACE::2022-11-08.12:02:26::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:02:26::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_0
TRACE::2022-11-08.12:02:26::SCWPlatform::Opened existing hwdb sys_wrapper_0
TRACE::2022-11-08.12:02:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:02:26::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:26::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:26::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:26::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw
TRACE::2022-11-08.12:02:26::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:02:26::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_0
TRACE::2022-11-08.12:02:26::SCWPlatform::Opened existing hwdb sys_wrapper_0
TRACE::2022-11-08.12:02:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:02:26::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:26::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:26::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:26::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw
TRACE::2022-11-08.12:02:26::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:02:26::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_0
TRACE::2022-11-08.12:02:26::SCWPlatform::Opened existing hwdb sys_wrapper_0
TRACE::2022-11-08.12:02:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:02:26::SCWPlatform::Boot application domain added for zynq_fsbl
TRACE::2022-11-08.12:02:26::SCWPlatform::Generating the sources  .
TRACE::2022-11-08.12:02:26::SCWBDomain::Generating boot domain sources.
TRACE::2022-11-08.12:02:26::SCWBDomain:: Generating the zynq_fsbl Application.
TRACE::2022-11-08.12:02:26::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:26::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:26::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:26::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw
TRACE::2022-11-08.12:02:26::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:02:26::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_0
TRACE::2022-11-08.12:02:26::SCWPlatform::Opened existing hwdb sys_wrapper_0
TRACE::2022-11-08.12:02:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:02:26::SCWMssOS::Checking the sw design at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-08.12:02:26::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-11-08.12:02:26::SCWMssOS::No sw design opened at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-08.12:02:26::SCWMssOS::mss does not exists at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-08.12:02:26::SCWMssOS::Creating sw design at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-08.12:02:26::SCWMssOS::Adding the swdes entry, created swdb I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-08.12:02:26::SCWMssOS::updating the scw layer changes to swdes at   I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-08.12:02:26::SCWMssOS::Writing mss at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-08.12:02:26::SCWMssOS::Completed writing the mss file at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp
TRACE::2022-11-08.12:02:26::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2022-11-08.12:02:26::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2022-11-08.12:02:26::SCWBDomain::Completed writing the mss file at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp
TRACE::2022-11-08.12:02:33::SCWPlatform::Generating sources Done.
TRACE::2022-11-08.12:02:33::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:33::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:33::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:33::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw
TRACE::2022-11-08.12:02:33::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:02:33::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_0
TRACE::2022-11-08.12:02:33::SCWPlatform::Opened existing hwdb sys_wrapper_0
TRACE::2022-11-08.12:02:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:02:33::SCWMssOS::Checking the sw design at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-08.12:02:33::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-11-08.12:02:33::SCWMssOS::No sw design opened at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-08.12:02:33::SCWMssOS::mss exists loading the mss file  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-08.12:02:33::SCWMssOS::Opened the sw design from mss  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-08.12:02:33::SCWMssOS::Adding the swdes entry I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2022-11-08.12:02:33::SCWMssOS::updating the scw layer about changes
TRACE::2022-11-08.12:02:33::SCWMssOS::Opened the sw design.  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-08.12:02:33::SCWMssOS::Saving the mss changes I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-08.12:02:33::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-11-08.12:02:33::SCWMssOS::Completed writemss as part of save.
TRACE::2022-11-08.12:02:33::SCWMssOS::Commit changes completed.
TRACE::2022-11-08.12:02:33::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:33::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:33::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:33::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw
TRACE::2022-11-08.12:02:33::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:02:33::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_0
TRACE::2022-11-08.12:02:33::SCWPlatform::Opened existing hwdb sys_wrapper_0
TRACE::2022-11-08.12:02:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:02:33::SCWMssOS::Checking the sw design at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-08.12:02:33::SCWMssOS::DEBUG:  swdes dump  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.12:02:33::SCWMssOS::Sw design exists and opened at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-08.12:02:33::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:33::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:33::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:33::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw
TRACE::2022-11-08.12:02:33::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:02:33::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_0
TRACE::2022-11-08.12:02:33::SCWPlatform::Opened existing hwdb sys_wrapper_0
TRACE::2022-11-08.12:02:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:02:33::SCWMssOS::Checking the sw design at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-08.12:02:33::SCWMssOS::DEBUG:  swdes dump  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.12:02:33::SCWMssOS::Sw design exists and opened at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-08.12:02:33::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:33::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:33::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:33::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw
TRACE::2022-11-08.12:02:33::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:02:33::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_0
TRACE::2022-11-08.12:02:33::SCWPlatform::Opened existing hwdb sys_wrapper_0
TRACE::2022-11-08.12:02:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:02:33::SCWMssOS::Checking the sw design at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-08.12:02:33::SCWMssOS::DEBUG:  swdes dump  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.12:02:33::SCWMssOS::Sw design exists and opened at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-08.12:02:33::SCWWriter::formatted JSON is {
	"platformName":	"microblaze",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"microblaze",
	"platHandOff":	"I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/sys_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/sys_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"microblaze",
	"systems":	[{
			"systemName":	"microblaze",
			"systemDesc":	"microblaze",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"microblaze",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"1e9d2c8ffe51114aaf6bf5dedbdf2b9f",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2022-11-08.12:02:33::SCWMssOS::Saving the mss changes I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-08.12:02:33::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-11-08.12:02:33::SCWMssOS::Completed writemss as part of save.
TRACE::2022-11-08.12:02:33::SCWMssOS::Commit changes completed.
TRACE::2022-11-08.12:02:33::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:33::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:33::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:33::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw
TRACE::2022-11-08.12:02:33::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:02:33::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_0
TRACE::2022-11-08.12:02:33::SCWPlatform::Opened existing hwdb sys_wrapper_0
TRACE::2022-11-08.12:02:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:02:33::SCWMssOS::Checking the sw design at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-08.12:02:33::SCWMssOS::DEBUG:  swdes dump  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.12:02:33::SCWMssOS::Sw design exists and opened at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-08.12:02:33::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:33::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:33::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:33::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw
TRACE::2022-11-08.12:02:33::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:02:33::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_0
TRACE::2022-11-08.12:02:33::SCWPlatform::Opened existing hwdb sys_wrapper_0
TRACE::2022-11-08.12:02:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:02:33::SCWMssOS::Checking the sw design at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-08.12:02:33::SCWMssOS::DEBUG:  swdes dump  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.12:02:33::SCWMssOS::Sw design exists and opened at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-08.12:02:33::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:33::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:33::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:33::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw
TRACE::2022-11-08.12:02:33::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:02:33::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_0
TRACE::2022-11-08.12:02:33::SCWPlatform::Opened existing hwdb sys_wrapper_0
TRACE::2022-11-08.12:02:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:02:33::SCWMssOS::Checking the sw design at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-08.12:02:33::SCWMssOS::DEBUG:  swdes dump  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.12:02:33::SCWMssOS::Sw design exists and opened at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-08.12:02:33::SCWWriter::formatted JSON is {
	"platformName":	"microblaze",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"microblaze",
	"platHandOff":	"I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/sys_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/sys_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"microblaze",
	"systems":	[{
			"systemName":	"microblaze",
			"systemDesc":	"microblaze",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"microblaze",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"1e9d2c8ffe51114aaf6bf5dedbdf2b9f",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2022-11-08.12:02:33::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:33::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:33::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:33::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw
TRACE::2022-11-08.12:02:33::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:02:33::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_0
TRACE::2022-11-08.12:02:33::SCWPlatform::Opened existing hwdb sys_wrapper_0
TRACE::2022-11-08.12:02:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:02:33::SCWDomain::checking for install qemu data   : 
TRACE::2022-11-08.12:02:33::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:33::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:33::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:33::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw
TRACE::2022-11-08.12:02:33::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:02:33::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_0
TRACE::2022-11-08.12:02:33::SCWPlatform::Opened existing hwdb sys_wrapper_0
TRACE::2022-11-08.12:02:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:02:33::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:33::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:33::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:33::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw
TRACE::2022-11-08.12:02:33::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:02:33::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_0
TRACE::2022-11-08.12:02:33::SCWPlatform::Opened existing hwdb sys_wrapper_0
TRACE::2022-11-08.12:02:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:02:33::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:33::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:33::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:33::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw
TRACE::2022-11-08.12:02:33::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:02:33::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_0
TRACE::2022-11-08.12:02:33::SCWPlatform::Opened existing hwdb sys_wrapper_0
TRACE::2022-11-08.12:02:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:02:33::SCWMssOS::Checking the sw design at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-11-08.12:02:33::SCWMssOS::DEBUG:  swdes dump  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.12:02:33::SCWMssOS::No sw design opened at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-11-08.12:02:33::SCWMssOS::mss does not exists at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-11-08.12:02:33::SCWMssOS::Creating sw design at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-11-08.12:02:33::SCWMssOS::Adding the swdes entry, created swdb I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss with des name I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-11-08.12:02:33::SCWMssOS::updating the scw layer changes to swdes at   I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-11-08.12:02:33::SCWMssOS::Writing mss at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-11-08.12:02:33::SCWMssOS::Completed writing the mss file at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp
TRACE::2022-11-08.12:02:33::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2022-11-08.12:02:33::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2022-11-08.12:02:33::SCWMssOS::Completed writing the mss file at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp
TRACE::2022-11-08.12:02:33::SCWMssOS::Forcing BSP Sources regeneration.
TRACE::2022-11-08.12:02:34::SCWMssOS::Saving the mss changes I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-08.12:02:34::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-11-08.12:02:34::SCWMssOS::Completed writemss as part of save.
TRACE::2022-11-08.12:02:34::SCWMssOS::Commit changes completed.
TRACE::2022-11-08.12:02:34::SCWMssOS::Saving the mss changes I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-11-08.12:02:34::SCWMssOS::Adding the swdes entry, mss present, able to open swdb I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss with des name system_0
TRACE::2022-11-08.12:02:34::SCWMssOS::Writing the mss file completed I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-11-08.12:02:34::SCWMssOS::Commit changes completed.
TRACE::2022-11-08.12:02:34::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:34::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:34::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:34::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw
TRACE::2022-11-08.12:02:34::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:02:34::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_0
TRACE::2022-11-08.12:02:34::SCWPlatform::Opened existing hwdb sys_wrapper_0
TRACE::2022-11-08.12:02:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:02:34::SCWMssOS::Checking the sw design at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-08.12:02:34::SCWMssOS::DEBUG:  swdes dump  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system_0||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.12:02:34::SCWMssOS::Sw design exists and opened at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-08.12:02:34::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:34::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:34::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:34::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw
TRACE::2022-11-08.12:02:34::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:02:34::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_0
TRACE::2022-11-08.12:02:34::SCWPlatform::Opened existing hwdb sys_wrapper_0
TRACE::2022-11-08.12:02:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:02:34::SCWMssOS::Checking the sw design at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-08.12:02:34::SCWMssOS::DEBUG:  swdes dump  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system_0||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.12:02:34::SCWMssOS::Sw design exists and opened at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-08.12:02:34::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:34::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:34::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:34::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw
TRACE::2022-11-08.12:02:34::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:02:34::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_0
TRACE::2022-11-08.12:02:34::SCWPlatform::Opened existing hwdb sys_wrapper_0
TRACE::2022-11-08.12:02:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:02:34::SCWMssOS::Checking the sw design at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-08.12:02:34::SCWMssOS::DEBUG:  swdes dump  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system_0||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.12:02:34::SCWMssOS::Sw design exists and opened at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-08.12:02:34::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:34::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:34::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:34::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw
TRACE::2022-11-08.12:02:34::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:02:34::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_0
TRACE::2022-11-08.12:02:34::SCWPlatform::Opened existing hwdb sys_wrapper_0
TRACE::2022-11-08.12:02:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:02:34::SCWMssOS::Checking the sw design at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-11-08.12:02:34::SCWMssOS::DEBUG:  swdes dump  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system_0||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.12:02:34::SCWMssOS::Sw design exists and opened at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-11-08.12:02:34::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:34::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:34::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:34::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw
TRACE::2022-11-08.12:02:34::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:02:34::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_0
TRACE::2022-11-08.12:02:34::SCWPlatform::Opened existing hwdb sys_wrapper_0
TRACE::2022-11-08.12:02:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:02:34::SCWMssOS::Checking the sw design at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-11-08.12:02:34::SCWMssOS::DEBUG:  swdes dump  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system_0||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.12:02:34::SCWMssOS::Sw design exists and opened at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-11-08.12:02:34::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:34::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:34::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:34::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw
TRACE::2022-11-08.12:02:34::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:02:34::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_0
TRACE::2022-11-08.12:02:34::SCWPlatform::Opened existing hwdb sys_wrapper_0
TRACE::2022-11-08.12:02:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:02:34::SCWMssOS::Checking the sw design at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-11-08.12:02:34::SCWMssOS::DEBUG:  swdes dump  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system_0||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.12:02:34::SCWMssOS::Sw design exists and opened at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-11-08.12:02:34::SCWWriter::formatted JSON is {
	"platformName":	"microblaze",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"microblaze",
	"platHandOff":	"I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/sys_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/sys_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"microblaze",
	"systems":	[{
			"systemName":	"microblaze",
			"systemDesc":	"microblaze",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"microblaze",
			"sysActiveDom":	"freertos10_xilinx_microblaze_0",
			"sysDefaultDom":	"freertos10_xilinx_microblaze_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"1e9d2c8ffe51114aaf6bf5dedbdf2b9f",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"freertos10_xilinx_microblaze_0",
					"domainDispName":	"freertos10_xilinx_microblaze_0",
					"domainDesc":	"freertos10_xilinx_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.11",
					"mssFile":	"",
					"md5Digest":	"86a7d60dc351c0b495327d14cdeb4056",
					"compatibleApp":	"empty_application",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2022-11-08.12:02:34::SCWPlatform::Started generating the artifacts platform microblaze
TRACE::2022-11-08.12:02:34::SCWPlatform::Sanity checking of platform is completed
LOG::2022-11-08.12:02:34::SCWPlatform::Started generating the artifacts for system configuration microblaze
LOG::2022-11-08.12:02:34::SCWSystem::Checking the domain zynq_fsbl
LOG::2022-11-08.12:02:34::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2022-11-08.12:02:34::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2022-11-08.12:02:34::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2022-11-08.12:02:34::SCWSystem::Checking the domain freertos10_xilinx_microblaze_0
LOG::2022-11-08.12:02:34::SCWSystem::Not a boot domain 
LOG::2022-11-08.12:02:34::SCWSystem::Started Processing the domain freertos10_xilinx_microblaze_0
TRACE::2022-11-08.12:02:34::SCWDomain::Generating domain artifcats
TRACE::2022-11-08.12:02:34::SCWMssOS::Generating standalone artifcats
TRACE::2022-11-08.12:02:34::SCWMssOS:: Copying the user libraries. 
TRACE::2022-11-08.12:02:34::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:34::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:34::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:34::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw
TRACE::2022-11-08.12:02:34::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:02:34::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_0
TRACE::2022-11-08.12:02:34::SCWPlatform::Opened existing hwdb sys_wrapper_0
TRACE::2022-11-08.12:02:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:02:34::SCWMssOS::Checking the sw design at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-11-08.12:02:34::SCWMssOS::DEBUG:  swdes dump  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system_0||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.12:02:34::SCWMssOS::Sw design exists and opened at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-11-08.12:02:34::SCWMssOS::Completed writing the mss file at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp
TRACE::2022-11-08.12:02:34::SCWMssOS::Mss edits present, copying mssfile into export location I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-11-08.12:02:34::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-11-08.12:02:34::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-11-08.12:02:34::SCWDomain::Skipping the build for domain :  freertos10_xilinx_microblaze_0
TRACE::2022-11-08.12:02:34::SCWMssOS::skipping the bsp build ... 
TRACE::2022-11-08.12:02:34::SCWMssOS::Copying to export directory.
TRACE::2022-11-08.12:02:34::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-11-08.12:02:34::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2022-11-08.12:02:34::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2022-11-08.12:02:34::SCWSystem::Completed Processing the domain freertos10_xilinx_microblaze_0
LOG::2022-11-08.12:02:34::SCWSystem::Completed Processing the sysconfig microblaze
LOG::2022-11-08.12:02:34::SCWPlatform::Completed generating the artifacts for system configuration microblaze
TRACE::2022-11-08.12:02:34::SCWPlatform::Started preparing the platform 
TRACE::2022-11-08.12:02:34::SCWSystem::Writing the bif file for system config microblaze
TRACE::2022-11-08.12:02:34::SCWSystem::dir created 
TRACE::2022-11-08.12:02:34::SCWSystem::Writing the bif 
TRACE::2022-11-08.12:02:34::SCWPlatform::Started writing the spfm file 
TRACE::2022-11-08.12:02:34::SCWPlatform::Started writing the xpfm file 
TRACE::2022-11-08.12:02:34::SCWPlatform::Completed generating the platform
TRACE::2022-11-08.12:02:34::SCWMssOS::Saving the mss changes I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-08.12:02:34::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-11-08.12:02:34::SCWMssOS::Completed writemss as part of save.
TRACE::2022-11-08.12:02:34::SCWMssOS::Commit changes completed.
TRACE::2022-11-08.12:02:34::SCWMssOS::Saving the mss changes I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-11-08.12:02:34::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-11-08.12:02:34::SCWMssOS::Completed writemss as part of save.
TRACE::2022-11-08.12:02:34::SCWMssOS::Commit changes completed.
TRACE::2022-11-08.12:02:34::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:34::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:34::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:34::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw
TRACE::2022-11-08.12:02:34::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:02:34::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_0
TRACE::2022-11-08.12:02:34::SCWPlatform::Opened existing hwdb sys_wrapper_0
TRACE::2022-11-08.12:02:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:02:34::SCWMssOS::Checking the sw design at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-08.12:02:34::SCWMssOS::DEBUG:  swdes dump  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system_0||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.12:02:34::SCWMssOS::Sw design exists and opened at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-08.12:02:34::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:34::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:34::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:34::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw
TRACE::2022-11-08.12:02:34::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:02:34::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_0
TRACE::2022-11-08.12:02:34::SCWPlatform::Opened existing hwdb sys_wrapper_0
TRACE::2022-11-08.12:02:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:02:34::SCWMssOS::Checking the sw design at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-08.12:02:34::SCWMssOS::DEBUG:  swdes dump  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system_0||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.12:02:34::SCWMssOS::Sw design exists and opened at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-08.12:02:34::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:34::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:34::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:34::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw
TRACE::2022-11-08.12:02:34::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:02:34::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_0
TRACE::2022-11-08.12:02:34::SCWPlatform::Opened existing hwdb sys_wrapper_0
TRACE::2022-11-08.12:02:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:02:34::SCWMssOS::Checking the sw design at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-08.12:02:34::SCWMssOS::DEBUG:  swdes dump  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system_0||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.12:02:34::SCWMssOS::Sw design exists and opened at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-08.12:02:34::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:34::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:34::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:34::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw
TRACE::2022-11-08.12:02:34::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:02:34::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_0
TRACE::2022-11-08.12:02:34::SCWPlatform::Opened existing hwdb sys_wrapper_0
TRACE::2022-11-08.12:02:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:02:34::SCWMssOS::Checking the sw design at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-11-08.12:02:34::SCWMssOS::DEBUG:  swdes dump  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system_0||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.12:02:34::SCWMssOS::Sw design exists and opened at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-11-08.12:02:34::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:34::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:34::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:34::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw
TRACE::2022-11-08.12:02:34::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:02:34::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_0
TRACE::2022-11-08.12:02:34::SCWPlatform::Opened existing hwdb sys_wrapper_0
TRACE::2022-11-08.12:02:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:02:34::SCWMssOS::Checking the sw design at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-11-08.12:02:34::SCWMssOS::DEBUG:  swdes dump  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system_0||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.12:02:34::SCWMssOS::Sw design exists and opened at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-11-08.12:02:34::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:34::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:34::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:34::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw
TRACE::2022-11-08.12:02:34::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:02:34::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_0
TRACE::2022-11-08.12:02:34::SCWPlatform::Opened existing hwdb sys_wrapper_0
TRACE::2022-11-08.12:02:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:02:34::SCWMssOS::Checking the sw design at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-11-08.12:02:34::SCWMssOS::DEBUG:  swdes dump  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system_0||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.12:02:34::SCWMssOS::Sw design exists and opened at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-11-08.12:02:34::SCWWriter::formatted JSON is {
	"platformName":	"microblaze",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"microblaze",
	"platHandOff":	"I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/sys_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/sys_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"microblaze",
	"systems":	[{
			"systemName":	"microblaze",
			"systemDesc":	"microblaze",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"microblaze",
			"sysActiveDom":	"freertos10_xilinx_microblaze_0",
			"sysDefaultDom":	"freertos10_xilinx_microblaze_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"1e9d2c8ffe51114aaf6bf5dedbdf2b9f",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"freertos10_xilinx_microblaze_0",
					"domainDispName":	"freertos10_xilinx_microblaze_0",
					"domainDesc":	"freertos10_xilinx_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.11",
					"mssFile":	"",
					"md5Digest":	"86a7d60dc351c0b495327d14cdeb4056",
					"compatibleApp":	"empty_application",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-11-08.12:02:34::SCWPlatform::updated the xpfm file.
TRACE::2022-11-08.12:02:34::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:34::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:34::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:34::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw
TRACE::2022-11-08.12:02:34::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:02:34::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_0
TRACE::2022-11-08.12:02:34::SCWPlatform::Opened existing hwdb sys_wrapper_0
TRACE::2022-11-08.12:02:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:02:34::SCWMssOS::Checking the sw design at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-11-08.12:02:34::SCWMssOS::DEBUG:  swdes dump  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system_0||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.12:02:34::SCWMssOS::Sw design exists and opened at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-11-08.12:02:34::SCWMssOS::Saving the mss changes I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-08.12:02:34::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-11-08.12:02:34::SCWMssOS::Completed writemss as part of save.
TRACE::2022-11-08.12:02:34::SCWMssOS::Commit changes completed.
TRACE::2022-11-08.12:02:34::SCWMssOS::Saving the mss changes I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-11-08.12:02:34::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-11-08.12:02:34::SCWMssOS::Completed writemss as part of save.
TRACE::2022-11-08.12:02:34::SCWMssOS::Commit changes completed.
TRACE::2022-11-08.12:02:34::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:34::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:34::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:34::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw
TRACE::2022-11-08.12:02:34::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:02:34::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_0
TRACE::2022-11-08.12:02:34::SCWPlatform::Opened existing hwdb sys_wrapper_0
TRACE::2022-11-08.12:02:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:02:34::SCWMssOS::Checking the sw design at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-08.12:02:34::SCWMssOS::DEBUG:  swdes dump  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system_0||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.12:02:34::SCWMssOS::Sw design exists and opened at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-08.12:02:34::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:34::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:34::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:34::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw
TRACE::2022-11-08.12:02:34::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:02:34::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_0
TRACE::2022-11-08.12:02:34::SCWPlatform::Opened existing hwdb sys_wrapper_0
TRACE::2022-11-08.12:02:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:02:34::SCWMssOS::Checking the sw design at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-08.12:02:34::SCWMssOS::DEBUG:  swdes dump  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system_0||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.12:02:34::SCWMssOS::Sw design exists and opened at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-08.12:02:34::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:34::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:34::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:34::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw
TRACE::2022-11-08.12:02:34::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:02:34::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_0
TRACE::2022-11-08.12:02:34::SCWPlatform::Opened existing hwdb sys_wrapper_0
TRACE::2022-11-08.12:02:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:02:34::SCWMssOS::Checking the sw design at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-08.12:02:34::SCWMssOS::DEBUG:  swdes dump  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system_0||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.12:02:34::SCWMssOS::Sw design exists and opened at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-08.12:02:34::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:34::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:34::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:34::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw
TRACE::2022-11-08.12:02:34::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:02:34::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_0
TRACE::2022-11-08.12:02:34::SCWPlatform::Opened existing hwdb sys_wrapper_0
TRACE::2022-11-08.12:02:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:02:34::SCWMssOS::Checking the sw design at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-11-08.12:02:34::SCWMssOS::DEBUG:  swdes dump  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system_0||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.12:02:34::SCWMssOS::Sw design exists and opened at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-11-08.12:02:34::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:34::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:34::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:34::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw
TRACE::2022-11-08.12:02:34::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:02:34::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_0
TRACE::2022-11-08.12:02:34::SCWPlatform::Opened existing hwdb sys_wrapper_0
TRACE::2022-11-08.12:02:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:02:34::SCWMssOS::Checking the sw design at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-11-08.12:02:34::SCWMssOS::DEBUG:  swdes dump  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system_0||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.12:02:34::SCWMssOS::Sw design exists and opened at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-11-08.12:02:34::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:34::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:34::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:34::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw
TRACE::2022-11-08.12:02:34::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:02:34::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_0
TRACE::2022-11-08.12:02:34::SCWPlatform::Opened existing hwdb sys_wrapper_0
TRACE::2022-11-08.12:02:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:02:34::SCWMssOS::Checking the sw design at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-11-08.12:02:34::SCWMssOS::DEBUG:  swdes dump  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system_0||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.12:02:34::SCWMssOS::Sw design exists and opened at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-11-08.12:02:34::SCWWriter::formatted JSON is {
	"platformName":	"microblaze",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"microblaze",
	"platHandOff":	"I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/sys_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/sys_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"microblaze",
	"systems":	[{
			"systemName":	"microblaze",
			"systemDesc":	"microblaze",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"microblaze",
			"sysActiveDom":	"freertos10_xilinx_microblaze_0",
			"sysDefaultDom":	"freertos10_xilinx_microblaze_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"1e9d2c8ffe51114aaf6bf5dedbdf2b9f",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"freertos10_xilinx_microblaze_0",
					"domainDispName":	"freertos10_xilinx_microblaze_0",
					"domainDesc":	"freertos10_xilinx_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.11",
					"mssFile":	"",
					"md5Digest":	"86a7d60dc351c0b495327d14cdeb4056",
					"compatibleApp":	"empty_application",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2022-11-08.12:02:34::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:34::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:34::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:34::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw
TRACE::2022-11-08.12:02:34::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:02:34::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_0
TRACE::2022-11-08.12:02:34::SCWPlatform::Opened existing hwdb sys_wrapper_0
TRACE::2022-11-08.12:02:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:02:34::SCWMssOS::Checking the sw design at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-11-08.12:02:34::SCWMssOS::DEBUG:  swdes dump  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system_0||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.12:02:34::SCWMssOS::Sw design exists and opened at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-11-08.12:02:34::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:34::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:34::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:34::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw
TRACE::2022-11-08.12:02:34::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:02:34::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_0
TRACE::2022-11-08.12:02:34::SCWPlatform::Opened existing hwdb sys_wrapper_0
TRACE::2022-11-08.12:02:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:02:34::SCWMssOS::Checking the sw design at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-11-08.12:02:34::SCWMssOS::DEBUG:  swdes dump  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system_0||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.12:02:34::SCWMssOS::Sw design exists and opened at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-11-08.12:02:34::SCWMssOS::Saving the mss changes I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-08.12:02:34::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-11-08.12:02:34::SCWMssOS::Completed writemss as part of save.
TRACE::2022-11-08.12:02:34::SCWMssOS::Commit changes completed.
TRACE::2022-11-08.12:02:34::SCWMssOS::Saving the mss changes I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-11-08.12:02:34::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-11-08.12:02:34::SCWMssOS::Completed writemss as part of save.
TRACE::2022-11-08.12:02:34::SCWMssOS::Commit changes completed.
TRACE::2022-11-08.12:02:34::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:34::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:34::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:34::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw
TRACE::2022-11-08.12:02:34::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:02:34::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_0
TRACE::2022-11-08.12:02:34::SCWPlatform::Opened existing hwdb sys_wrapper_0
TRACE::2022-11-08.12:02:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:02:34::SCWMssOS::Checking the sw design at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-08.12:02:34::SCWMssOS::DEBUG:  swdes dump  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system_0||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.12:02:34::SCWMssOS::Sw design exists and opened at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-08.12:02:34::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:34::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:34::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:34::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw
TRACE::2022-11-08.12:02:34::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:02:34::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_0
TRACE::2022-11-08.12:02:34::SCWPlatform::Opened existing hwdb sys_wrapper_0
TRACE::2022-11-08.12:02:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:02:34::SCWMssOS::Checking the sw design at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-08.12:02:34::SCWMssOS::DEBUG:  swdes dump  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system_0||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.12:02:34::SCWMssOS::Sw design exists and opened at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-08.12:02:34::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:34::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:34::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:34::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw
TRACE::2022-11-08.12:02:34::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:02:34::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_0
TRACE::2022-11-08.12:02:34::SCWPlatform::Opened existing hwdb sys_wrapper_0
TRACE::2022-11-08.12:02:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:02:34::SCWMssOS::Checking the sw design at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-08.12:02:34::SCWMssOS::DEBUG:  swdes dump  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system_0||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.12:02:34::SCWMssOS::Sw design exists and opened at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-08.12:02:34::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:34::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:34::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:34::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw
TRACE::2022-11-08.12:02:34::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:02:34::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_0
TRACE::2022-11-08.12:02:34::SCWPlatform::Opened existing hwdb sys_wrapper_0
TRACE::2022-11-08.12:02:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:02:34::SCWMssOS::Checking the sw design at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-11-08.12:02:34::SCWMssOS::DEBUG:  swdes dump  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system_0||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.12:02:34::SCWMssOS::Sw design exists and opened at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-11-08.12:02:34::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:34::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:34::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:34::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw
TRACE::2022-11-08.12:02:34::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:02:34::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_0
TRACE::2022-11-08.12:02:34::SCWPlatform::Opened existing hwdb sys_wrapper_0
TRACE::2022-11-08.12:02:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:02:34::SCWMssOS::Checking the sw design at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-11-08.12:02:34::SCWMssOS::DEBUG:  swdes dump  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system_0||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.12:02:34::SCWMssOS::Sw design exists and opened at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-11-08.12:02:34::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:34::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:34::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:34::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw
TRACE::2022-11-08.12:02:34::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:02:34::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_0
TRACE::2022-11-08.12:02:34::SCWPlatform::Opened existing hwdb sys_wrapper_0
TRACE::2022-11-08.12:02:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:02:34::SCWMssOS::Checking the sw design at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-11-08.12:02:34::SCWMssOS::DEBUG:  swdes dump  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system_0||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.12:02:34::SCWMssOS::Sw design exists and opened at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-11-08.12:02:34::SCWWriter::formatted JSON is {
	"platformName":	"microblaze",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"microblaze",
	"platHandOff":	"I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/sys_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/sys_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"microblaze",
	"systems":	[{
			"systemName":	"microblaze",
			"systemDesc":	"microblaze",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"microblaze",
			"sysActiveDom":	"freertos10_xilinx_microblaze_0",
			"sysDefaultDom":	"freertos10_xilinx_microblaze_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"1e9d2c8ffe51114aaf6bf5dedbdf2b9f",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"freertos10_xilinx_microblaze_0",
					"domainDispName":	"freertos10_xilinx_microblaze_0",
					"domainDesc":	"freertos10_xilinx_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.11",
					"mssFile":	"",
					"md5Digest":	"86a7d60dc351c0b495327d14cdeb4056",
					"compatibleApp":	"empty_application",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2022-11-08.12:02:35::SCWPlatform::Started generating the artifacts platform microblaze
TRACE::2022-11-08.12:02:35::SCWPlatform::Sanity checking of platform is completed
LOG::2022-11-08.12:02:35::SCWPlatform::Started generating the artifacts for system configuration microblaze
LOG::2022-11-08.12:02:35::SCWSystem::Started Processing the domain freertos10_xilinx_microblaze_0
TRACE::2022-11-08.12:02:35::SCWDomain::Generating domain artifcats
TRACE::2022-11-08.12:02:35::SCWMssOS::Generating standalone artifcats
TRACE::2022-11-08.12:02:35::SCWMssOS:: Copying the user libraries. 
TRACE::2022-11-08.12:02:35::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:35::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:35::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:35::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw
TRACE::2022-11-08.12:02:35::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:02:35::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_0
TRACE::2022-11-08.12:02:35::SCWPlatform::Opened existing hwdb sys_wrapper_0
TRACE::2022-11-08.12:02:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:02:35::SCWMssOS::Checking the sw design at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-11-08.12:02:35::SCWMssOS::DEBUG:  swdes dump  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system_0||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.12:02:35::SCWMssOS::Sw design exists and opened at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-11-08.12:02:35::SCWMssOS::Completed writing the mss file at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp
TRACE::2022-11-08.12:02:35::SCWMssOS::Mss edits present, copying mssfile into export location I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-11-08.12:02:35::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-11-08.12:02:35::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-11-08.12:02:35::SCWDomain::Building the domain as part of full build :  freertos10_xilinx_microblaze_0
TRACE::2022-11-08.12:02:35::SCWMssOS::skipping the bsp build ... 
TRACE::2022-11-08.12:02:35::SCWMssOS::Copying to export directory.
TRACE::2022-11-08.12:02:35::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-11-08.12:02:35::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2022-11-08.12:02:35::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2022-11-08.12:02:35::SCWSystem::Completed Processing the domain freertos10_xilinx_microblaze_0
LOG::2022-11-08.12:02:35::SCWSystem::Completed Processing the sysconfig microblaze
LOG::2022-11-08.12:02:35::SCWPlatform::Completed generating the artifacts for system configuration microblaze
TRACE::2022-11-08.12:02:35::SCWPlatform::Started preparing the platform 
TRACE::2022-11-08.12:02:35::SCWSystem::Writing the bif file for system config microblaze
TRACE::2022-11-08.12:02:35::SCWSystem::dir created 
TRACE::2022-11-08.12:02:35::SCWSystem::Writing the bif 
TRACE::2022-11-08.12:02:35::SCWPlatform::Started writing the spfm file 
TRACE::2022-11-08.12:02:35::SCWPlatform::Started writing the xpfm file 
TRACE::2022-11-08.12:02:35::SCWPlatform::Completed generating the platform
TRACE::2022-11-08.12:02:35::SCWMssOS::Saving the mss changes I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-08.12:02:35::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-11-08.12:02:35::SCWMssOS::Completed writemss as part of save.
TRACE::2022-11-08.12:02:35::SCWMssOS::Commit changes completed.
TRACE::2022-11-08.12:02:35::SCWMssOS::Saving the mss changes I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-11-08.12:02:35::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-11-08.12:02:35::SCWMssOS::Completed writemss as part of save.
TRACE::2022-11-08.12:02:35::SCWMssOS::Commit changes completed.
TRACE::2022-11-08.12:02:35::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:35::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:35::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:35::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw
TRACE::2022-11-08.12:02:35::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:02:35::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_0
TRACE::2022-11-08.12:02:35::SCWPlatform::Opened existing hwdb sys_wrapper_0
TRACE::2022-11-08.12:02:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:02:35::SCWMssOS::Checking the sw design at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-08.12:02:35::SCWMssOS::DEBUG:  swdes dump  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system_0||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.12:02:35::SCWMssOS::Sw design exists and opened at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-08.12:02:35::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:35::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:35::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:35::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw
TRACE::2022-11-08.12:02:35::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:02:35::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_0
TRACE::2022-11-08.12:02:35::SCWPlatform::Opened existing hwdb sys_wrapper_0
TRACE::2022-11-08.12:02:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:02:35::SCWMssOS::Checking the sw design at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-08.12:02:35::SCWMssOS::DEBUG:  swdes dump  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system_0||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.12:02:35::SCWMssOS::Sw design exists and opened at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-08.12:02:35::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:35::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:35::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:35::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw
TRACE::2022-11-08.12:02:35::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:02:35::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_0
TRACE::2022-11-08.12:02:35::SCWPlatform::Opened existing hwdb sys_wrapper_0
TRACE::2022-11-08.12:02:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:02:35::SCWMssOS::Checking the sw design at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-08.12:02:35::SCWMssOS::DEBUG:  swdes dump  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system_0||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.12:02:35::SCWMssOS::Sw design exists and opened at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-08.12:02:35::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:35::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:35::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:35::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw
TRACE::2022-11-08.12:02:35::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:02:35::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_0
TRACE::2022-11-08.12:02:35::SCWPlatform::Opened existing hwdb sys_wrapper_0
TRACE::2022-11-08.12:02:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:02:35::SCWMssOS::Checking the sw design at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-11-08.12:02:35::SCWMssOS::DEBUG:  swdes dump  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system_0||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.12:02:35::SCWMssOS::Sw design exists and opened at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-11-08.12:02:35::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:35::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:35::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:35::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw
TRACE::2022-11-08.12:02:35::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:02:35::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_0
TRACE::2022-11-08.12:02:35::SCWPlatform::Opened existing hwdb sys_wrapper_0
TRACE::2022-11-08.12:02:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:02:35::SCWMssOS::Checking the sw design at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-11-08.12:02:35::SCWMssOS::DEBUG:  swdes dump  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system_0||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.12:02:35::SCWMssOS::Sw design exists and opened at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-11-08.12:02:35::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:35::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:35::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:35::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw
TRACE::2022-11-08.12:02:35::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:02:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:02:35::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_0
TRACE::2022-11-08.12:02:35::SCWPlatform::Opened existing hwdb sys_wrapper_0
TRACE::2022-11-08.12:02:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:02:35::SCWMssOS::Checking the sw design at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-11-08.12:02:35::SCWMssOS::DEBUG:  swdes dump  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system_0||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.12:02:35::SCWMssOS::Sw design exists and opened at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-11-08.12:02:35::SCWWriter::formatted JSON is {
	"platformName":	"microblaze",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"microblaze",
	"platHandOff":	"I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/sys_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/sys_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"microblaze",
	"systems":	[{
			"systemName":	"microblaze",
			"systemDesc":	"microblaze",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"microblaze",
			"sysActiveDom":	"freertos10_xilinx_microblaze_0",
			"sysDefaultDom":	"freertos10_xilinx_microblaze_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"1e9d2c8ffe51114aaf6bf5dedbdf2b9f",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"freertos10_xilinx_microblaze_0",
					"domainDispName":	"freertos10_xilinx_microblaze_0",
					"domainDesc":	"freertos10_xilinx_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.11",
					"mssFile":	"",
					"md5Digest":	"86a7d60dc351c0b495327d14cdeb4056",
					"compatibleApp":	"empty_application",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-11-08.12:02:35::SCWPlatform::updated the xpfm file.
LOG::2022-11-08.12:06:22::SCWPlatform::Started generating the artifacts platform microblaze
TRACE::2022-11-08.12:06:22::SCWPlatform::Sanity checking of platform is completed
LOG::2022-11-08.12:06:22::SCWPlatform::Started generating the artifacts for system configuration microblaze
LOG::2022-11-08.12:06:22::SCWSystem::Checking the domain zynq_fsbl
LOG::2022-11-08.12:06:22::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2022-11-08.12:06:22::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2022-11-08.12:06:22::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2022-11-08.12:06:22::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:06:22::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:06:22::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:06:22::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw
TRACE::2022-11-08.12:06:22::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:06:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:06:22::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_0
TRACE::2022-11-08.12:06:22::SCWPlatform::Opened existing hwdb sys_wrapper_0
TRACE::2022-11-08.12:06:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:06:22::SCWMssOS::Checking the sw design at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-08.12:06:22::SCWMssOS::DEBUG:  swdes dump  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system_0||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.12:06:22::SCWMssOS::Sw design exists and opened at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-08.12:06:22::SCWBDomain::Completed writing the mss file at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp
TRACE::2022-11-08.12:06:22::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-11-08.12:06:22::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2022-11-08.12:06:22::SCWBDomain::System Command Ran  I:&  cd  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl& make -C  zynq_fsbl_bsp & make 
TRACE::2022-11-08.12:06:22::SCWBDomain::make: Entering directory 'I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2022-11-08.12:06:22::SCWBDomain::make --no-print-directory seq_libs

TRACE::2022-11-08.12:06:22::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2022-11-08.12:06:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2022-11-08.12:06:22::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2022-11-08.12:06:22::SCWBDomain::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:06:22::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2022-11-08.12:06:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2022-11-08.12:06:22::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2022-11-08.12:06:22::SCWBDomain::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:06:23::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2022-11-08.12:06:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-11-08.12:06:23::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-11-08.12:06:23::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:06:23::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2022-11-08.12:06:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-11-08.12:06:23::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-11-08.12:06:23::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:06:23::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2022-11-08.12:06:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-11-08.12:06:23::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-11-08.12:06:23::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:06:23::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_16/src"

TRACE::2022-11-08.12:06:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_16/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-11-08.12:06:23::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-11-08.12:06:23::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:06:24::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_9/src"

TRACE::2022-11-08.12:06:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-11-08.12:06:24::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-11-08.12:06:24::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:06:24::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_7/src"

TRACE::2022-11-08.12:06:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-11-08.12:06:24::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-11-08.12:06:24::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:06:24::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_4/src"

TRACE::2022-11-08.12:06:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2022-11-08.12:06:24::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2022-11-08.12:06:24::SCWBDomain::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:06:24::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2022-11-08.12:06:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-11-08.12:06:24::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-11-08.12:06:24::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:06:25::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_14/src"

TRACE::2022-11-08.12:06:25::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_14/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-11-08.12:06:25::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-11-08.12:06:25::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:06:25::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_7/src"

TRACE::2022-11-08.12:06:25::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-11-08.12:06:25::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-11-08.12:06:25::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:06:28::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2022-11-08.12:06:28::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-11-08.12:06:28::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-11-08.12:06:28::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:06:28::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2022-11-08.12:06:28::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-11-08.12:06:28::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-11-08.12:06:28::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:06:29::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_7/src"

TRACE::2022-11-08.12:06:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-11-08.12:06:29::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-11-08.12:06:29::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:06:29::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2022-11-08.12:06:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-11-08.12:06:29::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-11-08.12:06:29::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:06:29::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2022-11-08.12:06:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-11-08.12:06:29::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-11-08.12:06:29::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:06:29::SCWBDomain::'Finished building libraries sequentially.'

TRACE::2022-11-08.12:06:29::SCWBDomain::make -j 6 --no-print-directory par_libs

TRACE::2022-11-08.12:06:29::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2022-11-08.12:06:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2022-11-08.12:06:29::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2022-11-08.12:06:29::SCWBDomain::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:06:29::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2022-11-08.12:06:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2022-11-08.12:06:29::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2022-11-08.12:06:29::SCWBDomain::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:06:29::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2022-11-08.12:06:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-11-08.12:06:29::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-11-08.12:06:29::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:06:29::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2022-11-08.12:06:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-11-08.12:06:29::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-11-08.12:06:29::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:06:29::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2022-11-08.12:06:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-11-08.12:06:29::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-11-08.12:06:29::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:06:29::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_16/src"

TRACE::2022-11-08.12:06:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_16/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-11-08.12:06:29::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-11-08.12:06:29::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:06:29::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_9/src"

TRACE::2022-11-08.12:06:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-11-08.12:06:29::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-11-08.12:06:29::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:06:29::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_7/src"

TRACE::2022-11-08.12:06:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-11-08.12:06:29::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-11-08.12:06:29::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:06:30::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_4/src"

TRACE::2022-11-08.12:06:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2022-11-08.12:06:30::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2022-11-08.12:06:30::SCWBDomain::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:06:30::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2022-11-08.12:06:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-11-08.12:06:30::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-11-08.12:06:30::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:06:30::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_14/src"

TRACE::2022-11-08.12:06:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_14/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-11-08.12:06:30::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-11-08.12:06:30::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:06:30::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_7/src"

TRACE::2022-11-08.12:06:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-11-08.12:06:30::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-11-08.12:06:30::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:06:30::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2022-11-08.12:06:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-11-08.12:06:30::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-11-08.12:06:30::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:06:30::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2022-11-08.12:06:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-11-08.12:06:30::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-11-08.12:06:30::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:06:30::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_7/src"

TRACE::2022-11-08.12:06:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-11-08.12:06:30::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-11-08.12:06:30::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:06:30::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2022-11-08.12:06:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-11-08.12:06:30::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-11-08.12:06:30::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:06:30::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2022-11-08.12:06:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2022-11-08.12:06:30::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2022-11-08.12:06:30::SCWBDomain:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:06:30::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2022-11-08.12:06:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-11-08.12:06:30::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-11-08.12:06:30::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:06:30::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2022-11-08.12:06:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-11-08.12:06:30::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-11-08.12:06:30::SCWBDomain::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:06:30::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2022-11-08.12:06:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-11-08.12:06:30::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-11-08.12:06:30::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:06:30::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2022-11-08.12:06:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-11-08.12:06:30::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-11-08.12:06:30::SCWBDomain::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:06:30::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_16/src"

TRACE::2022-11-08.12:06:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_16/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-11-08.12:06:30::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-11-08.12:06:30::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:06:31::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_9/src"

TRACE::2022-11-08.12:06:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-11-08.12:06:31::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-11-08.12:06:31::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:06:31::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_7/src"

TRACE::2022-11-08.12:06:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-11-08.12:06:31::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-11-08.12:06:31::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:06:31::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_4/src"

TRACE::2022-11-08.12:06:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-11-08.12:06:31::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-11-08.12:06:31::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:06:32::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2022-11-08.12:06:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-11-08.12:06:32::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-11-08.12:06:32::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:06:32::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_14/src"

TRACE::2022-11-08.12:06:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_14/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-11-08.12:06:32::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-11-08.12:06:32::SCWBDomain::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:06:33::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_7/src"

TRACE::2022-11-08.12:06:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-11-08.12:06:33::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-11-08.12:06:33::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:06:33::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2022-11-08.12:06:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-11-08.12:06:33::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-11-08.12:06:33::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:06:33::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2022-11-08.12:06:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-11-08.12:06:33::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-11-08.12:06:33::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:06:34::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_7/src"

TRACE::2022-11-08.12:06:34::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-11-08.12:06:34::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-11-08.12:06:34::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:06:37::SCWBDomain::'Finished building libraries parallelly.'

TRACE::2022-11-08.12:06:37::SCWBDomain::make --no-print-directory archive

TRACE::2022-11-08.12:06:37::SCWBDomain::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/xil_printf.o ps7_cortexa9_0/lib/xadcps_selftest.o ps7_corte
TRACE::2022-11-08.12:06:37::SCWBDomain::xa9_0/lib/kill.o ps7_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0/lib/xplatform_info.o ps7_cortexa9_0/lib/xqspips_options.o ps7_co
TRACE::2022-11-08.12:06:37::SCWBDomain::rtexa9_0/lib/print.o ps7_cortexa9_0/lib/xsdps_card.o ps7_cortexa9_0/lib/xil_testio.o ps7_cortexa9_0/lib/isatty.o ps7_cortexa9_0
TRACE::2022-11-08.12:06:37::SCWBDomain::/lib/sleep.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xscugic_intr.o ps7_cortexa9_0/lib/xad
TRACE::2022-11-08.12:06:37::SCWBDomain::cps_intr.o ps7_cortexa9_0/lib/xuartps_selftest.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/lib/xuartps_sinit.o ps7_cortex
TRACE::2022-11-08.12:06:37::SCWBDomain::a9_0/lib/xdmaps_g.o ps7_cortexa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/xil_misc_psreset_api.o ps7_cortexa9_0/lib/xdmaps_sinit.
TRACE::2022-11-08.12:06:37::SCWBDomain::o ps7_cortexa9_0/lib/xscutimer_sinit.o ps7_cortexa9_0/lib/xemacps.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_0/lib/inbyte.o p
TRACE::2022-11-08.12:06:37::SCWBDomain::s7_cortexa9_0/lib/xsdps_options.o ps7_cortexa9_0/lib/xdmaps_selftest.o ps7_cortexa9_0/lib/xscutimer_selftest.o ps7_cortexa9_0/l
TRACE::2022-11-08.12:06:37::SCWBDomain::ib/cpputest_time.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/close.o ps7_cortexa
TRACE::2022-11-08.12:06:37::SCWBDomain::9_0/lib/xuartps_g.o ps7_cortexa9_0/lib/xemacps_g.o ps7_cortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/xscugic_hw.o ps7_cortexa9_0/
TRACE::2022-11-08.12:06:37::SCWBDomain::lib/xsdps.o ps7_cortexa9_0/lib/xil_spinlock.o ps7_cortexa9_0/lib/translation_table.o ps7_cortexa9_0/lib/write.o ps7_cortexa9_0/
TRACE::2022-11-08.12:06:37::SCWBDomain::lib/xqspips_selftest.o ps7_cortexa9_0/lib/xemacps_bdring.o ps7_cortexa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/xscugic_g.o ps7_cor
TRACE::2022-11-08.12:06:37::SCWBDomain::texa9_0/lib/xsdps_sinit.o ps7_cortexa9_0/lib/time.o ps7_cortexa9_0/lib/xemacps_intr.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_
TRACE::2022-11-08.12:06:37::SCWBDomain::0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/l
TRACE::2022-11-08.12:06:37::SCWBDomain::ib/xscugic_sinit.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/outbyte.o
TRACE::2022-11-08.12:06:37::SCWBDomain:: ps7_cortexa9_0/lib/xinterrupt_wrap.o ps7_cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/read.o ps7_cortexa9_0/lib/xqspips_hw.o
TRACE::2022-11-08.12:06:37::SCWBDomain:: ps7_cortexa9_0/lib/xil_cache.o ps7_cortexa9_0/lib/xtime_l.o ps7_cortexa9_0/lib/xl2cc_counter.o ps7_cortexa9_0/lib/asm_vectors.
TRACE::2022-11-08.12:06:37::SCWBDomain::o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/xuartps_intr.o
TRACE::2022-11-08.12:06:37::SCWBDomain:: ps7_cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/xqspips_g.o ps7
TRACE::2022-11-08.12:06:37::SCWBDomain::_cortexa9_0/lib/xemacps_hw.o ps7_cortexa9_0/lib/xdmaps.o ps7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortex
TRACE::2022-11-08.12:06:37::SCWBDomain::a9_0/lib/xdevcfg_selftest.o ps7_cortexa9_0/lib/xqspips.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/xemacps_sinit.o ps7_cort
TRACE::2022-11-08.12:06:37::SCWBDomain::exa9_0/lib/xscuwdt_sinit.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/xsdps_g.o ps7_cortexa9_0/lib/fstat.o ps7_cortexa9_0/lib
TRACE::2022-11-08.12:06:37::SCWBDomain::/errno.o ps7_cortexa9_0/lib/lseek.o ps7_cortexa9_0/lib/xdevcfg_sinit.o ps7_cortexa9_0/lib/_sbrk.o ps7_cortexa9_0/lib/xil_sleept
TRACE::2022-11-08.12:06:37::SCWBDomain::imer.o ps7_cortexa9_0/lib/vectors.o ps7_cortexa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/xemacps_control.o ps7_cortexa9_0/lib/
TRACE::2022-11-08.12:06:37::SCWBDomain::putnum.o ps7_cortexa9_0/lib/xil_clocking.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_0/lib/xscuwdt_selftest.o ps7_cortexa9_0
TRACE::2022-11-08.12:06:37::SCWBDomain::/lib/xsdps_host.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xscugic.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_
TRACE::2022-11-08.12:06:37::SCWBDomain::0/lib/xscugic_selftest.o ps7_cortexa9_0/lib/xil-crt0.o ps7_cortexa9_0/lib/xqspips_sinit.o ps7_cortexa9_0/lib/xadcps_sinit.o ps7
TRACE::2022-11-08.12:06:37::SCWBDomain::_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/xdevcfg.o

TRACE::2022-11-08.12:06:38::SCWBDomain::'Finished building libraries'

TRACE::2022-11-08.12:06:38::SCWBDomain::make: Leaving directory 'I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2022-11-08.12:06:38::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cort
TRACE::2022-11-08.12:06:38::SCWBDomain::exa9_0/include -I.

TRACE::2022-11-08.12:06:38::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_
TRACE::2022-11-08.12:06:38::SCWBDomain::cortexa9_0/include -I.

TRACE::2022-11-08.12:06:38::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_co
TRACE::2022-11-08.12:06:38::SCWBDomain::rtexa9_0/include -I.

TRACE::2022-11-08.12:06:38::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c image_mover.c -o image_mover.o -Izynq
TRACE::2022-11-08.12:06:38::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2022-11-08.12:06:38::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_co
TRACE::2022-11-08.12:06:38::SCWBDomain::rtexa9_0/include -I.

TRACE::2022-11-08.12:06:39::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_f
TRACE::2022-11-08.12:06:39::SCWBDomain::sbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2022-11-08.12:06:39::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c main.c -o main.o -Izynq_fsbl_bsp/ps7_
TRACE::2022-11-08.12:06:39::SCWBDomain::cortexa9_0/include -I.

TRACE::2022-11-08.12:06:39::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_co
TRACE::2022-11-08.12:06:39::SCWBDomain::rtexa9_0/include -I.

TRACE::2022-11-08.12:06:39::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_
TRACE::2022-11-08.12:06:39::SCWBDomain::cortexa9_0/include -I.

TRACE::2022-11-08.12:06:39::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c ps7_init.c -o ps7_init.o -Izynq_fsbl_
TRACE::2022-11-08.12:06:39::SCWBDomain::bsp/ps7_cortexa9_0/include -I.

TRACE::2022-11-08.12:06:40::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_
TRACE::2022-11-08.12:06:40::SCWBDomain::cortexa9_0/include -I.

TRACE::2022-11-08.12:06:40::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c fsbl_handoff.S -o fsbl_handoff.o -Izy
TRACE::2022-11-08.12:06:40::SCWBDomain::nq_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2022-11-08.12:06:40::SCWBDomain::arm-none-eabi-gcc -o fsbl.elf fsbl_handoff.o fsbl_hooks.o image_mover.o main.o md5.o nand.o nor.o pcap.o ps7_init.o qspi.o rsa.
TRACE::2022-11-08.12:06:40::SCWBDomain::o sd.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -Wl,-build-id
TRACE::2022-11-08.12:06:40::SCWBDomain::=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxil,-lgcc,-lc,--end-
TRACE::2022-11-08.12:06:40::SCWBDomain::group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                                 -Wl,--gc-sections -Lzynq_fsbl_bsp/ps7
TRACE::2022-11-08.12:06:40::SCWBDomain::_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2022-11-08.12:06:40::SCWSystem::Checking the domain freertos10_xilinx_microblaze_0
LOG::2022-11-08.12:06:40::SCWSystem::Not a boot domain 
LOG::2022-11-08.12:06:40::SCWSystem::Started Processing the domain freertos10_xilinx_microblaze_0
TRACE::2022-11-08.12:06:40::SCWDomain::Generating domain artifcats
TRACE::2022-11-08.12:06:40::SCWMssOS::Generating standalone artifcats
TRACE::2022-11-08.12:06:40::SCWMssOS:: Copying the user libraries. 
TRACE::2022-11-08.12:06:40::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:06:40::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:06:40::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:06:40::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw
TRACE::2022-11-08.12:06:40::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:06:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:06:40::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_0
TRACE::2022-11-08.12:06:40::SCWPlatform::Opened existing hwdb sys_wrapper_0
TRACE::2022-11-08.12:06:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:06:40::SCWMssOS::Checking the sw design at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-11-08.12:06:40::SCWMssOS::DEBUG:  swdes dump  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system_0||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.12:06:40::SCWMssOS::Sw design exists and opened at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-11-08.12:06:40::SCWMssOS::Completed writing the mss file at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp
TRACE::2022-11-08.12:06:40::SCWMssOS::Mss edits present, copying mssfile into export location I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-11-08.12:06:40::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-11-08.12:06:40::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-11-08.12:06:40::SCWDomain::Building the domain as part of full build :  freertos10_xilinx_microblaze_0
TRACE::2022-11-08.12:06:40::SCWMssOS::doing bsp build ... 
TRACE::2022-11-08.12:06:40::SCWMssOS::System Command Ran  I: & cd  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp & make 
TRACE::2022-11-08.12:06:40::SCWMssOS::make --no-print-directory seq_libs

TRACE::2022-11-08.12:06:40::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2022-11-08.12:06:40::SCWMssOS::make -j 6 --no-print-directory par_libs

TRACE::2022-11-08.12:06:40::SCWMssOS::"Running Make include in microblaze_0/libsrc/axi2gpio_v1_0/src"

TRACE::2022-11-08.12:06:40::SCWMssOS::make -C microblaze_0/libsrc/axi2gpio_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-11-08.12:06:40::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-11-08.12:06:40::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:06:40::SCWMssOS::"Running Make include in microblaze_0/libsrc/axi_wt931_decoder_v1_0/src"

TRACE::2022-11-08.12:06:40::SCWMssOS::make -C microblaze_0/libsrc/axi_wt931_decoder_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb
TRACE::2022-11-08.12:06:40::SCWMssOS::-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-se
TRACE::2022-11-08.12:06:40::SCWMssOS::ctions -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:06:40::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_7/src"

TRACE::2022-11-08.12:06:40::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-11-08.12:06:40::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-11-08.12:06:40::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:06:40::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_15/src"

TRACE::2022-11-08.12:06:40::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_15/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-11-08.12:06:40::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-11-08.12:06:40::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:06:41::SCWMssOS::"Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_11/src"

TRACE::2022-11-08.12:06:41::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_11/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=m
TRACE::2022-11-08.12:06:41::SCWMssOS::b-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-s
TRACE::2022-11-08.12:06:41::SCWMssOS::ections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:06:41::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2022-11-08.12:06:41::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-11-08.12:06:41::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-11-08.12:06:41::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:06:41::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_14/src"

TRACE::2022-11-08.12:06:41::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_14/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-11-08.12:06:41::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-11-08.12:06:41::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:06:41::SCWMssOS::"Running Make include in microblaze_0/libsrc/led_v1_0/src"

TRACE::2022-11-08.12:06:41::SCWMssOS::make -C microblaze_0/libsrc/led_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2022-11-08.12:06:41::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2022-11-08.12:06:41::SCWMssOS::Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:06:41::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2022-11-08.12:06:41::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2022-11-08.12:06:41::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2022-11-08.12:06:41::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:06:41::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2022-11-08.12:06:41::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-11-08.12:06:41::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-11-08.12:06:41::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:06:42::SCWMssOS::"includes"

TRACE::2022-11-08.12:06:43::SCWMssOS::"Running Make libs in microblaze_0/libsrc/axi2gpio_v1_0/src"

TRACE::2022-11-08.12:06:43::SCWMssOS::make -C microblaze_0/libsrc/axi2gpio_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-11-08.12:06:43::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-11-08.12:06:43::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:06:43::SCWMssOS::"Running Make libs in microblaze_0/libsrc/axi_wt931_decoder_v1_0/src"

TRACE::2022-11-08.12:06:43::SCWMssOS::make -C microblaze_0/libsrc/axi_wt931_decoder_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar
TRACE::2022-11-08.12:06:43::SCWMssOS::" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-secti
TRACE::2022-11-08.12:06:43::SCWMssOS::ons -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:06:43::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_7/src"

TRACE::2022-11-08.12:06:43::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2022-11-08.12:06:43::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2022-11-08.12:06:43::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:06:43::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_15/src"

TRACE::2022-11-08.12:06:43::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_15/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2022-11-08.12:06:43::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2022-11-08.12:06:43::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:06:43::SCWMssOS::"Running Make libs in microblaze_0/libsrc/freertos10_xilinx_v1_11/src"

TRACE::2022-11-08.12:06:43::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_11/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-a
TRACE::2022-11-08.12:06:43::SCWMssOS::r" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sect
TRACE::2022-11-08.12:06:43::SCWMssOS::ions -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:06:43::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2022-11-08.12:06:43::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2022-11-08.12:06:43::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2022-11-08.12:06:43::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:06:44::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_14/src"

TRACE::2022-11-08.12:06:44::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_14/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2022-11-08.12:06:44::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2022-11-08.12:06:44::SCWMssOS::extra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:06:44::SCWMssOS::"Running Make libs in microblaze_0/libsrc/led_v1_0/src"

TRACE::2022-11-08.12:06:44::SCWMssOS::make -C microblaze_0/libsrc/led_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FL
TRACE::2022-11-08.12:06:44::SCWMssOS::AGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wex
TRACE::2022-11-08.12:06:44::SCWMssOS::tra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:06:45::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2022-11-08.12:06:45::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2022-11-08.12:06:45::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2022-11-08.12:06:45::SCWMssOS::Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:06:45::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2022-11-08.12:06:45::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-11-08.12:06:45::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-11-08.12:06:45::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:06:49::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2022-11-08.12:06:49::SCWMssOS::make --no-print-directory archive

TRACE::2022-11-08.12:06:49::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/axi2gpio_selftest.o microblaze_0/lib/xplatform_info.o microblaze_0/lib/xua
TRACE::2022-11-08.12:06:49::SCWMssOS::rtlite.o microblaze_0/lib/microblaze_disable_exceptions.o microblaze_0/lib/xil_mem.o microblaze_0/lib/xtmrctr_options.o microbl
TRACE::2022-11-08.12:06:49::SCWMssOS::aze_0/lib/xil_testio.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_flush_dcache_range.o microblaze
TRACE::2022-11-08.12:06:49::SCWMssOS::_0/lib/microblaze_flush_cache_ext.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/axi_wt931_decoder.o microblaze_0/lib/xi
TRACE::2022-11-08.12:06:49::SCWMssOS::l_misc_psreset_api.o microblaze_0/lib/xinterrupt_wrap.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_util.o microblaze_0/l
TRACE::2022-11-08.12:06:49::SCWMssOS::ib/inbyte.o microblaze_0/lib/xuartlite_stats.o microblaze_0/lib/led.o microblaze_0/lib/print.o microblaze_0/lib/xbram_sinit.o m
TRACE::2022-11-08.12:06:49::SCWMssOS::icroblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/lib/microblaze_disable_interrup
TRACE::2022-11-08.12:06:49::SCWMssOS::ts.o microblaze_0/lib/xbram_selftest.o microblaze_0/lib/axi2gpio.o microblaze_0/lib/_exit.o microblaze_0/lib/xgpio_g.o microbla
TRACE::2022-11-08.12:06:49::SCWMssOS::ze_0/lib/xuartlite_g.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/xtmrctr_l.o microblaze_0/lib/microblaze_flush_cache_ex
TRACE::2022-11-08.12:06:49::SCWMssOS::t_range.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/xtmrctr_intr.o microblaze_0/lib/microblaze_exception_ha
TRACE::2022-11-08.12:06:49::SCWMssOS::ndler.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xintc_g.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xintc_selftest.o m
TRACE::2022-11-08.12:06:49::SCWMssOS::icroblaze_0/lib/xintc_l.o microblaze_0/lib/outbyte.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/microblaze_invalidate_dcach
TRACE::2022-11-08.12:06:49::SCWMssOS::e_range.o microblaze_0/lib/microblaze_invalidate_cache_ext.o microblaze_0/lib/microblaze_sleep.o microblaze_0/lib/xuartlite_sin
TRACE::2022-11-08.12:06:49::SCWMssOS::it.o microblaze_0/lib/hw_exception_handler.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/
TRACE::2022-11-08.12:06:49::SCWMssOS::xgpio_sinit.o microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/xil_testcache.o microblaze_0/lib/microblaze_selftest
TRACE::2022-11-08.12:06:49::SCWMssOS::.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/xio.o microblaze
TRACE::2022-11-08.12:06:49::SCWMssOS::_0/lib/xtmrctr_g.o microblaze_0/lib/microblaze_enable_dcache.o microblaze_0/lib/axi_wt931_decoder_selftest.o microblaze_0/lib/x
TRACE::2022-11-08.12:06:49::SCWMssOS::bram.o microblaze_0/lib/microblaze_invalidate_icache_range.o microblaze_0/lib/xtmrctr_selftest.o microblaze_0/lib/microblaze_in
TRACE::2022-11-08.12:06:49::SCWMssOS::it_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/errno.o microblaze_0/lib/xuartlite_l.o micro
TRACE::2022-11-08.12:06:49::SCWMssOS::blaze_0/lib/xintc_options.o microblaze_0/lib/led_selftest.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze
TRACE::2022-11-08.12:06:49::SCWMssOS::_0/lib/xintc_intr.o microblaze_0/lib/xil_exception.o microblaze_0/lib/pvr.o microblaze_0/lib/xgpio.o microblaze_0/lib/xil_testm
TRACE::2022-11-08.12:06:49::SCWMssOS::em.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/microblaze_flush_dcache.o m
TRACE::2022-11-08.12:06:49::SCWMssOS::icroblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_assert.o microblaze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/x
TRACE::2022-11-08.12:06:49::SCWMssOS::gpio_extra.o microblaze_0/lib/microblaze_init_icache_range.o microblaze_0/lib/microblaze_enable_icache.o microblaze_0/lib/xintc
TRACE::2022-11-08.12:06:49::SCWMssOS::.o microblaze_0/lib/xbram_intr.o microblaze_0/lib/xtmrctr_sinit.o microblaze_0/lib/fcntl.o microblaze_0/lib/xgpio_selftest.o

TRACE::2022-11-08.12:06:49::SCWMssOS::'Finished building libraries'

TRACE::2022-11-08.12:06:49::SCWMssOS::Copying to export directory.
TRACE::2022-11-08.12:06:50::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-11-08.12:06:50::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-11-08.12:06:50::SCWSystem::Completed Processing the domain freertos10_xilinx_microblaze_0
LOG::2022-11-08.12:06:50::SCWSystem::Completed Processing the sysconfig microblaze
LOG::2022-11-08.12:06:50::SCWPlatform::Completed generating the artifacts for system configuration microblaze
TRACE::2022-11-08.12:06:50::SCWPlatform::Started preparing the platform 
TRACE::2022-11-08.12:06:50::SCWSystem::Writing the bif file for system config microblaze
TRACE::2022-11-08.12:06:50::SCWSystem::dir created 
TRACE::2022-11-08.12:06:50::SCWSystem::Writing the bif 
TRACE::2022-11-08.12:06:50::SCWPlatform::Started writing the spfm file 
TRACE::2022-11-08.12:06:50::SCWPlatform::Started writing the xpfm file 
TRACE::2022-11-08.12:06:50::SCWPlatform::Completed generating the platform
TRACE::2022-11-08.12:06:50::SCWMssOS::Saving the mss changes I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-08.12:06:50::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-11-08.12:06:50::SCWMssOS::Completed writemss as part of save.
TRACE::2022-11-08.12:06:50::SCWMssOS::Commit changes completed.
TRACE::2022-11-08.12:06:50::SCWMssOS::Saving the mss changes I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-11-08.12:06:50::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-11-08.12:06:50::SCWMssOS::Completed writemss as part of save.
TRACE::2022-11-08.12:06:50::SCWMssOS::Commit changes completed.
TRACE::2022-11-08.12:06:50::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:06:50::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:06:50::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:06:50::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw
TRACE::2022-11-08.12:06:50::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:06:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:06:50::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_0
TRACE::2022-11-08.12:06:50::SCWPlatform::Opened existing hwdb sys_wrapper_0
TRACE::2022-11-08.12:06:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:06:50::SCWMssOS::Checking the sw design at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-08.12:06:50::SCWMssOS::DEBUG:  swdes dump  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system_0||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.12:06:50::SCWMssOS::Sw design exists and opened at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-08.12:06:50::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:06:50::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:06:50::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:06:50::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw
TRACE::2022-11-08.12:06:50::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:06:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:06:50::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_0
TRACE::2022-11-08.12:06:50::SCWPlatform::Opened existing hwdb sys_wrapper_0
TRACE::2022-11-08.12:06:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:06:50::SCWMssOS::Checking the sw design at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-08.12:06:50::SCWMssOS::DEBUG:  swdes dump  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system_0||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.12:06:50::SCWMssOS::Sw design exists and opened at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-08.12:06:50::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:06:50::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:06:50::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:06:50::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw
TRACE::2022-11-08.12:06:50::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:06:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:06:50::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_0
TRACE::2022-11-08.12:06:50::SCWPlatform::Opened existing hwdb sys_wrapper_0
TRACE::2022-11-08.12:06:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:06:50::SCWMssOS::Checking the sw design at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-08.12:06:50::SCWMssOS::DEBUG:  swdes dump  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system_0||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.12:06:50::SCWMssOS::Sw design exists and opened at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-08.12:06:50::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:06:50::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:06:50::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:06:50::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw
TRACE::2022-11-08.12:06:50::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:06:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:06:50::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_0
TRACE::2022-11-08.12:06:50::SCWPlatform::Opened existing hwdb sys_wrapper_0
TRACE::2022-11-08.12:06:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:06:50::SCWMssOS::Checking the sw design at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-11-08.12:06:50::SCWMssOS::DEBUG:  swdes dump  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system_0||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.12:06:50::SCWMssOS::Sw design exists and opened at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-11-08.12:06:50::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:06:50::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:06:50::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:06:50::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw
TRACE::2022-11-08.12:06:50::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:06:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:06:50::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_0
TRACE::2022-11-08.12:06:50::SCWPlatform::Opened existing hwdb sys_wrapper_0
TRACE::2022-11-08.12:06:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:06:50::SCWMssOS::Checking the sw design at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-11-08.12:06:50::SCWMssOS::DEBUG:  swdes dump  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system_0||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.12:06:50::SCWMssOS::Sw design exists and opened at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-11-08.12:06:50::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:06:50::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:06:50::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:06:50::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw
TRACE::2022-11-08.12:06:50::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:06:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:06:50::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_0
TRACE::2022-11-08.12:06:50::SCWPlatform::Opened existing hwdb sys_wrapper_0
TRACE::2022-11-08.12:06:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:06:50::SCWMssOS::Checking the sw design at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-11-08.12:06:50::SCWMssOS::DEBUG:  swdes dump  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system_0||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.12:06:50::SCWMssOS::Sw design exists and opened at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-11-08.12:06:50::SCWWriter::formatted JSON is {
	"platformName":	"microblaze",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"microblaze",
	"platHandOff":	"I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/sys_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/sys_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"microblaze",
	"systems":	[{
			"systemName":	"microblaze",
			"systemDesc":	"microblaze",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"microblaze",
			"sysActiveDom":	"freertos10_xilinx_microblaze_0",
			"sysDefaultDom":	"freertos10_xilinx_microblaze_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"1e9d2c8ffe51114aaf6bf5dedbdf2b9f",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"freertos10_xilinx_microblaze_0",
					"domainDispName":	"freertos10_xilinx_microblaze_0",
					"domainDesc":	"freertos10_xilinx_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.11",
					"mssFile":	"",
					"md5Digest":	"86a7d60dc351c0b495327d14cdeb4056",
					"compatibleApp":	"empty_application",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-11-08.12:06:50::SCWPlatform::updated the xpfm file.
TRACE::2022-11-08.12:06:50::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:06:50::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:06:50::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:06:50::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw
TRACE::2022-11-08.12:06:50::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:06:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:06:50::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_0
TRACE::2022-11-08.12:06:50::SCWPlatform::Opened existing hwdb sys_wrapper_0
TRACE::2022-11-08.12:06:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:06:50::SCWMssOS::Checking the sw design at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-11-08.12:06:50::SCWMssOS::DEBUG:  swdes dump  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system_0||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.12:06:50::SCWMssOS::Sw design exists and opened at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-11-08.12:20:25::SCWPlatform::Clearing the existing platform
TRACE::2022-11-08.12:20:25::SCWSystem::Clearing the existing sysconfig
TRACE::2022-11-08.12:20:25::SCWBDomain::clearing the fsbl build
TRACE::2022-11-08.12:20:25::SCWMssOS::Removing the swdes entry for  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-08.12:20:25::SCWMssOS::Removing the swdes entry for  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-11-08.12:20:25::SCWSystem::Clearing the domains completed.
TRACE::2022-11-08.12:20:25::SCWPlatform::Clearing the opened hw db.
TRACE::2022-11-08.12:20:25::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:20:25::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:20:25::SCWPlatform:: Platform location is I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw
TRACE::2022-11-08.12:20:25::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:20:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:20:25::SCWPlatform::Removing the HwDB with name I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:20:25::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:20:25::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:20:25::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:20:25::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw
TRACE::2022-11-08.12:20:25::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:20:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:20:25::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-11-08.12:20:28::SCWPlatform::Opened new HwDB with name sys_wrapper_7
TRACE::2022-11-08.12:20:28::SCWReader::Active system found as  microblaze
TRACE::2022-11-08.12:20:28::SCWReader::Handling sysconfig microblaze
TRACE::2022-11-08.12:20:28::SCWDomain::checking for install qemu data   : 
TRACE::2022-11-08.12:20:28::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-11-08.12:20:28::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-11-08.12:20:28::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:20:28::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:20:28::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:20:28::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw
TRACE::2022-11-08.12:20:28::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:20:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:20:28::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_7
TRACE::2022-11-08.12:20:28::SCWPlatform::Opened existing hwdb sys_wrapper_7
TRACE::2022-11-08.12:20:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:20:28::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:20:28::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:20:28::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:20:28::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw
TRACE::2022-11-08.12:20:28::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:20:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:20:28::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_7
TRACE::2022-11-08.12:20:28::SCWPlatform::Opened existing hwdb sys_wrapper_7
TRACE::2022-11-08.12:20:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:20:28::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:20:28::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:20:28::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:20:28::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw
TRACE::2022-11-08.12:20:28::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:20:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:20:28::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_7
TRACE::2022-11-08.12:20:28::SCWPlatform::Opened existing hwdb sys_wrapper_7
TRACE::2022-11-08.12:20:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:20:28::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2022-11-08.12:20:28::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:20:28::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:20:28::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:20:28::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw
TRACE::2022-11-08.12:20:28::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:20:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:20:28::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_7
TRACE::2022-11-08.12:20:28::SCWPlatform::Opened existing hwdb sys_wrapper_7
TRACE::2022-11-08.12:20:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:20:28::SCWMssOS::Checking the sw design at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-08.12:20:28::SCWMssOS::DEBUG:  swdes dump  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2022-11-08.12:20:28::SCWMssOS::No sw design opened at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-08.12:20:28::SCWMssOS::mss exists loading the mss file  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-08.12:20:28::SCWMssOS::Opened the sw design from mss  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-08.12:20:28::SCWMssOS::Adding the swdes entry I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2022-11-08.12:20:28::SCWMssOS::updating the scw layer about changes
TRACE::2022-11-08.12:20:28::SCWMssOS::Opened the sw design.  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-08.12:20:28::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:20:28::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:20:28::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:20:28::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw
TRACE::2022-11-08.12:20:28::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:20:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:20:28::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_7
TRACE::2022-11-08.12:20:28::SCWPlatform::Opened existing hwdb sys_wrapper_7
TRACE::2022-11-08.12:20:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:20:28::SCWMssOS::Checking the sw design at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-08.12:20:28::SCWMssOS::DEBUG:  swdes dump  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.12:20:28::SCWMssOS::Sw design exists and opened at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-08.12:20:28::SCWMssOS:: library already available in sw design:  xilffs:4.7
TRACE::2022-11-08.12:20:28::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:20:28::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:20:28::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:20:28::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw
TRACE::2022-11-08.12:20:28::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:20:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:20:28::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_7
TRACE::2022-11-08.12:20:28::SCWPlatform::Opened existing hwdb sys_wrapper_7
TRACE::2022-11-08.12:20:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:20:28::SCWMssOS::Checking the sw design at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-08.12:20:28::SCWMssOS::DEBUG:  swdes dump  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.12:20:28::SCWMssOS::Sw design exists and opened at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-08.12:20:28::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2022-11-08.12:20:28::SCWMssOS::Saving the mss changes I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-08.12:20:28::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-11-08.12:20:28::SCWMssOS::Completed writemss as part of save.
TRACE::2022-11-08.12:20:28::SCWMssOS::Commit changes completed.
TRACE::2022-11-08.12:20:28::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-11-08.12:20:28::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-11-08.12:20:28::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:20:28::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:20:28::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:20:28::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw
TRACE::2022-11-08.12:20:28::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:20:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:20:28::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_7
TRACE::2022-11-08.12:20:28::SCWPlatform::Opened existing hwdb sys_wrapper_7
TRACE::2022-11-08.12:20:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:20:28::SCWMssOS::Checking the sw design at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-08.12:20:28::SCWMssOS::DEBUG:  swdes dump  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.12:20:28::SCWMssOS::Sw design exists and opened at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-08.12:20:28::SCWReader::No isolation master present  
TRACE::2022-11-08.12:20:28::SCWDomain::checking for install qemu data   : 
TRACE::2022-11-08.12:20:28::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:20:28::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:20:28::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:20:28::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw
TRACE::2022-11-08.12:20:28::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:20:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:20:28::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_7
TRACE::2022-11-08.12:20:28::SCWPlatform::Opened existing hwdb sys_wrapper_7
TRACE::2022-11-08.12:20:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:20:28::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:20:28::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:20:28::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:20:28::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw
TRACE::2022-11-08.12:20:28::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:20:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:20:28::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_7
TRACE::2022-11-08.12:20:28::SCWPlatform::Opened existing hwdb sys_wrapper_7
TRACE::2022-11-08.12:20:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:20:28::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:20:28::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:20:28::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:20:28::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw
TRACE::2022-11-08.12:20:28::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:20:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:20:28::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_7
TRACE::2022-11-08.12:20:28::SCWPlatform::Opened existing hwdb sys_wrapper_7
TRACE::2022-11-08.12:20:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:20:28::SCWMssOS::Checking the sw design at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-11-08.12:20:28::SCWMssOS::DEBUG:  swdes dump  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.12:20:28::SCWMssOS::No sw design opened at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-11-08.12:20:28::SCWMssOS::mss exists loading the mss file  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-11-08.12:20:28::SCWMssOS::Opened the sw design from mss  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-11-08.12:20:28::SCWMssOS::Adding the swdes entry I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss with des name system_0
TRACE::2022-11-08.12:20:28::SCWMssOS::updating the scw layer about changes
TRACE::2022-11-08.12:20:28::SCWMssOS::Opened the sw design.  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-11-08.12:20:28::SCWMssOS::Saving the mss changes I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-11-08.12:20:28::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-11-08.12:20:28::SCWMssOS::Completed writemss as part of save.
TRACE::2022-11-08.12:20:28::SCWMssOS::Commit changes completed.
TRACE::2022-11-08.12:20:28::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-11-08.12:20:28::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-11-08.12:20:28::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:20:28::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:20:28::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:20:28::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw
TRACE::2022-11-08.12:20:28::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:20:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:20:28::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_7
TRACE::2022-11-08.12:20:28::SCWPlatform::Opened existing hwdb sys_wrapper_7
TRACE::2022-11-08.12:20:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:20:28::SCWMssOS::Checking the sw design at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-11-08.12:20:28::SCWMssOS::DEBUG:  swdes dump  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system_0||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.12:20:28::SCWMssOS::Sw design exists and opened at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-11-08.12:20:28::SCWReader::No isolation master present  
TRACE::2022-11-08.12:20:30::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/tempdsa/sys_wrapper.xsa
TRACE::2022-11-08.12:20:30::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/tempdsa/sys_wrapper.xsa
TRACE::2022-11-08.12:20:30::SCWPlatform:: Platform location is I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/tempdsa
TRACE::2022-11-08.12:20:30::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/tempdsa/sys_wrapper.xsa
TRACE::2022-11-08.12:20:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:20:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:20:33::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2022-11-08.12:20:33::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:20:33::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:20:33::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:20:33::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw
TRACE::2022-11-08.12:20:33::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:20:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:20:33::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_7
TRACE::2022-11-08.12:20:33::SCWPlatform::Opened existing hwdb sys_wrapper_7
TRACE::2022-11-08.12:20:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:20:33::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:20:33::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:20:33::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:20:33::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw
TRACE::2022-11-08.12:20:33::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:20:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:20:33::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_7
TRACE::2022-11-08.12:20:33::SCWPlatform::Opened existing hwdb sys_wrapper_7
TRACE::2022-11-08.12:20:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:20:33::SCWMssOS::Checking the sw design at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-08.12:20:33::SCWMssOS::DEBUG:  swdes dump  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system_0||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.12:20:33::SCWMssOS::Sw design exists and opened at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-08.12:20:33::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/tempdsa/sys_wrapper.xsa
TRACE::2022-11-08.12:20:33::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/tempdsa/sys_wrapper.xsa
TRACE::2022-11-08.12:20:33::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/tempdsa/sys_wrapper.xsa
TRACE::2022-11-08.12:20:33::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/tempdsa
TRACE::2022-11-08.12:20:33::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/tempdsa/sys_wrapper.xsa
TRACE::2022-11-08.12:20:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:20:33::SCWPlatform::update - Opened existing hwdb sys_wrapper_8
TRACE::2022-11-08.12:20:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:20:33::SCWMssOS::Doing hw sync for the mss in domain: freertos10_xilinx_microblaze_0
TRACE::2022-11-08.12:20:33::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:20:33::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:20:33::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:20:33::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw
TRACE::2022-11-08.12:20:33::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:20:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:20:33::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_7
TRACE::2022-11-08.12:20:33::SCWPlatform::Opened existing hwdb sys_wrapper_7
TRACE::2022-11-08.12:20:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:20:33::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:20:33::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:20:33::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:20:33::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw
TRACE::2022-11-08.12:20:33::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:20:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:20:33::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_7
TRACE::2022-11-08.12:20:33::SCWPlatform::Opened existing hwdb sys_wrapper_7
TRACE::2022-11-08.12:20:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:20:33::SCWMssOS::Checking the sw design at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-11-08.12:20:33::SCWMssOS::DEBUG:  swdes dump  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system_0||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.12:20:33::SCWMssOS::Sw design exists and opened at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-11-08.12:20:33::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/tempdsa/sys_wrapper.xsa
TRACE::2022-11-08.12:20:33::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/tempdsa/sys_wrapper.xsa
TRACE::2022-11-08.12:20:33::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/tempdsa/sys_wrapper.xsa
TRACE::2022-11-08.12:20:33::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/tempdsa
TRACE::2022-11-08.12:20:33::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/tempdsa/sys_wrapper.xsa
TRACE::2022-11-08.12:20:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:20:33::SCWPlatform::update - Opened existing hwdb sys_wrapper_8
TRACE::2022-11-08.12:20:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:20:33::SCWMssOS::Saving the mss changes I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-08.12:20:33::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-11-08.12:20:33::SCWMssOS::Completed writemss as part of save.
TRACE::2022-11-08.12:20:33::SCWMssOS::Commit changes completed.
TRACE::2022-11-08.12:20:33::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2022-11-08.12:20:33::SCWMssOS::Removing the swdes entry for  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-08.12:20:33::SCWMssOS::Saving the mss changes I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-11-08.12:20:33::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-11-08.12:20:33::SCWMssOS::Completed writemss as part of save.
TRACE::2022-11-08.12:20:33::SCWMssOS::Commit changes completed.
TRACE::2022-11-08.12:20:33::SCWMssOS::Completed hw sync for the mss in domain: freertos10_xilinx_microblaze_0
TRACE::2022-11-08.12:20:33::SCWMssOS::Removing the swdes entry for  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-11-08.12:20:33::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:20:33::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:20:33::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:20:33::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw
TRACE::2022-11-08.12:20:33::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:20:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:20:33::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-11-08.12:20:36::SCWPlatform::Opened new HwDB with name sys_wrapper_9
TRACE::2022-11-08.12:20:36::SCWMssOS::Saving the mss changes I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-08.12:20:36::SCWMssOS::Adding the swdes entry, mss present, able to open swdb I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2022-11-08.12:20:36::SCWMssOS::Writing the mss file completed I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-08.12:20:36::SCWMssOS::Commit changes completed.
TRACE::2022-11-08.12:20:36::SCWMssOS::Saving the mss changes I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-11-08.12:20:36::SCWMssOS::Adding the swdes entry, mss present, able to open swdb I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss with des name system_0
TRACE::2022-11-08.12:20:36::SCWMssOS::Writing the mss file completed I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-11-08.12:20:36::SCWMssOS::Commit changes completed.
TRACE::2022-11-08.12:20:36::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:20:36::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:20:36::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:20:36::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw
TRACE::2022-11-08.12:20:36::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:20:36::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:20:36::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_9
TRACE::2022-11-08.12:20:36::SCWPlatform::Opened existing hwdb sys_wrapper_9
TRACE::2022-11-08.12:20:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:20:36::SCWMssOS::Checking the sw design at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-08.12:20:36::SCWMssOS::DEBUG:  swdes dump  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system_0||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.12:20:36::SCWMssOS::Sw design exists and opened at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-08.12:20:36::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:20:36::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:20:36::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:20:36::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw
TRACE::2022-11-08.12:20:36::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:20:36::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:20:36::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_9
TRACE::2022-11-08.12:20:36::SCWPlatform::Opened existing hwdb sys_wrapper_9
TRACE::2022-11-08.12:20:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:20:36::SCWMssOS::Checking the sw design at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-11-08.12:20:36::SCWMssOS::DEBUG:  swdes dump  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system_0||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.12:20:36::SCWMssOS::Sw design exists and opened at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-11-08.12:20:36::SCWWriter::formatted JSON is {
	"platformName":	"microblaze",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"microblaze",
	"platHandOff":	"I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/sys_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/sys_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"microblaze",
	"systems":	[{
			"systemName":	"microblaze",
			"systemDesc":	"microblaze",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"microblaze",
			"sysActiveDom":	"freertos10_xilinx_microblaze_0",
			"sysDefaultDom":	"freertos10_xilinx_microblaze_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"1e9d2c8ffe51114aaf6bf5dedbdf2b9f1",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"freertos10_xilinx_microblaze_0",
					"domainDispName":	"freertos10_xilinx_microblaze_0",
					"domainDesc":	"freertos10_xilinx_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.11",
					"mssFile":	"",
					"md5Digest":	"86a7d60dc351c0b495327d14cdeb40561",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2022-11-08.12:22:31::SCWPlatform::Started generating the artifacts platform microblaze
TRACE::2022-11-08.12:22:31::SCWPlatform::Sanity checking of platform is completed
LOG::2022-11-08.12:22:31::SCWPlatform::Started generating the artifacts for system configuration microblaze
LOG::2022-11-08.12:22:31::SCWSystem::Checking the domain zynq_fsbl
LOG::2022-11-08.12:22:31::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2022-11-08.12:22:31::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2022-11-08.12:22:31::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2022-11-08.12:22:31::SCWSystem::Checking the domain freertos10_xilinx_microblaze_0
LOG::2022-11-08.12:22:31::SCWSystem::Not a boot domain 
LOG::2022-11-08.12:22:31::SCWSystem::Started Processing the domain freertos10_xilinx_microblaze_0
TRACE::2022-11-08.12:22:31::SCWDomain::Generating domain artifcats
TRACE::2022-11-08.12:22:31::SCWMssOS::Generating standalone artifcats
TRACE::2022-11-08.12:22:31::SCWMssOS:: Copying the user libraries. 
TRACE::2022-11-08.12:22:31::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:22:31::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:22:31::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:22:31::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw
TRACE::2022-11-08.12:22:31::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:22:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:22:31::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_9
TRACE::2022-11-08.12:22:31::SCWPlatform::Opened existing hwdb sys_wrapper_9
TRACE::2022-11-08.12:22:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:22:31::SCWMssOS::Checking the sw design at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-11-08.12:22:31::SCWMssOS::DEBUG:  swdes dump  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system_0||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.12:22:31::SCWMssOS::Sw design exists and opened at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-11-08.12:22:31::SCWMssOS::Completed writing the mss file at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp
TRACE::2022-11-08.12:22:31::SCWMssOS::Mss edits present, copying mssfile into export location I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-11-08.12:22:32::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2022-11-08.12:22:33::SCWMssOS::doing bsp build ... 
TRACE::2022-11-08.12:22:33::SCWMssOS::System Command Ran  I: & cd  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp & make 
TRACE::2022-11-08.12:22:33::SCWMssOS::make --no-print-directory seq_libs

TRACE::2022-11-08.12:22:33::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2022-11-08.12:22:33::SCWMssOS::make -j 6 --no-print-directory par_libs

TRACE::2022-11-08.12:22:33::SCWMssOS::"Running Make include in microblaze_0/libsrc/axi2gpio_v1_0/src"

TRACE::2022-11-08.12:22:33::SCWMssOS::make -C microblaze_0/libsrc/axi2gpio_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-11-08.12:22:33::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-11-08.12:22:33::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:22:33::SCWMssOS::"Running Make include in microblaze_0/libsrc/axi_wt931_decoder_v1_0/src"

TRACE::2022-11-08.12:22:33::SCWMssOS::make -C microblaze_0/libsrc/axi_wt931_decoder_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb
TRACE::2022-11-08.12:22:33::SCWMssOS::-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-se
TRACE::2022-11-08.12:22:33::SCWMssOS::ctions -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:22:33::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_7/src"

TRACE::2022-11-08.12:22:33::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-11-08.12:22:33::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-11-08.12:22:33::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:22:33::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_15/src"

TRACE::2022-11-08.12:22:33::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_15/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-11-08.12:22:33::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-11-08.12:22:33::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:22:34::SCWMssOS::"Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_11/src"

TRACE::2022-11-08.12:22:34::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_11/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=m
TRACE::2022-11-08.12:22:34::SCWMssOS::b-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-s
TRACE::2022-11-08.12:22:34::SCWMssOS::ections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:22:34::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2022-11-08.12:22:34::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-11-08.12:22:34::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-11-08.12:22:34::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:22:34::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_14/src"

TRACE::2022-11-08.12:22:34::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_14/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-11-08.12:22:34::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-11-08.12:22:34::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:22:34::SCWMssOS::"Running Make include in microblaze_0/libsrc/led_v1_0/src"

TRACE::2022-11-08.12:22:34::SCWMssOS::make -C microblaze_0/libsrc/led_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2022-11-08.12:22:34::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2022-11-08.12:22:34::SCWMssOS::Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:22:34::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2022-11-08.12:22:34::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2022-11-08.12:22:34::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2022-11-08.12:22:34::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:22:34::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2022-11-08.12:22:34::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-11-08.12:22:34::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-11-08.12:22:34::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:22:35::SCWMssOS::"includes"

TRACE::2022-11-08.12:22:36::SCWMssOS::"Running Make libs in microblaze_0/libsrc/axi2gpio_v1_0/src"

TRACE::2022-11-08.12:22:36::SCWMssOS::make -C microblaze_0/libsrc/axi2gpio_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-11-08.12:22:36::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-11-08.12:22:36::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:22:36::SCWMssOS::"Running Make libs in microblaze_0/libsrc/axi_wt931_decoder_v1_0/src"

TRACE::2022-11-08.12:22:36::SCWMssOS::make -C microblaze_0/libsrc/axi_wt931_decoder_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar
TRACE::2022-11-08.12:22:36::SCWMssOS::" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-secti
TRACE::2022-11-08.12:22:36::SCWMssOS::ons -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:22:36::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_7/src"

TRACE::2022-11-08.12:22:36::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2022-11-08.12:22:36::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2022-11-08.12:22:36::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:22:36::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_15/src"

TRACE::2022-11-08.12:22:36::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_15/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2022-11-08.12:22:36::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2022-11-08.12:22:36::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:22:36::SCWMssOS::"Running Make libs in microblaze_0/libsrc/freertos10_xilinx_v1_11/src"

TRACE::2022-11-08.12:22:36::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_11/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-a
TRACE::2022-11-08.12:22:36::SCWMssOS::r" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sect
TRACE::2022-11-08.12:22:36::SCWMssOS::ions -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:22:36::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2022-11-08.12:22:36::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2022-11-08.12:22:36::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2022-11-08.12:22:36::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:22:37::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_14/src"

TRACE::2022-11-08.12:22:37::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_14/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2022-11-08.12:22:37::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2022-11-08.12:22:37::SCWMssOS::extra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:22:37::SCWMssOS::"Running Make libs in microblaze_0/libsrc/led_v1_0/src"

TRACE::2022-11-08.12:22:37::SCWMssOS::make -C microblaze_0/libsrc/led_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FL
TRACE::2022-11-08.12:22:37::SCWMssOS::AGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wex
TRACE::2022-11-08.12:22:37::SCWMssOS::tra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:22:38::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2022-11-08.12:22:38::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2022-11-08.12:22:38::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2022-11-08.12:22:38::SCWMssOS::Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:22:38::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2022-11-08.12:22:38::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-11-08.12:22:38::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-11-08.12:22:38::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:22:42::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2022-11-08.12:22:42::SCWMssOS::make --no-print-directory archive

TRACE::2022-11-08.12:22:42::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/axi2gpio_selftest.o microblaze_0/lib/xplatform_info.o microblaze_0/lib/xua
TRACE::2022-11-08.12:22:42::SCWMssOS::rtlite.o microblaze_0/lib/microblaze_disable_exceptions.o microblaze_0/lib/xil_mem.o microblaze_0/lib/xtmrctr_options.o microbl
TRACE::2022-11-08.12:22:42::SCWMssOS::aze_0/lib/xil_testio.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_flush_dcache_range.o microblaze
TRACE::2022-11-08.12:22:42::SCWMssOS::_0/lib/microblaze_flush_cache_ext.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/axi_wt931_decoder.o microblaze_0/lib/xi
TRACE::2022-11-08.12:22:42::SCWMssOS::l_misc_psreset_api.o microblaze_0/lib/xinterrupt_wrap.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_util.o microblaze_0/l
TRACE::2022-11-08.12:22:42::SCWMssOS::ib/inbyte.o microblaze_0/lib/xuartlite_stats.o microblaze_0/lib/led.o microblaze_0/lib/print.o microblaze_0/lib/xbram_sinit.o m
TRACE::2022-11-08.12:22:42::SCWMssOS::icroblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/lib/microblaze_disable_interrup
TRACE::2022-11-08.12:22:42::SCWMssOS::ts.o microblaze_0/lib/xbram_selftest.o microblaze_0/lib/axi2gpio.o microblaze_0/lib/_exit.o microblaze_0/lib/xgpio_g.o microbla
TRACE::2022-11-08.12:22:42::SCWMssOS::ze_0/lib/xuartlite_g.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/xtmrctr_l.o microblaze_0/lib/microblaze_flush_cache_ex
TRACE::2022-11-08.12:22:42::SCWMssOS::t_range.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/xtmrctr_intr.o microblaze_0/lib/microblaze_exception_ha
TRACE::2022-11-08.12:22:42::SCWMssOS::ndler.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xintc_g.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xintc_selftest.o m
TRACE::2022-11-08.12:22:42::SCWMssOS::icroblaze_0/lib/xintc_l.o microblaze_0/lib/outbyte.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/microblaze_invalidate_dcach
TRACE::2022-11-08.12:22:42::SCWMssOS::e_range.o microblaze_0/lib/microblaze_invalidate_cache_ext.o microblaze_0/lib/microblaze_sleep.o microblaze_0/lib/xuartlite_sin
TRACE::2022-11-08.12:22:42::SCWMssOS::it.o microblaze_0/lib/hw_exception_handler.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/
TRACE::2022-11-08.12:22:42::SCWMssOS::xgpio_sinit.o microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/xil_testcache.o microblaze_0/lib/microblaze_selftest
TRACE::2022-11-08.12:22:42::SCWMssOS::.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/xio.o microblaze
TRACE::2022-11-08.12:22:42::SCWMssOS::_0/lib/xtmrctr_g.o microblaze_0/lib/microblaze_enable_dcache.o microblaze_0/lib/axi_wt931_decoder_selftest.o microblaze_0/lib/x
TRACE::2022-11-08.12:22:42::SCWMssOS::bram.o microblaze_0/lib/microblaze_invalidate_icache_range.o microblaze_0/lib/xtmrctr_selftest.o microblaze_0/lib/microblaze_in
TRACE::2022-11-08.12:22:42::SCWMssOS::it_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/errno.o microblaze_0/lib/xuartlite_l.o micro
TRACE::2022-11-08.12:22:42::SCWMssOS::blaze_0/lib/xintc_options.o microblaze_0/lib/led_selftest.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze
TRACE::2022-11-08.12:22:42::SCWMssOS::_0/lib/xintc_intr.o microblaze_0/lib/xil_exception.o microblaze_0/lib/pvr.o microblaze_0/lib/xgpio.o microblaze_0/lib/xil_testm
TRACE::2022-11-08.12:22:42::SCWMssOS::em.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/microblaze_flush_dcache.o m
TRACE::2022-11-08.12:22:42::SCWMssOS::icroblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_assert.o microblaze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/x
TRACE::2022-11-08.12:22:42::SCWMssOS::gpio_extra.o microblaze_0/lib/microblaze_init_icache_range.o microblaze_0/lib/microblaze_enable_icache.o microblaze_0/lib/xintc
TRACE::2022-11-08.12:22:42::SCWMssOS::.o microblaze_0/lib/xbram_intr.o microblaze_0/lib/xtmrctr_sinit.o microblaze_0/lib/fcntl.o microblaze_0/lib/xgpio_selftest.o

TRACE::2022-11-08.12:22:42::SCWMssOS::'Finished building libraries'

TRACE::2022-11-08.12:22:42::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-11-08.12:22:42::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-11-08.12:22:42::SCWSystem::Completed Processing the domain freertos10_xilinx_microblaze_0
LOG::2022-11-08.12:22:42::SCWSystem::Completed Processing the sysconfig microblaze
LOG::2022-11-08.12:22:42::SCWPlatform::Completed generating the artifacts for system configuration microblaze
TRACE::2022-11-08.12:22:42::SCWPlatform::Started preparing the platform 
TRACE::2022-11-08.12:22:42::SCWSystem::Writing the bif file for system config microblaze
TRACE::2022-11-08.12:22:42::SCWSystem::dir created 
TRACE::2022-11-08.12:22:42::SCWSystem::Writing the bif 
TRACE::2022-11-08.12:22:42::SCWPlatform::Started writing the spfm file 
TRACE::2022-11-08.12:22:42::SCWPlatform::Started writing the xpfm file 
TRACE::2022-11-08.12:22:42::SCWPlatform::Completed generating the platform
TRACE::2022-11-08.12:22:42::SCWMssOS::Saving the mss changes I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-08.12:22:42::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-11-08.12:22:42::SCWMssOS::Completed writemss as part of save.
TRACE::2022-11-08.12:22:42::SCWMssOS::Commit changes completed.
TRACE::2022-11-08.12:22:42::SCWMssOS::Saving the mss changes I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-11-08.12:22:42::SCWMssOS::Adding the swdes entry, mss present, able to open swdb I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss with des name system_0
TRACE::2022-11-08.12:22:42::SCWMssOS::Writing the mss file completed I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-11-08.12:22:42::SCWMssOS::Commit changes completed.
TRACE::2022-11-08.12:22:42::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:22:42::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:22:42::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:22:42::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw
TRACE::2022-11-08.12:22:42::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:22:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:22:42::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_9
TRACE::2022-11-08.12:22:42::SCWPlatform::Opened existing hwdb sys_wrapper_9
TRACE::2022-11-08.12:22:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:22:42::SCWMssOS::Checking the sw design at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-08.12:22:42::SCWMssOS::DEBUG:  swdes dump  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system_0||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.12:22:42::SCWMssOS::Sw design exists and opened at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-08.12:22:42::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:22:42::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:22:42::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:22:42::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw
TRACE::2022-11-08.12:22:42::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:22:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:22:42::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_9
TRACE::2022-11-08.12:22:42::SCWPlatform::Opened existing hwdb sys_wrapper_9
TRACE::2022-11-08.12:22:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:22:42::SCWMssOS::Checking the sw design at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-11-08.12:22:42::SCWMssOS::DEBUG:  swdes dump  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system_0||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.12:22:42::SCWMssOS::Sw design exists and opened at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-11-08.12:22:42::SCWWriter::formatted JSON is {
	"platformName":	"microblaze",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"microblaze",
	"platHandOff":	"I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/sys_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/sys_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"microblaze",
	"systems":	[{
			"systemName":	"microblaze",
			"systemDesc":	"microblaze",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"microblaze",
			"sysActiveDom":	"freertos10_xilinx_microblaze_0",
			"sysDefaultDom":	"freertos10_xilinx_microblaze_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"1e9d2c8ffe51114aaf6bf5dedbdf2b9f1",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"freertos10_xilinx_microblaze_0",
					"domainDispName":	"freertos10_xilinx_microblaze_0",
					"domainDesc":	"freertos10_xilinx_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.11",
					"mssFile":	"",
					"md5Digest":	"86a7d60dc351c0b495327d14cdeb4056",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-11-08.12:22:42::SCWPlatform::updated the xpfm file.
TRACE::2022-11-08.12:22:42::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:22:42::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:22:42::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:22:42::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw
TRACE::2022-11-08.12:22:42::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:22:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:22:42::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_9
TRACE::2022-11-08.12:22:42::SCWPlatform::Opened existing hwdb sys_wrapper_9
TRACE::2022-11-08.12:22:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:22:42::SCWMssOS::Checking the sw design at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
TRACE::2022-11-08.12:22:42::SCWMssOS::DEBUG:  swdes dump  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system_0||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.12:22:42::SCWMssOS::Sw design exists and opened at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss
