 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : MyDesign
Version: P-2019.03-SP1
Date   : Tue Nov  9 05:29:47 2021
****************************************

Operating Conditions: slow   Library: NangateOpenCellLibrary_PDKv1_2_v2008_10_slow_nldm
Wire Load Model Mode: top

  Startpoint: row2_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dut_sram_write_data_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  row2_reg[1]/CK (DFF_X2)                               0.0000     0.0000 r
  row2_reg[1]/Q (DFF_X2)                                0.6190     0.6190 f
  U569/ZN (XNOR2_X2)                                    0.2705     0.8895 f
  U769/ZN (XNOR2_X2)                                    0.3037     1.1932 f
  U669/ZN (XNOR2_X2)                                    0.2682     1.4614 f
  U584/ZN (NOR2_X2)                                     0.2352     1.6966 r
  U486/ZN (NAND2_X2)                                    0.0710     1.7676 f
  U1020/ZN (NAND2_X2)                                   0.1205     1.8881 r
  U1017/ZN (NAND2_X2)                                   0.0591     1.9473 f
  U1181/ZN (NAND2_X2)                                   0.0829     2.0302 r
  U1182/ZN (NAND2_X2)                                   0.0588     2.0890 f
  dut_sram_write_data_reg[0]/D (DFF_X2)                 0.0000     2.0890 f
  data arrival time                                                2.0890

  clock clk (rise edge)                                 2.4370     2.4370
  clock network delay (ideal)                           0.0000     2.4370
  clock uncertainty                                    -0.0500     2.3870
  dut_sram_write_data_reg[0]/CK (DFF_X2)                0.0000     2.3870 r
  library setup time                                   -0.2978     2.0892
  data required time                                               2.0892
  --------------------------------------------------------------------------
  data required time                                               2.0892
  data arrival time                                               -2.0890
  --------------------------------------------------------------------------
  slack (MET)                                                      0.0003


1
