static int F_1 ( struct V_1 * V_2 , T_1 V_3 , T_1 V_4 )\r\n{\r\nF_2 ((0 == (3 & smc_addr)), L_1 , return -EINVAL) ;\r\nF_2 ((limit > (smc_addr + 3)), L_2 , return -EINVAL) ;\r\nF_3 ( V_2 -> V_5 , V_6 , V_3 ) ;\r\nF_4 ( V_2 -> V_5 , V_7 , V_8 , 0 ) ;\r\nreturn 0 ;\r\n}\r\nint F_5 ( struct V_1 * V_2 , T_1 V_9 , T_1 * V_10 , T_1 V_11 , T_1 V_4 )\r\n{\r\nT_1 V_12 ;\r\nT_1 V_13 ;\r\nT_2 * V_14 ;\r\nT_2 V_15 , V_16 [ 4 ] = { 0 } ;\r\nT_1 * V_17 = ( T_1 * ) & V_16 ;\r\nF_2 ((0 == (3 & smc_start_address)), L_1 , return -EINVAL) ;\r\nF_2 ((limit > (smc_start_address + byte_count)), L_3 , return -EINVAL) ;\r\nV_13 = V_9 ;\r\nwhile ( V_11 >= 4 ) {\r\nF_6 ( V_2 , V_13 , & V_12 , V_4 ) ;\r\n* V_10 = F_7 ( V_12 ) ;\r\nV_10 += 1 ;\r\nV_11 -= 4 ;\r\nV_13 += 4 ;\r\n}\r\nif ( V_11 ) {\r\nF_6 ( V_2 , V_13 , & V_12 , V_4 ) ;\r\n* V_17 = F_7 ( V_12 ) ;\r\nV_14 = ( T_2 * ) V_10 ;\r\nfor ( V_15 = 0 ; V_15 < V_11 ; V_15 ++ )\r\nV_14 [ V_15 ] = V_16 [ V_15 ] ;\r\n}\r\nreturn 0 ;\r\n}\r\nint F_8 ( struct V_1 * V_2 , T_1 V_9 ,\r\nconst T_2 * V_18 , T_1 V_11 , T_1 V_4 )\r\n{\r\nint V_19 ;\r\nT_1 V_12 = 0 ;\r\nT_1 V_20 ;\r\nT_1 V_13 = 0 ;\r\nT_1 V_21 ;\r\nF_2 ((0 == (3 & smc_start_address)), L_1 , return -EINVAL) ;\r\nF_2 ((limit > (smc_start_address + byte_count)), L_3 , return -EINVAL) ;\r\nV_13 = V_9 ;\r\nwhile ( V_11 >= 4 ) {\r\nV_12 = V_18 [ 0 ] * 0x1000000 + V_18 [ 1 ] * 0x10000 + V_18 [ 2 ] * 0x100 + V_18 [ 3 ] ;\r\nV_19 = F_1 ( V_2 , V_13 , V_4 ) ;\r\nif ( 0 != V_19 )\r\nreturn V_19 ;\r\nF_3 ( V_2 -> V_5 , V_22 , V_12 ) ;\r\nV_18 += 4 ;\r\nV_11 -= 4 ;\r\nV_13 += 4 ;\r\n}\r\nif ( 0 != V_11 ) {\r\nV_12 = 0 ;\r\nV_19 = F_1 ( V_2 , V_13 , V_4 ) ;\r\nif ( 0 != V_19 )\r\nreturn V_19 ;\r\nV_20 = F_9 ( V_2 -> V_5 , V_22 ) ;\r\nV_21 = 8 * ( 4 - V_11 ) ;\r\nwhile ( V_11 > 0 ) {\r\nV_12 = ( 0x100 * V_12 ) + * V_18 ++ ;\r\nV_11 -- ;\r\n}\r\nV_12 <<= V_21 ;\r\nV_12 |= ( V_20 & ~ ( ( ~ 0UL ) << V_21 ) ) ;\r\nV_19 = F_1 ( V_2 , V_13 , V_4 ) ;\r\nif ( 0 != V_19 )\r\nreturn V_19 ;\r\nF_3 ( V_2 -> V_5 , V_22 , V_12 ) ;\r\n}\r\nreturn 0 ;\r\n}\r\nint F_10 ( struct V_1 * V_2 )\r\n{\r\nstatic const unsigned char V_12 [ 4 ] = { 0xE0 , 0x00 , 0x80 , 0x40 } ;\r\nF_8 ( V_2 , 0x0 , V_12 , 4 , sizeof( V_12 ) + 1 ) ;\r\nreturn 0 ;\r\n}\r\nbool F_11 ( struct V_1 * V_2 )\r\n{\r\nreturn ( ( 0 == F_12 ( V_2 -> V_5 , V_23 , V_24 , V_25 ) )\r\n&& ( 0x20100 <= F_13 ( V_2 -> V_5 , V_23 , V_26 ) ) ) ;\r\n}\r\nint F_14 ( struct V_1 * V_2 , T_3 V_27 )\r\n{\r\nint V_28 ;\r\nif ( ! F_11 ( V_2 ) )\r\nreturn - V_29 ;\r\nF_15 ( V_2 , V_30 , V_31 , 0 ) ;\r\nV_28 = F_16 ( V_2 -> V_5 , V_30 , V_31 ) ;\r\nif ( V_28 != 1 )\r\nF_17 ( L_4 , V_27 , V_28 ) ;\r\nF_3 ( V_2 -> V_5 , V_32 , V_27 ) ;\r\nF_15 ( V_2 , V_30 , V_31 , 0 ) ;\r\nV_28 = F_16 ( V_2 -> V_5 , V_30 , V_31 ) ;\r\nif ( V_28 != 1 )\r\nF_17 ( L_5 , V_27 , V_28 ) ;\r\nreturn 0 ;\r\n}\r\nint F_18 ( struct V_1 * V_2 , T_3 V_27 )\r\n{\r\nF_3 ( V_2 -> V_5 , V_32 , V_27 ) ;\r\nreturn 0 ;\r\n}\r\nint F_19 ( struct V_1 * V_2 , T_3 V_27 , T_1 V_33 )\r\n{\r\nif ( ! F_11 ( V_2 ) ) {\r\nreturn - V_29 ;\r\n}\r\nF_15 ( V_2 , V_30 , V_31 , 0 ) ;\r\nF_3 ( V_2 -> V_5 , V_34 , V_33 ) ;\r\nreturn F_14 ( V_2 , V_27 ) ;\r\n}\r\nint F_20 ( struct V_1 * V_2 , T_3 V_27 , T_1 V_33 )\r\n{\r\nF_3 ( V_2 -> V_5 , V_34 , V_33 ) ;\r\nreturn F_18 ( V_2 , V_27 ) ;\r\n}\r\nint F_21 ( struct V_1 * V_2 )\r\n{\r\nF_3 ( V_2 -> V_5 , V_34 , 0x20000 ) ;\r\nF_3 ( V_2 -> V_5 , V_32 , V_35 ) ;\r\nF_15 ( V_2 , V_30 , V_31 , 0 ) ;\r\nif ( 1 != F_16 ( V_2 -> V_5 , V_30 , V_31 ) )\r\nF_17 ( L_6 ) ;\r\nreturn 0 ;\r\n}\r\nint F_22 ( struct V_1 * V_2 )\r\n{\r\nif ( ! F_11 ( V_2 ) )\r\nreturn - V_29 ;\r\nF_23 ( V_2 , V_36 , V_24 , V_37 , 0 ) ;\r\nreturn 0 ;\r\n}\r\nenum V_38 F_24 ( T_1 V_39 )\r\n{\r\nenum V_38 V_19 = V_40 ;\r\nswitch ( V_39 ) {\r\ncase V_41 :\r\nV_19 = V_42 ;\r\nbreak;\r\ncase V_43 :\r\nV_19 = V_44 ;\r\nbreak;\r\ncase V_45 :\r\nV_19 = V_46 ;\r\nbreak;\r\ncase V_47 :\r\nV_19 = V_48 ;\r\nbreak;\r\ncase V_49 :\r\nV_19 = V_50 ;\r\nbreak;\r\ncase V_51 :\r\nV_19 = V_52 ;\r\nbreak;\r\ncase V_53 :\r\nV_19 = V_54 ;\r\nbreak;\r\ncase V_55 :\r\nV_19 = V_56 ;\r\nbreak;\r\ncase V_57 :\r\nV_19 = V_58 ;\r\nbreak;\r\ncase V_59 :\r\nV_19 = V_60 ;\r\nbreak;\r\ncase V_61 :\r\nV_19 = V_62 ;\r\nbreak;\r\ncase V_63 :\r\nV_19 = V_64 ;\r\nbreak;\r\ndefault:\r\nbreak;\r\n}\r\nreturn V_19 ;\r\n}\r\nint F_6 ( struct V_1 * V_2 , T_1 V_3 , T_1 * V_65 , T_1 V_4 )\r\n{\r\nint V_19 ;\r\nV_19 = F_1 ( V_2 , V_3 , V_4 ) ;\r\nif ( V_19 )\r\nreturn V_19 ;\r\n* V_65 = F_9 ( V_2 -> V_5 , V_22 ) ;\r\nreturn 0 ;\r\n}\r\nint F_25 ( struct V_1 * V_2 , T_1 V_3 , T_1 V_65 , T_1 V_4 )\r\n{\r\nint V_19 ;\r\nV_19 = F_1 ( V_2 , V_3 , V_4 ) ;\r\nif ( V_19 )\r\nreturn V_19 ;\r\nF_3 ( V_2 -> V_5 , V_22 , V_65 ) ;\r\nreturn 0 ;\r\n}\r\nstatic T_1 F_26 ( T_1 V_39 )\r\n{\r\nT_1 V_19 = 0 ;\r\nswitch ( V_39 ) {\r\ncase V_45 :\r\nV_19 = V_66 ;\r\nbreak;\r\ncase V_47 :\r\nV_19 = V_67 ;\r\nbreak;\r\ncase V_49 :\r\nV_19 = V_68 ;\r\nbreak;\r\ncase V_51 :\r\nV_19 = V_69 ;\r\nbreak;\r\ncase V_53 :\r\nV_19 = V_70 ;\r\nbreak;\r\ncase V_55 :\r\ncase V_57 :\r\ncase V_59 :\r\nV_19 = V_71 ;\r\nbreak;\r\ncase V_61 :\r\nV_19 = V_72 ;\r\nbreak;\r\ndefault:\r\nF_17 ( L_7 ) ;\r\nV_19 = 0 ;\r\n}\r\nreturn V_19 ;\r\n}\r\nstatic int F_27 ( struct V_1 * V_2 ,\r\nT_1 V_39 ,\r\nstruct V_73 * V_74 )\r\n{\r\nint V_19 = 0 ;\r\nstruct V_75 V_76 = { 0 } ;\r\nV_19 = F_28 ( V_2 -> V_5 ,\r\nF_24 ( V_39 ) ,\r\n& V_76 ) ;\r\nif ( ! V_19 ) {\r\nV_74 -> V_77 = V_76 . V_78 ;\r\nV_74 -> V_79 = ( T_3 ) V_39 ;\r\nV_74 -> V_80 = F_29 ( V_76 . V_81 ) ;\r\nV_74 -> V_82 = F_30 ( V_76 . V_81 ) ;\r\nV_74 -> V_83 = 0 ;\r\nV_74 -> V_84 = 0 ;\r\nif ( F_31 ( V_2 -> V_5 ) )\r\nV_76 . V_85 -= 20 ;\r\nV_74 -> V_86 = V_76 . V_85 ;\r\nV_74 -> V_87 = 0 ;\r\n}\r\nif ( V_39 == V_61 )\r\nV_74 -> V_88 = 1 ;\r\nelse\r\nV_74 -> V_88 = 0 ;\r\nreturn 0 ;\r\n}\r\nint F_32 ( struct V_1 * V_2 )\r\n{\r\nstruct V_89 * V_90 = (struct V_89 * ) ( V_2 -> V_91 ) ;\r\nT_1 V_92 ;\r\nint V_19 = 0 ;\r\nstruct V_93 * V_94 ;\r\nif ( ! V_2 -> V_95 ) {\r\nF_17 ( L_8 ) ;\r\nreturn 0 ;\r\n}\r\nif ( V_90 -> V_96 )\r\nF_33 ( V_2 -> V_5 , V_23 ,\r\nV_90 -> V_96 + F_34 ( V_2 ,\r\nV_97 , V_98 ) ,\r\n0x0 ) ;\r\nif ( V_2 -> V_99 > V_100 ) {\r\nif ( ! F_31 ( V_2 -> V_5 ) ) {\r\nF_19 ( V_2 ,\r\nV_101 ,\r\nV_90 -> V_102 . V_103 ) ;\r\nF_19 ( V_2 ,\r\nV_104 ,\r\nV_90 -> V_102 . V_105 ) ;\r\n}\r\nV_92 = V_72\r\n+ V_66\r\n+ V_67\r\n+ V_68\r\n+ V_70\r\n+ V_69\r\n+ V_71 ;\r\n} else {\r\nV_92 = V_72\r\n+ V_66\r\n+ V_67\r\n+ V_68\r\n+ V_70\r\n+ V_69\r\n+ V_71\r\n+ V_106\r\n+ V_107 ;\r\n}\r\nV_94 = (struct V_93 * ) V_90 -> V_108 ;\r\nV_94 -> V_109 = 0 ;\r\nV_94 -> V_110 = 1 ;\r\nF_2 ( 0 == smu7_populate_single_firmware_entry(smumgr,\r\nUCODE_ID_RLC_G, &toc->entry[toc->num_entries++]),\r\nL_9 , return -EINVAL) ;\r\nF_2 ( 0 == smu7_populate_single_firmware_entry(smumgr,\r\nUCODE_ID_CP_CE, &toc->entry[toc->num_entries++]),\r\nL_9 , return -EINVAL) ;\r\nF_2 ( 0 == smu7_populate_single_firmware_entry(smumgr,\r\nUCODE_ID_CP_PFP, &toc->entry[toc->num_entries++]),\r\nL_9 , return -EINVAL) ;\r\nF_2 ( 0 == smu7_populate_single_firmware_entry(smumgr,\r\nUCODE_ID_CP_ME, &toc->entry[toc->num_entries++]),\r\nL_9 , return -EINVAL) ;\r\nF_2 ( 0 == smu7_populate_single_firmware_entry(smumgr,\r\nUCODE_ID_CP_MEC, &toc->entry[toc->num_entries++]),\r\nL_9 , return -EINVAL) ;\r\nF_2 ( 0 == smu7_populate_single_firmware_entry(smumgr,\r\nUCODE_ID_CP_MEC_JT1, &toc->entry[toc->num_entries++]),\r\nL_9 , return -EINVAL) ;\r\nF_2 ( 0 == smu7_populate_single_firmware_entry(smumgr,\r\nUCODE_ID_CP_MEC_JT2, &toc->entry[toc->num_entries++]),\r\nL_9 , return -EINVAL) ;\r\nF_2 ( 0 == smu7_populate_single_firmware_entry(smumgr,\r\nUCODE_ID_SDMA0, &toc->entry[toc->num_entries++]),\r\nL_9 , return -EINVAL) ;\r\nF_2 ( 0 == smu7_populate_single_firmware_entry(smumgr,\r\nUCODE_ID_SDMA1, &toc->entry[toc->num_entries++]),\r\nL_9 , return -EINVAL) ;\r\nif ( F_31 ( V_2 -> V_5 ) )\r\nF_2 ( 0 == smu7_populate_single_firmware_entry(smumgr,\r\nUCODE_ID_MEC_STORAGE, &toc->entry[toc->num_entries++]),\r\nL_9 , return -EINVAL) ;\r\nF_19 ( V_2 , V_111 , V_90 -> V_112 . V_103 ) ;\r\nF_19 ( V_2 , V_113 , V_90 -> V_112 . V_105 ) ;\r\nif ( F_19 ( V_2 , V_114 , V_92 ) )\r\nF_35 ( L_10 ) ;\r\nreturn V_19 ;\r\n}\r\nint F_36 ( struct V_1 * V_2 , T_1 V_39 )\r\n{\r\nstruct V_89 * V_90 = (struct V_89 * ) ( V_2 -> V_91 ) ;\r\nT_1 V_115 = F_26 ( V_39 ) ;\r\nT_1 V_28 ;\r\nV_28 = F_37 ( V_2 , V_6 ,\r\nV_90 -> V_96 + F_34 ( V_2 ,\r\nV_97 , V_98 ) ,\r\nV_115 , V_115 ) ;\r\nreturn V_28 ;\r\n}\r\nint F_38 ( struct V_1 * V_2 )\r\n{\r\nreturn V_2 -> V_116 -> V_117 ( V_2 ) ;\r\n}\r\nstatic int F_39 ( struct V_1 * V_2 , T_1 V_118 , T_1 * V_18 , T_1 V_4 )\r\n{\r\nT_1 V_11 = V_118 ;\r\nF_2 ((limit >= byte_count), L_3 , return -EINVAL) ;\r\nF_3 ( V_2 -> V_5 , V_6 , 0x20000 ) ;\r\nF_4 ( V_2 -> V_5 , V_7 , V_8 , 1 ) ;\r\nfor (; V_11 >= 4 ; V_11 -= 4 )\r\nF_3 ( V_2 -> V_5 , V_22 , * V_18 ++ ) ;\r\nF_4 ( V_2 -> V_5 , V_7 , V_8 , 0 ) ;\r\nF_2 ((0 == byte_count), L_11 , return -EINVAL) ;\r\nreturn 0 ;\r\n}\r\nint F_40 ( struct V_1 * V_2 )\r\n{\r\nint V_19 = 0 ;\r\nstruct V_89 * V_90 = (struct V_89 * ) ( V_2 -> V_91 ) ;\r\nstruct V_75 V_76 = { 0 } ;\r\nif ( V_90 -> V_119 == 1 )\r\nF_28 ( V_2 -> V_5 ,\r\nF_24 ( V_41 ) , & V_76 ) ;\r\nelse\r\nF_28 ( V_2 -> V_5 ,\r\nF_24 ( V_43 ) , & V_76 ) ;\r\nV_2 -> V_120 = V_76 . V_120 ;\r\nV_19 = F_39 ( V_2 , V_76 . V_85 , ( T_1 * ) V_76 . V_121 , V_122 ) ;\r\nreturn V_19 ;\r\n}\r\nint F_41 ( struct V_1 * V_2 )\r\n{\r\nstruct V_89 * V_90 ;\r\nT_2 * V_123 ;\r\nT_4 V_81 = 0 ;\r\nV_90 = (struct V_89 * ) ( V_2 -> V_91 ) ;\r\nV_90 -> V_112 . V_124 =\r\n( ( sizeof( struct V_93 ) / 4096 ) + 1 ) * 4096 ;\r\nF_42 ( V_2 -> V_5 ,\r\nV_90 -> V_112 . V_124 ,\r\nV_125 ,\r\nV_126 ,\r\n& V_81 ,\r\n& V_90 -> V_112 . V_127 ,\r\n& V_90 -> V_112 . V_128 ) ;\r\nV_90 -> V_108 = V_90 -> V_112 . V_127 ;\r\nV_90 -> V_112 . V_103 = F_29 ( V_81 ) ;\r\nV_90 -> V_112 . V_105 = F_30 ( V_81 ) ;\r\nF_2 ((NULL != smu_data->header),\r\nL_12 ,\r\nkfree(smumgr->backend);\r\ncgs_free_gpu_mem(smumgr->device,\r\n(cgs_handle_t)smu_data->header_buffer.handle);\r\nreturn -EINVAL) ;\r\nif ( F_31 ( V_2 -> V_5 ) )\r\nreturn 0 ;\r\nV_90 -> V_102 . V_124 = 200 * 4096 ;\r\nF_42 ( V_2 -> V_5 ,\r\nV_90 -> V_102 . V_124 ,\r\nV_125 ,\r\nV_126 ,\r\n& V_81 ,\r\n& V_90 -> V_102 . V_127 ,\r\n& V_90 -> V_102 . V_128 ) ;\r\nV_123 = V_90 -> V_102 . V_127 ;\r\nV_90 -> V_102 . V_103 = F_29 ( V_81 ) ;\r\nV_90 -> V_102 . V_105 = F_30 ( V_81 ) ;\r\nF_2 ((NULL != internal_buf),\r\nL_12 ,\r\nkfree(smumgr->backend);\r\ncgs_free_gpu_mem(smumgr->device,\r\n(cgs_handle_t)smu_data->smu_buffer.handle);\r\nreturn -EINVAL) ;\r\nreturn 0 ;\r\n}\r\nint F_43 ( struct V_1 * V_2 )\r\n{\r\nif ( V_2 -> V_91 ) {\r\nF_44 ( V_2 -> V_91 ) ;\r\nV_2 -> V_91 = NULL ;\r\n}\r\nF_45 ( V_2 -> V_5 , V_42 ) ;\r\nreturn 0 ;\r\n}
