<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-at91 › include › mach › at91sam9g45.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>at91sam9g45.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Chip-specific header file for the AT91SAM9G45 family</span>
<span class="cm"> *</span>
<span class="cm"> *  Copyright (C) 2008-2009 Atmel Corporation.</span>
<span class="cm"> *</span>
<span class="cm"> * Common definitions.</span>
<span class="cm"> * Based on AT91SAM9G45 preliminary datasheet.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License as published by</span>
<span class="cm"> * the Free Software Foundation; either version 2 of the License, or</span>
<span class="cm"> * (at your option) any later version.</span>
<span class="cm"> */</span>

<span class="cp">#ifndef AT91SAM9G45_H</span>
<span class="cp">#define AT91SAM9G45_H</span>

<span class="cm">/*</span>
<span class="cm"> * Peripheral identifiers/interrupts.</span>
<span class="cm"> */</span>
<span class="cp">#define AT91SAM9G45_ID_PIOA	2	</span><span class="cm">/* Parallel I/O Controller A */</span><span class="cp"></span>
<span class="cp">#define AT91SAM9G45_ID_PIOB	3	</span><span class="cm">/* Parallel I/O Controller B */</span><span class="cp"></span>
<span class="cp">#define AT91SAM9G45_ID_PIOC	4	</span><span class="cm">/* Parallel I/O Controller C */</span><span class="cp"></span>
<span class="cp">#define AT91SAM9G45_ID_PIODE	5	</span><span class="cm">/* Parallel I/O Controller D and E */</span><span class="cp"></span>
<span class="cp">#define AT91SAM9G45_ID_TRNG	6	</span><span class="cm">/* True Random Number Generator */</span><span class="cp"></span>
<span class="cp">#define AT91SAM9G45_ID_US0	7	</span><span class="cm">/* USART 0 */</span><span class="cp"></span>
<span class="cp">#define AT91SAM9G45_ID_US1	8	</span><span class="cm">/* USART 1 */</span><span class="cp"></span>
<span class="cp">#define AT91SAM9G45_ID_US2	9	</span><span class="cm">/* USART 2 */</span><span class="cp"></span>
<span class="cp">#define AT91SAM9G45_ID_US3	10	</span><span class="cm">/* USART 3 */</span><span class="cp"></span>
<span class="cp">#define AT91SAM9G45_ID_MCI0	11	</span><span class="cm">/* High Speed Multimedia Card Interface 0 */</span><span class="cp"></span>
<span class="cp">#define AT91SAM9G45_ID_TWI0	12	</span><span class="cm">/* Two-Wire Interface 0 */</span><span class="cp"></span>
<span class="cp">#define AT91SAM9G45_ID_TWI1	13	</span><span class="cm">/* Two-Wire Interface 1 */</span><span class="cp"></span>
<span class="cp">#define AT91SAM9G45_ID_SPI0	14	</span><span class="cm">/* Serial Peripheral Interface 0 */</span><span class="cp"></span>
<span class="cp">#define AT91SAM9G45_ID_SPI1	15	</span><span class="cm">/* Serial Peripheral Interface 1 */</span><span class="cp"></span>
<span class="cp">#define AT91SAM9G45_ID_SSC0	16	</span><span class="cm">/* Synchronous Serial Controller 0 */</span><span class="cp"></span>
<span class="cp">#define AT91SAM9G45_ID_SSC1	17	</span><span class="cm">/* Synchronous Serial Controller 1 */</span><span class="cp"></span>
<span class="cp">#define AT91SAM9G45_ID_TCB	18	</span><span class="cm">/* Timer Counter 0, 1, 2, 3, 4 and 5 */</span><span class="cp"></span>
<span class="cp">#define AT91SAM9G45_ID_PWMC	19	</span><span class="cm">/* Pulse Width Modulation Controller */</span><span class="cp"></span>
<span class="cp">#define AT91SAM9G45_ID_TSC	20	</span><span class="cm">/* Touch Screen ADC Controller */</span><span class="cp"></span>
<span class="cp">#define AT91SAM9G45_ID_DMA	21	</span><span class="cm">/* DMA Controller */</span><span class="cp"></span>
<span class="cp">#define AT91SAM9G45_ID_UHPHS	22	</span><span class="cm">/* USB Host High Speed */</span><span class="cp"></span>
<span class="cp">#define AT91SAM9G45_ID_LCDC	23	</span><span class="cm">/* LCD Controller */</span><span class="cp"></span>
<span class="cp">#define AT91SAM9G45_ID_AC97C	24	</span><span class="cm">/* AC97 Controller */</span><span class="cp"></span>
<span class="cp">#define AT91SAM9G45_ID_EMAC	25	</span><span class="cm">/* Ethernet MAC */</span><span class="cp"></span>
<span class="cp">#define AT91SAM9G45_ID_ISI	26	</span><span class="cm">/* Image Sensor Interface */</span><span class="cp"></span>
<span class="cp">#define AT91SAM9G45_ID_UDPHS	27	</span><span class="cm">/* USB Device High Speed */</span><span class="cp"></span>
<span class="cp">#define AT91SAM9G45_ID_AESTDESSHA 28	</span><span class="cm">/* AES + T-DES + SHA */</span><span class="cp"></span>
<span class="cp">#define AT91SAM9G45_ID_MCI1	29	</span><span class="cm">/* High Speed Multimedia Card Interface 1 */</span><span class="cp"></span>
<span class="cp">#define AT91SAM9G45_ID_VDEC	30	</span><span class="cm">/* Video Decoder */</span><span class="cp"></span>
<span class="cp">#define AT91SAM9G45_ID_IRQ0	31	</span><span class="cm">/* Advanced Interrupt Controller */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * User Peripheral physical base addresses.</span>
<span class="cm"> */</span>
<span class="cp">#define AT91SAM9G45_BASE_UDPHS		0xfff78000</span>
<span class="cp">#define AT91SAM9G45_BASE_TCB0		0xfff7c000</span>
<span class="cp">#define AT91SAM9G45_BASE_TC0		0xfff7c000</span>
<span class="cp">#define AT91SAM9G45_BASE_TC1		0xfff7c040</span>
<span class="cp">#define AT91SAM9G45_BASE_TC2		0xfff7c080</span>
<span class="cp">#define AT91SAM9G45_BASE_MCI0		0xfff80000</span>
<span class="cp">#define AT91SAM9G45_BASE_TWI0		0xfff84000</span>
<span class="cp">#define AT91SAM9G45_BASE_TWI1		0xfff88000</span>
<span class="cp">#define AT91SAM9G45_BASE_US0		0xfff8c000</span>
<span class="cp">#define AT91SAM9G45_BASE_US1		0xfff90000</span>
<span class="cp">#define AT91SAM9G45_BASE_US2		0xfff94000</span>
<span class="cp">#define AT91SAM9G45_BASE_US3		0xfff98000</span>
<span class="cp">#define AT91SAM9G45_BASE_SSC0		0xfff9c000</span>
<span class="cp">#define AT91SAM9G45_BASE_SSC1		0xfffa0000</span>
<span class="cp">#define AT91SAM9G45_BASE_SPI0		0xfffa4000</span>
<span class="cp">#define AT91SAM9G45_BASE_SPI1		0xfffa8000</span>
<span class="cp">#define AT91SAM9G45_BASE_AC97C		0xfffac000</span>
<span class="cp">#define AT91SAM9G45_BASE_TSC		0xfffb0000</span>
<span class="cp">#define AT91SAM9G45_BASE_ISI		0xfffb4000</span>
<span class="cp">#define AT91SAM9G45_BASE_PWMC		0xfffb8000</span>
<span class="cp">#define AT91SAM9G45_BASE_EMAC		0xfffbc000</span>
<span class="cp">#define AT91SAM9G45_BASE_AES		0xfffc0000</span>
<span class="cp">#define AT91SAM9G45_BASE_TDES		0xfffc4000</span>
<span class="cp">#define AT91SAM9G45_BASE_SHA		0xfffc8000</span>
<span class="cp">#define AT91SAM9G45_BASE_TRNG		0xfffcc000</span>
<span class="cp">#define AT91SAM9G45_BASE_MCI1		0xfffd0000</span>
<span class="cp">#define AT91SAM9G45_BASE_TCB1		0xfffd4000</span>
<span class="cp">#define AT91SAM9G45_BASE_TC3		0xfffd4000</span>
<span class="cp">#define AT91SAM9G45_BASE_TC4		0xfffd4040</span>
<span class="cp">#define AT91SAM9G45_BASE_TC5		0xfffd4080</span>

<span class="cm">/*</span>
<span class="cm"> * System Peripherals</span>
<span class="cm"> */</span>
<span class="cp">#define AT91SAM9G45_BASE_ECC	0xffffe200</span>
<span class="cp">#define AT91SAM9G45_BASE_DDRSDRC1 0xffffe400</span>
<span class="cp">#define AT91SAM9G45_BASE_DDRSDRC0 0xffffe600</span>
<span class="cp">#define AT91SAM9G45_BASE_DMA	0xffffec00</span>
<span class="cp">#define AT91SAM9G45_BASE_SMC	0xffffe800</span>
<span class="cp">#define AT91SAM9G45_BASE_MATRIX	0xffffea00</span>
<span class="cp">#define AT91SAM9G45_BASE_DBGU	AT91_BASE_DBGU1</span>
<span class="cp">#define AT91SAM9G45_BASE_PIOA	0xfffff200</span>
<span class="cp">#define AT91SAM9G45_BASE_PIOB	0xfffff400</span>
<span class="cp">#define AT91SAM9G45_BASE_PIOC	0xfffff600</span>
<span class="cp">#define AT91SAM9G45_BASE_PIOD	0xfffff800</span>
<span class="cp">#define AT91SAM9G45_BASE_PIOE	0xfffffa00</span>
<span class="cp">#define AT91SAM9G45_BASE_RSTC	0xfffffd00</span>
<span class="cp">#define AT91SAM9G45_BASE_SHDWC	0xfffffd10</span>
<span class="cp">#define AT91SAM9G45_BASE_RTT	0xfffffd20</span>
<span class="cp">#define AT91SAM9G45_BASE_PIT	0xfffffd30</span>
<span class="cp">#define AT91SAM9G45_BASE_WDT	0xfffffd40</span>
<span class="cp">#define AT91SAM9G45_BASE_RTC	0xfffffdb0</span>
<span class="cp">#define AT91SAM9G45_BASE_GPBR	0xfffffd60</span>

<span class="cm">/*</span>
<span class="cm"> * Internal Memory.</span>
<span class="cm"> */</span>
<span class="cp">#define AT91SAM9G45_SRAM_BASE	0x00300000	</span><span class="cm">/* Internal SRAM base address */</span><span class="cp"></span>
<span class="cp">#define AT91SAM9G45_SRAM_SIZE	SZ_64K		</span><span class="cm">/* Internal SRAM size (64Kb) */</span><span class="cp"></span>

<span class="cp">#define AT91SAM9G45_ROM_BASE	0x00400000	</span><span class="cm">/* Internal ROM base address */</span><span class="cp"></span>
<span class="cp">#define AT91SAM9G45_ROM_SIZE	SZ_64K		</span><span class="cm">/* Internal ROM size (64Kb) */</span><span class="cp"></span>

<span class="cp">#define AT91SAM9G45_LCDC_BASE	0x00500000	</span><span class="cm">/* LCD Controller */</span><span class="cp"></span>
<span class="cp">#define AT91SAM9G45_UDPHS_FIFO	0x00600000	</span><span class="cm">/* USB Device HS controller */</span><span class="cp"></span>
<span class="cp">#define AT91SAM9G45_OHCI_BASE	0x00700000	</span><span class="cm">/* USB Host controller (OHCI) */</span><span class="cp"></span>
<span class="cp">#define AT91SAM9G45_EHCI_BASE	0x00800000	</span><span class="cm">/* USB Host controller (EHCI) */</span><span class="cp"></span>
<span class="cp">#define AT91SAM9G45_VDEC_BASE	0x00900000	</span><span class="cm">/* Video Decoder Controller */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * DMA peripheral identifiers</span>
<span class="cm"> * for hardware handshaking interface</span>
<span class="cm"> */</span>
<span class="cp">#define AT_DMA_ID_MCI0		 0</span>
<span class="cp">#define AT_DMA_ID_SPI0_TX	 1</span>
<span class="cp">#define AT_DMA_ID_SPI0_RX	 2</span>
<span class="cp">#define AT_DMA_ID_SPI1_TX	 3</span>
<span class="cp">#define AT_DMA_ID_SPI1_RX	 4</span>
<span class="cp">#define AT_DMA_ID_SSC0_TX	 5</span>
<span class="cp">#define AT_DMA_ID_SSC0_RX	 6</span>
<span class="cp">#define AT_DMA_ID_SSC1_TX	 7</span>
<span class="cp">#define AT_DMA_ID_SSC1_RX	 8</span>
<span class="cp">#define AT_DMA_ID_AC97_TX	 9</span>
<span class="cp">#define AT_DMA_ID_AC97_RX	10</span>
<span class="cp">#define AT_DMA_ID_MCI1		13</span>

<span class="cp">#endif</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
