SET_FLAG DEBUG FALSE
SET_FLAG MODE INTERACTIVE
SET_FLAG STANDALONE_MODE FALSE
SET_PREFERENCE devicefamily zynq
SET_PREFERENCE device xc7z020
SET_PREFERENCE speedgrade -1
SET_PREFERENCE package clg484
SET_PREFERENCE verilogsim false
SET_PREFERENCE vhdlsim true
SET_PREFERENCE simulationfiles Behavioral
SET_PREFERENCE busformat BusFormatAngleBracketNotRipped
SET_PREFERENCE outputdirectory D:/Dropbox/Dropbox/Workspace/zynq_vf/pcores/hw_vf_bram_v1_00_a/devl/projnav/ipcore_dir/
SET_PREFERENCE workingdirectory D:/Dropbox/Dropbox/Workspace/zynq_vf/pcores/hw_vf_bram_v1_00_a/devl/projnav/ipcore_dir/tmp/
SET_PREFERENCE subworkingdirectory D:/Dropbox/Dropbox/Workspace/zynq_vf/pcores/hw_vf_bram_v1_00_a/devl/projnav/ipcore_dir/tmp/_cg/
SET_PREFERENCE transientdirectory D:/Dropbox/Dropbox/Workspace/zynq_vf/pcores/hw_vf_bram_v1_00_a/devl/projnav/ipcore_dir/tmp/_cg/_dbg/
SET_PREFERENCE designentry VHDL
SET_PREFERENCE flowvendor Foundation_ISE
SET_PREFERENCE addpads false
SET_PREFERENCE projectname coregen
SET_PREFERENCE formalverification false
SET_PREFERENCE asysymbol false
SET_PREFERENCE implementationfiletype Ngc
SET_PREFERENCE foundationsym false
SET_PREFERENCE createndf false
SET_PREFERENCE removerpms false
SET_CORE_NAME DSP48 Macro
SET_CORE_VERSION 2.1
SET_CORE_VLNV xilinx.com:ip:xbip_dsp48_macro:2.1
SET_CORE_CLASS com.xilinx.ip.xbip_dsp48_macro_v2_1.xbip_dsp48_macro_v2_1
SET_CORE_PATH D:/Xilinx/14.2/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/xbip_dsp48_macro_v2_1
SET_CORE_GUIPATH D:/Xilinx/14.2/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/xbip_dsp48_macro_v2_1/gui/xbip_dsp48_macro_v2_1.tcl
SET_CORE_DATASHEET d:\Xilinx\14.2\ISE_DS\ISE\coregen\ip\xilinx\dsp\com\xilinx\ip\xbip_dsp48_macro_v2_1\doc\dsp48_macro_ds754.pdf
ADD_CORE_DOCUMENT <d:\Xilinx\14.2\ISE_DS\ISE\coregen\ip\xilinx\dsp\com\xilinx\ip\xbip_dsp48_macro_v2_1\doc\xbip_dsp48_macro_v2_1_readme.txt><xbip_dsp48_macro_v2_1_readme.txt>
ADD_CORE_DOCUMENT <d:\Xilinx\14.2\ISE_DS\ISE\coregen\ip\xilinx\dsp\com\xilinx\ip\xbip_dsp48_macro_v2_1\doc\xbip_dsp48_macro_v2_1_vinfo.html><xbip_dsp48_macro_v2_1_vinfo.html>
ADD_CORE_DOCUMENT <d:\Xilinx\14.2\ISE_DS\ISE\coregen\ip\xilinx\dsp\com\xilinx\ip\xbip_dsp48_macro_v2_1\doc\dsp48_macro_ds754.pdf><dsp48_macro_ds754.pdf>
