{
  "module_name": "dma_qm_3_regs.h",
  "hash_id": "90c0c510e7027d35cc863489103ecb9f2405dfd3cda47ddf42c299d51be0b7a5",
  "original_prompt": "Ingested from linux-6.6.14/drivers/accel/habanalabs/include/goya/asic_reg/dma_qm_3_regs.h",
  "human_readable_source": " \n\n \n\n#ifndef ASIC_REG_DMA_QM_3_REGS_H_\n#define ASIC_REG_DMA_QM_3_REGS_H_\n\n \n\n#define mmDMA_QM_3_GLBL_CFG0                                         0x418000\n\n#define mmDMA_QM_3_GLBL_CFG1                                         0x418004\n\n#define mmDMA_QM_3_GLBL_PROT                                         0x418008\n\n#define mmDMA_QM_3_GLBL_ERR_CFG                                      0x41800C\n\n#define mmDMA_QM_3_GLBL_ERR_ADDR_LO                                  0x418010\n\n#define mmDMA_QM_3_GLBL_ERR_ADDR_HI                                  0x418014\n\n#define mmDMA_QM_3_GLBL_ERR_WDATA                                    0x418018\n\n#define mmDMA_QM_3_GLBL_SECURE_PROPS                                 0x41801C\n\n#define mmDMA_QM_3_GLBL_NON_SECURE_PROPS                             0x418020\n\n#define mmDMA_QM_3_GLBL_STS0                                         0x418024\n\n#define mmDMA_QM_3_GLBL_STS1                                         0x418028\n\n#define mmDMA_QM_3_PQ_BASE_LO                                        0x418060\n\n#define mmDMA_QM_3_PQ_BASE_HI                                        0x418064\n\n#define mmDMA_QM_3_PQ_SIZE                                           0x418068\n\n#define mmDMA_QM_3_PQ_PI                                             0x41806C\n\n#define mmDMA_QM_3_PQ_CI                                             0x418070\n\n#define mmDMA_QM_3_PQ_CFG0                                           0x418074\n\n#define mmDMA_QM_3_PQ_CFG1                                           0x418078\n\n#define mmDMA_QM_3_PQ_ARUSER                                         0x41807C\n\n#define mmDMA_QM_3_PQ_PUSH0                                          0x418080\n\n#define mmDMA_QM_3_PQ_PUSH1                                          0x418084\n\n#define mmDMA_QM_3_PQ_PUSH2                                          0x418088\n\n#define mmDMA_QM_3_PQ_PUSH3                                          0x41808C\n\n#define mmDMA_QM_3_PQ_STS0                                           0x418090\n\n#define mmDMA_QM_3_PQ_STS1                                           0x418094\n\n#define mmDMA_QM_3_PQ_RD_RATE_LIM_EN                                 0x4180A0\n\n#define mmDMA_QM_3_PQ_RD_RATE_LIM_RST_TOKEN                          0x4180A4\n\n#define mmDMA_QM_3_PQ_RD_RATE_LIM_SAT                                0x4180A8\n\n#define mmDMA_QM_3_PQ_RD_RATE_LIM_TOUT                               0x4180AC\n\n#define mmDMA_QM_3_CQ_CFG0                                           0x4180B0\n\n#define mmDMA_QM_3_CQ_CFG1                                           0x4180B4\n\n#define mmDMA_QM_3_CQ_ARUSER                                         0x4180B8\n\n#define mmDMA_QM_3_CQ_PTR_LO                                         0x4180C0\n\n#define mmDMA_QM_3_CQ_PTR_HI                                         0x4180C4\n\n#define mmDMA_QM_3_CQ_TSIZE                                          0x4180C8\n\n#define mmDMA_QM_3_CQ_CTL                                            0x4180CC\n\n#define mmDMA_QM_3_CQ_PTR_LO_STS                                     0x4180D4\n\n#define mmDMA_QM_3_CQ_PTR_HI_STS                                     0x4180D8\n\n#define mmDMA_QM_3_CQ_TSIZE_STS                                      0x4180DC\n\n#define mmDMA_QM_3_CQ_CTL_STS                                        0x4180E0\n\n#define mmDMA_QM_3_CQ_STS0                                           0x4180E4\n\n#define mmDMA_QM_3_CQ_STS1                                           0x4180E8\n\n#define mmDMA_QM_3_CQ_RD_RATE_LIM_EN                                 0x4180F0\n\n#define mmDMA_QM_3_CQ_RD_RATE_LIM_RST_TOKEN                          0x4180F4\n\n#define mmDMA_QM_3_CQ_RD_RATE_LIM_SAT                                0x4180F8\n\n#define mmDMA_QM_3_CQ_RD_RATE_LIM_TOUT                               0x4180FC\n\n#define mmDMA_QM_3_CQ_IFIFO_CNT                                      0x418108\n\n#define mmDMA_QM_3_CP_MSG_BASE0_ADDR_LO                              0x418120\n\n#define mmDMA_QM_3_CP_MSG_BASE0_ADDR_HI                              0x418124\n\n#define mmDMA_QM_3_CP_MSG_BASE1_ADDR_LO                              0x418128\n\n#define mmDMA_QM_3_CP_MSG_BASE1_ADDR_HI                              0x41812C\n\n#define mmDMA_QM_3_CP_MSG_BASE2_ADDR_LO                              0x418130\n\n#define mmDMA_QM_3_CP_MSG_BASE2_ADDR_HI                              0x418134\n\n#define mmDMA_QM_3_CP_MSG_BASE3_ADDR_LO                              0x418138\n\n#define mmDMA_QM_3_CP_MSG_BASE3_ADDR_HI                              0x41813C\n\n#define mmDMA_QM_3_CP_LDMA_TSIZE_OFFSET                              0x418140\n\n#define mmDMA_QM_3_CP_LDMA_SRC_BASE_LO_OFFSET                        0x418144\n\n#define mmDMA_QM_3_CP_LDMA_SRC_BASE_HI_OFFSET                        0x418148\n\n#define mmDMA_QM_3_CP_LDMA_DST_BASE_LO_OFFSET                        0x41814C\n\n#define mmDMA_QM_3_CP_LDMA_DST_BASE_HI_OFFSET                        0x418150\n\n#define mmDMA_QM_3_CP_LDMA_COMMIT_OFFSET                             0x418154\n\n#define mmDMA_QM_3_CP_FENCE0_RDATA                                   0x418158\n\n#define mmDMA_QM_3_CP_FENCE1_RDATA                                   0x41815C\n\n#define mmDMA_QM_3_CP_FENCE2_RDATA                                   0x418160\n\n#define mmDMA_QM_3_CP_FENCE3_RDATA                                   0x418164\n\n#define mmDMA_QM_3_CP_FENCE0_CNT                                     0x418168\n\n#define mmDMA_QM_3_CP_FENCE1_CNT                                     0x41816C\n\n#define mmDMA_QM_3_CP_FENCE2_CNT                                     0x418170\n\n#define mmDMA_QM_3_CP_FENCE3_CNT                                     0x418174\n\n#define mmDMA_QM_3_CP_STS                                            0x418178\n\n#define mmDMA_QM_3_CP_CURRENT_INST_LO                                0x41817C\n\n#define mmDMA_QM_3_CP_CURRENT_INST_HI                                0x418180\n\n#define mmDMA_QM_3_CP_BARRIER_CFG                                    0x418184\n\n#define mmDMA_QM_3_CP_DBG_0                                          0x418188\n\n#define mmDMA_QM_3_PQ_BUF_ADDR                                       0x418300\n\n#define mmDMA_QM_3_PQ_BUF_RDATA                                      0x418304\n\n#define mmDMA_QM_3_CQ_BUF_ADDR                                       0x418308\n\n#define mmDMA_QM_3_CQ_BUF_RDATA                                      0x41830C\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}