Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-8864] concatenation with an unsized literal will be treated as 32 bits [C:/Users/mauli/OneDrive/Desktop/DD Lab/Projects/Lab_06/ALU/ALU.srcs/sources_1/new/ALU.v:25]
WARNING: [VRFC 10-8864] concatenation with an unsized literal will be treated as 32 bits [C:/Users/mauli/OneDrive/Desktop/DD Lab/Projects/Lab_06/ALU/ALU.srcs/sources_1/new/ALU.v:28]
WARNING: [VRFC 10-8864] concatenation with an unsized literal will be treated as 32 bits [C:/Users/mauli/OneDrive/Desktop/DD Lab/Projects/Lab_06/ALU/ALU.srcs/sources_1/new/ALU.v:29]
WARNING: [VRFC 10-8864] concatenation with an unsized literal will be treated as 32 bits [C:/Users/mauli/OneDrive/Desktop/DD Lab/Projects/Lab_06/ALU/ALU.srcs/sources_1/new/ALU.v:30]
WARNING: [VRFC 10-8864] concatenation with an unsized literal will be treated as 32 bits [C:/Users/mauli/OneDrive/Desktop/DD Lab/Projects/Lab_06/ALU/ALU.srcs/sources_1/new/ALU.v:31]
WARNING: [VRFC 10-8864] concatenation with an unsized literal will be treated as 32 bits [C:/Users/mauli/OneDrive/Desktop/DD Lab/Projects/Lab_06/ALU/ALU.srcs/sources_1/new/ALU.v:32]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
