#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Thu Dec 11 14:19:46 2025
# Process ID: 23528
# Current directory: C:/Users/12302093/AppData/Roaming/Xilinx/Vivado/myproj/project_1.runs/design_1_smartconnect_0_0_synth_1
# Command line: vivado.exe -log design_1_smartconnect_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_smartconnect_0_0.tcl
# Log file: C:/Users/12302093/AppData/Roaming/Xilinx/Vivado/myproj/project_1.runs/design_1_smartconnect_0_0_synth_1/design_1_smartconnect_0_0.vds
# Journal file: C:/Users/12302093/AppData/Roaming/Xilinx/Vivado/myproj/project_1.runs/design_1_smartconnect_0_0_synth_1\vivado.jou
# Running On        :5CD322B26V
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :26200
# Processor Detail  :AMD Ryzen 5 PRO 7530U with Radeon Graphics     
# CPU Frequency     :1996 MHz
# CPU Physical cores:6
# CPU Logical cores :12
# Host memory       :16442 MB
# Swap memory       :3221 MB
# Total Virtual     :19664 MB
# Available Virtual :343 MB
#-----------------------------------------------------------
source design_1_smartconnect_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 486.535 ; gain = 202.457
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/12302093/EOS/vivado-library-master/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.1/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 490.477 ; gain = 3.941
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_smartconnect_0_0
Command: synth_design -top design_1_smartconnect_0_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Device 21-9227] Part: xc7z020clg400-1 does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3308
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:22 ; elapsed = 00:00:37 . Memory (MB): peak = 1407.957 ; gain = 447.199
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_smartconnect_0_0' [c:/Users/12302093/AppData/Roaming/Xilinx/Vivado/myproj/project_1.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/synth/design_1_smartconnect_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac' [c:/Users/12302093/AppData/Roaming/Xilinx/Vivado/myproj/project_1.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:10]
INFO: [Synth 8-6157] synthesizing module 'clk_map_imp_1NMB928' [c:/Users/12302093/AppData/Roaming/Xilinx/Vivado/myproj/project_1.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:555]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_one_0' [c:/Users/12302093/AppData/Roaming/Xilinx/Vivado/myproj/project_1.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_0/synth/bd_48ac_one_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_9_xlconstant' [c:/Users/12302093/AppData/Roaming/Xilinx/Vivado/myproj/project_1.gen/sources_1/bd/design_1/ipshared/e2d2/hdl/xlconstant_v1_1_vl_rfs.v:68]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_9_xlconstant' (0#1) [c:/Users/12302093/AppData/Roaming/Xilinx/Vivado/myproj/project_1.gen/sources_1/bd/design_1/ipshared/e2d2/hdl/xlconstant_v1_1_vl_rfs.v:68]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_one_0' (0#1) [c:/Users/12302093/AppData/Roaming/Xilinx/Vivado/myproj/project_1.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_0/synth/bd_48ac_one_0.v:53]
INFO: [Synth 8-638] synthesizing module 'bd_48ac_psr_aclk_0' [c:/Users/12302093/AppData/Roaming/Xilinx/Vivado/myproj/project_1.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_1/synth/bd_48ac_psr_aclk_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'c:/Users/12302093/AppData/Roaming/Xilinx/Vivado/myproj/project_1.gen/sources_1/bd/design_1/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1271' bound to instance 'U0' of component 'proc_sys_reset' [c:/Users/12302093/AppData/Roaming/Xilinx/Vivado/myproj/project_1.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_1/synth/bd_48ac_psr_aclk_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [c:/Users/12302093/AppData/Roaming/Xilinx/Vivado/myproj/project_1.gen/sources_1/bd/design_1/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1330]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [c:/Users/12302093/AppData/Roaming/Xilinx/Vivado/myproj/project_1.gen/sources_1/bd/design_1/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1399]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [c:/Users/12302093/AppData/Roaming/Xilinx/Vivado/myproj/project_1.gen/sources_1/bd/design_1/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1415]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [c:/Users/12302093/AppData/Roaming/Xilinx/Vivado/myproj/project_1.gen/sources_1/bd/design_1/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1441]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [c:/Users/12302093/AppData/Roaming/Xilinx/Vivado/myproj/project_1.gen/sources_1/bd/design_1/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1464]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [c:/Users/12302093/AppData/Roaming/Xilinx/Vivado/myproj/project_1.gen/sources_1/bd/design_1/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1488]
INFO: [Synth 8-638] synthesizing module 'lpf' [c:/Users/12302093/AppData/Roaming/Xilinx/Vivado/myproj/project_1.gen/sources_1/bd/design_1/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:821]
INFO: [Synth 8-3491] module 'SRL16' declared at 'C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:137246' bound to instance 'POR_SRL_I' of component 'SRL16' [c:/Users/12302093/AppData/Roaming/Xilinx/Vivado/myproj/project_1.gen/sources_1/bd/design_1/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:873]
INFO: [Synth 8-6157] synthesizing module 'SRL16' [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:137246]
INFO: [Synth 8-6155] done synthesizing module 'SRL16' (0#1) [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:137246]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [c:/Users/12302093/AppData/Roaming/Xilinx/Vivado/myproj/project_1.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/12302093/AppData/Roaming/Xilinx/Vivado/myproj/project_1.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [c:/Users/12302093/AppData/Roaming/Xilinx/Vivado/myproj/project_1.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [c:/Users/12302093/AppData/Roaming/Xilinx/Vivado/myproj/project_1.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [c:/Users/12302093/AppData/Roaming/Xilinx/Vivado/myproj/project_1.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [c:/Users/12302093/AppData/Roaming/Xilinx/Vivado/myproj/project_1.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [c:/Users/12302093/AppData/Roaming/Xilinx/Vivado/myproj/project_1.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (0#1) [c:/Users/12302093/AppData/Roaming/Xilinx/Vivado/myproj/project_1.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (0#1) [c:/Users/12302093/AppData/Roaming/Xilinx/Vivado/myproj/project_1.gen/sources_1/bd/design_1/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:821]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [c:/Users/12302093/AppData/Roaming/Xilinx/Vivado/myproj/project_1.gen/sources_1/bd/design_1/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:304]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [c:/Users/12302093/AppData/Roaming/Xilinx/Vivado/myproj/project_1.gen/sources_1/bd/design_1/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (0#1) [c:/Users/12302093/AppData/Roaming/Xilinx/Vivado/myproj/project_1.gen/sources_1/bd/design_1/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (0#1) [c:/Users/12302093/AppData/Roaming/Xilinx/Vivado/myproj/project_1.gen/sources_1/bd/design_1/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:304]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (0#1) [c:/Users/12302093/AppData/Roaming/Xilinx/Vivado/myproj/project_1.gen/sources_1/bd/design_1/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1330]
INFO: [Synth 8-256] done synthesizing module 'bd_48ac_psr_aclk_0' (0#1) [c:/Users/12302093/AppData/Roaming/Xilinx/Vivado/myproj/project_1.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_1/synth/bd_48ac_psr_aclk_0.vhd:74]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'bd_48ac_psr_aclk_0' is unconnected for instance 'psr_aclk' [c:/Users/12302093/AppData/Roaming/Xilinx/Vivado/myproj/project_1.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:596]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'bd_48ac_psr_aclk_0' is unconnected for instance 'psr_aclk' [c:/Users/12302093/AppData/Roaming/Xilinx/Vivado/myproj/project_1.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:596]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'bd_48ac_psr_aclk_0' is unconnected for instance 'psr_aclk' [c:/Users/12302093/AppData/Roaming/Xilinx/Vivado/myproj/project_1.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:596]
WARNING: [Synth 8-7071] port 'peripheral_aresetn' of module 'bd_48ac_psr_aclk_0' is unconnected for instance 'psr_aclk' [c:/Users/12302093/AppData/Roaming/Xilinx/Vivado/myproj/project_1.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:596]
WARNING: [Synth 8-7023] instance 'psr_aclk' of module 'bd_48ac_psr_aclk_0' has 10 connections declared, but only 6 given [c:/Users/12302093/AppData/Roaming/Xilinx/Vivado/myproj/project_1.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:596]
INFO: [Synth 8-6155] done synthesizing module 'clk_map_imp_1NMB928' (0#1) [c:/Users/12302093/AppData/Roaming/Xilinx/Vivado/myproj/project_1.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:555]
WARNING: [Synth 8-7071] port 'S01_ACLK' of module 'clk_map_imp_1NMB928' is unconnected for instance 'clk_map' [c:/Users/12302093/AppData/Roaming/Xilinx/Vivado/myproj/project_1.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:313]
WARNING: [Synth 8-7071] port 'S01_ARESETN' of module 'clk_map_imp_1NMB928' is unconnected for instance 'clk_map' [c:/Users/12302093/AppData/Roaming/Xilinx/Vivado/myproj/project_1.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:313]
WARNING: [Synth 8-7023] instance 'clk_map' of module 'clk_map_imp_1NMB928' has 11 connections declared, but only 9 given [c:/Users/12302093/AppData/Roaming/Xilinx/Vivado/myproj/project_1.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:313]
INFO: [Synth 8-6157] synthesizing module 'm00_exit_pipeline_imp_CVVFJV' [c:/Users/12302093/AppData/Roaming/Xilinx/Vivado/myproj/project_1.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:605]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_m00e_0' [c:/Users/12302093/AppData/Roaming/Xilinx/Vivado/myproj/project_1.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_16/synth/bd_48ac_m00e_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_async_rst' [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1175]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_async_rst' (0#1) [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1175]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_m00e_0' (0#1) [c:/Users/12302093/AppData/Roaming/Xilinx/Vivado/myproj/project_1.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_16/synth/bd_48ac_m00e_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'm00_exit_pipeline_imp_CVVFJV' (0#1) [c:/Users/12302093/AppData/Roaming/Xilinx/Vivado/myproj/project_1.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:605]
INFO: [Synth 8-6157] synthesizing module 'm00_nodes_imp_Z1B1P3' [c:/Users/12302093/AppData/Roaming/Xilinx/Vivado/myproj/project_1.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:781]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_m00arn_0' [c:/Users/12302093/AppData/Roaming/Xilinx/Vivado/myproj/project_1.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_14/synth/bd_48ac_m00arn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram' [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (0#1) [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram' (0#1) [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized0' [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized0' [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized0' (0#1) [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized0' (0#1) [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_m00arn_0' (0#1) [c:/Users/12302093/AppData/Roaming/Xilinx/Vivado/myproj/project_1.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_14/synth/bd_48ac_m00arn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_m00rn_0' [c:/Users/12302093/AppData/Roaming/Xilinx/Vivado/myproj/project_1.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_15/synth/bd_48ac_m00rn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized1' [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized1' [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized1' (0#1) [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized1' (0#1) [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized2' [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized2' [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized2' (0#1) [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized2' (0#1) [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_m00rn_0' (0#1) [c:/Users/12302093/AppData/Roaming/Xilinx/Vivado/myproj/project_1.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_15/synth/bd_48ac_m00rn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'm00_nodes_imp_Z1B1P3' (0#1) [c:/Users/12302093/AppData/Roaming/Xilinx/Vivado/myproj/project_1.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:781]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_m00s2a_0' [c:/Users/12302093/AppData/Roaming/Xilinx/Vivado/myproj/project_1.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_13/synth/bd_48ac_m00s2a_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_m00s2a_0' (0#1) [c:/Users/12302093/AppData/Roaming/Xilinx/Vivado/myproj/project_1.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_13/synth/bd_48ac_m00s2a_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_s00a2s_0' [c:/Users/12302093/AppData/Roaming/Xilinx/Vivado/myproj/project_1.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_10/synth/bd_48ac_s00a2s_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_s00a2s_0' (0#1) [c:/Users/12302093/AppData/Roaming/Xilinx/Vivado/myproj/project_1.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_10/synth/bd_48ac_s00a2s_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 's00_entry_pipeline_imp_1C3JDRS' [c:/Users/12302093/AppData/Roaming/Xilinx/Vivado/myproj/project_1.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:912]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_s00mmu_0' [c:/Users/12302093/AppData/Roaming/Xilinx/Vivado/myproj/project_1.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_7/synth/bd_48ac_s00mmu_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_s00mmu_0' (0#1) [c:/Users/12302093/AppData/Roaming/Xilinx/Vivado/myproj/project_1.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_7/synth/bd_48ac_s00mmu_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_s00sic_0' [c:/Users/12302093/AppData/Roaming/Xilinx/Vivado/myproj/project_1.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_9/synth/bd_48ac_s00sic_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_s00sic_0' (0#1) [c:/Users/12302093/AppData/Roaming/Xilinx/Vivado/myproj/project_1.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_9/synth/bd_48ac_s00sic_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_s00tr_0' [c:/Users/12302093/AppData/Roaming/Xilinx/Vivado/myproj/project_1.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_8/synth/bd_48ac_s00tr_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_s00tr_0' (0#1) [c:/Users/12302093/AppData/Roaming/Xilinx/Vivado/myproj/project_1.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_8/synth/bd_48ac_s00tr_0.sv:53]
WARNING: [Synth 8-7071] port 'm_axi_arburst' of module 'bd_48ac_s00tr_0' is unconnected for instance 's00_transaction_regulator' [c:/Users/12302093/AppData/Roaming/Xilinx/Vivado/myproj/project_1.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:1159]
WARNING: [Synth 8-7023] instance 's00_transaction_regulator' of module 'bd_48ac_s00tr_0' has 38 connections declared, but only 37 given [c:/Users/12302093/AppData/Roaming/Xilinx/Vivado/myproj/project_1.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:1159]
INFO: [Synth 8-6155] done synthesizing module 's00_entry_pipeline_imp_1C3JDRS' (0#1) [c:/Users/12302093/AppData/Roaming/Xilinx/Vivado/myproj/project_1.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:912]
INFO: [Synth 8-6157] synthesizing module 's00_nodes_imp_1FAO4F6' [c:/Users/12302093/AppData/Roaming/Xilinx/Vivado/myproj/project_1.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:1199]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_sarn_0' [c:/Users/12302093/AppData/Roaming/Xilinx/Vivado/myproj/project_1.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_11/synth/bd_48ac_sarn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized3' [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized3' [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized3' (0#1) [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized3' (0#1) [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized4' [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized4' [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized4' (0#1) [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized4' (0#1) [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_sarn_0' (0#1) [c:/Users/12302093/AppData/Roaming/Xilinx/Vivado/myproj/project_1.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_11/synth/bd_48ac_sarn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_srn_0' [c:/Users/12302093/AppData/Roaming/Xilinx/Vivado/myproj/project_1.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_12/synth/bd_48ac_srn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized5' [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized5' [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized5' (0#1) [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized5' (0#1) [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_srn_0' (0#1) [c:/Users/12302093/AppData/Roaming/Xilinx/Vivado/myproj/project_1.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_12/synth/bd_48ac_srn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 's00_nodes_imp_1FAO4F6' (0#1) [c:/Users/12302093/AppData/Roaming/Xilinx/Vivado/myproj/project_1.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:1199]
INFO: [Synth 8-6157] synthesizing module 'switchboards_imp_1MKJLH2' [c:/Users/12302093/AppData/Roaming/Xilinx/Vivado/myproj/project_1.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:1330]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_arsw_0' [c:/Users/12302093/AppData/Roaming/Xilinx/Vivado/myproj/project_1.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_2/synth/bd_48ac_arsw_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_arsw_0' (0#1) [c:/Users/12302093/AppData/Roaming/Xilinx/Vivado/myproj/project_1.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_2/synth/bd_48ac_arsw_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_awsw_0' [c:/Users/12302093/AppData/Roaming/Xilinx/Vivado/myproj/project_1.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_4/synth/bd_48ac_awsw_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_awsw_0' (0#1) [c:/Users/12302093/AppData/Roaming/Xilinx/Vivado/myproj/project_1.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_4/synth/bd_48ac_awsw_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_bsw_0' [c:/Users/12302093/AppData/Roaming/Xilinx/Vivado/myproj/project_1.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_6/synth/bd_48ac_bsw_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_bsw_0' (0#1) [c:/Users/12302093/AppData/Roaming/Xilinx/Vivado/myproj/project_1.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_6/synth/bd_48ac_bsw_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_rsw_0' [c:/Users/12302093/AppData/Roaming/Xilinx/Vivado/myproj/project_1.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_3/synth/bd_48ac_rsw_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_rsw_0' (0#1) [c:/Users/12302093/AppData/Roaming/Xilinx/Vivado/myproj/project_1.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_3/synth/bd_48ac_rsw_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_wsw_0' [c:/Users/12302093/AppData/Roaming/Xilinx/Vivado/myproj/project_1.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_5/synth/bd_48ac_wsw_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_wsw_0' (0#1) [c:/Users/12302093/AppData/Roaming/Xilinx/Vivado/myproj/project_1.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_5/synth/bd_48ac_wsw_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'switchboards_imp_1MKJLH2' (0#1) [c:/Users/12302093/AppData/Roaming/Xilinx/Vivado/myproj/project_1.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:1330]
WARNING: [Synth 8-7071] port 'M00_SC_AW_info' of module 'switchboards_imp_1MKJLH2' is unconnected for instance 'switchboards' [c:/Users/12302093/AppData/Roaming/Xilinx/Vivado/myproj/project_1.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:501]
WARNING: [Synth 8-7071] port 'M00_SC_AW_payld' of module 'switchboards_imp_1MKJLH2' is unconnected for instance 'switchboards' [c:/Users/12302093/AppData/Roaming/Xilinx/Vivado/myproj/project_1.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:501]
WARNING: [Synth 8-7071] port 'M00_SC_AW_req' of module 'switchboards_imp_1MKJLH2' is unconnected for instance 'switchboards' [c:/Users/12302093/AppData/Roaming/Xilinx/Vivado/myproj/project_1.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:501]
WARNING: [Synth 8-7071] port 'M00_SC_AW_send' of module 'switchboards_imp_1MKJLH2' is unconnected for instance 'switchboards' [c:/Users/12302093/AppData/Roaming/Xilinx/Vivado/myproj/project_1.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:501]
WARNING: [Synth 8-7071] port 'M00_SC_B_info' of module 'switchboards_imp_1MKJLH2' is unconnected for instance 'switchboards' [c:/Users/12302093/AppData/Roaming/Xilinx/Vivado/myproj/project_1.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:501]
WARNING: [Synth 8-7071] port 'M00_SC_B_payld' of module 'switchboards_imp_1MKJLH2' is unconnected for instance 'switchboards' [c:/Users/12302093/AppData/Roaming/Xilinx/Vivado/myproj/project_1.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:501]
WARNING: [Synth 8-7071] port 'M00_SC_B_req' of module 'switchboards_imp_1MKJLH2' is unconnected for instance 'switchboards' [c:/Users/12302093/AppData/Roaming/Xilinx/Vivado/myproj/project_1.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:501]
WARNING: [Synth 8-7071] port 'M00_SC_B_send' of module 'switchboards_imp_1MKJLH2' is unconnected for instance 'switchboards' [c:/Users/12302093/AppData/Roaming/Xilinx/Vivado/myproj/project_1.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:501]
WARNING: [Synth 8-7071] port 'M00_SC_W_info' of module 'switchboards_imp_1MKJLH2' is unconnected for instance 'switchboards' [c:/Users/12302093/AppData/Roaming/Xilinx/Vivado/myproj/project_1.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:501]
WARNING: [Synth 8-7071] port 'M00_SC_W_payld' of module 'switchboards_imp_1MKJLH2' is unconnected for instance 'switchboards' [c:/Users/12302093/AppData/Roaming/Xilinx/Vivado/myproj/project_1.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:501]
WARNING: [Synth 8-7071] port 'M00_SC_W_req' of module 'switchboards_imp_1MKJLH2' is unconnected for instance 'switchboards' [c:/Users/12302093/AppData/Roaming/Xilinx/Vivado/myproj/project_1.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:501]
WARNING: [Synth 8-7071] port 'M00_SC_W_send' of module 'switchboards_imp_1MKJLH2' is unconnected for instance 'switchboards' [c:/Users/12302093/AppData/Roaming/Xilinx/Vivado/myproj/project_1.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:501]
WARNING: [Synth 8-7071] port 'M01_SC_B_info' of module 'switchboards_imp_1MKJLH2' is unconnected for instance 'switchboards' [c:/Users/12302093/AppData/Roaming/Xilinx/Vivado/myproj/project_1.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:501]
WARNING: [Synth 8-7071] port 'M01_SC_B_payld' of module 'switchboards_imp_1MKJLH2' is unconnected for instance 'switchboards' [c:/Users/12302093/AppData/Roaming/Xilinx/Vivado/myproj/project_1.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:501]
WARNING: [Synth 8-7071] port 'M01_SC_B_req' of module 'switchboards_imp_1MKJLH2' is unconnected for instance 'switchboards' [c:/Users/12302093/AppData/Roaming/Xilinx/Vivado/myproj/project_1.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:501]
WARNING: [Synth 8-7071] port 'M01_SC_B_send' of module 'switchboards_imp_1MKJLH2' is unconnected for instance 'switchboards' [c:/Users/12302093/AppData/Roaming/Xilinx/Vivado/myproj/project_1.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:501]
WARNING: [Synth 8-7071] port 'M01_SC_R_info' of module 'switchboards_imp_1MKJLH2' is unconnected for instance 'switchboards' [c:/Users/12302093/AppData/Roaming/Xilinx/Vivado/myproj/project_1.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:501]
WARNING: [Synth 8-7071] port 'M01_SC_R_payld' of module 'switchboards_imp_1MKJLH2' is unconnected for instance 'switchboards' [c:/Users/12302093/AppData/Roaming/Xilinx/Vivado/myproj/project_1.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:501]
WARNING: [Synth 8-7071] port 'M01_SC_R_req' of module 'switchboards_imp_1MKJLH2' is unconnected for instance 'switchboards' [c:/Users/12302093/AppData/Roaming/Xilinx/Vivado/myproj/project_1.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:501]
WARNING: [Synth 8-7071] port 'M01_SC_R_send' of module 'switchboards_imp_1MKJLH2' is unconnected for instance 'switchboards' [c:/Users/12302093/AppData/Roaming/Xilinx/Vivado/myproj/project_1.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:501]
WARNING: [Synth 8-7071] port 'S00_SC_AW_recv' of module 'switchboards_imp_1MKJLH2' is unconnected for instance 'switchboards' [c:/Users/12302093/AppData/Roaming/Xilinx/Vivado/myproj/project_1.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:501]
WARNING: [Synth 8-7071] port 'S00_SC_B_recv' of module 'switchboards_imp_1MKJLH2' is unconnected for instance 'switchboards' [c:/Users/12302093/AppData/Roaming/Xilinx/Vivado/myproj/project_1.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:501]
WARNING: [Synth 8-7071] port 'S00_SC_W_recv' of module 'switchboards_imp_1MKJLH2' is unconnected for instance 'switchboards' [c:/Users/12302093/AppData/Roaming/Xilinx/Vivado/myproj/project_1.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:501]
WARNING: [Synth 8-7071] port 'S01_SC_AR_recv' of module 'switchboards_imp_1MKJLH2' is unconnected for instance 'switchboards' [c:/Users/12302093/AppData/Roaming/Xilinx/Vivado/myproj/project_1.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:501]
WARNING: [Synth 8-7071] port 'S01_SC_AW_recv' of module 'switchboards_imp_1MKJLH2' is unconnected for instance 'switchboards' [c:/Users/12302093/AppData/Roaming/Xilinx/Vivado/myproj/project_1.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:501]
WARNING: [Synth 8-7071] port 'S01_SC_W_recv' of module 'switchboards_imp_1MKJLH2' is unconnected for instance 'switchboards' [c:/Users/12302093/AppData/Roaming/Xilinx/Vivado/myproj/project_1.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:501]
WARNING: [Synth 8-7023] instance 'switchboards' of module 'switchboards_imp_1MKJLH2' has 77 connections declared, but only 51 given [c:/Users/12302093/AppData/Roaming/Xilinx/Vivado/myproj/project_1.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:501]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac' (0#1) [c:/Users/12302093/AppData/Roaming/Xilinx/Vivado/myproj/project_1.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_smartconnect_0_0' (0#1) [c:/Users/12302093/AppData/Roaming/Xilinx/Vivado/myproj/project_1.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/synth/design_1_smartconnect_0_0.v:53]
WARNING: [Synth 8-3848] Net aresetn_out in module/entity clk_map_imp_1NMB928 does not have driver. [c:/Users/12302093/AppData/Roaming/Xilinx/Vivado/myproj/project_1.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:575]
WARNING: [Synth 8-3848] Net S01_AXI_arready in module/entity bd_48ac does not have driver. [c:/Users/12302093/AppData/Roaming/Xilinx/Vivado/myproj/project_1.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:127]
WARNING: [Synth 8-3848] Net S01_AXI_awready in module/entity bd_48ac does not have driver. [c:/Users/12302093/AppData/Roaming/Xilinx/Vivado/myproj/project_1.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:140]
WARNING: [Synth 8-3848] Net S01_AXI_bid in module/entity bd_48ac does not have driver. [c:/Users/12302093/AppData/Roaming/Xilinx/Vivado/myproj/project_1.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:145]
WARNING: [Synth 8-3848] Net S01_AXI_bresp in module/entity bd_48ac does not have driver. [c:/Users/12302093/AppData/Roaming/Xilinx/Vivado/myproj/project_1.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:147]
WARNING: [Synth 8-3848] Net S01_AXI_buser in module/entity bd_48ac does not have driver. [c:/Users/12302093/AppData/Roaming/Xilinx/Vivado/myproj/project_1.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:148]
WARNING: [Synth 8-3848] Net S01_AXI_bvalid in module/entity bd_48ac does not have driver. [c:/Users/12302093/AppData/Roaming/Xilinx/Vivado/myproj/project_1.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:149]
WARNING: [Synth 8-3848] Net S01_AXI_rdata in module/entity bd_48ac does not have driver. [c:/Users/12302093/AppData/Roaming/Xilinx/Vivado/myproj/project_1.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:150]
WARNING: [Synth 8-3848] Net S01_AXI_rid in module/entity bd_48ac does not have driver. [c:/Users/12302093/AppData/Roaming/Xilinx/Vivado/myproj/project_1.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:151]
WARNING: [Synth 8-3848] Net S01_AXI_rlast in module/entity bd_48ac does not have driver. [c:/Users/12302093/AppData/Roaming/Xilinx/Vivado/myproj/project_1.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:152]
WARNING: [Synth 8-3848] Net S01_AXI_rresp in module/entity bd_48ac does not have driver. [c:/Users/12302093/AppData/Roaming/Xilinx/Vivado/myproj/project_1.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:154]
WARNING: [Synth 8-3848] Net S01_AXI_ruser in module/entity bd_48ac does not have driver. [c:/Users/12302093/AppData/Roaming/Xilinx/Vivado/myproj/project_1.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:155]
WARNING: [Synth 8-3848] Net S01_AXI_rvalid in module/entity bd_48ac does not have driver. [c:/Users/12302093/AppData/Roaming/Xilinx/Vivado/myproj/project_1.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:156]
WARNING: [Synth 8-3848] Net S01_AXI_wready in module/entity bd_48ac does not have driver. [c:/Users/12302093/AppData/Roaming/Xilinx/Vivado/myproj/project_1.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:160]
WARNING: [Synth 8-7129] Port aclk in module sc_util_v1_0_4_pipeline__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclken in module sc_util_v1_0_4_pipeline__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port areset in module sc_util_v1_0_4_pipeline__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[0] in module sc_util_v1_0_4_onehot_to_binary is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclk in module sc_util_v1_0_4_pipeline__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclken in module sc_util_v1_0_4_pipeline__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port areset in module sc_util_v1_0_4_pipeline__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[1] in module sc_switchboard_v1_0_8_top__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[0] in module sc_switchboard_v1_0_8_top__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_send[1] in module sc_switchboard_v1_0_8_top__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_req[1] in module sc_switchboard_v1_0_8_top__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_info[1] in module sc_switchboard_v1_0_8_top__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[0] in module sc_util_v1_0_4_onehot_to_binary__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclk in module sc_util_v1_0_4_pipeline__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclken in module sc_util_v1_0_4_pipeline__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port areset in module sc_util_v1_0_4_pipeline__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[1] in module sc_switchboard_v1_0_8_top__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[0] in module sc_switchboard_v1_0_8_top__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_send[1] in module sc_switchboard_v1_0_8_top__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_req[1] in module sc_switchboard_v1_0_8_top__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_info[1] in module sc_switchboard_v1_0_8_top__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[1] in module sc_switchboard_v1_0_8_top__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[0] in module sc_switchboard_v1_0_8_top__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_send[1] in module sc_switchboard_v1_0_8_top__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_req[1] in module sc_switchboard_v1_0_8_top__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_info[1] in module sc_switchboard_v1_0_8_top__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclk in module sc_util_v1_0_4_pipeline__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclken in module sc_util_v1_0_4_pipeline__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port areset in module sc_util_v1_0_4_pipeline__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[1] in module sc_switchboard_v1_0_8_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[0] in module sc_switchboard_v1_0_8_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_send[1] in module sc_switchboard_v1_0_8_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_req[1] in module sc_switchboard_v1_0_8_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_info[1] in module sc_switchboard_v1_0_8_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port aresetn in module switchboards_imp_1MKJLH2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sleep in module xpm_memory_base__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rsta in module xpm_memory_base__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port regcea in module xpm_memory_base__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectsbiterra in module xpm_memory_base__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectdbiterra in module xpm_memory_base__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clkb in module xpm_memory_base__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port regceb in module xpm_memory_base__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port web[0] in module xpm_memory_base__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[101] in module xpm_memory_base__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[100] in module xpm_memory_base__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[99] in module xpm_memory_base__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[98] in module xpm_memory_base__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[97] in module xpm_memory_base__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[96] in module xpm_memory_base__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[95] in module xpm_memory_base__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[94] in module xpm_memory_base__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[93] in module xpm_memory_base__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[92] in module xpm_memory_base__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[91] in module xpm_memory_base__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[90] in module xpm_memory_base__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[89] in module xpm_memory_base__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[88] in module xpm_memory_base__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[87] in module xpm_memory_base__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[86] in module xpm_memory_base__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[85] in module xpm_memory_base__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[84] in module xpm_memory_base__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[83] in module xpm_memory_base__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[82] in module xpm_memory_base__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[81] in module xpm_memory_base__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[80] in module xpm_memory_base__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[79] in module xpm_memory_base__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[78] in module xpm_memory_base__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[77] in module xpm_memory_base__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[76] in module xpm_memory_base__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[75] in module xpm_memory_base__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[74] in module xpm_memory_base__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[73] in module xpm_memory_base__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[72] in module xpm_memory_base__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[71] in module xpm_memory_base__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[70] in module xpm_memory_base__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[69] in module xpm_memory_base__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[68] in module xpm_memory_base__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[67] in module xpm_memory_base__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[66] in module xpm_memory_base__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[65] in module xpm_memory_base__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[64] in module xpm_memory_base__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[63] in module xpm_memory_base__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[62] in module xpm_memory_base__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[61] in module xpm_memory_base__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[60] in module xpm_memory_base__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[59] in module xpm_memory_base__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[58] in module xpm_memory_base__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[57] in module xpm_memory_base__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[56] in module xpm_memory_base__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[55] in module xpm_memory_base__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[54] in module xpm_memory_base__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[53] in module xpm_memory_base__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[52] in module xpm_memory_base__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[51] in module xpm_memory_base__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[50] in module xpm_memory_base__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[49] in module xpm_memory_base__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[48] in module xpm_memory_base__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[47] in module xpm_memory_base__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[46] in module xpm_memory_base__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[45] in module xpm_memory_base__parameterized5 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:40 ; elapsed = 00:01:03 . Memory (MB): peak = 1633.242 ; gain = 672.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:41 ; elapsed = 00:01:03 . Memory (MB): peak = 1633.242 ; gain = 672.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:41 ; elapsed = 00:01:03 . Memory (MB): peak = 1633.242 ; gain = 672.484
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1633.242 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/12302093/AppData/Roaming/Xilinx/Vivado/myproj/project_1.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/12302093/AppData/Roaming/Xilinx/Vivado/myproj/project_1.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/ooc.xdc] for cell 'inst'
Parsing XDC File [c:/Users/12302093/AppData/Roaming/Xilinx/Vivado/myproj/project_1.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_1/bd_48ac_psr_aclk_0_board.xdc] for cell 'inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/12302093/AppData/Roaming/Xilinx/Vivado/myproj/project_1.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_1/bd_48ac_psr_aclk_0_board.xdc] for cell 'inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/12302093/AppData/Roaming/Xilinx/Vivado/myproj/project_1.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_1/bd_48ac_psr_aclk_0.xdc] for cell 'inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/12302093/AppData/Roaming/Xilinx/Vivado/myproj/project_1.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_1/bd_48ac_psr_aclk_0.xdc] for cell 'inst/clk_map/psr_aclk/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/12302093/AppData/Roaming/Xilinx/Vivado/myproj/project_1.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_1/bd_48ac_psr_aclk_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_smartconnect_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_smartconnect_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/12302093/AppData/Roaming/Xilinx/Vivado/myproj/project_1.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_11/bd_48ac_sarn_0_clocks.xdc] for cell 'inst/s00_nodes/s00_ar_node/inst'
Finished Parsing XDC File [c:/Users/12302093/AppData/Roaming/Xilinx/Vivado/myproj/project_1.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_11/bd_48ac_sarn_0_clocks.xdc] for cell 'inst/s00_nodes/s00_ar_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/12302093/AppData/Roaming/Xilinx/Vivado/myproj/project_1.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_11/bd_48ac_sarn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_smartconnect_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_smartconnect_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/12302093/AppData/Roaming/Xilinx/Vivado/myproj/project_1.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_12/bd_48ac_srn_0_clocks.xdc] for cell 'inst/s00_nodes/s00_r_node/inst'
Finished Parsing XDC File [c:/Users/12302093/AppData/Roaming/Xilinx/Vivado/myproj/project_1.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_12/bd_48ac_srn_0_clocks.xdc] for cell 'inst/s00_nodes/s00_r_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/12302093/AppData/Roaming/Xilinx/Vivado/myproj/project_1.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_12/bd_48ac_srn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_smartconnect_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_smartconnect_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/12302093/AppData/Roaming/Xilinx/Vivado/myproj/project_1.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_14/bd_48ac_m00arn_0_clocks.xdc] for cell 'inst/m00_nodes/m00_ar_node/inst'
Finished Parsing XDC File [c:/Users/12302093/AppData/Roaming/Xilinx/Vivado/myproj/project_1.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_14/bd_48ac_m00arn_0_clocks.xdc] for cell 'inst/m00_nodes/m00_ar_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/12302093/AppData/Roaming/Xilinx/Vivado/myproj/project_1.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_14/bd_48ac_m00arn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_smartconnect_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_smartconnect_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/12302093/AppData/Roaming/Xilinx/Vivado/myproj/project_1.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_15/bd_48ac_m00rn_0_clocks.xdc] for cell 'inst/m00_nodes/m00_r_node/inst'
Finished Parsing XDC File [c:/Users/12302093/AppData/Roaming/Xilinx/Vivado/myproj/project_1.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_15/bd_48ac_m00rn_0_clocks.xdc] for cell 'inst/m00_nodes/m00_r_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/12302093/AppData/Roaming/Xilinx/Vivado/myproj/project_1.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_15/bd_48ac_m00rn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_smartconnect_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_smartconnect_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/12302093/AppData/Roaming/Xilinx/Vivado/myproj/project_1.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/smartconnect.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/12302093/AppData/Roaming/Xilinx/Vivado/myproj/project_1.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/smartconnect.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/12302093/AppData/Roaming/Xilinx/Vivado/myproj/project_1.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/smartconnect.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_smartconnect_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_smartconnect_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/12302093/AppData/Roaming/Xilinx/Vivado/myproj/project_1.runs/design_1_smartconnect_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/12302093/AppData/Roaming/Xilinx/Vivado/myproj/project_1.runs/design_1_smartconnect_0_0_synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_smartconnect_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_smartconnect_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 20 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.067 . Memory (MB): peak = 2045.398 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 13 instances were transformed.
  FDR => FDRE: 12 instances
  SRL16 => SRL16E: 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2105.906 ; gain = 60.508
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:54 ; elapsed = 00:02:28 . Memory (MB): peak = 2105.906 ; gain = 1145.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:54 ; elapsed = 00:02:28 . Memory (MB): peak = 2105.906 ; gain = 1145.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  C:/Users/12302093/AppData/Roaming/Xilinx/Vivado/myproj/project_1.runs/design_1_smartconnect_0_0_synth_1/dont_touch.xdc, line 103).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m00_nodes/m00_ar_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m00_nodes/m00_r_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_ar_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_r_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_r_node/inst/inst_mi_handler/\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m00_nodes/m00_r_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m00_nodes/m00_r_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_r_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:54 ; elapsed = 00:02:29 . Memory (MB): peak = 2105.906 ; gain = 1145.148
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_AB_reg_slice.state_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'gen_axi.gen_write.write_cs_reg' in module 'sc_mmu_v1_0_13_decerr_slave'
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_AB_reg_slice.state_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            P_WRITE_IDLE |                              001 |                               00
            P_WRITE_DATA |                              010 |                               01
            P_WRITE_RESP |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_axi.gen_write.write_cs_reg' using encoding 'one-hot' in module 'sc_mmu_v1_0_13_decerr_slave'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:00 ; elapsed = 00:02:36 . Memory (MB): peak = 2105.906 ; gain = 1145.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 4     
	   3 Input    8 Bit       Adders := 2     
	   2 Input    7 Bit       Adders := 2     
	   2 Input    6 Bit       Adders := 49    
	   2 Input    5 Bit       Adders := 5     
	   2 Input    4 Bit       Adders := 12    
	   2 Input    2 Bit       Adders := 2     
	   3 Input    1 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 66    
+---Registers : 
	             2178 Bit    Registers := 28    
	             1854 Bit    Registers := 4     
	              512 Bit    Registers := 2     
	              156 Bit    Registers := 1     
	              138 Bit    Registers := 2     
	              102 Bit    Registers := 1     
	               84 Bit    Registers := 3     
	               64 Bit    Registers := 4     
	               47 Bit    Registers := 1     
	               33 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               14 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 9     
	                7 Bit    Registers := 4     
	                6 Bit    Registers := 25    
	                5 Bit    Registers := 5     
	                4 Bit    Registers := 16    
	                3 Bit    Registers := 25    
	                2 Bit    Registers := 12    
	                1 Bit    Registers := 230   
+---Muxes : 
	   2 Input 2178 Bit        Muxes := 14    
	   2 Input 1854 Bit        Muxes := 4     
	   2 Input  512 Bit        Muxes := 2     
	   2 Input  138 Bit        Muxes := 1     
	   2 Input   84 Bit        Muxes := 2     
	   2 Input   64 Bit        Muxes := 4     
	   2 Input   47 Bit        Muxes := 1     
	   2 Input   33 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 6     
	   2 Input   14 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 12    
	   2 Input    7 Bit        Muxes := 12    
	   4 Input    7 Bit        Muxes := 4     
	   2 Input    6 Bit        Muxes := 9     
	   2 Input    4 Bit        Muxes := 4     
	   4 Input    3 Bit        Muxes := 10    
	   2 Input    3 Bit        Muxes := 12    
	   2 Input    2 Bit        Muxes := 43    
	   3 Input    2 Bit        Muxes := 1     
	   7 Input    2 Bit        Muxes := 2     
	   6 Input    1 Bit        Muxes := 96    
	   4 Input    1 Bit        Muxes := 32    
	   7 Input    1 Bit        Muxes := 28    
	  12 Input    1 Bit        Muxes := 8     
	   2 Input    1 Bit        Muxes := 85    
	   3 Input    1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:36 ; elapsed = 00:03:16 . Memory (MB): peak = 2105.906 ; gain = 1145.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping Report (see note below)
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+--------------+
|Module Name                                                                                                                                                                         | RTL Object                       | Inference      | Size (Depth x Width) | Primitives   | 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+--------------+
|inst/i_1/\m00_nodes/m00_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst      | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 156             | RAM32M x 26  | 
|inst/i_1/\m00_nodes/m00_r_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 19              | RAM32M x 4   | 
|inst/i_1/\m00_nodes/m00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst       | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 84              | RAM32M x 14  | 
|inst/i_1/\s00_nodes/s00_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst      | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 138             | RAM32M x 23  | 
|inst/i_1/\s00_nodes/s00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst       | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 102             | RAM32M x 17  | 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:47 ; elapsed = 00:03:29 . Memory (MB): peak = 2105.906 ; gain = 1145.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:52 ; elapsed = 00:03:36 . Memory (MB): peak = 2105.906 ; gain = 1145.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+--------------+
|Module Name                                                                                                                                                                         | RTL Object                       | Inference      | Size (Depth x Width) | Primitives   | 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+--------------+
|inst/i_1/\s00_nodes/s00_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst      | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 138             | RAM32M x 23  | 
|inst/i_1/\s00_nodes/s00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst       | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 102             | RAM32M x 17  | 
|inst/i_1/\m00_nodes/m00_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst      | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 156             | RAM32M x 26  | 
|inst/i_1/\m00_nodes/m00_r_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 19              | RAM32M x 4   | 
|inst/i_1/\m00_nodes/m00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst       | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 84              | RAM32M x 14  | 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+--------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3332] Sequential element (gen_endpoint.decerr_slave_inst/FSM_onehot_gen_axi.gen_write.write_cs_reg[2]) is unused and will be removed from module sc_mmu_v1_0_13_top.
INFO: [Synth 8-3332] Sequential element (gen_endpoint.decerr_slave_inst/FSM_onehot_gen_axi.gen_write.write_cs_reg[1]) is unused and will be removed from module sc_mmu_v1_0_13_top.
INFO: [Synth 8-3332] Sequential element (gen_endpoint.decerr_slave_inst/FSM_onehot_gen_axi.gen_write.write_cs_reg[0]) is unused and will be removed from module sc_mmu_v1_0_13_top.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:55 ; elapsed = 00:03:39 . Memory (MB): peak = 2105.906 ; gain = 1145.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:03 ; elapsed = 00:03:47 . Memory (MB): peak = 2105.906 ; gain = 1145.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:03 ; elapsed = 00:03:47 . Memory (MB): peak = 2105.906 ; gain = 1145.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:03 ; elapsed = 00:03:48 . Memory (MB): peak = 2105.906 ; gain = 1145.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:03 ; elapsed = 00:03:48 . Memory (MB): peak = 2105.906 ; gain = 1145.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:04 ; elapsed = 00:03:48 . Memory (MB): peak = 2105.906 ; gain = 1145.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:04 ; elapsed = 00:03:48 . Memory (MB): peak = 2105.906 ; gain = 1145.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+---------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name      | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+---------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | shift_reg_reg | 16     | 1          | 1      | 0       | 0      | 0      | 0      | 
+------------+---------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    16|
|2     |LUT1   |    65|
|3     |LUT2   |    59|
|4     |LUT3   |   360|
|5     |LUT4   |   132|
|6     |LUT5   |   235|
|7     |LUT6   |   205|
|8     |RAM32M |    51|
|9     |SRL16  |     1|
|10    |SRL16E |     8|
|11    |FDCE   |    36|
|12    |FDR    |     4|
|13    |FDRE   |  1417|
|14    |FDSE   |    93|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:04 ; elapsed = 00:03:48 . Memory (MB): peak = 2105.906 ; gain = 1145.148
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3212 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:28 ; elapsed = 00:02:46 . Memory (MB): peak = 2105.906 ; gain = 672.484
Synthesis Optimization Complete : Time (s): cpu = 00:03:04 ; elapsed = 00:03:49 . Memory (MB): peak = 2105.906 ; gain = 1145.148
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.309 . Memory (MB): peak = 2105.906 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 72 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2105.906 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 56 instances were transformed.
  FDR => FDRE: 4 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 51 instances
  SRL16 => SRL16E: 1 instance 

Synth Design complete | Checksum: bd970930
INFO: [Common 17-83] Releasing license: Synthesis
151 Infos, 152 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:19 ; elapsed = 00:04:15 . Memory (MB): peak = 2105.906 ; gain = 1578.777
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2105.906 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/12302093/AppData/Roaming/Xilinx/Vivado/myproj/project_1.runs/design_1_smartconnect_0_0_synth_1/design_1_smartconnect_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_smartconnect_0_0, cache-ID = 5fa54b07c26a4ee7
INFO: [Coretcl 2-1174] Renamed 137 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 2105.906 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/12302093/AppData/Roaming/Xilinx/Vivado/myproj/project_1.runs/design_1_smartconnect_0_0_synth_1/design_1_smartconnect_0_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file design_1_smartconnect_0_0_utilization_synth.rpt -pb design_1_smartconnect_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Dec 11 14:25:08 2025...
