Information: Updating design information... (UID-85)
Warning: Design 'DLX_IR_SIZE32_PC_SIZE32' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : DLX_IR_SIZE32_PC_SIZE32
Version: O-2018.06-SP4
Date   : Sun Sep 13 02:09:18 2020
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: datapath_i/execute_stage_dp/general_alu_i/clk_r_REG603_S3
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: clk_r_REG19_S13
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  DLX_IR_SIZE32_PC_SIZE32
                     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  datapath_i/execute_stage_dp/general_alu_i/clk_r_REG603_S3/CK (DFFR_X1)
                                                          0.00 #     0.00 r
  datapath_i/execute_stage_dp/general_alu_i/clk_r_REG603_S3/QN (DFFR_X1)
                                                          0.17       0.17 r
  datapath_i/execute_stage_dp/general_alu_i/U510/ZN (OAI222_X1)
                                                          0.10       0.27 f
  datapath_i/execute_stage_dp/general_alu_i/U538/ZN (INV_X1)
                                                          0.05       0.32 r
  datapath_i/execute_stage_dp/general_alu_i/U539/ZN (OAI22_X1)
                                                          0.04       0.35 f
  datapath_i/execute_stage_dp/general_alu_i/U541/ZN (AOI211_X1)
                                                          0.15       0.51 r
  datapath_i/execute_stage_dp/general_alu_i/U575/ZN (OAI22_X1)
                                                          0.05       0.55 f
  datapath_i/execute_stage_dp/general_alu_i/U576/ZN (AOI211_X1)
                                                          0.10       0.65 r
  datapath_i/execute_stage_dp/general_alu_i/U594/ZN (INV_X1)
                                                          0.03       0.68 f
  datapath_i/execute_stage_dp/general_alu_i/U616/ZN (AOI222_X1)
                                                          0.16       0.84 r
  datapath_i/execute_stage_dp/general_alu_i/U617/ZN (OAI22_X1)
                                                          0.05       0.89 f
  datapath_i/execute_stage_dp/general_alu_i/U618/ZN (AOI211_X1)
                                                          0.14       1.03 r
  datapath_i/execute_stage_dp/general_alu_i/U778/ZN (OAI22_X1)
                                                          0.05       1.08 f
  datapath_i/execute_stage_dp/general_alu_i/U779/ZN (AOI211_X1)
                                                          0.11       1.20 r
  datapath_i/execute_stage_dp/general_alu_i/U858/ZN (INV_X1)
                                                          0.03       1.22 f
  datapath_i/execute_stage_dp/general_alu_i/U860/ZN (AOI222_X1)
                                                          0.15       1.37 r
  datapath_i/execute_stage_dp/general_alu_i/U1468/ZN (OAI22_X1)
                                                          0.05       1.42 f
  datapath_i/execute_stage_dp/general_alu_i/U1469/ZN (INV_X1)
                                                          0.03       1.45 r
  datapath_i/execute_stage_dp/general_alu_i/U1471/ZN (OAI211_X1)
                                                          0.04       1.50 f
  datapath_i/execute_stage_dp/general_alu_i/U1472/ZN (AOI22_X1)
                                                          0.07       1.57 r
  datapath_i/execute_stage_dp/general_alu_i/U1473/ZN (NAND4_X1)
                                                          0.05       1.62 f
  datapath_i/execute_stage_dp/general_alu_i/OUTALU[1] (general_alu_N32)
                                                          0.00       1.62 f
  U1835/ZN (AOI22_X1)                                     0.07       1.69 r
  U1836/ZN (OAI21_X1)                                     0.04       1.72 f
  U1837/Z (MUX2_X1)                                       0.08       1.80 f
  U1838/ZN (AOI22_X1)                                     0.06       1.86 r
  clk_r_REG19_S13/D (DFFS_X1)                             0.01       1.87 r
  data arrival time                                                  1.87

  clock clk (rise edge)                                  18.15      18.15
  clock network delay (ideal)                             0.00      18.15
  clk_r_REG19_S13/CK (DFFS_X1)                            0.00      18.15 r
  library setup time                                     -0.03      18.12
  data required time                                                18.12
  --------------------------------------------------------------------------
  data required time                                                18.12
  data arrival time                                                 -1.87
  --------------------------------------------------------------------------
  slack (MET)                                                       16.25


1
