<map id="include/triSYCL/vendor/Xilinx/acap/aie/connection.hpp" name="include/triSYCL/vendor/Xilinx/acap/aie/connection.hpp">
<area shape="rect" id="node1" title=" " alt="" coords="125,5,328,47"/>
<area shape="rect" id="node2" href="$triSYCL_2vendor_2Xilinx_2acap_2aie_2axi__stream__switch_8hpp.html" title="Model of an AXI stream switch." alt="" coords="333,95,512,151"/>
<area shape="rect" id="node15" href="$triSYCL_2vendor_2Xilinx_2acap_2aie_2program_8hpp.html" title="Model of an AI Engine program, that weaves the program of each tile with the memory of each tile for ..." alt="" coords="5,615,192,656"/>
<area shape="rect" id="node18" href="$triSYCL_2vendor_2Xilinx_2acap_2aie_2dma_8hpp.html" title="Model of a tile DMA." alt="" coords="144,102,309,143"/>
<area shape="rect" id="node3" href="$triSYCL_2vendor_2Xilinx_2acap_2aie_2shim__tile_8hpp.html" title="Model of a shim tile between the AI array and the rest of the circuit." alt="" coords="417,317,573,373"/>
<area shape="rect" id="node12" href="$triSYCL_2vendor_2Xilinx_2acap_2aie_2tile__infrastructure_2detail_2tile__infrastructure_8hpp.html" title="The basic AI Engine homogeneous tile, with the common infrastructure to all the tiles,..." alt="" coords="210,199,366,269"/>
<area shape="rect" id="node4" href="$triSYCL_2vendor_2Xilinx_2acap_2aie_2device_2detail_2device_8hpp.html" title="SYCL&#45;friendly device view of AIE." alt="" coords="347,793,503,849"/>
<area shape="rect" id="node5" href="$triSYCL_2vendor_2Xilinx_2acap_2aie_2accessor_8hpp.html" title="SYCL accessor for AIE tile device." alt="" coords="440,897,632,939"/>
<area shape="rect" id="node11" href="$triSYCL_2vendor_2Xilinx_2acap_2aie_2device_8hpp.html" title="SYCL&#45;friendly device view of AIE." alt="" coords="237,897,416,939"/>
<area shape="rect" id="node6" href="$triSYCL_2vendor_2Xilinx_2acap_2aie_8hpp.html" title="Experimenting with CGRA &amp; processor arrays such as ACAP/AI Engine." alt="" coords="122,987,278,1028"/>
<area shape="rect" id="node7" href="$triSYCL_2vendor_2Xilinx_2acap_8hpp.html" title="Experimenting with CGRA &amp; processor arrays such as ACAP/AI Engine." alt="" coords="122,1076,278,1117"/>
<area shape="rect" id="node8" href="$triSYCL_2sycl_8hpp.html" title=" " alt="" coords="117,1165,283,1192"/>
<area shape="rect" id="node9" href="$CL_2sycl_8hpp.html" title="This is the main SYCL 1.2.1 interoperability header to expose triSYCL into the cl::sycl namespace." alt="" coords="49,1240,186,1267"/>
<area shape="rect" id="node10" href="$sycl_2sycl_8hpp.html" title="This is the SYCL extension header to expose triSYCL directly into the sycl namespace as expected by S..." alt="" coords="211,1240,355,1267"/>
<area shape="rect" id="node13" href="$triSYCL_2vendor_2Xilinx_2acap_2aie_2tile__infrastructure_8hpp.html" title="The basic AI Engine homogeneous tile, with the common infrastructure to all the tiles,..." alt="" coords="210,317,366,373"/>
<area shape="rect" id="node14" href="$triSYCL_2vendor_2Xilinx_2acap_2aie_2tile__base_8hpp.html" title="The basic AI Engine homogeneous tile, with common content to all the tiles (i.e." alt="" coords="187,421,343,477"/>
<area shape="rect" id="node17" href="$triSYCL_2vendor_2Xilinx_2acap_2aie_2tile_8hpp.html" title="The basic AI Engine heterogeneous tile that dependent of x &amp; y coordinates but also from the collecti..." alt="" coords="187,525,344,567"/>
<area shape="rect" id="node16" href="$triSYCL_2vendor_2Xilinx_2acap_2aie_2queue_8hpp.html" title="SYCL&#45;friendly queue for AIE cooperative program including all the tiles." alt="" coords="187,704,362,745"/>
</map>
