library IEEE;
use IEEE.STD_LOGIC_1164.all;

entity Bin7SegDecoder is
	port(binInput : in  std_logic_vector(3 downto 0);
		 decOut_n : out std_logic_vector(6 downto 0);
		 enable   : in  std_logic
	);
end Bin7SegDecoder;

architecture Behavioural of Bin7SegDecoder is
begin
	decOut_n <= "1111001" when (binInput = "0001") and (enable) else ---> 1
				"0100100" when (binInput = "0010") and (enable) else ---> 1
				"0100100" when (binInput = "0010") and (enable) else ---> 2
				"0110000" when (binInput = "0011") and (enable) else ---> 3
				"0011001" when (binInput = "0100") and (enable) else ---> 4
				"0010010" when (binInput = "0101") and (enable) else ---> 5
				"0000010" when (binInput = "0110") and (enable) else ---> 6
				"1111000" when (binInput = "0111") and (enable) else ---> 7
				"0000000" when (binInput = "1000") and (enable) else ---> 8
				"0010000" when (binInput = "1001") and (enable) else ---> 9
				"0001000" when (binInput = "1010") and (enable) else ---> A
				"0000011" when (binInput = "1011") and (enable) else ---> B
				"1000110" when (binInput = "1100") and (enable) else ---> C
				"0100001" when (binInput = "1101") and (enable) else ---> D
				"0000110" when (binInput = "1110") and (enable) else ---> E
				"0001110" when (binInput = "1111") and (enable) else ---> F
				"1000000";                                           ---> 0
end Behavioural;
