Cadence Genus(TM) Synthesis Solution.
Copyright 2022 Cadence Design Systems, Inc. All rights reserved worldwide.
Cadence and the Cadence logo are registered trademarks and Genus is a trademark
of Cadence Design Systems, Inc. in the United States and other countries.

[15:52:00.041322] Configured Lic search path (21.01-s002): /uusoc/facility/cad_tools/Cadence/common_license:/uusoc/facility/cad_tools/Mentor/common_license

Version: 21.15-s080_1, built Fri Sep 23 11:57:55 PDT 2022
Options: -files synthesis.tcl 
Date:    Tue Nov 04 15:52:00 2025
Host:    lab1-30.eng.utah.edu (x86_64 w/Linux 4.18.0-553.78.1.el8_10.x86_64) (8cores*16cpus*1physical cpu*Intel(R) Core(TM) i7-10700 CPU @ 2.90GHz 16384KB) (65789912KB)
PID:     1603616
OS:      Red Hat Enterprise Linux release 8.10 (Ootpa)


[15:52:00.119832] Periodic Lic check successful
[15:52:00.119834] Feature usage summary:
[15:52:00.119834] Genus_Synthesis
Checking out license: Genus_Synthesis


***********************************************************************************************************
***********************************************************************************************************



Loading tool scripts...Using chipware dir from user defined $CW_DIR environment variable set to /uusoc/facility/cad_tools/Cadence/GENUS211/tools.lnx86/lib/chipware
Using chipware simulation model dir from user defined $CW_DIR_SIM environment variable set to /uusoc/facility/cad_tools/Cadence/GENUS211/tools.lnx86/lib/chipware/sim

Finished loading tool scripts (6 seconds elapsed).

#@ Processing -files option
@genus 1> source synthesis.tcl
#@ Begin verbose source ./synthesis.tcl
@file(synthesis.tcl) 3: if {[file exists /proc/cpuinfo]} {
  sh grep "model name" /proc/cpuinfo
  sh grep "cpu MHz"    /proc/cpuinfo
}
model name	: Intel(R) Core(TM) i7-10700 CPU @ 2.90GHz
model name	: Intel(R) Core(TM) i7-10700 CPU @ 2.90GHz
model name	: Intel(R) Core(TM) i7-10700 CPU @ 2.90GHz
model name	: Intel(R) Core(TM) i7-10700 CPU @ 2.90GHz
model name	: Intel(R) Core(TM) i7-10700 CPU @ 2.90GHz
model name	: Intel(R) Core(TM) i7-10700 CPU @ 2.90GHz
model name	: Intel(R) Core(TM) i7-10700 CPU @ 2.90GHz
model name	: Intel(R) Core(TM) i7-10700 CPU @ 2.90GHz
model name	: Intel(R) Core(TM) i7-10700 CPU @ 2.90GHz
model name	: Intel(R) Core(TM) i7-10700 CPU @ 2.90GHz
model name	: Intel(R) Core(TM) i7-10700 CPU @ 2.90GHz
model name	: Intel(R) Core(TM) i7-10700 CPU @ 2.90GHz
model name	: Intel(R) Core(TM) i7-10700 CPU @ 2.90GHz
model name	: Intel(R) Core(TM) i7-10700 CPU @ 2.90GHz
model name	: Intel(R) Core(TM) i7-10700 CPU @ 2.90GHz
model name	: Intel(R) Core(TM) i7-10700 CPU @ 2.90GHz
cpu MHz		: 2900.000
cpu MHz		: 2900.000
cpu MHz		: 2900.000
cpu MHz		: 2900.000
cpu MHz		: 2900.000
cpu MHz		: 2900.000
cpu MHz		: 2900.000
cpu MHz		: 2900.000
cpu MHz		: 4600.713
cpu MHz		: 2900.000
cpu MHz		: 2900.000
cpu MHz		: 2900.000
cpu MHz		: 2900.000
cpu MHz		: 2900.000
cpu MHz		: 2900.000
cpu MHz		: 2900.000
@file(synthesis.tcl) 8: puts "Hostname : [info hostname]"
Hostname : lab1-30.eng.utah.edu
@file(synthesis.tcl) 15: set DESIGN TopModule
@file(synthesis.tcl) 16: set GEN_EFF medium
@file(synthesis.tcl) 17: set MAP_OPT_EFF high
@file(synthesis.tcl) 18: set DATE [clock format [clock seconds] -format "%b%d-%T"] 
@file(synthesis.tcl) 19: set _OUTPUTS_PATH outputs_${DATE}
@file(synthesis.tcl) 20: set _REPORTS_PATH reports_${DATE}
@file(synthesis.tcl) 21: set _LOG_PATH logs_${DATE}
@file(synthesis.tcl) 23: set_db / .init_lib_search_path {. ./lib} 
  Setting attribute of root '/': 'init_lib_search_path' = . ./lib
@file(synthesis.tcl) 24: set_db / .script_search_path {. <path>} 
  Setting attribute of root '/': 'script_search_path' = . <path>
@file(synthesis.tcl) 25: set_db / .init_hdl_search_path {. ./rtl} 
  Setting attribute of root '/': 'init_hdl_search_path' = . ./rtl
@file(synthesis.tcl) 34: set_db / .information_level 7 
  Setting attribute of root '/': 'information_level' = 7
@file(synthesis.tcl) 41: read_libs {
  /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/sclib_tsmc180_ss_nldm.lib \
  /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/sclib_tsmc180_tt_nldm.lib \
  /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/sclib_tsmc180_ff_nldm.lib
}

Threads Configured:8
            Reading file '/research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/sclib_tsmc180_ss_nldm.lib'
            Reading file '/research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/sclib_tsmc180_tt_nldm.lib'
Warning : Libraries have inconsistent nominal operating conditions. In the Liberty library, there are attributes called nom_voltage, nom_process and nom_temperature. Genus reports the message, if the respective values of the 2 given .libs differ. [LBR-38]
        : The libraries are 'sclib_tsmc180_ss' and 'sclib_tsmc180_tt'.
        : This is a common source of delay calculation confusion and should be avoided.
            Reading file '/research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/sclib_tsmc180_ff_nldm.lib'
Warning : Libraries have inconsistent nominal operating conditions. In the Liberty library, there are attributes called nom_voltage, nom_process and nom_temperature. Genus reports the message, if the respective values of the 2 given .libs differ. [LBR-38]
        : The libraries are 'sclib_tsmc180_ss' and 'sclib_tsmc180_ff'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.620000, 125.000000) in library 'sclib_tsmc180_ss_nldm.lib'.
        : The nominal operating condition is represented, either by the nominal PVT values specified in the library source (via nom_process,nom_voltage and nom_temperature respectively), or by the default PVT values (1.0,1.0,1.0).
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.800000, 25.000000) in library 'sclib_tsmc180_tt_nldm.lib'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.980000, -40.000000) in library 'sclib_tsmc180_ff_nldm.lib'.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNA' must have an output pin.
        : Add the missing output pin(s), then reload the library. Else the library cell will be marked as timing model i.e. unusable. Timing_model means that the cell does not have any defined function. If there is no output pin, Genus will mark library cell as unusable i.e. the attribute 'usable' will be marked to 'false' on the libcell. Therefore, the cell is not used for mapping and it will not be picked up from the library for synthesis. If you query the attribute 'unusable_reason' on the libcell; result will be: 'Library cell has no output pins.'Note: The message LBR-9 is only for the logical pins and not for the power_ground pins. Genus will depend upon the output function defined in the pin group (output pin) of the cell, to use it for mapping. The pg_pin will not have any function defined.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNA' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNA' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNA' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNA' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNA' must have an output pin.
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (sclib_tsmc180_ss/AND2X1 and sclib_tsmc180_tt/AND2X1).  Deleting (sclib_tsmc180_tt/AND2X1).
        : Library cell names must be unique.  Any duplicates will be deleted.  Only the first (as determined by the order of libraries) will be retained.
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (sclib_tsmc180_ss/ANTENNA and sclib_tsmc180_tt/ANTENNA).  Deleting (sclib_tsmc180_tt/ANTENNA).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (sclib_tsmc180_ss/BUFX1 and sclib_tsmc180_tt/BUFX1).  Deleting (sclib_tsmc180_tt/BUFX1).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (sclib_tsmc180_ss/DFFQBX1 and sclib_tsmc180_tt/DFFQBX1).  Deleting (sclib_tsmc180_tt/DFFQBX1).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (sclib_tsmc180_ss/DFFQQBX1 and sclib_tsmc180_tt/DFFQQBX1).  Deleting (sclib_tsmc180_tt/DFFQQBX1).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (sclib_tsmc180_ss/DFFQSRX1 and sclib_tsmc180_tt/DFFQSRX1).  Deleting (sclib_tsmc180_tt/DFFQSRX1).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (sclib_tsmc180_ss/DFFQX1 and sclib_tsmc180_tt/DFFQX1).  Deleting (sclib_tsmc180_tt/DFFQX1).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (sclib_tsmc180_ss/INVX1 and sclib_tsmc180_tt/INVX1).  Deleting (sclib_tsmc180_tt/INVX1).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (sclib_tsmc180_ss/INVX16 and sclib_tsmc180_tt/INVX16).  Deleting (sclib_tsmc180_tt/INVX16).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (sclib_tsmc180_ss/INVX2 and sclib_tsmc180_tt/INVX2).  Deleting (sclib_tsmc180_tt/INVX2).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (sclib_tsmc180_ss/INVX32 and sclib_tsmc180_tt/INVX32).  Deleting (sclib_tsmc180_tt/INVX32).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (sclib_tsmc180_ss/INVX4 and sclib_tsmc180_tt/INVX4).  Deleting (sclib_tsmc180_tt/INVX4).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (sclib_tsmc180_ss/INVX8 and sclib_tsmc180_tt/INVX8).  Deleting (sclib_tsmc180_tt/INVX8).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (sclib_tsmc180_ss/MUX2X1 and sclib_tsmc180_tt/MUX2X1).  Deleting (sclib_tsmc180_tt/MUX2X1).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (sclib_tsmc180_ss/NAND2X1 and sclib_tsmc180_tt/NAND2X1).  Deleting (sclib_tsmc180_tt/NAND2X1).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (sclib_tsmc180_ss/NAND3X1 and sclib_tsmc180_tt/NAND3X1).  Deleting (sclib_tsmc180_tt/NAND3X1).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (sclib_tsmc180_ss/NOR2X1 and sclib_tsmc180_tt/NOR2X1).  Deleting (sclib_tsmc180_tt/NOR2X1).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (sclib_tsmc180_ss/OR2X1 and sclib_tsmc180_tt/OR2X1).  Deleting (sclib_tsmc180_tt/OR2X1).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (sclib_tsmc180_ss/TIE0 and sclib_tsmc180_tt/TIE0).  Deleting (sclib_tsmc180_tt/TIE0).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (sclib_tsmc180_ss/TIE1 and sclib_tsmc180_tt/TIE1).  Deleting (sclib_tsmc180_tt/TIE1).
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'LBR-22'.
@file(synthesis.tcl) 46: read_physical -lef /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/tech.lef

  According to lef_library, there are total 6 routing layers [ V(3) / H(3) ]

Warning : None of the loaded LEF files have MACRO statements. [PHYS-20]
        : Make sure the LEF file containing MACRO statement was not missed.
        : The LEF file containing the cell specific information was not loaded. The LEF MACRO construct is used to set the physical data on cells in the timing library. It is likely that only the technology LEF file was loaded. Load all the associated LEF files.
@file(synthesis.tcl) 48: set_db / .cap_table_file /research/ece/lnis-teaching/Designkits/tsmc180nm/pdk/captable/t018lo_1p6m_typical.captable 

  According to cap_table_file, there are total 6 routing layers [ V(3) / H(3) ]

  Setting attribute of root '/': 'cap_table_file' = /research/ece/lnis-teaching/Designkits/tsmc180nm/pdk/captable/t018lo_1p6m_typical.captable
@file(synthesis.tcl) 55: set_db / .lp_insert_clock_gating false
  Setting attribute of root '/': 'lp_insert_clock_gating' = false
@file(synthesis.tcl) 62: read_hdl {
/home/u1425837/des-project/modelsim/RTL/PC1.v \
/home/u1425837/des-project/modelsim/RTL/PC2.v \
/home/u1425837/des-project/modelsim/RTL/left_shift.v \
/home/u1425837/des-project/modelsim/RTL/expansion.v \
/home/u1425837/des-project/modelsim/RTL/f_func.v \
/home/u1425837/des-project/modelsim/RTL/Initial_Permutation.v \
/home/u1425837/des-project/modelsim/RTL/Final_Permutation.v \
/home/u1425837/des-project/modelsim/RTL/pbox.v \
/home/u1425837/des-project/modelsim/RTL/sbox.v \
/home/u1425837/des-project/modelsim/RTL/sbox_array.v \
/home/u1425837/des-project/modelsim/RTL/SPI.v \
/home/u1425837/des-project/modelsim/RTL/key_schedule.v \
/home/u1425837/des-project/modelsim/RTL/Control_State_Machine.v \
/home/u1425837/des-project/modelsim/RTL/TopModule.v 
}
            Reading Verilog file '/home/u1425837/des-project/modelsim/RTL/PC1.v'
            Reading Verilog file '/home/u1425837/des-project/modelsim/RTL/PC2.v'
            Reading Verilog file '/home/u1425837/des-project/modelsim/RTL/left_shift.v'
            Reading Verilog file '/home/u1425837/des-project/modelsim/RTL/expansion.v'
            Reading Verilog file '/home/u1425837/des-project/modelsim/RTL/f_func.v'
            Reading Verilog file '/home/u1425837/des-project/modelsim/RTL/Initial_Permutation.v'
    initial begin
          |
Warning : Ignoring unsynthesizable construct. [VLOGPT-37]
        : Initial in file '/home/u1425837/des-project/modelsim/RTL/Initial_Permutation.v' on line 11, column 11.
        : For example, the following constructs will be ignored:
    - initial block
    - final block
    - program block
    - property block
    - sequence block
    - covergroup
    - checker block
    - gate drive strength
    - system task enable
    - reg declaration with initial value
    - specify block.
            Reading Verilog file '/home/u1425837/des-project/modelsim/RTL/Final_Permutation.v'
    initial begin
          |
Warning : Ignoring unsynthesizable construct. [VLOGPT-37]
        : Initial in file '/home/u1425837/des-project/modelsim/RTL/Final_Permutation.v' on line 12, column 11.
            Reading Verilog file '/home/u1425837/des-project/modelsim/RTL/pbox.v'
            Reading Verilog file '/home/u1425837/des-project/modelsim/RTL/sbox.v'
            Reading Verilog file '/home/u1425837/des-project/modelsim/RTL/sbox_array.v'
            Reading Verilog file '/home/u1425837/des-project/modelsim/RTL/SPI.v'
            Reading Verilog file '/home/u1425837/des-project/modelsim/RTL/key_schedule.v'
            Reading Verilog file '/home/u1425837/des-project/modelsim/RTL/Control_State_Machine.v'
            Reading Verilog file '/home/u1425837/des-project/modelsim/RTL/TopModule.v'
@file(synthesis.tcl) 78: elaborate $DESIGN
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S' and 'Z' in libcell 'MUX2X1'.
        : Setting the 'timing_sense' to non_unate.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'Z' in libcell 'XOR2X1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'Z' in libcell 'XOR2X1'.
  Libraries have 14 usable logic and 4 usable sequential lib-cells.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'TopModule' from file '/home/u1425837/des-project/modelsim/RTL/TopModule.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'SPI' from file '/home/u1425837/des-project/modelsim/RTL/SPI.v'.
Info    : Clock signal is not used as a clock in this process or block. [CDFG-365]
        : Signal 'cs_n' in file '/home/u1425837/des-project/modelsim/RTL/SPI.v' on line 47.
Info    : Clock signal is not used as a clock in this process or block. [CDFG-365]
        : Signal 'cs_n' in file '/home/u1425837/des-project/modelsim/RTL/SPI.v' on line 59.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-concat%' in file '/home/u1425837/des-project/modelsim/RTL/SPI.v' on line 42.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-concat%' in file '/home/u1425837/des-project/modelsim/RTL/SPI.v' on line 39.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'Control_State_Machine' from file '/home/u1425837/des-project/modelsim/RTL/Control_State_Machine.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'Initial_Permutation' from file '/home/u1425837/des-project/modelsim/RTL/Initial_Permutation.v'.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'IP_table' in module 'Initial_Permutation' in file '/home/u1425837/des-project/modelsim/RTL/Initial_Permutation.v' on line 7.
Warning : Referenced signals are not added in sensitivity list. This may cause simulation mismatches between the original and the synthesized design. [CDFG-360]
        : Signal 'IP_table' in module 'Initial_Permutation' in file '/home/u1425837/des-project/modelsim/RTL/Initial_Permutation.v' on line 30.
        : Add missing reference signals in the sensitivity list or use '*' to add all the signals in the sensitivity list. Example : always @(a or b) (OR) always (*))
Info    : Variable indexed array read/write found inside for loop. [CDFG2G-628]
        : Variable 'stgrp_1__stgrp_0__N664' in module 'Initial_Permutation' in file '/home/u1425837/des-project/modelsim/RTL/Initial_Permutation.v' on line 32, column 32.
Info    : Variable indexed array read/write found inside for loop. [CDFG2G-628]
        : Variable 'stgrp_1__stgrp_0__N684' in module 'Initial_Permutation' in file '/home/u1425837/des-project/modelsim/RTL/Initial_Permutation.v' on line 32, column 32.
Info    : Variable indexed array read/write found inside for loop. [CDFG2G-628]
        : Variable 'stgrp_1__stgrp_0__N707' in module 'Initial_Permutation' in file '/home/u1425837/des-project/modelsim/RTL/Initial_Permutation.v' on line 32, column 32.
Info    : Variable indexed array read/write found inside for loop. [CDFG2G-628]
        : Variable 'stgrp_1__stgrp_0__N727' in module 'Initial_Permutation' in file '/home/u1425837/des-project/modelsim/RTL/Initial_Permutation.v' on line 32, column 32.
Info    : Variable indexed array read/write found inside for loop. [CDFG2G-628]
        : Variable 'stgrp_1__stgrp_0__N747' in module 'Initial_Permutation' in file '/home/u1425837/des-project/modelsim/RTL/Initial_Permutation.v' on line 32, column 32.
Info    : Variable indexed array read/write found inside for loop. [CDFG2G-628]
        : Variable 'stgrp_1__stgrp_0__N767' in module 'Initial_Permutation' in file '/home/u1425837/des-project/modelsim/RTL/Initial_Permutation.v' on line 32, column 32.
Info    : Variable indexed array read/write found inside for loop. [CDFG2G-628]
        : Variable 'stgrp_1__stgrp_0__N787' in module 'Initial_Permutation' in file '/home/u1425837/des-project/modelsim/RTL/Initial_Permutation.v' on line 32, column 32.
Info    : Variable indexed array read/write found inside for loop. [CDFG2G-628]
        : Variable 'stgrp_1__stgrp_0__N807' in module 'Initial_Permutation' in file '/home/u1425837/des-project/modelsim/RTL/Initial_Permutation.v' on line 32, column 32.
Info    : Variable indexed array read/write found inside for loop. [CDFG2G-628]
        : Variable 'stgrp_1__stgrp_0__N827' in module 'Initial_Permutation' in file '/home/u1425837/des-project/modelsim/RTL/Initial_Permutation.v' on line 32, column 32.
Info    : Variable indexed array read/write found inside for loop. [CDFG2G-628]
        : Variable 'stgrp_1__stgrp_0__N847' in module 'Initial_Permutation' in file '/home/u1425837/des-project/modelsim/RTL/Initial_Permutation.v' on line 32, column 32.
Info    : Variable indexed array read/write found inside for loop. [CDFG2G-628]
        : Variable 'stgrp_1__stgrp_0__N867' in module 'Initial_Permutation' in file '/home/u1425837/des-project/modelsim/RTL/Initial_Permutation.v' on line 32, column 32.
Info    : Variable indexed array read/write found inside for loop. [CDFG2G-628]
        : Variable 'stgrp_1__stgrp_0__N887' in module 'Initial_Permutation' in file '/home/u1425837/des-project/modelsim/RTL/Initial_Permutation.v' on line 32, column 32.
Info    : Variable indexed array read/write found inside for loop. [CDFG2G-628]
        : Variable 'stgrp_1__stgrp_0__N907' in module 'Initial_Permutation' in file '/home/u1425837/des-project/modelsim/RTL/Initial_Permutation.v' on line 32, column 32.
Info    : Variable indexed array read/write found inside for loop. [CDFG2G-628]
        : Variable 'stgrp_1__stgrp_0__N927' in module 'Initial_Permutation' in file '/home/u1425837/des-project/modelsim/RTL/Initial_Permutation.v' on line 32, column 32.
Info    : Variable indexed array read/write found inside for loop. [CDFG2G-628]
        : Variable 'stgrp_1__stgrp_0__N947' in module 'Initial_Permutation' in file '/home/u1425837/des-project/modelsim/RTL/Initial_Permutation.v' on line 32, column 32.
Info    : Variable indexed array read/write found inside for loop. [CDFG2G-628]
        : Variable 'stgrp_1__stgrp_0__N967' in module 'Initial_Permutation' in file '/home/u1425837/des-project/modelsim/RTL/Initial_Permutation.v' on line 32, column 32.
Info    : Variable indexed array read/write found inside for loop. [CDFG2G-628]
        : Variable 'stgrp_1__stgrp_0__N987' in module 'Initial_Permutation' in file '/home/u1425837/des-project/modelsim/RTL/Initial_Permutation.v' on line 32, column 32.
Info    : Variable indexed array read/write found inside for loop. [CDFG2G-628]
        : Variable 'stgrp_1__stgrp_0__N1007' in module 'Initial_Permutation' in file '/home/u1425837/des-project/modelsim/RTL/Initial_Permutation.v' on line 32, column 32.
Info    : Variable indexed array read/write found inside for loop. [CDFG2G-628]
        : Variable 'stgrp_1__stgrp_0__N1027' in module 'Initial_Permutation' in file '/home/u1425837/des-project/modelsim/RTL/Initial_Permutation.v' on line 32, column 32.
Info    : Variable indexed array read/write found inside for loop. [CDFG2G-628]
        : Variable 'stgrp_1__stgrp_0__N1047' in module 'Initial_Permutation' in file '/home/u1425837/des-project/modelsim/RTL/Initial_Permutation.v' on line 32, column 32.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'CDFG2G-628'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'key_schedule' from file '/home/u1425837/des-project/modelsim/RTL/key_schedule.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'PC1' from file '/home/u1425837/des-project/modelsim/RTL/PC1.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'left_shift' from file '/home/u1425837/des-project/modelsim/RTL/left_shift.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'PC2' from file '/home/u1425837/des-project/modelsim/RTL/PC2.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'Feistel_Function' from file '/home/u1425837/des-project/modelsim/RTL/f_func.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'Expansion' from file '/home/u1425837/des-project/modelsim/RTL/expansion.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'SBoxArray' from file '/home/u1425837/des-project/modelsim/RTL/sbox_array.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'SBox' from file '/home/u1425837/des-project/modelsim/RTL/sbox.v'.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'SBox' in file '/home/u1425837/des-project/modelsim/RTL/sbox.v' on line 173.
Info    : Optimized the MUX created for array read / write or variable shifter. [CDFG-893]
        : Optimized mux for Array Read for variable 'N18824' at line 174 col 29, in Module 'SBox' in file '/home/u1425837/des-project/modelsim/RTL/sbox.v' on line 174.
Info    : Optimized the MUX created for array read / write or variable shifter. [CDFG-893]
        : Optimized mux for Array Read for variable 'N18851' at line 175 col 29, in Module 'SBox' in file '/home/u1425837/des-project/modelsim/RTL/sbox.v' on line 175.
Info    : Optimized the MUX created for array read / write or variable shifter. [CDFG-893]
        : Optimized mux for Array Read for variable 'N18872' at line 176 col 29, in Module 'SBox' in file '/home/u1425837/des-project/modelsim/RTL/sbox.v' on line 176.
Info    : Optimized the MUX created for array read / write or variable shifter. [CDFG-893]
        : Optimized mux for Array Read for variable 'N18893' at line 177 col 29, in Module 'SBox' in file '/home/u1425837/des-project/modelsim/RTL/sbox.v' on line 177.
Info    : Optimized the MUX created for array read / write or variable shifter. [CDFG-893]
        : Optimized mux for Array Read for variable 'N18914' at line 178 col 29, in Module 'SBox' in file '/home/u1425837/des-project/modelsim/RTL/sbox.v' on line 178.
Info    : Optimized the MUX created for array read / write or variable shifter. [CDFG-893]
        : Optimized mux for Array Read for variable 'N18935' at line 179 col 29, in Module 'SBox' in file '/home/u1425837/des-project/modelsim/RTL/sbox.v' on line 179.
Info    : Optimized the MUX created for array read / write or variable shifter. [CDFG-893]
        : Optimized mux for Array Read for variable 'N18956' at line 180 col 29, in Module 'SBox' in file '/home/u1425837/des-project/modelsim/RTL/sbox.v' on line 180.
Info    : Optimized the MUX created for array read / write or variable shifter. [CDFG-893]
        : Optimized mux for Array Read for variable 'N18977' at line 181 col 29, in Module 'SBox' in file '/home/u1425837/des-project/modelsim/RTL/sbox.v' on line 181.
Info    : Replaced logic with a constant value. [CDFG-771]
        : Constant Replacement in Module 'SBox' in file '/home/u1425837/des-project/modelsim/RTL/sbox.v' on line 174.
Info    : Replaced logic with a constant value. [CDFG-771]
        : Constant Replacement in Module 'SBox' in file '/home/u1425837/des-project/modelsim/RTL/sbox.v' on line 175.
Info    : Replaced logic with a constant value. [CDFG-771]
        : Constant Replacement in Module 'SBox' in file '/home/u1425837/des-project/modelsim/RTL/sbox.v' on line 176.
Info    : Replaced logic with a constant value. [CDFG-771]
        : Constant Replacement in Module 'SBox' in file '/home/u1425837/des-project/modelsim/RTL/sbox.v' on line 177.
Info    : Replaced logic with a constant value. [CDFG-771]
        : Constant Replacement in Module 'SBox' in file '/home/u1425837/des-project/modelsim/RTL/sbox.v' on line 178.
Info    : Replaced logic with a constant value. [CDFG-771]
        : Constant Replacement in Module 'SBox' in file '/home/u1425837/des-project/modelsim/RTL/sbox.v' on line 179.
Info    : Replaced logic with a constant value. [CDFG-771]
        : Constant Replacement in Module 'SBox' in file '/home/u1425837/des-project/modelsim/RTL/sbox.v' on line 180.
Info    : Replaced logic with a constant value. [CDFG-771]
        : Constant Replacement in Module 'SBox' in file '/home/u1425837/des-project/modelsim/RTL/sbox.v' on line 181.
Info    : Identified sum-of-products logic to be optimized during syn_generic. [CDFG-769]
        : Sum-of-products logic in module 'SBox' in file '/home/u1425837/des-project/modelsim/RTL/sbox.v' on line 4.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'PBox' from file '/home/u1425837/des-project/modelsim/RTL/pbox.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'Final_Permutation' from file '/home/u1425837/des-project/modelsim/RTL/Final_Permutation.v'.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'FP_table' in module 'Final_Permutation' in file '/home/u1425837/des-project/modelsim/RTL/Final_Permutation.v' on line 8.
Warning : Referenced signals are not added in sensitivity list. This may cause simulation mismatches between the original and the synthesized design. [CDFG-360]
        : Signal 'FP_table' in module 'Final_Permutation' in file '/home/u1425837/des-project/modelsim/RTL/Final_Permutation.v' on line 31.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'Control_State_Machine' in file '/home/u1425837/des-project/modelsim/RTL/Control_State_Machine.v' on line 71.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'temp_reg' in module 'Control_State_Machine' in file '/home/u1425837/des-project/modelsim/RTL/Control_State_Machine.v' on line 26.
        : Genus removes the flip-flop or latch inferred for an unused signal or variable. To preserve the flip-flop or latch, set the hdl_preserve_unused_registers attribute to true or use a pragma in the RTL.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'TopModule' in file '/home/u1425837/des-project/modelsim/RTL/TopModule.v' on line 96.
Info    : Identified sum-of-products logic to be optimized during syn_generic. [CDFG-769]
        : Sum-of-products logic in module 'TopModule' in file '/home/u1425837/des-project/modelsim/RTL/TopModule.v' on line 96.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'IP_table[0]' in module 'Initial_Permutation' in file '/home/u1425837/des-project/modelsim/RTL/Initial_Permutation.v' on line 32, column 55, hid = 0.
        : The undriven signal handling can be controlled by setting the attribute 'hdl_unconnected_value' before syn_generic command.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'IP_table[1]' in module 'Initial_Permutation' in file '/home/u1425837/des-project/modelsim/RTL/Initial_Permutation.v' on line 32, column 55, hid = 0.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'IP_table[2]' in module 'Initial_Permutation' in file '/home/u1425837/des-project/modelsim/RTL/Initial_Permutation.v' on line 32, column 55, hid = 0.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'IP_table[3]' in module 'Initial_Permutation' in file '/home/u1425837/des-project/modelsim/RTL/Initial_Permutation.v' on line 32, column 55, hid = 0.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'IP_table[4]' in module 'Initial_Permutation' in file '/home/u1425837/des-project/modelsim/RTL/Initial_Permutation.v' on line 32, column 55, hid = 0.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'IP_table[5]' in module 'Initial_Permutation' in file '/home/u1425837/des-project/modelsim/RTL/Initial_Permutation.v' on line 32, column 55, hid = 0.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'IP_table[6]' in module 'Initial_Permutation' in file '/home/u1425837/des-project/modelsim/RTL/Initial_Permutation.v' on line 32, column 55, hid = 0.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'IP_table[7]' in module 'Initial_Permutation' in file '/home/u1425837/des-project/modelsim/RTL/Initial_Permutation.v' on line 32, column 55, hid = 0.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'IP_table[8]' in module 'Initial_Permutation' in file '/home/u1425837/des-project/modelsim/RTL/Initial_Permutation.v' on line 32, column 55, hid = 0.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'IP_table[9]' in module 'Initial_Permutation' in file '/home/u1425837/des-project/modelsim/RTL/Initial_Permutation.v' on line 32, column 55, hid = 0.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'IP_table[10]' in module 'Initial_Permutation' in file '/home/u1425837/des-project/modelsim/RTL/Initial_Permutation.v' on line 32, column 55, hid = 0.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'IP_table[11]' in module 'Initial_Permutation' in file '/home/u1425837/des-project/modelsim/RTL/Initial_Permutation.v' on line 32, column 55, hid = 0.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'IP_table[12]' in module 'Initial_Permutation' in file '/home/u1425837/des-project/modelsim/RTL/Initial_Permutation.v' on line 32, column 55, hid = 0.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'IP_table[13]' in module 'Initial_Permutation' in file '/home/u1425837/des-project/modelsim/RTL/Initial_Permutation.v' on line 32, column 55, hid = 0.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'IP_table[14]' in module 'Initial_Permutation' in file '/home/u1425837/des-project/modelsim/RTL/Initial_Permutation.v' on line 32, column 55, hid = 0.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'IP_table[15]' in module 'Initial_Permutation' in file '/home/u1425837/des-project/modelsim/RTL/Initial_Permutation.v' on line 32, column 55, hid = 0.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'IP_table[16]' in module 'Initial_Permutation' in file '/home/u1425837/des-project/modelsim/RTL/Initial_Permutation.v' on line 32, column 55, hid = 0.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'IP_table[17]' in module 'Initial_Permutation' in file '/home/u1425837/des-project/modelsim/RTL/Initial_Permutation.v' on line 32, column 55, hid = 0.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'IP_table[18]' in module 'Initial_Permutation' in file '/home/u1425837/des-project/modelsim/RTL/Initial_Permutation.v' on line 32, column 55, hid = 0.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'IP_table[19]' in module 'Initial_Permutation' in file '/home/u1425837/des-project/modelsim/RTL/Initial_Permutation.v' on line 32, column 55, hid = 0.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'ELABUTL-125'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'shreg_out[0]' in module 'SPI'.
        : This may cause simulation mismatches between the original and synthesized designs.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'shreg_out[1]' in module 'SPI'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'shreg_out[2]' in module 'SPI'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'shreg_out[3]' in module 'SPI'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'shreg_out[4]' in module 'SPI'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'shreg_out[5]' in module 'SPI'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'shreg_out[6]' in module 'SPI'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'shreg_out[7]' in module 'SPI'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'shreg_out[8]' in module 'SPI'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'shreg_out[9]' in module 'SPI'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'shreg_out[10]' in module 'SPI'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'shreg_out[11]' in module 'SPI'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'shreg_out[12]' in module 'SPI'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'shreg_out[13]' in module 'SPI'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'shreg_out[14]' in module 'SPI'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'shreg_out[15]' in module 'SPI'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'shreg_out[16]' in module 'SPI'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'shreg_out[17]' in module 'SPI'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'shreg_out[18]' in module 'SPI'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'shreg_out[19]' in module 'SPI'.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'CDFG2G-622'.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'TopModule'.
Checking for analog nets...
Check completed for analog nets.
Checking for source RTL...
Check completed for source RTL.
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: post_elab
--------------------------------------------------------
| Trick             | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------------------
| ume_constant_bmux |       0 |       0 |         0.00 | 
--------------------------------------------------------
Starting clip mux common data inputs [v1.0] (stage: post_elab, startdef: TopModule, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.001s)
Starting clip the non-user hierarchies [v2.0] (stage: post_elab, startdef: TopModule, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: post_elab
---------------------------------------------------------
| Transform          | Accepts | Rejects | Runtime (ms) | 
---------------------------------------------------------
| hlo_clip_mux_input |       0 |       0 |         1.00 | 
| hlo_clip           |       0 |       0 |         0.00 | 
---------------------------------------------------------
        Computing net loads.
UM:   flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   elaborate
@file(synthesis.tcl) 79: puts "Runtime & Memory after 'read_hdl'"
Runtime & Memory after 'read_hdl'
@file(synthesis.tcl) 80: time_info Elaboration
stamp 'Elaboration' being created for table 'default'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:03(00:00:00) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:52:03 (Nov04) |  145.0 MB | init
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:07(00:00:05) |  00:00:04(00:00:05) | 100.0(100.0) |   15:52:08 (Nov04) |  356.9 MB | Elaboration
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: default, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
@file(synthesis.tcl) 84: check_design -unresolved


 	 Check Design Report (c)
	 ------------------- 

  Unresolved References & Empty Modules
  ------------------------------------- 
No unresolved references in design 'TopModule'

No empty modules in design 'TopModule'

  Done Checking the design.
@file(synthesis.tcl) 90: read_sdc /home/u1425837/des-project/genus/SDC/des.sdc
            Reading file '/home/u1425837/des-project/genus/SDC/des.sdc'
Statistics for commands executed by read_sdc:
 "create_clock"             - successful      1 , failed      0 (runtime  0.00)
 "get_ports"                - successful      1 , failed      0 (runtime  0.00)
read_sdc completed in 00:00:00 (hh:mm:ss)
@file(synthesis.tcl) 91: puts "The number of exceptions is [llength [vfind "design:$DESIGN" -exception *]]"
The number of exceptions is 1
@file(synthesis.tcl) 96: if {![file exists ${_LOG_PATH}]} {
  file mkdir ${_LOG_PATH}
  puts "Creating directory ${_LOG_PATH}"
}
Creating directory logs_Nov04-15:52:07
@file(synthesis.tcl) 101: if {![file exists ${_OUTPUTS_PATH}]} {
  file mkdir ${_OUTPUTS_PATH}
  puts "Creating directory ${_OUTPUTS_PATH}"
}
Creating directory outputs_Nov04-15:52:07
@file(synthesis.tcl) 106: if {![file exists ${_REPORTS_PATH}]} {
  file mkdir ${_REPORTS_PATH}
  puts "Creating directory ${_REPORTS_PATH}"
}
Creating directory reports_Nov04-15:52:07
@file(synthesis.tcl) 110: check_timing_intent
        Computing net loads.
        Tracing clock networks.
Info    : Multimode clock gating check is disabled. [TIM-1000]
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Nov 04 2025  03:52:09 pm
  Module:                 TopModule
  Technology libraries:   sclib_tsmc180_ss 1.0
                          sclib_tsmc180_tt 1.0
                          sclib_tsmc180_ff 1.0
  Operating conditions:   PVT_1P62V_125C 
  Interconnect mode:      global
  Area mode:              timing library
============================================================

-------------------------------------------------------------------------------
Sequential clock pins without clock waveform

The following sequential clock pins have no clock waveform driving them.  No    
timing constraints will be derived for paths leading to or from these pins.     
(Pin | Source | Reason)                                                         

pin:TopModule/spi_inst/miso_q_reg/clk port:TopModule/cs_n {Unclocked source}
pin:TopModule/spi_inst/miso_q_reg288/clk port:TopModule/sclk {Unclocked source}
{pin:TopModule/spi_inst/bit_cnt_reg[0]/clk} port:TopModule/sclk {Unclocked source}
  ... 261 other warnings in this category.
 Use the -verbose option for more details.
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Nets with multiple drivers

The following nets have multiple drivers and at least one of the drivers is     
non-tristate:                                                                   

hnet:TopModule/spi_inst/miso_q
hnet:TopModule/spi_inst/shreg_out[0]
hnet:TopModule/spi_inst/shreg_out[10]
  ... 62 other warnings in this category.
 Use the -verbose option for more details.
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Inputs without clocked external delays

The following primary inputs have no clocked external delays.  As a result the  
timing paths leading from the ports have no timing constraints derived from     
clock waveforms.  The'external_delay' command is used to create new external    
delays.                                                                         

port:TopModule/cs_n
port:TopModule/mosi
port:TopModule/rst
  ... 1 other warning in this category.
 Use the -verbose option for more details.
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Outputs without clocked external delays

The following primary outputs have no clocked external delays.  As a result the 
timing paths leading to the ports have no timing constraints derived from clock 
waveforms.  The'external_delay' command is used to create new external delays.  

port:TopModule/miso
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Inputs without external driver/transition

The following primary inputs have no external driver or input transition set.   
As a result the transition on the ports will be assumed as zero. The            
'external_driver' attribute is used to add and external driver or the           
'fixed_slew' attribute to add an external transition.                           

port:TopModule/cs_n
port:TopModule/mosi
port:TopModule/rst
  ... 1 other warning in this category.
 Use the -verbose option for more details.
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Outputs without external load

The following primary outputs have no external load set. As a result the load   
on the ports will be assumed as zero. The 'external_pin_cap' attribute is used  
to add and external pin cap.                                                    

port:TopModule/miso
-------------------------------------------------------------------------------


Lint summary
 Unconnected/logic driven clocks                                  0
 Sequential data pins driven by a clock signal                    0
 Sequential clock pins without clock waveform                   264
 Sequential clock pins with multiple clock waveforms              0
 Generated clocks without clock waveform                          0
 Generated clocks with incompatible options                       0
 Generated clocks with multi-master clock                         0
 Paths constrained with different clocks                          0
 Loop-breaking cells for combinational feedback                   0
 Nets with multiple drivers                                      65
 Timing exceptions with no effect                                 0
 Suspicious multi_cycle exceptions                                0
 Pins/ports with conflicting case constants                       0
 Inputs without clocked external delays                           4
 Outputs without clocked external delays                          1
 Inputs without external driver/transition                        4
 Outputs without external load                                    1
 Exceptions with invalid timing start-/endpoints                  0

                                                  Total:        339

@file(synthesis.tcl) 120: if {[llength [all_registers]] > 0} { 
  define_cost_group -name I2C -design $DESIGN
  define_cost_group -name C2O -design $DESIGN
  define_cost_group -name C2C -design $DESIGN
  path_group -from [all_registers] -to [all_registers] -group C2C -name C2C
  path_group -from [all_registers] -to [all_outputs] -group C2O -name C2O
  path_group -from [all_inputs]  -to [all_registers] -group I2C -name I2C
}
@file(synthesis.tcl) 129: define_cost_group -name I2O -design $DESIGN
@file(synthesis.tcl) 130: path_group -from [all_inputs]  -to [all_outputs] -group I2O -name I2O
@file(synthesis.tcl) 131: foreach cg [vfind / -cost_group *] {
  report_timing -group [list $cg] >> $_REPORTS_PATH/${DESIGN}_pretim.rpt
}
        Computing arrivals and requireds.
@file(synthesis.tcl) 148: set_db / .syn_generic_effort $GEN_EFF
  Setting attribute of root '/': 'syn_generic_effort' = medium
@file(synthesis.tcl) 149: syn_generic
      Running additional step before syn_gen...

Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'IP_table[0]' in module 'Initial_Permutation'.
        : The 'hdl_unconnected_value' attribute controls treatment of undriven signal.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'IP_table[1]' in module 'Initial_Permutation'.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'IP_table[2]' in module 'Initial_Permutation'.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'IP_table[3]' in module 'Initial_Permutation'.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'IP_table[4]' in module 'Initial_Permutation'.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'IP_table[5]' in module 'Initial_Permutation'.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'IP_table[6]' in module 'Initial_Permutation'.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'IP_table[7]' in module 'Initial_Permutation'.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'IP_table[8]' in module 'Initial_Permutation'.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'IP_table[9]' in module 'Initial_Permutation'.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'IP_table[10]' in module 'Initial_Permutation'.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'IP_table[11]' in module 'Initial_Permutation'.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'IP_table[12]' in module 'Initial_Permutation'.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'IP_table[13]' in module 'Initial_Permutation'.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'IP_table[14]' in module 'Initial_Permutation'.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'IP_table[15]' in module 'Initial_Permutation'.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'IP_table[16]' in module 'Initial_Permutation'.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'IP_table[17]' in module 'Initial_Permutation'.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'IP_table[18]' in module 'Initial_Permutation'.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'IP_table[19]' in module 'Initial_Permutation'.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'ELABUTL-130'.

Stage: pre_early_cg
------------------------------------------------
| Transform | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------
------------------------------------------------
##Generic Timing Info for library domain: _default_ typical gate delay: 386.3 ps std_slew: 31.0 ps std_load: 3.8 fF
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: TopModule, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.001s)

Stage: pre_to_gen_setup
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_mux_reorder |       0 |       0 |         1.00 | 
------------------------------------------------------
Info    : Deleting sequential instances not driving any primary outputs. [GLO-32]
        : Deleting 8 sequential instances. 
Following instances are deleted as they do not drive any primary output:
'key_reg_reg[0]', 'key_reg_reg[8]', 'key_reg_reg[16]', 'key_reg_reg[24]', 
'key_reg_reg[32]', 'key_reg_reg[40]', 'key_reg_reg[48]', 'key_reg_reg[56]'.
        : Optimizations such as constant propagation or redundancy removal could change the connections so an instance does not drive any primary outputs anymore. To see the list of deleted sequential, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'spi_inst/shreg_out_reg[0]'.
        : To prevent this optimization, set the 'optimize_constant_0_flops' root attribute to 'false' or 'optimize_constant_0_seq' instance attribute to 'false'. You can also see the complete list of deleted sequential with command "report sequential -deleted" (on Reason "constant0").
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'spi_inst/shreg_out_reg[0]161'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'spi_inst/shreg_out_reg[1]162'.
Info    : Deleting sequential instances not driving any primary outputs. [GLO-32]
        : Deleting 3 sequential instances. 
Following instances are deleted as they do not drive any primary output:
'spi_inst/shreg_out_reg[0]', 'spi_inst/shreg_out_reg[0]161', 
'spi_inst/shreg_out_reg[1]162'.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 19 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'csm_inst/f_inst/exp_inst', 'csm_inst/f_inst/pbox_inst', 
'csm_inst/keygen_inst/pc1_inst', 'csm_inst/keygen_inst/pc2_1', 
'csm_inst/keygen_inst/pc2_2', 'csm_inst/keygen_inst/pc2_3', 
'csm_inst/keygen_inst/pc2_4', 'csm_inst/keygen_inst/pc2_5', 
'csm_inst/keygen_inst/pc2_6', 'csm_inst/keygen_inst/pc2_7', 
'csm_inst/keygen_inst/pc2_8', 'csm_inst/keygen_inst/pc2_9', 
'csm_inst/keygen_inst/pc2_10', 'csm_inst/keygen_inst/pc2_11', 
'csm_inst/keygen_inst/pc2_12', 'csm_inst/keygen_inst/pc2_13', 
'csm_inst/keygen_inst/pc2_14', 'csm_inst/keygen_inst/pc2_15', 
'csm_inst/keygen_inst/pc2_16'.
        : Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any primary outputs anymore. To see the list of deleted hierarchical instances, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list. To prevent this optimization, set the 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.
Warning : Message truncated because it exceeds the maximum length of 4096 characters. [MESG-6]
        : Info portion of message 'GLO-34' truncated to length 4096 from 9826
        : By default messages are limited to 4096 characters. All characters after the 4096 character limit are truncated. To remove this limit, set the message attribute 'truncate' to 'false'. However, this may dramatically increase the size of the log file.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 255 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'csm_inst/fp_inst/mux_combined_35_448', 
'csm_inst/fp_inst/mux_combined_35_449', 
'csm_inst/fp_inst/mux_combined_35_450', 
'csm_inst/fp_inst/mux_combined_35_451', 
'csm_inst/fp_inst/mux_combined_35_452', 
'csm_inst/fp_inst/mux_combined_35_453', 
'csm_inst/fp_inst/mux_combined_35_454', 
'csm_inst/fp_inst/mux_combined_35_455', 
'csm_inst/fp_inst/mux_combined_35_456', 
'csm_inst/fp_inst/mux_combined_35_457', 
'csm_inst/fp_inst/mux_combined_35_458', 
'csm_inst/fp_inst/mux_combined_35_459', 
'csm_inst/fp_inst/mux_combined_35_460', 
'csm_inst/fp_inst/mux_combined_35_461', 
'csm_inst/fp_inst/mux_combined_35_462', 
'csm_inst/fp_inst/mux_combined_35_463', 
'csm_inst/fp_inst/mux_combined_35_464', 
'csm_inst/fp_inst/mux_combined_35_465', 
'csm_inst/fp_inst/mux_combined_35_466', 
'csm_inst/fp_inst/mux_combined_35_467', 
'csm_inst/fp_inst/mux_combined_35_468', 
'csm_inst/fp_inst/mux_combined_35_469', 
'csm_inst/fp_inst/mux_combined_35_470', 
'csm_inst/fp_inst/mux_combined_35_471', 
'csm_inst/fp_inst/mux_combined_35_472', 
'csm_inst/fp_inst/mux_combined_35_473', 
'csm_inst/fp_inst/mux_combined_35_474', 
'csm_inst/fp_inst/mux_combined_35_475', 
'csm_inst/fp_inst/mux_combined_35_476', 
'csm_inst/fp_inst/mux_combined_35_477', 
'csm_inst/fp_inst/mux_combined_35_478', 
'csm_inst/fp_inst/mux_combined_35_479', 
'csm_inst/fp_inst/mux_combined_35_480', 
'csm_inst/fp_inst/mux_combined_35_481', 
'csm_inst/fp_inst/mux_combined_35_482', 
'csm_inst/fp_inst/mux_combined_35_483', 
'csm_inst/fp_inst/mux_combined_35_484', 
'csm_inst/fp_inst/mux_combined_35_485', 
'csm_inst/fp_inst/mux_combined_35_486', 
'csm_inst/fp_inst/mux_combined_35_487', 
'csm_inst/fp_inst/mux_combined_35_488', 
'csm_inst/fp_inst/mux_combined_35_489', 
'csm_inst/fp_inst/mux_combined_35_490', 
'csm_inst/fp_inst/mux_combined_35_491', 
'csm_inst/fp_inst/mux_combined_35_492', 
'csm_inst/fp_inst/mux_combined_35_493', 
'csm_inst/fp_inst/mux_combined_35_494', 
'csm_inst/fp_inst/mux_combined_35_495', 
'csm_inst/fp_inst/mux_combined_35_496', 
'csm_inst/fp_inst/mux_combined_35_497', 
'csm_inst/fp_inst/mux_combined_35_498', 
'csm_inst/fp_inst/mux_combined_35_499', 
'csm_inst/fp_inst/mux_combined_35_500', 
'csm_inst/fp_inst/mux_combined_35_501', 
'csm_inst/fp_inst/mux_combined_35_502', 
'csm_inst/fp_inst/mux_combined_35_503', 
'csm_inst/fp_inst/mux_combined_35_504', 
'csm_inst/fp_inst/mux_combined_35_505', 
'csm_inst/fp_inst/mux_combined_35_506', 
'csm_inst/fp_inst/mux_combined_35_507', 
'csm_inst/fp_inst/mux_combined_35_508', 
'csm_inst/fp_inst/mux_combined_35_509', 
'csm_inst/fp_inst/mux_combined_35_510', 'csm_inst/fp_inst/sub_35_51_I1', 
'csm_inst/fp_inst/sub_35_51_I2', 'csm_inst/fp_inst/sub_35_51_I3', 
'csm_inst/fp_inst/sub_35_51_I4', 'csm_inst/fp_inst/sub_35_51_I5', 
'csm_inst/fp_inst/sub_35_51_I6', 'csm_inst/fp_inst/sub_35_51_I7', 
'csm_inst/fp_inst/sub_35_51_I8', 'csm_inst/fp_inst/sub_35_51_I9', 
'csm_inst/fp_inst/sub_35_51_I10', 'csm_inst/fp_inst/sub_35_51_I11', 
'csm_inst/fp_inst/sub_35_51_I12', 'csm_inst/fp_inst/sub_35_51_I13', 
'csm_inst/fp_inst/sub_35_51_I14', 'csm_inst/fp_inst/sub_35_51_I15', 
'csm_inst/fp_inst/sub_35_51_I16', 'csm_inst/fp_inst/sub_35_51_I17', 
'csm_inst/fp_inst/sub_35_51_I18', 'csm_inst/fp_inst/sub_35_51_I19', 
'csm_inst/fp_inst/sub_35_51_I20', 'csm_inst/fp_inst/sub_35_51_I21', 
'csm_inst/fp_inst/sub_35_51_I22', 'csm_inst/fp_inst/sub_35_51_I23', 
'csm_inst/fp_inst/sub_35_51_I24', 'csm_inst/fp_inst/sub_35_51_I25', 
'csm_inst/fp_inst/sub_35_51_I26', 'csm_inst/fp_inst/sub_35_51_I27', 
'csm_inst/fp_inst/sub_35_51_I28', 'csm_inst/fp_inst/sub_35_51_I29', 
'csm_inst/fp_inst/sub_35_51_I30', 'csm_inst/fp_inst/sub_35_51_I31', 
'csm_inst/fp_inst/sub_35_51_I32', 'csm_inst/fp_inst/sub_35_51_I33', 
'csm_inst/fp_inst/sub_35_51_I34', 'csm_inst/fp_inst/sub_35_51_I35', 
'csm_inst/fp_inst/sub_35_51_I36', 'csm_inst/fp_inst/sub_35_51_I37', 
'csm_inst/fp_inst/sub_35_51_I38', 'csm_inst/fp_inst/sub_35_51_I39', 
'csm_inst/fp_inst/sub_35_51_I40', 'csm_inst/fp_inst/sub_35_51_I41
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.337
Via Resistance      : 6.983 ohm (from cap_table_file)
Site size           : 4.480 um (from lef [tech])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       cap_table_file
------------------------------------------------
M1              H         0.00        0.000272  
M2              V         1.00        0.000241  
M3              H         1.00        0.000241  
M4              V         1.00        0.000241  
M5              H         1.00        0.000239  
M6              V         1.00        0.000280  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       cap_table_file
-------------------------------------------------
M1              H         0.00         0.451790  
M2              V         1.00         0.371113  
M3              H         1.00         0.371113  
M4              V         1.00         0.371113  
M5              H         1.00         0.371113  
M6              V         1.00         0.111178  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
METAL1          H         0.00         0.230000  
METAL2          V         1.00         0.280000  
METAL3          H         1.00         0.280000  
METAL4          V         1.00         0.280000  
METAL5          H         1.00         0.280000  
METAL6          V         1.00         0.440000  

Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'TopModule' to generic gates using 'medium' effort.
PBS_Generic-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:06) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:52:09 (Nov04) |  356.9 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Computing net loads.
TNS Restructuring config: no_value at stage: generic applied.
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed generic optimization to kick in.
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: TopModule, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.009s)

Stage: pre_to_gen_setup
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_mux_reorder |       0 |       0 |         9.00 | 
------------------------------------------------------
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 1 hierarchical instance. 
Following instance is deleted as they do not drive any primary output:
'csm_inst/keygen_inst'.
Starting mux data reorder optimization [v1.0] (stage: post_to_gen_setup, startdef: TopModule, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: post_to_gen_setup
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_mux_reorder |       0 |       0 |         0.00 | 
------------------------------------------------------
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.337
Via Resistance      : 6.983 ohm (from cap_table_file)
Site size           : 4.480 um (from lef [tech])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       cap_table_file
------------------------------------------------
M1              H         0.00        0.000272  
M2              V         1.00        0.000241  
M3              H         1.00        0.000241  
M4              V         1.00        0.000241  
M5              H         1.00        0.000239  
M6              V         1.00        0.000280  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       cap_table_file
-------------------------------------------------
M1              H         0.00         0.451790  
M2              V         1.00         0.371113  
M3              H         1.00         0.371113  
M4              V         1.00         0.371113  
M5              H         1.00         0.371113  
M6              V         1.00         0.111178  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
METAL1          H         0.00         0.230000  
METAL2          V         1.00         0.280000  
METAL3          H         1.00         0.280000  
METAL4          V         1.00         0.280000  
METAL5          H         1.00         0.280000  
METAL6          V         1.00         0.440000  

Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'output_text_reg[0]' and 'output_text_reg[1]' in 'Control_State_Machine' have been merged.
        : To prevent merging of sequential instances, set the 'optimize_merge_flops' and 'optimize_merge_latches' root attributes to 'false' or the 'optimize_merge_seq' instance attribute to 'false'.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'output_text_reg[0]' and 'output_text_reg[2]' in 'Control_State_Machine' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'output_text_reg[0]' and 'output_text_reg[3]' in 'Control_State_Machine' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'output_text_reg[0]' and 'output_text_reg[4]' in 'Control_State_Machine' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'output_text_reg[0]' and 'output_text_reg[5]' in 'Control_State_Machine' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'output_text_reg[0]' and 'output_text_reg[6]' in 'Control_State_Machine' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'output_text_reg[0]' and 'output_text_reg[7]' in 'Control_State_Machine' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'output_text_reg[0]' and 'output_text_reg[8]' in 'Control_State_Machine' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'output_text_reg[0]' and 'output_text_reg[9]' in 'Control_State_Machine' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'output_text_reg[0]' and 'output_text_reg[10]' in 'Control_State_Machine' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'output_text_reg[0]' and 'output_text_reg[11]' in 'Control_State_Machine' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'output_text_reg[0]' and 'output_text_reg[12]' in 'Control_State_Machine' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'output_text_reg[0]' and 'output_text_reg[13]' in 'Control_State_Machine' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'output_text_reg[0]' and 'output_text_reg[14]' in 'Control_State_Machine' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'output_text_reg[0]' and 'output_text_reg[15]' in 'Control_State_Machine' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'output_text_reg[0]' and 'output_text_reg[16]' in 'Control_State_Machine' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'output_text_reg[0]' and 'output_text_reg[17]' in 'Control_State_Machine' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'output_text_reg[0]' and 'output_text_reg[18]' in 'Control_State_Machine' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'output_text_reg[0]' and 'output_text_reg[19]' in 'Control_State_Machine' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'output_text_reg[0]' and 'output_text_reg[20]' in 'Control_State_Machine' have been merged.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'GLO-42'.
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: pre_hlo_rtlopt
--------------------------------------------
| Trick | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------
--------------------------------------------
Starting infer macro optimization [v1.0] (stage: pre_rtlopt, startdef: TopModule, recur: true)
Info    : Deleting sequential instances not driving any primary outputs. [GLO-32]
        : Deleting 63 sequential instances. 
Following instances are deleted as they do not drive any primary output:
'csm_inst/output_text_reg[1]', 'csm_inst/output_text_reg[2]', 
'csm_inst/output_text_reg[3]', 'csm_inst/output_text_reg[4]', 
'csm_inst/output_text_reg[5]', 'csm_inst/output_text_reg[6]', 
'csm_inst/output_text_reg[7]', 'csm_inst/output_text_reg[8]', 
'csm_inst/output_text_reg[9]', 'csm_inst/output_text_reg[10]', 
'csm_inst/output_text_reg[11]', 'csm_inst/output_text_reg[12]', 
'csm_inst/output_text_reg[13]', 'csm_inst/output_text_reg[14]', 
'csm_inst/output_text_reg[15]', 'csm_inst/output_text_reg[16]', 
'csm_inst/output_text_reg[17]', 'csm_inst/output_text_reg[18]', 
'csm_inst/output_text_reg[19]', 'csm_inst/output_text_reg[20]', 
'csm_inst/output_text_reg[21]', 'csm_inst/output_text_reg[22]', 
'csm_inst/output_text_reg[23]', 'csm_inst/output_text_reg[24]', 
'csm_inst/output_text_reg[25]', 'csm_inst/output_text_reg[26]', 
'csm_inst/output_text_reg[27]', 'csm_inst/output_text_reg[28]', 
'csm_inst/output_text_reg[29]', 'csm_inst/output_text_reg[30]', 
'csm_inst/output_text_reg[31]', 'csm_inst/output_text_reg[32]', 
'csm_inst/output_text_reg[33]', 'csm_inst/output_text_reg[34]', 
'csm_inst/output_text_reg[35]', 'csm_inst/output_text_reg[36]', 
'csm_inst/output_text_reg[37]', 'csm_inst/output_text_reg[38]', 
'csm_inst/output_text_reg[39]', 'csm_inst/output_text_reg[40]', 
'csm_inst/output_text_reg[41]', 'csm_inst/output_text_reg[42]', 
'csm_inst/output_text_reg[43]', 'csm_inst/output_text_reg[44]', 
'csm_inst/output_text_reg[45]', 'csm_inst/output_text_reg[46]', 
'csm_inst/output_text_reg[47]', 'csm_inst/output_text_reg[48]', 
'csm_inst/output_text_reg[49]', 'csm_inst/output_text_reg[50]', 
'csm_inst/output_text_reg[51]', 'csm_inst/output_text_reg[52]', 
'csm_inst/output_text_reg[53]', 'csm_inst/output_text_reg[54]', 
'csm_inst/output_text_reg[55]', 'csm_inst/output_text_reg[56]', 
'csm_inst/output_text_reg[57]', 'csm_inst/output_text_reg[58]', 
'csm_inst/output_text_reg[59]', 'csm_inst/output_text_reg[60]', 
'csm_inst/output_text_reg[61]', 'csm_inst/output_text_reg[62]', 
'csm_inst/output_text_reg[63]'.
Completed infer macro optimization (accepts: 0, rejects: 4, runtime: 0.013s)
Starting decode mux sandwich optimization [v2.0] (stage: pre_rtlopt, startdef: TopModule, recur: true)
Completed decode mux sandwich optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting decode mux optimization [v1.0] (stage: pre_rtlopt, startdef: TopModule, recur: true)
Completed decode mux optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting chop wide muxes [v1.0] (stage: pre_rtlopt, startdef: TopModule, recur: true)
Completed chop wide muxes (accepts: 0, rejects: 0, runtime: 0.000s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: TopModule, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.001s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: TopModule, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.001s)
Starting constant-data mux optimization [v1.0] (stage: pre_rtlopt, startdef: TopModule, recur: true)
Completed constant-data mux optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting chain-to-tree inequality transform [v2.0] (stage: pre_rtlopt, startdef: TopModule, recur: true)
Completed chain-to-tree inequality transform (accepts: 0, rejects: 0, runtime: 0.016s)
Starting reconvergence optimization [v1.0] (stage: pre_rtlopt, startdef: TopModule, recur: true)
Completed reconvergence optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting logic restructure optimization [v1.0] (stage: pre_rtlopt, startdef: TopModule, recur: true)
Completed logic restructure optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Starting common select mux optimization [v1.0] (stage: pre_rtlopt, startdef: TopModule, recur: true)
Completed common select mux optimization (accepts: 0, rejects: 1, runtime: 0.001s)
Starting identity transform [v3.0] (stage: pre_rtlopt, startdef: TopModule, recur: true)
Completed identity transform (accepts: 0, rejects: 0, runtime: 0.004s)
Starting reduce operator chain [v1.0] (stage: pre_rtlopt, startdef: TopModule, recur: true)
Completed reduce operator chain (accepts: 0, rejects: 0, runtime: 0.000s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: TopModule, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: TopModule, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.001s)
Starting optimize datapath elements [v1.0] (stage: pre_rtlopt, startdef: TopModule, recur: true)
Completed optimize datapath elements (accepts: 0, rejects: 0, runtime: 0.000s)
Starting datapath recasting [v1.0] (stage: pre_rtlopt, startdef: TopModule, recur: true)
Completed datapath recasting (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip mux common data inputs [v1.0] (stage: pre_rtlopt, startdef: TopModule, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip the non-user hierarchies [v2.0] (stage: pre_rtlopt, startdef: TopModule, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.001s)

Stage: pre_rtlopt
----------------------------------------------------------------
| Transform                 | Accepts | Rejects | Runtime (ms) | 
----------------------------------------------------------------
| hlo_infer_macro           |       0 |       4 |        13.00 | 
| hlo_decode_mux_sandwich   |       0 |       0 |         0.00 | 
| hlo_mux_decode            |       0 |       0 |         0.00 | 
| hlo_chop_mux              |       0 |       0 |         0.00 | 
| hlo_mux_cascade_opt       |       0 |       0 |         1.00 | 
| hlo_mux_consolidation     |       0 |       0 |         1.00 | 
| hlo_constant_mux_opt      |       0 |       0 |         0.00 | 
| hlo_inequality_transform  |       0 |       0 |        16.00 | 
| hlo_reconv_opt            |       0 |       0 |         0.00 | 
| hlo_restructure           |       0 |       0 |         1.00 | 
| hlo_common_select_muxopto |       0 |       1 |         1.00 | 
| hlo_identity_transform    |       0 |       0 |         4.00 | 
| hlo_reduce_operator_chain |       0 |       0 |         0.00 | 
| hlo_mux_cascade_opt       |       0 |       0 |         0.00 | 
| hlo_mux_consolidation     |       0 |       0 |         1.00 | 
| hlo_optimize_datapath     |       0 |       0 |         0.00 | 
| hlo_datapath_recast       |       0 |       0 |         0.00 | 
| hlo_clip_mux_input        |       0 |       0 |         0.00 | 
| hlo_clip                  |       0 |       0 |         1.00 | 
----------------------------------------------------------------
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: post_hlo_rtlopt
--------------------------------------------------
| Trick       | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------------
| ume_runtime |       0 |       0 |         0.00 | 
--------------------------------------------------
Number of big hc bmuxes before = 0
Number of non-ctl's : 1
mux_cmbsop__4_29 
SOP DEBUG : Module= SBox, Cluster= ctl_4_29, ctl= 1, Non-ctl= 1
Selected impl_type 1 (pla_form1 (optimized)) for sop cluster ctl_4_29.
Number of non-ctl's : 1
mux_cmbsop__4_29 
SOP DEBUG : Module= SBox_1, Cluster= ctl_4_29, ctl= 1, Non-ctl= 1
Selected impl_type 1 (pla_form1 (optimized)) for sop cluster ctl_4_29.
Number of non-ctl's : 1
mux_cmbsop__4_29 
SOP DEBUG : Module= SBox_2, Cluster= ctl_4_29, ctl= 1, Non-ctl= 1
Selected impl_type 1 (pla_form1 (optimized)) for sop cluster ctl_4_29.
Number of non-ctl's : 1
mux_cmbsop__4_29 
SOP DEBUG : Module= SBox_3, Cluster= ctl_4_29, ctl= 1, Non-ctl= 1
Selected impl_type 1 (pla_form1 (optimized)) for sop cluster ctl_4_29.
Number of non-ctl's : 1
mux_cmbsop__4_29 
SOP DEBUG : Module= SBox_4, Cluster= ctl_4_29, ctl= 1, Non-ctl= 1
implTypeToString() API needs to be updated for implementation 105
Selected impl_type 105 (Unknown) for sop cluster ctl_4_29.
Number of non-ctl's : 1
mux_cmbsop__4_29 
SOP DEBUG : Module= SBox_5, Cluster= ctl_4_29, ctl= 1, Non-ctl= 1
implTypeToString() API needs to be updated for implementation 105
Selected impl_type 105 (Unknown) for sop cluster ctl_4_29.
Number of non-ctl's : 1
mux_cmbsop__4_29 
SOP DEBUG : Module= SBox_6, Cluster= ctl_4_29, ctl= 1, Non-ctl= 1
Selected impl_type 1 (pla_form1 (optimized)) for sop cluster ctl_4_29.
Number of non-ctl's : 1
mux_cmbsop__4_29 
SOP DEBUG : Module= SBox_7, Cluster= ctl_4_29, ctl= 1, Non-ctl= 1
Selected impl_type 1 (pla_form1 (optimized)) for sop cluster ctl_4_29.
Number of non-ctl's : 12
g286 g288 g289 g291 g298 g300 g301 g302 g308 mux_transaction_state_96_23 mux_trigger_operation_96_23 mux_trigger_operation_95_314 
SOP DEBUG : Module= TopModule, Cluster= ctl_transaction_state_96_23, ctl= 2, Non-ctl= 12
Selected impl_type 0 (ctl + 1-hot mux form) for sop cluster ctl_transaction_state_96_23.
              Info: total 19 bmuxes found, 18 are converted to onehot form, and 1 are kept as binary form
Info    : Pre-processed datapath logic. [DPOPT-6]
        : Pre-processing optimizations applied to datapath logic in 'TopModule':
          live_trim(7) sop(9) 
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'f_inst' in module 'Control_State_Machine' is ungrouped to improve datapath connectivity.
        : Hierarchical instances can be automatically ungrouped to allow for better area or timing optimization. To prevent this ungroup, set the root-level attribute 'auto_ungroup' to 'none'. You can also prevent individual ungroup with setting the attribute 'ungroup_ok' of instances or modules to 'false'.
Info    : Deleting sequential instances not driving any primary outputs. [GLO-32]
        : Deleting 70 sequential instances. 
Following instances are deleted as they do not drive any primary output:
'data_reg_reg[0]', 'data_reg_reg[1]', 'data_reg_reg[2]', 'data_reg_reg[3]', 
'data_reg_reg[4]', 'data_reg_reg[5]', 'data_reg_reg[6]', 'data_reg_reg[7]', 
'data_reg_reg[8]', 'data_reg_reg[9]', 'data_reg_reg[10]', 
'data_reg_reg[11]', 'data_reg_reg[12]', 'data_reg_reg[13]', 
'data_reg_reg[14]', 'data_reg_reg[15]', 'data_reg_reg[16]', 
'data_reg_reg[17]', 'data_reg_reg[18]', 'data_reg_reg[19]', 
'data_reg_reg[20]', 'data_reg_reg[21]', 'data_reg_reg[22]', 
'data_reg_reg[23]', 'data_reg_reg[24]', 'data_reg_reg[25]', 
'data_reg_reg[26]', 'data_reg_reg[27]', 'data_reg_reg[28]', 
'data_reg_reg[29]', 'data_reg_reg[30]', 'data_reg_reg[31]', 
'data_reg_reg[32]', 'data_reg_reg[33]', 'data_reg_reg[34]', 
'data_reg_reg[35]', 'data_reg_reg[36]', 'data_reg_reg[37]', 
'data_reg_reg[38]', 'data_reg_reg[39]', 'data_reg_reg[40]', 
'data_reg_reg[41]', 'data_reg_reg[42]', 'data_reg_reg[43]', 
'data_reg_reg[44]', 'data_reg_reg[45]', 'data_reg_reg[46]', 
'data_reg_reg[47]', 'data_reg_reg[48]', 'data_reg_reg[49]', 
'data_reg_reg[50]', 'data_reg_reg[51]', 'data_reg_reg[52]', 
'data_reg_reg[53]', 'data_reg_reg[54]', 'data_reg_reg[55]', 
'data_reg_reg[56]', 'data_reg_reg[57]', 'data_reg_reg[58]', 
'data_reg_reg[59]', 'data_reg_reg[60]', 'data_reg_reg[61]', 
'data_reg_reg[62]', 'spi_inst/input_text_reg[8]', 
'spi_inst/input_text_reg[16]', 'spi_inst/input_text_reg[24]', 
'spi_inst/input_text_reg[32]', 'spi_inst/input_text_reg[40]', 
'spi_inst/input_text_reg[48]', 'spi_inst/input_text_reg[56]'.
Info    : Optimizing datapath logic. [DPOPT-1]
        : Optimizing datapath logic in 'TopModule'.
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_0_0'
CSAGen Prep Share:0 Re-Write:0 Speculation: 0
    MaxCSA: weighted_instance_count is 8 
MaxCSA: Successfully built Maximal CSA Expression Expr0
      Timing increment_unsigned...
        Done timing increment_unsigned.
      Timing increment_unsigned_44_54...
        Done timing increment_unsigned_44_54.
      Timing increment_unsigned_44_76...
        Done timing increment_unsigned_44_76.
      Timing increment_unsigned_44_98...
        Done timing increment_unsigned_44_98.
      Timing increment_unsigned_44_120...
        Done timing increment_unsigned_44_120.
      Timing increment_unsigned_44_142...
        Done timing increment_unsigned_44_142.
      Timing increment_unsigned_44_164...
        Done timing increment_unsigned_44_164.
      Timing increment_unsigned_44_186...
        Done timing increment_unsigned_44_186.
CDN_DP_region_0_0 level = 0 loads = 0 drivers = 0
CDN_DP_region_0_0_c0 in Control_State_Machine: area: 226916324404 ,dp = 4 mux = 22 sg = slow         worst_clk_period: -1.0000 
    wns: 41982  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  3663856  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 skipped
CDN_DP_region_0_0_c1 in Control_State_Machine: area: 226696401624 ,dp = 2 mux = 22 sg = fast         worst_clk_period: -1.0000 
    wns: 44554  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  3820256  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c2 in Control_State_Machine: area: 226696401624 ,dp = 2 mux = 22 sg = very_slow    worst_clk_period: -1.0000 
    wns: 44554  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  3820256  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c3 in Control_State_Machine: area: 226696401624 ,dp = 2 mux = 22 sg = very_fast    worst_clk_period: -1.0000 
    wns: 44554  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  3820256  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c4 in Control_State_Machine: area: 226696401624 ,dp = 2 mux = 22 sg = very_fast    worst_clk_period: -1.0000 
    wns: 44554  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  3820256  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c5 in Control_State_Machine: area: 226696401624 ,dp = 2 mux = 22 sg = very_fast    worst_clk_period: -1.0000 
    wns: 44554  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  3820256  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c6 in Control_State_Machine: area: 226696401624 ,dp = 2 mux = 22 sg = very_fast    worst_clk_period: -1.0000 
    wns: 44554  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  3820256  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c7 in Control_State_Machine: area: 226696401624 ,dp = 2 mux = 22 sg = very_fast    worst_clk_period: -1.0000 
    wns: 44554  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  3820256  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
Best config: CDN_DP_region_0_0_c7 in Control_State_Machine: area: 226696401624 ,dp = 2 mux = 22 sg = very_fast    worst_clk_period: -1.0000 
    wns: 44554  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  3820256  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
  Smallest config area : 226696401624.  Fastest config wns;  44554
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_0_0_c7)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area     226916324404       226696401624       226696401624       226696401624       226696401624       226696401624       226696401624       226696401624  
##>            WNS         -4198.20           -4455.40           -4455.40           -4455.40           -4455.40           -4455.40           -4455.40           -4455.40  
##>            TNS          3663856            3820256            3820256            3820256            3820256            3820256            3820256            3820256  
##>    Num Rewrite                0                  0                  0                  0                  0                  0                  0                  0  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0                  0  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_0_0_c7
##>
##>                          Step                        Area   ( % Chg)        WNS (Change)        TNS (Change)          Runtime (s)        Comment                   
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>EquationExtraction              START           226916324404 (      )    -4198.20 (        )       3663856 (        )              
##> rewrite                        START           227576092744 ( +0.29)    -5105.60 ( -907.40)       4269057 (  605201)              (a,ar) Expr0_from --> Expr0_to
##>                                  END           228763675756 ( +0.52)    -5105.60 (   +0.00)       4268985 (     -72)           0  
##>                                  END           226916324404 ( +0.00)    -4198.20 (   +0.00)       3663856 (       0)           0  
##>createMaxCarrySave              START           226916324404 ( +0.00)    -4198.20 (   +0.00)       3663856 (       0)              
##> datapath_rewrite_one_def       START           226916324404 ( +0.00)    -4198.20 (   +0.00)       3663856 (       0)              
##>                                  END           226916324404 ( +0.00)    -4198.20 (   +0.00)       3663856 (       0)           0  
##> speculate_in_gdef              START           226916324404 ( +0.00)    -4198.20 (   +0.00)       3663856 (       0)              
##>  pre_speculate_mux_merge       START           226916324404 ( +0.00)    -4198.20 (   +0.00)       3663856 (       0)              
##>                                  END           226916324404 ( +0.00)    -4198.20 (   +0.00)       3663856 (       0)           0  
##>                                  END           226916324404 ( +0.00)    -4198.20 (   +0.00)       3663856 (       0)           0  
##> csa_opto                       START           226916324404 ( +0.00)    -4198.20 (   +0.00)       3663856 (       0)              
##>                                  END           226960308960 ( +0.02)    -4198.20 (   +0.00)       3664422 (     566)           0  
##>                                  END           226960308960 ( +0.02)    -4198.20 (   +0.00)       3664422 (     566)           0  
##>canonicalize_by_names           START           226960308960 ( +0.00)    -4198.20 (   +0.00)       3664422 (       0)              
##>                                  END           226960308960 ( +0.00)    -4198.20 (   +0.00)       3664422 (       0)           0  
##>datapath_rewrite_post_csa_one_  START           226960308960 ( +0.00)    -4198.20 (   +0.00)       3664422 (       0)              
##>                                  END           226960308960 ( +0.00)    -4198.20 (   +0.00)       3664422 (       0)           0  
##>datapath_csa_factoring_one_gde  START           226960308960 ( +0.00)    -4198.20 (   +0.00)       3664422 (       0)              
##>                                  END           226960308960 ( +0.00)    -4198.20 (   +0.00)       3664422 (       0)           0  
##>dpopt_share_one_def             START           226960308960 ( +0.00)    -4198.20 (   +0.00)       3664422 (       0)              
##>                                  END           226960308960 ( +0.00)    -4198.20 (   +0.00)       3664422 (       0)           0  
##>datapath_rewrite_post_share     START           226960308960 ( +0.00)    -4198.20 (   +0.00)       3664422 (       0)              
##>                                  END           226960308960 ( +0.00)    -4198.20 (   +0.00)       3664422 (       0)           0  
##>dp_combine_const_mult_with_com  START           226960308960 ( +0.00)    -4198.20 (   +0.00)       3664422 (       0)              
##>                                  END           226960308960 ( +0.00)    -4198.20 (   +0.00)       3664422 (       0)           0  
##>speculate_in_gdef               START           226960308960 ( +0.00)    -4198.20 (   +0.00)       3664422 (       0)              
##> pre_speculate_mux_merge        START           226960308960 ( +0.00)    -4198.20 (   +0.00)       3664422 (       0)              
##>                                  END           226960308960 ( +0.00)    -4198.20 (   +0.00)       3664422 (       0)           0  
##>                                  END           226960308960 ( +0.00)    -4198.20 (   +0.00)       3664422 (       0)           0  
##>dp_operator_level_decompositio  START           226960308960 ( +0.00)    -4198.20 (   +0.00)       3664422 (       0)              
##>                                  END           226960308960 ( +0.00)    -4198.20 (   +0.00)       3664422 (       0)           0  
##>selective_flatten_dp_config     START           226960308960 ( +0.00)    -4198.20 (   +0.00)       3664422 (       0)              
##>                                  END           226960308960 ( +0.00)    -4455.40 ( -257.20)       3820822 (  156400)           0  
##>createMaxCarrySave              START           226960308960 ( +0.00)    -4455.40 (   +0.00)       3820822 (       0)              
##> datapath_rewrite_one_def       START           226960308960 ( +0.00)    -4455.40 (   +0.00)       3820822 (       0)              
##>  fast_cse_elim                 START           226960308960 ( +0.00)    -4455.40 (   +0.00)       3820822 (       0)              
##>                                  END           226960308960 ( +0.00)    -4455.40 (   +0.00)       3820822 (       0)           0  
##>  fast_cse_elim                 START           226960308960 ( +0.00)    -4455.40 (   +0.00)       3820822 (       0)              
##>                                  END           226960308960 ( +0.00)    -4455.40 (   +0.00)       3820822 (       0)           0  
##>                                  END           226960308960 ( +0.00)    -4455.40 (   +0.00)       3820822 (       0)           0  
##> speculate_in_gdef              START           226960308960 ( +0.00)    -4455.40 (   +0.00)       3820822 (       0)              
##>  pre_speculate_mux_merge       START           226960308960 ( +0.00)    -4455.40 (   +0.00)       3820822 (       0)              
##>                                  END           226960308960 ( +0.00)    -4455.40 (   +0.00)       3820822 (       0)           0  
##>                                  END           226960308960 ( +0.00)    -4455.40 (   +0.00)       3820822 (       0)           0  
##> csa_opto                       START           226960308960 ( +0.00)    -4455.40 (   +0.00)       3820822 (       0)              
##>                                  END           226960308960 ( +0.00)    -4455.40 (   +0.00)       3820822 (       0)           0  
##>                                  END           226960308960 ( +0.00)    -4455.40 (   +0.00)       3820822 (       0)           0  
##>context_based_simplify          START           226784370736 ( -0.08)    -4455.40 (   +0.00)       3820256 (    -566)              
##>                                  END           226696401624 ( -0.04)    -4455.40 (   +0.00)       3820256 (       0)           0  
##>group_csa_final_adder_dp        START           226696401624 ( +0.00)    -4455.40 (   +0.00)       3820256 (       0)              
##>                                  END           226696401624 ( +0.00)    -4455.40 (   +0.00)       3820256 (       0)           0  
##>dpopt_flatten_critical_muxes_i  START           226696401624 ( +0.00)    -4455.40 (   +0.00)       3820256 (       0)              
##>                                  END           226696401624 ( +0.00)    -4455.40 (   +0.00)       3820256 (       0)           0  
##>speculate_in_gdef               START           226696401624 ( +0.00)    -4455.40 (   +0.00)       3820256 (       0)              
##> pre_speculate_mux_merge        START           226696401624 ( +0.00)    -4455.40 (   +0.00)       3820256 (       0)              
##>                                  END           226696401624 ( +0.00)    -4455.40 (   +0.00)       3820256 (       0)           0  
##>                                  END           226696401624 ( +0.00)    -4455.40 (   +0.00)       3820256 (       0)           0  
##>create_score                    START           226696401624 ( +0.00)    -4455.40 (   +0.00)       3820256 (       0)              
##>                                  END           226696401624 ( +0.00)    -4455.40 (   +0.00)       3820256 (       0)           0  
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_0_0_c7
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 7 for module 'CDN_DP_region_0_0_c7'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_12_0'
CSAGen Prep Share:0 Re-Write:0 Speculation: 0
    MaxCSA: weighted_instance_count is 14 
MaxCSA: Successfully built Maximal CSA Expression Expr1
      Timing increment_unsigned_189...
        Done timing increment_unsigned_189.
      Timing increment_unsigned_191_193...
        Done timing increment_unsigned_191_193.
      Timing increment_unsigned_191_198...
        Done timing increment_unsigned_191_198.
      Timing increment_unsigned_191_203...
        Done timing increment_unsigned_191_203.
      Timing increment_unsigned_191_208...
        Done timing increment_unsigned_191_208.
      Timing increment_unsigned_191_213...
        Done timing increment_unsigned_191_213.
      Timing increment_unsigned_191_218...
        Done timing increment_unsigned_191_218.
      Timing increment_unsigned_191_223...
        Done timing increment_unsigned_191_223.
CDN_DP_region_12_0 level = 0 loads = 0 drivers = 0
CDN_DP_region_12_0_c0 in SPI: area: 1671413128 ,dp = 1 mux = 0 sg = slow         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 skipped
CDN_DP_region_12_0_c1 in SPI: area: 1187583012 ,dp = 1 mux = 0 sg = fast         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_12_0_c2 in SPI: area: 1187583012 ,dp = 1 mux = 0 sg = very_slow    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_12_0_c3 in SPI: area: 1187583012 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_12_0_c4 in SPI: area: 1187583012 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_12_0_c5 in SPI: area: 1187583012 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_12_0_c6 in SPI: area: 1187583012 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_12_0_c7 in SPI: area: 1187583012 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
Best config: CDN_DP_region_12_0_c7 in SPI: area: 1187583012 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
  Smallest config area : 1187583012.  Fastest config wns;  0
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_12_0_c7)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area       1671413128         1187583012         1187583012         1187583012         1187583012         1187583012         1187583012         1187583012  
##>            WNS    +214748364.70      +214748364.70      +214748364.70      +214748364.70      +214748364.70      +214748364.70      +214748364.70      +214748364.70  
##>            TNS                0                  0                  0                  0                  0                  0                  0                  0  
##>    Num Rewrite                0                  0                  0                  0                  0                  0                  0                  0  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0                  0  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_12_0_c7
##>
##>                          Step                        Area   ( % Chg)        WNS (Change)        TNS (Change)          Runtime (s)        Comment                   
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>EquationExtraction              START             1671413128 (      )    214748364.70 (        )             0 (        )              
##> rewrite                        START             3034934364 (+81.58)    214748364.70 (   +0.00)             0 (       0)              (a,ar) Expr1_from --> Expr1_to
##>                                  END             5849945948 (+92.75)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END             1671413128 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START             1671413128 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START             1671413128 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             1671413128 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> csa_opto                       START             1671413128 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             1583444016 ( -5.26)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END             1583444016 ( -5.26)    214748364.70 (   +0.00)             0 (       0)           0  
##>canonicalize_by_names           START             1583444016 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             1583444016 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_csa_one_  START             1583444016 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             1583444016 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_csa_factoring_one_gde  START             1583444016 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             1583444016 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dpopt_share_one_def             START             1583444016 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             1583444016 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_share     START             1583444016 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             1583444016 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dp_combine_const_mult_with_com  START             1583444016 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             1583444016 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dp_operator_level_decompositio  START             1583444016 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             1583444016 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>selective_flatten_dp_config     START             1583444016 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             1583444016 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START             1583444016 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START             1583444016 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START             1583444016 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             1583444016 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START             1583444016 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             1583444016 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END             1583444016 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> csa_opto                       START             1583444016 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             1583444016 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END             1583444016 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>context_based_simplify          START             1407505792 (-11.11)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             1187583012 (-15.62)    214748364.70 (   +0.00)             0 (       0)           0  
##>group_csa_final_adder_dp        START             1187583012 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             1187583012 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dpopt_flatten_critical_muxes_i  START             1187583012 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             1187583012 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>create_score                    START             1187583012 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             1187583012 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_12_0_c7
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 7 for module 'CDN_DP_region_12_0_c7'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info:  Ungrouped 0 dp-cluster instances.  0 cluster instances were left intact, to aid verification.
              Prepare netlist for verification ...
              Prepare netlist for verification Done.
Info    : Done optimizing datapath logic. [DPOPT-2]
        : Done optimizing datapath logic in 'TopModule'.
      Removing temporary intermediate hierarchies under TopModule
Number of big hc bmuxes after = 0
Starting logic reduction [v1.0] (stage: post_rtlopt, startdef: TopModule, recur: true)
Completed logic reduction (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux data reorder optimization [v1.0] (stage: post_rtlopt, startdef: TopModule, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: post_rtlopt
----------------------------------------------------------
| Transform           | Accepts | Rejects | Runtime (ms) | 
----------------------------------------------------------
| hlo_logic_reduction |       0 |       0 |         0.00 | 
| hlo_mux_reorder     |       0 |       0 |         0.00 | 
----------------------------------------------------------
              Optimizing muxes in design 'TopModule'.
              Optimizing muxes in design 'Control_State_Machine'.
              Post blast muxes in design 'TopModule'.
              Post blast muxes in design 'Control_State_Machine'.
Starting mux speculation [v1.0] (stage: post_muxopt, startdef: TopModule, recur: true)
Starting speculation optimization
Completed speculation optimization (accepts:0)
Completed mux speculation (accepts: 0, rejects: 0, runtime: 0.082s)

Stage: post_muxopt
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_speculation |       0 |       0 |        82.00 | 
------------------------------------------------------
==================================
Stage : to_generic 
==================================
  =================
   Message Summary
  =================
--------------------------------------------------------------------------------
|     Id      |  Sev   |Count |                 Message Text                   |
--------------------------------------------------------------------------------
| CDFG-250    |Info    |    2 |Processing multi-dimensional arrays.            |
| CDFG-360    |Warning |    2 |Referenced signals are not added in sensitivity |
|             |        |      | list. This may cause simulation mismatches     |
|             |        |      | between the original and the synthesized       |
|             |        |      | design.                                        |
|             |        |      |Add missing reference signals in the            |
|             |        |      | sensitivity list or use '*' to add all the     |
|             |        |      | signals in the sensitivity list. Example :     |
|             |        |      | always @(a or b) (OR) always (*))              |
| CDFG-365    |Info    |    2 |Clock signal is not used as a clock in this     |
|             |        |      | process or block.                              |
| CDFG-472    |Warning |    3 |Unreachable statements for case item.           |
| CDFG-508    |Warning |    1 |Removing unused register.                       |
|             |        |      |Genus removes the flip-flop or latch inferred   |
|             |        |      | for an unused signal or variable. To preserve  |
|             |        |      | the flip-flop or latch, set the                |
|             |        |      | hdl_preserve_unused_registers attribute to     |
|             |        |      | true or use a pragma in the RTL.               |
| CDFG-738    |Info    |    1 |Common subexpression eliminated.                |
| CDFG-739    |Info    |    1 |Common subexpression kept.                      |
| CDFG-769    |Info    |    2 |Identified sum-of-products logic to be          |
|             |        |      | optimized during syn_generic.                  |
| CDFG-771    |Info    |    8 |Replaced logic with a constant value.           |
| CDFG-893    |Info    |    8 |Optimized the MUX created for array read /      |
|             |        |      | write or variable shifter.                     |
| CDFG2G-622  |Warning |   65 |Signal or variable has multiple drivers.        |
|             |        |      |This may cause simulation mismatches between    |
|             |        |      | the original and synthesized designs.          |
| CDFG2G-628  |Info    |  128 |Variable indexed array read/write found inside  |
|             |        |      | for loop.                                      |
| CWD-19      |Info    |  159 |An implementation was inferred.                 |
| DPOPT-1     |Info    |    1 |Optimizing datapath logic.                      |
| DPOPT-2     |Info    |    1 |Done optimizing datapath logic.                 |
| DPOPT-3     |Info    |    2 |Implementing datapath configurations.           |
| DPOPT-4     |Info    |    2 |Done implementing datapath configurations.      |
| DPOPT-6     |Info    |    1 |Pre-processed datapath logic.                   |
| ELAB-1      |Info    |    1 |Elaborating Design.                             |
| ELAB-2      |Info    |   13 |Elaborating Subdesign.                          |
| ELAB-3      |Info    |    1 |Done Elaborating Design.                        |
| ELABUTL-125 |Warning |  128 |Undriven signal detected.                       |
|             |        |      |The undriven signal handling can be controlled  |
|             |        |      | by setting the attribute                       |
|             |        |      | 'hdl_unconnected_value' before syn_generic     |
|             |        |      | command.                                       |
| ELABUTL-130 |Info    |  128 |Undriven signal detected.                       |
|             |        |      |The 'hdl_unconnected_value' attribute controls  |
|             |        |      | treatment of undriven signal.                  |
| GLO-12      |Info    |    3 |Replacing a flip-flop with a logic constant 0.  |
|             |        |      |To prevent this optimization, set the           |
|             |        |      | 'optimize_constant_0_flops' root attribute to  |
|             |        |      | 'false' or 'optimize_constant_0_seq' instance  |
|             |        |      | attribute to 'false'. You can also see the     |
|             |        |      | complete list of deleted sequential with       |
|             |        |      | command 'report sequential -deleted'           |
|             |        |      | (on Reason 'constant0').                       |
| GLO-32      |Info    |    4 |Deleting sequential instances not driving any   |
|             |        |      | primary outputs.                               |
|             |        |      |Optimizations such as constant propagation or   |
|             |        |      | redundancy removal could change the            |
|             |        |      | connections so an instance does not drive any  |
|             |        |      | primary outputs anymore. To see the list of    |
|             |        |      | deleted sequential, set the                    |
|             |        |      | 'information_level' attribute to 2 or above.   |
|             |        |      | If the message is truncated set the message    |
|             |        |      | attribute 'truncate' to false to see the       |
|             |        |      | complete list.                                 |
| GLO-34      |Info    |    3 |Deleting instances not driving any primary      |
|             |        |      | outputs.                                       |
|             |        |      |Optimizations such as constant propagation or   |
|             |        |      | redundancy removal could change the            |
|             |        |      | connections so a hierarchical instance does    |
|             |        |      | not drive any primary outputs anymore. To see  |
|             |        |      | the list of deleted hierarchical instances,    |
|             |        |      | set the 'information_level' attribute to 2 or  |
|             |        |      | above. If the message is truncated set the     |
|             |        |      | message attribute 'truncate' to false to see   |
|             |        |      | the complete list. To prevent this             |
|             |        |      | optimization, set the 'delete_unloaded_insts'  |
|             |        |      | root/subdesign attribute to 'false' or         |
|             |        |      | 'preserve' instance attribute to 'true'.       |
| GLO-42      |Info    |   63 |Equivalent sequential instances have been       |
|             |        |      | merged.                                        |
|             |        |      |To prevent merging of sequential instances, set |
|             |        |      | the 'optimize_merge_flops' and                 |
|             |        |      | 'optimize_merge_latches' root attributes to    |
|             |        |      | 'false' or the 'optimize_merge_seq' instance   |
|             |        |      | attribute to 'false'.                          |
| GLO-51      |Info    |    1 |Hierarchical instance automatically ungrouped.  |
|             |        |      |Hierarchical instances can be automatically     |
|             |        |      | ungrouped to allow for better area or timing   |
|             |        |      | optimization. To prevent this ungroup, set the |
|             |        |      | root-level attribute 'auto_ungroup' to 'none'. |
|             |        |      | You can also prevent individual ungroup with   |
|             |        |      | setting the attribute 'ungroup_ok' of          |
|             |        |      | instances or modules to 'false'.               |
| LBR-9       |Warning |    6 |Library cell has no output pins defined.        |
|             |        |      |Add the missing output pin(s)                   |
|             |        |      | , then reload the library. Else the library    |
|             |        |      | cell will be marked as timing model i.e.       |
|             |        |      | unusable. Timing_model means that the cell     |
|             |        |      | does not have any defined function. If there   |
|             |        |      | is no output pin, Genus will mark library cell |
|             |        |      | as unusable i.e. the attribute 'usable' will   |
|             |        |      | be marked to 'false' on the libcell.           |
|             |        |      | Therefore, the cell is not used for mapping    |
|             |        |      | and it will not be picked up from the library  |
|             |        |      | for synthesis. If you query the attribute      |
|             |        |      | 'unusable_reason' on the libcell; result will  |
|             |        |      | be: 'Library cell has no output pins.'Note:    |
|             |        |      | The message LBR-9 is only for the logical pins |
|             |        |      | and not for the power_ground pins. Genus will  |
|             |        |      | depend upon the output function defined in the |
|             |        |      | pin group (output pin)                         |
|             |        |      | of the cell, to use it for mapping. The pg_pin |
|             |        |      | will not have any function defined.            |
| LBR-22      |Warning |   42 |Multiply-defined library cell.                  |
|             |        |      |Library cell names must be unique.  Any         |
|             |        |      | duplicates will be deleted.  Only the first    |
|             |        |      | (as determined by the order of libraries)      |
|             |        |      | will be retained.                              |
| LBR-38      |Warning |    2 |Libraries have inconsistent nominal operating   |
|             |        |      | conditions. In the Liberty library, there are  |
|             |        |      | attributes called nom_voltage, nom_process and |
|             |        |      | nom_temperature. Genus reports the message, if |
|             |        |      | the respective values of the 2 given .libs     |
|             |        |      | differ.                                        |
|             |        |      |This is a common source of delay calculation    |
|             |        |      | confusion and should be avoided.               |
| LBR-162     |Info    |    3 |Both 'pos_unate' and 'neg_unate' timing_sense   |
|             |        |      | arcs have been processed.                      |
|             |        |      |Setting the 'timing_sense' to non_unate.        |
| LBR-412     |Info    |    3 |Created nominal operating condition.            |
|             |        |      |The nominal operating condition is represented, |
|             |        |      | either by the nominal PVT values specified in  |
|             |        |      | the library source                             |
|             |        |      | (via nom_process,nom_voltage and nom_temperatu |
|             |        |      | re respectively)                               |
|             |        |      | , or by the default PVT values (1.0,1.0,1.0).  |
| LBR-785     |Info    |   42 |Stored shadowed libcells.                       |
|             |        |      |Before deleting duplicate libcells, their names |
|             |        |      | are stored.                                    |
| MESG-6      |Warning |    1 |Message truncated because it exceeds the        |
|             |        |      | maximum length of 4096 characters.             |
|             |        |      |By default messages are limited to 4096         |
|             |        |      | characters. All characters after the 4096      |
|             |        |      | character limit are truncated. To remove this  |
|             |        |      | limit, set the message attribute 'truncate' to |
|             |        |      | 'false'. However, this may dramatically        |
|             |        |      | increase the size of the log file.             |
| PHYS-20     |Warning |    1 |None of the loaded LEF files have MACRO         |
|             |        |      | statements.                                    |
|             |        |      |The LEF file containing the cell specific       |
|             |        |      | information was not loaded. The LEF MACRO      |
|             |        |      | construct is used to set the physical data on  |
|             |        |      | cells in the timing library. It is likely that |
|             |        |      | only the technology LEF file was loaded. Load  |
|             |        |      | all the associated LEF files.                  |
| PHYS-752    |Info    |    1 |Partition Based Synthesis execution skipped.    |
| SYNTH-1     |Info    |    1 |Synthesizing.                                   |
| TIM-1000    |Info    |    1 |Multimode clock gating check is disabled.       |
| VLOGPT-37   |Warning |    2 |Ignoring unsynthesizable construct.             |
|             |        |      |For example, the following constructs will be   |
|             |        |      | ignored:
    - initial block
    - final       |
|             |        |      | block
    - program block
    - property       |
|             |        |      | block
    - sequence block
    - covergroup
   |
|             |        |      | - checker block
    - gate drive strength
     |
|             |        |      | - system task enable
    - reg declaration     |
|             |        |      | with initial value
    - specify block.        |
--------------------------------------------------------------------------------
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.337
Via Resistance      : 6.983 ohm (from cap_table_file)
Site size           : 4.480 um (from lef [tech])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       cap_table_file
------------------------------------------------
M1              H         0.00        0.000272  
M2              V         1.00        0.000241  
M3              H         1.00        0.000241  
M4              V         1.00        0.000241  
M5              H         1.00        0.000239  
M6              V         1.00        0.000280  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       cap_table_file
-------------------------------------------------
M1              H         0.00         0.451790  
M2              V         1.00         0.371113  
M3              H         1.00         0.371113  
M4              V         1.00         0.371113  
M5              H         1.00         0.371113  
M6              V         1.00         0.111178  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
METAL1          H         0.00         0.230000  
METAL2          V         1.00         0.280000  
METAL3          H         1.00         0.280000  
METAL4          V         1.00         0.280000  
METAL5          H         1.00         0.280000  
METAL6          V         1.00         0.440000  

Mapper: Libraries have:
	domain _default_: 14 combo usable cells and 4 sequential usable cells
      Mapping 'TopModule'...
        Preparing the circuit
          Pruning unused logic
Multi-threaded constant propagation [1|0] ...
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'sbox4' in module 'SBoxArray' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'sbox1' in module 'SBoxArray' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'sbox3' in module 'SBoxArray' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'sbox7' in module 'SBoxArray' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'sbox8' in module 'SBoxArray' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'sbox2' in module 'SBoxArray' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'sbox6' in module 'SBoxArray' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'sbox5' in module 'SBoxArray' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'f_inst_sbox_inst' in module 'Control_State_Machine' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'ip_inst' in module 'Control_State_Machine' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'fp_inst' in module 'Control_State_Machine' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'spi_inst' in module 'TopModule' would be automatically ungrouped.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'spi_tx_data_reg[0]' and 'spi_tx_data_reg[1]' in 'TopModule' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'spi_tx_data_reg[0]' and 'spi_tx_data_reg[2]' in 'TopModule' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'spi_tx_data_reg[0]' and 'spi_tx_data_reg[3]' in 'TopModule' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'spi_tx_data_reg[0]' and 'spi_tx_data_reg[4]' in 'TopModule' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'spi_tx_data_reg[0]' and 'spi_tx_data_reg[5]' in 'TopModule' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'spi_tx_data_reg[0]' and 'spi_tx_data_reg[6]' in 'TopModule' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'spi_tx_data_reg[0]' and 'spi_tx_data_reg[7]' in 'TopModule' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'spi_tx_data_reg[0]' and 'spi_tx_data_reg[8]' in 'TopModule' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'spi_tx_data_reg[0]' and 'spi_tx_data_reg[9]' in 'TopModule' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'spi_tx_data_reg[0]' and 'spi_tx_data_reg[10]' in 'TopModule' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'spi_tx_data_reg[0]' and 'spi_tx_data_reg[11]' in 'TopModule' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'spi_tx_data_reg[0]' and 'spi_tx_data_reg[12]' in 'TopModule' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'spi_tx_data_reg[0]' and 'spi_tx_data_reg[13]' in 'TopModule' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'spi_tx_data_reg[0]' and 'spi_tx_data_reg[14]' in 'TopModule' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'spi_tx_data_reg[0]' and 'spi_tx_data_reg[15]' in 'TopModule' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'spi_tx_data_reg[0]' and 'spi_tx_data_reg[16]' in 'TopModule' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'spi_tx_data_reg[0]' and 'spi_tx_data_reg[17]' in 'TopModule' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'spi_tx_data_reg[0]' and 'spi_tx_data_reg[18]' in 'TopModule' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'spi_tx_data_reg[0]' and 'spi_tx_data_reg[19]' in 'TopModule' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'spi_tx_data_reg[0]' and 'spi_tx_data_reg[20]' in 'TopModule' have been merged.
Info    : Deleting sequential instances not driving any primary outputs. [GLO-32]
        : Deleting 63 sequential instances. 
Following instances are deleted as they do not drive any primary output:
'spi_tx_data_reg[1]', 'spi_tx_data_reg[2]', 'spi_tx_data_reg[3]', 
'spi_tx_data_reg[4]', 'spi_tx_data_reg[5]', 'spi_tx_data_reg[6]', 
'spi_tx_data_reg[7]', 'spi_tx_data_reg[8]', 'spi_tx_data_reg[9]', 
'spi_tx_data_reg[10]', 'spi_tx_data_reg[11]', 'spi_tx_data_reg[12]', 
'spi_tx_data_reg[13]', 'spi_tx_data_reg[14]', 'spi_tx_data_reg[15]', 
'spi_tx_data_reg[16]', 'spi_tx_data_reg[17]', 'spi_tx_data_reg[18]', 
'spi_tx_data_reg[19]', 'spi_tx_data_reg[20]', 'spi_tx_data_reg[21]', 
'spi_tx_data_reg[22]', 'spi_tx_data_reg[23]', 'spi_tx_data_reg[24]', 
'spi_tx_data_reg[25]', 'spi_tx_data_reg[26]', 'spi_tx_data_reg[27]', 
'spi_tx_data_reg[28]', 'spi_tx_data_reg[29]', 'spi_tx_data_reg[30]', 
'spi_tx_data_reg[31]', 'spi_tx_data_reg[32]', 'spi_tx_data_reg[33]', 
'spi_tx_data_reg[34]', 'spi_tx_data_reg[35]', 'spi_tx_data_reg[36]', 
'spi_tx_data_reg[37]', 'spi_tx_data_reg[38]', 'spi_tx_data_reg[39]', 
'spi_tx_data_reg[40]', 'spi_tx_data_reg[41]', 'spi_tx_data_reg[42]', 
'spi_tx_data_reg[43]', 'spi_tx_data_reg[44]', 'spi_tx_data_reg[45]', 
'spi_tx_data_reg[46]', 'spi_tx_data_reg[47]', 'spi_tx_data_reg[48]', 
'spi_tx_data_reg[49]', 'spi_tx_data_reg[50]', 'spi_tx_data_reg[51]', 
'spi_tx_data_reg[52]', 'spi_tx_data_reg[53]', 'spi_tx_data_reg[54]', 
'spi_tx_data_reg[55]', 'spi_tx_data_reg[56]', 'spi_tx_data_reg[57]', 
'spi_tx_data_reg[58]', 'spi_tx_data_reg[59]', 'spi_tx_data_reg[60]', 
'spi_tx_data_reg[61]', 'spi_tx_data_reg[62]', 'spi_tx_data_reg[63]'.
          Analyzing hierarchical boundaries
          Aggressive hierarchical optimization: disabled
          Propagating constants
        Done preparing the circuit
          Structuring (delay-based) TopModule...
          Done structuring (delay-based) TopModule
Multi-threaded Virtual Mapping    (8 threads per ST process, 8 of 16 CPUs usable)
          Structuring (delay-based) logic partition in TopModule...
            Starting partial collapsing (xors only) cb_oseq_350
            Finished partial collapsing.
            Starting partial collapsing  cb_oseq_350
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in TopModule
        Mapping logic partition in TopModule...
          Structuring (delay-based) logic partition in TopModule...
          Done structuring (delay-based) logic partition in TopModule
        Mapping logic partition in TopModule...
          Structuring (delay-based) cb_oseq...
            Starting partial collapsing (xors only) cb_oseq
            Finished partial collapsing.
            Starting partial collapsing  cb_oseq
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) cb_oseq
        Mapping component cb_oseq...
          Structuring (delay-based) cb_seq_347...
          Done structuring (delay-based) cb_seq_347
        Mapping component cb_seq_347...
          Structuring (delay-based) logic partition in Control_State_Machine...
          Done structuring (delay-based) logic partition in Control_State_Machine
        Mapping logic partition in Control_State_Machine...
==================================
Stage : first_condense 
==================================
  =================
   Message Summary
  =================
--------------------------------------------------------------------------------
|   Id   |Sev  |Count |                     Message Text                       |
--------------------------------------------------------------------------------
| GB-6   |Info |    2 |A datapath component has been ungrouped.                |
| GLO-32 |Info |    1 |Deleting sequential instances not driving any primary   |
|        |     |      | outputs.                                               |
|        |     |      |Optimizations such as constant propagation or           |
|        |     |      | redundancy removal could change the connections so an  |
|        |     |      | instance does not drive any primary outputs anymore.   |
|        |     |      | To see the list of deleted sequential, set the         |
|        |     |      | 'information_level' attribute to 2 or above. If the    |
|        |     |      | message is truncated set the message attribute         |
|        |     |      | 'truncate' to false to see the complete list.          |
| GLO-42 |Info |   63 |Equivalent sequential instances have been merged.       |
|        |     |      |To prevent merging of sequential instances, set the     |
|        |     |      | 'optimize_merge_flops' and 'optimize_merge_latches'    |
|        |     |      | root attributes to 'false' or the 'optimize_merge_seq' |
|        |     |      | instance attribute to 'false'.                         |
| GLO-51 |Info |   12 |Hierarchical instance automatically ungrouped.          |
|        |     |      |Hierarchical instances can be automatically ungrouped   |
|        |     |      | to allow for better area or timing optimization. To    |
|        |     |      | prevent this ungroup, set the root-level attribute     |
|        |     |      | 'auto_ungroup' to 'none'. You can also prevent         |
|        |     |      | individual ungroup with setting the attribute          |
|        |     |      | 'ungroup_ok' of instances or modules to 'false'.       |
--------------------------------------------------------------------------------
 
Global mapping target info
==========================
Cost Group 'C2C' target slack: -4108 ps
Target path end-point (Pin: csm_inst/right_reg_reg[6]/d)

            Pin                        Type          Fanout  Load Arrival   
                                                             (fF)   (ps)    
----------------------------------------------------------------------------
(clock clk)                  <<<  launch                                0 R 
csm_inst
  cb_seqi
    round_counter_reg[2]/clk                                                
    round_counter_reg[2]/q   (u)  unmapped_d_flop        18  68.4           
  cb_seqi/g64_sel0 
  cb_oseqi/cb_seqi_g64_sel0 
    g48935/in_1                                                             
    g48935/z                 (u)  unmapped_or2           10  38.0           
    g48722/in_0                                                             
    g48722/z                 (u)  unmapped_or2           40 152.0           
    g49191/in_0                                                             
    g49191/z                 (u)  unmapped_complex2       1   3.8           
    g47569/in_0                                                             
    g47569/z                 (u)  unmapped_nand2          1   3.8           
    g47235/in_0                                                             
    g47235/z                 (u)  unmapped_or2            1   3.8           
    g46984/in_1                                                             
    g46984/z                 (u)  unmapped_or2            1   3.8           
    g46911/in_0                                                             
    g46911/z                 (u)  unmapped_nand2          1   3.8           
    g46880/in_0                                                             
    g46880/z                 (u)  unmapped_complex2       2   7.6           
    g49523/in_0                                                             
    g49523/z                 (u)  unmapped_complex2       1   3.8           
    g46792/in_1                                                             
    g46792/z                 (u)  unmapped_nand2         13  49.4           
    g49557/in_1                                                             
    g49557/z                 (u)  unmapped_complex2       1   3.8           
    g46667/in_1                                                             
    g46667/z                 (u)  unmapped_nand2          5  19.0           
    g46571/in_0                                                             
    g46571/z                 (u)  unmapped_complex2       1   3.8           
    g46287/in_0                                                             
    g46287/z                 (u)  unmapped_nand2          1   3.8           
    g45908/in_0                                                             
    g45908/z                 (u)  unmapped_nand2          1   3.8           
    g45842/in_0                                                             
    g45842/z                 (u)  unmapped_nand2          2   7.6           
    g45650/in_1                                                             
    g45650/z                 (u)  unmapped_nand2          2   7.6           
    g45622/in_0                                                             
    g45622/z                 (u)  unmapped_complex2       1   3.8           
    g45523/in_1                                                             
    g45523/z                 (u)  unmapped_or2            1   3.8           
    g49841/in_0                                                             
    g49841/z                 (u)  unmapped_complex2       1   3.8           
    g45389/in_1                                                             
    g45389/z                 (u)  unmapped_or2            1   3.8           
  cb_oseqi/cb_seqi_g993_z 
  cb_seqi/g993_z 
    right_reg_reg[6]/d       <<<  unmapped_d_flop                           
    right_reg_reg[6]/clk          setup                                     
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                       capture                            1000 R 
----------------------------------------------------------------------------
Cost Group   : 'C2C' (path_group 'C2C')
Start-point  : csm_inst/cb_seqi/round_counter_reg[2]/clk
End-point    : csm_inst/cb_seqi/right_reg_reg[6]/d

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of -4108ps.
 
          Performing post-condense optimization ...

Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'csm_inst' in module 'TopModule' would be automatically ungrouped.
          There are 1 hierarchical instances automatically ungrouped.

State Retention Synthesis Status
================================

Category                        Flops   Percentage
--------------------------------------------------
Total instances                   400        100.0
Excluded from State Retention     400        100.0
    - Will not convert            400        100.0
      - Preserved                   0          0.0
      - Power intent excluded     400        100.0
    - Could not convert             0          0.0
      - Scan type                   0          0.0
      - No suitable cell            0          0.0
State Retention instances           0          0.0
--------------------------------------------------

PBS_Generic_Opt-Post - Elapsed_Time 73, CPU_Time 72.287611
stamp 'PBS_Generic_Opt-Post' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:06) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:52:09 (Nov04) |  356.9 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:21(00:01:19) |  00:01:12(00:01:13) | 100.0(100.0) |   15:53:22 (Nov04) |  767.3 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Computing net loads.
PBS_Generic-Postgen HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Postgen HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:06) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:52:09 (Nov04) |  356.9 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:21(00:01:19) |  00:01:12(00:01:13) | 100.0(100.0) |   15:53:22 (Nov04) |  767.3 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:21(00:01:19) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:53:22 (Nov04) |  767.3 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Generic-Logical) ===================
##>=================== Cadence Confidential (Generic-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>G:Initial                            1         -         -      3630    531201       356
##>G:Setup                              0         -         -         -         -         -
##>G:Launch ST                          0         -         -         -         -         -
##>G:Design Partition                   0         -         -         -         -         -
##>G:Create Partition Netlists          0         -         -         -         -         -
##>G:Init Power                         0         -         -         -         -         -
##>G:Budgeting                          0         -         -         -         -         -
##>G:Derenv-DB                          0         -         -         -         -         -
##>G:Debug Outputs                      0         -         -         -         -         -
##>G:ST loading                         0         -         -         -         -         -
##>G:Distributed                        0         -         -         -         -         -
##>G:Timer                              0         -         -         -         -         -
##>G:Assembly                           0         -         -         -         -         -
##>G:DFT                                0         -         -         -         -         -
##>G:Const Prop                         0         -         -      4309    116713       767
##>G:Misc                              72
##>----------------------------------------------------------------------------------------
##>Total Elapsed                       73
##>========================================================================================
Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'TopModule' to generic gates.
        Computing net loads.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_gen
@file(synthesis.tcl) 150: puts "Runtime & Memory after 'syn_generic'"
Runtime & Memory after 'syn_generic'
@file(synthesis.tcl) 151: time_info GENERIC
stamp 'GENERIC' being created for table 'default'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:03(00:00:00) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:52:03 (Nov04) |  145.0 MB | init
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:07(00:00:05) |  00:00:04(00:00:05) |   5.1(  6.3) |   15:52:08 (Nov04) |  356.9 MB | Elaboration
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:21(00:01:19) |  00:01:14(00:01:14) |  94.9( 93.7) |   15:53:22 (Nov04) |  767.3 MB | GENERIC
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: default, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
@file(synthesis.tcl) 152: report_dp > $_REPORTS_PATH/generic/${DESIGN}_datapath.rpt
Beginning report datapath command
Warning : The filename, column and line number information will not be available in the report. [RPT_DP-100]
        : The attribute for getting HDL filename and line number is not set.
        : You must set the 'hdl_track_filename_row_col' attribute to 'true' (before elaborate) to enable filename, column, and line number tracking in the datapath report.
        Computing net loads.
@file(synthesis.tcl) 153: write_snapshot -outdir $_REPORTS_PATH -tag generic
%# Begin write_snapshot (11/04 15:53:22, mem=1591.83M)
%# Begin qos_stats (11/04 15:53:22, mem=1627.67M)
        Computing arrivals and requireds.
%# End qos_stats (11/04 15:53:23, total cpu=01:00:00, real=01:00:01, peak res=767.30M, current mem=1627.67M)


Working Directory = /home/u1425837/des-project/genus
QoS Summary for TopModule
================================================================================
Metric                          generic        
================================================================================
Slack (ps):                    -5,437
  R2R (ps):                    -5,437
  I2R (ps):                  no_value
  R2O (ps):                  no_value
  I2O (ps):                  no_value
  CG  (ps):                  no_value
TNS (ps):                    -278,545
  R2R (ps):                  -278,545
  I2R (ps):                  no_value
  R2O (ps):                  no_value
  I2O (ps):                  no_value
  CG  (ps):                  no_value
Failing Paths:                    142
Cell Area:                    116,719
Total Cell Area:              116,719
Leaf Instances:                 4,309
Total Instances:                4,309
Utilization (%):                 0.00
Tot. Net Length (um):        no_value
Avg. Net Length (um):        no_value
Route Overflow H (%):        no_value
Route Overflow V (%):        no_value
MBCI(%) (bits/gate) :            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value
  Tot Cong:                  no_value
================================================================================
CPU  Runtime (h:m:s):        00:01:21
Real Runtime (h:m:s):        00:01:19
CPU  Elapsed (h:m:s):        00:01:24
Real Elapsed (h:m:s):        00:01:21
Memory (MB):                  1627.67
================================================================================
================================================================================
Flow Settings:
================================================================================
Total Runtime (h:m:s): 00:01:20
Total Memory (MB):     1629.67
Executable Version:    21.15-s080_1
================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




Warning : The details given in report might be incorrect or incomplete. [RPT-80]
        : The design design:TopModule should be mapped to get accurate area details.
        : Map the design using syn_map before using the '-detail' option of the 'report_area' command.
Info    : Joules engine is used. [RPT-16]
        : Joules engine is being used for the command report_gates -power.
Warning : Did not find power models when running power analysis on a generic netlist. [PA-17]
        : Design design:TopModule has no power models available.
        : The power analysis results on a generic netlist are more accurate when detailed power models are used. Use command 'build_rtl_power_models' to build detailed power models.
Info   : ACTP-0001 [ACTPInfo] Activity propagation started for stim#0 netlist
       : TopModule
Info   : ACTP-0009 [ACTPInfo] Activity Propagation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : ACTP-0001 Activity propagation ended for stim#0
Info   : PWRA-0001 [PwrInfo] compute_power effective options 
       : -mode : vectorless
       : -skip_propagation : 1
       : -frequency_scaling_factor : 1.0
       : -use_clock_freq : stim
       : -stim :/stim#0
       : -fromGenus : 1
Info   : ACTP-0001 Timing initialization started
Info   : ACTP-0001 Timing initialization ended
Info   : PWRA-0002 [PwrInfo] Skipping activity propagation due to -skip_ap
       : option....
Warning: PWRA-0302 [PwrWarn] Frequency scaling is not applicable for vectorless
       : flow. Ignoring frequency scaling.
Warning: PWRA-0304 [PwrWarn] -stim option is not applicable with vectorless mode
       : of power analysis, ignored this option.
Info   : PWRA-0002 Started 'vectorless' power computation.
Info   : PWRA-0009 [PwrInfo] Power Computation Progress Report :  23%  46%  69% 100%
Info   : PWRA-0002 Finished power computation.
Info   : PWRA-0007 [PwrInfo] Completed successfully.
       : Info=6, Warn=2, Error=0, Fatal=0
Finished exporting design database to file 'reports_Nov04-15:52:07/generic_TopModule.db' for 'TopModule' (command execution time mm:ss cpu = 00:00, real = 00:00).
Finished generating snapshot at stage generic (command execution time mm:ss cpu = 00:00, real = 00:01).
%# End write_snapshot (11/04 15:53:23, total cpu=01:00:00, real=01:00:01, peak res=767.30M, current mem=1629.67M)
@file(synthesis.tcl) 154: report_summary -directory $_REPORTS_PATH


Working Directory = /home/u1425837/des-project/genus
QoS Summary for TopModule
================================================================================
Metric                          generic        
================================================================================
Slack (ps):                    -5,437
  R2R (ps):                    -5,437
  I2R (ps):                  no_value
  R2O (ps):                  no_value
  I2O (ps):                  no_value
  CG  (ps):                  no_value
TNS (ps):                    -278,545
  R2R (ps):                  -278,545
  I2R (ps):                  no_value
  R2O (ps):                  no_value
  I2O (ps):                  no_value
  CG  (ps):                  no_value
Failing Paths:                    142
Cell Area:                    116,719
Total Cell Area:              116,719
Leaf Instances:                 4,309
Total Instances:                4,309
Utilization (%):                 0.00
Tot. Net Length (um):        no_value
Avg. Net Length (um):        no_value
Route Overflow H (%):        no_value
Route Overflow V (%):        no_value
MBCI(%) (bits/gate) :            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value
  Tot Cong:                  no_value
================================================================================
CPU  Runtime (h:m:s):        00:01:21
Real Runtime (h:m:s):        00:01:19
CPU  Elapsed (h:m:s):        00:01:24
Real Elapsed (h:m:s):        00:01:21
Memory (MB):                  1627.67
================================================================================
================================================================================
Flow Settings:
================================================================================
Total Runtime (h:m:s): 00:01:20
Total Memory (MB):     1629.67
Executable Version:    21.15-s080_1
================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




@file(synthesis.tcl) 165: set_db / .syn_map_effort $MAP_OPT_EFF
  Setting attribute of root '/': 'syn_map_effort' = high
@file(synthesis.tcl) 166: syn_map
##Generic Timing Info for library domain: _default_ typical gate delay: 386.3 ps std_slew: 31.0 ps std_load: 3.8 fF
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.337
Via Resistance      : 6.983 ohm (from cap_table_file)
Site size           : 4.480 um (from lef [tech])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       cap_table_file
------------------------------------------------
M1              H         0.00        0.000272  
M2              V         1.00        0.000241  
M3              H         1.00        0.000241  
M4              V         1.00        0.000241  
M5              H         1.00        0.000239  
M6              V         1.00        0.000280  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       cap_table_file
-------------------------------------------------
M1              H         0.00         0.451790  
M2              V         1.00         0.371113  
M3              H         1.00         0.371113  
M4              V         1.00         0.371113  
M5              H         1.00         0.371113  
M6              V         1.00         0.111178  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
METAL1          H         0.00         0.230000  
METAL2          V         1.00         0.280000  
METAL3          H         1.00         0.280000  
METAL4          V         1.00         0.280000  
METAL5          H         1.00         0.280000  
METAL6          V         1.00         0.440000  

Info    : Mapping. [SYNTH-4]
        : Mapping 'TopModule' using 'high' effort.
Mapper: Libraries have:
	domain _default_: 14 combo usable cells and 4 sequential usable cells
Configuring mapper costing (none)
TNS Restructuring config: no_value at stage: map applied.
PBS_TechMap-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:06) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:52:09 (Nov04) |  356.9 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:21(00:01:19) |  00:01:12(00:01:13) | 100.1( 98.6) |   15:53:22 (Nov04) |  767.3 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:21(00:01:19) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:53:22 (Nov04) |  767.3 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:21(00:01:20) |  00:00:00(00:00:01) |  -0.1(  1.4) |   15:53:23 (Nov04) |  767.3 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Computing net loads.
PBS_TechMap-Premap HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Premap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:06) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:52:09 (Nov04) |  356.9 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:21(00:01:19) |  00:01:12(00:01:13) | 100.1( 98.6) |   15:53:22 (Nov04) |  767.3 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:21(00:01:19) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:53:22 (Nov04) |  767.3 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:21(00:01:20) |  00:00:00(00:00:01) |  -0.1(  1.4) |   15:53:23 (Nov04) |  767.3 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:21(00:01:20) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:53:23 (Nov04) |  767.3 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed mapping optimization to kick in.
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.337
Via Resistance      : 6.983 ohm (from cap_table_file)
Site size           : 4.480 um (from lef [tech])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       cap_table_file
------------------------------------------------
M1              H         0.00        0.000272  
M2              V         1.00        0.000241  
M3              H         1.00        0.000241  
M4              V         1.00        0.000241  
M5              H         1.00        0.000239  
M6              V         1.00        0.000280  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       cap_table_file
-------------------------------------------------
M1              H         0.00         0.451790  
M2              V         1.00         0.371113  
M3              H         1.00         0.371113  
M4              V         1.00         0.371113  
M5              H         1.00         0.371113  
M6              V         1.00         0.111178  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
METAL1          H         0.00         0.230000  
METAL2          V         1.00         0.280000  
METAL3          H         1.00         0.280000  
METAL4          V         1.00         0.280000  
METAL5          H         1.00         0.280000  
METAL6          V         1.00         0.440000  

Mapper: Libraries have:
	domain _default_: 14 combo usable cells and 4 sequential usable cells
      Mapping 'TopModule'...
        Preparing the circuit
          Pruning unused logic
          Analyzing hierarchical boundaries
          Aggressive hierarchical optimization: disabled
          Propagating constants
        Done preparing the circuit
          Structuring (delay-based) TopModule...
          Done structuring (delay-based) TopModule
Multi-threaded Virtual Mapping    (8 threads per ST process, 8 of 16 CPUs usable)
          Structuring (delay-based) logic partition in TopModule...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in TopModule
        Mapping logic partition in TopModule...
          Structuring (delay-based) logic partition in TopModule...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in TopModule
        Mapping logic partition in TopModule...
          Structuring (delay-based) cb_seq...
            Starting redundancy-removal...
            Finished redundancy-removal...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) cb_seq
        Mapping component cb_seq...
 
Global mapping target info
==========================
Cost Group 'C2C' target slack: -4016 ps
Target path end-point (Pin: csm_inst_right_reg_reg[9]/d)

                   Pin                                Type          Fanout  Load Arrival   
                                                                            (fF)   (ps)    
-------------------------------------------------------------------------------------------
(clock clk)                                 <<<  launch                                0 R 
cb_seqi
  csm_inst_round_counter_reg[2]/clk                                                        
  csm_inst_round_counter_reg[2]/q           (u)  unmapped_d_flop        18  68.4           
  g63236/in_1                                                                              
  g63236/z                                  (u)  unmapped_complex2      12  45.6           
  g58403/in_0                                                                              
  g58403/z                                  (u)  unmapped_or2           46 174.8           
  g78929/in_1                                                                              
  g78929/z                                  (u)  unmapped_complex2       1   3.8           
  g78273/in_0                                                                              
  g78273/z                                  (u)  unmapped_nand2          1   3.8           
  g77490/in_1                                                                              
  g77490/z                                  (u)  unmapped_complex2       1   3.8           
  g77407/in_1                                                                              
  g77407/z                                  (u)  unmapped_or2            1   3.8           
  g77331/in_1                                                                              
  g77331/z                                  (u)  unmapped_nand2          1   3.8           
  g77313/in_1                                                                              
  g77313/z                                  (u)  unmapped_complex2       2   7.6           
  g77178/in_0                                                                              
  g77178/z                                  (u)  unmapped_complex2       1   3.8           
  g77179/in_1                                                                              
  g77179/z                                  (u)  unmapped_nand2         20  76.0           
  csm_inst_f_inst_sbox_inst_sbox1_g310/in_0                                                
  csm_inst_f_inst_sbox_inst_sbox1_g310/z    (u)  unmapped_nand2          5  19.0           
  csm_inst_g15777/in_1                                                                     
  csm_inst_g15777/z                         (u)  unmapped_or2            3  11.4           
  g59940/in_0                                                                              
  g59940/z                                  (u)  unmapped_or2            1   3.8           
  g76463/in_0                                                                              
  g76463/z                                  (u)  unmapped_nand2          1   3.8           
  g76266/in_1                                                                              
  g76266/z                                  (u)  unmapped_nand2          2   7.6           
  g76139/in_0                                                                              
  g76139/z                                  (u)  unmapped_or2            1   3.8           
  g76016/in_1                                                                              
  g76016/z                                  (u)  unmapped_complex2       1   3.8           
  g76013/in_1                                                                              
  g76013/z                                  (u)  unmapped_complex2       1   3.8           
  g75942/in_1                                                                              
  g75942/z                                  (u)  unmapped_complex2       1   3.8           
  g75875/in_1                                                                              
  g75875/z                                  (u)  unmapped_complex2       1   3.8           
  csm_inst_right_reg_reg[9]/d               <<<  unmapped_d_flop                           
  csm_inst_right_reg_reg[9]/clk                  setup                                     
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                                      capture                            1000 R 
-------------------------------------------------------------------------------------------
Cost Group   : 'C2C' (path_group 'C2C')
Start-point  : cb_seqi/csm_inst_round_counter_reg[2]/clk
End-point    : cb_seqi/csm_inst_right_reg_reg[9]/d

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of -4016ps.
 
Multi-threaded Technology Mapping (8 threads per ST process, 8 of 16 CPUs usable)
          Restructuring (delay-based) logic partition in TopModule...
          Done restructuring (delay-based) logic partition in TopModule
        Optimizing logic partition in TopModule...
          Restructuring (delay-based) cb_seq...
          Done restructuring (delay-based) cb_seq
        Optimizing component cb_seq...
          Restructuring (delay-based) logic partition in TopModule...
          Done restructuring (delay-based) logic partition in TopModule
        Optimizing logic partition in TopModule...
 
Global mapping timing result
============================
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
               Pin                        Type     Fanout Load Slew Delay Arrival   
                                                          (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------------------------
(clock clk)                              launch                                 0 R 
cb_seqi
  csm_inst_round_counter_reg[0]/CLK                               0    +0       0 R 
  csm_inst_round_counter_reg[0]/Q        DFFQSRX1       1 10.0  243  +336     336 R 
  g100516/A                                                            +0     336   
  g100516/Z                              INVX4          2 22.2  148  +143     479 F 
  g100515/A                                                            +0     479   
  g100515/Z                              INVX8          4 31.7  112  +106     585 R 
  g100512/A                                                            +0     585   
  g100512/Z                              INVX8          1  7.1   48   +52     636 F 
  g100313/B                                                            +0     637   
  g100313/Z                              NOR2X1         1 10.0  263  +168     805 R 
  g100239/A                                                            +0     805   
  g100239/Z                              INVX4          4 31.1  186  +176     981 F 
  g100238/A                                                            +0     981   
  g100238/Z                              INVX8          1  6.7   67   +64    1046 R 
  g100011/B                                                            +0    1046   
  g100011/Z                              NAND2X1        1 10.0  190  +139    1185 F 
  g99821/A                                                             +0    1185   
  g99821/Z                               INVX4          4 33.7  197  +177    1362 R 
  g99815/A                                                             +0    1362   
  g99815/Z                               INVX8          2 36.6  122  +122    1484 F 
  g99814/A                                                             +0    1484   
  g99814/Z                               INVX8          6 27.1   96   +91    1575 R 
  g98732/A                                                             +0    1575   
  g98732/Z                               NAND2X1        1  6.7  173  +109    1684 F 
  g98369/B                                                             +0    1684   
  g98369/Z                               AND2X1         1  7.2  131  +228    1912 F 
  g98076/A                                                             +0    1913   
  g98076/Z                               NAND3X1        1  7.1  278  +177    2089 R 
  g97685/A                                                             +0    2090   
  g97685/Z                               NOR2X1         1  6.7  184  +195    2285 F 
  g97472/B                                                             +0    2285   
  g97472/Z                               NAND2X1        1  8.3  242  +216    2501 R 
  g97142/S                                                             +0    2501   
  g97142/Z                               MUX2X1         1 10.0  140  +312    2813 F 
  g97085/A                                                             +0    2813   
  g97085/Z                               INVX4          3 22.6  143  +128    2941 R 
  g97075/A                                                             +0    2941   
  g97075/Z                               BUFX1          3 16.2  370  +286    3227 R 
  g96726/B                                                             +0    3227   
  g96726/Z                               NOR2X1         2 11.2  240  +237    3463 F 
  g96572/B                                                             +0    3463   
  g96572/Z                               NAND2X1        2 11.4  314  +273    3736 R 
  g95809/A                                                             +0    3736   
  g95809/Z                               NAND2X1        1  6.8  177  +156    3892 F 
  g95732/A                                                             +0    3892   
  g95732/Z                               NAND2X1        1  6.8  223  +175    4068 R 
  g95676/A                                                             +0    4068   
  g95676/Z                               AND2X1         1  7.2  182  +202    4270 R 
  g95653/A                                                             +0    4270   
  g95653/Z                               NAND3X1        1 12.9  242  +186    4455 F 
  g95580/B                                                             +0    4455   
  g95580/Z                               XOR2X1         1  6.8  158  +297    4753 F 
  g95545/A                                                             +0    4753   
  g95545/Z                               NAND2X1        1  7.2  240  +174    4927 R 
  g95517/A                                                             +0    4927   
  g95517/Z                               NAND3X1        1  6.4  164  +138    5065 F 
  csm_inst_right_reg_reg[17]/D      <<<  DFFQSRX1                      +0    5065   
  csm_inst_right_reg_reg[17]/CLK         setup                    0  +365    5430 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                              capture                             1000 R 
------------------------------------------------------------------------------------
Cost Group   : 'C2C' (path_group 'C2C')
Timing slack :   -4430ps (TIMING VIOLATION)
Start-point  : cb_seqi/csm_inst_round_counter_reg[0]/CLK
End-point    : cb_seqi/csm_inst_right_reg_reg[17]/D

 
 
Global mapping status
=====================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_map               148150    -4430 
            Worst cost_group: C2C, WNS: -4430.4
            Path: csm_inst_round_counter_reg[0]/CLK -->
                    csm_inst_right_reg_reg[17]/D

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
           C2C             -4016    -4430      -8%     1000 

 
Global incremental target info
==============================
Cost Group 'C2C' target slack: -4421 ps
Target path end-point (Pin: csm_inst_right_reg_reg[29]/D (DFFQSRX1/D))

               Pin                        Type     Fanout Load Arrival   
                                                          (fF)   (ps)    
-------------------------------------------------------------------------
(clock clk)                         <<<  launch                      0 R 
cb_seqi
  csm_inst_round_counter_reg[3]/CLK                                      
  csm_inst_round_counter_reg[3]/Q        DFFQSRX1       1 10.0           
  g100467/A                                                              
  g100467/Z                              INVX4          2 22.2           
  g100441/A                                                              
  g100441/Z                              INVX4          2 27.0           
  g100433/A                                                              
  g100433/Z                              INVX8          2 46.2           
  g100432/A                                                              
  g100432/Z                              INVX16         8 38.2           
  g100298/A                                                              
  g100298/Z                              NAND2X1        1 10.0           
  g100208/A                                                              
  g100208/Z                              INVX4          2 12.2           
  g99666/B                                                               
  g99666/Z                               NOR2X1         2 14.1           
  g98544/B                                                               
  g98544/Z                               MUX2X1         2 11.6           
  g97831/B                                                               
  g97831/Z                               NOR2X1         1  7.1           
  g97816/A                                                               
  g97816/Z                               NOR2X1         1  7.2           
  g97656/A                                                               
  g97656/Z                               NAND3X1        1  6.8           
  g97536/A                                                               
  g97536/Z                               NAND2X1        1  6.8           
  g97490/A                                                               
  g97490/Z                               NAND2X1        1  8.3           
  g97333/S                                                               
  g97333/Z                               MUX2X1         1 10.0           
  g97171/A                                                               
  g97171/Z                               INVX4          3 26.3           
  g97169/A                                                               
  g97169/Z                               INVX8          2 14.2           
  g96933/A                                                               
  g96933/Z                               NAND2X1        1 10.0           
  g96850/A                                                               
  g96850/Z                               INVX4          4 25.9           
  g96588/B                                                               
  g96588/Z                               NOR2X1         3 18.2           
  g96061/B                                                               
  g96061/Z                               NAND2X1        1  6.7           
  g95837/B                                                               
  g95837/Z                               AND2X1         1  7.2           
  g95761/A                                                               
  g95761/Z                               NAND3X1        1  7.1           
  g95712/A                                                               
  g95712/Z                               NOR2X1         1  8.3           
  g95594/S                                                               
  g95594/Z                               MUX2X1         1  6.8           
  g95568/A                                                               
  g95568/Z                               NAND2X1        1  7.2           
  g95554/A                                                               
  g95554/Z                               NAND3X1        1  6.4           
  csm_inst_right_reg_reg[29]/D      <<<  DFFQSRX1                        
  csm_inst_right_reg_reg[29]/CLK         setup                           
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                              capture                  1000 R 
-------------------------------------------------------------------------
Cost Group   : 'C2C' (path_group 'C2C')
Start-point  : cb_seqi/csm_inst_round_counter_reg[3]/CLK
End-point    : cb_seqi/csm_inst_right_reg_reg[29]/D

The global mapper estimates a slack for this path of -4421ps.
 
 
Global incremental timing result
================================
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
               Pin                        Type     Fanout Load Slew Delay Arrival   
                                                          (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------------------------
(clock clk)                              launch                                 0 R 
cb_seqi
  csm_inst_round_counter_reg[3]/CLK                               0    +0       0 R 
  csm_inst_round_counter_reg[3]/Q        DFFQSRX1       1 10.0  243  +336     336 R 
  g100467/A                                                            +0     336   
  g100467/Z                              INVX4          1 24.4  156  +150     486 F 
  g100466/A                                                            +0     486   
  g100466/Z                              INVX16         3 58.3  107  +102     588 R 
  g100465/A                                                            +0     588   
  g100465/Z                              INVX16         3 77.5  106   +98     687 F 
  g100452/A                                                            +0     687   
  g100452/Z                              INVX16         9 42.0   78   +76     763 R 
  g100258/A                                                            +0     763   
  g100258/Z                              NAND2X1        2 11.7  234  +148     911 F 
  g100171/A                                                            +0     911   
  g100171/Z                              INVX2          2 11.8  171  +163    1074 R 
  g99719/B                                                             +0    1074   
  g99719/Z                               NOR2X1         1  7.6  222  +151    1224 F 
  g99436/A                                                             +0    1224   
  g99436/Z                               INVX2          5 23.0  273  +231    1456 R 
  g99312/B                                                             +0    1456   
  g99312/Z                               NAND2X1        1  6.8  156  +145    1601 F 
  g98426/A                                                             +0    1601   
  g98426/Z                               NAND2X1        1  7.1  218  +172    1772 R 
  g98075/A                                                             +0    1773   
  g98075/Z                               NOR2X1         1  7.1  176  +183    1956 F 
  g97626/B                                                             +0    1956   
  g97626/Z                               NAND3X1        1  6.8  271  +218    2174 R 
  g97515/A                                                             +0    2174   
  g97515/Z                               NAND2X1        1  6.8  167  +148    2323 F 
  g97472/A                                                             +0    2323   
  g97472/Z                               NAND2X1        1  8.3  242  +190    2513 R 
  g97142/S                                                             +0    2513   
  g97142/Z                               MUX2X1         1 10.0  140  +312    2826 F 
  g97085/A                                                             +0    2826   
  g97085/Z                               INVX4          3 22.6  143  +128    2953 R 
  g97075/A                                                             +0    2953   
  g97075/Z                               BUFX1          3 16.2  370  +286    3239 R 
  g96726/B                                                             +0    3239   
  g96726/Z                               NOR2X1         2 11.3  241  +238    3477 F 
  g96572/A                                                             +0    3477   
  g96572/Z                               NAND2X1        2 11.4  308  +253    3730 R 
  g95809/A                                                             +0    3730   
  g95809/Z                               NAND2X1        1  6.8  176  +155    3885 F 
  g95732/A                                                             +0    3885   
  g95732/Z                               NAND2X1        1  6.8  214  +175    4060 R 
  g95676/A                                                             +0    4060   
  g95676/Z                               AND2X1         1  7.2  182  +201    4261 R 
  g95653/A                                                             +0    4261   
  g95653/Z                               NAND3X1        1 12.9  242  +186    4446 F 
  g95580/B                                                             +0    4447   
  g95580/Z                               XOR2X1         1  6.8  158  +297    4744 F 
  g95545/A                                                             +0    4744   
  g95545/Z                               NAND2X1        1  7.2  220  +174    4918 R 
  g95517/A                                                             +0    4918   
  g95517/Z                               NAND3X1        1  6.4  165  +135    5053 F 
  csm_inst_right_reg_reg[17]/D      <<<  DFFQSRX1                      +0    5053   
  csm_inst_right_reg_reg[17]/CLK         setup                    0  +366    5419 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                              capture                             1000 R 
------------------------------------------------------------------------------------
Cost Group   : 'C2C' (path_group 'C2C')
Timing slack :   -4419ps (TIMING VIOLATION)
Start-point  : cb_seqi/csm_inst_round_counter_reg[3]/CLK
End-point    : cb_seqi/csm_inst_right_reg_reg[17]/D

 
==================================
Stage : global_incr_map 
==================================
  =================
   Message Summary
  =================
--------------------------------------------------------------------------------
|     Id     |  Sev   |Count |                  Message Text                   |
--------------------------------------------------------------------------------
| GLO-51     |Info    |    1 |Hierarchical instance automatically ungrouped.   |
|            |        |      |Hierarchical instances can be automatically      |
|            |        |      | ungrouped to allow for better area or timing    |
|            |        |      | optimization. To prevent this ungroup, set the  |
|            |        |      | root-level attribute 'auto_ungroup' to 'none'.  |
|            |        |      | You can also prevent individual ungroup with    |
|            |        |      | setting the attribute 'ungroup_ok' of instances |
|            |        |      | or modules to 'false'.                          |
| PA-7       |Info    |    6 |Resetting power analysis results.                |
|            |        |      |All computed switching activities are removed.   |
| PHYS-752   |Info    |    1 |Partition Based Synthesis execution skipped.     |
| RPT_DP-100 |Warning |    1 |The filename, column and line number information |
|            |        |      | will not be available in the report.            |
|            |        |      |You must set the 'hdl_track_filename_row_col'    |
|            |        |      | attribute to 'true' (before elaborate)          |
|            |        |      | to enable filename, column, and line number     |
|            |        |      | tracking in the datapath report.                |
| SYNTH-2    |Info    |    1 |Done synthesizing.                               |
| SYNTH-4    |Info    |    1 |Mapping.                                         |
--------------------------------------------------------------------------------
 
Global incremental optimization status
======================================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_incr              134530    -4419 
            Worst cost_group: C2C, WNS: -4419.0
            Path: csm_inst_round_counter_reg[3]/CLK -->
                    csm_inst_right_reg_reg[17]/D

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
           C2C             -4421    -4419      +0%     1000 


Scan mapping status report
==========================
    Scan mapping: converting flip-flops that pass TDRC.
    Scan mapping: bypassed.  You have to either 1) set attribute 'dft_scan_map_mode' to 'tdrc_pass' and run 'check_dft_rules' or 2) set attribute 'dft_scan_map_mode' to 'force_all'.

    Scan mapping bypassed because no TDRC data is available: either command 'check_dft_rules' has not been run or TDRC data has been subsequently invalidated.
          Performing post-mapping optimization ...


State Retention Synthesis Status
================================

Category                        Flops   Percentage
--------------------------------------------------
Total instances                   400        100.0
Excluded from State Retention     400        100.0
    - Will not convert            400        100.0
      - Preserved                   0          0.0
      - Power intent excluded     400        100.0
    - Could not convert             0          0.0
      - Scan type                   0          0.0
      - No suitable cell            0          0.0
State Retention instances           0          0.0
--------------------------------------------------

Warning : Message truncated because it exceeds the maximum length of 4096 characters. [MESG-6]
        : Info portion of message 'MAP-32' truncated to length 4096 from 8998
Info    : Relaxed some design requirements on sequential instances to run synthesis successfully. [MAP-32]
        : One or more of the following design requirements relaxed on 127 sequential instance(s): map_prefer_non_inverted_clock_line.
Synthesis requirements have been relaxed on the following sequential instance(s):
'spi_inst_shreg_out_reg[2]163 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[3]164 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[4]165 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[5]166 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[6]167 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[7]168 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[8]169 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[9]170 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[10]171 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[11]172 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[12]173 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[13]174 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[14]175 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[15]176 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[16]177 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[17]178 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[18]179 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[19]180 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[20]181 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[21]182 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[22]183 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[23]184 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[24]185 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[25]186 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[26]187 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[27]188 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[28]189 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[29]190 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[30]191 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[31]192 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[32]193 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[33]194 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[34]195 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[35]196 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[36]197 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[37]198 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[38]199 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[39]200 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[40]201 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[41]202 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[42]203 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[43]204 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[44]205 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[45]206 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[46]207 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[47]208 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[48]209 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[49]210 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[50]211 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[51]212 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[52]213 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[53]214 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[54]215 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[55]216 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[56]217 (map_prefer_non_inverted_clock_l
        : To see the list of relaxed sequential instances, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list.
Information related to mapping of instance spi_inst_shreg_out_reg[2]163
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[2]163 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[3]164
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[3]164 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[4]165
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[4]165 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[5]166
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[5]166 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[6]167
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[6]167 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[7]168
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[7]168 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[8]169
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[8]169 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[9]170
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[9]170 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[10]171
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[10]171 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[11]172
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[11]172 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[12]173
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[12]173 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[13]174
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[13]174 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[14]175
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[14]175 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[15]176
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[15]176 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[16]177
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[16]177 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[17]178
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[17]178 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[18]179
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[18]179 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[19]180
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[19]180 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[20]181
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[20]181 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[21]182
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[21]182 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[22]183
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[22]183 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[23]184
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[23]184 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[24]185
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[24]185 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[25]186
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[25]186 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[26]187
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[26]187 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[27]188
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[27]188 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[28]189
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[28]189 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[29]190
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[29]190 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[30]191
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[30]191 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[31]192
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[31]192 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[32]193
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[32]193 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[33]194
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[33]194 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[34]195
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[34]195 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[35]196
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[35]196 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[36]197
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[36]197 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[37]198
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[37]198 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[38]199
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[38]199 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[39]200
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[39]200 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[40]201
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[40]201 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[41]202
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[41]202 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[42]203
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[42]203 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[43]204
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[43]204 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[44]205
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[44]205 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[45]206
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[45]206 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[46]207
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[46]207 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[47]208
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[47]208 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[48]209
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[48]209 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[49]210
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[49]210 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[50]211
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[50]211 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[51]212
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[51]212 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[52]213
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[52]213 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[53]214
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[53]214 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[54]215
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[54]215 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[55]216
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[55]216 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[56]217
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[56]217 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[57]218
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[57]218 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[58]219
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[58]219 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[59]220
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[59]220 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[60]221
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[60]221 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[61]222
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[61]222 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[62]223
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[62]223 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[63]224
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[63]224 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[60]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[60] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[47]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[47] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[61]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[61] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[48]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[48] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[49]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[49] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[50]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[50] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[57]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[57] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[51]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[51] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[52]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[52] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[53]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[53] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[54]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[54] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[55]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[55] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[56]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[56] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[58]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[58] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[59]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[59] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_miso_q_reg288
Synthesis requirements have been relaxed on this instance spi_inst_miso_q_reg288 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[46]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[46] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[62]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[62] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[45]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[45] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[63]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[63] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_miso_q_reg
Synthesis requirements have been relaxed on this instance spi_inst_miso_q_reg (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[1]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[1] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[41]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[41] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[2]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[2] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[3]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[3] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[4]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[4] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[37]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[37] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[5]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[5] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[6]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[6] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[7]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[7] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[8]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[8] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[9]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[9] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[10]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[10] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[11]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[11] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[29]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[29] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[12]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[12] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[13]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[13] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[14]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[14] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[25]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[25] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[15]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[15] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[16]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[16] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[17]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[17] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[18]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[18] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[19]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[19] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[20]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[20] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[21]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[21] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[22]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[22] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[23]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[23] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[24]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[24] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[26]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[26] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[27]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[27] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[28]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[28] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[30]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[30] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[31]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[31] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[32]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[32] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[33]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[33] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[34]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[34] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[35]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[35] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[36]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[36] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[38]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[38] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[39]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[39] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[40]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[40] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[42]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[42] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[43]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[43] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[44]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[44] (map_prefer_non_inverted_clock_line)

INFO: skipping constant propagation
PBS_Techmap-Global Mapping - Elapsed_Time 27, CPU_Time 26.305442
stamp 'PBS_Techmap-Global Mapping' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:06) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:52:09 (Nov04) |  356.9 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:21(00:01:19) |  00:01:12(00:01:13) |  73.4( 72.3) |   15:53:22 (Nov04) |  767.3 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:21(00:01:19) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:53:22 (Nov04) |  767.3 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:21(00:01:20) |  00:00:00(00:00:01) |  -0.0(  1.0) |   15:53:23 (Nov04) |  767.3 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:21(00:01:20) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:53:23 (Nov04) |  767.3 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:47(00:01:47) |  00:00:26(00:00:27) |  26.7( 26.7) |   15:53:50 (Nov04) |  702.3 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Warning : Command 'commit_power_intent' cannot proceed as there is no power intent loaded. [CPI-506]
        : Command 'commit_power_intent' requires a valid power_intent to be loaded.
Info    : Wrote formal verification information. [CFM-5]
        : Wrote 'fv/TopModule/fv_map.fv.json' for netlist 'fv/TopModule/fv_map.v.gz'.
Info    : Wrote dofile. [CFM-1]
        : Dofile is 'fv/TopModule/rtl_to_fv_map.do'.
        : Alias mapping flow is enabled.
        Computing net loads.
PBS_TechMap-Datapath Postmap Operations - Elapsed_Time 1, CPU_Time 1.0
stamp 'PBS_TechMap-Datapath Postmap Operations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:06) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:52:09 (Nov04) |  356.9 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:21(00:01:19) |  00:01:12(00:01:13) |  72.6( 71.6) |   15:53:22 (Nov04) |  767.3 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:21(00:01:19) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:53:22 (Nov04) |  767.3 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:21(00:01:20) |  00:00:00(00:00:01) |  -0.0(  1.0) |   15:53:23 (Nov04) |  767.3 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:21(00:01:20) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:53:23 (Nov04) |  767.3 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:47(00:01:47) |  00:00:26(00:00:27) |  26.4( 26.5) |   15:53:50 (Nov04) |  702.3 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:48(00:01:48) |  00:00:01(00:00:01) |   1.0(  1.0) |   15:53:51 (Nov04) |  702.3 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Postmap HBO Optimizations - Elapsed_Time 0, CPU_Time -0.023803999999998382
stamp 'PBS_TechMap-Postmap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:06) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:52:09 (Nov04) |  356.9 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:21(00:01:19) |  00:01:12(00:01:13) |  72.6( 71.6) |   15:53:22 (Nov04) |  767.3 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:21(00:01:19) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:53:22 (Nov04) |  767.3 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:21(00:01:20) |  00:00:00(00:00:01) |  -0.0(  1.0) |   15:53:23 (Nov04) |  767.3 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:21(00:01:20) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:53:23 (Nov04) |  767.3 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:47(00:01:47) |  00:00:26(00:00:27) |  26.4( 26.5) |   15:53:50 (Nov04) |  702.3 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:48(00:01:48) |  00:00:01(00:00:01) |   1.0(  1.0) |   15:53:51 (Nov04) |  702.3 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:48(00:01:48) |  00:00:00(00:00:00) |  -0.0(  0.0) |   15:53:51 (Nov04) |  702.3 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
 Doing ConstProp on design:TopModule ... 

Time taken by ConstProp Step: 00:00:00
PBS_TechMap-Postmap Clock Gating - Elapsed_Time 0, CPU_Time 1.0
stamp 'PBS_TechMap-Postmap Clock Gating' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:06) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:52:09 (Nov04) |  356.9 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:21(00:01:19) |  00:01:12(00:01:13) |  71.9( 71.6) |   15:53:22 (Nov04) |  767.3 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:21(00:01:19) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:53:22 (Nov04) |  767.3 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:21(00:01:20) |  00:00:00(00:00:01) |  -0.0(  1.0) |   15:53:23 (Nov04) |  767.3 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:21(00:01:20) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:53:23 (Nov04) |  767.3 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:47(00:01:47) |  00:00:26(00:00:27) |  26.2( 26.5) |   15:53:50 (Nov04) |  702.3 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:48(00:01:48) |  00:00:01(00:00:01) |   1.0(  1.0) |   15:53:51 (Nov04) |  702.3 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:48(00:01:48) |  00:00:00(00:00:00) |  -0.0(  0.0) |   15:53:51 (Nov04) |  702.3 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:49(00:01:48) |  00:00:01(00:00:00) |   1.0(  0.0) |   15:53:51 (Nov04) |  702.3 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
-------------------------------------------------------------------------------
 hi_fo_buf                134522    -4419   -263044         0        0
            Worst cost_group: C2C, WNS: -4419.0
            Path: csm_inst_round_counter_reg[3]/CLK -->
                    csm_inst_right_reg_reg[17]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay               134522    -4419   -263044         0        0
            Worst cost_group: C2C, WNS: -4419.0
            Path: csm_inst_round_counter_reg[3]/CLK -->
                    csm_inst_right_reg_reg[17]/D
 incr_delay               136236    -4359   -262587         0        0
            Worst cost_group: C2C, WNS: -4359.7
            Path: csm_inst_round_counter_reg[3]/CLK -->
                    csm_inst_right_reg_reg[4]/D
 incr_delay               136441    -4349   -262416         0        0
            Worst cost_group: C2C, WNS: -4349.6
            Path: csm_inst_round_counter_reg[3]/CLK -->
                    csm_inst_right_reg_reg[29]/D
 incr_delay               136780    -4334   -262192         0        0
            Worst cost_group: C2C, WNS: -4334.6
            Path: csm_inst_round_counter_reg[3]/CLK -->
                    csm_inst_right_reg_reg[29]/D
 incr_delay               136793    -4332   -262144         0        0
            Worst cost_group: C2C, WNS: -4332.4
            Path: csm_inst_round_counter_reg[3]/CLK -->
                    csm_inst_right_reg_reg[7]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz       515  (       73 /       74 )  0.19
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st       134  (        0 /        0 )  0.00
    plc_st_fence       134  (        0 /        0 )  0.00
        plc_star       134  (        0 /        0 )  0.00
      plc_laf_st       134  (        0 /        0 )  0.00
 plc_laf_st_fence       134  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt       273  (       50 /       50 )  0.36
   plc_laf_lo_st       134  (        0 /        0 )  0.00
       plc_lo_st       134  (        0 /        0 )  0.00
        mb_split       134  (        0 /        0 )  0.00

 
Local TNS optimization status
=============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_tns                 136793    -4332   -262144         0        0
            Worst cost_group: C2C, WNS: -4332.4
            Path: csm_inst_round_counter_reg[3]/CLK -->
                    csm_inst_right_reg_reg[7]/D
 incr_tns                 136863    -4329   -247860         0        0
            Worst cost_group: C2C, WNS: -4329.7
            Path: csm_inst_round_counter_reg[3]/CLK -->
                    csm_inst_right_reg_reg[29]/D
 incr_tns                 136863    -4329   -247860         0        0
            Worst cost_group: C2C, WNS: -4329.7
            Path: csm_inst_round_counter_reg[3]/CLK -->
                    csm_inst_right_reg_reg[29]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz      1470  (       91 /      155 )  0.40
   plc_laf_lo_st      1379  (        0 /        0 )  0.00
       plc_lo_st      1379  (        0 /        0 )  0.00
            fopt      1379  (        0 /        0 )  0.05
       crit_dnsz      1768  (      123 /      289 )  1.23
             dup      1256  (        2 /        4 )  0.15
        setup_dn      1254  (        0 /        0 )  0.00
        mb_split      1254  (        0 /        0 )  0.00

PBS_TechMap-Postmap Cleanup - Elapsed_Time 2, CPU_Time 1.9664489999999972
stamp 'PBS_TechMap-Postmap Cleanup' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:06) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:52:09 (Nov04) |  356.9 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:21(00:01:19) |  00:01:12(00:01:13) |  70.5( 70.2) |   15:53:22 (Nov04) |  767.3 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:21(00:01:19) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:53:22 (Nov04) |  767.3 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:21(00:01:20) |  00:00:00(00:00:01) |  -0.0(  1.0) |   15:53:23 (Nov04) |  767.3 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:21(00:01:20) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:53:23 (Nov04) |  767.3 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:47(00:01:47) |  00:00:26(00:00:27) |  25.7( 26.0) |   15:53:50 (Nov04) |  702.3 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:48(00:01:48) |  00:00:01(00:00:01) |   1.0(  1.0) |   15:53:51 (Nov04) |  702.3 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:48(00:01:48) |  00:00:00(00:00:00) |  -0.0(  0.0) |   15:53:51 (Nov04) |  702.3 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:49(00:01:48) |  00:00:01(00:00:00) |   1.0(  0.0) |   15:53:51 (Nov04) |  702.3 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:51(00:01:50) |  00:00:01(00:00:02) |   1.9(  1.9) |   15:53:53 (Nov04) |  702.3 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Techmap-Post_MBCI - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Techmap-Post_MBCI' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:06) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:52:09 (Nov04) |  356.9 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:21(00:01:19) |  00:01:12(00:01:13) |  70.5( 70.2) |   15:53:22 (Nov04) |  767.3 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:21(00:01:19) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:53:22 (Nov04) |  767.3 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:21(00:01:20) |  00:00:00(00:00:01) |  -0.0(  1.0) |   15:53:23 (Nov04) |  767.3 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:21(00:01:20) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:53:23 (Nov04) |  767.3 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:47(00:01:47) |  00:00:26(00:00:27) |  25.7( 26.0) |   15:53:50 (Nov04) |  702.3 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:48(00:01:48) |  00:00:01(00:00:01) |   1.0(  1.0) |   15:53:51 (Nov04) |  702.3 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:48(00:01:48) |  00:00:00(00:00:00) |  -0.0(  0.0) |   15:53:51 (Nov04) |  702.3 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:49(00:01:48) |  00:00:01(00:00:00) |   1.0(  0.0) |   15:53:51 (Nov04) |  702.3 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:51(00:01:50) |  00:00:01(00:00:02) |   1.9(  1.9) |   15:53:53 (Nov04) |  702.3 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:51(00:01:50) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:53:53 (Nov04) |  702.3 MB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Mapping-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>M:Initial                            0         -         -      4309    116713       767
##>M:Pre Cleanup                        0         -         -      4309    116713       767
##>M:Setup                              0         -         -         -         -         -
##>M:Launch ST                          0         -         -         -         -         -
##>M:Design Partition                   0         -         -         -         -         -
##>M:Create Partition Netlists          0         -         -         -         -         -
##>M:Init Power                         0         -         -         -         -         -
##>M:Budgeting                          0         -         -         -         -         -
##>M:Derenv-DB                          0         -         -         -         -         -
##>M:Debug Outputs                      0         -         -         -         -         -
##>M:ST loading                         0         -         -         -         -         -
##>M:Distributed                        0         -         -         -         -         -
##>M:Timer                              0         -         -         -         -         -
##>M:Assembly                           0         -         -         -         -         -
##>M:DFT                                0         -         -         -         -         -
##>M:DP Operations                      1         -         -      4436     95520       702
##>M:Const Prop                         0     -4419    263044      4436     95520       702
##>M:Cleanup                            2     -4329    247860      4574     97010       702
##>M:MBCI                               0         -         -      4574     97010       702
##>M:Const Gate Removal                 0         -         -         -         -         -
##>M:Misc                              27
##>----------------------------------------------------------------------------------------
##>Total Elapsed                       30
##>========================================================================================
Warning : Message truncated because it exceeds the maximum length of 4096 characters. [MESG-6]
        : Info portion of message 'MAP-32' truncated to length 4096 from 8998
Info    : Relaxed some design requirements on sequential instances to run synthesis successfully. [MAP-32]
        : One or more of the following design requirements relaxed on 127 sequential instance(s): map_prefer_non_inverted_clock_line.
Synthesis requirements have been relaxed on the following sequential instance(s):
'spi_inst_shreg_out_reg[2]163 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[3]164 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[4]165 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[5]166 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[6]167 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[7]168 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[8]169 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[9]170 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[10]171 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[11]172 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[12]173 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[13]174 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[14]175 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[15]176 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[16]177 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[17]178 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[18]179 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[19]180 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[20]181 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[21]182 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[22]183 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[23]184 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[24]185 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[25]186 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[26]187 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[27]188 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[28]189 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[29]190 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[30]191 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[31]192 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[32]193 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[33]194 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[34]195 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[35]196 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[36]197 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[37]198 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[38]199 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[39]200 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[40]201 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[41]202 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[42]203 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[43]204 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[44]205 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[45]206 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[46]207 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[47]208 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[48]209 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[49]210 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[50]211 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[51]212 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[52]213 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[53]214 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[54]215 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[55]216 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[56]217 (map_prefer_non_inverted_clock_l
Information related to mapping of instance spi_inst_shreg_out_reg[2]163
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[2]163 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[3]164
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[3]164 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[4]165
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[4]165 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[5]166
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[5]166 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[6]167
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[6]167 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[7]168
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[7]168 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[8]169
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[8]169 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[9]170
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[9]170 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[10]171
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[10]171 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[11]172
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[11]172 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[12]173
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[12]173 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[13]174
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[13]174 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[14]175
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[14]175 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[15]176
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[15]176 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[16]177
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[16]177 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[17]178
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[17]178 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[18]179
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[18]179 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[19]180
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[19]180 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[20]181
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[20]181 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[21]182
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[21]182 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[22]183
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[22]183 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[23]184
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[23]184 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[24]185
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[24]185 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[25]186
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[25]186 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[26]187
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[26]187 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[27]188
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[27]188 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[28]189
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[28]189 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[29]190
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[29]190 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[30]191
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[30]191 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[31]192
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[31]192 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[32]193
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[32]193 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[33]194
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[33]194 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[34]195
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[34]195 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[35]196
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[35]196 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[36]197
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[36]197 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[37]198
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[37]198 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[38]199
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[38]199 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[39]200
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[39]200 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[40]201
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[40]201 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[41]202
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[41]202 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[42]203
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[42]203 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[43]204
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[43]204 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[44]205
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[44]205 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[45]206
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[45]206 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[46]207
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[46]207 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[47]208
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[47]208 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[48]209
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[48]209 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[49]210
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[49]210 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[50]211
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[50]211 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[51]212
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[51]212 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[52]213
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[52]213 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[53]214
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[53]214 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[54]215
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[54]215 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[55]216
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[55]216 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[56]217
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[56]217 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[57]218
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[57]218 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[58]219
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[58]219 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[59]220
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[59]220 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[60]221
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[60]221 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[61]222
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[61]222 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[62]223
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[62]223 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[63]224
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[63]224 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[60]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[60] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[47]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[47] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[61]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[61] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[48]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[48] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[49]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[49] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[50]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[50] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[57]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[57] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[51]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[51] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[52]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[52] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[53]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[53] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[54]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[54] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[55]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[55] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[56]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[56] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[58]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[58] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[59]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[59] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_miso_q_reg288
Synthesis requirements have been relaxed on this instance spi_inst_miso_q_reg288 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[46]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[46] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[62]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[62] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[45]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[45] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[63]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[63] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_miso_q_reg
Synthesis requirements have been relaxed on this instance spi_inst_miso_q_reg (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[1]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[1] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[41]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[41] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[2]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[2] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[3]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[3] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[4]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[4] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[37]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[37] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[5]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[5] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[6]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[6] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[7]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[7] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[8]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[8] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[9]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[9] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[10]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[10] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[11]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[11] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[29]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[29] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[12]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[12] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[13]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[13] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[14]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[14] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[25]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[25] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[15]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[15] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[16]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[16] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[17]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[17] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[18]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[18] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[19]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[19] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[20]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[20] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[21]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[21] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[22]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[22] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[23]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[23] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[24]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[24] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[26]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[26] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[27]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[27] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[28]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[28] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[30]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[30] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[31]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[31] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[32]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[32] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[33]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[33] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[34]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[34] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[35]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[35] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[36]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[36] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[38]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[38] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[39]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[39] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[40]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[40] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[42]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[42] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[43]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[43] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[44]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[44] (map_prefer_non_inverted_clock_line)

Info    : Done mapping. [SYNTH-5]
        : Done mapping 'TopModule'.
        Computing net loads.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_map
@file(synthesis.tcl) 167: puts "Runtime & Memory after 'syn_map'"
Runtime & Memory after 'syn_map'
@file(synthesis.tcl) 168: time_info MAPPED
stamp 'MAPPED' being created for table 'default'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:03(00:00:00) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:52:03 (Nov04) |  145.0 MB | init
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:07(00:00:05) |  00:00:04(00:00:05) |   3.7(  4.5) |   15:52:08 (Nov04) |  356.9 MB | Elaboration
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:21(00:01:19) |  00:01:14(00:01:14) |  68.4( 66.7) |   15:53:22 (Nov04) |  767.3 MB | GENERIC
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:51(00:01:51) |  00:00:30(00:00:32) |  27.9( 28.8) |   15:53:54 (Nov04) |  702.3 MB | MAPPED
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: default, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
@file(synthesis.tcl) 169: write_snapshot -outdir $_REPORTS_PATH -tag map
%# Begin write_snapshot (11/04 15:53:54, mem=1634.11M)
%# Begin qos_stats (11/04 15:53:54, mem=1634.11M)
        Computing arrivals and requireds.
%# End qos_stats (11/04 15:53:54, total cpu=01:00:00, real=01:00:00, peak res=767.30M, current mem=1634.11M)


Working Directory = /home/u1425837/des-project/genus
QoS Summary for TopModule
================================================================================
Metric                          generic         map            
================================================================================
Slack (ps):                    -5,437          -4,330
  R2R (ps):                    -5,437          -4,330
  I2R (ps):                  no_value        no_value
  R2O (ps):                  no_value        no_value
  I2O (ps):                  no_value        no_value
  CG  (ps):                  no_value        no_value
TNS (ps):                    -278,545        -247,861
  R2R (ps):                  -278,545        -247,861
  I2R (ps):                  no_value        no_value
  R2O (ps):                  no_value        no_value
  I2O (ps):                  no_value        no_value
  CG  (ps):                  no_value        no_value
Failing Paths:                    142             142
Cell Area:                    116,719         136,863
Total Cell Area:              116,719         136,863
Leaf Instances:                 4,309           4,574
Total Instances:                4,309           4,574
Utilization (%):                 0.00            0.00
Tot. Net Length (um):        no_value        no_value
Avg. Net Length (um):        no_value        no_value
Route Overflow H (%):        no_value        no_value
Route Overflow V (%):        no_value        no_value
MBCI(%) (bits/gate) :            0.00            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value        no_value
  Tot Cong:                  no_value        no_value
================================================================================
CPU  Runtime (h:m:s):        00:01:21        00:00:36
Real Runtime (h:m:s):        00:01:19        00:00:32
CPU  Elapsed (h:m:s):        00:01:24        00:02:00
Real Elapsed (h:m:s):        00:01:21        00:01:52
Memory (MB):                  1627.67         1634.11
================================================================================
================================================================================
Flow Settings:
================================================================================
Total Runtime (h:m:s): 00:01:51
Total Memory (MB):     1636.12
Executable Version:    21.15-s080_1
================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




Info    : Joules engine is used. [RPT-16]
        : Joules engine is being used for the command report_gates -power.
Info   : ACTP-0001 [ACTPInfo] Activity propagation started for stim#0 netlist
       : TopModule
Info   : ACTP-0009 [ACTPInfo] Activity Propagation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : ACTP-0001 Activity propagation ended for stim#0
Info   : PWRA-0001 [PwrInfo] compute_power effective options 
       : -mode : vectorless
       : -skip_propagation : 1
       : -frequency_scaling_factor : 1.0
       : -use_clock_freq : stim
       : -stim :/stim#0
       : -fromGenus : 1
Info   : ACTP-0001 Timing initialization started
Info   : ACTP-0001 Timing initialization ended
Info   : PWRA-0002 [PwrInfo] Skipping activity propagation due to -skip_ap
       : option....
Warning: PWRA-0302 [PwrWarn] Frequency scaling is not applicable for vectorless
       : flow. Ignoring frequency scaling.
Warning: PWRA-0304 [PwrWarn] -stim option is not applicable with vectorless mode
       : of power analysis, ignored this option.
Info   : PWRA-0002 Started 'vectorless' power computation.
Info   : PWRA-0009 [PwrInfo] Power Computation Progress Report :  21%  43%  78% 100%
Info   : PWRA-0002 Finished power computation.
Info   : PWRA-0007 [PwrInfo] Completed successfully.
       : Info=6, Warn=2, Error=0, Fatal=0
Finished exporting design database to file 'reports_Nov04-15:52:07/map_TopModule.db' for 'TopModule' (command execution time mm:ss cpu = 00:00, real = 00:00).
Finished generating snapshot at stage map (command execution time mm:ss cpu = 00:00, real = 00:00).
%# End write_snapshot (11/04 15:53:54, total cpu=01:00:01, real=01:00:00, peak res=767.30M, current mem=1636.12M)
@file(synthesis.tcl) 170: report_summary -directory $_REPORTS_PATH


Working Directory = /home/u1425837/des-project/genus
QoS Summary for TopModule
================================================================================
Metric                          generic         map            
================================================================================
Slack (ps):                    -5,437          -4,330
  R2R (ps):                    -5,437          -4,330
  I2R (ps):                  no_value        no_value
  R2O (ps):                  no_value        no_value
  I2O (ps):                  no_value        no_value
  CG  (ps):                  no_value        no_value
TNS (ps):                    -278,545        -247,861
  R2R (ps):                  -278,545        -247,861
  I2R (ps):                  no_value        no_value
  R2O (ps):                  no_value        no_value
  I2O (ps):                  no_value        no_value
  CG  (ps):                  no_value        no_value
Failing Paths:                    142             142
Cell Area:                    116,719         136,863
Total Cell Area:              116,719         136,863
Leaf Instances:                 4,309           4,574
Total Instances:                4,309           4,574
Utilization (%):                 0.00            0.00
Tot. Net Length (um):        no_value        no_value
Avg. Net Length (um):        no_value        no_value
Route Overflow H (%):        no_value        no_value
Route Overflow V (%):        no_value        no_value
MBCI(%) (bits/gate) :            0.00            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value        no_value
  Tot Cong:                  no_value        no_value
================================================================================
CPU  Runtime (h:m:s):        00:01:21        00:00:36
Real Runtime (h:m:s):        00:01:19        00:00:32
CPU  Elapsed (h:m:s):        00:01:24        00:02:00
Real Elapsed (h:m:s):        00:01:21        00:01:52
Memory (MB):                  1627.67         1634.11
================================================================================
================================================================================
Flow Settings:
================================================================================
Total Runtime (h:m:s): 00:01:51
Total Memory (MB):     1636.12
Executable Version:    21.15-s080_1
================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




@file(synthesis.tcl) 171: report_dp > $_REPORTS_PATH/map/${DESIGN}_datapath.rpt
Beginning report datapath command
Warning : The filename, column and line number information will not be available in the report. [RPT_DP-100]
        : The attribute for getting HDL filename and line number is not set.
@file(synthesis.tcl) 174: foreach cg [vfind / -cost_group *] {
  report_timing -group [list $cg] > $_REPORTS_PATH/${DESIGN}_[vbasename $cg]_post_map.rpt
}
@file(synthesis.tcl) 179: write_do_lec -revised_design fv_map -logfile ${_LOG_PATH}/rtl2intermediate.lec.log > ${_OUTPUTS_PATH}/rtl2intermediate.lec.do
Info    : Wrote dofile. [CFM-1]
        : Dofile is 'outputs_Nov04-15:52:07/rtl2intermediate.lec.do'.
        : Alias mapping flow is enabled.
@file(synthesis.tcl) 191: set_db / .syn_opt_effort $MAP_OPT_EFF
  Setting attribute of root '/': 'syn_opt_effort' = high
@file(synthesis.tcl) 192: syn_opt
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.337
Via Resistance      : 6.983 ohm (from cap_table_file)
Site size           : 4.480 um (from lef [tech])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       cap_table_file
------------------------------------------------
M1              H         0.00        0.000272  
M2              V         1.00        0.000241  
M3              H         1.00        0.000241  
M4              V         1.00        0.000241  
M5              H         1.00        0.000239  
M6              V         1.00        0.000280  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       cap_table_file
-------------------------------------------------
M1              H         0.00         0.451790  
M2              V         1.00         0.371113  
M3              H         1.00         0.371113  
M4              V         1.00         0.371113  
M5              H         1.00         0.371113  
M6              V         1.00         0.111178  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
METAL1          H         0.00         0.230000  
METAL2          V         1.00         0.280000  
METAL3          H         1.00         0.280000  
METAL4          V         1.00         0.280000  
METAL5          H         1.00         0.280000  
METAL6          V         1.00         0.440000  

Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing 'TopModule' using 'high' effort.
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_iopt                136863    -4329   -247860         0        0
            Worst cost_group: C2C, WNS: -4329.7
            Path: csm_inst_round_counter_reg[3]/CLK -->
                    csm_inst_right_reg_reg[29]/D
-------------------------------------------------------------------------------
 const_prop               136863    -4329   -247860         0        0
            Worst cost_group: C2C, WNS: -4329.7
            Path: csm_inst_round_counter_reg[3]/CLK -->
                    csm_inst_right_reg_reg[29]/D
 simp_cc_inputs           136647    -4324   -247722         0        0
            Worst cost_group: C2C, WNS: -4324.9
            Path: csm_inst_round_counter_reg[3]/CLK -->
                    csm_inst_right_reg_reg[29]/D
-------------------------------------------------------------------------------
 hi_fo_buf                136647    -4324   -247722         0        0
            Worst cost_group: C2C, WNS: -4324.9
            Path: csm_inst_round_counter_reg[3]/CLK -->
                    csm_inst_right_reg_reg[29]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay               136647    -4324   -247722         0        0
            Worst cost_group: C2C, WNS: -4324.9
            Path: csm_inst_round_counter_reg[3]/CLK -->
                    csm_inst_right_reg_reg[29]/D
 incr_delay               137470    -4298   -247627         0        0
            Worst cost_group: C2C, WNS: -4298.9
            Path: csm_inst_round_counter_reg[3]/CLK -->
                    csm_inst_right_reg_reg[9]/D
 incr_delay               137580    -4296   -247593         0        0
            Worst cost_group: C2C, WNS: -4296.9
            Path: csm_inst_round_counter_reg[3]/CLK -->
                    csm_inst_right_reg_reg[14]/D
 incr_delay               137799    -4294   -247540         0        0
            Worst cost_group: C2C, WNS: -4294.6
            Path: csm_inst_round_counter_reg[3]/CLK -->
                    csm_inst_right_reg_reg[18]/D
 incr_delay               138076    -4290   -247473         0        0
            Worst cost_group: C2C, WNS: -4290.5
            Path: csm_inst_round_counter_reg[3]/CLK -->
                    csm_inst_right_reg_reg[9]/D
 incr_delay               138610    -4281   -247436         0        0
            Worst cost_group: C2C, WNS: -4281.7
            Path: csm_inst_round_counter_reg[3]/CLK -->
                    csm_inst_right_reg_reg[24]/D
 incr_delay               138994    -4272   -247278         0        0
            Worst cost_group: C2C, WNS: -4272.3
            Path: csm_inst_round_counter_reg[3]/CLK -->
                    csm_inst_right_reg_reg[18]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz       271  (       20 /       26 )  0.19
       crit_upsz       224  (        7 /        8 )  0.06
       crit_slew       186  (        0 /        0 )  0.03
        setup_dn       186  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st       186  (        0 /        0 )  0.00
    plc_st_fence       186  (        0 /        0 )  0.00
        plc_star       186  (        0 /        0 )  0.00
      plc_laf_st       186  (        0 /        0 )  0.00
 plc_laf_st_fence       186  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st       186  (        0 /        0 )  0.00
       plc_lo_st       186  (        0 /        0 )  0.00
            fopt       186  (        0 /        0 )  0.16
       crit_swap       186  (        0 /        0 )  0.02
       mux2_swap       186  (        0 /        0 )  0.03
       crit_dnsz       463  (       32 /       32 )  0.31
       load_swap       188  (        0 /        0 )  0.14
            fopt       231  (       10 /       11 )  0.27
        setup_dn       189  (        0 /        0 )  0.00
       load_isol       679  (       65 /       65 )  0.99
       load_isol       187  (        0 /        0 )  0.10
        move_for       318  (        8 /        8 )  0.17
        move_for       186  (        0 /        0 )  0.06
          rem_bi       186  (        0 /        2 )  0.03
         offload       186  (        0 /        0 )  0.02
          rem_bi       192  (        1 /       24 )  0.32
         offload       188  (        0 /        0 )  0.33
           phase       188  (        0 /        0 )  0.00
        in_phase       188  (        0 /        0 )  0.00
       merge_bit       204  (        0 /        0 )  0.02
     merge_idrvr       188  (        0 /        0 )  0.00
     merge_iload       188  (        0 /        0 )  0.00
    merge_idload       188  (        0 /        1 )  0.01
      merge_drvr       188  (        0 /        2 )  0.02
      merge_load       188  (        0 /        2 )  0.02
          decomp       197  (        2 /        2 )  0.07
        p_decomp       187  (        0 /        0 )  0.00
        levelize       187  (        0 /        8 )  0.03
        mb_split       187  (        0 /        0 )  0.00
             dup       203  (        7 /        7 )  0.10
      mux_retime       185  (        0 /        6 )  0.01
         buf2inv       185  (        0 /        0 )  0.00
             exp        77  (        3 /       13 )  0.09
       gate_deco        50  (        0 /        0 )  0.09
       gcomp_tim        88  (        2 /        4 )  0.15
  inv_pair_2_buf       190  (        0 /        0 )  0.00

 incr_delay               139580    -4257   -246857         0        0
            Worst cost_group: C2C, WNS: -4257.2
            Path: csm_inst_round_counter_reg[3]/CLK -->
                    csm_inst_right_reg_reg[29]/D
 incr_delay               140018    -4247   -246289         0        0
            Worst cost_group: C2C, WNS: -4247.6
            Path: csm_inst_round_counter_reg[3]/CLK -->
                    csm_inst_right_reg_reg[23]/D
 incr_delay               140659    -4245   -246110         0        0
            Worst cost_group: C2C, WNS: -4245.8
            Path: csm_inst_round_counter_reg[3]/CLK -->
                    csm_inst_right_reg_reg[6]/D
 incr_delay               141304    -4236   -271744         0        0
            Worst cost_group: C2C, WNS: -4236.6
            Path: csm_inst_round_counter_reg[0]/CLK -->
                    csm_inst_right_reg_reg[18]/D
 incr_delay               141760    -4228   -271573         0        0
            Worst cost_group: C2C, WNS: -4228.6
            Path: csm_inst_round_counter_reg[3]/CLK -->
                    csm_inst_right_reg_reg[18]/D
 incr_delay               142559    -4210   -271173         0        0
            Worst cost_group: C2C, WNS: -4210.8
            Path: csm_inst_round_counter_reg[3]/CLK -->
                    csm_inst_right_reg_reg[23]/D
 incr_delay               142921    -4204   -270996         0        0
            Worst cost_group: C2C, WNS: -4204.1
            Path: csm_inst_round_counter_reg[3]/CLK -->
                    csm_inst_right_reg_reg[31]/D
 incr_delay               142940    -4198   -270880         0        0
            Worst cost_group: C2C, WNS: -4198.1
            Path: csm_inst_round_counter_reg[2]/CLK -->
                    csm_inst_right_reg_reg[9]/D
 incr_delay               143040    -4197   -260570         0        0
            Worst cost_group: C2C, WNS: -4197.4
            Path: csm_inst_round_counter_reg[2]/CLK -->
                    csm_inst_right_reg_reg[9]/D
 incr_delay               143076    -4195   -260476         0        0
            Worst cost_group: C2C, WNS: -4195.1
            Path: csm_inst_round_counter_reg[3]/CLK -->
                    csm_inst_right_reg_reg[15]/D
 incr_delay               143103    -4194   -260471         0        0
            Worst cost_group: C2C, WNS: -4194.7
            Path: csm_inst_round_counter_reg[3]/CLK -->
                    csm_inst_right_reg_reg[23]/D
 incr_delay               143465    -4189   -260245         0        0
            Worst cost_group: C2C, WNS: -4189.8
            Path: csm_inst_round_counter_reg[3]/CLK -->
                    csm_inst_right_reg_reg[30]/D
 incr_delay               143946    -4179   -260055         0        0
            Worst cost_group: C2C, WNS: -4179.6
            Path: csm_inst_round_counter_reg[3]/CLK -->
                    csm_inst_right_reg_reg[9]/D
 incr_delay               143928    -4178   -260035         0        0
            Worst cost_group: C2C, WNS: -4178.5
            Path: csm_inst_round_counter_reg[3]/CLK -->
                    csm_inst_right_reg_reg[9]/D
 incr_delay               144058    -4175   -256871         0        0
            Worst cost_group: C2C, WNS: -4175.1
            Path: csm_inst_round_counter_reg[3]/CLK -->
                    csm_inst_right_reg_reg[14]/D
 incr_delay               144254    -4173   -256810         0        0
            Worst cost_group: C2C, WNS: -4173.1
            Path: csm_inst_round_counter_reg[3]/CLK -->
                    csm_inst_right_reg_reg[9]/D
 incr_delay               144296    -4172   -256809         0        0
            Worst cost_group: C2C, WNS: -4172.5
            Path: csm_inst_round_counter_reg[3]/CLK -->
                    csm_inst_right_reg_reg[14]/D
 incr_delay               144370    -4170   -256767         0        0
            Worst cost_group: C2C, WNS: -4170.1
            Path: csm_inst_round_counter_reg[3]/CLK -->
                    csm_inst_right_reg_reg[18]/D
 incr_delay               144374    -4168   -256712         0        0
            Worst cost_group: C2C, WNS: -4168.7
            Path: csm_inst_round_counter_reg[3]/CLK -->
                    csm_inst_right_reg_reg[18]/D
 incr_delay               144726    -4165   -256487         0        0
            Worst cost_group: C2C, WNS: -4165.2
            Path: csm_inst_round_counter_reg[3]/CLK -->
                    csm_inst_right_reg_reg[17]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220        66  (       16 /       61 )  5.60
        crr_glob       107  (        5 /       16 )  0.32
         crr_200       240  (       80 /      237 )  3.68
        crr_glob       474  (       74 /       80 )  0.41
         crr_300       145  (       37 /      142 )  3.75
        crr_glob       279  (       33 /       37 )  0.29
         crr_400        30  (        1 /       27 )  0.72
        crr_glob        93  (        1 /        1 )  0.03
         crr_111       340  (       78 /      336 )  13.97
        crr_glob       483  (       68 /       78 )  0.86
         crr_210       168  (       47 /      162 )  6.16
        crr_glob       307  (       35 /       47 )  0.50
         crr_110       402  (       94 /      394 )  9.39
        crr_glob       593  (       80 /       94 )  0.77
         crr_101       262  (       91 /      259 )  4.35
        crr_glob       328  (       85 /       91 )  0.47
         crr_201        56  (        7 /       53 )  1.33
        crr_glob       117  (        6 /        7 )  0.08
         crr_211       118  (       27 /      115 )  7.29
        crr_glob       197  (       23 /       27 )  0.38
        crit_msz       161  (       18 /       21 )  0.12
       crit_upsz        85  (        1 /        1 )  0.03
       crit_slew        93  (        1 /        1 )  0.02
        setup_dn       165  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st        82  (        0 /        0 )  0.00
    plc_st_fence        82  (        0 /        0 )  0.00
        plc_star        82  (        0 /        0 )  0.00
      plc_laf_st        82  (        0 /        0 )  0.00
 plc_laf_st_fence        82  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st        82  (        0 /        0 )  0.00
            fopt       166  (        1 /        1 )  0.12
       crit_swap       156  (        3 /        4 )  0.05
       mux2_swap       109  (        0 /        0 )  0.01
       crit_dnsz       249  (       19 /       19 )  0.17
       load_swap       113  (        2 /        2 )  0.08
            fopt       166  (        1 /        1 )  0.12
        setup_dn       165  (        0 /        0 )  0.00
       load_isol       356  (       20 /       20 )  0.46
       load_isol       356  (       20 /       20 )  0.46
        move_for       217  (        3 /        3 )  0.12
        move_for       217  (        3 /        3 )  0.12
          rem_bi       190  (        1 /       13 )  0.19
         offload       170  (        0 /        0 )  0.15
          rem_bi       190  (        1 /       13 )  0.19
         offload       170  (        0 /        0 )  0.15
       merge_bit       142  (        3 /        4 )  0.02
     merge_idrvr        84  (        0 /        0 )  0.00
     merge_iload        84  (        0 /        0 )  0.00
    merge_idload        84  (        0 /        1 )  0.01
      merge_drvr        84  (        0 /        0 )  0.00
      merge_load        84  (        0 /        0 )  0.00
           phase        84  (        0 /        0 )  0.00
          decomp        84  (        0 /        0 )  0.02
        p_decomp        84  (        0 /        0 )  0.00
        levelize        84  (        0 /        1 )  0.00
        mb_split        84  (        0 /        0 )  0.00
        in_phase        84  (        0 /        0 )  0.00
             dup        84  (        0 /        0 )  0.02
      mux_retime        84  (        0 /        4 )  0.01
         buf2inv        84  (        0 /        0 )  0.00
             exp        37  (        3 /        7 )  0.02
       gate_deco        16  (        0 /        0 )  0.03
       gcomp_tim        55  (        3 /        5 )  0.10
  inv_pair_2_buf       107  (        0 /        0 )  0.00
 init_drc                 144726    -4165   -256487         0        0
            Worst cost_group: C2C, WNS: -4165.2
            Path: csm_inst_round_counter_reg[3]/CLK -->
                    csm_inst_right_reg_reg[17]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                 144726    -4165   -256487         0        0
            Worst cost_group: C2C, WNS: -4165.2
            Path: csm_inst_round_counter_reg[3]/CLK -->
                    csm_inst_right_reg_reg[17]/D
 incr_tns                 144559    -4158   -238940         0        0
            Worst cost_group: C2C, WNS: -4158.2
            Path: csm_inst_round_counter_reg[3]/CLK -->
                    csm_inst_right_reg_reg[14]/D
 incr_tns                 144559    -4158   -238940         0        0
            Worst cost_group: C2C, WNS: -4158.2
            Path: csm_inst_round_counter_reg[3]/CLK -->
                    csm_inst_right_reg_reg[14]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt      1616  (        1 /        2 )  0.24
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz      1615  (       39 /      224 )  0.99
       crit_upsz      1576  (       61 /      137 )  0.45
   plc_laf_lo_st      1515  (        0 /        0 )  0.00
       plc_lo_st      1515  (        0 /        0 )  0.00
       crit_swap      1515  (        6 /       60 )  0.38
       mux2_swap      1509  (        0 /        0 )  0.19
       crit_dnsz      1958  (       80 /      202 )  1.31
       load_swap      1429  (        0 /       78 )  0.88
            fopt      1429  (       11 /       35 )  0.59
        setup_dn      1418  (        0 /        0 )  0.00
       load_isol      1418  (        3 /        6 )  2.23
       load_isol      1415  (        0 /        1 )  0.75
        move_for      1415  (       13 /       36 )  0.53
        move_for      1402  (        3 /       18 )  0.24
          rem_bi      1399  (        2 /        6 )  0.09
         offload      1397  (        0 /        5 )  0.17
          rem_bi      1397  (        7 /       19 )  0.38
         offload      1390  (        1 /       24 )  0.97
       merge_bit      1441  (       25 /       37 )  0.10
     merge_idrvr      1367  (        0 /        0 )  0.00
     merge_iload      1367  (        0 /        0 )  0.01
    merge_idload      1367  (        2 /        6 )  0.07
      merge_drvr      1365  (        3 /        3 )  0.05
      merge_load      1362  (        1 /        2 )  0.06
           phase      1361  (        0 /        0 )  0.00
          decomp      1361  (        3 /        4 )  0.54
        p_decomp      1358  (        0 /        0 )  0.00
        levelize      1358  (        2 /        2 )  0.04
        mb_split      1356  (        0 /        0 )  0.00
             dup      1356  (        6 /       14 )  0.38
      mux_retime      1350  (        2 /       54 )  0.10
       crr_local      1350  (       59 /      151 )  8.59
         buf2inv      1291  (        0 /        0 )  0.00

 init_area                144559    -4158   -238940         0        0
            Worst cost_group: C2C, WNS: -4158.2
            Path: csm_inst_round_counter_reg[3]/CLK -->
                    csm_inst_right_reg_reg[14]/D
 undup                    144392    -4155   -238959         0        0
            Worst cost_group: C2C, WNS: -4155.7
            Path: csm_inst_round_counter_reg[3]/CLK -->
                    csm_inst_right_reg_reg[14]/D
 rem_buf                  143172    -4155   -238686         0        0
            Worst cost_group: C2C, WNS: -4155.7
            Path: csm_inst_round_counter_reg[3]/CLK -->
                    csm_inst_right_reg_reg[14]/D
 rem_inv                  142005    -4155   -238708         0        0
            Worst cost_group: C2C, WNS: -4155.7
            Path: csm_inst_round_counter_reg[3]/CLK -->
                    csm_inst_right_reg_reg[14]/D
 merge_bi                 141366    -4155   -238699         0        0
            Worst cost_group: C2C, WNS: -4155.7
            Path: csm_inst_round_counter_reg[3]/CLK -->
                    csm_inst_right_reg_reg[14]/D
 merge_bi                 141297    -4155   -238697         0        0
            Worst cost_group: C2C, WNS: -4155.7
            Path: csm_inst_round_counter_reg[3]/CLK -->
                    csm_inst_right_reg_reg[14]/D
 io_phase                 140927    -4155   -238598         0        0
            Worst cost_group: C2C, WNS: -4155.7
            Path: csm_inst_round_counter_reg[3]/CLK -->
                    csm_inst_right_reg_reg[14]/D
 gate_comp                140503    -4155   -238564         0        0
            Worst cost_group: C2C, WNS: -4155.7
            Path: csm_inst_round_counter_reg[3]/CLK -->
                    csm_inst_right_reg_reg[14]/D
 glob_area                140474    -4155   -238559         0        0
            Worst cost_group: C2C, WNS: -4155.7
            Path: csm_inst_round_counter_reg[3]/CLK -->
                    csm_inst_right_reg_reg[14]/D
 area_down                140349    -4155   -238446         0        0
            Worst cost_group: C2C, WNS: -4155.7
            Path: csm_inst_round_counter_reg[3]/CLK -->
                    csm_inst_right_reg_reg[14]/D
 rem_buf                  140236    -4155   -238412         0        0
            Worst cost_group: C2C, WNS: -4155.7
            Path: csm_inst_round_counter_reg[3]/CLK -->
                    csm_inst_right_reg_reg[14]/D
 rem_inv                  140136    -4155   -238415         0        0
            Worst cost_group: C2C, WNS: -4155.7
            Path: csm_inst_round_counter_reg[2]/CLK -->
                    csm_inst_right_reg_reg[14]/D
 merge_bi                 140076    -4155   -238410         0        0
            Worst cost_group: C2C, WNS: -4155.7
            Path: csm_inst_round_counter_reg[3]/CLK -->
                    csm_inst_right_reg_reg[14]/D
 merge_bi                 140050    -4155   -238410         0        0
            Worst cost_group: C2C, WNS: -4155.7
            Path: csm_inst_round_counter_reg[3]/CLK -->
                    csm_inst_right_reg_reg[14]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup        43  (        7 /       23 )  0.13
         rem_buf       145  (       66 /      110 )  0.23
         rem_inv       423  (       65 /      123 )  0.56
        merge_bi       120  (       53 /       91 )  0.29
      rem_inv_qb        99  (        0 /        0 )  0.00
    seq_res_area         6  (        0 /        4 )  1.28
        io_phase       333  (       28 /       52 )  0.42
       gate_comp       185  (       26 /       44 )  0.68
       gcomp_mog         0  (        0 /        0 )  0.00
       glob_area        36  (       10 /       36 )  0.38
       area_down       130  (       18 /       59 )  0.63
      size_n_buf         0  (        0 /        0 )  0.00
  gate_deco_area         0  (        0 /        0 )  0.00
         rem_buf        79  (        6 /       47 )  0.16
         rem_inv       314  (        7 /       51 )  0.42
        merge_bi        66  (        6 /       40 )  0.18
      rem_inv_qb        92  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay               140050    -4155   -238410         0        0
            Worst cost_group: C2C, WNS: -4155.7
            Path: csm_inst_round_counter_reg[3]/CLK -->
                    csm_inst_right_reg_reg[14]/D
 incr_delay               140420    -4147   -250412         0        0
            Worst cost_group: C2C, WNS: -4147.2
            Path: csm_inst_round_counter_reg[3]/CLK -->
                    csm_inst_right_reg_reg[9]/D
 incr_delay               140524    -4146   -250406         0        0
            Worst cost_group: C2C, WNS: -4146.9
            Path: csm_inst_round_counter_reg[3]/CLK -->
                    csm_inst_right_reg_reg[31]/D
 incr_delay               140726    -4140   -251087         0        0
            Worst cost_group: C2C, WNS: -4140.1
            Path: csm_inst_round_counter_reg[3]/CLK -->
                    csm_inst_right_reg_reg[9]/D
 incr_delay               141220    -4132   -249245         0        0
            Worst cost_group: C2C, WNS: -4132.9
            Path: csm_inst_round_counter_reg[3]/CLK -->
                    csm_inst_right_reg_reg[18]/D
 incr_delay               141239    -4132   -249235         0        0
            Worst cost_group: C2C, WNS: -4132.7
            Path: csm_inst_round_counter_reg[3]/CLK -->
                    csm_inst_right_reg_reg[29]/D
 incr_delay               141466    -4125   -249301         0        0
            Worst cost_group: C2C, WNS: -4125.3
            Path: csm_inst_round_counter_reg[3]/CLK -->
                    csm_inst_right_reg_reg[9]/D
 incr_delay               141506    -4124   -249192         0        0
            Worst cost_group: C2C, WNS: -4124.6
            Path: csm_inst_round_counter_reg[3]/CLK -->
                    csm_inst_right_reg_reg[18]/D
 incr_delay               141674    -4118   -249071         0        0
            Worst cost_group: C2C, WNS: -4118.8
            Path: csm_inst_round_counter_reg[3]/CLK -->
                    csm_inst_right_reg_reg[29]/D
 incr_delay               142119    -4106   -248888         0        0
            Worst cost_group: C2C, WNS: -4106.8
            Path: csm_inst_round_counter_reg[3]/CLK -->
                    csm_inst_right_reg_reg[21]/D
 incr_delay               142157    -4105   -248855         0        0
            Worst cost_group: C2C, WNS: -4105.7
            Path: csm_inst_round_counter_reg[3]/CLK -->
                    csm_inst_right_reg_reg[29]/D
 incr_delay               142157    -4105   -248855         0        0
            Worst cost_group: C2C, WNS: -4105.7
            Path: csm_inst_round_counter_reg[3]/CLK -->
                    csm_inst_right_reg_reg[29]/D
 incr_delay               142181    -4104   -245429         0        0
            Worst cost_group: C2C, WNS: -4104.6
            Path: csm_inst_round_counter_reg[3]/CLK -->
                    csm_inst_right_reg_reg[25]/D
 incr_delay               142302    -4104   -245434         0        0
            Worst cost_group: C2C, WNS: -4104.2
            Path: csm_inst_round_counter_reg[3]/CLK -->
                    csm_inst_right_reg_reg[19]/D
 incr_delay               142304    -4103   -245432         0        0
            Worst cost_group: C2C, WNS: -4103.0
            Path: csm_inst_round_counter_reg[3]/CLK -->
                    csm_inst_right_reg_reg[1]/D
 incr_delay               142374    -4102   -245421         0        0
            Worst cost_group: C2C, WNS: -4102.9
            Path: csm_inst_round_counter_reg[3]/CLK -->
                    csm_inst_right_reg_reg[29]/D
 incr_delay               142412    -4102   -245410         0        0
            Worst cost_group: C2C, WNS: -4102.6
            Path: csm_inst_round_counter_reg[3]/CLK -->
                    csm_inst_right_reg_reg[14]/D
 incr_delay               142669    -4101   -245348         0        0
            Worst cost_group: C2C, WNS: -4101.0
            Path: csm_inst_round_counter_reg[3]/CLK -->
                    csm_inst_right_reg_reg[14]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220       118  (       19 /      114 )  12.35
        crr_glob       186  (       12 /       19 )  0.47
         crr_200        66  (       10 /       62 )  1.05
        crr_glob       109  (        8 /       10 )  0.10
         crr_300        69  (       12 /       66 )  1.92
        crr_glob       154  (       11 /       12 )  0.11
         crr_400        30  (        4 /       27 )  0.92
        crr_glob        88  (        2 /        4 )  0.05
         crr_111       148  (       33 /      145 )  5.70
        crr_glob       204  (       24 /       33 )  0.36
         crr_210       132  (       30 /      128 )  5.24
        crr_glob       217  (       23 /       30 )  0.34
         crr_110       298  (       60 /      292 )  6.58
        crr_glob       409  (       41 /       60 )  0.56
         crr_101        99  (       11 /       92 )  2.07
        crr_glob       109  (        7 /       11 )  0.12
         crr_201        63  (        7 /       60 )  1.86
        crr_glob        96  (        2 /        7 )  0.09
         crr_211        52  (        9 /       49 )  3.54
        crr_glob        83  (        1 /        9 )  0.16
        crit_msz        82  (        1 /        1 )  0.05
       crit_upsz        81  (        0 /        2 )  0.05
       crit_slew        81  (        0 /        0 )  0.01
        setup_dn       162  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st        81  (        0 /        0 )  0.00
    plc_st_fence        81  (        0 /        0 )  0.00
        plc_star        81  (        0 /        0 )  0.00
      plc_laf_st        81  (        0 /        0 )  0.00
 plc_laf_st_fence        81  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st        81  (        0 /        0 )  0.00
            fopt       177  (        3 /        3 )  0.19
       crit_swap        81  (        0 /        0 )  0.02
       mux2_swap        81  (        0 /        0 )  0.01
       crit_dnsz       154  (        0 /        0 )  0.09
       load_swap        81  (        0 /        0 )  0.06
            fopt       177  (        3 /        3 )  0.19
        setup_dn       162  (        0 /        0 )  0.00
       load_isol       260  (       10 /       10 )  0.32
       load_isol       260  (       10 /       10 )  0.32
        move_for       402  (       10 /       10 )  0.20
        move_for       402  (       10 /       10 )  0.20
          rem_bi       289  (        3 /       24 )  0.30
         offload       276  (        2 /        2 )  0.25
          rem_bi       289  (        3 /       24 )  0.30
         offload       276  (        2 /        2 )  0.25
       merge_bit       133  (        1 /        1 )  0.01
     merge_idrvr       108  (        0 /        0 )  0.00
     merge_iload       108  (        0 /        0 )  0.00
    merge_idload       108  (        0 /        1 )  0.01
      merge_drvr       108  (        0 /        0 )  0.01
      merge_load       108  (        0 /        0 )  0.01
           phase       108  (        0 /        0 )  0.00
          decomp       114  (        1 /        1 )  0.04
        p_decomp       108  (        0 /        0 )  0.00
        levelize       123  (        1 /        3 )  0.01
        mb_split       106  (        0 /        0 )  0.00
        in_phase       106  (        0 /        0 )  0.00
             dup        84  (        1 /        1 )  0.03
      mux_retime        83  (        0 /        4 )  0.01
         buf2inv        83  (        0 /        0 )  0.00
             exp        63  (        2 /       16 )  0.11
       gate_deco        18  (        0 /        0 )  0.03
       gcomp_tim        73  (        6 /        6 )  0.13
  inv_pair_2_buf        79  (        0 /        0 )  0.00
 init_drc                 142669    -4101   -245348         0        0
            Worst cost_group: C2C, WNS: -4101.0
            Path: csm_inst_round_counter_reg[3]/CLK -->
                    csm_inst_right_reg_reg[14]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                 142669    -4101   -245348         0        0
            Worst cost_group: C2C, WNS: -4101.0
            Path: csm_inst_round_counter_reg[3]/CLK -->
                    csm_inst_right_reg_reg[14]/D
 incr_tns                 142574    -4091   -235146         0        0
            Worst cost_group: C2C, WNS: -4091.4
            Path: csm_inst_round_counter_reg[3]/CLK -->
                    csm_inst_right_reg_reg[21]/D
 incr_tns                 142574    -4091   -235146         0        0
            Worst cost_group: C2C, WNS: -4091.4
            Path: csm_inst_round_counter_reg[3]/CLK -->
                    csm_inst_right_reg_reg[21]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt       907  (        0 /        0 )  0.08
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz       907  (       19 /       81 )  0.61
       crit_upsz       888  (       32 /       85 )  0.59
   plc_laf_lo_st       856  (        0 /        0 )  0.00
       plc_lo_st       856  (        0 /        0 )  0.00
       crit_swap       856  (        3 /       36 )  0.22
       mux2_swap       853  (        0 /        0 )  0.06
       crit_dnsz      1356  (       57 /      129 )  0.94
       load_swap       796  (        0 /       52 )  0.60
            fopt       796  (        5 /       10 )  0.30
        setup_dn       791  (        0 /        0 )  0.00
       load_isol       791  (        1 /        4 )  1.37
       load_isol       790  (        0 /        3 )  0.63
        move_for       790  (       13 /       27 )  0.42
        move_for       777  (        1 /        9 )  0.15
          rem_bi       776  (        0 /        4 )  0.12
         offload       776  (        0 /        5 )  0.20
          rem_bi       776  (        6 /       17 )  0.34
         offload       770  (        2 /       17 )  0.88
       merge_bit       795  (        8 /       19 )  0.07
     merge_idrvr       761  (        0 /        0 )  0.00
     merge_iload       761  (        0 /        0 )  0.00
    merge_idload       761  (        0 /        1 )  0.04
      merge_drvr       761  (        2 /        3 )  0.03
      merge_load       759  (        1 /        1 )  0.03
           phase       758  (        0 /        0 )  0.00
          decomp       758  (        0 /        2 )  0.20
        p_decomp       758  (        0 /        0 )  0.00
        levelize       758  (        1 /        2 )  0.02
        mb_split       757  (        0 /        0 )  0.00
             dup       757  (        2 /       12 )  0.28
      mux_retime       755  (        0 /       25 )  0.05
       crr_local       755  (       40 /      124 )  7.67
         buf2inv       715  (        0 /        0 )  0.00

 init_area                142574    -4091   -235146         0        0
            Worst cost_group: C2C, WNS: -4091.4
            Path: csm_inst_round_counter_reg[3]/CLK -->
                    csm_inst_right_reg_reg[21]/D
 undup                    142350    -4091   -235140         0        0
            Worst cost_group: C2C, WNS: -4091.4
            Path: csm_inst_round_counter_reg[3]/CLK -->
                    csm_inst_right_reg_reg[21]/D
 rem_buf                  141837    -4091   -235181         0        0
            Worst cost_group: C2C, WNS: -4091.3
            Path: csm_inst_round_counter_reg[3]/CLK -->
                    csm_inst_right_reg_reg[9]/D
 rem_inv                  141368    -4091   -235142         0        0
            Worst cost_group: C2C, WNS: -4091.3
            Path: csm_inst_round_counter_reg[3]/CLK -->
                    csm_inst_right_reg_reg[9]/D
 merge_bi                 140880    -4091   -233673         0        0
            Worst cost_group: C2C, WNS: -4091.3
            Path: csm_inst_round_counter_reg[3]/CLK -->
                    csm_inst_right_reg_reg[9]/D
 merge_bi                 140840    -4091   -233674         0        0
            Worst cost_group: C2C, WNS: -4091.3
            Path: csm_inst_round_counter_reg[3]/CLK -->
                    csm_inst_right_reg_reg[9]/D
 io_phase                 140658    -4091   -233675         0        0
            Worst cost_group: C2C, WNS: -4091.3
            Path: csm_inst_round_counter_reg[3]/CLK -->
                    csm_inst_right_reg_reg[9]/D
 gate_comp                140389    -4091   -233653         0        0
            Worst cost_group: C2C, WNS: -4091.1
            Path: csm_inst_round_counter_reg[3]/CLK -->
                    csm_inst_right_reg_reg[1]/D
 glob_area                140382    -4091   -233653         0        0
            Worst cost_group: C2C, WNS: -4091.1
            Path: csm_inst_round_counter_reg[3]/CLK -->
                    csm_inst_right_reg_reg[1]/D
 area_down                140257    -4091   -233622         0        0
            Worst cost_group: C2C, WNS: -4091.1
            Path: csm_inst_round_counter_reg[3]/CLK -->
                    csm_inst_right_reg_reg[1]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup        46  (       10 /       28 )  0.13
         rem_buf        87  (       28 /       52 )  0.16
         rem_inv       323  (       23 /       53 )  0.43
        merge_bi        79  (       36 /       58 )  0.20
      rem_inv_qb        92  (        0 /        0 )  0.00
        io_phase       295  (       13 /       31 )  0.36
       gate_comp       171  (       16 /       35 )  0.63
       gcomp_mog         0  (        0 /        0 )  0.00
       glob_area        31  (        2 /       31 )  0.37
       area_down       123  (       15 /       35 )  0.53
      size_n_buf         0  (        0 /        0 )  0.00
  gate_deco_area         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay               140257    -4091   -233622         0        0
            Worst cost_group: C2C, WNS: -4091.1
            Path: csm_inst_round_counter_reg[3]/CLK -->
                    csm_inst_right_reg_reg[1]/D
 incr_delay               140415    -4087   -233597         0        0
            Worst cost_group: C2C, WNS: -4087.2
            Path: csm_inst_round_counter_reg[3]/CLK -->
                    csm_inst_right_reg_reg[16]/D
 incr_delay               140959    -4082   -233709         0        0
            Worst cost_group: C2C, WNS: -4082.0
            Path: csm_inst_round_counter_reg[3]/CLK -->
                    csm_inst_right_reg_reg[14]/D
 incr_delay               141637    -4080   -233665         0        0
            Worst cost_group: C2C, WNS: -4080.0
            Path: csm_inst_round_counter_reg[3]/CLK -->
                    csm_inst_right_reg_reg[9]/D
 incr_delay               141660    -4079   -233658         0        0
            Worst cost_group: C2C, WNS: -4079.5
            Path: csm_inst_round_counter_reg[3]/CLK -->
                    csm_inst_right_reg_reg[30]/D
 incr_delay               141746    -4078   -233647         0        0
            Worst cost_group: C2C, WNS: -4078.8
            Path: csm_inst_round_counter_reg[3]/CLK -->
                    csm_inst_right_reg_reg[14]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz       164  (        2 /        3 )  0.08
       crit_upsz       308  (       15 /       16 )  0.21
       crit_slew       157  (        0 /        0 )  0.02
        setup_dn       157  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st       157  (        0 /        0 )  0.00
    plc_st_fence       157  (        0 /        0 )  0.00
        plc_star       157  (        0 /        0 )  0.00
      plc_laf_st       157  (        0 /        0 )  0.00
 plc_laf_st_fence       157  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st       157  (        0 /        0 )  0.00
       plc_lo_st       157  (        0 /        0 )  0.00
            fopt       157  (        0 /        0 )  0.12
       crit_swap       157  (        0 /        0 )  0.03
       mux2_swap       157  (        0 /        0 )  0.02
       crit_dnsz       353  (       13 /       13 )  0.23
       load_swap       158  (        0 /        0 )  0.11
            fopt       216  (       11 /       11 )  0.25
        setup_dn       178  (        0 /        0 )  0.00
       load_isol       422  (       35 /       35 )  0.66
       load_isol       158  (        0 /        0 )  0.14
        move_for       158  (        0 /        0 )  0.10
        move_for       158  (        0 /        0 )  0.06
          rem_bi       158  (        0 /        4 )  0.08
         offload       158  (        0 /        0 )  0.06
          rem_bi       158  (        0 /       19 )  0.33
         offload       158  (        0 /        0 )  0.34
           phase       158  (        0 /        0 )  0.00
        in_phase       158  (        0 /        0 )  0.00
       merge_bit       191  (        1 /        1 )  0.02
     merge_idrvr       156  (        0 /        0 )  0.00
     merge_iload       156  (        0 /        0 )  0.00
    merge_idload       156  (        0 /        2 )  0.02
      merge_drvr       156  (        0 /        0 )  0.00
      merge_load       156  (        0 /        0 )  0.00
          decomp       156  (        0 /        0 )  0.04
        p_decomp       156  (        0 /        0 )  0.00
        levelize       202  (        1 /        2 )  0.01
        mb_split       184  (        0 /        0 )  0.00
             dup       180  (        1 /        1 )  0.08
      mux_retime       175  (        0 /        6 )  0.01
         buf2inv       175  (        0 /        0 )  0.00
             exp        54  (        2 /        8 )  0.06
       gate_deco        26  (        0 /        0 )  0.05
       gcomp_tim        67  (        1 /        1 )  0.11
  inv_pair_2_buf       158  (        0 /        0 )  0.00

 init_drc                 141746    -4078   -233647         0        0
            Worst cost_group: C2C, WNS: -4078.8
            Path: csm_inst_round_counter_reg[3]/CLK -->
                    csm_inst_right_reg_reg[14]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

==================================
Stage : incr_opt 
==================================
  =================
   Message Summary
  =================
--------------------------------------------------------------------------------
|     Id     |  Sev   |Count |                  Message Text                   |
--------------------------------------------------------------------------------
| CFM-1      |Info    |    2 |Wrote dofile.                                    |
| CFM-5      |Info    |    1 |Wrote formal verification information.           |
| CPI-506    |Warning |    1 |Command 'commit_power_intent' cannot proceed as  |
|            |        |      | there is no power intent loaded.                |
| MAP-32     |Info    |    2 |Relaxed some design requirements on sequential   |
|            |        |      | instances to run synthesis successfully.        |
|            |        |      |To see the list of relaxed sequential instances, |
|            |        |      | set the 'information_level' attribute to 2 or   |
|            |        |      | above. If the message is truncated set the      |
|            |        |      | message attribute 'truncate' to false to see    |
|            |        |      | the complete list.                              |
| MESG-6     |Warning |    2 |Message truncated because it exceeds the maximum |
|            |        |      | length of 4096 characters.                      |
|            |        |      |By default messages are limited to 4096          |
|            |        |      | characters. All characters after the 4096       |
|            |        |      | character limit are truncated. To remove this   |
|            |        |      | limit, set the message attribute 'truncate' to  |
|            |        |      | 'false'. However, this may dramatically         |
|            |        |      | increase the size of the log file.              |
| PA-7       |Info    |    4 |Resetting power analysis results.                |
|            |        |      |All computed switching activities are removed.   |
| RPT_DP-100 |Warning |    1 |The filename, column and line number information |
|            |        |      | will not be available in the report.            |
|            |        |      |You must set the 'hdl_track_filename_row_col'    |
|            |        |      | attribute to 'true' (before elaborate)          |
|            |        |      | to enable filename, column, and line number     |
|            |        |      | tracking in the datapath report.                |
| SYNTH-5    |Info    |    1 |Done mapping.                                    |
| SYNTH-7    |Info    |    1 |Incrementally optimizing.                        |
--------------------------------------------------------------------------------
Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'TopModule'.
        Computing net loads.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_opt
@file(synthesis.tcl) 193: write_snapshot -outdir $_REPORTS_PATH -tag syn_opt
%# Begin write_snapshot (11/04 15:56:35, mem=1598.10M)
%# Begin qos_stats (11/04 15:56:35, mem=1633.93M)
        Computing arrivals and requireds.
%# End qos_stats (11/04 15:56:35, total cpu=01:00:00, real=01:00:00, peak res=767.30M, current mem=1633.93M)


Working Directory = /home/u1425837/des-project/genus
QoS Summary for TopModule
================================================================================
Metric                          generic         map             syn_opt        
================================================================================
Slack (ps):                    -5,437          -4,330          -4,079
  R2R (ps):                    -5,437          -4,330          -4,079
  I2R (ps):                  no_value        no_value        no_value
  R2O (ps):                  no_value        no_value        no_value
  I2O (ps):                  no_value        no_value        no_value
  CG  (ps):                  no_value        no_value        no_value
TNS (ps):                    -278,545        -247,861        -233,647
  R2R (ps):                  -278,545        -247,861        -233,647
  I2R (ps):                  no_value        no_value        no_value
  R2O (ps):                  no_value        no_value        no_value
  I2O (ps):                  no_value        no_value        no_value
  CG  (ps):                  no_value        no_value        no_value
Failing Paths:                    142             142             142
Cell Area:                    116,719         136,863         141,746
Total Cell Area:              116,719         136,863         141,746
Leaf Instances:                 4,309           4,574           4,736
Total Instances:                4,309           4,574           4,736
Utilization (%):                 0.00            0.00            0.00
Tot. Net Length (um):        no_value        no_value        no_value
Avg. Net Length (um):        no_value        no_value        no_value
Route Overflow H (%):        no_value        no_value        no_value
Route Overflow V (%):        no_value        no_value        no_value
MBCI(%) (bits/gate) :            0.00            0.00            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value        no_value        no_value
  Tot Cong:                  no_value        no_value        no_value
================================================================================
CPU  Runtime (h:m:s):        00:01:21        00:00:36        00:02:40
Real Runtime (h:m:s):        00:01:19        00:00:32        00:02:41
CPU  Elapsed (h:m:s):        00:01:24        00:02:00        00:04:40
Real Elapsed (h:m:s):        00:01:21        00:01:52        00:04:33
Memory (MB):                  1627.67         1634.11         1633.93
================================================================================
================================================================================
Flow Settings:
================================================================================
Total Runtime (h:m:s): 00:04:32
Total Memory (MB):     1635.94
Executable Version:    21.15-s080_1
================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




Info    : Joules engine is used. [RPT-16]
        : Joules engine is being used for the command report_gates -power.
Info   : ACTP-0001 [ACTPInfo] Activity propagation started for stim#0 netlist
       : TopModule
Info   : ACTP-0009 [ACTPInfo] Activity Propagation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : ACTP-0001 Activity propagation ended for stim#0
Info   : PWRA-0001 [PwrInfo] compute_power effective options 
       : -mode : vectorless
       : -skip_propagation : 1
       : -frequency_scaling_factor : 1.0
       : -use_clock_freq : stim
       : -stim :/stim#0
       : -fromGenus : 1
Info   : ACTP-0001 Timing initialization started
Info   : ACTP-0001 Timing initialization ended
Info   : PWRA-0002 [PwrInfo] Skipping activity propagation due to -skip_ap
       : option....
Warning: PWRA-0302 [PwrWarn] Frequency scaling is not applicable for vectorless
       : flow. Ignoring frequency scaling.
Warning: PWRA-0304 [PwrWarn] -stim option is not applicable with vectorless mode
       : of power analysis, ignored this option.
Info   : PWRA-0002 Started 'vectorless' power computation.
Info   : PWRA-0009 [PwrInfo] Power Computation Progress Report :  21%  42%  63% 100%
Info   : PWRA-0002 Finished power computation.
Info   : PWRA-0007 [PwrInfo] Completed successfully.
       : Info=6, Warn=2, Error=0, Fatal=0
Finished exporting design database to file 'reports_Nov04-15:52:07/syn_opt_TopModule.db' for 'TopModule' (command execution time mm:ss cpu = 00:00, real = 00:01).
Finished generating snapshot at stage syn_opt (command execution time mm:ss cpu = 00:00, real = 00:01).
%# End write_snapshot (11/04 15:56:36, total cpu=01:00:00, real=01:00:01, peak res=767.30M, current mem=1635.94M)
@file(synthesis.tcl) 194: report_summary -directory $_REPORTS_PATH


Working Directory = /home/u1425837/des-project/genus
QoS Summary for TopModule
================================================================================
Metric                          generic         map             syn_opt        
================================================================================
Slack (ps):                    -5,437          -4,330          -4,079
  R2R (ps):                    -5,437          -4,330          -4,079
  I2R (ps):                  no_value        no_value        no_value
  R2O (ps):                  no_value        no_value        no_value
  I2O (ps):                  no_value        no_value        no_value
  CG  (ps):                  no_value        no_value        no_value
TNS (ps):                    -278,545        -247,861        -233,647
  R2R (ps):                  -278,545        -247,861        -233,647
  I2R (ps):                  no_value        no_value        no_value
  R2O (ps):                  no_value        no_value        no_value
  I2O (ps):                  no_value        no_value        no_value
  CG  (ps):                  no_value        no_value        no_value
Failing Paths:                    142             142             142
Cell Area:                    116,719         136,863         141,746
Total Cell Area:              116,719         136,863         141,746
Leaf Instances:                 4,309           4,574           4,736
Total Instances:                4,309           4,574           4,736
Utilization (%):                 0.00            0.00            0.00
Tot. Net Length (um):        no_value        no_value        no_value
Avg. Net Length (um):        no_value        no_value        no_value
Route Overflow H (%):        no_value        no_value        no_value
Route Overflow V (%):        no_value        no_value        no_value
MBCI(%) (bits/gate) :            0.00            0.00            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value        no_value        no_value
  Tot Cong:                  no_value        no_value        no_value
================================================================================
CPU  Runtime (h:m:s):        00:01:21        00:00:36        00:02:40
Real Runtime (h:m:s):        00:01:19        00:00:32        00:02:41
CPU  Elapsed (h:m:s):        00:01:24        00:02:00        00:04:40
Real Elapsed (h:m:s):        00:01:21        00:01:52        00:04:33
Memory (MB):                  1627.67         1634.11         1633.93
================================================================================
================================================================================
Flow Settings:
================================================================================
Total Runtime (h:m:s): 00:04:33
Total Memory (MB):     1635.94
Executable Version:    21.15-s080_1
================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




@file(synthesis.tcl) 196: puts "Runtime & Memory after 'syn_opt'"
Runtime & Memory after 'syn_opt'
@file(synthesis.tcl) 197: time_info OPT
stamp 'OPT' being created for table 'default'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:03(00:00:00) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:52:03 (Nov04) |  145.0 MB | init
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:07(00:00:05) |  00:00:04(00:00:05) |   1.5(  1.8) |   15:52:08 (Nov04) |  356.9 MB | Elaboration
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:21(00:01:19) |  00:01:14(00:01:14) |  27.6( 27.1) |   15:53:22 (Nov04) |  767.3 MB | GENERIC
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:51(00:01:51) |  00:00:30(00:00:32) |  11.2( 11.7) |   15:53:54 (Nov04) |  702.3 MB | MAPPED
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:31(00:04:33) |  00:02:40(00:02:42) |  59.7( 59.3) |   15:56:36 (Nov04) |  698.0 MB | OPT
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: default, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
@file(synthesis.tcl) 199: foreach cg [vfind / -cost_group *] {
  report_timing -group [list $cg] > $_REPORTS_PATH/${DESIGN}_[vbasename $cg]_post_opt.rpt
}
@file(synthesis.tcl) 211: report_dp > $_REPORTS_PATH/${DESIGN}_datapath_incr.rpt
Beginning report datapath command
Warning : The filename, column and line number information will not be available in the report. [RPT_DP-100]
        : The attribute for getting HDL filename and line number is not set.
@file(synthesis.tcl) 212: report_messages > $_REPORTS_PATH/${DESIGN}_messages.rpt
@file(synthesis.tcl) 213: write_snapshot -outdir $_REPORTS_PATH -tag final
%# Begin write_snapshot (11/04 15:56:36, mem=1635.94M)
%# Begin qos_stats (11/04 15:56:36, mem=1635.94M)
        Computing arrivals and requireds.
%# End qos_stats (11/04 15:56:36, total cpu=01:00:00, real=01:00:00, peak res=767.30M, current mem=1635.94M)


Working Directory = /home/u1425837/des-project/genus
QoS Summary for TopModule
==========================================================================================
Metric                          generic         map             syn_opt         final          
==========================================================================================
Slack (ps):                    -5,437          -4,330          -4,079          -4,079
  R2R (ps):                    -5,437          -4,330          -4,079          -4,079
  I2R (ps):                  no_value        no_value        no_value        no_value
  R2O (ps):                  no_value        no_value        no_value        no_value
  I2O (ps):                  no_value        no_value        no_value        no_value
  CG  (ps):                  no_value        no_value        no_value        no_value
TNS (ps):                    -278,545        -247,861        -233,647        -233,647
  R2R (ps):                  -278,545        -247,861        -233,647        -233,647
  I2R (ps):                  no_value        no_value        no_value        no_value
  R2O (ps):                  no_value        no_value        no_value        no_value
  I2O (ps):                  no_value        no_value        no_value        no_value
  CG  (ps):                  no_value        no_value        no_value        no_value
Failing Paths:                    142             142             142             142
Cell Area:                    116,719         136,863         141,746         141,746
Total Cell Area:              116,719         136,863         141,746         141,746
Leaf Instances:                 4,309           4,574           4,736           4,736
Total Instances:                4,309           4,574           4,736           4,736
Utilization (%):                 0.00            0.00            0.00            0.00
Tot. Net Length (um):        no_value        no_value        no_value        no_value
Avg. Net Length (um):        no_value        no_value        no_value        no_value
Route Overflow H (%):        no_value        no_value        no_value        no_value
Route Overflow V (%):        no_value        no_value        no_value        no_value
MBCI(%) (bits/gate) :            0.00            0.00            0.00            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value        no_value        no_value        no_value
  Tot Cong:                  no_value        no_value        no_value        no_value
==========================================================================================
CPU  Runtime (h:m:s):        00:01:21        00:00:36        00:02:40        00:00:00
Real Runtime (h:m:s):        00:01:19        00:00:32        00:02:41        00:00:01
CPU  Elapsed (h:m:s):        00:01:24        00:02:00        00:04:40        00:04:40
Real Elapsed (h:m:s):        00:01:21        00:01:52        00:04:33        00:04:34
Memory (MB):                  1627.67         1634.11         1633.93         1635.94
==========================================================================================
==========================================================================================
Flow Settings:
==========================================================================================
Total Runtime (h:m:s): 00:04:33
Total Memory (MB):     1635.94
Executable Version:    21.15-s080_1
==========================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




Info    : Joules engine is used. [RPT-16]
        : Joules engine is being used for the command report_gates -power.
Info   : ACTP-0001 [ACTPInfo] Activity propagation started for stim#0 netlist
       : TopModule
Info   : ACTP-0009 [ACTPInfo] Activity Propagation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : ACTP-0001 Activity propagation ended for stim#0
Info   : PWRA-0001 [PwrInfo] compute_power effective options 
       : -mode : vectorless
       : -skip_propagation : 1
       : -frequency_scaling_factor : 1.0
       : -use_clock_freq : stim
       : -stim :/stim#0
       : -fromGenus : 1
Info   : ACTP-0001 Timing initialization started
Info   : ACTP-0001 Timing initialization ended
Info   : PWRA-0002 [PwrInfo] Skipping activity propagation due to -skip_ap
       : option....
Warning: PWRA-0302 [PwrWarn] Frequency scaling is not applicable for vectorless
       : flow. Ignoring frequency scaling.
Warning: PWRA-0304 [PwrWarn] -stim option is not applicable with vectorless mode
       : of power analysis, ignored this option.
Info   : PWRA-0002 Started 'vectorless' power computation.
Info   : PWRA-0009 [PwrInfo] Power Computation Progress Report :  21%  42%  63% 100%
Info   : PWRA-0002 Finished power computation.
Info   : PWRA-0007 [PwrInfo] Completed successfully.
       : Info=6, Warn=2, Error=0, Fatal=0
Finished exporting design database to file 'reports_Nov04-15:52:07/final_TopModule.db' for 'TopModule' (command execution time mm:ss cpu = 00:00, real = 00:00).
Finished generating snapshot at stage final (command execution time mm:ss cpu = 00:00, real = 00:00).
%# End write_snapshot (11/04 15:56:36, total cpu=01:00:00, real=01:00:00, peak res=767.30M, current mem=1635.94M)
@file(synthesis.tcl) 214: report_summary -directory $_REPORTS_PATH


Working Directory = /home/u1425837/des-project/genus
QoS Summary for TopModule
==========================================================================================
Metric                          generic         map             syn_opt         final          
==========================================================================================
Slack (ps):                    -5,437          -4,330          -4,079          -4,079
  R2R (ps):                    -5,437          -4,330          -4,079          -4,079
  I2R (ps):                  no_value        no_value        no_value        no_value
  R2O (ps):                  no_value        no_value        no_value        no_value
  I2O (ps):                  no_value        no_value        no_value        no_value
  CG  (ps):                  no_value        no_value        no_value        no_value
TNS (ps):                    -278,545        -247,861        -233,647        -233,647
  R2R (ps):                  -278,545        -247,861        -233,647        -233,647
  I2R (ps):                  no_value        no_value        no_value        no_value
  R2O (ps):                  no_value        no_value        no_value        no_value
  I2O (ps):                  no_value        no_value        no_value        no_value
  CG  (ps):                  no_value        no_value        no_value        no_value
Failing Paths:                    142             142             142             142
Cell Area:                    116,719         136,863         141,746         141,746
Total Cell Area:              116,719         136,863         141,746         141,746
Leaf Instances:                 4,309           4,574           4,736           4,736
Total Instances:                4,309           4,574           4,736           4,736
Utilization (%):                 0.00            0.00            0.00            0.00
Tot. Net Length (um):        no_value        no_value        no_value        no_value
Avg. Net Length (um):        no_value        no_value        no_value        no_value
Route Overflow H (%):        no_value        no_value        no_value        no_value
Route Overflow V (%):        no_value        no_value        no_value        no_value
MBCI(%) (bits/gate) :            0.00            0.00            0.00            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value        no_value        no_value        no_value
  Tot Cong:                  no_value        no_value        no_value        no_value
==========================================================================================
CPU  Runtime (h:m:s):        00:01:21        00:00:36        00:02:40        00:00:00
Real Runtime (h:m:s):        00:01:19        00:00:32        00:02:41        00:00:01
CPU  Elapsed (h:m:s):        00:01:24        00:02:00        00:04:40        00:04:40
Real Elapsed (h:m:s):        00:01:21        00:01:52        00:04:33        00:04:34
Memory (MB):                  1627.67         1634.11         1633.93         1635.94
==========================================================================================
==========================================================================================
Flow Settings:
==========================================================================================
Total Runtime (h:m:s): 00:04:33
Total Memory (MB):     1635.94
Executable Version:    21.15-s080_1
==========================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




@file(synthesis.tcl) 215: write_hdl  > ${_OUTPUTS_PATH}/${DESIGN}_m.v
@file(synthesis.tcl) 217: write_sdc > ${_OUTPUTS_PATH}/${DESIGN}_m.sdc
Finished SDC export (command execution time mm:ss (real) = 00:00).
@file(synthesis.tcl) 218: report_power > $_REPORTS_PATH/${DESIGN}_power.rpt
Warning: Library 'sclib_tsmc180_ff' found in multiple domains.
Info: Use -domain to uniquify.
Info: Selecting library 'sclib_tsmc180_ff' in domain '-1'
Warning: Library 'sclib_tsmc180_ss' found in multiple domains.
Info: Use -domain to uniquify.
Info: Selecting library 'sclib_tsmc180_ss' in domain '-1'
Warning: Library 'sclib_tsmc180_tt' found in multiple domains.
Info: Use -domain to uniquify.
Info: Selecting library 'sclib_tsmc180_tt' in domain '-1'
Info    : Joules engine is used. [RPT-16]
        : Joules engine is being used for the command report_power.
Info   : ACTP-0001 [ACTPInfo] Activity propagation started for stim#0 netlist
       : TopModule
Info   : ACTP-0009 [ACTPInfo] Activity Propagation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : ACTP-0001 Activity propagation ended for stim#0
Info   : PWRA-0001 [PwrInfo] compute_power effective options 
       : -mode : vectorless
       : -skip_propagation : 1
       : -frequency_scaling_factor : 1.0
       : -use_clock_freq : stim
       : -stim :/stim#0
       : -fromGenus : 1
Info   : ACTP-0001 Timing initialization started
Info   : ACTP-0001 Timing initialization ended
Info   : PWRA-0002 [PwrInfo] Skipping activity propagation due to -skip_ap
       : option....
Warning: PWRA-0302 [PwrWarn] Frequency scaling is not applicable for vectorless
       : flow. Ignoring frequency scaling.
Warning: PWRA-0304 [PwrWarn] -stim option is not applicable with vectorless mode
       : of power analysis, ignored this option.
Info   : PWRA-0002 Started 'vectorless' power computation.
Info   : PWRA-0009 [PwrInfo] Power Computation Progress Report :  21%  42%  63% 100%
Info   : PWRA-0002 Finished power computation.
Info   : PWRA-0007 [PwrInfo] Completed successfully.
       : Info=6, Warn=2, Error=0, Fatal=0
Output file: reports_Nov04-15:52:07/TopModule_power.rpt
@file(synthesis.tcl) 226: write_do_lec -golden_design fv_map -revised_design ${_OUTPUTS_PATH}/${DESIGN}_m.v -logfile  ${_LOG_PATH}/intermediate2final.lec.log > ${_OUTPUTS_PATH}/intermediate2final.lec.do
Info    : Wrote formal verification information. [CFM-5]
        : Wrote 'fv/TopModule/TopModule_mv.fv.json' for netlist 'outputs_Nov04-15:52:07/TopModule_m.v'.
Info    : Forcing flat compare. [CFM-212]
        : No hierarchies found in design.
Info    : Wrote dofile. [CFM-1]
        : Dofile is 'outputs_Nov04-15:52:07/intermediate2final.lec.do'.
        : Alias mapping flow is enabled.
@file(synthesis.tcl) 230: puts "Final Runtime & Memory."
Final Runtime & Memory.
@file(synthesis.tcl) 231: time_info FINAL
stamp 'FINAL' being created for table 'default'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:03(00:00:00) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:52:03 (Nov04) |  145.0 MB | init
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:07(00:00:05) |  00:00:04(00:00:05) |   1.5(  1.8) |   15:52:08 (Nov04) |  356.9 MB | Elaboration
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:21(00:01:19) |  00:01:14(00:01:14) |  27.5( 27.0) |   15:53:22 (Nov04) |  767.3 MB | GENERIC
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:51(00:01:51) |  00:00:30(00:00:32) |  11.2( 11.7) |   15:53:54 (Nov04) |  702.3 MB | MAPPED
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:31(00:04:33) |  00:02:40(00:02:42) |  59.4( 59.1) |   15:56:36 (Nov04) |  698.0 MB | OPT
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:32(00:04:34) |  00:00:00(00:00:01) |   0.4(  0.4) |   15:56:37 (Nov04) |  698.0 MB | FINAL
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: default, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
@file(synthesis.tcl) 232: puts "============================"
============================
@file(synthesis.tcl) 233: puts "Synthesis Finished ........."
Synthesis Finished .........
@file(synthesis.tcl) 234: puts "============================"
============================
@file(synthesis.tcl) 236: file copy [get_db / .stdout_log] ${_LOG_PATH}/.
