<!--                                                                      -->
<!--                                                                      -->
<!-- Generated by Semifore, Inc. csrCompile                               -->
<!--    HTML output                                                       -->
<html>
 <head>
  <title>Addressmap Information for 'etsoc_shire_other_esr'</title>
  <meta http-equiv="Cache-Control" content="no-store, no-cache, must-revalidate">
  <meta http-equiv="Expires" content="0">
  <meta http-equiv="Pragma" content="no-cache">
  <meta http-equiv="content-type" content="text/html; charset=utf-8">
  <style type="text/css">
   /*
    * Copyright (c) SEMIFORE, INC. 2006-2015. All rights reserved.
    *
    * This software and documentation constitute an unpublished work and
    * contain valuable trade secrets and proprietary information belonging
    * to Semifore, Inc.  None of the foregoing material may be copied,
    * duplicated or disclosed without the express written permission of
    * Semifore, Inc.
    * SEMIFORE, INC. EXPRESSLY DISCLAIMS ANY AND ALL WARRANTIES CONCERNING
    * THIS SOFTWARE AND DOCUMENTATION, INCLUDING ANY WARRANTIES OF
    * MERCHANTABILITY AND/OR FITNESS FOR ANY PARTICULAR PURPOSE,
    * AND WARRANTIES OF PERFORMANCE, AND ANY WARRANTY THAT
    * MIGHT OTHERWISE ARISE FROM COURSE OF DEALING OR USAGE OF
    * TRADE. NO WARRANTY IS EITHER EXPRESS OR IMPLIED WITH RESPECT
    * TO THE USE OF THE SOFTWARE OR DOCUMENTATION.
    * Under no circumstances shall Semifore, Inc. be liable for incidental,
    * special, indirect, direct or consequential damages or loss of profits,
    * interruption of business, or related expenses which may arise from use
    * of this software or documentation, including but not limited to those
    * resulting from defects in software and/or documentation, or loss or
    * inaccuracy of data of any kind.
   */
   
   /*
    * csrStyles.css
    *
    * $Revision: 1.20 $
    * $Date: 2015/09/06 01:23:08 $
    *
    * @(#)$Id: csrStyles.css,v 1.20 2015/09/06 01:23:08 weber Exp $
    *
    * These are the CSS Styles attributes for the HTML pages
    *
   */
   
   body {
   	font: normal 10pt auto  Arial, Helvetica, sans-serif;
   	margin: 0px;
           text-align: left;
           padding: 0px;
   	color: #4f6b72;
   	background-color: #e7e7e7;
   }
   
   a {
   	color: #c75f3e;
   	font: normal 10pt auto  Arial, Helvetica, sans-serif;
   
   
   
   }
   
   div {
   	font: normal 10pt auto  Arial, Helvetica, sans-serif;
   }
   
   table {
   	border-right: 1px solid #C1DAD7;
   	border-left: 1px solid #C1DAD7;
   	border-bottom: 1px solid #C1DAD7;
   	border-top: 1px solid #C1DAD7;
   	background-color: #fff;
   
   
   	border-collapse: collapse;
   	margin-top: 2px;
   	margin-bottom: 2px;
   }
   
   
   th {
   	font: bold 7pt  Arial, Helvetica, sans-serif;
   	color: #4f6b72;
   	border-right: 1px solid #C1DAD7;
   	border-left: 1px solid #C1DAD7;
   	border-bottom: 1px solid #C1DAD7;
   	border-top: 1px solid #C1DAD7;
   
   	letter-spacing: 1px;
   	text-align: left;
   	padding: 6px 6px 6px 12px;
   	background-color: #CAE8EA;
   }
   
   th.component {
           background-color: #FFCCFF;
   }
   
   th.addressmap {
           background-color: #CAE8EA;
   }
   
   th.register {
   	background-color: #CCFFCC;
   }
   
   th.group {
   	background-color: #FFFFCC;
   }
   
   th.union {
   	background-color: #CCCC00;
   }
   
   th.wideregister {
   	background-color: #FFCCCC;
   }
   
   th.memory {
   	background-color: #CCCCFF;
   }
   
   th.widememory {
   	background-color: #FF88FF;
   }
   
   th.submemory {
   	background-color: #CCCCFF;
   }
   
   th.field {
   	background-color: #CCFFFF;
   }
   
   
   td {
   	border-right: 1px solid #C1DAD7;
   	border-left: 1px solid #C1DAD7;
   	border-bottom: 1px solid #C1DAD7;
   	border-top: 1px solid #C1DAD7;
   	background-color: #fff;
   	padding: 6px 6px 6px 12px;
   	color: #4f6b72;
   	text-align: left;
   }
   
   td.noborder {
   	border-right: 0px none #C1DAD7;
   	border-left: 0px none #C1DAD7;
   	border-bottom: 0px none #C1DAD7;
   	border-top: 0px none #C1DAD7;
   	background-color: #FFF;
   	text-align: left;
   }
   
   .addrMapClass
   {
   }
   
   
   .addrMapContent
   {
   }
   
   .frdiv {
   	float: right;
   }
   
   .fldiv {
   	float: left;
   	margin-right: 10px;
   }
   
   .window 
   {
     background-color: white; 
     border-color:  #7BA7E1;
     border-style: solid; 
     border-width: 1px;
     margin: 0px;
     padding: 0px;
     position: absolute;
     visibility: hidden;
   }
   
   .windowTitleBar 
   {
     background-color: #7BA7E1;
     border-style: none;
     color: white;
     font: bold 11pt auto  Arial, Helvetica, sans-serif;	
     margin-left: 6px;
     margin-right: 6px;
   }
   
   .windowList 
   {
     background-color: white;
     border-style: none; 
     border-width: 0px;
     margin: 0px;
     padding: 2px;
     position: absolute;
     left: 10px;
     top: 100px;
     width: 100px;
     height: 200px;
     visibility: hidden;
   }
   
   .windowListArea 
   {
     background-color: white;
     border-style: none; 
     border-width: 0px;
     text-align: center;
     margin: 0px 0px 0px 0px;
     overflow: auto;
     
   }
  </style>
  <script type="text/javascript">
   /*
    * Copyright (c) SEMIFORE, INC. 2006-2018. All rights reserved.
    *
    * This software and documentation constitute an unpublished work and
    * contain valuable trade secrets and proprietary information belonging
    * to Semifore, Inc.  None of the foregoing material may be copied,
    * duplicated or disclosed without the express written permission of
    * Semifore, Inc.
    * SEMIFORE, INC. EXPRESSLY DISCLAIMS ANY AND ALL WARRANTIES CONCERNING
    * THIS SOFTWARE AND DOCUMENTATION, INCLUDING ANY WARRANTIES OF
    * MERCHANTABILITY AND/OR FITNESS FOR ANY PARTICULAR PURPOSE,
    * AND WARRANTIES OF PERFORMANCE, AND ANY WARRANTY THAT
    * MIGHT OTHERWISE ARISE FROM COURSE OF DEALING OR USAGE OF
    * TRADE. NO WARRANTY IS EITHER EXPRESS OR IMPLIED WITH RESPECT
    * TO THE USE OF THE SOFTWARE OR DOCUMENTATION.
    * Under no circumstances shall Semifore, Inc. be liable for incidental,
    * special, indirect, direct or consequential damages or loss of profits,
    * interruption of business, or related expenses which may arise from use
    * of this software or documentation, including but not limited to those
    * resulting from defects in software and/or documentation, or loss or
    * inaccuracy of data of any kind.
   */
   
   /*
    * csrJava.js
    *
    * $Revision: 1.75 $
    * $Date: 2018/02/22 02:35:02 $
    *
    * @(#)$Id: csrJava.js,v 1.75 2018/02/22 02:35:02 weber Exp $
    *
    * These are the Java Script functions for the HTML pages.
    *
   */
   
   var xmlDoc                   = 0;
   var debug                    = 0;
   var def_lookup_table         = new Array();
   var object_array             = new Array();
   var topDefinition_array      = new Array();
   var topObjectRefNames_array  = new Array();
   var definitions_array        = new Array();
   var csrNode_array            = new Array();
   var globalShowFileInfo       = false;
   var globalShowHeaderFileInfo = false;
   var globalShowEnumInfo       = false;
   var fileInfoDiv              = null;
   
   function csrNode() {
     this.referenceType = 0;
     this.referenceName = 0;
     this.definitionPtr = 0;
     this.objectIndex   = 0;
     this.divParent     = 0;
     this.divChild      = 0;
     this.visibility    = 0;
     this.addressMapWindow = 0;
     
     this.click = function() {
       if ( this.visibility == 0 )
       {
         //      alert('open ' + this.referenceName);
         printDefinition(this);
         this.visibility = 1;
         
         // window.location.hash = this.referenceName + 'Link';
         // if (mouseposy > 700 ) scrollBy(0,100);
       } else
       {
         //      alert('close' +  this.referenceName);
         this.divParent.removeChild(this.divChild);
         this.visibility = 0;
   
         //window.location.hash = this.referenceName + 'Link';
         
       }
     }
   
     this.expand = function() {
       if ( this.visibility == 0 )
       this.click();
     }
   
     this.collapse = function() {
       if (this.visibility == 1 )
       this.click();
     }
   
     this.showFileInfo = function () {
        return globalShowFileInfo;
     }
   
     this.showHeaderFileInfo = function () {
        return globalShowHeaderFileInfo;
     }
   
     this.showEnumInfo = function () {
        return globalShowEnumInfo;
     }
   }
   
   //debug alrets
   function alertd( msg ) 
   {
     if (debug) 
       alert(msg);
   }
   
   var mouseposx = 0;
   var mouseposy = 0;
   
   function getMousePos(e) {
     
   	if (!e) var e = window.event;
   	
   	if (e.pageX || e.pageY) 	{
   		mouseposx = e.pageX;
   		mouseposy = e.pageY;
   	}
   	else if (e.clientX || e.clientY) 	{
   		mouseposx = e.clientX + document.body.scrollLeft
   			+ document.documentElement.scrollLeft;
   		mouseposy = e.clientY + document.body.scrollTop
   			+ document.documentElement.scrollTop;
   	}
   }
   
   function redrawAll ()
   {
      var topObject;
   
      for (var i=0; i < topObjectRefNames_array.length; i++) {
         topObject = csrNodeLookup(i,topObjectRefNames_array[i]);
         if (topObject != null) {
            topObject.click();
            topObject.click();
         }
      }
   }
   
   function globalFileInfoCheckBox_click ()
   {
      var checkbox = document.getElementById('globalFileInfoCheckBox');
   
      if (checkbox != null) {
         globalShowFileInfo = checkbox.checked;
   
         if (globalShowFileInfo) {
            printFileInfo();
         }
         else {
            var docinfo = document.getElementById('docinfo');
            if ((docinfo != null) && (fileInfoDiv != null)) {
               docinfo.removeChild(fileInfoDiv);
            }
         }
         redrawAll();
      }
   }
   
   function globalHeaderFileInfoCheckBox_click ()
   {
      var checkbox = document.getElementById('globalHeaderFileInfoCheckBox');
   
      if (checkbox != null) {
         globalShowHeaderFileInfo = checkbox.checked;
         redrawAll();
      }
   }
   
   function globalEnumInfoCheckBox_click ()
   {
      var checkbox = document.getElementById('globalEnumInfoCheckBox');
   
      if (checkbox != null) {
         globalShowEnumInfo = checkbox.checked;
         redrawAll();
      }
   }
   
   //import XML
   function importXML(xmlId)
   {
      xmlDoc = document.getElementById(xmlId);
      if (xmlDoc) {
         init();
      }
   }
   
   
   //parser helpers
   function getNodes_tag(node, tag)
   {
      return node.getElementsByTagName('csr:' + tag);
   }
   
   function getNodeValue_tag(node, tag)
   {
      var nodelist;
   
      nodelist = node.getElementsByTagName('csr:' + tag);
      if (nodelist.length > 0) {
         if (nodelist[0].firstChild) {
            return nodelist[0].firstChild.nodeValue;
         }
         else {
            return '';
         }
      }
      else {
         return '';
      }
   }
   
   function getNodeValue(node)
   {
     for (var i=0; node[0].childNodes.length; i++ )
       {
         
         if (node[0].childNodes[i].nodeType != 1) continue;
         return node[0].childNodes[i].firstChild.nodeValue
   
       }
   }
   
   function getNodeValue_description(node) 
   {
     var description = getNodes_tag(node,'description');
   
     if (description.length < 1)
       return '';
   
     var ptags = getNodes_tag(description[0],'p');
     var ret_string = '';
     
     for (var i=0; i < ptags.length; i++) {
        if (ptags[i].firstChild) {
           ret_string += '<p>' + ptags[i].firstChild.nodeValue + '</p>';
        }
        else {
           ret_string += '<p></p>';
        }
     }
     
     return ret_string;
   }
   
   function getNodeValue_attributes(node)
   {
      var attributesTag = getNodes_tag(node,'attributes');
   
      if (attributesTag.length < 1)
         return '';
      var attributeTags = getNodes_tag(attributesTag[0],'attribute');
      var result = '';
      var i;
   
      for (i=0; i < attributeTags.length; i++) {
         if (attributeTags[i].firstChild) {
            result += attributeTags[i].firstChild.nodeValue + '<br>';
         }
      }
   
      return result;
   }
   
   function getNodeValue_fieldAttributes(node)
   {
      var attributesTag = getNodes_tag(node,'fieldAttributes');
   
      if (attributesTag.length < 1)
         return '';
      var attributeTags = getNodes_tag(attributesTag[0],'attribute');
      var result = '';
      var i;
   
      for (i=0; i < attributeTags.length; i++) {
         if (attributeTags[i].firstChild) {
            result += attributeTags[i].firstChild.nodeValue + '<br>';
         }
      }
   
      return result;
   }
   
   function init() 
   {
     setGlobals();
   
     if (globalShowFileInfo) {
        printFileInfo();
     }
     
     printTopObjects();
     
   }
   
   function printHeader() 
   {
     header = document.getElementById('docheader');
     //header.innerHTML = "Header Text Goes Here";
   }
   
   
   function printFooter() 
   {
     footer = document.getElementById('docfooter');
     //footer.innerHTML = "Footer Text Goes Here";
   }
   
   
   function setGlobals() 
   {
     var checkbox;
   
     alertd(xmlDoc);
   
     checkbox = document.getElementById('globalFileInfoCheckBox');
     if (checkbox != null) {
        globalShowFileInfo = checkbox.checked;
     }
     checkbox = document.getElementById('globalHeaderFileInfoCheckBox');
     if (checkbox != null) {
        globalShowHeaderFileInfo = checkbox.checked;
     }
     checkbox = document.getElementById('globalEnumInfoCheckBox');
     if (checkbox != null) {
        globalShowEnumInfo = checkbox.checked;
     }
   
     // get the object elements
     object_array = getNodes_tag(xmlDoc,'csrObject');
     alertd('number of object_array elements=' + object_array.length);
   
     // create 2D lookup table array
     for (var i=0; i < object_array.length; i++)
       {
         def_lookup_table[i] = new Object();
         csrNode_array[i] = new Object();
       }
   
     // get the top definition elements
     for (var i=0; i < object_array.length; i++ )
       {
         topDefinition_array[i] = getNodes_tag(object_array[i],'topDefinition'); 
       }
     alertd('number of topDefinition_array elements=' + topDefinition_array.length);
   
     // get the referenece names of the top level modules
     for (var i=0; i < topDefinition_array.length; i++)
       {
         topObjectRefNames_array[i] = getNodeValue(topDefinition_array[i]);
         alertd('topObjectRefNames_array[' + i + ']=' + topObjectRefNames_array[i]);
       }
     
      
     // get definition elements
     for (var i=0; i < object_array.length; i++) 
       {
         definitions_array[i] = getNodes_tag(object_array[i],'definition');
       }
     alertd('number of definitions_array element=' + definitions_array.length);
     //alertd('definitions_array[0] =' + definitions_array[0].length + ' elements');
   
     // populate the definitions lookup table
     for ( var i=0; i < object_array.length; i++) 
       {
         for (var j=0; j < definitions_array[i].length; j++)
   	{
   	  referenceName = getNodeValue_tag(definitions_array[i][j], "referenceName");
   	  referenceType = getNodeValue_tag(definitions_array[i][j], "referenceType");
   	  def_lookup_table[i][referenceName] = definitions_array[i][j];
   	  
   	  var csrNode_obj = new csrNode();
   
   	  csrNode_obj.referenceName = referenceName;
   	  csrNode_obj.referenceType = referenceType;
   	  csrNode_obj.definitionPtr = definitions_array[i][j];
   	  csrNode_obj.objectIndex   = i;
   	  
   	  csrNode_array[i][referenceName] = csrNode_obj;
   	}
       
       }
   }
   
   
   function printFileInfo()
   {
      var docinfo = document.getElementById('docinfo');
   
      if (docinfo != null) {
         var inputFilesNodes = getNodes_tag(xmlDoc,'inputFiles');
         var includedFilesNodes = getNodes_tag(xmlDoc,'includedFiles');
         var configurationFilesNodes = getNodes_tag(xmlDoc,'configurationFiles');
         var fileNodes;
         var filename;
         var fileversionNodes;
         var table;
         var body;
         var row;
         var cell;
   
         fileInfoDiv = document.createElement('DIV');
   
         if (inputFilesNodes.length > 0) {
            table = document.createElement('TABLE');
            body = document.createElement('TBODY');
            row = document.createElement('TR');
            cell = document.createElement('TD');
            cell.innerHTML = 'Input Filename';
            row.appendChild(cell);
            cell = document.createElement('TD');
            cell.innerHTML = 'Version';
            row.appendChild(cell);
            body.appendChild(row);
            fileNodes = getNodes_tag(inputFilesNodes[0],'file');
            for (var i = 0; i < fileNodes.length; i++) {
               filename = getNodeValue_tag(fileNodes[i],'filename');
               if (filename != '') {
                  row = document.createElement('TR');
                  cell = document.createElement('TD');
                  cell.innerHTML = filename;
                  row.appendChild(cell);
                  fileversion = getNodeValue_tag(fileNodes[i],'fileversion');
                  if (fileversion != '') {
                     cell = document.createElement('TD');
                     cell.innerHTML = fileversion;
                     row.appendChild(cell);
                  }
                  body.appendChild(row);
               }
            }
            table.appendChild(body);
            fileInfoDiv.appendChild(table);
         }
   
         if (includedFilesNodes.length > 0) {
            table = document.createElement('TABLE');
            body = document.createElement('TBODY');
            row = document.createElement('TR');
            cell = document.createElement('TD');
            cell.innerHTML = 'Included Filename';
            row.appendChild(cell);
            cell = document.createElement('TD');
            cell.innerHTML = 'Version';
            row.appendChild(cell);
            body.appendChild(row);
            fileNodes = getNodes_tag(includedFilesNodes[0],'file');
            for (var i = 0; i < fileNodes.length; i++) {
               filename = getNodeValue_tag(fileNodes[i],'filename');
               if (filename != '') {
                  row = document.createElement('TR');
                  cell = document.createElement('TD');
                  cell.innerHTML = filename;
                  row.appendChild(cell);
                  fileversion = getNodeValue_tag(fileNodes[i],'fileversion');
                  if (fileversion != '') {
                     cell = document.createElement('TD');
                     cell.innerHTML = fileversion;
                     row.appendChild(cell);
                  }
                  body.appendChild(row);
               }
            }
            table.appendChild(body);
            fileInfoDiv.appendChild(table);
         }
   
         if (configurationFilesNodes.length > 0) {
            table = document.createElement('TABLE');
            body = document.createElement('TBODY');
            row = document.createElement('TR');
            cell = document.createElement('TD');
            cell.innerHTML = 'Configuration Filename';
            row.appendChild(cell);
            cell = document.createElement('TD');
            cell.innerHTML = 'Version';
            row.appendChild(cell);
            body.appendChild(row);
            fileNodes = getNodes_tag(configurationFilesNodes[0],'file');
            for (var i = 0; i < fileNodes.length; i++) {
               filename = getNodeValue_tag(fileNodes[i],'filename');
               if (filename != '') {
                  row = document.createElement('TR');
                  cell = document.createElement('TD');
                  cell.innerHTML = filename;
                  row.appendChild(cell);
                  fileversion = getNodeValue_tag(fileNodes[i],'fileversion');
                  if (fileversion != '') {
                     cell = document.createElement('TD');
                     cell.innerHTML = fileversion;
                     row.appendChild(cell);
                  }
                  body.appendChild(row);
               }
            }
            table.appendChild(body);
            fileInfoDiv.appendChild(table);
         }
   
         docinfo.appendChild(fileInfoDiv);
      }
   }
   
   function printTopObjects()
   {
     var csrNode;
     //print top level modules
     for ( var i=0; i < topObjectRefNames_array.length; i++)
       {
         csrNode = csrNodeLookup(i,topObjectRefNames_array[i]);
         if (csrNode.referenceType == 'component') {
            printTopComponentTable(csrNode);
         }
         else {
            printTopAddressmapTable(csrNode);
         }
         csrNode.expand();
       }
   }
   
   function csrNodeLookup(objectIndex, referenceName)
   {
      return csrNode_array[objectIndex][referenceName];
   }
   
   function printDefinition(csrNode)
   {
     
     referenceType = csrNode.referenceType;
   
     //case  
     switch (referenceType) 
       {
       case "component":
         printComponentDefinition(csrNode);
         break;
       case "addressmap":
         printAddressmapDefinition(csrNode);
         break;
       case "group":
         printGroupDefinition(csrNode);
         break;
       case "union":
         printUnionDefinition(csrNode);
         break;
       case "register":
         printRegisterDefinition(csrNode);
         break;
       case "wideregister":
         printWideRegisterDefinition(csrNode);
         break;
       case "memory":
         printMemoryDefinition(csrNode);
         break;
       case "widememory":
         printWideMemoryDefinition(csrNode);
         break;
       default:
         alertd('No default referenceType!');
       }
   }
   
   function printLeafDefinition(csrNode) 
   {
     referenceName_array = csrNode.referenceName.split(".");
   
     //print the def top down
     var parent_ref = '';
     for( var i = 0; i < referenceName_array.length; i++ )
       {
         var refName    = parent_ref + referenceName_array[i];
         var csrNode = csrNodeLookup(csrNode.objectIndex, refName);
         //if ( csrNodeObj.visibility == 0 )
         csrNode.expand();
         parent_ref = refName + '.';
       }
   
     //jump the window the the leaf link
     window.location.hash = '#' + csrNode.referenceName + 'Link';
   
     //move the address map so it remains onscreen
     var parent_ref = '';
     for( var i = 0; i < referenceName_array.length; i++ )
       {
         var refName    = parent_ref + referenceName_array[i];
         var csrNode = csrNodeLookup(csrNode.objectIndex, refName);
         //if ( csrNodeObj.visibility == 0 )
         if (csrNode.addressMapWindow) {
            csrNode.addressMapWindow.window.style.top =
               document.body.scrollTop + 25; 
         }
         parent_ref = refName + '.';
       }
   
   
     //highlight the div
     //highLightDiv(csrNode.referenceName);
     unhighLightDiv(csrNode.referenceName);
   
   }
   
   
   function printTopComponentTable(csrNode)
   {
   
     var xmlNode = csrNode.definitionPtr;
     //div to enclose module
     var moduleDiv     = document.createElement('DIV');
     var referenceName = csrNode.referenceName;
     var referenceType = csrNode.referenceType;
     var identifier    = getNodeValue_tag(xmlNode,"identifier");
   
     //set the div ID to the referenceName
     moduleDiv.id      = referenceName;
   
     csrNode.divParent = moduleDiv;
   
   
     var tableEl = document.createElement('TABLE');
     //  tableEl.setAttribute('cellPadding',5);
     //  tableEl.setAttribute('border',1);
     var tmp = document.createElement('TBODY');
     tableEl.appendChild(tmp);
     var row = document.createElement('TR');
   
     var container     = document.createElement('TH');
     var theData       = document.createElement("div");
     theData.innerHTML = referenceType; 
     container.appendChild(theData);
     container.className = referenceType;
     row.appendChild(container);
   
     var container     = document.createElement('TD');
     var theLink       = document.createElement("div");
     theLink.id        = referenceName + 'Link';
     theLink.innerHTML = '<a href="javascript:void(0);" name="' + referenceName + 'Link" onclick="csrNodeLookup(' + csrNode.objectIndex + ',\'' + referenceName + '\').click();">' + identifier + '</a>';
     container.appendChild(theLink) 
     row.appendChild(container);
   
     var container     = document.createElement('TD');
     var theLink       = document.createElement("div");
     theLink.id        = referenceName + 'ExpandAllLink';
     theLink.innerHTML = '<a href="javascript:void(0);" name="' + referenceName + 'ExpandAllLink" onclick="expandAllNodes(' + csrNode.objectIndex + ');">' + 'expand all' + '</a>';
     container.appendChild(theLink) 
     row.appendChild(container);
   	
     var container     = document.createElement('TD');
     var theLink       = document.createElement("div");
     theLink.id        = referenceName + 'CollapseAllLink';
     theLink.innerHTML = '<a href="javascript:void(0);" name="' + referenceName + 'CollapseAllLink" onclick="collapseAllNodes(' + csrNode.objectIndex + ');">' + 'collapse all' + '</a>';
     container.appendChild(theLink) 
     row.appendChild(container);
   
     tmp.appendChild(row);
   
     //add elements to DOM
     moduleDiv.appendChild(tableEl);
     document.getElementById('docroot').appendChild(moduleDiv);
   }
   
   
   function printTopAddressmapTable(csrNode)
   {
   
     var xmlNode = csrNode.definitionPtr;
     //div to enclose module
     var moduleDiv     = document.createElement('DIV');
     var referenceName = csrNode.referenceName;
     var referenceType = csrNode.referenceType;
     var identifier    = getNodeValue_tag(xmlNode,"identifier");
   
     //set the div ID to the referenceName
     moduleDiv.id      = referenceName;
   
     csrNode.divParent = moduleDiv;
   
   
     var tableEl = document.createElement('TABLE');
     var tmp = document.createElement('TBODY');
     tableEl.appendChild(tmp);
     var row = document.createElement('TR');
   
     var container     = document.createElement('TH');
     var theData       = document.createElement("div");
     theData.innerHTML = referenceType; 
     container.appendChild(theData);
     container.className = csrNode.referenceType;
     row.appendChild(container);
   
     var container     = document.createElement('TD');
     var theLink       = document.createElement("div");
     theLink.id        = referenceName + 'Link';
     theLink.innerHTML = '<a href="javascript:void(0);" name="' + referenceName + 'Link" onclick="csrNodeLookup(' + csrNode.objectIndex + ',\'' + referenceName + '\').click();">' + identifier + '</a>';
     container.appendChild(theLink) 
     row.appendChild(container);
   
     var container     = document.createElement('TD');
     var theLink       = document.createElement("div");
     theLink.id        = referenceName + 'AddrMapLink';
     theLink.innerHTML = '<a href="javascript:void(0);" name="' + referenceName + 'AddrMapLink" onclick="printAddressMap(' + csrNode.objectIndex + ',\'' + referenceName + '\');">' + 'address map' + '</a>';
     container.appendChild(theLink) 
     row.appendChild(container);
     
     var container     = document.createElement('TD');
     var theLink       = document.createElement("div");
     theLink.id        = referenceName + 'ExpandAllLink';
     theLink.innerHTML = '<a href="javascript:void(0);" name="' + referenceName + 'ExpandAllLink" onclick="expandAllNodes(' + csrNode.objectIndex + ');">' + 'expand all' + '</a>';
     container.appendChild(theLink) 
     row.appendChild(container);
   	
     var container     = document.createElement('TD');
     var theLink       = document.createElement("div");
     theLink.id        = referenceName + 'CollapseAllLink';
     theLink.innerHTML = '<a href="javascript:void(0);" name="' + referenceName + 'CollapseAllLink" onclick="collapseAllNodes(' + csrNode.objectIndex + ');">' + 'collapse all' + '</a>';
     container.appendChild(theLink) 
     row.appendChild(container);
   
     tmp.appendChild(row);
   
     //add elements to DOM
     moduleDiv.appendChild(tableEl);
     document.getElementById('docroot').appendChild(moduleDiv);
   }
   
   
   function printComponentDefinition(csrNode) 
   {
     var xmlNode = csrNode.definitionPtr;
     var componentDefContentDiv = document.createElement('DIV');
     componentDefContentDiv.style.marginLeft = "25px";
     componentDefContentDiv.id = csrNode.divParent.id+ 'DefContentDiv';
   
     csrNode.divChild = componentDefContentDiv;
   
     var identifier          = getNodeValue_tag(xmlNode,"identifier");
     var title               = getNodeValue_tag(xmlNode,"title");
     var description         = getNodeValue_description(xmlNode);
     var filename            = getNodeValue_tag(xmlNode,"filename");
     var linenumber          = getNodeValue_tag(xmlNode,"linenumber");
     var attributes          = getNodeValue_attributes(xmlNode);
   
     var tableData_array = new Array();
   
     if (identifier != '') {
        tableData_array['Identifier']  = identifier;
     }
     if (title != '') {
        tableData_array['Title'] = title;
     }
     if (description != '') {
        tableData_array['Description'] = description;
     }
     if (attributes != '') {
        tableData_array['Attributes'] = attributes;
     }
     if (csrNode.showFileInfo()) {
        if (filename != '') {
           tableData_array['Filename'] = filename;
        }
        if (linenumber != '') {
           tableData_array['Linenumber'] = linenumber;
        }
     }
     printRefInfoTable( tableData_array, componentDefContentDiv, csrNode);
     
     csrNode.divParent.appendChild( componentDefContentDiv );
   
     printComponentReference_links( csrNode );
   
   }
   
   function printAddressmapDefinition(csrNode) 
   {
     var xmlNode = csrNode.definitionPtr;
     var moduleDefContentDiv = document.createElement('DIV');
     moduleDefContentDiv.style.marginLeft = "25px";
     //moduleDefContentDiv.id = domParentNode.id + 'DefContentDiv';
     moduleDefContentDiv.id = csrNode.divParent.id+ 'DefContentDiv';
   
     csrNode.divChild = moduleDefContentDiv;
   
     var identifier      = getNodeValue_tag(xmlNode,"identifier");
     var hierarchicalIdentifier =
                           getNodeValue_tag(xmlNode,"hierarchicalIdentifier");
     var addressmapReference =
                           getNodeValue_tag(xmlNode,"addressmapReference");
     var title           = getNodeValue_tag(xmlNode,"title");
     var description     = getNodeValue_description(xmlNode);
     var arrayDimensions = getNodeValue_tag(xmlNode,"arrayDimensions");
     var access          = getNodeValue_tag(xmlNode,"addressedAccess");
     var offset          = getNodeValue_tag(xmlNode,"offset");
     var byteOffset      = getNodeValue_tag(xmlNode,"byteOffset");
     var address         = getNodeValue_tag(xmlNode,"address");
     var byteAddress     = getNodeValue_tag(xmlNode,"byteAddress");
     var size            = getNodeValue_tag(xmlNode,"size");
     var byteSize        = getNodeValue_tag(xmlNode,"byteSize");
     var typeName        = getNodeValue_tag(xmlNode,"typeName");
     var addressMacro    = getNodeValue_tag(xmlNode,"addressMacro");
     var offsetMacro     = getNodeValue_tag(xmlNode,"offsetMacro");
     var filename        = getNodeValue_tag(xmlNode,"filename");
     var linenumber      = getNodeValue_tag(xmlNode,"linenumber");
     var attributes      = getNodeValue_attributes(xmlNode);
   
     var tableData_array = new Array();
   
     if (identifier != '') {
        tableData_array['Identifier']  = identifier;
     }
     if (hierarchicalIdentifier != '') {
        tableData_array['Hierarchical Identifier']  = hierarchicalIdentifier;
     }
     if (addressmapReference != '') {
        tableData_array['Reference']  = addressmapReference;
     }
     if (title != '') {
        tableData_array['Title'] = title;
     }
     if (description != '') {
        tableData_array['Description'] = description;
     }
     if (arrayDimensions != '') {
        tableData_array['Array Dimensions'] = arrayDimensions;
     }
     if (offset != '') {
        tableData_array['Offset'] = offset;
     }
     if (byteOffset != '') {
        tableData_array['Byte Offset'] = byteOffset;
     }
     if (address != '') {
        tableData_array['Address'] = address;
     }
     if (byteAddress != '') {
        tableData_array['Byte Address'] = byteAddress;
     }
     if (size != '') {
        tableData_array['Size'] = size;
     }
     if (byteSize != '') {
        tableData_array['Byte Size'] = byteSize;
     }
     if (access != '') {
        tableData_array['Access'] = access;
     }
     if (attributes != '') {
        tableData_array['Attributes'] = attributes;
     }
     if (csrNode.showFileInfo()) {
        if (filename != '') {
           tableData_array['Filename'] = filename;
        }
        if (linenumber != '') {
           tableData_array['Linenumber'] = linenumber;
        }
     }
     if (csrNode.showHeaderFileInfo()) {
        if (addressMacro != '') {
           tableData_array['Address Macro'] = addressMacro;
        }
        if (offsetMacro != '') {
           tableData_array['Offset Macro'] = offsetMacro;
        }
        if (typeName != '') {
           tableData_array['Type Name'] = typeName;
        }
     }
   
     printRefInfoTable( tableData_array, moduleDefContentDiv, csrNode);
     
     csrNode.divParent.appendChild( moduleDefContentDiv );
   
     printReference_links( csrNode );
   
   }
   
   
   function printReference_links(csrNode) {
   
    
     var objectIndex = csrNode.objectIndex;
     xmlNode         = csrNode.definitionPtr;
   
     var references = getNodes_tag(xmlNode,'reference');
   
     for (var i=0; i < references.length; i++ )
       {
         
         var referenceType = getNodeValue_tag(references[i],"referenceType");
         var referenceName = getNodeValue_tag(references[i],"referenceName");
   
         referencedCsrNode = csrNodeLookup(objectIndex, referenceName);
         var identifier    =
             getNodeValue_tag(referencedCsrNode.definitionPtr,"identifier");
   
         var referenceDiv  = document.createElement('DIV');
         referenceDiv.id = referenceName;
         var tableData_array = new Array();
   
         tableData_array[referenceType] = '<a id="' + referenceName + 'Link" name="'+ referenceName + 'Link" ' + 'href="javascript:void(0);" onclick="csrNodeLookup(' + objectIndex + ',\'' + referenceName + '\').click();">' + identifier + '</a>';
   
         //set parent of referenced node
         referencedCsrNode.divParent = referenceDiv;
   
         printRefInfoTable( tableData_array, referenceDiv, referencedCsrNode);
   
         csrNode.divChild.appendChild(referenceDiv);
     
         if ( referencedCsrNode.visibility == 1 )
   	printDefinition(referencedCsrNode);
       }
   }
   
   
   function printComponentReference_links(csrNode) {
   
    
     var objectIndex = csrNode.objectIndex;
     xmlNode         = csrNode.definitionPtr;
     var table;
     var body;
     var row;
     var cell;
     var theData;
     var theLink;
   
     var references = getNodes_tag(xmlNode,'reference');
   
     for (var i=0; i < references.length; i++ )
       {
         
         var referenceType = getNodeValue_tag(references[i],"referenceType");
         var referenceName = getNodeValue_tag(references[i],"referenceName");
   
         referencedCsrNode = csrNodeLookup(objectIndex, referenceName);
         var identifier    =
             getNodeValue_tag(referencedCsrNode.definitionPtr,"identifier");
   
         var referenceDiv  = document.createElement('DIV');
         referenceDiv.id = referenceName;
         var tableData_array = new Array();
   
         table = document.createElement('TABLE');
         body = document.createElement('TBODY');
         row = document.createElement('TR');
   
         cell              = document.createElement('TH');
         theData           = document.createElement("div");
         theData.innerHTML = referenceType; 
         cell.appendChild(theData);
         cell.className = referenceType;
         row.appendChild(cell);
   
         cell              = document.createElement('TD');
         theLink           = document.createElement("div");
         theLink.id        = referenceName + 'Link';
         theLink.innerHTML = '<a id="' + referenceName + 'Link" href="javascript:void(0);" name="' + referenceName + 'Link" onclick="csrNodeLookup(' + csrNode.objectIndex + ',\'' + referenceName + '\').click();">' + identifier + '</a>';
         cell.appendChild(theLink) 
         row.appendChild(cell);
   
         cell              = document.createElement('TD');
         theLink           = document.createElement("div");
         theLink.id        = referenceName + 'AddrMapLink';
         theLink.innerHTML = '<a href="javascript:void(0);" name="' + referenceName + 'AddrMapLink" onclick="printAddressMap(' + csrNode.objectIndex + ',\'' + referenceName + '\');">' + 'address map' + '</a>';
         cell.appendChild(theLink) 
         row.appendChild(cell);
   
         body.appendChild(row);
         table.appendChild(body);
         referenceDiv.appendChild(table);
   
         //set parent of referenced node
         referencedCsrNode.divParent = referenceDiv;
   
         csrNode.divChild.appendChild(referenceDiv);
     
         if ( referencedCsrNode.visibility == 1 )
   	printDefinition(referencedCsrNode);
       }
   }
   
   function printGroupDefinition(csrNode)
   {
   
     var groupReferenceName        = csrNode.referenceName;
     var groupParentDiv            = document.getElementById(groupReferenceName);
     
     csrNode.divParent = groupParentDiv;
     var xmlNode = csrNode.definitionPtr;
   
     var groupDiv                  = document.createElement('DIV');
     groupDiv.id               = groupParentDiv.id + "child";
     groupDiv.style.marginLeft = "25px";
     
     csrNode.divChild = groupDiv;
   
     groupParentDiv.appendChild(groupDiv);
   
     var identifier      = getNodeValue_tag(xmlNode,"identifier");
     var hierarchicalIdentifier =
                           getNodeValue_tag(xmlNode,"hierarchicalIdentifier");
     var title           = getNodeValue_tag(xmlNode,"title");
     var description     = getNodeValue_description(xmlNode);
     var arrayMax        = getNodeValue_tag(xmlNode,"arrayMax");
     var arrayDimensions = getNodeValue_tag(xmlNode,"arrayDimensions");
     var access          = getNodeValue_tag(xmlNode,"addressedAccess");
     var address         = getNodeValue_tag(xmlNode,"address");
     var byteAddress     = getNodeValue_tag(xmlNode,"byteAddress");
     var offset          = getNodeValue_tag(xmlNode,"offset");
     var byteOffset      = getNodeValue_tag(xmlNode,"byteOffset");
     var size            = getNodeValue_tag(xmlNode,"size");
     var byteSize        = getNodeValue_tag(xmlNode,"byteSize");
     var filename        = getNodeValue_tag(xmlNode,"filename");
     var linenumber      = getNodeValue_tag(xmlNode,"linenumber");
     var typeName        = getNodeValue_tag(xmlNode,"typeName");
     var addressMacro    = getNodeValue_tag(xmlNode,"addressMacro");
     var offsetMacro     = getNodeValue_tag(xmlNode,"offsetMacro");
     var attributes      = getNodeValue_attributes(xmlNode);
   
   
     var tableData_array = new Array();
   
     if (identifier != '') {
        tableData_array['Identifier']  = identifier;
     }
     if (hierarchicalIdentifier != '') {
        tableData_array['Hierarchical Identifier']  = hierarchicalIdentifier;
     }
     if (title != '') {
        tableData_array['Title'] = title;
     }
     if (description != '') {
        tableData_array['Description'] = description;
     }
     if (arrayDimensions != '') {
        tableData_array['Array Dimensions'] = arrayDimensions;
     }
     if (offset != '') {
        tableData_array['Offset'] = offset;
     }
     if (byteOffset != '') {
        tableData_array['Byte Offset'] = byteOffset;
     }
     if (address != '') {
        tableData_array['Address'] = address;
     }
     if (byteAddress != '') {
        tableData_array['Byte Address'] = byteAddress;
     }
     if (size != '') {
        tableData_array['Size'] = size;
     }
     if (byteSize != '') {
        tableData_array['Byte Size'] = byteSize;
     }
     if (access != '') {
        tableData_array['Access'] = access;
     }
     if (attributes != '') {
        tableData_array['Attributes'] = attributes;
     }
     if (csrNode.showFileInfo()) {
        tableData_array['Filename']   = filename;
        tableData_array['Linenumber'] = linenumber;
     }
     if (csrNode.showHeaderFileInfo()) {
        tableData_array['Address Macro'] = addressMacro;
        tableData_array['Offset Macro']  = offsetMacro;
        tableData_array['Type Name'] = typeName;
     }
   
     printRefInfoTable( tableData_array, groupDiv, csrNode);
   
   
     printReference_links(csrNode);
   
   }
   
   function printUnionDefinition(csrNode)
   {
   
     var unionReferenceName        = csrNode.referenceName;
     var unionParentDiv            = document.getElementById(unionReferenceName);
     
     csrNode.divParent = unionParentDiv;
     var xmlNode = csrNode.definitionPtr;
   
     var unionDiv                  = document.createElement('DIV');
     unionDiv.id               = unionParentDiv.id + "child";
     unionDiv.style.marginLeft = "25px";
     
     csrNode.divChild = unionDiv;
   
     unionParentDiv.appendChild(unionDiv);
   
     var identifier      = getNodeValue_tag(xmlNode,"identifier");
     var hierarchicalIdentifier =
                           getNodeValue_tag(xmlNode,"hierarchicalIdentifier");
     var title           = getNodeValue_tag(xmlNode,"title");
     var description     = getNodeValue_description(xmlNode);
     var arrayMax        = getNodeValue_tag(xmlNode,"arrayMax");
     var arrayDimensions = getNodeValue_tag(xmlNode,"arrayDimensions");
     var access          = getNodeValue_tag(xmlNode,"addressedAccess");
     var address         = getNodeValue_tag(xmlNode,"address");
     var byteAddress     = getNodeValue_tag(xmlNode,"byteAddress");
     var offset          = getNodeValue_tag(xmlNode,"offset");
     var byteOffset      = getNodeValue_tag(xmlNode,"byteOffset");
     var size            = getNodeValue_tag(xmlNode,"size");
     var byteSize        = getNodeValue_tag(xmlNode,"byteSize");
     var filename        = getNodeValue_tag(xmlNode,"filename");
     var linenumber      = getNodeValue_tag(xmlNode,"linenumber");
     var typeName        = getNodeValue_tag(xmlNode,"typeName");
     var addressMacro    = getNodeValue_tag(xmlNode,"addressMacro");
     var offsetMacro     = getNodeValue_tag(xmlNode,"offsetMacro");
     var attributes      = getNodeValue_attributes(xmlNode);
   
   
     var tableData_array = new Array();
   
     if (identifier != '') {
        tableData_array['Identifier']  = identifier;
     }
     if (hierarchicalIdentifier != '') {
        tableData_array['Hierarchical Identifier']  = hierarchicalIdentifier;
     }
     if (title != '') {
        tableData_array['Title'] = title;
     }
     if (description != '') {
        tableData_array['Description'] = description;
     }
     if (arrayDimensions != '') {
       tableData_array['Array Dimensions'] = arrayDimensions;
     }
     if (offset != '') {
        tableData_array['Offset'] = offset;
     }
     if (byteOffset != '') {
        tableData_array['Byte Offset'] = byteOffset;
     }
     if (address != '') {
        tableData_array['Address'] = address;
     }
     if (byteAddress != '') {
        tableData_array['Byte Address'] = byteAddress;
     }
     if (size != '') {
        tableData_array['Size'] = size;
     }
     if (byteSize != '') {
        tableData_array['Byte Size'] = byteSize;
     }
     if (access != '') {
        tableData_array['Access'] = access;
     }
     if (attributes != '') {
        tableData_array['Attributes'] = attributes;
     }
     if (csrNode.showFileInfo()) {
        tableData_array['Filename']   = filename;
        tableData_array['Linenumber'] = linenumber;
     }
     if (csrNode.showHeaderFileInfo()) {
        tableData_array['Address Macro'] = addressMacro;
        tableData_array['Offset Macro']  = offsetMacro;
        tableData_array['Type Name'] = typeName;
     }
   
     printRefInfoTable( tableData_array, unionDiv, csrNode);
   
     printReference_links(csrNode);
   
   }
   
   function printRegisterDefinition(csrNode) 
   {
     var csrReferenceName        = csrNode.referenceName;
     var csrParentDiv            = document.getElementById(csrReferenceName);
     
     var xmlNode             = csrNode.definitionPtr;
     csrNode.divParent       = csrParentDiv;
   
     var csrDiv                  = document.createElement('DIV');
     csrDiv.id               = csrParentDiv.id + "child";
     csrDiv.style.marginLeft = "25px";
   
     csrNode.divChild = csrDiv;
     
     csrParentDiv.appendChild(csrDiv);
   
     var identifier      = getNodeValue_tag(xmlNode,"identifier");
     var hierarchicalIdentifier =
                           getNodeValue_tag(xmlNode,"hierarchicalIdentifier");
     var title           = getNodeValue_tag(xmlNode,"title");
     var description     = getNodeValue_description(xmlNode);
     var arrayDimensions = getNodeValue_tag(xmlNode,"arrayDimensions");
     var access          = getNodeValue_tag(xmlNode,"addressedAccess");
     var aliasOf         = getNodeValue_tag(xmlNode,"aliasOf");
     var aliases         = getNodes_tag(xmlNode,'aliases');
     var offset          = getNodeValue_tag(xmlNode,"offset");
     var byteOffset      = getNodeValue_tag(xmlNode,"byteOffset");
     var size            = getNodeValue_tag(xmlNode,"size");
     var byteSize        = getNodeValue_tag(xmlNode,"byteSize");
     var address         = getNodeValue_tag(xmlNode,"address");
     var byteAddress     = getNodeValue_tag(xmlNode,"byteAddress");
     var resetValue      = getNodeValue_tag(xmlNode,"registerResetValue");
     var resetMask       = getNodeValue_tag(xmlNode,"registerResetMask");
     var atomicAccess    = getNodeValue_tag(xmlNode,"atomicAccess");
     var filename        = getNodeValue_tag(xmlNode,"filename");
     var linenumber      = getNodeValue_tag(xmlNode,"linenumber");
     var typeName        = getNodeValue_tag(xmlNode,"typeName");
     var addressMacro    = getNodeValue_tag(xmlNode,"addressMacro");
     var offsetMacro     = getNodeValue_tag(xmlNode,"offsetMacro");
     var isVolatile      = getNodeValue_tag(xmlNode,"volatile");
     var attributes      = getNodeValue_attributes(xmlNode);
   
   
     var tableData_array = new Array();
   
     if (identifier != '') {
        tableData_array['Identifier']  = identifier;
     }
     if (hierarchicalIdentifier != '') {
        tableData_array['Hierarchical Identifier']  = hierarchicalIdentifier;
     }
     if (title != '') {
        tableData_array['Title'] = title;
     }
     if (description != '') {
        tableData_array['Description'] = description;
     }
     if (arrayDimensions != '') {
        tableData_array['Array Dimensions'] = arrayDimensions;
     }
     if (offset != '') {
        tableData_array['Offset'] = offset;
     }
     if (byteOffset != '') {
        tableData_array['Byte Offset'] = byteOffset;
     }
     if (address != '') {
        tableData_array['Address'] = address;
     }
     if (byteAddress != '') {
        tableData_array['Byte Address'] = byteAddress;
     }
     if (size != '') {
        tableData_array['Size'] = size;
     }
     if (byteSize != '') {
        tableData_array['Byte Size'] = byteSize;
     }
     if (access != '') {
        tableData_array['Access'] = access;
     }
     if (aliasOf != '') {
        tableData_array['Alias Of'] = '<a href="javascript:void(0)" onclick="printLeafDefinition(csrNodeLookup(' + csrNode.objectIndex + ',\'' + aliasOf + '\'));">' + aliasOf + '</a>';
     }
     if (aliases.length > 0) {
        var aliasList = getNodes_tag(aliases[0],'alias');
        var aliasesString = '';
        var aliasValue;
        if (aliasList[0].firstChild) {
              aliasValue = aliasList[0].firstChild.nodeValue;
              aliasesString += '<a href="javascript:void(0)" onclick="printLeafDefinition(csrNodeLookup(' + csrNode.objectIndex + ',\'' + aliasValue + '\'));">' + aliasValue + '</a>';
        }
        for ( var i=1; i < aliasList.length; i++ ) {
           if (aliasList[i].firstChild) {
              aliasValue = aliasList[i].firstChild.nodeValue;
              aliasesString += '<br>';
              aliasesString += '<a href="javascript:void(0)" onclick="printLeafDefinition(csrNodeLookup(' + csrNode.objectIndex + ',\'' + aliasValue + '\'));">' + aliasValue + '</a>';
           }
        }
        tableData_array['Aliases'] = aliasesString;
     }
     if (isVolatile != '') {
        tableData_array['Volatile'] = ((isVolatile == 'true') ? '1': '0');
     }
     if (resetValue != '') {
        tableData_array['Reset Value'] = resetValue;
     }
     if ((resetValue != '') && (resetMask != '')) {
        tableData_array['Reset Mask'] = resetMask;
     }
     if (atomicAccess != '') {
        tableData_array['Atomic Access'] = atomicAccess;
     }
     if (attributes != '') {
        tableData_array['Attributes'] = attributes;
     }
     if (csrNode.showFileInfo()) {
        tableData_array['Filename']        = filename;
        tableData_array['Linenumber']      = linenumber;
     }
     if (csrNode.showHeaderFileInfo()) {
        tableData_array['Address Macro'] = addressMacro;
        tableData_array['Offset Macro']  = offsetMacro;
        tableData_array['Type Name'] = typeName;
     }
   
     printRefInfoTable( tableData_array, csrDiv, csrNode);
     
     printCsrBitFields( csrNode );
   
   }
   
   function printCsrBitFields( csrNode )
   {
     var xmlNode = csrNode.definitionPtr;
    
     var tableEl = document.createElement('TABLE');
     //  tableEl.setAttribute('cellPadding',5);
     //  tableEl.setAttribute('border',1);
     var tmp = document.createElement('TBODY');
     tableEl.appendChild(tmp);
   
     var fieldsHaveClockDomains =
        (getNodeValue_tag(xmlNode, "clockDomains") == 'true');
     var fieldsHaveSynchronizer =
        (getNodeValue_tag(xmlNode, "synchronizers") == 'true');
     var fieldsHaveAttributes =
        (getNodeValue_tag(xmlNode, "fieldsHaveAttributes") == 'true');
     var headers;
   
   //Header Row
     headers = ['Identifier', 'Title', 'Bit', 'Access', 'Reset'];
     if (fieldsHaveClockDomains) {
        headers.push('Clock Domain');
     }
     if (fieldsHaveSynchronizer) {
        headers.push('Synchronizer');
     }
     if (fieldsHaveAttributes) {
        headers.push('Attributes');
     }
     headers.push('Description');
   
     var row           = document.createElement('TR');
     for ( var i=0; i<headers.length; i++ ) 
       {
        
         var container     = document.createElement('TH');
         var theData       = document.createElement('DIV');
         theData.innerHTML = headers[i];
         container.className = csrNode.referenceType;
         container.appendChild(theData);
         row.appendChild(container);
       }
     tmp.appendChild(row);
   
     var bitfields = getNodes_tag(xmlNode,'bitfield');
   
     
   
     for ( var i=0; i < bitfields.length; i++ )
       {
         var identifier  = getNodeValue_tag(bitfields[i],"identifier");
         var title       = getNodeValue_tag(bitfields[i],"title");
         var msb         = getNodeValue_tag(bitfields[i],"msb");
         var lsb         = getNodeValue_tag(bitfields[i],"lsb");
   
         if (msb == lsb) 
   	var bit         = '[' + msb + ']';
         else 
   	var bit         = '[' + msb + ':' + lsb +']';
         
   
         var access      = getNodeValue_tag(bitfields[i],"access");
         var reset       = getNodeValue_tag(bitfields[i],"resetValue");
         var description = getNodeValue_description(bitfields[i]);
         var attributes  = getNodeValue_fieldAttributes(bitfields[i]);
   
         var clockDomain    = getNodeValue_tag(bitfields[i],"clockDomain");
         var synchronizer   = getNodeValue_tag(bitfields[i],"synchronizer");
   
         var widthMacro     = getNodeValue_tag(bitfields[i],"widthMacro");
         var msbMacro       = getNodeValue_tag(bitfields[i],"msbMacro");
         var lsbMacro       = getNodeValue_tag(bitfields[i],"lsbMacro");
         var rangeMacro     = getNodeValue_tag(bitfields[i],"rangeMacro");
         var resetMacro     = getNodeValue_tag(bitfields[i],"resetMacro");
         var getMacro       = getNodeValue_tag(bitfields[i],"getMacro");
         var setMacro       = getNodeValue_tag(bitfields[i],"setMacro");
   
         var filename       = getNodeValue_tag(bitfields[i],"filename");
         var linenumber     = getNodeValue_tag(bitfields[i],"linenumber");
         var enums          = getNodes_tag(bitfields[i], "enumeration");
   
         var row_data;
   
         row_data = [identifier, title, bit, access.toUpperCase(), reset];
         if (fieldsHaveClockDomains) {
            row_data.push(clockDomain);
         }
         if (fieldsHaveSynchronizer) {
            row_data.push(synchronizer);
         }
         if (fieldsHaveAttributes) {
            row_data.push(attributes);
         }
         row_data.push(description);
         row         = document.createElement('TR');
         
         for ( var j=0; j<row_data.length; j++ ) {
            var container     = document.createElement('TD');
            var theData       = document.createElement('DIV');
            theData.innerHTML = row_data[j];
            container.appendChild(theData);
            row.appendChild(container);
         }
         tmp.appendChild(row);
   
         //FIX ME SNPS title check not cool (there for reserved fields)
         if (
            (
               csrNode.showFileInfo() ||
               csrNode.showHeaderFileInfo() ||
               (csrNode.showEnumInfo() && enums && (enums.length > 0))
               ) &&
            (title != "-") &&
            (csrNode.referenceType != 'wideregister')
            ) {
            row         = document.createElement('TR');
            var container     = document.createElement('TD');
            container.colSpan = row_data.length;
            container.style.backgroundColor = "#e7e7e7";
           
            if (csrNode.showFileInfo()) {
              var tableData_array = new Array();
              var theData       = document.createElement('DIV');
              theData.className = "fldiv";
              tableData_array['Filename']   = filename;
              tableData_array['Linenumber'] = linenumber;
              printRefInfoTable(tableData_array, theData, csrNode);
              container.appendChild(theData);
            }
   
            if (csrNode.showHeaderFileInfo()) {
              var tableData_array = new Array();
              var theData       = document.createElement('DIV');
              theData.className = "fldiv";
              tableData_array['Width Macro']   = widthMacro;
              tableData_array['Range Macro']   = rangeMacro;
              tableData_array['Msb Macro']     = msbMacro;
              tableData_array['Lsb Macro']     = lsbMacro;
              tableData_array['Reset Macro']   = resetMacro;
              tableData_array['Set Macro']     = setMacro;
              tableData_array['Get Macro']     = getMacro;
              printRefInfoTable(tableData_array, theData, csrNode);
              container.appendChild(theData);
            }
   
            if (csrNode.showEnumInfo() && enums && (enums.length > 0)) {
              var enumDiv = printFieldEnumTable(csrNode, enums);
              container.appendChild(enumDiv);
            }
   
            row.appendChild(container);
   
            tmp.appendChild(row);
         }
         
   
         
       }
     
     csrNode.divChild.appendChild(tableEl);
     
   }
   
   function printFieldEnumTable( csrNode, enums )
   {
     var enumDiv       = document.createElement('DIV');
     enumDiv.className = "fldiv";
     var table = document.createElement('TABLE');
     var body = document.createElement('TBODY');
   
     var titles = (getNodeValue_tag(enums[0], "titles") == 'true');
     var descriptions = (getNodeValue_tag(enums[0], "descriptions") == 'true');
     var hasPartialAccess =
        (getNodeValue_tag(enums[0], "enumeratorsHavePartialAccess") == 'true');
   
     var headerCells = [];
     if (titles) {
        headerCells.push('Title');
     }
     headerCells.push('Identifier');
     headerCells.push('Value');
     if (hasPartialAccess) {
        headerCells.push('Access')
     }
     if (descriptions) {
        headerCells.push('Description')
     }
   
     var headerRow = document.createElement('TR');
     for ( var i=0; i < headerCells.length; i++ ) {
       var container     = document.createElement('TH');
       var theData       = document.createElement('DIV');
       theData.innerHTML = headerCells[i];
       container.appendChild(theData);
       container.className = csrNode.referenceType;
       container.className = 'field';
       headerRow.appendChild(container);
     }
     body.appendChild(headerRow);
   
     var enumerators = getNodes_tag(enums[0], "enumerator");
     for (var e=0; e < enumerators.length; e++) {
       var row = document.createElement('TR');
       var identifier = getNodeValue_tag(enumerators[e], "identifier");
       var value = getNodeValue_tag(enumerators[e], "value");
       var title;
       var description;
       var access;
       var cells = [];
       if (titles) {
         title = getNodeValue_tag(enumerators[e], "title");
         cells.push(title);
       }
       cells.push(identifier);
       cells.push(value);
       if (hasPartialAccess) {
         access = getNodeValue_tag(enumerators[e], "enumeratorAccess");
         cells.push(access);
       }
       if (descriptions) {
         description = getNodeValue_tag(enumerators[e], "description");
         cells.push(description);
       }
         
       for ( var i=0; i < cells.length; i++ ) {
         var container     = document.createElement('TD');
         var theData       = document.createElement('DIV');
         theData.innerHTML = cells[i];
         container.appendChild(theData);
         row.appendChild(container);
       }
       body.appendChild(row);
     }
   
     table.appendChild(body);
     enumDiv.appendChild(table);
     return enumDiv;
   }
   
   function printWideRegisterDefinition( csrNode )
   {
     var csrReferenceName        = csrNode.referenceName;
     var csrParentDiv            = document.getElementById(csrReferenceName);
     
     var xmlNode             = csrNode.definitionPtr;
     csrNode.divParent       = csrParentDiv;
   
     var csrDiv                  = document.createElement('DIV');
     csrDiv.id               = csrParentDiv.id + "child";
     csrDiv.style.marginLeft = "25px";
   
     csrNode.divChild = csrDiv;
     
     csrParentDiv.appendChild(csrDiv);
   
     
     var identifier      = getNodeValue_tag(xmlNode,"identifier");
     var hierarchicalIdentifier =
                           getNodeValue_tag(xmlNode,"hierarchicalIdentifier");
     var title           = getNodeValue_tag(xmlNode,"title");
     var description     = getNodeValue_description(xmlNode);
     var arrayDimensions = getNodeValue_tag(xmlNode,"arrayDimensions");
     var access          = getNodeValue_tag(xmlNode,"addressedAccess");
     var offset          = getNodeValue_tag(xmlNode,"offset");
     var byteOffset      = getNodeValue_tag(xmlNode,"byteOffset");
     var address         = getNodeValue_tag(xmlNode,"address");
     var byteAddress     = getNodeValue_tag(xmlNode,"byteAddress");
     var resetValue      = getNodeValue_tag(xmlNode,"resetValue");
     var atomicAccess    = getNodeValue_tag(xmlNode,"atomicAccess");
     var filename        = getNodeValue_tag(xmlNode,"filename");
     var linenumber      = getNodeValue_tag(xmlNode,"linenumber");
     var typeName        = getNodeValue_tag(xmlNode,"typeName");
     var addressMacro    = getNodeValue_tag(xmlNode,"addressMacro");
     var offsetMacro     = getNodeValue_tag(xmlNode,"offsetMacro");
     var isVolatile      = getNodeValue_tag(xmlNode,"volatile");
     var attributes      = getNodeValue_attributes(xmlNode);
   
     var tableData_array = new Array();
   
     if (identifier != '') {
        tableData_array['Identifier'] = identifier;
     }
     if (hierarchicalIdentifier != '') {
        tableData_array['Hierarchical Identifier']  = hierarchicalIdentifier;
     }
     if (title != '') {
        tableData_array['Title'] = title;
     }
     if (description != '') {
        tableData_array['Description'] = description;
     }
     if (arrayDimensions != '') {
        tableData_array['Array Dimensions']     = arrayDimensions;
     }
     if (offset != '') {
        tableData_array['Offset'] = offset;
     }
     if (byteOffset != '') {
        tableData_array['Byte Offset'] = byteOffset;
     }
     if (address != '') {
        tableData_array['Address'] = address;
     }
     if (byteAddress != '') {
        tableData_array['Byte Address'] = byteAddress;
     }
     if (access != '') {
        tableData_array['Access'] = access;
     }
     if (isVolatile != '') {
        tableData_array['Volatile'] = ((isVolatile == 'true') ? "1": "0");
     }
     if (resetValue != '') {
        tableData_array['Reset Value'] = resetValue;
     }
     if (atomicAccess != '') {
        tableData_array['Atomic Access'] = atomicAccess;
     }
     if (attributes != '') {
        tableData_array['Attributes'] = attributes;
     }
     if (csrNode.showFileInfo()) {
        tableData_array['Filename']        = filename;
        tableData_array['Linenumber']      = linenumber;
     }
     if (csrNode.showHeaderFileInfo()) {
        tableData_array['Address Macro'] = addressMacro;
        tableData_array['Offset Macro']  = offsetMacro;
        tableData_array['Type Name'] = typeName;
     }
   
     printRefInfoTable( tableData_array, csrDiv, csrNode);
     
     printCsrBitFields( csrNode );
   
     printReference_links( csrNode );
     
   
   }
   
   function printMemoryDefinition(csrNode) 
   {
     var memoryReferenceName = csrNode.referenceName;
     var memoryParentDiv     = document.getElementById(memoryReferenceName);
     var xmlNode             = csrNode.definitionPtr;
     csrNode.divParent       = memoryParentDiv;
   
     var memoryDiv              = document.createElement('DIV');
   
     memoryDiv.id               = memoryParentDiv.id + "child";
     memoryDiv.style.marginLeft = "25px";
     csrNode.divChild = memoryDiv;
     memoryParentDiv.appendChild(memoryDiv);
   
     var identifier      = getNodeValue_tag(xmlNode,"identifier");
     var hierarchicalIdentifier =
                           getNodeValue_tag(xmlNode,"hierarchicalIdentifier");
     var title           = getNodeValue_tag(xmlNode,"title");
     var description     = getNodeValue_description(xmlNode);
     var arrayDimensions = getNodeValue_tag(xmlNode,"arrayDimensions");
     var access          = getNodeValue_tag(xmlNode,"addressedAccess");
     var offset          = getNodeValue_tag(xmlNode,"offset");
     var byteOffset      = getNodeValue_tag(xmlNode,"byteOffset");
     var address         = getNodeValue_tag(xmlNode,"address");
     var byteAddress     = getNodeValue_tag(xmlNode,"byteAddress");
     var resetValue      = getNodeValue_tag(xmlNode,"resetValue");
     var resetMask       = getNodeValue_tag(xmlNode,"resetMask");
     var filename        = getNodeValue_tag(xmlNode,"filename");
     var linenumber      = getNodeValue_tag(xmlNode,"linenumber");
     var typeName        = getNodeValue_tag(xmlNode,"typeName");
     var addressMacro    = getNodeValue_tag(xmlNode,"addressMacro");
     var offsetMacro     = getNodeValue_tag(xmlNode,"offsetMacro");
     var memoryWidth     = getNodeValue_tag(xmlNode,"memoryWidth");
     var memoryWordCount = getNodeValue_tag(xmlNode,"memoryWordCount");
     var attributes      = getNodeValue_attributes(xmlNode);
   
   
     var tableData_array = new Array();
   
     if (identifier != '') {
        tableData_array['Identifier']  = identifier;
     }
     if (hierarchicalIdentifier != '') {
        tableData_array['Hierarchical Identifier']  = hierarchicalIdentifier;
     }
     if (title != '') {
        tableData_array['Title'] = title;
     }
     if (description != '') {
        tableData_array['Description'] = description;
     }
     if (arrayDimensions != '') {
        tableData_array['Array Dimensions'] = arrayDimensions;
     }
     if (offset != '') {
        tableData_array['Offset'] = offset;
     }
     if (byteOffset != '') {
        tableData_array['Byte Offset'] = byteOffset;
     }
     if (address != '') {
        tableData_array['Address'] = address;
     }
     if (byteAddress != '') {
        tableData_array['Byte Address'] = byteAddress;
     }
     if (memoryWidth != '') {
        tableData_array['Width'] = memoryWidth;
     }
     if (memoryWordCount != '') {
        tableData_array['Word Count'] = memoryWordCount;
     }
     if (access != '') {
        tableData_array['Access'] = access;
     }
     if (resetValue != '') {
        tableData_array['Reset Value'] = resetValue;
     }
     if ((resetValue != '') && (resetMask != '')) {
        tableData_array['Reset Mask'] = resetMask;
     }
     if (attributes != '') {
        tableData_array['Attributes'] = attributes;
     }
     if (csrNode.showFileInfo()) {
        tableData_array['Filename']        = filename;
        tableData_array['Linenumber']      = linenumber;
     }
     if (csrNode.showHeaderFileInfo()) {
        tableData_array['Address Macro'] = addressMacro;
        tableData_array['Offset Macro']  = offsetMacro;
        tableData_array['Type Name'] = typeName;
     }
   
     printRefInfoTable( tableData_array, memoryDiv, csrNode);
   
     printReference_links(csrNode);
   }
   
   function printWideMemoryDefinition( csrNode )
   {
     var csrReferenceName        = csrNode.referenceName;
     var csrParentDiv            = document.getElementById(csrReferenceName);
     
     var xmlNode             = csrNode.definitionPtr;
     csrNode.divParent       = csrParentDiv;
   
     var csrDiv                  = document.createElement('DIV');
     csrDiv.id               = csrParentDiv.id + "child";
     csrDiv.style.marginLeft = "25px";
   
     csrNode.divChild = csrDiv;
     
     csrParentDiv.appendChild(csrDiv);
   
     
     var identifier      = getNodeValue_tag(xmlNode,"identifier");
     var hierarchicalIdentifier =
                           getNodeValue_tag(xmlNode,"hierarchicalIdentifier");
     var title           = getNodeValue_tag(xmlNode,"title");
     var description     = getNodeValue_description(xmlNode);
     var arrayDimensions = getNodeValue_tag(xmlNode,"arrayDimensions");
     var access          = getNodeValue_tag(xmlNode,"addressedAccess");
     var offset          = getNodeValue_tag(xmlNode,"offset");
     var byteOffset      = getNodeValue_tag(xmlNode,"byteOffset");
     var address         = getNodeValue_tag(xmlNode,"address");
     var byteAddress     = getNodeValue_tag(xmlNode,"byteAddress");
     var atomicAccess    = getNodeValue_tag(xmlNode,"atomicAccess");
     var filename        = getNodeValue_tag(xmlNode,"filename");
     var linenumber      = getNodeValue_tag(xmlNode,"linenumber");
     var typeName        = getNodeValue_tag(xmlNode,"typeName");
     var addressMacro    = getNodeValue_tag(xmlNode,"addressMacro");
     var offsetMacro     = getNodeValue_tag(xmlNode,"offsetMacro");
     var memoryWidth     = getNodeValue_tag(xmlNode,"memoryWidth");
     var memoryWordCount = getNodeValue_tag(xmlNode,"memoryWordCount");
     var attributes      = getNodeValue_attributes(xmlNode);
   
     var tableData_array = new Array();
   
     if (identifier != '') {
        tableData_array['Identifier'] = identifier;
     }
     if (hierarchicalIdentifier != '') {
        tableData_array['Hierarchical Identifier']  = hierarchicalIdentifier;
     }
     if (title != '') {
        tableData_array['Title'] = title;
     }
     if (description != '') {
        tableData_array['Description'] = description;
     }
     if (arrayDimensions != '') {
        tableData_array['Array Dimensions']     = arrayDimensions;
     }
     if (offset != '') {
        tableData_array['Offset'] = offset;
     }
     if (byteOffset != '') {
        tableData_array['Byte Offset'] = byteOffset;
     }
     if (address != '') {
        tableData_array['Address'] = address;
     }
     if (byteAddress != '') {
        tableData_array['Byte Address'] = byteAddress;
     }
     if (memoryWidth != '') {
        tableData_array['Width'] = memoryWidth;
     }
     if (memoryWordCount != '') {
        tableData_array['Word Count'] = memoryWordCount;
     }
     if (access != '') {
        tableData_array['Access'] = access;
     }
     if (atomicAccess != '') {
        tableData_array['Atomic Access'] = atomicAccess;
     }
     if (attributes != '') {
        tableData_array['Attributes'] = attributes;
     }
     if (csrNode.showFileInfo()) {
        tableData_array['Filename']        = filename;
        tableData_array['Linenumber']      = linenumber;
     }
     if (csrNode.showHeaderFileInfo()) {
        tableData_array['Address Macro'] = addressMacro;
        tableData_array['Offset Macro']  = offsetMacro;
        tableData_array['Type Name'] = typeName;
     }
   
     printRefInfoTable( tableData_array, csrDiv, csrNode);
     
     printReference_links( csrNode );
   
   }
   
   
   function printRefInfoTable( refArray, domParentNode, csrNode ) 
   {
     var tableEl = document.createElement('TABLE');
     //  tableEl.setAttribute('cellPadding',5);
     //  tableEl.setAttribute('border',1);
     var tmp = document.createElement('TBODY');
     tableEl.appendChild(tmp);
   
   
     for ( var type in refArray )
       {
         var row = document.createElement('TR');
         
         //headings
         var container = document.createElement('TH');
         //     var theData   = document.createTextNode(node);
         var theData = document.createElement('DIV');
         theData.innerHTML = type;
   
         container.className = csrNode.referenceType;
   
         container.appendChild(theData);
         row.appendChild(container);
         
         //values
         container     = document.createElement('TD');
         container.className = "noborder";
         //      theData       = document.createTextNode(refArray[type]);
         var theData = document.createElement('DIV');
         theData.innerHTML = refArray[type];
   
         container.appendChild(theData);
         row.appendChild(container);
         
         tmp.appendChild(row);
       }
     
     domParentNode.appendChild(tableEl);
   }
   
   function printAddressMap(objectIndex, referenceName)
   {
     var csrNode;
    
     csrNode = csrNodeLookup(objectIndex, referenceName);
   
     //if window is already open, close it
     if (csrNode.addressMapWindow) {
       if (csrNode.addressMapWindow.opened)
         return;
       else csrNode.addressMapWindow.open()
     }
   
     csrNode.addressMapWindow = new Window( document.body.clientWidth - 625, 25, 600, 400, 'AddrMap' + objectIndex );
   
     var addrMapDiv       = document.createElement('DIV');
     addrMapDiv.id        = 'AddrMap' + objectIndex;
     addrMapDiv.style.marginLeft = "10px";
     addrMapDiv.style.marginRight = "10px";
     addrMapDiv.style.marginTop = "10px";
     addrMapDiv.style.marginBottom = "10px";
   
     
     csrNode.addressMapWindow.changeTitle( 'Address Map for ' + referenceName );
   
     addressMapEntries = getNodes_tag(csrNode.definitionPtr,'addressMapEntry');
   
     alertd('addressMapEntries=' + addressMapEntries.length);
   
     var tableEl = document.createElement('TABLE');
     tableEl.width = "550px";
     var tmp = document.createElement('TBODY');
     tableEl.appendChild(tmp);
   
     var headers = ['Address', 'Instance Name'];
   
      var row           = document.createElement('TR');
     for ( var i=0; i<headers.length; i++ ) 
       {
         var container        = document.createElement('TH');
         var theData          = document.createElement('DIV');
         theData.innerHTML    = headers[i];
         container.appendChild(theData);
         row.appendChild(container);
       }
     tmp.appendChild(row);
   
   
     for ( var i=0; i < addressMapEntries.length; i++)
       {
         var print = false;
         var referenceName = getNodeValue_tag(addressMapEntries[i],"referenceName");
         var instanceName  = getNodeValue_tag(addressMapEntries[i],"instanceName");
         var referencedObj = csrNodeLookup(objectIndex, referenceName);
   
   
         var addressLow    = getNodeValue_tag(addressMapEntries[i],"addressLow");
         var addressHigh   = getNodeValue_tag(addressMapEntries[i],"addressHigh");
         
         if (addressLow == addressHigh) 
   	var addressRange = addressHigh;
         else
   	var addressRange = addressLow + ' - ' + addressHigh;
         
         if ( referencedObj ) 
   	{
   	  if (
                (referencedObj.referenceType == "register") ||
                (referencedObj.referenceType == "wideregister") ||
                (referencedObj.referenceType == "memory") ||
                (referencedObj.referenceType == "widememory")
             )
   	    {
   	      print = true;
   	      referenceName = '<a href="javascript:void(0)" onclick="printLeafDefinition(csrNodeLookup(' + objectIndex + ',\'' + referenceName + '\'));">' + instanceName + '</a>';
   	    }
   	}
         else if ( referenceName == '' )
   	{
   	print = true;
   	referenceName = 'reserved';
   	}
   
         if ( print ) 
   	{
   	  var row_data = [ addressRange, referenceName];
   	  row          = document.createElement('TR');
   	  
   	  for ( var j=0; j<row_data.length; j++ ) 
   	    {
   	      var container     = document.createElement('TD');
   	      var theData       = document.createElement('DIV');
   	      theData.innerHTML = row_data[j];
   	      container.appendChild(theData);
   	      row.appendChild(container);
   	    }
   	  tmp.appendChild(row);
   	}
       }
   
     addrMapDiv.appendChild(tableEl);
   
     csrNode.addressMapWindow.appendDomEl(addrMapDiv);
     csrNode.addressMapWindow.open();
   }
   
   
   //expand nodes
   function expandAllNodes( objectIndex )
   {
     for ( var obj in csrNode_array[objectIndex] )
       {  
         var csrNodeObj = csrNodeLookup(objectIndex,obj);
         csrNodeObj.expand();
       }
   }
   
   function collapseAllNodes( objectIndex )
   {
      for ( var obj in csrNode_array[objectIndex] )
       {  
         var csrNodeObj = csrNodeLookup(objectIndex,obj);
         csrNodeObj.collapse();
       }
   }
   
   // Graphics Functions
   
   function highLightDiv( id )
   {
     fade(0xe7, 0xe7, 0xe7, 0xff, 0xff, 0x33, 100, id);  
   }
   
   function unhighLightDiv( id )
   {
     fade(0xff, 0xff, 0x33, 0xe7, 0xe7, 0xe7, 100, id);
   }
   
   function makearray(n)
   {
     this.length = n;
     for(var i = 1; i <= n; i++)
       this[i] = 0;
     return this;
   }
   
   hexa = new makearray(16);
   
   for(var i = 0; i < 10; i++) 
        hexa[i] = i;
   hexa[10]="a"; hexa[11]="b"; hexa[12]="c";
   hexa[13]="d"; hexa[14]="e"; hexa[15]="f";
   
   function hex(i)
   {
     if (i < 0) return "00";
     else if (i >255) return "ff";
     else return "" + hexa[Math.floor(i/16)] + hexa[i%16];
   }
   
   var fade_timer = 100;
   function setbgColor(r, g, b, id)
   {
     var hr = hex(r); var hg = hex(g); var hb = hex(b);
     document.getElementById(id).style.backgroundColor = "#"+hr+hg+hb;
     var timeOutString = 'document.getElementById("' + id + '").style.backgroundColor=' +  '"#'+hr+hg+hb +'"';
     fade_timer = fade_timer + 25;
     setTimeout(timeOutString, fade_timer);
   
   }
   
   function fade(sr, sg, sb, er, eg, eb, step, id)
   {
     fade_timer = 100;
     for(var i = 0; i <= step; i++){
       setbgColor(Math.floor(sr * ((step-i)/step) + er * (i/step)),Math.floor(sg * ((step-i)/step) + eg * (i/step)),Math.floor(sb * ((step-i)/step) + eb * (i/step)),id);
     }
   }
   
   // Browser Detect
   
   // Determine browser and version.
   
   function Browser() 
   {
   
     var ua, s, i;
   
     this.isIE    = false;
     this.isNS    = false;
     this.version = null;
   
     ua = navigator.userAgent;
   
     s = "MSIE";
     if ((i = ua.indexOf(s)) >= 0) {
       this.isIE = true;
       this.version = parseFloat(ua.substr(i + s.length));
       return;
     }
   
     s = "Netscape6/";
     if ((i = ua.indexOf(s)) >= 0) {
       this.isNS = true;
       this.version = parseFloat(ua.substr(i + s.length));
       return;
     }
   
     // Treat any other "Gecko" browser as NS 6.1.
   
     s = "Gecko";
     if ((i = ua.indexOf(s)) >= 0) {
       this.isNS = true;
       this.version = 6.1;
       return;
     }
   }
   
   var browser = new Browser();
   
   //DHTML Windows Below
   
   var myWindow = new Object();
   var globalWindowZIndex = 500;
   
   // Window Class
   function Window(x,y,w,h,dom_id) 
   {
     
     // CLASS TAG ELEMENT VARAIBLES
     this.window             = 0;
     this.title              = 0;
     this.titleBar           = 0;
     this.titleBarText       = 0;
     this.titleBarButtons    = 0;
     this.clientArea         = 0;
     this.titleBarMap        = 0;
     this.left               = x;
     this.top                = y;
     this.width              = w;
     this.height             = h;
     this.opened             = false; 
     this.dom_id             = dom_id;
   
     if (browser.isNS) 
       {
         this.ca_width       = this.width - 2;
         this.ca_height      = this.height - 40;
       }
     if (browser.isIE) 
       {
         this.ca_width       = this.width - 2;
         this.ca_height      = this.height - 40;
     }
     this.inMoveDrag   = false;
   
     // CLASS METHOD FUNCTIONS
     this.create        = windowCreate;
     this.init          = windowInit;
     this.open          = windowOpen;
     this.makeActive    = windowMakeActive;
     this.insertHTML    = windowInsertHTML; 
     this.appendHTML    = windowAppendHTML;
     this.appendDomEl   = windowAppendDomEl;
     this.close         = windowClose;
     this.windowColor   = windowChangeColor;
   
     this.changeTitle = function(title) {
       this.title.innerHTML = title;
     }
   
     this.wallpaper = function(img) {
        this.windowArea.style.backgroundImage    = img;
        this.windowArea.style.backgroundPosition = "center";
        this.windowArea.style.backgroundRepeat   = "no-repeat";
     }
   
     this.create();
     this.init();
   }
   
   //
   // Create WINDOW DOM object Tree
   //
   // body
   //  |
   //  | -- div ( window )
   //        |
   //        | -- div ( titlebar )
   //              |
   //              | -- span ( title )
   //              |
   //        | -- div ( text window area )
   //
   
   function windowCreate() 
   {
     // Find the main Body Tag.  Only one should exist in page 
     var bodyEl = document.getElementsByTagName("body");
   
     //WINDOW DIV
     var windowEl          = document.createElement("div");
     windowEl.className    = "window";
     windowEl.style.left   = this.left + "px";
     windowEl.style.top    = this.top + "px";
     windowEl.style.width  = this.width + "px"; 
     windowEl.style.height = this.height + "px";
     windowEl.id           = "window" + this.dom_id;
     windowEl.parent       = this;
   
   
     //TOP TITLE DIV
   
     var titleBarEl         = document.createElement("div");
     //  titleBarEl.className   = "windowTitleBar";
     titleBarEl.id          = "titleBar"; 
     titleBarEl.onmousedown = windowMove;
     titleBarEl.parent      = this;
   
     // Put the title into a table
   
     var tableTitleEl       = document.createElement("table");
     tableTitleEl.width     = "100%";
     var tbodyTitleEl       = document.createElement("tbody");
     var trTitleEl          = document.createElement("tr");
     var tdTitlePinIconEl   = document.createElement("td");
     tdTitlePinIconEl.width = "10%";
     tdTitlePinIconEl.algin = "right";
     tdTitlePinIconEl.className = "windowTitleBar";
     var tdTitleTitleEl     = document.createElement("td");
     tdTitleTitleEl.width   = "90%";
     tdTitleTitleEl.algin   = "right";
     tdTitleTitleEl.className = "windowTitleBar";
     tdTitleTitleEl.innerHTML   = 'WINDOW TITLE';
     tdTitleTitleEl.parent      = this;
     tdTitleTitleEl.onmouseover = windowMoveCursorSet;
     tdTitleTitleEl.onmouseout  = windowDefaultCursorSet;
     
     this.title  = tdTitleTitleEl;
     
     // CLOSE DIV
     var closeLink       = document.createElement("a");
     closeLink.setAttribute('href', 'javascript:void(0);');
     closeLink.onclick    = this.close;
     closeLink.parent    = this;
     var linkText = document.createTextNode('close');
     closeLink.appendChild(linkText);
     closeLink.style.color = "white";
   
   
     // Window List Area
     var windowAreaEl = document.createElement("div");
     windowAreaEl.className    = "windowListArea";
     
     windowAreaEl.style.width  = this.ca_width + "px";
     windowAreaEl.style.height = this.ca_height + "px";
     
     // Build DOM
     tdTitlePinIconEl.appendChild(closeLink);
   
     trTitleEl.appendChild(tdTitleTitleEl);
     trTitleEl.appendChild(tdTitlePinIconEl);
     tbodyTitleEl.appendChild(trTitleEl);
     tableTitleEl.appendChild(tbodyTitleEl);
     titleBarEl.appendChild(tableTitleEl);
     
     windowEl.appendChild(titleBarEl);
     
     windowEl.appendChild(windowAreaEl);
     document.body.appendChild(windowEl);
     
     this.window           = windowEl;
     this.windowArea       = windowAreaEl; 
     this.title            = tdTitleTitleEl;
   
   }
   
   function windowInit() 
   {
   
   }
   
   function windowChangeColor(color) 
   {
     this.window.style.backgroundColor = color;
     this.windowArea.style.backgroundColor = color;
   }
   
   function windowInsertHTML(html) 
   {
     this.windowArea.innerHTML = html;
   }
   
   function windowAppendHTML(html) 
   {
     this.windowArea.innerHTML = this.windowArea.innerHTML + html;
   }
   
   function windowAppendDomEl(el)
   {
     this.windowArea.appendChild(el);
   }
   
   function windowOpen() 
   {
     if (this.isOpen)
       return;
   
     this.opened = true;
   
     // Restore the Window and make it visible.
     this.makeActive();
     this.isOpen = true;
     this.window.style.visibility = "visible";
   }
   
   
   function windowMakeActive() 
   {
     if (myWindow == this)
       return;
   
     this.window.style.zIndex = globalWindowZIndex;
     globalWindowZIndex++;
     myWindow = this;
   
   }
   
   //
   // Event handlers.
   //
   
   
   function windowClientAreaClick(event) 
   {
   
     // Make this Window the active one.
   
      myWindow.makeActive();
   }
   
   function windowMove(event) 
   {
     var target;
     var x, y;
   
     if (browser.isIE)
       target = window.event.srcElement.tagName;
     if (browser.isNS)
       target = event.target.tagName;
   
     if (target == "AREA")
       return;
   
     p = this.parent;
     p.makeActive();
     // Get cursor offset from Window window.
   
     if (browser.isIE) {
       x = window.event.x;
       y = window.event.y;
     }
     if (browser.isNS) {
       x = event.pageX;
       y = event.pageY;
     }
     myWindow.xOffset = myWindow.window.offsetLeft - x;
     myWindow.yOffset = myWindow.window.offsetTop  - y;
   
     // Set document to capture mousemove and mouseup events.
   
     if (browser.isIE) {
       document.onmousemove = windowMoveDragStart;
       document.onmouseup   = windowMoveDragStop;
     }
     if (browser.isNS) {
       document.addEventListener("mousemove", windowMoveDragStart,   true);
       document.addEventListener("mouseup",   windowMoveDragStop, true);
       event.preventDefault();
     }
     myWindow.inMoveDrag = true;
     
   }
   
   
   
   function windowClose() 
   {
     this.parent.opened = false;
     document.body.removeChild(this.parent.window);
   }
   
   
   function windowMoveDragStart(event) 
   {
   
     var x, y;
   
     if (!myWindow.inMoveDrag)
       return;
   
     // Get cursor position.
   
     if (browser.isIE) {
       x = window.event.x;
       y = window.event.y;
       window.event.cancelBubble = true;
       window.event.returnValue = false;
     }
     if (browser.isNS) {
       x = event.pageX;
       y = event.pageY;
       event.preventDefault();
     }
   
     // Move Window window based on offset from cursor.
    
     nx = ( x + myWindow.xOffset );
     ny = ( y + myWindow.yOffset );
   
     if ( (nx<0) || (ny<0) ) {
   
     } else {
       myWindow.window.style.left = (x + myWindow.xOffset) + "px";
       myWindow.window.style.top  = (y + myWindow.yOffset) + "px";
     }
   }
   
   
   function windowMoveDragStop(event) 
   {
     myWindow.inMoveDrag = false;
   
     // Remove mousemove and mouseup event captures on document.
   
     if (browser.isIE) {
       document.onmousemove = null;
       document.onmouseup   = null;
     }
     if (browser.isNS) {
       document.removeEventListener("mousemove", windowMoveDragStart,   true);
       document.removeEventListener("mouseup",   windowMoveDragStop, true);
     }
   }
   
   
   function windowMoveCursorSet(event) 
   {
      this.style.cursor = "move";
   }
   
   function windowDefaultCursorSet(event) 
   {
      this.style.cursor = "move";
   }
   
   // End of Java Script
  </script>
  <noscript>
   <div class="noscript">
    <h2>JavaScript required</h2>
    <p>csrCompiler HTML pages require JavaScript.</p>
    <p>Your web browser does not support JavaScript or it has been disabled.</p>
   <div>
  </noscript>
 </head>
 <body onload="importXML('xmlData')">
  <xml id="xmlData" style="display:none;">
   <?xml version="1.0" encoding="UTF-8" ?>
   <csr:csrData
    xmlns:csr="http://www.semifore.com/schema/csrXmlHtml"
    xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
    xsi:schemaLocation="http://www.semifore.com/schema/csrXmlHtml http://www.semifore.com/schema/csrXmlHtml.xsd"
    >
    <csr:fileInfo>
     <csr:inputFiles>
      <csr:file>
       <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
      </csr:file>
     </csr:inputFiles>
     <csr:configurationFiles>
       <csr:file>
       <csr:filename>/project/jenkins/workspace/Esperanto_DV/soc_hal/esperanto-soc/dv/common/scripts/semifore_css/etsoc_esr.css</csr:filename>
      </csr:file>
     </csr:configurationFiles>
    </csr:fileInfo>
    <csr:csrObject>
     <csr:topDefinition>
      <csr:referenceName>etsoc_shire_other_esr</csr:referenceName>
     </csr:topDefinition>
     <csr:definitions>
      <csr:definition>
       <csr:referenceType>addressmap</csr:referenceType>
       <csr:referenceName>etsoc_shire_other_esr</csr:referenceName>
       <csr:identifier>etsoc_shire_other_esr</csr:identifier>
       <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
       <csr:linenumber>2966</csr:linenumber>
       <csr:title>This region is used to host a variety of ESRs that are common to the whole shire.</csr:title>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Etsoc_shire_other_esr</csr:typeName>
        <csr:description></csr:description>
       <csr:references>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>etsoc_shire_other_esr.minion_feature</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>etsoc_shire_other_esr.shire_config</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>etsoc_shire_other_esr.thread1_disable</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>etsoc_shire_other_esr.shire_cache_build_config</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>etsoc_shire_other_esr.shire_cache_revision_id</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>etsoc_shire_other_esr.ipi_redirect_mask</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>etsoc_shire_other_esr.ipi_redirect_filter</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>etsoc_shire_other_esr.ipi_trigger</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>etsoc_shire_other_esr.ipi_trigger_clear</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>etsoc_shire_other_esr.fcc_credinc_0</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>etsoc_shire_other_esr.fcc_credinc_1</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>etsoc_shire_other_esr.fcc_credinc_2</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>etsoc_shire_other_esr.fcc_credinc_3</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>etsoc_shire_other_esr.fast_local_barrier0</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>etsoc_shire_other_esr.fast_local_barrier1</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>etsoc_shire_other_esr.fast_local_barrier2</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>etsoc_shire_other_esr.fast_local_barrier3</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>etsoc_shire_other_esr.fast_local_barrier4</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>etsoc_shire_other_esr.fast_local_barrier5</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>etsoc_shire_other_esr.fast_local_barrier6</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>etsoc_shire_other_esr.fast_local_barrier7</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>etsoc_shire_other_esr.fast_local_barrier8</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>etsoc_shire_other_esr.fast_local_barrier9</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>etsoc_shire_other_esr.fast_local_barrier10</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>etsoc_shire_other_esr.fast_local_barrier11</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>etsoc_shire_other_esr.fast_local_barrier12</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>etsoc_shire_other_esr.fast_local_barrier13</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>etsoc_shire_other_esr.fast_local_barrier14</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>etsoc_shire_other_esr.fast_local_barrier15</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>etsoc_shire_other_esr.fast_local_barrier16</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>etsoc_shire_other_esr.fast_local_barrier17</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>etsoc_shire_other_esr.fast_local_barrier18</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>etsoc_shire_other_esr.fast_local_barrier19</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>etsoc_shire_other_esr.fast_local_barrier20</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>etsoc_shire_other_esr.fast_local_barrier21</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>etsoc_shire_other_esr.fast_local_barrier22</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>etsoc_shire_other_esr.fast_local_barrier23</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>etsoc_shire_other_esr.fast_local_barrier24</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>etsoc_shire_other_esr.fast_local_barrier25</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>etsoc_shire_other_esr.fast_local_barrier26</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>etsoc_shire_other_esr.fast_local_barrier27</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>etsoc_shire_other_esr.fast_local_barrier28</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>etsoc_shire_other_esr.fast_local_barrier29</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>etsoc_shire_other_esr.fast_local_barrier30</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>etsoc_shire_other_esr.fast_local_barrier31</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>etsoc_shire_other_esr.mtime_local_target</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>etsoc_shire_other_esr.shire_power_ctrl</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>etsoc_shire_other_esr.power_ctrl_neigh_nsleepin</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>etsoc_shire_other_esr.power_ctrl_neigh_isolation</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>etsoc_shire_other_esr.power_ctrl_neigh_nsleepout</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>etsoc_shire_other_esr.thread0_disable</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>etsoc_shire_other_esr.shire_error_log</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>etsoc_shire_other_esr.shire_pll_auto_config</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>etsoc_shire_other_esr.shire_pll_config_data_0</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>etsoc_shire_other_esr.shire_pll_config_data_1</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>etsoc_shire_other_esr.shire_pll_config_data_2</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>etsoc_shire_other_esr.shire_pll_config_data_3</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>etsoc_shire_other_esr.shire_pll_read_data</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>etsoc_shire_other_esr.shire_coop_mode</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>etsoc_shire_other_esr.shire_ctrl_clockmux</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>etsoc_shire_other_esr.shire_cache_ram_cfg1</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>etsoc_shire_other_esr.shire_cache_ram_cfg2</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>etsoc_shire_other_esr.shire_cache_ram_cfg3</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>etsoc_shire_other_esr.shire_cache_ram_cfg4</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>etsoc_shire_other_esr.shire_noc_interrupt_status</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>etsoc_shire_other_esr.shire_dll_auto_config</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>etsoc_shire_other_esr.shire_dll_config_data_0</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>etsoc_shire_other_esr.shire_dll_config_data_1</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>etsoc_shire_other_esr.shire_dll_read_data</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>etsoc_shire_other_esr.uc_config</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>etsoc_shire_other_esr.icache_uprefetch</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>etsoc_shire_other_esr.icache_sprefetch</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>etsoc_shire_other_esr.icache_mprefetch</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>etsoc_shire_other_esr.clk_gate_ctrl</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>etsoc_shire_other_esr.shire_channel_eco_ctl</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>etsoc_shire_other_esr.esr_clk_dly_ctl</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>etsoc_shire_other_esr.esr_dll_dly_est_ctl</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>etsoc_shire_other_esr.esr_dll_dly_est_sts</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>etsoc_shire_other_esr.and_or_treeL1</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>etsoc_shire_other_esr.tbox_rbox_dbg_rc</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>etsoc_shire_other_esr.shire_ctrl_reset_dbg</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>etsoc_shire_other_esr.debug_clk_gate_ctrl</csr:referenceName>
        </csr:reference>
       </csr:references>
       <csr:addressMap>
        <csr:addressMapEntry>
         <csr:addressLow>0x0</csr:addressLow>
         <csr:addressHigh>0x3FFF</csr:addressHigh>
         <csr:instanceName>etsoc_shire_other_esr</csr:instanceName>
         <csr:referenceName>etsoc_shire_other_esr</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x0</csr:addressLow>
         <csr:addressHigh>0x0</csr:addressHigh>
         <csr:instanceName>etsoc_shire_other_esr.minion_feature</csr:instanceName>
         <csr:referenceName>etsoc_shire_other_esr.minion_feature</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1</csr:addressLow>
         <csr:addressHigh>0x1</csr:addressHigh>
         <csr:instanceName>etsoc_shire_other_esr.shire_config</csr:instanceName>
         <csr:referenceName>etsoc_shire_other_esr.shire_config</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x2</csr:addressLow>
         <csr:addressHigh>0x2</csr:addressHigh>
         <csr:instanceName>etsoc_shire_other_esr.thread1_disable</csr:instanceName>
         <csr:referenceName>etsoc_shire_other_esr.thread1_disable</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x3</csr:addressLow>
         <csr:addressHigh>0x3</csr:addressHigh>
         <csr:instanceName>etsoc_shire_other_esr.shire_cache_build_config</csr:instanceName>
         <csr:referenceName>etsoc_shire_other_esr.shire_cache_build_config</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x4</csr:addressLow>
         <csr:addressHigh>0x4</csr:addressHigh>
         <csr:instanceName>etsoc_shire_other_esr.shire_cache_revision_id</csr:instanceName>
         <csr:referenceName>etsoc_shire_other_esr.shire_cache_revision_id</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x5</csr:addressLow>
         <csr:addressHigh>0xF</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x10</csr:addressLow>
         <csr:addressHigh>0x10</csr:addressHigh>
         <csr:instanceName>etsoc_shire_other_esr.ipi_redirect_mask</csr:instanceName>
         <csr:referenceName>etsoc_shire_other_esr.ipi_redirect_mask</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x11</csr:addressLow>
         <csr:addressHigh>0x11</csr:addressHigh>
         <csr:instanceName>etsoc_shire_other_esr.ipi_redirect_filter</csr:instanceName>
         <csr:referenceName>etsoc_shire_other_esr.ipi_redirect_filter</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x12</csr:addressLow>
         <csr:addressHigh>0x12</csr:addressHigh>
         <csr:instanceName>etsoc_shire_other_esr.ipi_trigger</csr:instanceName>
         <csr:referenceName>etsoc_shire_other_esr.ipi_trigger</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x13</csr:addressLow>
         <csr:addressHigh>0x13</csr:addressHigh>
         <csr:instanceName>etsoc_shire_other_esr.ipi_trigger_clear</csr:instanceName>
         <csr:referenceName>etsoc_shire_other_esr.ipi_trigger_clear</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x14</csr:addressLow>
         <csr:addressHigh>0x17</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x18</csr:addressLow>
         <csr:addressHigh>0x18</csr:addressHigh>
         <csr:instanceName>etsoc_shire_other_esr.fcc_credinc_0</csr:instanceName>
         <csr:referenceName>etsoc_shire_other_esr.fcc_credinc_0</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x19</csr:addressLow>
         <csr:addressHigh>0x19</csr:addressHigh>
         <csr:instanceName>etsoc_shire_other_esr.fcc_credinc_1</csr:instanceName>
         <csr:referenceName>etsoc_shire_other_esr.fcc_credinc_1</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1A</csr:addressLow>
         <csr:addressHigh>0x1A</csr:addressHigh>
         <csr:instanceName>etsoc_shire_other_esr.fcc_credinc_2</csr:instanceName>
         <csr:referenceName>etsoc_shire_other_esr.fcc_credinc_2</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1B</csr:addressLow>
         <csr:addressHigh>0x1B</csr:addressHigh>
         <csr:instanceName>etsoc_shire_other_esr.fcc_credinc_3</csr:instanceName>
         <csr:referenceName>etsoc_shire_other_esr.fcc_credinc_3</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1C</csr:addressLow>
         <csr:addressHigh>0x1F</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x20</csr:addressLow>
         <csr:addressHigh>0x20</csr:addressHigh>
         <csr:instanceName>etsoc_shire_other_esr.fast_local_barrier0</csr:instanceName>
         <csr:referenceName>etsoc_shire_other_esr.fast_local_barrier0</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x21</csr:addressLow>
         <csr:addressHigh>0x21</csr:addressHigh>
         <csr:instanceName>etsoc_shire_other_esr.fast_local_barrier1</csr:instanceName>
         <csr:referenceName>etsoc_shire_other_esr.fast_local_barrier1</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x22</csr:addressLow>
         <csr:addressHigh>0x22</csr:addressHigh>
         <csr:instanceName>etsoc_shire_other_esr.fast_local_barrier2</csr:instanceName>
         <csr:referenceName>etsoc_shire_other_esr.fast_local_barrier2</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x23</csr:addressLow>
         <csr:addressHigh>0x23</csr:addressHigh>
         <csr:instanceName>etsoc_shire_other_esr.fast_local_barrier3</csr:instanceName>
         <csr:referenceName>etsoc_shire_other_esr.fast_local_barrier3</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x24</csr:addressLow>
         <csr:addressHigh>0x24</csr:addressHigh>
         <csr:instanceName>etsoc_shire_other_esr.fast_local_barrier4</csr:instanceName>
         <csr:referenceName>etsoc_shire_other_esr.fast_local_barrier4</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x25</csr:addressLow>
         <csr:addressHigh>0x25</csr:addressHigh>
         <csr:instanceName>etsoc_shire_other_esr.fast_local_barrier5</csr:instanceName>
         <csr:referenceName>etsoc_shire_other_esr.fast_local_barrier5</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x26</csr:addressLow>
         <csr:addressHigh>0x26</csr:addressHigh>
         <csr:instanceName>etsoc_shire_other_esr.fast_local_barrier6</csr:instanceName>
         <csr:referenceName>etsoc_shire_other_esr.fast_local_barrier6</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x27</csr:addressLow>
         <csr:addressHigh>0x27</csr:addressHigh>
         <csr:instanceName>etsoc_shire_other_esr.fast_local_barrier7</csr:instanceName>
         <csr:referenceName>etsoc_shire_other_esr.fast_local_barrier7</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x28</csr:addressLow>
         <csr:addressHigh>0x28</csr:addressHigh>
         <csr:instanceName>etsoc_shire_other_esr.fast_local_barrier8</csr:instanceName>
         <csr:referenceName>etsoc_shire_other_esr.fast_local_barrier8</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x29</csr:addressLow>
         <csr:addressHigh>0x29</csr:addressHigh>
         <csr:instanceName>etsoc_shire_other_esr.fast_local_barrier9</csr:instanceName>
         <csr:referenceName>etsoc_shire_other_esr.fast_local_barrier9</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x2A</csr:addressLow>
         <csr:addressHigh>0x2A</csr:addressHigh>
         <csr:instanceName>etsoc_shire_other_esr.fast_local_barrier10</csr:instanceName>
         <csr:referenceName>etsoc_shire_other_esr.fast_local_barrier10</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x2B</csr:addressLow>
         <csr:addressHigh>0x2B</csr:addressHigh>
         <csr:instanceName>etsoc_shire_other_esr.fast_local_barrier11</csr:instanceName>
         <csr:referenceName>etsoc_shire_other_esr.fast_local_barrier11</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x2C</csr:addressLow>
         <csr:addressHigh>0x2C</csr:addressHigh>
         <csr:instanceName>etsoc_shire_other_esr.fast_local_barrier12</csr:instanceName>
         <csr:referenceName>etsoc_shire_other_esr.fast_local_barrier12</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x2D</csr:addressLow>
         <csr:addressHigh>0x2D</csr:addressHigh>
         <csr:instanceName>etsoc_shire_other_esr.fast_local_barrier13</csr:instanceName>
         <csr:referenceName>etsoc_shire_other_esr.fast_local_barrier13</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x2E</csr:addressLow>
         <csr:addressHigh>0x2E</csr:addressHigh>
         <csr:instanceName>etsoc_shire_other_esr.fast_local_barrier14</csr:instanceName>
         <csr:referenceName>etsoc_shire_other_esr.fast_local_barrier14</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x2F</csr:addressLow>
         <csr:addressHigh>0x2F</csr:addressHigh>
         <csr:instanceName>etsoc_shire_other_esr.fast_local_barrier15</csr:instanceName>
         <csr:referenceName>etsoc_shire_other_esr.fast_local_barrier15</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x30</csr:addressLow>
         <csr:addressHigh>0x30</csr:addressHigh>
         <csr:instanceName>etsoc_shire_other_esr.fast_local_barrier16</csr:instanceName>
         <csr:referenceName>etsoc_shire_other_esr.fast_local_barrier16</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x31</csr:addressLow>
         <csr:addressHigh>0x31</csr:addressHigh>
         <csr:instanceName>etsoc_shire_other_esr.fast_local_barrier17</csr:instanceName>
         <csr:referenceName>etsoc_shire_other_esr.fast_local_barrier17</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x32</csr:addressLow>
         <csr:addressHigh>0x32</csr:addressHigh>
         <csr:instanceName>etsoc_shire_other_esr.fast_local_barrier18</csr:instanceName>
         <csr:referenceName>etsoc_shire_other_esr.fast_local_barrier18</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x33</csr:addressLow>
         <csr:addressHigh>0x33</csr:addressHigh>
         <csr:instanceName>etsoc_shire_other_esr.fast_local_barrier19</csr:instanceName>
         <csr:referenceName>etsoc_shire_other_esr.fast_local_barrier19</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x34</csr:addressLow>
         <csr:addressHigh>0x34</csr:addressHigh>
         <csr:instanceName>etsoc_shire_other_esr.fast_local_barrier20</csr:instanceName>
         <csr:referenceName>etsoc_shire_other_esr.fast_local_barrier20</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x35</csr:addressLow>
         <csr:addressHigh>0x35</csr:addressHigh>
         <csr:instanceName>etsoc_shire_other_esr.fast_local_barrier21</csr:instanceName>
         <csr:referenceName>etsoc_shire_other_esr.fast_local_barrier21</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x36</csr:addressLow>
         <csr:addressHigh>0x36</csr:addressHigh>
         <csr:instanceName>etsoc_shire_other_esr.fast_local_barrier22</csr:instanceName>
         <csr:referenceName>etsoc_shire_other_esr.fast_local_barrier22</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x37</csr:addressLow>
         <csr:addressHigh>0x37</csr:addressHigh>
         <csr:instanceName>etsoc_shire_other_esr.fast_local_barrier23</csr:instanceName>
         <csr:referenceName>etsoc_shire_other_esr.fast_local_barrier23</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x38</csr:addressLow>
         <csr:addressHigh>0x38</csr:addressHigh>
         <csr:instanceName>etsoc_shire_other_esr.fast_local_barrier24</csr:instanceName>
         <csr:referenceName>etsoc_shire_other_esr.fast_local_barrier24</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x39</csr:addressLow>
         <csr:addressHigh>0x39</csr:addressHigh>
         <csr:instanceName>etsoc_shire_other_esr.fast_local_barrier25</csr:instanceName>
         <csr:referenceName>etsoc_shire_other_esr.fast_local_barrier25</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x3A</csr:addressLow>
         <csr:addressHigh>0x3A</csr:addressHigh>
         <csr:instanceName>etsoc_shire_other_esr.fast_local_barrier26</csr:instanceName>
         <csr:referenceName>etsoc_shire_other_esr.fast_local_barrier26</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x3B</csr:addressLow>
         <csr:addressHigh>0x3B</csr:addressHigh>
         <csr:instanceName>etsoc_shire_other_esr.fast_local_barrier27</csr:instanceName>
         <csr:referenceName>etsoc_shire_other_esr.fast_local_barrier27</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x3C</csr:addressLow>
         <csr:addressHigh>0x3C</csr:addressHigh>
         <csr:instanceName>etsoc_shire_other_esr.fast_local_barrier28</csr:instanceName>
         <csr:referenceName>etsoc_shire_other_esr.fast_local_barrier28</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x3D</csr:addressLow>
         <csr:addressHigh>0x3D</csr:addressHigh>
         <csr:instanceName>etsoc_shire_other_esr.fast_local_barrier29</csr:instanceName>
         <csr:referenceName>etsoc_shire_other_esr.fast_local_barrier29</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x3E</csr:addressLow>
         <csr:addressHigh>0x3E</csr:addressHigh>
         <csr:instanceName>etsoc_shire_other_esr.fast_local_barrier30</csr:instanceName>
         <csr:referenceName>etsoc_shire_other_esr.fast_local_barrier30</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x3F</csr:addressLow>
         <csr:addressHigh>0x3F</csr:addressHigh>
         <csr:instanceName>etsoc_shire_other_esr.fast_local_barrier31</csr:instanceName>
         <csr:referenceName>etsoc_shire_other_esr.fast_local_barrier31</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x40</csr:addressLow>
         <csr:addressHigh>0x42</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x43</csr:addressLow>
         <csr:addressHigh>0x43</csr:addressHigh>
         <csr:instanceName>etsoc_shire_other_esr.mtime_local_target</csr:instanceName>
         <csr:referenceName>etsoc_shire_other_esr.mtime_local_target</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x44</csr:addressLow>
         <csr:addressHigh>0x44</csr:addressHigh>
         <csr:instanceName>etsoc_shire_other_esr.shire_power_ctrl</csr:instanceName>
         <csr:referenceName>etsoc_shire_other_esr.shire_power_ctrl</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x45</csr:addressLow>
         <csr:addressHigh>0x45</csr:addressHigh>
         <csr:instanceName>etsoc_shire_other_esr.power_ctrl_neigh_nsleepin</csr:instanceName>
         <csr:referenceName>etsoc_shire_other_esr.power_ctrl_neigh_nsleepin</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x46</csr:addressLow>
         <csr:addressHigh>0x46</csr:addressHigh>
         <csr:instanceName>etsoc_shire_other_esr.power_ctrl_neigh_isolation</csr:instanceName>
         <csr:referenceName>etsoc_shire_other_esr.power_ctrl_neigh_isolation</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x47</csr:addressLow>
         <csr:addressHigh>0x47</csr:addressHigh>
         <csr:instanceName>etsoc_shire_other_esr.power_ctrl_neigh_nsleepout</csr:instanceName>
         <csr:referenceName>etsoc_shire_other_esr.power_ctrl_neigh_nsleepout</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x48</csr:addressLow>
         <csr:addressHigh>0x48</csr:addressHigh>
         <csr:instanceName>etsoc_shire_other_esr.thread0_disable</csr:instanceName>
         <csr:referenceName>etsoc_shire_other_esr.thread0_disable</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x49</csr:addressLow>
         <csr:addressHigh>0x49</csr:addressHigh>
         <csr:instanceName>etsoc_shire_other_esr.shire_error_log</csr:instanceName>
         <csr:referenceName>etsoc_shire_other_esr.shire_error_log</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x4A</csr:addressLow>
         <csr:addressHigh>0x4A</csr:addressHigh>
         <csr:instanceName>etsoc_shire_other_esr.shire_pll_auto_config</csr:instanceName>
         <csr:referenceName>etsoc_shire_other_esr.shire_pll_auto_config</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x4B</csr:addressLow>
         <csr:addressHigh>0x4B</csr:addressHigh>
         <csr:instanceName>etsoc_shire_other_esr.shire_pll_config_data_0</csr:instanceName>
         <csr:referenceName>etsoc_shire_other_esr.shire_pll_config_data_0</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x4C</csr:addressLow>
         <csr:addressHigh>0x4C</csr:addressHigh>
         <csr:instanceName>etsoc_shire_other_esr.shire_pll_config_data_1</csr:instanceName>
         <csr:referenceName>etsoc_shire_other_esr.shire_pll_config_data_1</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x4D</csr:addressLow>
         <csr:addressHigh>0x4D</csr:addressHigh>
         <csr:instanceName>etsoc_shire_other_esr.shire_pll_config_data_2</csr:instanceName>
         <csr:referenceName>etsoc_shire_other_esr.shire_pll_config_data_2</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x4E</csr:addressLow>
         <csr:addressHigh>0x4E</csr:addressHigh>
         <csr:instanceName>etsoc_shire_other_esr.shire_pll_config_data_3</csr:instanceName>
         <csr:referenceName>etsoc_shire_other_esr.shire_pll_config_data_3</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x4F</csr:addressLow>
         <csr:addressHigh>0x50</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x51</csr:addressLow>
         <csr:addressHigh>0x51</csr:addressHigh>
         <csr:instanceName>etsoc_shire_other_esr.shire_pll_read_data</csr:instanceName>
         <csr:referenceName>etsoc_shire_other_esr.shire_pll_read_data</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x52</csr:addressLow>
         <csr:addressHigh>0x52</csr:addressHigh>
         <csr:instanceName>etsoc_shire_other_esr.shire_coop_mode</csr:instanceName>
         <csr:referenceName>etsoc_shire_other_esr.shire_coop_mode</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x53</csr:addressLow>
         <csr:addressHigh>0x53</csr:addressHigh>
         <csr:instanceName>etsoc_shire_other_esr.shire_ctrl_clockmux</csr:instanceName>
         <csr:referenceName>etsoc_shire_other_esr.shire_ctrl_clockmux</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x54</csr:addressLow>
         <csr:addressHigh>0x54</csr:addressHigh>
         <csr:instanceName>etsoc_shire_other_esr.shire_cache_ram_cfg1</csr:instanceName>
         <csr:referenceName>etsoc_shire_other_esr.shire_cache_ram_cfg1</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x55</csr:addressLow>
         <csr:addressHigh>0x55</csr:addressHigh>
         <csr:instanceName>etsoc_shire_other_esr.shire_cache_ram_cfg2</csr:instanceName>
         <csr:referenceName>etsoc_shire_other_esr.shire_cache_ram_cfg2</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x56</csr:addressLow>
         <csr:addressHigh>0x56</csr:addressHigh>
         <csr:instanceName>etsoc_shire_other_esr.shire_cache_ram_cfg3</csr:instanceName>
         <csr:referenceName>etsoc_shire_other_esr.shire_cache_ram_cfg3</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x57</csr:addressLow>
         <csr:addressHigh>0x57</csr:addressHigh>
         <csr:instanceName>etsoc_shire_other_esr.shire_cache_ram_cfg4</csr:instanceName>
         <csr:referenceName>etsoc_shire_other_esr.shire_cache_ram_cfg4</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x58</csr:addressLow>
         <csr:addressHigh>0x58</csr:addressHigh>
         <csr:instanceName>etsoc_shire_other_esr.shire_noc_interrupt_status</csr:instanceName>
         <csr:referenceName>etsoc_shire_other_esr.shire_noc_interrupt_status</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x59</csr:addressLow>
         <csr:addressHigh>0x59</csr:addressHigh>
         <csr:instanceName>etsoc_shire_other_esr.shire_dll_auto_config</csr:instanceName>
         <csr:referenceName>etsoc_shire_other_esr.shire_dll_auto_config</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x5A</csr:addressLow>
         <csr:addressHigh>0x5A</csr:addressHigh>
         <csr:instanceName>etsoc_shire_other_esr.shire_dll_config_data_0</csr:instanceName>
         <csr:referenceName>etsoc_shire_other_esr.shire_dll_config_data_0</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x5B</csr:addressLow>
         <csr:addressHigh>0x5B</csr:addressHigh>
         <csr:instanceName>etsoc_shire_other_esr.shire_dll_config_data_1</csr:instanceName>
         <csr:referenceName>etsoc_shire_other_esr.shire_dll_config_data_1</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x5C</csr:addressLow>
         <csr:addressHigh>0x5C</csr:addressHigh>
         <csr:instanceName>etsoc_shire_other_esr.shire_dll_read_data</csr:instanceName>
         <csr:referenceName>etsoc_shire_other_esr.shire_dll_read_data</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x5D</csr:addressLow>
         <csr:addressHigh>0x5D</csr:addressHigh>
         <csr:instanceName>etsoc_shire_other_esr.uc_config</csr:instanceName>
         <csr:referenceName>etsoc_shire_other_esr.uc_config</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x5E</csr:addressLow>
         <csr:addressHigh>0x5E</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x5F</csr:addressLow>
         <csr:addressHigh>0x5F</csr:addressHigh>
         <csr:instanceName>etsoc_shire_other_esr.icache_uprefetch</csr:instanceName>
         <csr:referenceName>etsoc_shire_other_esr.icache_uprefetch</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x60</csr:addressLow>
         <csr:addressHigh>0x60</csr:addressHigh>
         <csr:instanceName>etsoc_shire_other_esr.icache_sprefetch</csr:instanceName>
         <csr:referenceName>etsoc_shire_other_esr.icache_sprefetch</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x61</csr:addressLow>
         <csr:addressHigh>0x61</csr:addressHigh>
         <csr:instanceName>etsoc_shire_other_esr.icache_mprefetch</csr:instanceName>
         <csr:referenceName>etsoc_shire_other_esr.icache_mprefetch</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x62</csr:addressLow>
         <csr:addressHigh>0x62</csr:addressHigh>
         <csr:instanceName>etsoc_shire_other_esr.clk_gate_ctrl</csr:instanceName>
         <csr:referenceName>etsoc_shire_other_esr.clk_gate_ctrl</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x63</csr:addressLow>
         <csr:addressHigh>0x67</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x68</csr:addressLow>
         <csr:addressHigh>0x68</csr:addressHigh>
         <csr:instanceName>etsoc_shire_other_esr.shire_channel_eco_ctl</csr:instanceName>
         <csr:referenceName>etsoc_shire_other_esr.shire_channel_eco_ctl</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x69</csr:addressLow>
         <csr:addressHigh>0x69</csr:addressHigh>
         <csr:instanceName>etsoc_shire_other_esr.esr_clk_dly_ctl</csr:instanceName>
         <csr:referenceName>etsoc_shire_other_esr.esr_clk_dly_ctl</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x6A</csr:addressLow>
         <csr:addressHigh>0x6A</csr:addressHigh>
         <csr:instanceName>etsoc_shire_other_esr.esr_dll_dly_est_ctl</csr:instanceName>
         <csr:referenceName>etsoc_shire_other_esr.esr_dll_dly_est_ctl</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x6B</csr:addressLow>
         <csr:addressHigh>0x6B</csr:addressHigh>
         <csr:instanceName>etsoc_shire_other_esr.esr_dll_dly_est_sts</csr:instanceName>
         <csr:referenceName>etsoc_shire_other_esr.esr_dll_dly_est_sts</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x6C</csr:addressLow>
         <csr:addressHigh>0x3FEF</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x3FF0</csr:addressLow>
         <csr:addressHigh>0x3FF0</csr:addressHigh>
         <csr:instanceName>etsoc_shire_other_esr.and_or_treeL1</csr:instanceName>
         <csr:referenceName>etsoc_shire_other_esr.and_or_treeL1</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x3FF1</csr:addressLow>
         <csr:addressHigh>0x3FF1</csr:addressHigh>
         <csr:instanceName>etsoc_shire_other_esr.tbox_rbox_dbg_rc</csr:instanceName>
         <csr:referenceName>etsoc_shire_other_esr.tbox_rbox_dbg_rc</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x3FF2</csr:addressLow>
         <csr:addressHigh>0x3FF2</csr:addressHigh>
         <csr:instanceName>etsoc_shire_other_esr.shire_ctrl_reset_dbg</csr:instanceName>
         <csr:referenceName>etsoc_shire_other_esr.shire_ctrl_reset_dbg</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x3FF3</csr:addressLow>
         <csr:addressHigh>0x3FF3</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x3FF4</csr:addressLow>
         <csr:addressHigh>0x3FF4</csr:addressHigh>
         <csr:instanceName>etsoc_shire_other_esr.debug_clk_gate_ctrl</csr:instanceName>
         <csr:referenceName>etsoc_shire_other_esr.debug_clk_gate_ctrl</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x3FF5</csr:addressLow>
         <csr:addressHigh>0x3FFF</csr:addressHigh>
        </csr:addressMapEntry>
       </csr:addressMap>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>etsoc_shire_other_esr.minion_feature</csr:referenceName>
       <csr:identifier>minion_feature</csr:identifier>
       <csr:addressMacro>ETSOC_SHIRE_OTHER_ESR_MINION_FEATURE_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>ETSOC_SHIRE_OTHER_ESR_MINION_FEATURE_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>ETSOC_SHIRE_OTHER_ESR_MINION_FEATURE_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>ETSOC_SHIRE_OTHER_ESR_MINION_FEATURE_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
       <csr:linenumber>93</csr:linenumber>
       <csr:title>Minion feature ESR.</csr:title>
       <csr:offset>0x0</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Etsoc_shire_other_esr_minion_feature</csr:typeName>
       <csr:attributes>
        <csr:attribute>Documentation_Source="PRM-0, Section 18.1."</csr:attribute>
        <csr:attribute>PP="3"</csr:attribute>
       </csr:attributes>
        <csr:description>
         <csr:p>The service processor can determine the features supported in a minion by writing configuration bits to the Feature ESR register. There is a single Feature ESR per Shire for implementation convenience. Thus, all minions in a given Shire will offer the same features to software. As such, all Shires should be programmed with the same features enabled.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>trap_on_gfx</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_MINION_FEATURE_TRAP_ON_GFX_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_MINION_FEATURE_TRAP_ON_GFX_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_MINION_FEATURE_TRAP_ON_GFX_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_MINION_FEATURE_TRAP_ON_GFX_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_MINION_FEATURE_TRAP_ON_GFX_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_MINION_FEATURE_TRAP_ON_GFX_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_MINION_FEATURE_TRAP_ON_GFX_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_MINION_FEATURE_TRAP_ON_GFX_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>50</csr:linenumber>
         <csr:title>Trap on GFX</csr:title>
        <csr:description>
         <csr:p>Set this bit to trap on GFX. If this bit is set, gfx instructions will generate an illegal instruction exception.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>0</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>trap_on_ml</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_MINION_FEATURE_TRAP_ON_ML_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_MINION_FEATURE_TRAP_ON_ML_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_MINION_FEATURE_TRAP_ON_ML_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_MINION_FEATURE_TRAP_ON_ML_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_MINION_FEATURE_TRAP_ON_ML_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_MINION_FEATURE_TRAP_ON_ML_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_MINION_FEATURE_TRAP_ON_ML_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_MINION_FEATURE_TRAP_ON_ML_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>59</csr:linenumber>
         <csr:title>Trap on ML</csr:title>
        <csr:description>
         <csr:p>Set this bit to trap on ML. if set, tensor pseudo-instructions will generate an illegal instruction exception.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>1</csr:msb>
         <csr:lsb>1</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>trap_on_u_cacheops</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_MINION_FEATURE_TRAP_ON_U_CACHEOPS_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_MINION_FEATURE_TRAP_ON_U_CACHEOPS_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_MINION_FEATURE_TRAP_ON_U_CACHEOPS_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_MINION_FEATURE_TRAP_ON_U_CACHEOPS_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_MINION_FEATURE_TRAP_ON_U_CACHEOPS_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_MINION_FEATURE_TRAP_ON_U_CACHEOPS_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_MINION_FEATURE_TRAP_ON_U_CACHEOPS_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_MINION_FEATURE_TRAP_ON_U_CACHEOPS_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>67</csr:linenumber>
         <csr:title>Disable user cacheops</csr:title>
        <csr:description>
         <csr:p>Setting this bit disables user cacheops. If set, user mode will not have access to the cache op pseudo-instructions.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>2</csr:msb>
         <csr:lsb>2</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>trap_on_u_scp</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_MINION_FEATURE_TRAP_ON_U_SCP_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_MINION_FEATURE_TRAP_ON_U_SCP_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_MINION_FEATURE_TRAP_ON_U_SCP_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_MINION_FEATURE_TRAP_ON_U_SCP_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_MINION_FEATURE_TRAP_ON_U_SCP_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_MINION_FEATURE_TRAP_ON_U_SCP_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_MINION_FEATURE_TRAP_ON_U_SCP_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_MINION_FEATURE_TRAP_ON_U_SCP_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>75</csr:linenumber>
         <csr:title>Disable user scratch pad</csr:title>
        <csr:description>
         <csr:p>Setting this bit disables the user scratchpad. If set, user mode cannot enable/disable the scratchpad.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>3</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>disable_multithreading</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_MINION_FEATURE_DISABLE_MULTITHREADING_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_MINION_FEATURE_DISABLE_MULTITHREADING_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_MINION_FEATURE_DISABLE_MULTITHREADING_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_MINION_FEATURE_DISABLE_MULTITHREADING_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_MINION_FEATURE_DISABLE_MULTITHREADING_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_MINION_FEATURE_DISABLE_MULTITHREADING_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_MINION_FEATURE_DISABLE_MULTITHREADING_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_MINION_FEATURE_DISABLE_MULTITHREADING_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>84</csr:linenumber>
         <csr:title>Disable multithreading</csr:title>
        <csr:description>
         <csr:p>Set this bit to disable multithreading. Only thread 0 is available. The hart IDs for all thread 0s in a Shire must be contiguous.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>4</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>disable_lock_unlock</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_MINION_FEATURE_DISABLE_LOCK_UNLOCK_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_MINION_FEATURE_DISABLE_LOCK_UNLOCK_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_MINION_FEATURE_DISABLE_LOCK_UNLOCK_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_MINION_FEATURE_DISABLE_LOCK_UNLOCK_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_MINION_FEATURE_DISABLE_LOCK_UNLOCK_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_MINION_FEATURE_DISABLE_LOCK_UNLOCK_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_MINION_FEATURE_DISABLE_LOCK_UNLOCK_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_MINION_FEATURE_DISABLE_LOCK_UNLOCK_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>92</csr:linenumber>
         <csr:title>Disable the user LockVA and UnlockVA operations.</csr:title>
        <csr:description>
         <csr:p>Set this bit to disable lock/unlock. If set, user mode cannot use the LockVA and UnlockVA operations.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>5</csr:msb>
         <csr:lsb>5</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>63</csr:msb>
         <csr:lsb>6</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>etsoc_shire_other_esr.shire_config</csr:referenceName>
       <csr:identifier>shire_config</csr:identifier>
       <csr:addressMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CONFIG_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CONFIG_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CONFIG_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CONFIG_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
       <csr:linenumber>184</csr:linenumber>
       <csr:title>Shire configuration ESR</csr:title>
       <csr:offset>0x1</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x000000000392a000</csr:registerResetValue>
       <csr:typeName>Etsoc_shire_other_esr_shire_config</csr:typeName>
       <csr:attributes>
        <csr:attribute>Documentation_Source="Minion_ESR_Register.xlsx file and email."</csr:attribute>
        <csr:attribute>PP="3"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>shire_id</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CONFIG_SHIRE_ID_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CONFIG_SHIRE_ID_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CONFIG_SHIRE_ID_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CONFIG_SHIRE_ID_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CONFIG_SHIRE_ID_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CONFIG_SHIRE_ID_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CONFIG_SHIRE_ID_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CONFIG_SHIRE_ID_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>109</csr:linenumber>
         <csr:title>Shire ID.</csr:title>
        <csr:description>
         <csr:p>This 8-bit field sets the virtual_shire_id for each Minion Shire. The default value after reset for this field is determined by the value hard coded in the netlist (value on the shire_id_reset_val port of shire_top) and is unique per minion_shire instance based on its location in soc_top.</csr:p>
        </csr:description>
         <csr:msb>7</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>cache_en</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CONFIG_CACHE_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CONFIG_CACHE_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CONFIG_CACHE_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CONFIG_CACHE_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CONFIG_CACHE_EN_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CONFIG_CACHE_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CONFIG_CACHE_EN_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CONFIG_CACHE_EN_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>117</csr:linenumber>
         <csr:title>Shire channel enable.</csr:title>
        <csr:description>
         <csr:p>This bit enables the shire_channel, taking it out of reset.</csr:p>
        </csr:description>
         <csr:msb>8</csr:msb>
         <csr:lsb>8</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>neigh_en</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CONFIG_NEIGH_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CONFIG_NEIGH_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CONFIG_NEIGH_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CONFIG_NEIGH_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CONFIG_NEIGH_EN_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CONFIG_NEIGH_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CONFIG_NEIGH_EN_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CONFIG_NEIGH_EN_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>131</csr:linenumber>
         <csr:title>Neighborhood enable.</csr:title>
        <csr:description>
         <csr:p>Each respective bit enables the associated neighbprhood, taking it out of reset. This field is encoded as follows:</csr:p>
         <csr:p>Bit 9: Setting this bit enables neighborhood 0</csr:p>
         <csr:p>Bit 10: Setting this bit enables neighborhood 1</csr:p>
         <csr:p>Bit 11: Setting this bit enables neighborhood 2</csr:p>
         <csr:p>Bit 12: Setting this bit enables neighborhood 3</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>12</csr:msb>
         <csr:lsb>9</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>tbox_en</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CONFIG_TBOX_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CONFIG_TBOX_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CONFIG_TBOX_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CONFIG_TBOX_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CONFIG_TBOX_EN_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CONFIG_TBOX_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CONFIG_TBOX_EN_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CONFIG_TBOX_EN_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>143</csr:linenumber>
         <csr:title>TBox enable.</csr:title>
        <csr:description>
         <csr:p>Each bit in this field enables the associated tbox, taking it out of reset. This field is encoded as follows:</csr:p>
         <csr:p>Bit 13: Setting this bit enables TBox 0</csr:p>
         <csr:p>Bit 14: Setting this bit enables TBox 1</csr:p>
         <csr:p>Bit 15: Setting this bit enables TBox 2</csr:p>
         <csr:p>Bit 14: Setting this bit enables TBox 3</csr:p>
        </csr:description>
         <csr:msb>16</csr:msb>
         <csr:lsb>13</csr:lsb>
         <csr:resetValue>5</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>rbox_en</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CONFIG_RBOX_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CONFIG_RBOX_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CONFIG_RBOX_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CONFIG_RBOX_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CONFIG_RBOX_EN_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CONFIG_RBOX_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CONFIG_RBOX_EN_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CONFIG_RBOX_EN_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>151</csr:linenumber>
         <csr:title>RBox enable.</csr:title>
        <csr:description>
         <csr:p>This bit enables the rbox, taking it out of reset (currently unused).</csr:p>
        </csr:description>
         <csr:msb>17</csr:msb>
         <csr:lsb>17</csr:lsb>
         <csr:resetValue>1</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>tbox0_id</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CONFIG_TBOX0_ID_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CONFIG_TBOX0_ID_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CONFIG_TBOX0_ID_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CONFIG_TBOX0_ID_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CONFIG_TBOX0_ID_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CONFIG_TBOX0_ID_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CONFIG_TBOX0_ID_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CONFIG_TBOX0_ID_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>159</csr:linenumber>
         <csr:title>TBox 0 virtual ID.</csr:title>
        <csr:description>
         <csr:p>This field sets the tbox virtual ID for tbox0 (currently unused).</csr:p>
        </csr:description>
         <csr:msb>19</csr:msb>
         <csr:lsb>18</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>tbox1_id</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CONFIG_TBOX1_ID_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CONFIG_TBOX1_ID_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CONFIG_TBOX1_ID_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CONFIG_TBOX1_ID_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CONFIG_TBOX1_ID_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CONFIG_TBOX1_ID_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CONFIG_TBOX1_ID_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CONFIG_TBOX1_ID_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>167</csr:linenumber>
         <csr:title>TBox 1 virtual ID.</csr:title>
        <csr:description>
         <csr:p>This field sets the tbox virtual ID for tbox1 (currently unused).</csr:p>
        </csr:description>
         <csr:msb>21</csr:msb>
         <csr:lsb>20</csr:lsb>
         <csr:resetValue>1</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>tbox2_id</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CONFIG_TBOX2_ID_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CONFIG_TBOX2_ID_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CONFIG_TBOX2_ID_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CONFIG_TBOX2_ID_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CONFIG_TBOX2_ID_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CONFIG_TBOX2_ID_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CONFIG_TBOX2_ID_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CONFIG_TBOX2_ID_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>175</csr:linenumber>
         <csr:title>TBox 2 virtual ID.</csr:title>
        <csr:description>
         <csr:p>This field sets the tbox virtual ID for tbox2 (currently unused).</csr:p>
        </csr:description>
         <csr:msb>23</csr:msb>
         <csr:lsb>22</csr:lsb>
         <csr:resetValue>2</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>tbox3_id</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CONFIG_TBOX3_ID_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CONFIG_TBOX3_ID_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CONFIG_TBOX3_ID_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CONFIG_TBOX3_ID_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CONFIG_TBOX3_ID_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CONFIG_TBOX3_ID_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CONFIG_TBOX3_ID_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CONFIG_TBOX3_ID_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>183</csr:linenumber>
         <csr:title>TBox 3 virtual ID.</csr:title>
        <csr:description>
         <csr:p>This field sets the tbox virtual ID for tbox3 (currently unused).</csr:p>
        </csr:description>
         <csr:msb>25</csr:msb>
         <csr:lsb>24</csr:lsb>
         <csr:resetValue>3</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>63</csr:msb>
         <csr:lsb>26</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>etsoc_shire_other_esr.thread1_disable</csr:referenceName>
       <csr:identifier>thread1_disable</csr:identifier>
       <csr:addressMacro>ETSOC_SHIRE_OTHER_ESR_THREAD1_DISABLE_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>ETSOC_SHIRE_OTHER_ESR_THREAD1_DISABLE_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>ETSOC_SHIRE_OTHER_ESR_THREAD1_DISABLE_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>ETSOC_SHIRE_OTHER_ESR_THREAD1_DISABLE_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
       <csr:linenumber>205</csr:linenumber>
       <csr:title>Shire thread1 disable per minion</csr:title>
       <csr:offset>0x2</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Etsoc_shire_other_esr_thread1_disable</csr:typeName>
       <csr:attributes>
        <csr:attribute>Documentation_Source="PRM-0, Section 18.3"</csr:attribute>
        <csr:attribute>PP="3"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>thread1_disable</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_THREAD1_DISABLE_THREAD1_DISABLE_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_THREAD1_DISABLE_THREAD1_DISABLE_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_THREAD1_DISABLE_THREAD1_DISABLE_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_THREAD1_DISABLE_THREAD1_DISABLE_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_THREAD1_DISABLE_THREAD1_DISABLE_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_THREAD1_DISABLE_THREAD1_DISABLE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_THREAD1_DISABLE_THREAD1_DISABLE_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_THREAD1_DISABLE_THREAD1_DISABLE_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>204</csr:linenumber>
         <csr:title>Shire thread1 disable per minion</csr:title>
        <csr:description>
         <csr:p>Each bit of this register corresponds to thread 1 of each Minion core in the Shire. When the bit is set, thread 1 of the corresponding Minion is disabled. This field is encoded as follows:</csr:p>
         <csr:p>Bit 0: Minion 0, thread 1</csr:p>
         <csr:p>Bit 1: Minion 1, thread 1</csr:p>
         <csr:p>Bit 2: Minion 2, thread 1</csr:p>
         <csr:p>.....</csr:p>
         <csr:p>Bit 31: Minion 31, thread 1</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>63</csr:msb>
         <csr:lsb>32</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>etsoc_shire_other_esr.shire_cache_build_config</csr:referenceName>
       <csr:identifier>shire_cache_build_config</csr:identifier>
       <csr:addressMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_BUILD_CONFIG_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_BUILD_CONFIG_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_BUILD_CONFIG_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_BUILD_CONFIG_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
       <csr:linenumber>282</csr:linenumber>
       <csr:title>Shire cache build configuration ESR.</csr:title>
       <csr:offset>0x3</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:typeName>Etsoc_shire_other_esr_shire_cache_build_config</csr:typeName>
       <csr:attributes>
        <csr:attribute>Documentation_Source="Shire Cache Specification, Section 4.8"</csr:attribute>
        <csr:attribute>PP="3"</csr:attribute>
       </csr:attributes>
        <csr:description>
         <csr:p>This read-only register is used to determine the static build configuration. This register is located in the shire_other register region (one-per shire) and not in the shire cache register region which is one per bank.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>sc_sets_per_sub_bank</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_BUILD_CONFIG_SC_SETS_PER_SUB_BANK_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_BUILD_CONFIG_SC_SETS_PER_SUB_BANK_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_BUILD_CONFIG_SC_SETS_PER_SUB_BANK_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_BUILD_CONFIG_SC_SETS_PER_SUB_BANK_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_BUILD_CONFIG_SC_SETS_PER_SUB_BANK_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_BUILD_CONFIG_SC_SETS_PER_SUB_BANK_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_BUILD_CONFIG_SC_SETS_PER_SUB_BANK_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_BUILD_CONFIG_SC_SETS_PER_SUB_BANK_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>226</csr:linenumber>
         <csr:title>shire cache number of sets per sub-bank</csr:title>
        <csr:description>
         <csr:p>This field stores the number of sets per sub-bank for the Shire cache.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>15</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>sc_ways</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_BUILD_CONFIG_SC_WAYS_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_BUILD_CONFIG_SC_WAYS_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_BUILD_CONFIG_SC_WAYS_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_BUILD_CONFIG_SC_WAYS_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_BUILD_CONFIG_SC_WAYS_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_BUILD_CONFIG_SC_WAYS_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_BUILD_CONFIG_SC_WAYS_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_BUILD_CONFIG_SC_WAYS_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>235</csr:linenumber>
         <csr:title>shire cache number of ways</csr:title>
        <csr:description>
         <csr:p>This field stores the number of ways for the Shire cache.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>23</csr:msb>
         <csr:lsb>16</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>sc_sub_banks</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_BUILD_CONFIG_SC_SUB_BANKS_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_BUILD_CONFIG_SC_SUB_BANKS_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_BUILD_CONFIG_SC_SUB_BANKS_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_BUILD_CONFIG_SC_SUB_BANKS_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_BUILD_CONFIG_SC_SUB_BANKS_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_BUILD_CONFIG_SC_SUB_BANKS_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_BUILD_CONFIG_SC_SUB_BANKS_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_BUILD_CONFIG_SC_SUB_BANKS_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>245</csr:linenumber>
         <csr:title>shire cache number of sub-banks</csr:title>
        <csr:description>
         <csr:p>This field stores the number of sub-banks for the Shire cache.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>31</csr:msb>
         <csr:lsb>24</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>sc_banks</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_BUILD_CONFIG_SC_BANKS_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_BUILD_CONFIG_SC_BANKS_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_BUILD_CONFIG_SC_BANKS_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_BUILD_CONFIG_SC_BANKS_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_BUILD_CONFIG_SC_BANKS_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_BUILD_CONFIG_SC_BANKS_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_BUILD_CONFIG_SC_BANKS_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_BUILD_CONFIG_SC_BANKS_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>254</csr:linenumber>
         <csr:title>shire cache number of banks</csr:title>
        <csr:description>
         <csr:p>This field stores the number of banks for the Shire cache.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>39</csr:msb>
         <csr:lsb>32</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>sc_size_in_mb</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_BUILD_CONFIG_SC_SIZE_IN_MB_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_BUILD_CONFIG_SC_SIZE_IN_MB_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_BUILD_CONFIG_SC_SIZE_IN_MB_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_BUILD_CONFIG_SC_SIZE_IN_MB_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_BUILD_CONFIG_SC_SIZE_IN_MB_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_BUILD_CONFIG_SC_SIZE_IN_MB_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_BUILD_CONFIG_SC_SIZE_IN_MB_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_BUILD_CONFIG_SC_SIZE_IN_MB_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>263</csr:linenumber>
         <csr:title>shire cache size in megabytes</csr:title>
        <csr:description>
         <csr:p>This field stores the size of the Shire cache in megabytes.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>47</csr:msb>
         <csr:lsb>40</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>sc_reqq_depth</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_BUILD_CONFIG_SC_REQQ_DEPTH_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_BUILD_CONFIG_SC_REQQ_DEPTH_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_BUILD_CONFIG_SC_REQQ_DEPTH_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_BUILD_CONFIG_SC_REQQ_DEPTH_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_BUILD_CONFIG_SC_REQQ_DEPTH_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_BUILD_CONFIG_SC_REQQ_DEPTH_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_BUILD_CONFIG_SC_REQQ_DEPTH_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_BUILD_CONFIG_SC_REQQ_DEPTH_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>272</csr:linenumber>
         <csr:title>shire cache reqq depth</csr:title>
        <csr:description>
         <csr:p>This field stores the reqq depth.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>55</csr:msb>
         <csr:lsb>48</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>sc_l3_shires</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_BUILD_CONFIG_SC_L3_SHIRES_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_BUILD_CONFIG_SC_L3_SHIRES_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_BUILD_CONFIG_SC_L3_SHIRES_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_BUILD_CONFIG_SC_L3_SHIRES_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_BUILD_CONFIG_SC_L3_SHIRES_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_BUILD_CONFIG_SC_L3_SHIRES_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_BUILD_CONFIG_SC_L3_SHIRES_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_BUILD_CONFIG_SC_L3_SHIRES_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>281</csr:linenumber>
         <csr:title>shire cache number of L3 Shires</csr:title>
        <csr:description>
         <csr:p>This field stores the number of L3 Shires.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>56</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>etsoc_shire_other_esr.shire_cache_revision_id</csr:referenceName>
       <csr:identifier>shire_cache_revision_id</csr:identifier>
       <csr:addressMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_REVISION_ID_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_REVISION_ID_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_REVISION_ID_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_REVISION_ID_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
       <csr:linenumber>352</csr:linenumber>
       <csr:title>Shire cache revision ID.</csr:title>
       <csr:offset>0x4</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Etsoc_shire_other_esr_shire_cache_revision_id</csr:typeName>
       <csr:attributes>
        <csr:attribute>Documentation_Source="Shire Cache Specification, Section 4.8"</csr:attribute>
        <csr:attribute>PP="3"</csr:attribute>
       </csr:attributes>
        <csr:description>
         <csr:p>This read-only register contains the Shire cache revision {REVISION_ID_B3, REVISION_ID_B2, REVISION_ID_B1, REVISION_ID_B0}. This register also contains the virtual Shire ID (SHIRE_ID) and the physical Shire ID (SHIRE_PHY_ID) which can be used for debug/diagnostics to verify that the physical Shire was programmed to the proper virtual Shire ID. This register is located in the shire_other register region (one-per Shire) and not in the Shire cache register region which is one per bank.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>sc_revision_id_bank_0</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_REVISION_ID_SC_REVISION_ID_BANK_0_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_REVISION_ID_SC_REVISION_ID_BANK_0_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_REVISION_ID_SC_REVISION_ID_BANK_0_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_REVISION_ID_SC_REVISION_ID_BANK_0_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_REVISION_ID_SC_REVISION_ID_BANK_0_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_REVISION_ID_SC_REVISION_ID_BANK_0_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_REVISION_ID_SC_REVISION_ID_BANK_0_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_REVISION_ID_SC_REVISION_ID_BANK_0_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>306</csr:linenumber>
         <csr:title>Shire cache revision ID, bank 0</csr:title>
        <csr:description>
         <csr:p>This field stores the revision ID for Shire cache bank 0.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>7</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>sc_revision_id_bank_1</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_REVISION_ID_SC_REVISION_ID_BANK_1_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_REVISION_ID_SC_REVISION_ID_BANK_1_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_REVISION_ID_SC_REVISION_ID_BANK_1_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_REVISION_ID_SC_REVISION_ID_BANK_1_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_REVISION_ID_SC_REVISION_ID_BANK_1_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_REVISION_ID_SC_REVISION_ID_BANK_1_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_REVISION_ID_SC_REVISION_ID_BANK_1_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_REVISION_ID_SC_REVISION_ID_BANK_1_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>315</csr:linenumber>
         <csr:title>Shire cache revision ID, bank 1</csr:title>
        <csr:description>
         <csr:p>This field stores the revision ID for Shire cache bank 1.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>15</csr:msb>
         <csr:lsb>8</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>sc_revision_id_bank_2</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_REVISION_ID_SC_REVISION_ID_BANK_2_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_REVISION_ID_SC_REVISION_ID_BANK_2_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_REVISION_ID_SC_REVISION_ID_BANK_2_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_REVISION_ID_SC_REVISION_ID_BANK_2_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_REVISION_ID_SC_REVISION_ID_BANK_2_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_REVISION_ID_SC_REVISION_ID_BANK_2_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_REVISION_ID_SC_REVISION_ID_BANK_2_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_REVISION_ID_SC_REVISION_ID_BANK_2_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>324</csr:linenumber>
         <csr:title>Shire cache revision ID, bank 2</csr:title>
        <csr:description>
         <csr:p>This field stores the revision ID for Shire cache bank 2.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>23</csr:msb>
         <csr:lsb>16</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>sc_revision_id_bank_3</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_REVISION_ID_SC_REVISION_ID_BANK_3_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_REVISION_ID_SC_REVISION_ID_BANK_3_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_REVISION_ID_SC_REVISION_ID_BANK_3_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_REVISION_ID_SC_REVISION_ID_BANK_3_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_REVISION_ID_SC_REVISION_ID_BANK_3_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_REVISION_ID_SC_REVISION_ID_BANK_3_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_REVISION_ID_SC_REVISION_ID_BANK_3_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_REVISION_ID_SC_REVISION_ID_BANK_3_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>333</csr:linenumber>
         <csr:title>Shire cache revision ID, bank 3</csr:title>
        <csr:description>
         <csr:p>This field stores the revision ID for Shire cache bank 3.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>31</csr:msb>
         <csr:lsb>24</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>sc_phy_id</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_REVISION_ID_SC_PHY_ID_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_REVISION_ID_SC_PHY_ID_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_REVISION_ID_SC_PHY_ID_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_REVISION_ID_SC_PHY_ID_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_REVISION_ID_SC_PHY_ID_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_REVISION_ID_SC_PHY_ID_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_REVISION_ID_SC_PHY_ID_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_REVISION_ID_SC_PHY_ID_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>342</csr:linenumber>
         <csr:title>shire cache PHY ID</csr:title>
        <csr:description>
         <csr:p>This field stores the PHY ID of the Shire cache.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>39</csr:msb>
         <csr:lsb>32</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>sc_id</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_REVISION_ID_SC_ID_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_REVISION_ID_SC_ID_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_REVISION_ID_SC_ID_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_REVISION_ID_SC_ID_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_REVISION_ID_SC_ID_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_REVISION_ID_SC_ID_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_REVISION_ID_SC_ID_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_REVISION_ID_SC_ID_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>351</csr:linenumber>
         <csr:title>shire cache ID</csr:title>
        <csr:description>
         <csr:p>This field stores the ID of the Shire cache.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>47</csr:msb>
         <csr:lsb>40</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>63</csr:msb>
         <csr:lsb>48</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>etsoc_shire_other_esr.ipi_redirect_mask</csr:referenceName>
       <csr:identifier>ipi_redirect_mask</csr:identifier>
       <csr:addressMacro>ETSOC_SHIRE_OTHER_ESR_IPI_REDIRECT_MASK_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>ETSOC_SHIRE_OTHER_ESR_IPI_REDIRECT_MASK_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>ETSOC_SHIRE_OTHER_ESR_IPI_REDIRECT_MASK_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>ETSOC_SHIRE_OTHER_ESR_IPI_REDIRECT_MASK_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
       <csr:linenumber>386</csr:linenumber>
       <csr:title>IPI redirect trigger.</csr:title>
       <csr:offset>0x10</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:typeName>Etsoc_shire_other_esr_ipi_redirect_mask</csr:typeName>
       <csr:attributes>
        <csr:attribute>Documentation_Source="PRM-0, Section 16.1"</csr:attribute>
        <csr:attribute>ESRGroup="ET_IPI"</csr:attribute>
        <csr:attribute>PP="0"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>ipi_redirect_mask</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_IPI_REDIRECT_MASK_IPI_REDIRECT_MASK_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_IPI_REDIRECT_MASK_IPI_REDIRECT_MASK_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_IPI_REDIRECT_MASK_IPI_REDIRECT_MASK_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_IPI_REDIRECT_MASK_IPI_REDIRECT_MASK_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_IPI_REDIRECT_MASK_IPI_REDIRECT_MASK_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_IPI_REDIRECT_MASK_IPI_REDIRECT_MASK_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_IPI_REDIRECT_MASK_IPI_REDIRECT_MASK_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_IPI_REDIRECT_MASK_IPI_REDIRECT_MASK_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>385</csr:linenumber>
         <csr:title>IPI redirect trigger</csr:title>
        <csr:description>
         <csr:p>User-level software writes a bitmask into this register to cause an IPI redirect to all the harts indicated (which is unconditionally ANDed with IPI_REDIRECT_FILTER). This register is encoded as follows:</csr:p>
         <csr:p>Bit 0: Minion 0, hart 0</csr:p>
         <csr:p>Bit 1: Minion 0, hart 1</csr:p>
         <csr:p>Bit 2: Minion 1, hart 0</csr:p>
         <csr:p>Bit 3: Minion 1, hart 1</csr:p>
         <csr:p>...............</csr:p>
         <csr:p>Bit 60: Minion 30, hart 0</csr:p>
         <csr:p>Bit 61: Minion 30, hart 1</csr:p>
         <csr:p>Bit 62: Minion 31, hart 0</csr:p>
         <csr:p>Bit 63: Minion 31, hart 1</csr:p>
         <csr:p>When the redirect IPI is delivered to a given hart, the hart must be in user-mode, and be able to block on a stall CSR read instruction. If either of these two conditions are not met, then the hart shall take a trap into M-mode with:</csr:p>
         <csr:p>mcause set to 'Bad IPI redirect interrupt'(5'h10)</csr:p>
         <csr:p>mtval set to the redirection PC.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>ESRGroup="ET_IPI"</csr:attribute>
          <csr:attribute>PP="0"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>etsoc_shire_other_esr.ipi_redirect_filter</csr:referenceName>
       <csr:identifier>ipi_redirect_filter</csr:identifier>
       <csr:addressMacro>ETSOC_SHIRE_OTHER_ESR_IPI_REDIRECT_FILTER_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>ETSOC_SHIRE_OTHER_ESR_IPI_REDIRECT_FILTER_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>ETSOC_SHIRE_OTHER_ESR_IPI_REDIRECT_FILTER_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>ETSOC_SHIRE_OTHER_ESR_IPI_REDIRECT_FILTER_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
       <csr:linenumber>418</csr:linenumber>
       <csr:title>IPI redirect filter</csr:title>
       <csr:offset>0x11</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Etsoc_shire_other_esr_ipi_redirect_filter</csr:typeName>
       <csr:attributes>
        <csr:attribute>Documentation_Source="PRM-0, Section 16.2"</csr:attribute>
        <csr:attribute>ESRGroup="ET_IPI"</csr:attribute>
        <csr:attribute>PP="3"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>ipi_redirect_filter</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_IPI_REDIRECT_FILTER_IPI_REDIRECT_FILTER_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_IPI_REDIRECT_FILTER_IPI_REDIRECT_FILTER_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_IPI_REDIRECT_FILTER_IPI_REDIRECT_FILTER_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_IPI_REDIRECT_FILTER_IPI_REDIRECT_FILTER_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_IPI_REDIRECT_FILTER_IPI_REDIRECT_FILTER_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_IPI_REDIRECT_FILTER_IPI_REDIRECT_FILTER_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_IPI_REDIRECT_FILTER_IPI_REDIRECT_FILTER_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_IPI_REDIRECT_FILTER_IPI_REDIRECT_FILTER_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>417</csr:linenumber>
         <csr:title>IPI redirect filter</csr:title>
        <csr:description>
         <csr:p>Writing a 64-bit value sets the hartid filter mask to be used by subsequent writes to the IPI_REDIRECT_TRIGGER register. This register is used by privileged software (M-Mode) to protect accidental U-level redirections. This register is ANDed with the IPI_REDIRECT_TRIGGER ESR before sending any user-level redirections. Hence, setting this register to 0x0 prevents user-level redirections. This register is encoded as follows.</csr:p>
         <csr:p>Bit 0: Minion 0, hart 0</csr:p>
         <csr:p>Bit 1: Minion 0, hart 1</csr:p>
         <csr:p>Bit 2: Minion 1, hart 0</csr:p>
         <csr:p>Bit 3: Minion 1, hart 1</csr:p>
         <csr:p>...............</csr:p>
         <csr:p>Bit 60: Minion 30, hart 0</csr:p>
         <csr:p>Bit 61: Minion 30, hart 1</csr:p>
         <csr:p>Bit 62: Minion 31, hart 0</csr:p>
         <csr:p>Bit 63: Minion 31, hart 1</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>ESRGroup="ET_IPI"</csr:attribute>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>etsoc_shire_other_esr.ipi_trigger</csr:referenceName>
       <csr:identifier>ipi_trigger</csr:identifier>
       <csr:addressMacro>ETSOC_SHIRE_OTHER_ESR_IPI_TRIGGER_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>ETSOC_SHIRE_OTHER_ESR_IPI_TRIGGER_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>ETSOC_SHIRE_OTHER_ESR_IPI_TRIGGER_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>ETSOC_SHIRE_OTHER_ESR_IPI_TRIGGER_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
       <csr:linenumber>446</csr:linenumber>
       <csr:title>IPI trigger</csr:title>
       <csr:offset>0x12</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Etsoc_shire_other_esr_ipi_trigger</csr:typeName>
       <csr:attributes>
        <csr:attribute>Documentation_Source="PRM-0, Section 16.4"</csr:attribute>
        <csr:attribute>ESRGroup="ET_IPI"</csr:attribute>
        <csr:attribute>PP="3"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>ipi_trigger</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_IPI_TRIGGER_IPI_TRIGGER_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_IPI_TRIGGER_IPI_TRIGGER_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_IPI_TRIGGER_IPI_TRIGGER_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_IPI_TRIGGER_IPI_TRIGGER_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_IPI_TRIGGER_IPI_TRIGGER_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_IPI_TRIGGER_IPI_TRIGGER_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_IPI_TRIGGER_IPI_TRIGGER_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_IPI_TRIGGER_IPI_TRIGGER_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>445</csr:linenumber>
         <csr:title>IPI trigger</csr:title>
        <csr:description>
         <csr:p>This register allows each of the 64 harts in a Shire to generate an interprocessor interrupt. Writing to this register sets the MSIP bit of one or more harts in a given Shire. The encoding of this register is as follows.</csr:p>
         <csr:p>Bit 0: Minion 0, hart 0</csr:p>
         <csr:p>Bit 1: Minion 0, hart 1</csr:p>
         <csr:p>Bit 2: Minion 1, hart 0</csr:p>
         <csr:p>Bit 3: Minion 1, hart 1</csr:p>
         <csr:p>...............</csr:p>
         <csr:p>Bit 60: Minion 30, hart 0</csr:p>
         <csr:p>Bit 61: Minion 30, hart 1</csr:p>
         <csr:p>Bit 62: Minion 31, hart 0</csr:p>
         <csr:p>Bit 63: Minion 31, hart 1</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>ESRGroup="ET_IPI"</csr:attribute>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>etsoc_shire_other_esr.ipi_trigger_clear</csr:referenceName>
       <csr:identifier>ipi_trigger_clear</csr:identifier>
       <csr:addressMacro>ETSOC_SHIRE_OTHER_ESR_IPI_TRIGGER_CLEAR_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>ETSOC_SHIRE_OTHER_ESR_IPI_TRIGGER_CLEAR_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>ETSOC_SHIRE_OTHER_ESR_IPI_TRIGGER_CLEAR_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>ETSOC_SHIRE_OTHER_ESR_IPI_TRIGGER_CLEAR_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
       <csr:linenumber>474</csr:linenumber>
       <csr:title>IPI trigger clear</csr:title>
       <csr:offset>0x13</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Etsoc_shire_other_esr_ipi_trigger_clear</csr:typeName>
       <csr:attributes>
        <csr:attribute>Documentation_Source="PRM-0, Section 16.5"</csr:attribute>
        <csr:attribute>ESRGroup="ET_IPI"</csr:attribute>
        <csr:attribute>PP="3"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>ipi_trigger_clear</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_IPI_TRIGGER_CLEAR_IPI_TRIGGER_CLEAR_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_IPI_TRIGGER_CLEAR_IPI_TRIGGER_CLEAR_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_IPI_TRIGGER_CLEAR_IPI_TRIGGER_CLEAR_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_IPI_TRIGGER_CLEAR_IPI_TRIGGER_CLEAR_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_IPI_TRIGGER_CLEAR_IPI_TRIGGER_CLEAR_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_IPI_TRIGGER_CLEAR_IPI_TRIGGER_CLEAR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_IPI_TRIGGER_CLEAR_IPI_TRIGGER_CLEAR_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_IPI_TRIGGER_CLEAR_IPI_TRIGGER_CLEAR_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>473</csr:linenumber>
         <csr:title>IPI trigger clear</csr:title>
        <csr:description>
         <csr:p>This register allows each of the 64 harts in a Shire to clear an interprocessor interrupt. Writing to this register clears the MSIP bit of one or more harts in a given Shire. The encoding of this register is as follows.</csr:p>
         <csr:p>Bit 0: Minion 0, hart 0</csr:p>
         <csr:p>Bit 1: Minion 0, hart 1</csr:p>
         <csr:p>Bit 2: Minion 1, hart 0</csr:p>
         <csr:p>Bit 3: Minion 1, hart 1</csr:p>
         <csr:p>...............</csr:p>
         <csr:p>Bit 60: Minion 30, hart 0</csr:p>
         <csr:p>Bit 61: Minion 30, hart 1</csr:p>
         <csr:p>Bit 62: Minion 31, hart 0</csr:p>
         <csr:p>Bit 63: Minion 31, hart 1</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>ESRGroup="ET_IPI"</csr:attribute>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>etsoc_shire_other_esr.fcc_credinc_0</csr:referenceName>
       <csr:identifier>fcc_credinc_0</csr:identifier>
       <csr:addressMacro>ETSOC_SHIRE_OTHER_ESR_FCC_CREDINC_0_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>ETSOC_SHIRE_OTHER_ESR_FCC_CREDINC_0_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>ETSOC_SHIRE_OTHER_ESR_FCC_CREDINC_0_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>ETSOC_SHIRE_OTHER_ESR_FCC_CREDINC_0_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
       <csr:linenumber>519</csr:linenumber>
       <csr:title>Fcc credit counter 0</csr:title>
       <csr:offset>0x18</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Etsoc_shire_other_esr_fcc_credinc_0</csr:typeName>
       <csr:attributes>
        <csr:attribute>Documentation_Source="PRM-0, Section 12.1"</csr:attribute>
        <csr:attribute>ESRGroup="ET_FastCreditCounter"</csr:attribute>
        <csr:attribute>PP="0"</csr:attribute>
       </csr:attributes>
        <csr:description>
         <csr:p>Each hart in the system is extended with two local private credit counter CSRs (hence, there are four credit counters per minion, two for each thread). The credit counters can be reset by user software locally and atomically incremented by remote harts by writing into the CREDINC0, CREDINC1, CREDINC2 and CREDINC3 ESRs. There is a different set of CREDINC0/1/2/3 registers located in each shire in the system, so software can send credits to arbitrary harts in the system. The value written into the CREDINC0/1/2/3 ESRs is a 64-bit mask value that indicates which local credit counters for harts in that particular Shire should have their corresponding counter atomically incremented. The CREDINC0/1 ESR is used to send credits to (potentially all) thread 0's in a given Shire, while CREDINC2/3 is used for sending credits to (potentially all)  thread 1's in a given Shire.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>fcc_credinc_0</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_FCC_CREDINC_0_FCC_CREDINC_0_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_FCC_CREDINC_0_FCC_CREDINC_0_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_FCC_CREDINC_0_FCC_CREDINC_0_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_FCC_CREDINC_0_FCC_CREDINC_0_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_FCC_CREDINC_0_FCC_CREDINC_0_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_FCC_CREDINC_0_FCC_CREDINC_0_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_FCC_CREDINC_0_FCC_CREDINC_0_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_FCC_CREDINC_0_FCC_CREDINC_0_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>518</csr:linenumber>
         <csr:title>Fcc credit counter 0</csr:title>
        <csr:description>
         <csr:p>Writing to the lower 32 bits of this register causes the system to atomically increment the credit0 counter for all thread 0s indicated by the bits set in this register. Although there are 64 harts in a Shire, this register only manages hart 0 for each of the 32 Minions. Therefore, since there are 32 required, the upper 32 bits of this register are ignored. This register is encoded as follows.</csr:p>
         <csr:p>Bit 0: Minion 0, hart 0</csr:p>
         <csr:p>Bit 1: Minion 1, hart 0</csr:p>
         <csr:p>Bit 2: Minion 2, hart 0</csr:p>
         <csr:p>Bit 3: Minion 3, hart 0</csr:p>
         <csr:p>...............</csr:p>
         <csr:p>Bit 28: Minion 28, hart 0</csr:p>
         <csr:p>Bit 29: Minion 29, hart 0</csr:p>
         <csr:p>Bit 30: Minion 30, hart 0</csr:p>
         <csr:p>Bit 31: Minion 31, hart 0</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>63</csr:msb>
         <csr:lsb>32</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>etsoc_shire_other_esr.fcc_credinc_1</csr:referenceName>
       <csr:identifier>fcc_credinc_1</csr:identifier>
       <csr:addressMacro>ETSOC_SHIRE_OTHER_ESR_FCC_CREDINC_1_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>ETSOC_SHIRE_OTHER_ESR_FCC_CREDINC_1_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>ETSOC_SHIRE_OTHER_ESR_FCC_CREDINC_1_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>ETSOC_SHIRE_OTHER_ESR_FCC_CREDINC_1_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
       <csr:linenumber>549</csr:linenumber>
       <csr:title>Fcc credit counter 1</csr:title>
       <csr:offset>0x19</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Etsoc_shire_other_esr_fcc_credinc_1</csr:typeName>
       <csr:attributes>
        <csr:attribute>Documentation_Source="PRM-0, Section 12.2"</csr:attribute>
        <csr:attribute>ESRGroup="ET_FastCreditCounter"</csr:attribute>
        <csr:attribute>PP="0"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>fcc_credinc_1</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_FCC_CREDINC_1_FCC_CREDINC_1_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_FCC_CREDINC_1_FCC_CREDINC_1_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_FCC_CREDINC_1_FCC_CREDINC_1_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_FCC_CREDINC_1_FCC_CREDINC_1_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_FCC_CREDINC_1_FCC_CREDINC_1_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_FCC_CREDINC_1_FCC_CREDINC_1_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_FCC_CREDINC_1_FCC_CREDINC_1_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_FCC_CREDINC_1_FCC_CREDINC_1_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>548</csr:linenumber>
         <csr:title>Fcc credit counter 1</csr:title>
        <csr:description>
         <csr:p>Writing to the lower 32 bits of this register causes the system to atomically increment the credit1 counter for all thread 0s indicated by the bits set in this register. Although there are 64 harts in a Shire, this register only manages hart 0 for each of the 32 Minions. Therefore, since there are 32 required, the upper 32 bits of this register are ignored. This register is encoded as follows.</csr:p>
         <csr:p>Bit 0: Minion 0, hart 0</csr:p>
         <csr:p>Bit 1: Minion 1, hart 0</csr:p>
         <csr:p>Bit 2: Minion 2, hart 0</csr:p>
         <csr:p>Bit 3: Minion 3, hart 0</csr:p>
         <csr:p>...............</csr:p>
         <csr:p>Bit 28: Minion 28, hart 0</csr:p>
         <csr:p>Bit 29: Minion 29, hart 0</csr:p>
         <csr:p>Bit 30: Minion 30, hart 0</csr:p>
         <csr:p>Bit 31: Minion 31, hart 0</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="0"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>63</csr:msb>
         <csr:lsb>32</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>etsoc_shire_other_esr.fcc_credinc_2</csr:referenceName>
       <csr:identifier>fcc_credinc_2</csr:identifier>
       <csr:addressMacro>ETSOC_SHIRE_OTHER_ESR_FCC_CREDINC_2_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>ETSOC_SHIRE_OTHER_ESR_FCC_CREDINC_2_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>ETSOC_SHIRE_OTHER_ESR_FCC_CREDINC_2_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>ETSOC_SHIRE_OTHER_ESR_FCC_CREDINC_2_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
       <csr:linenumber>580</csr:linenumber>
       <csr:title>Fcc credit counter 2</csr:title>
       <csr:offset>0x1A</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Etsoc_shire_other_esr_fcc_credinc_2</csr:typeName>
       <csr:attributes>
        <csr:attribute>Documentation_Source="PRM-0, Section 12.3"</csr:attribute>
        <csr:attribute>ESRGroup="ET_FastCreditCounter"</csr:attribute>
        <csr:attribute>PP="0"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>fcc_credinc_2</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_FCC_CREDINC_2_FCC_CREDINC_2_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_FCC_CREDINC_2_FCC_CREDINC_2_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_FCC_CREDINC_2_FCC_CREDINC_2_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_FCC_CREDINC_2_FCC_CREDINC_2_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_FCC_CREDINC_2_FCC_CREDINC_2_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_FCC_CREDINC_2_FCC_CREDINC_2_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_FCC_CREDINC_2_FCC_CREDINC_2_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_FCC_CREDINC_2_FCC_CREDINC_2_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>579</csr:linenumber>
         <csr:title>Fcc credit counter 2</csr:title>
        <csr:description>
         <csr:p>Writing to the lower 32 bits of this register causes the system to atomically increment the credit2 counter for all thread 1s indicated by the bits set in this register. Although there are 64 harts in a Shire, this register only manages hart 1 for each of the 32 Minions. Therefore, since there are 32 required, the upper 32 bits of this register are ignored. This register is encoded as follows.</csr:p>
         <csr:p>Bit 0: Minion 0, hart 1</csr:p>
         <csr:p>Bit 1: Minion 1, hart 1</csr:p>
         <csr:p>Bit 2: Minion 2, hart 1</csr:p>
         <csr:p>Bit 3: Minion 3, hart 1</csr:p>
         <csr:p>...............</csr:p>
         <csr:p>Bit 28: Minion 28, hart 1</csr:p>
         <csr:p>Bit 29: Minion 29, hart 1</csr:p>
         <csr:p>Bit 30: Minion 30, hart 1</csr:p>
         <csr:p>Bit 31: Minion 31, hart 1</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>ESRGroup="ET_FastCreditCounter"</csr:attribute>
          <csr:attribute>PP="0"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>63</csr:msb>
         <csr:lsb>32</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>etsoc_shire_other_esr.fcc_credinc_3</csr:referenceName>
       <csr:identifier>fcc_credinc_3</csr:identifier>
       <csr:addressMacro>ETSOC_SHIRE_OTHER_ESR_FCC_CREDINC_3_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>ETSOC_SHIRE_OTHER_ESR_FCC_CREDINC_3_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>ETSOC_SHIRE_OTHER_ESR_FCC_CREDINC_3_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>ETSOC_SHIRE_OTHER_ESR_FCC_CREDINC_3_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
       <csr:linenumber>611</csr:linenumber>
       <csr:title>Fcc credit counter 3</csr:title>
       <csr:offset>0x1B</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Etsoc_shire_other_esr_fcc_credinc_3</csr:typeName>
       <csr:attributes>
        <csr:attribute>Documentation_Source="PRM-0, Section 12.4"</csr:attribute>
        <csr:attribute>ESRGroup="ET_FastCreditCounter"</csr:attribute>
        <csr:attribute>PP="0"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>fcc_credinc_3</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_FCC_CREDINC_3_FCC_CREDINC_3_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_FCC_CREDINC_3_FCC_CREDINC_3_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_FCC_CREDINC_3_FCC_CREDINC_3_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_FCC_CREDINC_3_FCC_CREDINC_3_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_FCC_CREDINC_3_FCC_CREDINC_3_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_FCC_CREDINC_3_FCC_CREDINC_3_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_FCC_CREDINC_3_FCC_CREDINC_3_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_FCC_CREDINC_3_FCC_CREDINC_3_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>610</csr:linenumber>
         <csr:title>Fcc credit counter 3</csr:title>
        <csr:description>
         <csr:p>Writing to the lower 32 bits of this register causes the system to atomically increment the credit3 counter for all thread 1s indicated by the bits set in this register. Although there are 64 harts in a Shire, this register only manages hart 1 for each of the 32 Minions. Therefore, since there are 32 bits required, the upper 32 bits of this register are ignored. This register is encoded as follows.</csr:p>
         <csr:p>Bit 0: Minion 0, hart 1</csr:p>
         <csr:p>Bit 1: Minion 1, hart 1</csr:p>
         <csr:p>Bit 2: Minion 2, hart 1</csr:p>
         <csr:p>Bit 3: Minion 3, hart 1</csr:p>
         <csr:p>...............</csr:p>
         <csr:p>Bit 28: Minion 28, hart 1</csr:p>
         <csr:p>Bit 29: Minion 29, hart 1</csr:p>
         <csr:p>Bit 30: Minion 30, hart 1</csr:p>
         <csr:p>Bit 31: Minion 31, hart 1</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>ESRGroup="ET_FastCreditCounter"</csr:attribute>
          <csr:attribute>PP="0"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>63</csr:msb>
         <csr:lsb>32</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>etsoc_shire_other_esr.fast_local_barrier0</csr:referenceName>
       <csr:identifier>fast_local_barrier0</csr:identifier>
       <csr:addressMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER0_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER0_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER0_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER0_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
       <csr:linenumber>642</csr:linenumber>
       <csr:title>Fast local barrier 0</csr:title>
       <csr:offset>0x20</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Etsoc_shire_other_esr_fast_local_barrier0</csr:typeName>
       <csr:attributes>
        <csr:attribute>Documentation_Source="PRM-0, Section 11"</csr:attribute>
        <csr:attribute>ESRGroup="ET_FastLocalBarrier"</csr:attribute>
        <csr:attribute>PP="0"</csr:attribute>
       </csr:attributes>
        <csr:description>
         <csr:p>The Esperanto Fast Local Barrier extension registers are designed to provide fast barrier capabilities across the Minions within a Shire. Multiple barrier counters are provided that allow a subset of the threads in a Shire to atomically modify the barrier counter and determine whether all threads participating have indeed reached the barrier or not.</csr:p>
         <csr:p>The FLB extension provides 32 barrier counters. The barrier counters are 8 bits wide to support an all-thread (64 threads) barrier in the Shire. Barrier counter (i) should be initialized by software prior to starting the barrier operation using a regular RISC-V store instruction to address (address + i * 8).</csr:p>
         <csr:p> Typically, software will initialize barrier counters to zero, but any value between 0 and 255 is legal. For maximum performance, the FLB counters are directly accessible by the threads in the Shire using CSRRW instructions. Threads participating in a barrier using a CSRRW instruction to atomically increment the barrier counter. If the thread is the last one to join the barrier, the CSRRW will return a 0x1 value, otherwise it will return 0x0.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>barrier_count_0</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER0_BARRIER_COUNT_0_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER0_BARRIER_COUNT_0_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER0_BARRIER_COUNT_0_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER0_BARRIER_COUNT_0_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER0_BARRIER_COUNT_0_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER0_BARRIER_COUNT_0_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER0_BARRIER_COUNT_0_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER0_BARRIER_COUNT_0_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>641</csr:linenumber>
         <csr:title>Barrier Count</csr:title>
         <csr:msb>7</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>63</csr:msb>
         <csr:lsb>8</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>etsoc_shire_other_esr.fast_local_barrier1</csr:referenceName>
       <csr:identifier>fast_local_barrier1</csr:identifier>
       <csr:addressMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER1_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER1_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER1_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER1_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
       <csr:linenumber>653</csr:linenumber>
       <csr:title>Fast local barrier 1. See Fast Local Barrier 0 register for description.</csr:title>
       <csr:offset>0x21</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Etsoc_shire_other_esr_fast_local_barrier1</csr:typeName>
       <csr:attributes>
        <csr:attribute>ESRGroup="ET_FastLocalBarrier"</csr:attribute>
        <csr:attribute>PP="0"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>barrier_count_1</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER1_BARRIER_COUNT_1_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER1_BARRIER_COUNT_1_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER1_BARRIER_COUNT_1_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER1_BARRIER_COUNT_1_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER1_BARRIER_COUNT_1_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER1_BARRIER_COUNT_1_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER1_BARRIER_COUNT_1_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER1_BARRIER_COUNT_1_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>652</csr:linenumber>
         <csr:title>Barrier Count</csr:title>
         <csr:msb>7</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>63</csr:msb>
         <csr:lsb>8</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>etsoc_shire_other_esr.fast_local_barrier2</csr:referenceName>
       <csr:identifier>fast_local_barrier2</csr:identifier>
       <csr:addressMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER2_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER2_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER2_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER2_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
       <csr:linenumber>664</csr:linenumber>
       <csr:title>Fast local barrier 2.  See Fast Local Barrier 0 register for description.</csr:title>
       <csr:offset>0x22</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Etsoc_shire_other_esr_fast_local_barrier2</csr:typeName>
       <csr:attributes>
        <csr:attribute>ESRGroup="ET_FastLocalBarrier"</csr:attribute>
        <csr:attribute>PP="0"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>barrier_count_2</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER2_BARRIER_COUNT_2_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER2_BARRIER_COUNT_2_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER2_BARRIER_COUNT_2_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER2_BARRIER_COUNT_2_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER2_BARRIER_COUNT_2_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER2_BARRIER_COUNT_2_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER2_BARRIER_COUNT_2_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER2_BARRIER_COUNT_2_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>663</csr:linenumber>
         <csr:title>Barrier Count</csr:title>
         <csr:msb>7</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>63</csr:msb>
         <csr:lsb>8</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>etsoc_shire_other_esr.fast_local_barrier3</csr:referenceName>
       <csr:identifier>fast_local_barrier3</csr:identifier>
       <csr:addressMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER3_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER3_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER3_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER3_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
       <csr:linenumber>675</csr:linenumber>
       <csr:title>Fast local barrier 3. See Fast Local Barrier 0 register for description.</csr:title>
       <csr:offset>0x23</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Etsoc_shire_other_esr_fast_local_barrier3</csr:typeName>
       <csr:attributes>
        <csr:attribute>ESRGroup="ET_FastLocalBarrier"</csr:attribute>
        <csr:attribute>PP="0"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>barrier_count_3</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER3_BARRIER_COUNT_3_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER3_BARRIER_COUNT_3_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER3_BARRIER_COUNT_3_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER3_BARRIER_COUNT_3_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER3_BARRIER_COUNT_3_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER3_BARRIER_COUNT_3_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER3_BARRIER_COUNT_3_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER3_BARRIER_COUNT_3_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>674</csr:linenumber>
         <csr:title>Barrier Count</csr:title>
         <csr:msb>7</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>63</csr:msb>
         <csr:lsb>8</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>etsoc_shire_other_esr.fast_local_barrier4</csr:referenceName>
       <csr:identifier>fast_local_barrier4</csr:identifier>
       <csr:addressMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER4_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER4_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER4_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER4_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
       <csr:linenumber>686</csr:linenumber>
       <csr:title>Fast local barrier 4. See Fast Local Barrier 0 register for description.</csr:title>
       <csr:offset>0x24</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Etsoc_shire_other_esr_fast_local_barrier4</csr:typeName>
       <csr:attributes>
        <csr:attribute>ESRGroup="ET_FastLocalBarrier"</csr:attribute>
        <csr:attribute>PP="0"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>barrier_count_4</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER4_BARRIER_COUNT_4_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER4_BARRIER_COUNT_4_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER4_BARRIER_COUNT_4_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER4_BARRIER_COUNT_4_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER4_BARRIER_COUNT_4_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER4_BARRIER_COUNT_4_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER4_BARRIER_COUNT_4_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER4_BARRIER_COUNT_4_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>685</csr:linenumber>
         <csr:title>Barrier Count</csr:title>
         <csr:msb>7</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>63</csr:msb>
         <csr:lsb>8</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>etsoc_shire_other_esr.fast_local_barrier5</csr:referenceName>
       <csr:identifier>fast_local_barrier5</csr:identifier>
       <csr:addressMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER5_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER5_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER5_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER5_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
       <csr:linenumber>697</csr:linenumber>
       <csr:title>Fast local barrier 5. See Fast Local Barrier 0 register for description.</csr:title>
       <csr:offset>0x25</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Etsoc_shire_other_esr_fast_local_barrier5</csr:typeName>
       <csr:attributes>
        <csr:attribute>ESRGroup="ET_FastLocalBarrier"</csr:attribute>
        <csr:attribute>PP="0"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>barrier_count_5</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER5_BARRIER_COUNT_5_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER5_BARRIER_COUNT_5_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER5_BARRIER_COUNT_5_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER5_BARRIER_COUNT_5_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER5_BARRIER_COUNT_5_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER5_BARRIER_COUNT_5_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER5_BARRIER_COUNT_5_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER5_BARRIER_COUNT_5_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>696</csr:linenumber>
         <csr:title>Barrier Count</csr:title>
         <csr:msb>7</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>63</csr:msb>
         <csr:lsb>8</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>etsoc_shire_other_esr.fast_local_barrier6</csr:referenceName>
       <csr:identifier>fast_local_barrier6</csr:identifier>
       <csr:addressMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER6_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER6_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER6_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER6_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
       <csr:linenumber>708</csr:linenumber>
       <csr:title>Fast local barrier 6. See Fast Local Barrier 0 register for description.</csr:title>
       <csr:offset>0x26</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Etsoc_shire_other_esr_fast_local_barrier6</csr:typeName>
       <csr:attributes>
        <csr:attribute>ESRGroup="ET_FastLocalBarrier"</csr:attribute>
        <csr:attribute>PP="0"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>barrier_count_6</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER6_BARRIER_COUNT_6_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER6_BARRIER_COUNT_6_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER6_BARRIER_COUNT_6_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER6_BARRIER_COUNT_6_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER6_BARRIER_COUNT_6_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER6_BARRIER_COUNT_6_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER6_BARRIER_COUNT_6_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER6_BARRIER_COUNT_6_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>707</csr:linenumber>
         <csr:title>Barrier Count</csr:title>
         <csr:msb>7</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>63</csr:msb>
         <csr:lsb>8</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>etsoc_shire_other_esr.fast_local_barrier7</csr:referenceName>
       <csr:identifier>fast_local_barrier7</csr:identifier>
       <csr:addressMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER7_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER7_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER7_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER7_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
       <csr:linenumber>719</csr:linenumber>
       <csr:title>Fast local barrier 7. See Fast Local Barrier 0 register for description.</csr:title>
       <csr:offset>0x27</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Etsoc_shire_other_esr_fast_local_barrier7</csr:typeName>
       <csr:attributes>
        <csr:attribute>ESRGroup="ET_FastLocalBarrier"</csr:attribute>
        <csr:attribute>PP="0"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>barrier_count_7</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER7_BARRIER_COUNT_7_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER7_BARRIER_COUNT_7_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER7_BARRIER_COUNT_7_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER7_BARRIER_COUNT_7_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER7_BARRIER_COUNT_7_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER7_BARRIER_COUNT_7_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER7_BARRIER_COUNT_7_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER7_BARRIER_COUNT_7_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>718</csr:linenumber>
         <csr:title>Barrier Count</csr:title>
         <csr:msb>7</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>63</csr:msb>
         <csr:lsb>8</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>etsoc_shire_other_esr.fast_local_barrier8</csr:referenceName>
       <csr:identifier>fast_local_barrier8</csr:identifier>
       <csr:addressMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER8_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER8_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER8_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER8_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
       <csr:linenumber>730</csr:linenumber>
       <csr:title>Fast local barrier 8. See Fast Local Barrier 0 register for description.</csr:title>
       <csr:offset>0x28</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Etsoc_shire_other_esr_fast_local_barrier8</csr:typeName>
       <csr:attributes>
        <csr:attribute>ESRGroup="ET_FastLocalBarrier"</csr:attribute>
        <csr:attribute>PP="0"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>barrier_count_8</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER8_BARRIER_COUNT_8_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER8_BARRIER_COUNT_8_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER8_BARRIER_COUNT_8_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER8_BARRIER_COUNT_8_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER8_BARRIER_COUNT_8_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER8_BARRIER_COUNT_8_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER8_BARRIER_COUNT_8_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER8_BARRIER_COUNT_8_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>729</csr:linenumber>
         <csr:title>Barrier Count</csr:title>
         <csr:msb>7</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>63</csr:msb>
         <csr:lsb>8</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>etsoc_shire_other_esr.fast_local_barrier9</csr:referenceName>
       <csr:identifier>fast_local_barrier9</csr:identifier>
       <csr:addressMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER9_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER9_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER9_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER9_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
       <csr:linenumber>741</csr:linenumber>
       <csr:title>Fast local barrier 9. See Fast Local Barrier 0 register for description.</csr:title>
       <csr:offset>0x29</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Etsoc_shire_other_esr_fast_local_barrier9</csr:typeName>
       <csr:attributes>
        <csr:attribute>ESRGroup="ET_FastLocalBarrier"</csr:attribute>
        <csr:attribute>PP="0"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>barrier_count_9</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER9_BARRIER_COUNT_9_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER9_BARRIER_COUNT_9_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER9_BARRIER_COUNT_9_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER9_BARRIER_COUNT_9_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER9_BARRIER_COUNT_9_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER9_BARRIER_COUNT_9_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER9_BARRIER_COUNT_9_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER9_BARRIER_COUNT_9_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>740</csr:linenumber>
         <csr:title>Barrier Count</csr:title>
         <csr:msb>7</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>63</csr:msb>
         <csr:lsb>8</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>etsoc_shire_other_esr.fast_local_barrier10</csr:referenceName>
       <csr:identifier>fast_local_barrier10</csr:identifier>
       <csr:addressMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER10_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER10_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER10_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER10_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
       <csr:linenumber>752</csr:linenumber>
       <csr:title>Fast local barrier 10. See Fast Local Barrier 0 register for description.</csr:title>
       <csr:offset>0x2A</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Etsoc_shire_other_esr_fast_local_barrier10</csr:typeName>
       <csr:attributes>
        <csr:attribute>ESRGroup="ET_FastLocalBarrier"</csr:attribute>
        <csr:attribute>PP="0"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>barrier_count_10</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER10_BARRIER_COUNT_10_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER10_BARRIER_COUNT_10_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER10_BARRIER_COUNT_10_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER10_BARRIER_COUNT_10_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER10_BARRIER_COUNT_10_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER10_BARRIER_COUNT_10_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER10_BARRIER_COUNT_10_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER10_BARRIER_COUNT_10_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>751</csr:linenumber>
         <csr:title>Barrier Count</csr:title>
         <csr:msb>7</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>63</csr:msb>
         <csr:lsb>8</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>etsoc_shire_other_esr.fast_local_barrier11</csr:referenceName>
       <csr:identifier>fast_local_barrier11</csr:identifier>
       <csr:addressMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER11_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER11_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER11_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER11_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
       <csr:linenumber>763</csr:linenumber>
       <csr:title>Fast local barrier 11. See Fast Local Barrier 0 register for description.</csr:title>
       <csr:offset>0x2B</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Etsoc_shire_other_esr_fast_local_barrier11</csr:typeName>
       <csr:attributes>
        <csr:attribute>ESRGroup="ET_FastLocalBarrier"</csr:attribute>
        <csr:attribute>PP="0"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>barrier_count_11</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER11_BARRIER_COUNT_11_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER11_BARRIER_COUNT_11_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER11_BARRIER_COUNT_11_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER11_BARRIER_COUNT_11_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER11_BARRIER_COUNT_11_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER11_BARRIER_COUNT_11_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER11_BARRIER_COUNT_11_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER11_BARRIER_COUNT_11_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>762</csr:linenumber>
         <csr:title>Barrier Count</csr:title>
         <csr:msb>7</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>63</csr:msb>
         <csr:lsb>8</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>etsoc_shire_other_esr.fast_local_barrier12</csr:referenceName>
       <csr:identifier>fast_local_barrier12</csr:identifier>
       <csr:addressMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER12_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER12_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER12_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER12_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
       <csr:linenumber>774</csr:linenumber>
       <csr:title>Fast local barrier 12. See Fast Local Barrier 0 register for description.</csr:title>
       <csr:offset>0x2C</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Etsoc_shire_other_esr_fast_local_barrier12</csr:typeName>
       <csr:attributes>
        <csr:attribute>ESRGroup="ET_FastLocalBarrier"</csr:attribute>
        <csr:attribute>PP="0"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>barrier_count_12</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER12_BARRIER_COUNT_12_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER12_BARRIER_COUNT_12_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER12_BARRIER_COUNT_12_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER12_BARRIER_COUNT_12_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER12_BARRIER_COUNT_12_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER12_BARRIER_COUNT_12_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER12_BARRIER_COUNT_12_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER12_BARRIER_COUNT_12_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>773</csr:linenumber>
         <csr:title>Barrier Count</csr:title>
         <csr:msb>7</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>63</csr:msb>
         <csr:lsb>8</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>etsoc_shire_other_esr.fast_local_barrier13</csr:referenceName>
       <csr:identifier>fast_local_barrier13</csr:identifier>
       <csr:addressMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER13_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER13_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER13_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER13_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
       <csr:linenumber>785</csr:linenumber>
       <csr:title>Fast local barrier 13. See Fast Local Barrier 0 register for description.</csr:title>
       <csr:offset>0x2D</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Etsoc_shire_other_esr_fast_local_barrier13</csr:typeName>
       <csr:attributes>
        <csr:attribute>ESRGroup="ET_FastLocalBarrier"</csr:attribute>
        <csr:attribute>PP="0"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>barrier_count_13</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER13_BARRIER_COUNT_13_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER13_BARRIER_COUNT_13_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER13_BARRIER_COUNT_13_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER13_BARRIER_COUNT_13_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER13_BARRIER_COUNT_13_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER13_BARRIER_COUNT_13_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER13_BARRIER_COUNT_13_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER13_BARRIER_COUNT_13_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>784</csr:linenumber>
         <csr:title>Barrier Count</csr:title>
         <csr:msb>7</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>63</csr:msb>
         <csr:lsb>8</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>etsoc_shire_other_esr.fast_local_barrier14</csr:referenceName>
       <csr:identifier>fast_local_barrier14</csr:identifier>
       <csr:addressMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER14_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER14_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER14_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER14_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
       <csr:linenumber>796</csr:linenumber>
       <csr:title>Fast local barrier 14. See Fast Local Barrier 0 register for description.</csr:title>
       <csr:offset>0x2E</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Etsoc_shire_other_esr_fast_local_barrier14</csr:typeName>
       <csr:attributes>
        <csr:attribute>ESRGroup="ET_FastLocalBarrier"</csr:attribute>
        <csr:attribute>PP="0"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>barrier_count_14</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER14_BARRIER_COUNT_14_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER14_BARRIER_COUNT_14_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER14_BARRIER_COUNT_14_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER14_BARRIER_COUNT_14_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER14_BARRIER_COUNT_14_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER14_BARRIER_COUNT_14_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER14_BARRIER_COUNT_14_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER14_BARRIER_COUNT_14_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>795</csr:linenumber>
         <csr:title>Barrier Count</csr:title>
         <csr:msb>7</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>63</csr:msb>
         <csr:lsb>8</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>etsoc_shire_other_esr.fast_local_barrier15</csr:referenceName>
       <csr:identifier>fast_local_barrier15</csr:identifier>
       <csr:addressMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER15_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER15_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER15_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER15_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
       <csr:linenumber>807</csr:linenumber>
       <csr:title>Fast local barrier 15. See Fast Local Barrier 0 register for description.</csr:title>
       <csr:offset>0x2F</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Etsoc_shire_other_esr_fast_local_barrier15</csr:typeName>
       <csr:attributes>
        <csr:attribute>ESRGroup="ET_FastLocalBarrier"</csr:attribute>
        <csr:attribute>PP="0"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>barrier_count_15</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER15_BARRIER_COUNT_15_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER15_BARRIER_COUNT_15_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER15_BARRIER_COUNT_15_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER15_BARRIER_COUNT_15_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER15_BARRIER_COUNT_15_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER15_BARRIER_COUNT_15_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER15_BARRIER_COUNT_15_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER15_BARRIER_COUNT_15_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>806</csr:linenumber>
         <csr:title>Barrier Count</csr:title>
         <csr:msb>7</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>63</csr:msb>
         <csr:lsb>8</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>etsoc_shire_other_esr.fast_local_barrier16</csr:referenceName>
       <csr:identifier>fast_local_barrier16</csr:identifier>
       <csr:addressMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER16_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER16_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER16_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER16_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
       <csr:linenumber>818</csr:linenumber>
       <csr:title>Fast local barrier 16. See Fast Local Barrier 0 register for description.</csr:title>
       <csr:offset>0x30</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Etsoc_shire_other_esr_fast_local_barrier16</csr:typeName>
       <csr:attributes>
        <csr:attribute>ESRGroup="ET_FastLocalBarrier"</csr:attribute>
        <csr:attribute>PP="0"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>barrier_count_16</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER16_BARRIER_COUNT_16_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER16_BARRIER_COUNT_16_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER16_BARRIER_COUNT_16_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER16_BARRIER_COUNT_16_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER16_BARRIER_COUNT_16_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER16_BARRIER_COUNT_16_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER16_BARRIER_COUNT_16_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER16_BARRIER_COUNT_16_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>817</csr:linenumber>
         <csr:title>Barrier Count</csr:title>
         <csr:msb>7</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>63</csr:msb>
         <csr:lsb>8</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>etsoc_shire_other_esr.fast_local_barrier17</csr:referenceName>
       <csr:identifier>fast_local_barrier17</csr:identifier>
       <csr:addressMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER17_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER17_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER17_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER17_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
       <csr:linenumber>829</csr:linenumber>
       <csr:title>Fast local barrier 17. See Fast Local Barrier 0 register for description.</csr:title>
       <csr:offset>0x31</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Etsoc_shire_other_esr_fast_local_barrier17</csr:typeName>
       <csr:attributes>
        <csr:attribute>ESRGroup="ET_FastLocalBarrier"</csr:attribute>
        <csr:attribute>PP="0"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>barrier_count_17</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER17_BARRIER_COUNT_17_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER17_BARRIER_COUNT_17_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER17_BARRIER_COUNT_17_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER17_BARRIER_COUNT_17_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER17_BARRIER_COUNT_17_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER17_BARRIER_COUNT_17_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER17_BARRIER_COUNT_17_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER17_BARRIER_COUNT_17_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>828</csr:linenumber>
         <csr:title>Barrier Count</csr:title>
         <csr:msb>7</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>63</csr:msb>
         <csr:lsb>8</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>etsoc_shire_other_esr.fast_local_barrier18</csr:referenceName>
       <csr:identifier>fast_local_barrier18</csr:identifier>
       <csr:addressMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER18_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER18_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER18_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER18_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
       <csr:linenumber>840</csr:linenumber>
       <csr:title>Fast local barrier 18. See Fast Local Barrier 0 register for description.</csr:title>
       <csr:offset>0x32</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Etsoc_shire_other_esr_fast_local_barrier18</csr:typeName>
       <csr:attributes>
        <csr:attribute>ESRGroup="ET_FastLocalBarrier"</csr:attribute>
        <csr:attribute>PP="0"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>barrier_count_18</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER18_BARRIER_COUNT_18_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER18_BARRIER_COUNT_18_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER18_BARRIER_COUNT_18_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER18_BARRIER_COUNT_18_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER18_BARRIER_COUNT_18_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER18_BARRIER_COUNT_18_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER18_BARRIER_COUNT_18_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER18_BARRIER_COUNT_18_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>839</csr:linenumber>
         <csr:title>Barrier Count</csr:title>
         <csr:msb>7</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>63</csr:msb>
         <csr:lsb>8</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>etsoc_shire_other_esr.fast_local_barrier19</csr:referenceName>
       <csr:identifier>fast_local_barrier19</csr:identifier>
       <csr:addressMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER19_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER19_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER19_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER19_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
       <csr:linenumber>851</csr:linenumber>
       <csr:title>Fast local barrier 19. See Fast Local Barrier 0 register for description.</csr:title>
       <csr:offset>0x33</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Etsoc_shire_other_esr_fast_local_barrier19</csr:typeName>
       <csr:attributes>
        <csr:attribute>ESRGroup="ET_FastLocalBarrier"</csr:attribute>
        <csr:attribute>PP="0"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>barrier_count_19</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER19_BARRIER_COUNT_19_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER19_BARRIER_COUNT_19_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER19_BARRIER_COUNT_19_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER19_BARRIER_COUNT_19_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER19_BARRIER_COUNT_19_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER19_BARRIER_COUNT_19_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER19_BARRIER_COUNT_19_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER19_BARRIER_COUNT_19_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>850</csr:linenumber>
         <csr:title>Barrier Count</csr:title>
         <csr:msb>7</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>63</csr:msb>
         <csr:lsb>8</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>etsoc_shire_other_esr.fast_local_barrier20</csr:referenceName>
       <csr:identifier>fast_local_barrier20</csr:identifier>
       <csr:addressMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER20_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER20_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER20_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER20_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
       <csr:linenumber>862</csr:linenumber>
       <csr:title>Fast local barrier 20. See Fast Local Barrier 0 register for description.</csr:title>
       <csr:offset>0x34</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Etsoc_shire_other_esr_fast_local_barrier20</csr:typeName>
       <csr:attributes>
        <csr:attribute>ESRGroup="ET_FastLocalBarrier"</csr:attribute>
        <csr:attribute>PP="0"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>barrier_count_20</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER20_BARRIER_COUNT_20_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER20_BARRIER_COUNT_20_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER20_BARRIER_COUNT_20_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER20_BARRIER_COUNT_20_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER20_BARRIER_COUNT_20_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER20_BARRIER_COUNT_20_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER20_BARRIER_COUNT_20_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER20_BARRIER_COUNT_20_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>861</csr:linenumber>
         <csr:title>Barrier Count</csr:title>
         <csr:msb>7</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>63</csr:msb>
         <csr:lsb>8</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>etsoc_shire_other_esr.fast_local_barrier21</csr:referenceName>
       <csr:identifier>fast_local_barrier21</csr:identifier>
       <csr:addressMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER21_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER21_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER21_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER21_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
       <csr:linenumber>873</csr:linenumber>
       <csr:title>Fast local barrier 21. See Fast Local Barrier 0 register for description.</csr:title>
       <csr:offset>0x35</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Etsoc_shire_other_esr_fast_local_barrier21</csr:typeName>
       <csr:attributes>
        <csr:attribute>ESRGroup="ET_FastLocalBarrier"</csr:attribute>
        <csr:attribute>PP="0"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>barrier_count_21</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER21_BARRIER_COUNT_21_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER21_BARRIER_COUNT_21_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER21_BARRIER_COUNT_21_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER21_BARRIER_COUNT_21_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER21_BARRIER_COUNT_21_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER21_BARRIER_COUNT_21_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER21_BARRIER_COUNT_21_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER21_BARRIER_COUNT_21_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>872</csr:linenumber>
         <csr:title>Barrier Count</csr:title>
         <csr:msb>7</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>63</csr:msb>
         <csr:lsb>8</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>etsoc_shire_other_esr.fast_local_barrier22</csr:referenceName>
       <csr:identifier>fast_local_barrier22</csr:identifier>
       <csr:addressMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER22_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER22_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER22_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER22_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
       <csr:linenumber>884</csr:linenumber>
       <csr:title>Fast local barrier 22. See Fast Local Barrier 0 register for description.</csr:title>
       <csr:offset>0x36</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Etsoc_shire_other_esr_fast_local_barrier22</csr:typeName>
       <csr:attributes>
        <csr:attribute>ESRGroup="ET_FastLocalBarrier"</csr:attribute>
        <csr:attribute>PP="0"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>barrier_count_22</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER22_BARRIER_COUNT_22_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER22_BARRIER_COUNT_22_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER22_BARRIER_COUNT_22_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER22_BARRIER_COUNT_22_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER22_BARRIER_COUNT_22_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER22_BARRIER_COUNT_22_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER22_BARRIER_COUNT_22_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER22_BARRIER_COUNT_22_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>883</csr:linenumber>
         <csr:title>Barrier Count</csr:title>
         <csr:msb>7</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>63</csr:msb>
         <csr:lsb>8</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>etsoc_shire_other_esr.fast_local_barrier23</csr:referenceName>
       <csr:identifier>fast_local_barrier23</csr:identifier>
       <csr:addressMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER23_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER23_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER23_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER23_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
       <csr:linenumber>895</csr:linenumber>
       <csr:title>Fast local barrier 23. See Fast Local Barrier 0 register for description.</csr:title>
       <csr:offset>0x37</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Etsoc_shire_other_esr_fast_local_barrier23</csr:typeName>
       <csr:attributes>
        <csr:attribute>ESRGroup="ET_FastLocalBarrier"</csr:attribute>
        <csr:attribute>PP="0"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>barrier_count_23</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER23_BARRIER_COUNT_23_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER23_BARRIER_COUNT_23_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER23_BARRIER_COUNT_23_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER23_BARRIER_COUNT_23_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER23_BARRIER_COUNT_23_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER23_BARRIER_COUNT_23_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER23_BARRIER_COUNT_23_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER23_BARRIER_COUNT_23_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>894</csr:linenumber>
         <csr:title>Barrier Count</csr:title>
         <csr:msb>7</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>63</csr:msb>
         <csr:lsb>8</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>etsoc_shire_other_esr.fast_local_barrier24</csr:referenceName>
       <csr:identifier>fast_local_barrier24</csr:identifier>
       <csr:addressMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER24_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER24_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER24_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER24_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
       <csr:linenumber>906</csr:linenumber>
       <csr:title>Fast local barrier 24. See Fast Local Barrier 0 register for description.</csr:title>
       <csr:offset>0x38</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Etsoc_shire_other_esr_fast_local_barrier24</csr:typeName>
       <csr:attributes>
        <csr:attribute>ESRGroup="ET_FastLocalBarrier"</csr:attribute>
        <csr:attribute>PP="0"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>barrier_count_24</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER24_BARRIER_COUNT_24_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER24_BARRIER_COUNT_24_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER24_BARRIER_COUNT_24_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER24_BARRIER_COUNT_24_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER24_BARRIER_COUNT_24_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER24_BARRIER_COUNT_24_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER24_BARRIER_COUNT_24_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER24_BARRIER_COUNT_24_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>905</csr:linenumber>
         <csr:title>Barrier Count</csr:title>
         <csr:msb>7</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>63</csr:msb>
         <csr:lsb>8</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>etsoc_shire_other_esr.fast_local_barrier25</csr:referenceName>
       <csr:identifier>fast_local_barrier25</csr:identifier>
       <csr:addressMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER25_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER25_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER25_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER25_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
       <csr:linenumber>917</csr:linenumber>
       <csr:title>Fast local barrier 25. See Fast Local Barrier 0 register for description.</csr:title>
       <csr:offset>0x39</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Etsoc_shire_other_esr_fast_local_barrier25</csr:typeName>
       <csr:attributes>
        <csr:attribute>ESRGroup="ET_FastLocalBarrier"</csr:attribute>
        <csr:attribute>PP="0"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>barrier_count_25</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER25_BARRIER_COUNT_25_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER25_BARRIER_COUNT_25_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER25_BARRIER_COUNT_25_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER25_BARRIER_COUNT_25_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER25_BARRIER_COUNT_25_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER25_BARRIER_COUNT_25_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER25_BARRIER_COUNT_25_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER25_BARRIER_COUNT_25_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>916</csr:linenumber>
         <csr:title>Barrier Count</csr:title>
         <csr:msb>7</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>63</csr:msb>
         <csr:lsb>8</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>etsoc_shire_other_esr.fast_local_barrier26</csr:referenceName>
       <csr:identifier>fast_local_barrier26</csr:identifier>
       <csr:addressMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER26_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER26_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER26_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER26_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
       <csr:linenumber>928</csr:linenumber>
       <csr:title>Fast local barrier 26. See Fast Local Barrier 0 register for description.</csr:title>
       <csr:offset>0x3A</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Etsoc_shire_other_esr_fast_local_barrier26</csr:typeName>
       <csr:attributes>
        <csr:attribute>ESRGroup="ET_FastLocalBarrier"</csr:attribute>
        <csr:attribute>PP="0"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>barrier_count_26</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER26_BARRIER_COUNT_26_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER26_BARRIER_COUNT_26_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER26_BARRIER_COUNT_26_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER26_BARRIER_COUNT_26_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER26_BARRIER_COUNT_26_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER26_BARRIER_COUNT_26_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER26_BARRIER_COUNT_26_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER26_BARRIER_COUNT_26_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>927</csr:linenumber>
         <csr:title>Barrier Count</csr:title>
         <csr:msb>7</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>63</csr:msb>
         <csr:lsb>8</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>etsoc_shire_other_esr.fast_local_barrier27</csr:referenceName>
       <csr:identifier>fast_local_barrier27</csr:identifier>
       <csr:addressMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER27_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER27_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER27_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER27_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
       <csr:linenumber>939</csr:linenumber>
       <csr:title>Fast local barrier 27. See Fast Local Barrier 0 register for description.</csr:title>
       <csr:offset>0x3B</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Etsoc_shire_other_esr_fast_local_barrier27</csr:typeName>
       <csr:attributes>
        <csr:attribute>ESRGroup="ET_FastLocalBarrier"</csr:attribute>
        <csr:attribute>PP="0"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>barrier_count_27</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER27_BARRIER_COUNT_27_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER27_BARRIER_COUNT_27_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER27_BARRIER_COUNT_27_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER27_BARRIER_COUNT_27_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER27_BARRIER_COUNT_27_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER27_BARRIER_COUNT_27_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER27_BARRIER_COUNT_27_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER27_BARRIER_COUNT_27_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>938</csr:linenumber>
         <csr:title>Barrier Count</csr:title>
         <csr:msb>7</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>63</csr:msb>
         <csr:lsb>8</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>etsoc_shire_other_esr.fast_local_barrier28</csr:referenceName>
       <csr:identifier>fast_local_barrier28</csr:identifier>
       <csr:addressMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER28_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER28_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER28_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER28_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
       <csr:linenumber>950</csr:linenumber>
       <csr:title>Fast local barrier 28. See Fast Local Barrier 0 register for description.</csr:title>
       <csr:offset>0x3C</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Etsoc_shire_other_esr_fast_local_barrier28</csr:typeName>
       <csr:attributes>
        <csr:attribute>ESRGroup="ET_FastLocalBarrier"</csr:attribute>
        <csr:attribute>PP="0"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>barrier_count_28</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER28_BARRIER_COUNT_28_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER28_BARRIER_COUNT_28_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER28_BARRIER_COUNT_28_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER28_BARRIER_COUNT_28_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER28_BARRIER_COUNT_28_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER28_BARRIER_COUNT_28_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER28_BARRIER_COUNT_28_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER28_BARRIER_COUNT_28_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>949</csr:linenumber>
         <csr:title>Barrier Count</csr:title>
         <csr:msb>7</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>63</csr:msb>
         <csr:lsb>8</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>etsoc_shire_other_esr.fast_local_barrier29</csr:referenceName>
       <csr:identifier>fast_local_barrier29</csr:identifier>
       <csr:addressMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER29_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER29_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER29_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER29_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
       <csr:linenumber>961</csr:linenumber>
       <csr:title>Fast local barrier 29. See Fast Local Barrier 0 register for description.</csr:title>
       <csr:offset>0x3D</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Etsoc_shire_other_esr_fast_local_barrier29</csr:typeName>
       <csr:attributes>
        <csr:attribute>ESRGroup="ET_FastLocalBarrier"</csr:attribute>
        <csr:attribute>PP="0"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>barrier_count_29</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER29_BARRIER_COUNT_29_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER29_BARRIER_COUNT_29_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER29_BARRIER_COUNT_29_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER29_BARRIER_COUNT_29_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER29_BARRIER_COUNT_29_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER29_BARRIER_COUNT_29_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER29_BARRIER_COUNT_29_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER29_BARRIER_COUNT_29_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>960</csr:linenumber>
         <csr:title>Barrier Count</csr:title>
         <csr:msb>7</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>63</csr:msb>
         <csr:lsb>8</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>etsoc_shire_other_esr.fast_local_barrier30</csr:referenceName>
       <csr:identifier>fast_local_barrier30</csr:identifier>
       <csr:addressMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER30_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER30_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER30_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER30_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
       <csr:linenumber>972</csr:linenumber>
       <csr:title>Fast local barrier 30. See Fast Local Barrier 0 register for description.</csr:title>
       <csr:offset>0x3E</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Etsoc_shire_other_esr_fast_local_barrier30</csr:typeName>
       <csr:attributes>
        <csr:attribute>ESRGroup="ET_FastLocalBarrier"</csr:attribute>
        <csr:attribute>PP="0"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>barrier_count_30</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER30_BARRIER_COUNT_30_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER30_BARRIER_COUNT_30_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER30_BARRIER_COUNT_30_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER30_BARRIER_COUNT_30_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER30_BARRIER_COUNT_30_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER30_BARRIER_COUNT_30_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER30_BARRIER_COUNT_30_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER30_BARRIER_COUNT_30_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>971</csr:linenumber>
         <csr:title>Barrier Count</csr:title>
         <csr:msb>7</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>63</csr:msb>
         <csr:lsb>8</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>etsoc_shire_other_esr.fast_local_barrier31</csr:referenceName>
       <csr:identifier>fast_local_barrier31</csr:identifier>
       <csr:addressMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER31_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER31_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER31_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER31_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
       <csr:linenumber>983</csr:linenumber>
       <csr:title>Fast local barrier 31. See Fast Local Barrier 0 register for description.</csr:title>
       <csr:offset>0x3F</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Etsoc_shire_other_esr_fast_local_barrier31</csr:typeName>
       <csr:attributes>
        <csr:attribute>ESRGroup="ET_FastLocalBarrier"</csr:attribute>
        <csr:attribute>PP="0"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>barrier_count_31</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER31_BARRIER_COUNT_31_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER31_BARRIER_COUNT_31_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER31_BARRIER_COUNT_31_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER31_BARRIER_COUNT_31_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER31_BARRIER_COUNT_31_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER31_BARRIER_COUNT_31_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER31_BARRIER_COUNT_31_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER31_BARRIER_COUNT_31_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>982</csr:linenumber>
         <csr:title>Barrier Count</csr:title>
         <csr:msb>7</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>63</csr:msb>
         <csr:lsb>8</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>etsoc_shire_other_esr.mtime_local_target</csr:referenceName>
       <csr:identifier>mtime_local_target</csr:identifier>
       <csr:addressMacro>ETSOC_SHIRE_OTHER_ESR_MTIME_LOCAL_TARGET_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>ETSOC_SHIRE_OTHER_ESR_MTIME_LOCAL_TARGET_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>ETSOC_SHIRE_OTHER_ESR_MTIME_LOCAL_TARGET_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>ETSOC_SHIRE_OTHER_ESR_MTIME_LOCAL_TARGET_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
       <csr:linenumber>1006</csr:linenumber>
       <csr:title>mtime local target</csr:title>
       <csr:offset>0x43</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Etsoc_shire_other_esr_mtime_local_target</csr:typeName>
       <csr:attributes>
        <csr:attribute>Documentation_Source="Email thread with Grigorios"</csr:attribute>
        <csr:attribute>PP="3"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>mtime_local_target</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_MTIME_LOCAL_TARGET_MTIME_LOCAL_TARGET_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_MTIME_LOCAL_TARGET_MTIME_LOCAL_TARGET_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_MTIME_LOCAL_TARGET_MTIME_LOCAL_TARGET_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_MTIME_LOCAL_TARGET_MTIME_LOCAL_TARGET_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_MTIME_LOCAL_TARGET_MTIME_LOCAL_TARGET_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_MTIME_LOCAL_TARGET_MTIME_LOCAL_TARGET_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_MTIME_LOCAL_TARGET_MTIME_LOCAL_TARGET_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_MTIME_LOCAL_TARGET_MTIME_LOCAL_TARGET_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>1005</csr:linenumber>
         <csr:title>mtime local target</csr:title>
        <csr:description>
         <csr:p>This register is a filter for timer interrupts. This 32-bit field contains 1 bit per Minion of the Shire. Bit 0 corresponds to Minion 0 of Neighborhood 0, and bit 31 corresponds to Minion 7 of Neighborhood 3. When the Shire receives a timer interrupt from the PLIC, which is generated by the RVTimer, this interrupt is broadcast to all the Minions in the Shire whose corresponding bit is set. For example, if only bits 7:0 of this register are set, the interrupt will be broadcast only to the Minions (7:0) in Neighborhood 0. All of the Minions (31:8) in Neighborhoods 1 - 3 will not receive the interrupt.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>63</csr:msb>
         <csr:lsb>32</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>etsoc_shire_other_esr.shire_power_ctrl</csr:referenceName>
       <csr:identifier>shire_power_ctrl</csr:identifier>
       <csr:addressMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
       <csr:linenumber>1119</csr:linenumber>
       <csr:title>Shire global power control.</csr:title>
       <csr:offset>0x44</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Etsoc_shire_other_esr_shire_power_ctrl</csr:typeName>
       <csr:attributes>
        <csr:attribute>Documentation_Source="Power On and Off Requirements, Section 4.5.1"</csr:attribute>
        <csr:attribute>PP="3"</csr:attribute>
       </csr:attributes>
        <csr:description>
         <csr:p>Each Shire has four neighborhoods. This register allows each neighborhood to be individually powered up or down.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>shire_power_ctrl_on_off_neigh0</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ON_OFF_NEIGH0_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ON_OFF_NEIGH0_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ON_OFF_NEIGH0_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ON_OFF_NEIGH0_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ON_OFF_NEIGH0_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ON_OFF_NEIGH0_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ON_OFF_NEIGH0_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ON_OFF_NEIGH0_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>1023</csr:linenumber>
         <csr:title>Turn on/off neighborhood 0. </csr:title>
        <csr:description>
         <csr:p>This bit allows software to turn neighborhood 0 on or off.</csr:p>
         <csr:p>0: Turn off neighborhood 0.</csr:p>
         <csr:p>1: Turn on neighborhood 0.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>0</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>shire_power_ctrl_on_off_neigh1</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ON_OFF_NEIGH1_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ON_OFF_NEIGH1_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ON_OFF_NEIGH1_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ON_OFF_NEIGH1_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ON_OFF_NEIGH1_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ON_OFF_NEIGH1_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ON_OFF_NEIGH1_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ON_OFF_NEIGH1_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>1032</csr:linenumber>
         <csr:title>Turn on/off neighborhood 1. </csr:title>
        <csr:description>
         <csr:p>This bit allows software to turn neighborhood 1 on or off.</csr:p>
         <csr:p>0: Turn off neighborhood 1.</csr:p>
         <csr:p>1: Turn on neighborhood 1.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>1</csr:msb>
         <csr:lsb>1</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>shire_power_ctrl_on_off_neigh2</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ON_OFF_NEIGH2_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ON_OFF_NEIGH2_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ON_OFF_NEIGH2_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ON_OFF_NEIGH2_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ON_OFF_NEIGH2_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ON_OFF_NEIGH2_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ON_OFF_NEIGH2_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ON_OFF_NEIGH2_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>1041</csr:linenumber>
         <csr:title>Turn on/off neighborhood 2. </csr:title>
        <csr:description>
         <csr:p>This bit allows software to turn neighborhood 2 on or off.</csr:p>
         <csr:p>0: Turn off neighborhood 2.</csr:p>
         <csr:p>1: Turn on neighborhood 2.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>2</csr:msb>
         <csr:lsb>2</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>shire_power_ctrl_on_off_neigh3</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ON_OFF_NEIGH3_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ON_OFF_NEIGH3_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ON_OFF_NEIGH3_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ON_OFF_NEIGH3_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ON_OFF_NEIGH3_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ON_OFF_NEIGH3_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ON_OFF_NEIGH3_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ON_OFF_NEIGH3_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>1050</csr:linenumber>
         <csr:title>Turn on/off neighborhood 3. </csr:title>
        <csr:description>
         <csr:p>This bit allows software to turn neighborhood 3 on or off.</csr:p>
         <csr:p>0: Turn off neighborhood 3.</csr:p>
         <csr:p>1: Turn on neighborhood 3.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>3</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>shire_power_ctrl_iso_neigh0</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ISO_NEIGH0_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ISO_NEIGH0_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ISO_NEIGH0_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ISO_NEIGH0_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ISO_NEIGH0_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ISO_NEIGH0_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ISO_NEIGH0_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ISO_NEIGH0_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>1059</csr:linenumber>
         <csr:title>Isolate neighborhood 0. </csr:title>
        <csr:description>
         <csr:p>This bit allows software to isolate neighborhood 0.</csr:p>
         <csr:p>0: Do not isolate neighborhood 0.</csr:p>
         <csr:p>1: Isolate neighborhood 0.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>4</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>shire_power_ctrl_iso_neigh1</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ISO_NEIGH1_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ISO_NEIGH1_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ISO_NEIGH1_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ISO_NEIGH1_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ISO_NEIGH1_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ISO_NEIGH1_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ISO_NEIGH1_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ISO_NEIGH1_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>1068</csr:linenumber>
         <csr:title>Isolate neighborhood 1. </csr:title>
        <csr:description>
         <csr:p>This bit allows software to isolate neighborhood 1.</csr:p>
         <csr:p>0: Do not isolate neighborhood 1.</csr:p>
         <csr:p>1: Isolate neighborhood 1.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>5</csr:msb>
         <csr:lsb>5</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>shire_power_ctrl_iso_neigh2</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ISO_NEIGH2_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ISO_NEIGH2_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ISO_NEIGH2_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ISO_NEIGH2_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ISO_NEIGH2_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ISO_NEIGH2_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ISO_NEIGH2_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ISO_NEIGH2_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>1077</csr:linenumber>
         <csr:title>Isolate neighborhood 2. </csr:title>
        <csr:description>
         <csr:p>This bit allows software to isolate neighborhood 2.</csr:p>
         <csr:p>0: Do not isolate neighborhood 2.</csr:p>
         <csr:p>1: Isolate neighborhood 2.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>6</csr:msb>
         <csr:lsb>6</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>shire_power_ctrl_iso_neigh3</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ISO_NEIGH3_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ISO_NEIGH3_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ISO_NEIGH3_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ISO_NEIGH3_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ISO_NEIGH3_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ISO_NEIGH3_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ISO_NEIGH3_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ISO_NEIGH3_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>1086</csr:linenumber>
         <csr:title>Isolate neighborhood 3. </csr:title>
        <csr:description>
         <csr:p>This bit allows software to isolate neighborhood 3.</csr:p>
         <csr:p>0: Do not isolate neighborhood 3.</csr:p>
         <csr:p>1: Isolate neighborhood 3.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>7</csr:msb>
         <csr:lsb>7</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>shire_power_ctrl_nsleep_neigh0</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_NSLEEP_NEIGH0_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_NSLEEP_NEIGH0_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_NSLEEP_NEIGH0_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_NSLEEP_NEIGH0_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_NSLEEP_NEIGH0_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_NSLEEP_NEIGH0_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_NSLEEP_NEIGH0_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_NSLEEP_NEIGH0_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>1094</csr:linenumber>
         <csr:title>nsleep signals for neighborhood 0.</csr:title>
        <csr:description>
         <csr:p>This bit indicates the current state of the nsleep signals for neighborhood 0.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>8</csr:msb>
         <csr:lsb>8</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>shire_power_ctrl_nsleep_neigh1</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_NSLEEP_NEIGH1_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_NSLEEP_NEIGH1_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_NSLEEP_NEIGH1_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_NSLEEP_NEIGH1_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_NSLEEP_NEIGH1_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_NSLEEP_NEIGH1_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_NSLEEP_NEIGH1_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_NSLEEP_NEIGH1_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>1102</csr:linenumber>
         <csr:title>nsleep signals for neighborhood 1. </csr:title>
        <csr:description>
         <csr:p>This bit indicates the current state of the nsleep signals for neighborhood 1.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>9</csr:msb>
         <csr:lsb>9</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>shire_power_ctrl_nsleep_neigh2</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_NSLEEP_NEIGH2_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_NSLEEP_NEIGH2_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_NSLEEP_NEIGH2_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_NSLEEP_NEIGH2_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_NSLEEP_NEIGH2_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_NSLEEP_NEIGH2_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_NSLEEP_NEIGH2_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_NSLEEP_NEIGH2_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>1110</csr:linenumber>
         <csr:title>nsleep signals for neighborhood 2. </csr:title>
        <csr:description>
         <csr:p>This bit indicates the current state of the nsleep signals for neighborhood 2.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>10</csr:msb>
         <csr:lsb>10</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>shire_power_ctrl_nsleep_neigh3</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_NSLEEP_NEIGH3_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_NSLEEP_NEIGH3_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_NSLEEP_NEIGH3_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_NSLEEP_NEIGH3_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_NSLEEP_NEIGH3_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_NSLEEP_NEIGH3_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_NSLEEP_NEIGH3_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_NSLEEP_NEIGH3_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>1118</csr:linenumber>
         <csr:title>nsleep signals for neighborhood 3. </csr:title>
        <csr:description>
         <csr:p>This bit indicates the current state of the nsleep signals for neighborhood 3.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>11</csr:msb>
         <csr:lsb>11</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>63</csr:msb>
         <csr:lsb>12</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>etsoc_shire_other_esr.power_ctrl_neigh_nsleepin</csr:referenceName>
       <csr:identifier>power_ctrl_neigh_nsleepin</csr:identifier>
       <csr:addressMacro>ETSOC_SHIRE_OTHER_ESR_POWER_CTRL_NEIGH_NSLEEPIN_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>ETSOC_SHIRE_OTHER_ESR_POWER_CTRL_NEIGH_NSLEEPIN_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>ETSOC_SHIRE_OTHER_ESR_POWER_CTRL_NEIGH_NSLEEPIN_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>ETSOC_SHIRE_OTHER_ESR_POWER_CTRL_NEIGH_NSLEEPIN_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
       <csr:linenumber>1135</csr:linenumber>
       <csr:title>Shire neighborhood power control sleepin</csr:title>
       <csr:offset>0x45</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Etsoc_shire_other_esr_power_ctrl_neigh_nsleepin</csr:typeName>
       <csr:attributes>
        <csr:attribute>Documentation_Source="Power On and Off Requirements, Section 4.5.2"</csr:attribute>
        <csr:attribute>PP="3"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>power_ctrl_neigh_nsleepin</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_POWER_CTRL_NEIGH_NSLEEPIN_POWER_CTRL_NEIGH_NSLEEPIN_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_POWER_CTRL_NEIGH_NSLEEPIN_POWER_CTRL_NEIGH_NSLEEPIN_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_POWER_CTRL_NEIGH_NSLEEPIN_POWER_CTRL_NEIGH_NSLEEPIN_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_POWER_CTRL_NEIGH_NSLEEPIN_POWER_CTRL_NEIGH_NSLEEPIN_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_POWER_CTRL_NEIGH_NSLEEPIN_POWER_CTRL_NEIGH_NSLEEPIN_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_POWER_CTRL_NEIGH_NSLEEPIN_POWER_CTRL_NEIGH_NSLEEPIN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_POWER_CTRL_NEIGH_NSLEEPIN_POWER_CTRL_NEIGH_NSLEEPIN_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_POWER_CTRL_NEIGH_NSLEEPIN_POWER_CTRL_NEIGH_NSLEEPIN_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>1134</csr:linenumber>
         <csr:title>Turn on-off Minions 31:0.</csr:title>
        <csr:description>
         <csr:p>Bits 31:0 of this register allow software to turn off and on Minions 31:0 of a given Shire. However, this functionality is not supported in release A0. Hence this register is currently reserved for future use.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>63</csr:msb>
         <csr:lsb>32</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>etsoc_shire_other_esr.power_ctrl_neigh_isolation</csr:referenceName>
       <csr:identifier>power_ctrl_neigh_isolation</csr:identifier>
       <csr:addressMacro>ETSOC_SHIRE_OTHER_ESR_POWER_CTRL_NEIGH_ISOLATION_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>ETSOC_SHIRE_OTHER_ESR_POWER_CTRL_NEIGH_ISOLATION_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>ETSOC_SHIRE_OTHER_ESR_POWER_CTRL_NEIGH_ISOLATION_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>ETSOC_SHIRE_OTHER_ESR_POWER_CTRL_NEIGH_ISOLATION_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
       <csr:linenumber>1151</csr:linenumber>
       <csr:title>shire neighborhood power control isolation</csr:title>
       <csr:offset>0x46</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Etsoc_shire_other_esr_power_ctrl_neigh_isolation</csr:typeName>
       <csr:attributes>
        <csr:attribute>Documentation_Source="Power On and Off Requirements, Section 4.5.3"</csr:attribute>
        <csr:attribute>PP="3"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>power_ctrl_neigh_isolation</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_POWER_CTRL_NEIGH_ISOLATION_POWER_CTRL_NEIGH_ISOLATION_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_POWER_CTRL_NEIGH_ISOLATION_POWER_CTRL_NEIGH_ISOLATION_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_POWER_CTRL_NEIGH_ISOLATION_POWER_CTRL_NEIGH_ISOLATION_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_POWER_CTRL_NEIGH_ISOLATION_POWER_CTRL_NEIGH_ISOLATION_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_POWER_CTRL_NEIGH_ISOLATION_POWER_CTRL_NEIGH_ISOLATION_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_POWER_CTRL_NEIGH_ISOLATION_POWER_CTRL_NEIGH_ISOLATION_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_POWER_CTRL_NEIGH_ISOLATION_POWER_CTRL_NEIGH_ISOLATION_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_POWER_CTRL_NEIGH_ISOLATION_POWER_CTRL_NEIGH_ISOLATION_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>1150</csr:linenumber>
         <csr:title>Isolate Minions 31:0.</csr:title>
        <csr:description>
         <csr:p>Bits 31:0 of this register allow software to isolate Minions 31:0 of a given Shire. However, this functionality is not supported in release A0. Hence this register is currently reserved for future use.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>63</csr:msb>
         <csr:lsb>32</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>etsoc_shire_other_esr.power_ctrl_neigh_nsleepout</csr:referenceName>
       <csr:identifier>power_ctrl_neigh_nsleepout</csr:identifier>
       <csr:addressMacro>ETSOC_SHIRE_OTHER_ESR_POWER_CTRL_NEIGH_NSLEEPOUT_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>ETSOC_SHIRE_OTHER_ESR_POWER_CTRL_NEIGH_NSLEEPOUT_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>ETSOC_SHIRE_OTHER_ESR_POWER_CTRL_NEIGH_NSLEEPOUT_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>ETSOC_SHIRE_OTHER_ESR_POWER_CTRL_NEIGH_NSLEEPOUT_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
       <csr:linenumber>1170</csr:linenumber>
       <csr:title>shire neigh power control sleepout</csr:title>
       <csr:offset>0x47</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Etsoc_shire_other_esr_power_ctrl_neigh_nsleepout</csr:typeName>
       <csr:attributes>
        <csr:attribute>Documentation_Source="Power On and Off Requirements, Section 4.5.4"</csr:attribute>
        <csr:attribute>PP="3"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>power_ctrl_neigh_nsleepout</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_POWER_CTRL_NEIGH_NSLEEPOUT_POWER_CTRL_NEIGH_NSLEEPOUT_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_POWER_CTRL_NEIGH_NSLEEPOUT_POWER_CTRL_NEIGH_NSLEEPOUT_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_POWER_CTRL_NEIGH_NSLEEPOUT_POWER_CTRL_NEIGH_NSLEEPOUT_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_POWER_CTRL_NEIGH_NSLEEPOUT_POWER_CTRL_NEIGH_NSLEEPOUT_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_POWER_CTRL_NEIGH_NSLEEPOUT_POWER_CTRL_NEIGH_NSLEEPOUT_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_POWER_CTRL_NEIGH_NSLEEPOUT_POWER_CTRL_NEIGH_NSLEEPOUT_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_POWER_CTRL_NEIGH_NSLEEPOUT_POWER_CTRL_NEIGH_NSLEEPOUT_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_POWER_CTRL_NEIGH_NSLEEPOUT_POWER_CTRL_NEIGH_NSLEEPOUT_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>1169</csr:linenumber>
         <csr:title>Shire neighborhood power down</csr:title>
        <csr:description>
         <csr:p>Bits 31:0 of this register allow software to power down Minions 31:0 of a given Shire. However, this functionality is not supported in release A0. Hence this register is currently reserved for future use.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>63</csr:msb>
         <csr:lsb>32</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>etsoc_shire_other_esr.thread0_disable</csr:referenceName>
       <csr:identifier>thread0_disable</csr:identifier>
       <csr:addressMacro>ETSOC_SHIRE_OTHER_ESR_THREAD0_DISABLE_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>ETSOC_SHIRE_OTHER_ESR_THREAD0_DISABLE_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>ETSOC_SHIRE_OTHER_ESR_THREAD0_DISABLE_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>ETSOC_SHIRE_OTHER_ESR_THREAD0_DISABLE_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
       <csr:linenumber>1191</csr:linenumber>
       <csr:title>Shire thread0 disable per minion</csr:title>
       <csr:offset>0x48</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Etsoc_shire_other_esr_thread0_disable</csr:typeName>
       <csr:attributes>
        <csr:attribute>Documentation_Source="PRM-0, Section 18.3"</csr:attribute>
        <csr:attribute>PP="3"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>thread0_disable</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_THREAD0_DISABLE_THREAD0_DISABLE_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_THREAD0_DISABLE_THREAD0_DISABLE_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_THREAD0_DISABLE_THREAD0_DISABLE_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_THREAD0_DISABLE_THREAD0_DISABLE_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_THREAD0_DISABLE_THREAD0_DISABLE_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_THREAD0_DISABLE_THREAD0_DISABLE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_THREAD0_DISABLE_THREAD0_DISABLE_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_THREAD0_DISABLE_THREAD0_DISABLE_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>1190</csr:linenumber>
         <csr:title>Shire thread0 disable per minion</csr:title>
        <csr:description>
         <csr:p>Each bit of this register corresponds to thread 0 of each Minion core in the Shire. When the bit is set, thread 0 of the corresponding Minion is disabled. This field is encoded as follows:</csr:p>
         <csr:p>Bit 0: Minion 0, thread 0</csr:p>
         <csr:p>Bit 1: Minion 1, thread 0</csr:p>
         <csr:p>Bit 2: Minion 2, thread 0</csr:p>
         <csr:p>.....</csr:p>
         <csr:p>Bit 31: Minion 31, thread 0</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>63</csr:msb>
         <csr:lsb>32</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>etsoc_shire_other_esr.shire_error_log</csr:referenceName>
       <csr:identifier>shire_error_log</csr:identifier>
       <csr:addressMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
       <csr:linenumber>1332</csr:linenumber>
       <csr:title>Shire error log</csr:title>
       <csr:offset>0x49</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Etsoc_shire_other_esr_shire_error_log</csr:typeName>
       <csr:attributes>
        <csr:attribute>Documentation_Source="Email thread with Xavier and JIRA ticket"</csr:attribute>
        <csr:attribute>PP="3"</csr:attribute>
       </csr:attributes>
        <csr:description>
         <csr:p>This 16-bit register indicates the detected and logged status of the error. Once the error location has been determined by reading this register, the Shire Cache Error Log register at offset 0x0C in the Shire Cache block can be read to provide additional details about the error.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>sc_bank_err_detected0</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_SC_BANK_ERR_DETECTED0_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_SC_BANK_ERR_DETECTED0_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_SC_BANK_ERR_DETECTED0_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_SC_BANK_ERR_DETECTED0_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_SC_BANK_ERR_DETECTED0_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_SC_BANK_ERR_DETECTED0_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_SC_BANK_ERR_DETECTED0_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_SC_BANK_ERR_DETECTED0_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>1211</csr:linenumber>
         <csr:title>Shire cache bank 0 error detect </csr:title>
        <csr:description>
         <csr:p>This bit is set when an error is detected on Shire cache bank 0.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>0</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>sc_bank_err_detected1</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_SC_BANK_ERR_DETECTED1_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_SC_BANK_ERR_DETECTED1_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_SC_BANK_ERR_DETECTED1_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_SC_BANK_ERR_DETECTED1_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_SC_BANK_ERR_DETECTED1_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_SC_BANK_ERR_DETECTED1_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_SC_BANK_ERR_DETECTED1_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_SC_BANK_ERR_DETECTED1_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>1219</csr:linenumber>
         <csr:title>Shire cache bank 1 error detect </csr:title>
        <csr:description>
         <csr:p>This bit is set when an error is detected on Shire cache bank 1.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>1</csr:msb>
         <csr:lsb>1</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>sc_bank_err_detected2</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_SC_BANK_ERR_DETECTED2_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_SC_BANK_ERR_DETECTED2_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_SC_BANK_ERR_DETECTED2_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_SC_BANK_ERR_DETECTED2_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_SC_BANK_ERR_DETECTED2_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_SC_BANK_ERR_DETECTED2_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_SC_BANK_ERR_DETECTED2_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_SC_BANK_ERR_DETECTED2_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>1227</csr:linenumber>
         <csr:title>Shire cache bank 2 error detect </csr:title>
        <csr:description>
         <csr:p>This bit is set when an error is detected on Shire cache bank 2.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>2</csr:msb>
         <csr:lsb>2</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>sc_bank_err_detected3</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_SC_BANK_ERR_DETECTED3_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_SC_BANK_ERR_DETECTED3_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_SC_BANK_ERR_DETECTED3_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_SC_BANK_ERR_DETECTED3_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_SC_BANK_ERR_DETECTED3_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_SC_BANK_ERR_DETECTED3_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_SC_BANK_ERR_DETECTED3_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_SC_BANK_ERR_DETECTED3_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>1235</csr:linenumber>
         <csr:title>Shire cache bank 3 error detect </csr:title>
        <csr:description>
         <csr:p>This bit is set when an error is detected on Shire cache bank 3.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>3</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>neigh_sc_err_detected0</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_NEIGH_SC_ERR_DETECTED0_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_NEIGH_SC_ERR_DETECTED0_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_NEIGH_SC_ERR_DETECTED0_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_NEIGH_SC_ERR_DETECTED0_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_NEIGH_SC_ERR_DETECTED0_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_NEIGH_SC_ERR_DETECTED0_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_NEIGH_SC_ERR_DETECTED0_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_NEIGH_SC_ERR_DETECTED0_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>1243</csr:linenumber>
         <csr:title>Shire cache neighborhood 0 error detect </csr:title>
        <csr:description>
         <csr:p>This bit is set when an error is detected in Shire cache neighborhood 0.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>4</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>neigh_sc_err_detected1</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_NEIGH_SC_ERR_DETECTED1_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_NEIGH_SC_ERR_DETECTED1_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_NEIGH_SC_ERR_DETECTED1_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_NEIGH_SC_ERR_DETECTED1_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_NEIGH_SC_ERR_DETECTED1_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_NEIGH_SC_ERR_DETECTED1_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_NEIGH_SC_ERR_DETECTED1_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_NEIGH_SC_ERR_DETECTED1_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>1251</csr:linenumber>
         <csr:title>Shire cache neighborhood 1 error detect </csr:title>
        <csr:description>
         <csr:p>This bit is set when an error is detected in Shire cache neighborhood 1.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>5</csr:msb>
         <csr:lsb>5</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>neigh_sc_err_detected2</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_NEIGH_SC_ERR_DETECTED2_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_NEIGH_SC_ERR_DETECTED2_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_NEIGH_SC_ERR_DETECTED2_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_NEIGH_SC_ERR_DETECTED2_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_NEIGH_SC_ERR_DETECTED2_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_NEIGH_SC_ERR_DETECTED2_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_NEIGH_SC_ERR_DETECTED2_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_NEIGH_SC_ERR_DETECTED2_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>1259</csr:linenumber>
         <csr:title>Shire cache neighborhood 2 error detect </csr:title>
        <csr:description>
         <csr:p>This bit is set when an error is detected in Shire cache neighborhood 2.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>6</csr:msb>
         <csr:lsb>6</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>neigh_sc_err_detected3</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_NEIGH_SC_ERR_DETECTED3_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_NEIGH_SC_ERR_DETECTED3_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_NEIGH_SC_ERR_DETECTED3_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_NEIGH_SC_ERR_DETECTED3_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_NEIGH_SC_ERR_DETECTED3_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_NEIGH_SC_ERR_DETECTED3_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_NEIGH_SC_ERR_DETECTED3_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_NEIGH_SC_ERR_DETECTED3_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>1267</csr:linenumber>
         <csr:title>Shire cache neighborhood 3 error detect </csr:title>
        <csr:description>
         <csr:p>This bit is set when an error is detected in Shire cache neighborhood 3.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>7</csr:msb>
         <csr:lsb>7</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>sc_bank_err_logged0</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_SC_BANK_ERR_LOGGED0_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_SC_BANK_ERR_LOGGED0_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_SC_BANK_ERR_LOGGED0_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_SC_BANK_ERR_LOGGED0_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_SC_BANK_ERR_LOGGED0_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_SC_BANK_ERR_LOGGED0_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_SC_BANK_ERR_LOGGED0_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_SC_BANK_ERR_LOGGED0_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>1275</csr:linenumber>
         <csr:title>Shire cache bank 0 error logged </csr:title>
        <csr:description>
         <csr:p>This bit is set when an error in Shire cache bank 0 is logged.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>8</csr:msb>
         <csr:lsb>8</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>sc_bank_err_logged1</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_SC_BANK_ERR_LOGGED1_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_SC_BANK_ERR_LOGGED1_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_SC_BANK_ERR_LOGGED1_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_SC_BANK_ERR_LOGGED1_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_SC_BANK_ERR_LOGGED1_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_SC_BANK_ERR_LOGGED1_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_SC_BANK_ERR_LOGGED1_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_SC_BANK_ERR_LOGGED1_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>1283</csr:linenumber>
         <csr:title>Shire cache bank 1 error logged </csr:title>
        <csr:description>
         <csr:p>This bit is set when an error in Shire cache bank 1 is logged.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>9</csr:msb>
         <csr:lsb>9</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>sc_bank_err_logged2</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_SC_BANK_ERR_LOGGED2_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_SC_BANK_ERR_LOGGED2_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_SC_BANK_ERR_LOGGED2_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_SC_BANK_ERR_LOGGED2_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_SC_BANK_ERR_LOGGED2_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_SC_BANK_ERR_LOGGED2_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_SC_BANK_ERR_LOGGED2_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_SC_BANK_ERR_LOGGED2_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>1291</csr:linenumber>
         <csr:title>Shire cache bank 2 error logged </csr:title>
        <csr:description>
         <csr:p>This bit is set when an error in Shire cache bank 2 is logged.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>10</csr:msb>
         <csr:lsb>10</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>sc_bank_err_logged3</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_SC_BANK_ERR_LOGGED3_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_SC_BANK_ERR_LOGGED3_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_SC_BANK_ERR_LOGGED3_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_SC_BANK_ERR_LOGGED3_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_SC_BANK_ERR_LOGGED3_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_SC_BANK_ERR_LOGGED3_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_SC_BANK_ERR_LOGGED3_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_SC_BANK_ERR_LOGGED3_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>1299</csr:linenumber>
         <csr:title>Shire cache bank 3 error logged </csr:title>
        <csr:description>
         <csr:p>This bit is set when an error in Shire cache bank 3 is logged.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>11</csr:msb>
         <csr:lsb>11</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>neigh_sc_err_logged0</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_NEIGH_SC_ERR_LOGGED0_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_NEIGH_SC_ERR_LOGGED0_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_NEIGH_SC_ERR_LOGGED0_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_NEIGH_SC_ERR_LOGGED0_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_NEIGH_SC_ERR_LOGGED0_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_NEIGH_SC_ERR_LOGGED0_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_NEIGH_SC_ERR_LOGGED0_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_NEIGH_SC_ERR_LOGGED0_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>1307</csr:linenumber>
         <csr:title>Shire cache neighborhood 0 error logged </csr:title>
        <csr:description>
         <csr:p>This bit is set when an error in Shire cache neighborhood 0 is logged.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>12</csr:msb>
         <csr:lsb>12</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>neigh_sc_err_logged1</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_NEIGH_SC_ERR_LOGGED1_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_NEIGH_SC_ERR_LOGGED1_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_NEIGH_SC_ERR_LOGGED1_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_NEIGH_SC_ERR_LOGGED1_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_NEIGH_SC_ERR_LOGGED1_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_NEIGH_SC_ERR_LOGGED1_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_NEIGH_SC_ERR_LOGGED1_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_NEIGH_SC_ERR_LOGGED1_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>1315</csr:linenumber>
         <csr:title>Shire cache neighborhood 1 error logged </csr:title>
        <csr:description>
         <csr:p>This bit is set when an error in Shire cache neighborhood 1 is logged.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>13</csr:msb>
         <csr:lsb>13</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>neigh_sc_err_logged2</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_NEIGH_SC_ERR_LOGGED2_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_NEIGH_SC_ERR_LOGGED2_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_NEIGH_SC_ERR_LOGGED2_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_NEIGH_SC_ERR_LOGGED2_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_NEIGH_SC_ERR_LOGGED2_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_NEIGH_SC_ERR_LOGGED2_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_NEIGH_SC_ERR_LOGGED2_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_NEIGH_SC_ERR_LOGGED2_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>1323</csr:linenumber>
         <csr:title>Shire cache neighborhood 2 error logged </csr:title>
        <csr:description>
         <csr:p>This bit is set when an error in Shire cache neighborhood 2 is logged.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>14</csr:msb>
         <csr:lsb>14</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>neigh_sc_err_logged3</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_NEIGH_SC_ERR_LOGGED3_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_NEIGH_SC_ERR_LOGGED3_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_NEIGH_SC_ERR_LOGGED3_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_NEIGH_SC_ERR_LOGGED3_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_NEIGH_SC_ERR_LOGGED3_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_NEIGH_SC_ERR_LOGGED3_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_NEIGH_SC_ERR_LOGGED3_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_NEIGH_SC_ERR_LOGGED3_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>1331</csr:linenumber>
         <csr:title>Shire cache neighborhood 3 error logged </csr:title>
        <csr:description>
         <csr:p>This bit is set when an error in Shire cache neighborhood 3 is logged.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>15</csr:msb>
         <csr:lsb>15</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>63</csr:msb>
         <csr:lsb>16</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>etsoc_shire_other_esr.shire_pll_auto_config</csr:referenceName>
       <csr:identifier>shire_pll_auto_config</csr:identifier>
       <csr:addressMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_AUTO_CONFIG_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_AUTO_CONFIG_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_AUTO_CONFIG_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_AUTO_CONFIG_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
       <csr:linenumber>1389</csr:linenumber>
       <csr:title>Control for Shire PLL</csr:title>
       <csr:offset>0x4A</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Etsoc_shire_other_esr_shire_pll_auto_config</csr:typeName>
       <csr:attributes>
        <csr:attribute>Documentation_Source="Minion Shire Description, Section 6.1.2"</csr:attribute>
        <csr:attribute>PP="3"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>reset</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_AUTO_CONFIG_RESET_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_AUTO_CONFIG_RESET_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_AUTO_CONFIG_RESET_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_AUTO_CONFIG_RESET_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_AUTO_CONFIG_RESET_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_AUTO_CONFIG_RESET_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_AUTO_CONFIG_RESET_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_AUTO_CONFIG_RESET_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>1342</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>This bit drives the reset to the APB interface of the PLL. It must be set to 0 during configuration.</csr:p>
        </csr:description>
         <csr:msb>0</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_AUTO_CONFIG_ENABLE_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_AUTO_CONFIG_ENABLE_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_AUTO_CONFIG_ENABLE_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_AUTO_CONFIG_ENABLE_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_AUTO_CONFIG_ENABLE_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_AUTO_CONFIG_ENABLE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_AUTO_CONFIG_ENABLE_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_AUTO_CONFIG_ENABLE_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>1349</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>This bit enables the state machine that drives the APB interface to the PLL. It must be set to 1 during configuration, otherwise that state machine does not even have a clock.</csr:p>
        </csr:description>
         <csr:msb>1</csr:msb>
         <csr:lsb>1</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>run</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_AUTO_CONFIG_RUN_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_AUTO_CONFIG_RUN_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_AUTO_CONFIG_RUN_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_AUTO_CONFIG_RUN_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_AUTO_CONFIG_RUN_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_AUTO_CONFIG_RUN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_AUTO_CONFIG_RUN_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_AUTO_CONFIG_RUN_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>1355</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The transition from 0 to 1 in this bit triggers the auto configuration/simple configuration process (write or read operation).</csr:p>
        </csr:description>
         <csr:msb>2</csr:msb>
         <csr:lsb>2</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>write</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_AUTO_CONFIG_WRITE_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_AUTO_CONFIG_WRITE_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_AUTO_CONFIG_WRITE_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_AUTO_CONFIG_WRITE_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_AUTO_CONFIG_WRITE_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_AUTO_CONFIG_WRITE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_AUTO_CONFIG_WRITE_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_AUTO_CONFIG_WRITE_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>1364</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>This bit determines if the configuration process is to write or read the registers. If write = 1, the registers in the configuration sequence are written with the values contained in the ESRs  shire_pll_config_data_i. If write = 0, only one register is read. The read value is stored in the ESR shire_pll_read_data.</csr:p>
        </csr:description>
         <csr:msb>3</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>reg_first</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_AUTO_CONFIG_REG_FIRST_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_AUTO_CONFIG_REG_FIRST_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_AUTO_CONFIG_REG_FIRST_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_AUTO_CONFIG_REG_FIRST_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_AUTO_CONFIG_REG_FIRST_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_AUTO_CONFIG_REG_FIRST_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_AUTO_CONFIG_REG_FIRST_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_AUTO_CONFIG_REG_FIRST_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>1368</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Index (address) of the first registers to be configured.</csr:p>
        </csr:description>
         <csr:msb>9</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>reg_num</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_AUTO_CONFIG_REG_NUM_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_AUTO_CONFIG_REG_NUM_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_AUTO_CONFIG_REG_NUM_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_AUTO_CONFIG_REG_NUM_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_AUTO_CONFIG_REG_NUM_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_AUTO_CONFIG_REG_NUM_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_AUTO_CONFIG_REG_NUM_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_AUTO_CONFIG_REG_NUM_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>1375</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>When writing, it is the number of registers to write - 1. Written registers will be from reg_first to reg_first + reg_num. When reading, this field has no effect as just one register is read.</csr:p>
        </csr:description>
         <csr:msb>13</csr:msb>
         <csr:lsb>10</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>lock_reset_disable</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_AUTO_CONFIG_LOCK_RESET_DISABLE_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_AUTO_CONFIG_LOCK_RESET_DISABLE_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_AUTO_CONFIG_LOCK_RESET_DISABLE_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_AUTO_CONFIG_LOCK_RESET_DISABLE_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_AUTO_CONFIG_LOCK_RESET_DISABLE_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_AUTO_CONFIG_LOCK_RESET_DISABLE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_AUTO_CONFIG_LOCK_RESET_DISABLE_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_AUTO_CONFIG_LOCK_RESET_DISABLE_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>1379</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>This bit is deprecated. Set to 0.</csr:p>
        </csr:description>
         <csr:msb>14</csr:msb>
         <csr:lsb>14</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>pclk_sel</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_AUTO_CONFIG_PCLK_SEL_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_AUTO_CONFIG_PCLK_SEL_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_AUTO_CONFIG_PCLK_SEL_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_AUTO_CONFIG_PCLK_SEL_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_AUTO_CONFIG_PCLK_SEL_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_AUTO_CONFIG_PCLK_SEL_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_AUTO_CONFIG_PCLK_SEL_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_AUTO_CONFIG_PCLK_SEL_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>1388</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These 2 bits are used to select the frequency of the pclk clock signal in the APB interface. </csr:p>
         <csr:p>00: Frequency of the Shire clock /2</csr:p>
         <csr:p>01: Frequency of the Shire clock /4</csr:p>
         <csr:p>10: Frequency of the Shire clock /8</csr:p>
         <csr:p>11: Frequency of the Shire clock /16</csr:p>
        </csr:description>
         <csr:msb>16</csr:msb>
         <csr:lsb>15</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>63</csr:msb>
         <csr:lsb>17</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>etsoc_shire_other_esr.shire_pll_config_data_0</csr:referenceName>
       <csr:identifier>shire_pll_config_data_0</csr:identifier>
       <csr:addressMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_0_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_0_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_0_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_0_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
       <csr:linenumber>1411</csr:linenumber>
       <csr:title>Data to configure Shire PLL registers</csr:title>
       <csr:offset>0x4B</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Etsoc_shire_other_esr_shire_pll_config_data_0</csr:typeName>
       <csr:attributes>
        <csr:attribute>Documentation_Source="Minion Shire Description, Section 6.1.2"</csr:attribute>
        <csr:attribute>PP="3"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>data0</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_0_DATA0_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_0_DATA0_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_0_DATA0_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_0_DATA0_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_0_DATA0_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_0_DATA0_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_0_DATA0_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_0_DATA0_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>1398</csr:linenumber>
         <csr:title>Config Data 0</csr:title>
         <csr:msb>15</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>data1</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_0_DATA1_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_0_DATA1_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_0_DATA1_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_0_DATA1_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_0_DATA1_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_0_DATA1_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_0_DATA1_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_0_DATA1_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>1402</csr:linenumber>
         <csr:title>Config Data 1</csr:title>
         <csr:msb>31</csr:msb>
         <csr:lsb>16</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>data2</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_0_DATA2_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_0_DATA2_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_0_DATA2_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_0_DATA2_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_0_DATA2_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_0_DATA2_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_0_DATA2_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_0_DATA2_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>1406</csr:linenumber>
         <csr:title>Config Data 2</csr:title>
         <csr:msb>47</csr:msb>
         <csr:lsb>32</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>data3</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_0_DATA3_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_0_DATA3_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_0_DATA3_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_0_DATA3_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_0_DATA3_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_0_DATA3_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_0_DATA3_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_0_DATA3_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>1410</csr:linenumber>
         <csr:title>Config Data 3</csr:title>
         <csr:msb>63</csr:msb>
         <csr:lsb>48</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>etsoc_shire_other_esr.shire_pll_config_data_1</csr:referenceName>
       <csr:identifier>shire_pll_config_data_1</csr:identifier>
       <csr:addressMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_1_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_1_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_1_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_1_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
       <csr:linenumber>1433</csr:linenumber>
       <csr:title>Data to configure Shire PLL registers</csr:title>
       <csr:offset>0x4C</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Etsoc_shire_other_esr_shire_pll_config_data_1</csr:typeName>
       <csr:attributes>
        <csr:attribute>Documentation_Source="Minion Shire Description, Section 6.1.2"</csr:attribute>
        <csr:attribute>PP="3"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>data4</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_1_DATA4_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_1_DATA4_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_1_DATA4_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_1_DATA4_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_1_DATA4_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_1_DATA4_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_1_DATA4_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_1_DATA4_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>1420</csr:linenumber>
         <csr:title>Config Data 4</csr:title>
         <csr:msb>15</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>data5</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_1_DATA5_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_1_DATA5_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_1_DATA5_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_1_DATA5_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_1_DATA5_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_1_DATA5_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_1_DATA5_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_1_DATA5_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>1424</csr:linenumber>
         <csr:title>Config Data 5</csr:title>
         <csr:msb>31</csr:msb>
         <csr:lsb>16</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>data6</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_1_DATA6_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_1_DATA6_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_1_DATA6_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_1_DATA6_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_1_DATA6_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_1_DATA6_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_1_DATA6_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_1_DATA6_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>1428</csr:linenumber>
         <csr:title>Config Data 6</csr:title>
         <csr:msb>47</csr:msb>
         <csr:lsb>32</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>data7</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_1_DATA7_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_1_DATA7_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_1_DATA7_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_1_DATA7_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_1_DATA7_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_1_DATA7_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_1_DATA7_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_1_DATA7_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>1432</csr:linenumber>
         <csr:title>Config Data 7</csr:title>
         <csr:msb>63</csr:msb>
         <csr:lsb>48</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>etsoc_shire_other_esr.shire_pll_config_data_2</csr:referenceName>
       <csr:identifier>shire_pll_config_data_2</csr:identifier>
       <csr:addressMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_2_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_2_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_2_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_2_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
       <csr:linenumber>1455</csr:linenumber>
       <csr:title>Data to configure Shire PLL registers</csr:title>
       <csr:offset>0x4D</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Etsoc_shire_other_esr_shire_pll_config_data_2</csr:typeName>
       <csr:attributes>
        <csr:attribute>Documentation_Source="Minion Shire Description, Section 6.1.2"</csr:attribute>
        <csr:attribute>PP="3"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>data8</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_2_DATA8_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_2_DATA8_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_2_DATA8_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_2_DATA8_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_2_DATA8_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_2_DATA8_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_2_DATA8_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_2_DATA8_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>1442</csr:linenumber>
         <csr:title>Config Data 8</csr:title>
         <csr:msb>15</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>data9</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_2_DATA9_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_2_DATA9_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_2_DATA9_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_2_DATA9_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_2_DATA9_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_2_DATA9_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_2_DATA9_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_2_DATA9_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>1446</csr:linenumber>
         <csr:title>Config Data 9</csr:title>
         <csr:msb>31</csr:msb>
         <csr:lsb>16</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>data10</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_2_DATA10_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_2_DATA10_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_2_DATA10_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_2_DATA10_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_2_DATA10_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_2_DATA10_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_2_DATA10_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_2_DATA10_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>1450</csr:linenumber>
         <csr:title>Config Data 10</csr:title>
         <csr:msb>47</csr:msb>
         <csr:lsb>32</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>data11</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_2_DATA11_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_2_DATA11_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_2_DATA11_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_2_DATA11_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_2_DATA11_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_2_DATA11_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_2_DATA11_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_2_DATA11_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>1454</csr:linenumber>
         <csr:title>Config Data 11</csr:title>
         <csr:msb>63</csr:msb>
         <csr:lsb>48</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>etsoc_shire_other_esr.shire_pll_config_data_3</csr:referenceName>
       <csr:identifier>shire_pll_config_data_3</csr:identifier>
       <csr:addressMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_3_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_3_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_3_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_3_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
       <csr:linenumber>1477</csr:linenumber>
       <csr:title>Data to configure Shire PLL registers</csr:title>
       <csr:offset>0x4E</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Etsoc_shire_other_esr_shire_pll_config_data_3</csr:typeName>
       <csr:attributes>
        <csr:attribute>Documentation_Source="Minion Shire Description, Section 6.1.2"</csr:attribute>
        <csr:attribute>PP="3"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>data12</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_3_DATA12_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_3_DATA12_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_3_DATA12_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_3_DATA12_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_3_DATA12_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_3_DATA12_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_3_DATA12_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_3_DATA12_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>1464</csr:linenumber>
         <csr:title>Config Data 12</csr:title>
         <csr:msb>15</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>data13</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_3_DATA13_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_3_DATA13_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_3_DATA13_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_3_DATA13_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_3_DATA13_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_3_DATA13_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_3_DATA13_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_3_DATA13_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>1468</csr:linenumber>
         <csr:title>Config Data 13</csr:title>
         <csr:msb>31</csr:msb>
         <csr:lsb>16</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>data14</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_3_DATA14_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_3_DATA14_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_3_DATA14_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_3_DATA14_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_3_DATA14_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_3_DATA14_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_3_DATA14_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_3_DATA14_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>1472</csr:linenumber>
         <csr:title>Config Data 14</csr:title>
         <csr:msb>47</csr:msb>
         <csr:lsb>32</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>data15</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_3_DATA15_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_3_DATA15_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_3_DATA15_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_3_DATA15_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_3_DATA15_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_3_DATA15_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_3_DATA15_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_3_DATA15_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>1476</csr:linenumber>
         <csr:title>Config Data 15</csr:title>
         <csr:msb>63</csr:msb>
         <csr:lsb>48</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>etsoc_shire_other_esr.shire_pll_read_data</csr:referenceName>
       <csr:identifier>shire_pll_read_data</csr:identifier>
       <csr:addressMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_READ_DATA_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_READ_DATA_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_READ_DATA_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_READ_DATA_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
       <csr:linenumber>1498</csr:linenumber>
       <csr:title>Data and control status from PLL registers</csr:title>
       <csr:offset>0x51</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Etsoc_shire_other_esr_shire_pll_read_data</csr:typeName>
       <csr:attributes>
        <csr:attribute>Documentation_Source="Minion Shire Description, Section 6.1.2"</csr:attribute>
        <csr:attribute>PP="3"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>read_data</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_READ_DATA_READ_DATA_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_READ_DATA_READ_DATA_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_READ_DATA_READ_DATA_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_READ_DATA_READ_DATA_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_READ_DATA_READ_DATA_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_READ_DATA_READ_DATA_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_READ_DATA_READ_DATA_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_READ_DATA_READ_DATA_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>1487</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>This field reports the read data</csr:p>
        </csr:description>
         <csr:msb>15</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>busy</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_READ_DATA_BUSY_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_READ_DATA_BUSY_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_READ_DATA_BUSY_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_READ_DATA_BUSY_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_READ_DATA_BUSY_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_READ_DATA_BUSY_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_READ_DATA_BUSY_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_READ_DATA_BUSY_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>1492</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>This is a status bit. If this bit is set, it indicates that the configuration process is still running.</csr:p>
        </csr:description>
         <csr:msb>16</csr:msb>
         <csr:lsb>16</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>locked</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_READ_DATA_LOCKED_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_READ_DATA_LOCKED_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_READ_DATA_LOCKED_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_READ_DATA_LOCKED_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_READ_DATA_LOCKED_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_READ_DATA_LOCKED_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_READ_DATA_LOCKED_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_READ_DATA_LOCKED_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>1497</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>PLL lock status bit. If this bit is set by hardware, it indicates that the PLL is locked.</csr:p>
        </csr:description>
         <csr:msb>17</csr:msb>
         <csr:lsb>17</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>63</csr:msb>
         <csr:lsb>18</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>etsoc_shire_other_esr.shire_coop_mode</csr:referenceName>
       <csr:identifier>shire_coop_mode</csr:identifier>
       <csr:addressMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_COOP_MODE_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_COOP_MODE_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_COOP_MODE_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_COOP_MODE_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
       <csr:linenumber>1512</csr:linenumber>
       <csr:title>Shire cooperative mode enable</csr:title>
       <csr:offset>0x52</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Etsoc_shire_other_esr_shire_coop_mode</csr:typeName>
       <csr:attributes>
        <csr:attribute>Documentation_Source="Email from Xavier Reves"</csr:attribute>
        <csr:attribute>PP="1"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>coop_mode</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_COOP_MODE_COOP_MODE_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_COOP_MODE_COOP_MODE_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_COOP_MODE_COOP_MODE_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_COOP_MODE_COOP_MODE_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_COOP_MODE_COOP_MODE_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_COOP_MODE_COOP_MODE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_COOP_MODE_COOP_MODE_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_COOP_MODE_COOP_MODE_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>1511</csr:linenumber>
         <csr:title>Shire cooperative mode enable</csr:title>
        <csr:description>
         <csr:p>Software can set this bit to allow for cooperative prefetches, loads, and stores.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="1"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>0</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>63</csr:msb>
         <csr:lsb>1</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>etsoc_shire_other_esr.shire_ctrl_clockmux</csr:referenceName>
       <csr:identifier>shire_ctrl_clockmux</csr:identifier>
       <csr:addressMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CTRL_CLOCKMUX_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CTRL_CLOCKMUX_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CTRL_CLOCKMUX_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CTRL_CLOCKMUX_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
       <csr:linenumber>1533</csr:linenumber>
       <csr:title>Control for pll/dll clock mux</csr:title>
       <csr:offset>0x53</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Etsoc_shire_other_esr_shire_ctrl_clockmux</csr:typeName>
       <csr:attributes>
        <csr:attribute>Documentation_Source="Minion_ESR_Registers.xlsx"</csr:attribute>
        <csr:attribute>PP="3"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>muxsel</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CTRL_CLOCKMUX_MUXSEL_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CTRL_CLOCKMUX_MUXSEL_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CTRL_CLOCKMUX_MUXSEL_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CTRL_CLOCKMUX_MUXSEL_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CTRL_CLOCKMUX_MUXSEL_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CTRL_CLOCKMUX_MUXSEL_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CTRL_CLOCKMUX_MUXSEL_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CTRL_CLOCKMUX_MUXSEL_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>1524</csr:linenumber>
         <csr:title>Mux select.</csr:title>
        <csr:description>
         <csr:p>3-bit mux select field.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>2</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>dll_muxsel</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CTRL_CLOCKMUX_DLL_MUXSEL_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CTRL_CLOCKMUX_DLL_MUXSEL_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CTRL_CLOCKMUX_DLL_MUXSEL_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CTRL_CLOCKMUX_DLL_MUXSEL_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CTRL_CLOCKMUX_DLL_MUXSEL_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CTRL_CLOCKMUX_DLL_MUXSEL_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CTRL_CLOCKMUX_DLL_MUXSEL_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CTRL_CLOCKMUX_DLL_MUXSEL_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>1532</csr:linenumber>
         <csr:title>Delay lock loop mux select.</csr:title>
        <csr:description>
         <csr:p>Software can set this bit to select the DLL for the mux select.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>3</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>63</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>etsoc_shire_other_esr.shire_cache_ram_cfg1</csr:referenceName>
       <csr:identifier>shire_cache_ram_cfg1</csr:identifier>
       <csr:addressMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
       <csr:linenumber>1667</csr:linenumber>
       <csr:title>Shire cache RAM configuration 1.</csr:title>
       <csr:offset>0x54</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Etsoc_shire_other_esr_shire_cache_ram_cfg1</csr:typeName>
       <csr:attributes>
        <csr:attribute>Documentation_Source="Email from Terry Beale"</csr:attribute>
        <csr:attribute>PP="3"</csr:attribute>
       </csr:attributes>
        <csr:description>
         <csr:p>These bits are used to drive the associated tag state RAM and tag RAM signals.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>sc_mbs_rme</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBS_RME_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBS_RME_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBS_RME_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBS_RME_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBS_RME_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBS_RME_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBS_RME_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBS_RME_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>1549</csr:linenumber>
         <csr:title>Tag state RAM enable</csr:title>
        <csr:description>
         <csr:p>This bit is used to drive the tag state RAM enable signal mbs_rme.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>0</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>sc_mbs_rm</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBS_RM_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBS_RM_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBS_RM_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBS_RM_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBS_RM_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBS_RM_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBS_RM_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBS_RM_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>1557</csr:linenumber>
         <csr:title>Tag state RAM</csr:title>
        <csr:description>
         <csr:p>These bits are used to drive the tag state RAM signals mbs_rm3 - mbs_rm0.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>4</csr:msb>
         <csr:lsb>1</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>sc_mbs_ra</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBS_RA_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBS_RA_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBS_RA_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBS_RA_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBS_RA_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBS_RA_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBS_RA_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBS_RA_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>1565</csr:linenumber>
         <csr:title>Tag state RAM ra</csr:title>
        <csr:description>
         <csr:p>These bits are used to drive the tag state RAM signals mbs_ra1 - mbs_ra0.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>6</csr:msb>
         <csr:lsb>5</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>sc_mbs_wa</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBS_WA_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBS_WA_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBS_WA_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBS_WA_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBS_WA_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBS_WA_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBS_WA_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBS_WA_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>1573</csr:linenumber>
         <csr:title>Tag state RAM wa</csr:title>
        <csr:description>
         <csr:p>These bits are used to drive the tag state RAM signals mbs_wa2 - mbs_wa0.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>9</csr:msb>
         <csr:lsb>7</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>sc_mbs_wpulse</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBS_WPULSE_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBS_WPULSE_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBS_WPULSE_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBS_WPULSE_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBS_WPULSE_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBS_WPULSE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBS_WPULSE_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBS_WPULSE_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>1581</csr:linenumber>
         <csr:title>Tag state RAM pulse</csr:title>
        <csr:description>
         <csr:p>These bits are used to drive the tag state RAM pulse signals mbs_wpulse2 - mbs_wpulse0.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>12</csr:msb>
         <csr:lsb>10</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>sc_mbs_test1</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBS_TEST1_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBS_TEST1_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBS_TEST1_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBS_TEST1_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBS_TEST1_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBS_TEST1_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBS_TEST1_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBS_TEST1_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>1589</csr:linenumber>
         <csr:title>Tag state RAM test 1</csr:title>
        <csr:description>
         <csr:p>This bit is used to drive the tag state RAM test signal test1.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>13</csr:msb>
         <csr:lsb>13</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>sc_mbs_test_rnm</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBS_TEST_RNM_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBS_TEST_RNM_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBS_TEST_RNM_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBS_TEST_RNM_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBS_TEST_RNM_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBS_TEST_RNM_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBS_TEST_RNM_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBS_TEST_RNM_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>1597</csr:linenumber>
         <csr:title>Tag state RAM test rnm</csr:title>
        <csr:description>
         <csr:p>This bit is used to drive the tag state RAM test signal test_rnm.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>14</csr:msb>
         <csr:lsb>14</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>sc_mbs_bc</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBS_BC_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBS_BC_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBS_BC_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBS_BC_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBS_BC_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBS_BC_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBS_BC_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBS_BC_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>1605</csr:linenumber>
         <csr:title>Tag state RAM test bc</csr:title>
        <csr:description>
         <csr:p>These bits are used to drive the tag state RAM signals mbs_bc2 - mbs_bc0.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>17</csr:msb>
         <csr:lsb>15</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>sc_mbt_rme</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBT_RME_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBT_RME_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBT_RME_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBT_RME_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBT_RME_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBT_RME_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBT_RME_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBT_RME_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>1612</csr:linenumber>
         <csr:title>Tag RAM enable</csr:title>
        <csr:description>
         <csr:p>This bit is used to drive the tag RAM enable signal mbt_rme.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>18</csr:msb>
         <csr:lsb>18</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>sc_mbt_rm</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBT_RM_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBT_RM_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBT_RM_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBT_RM_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBT_RM_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBT_RM_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBT_RM_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBT_RM_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>1620</csr:linenumber>
         <csr:title>Tag RAM</csr:title>
        <csr:description>
         <csr:p>These bits are used to drive the tag RAM signals mbt_rm3 - mbt_rm0.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>22</csr:msb>
         <csr:lsb>19</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>sc_mbt_ra</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBT_RA_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBT_RA_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBT_RA_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBT_RA_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBT_RA_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBT_RA_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBT_RA_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBT_RA_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>1628</csr:linenumber>
         <csr:title>Tag RAM ra</csr:title>
        <csr:description>
         <csr:p>These bits are used to drive the tag RAM signals mbt_ra1 - mbt_ra0.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>24</csr:msb>
         <csr:lsb>23</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>sc_mbt_wa</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBT_WA_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBT_WA_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBT_WA_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBT_WA_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBT_WA_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBT_WA_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBT_WA_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBT_WA_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>1636</csr:linenumber>
         <csr:title>Tag RAM wa</csr:title>
        <csr:description>
         <csr:p>These bits are used to drive the tag RAM signals mbt_wa2 - mbt_wa0.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>27</csr:msb>
         <csr:lsb>25</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>sc_mbt_wpulse</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBT_WPULSE_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBT_WPULSE_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBT_WPULSE_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBT_WPULSE_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBT_WPULSE_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBT_WPULSE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBT_WPULSE_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBT_WPULSE_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>1644</csr:linenumber>
         <csr:title>Tag RAM pulse</csr:title>
        <csr:description>
         <csr:p>These bits are used to drive the tag RAM pulse signals mbt_wpulse2 - mbt_wpulse0.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>30</csr:msb>
         <csr:lsb>28</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>sc_mbt_test1</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBT_TEST1_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBT_TEST1_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBT_TEST1_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBT_TEST1_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBT_TEST1_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBT_TEST1_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBT_TEST1_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBT_TEST1_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>1651</csr:linenumber>
         <csr:title>Tag RAM test 1</csr:title>
        <csr:description>
         <csr:p>This bit is used to drive the tag RAM test signal mbt_test1.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>31</csr:msb>
         <csr:lsb>31</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>sc_mbt_test_rnm</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBT_TEST_RNM_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBT_TEST_RNM_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBT_TEST_RNM_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBT_TEST_RNM_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBT_TEST_RNM_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBT_TEST_RNM_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBT_TEST_RNM_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBT_TEST_RNM_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>1658</csr:linenumber>
         <csr:title>Tag RAM test rnm</csr:title>
        <csr:description>
         <csr:p>This bit is used to drive the tag RAM test signal test_rnm.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>32</csr:msb>
         <csr:lsb>32</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>sc_mbt_bc</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBT_BC_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBT_BC_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBT_BC_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBT_BC_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBT_BC_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBT_BC_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBT_BC_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBT_BC_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>1666</csr:linenumber>
         <csr:title>Tag RAM test bc</csr:title>
        <csr:description>
         <csr:p>These bits are used to drive the tag RAM signals mbt_bc2 - mbt_bc0.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>35</csr:msb>
         <csr:lsb>33</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>63</csr:msb>
         <csr:lsb>36</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>etsoc_shire_other_esr.shire_cache_ram_cfg2</csr:referenceName>
       <csr:identifier>shire_cache_ram_cfg2</csr:identifier>
       <csr:addressMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG2_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG2_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG2_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG2_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
       <csr:linenumber>1736</csr:linenumber>
       <csr:title>Shire cache RAM configuration 2. </csr:title>
       <csr:offset>0x55</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Etsoc_shire_other_esr_shire_cache_ram_cfg2</csr:typeName>
       <csr:attributes>
        <csr:attribute>Documentation_Source="Email from Terry Beale"</csr:attribute>
        <csr:attribute>PP="3"</csr:attribute>
       </csr:attributes>
        <csr:description>
         <csr:p>These bits are used to drive the associated data RAM signals.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>sc_mbd_rme</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG2_SC_MBD_RME_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG2_SC_MBD_RME_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG2_SC_MBD_RME_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG2_SC_MBD_RME_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG2_SC_MBD_RME_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG2_SC_MBD_RME_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG2_SC_MBD_RME_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG2_SC_MBD_RME_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>1681</csr:linenumber>
         <csr:title>Data RAM enable</csr:title>
        <csr:description>
         <csr:p>This bit is used to drive the data RAM enable signal mbd_rme.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>0</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>sc_mbd_rm</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG2_SC_MBD_RM_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG2_SC_MBD_RM_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG2_SC_MBD_RM_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG2_SC_MBD_RM_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG2_SC_MBD_RM_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG2_SC_MBD_RM_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG2_SC_MBD_RM_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG2_SC_MBD_RM_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>1689</csr:linenumber>
         <csr:title>Data RAM</csr:title>
        <csr:description>
         <csr:p>These bits are used to drive the data RAM signals mbd_rm3 - mbd_rm0.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>4</csr:msb>
         <csr:lsb>1</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>sc_mbd_ra</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG2_SC_MBD_RA_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG2_SC_MBD_RA_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG2_SC_MBD_RA_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG2_SC_MBD_RA_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG2_SC_MBD_RA_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG2_SC_MBD_RA_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG2_SC_MBD_RA_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG2_SC_MBD_RA_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>1697</csr:linenumber>
         <csr:title>Data RAM ra</csr:title>
        <csr:description>
         <csr:p>These bits are used to drive the data RAM signals mbd_ra1 - mbd_ra0.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>6</csr:msb>
         <csr:lsb>5</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>sc_mbd_wa</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG2_SC_MBD_WA_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG2_SC_MBD_WA_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG2_SC_MBD_WA_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG2_SC_MBD_WA_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG2_SC_MBD_WA_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG2_SC_MBD_WA_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG2_SC_MBD_WA_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG2_SC_MBD_WA_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>1705</csr:linenumber>
         <csr:title>Data RAM wa</csr:title>
        <csr:description>
         <csr:p>These bits are used to drive the data RAM signals mbd_wa2 - mbd_wa0.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>9</csr:msb>
         <csr:lsb>7</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>sc_mbd_wpulse</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG2_SC_MBD_WPULSE_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG2_SC_MBD_WPULSE_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG2_SC_MBD_WPULSE_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG2_SC_MBD_WPULSE_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG2_SC_MBD_WPULSE_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG2_SC_MBD_WPULSE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG2_SC_MBD_WPULSE_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG2_SC_MBD_WPULSE_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>1713</csr:linenumber>
         <csr:title>Data RAM pulse</csr:title>
        <csr:description>
         <csr:p>These bits are used to drive the data RAM pulse signals mbd_wpulse2 - mbd_wpulse0.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>12</csr:msb>
         <csr:lsb>10</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>sc_mbd_test1</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG2_SC_MBD_TEST1_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG2_SC_MBD_TEST1_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG2_SC_MBD_TEST1_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG2_SC_MBD_TEST1_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG2_SC_MBD_TEST1_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG2_SC_MBD_TEST1_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG2_SC_MBD_TEST1_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG2_SC_MBD_TEST1_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>1720</csr:linenumber>
         <csr:title>Data RAM test 1</csr:title>
        <csr:description>
         <csr:p>This bit is used to drive the data RAM test signal mbd_test1.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>13</csr:msb>
         <csr:lsb>13</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>sc_mbd_test_rnm</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG2_SC_MBD_TEST_RNM_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG2_SC_MBD_TEST_RNM_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG2_SC_MBD_TEST_RNM_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG2_SC_MBD_TEST_RNM_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG2_SC_MBD_TEST_RNM_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG2_SC_MBD_TEST_RNM_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG2_SC_MBD_TEST_RNM_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG2_SC_MBD_TEST_RNM_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>1727</csr:linenumber>
         <csr:title>Data RAM test rnm</csr:title>
        <csr:description>
         <csr:p>This bit is used to drive the data RAM test signal test_rnm.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>14</csr:msb>
         <csr:lsb>14</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>sc_mbd_bc</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG2_SC_MBD_BC_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG2_SC_MBD_BC_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG2_SC_MBD_BC_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG2_SC_MBD_BC_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG2_SC_MBD_BC_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG2_SC_MBD_BC_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG2_SC_MBD_BC_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG2_SC_MBD_BC_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>1735</csr:linenumber>
         <csr:title>Data RAM test bc</csr:title>
        <csr:description>
         <csr:p>These bits are used to drive the data RAM signals mbd_bc2 - mbd_bc0.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>17</csr:msb>
         <csr:lsb>15</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>63</csr:msb>
         <csr:lsb>18</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>etsoc_shire_other_esr.shire_cache_ram_cfg3</csr:referenceName>
       <csr:identifier>shire_cache_ram_cfg3</csr:identifier>
       <csr:addressMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG3_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG3_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG3_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG3_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
       <csr:linenumber>1751</csr:linenumber>
       <csr:title>This register follows the bit assignments of the RAM Config 1 register to describe the ben and dataq RAM's. However, these RAM's were depricated and are no longer used in the design. Hence this register is unused.</csr:title>
       <csr:offset>0x56</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Etsoc_shire_other_esr_shire_cache_ram_cfg3</csr:typeName>
       <csr:attributes>
        <csr:attribute>Documentation_Source="Email from Terry Beale"</csr:attribute>
        <csr:attribute>PP="3"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>shire_cache_ram_cfg3</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG3_SHIRE_CACHE_RAM_CFG3_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG3_SHIRE_CACHE_RAM_CFG3_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG3_SHIRE_CACHE_RAM_CFG3_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG3_SHIRE_CACHE_RAM_CFG3_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG3_SHIRE_CACHE_RAM_CFG3_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG3_SHIRE_CACHE_RAM_CFG3_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG3_SHIRE_CACHE_RAM_CFG3_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG3_SHIRE_CACHE_RAM_CFG3_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>1750</csr:linenumber>
         <csr:title>Shire cache ram config 3. This register is not used in the design.</csr:title>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>etsoc_shire_other_esr.shire_cache_ram_cfg4</csr:referenceName>
       <csr:identifier>shire_cache_ram_cfg4</csr:identifier>
       <csr:addressMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
       <csr:linenumber>1951</csr:linenumber>
       <csr:title>Shire cache ram config 4.</csr:title>
       <csr:offset>0x57</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Etsoc_shire_other_esr_shire_cache_ram_cfg4</csr:typeName>
       <csr:attributes>
        <csr:attribute>Documentation_Source="Email from Terry Beale"</csr:attribute>
        <csr:attribute>PP="3"</csr:attribute>
       </csr:attributes>
        <csr:description>
         <csr:p>These bits are used to drive the associated 1-port RAM, 2-port RAM, and instruction cache RAM signals.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>sc_mbi_rme</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBI_RME_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBI_RME_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBI_RME_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBI_RME_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBI_RME_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBI_RME_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBI_RME_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBI_RME_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>1767</csr:linenumber>
         <csr:title>ICache RAM enable</csr:title>
        <csr:description>
         <csr:p>This bit is used to drive the ICache RAM enable signal mbi_rme.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>0</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>sc_mbi_rm</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBI_RM_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBI_RM_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBI_RM_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBI_RM_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBI_RM_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBI_RM_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBI_RM_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBI_RM_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>1775</csr:linenumber>
         <csr:title>ICache RAM</csr:title>
        <csr:description>
         <csr:p>These bits are used to drive the ICache RAM signals mbi_rm3 - mbi_rm0.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>4</csr:msb>
         <csr:lsb>1</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>sc_mbi_ra</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBI_RA_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBI_RA_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBI_RA_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBI_RA_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBI_RA_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBI_RA_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBI_RA_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBI_RA_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>1783</csr:linenumber>
         <csr:title>ICache RAM ra</csr:title>
        <csr:description>
         <csr:p>These bits are used to drive the ICache RAM signals mbi_ra1 - mbi_ra0.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>6</csr:msb>
         <csr:lsb>5</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>sc_mbi_wa</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBI_WA_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBI_WA_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBI_WA_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBI_WA_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBI_WA_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBI_WA_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBI_WA_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBI_WA_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>1791</csr:linenumber>
         <csr:title>ICache RAM wa</csr:title>
        <csr:description>
         <csr:p>These bits are used to drive the ICache RAM signals mbi_wa2 - mbi_wa0.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>9</csr:msb>
         <csr:lsb>7</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>sc_mbi_wpulse</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBI_WPULSE_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBI_WPULSE_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBI_WPULSE_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBI_WPULSE_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBI_WPULSE_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBI_WPULSE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBI_WPULSE_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBI_WPULSE_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>1799</csr:linenumber>
         <csr:title>ICache RAM pulse</csr:title>
        <csr:description>
         <csr:p>These bits are used to drive the ICache RAM pulse signals mbi_wpulse2 - mbi_wpulse0.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>12</csr:msb>
         <csr:lsb>10</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>sc_mbi_test1</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBI_TEST1_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBI_TEST1_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBI_TEST1_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBI_TEST1_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBI_TEST1_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBI_TEST1_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBI_TEST1_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBI_TEST1_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>1806</csr:linenumber>
         <csr:title>ICache RAM test 1</csr:title>
        <csr:description>
         <csr:p>This bit is used to drive the ICache RAM test signal test1.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>13</csr:msb>
         <csr:lsb>13</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>sc_mbi_test_rnm</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBI_TEST_RNM_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBI_TEST_RNM_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBI_TEST_RNM_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBI_TEST_RNM_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBI_TEST_RNM_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBI_TEST_RNM_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBI_TEST_RNM_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBI_TEST_RNM_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>1814</csr:linenumber>
         <csr:title>ICache RAM test rnm</csr:title>
        <csr:description>
         <csr:p>This bit is used to drive the ICache RAM test signal test_rnm.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>14</csr:msb>
         <csr:lsb>14</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>sc_mbi_bc</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBI_BC_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBI_BC_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBI_BC_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBI_BC_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBI_BC_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBI_BC_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBI_BC_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBI_BC_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>1822</csr:linenumber>
         <csr:title>ICache RAM test bc</csr:title>
        <csr:description>
         <csr:p>These bits are used to drive the ICache RAM signals mbi_bc2 - mbi_bc0.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>17</csr:msb>
         <csr:lsb>15</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>sc_mbt_2p_rme</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBT_2P_RME_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBT_2P_RME_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBT_2P_RME_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBT_2P_RME_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBT_2P_RME_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBT_2P_RME_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBT_2P_RME_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBT_2P_RME_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>1830</csr:linenumber>
         <csr:title>2-port RAM enable</csr:title>
        <csr:description>
         <csr:p>This bit is used to drive the 2-port RAM enable signal mbr_2p_rme.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>18</csr:msb>
         <csr:lsb>18</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>sc_mbr_2p_rm</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_2P_RM_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_2P_RM_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_2P_RM_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_2P_RM_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_2P_RM_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_2P_RM_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_2P_RM_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_2P_RM_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>1838</csr:linenumber>
         <csr:title>2-port RAM</csr:title>
        <csr:description>
         <csr:p>These bits are used to drive the 2-port RAM signals mbr_2p_rm3 - mbr_2p_rm0.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>22</csr:msb>
         <csr:lsb>19</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>sc_mbr_2p_ra</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_2P_RA_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_2P_RA_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_2P_RA_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_2P_RA_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_2P_RA_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_2P_RA_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_2P_RA_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_2P_RA_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>1846</csr:linenumber>
         <csr:title>2-port RAM ra</csr:title>
        <csr:description>
         <csr:p>These bits are used to drive the 2-port RAM signals mbr_2p_ra1 - mbr_2p_ra0.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>24</csr:msb>
         <csr:lsb>23</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>sc_mbr_2p_wa</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_2P_WA_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_2P_WA_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_2P_WA_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_2P_WA_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_2P_WA_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_2P_WA_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_2P_WA_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_2P_WA_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>1854</csr:linenumber>
         <csr:title>2-port RAM wa</csr:title>
        <csr:description>
         <csr:p>These bits are used to drive the 2-port RAM signals mbr_2p_wa2 - mbr_2p_wa0.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>27</csr:msb>
         <csr:lsb>25</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>sc_mbr_2p_wpulse</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_2P_WPULSE_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_2P_WPULSE_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_2P_WPULSE_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_2P_WPULSE_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_2P_WPULSE_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_2P_WPULSE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_2P_WPULSE_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_2P_WPULSE_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>1862</csr:linenumber>
         <csr:title>2-port RAM pulse</csr:title>
        <csr:description>
         <csr:p>These bits are used to drive the 2-port RAM pulse signals mbr_2p_wpulse2 - mbr_2p_wpulse0.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>30</csr:msb>
         <csr:lsb>28</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>sc_mbr_2p_test1</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_2P_TEST1_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_2P_TEST1_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_2P_TEST1_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_2P_TEST1_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_2P_TEST1_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_2P_TEST1_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_2P_TEST1_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_2P_TEST1_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>1870</csr:linenumber>
         <csr:title>2-port RAM test 1</csr:title>
        <csr:description>
         <csr:p>This bit is used to drive the 2-port RAM test signal mbr_2p_test1.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>31</csr:msb>
         <csr:lsb>31</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>sc_mbr_2p_test_rnm</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_2P_TEST_RNM_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_2P_TEST_RNM_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_2P_TEST_RNM_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_2P_TEST_RNM_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_2P_TEST_RNM_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_2P_TEST_RNM_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_2P_TEST_RNM_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_2P_TEST_RNM_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>1878</csr:linenumber>
         <csr:title>2-port RAM test rnm</csr:title>
        <csr:description>
         <csr:p>This bit is used to drive the 2-port RAM test signal mbr_2p_test_rnm.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>32</csr:msb>
         <csr:lsb>32</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>sc_mbr_2p_bc</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_2P_BC_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_2P_BC_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_2P_BC_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_2P_BC_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_2P_BC_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_2P_BC_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_2P_BC_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_2P_BC_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>1886</csr:linenumber>
         <csr:title>2-port RAM test bc</csr:title>
        <csr:description>
         <csr:p>These bits are used to drive the 2-port RAM signals mbr_2p_bc2 - mbr_2p_bc0.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>35</csr:msb>
         <csr:lsb>33</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>sc_mbt_1p_rme</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBT_1P_RME_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBT_1P_RME_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBT_1P_RME_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBT_1P_RME_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBT_1P_RME_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBT_1P_RME_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBT_1P_RME_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBT_1P_RME_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>1894</csr:linenumber>
         <csr:title>1-port RAM enable</csr:title>
        <csr:description>
         <csr:p>This bit is used to drive the 1-port RAM enable signal mbr_1p_rme.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>36</csr:msb>
         <csr:lsb>36</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>sc_mbr_1p_rm</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_1P_RM_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_1P_RM_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_1P_RM_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_1P_RM_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_1P_RM_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_1P_RM_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_1P_RM_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_1P_RM_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>1902</csr:linenumber>
         <csr:title>1-port RAM</csr:title>
        <csr:description>
         <csr:p>These bits are used to drive the 1-port RAM signals mbr_1p_rm3 - mbr_1p_rm0.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>40</csr:msb>
         <csr:lsb>37</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>sc_mbr_1p_ra</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_1P_RA_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_1P_RA_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_1P_RA_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_1P_RA_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_1P_RA_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_1P_RA_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_1P_RA_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_1P_RA_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>1910</csr:linenumber>
         <csr:title>1-port RAM ra</csr:title>
        <csr:description>
         <csr:p>These bits are used to drive the 1-port RAM signals mbr_1p_ra1 - mbr_1p_ra0.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>42</csr:msb>
         <csr:lsb>41</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>sc_mbr_1p_wa</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_1P_WA_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_1P_WA_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_1P_WA_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_1P_WA_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_1P_WA_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_1P_WA_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_1P_WA_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_1P_WA_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>1918</csr:linenumber>
         <csr:title>1-port RAM wa</csr:title>
        <csr:description>
         <csr:p>These bits are used to drive the 1-port RAM signals mbr_1p_wa2 - mbr_1p_wa0.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>45</csr:msb>
         <csr:lsb>43</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>sc_mbr_1p_wpulse</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_1P_WPULSE_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_1P_WPULSE_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_1P_WPULSE_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_1P_WPULSE_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_1P_WPULSE_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_1P_WPULSE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_1P_WPULSE_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_1P_WPULSE_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>1926</csr:linenumber>
         <csr:title>1-port RAM pulse</csr:title>
        <csr:description>
         <csr:p>These bits are used to drive the 1-port RAM pulse signals mbr_1p_wpulse2 - mbr_1p_wpulse0.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>48</csr:msb>
         <csr:lsb>46</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>sc_mbr_1p_test1</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_1P_TEST1_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_1P_TEST1_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_1P_TEST1_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_1P_TEST1_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_1P_TEST1_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_1P_TEST1_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_1P_TEST1_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_1P_TEST1_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>1934</csr:linenumber>
         <csr:title>1-port RAM test 1</csr:title>
        <csr:description>
         <csr:p>This bit is used to drive the 1-port RAM test signal mbr_1p_test1.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>49</csr:msb>
         <csr:lsb>49</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>sc_mbr_1p_test_rnm</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_1P_TEST_RNM_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_1P_TEST_RNM_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_1P_TEST_RNM_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_1P_TEST_RNM_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_1P_TEST_RNM_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_1P_TEST_RNM_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_1P_TEST_RNM_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_1P_TEST_RNM_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>1942</csr:linenumber>
         <csr:title>1-port RAM test rnm</csr:title>
        <csr:description>
         <csr:p>This bit is used to drive the 1-port RAM test signal mbr_1p_test_rnm.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>50</csr:msb>
         <csr:lsb>50</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>sc_mbr_1p_bc</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_1P_BC_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_1P_BC_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_1P_BC_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_1P_BC_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_1P_BC_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_1P_BC_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_1P_BC_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_1P_BC_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>1950</csr:linenumber>
         <csr:title>1-port RAM test bc</csr:title>
        <csr:description>
         <csr:p>These bits are used to drive the 1-port RAM signals mbr_1p_bc2 - mbr_1p_bc0.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>53</csr:msb>
         <csr:lsb>51</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>63</csr:msb>
         <csr:lsb>54</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>etsoc_shire_other_esr.shire_noc_interrupt_status</csr:referenceName>
       <csr:identifier>shire_noc_interrupt_status</csr:identifier>
       <csr:addressMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
       <csr:linenumber>2147</csr:linenumber>
       <csr:title>NoC and DebugNoC interrupt sources status</csr:title>
       <csr:offset>0x58</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Etsoc_shire_other_esr_shire_noc_interrupt_status</csr:typeName>
       <csr:attributes>
        <csr:attribute>Documentation_Source="Minion Shire Description, Section 4.1.3"</csr:attribute>
        <csr:attribute>PP="3"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>noc_ns_interrupt_defer_0_9</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_0_9_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_0_9_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_0_9_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_0_9_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_0_9_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_0_9_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_0_9_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_0_9_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>1966</csr:linenumber>
         <csr:title>Interrupt defer 0_9</csr:title>
        <csr:description>
         <csr:p>NoC's ns_interrupt_defer_0_9.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>0</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>noc_ns_interrupt_defer_1_9</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_1_9_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_1_9_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_1_9_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_1_9_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_1_9_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_1_9_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_1_9_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_1_9_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>1975</csr:linenumber>
         <csr:title>Interrupt defer 1_9</csr:title>
        <csr:description>
         <csr:p>NoC's ns_interrupt_defer_1_9.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>1</csr:msb>
         <csr:lsb>1</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>noc_ns_interrupt_defer_2_9</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_2_9_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_2_9_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_2_9_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_2_9_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_2_9_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_2_9_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_2_9_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_2_9_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>1984</csr:linenumber>
         <csr:title>Interrupt defer 2_9</csr:title>
        <csr:description>
         <csr:p>NoC's ns_interrupt_defer_2_9.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>2</csr:msb>
         <csr:lsb>2</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>noc_ns_interrupt_defer_3_9</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_3_9_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_3_9_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_3_9_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_3_9_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_3_9_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_3_9_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_3_9_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_3_9_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>1993</csr:linenumber>
         <csr:title>Interrupt defer 3_9</csr:title>
        <csr:description>
         <csr:p>NoC's ns_interrupt_defer_3_9.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>3</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>noc_ns_interrupt_defer_4_9</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_4_9_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_4_9_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_4_9_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_4_9_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_4_9_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_4_9_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_4_9_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_4_9_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>2002</csr:linenumber>
         <csr:title>Interrupt defer 4_9</csr:title>
        <csr:description>
         <csr:p>NoC's ns_interrupt_defer_4_9.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>4</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>noc_ns_interrupt_defer_5_9</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_5_9_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_5_9_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_5_9_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_5_9_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_5_9_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_5_9_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_5_9_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_5_9_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>2011</csr:linenumber>
         <csr:title>Interrupt defer 5_9</csr:title>
        <csr:description>
         <csr:p>NoC's ns_interrupt_defer_5_9.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>5</csr:msb>
         <csr:lsb>5</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>noc_ns_interrupt_defer_6_9</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_6_9_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_6_9_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_6_9_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_6_9_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_6_9_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_6_9_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_6_9_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_6_9_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>2020</csr:linenumber>
         <csr:title>Interrupt defer 6_9</csr:title>
        <csr:description>
         <csr:p>NoC's ns_interrupt_defer_6_9.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>6</csr:msb>
         <csr:lsb>6</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>noc_ns_interrupt_defer_7_9</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_7_9_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_7_9_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_7_9_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_7_9_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_7_9_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_7_9_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_7_9_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_7_9_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>2029</csr:linenumber>
         <csr:title>Interrupt defer 7_9</csr:title>
        <csr:description>
         <csr:p>NoC's ns_interrupt_defer_7_9.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>7</csr:msb>
         <csr:lsb>7</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>noc_ns_interrupt_defer_8_9</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_8_9_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_8_9_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_8_9_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_8_9_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_8_9_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_8_9_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_8_9_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_8_9_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>2038</csr:linenumber>
         <csr:title>Interrupt defer 8_9</csr:title>
        <csr:description>
         <csr:p>NoC's ns_interrupt_defer_8_9.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>8</csr:msb>
         <csr:lsb>8</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>noc_ns_interrupt_defer_sh0_l2tol3b_m</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_L2TOL3B_M_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_L2TOL3B_M_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_L2TOL3B_M_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_L2TOL3B_M_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_L2TOL3B_M_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_L2TOL3B_M_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_L2TOL3B_M_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_L2TOL3B_M_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>2047</csr:linenumber>
         <csr:title>Interrupt defer sho L2 to L3b</csr:title>
        <csr:description>
         <csr:p>NoC's ns_interrupt_defer_sh0_l2tol3b_m.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>9</csr:msb>
         <csr:lsb>9</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>noc_ns_interrupt_defer_sh0_l2tol3c_m</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_L2TOL3C_M_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_L2TOL3C_M_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_L2TOL3C_M_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_L2TOL3C_M_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_L2TOL3C_M_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_L2TOL3C_M_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_L2TOL3C_M_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_L2TOL3C_M_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>2056</csr:linenumber>
         <csr:title>Interrupt defer sho L2 to L3c</csr:title>
        <csr:description>
         <csr:p>NoC's ns_interrupt_defer_sh0_l2tol3c_m.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>10</csr:msb>
         <csr:lsb>10</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>noc_ns_interrupt_defer_sh0_l2tol3d_m</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_L2TOL3D_M_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_L2TOL3D_M_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_L2TOL3D_M_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_L2TOL3D_M_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_L2TOL3D_M_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_L2TOL3D_M_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_L2TOL3D_M_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_L2TOL3D_M_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>2065</csr:linenumber>
         <csr:title>Interrupt defer sho L2 to L3d</csr:title>
        <csr:description>
         <csr:p>NoC's ns_interrupt_defer_sh0_l2tol3d_m.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>11</csr:msb>
         <csr:lsb>11</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>noc_ns_interrupt_defer_sh0_l3_s</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_L3_S_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_L3_S_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_L3_S_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_L3_S_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_L3_S_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_L3_S_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_L3_S_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_L3_S_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>2074</csr:linenumber>
         <csr:title>Interrupt defer sho L3s</csr:title>
        <csr:description>
         <csr:p>NoC's ns_interrupt_defer_sh0_l3_s.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>12</csr:msb>
         <csr:lsb>12</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>noc_ns_interrupt_defer_sh0_l3b_s</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_L3B_S_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_L3B_S_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_L3B_S_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_L3B_S_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_L3B_S_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_L3B_S_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_L3B_S_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_L3B_S_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>2083</csr:linenumber>
         <csr:title>Interrupt defer sho L3b_s</csr:title>
        <csr:description>
         <csr:p>NoC's ns_interrupt_defer_sh0_l3b_s.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>13</csr:msb>
         <csr:lsb>13</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>noc_ns_interrupt_defer_sh0_l3c_s</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_L3C_S_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_L3C_S_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_L3C_S_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_L3C_S_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_L3C_S_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_L3C_S_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_L3C_S_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_L3C_S_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>2092</csr:linenumber>
         <csr:title>Interrupt defer sho L3c_s</csr:title>
        <csr:description>
         <csr:p>NoC's ns_interrupt_defer_sh0_l3c_s.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>14</csr:msb>
         <csr:lsb>14</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>noc_ns_interrupt_defer_sh0_l3d_s</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_L3D_S_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_L3D_S_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_L3D_S_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_L3D_S_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_L3D_S_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_L3D_S_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_L3D_S_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_L3D_S_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>2101</csr:linenumber>
         <csr:title>Interrupt defer sho L3d_s</csr:title>
        <csr:description>
         <csr:p>NoC's ns_interrupt_defer_sh0_l3d_s.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>15</csr:msb>
         <csr:lsb>15</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>noc_ns_interrupt_defer_sh0_sb_s</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_SB_S_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_SB_S_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_SB_S_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_SB_S_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_SB_S_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_SB_S_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_SB_S_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_SB_S_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>2110</csr:linenumber>
         <csr:title>Interrupt defer sho sb_s</csr:title>
        <csr:description>
         <csr:p>NoC's ns_interrupt_defer_sh0_sb_s.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>16</csr:msb>
         <csr:lsb>16</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>noc_ns_interrupt_defer_sib_tol3_sh0_m</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SIB_TOL3_SH0_M_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SIB_TOL3_SH0_M_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SIB_TOL3_SH0_M_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SIB_TOL3_SH0_M_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SIB_TOL3_SH0_M_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SIB_TOL3_SH0_M_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SIB_TOL3_SH0_M_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SIB_TOL3_SH0_M_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>2119</csr:linenumber>
         <csr:title>Interrupt defer sib_tol3_sh0_m</csr:title>
        <csr:description>
         <csr:p>NoC's ns_interrupt_defer_sib_tol3_sh0_m.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>17</csr:msb>
         <csr:lsb>17</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>noc_ns_interrupt_defer_sib_tosys_sh0_m</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SIB_TOSYS_SH0_M_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SIB_TOSYS_SH0_M_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SIB_TOSYS_SH0_M_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SIB_TOSYS_SH0_M_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SIB_TOSYS_SH0_M_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SIB_TOSYS_SH0_M_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SIB_TOSYS_SH0_M_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SIB_TOSYS_SH0_M_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>2128</csr:linenumber>
         <csr:title>Interrupt defer sib_tosys_sh0_m</csr:title>
        <csr:description>
         <csr:p>NoC's ns_interrupt_defer_sib_tosys_sh0_m.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>18</csr:msb>
         <csr:lsb>18</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>dbg_noc_ns_utsoc_interrupt_defer_15_9</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_DBG_NOC_NS_UTSOC_INTERRUPT_DEFER_15_9_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_DBG_NOC_NS_UTSOC_INTERRUPT_DEFER_15_9_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_DBG_NOC_NS_UTSOC_INTERRUPT_DEFER_15_9_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_DBG_NOC_NS_UTSOC_INTERRUPT_DEFER_15_9_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_DBG_NOC_NS_UTSOC_INTERRUPT_DEFER_15_9_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_DBG_NOC_NS_UTSOC_INTERRUPT_DEFER_15_9_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_DBG_NOC_NS_UTSOC_INTERRUPT_DEFER_15_9_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_DBG_NOC_NS_UTSOC_INTERRUPT_DEFER_15_9_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>2137</csr:linenumber>
         <csr:title>Debug NOC Interrupt defer 15_9</csr:title>
        <csr:description>
         <csr:p>Debug NoC's ns utsoc interrupt defer 15_9.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>19</csr:msb>
         <csr:lsb>19</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>dbg_noc_ns_utsoc_interrupt_defer_sho_dn</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_DBG_NOC_NS_UTSOC_INTERRUPT_DEFER_SHO_DN_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_DBG_NOC_NS_UTSOC_INTERRUPT_DEFER_SHO_DN_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_DBG_NOC_NS_UTSOC_INTERRUPT_DEFER_SHO_DN_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_DBG_NOC_NS_UTSOC_INTERRUPT_DEFER_SHO_DN_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_DBG_NOC_NS_UTSOC_INTERRUPT_DEFER_SHO_DN_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_DBG_NOC_NS_UTSOC_INTERRUPT_DEFER_SHO_DN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_DBG_NOC_NS_UTSOC_INTERRUPT_DEFER_SHO_DN_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_DBG_NOC_NS_UTSOC_INTERRUPT_DEFER_SHO_DN_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>2146</csr:linenumber>
         <csr:title>Debug NoC's ns utsoc interrupt defer sh0_dn</csr:title>
        <csr:description>
         <csr:p>Dbg-NoC's ns_utsoc_interrupt_defer_sh0_dn.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>20</csr:msb>
         <csr:lsb>20</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>63</csr:msb>
         <csr:lsb>21</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>etsoc_shire_other_esr.shire_dll_auto_config</csr:referenceName>
       <csr:identifier>shire_dll_auto_config</csr:identifier>
       <csr:addressMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_AUTO_CONFIG_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_AUTO_CONFIG_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_AUTO_CONFIG_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_AUTO_CONFIG_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
       <csr:linenumber>2208</csr:linenumber>
       <csr:title>Control for Shire DLL</csr:title>
       <csr:offset>0x59</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Etsoc_shire_other_esr_shire_dll_auto_config</csr:typeName>
       <csr:attributes>
        <csr:attribute>Documentation_Source="MinionShireMAS"</csr:attribute>
        <csr:attribute>PP="3"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>reset</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_AUTO_CONFIG_RESET_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_AUTO_CONFIG_RESET_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_AUTO_CONFIG_RESET_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_AUTO_CONFIG_RESET_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_AUTO_CONFIG_RESET_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_AUTO_CONFIG_RESET_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_AUTO_CONFIG_RESET_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_AUTO_CONFIG_RESET_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>2157</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>This bit drives the reset to the APB interface of the PLL. It must be set to 0 during configuration.</csr:p>
        </csr:description>
         <csr:msb>0</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_AUTO_CONFIG_ENABLE_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_AUTO_CONFIG_ENABLE_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_AUTO_CONFIG_ENABLE_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_AUTO_CONFIG_ENABLE_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_AUTO_CONFIG_ENABLE_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_AUTO_CONFIG_ENABLE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_AUTO_CONFIG_ENABLE_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_AUTO_CONFIG_ENABLE_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>2164</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>This bit enables the state machine that drives the APB interface to the PLL. It must be set to 1 during configuration, otherwise that state machine does not have a clock.</csr:p>
        </csr:description>
         <csr:msb>1</csr:msb>
         <csr:lsb>1</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>run</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_AUTO_CONFIG_RUN_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_AUTO_CONFIG_RUN_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_AUTO_CONFIG_RUN_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_AUTO_CONFIG_RUN_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_AUTO_CONFIG_RUN_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_AUTO_CONFIG_RUN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_AUTO_CONFIG_RUN_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_AUTO_CONFIG_RUN_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>2170</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The transition from 0 to 1 in this bit triggers the auto configuration/simple configuration process (write or read operation).</csr:p>
        </csr:description>
         <csr:msb>2</csr:msb>
         <csr:lsb>2</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>write</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_AUTO_CONFIG_WRITE_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_AUTO_CONFIG_WRITE_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_AUTO_CONFIG_WRITE_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_AUTO_CONFIG_WRITE_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_AUTO_CONFIG_WRITE_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_AUTO_CONFIG_WRITE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_AUTO_CONFIG_WRITE_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_AUTO_CONFIG_WRITE_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>2179</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>This bit determines if the configuration process is to write or read the registers. If write = 1, the registers in the configuration sequence are written with the values contained in the ESRs  shire_pll_config_data_i. If write = 0, only 1 register is read. Read value is stored into ESR shire_pll_read_data</csr:p>
        </csr:description>
         <csr:msb>3</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>reg_first</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_AUTO_CONFIG_REG_FIRST_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_AUTO_CONFIG_REG_FIRST_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_AUTO_CONFIG_REG_FIRST_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_AUTO_CONFIG_REG_FIRST_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_AUTO_CONFIG_REG_FIRST_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_AUTO_CONFIG_REG_FIRST_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_AUTO_CONFIG_REG_FIRST_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_AUTO_CONFIG_REG_FIRST_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>2183</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Index (address) of the first registers to be configured.</csr:p>
        </csr:description>
         <csr:msb>6</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>reg_num</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_AUTO_CONFIG_REG_NUM_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_AUTO_CONFIG_REG_NUM_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_AUTO_CONFIG_REG_NUM_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_AUTO_CONFIG_REG_NUM_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_AUTO_CONFIG_REG_NUM_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_AUTO_CONFIG_REG_NUM_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_AUTO_CONFIG_REG_NUM_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_AUTO_CONFIG_REG_NUM_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>2190</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>When writing, it is the number of registers to write - 1. Written registers will be from reg_first to reg_first+reg_num. When reading, this field has no effect as just one register is read.</csr:p>
        </csr:description>
         <csr:msb>9</csr:msb>
         <csr:lsb>7</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>lock_reset_disable</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_AUTO_CONFIG_LOCK_RESET_DISABLE_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_AUTO_CONFIG_LOCK_RESET_DISABLE_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_AUTO_CONFIG_LOCK_RESET_DISABLE_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_AUTO_CONFIG_LOCK_RESET_DISABLE_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_AUTO_CONFIG_LOCK_RESET_DISABLE_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_AUTO_CONFIG_LOCK_RESET_DISABLE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_AUTO_CONFIG_LOCK_RESET_DISABLE_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_AUTO_CONFIG_LOCK_RESET_DISABLE_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>2194</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>This bit is deprecated. Set to 0.</csr:p>
        </csr:description>
         <csr:msb>10</csr:msb>
         <csr:lsb>10</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>pclk_sel</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_AUTO_CONFIG_PCLK_SEL_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_AUTO_CONFIG_PCLK_SEL_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_AUTO_CONFIG_PCLK_SEL_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_AUTO_CONFIG_PCLK_SEL_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_AUTO_CONFIG_PCLK_SEL_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_AUTO_CONFIG_PCLK_SEL_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_AUTO_CONFIG_PCLK_SEL_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_AUTO_CONFIG_PCLK_SEL_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>2203</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These 2 bits are used to select the frequency of the pclk clock signal in the APB i/f. </csr:p>
         <csr:p>00: Frequency of the Shire clock /2</csr:p>
         <csr:p>01: Frequency of the Shire clock /4</csr:p>
         <csr:p>10: Frequency of the Shire clock /8</csr:p>
         <csr:p>11: Frequency of the Shire clock /16</csr:p>
        </csr:description>
         <csr:msb>12</csr:msb>
         <csr:lsb>11</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>dll_enable</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_AUTO_CONFIG_DLL_ENABLE_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_AUTO_CONFIG_DLL_ENABLE_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_AUTO_CONFIG_DLL_ENABLE_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_AUTO_CONFIG_DLL_ENABLE_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_AUTO_CONFIG_DLL_ENABLE_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_AUTO_CONFIG_DLL_ENABLE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_AUTO_CONFIG_DLL_ENABLE_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_AUTO_CONFIG_DLL_ENABLE_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>2207</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>This bit enables the DLL module.</csr:p>
        </csr:description>
         <csr:msb>13</csr:msb>
         <csr:lsb>13</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>63</csr:msb>
         <csr:lsb>14</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>etsoc_shire_other_esr.shire_dll_config_data_0</csr:referenceName>
       <csr:identifier>shire_dll_config_data_0</csr:identifier>
       <csr:addressMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_CONFIG_DATA_0_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_CONFIG_DATA_0_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_CONFIG_DATA_0_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_CONFIG_DATA_0_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
       <csr:linenumber>2230</csr:linenumber>
       <csr:title>Data to configure Shire DLL registers</csr:title>
       <csr:offset>0x5A</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Etsoc_shire_other_esr_shire_dll_config_data_0</csr:typeName>
       <csr:attributes>
        <csr:attribute>Documentation_Source="MinionShireMAS"</csr:attribute>
        <csr:attribute>PP="3"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>data0</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_CONFIG_DATA_0_DATA0_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_CONFIG_DATA_0_DATA0_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_CONFIG_DATA_0_DATA0_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_CONFIG_DATA_0_DATA0_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_CONFIG_DATA_0_DATA0_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_CONFIG_DATA_0_DATA0_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_CONFIG_DATA_0_DATA0_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_CONFIG_DATA_0_DATA0_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>2217</csr:linenumber>
         <csr:title>Config Data</csr:title>
         <csr:msb>15</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>data1</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_CONFIG_DATA_0_DATA1_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_CONFIG_DATA_0_DATA1_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_CONFIG_DATA_0_DATA1_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_CONFIG_DATA_0_DATA1_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_CONFIG_DATA_0_DATA1_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_CONFIG_DATA_0_DATA1_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_CONFIG_DATA_0_DATA1_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_CONFIG_DATA_0_DATA1_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>2221</csr:linenumber>
         <csr:title>Config Data</csr:title>
         <csr:msb>31</csr:msb>
         <csr:lsb>16</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>data2</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_CONFIG_DATA_0_DATA2_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_CONFIG_DATA_0_DATA2_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_CONFIG_DATA_0_DATA2_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_CONFIG_DATA_0_DATA2_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_CONFIG_DATA_0_DATA2_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_CONFIG_DATA_0_DATA2_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_CONFIG_DATA_0_DATA2_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_CONFIG_DATA_0_DATA2_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>2225</csr:linenumber>
         <csr:title>Config Data</csr:title>
         <csr:msb>47</csr:msb>
         <csr:lsb>32</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>data3</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_CONFIG_DATA_0_DATA3_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_CONFIG_DATA_0_DATA3_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_CONFIG_DATA_0_DATA3_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_CONFIG_DATA_0_DATA3_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_CONFIG_DATA_0_DATA3_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_CONFIG_DATA_0_DATA3_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_CONFIG_DATA_0_DATA3_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_CONFIG_DATA_0_DATA3_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>2229</csr:linenumber>
         <csr:title>Config Data</csr:title>
         <csr:msb>63</csr:msb>
         <csr:lsb>48</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>etsoc_shire_other_esr.shire_dll_config_data_1</csr:referenceName>
       <csr:identifier>shire_dll_config_data_1</csr:identifier>
       <csr:addressMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_CONFIG_DATA_1_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_CONFIG_DATA_1_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_CONFIG_DATA_1_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_CONFIG_DATA_1_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
       <csr:linenumber>2252</csr:linenumber>
       <csr:title>Data to configure Shire DLL registers</csr:title>
       <csr:offset>0x5B</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Etsoc_shire_other_esr_shire_dll_config_data_1</csr:typeName>
       <csr:attributes>
        <csr:attribute>Documentation_Source="MinionShireMAS"</csr:attribute>
        <csr:attribute>PP="3"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>data4</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_CONFIG_DATA_1_DATA4_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_CONFIG_DATA_1_DATA4_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_CONFIG_DATA_1_DATA4_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_CONFIG_DATA_1_DATA4_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_CONFIG_DATA_1_DATA4_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_CONFIG_DATA_1_DATA4_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_CONFIG_DATA_1_DATA4_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_CONFIG_DATA_1_DATA4_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>2239</csr:linenumber>
         <csr:title>Config Data</csr:title>
         <csr:msb>15</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>data5</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_CONFIG_DATA_1_DATA5_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_CONFIG_DATA_1_DATA5_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_CONFIG_DATA_1_DATA5_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_CONFIG_DATA_1_DATA5_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_CONFIG_DATA_1_DATA5_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_CONFIG_DATA_1_DATA5_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_CONFIG_DATA_1_DATA5_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_CONFIG_DATA_1_DATA5_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>2243</csr:linenumber>
         <csr:title>Config Data</csr:title>
         <csr:msb>31</csr:msb>
         <csr:lsb>16</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>data6</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_CONFIG_DATA_1_DATA6_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_CONFIG_DATA_1_DATA6_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_CONFIG_DATA_1_DATA6_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_CONFIG_DATA_1_DATA6_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_CONFIG_DATA_1_DATA6_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_CONFIG_DATA_1_DATA6_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_CONFIG_DATA_1_DATA6_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_CONFIG_DATA_1_DATA6_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>2247</csr:linenumber>
         <csr:title>Config Data</csr:title>
         <csr:msb>47</csr:msb>
         <csr:lsb>32</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>data7</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_CONFIG_DATA_1_DATA7_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_CONFIG_DATA_1_DATA7_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_CONFIG_DATA_1_DATA7_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_CONFIG_DATA_1_DATA7_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_CONFIG_DATA_1_DATA7_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_CONFIG_DATA_1_DATA7_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_CONFIG_DATA_1_DATA7_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_CONFIG_DATA_1_DATA7_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>2251</csr:linenumber>
         <csr:title>Config Data</csr:title>
         <csr:msb>63</csr:msb>
         <csr:lsb>48</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>etsoc_shire_other_esr.shire_dll_read_data</csr:referenceName>
       <csr:identifier>shire_dll_read_data</csr:identifier>
       <csr:addressMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_READ_DATA_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_READ_DATA_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_READ_DATA_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_READ_DATA_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
       <csr:linenumber>2272</csr:linenumber>
       <csr:title>Data and control status from DLL registers</csr:title>
       <csr:offset>0x5C</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Etsoc_shire_other_esr_shire_dll_read_data</csr:typeName>
       <csr:attributes>
        <csr:attribute>Documentation_Source="MinionShireMAS"</csr:attribute>
        <csr:attribute>PP="3"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>read_data</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_READ_DATA_READ_DATA_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_READ_DATA_READ_DATA_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_READ_DATA_READ_DATA_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_READ_DATA_READ_DATA_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_READ_DATA_READ_DATA_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_READ_DATA_READ_DATA_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_READ_DATA_READ_DATA_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_READ_DATA_READ_DATA_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>2262</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>This field reports the read data.</csr:p>
        </csr:description>
         <csr:msb>15</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>busy</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_READ_DATA_BUSY_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_READ_DATA_BUSY_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_READ_DATA_BUSY_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_READ_DATA_BUSY_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_READ_DATA_BUSY_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_READ_DATA_BUSY_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_READ_DATA_BUSY_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_READ_DATA_BUSY_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>2267</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>This is a status bit, it shows if the configuration process is still running.</csr:p>
        </csr:description>
         <csr:msb>16</csr:msb>
         <csr:lsb>16</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>locked</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_READ_DATA_LOCKED_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_READ_DATA_LOCKED_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_READ_DATA_LOCKED_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_READ_DATA_LOCKED_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_READ_DATA_LOCKED_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_READ_DATA_LOCKED_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_READ_DATA_LOCKED_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_READ_DATA_LOCKED_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>2271</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>This is a status bit, it is the lock output of the PLL.</csr:p>
        </csr:description>
         <csr:msb>17</csr:msb>
         <csr:lsb>17</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>63</csr:msb>
         <csr:lsb>18</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>etsoc_shire_other_esr.uc_config</csr:referenceName>
       <csr:identifier>uc_config</csr:identifier>
       <csr:addressMacro>ETSOC_SHIRE_OTHER_ESR_UC_CONFIG_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>ETSOC_SHIRE_OTHER_ESR_UC_CONFIG_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>ETSOC_SHIRE_OTHER_ESR_UC_CONFIG_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>ETSOC_SHIRE_OTHER_ESR_UC_CONFIG_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
       <csr:linenumber>2283</csr:linenumber>
       <csr:title>Configuration related to the UC</csr:title>
       <csr:offset>0x5D</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Etsoc_shire_other_esr_uc_config</csr:typeName>
       <csr:attributes>
        <csr:attribute>Documentation_Source="Minion_ESR_Registers.xlsx, tab esr)_uc_config_t.csv"</csr:attribute>
        <csr:attribute>PP="1"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>qos_dram</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_UC_CONFIG_QOS_DRAM_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_UC_CONFIG_QOS_DRAM_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_UC_CONFIG_QOS_DRAM_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_UC_CONFIG_QOS_DRAM_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_UC_CONFIG_QOS_DRAM_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_UC_CONFIG_QOS_DRAM_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_UC_CONFIG_QOS_DRAM_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_UC_CONFIG_QOS_DRAM_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>2282</csr:linenumber>
         <csr:title>This bit manages the QoS for the DRAM.</csr:title>
         <csr:fieldAttributes>
          <csr:attribute>PP="1"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>0</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>63</csr:msb>
         <csr:lsb>1</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>etsoc_shire_other_esr.icache_uprefetch</csr:referenceName>
       <csr:identifier>icache_uprefetch</csr:identifier>
       <csr:addressMacro>ETSOC_SHIRE_OTHER_ESR_ICACHE_UPREFETCH_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>ETSOC_SHIRE_OTHER_ESR_ICACHE_UPREFETCH_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>ETSOC_SHIRE_OTHER_ESR_ICACHE_UPREFETCH_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>ETSOC_SHIRE_OTHER_ESR_ICACHE_UPREFETCH_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
       <csr:linenumber>2312</csr:linenumber>
       <csr:title>Configure and trigger user-level icache prefetch service</csr:title>
       <csr:offset>0x5F</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Etsoc_shire_other_esr_icache_uprefetch</csr:typeName>
       <csr:attributes>
        <csr:attribute>Documentation_Source="Minion_ESR_Registers.xlsx"</csr:attribute>
        <csr:attribute>ESRGroup="ET_CodePrefetch"</csr:attribute>
        <csr:attribute>PP="0"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>num_ulines</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_ICACHE_UPREFETCH_NUM_ULINES_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_ICACHE_UPREFETCH_NUM_ULINES_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_ICACHE_UPREFETCH_NUM_ULINES_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_ICACHE_UPREFETCH_NUM_ULINES_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_ICACHE_UPREFETCH_NUM_ULINES_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_ICACHE_UPREFETCH_NUM_ULINES_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_ICACHE_UPREFETCH_NUM_ULINES_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_ICACHE_UPREFETCH_NUM_ULINES_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>2296</csr:linenumber>
         <csr:title>Number of lines</csr:title>
        <csr:description>
         <csr:p>Configure the number of lines for the user-level icache.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="0"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>5</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>start_uaddr</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_ICACHE_UPREFETCH_START_UADDR_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_ICACHE_UPREFETCH_START_UADDR_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_ICACHE_UPREFETCH_START_UADDR_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_ICACHE_UPREFETCH_START_UADDR_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_ICACHE_UPREFETCH_START_UADDR_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_ICACHE_UPREFETCH_START_UADDR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_ICACHE_UPREFETCH_START_UADDR_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_ICACHE_UPREFETCH_START_UADDR_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>2304</csr:linenumber>
         <csr:title>Starting address.</csr:title>
        <csr:description>
         <csr:p>Indicates the starting address for the user-level icache operation.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="0"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>47</csr:msb>
         <csr:lsb>6</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>en_umask</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_ICACHE_UPREFETCH_EN_UMASK_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_ICACHE_UPREFETCH_EN_UMASK_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_ICACHE_UPREFETCH_EN_UMASK_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_ICACHE_UPREFETCH_EN_UMASK_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_ICACHE_UPREFETCH_EN_UMASK_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_ICACHE_UPREFETCH_EN_UMASK_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_ICACHE_UPREFETCH_EN_UMASK_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_ICACHE_UPREFETCH_EN_UMASK_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>2311</csr:linenumber>
         <csr:title>Mask enable.</csr:title>
        <csr:description>
         <csr:p>Mask enables for the user-level icache.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="0"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>51</csr:msb>
         <csr:lsb>48</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>63</csr:msb>
         <csr:lsb>52</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>etsoc_shire_other_esr.icache_sprefetch</csr:referenceName>
       <csr:identifier>icache_sprefetch</csr:identifier>
       <csr:addressMacro>ETSOC_SHIRE_OTHER_ESR_ICACHE_SPREFETCH_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>ETSOC_SHIRE_OTHER_ESR_ICACHE_SPREFETCH_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>ETSOC_SHIRE_OTHER_ESR_ICACHE_SPREFETCH_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>ETSOC_SHIRE_OTHER_ESR_ICACHE_SPREFETCH_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
       <csr:linenumber>2342</csr:linenumber>
       <csr:title>Configure and trigger supervisor-level icache prefetch service</csr:title>
       <csr:offset>0x60</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Etsoc_shire_other_esr_icache_sprefetch</csr:typeName>
       <csr:attributes>
        <csr:attribute>Documentation_Source="Minion_ESR_Registers.xlsx"</csr:attribute>
        <csr:attribute>ESRGroup="ET_CodePrefetch"</csr:attribute>
        <csr:attribute>PP="1"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>num_slines</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_ICACHE_SPREFETCH_NUM_SLINES_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_ICACHE_SPREFETCH_NUM_SLINES_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_ICACHE_SPREFETCH_NUM_SLINES_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_ICACHE_SPREFETCH_NUM_SLINES_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_ICACHE_SPREFETCH_NUM_SLINES_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_ICACHE_SPREFETCH_NUM_SLINES_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_ICACHE_SPREFETCH_NUM_SLINES_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_ICACHE_SPREFETCH_NUM_SLINES_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>2326</csr:linenumber>
         <csr:title>Number of lines</csr:title>
        <csr:description>
         <csr:p>Configure the number of lines for the supervisor-level icache.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="0"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>5</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>start_saddr</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_ICACHE_SPREFETCH_START_SADDR_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_ICACHE_SPREFETCH_START_SADDR_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_ICACHE_SPREFETCH_START_SADDR_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_ICACHE_SPREFETCH_START_SADDR_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_ICACHE_SPREFETCH_START_SADDR_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_ICACHE_SPREFETCH_START_SADDR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_ICACHE_SPREFETCH_START_SADDR_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_ICACHE_SPREFETCH_START_SADDR_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>2334</csr:linenumber>
         <csr:title>Starting address.</csr:title>
        <csr:description>
         <csr:p>Indicates the starting address for the supervisor-level icache operation.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="0"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>47</csr:msb>
         <csr:lsb>6</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>en_smask</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_ICACHE_SPREFETCH_EN_SMASK_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_ICACHE_SPREFETCH_EN_SMASK_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_ICACHE_SPREFETCH_EN_SMASK_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_ICACHE_SPREFETCH_EN_SMASK_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_ICACHE_SPREFETCH_EN_SMASK_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_ICACHE_SPREFETCH_EN_SMASK_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_ICACHE_SPREFETCH_EN_SMASK_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_ICACHE_SPREFETCH_EN_SMASK_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>2341</csr:linenumber>
         <csr:title>Mask enable.</csr:title>
        <csr:description>
         <csr:p>Mask enables for the supervisor-level icache.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="0"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>51</csr:msb>
         <csr:lsb>48</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>63</csr:msb>
         <csr:lsb>52</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>etsoc_shire_other_esr.icache_mprefetch</csr:referenceName>
       <csr:identifier>icache_mprefetch</csr:identifier>
       <csr:addressMacro>ETSOC_SHIRE_OTHER_ESR_ICACHE_MPREFETCH_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>ETSOC_SHIRE_OTHER_ESR_ICACHE_MPREFETCH_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>ETSOC_SHIRE_OTHER_ESR_ICACHE_MPREFETCH_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>ETSOC_SHIRE_OTHER_ESR_ICACHE_MPREFETCH_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
       <csr:linenumber>2371</csr:linenumber>
       <csr:title>Configure and trigger machine-level icache prefetch service</csr:title>
       <csr:offset>0x61</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Etsoc_shire_other_esr_icache_mprefetch</csr:typeName>
       <csr:attributes>
        <csr:attribute>Documentation_Source="Minion_ESR_Registers.xlsx"</csr:attribute>
        <csr:attribute>ESRGroup="ET_CodePrefetch"</csr:attribute>
        <csr:attribute>PP="3"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>num_mlines</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_ICACHE_MPREFETCH_NUM_MLINES_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_ICACHE_MPREFETCH_NUM_MLINES_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_ICACHE_MPREFETCH_NUM_MLINES_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_ICACHE_MPREFETCH_NUM_MLINES_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_ICACHE_MPREFETCH_NUM_MLINES_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_ICACHE_MPREFETCH_NUM_MLINES_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_ICACHE_MPREFETCH_NUM_MLINES_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_ICACHE_MPREFETCH_NUM_MLINES_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>2355</csr:linenumber>
         <csr:title>Number of lines</csr:title>
        <csr:description>
         <csr:p>Configure the number of lines for the machine-level icache.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="0"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>5</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>start_maddr</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_ICACHE_MPREFETCH_START_MADDR_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_ICACHE_MPREFETCH_START_MADDR_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_ICACHE_MPREFETCH_START_MADDR_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_ICACHE_MPREFETCH_START_MADDR_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_ICACHE_MPREFETCH_START_MADDR_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_ICACHE_MPREFETCH_START_MADDR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_ICACHE_MPREFETCH_START_MADDR_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_ICACHE_MPREFETCH_START_MADDR_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>2363</csr:linenumber>
         <csr:title>Starting address.</csr:title>
        <csr:description>
         <csr:p>Indicates the starting address for the machine-level icache operation.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="0"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>47</csr:msb>
         <csr:lsb>6</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>en_mmask</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_ICACHE_MPREFETCH_EN_MMASK_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_ICACHE_MPREFETCH_EN_MMASK_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_ICACHE_MPREFETCH_EN_MMASK_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_ICACHE_MPREFETCH_EN_MMASK_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_ICACHE_MPREFETCH_EN_MMASK_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_ICACHE_MPREFETCH_EN_MMASK_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_ICACHE_MPREFETCH_EN_MMASK_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_ICACHE_MPREFETCH_EN_MMASK_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>2370</csr:linenumber>
         <csr:title>Mask enable.</csr:title>
        <csr:description>
         <csr:p>Mask enables for the machine-level icache.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="0"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>51</csr:msb>
         <csr:lsb>48</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>63</csr:msb>
         <csr:lsb>52</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>etsoc_shire_other_esr.clk_gate_ctrl</csr:referenceName>
       <csr:identifier>clk_gate_ctrl</csr:identifier>
       <csr:addressMacro>ETSOC_SHIRE_OTHER_ESR_CLK_GATE_CTRL_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>ETSOC_SHIRE_OTHER_ESR_CLK_GATE_CTRL_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>ETSOC_SHIRE_OTHER_ESR_CLK_GATE_CTRL_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>ETSOC_SHIRE_OTHER_ESR_CLK_GATE_CTRL_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
       <csr:linenumber>2434</csr:linenumber>
       <csr:title>Clock Gate Enable control</csr:title>
       <csr:offset>0x62</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Etsoc_shire_other_esr_clk_gate_ctrl</csr:typeName>
       <csr:attributes>
        <csr:attribute>Documentation_Source="Minion_ESR_Registers.xlsx"</csr:attribute>
        <csr:attribute>PP="3"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>min_intpipe_clock_gate_disable</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_CLK_GATE_CTRL_MIN_INTPIPE_CLOCK_GATE_DISABLE_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_CLK_GATE_CTRL_MIN_INTPIPE_CLOCK_GATE_DISABLE_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_CLK_GATE_CTRL_MIN_INTPIPE_CLOCK_GATE_DISABLE_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_CLK_GATE_CTRL_MIN_INTPIPE_CLOCK_GATE_DISABLE_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_CLK_GATE_CTRL_MIN_INTPIPE_CLOCK_GATE_DISABLE_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_CLK_GATE_CTRL_MIN_INTPIPE_CLOCK_GATE_DISABLE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_CLK_GATE_CTRL_MIN_INTPIPE_CLOCK_GATE_DISABLE_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_CLK_GATE_CTRL_MIN_INTPIPE_CLOCK_GATE_DISABLE_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>2383</csr:linenumber>
         <csr:title>Integer pipeline clock gate disable.</csr:title>
        <csr:description>
         <csr:p>Setting this bit disables integer pipeline clock gating.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>0</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>min_vpulane_clock_gate_disable</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_CLK_GATE_CTRL_MIN_VPULANE_CLOCK_GATE_DISABLE_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_CLK_GATE_CTRL_MIN_VPULANE_CLOCK_GATE_DISABLE_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_CLK_GATE_CTRL_MIN_VPULANE_CLOCK_GATE_DISABLE_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_CLK_GATE_CTRL_MIN_VPULANE_CLOCK_GATE_DISABLE_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_CLK_GATE_CTRL_MIN_VPULANE_CLOCK_GATE_DISABLE_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_CLK_GATE_CTRL_MIN_VPULANE_CLOCK_GATE_DISABLE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_CLK_GATE_CTRL_MIN_VPULANE_CLOCK_GATE_DISABLE_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_CLK_GATE_CTRL_MIN_VPULANE_CLOCK_GATE_DISABLE_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>2390</csr:linenumber>
         <csr:title>VPU lane clock gate disable.</csr:title>
        <csr:description>
         <csr:p>Setting this bit disables VPU lane clock gating.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>1</csr:msb>
         <csr:lsb>1</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>min_vputima_clock_gate_disable</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_CLK_GATE_CTRL_MIN_VPUTIMA_CLOCK_GATE_DISABLE_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_CLK_GATE_CTRL_MIN_VPUTIMA_CLOCK_GATE_DISABLE_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_CLK_GATE_CTRL_MIN_VPUTIMA_CLOCK_GATE_DISABLE_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_CLK_GATE_CTRL_MIN_VPUTIMA_CLOCK_GATE_DISABLE_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_CLK_GATE_CTRL_MIN_VPUTIMA_CLOCK_GATE_DISABLE_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_CLK_GATE_CTRL_MIN_VPUTIMA_CLOCK_GATE_DISABLE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_CLK_GATE_CTRL_MIN_VPUTIMA_CLOCK_GATE_DISABLE_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_CLK_GATE_CTRL_MIN_VPUTIMA_CLOCK_GATE_DISABLE_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>2397</csr:linenumber>
         <csr:title>VPUtima clock gate disable.</csr:title>
        <csr:description>
         <csr:p>Setting this bit disables VPUtima clock gating.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>2</csr:msb>
         <csr:lsb>2</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>min_vputrans_clock_gate_disable</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_CLK_GATE_CTRL_MIN_VPUTRANS_CLOCK_GATE_DISABLE_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_CLK_GATE_CTRL_MIN_VPUTRANS_CLOCK_GATE_DISABLE_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_CLK_GATE_CTRL_MIN_VPUTRANS_CLOCK_GATE_DISABLE_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_CLK_GATE_CTRL_MIN_VPUTRANS_CLOCK_GATE_DISABLE_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_CLK_GATE_CTRL_MIN_VPUTRANS_CLOCK_GATE_DISABLE_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_CLK_GATE_CTRL_MIN_VPUTRANS_CLOCK_GATE_DISABLE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_CLK_GATE_CTRL_MIN_VPUTRANS_CLOCK_GATE_DISABLE_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_CLK_GATE_CTRL_MIN_VPUTRANS_CLOCK_GATE_DISABLE_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>2404</csr:linenumber>
         <csr:title>VPUtrans clock gate disable.</csr:title>
        <csr:description>
         <csr:p>Setting this bit disables VPUtrans clock gating.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>3</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>min_dcache_clock_gate_disable</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_CLK_GATE_CTRL_MIN_DCACHE_CLOCK_GATE_DISABLE_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_CLK_GATE_CTRL_MIN_DCACHE_CLOCK_GATE_DISABLE_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_CLK_GATE_CTRL_MIN_DCACHE_CLOCK_GATE_DISABLE_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_CLK_GATE_CTRL_MIN_DCACHE_CLOCK_GATE_DISABLE_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_CLK_GATE_CTRL_MIN_DCACHE_CLOCK_GATE_DISABLE_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_CLK_GATE_CTRL_MIN_DCACHE_CLOCK_GATE_DISABLE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_CLK_GATE_CTRL_MIN_DCACHE_CLOCK_GATE_DISABLE_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_CLK_GATE_CTRL_MIN_DCACHE_CLOCK_GATE_DISABLE_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>2411</csr:linenumber>
         <csr:title>Data cache clock gate disable.</csr:title>
        <csr:description>
         <csr:p>Setting this bit disables data cache clock gating.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>4</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>min_rbox_clock_gate_disable</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_CLK_GATE_CTRL_MIN_RBOX_CLOCK_GATE_DISABLE_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_CLK_GATE_CTRL_MIN_RBOX_CLOCK_GATE_DISABLE_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_CLK_GATE_CTRL_MIN_RBOX_CLOCK_GATE_DISABLE_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_CLK_GATE_CTRL_MIN_RBOX_CLOCK_GATE_DISABLE_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_CLK_GATE_CTRL_MIN_RBOX_CLOCK_GATE_DISABLE_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_CLK_GATE_CTRL_MIN_RBOX_CLOCK_GATE_DISABLE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_CLK_GATE_CTRL_MIN_RBOX_CLOCK_GATE_DISABLE_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_CLK_GATE_CTRL_MIN_RBOX_CLOCK_GATE_DISABLE_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>2419</csr:linenumber>
         <csr:title>RBox clock gate disable.</csr:title>
        <csr:description>
         <csr:p>Setting this bit disables RBox clock gating. This bit is not used.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>5</csr:msb>
         <csr:lsb>5</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>min_frontend_clock_gate_disable</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_CLK_GATE_CTRL_MIN_FRONTEND_CLOCK_GATE_DISABLE_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_CLK_GATE_CTRL_MIN_FRONTEND_CLOCK_GATE_DISABLE_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_CLK_GATE_CTRL_MIN_FRONTEND_CLOCK_GATE_DISABLE_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_CLK_GATE_CTRL_MIN_FRONTEND_CLOCK_GATE_DISABLE_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_CLK_GATE_CTRL_MIN_FRONTEND_CLOCK_GATE_DISABLE_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_CLK_GATE_CTRL_MIN_FRONTEND_CLOCK_GATE_DISABLE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_CLK_GATE_CTRL_MIN_FRONTEND_CLOCK_GATE_DISABLE_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_CLK_GATE_CTRL_MIN_FRONTEND_CLOCK_GATE_DISABLE_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>2426</csr:linenumber>
         <csr:title>Front end clock gate disable.</csr:title>
        <csr:description>
         <csr:p>Setting this bit disables front end clock gating.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>6</csr:msb>
         <csr:lsb>6</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>neighs_clock_gate_disable</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_CLK_GATE_CTRL_NEIGHS_CLOCK_GATE_DISABLE_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_CLK_GATE_CTRL_NEIGHS_CLOCK_GATE_DISABLE_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_CLK_GATE_CTRL_NEIGHS_CLOCK_GATE_DISABLE_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_CLK_GATE_CTRL_NEIGHS_CLOCK_GATE_DISABLE_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_CLK_GATE_CTRL_NEIGHS_CLOCK_GATE_DISABLE_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_CLK_GATE_CTRL_NEIGHS_CLOCK_GATE_DISABLE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_CLK_GATE_CTRL_NEIGHS_CLOCK_GATE_DISABLE_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_CLK_GATE_CTRL_NEIGHS_CLOCK_GATE_DISABLE_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>2433</csr:linenumber>
         <csr:title>Neighborhood clock gate disable.</csr:title>
        <csr:description>
         <csr:p>Setting this bit disables neighborhood clock gating.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>10</csr:msb>
         <csr:lsb>7</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>63</csr:msb>
         <csr:lsb>11</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>etsoc_shire_other_esr.shire_channel_eco_ctl</csr:referenceName>
       <csr:identifier>shire_channel_eco_ctl</csr:identifier>
       <csr:addressMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CHANNEL_ECO_CTL_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CHANNEL_ECO_CTL_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CHANNEL_ECO_CTL_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CHANNEL_ECO_CTL_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
       <csr:linenumber>2449</csr:linenumber>
       <csr:title>Shire channel ECO control</csr:title>
       <csr:offset>0x68</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Etsoc_shire_other_esr_shire_channel_eco_ctl</csr:typeName>
       <csr:attributes>
        <csr:attribute>Documentation_Source="Minion_ESR_Registers.xlsx"</csr:attribute>
        <csr:attribute>PP="3"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>shire_channel_eco_ctl</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CHANNEL_ECO_CTL_SHIRE_CHANNEL_ECO_CTL_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CHANNEL_ECO_CTL_SHIRE_CHANNEL_ECO_CTL_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CHANNEL_ECO_CTL_SHIRE_CHANNEL_ECO_CTL_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CHANNEL_ECO_CTL_SHIRE_CHANNEL_ECO_CTL_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CHANNEL_ECO_CTL_SHIRE_CHANNEL_ECO_CTL_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CHANNEL_ECO_CTL_SHIRE_CHANNEL_ECO_CTL_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CHANNEL_ECO_CTL_SHIRE_CHANNEL_ECO_CTL_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CHANNEL_ECO_CTL_SHIRE_CHANNEL_ECO_CTL_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>2448</csr:linenumber>
         <csr:title>Shire channel ECO control</csr:title>
        <csr:description>
         <csr:p>This 8-bit field provides ECO control for the eight Shire channels. It is not used in the design and is reserved for use during device debug if necessary.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>7</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>63</csr:msb>
         <csr:lsb>8</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>etsoc_shire_other_esr.esr_clk_dly_ctl</csr:referenceName>
       <csr:identifier>esr_clk_dly_ctl</csr:identifier>
       <csr:addressMacro>ETSOC_SHIRE_OTHER_ESR_ESR_CLK_DLY_CTL_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>ETSOC_SHIRE_OTHER_ESR_ESR_CLK_DLY_CTL_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>ETSOC_SHIRE_OTHER_ESR_ESR_CLK_DLY_CTL_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>ETSOC_SHIRE_OTHER_ESR_ESR_CLK_DLY_CTL_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
       <csr:linenumber>2617</csr:linenumber>
       <csr:title>DLL delay control register</csr:title>
       <csr:offset>0x69</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Etsoc_shire_other_esr_esr_clk_dly_ctl</csr:typeName>
       <csr:attributes>
        <csr:attribute>Documentation_Source="Minion Shire Delay Control Register, Section 3.2.1"</csr:attribute>
        <csr:attribute>PP="3"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>neigh_0</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_ESR_CLK_DLY_CTL_NEIGH_0_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_ESR_CLK_DLY_CTL_NEIGH_0_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_ESR_CLK_DLY_CTL_NEIGH_0_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_ESR_CLK_DLY_CTL_NEIGH_0_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_ESR_CLK_DLY_CTL_NEIGH_0_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_ESR_CLK_DLY_CTL_NEIGH_0_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_ESR_CLK_DLY_CTL_NEIGH_0_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_ESR_CLK_DLY_CTL_NEIGH_0_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>2481</csr:linenumber>
         <csr:title>Neighborhood 0 tap select. Sets the delay mux for neighborhood 0.</csr:title>
        <csr:description>
         <csr:p>There are a total of six tap bits to provide delay for tap A and tap B of neighborhood 0. The Tap_A bits are encoded in 25 ps increments using bits 1:0 of this field as follows. All delays are in picoseconds.</csr:p>
         <csr:p>2'b00: 0 ps</csr:p>
         <csr:p>2'b01: 25 ps</csr:p>
         <csr:p>2'b02: 50 ps</csr:p>
         <csr:p>2'b03: 75 ps</csr:p>
         <csr:p>The Tap_B bits are encoded in 100 ps increments using bits 5:2 of this field as follows.</csr:p>
         <csr:p>4'b0000: 0 ps</csr:p>
         <csr:p>4'b0001: 100 ps</csr:p>
         <csr:p>4'b0010: 200 ps</csr:p>
         <csr:p>4'b0011: 300 ps</csr:p>
         <csr:p>...........</csr:p>
         <csr:p>4'b1111: 1500 ps</csr:p>
         <csr:p>These bits can be used together to form a tap delay from 0 to 1575 ps in 25 ps increments. For example:</csr:p>
         <csr:p>Sel_taps_neigh0[5:0] = 6'b101101 = {4'b1011, 2'b01} = {4'hB, 2'h1} = 1100ps + 25ps = 1125 ps</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>5</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>neigh_1</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_ESR_CLK_DLY_CTL_NEIGH_1_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_ESR_CLK_DLY_CTL_NEIGH_1_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_ESR_CLK_DLY_CTL_NEIGH_1_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_ESR_CLK_DLY_CTL_NEIGH_1_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_ESR_CLK_DLY_CTL_NEIGH_1_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_ESR_CLK_DLY_CTL_NEIGH_1_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_ESR_CLK_DLY_CTL_NEIGH_1_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_ESR_CLK_DLY_CTL_NEIGH_1_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>2508</csr:linenumber>
         <csr:title>Neighborhood 1 tap select. Sets the delay mux for neighborhood 1.</csr:title>
        <csr:description>
         <csr:p>There are a total of six tap bits to provide delay for tap A and tap B of neighborhood 1. The Tap_A bits are encoded in 25 ps increments using bits 7:6 of this field as follows. All delays are in picoseconds.</csr:p>
         <csr:p>2'b00: 0 ps</csr:p>
         <csr:p>2'b01: 25 ps</csr:p>
         <csr:p>2'b02: 50 ps</csr:p>
         <csr:p>2'b03: 75 ps</csr:p>
         <csr:p>The Tap_B bits for neighborhood 1 are encoded in 100 ps increments using bits 11:8 of this field as follows.</csr:p>
         <csr:p>4'b0000: 0 ps</csr:p>
         <csr:p>4'b0001: 100 ps</csr:p>
         <csr:p>4'b0010: 200 ps</csr:p>
         <csr:p>4'b0011: 300 ps</csr:p>
         <csr:p>...........</csr:p>
         <csr:p>4'b1111: 1500 ps</csr:p>
         <csr:p>These bits can be used together to form a tap delay from 0 to 1575 ps in 25 ps increments. For example:</csr:p>
         <csr:p>Sel_taps_neigh1[5:0] = 6'b101101 = {4'b1011, 2'b01} = {4'hB, 2'h1} = 1100ps + 25ps = 1125 ps</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>11</csr:msb>
         <csr:lsb>6</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>neigh_2</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_ESR_CLK_DLY_CTL_NEIGH_2_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_ESR_CLK_DLY_CTL_NEIGH_2_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_ESR_CLK_DLY_CTL_NEIGH_2_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_ESR_CLK_DLY_CTL_NEIGH_2_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_ESR_CLK_DLY_CTL_NEIGH_2_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_ESR_CLK_DLY_CTL_NEIGH_2_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_ESR_CLK_DLY_CTL_NEIGH_2_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_ESR_CLK_DLY_CTL_NEIGH_2_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>2535</csr:linenumber>
         <csr:title>Neighborhood 2 tap select. Sets the delay mux for neighborhood 2.</csr:title>
        <csr:description>
         <csr:p>There are a total of six tap bits to provide delay for tap A and tap B of neighborhood 2. The Tap_A bits are encoded in 25 ps increments using bits 13:12 of this field as follows. All delays are in picoseconds.</csr:p>
         <csr:p>2'b00: 0 ps</csr:p>
         <csr:p>2'b01: 25 ps</csr:p>
         <csr:p>2'b02: 50 ps</csr:p>
         <csr:p>2'b03: 75 ps</csr:p>
         <csr:p>The Tap_B bits for neighborhood 2 are encoded in 100 ps increments using bits 17:14 of this field as follows.</csr:p>
         <csr:p>4'b0000: 0 ps</csr:p>
         <csr:p>4'b0001: 100 ps</csr:p>
         <csr:p>4'b0010: 200 ps</csr:p>
         <csr:p>4'b0011: 300 ps</csr:p>
         <csr:p>...........</csr:p>
         <csr:p>4'b1111: 1500 ps</csr:p>
         <csr:p>These bits can be used together to form a tap delay from 0 to 1575 ps in 25 ps increments. For example:</csr:p>
         <csr:p>Sel_taps_neigh2[5:0] = 6'b101101 = {4'b1011, 2'b01} = {4'hB, 2'h1} = 1100ps + 25ps = 1125 ps</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>17</csr:msb>
         <csr:lsb>12</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>neigh_3</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_ESR_CLK_DLY_CTL_NEIGH_3_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_ESR_CLK_DLY_CTL_NEIGH_3_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_ESR_CLK_DLY_CTL_NEIGH_3_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_ESR_CLK_DLY_CTL_NEIGH_3_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_ESR_CLK_DLY_CTL_NEIGH_3_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_ESR_CLK_DLY_CTL_NEIGH_3_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_ESR_CLK_DLY_CTL_NEIGH_3_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_ESR_CLK_DLY_CTL_NEIGH_3_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>2562</csr:linenumber>
         <csr:title>Neighborhood 3 tap select. Sets the delay mux for neighborhood 3.</csr:title>
        <csr:description>
         <csr:p>There are a total of six tap bits to provide delay for tap A and tap B of neighborhood 3. The Tap_A bits are encoded in 25 ps increments using bits 19:18 of this field as follows. All delays are in picoseconds.</csr:p>
         <csr:p>2'b00: 0 ps</csr:p>
         <csr:p>2'b01: 25 ps</csr:p>
         <csr:p>2'b02: 50 ps</csr:p>
         <csr:p>2'b03: 75 ps</csr:p>
         <csr:p>The Tap_B bits for neighborhood 3 are encoded in 100 ps increments using bits 23:20 of this field as follows.</csr:p>
         <csr:p>4'b0000: 0 ps</csr:p>
         <csr:p>4'b0001: 100 ps</csr:p>
         <csr:p>4'b0010: 200 ps</csr:p>
         <csr:p>4'b0011: 300 ps</csr:p>
         <csr:p>...........</csr:p>
         <csr:p>4'b1111: 1500 ps</csr:p>
         <csr:p>These bits can be used together to form a tap delay from 0 to 1575 ps in 25 ps increments. For example:</csr:p>
         <csr:p>Sel_taps_neigh3[5:0] = 6'b101101 = {4'b1011, 2'b01} = {4'hB, 2'h1} = 1100ps + 25ps = 1125 ps</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>23</csr:msb>
         <csr:lsb>18</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>sel_taps_feedback_neigh</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_ESR_CLK_DLY_CTL_SEL_TAPS_FEEDBACK_NEIGH_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_ESR_CLK_DLY_CTL_SEL_TAPS_FEEDBACK_NEIGH_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_ESR_CLK_DLY_CTL_SEL_TAPS_FEEDBACK_NEIGH_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_ESR_CLK_DLY_CTL_SEL_TAPS_FEEDBACK_NEIGH_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_ESR_CLK_DLY_CTL_SEL_TAPS_FEEDBACK_NEIGH_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_ESR_CLK_DLY_CTL_SEL_TAPS_FEEDBACK_NEIGH_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_ESR_CLK_DLY_CTL_SEL_TAPS_FEEDBACK_NEIGH_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_ESR_CLK_DLY_CTL_SEL_TAPS_FEEDBACK_NEIGH_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>2589</csr:linenumber>
         <csr:title>Neighborhood tap feedback. Sets the delay mux for the feedback neighborhood clock.</csr:title>
        <csr:description>
         <csr:p>There are a total of six tap bits to provide delay for tap A and tap B of the feedback neighborhood. The Tap_A bits are encoded in 25 ps increments using bits 19:18 of this field as follows. All delays are in picoseconds.</csr:p>
         <csr:p>2'b00: 0 ps</csr:p>
         <csr:p>2'b01: 25 ps</csr:p>
         <csr:p>2'b02: 50 ps</csr:p>
         <csr:p>2'b03: 75 ps</csr:p>
         <csr:p>The Tap_B bits for neighborhood 3 are encoded in 100 ps increments using bits 23:20 of this field as follows.</csr:p>
         <csr:p>4'b0000: 0 ps</csr:p>
         <csr:p>4'b0001: 100 ps</csr:p>
         <csr:p>4'b0010: 200 ps</csr:p>
         <csr:p>4'b0011: 300 ps</csr:p>
         <csr:p>...........</csr:p>
         <csr:p>4'b1111: 1500 ps</csr:p>
         <csr:p>These bits can be used together to form a tap delay from 0 to 1575 ps in 25 ps increments. For example:</csr:p>
         <csr:p>Sel_taps_feedback_neigh[5:0] = 6'b101101 = {4'b1011, 2'b01} = {4'hB, 2'h1} = 1100ps + 25ps = 1125 ps</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>29</csr:msb>
         <csr:lsb>24</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>sel_taps_feedback_shire</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_ESR_CLK_DLY_CTL_SEL_TAPS_FEEDBACK_SHIRE_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_ESR_CLK_DLY_CTL_SEL_TAPS_FEEDBACK_SHIRE_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_ESR_CLK_DLY_CTL_SEL_TAPS_FEEDBACK_SHIRE_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_ESR_CLK_DLY_CTL_SEL_TAPS_FEEDBACK_SHIRE_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_ESR_CLK_DLY_CTL_SEL_TAPS_FEEDBACK_SHIRE_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_ESR_CLK_DLY_CTL_SEL_TAPS_FEEDBACK_SHIRE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_ESR_CLK_DLY_CTL_SEL_TAPS_FEEDBACK_SHIRE_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_ESR_CLK_DLY_CTL_SEL_TAPS_FEEDBACK_SHIRE_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>2616</csr:linenumber>
         <csr:title>Shire tap feedback. Sets the delay mux for the feedback Shire clock.</csr:title>
        <csr:description>
         <csr:p>There are a total of six tap bits to provide delay for tap A and tap B of the feedback Shire. The Tap_A bits are encoded in 25 ps increments using bits 19:18 of this field as follows. All delays are in picoseconds.</csr:p>
         <csr:p>2'b00: 0 ps</csr:p>
         <csr:p>2'b01: 25 ps</csr:p>
         <csr:p>2'b02: 50 ps</csr:p>
         <csr:p>2'b03: 75 ps</csr:p>
         <csr:p>The Tap_B bits for neighborhood 3 are encoded in 100 ps increments using bits 23:20 of this field as follows.</csr:p>
         <csr:p>4'b0000: 0 ps</csr:p>
         <csr:p>4'b0001: 100 ps</csr:p>
         <csr:p>4'b0010: 200 ps</csr:p>
         <csr:p>4'b0011: 300 ps</csr:p>
         <csr:p>...........</csr:p>
         <csr:p>4'b1111: 1500 ps</csr:p>
         <csr:p>These bits can be used together to form a tap delay from 0 to 1575 ps in 25 ps increments. For example:</csr:p>
         <csr:p>Sel_taps_feedback_shire[5:0] = 6'b101101 = {4'b1011, 2'b01} = {4'hB, 2'h1} = 1100ps + 25ps = 1125 ps</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>35</csr:msb>
         <csr:lsb>30</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>63</csr:msb>
         <csr:lsb>36</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>etsoc_shire_other_esr.esr_dll_dly_est_ctl</csr:referenceName>
       <csr:identifier>esr_dll_dly_est_ctl</csr:identifier>
       <csr:addressMacro>ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_CTL_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_CTL_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_CTL_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_CTL_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
       <csr:linenumber>2659</csr:linenumber>
       <csr:title>DLL delay estimation control register.</csr:title>
       <csr:offset>0x6A</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Etsoc_shire_other_esr_esr_dll_dly_est_ctl</csr:typeName>
       <csr:attributes>
        <csr:attribute>Documentation_Source="Minion Shire Delay Control Register, Section 4.1.1"</csr:attribute>
        <csr:attribute>PP="3"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>txn</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_CTL_TXN_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_CTL_TXN_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_CTL_TXN_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_CTL_TXN_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_CTL_TXN_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_CTL_TXN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_CTL_TXN_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_CTL_TXN_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>2635</csr:linenumber>
         <csr:title>Number of transmitted words.</csr:title>
        <csr:description>
         <csr:p>This field indicates the number of words to be transmitted and is encoded as follows. All values not shown are invalid.</csr:p>
         <csr:p>0x00: 2^5 - 1 words</csr:p>
         <csr:p>0x01: 2^11 - 1 words</csr:p>
         <csr:p>0x02: 2^17 - 1 words</csr:p>
         <csr:p>0x03: 2^23 - 1 words</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>7</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>start</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_CTL_START_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_CTL_START_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_CTL_START_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_CTL_START_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_CTL_START_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_CTL_START_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_CTL_START_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_CTL_START_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>2644</csr:linenumber>
         <csr:title>Automatic estimation trigger.</csr:title>
        <csr:description>
         <csr:p>Setting this bit triggers the automatic estimation procedure for the txn words defined in bits 7:0. This is a read-only bit which is always read as 0.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>8</csr:msb>
         <csr:lsb>8</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>init</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_CTL_INIT_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_CTL_INIT_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_CTL_INIT_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_CTL_INIT_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_CTL_INIT_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_CTL_INIT_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_CTL_INIT_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_CTL_INIT_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>2651</csr:linenumber>
         <csr:title>Clear previous estimation.</csr:title>
        <csr:description>
         <csr:p>Setting this bit clears content from the previous estimation.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>9</csr:msb>
         <csr:lsb>9</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_CTL_ENABLE_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_CTL_ENABLE_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_CTL_ENABLE_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_CTL_ENABLE_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_CTL_ENABLE_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_CTL_ENABLE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_CTL_ENABLE_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_CTL_ENABLE_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>2658</csr:linenumber>
         <csr:title>Module enable.</csr:title>
        <csr:description>
         <csr:p>Setting this bit enables the module.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>10</csr:msb>
         <csr:lsb>10</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>63</csr:msb>
         <csr:lsb>11</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>etsoc_shire_other_esr.esr_dll_dly_est_sts</csr:referenceName>
       <csr:identifier>esr_dll_dly_est_sts</csr:identifier>
       <csr:addressMacro>ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_STS_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_STS_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_STS_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_STS_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
       <csr:linenumber>2753</csr:linenumber>
       <csr:title>DLL delay estimation status register.</csr:title>
       <csr:offset>0x6B</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Etsoc_shire_other_esr_esr_dll_dly_est_sts</csr:typeName>
       <csr:attributes>
        <csr:attribute>Documentation_Source="Minion Shire Delay Control Register, Section 4.1.1"</csr:attribute>
        <csr:attribute>PP="3"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>neigh_0_done</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_STS_NEIGH_0_DONE_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_STS_NEIGH_0_DONE_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_STS_NEIGH_0_DONE_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_STS_NEIGH_0_DONE_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_STS_NEIGH_0_DONE_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_STS_NEIGH_0_DONE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_STS_NEIGH_0_DONE_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_STS_NEIGH_0_DONE_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>2674</csr:linenumber>
         <csr:title>Neighborhood 0 estimation process ended.</csr:title>
        <csr:description>
         <csr:p>Neighborhood 0 Done flag. This flag is set when the estimation process has ended. This flag is cleared by setting bit 9 (init) in the DLL Delay Estimation Control (dll_dly_est_ctl) register described above.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>0</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>neigh_1_done</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_STS_NEIGH_1_DONE_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_STS_NEIGH_1_DONE_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_STS_NEIGH_1_DONE_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_STS_NEIGH_1_DONE_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_STS_NEIGH_1_DONE_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_STS_NEIGH_1_DONE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_STS_NEIGH_1_DONE_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_STS_NEIGH_1_DONE_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>2684</csr:linenumber>
         <csr:title>Neighborhood 1 estimation process ended.</csr:title>
        <csr:description>
         <csr:p>Neighborhood 1 Done flag. This flag is set when the estimation process has ended. This flag is cleared by setting bit 9 (init) in the DLL Delay Estimation Control (dll_dly_est_ctl) register described above.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>1</csr:msb>
         <csr:lsb>1</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>neigh_2_done</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_STS_NEIGH_2_DONE_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_STS_NEIGH_2_DONE_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_STS_NEIGH_2_DONE_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_STS_NEIGH_2_DONE_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_STS_NEIGH_2_DONE_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_STS_NEIGH_2_DONE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_STS_NEIGH_2_DONE_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_STS_NEIGH_2_DONE_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>2694</csr:linenumber>
         <csr:title>Neighborhood 2 estimation process ended.</csr:title>
        <csr:description>
         <csr:p>Neighborhood 2 Done flag. This flag is set when the estimation process has ended. This flag is cleared by setting bit 9 (init) in the DLL Delay Estimation Control (dll_dly_est_ctl) register described above.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>2</csr:msb>
         <csr:lsb>2</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>neigh_3_done</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_STS_NEIGH_3_DONE_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_STS_NEIGH_3_DONE_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_STS_NEIGH_3_DONE_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_STS_NEIGH_3_DONE_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_STS_NEIGH_3_DONE_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_STS_NEIGH_3_DONE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_STS_NEIGH_3_DONE_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_STS_NEIGH_3_DONE_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>2704</csr:linenumber>
         <csr:title>Neighborhood 3 estimation process ended.</csr:title>
        <csr:description>
         <csr:p>Neighborhood 3 Done flag. This flag is set when the estimation process has ended. This flag is cleared by setting bit 9 (init) in the DLL Delay Estimation Control (dll_dly_est_ctl) register described above.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>3</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>neigh_0_err</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_STS_NEIGH_0_ERR_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_STS_NEIGH_0_ERR_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_STS_NEIGH_0_ERR_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_STS_NEIGH_0_ERR_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_STS_NEIGH_0_ERR_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_STS_NEIGH_0_ERR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_STS_NEIGH_0_ERR_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_STS_NEIGH_0_ERR_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>2716</csr:linenumber>
         <csr:title>Neighborhood 0 errors detected.</csr:title>
        <csr:description>
         <csr:p>Number of erroneous words in neighorhood 0. The number of detected erroneous words in neighborhood 0 is written to this field when an estimation process has been executed. This flag is cleared by setting bit 9 (init) in the DLL Delay Estimation Control (dll_dly_est_ctl) register described above.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>11</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>neigh_1_err</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_STS_NEIGH_1_ERR_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_STS_NEIGH_1_ERR_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_STS_NEIGH_1_ERR_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_STS_NEIGH_1_ERR_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_STS_NEIGH_1_ERR_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_STS_NEIGH_1_ERR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_STS_NEIGH_1_ERR_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_STS_NEIGH_1_ERR_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>2728</csr:linenumber>
         <csr:title>Neighborhood 1 errors detected.</csr:title>
        <csr:description>
         <csr:p>Number of erroneous words in neighorhood 1. The number of detected erroneous words in neighborhood 1 is written to this field when an estimation process has been executed. This flag is cleared by setting bit 9 (init) in the DLL Delay Estimation Control (dll_dly_est_ctl) register described above.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>19</csr:msb>
         <csr:lsb>12</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>neigh_2_err</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_STS_NEIGH_2_ERR_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_STS_NEIGH_2_ERR_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_STS_NEIGH_2_ERR_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_STS_NEIGH_2_ERR_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_STS_NEIGH_2_ERR_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_STS_NEIGH_2_ERR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_STS_NEIGH_2_ERR_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_STS_NEIGH_2_ERR_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>2740</csr:linenumber>
         <csr:title>Neighborhood 2 errors detected.</csr:title>
        <csr:description>
         <csr:p>Number of erroneous words in neighorhood 2. The number of detected erroneous words in neighborhood 2 is written to this field when an estimation process has been executed. This flag is cleared by setting bit 9 (init) in the DLL Delay Estimation Control (dll_dly_est_ctl) register described above.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>27</csr:msb>
         <csr:lsb>20</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>neigh_3_err</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_STS_NEIGH_3_ERR_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_STS_NEIGH_3_ERR_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_STS_NEIGH_3_ERR_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_STS_NEIGH_3_ERR_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_STS_NEIGH_3_ERR_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_STS_NEIGH_3_ERR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_STS_NEIGH_3_ERR_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_STS_NEIGH_3_ERR_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>2752</csr:linenumber>
         <csr:title>Neighborhood 3 errors detected.</csr:title>
        <csr:description>
         <csr:p>Number of erroneous words in neighorhood 3. The number of detected erroneous words in neighborhood 3 is written to this field when an estimation process has been executed. This flag is cleared by setting bit 9 (init) in the DLL Delay Estimation Control (dll_dly_est_ctl) register described above.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>35</csr:msb>
         <csr:lsb>28</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>63</csr:msb>
         <csr:lsb>36</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>etsoc_shire_other_esr.and_or_treeL1</csr:referenceName>
       <csr:identifier>and_or_treeL1</csr:identifier>
       <csr:addressMacro>ETSOC_SHIRE_OTHER_ESR_AND_OR_TREEL1_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>ETSOC_SHIRE_OTHER_ESR_AND_OR_TREEL1_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>ETSOC_SHIRE_OTHER_ESR_AND_OR_TREEL1_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>ETSOC_SHIRE_OTHER_ESR_AND_OR_TREEL1_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
       <csr:linenumber>2884</csr:linenumber>
       <csr:title>The AndOrTreeL1 register implements an OR/AND tree across the SoC. There is one register per Shire (group of 4 Neighborhoods, or 32 ET-Minion cores). Note that the anyhalted0 and anyhalted1 bits of this register for the associated ET-Minion Shire correspond to bits 2*n and 2n+1 in the RISC V Debug Module haltsum1 register. The bits of this register only have meaning when the corresponding field in the AndOrTreeL0 register is set.</csr:title>
       <csr:offset>0x3FF0</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Etsoc_shire_other_esr_and_or_treeL1</csr:typeName>
       <csr:attributes>
        <csr:attribute>Documentation_Source="Esperanto Data Book, Section 9.9.6.1."</csr:attribute>
        <csr:attribute>PP="2"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>anyhalted0</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_AND_OR_TREEL1_ANYHALTED0_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_AND_OR_TREEL1_ANYHALTED0_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_AND_OR_TREEL1_ANYHALTED0_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_AND_OR_TREEL1_ANYHALTED0_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_AND_OR_TREEL1_ANYHALTED0_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_AND_OR_TREEL1_ANYHALTED0_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_AND_OR_TREEL1_ANYHALTED0_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_AND_OR_TREEL1_ANYHALTED0_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>2777</csr:linenumber>
         <csr:title>Any halted 0</csr:title>
        <csr:description>
         <csr:p>This bit is set if the anyhalted bit in the AndOrTreeL0 register from neighborhoods 0 or 1 in the Shire is set. This corresponds to the halted status of 32 harts (16 cores x 2 harts per core). </csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="2"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>0</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>anyhalted1</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_AND_OR_TREEL1_ANYHALTED1_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_AND_OR_TREEL1_ANYHALTED1_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_AND_OR_TREEL1_ANYHALTED1_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_AND_OR_TREEL1_ANYHALTED1_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_AND_OR_TREEL1_ANYHALTED1_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_AND_OR_TREEL1_ANYHALTED1_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_AND_OR_TREEL1_ANYHALTED1_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_AND_OR_TREEL1_ANYHALTED1_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>2789</csr:linenumber>
         <csr:title>Any halted 1</csr:title>
        <csr:description>
         <csr:p>This bit is set if the anyhalted bit in the AndOrTreeL0 register from neighborhoods 2 or 3 in the Shire is set. This corresponds to the halted status of 32 harts (16 cores x 2 harts per core). </csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="2"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>1</csr:msb>
         <csr:lsb>1</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>allhalted</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_AND_OR_TREEL1_ALLHALTED_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_AND_OR_TREEL1_ALLHALTED_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_AND_OR_TREEL1_ALLHALTED_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_AND_OR_TREEL1_ALLHALTED_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_AND_OR_TREEL1_ALLHALTED_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_AND_OR_TREEL1_ALLHALTED_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_AND_OR_TREEL1_ALLHALTED_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_AND_OR_TREEL1_ALLHALTED_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>2800</csr:linenumber>
         <csr:title>All halted</csr:title>
        <csr:description>
         <csr:p>This bit is set if the AndOrTreeL0.allhalted bit is set for each Neighborhood in the Shire with the AndOrTreeL0.anyselected bit asserted.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="2"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>2</csr:msb>
         <csr:lsb>2</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>anyrunning</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_AND_OR_TREEL1_ANYRUNNING_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_AND_OR_TREEL1_ANYRUNNING_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_AND_OR_TREEL1_ANYRUNNING_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_AND_OR_TREEL1_ANYRUNNING_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_AND_OR_TREEL1_ANYRUNNING_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_AND_OR_TREEL1_ANYRUNNING_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_AND_OR_TREEL1_ANYRUNNING_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_AND_OR_TREEL1_ANYRUNNING_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>2810</csr:linenumber>
         <csr:title>Any running</csr:title>
        <csr:description>
         <csr:p>This bit is set if the AndOrTreeL0.anyrunning bit from any Neighborhood in the Shire is set.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="2"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>3</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>allrunning</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_AND_OR_TREEL1_ALLRUNNING_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_AND_OR_TREEL1_ALLRUNNING_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_AND_OR_TREEL1_ALLRUNNING_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_AND_OR_TREEL1_ALLRUNNING_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_AND_OR_TREEL1_ALLRUNNING_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_AND_OR_TREEL1_ALLRUNNING_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_AND_OR_TREEL1_ALLRUNNING_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_AND_OR_TREEL1_ALLRUNNING_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>2821</csr:linenumber>
         <csr:title>All running</csr:title>
        <csr:description>
         <csr:p>This bit is set if the AndOrTreeL0.allrunning bit for each Neighborhood in the Shire with the AndOrTreeL0.anyselected bit asserted.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="2"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>4</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>anyresumeack</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_AND_OR_TREEL1_ANYRESUMEACK_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_AND_OR_TREEL1_ANYRESUMEACK_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_AND_OR_TREEL1_ANYRESUMEACK_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_AND_OR_TREEL1_ANYRESUMEACK_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_AND_OR_TREEL1_ANYRESUMEACK_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_AND_OR_TREEL1_ANYRESUMEACK_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_AND_OR_TREEL1_ANYRESUMEACK_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_AND_OR_TREEL1_ANYRESUMEACK_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>2831</csr:linenumber>
         <csr:title>Any resume acknowledge</csr:title>
        <csr:description>
         <csr:p>This bit is set if the AndOrTreeL0.anyresumeack bit from any Neighborhood in the Shire is set.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="2"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>5</csr:msb>
         <csr:lsb>5</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>allresumeack</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_AND_OR_TREEL1_ALLRESUMEACK_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_AND_OR_TREEL1_ALLRESUMEACK_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_AND_OR_TREEL1_ALLRESUMEACK_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_AND_OR_TREEL1_ALLRESUMEACK_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_AND_OR_TREEL1_ALLRESUMEACK_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_AND_OR_TREEL1_ALLRESUMEACK_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_AND_OR_TREEL1_ALLRESUMEACK_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_AND_OR_TREEL1_ALLRESUMEACK_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>2842</csr:linenumber>
         <csr:title>All resume acknowledge</csr:title>
        <csr:description>
         <csr:p>This bit is set if the AndOrTreeL0.allresumeack bit is set for each Neighborhood in the Shire with the AndOrTreeL0.anyselected bit asserted.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="2"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>6</csr:msb>
         <csr:lsb>6</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>anyhavereset</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_AND_OR_TREEL1_ANYHAVERESET_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_AND_OR_TREEL1_ANYHAVERESET_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_AND_OR_TREEL1_ANYHAVERESET_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_AND_OR_TREEL1_ANYHAVERESET_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_AND_OR_TREEL1_ANYHAVERESET_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_AND_OR_TREEL1_ANYHAVERESET_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_AND_OR_TREEL1_ANYHAVERESET_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_AND_OR_TREEL1_ANYHAVERESET_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>2852</csr:linenumber>
         <csr:title>Any have reset</csr:title>
        <csr:description>
         <csr:p>This bit is set if the AndOrTreeL0.anyhavereset bit from any Neighborhood in the Shire is set.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="2"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>7</csr:msb>
         <csr:lsb>7</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>allhavereset</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_AND_OR_TREEL1_ALLHAVERESET_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_AND_OR_TREEL1_ALLHAVERESET_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_AND_OR_TREEL1_ALLHAVERESET_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_AND_OR_TREEL1_ALLHAVERESET_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_AND_OR_TREEL1_ALLHAVERESET_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_AND_OR_TREEL1_ALLHAVERESET_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_AND_OR_TREEL1_ALLHAVERESET_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_AND_OR_TREEL1_ALLHAVERESET_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>2863</csr:linenumber>
         <csr:title>All have reset</csr:title>
        <csr:description>
         <csr:p>This bit is set if the AndOrTreeL0.allhavereset bit is set for each Neighborhood in the Shire with the AndOrTreeL0.anyselected bit asserted.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="2"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>8</csr:msb>
         <csr:lsb>8</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>anyunavailable</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_AND_OR_TREEL1_ANYUNAVAILABLE_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_AND_OR_TREEL1_ANYUNAVAILABLE_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_AND_OR_TREEL1_ANYUNAVAILABLE_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_AND_OR_TREEL1_ANYUNAVAILABLE_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_AND_OR_TREEL1_ANYUNAVAILABLE_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_AND_OR_TREEL1_ANYUNAVAILABLE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_AND_OR_TREEL1_ANYUNAVAILABLE_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_AND_OR_TREEL1_ANYUNAVAILABLE_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>2873</csr:linenumber>
         <csr:title>Any unavailable</csr:title>
        <csr:description>
         <csr:p>This bit is set if the AndOrTreeL0.anyunavailable bit from any Neighborhood in the Shire is set.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="2"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>9</csr:msb>
         <csr:lsb>9</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>anyselected</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_AND_OR_TREEL1_ANYSELECTED_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_AND_OR_TREEL1_ANYSELECTED_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_AND_OR_TREEL1_ANYSELECTED_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_AND_OR_TREEL1_ANYSELECTED_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_AND_OR_TREEL1_ANYSELECTED_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_AND_OR_TREEL1_ANYSELECTED_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_AND_OR_TREEL1_ANYSELECTED_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_AND_OR_TREEL1_ANYSELECTED_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>2883</csr:linenumber>
         <csr:title>Any selected</csr:title>
        <csr:description>
         <csr:p>This bit is set if the AndOrTreeL0.anyselected bit from any Neighborhood in the Shire is set.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="2"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>10</csr:msb>
         <csr:lsb>10</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>63</csr:msb>
         <csr:lsb>11</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>etsoc_shire_other_esr.tbox_rbox_dbg_rc</csr:referenceName>
       <csr:identifier>tbox_rbox_dbg_rc</csr:identifier>
       <csr:addressMacro>ETSOC_SHIRE_OTHER_ESR_TBOX_RBOX_DBG_RC_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>ETSOC_SHIRE_OTHER_ESR_TBOX_RBOX_DBG_RC_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>ETSOC_SHIRE_OTHER_ESR_TBOX_RBOX_DBG_RC_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>ETSOC_SHIRE_OTHER_ESR_TBOX_RBOX_DBG_RC_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
       <csr:linenumber>2942</csr:linenumber>
       <csr:title>Run control ESR for TBOX and RBOX</csr:title>
       <csr:offset>0x3FF1</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Etsoc_shire_other_esr_tbox_rbox_dbg_rc</csr:typeName>
       <csr:attributes>
        <csr:attribute>Documentation_Source="Minion_ESR_Registers.xlsx."</csr:attribute>
        <csr:attribute>PP="2"</csr:attribute>
       </csr:attributes>
        <csr:description>
         <csr:p>This register is not used as TBOX and RBOX functionality is not implemented in device revision A0.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>tbox_resume_ack</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_TBOX_RBOX_DBG_RC_TBOX_RESUME_ACK_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_TBOX_RBOX_DBG_RC_TBOX_RESUME_ACK_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_TBOX_RBOX_DBG_RC_TBOX_RESUME_ACK_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_TBOX_RBOX_DBG_RC_TBOX_RESUME_ACK_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_TBOX_RBOX_DBG_RC_TBOX_RESUME_ACK_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_TBOX_RBOX_DBG_RC_TBOX_RESUME_ACK_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_TBOX_RBOX_DBG_RC_TBOX_RESUME_ACK_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_TBOX_RBOX_DBG_RC_TBOX_RESUME_ACK_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>2899</csr:linenumber>
         <csr:title>TBox resume acknowledge</csr:title>
        <csr:description>
         <csr:p>Tbox resume acknowledge field.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="2"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>3</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>tbox_halted</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_TBOX_RBOX_DBG_RC_TBOX_HALTED_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_TBOX_RBOX_DBG_RC_TBOX_HALTED_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_TBOX_RBOX_DBG_RC_TBOX_HALTED_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_TBOX_RBOX_DBG_RC_TBOX_HALTED_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_TBOX_RBOX_DBG_RC_TBOX_HALTED_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_TBOX_RBOX_DBG_RC_TBOX_HALTED_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_TBOX_RBOX_DBG_RC_TBOX_HALTED_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_TBOX_RBOX_DBG_RC_TBOX_HALTED_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>2906</csr:linenumber>
         <csr:title>TBox halted</csr:title>
        <csr:description>
         <csr:p>Tbox halted field.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="2"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>7</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>rbox_reset_ack</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_TBOX_RBOX_DBG_RC_RBOX_RESET_ACK_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_TBOX_RBOX_DBG_RC_RBOX_RESET_ACK_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_TBOX_RBOX_DBG_RC_RBOX_RESET_ACK_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_TBOX_RBOX_DBG_RC_RBOX_RESET_ACK_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_TBOX_RBOX_DBG_RC_RBOX_RESET_ACK_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_TBOX_RBOX_DBG_RC_RBOX_RESET_ACK_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_TBOX_RBOX_DBG_RC_RBOX_RESET_ACK_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_TBOX_RBOX_DBG_RC_RBOX_RESET_ACK_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>2913</csr:linenumber>
         <csr:title>RBox reset acknlowedge</csr:title>
        <csr:description>
         <csr:p>Rbox reset acknlowledge bit.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="2"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>8</csr:msb>
         <csr:lsb>8</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>rbox_resume_ack</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_TBOX_RBOX_DBG_RC_RBOX_RESUME_ACK_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_TBOX_RBOX_DBG_RC_RBOX_RESUME_ACK_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_TBOX_RBOX_DBG_RC_RBOX_RESUME_ACK_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_TBOX_RBOX_DBG_RC_RBOX_RESUME_ACK_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_TBOX_RBOX_DBG_RC_RBOX_RESUME_ACK_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_TBOX_RBOX_DBG_RC_RBOX_RESUME_ACK_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_TBOX_RBOX_DBG_RC_RBOX_RESUME_ACK_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_TBOX_RBOX_DBG_RC_RBOX_RESUME_ACK_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>2920</csr:linenumber>
         <csr:title>RBox resume acknlowedge</csr:title>
        <csr:description>
         <csr:p>Rbox resume acknlowledge bit.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="2"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>9</csr:msb>
         <csr:lsb>9</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>rbox_halted</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_TBOX_RBOX_DBG_RC_RBOX_HALTED_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_TBOX_RBOX_DBG_RC_RBOX_HALTED_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_TBOX_RBOX_DBG_RC_RBOX_HALTED_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_TBOX_RBOX_DBG_RC_RBOX_HALTED_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_TBOX_RBOX_DBG_RC_RBOX_HALTED_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_TBOX_RBOX_DBG_RC_RBOX_HALTED_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_TBOX_RBOX_DBG_RC_RBOX_HALTED_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_TBOX_RBOX_DBG_RC_RBOX_HALTED_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>2927</csr:linenumber>
         <csr:title>RBox halted</csr:title>
        <csr:description>
         <csr:p>Rbox halted bit.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="2"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>10</csr:msb>
         <csr:lsb>10</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>tbox_single_step</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_TBOX_RBOX_DBG_RC_TBOX_SINGLE_STEP_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_TBOX_RBOX_DBG_RC_TBOX_SINGLE_STEP_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_TBOX_RBOX_DBG_RC_TBOX_SINGLE_STEP_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_TBOX_RBOX_DBG_RC_TBOX_SINGLE_STEP_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_TBOX_RBOX_DBG_RC_TBOX_SINGLE_STEP_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_TBOX_RBOX_DBG_RC_TBOX_SINGLE_STEP_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_TBOX_RBOX_DBG_RC_TBOX_SINGLE_STEP_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_TBOX_RBOX_DBG_RC_TBOX_SINGLE_STEP_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>2934</csr:linenumber>
         <csr:title>TBox single step</csr:title>
        <csr:description>
         <csr:p>Tbox single step field.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="2"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>14</csr:msb>
         <csr:lsb>11</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>rbox_single_step</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_TBOX_RBOX_DBG_RC_RBOX_SINGLE_STEP_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_TBOX_RBOX_DBG_RC_RBOX_SINGLE_STEP_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_TBOX_RBOX_DBG_RC_RBOX_SINGLE_STEP_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_TBOX_RBOX_DBG_RC_RBOX_SINGLE_STEP_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_TBOX_RBOX_DBG_RC_RBOX_SINGLE_STEP_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_TBOX_RBOX_DBG_RC_RBOX_SINGLE_STEP_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_TBOX_RBOX_DBG_RC_RBOX_SINGLE_STEP_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_TBOX_RBOX_DBG_RC_RBOX_SINGLE_STEP_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>2941</csr:linenumber>
         <csr:title>RBox single step</csr:title>
        <csr:description>
         <csr:p>Rbox single step field.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="2"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>15</csr:msb>
         <csr:lsb>15</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>63</csr:msb>
         <csr:lsb>16</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>etsoc_shire_other_esr.shire_ctrl_reset_dbg</csr:referenceName>
       <csr:identifier>shire_ctrl_reset_dbg</csr:identifier>
       <csr:addressMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CTRL_RESET_DBG_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CTRL_RESET_DBG_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CTRL_RESET_DBG_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CTRL_RESET_DBG_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
       <csr:linenumber>2955</csr:linenumber>
       <csr:title>Control for reset debug</csr:title>
       <csr:offset>0x3FF2</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Etsoc_shire_other_esr_shire_ctrl_reset_dbg</csr:typeName>
       <csr:attributes>
        <csr:attribute>Documentation_Source="Email from Xavier/Juanjo."</csr:attribute>
        <csr:attribute>PP="2"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>shire_ctrl_reset_dbg</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CTRL_RESET_DBG_SHIRE_CTRL_RESET_DBG_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CTRL_RESET_DBG_SHIRE_CTRL_RESET_DBG_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CTRL_RESET_DBG_SHIRE_CTRL_RESET_DBG_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CTRL_RESET_DBG_SHIRE_CTRL_RESET_DBG_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CTRL_RESET_DBG_SHIRE_CTRL_RESET_DBG_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CTRL_RESET_DBG_SHIRE_CTRL_RESET_DBG_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CTRL_RESET_DBG_SHIRE_CTRL_RESET_DBG_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_SHIRE_CTRL_RESET_DBG_SHIRE_CTRL_RESET_DBG_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>2954</csr:linenumber>
         <csr:title>Control for reset debug.</csr:title>
        <csr:description>
         <csr:p>This register is not implemented in device revision A0.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="2"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>etsoc_shire_other_esr.debug_clk_gate_ctrl</csr:referenceName>
       <csr:identifier>debug_clk_gate_ctrl</csr:identifier>
       <csr:addressMacro>ETSOC_SHIRE_OTHER_ESR_DEBUG_CLK_GATE_CTRL_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>ETSOC_SHIRE_OTHER_ESR_DEBUG_CLK_GATE_CTRL_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>ETSOC_SHIRE_OTHER_ESR_DEBUG_CLK_GATE_CTRL_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>ETSOC_SHIRE_OTHER_ESR_DEBUG_CLK_GATE_CTRL_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
       <csr:linenumber>2965</csr:linenumber>
       <csr:title>Debug Clock Gate Enable control</csr:title>
       <csr:offset>0x3FF4</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Etsoc_shire_other_esr_debug_clk_gate_ctrl</csr:typeName>
       <csr:attributes>
        <csr:attribute>PP="2"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>debug_clk_gate_ctrl</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_OTHER_ESR_DEBUG_CLK_GATE_CTRL_DEBUG_CLK_GATE_CTRL_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_OTHER_ESR_DEBUG_CLK_GATE_CTRL_DEBUG_CLK_GATE_CTRL_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_OTHER_ESR_DEBUG_CLK_GATE_CTRL_DEBUG_CLK_GATE_CTRL_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_OTHER_ESR_DEBUG_CLK_GATE_CTRL_DEBUG_CLK_GATE_CTRL_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_OTHER_ESR_DEBUG_CLK_GATE_CTRL_DEBUG_CLK_GATE_CTRL_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_OTHER_ESR_DEBUG_CLK_GATE_CTRL_DEBUG_CLK_GATE_CTRL_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_OTHER_ESR_DEBUG_CLK_GATE_CTRL_DEBUG_CLK_GATE_CTRL_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_OTHER_ESR_DEBUG_CLK_GATE_CTRL_DEBUG_CLK_GATE_CTRL_SET</csr:setMacro>
         <csr:filename>etsoc_shire_other_esr.csr</csr:filename>
         <csr:linenumber>2964</csr:linenumber>
         <csr:title>Debug Clock Gate Enable control</csr:title>
         <csr:fieldAttributes>
          <csr:attribute>PP="2"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
     </csr:definitions>
    </csr:csrObject>
   </csr:csrData>
  </xml>
  <div id="docheader">
   <h2>Addressmap Information for 'etsoc_shire_other_esr'</h2>
   <table id="optiontable" border="1" cellpadding="1">
    <tr>
     <td>
      <div id="globalFileInfoCheckBoxDiv">
       <label for="globalFileInfoCheckBox">Input File Information</label>
       <input id="globalFileInfoCheckBox" type="checkbox" onclick="globalFileInfoCheckBox_click();"/>
      </div>
     </td>
     <td>
      <div id="globalHeaderFileInfoCheckBoxDiv">
       <label for="globalHeaderFileInfoCheckBox">Header File Information</label>
       <input id="globalHeaderFileInfoCheckBox" type="checkbox" onclick="globalHeaderFileInfoCheckBox_click();"/>
      </div>
     </td>
     <td>
      <div id="globalEnumInfoCheckBoxDiv">
       <label for="globalEnumInfoCheckBox">Enum Information</label>
       <input id="globalEnumInfoCheckBox" type="checkbox" onclick="globalEnumInfoCheckBox_click();"/>
      </div>
     </td>
    </tr>
   </table>
  </div>
  <div id="docinfo"></div>
  <div id="docroot"></div>
  <div id="docfooter"></div>
 </body>
</html>
