# Architecture

This document describes the high-level design of the x86 logical simulator.

Sections to be filled as implementation lands:
- Core execution model (IR/micro-ops, precise exceptions)
- Register file and hidden descriptor caches
- Decoder (legacy/VEX/EVEX)
- Segmentation and Paging (PAE/4-level/5-level)
- Interrupts/Exceptions delivery
- FPU/x87 and SIMD state
- APIC/x2APIC and SMP model

