Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto abefb0e157f946b093826693d8d16631 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot adder_tb_behav xil_defaultlib.adder_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'c_0' [C:/Users/acer/carry-lookahead-adder/carry-lookahead-adder.srcs/sources_1/new/CLA.v:73]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'D' [C:/Users/acer/carry-lookahead-adder/carry-lookahead-adder.srcs/sources_1/new/CLA.v:76]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dff
Compiling module xil_defaultlib.CLA_adder
Compiling module xil_defaultlib.cla
Compiling module xil_defaultlib.adder_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot adder_tb_behav
