=================================================================
THIS FILE WAS GENERATED BY "Processor Expert version 10.3 for Freescale Microcontrollers".
Project "TM3", 2020-07-31, 18:18, # CodeGen: 25
DO NOT MODIFY IT.
=================================================================

=================================================================
 SIGNAL LIST
-----------------------------------------------------------------
SIGNAL-NAME [DIR]        => PIN-NAME [PIN-NUMBER]
-----------------------------------------------------------------
RST_SHT [Output]         => PP1_KWP1_PWM1_IOC1_1 [31]
SCL_SW1 [I/O]            => PP5_XIRQ_KWP5_PWM5 [27]
SCL_SW2 [I/O]            => PT1_IOC0_1_SCL0_TXD1_PWM0_LPRXD0 [19]
SDA_SW1 [I/O]            => PP7_KWP7_PWM7_IOC1_0 [28]
SDA_SW2 [I/O]            => PT0_IOC0_0_SDA0_RXD1_PWM2_LPTXD0 [14]
TEST_IN_0 [Input]        => PS0_KWS0_MISO0_PWM4_RXD0_IOC0_2 [20]
TEST_IN_1 [Input]        => PS1_KWS1_MOSI0_PWM6_TXD0_LPDC0_IOC0_3 [21]
TEST_IN_2 [Input]        => PS2_KWS2_SCK0_IOC0_4_DBGEEV [22]
TEST_IN_3 [Input]        => PS3_KWS3_SS0_IOC0_5_ECLK [23]
TEST_IN_4 [Input]        => PL0_HVI0_KWL0 [2]
TEST_OUT [I/O]           => PP3_IRQ_KWP3_PWM3 [25]
=================================================================


=================================================================
 PIN LIST
-----------------------------------------------------------------
PIN-NAME [PIN-NUM]       => SIGNAL-NAME [DIRECTION]
-----------------------------------------------------------------
PL0_HVI0_KWL0 [2]        => TEST_IN_4 [Input]
PP1_KWP1_PWM1_IOC1_1 [31] => RST_SHT [Output]
PP3_IRQ_KWP3_PWM3 [25]   => TEST_OUT [I/O]
PP5_XIRQ_KWP5_PWM5 [27]  => SCL_SW1 [I/O]
PP7_KWP7_PWM7_IOC1_0 [28] => SDA_SW1 [I/O]
PS0_KWS0_MISO0_PWM4_RXD0_IOC0_2 [20] => TEST_IN_0 [Input]
PS1_KWS1_MOSI0_PWM6_TXD0_LPDC0_IOC0_3 [21] => TEST_IN_1 [Input]
PS2_KWS2_SCK0_IOC0_4_DBGEEV [22] => TEST_IN_2 [Input]
PS3_KWS3_SS0_IOC0_5_ECLK [23] => TEST_IN_3 [Input]
PT0_IOC0_0_SDA0_RXD1_PWM2_LPTXD0 [14] => SDA_SW2 [I/O]
PT1_IOC0_1_SCL0_TXD1_PWM0_LPRXD0 [19] => SCL_SW2 [I/O]
=================================================================

