{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus II " "Info: Running Quartus II Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 5.1 Build 176 10/26/2005 Service Pack 0.15 SJ Web Edition " "Info: Version 5.1 Build 176 10/26/2005 Service Pack 0.15 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 30 12:00:03 2006 " "Info: Processing started: Mon Jan 30 12:00:03 2006" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ex6_VHDL_flipflop -c ex6_VHDL_flipflop --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ex6_VHDL_flipflop -c ex6_VHDL_flipflop --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Warning" "WTAN_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTAN_COMB_LATCH_NODE" "Latch_VHDL:inst\|Q " "Warning: Node \"Latch_VHDL:inst\|Q\" is a latch" {  } { { "Latch_VHDL.vhd" "" { Text "C:/altera/FPGA_course/ex6/Latch_VHDL.vhd" 35 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "SWITCH1 " "Info: No valid register-to-register data paths exist for clock \"SWITCH1\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0}
{ "Info" "ITDB_TSU_RESULT" "Latch_VHDL:inst\|Q SWITCH2 SWITCH1 0.238 ns register " "Info: tsu for register \"Latch_VHDL:inst\|Q\" (data pin = \"SWITCH2\", clock pin = \"SWITCH1\") is 0.238 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.593 ns + Longest pin register " "Info: + Longest pin to register delay is 6.593 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.305 ns) 1.305 ns SWITCH2 1 PIN PIN_T13 3 " "Info: 1: + IC(0.000 ns) + CELL(1.305 ns) = 1.305 ns; Loc. = PIN_T13; Fanout = 3; PIN Node = 'SWITCH2'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ex6_VHDL_flipflop" "UNKNOWN" "V1" "C:/altera/FPGA_course/ex6/db/ex6_VHDL_flipflop.quartus_db" { Floorplan "C:/altera/FPGA_course/ex6/" "" "" { SWITCH2 } "NODE_NAME" } "" } } { "ex6_VHDL_flipflop.bdf" "" { Schematic "C:/altera/FPGA_course/ex6/ex6_VHDL_flipflop.bdf" { { 176 -8 160 192 "SWITCH2" "" } { 168 160 304 184 "SWITCH2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.766 ns) + CELL(0.522 ns) 6.593 ns Latch_VHDL:inst\|Q 2 REG LC_X52_Y1_N5 1 " "Info: 2: + IC(4.766 ns) + CELL(0.522 ns) = 6.593 ns; Loc. = LC_X52_Y1_N5; Fanout = 1; REG Node = 'Latch_VHDL:inst\|Q'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ex6_VHDL_flipflop" "UNKNOWN" "V1" "C:/altera/FPGA_course/ex6/db/ex6_VHDL_flipflop.quartus_db" { Floorplan "C:/altera/FPGA_course/ex6/" "" "5.288 ns" { SWITCH2 Latch_VHDL:inst|Q } "NODE_NAME" } "" } } { "Latch_VHDL.vhd" "" { Text "C:/altera/FPGA_course/ex6/Latch_VHDL.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.827 ns ( 27.71 % ) " "Info: Total cell delay = 1.827 ns ( 27.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.766 ns ( 72.29 % ) " "Info: Total interconnect delay = 4.766 ns ( 72.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ex6_VHDL_flipflop" "UNKNOWN" "V1" "C:/altera/FPGA_course/ex6/db/ex6_VHDL_flipflop.quartus_db" { Floorplan "C:/altera/FPGA_course/ex6/" "" "6.593 ns" { SWITCH2 Latch_VHDL:inst|Q } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "6.593 ns" { SWITCH2 SWITCH2~out0 Latch_VHDL:inst|Q } { 0.000ns 0.000ns 4.766ns } { 0.000ns 1.305ns 0.522ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.841 ns + " "Info: + Micro setup delay of destination is 0.841 ns" {  } { { "Latch_VHDL.vhd" "" { Text "C:/altera/FPGA_course/ex6/Latch_VHDL.vhd" 35 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SWITCH1 destination 7.196 ns - Shortest register " "Info: - Shortest clock path from clock \"SWITCH1\" to destination register is 7.196 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.305 ns) 1.305 ns SWITCH1 1 CLK PIN_T15 3 " "Info: 1: + IC(0.000 ns) + CELL(1.305 ns) = 1.305 ns; Loc. = PIN_T15; Fanout = 3; CLK Node = 'SWITCH1'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ex6_VHDL_flipflop" "UNKNOWN" "V1" "C:/altera/FPGA_course/ex6/db/ex6_VHDL_flipflop.quartus_db" { Floorplan "C:/altera/FPGA_course/ex6/" "" "" { SWITCH1 } "NODE_NAME" } "" } } { "ex6_VHDL_flipflop.bdf" "" { Schematic "C:/altera/FPGA_course/ex6/ex6_VHDL_flipflop.bdf" { { 160 -8 160 176 "SWITCH1" "" } { 152 160 320 168 "SWITCH1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.790 ns) + CELL(0.101 ns) 7.196 ns Latch_VHDL:inst\|Q 2 REG LC_X52_Y1_N5 1 " "Info: 2: + IC(5.790 ns) + CELL(0.101 ns) = 7.196 ns; Loc. = LC_X52_Y1_N5; Fanout = 1; REG Node = 'Latch_VHDL:inst\|Q'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ex6_VHDL_flipflop" "UNKNOWN" "V1" "C:/altera/FPGA_course/ex6/db/ex6_VHDL_flipflop.quartus_db" { Floorplan "C:/altera/FPGA_course/ex6/" "" "5.891 ns" { SWITCH1 Latch_VHDL:inst|Q } "NODE_NAME" } "" } } { "Latch_VHDL.vhd" "" { Text "C:/altera/FPGA_course/ex6/Latch_VHDL.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.406 ns ( 19.54 % ) " "Info: Total cell delay = 1.406 ns ( 19.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.790 ns ( 80.46 % ) " "Info: Total interconnect delay = 5.790 ns ( 80.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ex6_VHDL_flipflop" "UNKNOWN" "V1" "C:/altera/FPGA_course/ex6/db/ex6_VHDL_flipflop.quartus_db" { Floorplan "C:/altera/FPGA_course/ex6/" "" "7.196 ns" { SWITCH1 Latch_VHDL:inst|Q } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "7.196 ns" { SWITCH1 SWITCH1~out0 Latch_VHDL:inst|Q } { 0.000ns 0.000ns 5.790ns } { 0.000ns 1.305ns 0.101ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ex6_VHDL_flipflop" "UNKNOWN" "V1" "C:/altera/FPGA_course/ex6/db/ex6_VHDL_flipflop.quartus_db" { Floorplan "C:/altera/FPGA_course/ex6/" "" "6.593 ns" { SWITCH2 Latch_VHDL:inst|Q } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "6.593 ns" { SWITCH2 SWITCH2~out0 Latch_VHDL:inst|Q } { 0.000ns 0.000ns 4.766ns } { 0.000ns 1.305ns 0.522ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ex6_VHDL_flipflop" "UNKNOWN" "V1" "C:/altera/FPGA_course/ex6/db/ex6_VHDL_flipflop.quartus_db" { Floorplan "C:/altera/FPGA_course/ex6/" "" "7.196 ns" { SWITCH1 Latch_VHDL:inst|Q } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "7.196 ns" { SWITCH1 SWITCH1~out0 Latch_VHDL:inst|Q } { 0.000ns 0.000ns 5.790ns } { 0.000ns 1.305ns 0.101ns } } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "SWITCH1 LED3 D_ff_set_reset_VHDL:inst2\|Q 10.962 ns register " "Info: tco from clock \"SWITCH1\" to destination pin \"LED3\" through register \"D_ff_set_reset_VHDL:inst2\|Q\" is 10.962 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SWITCH1 source 7.185 ns + Longest register " "Info: + Longest clock path from clock \"SWITCH1\" to source register is 7.185 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.305 ns) 1.305 ns SWITCH1 1 CLK PIN_T15 3 " "Info: 1: + IC(0.000 ns) + CELL(1.305 ns) = 1.305 ns; Loc. = PIN_T15; Fanout = 3; CLK Node = 'SWITCH1'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ex6_VHDL_flipflop" "UNKNOWN" "V1" "C:/altera/FPGA_course/ex6/db/ex6_VHDL_flipflop.quartus_db" { Floorplan "C:/altera/FPGA_course/ex6/" "" "" { SWITCH1 } "NODE_NAME" } "" } } { "ex6_VHDL_flipflop.bdf" "" { Schematic "C:/altera/FPGA_course/ex6/ex6_VHDL_flipflop.bdf" { { 160 -8 160 176 "SWITCH1" "" } { 152 160 320 168 "SWITCH1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.251 ns) + CELL(0.629 ns) 7.185 ns D_ff_set_reset_VHDL:inst2\|Q 2 REG LC_X52_Y1_N2 1 " "Info: 2: + IC(5.251 ns) + CELL(0.629 ns) = 7.185 ns; Loc. = LC_X52_Y1_N2; Fanout = 1; REG Node = 'D_ff_set_reset_VHDL:inst2\|Q'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ex6_VHDL_flipflop" "UNKNOWN" "V1" "C:/altera/FPGA_course/ex6/db/ex6_VHDL_flipflop.quartus_db" { Floorplan "C:/altera/FPGA_course/ex6/" "" "5.880 ns" { SWITCH1 D_ff_set_reset_VHDL:inst2|Q } "NODE_NAME" } "" } } { "D_ff_set_reset_VHDL.vhd" "" { Text "C:/altera/FPGA_course/ex6/D_ff_set_reset_VHDL.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.934 ns ( 26.92 % ) " "Info: Total cell delay = 1.934 ns ( 26.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.251 ns ( 73.08 % ) " "Info: Total interconnect delay = 5.251 ns ( 73.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ex6_VHDL_flipflop" "UNKNOWN" "V1" "C:/altera/FPGA_course/ex6/db/ex6_VHDL_flipflop.quartus_db" { Floorplan "C:/altera/FPGA_course/ex6/" "" "7.185 ns" { SWITCH1 D_ff_set_reset_VHDL:inst2|Q } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "7.185 ns" { SWITCH1 SWITCH1~out0 D_ff_set_reset_VHDL:inst2|Q } { 0.000ns 0.000ns 5.251ns } { 0.000ns 1.305ns 0.629ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.198 ns + " "Info: + Micro clock to output delay of source is 0.198 ns" {  } { { "D_ff_set_reset_VHDL.vhd" "" { Text "C:/altera/FPGA_course/ex6/D_ff_set_reset_VHDL.vhd" 37 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.579 ns + Longest register pin " "Info: + Longest register to pin delay is 3.579 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns D_ff_set_reset_VHDL:inst2\|Q 1 REG LC_X52_Y1_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X52_Y1_N2; Fanout = 1; REG Node = 'D_ff_set_reset_VHDL:inst2\|Q'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ex6_VHDL_flipflop" "UNKNOWN" "V1" "C:/altera/FPGA_course/ex6/db/ex6_VHDL_flipflop.quartus_db" { Floorplan "C:/altera/FPGA_course/ex6/" "" "" { D_ff_set_reset_VHDL:inst2|Q } "NODE_NAME" } "" } } { "D_ff_set_reset_VHDL.vhd" "" { Text "C:/altera/FPGA_course/ex6/D_ff_set_reset_VHDL.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.714 ns) + CELL(1.865 ns) 3.579 ns LED3 2 PIN PIN_N12 0 " "Info: 2: + IC(1.714 ns) + CELL(1.865 ns) = 3.579 ns; Loc. = PIN_N12; Fanout = 0; PIN Node = 'LED3'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ex6_VHDL_flipflop" "UNKNOWN" "V1" "C:/altera/FPGA_course/ex6/db/ex6_VHDL_flipflop.quartus_db" { Floorplan "C:/altera/FPGA_course/ex6/" "" "3.579 ns" { D_ff_set_reset_VHDL:inst2|Q LED3 } "NODE_NAME" } "" } } { "ex6_VHDL_flipflop.bdf" "" { Schematic "C:/altera/FPGA_course/ex6/ex6_VHDL_flipflop.bdf" { { 424 568 744 440 "LED3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.865 ns ( 52.11 % ) " "Info: Total cell delay = 1.865 ns ( 52.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.714 ns ( 47.89 % ) " "Info: Total interconnect delay = 1.714 ns ( 47.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ex6_VHDL_flipflop" "UNKNOWN" "V1" "C:/altera/FPGA_course/ex6/db/ex6_VHDL_flipflop.quartus_db" { Floorplan "C:/altera/FPGA_course/ex6/" "" "3.579 ns" { D_ff_set_reset_VHDL:inst2|Q LED3 } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "3.579 ns" { D_ff_set_reset_VHDL:inst2|Q LED3 } { 0.000ns 1.714ns } { 0.000ns 1.865ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ex6_VHDL_flipflop" "UNKNOWN" "V1" "C:/altera/FPGA_course/ex6/db/ex6_VHDL_flipflop.quartus_db" { Floorplan "C:/altera/FPGA_course/ex6/" "" "7.185 ns" { SWITCH1 D_ff_set_reset_VHDL:inst2|Q } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "7.185 ns" { SWITCH1 SWITCH1~out0 D_ff_set_reset_VHDL:inst2|Q } { 0.000ns 0.000ns 5.251ns } { 0.000ns 1.305ns 0.629ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ex6_VHDL_flipflop" "UNKNOWN" "V1" "C:/altera/FPGA_course/ex6/db/ex6_VHDL_flipflop.quartus_db" { Floorplan "C:/altera/FPGA_course/ex6/" "" "3.579 ns" { D_ff_set_reset_VHDL:inst2|Q LED3 } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "3.579 ns" { D_ff_set_reset_VHDL:inst2|Q LED3 } { 0.000ns 1.714ns } { 0.000ns 1.865ns } } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0}
{ "Info" "ITDB_TH_RESULT" "D_ff_set_reset_VHDL:inst2\|Q SWITCH2 SWITCH1 0.867 ns register " "Info: th for register \"D_ff_set_reset_VHDL:inst2\|Q\" (data pin = \"SWITCH2\", clock pin = \"SWITCH1\") is 0.867 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SWITCH1 destination 7.185 ns + Longest register " "Info: + Longest clock path from clock \"SWITCH1\" to destination register is 7.185 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.305 ns) 1.305 ns SWITCH1 1 CLK PIN_T15 3 " "Info: 1: + IC(0.000 ns) + CELL(1.305 ns) = 1.305 ns; Loc. = PIN_T15; Fanout = 3; CLK Node = 'SWITCH1'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ex6_VHDL_flipflop" "UNKNOWN" "V1" "C:/altera/FPGA_course/ex6/db/ex6_VHDL_flipflop.quartus_db" { Floorplan "C:/altera/FPGA_course/ex6/" "" "" { SWITCH1 } "NODE_NAME" } "" } } { "ex6_VHDL_flipflop.bdf" "" { Schematic "C:/altera/FPGA_course/ex6/ex6_VHDL_flipflop.bdf" { { 160 -8 160 176 "SWITCH1" "" } { 152 160 320 168 "SWITCH1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.251 ns) + CELL(0.629 ns) 7.185 ns D_ff_set_reset_VHDL:inst2\|Q 2 REG LC_X52_Y1_N2 1 " "Info: 2: + IC(5.251 ns) + CELL(0.629 ns) = 7.185 ns; Loc. = LC_X52_Y1_N2; Fanout = 1; REG Node = 'D_ff_set_reset_VHDL:inst2\|Q'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ex6_VHDL_flipflop" "UNKNOWN" "V1" "C:/altera/FPGA_course/ex6/db/ex6_VHDL_flipflop.quartus_db" { Floorplan "C:/altera/FPGA_course/ex6/" "" "5.880 ns" { SWITCH1 D_ff_set_reset_VHDL:inst2|Q } "NODE_NAME" } "" } } { "D_ff_set_reset_VHDL.vhd" "" { Text "C:/altera/FPGA_course/ex6/D_ff_set_reset_VHDL.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.934 ns ( 26.92 % ) " "Info: Total cell delay = 1.934 ns ( 26.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.251 ns ( 73.08 % ) " "Info: Total interconnect delay = 5.251 ns ( 73.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ex6_VHDL_flipflop" "UNKNOWN" "V1" "C:/altera/FPGA_course/ex6/db/ex6_VHDL_flipflop.quartus_db" { Floorplan "C:/altera/FPGA_course/ex6/" "" "7.185 ns" { SWITCH1 D_ff_set_reset_VHDL:inst2|Q } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "7.185 ns" { SWITCH1 SWITCH1~out0 D_ff_set_reset_VHDL:inst2|Q } { 0.000ns 0.000ns 5.251ns } { 0.000ns 1.305ns 0.629ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.013 ns + " "Info: + Micro hold delay of destination is 0.013 ns" {  } { { "D_ff_set_reset_VHDL.vhd" "" { Text "C:/altera/FPGA_course/ex6/D_ff_set_reset_VHDL.vhd" 37 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.331 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.331 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.305 ns) 1.305 ns SWITCH2 1 PIN PIN_T13 3 " "Info: 1: + IC(0.000 ns) + CELL(1.305 ns) = 1.305 ns; Loc. = PIN_T13; Fanout = 3; PIN Node = 'SWITCH2'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ex6_VHDL_flipflop" "UNKNOWN" "V1" "C:/altera/FPGA_course/ex6/db/ex6_VHDL_flipflop.quartus_db" { Floorplan "C:/altera/FPGA_course/ex6/" "" "" { SWITCH2 } "NODE_NAME" } "" } } { "ex6_VHDL_flipflop.bdf" "" { Schematic "C:/altera/FPGA_course/ex6/ex6_VHDL_flipflop.bdf" { { 176 -8 160 192 "SWITCH2" "" } { 168 160 304 184 "SWITCH2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.753 ns) + CELL(0.273 ns) 6.331 ns D_ff_set_reset_VHDL:inst2\|Q 2 REG LC_X52_Y1_N2 1 " "Info: 2: + IC(4.753 ns) + CELL(0.273 ns) = 6.331 ns; Loc. = LC_X52_Y1_N2; Fanout = 1; REG Node = 'D_ff_set_reset_VHDL:inst2\|Q'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ex6_VHDL_flipflop" "UNKNOWN" "V1" "C:/altera/FPGA_course/ex6/db/ex6_VHDL_flipflop.quartus_db" { Floorplan "C:/altera/FPGA_course/ex6/" "" "5.026 ns" { SWITCH2 D_ff_set_reset_VHDL:inst2|Q } "NODE_NAME" } "" } } { "D_ff_set_reset_VHDL.vhd" "" { Text "C:/altera/FPGA_course/ex6/D_ff_set_reset_VHDL.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.578 ns ( 24.92 % ) " "Info: Total cell delay = 1.578 ns ( 24.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.753 ns ( 75.08 % ) " "Info: Total interconnect delay = 4.753 ns ( 75.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ex6_VHDL_flipflop" "UNKNOWN" "V1" "C:/altera/FPGA_course/ex6/db/ex6_VHDL_flipflop.quartus_db" { Floorplan "C:/altera/FPGA_course/ex6/" "" "6.331 ns" { SWITCH2 D_ff_set_reset_VHDL:inst2|Q } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "6.331 ns" { SWITCH2 SWITCH2~out0 D_ff_set_reset_VHDL:inst2|Q } { 0.000ns 0.000ns 4.753ns } { 0.000ns 1.305ns 0.273ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ex6_VHDL_flipflop" "UNKNOWN" "V1" "C:/altera/FPGA_course/ex6/db/ex6_VHDL_flipflop.quartus_db" { Floorplan "C:/altera/FPGA_course/ex6/" "" "7.185 ns" { SWITCH1 D_ff_set_reset_VHDL:inst2|Q } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "7.185 ns" { SWITCH1 SWITCH1~out0 D_ff_set_reset_VHDL:inst2|Q } { 0.000ns 0.000ns 5.251ns } { 0.000ns 1.305ns 0.629ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ex6_VHDL_flipflop" "UNKNOWN" "V1" "C:/altera/FPGA_course/ex6/db/ex6_VHDL_flipflop.quartus_db" { Floorplan "C:/altera/FPGA_course/ex6/" "" "6.331 ns" { SWITCH2 D_ff_set_reset_VHDL:inst2|Q } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "6.331 ns" { SWITCH2 SWITCH2~out0 D_ff_set_reset_VHDL:inst2|Q } { 0.000ns 0.000ns 4.753ns } { 0.000ns 1.305ns 0.273ns } } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 30 12:00:03 2006 " "Info: Processing ended: Mon Jan 30 12:00:03 2006" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
