{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1525656086007 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1525656086014 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 06 18:21:25 2018 " "Processing started: Sun May 06 18:21:25 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1525656086014 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525656086014 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Part5 -c Part1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Part5 -c Part1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525656086014 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1525656086478 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1525656086478 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "H0 h0 Part6.sv(10) " "Verilog HDL Declaration information at Part6.sv(10): object \"H0\" differs only in case from object \"h0\" in the same scope" {  } { { "Part6.sv" "" { Text "C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/hw3/part5/Part6.sv" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1525656099064 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "H1 h1 Part6.sv(11) " "Verilog HDL Declaration information at Part6.sv(11): object \"H1\" differs only in case from object \"h1\" in the same scope" {  } { { "Part6.sv" "" { Text "C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/hw3/part5/Part6.sv" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1525656099064 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "H2 h2 Part6.sv(12) " "Verilog HDL Declaration information at Part6.sv(12): object \"H2\" differs only in case from object \"h2\" in the same scope" {  } { { "Part6.sv" "" { Text "C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/hw3/part5/Part6.sv" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1525656099064 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "H3 h3 Part6.sv(13) " "Verilog HDL Declaration information at Part6.sv(13): object \"H3\" differs only in case from object \"h3\" in the same scope" {  } { { "Part6.sv" "" { Text "C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/hw3/part5/Part6.sv" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1525656099064 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "H4 h4 Part6.sv(14) " "Verilog HDL Declaration information at Part6.sv(14): object \"H4\" differs only in case from object \"h4\" in the same scope" {  } { { "Part6.sv" "" { Text "C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/hw3/part5/Part6.sv" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1525656099064 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "H5 h5 Part6.sv(15) " "Verilog HDL Declaration information at Part6.sv(15): object \"H5\" differs only in case from object \"h5\" in the same scope" {  } { { "Part6.sv" "" { Text "C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/hw3/part5/Part6.sv" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1525656099065 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "H6 h6 Part6.sv(16) " "Verilog HDL Declaration information at Part6.sv(16): object \"H6\" differs only in case from object \"h6\" in the same scope" {  } { { "Part6.sv" "" { Text "C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/hw3/part5/Part6.sv" 16 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1525656099065 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "H7 h7 Part6.sv(17) " "Verilog HDL Declaration information at Part6.sv(17): object \"H7\" differs only in case from object \"h7\" in the same scope" {  } { { "Part6.sv" "" { Text "C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/hw3/part5/Part6.sv" 17 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1525656099065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part6.sv 1 1 " "Found 1 design units, including 1 entities, in source file part6.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Part6 " "Found entity 1: Part6" {  } { { "Part6.sv" "" { Text "C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/hw3/part5/Part6.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525656099066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525656099066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_3w_8_to_1.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux_3w_8_to_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_3w_8_to_1 " "Found entity 1: Mux_3w_8_to_1" {  } { { "Mux_3w_8_to_1.sv" "" { Text "C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/hw3/part5/Mux_3w_8_to_1.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525656099068 ""} { "Info" "ISGN_ENTITY_NAME" "2 Mux_3w_8_to_1testbench " "Found entity 2: Mux_3w_8_to_1testbench" {  } { { "Mux_3w_8_to_1.sv" "" { Text "C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/hw3/part5/Mux_3w_8_to_1.sv" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525656099068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525656099068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexhelo.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexhelo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexHELO " "Found entity 1: HexHELO" {  } { { "HexHELO.sv" "" { Text "C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/hw3/part5/HexHELO.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525656099070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525656099070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexhexd.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexhexd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexHEXd " "Found entity 1: HexHEXd" {  } { { "HexHEXd.sv" "" { Text "C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/hw3/part5/HexHEXd.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525656099071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525656099071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tff.sv 2 2 " "Found 2 design units, including 2 entities, in source file tff.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TeeFF " "Found entity 1: TeeFF" {  } { { "Tff.sv" "" { Text "C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/hw3/part5/Tff.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525656099073 ""} { "Info" "ISGN_ENTITY_NAME" "2 testTff " "Found entity 2: testTff" {  } { { "Tff.sv" "" { Text "C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/hw3/part5/Tff.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525656099073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525656099073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.sv 2 2 " "Found 2 design units, including 2 entities, in source file counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "Counter.sv" "" { Text "C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/hw3/part5/Counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525656099074 ""} { "Info" "ISGN_ENTITY_NAME" "2 testCount " "Found entity 2: testCount" {  } { { "Counter.sv" "" { Text "C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/hw3/part5/Counter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525656099074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525656099074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part5.sv 1 1 " "Found 1 design units, including 1 entities, in source file part5.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Part5 " "Found entity 1: Part5" {  } { { "Part5.sv" "" { Text "C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/hw3/part5/Part5.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525656099075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525656099075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/countto7.sv 1 1 " "Found 1 design units, including 1 entities, in source file output_files/countto7.sv" { { "Info" "ISGN_ENTITY_NAME" "1 countTo7Sec " "Found entity 1: countTo7Sec" {  } { { "output_files/countTo7.sv" "" { Text "C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/hw3/part5/output_files/countTo7.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525656099077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525656099077 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Part5.sv(11) " "Verilog HDL Instantiation warning at Part5.sv(11): instance has no name" {  } { { "Part5.sv" "" { Text "C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/hw3/part5/Part5.sv" 11 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1525656099079 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Part5 " "Elaborating entity \"Part5\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1525656099126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "countTo7Sec countTo7Sec:comb_21 " "Elaborating entity \"countTo7Sec\" for hierarchy \"countTo7Sec:comb_21\"" {  } { { "Part5.sv" "comb_21" { Text "C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/hw3/part5/Part5.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525656099169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter countTo7Sec:comb_21\|counter:CountTo50k " "Elaborating entity \"counter\" for hierarchy \"countTo7Sec:comb_21\|counter:CountTo50k\"" {  } { { "output_files/countTo7.sv" "CountTo50k" { Text "C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/hw3/part5/output_files/countTo7.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525656099207 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Counter.sv(11) " "Verilog HDL assignment warning at Counter.sv(11): truncated value with size 32 to match size of target (16)" {  } { { "Counter.sv" "" { Text "C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/hw3/part5/Counter.sv" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525656099208 "|Part5|counter:CountTo50k"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Part6 Part6:toHello " "Elaborating entity \"Part6\" for hierarchy \"Part6:toHello\"" {  } { { "Part5.sv" "toHello" { Text "C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/hw3/part5/Part5.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525656099210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_3w_8_to_1 Part6:toHello\|Mux_3w_8_to_1:mh0 " "Elaborating entity \"Mux_3w_8_to_1\" for hierarchy \"Part6:toHello\|Mux_3w_8_to_1:mh0\"" {  } { { "Part6.sv" "mh0" { Text "C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/hw3/part5/Part6.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525656099211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexHELO Part6:toHello\|HexHELO:h0 " "Elaborating entity \"HexHELO\" for hierarchy \"Part6:toHello\|HexHELO:h0\"" {  } { { "Part6.sv" "h0" { Text "C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/hw3/part5/Part6.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525656099214 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1525656099879 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1525656100249 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/hw3/part5/output_files/Part1.map.smsg " "Generated suppressed messages file C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/hw3/part5/output_files/Part1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525656100696 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1525656100958 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525656100958 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "242 " "Implemented 242 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1525656101087 ""} { "Info" "ICUT_CUT_TM_OPINS" "74 " "Implemented 74 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1525656101087 ""} { "Info" "ICUT_CUT_TM_LCELLS" "149 " "Implemented 149 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1525656101087 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1525656101087 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "696 " "Peak virtual memory: 696 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1525656101153 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 06 18:21:41 2018 " "Processing ended: Sun May 06 18:21:41 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1525656101153 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1525656101153 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1525656101153 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1525656101153 ""}
