argmatch|to|argument DUM,push|r14|	|push|r13|	|push|r12|	|push|rbp|	|push|rbx|	|mov|r14|qword|ptr|rsi|	|test|r14|r14|	|je|const_0|	|pop|rbx|	|mov|rax|r14|	|pop|rbp|	|pop|r12|	|pop|r13|	|pop|r14|	|ret|	|CONS|<Bool|__le__|reg_rsi|const_1|>	|<Bool|__eq__|reg_rsi|const_2|>	|<Bool|__eq__|mem_0|const_3|>	,DUM
argmatch|to|argument DUM,push|r14|	|push|r13|	|push|r12|	|push|rbp|	|push|rbx|	|mov|r14|qword|ptr|rsi|	|test|r14|r14|	|je|const_0|	|mov|r12|rcx|	|mov|r13|rdi|	|mov|rbp|rdx|	|lea|rbx|rsi|+|8|	|jmp|const_5|	|mov|rdx|r12|	|mov|rsi|rbp|	|mov|rdi|r13|	|call|const_6|	|test|eax|eax|	|jne|const_4|	|pop|rbx|	|mov|rax|r14|	|pop|rbp|	|pop|r12|	|pop|r13|	|pop|r14|	|ret|	|CONS|<Bool|__le__|reg_rsi|const_1|>	|<Bool|__eq__|reg_rsi|const_2|>	|<Bool|__ne__|mem_0|const_3|>	|<Bool|__eq__|Extract|31|0|ret_0|const_3|>	,DUM
argmatch|to|argument DUM,push|r14|	|push|r13|	|push|r12|	|push|rbp|	|push|rbx|	|mov|r14|qword|ptr|rsi|	|test|r14|r14|	|je|const_0|	|mov|r12|rcx|	|mov|r13|rdi|	|mov|rbp|rdx|	|lea|rbx|rsi|+|8|	|jmp|const_5|	|mov|rdx|r12|	|mov|rsi|rbp|	|mov|rdi|r13|	|call|const_6|	|test|eax|eax|	|jne|const_4|	|mov|r14|qword|ptr|rbx|	|add|rbp|r12|	|add|rbx|8|	|test|r14|r14|	|je|const_0|	|pop|rbx|	|mov|rax|r14|	|pop|rbp|	|pop|r12|	|pop|r13|	|pop|r14|	|ret|	|CONS|<Bool|__eq__|reg_rsi|const_2|>	|<Bool|Not|__eq__|mem_0|const_3|>	|<Bool|Not|__eq__|Extract|31|0|ret_0|const_3|>	|<Bool|__eq__|__add__|const_8|reg_rsi|const_7|>	|<Bool|__eq__|mem_1|const_3|>	,DUM
argmatch|to|argument DUM,push|r14|	|push|r13|	|push|r12|	|push|rbp|	|push|rbx|	|mov|r14|qword|ptr|rsi|	|test|r14|r14|	|je|const_0|	|mov|r12|rcx|	|mov|r13|rdi|	|mov|rbp|rdx|	|lea|rbx|rsi|+|8|	|jmp|const_5|	|mov|rdx|r12|	|mov|rsi|rbp|	|mov|rdi|r13|	|call|const_6|	|test|eax|eax|	|jne|const_4|	|mov|r14|qword|ptr|rbx|	|add|rbp|r12|	|add|rbx|8|	|test|r14|r14|	|je|const_0|	|mov|rdx|r12|	|mov|rsi|rbp|	|mov|rdi|r13|	|call|const_6|	|test|eax|eax|	|jne|const_4|	|pop|rbx|	|mov|rax|r14|	|pop|rbp|	|pop|r12|	|pop|r13|	|pop|r14|	|ret|	|CONS|<Bool|__eq__|reg_rsi|const_2|>	|<Bool|Not|__eq__|mem_0|const_3|>	|<Bool|Not|__eq__|Extract|31|0|ret_0|const_3|>	|<Bool|__eq__|__add__|const_8|reg_rsi|const_7|>	|<Bool|__ne__|mem_1|const_3|>	|<Bool|__eq__|Extract|31|0|ret_1|const_3|>	,DUM
argmatch|to|argument DUM,push|r14|	|push|r13|	|push|r12|	|push|rbp|	|push|rbx|	|mov|r14|qword|ptr|rsi|	|test|r14|r14|	|je|const_0|	|mov|r12|rcx|	|mov|r13|rdi|	|mov|rbp|rdx|	|lea|rbx|rsi|+|8|	|jmp|const_5|	|mov|rdx|r12|	|mov|rsi|rbp|	|mov|rdi|r13|	|call|const_6|	|test|eax|eax|	|jne|const_4|	|mov|r14|qword|ptr|rbx|	|add|rbp|r12|	|add|rbx|8|	|test|r14|r14|	|je|const_0|	|mov|rdx|r12|	|mov|rsi|rbp|	|mov|rdi|r13|	|call|const_6|	|test|eax|eax|	|jne|const_4|	|mov|r14|qword|ptr|rbx|	|add|rbp|r12|	|add|rbx|8|	|test|r14|r14|	|je|const_0|	|pop|rbx|	|mov|rax|r14|	|pop|rbp|	|pop|r12|	|pop|r13|	|pop|r14|	|ret|	|CONS|<Bool|__eq__|reg_rsi|const_2|>	|<Bool|Not|__eq__|mem_0|const_3|>	|<Bool|Not|__eq__|Extract|31|0|ret_0|const_3|>	|<Bool|Not|__eq__|mem_1|const_3|>	|<Bool|Not|__eq__|Extract|31|0|ret_1|const_3|>	|<Bool|__eq__|__add__|const_10|reg_rsi|const_9|>	|<Bool|__eq__|mem_2|const_3|>	,DUM
argmatch|to|argument DUM,push|r14|	|push|r13|	|push|r12|	|push|rbp|	|push|rbx|	|mov|r14|qword|ptr|rsi|	|test|r14|r14|	|je|const_0|	|mov|r12|rcx|	|mov|r13|rdi|	|mov|rbp|rdx|	|lea|rbx|rsi|+|8|	|jmp|const_5|	|mov|rdx|r12|	|mov|rsi|rbp|	|mov|rdi|r13|	|call|const_6|	|test|eax|eax|	|jne|const_4|	|mov|r14|qword|ptr|rbx|	|add|rbp|r12|	|add|rbx|8|	|test|r14|r14|	|je|const_0|	|mov|rdx|r12|	|mov|rsi|rbp|	|mov|rdi|r13|	|call|const_6|	|test|eax|eax|	|jne|const_4|	|mov|r14|qword|ptr|rbx|	|add|rbp|r12|	|add|rbx|8|	|test|r14|r14|	|je|const_0|	|mov|rdx|r12|	|mov|rsi|rbp|	|mov|rdi|r13|	|call|const_6|	|test|eax|eax|	|jne|const_4|	|pop|rbx|	|mov|rax|r14|	|pop|rbp|	|pop|r12|	|pop|r13|	|pop|r14|	|ret|	|CONS|<Bool|__eq__|reg_rsi|const_2|>	|<Bool|Not|__eq__|mem_0|const_3|>	|<Bool|Not|__eq__|Extract|31|0|ret_0|const_3|>	|<Bool|Not|__eq__|mem_1|const_3|>	|<Bool|Not|__eq__|Extract|31|0|ret_1|const_3|>	|<Bool|__eq__|__add__|const_10|reg_rsi|const_9|>	|<Bool|__ne__|mem_2|const_3|>	|<Bool|__eq__|Extract|31|0|ret_2|const_3|>	,DUM
argmatch|to|argument DUM,push|r14|	|push|r13|	|push|r12|	|push|rbp|	|push|rbx|	|mov|r14|qword|ptr|rsi|	|test|r14|r14|	|je|const_0|	|mov|r12|rcx|	|mov|r13|rdi|	|mov|rbp|rdx|	|lea|rbx|rsi|+|8|	|jmp|const_5|	|mov|rdx|r12|	|mov|rsi|rbp|	|mov|rdi|r13|	|call|const_6|	|test|eax|eax|	|jne|const_4|	|mov|r14|qword|ptr|rbx|	|add|rbp|r12|	|add|rbx|8|	|test|r14|r14|	|je|const_0|	|mov|rdx|r12|	|mov|rsi|rbp|	|mov|rdi|r13|	|call|const_6|	|test|eax|eax|	|jne|const_4|	|mov|r14|qword|ptr|rbx|	|add|rbp|r12|	|add|rbx|8|	|test|r14|r14|	|je|const_0|	|mov|rdx|r12|	|mov|rsi|rbp|	|mov|rdi|r13|	|call|const_6|	|test|eax|eax|	|jne|const_4|	|mov|r14|qword|ptr|rbx|	|add|rbp|r12|	|add|rbx|8|	|test|r14|r14|	|je|const_0|	|pop|rbx|	|mov|rax|r14|	|pop|rbp|	|pop|r12|	|pop|r13|	|pop|r14|	|ret|	|CONS|<Bool|__eq__|reg_rsi|const_2|>	|<Bool|Not|__eq__|mem_0|const_3|>	|<Bool|Not|__eq__|Extract|31|0|ret_0|const_3|>	|<Bool|Not|__eq__|mem_1|const_3|>	|<Bool|Not|__eq__|Extract|31|0|ret_1|const_3|>	|<Bool|Not|__eq__|mem_2|const_3|>	|<Bool|Not|__eq__|Extract|31|0|ret_2|const_3|>	|<Bool|__eq__|__add__|const_11|reg_rsi|const_12|>	|<Bool|__eq__|mem_3|const_3|>	,DUM
argmatch|to|argument DUM,push|r14|	|push|r13|	|push|r12|	|push|rbp|	|push|rbx|	|mov|r14|qword|ptr|rsi|	|test|r14|r14|	|je|const_0|	|mov|r12|rcx|	|mov|r13|rdi|	|mov|rbp|rdx|	|lea|rbx|rsi|+|8|	|jmp|const_5|	|mov|rdx|r12|	|mov|rsi|rbp|	|mov|rdi|r13|	|call|const_6|	|test|eax|eax|	|jne|const_4|	|mov|r14|qword|ptr|rbx|	|add|rbp|r12|	|add|rbx|8|	|test|r14|r14|	|je|const_0|	|mov|rdx|r12|	|mov|rsi|rbp|	|mov|rdi|r13|	|call|const_6|	|test|eax|eax|	|jne|const_4|	|mov|r14|qword|ptr|rbx|	|add|rbp|r12|	|add|rbx|8|	|test|r14|r14|	|je|const_0|	|mov|rdx|r12|	|mov|rsi|rbp|	|mov|rdi|r13|	|call|const_6|	|test|eax|eax|	|jne|const_4|	|mov|r14|qword|ptr|rbx|	|add|rbp|r12|	|add|rbx|8|	|test|r14|r14|	|je|const_0|	|CONS|<Bool|__eq__|reg_rsi|const_2|>	|<Bool|Not|__eq__|mem_0|const_3|>	|<Bool|Not|__eq__|Extract|31|0|ret_0|const_3|>	|<Bool|Not|__eq__|mem_1|const_3|>	|<Bool|Not|__eq__|Extract|31|0|ret_1|const_3|>	|<Bool|Not|__eq__|mem_2|const_3|>	|<Bool|Not|__eq__|Extract|31|0|ret_2|const_3|>	|<Bool|__eq__|__add__|const_11|reg_rsi|const_12|>	|<Bool|__ne__|mem_3|const_3|>	,DUM
