
Group_Project_1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000068e4  080000bc  080000bc  000010bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00002168  080069a0  080069a0  000079a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008b08  08008b08  0000a06c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08008b08  08008b08  0000a06c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08008b08  08008b08  0000a06c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008b08  08008b08  00009b08  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008b0c  08008b0c  00009b0c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000006c  20000000  08008b10  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000006c8  2000006c  08008b7c  0000a06c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000734  08008b7c  0000a734  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000a06c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001138d  00000000  00000000  0000a094  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002629  00000000  00000000  0001b421  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001018  00000000  00000000  0001da50  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000cb3  00000000  00000000  0001ea68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001c7a2  00000000  00000000  0001f71b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001510c  00000000  00000000  0003bebd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000aa602  00000000  00000000  00050fc9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000fb5cb  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000040d8  00000000  00000000  000fb610  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005e  00000000  00000000  000ff6e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	@ (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	@ (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	@ (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	2000006c 	.word	0x2000006c
 80000dc:	00000000 	.word	0x00000000
 80000e0:	08006988 	.word	0x08006988

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	@ (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	@ (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	@ (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			@ (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	20000070 	.word	0x20000070
 8000100:	08006988 	.word	0x08006988

08000104 <__gnu_thumb1_case_shi>:
 8000104:	b403      	push	{r0, r1}
 8000106:	4671      	mov	r1, lr
 8000108:	0849      	lsrs	r1, r1, #1
 800010a:	0040      	lsls	r0, r0, #1
 800010c:	0049      	lsls	r1, r1, #1
 800010e:	5e09      	ldrsh	r1, [r1, r0]
 8000110:	0049      	lsls	r1, r1, #1
 8000112:	448e      	add	lr, r1
 8000114:	bc03      	pop	{r0, r1}
 8000116:	4770      	bx	lr

08000118 <__udivsi3>:
 8000118:	2200      	movs	r2, #0
 800011a:	0843      	lsrs	r3, r0, #1
 800011c:	428b      	cmp	r3, r1
 800011e:	d374      	bcc.n	800020a <__udivsi3+0xf2>
 8000120:	0903      	lsrs	r3, r0, #4
 8000122:	428b      	cmp	r3, r1
 8000124:	d35f      	bcc.n	80001e6 <__udivsi3+0xce>
 8000126:	0a03      	lsrs	r3, r0, #8
 8000128:	428b      	cmp	r3, r1
 800012a:	d344      	bcc.n	80001b6 <__udivsi3+0x9e>
 800012c:	0b03      	lsrs	r3, r0, #12
 800012e:	428b      	cmp	r3, r1
 8000130:	d328      	bcc.n	8000184 <__udivsi3+0x6c>
 8000132:	0c03      	lsrs	r3, r0, #16
 8000134:	428b      	cmp	r3, r1
 8000136:	d30d      	bcc.n	8000154 <__udivsi3+0x3c>
 8000138:	22ff      	movs	r2, #255	@ 0xff
 800013a:	0209      	lsls	r1, r1, #8
 800013c:	ba12      	rev	r2, r2
 800013e:	0c03      	lsrs	r3, r0, #16
 8000140:	428b      	cmp	r3, r1
 8000142:	d302      	bcc.n	800014a <__udivsi3+0x32>
 8000144:	1212      	asrs	r2, r2, #8
 8000146:	0209      	lsls	r1, r1, #8
 8000148:	d065      	beq.n	8000216 <__udivsi3+0xfe>
 800014a:	0b03      	lsrs	r3, r0, #12
 800014c:	428b      	cmp	r3, r1
 800014e:	d319      	bcc.n	8000184 <__udivsi3+0x6c>
 8000150:	e000      	b.n	8000154 <__udivsi3+0x3c>
 8000152:	0a09      	lsrs	r1, r1, #8
 8000154:	0bc3      	lsrs	r3, r0, #15
 8000156:	428b      	cmp	r3, r1
 8000158:	d301      	bcc.n	800015e <__udivsi3+0x46>
 800015a:	03cb      	lsls	r3, r1, #15
 800015c:	1ac0      	subs	r0, r0, r3
 800015e:	4152      	adcs	r2, r2
 8000160:	0b83      	lsrs	r3, r0, #14
 8000162:	428b      	cmp	r3, r1
 8000164:	d301      	bcc.n	800016a <__udivsi3+0x52>
 8000166:	038b      	lsls	r3, r1, #14
 8000168:	1ac0      	subs	r0, r0, r3
 800016a:	4152      	adcs	r2, r2
 800016c:	0b43      	lsrs	r3, r0, #13
 800016e:	428b      	cmp	r3, r1
 8000170:	d301      	bcc.n	8000176 <__udivsi3+0x5e>
 8000172:	034b      	lsls	r3, r1, #13
 8000174:	1ac0      	subs	r0, r0, r3
 8000176:	4152      	adcs	r2, r2
 8000178:	0b03      	lsrs	r3, r0, #12
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x6a>
 800017e:	030b      	lsls	r3, r1, #12
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0ac3      	lsrs	r3, r0, #11
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x76>
 800018a:	02cb      	lsls	r3, r1, #11
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0a83      	lsrs	r3, r0, #10
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x82>
 8000196:	028b      	lsls	r3, r1, #10
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	0a43      	lsrs	r3, r0, #9
 800019e:	428b      	cmp	r3, r1
 80001a0:	d301      	bcc.n	80001a6 <__udivsi3+0x8e>
 80001a2:	024b      	lsls	r3, r1, #9
 80001a4:	1ac0      	subs	r0, r0, r3
 80001a6:	4152      	adcs	r2, r2
 80001a8:	0a03      	lsrs	r3, r0, #8
 80001aa:	428b      	cmp	r3, r1
 80001ac:	d301      	bcc.n	80001b2 <__udivsi3+0x9a>
 80001ae:	020b      	lsls	r3, r1, #8
 80001b0:	1ac0      	subs	r0, r0, r3
 80001b2:	4152      	adcs	r2, r2
 80001b4:	d2cd      	bcs.n	8000152 <__udivsi3+0x3a>
 80001b6:	09c3      	lsrs	r3, r0, #7
 80001b8:	428b      	cmp	r3, r1
 80001ba:	d301      	bcc.n	80001c0 <__udivsi3+0xa8>
 80001bc:	01cb      	lsls	r3, r1, #7
 80001be:	1ac0      	subs	r0, r0, r3
 80001c0:	4152      	adcs	r2, r2
 80001c2:	0983      	lsrs	r3, r0, #6
 80001c4:	428b      	cmp	r3, r1
 80001c6:	d301      	bcc.n	80001cc <__udivsi3+0xb4>
 80001c8:	018b      	lsls	r3, r1, #6
 80001ca:	1ac0      	subs	r0, r0, r3
 80001cc:	4152      	adcs	r2, r2
 80001ce:	0943      	lsrs	r3, r0, #5
 80001d0:	428b      	cmp	r3, r1
 80001d2:	d301      	bcc.n	80001d8 <__udivsi3+0xc0>
 80001d4:	014b      	lsls	r3, r1, #5
 80001d6:	1ac0      	subs	r0, r0, r3
 80001d8:	4152      	adcs	r2, r2
 80001da:	0903      	lsrs	r3, r0, #4
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xcc>
 80001e0:	010b      	lsls	r3, r1, #4
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	08c3      	lsrs	r3, r0, #3
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xd8>
 80001ec:	00cb      	lsls	r3, r1, #3
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	0883      	lsrs	r3, r0, #2
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d301      	bcc.n	80001fc <__udivsi3+0xe4>
 80001f8:	008b      	lsls	r3, r1, #2
 80001fa:	1ac0      	subs	r0, r0, r3
 80001fc:	4152      	adcs	r2, r2
 80001fe:	0843      	lsrs	r3, r0, #1
 8000200:	428b      	cmp	r3, r1
 8000202:	d301      	bcc.n	8000208 <__udivsi3+0xf0>
 8000204:	004b      	lsls	r3, r1, #1
 8000206:	1ac0      	subs	r0, r0, r3
 8000208:	4152      	adcs	r2, r2
 800020a:	1a41      	subs	r1, r0, r1
 800020c:	d200      	bcs.n	8000210 <__udivsi3+0xf8>
 800020e:	4601      	mov	r1, r0
 8000210:	4152      	adcs	r2, r2
 8000212:	4610      	mov	r0, r2
 8000214:	4770      	bx	lr
 8000216:	e7ff      	b.n	8000218 <__udivsi3+0x100>
 8000218:	b501      	push	{r0, lr}
 800021a:	2000      	movs	r0, #0
 800021c:	f000 f806 	bl	800022c <__aeabi_idiv0>
 8000220:	bd02      	pop	{r1, pc}
 8000222:	46c0      	nop			@ (mov r8, r8)

08000224 <__aeabi_uidivmod>:
 8000224:	2900      	cmp	r1, #0
 8000226:	d0f7      	beq.n	8000218 <__udivsi3+0x100>
 8000228:	e776      	b.n	8000118 <__udivsi3>
 800022a:	4770      	bx	lr

0800022c <__aeabi_idiv0>:
 800022c:	4770      	bx	lr
 800022e:	46c0      	nop			@ (mov r8, r8)

08000230 <__aeabi_d2uiz>:
 8000230:	b570      	push	{r4, r5, r6, lr}
 8000232:	2200      	movs	r2, #0
 8000234:	4b0c      	ldr	r3, [pc, #48]	@ (8000268 <__aeabi_d2uiz+0x38>)
 8000236:	0004      	movs	r4, r0
 8000238:	000d      	movs	r5, r1
 800023a:	f001 fab3 	bl	80017a4 <__aeabi_dcmpge>
 800023e:	2800      	cmp	r0, #0
 8000240:	d104      	bne.n	800024c <__aeabi_d2uiz+0x1c>
 8000242:	0020      	movs	r0, r4
 8000244:	0029      	movs	r1, r5
 8000246:	f001 fa19 	bl	800167c <__aeabi_d2iz>
 800024a:	bd70      	pop	{r4, r5, r6, pc}
 800024c:	4b06      	ldr	r3, [pc, #24]	@ (8000268 <__aeabi_d2uiz+0x38>)
 800024e:	2200      	movs	r2, #0
 8000250:	0020      	movs	r0, r4
 8000252:	0029      	movs	r1, r5
 8000254:	f000 fe08 	bl	8000e68 <__aeabi_dsub>
 8000258:	f001 fa10 	bl	800167c <__aeabi_d2iz>
 800025c:	2380      	movs	r3, #128	@ 0x80
 800025e:	061b      	lsls	r3, r3, #24
 8000260:	469c      	mov	ip, r3
 8000262:	4460      	add	r0, ip
 8000264:	e7f1      	b.n	800024a <__aeabi_d2uiz+0x1a>
 8000266:	46c0      	nop			@ (mov r8, r8)
 8000268:	41e00000 	.word	0x41e00000

0800026c <__aeabi_ddiv>:
 800026c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800026e:	46de      	mov	lr, fp
 8000270:	4645      	mov	r5, r8
 8000272:	4657      	mov	r7, sl
 8000274:	464e      	mov	r6, r9
 8000276:	b5e0      	push	{r5, r6, r7, lr}
 8000278:	b087      	sub	sp, #28
 800027a:	9200      	str	r2, [sp, #0]
 800027c:	9301      	str	r3, [sp, #4]
 800027e:	030b      	lsls	r3, r1, #12
 8000280:	0b1b      	lsrs	r3, r3, #12
 8000282:	469b      	mov	fp, r3
 8000284:	0fca      	lsrs	r2, r1, #31
 8000286:	004b      	lsls	r3, r1, #1
 8000288:	0004      	movs	r4, r0
 800028a:	4680      	mov	r8, r0
 800028c:	0d5b      	lsrs	r3, r3, #21
 800028e:	9202      	str	r2, [sp, #8]
 8000290:	d100      	bne.n	8000294 <__aeabi_ddiv+0x28>
 8000292:	e098      	b.n	80003c6 <__aeabi_ddiv+0x15a>
 8000294:	4a7c      	ldr	r2, [pc, #496]	@ (8000488 <__aeabi_ddiv+0x21c>)
 8000296:	4293      	cmp	r3, r2
 8000298:	d037      	beq.n	800030a <__aeabi_ddiv+0x9e>
 800029a:	4659      	mov	r1, fp
 800029c:	0f42      	lsrs	r2, r0, #29
 800029e:	00c9      	lsls	r1, r1, #3
 80002a0:	430a      	orrs	r2, r1
 80002a2:	2180      	movs	r1, #128	@ 0x80
 80002a4:	0409      	lsls	r1, r1, #16
 80002a6:	4311      	orrs	r1, r2
 80002a8:	00c2      	lsls	r2, r0, #3
 80002aa:	4690      	mov	r8, r2
 80002ac:	4a77      	ldr	r2, [pc, #476]	@ (800048c <__aeabi_ddiv+0x220>)
 80002ae:	4689      	mov	r9, r1
 80002b0:	4692      	mov	sl, r2
 80002b2:	449a      	add	sl, r3
 80002b4:	2300      	movs	r3, #0
 80002b6:	2400      	movs	r4, #0
 80002b8:	9303      	str	r3, [sp, #12]
 80002ba:	9e00      	ldr	r6, [sp, #0]
 80002bc:	9f01      	ldr	r7, [sp, #4]
 80002be:	033b      	lsls	r3, r7, #12
 80002c0:	0b1b      	lsrs	r3, r3, #12
 80002c2:	469b      	mov	fp, r3
 80002c4:	007b      	lsls	r3, r7, #1
 80002c6:	0030      	movs	r0, r6
 80002c8:	0d5b      	lsrs	r3, r3, #21
 80002ca:	0ffd      	lsrs	r5, r7, #31
 80002cc:	2b00      	cmp	r3, #0
 80002ce:	d059      	beq.n	8000384 <__aeabi_ddiv+0x118>
 80002d0:	4a6d      	ldr	r2, [pc, #436]	@ (8000488 <__aeabi_ddiv+0x21c>)
 80002d2:	4293      	cmp	r3, r2
 80002d4:	d048      	beq.n	8000368 <__aeabi_ddiv+0xfc>
 80002d6:	4659      	mov	r1, fp
 80002d8:	0f72      	lsrs	r2, r6, #29
 80002da:	00c9      	lsls	r1, r1, #3
 80002dc:	430a      	orrs	r2, r1
 80002de:	2180      	movs	r1, #128	@ 0x80
 80002e0:	0409      	lsls	r1, r1, #16
 80002e2:	4311      	orrs	r1, r2
 80002e4:	468b      	mov	fp, r1
 80002e6:	4969      	ldr	r1, [pc, #420]	@ (800048c <__aeabi_ddiv+0x220>)
 80002e8:	00f2      	lsls	r2, r6, #3
 80002ea:	468c      	mov	ip, r1
 80002ec:	4651      	mov	r1, sl
 80002ee:	4463      	add	r3, ip
 80002f0:	1acb      	subs	r3, r1, r3
 80002f2:	469a      	mov	sl, r3
 80002f4:	2100      	movs	r1, #0
 80002f6:	9e02      	ldr	r6, [sp, #8]
 80002f8:	406e      	eors	r6, r5
 80002fa:	b2f6      	uxtb	r6, r6
 80002fc:	2c0f      	cmp	r4, #15
 80002fe:	d900      	bls.n	8000302 <__aeabi_ddiv+0x96>
 8000300:	e0ce      	b.n	80004a0 <__aeabi_ddiv+0x234>
 8000302:	4b63      	ldr	r3, [pc, #396]	@ (8000490 <__aeabi_ddiv+0x224>)
 8000304:	00a4      	lsls	r4, r4, #2
 8000306:	591b      	ldr	r3, [r3, r4]
 8000308:	469f      	mov	pc, r3
 800030a:	465a      	mov	r2, fp
 800030c:	4302      	orrs	r2, r0
 800030e:	4691      	mov	r9, r2
 8000310:	d000      	beq.n	8000314 <__aeabi_ddiv+0xa8>
 8000312:	e090      	b.n	8000436 <__aeabi_ddiv+0x1ca>
 8000314:	469a      	mov	sl, r3
 8000316:	2302      	movs	r3, #2
 8000318:	4690      	mov	r8, r2
 800031a:	2408      	movs	r4, #8
 800031c:	9303      	str	r3, [sp, #12]
 800031e:	e7cc      	b.n	80002ba <__aeabi_ddiv+0x4e>
 8000320:	46cb      	mov	fp, r9
 8000322:	4642      	mov	r2, r8
 8000324:	9d02      	ldr	r5, [sp, #8]
 8000326:	9903      	ldr	r1, [sp, #12]
 8000328:	2902      	cmp	r1, #2
 800032a:	d100      	bne.n	800032e <__aeabi_ddiv+0xc2>
 800032c:	e1de      	b.n	80006ec <__aeabi_ddiv+0x480>
 800032e:	2903      	cmp	r1, #3
 8000330:	d100      	bne.n	8000334 <__aeabi_ddiv+0xc8>
 8000332:	e08d      	b.n	8000450 <__aeabi_ddiv+0x1e4>
 8000334:	2901      	cmp	r1, #1
 8000336:	d000      	beq.n	800033a <__aeabi_ddiv+0xce>
 8000338:	e179      	b.n	800062e <__aeabi_ddiv+0x3c2>
 800033a:	002e      	movs	r6, r5
 800033c:	2200      	movs	r2, #0
 800033e:	2300      	movs	r3, #0
 8000340:	2400      	movs	r4, #0
 8000342:	4690      	mov	r8, r2
 8000344:	051b      	lsls	r3, r3, #20
 8000346:	4323      	orrs	r3, r4
 8000348:	07f6      	lsls	r6, r6, #31
 800034a:	4333      	orrs	r3, r6
 800034c:	4640      	mov	r0, r8
 800034e:	0019      	movs	r1, r3
 8000350:	b007      	add	sp, #28
 8000352:	bcf0      	pop	{r4, r5, r6, r7}
 8000354:	46bb      	mov	fp, r7
 8000356:	46b2      	mov	sl, r6
 8000358:	46a9      	mov	r9, r5
 800035a:	46a0      	mov	r8, r4
 800035c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800035e:	2200      	movs	r2, #0
 8000360:	2400      	movs	r4, #0
 8000362:	4690      	mov	r8, r2
 8000364:	4b48      	ldr	r3, [pc, #288]	@ (8000488 <__aeabi_ddiv+0x21c>)
 8000366:	e7ed      	b.n	8000344 <__aeabi_ddiv+0xd8>
 8000368:	465a      	mov	r2, fp
 800036a:	9b00      	ldr	r3, [sp, #0]
 800036c:	431a      	orrs	r2, r3
 800036e:	4b49      	ldr	r3, [pc, #292]	@ (8000494 <__aeabi_ddiv+0x228>)
 8000370:	469c      	mov	ip, r3
 8000372:	44e2      	add	sl, ip
 8000374:	2a00      	cmp	r2, #0
 8000376:	d159      	bne.n	800042c <__aeabi_ddiv+0x1c0>
 8000378:	2302      	movs	r3, #2
 800037a:	431c      	orrs	r4, r3
 800037c:	2300      	movs	r3, #0
 800037e:	2102      	movs	r1, #2
 8000380:	469b      	mov	fp, r3
 8000382:	e7b8      	b.n	80002f6 <__aeabi_ddiv+0x8a>
 8000384:	465a      	mov	r2, fp
 8000386:	9b00      	ldr	r3, [sp, #0]
 8000388:	431a      	orrs	r2, r3
 800038a:	d049      	beq.n	8000420 <__aeabi_ddiv+0x1b4>
 800038c:	465b      	mov	r3, fp
 800038e:	2b00      	cmp	r3, #0
 8000390:	d100      	bne.n	8000394 <__aeabi_ddiv+0x128>
 8000392:	e19c      	b.n	80006ce <__aeabi_ddiv+0x462>
 8000394:	4658      	mov	r0, fp
 8000396:	f001 fa0f 	bl	80017b8 <__clzsi2>
 800039a:	0002      	movs	r2, r0
 800039c:	0003      	movs	r3, r0
 800039e:	3a0b      	subs	r2, #11
 80003a0:	271d      	movs	r7, #29
 80003a2:	9e00      	ldr	r6, [sp, #0]
 80003a4:	1aba      	subs	r2, r7, r2
 80003a6:	0019      	movs	r1, r3
 80003a8:	4658      	mov	r0, fp
 80003aa:	40d6      	lsrs	r6, r2
 80003ac:	3908      	subs	r1, #8
 80003ae:	4088      	lsls	r0, r1
 80003b0:	0032      	movs	r2, r6
 80003b2:	4302      	orrs	r2, r0
 80003b4:	4693      	mov	fp, r2
 80003b6:	9a00      	ldr	r2, [sp, #0]
 80003b8:	408a      	lsls	r2, r1
 80003ba:	4937      	ldr	r1, [pc, #220]	@ (8000498 <__aeabi_ddiv+0x22c>)
 80003bc:	4453      	add	r3, sl
 80003be:	468a      	mov	sl, r1
 80003c0:	2100      	movs	r1, #0
 80003c2:	449a      	add	sl, r3
 80003c4:	e797      	b.n	80002f6 <__aeabi_ddiv+0x8a>
 80003c6:	465b      	mov	r3, fp
 80003c8:	4303      	orrs	r3, r0
 80003ca:	4699      	mov	r9, r3
 80003cc:	d021      	beq.n	8000412 <__aeabi_ddiv+0x1a6>
 80003ce:	465b      	mov	r3, fp
 80003d0:	2b00      	cmp	r3, #0
 80003d2:	d100      	bne.n	80003d6 <__aeabi_ddiv+0x16a>
 80003d4:	e169      	b.n	80006aa <__aeabi_ddiv+0x43e>
 80003d6:	4658      	mov	r0, fp
 80003d8:	f001 f9ee 	bl	80017b8 <__clzsi2>
 80003dc:	230b      	movs	r3, #11
 80003de:	425b      	negs	r3, r3
 80003e0:	469c      	mov	ip, r3
 80003e2:	0002      	movs	r2, r0
 80003e4:	4484      	add	ip, r0
 80003e6:	4666      	mov	r6, ip
 80003e8:	231d      	movs	r3, #29
 80003ea:	1b9b      	subs	r3, r3, r6
 80003ec:	0026      	movs	r6, r4
 80003ee:	0011      	movs	r1, r2
 80003f0:	4658      	mov	r0, fp
 80003f2:	40de      	lsrs	r6, r3
 80003f4:	3908      	subs	r1, #8
 80003f6:	4088      	lsls	r0, r1
 80003f8:	0033      	movs	r3, r6
 80003fa:	4303      	orrs	r3, r0
 80003fc:	4699      	mov	r9, r3
 80003fe:	0023      	movs	r3, r4
 8000400:	408b      	lsls	r3, r1
 8000402:	4698      	mov	r8, r3
 8000404:	4b25      	ldr	r3, [pc, #148]	@ (800049c <__aeabi_ddiv+0x230>)
 8000406:	2400      	movs	r4, #0
 8000408:	1a9b      	subs	r3, r3, r2
 800040a:	469a      	mov	sl, r3
 800040c:	2300      	movs	r3, #0
 800040e:	9303      	str	r3, [sp, #12]
 8000410:	e753      	b.n	80002ba <__aeabi_ddiv+0x4e>
 8000412:	2300      	movs	r3, #0
 8000414:	4698      	mov	r8, r3
 8000416:	469a      	mov	sl, r3
 8000418:	3301      	adds	r3, #1
 800041a:	2404      	movs	r4, #4
 800041c:	9303      	str	r3, [sp, #12]
 800041e:	e74c      	b.n	80002ba <__aeabi_ddiv+0x4e>
 8000420:	2301      	movs	r3, #1
 8000422:	431c      	orrs	r4, r3
 8000424:	2300      	movs	r3, #0
 8000426:	2101      	movs	r1, #1
 8000428:	469b      	mov	fp, r3
 800042a:	e764      	b.n	80002f6 <__aeabi_ddiv+0x8a>
 800042c:	2303      	movs	r3, #3
 800042e:	0032      	movs	r2, r6
 8000430:	2103      	movs	r1, #3
 8000432:	431c      	orrs	r4, r3
 8000434:	e75f      	b.n	80002f6 <__aeabi_ddiv+0x8a>
 8000436:	469a      	mov	sl, r3
 8000438:	2303      	movs	r3, #3
 800043a:	46d9      	mov	r9, fp
 800043c:	240c      	movs	r4, #12
 800043e:	9303      	str	r3, [sp, #12]
 8000440:	e73b      	b.n	80002ba <__aeabi_ddiv+0x4e>
 8000442:	2300      	movs	r3, #0
 8000444:	2480      	movs	r4, #128	@ 0x80
 8000446:	4698      	mov	r8, r3
 8000448:	2600      	movs	r6, #0
 800044a:	4b0f      	ldr	r3, [pc, #60]	@ (8000488 <__aeabi_ddiv+0x21c>)
 800044c:	0324      	lsls	r4, r4, #12
 800044e:	e779      	b.n	8000344 <__aeabi_ddiv+0xd8>
 8000450:	2480      	movs	r4, #128	@ 0x80
 8000452:	465b      	mov	r3, fp
 8000454:	0324      	lsls	r4, r4, #12
 8000456:	431c      	orrs	r4, r3
 8000458:	0324      	lsls	r4, r4, #12
 800045a:	002e      	movs	r6, r5
 800045c:	4690      	mov	r8, r2
 800045e:	4b0a      	ldr	r3, [pc, #40]	@ (8000488 <__aeabi_ddiv+0x21c>)
 8000460:	0b24      	lsrs	r4, r4, #12
 8000462:	e76f      	b.n	8000344 <__aeabi_ddiv+0xd8>
 8000464:	2480      	movs	r4, #128	@ 0x80
 8000466:	464b      	mov	r3, r9
 8000468:	0324      	lsls	r4, r4, #12
 800046a:	4223      	tst	r3, r4
 800046c:	d002      	beq.n	8000474 <__aeabi_ddiv+0x208>
 800046e:	465b      	mov	r3, fp
 8000470:	4223      	tst	r3, r4
 8000472:	d0f0      	beq.n	8000456 <__aeabi_ddiv+0x1ea>
 8000474:	2480      	movs	r4, #128	@ 0x80
 8000476:	464b      	mov	r3, r9
 8000478:	0324      	lsls	r4, r4, #12
 800047a:	431c      	orrs	r4, r3
 800047c:	0324      	lsls	r4, r4, #12
 800047e:	9e02      	ldr	r6, [sp, #8]
 8000480:	4b01      	ldr	r3, [pc, #4]	@ (8000488 <__aeabi_ddiv+0x21c>)
 8000482:	0b24      	lsrs	r4, r4, #12
 8000484:	e75e      	b.n	8000344 <__aeabi_ddiv+0xd8>
 8000486:	46c0      	nop			@ (mov r8, r8)
 8000488:	000007ff 	.word	0x000007ff
 800048c:	fffffc01 	.word	0xfffffc01
 8000490:	080069b4 	.word	0x080069b4
 8000494:	fffff801 	.word	0xfffff801
 8000498:	000003f3 	.word	0x000003f3
 800049c:	fffffc0d 	.word	0xfffffc0d
 80004a0:	45cb      	cmp	fp, r9
 80004a2:	d200      	bcs.n	80004a6 <__aeabi_ddiv+0x23a>
 80004a4:	e0f8      	b.n	8000698 <__aeabi_ddiv+0x42c>
 80004a6:	d100      	bne.n	80004aa <__aeabi_ddiv+0x23e>
 80004a8:	e0f3      	b.n	8000692 <__aeabi_ddiv+0x426>
 80004aa:	2301      	movs	r3, #1
 80004ac:	425b      	negs	r3, r3
 80004ae:	469c      	mov	ip, r3
 80004b0:	4644      	mov	r4, r8
 80004b2:	4648      	mov	r0, r9
 80004b4:	2500      	movs	r5, #0
 80004b6:	44e2      	add	sl, ip
 80004b8:	465b      	mov	r3, fp
 80004ba:	0e17      	lsrs	r7, r2, #24
 80004bc:	021b      	lsls	r3, r3, #8
 80004be:	431f      	orrs	r7, r3
 80004c0:	0c19      	lsrs	r1, r3, #16
 80004c2:	043b      	lsls	r3, r7, #16
 80004c4:	0212      	lsls	r2, r2, #8
 80004c6:	9700      	str	r7, [sp, #0]
 80004c8:	0c1f      	lsrs	r7, r3, #16
 80004ca:	4691      	mov	r9, r2
 80004cc:	9102      	str	r1, [sp, #8]
 80004ce:	9703      	str	r7, [sp, #12]
 80004d0:	f7ff fea8 	bl	8000224 <__aeabi_uidivmod>
 80004d4:	0002      	movs	r2, r0
 80004d6:	437a      	muls	r2, r7
 80004d8:	040b      	lsls	r3, r1, #16
 80004da:	0c21      	lsrs	r1, r4, #16
 80004dc:	4680      	mov	r8, r0
 80004de:	4319      	orrs	r1, r3
 80004e0:	428a      	cmp	r2, r1
 80004e2:	d909      	bls.n	80004f8 <__aeabi_ddiv+0x28c>
 80004e4:	9f00      	ldr	r7, [sp, #0]
 80004e6:	2301      	movs	r3, #1
 80004e8:	46bc      	mov	ip, r7
 80004ea:	425b      	negs	r3, r3
 80004ec:	4461      	add	r1, ip
 80004ee:	469c      	mov	ip, r3
 80004f0:	44e0      	add	r8, ip
 80004f2:	428f      	cmp	r7, r1
 80004f4:	d800      	bhi.n	80004f8 <__aeabi_ddiv+0x28c>
 80004f6:	e15c      	b.n	80007b2 <__aeabi_ddiv+0x546>
 80004f8:	1a88      	subs	r0, r1, r2
 80004fa:	9902      	ldr	r1, [sp, #8]
 80004fc:	f7ff fe92 	bl	8000224 <__aeabi_uidivmod>
 8000500:	9a03      	ldr	r2, [sp, #12]
 8000502:	0424      	lsls	r4, r4, #16
 8000504:	4342      	muls	r2, r0
 8000506:	0409      	lsls	r1, r1, #16
 8000508:	0c24      	lsrs	r4, r4, #16
 800050a:	0003      	movs	r3, r0
 800050c:	430c      	orrs	r4, r1
 800050e:	42a2      	cmp	r2, r4
 8000510:	d906      	bls.n	8000520 <__aeabi_ddiv+0x2b4>
 8000512:	9900      	ldr	r1, [sp, #0]
 8000514:	3b01      	subs	r3, #1
 8000516:	468c      	mov	ip, r1
 8000518:	4464      	add	r4, ip
 800051a:	42a1      	cmp	r1, r4
 800051c:	d800      	bhi.n	8000520 <__aeabi_ddiv+0x2b4>
 800051e:	e142      	b.n	80007a6 <__aeabi_ddiv+0x53a>
 8000520:	1aa0      	subs	r0, r4, r2
 8000522:	4642      	mov	r2, r8
 8000524:	0412      	lsls	r2, r2, #16
 8000526:	431a      	orrs	r2, r3
 8000528:	4693      	mov	fp, r2
 800052a:	464b      	mov	r3, r9
 800052c:	4659      	mov	r1, fp
 800052e:	0c1b      	lsrs	r3, r3, #16
 8000530:	001f      	movs	r7, r3
 8000532:	9304      	str	r3, [sp, #16]
 8000534:	040b      	lsls	r3, r1, #16
 8000536:	4649      	mov	r1, r9
 8000538:	0409      	lsls	r1, r1, #16
 800053a:	0c09      	lsrs	r1, r1, #16
 800053c:	000c      	movs	r4, r1
 800053e:	0c1b      	lsrs	r3, r3, #16
 8000540:	435c      	muls	r4, r3
 8000542:	0c12      	lsrs	r2, r2, #16
 8000544:	437b      	muls	r3, r7
 8000546:	4688      	mov	r8, r1
 8000548:	4351      	muls	r1, r2
 800054a:	437a      	muls	r2, r7
 800054c:	0c27      	lsrs	r7, r4, #16
 800054e:	46bc      	mov	ip, r7
 8000550:	185b      	adds	r3, r3, r1
 8000552:	4463      	add	r3, ip
 8000554:	4299      	cmp	r1, r3
 8000556:	d903      	bls.n	8000560 <__aeabi_ddiv+0x2f4>
 8000558:	2180      	movs	r1, #128	@ 0x80
 800055a:	0249      	lsls	r1, r1, #9
 800055c:	468c      	mov	ip, r1
 800055e:	4462      	add	r2, ip
 8000560:	0c19      	lsrs	r1, r3, #16
 8000562:	0424      	lsls	r4, r4, #16
 8000564:	041b      	lsls	r3, r3, #16
 8000566:	0c24      	lsrs	r4, r4, #16
 8000568:	188a      	adds	r2, r1, r2
 800056a:	191c      	adds	r4, r3, r4
 800056c:	4290      	cmp	r0, r2
 800056e:	d302      	bcc.n	8000576 <__aeabi_ddiv+0x30a>
 8000570:	d116      	bne.n	80005a0 <__aeabi_ddiv+0x334>
 8000572:	42a5      	cmp	r5, r4
 8000574:	d214      	bcs.n	80005a0 <__aeabi_ddiv+0x334>
 8000576:	465b      	mov	r3, fp
 8000578:	9f00      	ldr	r7, [sp, #0]
 800057a:	3b01      	subs	r3, #1
 800057c:	444d      	add	r5, r9
 800057e:	9305      	str	r3, [sp, #20]
 8000580:	454d      	cmp	r5, r9
 8000582:	419b      	sbcs	r3, r3
 8000584:	46bc      	mov	ip, r7
 8000586:	425b      	negs	r3, r3
 8000588:	4463      	add	r3, ip
 800058a:	18c0      	adds	r0, r0, r3
 800058c:	4287      	cmp	r7, r0
 800058e:	d300      	bcc.n	8000592 <__aeabi_ddiv+0x326>
 8000590:	e102      	b.n	8000798 <__aeabi_ddiv+0x52c>
 8000592:	4282      	cmp	r2, r0
 8000594:	d900      	bls.n	8000598 <__aeabi_ddiv+0x32c>
 8000596:	e129      	b.n	80007ec <__aeabi_ddiv+0x580>
 8000598:	d100      	bne.n	800059c <__aeabi_ddiv+0x330>
 800059a:	e124      	b.n	80007e6 <__aeabi_ddiv+0x57a>
 800059c:	9b05      	ldr	r3, [sp, #20]
 800059e:	469b      	mov	fp, r3
 80005a0:	1b2c      	subs	r4, r5, r4
 80005a2:	42a5      	cmp	r5, r4
 80005a4:	41ad      	sbcs	r5, r5
 80005a6:	9b00      	ldr	r3, [sp, #0]
 80005a8:	1a80      	subs	r0, r0, r2
 80005aa:	426d      	negs	r5, r5
 80005ac:	1b40      	subs	r0, r0, r5
 80005ae:	4283      	cmp	r3, r0
 80005b0:	d100      	bne.n	80005b4 <__aeabi_ddiv+0x348>
 80005b2:	e10f      	b.n	80007d4 <__aeabi_ddiv+0x568>
 80005b4:	9902      	ldr	r1, [sp, #8]
 80005b6:	f7ff fe35 	bl	8000224 <__aeabi_uidivmod>
 80005ba:	9a03      	ldr	r2, [sp, #12]
 80005bc:	040b      	lsls	r3, r1, #16
 80005be:	4342      	muls	r2, r0
 80005c0:	0c21      	lsrs	r1, r4, #16
 80005c2:	0005      	movs	r5, r0
 80005c4:	4319      	orrs	r1, r3
 80005c6:	428a      	cmp	r2, r1
 80005c8:	d900      	bls.n	80005cc <__aeabi_ddiv+0x360>
 80005ca:	e0cb      	b.n	8000764 <__aeabi_ddiv+0x4f8>
 80005cc:	1a88      	subs	r0, r1, r2
 80005ce:	9902      	ldr	r1, [sp, #8]
 80005d0:	f7ff fe28 	bl	8000224 <__aeabi_uidivmod>
 80005d4:	9a03      	ldr	r2, [sp, #12]
 80005d6:	0424      	lsls	r4, r4, #16
 80005d8:	4342      	muls	r2, r0
 80005da:	0409      	lsls	r1, r1, #16
 80005dc:	0c24      	lsrs	r4, r4, #16
 80005de:	0003      	movs	r3, r0
 80005e0:	430c      	orrs	r4, r1
 80005e2:	42a2      	cmp	r2, r4
 80005e4:	d900      	bls.n	80005e8 <__aeabi_ddiv+0x37c>
 80005e6:	e0ca      	b.n	800077e <__aeabi_ddiv+0x512>
 80005e8:	4641      	mov	r1, r8
 80005ea:	1aa4      	subs	r4, r4, r2
 80005ec:	042a      	lsls	r2, r5, #16
 80005ee:	431a      	orrs	r2, r3
 80005f0:	9f04      	ldr	r7, [sp, #16]
 80005f2:	0413      	lsls	r3, r2, #16
 80005f4:	0c1b      	lsrs	r3, r3, #16
 80005f6:	4359      	muls	r1, r3
 80005f8:	4640      	mov	r0, r8
 80005fa:	437b      	muls	r3, r7
 80005fc:	469c      	mov	ip, r3
 80005fe:	0c15      	lsrs	r5, r2, #16
 8000600:	4368      	muls	r0, r5
 8000602:	0c0b      	lsrs	r3, r1, #16
 8000604:	4484      	add	ip, r0
 8000606:	4463      	add	r3, ip
 8000608:	437d      	muls	r5, r7
 800060a:	4298      	cmp	r0, r3
 800060c:	d903      	bls.n	8000616 <__aeabi_ddiv+0x3aa>
 800060e:	2080      	movs	r0, #128	@ 0x80
 8000610:	0240      	lsls	r0, r0, #9
 8000612:	4684      	mov	ip, r0
 8000614:	4465      	add	r5, ip
 8000616:	0c18      	lsrs	r0, r3, #16
 8000618:	0409      	lsls	r1, r1, #16
 800061a:	041b      	lsls	r3, r3, #16
 800061c:	0c09      	lsrs	r1, r1, #16
 800061e:	1940      	adds	r0, r0, r5
 8000620:	185b      	adds	r3, r3, r1
 8000622:	4284      	cmp	r4, r0
 8000624:	d327      	bcc.n	8000676 <__aeabi_ddiv+0x40a>
 8000626:	d023      	beq.n	8000670 <__aeabi_ddiv+0x404>
 8000628:	2301      	movs	r3, #1
 800062a:	0035      	movs	r5, r6
 800062c:	431a      	orrs	r2, r3
 800062e:	4b94      	ldr	r3, [pc, #592]	@ (8000880 <__aeabi_ddiv+0x614>)
 8000630:	4453      	add	r3, sl
 8000632:	2b00      	cmp	r3, #0
 8000634:	dd60      	ble.n	80006f8 <__aeabi_ddiv+0x48c>
 8000636:	0751      	lsls	r1, r2, #29
 8000638:	d000      	beq.n	800063c <__aeabi_ddiv+0x3d0>
 800063a:	e086      	b.n	800074a <__aeabi_ddiv+0x4de>
 800063c:	002e      	movs	r6, r5
 800063e:	08d1      	lsrs	r1, r2, #3
 8000640:	465a      	mov	r2, fp
 8000642:	01d2      	lsls	r2, r2, #7
 8000644:	d506      	bpl.n	8000654 <__aeabi_ddiv+0x3e8>
 8000646:	465a      	mov	r2, fp
 8000648:	4b8e      	ldr	r3, [pc, #568]	@ (8000884 <__aeabi_ddiv+0x618>)
 800064a:	401a      	ands	r2, r3
 800064c:	2380      	movs	r3, #128	@ 0x80
 800064e:	4693      	mov	fp, r2
 8000650:	00db      	lsls	r3, r3, #3
 8000652:	4453      	add	r3, sl
 8000654:	4a8c      	ldr	r2, [pc, #560]	@ (8000888 <__aeabi_ddiv+0x61c>)
 8000656:	4293      	cmp	r3, r2
 8000658:	dd00      	ble.n	800065c <__aeabi_ddiv+0x3f0>
 800065a:	e680      	b.n	800035e <__aeabi_ddiv+0xf2>
 800065c:	465a      	mov	r2, fp
 800065e:	0752      	lsls	r2, r2, #29
 8000660:	430a      	orrs	r2, r1
 8000662:	4690      	mov	r8, r2
 8000664:	465a      	mov	r2, fp
 8000666:	055b      	lsls	r3, r3, #21
 8000668:	0254      	lsls	r4, r2, #9
 800066a:	0b24      	lsrs	r4, r4, #12
 800066c:	0d5b      	lsrs	r3, r3, #21
 800066e:	e669      	b.n	8000344 <__aeabi_ddiv+0xd8>
 8000670:	0035      	movs	r5, r6
 8000672:	2b00      	cmp	r3, #0
 8000674:	d0db      	beq.n	800062e <__aeabi_ddiv+0x3c2>
 8000676:	9d00      	ldr	r5, [sp, #0]
 8000678:	1e51      	subs	r1, r2, #1
 800067a:	46ac      	mov	ip, r5
 800067c:	4464      	add	r4, ip
 800067e:	42ac      	cmp	r4, r5
 8000680:	d200      	bcs.n	8000684 <__aeabi_ddiv+0x418>
 8000682:	e09e      	b.n	80007c2 <__aeabi_ddiv+0x556>
 8000684:	4284      	cmp	r4, r0
 8000686:	d200      	bcs.n	800068a <__aeabi_ddiv+0x41e>
 8000688:	e0e1      	b.n	800084e <__aeabi_ddiv+0x5e2>
 800068a:	d100      	bne.n	800068e <__aeabi_ddiv+0x422>
 800068c:	e0ee      	b.n	800086c <__aeabi_ddiv+0x600>
 800068e:	000a      	movs	r2, r1
 8000690:	e7ca      	b.n	8000628 <__aeabi_ddiv+0x3bc>
 8000692:	4542      	cmp	r2, r8
 8000694:	d900      	bls.n	8000698 <__aeabi_ddiv+0x42c>
 8000696:	e708      	b.n	80004aa <__aeabi_ddiv+0x23e>
 8000698:	464b      	mov	r3, r9
 800069a:	07dc      	lsls	r4, r3, #31
 800069c:	0858      	lsrs	r0, r3, #1
 800069e:	4643      	mov	r3, r8
 80006a0:	085b      	lsrs	r3, r3, #1
 80006a2:	431c      	orrs	r4, r3
 80006a4:	4643      	mov	r3, r8
 80006a6:	07dd      	lsls	r5, r3, #31
 80006a8:	e706      	b.n	80004b8 <__aeabi_ddiv+0x24c>
 80006aa:	f001 f885 	bl	80017b8 <__clzsi2>
 80006ae:	2315      	movs	r3, #21
 80006b0:	469c      	mov	ip, r3
 80006b2:	4484      	add	ip, r0
 80006b4:	0002      	movs	r2, r0
 80006b6:	4663      	mov	r3, ip
 80006b8:	3220      	adds	r2, #32
 80006ba:	2b1c      	cmp	r3, #28
 80006bc:	dc00      	bgt.n	80006c0 <__aeabi_ddiv+0x454>
 80006be:	e692      	b.n	80003e6 <__aeabi_ddiv+0x17a>
 80006c0:	0023      	movs	r3, r4
 80006c2:	3808      	subs	r0, #8
 80006c4:	4083      	lsls	r3, r0
 80006c6:	4699      	mov	r9, r3
 80006c8:	2300      	movs	r3, #0
 80006ca:	4698      	mov	r8, r3
 80006cc:	e69a      	b.n	8000404 <__aeabi_ddiv+0x198>
 80006ce:	f001 f873 	bl	80017b8 <__clzsi2>
 80006d2:	0002      	movs	r2, r0
 80006d4:	0003      	movs	r3, r0
 80006d6:	3215      	adds	r2, #21
 80006d8:	3320      	adds	r3, #32
 80006da:	2a1c      	cmp	r2, #28
 80006dc:	dc00      	bgt.n	80006e0 <__aeabi_ddiv+0x474>
 80006de:	e65f      	b.n	80003a0 <__aeabi_ddiv+0x134>
 80006e0:	9900      	ldr	r1, [sp, #0]
 80006e2:	3808      	subs	r0, #8
 80006e4:	4081      	lsls	r1, r0
 80006e6:	2200      	movs	r2, #0
 80006e8:	468b      	mov	fp, r1
 80006ea:	e666      	b.n	80003ba <__aeabi_ddiv+0x14e>
 80006ec:	2200      	movs	r2, #0
 80006ee:	002e      	movs	r6, r5
 80006f0:	2400      	movs	r4, #0
 80006f2:	4690      	mov	r8, r2
 80006f4:	4b65      	ldr	r3, [pc, #404]	@ (800088c <__aeabi_ddiv+0x620>)
 80006f6:	e625      	b.n	8000344 <__aeabi_ddiv+0xd8>
 80006f8:	002e      	movs	r6, r5
 80006fa:	2101      	movs	r1, #1
 80006fc:	1ac9      	subs	r1, r1, r3
 80006fe:	2938      	cmp	r1, #56	@ 0x38
 8000700:	dd00      	ble.n	8000704 <__aeabi_ddiv+0x498>
 8000702:	e61b      	b.n	800033c <__aeabi_ddiv+0xd0>
 8000704:	291f      	cmp	r1, #31
 8000706:	dc7e      	bgt.n	8000806 <__aeabi_ddiv+0x59a>
 8000708:	4861      	ldr	r0, [pc, #388]	@ (8000890 <__aeabi_ddiv+0x624>)
 800070a:	0014      	movs	r4, r2
 800070c:	4450      	add	r0, sl
 800070e:	465b      	mov	r3, fp
 8000710:	4082      	lsls	r2, r0
 8000712:	4083      	lsls	r3, r0
 8000714:	40cc      	lsrs	r4, r1
 8000716:	1e50      	subs	r0, r2, #1
 8000718:	4182      	sbcs	r2, r0
 800071a:	4323      	orrs	r3, r4
 800071c:	431a      	orrs	r2, r3
 800071e:	465b      	mov	r3, fp
 8000720:	40cb      	lsrs	r3, r1
 8000722:	0751      	lsls	r1, r2, #29
 8000724:	d009      	beq.n	800073a <__aeabi_ddiv+0x4ce>
 8000726:	210f      	movs	r1, #15
 8000728:	4011      	ands	r1, r2
 800072a:	2904      	cmp	r1, #4
 800072c:	d005      	beq.n	800073a <__aeabi_ddiv+0x4ce>
 800072e:	1d11      	adds	r1, r2, #4
 8000730:	4291      	cmp	r1, r2
 8000732:	4192      	sbcs	r2, r2
 8000734:	4252      	negs	r2, r2
 8000736:	189b      	adds	r3, r3, r2
 8000738:	000a      	movs	r2, r1
 800073a:	0219      	lsls	r1, r3, #8
 800073c:	d400      	bmi.n	8000740 <__aeabi_ddiv+0x4d4>
 800073e:	e09b      	b.n	8000878 <__aeabi_ddiv+0x60c>
 8000740:	2200      	movs	r2, #0
 8000742:	2301      	movs	r3, #1
 8000744:	2400      	movs	r4, #0
 8000746:	4690      	mov	r8, r2
 8000748:	e5fc      	b.n	8000344 <__aeabi_ddiv+0xd8>
 800074a:	210f      	movs	r1, #15
 800074c:	4011      	ands	r1, r2
 800074e:	2904      	cmp	r1, #4
 8000750:	d100      	bne.n	8000754 <__aeabi_ddiv+0x4e8>
 8000752:	e773      	b.n	800063c <__aeabi_ddiv+0x3d0>
 8000754:	1d11      	adds	r1, r2, #4
 8000756:	4291      	cmp	r1, r2
 8000758:	4192      	sbcs	r2, r2
 800075a:	4252      	negs	r2, r2
 800075c:	002e      	movs	r6, r5
 800075e:	08c9      	lsrs	r1, r1, #3
 8000760:	4493      	add	fp, r2
 8000762:	e76d      	b.n	8000640 <__aeabi_ddiv+0x3d4>
 8000764:	9b00      	ldr	r3, [sp, #0]
 8000766:	3d01      	subs	r5, #1
 8000768:	469c      	mov	ip, r3
 800076a:	4461      	add	r1, ip
 800076c:	428b      	cmp	r3, r1
 800076e:	d900      	bls.n	8000772 <__aeabi_ddiv+0x506>
 8000770:	e72c      	b.n	80005cc <__aeabi_ddiv+0x360>
 8000772:	428a      	cmp	r2, r1
 8000774:	d800      	bhi.n	8000778 <__aeabi_ddiv+0x50c>
 8000776:	e729      	b.n	80005cc <__aeabi_ddiv+0x360>
 8000778:	1e85      	subs	r5, r0, #2
 800077a:	4461      	add	r1, ip
 800077c:	e726      	b.n	80005cc <__aeabi_ddiv+0x360>
 800077e:	9900      	ldr	r1, [sp, #0]
 8000780:	3b01      	subs	r3, #1
 8000782:	468c      	mov	ip, r1
 8000784:	4464      	add	r4, ip
 8000786:	42a1      	cmp	r1, r4
 8000788:	d900      	bls.n	800078c <__aeabi_ddiv+0x520>
 800078a:	e72d      	b.n	80005e8 <__aeabi_ddiv+0x37c>
 800078c:	42a2      	cmp	r2, r4
 800078e:	d800      	bhi.n	8000792 <__aeabi_ddiv+0x526>
 8000790:	e72a      	b.n	80005e8 <__aeabi_ddiv+0x37c>
 8000792:	1e83      	subs	r3, r0, #2
 8000794:	4464      	add	r4, ip
 8000796:	e727      	b.n	80005e8 <__aeabi_ddiv+0x37c>
 8000798:	4287      	cmp	r7, r0
 800079a:	d000      	beq.n	800079e <__aeabi_ddiv+0x532>
 800079c:	e6fe      	b.n	800059c <__aeabi_ddiv+0x330>
 800079e:	45a9      	cmp	r9, r5
 80007a0:	d900      	bls.n	80007a4 <__aeabi_ddiv+0x538>
 80007a2:	e6fb      	b.n	800059c <__aeabi_ddiv+0x330>
 80007a4:	e6f5      	b.n	8000592 <__aeabi_ddiv+0x326>
 80007a6:	42a2      	cmp	r2, r4
 80007a8:	d800      	bhi.n	80007ac <__aeabi_ddiv+0x540>
 80007aa:	e6b9      	b.n	8000520 <__aeabi_ddiv+0x2b4>
 80007ac:	1e83      	subs	r3, r0, #2
 80007ae:	4464      	add	r4, ip
 80007b0:	e6b6      	b.n	8000520 <__aeabi_ddiv+0x2b4>
 80007b2:	428a      	cmp	r2, r1
 80007b4:	d800      	bhi.n	80007b8 <__aeabi_ddiv+0x54c>
 80007b6:	e69f      	b.n	80004f8 <__aeabi_ddiv+0x28c>
 80007b8:	46bc      	mov	ip, r7
 80007ba:	1e83      	subs	r3, r0, #2
 80007bc:	4698      	mov	r8, r3
 80007be:	4461      	add	r1, ip
 80007c0:	e69a      	b.n	80004f8 <__aeabi_ddiv+0x28c>
 80007c2:	000a      	movs	r2, r1
 80007c4:	4284      	cmp	r4, r0
 80007c6:	d000      	beq.n	80007ca <__aeabi_ddiv+0x55e>
 80007c8:	e72e      	b.n	8000628 <__aeabi_ddiv+0x3bc>
 80007ca:	454b      	cmp	r3, r9
 80007cc:	d000      	beq.n	80007d0 <__aeabi_ddiv+0x564>
 80007ce:	e72b      	b.n	8000628 <__aeabi_ddiv+0x3bc>
 80007d0:	0035      	movs	r5, r6
 80007d2:	e72c      	b.n	800062e <__aeabi_ddiv+0x3c2>
 80007d4:	4b2a      	ldr	r3, [pc, #168]	@ (8000880 <__aeabi_ddiv+0x614>)
 80007d6:	4a2f      	ldr	r2, [pc, #188]	@ (8000894 <__aeabi_ddiv+0x628>)
 80007d8:	4453      	add	r3, sl
 80007da:	4592      	cmp	sl, r2
 80007dc:	db43      	blt.n	8000866 <__aeabi_ddiv+0x5fa>
 80007de:	2201      	movs	r2, #1
 80007e0:	2100      	movs	r1, #0
 80007e2:	4493      	add	fp, r2
 80007e4:	e72c      	b.n	8000640 <__aeabi_ddiv+0x3d4>
 80007e6:	42ac      	cmp	r4, r5
 80007e8:	d800      	bhi.n	80007ec <__aeabi_ddiv+0x580>
 80007ea:	e6d7      	b.n	800059c <__aeabi_ddiv+0x330>
 80007ec:	2302      	movs	r3, #2
 80007ee:	425b      	negs	r3, r3
 80007f0:	469c      	mov	ip, r3
 80007f2:	9900      	ldr	r1, [sp, #0]
 80007f4:	444d      	add	r5, r9
 80007f6:	454d      	cmp	r5, r9
 80007f8:	419b      	sbcs	r3, r3
 80007fa:	44e3      	add	fp, ip
 80007fc:	468c      	mov	ip, r1
 80007fe:	425b      	negs	r3, r3
 8000800:	4463      	add	r3, ip
 8000802:	18c0      	adds	r0, r0, r3
 8000804:	e6cc      	b.n	80005a0 <__aeabi_ddiv+0x334>
 8000806:	201f      	movs	r0, #31
 8000808:	4240      	negs	r0, r0
 800080a:	1ac3      	subs	r3, r0, r3
 800080c:	4658      	mov	r0, fp
 800080e:	40d8      	lsrs	r0, r3
 8000810:	2920      	cmp	r1, #32
 8000812:	d004      	beq.n	800081e <__aeabi_ddiv+0x5b2>
 8000814:	4659      	mov	r1, fp
 8000816:	4b20      	ldr	r3, [pc, #128]	@ (8000898 <__aeabi_ddiv+0x62c>)
 8000818:	4453      	add	r3, sl
 800081a:	4099      	lsls	r1, r3
 800081c:	430a      	orrs	r2, r1
 800081e:	1e53      	subs	r3, r2, #1
 8000820:	419a      	sbcs	r2, r3
 8000822:	2307      	movs	r3, #7
 8000824:	0019      	movs	r1, r3
 8000826:	4302      	orrs	r2, r0
 8000828:	2400      	movs	r4, #0
 800082a:	4011      	ands	r1, r2
 800082c:	4213      	tst	r3, r2
 800082e:	d009      	beq.n	8000844 <__aeabi_ddiv+0x5d8>
 8000830:	3308      	adds	r3, #8
 8000832:	4013      	ands	r3, r2
 8000834:	2b04      	cmp	r3, #4
 8000836:	d01d      	beq.n	8000874 <__aeabi_ddiv+0x608>
 8000838:	1d13      	adds	r3, r2, #4
 800083a:	4293      	cmp	r3, r2
 800083c:	4189      	sbcs	r1, r1
 800083e:	001a      	movs	r2, r3
 8000840:	4249      	negs	r1, r1
 8000842:	0749      	lsls	r1, r1, #29
 8000844:	08d2      	lsrs	r2, r2, #3
 8000846:	430a      	orrs	r2, r1
 8000848:	4690      	mov	r8, r2
 800084a:	2300      	movs	r3, #0
 800084c:	e57a      	b.n	8000344 <__aeabi_ddiv+0xd8>
 800084e:	4649      	mov	r1, r9
 8000850:	9f00      	ldr	r7, [sp, #0]
 8000852:	004d      	lsls	r5, r1, #1
 8000854:	454d      	cmp	r5, r9
 8000856:	4189      	sbcs	r1, r1
 8000858:	46bc      	mov	ip, r7
 800085a:	4249      	negs	r1, r1
 800085c:	4461      	add	r1, ip
 800085e:	46a9      	mov	r9, r5
 8000860:	3a02      	subs	r2, #2
 8000862:	1864      	adds	r4, r4, r1
 8000864:	e7ae      	b.n	80007c4 <__aeabi_ddiv+0x558>
 8000866:	2201      	movs	r2, #1
 8000868:	4252      	negs	r2, r2
 800086a:	e746      	b.n	80006fa <__aeabi_ddiv+0x48e>
 800086c:	4599      	cmp	r9, r3
 800086e:	d3ee      	bcc.n	800084e <__aeabi_ddiv+0x5e2>
 8000870:	000a      	movs	r2, r1
 8000872:	e7aa      	b.n	80007ca <__aeabi_ddiv+0x55e>
 8000874:	2100      	movs	r1, #0
 8000876:	e7e5      	b.n	8000844 <__aeabi_ddiv+0x5d8>
 8000878:	0759      	lsls	r1, r3, #29
 800087a:	025b      	lsls	r3, r3, #9
 800087c:	0b1c      	lsrs	r4, r3, #12
 800087e:	e7e1      	b.n	8000844 <__aeabi_ddiv+0x5d8>
 8000880:	000003ff 	.word	0x000003ff
 8000884:	feffffff 	.word	0xfeffffff
 8000888:	000007fe 	.word	0x000007fe
 800088c:	000007ff 	.word	0x000007ff
 8000890:	0000041e 	.word	0x0000041e
 8000894:	fffffc02 	.word	0xfffffc02
 8000898:	0000043e 	.word	0x0000043e

0800089c <__aeabi_dmul>:
 800089c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800089e:	4657      	mov	r7, sl
 80008a0:	464e      	mov	r6, r9
 80008a2:	46de      	mov	lr, fp
 80008a4:	4645      	mov	r5, r8
 80008a6:	b5e0      	push	{r5, r6, r7, lr}
 80008a8:	001f      	movs	r7, r3
 80008aa:	030b      	lsls	r3, r1, #12
 80008ac:	0b1b      	lsrs	r3, r3, #12
 80008ae:	0016      	movs	r6, r2
 80008b0:	469a      	mov	sl, r3
 80008b2:	0fca      	lsrs	r2, r1, #31
 80008b4:	004b      	lsls	r3, r1, #1
 80008b6:	0004      	movs	r4, r0
 80008b8:	4691      	mov	r9, r2
 80008ba:	b085      	sub	sp, #20
 80008bc:	0d5b      	lsrs	r3, r3, #21
 80008be:	d100      	bne.n	80008c2 <__aeabi_dmul+0x26>
 80008c0:	e1cf      	b.n	8000c62 <__aeabi_dmul+0x3c6>
 80008c2:	4acd      	ldr	r2, [pc, #820]	@ (8000bf8 <__aeabi_dmul+0x35c>)
 80008c4:	4293      	cmp	r3, r2
 80008c6:	d055      	beq.n	8000974 <__aeabi_dmul+0xd8>
 80008c8:	4651      	mov	r1, sl
 80008ca:	0f42      	lsrs	r2, r0, #29
 80008cc:	00c9      	lsls	r1, r1, #3
 80008ce:	430a      	orrs	r2, r1
 80008d0:	2180      	movs	r1, #128	@ 0x80
 80008d2:	0409      	lsls	r1, r1, #16
 80008d4:	4311      	orrs	r1, r2
 80008d6:	00c2      	lsls	r2, r0, #3
 80008d8:	4690      	mov	r8, r2
 80008da:	4ac8      	ldr	r2, [pc, #800]	@ (8000bfc <__aeabi_dmul+0x360>)
 80008dc:	468a      	mov	sl, r1
 80008de:	4693      	mov	fp, r2
 80008e0:	449b      	add	fp, r3
 80008e2:	2300      	movs	r3, #0
 80008e4:	2500      	movs	r5, #0
 80008e6:	9302      	str	r3, [sp, #8]
 80008e8:	033c      	lsls	r4, r7, #12
 80008ea:	007b      	lsls	r3, r7, #1
 80008ec:	0ffa      	lsrs	r2, r7, #31
 80008ee:	9601      	str	r6, [sp, #4]
 80008f0:	0b24      	lsrs	r4, r4, #12
 80008f2:	0d5b      	lsrs	r3, r3, #21
 80008f4:	9200      	str	r2, [sp, #0]
 80008f6:	d100      	bne.n	80008fa <__aeabi_dmul+0x5e>
 80008f8:	e188      	b.n	8000c0c <__aeabi_dmul+0x370>
 80008fa:	4abf      	ldr	r2, [pc, #764]	@ (8000bf8 <__aeabi_dmul+0x35c>)
 80008fc:	4293      	cmp	r3, r2
 80008fe:	d100      	bne.n	8000902 <__aeabi_dmul+0x66>
 8000900:	e092      	b.n	8000a28 <__aeabi_dmul+0x18c>
 8000902:	4abe      	ldr	r2, [pc, #760]	@ (8000bfc <__aeabi_dmul+0x360>)
 8000904:	4694      	mov	ip, r2
 8000906:	4463      	add	r3, ip
 8000908:	449b      	add	fp, r3
 800090a:	2d0a      	cmp	r5, #10
 800090c:	dc42      	bgt.n	8000994 <__aeabi_dmul+0xf8>
 800090e:	00e4      	lsls	r4, r4, #3
 8000910:	0f73      	lsrs	r3, r6, #29
 8000912:	4323      	orrs	r3, r4
 8000914:	2480      	movs	r4, #128	@ 0x80
 8000916:	4649      	mov	r1, r9
 8000918:	0424      	lsls	r4, r4, #16
 800091a:	431c      	orrs	r4, r3
 800091c:	00f3      	lsls	r3, r6, #3
 800091e:	9301      	str	r3, [sp, #4]
 8000920:	9b00      	ldr	r3, [sp, #0]
 8000922:	2000      	movs	r0, #0
 8000924:	4059      	eors	r1, r3
 8000926:	b2cb      	uxtb	r3, r1
 8000928:	9303      	str	r3, [sp, #12]
 800092a:	2d02      	cmp	r5, #2
 800092c:	dc00      	bgt.n	8000930 <__aeabi_dmul+0x94>
 800092e:	e094      	b.n	8000a5a <__aeabi_dmul+0x1be>
 8000930:	2301      	movs	r3, #1
 8000932:	40ab      	lsls	r3, r5
 8000934:	001d      	movs	r5, r3
 8000936:	23a6      	movs	r3, #166	@ 0xa6
 8000938:	002a      	movs	r2, r5
 800093a:	00db      	lsls	r3, r3, #3
 800093c:	401a      	ands	r2, r3
 800093e:	421d      	tst	r5, r3
 8000940:	d000      	beq.n	8000944 <__aeabi_dmul+0xa8>
 8000942:	e229      	b.n	8000d98 <__aeabi_dmul+0x4fc>
 8000944:	2390      	movs	r3, #144	@ 0x90
 8000946:	009b      	lsls	r3, r3, #2
 8000948:	421d      	tst	r5, r3
 800094a:	d100      	bne.n	800094e <__aeabi_dmul+0xb2>
 800094c:	e24d      	b.n	8000dea <__aeabi_dmul+0x54e>
 800094e:	2300      	movs	r3, #0
 8000950:	2480      	movs	r4, #128	@ 0x80
 8000952:	4699      	mov	r9, r3
 8000954:	0324      	lsls	r4, r4, #12
 8000956:	4ba8      	ldr	r3, [pc, #672]	@ (8000bf8 <__aeabi_dmul+0x35c>)
 8000958:	0010      	movs	r0, r2
 800095a:	464a      	mov	r2, r9
 800095c:	051b      	lsls	r3, r3, #20
 800095e:	4323      	orrs	r3, r4
 8000960:	07d2      	lsls	r2, r2, #31
 8000962:	4313      	orrs	r3, r2
 8000964:	0019      	movs	r1, r3
 8000966:	b005      	add	sp, #20
 8000968:	bcf0      	pop	{r4, r5, r6, r7}
 800096a:	46bb      	mov	fp, r7
 800096c:	46b2      	mov	sl, r6
 800096e:	46a9      	mov	r9, r5
 8000970:	46a0      	mov	r8, r4
 8000972:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000974:	4652      	mov	r2, sl
 8000976:	4302      	orrs	r2, r0
 8000978:	4690      	mov	r8, r2
 800097a:	d000      	beq.n	800097e <__aeabi_dmul+0xe2>
 800097c:	e1ac      	b.n	8000cd8 <__aeabi_dmul+0x43c>
 800097e:	469b      	mov	fp, r3
 8000980:	2302      	movs	r3, #2
 8000982:	4692      	mov	sl, r2
 8000984:	2508      	movs	r5, #8
 8000986:	9302      	str	r3, [sp, #8]
 8000988:	e7ae      	b.n	80008e8 <__aeabi_dmul+0x4c>
 800098a:	9b00      	ldr	r3, [sp, #0]
 800098c:	46a2      	mov	sl, r4
 800098e:	4699      	mov	r9, r3
 8000990:	9b01      	ldr	r3, [sp, #4]
 8000992:	4698      	mov	r8, r3
 8000994:	9b02      	ldr	r3, [sp, #8]
 8000996:	2b02      	cmp	r3, #2
 8000998:	d100      	bne.n	800099c <__aeabi_dmul+0x100>
 800099a:	e1ca      	b.n	8000d32 <__aeabi_dmul+0x496>
 800099c:	2b03      	cmp	r3, #3
 800099e:	d100      	bne.n	80009a2 <__aeabi_dmul+0x106>
 80009a0:	e192      	b.n	8000cc8 <__aeabi_dmul+0x42c>
 80009a2:	2b01      	cmp	r3, #1
 80009a4:	d110      	bne.n	80009c8 <__aeabi_dmul+0x12c>
 80009a6:	2300      	movs	r3, #0
 80009a8:	2400      	movs	r4, #0
 80009aa:	2200      	movs	r2, #0
 80009ac:	e7d4      	b.n	8000958 <__aeabi_dmul+0xbc>
 80009ae:	2201      	movs	r2, #1
 80009b0:	087b      	lsrs	r3, r7, #1
 80009b2:	403a      	ands	r2, r7
 80009b4:	4313      	orrs	r3, r2
 80009b6:	4652      	mov	r2, sl
 80009b8:	07d2      	lsls	r2, r2, #31
 80009ba:	4313      	orrs	r3, r2
 80009bc:	4698      	mov	r8, r3
 80009be:	4653      	mov	r3, sl
 80009c0:	085b      	lsrs	r3, r3, #1
 80009c2:	469a      	mov	sl, r3
 80009c4:	9b03      	ldr	r3, [sp, #12]
 80009c6:	4699      	mov	r9, r3
 80009c8:	465b      	mov	r3, fp
 80009ca:	1c58      	adds	r0, r3, #1
 80009cc:	2380      	movs	r3, #128	@ 0x80
 80009ce:	00db      	lsls	r3, r3, #3
 80009d0:	445b      	add	r3, fp
 80009d2:	2b00      	cmp	r3, #0
 80009d4:	dc00      	bgt.n	80009d8 <__aeabi_dmul+0x13c>
 80009d6:	e1b1      	b.n	8000d3c <__aeabi_dmul+0x4a0>
 80009d8:	4642      	mov	r2, r8
 80009da:	0752      	lsls	r2, r2, #29
 80009dc:	d00b      	beq.n	80009f6 <__aeabi_dmul+0x15a>
 80009de:	220f      	movs	r2, #15
 80009e0:	4641      	mov	r1, r8
 80009e2:	400a      	ands	r2, r1
 80009e4:	2a04      	cmp	r2, #4
 80009e6:	d006      	beq.n	80009f6 <__aeabi_dmul+0x15a>
 80009e8:	4642      	mov	r2, r8
 80009ea:	1d11      	adds	r1, r2, #4
 80009ec:	4541      	cmp	r1, r8
 80009ee:	4192      	sbcs	r2, r2
 80009f0:	4688      	mov	r8, r1
 80009f2:	4252      	negs	r2, r2
 80009f4:	4492      	add	sl, r2
 80009f6:	4652      	mov	r2, sl
 80009f8:	01d2      	lsls	r2, r2, #7
 80009fa:	d506      	bpl.n	8000a0a <__aeabi_dmul+0x16e>
 80009fc:	4652      	mov	r2, sl
 80009fe:	4b80      	ldr	r3, [pc, #512]	@ (8000c00 <__aeabi_dmul+0x364>)
 8000a00:	401a      	ands	r2, r3
 8000a02:	2380      	movs	r3, #128	@ 0x80
 8000a04:	4692      	mov	sl, r2
 8000a06:	00db      	lsls	r3, r3, #3
 8000a08:	18c3      	adds	r3, r0, r3
 8000a0a:	4a7e      	ldr	r2, [pc, #504]	@ (8000c04 <__aeabi_dmul+0x368>)
 8000a0c:	4293      	cmp	r3, r2
 8000a0e:	dd00      	ble.n	8000a12 <__aeabi_dmul+0x176>
 8000a10:	e18f      	b.n	8000d32 <__aeabi_dmul+0x496>
 8000a12:	4642      	mov	r2, r8
 8000a14:	08d1      	lsrs	r1, r2, #3
 8000a16:	4652      	mov	r2, sl
 8000a18:	0752      	lsls	r2, r2, #29
 8000a1a:	430a      	orrs	r2, r1
 8000a1c:	4651      	mov	r1, sl
 8000a1e:	055b      	lsls	r3, r3, #21
 8000a20:	024c      	lsls	r4, r1, #9
 8000a22:	0b24      	lsrs	r4, r4, #12
 8000a24:	0d5b      	lsrs	r3, r3, #21
 8000a26:	e797      	b.n	8000958 <__aeabi_dmul+0xbc>
 8000a28:	4b73      	ldr	r3, [pc, #460]	@ (8000bf8 <__aeabi_dmul+0x35c>)
 8000a2a:	4326      	orrs	r6, r4
 8000a2c:	469c      	mov	ip, r3
 8000a2e:	44e3      	add	fp, ip
 8000a30:	2e00      	cmp	r6, #0
 8000a32:	d100      	bne.n	8000a36 <__aeabi_dmul+0x19a>
 8000a34:	e16f      	b.n	8000d16 <__aeabi_dmul+0x47a>
 8000a36:	2303      	movs	r3, #3
 8000a38:	4649      	mov	r1, r9
 8000a3a:	431d      	orrs	r5, r3
 8000a3c:	9b00      	ldr	r3, [sp, #0]
 8000a3e:	4059      	eors	r1, r3
 8000a40:	b2cb      	uxtb	r3, r1
 8000a42:	9303      	str	r3, [sp, #12]
 8000a44:	2d0a      	cmp	r5, #10
 8000a46:	dd00      	ble.n	8000a4a <__aeabi_dmul+0x1ae>
 8000a48:	e133      	b.n	8000cb2 <__aeabi_dmul+0x416>
 8000a4a:	2301      	movs	r3, #1
 8000a4c:	40ab      	lsls	r3, r5
 8000a4e:	001d      	movs	r5, r3
 8000a50:	2303      	movs	r3, #3
 8000a52:	9302      	str	r3, [sp, #8]
 8000a54:	2288      	movs	r2, #136	@ 0x88
 8000a56:	422a      	tst	r2, r5
 8000a58:	d197      	bne.n	800098a <__aeabi_dmul+0xee>
 8000a5a:	4642      	mov	r2, r8
 8000a5c:	4643      	mov	r3, r8
 8000a5e:	0412      	lsls	r2, r2, #16
 8000a60:	0c12      	lsrs	r2, r2, #16
 8000a62:	0016      	movs	r6, r2
 8000a64:	9801      	ldr	r0, [sp, #4]
 8000a66:	0c1d      	lsrs	r5, r3, #16
 8000a68:	0c03      	lsrs	r3, r0, #16
 8000a6a:	0400      	lsls	r0, r0, #16
 8000a6c:	0c00      	lsrs	r0, r0, #16
 8000a6e:	4346      	muls	r6, r0
 8000a70:	46b4      	mov	ip, r6
 8000a72:	001e      	movs	r6, r3
 8000a74:	436e      	muls	r6, r5
 8000a76:	9600      	str	r6, [sp, #0]
 8000a78:	0016      	movs	r6, r2
 8000a7a:	0007      	movs	r7, r0
 8000a7c:	435e      	muls	r6, r3
 8000a7e:	4661      	mov	r1, ip
 8000a80:	46b0      	mov	r8, r6
 8000a82:	436f      	muls	r7, r5
 8000a84:	0c0e      	lsrs	r6, r1, #16
 8000a86:	44b8      	add	r8, r7
 8000a88:	4446      	add	r6, r8
 8000a8a:	42b7      	cmp	r7, r6
 8000a8c:	d905      	bls.n	8000a9a <__aeabi_dmul+0x1fe>
 8000a8e:	2180      	movs	r1, #128	@ 0x80
 8000a90:	0249      	lsls	r1, r1, #9
 8000a92:	4688      	mov	r8, r1
 8000a94:	9f00      	ldr	r7, [sp, #0]
 8000a96:	4447      	add	r7, r8
 8000a98:	9700      	str	r7, [sp, #0]
 8000a9a:	4661      	mov	r1, ip
 8000a9c:	0409      	lsls	r1, r1, #16
 8000a9e:	0c09      	lsrs	r1, r1, #16
 8000aa0:	0c37      	lsrs	r7, r6, #16
 8000aa2:	0436      	lsls	r6, r6, #16
 8000aa4:	468c      	mov	ip, r1
 8000aa6:	0031      	movs	r1, r6
 8000aa8:	4461      	add	r1, ip
 8000aaa:	9101      	str	r1, [sp, #4]
 8000aac:	0011      	movs	r1, r2
 8000aae:	0c26      	lsrs	r6, r4, #16
 8000ab0:	0424      	lsls	r4, r4, #16
 8000ab2:	0c24      	lsrs	r4, r4, #16
 8000ab4:	4361      	muls	r1, r4
 8000ab6:	468c      	mov	ip, r1
 8000ab8:	0021      	movs	r1, r4
 8000aba:	4369      	muls	r1, r5
 8000abc:	4689      	mov	r9, r1
 8000abe:	4661      	mov	r1, ip
 8000ac0:	0c09      	lsrs	r1, r1, #16
 8000ac2:	4688      	mov	r8, r1
 8000ac4:	4372      	muls	r2, r6
 8000ac6:	444a      	add	r2, r9
 8000ac8:	4442      	add	r2, r8
 8000aca:	4375      	muls	r5, r6
 8000acc:	4591      	cmp	r9, r2
 8000ace:	d903      	bls.n	8000ad8 <__aeabi_dmul+0x23c>
 8000ad0:	2180      	movs	r1, #128	@ 0x80
 8000ad2:	0249      	lsls	r1, r1, #9
 8000ad4:	4688      	mov	r8, r1
 8000ad6:	4445      	add	r5, r8
 8000ad8:	0c11      	lsrs	r1, r2, #16
 8000ada:	4688      	mov	r8, r1
 8000adc:	4661      	mov	r1, ip
 8000ade:	0409      	lsls	r1, r1, #16
 8000ae0:	0c09      	lsrs	r1, r1, #16
 8000ae2:	468c      	mov	ip, r1
 8000ae4:	0412      	lsls	r2, r2, #16
 8000ae6:	4462      	add	r2, ip
 8000ae8:	18b9      	adds	r1, r7, r2
 8000aea:	9102      	str	r1, [sp, #8]
 8000aec:	4651      	mov	r1, sl
 8000aee:	0c09      	lsrs	r1, r1, #16
 8000af0:	468c      	mov	ip, r1
 8000af2:	4651      	mov	r1, sl
 8000af4:	040f      	lsls	r7, r1, #16
 8000af6:	0c3f      	lsrs	r7, r7, #16
 8000af8:	0039      	movs	r1, r7
 8000afa:	4341      	muls	r1, r0
 8000afc:	4445      	add	r5, r8
 8000afe:	4688      	mov	r8, r1
 8000b00:	4661      	mov	r1, ip
 8000b02:	4341      	muls	r1, r0
 8000b04:	468a      	mov	sl, r1
 8000b06:	4641      	mov	r1, r8
 8000b08:	4660      	mov	r0, ip
 8000b0a:	0c09      	lsrs	r1, r1, #16
 8000b0c:	4689      	mov	r9, r1
 8000b0e:	4358      	muls	r0, r3
 8000b10:	437b      	muls	r3, r7
 8000b12:	4453      	add	r3, sl
 8000b14:	444b      	add	r3, r9
 8000b16:	459a      	cmp	sl, r3
 8000b18:	d903      	bls.n	8000b22 <__aeabi_dmul+0x286>
 8000b1a:	2180      	movs	r1, #128	@ 0x80
 8000b1c:	0249      	lsls	r1, r1, #9
 8000b1e:	4689      	mov	r9, r1
 8000b20:	4448      	add	r0, r9
 8000b22:	0c19      	lsrs	r1, r3, #16
 8000b24:	4689      	mov	r9, r1
 8000b26:	4641      	mov	r1, r8
 8000b28:	0409      	lsls	r1, r1, #16
 8000b2a:	0c09      	lsrs	r1, r1, #16
 8000b2c:	4688      	mov	r8, r1
 8000b2e:	0039      	movs	r1, r7
 8000b30:	4361      	muls	r1, r4
 8000b32:	041b      	lsls	r3, r3, #16
 8000b34:	4443      	add	r3, r8
 8000b36:	4688      	mov	r8, r1
 8000b38:	4661      	mov	r1, ip
 8000b3a:	434c      	muls	r4, r1
 8000b3c:	4371      	muls	r1, r6
 8000b3e:	468c      	mov	ip, r1
 8000b40:	4641      	mov	r1, r8
 8000b42:	4377      	muls	r7, r6
 8000b44:	0c0e      	lsrs	r6, r1, #16
 8000b46:	193f      	adds	r7, r7, r4
 8000b48:	19f6      	adds	r6, r6, r7
 8000b4a:	4448      	add	r0, r9
 8000b4c:	42b4      	cmp	r4, r6
 8000b4e:	d903      	bls.n	8000b58 <__aeabi_dmul+0x2bc>
 8000b50:	2180      	movs	r1, #128	@ 0x80
 8000b52:	0249      	lsls	r1, r1, #9
 8000b54:	4689      	mov	r9, r1
 8000b56:	44cc      	add	ip, r9
 8000b58:	9902      	ldr	r1, [sp, #8]
 8000b5a:	9f00      	ldr	r7, [sp, #0]
 8000b5c:	4689      	mov	r9, r1
 8000b5e:	0431      	lsls	r1, r6, #16
 8000b60:	444f      	add	r7, r9
 8000b62:	4689      	mov	r9, r1
 8000b64:	4641      	mov	r1, r8
 8000b66:	4297      	cmp	r7, r2
 8000b68:	4192      	sbcs	r2, r2
 8000b6a:	040c      	lsls	r4, r1, #16
 8000b6c:	0c24      	lsrs	r4, r4, #16
 8000b6e:	444c      	add	r4, r9
 8000b70:	18ff      	adds	r7, r7, r3
 8000b72:	4252      	negs	r2, r2
 8000b74:	1964      	adds	r4, r4, r5
 8000b76:	18a1      	adds	r1, r4, r2
 8000b78:	429f      	cmp	r7, r3
 8000b7a:	419b      	sbcs	r3, r3
 8000b7c:	4688      	mov	r8, r1
 8000b7e:	4682      	mov	sl, r0
 8000b80:	425b      	negs	r3, r3
 8000b82:	4699      	mov	r9, r3
 8000b84:	4590      	cmp	r8, r2
 8000b86:	4192      	sbcs	r2, r2
 8000b88:	42ac      	cmp	r4, r5
 8000b8a:	41a4      	sbcs	r4, r4
 8000b8c:	44c2      	add	sl, r8
 8000b8e:	44d1      	add	r9, sl
 8000b90:	4252      	negs	r2, r2
 8000b92:	4264      	negs	r4, r4
 8000b94:	4314      	orrs	r4, r2
 8000b96:	4599      	cmp	r9, r3
 8000b98:	419b      	sbcs	r3, r3
 8000b9a:	4582      	cmp	sl, r0
 8000b9c:	4192      	sbcs	r2, r2
 8000b9e:	425b      	negs	r3, r3
 8000ba0:	4252      	negs	r2, r2
 8000ba2:	4313      	orrs	r3, r2
 8000ba4:	464a      	mov	r2, r9
 8000ba6:	0c36      	lsrs	r6, r6, #16
 8000ba8:	19a4      	adds	r4, r4, r6
 8000baa:	18e3      	adds	r3, r4, r3
 8000bac:	4463      	add	r3, ip
 8000bae:	025b      	lsls	r3, r3, #9
 8000bb0:	0dd2      	lsrs	r2, r2, #23
 8000bb2:	431a      	orrs	r2, r3
 8000bb4:	9901      	ldr	r1, [sp, #4]
 8000bb6:	4692      	mov	sl, r2
 8000bb8:	027a      	lsls	r2, r7, #9
 8000bba:	430a      	orrs	r2, r1
 8000bbc:	1e50      	subs	r0, r2, #1
 8000bbe:	4182      	sbcs	r2, r0
 8000bc0:	0dff      	lsrs	r7, r7, #23
 8000bc2:	4317      	orrs	r7, r2
 8000bc4:	464a      	mov	r2, r9
 8000bc6:	0252      	lsls	r2, r2, #9
 8000bc8:	4317      	orrs	r7, r2
 8000bca:	46b8      	mov	r8, r7
 8000bcc:	01db      	lsls	r3, r3, #7
 8000bce:	d500      	bpl.n	8000bd2 <__aeabi_dmul+0x336>
 8000bd0:	e6ed      	b.n	80009ae <__aeabi_dmul+0x112>
 8000bd2:	4b0d      	ldr	r3, [pc, #52]	@ (8000c08 <__aeabi_dmul+0x36c>)
 8000bd4:	9a03      	ldr	r2, [sp, #12]
 8000bd6:	445b      	add	r3, fp
 8000bd8:	4691      	mov	r9, r2
 8000bda:	2b00      	cmp	r3, #0
 8000bdc:	dc00      	bgt.n	8000be0 <__aeabi_dmul+0x344>
 8000bde:	e0ac      	b.n	8000d3a <__aeabi_dmul+0x49e>
 8000be0:	003a      	movs	r2, r7
 8000be2:	0752      	lsls	r2, r2, #29
 8000be4:	d100      	bne.n	8000be8 <__aeabi_dmul+0x34c>
 8000be6:	e710      	b.n	8000a0a <__aeabi_dmul+0x16e>
 8000be8:	220f      	movs	r2, #15
 8000bea:	4658      	mov	r0, fp
 8000bec:	403a      	ands	r2, r7
 8000bee:	2a04      	cmp	r2, #4
 8000bf0:	d000      	beq.n	8000bf4 <__aeabi_dmul+0x358>
 8000bf2:	e6f9      	b.n	80009e8 <__aeabi_dmul+0x14c>
 8000bf4:	e709      	b.n	8000a0a <__aeabi_dmul+0x16e>
 8000bf6:	46c0      	nop			@ (mov r8, r8)
 8000bf8:	000007ff 	.word	0x000007ff
 8000bfc:	fffffc01 	.word	0xfffffc01
 8000c00:	feffffff 	.word	0xfeffffff
 8000c04:	000007fe 	.word	0x000007fe
 8000c08:	000003ff 	.word	0x000003ff
 8000c0c:	0022      	movs	r2, r4
 8000c0e:	4332      	orrs	r2, r6
 8000c10:	d06f      	beq.n	8000cf2 <__aeabi_dmul+0x456>
 8000c12:	2c00      	cmp	r4, #0
 8000c14:	d100      	bne.n	8000c18 <__aeabi_dmul+0x37c>
 8000c16:	e0c2      	b.n	8000d9e <__aeabi_dmul+0x502>
 8000c18:	0020      	movs	r0, r4
 8000c1a:	f000 fdcd 	bl	80017b8 <__clzsi2>
 8000c1e:	0002      	movs	r2, r0
 8000c20:	0003      	movs	r3, r0
 8000c22:	3a0b      	subs	r2, #11
 8000c24:	201d      	movs	r0, #29
 8000c26:	1a82      	subs	r2, r0, r2
 8000c28:	0030      	movs	r0, r6
 8000c2a:	0019      	movs	r1, r3
 8000c2c:	40d0      	lsrs	r0, r2
 8000c2e:	3908      	subs	r1, #8
 8000c30:	408c      	lsls	r4, r1
 8000c32:	0002      	movs	r2, r0
 8000c34:	4322      	orrs	r2, r4
 8000c36:	0034      	movs	r4, r6
 8000c38:	408c      	lsls	r4, r1
 8000c3a:	4659      	mov	r1, fp
 8000c3c:	1acb      	subs	r3, r1, r3
 8000c3e:	4986      	ldr	r1, [pc, #536]	@ (8000e58 <__aeabi_dmul+0x5bc>)
 8000c40:	468b      	mov	fp, r1
 8000c42:	449b      	add	fp, r3
 8000c44:	2d0a      	cmp	r5, #10
 8000c46:	dd00      	ble.n	8000c4a <__aeabi_dmul+0x3ae>
 8000c48:	e6a4      	b.n	8000994 <__aeabi_dmul+0xf8>
 8000c4a:	4649      	mov	r1, r9
 8000c4c:	9b00      	ldr	r3, [sp, #0]
 8000c4e:	9401      	str	r4, [sp, #4]
 8000c50:	4059      	eors	r1, r3
 8000c52:	b2cb      	uxtb	r3, r1
 8000c54:	0014      	movs	r4, r2
 8000c56:	2000      	movs	r0, #0
 8000c58:	9303      	str	r3, [sp, #12]
 8000c5a:	2d02      	cmp	r5, #2
 8000c5c:	dd00      	ble.n	8000c60 <__aeabi_dmul+0x3c4>
 8000c5e:	e667      	b.n	8000930 <__aeabi_dmul+0x94>
 8000c60:	e6fb      	b.n	8000a5a <__aeabi_dmul+0x1be>
 8000c62:	4653      	mov	r3, sl
 8000c64:	4303      	orrs	r3, r0
 8000c66:	4698      	mov	r8, r3
 8000c68:	d03c      	beq.n	8000ce4 <__aeabi_dmul+0x448>
 8000c6a:	4653      	mov	r3, sl
 8000c6c:	2b00      	cmp	r3, #0
 8000c6e:	d100      	bne.n	8000c72 <__aeabi_dmul+0x3d6>
 8000c70:	e0a3      	b.n	8000dba <__aeabi_dmul+0x51e>
 8000c72:	4650      	mov	r0, sl
 8000c74:	f000 fda0 	bl	80017b8 <__clzsi2>
 8000c78:	230b      	movs	r3, #11
 8000c7a:	425b      	negs	r3, r3
 8000c7c:	469c      	mov	ip, r3
 8000c7e:	0002      	movs	r2, r0
 8000c80:	4484      	add	ip, r0
 8000c82:	0011      	movs	r1, r2
 8000c84:	4650      	mov	r0, sl
 8000c86:	3908      	subs	r1, #8
 8000c88:	4088      	lsls	r0, r1
 8000c8a:	231d      	movs	r3, #29
 8000c8c:	4680      	mov	r8, r0
 8000c8e:	4660      	mov	r0, ip
 8000c90:	1a1b      	subs	r3, r3, r0
 8000c92:	0020      	movs	r0, r4
 8000c94:	40d8      	lsrs	r0, r3
 8000c96:	0003      	movs	r3, r0
 8000c98:	4640      	mov	r0, r8
 8000c9a:	4303      	orrs	r3, r0
 8000c9c:	469a      	mov	sl, r3
 8000c9e:	0023      	movs	r3, r4
 8000ca0:	408b      	lsls	r3, r1
 8000ca2:	4698      	mov	r8, r3
 8000ca4:	4b6c      	ldr	r3, [pc, #432]	@ (8000e58 <__aeabi_dmul+0x5bc>)
 8000ca6:	2500      	movs	r5, #0
 8000ca8:	1a9b      	subs	r3, r3, r2
 8000caa:	469b      	mov	fp, r3
 8000cac:	2300      	movs	r3, #0
 8000cae:	9302      	str	r3, [sp, #8]
 8000cb0:	e61a      	b.n	80008e8 <__aeabi_dmul+0x4c>
 8000cb2:	2d0f      	cmp	r5, #15
 8000cb4:	d000      	beq.n	8000cb8 <__aeabi_dmul+0x41c>
 8000cb6:	e0c9      	b.n	8000e4c <__aeabi_dmul+0x5b0>
 8000cb8:	2380      	movs	r3, #128	@ 0x80
 8000cba:	4652      	mov	r2, sl
 8000cbc:	031b      	lsls	r3, r3, #12
 8000cbe:	421a      	tst	r2, r3
 8000cc0:	d002      	beq.n	8000cc8 <__aeabi_dmul+0x42c>
 8000cc2:	421c      	tst	r4, r3
 8000cc4:	d100      	bne.n	8000cc8 <__aeabi_dmul+0x42c>
 8000cc6:	e092      	b.n	8000dee <__aeabi_dmul+0x552>
 8000cc8:	2480      	movs	r4, #128	@ 0x80
 8000cca:	4653      	mov	r3, sl
 8000ccc:	0324      	lsls	r4, r4, #12
 8000cce:	431c      	orrs	r4, r3
 8000cd0:	0324      	lsls	r4, r4, #12
 8000cd2:	4642      	mov	r2, r8
 8000cd4:	0b24      	lsrs	r4, r4, #12
 8000cd6:	e63e      	b.n	8000956 <__aeabi_dmul+0xba>
 8000cd8:	469b      	mov	fp, r3
 8000cda:	2303      	movs	r3, #3
 8000cdc:	4680      	mov	r8, r0
 8000cde:	250c      	movs	r5, #12
 8000ce0:	9302      	str	r3, [sp, #8]
 8000ce2:	e601      	b.n	80008e8 <__aeabi_dmul+0x4c>
 8000ce4:	2300      	movs	r3, #0
 8000ce6:	469a      	mov	sl, r3
 8000ce8:	469b      	mov	fp, r3
 8000cea:	3301      	adds	r3, #1
 8000cec:	2504      	movs	r5, #4
 8000cee:	9302      	str	r3, [sp, #8]
 8000cf0:	e5fa      	b.n	80008e8 <__aeabi_dmul+0x4c>
 8000cf2:	2101      	movs	r1, #1
 8000cf4:	430d      	orrs	r5, r1
 8000cf6:	2d0a      	cmp	r5, #10
 8000cf8:	dd00      	ble.n	8000cfc <__aeabi_dmul+0x460>
 8000cfa:	e64b      	b.n	8000994 <__aeabi_dmul+0xf8>
 8000cfc:	4649      	mov	r1, r9
 8000cfe:	9800      	ldr	r0, [sp, #0]
 8000d00:	4041      	eors	r1, r0
 8000d02:	b2c9      	uxtb	r1, r1
 8000d04:	9103      	str	r1, [sp, #12]
 8000d06:	2d02      	cmp	r5, #2
 8000d08:	dc00      	bgt.n	8000d0c <__aeabi_dmul+0x470>
 8000d0a:	e096      	b.n	8000e3a <__aeabi_dmul+0x59e>
 8000d0c:	2300      	movs	r3, #0
 8000d0e:	2400      	movs	r4, #0
 8000d10:	2001      	movs	r0, #1
 8000d12:	9301      	str	r3, [sp, #4]
 8000d14:	e60c      	b.n	8000930 <__aeabi_dmul+0x94>
 8000d16:	4649      	mov	r1, r9
 8000d18:	2302      	movs	r3, #2
 8000d1a:	9a00      	ldr	r2, [sp, #0]
 8000d1c:	432b      	orrs	r3, r5
 8000d1e:	4051      	eors	r1, r2
 8000d20:	b2ca      	uxtb	r2, r1
 8000d22:	9203      	str	r2, [sp, #12]
 8000d24:	2b0a      	cmp	r3, #10
 8000d26:	dd00      	ble.n	8000d2a <__aeabi_dmul+0x48e>
 8000d28:	e634      	b.n	8000994 <__aeabi_dmul+0xf8>
 8000d2a:	2d00      	cmp	r5, #0
 8000d2c:	d157      	bne.n	8000dde <__aeabi_dmul+0x542>
 8000d2e:	9b03      	ldr	r3, [sp, #12]
 8000d30:	4699      	mov	r9, r3
 8000d32:	2400      	movs	r4, #0
 8000d34:	2200      	movs	r2, #0
 8000d36:	4b49      	ldr	r3, [pc, #292]	@ (8000e5c <__aeabi_dmul+0x5c0>)
 8000d38:	e60e      	b.n	8000958 <__aeabi_dmul+0xbc>
 8000d3a:	4658      	mov	r0, fp
 8000d3c:	2101      	movs	r1, #1
 8000d3e:	1ac9      	subs	r1, r1, r3
 8000d40:	2938      	cmp	r1, #56	@ 0x38
 8000d42:	dd00      	ble.n	8000d46 <__aeabi_dmul+0x4aa>
 8000d44:	e62f      	b.n	80009a6 <__aeabi_dmul+0x10a>
 8000d46:	291f      	cmp	r1, #31
 8000d48:	dd56      	ble.n	8000df8 <__aeabi_dmul+0x55c>
 8000d4a:	221f      	movs	r2, #31
 8000d4c:	4654      	mov	r4, sl
 8000d4e:	4252      	negs	r2, r2
 8000d50:	1ad3      	subs	r3, r2, r3
 8000d52:	40dc      	lsrs	r4, r3
 8000d54:	2920      	cmp	r1, #32
 8000d56:	d007      	beq.n	8000d68 <__aeabi_dmul+0x4cc>
 8000d58:	4b41      	ldr	r3, [pc, #260]	@ (8000e60 <__aeabi_dmul+0x5c4>)
 8000d5a:	4642      	mov	r2, r8
 8000d5c:	469c      	mov	ip, r3
 8000d5e:	4653      	mov	r3, sl
 8000d60:	4460      	add	r0, ip
 8000d62:	4083      	lsls	r3, r0
 8000d64:	431a      	orrs	r2, r3
 8000d66:	4690      	mov	r8, r2
 8000d68:	4642      	mov	r2, r8
 8000d6a:	2107      	movs	r1, #7
 8000d6c:	1e53      	subs	r3, r2, #1
 8000d6e:	419a      	sbcs	r2, r3
 8000d70:	000b      	movs	r3, r1
 8000d72:	4322      	orrs	r2, r4
 8000d74:	4013      	ands	r3, r2
 8000d76:	2400      	movs	r4, #0
 8000d78:	4211      	tst	r1, r2
 8000d7a:	d009      	beq.n	8000d90 <__aeabi_dmul+0x4f4>
 8000d7c:	230f      	movs	r3, #15
 8000d7e:	4013      	ands	r3, r2
 8000d80:	2b04      	cmp	r3, #4
 8000d82:	d05d      	beq.n	8000e40 <__aeabi_dmul+0x5a4>
 8000d84:	1d11      	adds	r1, r2, #4
 8000d86:	4291      	cmp	r1, r2
 8000d88:	419b      	sbcs	r3, r3
 8000d8a:	000a      	movs	r2, r1
 8000d8c:	425b      	negs	r3, r3
 8000d8e:	075b      	lsls	r3, r3, #29
 8000d90:	08d2      	lsrs	r2, r2, #3
 8000d92:	431a      	orrs	r2, r3
 8000d94:	2300      	movs	r3, #0
 8000d96:	e5df      	b.n	8000958 <__aeabi_dmul+0xbc>
 8000d98:	9b03      	ldr	r3, [sp, #12]
 8000d9a:	4699      	mov	r9, r3
 8000d9c:	e5fa      	b.n	8000994 <__aeabi_dmul+0xf8>
 8000d9e:	9801      	ldr	r0, [sp, #4]
 8000da0:	f000 fd0a 	bl	80017b8 <__clzsi2>
 8000da4:	0002      	movs	r2, r0
 8000da6:	0003      	movs	r3, r0
 8000da8:	3215      	adds	r2, #21
 8000daa:	3320      	adds	r3, #32
 8000dac:	2a1c      	cmp	r2, #28
 8000dae:	dc00      	bgt.n	8000db2 <__aeabi_dmul+0x516>
 8000db0:	e738      	b.n	8000c24 <__aeabi_dmul+0x388>
 8000db2:	9a01      	ldr	r2, [sp, #4]
 8000db4:	3808      	subs	r0, #8
 8000db6:	4082      	lsls	r2, r0
 8000db8:	e73f      	b.n	8000c3a <__aeabi_dmul+0x39e>
 8000dba:	f000 fcfd 	bl	80017b8 <__clzsi2>
 8000dbe:	2315      	movs	r3, #21
 8000dc0:	469c      	mov	ip, r3
 8000dc2:	4484      	add	ip, r0
 8000dc4:	0002      	movs	r2, r0
 8000dc6:	4663      	mov	r3, ip
 8000dc8:	3220      	adds	r2, #32
 8000dca:	2b1c      	cmp	r3, #28
 8000dcc:	dc00      	bgt.n	8000dd0 <__aeabi_dmul+0x534>
 8000dce:	e758      	b.n	8000c82 <__aeabi_dmul+0x3e6>
 8000dd0:	2300      	movs	r3, #0
 8000dd2:	4698      	mov	r8, r3
 8000dd4:	0023      	movs	r3, r4
 8000dd6:	3808      	subs	r0, #8
 8000dd8:	4083      	lsls	r3, r0
 8000dda:	469a      	mov	sl, r3
 8000ddc:	e762      	b.n	8000ca4 <__aeabi_dmul+0x408>
 8000dde:	001d      	movs	r5, r3
 8000de0:	2300      	movs	r3, #0
 8000de2:	2400      	movs	r4, #0
 8000de4:	2002      	movs	r0, #2
 8000de6:	9301      	str	r3, [sp, #4]
 8000de8:	e5a2      	b.n	8000930 <__aeabi_dmul+0x94>
 8000dea:	9002      	str	r0, [sp, #8]
 8000dec:	e632      	b.n	8000a54 <__aeabi_dmul+0x1b8>
 8000dee:	431c      	orrs	r4, r3
 8000df0:	9b00      	ldr	r3, [sp, #0]
 8000df2:	9a01      	ldr	r2, [sp, #4]
 8000df4:	4699      	mov	r9, r3
 8000df6:	e5ae      	b.n	8000956 <__aeabi_dmul+0xba>
 8000df8:	4b1a      	ldr	r3, [pc, #104]	@ (8000e64 <__aeabi_dmul+0x5c8>)
 8000dfa:	4652      	mov	r2, sl
 8000dfc:	18c3      	adds	r3, r0, r3
 8000dfe:	4640      	mov	r0, r8
 8000e00:	409a      	lsls	r2, r3
 8000e02:	40c8      	lsrs	r0, r1
 8000e04:	4302      	orrs	r2, r0
 8000e06:	4640      	mov	r0, r8
 8000e08:	4098      	lsls	r0, r3
 8000e0a:	0003      	movs	r3, r0
 8000e0c:	1e58      	subs	r0, r3, #1
 8000e0e:	4183      	sbcs	r3, r0
 8000e10:	4654      	mov	r4, sl
 8000e12:	431a      	orrs	r2, r3
 8000e14:	40cc      	lsrs	r4, r1
 8000e16:	0753      	lsls	r3, r2, #29
 8000e18:	d009      	beq.n	8000e2e <__aeabi_dmul+0x592>
 8000e1a:	230f      	movs	r3, #15
 8000e1c:	4013      	ands	r3, r2
 8000e1e:	2b04      	cmp	r3, #4
 8000e20:	d005      	beq.n	8000e2e <__aeabi_dmul+0x592>
 8000e22:	1d13      	adds	r3, r2, #4
 8000e24:	4293      	cmp	r3, r2
 8000e26:	4192      	sbcs	r2, r2
 8000e28:	4252      	negs	r2, r2
 8000e2a:	18a4      	adds	r4, r4, r2
 8000e2c:	001a      	movs	r2, r3
 8000e2e:	0223      	lsls	r3, r4, #8
 8000e30:	d508      	bpl.n	8000e44 <__aeabi_dmul+0x5a8>
 8000e32:	2301      	movs	r3, #1
 8000e34:	2400      	movs	r4, #0
 8000e36:	2200      	movs	r2, #0
 8000e38:	e58e      	b.n	8000958 <__aeabi_dmul+0xbc>
 8000e3a:	4689      	mov	r9, r1
 8000e3c:	2400      	movs	r4, #0
 8000e3e:	e58b      	b.n	8000958 <__aeabi_dmul+0xbc>
 8000e40:	2300      	movs	r3, #0
 8000e42:	e7a5      	b.n	8000d90 <__aeabi_dmul+0x4f4>
 8000e44:	0763      	lsls	r3, r4, #29
 8000e46:	0264      	lsls	r4, r4, #9
 8000e48:	0b24      	lsrs	r4, r4, #12
 8000e4a:	e7a1      	b.n	8000d90 <__aeabi_dmul+0x4f4>
 8000e4c:	9b00      	ldr	r3, [sp, #0]
 8000e4e:	46a2      	mov	sl, r4
 8000e50:	4699      	mov	r9, r3
 8000e52:	9b01      	ldr	r3, [sp, #4]
 8000e54:	4698      	mov	r8, r3
 8000e56:	e737      	b.n	8000cc8 <__aeabi_dmul+0x42c>
 8000e58:	fffffc0d 	.word	0xfffffc0d
 8000e5c:	000007ff 	.word	0x000007ff
 8000e60:	0000043e 	.word	0x0000043e
 8000e64:	0000041e 	.word	0x0000041e

08000e68 <__aeabi_dsub>:
 8000e68:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000e6a:	4657      	mov	r7, sl
 8000e6c:	464e      	mov	r6, r9
 8000e6e:	4645      	mov	r5, r8
 8000e70:	46de      	mov	lr, fp
 8000e72:	b5e0      	push	{r5, r6, r7, lr}
 8000e74:	b083      	sub	sp, #12
 8000e76:	9000      	str	r0, [sp, #0]
 8000e78:	9101      	str	r1, [sp, #4]
 8000e7a:	030c      	lsls	r4, r1, #12
 8000e7c:	004d      	lsls	r5, r1, #1
 8000e7e:	0fce      	lsrs	r6, r1, #31
 8000e80:	0a61      	lsrs	r1, r4, #9
 8000e82:	9c00      	ldr	r4, [sp, #0]
 8000e84:	005f      	lsls	r7, r3, #1
 8000e86:	0f64      	lsrs	r4, r4, #29
 8000e88:	430c      	orrs	r4, r1
 8000e8a:	9900      	ldr	r1, [sp, #0]
 8000e8c:	9200      	str	r2, [sp, #0]
 8000e8e:	9301      	str	r3, [sp, #4]
 8000e90:	00c8      	lsls	r0, r1, #3
 8000e92:	0319      	lsls	r1, r3, #12
 8000e94:	0d7b      	lsrs	r3, r7, #21
 8000e96:	4699      	mov	r9, r3
 8000e98:	9b01      	ldr	r3, [sp, #4]
 8000e9a:	4fcc      	ldr	r7, [pc, #816]	@ (80011cc <__aeabi_dsub+0x364>)
 8000e9c:	0fdb      	lsrs	r3, r3, #31
 8000e9e:	469c      	mov	ip, r3
 8000ea0:	0a4b      	lsrs	r3, r1, #9
 8000ea2:	9900      	ldr	r1, [sp, #0]
 8000ea4:	4680      	mov	r8, r0
 8000ea6:	0f49      	lsrs	r1, r1, #29
 8000ea8:	4319      	orrs	r1, r3
 8000eaa:	9b00      	ldr	r3, [sp, #0]
 8000eac:	468b      	mov	fp, r1
 8000eae:	00da      	lsls	r2, r3, #3
 8000eb0:	4692      	mov	sl, r2
 8000eb2:	0d6d      	lsrs	r5, r5, #21
 8000eb4:	45b9      	cmp	r9, r7
 8000eb6:	d100      	bne.n	8000eba <__aeabi_dsub+0x52>
 8000eb8:	e0bf      	b.n	800103a <__aeabi_dsub+0x1d2>
 8000eba:	2301      	movs	r3, #1
 8000ebc:	4661      	mov	r1, ip
 8000ebe:	4059      	eors	r1, r3
 8000ec0:	464b      	mov	r3, r9
 8000ec2:	468c      	mov	ip, r1
 8000ec4:	1aeb      	subs	r3, r5, r3
 8000ec6:	428e      	cmp	r6, r1
 8000ec8:	d075      	beq.n	8000fb6 <__aeabi_dsub+0x14e>
 8000eca:	2b00      	cmp	r3, #0
 8000ecc:	dc00      	bgt.n	8000ed0 <__aeabi_dsub+0x68>
 8000ece:	e2a3      	b.n	8001418 <__aeabi_dsub+0x5b0>
 8000ed0:	4649      	mov	r1, r9
 8000ed2:	2900      	cmp	r1, #0
 8000ed4:	d100      	bne.n	8000ed8 <__aeabi_dsub+0x70>
 8000ed6:	e0ce      	b.n	8001076 <__aeabi_dsub+0x20e>
 8000ed8:	42bd      	cmp	r5, r7
 8000eda:	d100      	bne.n	8000ede <__aeabi_dsub+0x76>
 8000edc:	e200      	b.n	80012e0 <__aeabi_dsub+0x478>
 8000ede:	2701      	movs	r7, #1
 8000ee0:	2b38      	cmp	r3, #56	@ 0x38
 8000ee2:	dc19      	bgt.n	8000f18 <__aeabi_dsub+0xb0>
 8000ee4:	2780      	movs	r7, #128	@ 0x80
 8000ee6:	4659      	mov	r1, fp
 8000ee8:	043f      	lsls	r7, r7, #16
 8000eea:	4339      	orrs	r1, r7
 8000eec:	468b      	mov	fp, r1
 8000eee:	2b1f      	cmp	r3, #31
 8000ef0:	dd00      	ble.n	8000ef4 <__aeabi_dsub+0x8c>
 8000ef2:	e1fa      	b.n	80012ea <__aeabi_dsub+0x482>
 8000ef4:	2720      	movs	r7, #32
 8000ef6:	1af9      	subs	r1, r7, r3
 8000ef8:	468c      	mov	ip, r1
 8000efa:	4659      	mov	r1, fp
 8000efc:	4667      	mov	r7, ip
 8000efe:	40b9      	lsls	r1, r7
 8000f00:	000f      	movs	r7, r1
 8000f02:	0011      	movs	r1, r2
 8000f04:	40d9      	lsrs	r1, r3
 8000f06:	430f      	orrs	r7, r1
 8000f08:	4661      	mov	r1, ip
 8000f0a:	408a      	lsls	r2, r1
 8000f0c:	1e51      	subs	r1, r2, #1
 8000f0e:	418a      	sbcs	r2, r1
 8000f10:	4659      	mov	r1, fp
 8000f12:	40d9      	lsrs	r1, r3
 8000f14:	4317      	orrs	r7, r2
 8000f16:	1a64      	subs	r4, r4, r1
 8000f18:	1bc7      	subs	r7, r0, r7
 8000f1a:	42b8      	cmp	r0, r7
 8000f1c:	4180      	sbcs	r0, r0
 8000f1e:	4240      	negs	r0, r0
 8000f20:	1a24      	subs	r4, r4, r0
 8000f22:	0223      	lsls	r3, r4, #8
 8000f24:	d400      	bmi.n	8000f28 <__aeabi_dsub+0xc0>
 8000f26:	e140      	b.n	80011aa <__aeabi_dsub+0x342>
 8000f28:	0264      	lsls	r4, r4, #9
 8000f2a:	0a64      	lsrs	r4, r4, #9
 8000f2c:	2c00      	cmp	r4, #0
 8000f2e:	d100      	bne.n	8000f32 <__aeabi_dsub+0xca>
 8000f30:	e154      	b.n	80011dc <__aeabi_dsub+0x374>
 8000f32:	0020      	movs	r0, r4
 8000f34:	f000 fc40 	bl	80017b8 <__clzsi2>
 8000f38:	0003      	movs	r3, r0
 8000f3a:	3b08      	subs	r3, #8
 8000f3c:	2120      	movs	r1, #32
 8000f3e:	0038      	movs	r0, r7
 8000f40:	1aca      	subs	r2, r1, r3
 8000f42:	40d0      	lsrs	r0, r2
 8000f44:	409c      	lsls	r4, r3
 8000f46:	0002      	movs	r2, r0
 8000f48:	409f      	lsls	r7, r3
 8000f4a:	4322      	orrs	r2, r4
 8000f4c:	429d      	cmp	r5, r3
 8000f4e:	dd00      	ble.n	8000f52 <__aeabi_dsub+0xea>
 8000f50:	e1a6      	b.n	80012a0 <__aeabi_dsub+0x438>
 8000f52:	1b58      	subs	r0, r3, r5
 8000f54:	3001      	adds	r0, #1
 8000f56:	1a09      	subs	r1, r1, r0
 8000f58:	003c      	movs	r4, r7
 8000f5a:	408f      	lsls	r7, r1
 8000f5c:	40c4      	lsrs	r4, r0
 8000f5e:	1e7b      	subs	r3, r7, #1
 8000f60:	419f      	sbcs	r7, r3
 8000f62:	0013      	movs	r3, r2
 8000f64:	408b      	lsls	r3, r1
 8000f66:	4327      	orrs	r7, r4
 8000f68:	431f      	orrs	r7, r3
 8000f6a:	40c2      	lsrs	r2, r0
 8000f6c:	003b      	movs	r3, r7
 8000f6e:	0014      	movs	r4, r2
 8000f70:	2500      	movs	r5, #0
 8000f72:	4313      	orrs	r3, r2
 8000f74:	d100      	bne.n	8000f78 <__aeabi_dsub+0x110>
 8000f76:	e1f7      	b.n	8001368 <__aeabi_dsub+0x500>
 8000f78:	077b      	lsls	r3, r7, #29
 8000f7a:	d100      	bne.n	8000f7e <__aeabi_dsub+0x116>
 8000f7c:	e377      	b.n	800166e <__aeabi_dsub+0x806>
 8000f7e:	230f      	movs	r3, #15
 8000f80:	0038      	movs	r0, r7
 8000f82:	403b      	ands	r3, r7
 8000f84:	2b04      	cmp	r3, #4
 8000f86:	d004      	beq.n	8000f92 <__aeabi_dsub+0x12a>
 8000f88:	1d38      	adds	r0, r7, #4
 8000f8a:	42b8      	cmp	r0, r7
 8000f8c:	41bf      	sbcs	r7, r7
 8000f8e:	427f      	negs	r7, r7
 8000f90:	19e4      	adds	r4, r4, r7
 8000f92:	0223      	lsls	r3, r4, #8
 8000f94:	d400      	bmi.n	8000f98 <__aeabi_dsub+0x130>
 8000f96:	e368      	b.n	800166a <__aeabi_dsub+0x802>
 8000f98:	4b8c      	ldr	r3, [pc, #560]	@ (80011cc <__aeabi_dsub+0x364>)
 8000f9a:	3501      	adds	r5, #1
 8000f9c:	429d      	cmp	r5, r3
 8000f9e:	d100      	bne.n	8000fa2 <__aeabi_dsub+0x13a>
 8000fa0:	e0f4      	b.n	800118c <__aeabi_dsub+0x324>
 8000fa2:	4b8b      	ldr	r3, [pc, #556]	@ (80011d0 <__aeabi_dsub+0x368>)
 8000fa4:	056d      	lsls	r5, r5, #21
 8000fa6:	401c      	ands	r4, r3
 8000fa8:	0d6d      	lsrs	r5, r5, #21
 8000faa:	0767      	lsls	r7, r4, #29
 8000fac:	08c0      	lsrs	r0, r0, #3
 8000fae:	0264      	lsls	r4, r4, #9
 8000fb0:	4307      	orrs	r7, r0
 8000fb2:	0b24      	lsrs	r4, r4, #12
 8000fb4:	e0ec      	b.n	8001190 <__aeabi_dsub+0x328>
 8000fb6:	2b00      	cmp	r3, #0
 8000fb8:	dc00      	bgt.n	8000fbc <__aeabi_dsub+0x154>
 8000fba:	e329      	b.n	8001610 <__aeabi_dsub+0x7a8>
 8000fbc:	4649      	mov	r1, r9
 8000fbe:	2900      	cmp	r1, #0
 8000fc0:	d000      	beq.n	8000fc4 <__aeabi_dsub+0x15c>
 8000fc2:	e0d6      	b.n	8001172 <__aeabi_dsub+0x30a>
 8000fc4:	4659      	mov	r1, fp
 8000fc6:	4311      	orrs	r1, r2
 8000fc8:	d100      	bne.n	8000fcc <__aeabi_dsub+0x164>
 8000fca:	e12e      	b.n	800122a <__aeabi_dsub+0x3c2>
 8000fcc:	1e59      	subs	r1, r3, #1
 8000fce:	2b01      	cmp	r3, #1
 8000fd0:	d100      	bne.n	8000fd4 <__aeabi_dsub+0x16c>
 8000fd2:	e1e6      	b.n	80013a2 <__aeabi_dsub+0x53a>
 8000fd4:	42bb      	cmp	r3, r7
 8000fd6:	d100      	bne.n	8000fda <__aeabi_dsub+0x172>
 8000fd8:	e182      	b.n	80012e0 <__aeabi_dsub+0x478>
 8000fda:	2701      	movs	r7, #1
 8000fdc:	000b      	movs	r3, r1
 8000fde:	2938      	cmp	r1, #56	@ 0x38
 8000fe0:	dc14      	bgt.n	800100c <__aeabi_dsub+0x1a4>
 8000fe2:	2b1f      	cmp	r3, #31
 8000fe4:	dd00      	ble.n	8000fe8 <__aeabi_dsub+0x180>
 8000fe6:	e23c      	b.n	8001462 <__aeabi_dsub+0x5fa>
 8000fe8:	2720      	movs	r7, #32
 8000fea:	1af9      	subs	r1, r7, r3
 8000fec:	468c      	mov	ip, r1
 8000fee:	4659      	mov	r1, fp
 8000ff0:	4667      	mov	r7, ip
 8000ff2:	40b9      	lsls	r1, r7
 8000ff4:	000f      	movs	r7, r1
 8000ff6:	0011      	movs	r1, r2
 8000ff8:	40d9      	lsrs	r1, r3
 8000ffa:	430f      	orrs	r7, r1
 8000ffc:	4661      	mov	r1, ip
 8000ffe:	408a      	lsls	r2, r1
 8001000:	1e51      	subs	r1, r2, #1
 8001002:	418a      	sbcs	r2, r1
 8001004:	4659      	mov	r1, fp
 8001006:	40d9      	lsrs	r1, r3
 8001008:	4317      	orrs	r7, r2
 800100a:	1864      	adds	r4, r4, r1
 800100c:	183f      	adds	r7, r7, r0
 800100e:	4287      	cmp	r7, r0
 8001010:	4180      	sbcs	r0, r0
 8001012:	4240      	negs	r0, r0
 8001014:	1824      	adds	r4, r4, r0
 8001016:	0223      	lsls	r3, r4, #8
 8001018:	d400      	bmi.n	800101c <__aeabi_dsub+0x1b4>
 800101a:	e0c6      	b.n	80011aa <__aeabi_dsub+0x342>
 800101c:	4b6b      	ldr	r3, [pc, #428]	@ (80011cc <__aeabi_dsub+0x364>)
 800101e:	3501      	adds	r5, #1
 8001020:	429d      	cmp	r5, r3
 8001022:	d100      	bne.n	8001026 <__aeabi_dsub+0x1be>
 8001024:	e0b2      	b.n	800118c <__aeabi_dsub+0x324>
 8001026:	2101      	movs	r1, #1
 8001028:	4b69      	ldr	r3, [pc, #420]	@ (80011d0 <__aeabi_dsub+0x368>)
 800102a:	087a      	lsrs	r2, r7, #1
 800102c:	401c      	ands	r4, r3
 800102e:	4039      	ands	r1, r7
 8001030:	430a      	orrs	r2, r1
 8001032:	07e7      	lsls	r7, r4, #31
 8001034:	4317      	orrs	r7, r2
 8001036:	0864      	lsrs	r4, r4, #1
 8001038:	e79e      	b.n	8000f78 <__aeabi_dsub+0x110>
 800103a:	4b66      	ldr	r3, [pc, #408]	@ (80011d4 <__aeabi_dsub+0x36c>)
 800103c:	4311      	orrs	r1, r2
 800103e:	468a      	mov	sl, r1
 8001040:	18eb      	adds	r3, r5, r3
 8001042:	2900      	cmp	r1, #0
 8001044:	d028      	beq.n	8001098 <__aeabi_dsub+0x230>
 8001046:	4566      	cmp	r6, ip
 8001048:	d02c      	beq.n	80010a4 <__aeabi_dsub+0x23c>
 800104a:	2b00      	cmp	r3, #0
 800104c:	d05b      	beq.n	8001106 <__aeabi_dsub+0x29e>
 800104e:	2d00      	cmp	r5, #0
 8001050:	d100      	bne.n	8001054 <__aeabi_dsub+0x1ec>
 8001052:	e12c      	b.n	80012ae <__aeabi_dsub+0x446>
 8001054:	465b      	mov	r3, fp
 8001056:	4666      	mov	r6, ip
 8001058:	075f      	lsls	r7, r3, #29
 800105a:	08d2      	lsrs	r2, r2, #3
 800105c:	4317      	orrs	r7, r2
 800105e:	08dd      	lsrs	r5, r3, #3
 8001060:	003b      	movs	r3, r7
 8001062:	432b      	orrs	r3, r5
 8001064:	d100      	bne.n	8001068 <__aeabi_dsub+0x200>
 8001066:	e0e2      	b.n	800122e <__aeabi_dsub+0x3c6>
 8001068:	2480      	movs	r4, #128	@ 0x80
 800106a:	0324      	lsls	r4, r4, #12
 800106c:	432c      	orrs	r4, r5
 800106e:	0324      	lsls	r4, r4, #12
 8001070:	4d56      	ldr	r5, [pc, #344]	@ (80011cc <__aeabi_dsub+0x364>)
 8001072:	0b24      	lsrs	r4, r4, #12
 8001074:	e08c      	b.n	8001190 <__aeabi_dsub+0x328>
 8001076:	4659      	mov	r1, fp
 8001078:	4311      	orrs	r1, r2
 800107a:	d100      	bne.n	800107e <__aeabi_dsub+0x216>
 800107c:	e0d5      	b.n	800122a <__aeabi_dsub+0x3c2>
 800107e:	1e59      	subs	r1, r3, #1
 8001080:	2b01      	cmp	r3, #1
 8001082:	d100      	bne.n	8001086 <__aeabi_dsub+0x21e>
 8001084:	e1b9      	b.n	80013fa <__aeabi_dsub+0x592>
 8001086:	42bb      	cmp	r3, r7
 8001088:	d100      	bne.n	800108c <__aeabi_dsub+0x224>
 800108a:	e1b1      	b.n	80013f0 <__aeabi_dsub+0x588>
 800108c:	2701      	movs	r7, #1
 800108e:	000b      	movs	r3, r1
 8001090:	2938      	cmp	r1, #56	@ 0x38
 8001092:	dd00      	ble.n	8001096 <__aeabi_dsub+0x22e>
 8001094:	e740      	b.n	8000f18 <__aeabi_dsub+0xb0>
 8001096:	e72a      	b.n	8000eee <__aeabi_dsub+0x86>
 8001098:	4661      	mov	r1, ip
 800109a:	2701      	movs	r7, #1
 800109c:	4079      	eors	r1, r7
 800109e:	468c      	mov	ip, r1
 80010a0:	4566      	cmp	r6, ip
 80010a2:	d1d2      	bne.n	800104a <__aeabi_dsub+0x1e2>
 80010a4:	2b00      	cmp	r3, #0
 80010a6:	d100      	bne.n	80010aa <__aeabi_dsub+0x242>
 80010a8:	e0c5      	b.n	8001236 <__aeabi_dsub+0x3ce>
 80010aa:	2d00      	cmp	r5, #0
 80010ac:	d000      	beq.n	80010b0 <__aeabi_dsub+0x248>
 80010ae:	e155      	b.n	800135c <__aeabi_dsub+0x4f4>
 80010b0:	464b      	mov	r3, r9
 80010b2:	0025      	movs	r5, r4
 80010b4:	4305      	orrs	r5, r0
 80010b6:	d100      	bne.n	80010ba <__aeabi_dsub+0x252>
 80010b8:	e212      	b.n	80014e0 <__aeabi_dsub+0x678>
 80010ba:	1e59      	subs	r1, r3, #1
 80010bc:	468c      	mov	ip, r1
 80010be:	2b01      	cmp	r3, #1
 80010c0:	d100      	bne.n	80010c4 <__aeabi_dsub+0x25c>
 80010c2:	e249      	b.n	8001558 <__aeabi_dsub+0x6f0>
 80010c4:	4d41      	ldr	r5, [pc, #260]	@ (80011cc <__aeabi_dsub+0x364>)
 80010c6:	42ab      	cmp	r3, r5
 80010c8:	d100      	bne.n	80010cc <__aeabi_dsub+0x264>
 80010ca:	e28f      	b.n	80015ec <__aeabi_dsub+0x784>
 80010cc:	2701      	movs	r7, #1
 80010ce:	2938      	cmp	r1, #56	@ 0x38
 80010d0:	dc11      	bgt.n	80010f6 <__aeabi_dsub+0x28e>
 80010d2:	4663      	mov	r3, ip
 80010d4:	2b1f      	cmp	r3, #31
 80010d6:	dd00      	ble.n	80010da <__aeabi_dsub+0x272>
 80010d8:	e25b      	b.n	8001592 <__aeabi_dsub+0x72a>
 80010da:	4661      	mov	r1, ip
 80010dc:	2320      	movs	r3, #32
 80010de:	0027      	movs	r7, r4
 80010e0:	1a5b      	subs	r3, r3, r1
 80010e2:	0005      	movs	r5, r0
 80010e4:	4098      	lsls	r0, r3
 80010e6:	409f      	lsls	r7, r3
 80010e8:	40cd      	lsrs	r5, r1
 80010ea:	1e43      	subs	r3, r0, #1
 80010ec:	4198      	sbcs	r0, r3
 80010ee:	40cc      	lsrs	r4, r1
 80010f0:	432f      	orrs	r7, r5
 80010f2:	4307      	orrs	r7, r0
 80010f4:	44a3      	add	fp, r4
 80010f6:	18bf      	adds	r7, r7, r2
 80010f8:	4297      	cmp	r7, r2
 80010fa:	4192      	sbcs	r2, r2
 80010fc:	4252      	negs	r2, r2
 80010fe:	445a      	add	r2, fp
 8001100:	0014      	movs	r4, r2
 8001102:	464d      	mov	r5, r9
 8001104:	e787      	b.n	8001016 <__aeabi_dsub+0x1ae>
 8001106:	4f34      	ldr	r7, [pc, #208]	@ (80011d8 <__aeabi_dsub+0x370>)
 8001108:	1c6b      	adds	r3, r5, #1
 800110a:	423b      	tst	r3, r7
 800110c:	d000      	beq.n	8001110 <__aeabi_dsub+0x2a8>
 800110e:	e0b6      	b.n	800127e <__aeabi_dsub+0x416>
 8001110:	4659      	mov	r1, fp
 8001112:	0023      	movs	r3, r4
 8001114:	4311      	orrs	r1, r2
 8001116:	000f      	movs	r7, r1
 8001118:	4303      	orrs	r3, r0
 800111a:	2d00      	cmp	r5, #0
 800111c:	d000      	beq.n	8001120 <__aeabi_dsub+0x2b8>
 800111e:	e126      	b.n	800136e <__aeabi_dsub+0x506>
 8001120:	2b00      	cmp	r3, #0
 8001122:	d100      	bne.n	8001126 <__aeabi_dsub+0x2be>
 8001124:	e1c0      	b.n	80014a8 <__aeabi_dsub+0x640>
 8001126:	2900      	cmp	r1, #0
 8001128:	d100      	bne.n	800112c <__aeabi_dsub+0x2c4>
 800112a:	e0a1      	b.n	8001270 <__aeabi_dsub+0x408>
 800112c:	1a83      	subs	r3, r0, r2
 800112e:	4698      	mov	r8, r3
 8001130:	465b      	mov	r3, fp
 8001132:	4540      	cmp	r0, r8
 8001134:	41ad      	sbcs	r5, r5
 8001136:	1ae3      	subs	r3, r4, r3
 8001138:	426d      	negs	r5, r5
 800113a:	1b5b      	subs	r3, r3, r5
 800113c:	2580      	movs	r5, #128	@ 0x80
 800113e:	042d      	lsls	r5, r5, #16
 8001140:	422b      	tst	r3, r5
 8001142:	d100      	bne.n	8001146 <__aeabi_dsub+0x2de>
 8001144:	e14b      	b.n	80013de <__aeabi_dsub+0x576>
 8001146:	465b      	mov	r3, fp
 8001148:	1a10      	subs	r0, r2, r0
 800114a:	4282      	cmp	r2, r0
 800114c:	4192      	sbcs	r2, r2
 800114e:	1b1c      	subs	r4, r3, r4
 8001150:	0007      	movs	r7, r0
 8001152:	2601      	movs	r6, #1
 8001154:	4663      	mov	r3, ip
 8001156:	4252      	negs	r2, r2
 8001158:	1aa4      	subs	r4, r4, r2
 800115a:	4327      	orrs	r7, r4
 800115c:	401e      	ands	r6, r3
 800115e:	2f00      	cmp	r7, #0
 8001160:	d100      	bne.n	8001164 <__aeabi_dsub+0x2fc>
 8001162:	e142      	b.n	80013ea <__aeabi_dsub+0x582>
 8001164:	422c      	tst	r4, r5
 8001166:	d100      	bne.n	800116a <__aeabi_dsub+0x302>
 8001168:	e26d      	b.n	8001646 <__aeabi_dsub+0x7de>
 800116a:	4b19      	ldr	r3, [pc, #100]	@ (80011d0 <__aeabi_dsub+0x368>)
 800116c:	2501      	movs	r5, #1
 800116e:	401c      	ands	r4, r3
 8001170:	e71b      	b.n	8000faa <__aeabi_dsub+0x142>
 8001172:	42bd      	cmp	r5, r7
 8001174:	d100      	bne.n	8001178 <__aeabi_dsub+0x310>
 8001176:	e13b      	b.n	80013f0 <__aeabi_dsub+0x588>
 8001178:	2701      	movs	r7, #1
 800117a:	2b38      	cmp	r3, #56	@ 0x38
 800117c:	dd00      	ble.n	8001180 <__aeabi_dsub+0x318>
 800117e:	e745      	b.n	800100c <__aeabi_dsub+0x1a4>
 8001180:	2780      	movs	r7, #128	@ 0x80
 8001182:	4659      	mov	r1, fp
 8001184:	043f      	lsls	r7, r7, #16
 8001186:	4339      	orrs	r1, r7
 8001188:	468b      	mov	fp, r1
 800118a:	e72a      	b.n	8000fe2 <__aeabi_dsub+0x17a>
 800118c:	2400      	movs	r4, #0
 800118e:	2700      	movs	r7, #0
 8001190:	052d      	lsls	r5, r5, #20
 8001192:	4325      	orrs	r5, r4
 8001194:	07f6      	lsls	r6, r6, #31
 8001196:	4335      	orrs	r5, r6
 8001198:	0038      	movs	r0, r7
 800119a:	0029      	movs	r1, r5
 800119c:	b003      	add	sp, #12
 800119e:	bcf0      	pop	{r4, r5, r6, r7}
 80011a0:	46bb      	mov	fp, r7
 80011a2:	46b2      	mov	sl, r6
 80011a4:	46a9      	mov	r9, r5
 80011a6:	46a0      	mov	r8, r4
 80011a8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80011aa:	077b      	lsls	r3, r7, #29
 80011ac:	d004      	beq.n	80011b8 <__aeabi_dsub+0x350>
 80011ae:	230f      	movs	r3, #15
 80011b0:	403b      	ands	r3, r7
 80011b2:	2b04      	cmp	r3, #4
 80011b4:	d000      	beq.n	80011b8 <__aeabi_dsub+0x350>
 80011b6:	e6e7      	b.n	8000f88 <__aeabi_dsub+0x120>
 80011b8:	002b      	movs	r3, r5
 80011ba:	08f8      	lsrs	r0, r7, #3
 80011bc:	4a03      	ldr	r2, [pc, #12]	@ (80011cc <__aeabi_dsub+0x364>)
 80011be:	0767      	lsls	r7, r4, #29
 80011c0:	4307      	orrs	r7, r0
 80011c2:	08e5      	lsrs	r5, r4, #3
 80011c4:	4293      	cmp	r3, r2
 80011c6:	d100      	bne.n	80011ca <__aeabi_dsub+0x362>
 80011c8:	e74a      	b.n	8001060 <__aeabi_dsub+0x1f8>
 80011ca:	e0a5      	b.n	8001318 <__aeabi_dsub+0x4b0>
 80011cc:	000007ff 	.word	0x000007ff
 80011d0:	ff7fffff 	.word	0xff7fffff
 80011d4:	fffff801 	.word	0xfffff801
 80011d8:	000007fe 	.word	0x000007fe
 80011dc:	0038      	movs	r0, r7
 80011de:	f000 faeb 	bl	80017b8 <__clzsi2>
 80011e2:	0003      	movs	r3, r0
 80011e4:	3318      	adds	r3, #24
 80011e6:	2b1f      	cmp	r3, #31
 80011e8:	dc00      	bgt.n	80011ec <__aeabi_dsub+0x384>
 80011ea:	e6a7      	b.n	8000f3c <__aeabi_dsub+0xd4>
 80011ec:	003a      	movs	r2, r7
 80011ee:	3808      	subs	r0, #8
 80011f0:	4082      	lsls	r2, r0
 80011f2:	429d      	cmp	r5, r3
 80011f4:	dd00      	ble.n	80011f8 <__aeabi_dsub+0x390>
 80011f6:	e08a      	b.n	800130e <__aeabi_dsub+0x4a6>
 80011f8:	1b5b      	subs	r3, r3, r5
 80011fa:	1c58      	adds	r0, r3, #1
 80011fc:	281f      	cmp	r0, #31
 80011fe:	dc00      	bgt.n	8001202 <__aeabi_dsub+0x39a>
 8001200:	e1d8      	b.n	80015b4 <__aeabi_dsub+0x74c>
 8001202:	0017      	movs	r7, r2
 8001204:	3b1f      	subs	r3, #31
 8001206:	40df      	lsrs	r7, r3
 8001208:	2820      	cmp	r0, #32
 800120a:	d005      	beq.n	8001218 <__aeabi_dsub+0x3b0>
 800120c:	2340      	movs	r3, #64	@ 0x40
 800120e:	1a1b      	subs	r3, r3, r0
 8001210:	409a      	lsls	r2, r3
 8001212:	1e53      	subs	r3, r2, #1
 8001214:	419a      	sbcs	r2, r3
 8001216:	4317      	orrs	r7, r2
 8001218:	2500      	movs	r5, #0
 800121a:	2f00      	cmp	r7, #0
 800121c:	d100      	bne.n	8001220 <__aeabi_dsub+0x3b8>
 800121e:	e0e5      	b.n	80013ec <__aeabi_dsub+0x584>
 8001220:	077b      	lsls	r3, r7, #29
 8001222:	d000      	beq.n	8001226 <__aeabi_dsub+0x3be>
 8001224:	e6ab      	b.n	8000f7e <__aeabi_dsub+0x116>
 8001226:	002c      	movs	r4, r5
 8001228:	e7c6      	b.n	80011b8 <__aeabi_dsub+0x350>
 800122a:	08c0      	lsrs	r0, r0, #3
 800122c:	e7c6      	b.n	80011bc <__aeabi_dsub+0x354>
 800122e:	2700      	movs	r7, #0
 8001230:	2400      	movs	r4, #0
 8001232:	4dd1      	ldr	r5, [pc, #836]	@ (8001578 <__aeabi_dsub+0x710>)
 8001234:	e7ac      	b.n	8001190 <__aeabi_dsub+0x328>
 8001236:	4fd1      	ldr	r7, [pc, #836]	@ (800157c <__aeabi_dsub+0x714>)
 8001238:	1c6b      	adds	r3, r5, #1
 800123a:	423b      	tst	r3, r7
 800123c:	d171      	bne.n	8001322 <__aeabi_dsub+0x4ba>
 800123e:	0023      	movs	r3, r4
 8001240:	4303      	orrs	r3, r0
 8001242:	2d00      	cmp	r5, #0
 8001244:	d000      	beq.n	8001248 <__aeabi_dsub+0x3e0>
 8001246:	e14e      	b.n	80014e6 <__aeabi_dsub+0x67e>
 8001248:	4657      	mov	r7, sl
 800124a:	2b00      	cmp	r3, #0
 800124c:	d100      	bne.n	8001250 <__aeabi_dsub+0x3e8>
 800124e:	e1b5      	b.n	80015bc <__aeabi_dsub+0x754>
 8001250:	2f00      	cmp	r7, #0
 8001252:	d00d      	beq.n	8001270 <__aeabi_dsub+0x408>
 8001254:	1883      	adds	r3, r0, r2
 8001256:	4283      	cmp	r3, r0
 8001258:	4180      	sbcs	r0, r0
 800125a:	445c      	add	r4, fp
 800125c:	4240      	negs	r0, r0
 800125e:	1824      	adds	r4, r4, r0
 8001260:	0222      	lsls	r2, r4, #8
 8001262:	d500      	bpl.n	8001266 <__aeabi_dsub+0x3fe>
 8001264:	e1c8      	b.n	80015f8 <__aeabi_dsub+0x790>
 8001266:	001f      	movs	r7, r3
 8001268:	4698      	mov	r8, r3
 800126a:	4327      	orrs	r7, r4
 800126c:	d100      	bne.n	8001270 <__aeabi_dsub+0x408>
 800126e:	e0bc      	b.n	80013ea <__aeabi_dsub+0x582>
 8001270:	4643      	mov	r3, r8
 8001272:	0767      	lsls	r7, r4, #29
 8001274:	08db      	lsrs	r3, r3, #3
 8001276:	431f      	orrs	r7, r3
 8001278:	08e5      	lsrs	r5, r4, #3
 800127a:	2300      	movs	r3, #0
 800127c:	e04c      	b.n	8001318 <__aeabi_dsub+0x4b0>
 800127e:	1a83      	subs	r3, r0, r2
 8001280:	4698      	mov	r8, r3
 8001282:	465b      	mov	r3, fp
 8001284:	4540      	cmp	r0, r8
 8001286:	41bf      	sbcs	r7, r7
 8001288:	1ae3      	subs	r3, r4, r3
 800128a:	427f      	negs	r7, r7
 800128c:	1bdb      	subs	r3, r3, r7
 800128e:	021f      	lsls	r7, r3, #8
 8001290:	d47c      	bmi.n	800138c <__aeabi_dsub+0x524>
 8001292:	4647      	mov	r7, r8
 8001294:	431f      	orrs	r7, r3
 8001296:	d100      	bne.n	800129a <__aeabi_dsub+0x432>
 8001298:	e0a6      	b.n	80013e8 <__aeabi_dsub+0x580>
 800129a:	001c      	movs	r4, r3
 800129c:	4647      	mov	r7, r8
 800129e:	e645      	b.n	8000f2c <__aeabi_dsub+0xc4>
 80012a0:	4cb7      	ldr	r4, [pc, #732]	@ (8001580 <__aeabi_dsub+0x718>)
 80012a2:	1aed      	subs	r5, r5, r3
 80012a4:	4014      	ands	r4, r2
 80012a6:	077b      	lsls	r3, r7, #29
 80012a8:	d000      	beq.n	80012ac <__aeabi_dsub+0x444>
 80012aa:	e780      	b.n	80011ae <__aeabi_dsub+0x346>
 80012ac:	e784      	b.n	80011b8 <__aeabi_dsub+0x350>
 80012ae:	464b      	mov	r3, r9
 80012b0:	0025      	movs	r5, r4
 80012b2:	4305      	orrs	r5, r0
 80012b4:	d066      	beq.n	8001384 <__aeabi_dsub+0x51c>
 80012b6:	1e5f      	subs	r7, r3, #1
 80012b8:	2b01      	cmp	r3, #1
 80012ba:	d100      	bne.n	80012be <__aeabi_dsub+0x456>
 80012bc:	e0fc      	b.n	80014b8 <__aeabi_dsub+0x650>
 80012be:	4dae      	ldr	r5, [pc, #696]	@ (8001578 <__aeabi_dsub+0x710>)
 80012c0:	42ab      	cmp	r3, r5
 80012c2:	d100      	bne.n	80012c6 <__aeabi_dsub+0x45e>
 80012c4:	e15e      	b.n	8001584 <__aeabi_dsub+0x71c>
 80012c6:	4666      	mov	r6, ip
 80012c8:	2f38      	cmp	r7, #56	@ 0x38
 80012ca:	dc00      	bgt.n	80012ce <__aeabi_dsub+0x466>
 80012cc:	e0b4      	b.n	8001438 <__aeabi_dsub+0x5d0>
 80012ce:	2001      	movs	r0, #1
 80012d0:	1a17      	subs	r7, r2, r0
 80012d2:	42ba      	cmp	r2, r7
 80012d4:	4192      	sbcs	r2, r2
 80012d6:	465b      	mov	r3, fp
 80012d8:	4252      	negs	r2, r2
 80012da:	464d      	mov	r5, r9
 80012dc:	1a9c      	subs	r4, r3, r2
 80012de:	e620      	b.n	8000f22 <__aeabi_dsub+0xba>
 80012e0:	0767      	lsls	r7, r4, #29
 80012e2:	08c0      	lsrs	r0, r0, #3
 80012e4:	4307      	orrs	r7, r0
 80012e6:	08e5      	lsrs	r5, r4, #3
 80012e8:	e6ba      	b.n	8001060 <__aeabi_dsub+0x1f8>
 80012ea:	001f      	movs	r7, r3
 80012ec:	4659      	mov	r1, fp
 80012ee:	3f20      	subs	r7, #32
 80012f0:	40f9      	lsrs	r1, r7
 80012f2:	000f      	movs	r7, r1
 80012f4:	2b20      	cmp	r3, #32
 80012f6:	d005      	beq.n	8001304 <__aeabi_dsub+0x49c>
 80012f8:	2140      	movs	r1, #64	@ 0x40
 80012fa:	1acb      	subs	r3, r1, r3
 80012fc:	4659      	mov	r1, fp
 80012fe:	4099      	lsls	r1, r3
 8001300:	430a      	orrs	r2, r1
 8001302:	4692      	mov	sl, r2
 8001304:	4653      	mov	r3, sl
 8001306:	1e5a      	subs	r2, r3, #1
 8001308:	4193      	sbcs	r3, r2
 800130a:	431f      	orrs	r7, r3
 800130c:	e604      	b.n	8000f18 <__aeabi_dsub+0xb0>
 800130e:	1aeb      	subs	r3, r5, r3
 8001310:	4d9b      	ldr	r5, [pc, #620]	@ (8001580 <__aeabi_dsub+0x718>)
 8001312:	4015      	ands	r5, r2
 8001314:	076f      	lsls	r7, r5, #29
 8001316:	08ed      	lsrs	r5, r5, #3
 8001318:	032c      	lsls	r4, r5, #12
 800131a:	055d      	lsls	r5, r3, #21
 800131c:	0b24      	lsrs	r4, r4, #12
 800131e:	0d6d      	lsrs	r5, r5, #21
 8001320:	e736      	b.n	8001190 <__aeabi_dsub+0x328>
 8001322:	4d95      	ldr	r5, [pc, #596]	@ (8001578 <__aeabi_dsub+0x710>)
 8001324:	42ab      	cmp	r3, r5
 8001326:	d100      	bne.n	800132a <__aeabi_dsub+0x4c2>
 8001328:	e0d6      	b.n	80014d8 <__aeabi_dsub+0x670>
 800132a:	1882      	adds	r2, r0, r2
 800132c:	0021      	movs	r1, r4
 800132e:	4282      	cmp	r2, r0
 8001330:	4180      	sbcs	r0, r0
 8001332:	4459      	add	r1, fp
 8001334:	4240      	negs	r0, r0
 8001336:	1808      	adds	r0, r1, r0
 8001338:	07c7      	lsls	r7, r0, #31
 800133a:	0852      	lsrs	r2, r2, #1
 800133c:	4317      	orrs	r7, r2
 800133e:	0844      	lsrs	r4, r0, #1
 8001340:	0752      	lsls	r2, r2, #29
 8001342:	d400      	bmi.n	8001346 <__aeabi_dsub+0x4de>
 8001344:	e185      	b.n	8001652 <__aeabi_dsub+0x7ea>
 8001346:	220f      	movs	r2, #15
 8001348:	001d      	movs	r5, r3
 800134a:	403a      	ands	r2, r7
 800134c:	2a04      	cmp	r2, #4
 800134e:	d000      	beq.n	8001352 <__aeabi_dsub+0x4ea>
 8001350:	e61a      	b.n	8000f88 <__aeabi_dsub+0x120>
 8001352:	08ff      	lsrs	r7, r7, #3
 8001354:	0764      	lsls	r4, r4, #29
 8001356:	4327      	orrs	r7, r4
 8001358:	0905      	lsrs	r5, r0, #4
 800135a:	e7dd      	b.n	8001318 <__aeabi_dsub+0x4b0>
 800135c:	465b      	mov	r3, fp
 800135e:	08d2      	lsrs	r2, r2, #3
 8001360:	075f      	lsls	r7, r3, #29
 8001362:	4317      	orrs	r7, r2
 8001364:	08dd      	lsrs	r5, r3, #3
 8001366:	e67b      	b.n	8001060 <__aeabi_dsub+0x1f8>
 8001368:	2700      	movs	r7, #0
 800136a:	2400      	movs	r4, #0
 800136c:	e710      	b.n	8001190 <__aeabi_dsub+0x328>
 800136e:	2b00      	cmp	r3, #0
 8001370:	d000      	beq.n	8001374 <__aeabi_dsub+0x50c>
 8001372:	e0d6      	b.n	8001522 <__aeabi_dsub+0x6ba>
 8001374:	2900      	cmp	r1, #0
 8001376:	d000      	beq.n	800137a <__aeabi_dsub+0x512>
 8001378:	e12f      	b.n	80015da <__aeabi_dsub+0x772>
 800137a:	2480      	movs	r4, #128	@ 0x80
 800137c:	2600      	movs	r6, #0
 800137e:	4d7e      	ldr	r5, [pc, #504]	@ (8001578 <__aeabi_dsub+0x710>)
 8001380:	0324      	lsls	r4, r4, #12
 8001382:	e705      	b.n	8001190 <__aeabi_dsub+0x328>
 8001384:	4666      	mov	r6, ip
 8001386:	465c      	mov	r4, fp
 8001388:	08d0      	lsrs	r0, r2, #3
 800138a:	e717      	b.n	80011bc <__aeabi_dsub+0x354>
 800138c:	465b      	mov	r3, fp
 800138e:	1a17      	subs	r7, r2, r0
 8001390:	42ba      	cmp	r2, r7
 8001392:	4192      	sbcs	r2, r2
 8001394:	1b1c      	subs	r4, r3, r4
 8001396:	2601      	movs	r6, #1
 8001398:	4663      	mov	r3, ip
 800139a:	4252      	negs	r2, r2
 800139c:	1aa4      	subs	r4, r4, r2
 800139e:	401e      	ands	r6, r3
 80013a0:	e5c4      	b.n	8000f2c <__aeabi_dsub+0xc4>
 80013a2:	1883      	adds	r3, r0, r2
 80013a4:	4283      	cmp	r3, r0
 80013a6:	4180      	sbcs	r0, r0
 80013a8:	445c      	add	r4, fp
 80013aa:	4240      	negs	r0, r0
 80013ac:	1825      	adds	r5, r4, r0
 80013ae:	022a      	lsls	r2, r5, #8
 80013b0:	d400      	bmi.n	80013b4 <__aeabi_dsub+0x54c>
 80013b2:	e0da      	b.n	800156a <__aeabi_dsub+0x702>
 80013b4:	4a72      	ldr	r2, [pc, #456]	@ (8001580 <__aeabi_dsub+0x718>)
 80013b6:	085b      	lsrs	r3, r3, #1
 80013b8:	4015      	ands	r5, r2
 80013ba:	07ea      	lsls	r2, r5, #31
 80013bc:	431a      	orrs	r2, r3
 80013be:	0869      	lsrs	r1, r5, #1
 80013c0:	075b      	lsls	r3, r3, #29
 80013c2:	d400      	bmi.n	80013c6 <__aeabi_dsub+0x55e>
 80013c4:	e14a      	b.n	800165c <__aeabi_dsub+0x7f4>
 80013c6:	230f      	movs	r3, #15
 80013c8:	4013      	ands	r3, r2
 80013ca:	2b04      	cmp	r3, #4
 80013cc:	d100      	bne.n	80013d0 <__aeabi_dsub+0x568>
 80013ce:	e0fc      	b.n	80015ca <__aeabi_dsub+0x762>
 80013d0:	1d17      	adds	r7, r2, #4
 80013d2:	4297      	cmp	r7, r2
 80013d4:	41a4      	sbcs	r4, r4
 80013d6:	4264      	negs	r4, r4
 80013d8:	2502      	movs	r5, #2
 80013da:	1864      	adds	r4, r4, r1
 80013dc:	e6ec      	b.n	80011b8 <__aeabi_dsub+0x350>
 80013de:	4647      	mov	r7, r8
 80013e0:	001c      	movs	r4, r3
 80013e2:	431f      	orrs	r7, r3
 80013e4:	d000      	beq.n	80013e8 <__aeabi_dsub+0x580>
 80013e6:	e743      	b.n	8001270 <__aeabi_dsub+0x408>
 80013e8:	2600      	movs	r6, #0
 80013ea:	2500      	movs	r5, #0
 80013ec:	2400      	movs	r4, #0
 80013ee:	e6cf      	b.n	8001190 <__aeabi_dsub+0x328>
 80013f0:	08c0      	lsrs	r0, r0, #3
 80013f2:	0767      	lsls	r7, r4, #29
 80013f4:	4307      	orrs	r7, r0
 80013f6:	08e5      	lsrs	r5, r4, #3
 80013f8:	e632      	b.n	8001060 <__aeabi_dsub+0x1f8>
 80013fa:	1a87      	subs	r7, r0, r2
 80013fc:	465b      	mov	r3, fp
 80013fe:	42b8      	cmp	r0, r7
 8001400:	4180      	sbcs	r0, r0
 8001402:	1ae4      	subs	r4, r4, r3
 8001404:	4240      	negs	r0, r0
 8001406:	1a24      	subs	r4, r4, r0
 8001408:	0223      	lsls	r3, r4, #8
 800140a:	d428      	bmi.n	800145e <__aeabi_dsub+0x5f6>
 800140c:	0763      	lsls	r3, r4, #29
 800140e:	08ff      	lsrs	r7, r7, #3
 8001410:	431f      	orrs	r7, r3
 8001412:	08e5      	lsrs	r5, r4, #3
 8001414:	2301      	movs	r3, #1
 8001416:	e77f      	b.n	8001318 <__aeabi_dsub+0x4b0>
 8001418:	2b00      	cmp	r3, #0
 800141a:	d100      	bne.n	800141e <__aeabi_dsub+0x5b6>
 800141c:	e673      	b.n	8001106 <__aeabi_dsub+0x29e>
 800141e:	464b      	mov	r3, r9
 8001420:	1b5f      	subs	r7, r3, r5
 8001422:	003b      	movs	r3, r7
 8001424:	2d00      	cmp	r5, #0
 8001426:	d100      	bne.n	800142a <__aeabi_dsub+0x5c2>
 8001428:	e742      	b.n	80012b0 <__aeabi_dsub+0x448>
 800142a:	2f38      	cmp	r7, #56	@ 0x38
 800142c:	dd00      	ble.n	8001430 <__aeabi_dsub+0x5c8>
 800142e:	e0ec      	b.n	800160a <__aeabi_dsub+0x7a2>
 8001430:	2380      	movs	r3, #128	@ 0x80
 8001432:	000e      	movs	r6, r1
 8001434:	041b      	lsls	r3, r3, #16
 8001436:	431c      	orrs	r4, r3
 8001438:	2f1f      	cmp	r7, #31
 800143a:	dc25      	bgt.n	8001488 <__aeabi_dsub+0x620>
 800143c:	2520      	movs	r5, #32
 800143e:	0023      	movs	r3, r4
 8001440:	1bed      	subs	r5, r5, r7
 8001442:	0001      	movs	r1, r0
 8001444:	40a8      	lsls	r0, r5
 8001446:	40ab      	lsls	r3, r5
 8001448:	40f9      	lsrs	r1, r7
 800144a:	1e45      	subs	r5, r0, #1
 800144c:	41a8      	sbcs	r0, r5
 800144e:	430b      	orrs	r3, r1
 8001450:	40fc      	lsrs	r4, r7
 8001452:	4318      	orrs	r0, r3
 8001454:	465b      	mov	r3, fp
 8001456:	1b1b      	subs	r3, r3, r4
 8001458:	469b      	mov	fp, r3
 800145a:	e739      	b.n	80012d0 <__aeabi_dsub+0x468>
 800145c:	4666      	mov	r6, ip
 800145e:	2501      	movs	r5, #1
 8001460:	e562      	b.n	8000f28 <__aeabi_dsub+0xc0>
 8001462:	001f      	movs	r7, r3
 8001464:	4659      	mov	r1, fp
 8001466:	3f20      	subs	r7, #32
 8001468:	40f9      	lsrs	r1, r7
 800146a:	468c      	mov	ip, r1
 800146c:	2b20      	cmp	r3, #32
 800146e:	d005      	beq.n	800147c <__aeabi_dsub+0x614>
 8001470:	2740      	movs	r7, #64	@ 0x40
 8001472:	4659      	mov	r1, fp
 8001474:	1afb      	subs	r3, r7, r3
 8001476:	4099      	lsls	r1, r3
 8001478:	430a      	orrs	r2, r1
 800147a:	4692      	mov	sl, r2
 800147c:	4657      	mov	r7, sl
 800147e:	1e7b      	subs	r3, r7, #1
 8001480:	419f      	sbcs	r7, r3
 8001482:	4663      	mov	r3, ip
 8001484:	431f      	orrs	r7, r3
 8001486:	e5c1      	b.n	800100c <__aeabi_dsub+0x1a4>
 8001488:	003b      	movs	r3, r7
 800148a:	0025      	movs	r5, r4
 800148c:	3b20      	subs	r3, #32
 800148e:	40dd      	lsrs	r5, r3
 8001490:	2f20      	cmp	r7, #32
 8001492:	d004      	beq.n	800149e <__aeabi_dsub+0x636>
 8001494:	2340      	movs	r3, #64	@ 0x40
 8001496:	1bdb      	subs	r3, r3, r7
 8001498:	409c      	lsls	r4, r3
 800149a:	4320      	orrs	r0, r4
 800149c:	4680      	mov	r8, r0
 800149e:	4640      	mov	r0, r8
 80014a0:	1e43      	subs	r3, r0, #1
 80014a2:	4198      	sbcs	r0, r3
 80014a4:	4328      	orrs	r0, r5
 80014a6:	e713      	b.n	80012d0 <__aeabi_dsub+0x468>
 80014a8:	2900      	cmp	r1, #0
 80014aa:	d09d      	beq.n	80013e8 <__aeabi_dsub+0x580>
 80014ac:	2601      	movs	r6, #1
 80014ae:	4663      	mov	r3, ip
 80014b0:	465c      	mov	r4, fp
 80014b2:	4690      	mov	r8, r2
 80014b4:	401e      	ands	r6, r3
 80014b6:	e6db      	b.n	8001270 <__aeabi_dsub+0x408>
 80014b8:	1a17      	subs	r7, r2, r0
 80014ba:	465b      	mov	r3, fp
 80014bc:	42ba      	cmp	r2, r7
 80014be:	4192      	sbcs	r2, r2
 80014c0:	1b1c      	subs	r4, r3, r4
 80014c2:	4252      	negs	r2, r2
 80014c4:	1aa4      	subs	r4, r4, r2
 80014c6:	0223      	lsls	r3, r4, #8
 80014c8:	d4c8      	bmi.n	800145c <__aeabi_dsub+0x5f4>
 80014ca:	0763      	lsls	r3, r4, #29
 80014cc:	08ff      	lsrs	r7, r7, #3
 80014ce:	431f      	orrs	r7, r3
 80014d0:	4666      	mov	r6, ip
 80014d2:	2301      	movs	r3, #1
 80014d4:	08e5      	lsrs	r5, r4, #3
 80014d6:	e71f      	b.n	8001318 <__aeabi_dsub+0x4b0>
 80014d8:	001d      	movs	r5, r3
 80014da:	2400      	movs	r4, #0
 80014dc:	2700      	movs	r7, #0
 80014de:	e657      	b.n	8001190 <__aeabi_dsub+0x328>
 80014e0:	465c      	mov	r4, fp
 80014e2:	08d0      	lsrs	r0, r2, #3
 80014e4:	e66a      	b.n	80011bc <__aeabi_dsub+0x354>
 80014e6:	2b00      	cmp	r3, #0
 80014e8:	d100      	bne.n	80014ec <__aeabi_dsub+0x684>
 80014ea:	e737      	b.n	800135c <__aeabi_dsub+0x4f4>
 80014ec:	4653      	mov	r3, sl
 80014ee:	08c0      	lsrs	r0, r0, #3
 80014f0:	0767      	lsls	r7, r4, #29
 80014f2:	4307      	orrs	r7, r0
 80014f4:	08e5      	lsrs	r5, r4, #3
 80014f6:	2b00      	cmp	r3, #0
 80014f8:	d100      	bne.n	80014fc <__aeabi_dsub+0x694>
 80014fa:	e5b1      	b.n	8001060 <__aeabi_dsub+0x1f8>
 80014fc:	2380      	movs	r3, #128	@ 0x80
 80014fe:	031b      	lsls	r3, r3, #12
 8001500:	421d      	tst	r5, r3
 8001502:	d008      	beq.n	8001516 <__aeabi_dsub+0x6ae>
 8001504:	4659      	mov	r1, fp
 8001506:	08c8      	lsrs	r0, r1, #3
 8001508:	4218      	tst	r0, r3
 800150a:	d104      	bne.n	8001516 <__aeabi_dsub+0x6ae>
 800150c:	08d2      	lsrs	r2, r2, #3
 800150e:	0749      	lsls	r1, r1, #29
 8001510:	430a      	orrs	r2, r1
 8001512:	0017      	movs	r7, r2
 8001514:	0005      	movs	r5, r0
 8001516:	0f7b      	lsrs	r3, r7, #29
 8001518:	00ff      	lsls	r7, r7, #3
 800151a:	08ff      	lsrs	r7, r7, #3
 800151c:	075b      	lsls	r3, r3, #29
 800151e:	431f      	orrs	r7, r3
 8001520:	e59e      	b.n	8001060 <__aeabi_dsub+0x1f8>
 8001522:	08c0      	lsrs	r0, r0, #3
 8001524:	0763      	lsls	r3, r4, #29
 8001526:	4318      	orrs	r0, r3
 8001528:	08e5      	lsrs	r5, r4, #3
 800152a:	2900      	cmp	r1, #0
 800152c:	d053      	beq.n	80015d6 <__aeabi_dsub+0x76e>
 800152e:	2380      	movs	r3, #128	@ 0x80
 8001530:	031b      	lsls	r3, r3, #12
 8001532:	421d      	tst	r5, r3
 8001534:	d00a      	beq.n	800154c <__aeabi_dsub+0x6e4>
 8001536:	4659      	mov	r1, fp
 8001538:	08cc      	lsrs	r4, r1, #3
 800153a:	421c      	tst	r4, r3
 800153c:	d106      	bne.n	800154c <__aeabi_dsub+0x6e4>
 800153e:	2601      	movs	r6, #1
 8001540:	4663      	mov	r3, ip
 8001542:	0025      	movs	r5, r4
 8001544:	08d0      	lsrs	r0, r2, #3
 8001546:	0749      	lsls	r1, r1, #29
 8001548:	4308      	orrs	r0, r1
 800154a:	401e      	ands	r6, r3
 800154c:	0f47      	lsrs	r7, r0, #29
 800154e:	00c0      	lsls	r0, r0, #3
 8001550:	08c0      	lsrs	r0, r0, #3
 8001552:	077f      	lsls	r7, r7, #29
 8001554:	4307      	orrs	r7, r0
 8001556:	e583      	b.n	8001060 <__aeabi_dsub+0x1f8>
 8001558:	1883      	adds	r3, r0, r2
 800155a:	4293      	cmp	r3, r2
 800155c:	4192      	sbcs	r2, r2
 800155e:	445c      	add	r4, fp
 8001560:	4252      	negs	r2, r2
 8001562:	18a5      	adds	r5, r4, r2
 8001564:	022a      	lsls	r2, r5, #8
 8001566:	d500      	bpl.n	800156a <__aeabi_dsub+0x702>
 8001568:	e724      	b.n	80013b4 <__aeabi_dsub+0x54c>
 800156a:	076f      	lsls	r7, r5, #29
 800156c:	08db      	lsrs	r3, r3, #3
 800156e:	431f      	orrs	r7, r3
 8001570:	08ed      	lsrs	r5, r5, #3
 8001572:	2301      	movs	r3, #1
 8001574:	e6d0      	b.n	8001318 <__aeabi_dsub+0x4b0>
 8001576:	46c0      	nop			@ (mov r8, r8)
 8001578:	000007ff 	.word	0x000007ff
 800157c:	000007fe 	.word	0x000007fe
 8001580:	ff7fffff 	.word	0xff7fffff
 8001584:	465b      	mov	r3, fp
 8001586:	08d2      	lsrs	r2, r2, #3
 8001588:	075f      	lsls	r7, r3, #29
 800158a:	4666      	mov	r6, ip
 800158c:	4317      	orrs	r7, r2
 800158e:	08dd      	lsrs	r5, r3, #3
 8001590:	e566      	b.n	8001060 <__aeabi_dsub+0x1f8>
 8001592:	0025      	movs	r5, r4
 8001594:	3b20      	subs	r3, #32
 8001596:	40dd      	lsrs	r5, r3
 8001598:	4663      	mov	r3, ip
 800159a:	2b20      	cmp	r3, #32
 800159c:	d005      	beq.n	80015aa <__aeabi_dsub+0x742>
 800159e:	2340      	movs	r3, #64	@ 0x40
 80015a0:	4661      	mov	r1, ip
 80015a2:	1a5b      	subs	r3, r3, r1
 80015a4:	409c      	lsls	r4, r3
 80015a6:	4320      	orrs	r0, r4
 80015a8:	4680      	mov	r8, r0
 80015aa:	4647      	mov	r7, r8
 80015ac:	1e7b      	subs	r3, r7, #1
 80015ae:	419f      	sbcs	r7, r3
 80015b0:	432f      	orrs	r7, r5
 80015b2:	e5a0      	b.n	80010f6 <__aeabi_dsub+0x28e>
 80015b4:	2120      	movs	r1, #32
 80015b6:	2700      	movs	r7, #0
 80015b8:	1a09      	subs	r1, r1, r0
 80015ba:	e4d2      	b.n	8000f62 <__aeabi_dsub+0xfa>
 80015bc:	2f00      	cmp	r7, #0
 80015be:	d100      	bne.n	80015c2 <__aeabi_dsub+0x75a>
 80015c0:	e713      	b.n	80013ea <__aeabi_dsub+0x582>
 80015c2:	465c      	mov	r4, fp
 80015c4:	0017      	movs	r7, r2
 80015c6:	2500      	movs	r5, #0
 80015c8:	e5f6      	b.n	80011b8 <__aeabi_dsub+0x350>
 80015ca:	08d7      	lsrs	r7, r2, #3
 80015cc:	0749      	lsls	r1, r1, #29
 80015ce:	2302      	movs	r3, #2
 80015d0:	430f      	orrs	r7, r1
 80015d2:	092d      	lsrs	r5, r5, #4
 80015d4:	e6a0      	b.n	8001318 <__aeabi_dsub+0x4b0>
 80015d6:	0007      	movs	r7, r0
 80015d8:	e542      	b.n	8001060 <__aeabi_dsub+0x1f8>
 80015da:	465b      	mov	r3, fp
 80015dc:	2601      	movs	r6, #1
 80015de:	075f      	lsls	r7, r3, #29
 80015e0:	08dd      	lsrs	r5, r3, #3
 80015e2:	4663      	mov	r3, ip
 80015e4:	08d2      	lsrs	r2, r2, #3
 80015e6:	4317      	orrs	r7, r2
 80015e8:	401e      	ands	r6, r3
 80015ea:	e539      	b.n	8001060 <__aeabi_dsub+0x1f8>
 80015ec:	465b      	mov	r3, fp
 80015ee:	08d2      	lsrs	r2, r2, #3
 80015f0:	075f      	lsls	r7, r3, #29
 80015f2:	4317      	orrs	r7, r2
 80015f4:	08dd      	lsrs	r5, r3, #3
 80015f6:	e533      	b.n	8001060 <__aeabi_dsub+0x1f8>
 80015f8:	4a1e      	ldr	r2, [pc, #120]	@ (8001674 <__aeabi_dsub+0x80c>)
 80015fa:	08db      	lsrs	r3, r3, #3
 80015fc:	4022      	ands	r2, r4
 80015fe:	0757      	lsls	r7, r2, #29
 8001600:	0252      	lsls	r2, r2, #9
 8001602:	2501      	movs	r5, #1
 8001604:	431f      	orrs	r7, r3
 8001606:	0b14      	lsrs	r4, r2, #12
 8001608:	e5c2      	b.n	8001190 <__aeabi_dsub+0x328>
 800160a:	000e      	movs	r6, r1
 800160c:	2001      	movs	r0, #1
 800160e:	e65f      	b.n	80012d0 <__aeabi_dsub+0x468>
 8001610:	2b00      	cmp	r3, #0
 8001612:	d00d      	beq.n	8001630 <__aeabi_dsub+0x7c8>
 8001614:	464b      	mov	r3, r9
 8001616:	1b5b      	subs	r3, r3, r5
 8001618:	469c      	mov	ip, r3
 800161a:	2d00      	cmp	r5, #0
 800161c:	d100      	bne.n	8001620 <__aeabi_dsub+0x7b8>
 800161e:	e548      	b.n	80010b2 <__aeabi_dsub+0x24a>
 8001620:	2701      	movs	r7, #1
 8001622:	2b38      	cmp	r3, #56	@ 0x38
 8001624:	dd00      	ble.n	8001628 <__aeabi_dsub+0x7c0>
 8001626:	e566      	b.n	80010f6 <__aeabi_dsub+0x28e>
 8001628:	2380      	movs	r3, #128	@ 0x80
 800162a:	041b      	lsls	r3, r3, #16
 800162c:	431c      	orrs	r4, r3
 800162e:	e550      	b.n	80010d2 <__aeabi_dsub+0x26a>
 8001630:	1c6b      	adds	r3, r5, #1
 8001632:	4d11      	ldr	r5, [pc, #68]	@ (8001678 <__aeabi_dsub+0x810>)
 8001634:	422b      	tst	r3, r5
 8001636:	d000      	beq.n	800163a <__aeabi_dsub+0x7d2>
 8001638:	e673      	b.n	8001322 <__aeabi_dsub+0x4ba>
 800163a:	4659      	mov	r1, fp
 800163c:	0023      	movs	r3, r4
 800163e:	4311      	orrs	r1, r2
 8001640:	468a      	mov	sl, r1
 8001642:	4303      	orrs	r3, r0
 8001644:	e600      	b.n	8001248 <__aeabi_dsub+0x3e0>
 8001646:	0767      	lsls	r7, r4, #29
 8001648:	08c0      	lsrs	r0, r0, #3
 800164a:	2300      	movs	r3, #0
 800164c:	4307      	orrs	r7, r0
 800164e:	08e5      	lsrs	r5, r4, #3
 8001650:	e662      	b.n	8001318 <__aeabi_dsub+0x4b0>
 8001652:	0764      	lsls	r4, r4, #29
 8001654:	08ff      	lsrs	r7, r7, #3
 8001656:	4327      	orrs	r7, r4
 8001658:	0905      	lsrs	r5, r0, #4
 800165a:	e65d      	b.n	8001318 <__aeabi_dsub+0x4b0>
 800165c:	08d2      	lsrs	r2, r2, #3
 800165e:	0749      	lsls	r1, r1, #29
 8001660:	4311      	orrs	r1, r2
 8001662:	000f      	movs	r7, r1
 8001664:	2302      	movs	r3, #2
 8001666:	092d      	lsrs	r5, r5, #4
 8001668:	e656      	b.n	8001318 <__aeabi_dsub+0x4b0>
 800166a:	0007      	movs	r7, r0
 800166c:	e5a4      	b.n	80011b8 <__aeabi_dsub+0x350>
 800166e:	0038      	movs	r0, r7
 8001670:	e48f      	b.n	8000f92 <__aeabi_dsub+0x12a>
 8001672:	46c0      	nop			@ (mov r8, r8)
 8001674:	ff7fffff 	.word	0xff7fffff
 8001678:	000007fe 	.word	0x000007fe

0800167c <__aeabi_d2iz>:
 800167c:	000b      	movs	r3, r1
 800167e:	0002      	movs	r2, r0
 8001680:	b570      	push	{r4, r5, r6, lr}
 8001682:	4d16      	ldr	r5, [pc, #88]	@ (80016dc <__aeabi_d2iz+0x60>)
 8001684:	030c      	lsls	r4, r1, #12
 8001686:	b082      	sub	sp, #8
 8001688:	0049      	lsls	r1, r1, #1
 800168a:	2000      	movs	r0, #0
 800168c:	9200      	str	r2, [sp, #0]
 800168e:	9301      	str	r3, [sp, #4]
 8001690:	0b24      	lsrs	r4, r4, #12
 8001692:	0d49      	lsrs	r1, r1, #21
 8001694:	0fde      	lsrs	r6, r3, #31
 8001696:	42a9      	cmp	r1, r5
 8001698:	dd04      	ble.n	80016a4 <__aeabi_d2iz+0x28>
 800169a:	4811      	ldr	r0, [pc, #68]	@ (80016e0 <__aeabi_d2iz+0x64>)
 800169c:	4281      	cmp	r1, r0
 800169e:	dd03      	ble.n	80016a8 <__aeabi_d2iz+0x2c>
 80016a0:	4b10      	ldr	r3, [pc, #64]	@ (80016e4 <__aeabi_d2iz+0x68>)
 80016a2:	18f0      	adds	r0, r6, r3
 80016a4:	b002      	add	sp, #8
 80016a6:	bd70      	pop	{r4, r5, r6, pc}
 80016a8:	2080      	movs	r0, #128	@ 0x80
 80016aa:	0340      	lsls	r0, r0, #13
 80016ac:	4320      	orrs	r0, r4
 80016ae:	4c0e      	ldr	r4, [pc, #56]	@ (80016e8 <__aeabi_d2iz+0x6c>)
 80016b0:	1a64      	subs	r4, r4, r1
 80016b2:	2c1f      	cmp	r4, #31
 80016b4:	dd08      	ble.n	80016c8 <__aeabi_d2iz+0x4c>
 80016b6:	4b0d      	ldr	r3, [pc, #52]	@ (80016ec <__aeabi_d2iz+0x70>)
 80016b8:	1a5b      	subs	r3, r3, r1
 80016ba:	40d8      	lsrs	r0, r3
 80016bc:	0003      	movs	r3, r0
 80016be:	4258      	negs	r0, r3
 80016c0:	2e00      	cmp	r6, #0
 80016c2:	d1ef      	bne.n	80016a4 <__aeabi_d2iz+0x28>
 80016c4:	0018      	movs	r0, r3
 80016c6:	e7ed      	b.n	80016a4 <__aeabi_d2iz+0x28>
 80016c8:	4b09      	ldr	r3, [pc, #36]	@ (80016f0 <__aeabi_d2iz+0x74>)
 80016ca:	9a00      	ldr	r2, [sp, #0]
 80016cc:	469c      	mov	ip, r3
 80016ce:	0003      	movs	r3, r0
 80016d0:	4461      	add	r1, ip
 80016d2:	408b      	lsls	r3, r1
 80016d4:	40e2      	lsrs	r2, r4
 80016d6:	4313      	orrs	r3, r2
 80016d8:	e7f1      	b.n	80016be <__aeabi_d2iz+0x42>
 80016da:	46c0      	nop			@ (mov r8, r8)
 80016dc:	000003fe 	.word	0x000003fe
 80016e0:	0000041d 	.word	0x0000041d
 80016e4:	7fffffff 	.word	0x7fffffff
 80016e8:	00000433 	.word	0x00000433
 80016ec:	00000413 	.word	0x00000413
 80016f0:	fffffbed 	.word	0xfffffbed

080016f4 <__aeabi_ui2d>:
 80016f4:	b510      	push	{r4, lr}
 80016f6:	1e04      	subs	r4, r0, #0
 80016f8:	d010      	beq.n	800171c <__aeabi_ui2d+0x28>
 80016fa:	f000 f85d 	bl	80017b8 <__clzsi2>
 80016fe:	4b0e      	ldr	r3, [pc, #56]	@ (8001738 <__aeabi_ui2d+0x44>)
 8001700:	1a1b      	subs	r3, r3, r0
 8001702:	055b      	lsls	r3, r3, #21
 8001704:	0d5b      	lsrs	r3, r3, #21
 8001706:	280a      	cmp	r0, #10
 8001708:	dc0f      	bgt.n	800172a <__aeabi_ui2d+0x36>
 800170a:	220b      	movs	r2, #11
 800170c:	0021      	movs	r1, r4
 800170e:	1a12      	subs	r2, r2, r0
 8001710:	40d1      	lsrs	r1, r2
 8001712:	3015      	adds	r0, #21
 8001714:	030a      	lsls	r2, r1, #12
 8001716:	4084      	lsls	r4, r0
 8001718:	0b12      	lsrs	r2, r2, #12
 800171a:	e001      	b.n	8001720 <__aeabi_ui2d+0x2c>
 800171c:	2300      	movs	r3, #0
 800171e:	2200      	movs	r2, #0
 8001720:	051b      	lsls	r3, r3, #20
 8001722:	4313      	orrs	r3, r2
 8001724:	0020      	movs	r0, r4
 8001726:	0019      	movs	r1, r3
 8001728:	bd10      	pop	{r4, pc}
 800172a:	0022      	movs	r2, r4
 800172c:	380b      	subs	r0, #11
 800172e:	4082      	lsls	r2, r0
 8001730:	0312      	lsls	r2, r2, #12
 8001732:	2400      	movs	r4, #0
 8001734:	0b12      	lsrs	r2, r2, #12
 8001736:	e7f3      	b.n	8001720 <__aeabi_ui2d+0x2c>
 8001738:	0000041e 	.word	0x0000041e

0800173c <__aeabi_cdrcmple>:
 800173c:	4684      	mov	ip, r0
 800173e:	0010      	movs	r0, r2
 8001740:	4662      	mov	r2, ip
 8001742:	468c      	mov	ip, r1
 8001744:	0019      	movs	r1, r3
 8001746:	4663      	mov	r3, ip
 8001748:	e000      	b.n	800174c <__aeabi_cdcmpeq>
 800174a:	46c0      	nop			@ (mov r8, r8)

0800174c <__aeabi_cdcmpeq>:
 800174c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800174e:	f000 f905 	bl	800195c <__ledf2>
 8001752:	2800      	cmp	r0, #0
 8001754:	d401      	bmi.n	800175a <__aeabi_cdcmpeq+0xe>
 8001756:	2100      	movs	r1, #0
 8001758:	42c8      	cmn	r0, r1
 800175a:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

0800175c <__aeabi_dcmpeq>:
 800175c:	b510      	push	{r4, lr}
 800175e:	f000 f849 	bl	80017f4 <__eqdf2>
 8001762:	4240      	negs	r0, r0
 8001764:	3001      	adds	r0, #1
 8001766:	bd10      	pop	{r4, pc}

08001768 <__aeabi_dcmplt>:
 8001768:	b510      	push	{r4, lr}
 800176a:	f000 f8f7 	bl	800195c <__ledf2>
 800176e:	2800      	cmp	r0, #0
 8001770:	db01      	blt.n	8001776 <__aeabi_dcmplt+0xe>
 8001772:	2000      	movs	r0, #0
 8001774:	bd10      	pop	{r4, pc}
 8001776:	2001      	movs	r0, #1
 8001778:	bd10      	pop	{r4, pc}
 800177a:	46c0      	nop			@ (mov r8, r8)

0800177c <__aeabi_dcmple>:
 800177c:	b510      	push	{r4, lr}
 800177e:	f000 f8ed 	bl	800195c <__ledf2>
 8001782:	2800      	cmp	r0, #0
 8001784:	dd01      	ble.n	800178a <__aeabi_dcmple+0xe>
 8001786:	2000      	movs	r0, #0
 8001788:	bd10      	pop	{r4, pc}
 800178a:	2001      	movs	r0, #1
 800178c:	bd10      	pop	{r4, pc}
 800178e:	46c0      	nop			@ (mov r8, r8)

08001790 <__aeabi_dcmpgt>:
 8001790:	b510      	push	{r4, lr}
 8001792:	f000 f873 	bl	800187c <__gedf2>
 8001796:	2800      	cmp	r0, #0
 8001798:	dc01      	bgt.n	800179e <__aeabi_dcmpgt+0xe>
 800179a:	2000      	movs	r0, #0
 800179c:	bd10      	pop	{r4, pc}
 800179e:	2001      	movs	r0, #1
 80017a0:	bd10      	pop	{r4, pc}
 80017a2:	46c0      	nop			@ (mov r8, r8)

080017a4 <__aeabi_dcmpge>:
 80017a4:	b510      	push	{r4, lr}
 80017a6:	f000 f869 	bl	800187c <__gedf2>
 80017aa:	2800      	cmp	r0, #0
 80017ac:	da01      	bge.n	80017b2 <__aeabi_dcmpge+0xe>
 80017ae:	2000      	movs	r0, #0
 80017b0:	bd10      	pop	{r4, pc}
 80017b2:	2001      	movs	r0, #1
 80017b4:	bd10      	pop	{r4, pc}
 80017b6:	46c0      	nop			@ (mov r8, r8)

080017b8 <__clzsi2>:
 80017b8:	211c      	movs	r1, #28
 80017ba:	2301      	movs	r3, #1
 80017bc:	041b      	lsls	r3, r3, #16
 80017be:	4298      	cmp	r0, r3
 80017c0:	d301      	bcc.n	80017c6 <__clzsi2+0xe>
 80017c2:	0c00      	lsrs	r0, r0, #16
 80017c4:	3910      	subs	r1, #16
 80017c6:	0a1b      	lsrs	r3, r3, #8
 80017c8:	4298      	cmp	r0, r3
 80017ca:	d301      	bcc.n	80017d0 <__clzsi2+0x18>
 80017cc:	0a00      	lsrs	r0, r0, #8
 80017ce:	3908      	subs	r1, #8
 80017d0:	091b      	lsrs	r3, r3, #4
 80017d2:	4298      	cmp	r0, r3
 80017d4:	d301      	bcc.n	80017da <__clzsi2+0x22>
 80017d6:	0900      	lsrs	r0, r0, #4
 80017d8:	3904      	subs	r1, #4
 80017da:	a202      	add	r2, pc, #8	@ (adr r2, 80017e4 <__clzsi2+0x2c>)
 80017dc:	5c10      	ldrb	r0, [r2, r0]
 80017de:	1840      	adds	r0, r0, r1
 80017e0:	4770      	bx	lr
 80017e2:	46c0      	nop			@ (mov r8, r8)
 80017e4:	02020304 	.word	0x02020304
 80017e8:	01010101 	.word	0x01010101
	...

080017f4 <__eqdf2>:
 80017f4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80017f6:	4657      	mov	r7, sl
 80017f8:	46de      	mov	lr, fp
 80017fa:	464e      	mov	r6, r9
 80017fc:	4645      	mov	r5, r8
 80017fe:	b5e0      	push	{r5, r6, r7, lr}
 8001800:	000d      	movs	r5, r1
 8001802:	0004      	movs	r4, r0
 8001804:	0fe8      	lsrs	r0, r5, #31
 8001806:	4683      	mov	fp, r0
 8001808:	0309      	lsls	r1, r1, #12
 800180a:	0fd8      	lsrs	r0, r3, #31
 800180c:	0b09      	lsrs	r1, r1, #12
 800180e:	4682      	mov	sl, r0
 8001810:	4819      	ldr	r0, [pc, #100]	@ (8001878 <__eqdf2+0x84>)
 8001812:	468c      	mov	ip, r1
 8001814:	031f      	lsls	r7, r3, #12
 8001816:	0069      	lsls	r1, r5, #1
 8001818:	005e      	lsls	r6, r3, #1
 800181a:	0d49      	lsrs	r1, r1, #21
 800181c:	0b3f      	lsrs	r7, r7, #12
 800181e:	0d76      	lsrs	r6, r6, #21
 8001820:	4281      	cmp	r1, r0
 8001822:	d018      	beq.n	8001856 <__eqdf2+0x62>
 8001824:	4286      	cmp	r6, r0
 8001826:	d00f      	beq.n	8001848 <__eqdf2+0x54>
 8001828:	2001      	movs	r0, #1
 800182a:	42b1      	cmp	r1, r6
 800182c:	d10d      	bne.n	800184a <__eqdf2+0x56>
 800182e:	45bc      	cmp	ip, r7
 8001830:	d10b      	bne.n	800184a <__eqdf2+0x56>
 8001832:	4294      	cmp	r4, r2
 8001834:	d109      	bne.n	800184a <__eqdf2+0x56>
 8001836:	45d3      	cmp	fp, sl
 8001838:	d01c      	beq.n	8001874 <__eqdf2+0x80>
 800183a:	2900      	cmp	r1, #0
 800183c:	d105      	bne.n	800184a <__eqdf2+0x56>
 800183e:	4660      	mov	r0, ip
 8001840:	4320      	orrs	r0, r4
 8001842:	1e43      	subs	r3, r0, #1
 8001844:	4198      	sbcs	r0, r3
 8001846:	e000      	b.n	800184a <__eqdf2+0x56>
 8001848:	2001      	movs	r0, #1
 800184a:	bcf0      	pop	{r4, r5, r6, r7}
 800184c:	46bb      	mov	fp, r7
 800184e:	46b2      	mov	sl, r6
 8001850:	46a9      	mov	r9, r5
 8001852:	46a0      	mov	r8, r4
 8001854:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001856:	2001      	movs	r0, #1
 8001858:	428e      	cmp	r6, r1
 800185a:	d1f6      	bne.n	800184a <__eqdf2+0x56>
 800185c:	4661      	mov	r1, ip
 800185e:	4339      	orrs	r1, r7
 8001860:	000f      	movs	r7, r1
 8001862:	4317      	orrs	r7, r2
 8001864:	4327      	orrs	r7, r4
 8001866:	d1f0      	bne.n	800184a <__eqdf2+0x56>
 8001868:	465b      	mov	r3, fp
 800186a:	4652      	mov	r2, sl
 800186c:	1a98      	subs	r0, r3, r2
 800186e:	1e43      	subs	r3, r0, #1
 8001870:	4198      	sbcs	r0, r3
 8001872:	e7ea      	b.n	800184a <__eqdf2+0x56>
 8001874:	2000      	movs	r0, #0
 8001876:	e7e8      	b.n	800184a <__eqdf2+0x56>
 8001878:	000007ff 	.word	0x000007ff

0800187c <__gedf2>:
 800187c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800187e:	4657      	mov	r7, sl
 8001880:	464e      	mov	r6, r9
 8001882:	4645      	mov	r5, r8
 8001884:	46de      	mov	lr, fp
 8001886:	b5e0      	push	{r5, r6, r7, lr}
 8001888:	000d      	movs	r5, r1
 800188a:	030e      	lsls	r6, r1, #12
 800188c:	0049      	lsls	r1, r1, #1
 800188e:	0d49      	lsrs	r1, r1, #21
 8001890:	468a      	mov	sl, r1
 8001892:	0fdf      	lsrs	r7, r3, #31
 8001894:	0fe9      	lsrs	r1, r5, #31
 8001896:	46bc      	mov	ip, r7
 8001898:	b083      	sub	sp, #12
 800189a:	4f2f      	ldr	r7, [pc, #188]	@ (8001958 <__gedf2+0xdc>)
 800189c:	0004      	movs	r4, r0
 800189e:	4680      	mov	r8, r0
 80018a0:	9101      	str	r1, [sp, #4]
 80018a2:	0058      	lsls	r0, r3, #1
 80018a4:	0319      	lsls	r1, r3, #12
 80018a6:	4691      	mov	r9, r2
 80018a8:	0b36      	lsrs	r6, r6, #12
 80018aa:	0b09      	lsrs	r1, r1, #12
 80018ac:	0d40      	lsrs	r0, r0, #21
 80018ae:	45ba      	cmp	sl, r7
 80018b0:	d01d      	beq.n	80018ee <__gedf2+0x72>
 80018b2:	42b8      	cmp	r0, r7
 80018b4:	d00d      	beq.n	80018d2 <__gedf2+0x56>
 80018b6:	4657      	mov	r7, sl
 80018b8:	2f00      	cmp	r7, #0
 80018ba:	d12a      	bne.n	8001912 <__gedf2+0x96>
 80018bc:	4334      	orrs	r4, r6
 80018be:	2800      	cmp	r0, #0
 80018c0:	d124      	bne.n	800190c <__gedf2+0x90>
 80018c2:	430a      	orrs	r2, r1
 80018c4:	d036      	beq.n	8001934 <__gedf2+0xb8>
 80018c6:	2c00      	cmp	r4, #0
 80018c8:	d141      	bne.n	800194e <__gedf2+0xd2>
 80018ca:	4663      	mov	r3, ip
 80018cc:	0058      	lsls	r0, r3, #1
 80018ce:	3801      	subs	r0, #1
 80018d0:	e015      	b.n	80018fe <__gedf2+0x82>
 80018d2:	4311      	orrs	r1, r2
 80018d4:	d138      	bne.n	8001948 <__gedf2+0xcc>
 80018d6:	4653      	mov	r3, sl
 80018d8:	2b00      	cmp	r3, #0
 80018da:	d101      	bne.n	80018e0 <__gedf2+0x64>
 80018dc:	4326      	orrs	r6, r4
 80018de:	d0f4      	beq.n	80018ca <__gedf2+0x4e>
 80018e0:	9b01      	ldr	r3, [sp, #4]
 80018e2:	4563      	cmp	r3, ip
 80018e4:	d107      	bne.n	80018f6 <__gedf2+0x7a>
 80018e6:	9b01      	ldr	r3, [sp, #4]
 80018e8:	0058      	lsls	r0, r3, #1
 80018ea:	3801      	subs	r0, #1
 80018ec:	e007      	b.n	80018fe <__gedf2+0x82>
 80018ee:	4326      	orrs	r6, r4
 80018f0:	d12a      	bne.n	8001948 <__gedf2+0xcc>
 80018f2:	4550      	cmp	r0, sl
 80018f4:	d021      	beq.n	800193a <__gedf2+0xbe>
 80018f6:	2001      	movs	r0, #1
 80018f8:	9b01      	ldr	r3, [sp, #4]
 80018fa:	425f      	negs	r7, r3
 80018fc:	4338      	orrs	r0, r7
 80018fe:	b003      	add	sp, #12
 8001900:	bcf0      	pop	{r4, r5, r6, r7}
 8001902:	46bb      	mov	fp, r7
 8001904:	46b2      	mov	sl, r6
 8001906:	46a9      	mov	r9, r5
 8001908:	46a0      	mov	r8, r4
 800190a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800190c:	2c00      	cmp	r4, #0
 800190e:	d0dc      	beq.n	80018ca <__gedf2+0x4e>
 8001910:	e7e6      	b.n	80018e0 <__gedf2+0x64>
 8001912:	2800      	cmp	r0, #0
 8001914:	d0ef      	beq.n	80018f6 <__gedf2+0x7a>
 8001916:	9b01      	ldr	r3, [sp, #4]
 8001918:	4563      	cmp	r3, ip
 800191a:	d1ec      	bne.n	80018f6 <__gedf2+0x7a>
 800191c:	4582      	cmp	sl, r0
 800191e:	dcea      	bgt.n	80018f6 <__gedf2+0x7a>
 8001920:	dbe1      	blt.n	80018e6 <__gedf2+0x6a>
 8001922:	428e      	cmp	r6, r1
 8001924:	d8e7      	bhi.n	80018f6 <__gedf2+0x7a>
 8001926:	d1de      	bne.n	80018e6 <__gedf2+0x6a>
 8001928:	45c8      	cmp	r8, r9
 800192a:	d8e4      	bhi.n	80018f6 <__gedf2+0x7a>
 800192c:	2000      	movs	r0, #0
 800192e:	45c8      	cmp	r8, r9
 8001930:	d2e5      	bcs.n	80018fe <__gedf2+0x82>
 8001932:	e7d8      	b.n	80018e6 <__gedf2+0x6a>
 8001934:	2c00      	cmp	r4, #0
 8001936:	d0e2      	beq.n	80018fe <__gedf2+0x82>
 8001938:	e7dd      	b.n	80018f6 <__gedf2+0x7a>
 800193a:	4311      	orrs	r1, r2
 800193c:	d104      	bne.n	8001948 <__gedf2+0xcc>
 800193e:	9b01      	ldr	r3, [sp, #4]
 8001940:	4563      	cmp	r3, ip
 8001942:	d1d8      	bne.n	80018f6 <__gedf2+0x7a>
 8001944:	2000      	movs	r0, #0
 8001946:	e7da      	b.n	80018fe <__gedf2+0x82>
 8001948:	2002      	movs	r0, #2
 800194a:	4240      	negs	r0, r0
 800194c:	e7d7      	b.n	80018fe <__gedf2+0x82>
 800194e:	9b01      	ldr	r3, [sp, #4]
 8001950:	4563      	cmp	r3, ip
 8001952:	d0e6      	beq.n	8001922 <__gedf2+0xa6>
 8001954:	e7cf      	b.n	80018f6 <__gedf2+0x7a>
 8001956:	46c0      	nop			@ (mov r8, r8)
 8001958:	000007ff 	.word	0x000007ff

0800195c <__ledf2>:
 800195c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800195e:	4657      	mov	r7, sl
 8001960:	464e      	mov	r6, r9
 8001962:	4645      	mov	r5, r8
 8001964:	46de      	mov	lr, fp
 8001966:	b5e0      	push	{r5, r6, r7, lr}
 8001968:	000d      	movs	r5, r1
 800196a:	030e      	lsls	r6, r1, #12
 800196c:	0049      	lsls	r1, r1, #1
 800196e:	0d49      	lsrs	r1, r1, #21
 8001970:	468a      	mov	sl, r1
 8001972:	0fdf      	lsrs	r7, r3, #31
 8001974:	0fe9      	lsrs	r1, r5, #31
 8001976:	46bc      	mov	ip, r7
 8001978:	b083      	sub	sp, #12
 800197a:	4f2e      	ldr	r7, [pc, #184]	@ (8001a34 <__ledf2+0xd8>)
 800197c:	0004      	movs	r4, r0
 800197e:	4680      	mov	r8, r0
 8001980:	9101      	str	r1, [sp, #4]
 8001982:	0058      	lsls	r0, r3, #1
 8001984:	0319      	lsls	r1, r3, #12
 8001986:	4691      	mov	r9, r2
 8001988:	0b36      	lsrs	r6, r6, #12
 800198a:	0b09      	lsrs	r1, r1, #12
 800198c:	0d40      	lsrs	r0, r0, #21
 800198e:	45ba      	cmp	sl, r7
 8001990:	d01e      	beq.n	80019d0 <__ledf2+0x74>
 8001992:	42b8      	cmp	r0, r7
 8001994:	d00d      	beq.n	80019b2 <__ledf2+0x56>
 8001996:	4657      	mov	r7, sl
 8001998:	2f00      	cmp	r7, #0
 800199a:	d127      	bne.n	80019ec <__ledf2+0x90>
 800199c:	4334      	orrs	r4, r6
 800199e:	2800      	cmp	r0, #0
 80019a0:	d133      	bne.n	8001a0a <__ledf2+0xae>
 80019a2:	430a      	orrs	r2, r1
 80019a4:	d034      	beq.n	8001a10 <__ledf2+0xb4>
 80019a6:	2c00      	cmp	r4, #0
 80019a8:	d140      	bne.n	8001a2c <__ledf2+0xd0>
 80019aa:	4663      	mov	r3, ip
 80019ac:	0058      	lsls	r0, r3, #1
 80019ae:	3801      	subs	r0, #1
 80019b0:	e015      	b.n	80019de <__ledf2+0x82>
 80019b2:	4311      	orrs	r1, r2
 80019b4:	d112      	bne.n	80019dc <__ledf2+0x80>
 80019b6:	4653      	mov	r3, sl
 80019b8:	2b00      	cmp	r3, #0
 80019ba:	d101      	bne.n	80019c0 <__ledf2+0x64>
 80019bc:	4326      	orrs	r6, r4
 80019be:	d0f4      	beq.n	80019aa <__ledf2+0x4e>
 80019c0:	9b01      	ldr	r3, [sp, #4]
 80019c2:	4563      	cmp	r3, ip
 80019c4:	d01d      	beq.n	8001a02 <__ledf2+0xa6>
 80019c6:	2001      	movs	r0, #1
 80019c8:	9b01      	ldr	r3, [sp, #4]
 80019ca:	425f      	negs	r7, r3
 80019cc:	4338      	orrs	r0, r7
 80019ce:	e006      	b.n	80019de <__ledf2+0x82>
 80019d0:	4326      	orrs	r6, r4
 80019d2:	d103      	bne.n	80019dc <__ledf2+0x80>
 80019d4:	4550      	cmp	r0, sl
 80019d6:	d1f6      	bne.n	80019c6 <__ledf2+0x6a>
 80019d8:	4311      	orrs	r1, r2
 80019da:	d01c      	beq.n	8001a16 <__ledf2+0xba>
 80019dc:	2002      	movs	r0, #2
 80019de:	b003      	add	sp, #12
 80019e0:	bcf0      	pop	{r4, r5, r6, r7}
 80019e2:	46bb      	mov	fp, r7
 80019e4:	46b2      	mov	sl, r6
 80019e6:	46a9      	mov	r9, r5
 80019e8:	46a0      	mov	r8, r4
 80019ea:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80019ec:	2800      	cmp	r0, #0
 80019ee:	d0ea      	beq.n	80019c6 <__ledf2+0x6a>
 80019f0:	9b01      	ldr	r3, [sp, #4]
 80019f2:	4563      	cmp	r3, ip
 80019f4:	d1e7      	bne.n	80019c6 <__ledf2+0x6a>
 80019f6:	4582      	cmp	sl, r0
 80019f8:	dce5      	bgt.n	80019c6 <__ledf2+0x6a>
 80019fa:	db02      	blt.n	8001a02 <__ledf2+0xa6>
 80019fc:	428e      	cmp	r6, r1
 80019fe:	d8e2      	bhi.n	80019c6 <__ledf2+0x6a>
 8001a00:	d00e      	beq.n	8001a20 <__ledf2+0xc4>
 8001a02:	9b01      	ldr	r3, [sp, #4]
 8001a04:	0058      	lsls	r0, r3, #1
 8001a06:	3801      	subs	r0, #1
 8001a08:	e7e9      	b.n	80019de <__ledf2+0x82>
 8001a0a:	2c00      	cmp	r4, #0
 8001a0c:	d0cd      	beq.n	80019aa <__ledf2+0x4e>
 8001a0e:	e7d7      	b.n	80019c0 <__ledf2+0x64>
 8001a10:	2c00      	cmp	r4, #0
 8001a12:	d0e4      	beq.n	80019de <__ledf2+0x82>
 8001a14:	e7d7      	b.n	80019c6 <__ledf2+0x6a>
 8001a16:	9b01      	ldr	r3, [sp, #4]
 8001a18:	2000      	movs	r0, #0
 8001a1a:	4563      	cmp	r3, ip
 8001a1c:	d0df      	beq.n	80019de <__ledf2+0x82>
 8001a1e:	e7d2      	b.n	80019c6 <__ledf2+0x6a>
 8001a20:	45c8      	cmp	r8, r9
 8001a22:	d8d0      	bhi.n	80019c6 <__ledf2+0x6a>
 8001a24:	2000      	movs	r0, #0
 8001a26:	45c8      	cmp	r8, r9
 8001a28:	d2d9      	bcs.n	80019de <__ledf2+0x82>
 8001a2a:	e7ea      	b.n	8001a02 <__ledf2+0xa6>
 8001a2c:	9b01      	ldr	r3, [sp, #4]
 8001a2e:	4563      	cmp	r3, ip
 8001a30:	d0e4      	beq.n	80019fc <__ledf2+0xa0>
 8001a32:	e7c8      	b.n	80019c6 <__ledf2+0x6a>
 8001a34:	000007ff 	.word	0x000007ff

08001a38 <line_following_loop>:
	left_turn_amount = 0;
	right_turn_amount = 0;
	lap_count = 0;
}

void line_following_loop(TIM_HandleTypeDef *htim1) {
 8001a38:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001a3a:	b085      	sub	sp, #20
 8001a3c:	af00      	add	r7, sp, #0
 8001a3e:	6078      	str	r0, [r7, #4]
	// Read initial IR sensor values
	GPIO_PinState left_val = HAL_GPIO_ReadPin(LEFT_SENSOR_PORT,
 8001a40:	250f      	movs	r5, #15
 8001a42:	197c      	adds	r4, r7, r5
 8001a44:	2390      	movs	r3, #144	@ 0x90
 8001a46:	05db      	lsls	r3, r3, #23
 8001a48:	2101      	movs	r1, #1
 8001a4a:	0018      	movs	r0, r3
 8001a4c:	f001 fbd0 	bl	80031f0 <HAL_GPIO_ReadPin>
 8001a50:	0003      	movs	r3, r0
 8001a52:	7023      	strb	r3, [r4, #0]
			LEFT_SENSOR_PIN);
	GPIO_PinState right_val = HAL_GPIO_ReadPin(RIGHT_SENSOR_PORT,
 8001a54:	260e      	movs	r6, #14
 8001a56:	19bc      	adds	r4, r7, r6
 8001a58:	2390      	movs	r3, #144	@ 0x90
 8001a5a:	05db      	lsls	r3, r3, #23
 8001a5c:	2102      	movs	r1, #2
 8001a5e:	0018      	movs	r0, r3
 8001a60:	f001 fbc6 	bl	80031f0 <HAL_GPIO_ReadPin>
 8001a64:	0003      	movs	r3, r0
 8001a66:	7023      	strb	r3, [r4, #0]
			RIGHT_SENSOR_PIN);
	GPIO_PinState middle_val = HAL_GPIO_ReadPin(MIDDLE_SENSOR_PORT,
 8001a68:	230d      	movs	r3, #13
 8001a6a:	18fc      	adds	r4, r7, r3
 8001a6c:	4b66      	ldr	r3, [pc, #408]	@ (8001c08 <line_following_loop+0x1d0>)
 8001a6e:	2101      	movs	r1, #1
 8001a70:	0018      	movs	r0, r3
 8001a72:	f001 fbbd 	bl	80031f0 <HAL_GPIO_ReadPin>
 8001a76:	0003      	movs	r3, r0
 8001a78:	7023      	strb	r3, [r4, #0]
				MIDDLE_SENSOR_PIN);

	if (left_val == GPIO_PIN_RESET && right_val == GPIO_PIN_RESET && middle_val == GPIO_PIN_RESET) {
 8001a7a:	197b      	adds	r3, r7, r5
 8001a7c:	781b      	ldrb	r3, [r3, #0]
 8001a7e:	2b00      	cmp	r3, #0
 8001a80:	d116      	bne.n	8001ab0 <line_following_loop+0x78>
 8001a82:	19bb      	adds	r3, r7, r6
 8001a84:	781b      	ldrb	r3, [r3, #0]
 8001a86:	2b00      	cmp	r3, #0
 8001a88:	d112      	bne.n	8001ab0 <line_following_loop+0x78>
 8001a8a:	230d      	movs	r3, #13
 8001a8c:	18fb      	adds	r3, r7, r3
 8001a8e:	781b      	ldrb	r3, [r3, #0]
 8001a90:	2b00      	cmp	r3, #0
 8001a92:	d10d      	bne.n	8001ab0 <line_following_loop+0x78>
		// Black Black Black - buggy on track so move forwards
		move_forwards(htim1);
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	0018      	movs	r0, r3
 8001a98:	f000 fc04 	bl	80022a4 <move_forwards>
		last_turn_direction = FORWARD;
 8001a9c:	4b5b      	ldr	r3, [pc, #364]	@ (8001c0c <line_following_loop+0x1d4>)
 8001a9e:	2200      	movs	r2, #0
 8001aa0:	701a      	strb	r2, [r3, #0]
		left_turn_amount = 0;
 8001aa2:	4b5b      	ldr	r3, [pc, #364]	@ (8001c10 <line_following_loop+0x1d8>)
 8001aa4:	2200      	movs	r2, #0
 8001aa6:	601a      	str	r2, [r3, #0]
		right_turn_amount = 0;
 8001aa8:	4b5a      	ldr	r3, [pc, #360]	@ (8001c14 <line_following_loop+0x1dc>)
 8001aaa:	2200      	movs	r2, #0
 8001aac:	601a      	str	r2, [r3, #0]
 8001aae:	e0a6      	b.n	8001bfe <line_following_loop+0x1c6>
	} else if (left_val == GPIO_PIN_SET && right_val == GPIO_PIN_RESET && middle_val == GPIO_PIN_RESET) {
 8001ab0:	230f      	movs	r3, #15
 8001ab2:	18fb      	adds	r3, r7, r3
 8001ab4:	781b      	ldrb	r3, [r3, #0]
 8001ab6:	2b01      	cmp	r3, #1
 8001ab8:	d11b      	bne.n	8001af2 <line_following_loop+0xba>
 8001aba:	230e      	movs	r3, #14
 8001abc:	18fb      	adds	r3, r7, r3
 8001abe:	781b      	ldrb	r3, [r3, #0]
 8001ac0:	2b00      	cmp	r3, #0
 8001ac2:	d116      	bne.n	8001af2 <line_following_loop+0xba>
 8001ac4:	230d      	movs	r3, #13
 8001ac6:	18fb      	adds	r3, r7, r3
 8001ac8:	781b      	ldrb	r3, [r3, #0]
 8001aca:	2b00      	cmp	r3, #0
 8001acc:	d111      	bne.n	8001af2 <line_following_loop+0xba>
		// White Black Black - buggy is veering right slightly
		left_turn_amount += left_slight_veer_step;
 8001ace:	4b50      	ldr	r3, [pc, #320]	@ (8001c10 <line_following_loop+0x1d8>)
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	330a      	adds	r3, #10
 8001ad4:	001a      	movs	r2, r3
 8001ad6:	4b4e      	ldr	r3, [pc, #312]	@ (8001c10 <line_following_loop+0x1d8>)
 8001ad8:	601a      	str	r2, [r3, #0]
		veer_left(htim1, left_turn_amount); // TODO: implement
 8001ada:	4b4d      	ldr	r3, [pc, #308]	@ (8001c10 <line_following_loop+0x1d8>)
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	b29a      	uxth	r2, r3
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	0011      	movs	r1, r2
 8001ae4:	0018      	movs	r0, r3
 8001ae6:	f000 fbfd 	bl	80022e4 <veer_left>
		last_turn_direction = LEFT;
 8001aea:	4b48      	ldr	r3, [pc, #288]	@ (8001c0c <line_following_loop+0x1d4>)
 8001aec:	2201      	movs	r2, #1
 8001aee:	701a      	strb	r2, [r3, #0]
 8001af0:	e085      	b.n	8001bfe <line_following_loop+0x1c6>
	} else if (left_val == GPIO_PIN_SET && right_val == GPIO_PIN_RESET && middle_val == GPIO_PIN_SET) {
 8001af2:	230f      	movs	r3, #15
 8001af4:	18fb      	adds	r3, r7, r3
 8001af6:	781b      	ldrb	r3, [r3, #0]
 8001af8:	2b01      	cmp	r3, #1
 8001afa:	d123      	bne.n	8001b44 <line_following_loop+0x10c>
 8001afc:	230e      	movs	r3, #14
 8001afe:	18fb      	adds	r3, r7, r3
 8001b00:	781b      	ldrb	r3, [r3, #0]
 8001b02:	2b00      	cmp	r3, #0
 8001b04:	d11e      	bne.n	8001b44 <line_following_loop+0x10c>
 8001b06:	230d      	movs	r3, #13
 8001b08:	18fb      	adds	r3, r7, r3
 8001b0a:	781b      	ldrb	r3, [r3, #0]
 8001b0c:	2b01      	cmp	r3, #1
 8001b0e:	d119      	bne.n	8001b44 <line_following_loop+0x10c>
		// White White Black - buggy may be veering right strongly or finished a lap
		if (last_turn_direction == LEFT) {
 8001b10:	4b3e      	ldr	r3, [pc, #248]	@ (8001c0c <line_following_loop+0x1d4>)
 8001b12:	781b      	ldrb	r3, [r3, #0]
 8001b14:	2b01      	cmp	r3, #1
 8001b16:	d10e      	bne.n	8001b36 <line_following_loop+0xfe>
			left_turn_amount += left_strong_veer_step;
 8001b18:	4b3d      	ldr	r3, [pc, #244]	@ (8001c10 <line_following_loop+0x1d8>)
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	3328      	adds	r3, #40	@ 0x28
 8001b1e:	001a      	movs	r2, r3
 8001b20:	4b3b      	ldr	r3, [pc, #236]	@ (8001c10 <line_following_loop+0x1d8>)
 8001b22:	601a      	str	r2, [r3, #0]
			veer_left(htim1, left_turn_amount); // TODO: implement
 8001b24:	4b3a      	ldr	r3, [pc, #232]	@ (8001c10 <line_following_loop+0x1d8>)
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	b29a      	uxth	r2, r3
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	0011      	movs	r1, r2
 8001b2e:	0018      	movs	r0, r3
 8001b30:	f000 fbd8 	bl	80022e4 <veer_left>
		if (last_turn_direction == LEFT) {
 8001b34:	e062      	b.n	8001bfc <line_following_loop+0x1c4>
		} else if (last_turn_direction == FORWARD) {
 8001b36:	4b35      	ldr	r3, [pc, #212]	@ (8001c0c <line_following_loop+0x1d4>)
 8001b38:	781b      	ldrb	r3, [r3, #0]
 8001b3a:	2b00      	cmp	r3, #0
 8001b3c:	d15e      	bne.n	8001bfc <line_following_loop+0x1c4>
			lap_passed();
 8001b3e:	f000 f86b 	bl	8001c18 <lap_passed>
		if (last_turn_direction == LEFT) {
 8001b42:	e05b      	b.n	8001bfc <line_following_loop+0x1c4>
		}
	} else if (left_val == GPIO_PIN_SET && right_val == GPIO_PIN_SET && middle_val == GPIO_PIN_SET) {
 8001b44:	230f      	movs	r3, #15
 8001b46:	18fb      	adds	r3, r7, r3
 8001b48:	781b      	ldrb	r3, [r3, #0]
 8001b4a:	2b01      	cmp	r3, #1
 8001b4c:	d10c      	bne.n	8001b68 <line_following_loop+0x130>
 8001b4e:	230e      	movs	r3, #14
 8001b50:	18fb      	adds	r3, r7, r3
 8001b52:	781b      	ldrb	r3, [r3, #0]
 8001b54:	2b01      	cmp	r3, #1
 8001b56:	d107      	bne.n	8001b68 <line_following_loop+0x130>
 8001b58:	230d      	movs	r3, #13
 8001b5a:	18fb      	adds	r3, r7, r3
 8001b5c:	781b      	ldrb	r3, [r3, #0]
 8001b5e:	2b01      	cmp	r3, #1
 8001b60:	d102      	bne.n	8001b68 <line_following_loop+0x130>
		// White White White - buggy should have finished a lap - do not reset turning
		lap_passed();
 8001b62:	f000 f859 	bl	8001c18 <lap_passed>
 8001b66:	e04a      	b.n	8001bfe <line_following_loop+0x1c6>
	} else if (left_val == GPIO_PIN_RESET && right_val == GPIO_PIN_SET && middle_val == GPIO_PIN_RESET) {
 8001b68:	230f      	movs	r3, #15
 8001b6a:	18fb      	adds	r3, r7, r3
 8001b6c:	781b      	ldrb	r3, [r3, #0]
 8001b6e:	2b00      	cmp	r3, #0
 8001b70:	d11b      	bne.n	8001baa <line_following_loop+0x172>
 8001b72:	230e      	movs	r3, #14
 8001b74:	18fb      	adds	r3, r7, r3
 8001b76:	781b      	ldrb	r3, [r3, #0]
 8001b78:	2b01      	cmp	r3, #1
 8001b7a:	d116      	bne.n	8001baa <line_following_loop+0x172>
 8001b7c:	230d      	movs	r3, #13
 8001b7e:	18fb      	adds	r3, r7, r3
 8001b80:	781b      	ldrb	r3, [r3, #0]
 8001b82:	2b00      	cmp	r3, #0
 8001b84:	d111      	bne.n	8001baa <line_following_loop+0x172>
		// Black Black White - buggy is veering left slightly
		right_turn_amount += right_slight_veer_step;
 8001b86:	4b23      	ldr	r3, [pc, #140]	@ (8001c14 <line_following_loop+0x1dc>)
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	330a      	adds	r3, #10
 8001b8c:	001a      	movs	r2, r3
 8001b8e:	4b21      	ldr	r3, [pc, #132]	@ (8001c14 <line_following_loop+0x1dc>)
 8001b90:	601a      	str	r2, [r3, #0]
		veer_right(htim1, right_turn_amount);
 8001b92:	4b20      	ldr	r3, [pc, #128]	@ (8001c14 <line_following_loop+0x1dc>)
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	b29a      	uxth	r2, r3
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	0011      	movs	r1, r2
 8001b9c:	0018      	movs	r0, r3
 8001b9e:	f000 fbc7 	bl	8002330 <veer_right>
		last_turn_direction = RIGHT;
 8001ba2:	4b1a      	ldr	r3, [pc, #104]	@ (8001c0c <line_following_loop+0x1d4>)
 8001ba4:	2202      	movs	r2, #2
 8001ba6:	701a      	strb	r2, [r3, #0]
 8001ba8:	e029      	b.n	8001bfe <line_following_loop+0x1c6>
	} else if (left_val == GPIO_PIN_RESET && right_val == GPIO_PIN_SET && middle_val == GPIO_PIN_SET) {
 8001baa:	230f      	movs	r3, #15
 8001bac:	18fb      	adds	r3, r7, r3
 8001bae:	781b      	ldrb	r3, [r3, #0]
 8001bb0:	2b00      	cmp	r3, #0
 8001bb2:	d124      	bne.n	8001bfe <line_following_loop+0x1c6>
 8001bb4:	230e      	movs	r3, #14
 8001bb6:	18fb      	adds	r3, r7, r3
 8001bb8:	781b      	ldrb	r3, [r3, #0]
 8001bba:	2b01      	cmp	r3, #1
 8001bbc:	d11f      	bne.n	8001bfe <line_following_loop+0x1c6>
 8001bbe:	230d      	movs	r3, #13
 8001bc0:	18fb      	adds	r3, r7, r3
 8001bc2:	781b      	ldrb	r3, [r3, #0]
 8001bc4:	2b01      	cmp	r3, #1
 8001bc6:	d11a      	bne.n	8001bfe <line_following_loop+0x1c6>
		// Black White White - buggy may be veering right strongly or finished a lap
		if (last_turn_direction == RIGHT) {
 8001bc8:	4b10      	ldr	r3, [pc, #64]	@ (8001c0c <line_following_loop+0x1d4>)
 8001bca:	781b      	ldrb	r3, [r3, #0]
 8001bcc:	2b02      	cmp	r3, #2
 8001bce:	d10e      	bne.n	8001bee <line_following_loop+0x1b6>
			right_turn_amount += right_strong_veer_step;
 8001bd0:	4b10      	ldr	r3, [pc, #64]	@ (8001c14 <line_following_loop+0x1dc>)
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	3328      	adds	r3, #40	@ 0x28
 8001bd6:	001a      	movs	r2, r3
 8001bd8:	4b0e      	ldr	r3, [pc, #56]	@ (8001c14 <line_following_loop+0x1dc>)
 8001bda:	601a      	str	r2, [r3, #0]
			veer_right(htim1, right_turn_amount);
 8001bdc:	4b0d      	ldr	r3, [pc, #52]	@ (8001c14 <line_following_loop+0x1dc>)
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	b29a      	uxth	r2, r3
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	0011      	movs	r1, r2
 8001be6:	0018      	movs	r0, r3
 8001be8:	f000 fba2 	bl	8002330 <veer_right>
		} else if (last_turn_direction == FORWARD) {
			lap_passed();
		}
	}

}
 8001bec:	e007      	b.n	8001bfe <line_following_loop+0x1c6>
		} else if (last_turn_direction == FORWARD) {
 8001bee:	4b07      	ldr	r3, [pc, #28]	@ (8001c0c <line_following_loop+0x1d4>)
 8001bf0:	781b      	ldrb	r3, [r3, #0]
 8001bf2:	2b00      	cmp	r3, #0
 8001bf4:	d103      	bne.n	8001bfe <line_following_loop+0x1c6>
			lap_passed();
 8001bf6:	f000 f80f 	bl	8001c18 <lap_passed>
}
 8001bfa:	e000      	b.n	8001bfe <line_following_loop+0x1c6>
		if (last_turn_direction == LEFT) {
 8001bfc:	46c0      	nop			@ (mov r8, r8)
}
 8001bfe:	46c0      	nop			@ (mov r8, r8)
 8001c00:	46bd      	mov	sp, r7
 8001c02:	b005      	add	sp, #20
 8001c04:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001c06:	46c0      	nop			@ (mov r8, r8)
 8001c08:	48000400 	.word	0x48000400
 8001c0c:	20000088 	.word	0x20000088
 8001c10:	2000008c 	.word	0x2000008c
 8001c14:	20000090 	.word	0x20000090

08001c18 <lap_passed>:

void lap_passed() {
 8001c18:	b580      	push	{r7, lr}
 8001c1a:	af00      	add	r7, sp, #0
	lap_count += 1;
 8001c1c:	4b03      	ldr	r3, [pc, #12]	@ (8001c2c <lap_passed+0x14>)
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	1c5a      	adds	r2, r3, #1
 8001c22:	4b02      	ldr	r3, [pc, #8]	@ (8001c2c <lap_passed+0x14>)
 8001c24:	601a      	str	r2, [r3, #0]
}
 8001c26:	46c0      	nop			@ (mov r8, r8)
 8001c28:	46bd      	mov	sp, r7
 8001c2a:	bd80      	pop	{r7, pc}
 8001c2c:	20000094 	.word	0x20000094

08001c30 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8001c30:	b5b0      	push	{r4, r5, r7, lr}
 8001c32:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8001c34:	f001 f828 	bl	8002c88 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8001c38:	f000 f8dc 	bl	8001df4 <SystemClock_Config>

	/* USER CODE END SysInit */

	// after HAL and I2C are initialized
	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8001c3c:	f000 fa70 	bl	8002120 <MX_GPIO_Init>
	MX_USART2_UART_Init();
 8001c40:	f000 fa3e 	bl	80020c0 <MX_USART2_UART_Init>
	MX_TIM1_Init();
 8001c44:	f000 f97c 	bl	8001f40 <MX_TIM1_Init>
	MX_I2C1_Init();
 8001c48:	f000 f93a 	bl	8001ec0 <MX_I2C1_Init>
	/* USER CODE BEGIN 2 */

	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8001c4c:	4b5c      	ldr	r3, [pc, #368]	@ (8001dc0 <main+0x190>)
 8001c4e:	2100      	movs	r1, #0
 8001c50:	0018      	movs	r0, r3
 8001c52:	f002 ff3b 	bl	8004acc <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8001c56:	4b5a      	ldr	r3, [pc, #360]	@ (8001dc0 <main+0x190>)
 8001c58:	2104      	movs	r1, #4
 8001c5a:	0018      	movs	r0, r3
 8001c5c:	f002 ff36 	bl	8004acc <HAL_TIM_PWM_Start>

	// Remember last turn for recovery
//	static int last_turn_direction = 0;

	// Oled Display control
	SSD1306_Init();
 8001c60:	f000 fb8c 	bl	800237c <SSD1306_Init>
		/* USER CODE END WHILE */

		/* USER CODE BEGIN 3 */

		// Ultrasonic section
		HAL_GPIO_WritePin(TRIG_PORT, TRIG_PIN, GPIO_PIN_SET);
 8001c64:	2380      	movs	r3, #128	@ 0x80
 8001c66:	00d9      	lsls	r1, r3, #3
 8001c68:	2390      	movs	r3, #144	@ 0x90
 8001c6a:	05db      	lsls	r3, r3, #23
 8001c6c:	2201      	movs	r2, #1
 8001c6e:	0018      	movs	r0, r3
 8001c70:	f001 fadb 	bl	800322a <HAL_GPIO_WritePin>
		__HAL_TIM_SET_COUNTER(&htim1, 0);
 8001c74:	4b52      	ldr	r3, [pc, #328]	@ (8001dc0 <main+0x190>)
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	2200      	movs	r2, #0
 8001c7a:	625a      	str	r2, [r3, #36]	@ 0x24
		while (__HAL_TIM_GET_COUNTER (&htim1) < 10)
 8001c7c:	46c0      	nop			@ (mov r8, r8)
 8001c7e:	4b50      	ldr	r3, [pc, #320]	@ (8001dc0 <main+0x190>)
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c84:	2b09      	cmp	r3, #9
 8001c86:	d9fa      	bls.n	8001c7e <main+0x4e>
			; // wait for 10 us
		HAL_GPIO_WritePin(TRIG_PORT, TRIG_PIN, GPIO_PIN_RESET);
 8001c88:	2380      	movs	r3, #128	@ 0x80
 8001c8a:	00d9      	lsls	r1, r3, #3
 8001c8c:	2390      	movs	r3, #144	@ 0x90
 8001c8e:	05db      	lsls	r3, r3, #23
 8001c90:	2200      	movs	r2, #0
 8001c92:	0018      	movs	r0, r3
 8001c94:	f001 fac9 	bl	800322a <HAL_GPIO_WritePin>

		pMillis = HAL_GetTick();
 8001c98:	f001 f850 	bl	8002d3c <HAL_GetTick>
 8001c9c:	0002      	movs	r2, r0
 8001c9e:	4b49      	ldr	r3, [pc, #292]	@ (8001dc4 <main+0x194>)
 8001ca0:	601a      	str	r2, [r3, #0]
		while (!(HAL_GPIO_ReadPin(ECHO_PORT, ECHO_PIN))
 8001ca2:	46c0      	nop			@ (mov r8, r8)
 8001ca4:	2390      	movs	r3, #144	@ 0x90
 8001ca6:	05db      	lsls	r3, r3, #23
 8001ca8:	2110      	movs	r1, #16
 8001caa:	0018      	movs	r0, r3
 8001cac:	f001 faa0 	bl	80031f0 <HAL_GPIO_ReadPin>
 8001cb0:	1e03      	subs	r3, r0, #0
				&& pMillis + 10 > HAL_GetTick())
 8001cb2:	d108      	bne.n	8001cc6 <main+0x96>
 8001cb4:	4b43      	ldr	r3, [pc, #268]	@ (8001dc4 <main+0x194>)
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	330a      	adds	r3, #10
 8001cba:	001c      	movs	r4, r3
 8001cbc:	f001 f83e 	bl	8002d3c <HAL_GetTick>
 8001cc0:	0003      	movs	r3, r0
 8001cc2:	429c      	cmp	r4, r3
 8001cc4:	d8ee      	bhi.n	8001ca4 <main+0x74>
			;
		val1 = __HAL_TIM_GET_COUNTER(&htim1);
 8001cc6:	4b3e      	ldr	r3, [pc, #248]	@ (8001dc0 <main+0x190>)
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001ccc:	4b3e      	ldr	r3, [pc, #248]	@ (8001dc8 <main+0x198>)
 8001cce:	601a      	str	r2, [r3, #0]

		pMillis = HAL_GetTick();
 8001cd0:	f001 f834 	bl	8002d3c <HAL_GetTick>
 8001cd4:	0002      	movs	r2, r0
 8001cd6:	4b3b      	ldr	r3, [pc, #236]	@ (8001dc4 <main+0x194>)
 8001cd8:	601a      	str	r2, [r3, #0]
		while ((HAL_GPIO_ReadPin(ECHO_PORT, ECHO_PIN))
 8001cda:	46c0      	nop			@ (mov r8, r8)
 8001cdc:	2390      	movs	r3, #144	@ 0x90
 8001cde:	05db      	lsls	r3, r3, #23
 8001ce0:	2110      	movs	r1, #16
 8001ce2:	0018      	movs	r0, r3
 8001ce4:	f001 fa84 	bl	80031f0 <HAL_GPIO_ReadPin>
 8001ce8:	1e03      	subs	r3, r0, #0
				&& pMillis + 50 > HAL_GetTick())
 8001cea:	d008      	beq.n	8001cfe <main+0xce>
 8001cec:	4b35      	ldr	r3, [pc, #212]	@ (8001dc4 <main+0x194>)
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	3332      	adds	r3, #50	@ 0x32
 8001cf2:	001c      	movs	r4, r3
 8001cf4:	f001 f822 	bl	8002d3c <HAL_GetTick>
 8001cf8:	0003      	movs	r3, r0
 8001cfa:	429c      	cmp	r4, r3
 8001cfc:	d8ee      	bhi.n	8001cdc <main+0xac>
			;
		val2 = __HAL_TIM_GET_COUNTER(&htim1);
 8001cfe:	4b30      	ldr	r3, [pc, #192]	@ (8001dc0 <main+0x190>)
 8001d00:	681b      	ldr	r3, [r3, #0]
 8001d02:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001d04:	4b31      	ldr	r3, [pc, #196]	@ (8001dcc <main+0x19c>)
 8001d06:	601a      	str	r2, [r3, #0]

		distance = (val2 - val1) * 0.0343 / 2;
 8001d08:	4b30      	ldr	r3, [pc, #192]	@ (8001dcc <main+0x19c>)
 8001d0a:	681a      	ldr	r2, [r3, #0]
 8001d0c:	4b2e      	ldr	r3, [pc, #184]	@ (8001dc8 <main+0x198>)
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	1ad3      	subs	r3, r2, r3
 8001d12:	0018      	movs	r0, r3
 8001d14:	f7ff fcee 	bl	80016f4 <__aeabi_ui2d>
 8001d18:	4a2d      	ldr	r2, [pc, #180]	@ (8001dd0 <main+0x1a0>)
 8001d1a:	4b2e      	ldr	r3, [pc, #184]	@ (8001dd4 <main+0x1a4>)
 8001d1c:	f7fe fdbe 	bl	800089c <__aeabi_dmul>
 8001d20:	0002      	movs	r2, r0
 8001d22:	000b      	movs	r3, r1
 8001d24:	0010      	movs	r0, r2
 8001d26:	0019      	movs	r1, r3
 8001d28:	2200      	movs	r2, #0
 8001d2a:	2380      	movs	r3, #128	@ 0x80
 8001d2c:	05db      	lsls	r3, r3, #23
 8001d2e:	f7fe fa9d 	bl	800026c <__aeabi_ddiv>
 8001d32:	0002      	movs	r2, r0
 8001d34:	000b      	movs	r3, r1
 8001d36:	0010      	movs	r0, r2
 8001d38:	0019      	movs	r1, r3
 8001d3a:	f7fe fa79 	bl	8000230 <__aeabi_d2uiz>
 8001d3e:	0003      	movs	r3, r0
 8001d40:	b29a      	uxth	r2, r3
 8001d42:	4b25      	ldr	r3, [pc, #148]	@ (8001dd8 <main+0x1a8>)
 8001d44:	801a      	strh	r2, [r3, #0]

		// Ignore unrealistic or noisy values
		if (distance > 1000 || distance == 0) {
 8001d46:	4b24      	ldr	r3, [pc, #144]	@ (8001dd8 <main+0x1a8>)
 8001d48:	881a      	ldrh	r2, [r3, #0]
 8001d4a:	23fa      	movs	r3, #250	@ 0xfa
 8001d4c:	009b      	lsls	r3, r3, #2
 8001d4e:	429a      	cmp	r2, r3
 8001d50:	d803      	bhi.n	8001d5a <main+0x12a>
 8001d52:	4b21      	ldr	r3, [pc, #132]	@ (8001dd8 <main+0x1a8>)
 8001d54:	881b      	ldrh	r3, [r3, #0]
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	d104      	bne.n	8001d64 <main+0x134>
			distance = last_distance;  // keep the previous valid distance
 8001d5a:	4b20      	ldr	r3, [pc, #128]	@ (8001ddc <main+0x1ac>)
 8001d5c:	881a      	ldrh	r2, [r3, #0]
 8001d5e:	4b1e      	ldr	r3, [pc, #120]	@ (8001dd8 <main+0x1a8>)
 8001d60:	801a      	strh	r2, [r3, #0]
 8001d62:	e003      	b.n	8001d6c <main+0x13c>
		} else {
			last_distance = distance;  // update the previous value
 8001d64:	4b1c      	ldr	r3, [pc, #112]	@ (8001dd8 <main+0x1a8>)
 8001d66:	881a      	ldrh	r2, [r3, #0]
 8001d68:	4b1c      	ldr	r3, [pc, #112]	@ (8001ddc <main+0x1ac>)
 8001d6a:	801a      	strh	r2, [r3, #0]
		}

		if (distance > 10) {
 8001d6c:	4b1a      	ldr	r3, [pc, #104]	@ (8001dd8 <main+0x1a8>)
 8001d6e:	881b      	ldrh	r3, [r3, #0]
 8001d70:	2b0a      	cmp	r3, #10
 8001d72:	d903      	bls.n	8001d7c <main+0x14c>
			line_following_loop(&htim1);
 8001d74:	4b12      	ldr	r3, [pc, #72]	@ (8001dc0 <main+0x190>)
 8001d76:	0018      	movs	r0, r3
 8001d78:	f7ff fe5e 	bl	8001a38 <line_following_loop>
		}

		HAL_Delay(10);
 8001d7c:	200a      	movs	r0, #10
 8001d7e:	f000 ffe7 	bl	8002d50 <HAL_Delay>

		// OLED
		SSD1306_GotoXY(20, 0);
 8001d82:	2100      	movs	r1, #0
 8001d84:	2014      	movs	r0, #20
 8001d86:	f000 fc79 	bl	800267c <SSD1306_GotoXY>
		SSD1306_Puts("Distance:", &Font_11x18, 1);
 8001d8a:	4915      	ldr	r1, [pc, #84]	@ (8001de0 <main+0x1b0>)
 8001d8c:	4b15      	ldr	r3, [pc, #84]	@ (8001de4 <main+0x1b4>)
 8001d8e:	2201      	movs	r2, #1
 8001d90:	0018      	movs	r0, r3
 8001d92:	f000 fd0d 	bl	80027b0 <SSD1306_Puts>
		sprintf(string, "%3d cm", distance);
 8001d96:	4b10      	ldr	r3, [pc, #64]	@ (8001dd8 <main+0x1a8>)
 8001d98:	881b      	ldrh	r3, [r3, #0]
 8001d9a:	001a      	movs	r2, r3
 8001d9c:	4912      	ldr	r1, [pc, #72]	@ (8001de8 <main+0x1b8>)
 8001d9e:	4b13      	ldr	r3, [pc, #76]	@ (8001dec <main+0x1bc>)
 8001da0:	0018      	movs	r0, r3
 8001da2:	f004 f955 	bl	8006050 <siprintf>
		SSD1306_GotoXY(20, 30);
 8001da6:	211e      	movs	r1, #30
 8001da8:	2014      	movs	r0, #20
 8001daa:	f000 fc67 	bl	800267c <SSD1306_GotoXY>
		SSD1306_Puts(string, &Font_16x26, 1);
 8001dae:	4910      	ldr	r1, [pc, #64]	@ (8001df0 <main+0x1c0>)
 8001db0:	4b0e      	ldr	r3, [pc, #56]	@ (8001dec <main+0x1bc>)
 8001db2:	2201      	movs	r2, #1
 8001db4:	0018      	movs	r0, r3
 8001db6:	f000 fcfb 	bl	80027b0 <SSD1306_Puts>
		SSD1306_UpdateScreen();  // refresh display
 8001dba:	f000 fba3 	bl	8002504 <SSD1306_UpdateScreen>
		HAL_GPIO_WritePin(TRIG_PORT, TRIG_PIN, GPIO_PIN_SET);
 8001dbe:	e751      	b.n	8001c64 <main+0x34>
 8001dc0:	200000ec 	.word	0x200000ec
 8001dc4:	200001bc 	.word	0x200001bc
 8001dc8:	200001c0 	.word	0x200001c0
 8001dcc:	200001c4 	.word	0x200001c4
 8001dd0:	04816f00 	.word	0x04816f00
 8001dd4:	3fa18fc5 	.word	0x3fa18fc5
 8001dd8:	200001c8 	.word	0x200001c8
 8001ddc:	200001ca 	.word	0x200001ca
 8001de0:	20000000 	.word	0x20000000
 8001de4:	080069a0 	.word	0x080069a0
 8001de8:	080069ac 	.word	0x080069ac
 8001dec:	200001cc 	.word	0x200001cc
 8001df0:	20000008 	.word	0x20000008

08001df4 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8001df4:	b590      	push	{r4, r7, lr}
 8001df6:	b099      	sub	sp, #100	@ 0x64
 8001df8:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8001dfa:	242c      	movs	r4, #44	@ 0x2c
 8001dfc:	193b      	adds	r3, r7, r4
 8001dfe:	0018      	movs	r0, r3
 8001e00:	2334      	movs	r3, #52	@ 0x34
 8001e02:	001a      	movs	r2, r3
 8001e04:	2100      	movs	r1, #0
 8001e06:	f004 f945 	bl	8006094 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8001e0a:	231c      	movs	r3, #28
 8001e0c:	18fb      	adds	r3, r7, r3
 8001e0e:	0018      	movs	r0, r3
 8001e10:	2310      	movs	r3, #16
 8001e12:	001a      	movs	r2, r3
 8001e14:	2100      	movs	r1, #0
 8001e16:	f004 f93d 	bl	8006094 <memset>
	RCC_PeriphCLKInitTypeDef PeriphClkInit = { 0 };
 8001e1a:	003b      	movs	r3, r7
 8001e1c:	0018      	movs	r0, r3
 8001e1e:	231c      	movs	r3, #28
 8001e20:	001a      	movs	r2, r3
 8001e22:	2100      	movs	r1, #0
 8001e24:	f004 f936 	bl	8006094 <memset>

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001e28:	0021      	movs	r1, r4
 8001e2a:	187b      	adds	r3, r7, r1
 8001e2c:	2202      	movs	r2, #2
 8001e2e:	601a      	str	r2, [r3, #0]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001e30:	187b      	adds	r3, r7, r1
 8001e32:	2201      	movs	r2, #1
 8001e34:	60da      	str	r2, [r3, #12]
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001e36:	187b      	adds	r3, r7, r1
 8001e38:	2210      	movs	r2, #16
 8001e3a:	611a      	str	r2, [r3, #16]
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001e3c:	187b      	adds	r3, r7, r1
 8001e3e:	2202      	movs	r2, #2
 8001e40:	625a      	str	r2, [r3, #36]	@ 0x24
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001e42:	187b      	adds	r3, r7, r1
 8001e44:	2280      	movs	r2, #128	@ 0x80
 8001e46:	0212      	lsls	r2, r2, #8
 8001e48:	629a      	str	r2, [r3, #40]	@ 0x28
	RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 8001e4a:	187b      	adds	r3, r7, r1
 8001e4c:	22a0      	movs	r2, #160	@ 0xa0
 8001e4e:	0392      	lsls	r2, r2, #14
 8001e50:	62da      	str	r2, [r3, #44]	@ 0x2c
	RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV2;
 8001e52:	187b      	adds	r3, r7, r1
 8001e54:	2201      	movs	r2, #1
 8001e56:	631a      	str	r2, [r3, #48]	@ 0x30
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8001e58:	187b      	adds	r3, r7, r1
 8001e5a:	0018      	movs	r0, r3
 8001e5c:	f001 ff9c 	bl	8003d98 <HAL_RCC_OscConfig>
 8001e60:	1e03      	subs	r3, r0, #0
 8001e62:	d001      	beq.n	8001e68 <SystemClock_Config+0x74>
		Error_Handler();
 8001e64:	f000 fa18 	bl	8002298 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8001e68:	211c      	movs	r1, #28
 8001e6a:	187b      	adds	r3, r7, r1
 8001e6c:	2207      	movs	r2, #7
 8001e6e:	601a      	str	r2, [r3, #0]
			| RCC_CLOCKTYPE_PCLK1;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001e70:	187b      	adds	r3, r7, r1
 8001e72:	2202      	movs	r2, #2
 8001e74:	605a      	str	r2, [r3, #4]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001e76:	187b      	adds	r3, r7, r1
 8001e78:	2200      	movs	r2, #0
 8001e7a:	609a      	str	r2, [r3, #8]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001e7c:	187b      	adds	r3, r7, r1
 8001e7e:	2200      	movs	r2, #0
 8001e80:	60da      	str	r2, [r3, #12]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK) {
 8001e82:	187b      	adds	r3, r7, r1
 8001e84:	2101      	movs	r1, #1
 8001e86:	0018      	movs	r0, r3
 8001e88:	f002 fb0c 	bl	80044a4 <HAL_RCC_ClockConfig>
 8001e8c:	1e03      	subs	r3, r0, #0
 8001e8e:	d001      	beq.n	8001e94 <SystemClock_Config+0xa0>
		Error_Handler();
 8001e90:	f000 fa02 	bl	8002298 <Error_Handler>
	}
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2
 8001e94:	003b      	movs	r3, r7
 8001e96:	2222      	movs	r2, #34	@ 0x22
 8001e98:	601a      	str	r2, [r3, #0]
			| RCC_PERIPHCLK_I2C1;
	PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001e9a:	003b      	movs	r3, r7
 8001e9c:	2200      	movs	r2, #0
 8001e9e:	60da      	str	r2, [r3, #12]
	PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 8001ea0:	003b      	movs	r3, r7
 8001ea2:	2200      	movs	r2, #0
 8001ea4:	615a      	str	r2, [r3, #20]
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK) {
 8001ea6:	003b      	movs	r3, r7
 8001ea8:	0018      	movs	r0, r3
 8001eaa:	f002 fc67 	bl	800477c <HAL_RCCEx_PeriphCLKConfig>
 8001eae:	1e03      	subs	r3, r0, #0
 8001eb0:	d001      	beq.n	8001eb6 <SystemClock_Config+0xc2>
		Error_Handler();
 8001eb2:	f000 f9f1 	bl	8002298 <Error_Handler>
	}
}
 8001eb6:	46c0      	nop			@ (mov r8, r8)
 8001eb8:	46bd      	mov	sp, r7
 8001eba:	b019      	add	sp, #100	@ 0x64
 8001ebc:	bd90      	pop	{r4, r7, pc}
	...

08001ec0 <MX_I2C1_Init>:
/**
 * @brief I2C1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C1_Init(void) {
 8001ec0:	b580      	push	{r7, lr}
 8001ec2:	af00      	add	r7, sp, #0
	/* USER CODE END I2C1_Init 0 */

	/* USER CODE BEGIN I2C1_Init 1 */

	/* USER CODE END I2C1_Init 1 */
	hi2c1.Instance = I2C1;
 8001ec4:	4b1b      	ldr	r3, [pc, #108]	@ (8001f34 <MX_I2C1_Init+0x74>)
 8001ec6:	4a1c      	ldr	r2, [pc, #112]	@ (8001f38 <MX_I2C1_Init+0x78>)
 8001ec8:	601a      	str	r2, [r3, #0]
	hi2c1.Init.Timing = 0x0010020A;
 8001eca:	4b1a      	ldr	r3, [pc, #104]	@ (8001f34 <MX_I2C1_Init+0x74>)
 8001ecc:	4a1b      	ldr	r2, [pc, #108]	@ (8001f3c <MX_I2C1_Init+0x7c>)
 8001ece:	605a      	str	r2, [r3, #4]
	hi2c1.Init.OwnAddress1 = 0;
 8001ed0:	4b18      	ldr	r3, [pc, #96]	@ (8001f34 <MX_I2C1_Init+0x74>)
 8001ed2:	2200      	movs	r2, #0
 8001ed4:	609a      	str	r2, [r3, #8]
	hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001ed6:	4b17      	ldr	r3, [pc, #92]	@ (8001f34 <MX_I2C1_Init+0x74>)
 8001ed8:	2201      	movs	r2, #1
 8001eda:	60da      	str	r2, [r3, #12]
	hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001edc:	4b15      	ldr	r3, [pc, #84]	@ (8001f34 <MX_I2C1_Init+0x74>)
 8001ede:	2200      	movs	r2, #0
 8001ee0:	611a      	str	r2, [r3, #16]
	hi2c1.Init.OwnAddress2 = 0;
 8001ee2:	4b14      	ldr	r3, [pc, #80]	@ (8001f34 <MX_I2C1_Init+0x74>)
 8001ee4:	2200      	movs	r2, #0
 8001ee6:	615a      	str	r2, [r3, #20]
	hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001ee8:	4b12      	ldr	r3, [pc, #72]	@ (8001f34 <MX_I2C1_Init+0x74>)
 8001eea:	2200      	movs	r2, #0
 8001eec:	619a      	str	r2, [r3, #24]
	hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001eee:	4b11      	ldr	r3, [pc, #68]	@ (8001f34 <MX_I2C1_Init+0x74>)
 8001ef0:	2200      	movs	r2, #0
 8001ef2:	61da      	str	r2, [r3, #28]
	hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001ef4:	4b0f      	ldr	r3, [pc, #60]	@ (8001f34 <MX_I2C1_Init+0x74>)
 8001ef6:	2200      	movs	r2, #0
 8001ef8:	621a      	str	r2, [r3, #32]
	if (HAL_I2C_Init(&hi2c1) != HAL_OK) {
 8001efa:	4b0e      	ldr	r3, [pc, #56]	@ (8001f34 <MX_I2C1_Init+0x74>)
 8001efc:	0018      	movs	r0, r3
 8001efe:	f001 f9b1 	bl	8003264 <HAL_I2C_Init>
 8001f02:	1e03      	subs	r3, r0, #0
 8001f04:	d001      	beq.n	8001f0a <MX_I2C1_Init+0x4a>
		Error_Handler();
 8001f06:	f000 f9c7 	bl	8002298 <Error_Handler>
	}

	/** Configure Analogue filter
	 */
	if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE)
 8001f0a:	4b0a      	ldr	r3, [pc, #40]	@ (8001f34 <MX_I2C1_Init+0x74>)
 8001f0c:	2100      	movs	r1, #0
 8001f0e:	0018      	movs	r0, r3
 8001f10:	f001 feaa 	bl	8003c68 <HAL_I2CEx_ConfigAnalogFilter>
 8001f14:	1e03      	subs	r3, r0, #0
 8001f16:	d001      	beq.n	8001f1c <MX_I2C1_Init+0x5c>
			!= HAL_OK) {
		Error_Handler();
 8001f18:	f000 f9be 	bl	8002298 <Error_Handler>
	}

	/** Configure Digital filter
	 */
	if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK) {
 8001f1c:	4b05      	ldr	r3, [pc, #20]	@ (8001f34 <MX_I2C1_Init+0x74>)
 8001f1e:	2100      	movs	r1, #0
 8001f20:	0018      	movs	r0, r3
 8001f22:	f001 feed 	bl	8003d00 <HAL_I2CEx_ConfigDigitalFilter>
 8001f26:	1e03      	subs	r3, r0, #0
 8001f28:	d001      	beq.n	8001f2e <MX_I2C1_Init+0x6e>
		Error_Handler();
 8001f2a:	f000 f9b5 	bl	8002298 <Error_Handler>
	}
	/* USER CODE BEGIN I2C1_Init 2 */

	/* USER CODE END I2C1_Init 2 */

}
 8001f2e:	46c0      	nop			@ (mov r8, r8)
 8001f30:	46bd      	mov	sp, r7
 8001f32:	bd80      	pop	{r7, pc}
 8001f34:	20000098 	.word	0x20000098
 8001f38:	40005400 	.word	0x40005400
 8001f3c:	0010020a 	.word	0x0010020a

08001f40 <MX_TIM1_Init>:
/**
 * @brief TIM1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM1_Init(void) {
 8001f40:	b580      	push	{r7, lr}
 8001f42:	b096      	sub	sp, #88	@ 0x58
 8001f44:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM1_Init 0 */

	/* USER CODE END TIM1_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 8001f46:	2348      	movs	r3, #72	@ 0x48
 8001f48:	18fb      	adds	r3, r7, r3
 8001f4a:	0018      	movs	r0, r3
 8001f4c:	2310      	movs	r3, #16
 8001f4e:	001a      	movs	r2, r3
 8001f50:	2100      	movs	r1, #0
 8001f52:	f004 f89f 	bl	8006094 <memset>
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8001f56:	2340      	movs	r3, #64	@ 0x40
 8001f58:	18fb      	adds	r3, r7, r3
 8001f5a:	0018      	movs	r0, r3
 8001f5c:	2308      	movs	r3, #8
 8001f5e:	001a      	movs	r2, r3
 8001f60:	2100      	movs	r1, #0
 8001f62:	f004 f897 	bl	8006094 <memset>
	TIM_OC_InitTypeDef sConfigOC = { 0 };
 8001f66:	2324      	movs	r3, #36	@ 0x24
 8001f68:	18fb      	adds	r3, r7, r3
 8001f6a:	0018      	movs	r0, r3
 8001f6c:	231c      	movs	r3, #28
 8001f6e:	001a      	movs	r2, r3
 8001f70:	2100      	movs	r1, #0
 8001f72:	f004 f88f 	bl	8006094 <memset>
	TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = { 0 };
 8001f76:	1d3b      	adds	r3, r7, #4
 8001f78:	0018      	movs	r0, r3
 8001f7a:	2320      	movs	r3, #32
 8001f7c:	001a      	movs	r2, r3
 8001f7e:	2100      	movs	r1, #0
 8001f80:	f004 f888 	bl	8006094 <memset>

	/* USER CODE BEGIN TIM1_Init 1 */

	/* USER CODE END TIM1_Init 1 */
	htim1.Instance = TIM1;
 8001f84:	4b4b      	ldr	r3, [pc, #300]	@ (80020b4 <MX_TIM1_Init+0x174>)
 8001f86:	4a4c      	ldr	r2, [pc, #304]	@ (80020b8 <MX_TIM1_Init+0x178>)
 8001f88:	601a      	str	r2, [r3, #0]
	htim1.Init.Prescaler = 47;
 8001f8a:	4b4a      	ldr	r3, [pc, #296]	@ (80020b4 <MX_TIM1_Init+0x174>)
 8001f8c:	222f      	movs	r2, #47	@ 0x2f
 8001f8e:	605a      	str	r2, [r3, #4]
	htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001f90:	4b48      	ldr	r3, [pc, #288]	@ (80020b4 <MX_TIM1_Init+0x174>)
 8001f92:	2200      	movs	r2, #0
 8001f94:	609a      	str	r2, [r3, #8]
	htim1.Init.Period = 999;
 8001f96:	4b47      	ldr	r3, [pc, #284]	@ (80020b4 <MX_TIM1_Init+0x174>)
 8001f98:	4a48      	ldr	r2, [pc, #288]	@ (80020bc <MX_TIM1_Init+0x17c>)
 8001f9a:	60da      	str	r2, [r3, #12]
	htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001f9c:	4b45      	ldr	r3, [pc, #276]	@ (80020b4 <MX_TIM1_Init+0x174>)
 8001f9e:	2200      	movs	r2, #0
 8001fa0:	611a      	str	r2, [r3, #16]
	htim1.Init.RepetitionCounter = 0;
 8001fa2:	4b44      	ldr	r3, [pc, #272]	@ (80020b4 <MX_TIM1_Init+0x174>)
 8001fa4:	2200      	movs	r2, #0
 8001fa6:	615a      	str	r2, [r3, #20]
	htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001fa8:	4b42      	ldr	r3, [pc, #264]	@ (80020b4 <MX_TIM1_Init+0x174>)
 8001faa:	2200      	movs	r2, #0
 8001fac:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim1) != HAL_OK) {
 8001fae:	4b41      	ldr	r3, [pc, #260]	@ (80020b4 <MX_TIM1_Init+0x174>)
 8001fb0:	0018      	movs	r0, r3
 8001fb2:	f002 fce3 	bl	800497c <HAL_TIM_Base_Init>
 8001fb6:	1e03      	subs	r3, r0, #0
 8001fb8:	d001      	beq.n	8001fbe <MX_TIM1_Init+0x7e>
		Error_Handler();
 8001fba:	f000 f96d 	bl	8002298 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001fbe:	2148      	movs	r1, #72	@ 0x48
 8001fc0:	187b      	adds	r3, r7, r1
 8001fc2:	2280      	movs	r2, #128	@ 0x80
 8001fc4:	0152      	lsls	r2, r2, #5
 8001fc6:	601a      	str	r2, [r3, #0]
	if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK) {
 8001fc8:	187a      	adds	r2, r7, r1
 8001fca:	4b3a      	ldr	r3, [pc, #232]	@ (80020b4 <MX_TIM1_Init+0x174>)
 8001fcc:	0011      	movs	r1, r2
 8001fce:	0018      	movs	r0, r3
 8001fd0:	f002 fefa 	bl	8004dc8 <HAL_TIM_ConfigClockSource>
 8001fd4:	1e03      	subs	r3, r0, #0
 8001fd6:	d001      	beq.n	8001fdc <MX_TIM1_Init+0x9c>
		Error_Handler();
 8001fd8:	f000 f95e 	bl	8002298 <Error_Handler>
	}
	if (HAL_TIM_PWM_Init(&htim1) != HAL_OK) {
 8001fdc:	4b35      	ldr	r3, [pc, #212]	@ (80020b4 <MX_TIM1_Init+0x174>)
 8001fde:	0018      	movs	r0, r3
 8001fe0:	f002 fd1c 	bl	8004a1c <HAL_TIM_PWM_Init>
 8001fe4:	1e03      	subs	r3, r0, #0
 8001fe6:	d001      	beq.n	8001fec <MX_TIM1_Init+0xac>
		Error_Handler();
 8001fe8:	f000 f956 	bl	8002298 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001fec:	2140      	movs	r1, #64	@ 0x40
 8001fee:	187b      	adds	r3, r7, r1
 8001ff0:	2200      	movs	r2, #0
 8001ff2:	601a      	str	r2, [r3, #0]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ff4:	187b      	adds	r3, r7, r1
 8001ff6:	2200      	movs	r2, #0
 8001ff8:	605a      	str	r2, [r3, #4]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig)
 8001ffa:	187a      	adds	r2, r7, r1
 8001ffc:	4b2d      	ldr	r3, [pc, #180]	@ (80020b4 <MX_TIM1_Init+0x174>)
 8001ffe:	0011      	movs	r1, r2
 8002000:	0018      	movs	r0, r3
 8002002:	f003 fafd 	bl	8005600 <HAL_TIMEx_MasterConfigSynchronization>
 8002006:	1e03      	subs	r3, r0, #0
 8002008:	d001      	beq.n	800200e <MX_TIM1_Init+0xce>
			!= HAL_OK) {
		Error_Handler();
 800200a:	f000 f945 	bl	8002298 <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800200e:	2124      	movs	r1, #36	@ 0x24
 8002010:	187b      	adds	r3, r7, r1
 8002012:	2260      	movs	r2, #96	@ 0x60
 8002014:	601a      	str	r2, [r3, #0]
	sConfigOC.Pulse = 0;
 8002016:	187b      	adds	r3, r7, r1
 8002018:	2200      	movs	r2, #0
 800201a:	605a      	str	r2, [r3, #4]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800201c:	187b      	adds	r3, r7, r1
 800201e:	2200      	movs	r2, #0
 8002020:	609a      	str	r2, [r3, #8]
	sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8002022:	187b      	adds	r3, r7, r1
 8002024:	2200      	movs	r2, #0
 8002026:	60da      	str	r2, [r3, #12]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002028:	187b      	adds	r3, r7, r1
 800202a:	2200      	movs	r2, #0
 800202c:	611a      	str	r2, [r3, #16]
	sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800202e:	187b      	adds	r3, r7, r1
 8002030:	2200      	movs	r2, #0
 8002032:	615a      	str	r2, [r3, #20]
	sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002034:	187b      	adds	r3, r7, r1
 8002036:	2200      	movs	r2, #0
 8002038:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1)
 800203a:	1879      	adds	r1, r7, r1
 800203c:	4b1d      	ldr	r3, [pc, #116]	@ (80020b4 <MX_TIM1_Init+0x174>)
 800203e:	2200      	movs	r2, #0
 8002040:	0018      	movs	r0, r3
 8002042:	f002 fdfb 	bl	8004c3c <HAL_TIM_PWM_ConfigChannel>
 8002046:	1e03      	subs	r3, r0, #0
 8002048:	d001      	beq.n	800204e <MX_TIM1_Init+0x10e>
			!= HAL_OK) {
		Error_Handler();
 800204a:	f000 f925 	bl	8002298 <Error_Handler>
	}
	if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2)
 800204e:	2324      	movs	r3, #36	@ 0x24
 8002050:	18f9      	adds	r1, r7, r3
 8002052:	4b18      	ldr	r3, [pc, #96]	@ (80020b4 <MX_TIM1_Init+0x174>)
 8002054:	2204      	movs	r2, #4
 8002056:	0018      	movs	r0, r3
 8002058:	f002 fdf0 	bl	8004c3c <HAL_TIM_PWM_ConfigChannel>
 800205c:	1e03      	subs	r3, r0, #0
 800205e:	d001      	beq.n	8002064 <MX_TIM1_Init+0x124>
			!= HAL_OK) {
		Error_Handler();
 8002060:	f000 f91a 	bl	8002298 <Error_Handler>
	}
	sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002064:	1d3b      	adds	r3, r7, #4
 8002066:	2200      	movs	r2, #0
 8002068:	601a      	str	r2, [r3, #0]
	sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800206a:	1d3b      	adds	r3, r7, #4
 800206c:	2200      	movs	r2, #0
 800206e:	605a      	str	r2, [r3, #4]
	sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8002070:	1d3b      	adds	r3, r7, #4
 8002072:	2200      	movs	r2, #0
 8002074:	609a      	str	r2, [r3, #8]
	sBreakDeadTimeConfig.DeadTime = 0;
 8002076:	1d3b      	adds	r3, r7, #4
 8002078:	2200      	movs	r2, #0
 800207a:	60da      	str	r2, [r3, #12]
	sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800207c:	1d3b      	adds	r3, r7, #4
 800207e:	2200      	movs	r2, #0
 8002080:	611a      	str	r2, [r3, #16]
	sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002082:	1d3b      	adds	r3, r7, #4
 8002084:	2280      	movs	r2, #128	@ 0x80
 8002086:	0192      	lsls	r2, r2, #6
 8002088:	615a      	str	r2, [r3, #20]
	sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800208a:	1d3b      	adds	r3, r7, #4
 800208c:	2200      	movs	r2, #0
 800208e:	61da      	str	r2, [r3, #28]
	if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig)
 8002090:	1d3a      	adds	r2, r7, #4
 8002092:	4b08      	ldr	r3, [pc, #32]	@ (80020b4 <MX_TIM1_Init+0x174>)
 8002094:	0011      	movs	r1, r2
 8002096:	0018      	movs	r0, r3
 8002098:	f003 fb10 	bl	80056bc <HAL_TIMEx_ConfigBreakDeadTime>
 800209c:	1e03      	subs	r3, r0, #0
 800209e:	d001      	beq.n	80020a4 <MX_TIM1_Init+0x164>
			!= HAL_OK) {
		Error_Handler();
 80020a0:	f000 f8fa 	bl	8002298 <Error_Handler>
	}
	/* USER CODE BEGIN TIM1_Init 2 */

	/* USER CODE END TIM1_Init 2 */
	HAL_TIM_MspPostInit(&htim1);
 80020a4:	4b03      	ldr	r3, [pc, #12]	@ (80020b4 <MX_TIM1_Init+0x174>)
 80020a6:	0018      	movs	r0, r3
 80020a8:	f000 fce2 	bl	8002a70 <HAL_TIM_MspPostInit>

}
 80020ac:	46c0      	nop			@ (mov r8, r8)
 80020ae:	46bd      	mov	sp, r7
 80020b0:	b016      	add	sp, #88	@ 0x58
 80020b2:	bd80      	pop	{r7, pc}
 80020b4:	200000ec 	.word	0x200000ec
 80020b8:	40012c00 	.word	0x40012c00
 80020bc:	000003e7 	.word	0x000003e7

080020c0 <MX_USART2_UART_Init>:
/**
 * @brief USART2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART2_UART_Init(void) {
 80020c0:	b580      	push	{r7, lr}
 80020c2:	af00      	add	r7, sp, #0
	/* USER CODE END USART2_Init 0 */

	/* USER CODE BEGIN USART2_Init 1 */

	/* USER CODE END USART2_Init 1 */
	huart2.Instance = USART2;
 80020c4:	4b14      	ldr	r3, [pc, #80]	@ (8002118 <MX_USART2_UART_Init+0x58>)
 80020c6:	4a15      	ldr	r2, [pc, #84]	@ (800211c <MX_USART2_UART_Init+0x5c>)
 80020c8:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 115200;
 80020ca:	4b13      	ldr	r3, [pc, #76]	@ (8002118 <MX_USART2_UART_Init+0x58>)
 80020cc:	22e1      	movs	r2, #225	@ 0xe1
 80020ce:	0252      	lsls	r2, r2, #9
 80020d0:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80020d2:	4b11      	ldr	r3, [pc, #68]	@ (8002118 <MX_USART2_UART_Init+0x58>)
 80020d4:	2200      	movs	r2, #0
 80020d6:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 80020d8:	4b0f      	ldr	r3, [pc, #60]	@ (8002118 <MX_USART2_UART_Init+0x58>)
 80020da:	2200      	movs	r2, #0
 80020dc:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 80020de:	4b0e      	ldr	r3, [pc, #56]	@ (8002118 <MX_USART2_UART_Init+0x58>)
 80020e0:	2200      	movs	r2, #0
 80020e2:	611a      	str	r2, [r3, #16]
	huart2.Init.Mode = UART_MODE_TX_RX;
 80020e4:	4b0c      	ldr	r3, [pc, #48]	@ (8002118 <MX_USART2_UART_Init+0x58>)
 80020e6:	220c      	movs	r2, #12
 80020e8:	615a      	str	r2, [r3, #20]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80020ea:	4b0b      	ldr	r3, [pc, #44]	@ (8002118 <MX_USART2_UART_Init+0x58>)
 80020ec:	2200      	movs	r2, #0
 80020ee:	619a      	str	r2, [r3, #24]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80020f0:	4b09      	ldr	r3, [pc, #36]	@ (8002118 <MX_USART2_UART_Init+0x58>)
 80020f2:	2200      	movs	r2, #0
 80020f4:	61da      	str	r2, [r3, #28]
	huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80020f6:	4b08      	ldr	r3, [pc, #32]	@ (8002118 <MX_USART2_UART_Init+0x58>)
 80020f8:	2200      	movs	r2, #0
 80020fa:	621a      	str	r2, [r3, #32]
	huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80020fc:	4b06      	ldr	r3, [pc, #24]	@ (8002118 <MX_USART2_UART_Init+0x58>)
 80020fe:	2200      	movs	r2, #0
 8002100:	625a      	str	r2, [r3, #36]	@ 0x24
	if (HAL_UART_Init(&huart2) != HAL_OK) {
 8002102:	4b05      	ldr	r3, [pc, #20]	@ (8002118 <MX_USART2_UART_Init+0x58>)
 8002104:	0018      	movs	r0, r3
 8002106:	f003 fb37 	bl	8005778 <HAL_UART_Init>
 800210a:	1e03      	subs	r3, r0, #0
 800210c:	d001      	beq.n	8002112 <MX_USART2_UART_Init+0x52>
		Error_Handler();
 800210e:	f000 f8c3 	bl	8002298 <Error_Handler>
	}
	/* USER CODE BEGIN USART2_Init 2 */

	/* USER CODE END USART2_Init 2 */

}
 8002112:	46c0      	nop			@ (mov r8, r8)
 8002114:	46bd      	mov	sp, r7
 8002116:	bd80      	pop	{r7, pc}
 8002118:	20000134 	.word	0x20000134
 800211c:	40004400 	.word	0x40004400

08002120 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 8002120:	b590      	push	{r4, r7, lr}
 8002122:	b08b      	sub	sp, #44	@ 0x2c
 8002124:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8002126:	2414      	movs	r4, #20
 8002128:	193b      	adds	r3, r7, r4
 800212a:	0018      	movs	r0, r3
 800212c:	2314      	movs	r3, #20
 800212e:	001a      	movs	r2, r3
 8002130:	2100      	movs	r1, #0
 8002132:	f003 ffaf 	bl	8006094 <memset>
	/* USER CODE BEGIN MX_GPIO_Init_1 */

	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8002136:	4b55      	ldr	r3, [pc, #340]	@ (800228c <MX_GPIO_Init+0x16c>)
 8002138:	695a      	ldr	r2, [r3, #20]
 800213a:	4b54      	ldr	r3, [pc, #336]	@ (800228c <MX_GPIO_Init+0x16c>)
 800213c:	2180      	movs	r1, #128	@ 0x80
 800213e:	0309      	lsls	r1, r1, #12
 8002140:	430a      	orrs	r2, r1
 8002142:	615a      	str	r2, [r3, #20]
 8002144:	4b51      	ldr	r3, [pc, #324]	@ (800228c <MX_GPIO_Init+0x16c>)
 8002146:	695a      	ldr	r2, [r3, #20]
 8002148:	2380      	movs	r3, #128	@ 0x80
 800214a:	031b      	lsls	r3, r3, #12
 800214c:	4013      	ands	r3, r2
 800214e:	613b      	str	r3, [r7, #16]
 8002150:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOF_CLK_ENABLE();
 8002152:	4b4e      	ldr	r3, [pc, #312]	@ (800228c <MX_GPIO_Init+0x16c>)
 8002154:	695a      	ldr	r2, [r3, #20]
 8002156:	4b4d      	ldr	r3, [pc, #308]	@ (800228c <MX_GPIO_Init+0x16c>)
 8002158:	2180      	movs	r1, #128	@ 0x80
 800215a:	03c9      	lsls	r1, r1, #15
 800215c:	430a      	orrs	r2, r1
 800215e:	615a      	str	r2, [r3, #20]
 8002160:	4b4a      	ldr	r3, [pc, #296]	@ (800228c <MX_GPIO_Init+0x16c>)
 8002162:	695a      	ldr	r2, [r3, #20]
 8002164:	2380      	movs	r3, #128	@ 0x80
 8002166:	03db      	lsls	r3, r3, #15
 8002168:	4013      	ands	r3, r2
 800216a:	60fb      	str	r3, [r7, #12]
 800216c:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 800216e:	4b47      	ldr	r3, [pc, #284]	@ (800228c <MX_GPIO_Init+0x16c>)
 8002170:	695a      	ldr	r2, [r3, #20]
 8002172:	4b46      	ldr	r3, [pc, #280]	@ (800228c <MX_GPIO_Init+0x16c>)
 8002174:	2180      	movs	r1, #128	@ 0x80
 8002176:	0289      	lsls	r1, r1, #10
 8002178:	430a      	orrs	r2, r1
 800217a:	615a      	str	r2, [r3, #20]
 800217c:	4b43      	ldr	r3, [pc, #268]	@ (800228c <MX_GPIO_Init+0x16c>)
 800217e:	695a      	ldr	r2, [r3, #20]
 8002180:	2380      	movs	r3, #128	@ 0x80
 8002182:	029b      	lsls	r3, r3, #10
 8002184:	4013      	ands	r3, r2
 8002186:	60bb      	str	r3, [r7, #8]
 8002188:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 800218a:	4b40      	ldr	r3, [pc, #256]	@ (800228c <MX_GPIO_Init+0x16c>)
 800218c:	695a      	ldr	r2, [r3, #20]
 800218e:	4b3f      	ldr	r3, [pc, #252]	@ (800228c <MX_GPIO_Init+0x16c>)
 8002190:	2180      	movs	r1, #128	@ 0x80
 8002192:	02c9      	lsls	r1, r1, #11
 8002194:	430a      	orrs	r2, r1
 8002196:	615a      	str	r2, [r3, #20]
 8002198:	4b3c      	ldr	r3, [pc, #240]	@ (800228c <MX_GPIO_Init+0x16c>)
 800219a:	695a      	ldr	r2, [r3, #20]
 800219c:	2380      	movs	r3, #128	@ 0x80
 800219e:	02db      	lsls	r3, r3, #11
 80021a0:	4013      	ands	r3, r2
 80021a2:	607b      	str	r3, [r7, #4]
 80021a4:	687b      	ldr	r3, [r7, #4]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80021a6:	2390      	movs	r3, #144	@ 0x90
 80021a8:	05db      	lsls	r3, r3, #23
 80021aa:	2200      	movs	r2, #0
 80021ac:	2120      	movs	r1, #32
 80021ae:	0018      	movs	r0, r3
 80021b0:	f001 f83b 	bl	800322a <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_SET);
 80021b4:	2380      	movs	r3, #128	@ 0x80
 80021b6:	00d9      	lsls	r1, r3, #3
 80021b8:	2390      	movs	r3, #144	@ 0x90
 80021ba:	05db      	lsls	r3, r3, #23
 80021bc:	2201      	movs	r2, #1
 80021be:	0018      	movs	r0, r3
 80021c0:	f001 f833 	bl	800322a <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3 | GPIO_PIN_5, GPIO_PIN_RESET);
 80021c4:	4b32      	ldr	r3, [pc, #200]	@ (8002290 <MX_GPIO_Init+0x170>)
 80021c6:	2200      	movs	r2, #0
 80021c8:	2128      	movs	r1, #40	@ 0x28
 80021ca:	0018      	movs	r0, r3
 80021cc:	f001 f82d 	bl	800322a <HAL_GPIO_WritePin>

	/*Configure GPIO pin : B1_Pin */
	GPIO_InitStruct.Pin = B1_Pin;
 80021d0:	193b      	adds	r3, r7, r4
 80021d2:	2280      	movs	r2, #128	@ 0x80
 80021d4:	0192      	lsls	r2, r2, #6
 80021d6:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80021d8:	193b      	adds	r3, r7, r4
 80021da:	2284      	movs	r2, #132	@ 0x84
 80021dc:	0392      	lsls	r2, r2, #14
 80021de:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021e0:	193b      	adds	r3, r7, r4
 80021e2:	2200      	movs	r2, #0
 80021e4:	609a      	str	r2, [r3, #8]
	HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80021e6:	193b      	adds	r3, r7, r4
 80021e8:	4a2a      	ldr	r2, [pc, #168]	@ (8002294 <MX_GPIO_Init+0x174>)
 80021ea:	0019      	movs	r1, r3
 80021ec:	0010      	movs	r0, r2
 80021ee:	f000 fe87 	bl	8002f00 <HAL_GPIO_Init>

	/*Configure GPIO pins : GPIO_Input_Pin PA1 PA4 */
	GPIO_InitStruct.Pin = GPIO_Input_Pin | GPIO_PIN_1 | GPIO_PIN_4;
 80021f2:	193b      	adds	r3, r7, r4
 80021f4:	2213      	movs	r2, #19
 80021f6:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80021f8:	193b      	adds	r3, r7, r4
 80021fa:	2200      	movs	r2, #0
 80021fc:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021fe:	193b      	adds	r3, r7, r4
 8002200:	2200      	movs	r2, #0
 8002202:	609a      	str	r2, [r3, #8]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002204:	193a      	adds	r2, r7, r4
 8002206:	2390      	movs	r3, #144	@ 0x90
 8002208:	05db      	lsls	r3, r3, #23
 800220a:	0011      	movs	r1, r2
 800220c:	0018      	movs	r0, r3
 800220e:	f000 fe77 	bl	8002f00 <HAL_GPIO_Init>

	/*Configure GPIO pins : LD2_Pin PA10 */
	GPIO_InitStruct.Pin = LD2_Pin | GPIO_PIN_10;
 8002212:	0021      	movs	r1, r4
 8002214:	187b      	adds	r3, r7, r1
 8002216:	2284      	movs	r2, #132	@ 0x84
 8002218:	00d2      	lsls	r2, r2, #3
 800221a:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800221c:	000c      	movs	r4, r1
 800221e:	193b      	adds	r3, r7, r4
 8002220:	2201      	movs	r2, #1
 8002222:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002224:	193b      	adds	r3, r7, r4
 8002226:	2200      	movs	r2, #0
 8002228:	609a      	str	r2, [r3, #8]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800222a:	193b      	adds	r3, r7, r4
 800222c:	2200      	movs	r2, #0
 800222e:	60da      	str	r2, [r3, #12]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002230:	193a      	adds	r2, r7, r4
 8002232:	2390      	movs	r3, #144	@ 0x90
 8002234:	05db      	lsls	r3, r3, #23
 8002236:	0011      	movs	r1, r2
 8002238:	0018      	movs	r0, r3
 800223a:	f000 fe61 	bl	8002f00 <HAL_GPIO_Init>

	/*Configure GPIO pin : PB0 */
	GPIO_InitStruct.Pin = GPIO_PIN_0;
 800223e:	193b      	adds	r3, r7, r4
 8002240:	2201      	movs	r2, #1
 8002242:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002244:	193b      	adds	r3, r7, r4
 8002246:	2200      	movs	r2, #0
 8002248:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800224a:	193b      	adds	r3, r7, r4
 800224c:	2200      	movs	r2, #0
 800224e:	609a      	str	r2, [r3, #8]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002250:	193b      	adds	r3, r7, r4
 8002252:	4a0f      	ldr	r2, [pc, #60]	@ (8002290 <MX_GPIO_Init+0x170>)
 8002254:	0019      	movs	r1, r3
 8002256:	0010      	movs	r0, r2
 8002258:	f000 fe52 	bl	8002f00 <HAL_GPIO_Init>

	/*Configure GPIO pins : PB3 PB5 */
	GPIO_InitStruct.Pin = GPIO_PIN_3 | GPIO_PIN_5;
 800225c:	0021      	movs	r1, r4
 800225e:	187b      	adds	r3, r7, r1
 8002260:	2228      	movs	r2, #40	@ 0x28
 8002262:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002264:	187b      	adds	r3, r7, r1
 8002266:	2201      	movs	r2, #1
 8002268:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800226a:	187b      	adds	r3, r7, r1
 800226c:	2200      	movs	r2, #0
 800226e:	609a      	str	r2, [r3, #8]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002270:	187b      	adds	r3, r7, r1
 8002272:	2200      	movs	r2, #0
 8002274:	60da      	str	r2, [r3, #12]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002276:	187b      	adds	r3, r7, r1
 8002278:	4a05      	ldr	r2, [pc, #20]	@ (8002290 <MX_GPIO_Init+0x170>)
 800227a:	0019      	movs	r1, r3
 800227c:	0010      	movs	r0, r2
 800227e:	f000 fe3f 	bl	8002f00 <HAL_GPIO_Init>

	/* USER CODE BEGIN MX_GPIO_Init_2 */

	/* USER CODE END MX_GPIO_Init_2 */
}
 8002282:	46c0      	nop			@ (mov r8, r8)
 8002284:	46bd      	mov	sp, r7
 8002286:	b00b      	add	sp, #44	@ 0x2c
 8002288:	bd90      	pop	{r4, r7, pc}
 800228a:	46c0      	nop			@ (mov r8, r8)
 800228c:	40021000 	.word	0x40021000
 8002290:	48000400 	.word	0x48000400
 8002294:	48000800 	.word	0x48000800

08002298 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8002298:	b580      	push	{r7, lr}
 800229a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800229c:	b672      	cpsid	i
}
 800229e:	46c0      	nop			@ (mov r8, r8)
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 80022a0:	46c0      	nop			@ (mov r8, r8)
 80022a2:	e7fd      	b.n	80022a0 <Error_Handler+0x8>

080022a4 <move_forwards>:
 */

#include "motor_control.h"
#include "ssd1306.h"

void move_forwards(TIM_HandleTypeDef *htim1) {
 80022a4:	b580      	push	{r7, lr}
 80022a6:	b082      	sub	sp, #8
 80022a8:	af00      	add	r7, sp, #0
 80022aa:	6078      	str	r0, [r7, #4]
	__HAL_TIM_SET_COMPARE(htim1, TIM_CHANNEL_1, FORWARDS_LEFT_MOTOR_SPEED); // Left
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	2296      	movs	r2, #150	@ 0x96
 80022b2:	0092      	lsls	r2, r2, #2
 80022b4:	635a      	str	r2, [r3, #52]	@ 0x34
	__HAL_TIM_SET_COMPARE(htim1, TIM_CHANNEL_2, FORWARDS_RIGHT_MOTOR_SPEED); // Right
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	2296      	movs	r2, #150	@ 0x96
 80022bc:	0092      	lsls	r2, r2, #2
 80022be:	639a      	str	r2, [r3, #56]	@ 0x38
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_RESET); // Left DIR = forward
 80022c0:	4b07      	ldr	r3, [pc, #28]	@ (80022e0 <move_forwards+0x3c>)
 80022c2:	2200      	movs	r2, #0
 80022c4:	2120      	movs	r1, #32
 80022c6:	0018      	movs	r0, r3
 80022c8:	f000 ffaf 	bl	800322a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_RESET); // Right DIR = forward
 80022cc:	4b04      	ldr	r3, [pc, #16]	@ (80022e0 <move_forwards+0x3c>)
 80022ce:	2200      	movs	r2, #0
 80022d0:	2108      	movs	r1, #8
 80022d2:	0018      	movs	r0, r3
 80022d4:	f000 ffa9 	bl	800322a <HAL_GPIO_WritePin>
}
 80022d8:	46c0      	nop			@ (mov r8, r8)
 80022da:	46bd      	mov	sp, r7
 80022dc:	b002      	add	sp, #8
 80022de:	bd80      	pop	{r7, pc}
 80022e0:	48000400 	.word	0x48000400

080022e4 <veer_left>:

void veer_left(TIM_HandleTypeDef *htim1, uint16_t veer_amount) {
 80022e4:	b580      	push	{r7, lr}
 80022e6:	b082      	sub	sp, #8
 80022e8:	af00      	add	r7, sp, #0
 80022ea:	6078      	str	r0, [r7, #4]
 80022ec:	000a      	movs	r2, r1
 80022ee:	1cbb      	adds	r3, r7, #2
 80022f0:	801a      	strh	r2, [r3, #0]
	__HAL_TIM_SET_COMPARE(htim1, TIM_CHANNEL_1, FORWARDS_LEFT_MOTOR_SPEED - veer_amount); // Left motor (slow)
 80022f2:	1cbb      	adds	r3, r7, #2
 80022f4:	881b      	ldrh	r3, [r3, #0]
 80022f6:	2296      	movs	r2, #150	@ 0x96
 80022f8:	0092      	lsls	r2, r2, #2
 80022fa:	1ad2      	subs	r2, r2, r3
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	635a      	str	r2, [r3, #52]	@ 0x34
	__HAL_TIM_SET_COMPARE(htim1, TIM_CHANNEL_2, FORWARDS_RIGHT_MOTOR_SPEED); // Right motor (fast)
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	2296      	movs	r2, #150	@ 0x96
 8002308:	0092      	lsls	r2, r2, #2
 800230a:	639a      	str	r2, [r3, #56]	@ 0x38
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_RESET); // Left DIR = forward
 800230c:	4b07      	ldr	r3, [pc, #28]	@ (800232c <veer_left+0x48>)
 800230e:	2200      	movs	r2, #0
 8002310:	2120      	movs	r1, #32
 8002312:	0018      	movs	r0, r3
 8002314:	f000 ff89 	bl	800322a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_RESET); // Right DIR = forward
 8002318:	4b04      	ldr	r3, [pc, #16]	@ (800232c <veer_left+0x48>)
 800231a:	2200      	movs	r2, #0
 800231c:	2108      	movs	r1, #8
 800231e:	0018      	movs	r0, r3
 8002320:	f000 ff83 	bl	800322a <HAL_GPIO_WritePin>
}
 8002324:	46c0      	nop			@ (mov r8, r8)
 8002326:	46bd      	mov	sp, r7
 8002328:	b002      	add	sp, #8
 800232a:	bd80      	pop	{r7, pc}
 800232c:	48000400 	.word	0x48000400

08002330 <veer_right>:

void veer_right(TIM_HandleTypeDef *htim1, uint16_t veer_amount) {
 8002330:	b580      	push	{r7, lr}
 8002332:	b082      	sub	sp, #8
 8002334:	af00      	add	r7, sp, #0
 8002336:	6078      	str	r0, [r7, #4]
 8002338:	000a      	movs	r2, r1
 800233a:	1cbb      	adds	r3, r7, #2
 800233c:	801a      	strh	r2, [r3, #0]
	__HAL_TIM_SET_COMPARE(htim1, TIM_CHANNEL_1, FORWARDS_LEFT_MOTOR_SPEED); // Left motor (fast)
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	2296      	movs	r2, #150	@ 0x96
 8002344:	0092      	lsls	r2, r2, #2
 8002346:	635a      	str	r2, [r3, #52]	@ 0x34
	__HAL_TIM_SET_COMPARE(htim1, TIM_CHANNEL_2, FORWARDS_RIGHT_MOTOR_SPEED - veer_amount); // Right motor (slow)
 8002348:	1cbb      	adds	r3, r7, #2
 800234a:	881b      	ldrh	r3, [r3, #0]
 800234c:	2296      	movs	r2, #150	@ 0x96
 800234e:	0092      	lsls	r2, r2, #2
 8002350:	1ad2      	subs	r2, r2, r3
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	639a      	str	r2, [r3, #56]	@ 0x38
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_RESET); // Left DIR = forward
 8002358:	4b07      	ldr	r3, [pc, #28]	@ (8002378 <veer_right+0x48>)
 800235a:	2200      	movs	r2, #0
 800235c:	2120      	movs	r1, #32
 800235e:	0018      	movs	r0, r3
 8002360:	f000 ff63 	bl	800322a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_RESET); // Right DIR = forward
 8002364:	4b04      	ldr	r3, [pc, #16]	@ (8002378 <veer_right+0x48>)
 8002366:	2200      	movs	r2, #0
 8002368:	2108      	movs	r1, #8
 800236a:	0018      	movs	r0, r3
 800236c:	f000 ff5d 	bl	800322a <HAL_GPIO_WritePin>
}
 8002370:	46c0      	nop			@ (mov r8, r8)
 8002372:	46bd      	mov	sp, r7
 8002374:	b002      	add	sp, #8
 8002376:	bd80      	pop	{r7, pc}
 8002378:	48000400 	.word	0x48000400

0800237c <SSD1306_Init>:





uint8_t SSD1306_Init(void) {
 800237c:	b580      	push	{r7, lr}
 800237e:	b082      	sub	sp, #8
 8002380:	af00      	add	r7, sp, #0

	/* Init I2C */
	ssd1306_I2C_Init();
 8002382:	f000 fa3b 	bl	80027fc <ssd1306_I2C_Init>

	/* Check if LCD connected to I2C */
	if (HAL_I2C_IsDeviceReady(&hi2c1, SSD1306_I2C_ADDR, 1, 20000) != HAL_OK) {
 8002386:	4b5b      	ldr	r3, [pc, #364]	@ (80024f4 <SSD1306_Init+0x178>)
 8002388:	485b      	ldr	r0, [pc, #364]	@ (80024f8 <SSD1306_Init+0x17c>)
 800238a:	2201      	movs	r2, #1
 800238c:	2178      	movs	r1, #120	@ 0x78
 800238e:	f001 f939 	bl	8003604 <HAL_I2C_IsDeviceReady>
 8002392:	1e03      	subs	r3, r0, #0
 8002394:	d001      	beq.n	800239a <SSD1306_Init+0x1e>
		/* Return false */
		return 0;
 8002396:	2300      	movs	r3, #0
 8002398:	e0a8      	b.n	80024ec <SSD1306_Init+0x170>
	}

	/* A little delay */
	uint32_t p = 2500;
 800239a:	4b58      	ldr	r3, [pc, #352]	@ (80024fc <SSD1306_Init+0x180>)
 800239c:	607b      	str	r3, [r7, #4]
	while(p>0)
 800239e:	e002      	b.n	80023a6 <SSD1306_Init+0x2a>
		p--;
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	3b01      	subs	r3, #1
 80023a4:	607b      	str	r3, [r7, #4]
	while(p>0)
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	d1f9      	bne.n	80023a0 <SSD1306_Init+0x24>

	/* Init LCD */
	SSD1306_WRITECOMMAND(0xAE); //display off
 80023ac:	22ae      	movs	r2, #174	@ 0xae
 80023ae:	2100      	movs	r1, #0
 80023b0:	2078      	movs	r0, #120	@ 0x78
 80023b2:	f000 faa3 	bl	80028fc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //Set Memory Addressing Mode
 80023b6:	2220      	movs	r2, #32
 80023b8:	2100      	movs	r1, #0
 80023ba:	2078      	movs	r0, #120	@ 0x78
 80023bc:	f000 fa9e 	bl	80028fc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //00,Horizontal Addressing Mode;01,Vertical Addressing Mode;10,Page Addressing Mode (RESET);11,Invalid
 80023c0:	2210      	movs	r2, #16
 80023c2:	2100      	movs	r1, #0
 80023c4:	2078      	movs	r0, #120	@ 0x78
 80023c6:	f000 fa99 	bl	80028fc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 80023ca:	22b0      	movs	r2, #176	@ 0xb0
 80023cc:	2100      	movs	r1, #0
 80023ce:	2078      	movs	r0, #120	@ 0x78
 80023d0:	f000 fa94 	bl	80028fc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xC8); //Set COM Output Scan Direction
 80023d4:	22c8      	movs	r2, #200	@ 0xc8
 80023d6:	2100      	movs	r1, #0
 80023d8:	2078      	movs	r0, #120	@ 0x78
 80023da:	f000 fa8f 	bl	80028fc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //---set low column address
 80023de:	2200      	movs	r2, #0
 80023e0:	2100      	movs	r1, #0
 80023e2:	2078      	movs	r0, #120	@ 0x78
 80023e4:	f000 fa8a 	bl	80028fc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //---set high column address
 80023e8:	2210      	movs	r2, #16
 80023ea:	2100      	movs	r1, #0
 80023ec:	2078      	movs	r0, #120	@ 0x78
 80023ee:	f000 fa85 	bl	80028fc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x40); //--set start line address
 80023f2:	2240      	movs	r2, #64	@ 0x40
 80023f4:	2100      	movs	r1, #0
 80023f6:	2078      	movs	r0, #120	@ 0x78
 80023f8:	f000 fa80 	bl	80028fc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x81); //--set contrast control register
 80023fc:	2281      	movs	r2, #129	@ 0x81
 80023fe:	2100      	movs	r1, #0
 8002400:	2078      	movs	r0, #120	@ 0x78
 8002402:	f000 fa7b 	bl	80028fc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xFF);
 8002406:	22ff      	movs	r2, #255	@ 0xff
 8002408:	2100      	movs	r1, #0
 800240a:	2078      	movs	r0, #120	@ 0x78
 800240c:	f000 fa76 	bl	80028fc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA1); //--set segment re-map 0 to 127
 8002410:	22a1      	movs	r2, #161	@ 0xa1
 8002412:	2100      	movs	r1, #0
 8002414:	2078      	movs	r0, #120	@ 0x78
 8002416:	f000 fa71 	bl	80028fc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA6); //--set normal display
 800241a:	22a6      	movs	r2, #166	@ 0xa6
 800241c:	2100      	movs	r1, #0
 800241e:	2078      	movs	r0, #120	@ 0x78
 8002420:	f000 fa6c 	bl	80028fc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA8); //--set multiplex ratio(1 to 64)
 8002424:	22a8      	movs	r2, #168	@ 0xa8
 8002426:	2100      	movs	r1, #0
 8002428:	2078      	movs	r0, #120	@ 0x78
 800242a:	f000 fa67 	bl	80028fc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x3F); //
 800242e:	223f      	movs	r2, #63	@ 0x3f
 8002430:	2100      	movs	r1, #0
 8002432:	2078      	movs	r0, #120	@ 0x78
 8002434:	f000 fa62 	bl	80028fc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8002438:	22a4      	movs	r2, #164	@ 0xa4
 800243a:	2100      	movs	r1, #0
 800243c:	2078      	movs	r0, #120	@ 0x78
 800243e:	f000 fa5d 	bl	80028fc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD3); //-set display offset
 8002442:	22d3      	movs	r2, #211	@ 0xd3
 8002444:	2100      	movs	r1, #0
 8002446:	2078      	movs	r0, #120	@ 0x78
 8002448:	f000 fa58 	bl	80028fc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //-not offset
 800244c:	2200      	movs	r2, #0
 800244e:	2100      	movs	r1, #0
 8002450:	2078      	movs	r0, #120	@ 0x78
 8002452:	f000 fa53 	bl	80028fc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD5); //--set display clock divide ratio/oscillator frequency
 8002456:	22d5      	movs	r2, #213	@ 0xd5
 8002458:	2100      	movs	r1, #0
 800245a:	2078      	movs	r0, #120	@ 0x78
 800245c:	f000 fa4e 	bl	80028fc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xF0); //--set divide ratio
 8002460:	22f0      	movs	r2, #240	@ 0xf0
 8002462:	2100      	movs	r1, #0
 8002464:	2078      	movs	r0, #120	@ 0x78
 8002466:	f000 fa49 	bl	80028fc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD9); //--set pre-charge period
 800246a:	22d9      	movs	r2, #217	@ 0xd9
 800246c:	2100      	movs	r1, #0
 800246e:	2078      	movs	r0, #120	@ 0x78
 8002470:	f000 fa44 	bl	80028fc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x22); //
 8002474:	2222      	movs	r2, #34	@ 0x22
 8002476:	2100      	movs	r1, #0
 8002478:	2078      	movs	r0, #120	@ 0x78
 800247a:	f000 fa3f 	bl	80028fc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDA); //--set com pins hardware configuration
 800247e:	22da      	movs	r2, #218	@ 0xda
 8002480:	2100      	movs	r1, #0
 8002482:	2078      	movs	r0, #120	@ 0x78
 8002484:	f000 fa3a 	bl	80028fc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x12);
 8002488:	2212      	movs	r2, #18
 800248a:	2100      	movs	r1, #0
 800248c:	2078      	movs	r0, #120	@ 0x78
 800248e:	f000 fa35 	bl	80028fc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDB); //--set vcomh
 8002492:	22db      	movs	r2, #219	@ 0xdb
 8002494:	2100      	movs	r1, #0
 8002496:	2078      	movs	r0, #120	@ 0x78
 8002498:	f000 fa30 	bl	80028fc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //0x20,0.77xVcc
 800249c:	2220      	movs	r2, #32
 800249e:	2100      	movs	r1, #0
 80024a0:	2078      	movs	r0, #120	@ 0x78
 80024a2:	f000 fa2b 	bl	80028fc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x8D); //--set DC-DC enable
 80024a6:	228d      	movs	r2, #141	@ 0x8d
 80024a8:	2100      	movs	r1, #0
 80024aa:	2078      	movs	r0, #120	@ 0x78
 80024ac:	f000 fa26 	bl	80028fc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x14); //
 80024b0:	2214      	movs	r2, #20
 80024b2:	2100      	movs	r1, #0
 80024b4:	2078      	movs	r0, #120	@ 0x78
 80024b6:	f000 fa21 	bl	80028fc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xAF); //--turn on SSD1306 panel
 80024ba:	22af      	movs	r2, #175	@ 0xaf
 80024bc:	2100      	movs	r1, #0
 80024be:	2078      	movs	r0, #120	@ 0x78
 80024c0:	f000 fa1c 	bl	80028fc <ssd1306_I2C_Write>


	SSD1306_WRITECOMMAND(SSD1306_DEACTIVATE_SCROLL);
 80024c4:	222e      	movs	r2, #46	@ 0x2e
 80024c6:	2100      	movs	r1, #0
 80024c8:	2078      	movs	r0, #120	@ 0x78
 80024ca:	f000 fa17 	bl	80028fc <ssd1306_I2C_Write>

	/* Clear screen */
	SSD1306_Fill(SSD1306_COLOR_BLACK);
 80024ce:	2000      	movs	r0, #0
 80024d0:	f000 f84c 	bl	800256c <SSD1306_Fill>

	/* Update screen */
	SSD1306_UpdateScreen();
 80024d4:	f000 f816 	bl	8002504 <SSD1306_UpdateScreen>

	/* Set default values */
	SSD1306.CurrentX = 0;
 80024d8:	4b09      	ldr	r3, [pc, #36]	@ (8002500 <SSD1306_Init+0x184>)
 80024da:	2200      	movs	r2, #0
 80024dc:	801a      	strh	r2, [r3, #0]
	SSD1306.CurrentY = 0;
 80024de:	4b08      	ldr	r3, [pc, #32]	@ (8002500 <SSD1306_Init+0x184>)
 80024e0:	2200      	movs	r2, #0
 80024e2:	805a      	strh	r2, [r3, #2]

	/* Initialized OK */
	SSD1306.Initialized = 1;
 80024e4:	4b06      	ldr	r3, [pc, #24]	@ (8002500 <SSD1306_Init+0x184>)
 80024e6:	2201      	movs	r2, #1
 80024e8:	715a      	strb	r2, [r3, #5]

	/* Return OK */
	return 1;
 80024ea:	2301      	movs	r3, #1
}
 80024ec:	0018      	movs	r0, r3
 80024ee:	46bd      	mov	sp, r7
 80024f0:	b002      	add	sp, #8
 80024f2:	bd80      	pop	{r7, pc}
 80024f4:	00004e20 	.word	0x00004e20
 80024f8:	20000098 	.word	0x20000098
 80024fc:	000009c4 	.word	0x000009c4
 8002500:	200005dc 	.word	0x200005dc

08002504 <SSD1306_UpdateScreen>:

void SSD1306_UpdateScreen(void) {
 8002504:	b580      	push	{r7, lr}
 8002506:	b082      	sub	sp, #8
 8002508:	af00      	add	r7, sp, #0
	uint8_t m;

	for (m = 0; m < 8; m++) {
 800250a:	1dfb      	adds	r3, r7, #7
 800250c:	2200      	movs	r2, #0
 800250e:	701a      	strb	r2, [r3, #0]
 8002510:	e021      	b.n	8002556 <SSD1306_UpdateScreen+0x52>
		SSD1306_WRITECOMMAND(0xB0 + m);
 8002512:	1dfb      	adds	r3, r7, #7
 8002514:	781b      	ldrb	r3, [r3, #0]
 8002516:	3b50      	subs	r3, #80	@ 0x50
 8002518:	b2db      	uxtb	r3, r3
 800251a:	001a      	movs	r2, r3
 800251c:	2100      	movs	r1, #0
 800251e:	2078      	movs	r0, #120	@ 0x78
 8002520:	f000 f9ec 	bl	80028fc <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x00);
 8002524:	2200      	movs	r2, #0
 8002526:	2100      	movs	r1, #0
 8002528:	2078      	movs	r0, #120	@ 0x78
 800252a:	f000 f9e7 	bl	80028fc <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x10);
 800252e:	2210      	movs	r2, #16
 8002530:	2100      	movs	r1, #0
 8002532:	2078      	movs	r0, #120	@ 0x78
 8002534:	f000 f9e2 	bl	80028fc <ssd1306_I2C_Write>

		/* Write multi data */
		ssd1306_I2C_WriteMulti(SSD1306_I2C_ADDR, 0x40, &SSD1306_Buffer[SSD1306_WIDTH * m], SSD1306_WIDTH);
 8002538:	1dfb      	adds	r3, r7, #7
 800253a:	781b      	ldrb	r3, [r3, #0]
 800253c:	01da      	lsls	r2, r3, #7
 800253e:	4b0a      	ldr	r3, [pc, #40]	@ (8002568 <SSD1306_UpdateScreen+0x64>)
 8002540:	18d2      	adds	r2, r2, r3
 8002542:	2380      	movs	r3, #128	@ 0x80
 8002544:	2140      	movs	r1, #64	@ 0x40
 8002546:	2078      	movs	r0, #120	@ 0x78
 8002548:	f000 f96c 	bl	8002824 <ssd1306_I2C_WriteMulti>
	for (m = 0; m < 8; m++) {
 800254c:	1dfb      	adds	r3, r7, #7
 800254e:	781a      	ldrb	r2, [r3, #0]
 8002550:	1dfb      	adds	r3, r7, #7
 8002552:	3201      	adds	r2, #1
 8002554:	701a      	strb	r2, [r3, #0]
 8002556:	1dfb      	adds	r3, r7, #7
 8002558:	781b      	ldrb	r3, [r3, #0]
 800255a:	2b07      	cmp	r3, #7
 800255c:	d9d9      	bls.n	8002512 <SSD1306_UpdateScreen+0xe>
	}
}
 800255e:	46c0      	nop			@ (mov r8, r8)
 8002560:	46c0      	nop			@ (mov r8, r8)
 8002562:	46bd      	mov	sp, r7
 8002564:	b002      	add	sp, #8
 8002566:	bd80      	pop	{r7, pc}
 8002568:	200001dc 	.word	0x200001dc

0800256c <SSD1306_Fill>:
	for (i = 0; i < sizeof(SSD1306_Buffer); i++) {
		SSD1306_Buffer[i] = ~SSD1306_Buffer[i];
	}
}

void SSD1306_Fill(SSD1306_COLOR_t color) {
 800256c:	b580      	push	{r7, lr}
 800256e:	b082      	sub	sp, #8
 8002570:	af00      	add	r7, sp, #0
 8002572:	0002      	movs	r2, r0
 8002574:	1dfb      	adds	r3, r7, #7
 8002576:	701a      	strb	r2, [r3, #0]
	/* Set memory */
	memset(SSD1306_Buffer, (color == SSD1306_COLOR_BLACK) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 8002578:	1dfb      	adds	r3, r7, #7
 800257a:	781b      	ldrb	r3, [r3, #0]
 800257c:	2b00      	cmp	r3, #0
 800257e:	d101      	bne.n	8002584 <SSD1306_Fill+0x18>
 8002580:	2300      	movs	r3, #0
 8002582:	e000      	b.n	8002586 <SSD1306_Fill+0x1a>
 8002584:	23ff      	movs	r3, #255	@ 0xff
 8002586:	2280      	movs	r2, #128	@ 0x80
 8002588:	00d2      	lsls	r2, r2, #3
 800258a:	4804      	ldr	r0, [pc, #16]	@ (800259c <SSD1306_Fill+0x30>)
 800258c:	0019      	movs	r1, r3
 800258e:	f003 fd81 	bl	8006094 <memset>
}
 8002592:	46c0      	nop			@ (mov r8, r8)
 8002594:	46bd      	mov	sp, r7
 8002596:	b002      	add	sp, #8
 8002598:	bd80      	pop	{r7, pc}
 800259a:	46c0      	nop			@ (mov r8, r8)
 800259c:	200001dc 	.word	0x200001dc

080025a0 <SSD1306_DrawPixel>:

void SSD1306_DrawPixel(uint16_t x, uint16_t y, SSD1306_COLOR_t color) {
 80025a0:	b590      	push	{r4, r7, lr}
 80025a2:	b083      	sub	sp, #12
 80025a4:	af00      	add	r7, sp, #0
 80025a6:	0004      	movs	r4, r0
 80025a8:	0008      	movs	r0, r1
 80025aa:	0011      	movs	r1, r2
 80025ac:	1dbb      	adds	r3, r7, #6
 80025ae:	1c22      	adds	r2, r4, #0
 80025b0:	801a      	strh	r2, [r3, #0]
 80025b2:	1d3b      	adds	r3, r7, #4
 80025b4:	1c02      	adds	r2, r0, #0
 80025b6:	801a      	strh	r2, [r3, #0]
 80025b8:	1cfb      	adds	r3, r7, #3
 80025ba:	1c0a      	adds	r2, r1, #0
 80025bc:	701a      	strb	r2, [r3, #0]
	if (
 80025be:	1dbb      	adds	r3, r7, #6
 80025c0:	881b      	ldrh	r3, [r3, #0]
 80025c2:	2b7f      	cmp	r3, #127	@ 0x7f
 80025c4:	d852      	bhi.n	800266c <SSD1306_DrawPixel+0xcc>
		x >= SSD1306_WIDTH ||
 80025c6:	1d3b      	adds	r3, r7, #4
 80025c8:	881b      	ldrh	r3, [r3, #0]
 80025ca:	2b3f      	cmp	r3, #63	@ 0x3f
 80025cc:	d84e      	bhi.n	800266c <SSD1306_DrawPixel+0xcc>
		/* Error */
		return;
	}

	/* Check if pixels are inverted */
	if (SSD1306.Inverted) {
 80025ce:	4b29      	ldr	r3, [pc, #164]	@ (8002674 <SSD1306_DrawPixel+0xd4>)
 80025d0:	791b      	ldrb	r3, [r3, #4]
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	d006      	beq.n	80025e4 <SSD1306_DrawPixel+0x44>
		color = (SSD1306_COLOR_t)!color;
 80025d6:	1cfb      	adds	r3, r7, #3
 80025d8:	781b      	ldrb	r3, [r3, #0]
 80025da:	425a      	negs	r2, r3
 80025dc:	4153      	adcs	r3, r2
 80025de:	b2da      	uxtb	r2, r3
 80025e0:	1cfb      	adds	r3, r7, #3
 80025e2:	701a      	strb	r2, [r3, #0]
	}

	/* Set color */
	if (color == SSD1306_COLOR_WHITE) {
 80025e4:	1cfb      	adds	r3, r7, #3
 80025e6:	781b      	ldrb	r3, [r3, #0]
 80025e8:	2b01      	cmp	r3, #1
 80025ea:	d11e      	bne.n	800262a <SSD1306_DrawPixel+0x8a>
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 80025ec:	1dbb      	adds	r3, r7, #6
 80025ee:	881a      	ldrh	r2, [r3, #0]
 80025f0:	1d3b      	adds	r3, r7, #4
 80025f2:	881b      	ldrh	r3, [r3, #0]
 80025f4:	08db      	lsrs	r3, r3, #3
 80025f6:	b298      	uxth	r0, r3
 80025f8:	0003      	movs	r3, r0
 80025fa:	01db      	lsls	r3, r3, #7
 80025fc:	18d3      	adds	r3, r2, r3
 80025fe:	4a1e      	ldr	r2, [pc, #120]	@ (8002678 <SSD1306_DrawPixel+0xd8>)
 8002600:	5cd3      	ldrb	r3, [r2, r3]
 8002602:	b25a      	sxtb	r2, r3
 8002604:	1d3b      	adds	r3, r7, #4
 8002606:	881b      	ldrh	r3, [r3, #0]
 8002608:	2107      	movs	r1, #7
 800260a:	400b      	ands	r3, r1
 800260c:	2101      	movs	r1, #1
 800260e:	4099      	lsls	r1, r3
 8002610:	000b      	movs	r3, r1
 8002612:	b25b      	sxtb	r3, r3
 8002614:	4313      	orrs	r3, r2
 8002616:	b259      	sxtb	r1, r3
 8002618:	1dbb      	adds	r3, r7, #6
 800261a:	881a      	ldrh	r2, [r3, #0]
 800261c:	0003      	movs	r3, r0
 800261e:	01db      	lsls	r3, r3, #7
 8002620:	18d3      	adds	r3, r2, r3
 8002622:	b2c9      	uxtb	r1, r1
 8002624:	4a14      	ldr	r2, [pc, #80]	@ (8002678 <SSD1306_DrawPixel+0xd8>)
 8002626:	54d1      	strb	r1, [r2, r3]
 8002628:	e021      	b.n	800266e <SSD1306_DrawPixel+0xce>
	} else {
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 800262a:	1dbb      	adds	r3, r7, #6
 800262c:	881a      	ldrh	r2, [r3, #0]
 800262e:	1d3b      	adds	r3, r7, #4
 8002630:	881b      	ldrh	r3, [r3, #0]
 8002632:	08db      	lsrs	r3, r3, #3
 8002634:	b298      	uxth	r0, r3
 8002636:	0003      	movs	r3, r0
 8002638:	01db      	lsls	r3, r3, #7
 800263a:	18d3      	adds	r3, r2, r3
 800263c:	4a0e      	ldr	r2, [pc, #56]	@ (8002678 <SSD1306_DrawPixel+0xd8>)
 800263e:	5cd3      	ldrb	r3, [r2, r3]
 8002640:	b25b      	sxtb	r3, r3
 8002642:	1d3a      	adds	r2, r7, #4
 8002644:	8812      	ldrh	r2, [r2, #0]
 8002646:	2107      	movs	r1, #7
 8002648:	400a      	ands	r2, r1
 800264a:	2101      	movs	r1, #1
 800264c:	4091      	lsls	r1, r2
 800264e:	000a      	movs	r2, r1
 8002650:	b252      	sxtb	r2, r2
 8002652:	43d2      	mvns	r2, r2
 8002654:	b252      	sxtb	r2, r2
 8002656:	4013      	ands	r3, r2
 8002658:	b259      	sxtb	r1, r3
 800265a:	1dbb      	adds	r3, r7, #6
 800265c:	881a      	ldrh	r2, [r3, #0]
 800265e:	0003      	movs	r3, r0
 8002660:	01db      	lsls	r3, r3, #7
 8002662:	18d3      	adds	r3, r2, r3
 8002664:	b2c9      	uxtb	r1, r1
 8002666:	4a04      	ldr	r2, [pc, #16]	@ (8002678 <SSD1306_DrawPixel+0xd8>)
 8002668:	54d1      	strb	r1, [r2, r3]
 800266a:	e000      	b.n	800266e <SSD1306_DrawPixel+0xce>
		return;
 800266c:	46c0      	nop			@ (mov r8, r8)
	}
}
 800266e:	46bd      	mov	sp, r7
 8002670:	b003      	add	sp, #12
 8002672:	bd90      	pop	{r4, r7, pc}
 8002674:	200005dc 	.word	0x200005dc
 8002678:	200001dc 	.word	0x200001dc

0800267c <SSD1306_GotoXY>:

void SSD1306_GotoXY(uint16_t x, uint16_t y) {
 800267c:	b580      	push	{r7, lr}
 800267e:	b082      	sub	sp, #8
 8002680:	af00      	add	r7, sp, #0
 8002682:	0002      	movs	r2, r0
 8002684:	1dbb      	adds	r3, r7, #6
 8002686:	801a      	strh	r2, [r3, #0]
 8002688:	1d3b      	adds	r3, r7, #4
 800268a:	1c0a      	adds	r2, r1, #0
 800268c:	801a      	strh	r2, [r3, #0]
	/* Set write pointers */
	SSD1306.CurrentX = x;
 800268e:	4b06      	ldr	r3, [pc, #24]	@ (80026a8 <SSD1306_GotoXY+0x2c>)
 8002690:	1dba      	adds	r2, r7, #6
 8002692:	8812      	ldrh	r2, [r2, #0]
 8002694:	801a      	strh	r2, [r3, #0]
	SSD1306.CurrentY = y;
 8002696:	4b04      	ldr	r3, [pc, #16]	@ (80026a8 <SSD1306_GotoXY+0x2c>)
 8002698:	1d3a      	adds	r2, r7, #4
 800269a:	8812      	ldrh	r2, [r2, #0]
 800269c:	805a      	strh	r2, [r3, #2]
}
 800269e:	46c0      	nop			@ (mov r8, r8)
 80026a0:	46bd      	mov	sp, r7
 80026a2:	b002      	add	sp, #8
 80026a4:	bd80      	pop	{r7, pc}
 80026a6:	46c0      	nop			@ (mov r8, r8)
 80026a8:	200005dc 	.word	0x200005dc

080026ac <SSD1306_Putc>:

char SSD1306_Putc(char ch, FontDef_t* Font, SSD1306_COLOR_t color) {
 80026ac:	b580      	push	{r7, lr}
 80026ae:	b086      	sub	sp, #24
 80026b0:	af00      	add	r7, sp, #0
 80026b2:	6039      	str	r1, [r7, #0]
 80026b4:	0011      	movs	r1, r2
 80026b6:	1dfb      	adds	r3, r7, #7
 80026b8:	1c02      	adds	r2, r0, #0
 80026ba:	701a      	strb	r2, [r3, #0]
 80026bc:	1dbb      	adds	r3, r7, #6
 80026be:	1c0a      	adds	r2, r1, #0
 80026c0:	701a      	strb	r2, [r3, #0]
	uint32_t i, b, j;

	/* Check available space in LCD */
	if (
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 80026c2:	4b3a      	ldr	r3, [pc, #232]	@ (80027ac <SSD1306_Putc+0x100>)
 80026c4:	881b      	ldrh	r3, [r3, #0]
 80026c6:	001a      	movs	r2, r3
 80026c8:	683b      	ldr	r3, [r7, #0]
 80026ca:	781b      	ldrb	r3, [r3, #0]
 80026cc:	18d3      	adds	r3, r2, r3
	if (
 80026ce:	2b7f      	cmp	r3, #127	@ 0x7f
 80026d0:	dc07      	bgt.n	80026e2 <SSD1306_Putc+0x36>
		SSD1306_HEIGHT <= (SSD1306.CurrentY + Font->FontHeight)
 80026d2:	4b36      	ldr	r3, [pc, #216]	@ (80027ac <SSD1306_Putc+0x100>)
 80026d4:	885b      	ldrh	r3, [r3, #2]
 80026d6:	001a      	movs	r2, r3
 80026d8:	683b      	ldr	r3, [r7, #0]
 80026da:	785b      	ldrb	r3, [r3, #1]
 80026dc:	18d3      	adds	r3, r2, r3
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 80026de:	2b3f      	cmp	r3, #63	@ 0x3f
 80026e0:	dd01      	ble.n	80026e6 <SSD1306_Putc+0x3a>
	) {
		/* Error */
		return 0;
 80026e2:	2300      	movs	r3, #0
 80026e4:	e05d      	b.n	80027a2 <SSD1306_Putc+0xf6>
	}

	/* Go through font */
	for (i = 0; i < Font->FontHeight; i++) {
 80026e6:	2300      	movs	r3, #0
 80026e8:	617b      	str	r3, [r7, #20]
 80026ea:	e04a      	b.n	8002782 <SSD1306_Putc+0xd6>
		b = Font->data[(ch - 32) * Font->FontHeight + i];
 80026ec:	683b      	ldr	r3, [r7, #0]
 80026ee:	685a      	ldr	r2, [r3, #4]
 80026f0:	1dfb      	adds	r3, r7, #7
 80026f2:	781b      	ldrb	r3, [r3, #0]
 80026f4:	3b20      	subs	r3, #32
 80026f6:	6839      	ldr	r1, [r7, #0]
 80026f8:	7849      	ldrb	r1, [r1, #1]
 80026fa:	434b      	muls	r3, r1
 80026fc:	0019      	movs	r1, r3
 80026fe:	697b      	ldr	r3, [r7, #20]
 8002700:	18cb      	adds	r3, r1, r3
 8002702:	005b      	lsls	r3, r3, #1
 8002704:	18d3      	adds	r3, r2, r3
 8002706:	881b      	ldrh	r3, [r3, #0]
 8002708:	60fb      	str	r3, [r7, #12]
		for (j = 0; j < Font->FontWidth; j++) {
 800270a:	2300      	movs	r3, #0
 800270c:	613b      	str	r3, [r7, #16]
 800270e:	e02f      	b.n	8002770 <SSD1306_Putc+0xc4>
			if ((b << j) & 0x8000) {
 8002710:	68fa      	ldr	r2, [r7, #12]
 8002712:	693b      	ldr	r3, [r7, #16]
 8002714:	409a      	lsls	r2, r3
 8002716:	2380      	movs	r3, #128	@ 0x80
 8002718:	021b      	lsls	r3, r3, #8
 800271a:	4013      	ands	r3, r2
 800271c:	d011      	beq.n	8002742 <SSD1306_Putc+0x96>
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t) color);
 800271e:	4b23      	ldr	r3, [pc, #140]	@ (80027ac <SSD1306_Putc+0x100>)
 8002720:	881a      	ldrh	r2, [r3, #0]
 8002722:	693b      	ldr	r3, [r7, #16]
 8002724:	b29b      	uxth	r3, r3
 8002726:	18d3      	adds	r3, r2, r3
 8002728:	b298      	uxth	r0, r3
 800272a:	4b20      	ldr	r3, [pc, #128]	@ (80027ac <SSD1306_Putc+0x100>)
 800272c:	885a      	ldrh	r2, [r3, #2]
 800272e:	697b      	ldr	r3, [r7, #20]
 8002730:	b29b      	uxth	r3, r3
 8002732:	18d3      	adds	r3, r2, r3
 8002734:	b299      	uxth	r1, r3
 8002736:	1dbb      	adds	r3, r7, #6
 8002738:	781b      	ldrb	r3, [r3, #0]
 800273a:	001a      	movs	r2, r3
 800273c:	f7ff ff30 	bl	80025a0 <SSD1306_DrawPixel>
 8002740:	e013      	b.n	800276a <SSD1306_Putc+0xbe>
			} else {
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t)!color);
 8002742:	4b1a      	ldr	r3, [pc, #104]	@ (80027ac <SSD1306_Putc+0x100>)
 8002744:	881a      	ldrh	r2, [r3, #0]
 8002746:	693b      	ldr	r3, [r7, #16]
 8002748:	b29b      	uxth	r3, r3
 800274a:	18d3      	adds	r3, r2, r3
 800274c:	b298      	uxth	r0, r3
 800274e:	4b17      	ldr	r3, [pc, #92]	@ (80027ac <SSD1306_Putc+0x100>)
 8002750:	885a      	ldrh	r2, [r3, #2]
 8002752:	697b      	ldr	r3, [r7, #20]
 8002754:	b29b      	uxth	r3, r3
 8002756:	18d3      	adds	r3, r2, r3
 8002758:	b299      	uxth	r1, r3
 800275a:	1dbb      	adds	r3, r7, #6
 800275c:	781b      	ldrb	r3, [r3, #0]
 800275e:	425a      	negs	r2, r3
 8002760:	4153      	adcs	r3, r2
 8002762:	b2db      	uxtb	r3, r3
 8002764:	001a      	movs	r2, r3
 8002766:	f7ff ff1b 	bl	80025a0 <SSD1306_DrawPixel>
		for (j = 0; j < Font->FontWidth; j++) {
 800276a:	693b      	ldr	r3, [r7, #16]
 800276c:	3301      	adds	r3, #1
 800276e:	613b      	str	r3, [r7, #16]
 8002770:	683b      	ldr	r3, [r7, #0]
 8002772:	781b      	ldrb	r3, [r3, #0]
 8002774:	001a      	movs	r2, r3
 8002776:	693b      	ldr	r3, [r7, #16]
 8002778:	4293      	cmp	r3, r2
 800277a:	d3c9      	bcc.n	8002710 <SSD1306_Putc+0x64>
	for (i = 0; i < Font->FontHeight; i++) {
 800277c:	697b      	ldr	r3, [r7, #20]
 800277e:	3301      	adds	r3, #1
 8002780:	617b      	str	r3, [r7, #20]
 8002782:	683b      	ldr	r3, [r7, #0]
 8002784:	785b      	ldrb	r3, [r3, #1]
 8002786:	001a      	movs	r2, r3
 8002788:	697b      	ldr	r3, [r7, #20]
 800278a:	4293      	cmp	r3, r2
 800278c:	d3ae      	bcc.n	80026ec <SSD1306_Putc+0x40>
			}
		}
	}

	/* Increase pointer */
	SSD1306.CurrentX += Font->FontWidth;
 800278e:	4b07      	ldr	r3, [pc, #28]	@ (80027ac <SSD1306_Putc+0x100>)
 8002790:	881b      	ldrh	r3, [r3, #0]
 8002792:	683a      	ldr	r2, [r7, #0]
 8002794:	7812      	ldrb	r2, [r2, #0]
 8002796:	189b      	adds	r3, r3, r2
 8002798:	b29a      	uxth	r2, r3
 800279a:	4b04      	ldr	r3, [pc, #16]	@ (80027ac <SSD1306_Putc+0x100>)
 800279c:	801a      	strh	r2, [r3, #0]

	/* Return character written */
	return ch;
 800279e:	1dfb      	adds	r3, r7, #7
 80027a0:	781b      	ldrb	r3, [r3, #0]
}
 80027a2:	0018      	movs	r0, r3
 80027a4:	46bd      	mov	sp, r7
 80027a6:	b006      	add	sp, #24
 80027a8:	bd80      	pop	{r7, pc}
 80027aa:	46c0      	nop			@ (mov r8, r8)
 80027ac:	200005dc 	.word	0x200005dc

080027b0 <SSD1306_Puts>:

char SSD1306_Puts(char* str, FontDef_t* Font, SSD1306_COLOR_t color) {
 80027b0:	b580      	push	{r7, lr}
 80027b2:	b084      	sub	sp, #16
 80027b4:	af00      	add	r7, sp, #0
 80027b6:	60f8      	str	r0, [r7, #12]
 80027b8:	60b9      	str	r1, [r7, #8]
 80027ba:	1dfb      	adds	r3, r7, #7
 80027bc:	701a      	strb	r2, [r3, #0]
	/* Write characters */
	while (*str) {
 80027be:	e013      	b.n	80027e8 <SSD1306_Puts+0x38>
		/* Write character by character */
		if (SSD1306_Putc(*str, Font, color) != *str) {
 80027c0:	68fb      	ldr	r3, [r7, #12]
 80027c2:	7818      	ldrb	r0, [r3, #0]
 80027c4:	1dfb      	adds	r3, r7, #7
 80027c6:	781a      	ldrb	r2, [r3, #0]
 80027c8:	68bb      	ldr	r3, [r7, #8]
 80027ca:	0019      	movs	r1, r3
 80027cc:	f7ff ff6e 	bl	80026ac <SSD1306_Putc>
 80027d0:	0003      	movs	r3, r0
 80027d2:	001a      	movs	r2, r3
 80027d4:	68fb      	ldr	r3, [r7, #12]
 80027d6:	781b      	ldrb	r3, [r3, #0]
 80027d8:	429a      	cmp	r2, r3
 80027da:	d002      	beq.n	80027e2 <SSD1306_Puts+0x32>
			/* Return error */
			return *str;
 80027dc:	68fb      	ldr	r3, [r7, #12]
 80027de:	781b      	ldrb	r3, [r3, #0]
 80027e0:	e008      	b.n	80027f4 <SSD1306_Puts+0x44>
		}

		/* Increase string pointer */
		str++;
 80027e2:	68fb      	ldr	r3, [r7, #12]
 80027e4:	3301      	adds	r3, #1
 80027e6:	60fb      	str	r3, [r7, #12]
	while (*str) {
 80027e8:	68fb      	ldr	r3, [r7, #12]
 80027ea:	781b      	ldrb	r3, [r3, #0]
 80027ec:	2b00      	cmp	r3, #0
 80027ee:	d1e7      	bne.n	80027c0 <SSD1306_Puts+0x10>
	}

	/* Everything OK, zero should be returned */
	return *str;
 80027f0:	68fb      	ldr	r3, [r7, #12]
 80027f2:	781b      	ldrb	r3, [r3, #0]
}
 80027f4:	0018      	movs	r0, r3
 80027f6:	46bd      	mov	sp, r7
 80027f8:	b004      	add	sp, #16
 80027fa:	bd80      	pop	{r7, pc}

080027fc <ssd1306_I2C_Init>:
//  _| |_ / /_| |____
// |_____|____|\_____|
//
/////////////////////////////////////////////////////////////////////////////////////////////////////////

void ssd1306_I2C_Init() {
 80027fc:	b580      	push	{r7, lr}
 80027fe:	b082      	sub	sp, #8
 8002800:	af00      	add	r7, sp, #0
	//MX_I2C1_Init();
	uint32_t p = 250000;
 8002802:	4b07      	ldr	r3, [pc, #28]	@ (8002820 <ssd1306_I2C_Init+0x24>)
 8002804:	607b      	str	r3, [r7, #4]
	while(p>0)
 8002806:	e002      	b.n	800280e <ssd1306_I2C_Init+0x12>
		p--;
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	3b01      	subs	r3, #1
 800280c:	607b      	str	r3, [r7, #4]
	while(p>0)
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	2b00      	cmp	r3, #0
 8002812:	d1f9      	bne.n	8002808 <ssd1306_I2C_Init+0xc>
	//HAL_I2C_DeInit(&hi2c1);
	//p = 250000;
	//while(p>0)
	//	p--;
	//MX_I2C1_Init();
}
 8002814:	46c0      	nop			@ (mov r8, r8)
 8002816:	46c0      	nop			@ (mov r8, r8)
 8002818:	46bd      	mov	sp, r7
 800281a:	b002      	add	sp, #8
 800281c:	bd80      	pop	{r7, pc}
 800281e:	46c0      	nop			@ (mov r8, r8)
 8002820:	0003d090 	.word	0x0003d090

08002824 <ssd1306_I2C_WriteMulti>:

void ssd1306_I2C_WriteMulti(uint8_t address, uint8_t reg, uint8_t* data, uint16_t count) {
 8002824:	b5b0      	push	{r4, r5, r7, lr}
 8002826:	b0c6      	sub	sp, #280	@ 0x118
 8002828:	af02      	add	r7, sp, #8
 800282a:	0004      	movs	r4, r0
 800282c:	0008      	movs	r0, r1
 800282e:	603a      	str	r2, [r7, #0]
 8002830:	0019      	movs	r1, r3
 8002832:	4b2d      	ldr	r3, [pc, #180]	@ (80028e8 <ssd1306_I2C_WriteMulti+0xc4>)
 8002834:	2588      	movs	r5, #136	@ 0x88
 8002836:	006d      	lsls	r5, r5, #1
 8002838:	195b      	adds	r3, r3, r5
 800283a:	19db      	adds	r3, r3, r7
 800283c:	1c22      	adds	r2, r4, #0
 800283e:	701a      	strb	r2, [r3, #0]
 8002840:	4b2a      	ldr	r3, [pc, #168]	@ (80028ec <ssd1306_I2C_WriteMulti+0xc8>)
 8002842:	002c      	movs	r4, r5
 8002844:	191b      	adds	r3, r3, r4
 8002846:	19db      	adds	r3, r3, r7
 8002848:	1c02      	adds	r2, r0, #0
 800284a:	701a      	strb	r2, [r3, #0]
 800284c:	4b28      	ldr	r3, [pc, #160]	@ (80028f0 <ssd1306_I2C_WriteMulti+0xcc>)
 800284e:	0020      	movs	r0, r4
 8002850:	181b      	adds	r3, r3, r0
 8002852:	19db      	adds	r3, r3, r7
 8002854:	1c0a      	adds	r2, r1, #0
 8002856:	801a      	strh	r2, [r3, #0]
uint8_t dt[256];
dt[0] = reg;
 8002858:	4b26      	ldr	r3, [pc, #152]	@ (80028f4 <ssd1306_I2C_WriteMulti+0xd0>)
 800285a:	181b      	adds	r3, r3, r0
 800285c:	19db      	adds	r3, r3, r7
 800285e:	4a23      	ldr	r2, [pc, #140]	@ (80028ec <ssd1306_I2C_WriteMulti+0xc8>)
 8002860:	1812      	adds	r2, r2, r0
 8002862:	19d2      	adds	r2, r2, r7
 8002864:	7812      	ldrb	r2, [r2, #0]
 8002866:	701a      	strb	r2, [r3, #0]
uint8_t i;
for(i = 0; i < count; i++)
 8002868:	2310      	movs	r3, #16
 800286a:	33ff      	adds	r3, #255	@ 0xff
 800286c:	18fb      	adds	r3, r7, r3
 800286e:	2200      	movs	r2, #0
 8002870:	701a      	strb	r2, [r3, #0]
 8002872:	e014      	b.n	800289e <ssd1306_I2C_WriteMulti+0x7a>
dt[i+1] = data[i];
 8002874:	2010      	movs	r0, #16
 8002876:	30ff      	adds	r0, #255	@ 0xff
 8002878:	183b      	adds	r3, r7, r0
 800287a:	781b      	ldrb	r3, [r3, #0]
 800287c:	683a      	ldr	r2, [r7, #0]
 800287e:	18d2      	adds	r2, r2, r3
 8002880:	183b      	adds	r3, r7, r0
 8002882:	781b      	ldrb	r3, [r3, #0]
 8002884:	3301      	adds	r3, #1
 8002886:	7811      	ldrb	r1, [r2, #0]
 8002888:	4a1a      	ldr	r2, [pc, #104]	@ (80028f4 <ssd1306_I2C_WriteMulti+0xd0>)
 800288a:	2488      	movs	r4, #136	@ 0x88
 800288c:	0064      	lsls	r4, r4, #1
 800288e:	1912      	adds	r2, r2, r4
 8002890:	19d2      	adds	r2, r2, r7
 8002892:	54d1      	strb	r1, [r2, r3]
for(i = 0; i < count; i++)
 8002894:	183b      	adds	r3, r7, r0
 8002896:	781a      	ldrb	r2, [r3, #0]
 8002898:	183b      	adds	r3, r7, r0
 800289a:	3201      	adds	r2, #1
 800289c:	701a      	strb	r2, [r3, #0]
 800289e:	2310      	movs	r3, #16
 80028a0:	33ff      	adds	r3, #255	@ 0xff
 80028a2:	18fb      	adds	r3, r7, r3
 80028a4:	781b      	ldrb	r3, [r3, #0]
 80028a6:	b29b      	uxth	r3, r3
 80028a8:	4a11      	ldr	r2, [pc, #68]	@ (80028f0 <ssd1306_I2C_WriteMulti+0xcc>)
 80028aa:	2188      	movs	r1, #136	@ 0x88
 80028ac:	0049      	lsls	r1, r1, #1
 80028ae:	1852      	adds	r2, r2, r1
 80028b0:	19d2      	adds	r2, r2, r7
 80028b2:	8812      	ldrh	r2, [r2, #0]
 80028b4:	429a      	cmp	r2, r3
 80028b6:	d8dd      	bhi.n	8002874 <ssd1306_I2C_WriteMulti+0x50>
HAL_I2C_Master_Transmit(&hi2c1, address, dt, count+1, 10);
 80028b8:	4b0b      	ldr	r3, [pc, #44]	@ (80028e8 <ssd1306_I2C_WriteMulti+0xc4>)
 80028ba:	000a      	movs	r2, r1
 80028bc:	189b      	adds	r3, r3, r2
 80028be:	19db      	adds	r3, r3, r7
 80028c0:	781b      	ldrb	r3, [r3, #0]
 80028c2:	b299      	uxth	r1, r3
 80028c4:	4b0a      	ldr	r3, [pc, #40]	@ (80028f0 <ssd1306_I2C_WriteMulti+0xcc>)
 80028c6:	189b      	adds	r3, r3, r2
 80028c8:	19db      	adds	r3, r3, r7
 80028ca:	881b      	ldrh	r3, [r3, #0]
 80028cc:	3301      	adds	r3, #1
 80028ce:	b29b      	uxth	r3, r3
 80028d0:	220c      	movs	r2, #12
 80028d2:	18ba      	adds	r2, r7, r2
 80028d4:	4808      	ldr	r0, [pc, #32]	@ (80028f8 <ssd1306_I2C_WriteMulti+0xd4>)
 80028d6:	240a      	movs	r4, #10
 80028d8:	9400      	str	r4, [sp, #0]
 80028da:	f000 fd69 	bl	80033b0 <HAL_I2C_Master_Transmit>
}
 80028de:	46c0      	nop			@ (mov r8, r8)
 80028e0:	46bd      	mov	sp, r7
 80028e2:	b044      	add	sp, #272	@ 0x110
 80028e4:	bdb0      	pop	{r4, r5, r7, pc}
 80028e6:	46c0      	nop			@ (mov r8, r8)
 80028e8:	fffffef7 	.word	0xfffffef7
 80028ec:	fffffef6 	.word	0xfffffef6
 80028f0:	fffffef4 	.word	0xfffffef4
 80028f4:	fffffefc 	.word	0xfffffefc
 80028f8:	20000098 	.word	0x20000098

080028fc <ssd1306_I2C_Write>:


void ssd1306_I2C_Write(uint8_t address, uint8_t reg, uint8_t data) {
 80028fc:	b590      	push	{r4, r7, lr}
 80028fe:	b087      	sub	sp, #28
 8002900:	af02      	add	r7, sp, #8
 8002902:	0004      	movs	r4, r0
 8002904:	0008      	movs	r0, r1
 8002906:	0011      	movs	r1, r2
 8002908:	1dfb      	adds	r3, r7, #7
 800290a:	1c22      	adds	r2, r4, #0
 800290c:	701a      	strb	r2, [r3, #0]
 800290e:	1dbb      	adds	r3, r7, #6
 8002910:	1c02      	adds	r2, r0, #0
 8002912:	701a      	strb	r2, [r3, #0]
 8002914:	1d7b      	adds	r3, r7, #5
 8002916:	1c0a      	adds	r2, r1, #0
 8002918:	701a      	strb	r2, [r3, #0]
	uint8_t dt[2];
	dt[0] = reg;
 800291a:	200c      	movs	r0, #12
 800291c:	183b      	adds	r3, r7, r0
 800291e:	1dba      	adds	r2, r7, #6
 8002920:	7812      	ldrb	r2, [r2, #0]
 8002922:	701a      	strb	r2, [r3, #0]
	dt[1] = data;
 8002924:	183b      	adds	r3, r7, r0
 8002926:	1d7a      	adds	r2, r7, #5
 8002928:	7812      	ldrb	r2, [r2, #0]
 800292a:	705a      	strb	r2, [r3, #1]
	HAL_I2C_Master_Transmit(&hi2c1, address, dt, 2, 10);
 800292c:	1dfb      	adds	r3, r7, #7
 800292e:	781b      	ldrb	r3, [r3, #0]
 8002930:	b299      	uxth	r1, r3
 8002932:	183a      	adds	r2, r7, r0
 8002934:	4804      	ldr	r0, [pc, #16]	@ (8002948 <ssd1306_I2C_Write+0x4c>)
 8002936:	230a      	movs	r3, #10
 8002938:	9300      	str	r3, [sp, #0]
 800293a:	2302      	movs	r3, #2
 800293c:	f000 fd38 	bl	80033b0 <HAL_I2C_Master_Transmit>
}
 8002940:	46c0      	nop			@ (mov r8, r8)
 8002942:	46bd      	mov	sp, r7
 8002944:	b005      	add	sp, #20
 8002946:	bd90      	pop	{r4, r7, pc}
 8002948:	20000098 	.word	0x20000098

0800294c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800294c:	b580      	push	{r7, lr}
 800294e:	b082      	sub	sp, #8
 8002950:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002952:	4b0f      	ldr	r3, [pc, #60]	@ (8002990 <HAL_MspInit+0x44>)
 8002954:	699a      	ldr	r2, [r3, #24]
 8002956:	4b0e      	ldr	r3, [pc, #56]	@ (8002990 <HAL_MspInit+0x44>)
 8002958:	2101      	movs	r1, #1
 800295a:	430a      	orrs	r2, r1
 800295c:	619a      	str	r2, [r3, #24]
 800295e:	4b0c      	ldr	r3, [pc, #48]	@ (8002990 <HAL_MspInit+0x44>)
 8002960:	699b      	ldr	r3, [r3, #24]
 8002962:	2201      	movs	r2, #1
 8002964:	4013      	ands	r3, r2
 8002966:	607b      	str	r3, [r7, #4]
 8002968:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800296a:	4b09      	ldr	r3, [pc, #36]	@ (8002990 <HAL_MspInit+0x44>)
 800296c:	69da      	ldr	r2, [r3, #28]
 800296e:	4b08      	ldr	r3, [pc, #32]	@ (8002990 <HAL_MspInit+0x44>)
 8002970:	2180      	movs	r1, #128	@ 0x80
 8002972:	0549      	lsls	r1, r1, #21
 8002974:	430a      	orrs	r2, r1
 8002976:	61da      	str	r2, [r3, #28]
 8002978:	4b05      	ldr	r3, [pc, #20]	@ (8002990 <HAL_MspInit+0x44>)
 800297a:	69da      	ldr	r2, [r3, #28]
 800297c:	2380      	movs	r3, #128	@ 0x80
 800297e:	055b      	lsls	r3, r3, #21
 8002980:	4013      	ands	r3, r2
 8002982:	603b      	str	r3, [r7, #0]
 8002984:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002986:	46c0      	nop			@ (mov r8, r8)
 8002988:	46bd      	mov	sp, r7
 800298a:	b002      	add	sp, #8
 800298c:	bd80      	pop	{r7, pc}
 800298e:	46c0      	nop			@ (mov r8, r8)
 8002990:	40021000 	.word	0x40021000

08002994 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002994:	b590      	push	{r4, r7, lr}
 8002996:	b08b      	sub	sp, #44	@ 0x2c
 8002998:	af00      	add	r7, sp, #0
 800299a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800299c:	2414      	movs	r4, #20
 800299e:	193b      	adds	r3, r7, r4
 80029a0:	0018      	movs	r0, r3
 80029a2:	2314      	movs	r3, #20
 80029a4:	001a      	movs	r2, r3
 80029a6:	2100      	movs	r1, #0
 80029a8:	f003 fb74 	bl	8006094 <memset>
  if(hi2c->Instance==I2C1)
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	4a1c      	ldr	r2, [pc, #112]	@ (8002a24 <HAL_I2C_MspInit+0x90>)
 80029b2:	4293      	cmp	r3, r2
 80029b4:	d132      	bne.n	8002a1c <HAL_I2C_MspInit+0x88>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80029b6:	4b1c      	ldr	r3, [pc, #112]	@ (8002a28 <HAL_I2C_MspInit+0x94>)
 80029b8:	695a      	ldr	r2, [r3, #20]
 80029ba:	4b1b      	ldr	r3, [pc, #108]	@ (8002a28 <HAL_I2C_MspInit+0x94>)
 80029bc:	2180      	movs	r1, #128	@ 0x80
 80029be:	02c9      	lsls	r1, r1, #11
 80029c0:	430a      	orrs	r2, r1
 80029c2:	615a      	str	r2, [r3, #20]
 80029c4:	4b18      	ldr	r3, [pc, #96]	@ (8002a28 <HAL_I2C_MspInit+0x94>)
 80029c6:	695a      	ldr	r2, [r3, #20]
 80029c8:	2380      	movs	r3, #128	@ 0x80
 80029ca:	02db      	lsls	r3, r3, #11
 80029cc:	4013      	ands	r3, r2
 80029ce:	613b      	str	r3, [r7, #16]
 80029d0:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80029d2:	193b      	adds	r3, r7, r4
 80029d4:	22c0      	movs	r2, #192	@ 0xc0
 80029d6:	0092      	lsls	r2, r2, #2
 80029d8:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80029da:	0021      	movs	r1, r4
 80029dc:	187b      	adds	r3, r7, r1
 80029de:	2212      	movs	r2, #18
 80029e0:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029e2:	187b      	adds	r3, r7, r1
 80029e4:	2200      	movs	r2, #0
 80029e6:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80029e8:	187b      	adds	r3, r7, r1
 80029ea:	2203      	movs	r2, #3
 80029ec:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 80029ee:	187b      	adds	r3, r7, r1
 80029f0:	2201      	movs	r2, #1
 80029f2:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80029f4:	187b      	adds	r3, r7, r1
 80029f6:	4a0d      	ldr	r2, [pc, #52]	@ (8002a2c <HAL_I2C_MspInit+0x98>)
 80029f8:	0019      	movs	r1, r3
 80029fa:	0010      	movs	r0, r2
 80029fc:	f000 fa80 	bl	8002f00 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002a00:	4b09      	ldr	r3, [pc, #36]	@ (8002a28 <HAL_I2C_MspInit+0x94>)
 8002a02:	69da      	ldr	r2, [r3, #28]
 8002a04:	4b08      	ldr	r3, [pc, #32]	@ (8002a28 <HAL_I2C_MspInit+0x94>)
 8002a06:	2180      	movs	r1, #128	@ 0x80
 8002a08:	0389      	lsls	r1, r1, #14
 8002a0a:	430a      	orrs	r2, r1
 8002a0c:	61da      	str	r2, [r3, #28]
 8002a0e:	4b06      	ldr	r3, [pc, #24]	@ (8002a28 <HAL_I2C_MspInit+0x94>)
 8002a10:	69da      	ldr	r2, [r3, #28]
 8002a12:	2380      	movs	r3, #128	@ 0x80
 8002a14:	039b      	lsls	r3, r3, #14
 8002a16:	4013      	ands	r3, r2
 8002a18:	60fb      	str	r3, [r7, #12]
 8002a1a:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8002a1c:	46c0      	nop			@ (mov r8, r8)
 8002a1e:	46bd      	mov	sp, r7
 8002a20:	b00b      	add	sp, #44	@ 0x2c
 8002a22:	bd90      	pop	{r4, r7, pc}
 8002a24:	40005400 	.word	0x40005400
 8002a28:	40021000 	.word	0x40021000
 8002a2c:	48000400 	.word	0x48000400

08002a30 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002a30:	b580      	push	{r7, lr}
 8002a32:	b084      	sub	sp, #16
 8002a34:	af00      	add	r7, sp, #0
 8002a36:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	4a0a      	ldr	r2, [pc, #40]	@ (8002a68 <HAL_TIM_Base_MspInit+0x38>)
 8002a3e:	4293      	cmp	r3, r2
 8002a40:	d10d      	bne.n	8002a5e <HAL_TIM_Base_MspInit+0x2e>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002a42:	4b0a      	ldr	r3, [pc, #40]	@ (8002a6c <HAL_TIM_Base_MspInit+0x3c>)
 8002a44:	699a      	ldr	r2, [r3, #24]
 8002a46:	4b09      	ldr	r3, [pc, #36]	@ (8002a6c <HAL_TIM_Base_MspInit+0x3c>)
 8002a48:	2180      	movs	r1, #128	@ 0x80
 8002a4a:	0109      	lsls	r1, r1, #4
 8002a4c:	430a      	orrs	r2, r1
 8002a4e:	619a      	str	r2, [r3, #24]
 8002a50:	4b06      	ldr	r3, [pc, #24]	@ (8002a6c <HAL_TIM_Base_MspInit+0x3c>)
 8002a52:	699a      	ldr	r2, [r3, #24]
 8002a54:	2380      	movs	r3, #128	@ 0x80
 8002a56:	011b      	lsls	r3, r3, #4
 8002a58:	4013      	ands	r3, r2
 8002a5a:	60fb      	str	r3, [r7, #12]
 8002a5c:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM1_MspInit 1 */

  }

}
 8002a5e:	46c0      	nop			@ (mov r8, r8)
 8002a60:	46bd      	mov	sp, r7
 8002a62:	b004      	add	sp, #16
 8002a64:	bd80      	pop	{r7, pc}
 8002a66:	46c0      	nop			@ (mov r8, r8)
 8002a68:	40012c00 	.word	0x40012c00
 8002a6c:	40021000 	.word	0x40021000

08002a70 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002a70:	b590      	push	{r4, r7, lr}
 8002a72:	b089      	sub	sp, #36	@ 0x24
 8002a74:	af00      	add	r7, sp, #0
 8002a76:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a78:	240c      	movs	r4, #12
 8002a7a:	193b      	adds	r3, r7, r4
 8002a7c:	0018      	movs	r0, r3
 8002a7e:	2314      	movs	r3, #20
 8002a80:	001a      	movs	r2, r3
 8002a82:	2100      	movs	r1, #0
 8002a84:	f003 fb06 	bl	8006094 <memset>
  if(htim->Instance==TIM1)
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	4a16      	ldr	r2, [pc, #88]	@ (8002ae8 <HAL_TIM_MspPostInit+0x78>)
 8002a8e:	4293      	cmp	r3, r2
 8002a90:	d125      	bne.n	8002ade <HAL_TIM_MspPostInit+0x6e>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a92:	4b16      	ldr	r3, [pc, #88]	@ (8002aec <HAL_TIM_MspPostInit+0x7c>)
 8002a94:	695a      	ldr	r2, [r3, #20]
 8002a96:	4b15      	ldr	r3, [pc, #84]	@ (8002aec <HAL_TIM_MspPostInit+0x7c>)
 8002a98:	2180      	movs	r1, #128	@ 0x80
 8002a9a:	0289      	lsls	r1, r1, #10
 8002a9c:	430a      	orrs	r2, r1
 8002a9e:	615a      	str	r2, [r3, #20]
 8002aa0:	4b12      	ldr	r3, [pc, #72]	@ (8002aec <HAL_TIM_MspPostInit+0x7c>)
 8002aa2:	695a      	ldr	r2, [r3, #20]
 8002aa4:	2380      	movs	r3, #128	@ 0x80
 8002aa6:	029b      	lsls	r3, r3, #10
 8002aa8:	4013      	ands	r3, r2
 8002aaa:	60bb      	str	r3, [r7, #8]
 8002aac:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002aae:	193b      	adds	r3, r7, r4
 8002ab0:	22c0      	movs	r2, #192	@ 0xc0
 8002ab2:	0092      	lsls	r2, r2, #2
 8002ab4:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ab6:	0021      	movs	r1, r4
 8002ab8:	187b      	adds	r3, r7, r1
 8002aba:	2202      	movs	r2, #2
 8002abc:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002abe:	187b      	adds	r3, r7, r1
 8002ac0:	2200      	movs	r2, #0
 8002ac2:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ac4:	187b      	adds	r3, r7, r1
 8002ac6:	2200      	movs	r2, #0
 8002ac8:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 8002aca:	187b      	adds	r3, r7, r1
 8002acc:	2202      	movs	r2, #2
 8002ace:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ad0:	187a      	adds	r2, r7, r1
 8002ad2:	2390      	movs	r3, #144	@ 0x90
 8002ad4:	05db      	lsls	r3, r3, #23
 8002ad6:	0011      	movs	r1, r2
 8002ad8:	0018      	movs	r0, r3
 8002ada:	f000 fa11 	bl	8002f00 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM1_MspPostInit 1 */

    /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8002ade:	46c0      	nop			@ (mov r8, r8)
 8002ae0:	46bd      	mov	sp, r7
 8002ae2:	b009      	add	sp, #36	@ 0x24
 8002ae4:	bd90      	pop	{r4, r7, pc}
 8002ae6:	46c0      	nop			@ (mov r8, r8)
 8002ae8:	40012c00 	.word	0x40012c00
 8002aec:	40021000 	.word	0x40021000

08002af0 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002af0:	b590      	push	{r4, r7, lr}
 8002af2:	b08b      	sub	sp, #44	@ 0x2c
 8002af4:	af00      	add	r7, sp, #0
 8002af6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002af8:	2414      	movs	r4, #20
 8002afa:	193b      	adds	r3, r7, r4
 8002afc:	0018      	movs	r0, r3
 8002afe:	2314      	movs	r3, #20
 8002b00:	001a      	movs	r2, r3
 8002b02:	2100      	movs	r1, #0
 8002b04:	f003 fac6 	bl	8006094 <memset>
  if(huart->Instance==USART2)
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	4a1c      	ldr	r2, [pc, #112]	@ (8002b80 <HAL_UART_MspInit+0x90>)
 8002b0e:	4293      	cmp	r3, r2
 8002b10:	d132      	bne.n	8002b78 <HAL_UART_MspInit+0x88>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002b12:	4b1c      	ldr	r3, [pc, #112]	@ (8002b84 <HAL_UART_MspInit+0x94>)
 8002b14:	69da      	ldr	r2, [r3, #28]
 8002b16:	4b1b      	ldr	r3, [pc, #108]	@ (8002b84 <HAL_UART_MspInit+0x94>)
 8002b18:	2180      	movs	r1, #128	@ 0x80
 8002b1a:	0289      	lsls	r1, r1, #10
 8002b1c:	430a      	orrs	r2, r1
 8002b1e:	61da      	str	r2, [r3, #28]
 8002b20:	4b18      	ldr	r3, [pc, #96]	@ (8002b84 <HAL_UART_MspInit+0x94>)
 8002b22:	69da      	ldr	r2, [r3, #28]
 8002b24:	2380      	movs	r3, #128	@ 0x80
 8002b26:	029b      	lsls	r3, r3, #10
 8002b28:	4013      	ands	r3, r2
 8002b2a:	613b      	str	r3, [r7, #16]
 8002b2c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002b2e:	4b15      	ldr	r3, [pc, #84]	@ (8002b84 <HAL_UART_MspInit+0x94>)
 8002b30:	695a      	ldr	r2, [r3, #20]
 8002b32:	4b14      	ldr	r3, [pc, #80]	@ (8002b84 <HAL_UART_MspInit+0x94>)
 8002b34:	2180      	movs	r1, #128	@ 0x80
 8002b36:	0289      	lsls	r1, r1, #10
 8002b38:	430a      	orrs	r2, r1
 8002b3a:	615a      	str	r2, [r3, #20]
 8002b3c:	4b11      	ldr	r3, [pc, #68]	@ (8002b84 <HAL_UART_MspInit+0x94>)
 8002b3e:	695a      	ldr	r2, [r3, #20]
 8002b40:	2380      	movs	r3, #128	@ 0x80
 8002b42:	029b      	lsls	r3, r3, #10
 8002b44:	4013      	ands	r3, r2
 8002b46:	60fb      	str	r3, [r7, #12]
 8002b48:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8002b4a:	0021      	movs	r1, r4
 8002b4c:	187b      	adds	r3, r7, r1
 8002b4e:	220c      	movs	r2, #12
 8002b50:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b52:	187b      	adds	r3, r7, r1
 8002b54:	2202      	movs	r2, #2
 8002b56:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b58:	187b      	adds	r3, r7, r1
 8002b5a:	2200      	movs	r2, #0
 8002b5c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b5e:	187b      	adds	r3, r7, r1
 8002b60:	2200      	movs	r2, #0
 8002b62:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8002b64:	187b      	adds	r3, r7, r1
 8002b66:	2201      	movs	r2, #1
 8002b68:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b6a:	187a      	adds	r2, r7, r1
 8002b6c:	2390      	movs	r3, #144	@ 0x90
 8002b6e:	05db      	lsls	r3, r3, #23
 8002b70:	0011      	movs	r1, r2
 8002b72:	0018      	movs	r0, r3
 8002b74:	f000 f9c4 	bl	8002f00 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8002b78:	46c0      	nop			@ (mov r8, r8)
 8002b7a:	46bd      	mov	sp, r7
 8002b7c:	b00b      	add	sp, #44	@ 0x2c
 8002b7e:	bd90      	pop	{r4, r7, pc}
 8002b80:	40004400 	.word	0x40004400
 8002b84:	40021000 	.word	0x40021000

08002b88 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002b88:	b580      	push	{r7, lr}
 8002b8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002b8c:	46c0      	nop			@ (mov r8, r8)
 8002b8e:	e7fd      	b.n	8002b8c <NMI_Handler+0x4>

08002b90 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002b90:	b580      	push	{r7, lr}
 8002b92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002b94:	46c0      	nop			@ (mov r8, r8)
 8002b96:	e7fd      	b.n	8002b94 <HardFault_Handler+0x4>

08002b98 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002b98:	b580      	push	{r7, lr}
 8002b9a:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8002b9c:	46c0      	nop			@ (mov r8, r8)
 8002b9e:	46bd      	mov	sp, r7
 8002ba0:	bd80      	pop	{r7, pc}

08002ba2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002ba2:	b580      	push	{r7, lr}
 8002ba4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002ba6:	46c0      	nop			@ (mov r8, r8)
 8002ba8:	46bd      	mov	sp, r7
 8002baa:	bd80      	pop	{r7, pc}

08002bac <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002bac:	b580      	push	{r7, lr}
 8002bae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002bb0:	f000 f8b2 	bl	8002d18 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002bb4:	46c0      	nop			@ (mov r8, r8)
 8002bb6:	46bd      	mov	sp, r7
 8002bb8:	bd80      	pop	{r7, pc}
	...

08002bbc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002bbc:	b580      	push	{r7, lr}
 8002bbe:	b086      	sub	sp, #24
 8002bc0:	af00      	add	r7, sp, #0
 8002bc2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002bc4:	4a14      	ldr	r2, [pc, #80]	@ (8002c18 <_sbrk+0x5c>)
 8002bc6:	4b15      	ldr	r3, [pc, #84]	@ (8002c1c <_sbrk+0x60>)
 8002bc8:	1ad3      	subs	r3, r2, r3
 8002bca:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002bcc:	697b      	ldr	r3, [r7, #20]
 8002bce:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002bd0:	4b13      	ldr	r3, [pc, #76]	@ (8002c20 <_sbrk+0x64>)
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	d102      	bne.n	8002bde <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002bd8:	4b11      	ldr	r3, [pc, #68]	@ (8002c20 <_sbrk+0x64>)
 8002bda:	4a12      	ldr	r2, [pc, #72]	@ (8002c24 <_sbrk+0x68>)
 8002bdc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002bde:	4b10      	ldr	r3, [pc, #64]	@ (8002c20 <_sbrk+0x64>)
 8002be0:	681a      	ldr	r2, [r3, #0]
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	18d3      	adds	r3, r2, r3
 8002be6:	693a      	ldr	r2, [r7, #16]
 8002be8:	429a      	cmp	r2, r3
 8002bea:	d207      	bcs.n	8002bfc <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002bec:	f003 fa5a 	bl	80060a4 <__errno>
 8002bf0:	0003      	movs	r3, r0
 8002bf2:	220c      	movs	r2, #12
 8002bf4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002bf6:	2301      	movs	r3, #1
 8002bf8:	425b      	negs	r3, r3
 8002bfa:	e009      	b.n	8002c10 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002bfc:	4b08      	ldr	r3, [pc, #32]	@ (8002c20 <_sbrk+0x64>)
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002c02:	4b07      	ldr	r3, [pc, #28]	@ (8002c20 <_sbrk+0x64>)
 8002c04:	681a      	ldr	r2, [r3, #0]
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	18d2      	adds	r2, r2, r3
 8002c0a:	4b05      	ldr	r3, [pc, #20]	@ (8002c20 <_sbrk+0x64>)
 8002c0c:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8002c0e:	68fb      	ldr	r3, [r7, #12]
}
 8002c10:	0018      	movs	r0, r3
 8002c12:	46bd      	mov	sp, r7
 8002c14:	b006      	add	sp, #24
 8002c16:	bd80      	pop	{r7, pc}
 8002c18:	20008000 	.word	0x20008000
 8002c1c:	00000400 	.word	0x00000400
 8002c20:	200005e4 	.word	0x200005e4
 8002c24:	20000738 	.word	0x20000738

08002c28 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002c28:	b580      	push	{r7, lr}
 8002c2a:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8002c2c:	46c0      	nop			@ (mov r8, r8)
 8002c2e:	46bd      	mov	sp, r7
 8002c30:	bd80      	pop	{r7, pc}
	...

08002c34 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002c34:	480d      	ldr	r0, [pc, #52]	@ (8002c6c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8002c36:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
  bl  SystemInit
 8002c38:	f7ff fff6 	bl	8002c28 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002c3c:	480c      	ldr	r0, [pc, #48]	@ (8002c70 <LoopForever+0x6>)
  ldr r1, =_edata
 8002c3e:	490d      	ldr	r1, [pc, #52]	@ (8002c74 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002c40:	4a0d      	ldr	r2, [pc, #52]	@ (8002c78 <LoopForever+0xe>)
  movs r3, #0
 8002c42:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002c44:	e002      	b.n	8002c4c <LoopCopyDataInit>

08002c46 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002c46:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002c48:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002c4a:	3304      	adds	r3, #4

08002c4c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002c4c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002c4e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002c50:	d3f9      	bcc.n	8002c46 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002c52:	4a0a      	ldr	r2, [pc, #40]	@ (8002c7c <LoopForever+0x12>)
  ldr r4, =_ebss
 8002c54:	4c0a      	ldr	r4, [pc, #40]	@ (8002c80 <LoopForever+0x16>)
  movs r3, #0
 8002c56:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002c58:	e001      	b.n	8002c5e <LoopFillZerobss>

08002c5a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002c5a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002c5c:	3204      	adds	r2, #4

08002c5e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002c5e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002c60:	d3fb      	bcc.n	8002c5a <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8002c62:	f003 fa25 	bl	80060b0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002c66:	f7fe ffe3 	bl	8001c30 <main>

08002c6a <LoopForever>:

LoopForever:
    b LoopForever
 8002c6a:	e7fe      	b.n	8002c6a <LoopForever>
  ldr   r0, =_estack
 8002c6c:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8002c70:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002c74:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 8002c78:	08008b10 	.word	0x08008b10
  ldr r2, =_sbss
 8002c7c:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 8002c80:	20000734 	.word	0x20000734

08002c84 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002c84:	e7fe      	b.n	8002c84 <ADC1_COMP_IRQHandler>
	...

08002c88 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002c88:	b580      	push	{r7, lr}
 8002c8a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002c8c:	4b07      	ldr	r3, [pc, #28]	@ (8002cac <HAL_Init+0x24>)
 8002c8e:	681a      	ldr	r2, [r3, #0]
 8002c90:	4b06      	ldr	r3, [pc, #24]	@ (8002cac <HAL_Init+0x24>)
 8002c92:	2110      	movs	r1, #16
 8002c94:	430a      	orrs	r2, r1
 8002c96:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8002c98:	2000      	movs	r0, #0
 8002c9a:	f000 f809 	bl	8002cb0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002c9e:	f7ff fe55 	bl	800294c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002ca2:	2300      	movs	r3, #0
}
 8002ca4:	0018      	movs	r0, r3
 8002ca6:	46bd      	mov	sp, r7
 8002ca8:	bd80      	pop	{r7, pc}
 8002caa:	46c0      	nop			@ (mov r8, r8)
 8002cac:	40022000 	.word	0x40022000

08002cb0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002cb0:	b590      	push	{r4, r7, lr}
 8002cb2:	b083      	sub	sp, #12
 8002cb4:	af00      	add	r7, sp, #0
 8002cb6:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002cb8:	4b14      	ldr	r3, [pc, #80]	@ (8002d0c <HAL_InitTick+0x5c>)
 8002cba:	681c      	ldr	r4, [r3, #0]
 8002cbc:	4b14      	ldr	r3, [pc, #80]	@ (8002d10 <HAL_InitTick+0x60>)
 8002cbe:	781b      	ldrb	r3, [r3, #0]
 8002cc0:	0019      	movs	r1, r3
 8002cc2:	23fa      	movs	r3, #250	@ 0xfa
 8002cc4:	0098      	lsls	r0, r3, #2
 8002cc6:	f7fd fa27 	bl	8000118 <__udivsi3>
 8002cca:	0003      	movs	r3, r0
 8002ccc:	0019      	movs	r1, r3
 8002cce:	0020      	movs	r0, r4
 8002cd0:	f7fd fa22 	bl	8000118 <__udivsi3>
 8002cd4:	0003      	movs	r3, r0
 8002cd6:	0018      	movs	r0, r3
 8002cd8:	f000 f905 	bl	8002ee6 <HAL_SYSTICK_Config>
 8002cdc:	1e03      	subs	r3, r0, #0
 8002cde:	d001      	beq.n	8002ce4 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8002ce0:	2301      	movs	r3, #1
 8002ce2:	e00f      	b.n	8002d04 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	2b03      	cmp	r3, #3
 8002ce8:	d80b      	bhi.n	8002d02 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002cea:	6879      	ldr	r1, [r7, #4]
 8002cec:	2301      	movs	r3, #1
 8002cee:	425b      	negs	r3, r3
 8002cf0:	2200      	movs	r2, #0
 8002cf2:	0018      	movs	r0, r3
 8002cf4:	f000 f8e2 	bl	8002ebc <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002cf8:	4b06      	ldr	r3, [pc, #24]	@ (8002d14 <HAL_InitTick+0x64>)
 8002cfa:	687a      	ldr	r2, [r7, #4]
 8002cfc:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 8002cfe:	2300      	movs	r3, #0
 8002d00:	e000      	b.n	8002d04 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8002d02:	2301      	movs	r3, #1
}
 8002d04:	0018      	movs	r0, r3
 8002d06:	46bd      	mov	sp, r7
 8002d08:	b003      	add	sp, #12
 8002d0a:	bd90      	pop	{r4, r7, pc}
 8002d0c:	20000010 	.word	0x20000010
 8002d10:	20000018 	.word	0x20000018
 8002d14:	20000014 	.word	0x20000014

08002d18 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002d18:	b580      	push	{r7, lr}
 8002d1a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002d1c:	4b05      	ldr	r3, [pc, #20]	@ (8002d34 <HAL_IncTick+0x1c>)
 8002d1e:	781b      	ldrb	r3, [r3, #0]
 8002d20:	001a      	movs	r2, r3
 8002d22:	4b05      	ldr	r3, [pc, #20]	@ (8002d38 <HAL_IncTick+0x20>)
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	18d2      	adds	r2, r2, r3
 8002d28:	4b03      	ldr	r3, [pc, #12]	@ (8002d38 <HAL_IncTick+0x20>)
 8002d2a:	601a      	str	r2, [r3, #0]
}
 8002d2c:	46c0      	nop			@ (mov r8, r8)
 8002d2e:	46bd      	mov	sp, r7
 8002d30:	bd80      	pop	{r7, pc}
 8002d32:	46c0      	nop			@ (mov r8, r8)
 8002d34:	20000018 	.word	0x20000018
 8002d38:	200005e8 	.word	0x200005e8

08002d3c <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002d3c:	b580      	push	{r7, lr}
 8002d3e:	af00      	add	r7, sp, #0
  return uwTick;
 8002d40:	4b02      	ldr	r3, [pc, #8]	@ (8002d4c <HAL_GetTick+0x10>)
 8002d42:	681b      	ldr	r3, [r3, #0]
}
 8002d44:	0018      	movs	r0, r3
 8002d46:	46bd      	mov	sp, r7
 8002d48:	bd80      	pop	{r7, pc}
 8002d4a:	46c0      	nop			@ (mov r8, r8)
 8002d4c:	200005e8 	.word	0x200005e8

08002d50 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002d50:	b580      	push	{r7, lr}
 8002d52:	b084      	sub	sp, #16
 8002d54:	af00      	add	r7, sp, #0
 8002d56:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002d58:	f7ff fff0 	bl	8002d3c <HAL_GetTick>
 8002d5c:	0003      	movs	r3, r0
 8002d5e:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	60fb      	str	r3, [r7, #12]
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002d64:	68fb      	ldr	r3, [r7, #12]
 8002d66:	3301      	adds	r3, #1
 8002d68:	d005      	beq.n	8002d76 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002d6a:	4b0a      	ldr	r3, [pc, #40]	@ (8002d94 <HAL_Delay+0x44>)
 8002d6c:	781b      	ldrb	r3, [r3, #0]
 8002d6e:	001a      	movs	r2, r3
 8002d70:	68fb      	ldr	r3, [r7, #12]
 8002d72:	189b      	adds	r3, r3, r2
 8002d74:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8002d76:	46c0      	nop			@ (mov r8, r8)
 8002d78:	f7ff ffe0 	bl	8002d3c <HAL_GetTick>
 8002d7c:	0002      	movs	r2, r0
 8002d7e:	68bb      	ldr	r3, [r7, #8]
 8002d80:	1ad3      	subs	r3, r2, r3
 8002d82:	68fa      	ldr	r2, [r7, #12]
 8002d84:	429a      	cmp	r2, r3
 8002d86:	d8f7      	bhi.n	8002d78 <HAL_Delay+0x28>
  {
  }
}
 8002d88:	46c0      	nop			@ (mov r8, r8)
 8002d8a:	46c0      	nop			@ (mov r8, r8)
 8002d8c:	46bd      	mov	sp, r7
 8002d8e:	b004      	add	sp, #16
 8002d90:	bd80      	pop	{r7, pc}
 8002d92:	46c0      	nop			@ (mov r8, r8)
 8002d94:	20000018 	.word	0x20000018

08002d98 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002d98:	b590      	push	{r4, r7, lr}
 8002d9a:	b083      	sub	sp, #12
 8002d9c:	af00      	add	r7, sp, #0
 8002d9e:	0002      	movs	r2, r0
 8002da0:	6039      	str	r1, [r7, #0]
 8002da2:	1dfb      	adds	r3, r7, #7
 8002da4:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8002da6:	1dfb      	adds	r3, r7, #7
 8002da8:	781b      	ldrb	r3, [r3, #0]
 8002daa:	2b7f      	cmp	r3, #127	@ 0x7f
 8002dac:	d828      	bhi.n	8002e00 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002dae:	4a2f      	ldr	r2, [pc, #188]	@ (8002e6c <__NVIC_SetPriority+0xd4>)
 8002db0:	1dfb      	adds	r3, r7, #7
 8002db2:	781b      	ldrb	r3, [r3, #0]
 8002db4:	b25b      	sxtb	r3, r3
 8002db6:	089b      	lsrs	r3, r3, #2
 8002db8:	33c0      	adds	r3, #192	@ 0xc0
 8002dba:	009b      	lsls	r3, r3, #2
 8002dbc:	589b      	ldr	r3, [r3, r2]
 8002dbe:	1dfa      	adds	r2, r7, #7
 8002dc0:	7812      	ldrb	r2, [r2, #0]
 8002dc2:	0011      	movs	r1, r2
 8002dc4:	2203      	movs	r2, #3
 8002dc6:	400a      	ands	r2, r1
 8002dc8:	00d2      	lsls	r2, r2, #3
 8002dca:	21ff      	movs	r1, #255	@ 0xff
 8002dcc:	4091      	lsls	r1, r2
 8002dce:	000a      	movs	r2, r1
 8002dd0:	43d2      	mvns	r2, r2
 8002dd2:	401a      	ands	r2, r3
 8002dd4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002dd6:	683b      	ldr	r3, [r7, #0]
 8002dd8:	019b      	lsls	r3, r3, #6
 8002dda:	22ff      	movs	r2, #255	@ 0xff
 8002ddc:	401a      	ands	r2, r3
 8002dde:	1dfb      	adds	r3, r7, #7
 8002de0:	781b      	ldrb	r3, [r3, #0]
 8002de2:	0018      	movs	r0, r3
 8002de4:	2303      	movs	r3, #3
 8002de6:	4003      	ands	r3, r0
 8002de8:	00db      	lsls	r3, r3, #3
 8002dea:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002dec:	481f      	ldr	r0, [pc, #124]	@ (8002e6c <__NVIC_SetPriority+0xd4>)
 8002dee:	1dfb      	adds	r3, r7, #7
 8002df0:	781b      	ldrb	r3, [r3, #0]
 8002df2:	b25b      	sxtb	r3, r3
 8002df4:	089b      	lsrs	r3, r3, #2
 8002df6:	430a      	orrs	r2, r1
 8002df8:	33c0      	adds	r3, #192	@ 0xc0
 8002dfa:	009b      	lsls	r3, r3, #2
 8002dfc:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8002dfe:	e031      	b.n	8002e64 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002e00:	4a1b      	ldr	r2, [pc, #108]	@ (8002e70 <__NVIC_SetPriority+0xd8>)
 8002e02:	1dfb      	adds	r3, r7, #7
 8002e04:	781b      	ldrb	r3, [r3, #0]
 8002e06:	0019      	movs	r1, r3
 8002e08:	230f      	movs	r3, #15
 8002e0a:	400b      	ands	r3, r1
 8002e0c:	3b08      	subs	r3, #8
 8002e0e:	089b      	lsrs	r3, r3, #2
 8002e10:	3306      	adds	r3, #6
 8002e12:	009b      	lsls	r3, r3, #2
 8002e14:	18d3      	adds	r3, r2, r3
 8002e16:	3304      	adds	r3, #4
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	1dfa      	adds	r2, r7, #7
 8002e1c:	7812      	ldrb	r2, [r2, #0]
 8002e1e:	0011      	movs	r1, r2
 8002e20:	2203      	movs	r2, #3
 8002e22:	400a      	ands	r2, r1
 8002e24:	00d2      	lsls	r2, r2, #3
 8002e26:	21ff      	movs	r1, #255	@ 0xff
 8002e28:	4091      	lsls	r1, r2
 8002e2a:	000a      	movs	r2, r1
 8002e2c:	43d2      	mvns	r2, r2
 8002e2e:	401a      	ands	r2, r3
 8002e30:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002e32:	683b      	ldr	r3, [r7, #0]
 8002e34:	019b      	lsls	r3, r3, #6
 8002e36:	22ff      	movs	r2, #255	@ 0xff
 8002e38:	401a      	ands	r2, r3
 8002e3a:	1dfb      	adds	r3, r7, #7
 8002e3c:	781b      	ldrb	r3, [r3, #0]
 8002e3e:	0018      	movs	r0, r3
 8002e40:	2303      	movs	r3, #3
 8002e42:	4003      	ands	r3, r0
 8002e44:	00db      	lsls	r3, r3, #3
 8002e46:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002e48:	4809      	ldr	r0, [pc, #36]	@ (8002e70 <__NVIC_SetPriority+0xd8>)
 8002e4a:	1dfb      	adds	r3, r7, #7
 8002e4c:	781b      	ldrb	r3, [r3, #0]
 8002e4e:	001c      	movs	r4, r3
 8002e50:	230f      	movs	r3, #15
 8002e52:	4023      	ands	r3, r4
 8002e54:	3b08      	subs	r3, #8
 8002e56:	089b      	lsrs	r3, r3, #2
 8002e58:	430a      	orrs	r2, r1
 8002e5a:	3306      	adds	r3, #6
 8002e5c:	009b      	lsls	r3, r3, #2
 8002e5e:	18c3      	adds	r3, r0, r3
 8002e60:	3304      	adds	r3, #4
 8002e62:	601a      	str	r2, [r3, #0]
}
 8002e64:	46c0      	nop			@ (mov r8, r8)
 8002e66:	46bd      	mov	sp, r7
 8002e68:	b003      	add	sp, #12
 8002e6a:	bd90      	pop	{r4, r7, pc}
 8002e6c:	e000e100 	.word	0xe000e100
 8002e70:	e000ed00 	.word	0xe000ed00

08002e74 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002e74:	b580      	push	{r7, lr}
 8002e76:	b082      	sub	sp, #8
 8002e78:	af00      	add	r7, sp, #0
 8002e7a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	1e5a      	subs	r2, r3, #1
 8002e80:	2380      	movs	r3, #128	@ 0x80
 8002e82:	045b      	lsls	r3, r3, #17
 8002e84:	429a      	cmp	r2, r3
 8002e86:	d301      	bcc.n	8002e8c <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002e88:	2301      	movs	r3, #1
 8002e8a:	e010      	b.n	8002eae <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002e8c:	4b0a      	ldr	r3, [pc, #40]	@ (8002eb8 <SysTick_Config+0x44>)
 8002e8e:	687a      	ldr	r2, [r7, #4]
 8002e90:	3a01      	subs	r2, #1
 8002e92:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002e94:	2301      	movs	r3, #1
 8002e96:	425b      	negs	r3, r3
 8002e98:	2103      	movs	r1, #3
 8002e9a:	0018      	movs	r0, r3
 8002e9c:	f7ff ff7c 	bl	8002d98 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002ea0:	4b05      	ldr	r3, [pc, #20]	@ (8002eb8 <SysTick_Config+0x44>)
 8002ea2:	2200      	movs	r2, #0
 8002ea4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002ea6:	4b04      	ldr	r3, [pc, #16]	@ (8002eb8 <SysTick_Config+0x44>)
 8002ea8:	2207      	movs	r2, #7
 8002eaa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002eac:	2300      	movs	r3, #0
}
 8002eae:	0018      	movs	r0, r3
 8002eb0:	46bd      	mov	sp, r7
 8002eb2:	b002      	add	sp, #8
 8002eb4:	bd80      	pop	{r7, pc}
 8002eb6:	46c0      	nop			@ (mov r8, r8)
 8002eb8:	e000e010 	.word	0xe000e010

08002ebc <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002ebc:	b580      	push	{r7, lr}
 8002ebe:	b084      	sub	sp, #16
 8002ec0:	af00      	add	r7, sp, #0
 8002ec2:	60b9      	str	r1, [r7, #8]
 8002ec4:	607a      	str	r2, [r7, #4]
 8002ec6:	210f      	movs	r1, #15
 8002ec8:	187b      	adds	r3, r7, r1
 8002eca:	1c02      	adds	r2, r0, #0
 8002ecc:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8002ece:	68ba      	ldr	r2, [r7, #8]
 8002ed0:	187b      	adds	r3, r7, r1
 8002ed2:	781b      	ldrb	r3, [r3, #0]
 8002ed4:	b25b      	sxtb	r3, r3
 8002ed6:	0011      	movs	r1, r2
 8002ed8:	0018      	movs	r0, r3
 8002eda:	f7ff ff5d 	bl	8002d98 <__NVIC_SetPriority>

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);
}
 8002ede:	46c0      	nop			@ (mov r8, r8)
 8002ee0:	46bd      	mov	sp, r7
 8002ee2:	b004      	add	sp, #16
 8002ee4:	bd80      	pop	{r7, pc}

08002ee6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002ee6:	b580      	push	{r7, lr}
 8002ee8:	b082      	sub	sp, #8
 8002eea:	af00      	add	r7, sp, #0
 8002eec:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	0018      	movs	r0, r3
 8002ef2:	f7ff ffbf 	bl	8002e74 <SysTick_Config>
 8002ef6:	0003      	movs	r3, r0
}
 8002ef8:	0018      	movs	r0, r3
 8002efa:	46bd      	mov	sp, r7
 8002efc:	b002      	add	sp, #8
 8002efe:	bd80      	pop	{r7, pc}

08002f00 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002f00:	b580      	push	{r7, lr}
 8002f02:	b086      	sub	sp, #24
 8002f04:	af00      	add	r7, sp, #0
 8002f06:	6078      	str	r0, [r7, #4]
 8002f08:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002f0a:	2300      	movs	r3, #0
 8002f0c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002f0e:	e155      	b.n	80031bc <HAL_GPIO_Init+0x2bc>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002f10:	683b      	ldr	r3, [r7, #0]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	2101      	movs	r1, #1
 8002f16:	697a      	ldr	r2, [r7, #20]
 8002f18:	4091      	lsls	r1, r2
 8002f1a:	000a      	movs	r2, r1
 8002f1c:	4013      	ands	r3, r2
 8002f1e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	2b00      	cmp	r3, #0
 8002f24:	d100      	bne.n	8002f28 <HAL_GPIO_Init+0x28>
 8002f26:	e146      	b.n	80031b6 <HAL_GPIO_Init+0x2b6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002f28:	683b      	ldr	r3, [r7, #0]
 8002f2a:	685b      	ldr	r3, [r3, #4]
 8002f2c:	2203      	movs	r2, #3
 8002f2e:	4013      	ands	r3, r2
 8002f30:	2b01      	cmp	r3, #1
 8002f32:	d005      	beq.n	8002f40 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002f34:	683b      	ldr	r3, [r7, #0]
 8002f36:	685b      	ldr	r3, [r3, #4]
 8002f38:	2203      	movs	r2, #3
 8002f3a:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002f3c:	2b02      	cmp	r3, #2
 8002f3e:	d130      	bne.n	8002fa2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	689b      	ldr	r3, [r3, #8]
 8002f44:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8002f46:	697b      	ldr	r3, [r7, #20]
 8002f48:	005b      	lsls	r3, r3, #1
 8002f4a:	2203      	movs	r2, #3
 8002f4c:	409a      	lsls	r2, r3
 8002f4e:	0013      	movs	r3, r2
 8002f50:	43da      	mvns	r2, r3
 8002f52:	693b      	ldr	r3, [r7, #16]
 8002f54:	4013      	ands	r3, r2
 8002f56:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002f58:	683b      	ldr	r3, [r7, #0]
 8002f5a:	68da      	ldr	r2, [r3, #12]
 8002f5c:	697b      	ldr	r3, [r7, #20]
 8002f5e:	005b      	lsls	r3, r3, #1
 8002f60:	409a      	lsls	r2, r3
 8002f62:	0013      	movs	r3, r2
 8002f64:	693a      	ldr	r2, [r7, #16]
 8002f66:	4313      	orrs	r3, r2
 8002f68:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	693a      	ldr	r2, [r7, #16]
 8002f6e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	685b      	ldr	r3, [r3, #4]
 8002f74:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002f76:	2201      	movs	r2, #1
 8002f78:	697b      	ldr	r3, [r7, #20]
 8002f7a:	409a      	lsls	r2, r3
 8002f7c:	0013      	movs	r3, r2
 8002f7e:	43da      	mvns	r2, r3
 8002f80:	693b      	ldr	r3, [r7, #16]
 8002f82:	4013      	ands	r3, r2
 8002f84:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002f86:	683b      	ldr	r3, [r7, #0]
 8002f88:	685b      	ldr	r3, [r3, #4]
 8002f8a:	091b      	lsrs	r3, r3, #4
 8002f8c:	2201      	movs	r2, #1
 8002f8e:	401a      	ands	r2, r3
 8002f90:	697b      	ldr	r3, [r7, #20]
 8002f92:	409a      	lsls	r2, r3
 8002f94:	0013      	movs	r3, r2
 8002f96:	693a      	ldr	r2, [r7, #16]
 8002f98:	4313      	orrs	r3, r2
 8002f9a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	693a      	ldr	r2, [r7, #16]
 8002fa0:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002fa2:	683b      	ldr	r3, [r7, #0]
 8002fa4:	685b      	ldr	r3, [r3, #4]
 8002fa6:	2203      	movs	r2, #3
 8002fa8:	4013      	ands	r3, r2
 8002faa:	2b03      	cmp	r3, #3
 8002fac:	d017      	beq.n	8002fde <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	68db      	ldr	r3, [r3, #12]
 8002fb2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8002fb4:	697b      	ldr	r3, [r7, #20]
 8002fb6:	005b      	lsls	r3, r3, #1
 8002fb8:	2203      	movs	r2, #3
 8002fba:	409a      	lsls	r2, r3
 8002fbc:	0013      	movs	r3, r2
 8002fbe:	43da      	mvns	r2, r3
 8002fc0:	693b      	ldr	r3, [r7, #16]
 8002fc2:	4013      	ands	r3, r2
 8002fc4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8002fc6:	683b      	ldr	r3, [r7, #0]
 8002fc8:	689a      	ldr	r2, [r3, #8]
 8002fca:	697b      	ldr	r3, [r7, #20]
 8002fcc:	005b      	lsls	r3, r3, #1
 8002fce:	409a      	lsls	r2, r3
 8002fd0:	0013      	movs	r3, r2
 8002fd2:	693a      	ldr	r2, [r7, #16]
 8002fd4:	4313      	orrs	r3, r2
 8002fd6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	693a      	ldr	r2, [r7, #16]
 8002fdc:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002fde:	683b      	ldr	r3, [r7, #0]
 8002fe0:	685b      	ldr	r3, [r3, #4]
 8002fe2:	2203      	movs	r2, #3
 8002fe4:	4013      	ands	r3, r2
 8002fe6:	2b02      	cmp	r3, #2
 8002fe8:	d123      	bne.n	8003032 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002fea:	697b      	ldr	r3, [r7, #20]
 8002fec:	08da      	lsrs	r2, r3, #3
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	3208      	adds	r2, #8
 8002ff2:	0092      	lsls	r2, r2, #2
 8002ff4:	58d3      	ldr	r3, [r2, r3]
 8002ff6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002ff8:	697b      	ldr	r3, [r7, #20]
 8002ffa:	2207      	movs	r2, #7
 8002ffc:	4013      	ands	r3, r2
 8002ffe:	009b      	lsls	r3, r3, #2
 8003000:	220f      	movs	r2, #15
 8003002:	409a      	lsls	r2, r3
 8003004:	0013      	movs	r3, r2
 8003006:	43da      	mvns	r2, r3
 8003008:	693b      	ldr	r3, [r7, #16]
 800300a:	4013      	ands	r3, r2
 800300c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800300e:	683b      	ldr	r3, [r7, #0]
 8003010:	691a      	ldr	r2, [r3, #16]
 8003012:	697b      	ldr	r3, [r7, #20]
 8003014:	2107      	movs	r1, #7
 8003016:	400b      	ands	r3, r1
 8003018:	009b      	lsls	r3, r3, #2
 800301a:	409a      	lsls	r2, r3
 800301c:	0013      	movs	r3, r2
 800301e:	693a      	ldr	r2, [r7, #16]
 8003020:	4313      	orrs	r3, r2
 8003022:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003024:	697b      	ldr	r3, [r7, #20]
 8003026:	08da      	lsrs	r2, r3, #3
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	3208      	adds	r2, #8
 800302c:	0092      	lsls	r2, r2, #2
 800302e:	6939      	ldr	r1, [r7, #16]
 8003030:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8003038:	697b      	ldr	r3, [r7, #20]
 800303a:	005b      	lsls	r3, r3, #1
 800303c:	2203      	movs	r2, #3
 800303e:	409a      	lsls	r2, r3
 8003040:	0013      	movs	r3, r2
 8003042:	43da      	mvns	r2, r3
 8003044:	693b      	ldr	r3, [r7, #16]
 8003046:	4013      	ands	r3, r2
 8003048:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800304a:	683b      	ldr	r3, [r7, #0]
 800304c:	685b      	ldr	r3, [r3, #4]
 800304e:	2203      	movs	r2, #3
 8003050:	401a      	ands	r2, r3
 8003052:	697b      	ldr	r3, [r7, #20]
 8003054:	005b      	lsls	r3, r3, #1
 8003056:	409a      	lsls	r2, r3
 8003058:	0013      	movs	r3, r2
 800305a:	693a      	ldr	r2, [r7, #16]
 800305c:	4313      	orrs	r3, r2
 800305e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	693a      	ldr	r2, [r7, #16]
 8003064:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003066:	683b      	ldr	r3, [r7, #0]
 8003068:	685a      	ldr	r2, [r3, #4]
 800306a:	23c0      	movs	r3, #192	@ 0xc0
 800306c:	029b      	lsls	r3, r3, #10
 800306e:	4013      	ands	r3, r2
 8003070:	d100      	bne.n	8003074 <HAL_GPIO_Init+0x174>
 8003072:	e0a0      	b.n	80031b6 <HAL_GPIO_Init+0x2b6>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003074:	4b57      	ldr	r3, [pc, #348]	@ (80031d4 <HAL_GPIO_Init+0x2d4>)
 8003076:	699a      	ldr	r2, [r3, #24]
 8003078:	4b56      	ldr	r3, [pc, #344]	@ (80031d4 <HAL_GPIO_Init+0x2d4>)
 800307a:	2101      	movs	r1, #1
 800307c:	430a      	orrs	r2, r1
 800307e:	619a      	str	r2, [r3, #24]
 8003080:	4b54      	ldr	r3, [pc, #336]	@ (80031d4 <HAL_GPIO_Init+0x2d4>)
 8003082:	699b      	ldr	r3, [r3, #24]
 8003084:	2201      	movs	r2, #1
 8003086:	4013      	ands	r3, r2
 8003088:	60bb      	str	r3, [r7, #8]
 800308a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800308c:	4a52      	ldr	r2, [pc, #328]	@ (80031d8 <HAL_GPIO_Init+0x2d8>)
 800308e:	697b      	ldr	r3, [r7, #20]
 8003090:	089b      	lsrs	r3, r3, #2
 8003092:	3302      	adds	r3, #2
 8003094:	009b      	lsls	r3, r3, #2
 8003096:	589b      	ldr	r3, [r3, r2]
 8003098:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800309a:	697b      	ldr	r3, [r7, #20]
 800309c:	2203      	movs	r2, #3
 800309e:	4013      	ands	r3, r2
 80030a0:	009b      	lsls	r3, r3, #2
 80030a2:	220f      	movs	r2, #15
 80030a4:	409a      	lsls	r2, r3
 80030a6:	0013      	movs	r3, r2
 80030a8:	43da      	mvns	r2, r3
 80030aa:	693b      	ldr	r3, [r7, #16]
 80030ac:	4013      	ands	r3, r2
 80030ae:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80030b0:	687a      	ldr	r2, [r7, #4]
 80030b2:	2390      	movs	r3, #144	@ 0x90
 80030b4:	05db      	lsls	r3, r3, #23
 80030b6:	429a      	cmp	r2, r3
 80030b8:	d019      	beq.n	80030ee <HAL_GPIO_Init+0x1ee>
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	4a47      	ldr	r2, [pc, #284]	@ (80031dc <HAL_GPIO_Init+0x2dc>)
 80030be:	4293      	cmp	r3, r2
 80030c0:	d013      	beq.n	80030ea <HAL_GPIO_Init+0x1ea>
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	4a46      	ldr	r2, [pc, #280]	@ (80031e0 <HAL_GPIO_Init+0x2e0>)
 80030c6:	4293      	cmp	r3, r2
 80030c8:	d00d      	beq.n	80030e6 <HAL_GPIO_Init+0x1e6>
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	4a45      	ldr	r2, [pc, #276]	@ (80031e4 <HAL_GPIO_Init+0x2e4>)
 80030ce:	4293      	cmp	r3, r2
 80030d0:	d007      	beq.n	80030e2 <HAL_GPIO_Init+0x1e2>
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	4a44      	ldr	r2, [pc, #272]	@ (80031e8 <HAL_GPIO_Init+0x2e8>)
 80030d6:	4293      	cmp	r3, r2
 80030d8:	d101      	bne.n	80030de <HAL_GPIO_Init+0x1de>
 80030da:	2304      	movs	r3, #4
 80030dc:	e008      	b.n	80030f0 <HAL_GPIO_Init+0x1f0>
 80030de:	2305      	movs	r3, #5
 80030e0:	e006      	b.n	80030f0 <HAL_GPIO_Init+0x1f0>
 80030e2:	2303      	movs	r3, #3
 80030e4:	e004      	b.n	80030f0 <HAL_GPIO_Init+0x1f0>
 80030e6:	2302      	movs	r3, #2
 80030e8:	e002      	b.n	80030f0 <HAL_GPIO_Init+0x1f0>
 80030ea:	2301      	movs	r3, #1
 80030ec:	e000      	b.n	80030f0 <HAL_GPIO_Init+0x1f0>
 80030ee:	2300      	movs	r3, #0
 80030f0:	697a      	ldr	r2, [r7, #20]
 80030f2:	2103      	movs	r1, #3
 80030f4:	400a      	ands	r2, r1
 80030f6:	0092      	lsls	r2, r2, #2
 80030f8:	4093      	lsls	r3, r2
 80030fa:	693a      	ldr	r2, [r7, #16]
 80030fc:	4313      	orrs	r3, r2
 80030fe:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003100:	4935      	ldr	r1, [pc, #212]	@ (80031d8 <HAL_GPIO_Init+0x2d8>)
 8003102:	697b      	ldr	r3, [r7, #20]
 8003104:	089b      	lsrs	r3, r3, #2
 8003106:	3302      	adds	r3, #2
 8003108:	009b      	lsls	r3, r3, #2
 800310a:	693a      	ldr	r2, [r7, #16]
 800310c:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800310e:	4b37      	ldr	r3, [pc, #220]	@ (80031ec <HAL_GPIO_Init+0x2ec>)
 8003110:	689b      	ldr	r3, [r3, #8]
 8003112:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003114:	68fb      	ldr	r3, [r7, #12]
 8003116:	43da      	mvns	r2, r3
 8003118:	693b      	ldr	r3, [r7, #16]
 800311a:	4013      	ands	r3, r2
 800311c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800311e:	683b      	ldr	r3, [r7, #0]
 8003120:	685a      	ldr	r2, [r3, #4]
 8003122:	2380      	movs	r3, #128	@ 0x80
 8003124:	035b      	lsls	r3, r3, #13
 8003126:	4013      	ands	r3, r2
 8003128:	d003      	beq.n	8003132 <HAL_GPIO_Init+0x232>
        {
          temp |= iocurrent;
 800312a:	693a      	ldr	r2, [r7, #16]
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	4313      	orrs	r3, r2
 8003130:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8003132:	4b2e      	ldr	r3, [pc, #184]	@ (80031ec <HAL_GPIO_Init+0x2ec>)
 8003134:	693a      	ldr	r2, [r7, #16]
 8003136:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8003138:	4b2c      	ldr	r3, [pc, #176]	@ (80031ec <HAL_GPIO_Init+0x2ec>)
 800313a:	68db      	ldr	r3, [r3, #12]
 800313c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800313e:	68fb      	ldr	r3, [r7, #12]
 8003140:	43da      	mvns	r2, r3
 8003142:	693b      	ldr	r3, [r7, #16]
 8003144:	4013      	ands	r3, r2
 8003146:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003148:	683b      	ldr	r3, [r7, #0]
 800314a:	685a      	ldr	r2, [r3, #4]
 800314c:	2380      	movs	r3, #128	@ 0x80
 800314e:	039b      	lsls	r3, r3, #14
 8003150:	4013      	ands	r3, r2
 8003152:	d003      	beq.n	800315c <HAL_GPIO_Init+0x25c>
        {
          temp |= iocurrent;
 8003154:	693a      	ldr	r2, [r7, #16]
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	4313      	orrs	r3, r2
 800315a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 800315c:	4b23      	ldr	r3, [pc, #140]	@ (80031ec <HAL_GPIO_Init+0x2ec>)
 800315e:	693a      	ldr	r2, [r7, #16]
 8003160:	60da      	str	r2, [r3, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR;
 8003162:	4b22      	ldr	r3, [pc, #136]	@ (80031ec <HAL_GPIO_Init+0x2ec>)
 8003164:	685b      	ldr	r3, [r3, #4]
 8003166:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	43da      	mvns	r2, r3
 800316c:	693b      	ldr	r3, [r7, #16]
 800316e:	4013      	ands	r3, r2
 8003170:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003172:	683b      	ldr	r3, [r7, #0]
 8003174:	685a      	ldr	r2, [r3, #4]
 8003176:	2380      	movs	r3, #128	@ 0x80
 8003178:	029b      	lsls	r3, r3, #10
 800317a:	4013      	ands	r3, r2
 800317c:	d003      	beq.n	8003186 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 800317e:	693a      	ldr	r2, [r7, #16]
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	4313      	orrs	r3, r2
 8003184:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8003186:	4b19      	ldr	r3, [pc, #100]	@ (80031ec <HAL_GPIO_Init+0x2ec>)
 8003188:	693a      	ldr	r2, [r7, #16]
 800318a:	605a      	str	r2, [r3, #4]

        temp = EXTI->IMR;
 800318c:	4b17      	ldr	r3, [pc, #92]	@ (80031ec <HAL_GPIO_Init+0x2ec>)
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003192:	68fb      	ldr	r3, [r7, #12]
 8003194:	43da      	mvns	r2, r3
 8003196:	693b      	ldr	r3, [r7, #16]
 8003198:	4013      	ands	r3, r2
 800319a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800319c:	683b      	ldr	r3, [r7, #0]
 800319e:	685a      	ldr	r2, [r3, #4]
 80031a0:	2380      	movs	r3, #128	@ 0x80
 80031a2:	025b      	lsls	r3, r3, #9
 80031a4:	4013      	ands	r3, r2
 80031a6:	d003      	beq.n	80031b0 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 80031a8:	693a      	ldr	r2, [r7, #16]
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	4313      	orrs	r3, r2
 80031ae:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80031b0:	4b0e      	ldr	r3, [pc, #56]	@ (80031ec <HAL_GPIO_Init+0x2ec>)
 80031b2:	693a      	ldr	r2, [r7, #16]
 80031b4:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 80031b6:	697b      	ldr	r3, [r7, #20]
 80031b8:	3301      	adds	r3, #1
 80031ba:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80031bc:	683b      	ldr	r3, [r7, #0]
 80031be:	681a      	ldr	r2, [r3, #0]
 80031c0:	697b      	ldr	r3, [r7, #20]
 80031c2:	40da      	lsrs	r2, r3
 80031c4:	1e13      	subs	r3, r2, #0
 80031c6:	d000      	beq.n	80031ca <HAL_GPIO_Init+0x2ca>
 80031c8:	e6a2      	b.n	8002f10 <HAL_GPIO_Init+0x10>
  } 
}
 80031ca:	46c0      	nop			@ (mov r8, r8)
 80031cc:	46c0      	nop			@ (mov r8, r8)
 80031ce:	46bd      	mov	sp, r7
 80031d0:	b006      	add	sp, #24
 80031d2:	bd80      	pop	{r7, pc}
 80031d4:	40021000 	.word	0x40021000
 80031d8:	40010000 	.word	0x40010000
 80031dc:	48000400 	.word	0x48000400
 80031e0:	48000800 	.word	0x48000800
 80031e4:	48000c00 	.word	0x48000c00
 80031e8:	48001000 	.word	0x48001000
 80031ec:	40010400 	.word	0x40010400

080031f0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80031f0:	b580      	push	{r7, lr}
 80031f2:	b084      	sub	sp, #16
 80031f4:	af00      	add	r7, sp, #0
 80031f6:	6078      	str	r0, [r7, #4]
 80031f8:	000a      	movs	r2, r1
 80031fa:	1cbb      	adds	r3, r7, #2
 80031fc:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	691b      	ldr	r3, [r3, #16]
 8003202:	1cba      	adds	r2, r7, #2
 8003204:	8812      	ldrh	r2, [r2, #0]
 8003206:	4013      	ands	r3, r2
 8003208:	d004      	beq.n	8003214 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 800320a:	230f      	movs	r3, #15
 800320c:	18fb      	adds	r3, r7, r3
 800320e:	2201      	movs	r2, #1
 8003210:	701a      	strb	r2, [r3, #0]
 8003212:	e003      	b.n	800321c <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003214:	230f      	movs	r3, #15
 8003216:	18fb      	adds	r3, r7, r3
 8003218:	2200      	movs	r2, #0
 800321a:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 800321c:	230f      	movs	r3, #15
 800321e:	18fb      	adds	r3, r7, r3
 8003220:	781b      	ldrb	r3, [r3, #0]
  }
 8003222:	0018      	movs	r0, r3
 8003224:	46bd      	mov	sp, r7
 8003226:	b004      	add	sp, #16
 8003228:	bd80      	pop	{r7, pc}

0800322a <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800322a:	b580      	push	{r7, lr}
 800322c:	b082      	sub	sp, #8
 800322e:	af00      	add	r7, sp, #0
 8003230:	6078      	str	r0, [r7, #4]
 8003232:	0008      	movs	r0, r1
 8003234:	0011      	movs	r1, r2
 8003236:	1cbb      	adds	r3, r7, #2
 8003238:	1c02      	adds	r2, r0, #0
 800323a:	801a      	strh	r2, [r3, #0]
 800323c:	1c7b      	adds	r3, r7, #1
 800323e:	1c0a      	adds	r2, r1, #0
 8003240:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003242:	1c7b      	adds	r3, r7, #1
 8003244:	781b      	ldrb	r3, [r3, #0]
 8003246:	2b00      	cmp	r3, #0
 8003248:	d004      	beq.n	8003254 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800324a:	1cbb      	adds	r3, r7, #2
 800324c:	881a      	ldrh	r2, [r3, #0]
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003252:	e003      	b.n	800325c <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003254:	1cbb      	adds	r3, r7, #2
 8003256:	881a      	ldrh	r2, [r3, #0]
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800325c:	46c0      	nop			@ (mov r8, r8)
 800325e:	46bd      	mov	sp, r7
 8003260:	b002      	add	sp, #8
 8003262:	bd80      	pop	{r7, pc}

08003264 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003264:	b580      	push	{r7, lr}
 8003266:	b082      	sub	sp, #8
 8003268:	af00      	add	r7, sp, #0
 800326a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	2b00      	cmp	r3, #0
 8003270:	d101      	bne.n	8003276 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003272:	2301      	movs	r3, #1
 8003274:	e08f      	b.n	8003396 <HAL_I2C_Init+0x132>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	2241      	movs	r2, #65	@ 0x41
 800327a:	5c9b      	ldrb	r3, [r3, r2]
 800327c:	b2db      	uxtb	r3, r3
 800327e:	2b00      	cmp	r3, #0
 8003280:	d107      	bne.n	8003292 <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	2240      	movs	r2, #64	@ 0x40
 8003286:	2100      	movs	r1, #0
 8003288:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	0018      	movs	r0, r3
 800328e:	f7ff fb81 	bl	8002994 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	2241      	movs	r2, #65	@ 0x41
 8003296:	2124      	movs	r1, #36	@ 0x24
 8003298:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	681a      	ldr	r2, [r3, #0]
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	2101      	movs	r1, #1
 80032a6:	438a      	bics	r2, r1
 80032a8:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	685a      	ldr	r2, [r3, #4]
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	493b      	ldr	r1, [pc, #236]	@ (80033a0 <HAL_I2C_Init+0x13c>)
 80032b4:	400a      	ands	r2, r1
 80032b6:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	689a      	ldr	r2, [r3, #8]
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	4938      	ldr	r1, [pc, #224]	@ (80033a4 <HAL_I2C_Init+0x140>)
 80032c4:	400a      	ands	r2, r1
 80032c6:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	68db      	ldr	r3, [r3, #12]
 80032cc:	2b01      	cmp	r3, #1
 80032ce:	d108      	bne.n	80032e2 <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	689a      	ldr	r2, [r3, #8]
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	2180      	movs	r1, #128	@ 0x80
 80032da:	0209      	lsls	r1, r1, #8
 80032dc:	430a      	orrs	r2, r1
 80032de:	609a      	str	r2, [r3, #8]
 80032e0:	e007      	b.n	80032f2 <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	689a      	ldr	r2, [r3, #8]
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	2184      	movs	r1, #132	@ 0x84
 80032ec:	0209      	lsls	r1, r1, #8
 80032ee:	430a      	orrs	r2, r1
 80032f0:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	68db      	ldr	r3, [r3, #12]
 80032f6:	2b02      	cmp	r3, #2
 80032f8:	d109      	bne.n	800330e <HAL_I2C_Init+0xaa>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	685a      	ldr	r2, [r3, #4]
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	2180      	movs	r1, #128	@ 0x80
 8003306:	0109      	lsls	r1, r1, #4
 8003308:	430a      	orrs	r2, r1
 800330a:	605a      	str	r2, [r3, #4]
 800330c:	e007      	b.n	800331e <HAL_I2C_Init+0xba>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	685a      	ldr	r2, [r3, #4]
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	4923      	ldr	r1, [pc, #140]	@ (80033a8 <HAL_I2C_Init+0x144>)
 800331a:	400a      	ands	r2, r1
 800331c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	685a      	ldr	r2, [r3, #4]
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	4920      	ldr	r1, [pc, #128]	@ (80033ac <HAL_I2C_Init+0x148>)
 800332a:	430a      	orrs	r2, r1
 800332c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	68da      	ldr	r2, [r3, #12]
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	491a      	ldr	r1, [pc, #104]	@ (80033a4 <HAL_I2C_Init+0x140>)
 800333a:	400a      	ands	r2, r1
 800333c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	691a      	ldr	r2, [r3, #16]
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	695b      	ldr	r3, [r3, #20]
 8003346:	431a      	orrs	r2, r3
 8003348:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	699b      	ldr	r3, [r3, #24]
 800334e:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	430a      	orrs	r2, r1
 8003356:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	69d9      	ldr	r1, [r3, #28]
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	6a1a      	ldr	r2, [r3, #32]
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	430a      	orrs	r2, r1
 8003366:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	681a      	ldr	r2, [r3, #0]
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	2101      	movs	r1, #1
 8003374:	430a      	orrs	r2, r1
 8003376:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	2200      	movs	r2, #0
 800337c:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	2241      	movs	r2, #65	@ 0x41
 8003382:	2120      	movs	r1, #32
 8003384:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	2200      	movs	r2, #0
 800338a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	2242      	movs	r2, #66	@ 0x42
 8003390:	2100      	movs	r1, #0
 8003392:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003394:	2300      	movs	r3, #0
}
 8003396:	0018      	movs	r0, r3
 8003398:	46bd      	mov	sp, r7
 800339a:	b002      	add	sp, #8
 800339c:	bd80      	pop	{r7, pc}
 800339e:	46c0      	nop			@ (mov r8, r8)
 80033a0:	f0ffffff 	.word	0xf0ffffff
 80033a4:	ffff7fff 	.word	0xffff7fff
 80033a8:	fffff7ff 	.word	0xfffff7ff
 80033ac:	02008000 	.word	0x02008000

080033b0 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 80033b0:	b590      	push	{r4, r7, lr}
 80033b2:	b089      	sub	sp, #36	@ 0x24
 80033b4:	af02      	add	r7, sp, #8
 80033b6:	60f8      	str	r0, [r7, #12]
 80033b8:	0008      	movs	r0, r1
 80033ba:	607a      	str	r2, [r7, #4]
 80033bc:	0019      	movs	r1, r3
 80033be:	230a      	movs	r3, #10
 80033c0:	18fb      	adds	r3, r7, r3
 80033c2:	1c02      	adds	r2, r0, #0
 80033c4:	801a      	strh	r2, [r3, #0]
 80033c6:	2308      	movs	r3, #8
 80033c8:	18fb      	adds	r3, r7, r3
 80033ca:	1c0a      	adds	r2, r1, #0
 80033cc:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	2241      	movs	r2, #65	@ 0x41
 80033d2:	5c9b      	ldrb	r3, [r3, r2]
 80033d4:	b2db      	uxtb	r3, r3
 80033d6:	2b20      	cmp	r3, #32
 80033d8:	d000      	beq.n	80033dc <HAL_I2C_Master_Transmit+0x2c>
 80033da:	e10a      	b.n	80035f2 <HAL_I2C_Master_Transmit+0x242>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	2240      	movs	r2, #64	@ 0x40
 80033e0:	5c9b      	ldrb	r3, [r3, r2]
 80033e2:	2b01      	cmp	r3, #1
 80033e4:	d101      	bne.n	80033ea <HAL_I2C_Master_Transmit+0x3a>
 80033e6:	2302      	movs	r3, #2
 80033e8:	e104      	b.n	80035f4 <HAL_I2C_Master_Transmit+0x244>
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	2240      	movs	r2, #64	@ 0x40
 80033ee:	2101      	movs	r1, #1
 80033f0:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80033f2:	f7ff fca3 	bl	8002d3c <HAL_GetTick>
 80033f6:	0003      	movs	r3, r0
 80033f8:	613b      	str	r3, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80033fa:	2380      	movs	r3, #128	@ 0x80
 80033fc:	0219      	lsls	r1, r3, #8
 80033fe:	68f8      	ldr	r0, [r7, #12]
 8003400:	693b      	ldr	r3, [r7, #16]
 8003402:	9300      	str	r3, [sp, #0]
 8003404:	2319      	movs	r3, #25
 8003406:	2201      	movs	r2, #1
 8003408:	f000 fa1a 	bl	8003840 <I2C_WaitOnFlagUntilTimeout>
 800340c:	1e03      	subs	r3, r0, #0
 800340e:	d001      	beq.n	8003414 <HAL_I2C_Master_Transmit+0x64>
    {
      return HAL_ERROR;
 8003410:	2301      	movs	r3, #1
 8003412:	e0ef      	b.n	80035f4 <HAL_I2C_Master_Transmit+0x244>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	2241      	movs	r2, #65	@ 0x41
 8003418:	2121      	movs	r1, #33	@ 0x21
 800341a:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	2242      	movs	r2, #66	@ 0x42
 8003420:	2110      	movs	r1, #16
 8003422:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	2200      	movs	r2, #0
 8003428:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	687a      	ldr	r2, [r7, #4]
 800342e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8003430:	68fb      	ldr	r3, [r7, #12]
 8003432:	2208      	movs	r2, #8
 8003434:	18ba      	adds	r2, r7, r2
 8003436:	8812      	ldrh	r2, [r2, #0]
 8003438:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800343a:	68fb      	ldr	r3, [r7, #12]
 800343c:	2200      	movs	r2, #0
 800343e:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003444:	b29b      	uxth	r3, r3
 8003446:	2bff      	cmp	r3, #255	@ 0xff
 8003448:	d906      	bls.n	8003458 <HAL_I2C_Master_Transmit+0xa8>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800344a:	68fb      	ldr	r3, [r7, #12]
 800344c:	22ff      	movs	r2, #255	@ 0xff
 800344e:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8003450:	2380      	movs	r3, #128	@ 0x80
 8003452:	045b      	lsls	r3, r3, #17
 8003454:	617b      	str	r3, [r7, #20]
 8003456:	e007      	b.n	8003468 <HAL_I2C_Master_Transmit+0xb8>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800345c:	b29a      	uxth	r2, r3
 800345e:	68fb      	ldr	r3, [r7, #12]
 8003460:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8003462:	2380      	movs	r3, #128	@ 0x80
 8003464:	049b      	lsls	r3, r3, #18
 8003466:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800346c:	2b00      	cmp	r3, #0
 800346e:	d027      	beq.n	80034c0 <HAL_I2C_Master_Transmit+0x110>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003474:	781a      	ldrb	r2, [r3, #0]
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003480:	1c5a      	adds	r2, r3, #1
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800348a:	b29b      	uxth	r3, r3
 800348c:	3b01      	subs	r3, #1
 800348e:	b29a      	uxth	r2, r3
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003498:	3b01      	subs	r3, #1
 800349a:	b29a      	uxth	r2, r3
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80034a4:	b2db      	uxtb	r3, r3
 80034a6:	3301      	adds	r3, #1
 80034a8:	b2da      	uxtb	r2, r3
 80034aa:	697c      	ldr	r4, [r7, #20]
 80034ac:	230a      	movs	r3, #10
 80034ae:	18fb      	adds	r3, r7, r3
 80034b0:	8819      	ldrh	r1, [r3, #0]
 80034b2:	68f8      	ldr	r0, [r7, #12]
 80034b4:	4b51      	ldr	r3, [pc, #324]	@ (80035fc <HAL_I2C_Master_Transmit+0x24c>)
 80034b6:	9300      	str	r3, [sp, #0]
 80034b8:	0023      	movs	r3, r4
 80034ba:	f000 fb9b 	bl	8003bf4 <I2C_TransferConfig>
 80034be:	e06f      	b.n	80035a0 <HAL_I2C_Master_Transmit+0x1f0>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80034c4:	b2da      	uxtb	r2, r3
 80034c6:	697c      	ldr	r4, [r7, #20]
 80034c8:	230a      	movs	r3, #10
 80034ca:	18fb      	adds	r3, r7, r3
 80034cc:	8819      	ldrh	r1, [r3, #0]
 80034ce:	68f8      	ldr	r0, [r7, #12]
 80034d0:	4b4a      	ldr	r3, [pc, #296]	@ (80035fc <HAL_I2C_Master_Transmit+0x24c>)
 80034d2:	9300      	str	r3, [sp, #0]
 80034d4:	0023      	movs	r3, r4
 80034d6:	f000 fb8d 	bl	8003bf4 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 80034da:	e061      	b.n	80035a0 <HAL_I2C_Master_Transmit+0x1f0>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80034dc:	693a      	ldr	r2, [r7, #16]
 80034de:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	0018      	movs	r0, r3
 80034e4:	f000 fa04 	bl	80038f0 <I2C_WaitOnTXISFlagUntilTimeout>
 80034e8:	1e03      	subs	r3, r0, #0
 80034ea:	d001      	beq.n	80034f0 <HAL_I2C_Master_Transmit+0x140>
      {
        return HAL_ERROR;
 80034ec:	2301      	movs	r3, #1
 80034ee:	e081      	b.n	80035f4 <HAL_I2C_Master_Transmit+0x244>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034f4:	781a      	ldrb	r2, [r3, #0]
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003500:	1c5a      	adds	r2, r3, #1
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800350a:	b29b      	uxth	r3, r3
 800350c:	3b01      	subs	r3, #1
 800350e:	b29a      	uxth	r2, r3
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003518:	3b01      	subs	r3, #1
 800351a:	b29a      	uxth	r2, r3
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003524:	b29b      	uxth	r3, r3
 8003526:	2b00      	cmp	r3, #0
 8003528:	d03a      	beq.n	80035a0 <HAL_I2C_Master_Transmit+0x1f0>
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800352e:	2b00      	cmp	r3, #0
 8003530:	d136      	bne.n	80035a0 <HAL_I2C_Master_Transmit+0x1f0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003532:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003534:	68f8      	ldr	r0, [r7, #12]
 8003536:	693b      	ldr	r3, [r7, #16]
 8003538:	9300      	str	r3, [sp, #0]
 800353a:	0013      	movs	r3, r2
 800353c:	2200      	movs	r2, #0
 800353e:	2180      	movs	r1, #128	@ 0x80
 8003540:	f000 f97e 	bl	8003840 <I2C_WaitOnFlagUntilTimeout>
 8003544:	1e03      	subs	r3, r0, #0
 8003546:	d001      	beq.n	800354c <HAL_I2C_Master_Transmit+0x19c>
        {
          return HAL_ERROR;
 8003548:	2301      	movs	r3, #1
 800354a:	e053      	b.n	80035f4 <HAL_I2C_Master_Transmit+0x244>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003550:	b29b      	uxth	r3, r3
 8003552:	2bff      	cmp	r3, #255	@ 0xff
 8003554:	d911      	bls.n	800357a <HAL_I2C_Master_Transmit+0x1ca>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003556:	68fb      	ldr	r3, [r7, #12]
 8003558:	22ff      	movs	r2, #255	@ 0xff
 800355a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003560:	b2da      	uxtb	r2, r3
 8003562:	2380      	movs	r3, #128	@ 0x80
 8003564:	045c      	lsls	r4, r3, #17
 8003566:	230a      	movs	r3, #10
 8003568:	18fb      	adds	r3, r7, r3
 800356a:	8819      	ldrh	r1, [r3, #0]
 800356c:	68f8      	ldr	r0, [r7, #12]
 800356e:	2300      	movs	r3, #0
 8003570:	9300      	str	r3, [sp, #0]
 8003572:	0023      	movs	r3, r4
 8003574:	f000 fb3e 	bl	8003bf4 <I2C_TransferConfig>
 8003578:	e012      	b.n	80035a0 <HAL_I2C_Master_Transmit+0x1f0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800357a:	68fb      	ldr	r3, [r7, #12]
 800357c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800357e:	b29a      	uxth	r2, r3
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003588:	b2da      	uxtb	r2, r3
 800358a:	2380      	movs	r3, #128	@ 0x80
 800358c:	049c      	lsls	r4, r3, #18
 800358e:	230a      	movs	r3, #10
 8003590:	18fb      	adds	r3, r7, r3
 8003592:	8819      	ldrh	r1, [r3, #0]
 8003594:	68f8      	ldr	r0, [r7, #12]
 8003596:	2300      	movs	r3, #0
 8003598:	9300      	str	r3, [sp, #0]
 800359a:	0023      	movs	r3, r4
 800359c:	f000 fb2a 	bl	8003bf4 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80035a4:	b29b      	uxth	r3, r3
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d198      	bne.n	80034dc <HAL_I2C_Master_Transmit+0x12c>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80035aa:	693a      	ldr	r2, [r7, #16]
 80035ac:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80035ae:	68fb      	ldr	r3, [r7, #12]
 80035b0:	0018      	movs	r0, r3
 80035b2:	f000 f9e3 	bl	800397c <I2C_WaitOnSTOPFlagUntilTimeout>
 80035b6:	1e03      	subs	r3, r0, #0
 80035b8:	d001      	beq.n	80035be <HAL_I2C_Master_Transmit+0x20e>
    {
      return HAL_ERROR;
 80035ba:	2301      	movs	r3, #1
 80035bc:	e01a      	b.n	80035f4 <HAL_I2C_Master_Transmit+0x244>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80035be:	68fb      	ldr	r3, [r7, #12]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	2220      	movs	r2, #32
 80035c4:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80035c6:	68fb      	ldr	r3, [r7, #12]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	685a      	ldr	r2, [r3, #4]
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	490b      	ldr	r1, [pc, #44]	@ (8003600 <HAL_I2C_Master_Transmit+0x250>)
 80035d2:	400a      	ands	r2, r1
 80035d4:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80035d6:	68fb      	ldr	r3, [r7, #12]
 80035d8:	2241      	movs	r2, #65	@ 0x41
 80035da:	2120      	movs	r1, #32
 80035dc:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	2242      	movs	r2, #66	@ 0x42
 80035e2:	2100      	movs	r1, #0
 80035e4:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	2240      	movs	r2, #64	@ 0x40
 80035ea:	2100      	movs	r1, #0
 80035ec:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80035ee:	2300      	movs	r3, #0
 80035f0:	e000      	b.n	80035f4 <HAL_I2C_Master_Transmit+0x244>
  }
  else
  {
    return HAL_BUSY;
 80035f2:	2302      	movs	r3, #2
  }
}
 80035f4:	0018      	movs	r0, r3
 80035f6:	46bd      	mov	sp, r7
 80035f8:	b007      	add	sp, #28
 80035fa:	bd90      	pop	{r4, r7, pc}
 80035fc:	80002000 	.word	0x80002000
 8003600:	fe00e800 	.word	0xfe00e800

08003604 <HAL_I2C_IsDeviceReady>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials,
                                        uint32_t Timeout)
{
 8003604:	b580      	push	{r7, lr}
 8003606:	b08a      	sub	sp, #40	@ 0x28
 8003608:	af02      	add	r7, sp, #8
 800360a:	60f8      	str	r0, [r7, #12]
 800360c:	607a      	str	r2, [r7, #4]
 800360e:	603b      	str	r3, [r7, #0]
 8003610:	230a      	movs	r3, #10
 8003612:	18fb      	adds	r3, r7, r3
 8003614:	1c0a      	adds	r2, r1, #0
 8003616:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 8003618:	2300      	movs	r3, #0
 800361a:	617b      	str	r3, [r7, #20]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	2241      	movs	r2, #65	@ 0x41
 8003620:	5c9b      	ldrb	r3, [r3, r2]
 8003622:	b2db      	uxtb	r3, r3
 8003624:	2b20      	cmp	r3, #32
 8003626:	d000      	beq.n	800362a <HAL_I2C_IsDeviceReady+0x26>
 8003628:	e0df      	b.n	80037ea <HAL_I2C_IsDeviceReady+0x1e6>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	699a      	ldr	r2, [r3, #24]
 8003630:	2380      	movs	r3, #128	@ 0x80
 8003632:	021b      	lsls	r3, r3, #8
 8003634:	401a      	ands	r2, r3
 8003636:	2380      	movs	r3, #128	@ 0x80
 8003638:	021b      	lsls	r3, r3, #8
 800363a:	429a      	cmp	r2, r3
 800363c:	d101      	bne.n	8003642 <HAL_I2C_IsDeviceReady+0x3e>
    {
      return HAL_BUSY;
 800363e:	2302      	movs	r3, #2
 8003640:	e0d4      	b.n	80037ec <HAL_I2C_IsDeviceReady+0x1e8>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	2240      	movs	r2, #64	@ 0x40
 8003646:	5c9b      	ldrb	r3, [r3, r2]
 8003648:	2b01      	cmp	r3, #1
 800364a:	d101      	bne.n	8003650 <HAL_I2C_IsDeviceReady+0x4c>
 800364c:	2302      	movs	r3, #2
 800364e:	e0cd      	b.n	80037ec <HAL_I2C_IsDeviceReady+0x1e8>
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	2240      	movs	r2, #64	@ 0x40
 8003654:	2101      	movs	r1, #1
 8003656:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	2241      	movs	r2, #65	@ 0x41
 800365c:	2124      	movs	r1, #36	@ 0x24
 800365e:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	2200      	movs	r2, #0
 8003664:	645a      	str	r2, [r3, #68]	@ 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 8003666:	68fb      	ldr	r3, [r7, #12]
 8003668:	68db      	ldr	r3, [r3, #12]
 800366a:	2b01      	cmp	r3, #1
 800366c:	d107      	bne.n	800367e <HAL_I2C_IsDeviceReady+0x7a>
 800366e:	230a      	movs	r3, #10
 8003670:	18fb      	adds	r3, r7, r3
 8003672:	881b      	ldrh	r3, [r3, #0]
 8003674:	059b      	lsls	r3, r3, #22
 8003676:	0d9b      	lsrs	r3, r3, #22
 8003678:	4a5e      	ldr	r2, [pc, #376]	@ (80037f4 <HAL_I2C_IsDeviceReady+0x1f0>)
 800367a:	431a      	orrs	r2, r3
 800367c:	e006      	b.n	800368c <HAL_I2C_IsDeviceReady+0x88>
 800367e:	230a      	movs	r3, #10
 8003680:	18fb      	adds	r3, r7, r3
 8003682:	881b      	ldrh	r3, [r3, #0]
 8003684:	059b      	lsls	r3, r3, #22
 8003686:	0d9b      	lsrs	r3, r3, #22
 8003688:	4a5b      	ldr	r2, [pc, #364]	@ (80037f8 <HAL_I2C_IsDeviceReady+0x1f4>)
 800368a:	431a      	orrs	r2, r3
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	605a      	str	r2, [r3, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 8003692:	f7ff fb53 	bl	8002d3c <HAL_GetTick>
 8003696:	0003      	movs	r3, r0
 8003698:	61bb      	str	r3, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	699b      	ldr	r3, [r3, #24]
 80036a0:	2220      	movs	r2, #32
 80036a2:	4013      	ands	r3, r2
 80036a4:	3b20      	subs	r3, #32
 80036a6:	425a      	negs	r2, r3
 80036a8:	4153      	adcs	r3, r2
 80036aa:	b2da      	uxtb	r2, r3
 80036ac:	231f      	movs	r3, #31
 80036ae:	18fb      	adds	r3, r7, r3
 80036b0:	701a      	strb	r2, [r3, #0]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80036b2:	68fb      	ldr	r3, [r7, #12]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	699b      	ldr	r3, [r3, #24]
 80036b8:	2210      	movs	r2, #16
 80036ba:	4013      	ands	r3, r2
 80036bc:	3b10      	subs	r3, #16
 80036be:	425a      	negs	r2, r3
 80036c0:	4153      	adcs	r3, r2
 80036c2:	b2da      	uxtb	r2, r3
 80036c4:	231e      	movs	r3, #30
 80036c6:	18fb      	adds	r3, r7, r3
 80036c8:	701a      	strb	r2, [r3, #0]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 80036ca:	e035      	b.n	8003738 <HAL_I2C_IsDeviceReady+0x134>
      {
        if (Timeout != HAL_MAX_DELAY)
 80036cc:	683b      	ldr	r3, [r7, #0]
 80036ce:	3301      	adds	r3, #1
 80036d0:	d01a      	beq.n	8003708 <HAL_I2C_IsDeviceReady+0x104>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80036d2:	f7ff fb33 	bl	8002d3c <HAL_GetTick>
 80036d6:	0002      	movs	r2, r0
 80036d8:	69bb      	ldr	r3, [r7, #24]
 80036da:	1ad3      	subs	r3, r2, r3
 80036dc:	683a      	ldr	r2, [r7, #0]
 80036de:	429a      	cmp	r2, r3
 80036e0:	d302      	bcc.n	80036e8 <HAL_I2C_IsDeviceReady+0xe4>
 80036e2:	683b      	ldr	r3, [r7, #0]
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	d10f      	bne.n	8003708 <HAL_I2C_IsDeviceReady+0x104>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	2241      	movs	r2, #65	@ 0x41
 80036ec:	2120      	movs	r1, #32
 80036ee:	5499      	strb	r1, [r3, r2]

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80036f4:	2220      	movs	r2, #32
 80036f6:	431a      	orrs	r2, r3
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	645a      	str	r2, [r3, #68]	@ 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	2240      	movs	r2, #64	@ 0x40
 8003700:	2100      	movs	r1, #0
 8003702:	5499      	strb	r1, [r3, r2]

            return HAL_ERROR;
 8003704:	2301      	movs	r3, #1
 8003706:	e071      	b.n	80037ec <HAL_I2C_IsDeviceReady+0x1e8>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	699b      	ldr	r3, [r3, #24]
 800370e:	2220      	movs	r2, #32
 8003710:	4013      	ands	r3, r2
 8003712:	3b20      	subs	r3, #32
 8003714:	425a      	negs	r2, r3
 8003716:	4153      	adcs	r3, r2
 8003718:	b2da      	uxtb	r2, r3
 800371a:	231f      	movs	r3, #31
 800371c:	18fb      	adds	r3, r7, r3
 800371e:	701a      	strb	r2, [r3, #0]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	699b      	ldr	r3, [r3, #24]
 8003726:	2210      	movs	r2, #16
 8003728:	4013      	ands	r3, r2
 800372a:	3b10      	subs	r3, #16
 800372c:	425a      	negs	r2, r3
 800372e:	4153      	adcs	r3, r2
 8003730:	b2da      	uxtb	r2, r3
 8003732:	231e      	movs	r3, #30
 8003734:	18fb      	adds	r3, r7, r3
 8003736:	701a      	strb	r2, [r3, #0]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 8003738:	231f      	movs	r3, #31
 800373a:	18fb      	adds	r3, r7, r3
 800373c:	781b      	ldrb	r3, [r3, #0]
 800373e:	2b00      	cmp	r3, #0
 8003740:	d104      	bne.n	800374c <HAL_I2C_IsDeviceReady+0x148>
 8003742:	231e      	movs	r3, #30
 8003744:	18fb      	adds	r3, r7, r3
 8003746:	781b      	ldrb	r3, [r3, #0]
 8003748:	2b00      	cmp	r3, #0
 800374a:	d0bf      	beq.n	80036cc <HAL_I2C_IsDeviceReady+0xc8>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	699b      	ldr	r3, [r3, #24]
 8003752:	2210      	movs	r2, #16
 8003754:	4013      	ands	r3, r2
 8003756:	2b10      	cmp	r3, #16
 8003758:	d01a      	beq.n	8003790 <HAL_I2C_IsDeviceReady+0x18c>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 800375a:	683a      	ldr	r2, [r7, #0]
 800375c:	68f8      	ldr	r0, [r7, #12]
 800375e:	69bb      	ldr	r3, [r7, #24]
 8003760:	9300      	str	r3, [sp, #0]
 8003762:	0013      	movs	r3, r2
 8003764:	2200      	movs	r2, #0
 8003766:	2120      	movs	r1, #32
 8003768:	f000 f86a 	bl	8003840 <I2C_WaitOnFlagUntilTimeout>
 800376c:	1e03      	subs	r3, r0, #0
 800376e:	d001      	beq.n	8003774 <HAL_I2C_IsDeviceReady+0x170>
        {
          return HAL_ERROR;
 8003770:	2301      	movs	r3, #1
 8003772:	e03b      	b.n	80037ec <HAL_I2C_IsDeviceReady+0x1e8>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	2220      	movs	r2, #32
 800377a:	61da      	str	r2, [r3, #28]

        /* Device is ready */
        hi2c->State = HAL_I2C_STATE_READY;
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	2241      	movs	r2, #65	@ 0x41
 8003780:	2120      	movs	r1, #32
 8003782:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	2240      	movs	r2, #64	@ 0x40
 8003788:	2100      	movs	r1, #0
 800378a:	5499      	strb	r1, [r3, r2]

        return HAL_OK;
 800378c:	2300      	movs	r3, #0
 800378e:	e02d      	b.n	80037ec <HAL_I2C_IsDeviceReady+0x1e8>
      }
      else
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8003790:	683a      	ldr	r2, [r7, #0]
 8003792:	68f8      	ldr	r0, [r7, #12]
 8003794:	69bb      	ldr	r3, [r7, #24]
 8003796:	9300      	str	r3, [sp, #0]
 8003798:	0013      	movs	r3, r2
 800379a:	2200      	movs	r2, #0
 800379c:	2120      	movs	r1, #32
 800379e:	f000 f84f 	bl	8003840 <I2C_WaitOnFlagUntilTimeout>
 80037a2:	1e03      	subs	r3, r0, #0
 80037a4:	d001      	beq.n	80037aa <HAL_I2C_IsDeviceReady+0x1a6>
        {
          return HAL_ERROR;
 80037a6:	2301      	movs	r3, #1
 80037a8:	e020      	b.n	80037ec <HAL_I2C_IsDeviceReady+0x1e8>
        }

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80037aa:	68fb      	ldr	r3, [r7, #12]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	2210      	movs	r2, #16
 80037b0:	61da      	str	r2, [r3, #28]

        /* Clear STOP Flag, auto generated with autoend*/
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80037b2:	68fb      	ldr	r3, [r7, #12]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	2220      	movs	r2, #32
 80037b8:	61da      	str	r2, [r3, #28]
      }

      /* Increment Trials */
      I2C_Trials++;
 80037ba:	697b      	ldr	r3, [r7, #20]
 80037bc:	3301      	adds	r3, #1
 80037be:	617b      	str	r3, [r7, #20]
    } while (I2C_Trials < Trials);
 80037c0:	697b      	ldr	r3, [r7, #20]
 80037c2:	687a      	ldr	r2, [r7, #4]
 80037c4:	429a      	cmp	r2, r3
 80037c6:	d900      	bls.n	80037ca <HAL_I2C_IsDeviceReady+0x1c6>
 80037c8:	e74d      	b.n	8003666 <HAL_I2C_IsDeviceReady+0x62>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	2241      	movs	r2, #65	@ 0x41
 80037ce:	2120      	movs	r1, #32
 80037d0:	5499      	strb	r1, [r3, r2]

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80037d6:	2220      	movs	r2, #32
 80037d8:	431a      	orrs	r2, r3
 80037da:	68fb      	ldr	r3, [r7, #12]
 80037dc:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80037de:	68fb      	ldr	r3, [r7, #12]
 80037e0:	2240      	movs	r2, #64	@ 0x40
 80037e2:	2100      	movs	r1, #0
 80037e4:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 80037e6:	2301      	movs	r3, #1
 80037e8:	e000      	b.n	80037ec <HAL_I2C_IsDeviceReady+0x1e8>
  }
  else
  {
    return HAL_BUSY;
 80037ea:	2302      	movs	r3, #2
  }
}
 80037ec:	0018      	movs	r0, r3
 80037ee:	46bd      	mov	sp, r7
 80037f0:	b008      	add	sp, #32
 80037f2:	bd80      	pop	{r7, pc}
 80037f4:	02002000 	.word	0x02002000
 80037f8:	02002800 	.word	0x02002800

080037fc <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80037fc:	b580      	push	{r7, lr}
 80037fe:	b082      	sub	sp, #8
 8003800:	af00      	add	r7, sp, #0
 8003802:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	699b      	ldr	r3, [r3, #24]
 800380a:	2202      	movs	r2, #2
 800380c:	4013      	ands	r3, r2
 800380e:	2b02      	cmp	r3, #2
 8003810:	d103      	bne.n	800381a <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	2200      	movs	r2, #0
 8003818:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	699b      	ldr	r3, [r3, #24]
 8003820:	2201      	movs	r2, #1
 8003822:	4013      	ands	r3, r2
 8003824:	2b01      	cmp	r3, #1
 8003826:	d007      	beq.n	8003838 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	699a      	ldr	r2, [r3, #24]
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	2101      	movs	r1, #1
 8003834:	430a      	orrs	r2, r1
 8003836:	619a      	str	r2, [r3, #24]
  }
}
 8003838:	46c0      	nop			@ (mov r8, r8)
 800383a:	46bd      	mov	sp, r7
 800383c:	b002      	add	sp, #8
 800383e:	bd80      	pop	{r7, pc}

08003840 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8003840:	b580      	push	{r7, lr}
 8003842:	b084      	sub	sp, #16
 8003844:	af00      	add	r7, sp, #0
 8003846:	60f8      	str	r0, [r7, #12]
 8003848:	60b9      	str	r1, [r7, #8]
 800384a:	603b      	str	r3, [r7, #0]
 800384c:	1dfb      	adds	r3, r7, #7
 800384e:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003850:	e03a      	b.n	80038c8 <I2C_WaitOnFlagUntilTimeout+0x88>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003852:	69ba      	ldr	r2, [r7, #24]
 8003854:	6839      	ldr	r1, [r7, #0]
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	0018      	movs	r0, r3
 800385a:	f000 f8d3 	bl	8003a04 <I2C_IsErrorOccurred>
 800385e:	1e03      	subs	r3, r0, #0
 8003860:	d001      	beq.n	8003866 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8003862:	2301      	movs	r3, #1
 8003864:	e040      	b.n	80038e8 <I2C_WaitOnFlagUntilTimeout+0xa8>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003866:	683b      	ldr	r3, [r7, #0]
 8003868:	3301      	adds	r3, #1
 800386a:	d02d      	beq.n	80038c8 <I2C_WaitOnFlagUntilTimeout+0x88>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800386c:	f7ff fa66 	bl	8002d3c <HAL_GetTick>
 8003870:	0002      	movs	r2, r0
 8003872:	69bb      	ldr	r3, [r7, #24]
 8003874:	1ad3      	subs	r3, r2, r3
 8003876:	683a      	ldr	r2, [r7, #0]
 8003878:	429a      	cmp	r2, r3
 800387a:	d302      	bcc.n	8003882 <I2C_WaitOnFlagUntilTimeout+0x42>
 800387c:	683b      	ldr	r3, [r7, #0]
 800387e:	2b00      	cmp	r3, #0
 8003880:	d122      	bne.n	80038c8 <I2C_WaitOnFlagUntilTimeout+0x88>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	699b      	ldr	r3, [r3, #24]
 8003888:	68ba      	ldr	r2, [r7, #8]
 800388a:	4013      	ands	r3, r2
 800388c:	68ba      	ldr	r2, [r7, #8]
 800388e:	1ad3      	subs	r3, r2, r3
 8003890:	425a      	negs	r2, r3
 8003892:	4153      	adcs	r3, r2
 8003894:	b2db      	uxtb	r3, r3
 8003896:	001a      	movs	r2, r3
 8003898:	1dfb      	adds	r3, r7, #7
 800389a:	781b      	ldrb	r3, [r3, #0]
 800389c:	429a      	cmp	r2, r3
 800389e:	d113      	bne.n	80038c8 <I2C_WaitOnFlagUntilTimeout+0x88>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80038a4:	2220      	movs	r2, #32
 80038a6:	431a      	orrs	r2, r3
 80038a8:	68fb      	ldr	r3, [r7, #12]
 80038aa:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80038ac:	68fb      	ldr	r3, [r7, #12]
 80038ae:	2241      	movs	r2, #65	@ 0x41
 80038b0:	2120      	movs	r1, #32
 80038b2:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	2242      	movs	r2, #66	@ 0x42
 80038b8:	2100      	movs	r1, #0
 80038ba:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	2240      	movs	r2, #64	@ 0x40
 80038c0:	2100      	movs	r1, #0
 80038c2:	5499      	strb	r1, [r3, r2]
          return HAL_ERROR;
 80038c4:	2301      	movs	r3, #1
 80038c6:	e00f      	b.n	80038e8 <I2C_WaitOnFlagUntilTimeout+0xa8>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	699b      	ldr	r3, [r3, #24]
 80038ce:	68ba      	ldr	r2, [r7, #8]
 80038d0:	4013      	ands	r3, r2
 80038d2:	68ba      	ldr	r2, [r7, #8]
 80038d4:	1ad3      	subs	r3, r2, r3
 80038d6:	425a      	negs	r2, r3
 80038d8:	4153      	adcs	r3, r2
 80038da:	b2db      	uxtb	r3, r3
 80038dc:	001a      	movs	r2, r3
 80038de:	1dfb      	adds	r3, r7, #7
 80038e0:	781b      	ldrb	r3, [r3, #0]
 80038e2:	429a      	cmp	r2, r3
 80038e4:	d0b5      	beq.n	8003852 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80038e6:	2300      	movs	r3, #0
}
 80038e8:	0018      	movs	r0, r3
 80038ea:	46bd      	mov	sp, r7
 80038ec:	b004      	add	sp, #16
 80038ee:	bd80      	pop	{r7, pc}

080038f0 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80038f0:	b580      	push	{r7, lr}
 80038f2:	b084      	sub	sp, #16
 80038f4:	af00      	add	r7, sp, #0
 80038f6:	60f8      	str	r0, [r7, #12]
 80038f8:	60b9      	str	r1, [r7, #8]
 80038fa:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80038fc:	e032      	b.n	8003964 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80038fe:	687a      	ldr	r2, [r7, #4]
 8003900:	68b9      	ldr	r1, [r7, #8]
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	0018      	movs	r0, r3
 8003906:	f000 f87d 	bl	8003a04 <I2C_IsErrorOccurred>
 800390a:	1e03      	subs	r3, r0, #0
 800390c:	d001      	beq.n	8003912 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800390e:	2301      	movs	r3, #1
 8003910:	e030      	b.n	8003974 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003912:	68bb      	ldr	r3, [r7, #8]
 8003914:	3301      	adds	r3, #1
 8003916:	d025      	beq.n	8003964 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003918:	f7ff fa10 	bl	8002d3c <HAL_GetTick>
 800391c:	0002      	movs	r2, r0
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	1ad3      	subs	r3, r2, r3
 8003922:	68ba      	ldr	r2, [r7, #8]
 8003924:	429a      	cmp	r2, r3
 8003926:	d302      	bcc.n	800392e <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 8003928:	68bb      	ldr	r3, [r7, #8]
 800392a:	2b00      	cmp	r3, #0
 800392c:	d11a      	bne.n	8003964 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	699b      	ldr	r3, [r3, #24]
 8003934:	2202      	movs	r2, #2
 8003936:	4013      	ands	r3, r2
 8003938:	2b02      	cmp	r3, #2
 800393a:	d013      	beq.n	8003964 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003940:	2220      	movs	r2, #32
 8003942:	431a      	orrs	r2, r3
 8003944:	68fb      	ldr	r3, [r7, #12]
 8003946:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	2241      	movs	r2, #65	@ 0x41
 800394c:	2120      	movs	r1, #32
 800394e:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	2242      	movs	r2, #66	@ 0x42
 8003954:	2100      	movs	r1, #0
 8003956:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	2240      	movs	r2, #64	@ 0x40
 800395c:	2100      	movs	r1, #0
 800395e:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8003960:	2301      	movs	r3, #1
 8003962:	e007      	b.n	8003974 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	699b      	ldr	r3, [r3, #24]
 800396a:	2202      	movs	r2, #2
 800396c:	4013      	ands	r3, r2
 800396e:	2b02      	cmp	r3, #2
 8003970:	d1c5      	bne.n	80038fe <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003972:	2300      	movs	r3, #0
}
 8003974:	0018      	movs	r0, r3
 8003976:	46bd      	mov	sp, r7
 8003978:	b004      	add	sp, #16
 800397a:	bd80      	pop	{r7, pc}

0800397c <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800397c:	b580      	push	{r7, lr}
 800397e:	b084      	sub	sp, #16
 8003980:	af00      	add	r7, sp, #0
 8003982:	60f8      	str	r0, [r7, #12]
 8003984:	60b9      	str	r1, [r7, #8]
 8003986:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003988:	e02f      	b.n	80039ea <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800398a:	687a      	ldr	r2, [r7, #4]
 800398c:	68b9      	ldr	r1, [r7, #8]
 800398e:	68fb      	ldr	r3, [r7, #12]
 8003990:	0018      	movs	r0, r3
 8003992:	f000 f837 	bl	8003a04 <I2C_IsErrorOccurred>
 8003996:	1e03      	subs	r3, r0, #0
 8003998:	d001      	beq.n	800399e <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800399a:	2301      	movs	r3, #1
 800399c:	e02d      	b.n	80039fa <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800399e:	f7ff f9cd 	bl	8002d3c <HAL_GetTick>
 80039a2:	0002      	movs	r2, r0
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	1ad3      	subs	r3, r2, r3
 80039a8:	68ba      	ldr	r2, [r7, #8]
 80039aa:	429a      	cmp	r2, r3
 80039ac:	d302      	bcc.n	80039b4 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80039ae:	68bb      	ldr	r3, [r7, #8]
 80039b0:	2b00      	cmp	r3, #0
 80039b2:	d11a      	bne.n	80039ea <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	699b      	ldr	r3, [r3, #24]
 80039ba:	2220      	movs	r2, #32
 80039bc:	4013      	ands	r3, r2
 80039be:	2b20      	cmp	r3, #32
 80039c0:	d013      	beq.n	80039ea <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80039c6:	2220      	movs	r2, #32
 80039c8:	431a      	orrs	r2, r3
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	2241      	movs	r2, #65	@ 0x41
 80039d2:	2120      	movs	r1, #32
 80039d4:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80039d6:	68fb      	ldr	r3, [r7, #12]
 80039d8:	2242      	movs	r2, #66	@ 0x42
 80039da:	2100      	movs	r1, #0
 80039dc:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	2240      	movs	r2, #64	@ 0x40
 80039e2:	2100      	movs	r1, #0
 80039e4:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 80039e6:	2301      	movs	r3, #1
 80039e8:	e007      	b.n	80039fa <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	699b      	ldr	r3, [r3, #24]
 80039f0:	2220      	movs	r2, #32
 80039f2:	4013      	ands	r3, r2
 80039f4:	2b20      	cmp	r3, #32
 80039f6:	d1c8      	bne.n	800398a <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80039f8:	2300      	movs	r3, #0
}
 80039fa:	0018      	movs	r0, r3
 80039fc:	46bd      	mov	sp, r7
 80039fe:	b004      	add	sp, #16
 8003a00:	bd80      	pop	{r7, pc}
	...

08003a04 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003a04:	b580      	push	{r7, lr}
 8003a06:	b08a      	sub	sp, #40	@ 0x28
 8003a08:	af00      	add	r7, sp, #0
 8003a0a:	60f8      	str	r0, [r7, #12]
 8003a0c:	60b9      	str	r1, [r7, #8]
 8003a0e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003a10:	2327      	movs	r3, #39	@ 0x27
 8003a12:	18fb      	adds	r3, r7, r3
 8003a14:	2200      	movs	r2, #0
 8003a16:	701a      	strb	r2, [r3, #0]
  uint32_t itflag   = hi2c->Instance->ISR;
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	699b      	ldr	r3, [r3, #24]
 8003a1e:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8003a20:	2300      	movs	r3, #0
 8003a22:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8003a28:	69bb      	ldr	r3, [r7, #24]
 8003a2a:	2210      	movs	r2, #16
 8003a2c:	4013      	ands	r3, r2
 8003a2e:	d100      	bne.n	8003a32 <I2C_IsErrorOccurred+0x2e>
 8003a30:	e079      	b.n	8003b26 <I2C_IsErrorOccurred+0x122>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	2210      	movs	r2, #16
 8003a38:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003a3a:	e057      	b.n	8003aec <I2C_IsErrorOccurred+0xe8>
 8003a3c:	2227      	movs	r2, #39	@ 0x27
 8003a3e:	18bb      	adds	r3, r7, r2
 8003a40:	18ba      	adds	r2, r7, r2
 8003a42:	7812      	ldrb	r2, [r2, #0]
 8003a44:	701a      	strb	r2, [r3, #0]
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8003a46:	68bb      	ldr	r3, [r7, #8]
 8003a48:	3301      	adds	r3, #1
 8003a4a:	d04f      	beq.n	8003aec <I2C_IsErrorOccurred+0xe8>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003a4c:	f7ff f976 	bl	8002d3c <HAL_GetTick>
 8003a50:	0002      	movs	r2, r0
 8003a52:	69fb      	ldr	r3, [r7, #28]
 8003a54:	1ad3      	subs	r3, r2, r3
 8003a56:	68ba      	ldr	r2, [r7, #8]
 8003a58:	429a      	cmp	r2, r3
 8003a5a:	d302      	bcc.n	8003a62 <I2C_IsErrorOccurred+0x5e>
 8003a5c:	68bb      	ldr	r3, [r7, #8]
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	d144      	bne.n	8003aec <I2C_IsErrorOccurred+0xe8>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8003a62:	68fb      	ldr	r3, [r7, #12]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	685a      	ldr	r2, [r3, #4]
 8003a68:	2380      	movs	r3, #128	@ 0x80
 8003a6a:	01db      	lsls	r3, r3, #7
 8003a6c:	4013      	ands	r3, r2
 8003a6e:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8003a70:	2013      	movs	r0, #19
 8003a72:	183b      	adds	r3, r7, r0
 8003a74:	68fa      	ldr	r2, [r7, #12]
 8003a76:	2142      	movs	r1, #66	@ 0x42
 8003a78:	5c52      	ldrb	r2, [r2, r1]
 8003a7a:	701a      	strb	r2, [r3, #0]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	699a      	ldr	r2, [r3, #24]
 8003a82:	2380      	movs	r3, #128	@ 0x80
 8003a84:	021b      	lsls	r3, r3, #8
 8003a86:	401a      	ands	r2, r3
 8003a88:	2380      	movs	r3, #128	@ 0x80
 8003a8a:	021b      	lsls	r3, r3, #8
 8003a8c:	429a      	cmp	r2, r3
 8003a8e:	d126      	bne.n	8003ade <I2C_IsErrorOccurred+0xda>
 8003a90:	697a      	ldr	r2, [r7, #20]
 8003a92:	2380      	movs	r3, #128	@ 0x80
 8003a94:	01db      	lsls	r3, r3, #7
 8003a96:	429a      	cmp	r2, r3
 8003a98:	d021      	beq.n	8003ade <I2C_IsErrorOccurred+0xda>
              (tmp1 != I2C_CR2_STOP) && \
 8003a9a:	183b      	adds	r3, r7, r0
 8003a9c:	781b      	ldrb	r3, [r3, #0]
 8003a9e:	2b20      	cmp	r3, #32
 8003aa0:	d01d      	beq.n	8003ade <I2C_IsErrorOccurred+0xda>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8003aa2:	68fb      	ldr	r3, [r7, #12]
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	685a      	ldr	r2, [r3, #4]
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	2180      	movs	r1, #128	@ 0x80
 8003aae:	01c9      	lsls	r1, r1, #7
 8003ab0:	430a      	orrs	r2, r1
 8003ab2:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8003ab4:	f7ff f942 	bl	8002d3c <HAL_GetTick>
 8003ab8:	0003      	movs	r3, r0
 8003aba:	61fb      	str	r3, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003abc:	e00f      	b.n	8003ade <I2C_IsErrorOccurred+0xda>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8003abe:	f7ff f93d 	bl	8002d3c <HAL_GetTick>
 8003ac2:	0002      	movs	r2, r0
 8003ac4:	69fb      	ldr	r3, [r7, #28]
 8003ac6:	1ad3      	subs	r3, r2, r3
 8003ac8:	2b19      	cmp	r3, #25
 8003aca:	d908      	bls.n	8003ade <I2C_IsErrorOccurred+0xda>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8003acc:	6a3b      	ldr	r3, [r7, #32]
 8003ace:	2220      	movs	r2, #32
 8003ad0:	4313      	orrs	r3, r2
 8003ad2:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8003ad4:	2327      	movs	r3, #39	@ 0x27
 8003ad6:	18fb      	adds	r3, r7, r3
 8003ad8:	2201      	movs	r2, #1
 8003ada:	701a      	strb	r2, [r3, #0]

              break;
 8003adc:	e006      	b.n	8003aec <I2C_IsErrorOccurred+0xe8>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003ade:	68fb      	ldr	r3, [r7, #12]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	699b      	ldr	r3, [r3, #24]
 8003ae4:	2220      	movs	r2, #32
 8003ae6:	4013      	ands	r3, r2
 8003ae8:	2b20      	cmp	r3, #32
 8003aea:	d1e8      	bne.n	8003abe <I2C_IsErrorOccurred+0xba>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	699b      	ldr	r3, [r3, #24]
 8003af2:	2220      	movs	r2, #32
 8003af4:	4013      	ands	r3, r2
 8003af6:	2b20      	cmp	r3, #32
 8003af8:	d004      	beq.n	8003b04 <I2C_IsErrorOccurred+0x100>
 8003afa:	2327      	movs	r3, #39	@ 0x27
 8003afc:	18fb      	adds	r3, r7, r3
 8003afe:	781b      	ldrb	r3, [r3, #0]
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	d09b      	beq.n	8003a3c <I2C_IsErrorOccurred+0x38>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8003b04:	2327      	movs	r3, #39	@ 0x27
 8003b06:	18fb      	adds	r3, r7, r3
 8003b08:	781b      	ldrb	r3, [r3, #0]
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d103      	bne.n	8003b16 <I2C_IsErrorOccurred+0x112>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003b0e:	68fb      	ldr	r3, [r7, #12]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	2220      	movs	r2, #32
 8003b14:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8003b16:	6a3b      	ldr	r3, [r7, #32]
 8003b18:	2204      	movs	r2, #4
 8003b1a:	4313      	orrs	r3, r2
 8003b1c:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8003b1e:	2327      	movs	r3, #39	@ 0x27
 8003b20:	18fb      	adds	r3, r7, r3
 8003b22:	2201      	movs	r2, #1
 8003b24:	701a      	strb	r2, [r3, #0]
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8003b26:	68fb      	ldr	r3, [r7, #12]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	699b      	ldr	r3, [r3, #24]
 8003b2c:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8003b2e:	69ba      	ldr	r2, [r7, #24]
 8003b30:	2380      	movs	r3, #128	@ 0x80
 8003b32:	005b      	lsls	r3, r3, #1
 8003b34:	4013      	ands	r3, r2
 8003b36:	d00c      	beq.n	8003b52 <I2C_IsErrorOccurred+0x14e>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8003b38:	6a3b      	ldr	r3, [r7, #32]
 8003b3a:	2201      	movs	r2, #1
 8003b3c:	4313      	orrs	r3, r2
 8003b3e:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	2280      	movs	r2, #128	@ 0x80
 8003b46:	0052      	lsls	r2, r2, #1
 8003b48:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003b4a:	2327      	movs	r3, #39	@ 0x27
 8003b4c:	18fb      	adds	r3, r7, r3
 8003b4e:	2201      	movs	r2, #1
 8003b50:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8003b52:	69ba      	ldr	r2, [r7, #24]
 8003b54:	2380      	movs	r3, #128	@ 0x80
 8003b56:	00db      	lsls	r3, r3, #3
 8003b58:	4013      	ands	r3, r2
 8003b5a:	d00c      	beq.n	8003b76 <I2C_IsErrorOccurred+0x172>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8003b5c:	6a3b      	ldr	r3, [r7, #32]
 8003b5e:	2208      	movs	r2, #8
 8003b60:	4313      	orrs	r3, r2
 8003b62:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	2280      	movs	r2, #128	@ 0x80
 8003b6a:	00d2      	lsls	r2, r2, #3
 8003b6c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003b6e:	2327      	movs	r3, #39	@ 0x27
 8003b70:	18fb      	adds	r3, r7, r3
 8003b72:	2201      	movs	r2, #1
 8003b74:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8003b76:	69ba      	ldr	r2, [r7, #24]
 8003b78:	2380      	movs	r3, #128	@ 0x80
 8003b7a:	009b      	lsls	r3, r3, #2
 8003b7c:	4013      	ands	r3, r2
 8003b7e:	d00c      	beq.n	8003b9a <I2C_IsErrorOccurred+0x196>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8003b80:	6a3b      	ldr	r3, [r7, #32]
 8003b82:	2202      	movs	r2, #2
 8003b84:	4313      	orrs	r3, r2
 8003b86:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	2280      	movs	r2, #128	@ 0x80
 8003b8e:	0092      	lsls	r2, r2, #2
 8003b90:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003b92:	2327      	movs	r3, #39	@ 0x27
 8003b94:	18fb      	adds	r3, r7, r3
 8003b96:	2201      	movs	r2, #1
 8003b98:	701a      	strb	r2, [r3, #0]
  }

  if (status != HAL_OK)
 8003b9a:	2327      	movs	r3, #39	@ 0x27
 8003b9c:	18fb      	adds	r3, r7, r3
 8003b9e:	781b      	ldrb	r3, [r3, #0]
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	d01d      	beq.n	8003be0 <I2C_IsErrorOccurred+0x1dc>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	0018      	movs	r0, r3
 8003ba8:	f7ff fe28 	bl	80037fc <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	685a      	ldr	r2, [r3, #4]
 8003bb2:	68fb      	ldr	r3, [r7, #12]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	490e      	ldr	r1, [pc, #56]	@ (8003bf0 <I2C_IsErrorOccurred+0x1ec>)
 8003bb8:	400a      	ands	r2, r1
 8003bba:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= error_code;
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003bc0:	6a3b      	ldr	r3, [r7, #32]
 8003bc2:	431a      	orrs	r2, r3
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	2241      	movs	r2, #65	@ 0x41
 8003bcc:	2120      	movs	r1, #32
 8003bce:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	2242      	movs	r2, #66	@ 0x42
 8003bd4:	2100      	movs	r1, #0
 8003bd6:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	2240      	movs	r2, #64	@ 0x40
 8003bdc:	2100      	movs	r1, #0
 8003bde:	5499      	strb	r1, [r3, r2]
  }

  return status;
 8003be0:	2327      	movs	r3, #39	@ 0x27
 8003be2:	18fb      	adds	r3, r7, r3
 8003be4:	781b      	ldrb	r3, [r3, #0]
}
 8003be6:	0018      	movs	r0, r3
 8003be8:	46bd      	mov	sp, r7
 8003bea:	b00a      	add	sp, #40	@ 0x28
 8003bec:	bd80      	pop	{r7, pc}
 8003bee:	46c0      	nop			@ (mov r8, r8)
 8003bf0:	fe00e800 	.word	0xfe00e800

08003bf4 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8003bf4:	b590      	push	{r4, r7, lr}
 8003bf6:	b087      	sub	sp, #28
 8003bf8:	af00      	add	r7, sp, #0
 8003bfa:	60f8      	str	r0, [r7, #12]
 8003bfc:	0008      	movs	r0, r1
 8003bfe:	0011      	movs	r1, r2
 8003c00:	607b      	str	r3, [r7, #4]
 8003c02:	240a      	movs	r4, #10
 8003c04:	193b      	adds	r3, r7, r4
 8003c06:	1c02      	adds	r2, r0, #0
 8003c08:	801a      	strh	r2, [r3, #0]
 8003c0a:	2009      	movs	r0, #9
 8003c0c:	183b      	adds	r3, r7, r0
 8003c0e:	1c0a      	adds	r2, r1, #0
 8003c10:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003c12:	193b      	adds	r3, r7, r4
 8003c14:	881b      	ldrh	r3, [r3, #0]
 8003c16:	059b      	lsls	r3, r3, #22
 8003c18:	0d9a      	lsrs	r2, r3, #22
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003c1a:	183b      	adds	r3, r7, r0
 8003c1c:	781b      	ldrb	r3, [r3, #0]
 8003c1e:	0419      	lsls	r1, r3, #16
 8003c20:	23ff      	movs	r3, #255	@ 0xff
 8003c22:	041b      	lsls	r3, r3, #16
 8003c24:	400b      	ands	r3, r1
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003c26:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003c2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003c2e:	4313      	orrs	r3, r2
 8003c30:	005b      	lsls	r3, r3, #1
 8003c32:	085b      	lsrs	r3, r3, #1
 8003c34:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	685b      	ldr	r3, [r3, #4]
 8003c3c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003c3e:	0d51      	lsrs	r1, r2, #21
 8003c40:	2280      	movs	r2, #128	@ 0x80
 8003c42:	00d2      	lsls	r2, r2, #3
 8003c44:	400a      	ands	r2, r1
 8003c46:	4907      	ldr	r1, [pc, #28]	@ (8003c64 <I2C_TransferConfig+0x70>)
 8003c48:	430a      	orrs	r2, r1
 8003c4a:	43d2      	mvns	r2, r2
 8003c4c:	401a      	ands	r2, r3
 8003c4e:	0011      	movs	r1, r2
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	697a      	ldr	r2, [r7, #20]
 8003c56:	430a      	orrs	r2, r1
 8003c58:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8003c5a:	46c0      	nop			@ (mov r8, r8)
 8003c5c:	46bd      	mov	sp, r7
 8003c5e:	b007      	add	sp, #28
 8003c60:	bd90      	pop	{r4, r7, pc}
 8003c62:	46c0      	nop			@ (mov r8, r8)
 8003c64:	03ff63ff 	.word	0x03ff63ff

08003c68 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003c68:	b580      	push	{r7, lr}
 8003c6a:	b082      	sub	sp, #8
 8003c6c:	af00      	add	r7, sp, #0
 8003c6e:	6078      	str	r0, [r7, #4]
 8003c70:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	2241      	movs	r2, #65	@ 0x41
 8003c76:	5c9b      	ldrb	r3, [r3, r2]
 8003c78:	b2db      	uxtb	r3, r3
 8003c7a:	2b20      	cmp	r3, #32
 8003c7c:	d138      	bne.n	8003cf0 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	2240      	movs	r2, #64	@ 0x40
 8003c82:	5c9b      	ldrb	r3, [r3, r2]
 8003c84:	2b01      	cmp	r3, #1
 8003c86:	d101      	bne.n	8003c8c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003c88:	2302      	movs	r3, #2
 8003c8a:	e032      	b.n	8003cf2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	2240      	movs	r2, #64	@ 0x40
 8003c90:	2101      	movs	r1, #1
 8003c92:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	2241      	movs	r2, #65	@ 0x41
 8003c98:	2124      	movs	r1, #36	@ 0x24
 8003c9a:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	681a      	ldr	r2, [r3, #0]
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	2101      	movs	r1, #1
 8003ca8:	438a      	bics	r2, r1
 8003caa:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	681a      	ldr	r2, [r3, #0]
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	4911      	ldr	r1, [pc, #68]	@ (8003cfc <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8003cb8:	400a      	ands	r2, r1
 8003cba:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	6819      	ldr	r1, [r3, #0]
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	683a      	ldr	r2, [r7, #0]
 8003cc8:	430a      	orrs	r2, r1
 8003cca:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	681a      	ldr	r2, [r3, #0]
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	2101      	movs	r1, #1
 8003cd8:	430a      	orrs	r2, r1
 8003cda:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	2241      	movs	r2, #65	@ 0x41
 8003ce0:	2120      	movs	r1, #32
 8003ce2:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	2240      	movs	r2, #64	@ 0x40
 8003ce8:	2100      	movs	r1, #0
 8003cea:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8003cec:	2300      	movs	r3, #0
 8003cee:	e000      	b.n	8003cf2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003cf0:	2302      	movs	r3, #2
  }
}
 8003cf2:	0018      	movs	r0, r3
 8003cf4:	46bd      	mov	sp, r7
 8003cf6:	b002      	add	sp, #8
 8003cf8:	bd80      	pop	{r7, pc}
 8003cfa:	46c0      	nop			@ (mov r8, r8)
 8003cfc:	ffffefff 	.word	0xffffefff

08003d00 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003d00:	b580      	push	{r7, lr}
 8003d02:	b084      	sub	sp, #16
 8003d04:	af00      	add	r7, sp, #0
 8003d06:	6078      	str	r0, [r7, #4]
 8003d08:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	2241      	movs	r2, #65	@ 0x41
 8003d0e:	5c9b      	ldrb	r3, [r3, r2]
 8003d10:	b2db      	uxtb	r3, r3
 8003d12:	2b20      	cmp	r3, #32
 8003d14:	d139      	bne.n	8003d8a <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	2240      	movs	r2, #64	@ 0x40
 8003d1a:	5c9b      	ldrb	r3, [r3, r2]
 8003d1c:	2b01      	cmp	r3, #1
 8003d1e:	d101      	bne.n	8003d24 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8003d20:	2302      	movs	r3, #2
 8003d22:	e033      	b.n	8003d8c <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	2240      	movs	r2, #64	@ 0x40
 8003d28:	2101      	movs	r1, #1
 8003d2a:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	2241      	movs	r2, #65	@ 0x41
 8003d30:	2124      	movs	r1, #36	@ 0x24
 8003d32:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	681a      	ldr	r2, [r3, #0]
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	2101      	movs	r1, #1
 8003d40:	438a      	bics	r2, r1
 8003d42:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003d4c:	68fb      	ldr	r3, [r7, #12]
 8003d4e:	4a11      	ldr	r2, [pc, #68]	@ (8003d94 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8003d50:	4013      	ands	r3, r2
 8003d52:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8003d54:	683b      	ldr	r3, [r7, #0]
 8003d56:	021b      	lsls	r3, r3, #8
 8003d58:	68fa      	ldr	r2, [r7, #12]
 8003d5a:	4313      	orrs	r3, r2
 8003d5c:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	68fa      	ldr	r2, [r7, #12]
 8003d64:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	681a      	ldr	r2, [r3, #0]
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	2101      	movs	r1, #1
 8003d72:	430a      	orrs	r2, r1
 8003d74:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	2241      	movs	r2, #65	@ 0x41
 8003d7a:	2120      	movs	r1, #32
 8003d7c:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	2240      	movs	r2, #64	@ 0x40
 8003d82:	2100      	movs	r1, #0
 8003d84:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8003d86:	2300      	movs	r3, #0
 8003d88:	e000      	b.n	8003d8c <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003d8a:	2302      	movs	r3, #2
  }
}
 8003d8c:	0018      	movs	r0, r3
 8003d8e:	46bd      	mov	sp, r7
 8003d90:	b004      	add	sp, #16
 8003d92:	bd80      	pop	{r7, pc}
 8003d94:	fffff0ff 	.word	0xfffff0ff

08003d98 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003d98:	b580      	push	{r7, lr}
 8003d9a:	b088      	sub	sp, #32
 8003d9c:	af00      	add	r7, sp, #0
 8003d9e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d102      	bne.n	8003dac <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8003da6:	2301      	movs	r3, #1
 8003da8:	f000 fb76 	bl	8004498 <HAL_RCC_OscConfig+0x700>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	2201      	movs	r2, #1
 8003db2:	4013      	ands	r3, r2
 8003db4:	d100      	bne.n	8003db8 <HAL_RCC_OscConfig+0x20>
 8003db6:	e08e      	b.n	8003ed6 <HAL_RCC_OscConfig+0x13e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8003db8:	4bc5      	ldr	r3, [pc, #788]	@ (80040d0 <HAL_RCC_OscConfig+0x338>)
 8003dba:	685b      	ldr	r3, [r3, #4]
 8003dbc:	220c      	movs	r2, #12
 8003dbe:	4013      	ands	r3, r2
 8003dc0:	2b04      	cmp	r3, #4
 8003dc2:	d00e      	beq.n	8003de2 <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003dc4:	4bc2      	ldr	r3, [pc, #776]	@ (80040d0 <HAL_RCC_OscConfig+0x338>)
 8003dc6:	685b      	ldr	r3, [r3, #4]
 8003dc8:	220c      	movs	r2, #12
 8003dca:	4013      	ands	r3, r2
 8003dcc:	2b08      	cmp	r3, #8
 8003dce:	d117      	bne.n	8003e00 <HAL_RCC_OscConfig+0x68>
 8003dd0:	4bbf      	ldr	r3, [pc, #764]	@ (80040d0 <HAL_RCC_OscConfig+0x338>)
 8003dd2:	685a      	ldr	r2, [r3, #4]
 8003dd4:	23c0      	movs	r3, #192	@ 0xc0
 8003dd6:	025b      	lsls	r3, r3, #9
 8003dd8:	401a      	ands	r2, r3
 8003dda:	2380      	movs	r3, #128	@ 0x80
 8003ddc:	025b      	lsls	r3, r3, #9
 8003dde:	429a      	cmp	r2, r3
 8003de0:	d10e      	bne.n	8003e00 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003de2:	4bbb      	ldr	r3, [pc, #748]	@ (80040d0 <HAL_RCC_OscConfig+0x338>)
 8003de4:	681a      	ldr	r2, [r3, #0]
 8003de6:	2380      	movs	r3, #128	@ 0x80
 8003de8:	029b      	lsls	r3, r3, #10
 8003dea:	4013      	ands	r3, r2
 8003dec:	d100      	bne.n	8003df0 <HAL_RCC_OscConfig+0x58>
 8003dee:	e071      	b.n	8003ed4 <HAL_RCC_OscConfig+0x13c>
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	685b      	ldr	r3, [r3, #4]
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	d000      	beq.n	8003dfa <HAL_RCC_OscConfig+0x62>
 8003df8:	e06c      	b.n	8003ed4 <HAL_RCC_OscConfig+0x13c>
      {
        return HAL_ERROR;
 8003dfa:	2301      	movs	r3, #1
 8003dfc:	f000 fb4c 	bl	8004498 <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	685b      	ldr	r3, [r3, #4]
 8003e04:	2b01      	cmp	r3, #1
 8003e06:	d107      	bne.n	8003e18 <HAL_RCC_OscConfig+0x80>
 8003e08:	4bb1      	ldr	r3, [pc, #708]	@ (80040d0 <HAL_RCC_OscConfig+0x338>)
 8003e0a:	681a      	ldr	r2, [r3, #0]
 8003e0c:	4bb0      	ldr	r3, [pc, #704]	@ (80040d0 <HAL_RCC_OscConfig+0x338>)
 8003e0e:	2180      	movs	r1, #128	@ 0x80
 8003e10:	0249      	lsls	r1, r1, #9
 8003e12:	430a      	orrs	r2, r1
 8003e14:	601a      	str	r2, [r3, #0]
 8003e16:	e02f      	b.n	8003e78 <HAL_RCC_OscConfig+0xe0>
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	685b      	ldr	r3, [r3, #4]
 8003e1c:	2b00      	cmp	r3, #0
 8003e1e:	d10c      	bne.n	8003e3a <HAL_RCC_OscConfig+0xa2>
 8003e20:	4bab      	ldr	r3, [pc, #684]	@ (80040d0 <HAL_RCC_OscConfig+0x338>)
 8003e22:	681a      	ldr	r2, [r3, #0]
 8003e24:	4baa      	ldr	r3, [pc, #680]	@ (80040d0 <HAL_RCC_OscConfig+0x338>)
 8003e26:	49ab      	ldr	r1, [pc, #684]	@ (80040d4 <HAL_RCC_OscConfig+0x33c>)
 8003e28:	400a      	ands	r2, r1
 8003e2a:	601a      	str	r2, [r3, #0]
 8003e2c:	4ba8      	ldr	r3, [pc, #672]	@ (80040d0 <HAL_RCC_OscConfig+0x338>)
 8003e2e:	681a      	ldr	r2, [r3, #0]
 8003e30:	4ba7      	ldr	r3, [pc, #668]	@ (80040d0 <HAL_RCC_OscConfig+0x338>)
 8003e32:	49a9      	ldr	r1, [pc, #676]	@ (80040d8 <HAL_RCC_OscConfig+0x340>)
 8003e34:	400a      	ands	r2, r1
 8003e36:	601a      	str	r2, [r3, #0]
 8003e38:	e01e      	b.n	8003e78 <HAL_RCC_OscConfig+0xe0>
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	685b      	ldr	r3, [r3, #4]
 8003e3e:	2b05      	cmp	r3, #5
 8003e40:	d10e      	bne.n	8003e60 <HAL_RCC_OscConfig+0xc8>
 8003e42:	4ba3      	ldr	r3, [pc, #652]	@ (80040d0 <HAL_RCC_OscConfig+0x338>)
 8003e44:	681a      	ldr	r2, [r3, #0]
 8003e46:	4ba2      	ldr	r3, [pc, #648]	@ (80040d0 <HAL_RCC_OscConfig+0x338>)
 8003e48:	2180      	movs	r1, #128	@ 0x80
 8003e4a:	02c9      	lsls	r1, r1, #11
 8003e4c:	430a      	orrs	r2, r1
 8003e4e:	601a      	str	r2, [r3, #0]
 8003e50:	4b9f      	ldr	r3, [pc, #636]	@ (80040d0 <HAL_RCC_OscConfig+0x338>)
 8003e52:	681a      	ldr	r2, [r3, #0]
 8003e54:	4b9e      	ldr	r3, [pc, #632]	@ (80040d0 <HAL_RCC_OscConfig+0x338>)
 8003e56:	2180      	movs	r1, #128	@ 0x80
 8003e58:	0249      	lsls	r1, r1, #9
 8003e5a:	430a      	orrs	r2, r1
 8003e5c:	601a      	str	r2, [r3, #0]
 8003e5e:	e00b      	b.n	8003e78 <HAL_RCC_OscConfig+0xe0>
 8003e60:	4b9b      	ldr	r3, [pc, #620]	@ (80040d0 <HAL_RCC_OscConfig+0x338>)
 8003e62:	681a      	ldr	r2, [r3, #0]
 8003e64:	4b9a      	ldr	r3, [pc, #616]	@ (80040d0 <HAL_RCC_OscConfig+0x338>)
 8003e66:	499b      	ldr	r1, [pc, #620]	@ (80040d4 <HAL_RCC_OscConfig+0x33c>)
 8003e68:	400a      	ands	r2, r1
 8003e6a:	601a      	str	r2, [r3, #0]
 8003e6c:	4b98      	ldr	r3, [pc, #608]	@ (80040d0 <HAL_RCC_OscConfig+0x338>)
 8003e6e:	681a      	ldr	r2, [r3, #0]
 8003e70:	4b97      	ldr	r3, [pc, #604]	@ (80040d0 <HAL_RCC_OscConfig+0x338>)
 8003e72:	4999      	ldr	r1, [pc, #612]	@ (80040d8 <HAL_RCC_OscConfig+0x340>)
 8003e74:	400a      	ands	r2, r1
 8003e76:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	685b      	ldr	r3, [r3, #4]
 8003e7c:	2b00      	cmp	r3, #0
 8003e7e:	d014      	beq.n	8003eaa <HAL_RCC_OscConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e80:	f7fe ff5c 	bl	8002d3c <HAL_GetTick>
 8003e84:	0003      	movs	r3, r0
 8003e86:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003e88:	e008      	b.n	8003e9c <HAL_RCC_OscConfig+0x104>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003e8a:	f7fe ff57 	bl	8002d3c <HAL_GetTick>
 8003e8e:	0002      	movs	r2, r0
 8003e90:	69bb      	ldr	r3, [r7, #24]
 8003e92:	1ad3      	subs	r3, r2, r3
 8003e94:	2b64      	cmp	r3, #100	@ 0x64
 8003e96:	d901      	bls.n	8003e9c <HAL_RCC_OscConfig+0x104>
          {
            return HAL_TIMEOUT;
 8003e98:	2303      	movs	r3, #3
 8003e9a:	e2fd      	b.n	8004498 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003e9c:	4b8c      	ldr	r3, [pc, #560]	@ (80040d0 <HAL_RCC_OscConfig+0x338>)
 8003e9e:	681a      	ldr	r2, [r3, #0]
 8003ea0:	2380      	movs	r3, #128	@ 0x80
 8003ea2:	029b      	lsls	r3, r3, #10
 8003ea4:	4013      	ands	r3, r2
 8003ea6:	d0f0      	beq.n	8003e8a <HAL_RCC_OscConfig+0xf2>
 8003ea8:	e015      	b.n	8003ed6 <HAL_RCC_OscConfig+0x13e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003eaa:	f7fe ff47 	bl	8002d3c <HAL_GetTick>
 8003eae:	0003      	movs	r3, r0
 8003eb0:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003eb2:	e008      	b.n	8003ec6 <HAL_RCC_OscConfig+0x12e>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003eb4:	f7fe ff42 	bl	8002d3c <HAL_GetTick>
 8003eb8:	0002      	movs	r2, r0
 8003eba:	69bb      	ldr	r3, [r7, #24]
 8003ebc:	1ad3      	subs	r3, r2, r3
 8003ebe:	2b64      	cmp	r3, #100	@ 0x64
 8003ec0:	d901      	bls.n	8003ec6 <HAL_RCC_OscConfig+0x12e>
          {
            return HAL_TIMEOUT;
 8003ec2:	2303      	movs	r3, #3
 8003ec4:	e2e8      	b.n	8004498 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003ec6:	4b82      	ldr	r3, [pc, #520]	@ (80040d0 <HAL_RCC_OscConfig+0x338>)
 8003ec8:	681a      	ldr	r2, [r3, #0]
 8003eca:	2380      	movs	r3, #128	@ 0x80
 8003ecc:	029b      	lsls	r3, r3, #10
 8003ece:	4013      	ands	r3, r2
 8003ed0:	d1f0      	bne.n	8003eb4 <HAL_RCC_OscConfig+0x11c>
 8003ed2:	e000      	b.n	8003ed6 <HAL_RCC_OscConfig+0x13e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003ed4:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	2202      	movs	r2, #2
 8003edc:	4013      	ands	r3, r2
 8003ede:	d100      	bne.n	8003ee2 <HAL_RCC_OscConfig+0x14a>
 8003ee0:	e06c      	b.n	8003fbc <HAL_RCC_OscConfig+0x224>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8003ee2:	4b7b      	ldr	r3, [pc, #492]	@ (80040d0 <HAL_RCC_OscConfig+0x338>)
 8003ee4:	685b      	ldr	r3, [r3, #4]
 8003ee6:	220c      	movs	r2, #12
 8003ee8:	4013      	ands	r3, r2
 8003eea:	d00e      	beq.n	8003f0a <HAL_RCC_OscConfig+0x172>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8003eec:	4b78      	ldr	r3, [pc, #480]	@ (80040d0 <HAL_RCC_OscConfig+0x338>)
 8003eee:	685b      	ldr	r3, [r3, #4]
 8003ef0:	220c      	movs	r2, #12
 8003ef2:	4013      	ands	r3, r2
 8003ef4:	2b08      	cmp	r3, #8
 8003ef6:	d11f      	bne.n	8003f38 <HAL_RCC_OscConfig+0x1a0>
 8003ef8:	4b75      	ldr	r3, [pc, #468]	@ (80040d0 <HAL_RCC_OscConfig+0x338>)
 8003efa:	685a      	ldr	r2, [r3, #4]
 8003efc:	23c0      	movs	r3, #192	@ 0xc0
 8003efe:	025b      	lsls	r3, r3, #9
 8003f00:	401a      	ands	r2, r3
 8003f02:	2380      	movs	r3, #128	@ 0x80
 8003f04:	021b      	lsls	r3, r3, #8
 8003f06:	429a      	cmp	r2, r3
 8003f08:	d116      	bne.n	8003f38 <HAL_RCC_OscConfig+0x1a0>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003f0a:	4b71      	ldr	r3, [pc, #452]	@ (80040d0 <HAL_RCC_OscConfig+0x338>)
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	2202      	movs	r2, #2
 8003f10:	4013      	ands	r3, r2
 8003f12:	d005      	beq.n	8003f20 <HAL_RCC_OscConfig+0x188>
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	68db      	ldr	r3, [r3, #12]
 8003f18:	2b01      	cmp	r3, #1
 8003f1a:	d001      	beq.n	8003f20 <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 8003f1c:	2301      	movs	r3, #1
 8003f1e:	e2bb      	b.n	8004498 <HAL_RCC_OscConfig+0x700>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003f20:	4b6b      	ldr	r3, [pc, #428]	@ (80040d0 <HAL_RCC_OscConfig+0x338>)
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	22f8      	movs	r2, #248	@ 0xf8
 8003f26:	4393      	bics	r3, r2
 8003f28:	0019      	movs	r1, r3
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	691b      	ldr	r3, [r3, #16]
 8003f2e:	00da      	lsls	r2, r3, #3
 8003f30:	4b67      	ldr	r3, [pc, #412]	@ (80040d0 <HAL_RCC_OscConfig+0x338>)
 8003f32:	430a      	orrs	r2, r1
 8003f34:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003f36:	e041      	b.n	8003fbc <HAL_RCC_OscConfig+0x224>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	68db      	ldr	r3, [r3, #12]
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	d024      	beq.n	8003f8a <HAL_RCC_OscConfig+0x1f2>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003f40:	4b63      	ldr	r3, [pc, #396]	@ (80040d0 <HAL_RCC_OscConfig+0x338>)
 8003f42:	681a      	ldr	r2, [r3, #0]
 8003f44:	4b62      	ldr	r3, [pc, #392]	@ (80040d0 <HAL_RCC_OscConfig+0x338>)
 8003f46:	2101      	movs	r1, #1
 8003f48:	430a      	orrs	r2, r1
 8003f4a:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f4c:	f7fe fef6 	bl	8002d3c <HAL_GetTick>
 8003f50:	0003      	movs	r3, r0
 8003f52:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003f54:	e008      	b.n	8003f68 <HAL_RCC_OscConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003f56:	f7fe fef1 	bl	8002d3c <HAL_GetTick>
 8003f5a:	0002      	movs	r2, r0
 8003f5c:	69bb      	ldr	r3, [r7, #24]
 8003f5e:	1ad3      	subs	r3, r2, r3
 8003f60:	2b02      	cmp	r3, #2
 8003f62:	d901      	bls.n	8003f68 <HAL_RCC_OscConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8003f64:	2303      	movs	r3, #3
 8003f66:	e297      	b.n	8004498 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003f68:	4b59      	ldr	r3, [pc, #356]	@ (80040d0 <HAL_RCC_OscConfig+0x338>)
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	2202      	movs	r2, #2
 8003f6e:	4013      	ands	r3, r2
 8003f70:	d0f1      	beq.n	8003f56 <HAL_RCC_OscConfig+0x1be>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003f72:	4b57      	ldr	r3, [pc, #348]	@ (80040d0 <HAL_RCC_OscConfig+0x338>)
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	22f8      	movs	r2, #248	@ 0xf8
 8003f78:	4393      	bics	r3, r2
 8003f7a:	0019      	movs	r1, r3
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	691b      	ldr	r3, [r3, #16]
 8003f80:	00da      	lsls	r2, r3, #3
 8003f82:	4b53      	ldr	r3, [pc, #332]	@ (80040d0 <HAL_RCC_OscConfig+0x338>)
 8003f84:	430a      	orrs	r2, r1
 8003f86:	601a      	str	r2, [r3, #0]
 8003f88:	e018      	b.n	8003fbc <HAL_RCC_OscConfig+0x224>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003f8a:	4b51      	ldr	r3, [pc, #324]	@ (80040d0 <HAL_RCC_OscConfig+0x338>)
 8003f8c:	681a      	ldr	r2, [r3, #0]
 8003f8e:	4b50      	ldr	r3, [pc, #320]	@ (80040d0 <HAL_RCC_OscConfig+0x338>)
 8003f90:	2101      	movs	r1, #1
 8003f92:	438a      	bics	r2, r1
 8003f94:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f96:	f7fe fed1 	bl	8002d3c <HAL_GetTick>
 8003f9a:	0003      	movs	r3, r0
 8003f9c:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003f9e:	e008      	b.n	8003fb2 <HAL_RCC_OscConfig+0x21a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003fa0:	f7fe fecc 	bl	8002d3c <HAL_GetTick>
 8003fa4:	0002      	movs	r2, r0
 8003fa6:	69bb      	ldr	r3, [r7, #24]
 8003fa8:	1ad3      	subs	r3, r2, r3
 8003faa:	2b02      	cmp	r3, #2
 8003fac:	d901      	bls.n	8003fb2 <HAL_RCC_OscConfig+0x21a>
          {
            return HAL_TIMEOUT;
 8003fae:	2303      	movs	r3, #3
 8003fb0:	e272      	b.n	8004498 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003fb2:	4b47      	ldr	r3, [pc, #284]	@ (80040d0 <HAL_RCC_OscConfig+0x338>)
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	2202      	movs	r2, #2
 8003fb8:	4013      	ands	r3, r2
 8003fba:	d1f1      	bne.n	8003fa0 <HAL_RCC_OscConfig+0x208>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	2208      	movs	r2, #8
 8003fc2:	4013      	ands	r3, r2
 8003fc4:	d036      	beq.n	8004034 <HAL_RCC_OscConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	69db      	ldr	r3, [r3, #28]
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	d019      	beq.n	8004002 <HAL_RCC_OscConfig+0x26a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003fce:	4b40      	ldr	r3, [pc, #256]	@ (80040d0 <HAL_RCC_OscConfig+0x338>)
 8003fd0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003fd2:	4b3f      	ldr	r3, [pc, #252]	@ (80040d0 <HAL_RCC_OscConfig+0x338>)
 8003fd4:	2101      	movs	r1, #1
 8003fd6:	430a      	orrs	r2, r1
 8003fd8:	625a      	str	r2, [r3, #36]	@ 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003fda:	f7fe feaf 	bl	8002d3c <HAL_GetTick>
 8003fde:	0003      	movs	r3, r0
 8003fe0:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003fe2:	e008      	b.n	8003ff6 <HAL_RCC_OscConfig+0x25e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003fe4:	f7fe feaa 	bl	8002d3c <HAL_GetTick>
 8003fe8:	0002      	movs	r2, r0
 8003fea:	69bb      	ldr	r3, [r7, #24]
 8003fec:	1ad3      	subs	r3, r2, r3
 8003fee:	2b02      	cmp	r3, #2
 8003ff0:	d901      	bls.n	8003ff6 <HAL_RCC_OscConfig+0x25e>
        {
          return HAL_TIMEOUT;
 8003ff2:	2303      	movs	r3, #3
 8003ff4:	e250      	b.n	8004498 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003ff6:	4b36      	ldr	r3, [pc, #216]	@ (80040d0 <HAL_RCC_OscConfig+0x338>)
 8003ff8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ffa:	2202      	movs	r2, #2
 8003ffc:	4013      	ands	r3, r2
 8003ffe:	d0f1      	beq.n	8003fe4 <HAL_RCC_OscConfig+0x24c>
 8004000:	e018      	b.n	8004034 <HAL_RCC_OscConfig+0x29c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004002:	4b33      	ldr	r3, [pc, #204]	@ (80040d0 <HAL_RCC_OscConfig+0x338>)
 8004004:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004006:	4b32      	ldr	r3, [pc, #200]	@ (80040d0 <HAL_RCC_OscConfig+0x338>)
 8004008:	2101      	movs	r1, #1
 800400a:	438a      	bics	r2, r1
 800400c:	625a      	str	r2, [r3, #36]	@ 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800400e:	f7fe fe95 	bl	8002d3c <HAL_GetTick>
 8004012:	0003      	movs	r3, r0
 8004014:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004016:	e008      	b.n	800402a <HAL_RCC_OscConfig+0x292>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004018:	f7fe fe90 	bl	8002d3c <HAL_GetTick>
 800401c:	0002      	movs	r2, r0
 800401e:	69bb      	ldr	r3, [r7, #24]
 8004020:	1ad3      	subs	r3, r2, r3
 8004022:	2b02      	cmp	r3, #2
 8004024:	d901      	bls.n	800402a <HAL_RCC_OscConfig+0x292>
        {
          return HAL_TIMEOUT;
 8004026:	2303      	movs	r3, #3
 8004028:	e236      	b.n	8004498 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800402a:	4b29      	ldr	r3, [pc, #164]	@ (80040d0 <HAL_RCC_OscConfig+0x338>)
 800402c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800402e:	2202      	movs	r2, #2
 8004030:	4013      	ands	r3, r2
 8004032:	d1f1      	bne.n	8004018 <HAL_RCC_OscConfig+0x280>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	2204      	movs	r2, #4
 800403a:	4013      	ands	r3, r2
 800403c:	d100      	bne.n	8004040 <HAL_RCC_OscConfig+0x2a8>
 800403e:	e0b5      	b.n	80041ac <HAL_RCC_OscConfig+0x414>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004040:	201f      	movs	r0, #31
 8004042:	183b      	adds	r3, r7, r0
 8004044:	2200      	movs	r2, #0
 8004046:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004048:	4b21      	ldr	r3, [pc, #132]	@ (80040d0 <HAL_RCC_OscConfig+0x338>)
 800404a:	69da      	ldr	r2, [r3, #28]
 800404c:	2380      	movs	r3, #128	@ 0x80
 800404e:	055b      	lsls	r3, r3, #21
 8004050:	4013      	ands	r3, r2
 8004052:	d110      	bne.n	8004076 <HAL_RCC_OscConfig+0x2de>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004054:	4b1e      	ldr	r3, [pc, #120]	@ (80040d0 <HAL_RCC_OscConfig+0x338>)
 8004056:	69da      	ldr	r2, [r3, #28]
 8004058:	4b1d      	ldr	r3, [pc, #116]	@ (80040d0 <HAL_RCC_OscConfig+0x338>)
 800405a:	2180      	movs	r1, #128	@ 0x80
 800405c:	0549      	lsls	r1, r1, #21
 800405e:	430a      	orrs	r2, r1
 8004060:	61da      	str	r2, [r3, #28]
 8004062:	4b1b      	ldr	r3, [pc, #108]	@ (80040d0 <HAL_RCC_OscConfig+0x338>)
 8004064:	69da      	ldr	r2, [r3, #28]
 8004066:	2380      	movs	r3, #128	@ 0x80
 8004068:	055b      	lsls	r3, r3, #21
 800406a:	4013      	ands	r3, r2
 800406c:	60fb      	str	r3, [r7, #12]
 800406e:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8004070:	183b      	adds	r3, r7, r0
 8004072:	2201      	movs	r2, #1
 8004074:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004076:	4b19      	ldr	r3, [pc, #100]	@ (80040dc <HAL_RCC_OscConfig+0x344>)
 8004078:	681a      	ldr	r2, [r3, #0]
 800407a:	2380      	movs	r3, #128	@ 0x80
 800407c:	005b      	lsls	r3, r3, #1
 800407e:	4013      	ands	r3, r2
 8004080:	d11a      	bne.n	80040b8 <HAL_RCC_OscConfig+0x320>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004082:	4b16      	ldr	r3, [pc, #88]	@ (80040dc <HAL_RCC_OscConfig+0x344>)
 8004084:	681a      	ldr	r2, [r3, #0]
 8004086:	4b15      	ldr	r3, [pc, #84]	@ (80040dc <HAL_RCC_OscConfig+0x344>)
 8004088:	2180      	movs	r1, #128	@ 0x80
 800408a:	0049      	lsls	r1, r1, #1
 800408c:	430a      	orrs	r2, r1
 800408e:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004090:	f7fe fe54 	bl	8002d3c <HAL_GetTick>
 8004094:	0003      	movs	r3, r0
 8004096:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004098:	e008      	b.n	80040ac <HAL_RCC_OscConfig+0x314>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800409a:	f7fe fe4f 	bl	8002d3c <HAL_GetTick>
 800409e:	0002      	movs	r2, r0
 80040a0:	69bb      	ldr	r3, [r7, #24]
 80040a2:	1ad3      	subs	r3, r2, r3
 80040a4:	2b64      	cmp	r3, #100	@ 0x64
 80040a6:	d901      	bls.n	80040ac <HAL_RCC_OscConfig+0x314>
        {
          return HAL_TIMEOUT;
 80040a8:	2303      	movs	r3, #3
 80040aa:	e1f5      	b.n	8004498 <HAL_RCC_OscConfig+0x700>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80040ac:	4b0b      	ldr	r3, [pc, #44]	@ (80040dc <HAL_RCC_OscConfig+0x344>)
 80040ae:	681a      	ldr	r2, [r3, #0]
 80040b0:	2380      	movs	r3, #128	@ 0x80
 80040b2:	005b      	lsls	r3, r3, #1
 80040b4:	4013      	ands	r3, r2
 80040b6:	d0f0      	beq.n	800409a <HAL_RCC_OscConfig+0x302>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	689b      	ldr	r3, [r3, #8]
 80040bc:	2b01      	cmp	r3, #1
 80040be:	d10f      	bne.n	80040e0 <HAL_RCC_OscConfig+0x348>
 80040c0:	4b03      	ldr	r3, [pc, #12]	@ (80040d0 <HAL_RCC_OscConfig+0x338>)
 80040c2:	6a1a      	ldr	r2, [r3, #32]
 80040c4:	4b02      	ldr	r3, [pc, #8]	@ (80040d0 <HAL_RCC_OscConfig+0x338>)
 80040c6:	2101      	movs	r1, #1
 80040c8:	430a      	orrs	r2, r1
 80040ca:	621a      	str	r2, [r3, #32]
 80040cc:	e036      	b.n	800413c <HAL_RCC_OscConfig+0x3a4>
 80040ce:	46c0      	nop			@ (mov r8, r8)
 80040d0:	40021000 	.word	0x40021000
 80040d4:	fffeffff 	.word	0xfffeffff
 80040d8:	fffbffff 	.word	0xfffbffff
 80040dc:	40007000 	.word	0x40007000
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	689b      	ldr	r3, [r3, #8]
 80040e4:	2b00      	cmp	r3, #0
 80040e6:	d10c      	bne.n	8004102 <HAL_RCC_OscConfig+0x36a>
 80040e8:	4bca      	ldr	r3, [pc, #808]	@ (8004414 <HAL_RCC_OscConfig+0x67c>)
 80040ea:	6a1a      	ldr	r2, [r3, #32]
 80040ec:	4bc9      	ldr	r3, [pc, #804]	@ (8004414 <HAL_RCC_OscConfig+0x67c>)
 80040ee:	2101      	movs	r1, #1
 80040f0:	438a      	bics	r2, r1
 80040f2:	621a      	str	r2, [r3, #32]
 80040f4:	4bc7      	ldr	r3, [pc, #796]	@ (8004414 <HAL_RCC_OscConfig+0x67c>)
 80040f6:	6a1a      	ldr	r2, [r3, #32]
 80040f8:	4bc6      	ldr	r3, [pc, #792]	@ (8004414 <HAL_RCC_OscConfig+0x67c>)
 80040fa:	2104      	movs	r1, #4
 80040fc:	438a      	bics	r2, r1
 80040fe:	621a      	str	r2, [r3, #32]
 8004100:	e01c      	b.n	800413c <HAL_RCC_OscConfig+0x3a4>
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	689b      	ldr	r3, [r3, #8]
 8004106:	2b05      	cmp	r3, #5
 8004108:	d10c      	bne.n	8004124 <HAL_RCC_OscConfig+0x38c>
 800410a:	4bc2      	ldr	r3, [pc, #776]	@ (8004414 <HAL_RCC_OscConfig+0x67c>)
 800410c:	6a1a      	ldr	r2, [r3, #32]
 800410e:	4bc1      	ldr	r3, [pc, #772]	@ (8004414 <HAL_RCC_OscConfig+0x67c>)
 8004110:	2104      	movs	r1, #4
 8004112:	430a      	orrs	r2, r1
 8004114:	621a      	str	r2, [r3, #32]
 8004116:	4bbf      	ldr	r3, [pc, #764]	@ (8004414 <HAL_RCC_OscConfig+0x67c>)
 8004118:	6a1a      	ldr	r2, [r3, #32]
 800411a:	4bbe      	ldr	r3, [pc, #760]	@ (8004414 <HAL_RCC_OscConfig+0x67c>)
 800411c:	2101      	movs	r1, #1
 800411e:	430a      	orrs	r2, r1
 8004120:	621a      	str	r2, [r3, #32]
 8004122:	e00b      	b.n	800413c <HAL_RCC_OscConfig+0x3a4>
 8004124:	4bbb      	ldr	r3, [pc, #748]	@ (8004414 <HAL_RCC_OscConfig+0x67c>)
 8004126:	6a1a      	ldr	r2, [r3, #32]
 8004128:	4bba      	ldr	r3, [pc, #744]	@ (8004414 <HAL_RCC_OscConfig+0x67c>)
 800412a:	2101      	movs	r1, #1
 800412c:	438a      	bics	r2, r1
 800412e:	621a      	str	r2, [r3, #32]
 8004130:	4bb8      	ldr	r3, [pc, #736]	@ (8004414 <HAL_RCC_OscConfig+0x67c>)
 8004132:	6a1a      	ldr	r2, [r3, #32]
 8004134:	4bb7      	ldr	r3, [pc, #732]	@ (8004414 <HAL_RCC_OscConfig+0x67c>)
 8004136:	2104      	movs	r1, #4
 8004138:	438a      	bics	r2, r1
 800413a:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	689b      	ldr	r3, [r3, #8]
 8004140:	2b00      	cmp	r3, #0
 8004142:	d014      	beq.n	800416e <HAL_RCC_OscConfig+0x3d6>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004144:	f7fe fdfa 	bl	8002d3c <HAL_GetTick>
 8004148:	0003      	movs	r3, r0
 800414a:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800414c:	e009      	b.n	8004162 <HAL_RCC_OscConfig+0x3ca>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800414e:	f7fe fdf5 	bl	8002d3c <HAL_GetTick>
 8004152:	0002      	movs	r2, r0
 8004154:	69bb      	ldr	r3, [r7, #24]
 8004156:	1ad3      	subs	r3, r2, r3
 8004158:	4aaf      	ldr	r2, [pc, #700]	@ (8004418 <HAL_RCC_OscConfig+0x680>)
 800415a:	4293      	cmp	r3, r2
 800415c:	d901      	bls.n	8004162 <HAL_RCC_OscConfig+0x3ca>
        {
          return HAL_TIMEOUT;
 800415e:	2303      	movs	r3, #3
 8004160:	e19a      	b.n	8004498 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004162:	4bac      	ldr	r3, [pc, #688]	@ (8004414 <HAL_RCC_OscConfig+0x67c>)
 8004164:	6a1b      	ldr	r3, [r3, #32]
 8004166:	2202      	movs	r2, #2
 8004168:	4013      	ands	r3, r2
 800416a:	d0f0      	beq.n	800414e <HAL_RCC_OscConfig+0x3b6>
 800416c:	e013      	b.n	8004196 <HAL_RCC_OscConfig+0x3fe>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800416e:	f7fe fde5 	bl	8002d3c <HAL_GetTick>
 8004172:	0003      	movs	r3, r0
 8004174:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004176:	e009      	b.n	800418c <HAL_RCC_OscConfig+0x3f4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004178:	f7fe fde0 	bl	8002d3c <HAL_GetTick>
 800417c:	0002      	movs	r2, r0
 800417e:	69bb      	ldr	r3, [r7, #24]
 8004180:	1ad3      	subs	r3, r2, r3
 8004182:	4aa5      	ldr	r2, [pc, #660]	@ (8004418 <HAL_RCC_OscConfig+0x680>)
 8004184:	4293      	cmp	r3, r2
 8004186:	d901      	bls.n	800418c <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 8004188:	2303      	movs	r3, #3
 800418a:	e185      	b.n	8004498 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800418c:	4ba1      	ldr	r3, [pc, #644]	@ (8004414 <HAL_RCC_OscConfig+0x67c>)
 800418e:	6a1b      	ldr	r3, [r3, #32]
 8004190:	2202      	movs	r2, #2
 8004192:	4013      	ands	r3, r2
 8004194:	d1f0      	bne.n	8004178 <HAL_RCC_OscConfig+0x3e0>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8004196:	231f      	movs	r3, #31
 8004198:	18fb      	adds	r3, r7, r3
 800419a:	781b      	ldrb	r3, [r3, #0]
 800419c:	2b01      	cmp	r3, #1
 800419e:	d105      	bne.n	80041ac <HAL_RCC_OscConfig+0x414>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80041a0:	4b9c      	ldr	r3, [pc, #624]	@ (8004414 <HAL_RCC_OscConfig+0x67c>)
 80041a2:	69da      	ldr	r2, [r3, #28]
 80041a4:	4b9b      	ldr	r3, [pc, #620]	@ (8004414 <HAL_RCC_OscConfig+0x67c>)
 80041a6:	499d      	ldr	r1, [pc, #628]	@ (800441c <HAL_RCC_OscConfig+0x684>)
 80041a8:	400a      	ands	r2, r1
 80041aa:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	2210      	movs	r2, #16
 80041b2:	4013      	ands	r3, r2
 80041b4:	d063      	beq.n	800427e <HAL_RCC_OscConfig+0x4e6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	695b      	ldr	r3, [r3, #20]
 80041ba:	2b01      	cmp	r3, #1
 80041bc:	d12a      	bne.n	8004214 <HAL_RCC_OscConfig+0x47c>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 80041be:	4b95      	ldr	r3, [pc, #596]	@ (8004414 <HAL_RCC_OscConfig+0x67c>)
 80041c0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80041c2:	4b94      	ldr	r3, [pc, #592]	@ (8004414 <HAL_RCC_OscConfig+0x67c>)
 80041c4:	2104      	movs	r1, #4
 80041c6:	430a      	orrs	r2, r1
 80041c8:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 80041ca:	4b92      	ldr	r3, [pc, #584]	@ (8004414 <HAL_RCC_OscConfig+0x67c>)
 80041cc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80041ce:	4b91      	ldr	r3, [pc, #580]	@ (8004414 <HAL_RCC_OscConfig+0x67c>)
 80041d0:	2101      	movs	r1, #1
 80041d2:	430a      	orrs	r2, r1
 80041d4:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80041d6:	f7fe fdb1 	bl	8002d3c <HAL_GetTick>
 80041da:	0003      	movs	r3, r0
 80041dc:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 80041de:	e008      	b.n	80041f2 <HAL_RCC_OscConfig+0x45a>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80041e0:	f7fe fdac 	bl	8002d3c <HAL_GetTick>
 80041e4:	0002      	movs	r2, r0
 80041e6:	69bb      	ldr	r3, [r7, #24]
 80041e8:	1ad3      	subs	r3, r2, r3
 80041ea:	2b02      	cmp	r3, #2
 80041ec:	d901      	bls.n	80041f2 <HAL_RCC_OscConfig+0x45a>
        {
          return HAL_TIMEOUT;
 80041ee:	2303      	movs	r3, #3
 80041f0:	e152      	b.n	8004498 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 80041f2:	4b88      	ldr	r3, [pc, #544]	@ (8004414 <HAL_RCC_OscConfig+0x67c>)
 80041f4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80041f6:	2202      	movs	r2, #2
 80041f8:	4013      	ands	r3, r2
 80041fa:	d0f1      	beq.n	80041e0 <HAL_RCC_OscConfig+0x448>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 80041fc:	4b85      	ldr	r3, [pc, #532]	@ (8004414 <HAL_RCC_OscConfig+0x67c>)
 80041fe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004200:	22f8      	movs	r2, #248	@ 0xf8
 8004202:	4393      	bics	r3, r2
 8004204:	0019      	movs	r1, r3
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	699b      	ldr	r3, [r3, #24]
 800420a:	00da      	lsls	r2, r3, #3
 800420c:	4b81      	ldr	r3, [pc, #516]	@ (8004414 <HAL_RCC_OscConfig+0x67c>)
 800420e:	430a      	orrs	r2, r1
 8004210:	635a      	str	r2, [r3, #52]	@ 0x34
 8004212:	e034      	b.n	800427e <HAL_RCC_OscConfig+0x4e6>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	695b      	ldr	r3, [r3, #20]
 8004218:	3305      	adds	r3, #5
 800421a:	d111      	bne.n	8004240 <HAL_RCC_OscConfig+0x4a8>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 800421c:	4b7d      	ldr	r3, [pc, #500]	@ (8004414 <HAL_RCC_OscConfig+0x67c>)
 800421e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004220:	4b7c      	ldr	r3, [pc, #496]	@ (8004414 <HAL_RCC_OscConfig+0x67c>)
 8004222:	2104      	movs	r1, #4
 8004224:	438a      	bics	r2, r1
 8004226:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8004228:	4b7a      	ldr	r3, [pc, #488]	@ (8004414 <HAL_RCC_OscConfig+0x67c>)
 800422a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800422c:	22f8      	movs	r2, #248	@ 0xf8
 800422e:	4393      	bics	r3, r2
 8004230:	0019      	movs	r1, r3
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	699b      	ldr	r3, [r3, #24]
 8004236:	00da      	lsls	r2, r3, #3
 8004238:	4b76      	ldr	r3, [pc, #472]	@ (8004414 <HAL_RCC_OscConfig+0x67c>)
 800423a:	430a      	orrs	r2, r1
 800423c:	635a      	str	r2, [r3, #52]	@ 0x34
 800423e:	e01e      	b.n	800427e <HAL_RCC_OscConfig+0x4e6>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8004240:	4b74      	ldr	r3, [pc, #464]	@ (8004414 <HAL_RCC_OscConfig+0x67c>)
 8004242:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004244:	4b73      	ldr	r3, [pc, #460]	@ (8004414 <HAL_RCC_OscConfig+0x67c>)
 8004246:	2104      	movs	r1, #4
 8004248:	430a      	orrs	r2, r1
 800424a:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 800424c:	4b71      	ldr	r3, [pc, #452]	@ (8004414 <HAL_RCC_OscConfig+0x67c>)
 800424e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004250:	4b70      	ldr	r3, [pc, #448]	@ (8004414 <HAL_RCC_OscConfig+0x67c>)
 8004252:	2101      	movs	r1, #1
 8004254:	438a      	bics	r2, r1
 8004256:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004258:	f7fe fd70 	bl	8002d3c <HAL_GetTick>
 800425c:	0003      	movs	r3, r0
 800425e:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8004260:	e008      	b.n	8004274 <HAL_RCC_OscConfig+0x4dc>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8004262:	f7fe fd6b 	bl	8002d3c <HAL_GetTick>
 8004266:	0002      	movs	r2, r0
 8004268:	69bb      	ldr	r3, [r7, #24]
 800426a:	1ad3      	subs	r3, r2, r3
 800426c:	2b02      	cmp	r3, #2
 800426e:	d901      	bls.n	8004274 <HAL_RCC_OscConfig+0x4dc>
        {
          return HAL_TIMEOUT;
 8004270:	2303      	movs	r3, #3
 8004272:	e111      	b.n	8004498 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8004274:	4b67      	ldr	r3, [pc, #412]	@ (8004414 <HAL_RCC_OscConfig+0x67c>)
 8004276:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004278:	2202      	movs	r2, #2
 800427a:	4013      	ands	r3, r2
 800427c:	d1f1      	bne.n	8004262 <HAL_RCC_OscConfig+0x4ca>
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	2220      	movs	r2, #32
 8004284:	4013      	ands	r3, r2
 8004286:	d05c      	beq.n	8004342 <HAL_RCC_OscConfig+0x5aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* When the HSI48 is used as system clock it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 8004288:	4b62      	ldr	r3, [pc, #392]	@ (8004414 <HAL_RCC_OscConfig+0x67c>)
 800428a:	685b      	ldr	r3, [r3, #4]
 800428c:	220c      	movs	r2, #12
 800428e:	4013      	ands	r3, r2
 8004290:	2b0c      	cmp	r3, #12
 8004292:	d00e      	beq.n	80042b2 <HAL_RCC_OscConfig+0x51a>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 8004294:	4b5f      	ldr	r3, [pc, #380]	@ (8004414 <HAL_RCC_OscConfig+0x67c>)
 8004296:	685b      	ldr	r3, [r3, #4]
 8004298:	220c      	movs	r2, #12
 800429a:	4013      	ands	r3, r2
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 800429c:	2b08      	cmp	r3, #8
 800429e:	d114      	bne.n	80042ca <HAL_RCC_OscConfig+0x532>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 80042a0:	4b5c      	ldr	r3, [pc, #368]	@ (8004414 <HAL_RCC_OscConfig+0x67c>)
 80042a2:	685a      	ldr	r2, [r3, #4]
 80042a4:	23c0      	movs	r3, #192	@ 0xc0
 80042a6:	025b      	lsls	r3, r3, #9
 80042a8:	401a      	ands	r2, r3
 80042aa:	23c0      	movs	r3, #192	@ 0xc0
 80042ac:	025b      	lsls	r3, r3, #9
 80042ae:	429a      	cmp	r2, r3
 80042b0:	d10b      	bne.n	80042ca <HAL_RCC_OscConfig+0x532>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 80042b2:	4b58      	ldr	r3, [pc, #352]	@ (8004414 <HAL_RCC_OscConfig+0x67c>)
 80042b4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80042b6:	2380      	movs	r3, #128	@ 0x80
 80042b8:	029b      	lsls	r3, r3, #10
 80042ba:	4013      	ands	r3, r2
 80042bc:	d040      	beq.n	8004340 <HAL_RCC_OscConfig+0x5a8>
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	6a1b      	ldr	r3, [r3, #32]
 80042c2:	2b01      	cmp	r3, #1
 80042c4:	d03c      	beq.n	8004340 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 80042c6:	2301      	movs	r3, #1
 80042c8:	e0e6      	b.n	8004498 <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	6a1b      	ldr	r3, [r3, #32]
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	d01b      	beq.n	800430a <HAL_RCC_OscConfig+0x572>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 80042d2:	4b50      	ldr	r3, [pc, #320]	@ (8004414 <HAL_RCC_OscConfig+0x67c>)
 80042d4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80042d6:	4b4f      	ldr	r3, [pc, #316]	@ (8004414 <HAL_RCC_OscConfig+0x67c>)
 80042d8:	2180      	movs	r1, #128	@ 0x80
 80042da:	0249      	lsls	r1, r1, #9
 80042dc:	430a      	orrs	r2, r1
 80042de:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80042e0:	f7fe fd2c 	bl	8002d3c <HAL_GetTick>
 80042e4:	0003      	movs	r3, r0
 80042e6:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 80042e8:	e008      	b.n	80042fc <HAL_RCC_OscConfig+0x564>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80042ea:	f7fe fd27 	bl	8002d3c <HAL_GetTick>
 80042ee:	0002      	movs	r2, r0
 80042f0:	69bb      	ldr	r3, [r7, #24]
 80042f2:	1ad3      	subs	r3, r2, r3
 80042f4:	2b02      	cmp	r3, #2
 80042f6:	d901      	bls.n	80042fc <HAL_RCC_OscConfig+0x564>
          {
            return HAL_TIMEOUT;
 80042f8:	2303      	movs	r3, #3
 80042fa:	e0cd      	b.n	8004498 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 80042fc:	4b45      	ldr	r3, [pc, #276]	@ (8004414 <HAL_RCC_OscConfig+0x67c>)
 80042fe:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004300:	2380      	movs	r3, #128	@ 0x80
 8004302:	029b      	lsls	r3, r3, #10
 8004304:	4013      	ands	r3, r2
 8004306:	d0f0      	beq.n	80042ea <HAL_RCC_OscConfig+0x552>
 8004308:	e01b      	b.n	8004342 <HAL_RCC_OscConfig+0x5aa>
        } 
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 800430a:	4b42      	ldr	r3, [pc, #264]	@ (8004414 <HAL_RCC_OscConfig+0x67c>)
 800430c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800430e:	4b41      	ldr	r3, [pc, #260]	@ (8004414 <HAL_RCC_OscConfig+0x67c>)
 8004310:	4943      	ldr	r1, [pc, #268]	@ (8004420 <HAL_RCC_OscConfig+0x688>)
 8004312:	400a      	ands	r2, r1
 8004314:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004316:	f7fe fd11 	bl	8002d3c <HAL_GetTick>
 800431a:	0003      	movs	r3, r0
 800431c:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 800431e:	e008      	b.n	8004332 <HAL_RCC_OscConfig+0x59a>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004320:	f7fe fd0c 	bl	8002d3c <HAL_GetTick>
 8004324:	0002      	movs	r2, r0
 8004326:	69bb      	ldr	r3, [r7, #24]
 8004328:	1ad3      	subs	r3, r2, r3
 800432a:	2b02      	cmp	r3, #2
 800432c:	d901      	bls.n	8004332 <HAL_RCC_OscConfig+0x59a>
          {
            return HAL_TIMEOUT;
 800432e:	2303      	movs	r3, #3
 8004330:	e0b2      	b.n	8004498 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 8004332:	4b38      	ldr	r3, [pc, #224]	@ (8004414 <HAL_RCC_OscConfig+0x67c>)
 8004334:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004336:	2380      	movs	r3, #128	@ 0x80
 8004338:	029b      	lsls	r3, r3, #10
 800433a:	4013      	ands	r3, r2
 800433c:	d1f0      	bne.n	8004320 <HAL_RCC_OscConfig+0x588>
 800433e:	e000      	b.n	8004342 <HAL_RCC_OscConfig+0x5aa>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 8004340:	46c0      	nop			@ (mov r8, r8)
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004346:	2b00      	cmp	r3, #0
 8004348:	d100      	bne.n	800434c <HAL_RCC_OscConfig+0x5b4>
 800434a:	e0a4      	b.n	8004496 <HAL_RCC_OscConfig+0x6fe>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800434c:	4b31      	ldr	r3, [pc, #196]	@ (8004414 <HAL_RCC_OscConfig+0x67c>)
 800434e:	685b      	ldr	r3, [r3, #4]
 8004350:	220c      	movs	r2, #12
 8004352:	4013      	ands	r3, r2
 8004354:	2b08      	cmp	r3, #8
 8004356:	d100      	bne.n	800435a <HAL_RCC_OscConfig+0x5c2>
 8004358:	e078      	b.n	800444c <HAL_RCC_OscConfig+0x6b4>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800435e:	2b02      	cmp	r3, #2
 8004360:	d14c      	bne.n	80043fc <HAL_RCC_OscConfig+0x664>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004362:	4b2c      	ldr	r3, [pc, #176]	@ (8004414 <HAL_RCC_OscConfig+0x67c>)
 8004364:	681a      	ldr	r2, [r3, #0]
 8004366:	4b2b      	ldr	r3, [pc, #172]	@ (8004414 <HAL_RCC_OscConfig+0x67c>)
 8004368:	492e      	ldr	r1, [pc, #184]	@ (8004424 <HAL_RCC_OscConfig+0x68c>)
 800436a:	400a      	ands	r2, r1
 800436c:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800436e:	f7fe fce5 	bl	8002d3c <HAL_GetTick>
 8004372:	0003      	movs	r3, r0
 8004374:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004376:	e008      	b.n	800438a <HAL_RCC_OscConfig+0x5f2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004378:	f7fe fce0 	bl	8002d3c <HAL_GetTick>
 800437c:	0002      	movs	r2, r0
 800437e:	69bb      	ldr	r3, [r7, #24]
 8004380:	1ad3      	subs	r3, r2, r3
 8004382:	2b02      	cmp	r3, #2
 8004384:	d901      	bls.n	800438a <HAL_RCC_OscConfig+0x5f2>
          {
            return HAL_TIMEOUT;
 8004386:	2303      	movs	r3, #3
 8004388:	e086      	b.n	8004498 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800438a:	4b22      	ldr	r3, [pc, #136]	@ (8004414 <HAL_RCC_OscConfig+0x67c>)
 800438c:	681a      	ldr	r2, [r3, #0]
 800438e:	2380      	movs	r3, #128	@ 0x80
 8004390:	049b      	lsls	r3, r3, #18
 8004392:	4013      	ands	r3, r2
 8004394:	d1f0      	bne.n	8004378 <HAL_RCC_OscConfig+0x5e0>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004396:	4b1f      	ldr	r3, [pc, #124]	@ (8004414 <HAL_RCC_OscConfig+0x67c>)
 8004398:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800439a:	220f      	movs	r2, #15
 800439c:	4393      	bics	r3, r2
 800439e:	0019      	movs	r1, r3
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80043a4:	4b1b      	ldr	r3, [pc, #108]	@ (8004414 <HAL_RCC_OscConfig+0x67c>)
 80043a6:	430a      	orrs	r2, r1
 80043a8:	62da      	str	r2, [r3, #44]	@ 0x2c
 80043aa:	4b1a      	ldr	r3, [pc, #104]	@ (8004414 <HAL_RCC_OscConfig+0x67c>)
 80043ac:	685b      	ldr	r3, [r3, #4]
 80043ae:	4a1e      	ldr	r2, [pc, #120]	@ (8004428 <HAL_RCC_OscConfig+0x690>)
 80043b0:	4013      	ands	r3, r2
 80043b2:	0019      	movs	r1, r3
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80043bc:	431a      	orrs	r2, r3
 80043be:	4b15      	ldr	r3, [pc, #84]	@ (8004414 <HAL_RCC_OscConfig+0x67c>)
 80043c0:	430a      	orrs	r2, r1
 80043c2:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80043c4:	4b13      	ldr	r3, [pc, #76]	@ (8004414 <HAL_RCC_OscConfig+0x67c>)
 80043c6:	681a      	ldr	r2, [r3, #0]
 80043c8:	4b12      	ldr	r3, [pc, #72]	@ (8004414 <HAL_RCC_OscConfig+0x67c>)
 80043ca:	2180      	movs	r1, #128	@ 0x80
 80043cc:	0449      	lsls	r1, r1, #17
 80043ce:	430a      	orrs	r2, r1
 80043d0:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80043d2:	f7fe fcb3 	bl	8002d3c <HAL_GetTick>
 80043d6:	0003      	movs	r3, r0
 80043d8:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80043da:	e008      	b.n	80043ee <HAL_RCC_OscConfig+0x656>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80043dc:	f7fe fcae 	bl	8002d3c <HAL_GetTick>
 80043e0:	0002      	movs	r2, r0
 80043e2:	69bb      	ldr	r3, [r7, #24]
 80043e4:	1ad3      	subs	r3, r2, r3
 80043e6:	2b02      	cmp	r3, #2
 80043e8:	d901      	bls.n	80043ee <HAL_RCC_OscConfig+0x656>
          {
            return HAL_TIMEOUT;
 80043ea:	2303      	movs	r3, #3
 80043ec:	e054      	b.n	8004498 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80043ee:	4b09      	ldr	r3, [pc, #36]	@ (8004414 <HAL_RCC_OscConfig+0x67c>)
 80043f0:	681a      	ldr	r2, [r3, #0]
 80043f2:	2380      	movs	r3, #128	@ 0x80
 80043f4:	049b      	lsls	r3, r3, #18
 80043f6:	4013      	ands	r3, r2
 80043f8:	d0f0      	beq.n	80043dc <HAL_RCC_OscConfig+0x644>
 80043fa:	e04c      	b.n	8004496 <HAL_RCC_OscConfig+0x6fe>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80043fc:	4b05      	ldr	r3, [pc, #20]	@ (8004414 <HAL_RCC_OscConfig+0x67c>)
 80043fe:	681a      	ldr	r2, [r3, #0]
 8004400:	4b04      	ldr	r3, [pc, #16]	@ (8004414 <HAL_RCC_OscConfig+0x67c>)
 8004402:	4908      	ldr	r1, [pc, #32]	@ (8004424 <HAL_RCC_OscConfig+0x68c>)
 8004404:	400a      	ands	r2, r1
 8004406:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004408:	f7fe fc98 	bl	8002d3c <HAL_GetTick>
 800440c:	0003      	movs	r3, r0
 800440e:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004410:	e015      	b.n	800443e <HAL_RCC_OscConfig+0x6a6>
 8004412:	46c0      	nop			@ (mov r8, r8)
 8004414:	40021000 	.word	0x40021000
 8004418:	00001388 	.word	0x00001388
 800441c:	efffffff 	.word	0xefffffff
 8004420:	fffeffff 	.word	0xfffeffff
 8004424:	feffffff 	.word	0xfeffffff
 8004428:	ffc27fff 	.word	0xffc27fff
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800442c:	f7fe fc86 	bl	8002d3c <HAL_GetTick>
 8004430:	0002      	movs	r2, r0
 8004432:	69bb      	ldr	r3, [r7, #24]
 8004434:	1ad3      	subs	r3, r2, r3
 8004436:	2b02      	cmp	r3, #2
 8004438:	d901      	bls.n	800443e <HAL_RCC_OscConfig+0x6a6>
          {
            return HAL_TIMEOUT;
 800443a:	2303      	movs	r3, #3
 800443c:	e02c      	b.n	8004498 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800443e:	4b18      	ldr	r3, [pc, #96]	@ (80044a0 <HAL_RCC_OscConfig+0x708>)
 8004440:	681a      	ldr	r2, [r3, #0]
 8004442:	2380      	movs	r3, #128	@ 0x80
 8004444:	049b      	lsls	r3, r3, #18
 8004446:	4013      	ands	r3, r2
 8004448:	d1f0      	bne.n	800442c <HAL_RCC_OscConfig+0x694>
 800444a:	e024      	b.n	8004496 <HAL_RCC_OscConfig+0x6fe>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004450:	2b01      	cmp	r3, #1
 8004452:	d101      	bne.n	8004458 <HAL_RCC_OscConfig+0x6c0>
      {
        return HAL_ERROR;
 8004454:	2301      	movs	r3, #1
 8004456:	e01f      	b.n	8004498 <HAL_RCC_OscConfig+0x700>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 8004458:	4b11      	ldr	r3, [pc, #68]	@ (80044a0 <HAL_RCC_OscConfig+0x708>)
 800445a:	685b      	ldr	r3, [r3, #4]
 800445c:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 800445e:	4b10      	ldr	r3, [pc, #64]	@ (80044a0 <HAL_RCC_OscConfig+0x708>)
 8004460:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004462:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004464:	697a      	ldr	r2, [r7, #20]
 8004466:	23c0      	movs	r3, #192	@ 0xc0
 8004468:	025b      	lsls	r3, r3, #9
 800446a:	401a      	ands	r2, r3
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004470:	429a      	cmp	r2, r3
 8004472:	d10e      	bne.n	8004492 <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8004474:	693b      	ldr	r3, [r7, #16]
 8004476:	220f      	movs	r2, #15
 8004478:	401a      	ands	r2, r3
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800447e:	429a      	cmp	r2, r3
 8004480:	d107      	bne.n	8004492 <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8004482:	697a      	ldr	r2, [r7, #20]
 8004484:	23f0      	movs	r3, #240	@ 0xf0
 8004486:	039b      	lsls	r3, r3, #14
 8004488:	401a      	ands	r2, r3
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 800448e:	429a      	cmp	r2, r3
 8004490:	d001      	beq.n	8004496 <HAL_RCC_OscConfig+0x6fe>
        {
          return HAL_ERROR;
 8004492:	2301      	movs	r3, #1
 8004494:	e000      	b.n	8004498 <HAL_RCC_OscConfig+0x700>
        }
      }
    }
  }

  return HAL_OK;
 8004496:	2300      	movs	r3, #0
}
 8004498:	0018      	movs	r0, r3
 800449a:	46bd      	mov	sp, r7
 800449c:	b008      	add	sp, #32
 800449e:	bd80      	pop	{r7, pc}
 80044a0:	40021000 	.word	0x40021000

080044a4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80044a4:	b580      	push	{r7, lr}
 80044a6:	b084      	sub	sp, #16
 80044a8:	af00      	add	r7, sp, #0
 80044aa:	6078      	str	r0, [r7, #4]
 80044ac:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	2b00      	cmp	r3, #0
 80044b2:	d101      	bne.n	80044b8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80044b4:	2301      	movs	r3, #1
 80044b6:	e0bf      	b.n	8004638 <HAL_RCC_ClockConfig+0x194>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80044b8:	4b61      	ldr	r3, [pc, #388]	@ (8004640 <HAL_RCC_ClockConfig+0x19c>)
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	2201      	movs	r2, #1
 80044be:	4013      	ands	r3, r2
 80044c0:	683a      	ldr	r2, [r7, #0]
 80044c2:	429a      	cmp	r2, r3
 80044c4:	d911      	bls.n	80044ea <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80044c6:	4b5e      	ldr	r3, [pc, #376]	@ (8004640 <HAL_RCC_ClockConfig+0x19c>)
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	2201      	movs	r2, #1
 80044cc:	4393      	bics	r3, r2
 80044ce:	0019      	movs	r1, r3
 80044d0:	4b5b      	ldr	r3, [pc, #364]	@ (8004640 <HAL_RCC_ClockConfig+0x19c>)
 80044d2:	683a      	ldr	r2, [r7, #0]
 80044d4:	430a      	orrs	r2, r1
 80044d6:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80044d8:	4b59      	ldr	r3, [pc, #356]	@ (8004640 <HAL_RCC_ClockConfig+0x19c>)
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	2201      	movs	r2, #1
 80044de:	4013      	ands	r3, r2
 80044e0:	683a      	ldr	r2, [r7, #0]
 80044e2:	429a      	cmp	r2, r3
 80044e4:	d001      	beq.n	80044ea <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 80044e6:	2301      	movs	r3, #1
 80044e8:	e0a6      	b.n	8004638 <HAL_RCC_ClockConfig+0x194>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	2202      	movs	r2, #2
 80044f0:	4013      	ands	r3, r2
 80044f2:	d015      	beq.n	8004520 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	2204      	movs	r2, #4
 80044fa:	4013      	ands	r3, r2
 80044fc:	d006      	beq.n	800450c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 80044fe:	4b51      	ldr	r3, [pc, #324]	@ (8004644 <HAL_RCC_ClockConfig+0x1a0>)
 8004500:	685a      	ldr	r2, [r3, #4]
 8004502:	4b50      	ldr	r3, [pc, #320]	@ (8004644 <HAL_RCC_ClockConfig+0x1a0>)
 8004504:	21e0      	movs	r1, #224	@ 0xe0
 8004506:	00c9      	lsls	r1, r1, #3
 8004508:	430a      	orrs	r2, r1
 800450a:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800450c:	4b4d      	ldr	r3, [pc, #308]	@ (8004644 <HAL_RCC_ClockConfig+0x1a0>)
 800450e:	685b      	ldr	r3, [r3, #4]
 8004510:	22f0      	movs	r2, #240	@ 0xf0
 8004512:	4393      	bics	r3, r2
 8004514:	0019      	movs	r1, r3
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	689a      	ldr	r2, [r3, #8]
 800451a:	4b4a      	ldr	r3, [pc, #296]	@ (8004644 <HAL_RCC_ClockConfig+0x1a0>)
 800451c:	430a      	orrs	r2, r1
 800451e:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	2201      	movs	r2, #1
 8004526:	4013      	ands	r3, r2
 8004528:	d04c      	beq.n	80045c4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	685b      	ldr	r3, [r3, #4]
 800452e:	2b01      	cmp	r3, #1
 8004530:	d107      	bne.n	8004542 <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004532:	4b44      	ldr	r3, [pc, #272]	@ (8004644 <HAL_RCC_ClockConfig+0x1a0>)
 8004534:	681a      	ldr	r2, [r3, #0]
 8004536:	2380      	movs	r3, #128	@ 0x80
 8004538:	029b      	lsls	r3, r3, #10
 800453a:	4013      	ands	r3, r2
 800453c:	d120      	bne.n	8004580 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 800453e:	2301      	movs	r3, #1
 8004540:	e07a      	b.n	8004638 <HAL_RCC_ClockConfig+0x194>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	685b      	ldr	r3, [r3, #4]
 8004546:	2b02      	cmp	r3, #2
 8004548:	d107      	bne.n	800455a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800454a:	4b3e      	ldr	r3, [pc, #248]	@ (8004644 <HAL_RCC_ClockConfig+0x1a0>)
 800454c:	681a      	ldr	r2, [r3, #0]
 800454e:	2380      	movs	r3, #128	@ 0x80
 8004550:	049b      	lsls	r3, r3, #18
 8004552:	4013      	ands	r3, r2
 8004554:	d114      	bne.n	8004580 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8004556:	2301      	movs	r3, #1
 8004558:	e06e      	b.n	8004638 <HAL_RCC_ClockConfig+0x194>
      }
    }
#if defined(RCC_CFGR_SWS_HSI48)
    /* HSI48 is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI48)
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	685b      	ldr	r3, [r3, #4]
 800455e:	2b03      	cmp	r3, #3
 8004560:	d107      	bne.n	8004572 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the HSI48 ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8004562:	4b38      	ldr	r3, [pc, #224]	@ (8004644 <HAL_RCC_ClockConfig+0x1a0>)
 8004564:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004566:	2380      	movs	r3, #128	@ 0x80
 8004568:	029b      	lsls	r3, r3, #10
 800456a:	4013      	ands	r3, r2
 800456c:	d108      	bne.n	8004580 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 800456e:	2301      	movs	r3, #1
 8004570:	e062      	b.n	8004638 <HAL_RCC_ClockConfig+0x194>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004572:	4b34      	ldr	r3, [pc, #208]	@ (8004644 <HAL_RCC_ClockConfig+0x1a0>)
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	2202      	movs	r2, #2
 8004578:	4013      	ands	r3, r2
 800457a:	d101      	bne.n	8004580 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 800457c:	2301      	movs	r3, #1
 800457e:	e05b      	b.n	8004638 <HAL_RCC_ClockConfig+0x194>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004580:	4b30      	ldr	r3, [pc, #192]	@ (8004644 <HAL_RCC_ClockConfig+0x1a0>)
 8004582:	685b      	ldr	r3, [r3, #4]
 8004584:	2203      	movs	r2, #3
 8004586:	4393      	bics	r3, r2
 8004588:	0019      	movs	r1, r3
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	685a      	ldr	r2, [r3, #4]
 800458e:	4b2d      	ldr	r3, [pc, #180]	@ (8004644 <HAL_RCC_ClockConfig+0x1a0>)
 8004590:	430a      	orrs	r2, r1
 8004592:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004594:	f7fe fbd2 	bl	8002d3c <HAL_GetTick>
 8004598:	0003      	movs	r3, r0
 800459a:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800459c:	e009      	b.n	80045b2 <HAL_RCC_ClockConfig+0x10e>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800459e:	f7fe fbcd 	bl	8002d3c <HAL_GetTick>
 80045a2:	0002      	movs	r2, r0
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	1ad3      	subs	r3, r2, r3
 80045a8:	4a27      	ldr	r2, [pc, #156]	@ (8004648 <HAL_RCC_ClockConfig+0x1a4>)
 80045aa:	4293      	cmp	r3, r2
 80045ac:	d901      	bls.n	80045b2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80045ae:	2303      	movs	r3, #3
 80045b0:	e042      	b.n	8004638 <HAL_RCC_ClockConfig+0x194>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80045b2:	4b24      	ldr	r3, [pc, #144]	@ (8004644 <HAL_RCC_ClockConfig+0x1a0>)
 80045b4:	685b      	ldr	r3, [r3, #4]
 80045b6:	220c      	movs	r2, #12
 80045b8:	401a      	ands	r2, r3
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	685b      	ldr	r3, [r3, #4]
 80045be:	009b      	lsls	r3, r3, #2
 80045c0:	429a      	cmp	r2, r3
 80045c2:	d1ec      	bne.n	800459e <HAL_RCC_ClockConfig+0xfa>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80045c4:	4b1e      	ldr	r3, [pc, #120]	@ (8004640 <HAL_RCC_ClockConfig+0x19c>)
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	2201      	movs	r2, #1
 80045ca:	4013      	ands	r3, r2
 80045cc:	683a      	ldr	r2, [r7, #0]
 80045ce:	429a      	cmp	r2, r3
 80045d0:	d211      	bcs.n	80045f6 <HAL_RCC_ClockConfig+0x152>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80045d2:	4b1b      	ldr	r3, [pc, #108]	@ (8004640 <HAL_RCC_ClockConfig+0x19c>)
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	2201      	movs	r2, #1
 80045d8:	4393      	bics	r3, r2
 80045da:	0019      	movs	r1, r3
 80045dc:	4b18      	ldr	r3, [pc, #96]	@ (8004640 <HAL_RCC_ClockConfig+0x19c>)
 80045de:	683a      	ldr	r2, [r7, #0]
 80045e0:	430a      	orrs	r2, r1
 80045e2:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80045e4:	4b16      	ldr	r3, [pc, #88]	@ (8004640 <HAL_RCC_ClockConfig+0x19c>)
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	2201      	movs	r2, #1
 80045ea:	4013      	ands	r3, r2
 80045ec:	683a      	ldr	r2, [r7, #0]
 80045ee:	429a      	cmp	r2, r3
 80045f0:	d001      	beq.n	80045f6 <HAL_RCC_ClockConfig+0x152>
    {
      return HAL_ERROR;
 80045f2:	2301      	movs	r3, #1
 80045f4:	e020      	b.n	8004638 <HAL_RCC_ClockConfig+0x194>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	2204      	movs	r2, #4
 80045fc:	4013      	ands	r3, r2
 80045fe:	d009      	beq.n	8004614 <HAL_RCC_ClockConfig+0x170>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8004600:	4b10      	ldr	r3, [pc, #64]	@ (8004644 <HAL_RCC_ClockConfig+0x1a0>)
 8004602:	685b      	ldr	r3, [r3, #4]
 8004604:	4a11      	ldr	r2, [pc, #68]	@ (800464c <HAL_RCC_ClockConfig+0x1a8>)
 8004606:	4013      	ands	r3, r2
 8004608:	0019      	movs	r1, r3
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	68da      	ldr	r2, [r3, #12]
 800460e:	4b0d      	ldr	r3, [pc, #52]	@ (8004644 <HAL_RCC_ClockConfig+0x1a0>)
 8004610:	430a      	orrs	r2, r1
 8004612:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8004614:	f000 f820 	bl	8004658 <HAL_RCC_GetSysClockFreq>
 8004618:	0001      	movs	r1, r0
 800461a:	4b0a      	ldr	r3, [pc, #40]	@ (8004644 <HAL_RCC_ClockConfig+0x1a0>)
 800461c:	685b      	ldr	r3, [r3, #4]
 800461e:	091b      	lsrs	r3, r3, #4
 8004620:	220f      	movs	r2, #15
 8004622:	4013      	ands	r3, r2
 8004624:	4a0a      	ldr	r2, [pc, #40]	@ (8004650 <HAL_RCC_ClockConfig+0x1ac>)
 8004626:	5cd3      	ldrb	r3, [r2, r3]
 8004628:	000a      	movs	r2, r1
 800462a:	40da      	lsrs	r2, r3
 800462c:	4b09      	ldr	r3, [pc, #36]	@ (8004654 <HAL_RCC_ClockConfig+0x1b0>)
 800462e:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8004630:	2000      	movs	r0, #0
 8004632:	f7fe fb3d 	bl	8002cb0 <HAL_InitTick>
  
  return HAL_OK;
 8004636:	2300      	movs	r3, #0
}
 8004638:	0018      	movs	r0, r3
 800463a:	46bd      	mov	sp, r7
 800463c:	b004      	add	sp, #16
 800463e:	bd80      	pop	{r7, pc}
 8004640:	40022000 	.word	0x40022000
 8004644:	40021000 	.word	0x40021000
 8004648:	00001388 	.word	0x00001388
 800464c:	fffff8ff 	.word	0xfffff8ff
 8004650:	08008a9c 	.word	0x08008a9c
 8004654:	20000010 	.word	0x20000010

08004658 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004658:	b580      	push	{r7, lr}
 800465a:	b086      	sub	sp, #24
 800465c:	af00      	add	r7, sp, #0
  static const uint8_t aPLLMULFactorTable[16U] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
                                                   10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  static const uint8_t aPredivFactorTable[16U] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
                                                   9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800465e:	2300      	movs	r3, #0
 8004660:	60fb      	str	r3, [r7, #12]
 8004662:	2300      	movs	r3, #0
 8004664:	60bb      	str	r3, [r7, #8]
 8004666:	2300      	movs	r3, #0
 8004668:	617b      	str	r3, [r7, #20]
 800466a:	2300      	movs	r3, #0
 800466c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800466e:	2300      	movs	r3, #0
 8004670:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 8004672:	4b2d      	ldr	r3, [pc, #180]	@ (8004728 <HAL_RCC_GetSysClockFreq+0xd0>)
 8004674:	685b      	ldr	r3, [r3, #4]
 8004676:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	220c      	movs	r2, #12
 800467c:	4013      	ands	r3, r2
 800467e:	2b0c      	cmp	r3, #12
 8004680:	d046      	beq.n	8004710 <HAL_RCC_GetSysClockFreq+0xb8>
 8004682:	d848      	bhi.n	8004716 <HAL_RCC_GetSysClockFreq+0xbe>
 8004684:	2b04      	cmp	r3, #4
 8004686:	d002      	beq.n	800468e <HAL_RCC_GetSysClockFreq+0x36>
 8004688:	2b08      	cmp	r3, #8
 800468a:	d003      	beq.n	8004694 <HAL_RCC_GetSysClockFreq+0x3c>
 800468c:	e043      	b.n	8004716 <HAL_RCC_GetSysClockFreq+0xbe>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800468e:	4b27      	ldr	r3, [pc, #156]	@ (800472c <HAL_RCC_GetSysClockFreq+0xd4>)
 8004690:	613b      	str	r3, [r7, #16]
      break;
 8004692:	e043      	b.n	800471c <HAL_RCC_GetSysClockFreq+0xc4>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	0c9b      	lsrs	r3, r3, #18
 8004698:	220f      	movs	r2, #15
 800469a:	4013      	ands	r3, r2
 800469c:	4a24      	ldr	r2, [pc, #144]	@ (8004730 <HAL_RCC_GetSysClockFreq+0xd8>)
 800469e:	5cd3      	ldrb	r3, [r2, r3]
 80046a0:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 80046a2:	4b21      	ldr	r3, [pc, #132]	@ (8004728 <HAL_RCC_GetSysClockFreq+0xd0>)
 80046a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80046a6:	220f      	movs	r2, #15
 80046a8:	4013      	ands	r3, r2
 80046aa:	4a22      	ldr	r2, [pc, #136]	@ (8004734 <HAL_RCC_GetSysClockFreq+0xdc>)
 80046ac:	5cd3      	ldrb	r3, [r2, r3]
 80046ae:	60bb      	str	r3, [r7, #8]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 80046b0:	68fa      	ldr	r2, [r7, #12]
 80046b2:	23c0      	movs	r3, #192	@ 0xc0
 80046b4:	025b      	lsls	r3, r3, #9
 80046b6:	401a      	ands	r2, r3
 80046b8:	2380      	movs	r3, #128	@ 0x80
 80046ba:	025b      	lsls	r3, r3, #9
 80046bc:	429a      	cmp	r2, r3
 80046be:	d109      	bne.n	80046d4 <HAL_RCC_GetSysClockFreq+0x7c>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80046c0:	68b9      	ldr	r1, [r7, #8]
 80046c2:	481a      	ldr	r0, [pc, #104]	@ (800472c <HAL_RCC_GetSysClockFreq+0xd4>)
 80046c4:	f7fb fd28 	bl	8000118 <__udivsi3>
 80046c8:	0003      	movs	r3, r0
 80046ca:	001a      	movs	r2, r3
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	4353      	muls	r3, r2
 80046d0:	617b      	str	r3, [r7, #20]
 80046d2:	e01a      	b.n	800470a <HAL_RCC_GetSysClockFreq+0xb2>
      }
#if defined(RCC_CFGR_PLLSRC_HSI48_PREDIV)
      else if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSI48)
 80046d4:	68fa      	ldr	r2, [r7, #12]
 80046d6:	23c0      	movs	r3, #192	@ 0xc0
 80046d8:	025b      	lsls	r3, r3, #9
 80046da:	401a      	ands	r2, r3
 80046dc:	23c0      	movs	r3, #192	@ 0xc0
 80046de:	025b      	lsls	r3, r3, #9
 80046e0:	429a      	cmp	r2, r3
 80046e2:	d109      	bne.n	80046f8 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        /* HSI48 used as PLL clock source : PLLCLK = HSI48/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI48_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80046e4:	68b9      	ldr	r1, [r7, #8]
 80046e6:	4814      	ldr	r0, [pc, #80]	@ (8004738 <HAL_RCC_GetSysClockFreq+0xe0>)
 80046e8:	f7fb fd16 	bl	8000118 <__udivsi3>
 80046ec:	0003      	movs	r3, r0
 80046ee:	001a      	movs	r2, r3
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	4353      	muls	r3, r2
 80046f4:	617b      	str	r3, [r7, #20]
 80046f6:	e008      	b.n	800470a <HAL_RCC_GetSysClockFreq+0xb2>
#endif /* RCC_CFGR_PLLSRC_HSI48_PREDIV */
      else
      {
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80046f8:	68b9      	ldr	r1, [r7, #8]
 80046fa:	480c      	ldr	r0, [pc, #48]	@ (800472c <HAL_RCC_GetSysClockFreq+0xd4>)
 80046fc:	f7fb fd0c 	bl	8000118 <__udivsi3>
 8004700:	0003      	movs	r3, r0
 8004702:	001a      	movs	r2, r3
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	4353      	muls	r3, r2
 8004708:	617b      	str	r3, [r7, #20]
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
#endif
      }
      sysclockfreq = pllclk;
 800470a:	697b      	ldr	r3, [r7, #20]
 800470c:	613b      	str	r3, [r7, #16]
      break;
 800470e:	e005      	b.n	800471c <HAL_RCC_GetSysClockFreq+0xc4>
    }
#if defined(RCC_CFGR_SWS_HSI48)
    case RCC_SYSCLKSOURCE_STATUS_HSI48:    /* HSI48 used as system clock source */
    {
      sysclockfreq = HSI48_VALUE;
 8004710:	4b09      	ldr	r3, [pc, #36]	@ (8004738 <HAL_RCC_GetSysClockFreq+0xe0>)
 8004712:	613b      	str	r3, [r7, #16]
      break;
 8004714:	e002      	b.n	800471c <HAL_RCC_GetSysClockFreq+0xc4>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004716:	4b05      	ldr	r3, [pc, #20]	@ (800472c <HAL_RCC_GetSysClockFreq+0xd4>)
 8004718:	613b      	str	r3, [r7, #16]
      break;
 800471a:	46c0      	nop			@ (mov r8, r8)
    }
  }
  return sysclockfreq;
 800471c:	693b      	ldr	r3, [r7, #16]
}
 800471e:	0018      	movs	r0, r3
 8004720:	46bd      	mov	sp, r7
 8004722:	b006      	add	sp, #24
 8004724:	bd80      	pop	{r7, pc}
 8004726:	46c0      	nop			@ (mov r8, r8)
 8004728:	40021000 	.word	0x40021000
 800472c:	007a1200 	.word	0x007a1200
 8004730:	08008ab4 	.word	0x08008ab4
 8004734:	08008ac4 	.word	0x08008ac4
 8004738:	02dc6c00 	.word	0x02dc6c00

0800473c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800473c:	b580      	push	{r7, lr}
 800473e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004740:	4b02      	ldr	r3, [pc, #8]	@ (800474c <HAL_RCC_GetHCLKFreq+0x10>)
 8004742:	681b      	ldr	r3, [r3, #0]
}
 8004744:	0018      	movs	r0, r3
 8004746:	46bd      	mov	sp, r7
 8004748:	bd80      	pop	{r7, pc}
 800474a:	46c0      	nop			@ (mov r8, r8)
 800474c:	20000010 	.word	0x20000010

08004750 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004750:	b580      	push	{r7, lr}
 8004752:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8004754:	f7ff fff2 	bl	800473c <HAL_RCC_GetHCLKFreq>
 8004758:	0001      	movs	r1, r0
 800475a:	4b06      	ldr	r3, [pc, #24]	@ (8004774 <HAL_RCC_GetPCLK1Freq+0x24>)
 800475c:	685b      	ldr	r3, [r3, #4]
 800475e:	0a1b      	lsrs	r3, r3, #8
 8004760:	2207      	movs	r2, #7
 8004762:	4013      	ands	r3, r2
 8004764:	4a04      	ldr	r2, [pc, #16]	@ (8004778 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004766:	5cd3      	ldrb	r3, [r2, r3]
 8004768:	40d9      	lsrs	r1, r3
 800476a:	000b      	movs	r3, r1
}    
 800476c:	0018      	movs	r0, r3
 800476e:	46bd      	mov	sp, r7
 8004770:	bd80      	pop	{r7, pc}
 8004772:	46c0      	nop			@ (mov r8, r8)
 8004774:	40021000 	.word	0x40021000
 8004778:	08008aac 	.word	0x08008aac

0800477c <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800477c:	b580      	push	{r7, lr}
 800477e:	b086      	sub	sp, #24
 8004780:	af00      	add	r7, sp, #0
 8004782:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004784:	2300      	movs	r3, #0
 8004786:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 8004788:	2300      	movs	r3, #0
 800478a:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	681a      	ldr	r2, [r3, #0]
 8004790:	2380      	movs	r3, #128	@ 0x80
 8004792:	025b      	lsls	r3, r3, #9
 8004794:	4013      	ands	r3, r2
 8004796:	d100      	bne.n	800479a <HAL_RCCEx_PeriphCLKConfig+0x1e>
 8004798:	e08e      	b.n	80048b8 <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 800479a:	2017      	movs	r0, #23
 800479c:	183b      	adds	r3, r7, r0
 800479e:	2200      	movs	r2, #0
 80047a0:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80047a2:	4b6e      	ldr	r3, [pc, #440]	@ (800495c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80047a4:	69da      	ldr	r2, [r3, #28]
 80047a6:	2380      	movs	r3, #128	@ 0x80
 80047a8:	055b      	lsls	r3, r3, #21
 80047aa:	4013      	ands	r3, r2
 80047ac:	d110      	bne.n	80047d0 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 80047ae:	4b6b      	ldr	r3, [pc, #428]	@ (800495c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80047b0:	69da      	ldr	r2, [r3, #28]
 80047b2:	4b6a      	ldr	r3, [pc, #424]	@ (800495c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80047b4:	2180      	movs	r1, #128	@ 0x80
 80047b6:	0549      	lsls	r1, r1, #21
 80047b8:	430a      	orrs	r2, r1
 80047ba:	61da      	str	r2, [r3, #28]
 80047bc:	4b67      	ldr	r3, [pc, #412]	@ (800495c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80047be:	69da      	ldr	r2, [r3, #28]
 80047c0:	2380      	movs	r3, #128	@ 0x80
 80047c2:	055b      	lsls	r3, r3, #21
 80047c4:	4013      	ands	r3, r2
 80047c6:	60bb      	str	r3, [r7, #8]
 80047c8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80047ca:	183b      	adds	r3, r7, r0
 80047cc:	2201      	movs	r2, #1
 80047ce:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80047d0:	4b63      	ldr	r3, [pc, #396]	@ (8004960 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80047d2:	681a      	ldr	r2, [r3, #0]
 80047d4:	2380      	movs	r3, #128	@ 0x80
 80047d6:	005b      	lsls	r3, r3, #1
 80047d8:	4013      	ands	r3, r2
 80047da:	d11a      	bne.n	8004812 <HAL_RCCEx_PeriphCLKConfig+0x96>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80047dc:	4b60      	ldr	r3, [pc, #384]	@ (8004960 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80047de:	681a      	ldr	r2, [r3, #0]
 80047e0:	4b5f      	ldr	r3, [pc, #380]	@ (8004960 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80047e2:	2180      	movs	r1, #128	@ 0x80
 80047e4:	0049      	lsls	r1, r1, #1
 80047e6:	430a      	orrs	r2, r1
 80047e8:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80047ea:	f7fe faa7 	bl	8002d3c <HAL_GetTick>
 80047ee:	0003      	movs	r3, r0
 80047f0:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80047f2:	e008      	b.n	8004806 <HAL_RCCEx_PeriphCLKConfig+0x8a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80047f4:	f7fe faa2 	bl	8002d3c <HAL_GetTick>
 80047f8:	0002      	movs	r2, r0
 80047fa:	693b      	ldr	r3, [r7, #16]
 80047fc:	1ad3      	subs	r3, r2, r3
 80047fe:	2b64      	cmp	r3, #100	@ 0x64
 8004800:	d901      	bls.n	8004806 <HAL_RCCEx_PeriphCLKConfig+0x8a>
        {
          return HAL_TIMEOUT;
 8004802:	2303      	movs	r3, #3
 8004804:	e0a6      	b.n	8004954 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004806:	4b56      	ldr	r3, [pc, #344]	@ (8004960 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8004808:	681a      	ldr	r2, [r3, #0]
 800480a:	2380      	movs	r3, #128	@ 0x80
 800480c:	005b      	lsls	r3, r3, #1
 800480e:	4013      	ands	r3, r2
 8004810:	d0f0      	beq.n	80047f4 <HAL_RCCEx_PeriphCLKConfig+0x78>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004812:	4b52      	ldr	r3, [pc, #328]	@ (800495c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8004814:	6a1a      	ldr	r2, [r3, #32]
 8004816:	23c0      	movs	r3, #192	@ 0xc0
 8004818:	009b      	lsls	r3, r3, #2
 800481a:	4013      	ands	r3, r2
 800481c:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800481e:	68fb      	ldr	r3, [r7, #12]
 8004820:	2b00      	cmp	r3, #0
 8004822:	d034      	beq.n	800488e <HAL_RCCEx_PeriphCLKConfig+0x112>
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	685a      	ldr	r2, [r3, #4]
 8004828:	23c0      	movs	r3, #192	@ 0xc0
 800482a:	009b      	lsls	r3, r3, #2
 800482c:	4013      	ands	r3, r2
 800482e:	68fa      	ldr	r2, [r7, #12]
 8004830:	429a      	cmp	r2, r3
 8004832:	d02c      	beq.n	800488e <HAL_RCCEx_PeriphCLKConfig+0x112>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004834:	4b49      	ldr	r3, [pc, #292]	@ (800495c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8004836:	6a1b      	ldr	r3, [r3, #32]
 8004838:	4a4a      	ldr	r2, [pc, #296]	@ (8004964 <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 800483a:	4013      	ands	r3, r2
 800483c:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800483e:	4b47      	ldr	r3, [pc, #284]	@ (800495c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8004840:	6a1a      	ldr	r2, [r3, #32]
 8004842:	4b46      	ldr	r3, [pc, #280]	@ (800495c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8004844:	2180      	movs	r1, #128	@ 0x80
 8004846:	0249      	lsls	r1, r1, #9
 8004848:	430a      	orrs	r2, r1
 800484a:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800484c:	4b43      	ldr	r3, [pc, #268]	@ (800495c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800484e:	6a1a      	ldr	r2, [r3, #32]
 8004850:	4b42      	ldr	r3, [pc, #264]	@ (800495c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8004852:	4945      	ldr	r1, [pc, #276]	@ (8004968 <HAL_RCCEx_PeriphCLKConfig+0x1ec>)
 8004854:	400a      	ands	r2, r1
 8004856:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8004858:	4b40      	ldr	r3, [pc, #256]	@ (800495c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800485a:	68fa      	ldr	r2, [r7, #12]
 800485c:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 800485e:	68fb      	ldr	r3, [r7, #12]
 8004860:	2201      	movs	r2, #1
 8004862:	4013      	ands	r3, r2
 8004864:	d013      	beq.n	800488e <HAL_RCCEx_PeriphCLKConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004866:	f7fe fa69 	bl	8002d3c <HAL_GetTick>
 800486a:	0003      	movs	r3, r0
 800486c:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800486e:	e009      	b.n	8004884 <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004870:	f7fe fa64 	bl	8002d3c <HAL_GetTick>
 8004874:	0002      	movs	r2, r0
 8004876:	693b      	ldr	r3, [r7, #16]
 8004878:	1ad3      	subs	r3, r2, r3
 800487a:	4a3c      	ldr	r2, [pc, #240]	@ (800496c <HAL_RCCEx_PeriphCLKConfig+0x1f0>)
 800487c:	4293      	cmp	r3, r2
 800487e:	d901      	bls.n	8004884 <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            return HAL_TIMEOUT;
 8004880:	2303      	movs	r3, #3
 8004882:	e067      	b.n	8004954 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004884:	4b35      	ldr	r3, [pc, #212]	@ (800495c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8004886:	6a1b      	ldr	r3, [r3, #32]
 8004888:	2202      	movs	r2, #2
 800488a:	4013      	ands	r3, r2
 800488c:	d0f0      	beq.n	8004870 <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800488e:	4b33      	ldr	r3, [pc, #204]	@ (800495c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8004890:	6a1b      	ldr	r3, [r3, #32]
 8004892:	4a34      	ldr	r2, [pc, #208]	@ (8004964 <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 8004894:	4013      	ands	r3, r2
 8004896:	0019      	movs	r1, r3
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	685a      	ldr	r2, [r3, #4]
 800489c:	4b2f      	ldr	r3, [pc, #188]	@ (800495c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800489e:	430a      	orrs	r2, r1
 80048a0:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80048a2:	2317      	movs	r3, #23
 80048a4:	18fb      	adds	r3, r7, r3
 80048a6:	781b      	ldrb	r3, [r3, #0]
 80048a8:	2b01      	cmp	r3, #1
 80048aa:	d105      	bne.n	80048b8 <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80048ac:	4b2b      	ldr	r3, [pc, #172]	@ (800495c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80048ae:	69da      	ldr	r2, [r3, #28]
 80048b0:	4b2a      	ldr	r3, [pc, #168]	@ (800495c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80048b2:	492f      	ldr	r1, [pc, #188]	@ (8004970 <HAL_RCCEx_PeriphCLKConfig+0x1f4>)
 80048b4:	400a      	ands	r2, r1
 80048b6:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	2201      	movs	r2, #1
 80048be:	4013      	ands	r3, r2
 80048c0:	d009      	beq.n	80048d6 <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80048c2:	4b26      	ldr	r3, [pc, #152]	@ (800495c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80048c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80048c6:	2203      	movs	r2, #3
 80048c8:	4393      	bics	r3, r2
 80048ca:	0019      	movs	r1, r3
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	689a      	ldr	r2, [r3, #8]
 80048d0:	4b22      	ldr	r3, [pc, #136]	@ (800495c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80048d2:	430a      	orrs	r2, r1
 80048d4:	631a      	str	r2, [r3, #48]	@ 0x30
  }
  
#if defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	2202      	movs	r2, #2
 80048dc:	4013      	ands	r3, r2
 80048de:	d009      	beq.n	80048f4 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80048e0:	4b1e      	ldr	r3, [pc, #120]	@ (800495c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80048e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80048e4:	4a23      	ldr	r2, [pc, #140]	@ (8004974 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80048e6:	4013      	ands	r3, r2
 80048e8:	0019      	movs	r1, r3
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	68da      	ldr	r2, [r3, #12]
 80048ee:	4b1b      	ldr	r3, [pc, #108]	@ (800495c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80048f0:	430a      	orrs	r2, r1
 80048f2:	631a      	str	r2, [r3, #48]	@ 0x30
#endif /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */

#if defined(STM32F091xC) || defined(STM32F098xx)
  /*----------------------------- USART3 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	681a      	ldr	r2, [r3, #0]
 80048f8:	2380      	movs	r3, #128	@ 0x80
 80048fa:	02db      	lsls	r3, r3, #11
 80048fc:	4013      	ands	r3, r2
 80048fe:	d009      	beq.n	8004914 <HAL_RCCEx_PeriphCLKConfig+0x198>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004900:	4b16      	ldr	r3, [pc, #88]	@ (800495c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8004902:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004904:	4a1c      	ldr	r2, [pc, #112]	@ (8004978 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8004906:	4013      	ands	r3, r2
 8004908:	0019      	movs	r1, r3
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	691a      	ldr	r2, [r3, #16]
 800490e:	4b13      	ldr	r3, [pc, #76]	@ (800495c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8004910:	430a      	orrs	r2, r1
 8004912:	631a      	str	r2, [r3, #48]	@ 0x30
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	2220      	movs	r2, #32
 800491a:	4013      	ands	r3, r2
 800491c:	d009      	beq.n	8004932 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800491e:	4b0f      	ldr	r3, [pc, #60]	@ (800495c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8004920:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004922:	2210      	movs	r2, #16
 8004924:	4393      	bics	r3, r2
 8004926:	0019      	movs	r1, r3
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	695a      	ldr	r2, [r3, #20]
 800492c:	4b0b      	ldr	r3, [pc, #44]	@ (800495c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800492e:	430a      	orrs	r2, r1
 8004930:	631a      	str	r2, [r3, #48]	@ 0x30
#if defined(STM32F042x6) || defined(STM32F048xx)\
 || defined(STM32F051x8) || defined(STM32F058xx)\
 || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*------------------------------ CEC clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	681a      	ldr	r2, [r3, #0]
 8004936:	2380      	movs	r3, #128	@ 0x80
 8004938:	00db      	lsls	r3, r3, #3
 800493a:	4013      	ands	r3, r2
 800493c:	d009      	beq.n	8004952 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800493e:	4b07      	ldr	r3, [pc, #28]	@ (800495c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8004940:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004942:	2240      	movs	r2, #64	@ 0x40
 8004944:	4393      	bics	r3, r2
 8004946:	0019      	movs	r1, r3
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	699a      	ldr	r2, [r3, #24]
 800494c:	4b03      	ldr	r3, [pc, #12]	@ (800495c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800494e:	430a      	orrs	r2, r1
 8004950:	631a      	str	r2, [r3, #48]	@ 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 8004952:	2300      	movs	r3, #0
}
 8004954:	0018      	movs	r0, r3
 8004956:	46bd      	mov	sp, r7
 8004958:	b006      	add	sp, #24
 800495a:	bd80      	pop	{r7, pc}
 800495c:	40021000 	.word	0x40021000
 8004960:	40007000 	.word	0x40007000
 8004964:	fffffcff 	.word	0xfffffcff
 8004968:	fffeffff 	.word	0xfffeffff
 800496c:	00001388 	.word	0x00001388
 8004970:	efffffff 	.word	0xefffffff
 8004974:	fffcffff 	.word	0xfffcffff
 8004978:	fff3ffff 	.word	0xfff3ffff

0800497c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800497c:	b580      	push	{r7, lr}
 800497e:	b082      	sub	sp, #8
 8004980:	af00      	add	r7, sp, #0
 8004982:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	2b00      	cmp	r3, #0
 8004988:	d101      	bne.n	800498e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800498a:	2301      	movs	r3, #1
 800498c:	e042      	b.n	8004a14 <HAL_TIM_Base_Init+0x98>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	223d      	movs	r2, #61	@ 0x3d
 8004992:	5c9b      	ldrb	r3, [r3, r2]
 8004994:	b2db      	uxtb	r3, r3
 8004996:	2b00      	cmp	r3, #0
 8004998:	d107      	bne.n	80049aa <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	223c      	movs	r2, #60	@ 0x3c
 800499e:	2100      	movs	r1, #0
 80049a0:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	0018      	movs	r0, r3
 80049a6:	f7fe f843 	bl	8002a30 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	223d      	movs	r2, #61	@ 0x3d
 80049ae:	2102      	movs	r1, #2
 80049b0:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	681a      	ldr	r2, [r3, #0]
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	3304      	adds	r3, #4
 80049ba:	0019      	movs	r1, r3
 80049bc:	0010      	movs	r0, r2
 80049be:	f000 fad7 	bl	8004f70 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	2246      	movs	r2, #70	@ 0x46
 80049c6:	2101      	movs	r1, #1
 80049c8:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	223e      	movs	r2, #62	@ 0x3e
 80049ce:	2101      	movs	r1, #1
 80049d0:	5499      	strb	r1, [r3, r2]
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	223f      	movs	r2, #63	@ 0x3f
 80049d6:	2101      	movs	r1, #1
 80049d8:	5499      	strb	r1, [r3, r2]
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	2240      	movs	r2, #64	@ 0x40
 80049de:	2101      	movs	r1, #1
 80049e0:	5499      	strb	r1, [r3, r2]
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	2241      	movs	r2, #65	@ 0x41
 80049e6:	2101      	movs	r1, #1
 80049e8:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	2242      	movs	r2, #66	@ 0x42
 80049ee:	2101      	movs	r1, #1
 80049f0:	5499      	strb	r1, [r3, r2]
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	2243      	movs	r2, #67	@ 0x43
 80049f6:	2101      	movs	r1, #1
 80049f8:	5499      	strb	r1, [r3, r2]
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	2244      	movs	r2, #68	@ 0x44
 80049fe:	2101      	movs	r1, #1
 8004a00:	5499      	strb	r1, [r3, r2]
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	2245      	movs	r2, #69	@ 0x45
 8004a06:	2101      	movs	r1, #1
 8004a08:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	223d      	movs	r2, #61	@ 0x3d
 8004a0e:	2101      	movs	r1, #1
 8004a10:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004a12:	2300      	movs	r3, #0
}
 8004a14:	0018      	movs	r0, r3
 8004a16:	46bd      	mov	sp, r7
 8004a18:	b002      	add	sp, #8
 8004a1a:	bd80      	pop	{r7, pc}

08004a1c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004a1c:	b580      	push	{r7, lr}
 8004a1e:	b082      	sub	sp, #8
 8004a20:	af00      	add	r7, sp, #0
 8004a22:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	2b00      	cmp	r3, #0
 8004a28:	d101      	bne.n	8004a2e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004a2a:	2301      	movs	r3, #1
 8004a2c:	e042      	b.n	8004ab4 <HAL_TIM_PWM_Init+0x98>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	223d      	movs	r2, #61	@ 0x3d
 8004a32:	5c9b      	ldrb	r3, [r3, r2]
 8004a34:	b2db      	uxtb	r3, r3
 8004a36:	2b00      	cmp	r3, #0
 8004a38:	d107      	bne.n	8004a4a <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	223c      	movs	r2, #60	@ 0x3c
 8004a3e:	2100      	movs	r1, #0
 8004a40:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	0018      	movs	r0, r3
 8004a46:	f000 f839 	bl	8004abc <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	223d      	movs	r2, #61	@ 0x3d
 8004a4e:	2102      	movs	r1, #2
 8004a50:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	681a      	ldr	r2, [r3, #0]
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	3304      	adds	r3, #4
 8004a5a:	0019      	movs	r1, r3
 8004a5c:	0010      	movs	r0, r2
 8004a5e:	f000 fa87 	bl	8004f70 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	2246      	movs	r2, #70	@ 0x46
 8004a66:	2101      	movs	r1, #1
 8004a68:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	223e      	movs	r2, #62	@ 0x3e
 8004a6e:	2101      	movs	r1, #1
 8004a70:	5499      	strb	r1, [r3, r2]
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	223f      	movs	r2, #63	@ 0x3f
 8004a76:	2101      	movs	r1, #1
 8004a78:	5499      	strb	r1, [r3, r2]
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	2240      	movs	r2, #64	@ 0x40
 8004a7e:	2101      	movs	r1, #1
 8004a80:	5499      	strb	r1, [r3, r2]
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	2241      	movs	r2, #65	@ 0x41
 8004a86:	2101      	movs	r1, #1
 8004a88:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	2242      	movs	r2, #66	@ 0x42
 8004a8e:	2101      	movs	r1, #1
 8004a90:	5499      	strb	r1, [r3, r2]
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	2243      	movs	r2, #67	@ 0x43
 8004a96:	2101      	movs	r1, #1
 8004a98:	5499      	strb	r1, [r3, r2]
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	2244      	movs	r2, #68	@ 0x44
 8004a9e:	2101      	movs	r1, #1
 8004aa0:	5499      	strb	r1, [r3, r2]
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	2245      	movs	r2, #69	@ 0x45
 8004aa6:	2101      	movs	r1, #1
 8004aa8:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	223d      	movs	r2, #61	@ 0x3d
 8004aae:	2101      	movs	r1, #1
 8004ab0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004ab2:	2300      	movs	r3, #0
}
 8004ab4:	0018      	movs	r0, r3
 8004ab6:	46bd      	mov	sp, r7
 8004ab8:	b002      	add	sp, #8
 8004aba:	bd80      	pop	{r7, pc}

08004abc <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004abc:	b580      	push	{r7, lr}
 8004abe:	b082      	sub	sp, #8
 8004ac0:	af00      	add	r7, sp, #0
 8004ac2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004ac4:	46c0      	nop			@ (mov r8, r8)
 8004ac6:	46bd      	mov	sp, r7
 8004ac8:	b002      	add	sp, #8
 8004aca:	bd80      	pop	{r7, pc}

08004acc <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004acc:	b580      	push	{r7, lr}
 8004ace:	b084      	sub	sp, #16
 8004ad0:	af00      	add	r7, sp, #0
 8004ad2:	6078      	str	r0, [r7, #4]
 8004ad4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004ad6:	683b      	ldr	r3, [r7, #0]
 8004ad8:	2b00      	cmp	r3, #0
 8004ada:	d108      	bne.n	8004aee <HAL_TIM_PWM_Start+0x22>
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	223e      	movs	r2, #62	@ 0x3e
 8004ae0:	5c9b      	ldrb	r3, [r3, r2]
 8004ae2:	b2db      	uxtb	r3, r3
 8004ae4:	3b01      	subs	r3, #1
 8004ae6:	1e5a      	subs	r2, r3, #1
 8004ae8:	4193      	sbcs	r3, r2
 8004aea:	b2db      	uxtb	r3, r3
 8004aec:	e01f      	b.n	8004b2e <HAL_TIM_PWM_Start+0x62>
 8004aee:	683b      	ldr	r3, [r7, #0]
 8004af0:	2b04      	cmp	r3, #4
 8004af2:	d108      	bne.n	8004b06 <HAL_TIM_PWM_Start+0x3a>
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	223f      	movs	r2, #63	@ 0x3f
 8004af8:	5c9b      	ldrb	r3, [r3, r2]
 8004afa:	b2db      	uxtb	r3, r3
 8004afc:	3b01      	subs	r3, #1
 8004afe:	1e5a      	subs	r2, r3, #1
 8004b00:	4193      	sbcs	r3, r2
 8004b02:	b2db      	uxtb	r3, r3
 8004b04:	e013      	b.n	8004b2e <HAL_TIM_PWM_Start+0x62>
 8004b06:	683b      	ldr	r3, [r7, #0]
 8004b08:	2b08      	cmp	r3, #8
 8004b0a:	d108      	bne.n	8004b1e <HAL_TIM_PWM_Start+0x52>
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	2240      	movs	r2, #64	@ 0x40
 8004b10:	5c9b      	ldrb	r3, [r3, r2]
 8004b12:	b2db      	uxtb	r3, r3
 8004b14:	3b01      	subs	r3, #1
 8004b16:	1e5a      	subs	r2, r3, #1
 8004b18:	4193      	sbcs	r3, r2
 8004b1a:	b2db      	uxtb	r3, r3
 8004b1c:	e007      	b.n	8004b2e <HAL_TIM_PWM_Start+0x62>
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	2241      	movs	r2, #65	@ 0x41
 8004b22:	5c9b      	ldrb	r3, [r3, r2]
 8004b24:	b2db      	uxtb	r3, r3
 8004b26:	3b01      	subs	r3, #1
 8004b28:	1e5a      	subs	r2, r3, #1
 8004b2a:	4193      	sbcs	r3, r2
 8004b2c:	b2db      	uxtb	r3, r3
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	d001      	beq.n	8004b36 <HAL_TIM_PWM_Start+0x6a>
  {
    return HAL_ERROR;
 8004b32:	2301      	movs	r3, #1
 8004b34:	e074      	b.n	8004c20 <HAL_TIM_PWM_Start+0x154>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004b36:	683b      	ldr	r3, [r7, #0]
 8004b38:	2b00      	cmp	r3, #0
 8004b3a:	d104      	bne.n	8004b46 <HAL_TIM_PWM_Start+0x7a>
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	223e      	movs	r2, #62	@ 0x3e
 8004b40:	2102      	movs	r1, #2
 8004b42:	5499      	strb	r1, [r3, r2]
 8004b44:	e013      	b.n	8004b6e <HAL_TIM_PWM_Start+0xa2>
 8004b46:	683b      	ldr	r3, [r7, #0]
 8004b48:	2b04      	cmp	r3, #4
 8004b4a:	d104      	bne.n	8004b56 <HAL_TIM_PWM_Start+0x8a>
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	223f      	movs	r2, #63	@ 0x3f
 8004b50:	2102      	movs	r1, #2
 8004b52:	5499      	strb	r1, [r3, r2]
 8004b54:	e00b      	b.n	8004b6e <HAL_TIM_PWM_Start+0xa2>
 8004b56:	683b      	ldr	r3, [r7, #0]
 8004b58:	2b08      	cmp	r3, #8
 8004b5a:	d104      	bne.n	8004b66 <HAL_TIM_PWM_Start+0x9a>
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	2240      	movs	r2, #64	@ 0x40
 8004b60:	2102      	movs	r1, #2
 8004b62:	5499      	strb	r1, [r3, r2]
 8004b64:	e003      	b.n	8004b6e <HAL_TIM_PWM_Start+0xa2>
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	2241      	movs	r2, #65	@ 0x41
 8004b6a:	2102      	movs	r1, #2
 8004b6c:	5499      	strb	r1, [r3, r2]

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	6839      	ldr	r1, [r7, #0]
 8004b74:	2201      	movs	r2, #1
 8004b76:	0018      	movs	r0, r3
 8004b78:	f000 fd1e 	bl	80055b8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	4a29      	ldr	r2, [pc, #164]	@ (8004c28 <HAL_TIM_PWM_Start+0x15c>)
 8004b82:	4293      	cmp	r3, r2
 8004b84:	d00e      	beq.n	8004ba4 <HAL_TIM_PWM_Start+0xd8>
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	4a28      	ldr	r2, [pc, #160]	@ (8004c2c <HAL_TIM_PWM_Start+0x160>)
 8004b8c:	4293      	cmp	r3, r2
 8004b8e:	d009      	beq.n	8004ba4 <HAL_TIM_PWM_Start+0xd8>
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	4a26      	ldr	r2, [pc, #152]	@ (8004c30 <HAL_TIM_PWM_Start+0x164>)
 8004b96:	4293      	cmp	r3, r2
 8004b98:	d004      	beq.n	8004ba4 <HAL_TIM_PWM_Start+0xd8>
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	4a25      	ldr	r2, [pc, #148]	@ (8004c34 <HAL_TIM_PWM_Start+0x168>)
 8004ba0:	4293      	cmp	r3, r2
 8004ba2:	d101      	bne.n	8004ba8 <HAL_TIM_PWM_Start+0xdc>
 8004ba4:	2301      	movs	r3, #1
 8004ba6:	e000      	b.n	8004baa <HAL_TIM_PWM_Start+0xde>
 8004ba8:	2300      	movs	r3, #0
 8004baa:	2b00      	cmp	r3, #0
 8004bac:	d008      	beq.n	8004bc0 <HAL_TIM_PWM_Start+0xf4>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	2180      	movs	r1, #128	@ 0x80
 8004bba:	0209      	lsls	r1, r1, #8
 8004bbc:	430a      	orrs	r2, r1
 8004bbe:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	4a18      	ldr	r2, [pc, #96]	@ (8004c28 <HAL_TIM_PWM_Start+0x15c>)
 8004bc6:	4293      	cmp	r3, r2
 8004bc8:	d00f      	beq.n	8004bea <HAL_TIM_PWM_Start+0x11e>
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	681a      	ldr	r2, [r3, #0]
 8004bce:	2380      	movs	r3, #128	@ 0x80
 8004bd0:	05db      	lsls	r3, r3, #23
 8004bd2:	429a      	cmp	r2, r3
 8004bd4:	d009      	beq.n	8004bea <HAL_TIM_PWM_Start+0x11e>
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	4a17      	ldr	r2, [pc, #92]	@ (8004c38 <HAL_TIM_PWM_Start+0x16c>)
 8004bdc:	4293      	cmp	r3, r2
 8004bde:	d004      	beq.n	8004bea <HAL_TIM_PWM_Start+0x11e>
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	4a11      	ldr	r2, [pc, #68]	@ (8004c2c <HAL_TIM_PWM_Start+0x160>)
 8004be6:	4293      	cmp	r3, r2
 8004be8:	d111      	bne.n	8004c0e <HAL_TIM_PWM_Start+0x142>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	689b      	ldr	r3, [r3, #8]
 8004bf0:	2207      	movs	r2, #7
 8004bf2:	4013      	ands	r3, r2
 8004bf4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	2b06      	cmp	r3, #6
 8004bfa:	d010      	beq.n	8004c1e <HAL_TIM_PWM_Start+0x152>
    {
      __HAL_TIM_ENABLE(htim);
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	681a      	ldr	r2, [r3, #0]
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	2101      	movs	r1, #1
 8004c08:	430a      	orrs	r2, r1
 8004c0a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004c0c:	e007      	b.n	8004c1e <HAL_TIM_PWM_Start+0x152>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	681a      	ldr	r2, [r3, #0]
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	2101      	movs	r1, #1
 8004c1a:	430a      	orrs	r2, r1
 8004c1c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004c1e:	2300      	movs	r3, #0
}
 8004c20:	0018      	movs	r0, r3
 8004c22:	46bd      	mov	sp, r7
 8004c24:	b004      	add	sp, #16
 8004c26:	bd80      	pop	{r7, pc}
 8004c28:	40012c00 	.word	0x40012c00
 8004c2c:	40014000 	.word	0x40014000
 8004c30:	40014400 	.word	0x40014400
 8004c34:	40014800 	.word	0x40014800
 8004c38:	40000400 	.word	0x40000400

08004c3c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004c3c:	b580      	push	{r7, lr}
 8004c3e:	b086      	sub	sp, #24
 8004c40:	af00      	add	r7, sp, #0
 8004c42:	60f8      	str	r0, [r7, #12]
 8004c44:	60b9      	str	r1, [r7, #8]
 8004c46:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004c48:	2317      	movs	r3, #23
 8004c4a:	18fb      	adds	r3, r7, r3
 8004c4c:	2200      	movs	r2, #0
 8004c4e:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	223c      	movs	r2, #60	@ 0x3c
 8004c54:	5c9b      	ldrb	r3, [r3, r2]
 8004c56:	2b01      	cmp	r3, #1
 8004c58:	d101      	bne.n	8004c5e <HAL_TIM_PWM_ConfigChannel+0x22>
 8004c5a:	2302      	movs	r3, #2
 8004c5c:	e0ad      	b.n	8004dba <HAL_TIM_PWM_ConfigChannel+0x17e>
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	223c      	movs	r2, #60	@ 0x3c
 8004c62:	2101      	movs	r1, #1
 8004c64:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	2b0c      	cmp	r3, #12
 8004c6a:	d100      	bne.n	8004c6e <HAL_TIM_PWM_ConfigChannel+0x32>
 8004c6c:	e076      	b.n	8004d5c <HAL_TIM_PWM_ConfigChannel+0x120>
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	2b0c      	cmp	r3, #12
 8004c72:	d900      	bls.n	8004c76 <HAL_TIM_PWM_ConfigChannel+0x3a>
 8004c74:	e095      	b.n	8004da2 <HAL_TIM_PWM_ConfigChannel+0x166>
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	2b08      	cmp	r3, #8
 8004c7a:	d04e      	beq.n	8004d1a <HAL_TIM_PWM_ConfigChannel+0xde>
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	2b08      	cmp	r3, #8
 8004c80:	d900      	bls.n	8004c84 <HAL_TIM_PWM_ConfigChannel+0x48>
 8004c82:	e08e      	b.n	8004da2 <HAL_TIM_PWM_ConfigChannel+0x166>
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	2b00      	cmp	r3, #0
 8004c88:	d003      	beq.n	8004c92 <HAL_TIM_PWM_ConfigChannel+0x56>
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	2b04      	cmp	r3, #4
 8004c8e:	d021      	beq.n	8004cd4 <HAL_TIM_PWM_ConfigChannel+0x98>
 8004c90:	e087      	b.n	8004da2 <HAL_TIM_PWM_ConfigChannel+0x166>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004c92:	68fb      	ldr	r3, [r7, #12]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	68ba      	ldr	r2, [r7, #8]
 8004c98:	0011      	movs	r1, r2
 8004c9a:	0018      	movs	r0, r3
 8004c9c:	f000 f9f6 	bl	800508c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	699a      	ldr	r2, [r3, #24]
 8004ca6:	68fb      	ldr	r3, [r7, #12]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	2108      	movs	r1, #8
 8004cac:	430a      	orrs	r2, r1
 8004cae:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	699a      	ldr	r2, [r3, #24]
 8004cb6:	68fb      	ldr	r3, [r7, #12]
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	2104      	movs	r1, #4
 8004cbc:	438a      	bics	r2, r1
 8004cbe:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	6999      	ldr	r1, [r3, #24]
 8004cc6:	68bb      	ldr	r3, [r7, #8]
 8004cc8:	691a      	ldr	r2, [r3, #16]
 8004cca:	68fb      	ldr	r3, [r7, #12]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	430a      	orrs	r2, r1
 8004cd0:	619a      	str	r2, [r3, #24]
      break;
 8004cd2:	e06b      	b.n	8004dac <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	68ba      	ldr	r2, [r7, #8]
 8004cda:	0011      	movs	r1, r2
 8004cdc:	0018      	movs	r0, r3
 8004cde:	f000 fa5d 	bl	800519c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	699a      	ldr	r2, [r3, #24]
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	2180      	movs	r1, #128	@ 0x80
 8004cee:	0109      	lsls	r1, r1, #4
 8004cf0:	430a      	orrs	r2, r1
 8004cf2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004cf4:	68fb      	ldr	r3, [r7, #12]
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	699a      	ldr	r2, [r3, #24]
 8004cfa:	68fb      	ldr	r3, [r7, #12]
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	4931      	ldr	r1, [pc, #196]	@ (8004dc4 <HAL_TIM_PWM_ConfigChannel+0x188>)
 8004d00:	400a      	ands	r2, r1
 8004d02:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004d04:	68fb      	ldr	r3, [r7, #12]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	6999      	ldr	r1, [r3, #24]
 8004d0a:	68bb      	ldr	r3, [r7, #8]
 8004d0c:	691b      	ldr	r3, [r3, #16]
 8004d0e:	021a      	lsls	r2, r3, #8
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	430a      	orrs	r2, r1
 8004d16:	619a      	str	r2, [r3, #24]
      break;
 8004d18:	e048      	b.n	8004dac <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004d1a:	68fb      	ldr	r3, [r7, #12]
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	68ba      	ldr	r2, [r7, #8]
 8004d20:	0011      	movs	r1, r2
 8004d22:	0018      	movs	r0, r3
 8004d24:	f000 fabe 	bl	80052a4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	69da      	ldr	r2, [r3, #28]
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	2108      	movs	r1, #8
 8004d34:	430a      	orrs	r2, r1
 8004d36:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004d38:	68fb      	ldr	r3, [r7, #12]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	69da      	ldr	r2, [r3, #28]
 8004d3e:	68fb      	ldr	r3, [r7, #12]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	2104      	movs	r1, #4
 8004d44:	438a      	bics	r2, r1
 8004d46:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004d48:	68fb      	ldr	r3, [r7, #12]
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	69d9      	ldr	r1, [r3, #28]
 8004d4e:	68bb      	ldr	r3, [r7, #8]
 8004d50:	691a      	ldr	r2, [r3, #16]
 8004d52:	68fb      	ldr	r3, [r7, #12]
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	430a      	orrs	r2, r1
 8004d58:	61da      	str	r2, [r3, #28]
      break;
 8004d5a:	e027      	b.n	8004dac <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	68ba      	ldr	r2, [r7, #8]
 8004d62:	0011      	movs	r1, r2
 8004d64:	0018      	movs	r0, r3
 8004d66:	f000 fb23 	bl	80053b0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004d6a:	68fb      	ldr	r3, [r7, #12]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	69da      	ldr	r2, [r3, #28]
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	2180      	movs	r1, #128	@ 0x80
 8004d76:	0109      	lsls	r1, r1, #4
 8004d78:	430a      	orrs	r2, r1
 8004d7a:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004d7c:	68fb      	ldr	r3, [r7, #12]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	69da      	ldr	r2, [r3, #28]
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	490f      	ldr	r1, [pc, #60]	@ (8004dc4 <HAL_TIM_PWM_ConfigChannel+0x188>)
 8004d88:	400a      	ands	r2, r1
 8004d8a:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004d8c:	68fb      	ldr	r3, [r7, #12]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	69d9      	ldr	r1, [r3, #28]
 8004d92:	68bb      	ldr	r3, [r7, #8]
 8004d94:	691b      	ldr	r3, [r3, #16]
 8004d96:	021a      	lsls	r2, r3, #8
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	430a      	orrs	r2, r1
 8004d9e:	61da      	str	r2, [r3, #28]
      break;
 8004da0:	e004      	b.n	8004dac <HAL_TIM_PWM_ConfigChannel+0x170>
    }

    default:
      status = HAL_ERROR;
 8004da2:	2317      	movs	r3, #23
 8004da4:	18fb      	adds	r3, r7, r3
 8004da6:	2201      	movs	r2, #1
 8004da8:	701a      	strb	r2, [r3, #0]
      break;
 8004daa:	46c0      	nop			@ (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	223c      	movs	r2, #60	@ 0x3c
 8004db0:	2100      	movs	r1, #0
 8004db2:	5499      	strb	r1, [r3, r2]

  return status;
 8004db4:	2317      	movs	r3, #23
 8004db6:	18fb      	adds	r3, r7, r3
 8004db8:	781b      	ldrb	r3, [r3, #0]
}
 8004dba:	0018      	movs	r0, r3
 8004dbc:	46bd      	mov	sp, r7
 8004dbe:	b006      	add	sp, #24
 8004dc0:	bd80      	pop	{r7, pc}
 8004dc2:	46c0      	nop			@ (mov r8, r8)
 8004dc4:	fffffbff 	.word	0xfffffbff

08004dc8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004dc8:	b580      	push	{r7, lr}
 8004dca:	b084      	sub	sp, #16
 8004dcc:	af00      	add	r7, sp, #0
 8004dce:	6078      	str	r0, [r7, #4]
 8004dd0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004dd2:	230f      	movs	r3, #15
 8004dd4:	18fb      	adds	r3, r7, r3
 8004dd6:	2200      	movs	r2, #0
 8004dd8:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	223c      	movs	r2, #60	@ 0x3c
 8004dde:	5c9b      	ldrb	r3, [r3, r2]
 8004de0:	2b01      	cmp	r3, #1
 8004de2:	d101      	bne.n	8004de8 <HAL_TIM_ConfigClockSource+0x20>
 8004de4:	2302      	movs	r3, #2
 8004de6:	e0bc      	b.n	8004f62 <HAL_TIM_ConfigClockSource+0x19a>
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	223c      	movs	r2, #60	@ 0x3c
 8004dec:	2101      	movs	r1, #1
 8004dee:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	223d      	movs	r2, #61	@ 0x3d
 8004df4:	2102      	movs	r1, #2
 8004df6:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	689b      	ldr	r3, [r3, #8]
 8004dfe:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004e00:	68bb      	ldr	r3, [r7, #8]
 8004e02:	2277      	movs	r2, #119	@ 0x77
 8004e04:	4393      	bics	r3, r2
 8004e06:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004e08:	68bb      	ldr	r3, [r7, #8]
 8004e0a:	4a58      	ldr	r2, [pc, #352]	@ (8004f6c <HAL_TIM_ConfigClockSource+0x1a4>)
 8004e0c:	4013      	ands	r3, r2
 8004e0e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	68ba      	ldr	r2, [r7, #8]
 8004e16:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004e18:	683b      	ldr	r3, [r7, #0]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	2280      	movs	r2, #128	@ 0x80
 8004e1e:	0192      	lsls	r2, r2, #6
 8004e20:	4293      	cmp	r3, r2
 8004e22:	d040      	beq.n	8004ea6 <HAL_TIM_ConfigClockSource+0xde>
 8004e24:	2280      	movs	r2, #128	@ 0x80
 8004e26:	0192      	lsls	r2, r2, #6
 8004e28:	4293      	cmp	r3, r2
 8004e2a:	d900      	bls.n	8004e2e <HAL_TIM_ConfigClockSource+0x66>
 8004e2c:	e088      	b.n	8004f40 <HAL_TIM_ConfigClockSource+0x178>
 8004e2e:	2280      	movs	r2, #128	@ 0x80
 8004e30:	0152      	lsls	r2, r2, #5
 8004e32:	4293      	cmp	r3, r2
 8004e34:	d100      	bne.n	8004e38 <HAL_TIM_ConfigClockSource+0x70>
 8004e36:	e088      	b.n	8004f4a <HAL_TIM_ConfigClockSource+0x182>
 8004e38:	2280      	movs	r2, #128	@ 0x80
 8004e3a:	0152      	lsls	r2, r2, #5
 8004e3c:	4293      	cmp	r3, r2
 8004e3e:	d900      	bls.n	8004e42 <HAL_TIM_ConfigClockSource+0x7a>
 8004e40:	e07e      	b.n	8004f40 <HAL_TIM_ConfigClockSource+0x178>
 8004e42:	2b70      	cmp	r3, #112	@ 0x70
 8004e44:	d018      	beq.n	8004e78 <HAL_TIM_ConfigClockSource+0xb0>
 8004e46:	d900      	bls.n	8004e4a <HAL_TIM_ConfigClockSource+0x82>
 8004e48:	e07a      	b.n	8004f40 <HAL_TIM_ConfigClockSource+0x178>
 8004e4a:	2b60      	cmp	r3, #96	@ 0x60
 8004e4c:	d04f      	beq.n	8004eee <HAL_TIM_ConfigClockSource+0x126>
 8004e4e:	d900      	bls.n	8004e52 <HAL_TIM_ConfigClockSource+0x8a>
 8004e50:	e076      	b.n	8004f40 <HAL_TIM_ConfigClockSource+0x178>
 8004e52:	2b50      	cmp	r3, #80	@ 0x50
 8004e54:	d03b      	beq.n	8004ece <HAL_TIM_ConfigClockSource+0x106>
 8004e56:	d900      	bls.n	8004e5a <HAL_TIM_ConfigClockSource+0x92>
 8004e58:	e072      	b.n	8004f40 <HAL_TIM_ConfigClockSource+0x178>
 8004e5a:	2b40      	cmp	r3, #64	@ 0x40
 8004e5c:	d057      	beq.n	8004f0e <HAL_TIM_ConfigClockSource+0x146>
 8004e5e:	d900      	bls.n	8004e62 <HAL_TIM_ConfigClockSource+0x9a>
 8004e60:	e06e      	b.n	8004f40 <HAL_TIM_ConfigClockSource+0x178>
 8004e62:	2b30      	cmp	r3, #48	@ 0x30
 8004e64:	d063      	beq.n	8004f2e <HAL_TIM_ConfigClockSource+0x166>
 8004e66:	d86b      	bhi.n	8004f40 <HAL_TIM_ConfigClockSource+0x178>
 8004e68:	2b20      	cmp	r3, #32
 8004e6a:	d060      	beq.n	8004f2e <HAL_TIM_ConfigClockSource+0x166>
 8004e6c:	d868      	bhi.n	8004f40 <HAL_TIM_ConfigClockSource+0x178>
 8004e6e:	2b00      	cmp	r3, #0
 8004e70:	d05d      	beq.n	8004f2e <HAL_TIM_ConfigClockSource+0x166>
 8004e72:	2b10      	cmp	r3, #16
 8004e74:	d05b      	beq.n	8004f2e <HAL_TIM_ConfigClockSource+0x166>
 8004e76:	e063      	b.n	8004f40 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004e7c:	683b      	ldr	r3, [r7, #0]
 8004e7e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004e80:	683b      	ldr	r3, [r7, #0]
 8004e82:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004e84:	683b      	ldr	r3, [r7, #0]
 8004e86:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004e88:	f000 fb76 	bl	8005578 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	689b      	ldr	r3, [r3, #8]
 8004e92:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004e94:	68bb      	ldr	r3, [r7, #8]
 8004e96:	2277      	movs	r2, #119	@ 0x77
 8004e98:	4313      	orrs	r3, r2
 8004e9a:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	68ba      	ldr	r2, [r7, #8]
 8004ea2:	609a      	str	r2, [r3, #8]
      break;
 8004ea4:	e052      	b.n	8004f4c <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004eaa:	683b      	ldr	r3, [r7, #0]
 8004eac:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004eae:	683b      	ldr	r3, [r7, #0]
 8004eb0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004eb2:	683b      	ldr	r3, [r7, #0]
 8004eb4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004eb6:	f000 fb5f 	bl	8005578 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	689a      	ldr	r2, [r3, #8]
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	2180      	movs	r1, #128	@ 0x80
 8004ec6:	01c9      	lsls	r1, r1, #7
 8004ec8:	430a      	orrs	r2, r1
 8004eca:	609a      	str	r2, [r3, #8]
      break;
 8004ecc:	e03e      	b.n	8004f4c <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004ed2:	683b      	ldr	r3, [r7, #0]
 8004ed4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004ed6:	683b      	ldr	r3, [r7, #0]
 8004ed8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004eda:	001a      	movs	r2, r3
 8004edc:	f000 fad2 	bl	8005484 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	2150      	movs	r1, #80	@ 0x50
 8004ee6:	0018      	movs	r0, r3
 8004ee8:	f000 fb2c 	bl	8005544 <TIM_ITRx_SetConfig>
      break;
 8004eec:	e02e      	b.n	8004f4c <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004ef2:	683b      	ldr	r3, [r7, #0]
 8004ef4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004ef6:	683b      	ldr	r3, [r7, #0]
 8004ef8:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004efa:	001a      	movs	r2, r3
 8004efc:	f000 faf0 	bl	80054e0 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	2160      	movs	r1, #96	@ 0x60
 8004f06:	0018      	movs	r0, r3
 8004f08:	f000 fb1c 	bl	8005544 <TIM_ITRx_SetConfig>
      break;
 8004f0c:	e01e      	b.n	8004f4c <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004f12:	683b      	ldr	r3, [r7, #0]
 8004f14:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004f16:	683b      	ldr	r3, [r7, #0]
 8004f18:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004f1a:	001a      	movs	r2, r3
 8004f1c:	f000 fab2 	bl	8005484 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	2140      	movs	r1, #64	@ 0x40
 8004f26:	0018      	movs	r0, r3
 8004f28:	f000 fb0c 	bl	8005544 <TIM_ITRx_SetConfig>
      break;
 8004f2c:	e00e      	b.n	8004f4c <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	681a      	ldr	r2, [r3, #0]
 8004f32:	683b      	ldr	r3, [r7, #0]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	0019      	movs	r1, r3
 8004f38:	0010      	movs	r0, r2
 8004f3a:	f000 fb03 	bl	8005544 <TIM_ITRx_SetConfig>
      break;
 8004f3e:	e005      	b.n	8004f4c <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 8004f40:	230f      	movs	r3, #15
 8004f42:	18fb      	adds	r3, r7, r3
 8004f44:	2201      	movs	r2, #1
 8004f46:	701a      	strb	r2, [r3, #0]
      break;
 8004f48:	e000      	b.n	8004f4c <HAL_TIM_ConfigClockSource+0x184>
      break;
 8004f4a:	46c0      	nop			@ (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	223d      	movs	r2, #61	@ 0x3d
 8004f50:	2101      	movs	r1, #1
 8004f52:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	223c      	movs	r2, #60	@ 0x3c
 8004f58:	2100      	movs	r1, #0
 8004f5a:	5499      	strb	r1, [r3, r2]

  return status;
 8004f5c:	230f      	movs	r3, #15
 8004f5e:	18fb      	adds	r3, r7, r3
 8004f60:	781b      	ldrb	r3, [r3, #0]
}
 8004f62:	0018      	movs	r0, r3
 8004f64:	46bd      	mov	sp, r7
 8004f66:	b004      	add	sp, #16
 8004f68:	bd80      	pop	{r7, pc}
 8004f6a:	46c0      	nop			@ (mov r8, r8)
 8004f6c:	ffff00ff 	.word	0xffff00ff

08004f70 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004f70:	b580      	push	{r7, lr}
 8004f72:	b084      	sub	sp, #16
 8004f74:	af00      	add	r7, sp, #0
 8004f76:	6078      	str	r0, [r7, #4]
 8004f78:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	4a3b      	ldr	r2, [pc, #236]	@ (8005070 <TIM_Base_SetConfig+0x100>)
 8004f84:	4293      	cmp	r3, r2
 8004f86:	d008      	beq.n	8004f9a <TIM_Base_SetConfig+0x2a>
 8004f88:	687a      	ldr	r2, [r7, #4]
 8004f8a:	2380      	movs	r3, #128	@ 0x80
 8004f8c:	05db      	lsls	r3, r3, #23
 8004f8e:	429a      	cmp	r2, r3
 8004f90:	d003      	beq.n	8004f9a <TIM_Base_SetConfig+0x2a>
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	4a37      	ldr	r2, [pc, #220]	@ (8005074 <TIM_Base_SetConfig+0x104>)
 8004f96:	4293      	cmp	r3, r2
 8004f98:	d108      	bne.n	8004fac <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004f9a:	68fb      	ldr	r3, [r7, #12]
 8004f9c:	2270      	movs	r2, #112	@ 0x70
 8004f9e:	4393      	bics	r3, r2
 8004fa0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004fa2:	683b      	ldr	r3, [r7, #0]
 8004fa4:	685b      	ldr	r3, [r3, #4]
 8004fa6:	68fa      	ldr	r2, [r7, #12]
 8004fa8:	4313      	orrs	r3, r2
 8004faa:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	4a30      	ldr	r2, [pc, #192]	@ (8005070 <TIM_Base_SetConfig+0x100>)
 8004fb0:	4293      	cmp	r3, r2
 8004fb2:	d018      	beq.n	8004fe6 <TIM_Base_SetConfig+0x76>
 8004fb4:	687a      	ldr	r2, [r7, #4]
 8004fb6:	2380      	movs	r3, #128	@ 0x80
 8004fb8:	05db      	lsls	r3, r3, #23
 8004fba:	429a      	cmp	r2, r3
 8004fbc:	d013      	beq.n	8004fe6 <TIM_Base_SetConfig+0x76>
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	4a2c      	ldr	r2, [pc, #176]	@ (8005074 <TIM_Base_SetConfig+0x104>)
 8004fc2:	4293      	cmp	r3, r2
 8004fc4:	d00f      	beq.n	8004fe6 <TIM_Base_SetConfig+0x76>
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	4a2b      	ldr	r2, [pc, #172]	@ (8005078 <TIM_Base_SetConfig+0x108>)
 8004fca:	4293      	cmp	r3, r2
 8004fcc:	d00b      	beq.n	8004fe6 <TIM_Base_SetConfig+0x76>
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	4a2a      	ldr	r2, [pc, #168]	@ (800507c <TIM_Base_SetConfig+0x10c>)
 8004fd2:	4293      	cmp	r3, r2
 8004fd4:	d007      	beq.n	8004fe6 <TIM_Base_SetConfig+0x76>
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	4a29      	ldr	r2, [pc, #164]	@ (8005080 <TIM_Base_SetConfig+0x110>)
 8004fda:	4293      	cmp	r3, r2
 8004fdc:	d003      	beq.n	8004fe6 <TIM_Base_SetConfig+0x76>
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	4a28      	ldr	r2, [pc, #160]	@ (8005084 <TIM_Base_SetConfig+0x114>)
 8004fe2:	4293      	cmp	r3, r2
 8004fe4:	d108      	bne.n	8004ff8 <TIM_Base_SetConfig+0x88>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004fe6:	68fb      	ldr	r3, [r7, #12]
 8004fe8:	4a27      	ldr	r2, [pc, #156]	@ (8005088 <TIM_Base_SetConfig+0x118>)
 8004fea:	4013      	ands	r3, r2
 8004fec:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004fee:	683b      	ldr	r3, [r7, #0]
 8004ff0:	68db      	ldr	r3, [r3, #12]
 8004ff2:	68fa      	ldr	r2, [r7, #12]
 8004ff4:	4313      	orrs	r3, r2
 8004ff6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004ff8:	68fb      	ldr	r3, [r7, #12]
 8004ffa:	2280      	movs	r2, #128	@ 0x80
 8004ffc:	4393      	bics	r3, r2
 8004ffe:	001a      	movs	r2, r3
 8005000:	683b      	ldr	r3, [r7, #0]
 8005002:	695b      	ldr	r3, [r3, #20]
 8005004:	4313      	orrs	r3, r2
 8005006:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	68fa      	ldr	r2, [r7, #12]
 800500c:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800500e:	683b      	ldr	r3, [r7, #0]
 8005010:	689a      	ldr	r2, [r3, #8]
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005016:	683b      	ldr	r3, [r7, #0]
 8005018:	681a      	ldr	r2, [r3, #0]
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	4a13      	ldr	r2, [pc, #76]	@ (8005070 <TIM_Base_SetConfig+0x100>)
 8005022:	4293      	cmp	r3, r2
 8005024:	d00b      	beq.n	800503e <TIM_Base_SetConfig+0xce>
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	4a14      	ldr	r2, [pc, #80]	@ (800507c <TIM_Base_SetConfig+0x10c>)
 800502a:	4293      	cmp	r3, r2
 800502c:	d007      	beq.n	800503e <TIM_Base_SetConfig+0xce>
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	4a13      	ldr	r2, [pc, #76]	@ (8005080 <TIM_Base_SetConfig+0x110>)
 8005032:	4293      	cmp	r3, r2
 8005034:	d003      	beq.n	800503e <TIM_Base_SetConfig+0xce>
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	4a12      	ldr	r2, [pc, #72]	@ (8005084 <TIM_Base_SetConfig+0x114>)
 800503a:	4293      	cmp	r3, r2
 800503c:	d103      	bne.n	8005046 <TIM_Base_SetConfig+0xd6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800503e:	683b      	ldr	r3, [r7, #0]
 8005040:	691a      	ldr	r2, [r3, #16]
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	2201      	movs	r2, #1
 800504a:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	691b      	ldr	r3, [r3, #16]
 8005050:	2201      	movs	r2, #1
 8005052:	4013      	ands	r3, r2
 8005054:	2b01      	cmp	r3, #1
 8005056:	d106      	bne.n	8005066 <TIM_Base_SetConfig+0xf6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	691b      	ldr	r3, [r3, #16]
 800505c:	2201      	movs	r2, #1
 800505e:	4393      	bics	r3, r2
 8005060:	001a      	movs	r2, r3
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	611a      	str	r2, [r3, #16]
  }
}
 8005066:	46c0      	nop			@ (mov r8, r8)
 8005068:	46bd      	mov	sp, r7
 800506a:	b004      	add	sp, #16
 800506c:	bd80      	pop	{r7, pc}
 800506e:	46c0      	nop			@ (mov r8, r8)
 8005070:	40012c00 	.word	0x40012c00
 8005074:	40000400 	.word	0x40000400
 8005078:	40002000 	.word	0x40002000
 800507c:	40014000 	.word	0x40014000
 8005080:	40014400 	.word	0x40014400
 8005084:	40014800 	.word	0x40014800
 8005088:	fffffcff 	.word	0xfffffcff

0800508c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800508c:	b580      	push	{r7, lr}
 800508e:	b086      	sub	sp, #24
 8005090:	af00      	add	r7, sp, #0
 8005092:	6078      	str	r0, [r7, #4]
 8005094:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	6a1b      	ldr	r3, [r3, #32]
 800509a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	6a1b      	ldr	r3, [r3, #32]
 80050a0:	2201      	movs	r2, #1
 80050a2:	4393      	bics	r3, r2
 80050a4:	001a      	movs	r2, r3
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	685b      	ldr	r3, [r3, #4]
 80050ae:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	699b      	ldr	r3, [r3, #24]
 80050b4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80050b6:	68fb      	ldr	r3, [r7, #12]
 80050b8:	2270      	movs	r2, #112	@ 0x70
 80050ba:	4393      	bics	r3, r2
 80050bc:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80050be:	68fb      	ldr	r3, [r7, #12]
 80050c0:	2203      	movs	r2, #3
 80050c2:	4393      	bics	r3, r2
 80050c4:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80050c6:	683b      	ldr	r3, [r7, #0]
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	68fa      	ldr	r2, [r7, #12]
 80050cc:	4313      	orrs	r3, r2
 80050ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80050d0:	697b      	ldr	r3, [r7, #20]
 80050d2:	2202      	movs	r2, #2
 80050d4:	4393      	bics	r3, r2
 80050d6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80050d8:	683b      	ldr	r3, [r7, #0]
 80050da:	689b      	ldr	r3, [r3, #8]
 80050dc:	697a      	ldr	r2, [r7, #20]
 80050de:	4313      	orrs	r3, r2
 80050e0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	4a27      	ldr	r2, [pc, #156]	@ (8005184 <TIM_OC1_SetConfig+0xf8>)
 80050e6:	4293      	cmp	r3, r2
 80050e8:	d00b      	beq.n	8005102 <TIM_OC1_SetConfig+0x76>
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	4a26      	ldr	r2, [pc, #152]	@ (8005188 <TIM_OC1_SetConfig+0xfc>)
 80050ee:	4293      	cmp	r3, r2
 80050f0:	d007      	beq.n	8005102 <TIM_OC1_SetConfig+0x76>
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	4a25      	ldr	r2, [pc, #148]	@ (800518c <TIM_OC1_SetConfig+0x100>)
 80050f6:	4293      	cmp	r3, r2
 80050f8:	d003      	beq.n	8005102 <TIM_OC1_SetConfig+0x76>
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	4a24      	ldr	r2, [pc, #144]	@ (8005190 <TIM_OC1_SetConfig+0x104>)
 80050fe:	4293      	cmp	r3, r2
 8005100:	d10c      	bne.n	800511c <TIM_OC1_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005102:	697b      	ldr	r3, [r7, #20]
 8005104:	2208      	movs	r2, #8
 8005106:	4393      	bics	r3, r2
 8005108:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800510a:	683b      	ldr	r3, [r7, #0]
 800510c:	68db      	ldr	r3, [r3, #12]
 800510e:	697a      	ldr	r2, [r7, #20]
 8005110:	4313      	orrs	r3, r2
 8005112:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005114:	697b      	ldr	r3, [r7, #20]
 8005116:	2204      	movs	r2, #4
 8005118:	4393      	bics	r3, r2
 800511a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	4a19      	ldr	r2, [pc, #100]	@ (8005184 <TIM_OC1_SetConfig+0xf8>)
 8005120:	4293      	cmp	r3, r2
 8005122:	d00b      	beq.n	800513c <TIM_OC1_SetConfig+0xb0>
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	4a18      	ldr	r2, [pc, #96]	@ (8005188 <TIM_OC1_SetConfig+0xfc>)
 8005128:	4293      	cmp	r3, r2
 800512a:	d007      	beq.n	800513c <TIM_OC1_SetConfig+0xb0>
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	4a17      	ldr	r2, [pc, #92]	@ (800518c <TIM_OC1_SetConfig+0x100>)
 8005130:	4293      	cmp	r3, r2
 8005132:	d003      	beq.n	800513c <TIM_OC1_SetConfig+0xb0>
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	4a16      	ldr	r2, [pc, #88]	@ (8005190 <TIM_OC1_SetConfig+0x104>)
 8005138:	4293      	cmp	r3, r2
 800513a:	d111      	bne.n	8005160 <TIM_OC1_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800513c:	693b      	ldr	r3, [r7, #16]
 800513e:	4a15      	ldr	r2, [pc, #84]	@ (8005194 <TIM_OC1_SetConfig+0x108>)
 8005140:	4013      	ands	r3, r2
 8005142:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005144:	693b      	ldr	r3, [r7, #16]
 8005146:	4a14      	ldr	r2, [pc, #80]	@ (8005198 <TIM_OC1_SetConfig+0x10c>)
 8005148:	4013      	ands	r3, r2
 800514a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800514c:	683b      	ldr	r3, [r7, #0]
 800514e:	695b      	ldr	r3, [r3, #20]
 8005150:	693a      	ldr	r2, [r7, #16]
 8005152:	4313      	orrs	r3, r2
 8005154:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005156:	683b      	ldr	r3, [r7, #0]
 8005158:	699b      	ldr	r3, [r3, #24]
 800515a:	693a      	ldr	r2, [r7, #16]
 800515c:	4313      	orrs	r3, r2
 800515e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	693a      	ldr	r2, [r7, #16]
 8005164:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	68fa      	ldr	r2, [r7, #12]
 800516a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800516c:	683b      	ldr	r3, [r7, #0]
 800516e:	685a      	ldr	r2, [r3, #4]
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	697a      	ldr	r2, [r7, #20]
 8005178:	621a      	str	r2, [r3, #32]
}
 800517a:	46c0      	nop			@ (mov r8, r8)
 800517c:	46bd      	mov	sp, r7
 800517e:	b006      	add	sp, #24
 8005180:	bd80      	pop	{r7, pc}
 8005182:	46c0      	nop			@ (mov r8, r8)
 8005184:	40012c00 	.word	0x40012c00
 8005188:	40014000 	.word	0x40014000
 800518c:	40014400 	.word	0x40014400
 8005190:	40014800 	.word	0x40014800
 8005194:	fffffeff 	.word	0xfffffeff
 8005198:	fffffdff 	.word	0xfffffdff

0800519c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800519c:	b580      	push	{r7, lr}
 800519e:	b086      	sub	sp, #24
 80051a0:	af00      	add	r7, sp, #0
 80051a2:	6078      	str	r0, [r7, #4]
 80051a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	6a1b      	ldr	r3, [r3, #32]
 80051aa:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	6a1b      	ldr	r3, [r3, #32]
 80051b0:	2210      	movs	r2, #16
 80051b2:	4393      	bics	r3, r2
 80051b4:	001a      	movs	r2, r3
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	685b      	ldr	r3, [r3, #4]
 80051be:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	699b      	ldr	r3, [r3, #24]
 80051c4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	4a2e      	ldr	r2, [pc, #184]	@ (8005284 <TIM_OC2_SetConfig+0xe8>)
 80051ca:	4013      	ands	r3, r2
 80051cc:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	4a2d      	ldr	r2, [pc, #180]	@ (8005288 <TIM_OC2_SetConfig+0xec>)
 80051d2:	4013      	ands	r3, r2
 80051d4:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80051d6:	683b      	ldr	r3, [r7, #0]
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	021b      	lsls	r3, r3, #8
 80051dc:	68fa      	ldr	r2, [r7, #12]
 80051de:	4313      	orrs	r3, r2
 80051e0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80051e2:	697b      	ldr	r3, [r7, #20]
 80051e4:	2220      	movs	r2, #32
 80051e6:	4393      	bics	r3, r2
 80051e8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80051ea:	683b      	ldr	r3, [r7, #0]
 80051ec:	689b      	ldr	r3, [r3, #8]
 80051ee:	011b      	lsls	r3, r3, #4
 80051f0:	697a      	ldr	r2, [r7, #20]
 80051f2:	4313      	orrs	r3, r2
 80051f4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	4a24      	ldr	r2, [pc, #144]	@ (800528c <TIM_OC2_SetConfig+0xf0>)
 80051fa:	4293      	cmp	r3, r2
 80051fc:	d10d      	bne.n	800521a <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80051fe:	697b      	ldr	r3, [r7, #20]
 8005200:	2280      	movs	r2, #128	@ 0x80
 8005202:	4393      	bics	r3, r2
 8005204:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005206:	683b      	ldr	r3, [r7, #0]
 8005208:	68db      	ldr	r3, [r3, #12]
 800520a:	011b      	lsls	r3, r3, #4
 800520c:	697a      	ldr	r2, [r7, #20]
 800520e:	4313      	orrs	r3, r2
 8005210:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005212:	697b      	ldr	r3, [r7, #20]
 8005214:	2240      	movs	r2, #64	@ 0x40
 8005216:	4393      	bics	r3, r2
 8005218:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	4a1b      	ldr	r2, [pc, #108]	@ (800528c <TIM_OC2_SetConfig+0xf0>)
 800521e:	4293      	cmp	r3, r2
 8005220:	d00b      	beq.n	800523a <TIM_OC2_SetConfig+0x9e>
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	4a1a      	ldr	r2, [pc, #104]	@ (8005290 <TIM_OC2_SetConfig+0xf4>)
 8005226:	4293      	cmp	r3, r2
 8005228:	d007      	beq.n	800523a <TIM_OC2_SetConfig+0x9e>
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	4a19      	ldr	r2, [pc, #100]	@ (8005294 <TIM_OC2_SetConfig+0xf8>)
 800522e:	4293      	cmp	r3, r2
 8005230:	d003      	beq.n	800523a <TIM_OC2_SetConfig+0x9e>
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	4a18      	ldr	r2, [pc, #96]	@ (8005298 <TIM_OC2_SetConfig+0xfc>)
 8005236:	4293      	cmp	r3, r2
 8005238:	d113      	bne.n	8005262 <TIM_OC2_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800523a:	693b      	ldr	r3, [r7, #16]
 800523c:	4a17      	ldr	r2, [pc, #92]	@ (800529c <TIM_OC2_SetConfig+0x100>)
 800523e:	4013      	ands	r3, r2
 8005240:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005242:	693b      	ldr	r3, [r7, #16]
 8005244:	4a16      	ldr	r2, [pc, #88]	@ (80052a0 <TIM_OC2_SetConfig+0x104>)
 8005246:	4013      	ands	r3, r2
 8005248:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800524a:	683b      	ldr	r3, [r7, #0]
 800524c:	695b      	ldr	r3, [r3, #20]
 800524e:	009b      	lsls	r3, r3, #2
 8005250:	693a      	ldr	r2, [r7, #16]
 8005252:	4313      	orrs	r3, r2
 8005254:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005256:	683b      	ldr	r3, [r7, #0]
 8005258:	699b      	ldr	r3, [r3, #24]
 800525a:	009b      	lsls	r3, r3, #2
 800525c:	693a      	ldr	r2, [r7, #16]
 800525e:	4313      	orrs	r3, r2
 8005260:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	693a      	ldr	r2, [r7, #16]
 8005266:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	68fa      	ldr	r2, [r7, #12]
 800526c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800526e:	683b      	ldr	r3, [r7, #0]
 8005270:	685a      	ldr	r2, [r3, #4]
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	697a      	ldr	r2, [r7, #20]
 800527a:	621a      	str	r2, [r3, #32]
}
 800527c:	46c0      	nop			@ (mov r8, r8)
 800527e:	46bd      	mov	sp, r7
 8005280:	b006      	add	sp, #24
 8005282:	bd80      	pop	{r7, pc}
 8005284:	ffff8fff 	.word	0xffff8fff
 8005288:	fffffcff 	.word	0xfffffcff
 800528c:	40012c00 	.word	0x40012c00
 8005290:	40014000 	.word	0x40014000
 8005294:	40014400 	.word	0x40014400
 8005298:	40014800 	.word	0x40014800
 800529c:	fffffbff 	.word	0xfffffbff
 80052a0:	fffff7ff 	.word	0xfffff7ff

080052a4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80052a4:	b580      	push	{r7, lr}
 80052a6:	b086      	sub	sp, #24
 80052a8:	af00      	add	r7, sp, #0
 80052aa:	6078      	str	r0, [r7, #4]
 80052ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	6a1b      	ldr	r3, [r3, #32]
 80052b2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	6a1b      	ldr	r3, [r3, #32]
 80052b8:	4a33      	ldr	r2, [pc, #204]	@ (8005388 <TIM_OC3_SetConfig+0xe4>)
 80052ba:	401a      	ands	r2, r3
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	685b      	ldr	r3, [r3, #4]
 80052c4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	69db      	ldr	r3, [r3, #28]
 80052ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80052cc:	68fb      	ldr	r3, [r7, #12]
 80052ce:	2270      	movs	r2, #112	@ 0x70
 80052d0:	4393      	bics	r3, r2
 80052d2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	2203      	movs	r2, #3
 80052d8:	4393      	bics	r3, r2
 80052da:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80052dc:	683b      	ldr	r3, [r7, #0]
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	68fa      	ldr	r2, [r7, #12]
 80052e2:	4313      	orrs	r3, r2
 80052e4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80052e6:	697b      	ldr	r3, [r7, #20]
 80052e8:	4a28      	ldr	r2, [pc, #160]	@ (800538c <TIM_OC3_SetConfig+0xe8>)
 80052ea:	4013      	ands	r3, r2
 80052ec:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80052ee:	683b      	ldr	r3, [r7, #0]
 80052f0:	689b      	ldr	r3, [r3, #8]
 80052f2:	021b      	lsls	r3, r3, #8
 80052f4:	697a      	ldr	r2, [r7, #20]
 80052f6:	4313      	orrs	r3, r2
 80052f8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	4a24      	ldr	r2, [pc, #144]	@ (8005390 <TIM_OC3_SetConfig+0xec>)
 80052fe:	4293      	cmp	r3, r2
 8005300:	d10d      	bne.n	800531e <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005302:	697b      	ldr	r3, [r7, #20]
 8005304:	4a23      	ldr	r2, [pc, #140]	@ (8005394 <TIM_OC3_SetConfig+0xf0>)
 8005306:	4013      	ands	r3, r2
 8005308:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800530a:	683b      	ldr	r3, [r7, #0]
 800530c:	68db      	ldr	r3, [r3, #12]
 800530e:	021b      	lsls	r3, r3, #8
 8005310:	697a      	ldr	r2, [r7, #20]
 8005312:	4313      	orrs	r3, r2
 8005314:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005316:	697b      	ldr	r3, [r7, #20]
 8005318:	4a1f      	ldr	r2, [pc, #124]	@ (8005398 <TIM_OC3_SetConfig+0xf4>)
 800531a:	4013      	ands	r3, r2
 800531c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	4a1b      	ldr	r2, [pc, #108]	@ (8005390 <TIM_OC3_SetConfig+0xec>)
 8005322:	4293      	cmp	r3, r2
 8005324:	d00b      	beq.n	800533e <TIM_OC3_SetConfig+0x9a>
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	4a1c      	ldr	r2, [pc, #112]	@ (800539c <TIM_OC3_SetConfig+0xf8>)
 800532a:	4293      	cmp	r3, r2
 800532c:	d007      	beq.n	800533e <TIM_OC3_SetConfig+0x9a>
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	4a1b      	ldr	r2, [pc, #108]	@ (80053a0 <TIM_OC3_SetConfig+0xfc>)
 8005332:	4293      	cmp	r3, r2
 8005334:	d003      	beq.n	800533e <TIM_OC3_SetConfig+0x9a>
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	4a1a      	ldr	r2, [pc, #104]	@ (80053a4 <TIM_OC3_SetConfig+0x100>)
 800533a:	4293      	cmp	r3, r2
 800533c:	d113      	bne.n	8005366 <TIM_OC3_SetConfig+0xc2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800533e:	693b      	ldr	r3, [r7, #16]
 8005340:	4a19      	ldr	r2, [pc, #100]	@ (80053a8 <TIM_OC3_SetConfig+0x104>)
 8005342:	4013      	ands	r3, r2
 8005344:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005346:	693b      	ldr	r3, [r7, #16]
 8005348:	4a18      	ldr	r2, [pc, #96]	@ (80053ac <TIM_OC3_SetConfig+0x108>)
 800534a:	4013      	ands	r3, r2
 800534c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800534e:	683b      	ldr	r3, [r7, #0]
 8005350:	695b      	ldr	r3, [r3, #20]
 8005352:	011b      	lsls	r3, r3, #4
 8005354:	693a      	ldr	r2, [r7, #16]
 8005356:	4313      	orrs	r3, r2
 8005358:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800535a:	683b      	ldr	r3, [r7, #0]
 800535c:	699b      	ldr	r3, [r3, #24]
 800535e:	011b      	lsls	r3, r3, #4
 8005360:	693a      	ldr	r2, [r7, #16]
 8005362:	4313      	orrs	r3, r2
 8005364:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	693a      	ldr	r2, [r7, #16]
 800536a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	68fa      	ldr	r2, [r7, #12]
 8005370:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005372:	683b      	ldr	r3, [r7, #0]
 8005374:	685a      	ldr	r2, [r3, #4]
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	697a      	ldr	r2, [r7, #20]
 800537e:	621a      	str	r2, [r3, #32]
}
 8005380:	46c0      	nop			@ (mov r8, r8)
 8005382:	46bd      	mov	sp, r7
 8005384:	b006      	add	sp, #24
 8005386:	bd80      	pop	{r7, pc}
 8005388:	fffffeff 	.word	0xfffffeff
 800538c:	fffffdff 	.word	0xfffffdff
 8005390:	40012c00 	.word	0x40012c00
 8005394:	fffff7ff 	.word	0xfffff7ff
 8005398:	fffffbff 	.word	0xfffffbff
 800539c:	40014000 	.word	0x40014000
 80053a0:	40014400 	.word	0x40014400
 80053a4:	40014800 	.word	0x40014800
 80053a8:	ffffefff 	.word	0xffffefff
 80053ac:	ffffdfff 	.word	0xffffdfff

080053b0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80053b0:	b580      	push	{r7, lr}
 80053b2:	b086      	sub	sp, #24
 80053b4:	af00      	add	r7, sp, #0
 80053b6:	6078      	str	r0, [r7, #4]
 80053b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	6a1b      	ldr	r3, [r3, #32]
 80053be:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	6a1b      	ldr	r3, [r3, #32]
 80053c4:	4a26      	ldr	r2, [pc, #152]	@ (8005460 <TIM_OC4_SetConfig+0xb0>)
 80053c6:	401a      	ands	r2, r3
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	685b      	ldr	r3, [r3, #4]
 80053d0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	69db      	ldr	r3, [r3, #28]
 80053d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	4a22      	ldr	r2, [pc, #136]	@ (8005464 <TIM_OC4_SetConfig+0xb4>)
 80053dc:	4013      	ands	r3, r2
 80053de:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80053e0:	68fb      	ldr	r3, [r7, #12]
 80053e2:	4a21      	ldr	r2, [pc, #132]	@ (8005468 <TIM_OC4_SetConfig+0xb8>)
 80053e4:	4013      	ands	r3, r2
 80053e6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80053e8:	683b      	ldr	r3, [r7, #0]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	021b      	lsls	r3, r3, #8
 80053ee:	68fa      	ldr	r2, [r7, #12]
 80053f0:	4313      	orrs	r3, r2
 80053f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80053f4:	693b      	ldr	r3, [r7, #16]
 80053f6:	4a1d      	ldr	r2, [pc, #116]	@ (800546c <TIM_OC4_SetConfig+0xbc>)
 80053f8:	4013      	ands	r3, r2
 80053fa:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80053fc:	683b      	ldr	r3, [r7, #0]
 80053fe:	689b      	ldr	r3, [r3, #8]
 8005400:	031b      	lsls	r3, r3, #12
 8005402:	693a      	ldr	r2, [r7, #16]
 8005404:	4313      	orrs	r3, r2
 8005406:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	4a19      	ldr	r2, [pc, #100]	@ (8005470 <TIM_OC4_SetConfig+0xc0>)
 800540c:	4293      	cmp	r3, r2
 800540e:	d00b      	beq.n	8005428 <TIM_OC4_SetConfig+0x78>
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	4a18      	ldr	r2, [pc, #96]	@ (8005474 <TIM_OC4_SetConfig+0xc4>)
 8005414:	4293      	cmp	r3, r2
 8005416:	d007      	beq.n	8005428 <TIM_OC4_SetConfig+0x78>
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	4a17      	ldr	r2, [pc, #92]	@ (8005478 <TIM_OC4_SetConfig+0xc8>)
 800541c:	4293      	cmp	r3, r2
 800541e:	d003      	beq.n	8005428 <TIM_OC4_SetConfig+0x78>
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	4a16      	ldr	r2, [pc, #88]	@ (800547c <TIM_OC4_SetConfig+0xcc>)
 8005424:	4293      	cmp	r3, r2
 8005426:	d109      	bne.n	800543c <TIM_OC4_SetConfig+0x8c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005428:	697b      	ldr	r3, [r7, #20]
 800542a:	4a15      	ldr	r2, [pc, #84]	@ (8005480 <TIM_OC4_SetConfig+0xd0>)
 800542c:	4013      	ands	r3, r2
 800542e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005430:	683b      	ldr	r3, [r7, #0]
 8005432:	695b      	ldr	r3, [r3, #20]
 8005434:	019b      	lsls	r3, r3, #6
 8005436:	697a      	ldr	r2, [r7, #20]
 8005438:	4313      	orrs	r3, r2
 800543a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	697a      	ldr	r2, [r7, #20]
 8005440:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	68fa      	ldr	r2, [r7, #12]
 8005446:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005448:	683b      	ldr	r3, [r7, #0]
 800544a:	685a      	ldr	r2, [r3, #4]
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	693a      	ldr	r2, [r7, #16]
 8005454:	621a      	str	r2, [r3, #32]
}
 8005456:	46c0      	nop			@ (mov r8, r8)
 8005458:	46bd      	mov	sp, r7
 800545a:	b006      	add	sp, #24
 800545c:	bd80      	pop	{r7, pc}
 800545e:	46c0      	nop			@ (mov r8, r8)
 8005460:	ffffefff 	.word	0xffffefff
 8005464:	ffff8fff 	.word	0xffff8fff
 8005468:	fffffcff 	.word	0xfffffcff
 800546c:	ffffdfff 	.word	0xffffdfff
 8005470:	40012c00 	.word	0x40012c00
 8005474:	40014000 	.word	0x40014000
 8005478:	40014400 	.word	0x40014400
 800547c:	40014800 	.word	0x40014800
 8005480:	ffffbfff 	.word	0xffffbfff

08005484 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005484:	b580      	push	{r7, lr}
 8005486:	b086      	sub	sp, #24
 8005488:	af00      	add	r7, sp, #0
 800548a:	60f8      	str	r0, [r7, #12]
 800548c:	60b9      	str	r1, [r7, #8]
 800548e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005490:	68fb      	ldr	r3, [r7, #12]
 8005492:	6a1b      	ldr	r3, [r3, #32]
 8005494:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005496:	68fb      	ldr	r3, [r7, #12]
 8005498:	6a1b      	ldr	r3, [r3, #32]
 800549a:	2201      	movs	r2, #1
 800549c:	4393      	bics	r3, r2
 800549e:	001a      	movs	r2, r3
 80054a0:	68fb      	ldr	r3, [r7, #12]
 80054a2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80054a4:	68fb      	ldr	r3, [r7, #12]
 80054a6:	699b      	ldr	r3, [r3, #24]
 80054a8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80054aa:	693b      	ldr	r3, [r7, #16]
 80054ac:	22f0      	movs	r2, #240	@ 0xf0
 80054ae:	4393      	bics	r3, r2
 80054b0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	011b      	lsls	r3, r3, #4
 80054b6:	693a      	ldr	r2, [r7, #16]
 80054b8:	4313      	orrs	r3, r2
 80054ba:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80054bc:	697b      	ldr	r3, [r7, #20]
 80054be:	220a      	movs	r2, #10
 80054c0:	4393      	bics	r3, r2
 80054c2:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80054c4:	697a      	ldr	r2, [r7, #20]
 80054c6:	68bb      	ldr	r3, [r7, #8]
 80054c8:	4313      	orrs	r3, r2
 80054ca:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80054cc:	68fb      	ldr	r3, [r7, #12]
 80054ce:	693a      	ldr	r2, [r7, #16]
 80054d0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80054d2:	68fb      	ldr	r3, [r7, #12]
 80054d4:	697a      	ldr	r2, [r7, #20]
 80054d6:	621a      	str	r2, [r3, #32]
}
 80054d8:	46c0      	nop			@ (mov r8, r8)
 80054da:	46bd      	mov	sp, r7
 80054dc:	b006      	add	sp, #24
 80054de:	bd80      	pop	{r7, pc}

080054e0 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80054e0:	b580      	push	{r7, lr}
 80054e2:	b086      	sub	sp, #24
 80054e4:	af00      	add	r7, sp, #0
 80054e6:	60f8      	str	r0, [r7, #12]
 80054e8:	60b9      	str	r1, [r7, #8]
 80054ea:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	6a1b      	ldr	r3, [r3, #32]
 80054f0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80054f2:	68fb      	ldr	r3, [r7, #12]
 80054f4:	6a1b      	ldr	r3, [r3, #32]
 80054f6:	2210      	movs	r2, #16
 80054f8:	4393      	bics	r3, r2
 80054fa:	001a      	movs	r2, r3
 80054fc:	68fb      	ldr	r3, [r7, #12]
 80054fe:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	699b      	ldr	r3, [r3, #24]
 8005504:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005506:	693b      	ldr	r3, [r7, #16]
 8005508:	4a0d      	ldr	r2, [pc, #52]	@ (8005540 <TIM_TI2_ConfigInputStage+0x60>)
 800550a:	4013      	ands	r3, r2
 800550c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	031b      	lsls	r3, r3, #12
 8005512:	693a      	ldr	r2, [r7, #16]
 8005514:	4313      	orrs	r3, r2
 8005516:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005518:	697b      	ldr	r3, [r7, #20]
 800551a:	22a0      	movs	r2, #160	@ 0xa0
 800551c:	4393      	bics	r3, r2
 800551e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005520:	68bb      	ldr	r3, [r7, #8]
 8005522:	011b      	lsls	r3, r3, #4
 8005524:	697a      	ldr	r2, [r7, #20]
 8005526:	4313      	orrs	r3, r2
 8005528:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800552a:	68fb      	ldr	r3, [r7, #12]
 800552c:	693a      	ldr	r2, [r7, #16]
 800552e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	697a      	ldr	r2, [r7, #20]
 8005534:	621a      	str	r2, [r3, #32]
}
 8005536:	46c0      	nop			@ (mov r8, r8)
 8005538:	46bd      	mov	sp, r7
 800553a:	b006      	add	sp, #24
 800553c:	bd80      	pop	{r7, pc}
 800553e:	46c0      	nop			@ (mov r8, r8)
 8005540:	ffff0fff 	.word	0xffff0fff

08005544 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005544:	b580      	push	{r7, lr}
 8005546:	b084      	sub	sp, #16
 8005548:	af00      	add	r7, sp, #0
 800554a:	6078      	str	r0, [r7, #4]
 800554c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	689b      	ldr	r3, [r3, #8]
 8005552:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	2270      	movs	r2, #112	@ 0x70
 8005558:	4393      	bics	r3, r2
 800555a:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800555c:	683a      	ldr	r2, [r7, #0]
 800555e:	68fb      	ldr	r3, [r7, #12]
 8005560:	4313      	orrs	r3, r2
 8005562:	2207      	movs	r2, #7
 8005564:	4313      	orrs	r3, r2
 8005566:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	68fa      	ldr	r2, [r7, #12]
 800556c:	609a      	str	r2, [r3, #8]
}
 800556e:	46c0      	nop			@ (mov r8, r8)
 8005570:	46bd      	mov	sp, r7
 8005572:	b004      	add	sp, #16
 8005574:	bd80      	pop	{r7, pc}
	...

08005578 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005578:	b580      	push	{r7, lr}
 800557a:	b086      	sub	sp, #24
 800557c:	af00      	add	r7, sp, #0
 800557e:	60f8      	str	r0, [r7, #12]
 8005580:	60b9      	str	r1, [r7, #8]
 8005582:	607a      	str	r2, [r7, #4]
 8005584:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005586:	68fb      	ldr	r3, [r7, #12]
 8005588:	689b      	ldr	r3, [r3, #8]
 800558a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800558c:	697b      	ldr	r3, [r7, #20]
 800558e:	4a09      	ldr	r2, [pc, #36]	@ (80055b4 <TIM_ETR_SetConfig+0x3c>)
 8005590:	4013      	ands	r3, r2
 8005592:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005594:	683b      	ldr	r3, [r7, #0]
 8005596:	021a      	lsls	r2, r3, #8
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	431a      	orrs	r2, r3
 800559c:	68bb      	ldr	r3, [r7, #8]
 800559e:	4313      	orrs	r3, r2
 80055a0:	697a      	ldr	r2, [r7, #20]
 80055a2:	4313      	orrs	r3, r2
 80055a4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	697a      	ldr	r2, [r7, #20]
 80055aa:	609a      	str	r2, [r3, #8]
}
 80055ac:	46c0      	nop			@ (mov r8, r8)
 80055ae:	46bd      	mov	sp, r7
 80055b0:	b006      	add	sp, #24
 80055b2:	bd80      	pop	{r7, pc}
 80055b4:	ffff00ff 	.word	0xffff00ff

080055b8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80055b8:	b580      	push	{r7, lr}
 80055ba:	b086      	sub	sp, #24
 80055bc:	af00      	add	r7, sp, #0
 80055be:	60f8      	str	r0, [r7, #12]
 80055c0:	60b9      	str	r1, [r7, #8]
 80055c2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80055c4:	68bb      	ldr	r3, [r7, #8]
 80055c6:	221f      	movs	r2, #31
 80055c8:	4013      	ands	r3, r2
 80055ca:	2201      	movs	r2, #1
 80055cc:	409a      	lsls	r2, r3
 80055ce:	0013      	movs	r3, r2
 80055d0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80055d2:	68fb      	ldr	r3, [r7, #12]
 80055d4:	6a1b      	ldr	r3, [r3, #32]
 80055d6:	697a      	ldr	r2, [r7, #20]
 80055d8:	43d2      	mvns	r2, r2
 80055da:	401a      	ands	r2, r3
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80055e0:	68fb      	ldr	r3, [r7, #12]
 80055e2:	6a1a      	ldr	r2, [r3, #32]
 80055e4:	68bb      	ldr	r3, [r7, #8]
 80055e6:	211f      	movs	r1, #31
 80055e8:	400b      	ands	r3, r1
 80055ea:	6879      	ldr	r1, [r7, #4]
 80055ec:	4099      	lsls	r1, r3
 80055ee:	000b      	movs	r3, r1
 80055f0:	431a      	orrs	r2, r3
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	621a      	str	r2, [r3, #32]
}
 80055f6:	46c0      	nop			@ (mov r8, r8)
 80055f8:	46bd      	mov	sp, r7
 80055fa:	b006      	add	sp, #24
 80055fc:	bd80      	pop	{r7, pc}
	...

08005600 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005600:	b580      	push	{r7, lr}
 8005602:	b084      	sub	sp, #16
 8005604:	af00      	add	r7, sp, #0
 8005606:	6078      	str	r0, [r7, #4]
 8005608:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	223c      	movs	r2, #60	@ 0x3c
 800560e:	5c9b      	ldrb	r3, [r3, r2]
 8005610:	2b01      	cmp	r3, #1
 8005612:	d101      	bne.n	8005618 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005614:	2302      	movs	r3, #2
 8005616:	e047      	b.n	80056a8 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	223c      	movs	r2, #60	@ 0x3c
 800561c:	2101      	movs	r1, #1
 800561e:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	223d      	movs	r2, #61	@ 0x3d
 8005624:	2102      	movs	r1, #2
 8005626:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	685b      	ldr	r3, [r3, #4]
 800562e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	689b      	ldr	r3, [r3, #8]
 8005636:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	2270      	movs	r2, #112	@ 0x70
 800563c:	4393      	bics	r3, r2
 800563e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005640:	683b      	ldr	r3, [r7, #0]
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	68fa      	ldr	r2, [r7, #12]
 8005646:	4313      	orrs	r3, r2
 8005648:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	68fa      	ldr	r2, [r7, #12]
 8005650:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	4a16      	ldr	r2, [pc, #88]	@ (80056b0 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8005658:	4293      	cmp	r3, r2
 800565a:	d00f      	beq.n	800567c <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	681a      	ldr	r2, [r3, #0]
 8005660:	2380      	movs	r3, #128	@ 0x80
 8005662:	05db      	lsls	r3, r3, #23
 8005664:	429a      	cmp	r2, r3
 8005666:	d009      	beq.n	800567c <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	4a11      	ldr	r2, [pc, #68]	@ (80056b4 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 800566e:	4293      	cmp	r3, r2
 8005670:	d004      	beq.n	800567c <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	4a10      	ldr	r2, [pc, #64]	@ (80056b8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8005678:	4293      	cmp	r3, r2
 800567a:	d10c      	bne.n	8005696 <HAL_TIMEx_MasterConfigSynchronization+0x96>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800567c:	68bb      	ldr	r3, [r7, #8]
 800567e:	2280      	movs	r2, #128	@ 0x80
 8005680:	4393      	bics	r3, r2
 8005682:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005684:	683b      	ldr	r3, [r7, #0]
 8005686:	685b      	ldr	r3, [r3, #4]
 8005688:	68ba      	ldr	r2, [r7, #8]
 800568a:	4313      	orrs	r3, r2
 800568c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	68ba      	ldr	r2, [r7, #8]
 8005694:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	223d      	movs	r2, #61	@ 0x3d
 800569a:	2101      	movs	r1, #1
 800569c:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	223c      	movs	r2, #60	@ 0x3c
 80056a2:	2100      	movs	r1, #0
 80056a4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80056a6:	2300      	movs	r3, #0
}
 80056a8:	0018      	movs	r0, r3
 80056aa:	46bd      	mov	sp, r7
 80056ac:	b004      	add	sp, #16
 80056ae:	bd80      	pop	{r7, pc}
 80056b0:	40012c00 	.word	0x40012c00
 80056b4:	40000400 	.word	0x40000400
 80056b8:	40014000 	.word	0x40014000

080056bc <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80056bc:	b580      	push	{r7, lr}
 80056be:	b084      	sub	sp, #16
 80056c0:	af00      	add	r7, sp, #0
 80056c2:	6078      	str	r0, [r7, #4]
 80056c4:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80056c6:	2300      	movs	r3, #0
 80056c8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	223c      	movs	r2, #60	@ 0x3c
 80056ce:	5c9b      	ldrb	r3, [r3, r2]
 80056d0:	2b01      	cmp	r3, #1
 80056d2:	d101      	bne.n	80056d8 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80056d4:	2302      	movs	r3, #2
 80056d6:	e03e      	b.n	8005756 <HAL_TIMEx_ConfigBreakDeadTime+0x9a>
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	223c      	movs	r2, #60	@ 0x3c
 80056dc:	2101      	movs	r1, #1
 80056de:	5499      	strb	r1, [r3, r2]

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80056e0:	68fb      	ldr	r3, [r7, #12]
 80056e2:	22ff      	movs	r2, #255	@ 0xff
 80056e4:	4393      	bics	r3, r2
 80056e6:	001a      	movs	r2, r3
 80056e8:	683b      	ldr	r3, [r7, #0]
 80056ea:	68db      	ldr	r3, [r3, #12]
 80056ec:	4313      	orrs	r3, r2
 80056ee:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	4a1b      	ldr	r2, [pc, #108]	@ (8005760 <HAL_TIMEx_ConfigBreakDeadTime+0xa4>)
 80056f4:	401a      	ands	r2, r3
 80056f6:	683b      	ldr	r3, [r7, #0]
 80056f8:	689b      	ldr	r3, [r3, #8]
 80056fa:	4313      	orrs	r3, r2
 80056fc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80056fe:	68fb      	ldr	r3, [r7, #12]
 8005700:	4a18      	ldr	r2, [pc, #96]	@ (8005764 <HAL_TIMEx_ConfigBreakDeadTime+0xa8>)
 8005702:	401a      	ands	r2, r3
 8005704:	683b      	ldr	r3, [r7, #0]
 8005706:	685b      	ldr	r3, [r3, #4]
 8005708:	4313      	orrs	r3, r2
 800570a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800570c:	68fb      	ldr	r3, [r7, #12]
 800570e:	4a16      	ldr	r2, [pc, #88]	@ (8005768 <HAL_TIMEx_ConfigBreakDeadTime+0xac>)
 8005710:	401a      	ands	r2, r3
 8005712:	683b      	ldr	r3, [r7, #0]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	4313      	orrs	r3, r2
 8005718:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800571a:	68fb      	ldr	r3, [r7, #12]
 800571c:	4a13      	ldr	r2, [pc, #76]	@ (800576c <HAL_TIMEx_ConfigBreakDeadTime+0xb0>)
 800571e:	401a      	ands	r2, r3
 8005720:	683b      	ldr	r3, [r7, #0]
 8005722:	691b      	ldr	r3, [r3, #16]
 8005724:	4313      	orrs	r3, r2
 8005726:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	4a11      	ldr	r2, [pc, #68]	@ (8005770 <HAL_TIMEx_ConfigBreakDeadTime+0xb4>)
 800572c:	401a      	ands	r2, r3
 800572e:	683b      	ldr	r3, [r7, #0]
 8005730:	695b      	ldr	r3, [r3, #20]
 8005732:	4313      	orrs	r3, r2
 8005734:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8005736:	68fb      	ldr	r3, [r7, #12]
 8005738:	4a0e      	ldr	r2, [pc, #56]	@ (8005774 <HAL_TIMEx_ConfigBreakDeadTime+0xb8>)
 800573a:	401a      	ands	r2, r3
 800573c:	683b      	ldr	r3, [r7, #0]
 800573e:	69db      	ldr	r3, [r3, #28]
 8005740:	4313      	orrs	r3, r2
 8005742:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	68fa      	ldr	r2, [r7, #12]
 800574a:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	223c      	movs	r2, #60	@ 0x3c
 8005750:	2100      	movs	r1, #0
 8005752:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005754:	2300      	movs	r3, #0
}
 8005756:	0018      	movs	r0, r3
 8005758:	46bd      	mov	sp, r7
 800575a:	b004      	add	sp, #16
 800575c:	bd80      	pop	{r7, pc}
 800575e:	46c0      	nop			@ (mov r8, r8)
 8005760:	fffffcff 	.word	0xfffffcff
 8005764:	fffffbff 	.word	0xfffffbff
 8005768:	fffff7ff 	.word	0xfffff7ff
 800576c:	ffffefff 	.word	0xffffefff
 8005770:	ffffdfff 	.word	0xffffdfff
 8005774:	ffffbfff 	.word	0xffffbfff

08005778 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005778:	b580      	push	{r7, lr}
 800577a:	b082      	sub	sp, #8
 800577c:	af00      	add	r7, sp, #0
 800577e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	2b00      	cmp	r3, #0
 8005784:	d101      	bne.n	800578a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005786:	2301      	movs	r3, #1
 8005788:	e044      	b.n	8005814 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800578e:	2b00      	cmp	r3, #0
 8005790:	d107      	bne.n	80057a2 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	2278      	movs	r2, #120	@ 0x78
 8005796:	2100      	movs	r1, #0
 8005798:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	0018      	movs	r0, r3
 800579e:	f7fd f9a7 	bl	8002af0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	2224      	movs	r2, #36	@ 0x24
 80057a6:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	681a      	ldr	r2, [r3, #0]
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	2101      	movs	r1, #1
 80057b4:	438a      	bics	r2, r1
 80057b6:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80057bc:	2b00      	cmp	r3, #0
 80057be:	d003      	beq.n	80057c8 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	0018      	movs	r0, r3
 80057c4:	f000 fa14 	bl	8005bf0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	0018      	movs	r0, r3
 80057cc:	f000 f828 	bl	8005820 <UART_SetConfig>
 80057d0:	0003      	movs	r3, r0
 80057d2:	2b01      	cmp	r3, #1
 80057d4:	d101      	bne.n	80057da <HAL_UART_Init+0x62>
  {
    return HAL_ERROR;
 80057d6:	2301      	movs	r3, #1
 80057d8:	e01c      	b.n	8005814 <HAL_UART_Init+0x9c>

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	685a      	ldr	r2, [r3, #4]
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	490d      	ldr	r1, [pc, #52]	@ (800581c <HAL_UART_Init+0xa4>)
 80057e6:	400a      	ands	r2, r1
 80057e8:	605a      	str	r2, [r3, #4]
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
#endif /* USART_CR2_LINEN */
#if defined (USART_CR3_SCEN)
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	689a      	ldr	r2, [r3, #8]
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	212a      	movs	r1, #42	@ 0x2a
 80057f6:	438a      	bics	r2, r1
 80057f8:	609a      	str	r2, [r3, #8]
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	681a      	ldr	r2, [r3, #0]
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	2101      	movs	r1, #1
 8005806:	430a      	orrs	r2, r1
 8005808:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	0018      	movs	r0, r3
 800580e:	f000 faa3 	bl	8005d58 <UART_CheckIdleState>
 8005812:	0003      	movs	r3, r0
}
 8005814:	0018      	movs	r0, r3
 8005816:	46bd      	mov	sp, r7
 8005818:	b002      	add	sp, #8
 800581a:	bd80      	pop	{r7, pc}
 800581c:	ffffb7ff 	.word	0xffffb7ff

08005820 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005820:	b580      	push	{r7, lr}
 8005822:	b088      	sub	sp, #32
 8005824:	af00      	add	r7, sp, #0
 8005826:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005828:	231e      	movs	r3, #30
 800582a:	18fb      	adds	r3, r7, r3
 800582c:	2200      	movs	r2, #0
 800582e:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	689a      	ldr	r2, [r3, #8]
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	691b      	ldr	r3, [r3, #16]
 8005838:	431a      	orrs	r2, r3
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	695b      	ldr	r3, [r3, #20]
 800583e:	431a      	orrs	r2, r3
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	69db      	ldr	r3, [r3, #28]
 8005844:	4313      	orrs	r3, r2
 8005846:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	4abe      	ldr	r2, [pc, #760]	@ (8005b48 <UART_SetConfig+0x328>)
 8005850:	4013      	ands	r3, r2
 8005852:	0019      	movs	r1, r3
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	697a      	ldr	r2, [r7, #20]
 800585a:	430a      	orrs	r2, r1
 800585c:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	685b      	ldr	r3, [r3, #4]
 8005864:	4ab9      	ldr	r2, [pc, #740]	@ (8005b4c <UART_SetConfig+0x32c>)
 8005866:	4013      	ands	r3, r2
 8005868:	0019      	movs	r1, r3
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	68da      	ldr	r2, [r3, #12]
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	430a      	orrs	r2, r1
 8005874:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	699b      	ldr	r3, [r3, #24]
 800587a:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	6a1b      	ldr	r3, [r3, #32]
 8005880:	697a      	ldr	r2, [r7, #20]
 8005882:	4313      	orrs	r3, r2
 8005884:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	689b      	ldr	r3, [r3, #8]
 800588c:	4ab0      	ldr	r2, [pc, #704]	@ (8005b50 <UART_SetConfig+0x330>)
 800588e:	4013      	ands	r3, r2
 8005890:	0019      	movs	r1, r3
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	697a      	ldr	r2, [r7, #20]
 8005898:	430a      	orrs	r2, r1
 800589a:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	4aac      	ldr	r2, [pc, #688]	@ (8005b54 <UART_SetConfig+0x334>)
 80058a2:	4293      	cmp	r3, r2
 80058a4:	d127      	bne.n	80058f6 <UART_SetConfig+0xd6>
 80058a6:	4bac      	ldr	r3, [pc, #688]	@ (8005b58 <UART_SetConfig+0x338>)
 80058a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80058aa:	2203      	movs	r2, #3
 80058ac:	4013      	ands	r3, r2
 80058ae:	2b03      	cmp	r3, #3
 80058b0:	d00d      	beq.n	80058ce <UART_SetConfig+0xae>
 80058b2:	d81b      	bhi.n	80058ec <UART_SetConfig+0xcc>
 80058b4:	2b02      	cmp	r3, #2
 80058b6:	d014      	beq.n	80058e2 <UART_SetConfig+0xc2>
 80058b8:	d818      	bhi.n	80058ec <UART_SetConfig+0xcc>
 80058ba:	2b00      	cmp	r3, #0
 80058bc:	d002      	beq.n	80058c4 <UART_SetConfig+0xa4>
 80058be:	2b01      	cmp	r3, #1
 80058c0:	d00a      	beq.n	80058d8 <UART_SetConfig+0xb8>
 80058c2:	e013      	b.n	80058ec <UART_SetConfig+0xcc>
 80058c4:	231f      	movs	r3, #31
 80058c6:	18fb      	adds	r3, r7, r3
 80058c8:	2200      	movs	r2, #0
 80058ca:	701a      	strb	r2, [r3, #0]
 80058cc:	e0bd      	b.n	8005a4a <UART_SetConfig+0x22a>
 80058ce:	231f      	movs	r3, #31
 80058d0:	18fb      	adds	r3, r7, r3
 80058d2:	2202      	movs	r2, #2
 80058d4:	701a      	strb	r2, [r3, #0]
 80058d6:	e0b8      	b.n	8005a4a <UART_SetConfig+0x22a>
 80058d8:	231f      	movs	r3, #31
 80058da:	18fb      	adds	r3, r7, r3
 80058dc:	2204      	movs	r2, #4
 80058de:	701a      	strb	r2, [r3, #0]
 80058e0:	e0b3      	b.n	8005a4a <UART_SetConfig+0x22a>
 80058e2:	231f      	movs	r3, #31
 80058e4:	18fb      	adds	r3, r7, r3
 80058e6:	2208      	movs	r2, #8
 80058e8:	701a      	strb	r2, [r3, #0]
 80058ea:	e0ae      	b.n	8005a4a <UART_SetConfig+0x22a>
 80058ec:	231f      	movs	r3, #31
 80058ee:	18fb      	adds	r3, r7, r3
 80058f0:	2210      	movs	r2, #16
 80058f2:	701a      	strb	r2, [r3, #0]
 80058f4:	e0a9      	b.n	8005a4a <UART_SetConfig+0x22a>
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	4a98      	ldr	r2, [pc, #608]	@ (8005b5c <UART_SetConfig+0x33c>)
 80058fc:	4293      	cmp	r3, r2
 80058fe:	d134      	bne.n	800596a <UART_SetConfig+0x14a>
 8005900:	4b95      	ldr	r3, [pc, #596]	@ (8005b58 <UART_SetConfig+0x338>)
 8005902:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005904:	23c0      	movs	r3, #192	@ 0xc0
 8005906:	029b      	lsls	r3, r3, #10
 8005908:	4013      	ands	r3, r2
 800590a:	22c0      	movs	r2, #192	@ 0xc0
 800590c:	0292      	lsls	r2, r2, #10
 800590e:	4293      	cmp	r3, r2
 8005910:	d017      	beq.n	8005942 <UART_SetConfig+0x122>
 8005912:	22c0      	movs	r2, #192	@ 0xc0
 8005914:	0292      	lsls	r2, r2, #10
 8005916:	4293      	cmp	r3, r2
 8005918:	d822      	bhi.n	8005960 <UART_SetConfig+0x140>
 800591a:	2280      	movs	r2, #128	@ 0x80
 800591c:	0292      	lsls	r2, r2, #10
 800591e:	4293      	cmp	r3, r2
 8005920:	d019      	beq.n	8005956 <UART_SetConfig+0x136>
 8005922:	2280      	movs	r2, #128	@ 0x80
 8005924:	0292      	lsls	r2, r2, #10
 8005926:	4293      	cmp	r3, r2
 8005928:	d81a      	bhi.n	8005960 <UART_SetConfig+0x140>
 800592a:	2b00      	cmp	r3, #0
 800592c:	d004      	beq.n	8005938 <UART_SetConfig+0x118>
 800592e:	2280      	movs	r2, #128	@ 0x80
 8005930:	0252      	lsls	r2, r2, #9
 8005932:	4293      	cmp	r3, r2
 8005934:	d00a      	beq.n	800594c <UART_SetConfig+0x12c>
 8005936:	e013      	b.n	8005960 <UART_SetConfig+0x140>
 8005938:	231f      	movs	r3, #31
 800593a:	18fb      	adds	r3, r7, r3
 800593c:	2200      	movs	r2, #0
 800593e:	701a      	strb	r2, [r3, #0]
 8005940:	e083      	b.n	8005a4a <UART_SetConfig+0x22a>
 8005942:	231f      	movs	r3, #31
 8005944:	18fb      	adds	r3, r7, r3
 8005946:	2202      	movs	r2, #2
 8005948:	701a      	strb	r2, [r3, #0]
 800594a:	e07e      	b.n	8005a4a <UART_SetConfig+0x22a>
 800594c:	231f      	movs	r3, #31
 800594e:	18fb      	adds	r3, r7, r3
 8005950:	2204      	movs	r2, #4
 8005952:	701a      	strb	r2, [r3, #0]
 8005954:	e079      	b.n	8005a4a <UART_SetConfig+0x22a>
 8005956:	231f      	movs	r3, #31
 8005958:	18fb      	adds	r3, r7, r3
 800595a:	2208      	movs	r2, #8
 800595c:	701a      	strb	r2, [r3, #0]
 800595e:	e074      	b.n	8005a4a <UART_SetConfig+0x22a>
 8005960:	231f      	movs	r3, #31
 8005962:	18fb      	adds	r3, r7, r3
 8005964:	2210      	movs	r2, #16
 8005966:	701a      	strb	r2, [r3, #0]
 8005968:	e06f      	b.n	8005a4a <UART_SetConfig+0x22a>
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	4a7c      	ldr	r2, [pc, #496]	@ (8005b60 <UART_SetConfig+0x340>)
 8005970:	4293      	cmp	r3, r2
 8005972:	d134      	bne.n	80059de <UART_SetConfig+0x1be>
 8005974:	4b78      	ldr	r3, [pc, #480]	@ (8005b58 <UART_SetConfig+0x338>)
 8005976:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005978:	23c0      	movs	r3, #192	@ 0xc0
 800597a:	031b      	lsls	r3, r3, #12
 800597c:	4013      	ands	r3, r2
 800597e:	22c0      	movs	r2, #192	@ 0xc0
 8005980:	0312      	lsls	r2, r2, #12
 8005982:	4293      	cmp	r3, r2
 8005984:	d017      	beq.n	80059b6 <UART_SetConfig+0x196>
 8005986:	22c0      	movs	r2, #192	@ 0xc0
 8005988:	0312      	lsls	r2, r2, #12
 800598a:	4293      	cmp	r3, r2
 800598c:	d822      	bhi.n	80059d4 <UART_SetConfig+0x1b4>
 800598e:	2280      	movs	r2, #128	@ 0x80
 8005990:	0312      	lsls	r2, r2, #12
 8005992:	4293      	cmp	r3, r2
 8005994:	d019      	beq.n	80059ca <UART_SetConfig+0x1aa>
 8005996:	2280      	movs	r2, #128	@ 0x80
 8005998:	0312      	lsls	r2, r2, #12
 800599a:	4293      	cmp	r3, r2
 800599c:	d81a      	bhi.n	80059d4 <UART_SetConfig+0x1b4>
 800599e:	2b00      	cmp	r3, #0
 80059a0:	d004      	beq.n	80059ac <UART_SetConfig+0x18c>
 80059a2:	2280      	movs	r2, #128	@ 0x80
 80059a4:	02d2      	lsls	r2, r2, #11
 80059a6:	4293      	cmp	r3, r2
 80059a8:	d00a      	beq.n	80059c0 <UART_SetConfig+0x1a0>
 80059aa:	e013      	b.n	80059d4 <UART_SetConfig+0x1b4>
 80059ac:	231f      	movs	r3, #31
 80059ae:	18fb      	adds	r3, r7, r3
 80059b0:	2200      	movs	r2, #0
 80059b2:	701a      	strb	r2, [r3, #0]
 80059b4:	e049      	b.n	8005a4a <UART_SetConfig+0x22a>
 80059b6:	231f      	movs	r3, #31
 80059b8:	18fb      	adds	r3, r7, r3
 80059ba:	2202      	movs	r2, #2
 80059bc:	701a      	strb	r2, [r3, #0]
 80059be:	e044      	b.n	8005a4a <UART_SetConfig+0x22a>
 80059c0:	231f      	movs	r3, #31
 80059c2:	18fb      	adds	r3, r7, r3
 80059c4:	2204      	movs	r2, #4
 80059c6:	701a      	strb	r2, [r3, #0]
 80059c8:	e03f      	b.n	8005a4a <UART_SetConfig+0x22a>
 80059ca:	231f      	movs	r3, #31
 80059cc:	18fb      	adds	r3, r7, r3
 80059ce:	2208      	movs	r2, #8
 80059d0:	701a      	strb	r2, [r3, #0]
 80059d2:	e03a      	b.n	8005a4a <UART_SetConfig+0x22a>
 80059d4:	231f      	movs	r3, #31
 80059d6:	18fb      	adds	r3, r7, r3
 80059d8:	2210      	movs	r2, #16
 80059da:	701a      	strb	r2, [r3, #0]
 80059dc:	e035      	b.n	8005a4a <UART_SetConfig+0x22a>
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	4a60      	ldr	r2, [pc, #384]	@ (8005b64 <UART_SetConfig+0x344>)
 80059e4:	4293      	cmp	r3, r2
 80059e6:	d104      	bne.n	80059f2 <UART_SetConfig+0x1d2>
 80059e8:	231f      	movs	r3, #31
 80059ea:	18fb      	adds	r3, r7, r3
 80059ec:	2200      	movs	r2, #0
 80059ee:	701a      	strb	r2, [r3, #0]
 80059f0:	e02b      	b.n	8005a4a <UART_SetConfig+0x22a>
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	4a5c      	ldr	r2, [pc, #368]	@ (8005b68 <UART_SetConfig+0x348>)
 80059f8:	4293      	cmp	r3, r2
 80059fa:	d104      	bne.n	8005a06 <UART_SetConfig+0x1e6>
 80059fc:	231f      	movs	r3, #31
 80059fe:	18fb      	adds	r3, r7, r3
 8005a00:	2200      	movs	r2, #0
 8005a02:	701a      	strb	r2, [r3, #0]
 8005a04:	e021      	b.n	8005a4a <UART_SetConfig+0x22a>
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	4a58      	ldr	r2, [pc, #352]	@ (8005b6c <UART_SetConfig+0x34c>)
 8005a0c:	4293      	cmp	r3, r2
 8005a0e:	d104      	bne.n	8005a1a <UART_SetConfig+0x1fa>
 8005a10:	231f      	movs	r3, #31
 8005a12:	18fb      	adds	r3, r7, r3
 8005a14:	2200      	movs	r2, #0
 8005a16:	701a      	strb	r2, [r3, #0]
 8005a18:	e017      	b.n	8005a4a <UART_SetConfig+0x22a>
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	4a54      	ldr	r2, [pc, #336]	@ (8005b70 <UART_SetConfig+0x350>)
 8005a20:	4293      	cmp	r3, r2
 8005a22:	d104      	bne.n	8005a2e <UART_SetConfig+0x20e>
 8005a24:	231f      	movs	r3, #31
 8005a26:	18fb      	adds	r3, r7, r3
 8005a28:	2200      	movs	r2, #0
 8005a2a:	701a      	strb	r2, [r3, #0]
 8005a2c:	e00d      	b.n	8005a4a <UART_SetConfig+0x22a>
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	4a50      	ldr	r2, [pc, #320]	@ (8005b74 <UART_SetConfig+0x354>)
 8005a34:	4293      	cmp	r3, r2
 8005a36:	d104      	bne.n	8005a42 <UART_SetConfig+0x222>
 8005a38:	231f      	movs	r3, #31
 8005a3a:	18fb      	adds	r3, r7, r3
 8005a3c:	2200      	movs	r2, #0
 8005a3e:	701a      	strb	r2, [r3, #0]
 8005a40:	e003      	b.n	8005a4a <UART_SetConfig+0x22a>
 8005a42:	231f      	movs	r3, #31
 8005a44:	18fb      	adds	r3, r7, r3
 8005a46:	2210      	movs	r2, #16
 8005a48:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	69da      	ldr	r2, [r3, #28]
 8005a4e:	2380      	movs	r3, #128	@ 0x80
 8005a50:	021b      	lsls	r3, r3, #8
 8005a52:	429a      	cmp	r2, r3
 8005a54:	d15c      	bne.n	8005b10 <UART_SetConfig+0x2f0>
  {
    switch (clocksource)
 8005a56:	231f      	movs	r3, #31
 8005a58:	18fb      	adds	r3, r7, r3
 8005a5a:	781b      	ldrb	r3, [r3, #0]
 8005a5c:	2b08      	cmp	r3, #8
 8005a5e:	d015      	beq.n	8005a8c <UART_SetConfig+0x26c>
 8005a60:	dc18      	bgt.n	8005a94 <UART_SetConfig+0x274>
 8005a62:	2b04      	cmp	r3, #4
 8005a64:	d00d      	beq.n	8005a82 <UART_SetConfig+0x262>
 8005a66:	dc15      	bgt.n	8005a94 <UART_SetConfig+0x274>
 8005a68:	2b00      	cmp	r3, #0
 8005a6a:	d002      	beq.n	8005a72 <UART_SetConfig+0x252>
 8005a6c:	2b02      	cmp	r3, #2
 8005a6e:	d005      	beq.n	8005a7c <UART_SetConfig+0x25c>
 8005a70:	e010      	b.n	8005a94 <UART_SetConfig+0x274>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005a72:	f7fe fe6d 	bl	8004750 <HAL_RCC_GetPCLK1Freq>
 8005a76:	0003      	movs	r3, r0
 8005a78:	61bb      	str	r3, [r7, #24]
        break;
 8005a7a:	e012      	b.n	8005aa2 <UART_SetConfig+0x282>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005a7c:	4b3e      	ldr	r3, [pc, #248]	@ (8005b78 <UART_SetConfig+0x358>)
 8005a7e:	61bb      	str	r3, [r7, #24]
        break;
 8005a80:	e00f      	b.n	8005aa2 <UART_SetConfig+0x282>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005a82:	f7fe fde9 	bl	8004658 <HAL_RCC_GetSysClockFreq>
 8005a86:	0003      	movs	r3, r0
 8005a88:	61bb      	str	r3, [r7, #24]
        break;
 8005a8a:	e00a      	b.n	8005aa2 <UART_SetConfig+0x282>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005a8c:	2380      	movs	r3, #128	@ 0x80
 8005a8e:	021b      	lsls	r3, r3, #8
 8005a90:	61bb      	str	r3, [r7, #24]
        break;
 8005a92:	e006      	b.n	8005aa2 <UART_SetConfig+0x282>
      default:
        pclk = 0U;
 8005a94:	2300      	movs	r3, #0
 8005a96:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8005a98:	231e      	movs	r3, #30
 8005a9a:	18fb      	adds	r3, r7, r3
 8005a9c:	2201      	movs	r2, #1
 8005a9e:	701a      	strb	r2, [r3, #0]
        break;
 8005aa0:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005aa2:	69bb      	ldr	r3, [r7, #24]
 8005aa4:	2b00      	cmp	r3, #0
 8005aa6:	d100      	bne.n	8005aaa <UART_SetConfig+0x28a>
 8005aa8:	e095      	b.n	8005bd6 <UART_SetConfig+0x3b6>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8005aaa:	69bb      	ldr	r3, [r7, #24]
 8005aac:	005a      	lsls	r2, r3, #1
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	685b      	ldr	r3, [r3, #4]
 8005ab2:	085b      	lsrs	r3, r3, #1
 8005ab4:	18d2      	adds	r2, r2, r3
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	685b      	ldr	r3, [r3, #4]
 8005aba:	0019      	movs	r1, r3
 8005abc:	0010      	movs	r0, r2
 8005abe:	f7fa fb2b 	bl	8000118 <__udivsi3>
 8005ac2:	0003      	movs	r3, r0
 8005ac4:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005ac6:	693b      	ldr	r3, [r7, #16]
 8005ac8:	2b0f      	cmp	r3, #15
 8005aca:	d91c      	bls.n	8005b06 <UART_SetConfig+0x2e6>
 8005acc:	693a      	ldr	r2, [r7, #16]
 8005ace:	2380      	movs	r3, #128	@ 0x80
 8005ad0:	025b      	lsls	r3, r3, #9
 8005ad2:	429a      	cmp	r2, r3
 8005ad4:	d217      	bcs.n	8005b06 <UART_SetConfig+0x2e6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005ad6:	693b      	ldr	r3, [r7, #16]
 8005ad8:	b29a      	uxth	r2, r3
 8005ada:	200e      	movs	r0, #14
 8005adc:	183b      	adds	r3, r7, r0
 8005ade:	210f      	movs	r1, #15
 8005ae0:	438a      	bics	r2, r1
 8005ae2:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005ae4:	693b      	ldr	r3, [r7, #16]
 8005ae6:	085b      	lsrs	r3, r3, #1
 8005ae8:	b29b      	uxth	r3, r3
 8005aea:	2207      	movs	r2, #7
 8005aec:	4013      	ands	r3, r2
 8005aee:	b299      	uxth	r1, r3
 8005af0:	183b      	adds	r3, r7, r0
 8005af2:	183a      	adds	r2, r7, r0
 8005af4:	8812      	ldrh	r2, [r2, #0]
 8005af6:	430a      	orrs	r2, r1
 8005af8:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	183a      	adds	r2, r7, r0
 8005b00:	8812      	ldrh	r2, [r2, #0]
 8005b02:	60da      	str	r2, [r3, #12]
 8005b04:	e067      	b.n	8005bd6 <UART_SetConfig+0x3b6>
      }
      else
      {
        ret = HAL_ERROR;
 8005b06:	231e      	movs	r3, #30
 8005b08:	18fb      	adds	r3, r7, r3
 8005b0a:	2201      	movs	r2, #1
 8005b0c:	701a      	strb	r2, [r3, #0]
 8005b0e:	e062      	b.n	8005bd6 <UART_SetConfig+0x3b6>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005b10:	231f      	movs	r3, #31
 8005b12:	18fb      	adds	r3, r7, r3
 8005b14:	781b      	ldrb	r3, [r3, #0]
 8005b16:	2b08      	cmp	r3, #8
 8005b18:	d030      	beq.n	8005b7c <UART_SetConfig+0x35c>
 8005b1a:	dc33      	bgt.n	8005b84 <UART_SetConfig+0x364>
 8005b1c:	2b04      	cmp	r3, #4
 8005b1e:	d00d      	beq.n	8005b3c <UART_SetConfig+0x31c>
 8005b20:	dc30      	bgt.n	8005b84 <UART_SetConfig+0x364>
 8005b22:	2b00      	cmp	r3, #0
 8005b24:	d002      	beq.n	8005b2c <UART_SetConfig+0x30c>
 8005b26:	2b02      	cmp	r3, #2
 8005b28:	d005      	beq.n	8005b36 <UART_SetConfig+0x316>
 8005b2a:	e02b      	b.n	8005b84 <UART_SetConfig+0x364>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005b2c:	f7fe fe10 	bl	8004750 <HAL_RCC_GetPCLK1Freq>
 8005b30:	0003      	movs	r3, r0
 8005b32:	61bb      	str	r3, [r7, #24]
        break;
 8005b34:	e02d      	b.n	8005b92 <UART_SetConfig+0x372>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005b36:	4b10      	ldr	r3, [pc, #64]	@ (8005b78 <UART_SetConfig+0x358>)
 8005b38:	61bb      	str	r3, [r7, #24]
        break;
 8005b3a:	e02a      	b.n	8005b92 <UART_SetConfig+0x372>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005b3c:	f7fe fd8c 	bl	8004658 <HAL_RCC_GetSysClockFreq>
 8005b40:	0003      	movs	r3, r0
 8005b42:	61bb      	str	r3, [r7, #24]
        break;
 8005b44:	e025      	b.n	8005b92 <UART_SetConfig+0x372>
 8005b46:	46c0      	nop			@ (mov r8, r8)
 8005b48:	efff69f3 	.word	0xefff69f3
 8005b4c:	ffffcfff 	.word	0xffffcfff
 8005b50:	fffff4ff 	.word	0xfffff4ff
 8005b54:	40013800 	.word	0x40013800
 8005b58:	40021000 	.word	0x40021000
 8005b5c:	40004400 	.word	0x40004400
 8005b60:	40004800 	.word	0x40004800
 8005b64:	40004c00 	.word	0x40004c00
 8005b68:	40005000 	.word	0x40005000
 8005b6c:	40011400 	.word	0x40011400
 8005b70:	40011800 	.word	0x40011800
 8005b74:	40011c00 	.word	0x40011c00
 8005b78:	007a1200 	.word	0x007a1200
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005b7c:	2380      	movs	r3, #128	@ 0x80
 8005b7e:	021b      	lsls	r3, r3, #8
 8005b80:	61bb      	str	r3, [r7, #24]
        break;
 8005b82:	e006      	b.n	8005b92 <UART_SetConfig+0x372>
      default:
        pclk = 0U;
 8005b84:	2300      	movs	r3, #0
 8005b86:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8005b88:	231e      	movs	r3, #30
 8005b8a:	18fb      	adds	r3, r7, r3
 8005b8c:	2201      	movs	r2, #1
 8005b8e:	701a      	strb	r2, [r3, #0]
        break;
 8005b90:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 8005b92:	69bb      	ldr	r3, [r7, #24]
 8005b94:	2b00      	cmp	r3, #0
 8005b96:	d01e      	beq.n	8005bd6 <UART_SetConfig+0x3b6>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	685b      	ldr	r3, [r3, #4]
 8005b9c:	085a      	lsrs	r2, r3, #1
 8005b9e:	69bb      	ldr	r3, [r7, #24]
 8005ba0:	18d2      	adds	r2, r2, r3
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	685b      	ldr	r3, [r3, #4]
 8005ba6:	0019      	movs	r1, r3
 8005ba8:	0010      	movs	r0, r2
 8005baa:	f7fa fab5 	bl	8000118 <__udivsi3>
 8005bae:	0003      	movs	r3, r0
 8005bb0:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005bb2:	693b      	ldr	r3, [r7, #16]
 8005bb4:	2b0f      	cmp	r3, #15
 8005bb6:	d90a      	bls.n	8005bce <UART_SetConfig+0x3ae>
 8005bb8:	693a      	ldr	r2, [r7, #16]
 8005bba:	2380      	movs	r3, #128	@ 0x80
 8005bbc:	025b      	lsls	r3, r3, #9
 8005bbe:	429a      	cmp	r2, r3
 8005bc0:	d205      	bcs.n	8005bce <UART_SetConfig+0x3ae>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005bc2:	693b      	ldr	r3, [r7, #16]
 8005bc4:	b29a      	uxth	r2, r3
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	60da      	str	r2, [r3, #12]
 8005bcc:	e003      	b.n	8005bd6 <UART_SetConfig+0x3b6>
      }
      else
      {
        ret = HAL_ERROR;
 8005bce:	231e      	movs	r3, #30
 8005bd0:	18fb      	adds	r3, r7, r3
 8005bd2:	2201      	movs	r2, #1
 8005bd4:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	2200      	movs	r2, #0
 8005bda:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	2200      	movs	r2, #0
 8005be0:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8005be2:	231e      	movs	r3, #30
 8005be4:	18fb      	adds	r3, r7, r3
 8005be6:	781b      	ldrb	r3, [r3, #0]
}
 8005be8:	0018      	movs	r0, r3
 8005bea:	46bd      	mov	sp, r7
 8005bec:	b008      	add	sp, #32
 8005bee:	bd80      	pop	{r7, pc}

08005bf0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005bf0:	b580      	push	{r7, lr}
 8005bf2:	b082      	sub	sp, #8
 8005bf4:	af00      	add	r7, sp, #0
 8005bf6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005bfc:	2208      	movs	r2, #8
 8005bfe:	4013      	ands	r3, r2
 8005c00:	d00b      	beq.n	8005c1a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	685b      	ldr	r3, [r3, #4]
 8005c08:	4a4a      	ldr	r2, [pc, #296]	@ (8005d34 <UART_AdvFeatureConfig+0x144>)
 8005c0a:	4013      	ands	r3, r2
 8005c0c:	0019      	movs	r1, r3
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	430a      	orrs	r2, r1
 8005c18:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c1e:	2201      	movs	r2, #1
 8005c20:	4013      	ands	r3, r2
 8005c22:	d00b      	beq.n	8005c3c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	685b      	ldr	r3, [r3, #4]
 8005c2a:	4a43      	ldr	r2, [pc, #268]	@ (8005d38 <UART_AdvFeatureConfig+0x148>)
 8005c2c:	4013      	ands	r3, r2
 8005c2e:	0019      	movs	r1, r3
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	430a      	orrs	r2, r1
 8005c3a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c40:	2202      	movs	r2, #2
 8005c42:	4013      	ands	r3, r2
 8005c44:	d00b      	beq.n	8005c5e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	685b      	ldr	r3, [r3, #4]
 8005c4c:	4a3b      	ldr	r2, [pc, #236]	@ (8005d3c <UART_AdvFeatureConfig+0x14c>)
 8005c4e:	4013      	ands	r3, r2
 8005c50:	0019      	movs	r1, r3
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	681b      	ldr	r3, [r3, #0]
 8005c5a:	430a      	orrs	r2, r1
 8005c5c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c62:	2204      	movs	r2, #4
 8005c64:	4013      	ands	r3, r2
 8005c66:	d00b      	beq.n	8005c80 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	685b      	ldr	r3, [r3, #4]
 8005c6e:	4a34      	ldr	r2, [pc, #208]	@ (8005d40 <UART_AdvFeatureConfig+0x150>)
 8005c70:	4013      	ands	r3, r2
 8005c72:	0019      	movs	r1, r3
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	430a      	orrs	r2, r1
 8005c7e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c84:	2210      	movs	r2, #16
 8005c86:	4013      	ands	r3, r2
 8005c88:	d00b      	beq.n	8005ca2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	681b      	ldr	r3, [r3, #0]
 8005c8e:	689b      	ldr	r3, [r3, #8]
 8005c90:	4a2c      	ldr	r2, [pc, #176]	@ (8005d44 <UART_AdvFeatureConfig+0x154>)
 8005c92:	4013      	ands	r3, r2
 8005c94:	0019      	movs	r1, r3
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	430a      	orrs	r2, r1
 8005ca0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ca6:	2220      	movs	r2, #32
 8005ca8:	4013      	ands	r3, r2
 8005caa:	d00b      	beq.n	8005cc4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	689b      	ldr	r3, [r3, #8]
 8005cb2:	4a25      	ldr	r2, [pc, #148]	@ (8005d48 <UART_AdvFeatureConfig+0x158>)
 8005cb4:	4013      	ands	r3, r2
 8005cb6:	0019      	movs	r1, r3
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	430a      	orrs	r2, r1
 8005cc2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005cc8:	2240      	movs	r2, #64	@ 0x40
 8005cca:	4013      	ands	r3, r2
 8005ccc:	d01d      	beq.n	8005d0a <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	685b      	ldr	r3, [r3, #4]
 8005cd4:	4a1d      	ldr	r2, [pc, #116]	@ (8005d4c <UART_AdvFeatureConfig+0x15c>)
 8005cd6:	4013      	ands	r3, r2
 8005cd8:	0019      	movs	r1, r3
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	430a      	orrs	r2, r1
 8005ce4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005cea:	2380      	movs	r3, #128	@ 0x80
 8005cec:	035b      	lsls	r3, r3, #13
 8005cee:	429a      	cmp	r2, r3
 8005cf0:	d10b      	bne.n	8005d0a <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	685b      	ldr	r3, [r3, #4]
 8005cf8:	4a15      	ldr	r2, [pc, #84]	@ (8005d50 <UART_AdvFeatureConfig+0x160>)
 8005cfa:	4013      	ands	r3, r2
 8005cfc:	0019      	movs	r1, r3
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	430a      	orrs	r2, r1
 8005d08:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d0e:	2280      	movs	r2, #128	@ 0x80
 8005d10:	4013      	ands	r3, r2
 8005d12:	d00b      	beq.n	8005d2c <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	685b      	ldr	r3, [r3, #4]
 8005d1a:	4a0e      	ldr	r2, [pc, #56]	@ (8005d54 <UART_AdvFeatureConfig+0x164>)
 8005d1c:	4013      	ands	r3, r2
 8005d1e:	0019      	movs	r1, r3
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	430a      	orrs	r2, r1
 8005d2a:	605a      	str	r2, [r3, #4]
  }
}
 8005d2c:	46c0      	nop			@ (mov r8, r8)
 8005d2e:	46bd      	mov	sp, r7
 8005d30:	b002      	add	sp, #8
 8005d32:	bd80      	pop	{r7, pc}
 8005d34:	ffff7fff 	.word	0xffff7fff
 8005d38:	fffdffff 	.word	0xfffdffff
 8005d3c:	fffeffff 	.word	0xfffeffff
 8005d40:	fffbffff 	.word	0xfffbffff
 8005d44:	ffffefff 	.word	0xffffefff
 8005d48:	ffffdfff 	.word	0xffffdfff
 8005d4c:	ffefffff 	.word	0xffefffff
 8005d50:	ff9fffff 	.word	0xff9fffff
 8005d54:	fff7ffff 	.word	0xfff7ffff

08005d58 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005d58:	b580      	push	{r7, lr}
 8005d5a:	b092      	sub	sp, #72	@ 0x48
 8005d5c:	af02      	add	r7, sp, #8
 8005d5e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	2284      	movs	r2, #132	@ 0x84
 8005d64:	2100      	movs	r1, #0
 8005d66:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005d68:	f7fc ffe8 	bl	8002d3c <HAL_GetTick>
 8005d6c:	0003      	movs	r3, r0
 8005d6e:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	2208      	movs	r2, #8
 8005d78:	4013      	ands	r3, r2
 8005d7a:	2b08      	cmp	r3, #8
 8005d7c:	d12c      	bne.n	8005dd8 <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005d7e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005d80:	2280      	movs	r2, #128	@ 0x80
 8005d82:	0391      	lsls	r1, r2, #14
 8005d84:	6878      	ldr	r0, [r7, #4]
 8005d86:	4a46      	ldr	r2, [pc, #280]	@ (8005ea0 <UART_CheckIdleState+0x148>)
 8005d88:	9200      	str	r2, [sp, #0]
 8005d8a:	2200      	movs	r2, #0
 8005d8c:	f000 f88c 	bl	8005ea8 <UART_WaitOnFlagUntilTimeout>
 8005d90:	1e03      	subs	r3, r0, #0
 8005d92:	d021      	beq.n	8005dd8 <UART_CheckIdleState+0x80>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005d94:	f3ef 8310 	mrs	r3, PRIMASK
 8005d98:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8005d9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8005d9c:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005d9e:	2301      	movs	r3, #1
 8005da0:	62bb      	str	r3, [r7, #40]	@ 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005da2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005da4:	f383 8810 	msr	PRIMASK, r3
}
 8005da8:	46c0      	nop			@ (mov r8, r8)
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	681a      	ldr	r2, [r3, #0]
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	2180      	movs	r1, #128	@ 0x80
 8005db6:	438a      	bics	r2, r1
 8005db8:	601a      	str	r2, [r3, #0]
 8005dba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005dbc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005dbe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005dc0:	f383 8810 	msr	PRIMASK, r3
}
 8005dc4:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	2220      	movs	r2, #32
 8005dca:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	2278      	movs	r2, #120	@ 0x78
 8005dd0:	2100      	movs	r1, #0
 8005dd2:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005dd4:	2303      	movs	r3, #3
 8005dd6:	e05f      	b.n	8005e98 <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	2204      	movs	r2, #4
 8005de0:	4013      	ands	r3, r2
 8005de2:	2b04      	cmp	r3, #4
 8005de4:	d146      	bne.n	8005e74 <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005de6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005de8:	2280      	movs	r2, #128	@ 0x80
 8005dea:	03d1      	lsls	r1, r2, #15
 8005dec:	6878      	ldr	r0, [r7, #4]
 8005dee:	4a2c      	ldr	r2, [pc, #176]	@ (8005ea0 <UART_CheckIdleState+0x148>)
 8005df0:	9200      	str	r2, [sp, #0]
 8005df2:	2200      	movs	r2, #0
 8005df4:	f000 f858 	bl	8005ea8 <UART_WaitOnFlagUntilTimeout>
 8005df8:	1e03      	subs	r3, r0, #0
 8005dfa:	d03b      	beq.n	8005e74 <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005dfc:	f3ef 8310 	mrs	r3, PRIMASK
 8005e00:	60fb      	str	r3, [r7, #12]
  return(result);
 8005e02:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005e04:	637b      	str	r3, [r7, #52]	@ 0x34
 8005e06:	2301      	movs	r3, #1
 8005e08:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005e0a:	693b      	ldr	r3, [r7, #16]
 8005e0c:	f383 8810 	msr	PRIMASK, r3
}
 8005e10:	46c0      	nop			@ (mov r8, r8)
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	681a      	ldr	r2, [r3, #0]
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	4921      	ldr	r1, [pc, #132]	@ (8005ea4 <UART_CheckIdleState+0x14c>)
 8005e1e:	400a      	ands	r2, r1
 8005e20:	601a      	str	r2, [r3, #0]
 8005e22:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005e24:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005e26:	697b      	ldr	r3, [r7, #20]
 8005e28:	f383 8810 	msr	PRIMASK, r3
}
 8005e2c:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005e2e:	f3ef 8310 	mrs	r3, PRIMASK
 8005e32:	61bb      	str	r3, [r7, #24]
  return(result);
 8005e34:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005e36:	633b      	str	r3, [r7, #48]	@ 0x30
 8005e38:	2301      	movs	r3, #1
 8005e3a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005e3c:	69fb      	ldr	r3, [r7, #28]
 8005e3e:	f383 8810 	msr	PRIMASK, r3
}
 8005e42:	46c0      	nop			@ (mov r8, r8)
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	689a      	ldr	r2, [r3, #8]
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	2101      	movs	r1, #1
 8005e50:	438a      	bics	r2, r1
 8005e52:	609a      	str	r2, [r3, #8]
 8005e54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e56:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005e58:	6a3b      	ldr	r3, [r7, #32]
 8005e5a:	f383 8810 	msr	PRIMASK, r3
}
 8005e5e:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	2280      	movs	r2, #128	@ 0x80
 8005e64:	2120      	movs	r1, #32
 8005e66:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	2278      	movs	r2, #120	@ 0x78
 8005e6c:	2100      	movs	r1, #0
 8005e6e:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005e70:	2303      	movs	r3, #3
 8005e72:	e011      	b.n	8005e98 <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	2220      	movs	r2, #32
 8005e78:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	2280      	movs	r2, #128	@ 0x80
 8005e7e:	2120      	movs	r1, #32
 8005e80:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	2200      	movs	r2, #0
 8005e86:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	2200      	movs	r2, #0
 8005e8c:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	2278      	movs	r2, #120	@ 0x78
 8005e92:	2100      	movs	r1, #0
 8005e94:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005e96:	2300      	movs	r3, #0
}
 8005e98:	0018      	movs	r0, r3
 8005e9a:	46bd      	mov	sp, r7
 8005e9c:	b010      	add	sp, #64	@ 0x40
 8005e9e:	bd80      	pop	{r7, pc}
 8005ea0:	01ffffff 	.word	0x01ffffff
 8005ea4:	fffffedf 	.word	0xfffffedf

08005ea8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005ea8:	b580      	push	{r7, lr}
 8005eaa:	b084      	sub	sp, #16
 8005eac:	af00      	add	r7, sp, #0
 8005eae:	60f8      	str	r0, [r7, #12]
 8005eb0:	60b9      	str	r1, [r7, #8]
 8005eb2:	603b      	str	r3, [r7, #0]
 8005eb4:	1dfb      	adds	r3, r7, #7
 8005eb6:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005eb8:	e051      	b.n	8005f5e <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005eba:	69bb      	ldr	r3, [r7, #24]
 8005ebc:	3301      	adds	r3, #1
 8005ebe:	d04e      	beq.n	8005f5e <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005ec0:	f7fc ff3c 	bl	8002d3c <HAL_GetTick>
 8005ec4:	0002      	movs	r2, r0
 8005ec6:	683b      	ldr	r3, [r7, #0]
 8005ec8:	1ad3      	subs	r3, r2, r3
 8005eca:	69ba      	ldr	r2, [r7, #24]
 8005ecc:	429a      	cmp	r2, r3
 8005ece:	d302      	bcc.n	8005ed6 <UART_WaitOnFlagUntilTimeout+0x2e>
 8005ed0:	69bb      	ldr	r3, [r7, #24]
 8005ed2:	2b00      	cmp	r3, #0
 8005ed4:	d101      	bne.n	8005eda <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8005ed6:	2303      	movs	r3, #3
 8005ed8:	e051      	b.n	8005f7e <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005eda:	68fb      	ldr	r3, [r7, #12]
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	2204      	movs	r2, #4
 8005ee2:	4013      	ands	r3, r2
 8005ee4:	d03b      	beq.n	8005f5e <UART_WaitOnFlagUntilTimeout+0xb6>
 8005ee6:	68bb      	ldr	r3, [r7, #8]
 8005ee8:	2b80      	cmp	r3, #128	@ 0x80
 8005eea:	d038      	beq.n	8005f5e <UART_WaitOnFlagUntilTimeout+0xb6>
 8005eec:	68bb      	ldr	r3, [r7, #8]
 8005eee:	2b40      	cmp	r3, #64	@ 0x40
 8005ef0:	d035      	beq.n	8005f5e <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005ef2:	68fb      	ldr	r3, [r7, #12]
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	69db      	ldr	r3, [r3, #28]
 8005ef8:	2208      	movs	r2, #8
 8005efa:	4013      	ands	r3, r2
 8005efc:	2b08      	cmp	r3, #8
 8005efe:	d111      	bne.n	8005f24 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005f00:	68fb      	ldr	r3, [r7, #12]
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	2208      	movs	r2, #8
 8005f06:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005f08:	68fb      	ldr	r3, [r7, #12]
 8005f0a:	0018      	movs	r0, r3
 8005f0c:	f000 f83c 	bl	8005f88 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005f10:	68fb      	ldr	r3, [r7, #12]
 8005f12:	2284      	movs	r2, #132	@ 0x84
 8005f14:	2108      	movs	r1, #8
 8005f16:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005f18:	68fb      	ldr	r3, [r7, #12]
 8005f1a:	2278      	movs	r2, #120	@ 0x78
 8005f1c:	2100      	movs	r1, #0
 8005f1e:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8005f20:	2301      	movs	r3, #1
 8005f22:	e02c      	b.n	8005f7e <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005f24:	68fb      	ldr	r3, [r7, #12]
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	69da      	ldr	r2, [r3, #28]
 8005f2a:	2380      	movs	r3, #128	@ 0x80
 8005f2c:	011b      	lsls	r3, r3, #4
 8005f2e:	401a      	ands	r2, r3
 8005f30:	2380      	movs	r3, #128	@ 0x80
 8005f32:	011b      	lsls	r3, r3, #4
 8005f34:	429a      	cmp	r2, r3
 8005f36:	d112      	bne.n	8005f5e <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005f38:	68fb      	ldr	r3, [r7, #12]
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	2280      	movs	r2, #128	@ 0x80
 8005f3e:	0112      	lsls	r2, r2, #4
 8005f40:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005f42:	68fb      	ldr	r3, [r7, #12]
 8005f44:	0018      	movs	r0, r3
 8005f46:	f000 f81f 	bl	8005f88 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005f4a:	68fb      	ldr	r3, [r7, #12]
 8005f4c:	2284      	movs	r2, #132	@ 0x84
 8005f4e:	2120      	movs	r1, #32
 8005f50:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005f52:	68fb      	ldr	r3, [r7, #12]
 8005f54:	2278      	movs	r2, #120	@ 0x78
 8005f56:	2100      	movs	r1, #0
 8005f58:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8005f5a:	2303      	movs	r3, #3
 8005f5c:	e00f      	b.n	8005f7e <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005f5e:	68fb      	ldr	r3, [r7, #12]
 8005f60:	681b      	ldr	r3, [r3, #0]
 8005f62:	69db      	ldr	r3, [r3, #28]
 8005f64:	68ba      	ldr	r2, [r7, #8]
 8005f66:	4013      	ands	r3, r2
 8005f68:	68ba      	ldr	r2, [r7, #8]
 8005f6a:	1ad3      	subs	r3, r2, r3
 8005f6c:	425a      	negs	r2, r3
 8005f6e:	4153      	adcs	r3, r2
 8005f70:	b2db      	uxtb	r3, r3
 8005f72:	001a      	movs	r2, r3
 8005f74:	1dfb      	adds	r3, r7, #7
 8005f76:	781b      	ldrb	r3, [r3, #0]
 8005f78:	429a      	cmp	r2, r3
 8005f7a:	d09e      	beq.n	8005eba <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005f7c:	2300      	movs	r3, #0
}
 8005f7e:	0018      	movs	r0, r3
 8005f80:	46bd      	mov	sp, r7
 8005f82:	b004      	add	sp, #16
 8005f84:	bd80      	pop	{r7, pc}
	...

08005f88 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005f88:	b580      	push	{r7, lr}
 8005f8a:	b08e      	sub	sp, #56	@ 0x38
 8005f8c:	af00      	add	r7, sp, #0
 8005f8e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005f90:	f3ef 8310 	mrs	r3, PRIMASK
 8005f94:	617b      	str	r3, [r7, #20]
  return(result);
 8005f96:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005f98:	637b      	str	r3, [r7, #52]	@ 0x34
 8005f9a:	2301      	movs	r3, #1
 8005f9c:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005f9e:	69bb      	ldr	r3, [r7, #24]
 8005fa0:	f383 8810 	msr	PRIMASK, r3
}
 8005fa4:	46c0      	nop			@ (mov r8, r8)
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	681b      	ldr	r3, [r3, #0]
 8005faa:	681a      	ldr	r2, [r3, #0]
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	4926      	ldr	r1, [pc, #152]	@ (800604c <UART_EndRxTransfer+0xc4>)
 8005fb2:	400a      	ands	r2, r1
 8005fb4:	601a      	str	r2, [r3, #0]
 8005fb6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005fb8:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005fba:	69fb      	ldr	r3, [r7, #28]
 8005fbc:	f383 8810 	msr	PRIMASK, r3
}
 8005fc0:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005fc2:	f3ef 8310 	mrs	r3, PRIMASK
 8005fc6:	623b      	str	r3, [r7, #32]
  return(result);
 8005fc8:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005fca:	633b      	str	r3, [r7, #48]	@ 0x30
 8005fcc:	2301      	movs	r3, #1
 8005fce:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005fd0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005fd2:	f383 8810 	msr	PRIMASK, r3
}
 8005fd6:	46c0      	nop			@ (mov r8, r8)
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	689a      	ldr	r2, [r3, #8]
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	2101      	movs	r1, #1
 8005fe4:	438a      	bics	r2, r1
 8005fe6:	609a      	str	r2, [r3, #8]
 8005fe8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005fea:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005fec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005fee:	f383 8810 	msr	PRIMASK, r3
}
 8005ff2:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005ff8:	2b01      	cmp	r3, #1
 8005ffa:	d118      	bne.n	800602e <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005ffc:	f3ef 8310 	mrs	r3, PRIMASK
 8006000:	60bb      	str	r3, [r7, #8]
  return(result);
 8006002:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006004:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006006:	2301      	movs	r3, #1
 8006008:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800600a:	68fb      	ldr	r3, [r7, #12]
 800600c:	f383 8810 	msr	PRIMASK, r3
}
 8006010:	46c0      	nop			@ (mov r8, r8)
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	681b      	ldr	r3, [r3, #0]
 8006016:	681a      	ldr	r2, [r3, #0]
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	681b      	ldr	r3, [r3, #0]
 800601c:	2110      	movs	r1, #16
 800601e:	438a      	bics	r2, r1
 8006020:	601a      	str	r2, [r3, #0]
 8006022:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006024:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006026:	693b      	ldr	r3, [r7, #16]
 8006028:	f383 8810 	msr	PRIMASK, r3
}
 800602c:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	2280      	movs	r2, #128	@ 0x80
 8006032:	2120      	movs	r1, #32
 8006034:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	2200      	movs	r2, #0
 800603a:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	2200      	movs	r2, #0
 8006040:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8006042:	46c0      	nop			@ (mov r8, r8)
 8006044:	46bd      	mov	sp, r7
 8006046:	b00e      	add	sp, #56	@ 0x38
 8006048:	bd80      	pop	{r7, pc}
 800604a:	46c0      	nop			@ (mov r8, r8)
 800604c:	fffffedf 	.word	0xfffffedf

08006050 <siprintf>:
 8006050:	b40e      	push	{r1, r2, r3}
 8006052:	b510      	push	{r4, lr}
 8006054:	2400      	movs	r4, #0
 8006056:	490c      	ldr	r1, [pc, #48]	@ (8006088 <siprintf+0x38>)
 8006058:	b09d      	sub	sp, #116	@ 0x74
 800605a:	ab1f      	add	r3, sp, #124	@ 0x7c
 800605c:	9002      	str	r0, [sp, #8]
 800605e:	9006      	str	r0, [sp, #24]
 8006060:	9107      	str	r1, [sp, #28]
 8006062:	9104      	str	r1, [sp, #16]
 8006064:	4809      	ldr	r0, [pc, #36]	@ (800608c <siprintf+0x3c>)
 8006066:	490a      	ldr	r1, [pc, #40]	@ (8006090 <siprintf+0x40>)
 8006068:	cb04      	ldmia	r3!, {r2}
 800606a:	9105      	str	r1, [sp, #20]
 800606c:	6800      	ldr	r0, [r0, #0]
 800606e:	a902      	add	r1, sp, #8
 8006070:	9301      	str	r3, [sp, #4]
 8006072:	941b      	str	r4, [sp, #108]	@ 0x6c
 8006074:	f000 f99e 	bl	80063b4 <_svfiprintf_r>
 8006078:	9b02      	ldr	r3, [sp, #8]
 800607a:	701c      	strb	r4, [r3, #0]
 800607c:	b01d      	add	sp, #116	@ 0x74
 800607e:	bc10      	pop	{r4}
 8006080:	bc08      	pop	{r3}
 8006082:	b003      	add	sp, #12
 8006084:	4718      	bx	r3
 8006086:	46c0      	nop			@ (mov r8, r8)
 8006088:	7fffffff 	.word	0x7fffffff
 800608c:	2000001c 	.word	0x2000001c
 8006090:	ffff0208 	.word	0xffff0208

08006094 <memset>:
 8006094:	0003      	movs	r3, r0
 8006096:	1882      	adds	r2, r0, r2
 8006098:	4293      	cmp	r3, r2
 800609a:	d100      	bne.n	800609e <memset+0xa>
 800609c:	4770      	bx	lr
 800609e:	7019      	strb	r1, [r3, #0]
 80060a0:	3301      	adds	r3, #1
 80060a2:	e7f9      	b.n	8006098 <memset+0x4>

080060a4 <__errno>:
 80060a4:	4b01      	ldr	r3, [pc, #4]	@ (80060ac <__errno+0x8>)
 80060a6:	6818      	ldr	r0, [r3, #0]
 80060a8:	4770      	bx	lr
 80060aa:	46c0      	nop			@ (mov r8, r8)
 80060ac:	2000001c 	.word	0x2000001c

080060b0 <__libc_init_array>:
 80060b0:	b570      	push	{r4, r5, r6, lr}
 80060b2:	2600      	movs	r6, #0
 80060b4:	4c0c      	ldr	r4, [pc, #48]	@ (80060e8 <__libc_init_array+0x38>)
 80060b6:	4d0d      	ldr	r5, [pc, #52]	@ (80060ec <__libc_init_array+0x3c>)
 80060b8:	1b64      	subs	r4, r4, r5
 80060ba:	10a4      	asrs	r4, r4, #2
 80060bc:	42a6      	cmp	r6, r4
 80060be:	d109      	bne.n	80060d4 <__libc_init_array+0x24>
 80060c0:	2600      	movs	r6, #0
 80060c2:	f000 fc61 	bl	8006988 <_init>
 80060c6:	4c0a      	ldr	r4, [pc, #40]	@ (80060f0 <__libc_init_array+0x40>)
 80060c8:	4d0a      	ldr	r5, [pc, #40]	@ (80060f4 <__libc_init_array+0x44>)
 80060ca:	1b64      	subs	r4, r4, r5
 80060cc:	10a4      	asrs	r4, r4, #2
 80060ce:	42a6      	cmp	r6, r4
 80060d0:	d105      	bne.n	80060de <__libc_init_array+0x2e>
 80060d2:	bd70      	pop	{r4, r5, r6, pc}
 80060d4:	00b3      	lsls	r3, r6, #2
 80060d6:	58eb      	ldr	r3, [r5, r3]
 80060d8:	4798      	blx	r3
 80060da:	3601      	adds	r6, #1
 80060dc:	e7ee      	b.n	80060bc <__libc_init_array+0xc>
 80060de:	00b3      	lsls	r3, r6, #2
 80060e0:	58eb      	ldr	r3, [r5, r3]
 80060e2:	4798      	blx	r3
 80060e4:	3601      	adds	r6, #1
 80060e6:	e7f2      	b.n	80060ce <__libc_init_array+0x1e>
 80060e8:	08008b08 	.word	0x08008b08
 80060ec:	08008b08 	.word	0x08008b08
 80060f0:	08008b0c 	.word	0x08008b0c
 80060f4:	08008b08 	.word	0x08008b08

080060f8 <__retarget_lock_acquire_recursive>:
 80060f8:	4770      	bx	lr

080060fa <__retarget_lock_release_recursive>:
 80060fa:	4770      	bx	lr

080060fc <_free_r>:
 80060fc:	b570      	push	{r4, r5, r6, lr}
 80060fe:	0005      	movs	r5, r0
 8006100:	1e0c      	subs	r4, r1, #0
 8006102:	d010      	beq.n	8006126 <_free_r+0x2a>
 8006104:	3c04      	subs	r4, #4
 8006106:	6823      	ldr	r3, [r4, #0]
 8006108:	2b00      	cmp	r3, #0
 800610a:	da00      	bge.n	800610e <_free_r+0x12>
 800610c:	18e4      	adds	r4, r4, r3
 800610e:	0028      	movs	r0, r5
 8006110:	f000 f8e0 	bl	80062d4 <__malloc_lock>
 8006114:	4a1d      	ldr	r2, [pc, #116]	@ (800618c <_free_r+0x90>)
 8006116:	6813      	ldr	r3, [r2, #0]
 8006118:	2b00      	cmp	r3, #0
 800611a:	d105      	bne.n	8006128 <_free_r+0x2c>
 800611c:	6063      	str	r3, [r4, #4]
 800611e:	6014      	str	r4, [r2, #0]
 8006120:	0028      	movs	r0, r5
 8006122:	f000 f8df 	bl	80062e4 <__malloc_unlock>
 8006126:	bd70      	pop	{r4, r5, r6, pc}
 8006128:	42a3      	cmp	r3, r4
 800612a:	d908      	bls.n	800613e <_free_r+0x42>
 800612c:	6820      	ldr	r0, [r4, #0]
 800612e:	1821      	adds	r1, r4, r0
 8006130:	428b      	cmp	r3, r1
 8006132:	d1f3      	bne.n	800611c <_free_r+0x20>
 8006134:	6819      	ldr	r1, [r3, #0]
 8006136:	685b      	ldr	r3, [r3, #4]
 8006138:	1809      	adds	r1, r1, r0
 800613a:	6021      	str	r1, [r4, #0]
 800613c:	e7ee      	b.n	800611c <_free_r+0x20>
 800613e:	001a      	movs	r2, r3
 8006140:	685b      	ldr	r3, [r3, #4]
 8006142:	2b00      	cmp	r3, #0
 8006144:	d001      	beq.n	800614a <_free_r+0x4e>
 8006146:	42a3      	cmp	r3, r4
 8006148:	d9f9      	bls.n	800613e <_free_r+0x42>
 800614a:	6811      	ldr	r1, [r2, #0]
 800614c:	1850      	adds	r0, r2, r1
 800614e:	42a0      	cmp	r0, r4
 8006150:	d10b      	bne.n	800616a <_free_r+0x6e>
 8006152:	6820      	ldr	r0, [r4, #0]
 8006154:	1809      	adds	r1, r1, r0
 8006156:	1850      	adds	r0, r2, r1
 8006158:	6011      	str	r1, [r2, #0]
 800615a:	4283      	cmp	r3, r0
 800615c:	d1e0      	bne.n	8006120 <_free_r+0x24>
 800615e:	6818      	ldr	r0, [r3, #0]
 8006160:	685b      	ldr	r3, [r3, #4]
 8006162:	1841      	adds	r1, r0, r1
 8006164:	6011      	str	r1, [r2, #0]
 8006166:	6053      	str	r3, [r2, #4]
 8006168:	e7da      	b.n	8006120 <_free_r+0x24>
 800616a:	42a0      	cmp	r0, r4
 800616c:	d902      	bls.n	8006174 <_free_r+0x78>
 800616e:	230c      	movs	r3, #12
 8006170:	602b      	str	r3, [r5, #0]
 8006172:	e7d5      	b.n	8006120 <_free_r+0x24>
 8006174:	6820      	ldr	r0, [r4, #0]
 8006176:	1821      	adds	r1, r4, r0
 8006178:	428b      	cmp	r3, r1
 800617a:	d103      	bne.n	8006184 <_free_r+0x88>
 800617c:	6819      	ldr	r1, [r3, #0]
 800617e:	685b      	ldr	r3, [r3, #4]
 8006180:	1809      	adds	r1, r1, r0
 8006182:	6021      	str	r1, [r4, #0]
 8006184:	6063      	str	r3, [r4, #4]
 8006186:	6054      	str	r4, [r2, #4]
 8006188:	e7ca      	b.n	8006120 <_free_r+0x24>
 800618a:	46c0      	nop			@ (mov r8, r8)
 800618c:	20000730 	.word	0x20000730

08006190 <sbrk_aligned>:
 8006190:	b570      	push	{r4, r5, r6, lr}
 8006192:	4e0f      	ldr	r6, [pc, #60]	@ (80061d0 <sbrk_aligned+0x40>)
 8006194:	000d      	movs	r5, r1
 8006196:	6831      	ldr	r1, [r6, #0]
 8006198:	0004      	movs	r4, r0
 800619a:	2900      	cmp	r1, #0
 800619c:	d102      	bne.n	80061a4 <sbrk_aligned+0x14>
 800619e:	f000 fb95 	bl	80068cc <_sbrk_r>
 80061a2:	6030      	str	r0, [r6, #0]
 80061a4:	0029      	movs	r1, r5
 80061a6:	0020      	movs	r0, r4
 80061a8:	f000 fb90 	bl	80068cc <_sbrk_r>
 80061ac:	1c43      	adds	r3, r0, #1
 80061ae:	d103      	bne.n	80061b8 <sbrk_aligned+0x28>
 80061b0:	2501      	movs	r5, #1
 80061b2:	426d      	negs	r5, r5
 80061b4:	0028      	movs	r0, r5
 80061b6:	bd70      	pop	{r4, r5, r6, pc}
 80061b8:	2303      	movs	r3, #3
 80061ba:	1cc5      	adds	r5, r0, #3
 80061bc:	439d      	bics	r5, r3
 80061be:	42a8      	cmp	r0, r5
 80061c0:	d0f8      	beq.n	80061b4 <sbrk_aligned+0x24>
 80061c2:	1a29      	subs	r1, r5, r0
 80061c4:	0020      	movs	r0, r4
 80061c6:	f000 fb81 	bl	80068cc <_sbrk_r>
 80061ca:	3001      	adds	r0, #1
 80061cc:	d1f2      	bne.n	80061b4 <sbrk_aligned+0x24>
 80061ce:	e7ef      	b.n	80061b0 <sbrk_aligned+0x20>
 80061d0:	2000072c 	.word	0x2000072c

080061d4 <_malloc_r>:
 80061d4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80061d6:	2203      	movs	r2, #3
 80061d8:	1ccb      	adds	r3, r1, #3
 80061da:	4393      	bics	r3, r2
 80061dc:	3308      	adds	r3, #8
 80061de:	0005      	movs	r5, r0
 80061e0:	001f      	movs	r7, r3
 80061e2:	2b0c      	cmp	r3, #12
 80061e4:	d234      	bcs.n	8006250 <_malloc_r+0x7c>
 80061e6:	270c      	movs	r7, #12
 80061e8:	42b9      	cmp	r1, r7
 80061ea:	d833      	bhi.n	8006254 <_malloc_r+0x80>
 80061ec:	0028      	movs	r0, r5
 80061ee:	f000 f871 	bl	80062d4 <__malloc_lock>
 80061f2:	4e37      	ldr	r6, [pc, #220]	@ (80062d0 <_malloc_r+0xfc>)
 80061f4:	6833      	ldr	r3, [r6, #0]
 80061f6:	001c      	movs	r4, r3
 80061f8:	2c00      	cmp	r4, #0
 80061fa:	d12f      	bne.n	800625c <_malloc_r+0x88>
 80061fc:	0039      	movs	r1, r7
 80061fe:	0028      	movs	r0, r5
 8006200:	f7ff ffc6 	bl	8006190 <sbrk_aligned>
 8006204:	0004      	movs	r4, r0
 8006206:	1c43      	adds	r3, r0, #1
 8006208:	d15f      	bne.n	80062ca <_malloc_r+0xf6>
 800620a:	6834      	ldr	r4, [r6, #0]
 800620c:	9400      	str	r4, [sp, #0]
 800620e:	9b00      	ldr	r3, [sp, #0]
 8006210:	2b00      	cmp	r3, #0
 8006212:	d14a      	bne.n	80062aa <_malloc_r+0xd6>
 8006214:	2c00      	cmp	r4, #0
 8006216:	d052      	beq.n	80062be <_malloc_r+0xea>
 8006218:	6823      	ldr	r3, [r4, #0]
 800621a:	0028      	movs	r0, r5
 800621c:	18e3      	adds	r3, r4, r3
 800621e:	9900      	ldr	r1, [sp, #0]
 8006220:	9301      	str	r3, [sp, #4]
 8006222:	f000 fb53 	bl	80068cc <_sbrk_r>
 8006226:	9b01      	ldr	r3, [sp, #4]
 8006228:	4283      	cmp	r3, r0
 800622a:	d148      	bne.n	80062be <_malloc_r+0xea>
 800622c:	6823      	ldr	r3, [r4, #0]
 800622e:	0028      	movs	r0, r5
 8006230:	1aff      	subs	r7, r7, r3
 8006232:	0039      	movs	r1, r7
 8006234:	f7ff ffac 	bl	8006190 <sbrk_aligned>
 8006238:	3001      	adds	r0, #1
 800623a:	d040      	beq.n	80062be <_malloc_r+0xea>
 800623c:	6823      	ldr	r3, [r4, #0]
 800623e:	19db      	adds	r3, r3, r7
 8006240:	6023      	str	r3, [r4, #0]
 8006242:	6833      	ldr	r3, [r6, #0]
 8006244:	685a      	ldr	r2, [r3, #4]
 8006246:	2a00      	cmp	r2, #0
 8006248:	d133      	bne.n	80062b2 <_malloc_r+0xde>
 800624a:	9b00      	ldr	r3, [sp, #0]
 800624c:	6033      	str	r3, [r6, #0]
 800624e:	e019      	b.n	8006284 <_malloc_r+0xb0>
 8006250:	2b00      	cmp	r3, #0
 8006252:	dac9      	bge.n	80061e8 <_malloc_r+0x14>
 8006254:	230c      	movs	r3, #12
 8006256:	602b      	str	r3, [r5, #0]
 8006258:	2000      	movs	r0, #0
 800625a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800625c:	6821      	ldr	r1, [r4, #0]
 800625e:	1bc9      	subs	r1, r1, r7
 8006260:	d420      	bmi.n	80062a4 <_malloc_r+0xd0>
 8006262:	290b      	cmp	r1, #11
 8006264:	d90a      	bls.n	800627c <_malloc_r+0xa8>
 8006266:	19e2      	adds	r2, r4, r7
 8006268:	6027      	str	r7, [r4, #0]
 800626a:	42a3      	cmp	r3, r4
 800626c:	d104      	bne.n	8006278 <_malloc_r+0xa4>
 800626e:	6032      	str	r2, [r6, #0]
 8006270:	6863      	ldr	r3, [r4, #4]
 8006272:	6011      	str	r1, [r2, #0]
 8006274:	6053      	str	r3, [r2, #4]
 8006276:	e005      	b.n	8006284 <_malloc_r+0xb0>
 8006278:	605a      	str	r2, [r3, #4]
 800627a:	e7f9      	b.n	8006270 <_malloc_r+0x9c>
 800627c:	6862      	ldr	r2, [r4, #4]
 800627e:	42a3      	cmp	r3, r4
 8006280:	d10e      	bne.n	80062a0 <_malloc_r+0xcc>
 8006282:	6032      	str	r2, [r6, #0]
 8006284:	0028      	movs	r0, r5
 8006286:	f000 f82d 	bl	80062e4 <__malloc_unlock>
 800628a:	0020      	movs	r0, r4
 800628c:	2207      	movs	r2, #7
 800628e:	300b      	adds	r0, #11
 8006290:	1d23      	adds	r3, r4, #4
 8006292:	4390      	bics	r0, r2
 8006294:	1ac2      	subs	r2, r0, r3
 8006296:	4298      	cmp	r0, r3
 8006298:	d0df      	beq.n	800625a <_malloc_r+0x86>
 800629a:	1a1b      	subs	r3, r3, r0
 800629c:	50a3      	str	r3, [r4, r2]
 800629e:	e7dc      	b.n	800625a <_malloc_r+0x86>
 80062a0:	605a      	str	r2, [r3, #4]
 80062a2:	e7ef      	b.n	8006284 <_malloc_r+0xb0>
 80062a4:	0023      	movs	r3, r4
 80062a6:	6864      	ldr	r4, [r4, #4]
 80062a8:	e7a6      	b.n	80061f8 <_malloc_r+0x24>
 80062aa:	9c00      	ldr	r4, [sp, #0]
 80062ac:	6863      	ldr	r3, [r4, #4]
 80062ae:	9300      	str	r3, [sp, #0]
 80062b0:	e7ad      	b.n	800620e <_malloc_r+0x3a>
 80062b2:	001a      	movs	r2, r3
 80062b4:	685b      	ldr	r3, [r3, #4]
 80062b6:	42a3      	cmp	r3, r4
 80062b8:	d1fb      	bne.n	80062b2 <_malloc_r+0xde>
 80062ba:	2300      	movs	r3, #0
 80062bc:	e7da      	b.n	8006274 <_malloc_r+0xa0>
 80062be:	230c      	movs	r3, #12
 80062c0:	0028      	movs	r0, r5
 80062c2:	602b      	str	r3, [r5, #0]
 80062c4:	f000 f80e 	bl	80062e4 <__malloc_unlock>
 80062c8:	e7c6      	b.n	8006258 <_malloc_r+0x84>
 80062ca:	6007      	str	r7, [r0, #0]
 80062cc:	e7da      	b.n	8006284 <_malloc_r+0xb0>
 80062ce:	46c0      	nop			@ (mov r8, r8)
 80062d0:	20000730 	.word	0x20000730

080062d4 <__malloc_lock>:
 80062d4:	b510      	push	{r4, lr}
 80062d6:	4802      	ldr	r0, [pc, #8]	@ (80062e0 <__malloc_lock+0xc>)
 80062d8:	f7ff ff0e 	bl	80060f8 <__retarget_lock_acquire_recursive>
 80062dc:	bd10      	pop	{r4, pc}
 80062de:	46c0      	nop			@ (mov r8, r8)
 80062e0:	20000728 	.word	0x20000728

080062e4 <__malloc_unlock>:
 80062e4:	b510      	push	{r4, lr}
 80062e6:	4802      	ldr	r0, [pc, #8]	@ (80062f0 <__malloc_unlock+0xc>)
 80062e8:	f7ff ff07 	bl	80060fa <__retarget_lock_release_recursive>
 80062ec:	bd10      	pop	{r4, pc}
 80062ee:	46c0      	nop			@ (mov r8, r8)
 80062f0:	20000728 	.word	0x20000728

080062f4 <__ssputs_r>:
 80062f4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80062f6:	688e      	ldr	r6, [r1, #8]
 80062f8:	b085      	sub	sp, #20
 80062fa:	001f      	movs	r7, r3
 80062fc:	000c      	movs	r4, r1
 80062fe:	680b      	ldr	r3, [r1, #0]
 8006300:	9002      	str	r0, [sp, #8]
 8006302:	9203      	str	r2, [sp, #12]
 8006304:	42be      	cmp	r6, r7
 8006306:	d830      	bhi.n	800636a <__ssputs_r+0x76>
 8006308:	210c      	movs	r1, #12
 800630a:	5e62      	ldrsh	r2, [r4, r1]
 800630c:	2190      	movs	r1, #144	@ 0x90
 800630e:	00c9      	lsls	r1, r1, #3
 8006310:	420a      	tst	r2, r1
 8006312:	d028      	beq.n	8006366 <__ssputs_r+0x72>
 8006314:	2003      	movs	r0, #3
 8006316:	6921      	ldr	r1, [r4, #16]
 8006318:	1a5b      	subs	r3, r3, r1
 800631a:	9301      	str	r3, [sp, #4]
 800631c:	6963      	ldr	r3, [r4, #20]
 800631e:	4343      	muls	r3, r0
 8006320:	9801      	ldr	r0, [sp, #4]
 8006322:	0fdd      	lsrs	r5, r3, #31
 8006324:	18ed      	adds	r5, r5, r3
 8006326:	1c7b      	adds	r3, r7, #1
 8006328:	181b      	adds	r3, r3, r0
 800632a:	106d      	asrs	r5, r5, #1
 800632c:	42ab      	cmp	r3, r5
 800632e:	d900      	bls.n	8006332 <__ssputs_r+0x3e>
 8006330:	001d      	movs	r5, r3
 8006332:	0552      	lsls	r2, r2, #21
 8006334:	d528      	bpl.n	8006388 <__ssputs_r+0x94>
 8006336:	0029      	movs	r1, r5
 8006338:	9802      	ldr	r0, [sp, #8]
 800633a:	f7ff ff4b 	bl	80061d4 <_malloc_r>
 800633e:	1e06      	subs	r6, r0, #0
 8006340:	d02c      	beq.n	800639c <__ssputs_r+0xa8>
 8006342:	9a01      	ldr	r2, [sp, #4]
 8006344:	6921      	ldr	r1, [r4, #16]
 8006346:	f000 fade 	bl	8006906 <memcpy>
 800634a:	89a2      	ldrh	r2, [r4, #12]
 800634c:	4b18      	ldr	r3, [pc, #96]	@ (80063b0 <__ssputs_r+0xbc>)
 800634e:	401a      	ands	r2, r3
 8006350:	2380      	movs	r3, #128	@ 0x80
 8006352:	4313      	orrs	r3, r2
 8006354:	81a3      	strh	r3, [r4, #12]
 8006356:	9b01      	ldr	r3, [sp, #4]
 8006358:	6126      	str	r6, [r4, #16]
 800635a:	18f6      	adds	r6, r6, r3
 800635c:	6026      	str	r6, [r4, #0]
 800635e:	003e      	movs	r6, r7
 8006360:	6165      	str	r5, [r4, #20]
 8006362:	1aed      	subs	r5, r5, r3
 8006364:	60a5      	str	r5, [r4, #8]
 8006366:	42be      	cmp	r6, r7
 8006368:	d900      	bls.n	800636c <__ssputs_r+0x78>
 800636a:	003e      	movs	r6, r7
 800636c:	0032      	movs	r2, r6
 800636e:	9903      	ldr	r1, [sp, #12]
 8006370:	6820      	ldr	r0, [r4, #0]
 8006372:	f000 fa99 	bl	80068a8 <memmove>
 8006376:	2000      	movs	r0, #0
 8006378:	68a3      	ldr	r3, [r4, #8]
 800637a:	1b9b      	subs	r3, r3, r6
 800637c:	60a3      	str	r3, [r4, #8]
 800637e:	6823      	ldr	r3, [r4, #0]
 8006380:	199b      	adds	r3, r3, r6
 8006382:	6023      	str	r3, [r4, #0]
 8006384:	b005      	add	sp, #20
 8006386:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006388:	002a      	movs	r2, r5
 800638a:	9802      	ldr	r0, [sp, #8]
 800638c:	f000 fac4 	bl	8006918 <_realloc_r>
 8006390:	1e06      	subs	r6, r0, #0
 8006392:	d1e0      	bne.n	8006356 <__ssputs_r+0x62>
 8006394:	6921      	ldr	r1, [r4, #16]
 8006396:	9802      	ldr	r0, [sp, #8]
 8006398:	f7ff feb0 	bl	80060fc <_free_r>
 800639c:	230c      	movs	r3, #12
 800639e:	2001      	movs	r0, #1
 80063a0:	9a02      	ldr	r2, [sp, #8]
 80063a2:	4240      	negs	r0, r0
 80063a4:	6013      	str	r3, [r2, #0]
 80063a6:	89a2      	ldrh	r2, [r4, #12]
 80063a8:	3334      	adds	r3, #52	@ 0x34
 80063aa:	4313      	orrs	r3, r2
 80063ac:	81a3      	strh	r3, [r4, #12]
 80063ae:	e7e9      	b.n	8006384 <__ssputs_r+0x90>
 80063b0:	fffffb7f 	.word	0xfffffb7f

080063b4 <_svfiprintf_r>:
 80063b4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80063b6:	b0a1      	sub	sp, #132	@ 0x84
 80063b8:	9003      	str	r0, [sp, #12]
 80063ba:	001d      	movs	r5, r3
 80063bc:	898b      	ldrh	r3, [r1, #12]
 80063be:	000f      	movs	r7, r1
 80063c0:	0016      	movs	r6, r2
 80063c2:	061b      	lsls	r3, r3, #24
 80063c4:	d511      	bpl.n	80063ea <_svfiprintf_r+0x36>
 80063c6:	690b      	ldr	r3, [r1, #16]
 80063c8:	2b00      	cmp	r3, #0
 80063ca:	d10e      	bne.n	80063ea <_svfiprintf_r+0x36>
 80063cc:	2140      	movs	r1, #64	@ 0x40
 80063ce:	f7ff ff01 	bl	80061d4 <_malloc_r>
 80063d2:	6038      	str	r0, [r7, #0]
 80063d4:	6138      	str	r0, [r7, #16]
 80063d6:	2800      	cmp	r0, #0
 80063d8:	d105      	bne.n	80063e6 <_svfiprintf_r+0x32>
 80063da:	230c      	movs	r3, #12
 80063dc:	9a03      	ldr	r2, [sp, #12]
 80063de:	6013      	str	r3, [r2, #0]
 80063e0:	2001      	movs	r0, #1
 80063e2:	4240      	negs	r0, r0
 80063e4:	e0cf      	b.n	8006586 <_svfiprintf_r+0x1d2>
 80063e6:	2340      	movs	r3, #64	@ 0x40
 80063e8:	617b      	str	r3, [r7, #20]
 80063ea:	2300      	movs	r3, #0
 80063ec:	ac08      	add	r4, sp, #32
 80063ee:	6163      	str	r3, [r4, #20]
 80063f0:	3320      	adds	r3, #32
 80063f2:	7663      	strb	r3, [r4, #25]
 80063f4:	3310      	adds	r3, #16
 80063f6:	76a3      	strb	r3, [r4, #26]
 80063f8:	9507      	str	r5, [sp, #28]
 80063fa:	0035      	movs	r5, r6
 80063fc:	782b      	ldrb	r3, [r5, #0]
 80063fe:	2b00      	cmp	r3, #0
 8006400:	d001      	beq.n	8006406 <_svfiprintf_r+0x52>
 8006402:	2b25      	cmp	r3, #37	@ 0x25
 8006404:	d148      	bne.n	8006498 <_svfiprintf_r+0xe4>
 8006406:	1bab      	subs	r3, r5, r6
 8006408:	9305      	str	r3, [sp, #20]
 800640a:	42b5      	cmp	r5, r6
 800640c:	d00b      	beq.n	8006426 <_svfiprintf_r+0x72>
 800640e:	0032      	movs	r2, r6
 8006410:	0039      	movs	r1, r7
 8006412:	9803      	ldr	r0, [sp, #12]
 8006414:	f7ff ff6e 	bl	80062f4 <__ssputs_r>
 8006418:	3001      	adds	r0, #1
 800641a:	d100      	bne.n	800641e <_svfiprintf_r+0x6a>
 800641c:	e0ae      	b.n	800657c <_svfiprintf_r+0x1c8>
 800641e:	6963      	ldr	r3, [r4, #20]
 8006420:	9a05      	ldr	r2, [sp, #20]
 8006422:	189b      	adds	r3, r3, r2
 8006424:	6163      	str	r3, [r4, #20]
 8006426:	782b      	ldrb	r3, [r5, #0]
 8006428:	2b00      	cmp	r3, #0
 800642a:	d100      	bne.n	800642e <_svfiprintf_r+0x7a>
 800642c:	e0a6      	b.n	800657c <_svfiprintf_r+0x1c8>
 800642e:	2201      	movs	r2, #1
 8006430:	2300      	movs	r3, #0
 8006432:	4252      	negs	r2, r2
 8006434:	6062      	str	r2, [r4, #4]
 8006436:	a904      	add	r1, sp, #16
 8006438:	3254      	adds	r2, #84	@ 0x54
 800643a:	1852      	adds	r2, r2, r1
 800643c:	1c6e      	adds	r6, r5, #1
 800643e:	6023      	str	r3, [r4, #0]
 8006440:	60e3      	str	r3, [r4, #12]
 8006442:	60a3      	str	r3, [r4, #8]
 8006444:	7013      	strb	r3, [r2, #0]
 8006446:	65a3      	str	r3, [r4, #88]	@ 0x58
 8006448:	4b54      	ldr	r3, [pc, #336]	@ (800659c <_svfiprintf_r+0x1e8>)
 800644a:	2205      	movs	r2, #5
 800644c:	0018      	movs	r0, r3
 800644e:	7831      	ldrb	r1, [r6, #0]
 8006450:	9305      	str	r3, [sp, #20]
 8006452:	f000 fa4d 	bl	80068f0 <memchr>
 8006456:	1c75      	adds	r5, r6, #1
 8006458:	2800      	cmp	r0, #0
 800645a:	d11f      	bne.n	800649c <_svfiprintf_r+0xe8>
 800645c:	6822      	ldr	r2, [r4, #0]
 800645e:	06d3      	lsls	r3, r2, #27
 8006460:	d504      	bpl.n	800646c <_svfiprintf_r+0xb8>
 8006462:	2353      	movs	r3, #83	@ 0x53
 8006464:	a904      	add	r1, sp, #16
 8006466:	185b      	adds	r3, r3, r1
 8006468:	2120      	movs	r1, #32
 800646a:	7019      	strb	r1, [r3, #0]
 800646c:	0713      	lsls	r3, r2, #28
 800646e:	d504      	bpl.n	800647a <_svfiprintf_r+0xc6>
 8006470:	2353      	movs	r3, #83	@ 0x53
 8006472:	a904      	add	r1, sp, #16
 8006474:	185b      	adds	r3, r3, r1
 8006476:	212b      	movs	r1, #43	@ 0x2b
 8006478:	7019      	strb	r1, [r3, #0]
 800647a:	7833      	ldrb	r3, [r6, #0]
 800647c:	2b2a      	cmp	r3, #42	@ 0x2a
 800647e:	d016      	beq.n	80064ae <_svfiprintf_r+0xfa>
 8006480:	0035      	movs	r5, r6
 8006482:	2100      	movs	r1, #0
 8006484:	200a      	movs	r0, #10
 8006486:	68e3      	ldr	r3, [r4, #12]
 8006488:	782a      	ldrb	r2, [r5, #0]
 800648a:	1c6e      	adds	r6, r5, #1
 800648c:	3a30      	subs	r2, #48	@ 0x30
 800648e:	2a09      	cmp	r2, #9
 8006490:	d950      	bls.n	8006534 <_svfiprintf_r+0x180>
 8006492:	2900      	cmp	r1, #0
 8006494:	d111      	bne.n	80064ba <_svfiprintf_r+0x106>
 8006496:	e017      	b.n	80064c8 <_svfiprintf_r+0x114>
 8006498:	3501      	adds	r5, #1
 800649a:	e7af      	b.n	80063fc <_svfiprintf_r+0x48>
 800649c:	9b05      	ldr	r3, [sp, #20]
 800649e:	6822      	ldr	r2, [r4, #0]
 80064a0:	1ac0      	subs	r0, r0, r3
 80064a2:	2301      	movs	r3, #1
 80064a4:	4083      	lsls	r3, r0
 80064a6:	4313      	orrs	r3, r2
 80064a8:	002e      	movs	r6, r5
 80064aa:	6023      	str	r3, [r4, #0]
 80064ac:	e7cc      	b.n	8006448 <_svfiprintf_r+0x94>
 80064ae:	9b07      	ldr	r3, [sp, #28]
 80064b0:	1d19      	adds	r1, r3, #4
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	9107      	str	r1, [sp, #28]
 80064b6:	2b00      	cmp	r3, #0
 80064b8:	db01      	blt.n	80064be <_svfiprintf_r+0x10a>
 80064ba:	930b      	str	r3, [sp, #44]	@ 0x2c
 80064bc:	e004      	b.n	80064c8 <_svfiprintf_r+0x114>
 80064be:	425b      	negs	r3, r3
 80064c0:	60e3      	str	r3, [r4, #12]
 80064c2:	2302      	movs	r3, #2
 80064c4:	4313      	orrs	r3, r2
 80064c6:	6023      	str	r3, [r4, #0]
 80064c8:	782b      	ldrb	r3, [r5, #0]
 80064ca:	2b2e      	cmp	r3, #46	@ 0x2e
 80064cc:	d10c      	bne.n	80064e8 <_svfiprintf_r+0x134>
 80064ce:	786b      	ldrb	r3, [r5, #1]
 80064d0:	2b2a      	cmp	r3, #42	@ 0x2a
 80064d2:	d134      	bne.n	800653e <_svfiprintf_r+0x18a>
 80064d4:	9b07      	ldr	r3, [sp, #28]
 80064d6:	3502      	adds	r5, #2
 80064d8:	1d1a      	adds	r2, r3, #4
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	9207      	str	r2, [sp, #28]
 80064de:	2b00      	cmp	r3, #0
 80064e0:	da01      	bge.n	80064e6 <_svfiprintf_r+0x132>
 80064e2:	2301      	movs	r3, #1
 80064e4:	425b      	negs	r3, r3
 80064e6:	9309      	str	r3, [sp, #36]	@ 0x24
 80064e8:	4e2d      	ldr	r6, [pc, #180]	@ (80065a0 <_svfiprintf_r+0x1ec>)
 80064ea:	2203      	movs	r2, #3
 80064ec:	0030      	movs	r0, r6
 80064ee:	7829      	ldrb	r1, [r5, #0]
 80064f0:	f000 f9fe 	bl	80068f0 <memchr>
 80064f4:	2800      	cmp	r0, #0
 80064f6:	d006      	beq.n	8006506 <_svfiprintf_r+0x152>
 80064f8:	2340      	movs	r3, #64	@ 0x40
 80064fa:	1b80      	subs	r0, r0, r6
 80064fc:	4083      	lsls	r3, r0
 80064fe:	6822      	ldr	r2, [r4, #0]
 8006500:	3501      	adds	r5, #1
 8006502:	4313      	orrs	r3, r2
 8006504:	6023      	str	r3, [r4, #0]
 8006506:	7829      	ldrb	r1, [r5, #0]
 8006508:	2206      	movs	r2, #6
 800650a:	4826      	ldr	r0, [pc, #152]	@ (80065a4 <_svfiprintf_r+0x1f0>)
 800650c:	1c6e      	adds	r6, r5, #1
 800650e:	7621      	strb	r1, [r4, #24]
 8006510:	f000 f9ee 	bl	80068f0 <memchr>
 8006514:	2800      	cmp	r0, #0
 8006516:	d038      	beq.n	800658a <_svfiprintf_r+0x1d6>
 8006518:	4b23      	ldr	r3, [pc, #140]	@ (80065a8 <_svfiprintf_r+0x1f4>)
 800651a:	2b00      	cmp	r3, #0
 800651c:	d122      	bne.n	8006564 <_svfiprintf_r+0x1b0>
 800651e:	2207      	movs	r2, #7
 8006520:	9b07      	ldr	r3, [sp, #28]
 8006522:	3307      	adds	r3, #7
 8006524:	4393      	bics	r3, r2
 8006526:	3308      	adds	r3, #8
 8006528:	9307      	str	r3, [sp, #28]
 800652a:	6963      	ldr	r3, [r4, #20]
 800652c:	9a04      	ldr	r2, [sp, #16]
 800652e:	189b      	adds	r3, r3, r2
 8006530:	6163      	str	r3, [r4, #20]
 8006532:	e762      	b.n	80063fa <_svfiprintf_r+0x46>
 8006534:	4343      	muls	r3, r0
 8006536:	0035      	movs	r5, r6
 8006538:	2101      	movs	r1, #1
 800653a:	189b      	adds	r3, r3, r2
 800653c:	e7a4      	b.n	8006488 <_svfiprintf_r+0xd4>
 800653e:	2300      	movs	r3, #0
 8006540:	200a      	movs	r0, #10
 8006542:	0019      	movs	r1, r3
 8006544:	3501      	adds	r5, #1
 8006546:	6063      	str	r3, [r4, #4]
 8006548:	782a      	ldrb	r2, [r5, #0]
 800654a:	1c6e      	adds	r6, r5, #1
 800654c:	3a30      	subs	r2, #48	@ 0x30
 800654e:	2a09      	cmp	r2, #9
 8006550:	d903      	bls.n	800655a <_svfiprintf_r+0x1a6>
 8006552:	2b00      	cmp	r3, #0
 8006554:	d0c8      	beq.n	80064e8 <_svfiprintf_r+0x134>
 8006556:	9109      	str	r1, [sp, #36]	@ 0x24
 8006558:	e7c6      	b.n	80064e8 <_svfiprintf_r+0x134>
 800655a:	4341      	muls	r1, r0
 800655c:	0035      	movs	r5, r6
 800655e:	2301      	movs	r3, #1
 8006560:	1889      	adds	r1, r1, r2
 8006562:	e7f1      	b.n	8006548 <_svfiprintf_r+0x194>
 8006564:	aa07      	add	r2, sp, #28
 8006566:	9200      	str	r2, [sp, #0]
 8006568:	0021      	movs	r1, r4
 800656a:	003a      	movs	r2, r7
 800656c:	4b0f      	ldr	r3, [pc, #60]	@ (80065ac <_svfiprintf_r+0x1f8>)
 800656e:	9803      	ldr	r0, [sp, #12]
 8006570:	e000      	b.n	8006574 <_svfiprintf_r+0x1c0>
 8006572:	bf00      	nop
 8006574:	9004      	str	r0, [sp, #16]
 8006576:	9b04      	ldr	r3, [sp, #16]
 8006578:	3301      	adds	r3, #1
 800657a:	d1d6      	bne.n	800652a <_svfiprintf_r+0x176>
 800657c:	89bb      	ldrh	r3, [r7, #12]
 800657e:	980d      	ldr	r0, [sp, #52]	@ 0x34
 8006580:	065b      	lsls	r3, r3, #25
 8006582:	d500      	bpl.n	8006586 <_svfiprintf_r+0x1d2>
 8006584:	e72c      	b.n	80063e0 <_svfiprintf_r+0x2c>
 8006586:	b021      	add	sp, #132	@ 0x84
 8006588:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800658a:	aa07      	add	r2, sp, #28
 800658c:	9200      	str	r2, [sp, #0]
 800658e:	0021      	movs	r1, r4
 8006590:	003a      	movs	r2, r7
 8006592:	4b06      	ldr	r3, [pc, #24]	@ (80065ac <_svfiprintf_r+0x1f8>)
 8006594:	9803      	ldr	r0, [sp, #12]
 8006596:	f000 f87b 	bl	8006690 <_printf_i>
 800659a:	e7eb      	b.n	8006574 <_svfiprintf_r+0x1c0>
 800659c:	08008ad4 	.word	0x08008ad4
 80065a0:	08008ada 	.word	0x08008ada
 80065a4:	08008ade 	.word	0x08008ade
 80065a8:	00000000 	.word	0x00000000
 80065ac:	080062f5 	.word	0x080062f5

080065b0 <_printf_common>:
 80065b0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80065b2:	0016      	movs	r6, r2
 80065b4:	9301      	str	r3, [sp, #4]
 80065b6:	688a      	ldr	r2, [r1, #8]
 80065b8:	690b      	ldr	r3, [r1, #16]
 80065ba:	000c      	movs	r4, r1
 80065bc:	9000      	str	r0, [sp, #0]
 80065be:	4293      	cmp	r3, r2
 80065c0:	da00      	bge.n	80065c4 <_printf_common+0x14>
 80065c2:	0013      	movs	r3, r2
 80065c4:	0022      	movs	r2, r4
 80065c6:	6033      	str	r3, [r6, #0]
 80065c8:	3243      	adds	r2, #67	@ 0x43
 80065ca:	7812      	ldrb	r2, [r2, #0]
 80065cc:	2a00      	cmp	r2, #0
 80065ce:	d001      	beq.n	80065d4 <_printf_common+0x24>
 80065d0:	3301      	adds	r3, #1
 80065d2:	6033      	str	r3, [r6, #0]
 80065d4:	6823      	ldr	r3, [r4, #0]
 80065d6:	069b      	lsls	r3, r3, #26
 80065d8:	d502      	bpl.n	80065e0 <_printf_common+0x30>
 80065da:	6833      	ldr	r3, [r6, #0]
 80065dc:	3302      	adds	r3, #2
 80065de:	6033      	str	r3, [r6, #0]
 80065e0:	6822      	ldr	r2, [r4, #0]
 80065e2:	2306      	movs	r3, #6
 80065e4:	0015      	movs	r5, r2
 80065e6:	401d      	ands	r5, r3
 80065e8:	421a      	tst	r2, r3
 80065ea:	d027      	beq.n	800663c <_printf_common+0x8c>
 80065ec:	0023      	movs	r3, r4
 80065ee:	3343      	adds	r3, #67	@ 0x43
 80065f0:	781b      	ldrb	r3, [r3, #0]
 80065f2:	1e5a      	subs	r2, r3, #1
 80065f4:	4193      	sbcs	r3, r2
 80065f6:	6822      	ldr	r2, [r4, #0]
 80065f8:	0692      	lsls	r2, r2, #26
 80065fa:	d430      	bmi.n	800665e <_printf_common+0xae>
 80065fc:	0022      	movs	r2, r4
 80065fe:	9901      	ldr	r1, [sp, #4]
 8006600:	9800      	ldr	r0, [sp, #0]
 8006602:	9d08      	ldr	r5, [sp, #32]
 8006604:	3243      	adds	r2, #67	@ 0x43
 8006606:	47a8      	blx	r5
 8006608:	3001      	adds	r0, #1
 800660a:	d025      	beq.n	8006658 <_printf_common+0xa8>
 800660c:	2206      	movs	r2, #6
 800660e:	6823      	ldr	r3, [r4, #0]
 8006610:	2500      	movs	r5, #0
 8006612:	4013      	ands	r3, r2
 8006614:	2b04      	cmp	r3, #4
 8006616:	d105      	bne.n	8006624 <_printf_common+0x74>
 8006618:	6833      	ldr	r3, [r6, #0]
 800661a:	68e5      	ldr	r5, [r4, #12]
 800661c:	1aed      	subs	r5, r5, r3
 800661e:	43eb      	mvns	r3, r5
 8006620:	17db      	asrs	r3, r3, #31
 8006622:	401d      	ands	r5, r3
 8006624:	68a3      	ldr	r3, [r4, #8]
 8006626:	6922      	ldr	r2, [r4, #16]
 8006628:	4293      	cmp	r3, r2
 800662a:	dd01      	ble.n	8006630 <_printf_common+0x80>
 800662c:	1a9b      	subs	r3, r3, r2
 800662e:	18ed      	adds	r5, r5, r3
 8006630:	2600      	movs	r6, #0
 8006632:	42b5      	cmp	r5, r6
 8006634:	d120      	bne.n	8006678 <_printf_common+0xc8>
 8006636:	2000      	movs	r0, #0
 8006638:	e010      	b.n	800665c <_printf_common+0xac>
 800663a:	3501      	adds	r5, #1
 800663c:	68e3      	ldr	r3, [r4, #12]
 800663e:	6832      	ldr	r2, [r6, #0]
 8006640:	1a9b      	subs	r3, r3, r2
 8006642:	42ab      	cmp	r3, r5
 8006644:	ddd2      	ble.n	80065ec <_printf_common+0x3c>
 8006646:	0022      	movs	r2, r4
 8006648:	2301      	movs	r3, #1
 800664a:	9901      	ldr	r1, [sp, #4]
 800664c:	9800      	ldr	r0, [sp, #0]
 800664e:	9f08      	ldr	r7, [sp, #32]
 8006650:	3219      	adds	r2, #25
 8006652:	47b8      	blx	r7
 8006654:	3001      	adds	r0, #1
 8006656:	d1f0      	bne.n	800663a <_printf_common+0x8a>
 8006658:	2001      	movs	r0, #1
 800665a:	4240      	negs	r0, r0
 800665c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800665e:	2030      	movs	r0, #48	@ 0x30
 8006660:	18e1      	adds	r1, r4, r3
 8006662:	3143      	adds	r1, #67	@ 0x43
 8006664:	7008      	strb	r0, [r1, #0]
 8006666:	0021      	movs	r1, r4
 8006668:	1c5a      	adds	r2, r3, #1
 800666a:	3145      	adds	r1, #69	@ 0x45
 800666c:	7809      	ldrb	r1, [r1, #0]
 800666e:	18a2      	adds	r2, r4, r2
 8006670:	3243      	adds	r2, #67	@ 0x43
 8006672:	3302      	adds	r3, #2
 8006674:	7011      	strb	r1, [r2, #0]
 8006676:	e7c1      	b.n	80065fc <_printf_common+0x4c>
 8006678:	0022      	movs	r2, r4
 800667a:	2301      	movs	r3, #1
 800667c:	9901      	ldr	r1, [sp, #4]
 800667e:	9800      	ldr	r0, [sp, #0]
 8006680:	9f08      	ldr	r7, [sp, #32]
 8006682:	321a      	adds	r2, #26
 8006684:	47b8      	blx	r7
 8006686:	3001      	adds	r0, #1
 8006688:	d0e6      	beq.n	8006658 <_printf_common+0xa8>
 800668a:	3601      	adds	r6, #1
 800668c:	e7d1      	b.n	8006632 <_printf_common+0x82>
	...

08006690 <_printf_i>:
 8006690:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006692:	b08b      	sub	sp, #44	@ 0x2c
 8006694:	9206      	str	r2, [sp, #24]
 8006696:	000a      	movs	r2, r1
 8006698:	3243      	adds	r2, #67	@ 0x43
 800669a:	9307      	str	r3, [sp, #28]
 800669c:	9005      	str	r0, [sp, #20]
 800669e:	9203      	str	r2, [sp, #12]
 80066a0:	7e0a      	ldrb	r2, [r1, #24]
 80066a2:	000c      	movs	r4, r1
 80066a4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80066a6:	2a78      	cmp	r2, #120	@ 0x78
 80066a8:	d809      	bhi.n	80066be <_printf_i+0x2e>
 80066aa:	2a62      	cmp	r2, #98	@ 0x62
 80066ac:	d80b      	bhi.n	80066c6 <_printf_i+0x36>
 80066ae:	2a00      	cmp	r2, #0
 80066b0:	d100      	bne.n	80066b4 <_printf_i+0x24>
 80066b2:	e0ba      	b.n	800682a <_printf_i+0x19a>
 80066b4:	497a      	ldr	r1, [pc, #488]	@ (80068a0 <_printf_i+0x210>)
 80066b6:	9104      	str	r1, [sp, #16]
 80066b8:	2a58      	cmp	r2, #88	@ 0x58
 80066ba:	d100      	bne.n	80066be <_printf_i+0x2e>
 80066bc:	e08e      	b.n	80067dc <_printf_i+0x14c>
 80066be:	0025      	movs	r5, r4
 80066c0:	3542      	adds	r5, #66	@ 0x42
 80066c2:	702a      	strb	r2, [r5, #0]
 80066c4:	e022      	b.n	800670c <_printf_i+0x7c>
 80066c6:	0010      	movs	r0, r2
 80066c8:	3863      	subs	r0, #99	@ 0x63
 80066ca:	2815      	cmp	r0, #21
 80066cc:	d8f7      	bhi.n	80066be <_printf_i+0x2e>
 80066ce:	f7f9 fd19 	bl	8000104 <__gnu_thumb1_case_shi>
 80066d2:	0016      	.short	0x0016
 80066d4:	fff6001f 	.word	0xfff6001f
 80066d8:	fff6fff6 	.word	0xfff6fff6
 80066dc:	001ffff6 	.word	0x001ffff6
 80066e0:	fff6fff6 	.word	0xfff6fff6
 80066e4:	fff6fff6 	.word	0xfff6fff6
 80066e8:	0036009f 	.word	0x0036009f
 80066ec:	fff6007e 	.word	0xfff6007e
 80066f0:	00b0fff6 	.word	0x00b0fff6
 80066f4:	0036fff6 	.word	0x0036fff6
 80066f8:	fff6fff6 	.word	0xfff6fff6
 80066fc:	0082      	.short	0x0082
 80066fe:	0025      	movs	r5, r4
 8006700:	681a      	ldr	r2, [r3, #0]
 8006702:	3542      	adds	r5, #66	@ 0x42
 8006704:	1d11      	adds	r1, r2, #4
 8006706:	6019      	str	r1, [r3, #0]
 8006708:	6813      	ldr	r3, [r2, #0]
 800670a:	702b      	strb	r3, [r5, #0]
 800670c:	2301      	movs	r3, #1
 800670e:	e09e      	b.n	800684e <_printf_i+0x1be>
 8006710:	6818      	ldr	r0, [r3, #0]
 8006712:	6809      	ldr	r1, [r1, #0]
 8006714:	1d02      	adds	r2, r0, #4
 8006716:	060d      	lsls	r5, r1, #24
 8006718:	d50b      	bpl.n	8006732 <_printf_i+0xa2>
 800671a:	6806      	ldr	r6, [r0, #0]
 800671c:	601a      	str	r2, [r3, #0]
 800671e:	2e00      	cmp	r6, #0
 8006720:	da03      	bge.n	800672a <_printf_i+0x9a>
 8006722:	232d      	movs	r3, #45	@ 0x2d
 8006724:	9a03      	ldr	r2, [sp, #12]
 8006726:	4276      	negs	r6, r6
 8006728:	7013      	strb	r3, [r2, #0]
 800672a:	4b5d      	ldr	r3, [pc, #372]	@ (80068a0 <_printf_i+0x210>)
 800672c:	270a      	movs	r7, #10
 800672e:	9304      	str	r3, [sp, #16]
 8006730:	e018      	b.n	8006764 <_printf_i+0xd4>
 8006732:	6806      	ldr	r6, [r0, #0]
 8006734:	601a      	str	r2, [r3, #0]
 8006736:	0649      	lsls	r1, r1, #25
 8006738:	d5f1      	bpl.n	800671e <_printf_i+0x8e>
 800673a:	b236      	sxth	r6, r6
 800673c:	e7ef      	b.n	800671e <_printf_i+0x8e>
 800673e:	6808      	ldr	r0, [r1, #0]
 8006740:	6819      	ldr	r1, [r3, #0]
 8006742:	c940      	ldmia	r1!, {r6}
 8006744:	0605      	lsls	r5, r0, #24
 8006746:	d402      	bmi.n	800674e <_printf_i+0xbe>
 8006748:	0640      	lsls	r0, r0, #25
 800674a:	d500      	bpl.n	800674e <_printf_i+0xbe>
 800674c:	b2b6      	uxth	r6, r6
 800674e:	6019      	str	r1, [r3, #0]
 8006750:	4b53      	ldr	r3, [pc, #332]	@ (80068a0 <_printf_i+0x210>)
 8006752:	270a      	movs	r7, #10
 8006754:	9304      	str	r3, [sp, #16]
 8006756:	2a6f      	cmp	r2, #111	@ 0x6f
 8006758:	d100      	bne.n	800675c <_printf_i+0xcc>
 800675a:	3f02      	subs	r7, #2
 800675c:	0023      	movs	r3, r4
 800675e:	2200      	movs	r2, #0
 8006760:	3343      	adds	r3, #67	@ 0x43
 8006762:	701a      	strb	r2, [r3, #0]
 8006764:	6863      	ldr	r3, [r4, #4]
 8006766:	60a3      	str	r3, [r4, #8]
 8006768:	2b00      	cmp	r3, #0
 800676a:	db06      	blt.n	800677a <_printf_i+0xea>
 800676c:	2104      	movs	r1, #4
 800676e:	6822      	ldr	r2, [r4, #0]
 8006770:	9d03      	ldr	r5, [sp, #12]
 8006772:	438a      	bics	r2, r1
 8006774:	6022      	str	r2, [r4, #0]
 8006776:	4333      	orrs	r3, r6
 8006778:	d00c      	beq.n	8006794 <_printf_i+0x104>
 800677a:	9d03      	ldr	r5, [sp, #12]
 800677c:	0030      	movs	r0, r6
 800677e:	0039      	movs	r1, r7
 8006780:	f7f9 fd50 	bl	8000224 <__aeabi_uidivmod>
 8006784:	9b04      	ldr	r3, [sp, #16]
 8006786:	3d01      	subs	r5, #1
 8006788:	5c5b      	ldrb	r3, [r3, r1]
 800678a:	702b      	strb	r3, [r5, #0]
 800678c:	0033      	movs	r3, r6
 800678e:	0006      	movs	r6, r0
 8006790:	429f      	cmp	r7, r3
 8006792:	d9f3      	bls.n	800677c <_printf_i+0xec>
 8006794:	2f08      	cmp	r7, #8
 8006796:	d109      	bne.n	80067ac <_printf_i+0x11c>
 8006798:	6823      	ldr	r3, [r4, #0]
 800679a:	07db      	lsls	r3, r3, #31
 800679c:	d506      	bpl.n	80067ac <_printf_i+0x11c>
 800679e:	6862      	ldr	r2, [r4, #4]
 80067a0:	6923      	ldr	r3, [r4, #16]
 80067a2:	429a      	cmp	r2, r3
 80067a4:	dc02      	bgt.n	80067ac <_printf_i+0x11c>
 80067a6:	2330      	movs	r3, #48	@ 0x30
 80067a8:	3d01      	subs	r5, #1
 80067aa:	702b      	strb	r3, [r5, #0]
 80067ac:	9b03      	ldr	r3, [sp, #12]
 80067ae:	1b5b      	subs	r3, r3, r5
 80067b0:	6123      	str	r3, [r4, #16]
 80067b2:	9b07      	ldr	r3, [sp, #28]
 80067b4:	0021      	movs	r1, r4
 80067b6:	9300      	str	r3, [sp, #0]
 80067b8:	9805      	ldr	r0, [sp, #20]
 80067ba:	9b06      	ldr	r3, [sp, #24]
 80067bc:	aa09      	add	r2, sp, #36	@ 0x24
 80067be:	f7ff fef7 	bl	80065b0 <_printf_common>
 80067c2:	3001      	adds	r0, #1
 80067c4:	d148      	bne.n	8006858 <_printf_i+0x1c8>
 80067c6:	2001      	movs	r0, #1
 80067c8:	4240      	negs	r0, r0
 80067ca:	b00b      	add	sp, #44	@ 0x2c
 80067cc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80067ce:	2220      	movs	r2, #32
 80067d0:	6809      	ldr	r1, [r1, #0]
 80067d2:	430a      	orrs	r2, r1
 80067d4:	6022      	str	r2, [r4, #0]
 80067d6:	2278      	movs	r2, #120	@ 0x78
 80067d8:	4932      	ldr	r1, [pc, #200]	@ (80068a4 <_printf_i+0x214>)
 80067da:	9104      	str	r1, [sp, #16]
 80067dc:	0021      	movs	r1, r4
 80067de:	3145      	adds	r1, #69	@ 0x45
 80067e0:	700a      	strb	r2, [r1, #0]
 80067e2:	6819      	ldr	r1, [r3, #0]
 80067e4:	6822      	ldr	r2, [r4, #0]
 80067e6:	c940      	ldmia	r1!, {r6}
 80067e8:	0610      	lsls	r0, r2, #24
 80067ea:	d402      	bmi.n	80067f2 <_printf_i+0x162>
 80067ec:	0650      	lsls	r0, r2, #25
 80067ee:	d500      	bpl.n	80067f2 <_printf_i+0x162>
 80067f0:	b2b6      	uxth	r6, r6
 80067f2:	6019      	str	r1, [r3, #0]
 80067f4:	07d3      	lsls	r3, r2, #31
 80067f6:	d502      	bpl.n	80067fe <_printf_i+0x16e>
 80067f8:	2320      	movs	r3, #32
 80067fa:	4313      	orrs	r3, r2
 80067fc:	6023      	str	r3, [r4, #0]
 80067fe:	2e00      	cmp	r6, #0
 8006800:	d001      	beq.n	8006806 <_printf_i+0x176>
 8006802:	2710      	movs	r7, #16
 8006804:	e7aa      	b.n	800675c <_printf_i+0xcc>
 8006806:	2220      	movs	r2, #32
 8006808:	6823      	ldr	r3, [r4, #0]
 800680a:	4393      	bics	r3, r2
 800680c:	6023      	str	r3, [r4, #0]
 800680e:	e7f8      	b.n	8006802 <_printf_i+0x172>
 8006810:	681a      	ldr	r2, [r3, #0]
 8006812:	680d      	ldr	r5, [r1, #0]
 8006814:	1d10      	adds	r0, r2, #4
 8006816:	6949      	ldr	r1, [r1, #20]
 8006818:	6018      	str	r0, [r3, #0]
 800681a:	6813      	ldr	r3, [r2, #0]
 800681c:	062e      	lsls	r6, r5, #24
 800681e:	d501      	bpl.n	8006824 <_printf_i+0x194>
 8006820:	6019      	str	r1, [r3, #0]
 8006822:	e002      	b.n	800682a <_printf_i+0x19a>
 8006824:	066d      	lsls	r5, r5, #25
 8006826:	d5fb      	bpl.n	8006820 <_printf_i+0x190>
 8006828:	8019      	strh	r1, [r3, #0]
 800682a:	2300      	movs	r3, #0
 800682c:	9d03      	ldr	r5, [sp, #12]
 800682e:	6123      	str	r3, [r4, #16]
 8006830:	e7bf      	b.n	80067b2 <_printf_i+0x122>
 8006832:	681a      	ldr	r2, [r3, #0]
 8006834:	1d11      	adds	r1, r2, #4
 8006836:	6019      	str	r1, [r3, #0]
 8006838:	6815      	ldr	r5, [r2, #0]
 800683a:	2100      	movs	r1, #0
 800683c:	0028      	movs	r0, r5
 800683e:	6862      	ldr	r2, [r4, #4]
 8006840:	f000 f856 	bl	80068f0 <memchr>
 8006844:	2800      	cmp	r0, #0
 8006846:	d001      	beq.n	800684c <_printf_i+0x1bc>
 8006848:	1b40      	subs	r0, r0, r5
 800684a:	6060      	str	r0, [r4, #4]
 800684c:	6863      	ldr	r3, [r4, #4]
 800684e:	6123      	str	r3, [r4, #16]
 8006850:	2300      	movs	r3, #0
 8006852:	9a03      	ldr	r2, [sp, #12]
 8006854:	7013      	strb	r3, [r2, #0]
 8006856:	e7ac      	b.n	80067b2 <_printf_i+0x122>
 8006858:	002a      	movs	r2, r5
 800685a:	6923      	ldr	r3, [r4, #16]
 800685c:	9906      	ldr	r1, [sp, #24]
 800685e:	9805      	ldr	r0, [sp, #20]
 8006860:	9d07      	ldr	r5, [sp, #28]
 8006862:	47a8      	blx	r5
 8006864:	3001      	adds	r0, #1
 8006866:	d0ae      	beq.n	80067c6 <_printf_i+0x136>
 8006868:	6823      	ldr	r3, [r4, #0]
 800686a:	079b      	lsls	r3, r3, #30
 800686c:	d415      	bmi.n	800689a <_printf_i+0x20a>
 800686e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006870:	68e0      	ldr	r0, [r4, #12]
 8006872:	4298      	cmp	r0, r3
 8006874:	daa9      	bge.n	80067ca <_printf_i+0x13a>
 8006876:	0018      	movs	r0, r3
 8006878:	e7a7      	b.n	80067ca <_printf_i+0x13a>
 800687a:	0022      	movs	r2, r4
 800687c:	2301      	movs	r3, #1
 800687e:	9906      	ldr	r1, [sp, #24]
 8006880:	9805      	ldr	r0, [sp, #20]
 8006882:	9e07      	ldr	r6, [sp, #28]
 8006884:	3219      	adds	r2, #25
 8006886:	47b0      	blx	r6
 8006888:	3001      	adds	r0, #1
 800688a:	d09c      	beq.n	80067c6 <_printf_i+0x136>
 800688c:	3501      	adds	r5, #1
 800688e:	68e3      	ldr	r3, [r4, #12]
 8006890:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006892:	1a9b      	subs	r3, r3, r2
 8006894:	42ab      	cmp	r3, r5
 8006896:	dcf0      	bgt.n	800687a <_printf_i+0x1ea>
 8006898:	e7e9      	b.n	800686e <_printf_i+0x1de>
 800689a:	2500      	movs	r5, #0
 800689c:	e7f7      	b.n	800688e <_printf_i+0x1fe>
 800689e:	46c0      	nop			@ (mov r8, r8)
 80068a0:	08008ae5 	.word	0x08008ae5
 80068a4:	08008af6 	.word	0x08008af6

080068a8 <memmove>:
 80068a8:	b510      	push	{r4, lr}
 80068aa:	4288      	cmp	r0, r1
 80068ac:	d902      	bls.n	80068b4 <memmove+0xc>
 80068ae:	188b      	adds	r3, r1, r2
 80068b0:	4298      	cmp	r0, r3
 80068b2:	d308      	bcc.n	80068c6 <memmove+0x1e>
 80068b4:	2300      	movs	r3, #0
 80068b6:	429a      	cmp	r2, r3
 80068b8:	d007      	beq.n	80068ca <memmove+0x22>
 80068ba:	5ccc      	ldrb	r4, [r1, r3]
 80068bc:	54c4      	strb	r4, [r0, r3]
 80068be:	3301      	adds	r3, #1
 80068c0:	e7f9      	b.n	80068b6 <memmove+0xe>
 80068c2:	5c8b      	ldrb	r3, [r1, r2]
 80068c4:	5483      	strb	r3, [r0, r2]
 80068c6:	3a01      	subs	r2, #1
 80068c8:	d2fb      	bcs.n	80068c2 <memmove+0x1a>
 80068ca:	bd10      	pop	{r4, pc}

080068cc <_sbrk_r>:
 80068cc:	2300      	movs	r3, #0
 80068ce:	b570      	push	{r4, r5, r6, lr}
 80068d0:	4d06      	ldr	r5, [pc, #24]	@ (80068ec <_sbrk_r+0x20>)
 80068d2:	0004      	movs	r4, r0
 80068d4:	0008      	movs	r0, r1
 80068d6:	602b      	str	r3, [r5, #0]
 80068d8:	f7fc f970 	bl	8002bbc <_sbrk>
 80068dc:	1c43      	adds	r3, r0, #1
 80068de:	d103      	bne.n	80068e8 <_sbrk_r+0x1c>
 80068e0:	682b      	ldr	r3, [r5, #0]
 80068e2:	2b00      	cmp	r3, #0
 80068e4:	d000      	beq.n	80068e8 <_sbrk_r+0x1c>
 80068e6:	6023      	str	r3, [r4, #0]
 80068e8:	bd70      	pop	{r4, r5, r6, pc}
 80068ea:	46c0      	nop			@ (mov r8, r8)
 80068ec:	20000724 	.word	0x20000724

080068f0 <memchr>:
 80068f0:	b2c9      	uxtb	r1, r1
 80068f2:	1882      	adds	r2, r0, r2
 80068f4:	4290      	cmp	r0, r2
 80068f6:	d101      	bne.n	80068fc <memchr+0xc>
 80068f8:	2000      	movs	r0, #0
 80068fa:	4770      	bx	lr
 80068fc:	7803      	ldrb	r3, [r0, #0]
 80068fe:	428b      	cmp	r3, r1
 8006900:	d0fb      	beq.n	80068fa <memchr+0xa>
 8006902:	3001      	adds	r0, #1
 8006904:	e7f6      	b.n	80068f4 <memchr+0x4>

08006906 <memcpy>:
 8006906:	2300      	movs	r3, #0
 8006908:	b510      	push	{r4, lr}
 800690a:	429a      	cmp	r2, r3
 800690c:	d100      	bne.n	8006910 <memcpy+0xa>
 800690e:	bd10      	pop	{r4, pc}
 8006910:	5ccc      	ldrb	r4, [r1, r3]
 8006912:	54c4      	strb	r4, [r0, r3]
 8006914:	3301      	adds	r3, #1
 8006916:	e7f8      	b.n	800690a <memcpy+0x4>

08006918 <_realloc_r>:
 8006918:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800691a:	0006      	movs	r6, r0
 800691c:	000c      	movs	r4, r1
 800691e:	0015      	movs	r5, r2
 8006920:	2900      	cmp	r1, #0
 8006922:	d105      	bne.n	8006930 <_realloc_r+0x18>
 8006924:	0011      	movs	r1, r2
 8006926:	f7ff fc55 	bl	80061d4 <_malloc_r>
 800692a:	0004      	movs	r4, r0
 800692c:	0020      	movs	r0, r4
 800692e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8006930:	2a00      	cmp	r2, #0
 8006932:	d103      	bne.n	800693c <_realloc_r+0x24>
 8006934:	f7ff fbe2 	bl	80060fc <_free_r>
 8006938:	002c      	movs	r4, r5
 800693a:	e7f7      	b.n	800692c <_realloc_r+0x14>
 800693c:	f000 f81c 	bl	8006978 <_malloc_usable_size_r>
 8006940:	0007      	movs	r7, r0
 8006942:	4285      	cmp	r5, r0
 8006944:	d802      	bhi.n	800694c <_realloc_r+0x34>
 8006946:	0843      	lsrs	r3, r0, #1
 8006948:	42ab      	cmp	r3, r5
 800694a:	d3ef      	bcc.n	800692c <_realloc_r+0x14>
 800694c:	0029      	movs	r1, r5
 800694e:	0030      	movs	r0, r6
 8006950:	f7ff fc40 	bl	80061d4 <_malloc_r>
 8006954:	9001      	str	r0, [sp, #4]
 8006956:	2800      	cmp	r0, #0
 8006958:	d101      	bne.n	800695e <_realloc_r+0x46>
 800695a:	9c01      	ldr	r4, [sp, #4]
 800695c:	e7e6      	b.n	800692c <_realloc_r+0x14>
 800695e:	002a      	movs	r2, r5
 8006960:	42bd      	cmp	r5, r7
 8006962:	d900      	bls.n	8006966 <_realloc_r+0x4e>
 8006964:	003a      	movs	r2, r7
 8006966:	0021      	movs	r1, r4
 8006968:	9801      	ldr	r0, [sp, #4]
 800696a:	f7ff ffcc 	bl	8006906 <memcpy>
 800696e:	0021      	movs	r1, r4
 8006970:	0030      	movs	r0, r6
 8006972:	f7ff fbc3 	bl	80060fc <_free_r>
 8006976:	e7f0      	b.n	800695a <_realloc_r+0x42>

08006978 <_malloc_usable_size_r>:
 8006978:	1f0b      	subs	r3, r1, #4
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	1f18      	subs	r0, r3, #4
 800697e:	2b00      	cmp	r3, #0
 8006980:	da01      	bge.n	8006986 <_malloc_usable_size_r+0xe>
 8006982:	580b      	ldr	r3, [r1, r0]
 8006984:	18c0      	adds	r0, r0, r3
 8006986:	4770      	bx	lr

08006988 <_init>:
 8006988:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800698a:	46c0      	nop			@ (mov r8, r8)
 800698c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800698e:	bc08      	pop	{r3}
 8006990:	469e      	mov	lr, r3
 8006992:	4770      	bx	lr

08006994 <_fini>:
 8006994:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006996:	46c0      	nop			@ (mov r8, r8)
 8006998:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800699a:	bc08      	pop	{r3}
 800699c:	469e      	mov	lr, r3
 800699e:	4770      	bx	lr
