# -RISC-V-microprocessor
Design of a RISC-V microprocessor                                      2025     Designed and implemented a 32-bit RISC-V microprocessor, base RV32I  instruction set, and FPGA deployment. Simulated functionality using VHDL  testbenches and executed real-world programs on hardware. 
<img width="521" height="272" alt="test_code" src="https://github.com/user-attachments/assets/75a7e7aa-1441-44c2-b2f6-e913cfb9fe8f" />
<img width="550" height="334" alt="simulation results" src="https://github.com/user-attachments/assets/75446eb2-3142-42e0-92ec-4f0f15300534" />
<img width="499" height="303" alt="microarchitecture" src="https://github.com/user-attachments/assets/e423dcc9-dd1a-4fbc-91ce-c6bfa8a12acf" />
