Slack (MET) :             0.672ns  (required time - arrival time)
  Source:                 boxed/count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            boxed/count_delay_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        2.778ns  (logic 0.542ns (19.510%)  route 2.236ns (80.490%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.860ns = ( 5.860 - 4.000 ) 
    Source Clock Delay      (SCD):    2.117ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.830     0.830 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.413    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.533 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, unplaced)        0.584     2.117    boxed/clk
                         FDRE                                         r  boxed/count_reg[26]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.269     2.386 f  boxed/count_reg[26]/Q
                         net (fo=2, unplaced)         0.543     2.929    boxed/count_reg_n_0_[26]
                         LUT4 (Prop_lut4_I1_O)        0.167     3.096 f  boxed/count[27]_i_9/O
                         net (fo=1, unplaced)         0.340     3.436    boxed/count[27]_i_9_n_0
                         LUT5 (Prop_lut5_I4_O)        0.053     3.489 f  boxed/count[27]_i_5/O
                         net (fo=4, unplaced)         0.688     4.177    boxed/count[27]_i_5_n_0
                         LUT5 (Prop_lut5_I0_O)        0.053     4.230 r  boxed/count_delay[0]_i_1/O
                         net (fo=28, unplaced)        0.665     4.895    boxed/count_delay[0]_i_1_n_0
                         FDRE                                         r  boxed/count_delay_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
                         IBUF (Prop_ibuf_I_O)         0.754     4.754 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554     5.308    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113     5.421 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, unplaced)        0.439     5.860    boxed/clk
                         FDRE                                         r  boxed/count_delay_reg[0]/C
                         clock pessimism              0.112     5.972    
                         clock uncertainty           -0.035     5.937    
                         FDRE (Setup_fdre_C_R)       -0.370     5.567    boxed/count_delay_reg[0]
  -------------------------------------------------------------------
                         required time                          5.567    
                         arrival time                          -4.895    
  -------------------------------------------------------------------
                         slack                                  0.672    




