

================================================================
== Vitis HLS Report for 'Example1'
================================================================
* Date:           Tue Nov  9 19:03:41 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        example1
* Solution:       xcvu9p-flgb2104-2-i (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.650 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |   max  |   Type  |
    +---------+---------+----------+----------+-------+--------+---------+
    |    96769|   886081|  0.484 ms|  4.430 ms|  96770|  886082|     none|
    +---------+---------+----------+----------+-------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------+---------+---------+--------------+-----------+-----------+----------+----------+
        |                                    |  Latency (cycles) |   Iteration  |  Initiation Interval  |   Trip   |          |
        |              Loop Name             |   min   |   max   |    Latency   |  achieved |   target  |   Count  | Pipelined|
        +------------------------------------+---------+---------+--------------+-----------+-----------+----------+----------+
        |- VITIS_LOOP_8_1                    |    96768|   886080|  1512 ~ 13845|          -|          -|        64|        no|
        | + VITIS_LOOP_10_2                  |     1408|     5440|       22 ~ 85|          -|          -|        64|        no|
        |  ++ VITIS_LOOP_12_3                |       11|       74|            12|          1|          1|    1 ~ 64|       yes|
        | + VITIS_LOOP_20_4                  |       87|       87|            25|          1|          1|        64|       yes|
        | + VITIS_LOOP_26_5_VITIS_LOOP_28_6  |        0|     8221|            34|          2|          1|  0 ~ 4095|       yes|
        | + VITIS_LOOP_35_7                  |        0|       74|            13|          1|          1|    0 ~ 63|       yes|
        +------------------------------------+---------+---------+--------------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|     1314|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        6|     5|     2130|     2462|    -|
|Memory               |        0|     -|       32|       33|    -|
|Multiplexer          |        -|     -|        -|      614|    -|
|Register             |        -|     -|     2127|      288|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        6|     5|     4289|     4711|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       ~0|    ~0|       ~0|        1|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |                Instance               |               Module               | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |control_s_axi_U                        |control_s_axi                       |        0|   0|  246|  424|    0|
    |faddfsub_32ns_32ns_32_5_full_dsp_1_U1  |faddfsub_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  220|    0|
    |fdiv_32ns_32ns_32_10_no_dsp_1_U3       |fdiv_32ns_32ns_32_10_no_dsp_1       |        0|   0|    0|    0|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U2       |fmul_32ns_32ns_32_4_max_dsp_1       |        0|   3|  143|   78|    0|
    |fsqrt_32ns_32ns_32_9_no_dsp_1_U4       |fsqrt_32ns_32ns_32_9_no_dsp_1       |        0|   0|    0|    0|    0|
    |gmem0_m_axi_U                          |gmem0_m_axi                         |        2|   0|  512|  580|    0|
    |gmem1_m_axi_U                          |gmem1_m_axi                         |        2|   0|  512|  580|    0|
    |gmem2_m_axi_U                          |gmem2_m_axi                         |        2|   0|  512|  580|    0|
    +---------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |Total                                  |                                    |        6|   5| 2130| 2462|    0|
    +---------------------------------------+------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------------+---------------+---------+----+----+-----+------+-----+------+-------------+
    |      Memory     |     Module    | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+---------------+---------+----+----+-----+------+-----+------+-------------+
    |squared_norms_U  |squared_norms  |        0|  32|  33|    0|    64|   32|     1|         2048|
    +-----------------+---------------+---------+----+----+-----+------+-----+------+-------------+
    |Total            |               |        0|  32|  33|    0|    64|   32|     1|         2048|
    +-----------------+---------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name            | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------+----------+----+---+----+------------+------------+
    |add_ln10_1_fu_910_p2                 |         +|   0|  0|  64|          64|          64|
    |add_ln10_2_fu_925_p2                 |         +|   0|  0|  64|          64|          64|
    |add_ln10_fu_495_p2                   |         +|   0|  0|  14|           7|           1|
    |add_ln11_fu_524_p2                   |         +|   0|  0|  71|          64|          64|
    |add_ln12_fu_564_p2                   |         +|   0|  0|  14|           7|           1|
    |add_ln20_fu_574_p2                   |         +|   0|  0|  14|           7|           1|
    |add_ln22_1_fu_628_p2                 |         +|   0|  0|  71|          64|          64|
    |add_ln22_fu_603_p2                   |         +|   0|  0|  71|          64|          64|
    |add_ln26_1_fu_740_p2                 |         +|   0|  0|  14|           7|           1|
    |add_ln26_fu_673_p2                   |         +|   0|  0|  77|          70|           1|
    |add_ln27_1_fu_783_p2                 |         +|   0|  0|  71|          64|          64|
    |add_ln27_fu_696_p2                   |         +|   0|  0|  71|          64|          64|
    |add_ln28_fu_834_p2                   |         +|   0|  0|  71|          64|           1|
    |add_ln30_1_fu_847_p2                 |         +|   0|  0|  71|          64|          64|
    |add_ln30_fu_828_p2                   |         +|   0|  0|  69|          62|          62|
    |add_ln35_fu_966_p2                   |         +|   0|  0|  71|          64|           1|
    |add_ln8_fu_983_p2                    |         +|   0|  0|  14|           7|           1|
    |indvars_iv_next16_fu_977_p2          |         +|   0|  0|  15|           8|           2|
    |indvars_iv_next_fu_463_p2            |         +|   0|  0|  14|           7|           1|
    |sub_ln12_fu_485_p2                   |         -|   0|  0|  15|           8|           7|
    |ap_block_pp0                         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_00001            |       and|   0|  0|   2|           1|           1|
    |ap_block_pp1                         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp2_stage0_01001            |       and|   0|  0|   2|           1|           1|
    |ap_block_pp3                         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp3_stage0_11001            |       and|   0|  0|   2|           1|           1|
    |ap_block_state109_io                 |       and|   0|  0|   2|           1|           1|
    |ap_block_state114                    |       and|   0|  0|   2|           1|           1|
    |ap_block_state13_pp0_stage0_iter1    |       and|   0|  0|   2|           1|           1|
    |ap_block_state36_io                  |       and|   0|  0|   2|           1|           1|
    |ap_block_state43_pp1_stage0_iter8    |       and|   0|  0|   2|           1|           1|
    |ap_block_state53_io                  |       and|   0|  0|   2|           1|           1|
    |ap_block_state54_io                  |       and|   0|  0|   2|           1|           1|
    |ap_block_state59_pp1_stage0_iter24   |       and|   0|  0|   2|           1|           1|
    |ap_block_state62_io                  |       and|   0|  0|   2|           1|           1|
    |ap_block_state69_pp2_stage0_iter4    |       and|   0|  0|   2|           1|           1|
    |ap_block_state70_pp2_stage1_iter4    |       and|   0|  0|   2|           1|           1|
    |ap_block_state88_io                  |       and|   0|  0|   2|           1|           1|
    |ap_block_state89_io                  |       and|   0|  0|   2|           1|           1|
    |ap_block_state94_pp2_stage1_iter16   |       and|   0|  0|   2|           1|           1|
    |ap_enable_state16_pp0_iter4_stage0   |       and|   0|  0|   2|           1|           1|
    |ap_enable_state17_pp0_iter5_stage0   |       and|   0|  0|   2|           1|           1|
    |ap_enable_state23_pp0_iter11_stage0  |       and|   0|  0|   2|           1|           1|
    |icmp_ln10_fu_501_p2                  |      icmp|   0|  0|  11|           7|           8|
    |icmp_ln12_fu_553_p2                  |      icmp|   0|  0|  11|           7|           8|
    |icmp_ln20_fu_580_p2                  |      icmp|   0|  0|  11|           7|           8|
    |icmp_ln26_fu_711_p2                  |      icmp|   0|  0|  30|          70|          70|
    |icmp_ln28_1_fu_726_p2                |      icmp|   0|  0|  26|          58|           1|
    |icmp_ln28_fu_457_p2                  |      icmp|   0|  0|  11|           7|           8|
    |icmp_ln35_fu_960_p2                  |      icmp|   0|  0|  29|          64|           7|
    |ap_block_pp1_stage0_01001            |        or|   0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_11001            |        or|   0|  0|   2|           1|           1|
    |ap_block_pp2                         |        or|   0|  0|   2|           1|           1|
    |ap_block_pp2_stage0_11001            |        or|   0|  0|   2|           1|           1|
    |ap_block_pp2_stage1_00001            |        or|   0|  0|   2|           1|           1|
    |ap_block_pp2_stage1_11001            |        or|   0|  0|   2|           1|           1|
    |or_ln10_fu_915_p2                    |        or|   0|  0|  14|          14|           3|
    |select_ln26_1_fu_750_p3              |    select|   0|  0|   6|           1|           6|
    |select_ln26_2_fu_798_p3              |    select|   0|  0|  61|           1|          62|
    |select_ln26_3_fu_816_p3              |    select|   0|  0|   7|           1|           7|
    |select_ln26_fu_732_p3                |    select|   0|  0|  63|           1|          64|
    |ap_enable_pp0                        |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp1                        |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp2                        |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp3                        |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1              |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1              |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp3_iter1              |       xor|   0|  0|   2|           2|           1|
    |xor_ln35_fu_951_p2                   |       xor|   0|  0|   6|           6|           2|
    +-------------------------------------+----------+----+---+----+------------+------------+
    |Total                                |          |   0|  0|1314|        1113|         886|
    +-------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+-----+-----------+-----+-----------+
    |                   Name                  | LUT | Input Size| Bits| Total Bits|
    +-----------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                                |  162|         36|    1|         36|
    |ap_enable_reg_pp0_iter1                  |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter11                 |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1                  |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter24                 |    9|          2|    1|          2|
    |ap_enable_reg_pp2_iter16                 |    9|          2|    1|          2|
    |ap_enable_reg_pp3_iter1                  |    9|          2|    1|          2|
    |ap_enable_reg_pp3_iter12                 |    9|          2|    1|          2|
    |ap_phi_mux_indvar_flatten_phi_fu_375_p4  |    9|          2|   70|        140|
    |ap_phi_mux_j_1_phi_fu_396_p4             |    9|          2|   64|        128|
    |ap_phi_mux_k_3_phi_fu_386_p4             |    9|          2|    7|         14|
    |gmem0_ARADDR                             |   26|          5|   64|        320|
    |gmem0_ARLEN                              |   14|          3|   32|         96|
    |gmem0_blk_n_AR                           |    9|          2|    1|          2|
    |gmem0_blk_n_AW                           |    9|          2|    1|          2|
    |gmem0_blk_n_B                            |    9|          2|    1|          2|
    |gmem0_blk_n_R                            |    9|          2|    1|          2|
    |gmem0_blk_n_W                            |    9|          2|    1|          2|
    |gmem1_blk_n_AW                           |    9|          2|    1|          2|
    |gmem1_blk_n_B                            |    9|          2|    1|          2|
    |gmem1_blk_n_W                            |    9|          2|    1|          2|
    |gmem2_blk_n_AW                           |    9|          2|    1|          2|
    |gmem2_blk_n_B                            |    9|          2|    1|          2|
    |gmem2_blk_n_W                            |    9|          2|    1|          2|
    |grp_fu_412_opcode                        |   14|          3|    2|          6|
    |grp_fu_412_p0                            |   14|          3|   32|         96|
    |grp_fu_416_p0                            |   14|          3|   32|         96|
    |grp_fu_416_p1                            |   14|          3|   32|         96|
    |grp_fu_420_p0                            |   20|          4|   32|        128|
    |grp_fu_420_p1                            |   14|          3|   32|         96|
    |i_reg_327                                |    9|          2|    7|         14|
    |indvar_flatten_reg_371                   |    9|          2|   70|        140|
    |indvars_iv14_reg_315                     |    9|          2|    7|         14|
    |indvars_iv15_reg_303                     |    9|          2|    8|         16|
    |j_1_reg_393                              |    9|          2|   64|        128|
    |j_2_reg_402                              |    9|          2|   64|        128|
    |j_reg_339                                |    9|          2|    7|         14|
    |k_1_reg_360                              |    9|          2|    7|         14|
    |k_2_reg_350                              |    9|          2|    7|         14|
    |k_3_reg_382                              |    9|          2|    7|         14|
    |reg_434                                  |    9|          2|   32|         64|
    |squared_norms_address0                   |   20|          4|    6|         24|
    |squared_norms_address1                   |   14|          3|    6|         18|
    +-----------------------------------------+-----+-----------+-----+-----------+
    |Total                                    |  614|        134|  710|       1890|
    +-----------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |A_read_reg_999                 |  64|   0|   64|          0|
    |Q_read_reg_994                 |  64|   0|   64|          0|
    |R_read_reg_989                 |  64|   0|   64|          0|
    |add_ln10_reg_1050              |   7|   0|    7|          0|
    |add_ln26_reg_1140              |  70|   0|   70|          0|
    |add_ln28_reg_1170              |  64|   0|   64|          0|
    |add_ln30_reg_1165              |  62|   0|   62|          0|
    |ap_CS_fsm                      |  35|   0|   35|          0|
    |ap_enable_reg_pp0_iter0        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9        |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0        |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1        |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter10       |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter11       |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter12       |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter13       |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter14       |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter15       |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter16       |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter17       |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter18       |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter19       |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2        |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter20       |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter21       |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter22       |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter23       |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter24       |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3        |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter4        |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter5        |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter6        |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter7        |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter8        |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter9        |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0        |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1        |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter10       |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter11       |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter12       |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter13       |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter14       |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter15       |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter16       |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2        |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter3        |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter4        |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter5        |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter6        |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter7        |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter8        |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter9        |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0        |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1        |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter10       |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter11       |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter12       |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter2        |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter3        |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter4        |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter5        |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter6        |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter7        |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter8        |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter9        |   1|   0|    1|          0|
    |gmem0_addr_1_read_1_reg_1125   |  32|   0|   32|          0|
    |gmem0_addr_1_reg_1113          |  64|   0|   64|          0|
    |gmem0_addr_2_read_reg_1187     |  32|   0|   32|          0|
    |gmem0_addr_2_reg_1149          |  64|   0|   64|          0|
    |gmem0_addr_3_read_reg_1197     |  32|   0|   32|          0|
    |gmem0_addr_3_reg_1180          |  64|   0|   64|          0|
    |gmem0_addr_read_1_reg_1089     |  32|   0|   32|          0|
    |gmem0_addr_reg_1058            |  64|   0|   64|          0|
    |gmem1_addr_reg_1119            |  64|   0|   64|          0|
    |gmem2_addr_reg_1211            |  64|   0|   64|          0|
    |i_reg_327                      |   7|   0|    7|          0|
    |icmp_ln12_reg_1074             |   1|   0|    1|          0|
    |icmp_ln20_reg_1109             |   1|   0|    1|          0|
    |icmp_ln26_reg_1145             |   1|   0|    1|          0|
    |icmp_ln35_reg_1222             |   1|   0|    1|          0|
    |indvar_flatten_reg_371         |  70|   0|   70|          0|
    |indvars_iv14_reg_315           |   7|   0|    7|          0|
    |indvars_iv15_reg_303           |   8|   0|    8|          0|
    |indvars_iv_next_reg_1016       |   7|   0|    7|          0|
    |j_1_reg_393                    |  64|   0|   64|          0|
    |j_2_reg_402                    |  64|   0|   64|          0|
    |j_reg_339                      |   7|   0|    7|          0|
    |k_1_reg_360                    |   7|   0|    7|          0|
    |k_2_reg_350                    |   7|   0|    7|          0|
    |k_3_reg_382                    |   7|   0|    7|          0|
    |norm_reg_1099                  |  32|   0|   32|          0|
    |reg_429                        |  32|   0|   32|          0|
    |reg_434                        |  32|   0|   32|          0|
    |reg_443                        |  32|   0|   32|          0|
    |reg_448                        |  32|   0|   32|          0|
    |select_ln26_3_reg_1155         |   7|   0|    7|          0|
    |squared_norms_addr_1_reg_1078  |   6|   0|    6|          0|
    |squared_norms_load_1_reg_1175  |  32|   0|   32|          0|
    |tmp_reg_1207                   |   1|   0|    1|          0|
    |trunc_ln10_reg_1034            |   6|   0|    6|          0|
    |trunc_ln28_reg_1008            |   6|   0|    6|          0|
    |val_reg_1069                   |  32|   0|   32|          0|
    |xor_ln35_reg_1217              |   6|   0|    6|          0|
    |zext_ln11_reg_1045             |   7|   0|   32|         25|
    |zext_ln24_reg_1135             |   6|   0|   70|         64|
    |zext_ln28_1_reg_1027           |   7|   0|   64|         57|
    |zext_ln28_reg_1022             |   7|   0|   64|         57|
    |gmem0_addr_3_read_reg_1197     |  64|  32|   32|          0|
    |gmem0_addr_3_reg_1180          |  64|  32|   64|          0|
    |gmem1_addr_reg_1119            |  64|  32|   64|          0|
    |icmp_ln12_reg_1074             |  64|  32|    1|          0|
    |icmp_ln20_reg_1109             |  64|  32|    1|          0|
    |icmp_ln26_reg_1145             |  64|  32|    1|          0|
    |icmp_ln35_reg_1222             |  64|  32|    1|          0|
    |squared_norms_addr_1_reg_1078  |  64|  32|    6|          0|
    |squared_norms_load_1_reg_1175  |  64|  32|   32|          0|
    +-------------------------------+----+----+-----+-----------+
    |Total                          |2127| 288| 1956|        203|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|       control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|      Example1|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|      Example1|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|      Example1|  return value|
|m_axi_gmem0_AWVALID    |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWREADY    |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWADDR     |  out|   64|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWID       |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWLEN      |  out|    8|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWSIZE     |  out|    3|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWBURST    |  out|    2|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWLOCK     |  out|    2|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWCACHE    |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWPROT     |  out|    3|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWQOS      |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWREGION   |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWUSER     |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_WVALID     |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_WREADY     |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_WDATA      |  out|   32|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_WSTRB      |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_WLAST      |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_WID        |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_WUSER      |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARVALID    |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARREADY    |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARADDR     |  out|   64|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARID       |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARLEN      |  out|    8|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARSIZE     |  out|    3|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARBURST    |  out|    2|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARLOCK     |  out|    2|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARCACHE    |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARPROT     |  out|    3|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARQOS      |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARREGION   |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARUSER     |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RVALID     |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RREADY     |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RDATA      |   in|   32|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RLAST      |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RID        |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RUSER      |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RRESP      |   in|    2|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_BVALID     |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_BREADY     |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_BRESP      |   in|    2|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_BID        |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_BUSER      |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem1_AWVALID    |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWREADY    |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWADDR     |  out|   64|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWID       |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWLEN      |  out|    8|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWSIZE     |  out|    3|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWBURST    |  out|    2|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWLOCK     |  out|    2|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWCACHE    |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWPROT     |  out|    3|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWQOS      |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWREGION   |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWUSER     |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WVALID     |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WREADY     |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WDATA      |  out|   32|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WSTRB      |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WLAST      |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WID        |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WUSER      |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARVALID    |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARREADY    |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARADDR     |  out|   64|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARID       |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARLEN      |  out|    8|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARSIZE     |  out|    3|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARBURST    |  out|    2|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARLOCK     |  out|    2|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARCACHE    |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARPROT     |  out|    3|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARQOS      |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARREGION   |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARUSER     |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RVALID     |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RREADY     |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RDATA      |   in|   32|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RLAST      |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RID        |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RUSER      |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RRESP      |   in|    2|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_BVALID     |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_BREADY     |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_BRESP      |   in|    2|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_BID        |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_BUSER      |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem2_AWVALID    |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWREADY    |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWADDR     |  out|   64|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWID       |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWLEN      |  out|    8|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWSIZE     |  out|    3|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWBURST    |  out|    2|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWLOCK     |  out|    2|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWCACHE    |  out|    4|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWPROT     |  out|    3|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWQOS      |  out|    4|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWREGION   |  out|    4|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWUSER     |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_WVALID     |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_WREADY     |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_WDATA      |  out|   32|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_WSTRB      |  out|    4|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_WLAST      |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_WID        |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_WUSER      |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARVALID    |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARREADY    |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARADDR     |  out|   64|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARID       |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARLEN      |  out|    8|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARSIZE     |  out|    3|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARBURST    |  out|    2|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARLOCK     |  out|    2|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARCACHE    |  out|    4|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARPROT     |  out|    3|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARQOS      |  out|    4|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARREGION   |  out|    4|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARUSER     |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_RVALID     |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_RREADY     |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_RDATA      |   in|   32|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_RLAST      |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_RID        |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_RUSER      |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_RRESP      |   in|    2|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_BVALID     |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_BREADY     |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_BRESP      |   in|    2|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_BID        |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_BUSER      |   in|    1|       m_axi|         gmem2|       pointer|
+-----------------------+-----+-----+------------+--------------+--------------+

