ARM GAS  Build/stm32l4xx_hal_msp.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32l4xx_hal_msp.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "../Core/Src/stm32l4xx_hal_msp.c"
  18              		.section	.text.HAL_MspInit,"ax",%progbits
  19              		.align	1
  20              		.global	HAL_MspInit
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	HAL_MspInit:
  26              	.LFB74:
   1:../Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:../Core/Src/stm32l4xx_hal_msp.c **** /**
   3:../Core/Src/stm32l4xx_hal_msp.c ****   ******************************************************************************
   4:../Core/Src/stm32l4xx_hal_msp.c ****   * @file         stm32l4xx_hal_msp.c
   5:../Core/Src/stm32l4xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:../Core/Src/stm32l4xx_hal_msp.c ****   *               and de-Initialization codes.
   7:../Core/Src/stm32l4xx_hal_msp.c ****   ******************************************************************************
   8:../Core/Src/stm32l4xx_hal_msp.c ****   * @attention
   9:../Core/Src/stm32l4xx_hal_msp.c ****   *
  10:../Core/Src/stm32l4xx_hal_msp.c ****   * Copyright (c) 2025 STMicroelectronics.
  11:../Core/Src/stm32l4xx_hal_msp.c ****   * All rights reserved.
  12:../Core/Src/stm32l4xx_hal_msp.c ****   *
  13:../Core/Src/stm32l4xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:../Core/Src/stm32l4xx_hal_msp.c ****   * in the root directory of this software component.
  15:../Core/Src/stm32l4xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:../Core/Src/stm32l4xx_hal_msp.c ****   *
  17:../Core/Src/stm32l4xx_hal_msp.c ****   ******************************************************************************
  18:../Core/Src/stm32l4xx_hal_msp.c ****   */
  19:../Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END Header */
  20:../Core/Src/stm32l4xx_hal_msp.c **** 
  21:../Core/Src/stm32l4xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:../Core/Src/stm32l4xx_hal_msp.c **** #include "main.h"
  23:../Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  24:../Core/Src/stm32l4xx_hal_msp.c **** 
  25:../Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END Includes */
  26:../Core/Src/stm32l4xx_hal_msp.c **** 
  27:../Core/Src/stm32l4xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  28:../Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN TD */
  29:../Core/Src/stm32l4xx_hal_msp.c **** 
  30:../Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END TD */
  31:../Core/Src/stm32l4xx_hal_msp.c **** 
  32:../Core/Src/stm32l4xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
ARM GAS  Build/stm32l4xx_hal_msp.s 			page 2


  33:../Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN Define */
  34:../Core/Src/stm32l4xx_hal_msp.c **** 
  35:../Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END Define */
  36:../Core/Src/stm32l4xx_hal_msp.c **** 
  37:../Core/Src/stm32l4xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  38:../Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  39:../Core/Src/stm32l4xx_hal_msp.c **** 
  40:../Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END Macro */
  41:../Core/Src/stm32l4xx_hal_msp.c **** 
  42:../Core/Src/stm32l4xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  43:../Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN PV */
  44:../Core/Src/stm32l4xx_hal_msp.c **** 
  45:../Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END PV */
  46:../Core/Src/stm32l4xx_hal_msp.c **** 
  47:../Core/Src/stm32l4xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  48:../Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  49:../Core/Src/stm32l4xx_hal_msp.c **** 
  50:../Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END PFP */
  51:../Core/Src/stm32l4xx_hal_msp.c **** 
  52:../Core/Src/stm32l4xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  53:../Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  54:../Core/Src/stm32l4xx_hal_msp.c **** 
  55:../Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  56:../Core/Src/stm32l4xx_hal_msp.c **** 
  57:../Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  58:../Core/Src/stm32l4xx_hal_msp.c **** 
  59:../Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END 0 */
  60:../Core/Src/stm32l4xx_hal_msp.c **** /**
  61:../Core/Src/stm32l4xx_hal_msp.c ****   * Initializes the Global MSP.
  62:../Core/Src/stm32l4xx_hal_msp.c ****   */
  63:../Core/Src/stm32l4xx_hal_msp.c **** void HAL_MspInit(void)
  64:../Core/Src/stm32l4xx_hal_msp.c **** {
  27              		.loc 1 64 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 8
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  32 0000 82B0     		sub	sp, sp, #8
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 8
  65:../Core/Src/stm32l4xx_hal_msp.c **** 
  66:../Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  67:../Core/Src/stm32l4xx_hal_msp.c **** 
  68:../Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  69:../Core/Src/stm32l4xx_hal_msp.c **** 
  70:../Core/Src/stm32l4xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  35              		.loc 1 70 3 view .LVU1
  36              	.LBB2:
  37              		.loc 1 70 3 view .LVU2
  38              		.loc 1 70 3 view .LVU3
  39 0002 0A4B     		ldr	r3, .L3
  40 0004 1A6E     		ldr	r2, [r3, #96]
  41 0006 42F00102 		orr	r2, r2, #1
  42 000a 1A66     		str	r2, [r3, #96]
  43              		.loc 1 70 3 view .LVU4
  44 000c 1A6E     		ldr	r2, [r3, #96]
  45 000e 02F00102 		and	r2, r2, #1
ARM GAS  Build/stm32l4xx_hal_msp.s 			page 3


  46 0012 0092     		str	r2, [sp]
  47              		.loc 1 70 3 view .LVU5
  48 0014 009A     		ldr	r2, [sp]
  49              	.LBE2:
  50              		.loc 1 70 3 view .LVU6
  71:../Core/Src/stm32l4xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  51              		.loc 1 71 3 view .LVU7
  52              	.LBB3:
  53              		.loc 1 71 3 view .LVU8
  54              		.loc 1 71 3 view .LVU9
  55 0016 9A6D     		ldr	r2, [r3, #88]
  56 0018 42F08052 		orr	r2, r2, #268435456
  57 001c 9A65     		str	r2, [r3, #88]
  58              		.loc 1 71 3 view .LVU10
  59 001e 9B6D     		ldr	r3, [r3, #88]
  60 0020 03F08053 		and	r3, r3, #268435456
  61 0024 0193     		str	r3, [sp, #4]
  62              		.loc 1 71 3 view .LVU11
  63 0026 019B     		ldr	r3, [sp, #4]
  64              	.LBE3:
  65              		.loc 1 71 3 view .LVU12
  72:../Core/Src/stm32l4xx_hal_msp.c **** 
  73:../Core/Src/stm32l4xx_hal_msp.c ****   /* System interrupt init*/
  74:../Core/Src/stm32l4xx_hal_msp.c **** 
  75:../Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  76:../Core/Src/stm32l4xx_hal_msp.c **** 
  77:../Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  78:../Core/Src/stm32l4xx_hal_msp.c **** }
  66              		.loc 1 78 1 is_stmt 0 view .LVU13
  67 0028 02B0     		add	sp, sp, #8
  68              	.LCFI1:
  69              		.cfi_def_cfa_offset 0
  70              		@ sp needed
  71 002a 7047     		bx	lr
  72              	.L4:
  73              		.align	2
  74              	.L3:
  75 002c 00100240 		.word	1073876992
  76              		.cfi_endproc
  77              	.LFE74:
  79              		.section	.text.HAL_DFSDM_ChannelMspInit,"ax",%progbits
  80              		.align	1
  81              		.global	HAL_DFSDM_ChannelMspInit
  82              		.syntax unified
  83              		.thumb
  84              		.thumb_func
  86              	HAL_DFSDM_ChannelMspInit:
  87              	.LVL0:
  88              	.LFB75:
  79:../Core/Src/stm32l4xx_hal_msp.c **** 
  80:../Core/Src/stm32l4xx_hal_msp.c **** static uint32_t DFSDM1_Init = 0;
  81:../Core/Src/stm32l4xx_hal_msp.c **** /**
  82:../Core/Src/stm32l4xx_hal_msp.c **** * @brief DFSDM_Channel MSP Initialization
  83:../Core/Src/stm32l4xx_hal_msp.c **** * This function configures the hardware resources used in this example
  84:../Core/Src/stm32l4xx_hal_msp.c **** * @param hdfsdm_channel: DFSDM_Channel handle pointer
  85:../Core/Src/stm32l4xx_hal_msp.c **** * @retval None
  86:../Core/Src/stm32l4xx_hal_msp.c **** */
ARM GAS  Build/stm32l4xx_hal_msp.s 			page 4


  87:../Core/Src/stm32l4xx_hal_msp.c **** void HAL_DFSDM_ChannelMspInit(DFSDM_Channel_HandleTypeDef* hdfsdm_channel)
  88:../Core/Src/stm32l4xx_hal_msp.c **** {
  89              		.loc 1 88 1 is_stmt 1 view -0
  90              		.cfi_startproc
  91              		@ args = 0, pretend = 0, frame = 168
  92              		@ frame_needed = 0, uses_anonymous_args = 0
  93              		.loc 1 88 1 is_stmt 0 view .LVU15
  94 0000 00B5     		push	{lr}
  95              	.LCFI2:
  96              		.cfi_def_cfa_offset 4
  97              		.cfi_offset 14, -4
  98 0002 ABB0     		sub	sp, sp, #172
  99              	.LCFI3:
 100              		.cfi_def_cfa_offset 176
  89:../Core/Src/stm32l4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 101              		.loc 1 89 3 is_stmt 1 view .LVU16
 102              		.loc 1 89 20 is_stmt 0 view .LVU17
 103 0004 0021     		movs	r1, #0
 104 0006 2591     		str	r1, [sp, #148]
 105 0008 2691     		str	r1, [sp, #152]
 106 000a 2791     		str	r1, [sp, #156]
 107 000c 2891     		str	r1, [sp, #160]
 108 000e 2991     		str	r1, [sp, #164]
  90:../Core/Src/stm32l4xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 109              		.loc 1 90 3 is_stmt 1 view .LVU18
 110              		.loc 1 90 28 is_stmt 0 view .LVU19
 111 0010 8822     		movs	r2, #136
 112 0012 03A8     		add	r0, sp, #12
 113              	.LVL1:
 114              		.loc 1 90 28 view .LVU20
 115 0014 FFF7FEFF 		bl	memset
 116              	.LVL2:
  91:../Core/Src/stm32l4xx_hal_msp.c ****   if(DFSDM1_Init == 0)
 117              		.loc 1 91 3 is_stmt 1 view .LVU21
 118              		.loc 1 91 18 is_stmt 0 view .LVU22
 119 0018 1A4B     		ldr	r3, .L11
 120 001a 1B68     		ldr	r3, [r3]
 121              		.loc 1 91 5 view .LVU23
 122 001c 13B1     		cbz	r3, .L9
 123              	.L5:
  92:../Core/Src/stm32l4xx_hal_msp.c ****   {
  93:../Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN DFSDM1_MspInit 0 */
  94:../Core/Src/stm32l4xx_hal_msp.c **** 
  95:../Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END DFSDM1_MspInit 0 */
  96:../Core/Src/stm32l4xx_hal_msp.c **** 
  97:../Core/Src/stm32l4xx_hal_msp.c ****   /** Initializes the peripherals clock
  98:../Core/Src/stm32l4xx_hal_msp.c ****   */
  99:../Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_DFSDM1;
 100:../Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.Dfsdm1ClockSelection = RCC_DFSDM1CLKSOURCE_PCLK;
 101:../Core/Src/stm32l4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 102:../Core/Src/stm32l4xx_hal_msp.c ****     {
 103:../Core/Src/stm32l4xx_hal_msp.c ****       Error_Handler();
 104:../Core/Src/stm32l4xx_hal_msp.c ****     }
 105:../Core/Src/stm32l4xx_hal_msp.c **** 
 106:../Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock enable */
 107:../Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_DFSDM1_CLK_ENABLE();
 108:../Core/Src/stm32l4xx_hal_msp.c **** 
ARM GAS  Build/stm32l4xx_hal_msp.s 			page 5


 109:../Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOE_CLK_ENABLE();
 110:../Core/Src/stm32l4xx_hal_msp.c ****     /**DFSDM1 GPIO Configuration
 111:../Core/Src/stm32l4xx_hal_msp.c ****     PE7     ------> DFSDM1_DATIN2
 112:../Core/Src/stm32l4xx_hal_msp.c ****     PE9     ------> DFSDM1_CKOUT
 113:../Core/Src/stm32l4xx_hal_msp.c ****     */
 114:../Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pin = DFSDM1_DATIN2_Pin|DFSDM1_CKOUT_Pin;
 115:../Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 116:../Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 117:../Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 118:../Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 119:../Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 120:../Core/Src/stm32l4xx_hal_msp.c **** 
 121:../Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN DFSDM1_MspInit 1 */
 122:../Core/Src/stm32l4xx_hal_msp.c **** 
 123:../Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END DFSDM1_MspInit 1 */
 124:../Core/Src/stm32l4xx_hal_msp.c **** 
 125:../Core/Src/stm32l4xx_hal_msp.c ****   DFSDM1_Init++;
 126:../Core/Src/stm32l4xx_hal_msp.c ****   }
 127:../Core/Src/stm32l4xx_hal_msp.c **** 
 128:../Core/Src/stm32l4xx_hal_msp.c **** }
 124              		.loc 1 128 1 view .LVU24
 125 001e 2BB0     		add	sp, sp, #172
 126              	.LCFI4:
 127              		.cfi_remember_state
 128              		.cfi_def_cfa_offset 4
 129              		@ sp needed
 130 0020 5DF804FB 		ldr	pc, [sp], #4
 131              	.L9:
 132              	.LCFI5:
 133              		.cfi_restore_state
  99:../Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.Dfsdm1ClockSelection = RCC_DFSDM1CLKSOURCE_PCLK;
 134              		.loc 1 99 5 is_stmt 1 view .LVU25
  99:../Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.Dfsdm1ClockSelection = RCC_DFSDM1CLKSOURCE_PCLK;
 135              		.loc 1 99 40 is_stmt 0 view .LVU26
 136 0024 4FF48033 		mov	r3, #65536
 137 0028 0393     		str	r3, [sp, #12]
 100:../Core/Src/stm32l4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 138              		.loc 1 100 5 is_stmt 1 view .LVU27
 101:../Core/Src/stm32l4xx_hal_msp.c ****     {
 139              		.loc 1 101 5 view .LVU28
 101:../Core/Src/stm32l4xx_hal_msp.c ****     {
 140              		.loc 1 101 9 is_stmt 0 view .LVU29
 141 002a 03A8     		add	r0, sp, #12
 142 002c FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 143              	.LVL3:
 101:../Core/Src/stm32l4xx_hal_msp.c ****     {
 144              		.loc 1 101 8 view .LVU30
 145 0030 28BB     		cbnz	r0, .L10
 146              	.L7:
 107:../Core/Src/stm32l4xx_hal_msp.c **** 
 147              		.loc 1 107 5 is_stmt 1 view .LVU31
 148              	.LBB4:
 107:../Core/Src/stm32l4xx_hal_msp.c **** 
 149              		.loc 1 107 5 view .LVU32
 107:../Core/Src/stm32l4xx_hal_msp.c **** 
 150              		.loc 1 107 5 view .LVU33
 151 0032 154B     		ldr	r3, .L11+4
ARM GAS  Build/stm32l4xx_hal_msp.s 			page 6


 152 0034 1A6E     		ldr	r2, [r3, #96]
 153 0036 42F08072 		orr	r2, r2, #16777216
 154 003a 1A66     		str	r2, [r3, #96]
 107:../Core/Src/stm32l4xx_hal_msp.c **** 
 155              		.loc 1 107 5 view .LVU34
 156 003c 1A6E     		ldr	r2, [r3, #96]
 157 003e 02F08072 		and	r2, r2, #16777216
 158 0042 0192     		str	r2, [sp, #4]
 107:../Core/Src/stm32l4xx_hal_msp.c **** 
 159              		.loc 1 107 5 view .LVU35
 160 0044 019A     		ldr	r2, [sp, #4]
 161              	.LBE4:
 107:../Core/Src/stm32l4xx_hal_msp.c **** 
 162              		.loc 1 107 5 view .LVU36
 109:../Core/Src/stm32l4xx_hal_msp.c ****     /**DFSDM1 GPIO Configuration
 163              		.loc 1 109 5 view .LVU37
 164              	.LBB5:
 109:../Core/Src/stm32l4xx_hal_msp.c ****     /**DFSDM1 GPIO Configuration
 165              		.loc 1 109 5 view .LVU38
 109:../Core/Src/stm32l4xx_hal_msp.c ****     /**DFSDM1 GPIO Configuration
 166              		.loc 1 109 5 view .LVU39
 167 0046 DA6C     		ldr	r2, [r3, #76]
 168 0048 42F01002 		orr	r2, r2, #16
 169 004c DA64     		str	r2, [r3, #76]
 109:../Core/Src/stm32l4xx_hal_msp.c ****     /**DFSDM1 GPIO Configuration
 170              		.loc 1 109 5 view .LVU40
 171 004e DB6C     		ldr	r3, [r3, #76]
 172 0050 03F01003 		and	r3, r3, #16
 173 0054 0293     		str	r3, [sp, #8]
 109:../Core/Src/stm32l4xx_hal_msp.c ****     /**DFSDM1 GPIO Configuration
 174              		.loc 1 109 5 view .LVU41
 175 0056 029B     		ldr	r3, [sp, #8]
 176              	.LBE5:
 109:../Core/Src/stm32l4xx_hal_msp.c ****     /**DFSDM1 GPIO Configuration
 177              		.loc 1 109 5 view .LVU42
 114:../Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 178              		.loc 1 114 5 view .LVU43
 114:../Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 179              		.loc 1 114 25 is_stmt 0 view .LVU44
 180 0058 4FF42073 		mov	r3, #640
 181 005c 2593     		str	r3, [sp, #148]
 115:../Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 182              		.loc 1 115 5 is_stmt 1 view .LVU45
 115:../Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 183              		.loc 1 115 26 is_stmt 0 view .LVU46
 184 005e 0223     		movs	r3, #2
 185 0060 2693     		str	r3, [sp, #152]
 116:../Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 186              		.loc 1 116 5 is_stmt 1 view .LVU47
 116:../Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 187              		.loc 1 116 26 is_stmt 0 view .LVU48
 188 0062 0023     		movs	r3, #0
 189 0064 2793     		str	r3, [sp, #156]
 117:../Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 190              		.loc 1 117 5 is_stmt 1 view .LVU49
 117:../Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 191              		.loc 1 117 27 is_stmt 0 view .LVU50
ARM GAS  Build/stm32l4xx_hal_msp.s 			page 7


 192 0066 2893     		str	r3, [sp, #160]
 118:../Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 193              		.loc 1 118 5 is_stmt 1 view .LVU51
 118:../Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 194              		.loc 1 118 31 is_stmt 0 view .LVU52
 195 0068 0623     		movs	r3, #6
 196 006a 2993     		str	r3, [sp, #164]
 119:../Core/Src/stm32l4xx_hal_msp.c **** 
 197              		.loc 1 119 5 is_stmt 1 view .LVU53
 198 006c 25A9     		add	r1, sp, #148
 199 006e 0748     		ldr	r0, .L11+8
 200 0070 FFF7FEFF 		bl	HAL_GPIO_Init
 201              	.LVL4:
 125:../Core/Src/stm32l4xx_hal_msp.c ****   }
 202              		.loc 1 125 3 view .LVU54
 125:../Core/Src/stm32l4xx_hal_msp.c ****   }
 203              		.loc 1 125 14 is_stmt 0 view .LVU55
 204 0074 034A     		ldr	r2, .L11
 205 0076 1368     		ldr	r3, [r2]
 206 0078 0133     		adds	r3, r3, #1
 207 007a 1360     		str	r3, [r2]
 208              		.loc 1 128 1 view .LVU56
 209 007c CFE7     		b	.L5
 210              	.L10:
 103:../Core/Src/stm32l4xx_hal_msp.c ****     }
 211              		.loc 1 103 7 is_stmt 1 view .LVU57
 212 007e FFF7FEFF 		bl	Error_Handler
 213              	.LVL5:
 214 0082 D6E7     		b	.L7
 215              	.L12:
 216              		.align	2
 217              	.L11:
 218 0084 00000000 		.word	DFSDM1_Init
 219 0088 00100240 		.word	1073876992
 220 008c 00100048 		.word	1207963648
 221              		.cfi_endproc
 222              	.LFE75:
 224              		.section	.text.HAL_DFSDM_ChannelMspDeInit,"ax",%progbits
 225              		.align	1
 226              		.global	HAL_DFSDM_ChannelMspDeInit
 227              		.syntax unified
 228              		.thumb
 229              		.thumb_func
 231              	HAL_DFSDM_ChannelMspDeInit:
 232              	.LVL6:
 233              	.LFB76:
 129:../Core/Src/stm32l4xx_hal_msp.c **** 
 130:../Core/Src/stm32l4xx_hal_msp.c **** /**
 131:../Core/Src/stm32l4xx_hal_msp.c **** * @brief DFSDM_Channel MSP De-Initialization
 132:../Core/Src/stm32l4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 133:../Core/Src/stm32l4xx_hal_msp.c **** * @param hdfsdm_channel: DFSDM_Channel handle pointer
 134:../Core/Src/stm32l4xx_hal_msp.c **** * @retval None
 135:../Core/Src/stm32l4xx_hal_msp.c **** */
 136:../Core/Src/stm32l4xx_hal_msp.c **** void HAL_DFSDM_ChannelMspDeInit(DFSDM_Channel_HandleTypeDef* hdfsdm_channel)
 137:../Core/Src/stm32l4xx_hal_msp.c **** {
 234              		.loc 1 137 1 view -0
 235              		.cfi_startproc
ARM GAS  Build/stm32l4xx_hal_msp.s 			page 8


 236              		@ args = 0, pretend = 0, frame = 0
 237              		@ frame_needed = 0, uses_anonymous_args = 0
 238              		.loc 1 137 1 is_stmt 0 view .LVU59
 239 0000 08B5     		push	{r3, lr}
 240              	.LCFI6:
 241              		.cfi_def_cfa_offset 8
 242              		.cfi_offset 3, -8
 243              		.cfi_offset 14, -4
 138:../Core/Src/stm32l4xx_hal_msp.c ****   DFSDM1_Init-- ;
 244              		.loc 1 138 3 is_stmt 1 view .LVU60
 245              		.loc 1 138 14 is_stmt 0 view .LVU61
 246 0002 084A     		ldr	r2, .L17
 247 0004 1368     		ldr	r3, [r2]
 248 0006 013B     		subs	r3, r3, #1
 249 0008 1360     		str	r3, [r2]
 139:../Core/Src/stm32l4xx_hal_msp.c ****   if(DFSDM1_Init == 0)
 250              		.loc 1 139 3 is_stmt 1 view .LVU62
 251              		.loc 1 139 5 is_stmt 0 view .LVU63
 252 000a 03B1     		cbz	r3, .L16
 253              	.LVL7:
 254              	.L13:
 140:../Core/Src/stm32l4xx_hal_msp.c ****     {
 141:../Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN DFSDM1_MspDeInit 0 */
 142:../Core/Src/stm32l4xx_hal_msp.c **** 
 143:../Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END DFSDM1_MspDeInit 0 */
 144:../Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock disable */
 145:../Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_DFSDM1_CLK_DISABLE();
 146:../Core/Src/stm32l4xx_hal_msp.c **** 
 147:../Core/Src/stm32l4xx_hal_msp.c ****     /**DFSDM1 GPIO Configuration
 148:../Core/Src/stm32l4xx_hal_msp.c ****     PE7     ------> DFSDM1_DATIN2
 149:../Core/Src/stm32l4xx_hal_msp.c ****     PE9     ------> DFSDM1_CKOUT
 150:../Core/Src/stm32l4xx_hal_msp.c ****     */
 151:../Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOE, DFSDM1_DATIN2_Pin|DFSDM1_CKOUT_Pin);
 152:../Core/Src/stm32l4xx_hal_msp.c **** 
 153:../Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN DFSDM1_MspDeInit 1 */
 154:../Core/Src/stm32l4xx_hal_msp.c **** 
 155:../Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END DFSDM1_MspDeInit 1 */
 156:../Core/Src/stm32l4xx_hal_msp.c ****   }
 157:../Core/Src/stm32l4xx_hal_msp.c **** 
 158:../Core/Src/stm32l4xx_hal_msp.c **** }
 255              		.loc 1 158 1 view .LVU64
 256 000c 08BD     		pop	{r3, pc}
 257              	.LVL8:
 258              	.L16:
 145:../Core/Src/stm32l4xx_hal_msp.c **** 
 259              		.loc 1 145 5 is_stmt 1 view .LVU65
 260 000e 064A     		ldr	r2, .L17+4
 261 0010 136E     		ldr	r3, [r2, #96]
 262 0012 23F08073 		bic	r3, r3, #16777216
 263 0016 1366     		str	r3, [r2, #96]
 151:../Core/Src/stm32l4xx_hal_msp.c **** 
 264              		.loc 1 151 5 view .LVU66
 265 0018 4FF42071 		mov	r1, #640
 266 001c 0348     		ldr	r0, .L17+8
 267              	.LVL9:
 151:../Core/Src/stm32l4xx_hal_msp.c **** 
 268              		.loc 1 151 5 is_stmt 0 view .LVU67
ARM GAS  Build/stm32l4xx_hal_msp.s 			page 9


 269 001e FFF7FEFF 		bl	HAL_GPIO_DeInit
 270              	.LVL10:
 271              		.loc 1 158 1 view .LVU68
 272 0022 F3E7     		b	.L13
 273              	.L18:
 274              		.align	2
 275              	.L17:
 276 0024 00000000 		.word	DFSDM1_Init
 277 0028 00100240 		.word	1073876992
 278 002c 00100048 		.word	1207963648
 279              		.cfi_endproc
 280              	.LFE76:
 282              		.section	.text.HAL_I2C_MspInit,"ax",%progbits
 283              		.align	1
 284              		.global	HAL_I2C_MspInit
 285              		.syntax unified
 286              		.thumb
 287              		.thumb_func
 289              	HAL_I2C_MspInit:
 290              	.LVL11:
 291              	.LFB77:
 159:../Core/Src/stm32l4xx_hal_msp.c **** 
 160:../Core/Src/stm32l4xx_hal_msp.c **** /**
 161:../Core/Src/stm32l4xx_hal_msp.c **** * @brief I2C MSP Initialization
 162:../Core/Src/stm32l4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 163:../Core/Src/stm32l4xx_hal_msp.c **** * @param hi2c: I2C handle pointer
 164:../Core/Src/stm32l4xx_hal_msp.c **** * @retval None
 165:../Core/Src/stm32l4xx_hal_msp.c **** */
 166:../Core/Src/stm32l4xx_hal_msp.c **** void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
 167:../Core/Src/stm32l4xx_hal_msp.c **** {
 292              		.loc 1 167 1 is_stmt 1 view -0
 293              		.cfi_startproc
 294              		@ args = 0, pretend = 0, frame = 168
 295              		@ frame_needed = 0, uses_anonymous_args = 0
 296              		.loc 1 167 1 is_stmt 0 view .LVU70
 297 0000 10B5     		push	{r4, lr}
 298              	.LCFI7:
 299              		.cfi_def_cfa_offset 8
 300              		.cfi_offset 4, -8
 301              		.cfi_offset 14, -4
 302 0002 AAB0     		sub	sp, sp, #168
 303              	.LCFI8:
 304              		.cfi_def_cfa_offset 176
 305 0004 0446     		mov	r4, r0
 168:../Core/Src/stm32l4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 306              		.loc 1 168 3 is_stmt 1 view .LVU71
 307              		.loc 1 168 20 is_stmt 0 view .LVU72
 308 0006 0021     		movs	r1, #0
 309 0008 2591     		str	r1, [sp, #148]
 310 000a 2691     		str	r1, [sp, #152]
 311 000c 2791     		str	r1, [sp, #156]
 312 000e 2891     		str	r1, [sp, #160]
 313 0010 2991     		str	r1, [sp, #164]
 169:../Core/Src/stm32l4xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 314              		.loc 1 169 3 is_stmt 1 view .LVU73
 315              		.loc 1 169 28 is_stmt 0 view .LVU74
 316 0012 8822     		movs	r2, #136
ARM GAS  Build/stm32l4xx_hal_msp.s 			page 10


 317 0014 03A8     		add	r0, sp, #12
 318              	.LVL12:
 319              		.loc 1 169 28 view .LVU75
 320 0016 FFF7FEFF 		bl	memset
 321              	.LVL13:
 170:../Core/Src/stm32l4xx_hal_msp.c ****   if(hi2c->Instance==I2C2)
 322              		.loc 1 170 3 is_stmt 1 view .LVU76
 323              		.loc 1 170 10 is_stmt 0 view .LVU77
 324 001a 2268     		ldr	r2, [r4]
 325              		.loc 1 170 5 view .LVU78
 326 001c 184B     		ldr	r3, .L25
 327 001e 9A42     		cmp	r2, r3
 328 0020 01D0     		beq	.L23
 329              	.LVL14:
 330              	.L19:
 171:../Core/Src/stm32l4xx_hal_msp.c ****   {
 172:../Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN I2C2_MspInit 0 */
 173:../Core/Src/stm32l4xx_hal_msp.c **** 
 174:../Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END I2C2_MspInit 0 */
 175:../Core/Src/stm32l4xx_hal_msp.c **** 
 176:../Core/Src/stm32l4xx_hal_msp.c ****   /** Initializes the peripherals clock
 177:../Core/Src/stm32l4xx_hal_msp.c ****   */
 178:../Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 179:../Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 180:../Core/Src/stm32l4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 181:../Core/Src/stm32l4xx_hal_msp.c ****     {
 182:../Core/Src/stm32l4xx_hal_msp.c ****       Error_Handler();
 183:../Core/Src/stm32l4xx_hal_msp.c ****     }
 184:../Core/Src/stm32l4xx_hal_msp.c **** 
 185:../Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 186:../Core/Src/stm32l4xx_hal_msp.c ****     /**I2C2 GPIO Configuration
 187:../Core/Src/stm32l4xx_hal_msp.c ****     PB10     ------> I2C2_SCL
 188:../Core/Src/stm32l4xx_hal_msp.c ****     PB11     ------> I2C2_SDA
 189:../Core/Src/stm32l4xx_hal_msp.c ****     */
 190:../Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pin = INTERNAL_I2C2_SCL_Pin|INTERNAL_I2C2_SDA_Pin;
 191:../Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 192:../Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 193:../Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 194:../Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 195:../Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 196:../Core/Src/stm32l4xx_hal_msp.c **** 
 197:../Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock enable */
 198:../Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_I2C2_CLK_ENABLE();
 199:../Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN I2C2_MspInit 1 */
 200:../Core/Src/stm32l4xx_hal_msp.c **** 
 201:../Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END I2C2_MspInit 1 */
 202:../Core/Src/stm32l4xx_hal_msp.c **** 
 203:../Core/Src/stm32l4xx_hal_msp.c ****   }
 204:../Core/Src/stm32l4xx_hal_msp.c **** 
 205:../Core/Src/stm32l4xx_hal_msp.c **** }
 331              		.loc 1 205 1 view .LVU79
 332 0022 2AB0     		add	sp, sp, #168
 333              	.LCFI9:
 334              		.cfi_remember_state
 335              		.cfi_def_cfa_offset 8
 336              		@ sp needed
 337 0024 10BD     		pop	{r4, pc}
ARM GAS  Build/stm32l4xx_hal_msp.s 			page 11


 338              	.LVL15:
 339              	.L23:
 340              	.LCFI10:
 341              		.cfi_restore_state
 178:../Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 342              		.loc 1 178 5 is_stmt 1 view .LVU80
 178:../Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 343              		.loc 1 178 40 is_stmt 0 view .LVU81
 344 0026 8023     		movs	r3, #128
 345 0028 0393     		str	r3, [sp, #12]
 179:../Core/Src/stm32l4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 346              		.loc 1 179 5 is_stmt 1 view .LVU82
 180:../Core/Src/stm32l4xx_hal_msp.c ****     {
 347              		.loc 1 180 5 view .LVU83
 180:../Core/Src/stm32l4xx_hal_msp.c ****     {
 348              		.loc 1 180 9 is_stmt 0 view .LVU84
 349 002a 03A8     		add	r0, sp, #12
 350 002c FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 351              	.LVL16:
 180:../Core/Src/stm32l4xx_hal_msp.c ****     {
 352              		.loc 1 180 8 view .LVU85
 353 0030 10BB     		cbnz	r0, .L24
 354              	.L21:
 185:../Core/Src/stm32l4xx_hal_msp.c ****     /**I2C2 GPIO Configuration
 355              		.loc 1 185 5 is_stmt 1 view .LVU86
 356              	.LBB6:
 185:../Core/Src/stm32l4xx_hal_msp.c ****     /**I2C2 GPIO Configuration
 357              		.loc 1 185 5 view .LVU87
 185:../Core/Src/stm32l4xx_hal_msp.c ****     /**I2C2 GPIO Configuration
 358              		.loc 1 185 5 view .LVU88
 359 0032 144C     		ldr	r4, .L25+4
 360              	.LVL17:
 185:../Core/Src/stm32l4xx_hal_msp.c ****     /**I2C2 GPIO Configuration
 361              		.loc 1 185 5 is_stmt 0 view .LVU89
 362 0034 E36C     		ldr	r3, [r4, #76]
 363 0036 43F00203 		orr	r3, r3, #2
 364 003a E364     		str	r3, [r4, #76]
 185:../Core/Src/stm32l4xx_hal_msp.c ****     /**I2C2 GPIO Configuration
 365              		.loc 1 185 5 is_stmt 1 view .LVU90
 366 003c E36C     		ldr	r3, [r4, #76]
 367 003e 03F00203 		and	r3, r3, #2
 368 0042 0193     		str	r3, [sp, #4]
 185:../Core/Src/stm32l4xx_hal_msp.c ****     /**I2C2 GPIO Configuration
 369              		.loc 1 185 5 view .LVU91
 370 0044 019B     		ldr	r3, [sp, #4]
 371              	.LBE6:
 185:../Core/Src/stm32l4xx_hal_msp.c ****     /**I2C2 GPIO Configuration
 372              		.loc 1 185 5 view .LVU92
 190:../Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 373              		.loc 1 190 5 view .LVU93
 190:../Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 374              		.loc 1 190 25 is_stmt 0 view .LVU94
 375 0046 4FF44063 		mov	r3, #3072
 376 004a 2593     		str	r3, [sp, #148]
 191:../Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 377              		.loc 1 191 5 is_stmt 1 view .LVU95
 191:../Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
ARM GAS  Build/stm32l4xx_hal_msp.s 			page 12


 378              		.loc 1 191 26 is_stmt 0 view .LVU96
 379 004c 1223     		movs	r3, #18
 380 004e 2693     		str	r3, [sp, #152]
 192:../Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 381              		.loc 1 192 5 is_stmt 1 view .LVU97
 192:../Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 382              		.loc 1 192 26 is_stmt 0 view .LVU98
 383 0050 0123     		movs	r3, #1
 384 0052 2793     		str	r3, [sp, #156]
 193:../Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 385              		.loc 1 193 5 is_stmt 1 view .LVU99
 193:../Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 386              		.loc 1 193 27 is_stmt 0 view .LVU100
 387 0054 0323     		movs	r3, #3
 388 0056 2893     		str	r3, [sp, #160]
 194:../Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 389              		.loc 1 194 5 is_stmt 1 view .LVU101
 194:../Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 390              		.loc 1 194 31 is_stmt 0 view .LVU102
 391 0058 0423     		movs	r3, #4
 392 005a 2993     		str	r3, [sp, #164]
 195:../Core/Src/stm32l4xx_hal_msp.c **** 
 393              		.loc 1 195 5 is_stmt 1 view .LVU103
 394 005c 25A9     		add	r1, sp, #148
 395 005e 0A48     		ldr	r0, .L25+8
 396 0060 FFF7FEFF 		bl	HAL_GPIO_Init
 397              	.LVL18:
 198:../Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN I2C2_MspInit 1 */
 398              		.loc 1 198 5 view .LVU104
 399              	.LBB7:
 198:../Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN I2C2_MspInit 1 */
 400              		.loc 1 198 5 view .LVU105
 198:../Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN I2C2_MspInit 1 */
 401              		.loc 1 198 5 view .LVU106
 402 0064 A36D     		ldr	r3, [r4, #88]
 403 0066 43F48003 		orr	r3, r3, #4194304
 404 006a A365     		str	r3, [r4, #88]
 198:../Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN I2C2_MspInit 1 */
 405              		.loc 1 198 5 view .LVU107
 406 006c A36D     		ldr	r3, [r4, #88]
 407 006e 03F48003 		and	r3, r3, #4194304
 408 0072 0293     		str	r3, [sp, #8]
 198:../Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN I2C2_MspInit 1 */
 409              		.loc 1 198 5 view .LVU108
 410 0074 029B     		ldr	r3, [sp, #8]
 411              	.LBE7:
 198:../Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN I2C2_MspInit 1 */
 412              		.loc 1 198 5 view .LVU109
 413              		.loc 1 205 1 is_stmt 0 view .LVU110
 414 0076 D4E7     		b	.L19
 415              	.LVL19:
 416              	.L24:
 182:../Core/Src/stm32l4xx_hal_msp.c ****     }
 417              		.loc 1 182 7 is_stmt 1 view .LVU111
 418 0078 FFF7FEFF 		bl	Error_Handler
 419              	.LVL20:
 420 007c D9E7     		b	.L21
ARM GAS  Build/stm32l4xx_hal_msp.s 			page 13


 421              	.L26:
 422 007e 00BF     		.align	2
 423              	.L25:
 424 0080 00580040 		.word	1073764352
 425 0084 00100240 		.word	1073876992
 426 0088 00040048 		.word	1207960576
 427              		.cfi_endproc
 428              	.LFE77:
 430              		.section	.text.HAL_I2C_MspDeInit,"ax",%progbits
 431              		.align	1
 432              		.global	HAL_I2C_MspDeInit
 433              		.syntax unified
 434              		.thumb
 435              		.thumb_func
 437              	HAL_I2C_MspDeInit:
 438              	.LVL21:
 439              	.LFB78:
 206:../Core/Src/stm32l4xx_hal_msp.c **** 
 207:../Core/Src/stm32l4xx_hal_msp.c **** /**
 208:../Core/Src/stm32l4xx_hal_msp.c **** * @brief I2C MSP De-Initialization
 209:../Core/Src/stm32l4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 210:../Core/Src/stm32l4xx_hal_msp.c **** * @param hi2c: I2C handle pointer
 211:../Core/Src/stm32l4xx_hal_msp.c **** * @retval None
 212:../Core/Src/stm32l4xx_hal_msp.c **** */
 213:../Core/Src/stm32l4xx_hal_msp.c **** void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
 214:../Core/Src/stm32l4xx_hal_msp.c **** {
 440              		.loc 1 214 1 view -0
 441              		.cfi_startproc
 442              		@ args = 0, pretend = 0, frame = 0
 443              		@ frame_needed = 0, uses_anonymous_args = 0
 215:../Core/Src/stm32l4xx_hal_msp.c ****   if(hi2c->Instance==I2C2)
 444              		.loc 1 215 3 view .LVU113
 445              		.loc 1 215 10 is_stmt 0 view .LVU114
 446 0000 0268     		ldr	r2, [r0]
 447              		.loc 1 215 5 view .LVU115
 448 0002 0B4B     		ldr	r3, .L34
 449 0004 9A42     		cmp	r2, r3
 450 0006 00D0     		beq	.L33
 451 0008 7047     		bx	lr
 452              	.L33:
 214:../Core/Src/stm32l4xx_hal_msp.c ****   if(hi2c->Instance==I2C2)
 453              		.loc 1 214 1 view .LVU116
 454 000a 10B5     		push	{r4, lr}
 455              	.LCFI11:
 456              		.cfi_def_cfa_offset 8
 457              		.cfi_offset 4, -8
 458              		.cfi_offset 14, -4
 216:../Core/Src/stm32l4xx_hal_msp.c ****   {
 217:../Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN I2C2_MspDeInit 0 */
 218:../Core/Src/stm32l4xx_hal_msp.c **** 
 219:../Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END I2C2_MspDeInit 0 */
 220:../Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock disable */
 221:../Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_I2C2_CLK_DISABLE();
 459              		.loc 1 221 5 is_stmt 1 view .LVU117
 460 000c 094A     		ldr	r2, .L34+4
 461 000e 936D     		ldr	r3, [r2, #88]
 462 0010 23F48003 		bic	r3, r3, #4194304
ARM GAS  Build/stm32l4xx_hal_msp.s 			page 14


 463 0014 9365     		str	r3, [r2, #88]
 222:../Core/Src/stm32l4xx_hal_msp.c **** 
 223:../Core/Src/stm32l4xx_hal_msp.c ****     /**I2C2 GPIO Configuration
 224:../Core/Src/stm32l4xx_hal_msp.c ****     PB10     ------> I2C2_SCL
 225:../Core/Src/stm32l4xx_hal_msp.c ****     PB11     ------> I2C2_SDA
 226:../Core/Src/stm32l4xx_hal_msp.c ****     */
 227:../Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_DeInit(INTERNAL_I2C2_SCL_GPIO_Port, INTERNAL_I2C2_SCL_Pin);
 464              		.loc 1 227 5 view .LVU118
 465 0016 084C     		ldr	r4, .L34+8
 466 0018 4FF48061 		mov	r1, #1024
 467 001c 2046     		mov	r0, r4
 468              	.LVL22:
 469              		.loc 1 227 5 is_stmt 0 view .LVU119
 470 001e FFF7FEFF 		bl	HAL_GPIO_DeInit
 471              	.LVL23:
 228:../Core/Src/stm32l4xx_hal_msp.c **** 
 229:../Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_DeInit(INTERNAL_I2C2_SDA_GPIO_Port, INTERNAL_I2C2_SDA_Pin);
 472              		.loc 1 229 5 is_stmt 1 view .LVU120
 473 0022 4FF40061 		mov	r1, #2048
 474 0026 2046     		mov	r0, r4
 475 0028 FFF7FEFF 		bl	HAL_GPIO_DeInit
 476              	.LVL24:
 230:../Core/Src/stm32l4xx_hal_msp.c **** 
 231:../Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN I2C2_MspDeInit 1 */
 232:../Core/Src/stm32l4xx_hal_msp.c **** 
 233:../Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END I2C2_MspDeInit 1 */
 234:../Core/Src/stm32l4xx_hal_msp.c ****   }
 235:../Core/Src/stm32l4xx_hal_msp.c **** 
 236:../Core/Src/stm32l4xx_hal_msp.c **** }
 477              		.loc 1 236 1 is_stmt 0 view .LVU121
 478 002c 10BD     		pop	{r4, pc}
 479              	.L35:
 480 002e 00BF     		.align	2
 481              	.L34:
 482 0030 00580040 		.word	1073764352
 483 0034 00100240 		.word	1073876992
 484 0038 00040048 		.word	1207960576
 485              		.cfi_endproc
 486              	.LFE78:
 488              		.section	.text.HAL_QSPI_MspInit,"ax",%progbits
 489              		.align	1
 490              		.global	HAL_QSPI_MspInit
 491              		.syntax unified
 492              		.thumb
 493              		.thumb_func
 495              	HAL_QSPI_MspInit:
 496              	.LVL25:
 497              	.LFB79:
 237:../Core/Src/stm32l4xx_hal_msp.c **** 
 238:../Core/Src/stm32l4xx_hal_msp.c **** /**
 239:../Core/Src/stm32l4xx_hal_msp.c **** * @brief QSPI MSP Initialization
 240:../Core/Src/stm32l4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 241:../Core/Src/stm32l4xx_hal_msp.c **** * @param hqspi: QSPI handle pointer
 242:../Core/Src/stm32l4xx_hal_msp.c **** * @retval None
 243:../Core/Src/stm32l4xx_hal_msp.c **** */
 244:../Core/Src/stm32l4xx_hal_msp.c **** void HAL_QSPI_MspInit(QSPI_HandleTypeDef* hqspi)
 245:../Core/Src/stm32l4xx_hal_msp.c **** {
ARM GAS  Build/stm32l4xx_hal_msp.s 			page 15


 498              		.loc 1 245 1 is_stmt 1 view -0
 499              		.cfi_startproc
 500              		@ args = 0, pretend = 0, frame = 32
 501              		@ frame_needed = 0, uses_anonymous_args = 0
 502              		.loc 1 245 1 is_stmt 0 view .LVU123
 503 0000 00B5     		push	{lr}
 504              	.LCFI12:
 505              		.cfi_def_cfa_offset 4
 506              		.cfi_offset 14, -4
 507 0002 89B0     		sub	sp, sp, #36
 508              	.LCFI13:
 509              		.cfi_def_cfa_offset 40
 246:../Core/Src/stm32l4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 510              		.loc 1 246 3 is_stmt 1 view .LVU124
 511              		.loc 1 246 20 is_stmt 0 view .LVU125
 512 0004 0023     		movs	r3, #0
 513 0006 0393     		str	r3, [sp, #12]
 514 0008 0493     		str	r3, [sp, #16]
 515 000a 0593     		str	r3, [sp, #20]
 516 000c 0693     		str	r3, [sp, #24]
 517 000e 0793     		str	r3, [sp, #28]
 247:../Core/Src/stm32l4xx_hal_msp.c ****   if(hqspi->Instance==QUADSPI)
 518              		.loc 1 247 3 is_stmt 1 view .LVU126
 519              		.loc 1 247 11 is_stmt 0 view .LVU127
 520 0010 0268     		ldr	r2, [r0]
 521              		.loc 1 247 5 view .LVU128
 522 0012 154B     		ldr	r3, .L40
 523 0014 9A42     		cmp	r2, r3
 524 0016 02D0     		beq	.L39
 525              	.LVL26:
 526              	.L36:
 248:../Core/Src/stm32l4xx_hal_msp.c ****   {
 249:../Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN QUADSPI_MspInit 0 */
 250:../Core/Src/stm32l4xx_hal_msp.c **** 
 251:../Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END QUADSPI_MspInit 0 */
 252:../Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock enable */
 253:../Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_QSPI_CLK_ENABLE();
 254:../Core/Src/stm32l4xx_hal_msp.c **** 
 255:../Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOE_CLK_ENABLE();
 256:../Core/Src/stm32l4xx_hal_msp.c ****     /**QUADSPI GPIO Configuration
 257:../Core/Src/stm32l4xx_hal_msp.c ****     PE10     ------> QUADSPI_CLK
 258:../Core/Src/stm32l4xx_hal_msp.c ****     PE11     ------> QUADSPI_NCS
 259:../Core/Src/stm32l4xx_hal_msp.c ****     PE12     ------> QUADSPI_BK1_IO0
 260:../Core/Src/stm32l4xx_hal_msp.c ****     PE13     ------> QUADSPI_BK1_IO1
 261:../Core/Src/stm32l4xx_hal_msp.c ****     PE14     ------> QUADSPI_BK1_IO2
 262:../Core/Src/stm32l4xx_hal_msp.c ****     PE15     ------> QUADSPI_BK1_IO3
 263:../Core/Src/stm32l4xx_hal_msp.c ****     */
 264:../Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pin = QUADSPI_CLK_Pin|QUADSPI_NCS_Pin|OQUADSPI_BK1_IO0_Pin|QUADSPI_BK1_IO1_Pin
 265:../Core/Src/stm32l4xx_hal_msp.c ****                           |QUAD_SPI_BK1_IO2_Pin|QUAD_SPI_BK1_IO3_Pin;
 266:../Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 267:../Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 268:../Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 269:../Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 270:../Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 271:../Core/Src/stm32l4xx_hal_msp.c **** 
 272:../Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN QUADSPI_MspInit 1 */
 273:../Core/Src/stm32l4xx_hal_msp.c **** 
ARM GAS  Build/stm32l4xx_hal_msp.s 			page 16


 274:../Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END QUADSPI_MspInit 1 */
 275:../Core/Src/stm32l4xx_hal_msp.c **** 
 276:../Core/Src/stm32l4xx_hal_msp.c ****   }
 277:../Core/Src/stm32l4xx_hal_msp.c **** 
 278:../Core/Src/stm32l4xx_hal_msp.c **** }
 527              		.loc 1 278 1 view .LVU129
 528 0018 09B0     		add	sp, sp, #36
 529              	.LCFI14:
 530              		.cfi_remember_state
 531              		.cfi_def_cfa_offset 4
 532              		@ sp needed
 533 001a 5DF804FB 		ldr	pc, [sp], #4
 534              	.LVL27:
 535              	.L39:
 536              	.LCFI15:
 537              		.cfi_restore_state
 253:../Core/Src/stm32l4xx_hal_msp.c **** 
 538              		.loc 1 253 5 is_stmt 1 view .LVU130
 539              	.LBB8:
 253:../Core/Src/stm32l4xx_hal_msp.c **** 
 540              		.loc 1 253 5 view .LVU131
 253:../Core/Src/stm32l4xx_hal_msp.c **** 
 541              		.loc 1 253 5 view .LVU132
 542 001e 03F12043 		add	r3, r3, #-1610612736
 543 0022 03F50033 		add	r3, r3, #131072
 544 0026 1A6D     		ldr	r2, [r3, #80]
 545 0028 42F48072 		orr	r2, r2, #256
 546 002c 1A65     		str	r2, [r3, #80]
 253:../Core/Src/stm32l4xx_hal_msp.c **** 
 547              		.loc 1 253 5 view .LVU133
 548 002e 1A6D     		ldr	r2, [r3, #80]
 549 0030 02F48072 		and	r2, r2, #256
 550 0034 0192     		str	r2, [sp, #4]
 253:../Core/Src/stm32l4xx_hal_msp.c **** 
 551              		.loc 1 253 5 view .LVU134
 552 0036 019A     		ldr	r2, [sp, #4]
 553              	.LBE8:
 253:../Core/Src/stm32l4xx_hal_msp.c **** 
 554              		.loc 1 253 5 view .LVU135
 255:../Core/Src/stm32l4xx_hal_msp.c ****     /**QUADSPI GPIO Configuration
 555              		.loc 1 255 5 view .LVU136
 556              	.LBB9:
 255:../Core/Src/stm32l4xx_hal_msp.c ****     /**QUADSPI GPIO Configuration
 557              		.loc 1 255 5 view .LVU137
 255:../Core/Src/stm32l4xx_hal_msp.c ****     /**QUADSPI GPIO Configuration
 558              		.loc 1 255 5 view .LVU138
 559 0038 DA6C     		ldr	r2, [r3, #76]
 560 003a 42F01002 		orr	r2, r2, #16
 561 003e DA64     		str	r2, [r3, #76]
 255:../Core/Src/stm32l4xx_hal_msp.c ****     /**QUADSPI GPIO Configuration
 562              		.loc 1 255 5 view .LVU139
 563 0040 DB6C     		ldr	r3, [r3, #76]
 564 0042 03F01003 		and	r3, r3, #16
 565 0046 0293     		str	r3, [sp, #8]
 255:../Core/Src/stm32l4xx_hal_msp.c ****     /**QUADSPI GPIO Configuration
 566              		.loc 1 255 5 view .LVU140
 567 0048 029B     		ldr	r3, [sp, #8]
ARM GAS  Build/stm32l4xx_hal_msp.s 			page 17


 568              	.LBE9:
 255:../Core/Src/stm32l4xx_hal_msp.c ****     /**QUADSPI GPIO Configuration
 569              		.loc 1 255 5 view .LVU141
 264:../Core/Src/stm32l4xx_hal_msp.c ****                           |QUAD_SPI_BK1_IO2_Pin|QUAD_SPI_BK1_IO3_Pin;
 570              		.loc 1 264 5 view .LVU142
 264:../Core/Src/stm32l4xx_hal_msp.c ****                           |QUAD_SPI_BK1_IO2_Pin|QUAD_SPI_BK1_IO3_Pin;
 571              		.loc 1 264 25 is_stmt 0 view .LVU143
 572 004a 4FF47C43 		mov	r3, #64512
 573 004e 0393     		str	r3, [sp, #12]
 266:../Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 574              		.loc 1 266 5 is_stmt 1 view .LVU144
 266:../Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 575              		.loc 1 266 26 is_stmt 0 view .LVU145
 576 0050 0223     		movs	r3, #2
 577 0052 0493     		str	r3, [sp, #16]
 267:../Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 578              		.loc 1 267 5 is_stmt 1 view .LVU146
 268:../Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 579              		.loc 1 268 5 view .LVU147
 268:../Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 580              		.loc 1 268 27 is_stmt 0 view .LVU148
 581 0054 0323     		movs	r3, #3
 582 0056 0693     		str	r3, [sp, #24]
 269:../Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 583              		.loc 1 269 5 is_stmt 1 view .LVU149
 269:../Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 584              		.loc 1 269 31 is_stmt 0 view .LVU150
 585 0058 0A23     		movs	r3, #10
 586 005a 0793     		str	r3, [sp, #28]
 270:../Core/Src/stm32l4xx_hal_msp.c **** 
 587              		.loc 1 270 5 is_stmt 1 view .LVU151
 588 005c 03A9     		add	r1, sp, #12
 589 005e 0348     		ldr	r0, .L40+4
 590              	.LVL28:
 270:../Core/Src/stm32l4xx_hal_msp.c **** 
 591              		.loc 1 270 5 is_stmt 0 view .LVU152
 592 0060 FFF7FEFF 		bl	HAL_GPIO_Init
 593              	.LVL29:
 594              		.loc 1 278 1 view .LVU153
 595 0064 D8E7     		b	.L36
 596              	.L41:
 597 0066 00BF     		.align	2
 598              	.L40:
 599 0068 001000A0 		.word	-1610608640
 600 006c 00100048 		.word	1207963648
 601              		.cfi_endproc
 602              	.LFE79:
 604              		.section	.text.HAL_QSPI_MspDeInit,"ax",%progbits
 605              		.align	1
 606              		.global	HAL_QSPI_MspDeInit
 607              		.syntax unified
 608              		.thumb
 609              		.thumb_func
 611              	HAL_QSPI_MspDeInit:
 612              	.LVL30:
 613              	.LFB80:
 279:../Core/Src/stm32l4xx_hal_msp.c **** 
ARM GAS  Build/stm32l4xx_hal_msp.s 			page 18


 280:../Core/Src/stm32l4xx_hal_msp.c **** /**
 281:../Core/Src/stm32l4xx_hal_msp.c **** * @brief QSPI MSP De-Initialization
 282:../Core/Src/stm32l4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 283:../Core/Src/stm32l4xx_hal_msp.c **** * @param hqspi: QSPI handle pointer
 284:../Core/Src/stm32l4xx_hal_msp.c **** * @retval None
 285:../Core/Src/stm32l4xx_hal_msp.c **** */
 286:../Core/Src/stm32l4xx_hal_msp.c **** void HAL_QSPI_MspDeInit(QSPI_HandleTypeDef* hqspi)
 287:../Core/Src/stm32l4xx_hal_msp.c **** {
 614              		.loc 1 287 1 is_stmt 1 view -0
 615              		.cfi_startproc
 616              		@ args = 0, pretend = 0, frame = 0
 617              		@ frame_needed = 0, uses_anonymous_args = 0
 618              		.loc 1 287 1 is_stmt 0 view .LVU155
 619 0000 08B5     		push	{r3, lr}
 620              	.LCFI16:
 621              		.cfi_def_cfa_offset 8
 622              		.cfi_offset 3, -8
 623              		.cfi_offset 14, -4
 288:../Core/Src/stm32l4xx_hal_msp.c ****   if(hqspi->Instance==QUADSPI)
 624              		.loc 1 288 3 is_stmt 1 view .LVU156
 625              		.loc 1 288 11 is_stmt 0 view .LVU157
 626 0002 0268     		ldr	r2, [r0]
 627              		.loc 1 288 5 view .LVU158
 628 0004 074B     		ldr	r3, .L46
 629 0006 9A42     		cmp	r2, r3
 630 0008 00D0     		beq	.L45
 631              	.LVL31:
 632              	.L42:
 289:../Core/Src/stm32l4xx_hal_msp.c ****   {
 290:../Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN QUADSPI_MspDeInit 0 */
 291:../Core/Src/stm32l4xx_hal_msp.c **** 
 292:../Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END QUADSPI_MspDeInit 0 */
 293:../Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock disable */
 294:../Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_QSPI_CLK_DISABLE();
 295:../Core/Src/stm32l4xx_hal_msp.c **** 
 296:../Core/Src/stm32l4xx_hal_msp.c ****     /**QUADSPI GPIO Configuration
 297:../Core/Src/stm32l4xx_hal_msp.c ****     PE10     ------> QUADSPI_CLK
 298:../Core/Src/stm32l4xx_hal_msp.c ****     PE11     ------> QUADSPI_NCS
 299:../Core/Src/stm32l4xx_hal_msp.c ****     PE12     ------> QUADSPI_BK1_IO0
 300:../Core/Src/stm32l4xx_hal_msp.c ****     PE13     ------> QUADSPI_BK1_IO1
 301:../Core/Src/stm32l4xx_hal_msp.c ****     PE14     ------> QUADSPI_BK1_IO2
 302:../Core/Src/stm32l4xx_hal_msp.c ****     PE15     ------> QUADSPI_BK1_IO3
 303:../Core/Src/stm32l4xx_hal_msp.c ****     */
 304:../Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOE, QUADSPI_CLK_Pin|QUADSPI_NCS_Pin|OQUADSPI_BK1_IO0_Pin|QUADSPI_BK1_IO1_Pin
 305:../Core/Src/stm32l4xx_hal_msp.c ****                           |QUAD_SPI_BK1_IO2_Pin|QUAD_SPI_BK1_IO3_Pin);
 306:../Core/Src/stm32l4xx_hal_msp.c **** 
 307:../Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN QUADSPI_MspDeInit 1 */
 308:../Core/Src/stm32l4xx_hal_msp.c **** 
 309:../Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END QUADSPI_MspDeInit 1 */
 310:../Core/Src/stm32l4xx_hal_msp.c ****   }
 311:../Core/Src/stm32l4xx_hal_msp.c **** 
 312:../Core/Src/stm32l4xx_hal_msp.c **** }
 633              		.loc 1 312 1 view .LVU159
 634 000a 08BD     		pop	{r3, pc}
 635              	.LVL32:
 636              	.L45:
 294:../Core/Src/stm32l4xx_hal_msp.c **** 
ARM GAS  Build/stm32l4xx_hal_msp.s 			page 19


 637              		.loc 1 294 5 is_stmt 1 view .LVU160
 638 000c 064A     		ldr	r2, .L46+4
 639 000e 136D     		ldr	r3, [r2, #80]
 640 0010 23F48073 		bic	r3, r3, #256
 641 0014 1365     		str	r3, [r2, #80]
 304:../Core/Src/stm32l4xx_hal_msp.c ****                           |QUAD_SPI_BK1_IO2_Pin|QUAD_SPI_BK1_IO3_Pin);
 642              		.loc 1 304 5 view .LVU161
 643 0016 4FF47C41 		mov	r1, #64512
 644 001a 0448     		ldr	r0, .L46+8
 645              	.LVL33:
 304:../Core/Src/stm32l4xx_hal_msp.c ****                           |QUAD_SPI_BK1_IO2_Pin|QUAD_SPI_BK1_IO3_Pin);
 646              		.loc 1 304 5 is_stmt 0 view .LVU162
 647 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 648              	.LVL34:
 649              		.loc 1 312 1 view .LVU163
 650 0020 F3E7     		b	.L42
 651              	.L47:
 652 0022 00BF     		.align	2
 653              	.L46:
 654 0024 001000A0 		.word	-1610608640
 655 0028 00100240 		.word	1073876992
 656 002c 00100048 		.word	1207963648
 657              		.cfi_endproc
 658              	.LFE80:
 660              		.section	.text.HAL_RNG_MspInit,"ax",%progbits
 661              		.align	1
 662              		.global	HAL_RNG_MspInit
 663              		.syntax unified
 664              		.thumb
 665              		.thumb_func
 667              	HAL_RNG_MspInit:
 668              	.LVL35:
 669              	.LFB81:
 313:../Core/Src/stm32l4xx_hal_msp.c **** 
 314:../Core/Src/stm32l4xx_hal_msp.c **** /**
 315:../Core/Src/stm32l4xx_hal_msp.c **** * @brief RNG MSP Initialization
 316:../Core/Src/stm32l4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 317:../Core/Src/stm32l4xx_hal_msp.c **** * @param hrng: RNG handle pointer
 318:../Core/Src/stm32l4xx_hal_msp.c **** * @retval None
 319:../Core/Src/stm32l4xx_hal_msp.c **** */
 320:../Core/Src/stm32l4xx_hal_msp.c **** void HAL_RNG_MspInit(RNG_HandleTypeDef* hrng)
 321:../Core/Src/stm32l4xx_hal_msp.c **** {
 670              		.loc 1 321 1 is_stmt 1 view -0
 671              		.cfi_startproc
 672              		@ args = 0, pretend = 0, frame = 8
 673              		@ frame_needed = 0, uses_anonymous_args = 0
 674              		@ link register save eliminated.
 322:../Core/Src/stm32l4xx_hal_msp.c ****   if(hrng->Instance==RNG)
 675              		.loc 1 322 3 view .LVU165
 676              		.loc 1 322 10 is_stmt 0 view .LVU166
 677 0000 0268     		ldr	r2, [r0]
 678              		.loc 1 322 5 view .LVU167
 679 0002 0A4B     		ldr	r3, .L55
 680 0004 9A42     		cmp	r2, r3
 681 0006 00D0     		beq	.L54
 682 0008 7047     		bx	lr
 683              	.L54:
ARM GAS  Build/stm32l4xx_hal_msp.s 			page 20


 321:../Core/Src/stm32l4xx_hal_msp.c ****   if(hrng->Instance==RNG)
 684              		.loc 1 321 1 view .LVU168
 685 000a 82B0     		sub	sp, sp, #8
 686              	.LCFI17:
 687              		.cfi_def_cfa_offset 8
 323:../Core/Src/stm32l4xx_hal_msp.c ****   {
 324:../Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN RNG_MspInit 0 */
 325:../Core/Src/stm32l4xx_hal_msp.c **** 
 326:../Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END RNG_MspInit 0 */
 327:../Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock enable */
 328:../Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_RNG_CLK_ENABLE();
 688              		.loc 1 328 5 is_stmt 1 view .LVU169
 689              	.LBB10:
 690              		.loc 1 328 5 view .LVU170
 691              		.loc 1 328 5 view .LVU171
 692 000c 03F17043 		add	r3, r3, #-268435456
 693 0010 A3F57E33 		sub	r3, r3, #260096
 694 0014 DA6C     		ldr	r2, [r3, #76]
 695 0016 42F48022 		orr	r2, r2, #262144
 696 001a DA64     		str	r2, [r3, #76]
 697              		.loc 1 328 5 view .LVU172
 698 001c DB6C     		ldr	r3, [r3, #76]
 699 001e 03F48023 		and	r3, r3, #262144
 700 0022 0193     		str	r3, [sp, #4]
 701              		.loc 1 328 5 view .LVU173
 702 0024 019B     		ldr	r3, [sp, #4]
 703              	.LBE10:
 704              		.loc 1 328 5 view .LVU174
 329:../Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN RNG_MspInit 1 */
 330:../Core/Src/stm32l4xx_hal_msp.c **** 
 331:../Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END RNG_MspInit 1 */
 332:../Core/Src/stm32l4xx_hal_msp.c **** 
 333:../Core/Src/stm32l4xx_hal_msp.c ****   }
 334:../Core/Src/stm32l4xx_hal_msp.c **** 
 335:../Core/Src/stm32l4xx_hal_msp.c **** }
 705              		.loc 1 335 1 is_stmt 0 view .LVU175
 706 0026 02B0     		add	sp, sp, #8
 707              	.LCFI18:
 708              		.cfi_def_cfa_offset 0
 709              		@ sp needed
 710 0028 7047     		bx	lr
 711              	.L56:
 712 002a 00BF     		.align	2
 713              	.L55:
 714 002c 00080650 		.word	1342572544
 715              		.cfi_endproc
 716              	.LFE81:
 718              		.section	.text.HAL_RNG_MspDeInit,"ax",%progbits
 719              		.align	1
 720              		.global	HAL_RNG_MspDeInit
 721              		.syntax unified
 722              		.thumb
 723              		.thumb_func
 725              	HAL_RNG_MspDeInit:
 726              	.LVL36:
 727              	.LFB82:
 336:../Core/Src/stm32l4xx_hal_msp.c **** 
ARM GAS  Build/stm32l4xx_hal_msp.s 			page 21


 337:../Core/Src/stm32l4xx_hal_msp.c **** /**
 338:../Core/Src/stm32l4xx_hal_msp.c **** * @brief RNG MSP De-Initialization
 339:../Core/Src/stm32l4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 340:../Core/Src/stm32l4xx_hal_msp.c **** * @param hrng: RNG handle pointer
 341:../Core/Src/stm32l4xx_hal_msp.c **** * @retval None
 342:../Core/Src/stm32l4xx_hal_msp.c **** */
 343:../Core/Src/stm32l4xx_hal_msp.c **** void HAL_RNG_MspDeInit(RNG_HandleTypeDef* hrng)
 344:../Core/Src/stm32l4xx_hal_msp.c **** {
 728              		.loc 1 344 1 is_stmt 1 view -0
 729              		.cfi_startproc
 730              		@ args = 0, pretend = 0, frame = 0
 731              		@ frame_needed = 0, uses_anonymous_args = 0
 732              		@ link register save eliminated.
 345:../Core/Src/stm32l4xx_hal_msp.c ****   if(hrng->Instance==RNG)
 733              		.loc 1 345 3 view .LVU177
 734              		.loc 1 345 10 is_stmt 0 view .LVU178
 735 0000 0268     		ldr	r2, [r0]
 736              		.loc 1 345 5 view .LVU179
 737 0002 054B     		ldr	r3, .L60
 738 0004 9A42     		cmp	r2, r3
 739 0006 00D0     		beq	.L59
 740              	.L57:
 346:../Core/Src/stm32l4xx_hal_msp.c ****   {
 347:../Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN RNG_MspDeInit 0 */
 348:../Core/Src/stm32l4xx_hal_msp.c **** 
 349:../Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END RNG_MspDeInit 0 */
 350:../Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock disable */
 351:../Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_RNG_CLK_DISABLE();
 352:../Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN RNG_MspDeInit 1 */
 353:../Core/Src/stm32l4xx_hal_msp.c **** 
 354:../Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END RNG_MspDeInit 1 */
 355:../Core/Src/stm32l4xx_hal_msp.c ****   }
 356:../Core/Src/stm32l4xx_hal_msp.c **** 
 357:../Core/Src/stm32l4xx_hal_msp.c **** }
 741              		.loc 1 357 1 view .LVU180
 742 0008 7047     		bx	lr
 743              	.L59:
 351:../Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN RNG_MspDeInit 1 */
 744              		.loc 1 351 5 is_stmt 1 view .LVU181
 745 000a 044A     		ldr	r2, .L60+4
 746 000c D36C     		ldr	r3, [r2, #76]
 747 000e 23F48023 		bic	r3, r3, #262144
 748 0012 D364     		str	r3, [r2, #76]
 749              		.loc 1 357 1 is_stmt 0 view .LVU182
 750 0014 F8E7     		b	.L57
 751              	.L61:
 752 0016 00BF     		.align	2
 753              	.L60:
 754 0018 00080650 		.word	1342572544
 755 001c 00100240 		.word	1073876992
 756              		.cfi_endproc
 757              	.LFE82:
 759              		.section	.text.HAL_SPI_MspInit,"ax",%progbits
 760              		.align	1
 761              		.global	HAL_SPI_MspInit
 762              		.syntax unified
 763              		.thumb
ARM GAS  Build/stm32l4xx_hal_msp.s 			page 22


 764              		.thumb_func
 766              	HAL_SPI_MspInit:
 767              	.LVL37:
 768              	.LFB83:
 358:../Core/Src/stm32l4xx_hal_msp.c **** 
 359:../Core/Src/stm32l4xx_hal_msp.c **** /**
 360:../Core/Src/stm32l4xx_hal_msp.c **** * @brief SPI MSP Initialization
 361:../Core/Src/stm32l4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 362:../Core/Src/stm32l4xx_hal_msp.c **** * @param hspi: SPI handle pointer
 363:../Core/Src/stm32l4xx_hal_msp.c **** * @retval None
 364:../Core/Src/stm32l4xx_hal_msp.c **** */
 365:../Core/Src/stm32l4xx_hal_msp.c **** void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
 366:../Core/Src/stm32l4xx_hal_msp.c **** {
 769              		.loc 1 366 1 is_stmt 1 view -0
 770              		.cfi_startproc
 771              		@ args = 0, pretend = 0, frame = 32
 772              		@ frame_needed = 0, uses_anonymous_args = 0
 773              		.loc 1 366 1 is_stmt 0 view .LVU184
 774 0000 00B5     		push	{lr}
 775              	.LCFI19:
 776              		.cfi_def_cfa_offset 4
 777              		.cfi_offset 14, -4
 778 0002 89B0     		sub	sp, sp, #36
 779              	.LCFI20:
 780              		.cfi_def_cfa_offset 40
 367:../Core/Src/stm32l4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 781              		.loc 1 367 3 is_stmt 1 view .LVU185
 782              		.loc 1 367 20 is_stmt 0 view .LVU186
 783 0004 0023     		movs	r3, #0
 784 0006 0393     		str	r3, [sp, #12]
 785 0008 0493     		str	r3, [sp, #16]
 786 000a 0593     		str	r3, [sp, #20]
 787 000c 0693     		str	r3, [sp, #24]
 788 000e 0793     		str	r3, [sp, #28]
 368:../Core/Src/stm32l4xx_hal_msp.c ****   if(hspi->Instance==SPI3)
 789              		.loc 1 368 3 is_stmt 1 view .LVU187
 790              		.loc 1 368 10 is_stmt 0 view .LVU188
 791 0010 0268     		ldr	r2, [r0]
 792              		.loc 1 368 5 view .LVU189
 793 0012 144B     		ldr	r3, .L66
 794 0014 9A42     		cmp	r2, r3
 795 0016 02D0     		beq	.L65
 796              	.LVL38:
 797              	.L62:
 369:../Core/Src/stm32l4xx_hal_msp.c ****   {
 370:../Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN SPI3_MspInit 0 */
 371:../Core/Src/stm32l4xx_hal_msp.c **** 
 372:../Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END SPI3_MspInit 0 */
 373:../Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock enable */
 374:../Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_SPI3_CLK_ENABLE();
 375:../Core/Src/stm32l4xx_hal_msp.c **** 
 376:../Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 377:../Core/Src/stm32l4xx_hal_msp.c ****     /**SPI3 GPIO Configuration
 378:../Core/Src/stm32l4xx_hal_msp.c ****     PC10     ------> SPI3_SCK
 379:../Core/Src/stm32l4xx_hal_msp.c ****     PC11     ------> SPI3_MISO
 380:../Core/Src/stm32l4xx_hal_msp.c ****     PC12     ------> SPI3_MOSI
 381:../Core/Src/stm32l4xx_hal_msp.c ****     */
ARM GAS  Build/stm32l4xx_hal_msp.s 			page 23


 382:../Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pin = INTERNAL_SPI3_SCK_Pin|INTERNAL_SPI3_MISO_Pin|INTERNAL_SPI3_MOSI_Pin;
 383:../Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 384:../Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 385:../Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 386:../Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 387:../Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 388:../Core/Src/stm32l4xx_hal_msp.c **** 
 389:../Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN SPI3_MspInit 1 */
 390:../Core/Src/stm32l4xx_hal_msp.c **** 
 391:../Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END SPI3_MspInit 1 */
 392:../Core/Src/stm32l4xx_hal_msp.c **** 
 393:../Core/Src/stm32l4xx_hal_msp.c ****   }
 394:../Core/Src/stm32l4xx_hal_msp.c **** 
 395:../Core/Src/stm32l4xx_hal_msp.c **** }
 798              		.loc 1 395 1 view .LVU190
 799 0018 09B0     		add	sp, sp, #36
 800              	.LCFI21:
 801              		.cfi_remember_state
 802              		.cfi_def_cfa_offset 4
 803              		@ sp needed
 804 001a 5DF804FB 		ldr	pc, [sp], #4
 805              	.LVL39:
 806              	.L65:
 807              	.LCFI22:
 808              		.cfi_restore_state
 374:../Core/Src/stm32l4xx_hal_msp.c **** 
 809              		.loc 1 374 5 is_stmt 1 view .LVU191
 810              	.LBB11:
 374:../Core/Src/stm32l4xx_hal_msp.c **** 
 811              		.loc 1 374 5 view .LVU192
 374:../Core/Src/stm32l4xx_hal_msp.c **** 
 812              		.loc 1 374 5 view .LVU193
 813 001e 03F5EA33 		add	r3, r3, #119808
 814 0022 9A6D     		ldr	r2, [r3, #88]
 815 0024 42F40042 		orr	r2, r2, #32768
 816 0028 9A65     		str	r2, [r3, #88]
 374:../Core/Src/stm32l4xx_hal_msp.c **** 
 817              		.loc 1 374 5 view .LVU194
 818 002a 9A6D     		ldr	r2, [r3, #88]
 819 002c 02F40042 		and	r2, r2, #32768
 820 0030 0192     		str	r2, [sp, #4]
 374:../Core/Src/stm32l4xx_hal_msp.c **** 
 821              		.loc 1 374 5 view .LVU195
 822 0032 019A     		ldr	r2, [sp, #4]
 823              	.LBE11:
 374:../Core/Src/stm32l4xx_hal_msp.c **** 
 824              		.loc 1 374 5 view .LVU196
 376:../Core/Src/stm32l4xx_hal_msp.c ****     /**SPI3 GPIO Configuration
 825              		.loc 1 376 5 view .LVU197
 826              	.LBB12:
 376:../Core/Src/stm32l4xx_hal_msp.c ****     /**SPI3 GPIO Configuration
 827              		.loc 1 376 5 view .LVU198
 376:../Core/Src/stm32l4xx_hal_msp.c ****     /**SPI3 GPIO Configuration
 828              		.loc 1 376 5 view .LVU199
 829 0034 DA6C     		ldr	r2, [r3, #76]
 830 0036 42F00402 		orr	r2, r2, #4
 831 003a DA64     		str	r2, [r3, #76]
ARM GAS  Build/stm32l4xx_hal_msp.s 			page 24


 376:../Core/Src/stm32l4xx_hal_msp.c ****     /**SPI3 GPIO Configuration
 832              		.loc 1 376 5 view .LVU200
 833 003c DB6C     		ldr	r3, [r3, #76]
 834 003e 03F00403 		and	r3, r3, #4
 835 0042 0293     		str	r3, [sp, #8]
 376:../Core/Src/stm32l4xx_hal_msp.c ****     /**SPI3 GPIO Configuration
 836              		.loc 1 376 5 view .LVU201
 837 0044 029B     		ldr	r3, [sp, #8]
 838              	.LBE12:
 376:../Core/Src/stm32l4xx_hal_msp.c ****     /**SPI3 GPIO Configuration
 839              		.loc 1 376 5 view .LVU202
 382:../Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 840              		.loc 1 382 5 view .LVU203
 382:../Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 841              		.loc 1 382 25 is_stmt 0 view .LVU204
 842 0046 4FF4E053 		mov	r3, #7168
 843 004a 0393     		str	r3, [sp, #12]
 383:../Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 844              		.loc 1 383 5 is_stmt 1 view .LVU205
 383:../Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 845              		.loc 1 383 26 is_stmt 0 view .LVU206
 846 004c 0223     		movs	r3, #2
 847 004e 0493     		str	r3, [sp, #16]
 384:../Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 848              		.loc 1 384 5 is_stmt 1 view .LVU207
 385:../Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 849              		.loc 1 385 5 view .LVU208
 385:../Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 850              		.loc 1 385 27 is_stmt 0 view .LVU209
 851 0050 0323     		movs	r3, #3
 852 0052 0693     		str	r3, [sp, #24]
 386:../Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 853              		.loc 1 386 5 is_stmt 1 view .LVU210
 386:../Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 854              		.loc 1 386 31 is_stmt 0 view .LVU211
 855 0054 0623     		movs	r3, #6
 856 0056 0793     		str	r3, [sp, #28]
 387:../Core/Src/stm32l4xx_hal_msp.c **** 
 857              		.loc 1 387 5 is_stmt 1 view .LVU212
 858 0058 03A9     		add	r1, sp, #12
 859 005a 0348     		ldr	r0, .L66+4
 860              	.LVL40:
 387:../Core/Src/stm32l4xx_hal_msp.c **** 
 861              		.loc 1 387 5 is_stmt 0 view .LVU213
 862 005c FFF7FEFF 		bl	HAL_GPIO_Init
 863              	.LVL41:
 864              		.loc 1 395 1 view .LVU214
 865 0060 DAE7     		b	.L62
 866              	.L67:
 867 0062 00BF     		.align	2
 868              	.L66:
 869 0064 003C0040 		.word	1073757184
 870 0068 00080048 		.word	1207961600
 871              		.cfi_endproc
 872              	.LFE83:
 874              		.section	.text.HAL_SPI_MspDeInit,"ax",%progbits
 875              		.align	1
ARM GAS  Build/stm32l4xx_hal_msp.s 			page 25


 876              		.global	HAL_SPI_MspDeInit
 877              		.syntax unified
 878              		.thumb
 879              		.thumb_func
 881              	HAL_SPI_MspDeInit:
 882              	.LVL42:
 883              	.LFB84:
 396:../Core/Src/stm32l4xx_hal_msp.c **** 
 397:../Core/Src/stm32l4xx_hal_msp.c **** /**
 398:../Core/Src/stm32l4xx_hal_msp.c **** * @brief SPI MSP De-Initialization
 399:../Core/Src/stm32l4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 400:../Core/Src/stm32l4xx_hal_msp.c **** * @param hspi: SPI handle pointer
 401:../Core/Src/stm32l4xx_hal_msp.c **** * @retval None
 402:../Core/Src/stm32l4xx_hal_msp.c **** */
 403:../Core/Src/stm32l4xx_hal_msp.c **** void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
 404:../Core/Src/stm32l4xx_hal_msp.c **** {
 884              		.loc 1 404 1 is_stmt 1 view -0
 885              		.cfi_startproc
 886              		@ args = 0, pretend = 0, frame = 0
 887              		@ frame_needed = 0, uses_anonymous_args = 0
 888              		.loc 1 404 1 is_stmt 0 view .LVU216
 889 0000 08B5     		push	{r3, lr}
 890              	.LCFI23:
 891              		.cfi_def_cfa_offset 8
 892              		.cfi_offset 3, -8
 893              		.cfi_offset 14, -4
 405:../Core/Src/stm32l4xx_hal_msp.c ****   if(hspi->Instance==SPI3)
 894              		.loc 1 405 3 is_stmt 1 view .LVU217
 895              		.loc 1 405 10 is_stmt 0 view .LVU218
 896 0002 0268     		ldr	r2, [r0]
 897              		.loc 1 405 5 view .LVU219
 898 0004 074B     		ldr	r3, .L72
 899 0006 9A42     		cmp	r2, r3
 900 0008 00D0     		beq	.L71
 901              	.LVL43:
 902              	.L68:
 406:../Core/Src/stm32l4xx_hal_msp.c ****   {
 407:../Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN SPI3_MspDeInit 0 */
 408:../Core/Src/stm32l4xx_hal_msp.c **** 
 409:../Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END SPI3_MspDeInit 0 */
 410:../Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock disable */
 411:../Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_SPI3_CLK_DISABLE();
 412:../Core/Src/stm32l4xx_hal_msp.c **** 
 413:../Core/Src/stm32l4xx_hal_msp.c ****     /**SPI3 GPIO Configuration
 414:../Core/Src/stm32l4xx_hal_msp.c ****     PC10     ------> SPI3_SCK
 415:../Core/Src/stm32l4xx_hal_msp.c ****     PC11     ------> SPI3_MISO
 416:../Core/Src/stm32l4xx_hal_msp.c ****     PC12     ------> SPI3_MOSI
 417:../Core/Src/stm32l4xx_hal_msp.c ****     */
 418:../Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOC, INTERNAL_SPI3_SCK_Pin|INTERNAL_SPI3_MISO_Pin|INTERNAL_SPI3_MOSI_Pin);
 419:../Core/Src/stm32l4xx_hal_msp.c **** 
 420:../Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN SPI3_MspDeInit 1 */
 421:../Core/Src/stm32l4xx_hal_msp.c **** 
 422:../Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END SPI3_MspDeInit 1 */
 423:../Core/Src/stm32l4xx_hal_msp.c ****   }
 424:../Core/Src/stm32l4xx_hal_msp.c **** 
 425:../Core/Src/stm32l4xx_hal_msp.c **** }
 903              		.loc 1 425 1 view .LVU220
ARM GAS  Build/stm32l4xx_hal_msp.s 			page 26


 904 000a 08BD     		pop	{r3, pc}
 905              	.LVL44:
 906              	.L71:
 411:../Core/Src/stm32l4xx_hal_msp.c **** 
 907              		.loc 1 411 5 is_stmt 1 view .LVU221
 908 000c 064A     		ldr	r2, .L72+4
 909 000e 936D     		ldr	r3, [r2, #88]
 910 0010 23F40043 		bic	r3, r3, #32768
 911 0014 9365     		str	r3, [r2, #88]
 418:../Core/Src/stm32l4xx_hal_msp.c **** 
 912              		.loc 1 418 5 view .LVU222
 913 0016 4FF4E051 		mov	r1, #7168
 914 001a 0448     		ldr	r0, .L72+8
 915              	.LVL45:
 418:../Core/Src/stm32l4xx_hal_msp.c **** 
 916              		.loc 1 418 5 is_stmt 0 view .LVU223
 917 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 918              	.LVL46:
 919              		.loc 1 425 1 view .LVU224
 920 0020 F3E7     		b	.L68
 921              	.L73:
 922 0022 00BF     		.align	2
 923              	.L72:
 924 0024 003C0040 		.word	1073757184
 925 0028 00100240 		.word	1073876992
 926 002c 00080048 		.word	1207961600
 927              		.cfi_endproc
 928              	.LFE84:
 930              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 931              		.align	1
 932              		.global	HAL_UART_MspInit
 933              		.syntax unified
 934              		.thumb
 935              		.thumb_func
 937              	HAL_UART_MspInit:
 938              	.LVL47:
 939              	.LFB85:
 426:../Core/Src/stm32l4xx_hal_msp.c **** 
 427:../Core/Src/stm32l4xx_hal_msp.c **** /**
 428:../Core/Src/stm32l4xx_hal_msp.c **** * @brief UART MSP Initialization
 429:../Core/Src/stm32l4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 430:../Core/Src/stm32l4xx_hal_msp.c **** * @param huart: UART handle pointer
 431:../Core/Src/stm32l4xx_hal_msp.c **** * @retval None
 432:../Core/Src/stm32l4xx_hal_msp.c **** */
 433:../Core/Src/stm32l4xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
 434:../Core/Src/stm32l4xx_hal_msp.c **** {
 940              		.loc 1 434 1 is_stmt 1 view -0
 941              		.cfi_startproc
 942              		@ args = 0, pretend = 0, frame = 176
 943              		@ frame_needed = 0, uses_anonymous_args = 0
 944              		.loc 1 434 1 is_stmt 0 view .LVU226
 945 0000 10B5     		push	{r4, lr}
 946              	.LCFI24:
 947              		.cfi_def_cfa_offset 8
 948              		.cfi_offset 4, -8
 949              		.cfi_offset 14, -4
 950 0002 ACB0     		sub	sp, sp, #176
ARM GAS  Build/stm32l4xx_hal_msp.s 			page 27


 951              	.LCFI25:
 952              		.cfi_def_cfa_offset 184
 953 0004 0446     		mov	r4, r0
 435:../Core/Src/stm32l4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 954              		.loc 1 435 3 is_stmt 1 view .LVU227
 955              		.loc 1 435 20 is_stmt 0 view .LVU228
 956 0006 0021     		movs	r1, #0
 957 0008 2791     		str	r1, [sp, #156]
 958 000a 2891     		str	r1, [sp, #160]
 959 000c 2991     		str	r1, [sp, #164]
 960 000e 2A91     		str	r1, [sp, #168]
 961 0010 2B91     		str	r1, [sp, #172]
 436:../Core/Src/stm32l4xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 962              		.loc 1 436 3 is_stmt 1 view .LVU229
 963              		.loc 1 436 28 is_stmt 0 view .LVU230
 964 0012 8822     		movs	r2, #136
 965 0014 05A8     		add	r0, sp, #20
 966              	.LVL48:
 967              		.loc 1 436 28 view .LVU231
 968 0016 FFF7FEFF 		bl	memset
 969              	.LVL49:
 437:../Core/Src/stm32l4xx_hal_msp.c ****   if(huart->Instance==USART1)
 970              		.loc 1 437 3 is_stmt 1 view .LVU232
 971              		.loc 1 437 11 is_stmt 0 view .LVU233
 972 001a 2368     		ldr	r3, [r4]
 973              		.loc 1 437 5 view .LVU234
 974 001c 2F4A     		ldr	r2, .L84
 975 001e 9342     		cmp	r3, r2
 976 0020 04D0     		beq	.L80
 438:../Core/Src/stm32l4xx_hal_msp.c ****   {
 439:../Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 0 */
 440:../Core/Src/stm32l4xx_hal_msp.c **** 
 441:../Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 0 */
 442:../Core/Src/stm32l4xx_hal_msp.c **** 
 443:../Core/Src/stm32l4xx_hal_msp.c ****   /** Initializes the peripherals clock
 444:../Core/Src/stm32l4xx_hal_msp.c ****   */
 445:../Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 446:../Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 447:../Core/Src/stm32l4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 448:../Core/Src/stm32l4xx_hal_msp.c ****     {
 449:../Core/Src/stm32l4xx_hal_msp.c ****       Error_Handler();
 450:../Core/Src/stm32l4xx_hal_msp.c ****     }
 451:../Core/Src/stm32l4xx_hal_msp.c **** 
 452:../Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock enable */
 453:../Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_ENABLE();
 454:../Core/Src/stm32l4xx_hal_msp.c **** 
 455:../Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 456:../Core/Src/stm32l4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 457:../Core/Src/stm32l4xx_hal_msp.c ****     PB6     ------> USART1_TX
 458:../Core/Src/stm32l4xx_hal_msp.c ****     PB7     ------> USART1_RX
 459:../Core/Src/stm32l4xx_hal_msp.c ****     */
 460:../Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pin = ST_LINK_UART1_TX_Pin|ST_LINK_UART1_RX_Pin;
 461:../Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 462:../Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 463:../Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 464:../Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 465:../Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
ARM GAS  Build/stm32l4xx_hal_msp.s 			page 28


 466:../Core/Src/stm32l4xx_hal_msp.c **** 
 467:../Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 1 */
 468:../Core/Src/stm32l4xx_hal_msp.c **** 
 469:../Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 1 */
 470:../Core/Src/stm32l4xx_hal_msp.c ****   }
 471:../Core/Src/stm32l4xx_hal_msp.c ****   else if(huart->Instance==USART3)
 977              		.loc 1 471 8 is_stmt 1 view .LVU235
 978              		.loc 1 471 10 is_stmt 0 view .LVU236
 979 0022 2F4A     		ldr	r2, .L84+4
 980 0024 9342     		cmp	r3, r2
 981 0026 2CD0     		beq	.L81
 982              	.L74:
 472:../Core/Src/stm32l4xx_hal_msp.c ****   {
 473:../Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USART3_MspInit 0 */
 474:../Core/Src/stm32l4xx_hal_msp.c **** 
 475:../Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END USART3_MspInit 0 */
 476:../Core/Src/stm32l4xx_hal_msp.c **** 
 477:../Core/Src/stm32l4xx_hal_msp.c ****   /** Initializes the peripherals clock
 478:../Core/Src/stm32l4xx_hal_msp.c ****   */
 479:../Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 480:../Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 481:../Core/Src/stm32l4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 482:../Core/Src/stm32l4xx_hal_msp.c ****     {
 483:../Core/Src/stm32l4xx_hal_msp.c ****       Error_Handler();
 484:../Core/Src/stm32l4xx_hal_msp.c ****     }
 485:../Core/Src/stm32l4xx_hal_msp.c **** 
 486:../Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock enable */
 487:../Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_USART3_CLK_ENABLE();
 488:../Core/Src/stm32l4xx_hal_msp.c **** 
 489:../Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 490:../Core/Src/stm32l4xx_hal_msp.c ****     /**USART3 GPIO Configuration
 491:../Core/Src/stm32l4xx_hal_msp.c ****     PD8     ------> USART3_TX
 492:../Core/Src/stm32l4xx_hal_msp.c ****     PD9     ------> USART3_RX
 493:../Core/Src/stm32l4xx_hal_msp.c ****     */
 494:../Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pin = INTERNAL_UART3_TX_Pin|INTERNAL_UART3_RX_Pin;
 495:../Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 496:../Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 497:../Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 498:../Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 499:../Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 500:../Core/Src/stm32l4xx_hal_msp.c **** 
 501:../Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USART3_MspInit 1 */
 502:../Core/Src/stm32l4xx_hal_msp.c **** 
 503:../Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END USART3_MspInit 1 */
 504:../Core/Src/stm32l4xx_hal_msp.c ****   }
 505:../Core/Src/stm32l4xx_hal_msp.c **** 
 506:../Core/Src/stm32l4xx_hal_msp.c **** }
 983              		.loc 1 506 1 view .LVU237
 984 0028 2CB0     		add	sp, sp, #176
 985              	.LCFI26:
 986              		.cfi_remember_state
 987              		.cfi_def_cfa_offset 8
 988              		@ sp needed
 989 002a 10BD     		pop	{r4, pc}
 990              	.LVL50:
 991              	.L80:
 992              	.LCFI27:
ARM GAS  Build/stm32l4xx_hal_msp.s 			page 29


 993              		.cfi_restore_state
 445:../Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 994              		.loc 1 445 5 is_stmt 1 view .LVU238
 445:../Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 995              		.loc 1 445 40 is_stmt 0 view .LVU239
 996 002c 0123     		movs	r3, #1
 997 002e 0593     		str	r3, [sp, #20]
 446:../Core/Src/stm32l4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 998              		.loc 1 446 5 is_stmt 1 view .LVU240
 447:../Core/Src/stm32l4xx_hal_msp.c ****     {
 999              		.loc 1 447 5 view .LVU241
 447:../Core/Src/stm32l4xx_hal_msp.c ****     {
 1000              		.loc 1 447 9 is_stmt 0 view .LVU242
 1001 0030 05A8     		add	r0, sp, #20
 1002 0032 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 1003              	.LVL51:
 447:../Core/Src/stm32l4xx_hal_msp.c ****     {
 1004              		.loc 1 447 8 view .LVU243
 1005 0036 08BB     		cbnz	r0, .L82
 1006              	.L76:
 453:../Core/Src/stm32l4xx_hal_msp.c **** 
 1007              		.loc 1 453 5 is_stmt 1 view .LVU244
 1008              	.LBB13:
 453:../Core/Src/stm32l4xx_hal_msp.c **** 
 1009              		.loc 1 453 5 view .LVU245
 453:../Core/Src/stm32l4xx_hal_msp.c **** 
 1010              		.loc 1 453 5 view .LVU246
 1011 0038 2A4B     		ldr	r3, .L84+8
 1012 003a 1A6E     		ldr	r2, [r3, #96]
 1013 003c 42F48042 		orr	r2, r2, #16384
 1014 0040 1A66     		str	r2, [r3, #96]
 453:../Core/Src/stm32l4xx_hal_msp.c **** 
 1015              		.loc 1 453 5 view .LVU247
 1016 0042 1A6E     		ldr	r2, [r3, #96]
 1017 0044 02F48042 		and	r2, r2, #16384
 1018 0048 0192     		str	r2, [sp, #4]
 453:../Core/Src/stm32l4xx_hal_msp.c **** 
 1019              		.loc 1 453 5 view .LVU248
 1020 004a 019A     		ldr	r2, [sp, #4]
 1021              	.LBE13:
 453:../Core/Src/stm32l4xx_hal_msp.c **** 
 1022              		.loc 1 453 5 view .LVU249
 455:../Core/Src/stm32l4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 1023              		.loc 1 455 5 view .LVU250
 1024              	.LBB14:
 455:../Core/Src/stm32l4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 1025              		.loc 1 455 5 view .LVU251
 455:../Core/Src/stm32l4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 1026              		.loc 1 455 5 view .LVU252
 1027 004c DA6C     		ldr	r2, [r3, #76]
 1028 004e 42F00202 		orr	r2, r2, #2
 1029 0052 DA64     		str	r2, [r3, #76]
 455:../Core/Src/stm32l4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 1030              		.loc 1 455 5 view .LVU253
 1031 0054 DB6C     		ldr	r3, [r3, #76]
 1032 0056 03F00203 		and	r3, r3, #2
 1033 005a 0293     		str	r3, [sp, #8]
ARM GAS  Build/stm32l4xx_hal_msp.s 			page 30


 455:../Core/Src/stm32l4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 1034              		.loc 1 455 5 view .LVU254
 1035 005c 029B     		ldr	r3, [sp, #8]
 1036              	.LBE14:
 455:../Core/Src/stm32l4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 1037              		.loc 1 455 5 view .LVU255
 460:../Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1038              		.loc 1 460 5 view .LVU256
 460:../Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1039              		.loc 1 460 25 is_stmt 0 view .LVU257
 1040 005e C023     		movs	r3, #192
 1041 0060 2793     		str	r3, [sp, #156]
 461:../Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1042              		.loc 1 461 5 is_stmt 1 view .LVU258
 461:../Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1043              		.loc 1 461 26 is_stmt 0 view .LVU259
 1044 0062 0223     		movs	r3, #2
 1045 0064 2893     		str	r3, [sp, #160]
 462:../Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1046              		.loc 1 462 5 is_stmt 1 view .LVU260
 462:../Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1047              		.loc 1 462 26 is_stmt 0 view .LVU261
 1048 0066 0023     		movs	r3, #0
 1049 0068 2993     		str	r3, [sp, #164]
 463:../Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 1050              		.loc 1 463 5 is_stmt 1 view .LVU262
 463:../Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 1051              		.loc 1 463 27 is_stmt 0 view .LVU263
 1052 006a 0323     		movs	r3, #3
 1053 006c 2A93     		str	r3, [sp, #168]
 464:../Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 1054              		.loc 1 464 5 is_stmt 1 view .LVU264
 464:../Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 1055              		.loc 1 464 31 is_stmt 0 view .LVU265
 1056 006e 0723     		movs	r3, #7
 1057 0070 2B93     		str	r3, [sp, #172]
 465:../Core/Src/stm32l4xx_hal_msp.c **** 
 1058              		.loc 1 465 5 is_stmt 1 view .LVU266
 1059 0072 27A9     		add	r1, sp, #156
 1060 0074 1C48     		ldr	r0, .L84+12
 1061 0076 FFF7FEFF 		bl	HAL_GPIO_Init
 1062              	.LVL52:
 1063 007a D5E7     		b	.L74
 1064              	.L82:
 449:../Core/Src/stm32l4xx_hal_msp.c ****     }
 1065              		.loc 1 449 7 view .LVU267
 1066 007c FFF7FEFF 		bl	Error_Handler
 1067              	.LVL53:
 1068 0080 DAE7     		b	.L76
 1069              	.L81:
 479:../Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 1070              		.loc 1 479 5 view .LVU268
 479:../Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 1071              		.loc 1 479 40 is_stmt 0 view .LVU269
 1072 0082 0423     		movs	r3, #4
 1073 0084 0593     		str	r3, [sp, #20]
 480:../Core/Src/stm32l4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
ARM GAS  Build/stm32l4xx_hal_msp.s 			page 31


 1074              		.loc 1 480 5 is_stmt 1 view .LVU270
 481:../Core/Src/stm32l4xx_hal_msp.c ****     {
 1075              		.loc 1 481 5 view .LVU271
 481:../Core/Src/stm32l4xx_hal_msp.c ****     {
 1076              		.loc 1 481 9 is_stmt 0 view .LVU272
 1077 0086 05A8     		add	r0, sp, #20
 1078 0088 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 1079              	.LVL54:
 481:../Core/Src/stm32l4xx_hal_msp.c ****     {
 1080              		.loc 1 481 8 view .LVU273
 1081 008c 10BB     		cbnz	r0, .L83
 1082              	.L78:
 487:../Core/Src/stm32l4xx_hal_msp.c **** 
 1083              		.loc 1 487 5 is_stmt 1 view .LVU274
 1084              	.LBB15:
 487:../Core/Src/stm32l4xx_hal_msp.c **** 
 1085              		.loc 1 487 5 view .LVU275
 487:../Core/Src/stm32l4xx_hal_msp.c **** 
 1086              		.loc 1 487 5 view .LVU276
 1087 008e 154B     		ldr	r3, .L84+8
 1088 0090 9A6D     		ldr	r2, [r3, #88]
 1089 0092 42F48022 		orr	r2, r2, #262144
 1090 0096 9A65     		str	r2, [r3, #88]
 487:../Core/Src/stm32l4xx_hal_msp.c **** 
 1091              		.loc 1 487 5 view .LVU277
 1092 0098 9A6D     		ldr	r2, [r3, #88]
 1093 009a 02F48022 		and	r2, r2, #262144
 1094 009e 0392     		str	r2, [sp, #12]
 487:../Core/Src/stm32l4xx_hal_msp.c **** 
 1095              		.loc 1 487 5 view .LVU278
 1096 00a0 039A     		ldr	r2, [sp, #12]
 1097              	.LBE15:
 487:../Core/Src/stm32l4xx_hal_msp.c **** 
 1098              		.loc 1 487 5 view .LVU279
 489:../Core/Src/stm32l4xx_hal_msp.c ****     /**USART3 GPIO Configuration
 1099              		.loc 1 489 5 view .LVU280
 1100              	.LBB16:
 489:../Core/Src/stm32l4xx_hal_msp.c ****     /**USART3 GPIO Configuration
 1101              		.loc 1 489 5 view .LVU281
 489:../Core/Src/stm32l4xx_hal_msp.c ****     /**USART3 GPIO Configuration
 1102              		.loc 1 489 5 view .LVU282
 1103 00a2 DA6C     		ldr	r2, [r3, #76]
 1104 00a4 42F00802 		orr	r2, r2, #8
 1105 00a8 DA64     		str	r2, [r3, #76]
 489:../Core/Src/stm32l4xx_hal_msp.c ****     /**USART3 GPIO Configuration
 1106              		.loc 1 489 5 view .LVU283
 1107 00aa DB6C     		ldr	r3, [r3, #76]
 1108 00ac 03F00803 		and	r3, r3, #8
 1109 00b0 0493     		str	r3, [sp, #16]
 489:../Core/Src/stm32l4xx_hal_msp.c ****     /**USART3 GPIO Configuration
 1110              		.loc 1 489 5 view .LVU284
 1111 00b2 049B     		ldr	r3, [sp, #16]
 1112              	.LBE16:
 489:../Core/Src/stm32l4xx_hal_msp.c ****     /**USART3 GPIO Configuration
 1113              		.loc 1 489 5 view .LVU285
 494:../Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1114              		.loc 1 494 5 view .LVU286
ARM GAS  Build/stm32l4xx_hal_msp.s 			page 32


 494:../Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1115              		.loc 1 494 25 is_stmt 0 view .LVU287
 1116 00b4 4FF44073 		mov	r3, #768
 1117 00b8 2793     		str	r3, [sp, #156]
 495:../Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1118              		.loc 1 495 5 is_stmt 1 view .LVU288
 495:../Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1119              		.loc 1 495 26 is_stmt 0 view .LVU289
 1120 00ba 0223     		movs	r3, #2
 1121 00bc 2893     		str	r3, [sp, #160]
 496:../Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1122              		.loc 1 496 5 is_stmt 1 view .LVU290
 496:../Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1123              		.loc 1 496 26 is_stmt 0 view .LVU291
 1124 00be 0023     		movs	r3, #0
 1125 00c0 2993     		str	r3, [sp, #164]
 497:../Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 1126              		.loc 1 497 5 is_stmt 1 view .LVU292
 497:../Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 1127              		.loc 1 497 27 is_stmt 0 view .LVU293
 1128 00c2 0323     		movs	r3, #3
 1129 00c4 2A93     		str	r3, [sp, #168]
 498:../Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 1130              		.loc 1 498 5 is_stmt 1 view .LVU294
 498:../Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 1131              		.loc 1 498 31 is_stmt 0 view .LVU295
 1132 00c6 0723     		movs	r3, #7
 1133 00c8 2B93     		str	r3, [sp, #172]
 499:../Core/Src/stm32l4xx_hal_msp.c **** 
 1134              		.loc 1 499 5 is_stmt 1 view .LVU296
 1135 00ca 27A9     		add	r1, sp, #156
 1136 00cc 0748     		ldr	r0, .L84+16
 1137 00ce FFF7FEFF 		bl	HAL_GPIO_Init
 1138              	.LVL55:
 1139              		.loc 1 506 1 is_stmt 0 view .LVU297
 1140 00d2 A9E7     		b	.L74
 1141              	.L83:
 483:../Core/Src/stm32l4xx_hal_msp.c ****     }
 1142              		.loc 1 483 7 is_stmt 1 view .LVU298
 1143 00d4 FFF7FEFF 		bl	Error_Handler
 1144              	.LVL56:
 1145 00d8 D9E7     		b	.L78
 1146              	.L85:
 1147 00da 00BF     		.align	2
 1148              	.L84:
 1149 00dc 00380140 		.word	1073821696
 1150 00e0 00480040 		.word	1073760256
 1151 00e4 00100240 		.word	1073876992
 1152 00e8 00040048 		.word	1207960576
 1153 00ec 000C0048 		.word	1207962624
 1154              		.cfi_endproc
 1155              	.LFE85:
 1157              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 1158              		.align	1
 1159              		.global	HAL_UART_MspDeInit
 1160              		.syntax unified
 1161              		.thumb
ARM GAS  Build/stm32l4xx_hal_msp.s 			page 33


 1162              		.thumb_func
 1164              	HAL_UART_MspDeInit:
 1165              	.LVL57:
 1166              	.LFB86:
 507:../Core/Src/stm32l4xx_hal_msp.c **** 
 508:../Core/Src/stm32l4xx_hal_msp.c **** /**
 509:../Core/Src/stm32l4xx_hal_msp.c **** * @brief UART MSP De-Initialization
 510:../Core/Src/stm32l4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 511:../Core/Src/stm32l4xx_hal_msp.c **** * @param huart: UART handle pointer
 512:../Core/Src/stm32l4xx_hal_msp.c **** * @retval None
 513:../Core/Src/stm32l4xx_hal_msp.c **** */
 514:../Core/Src/stm32l4xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 515:../Core/Src/stm32l4xx_hal_msp.c **** {
 1167              		.loc 1 515 1 view -0
 1168              		.cfi_startproc
 1169              		@ args = 0, pretend = 0, frame = 0
 1170              		@ frame_needed = 0, uses_anonymous_args = 0
 1171              		.loc 1 515 1 is_stmt 0 view .LVU300
 1172 0000 08B5     		push	{r3, lr}
 1173              	.LCFI28:
 1174              		.cfi_def_cfa_offset 8
 1175              		.cfi_offset 3, -8
 1176              		.cfi_offset 14, -4
 516:../Core/Src/stm32l4xx_hal_msp.c ****   if(huart->Instance==USART1)
 1177              		.loc 1 516 3 is_stmt 1 view .LVU301
 1178              		.loc 1 516 11 is_stmt 0 view .LVU302
 1179 0002 0368     		ldr	r3, [r0]
 1180              		.loc 1 516 5 view .LVU303
 1181 0004 0E4A     		ldr	r2, .L92
 1182 0006 9342     		cmp	r3, r2
 1183 0008 03D0     		beq	.L90
 517:../Core/Src/stm32l4xx_hal_msp.c ****   {
 518:../Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 0 */
 519:../Core/Src/stm32l4xx_hal_msp.c **** 
 520:../Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 0 */
 521:../Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock disable */
 522:../Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_DISABLE();
 523:../Core/Src/stm32l4xx_hal_msp.c **** 
 524:../Core/Src/stm32l4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 525:../Core/Src/stm32l4xx_hal_msp.c ****     PB6     ------> USART1_TX
 526:../Core/Src/stm32l4xx_hal_msp.c ****     PB7     ------> USART1_RX
 527:../Core/Src/stm32l4xx_hal_msp.c ****     */
 528:../Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, ST_LINK_UART1_TX_Pin|ST_LINK_UART1_RX_Pin);
 529:../Core/Src/stm32l4xx_hal_msp.c **** 
 530:../Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 1 */
 531:../Core/Src/stm32l4xx_hal_msp.c **** 
 532:../Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 1 */
 533:../Core/Src/stm32l4xx_hal_msp.c ****   }
 534:../Core/Src/stm32l4xx_hal_msp.c ****   else if(huart->Instance==USART3)
 1184              		.loc 1 534 8 is_stmt 1 view .LVU304
 1185              		.loc 1 534 10 is_stmt 0 view .LVU305
 1186 000a 0E4A     		ldr	r2, .L92+4
 1187 000c 9342     		cmp	r3, r2
 1188 000e 0BD0     		beq	.L91
 1189              	.LVL58:
 1190              	.L86:
 535:../Core/Src/stm32l4xx_hal_msp.c ****   {
ARM GAS  Build/stm32l4xx_hal_msp.s 			page 34


 536:../Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USART3_MspDeInit 0 */
 537:../Core/Src/stm32l4xx_hal_msp.c **** 
 538:../Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END USART3_MspDeInit 0 */
 539:../Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock disable */
 540:../Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_USART3_CLK_DISABLE();
 541:../Core/Src/stm32l4xx_hal_msp.c **** 
 542:../Core/Src/stm32l4xx_hal_msp.c ****     /**USART3 GPIO Configuration
 543:../Core/Src/stm32l4xx_hal_msp.c ****     PD8     ------> USART3_TX
 544:../Core/Src/stm32l4xx_hal_msp.c ****     PD9     ------> USART3_RX
 545:../Core/Src/stm32l4xx_hal_msp.c ****     */
 546:../Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOD, INTERNAL_UART3_TX_Pin|INTERNAL_UART3_RX_Pin);
 547:../Core/Src/stm32l4xx_hal_msp.c **** 
 548:../Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USART3_MspDeInit 1 */
 549:../Core/Src/stm32l4xx_hal_msp.c **** 
 550:../Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END USART3_MspDeInit 1 */
 551:../Core/Src/stm32l4xx_hal_msp.c ****   }
 552:../Core/Src/stm32l4xx_hal_msp.c **** 
 553:../Core/Src/stm32l4xx_hal_msp.c **** }
 1191              		.loc 1 553 1 view .LVU306
 1192 0010 08BD     		pop	{r3, pc}
 1193              	.LVL59:
 1194              	.L90:
 522:../Core/Src/stm32l4xx_hal_msp.c **** 
 1195              		.loc 1 522 5 is_stmt 1 view .LVU307
 1196 0012 02F55842 		add	r2, r2, #55296
 1197 0016 136E     		ldr	r3, [r2, #96]
 1198 0018 23F48043 		bic	r3, r3, #16384
 1199 001c 1366     		str	r3, [r2, #96]
 528:../Core/Src/stm32l4xx_hal_msp.c **** 
 1200              		.loc 1 528 5 view .LVU308
 1201 001e C021     		movs	r1, #192
 1202 0020 0948     		ldr	r0, .L92+8
 1203              	.LVL60:
 528:../Core/Src/stm32l4xx_hal_msp.c **** 
 1204              		.loc 1 528 5 is_stmt 0 view .LVU309
 1205 0022 FFF7FEFF 		bl	HAL_GPIO_DeInit
 1206              	.LVL61:
 1207 0026 F3E7     		b	.L86
 1208              	.LVL62:
 1209              	.L91:
 540:../Core/Src/stm32l4xx_hal_msp.c **** 
 1210              		.loc 1 540 5 is_stmt 1 view .LVU310
 1211 0028 02F5E432 		add	r2, r2, #116736
 1212 002c 936D     		ldr	r3, [r2, #88]
 1213 002e 23F48023 		bic	r3, r3, #262144
 1214 0032 9365     		str	r3, [r2, #88]
 546:../Core/Src/stm32l4xx_hal_msp.c **** 
 1215              		.loc 1 546 5 view .LVU311
 1216 0034 4FF44071 		mov	r1, #768
 1217 0038 0448     		ldr	r0, .L92+12
 1218              	.LVL63:
 546:../Core/Src/stm32l4xx_hal_msp.c **** 
 1219              		.loc 1 546 5 is_stmt 0 view .LVU312
 1220 003a FFF7FEFF 		bl	HAL_GPIO_DeInit
 1221              	.LVL64:
 1222              		.loc 1 553 1 view .LVU313
 1223 003e E7E7     		b	.L86
ARM GAS  Build/stm32l4xx_hal_msp.s 			page 35


 1224              	.L93:
 1225              		.align	2
 1226              	.L92:
 1227 0040 00380140 		.word	1073821696
 1228 0044 00480040 		.word	1073760256
 1229 0048 00040048 		.word	1207960576
 1230 004c 000C0048 		.word	1207962624
 1231              		.cfi_endproc
 1232              	.LFE86:
 1234              		.section	.text.HAL_PCD_MspInit,"ax",%progbits
 1235              		.align	1
 1236              		.global	HAL_PCD_MspInit
 1237              		.syntax unified
 1238              		.thumb
 1239              		.thumb_func
 1241              	HAL_PCD_MspInit:
 1242              	.LVL65:
 1243              	.LFB87:
 554:../Core/Src/stm32l4xx_hal_msp.c **** 
 555:../Core/Src/stm32l4xx_hal_msp.c **** /**
 556:../Core/Src/stm32l4xx_hal_msp.c **** * @brief PCD MSP Initialization
 557:../Core/Src/stm32l4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 558:../Core/Src/stm32l4xx_hal_msp.c **** * @param hpcd: PCD handle pointer
 559:../Core/Src/stm32l4xx_hal_msp.c **** * @retval None
 560:../Core/Src/stm32l4xx_hal_msp.c **** */
 561:../Core/Src/stm32l4xx_hal_msp.c **** void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
 562:../Core/Src/stm32l4xx_hal_msp.c **** {
 1244              		.loc 1 562 1 is_stmt 1 view -0
 1245              		.cfi_startproc
 1246              		@ args = 0, pretend = 0, frame = 32
 1247              		@ frame_needed = 0, uses_anonymous_args = 0
 1248              		.loc 1 562 1 is_stmt 0 view .LVU315
 1249 0000 10B5     		push	{r4, lr}
 1250              	.LCFI29:
 1251              		.cfi_def_cfa_offset 8
 1252              		.cfi_offset 4, -8
 1253              		.cfi_offset 14, -4
 1254 0002 88B0     		sub	sp, sp, #32
 1255              	.LCFI30:
 1256              		.cfi_def_cfa_offset 40
 563:../Core/Src/stm32l4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 1257              		.loc 1 563 3 is_stmt 1 view .LVU316
 1258              		.loc 1 563 20 is_stmt 0 view .LVU317
 1259 0004 0023     		movs	r3, #0
 1260 0006 0393     		str	r3, [sp, #12]
 1261 0008 0493     		str	r3, [sp, #16]
 1262 000a 0593     		str	r3, [sp, #20]
 1263 000c 0693     		str	r3, [sp, #24]
 1264 000e 0793     		str	r3, [sp, #28]
 564:../Core/Src/stm32l4xx_hal_msp.c ****   if(hpcd->Instance==USB_OTG_FS)
 1265              		.loc 1 564 3 is_stmt 1 view .LVU318
 1266              		.loc 1 564 10 is_stmt 0 view .LVU319
 1267 0010 0368     		ldr	r3, [r0]
 1268              		.loc 1 564 5 view .LVU320
 1269 0012 B3F1A04F 		cmp	r3, #1342177280
 1270 0016 01D0     		beq	.L98
 1271              	.LVL66:
ARM GAS  Build/stm32l4xx_hal_msp.s 			page 36


 1272              	.L94:
 565:../Core/Src/stm32l4xx_hal_msp.c ****   {
 566:../Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */
 567:../Core/Src/stm32l4xx_hal_msp.c **** 
 568:../Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END USB_OTG_FS_MspInit 0 */
 569:../Core/Src/stm32l4xx_hal_msp.c **** 
 570:../Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 571:../Core/Src/stm32l4xx_hal_msp.c ****     /**USB_OTG_FS GPIO Configuration
 572:../Core/Src/stm32l4xx_hal_msp.c ****     PA9     ------> USB_OTG_FS_VBUS
 573:../Core/Src/stm32l4xx_hal_msp.c ****     PA10     ------> USB_OTG_FS_ID
 574:../Core/Src/stm32l4xx_hal_msp.c ****     PA11     ------> USB_OTG_FS_DM
 575:../Core/Src/stm32l4xx_hal_msp.c ****     PA12     ------> USB_OTG_FS_DP
 576:../Core/Src/stm32l4xx_hal_msp.c ****     */
 577:../Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pin = USB_OTG_FS_VBUS_Pin;
 578:../Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 579:../Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 580:../Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(USB_OTG_FS_VBUS_GPIO_Port, &GPIO_InitStruct);
 581:../Core/Src/stm32l4xx_hal_msp.c **** 
 582:../Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pin = USB_OTG_FS_ID_Pin|USB_OTG_FS_DM_Pin|USB_OTG_FS_DP_Pin;
 583:../Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 584:../Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 585:../Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 586:../Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 587:../Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 588:../Core/Src/stm32l4xx_hal_msp.c **** 
 589:../Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock enable */
 590:../Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 591:../Core/Src/stm32l4xx_hal_msp.c **** 
 592:../Core/Src/stm32l4xx_hal_msp.c ****     /* Enable VDDUSB */
 593:../Core/Src/stm32l4xx_hal_msp.c ****     if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 594:../Core/Src/stm32l4xx_hal_msp.c ****     {
 595:../Core/Src/stm32l4xx_hal_msp.c ****       __HAL_RCC_PWR_CLK_ENABLE();
 596:../Core/Src/stm32l4xx_hal_msp.c ****       HAL_PWREx_EnableVddUSB();
 597:../Core/Src/stm32l4xx_hal_msp.c ****       __HAL_RCC_PWR_CLK_DISABLE();
 598:../Core/Src/stm32l4xx_hal_msp.c ****     }
 599:../Core/Src/stm32l4xx_hal_msp.c ****     else
 600:../Core/Src/stm32l4xx_hal_msp.c ****     {
 601:../Core/Src/stm32l4xx_hal_msp.c ****       HAL_PWREx_EnableVddUSB();
 602:../Core/Src/stm32l4xx_hal_msp.c ****     }
 603:../Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */
 604:../Core/Src/stm32l4xx_hal_msp.c **** 
 605:../Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END USB_OTG_FS_MspInit 1 */
 606:../Core/Src/stm32l4xx_hal_msp.c **** 
 607:../Core/Src/stm32l4xx_hal_msp.c ****   }
 608:../Core/Src/stm32l4xx_hal_msp.c **** 
 609:../Core/Src/stm32l4xx_hal_msp.c **** }
 1273              		.loc 1 609 1 view .LVU321
 1274 0018 08B0     		add	sp, sp, #32
 1275              	.LCFI31:
 1276              		.cfi_remember_state
 1277              		.cfi_def_cfa_offset 8
 1278              		@ sp needed
 1279 001a 10BD     		pop	{r4, pc}
 1280              	.LVL67:
 1281              	.L98:
 1282              	.LCFI32:
 1283              		.cfi_restore_state
ARM GAS  Build/stm32l4xx_hal_msp.s 			page 37


 570:../Core/Src/stm32l4xx_hal_msp.c ****     /**USB_OTG_FS GPIO Configuration
 1284              		.loc 1 570 5 is_stmt 1 view .LVU322
 1285              	.LBB17:
 570:../Core/Src/stm32l4xx_hal_msp.c ****     /**USB_OTG_FS GPIO Configuration
 1286              		.loc 1 570 5 view .LVU323
 570:../Core/Src/stm32l4xx_hal_msp.c ****     /**USB_OTG_FS GPIO Configuration
 1287              		.loc 1 570 5 view .LVU324
 1288 001c 204C     		ldr	r4, .L99
 1289 001e E36C     		ldr	r3, [r4, #76]
 1290 0020 43F00103 		orr	r3, r3, #1
 1291 0024 E364     		str	r3, [r4, #76]
 570:../Core/Src/stm32l4xx_hal_msp.c ****     /**USB_OTG_FS GPIO Configuration
 1292              		.loc 1 570 5 view .LVU325
 1293 0026 E36C     		ldr	r3, [r4, #76]
 1294 0028 03F00103 		and	r3, r3, #1
 1295 002c 0093     		str	r3, [sp]
 570:../Core/Src/stm32l4xx_hal_msp.c ****     /**USB_OTG_FS GPIO Configuration
 1296              		.loc 1 570 5 view .LVU326
 1297 002e 009B     		ldr	r3, [sp]
 1298              	.LBE17:
 570:../Core/Src/stm32l4xx_hal_msp.c ****     /**USB_OTG_FS GPIO Configuration
 1299              		.loc 1 570 5 view .LVU327
 577:../Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 1300              		.loc 1 577 5 view .LVU328
 577:../Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 1301              		.loc 1 577 25 is_stmt 0 view .LVU329
 1302 0030 4FF40073 		mov	r3, #512
 1303 0034 0393     		str	r3, [sp, #12]
 578:../Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1304              		.loc 1 578 5 is_stmt 1 view .LVU330
 579:../Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(USB_OTG_FS_VBUS_GPIO_Port, &GPIO_InitStruct);
 1305              		.loc 1 579 5 view .LVU331
 580:../Core/Src/stm32l4xx_hal_msp.c **** 
 1306              		.loc 1 580 5 view .LVU332
 1307 0036 03A9     		add	r1, sp, #12
 1308 0038 4FF09040 		mov	r0, #1207959552
 1309              	.LVL68:
 580:../Core/Src/stm32l4xx_hal_msp.c **** 
 1310              		.loc 1 580 5 is_stmt 0 view .LVU333
 1311 003c FFF7FEFF 		bl	HAL_GPIO_Init
 1312              	.LVL69:
 582:../Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1313              		.loc 1 582 5 is_stmt 1 view .LVU334
 582:../Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1314              		.loc 1 582 25 is_stmt 0 view .LVU335
 1315 0040 4FF4E053 		mov	r3, #7168
 1316 0044 0393     		str	r3, [sp, #12]
 583:../Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1317              		.loc 1 583 5 is_stmt 1 view .LVU336
 583:../Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1318              		.loc 1 583 26 is_stmt 0 view .LVU337
 1319 0046 0223     		movs	r3, #2
 1320 0048 0493     		str	r3, [sp, #16]
 584:../Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1321              		.loc 1 584 5 is_stmt 1 view .LVU338
 584:../Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1322              		.loc 1 584 26 is_stmt 0 view .LVU339
ARM GAS  Build/stm32l4xx_hal_msp.s 			page 38


 1323 004a 0023     		movs	r3, #0
 1324 004c 0593     		str	r3, [sp, #20]
 585:../Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 1325              		.loc 1 585 5 is_stmt 1 view .LVU340
 585:../Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 1326              		.loc 1 585 27 is_stmt 0 view .LVU341
 1327 004e 0323     		movs	r3, #3
 1328 0050 0693     		str	r3, [sp, #24]
 586:../Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 1329              		.loc 1 586 5 is_stmt 1 view .LVU342
 586:../Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 1330              		.loc 1 586 31 is_stmt 0 view .LVU343
 1331 0052 0A23     		movs	r3, #10
 1332 0054 0793     		str	r3, [sp, #28]
 587:../Core/Src/stm32l4xx_hal_msp.c **** 
 1333              		.loc 1 587 5 is_stmt 1 view .LVU344
 1334 0056 03A9     		add	r1, sp, #12
 1335 0058 4FF09040 		mov	r0, #1207959552
 1336 005c FFF7FEFF 		bl	HAL_GPIO_Init
 1337              	.LVL70:
 590:../Core/Src/stm32l4xx_hal_msp.c **** 
 1338              		.loc 1 590 5 view .LVU345
 1339              	.LBB18:
 590:../Core/Src/stm32l4xx_hal_msp.c **** 
 1340              		.loc 1 590 5 view .LVU346
 590:../Core/Src/stm32l4xx_hal_msp.c **** 
 1341              		.loc 1 590 5 view .LVU347
 1342 0060 E36C     		ldr	r3, [r4, #76]
 1343 0062 43F48053 		orr	r3, r3, #4096
 1344 0066 E364     		str	r3, [r4, #76]
 590:../Core/Src/stm32l4xx_hal_msp.c **** 
 1345              		.loc 1 590 5 view .LVU348
 1346 0068 E36C     		ldr	r3, [r4, #76]
 1347 006a 03F48053 		and	r3, r3, #4096
 1348 006e 0193     		str	r3, [sp, #4]
 590:../Core/Src/stm32l4xx_hal_msp.c **** 
 1349              		.loc 1 590 5 view .LVU349
 1350 0070 019B     		ldr	r3, [sp, #4]
 1351              	.LBE18:
 590:../Core/Src/stm32l4xx_hal_msp.c **** 
 1352              		.loc 1 590 5 view .LVU350
 593:../Core/Src/stm32l4xx_hal_msp.c ****     {
 1353              		.loc 1 593 5 view .LVU351
 593:../Core/Src/stm32l4xx_hal_msp.c ****     {
 1354              		.loc 1 593 8 is_stmt 0 view .LVU352
 1355 0072 A36D     		ldr	r3, [r4, #88]
 593:../Core/Src/stm32l4xx_hal_msp.c ****     {
 1356              		.loc 1 593 7 view .LVU353
 1357 0074 13F0805F 		tst	r3, #268435456
 1358 0078 0FD1     		bne	.L96
 595:../Core/Src/stm32l4xx_hal_msp.c ****       HAL_PWREx_EnableVddUSB();
 1359              		.loc 1 595 7 is_stmt 1 view .LVU354
 1360              	.LBB19:
 595:../Core/Src/stm32l4xx_hal_msp.c ****       HAL_PWREx_EnableVddUSB();
 1361              		.loc 1 595 7 view .LVU355
 595:../Core/Src/stm32l4xx_hal_msp.c ****       HAL_PWREx_EnableVddUSB();
 1362              		.loc 1 595 7 view .LVU356
ARM GAS  Build/stm32l4xx_hal_msp.s 			page 39


 1363 007a A36D     		ldr	r3, [r4, #88]
 1364 007c 43F08053 		orr	r3, r3, #268435456
 1365 0080 A365     		str	r3, [r4, #88]
 595:../Core/Src/stm32l4xx_hal_msp.c ****       HAL_PWREx_EnableVddUSB();
 1366              		.loc 1 595 7 view .LVU357
 1367 0082 A36D     		ldr	r3, [r4, #88]
 1368 0084 03F08053 		and	r3, r3, #268435456
 1369 0088 0293     		str	r3, [sp, #8]
 595:../Core/Src/stm32l4xx_hal_msp.c ****       HAL_PWREx_EnableVddUSB();
 1370              		.loc 1 595 7 view .LVU358
 1371 008a 029B     		ldr	r3, [sp, #8]
 1372              	.LBE19:
 595:../Core/Src/stm32l4xx_hal_msp.c ****       HAL_PWREx_EnableVddUSB();
 1373              		.loc 1 595 7 view .LVU359
 596:../Core/Src/stm32l4xx_hal_msp.c ****       __HAL_RCC_PWR_CLK_DISABLE();
 1374              		.loc 1 596 7 view .LVU360
 1375 008c FFF7FEFF 		bl	HAL_PWREx_EnableVddUSB
 1376              	.LVL71:
 597:../Core/Src/stm32l4xx_hal_msp.c ****     }
 1377              		.loc 1 597 7 view .LVU361
 1378 0090 A36D     		ldr	r3, [r4, #88]
 1379 0092 23F08053 		bic	r3, r3, #268435456
 1380 0096 A365     		str	r3, [r4, #88]
 1381 0098 BEE7     		b	.L94
 1382              	.L96:
 601:../Core/Src/stm32l4xx_hal_msp.c ****     }
 1383              		.loc 1 601 7 view .LVU362
 1384 009a FFF7FEFF 		bl	HAL_PWREx_EnableVddUSB
 1385              	.LVL72:
 1386              		.loc 1 609 1 is_stmt 0 view .LVU363
 1387 009e BBE7     		b	.L94
 1388              	.L100:
 1389              		.align	2
 1390              	.L99:
 1391 00a0 00100240 		.word	1073876992
 1392              		.cfi_endproc
 1393              	.LFE87:
 1395              		.section	.text.HAL_PCD_MspDeInit,"ax",%progbits
 1396              		.align	1
 1397              		.global	HAL_PCD_MspDeInit
 1398              		.syntax unified
 1399              		.thumb
 1400              		.thumb_func
 1402              	HAL_PCD_MspDeInit:
 1403              	.LVL73:
 1404              	.LFB88:
 610:../Core/Src/stm32l4xx_hal_msp.c **** 
 611:../Core/Src/stm32l4xx_hal_msp.c **** /**
 612:../Core/Src/stm32l4xx_hal_msp.c **** * @brief PCD MSP De-Initialization
 613:../Core/Src/stm32l4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 614:../Core/Src/stm32l4xx_hal_msp.c **** * @param hpcd: PCD handle pointer
 615:../Core/Src/stm32l4xx_hal_msp.c **** * @retval None
 616:../Core/Src/stm32l4xx_hal_msp.c **** */
 617:../Core/Src/stm32l4xx_hal_msp.c **** void HAL_PCD_MspDeInit(PCD_HandleTypeDef* hpcd)
 618:../Core/Src/stm32l4xx_hal_msp.c **** {
 1405              		.loc 1 618 1 is_stmt 1 view -0
 1406              		.cfi_startproc
ARM GAS  Build/stm32l4xx_hal_msp.s 			page 40


 1407              		@ args = 0, pretend = 0, frame = 8
 1408              		@ frame_needed = 0, uses_anonymous_args = 0
 619:../Core/Src/stm32l4xx_hal_msp.c ****   if(hpcd->Instance==USB_OTG_FS)
 1409              		.loc 1 619 3 view .LVU365
 1410              		.loc 1 619 10 is_stmt 0 view .LVU366
 1411 0000 0368     		ldr	r3, [r0]
 1412              		.loc 1 619 5 view .LVU367
 1413 0002 B3F1A04F 		cmp	r3, #1342177280
 1414 0006 00D0     		beq	.L108
 1415 0008 7047     		bx	lr
 1416              	.L108:
 618:../Core/Src/stm32l4xx_hal_msp.c ****   if(hpcd->Instance==USB_OTG_FS)
 1417              		.loc 1 618 1 view .LVU368
 1418 000a 10B5     		push	{r4, lr}
 1419              	.LCFI33:
 1420              		.cfi_def_cfa_offset 8
 1421              		.cfi_offset 4, -8
 1422              		.cfi_offset 14, -4
 1423 000c 82B0     		sub	sp, sp, #8
 1424              	.LCFI34:
 1425              		.cfi_def_cfa_offset 16
 620:../Core/Src/stm32l4xx_hal_msp.c ****   {
 621:../Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USB_OTG_FS_MspDeInit 0 */
 622:../Core/Src/stm32l4xx_hal_msp.c **** 
 623:../Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END USB_OTG_FS_MspDeInit 0 */
 624:../Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock disable */
 625:../Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_USB_OTG_FS_CLK_DISABLE();
 1426              		.loc 1 625 5 is_stmt 1 view .LVU369
 1427 000e 114C     		ldr	r4, .L109
 1428 0010 E36C     		ldr	r3, [r4, #76]
 1429 0012 23F48053 		bic	r3, r3, #4096
 1430 0016 E364     		str	r3, [r4, #76]
 1431              		.loc 1 625 39 view .LVU370
 626:../Core/Src/stm32l4xx_hal_msp.c **** 
 627:../Core/Src/stm32l4xx_hal_msp.c ****     /**USB_OTG_FS GPIO Configuration
 628:../Core/Src/stm32l4xx_hal_msp.c ****     PA9     ------> USB_OTG_FS_VBUS
 629:../Core/Src/stm32l4xx_hal_msp.c ****     PA10     ------> USB_OTG_FS_ID
 630:../Core/Src/stm32l4xx_hal_msp.c ****     PA11     ------> USB_OTG_FS_DM
 631:../Core/Src/stm32l4xx_hal_msp.c ****     PA12     ------> USB_OTG_FS_DP
 632:../Core/Src/stm32l4xx_hal_msp.c ****     */
 633:../Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, USB_OTG_FS_VBUS_Pin|USB_OTG_FS_ID_Pin|USB_OTG_FS_DM_Pin|USB_OTG_FS_DP_Pi
 1432              		.loc 1 633 5 view .LVU371
 1433 0018 4FF4F051 		mov	r1, #7680
 1434 001c 4FF09040 		mov	r0, #1207959552
 1435              	.LVL74:
 1436              		.loc 1 633 5 is_stmt 0 view .LVU372
 1437 0020 FFF7FEFF 		bl	HAL_GPIO_DeInit
 1438              	.LVL75:
 634:../Core/Src/stm32l4xx_hal_msp.c **** 
 635:../Core/Src/stm32l4xx_hal_msp.c ****     /* Disable VDDUSB */
 636:../Core/Src/stm32l4xx_hal_msp.c ****     if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 1439              		.loc 1 636 5 is_stmt 1 view .LVU373
 1440              		.loc 1 636 8 is_stmt 0 view .LVU374
 1441 0024 A36D     		ldr	r3, [r4, #88]
 1442              		.loc 1 636 7 view .LVU375
 1443 0026 13F0805F 		tst	r3, #268435456
 1444 002a 10D1     		bne	.L103
ARM GAS  Build/stm32l4xx_hal_msp.s 			page 41


 637:../Core/Src/stm32l4xx_hal_msp.c ****     {
 638:../Core/Src/stm32l4xx_hal_msp.c ****       __HAL_RCC_PWR_CLK_ENABLE();
 1445              		.loc 1 638 7 is_stmt 1 view .LVU376
 1446              	.LBB20:
 1447              		.loc 1 638 7 view .LVU377
 1448              		.loc 1 638 7 view .LVU378
 1449 002c A36D     		ldr	r3, [r4, #88]
 1450 002e 43F08053 		orr	r3, r3, #268435456
 1451 0032 A365     		str	r3, [r4, #88]
 1452              		.loc 1 638 7 view .LVU379
 1453 0034 A36D     		ldr	r3, [r4, #88]
 1454 0036 03F08053 		and	r3, r3, #268435456
 1455 003a 0193     		str	r3, [sp, #4]
 1456              		.loc 1 638 7 view .LVU380
 1457 003c 019B     		ldr	r3, [sp, #4]
 1458              	.LBE20:
 1459              		.loc 1 638 7 view .LVU381
 639:../Core/Src/stm32l4xx_hal_msp.c ****       HAL_PWREx_DisableVddUSB();
 1460              		.loc 1 639 7 view .LVU382
 1461 003e FFF7FEFF 		bl	HAL_PWREx_DisableVddUSB
 1462              	.LVL76:
 640:../Core/Src/stm32l4xx_hal_msp.c ****       __HAL_RCC_PWR_CLK_DISABLE();
 1463              		.loc 1 640 7 view .LVU383
 1464 0042 A36D     		ldr	r3, [r4, #88]
 1465 0044 23F08053 		bic	r3, r3, #268435456
 1466 0048 A365     		str	r3, [r4, #88]
 1467              	.L101:
 641:../Core/Src/stm32l4xx_hal_msp.c ****     }
 642:../Core/Src/stm32l4xx_hal_msp.c ****     else
 643:../Core/Src/stm32l4xx_hal_msp.c ****     {
 644:../Core/Src/stm32l4xx_hal_msp.c ****       HAL_PWREx_DisableVddUSB();
 645:../Core/Src/stm32l4xx_hal_msp.c ****     }
 646:../Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USB_OTG_FS_MspDeInit 1 */
 647:../Core/Src/stm32l4xx_hal_msp.c **** 
 648:../Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END USB_OTG_FS_MspDeInit 1 */
 649:../Core/Src/stm32l4xx_hal_msp.c ****   }
 650:../Core/Src/stm32l4xx_hal_msp.c **** 
 651:../Core/Src/stm32l4xx_hal_msp.c **** }
 1468              		.loc 1 651 1 is_stmt 0 view .LVU384
 1469 004a 02B0     		add	sp, sp, #8
 1470              	.LCFI35:
 1471              		.cfi_remember_state
 1472              		.cfi_def_cfa_offset 8
 1473              		@ sp needed
 1474 004c 10BD     		pop	{r4, pc}
 1475              	.L103:
 1476              	.LCFI36:
 1477              		.cfi_restore_state
 644:../Core/Src/stm32l4xx_hal_msp.c ****     }
 1478              		.loc 1 644 7 is_stmt 1 view .LVU385
 1479 004e FFF7FEFF 		bl	HAL_PWREx_DisableVddUSB
 1480              	.LVL77:
 1481              		.loc 1 651 1 is_stmt 0 view .LVU386
 1482 0052 FAE7     		b	.L101
 1483              	.L110:
 1484              		.align	2
 1485              	.L109:
ARM GAS  Build/stm32l4xx_hal_msp.s 			page 42


 1486 0054 00100240 		.word	1073876992
 1487              		.cfi_endproc
 1488              	.LFE88:
 1490              		.section	.bss.DFSDM1_Init,"aw",%nobits
 1491              		.align	2
 1494              	DFSDM1_Init:
 1495 0000 00000000 		.space	4
 1496              		.text
 1497              	.Letext0:
 1498              		.file 2 "/home/emanuele/st/stm32cubeide_1.15.0/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-
 1499              		.file 3 "/home/emanuele/st/stm32cubeide_1.15.0/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-
 1500              		.file 4 "../Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l475xx.h"
 1501              		.file 5 "../Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h"
 1502              		.file 6 "../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_def.h"
 1503              		.file 7 "../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rcc_ex.h"
 1504              		.file 8 "../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_gpio.h"
 1505              		.file 9 "../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_dma.h"
 1506              		.file 10 "../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_dfsdm.h"
 1507              		.file 11 "../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_i2c.h"
 1508              		.file 12 "../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_usb.h"
 1509              		.file 13 "../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_pcd.h"
 1510              		.file 14 "../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_qspi.h"
 1511              		.file 15 "../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rng.h"
 1512              		.file 16 "../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_spi.h"
 1513              		.file 17 "../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_uart.h"
 1514              		.file 18 "../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_pwr_ex.h"
 1515              		.file 19 "../Core/Inc/main.h"
 1516              		.file 20 "<built-in>"
ARM GAS  Build/stm32l4xx_hal_msp.s 			page 43


DEFINED SYMBOLS
                            *ABS*:00000000 stm32l4xx_hal_msp.c
Build/stm32l4xx_hal_msp.s:19     .text.HAL_MspInit:00000000 $t
Build/stm32l4xx_hal_msp.s:25     .text.HAL_MspInit:00000000 HAL_MspInit
Build/stm32l4xx_hal_msp.s:75     .text.HAL_MspInit:0000002c $d
Build/stm32l4xx_hal_msp.s:80     .text.HAL_DFSDM_ChannelMspInit:00000000 $t
Build/stm32l4xx_hal_msp.s:86     .text.HAL_DFSDM_ChannelMspInit:00000000 HAL_DFSDM_ChannelMspInit
Build/stm32l4xx_hal_msp.s:218    .text.HAL_DFSDM_ChannelMspInit:00000084 $d
Build/stm32l4xx_hal_msp.s:1494   .bss.DFSDM1_Init:00000000 DFSDM1_Init
Build/stm32l4xx_hal_msp.s:225    .text.HAL_DFSDM_ChannelMspDeInit:00000000 $t
Build/stm32l4xx_hal_msp.s:231    .text.HAL_DFSDM_ChannelMspDeInit:00000000 HAL_DFSDM_ChannelMspDeInit
Build/stm32l4xx_hal_msp.s:276    .text.HAL_DFSDM_ChannelMspDeInit:00000024 $d
Build/stm32l4xx_hal_msp.s:283    .text.HAL_I2C_MspInit:00000000 $t
Build/stm32l4xx_hal_msp.s:289    .text.HAL_I2C_MspInit:00000000 HAL_I2C_MspInit
Build/stm32l4xx_hal_msp.s:424    .text.HAL_I2C_MspInit:00000080 $d
Build/stm32l4xx_hal_msp.s:431    .text.HAL_I2C_MspDeInit:00000000 $t
Build/stm32l4xx_hal_msp.s:437    .text.HAL_I2C_MspDeInit:00000000 HAL_I2C_MspDeInit
Build/stm32l4xx_hal_msp.s:482    .text.HAL_I2C_MspDeInit:00000030 $d
Build/stm32l4xx_hal_msp.s:489    .text.HAL_QSPI_MspInit:00000000 $t
Build/stm32l4xx_hal_msp.s:495    .text.HAL_QSPI_MspInit:00000000 HAL_QSPI_MspInit
Build/stm32l4xx_hal_msp.s:599    .text.HAL_QSPI_MspInit:00000068 $d
Build/stm32l4xx_hal_msp.s:605    .text.HAL_QSPI_MspDeInit:00000000 $t
Build/stm32l4xx_hal_msp.s:611    .text.HAL_QSPI_MspDeInit:00000000 HAL_QSPI_MspDeInit
Build/stm32l4xx_hal_msp.s:654    .text.HAL_QSPI_MspDeInit:00000024 $d
Build/stm32l4xx_hal_msp.s:661    .text.HAL_RNG_MspInit:00000000 $t
Build/stm32l4xx_hal_msp.s:667    .text.HAL_RNG_MspInit:00000000 HAL_RNG_MspInit
Build/stm32l4xx_hal_msp.s:714    .text.HAL_RNG_MspInit:0000002c $d
Build/stm32l4xx_hal_msp.s:719    .text.HAL_RNG_MspDeInit:00000000 $t
Build/stm32l4xx_hal_msp.s:725    .text.HAL_RNG_MspDeInit:00000000 HAL_RNG_MspDeInit
Build/stm32l4xx_hal_msp.s:754    .text.HAL_RNG_MspDeInit:00000018 $d
Build/stm32l4xx_hal_msp.s:760    .text.HAL_SPI_MspInit:00000000 $t
Build/stm32l4xx_hal_msp.s:766    .text.HAL_SPI_MspInit:00000000 HAL_SPI_MspInit
Build/stm32l4xx_hal_msp.s:869    .text.HAL_SPI_MspInit:00000064 $d
Build/stm32l4xx_hal_msp.s:875    .text.HAL_SPI_MspDeInit:00000000 $t
Build/stm32l4xx_hal_msp.s:881    .text.HAL_SPI_MspDeInit:00000000 HAL_SPI_MspDeInit
Build/stm32l4xx_hal_msp.s:924    .text.HAL_SPI_MspDeInit:00000024 $d
Build/stm32l4xx_hal_msp.s:931    .text.HAL_UART_MspInit:00000000 $t
Build/stm32l4xx_hal_msp.s:937    .text.HAL_UART_MspInit:00000000 HAL_UART_MspInit
Build/stm32l4xx_hal_msp.s:1149   .text.HAL_UART_MspInit:000000dc $d
Build/stm32l4xx_hal_msp.s:1158   .text.HAL_UART_MspDeInit:00000000 $t
Build/stm32l4xx_hal_msp.s:1164   .text.HAL_UART_MspDeInit:00000000 HAL_UART_MspDeInit
Build/stm32l4xx_hal_msp.s:1227   .text.HAL_UART_MspDeInit:00000040 $d
Build/stm32l4xx_hal_msp.s:1235   .text.HAL_PCD_MspInit:00000000 $t
Build/stm32l4xx_hal_msp.s:1241   .text.HAL_PCD_MspInit:00000000 HAL_PCD_MspInit
Build/stm32l4xx_hal_msp.s:1391   .text.HAL_PCD_MspInit:000000a0 $d
Build/stm32l4xx_hal_msp.s:1396   .text.HAL_PCD_MspDeInit:00000000 $t
Build/stm32l4xx_hal_msp.s:1402   .text.HAL_PCD_MspDeInit:00000000 HAL_PCD_MspDeInit
Build/stm32l4xx_hal_msp.s:1486   .text.HAL_PCD_MspDeInit:00000054 $d
Build/stm32l4xx_hal_msp.s:1491   .bss.DFSDM1_Init:00000000 $d

UNDEFINED SYMBOLS
memset
HAL_RCCEx_PeriphCLKConfig
HAL_GPIO_Init
Error_Handler
HAL_GPIO_DeInit
HAL_PWREx_EnableVddUSB
ARM GAS  Build/stm32l4xx_hal_msp.s 			page 44


HAL_PWREx_DisableVddUSB
