clk50MHz_clk_wiz.v,verilog,xil_defaultlib,../../../../SVGA.srcs/sources_1/ip/clk50MHz/clk50MHz_clk_wiz.v,incdir="$ref_dir/../../../ipstatic"incdir="../../../ipstatic"
clk50MHz.v,verilog,xil_defaultlib,../../../../SVGA.srcs/sources_1/ip/clk50MHz/clk50MHz.v,incdir="$ref_dir/../../../ipstatic"incdir="../../../ipstatic"
glbl.v,Verilog,xil_defaultlib,glbl.v
