{"vcs1":{"timestamp_begin":1737957577.913181926, "rt":0.24, "ut":0.12, "st":0.08}}
{"vcselab":{"timestamp_begin":1737957578.233582940, "rt":0.26, "ut":0.15, "st":0.09}}
{"link":{"timestamp_begin":1737957578.549390290, "rt":0.13, "ut":0.06, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1737957577.643336301}
{"VCS_COMP_START_TIME": 1737957577.643336301}
{"VCS_COMP_END_TIME": 1737957578.746925284}
{"VCS_USER_OPTIONS": "-sverilog mem_interface.sv mem.sv mem_test.sv top.sv -o sim_mem"}
{"vcs1": {"peak_mem": 265396}}
{"vcselab": {"peak_mem": 150356}}
