Reading netlist file: "D:\src\tn_vdp\fpga\tn_vdp_v3_v9958\impl\gwsynthesis\tn_vdp_v3_v9958.vg"
Parsing netlist file "D:\src\tn_vdp\fpga\tn_vdp_v3_v9958\impl\gwsynthesis\tn_vdp_v3_v9958.vg" completed
Processing netlist completed
Reading constraint file: "D:\src\tn_vdp\fpga\tn_vdp_v3_v9958\src\v9958.cst"
Physical Constraint parsed completed
Running placement......
[10%] Placement Phase 0 completed
[20%] Placement Phase 1 completed
[30%] Placement Phase 2 completed
WARN  (TA1117) : Can't calculate clocks' relationship between: "clk_audio" and "clk"
WARN  (TA1117) : Can't calculate clocks' relationship between: "clk" and "clk_audio"
[50%] Placement Phase 3 completed
Running routing......
[60%] Routing Phase 0 completed
[70%] Routing Phase 1 completed
[80%] Routing Phase 2 completed
WARN  (PR1014) : Generic routing resource will be used to clock signal 'clk_d' by the specified constraint. And then it may lead to the excessive delay or skew
WARN  (PR1014) : Generic routing resource will be used to clock signal 'clk_125_d' by the specified constraint. And then it may lead to the excessive delay or skew
[90%] Routing Phase 3 completed
Running timing analysis......
[95%] Timing analysis completed
Placement and routing completed
Bitstream generation in progress......
Bitstream generation completed
Running power analysis......
[100%] Power analysis completed
Generate file "D:\src\tn_vdp\fpga\tn_vdp_v3_v9958\impl\pnr\tn_vdp_v3_v9958.power.html" completed
Generate file "D:\src\tn_vdp\fpga\tn_vdp_v3_v9958\impl\pnr\tn_vdp_v3_v9958.pin.html" completed
Generate file "D:\src\tn_vdp\fpga\tn_vdp_v3_v9958\impl\pnr\tn_vdp_v3_v9958.rpt.html" completed
Generate file "D:\src\tn_vdp\fpga\tn_vdp_v3_v9958\impl\pnr\tn_vdp_v3_v9958.rpt.txt" completed
Generate file "D:\src\tn_vdp\fpga\tn_vdp_v3_v9958\impl\pnr\tn_vdp_v3_v9958.tr.html" completed
Generate file "D:\src\tn_vdp\fpga\tn_vdp_v3_v9958\impl\pnr\tn_vdp_v3_v9958.tr" completed
Sat Jul 01 15:00:55 2023

