TOP := $(abspath ../..)
include $(TOP)/mk/common.mk
include $(TOP)/mk/rules.mk

PERIODS_DEFAULT ?= 32

CFLAGS += -Wall -Wextra -Wshadow -pedantic-errors -std=c99 $(VPI_CFLAGS)
CFLAGS += -I$(TOP)/src

INCLUDES += $(INCLUDE_OS)

clean_FILES = tenyr *.o
clobber_FILES  = *.vcd
clobber_FILES += *.texe
clobber_FILES += $(GEN_V)

all: tenyr

vpath %.v ../verilog ../verilog/sim .
vpath %.v $(TOP)/3rdparty/wb_intercon/rtl/verilog
vpath %.memh ../verilog

VFLAGS += -I../verilog -g2005-sv
VFLAGS += -DSIM

GEN_V += simserial.v
SIM_GET_simserial = tenyr_getchar
SIM_PUT_simserial = tenyr_putchar

tenyr: VFLAGS += -m vpidevices
tenyr: VFLAGS += -DSIMMEM=GenedBlockMem -DSIMCLK=tenyr_mainclock
tenyr: VFLAGS += -DSERIAL
tenyr: simtop.v top.v                               \
       simserial.v ram.v simclocks.v                \
       seg7.v hex2segments.v                        \
       gpio.v                                       \
       wb_mux.v                                     \
       #

# it's all right for callbacks not to use all their parameters
asm.o: CFLAGS += -Wno-unused-parameter

%.memh:
	$(MAKE) -C ../verilog TOP=$(TOP) $@

vpath %.tas ../verilog
# TODO ensure .texe get rebuilt correctly from here as needed
vpath %.texe $(TOP)/ex $(TOP)/test/run/sdl
vpath %.tas $(TOP)/ex $(TOP)/test/run/sdl

LOGFILE = Top.vcd
run_%: PLUSARGS += +PERIODS=$(firstword $(PERIODS) $(PERIODS_$*) $(PERIODS_DEFAULT)) \
                   +LOGFILE=$(LOGFILE) \
                   $(PLUSARGS_EXTRA) \
                   #

run_%: %.texe tenyr
	$(IVERILOG)vvp -n -M$(BUILDDIR) tenyr +LOAD=$< $(PLUSARGS)

##############################################################################

OUTPUT_OPTION ?= -o $@

$(GEN_V): VFLAGS += -DPUT='$$$(SIM_PUT_$*)' -DGET='$$$(SIM_GET_$*)' -DSTEM='$*'
$(GEN_V): VFLAGS += -E
$(GEN_V): %.v: ../verilog/sim/simwrap.v
	@$(MAKESTEP) "[ IVERILOG -E ] $@"
	$(IVERILOG)iverilog $(VFLAGS) -Wall $(OUTPUT_OPTION) $^

%.vhdl: VFLAGS += -t vhdl
%.vhdl: %.v
	@$(MAKESTEP) "[ VHDL ] $@"
	$(IVERILOG)iverilog $(VFLAGS) -Wall $(OUTPUT_OPTION) $^

%: %.v
	@$(MAKESTEP) "[ IVERILOG ] $@"
	$(IVERILOG)iverilog $(VFLAGS) -Wall $(OUTPUT_OPTION) $^


