
---------- Begin Simulation Statistics ----------
final_tick                                46994816500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  44586                       # Simulator instruction rate (inst/s)
host_mem_usage                                 895792                       # Number of bytes of host memory used
host_op_rate                                   101859                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   224.29                       # Real time elapsed on the host
host_tick_rate                              209530554                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000002                       # Number of instructions simulated
sim_ops                                      22845535                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.046995                       # Number of seconds simulated
sim_ticks                                 46994816500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.891122                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  798190                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               799060                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               740                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            800827                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                 36                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             212                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              176                       # Number of indirect misses.
system.cpu.branchPred.lookups                  802328                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     482                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           60                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   2228853                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  2228777                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               516                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     715717                       # Number of branches committed
system.cpu.commit.bw_lim_events                 33930                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              25                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts         1117542                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             10000021                       # Number of instructions committed
system.cpu.commit.committedOps               22845554                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples     93805345                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.243542                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.937069                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     85452927     91.10%     91.10% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      2121896      2.26%     93.36% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      2680341      2.86%     96.22% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      1975358      2.11%     98.32% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        18355      0.02%     98.34% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       298782      0.32%     98.66% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       968160      1.03%     99.69% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       255596      0.27%     99.96% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        33930      0.04%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     93805345                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                  212                       # Number of function calls committed.
system.cpu.commit.int_insts                  22130681                       # Number of committed integer instructions.
system.cpu.commit.loads                          1635                       # Number of loads committed
system.cpu.commit.membars                          14                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass           18      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          8570926     37.52%     37.52% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              35      0.00%     37.52% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                3      0.00%     37.52% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     37.52% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              2      0.00%     37.52% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     37.52% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     37.52% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     37.52% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     37.52% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             5      0.00%     37.52% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     37.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              50      0.00%     37.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     37.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              75      0.00%     37.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              72      0.00%     37.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     37.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             50      0.00%     37.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     37.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     37.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     37.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     37.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     37.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     37.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     37.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     37.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     37.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     37.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     37.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     37.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     37.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     37.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     37.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     37.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     37.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     37.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     37.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     37.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     37.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     37.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     37.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     37.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     37.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     37.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     37.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     37.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     37.52% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead            1635      0.01%     37.53% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       14272683     62.47%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          22845554                       # Class of committed instruction
system.cpu.commit.refs                       14274318                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                  13557689                       # Number of committed Vector instructions.
system.cpu.committedInsts                    10000002                       # Number of Instructions Simulated
system.cpu.committedOps                      22845535                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               9.398962                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         9.398962                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles              89842962                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   227                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved               769626                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts               24784954                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   944732                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    740018                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  28415                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                   844                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles               2391031                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                      802328                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   1641977                       # Number of cache lines fetched
system.cpu.fetch.Cycles                      92244200                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   503                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                       11347271                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                   57278                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.008536                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            1674319                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             798708                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.120729                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples           93947158                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.276233                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.387355                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 89884160     95.68%     95.68% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                      450      0.00%     95.68% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   819791      0.87%     96.55% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                      336      0.00%     96.55% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                      362      0.00%     96.55% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                      356      0.00%     96.55% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   813191      0.87%     97.42% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                      221      0.00%     97.42% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  2428291      2.58%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             93947158                       # Number of instructions fetched each cycle (Total)
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                           42476                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  609                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   744472                       # Number of branches executed
system.cpu.iew.exec_nop                            36                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.258541                       # Inst execution rate
system.cpu.iew.exec_refs                     15195530                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   15192874                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  113935                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                  2927                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 34                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               222                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             15193425                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            24302831                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                  2656                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               720                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              24300164                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      6                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents              17942246                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  28415                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles              17915443                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads               59                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           15                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads           25                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         1292                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores       920741                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             15                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          542                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect             67                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  12554958                       # num instructions consuming a value
system.cpu.iew.wb_count                      23932513                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.480303                       # average fanout of values written-back
system.cpu.iew.wb_producers                   6030181                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.254629                       # insts written-back per cycle
system.cpu.iew.wb_sent                       24299754                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 25071044                       # number of integer regfile reads
system.cpu.int_regfile_writes                 8362525                       # number of integer regfile writes
system.cpu.ipc                               0.106395                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.106395                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                20      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               9104698     37.47%     37.47% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   43      0.00%     37.47% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     4      0.00%     37.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     37.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   2      0.00%     37.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     37.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     37.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     37.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     37.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  7      0.00%     37.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     37.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   58      0.00%     37.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     37.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   87      0.00%     37.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   80      0.00%     37.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     37.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  57      0.00%     37.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     37.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     37.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     37.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     37.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     37.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     37.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     37.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     37.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     37.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     37.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     37.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     37.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     37.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     37.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     37.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     37.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     37.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     37.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     37.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     37.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     37.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     37.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     37.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     37.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     37.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     37.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     37.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     37.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     37.47% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 2819      0.01%     37.48% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            15193011     62.52%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               24300886                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      361198                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.014864                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                     105      0.03%      0.03% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      3      0.00%      0.03% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      0.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      0.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      0.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      0.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      0.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      0.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      0.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      0.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      0.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      0.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      1      0.00%      0.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      3      0.00%      0.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      0.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      0.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      0.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      0.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      0.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      0.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%      0.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      0.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      0.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      0.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      0.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      0.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      0.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      0.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      0.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      0.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      0.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%      0.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%      0.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%      0.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%      0.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%      0.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      0.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      0.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      0.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      0.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      0.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      0.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      0.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      0.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%      0.03% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                     47      0.01%      0.04% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                361039     99.96%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                9879287                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          113705560                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      9822900                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          10473998                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   24302761                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  24300886                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  34                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         1457258                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued                58                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              9                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1362843                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      93947158                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.258665                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.920865                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            85085756     90.57%     90.57% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1888286      2.01%     92.58% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             2989703      3.18%     95.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1206417      1.28%     97.04% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1626320      1.73%     98.78% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              736580      0.78%     99.56% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              307345      0.33%     99.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               72315      0.08%     99.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               34436      0.04%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        93947158                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.258549                       # Inst issue rate
system.cpu.iq.vec_alu_accesses               14782777                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads           29204624                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses     14109613                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes          15286070                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads                11                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                6                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                 2927                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            15193425                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                47168062                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     60                       # number of misc regfile writes
system.cpu.numCycles                         93989634                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                18029694                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              10001632                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                     24                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  1858664                       # Number of cycles rename is idle
system.cpu.rename.ROBFullEvents                     3                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              70899377                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               24406523                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            10623476                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   2211329                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents               71037605                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  28415                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles              71816013                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   621841                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups         25178207                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           3043                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                109                       # count of serializing insts renamed
system.cpu.rename.skidInsts                  16944565                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             34                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups         14496923                       # Number of vector rename lookups
system.cpu.rob.rob_reads                    117371967                       # The number of ROB reads
system.cpu.rob.rob_writes                    48068017                       # The number of ROB writes
system.cpu.timesIdled                             364                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                 14421933                       # number of vector regfile reads
system.cpu.vec_regfile_writes                     336                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    10                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1653030                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       3437641                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1783105                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          481                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      3567717                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            481                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp                637                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1652896                       # Transaction distribution
system.membus.trans_dist::CleanEvict              134                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1732316                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1732316                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           637                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         51658                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      5170594                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                5170594                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    216694336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               216694336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1784611                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1784611    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1784611                       # Request fanout histogram
system.membus.reqLayer0.occupancy         10219909500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              21.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy         8864126250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             18.9                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  46994816500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               638                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      3435868                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           43                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             707                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1732316                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1732314                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           524                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          114                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq        51658                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp        51658                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1091                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      5351236                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               5352327                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        36288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    224985472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              225021760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1653513                       # Total snoops (count)
system.tol2bus.snoopTraffic                 105785472                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          3438125                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000140                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.011839                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3437643     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    482      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3438125                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3566871500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              7.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2624471000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            786000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  46994816500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                    1                       # number of demand (read+write) hits
system.l2.demand_hits::total                        1                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                   1                       # number of overall hits
system.l2.overall_hits::total                       1                       # number of overall hits
system.l2.demand_misses::.cpu.inst                523                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data            1732430                       # number of demand (read+write) misses
system.l2.demand_misses::total                1732953                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               523                       # number of overall misses
system.l2.overall_misses::.cpu.data           1732430                       # number of overall misses
system.l2.overall_misses::total               1732953                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     40882500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 205082606000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     205123488500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     40882500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 205082606000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    205123488500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              524                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          1732430                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1732954                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             524                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         1732430                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1732954                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.998092                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999999                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.998092                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999999                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78169.216061                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 118378.581530                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 118366.446465                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78169.216061                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 118378.581530                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 118366.446465                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1652898                       # number of writebacks
system.l2.writebacks::total                   1652898                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           523                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data       1732430                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1732953                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          523                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data      1732430                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1732953                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     35652500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data 187758306000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 187793958500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     35652500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data 187758306000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 187793958500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.998092                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999999                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.998092                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999999                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68169.216061                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 108378.581530                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 108366.446465                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68169.216061                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 108378.581530                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 108366.446465                       # average overall mshr miss latency
system.l2.replacements                        1653513                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1782970                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1782970                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1782970                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1782970                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           43                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               43                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           43                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           43                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_misses::.cpu.data         1732316                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1732316                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data 205073122500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  205073122500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data       1732316                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1732316                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 118380.897307                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 118380.897307                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data      1732316                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1732316                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data 187749962500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 187749962500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 108380.897307                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 108380.897307                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst              1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          523                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              523                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     40882500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     40882500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          524                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            524                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.998092                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.998092                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78169.216061                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78169.216061                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          523                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          523                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     35652500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     35652500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.998092                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.998092                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68169.216061                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68169.216061                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_misses::.cpu.data          114                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             114                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data      9483500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      9483500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          114                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           114                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 83188.596491                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83188.596491                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          114                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          114                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      8343500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      8343500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 73188.596491                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73188.596491                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data        51658                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total           51658                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data        51658                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total         51658                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data        51658                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total        51658                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data    988320000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total    988320000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19131.983429                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19131.983429                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  46994816500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 127621.787039                       # Cycle average of tags in use
system.l2.tags.total_refs                     3516058                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1784585                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.970238                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    3676.012238                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        25.851575                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     123919.923226                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.028046                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000197                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.945434                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.973677                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024        131072                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          375                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         3329                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        33382                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        93986                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  30326313                       # Number of tag accesses
system.l2.tags.data_accesses                 30326313                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  46994816500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          33472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data      110875520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          110908992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        33472                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         33472                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    105785344                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       105785344                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             523                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         1732430                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1732953                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1652896                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1652896                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            712249                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data        2359313819                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2360026068                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       712249                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           712249                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     2251000257                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           2251000257                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     2251000257                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           712249                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data       2359313819                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4611026325                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1652896.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       523.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   1732430.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000007800750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       103219                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       103219                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             4365187                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1555168                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1732953                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1652896                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1732953                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1652896                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            108061                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            108376                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            108291                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            108400                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            108414                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            108366                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            108306                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            108318                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            108091                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            108377                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           108286                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           108332                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           108327                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           108288                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           108315                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           108405                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            103296                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            103293                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            103292                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            103297                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            103345                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            103348                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            103299                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            103312                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            103316                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            103296                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           103296                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           103296                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           103296                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           103296                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           103296                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           103296                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.35                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.92                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  83032387750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 8664765000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            115525256500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     47913.81                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                66663.81                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1594246                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1520488                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.00                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                91.99                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1732953                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1652896                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  380162                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  383799                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  364907                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  359726                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  244356                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   9994                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  36222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  66307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  88664                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 102352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 107565                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 116704                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 109874                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 119129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 124461                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 111501                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 117716                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 131802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 132470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 155031                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 120837                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    633                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       271085                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    799.347098                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   665.213718                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   320.519000                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        14370      5.30%      5.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        15725      5.80%     11.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        18496      6.82%     17.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         7365      2.72%     20.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         5626      2.08%     22.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         9925      3.66%     26.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        12294      4.54%     30.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        85414     31.51%     62.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       101870     37.58%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       271085                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       103219                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.788992                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     15.460104                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    398.689142                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095       103218    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::126976-131071            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        103219                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       103219                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.013234                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.012488                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.160892                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           102477     99.28%     99.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              156      0.15%     99.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              548      0.53%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               38      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        103219                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              110908992                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               105783680                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               110908992                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            105785344                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2360.03                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      2250.96                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2360.03                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   2251.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        36.02                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    18.44                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   17.59                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   46994803500                       # Total gap between requests
system.mem_ctrls.avgGap                      13879.77                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        33472                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data    110875520                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    105783680                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 712248.764712167787                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 2359313819.216636180878                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 2250964848.431741237640                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          523                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      1732430                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1652896                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     14142750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data 115511113750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1151244578250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27041.59                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     66675.78                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks    696501.52                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    91.99                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            967291500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            514120035                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          6186245940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         4313745360                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     3709352400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      19789638480                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1381051200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        36861444915                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        784.372568                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   3125862000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1569100000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  42299854500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            968283960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            514647540                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          6187038480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         4314236040                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     3709352400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      19779978120                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1389186240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        36862722780                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        784.399760                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3145105000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1569100000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  42280611500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  46994816500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst      1641271                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1641271                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1641271                       # number of overall hits
system.cpu.icache.overall_hits::total         1641271                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          706                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            706                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          706                       # number of overall misses
system.cpu.icache.overall_misses::total           706                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     52839500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     52839500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     52839500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     52839500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1641977                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1641977                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1641977                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1641977                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000430                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000430                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000430                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000430                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 74843.484419                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 74843.484419                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 74843.484419                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 74843.484419                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           43                       # number of writebacks
system.cpu.icache.writebacks::total                43                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          182                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          182                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          182                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          182                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          524                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          524                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          524                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          524                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     41684000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     41684000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     41684000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     41684000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000319                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000319                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000319                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000319                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 79549.618321                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 79549.618321                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 79549.618321                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 79549.618321                       # average overall mshr miss latency
system.cpu.icache.replacements                     43                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1641271                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1641271                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          706                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           706                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     52839500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     52839500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1641977                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1641977                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000430                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000430                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 74843.484419                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 74843.484419                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          182                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          182                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          524                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          524                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     41684000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     41684000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000319                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000319                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 79549.618321                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 79549.618321                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED  46994816500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  46994816500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           480.843525                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1641795                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               524                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           3133.196565                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   480.843525                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.469574                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.469574                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          481                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          481                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.469727                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3284478                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3284478                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  46994816500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  46994816500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  46994816500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  46994816500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  46994816500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       544357                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           544357                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       544381                       # number of overall hits
system.cpu.dcache.overall_hits::total          544381                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     13730836                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       13730836                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     13730838                       # number of overall misses
system.cpu.dcache.overall_misses::total      13730838                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 1239669563000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 1239669563000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 1239669563000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 1239669563000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     14275193                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     14275193                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     14275219                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     14275219                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.961867                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.961867                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.961865                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.961865                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 90283.618783                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 90283.618783                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 90283.605633                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 90283.605633                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1782970                       # number of writebacks
system.cpu.dcache.writebacks::total           1782970                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data     11946751                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     11946751                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data     11946751                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     11946751                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      1784085                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1784085                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      1784087                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1784087                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 209404812000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 209404812000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 209404997000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 209404997000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.124978                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.124978                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.124978                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.124978                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 117373.786563                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 117373.786563                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 117373.758679                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 117373.758679                       # average overall mshr miss latency
system.cpu.dcache.replacements                1783062                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         2274                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            2274                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          247                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           247                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     18421500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     18421500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         2521                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         2521                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.097977                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.097977                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 74580.971660                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 74580.971660                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          136                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          136                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          111                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          111                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      9395500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      9395500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.044030                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.044030                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 84644.144144                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 84644.144144                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       542083                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         542083                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data     13730582                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     13730582                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 1239650920500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 1239650920500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14272665                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14272665                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.962019                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.962019                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 90283.931191                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 90283.931191                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data     11946615                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total     11946615                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      1783967                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1783967                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data 209395202500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 209395202500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.124992                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.124992                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 117376.163629                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 117376.163629                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           24                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            24                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            2                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            2                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           26                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           26                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.076923                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.076923                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       185000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       185000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.076923                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.076923                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        92500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        92500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data            7                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total            7                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data       221000                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total       221000                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31571.428571                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31571.428571                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data            7                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total            7                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data       214000                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total       214000                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30571.428571                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30571.428571                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           15                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           15                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        78500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        78500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           16                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           16                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.062500                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.062500                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        78500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        78500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        77500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        77500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.062500                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.062500                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        77500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        77500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  46994816500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.250846                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2328496                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1784086                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              1.305148                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.250846                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999268                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999268                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          373                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          651                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          30334584                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         30334584                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  46994816500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  46994816500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
