/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [5:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  reg [4:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [11:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire [20:0] celloutsig_0_20z;
  wire [11:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_25z;
  wire [2:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [11:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  reg [17:0] celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire [6:0] celloutsig_0_36z;
  wire [35:0] celloutsig_0_37z;
  wire [20:0] celloutsig_0_38z;
  wire [5:0] celloutsig_0_39z;
  wire [8:0] celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire celloutsig_0_43z;
  reg [6:0] celloutsig_0_46z;
  wire celloutsig_0_47z;
  wire celloutsig_0_48z;
  wire celloutsig_0_49z;
  wire [6:0] celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire [7:0] celloutsig_0_53z;
  wire [10:0] celloutsig_0_54z;
  wire celloutsig_0_55z;
  wire celloutsig_0_57z;
  wire celloutsig_0_58z;
  wire [11:0] celloutsig_0_5z;
  wire [9:0] celloutsig_0_61z;
  wire [38:0] celloutsig_0_68z;
  wire celloutsig_0_6z;
  wire celloutsig_0_70z;
  wire celloutsig_0_77z;
  wire celloutsig_0_80z;
  wire celloutsig_0_82z;
  wire [5:0] celloutsig_0_83z;
  wire [8:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [14:0] celloutsig_1_0z;
  wire [7:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [9:0] celloutsig_1_12z;
  wire [3:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [9:0] celloutsig_1_18z;
  wire [8:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_33z = ~(celloutsig_0_9z & celloutsig_0_6z);
  assign celloutsig_0_43z = ~(celloutsig_0_18z & celloutsig_0_6z);
  assign celloutsig_0_57z = ~(celloutsig_0_14z[4] & celloutsig_0_42z);
  assign celloutsig_0_77z = ~(celloutsig_0_58z & celloutsig_0_68z[26]);
  assign celloutsig_1_8z = ~(in_data[157] & celloutsig_1_0z[13]);
  assign celloutsig_1_16z = ~(celloutsig_1_10z[3] & celloutsig_1_1z);
  assign celloutsig_0_13z = ~(celloutsig_0_1z & celloutsig_0_0z);
  assign celloutsig_0_22z = ~(celloutsig_0_13z & 1'h1);
  assign celloutsig_0_23z = ~(celloutsig_0_17z & in_data[14]);
  assign celloutsig_0_29z = ~(celloutsig_0_5z[10] & celloutsig_0_21z[10]);
  assign celloutsig_0_35z = ~((celloutsig_0_32z | celloutsig_0_2z) & celloutsig_0_33z);
  assign celloutsig_0_42z = ~((celloutsig_0_13z | celloutsig_0_6z) & 1'h1);
  assign celloutsig_0_47z = ~((celloutsig_0_9z | celloutsig_0_23z) & celloutsig_0_39z[2]);
  assign celloutsig_0_55z = ~((celloutsig_0_43z | celloutsig_0_36z[4]) & celloutsig_0_29z);
  assign celloutsig_1_4z = ~((celloutsig_1_2z | celloutsig_1_3z) & celloutsig_1_1z);
  assign celloutsig_0_9z = ~((1'h1 | celloutsig_0_1z) & 1'h1);
  assign celloutsig_1_11z = ~((celloutsig_1_3z | celloutsig_1_10z[4]) & celloutsig_1_5z);
  assign celloutsig_1_14z = ~((celloutsig_1_10z[0] | celloutsig_1_10z[0]) & celloutsig_1_6z);
  assign celloutsig_1_15z = ~((celloutsig_1_9z | celloutsig_1_7z) & celloutsig_1_13z[3]);
  assign celloutsig_0_10z = ~((celloutsig_0_2z | celloutsig_0_2z) & celloutsig_0_0z);
  assign celloutsig_0_1z = ~((in_data[83] | celloutsig_0_0z) & in_data[76]);
  assign celloutsig_0_15z = ~((celloutsig_0_4z[6] | celloutsig_0_0z) & celloutsig_0_5z[3]);
  assign celloutsig_0_2z = ~((celloutsig_0_1z | in_data[9]) & celloutsig_0_0z);
  assign celloutsig_0_32z = ~((celloutsig_0_18z | celloutsig_0_18z) & (celloutsig_0_15z | celloutsig_0_18z));
  assign celloutsig_0_48z = ~((celloutsig_0_2z | celloutsig_0_21z[4]) & (celloutsig_0_18z | celloutsig_0_10z));
  assign celloutsig_0_70z = ~((celloutsig_0_20z[9] | celloutsig_0_47z) & (celloutsig_0_50z | celloutsig_0_23z));
  assign celloutsig_0_82z = ~((celloutsig_0_53z[2] | celloutsig_0_80z) & (celloutsig_0_17z | celloutsig_0_37z[20]));
  assign celloutsig_1_1z = ~((celloutsig_1_0z[8] | in_data[148]) & (in_data[136] | celloutsig_1_0z[11]));
  assign celloutsig_0_18z = ~((celloutsig_0_12z[2] | celloutsig_0_6z) & (celloutsig_0_12z[3] | celloutsig_0_13z));
  assign celloutsig_1_2z = celloutsig_1_0z[9] | in_data[159];
  assign celloutsig_1_3z = ~(in_data[171] ^ celloutsig_1_0z[2]);
  assign celloutsig_1_6z = ~(celloutsig_1_2z ^ celloutsig_1_5z);
  assign celloutsig_1_18z = { celloutsig_1_9z, celloutsig_1_16z, celloutsig_1_14z, celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_15z, celloutsig_1_4z } / { 1'h1, in_data[122:115], celloutsig_1_1z };
  assign celloutsig_0_31z = { celloutsig_0_2z, celloutsig_0_4z } >= { celloutsig_0_12z[3:2], celloutsig_0_28z, celloutsig_0_27z, celloutsig_0_15z, celloutsig_0_25z };
  assign celloutsig_0_49z = celloutsig_0_20z[17:13] >= { celloutsig_0_46z[4], celloutsig_0_9z, celloutsig_0_17z, 1'h1, celloutsig_0_0z };
  assign celloutsig_0_6z = { celloutsig_0_2z, 1'h1, celloutsig_0_2z, celloutsig_0_2z } >= { celloutsig_0_5z[2:1], celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_1_9z = { celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_8z } >= { in_data[155:133], celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_0_0z = in_data[69:51] > in_data[66:48];
  assign celloutsig_0_50z = { celloutsig_0_38z[17:16], celloutsig_0_25z, celloutsig_0_32z } > { celloutsig_0_46z[4], celloutsig_0_41z, celloutsig_0_17z, celloutsig_0_48z };
  assign celloutsig_0_17z = { in_data[18:17], celloutsig_0_14z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_1z } > { celloutsig_0_10z, 1'h1, celloutsig_0_12z[5:1], 1'h0, celloutsig_0_8z[8:4], celloutsig_0_8z[4], 2'h0, celloutsig_0_8z[0] };
  assign celloutsig_0_28z = { celloutsig_0_5z[9:4], celloutsig_0_1z } > { celloutsig_0_4z[4:2], celloutsig_0_25z, celloutsig_0_18z, celloutsig_0_15z, celloutsig_0_6z };
  assign celloutsig_1_5z = ! { celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_0_25z = { celloutsig_0_21z[4:1], celloutsig_0_17z, celloutsig_0_2z, celloutsig_0_13z, celloutsig_0_15z } || celloutsig_0_20z[8:1];
  assign celloutsig_0_36z = { celloutsig_0_12z[3:2], 1'h1, celloutsig_0_6z, celloutsig_0_9z, 1'h1, celloutsig_0_15z } * { celloutsig_0_15z, celloutsig_0_23z, celloutsig_0_14z };
  assign celloutsig_0_5z = { 1'h1, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_2z, 1'h1 } * { in_data[13], celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z, 1'h1 };
  assign celloutsig_0_68z = { celloutsig_0_38z[5:3], celloutsig_0_36z, celloutsig_0_5z, celloutsig_0_49z, celloutsig_0_25z, celloutsig_0_29z, celloutsig_0_22z, celloutsig_0_50z, celloutsig_0_16z } * { celloutsig_0_40z[8:3], celloutsig_0_35z, celloutsig_0_48z, celloutsig_0_55z, celloutsig_0_58z, celloutsig_0_28z, celloutsig_0_49z, celloutsig_0_36z, celloutsig_0_36z, celloutsig_0_18z, celloutsig_0_5z };
  assign celloutsig_1_0z = in_data[179:165] * in_data[185:171];
  assign celloutsig_0_16z = { celloutsig_0_5z[11], celloutsig_0_12z[5:1], 1'h0, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_15z, 2'h3 } * { celloutsig_0_12z[1], 1'h0, celloutsig_0_13z, celloutsig_0_4z, celloutsig_0_10z, celloutsig_0_0z };
  assign celloutsig_0_37z[35:1] = celloutsig_0_36z[0] ? { celloutsig_0_34z[6:5], 1'h1, celloutsig_0_14z, celloutsig_0_21z, celloutsig_0_25z, celloutsig_0_33z, celloutsig_0_35z, celloutsig_0_16z } : { celloutsig_0_30z[8:1], celloutsig_0_31z, celloutsig_0_15z, 1'h1, celloutsig_0_2z, 1'h1, celloutsig_0_13z, celloutsig_0_5z, celloutsig_0_35z, 1'h1, celloutsig_0_29z, celloutsig_0_15z, celloutsig_0_31z, celloutsig_0_25z, celloutsig_0_22z, 1'h1, celloutsig_0_35z };
  assign celloutsig_0_83z = celloutsig_0_33z ? { celloutsig_0_20z[10:6], celloutsig_0_50z } : celloutsig_0_61z[6:1];
  assign celloutsig_1_10z = celloutsig_1_7z ? { in_data[173:170], celloutsig_1_8z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_9z } : in_data[159:152];
  assign celloutsig_0_21z = celloutsig_0_10z ? celloutsig_0_20z[11:0] : { celloutsig_0_12z[2:1], 1'h0, celloutsig_0_13z, celloutsig_0_4z, celloutsig_0_18z };
  assign celloutsig_0_27z = celloutsig_0_5z[10] ? { celloutsig_0_2z, celloutsig_0_15z, 1'h1 } : celloutsig_0_20z[14:12];
  assign celloutsig_0_41z = { celloutsig_0_14z[0], celloutsig_0_29z, celloutsig_0_17z } !== celloutsig_0_12z[5:3];
  assign celloutsig_0_80z = { celloutsig_0_5z[7:0], celloutsig_0_70z, celloutsig_0_50z, celloutsig_0_55z } !== { celloutsig_0_34z[10], celloutsig_0_58z, celloutsig_0_12z[5:1], 1'h0, celloutsig_0_49z, celloutsig_0_77z, celloutsig_0_57z };
  assign celloutsig_0_54z = ~ { in_data[76:67], celloutsig_0_17z };
  assign celloutsig_1_12z = ~ { celloutsig_1_0z[12:8], celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_11z };
  assign celloutsig_1_13z = ~ { celloutsig_1_12z[3:2], celloutsig_1_8z, celloutsig_1_1z };
  assign celloutsig_0_58z = & celloutsig_0_36z;
  assign celloutsig_1_7z = & in_data[131:103];
  assign celloutsig_0_4z = { in_data[85:83], celloutsig_0_2z, celloutsig_0_1z, 2'h3 } >> { in_data[74:72], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_0_53z = { celloutsig_0_8z[8:4], celloutsig_0_8z[4], 2'h1 } >> { celloutsig_0_4z[3:2], celloutsig_0_12z[5:1], 1'h0 };
  assign celloutsig_0_40z = celloutsig_0_37z[35:27] >>> in_data[65:57];
  assign celloutsig_0_61z = celloutsig_0_54z[10:1] >>> { celloutsig_0_16z[5], celloutsig_0_42z, celloutsig_0_4z, celloutsig_0_35z };
  assign celloutsig_1_19z = { celloutsig_1_12z[9:3], celloutsig_1_16z, celloutsig_1_6z } >>> { in_data[122:121], celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_14z, celloutsig_1_8z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_7z };
  assign celloutsig_0_20z = { celloutsig_0_5z[6:0], celloutsig_0_9z, 2'h3, celloutsig_0_0z, celloutsig_0_15z, celloutsig_0_0z, celloutsig_0_14z, celloutsig_0_0z, celloutsig_0_18z, celloutsig_0_0z } >>> { celloutsig_0_12z[5:1], 1'h0, celloutsig_0_12z[5:1], 1'h0, celloutsig_0_1z, celloutsig_0_18z, celloutsig_0_4z };
  assign celloutsig_0_30z = { celloutsig_0_20z[17:11], celloutsig_0_15z, celloutsig_0_0z, celloutsig_0_17z, 2'h3 } >>> { celloutsig_0_4z[5:3], celloutsig_0_8z[8:4], celloutsig_0_8z[4], 2'h0, celloutsig_0_8z[0] };
  always_latch
    if (!clkin_data[32]) celloutsig_0_34z = 18'h00000;
    else if (!celloutsig_1_19z[0]) celloutsig_0_34z = { celloutsig_0_12z[5:3], celloutsig_0_31z, 1'h1, celloutsig_0_22z, celloutsig_0_16z };
  always_latch
    if (clkin_data[0]) celloutsig_0_46z = 7'h00;
    else if (!celloutsig_1_19z[0]) celloutsig_0_46z = celloutsig_0_34z[12:6];
  always_latch
    if (clkin_data[0]) celloutsig_0_14z = 5'h00;
    else if (celloutsig_1_19z[0]) celloutsig_0_14z = { celloutsig_0_5z[8:6], celloutsig_0_9z, celloutsig_0_0z };
  assign { celloutsig_0_8z[0], celloutsig_0_8z[8:4] } = ~ { celloutsig_0_6z, in_data[60:57], celloutsig_0_0z };
  assign celloutsig_0_38z[20:1] = ~ celloutsig_0_37z[30:11];
  assign { celloutsig_0_39z[0], celloutsig_0_39z[2], celloutsig_0_39z[5:3] } = ~ { celloutsig_0_33z, celloutsig_0_17z, celloutsig_0_16z[11:9] };
  assign { celloutsig_0_12z[1], celloutsig_0_12z[5:2] } = ~ { celloutsig_0_9z, in_data[81:78] };
  assign celloutsig_0_12z[0] = 1'h0;
  assign celloutsig_0_37z[0] = celloutsig_0_18z;
  assign celloutsig_0_38z[0] = 1'h0;
  assign celloutsig_0_39z[1] = 1'h0;
  assign celloutsig_0_8z[3:1] = { celloutsig_0_8z[4], 2'h0 };
  assign { out_data[137:128], out_data[104:96], out_data[32], out_data[5:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_82z, celloutsig_0_83z };
endmodule
