strict digraph "" {
	node [label="\N"];
	"Leaf_930:AL"	 [def_var="['transmit_pause_frame']",
		label="Leaf_930:AL"];
	"935:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e132e9350>",
		fillcolor=springgreen,
		label="935:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"938:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e132e93d0>",
		fillcolor=springgreen,
		label="938:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"935:IF" -> "938:IF"	 [cond="['PAUSEVAL_DEL2']",
		label="!(PAUSEVAL_DEL2)",
		lineno=935];
	"935:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e132e9590>",
		fillcolor=turquoise,
		label="935:BL
transmit_pause_frame <= 1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e132e9750>]",
		style=filled,
		typ=Block];
	"935:IF" -> "935:BL"	 [cond="['PAUSEVAL_DEL2']",
		label=PAUSEVAL_DEL2,
		lineno=935];
	"938:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e132e9b50>",
		fillcolor=turquoise,
		label="938:BL
transmit_pause_frame <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e132e9450>]",
		style=filled,
		typ=Block];
	"938:IF" -> "938:BL"	 [cond="['pause_frame_counter']",
		label="(pause_frame_counter == 8)",
		lineno=938];
	"930:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f2e132e9050>",
		clk_sens=True,
		fillcolor=gold,
		label="930:AL",
		sens="['TX_CLK', 'reset_int']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['reset_int', 'PAUSEVAL_DEL2', 'pause_frame_counter']"];
	"931:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e132e9f10>",
		fillcolor=turquoise,
		label="931:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"930:AL" -> "931:BL"	 [cond="[]",
		lineno=None];
	"932:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e132e98d0>",
		fillcolor=turquoise,
		label="932:BL
transmit_pause_frame <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e132e9910>]",
		style=filled,
		typ=Block];
	"932:BL" -> "Leaf_930:AL"	 [cond="[]",
		lineno=None];
	"932:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e132e9610>",
		fillcolor=springgreen,
		label="932:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"931:BL" -> "932:IF"	 [cond="[]",
		lineno=None];
	"932:IF" -> "935:IF"	 [cond="['reset_int']",
		label="!(reset_int)",
		lineno=932];
	"932:IF" -> "932:BL"	 [cond="['reset_int']",
		label=reset_int,
		lineno=932];
	"938:BL" -> "Leaf_930:AL"	 [cond="[]",
		lineno=None];
	"935:BL" -> "Leaf_930:AL"	 [cond="[]",
		lineno=None];
}
