{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1748808939030 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1748808939030 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun  1 17:15:38 2025 " "Processing started: Sun Jun  1 17:15:38 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1748808939030 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748808939030 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TopDE -c TopDE " "Command: quartus_map --read_settings_files=on --write_settings_files=off TopDE -c TopDE" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748808939030 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1748808939339 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1748808939339 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting \".\", or an identifier Parametros.v(58) " "Verilog HDL syntax error at Parametros.v(58) near text: \"=\";  expecting \".\", or an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "Parametros.v" "" { Text "/home/carlos/Downloads/Lab2/TopDE_restored/Parametros.v" 58 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1748808949699 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "FUNCT3_SUB Parametros.v(58) " "Verilog HDL Declaration error at Parametros.v(58): identifier \"FUNCT3_SUB\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "/home/carlos/Downloads/Lab2/TopDE_restored/Parametros.v" 58 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748808949699 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "FUNCT3_AND Parametros.v(59) " "Verilog HDL Declaration error at Parametros.v(59): identifier \"FUNCT3_AND\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "/home/carlos/Downloads/Lab2/TopDE_restored/Parametros.v" 59 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748808949699 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "FUNCT3_OR Parametros.v(60) " "Verilog HDL Declaration error at Parametros.v(60): identifier \"FUNCT3_OR\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "/home/carlos/Downloads/Lab2/TopDE_restored/Parametros.v" 60 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748808949699 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "FUNCT3_SLT Parametros.v(61) " "Verilog HDL Declaration error at Parametros.v(61): identifier \"FUNCT3_SLT\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "/home/carlos/Downloads/Lab2/TopDE_restored/Parametros.v" 61 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748808949699 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "TopDE TopDE.v(5) " "Ignored design unit \"TopDE\" at TopDE.v(5) due to previous errors" {  } { { "TopDE.v" "" { Text "/home/carlos/Downloads/Lab2/TopDE_restored/TopDE.v" 5 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1748808949699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TopDE.v 0 0 " "Found 0 design units, including 0 entities, in source file TopDE.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748808949700 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "ZERO Parametros.v(6) " "Verilog HDL Declaration error at Parametros.v(6): identifier \"ZERO\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "/home/carlos/Downloads/Lab2/TopDE_restored/Parametros.v" 6 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748808949701 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPAND Parametros.v(7) " "Verilog HDL Declaration error at Parametros.v(7): identifier \"OPAND\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "/home/carlos/Downloads/Lab2/TopDE_restored/Parametros.v" 7 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748808949701 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPOR Parametros.v(8) " "Verilog HDL Declaration error at Parametros.v(8): identifier \"OPOR\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "/home/carlos/Downloads/Lab2/TopDE_restored/Parametros.v" 8 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748808949701 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPXOR Parametros.v(9) " "Verilog HDL Declaration error at Parametros.v(9): identifier \"OPXOR\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "/home/carlos/Downloads/Lab2/TopDE_restored/Parametros.v" 9 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748808949701 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPADD Parametros.v(10) " "Verilog HDL Declaration error at Parametros.v(10): identifier \"OPADD\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "/home/carlos/Downloads/Lab2/TopDE_restored/Parametros.v" 10 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748808949701 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSUB Parametros.v(11) " "Verilog HDL Declaration error at Parametros.v(11): identifier \"OPSUB\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "/home/carlos/Downloads/Lab2/TopDE_restored/Parametros.v" 11 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748808949701 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSLT Parametros.v(12) " "Verilog HDL Declaration error at Parametros.v(12): identifier \"OPSLT\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "/home/carlos/Downloads/Lab2/TopDE_restored/Parametros.v" 12 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748808949701 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSLTU Parametros.v(13) " "Verilog HDL Declaration error at Parametros.v(13): identifier \"OPSLTU\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "/home/carlos/Downloads/Lab2/TopDE_restored/Parametros.v" 13 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748808949701 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSLL Parametros.v(14) " "Verilog HDL Declaration error at Parametros.v(14): identifier \"OPSLL\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "/home/carlos/Downloads/Lab2/TopDE_restored/Parametros.v" 14 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748808949701 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSRL Parametros.v(15) " "Verilog HDL Declaration error at Parametros.v(15): identifier \"OPSRL\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "/home/carlos/Downloads/Lab2/TopDE_restored/Parametros.v" 15 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748808949701 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSRA Parametros.v(16) " "Verilog HDL Declaration error at Parametros.v(16): identifier \"OPSRA\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "/home/carlos/Downloads/Lab2/TopDE_restored/Parametros.v" 16 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748808949701 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPLUI Parametros.v(17) " "Verilog HDL Declaration error at Parametros.v(17): identifier \"OPLUI\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "/home/carlos/Downloads/Lab2/TopDE_restored/Parametros.v" 17 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748808949701 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPMUL Parametros.v(18) " "Verilog HDL Declaration error at Parametros.v(18): identifier \"OPMUL\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "/home/carlos/Downloads/Lab2/TopDE_restored/Parametros.v" 18 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748808949701 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPMULH Parametros.v(19) " "Verilog HDL Declaration error at Parametros.v(19): identifier \"OPMULH\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "/home/carlos/Downloads/Lab2/TopDE_restored/Parametros.v" 19 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748808949701 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPMULHU Parametros.v(20) " "Verilog HDL Declaration error at Parametros.v(20): identifier \"OPMULHU\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "/home/carlos/Downloads/Lab2/TopDE_restored/Parametros.v" 20 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748808949701 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPMULHSU Parametros.v(21) " "Verilog HDL Declaration error at Parametros.v(21): identifier \"OPMULHSU\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "/home/carlos/Downloads/Lab2/TopDE_restored/Parametros.v" 21 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748808949701 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPDIV Parametros.v(22) " "Verilog HDL Declaration error at Parametros.v(22): identifier \"OPDIV\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "/home/carlos/Downloads/Lab2/TopDE_restored/Parametros.v" 22 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748808949701 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPDIVU Parametros.v(23) " "Verilog HDL Declaration error at Parametros.v(23): identifier \"OPDIVU\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "/home/carlos/Downloads/Lab2/TopDE_restored/Parametros.v" 23 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748808949701 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPREM Parametros.v(24) " "Verilog HDL Declaration error at Parametros.v(24): identifier \"OPREM\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "/home/carlos/Downloads/Lab2/TopDE_restored/Parametros.v" 24 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748808949701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Parametros.v 0 0 " "Found 0 design units, including 0 entities, in source file Parametros.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748808949701 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "ZERO Parametros.v(6) " "Verilog HDL Declaration error at Parametros.v(6): identifier \"ZERO\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "/home/carlos/Downloads/Lab2/TopDE_restored/Parametros.v" 6 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748808949702 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPAND Parametros.v(7) " "Verilog HDL Declaration error at Parametros.v(7): identifier \"OPAND\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "/home/carlos/Downloads/Lab2/TopDE_restored/Parametros.v" 7 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748808949702 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPOR Parametros.v(8) " "Verilog HDL Declaration error at Parametros.v(8): identifier \"OPOR\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "/home/carlos/Downloads/Lab2/TopDE_restored/Parametros.v" 8 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748808949702 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPXOR Parametros.v(9) " "Verilog HDL Declaration error at Parametros.v(9): identifier \"OPXOR\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "/home/carlos/Downloads/Lab2/TopDE_restored/Parametros.v" 9 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748808949702 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPADD Parametros.v(10) " "Verilog HDL Declaration error at Parametros.v(10): identifier \"OPADD\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "/home/carlos/Downloads/Lab2/TopDE_restored/Parametros.v" 10 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748808949702 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSUB Parametros.v(11) " "Verilog HDL Declaration error at Parametros.v(11): identifier \"OPSUB\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "/home/carlos/Downloads/Lab2/TopDE_restored/Parametros.v" 11 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748808949702 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSLT Parametros.v(12) " "Verilog HDL Declaration error at Parametros.v(12): identifier \"OPSLT\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "/home/carlos/Downloads/Lab2/TopDE_restored/Parametros.v" 12 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748808949702 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSLTU Parametros.v(13) " "Verilog HDL Declaration error at Parametros.v(13): identifier \"OPSLTU\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "/home/carlos/Downloads/Lab2/TopDE_restored/Parametros.v" 13 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748808949702 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSLL Parametros.v(14) " "Verilog HDL Declaration error at Parametros.v(14): identifier \"OPSLL\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "/home/carlos/Downloads/Lab2/TopDE_restored/Parametros.v" 14 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748808949702 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSRL Parametros.v(15) " "Verilog HDL Declaration error at Parametros.v(15): identifier \"OPSRL\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "/home/carlos/Downloads/Lab2/TopDE_restored/Parametros.v" 15 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748808949702 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSRA Parametros.v(16) " "Verilog HDL Declaration error at Parametros.v(16): identifier \"OPSRA\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "/home/carlos/Downloads/Lab2/TopDE_restored/Parametros.v" 16 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748808949702 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPLUI Parametros.v(17) " "Verilog HDL Declaration error at Parametros.v(17): identifier \"OPLUI\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "/home/carlos/Downloads/Lab2/TopDE_restored/Parametros.v" 17 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748808949702 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPMUL Parametros.v(18) " "Verilog HDL Declaration error at Parametros.v(18): identifier \"OPMUL\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "/home/carlos/Downloads/Lab2/TopDE_restored/Parametros.v" 18 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748808949702 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPMULH Parametros.v(19) " "Verilog HDL Declaration error at Parametros.v(19): identifier \"OPMULH\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "/home/carlos/Downloads/Lab2/TopDE_restored/Parametros.v" 19 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748808949702 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPMULHU Parametros.v(20) " "Verilog HDL Declaration error at Parametros.v(20): identifier \"OPMULHU\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "/home/carlos/Downloads/Lab2/TopDE_restored/Parametros.v" 20 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748808949702 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPMULHSU Parametros.v(21) " "Verilog HDL Declaration error at Parametros.v(21): identifier \"OPMULHSU\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "/home/carlos/Downloads/Lab2/TopDE_restored/Parametros.v" 21 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748808949702 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPDIV Parametros.v(22) " "Verilog HDL Declaration error at Parametros.v(22): identifier \"OPDIV\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "/home/carlos/Downloads/Lab2/TopDE_restored/Parametros.v" 22 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748808949702 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPDIVU Parametros.v(23) " "Verilog HDL Declaration error at Parametros.v(23): identifier \"OPDIVU\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "/home/carlos/Downloads/Lab2/TopDE_restored/Parametros.v" 23 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748808949702 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPREM Parametros.v(24) " "Verilog HDL Declaration error at Parametros.v(24): identifier \"OPREM\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "/home/carlos/Downloads/Lab2/TopDE_restored/Parametros.v" 24 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748808949702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Uniciclo.v 0 0 " "Found 0 design units, including 0 entities, in source file Uniciclo.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748808949703 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "ZERO Parametros.v(6) " "Verilog HDL Declaration error at Parametros.v(6): identifier \"ZERO\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "/home/carlos/Downloads/Lab2/TopDE_restored/Parametros.v" 6 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748808949703 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPAND Parametros.v(7) " "Verilog HDL Declaration error at Parametros.v(7): identifier \"OPAND\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "/home/carlos/Downloads/Lab2/TopDE_restored/Parametros.v" 7 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748808949703 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPOR Parametros.v(8) " "Verilog HDL Declaration error at Parametros.v(8): identifier \"OPOR\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "/home/carlos/Downloads/Lab2/TopDE_restored/Parametros.v" 8 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748808949703 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPXOR Parametros.v(9) " "Verilog HDL Declaration error at Parametros.v(9): identifier \"OPXOR\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "/home/carlos/Downloads/Lab2/TopDE_restored/Parametros.v" 9 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748808949703 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPADD Parametros.v(10) " "Verilog HDL Declaration error at Parametros.v(10): identifier \"OPADD\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "/home/carlos/Downloads/Lab2/TopDE_restored/Parametros.v" 10 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748808949703 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSUB Parametros.v(11) " "Verilog HDL Declaration error at Parametros.v(11): identifier \"OPSUB\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "/home/carlos/Downloads/Lab2/TopDE_restored/Parametros.v" 11 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748808949703 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSLT Parametros.v(12) " "Verilog HDL Declaration error at Parametros.v(12): identifier \"OPSLT\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "/home/carlos/Downloads/Lab2/TopDE_restored/Parametros.v" 12 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748808949703 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSLTU Parametros.v(13) " "Verilog HDL Declaration error at Parametros.v(13): identifier \"OPSLTU\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "/home/carlos/Downloads/Lab2/TopDE_restored/Parametros.v" 13 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748808949703 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSLL Parametros.v(14) " "Verilog HDL Declaration error at Parametros.v(14): identifier \"OPSLL\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "/home/carlos/Downloads/Lab2/TopDE_restored/Parametros.v" 14 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748808949703 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSRL Parametros.v(15) " "Verilog HDL Declaration error at Parametros.v(15): identifier \"OPSRL\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "/home/carlos/Downloads/Lab2/TopDE_restored/Parametros.v" 15 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748808949703 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSRA Parametros.v(16) " "Verilog HDL Declaration error at Parametros.v(16): identifier \"OPSRA\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "/home/carlos/Downloads/Lab2/TopDE_restored/Parametros.v" 16 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748808949703 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPLUI Parametros.v(17) " "Verilog HDL Declaration error at Parametros.v(17): identifier \"OPLUI\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "/home/carlos/Downloads/Lab2/TopDE_restored/Parametros.v" 17 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748808949703 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPMUL Parametros.v(18) " "Verilog HDL Declaration error at Parametros.v(18): identifier \"OPMUL\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "/home/carlos/Downloads/Lab2/TopDE_restored/Parametros.v" 18 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748808949703 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPMULH Parametros.v(19) " "Verilog HDL Declaration error at Parametros.v(19): identifier \"OPMULH\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "/home/carlos/Downloads/Lab2/TopDE_restored/Parametros.v" 19 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748808949703 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPMULHU Parametros.v(20) " "Verilog HDL Declaration error at Parametros.v(20): identifier \"OPMULHU\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "/home/carlos/Downloads/Lab2/TopDE_restored/Parametros.v" 20 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748808949703 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPMULHSU Parametros.v(21) " "Verilog HDL Declaration error at Parametros.v(21): identifier \"OPMULHSU\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "/home/carlos/Downloads/Lab2/TopDE_restored/Parametros.v" 21 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748808949703 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPDIV Parametros.v(22) " "Verilog HDL Declaration error at Parametros.v(22): identifier \"OPDIV\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "/home/carlos/Downloads/Lab2/TopDE_restored/Parametros.v" 22 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748808949703 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPDIVU Parametros.v(23) " "Verilog HDL Declaration error at Parametros.v(23): identifier \"OPDIVU\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "/home/carlos/Downloads/Lab2/TopDE_restored/Parametros.v" 23 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748808949703 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPREM Parametros.v(24) " "Verilog HDL Declaration error at Parametros.v(24): identifier \"OPREM\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "/home/carlos/Downloads/Lab2/TopDE_restored/Parametros.v" 24 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748808949703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Multiciclo.v 0 0 " "Found 0 design units, including 0 entities, in source file Multiciclo.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748808949704 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "ZERO Parametros.v(6) " "Verilog HDL Declaration error at Parametros.v(6): identifier \"ZERO\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "/home/carlos/Downloads/Lab2/TopDE_restored/Parametros.v" 6 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748808949704 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPAND Parametros.v(7) " "Verilog HDL Declaration error at Parametros.v(7): identifier \"OPAND\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "/home/carlos/Downloads/Lab2/TopDE_restored/Parametros.v" 7 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748808949704 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPOR Parametros.v(8) " "Verilog HDL Declaration error at Parametros.v(8): identifier \"OPOR\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "/home/carlos/Downloads/Lab2/TopDE_restored/Parametros.v" 8 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748808949704 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPXOR Parametros.v(9) " "Verilog HDL Declaration error at Parametros.v(9): identifier \"OPXOR\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "/home/carlos/Downloads/Lab2/TopDE_restored/Parametros.v" 9 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748808949704 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPADD Parametros.v(10) " "Verilog HDL Declaration error at Parametros.v(10): identifier \"OPADD\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "/home/carlos/Downloads/Lab2/TopDE_restored/Parametros.v" 10 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748808949704 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSUB Parametros.v(11) " "Verilog HDL Declaration error at Parametros.v(11): identifier \"OPSUB\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "/home/carlos/Downloads/Lab2/TopDE_restored/Parametros.v" 11 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748808949704 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSLT Parametros.v(12) " "Verilog HDL Declaration error at Parametros.v(12): identifier \"OPSLT\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "/home/carlos/Downloads/Lab2/TopDE_restored/Parametros.v" 12 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748808949704 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSLTU Parametros.v(13) " "Verilog HDL Declaration error at Parametros.v(13): identifier \"OPSLTU\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "/home/carlos/Downloads/Lab2/TopDE_restored/Parametros.v" 13 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748808949704 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSLL Parametros.v(14) " "Verilog HDL Declaration error at Parametros.v(14): identifier \"OPSLL\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "/home/carlos/Downloads/Lab2/TopDE_restored/Parametros.v" 14 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748808949704 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSRL Parametros.v(15) " "Verilog HDL Declaration error at Parametros.v(15): identifier \"OPSRL\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "/home/carlos/Downloads/Lab2/TopDE_restored/Parametros.v" 15 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748808949705 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSRA Parametros.v(16) " "Verilog HDL Declaration error at Parametros.v(16): identifier \"OPSRA\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "/home/carlos/Downloads/Lab2/TopDE_restored/Parametros.v" 16 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748808949705 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPLUI Parametros.v(17) " "Verilog HDL Declaration error at Parametros.v(17): identifier \"OPLUI\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "/home/carlos/Downloads/Lab2/TopDE_restored/Parametros.v" 17 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748808949705 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPMUL Parametros.v(18) " "Verilog HDL Declaration error at Parametros.v(18): identifier \"OPMUL\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "/home/carlos/Downloads/Lab2/TopDE_restored/Parametros.v" 18 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748808949705 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPMULH Parametros.v(19) " "Verilog HDL Declaration error at Parametros.v(19): identifier \"OPMULH\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "/home/carlos/Downloads/Lab2/TopDE_restored/Parametros.v" 19 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748808949705 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPMULHU Parametros.v(20) " "Verilog HDL Declaration error at Parametros.v(20): identifier \"OPMULHU\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "/home/carlos/Downloads/Lab2/TopDE_restored/Parametros.v" 20 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748808949705 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPMULHSU Parametros.v(21) " "Verilog HDL Declaration error at Parametros.v(21): identifier \"OPMULHSU\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "/home/carlos/Downloads/Lab2/TopDE_restored/Parametros.v" 21 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748808949705 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPDIV Parametros.v(22) " "Verilog HDL Declaration error at Parametros.v(22): identifier \"OPDIV\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "/home/carlos/Downloads/Lab2/TopDE_restored/Parametros.v" 22 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748808949705 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPDIVU Parametros.v(23) " "Verilog HDL Declaration error at Parametros.v(23): identifier \"OPDIVU\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "/home/carlos/Downloads/Lab2/TopDE_restored/Parametros.v" 23 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748808949705 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPREM Parametros.v(24) " "Verilog HDL Declaration error at Parametros.v(24): identifier \"OPREM\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "/home/carlos/Downloads/Lab2/TopDE_restored/Parametros.v" 24 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748808949705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Pipeline.v 0 0 " "Found 0 design units, including 0 entities, in source file Pipeline.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748808949705 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "ZERO Parametros.v(6) " "Verilog HDL Declaration error at Parametros.v(6): identifier \"ZERO\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "/home/carlos/Downloads/Lab2/TopDE_restored/Parametros.v" 6 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748808949706 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPAND Parametros.v(7) " "Verilog HDL Declaration error at Parametros.v(7): identifier \"OPAND\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "/home/carlos/Downloads/Lab2/TopDE_restored/Parametros.v" 7 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748808949706 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPOR Parametros.v(8) " "Verilog HDL Declaration error at Parametros.v(8): identifier \"OPOR\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "/home/carlos/Downloads/Lab2/TopDE_restored/Parametros.v" 8 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748808949706 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPXOR Parametros.v(9) " "Verilog HDL Declaration error at Parametros.v(9): identifier \"OPXOR\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "/home/carlos/Downloads/Lab2/TopDE_restored/Parametros.v" 9 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748808949706 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPADD Parametros.v(10) " "Verilog HDL Declaration error at Parametros.v(10): identifier \"OPADD\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "/home/carlos/Downloads/Lab2/TopDE_restored/Parametros.v" 10 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748808949706 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSUB Parametros.v(11) " "Verilog HDL Declaration error at Parametros.v(11): identifier \"OPSUB\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "/home/carlos/Downloads/Lab2/TopDE_restored/Parametros.v" 11 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748808949706 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSLT Parametros.v(12) " "Verilog HDL Declaration error at Parametros.v(12): identifier \"OPSLT\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "/home/carlos/Downloads/Lab2/TopDE_restored/Parametros.v" 12 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748808949706 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSLTU Parametros.v(13) " "Verilog HDL Declaration error at Parametros.v(13): identifier \"OPSLTU\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "/home/carlos/Downloads/Lab2/TopDE_restored/Parametros.v" 13 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748808949706 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSLL Parametros.v(14) " "Verilog HDL Declaration error at Parametros.v(14): identifier \"OPSLL\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "/home/carlos/Downloads/Lab2/TopDE_restored/Parametros.v" 14 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748808949706 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSRL Parametros.v(15) " "Verilog HDL Declaration error at Parametros.v(15): identifier \"OPSRL\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "/home/carlos/Downloads/Lab2/TopDE_restored/Parametros.v" 15 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748808949706 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSRA Parametros.v(16) " "Verilog HDL Declaration error at Parametros.v(16): identifier \"OPSRA\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "/home/carlos/Downloads/Lab2/TopDE_restored/Parametros.v" 16 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748808949706 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPLUI Parametros.v(17) " "Verilog HDL Declaration error at Parametros.v(17): identifier \"OPLUI\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "/home/carlos/Downloads/Lab2/TopDE_restored/Parametros.v" 17 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748808949706 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPMUL Parametros.v(18) " "Verilog HDL Declaration error at Parametros.v(18): identifier \"OPMUL\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "/home/carlos/Downloads/Lab2/TopDE_restored/Parametros.v" 18 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748808949706 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPMULH Parametros.v(19) " "Verilog HDL Declaration error at Parametros.v(19): identifier \"OPMULH\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "/home/carlos/Downloads/Lab2/TopDE_restored/Parametros.v" 19 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748808949706 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPMULHU Parametros.v(20) " "Verilog HDL Declaration error at Parametros.v(20): identifier \"OPMULHU\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "/home/carlos/Downloads/Lab2/TopDE_restored/Parametros.v" 20 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748808949706 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPMULHSU Parametros.v(21) " "Verilog HDL Declaration error at Parametros.v(21): identifier \"OPMULHSU\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "/home/carlos/Downloads/Lab2/TopDE_restored/Parametros.v" 21 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748808949706 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPDIV Parametros.v(22) " "Verilog HDL Declaration error at Parametros.v(22): identifier \"OPDIV\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "/home/carlos/Downloads/Lab2/TopDE_restored/Parametros.v" 22 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748808949706 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPDIVU Parametros.v(23) " "Verilog HDL Declaration error at Parametros.v(23): identifier \"OPDIVU\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "/home/carlos/Downloads/Lab2/TopDE_restored/Parametros.v" 23 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748808949706 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPREM Parametros.v(24) " "Verilog HDL Declaration error at Parametros.v(24): identifier \"OPREM\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "/home/carlos/Downloads/Lab2/TopDE_restored/Parametros.v" 24 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748808949706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.v 0 0 " "Found 0 design units, including 0 entities, in source file ALU.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748808949707 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "ZERO Parametros.v(6) " "Verilog HDL Declaration error at Parametros.v(6): identifier \"ZERO\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "/home/carlos/Downloads/Lab2/TopDE_restored/Parametros.v" 6 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748808949707 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPAND Parametros.v(7) " "Verilog HDL Declaration error at Parametros.v(7): identifier \"OPAND\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "/home/carlos/Downloads/Lab2/TopDE_restored/Parametros.v" 7 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748808949707 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPOR Parametros.v(8) " "Verilog HDL Declaration error at Parametros.v(8): identifier \"OPOR\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "/home/carlos/Downloads/Lab2/TopDE_restored/Parametros.v" 8 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748808949707 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPXOR Parametros.v(9) " "Verilog HDL Declaration error at Parametros.v(9): identifier \"OPXOR\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "/home/carlos/Downloads/Lab2/TopDE_restored/Parametros.v" 9 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748808949707 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPADD Parametros.v(10) " "Verilog HDL Declaration error at Parametros.v(10): identifier \"OPADD\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "/home/carlos/Downloads/Lab2/TopDE_restored/Parametros.v" 10 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748808949707 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSUB Parametros.v(11) " "Verilog HDL Declaration error at Parametros.v(11): identifier \"OPSUB\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "/home/carlos/Downloads/Lab2/TopDE_restored/Parametros.v" 11 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748808949707 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSLT Parametros.v(12) " "Verilog HDL Declaration error at Parametros.v(12): identifier \"OPSLT\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "/home/carlos/Downloads/Lab2/TopDE_restored/Parametros.v" 12 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748808949707 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSLTU Parametros.v(13) " "Verilog HDL Declaration error at Parametros.v(13): identifier \"OPSLTU\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "/home/carlos/Downloads/Lab2/TopDE_restored/Parametros.v" 13 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748808949707 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSLL Parametros.v(14) " "Verilog HDL Declaration error at Parametros.v(14): identifier \"OPSLL\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "/home/carlos/Downloads/Lab2/TopDE_restored/Parametros.v" 14 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748808949707 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSRL Parametros.v(15) " "Verilog HDL Declaration error at Parametros.v(15): identifier \"OPSRL\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "/home/carlos/Downloads/Lab2/TopDE_restored/Parametros.v" 15 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748808949707 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSRA Parametros.v(16) " "Verilog HDL Declaration error at Parametros.v(16): identifier \"OPSRA\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "/home/carlos/Downloads/Lab2/TopDE_restored/Parametros.v" 16 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748808949707 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPLUI Parametros.v(17) " "Verilog HDL Declaration error at Parametros.v(17): identifier \"OPLUI\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "/home/carlos/Downloads/Lab2/TopDE_restored/Parametros.v" 17 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748808949707 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPMUL Parametros.v(18) " "Verilog HDL Declaration error at Parametros.v(18): identifier \"OPMUL\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "/home/carlos/Downloads/Lab2/TopDE_restored/Parametros.v" 18 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748808949707 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPMULH Parametros.v(19) " "Verilog HDL Declaration error at Parametros.v(19): identifier \"OPMULH\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "/home/carlos/Downloads/Lab2/TopDE_restored/Parametros.v" 19 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748808949707 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPMULHU Parametros.v(20) " "Verilog HDL Declaration error at Parametros.v(20): identifier \"OPMULHU\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "/home/carlos/Downloads/Lab2/TopDE_restored/Parametros.v" 20 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748808949707 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPMULHSU Parametros.v(21) " "Verilog HDL Declaration error at Parametros.v(21): identifier \"OPMULHSU\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "/home/carlos/Downloads/Lab2/TopDE_restored/Parametros.v" 21 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748808949707 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPDIV Parametros.v(22) " "Verilog HDL Declaration error at Parametros.v(22): identifier \"OPDIV\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "/home/carlos/Downloads/Lab2/TopDE_restored/Parametros.v" 22 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748808949707 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPDIVU Parametros.v(23) " "Verilog HDL Declaration error at Parametros.v(23): identifier \"OPDIVU\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "/home/carlos/Downloads/Lab2/TopDE_restored/Parametros.v" 23 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748808949707 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPREM Parametros.v(24) " "Verilog HDL Declaration error at Parametros.v(24): identifier \"OPREM\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "/home/carlos/Downloads/Lab2/TopDE_restored/Parametros.v" 24 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748808949708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Registers.v 0 0 " "Found 0 design units, including 0 entities, in source file Registers.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748808949708 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "ZERO Parametros.v(6) " "Verilog HDL Declaration error at Parametros.v(6): identifier \"ZERO\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "/home/carlos/Downloads/Lab2/TopDE_restored/Parametros.v" 6 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748808949708 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPAND Parametros.v(7) " "Verilog HDL Declaration error at Parametros.v(7): identifier \"OPAND\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "/home/carlos/Downloads/Lab2/TopDE_restored/Parametros.v" 7 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748808949708 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPOR Parametros.v(8) " "Verilog HDL Declaration error at Parametros.v(8): identifier \"OPOR\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "/home/carlos/Downloads/Lab2/TopDE_restored/Parametros.v" 8 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748808949708 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPXOR Parametros.v(9) " "Verilog HDL Declaration error at Parametros.v(9): identifier \"OPXOR\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "/home/carlos/Downloads/Lab2/TopDE_restored/Parametros.v" 9 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748808949708 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPADD Parametros.v(10) " "Verilog HDL Declaration error at Parametros.v(10): identifier \"OPADD\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "/home/carlos/Downloads/Lab2/TopDE_restored/Parametros.v" 10 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748808949708 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSUB Parametros.v(11) " "Verilog HDL Declaration error at Parametros.v(11): identifier \"OPSUB\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "/home/carlos/Downloads/Lab2/TopDE_restored/Parametros.v" 11 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748808949708 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSLT Parametros.v(12) " "Verilog HDL Declaration error at Parametros.v(12): identifier \"OPSLT\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "/home/carlos/Downloads/Lab2/TopDE_restored/Parametros.v" 12 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748808949709 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSLTU Parametros.v(13) " "Verilog HDL Declaration error at Parametros.v(13): identifier \"OPSLTU\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "/home/carlos/Downloads/Lab2/TopDE_restored/Parametros.v" 13 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748808949709 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSLL Parametros.v(14) " "Verilog HDL Declaration error at Parametros.v(14): identifier \"OPSLL\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "/home/carlos/Downloads/Lab2/TopDE_restored/Parametros.v" 14 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748808949709 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSRL Parametros.v(15) " "Verilog HDL Declaration error at Parametros.v(15): identifier \"OPSRL\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "/home/carlos/Downloads/Lab2/TopDE_restored/Parametros.v" 15 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748808949709 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSRA Parametros.v(16) " "Verilog HDL Declaration error at Parametros.v(16): identifier \"OPSRA\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "/home/carlos/Downloads/Lab2/TopDE_restored/Parametros.v" 16 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748808949709 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPLUI Parametros.v(17) " "Verilog HDL Declaration error at Parametros.v(17): identifier \"OPLUI\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "/home/carlos/Downloads/Lab2/TopDE_restored/Parametros.v" 17 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748808949709 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPMUL Parametros.v(18) " "Verilog HDL Declaration error at Parametros.v(18): identifier \"OPMUL\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "/home/carlos/Downloads/Lab2/TopDE_restored/Parametros.v" 18 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748808949709 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPMULH Parametros.v(19) " "Verilog HDL Declaration error at Parametros.v(19): identifier \"OPMULH\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "/home/carlos/Downloads/Lab2/TopDE_restored/Parametros.v" 19 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748808949709 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPMULHU Parametros.v(20) " "Verilog HDL Declaration error at Parametros.v(20): identifier \"OPMULHU\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "/home/carlos/Downloads/Lab2/TopDE_restored/Parametros.v" 20 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748808949709 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPMULHSU Parametros.v(21) " "Verilog HDL Declaration error at Parametros.v(21): identifier \"OPMULHSU\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "/home/carlos/Downloads/Lab2/TopDE_restored/Parametros.v" 21 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748808949709 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPDIV Parametros.v(22) " "Verilog HDL Declaration error at Parametros.v(22): identifier \"OPDIV\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "/home/carlos/Downloads/Lab2/TopDE_restored/Parametros.v" 22 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748808949709 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPDIVU Parametros.v(23) " "Verilog HDL Declaration error at Parametros.v(23): identifier \"OPDIVU\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "/home/carlos/Downloads/Lab2/TopDE_restored/Parametros.v" 23 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748808949709 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPREM Parametros.v(24) " "Verilog HDL Declaration error at Parametros.v(24): identifier \"OPREM\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "/home/carlos/Downloads/Lab2/TopDE_restored/Parametros.v" 24 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748808949709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ImmGen.v 0 0 " "Found 0 design units, including 0 entities, in source file ImmGen.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748808949709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ramI.v 1 1 " "Found 1 design units, including 1 entities, in source file ramI.v" { { "Info" "ISGN_ENTITY_NAME" "1 ramI " "Found entity 1: ramI" {  } { { "ramI.v" "" { Text "/home/carlos/Downloads/Lab2/TopDE_restored/ramI.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748808949712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748808949712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ramD.v 1 1 " "Found 1 design units, including 1 entities, in source file ramD.v" { { "Info" "ISGN_ENTITY_NAME" "1 ramD " "Found entity 1: ramD" {  } { { "ramD.v" "" { Text "/home/carlos/Downloads/Lab2/TopDE_restored/ramD.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748808949714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748808949714 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "ZERO Parametros.v(6) " "Verilog HDL Declaration error at Parametros.v(6): identifier \"ZERO\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "/home/carlos/Downloads/Lab2/TopDE_restored/Parametros.v" 6 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748808949714 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPAND Parametros.v(7) " "Verilog HDL Declaration error at Parametros.v(7): identifier \"OPAND\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "/home/carlos/Downloads/Lab2/TopDE_restored/Parametros.v" 7 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748808949714 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPOR Parametros.v(8) " "Verilog HDL Declaration error at Parametros.v(8): identifier \"OPOR\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "/home/carlos/Downloads/Lab2/TopDE_restored/Parametros.v" 8 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748808949714 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPXOR Parametros.v(9) " "Verilog HDL Declaration error at Parametros.v(9): identifier \"OPXOR\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "/home/carlos/Downloads/Lab2/TopDE_restored/Parametros.v" 9 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748808949714 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPADD Parametros.v(10) " "Verilog HDL Declaration error at Parametros.v(10): identifier \"OPADD\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "/home/carlos/Downloads/Lab2/TopDE_restored/Parametros.v" 10 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748808949714 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSUB Parametros.v(11) " "Verilog HDL Declaration error at Parametros.v(11): identifier \"OPSUB\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "/home/carlos/Downloads/Lab2/TopDE_restored/Parametros.v" 11 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748808949714 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSLT Parametros.v(12) " "Verilog HDL Declaration error at Parametros.v(12): identifier \"OPSLT\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "/home/carlos/Downloads/Lab2/TopDE_restored/Parametros.v" 12 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748808949714 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSLTU Parametros.v(13) " "Verilog HDL Declaration error at Parametros.v(13): identifier \"OPSLTU\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "/home/carlos/Downloads/Lab2/TopDE_restored/Parametros.v" 13 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748808949714 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSLL Parametros.v(14) " "Verilog HDL Declaration error at Parametros.v(14): identifier \"OPSLL\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "/home/carlos/Downloads/Lab2/TopDE_restored/Parametros.v" 14 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748808949714 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSRL Parametros.v(15) " "Verilog HDL Declaration error at Parametros.v(15): identifier \"OPSRL\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "/home/carlos/Downloads/Lab2/TopDE_restored/Parametros.v" 15 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748808949714 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSRA Parametros.v(16) " "Verilog HDL Declaration error at Parametros.v(16): identifier \"OPSRA\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "/home/carlos/Downloads/Lab2/TopDE_restored/Parametros.v" 16 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748808949714 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPLUI Parametros.v(17) " "Verilog HDL Declaration error at Parametros.v(17): identifier \"OPLUI\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "/home/carlos/Downloads/Lab2/TopDE_restored/Parametros.v" 17 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748808949714 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPMUL Parametros.v(18) " "Verilog HDL Declaration error at Parametros.v(18): identifier \"OPMUL\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "/home/carlos/Downloads/Lab2/TopDE_restored/Parametros.v" 18 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748808949714 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPMULH Parametros.v(19) " "Verilog HDL Declaration error at Parametros.v(19): identifier \"OPMULH\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "/home/carlos/Downloads/Lab2/TopDE_restored/Parametros.v" 19 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748808949714 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPMULHU Parametros.v(20) " "Verilog HDL Declaration error at Parametros.v(20): identifier \"OPMULHU\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "/home/carlos/Downloads/Lab2/TopDE_restored/Parametros.v" 20 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748808949714 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPMULHSU Parametros.v(21) " "Verilog HDL Declaration error at Parametros.v(21): identifier \"OPMULHSU\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "/home/carlos/Downloads/Lab2/TopDE_restored/Parametros.v" 21 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748808949715 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPDIV Parametros.v(22) " "Verilog HDL Declaration error at Parametros.v(22): identifier \"OPDIV\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "/home/carlos/Downloads/Lab2/TopDE_restored/Parametros.v" 22 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748808949715 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPDIVU Parametros.v(23) " "Verilog HDL Declaration error at Parametros.v(23): identifier \"OPDIVU\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "/home/carlos/Downloads/Lab2/TopDE_restored/Parametros.v" 23 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748808949715 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPREM Parametros.v(24) " "Verilog HDL Declaration error at Parametros.v(24): identifier \"OPREM\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "/home/carlos/Downloads/Lab2/TopDE_restored/Parametros.v" 24 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748808949715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Control.v 0 0 " "Found 0 design units, including 0 entities, in source file Control.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748808949715 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "ZERO Parametros.v(6) " "Verilog HDL Declaration error at Parametros.v(6): identifier \"ZERO\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "/home/carlos/Downloads/Lab2/TopDE_restored/Parametros.v" 6 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748808949715 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPAND Parametros.v(7) " "Verilog HDL Declaration error at Parametros.v(7): identifier \"OPAND\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "/home/carlos/Downloads/Lab2/TopDE_restored/Parametros.v" 7 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748808949715 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPOR Parametros.v(8) " "Verilog HDL Declaration error at Parametros.v(8): identifier \"OPOR\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "/home/carlos/Downloads/Lab2/TopDE_restored/Parametros.v" 8 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748808949715 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPXOR Parametros.v(9) " "Verilog HDL Declaration error at Parametros.v(9): identifier \"OPXOR\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "/home/carlos/Downloads/Lab2/TopDE_restored/Parametros.v" 9 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748808949715 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPADD Parametros.v(10) " "Verilog HDL Declaration error at Parametros.v(10): identifier \"OPADD\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "/home/carlos/Downloads/Lab2/TopDE_restored/Parametros.v" 10 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748808949715 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSUB Parametros.v(11) " "Verilog HDL Declaration error at Parametros.v(11): identifier \"OPSUB\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "/home/carlos/Downloads/Lab2/TopDE_restored/Parametros.v" 11 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748808949715 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSLT Parametros.v(12) " "Verilog HDL Declaration error at Parametros.v(12): identifier \"OPSLT\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "/home/carlos/Downloads/Lab2/TopDE_restored/Parametros.v" 12 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748808949716 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSLTU Parametros.v(13) " "Verilog HDL Declaration error at Parametros.v(13): identifier \"OPSLTU\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "/home/carlos/Downloads/Lab2/TopDE_restored/Parametros.v" 13 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748808949716 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSLL Parametros.v(14) " "Verilog HDL Declaration error at Parametros.v(14): identifier \"OPSLL\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "/home/carlos/Downloads/Lab2/TopDE_restored/Parametros.v" 14 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748808949716 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSRL Parametros.v(15) " "Verilog HDL Declaration error at Parametros.v(15): identifier \"OPSRL\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "/home/carlos/Downloads/Lab2/TopDE_restored/Parametros.v" 15 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748808949716 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSRA Parametros.v(16) " "Verilog HDL Declaration error at Parametros.v(16): identifier \"OPSRA\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "/home/carlos/Downloads/Lab2/TopDE_restored/Parametros.v" 16 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748808949716 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPLUI Parametros.v(17) " "Verilog HDL Declaration error at Parametros.v(17): identifier \"OPLUI\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "/home/carlos/Downloads/Lab2/TopDE_restored/Parametros.v" 17 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748808949716 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPMUL Parametros.v(18) " "Verilog HDL Declaration error at Parametros.v(18): identifier \"OPMUL\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "/home/carlos/Downloads/Lab2/TopDE_restored/Parametros.v" 18 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748808949716 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPMULH Parametros.v(19) " "Verilog HDL Declaration error at Parametros.v(19): identifier \"OPMULH\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "/home/carlos/Downloads/Lab2/TopDE_restored/Parametros.v" 19 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748808949716 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPMULHU Parametros.v(20) " "Verilog HDL Declaration error at Parametros.v(20): identifier \"OPMULHU\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "/home/carlos/Downloads/Lab2/TopDE_restored/Parametros.v" 20 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748808949716 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPMULHSU Parametros.v(21) " "Verilog HDL Declaration error at Parametros.v(21): identifier \"OPMULHSU\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "/home/carlos/Downloads/Lab2/TopDE_restored/Parametros.v" 21 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748808949716 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPDIV Parametros.v(22) " "Verilog HDL Declaration error at Parametros.v(22): identifier \"OPDIV\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "/home/carlos/Downloads/Lab2/TopDE_restored/Parametros.v" 22 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748808949716 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPDIVU Parametros.v(23) " "Verilog HDL Declaration error at Parametros.v(23): identifier \"OPDIVU\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "/home/carlos/Downloads/Lab2/TopDE_restored/Parametros.v" 23 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748808949716 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPREM Parametros.v(24) " "Verilog HDL Declaration error at Parametros.v(24): identifier \"OPREM\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "/home/carlos/Downloads/Lab2/TopDE_restored/Parametros.v" 24 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748808949716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ControlALU.v 0 0 " "Found 0 design units, including 0 entities, in source file ControlALU.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748808949716 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 177 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 177 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "400 " "Peak virtual memory: 400 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1748808949791 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Jun  1 17:15:49 2025 " "Processing ended: Sun Jun  1 17:15:49 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1748808949791 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1748808949791 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1748808949791 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1748808949791 ""}
