

================================================================
== Vitis HLS Report for 'preProcessing'
================================================================
* Date:           Wed Jun  7 23:11:29 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        chls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  11.00 ns|  5.348 ns|     2.97 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |           Loop Name           |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- LOOP_SHA256_GENENERATE_MAIN  |        ?|        ?|    7 ~ 29|          -|          -|     ?|        no|
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 9 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.83>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%b_loc = alloca i64 1"   --->   Operation 10 'alloca' 'b_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%b_4_loc = alloca i64 1"   --->   Operation 11 'alloca' 'b_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%b_5_loc = alloca i64 1"   --->   Operation 12 'alloca' 'b_5_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%b_6_loc = alloca i64 1"   --->   Operation 13 'alloca' 'b_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%b_7_loc = alloca i64 1"   --->   Operation 14 'alloca' 'b_7_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%b_8_loc = alloca i64 1"   --->   Operation 15 'alloca' 'b_8_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%b_9_loc = alloca i64 1"   --->   Operation 16 'alloca' 'b_9_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%b_10_loc = alloca i64 1"   --->   Operation 17 'alloca' 'b_10_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%b_11_loc = alloca i64 1"   --->   Operation 18 'alloca' 'b_11_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%b_12_loc = alloca i64 1"   --->   Operation 19 'alloca' 'b_12_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%b_13_loc = alloca i64 1"   --->   Operation 20 'alloca' 'b_13_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%b_14_loc = alloca i64 1"   --->   Operation 21 'alloca' 'b_14_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%b_15_loc = alloca i64 1"   --->   Operation 22 'alloca' 'b_15_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%b_16_loc = alloca i64 1"   --->   Operation 23 'alloca' 'b_16_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%b_17_loc = alloca i64 1"   --->   Operation 24 'alloca' 'b_17_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%b_18_loc = alloca i64 1"   --->   Operation 25 'alloca' 'b_18_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i1 %end_nblk_strm, i64 666, i64 9, i64 18446744073709551615"   --->   Operation 26 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %nblk_strm, i64 666, i64 9, i64 18446744073709551615"   --->   Operation 27 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %blk_strm, i64 666, i64 9, i64 18446744073709551615"   --->   Operation 28 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %end_nblk_strm, void @empty_5, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_25, void @empty_25, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_25, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %nblk_strm, void @empty_5, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_25, void @empty_25, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_25, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %blk_strm, void @empty_5, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_25, void @empty_25, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_25, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %end_len_strm, void @empty_5, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_25, void @empty_25, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_25, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %len_strm, void @empty_5, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_25, void @empty_25, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_25, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %msg_strm, void @empty_5, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_25, void @empty_25, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_25, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (1.83ns)   --->   "%end_flag = read i1 @_ssdm_op_Read.ap_fifo.volatile.i1P0A, i1 %end_len_strm" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:292]   --->   Operation 35 'read' 'end_flag' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 1> <FIFO>
ST_1 : Operation 36 [1/1] (0.42ns)   --->   "%br_ln292 = br void %for.cond" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:292]   --->   Operation 36 'br' 'br_ln292' <Predicate = true> <Delay = 0.42>

State 2 <SV = 1> <Delay = 5.34>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%end_flag_3 = phi i1 %end_flag, void %entry, i1 %end_flag_4, void %for.inc465"   --->   Operation 37 'phi' 'end_flag_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln292 = br i1 %end_flag_3, void %LOOP_SHA256_GEN_FULL_BLKS, void %for.end467" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:292]   --->   Operation 38 'br' 'br_ln292' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (1.83ns)   --->   "%len = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %len_strm" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:294]   --->   Operation 39 'read' 'len' <Predicate = (!end_flag_3)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 1> <FIFO>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%left = trunc i64 %len" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:294]   --->   Operation 40 'trunc' 'left' <Predicate = (!end_flag_3)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln485 = trunc i64 %len" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:485]   --->   Operation 41 'trunc' 'trunc_ln485' <Predicate = (!end_flag_3)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %len, i32 6, i32 63" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:299]   --->   Operation 42 'partselect' 'trunc_ln' <Predicate = (!end_flag_3)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node blk_num)   --->   "%zext_ln299 = zext i58 %trunc_ln" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:299]   --->   Operation 43 'zext' 'zext_ln299' <Predicate = (!end_flag_3)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln299 = trunc i64 %len" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:299]   --->   Operation 44 'trunc' 'trunc_ln299' <Predicate = (!end_flag_3)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.78ns)   --->   "%icmp_ln299 = icmp_ugt  i6 %left, i6 55" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:299]   --->   Operation 45 'icmp' 'icmp_ln299' <Predicate = (!end_flag_3)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node blk_num)   --->   "%select_ln299 = select i1 %icmp_ln299, i59 2, i59 1" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:299]   --->   Operation 46 'select' 'select_ln299' <Predicate = (!end_flag_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (1.09ns) (out node of the LUT)   --->   "%blk_num = add i59 %select_ln299, i59 %zext_ln299" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:299]   --->   Operation 47 'add' 'blk_num' <Predicate = (!end_flag_3)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln299_1 = zext i59 %blk_num" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:299]   --->   Operation 48 'zext' 'zext_ln299_1' <Predicate = (!end_flag_3)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (1.63ns)   --->   "%write_ln301 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %nblk_strm, i64 %zext_ln299_1" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:301]   --->   Operation 49 'write' 'write_ln301' <Predicate = (!end_flag_3)> <Delay = 1.63> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 32> <FIFO>
ST_2 : Operation 50 [1/1] (1.63ns)   --->   "%write_ln302 = write void @_ssdm_op_Write.ap_fifo.volatile.i1P0A, i1 %end_nblk_strm, i1 0" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:302]   --->   Operation 50 'write' 'write_ln302' <Predicate = (!end_flag_3)> <Delay = 1.63> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 32> <FIFO>
ST_2 : Operation 51 [1/1] (1.63ns)   --->   "%write_ln494 = write void @_ssdm_op_Write.ap_fifo.volatile.i1P0A, i1 %end_nblk_strm, i1 1" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:494]   --->   Operation 51 'write' 'write_ln494' <Predicate = (end_flag_3)> <Delay = 1.63> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 32> <FIFO>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%ret_ln496 = ret" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:496]   --->   Operation 52 'ret' 'ret_ln496' <Predicate = (end_flag_3)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 53 'wait' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [2/2] (0.00ns)   --->   "%call_ln299 = call void @preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS, i58 %trunc_ln, i64 %msg_strm, i512 %blk_strm" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:299]   --->   Operation 54 'call' 'call_ln299' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 55 [1/2] (0.00ns)   --->   "%call_ln299 = call void @preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS, i58 %trunc_ln, i64 %msg_strm, i512 %blk_strm" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:299]   --->   Operation 55 'call' 'call_ln299' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 3.83>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%specloopname_ln292 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:292]   --->   Operation 56 'specloopname' 'specloopname_ln292' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%empty_92 = wait i32 @_ssdm_op_Wait"   --->   Operation 57 'wait' 'empty_92' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.78ns)   --->   "%icmp_ln343 = icmp_eq  i6 %left, i6 0" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:343]   --->   Operation 58 'icmp' 'icmp_ln343' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln343 = br i1 %icmp_ln343, void %LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE, void %for.inc90" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:343]   --->   Operation 59 'br' 'br_ln343' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.78ns)   --->   "%cmp116 = icmp_ult  i6 %left, i6 56" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:294]   --->   Operation 60 'icmp' 'cmp116' <Predicate = (!icmp_ln343)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_23 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %len, i32 29, i32 60" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:365]   --->   Operation 61 'partselect' 'tmp_23' <Predicate = (icmp_ln343)> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i29.i3.i32.i448, i29 %trunc_ln485, i3 0, i32 %tmp_23, i448 0" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:365]   --->   Operation 62 'bitconcatenate' 'or_ln' <Predicate = (icmp_ln343)> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%or_ln365 = or i512 %or_ln, i512 2147483648" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:365]   --->   Operation 63 'or' 'or_ln365' <Predicate = (icmp_ln343)> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_24 = partselect i480 @_ssdm_op_PartSelect.i480.i512.i32.i32, i512 %or_ln365, i32 32, i32 511" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:365]   --->   Operation 64 'partselect' 'tmp_24' <Predicate = (icmp_ln343)> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%or_ln365_s = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i480.i32, i480 %tmp_24, i32 0" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:365]   --->   Operation 65 'bitconcatenate' 'or_ln365_s' <Predicate = (icmp_ln343)> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%or_ln365_1 = or i512 %or_ln365_s, i512 2147483648" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:365]   --->   Operation 66 'or' 'or_ln365_1' <Predicate = (icmp_ln343)> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (3.05ns)   --->   "%write_ln365 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %blk_strm, i512 %or_ln365_1" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:365]   --->   Operation 67 'write' 'write_ln365' <Predicate = (icmp_ln343)> <Delay = 3.05> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 3.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 4097> <FIFO>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln367 = br void %for.inc465" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:367]   --->   Operation 68 'br' 'br_ln367' <Predicate = (icmp_ln343)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 1.86>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %len, i32 2" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:294]   --->   Operation 69 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (0.28ns)   --->   "%rev = xor i1 %tmp, i1 1" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:294]   --->   Operation 70 'xor' 'rev' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%trunc_ln375_1 = partselect i3 @_ssdm_op_PartSelect.i3.i64.i32.i32, i64 %len, i32 3, i32 5" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:375]   --->   Operation 71 'partselect' 'trunc_ln375_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.39ns)   --->   "%select_ln375 = select i1 %cmp116, i4 7, i4 8" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:375]   --->   Operation 72 'select' 'select_ln375' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%empty_93 = wait i32 @_ssdm_op_Wait"   --->   Operation 73 'wait' 'empty_93' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 74 [2/2] (1.46ns)   --->   "%call_ln375 = call void @preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE, i4 %select_ln375, i64 %msg_strm, i3 %trunc_ln375_1, i2 %trunc_ln299, i1 %rev, i32 %b_18_loc, i32 %b_17_loc, i32 %b_16_loc, i32 %b_15_loc, i32 %b_14_loc, i32 %b_13_loc, i32 %b_12_loc, i32 %b_11_loc, i32 %b_10_loc, i32 %b_9_loc, i32 %b_8_loc, i32 %b_7_loc, i32 %b_6_loc, i32 %b_5_loc, i32 %b_4_loc, i32 %b_loc" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:375]   --->   Operation 74 'call' 'call_ln375' <Predicate = true> <Delay = 1.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 1.22>
ST_7 : Operation 75 [1/2] (1.22ns)   --->   "%call_ln375 = call void @preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE, i4 %select_ln375, i64 %msg_strm, i3 %trunc_ln375_1, i2 %trunc_ln299, i1 %rev, i32 %b_18_loc, i32 %b_17_loc, i32 %b_16_loc, i32 %b_15_loc, i32 %b_14_loc, i32 %b_13_loc, i32 %b_12_loc, i32 %b_11_loc, i32 %b_10_loc, i32 %b_9_loc, i32 %b_8_loc, i32 %b_7_loc, i32 %b_6_loc, i32 %b_5_loc, i32 %b_4_loc, i32 %b_loc" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:375]   --->   Operation 75 'call' 'call_ln375' <Predicate = true> <Delay = 1.22> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 3.05>
ST_8 : Operation 76 [1/1] (0.00ns)   --->   "%b_18_loc_load = load i32 %b_18_loc"   --->   Operation 76 'load' 'b_18_loc_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 77 [1/1] (0.00ns)   --->   "%b_17_loc_load = load i32 %b_17_loc"   --->   Operation 77 'load' 'b_17_loc_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 78 [1/1] (0.00ns)   --->   "%b_16_loc_load = load i32 %b_16_loc"   --->   Operation 78 'load' 'b_16_loc_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 79 [1/1] (0.00ns)   --->   "%b_15_loc_load = load i32 %b_15_loc"   --->   Operation 79 'load' 'b_15_loc_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 80 [1/1] (0.00ns)   --->   "%b_14_loc_load = load i32 %b_14_loc"   --->   Operation 80 'load' 'b_14_loc_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 81 [1/1] (0.00ns)   --->   "%b_13_loc_load = load i32 %b_13_loc"   --->   Operation 81 'load' 'b_13_loc_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "%b_12_loc_load = load i32 %b_12_loc"   --->   Operation 82 'load' 'b_12_loc_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 83 [1/1] (0.00ns)   --->   "%b_11_loc_load = load i32 %b_11_loc"   --->   Operation 83 'load' 'b_11_loc_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 84 [1/1] (0.00ns)   --->   "%b_10_loc_load = load i32 %b_10_loc"   --->   Operation 84 'load' 'b_10_loc_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "%b_9_loc_load = load i32 %b_9_loc"   --->   Operation 85 'load' 'b_9_loc_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "%b_8_loc_load = load i32 %b_8_loc"   --->   Operation 86 'load' 'b_8_loc_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "%b_7_loc_load = load i32 %b_7_loc"   --->   Operation 87 'load' 'b_7_loc_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 88 [1/1] (0.00ns)   --->   "%b_6_loc_load = load i32 %b_6_loc"   --->   Operation 88 'load' 'b_6_loc_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "%b_5_loc_load = load i32 %b_5_loc"   --->   Operation 89 'load' 'b_5_loc_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "%b_4_loc_load = load i32 %b_4_loc"   --->   Operation 90 'load' 'b_4_loc_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "%b_loc_load = load i32 %b_loc"   --->   Operation 91 'load' 'b_loc_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "%empty_94 = wait i32 @_ssdm_op_Wait"   --->   Operation 92 'wait' 'empty_94' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln460 = br i1 %cmp116, void %for.inc442, void %do.end425" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:460]   --->   Operation 93 'br' 'br_ln460' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "%or_ln471_s = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %b_18_loc_load, i32 %b_17_loc_load, i32 %b_16_loc_load, i32 %b_15_loc_load, i32 %b_14_loc_load, i32 %b_13_loc_load, i32 %b_12_loc_load, i32 %b_11_loc_load, i32 %b_10_loc_load, i32 %b_9_loc_load, i32 %b_8_loc_load, i32 %b_7_loc_load, i32 %b_6_loc_load, i32 %b_5_loc_load, i32 %b_4_loc_load, i32 %b_loc_load" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:471]   --->   Operation 94 'bitconcatenate' 'or_ln471_s' <Predicate = (!cmp116)> <Delay = 0.00>
ST_8 : Operation 95 [1/1] (3.05ns)   --->   "%write_ln471 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %blk_strm, i512 %or_ln471_s" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:471]   --->   Operation 95 'write' 'write_ln471' <Predicate = (!cmp116)> <Delay = 3.05> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 3.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 4097> <FIFO>
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %len, i32 29, i32 60" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:489]   --->   Operation 96 'partselect' 'tmp_1' <Predicate = (!cmp116)> <Delay = 0.00>
ST_8 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_s = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %len, i32 29, i32 60" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:467]   --->   Operation 97 'partselect' 'tmp_s' <Predicate = (cmp116)> <Delay = 0.00>
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "%or_ln467_s = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i29.i3.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i29 %trunc_ln485, i3 0, i32 %tmp_s, i32 %b_16_loc_load, i32 %b_15_loc_load, i32 %b_14_loc_load, i32 %b_13_loc_load, i32 %b_12_loc_load, i32 %b_11_loc_load, i32 %b_10_loc_load, i32 %b_9_loc_load, i32 %b_8_loc_load, i32 %b_7_loc_load, i32 %b_6_loc_load, i32 %b_5_loc_load, i32 %b_4_loc_load, i32 %b_loc_load" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:467]   --->   Operation 98 'bitconcatenate' 'or_ln467_s' <Predicate = (cmp116)> <Delay = 0.00>
ST_8 : Operation 99 [1/1] (3.05ns)   --->   "%write_ln467 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %blk_strm, i512 %or_ln467_s" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:467]   --->   Operation 99 'write' 'write_ln467' <Predicate = (cmp116)> <Delay = 3.05> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 3.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 4097> <FIFO>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln469 = br void %if.end463" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:469]   --->   Operation 100 'br' 'br_ln469' <Predicate = (cmp116)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 3.05>
ST_9 : Operation 101 [1/1] (0.00ns)   --->   "%or_ln489_s = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i29.i3.i32.i448, i29 %trunc_ln485, i3 0, i32 %tmp_1, i448 0" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:489]   --->   Operation 101 'bitconcatenate' 'or_ln489_s' <Predicate = (!icmp_ln343 & !cmp116)> <Delay = 0.00>
ST_9 : Operation 102 [1/1] (3.05ns)   --->   "%write_ln489 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %blk_strm, i512 %or_ln489_s" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:489]   --->   Operation 102 'write' 'write_ln489' <Predicate = (!icmp_ln343 & !cmp116)> <Delay = 3.05> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 3.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 4097> <FIFO>
ST_9 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end463"   --->   Operation 103 'br' 'br_ln0' <Predicate = (!icmp_ln343 & !cmp116)> <Delay = 0.00>
ST_9 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc465"   --->   Operation 104 'br' 'br_ln0' <Predicate = (!icmp_ln343)> <Delay = 0.00>
ST_9 : Operation 105 [1/1] (1.83ns)   --->   "%end_flag_4 = read i1 @_ssdm_op_Read.ap_fifo.volatile.i1P0A, i1 %end_len_strm" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:292]   --->   Operation 105 'read' 'end_flag_4' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 1> <FIFO>
ST_9 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln292 = br void %for.cond" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:292]   --->   Operation 106 'br' 'br_ln292' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 11.000ns, clock uncertainty: 2.970ns.

 <State 1>: 1.838ns
The critical path consists of the following:
	fifo read operation ('end_flag', /home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:292) on port 'end_len_strm' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:292) [32]  (1.838 ns)

 <State 2>: 5.348ns
The critical path consists of the following:
	fifo read operation ('len', /home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:294) on port 'len_strm' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:294) [39]  (1.838 ns)
	'icmp' operation ('icmp_ln299', /home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:299) [45]  (0.781 ns)
	'select' operation ('select_ln299', /home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:299) [46]  (0.000 ns)
	'add' operation ('blk_num', /home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:299) [47]  (1.093 ns)
	fifo write operation ('write_ln301', /home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:301) on port 'nblk_strm' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:301) [49]  (1.636 ns)

 <State 3>: 0.000ns
The critical path consists of the following:

 <State 4>: 0.000ns
The critical path consists of the following:

 <State 5>: 3.833ns
The critical path consists of the following:
	'or' operation ('or_ln365', /home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:365) [99]  (0.000 ns)
	'or' operation ('or_ln365_1', /home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:365) [102]  (0.000 ns)
	fifo write operation ('write_ln365', /home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:365) on port 'blk_strm' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:365) [103]  (3.052 ns)
	blocking operation 0.781 ns on control path)

 <State 6>: 1.860ns
The critical path consists of the following:
	'select' operation ('select_ln375', /home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:375) [61]  (0.391 ns)
	'call' operation ('call_ln375', /home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:375) to 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' [63]  (1.469 ns)

 <State 7>: 1.224ns
The critical path consists of the following:
	'call' operation ('call_ln375', /home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:375) to 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' [63]  (1.224 ns)

 <State 8>: 3.052ns
The critical path consists of the following:
	'load' operation ('b_18_loc_load') on local variable 'b_18_loc' [64]  (0.000 ns)
	fifo write operation ('write_ln471', /home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:471) on port 'blk_strm' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:471) [84]  (3.052 ns)

 <State 9>: 3.052ns
The critical path consists of the following:
	fifo write operation ('write_ln489', /home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:489) on port 'blk_strm' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:489) [87]  (3.052 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
