* ******************************************************************************

* iCEcube Report

* Version:            2020.12.27943

* Build Date:         Dec  9 2020 17:31:51

* File Generated:     Jan 20 2024 18:29:54

* Purpose:            General info of design implementation

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Synthesis/Placement Summary:
----------------------------
    Status:  Successful
    Runtime: 1 seconds

Device Info:
------------
    Device Family: iCE40
    Device:        iCE40HX1K
    Package:       VQ100

Design statistics:
------------------
    FFs:                  62
    LUTs:                 101
    RAMs:                 0
    IOBs:                 7
    GBs:                  3
    PLLs:                 0
    Warm Boots:           0

Logic Resource Utilization:
---------------------------
    Total Logic Cells: 104/1280
        Combinational Logic Cells: 42       out of   1280      3.28125%
        Sequential Logic Cells:    62       out of   1280      4.84375%
        Logic Tiles:               23       out of   160       14.375%
    Registers: 
        Logic Registers:           62       out of   1280      4.84375%
        IO Registers:              0        out of   560       0
    Block RAMs:                    0        out of   16        0%
    Warm Boots:                    0        out of   1         0%
    Pins:
        Input Pins:                3        out of   72        4.16667%
        Output Pins:               4        out of   72        5.55556%
        InOut Pins:                0        out of   72        0%
    Global Buffers:                3        out of   8         37.5%
    PLLs:                          0        out of   0       

IO Bank Utilization:
--------------------
    Bank 3: 1        out of   18        5.55556%
    Bank 1: 6        out of   19        31.5789%
    Bank 0: 0        out of   19        0%
    Bank 2: 0        out of   16        0%

Detailed I/O Info:
------------------
    Input Pins: 
    Pin Number  Direction  IO Standard  Pull Up  IO Bank  IO Function    Signal Name 
    ----------  ---------  -----------  -------  -------  -----------    ----------- 
    15          Input      SB_LVCMOS    No       3        Simple Input   i_Clk       
    51          Input      SB_LVCMOS    No       1        Simple Input   i_Switch_2  
    53          Input      SB_LVCMOS    No       1        Simple Input   i_Switch_1  

    Output Pins: 
    Pin Number  Direction  IO Standard  Pull Up  IO Bank  IO Function    Signal Name 
    ----------  ---------  -----------  -------  -------  -----------    ----------- 
    56          Output     SB_LVCMOS    No       1        Simple Output  o_LED_1     
    57          Output     SB_LVCMOS    No       1        Simple Output  o_LED_2     
    59          Output     SB_LVCMOS    No       1        Simple Output  o_LED_3     
    60          Output     SB_LVCMOS    No       1        Simple Output  o_LED_4     

Detailed Global Buffer Info:
----------------------------
    Buffer Number  IO Bank  Driven By  Fanout  Signal Name                 
    -------------  -------  ---------  ------  -----------                 
    1              3        IO         62      i_Clk_c_g                   
    4              0                   18      Debounce_Sw2.N_9_g          
    6              3                   18      Debounce_Sw1.r_count15_i_g  


Router Summary:
---------------
    Status:  Successful
    Runtime: 4 seconds

Routing Resource Utilization:
-----------------------------
              Local line of tile      692 out of  28666      2.41401%
                          Span 4       30 out of   6944      0.432028%
                         Span 12        7 out of   1440      0.486111%
                  Global network        3 out of      8      37.5%
      Vertical Inter-LUT Connect       12 out of   1120      1.07143%

