// Seed: 885463089
module module_0 (
    output uwire id_0,
    input supply0 id_1,
    output tri1 id_2,
    output supply1 id_3,
    input tri id_4,
    output supply1 id_5,
    output tri1 id_6,
    output wire id_7
    , id_32,
    input supply0 id_8
    , id_33,
    output wor id_9,
    input wire id_10,
    input tri0 id_11,
    output tri1 id_12,
    output tri1 id_13,
    input supply0 id_14,
    output wire id_15,
    input wand id_16,
    output wand module_0,
    input wor id_18,
    output tri1 id_19,
    output uwire id_20,
    output tri1 id_21,
    output uwire id_22
    , id_34,
    input uwire id_23,
    input tri id_24,
    input supply0 id_25,
    output wand id_26,
    output wire id_27,
    input wor id_28,
    input wand id_29,
    input supply1 id_30
    , id_35
);
  assign id_9 = id_35;
  wire id_36 = id_16;
endmodule
module module_1 #(
    parameter id_4 = 32'd39
) (
    input wand id_0,
    input tri1 id_1,
    input wor id_2,
    input supply0 id_3,
    input wire _id_4,
    input uwire id_5,
    output supply1 id_6,
    output wor id_7,
    input supply0 id_8,
    output uwire id_9,
    output wire id_10,
    input tri1 id_11,
    output supply0 id_12,
    input tri1 id_13,
    input tri0 id_14,
    input wor id_15,
    input tri1 id_16,
    input supply1 id_17,
    input supply1 id_18,
    input tri0 id_19
);
  module_0 modCall_1 (
      id_9,
      id_18,
      id_6,
      id_9,
      id_1,
      id_6,
      id_7,
      id_9,
      id_19,
      id_6,
      id_14,
      id_17,
      id_10,
      id_6,
      id_3,
      id_10,
      id_16,
      id_7,
      id_11,
      id_9,
      id_9,
      id_12,
      id_10,
      id_5,
      id_19,
      id_15,
      id_10,
      id_7,
      id_0,
      id_16,
      id_16
  );
  assign id_7 = id_18;
  wire  [  id_4  :  1  ]  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ,  id_36  ,  id_37  ,  id_38  ,  id_39  ,  id_40  ,  id_41  ,  id_42  ,  id_43  ,  id_44  ,  id_45  ,  id_46  ,  id_47  ,  id_48  ,  id_49  ,  id_50  ,  id_51  ,  id_52  ,  id_53  ,  id_54  ,  id_55  ,  id_56  ,  id_57  ,  id_58  ,  id_59  ,  id_60  ,  id_61  ,  id_62  ,  id_63  ,  id_64  ,  id_65  ,  id_66  ,  id_67  ,  id_68  ,  id_69  ,  id_70  ,  id_71  ,  id_72  ,  id_73  ,  id_74  ,  id_75  ,  id_76  ,  id_77  ,  id_78  ,  id_79  ,  id_80  ,  id_81  ,  id_82  ,  id_83  ,  id_84  ;
  id_85 :
  assert property (@(negedge 1) 1)
  else $clog2(30);
  ;
endmodule
