<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="lab06_skel.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="fulladder_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="half_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ripple_carry_adder.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="ripple_carry_adder.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="ripple_carry_adder.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ripple_carry_adder_fixture_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ripple_carry_adder_fixture_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ripple_carry_asubstractor_fixture_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ripple_carry_asubstractor_fixture_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="ripple_carry_asubstractor_fixture_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ripple_carry_subtractor.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="ripple_carry_subtractor.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="ripple_carry_subtractor.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="sumator_placa.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="sumator_placa.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="sumator_placa.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="sumator_placa.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="sumator_placa.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="sumator_placa.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="sumator_placa.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="sumator_placa.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="sumator_placa.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="sumator_placa.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="sumator_placa.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="sumator_placa.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="sumator_placa.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="sumator_placa.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="sumator_placa.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="sumator_placa.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="sumator_placa.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="sumator_placa.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="sumator_placa.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="sumator_placa.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="sumator_placa.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="sumator_placa.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="sumator_placa.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="sumator_placa_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="sumator_placa_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="sumator_placa_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="sumator_placa_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="sumator_placa_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="sumator_placa_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="sumator_placa_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="sumator_placa_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="sumator_placa_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="sumator_placa_par.xrpt"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="sumator_placa_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="sumator_placa_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="sumator_placa_xst.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1491219053" xil_pn:name="TRANEXT_compLibraries_FPGA" xil_pn:prop_ck="1321705353062746806" xil_pn:start_ts="1491219053">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1491219079" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1491219079">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1491221689" xil_pn:in_ck="-1500774807002122716" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1491221689">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="adder_subtractor.v"/>
      <outfile xil_pn:name="full_adder.v"/>
      <outfile xil_pn:name="fulladder.v"/>
      <outfile xil_pn:name="half.v"/>
      <outfile xil_pn:name="half_adder.v"/>
      <outfile xil_pn:name="ripple_carry_adder.v"/>
      <outfile xil_pn:name="ripple_carry_adder_fixture.v"/>
      <outfile xil_pn:name="ripple_carry_asubstractor_fixture.v"/>
      <outfile xil_pn:name="ripple_carry_subtractor.v"/>
    </transform>
    <transform xil_pn:end_ts="1491221093" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-3172018414753479899" xil_pn:start_ts="1491221093">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1491221093" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-7389850841932577565" xil_pn:start_ts="1491221093">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1491219079" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-1093409531798039540" xil_pn:start_ts="1491219079">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1491221689" xil_pn:in_ck="-1500774807002122716" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1491221689">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="adder_subtractor.v"/>
      <outfile xil_pn:name="full_adder.v"/>
      <outfile xil_pn:name="fulladder.v"/>
      <outfile xil_pn:name="half.v"/>
      <outfile xil_pn:name="half_adder.v"/>
      <outfile xil_pn:name="ripple_carry_adder.v"/>
      <outfile xil_pn:name="ripple_carry_adder_fixture.v"/>
      <outfile xil_pn:name="ripple_carry_asubstractor_fixture.v"/>
      <outfile xil_pn:name="ripple_carry_subtractor.v"/>
    </transform>
    <transform xil_pn:end_ts="1491221691" xil_pn:in_ck="-1500774807002122716" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="94665876632956233" xil_pn:start_ts="1491221689">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="ripple_carry_asubstractor_fixture_beh.prj"/>
      <outfile xil_pn:name="ripple_carry_asubstractor_fixture_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1491221692" xil_pn:in_ck="-6261718448184944503" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="2710400736309117676" xil_pn:start_ts="1491221691">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="ripple_carry_asubstractor_fixture_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1491223068" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1491223068">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1491223068" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-4889962598107592416" xil_pn:start_ts="1491223068">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1491223068" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="1312194948076528015" xil_pn:start_ts="1491223068">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1491223068" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1491223068">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1491223068" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="7825670606233943138" xil_pn:start_ts="1491223068">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1491223068" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1106364426758808884" xil_pn:start_ts="1491223068">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1491223068" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="3471938474802263257" xil_pn:start_ts="1491223068">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1491223999" xil_pn:in_ck="4984349255098176534" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-5365486631152810370" xil_pn:start_ts="1491223992">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="sumator_placa.lso"/>
      <outfile xil_pn:name="sumator_placa.ngc"/>
      <outfile xil_pn:name="sumator_placa.ngr"/>
      <outfile xil_pn:name="sumator_placa.prj"/>
      <outfile xil_pn:name="sumator_placa.stx"/>
      <outfile xil_pn:name="sumator_placa.syr"/>
      <outfile xil_pn:name="sumator_placa.xst"/>
      <outfile xil_pn:name="sumator_placa_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1491223074" xil_pn:in_ck="4929083384043954" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="5061201797674137101" xil_pn:start_ts="1491223074">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1491224004" xil_pn:in_ck="3784640512919050179" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-2831070732454292080" xil_pn:start_ts="1491223999">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="sumator_placa.bld"/>
      <outfile xil_pn:name="sumator_placa.ngd"/>
      <outfile xil_pn:name="sumator_placa_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1491224012" xil_pn:in_ck="3784640512919050180" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="1463976855095865663" xil_pn:start_ts="1491224004">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="sumator_placa.pcf"/>
      <outfile xil_pn:name="sumator_placa_map.map"/>
      <outfile xil_pn:name="sumator_placa_map.mrp"/>
      <outfile xil_pn:name="sumator_placa_map.ncd"/>
      <outfile xil_pn:name="sumator_placa_map.ngm"/>
      <outfile xil_pn:name="sumator_placa_map.xrpt"/>
      <outfile xil_pn:name="sumator_placa_summary.xml"/>
      <outfile xil_pn:name="sumator_placa_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1491224023" xil_pn:in_ck="7361149288698259677" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-1178055513630676559" xil_pn:start_ts="1491224012">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="sumator_placa.ncd"/>
      <outfile xil_pn:name="sumator_placa.pad"/>
      <outfile xil_pn:name="sumator_placa.par"/>
      <outfile xil_pn:name="sumator_placa.ptwx"/>
      <outfile xil_pn:name="sumator_placa.unroutes"/>
      <outfile xil_pn:name="sumator_placa.xpi"/>
      <outfile xil_pn:name="sumator_placa_pad.csv"/>
      <outfile xil_pn:name="sumator_placa_pad.txt"/>
      <outfile xil_pn:name="sumator_placa_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1491224032" xil_pn:in_ck="-6963819475084631218" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="5341574683187206424" xil_pn:start_ts="1491224023">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="sumator_placa.bgn"/>
      <outfile xil_pn:name="sumator_placa.bit"/>
      <outfile xil_pn:name="sumator_placa.drc"/>
      <outfile xil_pn:name="sumator_placa.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1491224040" xil_pn:in_ck="-6963819475084644072" xil_pn:name="TRAN_impactProgrammingTool" xil_pn:prop_ck="2682241697568822907" xil_pn:start_ts="1491224040">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1491224023" xil_pn:in_ck="3784640512919050048" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1491224018">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="sumator_placa.twr"/>
      <outfile xil_pn:name="sumator_placa.twx"/>
    </transform>
  </transforms>

</generated_project>
