.power Vdd=1
.thresholds Vol=0 Vil=0.1 Vih=0.9 Voh=1
.mode gate

.group inputs A Cin
.group outputs Cout S

.cycle assert inputs tran 9n sample outputs tran 1n
00 LL
01 LH
10 LH
11 HL

.plot A
.plot Cin
.plot Cout
.plot S
