1629
1648
ws32
bdw_work/trace/sim.V_BASIC.s.trace
2
0
0
0
1620118160
1620119281
/usr/cadtool/cadence/STRATUS/cur/bin/hub_ncverilog -f bdw_work/sims/V_BASIC/siminfo +libext+.v +define+ioConfig +define+BDW_RTL_DC_Filter_BASIC +nowarn+LIBNOU +hubSetOption+libdef=bdw_work/sims/V_BASIC/sim_V_BASIC.so,argv=../lena_std_short.bmp%out.bmp +hubSetOption+bdr=bdw_work/sims/V_BASIC/sim.bdr -l bdw_work/sims/V_BASIC/bdw_sim_verilog.log

