#include "zynqmp-zcu102-rev1.0.dts"

&i2c1 {
	i2cswitch@75 {
		i2c@0 {
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <0>;
			/* HPC0_IIC */
			ad7291@2f {
				compatible = "adi,ad7291";
				reg = <0x2f>;
			};

			eeprom@50 {
				compatible = "at24,24c02";
				reg = <0x50>;
			};

		};
	};
};

/ {
	fpga_axi: fpga-axi@0 {
		interrupt-parent = <&gic>;
		compatible = "simple-bus";
		#address-cells = <0x2>;
		#size-cells = <0x1>;
		ranges = <0 0 0 0 0xffffffff>;

		rx_dma: dma@9c400000 {
			compatible = "adi,axi-dmac-1.00.a";
			reg = <0x0 0x9c400000 0x10000>;
			#dma-cells = <1>;
			#clock-cells = <0>;
			interrupts = <0 109 0>;
			clocks = <&clkc 73>;

			dma-channel {
				adi,buswidth = <64>;
				adi,type = <0>;
			};
		};

		rx_obs_dma: dma@9c440000 {
			compatible = "adi,axi-dmac-1.00.a";
			reg = <0x0 0x9c440000 0x10000>;
			#dma-cells = <1>;
			#clock-cells = <0>;
			interrupts = <0 107 0>;
			clocks = <&clkc 73>;

			dma-channel {
				adi,buswidth = <64>;
				adi,type = <0>;
			};
		};

		tx_dma: dma@9c420000  {
			compatible = "adi,axi-dmac-1.00.a";
			reg = <0x0 0x9c420000 0x10000>;
			#dma-cells = <1>;
			#clock-cells = <0>;
			interrupts = <0 108 0>;
			clocks = <&clkc 73>;

			dma-channel {
				adi,buswidth = <128>;
				adi,type = <1>;
				adi,cyclic;
			};
		};

		axi_ad9371_core_rx: axi-ad9371-rx-hpc@84a00000 {
			compatible = "adi,axi-ad9371-rx-1.0";
			reg = <0x0 0x84a00000 0x8000>;
			dmas = <&rx_dma 0>;
			dma-names = "rx";
			spibus-connected = <&trx0_ad9371>;
		};

		axi_ad9371_core_rx_obs: axi-ad9371-rx-obs-hpc@84a08000 {
			compatible = "adi,axi-ad9371-obs-1.0";
			reg = <0x0 0x84a08000 0x1000>;
			dmas = <&rx_obs_dma 0>;
			dma-names = "rx";
			clocks = <&trx0_ad9371 1>;
			clock-names = "sampl_clk";
		};

		axi_ad9371_core_tx: axi-ad9371-tx-hpc@84a04000 {
			compatible = "adi,axi-ad9371-tx-1.0";
			reg = <0x0 0x84a04000 0x4000>;
			dmas = <&tx_dma 0>;
			dma-names = "tx";
			clocks = <&trx0_ad9371 2>;
			clock-names = "sampl_clk";
			spibus-connected = <&trx0_ad9371>;
			adi,axi-pl-fifo-enable;
		};

		axi_ad9371_rx_jesd: axi-jesd204-rx@84aa0000 {
			compatible = "adi,axi-jesd204-rx-1.0";
			reg = <0x0 0x84aa0000 0x1000>;

			interrupts = <0 106 0>;

			clocks = <&clkc 71>, <&axi_rx_clkgen>, <&axi_ad9371_adxcvr_rx 0>;
			clock-names = "s_axi_aclk", "device_clk", "lane_clk";

			#clock-cells = <0>;
			clock-output-names = "jesd_rx_lane_clk";

			adi,octets-per-frame = <4>;
			adi,frames-per-multiframe = <32>;
		};

		axi_ad9371_tx_jesd: axi-jesd204-tx@84a90000 {
			compatible = "adi,axi-jesd204-tx-1.0";
			reg = <0x0 0x84a90000 0x1000>;

			interrupts = <0 105 0>;

			clocks = <&clkc 71>, <&axi_tx_clkgen>, <&axi_ad9371_adxcvr_tx 0>;
			clock-names = "s_axi_aclk", "device_clk", "lane_clk";

			#clock-cells = <0>;
			clock-output-names = "jesd_tx_lane_clk";

			adi,octets-per-frame = <2>;
			adi,frames-per-multiframe = <32>;
			adi,converter-resolution = <14>;
			adi,bits-per-sample = <16>;
			adi,converters-per-device = <4>;
			adi,control-bits-per-sample = <2>;
		};

		axi_ad9371_rx_os_jesd: axi-jesd204-rx@84ab0000 {
			compatible = "adi,axi-jesd204-rx-1.0";
			reg = <0x0 0x84ab0000 0x1000>;

			interrupts = <0 104 0>;

			clocks = <&clkc 71>, <&axi_rx_os_clkgen>, <&axi_ad9371_adxcvr_rx_os 0>;
			clock-names = "s_axi_aclk", "device_clk", "lane_clk";

			#clock-cells = <0>;
			clock-output-names = "jesd_rx_os_lane_clk";

			adi,octets-per-frame = <2>;
			adi,frames-per-multiframe = <32>;
		};

		axi_tx_clkgen: axi-clkgen@83c00000  {
			compatible = "adi,axi-clkgen-2.00.a";
			reg = <0x0 0x83c00000 0x10000>;
			#clock-cells = <0>;
			clocks = <&clk0_ad9528 1>;
			clock-output-names = "axi_tx_clkgen";
		};

		axi_rx_clkgen: axi-clkgen@83c10000  {
			compatible = "adi,axi-clkgen-2.00.a";
			reg = <0x0 0x83c10000 0x10000>;
			#clock-cells = <0>;
			clocks = <&clk0_ad9528 1>;
			clock-output-names = "axi_rx_clkgen";
		};

		axi_rx_os_clkgen: axi-clkgen@83c20000  {
			compatible = "adi,axi-clkgen-2.00.a";
			reg = <0x0 0x83c20000 0x10000>;
			#clock-cells = <0>;
			clocks = <&clk0_ad9528 1>;
			clock-output-names = "axi_rx_os_clkgen";
		};

		axi_ad9371_adxcvr_rx: axi-adxcvr-rx@84a60000 {
			#address-cells = <1>;
			#size-cells = <0>;
			compatible = "adi,axi-adxcvr-1.0";
			reg = <0x0 0x84a60000 0x1000>;

			clocks = <&clk0_ad9528 1>, <&axi_rx_clkgen 0>;
			clock-names = "conv", "div40";

			#clock-cells = <1>;
			clock-output-names = "rx_gt_clk", "rx_out_clk";

			adi,sys-clk-select = <0>;
			adi,out-clk-select = <3>;
			adi,use-lpm-enable;
			adi,use-cpll-enable;
		};

		axi_ad9371_adxcvr_rx_os: axi-adxcvr-rx-os@84a50000 {
			#address-cells = <1>;
			#size-cells = <0>;
			compatible = "adi,axi-adxcvr-1.0";
			reg = <0x0 0x84a50000 0x1000>;

			clocks = <&clk0_ad9528 1>, <&axi_rx_os_clkgen>;
			clock-names = "conv", "div40";

			#clock-cells = <1>;
			clock-output-names = "rx_os_gt_clk", "rx_os_out_clk";

			adi,sys-clk-select = <0>;
			adi,out-clk-select = <3>;
			adi,use-lpm-enable;
			adi,use-cpll-enable;
		};

		axi_ad9371_adxcvr_tx: axi-adxcvr-tx@84a80000 {
			#address-cells = <1>;
			#size-cells = <0>;
			compatible = "adi,axi-adxcvr-1.0";
			reg = <0x0 0x84a80000 0x1000>;

			clocks = <&clk0_ad9528 1>, <&axi_tx_clkgen>;
			clock-names = "conv", "div40";

			#clock-cells = <1>;
			clock-output-names = "tx_gt_clk", "tx_out_clk";

			adi,sys-clk-select = <3>;
			adi,out-clk-select = <3>;
		};
	};
};

&spi0 {
	status = "okay";
};

#define fmc_spi spi0

#include "adi-adrv9371.dtsi"

// ad9371_dac_fifo_bypass_s 60
// ad9528_reset_b,       // 59
// ad9528_sysref_req,    // 58
// ad9371_tx1_enable,    // 57
// ad9371_tx2_enable,    // 56
// ad9371_rx1_enable,    // 55
// ad9371_rx2_enable,    // 54
// ad9371_test,          // 53
// ad9371_reset_b,       // 52
// ad9371_gpint,         // 51
// ad9371_gpio_00,       // 50
// ad9371_gpio_01,       // 49
// ad9371_gpio_02,       // 48
// ad9371_gpio_03,       // 47
// ad9371_gpio_04,       // 46
// ad9371_gpio_05,       // 45
// ad9371_gpio_06,       // 44
// ad9371_gpio_07,       // 43
// ad9371_gpio_15,       // 42
// ad9371_gpio_08,       // 41
// ad9371_gpio_09,       // 40
// ad9371_gpio_10,       // 39
// ad9371_gpio_11,       // 38
// ad9371_gpio_12,       // 37
// ad9371_gpio_14,       // 36
// ad9371_gpio_13,       // 35
// ad9371_gpio_17,       // 34
// ad9371_gpio_16,       // 33
// ad9371_gpio_18}));    // 32 + 78

&trx0_ad9371 {
	reset-gpios = <&gpio 130 0>;
	test-gpios = <&gpio 131 0>;
	sysref_req-gpios = <&gpio 136 0>;
	rx2_enable-gpios = <&gpio 132 0>;
	rx1_enable-gpios = <&gpio 133 0>;
	tx2_enable-gpios = <&gpio 134 0>;
	tx1_enable-gpios = <&gpio 135 0>;

	adi,jesd204-deframer-eq-setting = <3>;
};

&clk0_ad9528 {
	reset-gpios = <&gpio 137 0>;
};

&axi_ad9371_core_tx {
	plddrbypass-gpios = <&gpio 138 0>;
};
