{"entries":[{"caption":"State Transition Table","key":"tbl-panel","order":{"number":1,"section":[0,2,1,0,0,0,0]}},{"order":{"number":3},"caption":"Output","key":"tbl-second","parent":"tbl-panel"},{"order":{"number":2},"caption":"Next State","key":"tbl-first","parent":"tbl-panel"},{"order":{"number":1},"caption":"Current State","key":"tbl-third","parent":"tbl-panel"}],"headings":["main-goals","design-approach","fsm-design","system-verilog-design","segment-and-transistor-circuit-design","keypad-circuit-design","pin-assignment","tradeoffs-of-chosen-design","testing-approach","keypad-scanner-testing","keypad-decoder-testing","two-digit-memory-testing","top-module"]}