// Seed: 188673877
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  input logic [7:0] id_8;
  output logic [7:0] id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  wire [-1 : (  -1  )] id_10 = id_10;
  tri0 id_11 = id_8[-1'h0] - id_5;
  realtime id_12;
  assign id_7[-1'b0] = -1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  inout logic [7:0] id_1;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_2,
      id_3,
      id_2,
      id_2,
      id_1,
      id_1,
      id_3
  );
  wire id_5;
  always @(posedge -1) id_1[-1'b0] = -1'b0;
endmodule
