INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/Mobilenetv1 Lite.srcs/sources_1/new/Bitshift.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bitshift
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/Mobilenetv1 Lite.srcs/sources_1/new/DenseLayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DenseLayer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/CNN/CNN.srcs/sources_1/new/DenseAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DenseAdder
INFO: [VRFC 10-2458] undeclared symbol adjustedBias, assumed default net type wire [D:/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/CNN/CNN.srcs/sources_1/new/DenseAdder.v:6]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/Mobilenetv1 Lite.srcs/sources_1/new/Adder_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_testbench
WARNING: [VRFC 10-1581] illegal format specifier a for display [D:/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/Mobilenetv1 Lite.srcs/sources_1/new/Adder_testbench.v:79]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/Mobilenetv1 Lite.srcs/sources_1/new/Bitshift_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bitshift_testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/CNN/CNN.srcs/sources_1/new/DenseLayer_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DenseLayer_testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/CNN/CNN.srcs/sources_1/new/Neuron.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Neuron
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/CNN/CNN.srcs/sources_1/new/Neuron_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Neuron_testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/CNN/CNN.srcs/sources_1/new/22Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder22
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/CNN/CNN.srcs/sources_1/new/Argmax.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Argmax
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/CNN/CNN.srcs/sources_1/new/Argmax_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Argmax_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/CNN/CNN.srcs/sources_1/new/AveragePooling.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AveragePooling
WARNING: [VRFC 10-159] /* in comment [D:/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/CNN/CNN.srcs/sources_1/new/AveragePooling.v:43]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/CNN/CNN.srcs/sources_1/new/SingleAvgPooling.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleAvgPooling
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/CNN/CNN.srcs/sources_1/new/PoolingAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PoolingAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/CNN/CNN.srcs/sources_1/new/PoolingAdder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PoolingAdder_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/CNN/CNN.srcs/sources_1/new/SingleAvgPooling_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleAvgPooling_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/CNN/CNN.srcs/sources_1/new/GlobalAveragePooling.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GlobalAveragePooling
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/CNN/CNN.srcs/sources_1/new/BN_Channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BN_Channel
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/CNN/CNN.srcs/sources_1/new/BNChannel_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BNChannel_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/CNN/CNN.srcs/sources_1/new/BN Channel_tb2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BNChannel_tb2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/CNN/CNN.srcs/sources_1/new/BatchNormalization.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BatchNormalization
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/CNN/CNN.srcs/sources_1/new/BatchNormalization_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BatchNormalization_tb
