[
    {
        "header": "Abstract",
        "images": []
    },
    {
        "header": "1Introduction",
        "images": [
            {
                "img": "https://arxiv.org/html/2503.16709/x1.png",
                "caption": "Figure 1:Visualization of accuracy vs. latency on ASIC for monocular depth estimation models with different backbones.",
                "position": 127
            }
        ]
    },
    {
        "header": "2Related Work",
        "images": []
    },
    {
        "header": "3Analysis and Motivation",
        "images": [
            {
                "img": "https://arxiv.org/html/2503.16709/x2.png",
                "caption": "Figure 2:Latency profliling for 3 different resolutions using Metric3D with ViT-Large backbone. Vector includes activation functions (e.g. ReLU)\nand element-wise addition and multiplication.",
                "position": 222
            },
            {
                "img": "https://arxiv.org/html/2503.16709/x3.png",
                "caption": "Figure 3:Visualization of outliers in various channels at the decoder[55]of Metric3D model on NYUv2 dataset.",
                "position": 238
            },
            {
                "img": "https://arxiv.org/html/2503.16709/x4.png",
                "caption": "Figure 4:Visualization for the activation data distribution of different channels in decoder withlog\\logroman_logfrequency.",
                "position": 243
            }
        ]
    },
    {
        "header": "4Quantization Framework",
        "images": [
            {
                "img": "https://arxiv.org/html/2503.16709/x5.png",
                "caption": "Figure 5:Visualization for the polished activation data distribution of different channels in decoder withlog\\logroman_logfrequency.",
                "position": 361
            }
        ]
    },
    {
        "header": "5Hardware Design",
        "images": [
            {
                "img": "https://arxiv.org/html/2503.16709/x6.png",
                "caption": "Figure 6:The block diagram of the proposed hardware accelerator.",
                "position": 1060
            },
            {
                "img": "https://arxiv.org/html/2503.16709/x7.png",
                "caption": "Figure 7:The schematic of concurrent execution, where the computation of Matrix, Vector, Load and Store can execute parallel.",
                "position": 1287
            }
        ]
    },
    {
        "header": "6Experimental Results",
        "images": [
            {
                "img": "https://arxiv.org/html/2503.16709/x8.png",
                "caption": "Figure 8:Accuracy ablation for the number of calibration samples using ViT-Large backbone on NYUv2 dataset.",
                "position": 1509
            },
            {
                "img": "https://arxiv.org/html/2503.16709/x9.png",
                "caption": "Figure 9:Latency ablation for different number of cores using ViT-Large backbone with 256x256 resolution.",
                "position": 1519
            }
        ]
    },
    {
        "header": "7Conclusion",
        "images": []
    },
    {
        "header": "8Acknowledgment",
        "images": []
    },
    {
        "header": "References",
        "images": []
    },
    {
        "header": "9Quantization with AdaRound",
        "images": []
    },
    {
        "header": "10Additional Results",
        "images": [
            {
                "img": "https://arxiv.org/html/2503.16709/x10.png",
                "caption": "Figure A1:Visualization of the quantized Metric3D (W4A4) with ViT-Large backbone for indoor scenes (top two rows) and outdoor scenes (bottom two rows).",
                "position": 4157
            }
        ]
    },
    {
        "header": "11Visualization Results",
        "images": []
    }
]