//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-21117141
// Driver 370.28
// Based on LLVM 3.4svn
//

.version 5.0
.target sm_35, texmode_independent
.address_size 64

.func  (.param .b32 func_retval0) _Z3powff
(
	.param .b32 _Z3powff_param_0,
	.param .b32 _Z3powff_param_1
)
;
.func  (.param .b32 func_retval0) _Z6lgammaf
(
	.param .b32 _Z6lgammaf_param_0
)
;
.const .align 4 .b8 svm_node_wavelength$cie_colour_match[972] = {52, 128, 183, 58, 0, 0, 0, 0, 244, 253, 212, 59, 224, 45, 16, 59, 23, 183, 209, 56, 49, 8, 44, 60, 39, 160, 137, 59, 23, 183, 209, 56, 193, 168, 164, 60, 108, 9, 249, 59, 23, 183, 81, 57, 116, 70, 20, 61, 140, 74, 106, 60, 23, 183, 209, 57, 40, 15, 139, 61, 237, 13, 190, 60, 82, 73, 29, 58, 138, 176, 225, 61, 14, 45, 50, 61, 82, 73, 157, 58, 170, 96, 84, 62, 192, 236, 158, 61, 224, 45, 16, 59, 9, 27, 190, 62, 39, 160, 9, 62, 111, 18, 131, 59, 11, 70, 37, 63, 136, 244, 91, 62, 215, 52, 239, 59, 59, 1, 133, 63, 87, 91, 145, 62, 237, 13, 62, 60, 87, 91, 177, 63, 39, 49, 168, 62, 39, 160, 137, 60, 119, 190, 207, 63, 97, 84, 178, 62, 127, 106, 188, 60, 249, 160, 223, 63, 42, 58, 178, 62, 33, 31, 244, 60, 61, 44, 228, 63, 104, 34, 172, 62, 227, 165, 27, 61, 44, 212, 226, 63, 165, 44, 163, 62, 166, 155, 68, 61, 171, 62, 223, 63, 189, 227, 148, 62, 143, 194, 117, 61, 88, 168, 213, 63, 46, 144, 128, 62, 226, 88, 151, 61, 200, 152, 195, 63, 240, 22, 72, 62, 53, 94, 186, 61, 20, 208, 164, 63, 170, 130, 17, 62, 212, 154, 230, 61, 251, 92, 133, 63, 239, 201, 195, 61, 4, 86, 14, 62, 197, 32, 80, 63, 104, 145, 109, 61, 251, 92, 45, 62, 72, 191, 29, 63, 111, 18, 3, 61, 244, 253, 84, 62, 178, 46, 238, 62, 69, 216, 112, 60, 56, 103, 132, 62, 189, 227, 180, 62, 46, 144, 160, 59, 66, 96, 165, 62, 150, 67, 139, 62, 82, 73, 29, 59, 160, 137, 208, 62, 44, 101, 89, 62, 7, 95, 24, 60, 156, 196, 0, 63, 46, 255, 33, 62, 32, 99, 238, 60, 255, 178, 27, 63, 248, 194, 228, 61, 110, 163, 129, 61, 143, 194, 53, 63, 82, 39, 160, 61, 247, 117, 224, 61, 40, 15, 75, 63, 104, 179, 106, 61, 213, 120, 41, 62, 8, 172, 92, 63, 232, 217, 44, 61, 231, 29, 103, 62, 227, 54, 106, 63, 33, 31, 244, 60, 79, 175, 148, 62, 88, 57, 116, 63, 48, 76, 166, 60, 153, 42, 184, 62, 241, 244, 122, 63, 172, 139, 91, 60, 155, 230, 221, 62, 82, 184, 126, 63, 114, 138, 14, 60, 252, 24, 3, 63, 0, 0, 128, 63, 17, 199, 186, 59, 39, 49, 24, 63, 82, 184, 126, 63, 36, 151, 127, 59, 159, 171, 45, 63, 136, 133, 122, 63, 124, 242, 48, 59, 252, 24, 67, 63, 70, 182, 115, 63, 39, 160, 9, 59, 20, 174, 87, 63, 168, 87, 106, 63, 250, 237, 235, 58, 163, 146, 106, 63, 82, 184, 94, 63, 137, 210, 222, 58, 136, 133, 122, 63, 9, 249, 80, 63, 52, 128, 183, 58, 204, 93, 131, 63, 193, 202, 65, 63, 224, 45, 144, 58, 242, 65, 135, 63, 247, 228, 49, 63, 111, 18, 131, 58, 43, 246, 135, 63, 55, 137, 33, 63, 23, 183, 81, 58, 57, 214, 133, 63, 206, 25, 17, 63, 82, 73, 29, 58, 50, 85, 128, 63, 156, 196, 0, 63, 82, 73, 157, 57, 251, 58, 112, 63, 247, 228, 225, 62, 23, 183, 81, 57, 245, 185, 90, 63, 111, 18, 195, 62, 23, 183, 81, 57, 192, 91, 64, 63, 29, 90, 164, 62, 23, 183, 209, 56, 84, 116, 36, 63, 20, 174, 135, 62, 0, 0, 0, 0, 245, 185, 10, 63, 63, 53, 94, 62, 0, 0, 0, 0, 38, 83, 229, 62, 51, 51, 51, 62, 0, 0, 0, 0, 199, 186, 184, 62, 77, 132, 13, 62, 0, 0, 0, 0, 233, 38, 145, 62, 209, 34, 219, 61, 0, 0, 0, 0, 229, 242, 95, 62, 231, 29, 167, 61, 0, 0, 0, 0, 140, 219, 40, 62, 35, 219, 121, 61, 0, 0, 0, 0, 181, 55, 248, 61, 125, 174, 54, 61, 0, 0, 0, 0, 197, 254, 178, 61, 111, 18, 3, 61, 0, 0, 0, 0, 184, 64, 130, 61, 237, 13, 190, 60, 0, 0, 0, 0, 91, 177, 63, 61, 150, 67, 139, 60, 0, 0, 0, 0, 39, 194, 6, 61, 56, 248, 66, 60, 0, 0, 0, 0, 90, 245, 185, 60, 75, 89, 6, 60, 0, 0, 0, 0, 0, 111, 129, 60, 17, 199, 186, 59, 0, 0, 0, 0, 17, 199, 58, 60, 75, 89, 134, 59, 0, 0, 0, 0, 221, 181, 4, 60, 237, 13, 62, 59, 0, 0, 0, 0, 237, 13, 190, 59, 39, 160, 9, 59, 0, 0, 0, 0, 75, 89, 134, 59, 166, 155, 196, 58, 0, 0, 0, 0, 237, 13, 62, 59, 111, 18, 131, 58, 0, 0, 0, 0, 111, 18, 3, 59, 52, 128, 55, 58, 0, 0, 0, 0, 52, 128, 183, 58, 111, 18, 3, 58, 0, 0, 0, 0, 111, 18, 131, 58, 23, 183, 209, 57, 0, 0, 0, 0, 52, 128, 55, 58, 23, 183, 81, 57, 0, 0, 0, 0, 111, 18, 3, 58, 23, 183, 81, 57, 0, 0, 0, 0, 82, 73, 157, 57, 23, 183, 209, 56, 0, 0, 0, 0, 23, 183, 81, 57, 23, 183, 209, 56, 0, 0, 0, 0, 23, 183, 81, 57, 23, 183, 209, 56, 0, 0, 0, 0, 23, 183, 209, 56, 0, 0, 0, 0, 0, 0, 0, 0, 23, 183, 209, 56, 0, 0, 0, 0, 0, 0, 0, 0, 23, 183, 209, 56, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0};
// kernel_ocl_path_trace_direct_lighting$local_queue_atomics has been demoted

.func  (.param .align 8 .b8 func_retval0[8]) direction_to_equirectangular(
	.param .align 16 .b8 direction_to_equirectangular_param_0[16]
)
{
	.reg .pred 	%p<12>;
	.reg .f32 	%f<77>;
	.reg .b32 	%r<13>;


	ld.param.v4.f32 	{%f12, %f13, %f14, %f15}, [direction_to_equirectangular_param_0];
	abs.ftz.f32 	%f3, %f12;
	abs.ftz.f32 	%f4, %f13;
	setp.equ.ftz.f32	%p1, %f3, 0f00000000;
	setp.equ.ftz.f32	%p2, %f4, 0f00000000;
	and.pred  	%p3, %p1, %p2;
	mov.b32 	 %r1, %f12;
	mov.b32 	 %r3, %f13;
	and.b32  	%r2, %r3, -2147483648;
	@%p3 bra 	BB0_4;
	bra.uni 	BB0_1;

BB0_4:
	shr.s32 	%r10, %r1, 31;
	and.b32  	%r11, %r10, 1078530011;
	or.b32  	%r12, %r11, %r2;
	mov.b32 	 %f76, %r12;
	bra.uni 	BB0_5;

BB0_1:
	setp.equ.ftz.f32	%p4, %f3, 0f7F800000;
	setp.equ.ftz.f32	%p5, %f4, 0f7F800000;
	and.pred  	%p6, %p4, %p5;
	@%p6 bra 	BB0_3;
	bra.uni 	BB0_2;

BB0_3:
	shr.s32 	%r6, %r1, 31;
	and.b32  	%r7, %r6, 13483017;
	add.s32 	%r8, %r7, 1061752795;
	or.b32  	%r9, %r8, %r2;
	mov.b32 	 %f76, %r9;
	bra.uni 	BB0_5;

BB0_2:
	max.ftz.f32 	%f16, %f4, %f3;
	min.ftz.f32 	%f17, %f4, %f3;
	div.approx.ftz.f32 	%f18, %f17, %f16;
	mul.rn.ftz.f32 	%f19, %f18, %f18;
	mov.f32 	%f20, 0fC0B59883;
	mov.f32 	%f21, 0fBF52C7EA;
	fma.rn.ftz.f32 	%f22, %f19, %f21, %f20;
	mov.f32 	%f23, 0fC0D21907;
	fma.rn.ftz.f32 	%f24, %f22, %f19, %f23;
	mul.ftz.f32 	%f25, %f19, %f24;
	mul.ftz.f32 	%f26, %f18, %f25;
	add.ftz.f32 	%f27, %f19, 0f41355DC0;
	mov.f32 	%f28, 0f41E6BD60;
	fma.rn.ftz.f32 	%f29, %f27, %f19, %f28;
	mov.f32 	%f30, 0f419D92C8;
	fma.rn.ftz.f32 	%f31, %f29, %f19, %f30;
	rcp.approx.ftz.f32 	%f32, %f31;
	fma.rn.ftz.f32 	%f33, %f26, %f32, %f18;
	mov.f32 	%f34, 0f3FC90FDB;
	sub.ftz.f32 	%f35, %f34, %f33;
	setp.gtu.ftz.f32	%p7, %f4, %f3;
	selp.f32	%f36, %f35, %f33, %p7;
	mov.f32 	%f37, 0f40490FDB;
	sub.ftz.f32 	%f38, %f37, %f36;
	setp.lt.s32	%p8, %r1, 0;
	selp.f32	%f39, %f38, %f36, %p8;
	mov.b32 	 %r4, %f39;
	or.b32  	%r5, %r4, %r2;
	mov.b32 	 %f40, %r5;
	add.ftz.f32 	%f41, %f3, %f4;
	setp.gtu.ftz.f32	%p9, %f41, 0f7F800000;
	selp.f32	%f76, %f41, %f40, %p9;

BB0_5:
	add.ftz.f32 	%f42, %f76, 0fC0490FDB;
	mul.ftz.f32 	%f43, %f42, 0fBE22F983;
	mul.ftz.f32 	%f44, %f13, %f13;
	fma.rn.ftz.f32 	%f45, %f12, %f12, %f44;
	fma.rn.ftz.f32 	%f46, %f14, %f14, %f45;
	sqrt.approx.f32 	%f47, %f46;
	div.approx.ftz.f32 	%f48, %f14, %f47;
	abs.ftz.f32 	%f49, %f48;
	mov.f32 	%f50, 0f3F800000;
	sub.ftz.f32 	%f51, %f50, %f49;
	mul.ftz.f32 	%f52, %f51, 0f3F000000;
	sqrt.approx.ftz.f32 	%f53, %f52;
	setp.gtu.ftz.f32	%p10, %f49, 0f3F11EB85;
	selp.f32	%f54, %f53, %f49, %p10;
	mul.ftz.f32 	%f55, %f54, %f54;
	mov.f32 	%f56, 0f3C94D2E9;
	mov.f32 	%f57, 0f3D53F941;
	fma.rn.ftz.f32 	%f58, %f57, %f55, %f56;
	mov.f32 	%f59, 0f3D3F841F;
	fma.rn.ftz.f32 	%f60, %f58, %f55, %f59;
	mov.f32 	%f61, 0f3D994929;
	fma.rn.ftz.f32 	%f62, %f60, %f55, %f61;
	mov.f32 	%f63, 0f3E2AAB94;
	fma.rn.ftz.f32 	%f64, %f62, %f55, %f63;
	mul.ftz.f32 	%f65, %f55, %f64;
	fma.rn.ftz.f32 	%f66, %f65, %f54, %f54;
	add.ftz.f32 	%f67, %f66, %f66;
	mov.f32 	%f68, 0f3FC90FDB;
	sub.ftz.f32 	%f69, %f68, %f66;
	selp.f32	%f70, %f67, %f69, %p10;
	setp.ltu.ftz.f32	%p11, %f48, 0f00000000;
	mov.f32 	%f71, 0f40490FDB;
	sub.ftz.f32 	%f72, %f71, %f70;
	selp.f32	%f73, %f72, %f70, %p11;
	add.ftz.f32 	%f74, %f73, 0fC0490FDB;
	mul.ftz.f32 	%f75, %f74, 0fBEA2F983;
	st.param.v2.f32	[func_retval0+0], {%f43, %f75};
	ret;
}

.func  (.param .align 16 .b8 func_retval0[16]) camera_world_to_ndc(
	.param .b64 camera_world_to_ndc_param_0,
	.param .b64 camera_world_to_ndc_param_1,
	.param .align 16 .b8 camera_world_to_ndc_param_2[16]
)
{
	.reg .pred 	%p<54>;
	.reg .f32 	%f<408>;
	.reg .b32 	%r<66>;
	.reg .b64 	%rd<10>;


	ld.param.u64 	%rd1, [camera_world_to_ndc_param_0];
	ld.param.u64 	%rd4, [camera_world_to_ndc_param_1];
	ld.param.v4.f32 	{%f110, %f111, %f112, %f113}, [camera_world_to_ndc_param_2];
	mov.f32 	%f393, %f112;
	mov.f32 	%f392, %f111;
	mov.f32 	%f391, %f110;
	ld.const.u32 	%r1, [%rd1];
	setp.eq.s32	%p1, %r1, 2;
	mov.u32 	%r9, %ctaid.y;
	mov.u32 	%r10, %ntid.y;
	mov.b32	%r11, %envreg4;
	mad.lo.s32 	%r12, %r9, %r10, %r11;
	mov.u32 	%r13, %tid.y;
	add.s32 	%r14, %r12, %r13;
	mov.u32 	%r15, %ntid.x;
	mov.b32	%r16, %envreg6;
	mul.lo.s32 	%r17, %r15, %r16;
	mul.wide.s32 	%rd5, %r17, %r14;
	mov.u32 	%r18, %ctaid.x;
	mov.b32	%r19, %envreg3;
	mad.lo.s32 	%r20, %r18, %r15, %r19;
	mov.u32 	%r21, %tid.x;
	add.s32 	%r22, %r20, %r21;
	cvt.s64.s32	%rd6, %r22;
	add.s64 	%rd7, %rd6, %rd5;
	mul.lo.s64 	%rd8, %rd7, 5440;
	add.s64 	%rd9, %rd4, %rd8;
	add.s64 	%rd2, %rd9, 88;
	@%p1 bra 	BB1_5;
	bra.uni 	BB1_1;

BB1_5:
	ld.global.u32 	%r24, [%rd2];
	setp.eq.s32	%p6, %r24, -1;
	ld.const.v4.f32 	{%f176, %f177, %f178, %f179}, [%rd1+624];
	ld.const.v4.f32 	{%f180, %f181, %f182, %f183}, [%rd1+608];
	ld.const.v4.f32 	{%f184, %f185, %f186, %f187}, [%rd1+592];
	mul.ftz.f32 	%f188, %f111, %f185;
	fma.rn.ftz.f32 	%f189, %f110, %f184, %f188;
	fma.rn.ftz.f32 	%f18, %f112, %f186, %f189;
	mul.ftz.f32 	%f190, %f111, %f181;
	fma.rn.ftz.f32 	%f191, %f110, %f180, %f190;
	fma.rn.ftz.f32 	%f23, %f112, %f182, %f191;
	mul.ftz.f32 	%f192, %f111, %f177;
	fma.rn.ftz.f32 	%f193, %f110, %f176, %f192;
	fma.rn.ftz.f32 	%f28, %f112, %f178, %f193;
	@%p6 bra 	BB1_7;

	add.ftz.f32 	%f394, %f187, %f18;
	add.ftz.f32 	%f395, %f183, %f23;
	add.ftz.f32 	%f396, %f179, %f28;
	bra.uni 	BB1_8;

BB1_1:
	ld.global.u32 	%r23, [%rd2];
	setp.eq.s32	%p2, %r23, -1;
	setp.eq.s32	%p3, %r1, 0;
	and.pred  	%p4, %p2, %p3;
	@!%p4 bra 	BB1_3;
	bra.uni 	BB1_2;

BB1_2:
	ld.const.v4.f32 	{%f114, %f115, %f116, %f117}, [%rd1+80];
	ld.const.v4.f32 	{%f118, %f119, %f120, %f121}, [%rd1+64];
	ld.const.v4.f32 	{%f122, %f123, %f124, %f125}, [%rd1+48];
	add.ftz.f32 	%f393, %f117, %f112;
	add.ftz.f32 	%f392, %f121, %f111;
	add.ftz.f32 	%f391, %f125, %f110;

BB1_3:
	ld.const.v4.f32 	{%f132, %f133, %f134, %f135}, [%rd1+576];
	ld.const.v4.f32 	{%f136, %f137, %f138, %f139}, [%rd1+560];
	ld.const.v4.f32 	{%f140, %f141, %f142, %f143}, [%rd1+544];
	ld.const.v4.f32 	{%f144, %f145, %f146, %f147}, [%rd1+528];
	mul.ftz.f32 	%f150, %f145, %f392;
	fma.rn.ftz.f32 	%f151, %f144, %f391, %f150;
	fma.rn.ftz.f32 	%f153, %f146, %f393, %f151;
	add.ftz.f32 	%f7, %f147, %f153;
	mul.ftz.f32 	%f157, %f141, %f392;
	fma.rn.ftz.f32 	%f158, %f140, %f391, %f157;
	fma.rn.ftz.f32 	%f160, %f142, %f393, %f158;
	add.ftz.f32 	%f8, %f143, %f160;
	mul.ftz.f32 	%f164, %f137, %f392;
	fma.rn.ftz.f32 	%f165, %f136, %f391, %f164;
	fma.rn.ftz.f32 	%f167, %f138, %f393, %f165;
	add.ftz.f32 	%f9, %f139, %f167;
	mul.ftz.f32 	%f171, %f133, %f392;
	fma.rn.ftz.f32 	%f172, %f132, %f391, %f171;
	fma.rn.ftz.f32 	%f174, %f134, %f393, %f172;
	add.ftz.f32 	%f10, %f135, %f174;
	mov.f32 	%f407, 0f00000000;
	mov.f32 	%f406, %f407;
	mov.f32 	%f405, %f407;
	setp.equ.ftz.f32	%p5, %f10, 0f00000000;
	@%p5 bra 	BB1_42;

	div.approx.ftz.f32 	%f405, %f7, %f10;
	div.approx.ftz.f32 	%f406, %f8, %f10;
	div.approx.ftz.f32 	%f407, %f9, %f10;
	bra.uni 	BB1_42;

BB1_7:
	mov.f32 	%f396, %f28;
	mov.f32 	%f395, %f23;
	mov.f32 	%f394, %f18;

BB1_8:
	abs.f32 	%f194, %f394;
	setp.neu.ftz.f32	%p7, %f194, 0f00000000;
	@%p7 bra 	BB1_11;

	abs.f32 	%f195, %f395;
	setp.neu.ftz.f32	%p8, %f195, 0f00000000;
	@%p8 bra 	BB1_11;

	abs.f32 	%f196, %f396;
	setp.equ.ftz.f32	%p9, %f196, 0f00000000;
	@%p9 bra 	BB1_12;

BB1_11:
	mul.ftz.f32 	%f197, %f395, %f395;
	fma.rn.ftz.f32 	%f198, %f394, %f394, %f197;
	fma.rn.ftz.f32 	%f199, %f396, %f396, %f198;
	rsqrt.approx.ftz.f32 	%f200, %f199;
	mul.ftz.f32 	%f396, %f396, %f200;
	mul.ftz.f32 	%f395, %f395, %f200;
	mul.ftz.f32 	%f394, %f394, %f200;

BB1_12:
	ld.const.u32 	%r25, [%rd1+4];
	abs.ftz.f32 	%f49, %f394;
	mov.b32 	 %r2, %f394;
	setp.eq.s32	%p10, %r25, 0;
	@%p10 bra 	BB1_29;

	setp.eq.s32	%p11, %r25, 3;
	@%p11 bra 	BB1_26;
	bra.uni 	BB1_14;

BB1_26:
	add.ftz.f32 	%f66, %f395, 0fBF800000;
	mov.f32 	%f399, %f394;
	mov.f32 	%f400, %f396;
	mul.ftz.f32 	%f258, %f66, 0fBF000000;
	mov.f32 	%f259, 0f00000000;
	max.f32 	%f260, %f258, %f259;
	sqrt.approx.f32 	%f261, %f260;
	add.ftz.f32 	%f68, %f261, %f261;
	setp.leu.ftz.f32	%p31, %f68, 0f00000000;
	@%p31 bra 	BB1_28;

	div.approx.ftz.f32 	%f399, %f394, %f68;
	div.approx.ftz.f32 	%f400, %f396, %f68;

BB1_28:
	add.ftz.f32 	%f262, %f399, 0f3F800000;
	mul.ftz.f32 	%f403, %f262, 0f3F000000;
	add.ftz.f32 	%f263, %f400, 0f3F800000;
	mul.ftz.f32 	%f404, %f263, 0f3F000000;
	bra.uni 	BB1_41;

BB1_29:
	setp.equ.ftz.f32	%p32, %f49, 0f00000000;
	ld.const.v4.f32 	{%f264, %f265, %f266, %f267}, [%rd1+16];
	abs.ftz.f32 	%f81, %f395;
	setp.equ.ftz.f32	%p33, %f81, 0f00000000;
	and.pred  	%p34, %p32, %p33;
	mov.b32 	 %r46, %f395;
	and.b32  	%r6, %r46, -2147483648;
	@%p34 bra 	BB1_33;
	bra.uni 	BB1_30;

BB1_33:
	shr.s32 	%r53, %r2, 31;
	and.b32  	%r54, %r53, 1078530011;
	or.b32  	%r55, %r54, %r6;
	mov.b32 	 %f401, %r55;
	bra.uni 	BB1_34;

BB1_14:
	setp.ne.s32	%p12, %r25, 1;
	@%p12 bra 	BB1_35;

	setp.equ.ftz.f32	%p13, %f49, 0f00000000;
	ld.const.f32 	%f50, [%rd1+8];
	mul.ftz.f32 	%f201, %f396, %f396;
	fma.rn.ftz.f32 	%f202, %f395, %f395, %f201;
	sqrt.approx.f32 	%f203, %f202;
	abs.ftz.f32 	%f51, %f203;
	setp.equ.ftz.f32	%p14, %f51, 0f00000000;
	and.pred  	%p15, %p13, %p14;
	mov.b32 	 %r26, %f203;
	and.b32  	%r3, %r26, -2147483648;
	@%p15 bra 	BB1_19;
	bra.uni 	BB1_16;

BB1_19:
	shr.s32 	%r33, %r2, 31;
	and.b32  	%r34, %r33, 1078530011;
	or.b32  	%r35, %r3, %r34;
	mov.b32 	 %f397, %r35;
	bra.uni 	BB1_20;

BB1_30:
	setp.equ.ftz.f32	%p35, %f49, 0f7F800000;
	setp.equ.ftz.f32	%p36, %f81, 0f7F800000;
	and.pred  	%p37, %p35, %p36;
	@%p37 bra 	BB1_32;
	bra.uni 	BB1_31;

BB1_32:
	shr.s32 	%r49, %r2, 31;
	and.b32  	%r50, %r49, 13483017;
	add.s32 	%r51, %r50, 1061752795;
	or.b32  	%r52, %r51, %r6;
	mov.b32 	 %f401, %r52;
	bra.uni 	BB1_34;

BB1_35:
	ld.const.f32 	%f88, [%rd1+244];
	ld.const.f32 	%f89, [%rd1+248];
	mov.f32 	%f326, 0fBF800000;
	max.f32 	%f327, %f394, %f326;
	mov.f32 	%f328, 0f3F800000;
	min.f32 	%f329, %f327, %f328;
	abs.ftz.f32 	%f330, %f329;
	sub.ftz.f32 	%f331, %f328, %f330;
	mul.ftz.f32 	%f332, %f331, 0f3F000000;
	sqrt.approx.ftz.f32 	%f333, %f332;
	setp.gtu.ftz.f32	%p43, %f330, 0f3F11EB85;
	selp.f32	%f334, %f333, %f330, %p43;
	mul.ftz.f32 	%f335, %f334, %f334;
	mov.f32 	%f336, 0f3C94D2E9;
	mov.f32 	%f337, 0f3D53F941;
	fma.rn.ftz.f32 	%f338, %f337, %f335, %f336;
	mov.f32 	%f339, 0f3D3F841F;
	fma.rn.ftz.f32 	%f340, %f338, %f335, %f339;
	mov.f32 	%f341, 0f3D994929;
	fma.rn.ftz.f32 	%f342, %f340, %f335, %f341;
	mov.f32 	%f343, 0f3E2AAB94;
	fma.rn.ftz.f32 	%f344, %f342, %f335, %f343;
	mul.ftz.f32 	%f345, %f335, %f344;
	fma.rn.ftz.f32 	%f346, %f345, %f334, %f334;
	add.ftz.f32 	%f347, %f346, %f346;
	mov.f32 	%f348, 0f3FC90FDB;
	sub.ftz.f32 	%f349, %f348, %f346;
	selp.f32	%f350, %f347, %f349, %p43;
	setp.ltu.ftz.f32	%p44, %f329, 0f00000000;
	mov.f32 	%f351, 0f40490FDB;
	sub.ftz.f32 	%f352, %f351, %f350;
	selp.f32	%f353, %f352, %f350, %p44;
	ld.const.f32 	%f354, [%rd1+12];
	add.ftz.f32 	%f355, %f354, %f354;
	mul.ftz.f32 	%f356, %f353, 0f3F000000;
	sin.approx.ftz.f32 	%f357, %f356;
	mul.ftz.f32 	%f90, %f355, %f357;
	abs.ftz.f32 	%f91, %f395;
	setp.equ.ftz.f32	%p45, %f91, 0f00000000;
	abs.ftz.f32 	%f92, %f396;
	setp.equ.ftz.f32	%p46, %f92, 0f00000000;
	and.pred  	%p47, %p45, %p46;
	mov.b32 	 %r7, %f395;
	mov.b32 	 %r56, %f396;
	and.b32  	%r8, %r56, -2147483648;
	@%p47 bra 	BB1_39;
	bra.uni 	BB1_36;

BB1_39:
	shr.s32 	%r63, %r7, 31;
	and.b32  	%r64, %r63, 1078530011;
	or.b32  	%r65, %r64, %r8;
	mov.b32 	 %f402, %r65;
	bra.uni 	BB1_40;

BB1_16:
	setp.equ.ftz.f32	%p16, %f49, 0f7F800000;
	setp.equ.ftz.f32	%p17, %f51, 0f7F800000;
	and.pred  	%p18, %p16, %p17;
	@%p18 bra 	BB1_18;
	bra.uni 	BB1_17;

BB1_18:
	shr.s32 	%r29, %r2, 31;
	and.b32  	%r30, %r29, 13483017;
	add.s32 	%r31, %r30, 1061752795;
	or.b32  	%r32, %r3, %r31;
	mov.b32 	 %f397, %r32;
	bra.uni 	BB1_20;

BB1_31:
	max.ftz.f32 	%f268, %f81, %f49;
	min.ftz.f32 	%f269, %f81, %f49;
	div.approx.ftz.f32 	%f270, %f269, %f268;
	mul.rn.ftz.f32 	%f271, %f270, %f270;
	mov.f32 	%f272, 0fC0B59883;
	mov.f32 	%f273, 0fBF52C7EA;
	fma.rn.ftz.f32 	%f274, %f271, %f273, %f272;
	mov.f32 	%f275, 0fC0D21907;
	fma.rn.ftz.f32 	%f276, %f274, %f271, %f275;
	mul.ftz.f32 	%f277, %f271, %f276;
	mul.ftz.f32 	%f278, %f270, %f277;
	add.ftz.f32 	%f279, %f271, 0f41355DC0;
	mov.f32 	%f280, 0f41E6BD60;
	fma.rn.ftz.f32 	%f281, %f279, %f271, %f280;
	mov.f32 	%f282, 0f419D92C8;
	fma.rn.ftz.f32 	%f283, %f281, %f271, %f282;
	rcp.approx.ftz.f32 	%f284, %f283;
	fma.rn.ftz.f32 	%f285, %f278, %f284, %f270;
	mov.f32 	%f286, 0f3FC90FDB;
	sub.ftz.f32 	%f287, %f286, %f285;
	setp.gtu.ftz.f32	%p38, %f81, %f49;
	selp.f32	%f288, %f287, %f285, %p38;
	mov.f32 	%f289, 0f40490FDB;
	sub.ftz.f32 	%f290, %f289, %f288;
	setp.lt.s32	%p39, %r2, 0;
	selp.f32	%f291, %f290, %f288, %p39;
	mov.b32 	 %r47, %f291;
	or.b32  	%r48, %r47, %r6;
	mov.b32 	 %f292, %r48;
	add.ftz.f32 	%f293, %f49, %f81;
	setp.gtu.ftz.f32	%p40, %f293, 0f7F800000;
	selp.f32	%f401, %f293, %f292, %p40;

BB1_34:
	sub.ftz.f32 	%f294, %f401, %f265;
	div.approx.ftz.f32 	%f403, %f294, %f264;
	mul.ftz.f32 	%f295, %f395, %f395;
	fma.rn.ftz.f32 	%f296, %f394, %f394, %f295;
	fma.rn.ftz.f32 	%f297, %f396, %f396, %f296;
	sqrt.approx.f32 	%f298, %f297;
	div.approx.ftz.f32 	%f299, %f396, %f298;
	abs.ftz.f32 	%f300, %f299;
	mov.f32 	%f301, 0f3F800000;
	sub.ftz.f32 	%f302, %f301, %f300;
	mul.ftz.f32 	%f303, %f302, 0f3F000000;
	sqrt.approx.ftz.f32 	%f304, %f303;
	setp.gtu.ftz.f32	%p41, %f300, 0f3F11EB85;
	selp.f32	%f305, %f304, %f300, %p41;
	mul.ftz.f32 	%f306, %f305, %f305;
	mov.f32 	%f307, 0f3C94D2E9;
	mov.f32 	%f308, 0f3D53F941;
	fma.rn.ftz.f32 	%f309, %f308, %f306, %f307;
	mov.f32 	%f310, 0f3D3F841F;
	fma.rn.ftz.f32 	%f311, %f309, %f306, %f310;
	mov.f32 	%f312, 0f3D994929;
	fma.rn.ftz.f32 	%f313, %f311, %f306, %f312;
	mov.f32 	%f314, 0f3E2AAB94;
	fma.rn.ftz.f32 	%f315, %f313, %f306, %f314;
	mul.ftz.f32 	%f316, %f306, %f315;
	fma.rn.ftz.f32 	%f317, %f316, %f305, %f305;
	add.ftz.f32 	%f318, %f317, %f317;
	mov.f32 	%f319, 0f3FC90FDB;
	sub.ftz.f32 	%f320, %f319, %f317;
	selp.f32	%f321, %f318, %f320, %p41;
	setp.ltu.ftz.f32	%p42, %f299, 0f00000000;
	mov.f32 	%f322, 0f40490FDB;
	sub.ftz.f32 	%f323, %f322, %f321;
	selp.f32	%f324, %f323, %f321, %p42;
	sub.ftz.f32 	%f325, %f324, %f267;
	div.approx.ftz.f32 	%f404, %f325, %f266;
	bra.uni 	BB1_41;

BB1_36:
	setp.equ.ftz.f32	%p48, %f91, 0f7F800000;
	setp.equ.ftz.f32	%p49, %f92, 0f7F800000;
	and.pred  	%p50, %p48, %p49;
	@%p50 bra 	BB1_38;
	bra.uni 	BB1_37;

BB1_38:
	shr.s32 	%r59, %r7, 31;
	and.b32  	%r60, %r59, 13483017;
	add.s32 	%r61, %r60, 1061752795;
	or.b32  	%r62, %r61, %r8;
	mov.b32 	 %f402, %r62;
	bra.uni 	BB1_40;

BB1_17:
	max.ftz.f32 	%f204, %f51, %f49;
	min.ftz.f32 	%f205, %f51, %f49;
	div.approx.ftz.f32 	%f206, %f205, %f204;
	mul.rn.ftz.f32 	%f207, %f206, %f206;
	mov.f32 	%f208, 0fC0B59883;
	mov.f32 	%f209, 0fBF52C7EA;
	fma.rn.ftz.f32 	%f210, %f207, %f209, %f208;
	mov.f32 	%f211, 0fC0D21907;
	fma.rn.ftz.f32 	%f212, %f210, %f207, %f211;
	mul.ftz.f32 	%f213, %f207, %f212;
	mul.ftz.f32 	%f214, %f206, %f213;
	add.ftz.f32 	%f215, %f207, 0f41355DC0;
	mov.f32 	%f216, 0f41E6BD60;
	fma.rn.ftz.f32 	%f217, %f215, %f207, %f216;
	mov.f32 	%f218, 0f419D92C8;
	fma.rn.ftz.f32 	%f219, %f217, %f207, %f218;
	rcp.approx.ftz.f32 	%f220, %f219;
	fma.rn.ftz.f32 	%f221, %f214, %f220, %f206;
	mov.f32 	%f222, 0f3FC90FDB;
	sub.ftz.f32 	%f223, %f222, %f221;
	setp.gtu.ftz.f32	%p19, %f51, %f49;
	selp.f32	%f224, %f223, %f221, %p19;
	mov.f32 	%f225, 0f40490FDB;
	sub.ftz.f32 	%f226, %f225, %f224;
	setp.lt.s32	%p20, %r2, 0;
	selp.f32	%f227, %f226, %f224, %p20;
	mov.b32 	 %r27, %f227;
	or.b32  	%r28, %r27, %r3;
	mov.b32 	 %f228, %r28;
	add.ftz.f32 	%f229, %f49, %f51;
	setp.gtu.ftz.f32	%p21, %f229, 0f7F800000;
	selp.f32	%f397, %f229, %f228, %p21;

BB1_20:
	div.approx.ftz.f32 	%f56, %f397, %f50;
	abs.ftz.f32 	%f57, %f395;
	setp.equ.ftz.f32	%p22, %f57, 0f00000000;
	abs.ftz.f32 	%f58, %f396;
	setp.equ.ftz.f32	%p23, %f58, 0f00000000;
	and.pred  	%p24, %p22, %p23;
	mov.b32 	 %r4, %f395;
	mov.b32 	 %r36, %f396;
	and.b32  	%r5, %r36, -2147483648;
	@%p24 bra 	BB1_24;
	bra.uni 	BB1_21;

BB1_24:
	shr.s32 	%r43, %r4, 31;
	and.b32  	%r44, %r43, 1078530011;
	or.b32  	%r45, %r44, %r5;
	mov.b32 	 %f398, %r45;
	bra.uni 	BB1_25;

BB1_21:
	setp.equ.ftz.f32	%p25, %f57, 0f7F800000;
	setp.equ.ftz.f32	%p26, %f58, 0f7F800000;
	and.pred  	%p27, %p25, %p26;
	@%p27 bra 	BB1_23;
	bra.uni 	BB1_22;

BB1_23:
	shr.s32 	%r39, %r4, 31;
	and.b32  	%r40, %r39, 13483017;
	add.s32 	%r41, %r40, 1061752795;
	or.b32  	%r42, %r41, %r5;
	mov.b32 	 %f398, %r42;
	bra.uni 	BB1_25;

BB1_37:
	max.ftz.f32 	%f358, %f92, %f91;
	min.ftz.f32 	%f359, %f92, %f91;
	div.approx.ftz.f32 	%f360, %f359, %f358;
	mul.rn.ftz.f32 	%f361, %f360, %f360;
	mov.f32 	%f362, 0fC0B59883;
	mov.f32 	%f363, 0fBF52C7EA;
	fma.rn.ftz.f32 	%f364, %f361, %f363, %f362;
	mov.f32 	%f365, 0fC0D21907;
	fma.rn.ftz.f32 	%f366, %f364, %f361, %f365;
	mul.ftz.f32 	%f367, %f361, %f366;
	mul.ftz.f32 	%f368, %f360, %f367;
	add.ftz.f32 	%f369, %f361, 0f41355DC0;
	mov.f32 	%f370, 0f41E6BD60;
	fma.rn.ftz.f32 	%f371, %f369, %f361, %f370;
	mov.f32 	%f372, 0f419D92C8;
	fma.rn.ftz.f32 	%f373, %f371, %f361, %f372;
	rcp.approx.ftz.f32 	%f374, %f373;
	fma.rn.ftz.f32 	%f375, %f368, %f374, %f360;
	sub.ftz.f32 	%f377, %f348, %f375;
	setp.gtu.ftz.f32	%p51, %f92, %f91;
	selp.f32	%f378, %f377, %f375, %p51;
	sub.ftz.f32 	%f380, %f351, %f378;
	setp.lt.s32	%p52, %r7, 0;
	selp.f32	%f381, %f380, %f378, %p52;
	mov.b32 	 %r57, %f381;
	or.b32  	%r58, %r57, %r8;
	mov.b32 	 %f382, %r58;
	add.ftz.f32 	%f383, %f91, %f92;
	setp.gtu.ftz.f32	%p53, %f383, 0f7F800000;
	selp.f32	%f402, %f383, %f382, %p53;

BB1_40:
	cos.approx.ftz.f32 	%f384, %f402;
	mul.ftz.f32 	%f385, %f90, %f384;
	div.approx.ftz.f32 	%f386, %f385, %f88;
	add.ftz.f32 	%f403, %f386, 0f3F000000;
	sin.approx.ftz.f32 	%f387, %f402;
	mul.ftz.f32 	%f388, %f90, %f387;
	div.approx.ftz.f32 	%f389, %f388, %f89;
	add.ftz.f32 	%f404, %f389, 0f3F000000;
	bra.uni 	BB1_41;

BB1_22:
	max.ftz.f32 	%f230, %f58, %f57;
	min.ftz.f32 	%f231, %f58, %f57;
	div.approx.ftz.f32 	%f232, %f231, %f230;
	mul.rn.ftz.f32 	%f233, %f232, %f232;
	mov.f32 	%f234, 0fC0B59883;
	mov.f32 	%f235, 0fBF52C7EA;
	fma.rn.ftz.f32 	%f236, %f233, %f235, %f234;
	mov.f32 	%f237, 0fC0D21907;
	fma.rn.ftz.f32 	%f238, %f236, %f233, %f237;
	mul.ftz.f32 	%f239, %f233, %f238;
	mul.ftz.f32 	%f240, %f232, %f239;
	add.ftz.f32 	%f241, %f233, 0f41355DC0;
	mov.f32 	%f242, 0f41E6BD60;
	fma.rn.ftz.f32 	%f243, %f241, %f233, %f242;
	mov.f32 	%f244, 0f419D92C8;
	fma.rn.ftz.f32 	%f245, %f243, %f233, %f244;
	rcp.approx.ftz.f32 	%f246, %f245;
	fma.rn.ftz.f32 	%f247, %f240, %f246, %f232;
	mov.f32 	%f248, 0f3FC90FDB;
	sub.ftz.f32 	%f249, %f248, %f247;
	setp.gtu.ftz.f32	%p28, %f58, %f57;
	selp.f32	%f250, %f249, %f247, %p28;
	mov.f32 	%f251, 0f40490FDB;
	sub.ftz.f32 	%f252, %f251, %f250;
	setp.lt.s32	%p29, %r4, 0;
	selp.f32	%f253, %f252, %f250, %p29;
	mov.b32 	 %r37, %f253;
	or.b32  	%r38, %r37, %r5;
	mov.b32 	 %f254, %r38;
	add.ftz.f32 	%f255, %f57, %f58;
	setp.gtu.ftz.f32	%p30, %f255, 0f7F800000;
	selp.f32	%f398, %f255, %f254, %p30;

BB1_25:
	cos.approx.ftz.f32 	%f256, %f398;
	fma.rn.ftz.f32 	%f403, %f56, %f256, 0f3F000000;
	sin.approx.ftz.f32 	%f257, %f398;
	fma.rn.ftz.f32 	%f404, %f56, %f257, 0f3F000000;

BB1_41:
	mov.f32 	%f407, 0f00000000;
	mov.f32 	%f405, %f403;
	mov.f32 	%f406, %f404;

BB1_42:
	st.param.v4.f32	[func_retval0+0], {%f405, %f406, %f407, %f390};
	ret;
}

.func  (.param .align 4 .b8 func_retval0[16]) find_attribute(
	.param .b64 find_attribute_param_0,
	.param .b64 find_attribute_param_1,
	.param .b32 find_attribute_param_2
)
{
	.reg .pred 	%p<11>;
	.reg .b32 	%r<89>;
	.reg .b64 	%rd<20>;


	ld.param.u64 	%rd5, [find_attribute_param_0];
	ld.param.u64 	%rd6, [find_attribute_param_1];
	ld.param.u32 	%r32, [find_attribute_param_2];
	mov.b32	%r37, %envreg4;
	mov.u32 	%r38, %ctaid.y;
	mov.u32 	%r39, %ntid.y;
	mad.lo.s32 	%r40, %r38, %r39, %r37;
	mov.u32 	%r41, %tid.y;
	add.s32 	%r42, %r40, %r41;
	mov.u32 	%r43, %ntid.x;
	mov.b32	%r44, %envreg6;
	mul.lo.s32 	%r45, %r43, %r44;
	mul.wide.s32 	%rd7, %r45, %r42;
	mov.u32 	%r46, %ctaid.x;
	mov.b32	%r47, %envreg3;
	mad.lo.s32 	%r48, %r46, %r43, %r47;
	mov.u32 	%r49, %tid.x;
	add.s32 	%r50, %r48, %r49;
	cvt.s64.s32	%rd8, %r50;
	add.s64 	%rd9, %rd8, %rd7;
	mul.lo.s64 	%rd10, %rd9, 5440;
	add.s64 	%rd11, %rd6, %rd10;
	add.s64 	%rd1, %rd11, 88;
	ld.global.u32 	%r1, [%rd11+88];
	setp.eq.s32	%p1, %r1, -1;
	mov.u32 	%r88, -1;
	mov.u32 	%r87, 0;
	mov.u32 	%r86, %r87;
	mov.u32 	%r85, %r87;
	@%p1 bra 	BB2_12;

	ld.global.u64 	%rd12, [%rd5];
	ld.const.u32 	%r52, [%rd12+1348];
	mul.lo.s32 	%r2, %r52, %r1;
	ld.global.s32 	%rd3, [%rd1+-16];
	setp.eq.s64	%p2, %rd3, -1;
	mov.u32 	%r76, 0;
	@%p2 bra 	BB2_3;

	ld.global.u64 	%rd13, [%rd5+120];
	shl.b64 	%rd14, %rd3, 2;
	add.s64 	%rd15, %rd13, %rd14;
	ld.global.u32 	%r53, [%rd15];
	setp.ne.s32	%p3, %r53, -1;
	selp.b32	%r76, 2, 0, %p3;

BB2_3:
	add.s32 	%r78, %r76, %r2;
	ld.global.u64 	%rd4, [%rd5+160];
	mul.wide.u32 	%rd16, %r78, 16;
	add.s64 	%rd17, %rd4, %rd16;
	ld.global.v4.u32 	{%r54, %r55, %r56, %r57}, [%rd17];
	mov.u32 	%r81, %r57;
	mov.u32 	%r80, %r56;
	mov.u32 	%r79, %r55;
	mov.u32 	%r6, %r54;
	mov.u32 	%r77, %r54;
	setp.eq.s32	%p4, %r54, %r32;
	@%p4 bra 	BB2_6;

BB2_4:
	mov.u32 	%r11, %r77;
	setp.eq.s32	%p5, %r11, 0;
	mov.u32 	%r87, 0;
	mov.u32 	%r86, %r87;
	mov.u32 	%r85, %r87;
	@%p5 bra 	BB2_12;

	add.s32 	%r78, %r78, 3;
	mul.wide.u32 	%rd18, %r78, 16;
	add.s64 	%rd19, %rd4, %rd18;
	ld.global.v4.u32 	{%r62, %r63, %r64, %r65}, [%rd19];
	mov.u32 	%r81, %r65;
	mov.u32 	%r80, %r64;
	mov.u32 	%r79, %r63;
	mov.u32 	%r14, %r62;
	mov.u32 	%r77, %r62;
	setp.ne.s32	%p6, %r62, %r32;
	@%p6 bra 	BB2_4;

BB2_6:
	cvt.u32.u64	%r66, %rd3;
	mov.u32 	%r23, %r79;
	setp.ne.s32	%p7, %r66, -1;
	@%p7 bra 	BB2_9;

	mov.u32 	%r87, 0;
	mov.u32 	%r86, %r87;
	mov.u32 	%r67, %r87;
	setp.gt.u32	%p8, %r79, 11;
	mov.u32 	%r85, %r67;
	@%p8 bra 	BB2_12;

	mov.u32 	%r72, 1;
	shl.b32 	%r73, %r72, %r79;
	and.b32  	%r74, %r73, 2054;
	setp.ne.s32	%p9, %r74, 0;
	mov.u32 	%r82, %r67;
	mov.u32 	%r83, %r67;
	mov.u32 	%r84, %r67;
	mov.u32 	%r85, %r82;
	mov.u32 	%r85, %r83;
	mov.u32 	%r85, %r84;
	@%p9 bra 	BB2_9;
	bra.uni 	BB2_12;

BB2_9:
	setp.eq.s32	%p10, %r79, 0;
	mov.u32 	%r88, -1;
	@%p10 bra 	BB2_11;

	mov.u32 	%r88, %r80;

BB2_11:
	and.b32  	%r86, %r81, 255;
	shr.u32 	%r87, %r81, 8;
	mov.u32 	%r85, %r23;

BB2_12:
	st.param.b32	[func_retval0+0], %r85;
	st.param.b32	[func_retval0+4], %r86;
	st.param.b32	[func_retval0+8], %r87;
	st.param.b32	[func_retval0+12], %r88;
	ret;
}

.func  (.param .b32 func_retval0) primitive_attribute_float(
	.param .b64 primitive_attribute_float_param_0,
	.param .b64 primitive_attribute_float_param_1,
	.param .align 4 .b8 primitive_attribute_float_param_2[16],
	.param .b64 primitive_attribute_float_param_3,
	.param .b64 primitive_attribute_float_param_4
)
{
	.reg .pred 	%p<35>;
	.reg .b16 	%rs<4>;
	.reg .f32 	%f<195>;
	.reg .b32 	%r<112>;
	.reg .b64 	%rd<87>;


	ld.param.u64 	%rd7, [primitive_attribute_float_param_0];
	ld.param.u64 	%rd10, [primitive_attribute_float_param_1];
	ld.param.u32 	%r23, [primitive_attribute_float_param_2+12];
	ld.param.u32 	%r20, [primitive_attribute_float_param_2];
	ld.param.u64 	%rd8, [primitive_attribute_float_param_3];
	ld.param.u64 	%rd9, [primitive_attribute_float_param_4];
	mov.b32	%r24, %envreg4;
	mov.u32 	%r25, %ctaid.y;
	mov.u32 	%r26, %ntid.y;
	mad.lo.s32 	%r27, %r25, %r26, %r24;
	mov.u32 	%r28, %tid.y;
	add.s32 	%r29, %r27, %r28;
	mov.u32 	%r30, %ntid.x;
	mov.b32	%r31, %envreg6;
	mul.lo.s32 	%r32, %r30, %r31;
	mul.wide.s32 	%rd11, %r32, %r29;
	mov.u32 	%r33, %ctaid.x;
	mov.b32	%r34, %envreg3;
	mad.lo.s32 	%r35, %r33, %r30, %r34;
	mov.u32 	%r36, %tid.x;
	add.s32 	%r37, %r35, %r36;
	cvt.s64.s32	%rd12, %r37;
	add.s64 	%rd13, %rd12, %rd11;
	mul.lo.s64 	%rd14, %rd13, 5440;
	add.s64 	%rd15, %rd10, %rd14;
	add.s64 	%rd1, %rd15, 76;
	ld.global.u8 	%rs1, [%rd15+76];
	and.b16  	%rs2, %rs1, 3;
	setp.eq.s16	%p3, %rs2, 0;
	@%p3 bra 	BB3_53;

	ld.global.u32 	%r1, [%rd1+-4];
	cvt.s64.s32	%rd4, %r1;
	setp.eq.s32	%p5, %r1, -1;
	add.s64 	%rd5, %rd7, 120;
	mov.pred 	%p34, -1;
	@%p5 bra 	BB3_3;

	ld.global.u64 	%rd16, [%rd5];
	shl.b64 	%rd17, %rd4, 2;
	add.s64 	%rd18, %rd16, %rd17;
	ld.global.u32 	%r38, [%rd18];
	setp.eq.s32	%p34, %r38, -1;

BB3_3:
	@%p34 bra 	BB3_31;
	bra.uni 	BB3_4;

BB3_31:
	setp.eq.s32	%p21, %r20, 3;
	@%p21 bra 	BB3_48;
	bra.uni 	BB3_32;

BB3_48:
	setp.eq.s64	%p30, %rd8, 0;
	@%p30 bra 	BB3_50;

	mov.u32 	%r101, 0;
	st.u32 	[%rd8], %r101;

BB3_50:
	setp.eq.s64	%p31, %rd9, 0;
	@%p31 bra 	BB3_52;

	mov.u32 	%r102, 0;
	st.u32 	[%rd9], %r102;

BB3_52:
	ld.global.u32 	%r103, [%rd1+-4];
	add.s32 	%r104, %r103, %r23;
	ld.global.u64 	%rd84, [%rd5+48];
	mul.wide.s32 	%rd85, %r104, 4;
	add.s64 	%rd86, %rd84, %rd85;
	ld.global.f32 	%f194, [%rd86];
	bra.uni 	BB3_57;

BB3_53:
	setp.eq.s64	%p32, %rd8, 0;
	@%p32 bra 	BB3_55;

	mov.u32 	%r105, 0;
	st.u32 	[%rd8], %r105;

BB3_55:
	setp.eq.s64	%p33, %rd9, 0;
	mov.f32 	%f194, 0f00000000;
	@%p33 bra 	BB3_57;

	mov.u32 	%r106, 0;
	st.u32 	[%rd9], %r106;
	bra.uni 	BB3_57;

BB3_4:
	cvt.u32.u64	%r40, %rd4;
	setp.eq.s32	%p6, %r40, -1;
	mov.u32 	%r107, -1;
	@%p6 bra 	BB3_6;

	ld.global.u64 	%rd19, [%rd5];
	shl.b64 	%rd20, %rd4, 2;
	add.s64 	%rd21, %rd19, %rd20;
	ld.global.u32 	%r107, [%rd21];

BB3_6:
	setp.eq.s32	%p7, %r20, 3;
	@%p7 bra 	BB3_26;
	bra.uni 	BB3_7;

BB3_26:
	setp.eq.s64	%p19, %rd8, 0;
	@%p19 bra 	BB3_28;

	mov.u32 	%r82, 0;
	st.u32 	[%rd8], %r82;

BB3_28:
	setp.eq.s64	%p20, %rd9, 0;
	@%p20 bra 	BB3_30;

	mov.u32 	%r83, 0;
	st.u32 	[%rd9], %r83;

BB3_30:
	add.s32 	%r84, %r107, 4;
	ld.global.u64 	%rd65, [%rd5+32];
	mul.wide.s32 	%rd66, %r84, 4;
	add.s64 	%rd67, %rd65, %rd66;
	ld.global.u32 	%r85, [%rd67];
	add.s32 	%r86, %r85, %r23;
	ld.global.u64 	%rd68, [%rd5+48];
	mul.wide.u32 	%rd69, %r86, 4;
	add.s64 	%rd70, %rd68, %rd69;
	ld.global.f32 	%f194, [%rd70];
	bra.uni 	BB3_57;

BB3_32:
	and.b32  	%r87, %r20, -2;
	setp.eq.s32	%p22, %r87, 4;
	@%p22 bra 	BB3_43;
	bra.uni 	BB3_33;

BB3_43:
	setp.eq.s64	%p28, %rd8, 0;
	ld.global.u64 	%rd74, [%rd5+-8];
	shl.b64 	%rd75, %rd4, 4;
	add.s64 	%rd76, %rd74, %rd75;
	ld.global.v4.u32 	{%r91, %r92, %r93, %r94}, [%rd76];
	add.s32 	%r96, %r91, %r23;
	ld.global.u64 	%rd77, [%rd5+48];
	mul.wide.u32 	%rd78, %r96, 4;
	add.s64 	%rd79, %rd77, %rd78;
	ld.global.f32 	%f20, [%rd79];
	add.s32 	%r98, %r92, %r23;
	mul.wide.u32 	%rd80, %r98, 4;
	add.s64 	%rd81, %rd77, %rd80;
	ld.global.f32 	%f21, [%rd81];
	add.s32 	%r100, %r93, %r23;
	mul.wide.u32 	%rd82, %r100, 4;
	add.s64 	%rd83, %rd77, %rd82;
	ld.global.f32 	%f22, [%rd83];
	@%p28 bra 	BB3_45;

	ld.global.f32 	%f171, [%rd1+108];
	mul.ftz.f32 	%f172, %f21, %f171;
	ld.global.f32 	%f173, [%rd1+100];
	fma.rn.ftz.f32 	%f174, %f173, %f20, %f172;
	add.ftz.f32 	%f175, %f173, %f171;
	neg.ftz.f32 	%f176, %f175;
	fma.rn.ftz.f32 	%f177, %f176, %f22, %f174;
	st.f32 	[%rd8], %f177;

BB3_45:
	setp.eq.s64	%p29, %rd9, 0;
	@%p29 bra 	BB3_47;

	ld.global.f32 	%f178, [%rd1+112];
	mul.ftz.f32 	%f179, %f21, %f178;
	ld.global.f32 	%f180, [%rd1+104];
	fma.rn.ftz.f32 	%f181, %f180, %f20, %f179;
	add.ftz.f32 	%f182, %f180, %f178;
	neg.ftz.f32 	%f183, %f182;
	fma.rn.ftz.f32 	%f184, %f183, %f22, %f181;
	st.f32 	[%rd9], %f184;

BB3_47:
	ld.global.f32 	%f185, [%rd1+8];
	mul.ftz.f32 	%f186, %f21, %f185;
	ld.global.f32 	%f187, [%rd1+4];
	fma.rn.ftz.f32 	%f188, %f187, %f20, %f186;
	mov.f32 	%f189, 0f3F800000;
	sub.ftz.f32 	%f190, %f189, %f187;
	sub.ftz.f32 	%f191, %f190, %f185;
	fma.rn.ftz.f32 	%f194, %f191, %f22, %f188;
	bra.uni 	BB3_57;

BB3_7:
	and.b32  	%r41, %r20, -2;
	setp.eq.s32	%p8, %r41, 4;
	@%p8 bra 	BB3_21;
	bra.uni 	BB3_8;

BB3_21:
	ld.global.u64 	%rd43, [%rd5+-8];
	mul.wide.s32 	%rd44, %r40, 16;
	add.s64 	%rd45, %rd43, %rd44;
	ld.global.v4.u32 	{%r67, %r68, %r69, %r70}, [%rd45];
	ld.global.u64 	%rd46, [%rd5+8];
	mul.wide.u32 	%rd47, %r67, 8;
	add.s64 	%rd48, %rd46, %rd47;
	mul.wide.u32 	%rd49, %r68, 8;
	add.s64 	%rd50, %rd46, %rd49;
	mul.wide.u32 	%rd51, %r69, 8;
	add.s64 	%rd52, %rd46, %rd51;
	ld.global.u64 	%rd53, [%rd5+32];
	mul.wide.s32 	%rd54, %r107, 4;
	add.s64 	%rd55, %rd53, %rd54;
	ld.global.u32 	%r74, [%rd55];
	add.s32 	%r75, %r74, %r23;
	ld.global.u64 	%rd56, [%rd5+48];
	mul.wide.u32 	%rd57, %r75, 4;
	add.s64 	%rd58, %rd56, %rd57;
	ld.global.u32 	%r76, [%rd55+4];
	add.s32 	%r77, %r76, %r23;
	mul.wide.u32 	%rd59, %r77, 4;
	add.s64 	%rd60, %rd56, %rd59;
	ld.global.u32 	%r78, [%rd55+8];
	add.s32 	%r79, %r78, %r23;
	mul.wide.u32 	%rd61, %r79, 4;
	add.s64 	%rd62, %rd56, %rd61;
	ld.global.u32 	%r80, [%rd55+12];
	add.s32 	%r81, %r80, %r23;
	mul.wide.u32 	%rd63, %r81, 4;
	add.s64 	%rd64, %rd56, %rd63;
	ld.global.u16 	%rs3, [%rd55+20];
	setp.ne.s16	%p16, %rs3, 4;
	ld.global.f32 	%f85, [%rd60];
	ld.global.f32 	%f86, [%rd58];
	add.ftz.f32 	%f87, %f86, %f85;
	mul.ftz.f32 	%f88, %f87, 0f3F000000;
	ld.global.f32 	%f89, [%rd64];
	add.ftz.f32 	%f90, %f86, %f89;
	mul.ftz.f32 	%f91, %f90, 0f3F000000;
	selp.f32	%f92, %f88, %f85, %p16;
	selp.f32	%f93, %f91, %f89, %p16;
	ld.global.v2.f32 	{%f94, %f95}, [%rd48];
	sub.ftz.f32 	%f97, %f92, %f86;
	mul.rn.f32 	%f98, %f97, %f94;
	add.ftz.f32 	%f99, %f86, %f98;
	ld.global.f32 	%f100, [%rd62];
	sub.ftz.f32 	%f101, %f100, %f93;
	mul.rn.f32 	%f102, %f101, %f94;
	add.ftz.f32 	%f103, %f102, %f93;
	sub.ftz.f32 	%f105, %f103, %f99;
	mul.rn.f32 	%f106, %f105, %f95;
	add.ftz.f32 	%f11, %f99, %f106;
	ld.global.v2.f32 	{%f107, %f108}, [%rd50];
	mul.rn.f32 	%f110, %f97, %f107;
	add.ftz.f32 	%f111, %f86, %f110;
	mul.rn.f32 	%f112, %f101, %f107;
	add.ftz.f32 	%f113, %f93, %f112;
	sub.ftz.f32 	%f115, %f113, %f111;
	mul.rn.f32 	%f116, %f115, %f108;
	add.ftz.f32 	%f12, %f111, %f116;
	ld.global.v2.f32 	{%f117, %f118}, [%rd52];
	mul.rn.f32 	%f120, %f97, %f117;
	add.ftz.f32 	%f121, %f86, %f120;
	mul.rn.f32 	%f122, %f101, %f117;
	add.ftz.f32 	%f123, %f93, %f122;
	sub.ftz.f32 	%f125, %f123, %f121;
	mul.rn.f32 	%f126, %f125, %f118;
	add.ftz.f32 	%f13, %f121, %f126;
	setp.eq.s64	%p17, %rd8, 0;
	@%p17 bra 	BB3_23;

	ld.global.f32 	%f127, [%rd1+108];
	mul.ftz.f32 	%f128, %f12, %f127;
	ld.global.f32 	%f129, [%rd1+100];
	fma.rn.ftz.f32 	%f130, %f129, %f11, %f128;
	add.ftz.f32 	%f131, %f129, %f127;
	neg.ftz.f32 	%f132, %f131;
	fma.rn.ftz.f32 	%f133, %f132, %f13, %f130;
	st.f32 	[%rd8], %f133;

BB3_23:
	setp.eq.s64	%p18, %rd9, 0;
	@%p18 bra 	BB3_25;

	ld.global.f32 	%f134, [%rd1+112];
	mul.ftz.f32 	%f135, %f12, %f134;
	ld.global.f32 	%f136, [%rd1+104];
	fma.rn.ftz.f32 	%f137, %f136, %f11, %f135;
	add.ftz.f32 	%f138, %f136, %f134;
	neg.ftz.f32 	%f139, %f138;
	fma.rn.ftz.f32 	%f140, %f139, %f13, %f137;
	st.f32 	[%rd9], %f140;

BB3_25:
	ld.global.f32 	%f141, [%rd1+8];
	mul.ftz.f32 	%f142, %f12, %f141;
	ld.global.f32 	%f143, [%rd1+4];
	fma.rn.ftz.f32 	%f144, %f143, %f11, %f142;
	mov.f32 	%f145, 0f3F800000;
	sub.ftz.f32 	%f146, %f145, %f143;
	sub.ftz.f32 	%f147, %f146, %f141;
	fma.rn.ftz.f32 	%f194, %f147, %f13, %f144;
	bra.uni 	BB3_57;

BB3_33:
	setp.eq.s32	%p23, %r20, 6;
	@%p23 bra 	BB3_38;
	bra.uni 	BB3_34;

BB3_38:
	setp.eq.s64	%p26, %rd8, 0;
	mad.lo.s32 	%r90, %r1, 3, %r23;
	ld.global.u64 	%rd71, [%rd5+48];
	mul.wide.s32 	%rd72, %r90, 4;
	add.s64 	%rd73, %rd71, %rd72;
	ld.global.f32 	%f16, [%rd73];
	ld.global.f32 	%f17, [%rd73+4];
	ld.global.f32 	%f18, [%rd73+8];
	@%p26 bra 	BB3_40;

	ld.global.f32 	%f150, [%rd1+108];
	mul.ftz.f32 	%f151, %f17, %f150;
	ld.global.f32 	%f152, [%rd1+100];
	fma.rn.ftz.f32 	%f153, %f152, %f16, %f151;
	add.ftz.f32 	%f154, %f152, %f150;
	neg.ftz.f32 	%f155, %f154;
	fma.rn.ftz.f32 	%f156, %f155, %f18, %f153;
	st.f32 	[%rd8], %f156;

BB3_40:
	setp.eq.s64	%p27, %rd9, 0;
	@%p27 bra 	BB3_42;

	ld.global.f32 	%f157, [%rd1+112];
	mul.ftz.f32 	%f158, %f17, %f157;
	ld.global.f32 	%f159, [%rd1+104];
	fma.rn.ftz.f32 	%f160, %f159, %f16, %f158;
	add.ftz.f32 	%f161, %f159, %f157;
	neg.ftz.f32 	%f162, %f161;
	fma.rn.ftz.f32 	%f163, %f162, %f18, %f160;
	st.f32 	[%rd9], %f163;

BB3_42:
	ld.global.f32 	%f164, [%rd1+8];
	mul.ftz.f32 	%f165, %f17, %f164;
	ld.global.f32 	%f166, [%rd1+4];
	fma.rn.ftz.f32 	%f167, %f166, %f16, %f165;
	mov.f32 	%f168, 0f3F800000;
	sub.ftz.f32 	%f169, %f168, %f166;
	sub.ftz.f32 	%f170, %f169, %f164;
	fma.rn.ftz.f32 	%f194, %f170, %f18, %f167;
	bra.uni 	BB3_57;

BB3_8:
	setp.eq.s32	%p9, %r20, 6;
	@%p9 bra 	BB3_13;
	bra.uni 	BB3_9;

BB3_13:
	ld.global.u64 	%rd22, [%rd5+-8];
	mul.wide.s32 	%rd23, %r40, 16;
	add.s64 	%rd24, %rd22, %rd23;
	ld.global.v4.u32 	{%r45, %r46, %r47, %r48}, [%rd24];
	ld.global.u64 	%rd25, [%rd5+8];
	mul.wide.u32 	%rd26, %r45, 8;
	add.s64 	%rd27, %rd25, %rd26;
	ld.global.v2.f32 	{%f28, %f29}, [%rd27];
	mul.wide.u32 	%rd28, %r46, 8;
	add.s64 	%rd29, %rd25, %rd28;
	ld.global.v2.f32 	{%f30, %f31}, [%rd29];
	mul.wide.u32 	%rd30, %r47, 8;
	add.s64 	%rd31, %rd25, %rd30;
	ld.global.v2.f32 	{%f32, %f33}, [%rd31];
	add.s32 	%r52, %r107, 5;
	ld.global.u64 	%rd32, [%rd5+32];
	mul.wide.s32 	%rd33, %r52, 4;
	add.s64 	%rd6, %rd32, %rd33;
	ld.global.u32 	%r6, [%rd6+4];
	ld.global.u32 	%r7, [%rd6];
	and.b32  	%r8, %r7, 65535;
	setp.eq.s32	%p12, %r8, 4;
	@%p12 bra 	BB3_15;
	bra.uni 	BB3_14;

BB3_15:
	add.s32 	%r110, %r6, 1;
	add.s32 	%r109, %r6, 2;
	add.s32 	%r108, %r6, 3;
	mov.u32 	%r111, %r6;
	bra.uni 	BB3_16;

BB3_34:
	setp.eq.s64	%p24, %rd8, 0;
	@%p24 bra 	BB3_36;

	mov.u32 	%r88, 0;
	st.u32 	[%rd8], %r88;

BB3_36:
	setp.eq.s64	%p25, %rd9, 0;
	mov.f32 	%f194, 0f00000000;
	@%p25 bra 	BB3_57;

	mov.u32 	%r89, 0;
	st.u32 	[%rd9], %r89;
	bra.uni 	BB3_57;

BB3_9:
	setp.eq.s64	%p10, %rd8, 0;
	@%p10 bra 	BB3_11;

	mov.u32 	%r42, 0;
	st.u32 	[%rd8], %r42;

BB3_11:
	setp.eq.s64	%p11, %rd9, 0;
	mov.f32 	%f194, 0f00000000;
	@%p11 bra 	BB3_57;

	mov.u32 	%r43, 0;
	st.u32 	[%rd9], %r43;
	bra.uni 	BB3_57;

BB3_14:
	ld.global.u32 	%r109, [%rd6+8];
	shr.u32 	%r53, %r7, 16;
	add.s32 	%r10, %r6, %r53;
	add.s32 	%r54, %r53, 1;
	rem.u32 	%r55, %r54, %r8;
	add.s32 	%r56, %r55, %r8;
	rem.u32 	%r57, %r56, %r8;
	add.s32 	%r110, %r57, %r6;
	add.s32 	%r58, %r53, -1;
	rem.s32 	%r59, %r58, %r8;
	add.s32 	%r60, %r59, %r8;
	rem.s32 	%r61, %r60, %r8;
	add.s32 	%r108, %r61, %r6;
	mov.u32 	%r111, %r10;

BB3_16:
	add.s32 	%r62, %r111, %r23;
	ld.global.u64 	%rd34, [%rd5+48];
	mul.wide.s32 	%rd35, %r62, 4;
	add.s64 	%rd36, %rd34, %rd35;
	add.s32 	%r63, %r110, %r23;
	mul.wide.s32 	%rd37, %r63, 4;
	add.s64 	%rd38, %rd34, %rd37;
	add.s32 	%r64, %r109, %r23;
	mul.wide.s32 	%rd39, %r64, 4;
	add.s64 	%rd40, %rd34, %rd39;
	add.s32 	%r65, %r108, %r23;
	mul.wide.s32 	%rd41, %r65, 4;
	add.s64 	%rd42, %rd34, %rd41;
	ld.global.f32 	%f34, [%rd38];
	ld.global.f32 	%f35, [%rd36];
	add.ftz.f32 	%f36, %f35, %f34;
	mul.ftz.f32 	%f37, %f36, 0f3F000000;
	ld.global.f32 	%f38, [%rd42];
	add.ftz.f32 	%f39, %f35, %f38;
	mul.ftz.f32 	%f40, %f39, 0f3F000000;
	setp.ne.s32	%p13, %r8, 4;
	selp.f32	%f41, %f37, %f34, %p13;
	selp.f32	%f42, %f40, %f38, %p13;
	sub.ftz.f32 	%f43, %f41, %f35;
	mul.rn.f32 	%f44, %f43, %f28;
	add.ftz.f32 	%f45, %f35, %f44;
	ld.global.f32 	%f46, [%rd40];
	sub.ftz.f32 	%f47, %f46, %f42;
	mul.rn.f32 	%f48, %f47, %f28;
	add.ftz.f32 	%f49, %f48, %f42;
	sub.ftz.f32 	%f50, %f49, %f45;
	mul.rn.f32 	%f51, %f50, %f29;
	add.ftz.f32 	%f7, %f45, %f51;
	mul.rn.f32 	%f52, %f43, %f30;
	add.ftz.f32 	%f53, %f35, %f52;
	mul.rn.f32 	%f54, %f47, %f30;
	add.ftz.f32 	%f55, %f42, %f54;
	sub.ftz.f32 	%f56, %f55, %f53;
	mul.rn.f32 	%f57, %f56, %f31;
	add.ftz.f32 	%f8, %f53, %f57;
	mul.rn.f32 	%f58, %f43, %f32;
	add.ftz.f32 	%f59, %f35, %f58;
	mul.rn.f32 	%f60, %f47, %f32;
	add.ftz.f32 	%f61, %f42, %f60;
	sub.ftz.f32 	%f62, %f61, %f59;
	mul.rn.f32 	%f63, %f62, %f33;
	add.ftz.f32 	%f9, %f59, %f63;
	setp.eq.s64	%p14, %rd8, 0;
	@%p14 bra 	BB3_18;

	ld.global.f32 	%f64, [%rd1+108];
	mul.ftz.f32 	%f65, %f8, %f64;
	ld.global.f32 	%f66, [%rd1+100];
	fma.rn.ftz.f32 	%f67, %f66, %f7, %f65;
	add.ftz.f32 	%f68, %f66, %f64;
	neg.ftz.f32 	%f69, %f68;
	fma.rn.ftz.f32 	%f70, %f69, %f9, %f67;
	st.f32 	[%rd8], %f70;

BB3_18:
	setp.eq.s64	%p15, %rd9, 0;
	@%p15 bra 	BB3_20;

	ld.global.f32 	%f71, [%rd1+112];
	mul.ftz.f32 	%f72, %f8, %f71;
	ld.global.f32 	%f73, [%rd1+104];
	fma.rn.ftz.f32 	%f74, %f73, %f7, %f72;
	add.ftz.f32 	%f75, %f73, %f71;
	neg.ftz.f32 	%f76, %f75;
	fma.rn.ftz.f32 	%f77, %f76, %f9, %f74;
	st.f32 	[%rd9], %f77;

BB3_20:
	ld.global.f32 	%f78, [%rd1+8];
	mul.ftz.f32 	%f79, %f8, %f78;
	ld.global.f32 	%f80, [%rd1+4];
	fma.rn.ftz.f32 	%f81, %f80, %f7, %f79;
	mov.f32 	%f82, 0f3F800000;
	sub.ftz.f32 	%f83, %f82, %f80;
	sub.ftz.f32 	%f84, %f83, %f78;
	fma.rn.ftz.f32 	%f194, %f84, %f9, %f81;

BB3_57:
	st.param.f32	[func_retval0+0], %f194;
	ret;
}

.func  (.param .align 16 .b8 func_retval0[16]) primitive_attribute_float3(
	.param .b64 primitive_attribute_float3_param_0,
	.param .b64 primitive_attribute_float3_param_1,
	.param .align 4 .b8 primitive_attribute_float3_param_2[16],
	.param .b64 primitive_attribute_float3_param_3,
	.param .b64 primitive_attribute_float3_param_4
)
{
	.reg .pred 	%p<37>;
	.reg .b16 	%rs<32>;
	.reg .f32 	%f<580>;
	.reg .b32 	%r<149>;
	.reg .b64 	%rd<122>;


	ld.param.u64 	%rd12, [primitive_attribute_float3_param_0];
	ld.param.u64 	%rd15, [primitive_attribute_float3_param_1];
	ld.param.u32 	%r25, [primitive_attribute_float3_param_2+12];
	ld.param.u32 	%r22, [primitive_attribute_float3_param_2];
	ld.param.u64 	%rd13, [primitive_attribute_float3_param_3];
	ld.param.u64 	%rd14, [primitive_attribute_float3_param_4];
	mov.b32	%r26, %envreg4;
	mov.u32 	%r27, %ctaid.y;
	mov.u32 	%r28, %ntid.y;
	mad.lo.s32 	%r29, %r27, %r28, %r26;
	mov.u32 	%r30, %tid.y;
	add.s32 	%r31, %r29, %r30;
	mov.u32 	%r32, %ntid.x;
	mov.b32	%r33, %envreg6;
	mul.lo.s32 	%r34, %r32, %r33;
	mul.wide.s32 	%rd16, %r34, %r31;
	mov.u32 	%r35, %ctaid.x;
	mov.b32	%r36, %envreg3;
	mad.lo.s32 	%r37, %r35, %r32, %r36;
	mov.u32 	%r38, %tid.x;
	add.s32 	%r39, %r37, %r38;
	cvt.s64.s32	%rd17, %r39;
	add.s64 	%rd18, %rd17, %rd16;
	mul.lo.s64 	%rd19, %rd18, 5440;
	add.s64 	%rd20, %rd15, %rd19;
	add.s64 	%rd1, %rd20, 76;
	ld.global.u8 	%rs1, [%rd20+76];
	and.b16  	%rs2, %rs1, 3;
	setp.eq.s16	%p3, %rs2, 0;
	@%p3 bra 	BB4_59;

	ld.global.u32 	%r1, [%rd1+-4];
	cvt.s64.s32	%rd4, %r1;
	setp.eq.s32	%p5, %r1, -1;
	add.s64 	%rd5, %rd12, 120;
	mov.pred 	%p36, -1;
	@%p5 bra 	BB4_3;

	ld.global.u64 	%rd21, [%rd5];
	shl.b64 	%rd22, %rd4, 2;
	add.s64 	%rd23, %rd21, %rd22;
	ld.global.u32 	%r40, [%rd23];
	setp.eq.s32	%p36, %r40, -1;

BB4_3:
	@%p36 bra 	BB4_34;
	bra.uni 	BB4_4;

BB4_34:
	setp.eq.s32	%p22, %r22, 3;
	@%p22 bra 	BB4_54;
	bra.uni 	BB4_35;

BB4_54:
	setp.eq.s64	%p32, %rd13, 0;
	@%p32 bra 	BB4_56;

	mov.u32 	%r138, 0;
	st.u32 	[%rd13+8], %r138;
	mov.b64	%rd115, {%r138, %r138};
	st.u64 	[%rd13], %rd115;

BB4_56:
	setp.eq.s64	%p33, %rd14, 0;
	@%p33 bra 	BB4_58;

	mov.u32 	%r139, 0;
	st.u32 	[%rd14+8], %r139;
	mov.b64	%rd116, {%r139, %r139};
	st.u64 	[%rd14], %rd116;

BB4_58:
	ld.global.u32 	%r140, [%rd1+-4];
	add.s32 	%r141, %r140, %r25;
	ld.global.u64 	%rd117, [%rd5+56];
	mul.wide.s32 	%rd118, %r141, 16;
	add.s64 	%rd119, %rd117, %rd118;
	ld.global.v4.f32 	{%f545, %f546, %f547, %f548}, [%rd119];
	mov.f32 	%f577, %f545;
	mov.f32 	%f578, %f546;
	mov.f32 	%f579, %f547;
	bra.uni 	BB4_64;

BB4_59:
	setp.eq.s64	%p34, %rd13, 0;
	@%p34 bra 	BB4_61;

	mov.u32 	%r142, 0;
	st.u32 	[%rd13+8], %r142;
	mov.b64	%rd120, {%r142, %r142};
	st.u64 	[%rd13], %rd120;

BB4_61:
	setp.eq.s64	%p35, %rd14, 0;
	mov.f32 	%f579, 0f00000000;
	mov.f32 	%f578, %f579;
	mov.f32 	%f577, %f579;
	@%p35 bra 	BB4_64;

	mov.f32 	%f579, 0f00000000;
	mov.u32 	%r143, 0;
	st.u32 	[%rd14+8], %r143;
	mov.b64	%rd121, {%r143, %r143};
	st.u64 	[%rd14], %rd121;

BB4_63:
	mov.f32 	%f578, %f579;
	mov.f32 	%f577, %f579;
	bra.uni 	BB4_64;

BB4_4:
	cvt.u32.u64	%r42, %rd4;
	setp.eq.s32	%p6, %r42, -1;
	mov.u32 	%r144, -1;
	@%p6 bra 	BB4_6;

	ld.global.u64 	%rd24, [%rd5];
	shl.b64 	%rd25, %rd4, 2;
	add.s64 	%rd26, %rd24, %rd25;
	ld.global.u32 	%r144, [%rd26];

BB4_6:
	setp.eq.s32	%p7, %r22, 3;
	@%p7 bra 	BB4_29;
	bra.uni 	BB4_7;

BB4_29:
	setp.eq.s64	%p20, %rd13, 0;
	@%p20 bra 	BB4_31;

	mov.u32 	%r103, 0;
	st.u32 	[%rd13+8], %r103;
	mov.b64	%rd85, {%r103, %r103};
	st.u64 	[%rd13], %rd85;

BB4_31:
	setp.eq.s64	%p21, %rd14, 0;
	@%p21 bra 	BB4_33;

	mov.u32 	%r104, 0;
	st.u32 	[%rd14+8], %r104;
	mov.b64	%rd86, {%r104, %r104};
	st.u64 	[%rd14], %rd86;

BB4_33:
	add.s32 	%r105, %r144, 4;
	ld.global.u64 	%rd87, [%rd5+32];
	mul.wide.s32 	%rd88, %r105, 4;
	add.s64 	%rd89, %rd87, %rd88;
	ld.global.u32 	%r106, [%rd89];
	add.s32 	%r107, %r106, %r25;
	ld.global.u64 	%rd90, [%rd5+56];
	mul.wide.u32 	%rd91, %r107, 16;
	add.s64 	%rd92, %rd90, %rd91;
	ld.global.v4.f32 	{%f428, %f429, %f430, %f431}, [%rd92];
	mov.f32 	%f577, %f428;
	mov.f32 	%f578, %f429;
	mov.f32 	%f579, %f430;
	bra.uni 	BB4_64;

BB4_35:
	and.b32  	%r21, %r22, -2;
	setp.eq.s32	%p23, %r21, 4;
	@%p23 bra 	BB4_49;
	bra.uni 	BB4_36;

BB4_49:
	ld.global.u64 	%rd103, [%rd5+-8];
	shl.b64 	%rd104, %rd4, 4;
	add.s64 	%rd105, %rd103, %rd104;
	ld.global.v4.u32 	{%r124, %r125, %r126, %r127}, [%rd105];
	add.s32 	%r129, %r124, %r25;
	ld.global.u64 	%rd106, [%rd5+56];
	mul.wide.u32 	%rd107, %r129, 16;
	add.s64 	%rd108, %rd106, %rd107;
	ld.global.v4.f32 	{%f496, %f497, %f498, %f499}, [%rd108];
	add.s32 	%r131, %r125, %r25;
	mul.wide.u32 	%rd109, %r131, 16;
	add.s64 	%rd110, %rd106, %rd109;
	ld.global.v4.f32 	{%f500, %f501, %f502, %f503}, [%rd110];
	add.s32 	%r133, %r126, %r25;
	mul.wide.u32 	%rd111, %r133, 16;
	add.s64 	%rd112, %rd106, %rd111;
	ld.global.v4.f32 	{%f504, %f505, %f506, %f507}, [%rd112];
	setp.eq.s64	%p30, %rd13, 0;
	@%p30 bra 	BB4_51;

	ld.global.f32 	%f508, [%rd1+100];
	ld.global.f32 	%f509, [%rd1+108];
	mul.ftz.f32 	%f510, %f501, %f509;
	mul.ftz.f32 	%f511, %f500, %f509;
	mul.ftz.f32 	%f512, %f502, %f509;
	fma.rn.ftz.f32 	%f513, %f508, %f498, %f512;
	fma.rn.ftz.f32 	%f514, %f508, %f496, %f511;
	fma.rn.ftz.f32 	%f515, %f508, %f497, %f510;
	add.ftz.f32 	%f516, %f509, %f508;
	neg.ftz.f32 	%f517, %f516;
	fma.rn.ftz.f32 	%f518, %f517, %f505, %f515;
	mov.b32 	 %r134, %f518;
	fma.rn.ftz.f32 	%f519, %f517, %f504, %f514;
	mov.b32 	 %r135, %f519;
	fma.rn.ftz.f32 	%f520, %f517, %f506, %f513;
	st.f32 	[%rd13+8], %f520;
	mov.b64	%rd113, {%r135, %r134};
	st.u64 	[%rd13], %rd113;

BB4_51:
	setp.eq.s64	%p31, %rd14, 0;
	@%p31 bra 	BB4_53;

	ld.global.f32 	%f521, [%rd1+104];
	ld.global.f32 	%f522, [%rd1+112];
	mul.ftz.f32 	%f523, %f501, %f522;
	mul.ftz.f32 	%f524, %f500, %f522;
	mul.ftz.f32 	%f525, %f502, %f522;
	fma.rn.ftz.f32 	%f526, %f521, %f498, %f525;
	fma.rn.ftz.f32 	%f527, %f521, %f496, %f524;
	fma.rn.ftz.f32 	%f528, %f521, %f497, %f523;
	add.ftz.f32 	%f529, %f522, %f521;
	neg.ftz.f32 	%f530, %f529;
	fma.rn.ftz.f32 	%f531, %f530, %f505, %f528;
	mov.b32 	 %r136, %f531;
	fma.rn.ftz.f32 	%f532, %f530, %f504, %f527;
	mov.b32 	 %r137, %f532;
	fma.rn.ftz.f32 	%f533, %f530, %f506, %f526;
	st.f32 	[%rd14+8], %f533;
	mov.b64	%rd114, {%r137, %r136};
	st.u64 	[%rd14], %rd114;

BB4_53:
	ld.global.f32 	%f534, [%rd1+4];
	ld.global.f32 	%f535, [%rd1+8];
	mul.ftz.f32 	%f536, %f501, %f535;
	mul.ftz.f32 	%f537, %f500, %f535;
	mul.ftz.f32 	%f538, %f502, %f535;
	fma.rn.ftz.f32 	%f539, %f534, %f498, %f538;
	fma.rn.ftz.f32 	%f540, %f534, %f496, %f537;
	fma.rn.ftz.f32 	%f541, %f534, %f497, %f536;
	mov.f32 	%f542, 0f3F800000;
	sub.ftz.f32 	%f543, %f542, %f534;
	sub.ftz.f32 	%f544, %f543, %f535;
	fma.rn.ftz.f32 	%f578, %f544, %f505, %f541;
	fma.rn.ftz.f32 	%f577, %f544, %f504, %f540;
	fma.rn.ftz.f32 	%f579, %f544, %f506, %f539;
	bra.uni 	BB4_64;

BB4_7:
	and.b32  	%r6, %r22, -2;
	setp.eq.s32	%p8, %r6, 4;
	@%p8 bra 	BB4_24;
	bra.uni 	BB4_8;

BB4_24:
	ld.global.u64 	%rd61, [%rd5+-8];
	mul.wide.s32 	%rd62, %r42, 16;
	add.s64 	%rd63, %rd61, %rd62;
	ld.global.v4.u32 	{%r84, %r85, %r86, %r87}, [%rd63];
	ld.global.u64 	%rd64, [%rd5+8];
	mul.wide.u32 	%rd65, %r84, 8;
	add.s64 	%rd66, %rd64, %rd65;
	mul.wide.u32 	%rd67, %r85, 8;
	add.s64 	%rd68, %rd64, %rd67;
	mul.wide.u32 	%rd69, %r86, 8;
	add.s64 	%rd70, %rd64, %rd69;
	ld.global.u64 	%rd71, [%rd5+32];
	mul.wide.s32 	%rd72, %r144, 4;
	add.s64 	%rd73, %rd71, %rd72;
	ld.global.u32 	%r91, [%rd73];
	add.s32 	%r92, %r91, %r25;
	ld.global.u64 	%rd74, [%rd5+56];
	mul.wide.u32 	%rd75, %r92, 16;
	add.s64 	%rd76, %rd74, %rd75;
	ld.global.v4.f32 	{%f273, %f274, %f275, %f276}, [%rd76];
	ld.global.u32 	%r93, [%rd73+4];
	add.s32 	%r94, %r93, %r25;
	mul.wide.u32 	%rd77, %r94, 16;
	add.s64 	%rd78, %rd74, %rd77;
	ld.global.v4.f32 	{%f280, %f281, %f282, %f283}, [%rd78];
	ld.global.u32 	%r95, [%rd73+8];
	add.s32 	%r96, %r95, %r25;
	mul.wide.u32 	%rd79, %r96, 16;
	add.s64 	%rd80, %rd74, %rd79;
	ld.global.v4.f32 	{%f287, %f288, %f289, %f290}, [%rd80];
	ld.global.u32 	%r97, [%rd73+12];
	add.s32 	%r98, %r97, %r25;
	mul.wide.u32 	%rd81, %r98, 16;
	add.s64 	%rd82, %rd74, %rd81;
	ld.global.v4.f32 	{%f294, %f295, %f296, %f297}, [%rd82];
	ld.global.u16 	%rs19, [%rd73+20];
	setp.ne.s16	%p17, %rs19, 4;
	add.ftz.f32 	%f301, %f273, %f280;
	add.ftz.f32 	%f302, %f274, %f281;
	add.ftz.f32 	%f303, %f275, %f282;
	mul.ftz.f32 	%f304, %f303, 0f3F000000;
	mul.ftz.f32 	%f305, %f302, 0f3F000000;
	mul.ftz.f32 	%f306, %f301, 0f3F000000;
	add.ftz.f32 	%f307, %f273, %f294;
	add.ftz.f32 	%f308, %f274, %f295;
	add.ftz.f32 	%f309, %f275, %f296;
	mul.ftz.f32 	%f310, %f309, 0f3F000000;
	mul.ftz.f32 	%f311, %f308, 0f3F000000;
	mul.ftz.f32 	%f312, %f307, 0f3F000000;
	ld.global.v2.f32 	{%f313, %f314}, [%rd66];
	selp.f32	%f316, %f306, %f280, %p17;
	sub.ftz.f32 	%f317, %f316, %f273;
	mul.rn.f32 	%f318, %f317, %f313;
	add.ftz.f32 	%f319, %f273, %f318;
	selp.f32	%f320, %f305, %f281, %p17;
	sub.ftz.f32 	%f321, %f320, %f274;
	mul.rn.f32 	%f322, %f321, %f313;
	add.ftz.f32 	%f323, %f274, %f322;
	selp.f32	%f324, %f304, %f282, %p17;
	sub.ftz.f32 	%f325, %f324, %f275;
	mul.rn.f32 	%f326, %f325, %f313;
	add.ftz.f32 	%f327, %f275, %f326;
	selp.f32	%f328, %f312, %f294, %p17;
	sub.ftz.f32 	%f329, %f287, %f328;
	mul.rn.f32 	%f330, %f329, %f313;
	add.ftz.f32 	%f331, %f330, %f328;
	selp.f32	%f332, %f311, %f295, %p17;
	sub.ftz.f32 	%f333, %f288, %f332;
	mul.rn.f32 	%f334, %f333, %f313;
	add.ftz.f32 	%f335, %f334, %f332;
	selp.f32	%f336, %f310, %f296, %p17;
	sub.ftz.f32 	%f337, %f289, %f336;
	mul.rn.f32 	%f338, %f337, %f313;
	add.ftz.f32 	%f339, %f336, %f338;
	sub.ftz.f32 	%f341, %f331, %f319;
	mul.rn.f32 	%f342, %f341, %f314;
	add.ftz.f32 	%f55, %f319, %f342;
	sub.ftz.f32 	%f343, %f335, %f323;
	mul.rn.f32 	%f344, %f343, %f314;
	add.ftz.f32 	%f56, %f323, %f344;
	sub.ftz.f32 	%f345, %f339, %f327;
	mul.rn.f32 	%f346, %f345, %f314;
	add.ftz.f32 	%f57, %f327, %f346;
	ld.global.v2.f32 	{%f347, %f348}, [%rd68];
	mul.rn.f32 	%f350, %f317, %f347;
	add.ftz.f32 	%f351, %f273, %f350;
	mul.rn.f32 	%f352, %f321, %f347;
	add.ftz.f32 	%f353, %f274, %f352;
	mul.rn.f32 	%f354, %f325, %f347;
	add.ftz.f32 	%f355, %f275, %f354;
	mul.rn.f32 	%f356, %f329, %f347;
	add.ftz.f32 	%f357, %f328, %f356;
	mul.rn.f32 	%f358, %f333, %f347;
	add.ftz.f32 	%f359, %f332, %f358;
	mul.rn.f32 	%f360, %f337, %f347;
	add.ftz.f32 	%f361, %f336, %f360;
	sub.ftz.f32 	%f363, %f357, %f351;
	mul.rn.f32 	%f364, %f363, %f348;
	add.ftz.f32 	%f58, %f351, %f364;
	sub.ftz.f32 	%f365, %f359, %f353;
	mul.rn.f32 	%f366, %f365, %f348;
	add.ftz.f32 	%f59, %f353, %f366;
	sub.ftz.f32 	%f367, %f361, %f355;
	mul.rn.f32 	%f368, %f367, %f348;
	add.ftz.f32 	%f60, %f355, %f368;
	ld.global.v2.f32 	{%f369, %f370}, [%rd70];
	mul.rn.f32 	%f372, %f317, %f369;
	add.ftz.f32 	%f373, %f273, %f372;
	mul.rn.f32 	%f374, %f321, %f369;
	add.ftz.f32 	%f375, %f274, %f374;
	mul.rn.f32 	%f376, %f325, %f369;
	add.ftz.f32 	%f377, %f275, %f376;
	mul.rn.f32 	%f378, %f329, %f369;
	add.ftz.f32 	%f379, %f328, %f378;
	mul.rn.f32 	%f380, %f333, %f369;
	add.ftz.f32 	%f381, %f332, %f380;
	mul.rn.f32 	%f382, %f337, %f369;
	add.ftz.f32 	%f383, %f336, %f382;
	sub.ftz.f32 	%f385, %f379, %f373;
	mul.rn.f32 	%f386, %f385, %f370;
	add.ftz.f32 	%f61, %f373, %f386;
	sub.ftz.f32 	%f387, %f381, %f375;
	mul.rn.f32 	%f388, %f387, %f370;
	add.ftz.f32 	%f62, %f375, %f388;
	sub.ftz.f32 	%f389, %f383, %f377;
	mul.rn.f32 	%f390, %f389, %f370;
	add.ftz.f32 	%f63, %f377, %f390;
	setp.eq.s64	%p18, %rd13, 0;
	@%p18 bra 	BB4_26;

	ld.global.f32 	%f391, [%rd1+100];
	ld.global.f32 	%f392, [%rd1+108];
	mul.ftz.f32 	%f393, %f59, %f392;
	mul.ftz.f32 	%f394, %f58, %f392;
	mul.ftz.f32 	%f395, %f60, %f392;
	fma.rn.ftz.f32 	%f396, %f391, %f57, %f395;
	fma.rn.ftz.f32 	%f397, %f391, %f55, %f394;
	fma.rn.ftz.f32 	%f398, %f391, %f56, %f393;
	add.ftz.f32 	%f399, %f392, %f391;
	neg.ftz.f32 	%f400, %f399;
	fma.rn.ftz.f32 	%f401, %f400, %f62, %f398;
	mov.b32 	 %r99, %f401;
	fma.rn.ftz.f32 	%f402, %f400, %f61, %f397;
	mov.b32 	 %r100, %f402;
	fma.rn.ftz.f32 	%f403, %f400, %f63, %f396;
	st.f32 	[%rd13+8], %f403;
	mov.b64	%rd83, {%r100, %r99};
	st.u64 	[%rd13], %rd83;

BB4_26:
	setp.eq.s64	%p19, %rd14, 0;
	@%p19 bra 	BB4_28;

	ld.global.f32 	%f404, [%rd1+104];
	ld.global.f32 	%f405, [%rd1+112];
	mul.ftz.f32 	%f406, %f59, %f405;
	mul.ftz.f32 	%f407, %f58, %f405;
	mul.ftz.f32 	%f408, %f60, %f405;
	fma.rn.ftz.f32 	%f409, %f404, %f57, %f408;
	fma.rn.ftz.f32 	%f410, %f404, %f55, %f407;
	fma.rn.ftz.f32 	%f411, %f404, %f56, %f406;
	add.ftz.f32 	%f412, %f405, %f404;
	neg.ftz.f32 	%f413, %f412;
	fma.rn.ftz.f32 	%f414, %f413, %f62, %f411;
	mov.b32 	 %r101, %f414;
	fma.rn.ftz.f32 	%f415, %f413, %f61, %f410;
	mov.b32 	 %r102, %f415;
	fma.rn.ftz.f32 	%f416, %f413, %f63, %f409;
	st.f32 	[%rd14+8], %f416;
	mov.b64	%rd84, {%r102, %r101};
	st.u64 	[%rd14], %rd84;

BB4_28:
	ld.global.f32 	%f417, [%rd1+4];
	ld.global.f32 	%f418, [%rd1+8];
	mul.ftz.f32 	%f419, %f59, %f418;
	mul.ftz.f32 	%f420, %f58, %f418;
	mul.ftz.f32 	%f421, %f60, %f418;
	fma.rn.ftz.f32 	%f422, %f417, %f57, %f421;
	fma.rn.ftz.f32 	%f423, %f417, %f55, %f420;
	fma.rn.ftz.f32 	%f424, %f417, %f56, %f419;
	mov.f32 	%f425, 0f3F800000;
	sub.ftz.f32 	%f426, %f425, %f417;
	sub.ftz.f32 	%f427, %f426, %f418;
	fma.rn.ftz.f32 	%f578, %f427, %f62, %f424;
	fma.rn.ftz.f32 	%f577, %f427, %f61, %f423;
	fma.rn.ftz.f32 	%f579, %f427, %f63, %f422;
	bra.uni 	BB4_64;

BB4_36:
	setp.eq.s32	%p24, %r21, 6;
	@%p24 bra 	BB4_41;
	bra.uni 	BB4_37;

BB4_41:
	mad.lo.s32 	%r110, %r1, 3, %r25;
	cvt.s64.s32	%rd11, %r110;
	setp.eq.s32	%p27, %r22, 6;
	@%p27 bra 	BB4_43;
	bra.uni 	BB4_42;

BB4_43:
	ld.global.u64 	%rd98, [%rd5+56];
	shl.b64 	%rd99, %rd11, 4;
	add.s64 	%rd100, %rd98, %rd99;
	ld.global.v4.f32 	{%f447, %f448, %f449, %f450}, [%rd100];
	mov.f32 	%f568, %f447;
	mov.f32 	%f569, %f448;
	mov.f32 	%f570, %f449;
	ld.global.v4.f32 	{%f451, %f452, %f453, %f454}, [%rd100+16];
	mov.f32 	%f571, %f451;
	mov.f32 	%f572, %f452;
	mov.f32 	%f573, %f453;
	ld.global.v4.f32 	{%f455, %f456, %f457, %f458}, [%rd100+32];
	mov.f32 	%f574, %f455;
	mov.f32 	%f575, %f456;
	mov.f32 	%f576, %f457;
	bra.uni 	BB4_44;

BB4_8:
	setp.eq.s32	%p9, %r6, 6;
	@%p9 bra 	BB4_13;
	bra.uni 	BB4_9;

BB4_13:
	ld.global.u64 	%rd29, [%rd5+-8];
	mul.wide.s32 	%rd30, %r42, 16;
	add.s64 	%rd31, %rd29, %rd30;
	ld.global.v4.u32 	{%r46, %r47, %r48, %r49}, [%rd31];
	ld.global.u64 	%rd32, [%rd5+8];
	mul.wide.u32 	%rd33, %r46, 8;
	add.s64 	%rd34, %rd32, %rd33;
	ld.global.v2.f32 	{%f124, %f125}, [%rd34];
	mul.wide.u32 	%rd35, %r47, 8;
	add.s64 	%rd36, %rd32, %rd35;
	ld.global.v2.f32 	{%f126, %f127}, [%rd36];
	mul.wide.u32 	%rd37, %r48, 8;
	add.s64 	%rd38, %rd32, %rd37;
	ld.global.v2.f32 	{%f128, %f129}, [%rd38];
	add.s32 	%r53, %r144, 5;
	ld.global.u64 	%rd39, [%rd5+32];
	mul.wide.s32 	%rd40, %r53, 4;
	add.s64 	%rd6, %rd39, %rd40;
	ld.global.u32 	%r7, [%rd6+4];
	ld.global.u32 	%r8, [%rd6];
	and.b32  	%r9, %r8, 65535;
	setp.eq.s32	%p12, %r9, 4;
	@%p12 bra 	BB4_15;
	bra.uni 	BB4_14;

BB4_15:
	add.s32 	%r147, %r7, 1;
	add.s32 	%r146, %r7, 2;
	add.s32 	%r145, %r7, 3;
	mov.u32 	%r148, %r7;
	bra.uni 	BB4_16;

BB4_37:
	setp.eq.s64	%p25, %rd13, 0;
	@%p25 bra 	BB4_39;

	mov.u32 	%r108, 0;
	st.u32 	[%rd13+8], %r108;
	mov.b64	%rd93, {%r108, %r108};
	st.u64 	[%rd13], %rd93;

BB4_39:
	setp.eq.s64	%p26, %rd14, 0;
	mov.f32 	%f579, 0f00000000;
	mov.f32 	%f578, %f579;
	mov.f32 	%f577, %f579;
	@%p26 bra 	BB4_64;

	mov.f32 	%f579, 0f00000000;
	mov.u32 	%r109, 0;
	st.u32 	[%rd14+8], %r109;
	mov.b64	%rd94, {%r109, %r109};
	st.u64 	[%rd14], %rd94;
	bra.uni 	BB4_63;

BB4_9:
	setp.eq.s64	%p10, %rd13, 0;
	@%p10 bra 	BB4_11;

	mov.u32 	%r43, 0;
	st.u32 	[%rd13+8], %r43;
	mov.b64	%rd27, {%r43, %r43};
	st.u64 	[%rd13], %rd27;

BB4_11:
	setp.eq.s64	%p11, %rd14, 0;
	mov.f32 	%f579, 0f00000000;
	mov.f32 	%f578, %f579;
	mov.f32 	%f577, %f579;
	@%p11 bra 	BB4_64;

	mov.f32 	%f579, 0f00000000;
	mov.u32 	%r44, 0;
	st.u32 	[%rd14+8], %r44;
	mov.b64	%rd28, {%r44, %r44};
	st.u64 	[%rd14], %rd28;
	bra.uni 	BB4_63;

BB4_42:
	ld.global.u64 	%rd95, [%rd5+64];
	shl.b64 	%rd96, %rd11, 2;
	add.s64 	%rd97, %rd95, %rd96;
	ld.global.v4.u8 	{%rs20, %rs21, %rs22, %rs23}, [%rd97];
	cvt.u32.u16	%r111, %rs20;
	cvt.rn.f32.s32	%f438, %r111;
	mul.ftz.f32 	%f568, %f438, 0f3B808081;
	cvt.u32.u16	%r112, %rs21;
	cvt.rn.f32.s32	%f439, %r112;
	mul.ftz.f32 	%f569, %f439, 0f3B808081;
	cvt.u32.u16	%r113, %rs22;
	cvt.rn.f32.s32	%f440, %r113;
	mul.ftz.f32 	%f570, %f440, 0f3B808081;
	ld.global.v4.u8 	{%rs24, %rs25, %rs26, %rs27}, [%rd97+4];
	cvt.u32.u16	%r114, %rs24;
	cvt.rn.f32.s32	%f441, %r114;
	mul.ftz.f32 	%f571, %f441, 0f3B808081;
	cvt.u32.u16	%r115, %rs25;
	cvt.rn.f32.s32	%f442, %r115;
	mul.ftz.f32 	%f572, %f442, 0f3B808081;
	cvt.u32.u16	%r116, %rs26;
	cvt.rn.f32.s32	%f443, %r116;
	mul.ftz.f32 	%f573, %f443, 0f3B808081;
	ld.global.v4.u8 	{%rs28, %rs29, %rs30, %rs31}, [%rd97+8];
	cvt.u32.u16	%r117, %rs28;
	cvt.rn.f32.s32	%f444, %r117;
	mul.ftz.f32 	%f574, %f444, 0f3B808081;
	cvt.u32.u16	%r118, %rs29;
	cvt.rn.f32.s32	%f445, %r118;
	mul.ftz.f32 	%f575, %f445, 0f3B808081;
	cvt.u32.u16	%r119, %rs30;
	cvt.rn.f32.s32	%f446, %r119;
	mul.ftz.f32 	%f576, %f446, 0f3B808081;

BB4_44:
	setp.eq.s64	%p28, %rd13, 0;
	@%p28 bra 	BB4_46;

	ld.global.f32 	%f459, [%rd1+100];
	ld.global.f32 	%f460, [%rd1+108];
	mul.ftz.f32 	%f461, %f572, %f460;
	mul.ftz.f32 	%f462, %f571, %f460;
	mul.ftz.f32 	%f463, %f573, %f460;
	fma.rn.ftz.f32 	%f464, %f459, %f570, %f463;
	fma.rn.ftz.f32 	%f465, %f459, %f568, %f462;
	fma.rn.ftz.f32 	%f466, %f459, %f569, %f461;
	add.ftz.f32 	%f467, %f460, %f459;
	neg.ftz.f32 	%f468, %f467;
	fma.rn.ftz.f32 	%f469, %f468, %f575, %f466;
	mov.b32 	 %r120, %f469;
	fma.rn.ftz.f32 	%f470, %f468, %f574, %f465;
	mov.b32 	 %r121, %f470;
	fma.rn.ftz.f32 	%f471, %f468, %f576, %f464;
	st.f32 	[%rd13+8], %f471;
	mov.b64	%rd101, {%r121, %r120};
	st.u64 	[%rd13], %rd101;

BB4_46:
	setp.eq.s64	%p29, %rd14, 0;
	@%p29 bra 	BB4_48;

	ld.global.f32 	%f472, [%rd1+104];
	ld.global.f32 	%f473, [%rd1+112];
	mul.ftz.f32 	%f474, %f572, %f473;
	mul.ftz.f32 	%f475, %f571, %f473;
	mul.ftz.f32 	%f476, %f573, %f473;
	fma.rn.ftz.f32 	%f477, %f472, %f570, %f476;
	fma.rn.ftz.f32 	%f478, %f472, %f568, %f475;
	fma.rn.ftz.f32 	%f479, %f472, %f569, %f474;
	add.ftz.f32 	%f480, %f473, %f472;
	neg.ftz.f32 	%f481, %f480;
	fma.rn.ftz.f32 	%f482, %f481, %f575, %f479;
	mov.b32 	 %r122, %f482;
	fma.rn.ftz.f32 	%f483, %f481, %f574, %f478;
	mov.b32 	 %r123, %f483;
	fma.rn.ftz.f32 	%f484, %f481, %f576, %f477;
	st.f32 	[%rd14+8], %f484;
	mov.b64	%rd102, {%r123, %r122};
	st.u64 	[%rd14], %rd102;

BB4_48:
	ld.global.f32 	%f485, [%rd1+4];
	ld.global.f32 	%f486, [%rd1+8];
	mul.ftz.f32 	%f487, %f572, %f486;
	mul.ftz.f32 	%f488, %f571, %f486;
	mul.ftz.f32 	%f489, %f573, %f486;
	fma.rn.ftz.f32 	%f490, %f485, %f570, %f489;
	fma.rn.ftz.f32 	%f491, %f485, %f568, %f488;
	fma.rn.ftz.f32 	%f492, %f485, %f569, %f487;
	mov.f32 	%f493, 0f3F800000;
	sub.ftz.f32 	%f494, %f493, %f485;
	sub.ftz.f32 	%f495, %f494, %f486;
	fma.rn.ftz.f32 	%f578, %f495, %f575, %f492;
	fma.rn.ftz.f32 	%f577, %f495, %f574, %f491;
	fma.rn.ftz.f32 	%f579, %f495, %f576, %f490;
	bra.uni 	BB4_64;

BB4_14:
	ld.global.u32 	%r146, [%rd6+8];
	shr.u32 	%r54, %r8, 16;
	add.s32 	%r11, %r7, %r54;
	add.s32 	%r55, %r54, 1;
	rem.u32 	%r56, %r55, %r9;
	add.s32 	%r57, %r56, %r9;
	rem.u32 	%r58, %r57, %r9;
	add.s32 	%r147, %r58, %r7;
	add.s32 	%r59, %r54, -1;
	rem.s32 	%r60, %r59, %r9;
	add.s32 	%r61, %r60, %r9;
	rem.s32 	%r62, %r61, %r9;
	add.s32 	%r145, %r62, %r7;
	mov.u32 	%r148, %r11;

BB4_16:
	add.s32 	%r63, %r148, %r25;
	cvt.s64.s32	%rd7, %r63;
	add.s32 	%r64, %r147, %r25;
	cvt.s64.s32	%rd8, %r64;
	add.s32 	%r65, %r146, %r25;
	cvt.s64.s32	%rd9, %r65;
	add.s32 	%r66, %r145, %r25;
	cvt.s64.s32	%rd10, %r66;
	setp.eq.s32	%p13, %r22, 6;
	@%p13 bra 	BB4_18;
	bra.uni 	BB4_17;

BB4_18:
	ld.global.u64 	%rd50, [%rd5+56];
	shl.b64 	%rd51, %rd7, 4;
	add.s64 	%rd52, %rd50, %rd51;
	ld.global.v4.f32 	{%f142, %f143, %f144, %f145}, [%rd52];
	mov.f32 	%f556, %f142;
	mov.f32 	%f557, %f143;
	mov.f32 	%f558, %f144;
	shl.b64 	%rd53, %rd8, 4;
	add.s64 	%rd54, %rd50, %rd53;
	ld.global.v4.f32 	{%f146, %f147, %f148, %f149}, [%rd54];
	mov.f32 	%f559, %f146;
	mov.f32 	%f560, %f147;
	mov.f32 	%f561, %f148;
	shl.b64 	%rd55, %rd9, 4;
	add.s64 	%rd56, %rd50, %rd55;
	ld.global.v4.f32 	{%f150, %f151, %f152, %f153}, [%rd56];
	mov.f32 	%f562, %f150;
	mov.f32 	%f563, %f151;
	mov.f32 	%f564, %f152;
	shl.b64 	%rd57, %rd10, 4;
	add.s64 	%rd58, %rd50, %rd57;
	ld.global.v4.f32 	{%f154, %f155, %f156, %f157}, [%rd58];
	mov.f32 	%f565, %f154;
	mov.f32 	%f566, %f155;
	mov.f32 	%f567, %f156;
	bra.uni 	BB4_19;

BB4_17:
	ld.global.u64 	%rd41, [%rd5+64];
	shl.b64 	%rd42, %rd7, 2;
	add.s64 	%rd43, %rd41, %rd42;
	ld.global.v4.u8 	{%rs3, %rs4, %rs5, %rs6}, [%rd43];
	cvt.u32.u16	%r67, %rs3;
	cvt.rn.f32.s32	%f130, %r67;
	mul.ftz.f32 	%f556, %f130, 0f3B808081;
	cvt.u32.u16	%r68, %rs4;
	cvt.rn.f32.s32	%f131, %r68;
	mul.ftz.f32 	%f557, %f131, 0f3B808081;
	cvt.u32.u16	%r69, %rs5;
	cvt.rn.f32.s32	%f132, %r69;
	mul.ftz.f32 	%f558, %f132, 0f3B808081;
	shl.b64 	%rd44, %rd8, 2;
	add.s64 	%rd45, %rd41, %rd44;
	ld.global.v4.u8 	{%rs7, %rs8, %rs9, %rs10}, [%rd45];
	cvt.u32.u16	%r70, %rs7;
	cvt.rn.f32.s32	%f133, %r70;
	mul.ftz.f32 	%f559, %f133, 0f3B808081;
	cvt.u32.u16	%r71, %rs8;
	cvt.rn.f32.s32	%f134, %r71;
	mul.ftz.f32 	%f560, %f134, 0f3B808081;
	cvt.u32.u16	%r72, %rs9;
	cvt.rn.f32.s32	%f135, %r72;
	mul.ftz.f32 	%f561, %f135, 0f3B808081;
	shl.b64 	%rd46, %rd9, 2;
	add.s64 	%rd47, %rd41, %rd46;
	ld.global.v4.u8 	{%rs11, %rs12, %rs13, %rs14}, [%rd47];
	cvt.u32.u16	%r73, %rs11;
	cvt.rn.f32.s32	%f136, %r73;
	mul.ftz.f32 	%f562, %f136, 0f3B808081;
	cvt.u32.u16	%r74, %rs12;
	cvt.rn.f32.s32	%f137, %r74;
	mul.ftz.f32 	%f563, %f137, 0f3B808081;
	cvt.u32.u16	%r75, %rs13;
	cvt.rn.f32.s32	%f138, %r75;
	mul.ftz.f32 	%f564, %f138, 0f3B808081;
	shl.b64 	%rd48, %rd10, 2;
	add.s64 	%rd49, %rd41, %rd48;
	ld.global.v4.u8 	{%rs15, %rs16, %rs17, %rs18}, [%rd49];
	cvt.u32.u16	%r76, %rs15;
	cvt.rn.f32.s32	%f139, %r76;
	mul.ftz.f32 	%f565, %f139, 0f3B808081;
	cvt.u32.u16	%r77, %rs16;
	cvt.rn.f32.s32	%f140, %r77;
	mul.ftz.f32 	%f566, %f140, 0f3B808081;
	cvt.u32.u16	%r78, %rs17;
	cvt.rn.f32.s32	%f141, %r78;
	mul.ftz.f32 	%f567, %f141, 0f3B808081;

BB4_19:
	add.ftz.f32 	%f158, %f556, %f559;
	add.ftz.f32 	%f159, %f557, %f560;
	add.ftz.f32 	%f160, %f558, %f561;
	mul.ftz.f32 	%f161, %f160, 0f3F000000;
	mul.ftz.f32 	%f162, %f159, 0f3F000000;
	mul.ftz.f32 	%f163, %f158, 0f3F000000;
	add.ftz.f32 	%f164, %f556, %f565;
	add.ftz.f32 	%f165, %f557, %f566;
	add.ftz.f32 	%f166, %f558, %f567;
	mul.ftz.f32 	%f167, %f166, 0f3F000000;
	mul.ftz.f32 	%f168, %f165, 0f3F000000;
	mul.ftz.f32 	%f169, %f164, 0f3F000000;
	setp.ne.s32	%p14, %r9, 4;
	selp.f32	%f170, %f163, %f559, %p14;
	sub.ftz.f32 	%f171, %f170, %f556;
	mul.rn.f32 	%f172, %f171, %f124;
	add.ftz.f32 	%f173, %f556, %f172;
	selp.f32	%f174, %f162, %f560, %p14;
	sub.ftz.f32 	%f175, %f174, %f557;
	mul.rn.f32 	%f176, %f175, %f124;
	add.ftz.f32 	%f177, %f557, %f176;
	selp.f32	%f178, %f161, %f561, %p14;
	sub.ftz.f32 	%f179, %f178, %f558;
	mul.rn.f32 	%f180, %f179, %f124;
	add.ftz.f32 	%f181, %f558, %f180;
	selp.f32	%f182, %f169, %f565, %p14;
	sub.ftz.f32 	%f183, %f562, %f182;
	mul.rn.f32 	%f184, %f183, %f124;
	add.ftz.f32 	%f185, %f182, %f184;
	selp.f32	%f186, %f168, %f566, %p14;
	sub.ftz.f32 	%f187, %f563, %f186;
	mul.rn.f32 	%f188, %f187, %f124;
	add.ftz.f32 	%f189, %f186, %f188;
	selp.f32	%f190, %f167, %f567, %p14;
	sub.ftz.f32 	%f191, %f564, %f190;
	mul.rn.f32 	%f192, %f191, %f124;
	add.ftz.f32 	%f193, %f190, %f192;
	sub.ftz.f32 	%f194, %f185, %f173;
	mul.rn.f32 	%f195, %f194, %f125;
	add.ftz.f32 	%f43, %f173, %f195;
	sub.ftz.f32 	%f196, %f189, %f177;
	mul.rn.f32 	%f197, %f196, %f125;
	add.ftz.f32 	%f44, %f177, %f197;
	sub.ftz.f32 	%f198, %f193, %f181;
	mul.rn.f32 	%f199, %f198, %f125;
	add.ftz.f32 	%f45, %f181, %f199;
	mul.rn.f32 	%f200, %f171, %f126;
	add.ftz.f32 	%f201, %f556, %f200;
	mul.rn.f32 	%f202, %f175, %f126;
	add.ftz.f32 	%f203, %f557, %f202;
	mul.rn.f32 	%f204, %f179, %f126;
	add.ftz.f32 	%f205, %f558, %f204;
	mul.rn.f32 	%f206, %f183, %f126;
	add.ftz.f32 	%f207, %f182, %f206;
	mul.rn.f32 	%f208, %f187, %f126;
	add.ftz.f32 	%f209, %f186, %f208;
	mul.rn.f32 	%f210, %f191, %f126;
	add.ftz.f32 	%f211, %f190, %f210;
	sub.ftz.f32 	%f212, %f207, %f201;
	mul.rn.f32 	%f213, %f212, %f127;
	add.ftz.f32 	%f46, %f201, %f213;
	sub.ftz.f32 	%f214, %f209, %f203;
	mul.rn.f32 	%f215, %f214, %f127;
	add.ftz.f32 	%f47, %f203, %f215;
	sub.ftz.f32 	%f216, %f211, %f205;
	mul.rn.f32 	%f217, %f216, %f127;
	add.ftz.f32 	%f48, %f205, %f217;
	mul.rn.f32 	%f218, %f171, %f128;
	add.ftz.f32 	%f219, %f556, %f218;
	mul.rn.f32 	%f220, %f175, %f128;
	add.ftz.f32 	%f221, %f557, %f220;
	mul.rn.f32 	%f222, %f179, %f128;
	add.ftz.f32 	%f223, %f558, %f222;
	mul.rn.f32 	%f224, %f183, %f128;
	add.ftz.f32 	%f225, %f182, %f224;
	mul.rn.f32 	%f226, %f187, %f128;
	add.ftz.f32 	%f227, %f186, %f226;
	mul.rn.f32 	%f228, %f191, %f128;
	add.ftz.f32 	%f229, %f190, %f228;
	sub.ftz.f32 	%f230, %f225, %f219;
	mul.rn.f32 	%f231, %f230, %f129;
	add.ftz.f32 	%f49, %f219, %f231;
	sub.ftz.f32 	%f232, %f227, %f221;
	mul.rn.f32 	%f233, %f232, %f129;
	add.ftz.f32 	%f50, %f221, %f233;
	sub.ftz.f32 	%f234, %f229, %f223;
	mul.rn.f32 	%f235, %f234, %f129;
	add.ftz.f32 	%f51, %f223, %f235;
	setp.eq.s64	%p15, %rd13, 0;
	@%p15 bra 	BB4_21;

	ld.global.f32 	%f236, [%rd1+100];
	ld.global.f32 	%f237, [%rd1+108];
	mul.ftz.f32 	%f238, %f47, %f237;
	mul.ftz.f32 	%f239, %f46, %f237;
	mul.ftz.f32 	%f240, %f48, %f237;
	fma.rn.ftz.f32 	%f241, %f236, %f45, %f240;
	fma.rn.ftz.f32 	%f242, %f236, %f43, %f239;
	fma.rn.ftz.f32 	%f243, %f236, %f44, %f238;
	add.ftz.f32 	%f244, %f237, %f236;
	neg.ftz.f32 	%f245, %f244;
	fma.rn.ftz.f32 	%f246, %f245, %f50, %f243;
	mov.b32 	 %r79, %f246;
	fma.rn.ftz.f32 	%f247, %f245, %f49, %f242;
	mov.b32 	 %r80, %f247;
	fma.rn.ftz.f32 	%f248, %f245, %f51, %f241;
	st.f32 	[%rd13+8], %f248;
	mov.b64	%rd59, {%r80, %r79};
	st.u64 	[%rd13], %rd59;

BB4_21:
	setp.eq.s64	%p16, %rd14, 0;
	@%p16 bra 	BB4_23;

	ld.global.f32 	%f249, [%rd1+104];
	ld.global.f32 	%f250, [%rd1+112];
	mul.ftz.f32 	%f251, %f47, %f250;
	mul.ftz.f32 	%f252, %f46, %f250;
	mul.ftz.f32 	%f253, %f48, %f250;
	fma.rn.ftz.f32 	%f254, %f249, %f45, %f253;
	fma.rn.ftz.f32 	%f255, %f249, %f43, %f252;
	fma.rn.ftz.f32 	%f256, %f249, %f44, %f251;
	add.ftz.f32 	%f257, %f250, %f249;
	neg.ftz.f32 	%f258, %f257;
	fma.rn.ftz.f32 	%f259, %f258, %f50, %f256;
	mov.b32 	 %r81, %f259;
	fma.rn.ftz.f32 	%f260, %f258, %f49, %f255;
	mov.b32 	 %r82, %f260;
	fma.rn.ftz.f32 	%f261, %f258, %f51, %f254;
	st.f32 	[%rd14+8], %f261;
	mov.b64	%rd60, {%r82, %r81};
	st.u64 	[%rd14], %rd60;

BB4_23:
	ld.global.f32 	%f262, [%rd1+4];
	ld.global.f32 	%f263, [%rd1+8];
	mul.ftz.f32 	%f264, %f47, %f263;
	mul.ftz.f32 	%f265, %f46, %f263;
	mul.ftz.f32 	%f266, %f48, %f263;
	fma.rn.ftz.f32 	%f267, %f262, %f45, %f266;
	fma.rn.ftz.f32 	%f268, %f262, %f43, %f265;
	fma.rn.ftz.f32 	%f269, %f262, %f44, %f264;
	mov.f32 	%f270, 0f3F800000;
	sub.ftz.f32 	%f271, %f270, %f262;
	sub.ftz.f32 	%f272, %f271, %f263;
	fma.rn.ftz.f32 	%f578, %f272, %f50, %f269;
	fma.rn.ftz.f32 	%f577, %f272, %f49, %f268;
	fma.rn.ftz.f32 	%f579, %f272, %f51, %f267;

BB4_64:
	st.param.v4.f32	[func_retval0+0], {%f577, %f578, %f579, %f555};
	ret;
}

.func  (.param .align 16 .b8 func_retval0[16]) mf_sample_vndf(
	.param .align 16 .b8 mf_sample_vndf_param_0[16],
	.param .align 8 .b8 mf_sample_vndf_param_1[8],
	.param .align 8 .b8 mf_sample_vndf_param_2[8]
)
{
	.reg .pred 	%p<16>;
	.reg .f32 	%f<136>;


	ld.param.v4.f32 	{%f48, %f49, %f50, %f51}, [mf_sample_vndf_param_0];
	ld.param.v2.f32 	{%f52, %f53}, [mf_sample_vndf_param_1];
	ld.param.v2.f32 	{%f54, %f55}, [mf_sample_vndf_param_2];
	mul.ftz.f32 	%f128, %f48, %f52;
	mul.ftz.f32 	%f129, %f49, %f53;
	mov.f32 	%f130, %f50;
	abs.f32 	%f56, %f128;
	setp.neu.ftz.f32	%p1, %f56, 0f00000000;
	@%p1 bra 	BB5_3;

	abs.f32 	%f57, %f129;
	setp.neu.ftz.f32	%p2, %f57, 0f00000000;
	@%p2 bra 	BB5_3;

	abs.f32 	%f58, %f50;
	setp.equ.ftz.f32	%p3, %f58, 0f00000000;
	@%p3 bra 	BB5_4;

BB5_3:
	mul.ftz.f32 	%f59, %f129, %f129;
	fma.rn.ftz.f32 	%f60, %f128, %f128, %f59;
	fma.rn.ftz.f32 	%f61, %f50, %f50, %f60;
	rsqrt.approx.ftz.f32 	%f62, %f61;
	mul.ftz.f32 	%f130, %f50, %f62;
	mul.ftz.f32 	%f129, %f129, %f62;
	mul.ftz.f32 	%f128, %f128, %f62;

BB5_4:
	setp.gtu.ftz.f32	%p4, %f130, 0f3F7FF972;
	setp.ltu.ftz.f32	%p5, %f130, 0f358637BD;
	or.pred  	%p6, %p4, %p5;
	@%p6 bra 	BB5_12;
	bra.uni 	BB5_5;

BB5_12:
	mov.f32 	%f100, 0f3F800000;
	sub.ftz.f32 	%f101, %f100, %f54;
	div.approx.ftz.f32 	%f102, %f54, %f101;
	sqrt.approx.f32 	%f103, %f102;
	mul.ftz.f32 	%f104, %f55, 0f40C90FDB;
	cos.approx.ftz.f32 	%f105, %f104;
	mul.ftz.f32 	%f132, %f103, %f105;
	sin.approx.ftz.f32 	%f106, %f104;
	mul.ftz.f32 	%f133, %f103, %f106;
	bra.uni 	BB5_13;

BB5_5:
	neg.ftz.f32 	%f65, %f130;
	fma.rn.ftz.f32 	%f66, %f65, %f130, 0f3F800000;
	sqrt.approx.f32 	%f67, %f66;
	div.approx.ftz.f32 	%f15, %f67, %f130;
	add.ftz.f32 	%f68, %f130, 0f3F800000;
	mul.ftz.f32 	%f16, %f68, 0f3F000000;
	setp.ltu.ftz.f32	%p7, %f16, 0f38D1B717;
	mov.f32 	%f133, 0f00000000;
	mov.f32 	%f132, %f133;
	@%p7 bra 	BB5_13;

	add.ftz.f32 	%f71, %f54, %f54;
	mul.ftz.f32 	%f72, %f71, %f16;
	div.approx.ftz.f32 	%f73, %f72, %f130;
	add.ftz.f32 	%f17, %f73, 0fBF800000;
	fma.rn.ftz.f32 	%f18, %f17, %f17, 0fBF800000;
	abs.f32 	%f74, %f18;
	setp.ltu.ftz.f32	%p8, %f74, 0f33D6BF95;
	mov.f32 	%f133, 0f00000000;
	mov.f32 	%f132, %f133;
	@%p8 bra 	BB5_13;

	rcp.approx.ftz.f32 	%f19, %f18;
	mul.ftz.f32 	%f75, %f15, %f15;
	mul.ftz.f32 	%f76, %f75, %f19;
	neg.ftz.f32 	%f77, %f75;
	fma.rn.ftz.f32 	%f78, %f17, %f17, %f77;
	mul.ftz.f32 	%f79, %f19, %f78;
	neg.ftz.f32 	%f80, %f79;
	fma.rn.ftz.f32 	%f81, %f76, %f19, %f80;
	mov.f32 	%f82, 0f00000000;
	max.f32 	%f83, %f81, %f82;
	sqrt.approx.f32 	%f20, %f83;
	fma.rn.ftz.f32 	%f131, %f15, %f19, %f20;
	rcp.approx.ftz.f32 	%f84, %f15;
	setp.gtu.ftz.f32	%p9, %f131, %f84;
	setp.ltu.ftz.f32	%p10, %f17, 0f00000000;
	or.pred  	%p11, %p10, %p9;
	@!%p11 bra 	BB5_9;
	bra.uni 	BB5_8;

BB5_8:
	neg.ftz.f32 	%f85, %f20;
	fma.rn.ftz.f32 	%f131, %f15, %f19, %f85;

BB5_9:
	setp.geu.ftz.f32	%p12, %f55, 0f3F000000;
	add.ftz.f32 	%f86, %f55, 0fBF000000;
	mov.f32 	%f87, 0f3F000000;
	sub.ftz.f32 	%f88, %f87, %f55;
	selp.f32	%f89, %f86, %f88, %p12;
	add.ftz.f32 	%f90, %f89, %f89;
	fma.rn.ftz.f32 	%f91, %f90, 0f3E8C3611, 0fBF3BD31C;
	fma.rn.ftz.f32 	%f92, %f90, %f91, 0f3EED4413;
	mul.ftz.f32 	%f93, %f90, %f92;
	fma.rn.ftz.f32 	%f94, %f89, 0f3E3E9D0F, 0f3E9E6C4C;
	fma.rn.ftz.f32 	%f95, %f90, %f94, 0fBF800000;
	fma.rn.ftz.f32 	%f96, %f90, %f95, 0f3F191676;
	div.approx.ftz.f32 	%f97, %f93, %f96;
	fma.rn.ftz.f32 	%f98, %f131, %f131, 0f3F800000;
	sqrt.approx.f32 	%f99, %f98;
	mul.ftz.f32 	%f24, %f97, %f99;
	setp.ltu.ftz.f32	%p13, %f55, 0f3F000000;
	@%p13 bra 	BB5_11;
	bra.uni 	BB5_10;

BB5_11:
	neg.ftz.f32 	%f133, %f24;
	mov.f32 	%f132, %f131;
	bra.uni 	BB5_13;

BB5_10:
	mov.f32 	%f133, %f24;
	mov.f32 	%f132, %f131;

BB5_13:
	mov.f32 	%f134, %f128;
	mov.f32 	%f135, %f129;
	abs.f32 	%f107, %f128;
	setp.neu.ftz.f32	%p14, %f107, 0f00000000;
	@%p14 bra 	BB5_15;

	abs.f32 	%f108, %f129;
	setp.equ.ftz.f32	%p15, %f108, 0f00000000;
	@%p15 bra 	BB5_16;

BB5_15:
	mul.ftz.f32 	%f109, %f129, %f129;
	fma.rn.ftz.f32 	%f110, %f128, %f128, %f109;
	rsqrt.approx.ftz.f32 	%f111, %f110;
	mul.ftz.f32 	%f135, %f129, %f111;
	mul.ftz.f32 	%f134, %f128, %f111;

BB5_16:
	mul.ftz.f32 	%f112, %f133, %f135;
	neg.ftz.f32 	%f113, %f112;
	fma.rn.ftz.f32 	%f114, %f134, %f132, %f113;
	mul.ftz.f32 	%f115, %f52, %f114;
	mul.ftz.f32 	%f116, %f133, %f134;
	fma.rn.ftz.f32 	%f117, %f135, %f132, %f116;
	mul.ftz.f32 	%f118, %f53, %f117;
	neg.ftz.f32 	%f119, %f118;
	neg.ftz.f32 	%f120, %f115;
	mul.ftz.f32 	%f121, %f118, %f118;
	fma.rn.ftz.f32 	%f122, %f120, %f120, %f121;
	add.ftz.f32 	%f123, %f122, 0f3F800000;
	rsqrt.approx.ftz.f32 	%f124, %f123;
	mul.ftz.f32 	%f125, %f119, %f124;
	mul.ftz.f32 	%f126, %f120, %f124;
	st.param.v4.f32	[func_retval0+0], {%f126, %f125, %f124, %f127};
	ret;
}

.func  (.param .align 16 .b8 func_retval0[16]) mf_eval_phase_glass(
	.param .align 16 .b8 mf_eval_phase_glass_param_0[16],
	.param .b32 mf_eval_phase_glass_param_1,
	.param .align 16 .b8 mf_eval_phase_glass_param_2[16],
	.param .b32 mf_eval_phase_glass_param_3,
	.param .align 8 .b8 mf_eval_phase_glass_param_4[8],
	.param .b32 mf_eval_phase_glass_param_5
)
{
	.reg .pred 	%p<15>;
	.reg .b16 	%rs<3>;
	.reg .f32 	%f<181>;


	ld.param.v4.f32 	{%f64, %f65, %f66, %f67}, [mf_eval_phase_glass_param_0];
	ld.param.f32 	%f54, [mf_eval_phase_glass_param_1];
	ld.param.v4.f32 	{%f68, %f69, %f70, %f71}, [mf_eval_phase_glass_param_2];
	ld.param.u8 	%rs1, [mf_eval_phase_glass_param_3];
	and.b16  	%rs2, %rs1, 1;
	setp.eq.b16	%p1, %rs2, 1;
	ld.param.v2.f32 	{%f72, %f73}, [mf_eval_phase_glass_param_4];
	ld.param.f32 	%f60, [mf_eval_phase_glass_param_5];
	setp.gtu.ftz.f32	%p2, %f66, 0f3F7FF972;
	mov.f32 	%f180, 0f00000000;
	mov.f32 	%f179, %f180;
	mov.f32 	%f178, %f180;
	@%p2 bra 	BB6_19;

	setp.ltu.ftz.f32	%p3, %f66, 0fBF7FF972;
	mul.ftz.f32 	%f74, %f66, %f54;
	selp.f32	%f2, 0f3F800000, %f74, %p3;
	@%p1 bra 	BB6_10;
	bra.uni 	BB6_2;

BB6_10:
	sub.ftz.f32 	%f174, %f69, %f65;
	sub.ftz.f32 	%f175, %f70, %f66;
	sub.ftz.f32 	%f173, %f68, %f64;
	abs.f32 	%f125, %f173;
	setp.neu.ftz.f32	%p10, %f125, 0f00000000;
	@%p10 bra 	BB6_13;

	abs.f32 	%f126, %f174;
	setp.neu.ftz.f32	%p11, %f126, 0f00000000;
	@%p11 bra 	BB6_13;

	abs.f32 	%f127, %f175;
	setp.equ.ftz.f32	%p12, %f127, 0f00000000;
	@%p12 bra 	BB6_14;

BB6_13:
	mul.ftz.f32 	%f128, %f174, %f174;
	fma.rn.ftz.f32 	%f129, %f173, %f173, %f128;
	fma.rn.ftz.f32 	%f130, %f175, %f175, %f129;
	rsqrt.approx.ftz.f32 	%f131, %f130;
	mul.ftz.f32 	%f175, %f175, %f131;
	mul.ftz.f32 	%f174, %f174, %f131;
	mul.ftz.f32 	%f173, %f173, %f131;

BB6_14:
	setp.ltu.ftz.f32	%p13, %f175, 0f00000000;
	mov.f32 	%f180, 0f00000000;
	mov.f32 	%f179, %f180;
	mov.f32 	%f178, %f180;
	@%p13 bra 	BB6_19;

	neg.ftz.f32 	%f136, %f64;
	neg.ftz.f32 	%f137, %f65;
	mul.ftz.f32 	%f138, %f137, %f174;
	fma.rn.ftz.f32 	%f139, %f136, %f173, %f138;
	neg.ftz.f32 	%f140, %f66;
	fma.rn.ftz.f32 	%f38, %f140, %f175, %f139;
	abs.f32 	%f39, %f38;
	fma.rn.ftz.f32 	%f141, %f60, %f60, 0fBF800000;
	fma.rn.ftz.f32 	%f40, %f39, %f39, %f141;
	mov.f32 	%f135, 0f3F800000;
	setp.leu.ftz.f32	%p14, %f40, 0f00000000;
	mov.f32 	%f176, %f135;
	@%p14 bra 	BB6_17;

	sqrt.approx.f32 	%f142, %f40;
	sub.ftz.f32 	%f143, %f142, %f39;
	add.ftz.f32 	%f144, %f39, %f142;
	div.approx.ftz.f32 	%f145, %f143, %f144;
	fma.rn.ftz.f32 	%f146, %f39, %f144, 0fBF800000;
	fma.rn.ftz.f32 	%f147, %f39, %f143, 0f3F800000;
	div.approx.ftz.f32 	%f148, %f146, %f147;
	mul.ftz.f32 	%f149, %f145, 0f3F000000;
	mul.ftz.f32 	%f150, %f145, %f149;
	fma.rn.ftz.f32 	%f151, %f148, %f148, 0f3F800000;
	mul.ftz.f32 	%f41, %f150, %f151;
	mov.f32 	%f176, %f41;

BB6_17:
	mov.f32 	%f42, %f176;
	mov.f32 	%f152, 0f00000000;
	max.f32 	%f153, %f152, %f38;
	mul.ftz.f32 	%f154, %f42, %f153;
	mul.rn.f32 	%f155, %f72, %f72;
	mul.rn.f32 	%f156, %f175, %f175;
	sub.ftz.f32 	%f158, %f135, %f156;
	fma.rn.ftz.f32 	%f159, %f156, %f155, %f158;
	mul.ftz.f32 	%f160, %f159, 0f40490FDB;
	mul.ftz.f32 	%f161, %f159, %f160;
	mov.f32 	%f162, 0f33D6BF95;
	max.f32 	%f163, %f161, %f162;
	div.approx.ftz.f32 	%f164, %f155, %f163;
	mul.ftz.f32 	%f165, %f154, %f164;
	mul.ftz.f32 	%f166, %f165, 0f3E800000;
	mul.ftz.f32 	%f167, %f2, %f38;
	div.approx.ftz.f32 	%f177, %f166, %f167;
	bra.uni 	BB6_18;

BB6_2:
	neg.ftz.f32 	%f3, %f64;
	neg.ftz.f32 	%f5, %f66;
	neg.ftz.f32 	%f4, %f65;
	fma.rn.ftz.f32 	%f10, %f69, %f60, %f4;
	fma.rn.ftz.f32 	%f171, %f70, %f60, %f5;
	fma.rn.ftz.f32 	%f9, %f68, %f60, %f3;
	mov.f32 	%f169, %f9;
	mov.f32 	%f170, %f10;
	abs.f32 	%f75, %f9;
	setp.neu.ftz.f32	%p4, %f75, 0f00000000;
	@%p4 bra 	BB6_5;

	abs.f32 	%f76, %f10;
	setp.neu.ftz.f32	%p5, %f76, 0f00000000;
	@%p5 bra 	BB6_5;

	abs.f32 	%f77, %f171;
	setp.equ.ftz.f32	%p6, %f77, 0f00000000;
	@%p6 bra 	BB6_6;

BB6_5:
	mul.ftz.f32 	%f78, %f10, %f10;
	fma.rn.ftz.f32 	%f79, %f9, %f9, %f78;
	fma.rn.ftz.f32 	%f80, %f171, %f171, %f79;
	rsqrt.approx.ftz.f32 	%f81, %f80;
	mul.ftz.f32 	%f171, %f171, %f81;
	mul.ftz.f32 	%f170, %f10, %f81;
	mul.ftz.f32 	%f169, %f9, %f81;

BB6_6:
	setp.ltu.ftz.f32	%p7, %f171, 0f00000000;
	neg.ftz.f32 	%f85, %f170;
	neg.ftz.f32 	%f86, %f169;
	selp.f32	%f87, %f86, %f169, %p7;
	selp.f32	%f88, %f85, %f170, %p7;
	mul.ftz.f32 	%f89, %f4, %f88;
	fma.rn.ftz.f32 	%f90, %f3, %f87, %f89;
	abs.ftz.f32 	%f17, %f171;
	fma.rn.ftz.f32 	%f18, %f5, %f17, %f90;
	mul.ftz.f32 	%f91, %f69, %f88;
	fma.rn.ftz.f32 	%f92, %f68, %f87, %f91;
	fma.rn.ftz.f32 	%f19, %f70, %f17, %f92;
	setp.ltu.ftz.f32	%p8, %f18, 0f00000000;
	mov.f32 	%f180, 0f00000000;
	mov.f32 	%f179, %f180;
	mov.f32 	%f178, %f180;
	@%p8 bra 	BB6_19;

	fma.rn.ftz.f32 	%f20, %f60, %f19, %f18;
	fma.rn.ftz.f32 	%f94, %f60, %f60, 0fBF800000;
	abs.f32 	%f21, %f18;
	fma.rn.ftz.f32 	%f22, %f21, %f21, %f94;
	mov.f32 	%f93, 0f3F800000;
	setp.leu.ftz.f32	%p9, %f22, 0f00000000;
	mov.f32 	%f172, %f93;
	@%p9 bra 	BB6_9;

	sqrt.approx.f32 	%f95, %f22;
	sub.ftz.f32 	%f96, %f95, %f21;
	add.ftz.f32 	%f97, %f21, %f95;
	div.approx.ftz.f32 	%f98, %f96, %f97;
	fma.rn.ftz.f32 	%f99, %f21, %f97, 0fBF800000;
	fma.rn.ftz.f32 	%f100, %f21, %f96, 0f3F800000;
	div.approx.ftz.f32 	%f101, %f99, %f100;
	mul.ftz.f32 	%f102, %f98, 0f3F000000;
	mul.ftz.f32 	%f103, %f98, %f102;
	fma.rn.ftz.f32 	%f104, %f101, %f101, 0f3F800000;
	mul.ftz.f32 	%f23, %f103, %f104;
	mov.f32 	%f172, %f23;

BB6_9:
	mov.f32 	%f24, %f172;
	mov.f32 	%f105, 0f00000000;
	max.f32 	%f106, %f105, %f18;
	sub.ftz.f32 	%f108, %f93, %f24;
	mul.ftz.f32 	%f109, %f108, %f106;
	neg.ftz.f32 	%f110, %f19;
	max.f32 	%f111, %f105, %f110;
	mul.ftz.f32 	%f112, %f109, %f111;
	mul.rn.f32 	%f113, %f72, %f72;
	mul.rn.f32 	%f114, %f17, %f17;
	sub.ftz.f32 	%f115, %f93, %f114;
	fma.rn.ftz.f32 	%f116, %f114, %f113, %f115;
	mul.ftz.f32 	%f117, %f116, 0f40490FDB;
	mul.ftz.f32 	%f118, %f116, %f117;
	mov.f32 	%f119, 0f33D6BF95;
	max.f32 	%f120, %f118, %f119;
	div.approx.ftz.f32 	%f121, %f113, %f120;
	mul.ftz.f32 	%f122, %f112, %f121;
	mul.ftz.f32 	%f123, %f2, %f20;
	mul.ftz.f32 	%f124, %f20, %f123;
	div.approx.ftz.f32 	%f177, %f122, %f124;

BB6_18:
	mov.f32 	%f180, %f177;
	mov.f32 	%f179, %f177;
	mov.f32 	%f178, %f177;

BB6_19:
	st.param.v4.f32	[func_retval0+0], {%f178, %f179, %f180, %f168};
	ret;
}

.func  (.param .b32 func_retval0) mf_sample_height(
	.param .align 16 .b8 mf_sample_height_param_0[16],
	.param .b64 mf_sample_height_param_1,
	.param .b64 mf_sample_height_param_2,
	.param .b64 mf_sample_height_param_3,
	.param .b64 mf_sample_height_param_4,
	.param .b32 mf_sample_height_param_5
)
{
	.reg .pred 	%p<17>;
	.reg .f32 	%f<40>;
	.reg .b32 	%r<2>;
	.reg .b64 	%rd<9>;


	ld.param.v4.f32 	{%f10, %f11, %f12, %f13}, [mf_sample_height_param_0];
	ld.param.u64 	%rd5, [mf_sample_height_param_1];
	ld.param.u64 	%rd6, [mf_sample_height_param_2];
	ld.param.u64 	%rd7, [mf_sample_height_param_3];
	ld.param.u64 	%rd8, [mf_sample_height_param_4];
	ld.param.f32 	%f9, [mf_sample_height_param_5];
	cvta.to.local.u64 	%rd1, %rd7;
	cvta.to.local.u64 	%rd2, %rd8;
	cvta.to.local.u64 	%rd3, %rd5;
	cvta.to.local.u64 	%rd4, %rd6;
	setp.gtu.ftz.f32	%p3, %f12, 0f3F7FF972;
	mov.pred 	%p2, 0;
	mov.pred 	%p16, %p2;
	@%p3 bra 	BB7_12;

	setp.ltu.ftz.f32	%p4, %f12, 0fBF7FF972;
	@%p4 bra 	BB7_9;
	bra.uni 	BB7_2;

BB7_9:
	ld.local.f32 	%f31, [%rd4];
	mul.rn.f32 	%f32, %f31, %f9;
	st.local.f32 	[%rd4], %f32;
	cvt.sat.f32.f32	%f33, %f32;
	fma.rn.ftz.f32 	%f34, %f33, 0f40000000, 0fBF800000;
	st.local.f32 	[%rd3], %f34;
	setp.ltu.ftz.f32	%p12, %f12, 0f3727C5AC;
	mov.f32 	%f39, 0f00000000;
	@%p12 bra 	BB7_11;

	ld.local.f32 	%f35, [%rd2];
	ld.local.f32 	%f36, [%rd4];
	// Callseq Start 284
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f36;
	.param .b32 param1;
	st.param.f32	[param1+0], %f35;
	.param .b32 retval0;
	call.uni (retval0), 
	_Z3powff, 
	(
	param0, 
	param1
	);
	ld.param.f32	%f39, [retval0+0];
	
	//{
	}// Callseq End 284

BB7_11:
	st.local.f32 	[%rd1], %f39;
	mov.pred 	%p16, -1;
	bra.uni 	BB7_12;

BB7_2:
	abs.f32 	%f14, %f12;
	setp.ltu.ftz.f32	%p6, %f14, 0f38D1B717;
	mov.pred 	%p5, -1;
	mov.pred 	%p16, %p5;
	@%p6 bra 	BB7_12;

	ld.local.f32 	%f15, [%rd1];
	mov.f32 	%f37, 0f3F800000;
	sub.ftz.f32 	%f17, %f37, %f15;
	setp.ltu.ftz.f32	%p8, %f17, %f9;
	mov.pred 	%p14, %p2;
	mov.pred 	%p16, %p14;
	@%p8 bra 	BB7_12;

	ld.local.f32 	%f2, [%rd2];
	setp.geu.ftz.f32	%p9, %f2, 0f00000000;
	@%p9 bra 	BB7_6;

	mov.f32 	%f19, 0f3F800000;
	sub.ftz.f32 	%f20, %f19, %f9;
	mov.f32 	%f21, 0fBF800000;
	div.approx.ftz.f32 	%f22, %f21, %f2;
	// Callseq Start 282
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f20;
	.param .b32 param1;
	st.param.f32	[param1+0], %f22;
	.param .b32 retval0;
	call.uni (retval0), 
	_Z3powff, 
	(
	param0, 
	param1
	);
	ld.param.f32	%f23, [retval0+0];
	
	//{
	}// Callseq End 282
	ld.local.f32 	%f24, [%rd4];
	mul.rn.f32 	%f37, %f24, %f23;

BB7_6:
	st.local.f32 	[%rd4], %f37;
	cvt.sat.f32.f32	%f26, %f37;
	fma.rn.ftz.f32 	%f27, %f26, 0f40000000, 0fBF800000;
	st.local.f32 	[%rd3], %f27;
	setp.ltu.ftz.f32	%p10, %f12, 0f3727C5AC;
	mov.f32 	%f38, 0f00000000;
	@%p10 bra 	BB7_8;

	ld.local.f32 	%f28, [%rd2];
	ld.local.f32 	%f29, [%rd4];
	// Callseq Start 283
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f29;
	.param .b32 param1;
	st.param.f32	[param1+0], %f28;
	.param .b32 retval0;
	call.uni (retval0), 
	_Z3powff, 
	(
	param0, 
	param1
	);
	ld.param.f32	%f38, [retval0+0];
	
	//{
	}// Callseq End 283

BB7_8:
	st.local.f32 	[%rd1], %f38;
	mov.pred 	%p16, %p5;

BB7_12:
	selp.u32	%r1, 1, 0, %p16;
	st.param.b32	[func_retval0+0], %r1;
	ret;
}

.func  (.param .b32 func_retval0) mf_glass_pdf(
	.param .align 16 .b8 mf_glass_pdf_param_0[16],
	.param .align 16 .b8 mf_glass_pdf_param_1[16],
	.param .b32 mf_glass_pdf_param_2,
	.param .b32 mf_glass_pdf_param_3
)
{
	.reg .pred 	%p<16>;
	.reg .f32 	%f<156>;


	ld.param.v4.f32 	{%f44, %f45, %f46, %f47}, [mf_glass_pdf_param_0];
	ld.param.v4.f32 	{%f48, %f49, %f50, %f51}, [mf_glass_pdf_param_1];
	ld.param.f32 	%f42, [mf_glass_pdf_param_2];
	ld.param.f32 	%f43, [mf_glass_pdf_param_3];
	mul.ftz.f32 	%f52, %f46, %f50;
	setp.gtu.ftz.f32	%p1, %f52, 0f00000000;
	@%p1 bra 	BB8_8;
	bra.uni 	BB8_1;

BB8_8:
	add.ftz.f32 	%f151, %f44, %f48;
	abs.f32 	%f77, %f151;
	setp.neu.ftz.f32	%p6, %f77, 0f00000000;
	@%p6 bra 	BB8_11;

	add.ftz.f32 	%f152, %f45, %f49;
	abs.f32 	%f79, %f152;
	setp.neu.ftz.f32	%p7, %f79, 0f00000000;
	@%p7 bra 	BB8_11;

	add.ftz.f32 	%f153, %f46, %f50;
	abs.f32 	%f80, %f153;
	setp.equ.ftz.f32	%p8, %f80, 0f00000000;
	@%p8 bra 	BB8_12;

BB8_11:
	add.ftz.f32 	%f81, %f46, %f50;
	add.ftz.f32 	%f83, %f45, %f49;
	mul.ftz.f32 	%f84, %f83, %f83;
	fma.rn.ftz.f32 	%f85, %f151, %f151, %f84;
	fma.rn.ftz.f32 	%f86, %f81, %f81, %f85;
	rsqrt.approx.ftz.f32 	%f87, %f86;
	mul.ftz.f32 	%f153, %f81, %f87;
	mul.ftz.f32 	%f152, %f83, %f87;
	mul.ftz.f32 	%f151, %f151, %f87;

BB8_12:
	mul.ftz.f32 	%f89, %f45, %f152;
	fma.rn.ftz.f32 	%f90, %f44, %f151, %f89;
	fma.rn.ftz.f32 	%f91, %f46, %f153, %f90;
	abs.f32 	%f25, %f91;
	fma.rn.ftz.f32 	%f92, %f43, %f43, 0fBF800000;
	fma.rn.ftz.f32 	%f26, %f25, %f25, %f92;
	mov.f32 	%f154, 0f3F800000;
	setp.leu.ftz.f32	%p9, %f26, 0f00000000;
	@%p9 bra 	BB8_14;

	sqrt.approx.f32 	%f93, %f26;
	sub.ftz.f32 	%f94, %f93, %f25;
	add.ftz.f32 	%f95, %f25, %f93;
	div.approx.ftz.f32 	%f96, %f94, %f95;
	fma.rn.ftz.f32 	%f97, %f25, %f95, 0fBF800000;
	fma.rn.ftz.f32 	%f98, %f25, %f94, 0f3F800000;
	div.approx.ftz.f32 	%f99, %f97, %f98;
	mul.ftz.f32 	%f100, %f96, 0f3F000000;
	mul.ftz.f32 	%f101, %f96, %f100;
	fma.rn.ftz.f32 	%f102, %f99, %f99, 0f3F800000;
	mul.ftz.f32 	%f154, %f101, %f102;
	bra.uni 	BB8_14;

BB8_1:
	fma.rn.ftz.f32 	%f152, %f49, %f43, %f45;
	fma.rn.ftz.f32 	%f153, %f50, %f43, %f46;
	fma.rn.ftz.f32 	%f151, %f48, %f43, %f44;
	abs.f32 	%f53, %f151;
	setp.neu.ftz.f32	%p2, %f53, 0f00000000;
	@%p2 bra 	BB8_4;

	abs.f32 	%f54, %f152;
	setp.neu.ftz.f32	%p3, %f54, 0f00000000;
	@%p3 bra 	BB8_4;

	abs.f32 	%f55, %f153;
	setp.equ.ftz.f32	%p4, %f55, 0f00000000;
	@%p4 bra 	BB8_5;

BB8_4:
	mul.ftz.f32 	%f56, %f152, %f152;
	fma.rn.ftz.f32 	%f57, %f151, %f151, %f56;
	fma.rn.ftz.f32 	%f58, %f153, %f153, %f57;
	rsqrt.approx.ftz.f32 	%f59, %f58;
	mul.ftz.f32 	%f153, %f153, %f59;
	mul.ftz.f32 	%f152, %f152, %f59;
	mul.ftz.f32 	%f151, %f151, %f59;

BB8_5:
	mul.ftz.f32 	%f61, %f45, %f152;
	fma.rn.ftz.f32 	%f62, %f44, %f151, %f61;
	fma.rn.ftz.f32 	%f63, %f46, %f153, %f62;
	abs.f32 	%f11, %f63;
	fma.rn.ftz.f32 	%f64, %f43, %f43, 0fBF800000;
	fma.rn.ftz.f32 	%f12, %f11, %f11, %f64;
	mov.f32 	%f60, 0f3F800000;
	setp.leu.ftz.f32	%p5, %f12, 0f00000000;
	mov.f32 	%f150, %f60;
	@%p5 bra 	BB8_7;

	sqrt.approx.f32 	%f65, %f12;
	sub.ftz.f32 	%f66, %f65, %f11;
	add.ftz.f32 	%f67, %f11, %f65;
	div.approx.ftz.f32 	%f68, %f66, %f67;
	fma.rn.ftz.f32 	%f69, %f11, %f67, 0fBF800000;
	fma.rn.ftz.f32 	%f70, %f11, %f66, 0f3F800000;
	div.approx.ftz.f32 	%f71, %f69, %f70;
	mul.ftz.f32 	%f72, %f68, 0f3F000000;
	mul.ftz.f32 	%f73, %f68, %f72;
	fma.rn.ftz.f32 	%f74, %f71, %f71, 0f3F800000;
	mul.ftz.f32 	%f13, %f73, %f74;
	mov.f32 	%f150, %f13;

BB8_7:
	mov.f32 	%f14, %f150;
	sub.ftz.f32 	%f154, %f60, %f14;

BB8_14:
	setp.ltu.ftz.f32	%p10, %f153, 0f00000000;
	neg.ftz.f32 	%f104, %f152;
	neg.ftz.f32 	%f105, %f151;
	setp.ltu.ftz.f32	%p11, %f46, 0f00000000;
	neg.ftz.f32 	%f106, %f45;
	neg.ftz.f32 	%f107, %f44;
	selp.f32	%f108, %f107, %f44, %p11;
	selp.f32	%f109, %f105, %f151, %p10;
	selp.f32	%f110, %f106, %f45, %p11;
	selp.f32	%f111, %f104, %f152, %p10;
	mul.ftz.f32 	%f112, %f110, %f111;
	fma.rn.ftz.f32 	%f113, %f108, %f109, %f112;
	abs.ftz.f32 	%f32, %f46;
	abs.ftz.f32 	%f114, %f153;
	fma.rn.ftz.f32 	%f115, %f32, %f114, %f113;
	mov.f32 	%f116, 0f00000000;
	max.f32 	%f117, %f116, %f115;
	mul.ftz.f32 	%f118, %f154, %f117;
	mul.rn.f32 	%f119, %f114, %f114;
	mov.f32 	%f155, 0f3F800000;
	sub.ftz.f32 	%f120, %f155, %f119;
	mul.rn.f32 	%f121, %f42, %f42;
	fma.rn.ftz.f32 	%f122, %f119, %f121, %f120;
	mul.ftz.f32 	%f123, %f122, 0f40490FDB;
	mul.ftz.f32 	%f124, %f122, %f123;
	mov.f32 	%f125, 0f33D6BF95;
	max.f32 	%f126, %f124, %f125;
	div.approx.ftz.f32 	%f127, %f121, %f126;
	mul.ftz.f32 	%f33, %f118, %f127;
	setp.gtu.ftz.f32	%p12, %f32, 0f3F7FF972;
	@%p12 bra 	BB8_17;

	setp.ltu.ftz.f32	%p13, %f32, 0fBF7FF972;
	mov.f32 	%f155, 0f38D1C000;
	@%p13 bra 	BB8_17;

	mul.ftz.f32 	%f129, %f32, %f32;
	max.f32 	%f131, %f129, %f125;
	rcp.approx.ftz.f32 	%f132, %f131;
	mul.ftz.f32 	%f137, %f42, %f108;
	mul.ftz.f32 	%f138, %f42, %f110;
	mul.ftz.f32 	%f139, %f138, %f138;
	fma.rn.ftz.f32 	%f140, %f137, %f137, %f139;
	fma.rn.ftz.f32 	%f141, %f140, %f132, 0f3F800000;
	sqrt.approx.f32 	%f142, %f141;
	neg.ftz.f32 	%f143, %f142;
	setp.leu.ftz.f32	%p15, %f32, 0f00000000;
	selp.f32	%f144, %f143, %f142, %p15;
	add.ftz.f32 	%f145, %f144, 0fBF800000;
	fma.rn.ftz.f32 	%f155, %f145, 0f3F000000, 0f3F800000;

BB8_17:
	mul.ftz.f32 	%f146, %f32, %f155;
	div.approx.ftz.f32 	%f147, %f33, %f146;
	abs.f32 	%f148, %f50;
	add.ftz.f32 	%f149, %f147, %f148;
	st.param.f32	[func_retval0+0], %f149;
	ret;
}

.func  (.param .align 16 .b8 func_retval0[16]) mf_eval_glass(
	.param .align 16 .b8 mf_eval_glass_param_0[16],
	.param .align 16 .b8 mf_eval_glass_param_1[16],
	.param .b32 mf_eval_glass_param_2,
	.param .align 16 .b8 mf_eval_glass_param_3[16],
	.param .b32 mf_eval_glass_param_4,
	.param .b32 mf_eval_glass_param_5,
	.param .b64 mf_eval_glass_param_6,
	.param .b32 mf_eval_glass_param_7
)
{
	.local .align 4 .b8 	__local_depot9[16];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<49>;
	.reg .b16 	%rs<6>;
	.reg .f32 	%f<356>;
	.reg .b32 	%r<22>;
	.reg .b64 	%rd<23>;


	mov.u64 	%rd22, __local_depot9;
	cvta.local.u64 	%SP, %rd22;
	ld.param.v4.f32 	{%f153, %f154, %f155, %f156}, [mf_eval_glass_param_0];
	ld.param.v4.f32 	{%f157, %f158, %f159, %f160}, [mf_eval_glass_param_1];
	ld.param.u8 	%rs1, [mf_eval_glass_param_2];
	and.b16  	%rs2, %rs1, 1;
	setp.eq.b16	%p11, %rs2, 1;
	ld.param.v4.f32 	{%f161, %f162, %f163, %f164}, [mf_eval_glass_param_3];
	ld.param.f32 	%f150, [mf_eval_glass_param_4];
	ld.param.f32 	%f151, [mf_eval_glass_param_5];
	ld.param.u64 	%rd5, [mf_eval_glass_param_6];
	ld.param.f32 	%f152, [mf_eval_glass_param_7];
	add.u64 	%rd6, %SP, 0;
	cvta.to.local.u64 	%rd1, %rd6;
	add.u64 	%rd7, %SP, 4;
	cvta.to.local.u64 	%rd2, %rd7;
	add.u64 	%rd8, %SP, 8;
	cvta.to.local.u64 	%rd3, %rd8;
	add.u64 	%rd9, %SP, 12;
	cvta.to.local.u64 	%rd4, %rd9;
	mul.ftz.f32 	%f165, %f155, %f159;
	setp.ltu.ftz.f32	%p12, %f165, 0f00000000;
	@%p12 bra 	BB9_2;
	bra.uni 	BB9_1;

BB9_2:
	neg.ftz.f32 	%f166, %f159;
	setp.gtu.ftz.f32	%p46, %f155, %f166;
	neg.ftz.f32 	%f167, %f155;
	neg.ftz.f32 	%f168, %f153;
	neg.ftz.f32 	%f169, %f154;
	selp.f32	%f332, %f169, %f158, %p46;
	selp.f32	%f331, %f168, %f157, %p46;
	selp.f32	%f333, %f167, %f159, %p46;
	neg.ftz.f32 	%f171, %f157;
	neg.ftz.f32 	%f172, %f158;
	selp.f32	%f335, %f172, %f154, %p46;
	selp.f32	%f334, %f171, %f153, %p46;
	selp.f32	%f336, %f166, %f155, %p46;
	bra.uni 	BB9_3;

BB9_1:
	setp.ltu.ftz.f32	%p46, %f159, %f155;
	selp.f32	%f332, %f154, %f158, %p46;
	selp.f32	%f331, %f153, %f157, %p46;
	selp.f32	%f333, %f155, %f159, %p46;
	selp.f32	%f335, %f158, %f154, %p46;
	selp.f32	%f334, %f157, %f153, %p46;
	selp.f32	%f336, %f159, %f155, %p46;

BB9_3:
	setp.ltu.ftz.f32	%p13, %f336, 0f3727C5AC;
	mov.f32 	%f355, 0f00000000;
	mov.f32 	%f354, %f355;
	mov.f32 	%f353, %f355;
	@%p13 bra 	BB9_44;

	setp.geu.ftz.f32	%p14, %f333, 0f3727C5AC;
	not.pred 	%p4, %p11;
	or.pred  	%p15, %p14, %p4;
	setp.leu.ftz.f32	%p16, %f333, 0fB727C5AC;
	or.pred  	%p17, %p16, %p11;
	and.pred  	%p18, %p15, %p17;
	mov.f32 	%f355, 0f00000000;
	mov.f32 	%f354, %f355;
	mov.f32 	%f353, %f355;
	@!%p18 bra 	BB9_44;
	bra.uni 	BB9_5;

BB9_5:
	neg.ftz.f32 	%f343, %f334;
	neg.ftz.f32 	%f344, %f335;
	neg.ftz.f32 	%f28, %f336;
	mov.f32 	%f345, %f28;
	setp.gtu.ftz.f32	%p19, %f28, 0f3F7FF972;
	mov.f32 	%f179, 0f00000000;
	mov.f32 	%f339, %f179;
	@%p19 bra 	BB9_8;

	setp.ltu.ftz.f32	%p20, %f28, 0fBF7FF972;
	mov.f32 	%f180, 0fBF7FF972;
	mov.f32 	%f339, %f180;
	@%p20 bra 	BB9_8;

	mul.ftz.f32 	%f181, %f28, %f28;
	mov.f32 	%f182, 0f33D6BF95;
	max.f32 	%f183, %f181, %f182;
	rcp.approx.ftz.f32 	%f184, %f183;
	mul.ftz.f32 	%f185, %f150, %f343;
	mul.ftz.f32 	%f186, %f151, %f344;
	mul.ftz.f32 	%f187, %f186, %f186;
	fma.rn.ftz.f32 	%f188, %f185, %f185, %f187;
	fma.rn.ftz.f32 	%f189, %f188, %f184, 0f3F800000;
	sqrt.approx.f32 	%f190, %f189;
	neg.ftz.f32 	%f191, %f190;
	setp.leu.ftz.f32	%p21, %f28, 0f00000000;
	selp.f32	%f192, %f191, %f190, %p21;
	add.ftz.f32 	%f193, %f192, 0fBF800000;
	mul.ftz.f32 	%f29, %f193, 0f3F000000;
	mov.f32 	%f339, %f29;

BB9_8:
	mov.f32 	%f30, %f339;
	st.local.f32 	[%rd1], %f30;
	neg.ftz.f32 	%f33, %f333;
	neg.ftz.f32 	%f32, %f332;
	neg.ftz.f32 	%f31, %f331;
	selp.f32	%f34, %f331, %f31, %p11;
	selp.f32	%f35, %f332, %f32, %p11;
	selp.f32	%f37, %f333, %f33, %p11;
	setp.gtu.ftz.f32	%p22, %f37, 0f3F7FF972;
	mov.f32 	%f338, %f179;
	@%p22 bra 	BB9_11;

	setp.ltu.ftz.f32	%p23, %f37, 0fBF7FF972;
	mov.f32 	%f338, 0fBF7FF972;
	@%p23 bra 	BB9_11;

	mul.ftz.f32 	%f196, %f37, %f37;
	mov.f32 	%f197, 0f33D6BF95;
	max.f32 	%f198, %f196, %f197;
	rcp.approx.ftz.f32 	%f199, %f198;
	mul.ftz.f32 	%f200, %f150, %f34;
	mul.ftz.f32 	%f201, %f151, %f35;
	mul.ftz.f32 	%f202, %f201, %f201;
	fma.rn.ftz.f32 	%f203, %f200, %f200, %f202;
	fma.rn.ftz.f32 	%f204, %f203, %f199, 0f3F800000;
	sqrt.approx.f32 	%f205, %f204;
	neg.ftz.f32 	%f206, %f205;
	setp.leu.ftz.f32	%p24, %f37, 0f00000000;
	selp.f32	%f207, %f206, %f205, %p24;
	add.ftz.f32 	%f208, %f207, 0fBF800000;
	mul.ftz.f32 	%f338, %f208, 0f3F000000;

BB9_11:
	neg.ftz.f32 	%f40, %f30;
	selp.u16	%rs3, 1, 0, %p11;
	cvt.u32.u16	%r8, %rs3;
	// Callseq Start 285
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 16 .b8 param0[16];
	st.param.v4.f32	[param0+0], {%f343, %f344, %f28, %f209};
	.param .b32 param1;
	st.param.f32	[param1+0], %f30;
	.param .align 16 .b8 param2[16];
	st.param.v4.f32	[param2+0], {%f331, %f332, %f333, %f210};
	.param .b32 param3;
	st.param.b32	[param3+0], %r8;
	.param .align 8 .b8 param4[8];
	st.param.v2.f32	[param4+0], {%f150, %f151};
	.param .b32 param5;
	st.param.f32	[param5+0], %f152;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	mf_eval_phase_glass, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5
	);
	ld.param.v4.f32	{%f41, %f42, %f43, %f211}, [retval0+0];
	
	//{
	}// Callseq End 285
	@%p11 bra 	BB9_13;
	bra.uni 	BB9_12;

BB9_13:
	sub.ftz.f32 	%f222, %f338, %f30;
	div.approx.ftz.f32 	%f223, %f40, %f222;
	mul.rn.f32 	%f353, %f41, %f223;
	mul.rn.f32 	%f354, %f42, %f223;
	mul.rn.f32 	%f355, %f43, %f223;
	bra.uni 	BB9_14;

BB9_12:
	add.ftz.f32 	%f212, %f338, 0f3F800000;
	// Callseq Start 286
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f212;
	.param .b32 retval0;
	call.uni (retval0), 
	_Z6lgammaf, 
	(
	param0
	);
	ld.param.f32	%f213, [retval0+0];
	
	//{
	}// Callseq End 286
	// Callseq Start 287
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f40;
	.param .b32 retval0;
	call.uni (retval0), 
	_Z6lgammaf, 
	(
	param0
	);
	ld.param.f32	%f214, [retval0+0];
	
	//{
	}// Callseq End 287
	add.ftz.f32 	%f215, %f214, %f213;
	sub.ftz.f32 	%f216, %f212, %f30;
	// Callseq Start 288
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f216;
	.param .b32 retval0;
	call.uni (retval0), 
	_Z6lgammaf, 
	(
	param0
	);
	ld.param.f32	%f217, [retval0+0];
	
	//{
	}// Callseq End 288
	sub.ftz.f32 	%f218, %f215, %f217;
	mul.ftz.f32 	%f219, %f218, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f220, %f219;
	mul.ftz.f32 	%f221, %f220, %f40;
	mul.rn.f32 	%f353, %f41, %f221;
	mul.rn.f32 	%f354, %f42, %f221;
	mul.rn.f32 	%f355, %f43, %f221;

BB9_14:
	mov.u32 	%r10, 1065353216;
	st.local.u32 	[%rd2], %r10;
	st.local.u32 	[%rd3], %r10;
	mov.u32 	%r21, 0;
	st.local.u32 	[%rd4], %r21;
	rcp.approx.ftz.f32 	%f53, %f152;
	ld.global.u32 	%r19, [%rd5];
	setp.ltu.ftz.f32	%p26, %f37, 0f3727C5AC;
	or.pred  	%p5, %p22, %p26;
	selp.f32	%f57, 0f3F800000, 0f00000000, %p22;
	mov.f32 	%f342, 0f3F800000;
	mov.f32 	%f341, %f342;
	mov.f32 	%f340, %f342;
	mov.pred 	%p48, -1;

BB9_15:
	mov.u32 	%r2, %r19;
	add.u64 	%rd19, %SP, 0;
	add.u64 	%rd18, %SP, 12;
	add.u64 	%rd17, %SP, 8;
	add.u64 	%rd16, %SP, 4;
	mad.lo.s32 	%r11, %r2, 1103515245, 12345;
	st.global.u32 	[%rd5], %r11;
	cvt.rn.f32.u32	%f227, %r11;
	mul.ftz.f32 	%f228, %f227, 0f2F800000;
	// Callseq Start 289
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 16 .b8 param0[16];
	st.param.v4.f32	[param0+0], {%f343, %f344, %f345, %f229};
	.param .b64 param1;
	st.param.b64	[param1+0], %rd16;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd17;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd18;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd19;
	.param .b32 param5;
	st.param.f32	[param5+0], %f228;
	.param .b32 retval0;
	call.uni (retval0), 
	mf_sample_height, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5
	);
	ld.param.b32	%r12, [retval0+0];
	
	//{
	}// Callseq End 289
	and.b32  	%r13, %r12, 1;
	setp.eq.b32	%p28, %r13, 1;
	@!%p28 bra 	BB9_42;
	bra.uni 	BB9_16;

BB9_16:
	neg.ftz.f32 	%f67, %f343;
	neg.ftz.f32 	%f68, %f344;
	neg.ftz.f32 	%f69, %f345;
	ld.global.u32 	%r14, [%rd5];
	mad.lo.s32 	%r15, %r14, 1103515245, 12345;
	cvt.rn.f32.u32	%f230, %r15;
	mul.ftz.f32 	%f231, %f230, 0f2F800000;
	mad.lo.s32 	%r20, %r15, 1103515245, 12345;
	st.global.u32 	[%rd5], %r20;
	cvt.rn.f32.u32	%f232, %r20;
	mul.ftz.f32 	%f233, %f232, 0f2F800000;
	// Callseq Start 290
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 16 .b8 param0[16];
	st.param.v4.f32	[param0+0], {%f67, %f68, %f69, %f234};
	.param .align 8 .b8 param1[8];
	st.param.v2.f32	[param1+0], {%f150, %f151};
	.param .align 8 .b8 param2[8];
	st.param.v2.f32	[param2+0], {%f231, %f233};
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	mf_sample_vndf, 
	(
	param0, 
	param1, 
	param2
	);
	ld.param.v4.f32	{%f70, %f71, %f72, %f235}, [retval0+0];
	
	//{
	}// Callseq End 290
	setp.lt.s32	%p29, %r21, 1;
	@%p29 bra 	BB9_23;

	ld.local.f32 	%f73, [%rd1];
	@%p48 bra 	BB9_19;
	bra.uni 	BB9_18;

BB9_19:
	// Callseq Start 292
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 16 .b8 param0[16];
	st.param.v4.f32	[param0+0], {%f343, %f344, %f345, %f239};
	.param .b32 param1;
	st.param.f32	[param1+0], %f73;
	.param .align 16 .b8 param2[16];
	st.param.v4.f32	[param2+0], {%f331, %f332, %f333, %f240};
	.param .b32 param3;
	st.param.b32	[param3+0], %r8;
	.param .align 8 .b8 param4[8];
	st.param.v2.f32	[param4+0], {%f150, %f151};
	.param .b32 param5;
	st.param.f32	[param5+0], %f152;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	mf_eval_phase_glass, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5
	);
	ld.param.v4.f32	{%f346, %f347, %f348, %f241}, [retval0+0];
	
	//{
	}// Callseq End 292
	bra.uni 	BB9_20;

BB9_18:
	neg.ftz.f32 	%f324, %f333;
	neg.ftz.f32 	%f323, %f332;
	neg.ftz.f32 	%f322, %f331;
	selp.u16	%rs4, 1, 0, %p4;
	cvt.u32.u16	%r16, %rs4;
	// Callseq Start 291
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 16 .b8 param0[16];
	st.param.v4.f32	[param0+0], {%f343, %f344, %f345, %f236};
	.param .b32 param1;
	st.param.f32	[param1+0], %f73;
	.param .align 16 .b8 param2[16];
	st.param.v4.f32	[param2+0], {%f322, %f323, %f324, %f237};
	.param .b32 param3;
	st.param.b32	[param3+0], %r16;
	.param .align 8 .b8 param4[8];
	st.param.v2.f32	[param4+0], {%f150, %f151};
	.param .b32 param5;
	st.param.f32	[param5+0], %f53;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	mf_eval_phase_glass, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5
	);
	ld.param.v4.f32	{%f346, %f347, %f348, %f238}, [retval0+0];
	
	//{
	}// Callseq End 291

BB9_20:
	mov.f32 	%f349, %f57;
	@%p5 bra 	BB9_22;

	ld.local.f32 	%f242, [%rd2];
	neg.ftz.f32 	%f243, %f242;
	xor.pred  	%p30, %p48, %p11;
	selp.f32	%f244, %f243, %f242, %p30;
	add.ftz.f32 	%f245, %f244, 0f3F800000;
	mul.ftz.f32 	%f246, %f245, 0f3F000000;
	cvt.sat.f32.f32	%f247, %f246;
	// Callseq Start 293
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f247;
	.param .b32 param1;
	st.param.f32	[param1+0], %f338;
	.param .b32 retval0;
	call.uni (retval0), 
	_Z3powff, 
	(
	param0, 
	param1
	);
	ld.param.f32	%f83, [retval0+0];
	
	//{
	}// Callseq End 293
	mov.f32 	%f349, %f83;

BB9_22:
	mov.f32 	%f84, %f349;
	mul.ftz.f32 	%f248, %f342, %f348;
	mul.ftz.f32 	%f249, %f341, %f347;
	mul.ftz.f32 	%f250, %f340, %f346;
	fma.rn.ftz.f32 	%f353, %f250, %f84, %f353;
	fma.rn.ftz.f32 	%f354, %f249, %f84, %f354;
	fma.rn.ftz.f32 	%f355, %f248, %f84, %f355;

BB9_23:
	add.s32 	%r21, %r21, 1;
	setp.gt.s32	%p31, %r21, 9;
	@%p31 bra 	BB9_41;

	neg.ftz.f32 	%f326, %f345;
	neg.ftz.f32 	%f325, %f343;
	neg.ftz.f32 	%f321, %f344;
	selp.f32	%f91, %f152, %f53, %p48;
	mad.lo.s32 	%r20, %r20, 1103515245, 12345;
	st.global.u32 	[%rd5], %r20;
	mul.ftz.f32 	%f252, %f321, %f71;
	fma.rn.ftz.f32 	%f253, %f325, %f70, %f252;
	fma.rn.ftz.f32 	%f92, %f326, %f72, %f253;
	abs.f32 	%f93, %f92;
	fma.rn.ftz.f32 	%f254, %f91, %f91, 0fBF800000;
	fma.rn.ftz.f32 	%f94, %f93, %f93, %f254;
	mov.f32 	%f350, 0f3F800000;
	setp.leu.ftz.f32	%p32, %f94, 0f00000000;
	@%p32 bra 	BB9_26;

	sqrt.approx.f32 	%f255, %f94;
	sub.ftz.f32 	%f256, %f255, %f93;
	add.ftz.f32 	%f257, %f93, %f255;
	div.approx.ftz.f32 	%f258, %f256, %f257;
	fma.rn.ftz.f32 	%f259, %f93, %f257, 0fBF800000;
	fma.rn.ftz.f32 	%f260, %f93, %f256, 0f3F800000;
	div.approx.ftz.f32 	%f261, %f259, %f260;
	mul.ftz.f32 	%f262, %f258, 0f3F000000;
	mul.ftz.f32 	%f263, %f258, %f262;
	fma.rn.ftz.f32 	%f264, %f261, %f261, 0f3F800000;
	mul.ftz.f32 	%f350, %f263, %f264;

BB9_26:
	cvt.rn.f32.u32	%f265, %r20;
	mul.ftz.f32 	%f266, %f265, 0f2F800000;
	setp.gtu.ftz.f32	%p33, %f350, %f266;
	@%p33 bra 	BB9_31;
	bra.uni 	BB9_27;

BB9_31:
	add.ftz.f32 	%f291, %f72, %f72;
	add.ftz.f32 	%f292, %f71, %f71;
	add.ftz.f32 	%f293, %f70, %f70;
	fma.rn.ftz.f32 	%f343, %f293, %f92, %f343;
	fma.rn.ftz.f32 	%f344, %f292, %f92, %f344;
	fma.rn.ftz.f32 	%f345, %f291, %f92, %f345;
	mov.pred 	%p47, 0;
	bra.uni 	BB9_32;

BB9_27:
	neg.ftz.f32 	%f328, %f345;
	neg.ftz.f32 	%f327, %f343;
	selp.f32	%f320, %f152, %f53, %p48;
	neg.ftz.f32 	%f319, %f344;
	neg.ftz.f32 	%f267, %f92;
	fma.rn.ftz.f32 	%f268, %f267, %f92, 0f3F800000;
	rcp.approx.ftz.f32 	%f269, %f320;
	mul.ftz.f32 	%f270, %f269, %f268;
	neg.ftz.f32 	%f271, %f270;
	fma.rn.ftz.f32 	%f272, %f271, %f269, 0f3F800000;
	mov.f32 	%f273, 0f00000000;
	max.f32 	%f274, %f272, %f273;
	sqrt.approx.f32 	%f275, %f274;
	neg.ftz.f32 	%f276, %f275;
	fma.rn.ftz.f32 	%f277, %f92, %f269, %f276;
	mul.ftz.f32 	%f278, %f269, %f328;
	mul.ftz.f32 	%f279, %f269, %f319;
	mul.ftz.f32 	%f280, %f269, %f327;
	neg.ftz.f32 	%f281, %f280;
	neg.ftz.f32 	%f282, %f279;
	neg.ftz.f32 	%f283, %f278;
	fma.rn.ftz.f32 	%f345, %f72, %f277, %f283;
	fma.rn.ftz.f32 	%f101, %f71, %f277, %f282;
	fma.rn.ftz.f32 	%f100, %f70, %f277, %f281;
	abs.f32 	%f284, %f100;
	setp.neu.ftz.f32	%p34, %f284, 0f00000000;
	@%p34 bra 	BB9_30;

	abs.f32 	%f285, %f101;
	setp.neu.ftz.f32	%p35, %f285, 0f00000000;
	@%p35 bra 	BB9_30;

	mov.f32 	%f344, %f101;
	mov.f32 	%f343, %f100;
	abs.f32 	%f286, %f345;
	setp.equ.ftz.f32	%p37, %f286, 0f00000000;
	mov.pred 	%p47, -1;
	@%p37 bra 	BB9_32;

BB9_30:
	mul.ftz.f32 	%f287, %f101, %f101;
	fma.rn.ftz.f32 	%f288, %f100, %f100, %f287;
	fma.rn.ftz.f32 	%f289, %f345, %f345, %f288;
	rsqrt.approx.ftz.f32 	%f290, %f289;
	mul.ftz.f32 	%f345, %f345, %f290;
	mul.ftz.f32 	%f344, %f101, %f290;
	mul.ftz.f32 	%f343, %f100, %f290;
	mov.pred 	%p47, -1;

BB9_32:
	@!%p47 bra 	BB9_34;
	bra.uni 	BB9_33;

BB9_33:
	not.pred 	%p48, %p48;
	neg.ftz.f32 	%f343, %f343;
	neg.ftz.f32 	%f344, %f344;
	neg.ftz.f32 	%f345, %f345;
	ld.local.f32 	%f294, [%rd2];
	neg.ftz.f32 	%f295, %f294;
	st.local.f32 	[%rd2], %f295;

BB9_34:
	setp.gtu.ftz.f32	%p40, %f345, 0f3F7FF972;
	mov.f32 	%f351, 0f00000000;
	@%p40 bra 	BB9_37;

	setp.ltu.ftz.f32	%p41, %f345, 0fBF7FF972;
	mov.f32 	%f351, 0fBF7FF972;
	@%p41 bra 	BB9_37;

	mul.ftz.f32 	%f298, %f345, %f345;
	mov.f32 	%f299, 0f33D6BF95;
	max.f32 	%f300, %f298, %f299;
	rcp.approx.ftz.f32 	%f301, %f300;
	mul.ftz.f32 	%f302, %f150, %f343;
	mul.ftz.f32 	%f303, %f151, %f344;
	mul.ftz.f32 	%f304, %f303, %f303;
	fma.rn.ftz.f32 	%f305, %f302, %f302, %f304;
	fma.rn.ftz.f32 	%f306, %f305, %f301, 0f3F800000;
	sqrt.approx.f32 	%f307, %f306;
	neg.ftz.f32 	%f308, %f307;
	setp.leu.ftz.f32	%p42, %f345, 0f00000000;
	selp.f32	%f309, %f308, %f307, %p42;
	add.ftz.f32 	%f310, %f309, 0fBF800000;
	mul.ftz.f32 	%f351, %f310, 0f3F000000;

BB9_37:
	add.u64 	%rd21, %SP, 8;
	cvta.to.local.u64 	%rd20, %rd21;
	st.local.f32 	[%rd1], %f351;
	mul.rn.f32 	%f340, %f340, %f161;
	mul.rn.f32 	%f341, %f341, %f162;
	mul.rn.f32 	%f342, %f342, %f163;
	ld.local.f32 	%f312, [%rd2];
	add.ftz.f32 	%f313, %f312, 0f3F800000;
	mul.ftz.f32 	%f314, %f313, 0f3F000000;
	cvt.sat.f32.f32	%f123, %f314;
	st.local.f32 	[%rd20], %f123;
	mov.f32 	%f352, 0f3F800000;
	@%p40 bra 	BB9_40;

	setp.ltu.ftz.f32	%p44, %f345, 0f3727C5AC;
	mov.f32 	%f352, 0f00000000;
	@%p44 bra 	BB9_40;

	// Callseq Start 294
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f123;
	.param .b32 param1;
	st.param.f32	[param1+0], %f351;
	.param .b32 retval0;
	call.uni (retval0), 
	_Z3powff, 
	(
	param0, 
	param1
	);
	ld.param.f32	%f352, [retval0+0];
	
	//{
	}// Callseq End 294

BB9_40:
	add.u64 	%rd15, %SP, 12;
	cvta.to.local.u64 	%rd14, %rd15;
	st.local.f32 	[%rd14], %f352;

BB9_41:
	mov.u32 	%r19, %r20;
	setp.lt.s32	%p45, %r21, 10;
	@%p45 bra 	BB9_15;

BB9_42:
	@!%p46 bra 	BB9_44;
	bra.uni 	BB9_43;

BB9_43:
	div.approx.ftz.f32 	%f316, %f336, %f333;
	abs.f32 	%f317, %f316;
	mul.rn.f32 	%f353, %f353, %f317;
	mul.rn.f32 	%f354, %f354, %f317;
	mul.rn.f32 	%f355, %f355, %f317;

BB9_44:
	st.param.v4.f32	[func_retval0+0], {%f353, %f354, %f355, %f318};
	ret;
}

.func  (.param .b32 func_retval0) perlin(
	.param .b32 perlin_param_0,
	.param .b32 perlin_param_1,
	.param .b32 perlin_param_2
)
{
	.reg .pred 	%p<45>;
	.reg .f32 	%f<113>;
	.reg .b32 	%r<206>;


	ld.param.f32 	%f1, [perlin_param_0];
	ld.param.f32 	%f2, [perlin_param_1];
	ld.param.f32 	%f3, [perlin_param_2];
	cvt.rzi.ftz.s32.f32	%r1, %f1;
	setp.ltu.ftz.f32	%p1, %f1, 0f00000000;
	selp.u32	%r2, 1, 0, %p1;
	sub.s32 	%r3, %r1, %r2;
	cvt.rn.f32.s32	%f4, %r3;
	sub.ftz.f32 	%f5, %f1, %f4;
	cvt.rzi.ftz.s32.f32	%r4, %f2;
	setp.ltu.ftz.f32	%p2, %f2, 0f00000000;
	selp.u32	%r5, 1, 0, %p2;
	sub.s32 	%r6, %r4, %r5;
	cvt.rn.f32.s32	%f6, %r6;
	sub.ftz.f32 	%f7, %f2, %f6;
	cvt.rzi.ftz.s32.f32	%r7, %f3;
	setp.ltu.ftz.f32	%p3, %f3, 0f00000000;
	selp.u32	%r8, 1, 0, %p3;
	sub.s32 	%r9, %r7, %r8;
	cvt.rn.f32.s32	%f8, %r9;
	sub.ftz.f32 	%f9, %f3, %f8;
	mul.ftz.f32 	%f10, %f5, %f5;
	mul.ftz.f32 	%f11, %f5, %f10;
	fma.rn.ftz.f32 	%f12, %f5, 0f40C00000, 0fC1700000;
	fma.rn.ftz.f32 	%f13, %f5, %f12, 0f41200000;
	mul.ftz.f32 	%f14, %f11, %f13;
	mul.ftz.f32 	%f15, %f7, %f7;
	mul.ftz.f32 	%f16, %f7, %f15;
	fma.rn.ftz.f32 	%f17, %f7, 0f40C00000, 0fC1700000;
	fma.rn.ftz.f32 	%f18, %f7, %f17, 0f41200000;
	mul.ftz.f32 	%f19, %f16, %f18;
	mul.ftz.f32 	%f20, %f9, %f9;
	mul.ftz.f32 	%f21, %f9, %f20;
	fma.rn.ftz.f32 	%f22, %f9, 0f40C00000, 0fC1700000;
	fma.rn.ftz.f32 	%f23, %f9, %f22, 0f41200000;
	mul.ftz.f32 	%f24, %f21, %f23;
	add.s32 	%r10, %r9, -559038712;
	add.s32 	%r11, %r6, -559038712;
	add.s32 	%r12, %r3, -559038712;
	xor.b32  	%r13, %r10, %r11;
	shf.l.wrap.b32 	%r14, %r11, %r11, 14;
	sub.s32 	%r15, %r13, %r14;
	xor.b32  	%r16, %r15, %r12;
	shf.l.wrap.b32 	%r17, %r15, %r15, 11;
	sub.s32 	%r18, %r16, %r17;
	xor.b32  	%r19, %r18, %r11;
	shf.l.wrap.b32 	%r20, %r18, %r18, 25;
	sub.s32 	%r21, %r19, %r20;
	xor.b32  	%r22, %r21, %r15;
	shf.l.wrap.b32 	%r23, %r21, %r21, 16;
	sub.s32 	%r24, %r22, %r23;
	xor.b32  	%r25, %r24, %r18;
	shf.l.wrap.b32 	%r26, %r24, %r24, 4;
	sub.s32 	%r27, %r25, %r26;
	xor.b32  	%r28, %r27, %r21;
	shf.l.wrap.b32 	%r29, %r27, %r27, 14;
	sub.s32 	%r30, %r28, %r29;
	xor.b32  	%r31, %r30, %r24;
	shf.l.wrap.b32 	%r32, %r30, %r30, 24;
	sub.s32 	%r33, %r31, %r32;
	and.b32  	%r34, %r33, 15;
	setp.lt.u32	%p4, %r34, 8;
	selp.f32	%f25, %f5, %f7, %p4;
	and.b32  	%r35, %r33, 13;
	setp.eq.s32	%p5, %r35, 12;
	selp.f32	%f26, %f5, %f9, %p5;
	setp.lt.u32	%p6, %r34, 4;
	selp.f32	%f27, %f7, %f26, %p6;
	and.b32  	%r36, %r33, 1;
	setp.eq.b32	%p7, %r36, 1;
	neg.ftz.f32 	%f28, %f25;
	selp.f32	%f29, %f28, %f25, %p7;
	shr.u32 	%r37, %r33, 1;
	and.b32  	%r38, %r37, 1;
	setp.eq.b32	%p8, %r38, 1;
	neg.ftz.f32 	%f30, %f27;
	selp.f32	%f31, %f30, %f27, %p8;
	add.ftz.f32 	%f32, %f29, %f31;
	add.s32 	%r39, %r3, -559038711;
	xor.b32  	%r40, %r15, %r39;
	sub.s32 	%r41, %r40, %r17;
	xor.b32  	%r42, %r41, %r11;
	shf.l.wrap.b32 	%r43, %r41, %r41, 25;
	sub.s32 	%r44, %r42, %r43;
	xor.b32  	%r45, %r44, %r15;
	shf.l.wrap.b32 	%r46, %r44, %r44, 16;
	sub.s32 	%r47, %r45, %r46;
	xor.b32  	%r48, %r47, %r41;
	shf.l.wrap.b32 	%r49, %r47, %r47, 4;
	sub.s32 	%r50, %r48, %r49;
	xor.b32  	%r51, %r50, %r44;
	shf.l.wrap.b32 	%r52, %r50, %r50, 14;
	sub.s32 	%r53, %r51, %r52;
	xor.b32  	%r54, %r53, %r47;
	shf.l.wrap.b32 	%r55, %r53, %r53, 24;
	add.ftz.f32 	%f33, %f5, 0fBF800000;
	sub.s32 	%r56, %r54, %r55;
	and.b32  	%r57, %r56, 15;
	setp.lt.u32	%p9, %r57, 8;
	selp.f32	%f34, %f33, %f7, %p9;
	and.b32  	%r58, %r56, 13;
	setp.eq.s32	%p10, %r58, 12;
	selp.f32	%f35, %f33, %f9, %p10;
	setp.lt.u32	%p11, %r57, 4;
	selp.f32	%f36, %f7, %f35, %p11;
	and.b32  	%r59, %r56, 1;
	setp.eq.b32	%p12, %r59, 1;
	neg.ftz.f32 	%f37, %f34;
	selp.f32	%f38, %f37, %f34, %p12;
	shr.u32 	%r60, %r56, 1;
	and.b32  	%r61, %r60, 1;
	setp.eq.b32	%p13, %r61, 1;
	neg.ftz.f32 	%f39, %f36;
	selp.f32	%f40, %f39, %f36, %p13;
	add.ftz.f32 	%f41, %f38, %f40;
	mov.f32 	%f42, 0f3F800000;
	sub.ftz.f32 	%f43, %f42, %f14;
	mul.ftz.f32 	%f44, %f41, %f14;
	fma.rn.ftz.f32 	%f45, %f43, %f32, %f44;
	add.s32 	%r62, %r6, -559038711;
	xor.b32  	%r63, %r10, %r62;
	shf.l.wrap.b32 	%r64, %r62, %r62, 14;
	sub.s32 	%r65, %r63, %r64;
	xor.b32  	%r66, %r65, %r12;
	shf.l.wrap.b32 	%r67, %r65, %r65, 11;
	sub.s32 	%r68, %r66, %r67;
	xor.b32  	%r69, %r68, %r62;
	shf.l.wrap.b32 	%r70, %r68, %r68, 25;
	sub.s32 	%r71, %r69, %r70;
	xor.b32  	%r72, %r71, %r65;
	shf.l.wrap.b32 	%r73, %r71, %r71, 16;
	sub.s32 	%r74, %r72, %r73;
	xor.b32  	%r75, %r74, %r68;
	shf.l.wrap.b32 	%r76, %r74, %r74, 4;
	sub.s32 	%r77, %r75, %r76;
	xor.b32  	%r78, %r77, %r71;
	shf.l.wrap.b32 	%r79, %r77, %r77, 14;
	sub.s32 	%r80, %r78, %r79;
	xor.b32  	%r81, %r80, %r74;
	shf.l.wrap.b32 	%r82, %r80, %r80, 24;
	add.ftz.f32 	%f46, %f7, 0fBF800000;
	sub.s32 	%r83, %r81, %r82;
	and.b32  	%r84, %r83, 15;
	setp.lt.u32	%p14, %r84, 8;
	selp.f32	%f47, %f5, %f46, %p14;
	and.b32  	%r85, %r83, 13;
	setp.eq.s32	%p15, %r85, 12;
	selp.f32	%f48, %f5, %f9, %p15;
	setp.lt.u32	%p16, %r84, 4;
	selp.f32	%f49, %f46, %f48, %p16;
	and.b32  	%r86, %r83, 1;
	setp.eq.b32	%p17, %r86, 1;
	neg.ftz.f32 	%f50, %f47;
	selp.f32	%f51, %f50, %f47, %p17;
	shr.u32 	%r87, %r83, 1;
	and.b32  	%r88, %r87, 1;
	setp.eq.b32	%p18, %r88, 1;
	neg.ftz.f32 	%f52, %f49;
	selp.f32	%f53, %f52, %f49, %p18;
	add.ftz.f32 	%f54, %f51, %f53;
	xor.b32  	%r89, %r65, %r39;
	sub.s32 	%r90, %r89, %r67;
	xor.b32  	%r91, %r90, %r62;
	shf.l.wrap.b32 	%r92, %r90, %r90, 25;
	sub.s32 	%r93, %r91, %r92;
	xor.b32  	%r94, %r93, %r65;
	shf.l.wrap.b32 	%r95, %r93, %r93, 16;
	sub.s32 	%r96, %r94, %r95;
	xor.b32  	%r97, %r96, %r90;
	shf.l.wrap.b32 	%r98, %r96, %r96, 4;
	sub.s32 	%r99, %r97, %r98;
	xor.b32  	%r100, %r99, %r93;
	shf.l.wrap.b32 	%r101, %r99, %r99, 14;
	sub.s32 	%r102, %r100, %r101;
	xor.b32  	%r103, %r102, %r96;
	shf.l.wrap.b32 	%r104, %r102, %r102, 24;
	sub.s32 	%r105, %r103, %r104;
	and.b32  	%r106, %r105, 15;
	setp.lt.u32	%p19, %r106, 8;
	selp.f32	%f55, %f33, %f46, %p19;
	and.b32  	%r107, %r105, 13;
	setp.eq.s32	%p20, %r107, 12;
	selp.f32	%f56, %f33, %f9, %p20;
	setp.lt.u32	%p21, %r106, 4;
	selp.f32	%f57, %f46, %f56, %p21;
	and.b32  	%r108, %r105, 1;
	setp.eq.b32	%p22, %r108, 1;
	neg.ftz.f32 	%f58, %f55;
	selp.f32	%f59, %f58, %f55, %p22;
	shr.u32 	%r109, %r105, 1;
	and.b32  	%r110, %r109, 1;
	setp.eq.b32	%p23, %r110, 1;
	neg.ftz.f32 	%f60, %f57;
	selp.f32	%f61, %f60, %f57, %p23;
	add.ftz.f32 	%f62, %f59, %f61;
	mul.ftz.f32 	%f63, %f62, %f14;
	fma.rn.ftz.f32 	%f64, %f43, %f54, %f63;
	sub.ftz.f32 	%f65, %f42, %f19;
	mul.ftz.f32 	%f66, %f19, %f64;
	fma.rn.ftz.f32 	%f67, %f65, %f45, %f66;
	add.s32 	%r111, %r9, -559038711;
	xor.b32  	%r112, %r111, %r11;
	sub.s32 	%r113, %r112, %r14;
	xor.b32  	%r114, %r113, %r12;
	shf.l.wrap.b32 	%r115, %r113, %r113, 11;
	sub.s32 	%r116, %r114, %r115;
	xor.b32  	%r117, %r116, %r11;
	shf.l.wrap.b32 	%r118, %r116, %r116, 25;
	sub.s32 	%r119, %r117, %r118;
	xor.b32  	%r120, %r119, %r113;
	shf.l.wrap.b32 	%r121, %r119, %r119, 16;
	sub.s32 	%r122, %r120, %r121;
	xor.b32  	%r123, %r122, %r116;
	shf.l.wrap.b32 	%r124, %r122, %r122, 4;
	sub.s32 	%r125, %r123, %r124;
	xor.b32  	%r126, %r125, %r119;
	shf.l.wrap.b32 	%r127, %r125, %r125, 14;
	sub.s32 	%r128, %r126, %r127;
	xor.b32  	%r129, %r128, %r122;
	shf.l.wrap.b32 	%r130, %r128, %r128, 24;
	add.ftz.f32 	%f68, %f9, 0fBF800000;
	sub.s32 	%r131, %r129, %r130;
	and.b32  	%r132, %r131, 15;
	setp.lt.u32	%p24, %r132, 8;
	selp.f32	%f69, %f5, %f7, %p24;
	and.b32  	%r133, %r131, 13;
	setp.eq.s32	%p25, %r133, 12;
	selp.f32	%f70, %f5, %f68, %p25;
	setp.lt.u32	%p26, %r132, 4;
	selp.f32	%f71, %f7, %f70, %p26;
	and.b32  	%r134, %r131, 1;
	setp.eq.b32	%p27, %r134, 1;
	neg.ftz.f32 	%f72, %f69;
	selp.f32	%f73, %f72, %f69, %p27;
	shr.u32 	%r135, %r131, 1;
	and.b32  	%r136, %r135, 1;
	setp.eq.b32	%p28, %r136, 1;
	neg.ftz.f32 	%f74, %f71;
	selp.f32	%f75, %f74, %f71, %p28;
	add.ftz.f32 	%f76, %f73, %f75;
	xor.b32  	%r137, %r113, %r39;
	sub.s32 	%r138, %r137, %r115;
	xor.b32  	%r139, %r138, %r11;
	shf.l.wrap.b32 	%r140, %r138, %r138, 25;
	sub.s32 	%r141, %r139, %r140;
	xor.b32  	%r142, %r141, %r113;
	shf.l.wrap.b32 	%r143, %r141, %r141, 16;
	sub.s32 	%r144, %r142, %r143;
	xor.b32  	%r145, %r144, %r138;
	shf.l.wrap.b32 	%r146, %r144, %r144, 4;
	sub.s32 	%r147, %r145, %r146;
	xor.b32  	%r148, %r147, %r141;
	shf.l.wrap.b32 	%r149, %r147, %r147, 14;
	sub.s32 	%r150, %r148, %r149;
	xor.b32  	%r151, %r150, %r144;
	shf.l.wrap.b32 	%r152, %r150, %r150, 24;
	sub.s32 	%r153, %r151, %r152;
	and.b32  	%r154, %r153, 15;
	setp.lt.u32	%p29, %r154, 8;
	selp.f32	%f77, %f33, %f7, %p29;
	and.b32  	%r155, %r153, 13;
	setp.eq.s32	%p30, %r155, 12;
	selp.f32	%f78, %f33, %f68, %p30;
	setp.lt.u32	%p31, %r154, 4;
	selp.f32	%f79, %f7, %f78, %p31;
	and.b32  	%r156, %r153, 1;
	setp.eq.b32	%p32, %r156, 1;
	neg.ftz.f32 	%f80, %f77;
	selp.f32	%f81, %f80, %f77, %p32;
	shr.u32 	%r157, %r153, 1;
	and.b32  	%r158, %r157, 1;
	setp.eq.b32	%p33, %r158, 1;
	neg.ftz.f32 	%f82, %f79;
	selp.f32	%f83, %f82, %f79, %p33;
	add.ftz.f32 	%f84, %f81, %f83;
	mul.ftz.f32 	%f85, %f84, %f14;
	fma.rn.ftz.f32 	%f86, %f43, %f76, %f85;
	xor.b32  	%r159, %r111, %r62;
	sub.s32 	%r160, %r159, %r64;
	xor.b32  	%r161, %r160, %r12;
	shf.l.wrap.b32 	%r162, %r160, %r160, 11;
	sub.s32 	%r163, %r161, %r162;
	xor.b32  	%r164, %r163, %r62;
	shf.l.wrap.b32 	%r165, %r163, %r163, 25;
	sub.s32 	%r166, %r164, %r165;
	xor.b32  	%r167, %r166, %r160;
	shf.l.wrap.b32 	%r168, %r166, %r166, 16;
	sub.s32 	%r169, %r167, %r168;
	xor.b32  	%r170, %r169, %r163;
	shf.l.wrap.b32 	%r171, %r169, %r169, 4;
	sub.s32 	%r172, %r170, %r171;
	xor.b32  	%r173, %r172, %r166;
	shf.l.wrap.b32 	%r174, %r172, %r172, 14;
	sub.s32 	%r175, %r173, %r174;
	xor.b32  	%r176, %r175, %r169;
	shf.l.wrap.b32 	%r177, %r175, %r175, 24;
	sub.s32 	%r178, %r176, %r177;
	and.b32  	%r179, %r178, 15;
	setp.lt.u32	%p34, %r179, 8;
	selp.f32	%f87, %f5, %f46, %p34;
	and.b32  	%r180, %r178, 13;
	setp.eq.s32	%p35, %r180, 12;
	selp.f32	%f88, %f5, %f68, %p35;
	setp.lt.u32	%p36, %r179, 4;
	selp.f32	%f89, %f46, %f88, %p36;
	and.b32  	%r181, %r178, 1;
	setp.eq.b32	%p37, %r181, 1;
	neg.ftz.f32 	%f90, %f87;
	selp.f32	%f91, %f90, %f87, %p37;
	shr.u32 	%r182, %r178, 1;
	and.b32  	%r183, %r182, 1;
	setp.eq.b32	%p38, %r183, 1;
	neg.ftz.f32 	%f92, %f89;
	selp.f32	%f93, %f92, %f89, %p38;
	add.ftz.f32 	%f94, %f91, %f93;
	xor.b32  	%r184, %r160, %r39;
	sub.s32 	%r185, %r184, %r162;
	xor.b32  	%r186, %r185, %r62;
	shf.l.wrap.b32 	%r187, %r185, %r185, 25;
	sub.s32 	%r188, %r186, %r187;
	xor.b32  	%r189, %r188, %r160;
	shf.l.wrap.b32 	%r190, %r188, %r188, 16;
	sub.s32 	%r191, %r189, %r190;
	xor.b32  	%r192, %r191, %r185;
	shf.l.wrap.b32 	%r193, %r191, %r191, 4;
	sub.s32 	%r194, %r192, %r193;
	xor.b32  	%r195, %r194, %r188;
	shf.l.wrap.b32 	%r196, %r194, %r194, 14;
	sub.s32 	%r197, %r195, %r196;
	xor.b32  	%r198, %r197, %r191;
	shf.l.wrap.b32 	%r199, %r197, %r197, 24;
	sub.s32 	%r200, %r198, %r199;
	and.b32  	%r201, %r200, 15;
	setp.lt.u32	%p39, %r201, 8;
	selp.f32	%f95, %f33, %f46, %p39;
	and.b32  	%r202, %r200, 13;
	setp.eq.s32	%p40, %r202, 12;
	selp.f32	%f96, %f33, %f68, %p40;
	setp.lt.u32	%p41, %r201, 4;
	selp.f32	%f97, %f46, %f96, %p41;
	and.b32  	%r203, %r200, 1;
	setp.eq.b32	%p42, %r203, 1;
	neg.ftz.f32 	%f98, %f95;
	selp.f32	%f99, %f98, %f95, %p42;
	shr.u32 	%r204, %r200, 1;
	and.b32  	%r205, %r204, 1;
	setp.eq.b32	%p43, %r205, 1;
	neg.ftz.f32 	%f100, %f97;
	selp.f32	%f101, %f100, %f97, %p43;
	add.ftz.f32 	%f102, %f99, %f101;
	mul.ftz.f32 	%f103, %f102, %f14;
	fma.rn.ftz.f32 	%f104, %f43, %f94, %f103;
	mul.ftz.f32 	%f105, %f19, %f104;
	fma.rn.ftz.f32 	%f106, %f65, %f86, %f105;
	sub.ftz.f32 	%f107, %f42, %f24;
	mul.ftz.f32 	%f108, %f24, %f106;
	fma.rn.ftz.f32 	%f109, %f107, %f67, %f108;
	mul.ftz.f32 	%f110, %f109, 0f3F7B645A;
	abs.ftz.f32 	%f111, %f110;
	setp.ltu.ftz.f32	%p44, %f111, 0f7F800000;
	selp.f32	%f112, %f110, 0f00000000, %p44;
	st.param.f32	[func_retval0+0], %f112;
	ret;
}

.func  (.param .align 16 .b8 func_retval0[16]) cellnoise_color(
	.param .align 16 .b8 cellnoise_color_param_0[16]
)
{
	.reg .pred 	%p<4>;
	.reg .f32 	%f<15>;
	.reg .b32 	%r<85>;


	ld.param.v4.f32 	{%f1, %f2, %f3, %f4}, [cellnoise_color_param_0];
	cvt.rzi.ftz.s32.f32	%r1, %f1;
	setp.ltu.ftz.f32	%p1, %f1, 0f00000000;
	selp.b32	%r2, -1, 0, %p1;
	cvt.rzi.ftz.s32.f32	%r3, %f2;
	setp.ltu.ftz.f32	%p2, %f2, 0f00000000;
	selp.u32	%r4, 1, 0, %p2;
	sub.s32 	%r5, %r3, %r4;
	cvt.rzi.ftz.s32.f32	%r6, %f3;
	setp.ltu.ftz.f32	%p3, %f3, 0f00000000;
	selp.b32	%r7, -1, 0, %p3;
	add.s32 	%r8, %r6, %r7;
	add.s32 	%r9, %r8, -559038712;
	add.s32 	%r10, %r5, -559038712;
	add.s32 	%r11, %r1, %r2;
	add.s32 	%r12, %r11, -559038712;
	xor.b32  	%r13, %r10, %r9;
	shf.l.wrap.b32 	%r14, %r10, %r10, 14;
	sub.s32 	%r15, %r13, %r14;
	xor.b32  	%r16, %r15, %r12;
	shf.l.wrap.b32 	%r17, %r15, %r15, 11;
	sub.s32 	%r18, %r16, %r17;
	xor.b32  	%r19, %r18, %r10;
	shf.l.wrap.b32 	%r20, %r18, %r18, 25;
	sub.s32 	%r21, %r19, %r20;
	xor.b32  	%r22, %r21, %r15;
	shf.l.wrap.b32 	%r23, %r21, %r21, 16;
	sub.s32 	%r24, %r22, %r23;
	xor.b32  	%r25, %r24, %r18;
	shf.l.wrap.b32 	%r26, %r24, %r24, 4;
	sub.s32 	%r27, %r25, %r26;
	xor.b32  	%r28, %r27, %r21;
	shf.l.wrap.b32 	%r29, %r27, %r27, 14;
	sub.s32 	%r30, %r28, %r29;
	xor.b32  	%r31, %r30, %r24;
	shf.l.wrap.b32 	%r32, %r30, %r30, 24;
	sub.s32 	%r33, %r31, %r32;
	cvt.rn.f32.u32	%f8, %r33;
	mul.ftz.f32 	%f9, %f8, 0f2F800000;
	selp.b32	%r34, -1, 0, %p2;
	selp.u32	%r35, 1, 0, %p1;
	sub.s32 	%r36, %r1, %r35;
	add.s32 	%r37, %r36, -559038712;
	add.s32 	%r38, %r3, %r34;
	add.s32 	%r39, %r38, -559038712;
	xor.b32  	%r40, %r37, %r9;
	shf.l.wrap.b32 	%r41, %r37, %r37, 14;
	sub.s32 	%r42, %r40, %r41;
	xor.b32  	%r43, %r42, %r39;
	shf.l.wrap.b32 	%r44, %r42, %r42, 11;
	sub.s32 	%r45, %r43, %r44;
	xor.b32  	%r46, %r45, %r37;
	shf.l.wrap.b32 	%r47, %r45, %r45, 25;
	sub.s32 	%r48, %r46, %r47;
	xor.b32  	%r49, %r48, %r42;
	shf.l.wrap.b32 	%r50, %r48, %r48, 16;
	sub.s32 	%r51, %r49, %r50;
	xor.b32  	%r52, %r51, %r45;
	shf.l.wrap.b32 	%r53, %r51, %r51, 4;
	sub.s32 	%r54, %r52, %r53;
	xor.b32  	%r55, %r54, %r48;
	shf.l.wrap.b32 	%r56, %r54, %r54, 14;
	sub.s32 	%r57, %r55, %r56;
	xor.b32  	%r58, %r57, %r51;
	shf.l.wrap.b32 	%r59, %r57, %r57, 24;
	sub.s32 	%r60, %r58, %r59;
	cvt.rn.f32.u32	%f10, %r60;
	mul.ftz.f32 	%f11, %f10, 0f2F800000;
	selp.u32	%r61, 1, 0, %p3;
	sub.s32 	%r62, %r6, %r61;
	add.s32 	%r63, %r62, -559038712;
	xor.b32  	%r64, %r63, %r12;
	shf.l.wrap.b32 	%r65, %r63, %r63, 14;
	sub.s32 	%r66, %r64, %r65;
	xor.b32  	%r67, %r66, %r39;
	shf.l.wrap.b32 	%r68, %r66, %r66, 11;
	sub.s32 	%r69, %r67, %r68;
	xor.b32  	%r70, %r69, %r63;
	shf.l.wrap.b32 	%r71, %r69, %r69, 25;
	sub.s32 	%r72, %r70, %r71;
	xor.b32  	%r73, %r72, %r66;
	shf.l.wrap.b32 	%r74, %r72, %r72, 16;
	sub.s32 	%r75, %r73, %r74;
	xor.b32  	%r76, %r75, %r69;
	shf.l.wrap.b32 	%r77, %r75, %r75, 4;
	sub.s32 	%r78, %r76, %r77;
	xor.b32  	%r79, %r78, %r72;
	shf.l.wrap.b32 	%r80, %r78, %r78, 14;
	sub.s32 	%r81, %r79, %r80;
	xor.b32  	%r82, %r81, %r75;
	shf.l.wrap.b32 	%r83, %r81, %r81, 24;
	sub.s32 	%r84, %r82, %r83;
	cvt.rn.f32.u32	%f12, %r84;
	mul.ftz.f32 	%f13, %f12, 0f2F800000;
	st.param.v4.f32	[func_retval0+0], {%f9, %f11, %f13, %f14};
	ret;
}

.func  (.param .align 4 .b8 func_retval0[16]) svm_node_attr_init(
	.param .b64 svm_node_attr_init_param_0,
	.param .b64 svm_node_attr_init_param_1,
	.param .align 16 .b8 svm_node_attr_init_param_2[16],
	.param .b64 svm_node_attr_init_param_3,
	.param .b64 svm_node_attr_init_param_4
)
{
	.reg .pred 	%p<3>;
	.reg .b32 	%r<44>;
	.reg .b64 	%rd<12>;


	ld.param.u64 	%rd1, [svm_node_attr_init_param_0];
	ld.param.u64 	%rd2, [svm_node_attr_init_param_1];
	ld.param.v4.u32 	{%r17, %r18, %r19, %r20}, [svm_node_attr_init_param_2];
	ld.param.u64 	%rd3, [svm_node_attr_init_param_3];
	ld.param.u64 	%rd4, [svm_node_attr_init_param_4];
	cvta.to.local.u64 	%rd5, %rd3;
	cvta.to.local.u64 	%rd6, %rd4;
	st.local.u32 	[%rd6], %r19;
	mov.u32 	%r41, %r20;
	st.local.u32 	[%rd5], %r20;
	mov.u32 	%r21, %ctaid.y;
	mov.u32 	%r22, %ntid.y;
	mov.b32	%r23, %envreg4;
	mad.lo.s32 	%r24, %r21, %r22, %r23;
	mov.u32 	%r25, %tid.y;
	add.s32 	%r26, %r24, %r25;
	mov.u32 	%r27, %ntid.x;
	mov.b32	%r28, %envreg6;
	mul.lo.s32 	%r29, %r27, %r28;
	mul.wide.s32 	%rd7, %r29, %r26;
	mov.u32 	%r30, %ctaid.x;
	mov.b32	%r31, %envreg3;
	mad.lo.s32 	%r32, %r30, %r27, %r31;
	mov.u32 	%r33, %tid.x;
	add.s32 	%r34, %r32, %r33;
	cvt.s64.s32	%rd8, %r34;
	add.s64 	%rd9, %rd8, %rd7;
	mul.lo.s64 	%rd10, %rd9, 5440;
	add.s64 	%rd11, %rd2, %rd10;
	ld.global.u32 	%r35, [%rd11+88];
	setp.eq.s32	%p1, %r35, -1;
	mov.u32 	%r43, 0;
	mov.u32 	%r42, %r43;
	mov.u32 	%r40, %r43;
	@%p1 bra 	BB12_2;

	// Callseq Start 295
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd1;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd2;
	.param .b32 param2;
	st.param.b32	[param2+0], %r18;
	.param .align 4 .b8 retval0[16];
	call.uni (retval0), 
	find_attribute, 
	(
	param0, 
	param1, 
	param2
	);
	ld.param.b32	%r36, [retval0+0];
	ld.param.b32	%r37, [retval0+4];
	ld.param.b32	%r38, [retval0+8];
	ld.param.b32	%r39, [retval0+12];
	
	//{
	}// Callseq End 295
	setp.eq.s32	%p2, %r39, -1;
	selp.b32	%r40, 0, %r36, %p2;
	selp.b32	%r41, %r20, %r37, %p2;
	selp.b32	%r42, 0, %r38, %p2;
	selp.b32	%r43, 0, %r39, %p2;

BB12_2:
	st.param.b32	[func_retval0+0], %r40;
	st.param.b32	[func_retval0+4], %r41;
	st.param.b32	[func_retval0+8], %r42;
	st.param.b32	[func_retval0+12], %r43;
	ret;
}

.func  (.param .b32 func_retval0) wireframe(
	.param .b64 wireframe_param_0,
	.param .b64 wireframe_param_1,
	.param .b32 wireframe_param_2,
	.param .b32 wireframe_param_3,
	.param .align 16 .b8 wireframe_param_4[16]
)
{
	.reg .pred 	%p<15>;
	.reg .b16 	%rs<3>;
	.reg .f32 	%f<396>;
	.reg .b32 	%r<92>;
	.reg .b64 	%rd<67>;


	ld.param.u64 	%rd9, [wireframe_param_0];
	ld.param.u64 	%rd10, [wireframe_param_1];
	ld.param.f32 	%f96, [wireframe_param_2];
	ld.param.u32 	%r26, [wireframe_param_3];
	ld.param.v4.f32 	{%f101, %f102, %f103, %f104}, [wireframe_param_4];
	mov.b32	%r27, %envreg4;
	mov.u32 	%r28, %ctaid.y;
	mov.u32 	%r29, %ntid.y;
	mad.lo.s32 	%r30, %r28, %r29, %r27;
	mov.u32 	%r31, %tid.y;
	add.s32 	%r32, %r30, %r31;
	mov.u32 	%r33, %ntid.x;
	mov.b32	%r34, %envreg6;
	mul.lo.s32 	%r35, %r33, %r34;
	mul.wide.s32 	%rd11, %r35, %r32;
	mov.u32 	%r36, %ctaid.x;
	mov.b32	%r37, %envreg3;
	mad.lo.s32 	%r38, %r36, %r33, %r37;
	mov.u32 	%r39, %tid.x;
	add.s32 	%r40, %r38, %r39;
	cvt.s64.s32	%rd12, %r40;
	add.s64 	%rd13, %rd12, %rd11;
	mul.lo.s64 	%rd14, %rd13, 5440;
	add.s64 	%rd15, %rd10, %rd14;
	add.s64 	%rd1, %rd15, 72;
	ld.global.s32 	%rd2, [%rd15+72];
	setp.eq.s64	%p1, %rd2, -1;
	mov.f32 	%f100, 0f00000000;
	mov.f32 	%f394, %f100;
	@%p1 bra 	BB13_22;

	ld.global.u32 	%r41, [%rd1+4];
	and.b32  	%r42, %r41, 1;
	setp.eq.b32	%p2, %r42, 1;
	@!%p2 bra 	BB13_3;
	bra.uni 	BB13_2;

BB13_2:
	ld.global.u64 	%rd16, [%rd9+112];
	shl.b64 	%rd17, %rd2, 4;
	add.s64 	%rd18, %rd16, %rd17;
	ld.global.v4.u32 	{%r43, %r44, %r45, %r46}, [%rd18];
	ld.global.u64 	%rd19, [%rd9+24];
	mul.wide.u32 	%rd20, %r46, 16;
	add.s64 	%rd21, %rd19, %rd20;
	ld.global.v4.f32 	{%f105, %f106, %f107, %f108}, [%rd21];
	mov.f32 	%f385, %f105;
	mov.f32 	%f388, %f106;
	mov.f32 	%f389, %f107;
	add.s32 	%r48, %r46, 1;
	mul.wide.u32 	%rd22, %r48, 16;
	add.s64 	%rd23, %rd19, %rd22;
	ld.global.v4.f32 	{%f109, %f110, %f111, %f112}, [%rd23];
	mov.f32 	%f378, %f109;
	mov.f32 	%f381, %f110;
	mov.f32 	%f382, %f111;
	add.s32 	%r49, %r46, 2;
	mul.wide.u32 	%rd24, %r49, 16;
	add.s64 	%rd25, %rd19, %rd24;
	ld.global.v4.f32 	{%f113, %f114, %f115, %f116}, [%rd25];
	mov.f32 	%f371, %f113;
	mov.f32 	%f374, %f114;
	mov.f32 	%f375, %f115;
	bra.uni 	BB13_14;

BB13_3:
	ld.global.u32 	%r50, [%rd1+16];
	mad.lo.s32 	%r51, %r50, 12, 10;
	ld.global.u64 	%rd26, [%rd9+80];
	mul.wide.s32 	%rd27, %r51, 16;
	add.s64 	%rd28, %rd26, %rd27;
	ld.global.v4.f32 	{%f117, %f118, %f119, %f120}, [%rd28];
	mov.b32 	 %r1, %f119;
	mov.b32 	 %r2, %f120;
	shl.b32 	%r52, %r1, 1;
	cvt.rn.f32.s32	%f123, %r52;
	ld.global.f32 	%f124, [%rd1+20];
	mul.ftz.f32 	%f125, %f124, %f123;
	cvt.rzi.ftz.s32.f32	%r53, %f125;
	add.s32 	%r54, %r52, -1;
	min.s32 	%r3, %r53, %r54;
	cvt.rn.f32.s32	%f126, %r3;
	neg.ftz.f32 	%f127, %f126;
	fma.rn.ftz.f32 	%f10, %f124, %f123, %f127;
	ld.global.u64 	%rd29, [%rd9];
	ld.const.u32 	%r55, [%rd29+1348];
	mul.lo.s32 	%r88, %r55, %r50;
	ld.global.u64 	%rd5, [%rd9+160];
	mul.wide.u32 	%rd30, %r88, 16;
	add.s64 	%rd31, %rd5, %rd30;
	ld.global.v4.u32 	{%r56, %r57, %r58, %r59}, [%rd31];
	mov.u32 	%r8, %r59;
	mov.u32 	%r90, %r58;
	mov.u32 	%r89, %r57;
	mov.u32 	%r5, %r56;
	setp.eq.s32	%p3, %r56, 10;
	@%p3 bra 	BB13_5;

BB13_4:
	add.s32 	%r88, %r88, 3;
	mul.wide.u32 	%rd32, %r88, 16;
	add.s64 	%rd33, %rd5, %rd32;
	ld.global.v4.u32 	{%r60, %r61, %r62, %r63}, [%rd33];
	mov.u32 	%r14, %r63;
	mov.u32 	%r90, %r62;
	mov.u32 	%r89, %r61;
	mov.u32 	%r11, %r60;
	setp.ne.s32	%p4, %r60, 10;
	@%p4 bra 	BB13_4;

BB13_5:
	setp.eq.s32	%p5, %r89, 0;
	mov.u32 	%r91, -1;
	@%p5 bra 	BB13_7;

	mov.u32 	%r91, %r90;

BB13_7:
	cvt.u32.u64	%r65, %rd2;
	ld.global.u64 	%rd34, [%rd9+112];
	mul.wide.s32 	%rd35, %r65, 16;
	add.s64 	%rd36, %rd34, %rd35;
	ld.global.v4.u32 	{%r66, %r67, %r68, %r69}, [%rd36];
	setp.eq.s32	%p6, %r3, %r1;
	@%p6 bra 	BB13_9;
	bra.uni 	BB13_8;

BB13_9:
	ld.global.u64 	%rd44, [%rd9+24];
	mul.wide.u32 	%rd45, %r69, 16;
	add.s64 	%rd46, %rd44, %rd45;
	ld.global.v4.f32 	{%f140, %f141, %f142, %f143}, [%rd46];
	mov.f32 	%f357, %f140;
	mov.f32 	%f358, %f141;
	mov.f32 	%f359, %f142;
	add.s32 	%r76, %r69, 1;
	mul.wide.u32 	%rd47, %r76, 16;
	add.s64 	%rd48, %rd44, %rd47;
	ld.global.v4.f32 	{%f144, %f145, %f146, %f147}, [%rd48];
	mov.f32 	%f354, %f144;
	mov.f32 	%f355, %f145;
	mov.f32 	%f356, %f146;
	add.s32 	%r77, %r69, 2;
	mul.wide.u32 	%rd49, %r77, 16;
	add.s64 	%rd50, %rd44, %rd49;
	ld.global.v4.f32 	{%f148, %f149, %f150, %f151}, [%rd50];
	mov.f32 	%f360, %f148;
	mov.f32 	%f361, %f149;
	mov.f32 	%f362, %f150;
	bra.uni 	BB13_10;

BB13_8:
	setp.gt.s32	%p7, %r3, %r1;
	selp.b32	%r70, -1, 0, %p7;
	add.s32 	%r71, %r70, %r3;
	mad.lo.s32 	%r72, %r71, %r2, %r91;
	add.s32 	%r73, %r66, %r72;
	ld.global.u64 	%rd37, [%rd9+176];
	mul.wide.u32 	%rd38, %r73, 16;
	add.s64 	%rd39, %rd37, %rd38;
	ld.global.v4.f32 	{%f128, %f129, %f130, %f131}, [%rd39];
	mov.f32 	%f357, %f128;
	mov.f32 	%f358, %f129;
	mov.f32 	%f359, %f130;
	add.s32 	%r74, %r67, %r72;
	mul.wide.u32 	%rd40, %r74, 16;
	add.s64 	%rd41, %rd37, %rd40;
	ld.global.v4.f32 	{%f132, %f133, %f134, %f135}, [%rd41];
	mov.f32 	%f354, %f132;
	mov.f32 	%f355, %f133;
	mov.f32 	%f356, %f134;
	add.s32 	%r75, %r68, %r72;
	mul.wide.u32 	%rd42, %r75, 16;
	add.s64 	%rd43, %rd37, %rd42;
	ld.global.v4.f32 	{%f136, %f137, %f138, %f139}, [%rd43];
	mov.f32 	%f360, %f136;
	mov.f32 	%f361, %f137;
	mov.f32 	%f362, %f138;

BB13_10:
	add.s32 	%r25, %r3, 1;
	setp.eq.s32	%p8, %r25, %r1;
	@%p8 bra 	BB13_12;
	bra.uni 	BB13_11;

BB13_12:
	ld.global.u64 	%rd57, [%rd9+24];
	mul.wide.u32 	%rd58, %r69, 16;
	add.s64 	%rd59, %rd57, %rd58;
	ld.global.v4.f32 	{%f160, %f161, %f162, %f163}, [%rd59];
	mov.f32 	%f366, %f160;
	mov.f32 	%f367, %f161;
	mov.f32 	%f368, %f162;
	add.s32 	%r84, %r69, 1;
	mul.wide.u32 	%rd60, %r84, 16;
	add.s64 	%rd61, %rd57, %rd60;
	ld.global.v4.f32 	{%f164, %f165, %f166, %f167}, [%rd61];
	mov.f32 	%f363, %f164;
	mov.f32 	%f364, %f165;
	mov.f32 	%f365, %f166;
	add.s32 	%r85, %r69, 2;
	mul.wide.u32 	%rd62, %r85, 16;
	add.s64 	%rd66, %rd57, %rd62;
	bra.uni 	BB13_13;

BB13_11:
	setp.ge.s32	%p9, %r3, %r1;
	selp.b32	%r78, -1, 0, %p9;
	add.s32 	%r79, %r78, %r25;
	mad.lo.s32 	%r80, %r79, %r2, %r91;
	add.s32 	%r81, %r66, %r80;
	ld.global.u64 	%rd51, [%rd9+176];
	mul.wide.u32 	%rd52, %r81, 16;
	add.s64 	%rd53, %rd51, %rd52;
	ld.global.v4.f32 	{%f152, %f153, %f154, %f155}, [%rd53];
	mov.f32 	%f366, %f152;
	mov.f32 	%f367, %f153;
	mov.f32 	%f368, %f154;
	add.s32 	%r82, %r67, %r80;
	mul.wide.u32 	%rd54, %r82, 16;
	add.s64 	%rd55, %rd51, %rd54;
	ld.global.v4.f32 	{%f156, %f157, %f158, %f159}, [%rd55];
	mov.f32 	%f363, %f156;
	mov.f32 	%f364, %f157;
	mov.f32 	%f365, %f158;
	add.s32 	%r83, %r68, %r80;
	mul.wide.u32 	%rd56, %r83, 16;
	add.s64 	%rd66, %rd51, %rd56;

BB13_13:
	ld.global.v4.f32 	{%f168, %f169, %f170, %f171}, [%rd66];
	mov.f32 	%f175, 0f3F800000;
	sub.ftz.f32 	%f176, %f175, %f10;
	mul.ftz.f32 	%f177, %f10, %f368;
	mul.ftz.f32 	%f178, %f10, %f367;
	mul.ftz.f32 	%f179, %f10, %f366;
	fma.rn.ftz.f32 	%f385, %f176, %f357, %f179;
	fma.rn.ftz.f32 	%f388, %f176, %f358, %f178;
	fma.rn.ftz.f32 	%f389, %f176, %f359, %f177;
	mul.ftz.f32 	%f180, %f10, %f365;
	mul.ftz.f32 	%f181, %f10, %f364;
	mul.ftz.f32 	%f182, %f10, %f363;
	fma.rn.ftz.f32 	%f378, %f176, %f354, %f182;
	fma.rn.ftz.f32 	%f381, %f176, %f355, %f181;
	fma.rn.ftz.f32 	%f382, %f176, %f356, %f180;
	mul.ftz.f32 	%f183, %f10, %f168;
	mul.ftz.f32 	%f184, %f10, %f169;
	mul.ftz.f32 	%f185, %f10, %f170;
	fma.rn.ftz.f32 	%f375, %f176, %f362, %f185;
	fma.rn.ftz.f32 	%f374, %f176, %f361, %f184;
	fma.rn.ftz.f32 	%f371, %f176, %f360, %f183;

BB13_14:
	mov.f32 	%f72, %f388;
	mov.f32 	%f71, %f385;
	mov.f32 	%f69, %f381;
	mov.f32 	%f68, %f378;
	mov.f32 	%f66, %f374;
	mov.f32 	%f65, %f371;
	ld.global.u8 	%rs1, [%rd1+-1];
	and.b16  	%rs2, %rs1, 2;
	setp.ne.s16	%p10, %rs2, 0;
	mov.f32 	%f370, %f65;
	mov.f32 	%f373, %f66;
	mov.f32 	%f377, %f68;
	mov.f32 	%f380, %f69;
	mov.f32 	%f384, %f71;
	mov.f32 	%f387, %f72;
	@%p10 bra 	BB13_16;

	ld.global.u32 	%r86, [%rd1+16];
	mul.lo.s32 	%r87, %r86, 12;
	ld.global.u64 	%rd63, [%rd9+80];
	mul.wide.s32 	%rd64, %r87, 16;
	add.s64 	%rd65, %rd63, %rd64;
	ld.global.v4.f32 	{%f186, %f187, %f188, %f189}, [%rd65];
	mul.ftz.f32 	%f192, %f187, %f72;
	fma.rn.ftz.f32 	%f193, %f71, %f186, %f192;
	fma.rn.ftz.f32 	%f195, %f389, %f188, %f193;
	add.ftz.f32 	%f74, %f189, %f195;
	ld.global.v4.f32 	{%f197, %f198, %f199, %f200}, [%rd65+16];
	mul.ftz.f32 	%f203, %f198, %f72;
	fma.rn.ftz.f32 	%f204, %f71, %f197, %f203;
	fma.rn.ftz.f32 	%f206, %f389, %f199, %f204;
	add.ftz.f32 	%f75, %f200, %f206;
	ld.global.v4.f32 	{%f208, %f209, %f210, %f211}, [%rd65+32];
	mul.ftz.f32 	%f214, %f209, %f72;
	fma.rn.ftz.f32 	%f215, %f71, %f208, %f214;
	fma.rn.ftz.f32 	%f217, %f389, %f210, %f215;
	add.ftz.f32 	%f389, %f211, %f217;
	mul.ftz.f32 	%f219, %f187, %f69;
	fma.rn.ftz.f32 	%f220, %f68, %f186, %f219;
	fma.rn.ftz.f32 	%f221, %f382, %f188, %f220;
	add.ftz.f32 	%f77, %f189, %f221;
	mul.ftz.f32 	%f222, %f198, %f69;
	fma.rn.ftz.f32 	%f223, %f68, %f197, %f222;
	fma.rn.ftz.f32 	%f224, %f382, %f199, %f223;
	add.ftz.f32 	%f78, %f200, %f224;
	mul.ftz.f32 	%f225, %f209, %f69;
	fma.rn.ftz.f32 	%f226, %f68, %f208, %f225;
	fma.rn.ftz.f32 	%f227, %f382, %f210, %f226;
	add.ftz.f32 	%f382, %f211, %f227;
	mul.ftz.f32 	%f228, %f187, %f66;
	fma.rn.ftz.f32 	%f229, %f65, %f186, %f228;
	fma.rn.ftz.f32 	%f230, %f375, %f188, %f229;
	add.ftz.f32 	%f80, %f189, %f230;
	mul.ftz.f32 	%f231, %f198, %f66;
	fma.rn.ftz.f32 	%f232, %f65, %f197, %f231;
	fma.rn.ftz.f32 	%f233, %f375, %f199, %f232;
	add.ftz.f32 	%f81, %f200, %f233;
	mul.ftz.f32 	%f234, %f209, %f66;
	fma.rn.ftz.f32 	%f235, %f65, %f208, %f234;
	fma.rn.ftz.f32 	%f236, %f375, %f210, %f235;
	add.ftz.f32 	%f375, %f211, %f236;
	mov.f32 	%f370, %f80;
	mov.f32 	%f373, %f81;
	mov.f32 	%f377, %f77;
	mov.f32 	%f380, %f78;
	mov.f32 	%f384, %f74;
	mov.f32 	%f387, %f75;

BB13_16:
	setp.eq.s32	%p11, %r26, 0;
	mov.f32 	%f237, 0f3F800000;
	mov.f32 	%f395, %f237;
	@%p11 bra 	BB13_18;

	ld.global.v4.f32 	{%f238, %f239, %f240, %f241}, [%rd1+40];
	ld.global.v4.f32 	{%f243, %f244, %f245, %f246}, [%rd1+-24];
	mul.ftz.f32 	%f250, %f239, %f244;
	fma.rn.ftz.f32 	%f251, %f238, %f243, %f250;
	fma.rn.ftz.f32 	%f254, %f240, %f245, %f251;
	neg.ftz.f32 	%f255, %f254;
	fma.rn.ftz.f32 	%f256, %f255, %f243, %f238;
	fma.rn.ftz.f32 	%f257, %f255, %f244, %f239;
	mul.ftz.f32 	%f258, %f257, %f257;
	fma.rn.ftz.f32 	%f259, %f256, %f256, %f258;
	fma.rn.ftz.f32 	%f260, %f255, %f245, %f240;
	fma.rn.ftz.f32 	%f261, %f260, %f260, %f259;
	sqrt.approx.f32 	%f262, %f261;
	ld.global.v4.f32 	{%f263, %f264, %f265, %f266}, [%rd1+56];
	mul.ftz.f32 	%f269, %f264, %f244;
	fma.rn.ftz.f32 	%f270, %f263, %f243, %f269;
	fma.rn.ftz.f32 	%f272, %f265, %f245, %f270;
	neg.ftz.f32 	%f273, %f272;
	fma.rn.ftz.f32 	%f274, %f273, %f243, %f263;
	fma.rn.ftz.f32 	%f275, %f273, %f244, %f264;
	mul.ftz.f32 	%f276, %f275, %f275;
	fma.rn.ftz.f32 	%f277, %f274, %f274, %f276;
	fma.rn.ftz.f32 	%f278, %f273, %f245, %f265;
	fma.rn.ftz.f32 	%f279, %f278, %f278, %f277;
	sqrt.approx.f32 	%f280, %f279;
	add.ftz.f32 	%f281, %f262, %f280;
	mul.ftz.f32 	%f92, %f281, 0f3F000000;
	mov.f32 	%f395, %f92;

BB13_18:
	mov.f32 	%f93, %f395;
	mul.ftz.f32 	%f283, %f96, 0f3F000000;
	mul.rn.f32 	%f284, %f93, %f283;
	mul.rn.f32 	%f94, %f284, %f284;
	sub.ftz.f32 	%f285, %f384, %f370;
	sub.ftz.f32 	%f286, %f387, %f373;
	sub.ftz.f32 	%f287, %f389, %f375;
	sub.ftz.f32 	%f288, %f101, %f384;
	sub.ftz.f32 	%f289, %f103, %f389;
	sub.ftz.f32 	%f290, %f102, %f387;
	mul.ftz.f32 	%f291, %f290, %f287;
	neg.ftz.f32 	%f292, %f291;
	fma.rn.ftz.f32 	%f293, %f286, %f289, %f292;
	mul.ftz.f32 	%f294, %f289, %f285;
	neg.ftz.f32 	%f295, %f294;
	fma.rn.ftz.f32 	%f296, %f287, %f288, %f295;
	mul.ftz.f32 	%f297, %f288, %f286;
	neg.ftz.f32 	%f298, %f297;
	fma.rn.ftz.f32 	%f299, %f285, %f290, %f298;
	mul.ftz.f32 	%f300, %f296, %f296;
	fma.rn.ftz.f32 	%f301, %f293, %f293, %f300;
	fma.rn.ftz.f32 	%f302, %f299, %f299, %f301;
	mul.ftz.f32 	%f303, %f286, %f286;
	fma.rn.ftz.f32 	%f304, %f285, %f285, %f303;
	fma.rn.ftz.f32 	%f305, %f287, %f287, %f304;
	mul.ftz.f32 	%f306, %f94, %f305;
	setp.ltu.ftz.f32	%p12, %f302, %f306;
	mov.f32 	%f390, %f237;
	mov.f32 	%f394, %f390;
	@%p12 bra 	BB13_22;

	sub.ftz.f32 	%f308, %f101, %f377;
	sub.ftz.f32 	%f309, %f103, %f382;
	sub.ftz.f32 	%f310, %f102, %f380;
	sub.ftz.f32 	%f311, %f377, %f384;
	sub.ftz.f32 	%f312, %f380, %f387;
	sub.ftz.f32 	%f313, %f382, %f389;
	mul.ftz.f32 	%f314, %f310, %f313;
	neg.ftz.f32 	%f315, %f314;
	fma.rn.ftz.f32 	%f316, %f312, %f309, %f315;
	mul.ftz.f32 	%f317, %f309, %f311;
	neg.ftz.f32 	%f318, %f317;
	fma.rn.ftz.f32 	%f319, %f313, %f308, %f318;
	mul.ftz.f32 	%f320, %f308, %f312;
	neg.ftz.f32 	%f321, %f320;
	fma.rn.ftz.f32 	%f322, %f311, %f310, %f321;
	mul.ftz.f32 	%f323, %f319, %f319;
	fma.rn.ftz.f32 	%f324, %f316, %f316, %f323;
	fma.rn.ftz.f32 	%f325, %f322, %f322, %f324;
	mul.ftz.f32 	%f326, %f312, %f312;
	fma.rn.ftz.f32 	%f327, %f311, %f311, %f326;
	fma.rn.ftz.f32 	%f328, %f313, %f313, %f327;
	mul.ftz.f32 	%f329, %f94, %f328;
	setp.ltu.ftz.f32	%p13, %f325, %f329;
	mov.f32 	%f391, %f237;
	mov.f32 	%f394, %f391;
	@%p13 bra 	BB13_22;

	sub.ftz.f32 	%f331, %f101, %f370;
	sub.ftz.f32 	%f332, %f103, %f375;
	sub.ftz.f32 	%f333, %f102, %f373;
	sub.ftz.f32 	%f334, %f370, %f377;
	sub.ftz.f32 	%f335, %f373, %f380;
	sub.ftz.f32 	%f336, %f375, %f382;
	mul.ftz.f32 	%f337, %f333, %f336;
	neg.ftz.f32 	%f338, %f337;
	fma.rn.ftz.f32 	%f339, %f335, %f332, %f338;
	mul.ftz.f32 	%f340, %f332, %f334;
	neg.ftz.f32 	%f341, %f340;
	fma.rn.ftz.f32 	%f342, %f336, %f331, %f341;
	mul.ftz.f32 	%f343, %f331, %f335;
	neg.ftz.f32 	%f344, %f343;
	fma.rn.ftz.f32 	%f345, %f334, %f333, %f344;
	mul.ftz.f32 	%f346, %f342, %f342;
	fma.rn.ftz.f32 	%f347, %f339, %f339, %f346;
	fma.rn.ftz.f32 	%f348, %f345, %f345, %f347;
	mul.ftz.f32 	%f349, %f335, %f335;
	fma.rn.ftz.f32 	%f350, %f334, %f334, %f349;
	fma.rn.ftz.f32 	%f351, %f336, %f336, %f350;
	mul.ftz.f32 	%f352, %f94, %f351;
	setp.ltu.ftz.f32	%p14, %f348, %f352;
	mov.f32 	%f392, %f237;
	mov.f32 	%f394, %f392;
	@%p14 bra 	BB13_22;

	mov.f32 	%f394, %f100;

BB13_22:
	st.param.f32	[func_retval0+0], %f394;
	ret;
}

.func svm_node_geometry(
	.param .b64 svm_node_geometry_param_0,
	.param .b64 svm_node_geometry_param_1,
	.param .b64 svm_node_geometry_param_2,
	.param .b32 svm_node_geometry_param_3,
	.param .b32 svm_node_geometry_param_4
)
{
	.reg .pred 	%p<18>;
	.reg .f32 	%f<153>;
	.reg .b32 	%r<97>;
	.reg .b64 	%rd<45>;


	ld.param.u64 	%rd2, [svm_node_geometry_param_0];
	ld.param.u64 	%rd3, [svm_node_geometry_param_1];
	ld.param.u64 	%rd4, [svm_node_geometry_param_2];
	ld.param.u32 	%r6, [svm_node_geometry_param_3];
	ld.param.u32 	%r7, [svm_node_geometry_param_4];
	setp.gt.s32	%p1, %r6, 2;
	@%p1 bra 	BB14_14;

	setp.eq.s32	%p5, %r6, 0;
	@%p5 bra 	BB14_25;

	setp.eq.s32	%p6, %r6, 1;
	@%p6 bra 	BB14_24;
	bra.uni 	BB14_3;

BB14_24:
	mov.b32	%r67, %envreg4;
	mov.u32 	%r68, %ctaid.y;
	mov.u32 	%r69, %ntid.y;
	mad.lo.s32 	%r70, %r68, %r69, %r67;
	mov.u32 	%r71, %tid.y;
	add.s32 	%r72, %r70, %r71;
	mov.u32 	%r73, %ntid.x;
	mov.b32	%r74, %envreg6;
	mul.lo.s32 	%r75, %r73, %r74;
	mul.wide.s32 	%rd29, %r75, %r72;
	mov.u32 	%r76, %ctaid.x;
	mov.b32	%r77, %envreg3;
	mad.lo.s32 	%r78, %r76, %r73, %r77;
	mov.u32 	%r79, %tid.x;
	add.s32 	%r80, %r78, %r79;
	cvt.s64.s32	%rd30, %r80;
	add.s64 	%rd31, %rd30, %rd29;
	mul.lo.s64 	%rd32, %rd31, 5440;
	add.s64 	%rd33, %rd3, %rd32;
	ld.global.v4.f32 	{%f136, %f137, %f138, %f139}, [%rd33+16];
	mov.f32 	%f152, %f138;
	mov.f32 	%f151, %f137;
	mov.f32 	%f150, %f136;
	bra.uni 	BB14_26;

BB14_14:
	setp.eq.s32	%p2, %r6, 3;
	@%p2 bra 	BB14_19;

	setp.eq.s32	%p3, %r6, 4;
	@%p3 bra 	BB14_18;
	bra.uni 	BB14_16;

BB14_18:
	mov.b32	%r22, %envreg4;
	mov.u32 	%r23, %ctaid.y;
	mov.u32 	%r24, %ntid.y;
	mad.lo.s32 	%r25, %r23, %r24, %r22;
	mov.u32 	%r26, %tid.y;
	add.s32 	%r27, %r25, %r26;
	mov.u32 	%r28, %ntid.x;
	mov.b32	%r29, %envreg6;
	mul.lo.s32 	%r30, %r28, %r29;
	mul.wide.s32 	%rd10, %r30, %r27;
	mov.u32 	%r31, %ctaid.x;
	mov.b32	%r32, %envreg3;
	mad.lo.s32 	%r33, %r31, %r28, %r32;
	mov.u32 	%r34, %tid.x;
	add.s32 	%r35, %r33, %r34;
	cvt.s64.s32	%rd11, %r35;
	add.s64 	%rd12, %rd11, %rd10;
	mul.lo.s64 	%rd13, %rd12, 5440;
	add.s64 	%rd14, %rd3, %rd13;
	ld.global.v4.f32 	{%f63, %f64, %f65, %f66}, [%rd14+32];
	mov.f32 	%f152, %f65;
	mov.f32 	%f151, %f64;
	mov.f32 	%f150, %f63;
	bra.uni 	BB14_26;

BB14_25:
	mov.b32	%r81, %envreg4;
	mov.u32 	%r82, %ctaid.y;
	mov.u32 	%r83, %ntid.y;
	mad.lo.s32 	%r84, %r82, %r83, %r81;
	mov.u32 	%r85, %tid.y;
	add.s32 	%r86, %r84, %r85;
	mov.u32 	%r87, %ntid.x;
	mov.b32	%r88, %envreg6;
	mul.lo.s32 	%r89, %r87, %r88;
	mul.wide.s32 	%rd34, %r89, %r86;
	mov.u32 	%r90, %ctaid.x;
	mov.b32	%r91, %envreg3;
	mad.lo.s32 	%r92, %r90, %r87, %r91;
	mov.u32 	%r93, %tid.x;
	add.s32 	%r94, %r92, %r93;
	cvt.s64.s32	%rd35, %r94;
	add.s64 	%rd36, %rd35, %rd34;
	mul.lo.s64 	%rd37, %rd36, 5440;
	add.s64 	%rd38, %rd3, %rd37;
	ld.global.v4.f32 	{%f140, %f141, %f142, %f143}, [%rd38];
	mov.f32 	%f152, %f142;
	mov.f32 	%f151, %f141;
	mov.f32 	%f150, %f140;
	bra.uni 	BB14_26;

BB14_3:
	setp.eq.s32	%p7, %r6, 2;
	@%p7 bra 	BB14_4;
	bra.uni 	BB14_26;

BB14_4:
	mov.u32 	%r50, 6;
	// Callseq Start 296
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd2;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd3;
	.param .b32 param2;
	st.param.b32	[param2+0], %r50;
	.param .align 4 .b8 retval0[16];
	call.uni (retval0), 
	find_attribute, 
	(
	param0, 
	param1, 
	param2
	);
	ld.param.b32	%r1, [retval0+0];
	ld.param.b32	%r2, [retval0+4];
	ld.param.b32	%r3, [retval0+8];
	ld.param.b32	%r5, [retval0+12];
	
	//{
	}// Callseq End 296
	setp.eq.s32	%p8, %r5, -1;
	mov.u32 	%r51, %ctaid.y;
	mov.u32 	%r52, %ntid.y;
	mov.b32	%r53, %envreg4;
	mad.lo.s32 	%r54, %r51, %r52, %r53;
	mov.u32 	%r55, %tid.y;
	add.s32 	%r56, %r54, %r55;
	mov.u32 	%r57, %ntid.x;
	mov.b32	%r58, %envreg6;
	mul.lo.s32 	%r59, %r57, %r58;
	mul.wide.s32 	%rd20, %r59, %r56;
	mov.u32 	%r60, %ctaid.x;
	mov.b32	%r61, %envreg3;
	mad.lo.s32 	%r62, %r60, %r57, %r61;
	mov.u32 	%r63, %tid.x;
	add.s32 	%r64, %r62, %r63;
	cvt.s64.s32	%rd21, %r64;
	add.s64 	%rd22, %rd21, %rd20;
	mul.lo.s64 	%rd23, %rd22, 5440;
	add.s64 	%rd24, %rd3, %rd23;
	add.s64 	%rd1, %rd24, 16;
	@%p8 bra 	BB14_20;

	mov.u64 	%rd25, 0;
	// Callseq Start 297
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd2;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd3;
	.param .align 4 .b8 param2[16];
	st.param.b32	[param2+0], %r1;
	st.param.b32	[param2+4], %r2;
	st.param.b32	[param2+8], %r3;
	st.param.b32	[param2+12], %r5;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd25;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd25;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	primitive_attribute_float3, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	ld.param.v4.f32	{%f71, %f72, %f73, %f74}, [retval0+0];
	
	//{
	}// Callseq End 297
	add.ftz.f32 	%f75, %f72, 0fBF000000;
	neg.ftz.f32 	%f76, %f75;
	add.ftz.f32 	%f77, %f71, 0fBF000000;
	ld.global.u32 	%r65, [%rd1+72];
	mad.lo.s32 	%r66, %r65, 12, 4;
	ld.global.u64 	%rd26, [%rd2+80];
	mul.wide.s32 	%rd27, %r66, 16;
	add.s64 	%rd28, %rd26, %rd27;
	ld.global.v4.f32 	{%f78, %f79, %f80, %f81}, [%rd28];
	ld.global.v4.f32 	{%f83, %f84, %f85, %f86}, [%rd28+16];
	mul.ftz.f32 	%f92, %f77, %f83;
	fma.rn.ftz.f32 	%f10, %f78, %f76, %f92;
	mul.ftz.f32 	%f93, %f77, %f84;
	fma.rn.ftz.f32 	%f11, %f79, %f76, %f93;
	mul.ftz.f32 	%f94, %f77, %f85;
	fma.rn.ftz.f32 	%f12, %f80, %f76, %f94;
	abs.f32 	%f95, %f10;
	setp.neu.ftz.f32	%p9, %f95, 0f00000000;
	@%p9 bra 	BB14_8;

	abs.f32 	%f96, %f11;
	setp.neu.ftz.f32	%p10, %f96, 0f00000000;
	@%p10 bra 	BB14_8;

	abs.f32 	%f97, %f12;
	setp.equ.ftz.f32	%p11, %f97, 0f00000000;
	mov.f32 	%f146, %f12;
	mov.f32 	%f145, %f11;
	mov.f32 	%f144, %f10;
	@%p11 bra 	BB14_9;

BB14_8:
	mul.ftz.f32 	%f98, %f11, %f11;
	fma.rn.ftz.f32 	%f99, %f10, %f10, %f98;
	fma.rn.ftz.f32 	%f100, %f12, %f12, %f99;
	rsqrt.approx.ftz.f32 	%f101, %f100;
	mul.ftz.f32 	%f146, %f12, %f101;
	mul.ftz.f32 	%f145, %f11, %f101;
	mul.ftz.f32 	%f144, %f10, %f101;

BB14_9:
	ld.global.v4.f32 	{%f102, %f103, %f104, %f105}, [%rd1];
	mul.ftz.f32 	%f106, %f146, %f103;
	neg.ftz.f32 	%f107, %f106;
	fma.rn.ftz.f32 	%f25, %f145, %f104, %f107;
	mul.ftz.f32 	%f108, %f144, %f104;
	neg.ftz.f32 	%f109, %f108;
	fma.rn.ftz.f32 	%f26, %f146, %f102, %f109;
	mul.ftz.f32 	%f110, %f145, %f102;
	neg.ftz.f32 	%f111, %f110;
	fma.rn.ftz.f32 	%f27, %f144, %f103, %f111;
	abs.f32 	%f112, %f25;
	setp.neu.ftz.f32	%p12, %f112, 0f00000000;
	@%p12 bra 	BB14_12;

	abs.f32 	%f113, %f26;
	setp.neu.ftz.f32	%p13, %f113, 0f00000000;
	@%p13 bra 	BB14_12;

	abs.f32 	%f114, %f27;
	setp.equ.ftz.f32	%p14, %f114, 0f00000000;
	mov.f32 	%f149, %f27;
	mov.f32 	%f148, %f26;
	mov.f32 	%f147, %f25;
	@%p14 bra 	BB14_13;

BB14_12:
	mul.ftz.f32 	%f115, %f26, %f26;
	fma.rn.ftz.f32 	%f116, %f25, %f25, %f115;
	fma.rn.ftz.f32 	%f117, %f27, %f27, %f116;
	rsqrt.approx.ftz.f32 	%f118, %f117;
	mul.ftz.f32 	%f149, %f27, %f118;
	mul.ftz.f32 	%f148, %f26, %f118;
	mul.ftz.f32 	%f147, %f25, %f118;

BB14_13:
	mul.ftz.f32 	%f119, %f104, %f148;
	neg.ftz.f32 	%f120, %f119;
	fma.rn.ftz.f32 	%f150, %f103, %f149, %f120;
	mul.ftz.f32 	%f121, %f102, %f149;
	neg.ftz.f32 	%f122, %f121;
	fma.rn.ftz.f32 	%f151, %f104, %f147, %f122;
	mul.ftz.f32 	%f123, %f103, %f147;
	neg.ftz.f32 	%f124, %f123;
	fma.rn.ftz.f32 	%f152, %f102, %f148, %f124;
	bra.uni 	BB14_26;

BB14_19:
	mov.b32	%r36, %envreg4;
	mov.u32 	%r37, %ctaid.y;
	mov.u32 	%r38, %ntid.y;
	mad.lo.s32 	%r39, %r37, %r38, %r36;
	mov.u32 	%r40, %tid.y;
	add.s32 	%r41, %r39, %r40;
	mov.u32 	%r42, %ntid.x;
	mov.b32	%r43, %envreg6;
	mul.lo.s32 	%r44, %r42, %r43;
	mul.wide.s32 	%rd15, %r44, %r41;
	mov.u32 	%r45, %ctaid.x;
	mov.b32	%r46, %envreg3;
	mad.lo.s32 	%r47, %r45, %r42, %r46;
	mov.u32 	%r48, %tid.x;
	add.s32 	%r49, %r47, %r48;
	cvt.s64.s32	%rd16, %r49;
	add.s64 	%rd17, %rd16, %rd15;
	mul.lo.s64 	%rd18, %rd17, 5440;
	add.s64 	%rd19, %rd3, %rd18;
	ld.global.v4.f32 	{%f67, %f68, %f69, %f70}, [%rd19+48];
	mov.f32 	%f152, %f69;
	mov.f32 	%f151, %f68;
	mov.f32 	%f150, %f67;
	bra.uni 	BB14_26;

BB14_16:
	setp.ne.s32	%p4, %r6, 5;
	@%p4 bra 	BB14_26;

	mov.b32	%r8, %envreg4;
	mov.u32 	%r9, %ctaid.y;
	mov.u32 	%r10, %ntid.y;
	mad.lo.s32 	%r11, %r9, %r10, %r8;
	mov.u32 	%r12, %tid.y;
	add.s32 	%r13, %r11, %r12;
	mov.u32 	%r14, %ntid.x;
	mov.b32	%r15, %envreg6;
	mul.lo.s32 	%r16, %r14, %r15;
	mul.wide.s32 	%rd5, %r16, %r13;
	mov.u32 	%r17, %ctaid.x;
	mov.b32	%r18, %envreg3;
	mad.lo.s32 	%r19, %r17, %r14, %r18;
	mov.u32 	%r20, %tid.x;
	add.s32 	%r21, %r19, %r20;
	cvt.s64.s32	%rd6, %r21;
	add.s64 	%rd7, %rd6, %rd5;
	mul.lo.s64 	%rd8, %rd7, 5440;
	add.s64 	%rd9, %rd3, %rd8;
	ld.global.f32 	%f150, [%rd9+80];
	ld.global.f32 	%f151, [%rd9+84];
	mov.f32 	%f152, 0f00000000;
	bra.uni 	BB14_26;

BB14_20:
	ld.global.v4.f32 	{%f125, %f126, %f127, %f128}, [%rd1+176];
	mov.f32 	%f152, %f127;
	mov.f32 	%f151, %f126;
	mov.f32 	%f150, %f125;
	abs.f32 	%f129, %f125;
	setp.neu.ftz.f32	%p15, %f129, 0f00000000;
	@%p15 bra 	BB14_23;

	abs.f32 	%f130, %f126;
	setp.neu.ftz.f32	%p16, %f130, 0f00000000;
	@%p16 bra 	BB14_23;

	abs.f32 	%f131, %f127;
	setp.equ.ftz.f32	%p17, %f131, 0f00000000;
	@%p17 bra 	BB14_26;

BB14_23:
	mul.ftz.f32 	%f132, %f126, %f126;
	fma.rn.ftz.f32 	%f133, %f125, %f125, %f132;
	fma.rn.ftz.f32 	%f134, %f127, %f127, %f133;
	rsqrt.approx.ftz.f32 	%f135, %f134;
	mul.ftz.f32 	%f152, %f127, %f135;
	mul.ftz.f32 	%f151, %f126, %f135;
	mul.ftz.f32 	%f150, %f125, %f135;

BB14_26:
	mul.wide.u32 	%rd39, %r7, 4;
	add.s64 	%rd40, %rd4, %rd39;
	st.f32 	[%rd40], %f150;
	add.s32 	%r95, %r7, 1;
	mul.wide.u32 	%rd41, %r95, 4;
	add.s64 	%rd42, %rd4, %rd41;
	st.f32 	[%rd42], %f151;
	add.s32 	%r96, %r7, 2;
	mul.wide.u32 	%rd43, %r96, 4;
	add.s64 	%rd44, %rd4, %rd43;
	st.f32 	[%rd44], %f152;
	ret;
}

.func  (.param .align 16 .b8 func_retval0[16]) svm_image_texture(
	.param .b64 svm_image_texture_param_0,
	.param .b32 svm_image_texture_param_1,
	.param .b32 svm_image_texture_param_2,
	.param .b32 svm_image_texture_param_3,
	.param .b32 svm_image_texture_param_4,
	.param .b32 svm_image_texture_param_5
)
{
	.reg .pred 	%p<53>;
	.reg .b16 	%rs<21>;
	.reg .f32 	%f<271>;
	.reg .b32 	%r<126>;
	.reg .b64 	%rd<66>;


	ld.param.u64 	%rd7, [svm_image_texture_param_0];
	ld.param.u32 	%r35, [svm_image_texture_param_1];
	ld.param.f32 	%f159, [svm_image_texture_param_2];
	ld.param.f32 	%f160, [svm_image_texture_param_3];
	ld.param.u32 	%r36, [svm_image_texture_param_4];
	ld.param.u32 	%r37, [svm_image_texture_param_5];
	add.s64 	%rd1, %rd7, 304;
	ld.global.u64 	%rd8, [%rd7+304];
	mul.wide.s32 	%rd9, %r35, 16;
	add.s64 	%rd10, %rd8, %rd9;
	ld.global.v4.u32 	{%r38, %r39, %r40, %r41}, [%rd10];
	and.b32  	%r42, %r41, 1;
	setp.eq.b32	%p1, %r42, 1;
	and.b32  	%r43, %r41, 2;
	setp.eq.s32	%p2, %r43, 0;
	bfe.u32 	%r44, %r41, 2, 1;
	mov.u32 	%r45, 2;
	sub.s32 	%r46, %r45, %r44;
	selp.b32	%r8, %r46, 0, %p2;
	cvt.rn.f32.u32	%f1, %r38;
	cvt.rn.f32.u32	%f2, %r39;
	@!%p1 bra 	BB15_13;
	bra.uni 	BB15_1;

BB15_1:
	setp.eq.s32	%p3, %r8, 0;
	mul.ftz.f32 	%f161, %f1, %f159;
	cvt.rzi.ftz.s32.f32	%r47, %f161;
	setp.ltu.ftz.f32	%p4, %f161, 0f00000000;
	selp.u32	%r48, 1, 0, %p4;
	sub.s32 	%r120, %r47, %r48;
	mul.ftz.f32 	%f162, %f2, %f160;
	cvt.rzi.ftz.s32.f32	%r49, %f162;
	setp.ltu.ftz.f32	%p5, %f162, 0f00000000;
	selp.u32	%r50, 1, 0, %p5;
	sub.s32 	%r121, %r49, %r50;
	@%p3 bra 	BB15_5;

	setp.eq.s32	%p6, %r8, 2;
	@%p6 bra 	BB15_4;
	bra.uni 	BB15_3;

BB15_4:
	setp.ltu.ftz.f32	%p7, %f159, 0f00000000;
	setp.ltu.ftz.f32	%p8, %f160, 0f00000000;
	or.pred  	%p9, %p7, %p8;
	setp.gtu.ftz.f32	%p10, %f159, 0f3F800000;
	or.pred  	%p11, %p9, %p10;
	setp.gtu.ftz.f32	%p12, %f160, 0f3F800000;
	or.pred  	%p13, %p11, %p12;
	mov.f32 	%f268, 0f00000000;
	mov.f32 	%f265, %f268;
	mov.f32 	%f264, %f268;
	mov.f32 	%f263, %f268;
	@%p13 bra 	BB15_64;
	bra.uni 	BB15_6;

BB15_13:
	setp.eq.s32	%p17, %r8, 0;
	fma.rn.ftz.f32 	%f176, %f159, %f1, 0fBF000000;
	cvt.rzi.ftz.s32.f32	%r69, %f176;
	setp.ltu.ftz.f32	%p18, %f176, 0f00000000;
	selp.u32	%r70, 1, 0, %p18;
	sub.s32 	%r17, %r69, %r70;
	cvt.rn.f32.s32	%f177, %r17;
	sub.ftz.f32 	%f19, %f176, %f177;
	fma.rn.ftz.f32 	%f178, %f160, %f2, 0fBF000000;
	cvt.rzi.ftz.s32.f32	%r71, %f178;
	setp.ltu.ftz.f32	%p19, %f178, 0f00000000;
	selp.u32	%r72, 1, 0, %p19;
	sub.s32 	%r18, %r71, %r72;
	cvt.rn.f32.s32	%f179, %r18;
	sub.ftz.f32 	%f20, %f178, %f179;
	@%p17 bra 	BB15_17;

	setp.ne.s32	%p20, %r8, 2;
	@%p20 bra 	BB15_16;

	setp.ltu.ftz.f32	%p21, %f159, 0f00000000;
	setp.ltu.ftz.f32	%p22, %f160, 0f00000000;
	or.pred  	%p23, %p21, %p22;
	setp.gtu.ftz.f32	%p24, %f159, 0f3F800000;
	or.pred  	%p25, %p23, %p24;
	setp.gtu.ftz.f32	%p26, %f160, 0f3F800000;
	or.pred  	%p27, %p25, %p26;
	mov.f32 	%f268, 0f00000000;
	mov.f32 	%f265, %f268;
	mov.f32 	%f264, %f268;
	mov.f32 	%f263, %f268;
	@%p27 bra 	BB15_64;

BB15_16:
	add.s32 	%r73, %r17, 1;
	mov.u32 	%r74, 0;
	max.s32 	%r75, %r73, %r74;
	add.s32 	%r76, %r38, -1;
	min.s32 	%r124, %r75, %r76;
	add.s32 	%r77, %r18, 1;
	max.s32 	%r78, %r77, %r74;
	add.s32 	%r79, %r39, -1;
	min.s32 	%r125, %r78, %r79;
	max.s32 	%r80, %r17, %r74;
	min.s32 	%r122, %r80, %r76;
	max.s32 	%r81, %r18, %r74;
	min.s32 	%r123, %r81, %r79;
	bra.uni 	BB15_18;

BB15_5:
	rem.s32 	%r56, %r120, %r38;
	shr.s32 	%r57, %r56, 31;
	and.b32  	%r58, %r57, %r38;
	add.s32 	%r120, %r58, %r56;
	rem.s32 	%r59, %r121, %r39;
	shr.s32 	%r60, %r59, 31;
	and.b32  	%r61, %r60, %r39;
	add.s32 	%r121, %r61, %r59;
	bra.uni 	BB15_6;

BB15_3:
	add.s32 	%r51, %r38, -1;
	mov.u32 	%r52, 0;
	max.s32 	%r53, %r120, %r52;
	min.s32 	%r120, %r53, %r51;
	max.s32 	%r54, %r121, %r52;
	add.s32 	%r55, %r39, -1;
	min.s32 	%r121, %r54, %r55;

BB15_6:
	add.s32 	%r62, %r120, %r40;
	mad.lo.s32 	%r63, %r121, %r38, %r62;
	cvt.s64.s32	%rd2, %r63;
	setp.lt.s32	%p14, %r35, 1024;
	@%p14 bra 	BB15_12;
	bra.uni 	BB15_7;

BB15_12:
	ld.global.u64 	%rd19, [%rd1+-24];
	shl.b64 	%rd20, %rd2, 4;
	add.s64 	%rd21, %rd19, %rd20;
	ld.global.v4.f32 	{%f172, %f173, %f174, %f175}, [%rd21];
	mov.f32 	%f270, %f175;
	mov.f32 	%f265, %f174;
	mov.f32 	%f264, %f173;
	mov.f32 	%f263, %f172;
	bra.uni 	BB15_47;

BB15_7:
	setp.lt.s32	%p15, %r35, 2048;
	@%p15 bra 	BB15_11;
	bra.uni 	BB15_8;

BB15_11:
	ld.global.u64 	%rd16, [%rd1+-32];
	shl.b64 	%rd17, %rd2, 2;
	add.s64 	%rd18, %rd16, %rd17;
	ld.global.v4.u8 	{%rs1, %rs2, %rs3, %rs4}, [%rd18];
	cvt.u32.u16	%r65, %rs1;
	cvt.rn.f32.s32	%f168, %r65;
	mul.ftz.f32 	%f263, %f168, 0f3B808081;
	cvt.u32.u16	%r66, %rs2;
	cvt.rn.f32.s32	%f169, %r66;
	mul.ftz.f32 	%f264, %f169, 0f3B808081;
	cvt.u32.u16	%r67, %rs3;
	cvt.rn.f32.s32	%f170, %r67;
	mul.ftz.f32 	%f265, %f170, 0f3B808081;
	cvt.u32.u16	%r68, %rs4;
	cvt.rn.f32.s32	%f171, %r68;
	mul.ftz.f32 	%f270, %f171, 0f3B808081;
	bra.uni 	BB15_47;

BB15_17:
	rem.s32 	%r82, %r17, %r38;
	shr.s32 	%r83, %r82, 31;
	and.b32  	%r84, %r83, %r38;
	add.s32 	%r122, %r84, %r82;
	rem.s32 	%r85, %r18, %r39;
	shr.s32 	%r86, %r85, 31;
	and.b32  	%r87, %r86, %r39;
	add.s32 	%r123, %r87, %r85;
	add.s32 	%r88, %r122, 1;
	rem.s32 	%r89, %r88, %r38;
	shr.s32 	%r90, %r89, 31;
	and.b32  	%r91, %r90, %r38;
	add.s32 	%r124, %r91, %r89;
	add.s32 	%r92, %r123, 1;
	rem.s32 	%r93, %r92, %r39;
	shr.s32 	%r94, %r93, 31;
	and.b32  	%r95, %r94, %r39;
	add.s32 	%r125, %r95, %r93;

BB15_18:
	mov.f32 	%f247, 0f3F800000;
	sub.ftz.f32 	%f21, %f247, %f19;
	mul.lo.s32 	%r31, %r123, %r38;
	add.s32 	%r32, %r122, %r40;
	add.s32 	%r96, %r31, %r32;
	cvt.s64.s32	%rd3, %r96;
	setp.lt.s32	%p28, %r35, 1024;
	@%p28 bra 	BB15_24;
	bra.uni 	BB15_19;

BB15_24:
	ld.global.u64 	%rd30, [%rd7+280];
	shl.b64 	%rd31, %rd3, 4;
	add.s64 	%rd32, %rd30, %rd31;
	ld.global.v4.f32 	{%f190, %f191, %f192, %f193}, [%rd32];
	mov.f32 	%f247, %f193;
	mov.f32 	%f246, %f192;
	mov.f32 	%f245, %f191;
	mov.f32 	%f244, %f190;
	bra.uni 	BB15_25;

BB15_19:
	setp.lt.s32	%p29, %r35, 2048;
	@%p29 bra 	BB15_23;
	bra.uni 	BB15_20;

BB15_23:
	ld.global.u64 	%rd27, [%rd7+272];
	shl.b64 	%rd28, %rd3, 2;
	add.s64 	%rd29, %rd27, %rd28;
	ld.global.v4.u8 	{%rs5, %rs6, %rs7, %rs8}, [%rd29];
	cvt.u32.u16	%r98, %rs5;
	cvt.rn.f32.s32	%f186, %r98;
	mul.ftz.f32 	%f244, %f186, 0f3B808081;
	cvt.u32.u16	%r99, %rs6;
	cvt.rn.f32.s32	%f187, %r99;
	mul.ftz.f32 	%f245, %f187, 0f3B808081;
	cvt.u32.u16	%r100, %rs7;
	cvt.rn.f32.s32	%f188, %r100;
	mul.ftz.f32 	%f246, %f188, 0f3B808081;
	cvt.u32.u16	%r101, %rs8;
	cvt.rn.f32.s32	%f189, %r101;
	mul.ftz.f32 	%f247, %f189, 0f3B808081;
	bra.uni 	BB15_25;

BB15_8:
	setp.lt.s32	%p16, %r35, 3072;
	@%p16 bra 	BB15_10;
	bra.uni 	BB15_9;

BB15_10:
	ld.global.u64 	%rd13, [%rd1+-8];
	shl.b64 	%rd14, %rd2, 2;
	add.s64 	%rd15, %rd13, %rd14;
	ld.global.f32 	%f263, [%rd15];
	mov.f32 	%f270, 0f3F800000;
	mov.f32 	%f265, %f263;
	mov.f32 	%f264, %f263;
	bra.uni 	BB15_47;

BB15_20:
	setp.lt.s32	%p30, %r35, 3072;
	@%p30 bra 	BB15_22;
	bra.uni 	BB15_21;

BB15_22:
	ld.global.u64 	%rd24, [%rd7+296];
	shl.b64 	%rd25, %rd3, 2;
	add.s64 	%rd26, %rd24, %rd25;
	ld.global.f32 	%f244, [%rd26];
	mov.f32 	%f246, %f244;
	mov.f32 	%f245, %f244;
	bra.uni 	BB15_25;

BB15_9:
	ld.global.u64 	%rd11, [%rd1+-16];
	add.s64 	%rd12, %rd11, %rd2;
	ld.global.u8 	%r64, [%rd12];
	cvt.rn.f32.s32	%f167, %r64;
	mul.ftz.f32 	%f265, %f167, 0f3B808081;
	mov.f32 	%f270, 0f3F800000;
	mov.f32 	%f264, %f265;
	mov.f32 	%f263, %f265;
	bra.uni 	BB15_47;

BB15_21:
	ld.global.u64 	%rd22, [%rd7+288];
	add.s64 	%rd23, %rd22, %rd3;
	ld.global.u8 	%r97, [%rd23];
	cvt.rn.f32.s32	%f185, %r97;
	mul.ftz.f32 	%f246, %f185, 0f3B808081;
	mov.f32 	%f245, %f246;
	mov.f32 	%f244, %f246;

BB15_25:
	add.s32 	%r33, %r124, %r40;
	add.s32 	%r102, %r33, %r31;
	cvt.s64.s32	%rd4, %r102;
	@%p28 bra 	BB15_31;
	bra.uni 	BB15_26;

BB15_31:
	ld.global.u64 	%rd41, [%rd7+280];
	shl.b64 	%rd42, %rd4, 4;
	add.s64 	%rd43, %rd41, %rd42;
	ld.global.v4.f32 	{%f199, %f200, %f201, %f202}, [%rd43];
	mov.f32 	%f251, %f202;
	mov.f32 	%f250, %f201;
	mov.f32 	%f249, %f200;
	mov.f32 	%f248, %f199;
	bra.uni 	BB15_32;

BB15_26:
	setp.lt.s32	%p32, %r35, 2048;
	@%p32 bra 	BB15_30;
	bra.uni 	BB15_27;

BB15_30:
	ld.global.u64 	%rd38, [%rd7+272];
	shl.b64 	%rd39, %rd4, 2;
	add.s64 	%rd40, %rd38, %rd39;
	ld.global.v4.u8 	{%rs9, %rs10, %rs11, %rs12}, [%rd40];
	cvt.u32.u16	%r104, %rs9;
	cvt.rn.f32.s32	%f195, %r104;
	mul.ftz.f32 	%f248, %f195, 0f3B808081;
	cvt.u32.u16	%r105, %rs10;
	cvt.rn.f32.s32	%f196, %r105;
	mul.ftz.f32 	%f249, %f196, 0f3B808081;
	cvt.u32.u16	%r106, %rs11;
	cvt.rn.f32.s32	%f197, %r106;
	mul.ftz.f32 	%f250, %f197, 0f3B808081;
	cvt.u32.u16	%r107, %rs12;
	cvt.rn.f32.s32	%f198, %r107;
	mul.ftz.f32 	%f251, %f198, 0f3B808081;
	bra.uni 	BB15_32;

BB15_27:
	setp.lt.s32	%p33, %r35, 3072;
	@%p33 bra 	BB15_29;
	bra.uni 	BB15_28;

BB15_29:
	ld.global.u64 	%rd35, [%rd7+296];
	shl.b64 	%rd36, %rd4, 2;
	add.s64 	%rd37, %rd35, %rd36;
	ld.global.f32 	%f248, [%rd37];
	mov.f32 	%f251, 0f3F800000;
	mov.f32 	%f250, %f248;
	mov.f32 	%f249, %f248;
	bra.uni 	BB15_32;

BB15_28:
	ld.global.u64 	%rd33, [%rd7+288];
	add.s64 	%rd34, %rd33, %rd4;
	ld.global.u8 	%r103, [%rd34];
	cvt.rn.f32.s32	%f194, %r103;
	mul.ftz.f32 	%f250, %f194, 0f3B808081;
	mov.f32 	%f251, 0f3F800000;
	mov.f32 	%f249, %f250;
	mov.f32 	%f248, %f250;

BB15_32:
	mov.f32 	%f255, 0f3F800000;
	sub.ftz.f32 	%f204, %f255, %f20;
	mul.ftz.f32 	%f205, %f21, %f204;
	mul.ftz.f32 	%f206, %f19, %f204;
	mul.ftz.f32 	%f207, %f206, %f251;
	mul.ftz.f32 	%f208, %f206, %f248;
	mul.ftz.f32 	%f209, %f206, %f249;
	mul.ftz.f32 	%f210, %f206, %f250;
	fma.rn.ftz.f32 	%f64, %f205, %f246, %f210;
	fma.rn.ftz.f32 	%f63, %f205, %f245, %f209;
	fma.rn.ftz.f32 	%f62, %f205, %f244, %f208;
	fma.rn.ftz.f32 	%f65, %f205, %f247, %f207;
	mul.lo.s32 	%r34, %r125, %r38;
	add.s32 	%r108, %r34, %r32;
	cvt.s64.s32	%rd5, %r108;
	@%p28 bra 	BB15_38;
	bra.uni 	BB15_33;

BB15_38:
	ld.global.u64 	%rd52, [%rd7+280];
	shl.b64 	%rd53, %rd5, 4;
	add.s64 	%rd54, %rd52, %rd53;
	ld.global.v4.f32 	{%f216, %f217, %f218, %f219}, [%rd54];
	mov.f32 	%f255, %f219;
	mov.f32 	%f254, %f218;
	mov.f32 	%f253, %f217;
	mov.f32 	%f252, %f216;
	bra.uni 	BB15_39;

BB15_33:
	setp.lt.s32	%p35, %r35, 2048;
	@%p35 bra 	BB15_37;
	bra.uni 	BB15_34;

BB15_37:
	ld.global.u64 	%rd49, [%rd7+272];
	shl.b64 	%rd50, %rd5, 2;
	add.s64 	%rd51, %rd49, %rd50;
	ld.global.v4.u8 	{%rs13, %rs14, %rs15, %rs16}, [%rd51];
	cvt.u32.u16	%r110, %rs13;
	cvt.rn.f32.s32	%f212, %r110;
	mul.ftz.f32 	%f252, %f212, 0f3B808081;
	cvt.u32.u16	%r111, %rs14;
	cvt.rn.f32.s32	%f213, %r111;
	mul.ftz.f32 	%f253, %f213, 0f3B808081;
	cvt.u32.u16	%r112, %rs15;
	cvt.rn.f32.s32	%f214, %r112;
	mul.ftz.f32 	%f254, %f214, 0f3B808081;
	cvt.u32.u16	%r113, %rs16;
	cvt.rn.f32.s32	%f215, %r113;
	mul.ftz.f32 	%f255, %f215, 0f3B808081;
	bra.uni 	BB15_39;

BB15_34:
	setp.lt.s32	%p36, %r35, 3072;
	@%p36 bra 	BB15_36;
	bra.uni 	BB15_35;

BB15_36:
	ld.global.u64 	%rd46, [%rd7+296];
	shl.b64 	%rd47, %rd5, 2;
	add.s64 	%rd48, %rd46, %rd47;
	ld.global.f32 	%f252, [%rd48];
	mov.f32 	%f254, %f252;
	mov.f32 	%f253, %f252;
	bra.uni 	BB15_39;

BB15_35:
	ld.global.u64 	%rd44, [%rd7+288];
	add.s64 	%rd45, %rd44, %rd5;
	ld.global.u8 	%r109, [%rd45];
	cvt.rn.f32.s32	%f211, %r109;
	mul.ftz.f32 	%f254, %f211, 0f3B808081;
	mov.f32 	%f253, %f254;
	mov.f32 	%f252, %f254;

BB15_39:
	mul.ftz.f32 	%f220, %f20, %f21;
	fma.rn.ftz.f32 	%f87, %f220, %f253, %f63;
	fma.rn.ftz.f32 	%f86, %f220, %f252, %f62;
	fma.rn.ftz.f32 	%f88, %f220, %f254, %f64;
	fma.rn.ftz.f32 	%f89, %f220, %f255, %f65;
	mul.ftz.f32 	%f90, %f19, %f20;
	add.s32 	%r114, %r34, %r33;
	cvt.s64.s32	%rd6, %r114;
	@%p28 bra 	BB15_45;
	bra.uni 	BB15_40;

BB15_45:
	ld.global.u64 	%rd63, [%rd7+280];
	shl.b64 	%rd64, %rd6, 4;
	add.s64 	%rd65, %rd63, %rd64;
	ld.global.v4.f32 	{%f226, %f227, %f228, %f229}, [%rd65];
	mov.f32 	%f259, %f229;
	mov.f32 	%f258, %f228;
	mov.f32 	%f257, %f227;
	mov.f32 	%f256, %f226;
	bra.uni 	BB15_46;

BB15_40:
	setp.lt.s32	%p38, %r35, 2048;
	@%p38 bra 	BB15_44;
	bra.uni 	BB15_41;

BB15_44:
	ld.global.u64 	%rd60, [%rd7+272];
	shl.b64 	%rd61, %rd6, 2;
	add.s64 	%rd62, %rd60, %rd61;
	ld.global.v4.u8 	{%rs17, %rs18, %rs19, %rs20}, [%rd62];
	cvt.u32.u16	%r116, %rs17;
	cvt.rn.f32.s32	%f222, %r116;
	mul.ftz.f32 	%f256, %f222, 0f3B808081;
	cvt.u32.u16	%r117, %rs18;
	cvt.rn.f32.s32	%f223, %r117;
	mul.ftz.f32 	%f257, %f223, 0f3B808081;
	cvt.u32.u16	%r118, %rs19;
	cvt.rn.f32.s32	%f224, %r118;
	mul.ftz.f32 	%f258, %f224, 0f3B808081;
	cvt.u32.u16	%r119, %rs20;
	cvt.rn.f32.s32	%f225, %r119;
	mul.ftz.f32 	%f259, %f225, 0f3B808081;
	bra.uni 	BB15_46;

BB15_41:
	setp.lt.s32	%p39, %r35, 3072;
	@%p39 bra 	BB15_43;
	bra.uni 	BB15_42;

BB15_43:
	ld.global.u64 	%rd57, [%rd7+296];
	shl.b64 	%rd58, %rd6, 2;
	add.s64 	%rd59, %rd57, %rd58;
	ld.global.f32 	%f256, [%rd59];
	mov.f32 	%f259, 0f3F800000;
	mov.f32 	%f258, %f256;
	mov.f32 	%f257, %f256;
	bra.uni 	BB15_46;

BB15_42:
	ld.global.u64 	%rd55, [%rd7+288];
	add.s64 	%rd56, %rd55, %rd6;
	ld.global.u8 	%r115, [%rd56];
	cvt.rn.f32.s32	%f221, %r115;
	mul.ftz.f32 	%f258, %f221, 0f3B808081;
	mov.f32 	%f259, 0f3F800000;
	mov.f32 	%f257, %f258;
	mov.f32 	%f256, %f258;

BB15_46:
	fma.rn.ftz.f32 	%f263, %f90, %f256, %f86;
	fma.rn.ftz.f32 	%f264, %f90, %f257, %f87;
	fma.rn.ftz.f32 	%f265, %f90, %f258, %f88;
	fma.rn.ftz.f32 	%f270, %f90, %f259, %f89;

BB15_47:
	mov.f32 	%f118, %f270;
	setp.neu.ftz.f32	%p40, %f118, 0f3F800000;
	setp.ne.s32	%p41, %r37, 0;
	and.pred  	%p42, %p41, %p40;
	setp.neu.ftz.f32	%p43, %f118, 0f00000000;
	and.pred  	%p44, %p42, %p43;
	mov.f32 	%f269, %f118;
	@!%p44 bra 	BB15_50;
	bra.uni 	BB15_48;

BB15_48:
	rcp.approx.ftz.f32 	%f230, %f118;
	mul.rn.f32 	%f263, %f263, %f230;
	mul.rn.f32 	%f264, %f264, %f230;
	mul.rn.f32 	%f265, %f265, %f230;
	mov.f32 	%f126, %f118;
	setp.lt.s32	%p45, %r35, 1024;
	mov.f32 	%f269, %f126;
	@%p45 bra 	BB15_50;

	mov.f32 	%f231, 0f3F800000;
	min.f32 	%f263, %f263, %f231;
	min.f32 	%f264, %f264, %f231;
	min.f32 	%f265, %f265, %f231;
	mov.f32 	%f269, %f118;

BB15_50:
	mov.f32 	%f268, %f269;
	setp.eq.s32	%p46, %r36, 0;
	@%p46 bra 	BB15_64;

	setp.ltu.ftz.f32	%p47, %f263, 0f3D25AEE6;
	@%p47 bra 	BB15_53;
	bra.uni 	BB15_52;

BB15_53:
	setp.ltu.ftz.f32	%p48, %f263, 0f00000000;
	mov.f32 	%f260, 0f00000000;
	@%p48 bra 	BB15_55;

	mul.ftz.f32 	%f260, %f263, 0f3D9E8391;
	bra.uni 	BB15_55;

BB15_52:
	add.ftz.f32 	%f232, %f263, 0f3D6147AE;
	mul.ftz.f32 	%f233, %f232, 0f3F72A76F;
	mov.f32 	%f234, 0f4019999A;
	// Callseq Start 298
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f233;
	.param .b32 param1;
	st.param.f32	[param1+0], %f234;
	.param .b32 retval0;
	call.uni (retval0), 
	_Z3powff, 
	(
	param0, 
	param1
	);
	ld.param.f32	%f260, [retval0+0];
	
	//{
	}// Callseq End 298

BB15_55:
	setp.ltu.ftz.f32	%p49, %f264, 0f3D25AEE6;
	@%p49 bra 	BB15_57;
	bra.uni 	BB15_56;

BB15_57:
	setp.ltu.ftz.f32	%p50, %f264, 0f00000000;
	mov.f32 	%f261, 0f00000000;
	@%p50 bra 	BB15_59;

	mul.ftz.f32 	%f261, %f264, 0f3D9E8391;
	bra.uni 	BB15_59;

BB15_56:
	add.ftz.f32 	%f236, %f264, 0f3D6147AE;
	mul.ftz.f32 	%f237, %f236, 0f3F72A76F;
	mov.f32 	%f238, 0f4019999A;
	// Callseq Start 299
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f237;
	.param .b32 param1;
	st.param.f32	[param1+0], %f238;
	.param .b32 retval0;
	call.uni (retval0), 
	_Z3powff, 
	(
	param0, 
	param1
	);
	ld.param.f32	%f261, [retval0+0];
	
	//{
	}// Callseq End 299

BB15_59:
	setp.ltu.ftz.f32	%p51, %f265, 0f3D25AEE6;
	@%p51 bra 	BB15_61;
	bra.uni 	BB15_60;

BB15_61:
	setp.ltu.ftz.f32	%p52, %f265, 0f00000000;
	mov.f32 	%f262, 0f00000000;
	@%p52 bra 	BB15_63;

	mul.ftz.f32 	%f262, %f265, 0f3D9E8391;
	bra.uni 	BB15_63;

BB15_60:
	add.ftz.f32 	%f240, %f265, 0f3D6147AE;
	mul.ftz.f32 	%f241, %f240, 0f3F72A76F;
	mov.f32 	%f242, 0f4019999A;
	// Callseq Start 300
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f241;
	.param .b32 param1;
	st.param.f32	[param1+0], %f242;
	.param .b32 retval0;
	call.uni (retval0), 
	_Z3powff, 
	(
	param0, 
	param1
	);
	ld.param.f32	%f262, [retval0+0];
	
	//{
	}// Callseq End 300

BB15_63:
	mov.f32 	%f265, %f262;
	mov.f32 	%f263, %f260;
	mov.f32 	%f264, %f261;

BB15_64:
	st.param.v4.f32	[func_retval0+0], {%f263, %f264, %f265, %f268};
	ret;
}

.func  (.param .align 16 .b8 func_retval0[16]) rgb_ramp_lookup(
	.param .b64 rgb_ramp_lookup_param_0,
	.param .b32 rgb_ramp_lookup_param_1,
	.param .b32 rgb_ramp_lookup_param_2,
	.param .b32 rgb_ramp_lookup_param_3,
	.param .b32 rgb_ramp_lookup_param_4,
	.param .b32 rgb_ramp_lookup_param_5
)
{
	.reg .pred 	%p<11>;
	.reg .b16 	%rs<5>;
	.reg .f32 	%f<86>;
	.reg .b32 	%r<59>;
	.reg .b64 	%rd<12>;


	ld.param.u64 	%rd3, [rgb_ramp_lookup_param_0];
	ld.param.u32 	%r1, [rgb_ramp_lookup_param_1];
	ld.param.f32 	%f45, [rgb_ramp_lookup_param_2];
	ld.param.u8 	%rs1, [rgb_ramp_lookup_param_3];
	and.b16  	%rs2, %rs1, 1;
	setp.eq.b16	%p1, %rs2, 1;
	ld.param.u8 	%rs3, [rgb_ramp_lookup_param_4];
	and.b16  	%rs4, %rs3, 1;
	setp.eq.b16	%p2, %rs4, 1;
	ld.param.u32 	%r2, [rgb_ramp_lookup_param_5];
	setp.geu.ftz.f32	%p3, %f45, 0f00000000;
	setp.leu.ftz.f32	%p4, %f45, 0f3F800000;
	and.pred  	%p5, %p4, %p3;
	not.pred 	%p6, %p2;
	or.pred  	%p7, %p5, %p6;
	add.s64 	%rd1, %rd3, 232;
	@%p7 bra 	BB16_5;
	bra.uni 	BB16_1;

BB16_5:
	cvt.sat.f32.f32	%f59, %f45;
	add.s32 	%r37, %r2, -1;
	cvt.rn.f32.s32	%f60, %r37;
	mul.ftz.f32 	%f61, %f60, %f59;
	cvt.rzi.ftz.s32.f32	%r38, %f61;
	mov.u32 	%r39, 0;
	max.s32 	%r40, %r38, %r39;
	min.s32 	%r41, %r40, %r37;
	cvt.rn.f32.s32	%f62, %r41;
	sub.ftz.f32 	%f32, %f61, %f62;
	add.s32 	%r42, %r41, %r1;
	ld.global.u64 	%rd10, [%rd1];
	mul.wide.s32 	%rd11, %r42, 16;
	add.s64 	%rd2, %rd10, %rd11;
	ld.global.v4.u32 	{%r43, %r44, %r45, %r46}, [%rd2];
	mov.b32 	 %f82, %r43;
	mov.b32 	 %f83, %r44;
	mov.b32 	 %f84, %r45;
	mov.b32 	 %f85, %r46;
	setp.gtu.ftz.f32	%p9, %f32, 0f00000000;
	and.pred  	%p10, %p9, %p1;
	@!%p10 bra 	BB16_7;
	bra.uni 	BB16_6;

BB16_6:
	mov.f32 	%f63, 0f3F800000;
	sub.ftz.f32 	%f64, %f63, %f32;
	ld.global.v4.u32 	{%r51, %r52, %r53, %r54}, [%rd2+16];
	mov.b32 	 %f65, %r54;
	mov.b32 	 %f66, %r53;
	mov.b32 	 %f67, %r52;
	mov.b32 	 %f68, %r51;
	mul.ftz.f32 	%f69, %f32, %f68;
	mul.ftz.f32 	%f70, %f32, %f67;
	mul.ftz.f32 	%f71, %f32, %f66;
	mul.ftz.f32 	%f72, %f32, %f65;
	fma.rn.ftz.f32 	%f85, %f64, %f85, %f72;
	fma.rn.ftz.f32 	%f84, %f64, %f84, %f71;
	fma.rn.ftz.f32 	%f83, %f64, %f83, %f70;
	fma.rn.ftz.f32 	%f82, %f64, %f82, %f69;
	bra.uni 	BB16_7;

BB16_1:
	setp.ltu.ftz.f32	%p8, %f45, 0f00000000;
	@%p8 bra 	BB16_3;
	bra.uni 	BB16_2;

BB16_3:
	ld.global.u64 	%rd7, [%rd1];
	mul.wide.s32 	%rd8, %r1, 16;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.v4.u32 	{%r20, %r21, %r22, %r23}, [%rd9];
	mov.b32 	 %f73, %r20;
	mov.b32 	 %f74, %r21;
	mov.b32 	 %f75, %r22;
	mov.b32 	 %f76, %r23;
	ld.global.v4.u32 	{%r28, %r29, %r30, %r31}, [%rd9+16];
	mov.b32 	 %f50, %r28;
	mov.b32 	 %f51, %r29;
	mov.b32 	 %f52, %r30;
	mov.b32 	 %f53, %r31;
	sub.ftz.f32 	%f81, %f76, %f53;
	sub.ftz.f32 	%f80, %f75, %f52;
	sub.ftz.f32 	%f79, %f74, %f51;
	sub.ftz.f32 	%f78, %f73, %f50;
	neg.ftz.f32 	%f77, %f45;
	bra.uni 	BB16_4;

BB16_2:
	add.s32 	%r3, %r2, %r1;
	ld.global.u64 	%rd4, [%rd1];
	mul.wide.s32 	%rd5, %r3, 16;
	add.s64 	%rd6, %rd4, %rd5;
	ld.global.v4.u32 	{%r4, %r5, %r6, %r7}, [%rd6+-16];
	mov.b32 	 %f73, %r4;
	mov.b32 	 %f74, %r5;
	mov.b32 	 %f75, %r6;
	mov.b32 	 %f76, %r7;
	ld.global.v4.u32 	{%r12, %r13, %r14, %r15}, [%rd6+-32];
	mov.b32 	 %f46, %r12;
	mov.b32 	 %f47, %r13;
	mov.b32 	 %f48, %r14;
	mov.b32 	 %f49, %r15;
	sub.ftz.f32 	%f81, %f76, %f49;
	sub.ftz.f32 	%f80, %f75, %f48;
	sub.ftz.f32 	%f79, %f74, %f47;
	sub.ftz.f32 	%f78, %f73, %f46;
	add.ftz.f32 	%f77, %f45, 0fBF800000;

BB16_4:
	mul.ftz.f32 	%f54, %f81, %f77;
	mul.ftz.f32 	%f55, %f80, %f77;
	mul.ftz.f32 	%f56, %f78, %f77;
	mul.ftz.f32 	%f57, %f79, %f77;
	add.s32 	%r36, %r2, -1;
	cvt.rn.f32.s32	%f58, %r36;
	fma.rn.ftz.f32 	%f83, %f57, %f58, %f74;
	fma.rn.ftz.f32 	%f82, %f56, %f58, %f73;
	fma.rn.ftz.f32 	%f84, %f55, %f58, %f75;
	fma.rn.ftz.f32 	%f85, %f54, %f58, %f76;

BB16_7:
	st.param.v4.f32	[func_retval0+0], {%f82, %f83, %f84, %f85};
	ret;
}

.func svm_eval_nodes(
	.param .b64 svm_eval_nodes_param_0,
	.param .b64 svm_eval_nodes_param_1,
	.param .b64 svm_eval_nodes_param_2
)
{
	.local .align 16 .b8 	__local_depot17[1168];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<926>;
	.reg .b16 	%rs<2>;
	.reg .f32 	%f<7426>;
	.reg .b32 	%r<1824>;
	.reg .b64 	%rd<1239>;


	mov.u64 	%rd1238, __local_depot17;
	cvta.local.u64 	%SP, %rd1238;
	ld.param.u64 	%rd89, [svm_eval_nodes_param_0];
	ld.param.u64 	%rd90, [svm_eval_nodes_param_1];
	ld.param.u64 	%rd91, [svm_eval_nodes_param_2];
	add.u64 	%rd92, %SP, 140;
	cvta.to.local.u64 	%rd1, %rd92;
	mov.u32 	%r515, %ctaid.y;
	mov.u32 	%r516, %ntid.y;
	mov.b32	%r517, %envreg4;
	mad.lo.s32 	%r518, %r515, %r516, %r517;
	mov.u32 	%r519, %tid.y;
	add.s32 	%r520, %r518, %r519;
	mov.u32 	%r521, %ntid.x;
	mov.b32	%r522, %envreg6;
	mul.lo.s32 	%r523, %r521, %r522;
	mul.wide.s32 	%rd93, %r523, %r520;
	mov.u32 	%r524, %ctaid.x;
	mov.b32	%r525, %envreg3;
	mad.lo.s32 	%r526, %r524, %r521, %r525;
	mov.u32 	%r527, %tid.x;
	add.s32 	%r528, %r526, %r527;
	cvt.s64.s32	%rd94, %r528;
	add.s64 	%rd2, %rd94, %rd93;
	mul.lo.s64 	%rd95, %rd2, 5440;
	add.s64 	%rd96, %rd90, %rd95;
	add.s64 	%rd3, %rd96, 64;
	ld.global.u32 	%r529, [%rd96+64];
	and.b32  	%r1808, %r529, 8388607;
	add.s64 	%rd4, %rd89, 232;
	bra.uni 	BB17_1;

BB17_781:
	mov.f32 	%f6440, %f1;
	mov.f32 	%f6631, %f2;
	mov.f32 	%f6823, %f4;
	mov.f32 	%f7014, %f5;
	mov.u32 	%r1808, %r7;

BB17_1:
	mov.u32 	%r2, %r1808;
	mov.f32 	%f6825, %f7014;
	mov.f32 	%f5, %f6825;
	mov.f32 	%f6634, %f6823;
	mov.f32 	%f4, %f6634;
	mov.f32 	%f6442, %f6631;
	mov.f32 	%f2, %f6442;
	mov.f32 	%f6251, %f6440;
	mov.f32 	%f1, %f6251;
	ld.global.u64 	%rd5, [%rd4];
	mul.wide.s32 	%rd97, %r2, 16;
	add.s64 	%rd6, %rd5, %rd97;
	ld.global.v4.u32 	{%r531, %r532, %r533, %r534}, [%rd6];
	add.s32 	%r7, %r2, 1;
	setp.gt.s32	%p5, %r531, 37;
	@%p5 bra 	BB17_112;

	setp.gt.s32	%p57, %r531, 19;
	@%p57 bra 	BB17_53;

	setp.gt.s32	%p83, %r531, 9;
	@%p83 bra 	BB17_30;

	setp.gt.s32	%p96, %r531, 4;
	@%p96 bra 	BB17_15;

	setp.gt.s32	%p103, %r531, 2;
	@%p103 bra 	BB17_12;

	setp.eq.s32	%p106, %r531, 1;
	@%p106 bra 	BB17_1197;
	bra.uni 	BB17_7;

BB17_1197:
	and.b32  	%r484, %r532, 255;
	bfe.u32 	%r485, %r532, 8, 8;
	bfe.u32 	%r486, %r532, 16, 8;
	shr.u32 	%r487, %r532, 24;
	setp.eq.s32	%p828, %r487, 255;
	mov.f32 	%f7414, 0f3F800000;
	@%p828 bra 	BB17_1199;

	mul.wide.u32 	%rd1018, %r487, 4;
	add.s64 	%rd1019, %rd1, %rd1018;
	ld.local.f32 	%f7414, [%rd1019];

BB17_1199:
	ld.global.v4.u32 	{%r1324, %r1325, %r1326, %r1327}, [%rd6+16];
	add.s32 	%r492, %r2, 2;
	setp.equ.ftz.f32	%p829, %f7414, 0f00000000;
	mov.f32 	%f6398, %f1;
	mov.f32 	%f6440, %f6398;
	mov.f32 	%f6589, %f2;
	mov.f32 	%f6631, %f6589;
	mov.f32 	%f6781, %f4;
	mov.f32 	%f6823, %f6781;
	mov.f32 	%f6972, %f5;
	mov.f32 	%f7014, %f6972;
	mov.u32 	%r1808, %r492;
	@%p829 bra 	BB17_1;

	setp.eq.s32	%p830, %r1324, 255;
	@%p830 bra 	BB17_1202;
	bra.uni 	BB17_1201;

BB17_1202:
	ld.global.v4.f32 	{%f5926, %f5927, %f5928, %f5929}, [%rd3+-48];
	mov.f32 	%f7417, %f5928;
	mov.f32 	%f7416, %f5927;
	mov.f32 	%f7415, %f5926;
	bra.uni 	BB17_1203;

BB17_112:
	setp.gt.s32	%p6, %r531, 55;
	@%p6 bra 	BB17_161;

	setp.gt.s32	%p32, %r531, 46;
	@%p32 bra 	BB17_140;

	setp.gt.s32	%p45, %r531, 41;
	@%p45 bra 	BB17_127;

	setp.gt.s32	%p52, %r531, 39;
	@%p52 bra 	BB17_119;

	setp.eq.s32	%p55, %r531, 38;
	@%p55 bra 	BB17_231;
	bra.uni 	BB17_117;

BB17_231:
	bfe.u32 	%r25, %r532, 8, 8;
	bfe.u32 	%r26, %r532, 16, 8;
	and.b32  	%r542, %r533, 255;
	bfe.u32 	%r27, %r533, 8, 8;
	mul.wide.u32 	%rd126, %r542, 4;
	add.s64 	%rd127, %rd1, %rd126;
	ld.local.f32 	%f44, [%rd127];
	ld.local.f32 	%f45, [%rd127+4];
	ld.local.f32 	%f46, [%rd127+8];
	mov.f32 	%f7029, %f46;
	mov.f32 	%f7028, %f45;
	mov.f32 	%f7027, %f44;
	ld.global.u32 	%r28, [%rd3+24];
	and.b32  	%r29, %r532, 253;
	setp.eq.s32	%p123, %r25, 0;
	@%p123 bra 	BB17_251;
	bra.uni 	BB17_232;

BB17_251:
	setp.eq.s32	%p137, %r26, 2;
	@%p137 bra 	BB17_256;
	bra.uni 	BB17_252;

BB17_256:
	setp.eq.s32	%p142, %r29, 0;
	ld.global.u64 	%rd139, [%rd4+-232];
	ld.const.v4.f32 	{%f2382, %f2383, %f2384, %f2385}, [%rd139+624];
	ld.const.v4.f32 	{%f2386, %f2387, %f2388, %f2389}, [%rd139+608];
	ld.const.v4.f32 	{%f2390, %f2391, %f2392, %f2393}, [%rd139+592];
	mul.ftz.f32 	%f2394, %f45, %f2391;
	fma.rn.ftz.f32 	%f2395, %f44, %f2390, %f2394;
	fma.rn.ftz.f32 	%f165, %f46, %f2392, %f2395;
	mul.ftz.f32 	%f2396, %f45, %f2387;
	fma.rn.ftz.f32 	%f2397, %f44, %f2386, %f2396;
	fma.rn.ftz.f32 	%f170, %f46, %f2388, %f2397;
	mul.ftz.f32 	%f2398, %f45, %f2383;
	fma.rn.ftz.f32 	%f2399, %f44, %f2382, %f2398;
	fma.rn.ftz.f32 	%f175, %f46, %f2384, %f2399;
	@%p142 bra 	BB17_258;
	bra.uni 	BB17_257;

BB17_258:
	mov.f32 	%f7029, %f175;
	mov.f32 	%f7028, %f170;
	mov.f32 	%f7027, %f165;
	bra.uni 	BB17_259;

BB17_53:
	setp.gt.s32	%p58, %r531, 28;
	@%p58 bra 	BB17_82;

	setp.gt.s32	%p71, %r531, 23;
	@%p71 bra 	BB17_67;

	setp.gt.s32	%p78, %r531, 21;
	@%p78 bra 	BB17_61;

	setp.eq.s32	%p81, %r531, 20;
	@%p81 bra 	BB17_889;
	bra.uni 	BB17_57;

BB17_889:
	and.b32  	%r279, %r534, 255;
	setp.eq.s32	%p607, %r532, 255;
	@%p607 bra 	BB17_891;
	bra.uni 	BB17_890;

BB17_891:
	mov.b32 	 %f7306, %r533;
	bra.uni 	BB17_892;

BB17_161:
	setp.gt.s32	%p7, %r531, 65;
	@%p7 bra 	BB17_190;

	setp.gt.s32	%p20, %r531, 59;
	@%p20 bra 	BB17_178;

	setp.gt.s32	%p27, %r531, 57;
	@%p27 bra 	BB17_174;

	setp.eq.s32	%p30, %r531, 56;
	@%p30 bra 	BB17_549;
	bra.uni 	BB17_165;

BB17_549:
	mul.wide.u32 	%rd249, %r532, 4;
	add.s64 	%rd250, %rd1, %rd249;
	ld.local.f32 	%f751, [%rd250];
	add.s32 	%r613, %r532, 1;
	mul.wide.u32 	%rd251, %r613, 4;
	add.s64 	%rd252, %rd1, %rd251;
	ld.local.f32 	%f752, [%rd252];
	add.s32 	%r614, %r532, 2;
	mul.wide.u32 	%rd253, %r614, 4;
	add.s64 	%rd254, %rd1, %rd253;
	ld.local.f32 	%f753, [%rd254];
	mov.f32 	%f7162, %f751;
	mov.f32 	%f7164, %f753;
	mov.f32 	%f7163, %f752;
	ld.global.v4.u32 	{%r615, %r616, %r617, %r618}, [%rd6+16];
	mov.b32 	 %f7159, %r615;
	mov.b32 	 %f7160, %r616;
	mov.b32 	 %f7161, %r617;
	abs.f32 	%f2966, %f7159;
	setp.neu.ftz.f32	%p315, %f2966, 0f00000000;
	@%p315 bra 	BB17_552;

	abs.f32 	%f2967, %f7160;
	setp.neu.ftz.f32	%p316, %f2967, 0f00000000;
	@%p316 bra 	BB17_552;

	abs.f32 	%f2968, %f7161;
	setp.equ.ftz.f32	%p317, %f2968, 0f00000000;
	@%p317 bra 	BB17_553;

BB17_552:
	mul.ftz.f32 	%f2969, %f7160, %f7160;
	fma.rn.ftz.f32 	%f2970, %f7159, %f7159, %f2969;
	fma.rn.ftz.f32 	%f2971, %f7161, %f7161, %f2970;
	rsqrt.approx.ftz.f32 	%f2972, %f2971;
	mul.ftz.f32 	%f7161, %f7161, %f2972;
	mul.ftz.f32 	%f7160, %f7160, %f2972;
	mul.ftz.f32 	%f7159, %f7159, %f2972;

BB17_553:
	setp.eq.s32	%p318, %r533, 255;
	@%p318 bra 	BB17_555;

	mul.wide.u32 	%rd255, %r533, 4;
	add.s64 	%rd256, %rd1, %rd255;
	st.local.f32 	[%rd256], %f7159;
	add.s32 	%r622, %r533, 1;
	mul.wide.u32 	%rd257, %r622, 4;
	add.s64 	%rd258, %rd1, %rd257;
	st.local.f32 	[%rd258], %f7160;
	add.s32 	%r623, %r533, 2;
	mul.wide.u32 	%rd259, %r623, 4;
	add.s64 	%rd260, %rd1, %rd259;
	st.local.f32 	[%rd260], %f7161;

BB17_555:
	add.s32 	%r1808, %r2, 2;
	setp.eq.s32	%p319, %r534, 255;
	mov.f32 	%f6281, %f1;
	mov.f32 	%f6440, %f6281;
	mov.f32 	%f6472, %f2;
	mov.f32 	%f6631, %f6472;
	mov.f32 	%f6664, %f4;
	mov.f32 	%f6823, %f6664;
	mov.f32 	%f6855, %f5;
	mov.f32 	%f7014, %f6855;
	@%p319 bra 	BB17_1;

	abs.f32 	%f2973, %f751;
	setp.neu.ftz.f32	%p320, %f2973, 0f00000000;
	@%p320 bra 	BB17_559;

	abs.f32 	%f2974, %f752;
	setp.neu.ftz.f32	%p321, %f2974, 0f00000000;
	@%p321 bra 	BB17_559;

	abs.f32 	%f2975, %f753;
	setp.equ.ftz.f32	%p322, %f2975, 0f00000000;
	@%p322 bra 	BB17_560;

BB17_559:
	mul.ftz.f32 	%f2976, %f752, %f752;
	fma.rn.ftz.f32 	%f2977, %f751, %f751, %f2976;
	fma.rn.ftz.f32 	%f2978, %f753, %f753, %f2977;
	rsqrt.approx.ftz.f32 	%f2979, %f2978;
	mul.ftz.f32 	%f7164, %f753, %f2979;
	mul.ftz.f32 	%f7163, %f752, %f2979;
	mul.ftz.f32 	%f7162, %f751, %f2979;

BB17_560:
	mul.ftz.f32 	%f2980, %f7160, %f7163;
	fma.rn.ftz.f32 	%f2981, %f7159, %f7162, %f2980;
	fma.rn.ftz.f32 	%f2982, %f7161, %f7164, %f2981;
	mul.wide.u32 	%rd261, %r534, 4;
	add.s64 	%rd262, %rd1, %rd261;
	st.local.f32 	[%rd262], %f2982;
	bra.uni 	BB17_294;

BB17_30:
	setp.gt.s32	%p84, %r531, 14;
	@%p84 bra 	BB17_42;

	setp.gt.s32	%p91, %r531, 11;
	@%p91 bra 	BB17_37;

	setp.eq.s32	%p94, %r531, 10;
	@%p94 bra 	BB17_1064;
	bra.uni 	BB17_33;

BB17_1064:
	ld.global.v4.f32 	{%f5341, %f5342, %f5343, %f5344}, [%rd3+-48];
	mov.f32 	%f7388, %f5343;
	mov.f32 	%f7387, %f5342;
	mov.f32 	%f7386, %f5341;
	ld.global.u32 	%r387, [%rd3+24];
	setp.eq.s32	%p723, %r387, -1;
	@%p723 bra 	BB17_1069;

	mul.lo.s32 	%r1177, %r387, 12;
	ld.global.u64 	%rd814, [%rd4+-152];
	mul.wide.s32 	%rd815, %r1177, 16;
	add.s64 	%rd816, %rd814, %rd815;
	ld.global.v4.f32 	{%f5345, %f5346, %f5347, %f5348}, [%rd816];
	ld.global.v4.f32 	{%f5350, %f5351, %f5352, %f5353}, [%rd816+16];
	ld.global.v4.f32 	{%f5355, %f5356, %f5357, %f5358}, [%rd816+32];
	mul.ftz.f32 	%f5366, %f5342, %f5350;
	fma.rn.ftz.f32 	%f5367, %f5345, %f5341, %f5366;
	fma.rn.ftz.f32 	%f7386, %f5355, %f5343, %f5367;
	mul.ftz.f32 	%f5368, %f5342, %f5351;
	fma.rn.ftz.f32 	%f5369, %f5346, %f5341, %f5368;
	fma.rn.ftz.f32 	%f7387, %f5356, %f5343, %f5369;
	mul.ftz.f32 	%f5370, %f5342, %f5352;
	fma.rn.ftz.f32 	%f5371, %f5347, %f5341, %f5370;
	fma.rn.ftz.f32 	%f7388, %f5357, %f5343, %f5371;
	abs.f32 	%f5372, %f7386;
	setp.neu.ftz.f32	%p724, %f5372, 0f00000000;
	@%p724 bra 	BB17_1068;

	abs.f32 	%f5373, %f7387;
	setp.neu.ftz.f32	%p725, %f5373, 0f00000000;
	@%p725 bra 	BB17_1068;

	abs.f32 	%f5374, %f7388;
	setp.equ.ftz.f32	%p726, %f5374, 0f00000000;
	@%p726 bra 	BB17_1069;

BB17_1068:
	mul.ftz.f32 	%f5375, %f7387, %f7387;
	fma.rn.ftz.f32 	%f5376, %f7386, %f7386, %f5375;
	fma.rn.ftz.f32 	%f5377, %f7388, %f7388, %f5376;
	rsqrt.approx.ftz.f32 	%f5378, %f5377;
	mul.ftz.f32 	%f7388, %f7388, %f5378;
	mul.ftz.f32 	%f7387, %f7387, %f5378;
	mul.ftz.f32 	%f7386, %f7386, %f5378;

BB17_1069:
	abs.f32 	%f5379, %f7388;
	abs.f32 	%f5380, %f7386;
	abs.f32 	%f5381, %f7387;
	add.ftz.f32 	%f5382, %f5380, %f5381;
	add.ftz.f32 	%f5383, %f5382, %f5379;
	div.approx.ftz.f32 	%f1836, %f5379, %f5383;
	div.approx.ftz.f32 	%f1835, %f5381, %f5383;
	div.approx.ftz.f32 	%f1834, %f5380, %f5383;
	mov.b32 	 %f1837, %r534;
	add.ftz.f32 	%f5384, %f1837, 0f3F800000;
	mul.ftz.f32 	%f1838, %f5384, 0f3F000000;
	add.ftz.f32 	%f1841, %f1834, %f1835;
	mul.ftz.f32 	%f1842, %f1838, %f1841;
	setp.leu.ftz.f32	%p727, %f1834, %f1842;
	@%p727 bra 	BB17_1071;

	add.ftz.f32 	%f5388, %f1834, %f1836;
	mul.ftz.f32 	%f5389, %f1838, %f5388;
	setp.gtu.ftz.f32	%p728, %f1834, %f5389;
	mov.f32 	%f7391, 0f00000000;
	mov.f32 	%f7390, %f7391;
	mov.f32 	%f7389, 0f3F800000;
	@%p728 bra 	BB17_1083;

BB17_1071:
	setp.leu.ftz.f32	%p729, %f1835, %f1842;
	@%p729 bra 	BB17_1073;

	add.ftz.f32 	%f5393, %f1835, %f1836;
	mul.ftz.f32 	%f5394, %f1838, %f5393;
	setp.gtu.ftz.f32	%p730, %f1835, %f5394;
	mov.f32 	%f7391, 0f00000000;
	mov.f32 	%f7390, 0f3F800000;
	mov.f32 	%f7389, %f7391;
	@%p730 bra 	BB17_1083;

BB17_1073:
	add.ftz.f32 	%f1844, %f1834, %f1836;
	mul.ftz.f32 	%f5395, %f1838, %f1844;
	setp.leu.ftz.f32	%p731, %f1836, %f5395;
	@%p731 bra 	BB17_1075;

	add.ftz.f32 	%f5399, %f1835, %f1836;
	mul.ftz.f32 	%f5400, %f1838, %f5399;
	setp.gtu.ftz.f32	%p732, %f1836, %f5400;
	mov.f32 	%f7391, 0f3F800000;
	mov.f32 	%f7390, 0f00000000;
	mov.f32 	%f7389, %f7390;
	@%p732 bra 	BB17_1083;

BB17_1075:
	mov.f32 	%f7391, 0f00000000;
	mov.f32 	%f7390, %f7391;
	mov.f32 	%f7389, 0f3F800000;
	setp.leu.ftz.f32	%p733, %f1837, 0f00000000;
	@%p733 bra 	BB17_1083;

	mov.f32 	%f5404, 0f3F800000;
	sub.ftz.f32 	%f1845, %f5404, %f1838;
	mul.ftz.f32 	%f5405, %f1845, %f1841;
	setp.ltu.ftz.f32	%p734, %f1836, %f5405;
	@%p734 bra 	BB17_1082;
	bra.uni 	BB17_1077;

BB17_1082:
	div.approx.ftz.f32 	%f5425, %f1834, %f1841;
	sub.ftz.f32 	%f5427, %f5404, %f1837;
	fma.rn.ftz.f32 	%f5428, %f5427, 0fBF000000, %f5425;
	div.approx.ftz.f32 	%f5429, %f5428, %f1837;
	cvt.sat.f32.f32	%f7389, %f5429;
	sub.ftz.f32 	%f7390, %f5404, %f7389;
	bra.uni 	BB17_1083;

BB17_140:
	setp.gt.s32	%p33, %r531, 50;
	@%p33 bra 	BB17_150;

	setp.gt.s32	%p40, %r531, 48;
	@%p40 bra 	BB17_146;

	setp.eq.s32	%p43, %r531, 48;
	mov.f32 	%f6440, %f1;
	mov.f32 	%f6631, %f2;
	mov.f32 	%f6823, %f4;
	mov.f32 	%f7014, %f5;
	mov.u32 	%r1808, %r7;
	@%p43 bra 	BB17_1;

	setp.eq.s32	%p44, %r531, 47;
	@%p44 bra 	BB17_144;
	bra.uni 	BB17_205;

BB17_144:
	bfe.u32 	%r275, %r534, 8, 8;
	setp.eq.s32	%p600, %r532, 255;
	@%p600 bra 	BB17_873;
	bra.uni 	BB17_145;

BB17_873:
	mov.b32 	 %f7298, %r533;
	bra.uni 	BB17_874;

BB17_82:
	setp.gt.s32	%p59, %r531, 32;
	@%p59 bra 	BB17_95;

	setp.gt.s32	%p66, %r531, 30;
	@%p66 bra 	BB17_88;

	setp.eq.s32	%p69, %r531, 29;
	@%p69 bra 	BB17_591;
	bra.uni 	BB17_85;

BB17_591:
	and.b32  	%r116, %r532, 255;
	bfe.u32 	%r117, %r532, 8, 8;
	bfe.u32 	%r118, %r532, 16, 8;
	and.b32  	%r670, %r533, 255;
	bfe.u32 	%r119, %r533, 8, 8;
	bfe.u32 	%r120, %r533, 16, 8;
	ld.global.v4.u32 	{%r671, %r672, %r673, %r674}, [%rd6+16];
	add.s32 	%r1808, %r2, 2;
	mul.wide.u32 	%rd301, %r670, 4;
	add.s64 	%rd302, %rd1, %rd301;
	ld.local.f32 	%f832, [%rd302];
	ld.local.f32 	%f833, [%rd302+4];
	ld.local.f32 	%f834, [%rd302+8];
	setp.eq.s32	%p348, %r119, 255;
	@%p348 bra 	BB17_593;
	bra.uni 	BB17_592;

BB17_593:
	mov.b32 	 %f7176, %r671;
	bra.uni 	BB17_594;

BB17_190:
	setp.gt.s32	%p8, %r531, 69;
	@%p8 bra 	BB17_202;

	setp.gt.s32	%p15, %r531, 67;
	@%p15 bra 	BB17_196;

	setp.eq.s32	%p18, %r531, 66;
	@%p18 bra 	BB17_742;
	bra.uni 	BB17_193;

BB17_742:
	mul.wide.u32 	%rd410, %r533, 4;
	add.s64 	%rd12, %rd1, %rd410;
	add.s32 	%r838, %r533, 1;
	mul.wide.u32 	%rd411, %r838, 4;
	add.s64 	%rd13, %rd1, %rd411;
	add.s32 	%r839, %r533, 2;
	mul.wide.u32 	%rd412, %r839, 4;
	add.s64 	%rd14, %rd1, %rd412;
	setp.gt.s32	%p488, %r532, 2;
	@%p488 bra 	BB17_749;

	setp.eq.s32	%p494, %r532, 0;
	@%p494 bra 	BB17_769;

	setp.eq.s32	%p495, %r532, 1;
	@%p495 bra 	BB17_766;
	bra.uni 	BB17_745;

BB17_766:
	ld.global.u32 	%r241, [%rd3+24];
	setp.eq.s32	%p502, %r241, -1;
	mov.u64 	%rd1200, 0;
	@%p502 bra 	BB17_768;

	mad.lo.s32 	%r857, %r241, 12, 8;
	ld.global.u64 	%rd447, [%rd4+-152];
	mul.wide.s32 	%rd448, %r857, 16;
	add.s64 	%rd449, %rd447, %rd448;
	ld.global.v4.f32 	{%f4033, %f4034, %f4035, %f4036}, [%rd449];
	mov.b32 	 %r858, %f4036;
	mul.lo.s32 	%r859, %r858, 5;
	cvt.s64.s32	%rd1200, %r859;

BB17_768:
	ld.global.u64 	%rd450, [%rd4+-8];
	shl.b64 	%rd451, %rd1200, 4;
	add.s64 	%rd452, %rd450, %rd451;
	ld.global.v4.f32 	{%f4038, %f4039, %f4040, %f4041}, [%rd452];
	st.local.f32 	[%rd12], %f4039;
	bra.uni 	BB17_781;

BB17_15:
	setp.gt.s32	%p97, %r531, 6;
	@%p97 bra 	BB17_24;

	setp.eq.s32	%p101, %r531, 5;
	@%p101 bra 	BB17_1187;
	bra.uni 	BB17_17;

BB17_1187:
	mul.wide.u32 	%rd986, %r532, 4;
	add.s64 	%rd987, %rd1, %rd986;
	add.s32 	%r1286, %r532, 1;
	mul.wide.u32 	%rd988, %r1286, 4;
	add.s64 	%rd989, %rd1, %rd988;
	add.s32 	%r1287, %r532, 2;
	mul.wide.u32 	%rd990, %r1287, 4;
	add.s64 	%rd991, %rd1, %rd990;
	ld.local.u32 	%r1288, [%rd987];
	ld.local.u32 	%r1289, [%rd989];
	ld.local.f32 	%f5896, [%rd991];
	st.global.f32 	[%rd3+5304], %f5896;
	mov.b64	%rd992, {%r1288, %r1289};
	st.global.u64 	[%rd3+5296], %rd992;
	bra.uni 	BB17_781;

BB17_127:
	setp.gt.s32	%p46, %r531, 43;
	@%p46 bra 	BB17_133;

	setp.eq.s32	%p50, %r531, 42;
	@%p50 bra 	BB17_941;
	bra.uni 	BB17_129;

BB17_941:
	add.s32 	%r303, %r2, 1;
	setp.gt.s32	%p643, %r532, 3;
	@%p643 bra 	BB17_950;

	setp.gt.s32	%p649, %r532, 1;
	@%p649 bra 	BB17_947;

	setp.eq.s32	%p652, %r532, 0;
	@%p652 bra 	BB17_966;
	bra.uni 	BB17_944;

BB17_966:
	ld.global.v4.f32 	{%f4647, %f4648, %f4649, %f4650}, [%rd3+-48];
	mov.f32 	%f7016, %f4649;
	mov.f32 	%f7015, %f4648;
	mov.f32 	%f6824, %f4647;
	ld.global.u32 	%r316, [%rd3+24];
	setp.eq.s32	%p658, %r316, -1;
	mov.u32 	%r1766, %r303;
	mov.u32 	%r1811, %r1766;
	@%p658 bra 	BB17_974;

	mul.lo.s32 	%r1057, %r316, 12;
	ld.global.u64 	%rd666, [%rd4+-152];
	mul.wide.s32 	%rd667, %r1057, 16;
	add.s64 	%rd668, %rd666, %rd667;
	ld.global.v4.f32 	{%f4651, %f4652, %f4653, %f4654}, [%rd668];
	ld.global.v4.f32 	{%f4656, %f4657, %f4658, %f4659}, [%rd668+16];
	ld.global.v4.f32 	{%f4661, %f4662, %f4663, %f4664}, [%rd668+32];
	mul.ftz.f32 	%f4672, %f4648, %f4656;
	fma.rn.ftz.f32 	%f4673, %f4651, %f4647, %f4672;
	fma.rn.ftz.f32 	%f6824, %f4661, %f4649, %f4673;
	mul.ftz.f32 	%f4674, %f4648, %f4657;
	fma.rn.ftz.f32 	%f4675, %f4652, %f4647, %f4674;
	fma.rn.ftz.f32 	%f7015, %f4662, %f4649, %f4675;
	mul.ftz.f32 	%f4676, %f4648, %f4658;
	fma.rn.ftz.f32 	%f4677, %f4653, %f4647, %f4676;
	fma.rn.ftz.f32 	%f7016, %f4663, %f4649, %f4677;
	abs.f32 	%f4678, %f6824;
	setp.neu.ftz.f32	%p659, %f4678, 0f00000000;
	@%p659 bra 	BB17_970;

	abs.f32 	%f4679, %f7015;
	setp.neu.ftz.f32	%p660, %f4679, 0f00000000;
	@%p660 bra 	BB17_970;

	abs.f32 	%f4680, %f7016;
	setp.equ.ftz.f32	%p661, %f4680, 0f00000000;
	mov.u32 	%r1768, %r303;
	mov.u32 	%r1811, %r1768;
	@%p661 bra 	BB17_974;

BB17_970:
	mul.ftz.f32 	%f4681, %f7015, %f7015;
	fma.rn.ftz.f32 	%f4682, %f6824, %f6824, %f4681;
	fma.rn.ftz.f32 	%f4683, %f7016, %f7016, %f4682;
	rsqrt.approx.ftz.f32 	%f4684, %f4683;
	mul.ftz.f32 	%f7016, %f7016, %f4684;
	mul.ftz.f32 	%f7015, %f7015, %f4684;
	mul.ftz.f32 	%f6824, %f6824, %f4684;
	bra.uni 	BB17_973;

BB17_67:
	setp.gt.s32	%p72, %r531, 25;
	@%p72 bra 	BB17_77;

	setp.eq.s32	%p76, %r531, 24;
	@%p76 bra 	BB17_1186;
	bra.uni 	BB17_69;

BB17_1186:
	mul.wide.u32 	%rd977, %r533, 4;
	add.s64 	%rd978, %rd1, %rd977;
	mul.wide.u32 	%rd979, %r532, 4;
	add.s64 	%rd980, %rd1, %rd979;
	add.s32 	%r1282, %r532, 1;
	mul.wide.u32 	%rd981, %r1282, 4;
	add.s64 	%rd982, %rd1, %rd981;
	add.s32 	%r1283, %r532, 2;
	mul.wide.u32 	%rd983, %r1283, 4;
	add.s64 	%rd984, %rd1, %rd983;
	ld.local.f32 	%f5889, [%rd984];
	ld.local.f32 	%f5890, [%rd980];
	ld.local.f32 	%f5891, [%rd982];
	ld.local.f32 	%f5892, [%rd978];
	mul.ftz.f32 	%f5893, %f5892, %f5891;
	mov.b32 	 %r1284, %f5893;
	mul.ftz.f32 	%f5894, %f5892, %f5890;
	mov.b32 	 %r1285, %f5894;
	mul.ftz.f32 	%f5895, %f5892, %f5889;
	st.global.f32 	[%rd3+5304], %f5895;
	mov.b64	%rd985, {%r1285, %r1284};
	st.global.u64 	[%rd3+5296], %rd985;
	bra.uni 	BB17_781;

BB17_178:
	setp.gt.s32	%p21, %r531, 62;
	@%p21 bra 	BB17_182;

	add.s32 	%r535, %r531, -61;
	setp.lt.u32	%p25, %r535, 2;
	@%p25 bra 	BB17_540;
	bra.uni 	BB17_180;

BB17_540:
	and.b32  	%r599, %r532, 255;
	shr.u32 	%r600, %r532, 8;
	shr.u32 	%r601, %r532, 16;
	ld.global.v4.u32 	{%r602, %r603, %r604, %r605}, [%rd6+16];
	mul.wide.u32 	%rd235, %r599, 4;
	add.s64 	%rd236, %rd1, %rd235;
	mul.wide.u32 	%rd237, %r600, 4;
	and.b64  	%rd238, %rd237, 1020;
	add.s64 	%rd239, %rd1, %rd238;
	ld.local.f32 	%f2926, [%rd239+8];
	ld.local.f32 	%f2927, [%rd239+4];
	ld.local.f32 	%f2928, [%rd239];
	mov.b32 	 %f2929, %r534;
	mov.b32 	 %f2930, %r533;
	sub.ftz.f32 	%f2931, %f2928, %f2930;
	sub.ftz.f32 	%f2932, %f2927, %f2930;
	sub.ftz.f32 	%f2933, %f2926, %f2930;
	sub.ftz.f32 	%f2934, %f2929, %f2930;
	div.approx.ftz.f32 	%f2935, %f2933, %f2934;
	div.approx.ftz.f32 	%f2936, %f2932, %f2934;
	div.approx.ftz.f32 	%f2937, %f2931, %f2934;
	add.s32 	%r607, %r2, 2;
	mov.u16 	%rs1, 1;
	cvt.u32.u16	%r608, %rs1;
	ld.local.f32 	%f2938, [%rd236];
	// Callseq Start 313
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd89;
	.param .b32 param1;
	st.param.b32	[param1+0], %r607;
	.param .b32 param2;
	st.param.f32	[param2+0], %f2937;
	.param .b32 param3;
	st.param.b32	[param3+0], %r608;
	.param .b32 param4;
	st.param.b32	[param4+0], %r608;
	.param .b32 param5;
	st.param.b32	[param5+0], %r602;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	rgb_ramp_lookup, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5
	);
	ld.param.v4.f32	{%f2939, %f2940, %f2941, %f2942}, [retval0+0];
	
	//{
	}// Callseq End 313
	// Callseq Start 314
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd89;
	.param .b32 param1;
	st.param.b32	[param1+0], %r607;
	.param .b32 param2;
	st.param.f32	[param2+0], %f2936;
	.param .b32 param3;
	st.param.b32	[param3+0], %r608;
	.param .b32 param4;
	st.param.b32	[param4+0], %r608;
	.param .b32 param5;
	st.param.b32	[param5+0], %r602;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	rgb_ramp_lookup, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5
	);
	ld.param.v4.f32	{%f2943, %f2944, %f2945, %f2946}, [retval0+0];
	
	//{
	}// Callseq End 314
	// Callseq Start 315
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd89;
	.param .b32 param1;
	st.param.b32	[param1+0], %r607;
	.param .b32 param2;
	st.param.f32	[param2+0], %f2935;
	.param .b32 param3;
	st.param.b32	[param3+0], %r608;
	.param .b32 param4;
	st.param.b32	[param4+0], %r608;
	.param .b32 param5;
	st.param.b32	[param5+0], %r602;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	rgb_ramp_lookup, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5
	);
	ld.param.v4.f32	{%f2947, %f2948, %f2949, %f2950}, [retval0+0];
	
	//{
	}// Callseq End 315
	mov.f32 	%f2951, 0f3F800000;
	sub.ftz.f32 	%f2952, %f2951, %f2938;
	mul.ftz.f32 	%f2953, %f2938, %f2949;
	mul.ftz.f32 	%f2954, %f2938, %f2944;
	mul.ftz.f32 	%f2955, %f2938, %f2939;
	fma.rn.ftz.f32 	%f2956, %f2952, %f2928, %f2955;
	mul.wide.u32 	%rd240, %r601, 4;
	and.b64  	%rd241, %rd240, 1020;
	add.s64 	%rd242, %rd1, %rd241;
	st.local.f32 	[%rd242], %f2956;
	fma.rn.ftz.f32 	%f2957, %f2952, %f2927, %f2954;
	st.local.f32 	[%rd242+4], %f2957;
	fma.rn.ftz.f32 	%f2958, %f2952, %f2926, %f2953;
	st.local.f32 	[%rd242+8], %f2958;
	add.s32 	%r1808, %r602, %r607;
	bra.uni 	BB17_797;

BB17_42:
	setp.gt.s32	%p85, %r531, 16;
	@%p85 bra 	BB17_46;

	setp.eq.s32	%p89, %r531, 15;
	@%p89 bra 	BB17_1131;
	bra.uni 	BB17_44;

BB17_1131:
	mul.wide.u32 	%rd886, %r533, 4;
	add.s64 	%rd887, %rd1, %rd886;
	st.local.u32 	[%rd887], %r532;
	bra.uni 	BB17_781;

BB17_150:
	setp.gt.s32	%p34, %r531, 52;
	@%p34 bra 	BB17_156;

	setp.eq.s32	%p38, %r531, 51;
	@%p38 bra 	BB17_279;
	bra.uni 	BB17_152;

BB17_279:
	ld.global.v4.u32 	{%r554, %r555, %r556, %r557}, [%rd6+16];
	mul.wide.u32 	%rd154, %r532, 4;
	add.s64 	%rd155, %rd1, %rd154;
	ld.local.f32 	%f227, [%rd155];
	add.s32 	%r558, %r532, 1;
	mul.wide.u32 	%rd156, %r558, 4;
	add.s64 	%rd157, %rd1, %rd156;
	ld.local.f32 	%f228, [%rd157];
	add.s32 	%r559, %r532, 2;
	mul.wide.u32 	%rd158, %r559, 4;
	add.s64 	%rd159, %rd1, %rd158;
	ld.local.f32 	%f229, [%rd159];
	max.f32 	%f2419, %f228, %f229;
	max.f32 	%f230, %f227, %f2419;
	min.f32 	%f2420, %f228, %f229;
	min.f32 	%f2421, %f227, %f2420;
	sub.ftz.f32 	%f231, %f230, %f2421;
	mov.f32 	%f2418, 0f00000000;
	setp.equ.ftz.f32	%p156, %f230, 0f00000000;
	mov.f32 	%f7036, %f2418;
	@%p156 bra 	BB17_281;

	div.approx.ftz.f32 	%f232, %f231, %f230;
	mov.f32 	%f7036, %f232;

BB17_281:
	mov.f32 	%f233, %f7036;
	setp.equ.ftz.f32	%p157, %f233, 0f00000000;
	mov.f32 	%f7035, %f2418;
	@%p157 bra 	BB17_288;

	sub.ftz.f32 	%f2423, %f230, %f229;
	div.approx.ftz.f32 	%f236, %f2423, %f231;
	sub.ftz.f32 	%f2424, %f230, %f228;
	div.approx.ftz.f32 	%f235, %f2424, %f231;
	sub.ftz.f32 	%f2425, %f230, %f227;
	div.approx.ftz.f32 	%f234, %f2425, %f231;
	setp.equ.ftz.f32	%p158, %f227, %f230;
	@%p158 bra 	BB17_286;
	bra.uni 	BB17_283;

BB17_286:
	sub.ftz.f32 	%f7033, %f236, %f235;
	bra.uni 	BB17_287;

BB17_95:
	setp.gt.s32	%p60, %r531, 34;
	@%p60 bra 	BB17_101;

	setp.eq.s32	%p64, %r531, 33;
	@%p64 bra 	BB17_1118;
	bra.uni 	BB17_97;

BB17_1118:
	setp.eq.s32	%p778, %r532, 0;
	@%p778 bra 	BB17_1121;
	bra.uni 	BB17_1119;

BB17_1121:
	ld.global.v4.f32 	{%f5625, %f5626, %f5627, %f5628}, [%rd3+48];
	ld.global.v4.f32 	{%f5629, %f5630, %f5631, %f5632}, [%rd3+-64];
	add.ftz.f32 	%f7412, %f5631, %f5627;
	add.ftz.f32 	%f7411, %f5630, %f5626;
	add.ftz.f32 	%f7410, %f5629, %f5625;
	bra.uni 	BB17_1122;

BB17_202:
	setp.gt.s32	%p9, %r531, 73;
	@%p9 bra 	BB17_206;

	setp.eq.s32	%p13, %r531, 70;
	@%p13 bra 	BB17_520;
	bra.uni 	BB17_204;

BB17_520:
	and.b32  	%r595, %r532, 65280;
	bfe.u32 	%r78, %r532, 16, 8;
	setp.eq.s32	%p300, %r595, 256;
	// Callseq Start 310
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd89;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd90;
	.param .b32 param2;
	st.param.b32	[param2+0], %r533;
	.param .align 4 .b8 retval0[16];
	call.uni (retval0), 
	find_attribute, 
	(
	param0, 
	param1, 
	param2
	);
	ld.param.b32	%r79, [retval0+0];
	ld.param.b32	%r80, [retval0+4];
	ld.param.b32	%r81, [retval0+8];
	ld.param.b32	%r82, [retval0+12];
	
	//{
	}// Callseq End 310
	@%p300 bra 	BB17_529;
	bra.uni 	BB17_521;

BB17_529:
	setp.eq.s32	%p304, %r82, -1;
	mov.f32 	%f7151, 0f00000000;
	mov.f32 	%f7150, %f7151;
	mov.f32 	%f7149, %f7151;
	@%p304 bra 	BB17_531;

	mov.u64 	%rd229, 0;
	// Callseq Start 312
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd89;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd90;
	.param .align 4 .b8 param2[16];
	st.param.b32	[param2+0], %r79;
	st.param.b32	[param2+4], %r80;
	st.param.b32	[param2+8], %r81;
	st.param.b32	[param2+12], %r82;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd229;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd229;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	primitive_attribute_float3, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	ld.param.v4.f32	{%f7149, %f7150, %f7151, %f2865}, [retval0+0];
	
	//{
	}// Callseq End 312
	bra.uni 	BB17_531;

BB17_12:
	setp.eq.s32	%p104, %r531, 3;
	@%p104 bra 	BB17_1188;
	bra.uni 	BB17_13;

BB17_1188:
	setp.eq.s32	%p820, %r532, 255;
	@%p820 bra 	BB17_1192;
	bra.uni 	BB17_1189;

BB17_1192:
	ld.global.u32 	%r476, [%rd3+5280];
	ld.global.u32 	%r1299, [%rd3+5284];
	add.s32 	%r1300, %r1299, %r476;
	setp.gt.s32	%p823, %r1300, 63;
	mov.f32 	%f6394, %f1;
	mov.f32 	%f6440, %f6394;
	mov.f32 	%f6585, %f2;
	mov.f32 	%f6631, %f6585;
	mov.f32 	%f6777, %f4;
	mov.f32 	%f6823, %f6777;
	mov.f32 	%f6968, %f5;
	mov.f32 	%f7014, %f6968;
	mov.u32 	%r1699, %r7;
	mov.u32 	%r1808, %r1699;
	@%p823 bra 	BB17_1;

	ld.global.v4.f32 	{%f5904, %f5905, %f5906, %f5907}, [%rd3+5296];
	mov.b32 	 %r1301, %f5905;
	mov.b32 	 %r1302, %f5904;
	mul.wide.s32 	%rd1003, %r476, 80;
	add.s64 	%rd1004, %rd96, %rd1003;
	mov.u32 	%r1303, 36;
	st.global.u32 	[%rd1004+240], %r1303;
	st.global.f32 	[%rd1004+232], %f5906;
	mov.b64	%rd1005, {%r1302, %r1301};
	st.global.u64 	[%rd1004+224], %rd1005;
	ld.global.u32 	%r1304, [%rd3+5280];
	add.s32 	%r1305, %r1304, 1;
	st.global.u32 	[%rd3+5280], %r1305;
	bra.uni 	BB17_781;

BB17_119:
	setp.eq.s32	%p53, %r531, 40;
	@%p53 bra 	BB17_1132;
	bra.uni 	BB17_120;

BB17_1132:
	add.s32 	%r425, %r2, 1;
	setp.gt.s32	%p783, %r532, 3;
	@%p783 bra 	BB17_1141;

	setp.gt.s32	%p789, %r532, 1;
	@%p789 bra 	BB17_1138;

	setp.eq.s32	%p792, %r532, 0;
	@%p792 bra 	BB17_1157;
	bra.uni 	BB17_1135;

BB17_1157:
	ld.global.v4.f32 	{%f5757, %f5758, %f5759, %f5760}, [%rd3+-48];
	mov.f32 	%f7019, %f5759;
	mov.f32 	%f7018, %f5758;
	mov.f32 	%f7017, %f5757;
	ld.global.u32 	%r438, [%rd3+24];
	setp.eq.s32	%p798, %r438, -1;
	mov.u32 	%r1804, %r425;
	mov.u32 	%r1809, %r1804;
	@%p798 bra 	BB17_1165;

	mul.lo.s32 	%r1233, %r438, 12;
	ld.global.u64 	%rd896, [%rd4+-152];
	mul.wide.s32 	%rd897, %r1233, 16;
	add.s64 	%rd898, %rd896, %rd897;
	ld.global.v4.f32 	{%f5761, %f5762, %f5763, %f5764}, [%rd898];
	ld.global.v4.f32 	{%f5766, %f5767, %f5768, %f5769}, [%rd898+16];
	ld.global.v4.f32 	{%f5771, %f5772, %f5773, %f5774}, [%rd898+32];
	mul.ftz.f32 	%f5782, %f5758, %f5766;
	fma.rn.ftz.f32 	%f5783, %f5761, %f5757, %f5782;
	fma.rn.ftz.f32 	%f7017, %f5771, %f5759, %f5783;
	mul.ftz.f32 	%f5784, %f5758, %f5767;
	fma.rn.ftz.f32 	%f5785, %f5762, %f5757, %f5784;
	fma.rn.ftz.f32 	%f7018, %f5772, %f5759, %f5785;
	mul.ftz.f32 	%f5786, %f5758, %f5768;
	fma.rn.ftz.f32 	%f5787, %f5763, %f5757, %f5786;
	fma.rn.ftz.f32 	%f7019, %f5773, %f5759, %f5787;
	abs.f32 	%f5788, %f7017;
	setp.neu.ftz.f32	%p799, %f5788, 0f00000000;
	@%p799 bra 	BB17_1161;

	abs.f32 	%f5789, %f7018;
	setp.neu.ftz.f32	%p800, %f5789, 0f00000000;
	@%p800 bra 	BB17_1161;

	abs.f32 	%f5790, %f7019;
	setp.equ.ftz.f32	%p801, %f5790, 0f00000000;
	mov.u32 	%r1806, %r425;
	mov.u32 	%r1809, %r1806;
	@%p801 bra 	BB17_1165;

BB17_1161:
	mul.ftz.f32 	%f5791, %f7018, %f7018;
	fma.rn.ftz.f32 	%f5792, %f7017, %f7017, %f5791;
	fma.rn.ftz.f32 	%f5793, %f7019, %f7019, %f5792;
	rsqrt.approx.ftz.f32 	%f5794, %f5793;
	mul.ftz.f32 	%f7019, %f7019, %f5794;
	mul.ftz.f32 	%f7018, %f7018, %f5794;
	mul.ftz.f32 	%f7017, %f7017, %f5794;
	bra.uni 	BB17_1164;

BB17_61:
	setp.eq.s32	%p79, %r531, 22;
	@%p79 bra 	BB17_224;
	bra.uni 	BB17_62;

BB17_224:
	mul.wide.u32 	%rd111, %r532, 4;
	add.s64 	%rd112, %rd1, %rd111;
	ld.local.f32 	%f2190, [%rd112];
	add.ftz.f32 	%f2191, %f2190, 0fC3BE0000;
	mul.ftz.f32 	%f32, %f2191, 0f3E4CCCCD;
	cvt.rzi.ftz.s32.f32	%r16, %f32;
	setp.gt.u32	%p118, %r16, 79;
	mov.f32 	%f7025, 0f00000000;
	mov.f32 	%f7024, %f7025;
	mov.f32 	%f7023, %f7025;
	@%p118 bra 	BB17_226;

	cvt.rn.f32.s32	%f2192, %r16;
	mul.wide.s32 	%rd113, %r16, 12;
	mov.u64 	%rd114, svm_node_wavelength$cie_colour_match;
	add.s64 	%rd115, %rd114, %rd113;
	ld.const.f32 	%f2193, [%rd115+8];
	ld.const.f32 	%f2194, [%rd115+4];
	ld.const.f32 	%f2195, [%rd115];
	ld.const.f32 	%f2196, [%rd115+20];
	ld.const.f32 	%f2197, [%rd115+16];
	ld.const.f32 	%f2198, [%rd115+12];
	sub.ftz.f32 	%f2199, %f32, %f2192;
	sub.ftz.f32 	%f2200, %f2198, %f2195;
	sub.ftz.f32 	%f2201, %f2197, %f2194;
	sub.ftz.f32 	%f2202, %f2196, %f2193;
	fma.rn.ftz.f32 	%f7025, %f2199, %f2202, %f2193;
	fma.rn.ftz.f32 	%f7024, %f2199, %f2201, %f2194;
	fma.rn.ftz.f32 	%f7023, %f2199, %f2200, %f2195;

BB17_226:
	setp.eq.s32	%p119, %r533, 255;
	mov.f32 	%f6256, %f1;
	mov.f32 	%f6440, %f6256;
	mov.f32 	%f6447, %f2;
	mov.f32 	%f6631, %f6447;
	mov.f32 	%f6639, %f4;
	mov.f32 	%f6823, %f6639;
	mov.f32 	%f6830, %f5;
	mov.f32 	%f7014, %f6830;
	mov.u32 	%r1662, %r7;
	mov.u32 	%r1808, %r1662;
	@%p119 bra 	BB17_1;

	mul.ftz.f32 	%f2203, %f7024, 0fBFC4C155;
	fma.rn.ftz.f32 	%f2204, %f7023, 0f404F6402, %f2203;
	fma.rn.ftz.f32 	%f2205, %f7025, 0fBEFF3FFB, %f2204;
	mul.ftz.f32 	%f2206, %f7024, 0f3FF02079;
	fma.rn.ftz.f32 	%f2207, %f7023, 0fBF782129, %f2206;
	fma.rn.ftz.f32 	%f2208, %f7025, 0f3D2A36A0, %f2207;
	mul.ftz.f32 	%f2209, %f7024, 0fBE50F0A6;
	fma.rn.ftz.f32 	%f2210, %f7023, 0f3D63EF28, %f2209;
	fma.rn.ftz.f32 	%f2211, %f7025, 0f3F8755F8, %f2210;
	mov.f32 	%f2212, 0f3ECB2CB3;
	mul.rn.f32 	%f2213, %f2208, %f2212;
	mul.rn.f32 	%f2214, %f2205, %f2212;
	mov.f32 	%f2215, 0f00000000;
	max.f32 	%f2216, %f2214, %f2215;
	max.f32 	%f2217, %f2213, %f2215;
	mul.rn.f32 	%f2218, %f2211, %f2212;
	max.f32 	%f2219, %f2218, %f2215;
	mul.wide.u32 	%rd116, %r533, 4;
	add.s64 	%rd117, %rd1, %rd116;
	st.local.f32 	[%rd117], %f2216;
	add.s32 	%r540, %r533, 1;
	mul.wide.u32 	%rd118, %r540, 4;
	add.s64 	%rd119, %rd1, %rd118;
	st.local.f32 	[%rd119], %f2217;
	add.s32 	%r541, %r533, 2;
	mul.wide.u32 	%rd120, %r541, 4;
	add.s64 	%rd121, %rd1, %rd120;
	st.local.f32 	[%rd121], %f2219;
	bra.uni 	BB17_781;

BB17_174:
	setp.eq.s32	%p28, %r531, 58;
	@%p28 bra 	BB17_584;
	bra.uni 	BB17_175;

BB17_584:
	and.b32  	%r650, %r532, 255;
	shr.u32 	%r651, %r532, 8;
	shr.u32 	%r652, %r532, 16;
	shr.u32 	%r109, %r532, 24;
	and.b32  	%r110, %r533, 255;
	bfe.u32 	%r111, %r533, 8, 8;
	mul.wide.u32 	%rd287, %r650, 4;
	add.s64 	%rd288, %rd1, %rd287;
	ld.local.f32 	%f820, [%rd288];
	ld.local.f32 	%f821, [%rd288+4];
	ld.local.f32 	%f822, [%rd288+8];
	mul.wide.u32 	%rd289, %r651, 4;
	and.b64  	%rd290, %rd289, 1020;
	add.s64 	%rd291, %rd1, %rd290;
	ld.local.f32 	%f823, [%rd291];
	ld.local.f32 	%f824, [%rd291+4];
	ld.local.f32 	%f825, [%rd291+8];
	mul.wide.u32 	%rd292, %r652, 4;
	and.b64  	%rd293, %rd292, 1020;
	add.s64 	%rd294, %rd1, %rd293;
	ld.local.f32 	%f826, [%rd294];
	ld.local.f32 	%f827, [%rd294+4];
	ld.local.f32 	%f828, [%rd294+8];
	setp.eq.s32	%p343, %r109, 255;
	@%p343 bra 	BB17_586;
	bra.uni 	BB17_585;

BB17_586:
	mov.b32 	 %f7175, %r534;
	bra.uni 	BB17_587;

BB17_37:
	setp.eq.s32	%p92, %r531, 12;
	@%p92 bra 	BB17_1181;
	bra.uni 	BB17_38;

BB17_1181:
	// Callseq Start 409
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd89;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd90;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd92;
	.param .b32 param3;
	st.param.b32	[param3+0], %r532;
	.param .b32 param4;
	st.param.b32	[param4+0], %r533;
	call.uni 
	svm_node_geometry, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 409
	bra.uni 	BB17_781;

BB17_146:
	setp.eq.s32	%p41, %r531, 49;
	@%p41 bra 	BB17_295;
	bra.uni 	BB17_147;

BB17_295:
	setp.eq.s32	%p165, %r534, 255;
	mov.f32 	%f6268, %f1;
	mov.f32 	%f6440, %f6268;
	mov.f32 	%f6459, %f2;
	mov.f32 	%f6631, %f6459;
	mov.f32 	%f6651, %f4;
	mov.f32 	%f6823, %f6651;
	mov.f32 	%f6842, %f5;
	mov.f32 	%f7014, %f6842;
	mov.u32 	%r1630, %r7;
	mov.u32 	%r1808, %r1630;
	@%p165 bra 	BB17_1;

	add.s32 	%r561, %r532, 1;
	mul.wide.u32 	%rd170, %r561, 4;
	add.s64 	%rd7, %rd1, %rd170;
	add.s32 	%r562, %r532, 2;
	mul.wide.u32 	%rd171, %r562, 4;
	add.s64 	%rd8, %rd1, %rd171;
	setp.eq.s32	%p166, %r533, 0;
	mul.wide.u32 	%rd172, %r534, 4;
	add.s64 	%rd9, %rd1, %rd172;
	@%p166 bra 	BB17_300;
	bra.uni 	BB17_297;

BB17_300:
	mul.wide.u32 	%rd173, %r532, 4;
	add.s64 	%rd174, %rd1, %rd173;
	ld.local.f32 	%f2433, [%rd174];
	st.local.f32 	[%rd9], %f2433;
	bra.uni 	BB17_781;

BB17_88:
	setp.eq.s32	%p67, %r531, 31;
	@%p67 bra 	BB17_1347;
	bra.uni 	BB17_89;

BB17_1347:
	mov.u32 	%r1808, %r532;
	bra.uni 	BB17_797;

BB17_196:
	setp.eq.s32	%p16, %r531, 68;
	@%p16 bra 	BB17_940;
	bra.uni 	BB17_197;

BB17_940:
	mul.wide.u32 	%rd645, %r532, 4;
	add.s64 	%rd646, %rd1, %rd645;
	add.s32 	%r1046, %r532, 1;
	mul.wide.u32 	%rd647, %r1046, 4;
	add.s64 	%rd648, %rd1, %rd647;
	add.s32 	%r1047, %r532, 2;
	mul.wide.u32 	%rd649, %r1047, 4;
	add.s64 	%rd650, %rd1, %rd649;
	ld.local.f32 	%f4509, [%rd646];
	mov.b32 	 %r1048, %f4509;
	ld.local.f32 	%f4510, [%rd648];
	mov.b32 	 %r1049, %f4510;
	ld.local.f32 	%f4511, [%rd650];
	st.global.f32 	[%rd3+-40], %f4511;
	mov.b64	%rd651, {%r1048, %r1049};
	st.global.u64 	[%rd3+-48], %rd651;
	mul.wide.u32 	%rd652, %r533, 4;
	add.s64 	%rd653, %rd1, %rd652;
	st.local.f32 	[%rd653], %f4509;
	add.s32 	%r1050, %r533, 1;
	mul.wide.u32 	%rd654, %r1050, 4;
	add.s64 	%rd655, %rd1, %rd654;
	st.local.f32 	[%rd655], %f4510;
	add.s32 	%r1051, %r533, 2;
	mul.wide.u32 	%rd656, %r1051, 4;
	add.s64 	%rd657, %rd1, %rd656;
	st.local.f32 	[%rd657], %f4511;
	bra.uni 	BB17_781;

BB17_24:
	setp.eq.s32	%p98, %r531, 7;
	@%p98 bra 	BB17_1184;

	setp.eq.s32	%p99, %r531, 8;
	@%p99 bra 	BB17_1182;
	bra.uni 	BB17_26;

BB17_1182:
	mul.wide.u32 	%rd965, %r533, 4;
	add.s64 	%rd966, %rd1, %rd965;
	ld.local.f32 	%f5881, [%rd966];
	setp.neu.ftz.f32	%p815, %f5881, 0f3F800000;
	mov.f32 	%f6382, %f1;
	mov.f32 	%f6440, %f6382;
	mov.f32 	%f6573, %f2;
	mov.f32 	%f6631, %f6573;
	mov.f32 	%f6765, %f4;
	mov.f32 	%f6823, %f6765;
	mov.f32 	%f6956, %f5;
	mov.f32 	%f7014, %f6956;
	mov.u32 	%r1808, %r7;
	@%p815 bra 	BB17_1;

	add.s32 	%r1279, %r2, %r532;
	add.s32 	%r1808, %r1279, 1;
	bra.uni 	BB17_797;

BB17_133:
	setp.eq.s32	%p47, %r531, 44;
	@%p47 bra 	BB17_1003;

	setp.eq.s32	%p48, %r531, 45;
	@%p48 bra 	BB17_718;
	bra.uni 	BB17_135;

BB17_718:
	and.b32  	%r786, %r533, 255;
	bfe.u32 	%r215, %r533, 8, 8;
	bfe.u32 	%r216, %r533, 16, 8;
	mul.wide.u32 	%rd369, %r786, 4;
	add.s64 	%rd370, %rd1, %rd369;
	ld.local.f32 	%f1227, [%rd370];
	ld.local.f32 	%f1228, [%rd370+4];
	ld.local.f32 	%f1229, [%rd370+8];
	mov.f32 	%f7267, %f1229;
	mov.f32 	%f7266, %f1228;
	mov.f32 	%f7265, %f1227;
	abs.f32 	%f3867, %f1227;
	setp.neu.ftz.f32	%p474, %f3867, 0f00000000;
	@%p474 bra 	BB17_721;

	abs.f32 	%f3868, %f1228;
	setp.neu.ftz.f32	%p475, %f3868, 0f00000000;
	@%p475 bra 	BB17_721;

	abs.f32 	%f3869, %f1229;
	setp.equ.ftz.f32	%p476, %f3869, 0f00000000;
	@%p476 bra 	BB17_722;

BB17_721:
	mul.ftz.f32 	%f3870, %f1228, %f1228;
	fma.rn.ftz.f32 	%f3871, %f1227, %f1227, %f3870;
	fma.rn.ftz.f32 	%f3872, %f1229, %f1229, %f3871;
	rsqrt.approx.ftz.f32 	%f3873, %f3872;
	mul.ftz.f32 	%f7267, %f1229, %f3873;
	mul.ftz.f32 	%f7266, %f1228, %f3873;
	mul.ftz.f32 	%f7265, %f1227, %f3873;

BB17_722:
	setp.eq.s32	%p477, %r534, 0;
	@%p477 bra 	BB17_726;
	bra.uni 	BB17_723;

BB17_726:
	// Callseq Start 366
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 16 .b8 param0[16];
	st.param.v4.f32	[param0+0], {%f7265, %f7266, %f7267, %f3880};
	.param .align 8 .b8 retval0[8];
	call.uni (retval0), 
	direction_to_equirectangular, 
	(
	param0
	);
	ld.param.v2.f32	{%f7270, %f7271}, [retval0+0];
	
	//{
	}// Callseq End 366
	bra.uni 	BB17_727;

BB17_77:
	setp.eq.s32	%p73, %r531, 26;
	@%p73 bra 	BB17_685;

	setp.eq.s32	%p74, %r531, 27;
	@%p74 bra 	BB17_640;
	bra.uni 	BB17_79;

BB17_640:
	ld.global.v4.u32 	{%r693, %r694, %r695, %r696}, [%rd6+16];
	ld.global.v4.u32 	{%r697, %r698, %r699, %r700}, [%rd6+32];
	add.s32 	%r1808, %r2, 3;
	and.b32  	%r151, %r532, 255;
	bfe.u32 	%r701, %r532, 8, 8;
	bfe.u32 	%r152, %r532, 16, 8;
	shr.u32 	%r153, %r532, 24;
	and.b32  	%r154, %r533, 255;
	bfe.u32 	%r155, %r533, 8, 8;
	bfe.u32 	%r156, %r533, 16, 8;
	shr.u32 	%r157, %r533, 24;
	and.b32  	%r158, %r534, 255;
	bfe.u32 	%r159, %r534, 8, 8;
	mul.wide.u32 	%rd325, %r701, 4;
	add.s64 	%rd326, %rd1, %rd325;
	ld.local.f32 	%f914, [%rd326];
	ld.local.f32 	%f915, [%rd326+4];
	ld.local.f32 	%f916, [%rd326+8];
	setp.eq.s32	%p376, %r154, 255;
	@%p376 bra 	BB17_642;
	bra.uni 	BB17_641;

BB17_642:
	mov.b32 	 %f7197, %r693;
	bra.uni 	BB17_643;

BB17_182:
	setp.eq.s32	%p22, %r531, 63;
	@%p22 bra 	BB17_741;

	setp.eq.s32	%p23, %r531, 64;
	@%p23 bra 	BB17_541;
	bra.uni 	BB17_184;

BB17_541:
	and.b32  	%r610, %r533, 255;
	mul.wide.u32 	%rd243, %r610, 4;
	add.s64 	%rd244, %rd1, %rd243;
	ld.local.f32 	%f7158, [%rd244];
	setp.eq.s32	%p311, %r532, 2;
	@%p311 bra 	BB17_544;
	bra.uni 	BB17_542;

BB17_544:
	ld.global.f32 	%f2960, [%rd3+32];
	mul.ftz.f32 	%f2961, %f2960, %f2960;
	mul.rn.f32 	%f7158, %f7158, %f2961;
	bra.uni 	BB17_545;

BB17_46:
	setp.eq.s32	%p86, %r531, 17;
	@%p86 bra 	BB17_301;

	setp.eq.s32	%p87, %r531, 18;
	@%p87 bra 	BB17_1124;
	bra.uni 	BB17_48;

BB17_1124:
	add.u64 	%rd849, %SP, 132;
	add.u64 	%rd850, %SP, 136;
	// Callseq Start 403
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd89;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd90;
	.param .align 16 .b8 param2[16];
	st.param.v4.b32	[param2+0], {%r531, %r532, %r533, %r534};
	.param .b64 param3;
	st.param.b64	[param3+0], %rd849;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd850;
	.param .align 4 .b8 retval0[16];
	call.uni (retval0), 
	svm_node_attr_init, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	ld.param.b32	%r415, [retval0+0];
	ld.param.b32	%r416, [retval0+4];
	ld.param.b32	%r417, [retval0+8];
	ld.param.b32	%r418, [retval0+12];
	
	//{
	}// Callseq End 403
	cvta.to.local.u64 	%rd851, %rd849;
	ld.local.u32 	%r1210, [%rd851];
	setp.eq.s32	%p780, %r1210, 0;
	@%p780 bra 	BB17_1128;
	bra.uni 	BB17_1125;

BB17_1128:
	setp.eq.s32	%p782, %r416, 0;
	@%p782 bra 	BB17_1130;
	bra.uni 	BB17_1129;

BB17_1130:
	mov.u64 	%rd875, 0;
	// Callseq Start 407
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd89;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd90;
	.param .align 4 .b8 param2[16];
	st.param.b32	[param2+0], %r415;
	st.param.b32	[param2+4], %r416;
	st.param.b32	[param2+8], %r417;
	st.param.b32	[param2+12], %r418;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd875;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd875;
	.param .b32 retval0;
	call.uni (retval0), 
	primitive_attribute_float, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	ld.param.f32	%f5651, [retval0+0];
	
	//{
	}// Callseq End 407
	cvta.to.local.u64 	%rd877, %rd850;
	ld.local.u32 	%r1218, [%rd877];
	mul.wide.u32 	%rd878, %r1218, 4;
	add.s64 	%rd879, %rd1, %rd878;
	st.local.f32 	[%rd879], %f5651;
	bra.uni 	BB17_781;

BB17_156:
	setp.eq.s32	%p35, %r531, 53;
	@%p35 bra 	BB17_906;

	setp.eq.s32	%p36, %r531, 54;
	@%p36 bra 	BB17_731;
	bra.uni 	BB17_158;

BB17_731:
	ld.global.u64 	%rd375, [%rd4+-232];
	ld.global.v4.f32 	{%f3881, %f3882, %f3883, %f3884}, [%rd3+-64];
	ld.const.v4.f32 	{%f3886, %f3887, %f3888, %f3889}, [%rd375+624];
	ld.const.v4.f32 	{%f3890, %f3891, %f3892, %f3893}, [%rd375+608];
	ld.const.v4.f32 	{%f3894, %f3895, %f3896, %f3897}, [%rd375+592];
	mul.ftz.f32 	%f3901, %f3882, %f3895;
	fma.rn.ftz.f32 	%f3902, %f3881, %f3894, %f3901;
	fma.rn.ftz.f32 	%f3905, %f3883, %f3896, %f3902;
	add.ftz.f32 	%f7272, %f3897, %f3905;
	mul.ftz.f32 	%f3909, %f3882, %f3891;
	fma.rn.ftz.f32 	%f3910, %f3881, %f3890, %f3909;
	fma.rn.ftz.f32 	%f3912, %f3883, %f3892, %f3910;
	add.ftz.f32 	%f7273, %f3893, %f3912;
	mul.ftz.f32 	%f3916, %f3882, %f3887;
	fma.rn.ftz.f32 	%f3917, %f3881, %f3886, %f3916;
	fma.rn.ftz.f32 	%f3919, %f3883, %f3888, %f3917;
	add.ftz.f32 	%f1264, %f3889, %f3919;
	mul.ftz.f32 	%f3921, %f7273, %f7273;
	fma.rn.ftz.f32 	%f3922, %f7272, %f7272, %f3921;
	fma.rn.ftz.f32 	%f1265, %f1264, %f1264, %f3922;
	sqrt.approx.f32 	%f1266, %f1265;
	setp.eq.s32	%p482, %r532, 255;
	@%p482 bra 	BB17_737;

	abs.f32 	%f3923, %f7272;
	setp.neu.ftz.f32	%p483, %f3923, 0f00000000;
	@%p483 bra 	BB17_735;

	abs.f32 	%f3924, %f7273;
	setp.neu.ftz.f32	%p484, %f3924, 0f00000000;
	@%p484 bra 	BB17_735;

	abs.f32 	%f3925, %f1264;
	setp.equ.ftz.f32	%p485, %f3925, 0f00000000;
	mov.f32 	%f7274, %f1264;
	@%p485 bra 	BB17_736;

BB17_735:
	rsqrt.approx.ftz.f32 	%f3926, %f1265;
	mul.ftz.f32 	%f7273, %f7273, %f3926;
	mul.ftz.f32 	%f7272, %f7272, %f3926;
	mul.ftz.f32 	%f1269, %f1264, %f3926;
	mov.f32 	%f7274, %f1269;

BB17_736:
	mov.f32 	%f1272, %f7274;
	mul.wide.u32 	%rd376, %r532, 4;
	add.s64 	%rd377, %rd1, %rd376;
	st.local.f32 	[%rd377], %f7272;
	add.s32 	%r789, %r532, 1;
	mul.wide.u32 	%rd378, %r789, 4;
	add.s64 	%rd379, %rd1, %rd378;
	st.local.f32 	[%rd379], %f7273;
	add.s32 	%r790, %r532, 2;
	mul.wide.u32 	%rd380, %r790, 4;
	add.s64 	%rd381, %rd1, %rd380;
	st.local.f32 	[%rd381], %f1272;

BB17_737:
	setp.eq.s32	%p486, %r533, 255;
	@%p486 bra 	BB17_739;

	mul.wide.u32 	%rd382, %r533, 4;
	add.s64 	%rd383, %rd1, %rd382;
	st.local.f32 	[%rd383], %f1264;

BB17_739:
	setp.eq.s32	%p487, %r534, 255;
	mov.f32 	%f6300, %f1;
	mov.f32 	%f6440, %f6300;
	mov.f32 	%f6491, %f2;
	mov.f32 	%f6631, %f6491;
	mov.f32 	%f6683, %f4;
	mov.f32 	%f6823, %f6683;
	mov.f32 	%f6874, %f5;
	mov.f32 	%f7014, %f6874;
	mov.u32 	%r1624, %r7;
	mov.u32 	%r1808, %r1624;
	@%p487 bra 	BB17_1;

	mul.wide.u32 	%rd384, %r534, 4;
	add.s64 	%rd385, %rd1, %rd384;
	st.local.f32 	[%rd385], %f1266;
	bra.uni 	BB17_781;

BB17_101:
	setp.eq.s32	%p61, %r531, 35;
	@%p61 bra 	BB17_1014;

	setp.eq.s32	%p62, %r531, 36;
	@%p62 bra 	BB17_809;
	bra.uni 	BB17_103;

BB17_809:
	mul.wide.u32 	%rd538, %r533, 4;
	add.s64 	%rd539, %rd1, %rd538;
	ld.local.f32 	%f1370, [%rd539];
	mul.wide.u32 	%rd540, %r534, 4;
	add.s64 	%rd541, %rd1, %rd540;
	ld.local.f32 	%f1371, [%rd541];
	setp.eq.s32	%p540, %r532, 0;
	@%p540 bra 	BB17_871;
	bra.uni 	BB17_810;

BB17_871:
	add.ftz.f32 	%f7297, %f1370, %f1371;
	bra.uni 	BB17_872;

BB17_206:
	setp.eq.s32	%p10, %r531, 76;
	@%p10 bra 	BB17_937;

	setp.eq.s32	%p11, %r531, 75;
	@%p11 bra 	BB17_938;
	bra.uni 	BB17_208;

BB17_938:
	ld.global.v4.f32 	{%f4395, %f4396, %f4397, %f4398}, [%rd3+-64];
	mul.wide.u32 	%rd617, %r532, 4;
	add.s64 	%rd618, %rd1, %rd617;
	st.local.f32 	[%rd618], %f4395;
	add.s32 	%r1029, %r532, 1;
	mul.wide.u32 	%rd619, %r1029, 4;
	add.s64 	%rd620, %rd1, %rd619;
	st.local.f32 	[%rd620], %f4396;
	add.s32 	%r1030, %r532, 2;
	mul.wide.u32 	%rd621, %r1030, 4;
	add.s64 	%rd622, %rd1, %rd621;
	st.local.f32 	[%rd622], %f4397;
	add.s32 	%r1031, %r532, 3;
	ld.global.v4.f32 	{%f4402, %f4403, %f4404, %f4405}, [%rd3+48];
	mul.wide.u32 	%rd623, %r1031, 4;
	add.s64 	%rd624, %rd1, %rd623;
	st.local.f32 	[%rd624], %f4402;
	add.s32 	%r1032, %r532, 4;
	mul.wide.u32 	%rd625, %r1032, 4;
	add.s64 	%rd626, %rd1, %rd625;
	st.local.f32 	[%rd626], %f4403;
	add.s32 	%r1033, %r532, 5;
	mul.wide.u32 	%rd627, %r1033, 4;
	add.s64 	%rd628, %rd1, %rd627;
	st.local.f32 	[%rd628], %f4404;
	add.s32 	%r1034, %r532, 6;
	ld.global.v4.f32 	{%f4409, %f4410, %f4411, %f4412}, [%rd3+64];
	mul.wide.u32 	%rd629, %r1034, 4;
	add.s64 	%rd630, %rd1, %rd629;
	st.local.f32 	[%rd630], %f4409;
	add.s32 	%r1035, %r532, 7;
	mul.wide.u32 	%rd631, %r1035, 4;
	add.s64 	%rd632, %rd1, %rd631;
	st.local.f32 	[%rd632], %f4410;
	add.s32 	%r1036, %r532, 8;
	mul.wide.u32 	%rd633, %r1036, 4;
	add.s64 	%rd634, %rd1, %rd633;
	st.local.f32 	[%rd634], %f4411;
	mov.u32 	%r1037, 9;
	// Callseq Start 374
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd89;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd90;
	.param .b32 param2;
	st.param.b32	[param2+0], %r1037;
	.param .align 4 .b8 retval0[16];
	call.uni (retval0), 
	find_attribute, 
	(
	param0, 
	param1, 
	param2
	);
	ld.param.b32	%r295, [retval0+0];
	ld.param.b32	%r296, [retval0+4];
	ld.param.b32	%r297, [retval0+8];
	ld.param.b32	%r299, [retval0+12];
	
	//{
	}// Callseq End 374
	setp.eq.s32	%p642, %r299, -1;
	mov.f32 	%f6334, %f1;
	mov.f32 	%f6440, %f6334;
	mov.f32 	%f6525, %f2;
	mov.f32 	%f6631, %f6525;
	mov.f32 	%f6717, %f4;
	mov.f32 	%f6823, %f6717;
	mov.f32 	%f6908, %f5;
	mov.f32 	%f7014, %f6908;
	mov.u32 	%r1593, %r7;
	mov.u32 	%r1808, %r1593;
	@%p642 bra 	BB17_1;

	add.u64 	%rd635, %SP, 0;
	add.u64 	%rd636, %SP, 16;
	// Callseq Start 375
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd89;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd90;
	.param .align 4 .b8 param2[16];
	st.param.b32	[param2+0], %r295;
	st.param.b32	[param2+4], %r296;
	st.param.b32	[param2+8], %r297;
	st.param.b32	[param2+12], %r299;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd635;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd636;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	primitive_attribute_float3, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	ld.param.v4.f32	{%f4416, %f4417, %f4418, %f4419}, [retval0+0];
	
	//{
	}// Callseq End 375
	ld.global.u32 	%r1038, [%rd3+24];
	mul.lo.s32 	%r1039, %r1038, 12;
	ld.global.u64 	%rd637, [%rd4+-152];
	mul.wide.s32 	%rd638, %r1039, 16;
	add.s64 	%rd639, %rd637, %rd638;
	ld.global.v4.f32 	{%f4420, %f4421, %f4422, %f4423}, [%rd639];
	mul.ftz.f32 	%f4426, %f4417, %f4421;
	fma.rn.ftz.f32 	%f4427, %f4416, %f4420, %f4426;
	fma.rn.ftz.f32 	%f4429, %f4418, %f4422, %f4427;
	ld.global.v4.f32 	{%f4431, %f4432, %f4433, %f4434}, [%rd639+16];
	mul.ftz.f32 	%f4437, %f4417, %f4432;
	fma.rn.ftz.f32 	%f4438, %f4416, %f4431, %f4437;
	fma.rn.ftz.f32 	%f4440, %f4418, %f4433, %f4438;
	ld.global.v4.f32 	{%f4442, %f4443, %f4444, %f4445}, [%rd639+32];
	mul.ftz.f32 	%f4448, %f4417, %f4443;
	fma.rn.ftz.f32 	%f4449, %f4416, %f4442, %f4448;
	fma.rn.ftz.f32 	%f4451, %f4418, %f4444, %f4449;
	add.ftz.f32 	%f4453, %f4434, %f4440;
	mov.b32 	 %r1040, %f4453;
	add.ftz.f32 	%f4454, %f4423, %f4429;
	mov.b32 	 %r1041, %f4454;
	add.ftz.f32 	%f4455, %f4445, %f4451;
	cvta.to.local.u64 	%rd640, %rd635;
	ld.local.v4.f32 	{%f4456, %f4457, %f4458, %f4459}, [%rd640];
	mul.ftz.f32 	%f4462, %f4421, %f4457;
	fma.rn.ftz.f32 	%f4463, %f4456, %f4420, %f4462;
	mul.ftz.f32 	%f4465, %f4432, %f4457;
	fma.rn.ftz.f32 	%f4466, %f4456, %f4431, %f4465;
	mul.ftz.f32 	%f4467, %f4443, %f4457;
	fma.rn.ftz.f32 	%f4468, %f4456, %f4442, %f4467;
	fma.rn.ftz.f32 	%f4469, %f4458, %f4433, %f4466;
	mov.b32 	 %r1042, %f4469;
	fma.rn.ftz.f32 	%f4470, %f4458, %f4422, %f4463;
	mov.b32 	 %r1043, %f4470;
	fma.rn.ftz.f32 	%f4471, %f4458, %f4444, %f4468;
	st.local.f32 	[%rd640+8], %f4471;
	mov.b64	%rd641, {%r1043, %r1042};
	st.local.u64 	[%rd640], %rd641;
	cvta.to.local.u64 	%rd642, %rd636;
	ld.local.v4.f32 	{%f4472, %f4473, %f4474, %f4475}, [%rd642];
	ld.global.v4.f32 	{%f4477, %f4478, %f4479, %f4480}, [%rd639];
	mul.ftz.f32 	%f4484, %f4478, %f4473;
	fma.rn.ftz.f32 	%f4485, %f4472, %f4477, %f4484;
	ld.global.v4.f32 	{%f4488, %f4489, %f4490, %f4491}, [%rd639+16];
	mul.ftz.f32 	%f4494, %f4489, %f4473;
	fma.rn.ftz.f32 	%f4495, %f4472, %f4488, %f4494;
	ld.global.v4.f32 	{%f4497, %f4498, %f4499, %f4500}, [%rd639+32];
	mul.ftz.f32 	%f4503, %f4498, %f4473;
	fma.rn.ftz.f32 	%f4504, %f4472, %f4497, %f4503;
	fma.rn.ftz.f32 	%f4506, %f4474, %f4490, %f4495;
	mov.b32 	 %r1044, %f4506;
	fma.rn.ftz.f32 	%f4507, %f4474, %f4479, %f4485;
	mov.b32 	 %r1045, %f4507;
	fma.rn.ftz.f32 	%f4508, %f4474, %f4499, %f4504;
	st.local.f32 	[%rd642+8], %f4508;
	mov.b64	%rd643, {%r1045, %r1044};
	st.local.u64 	[%rd642], %rd643;
	st.global.f32 	[%rd3+-56], %f4455;
	mov.b64	%rd644, {%r1041, %r1040};
	st.global.u64 	[%rd3+-64], %rd644;
	st.global.f32 	[%rd3+56], %f4471;
	st.global.u64 	[%rd3+48], %rd641;
	st.global.f32 	[%rd3+72], %f4508;
	st.global.u64 	[%rd3+64], %rd643;
	bra.uni 	BB17_781;

BB17_7:
	setp.eq.s32	%p107, %r531, 2;
	@%p107 bra 	BB17_8;
	bra.uni 	BB17_205;

BB17_8:
	setp.eq.s32	%p824, %r532, 255;
	@%p824 bra 	BB17_1194;
	bra.uni 	BB17_9;

BB17_1194:
	ld.global.u32 	%r482, [%rd3+5280];
	ld.global.u32 	%r1315, [%rd3+5284];
	add.s32 	%r1316, %r1315, %r482;
	setp.gt.s32	%p827, %r1316, 63;
	@%p827 bra 	BB17_1196;

	ld.global.v4.f32 	{%f5918, %f5919, %f5920, %f5921}, [%rd3+5296];
	mov.b32 	 %r1317, %f5919;
	mov.b32 	 %r1318, %f5918;
	mul.wide.s32 	%rd1015, %r482, 80;
	add.s64 	%rd1016, %rd96, %rd1015;
	mov.u32 	%r1319, 35;
	st.global.u32 	[%rd1016+240], %r1319;
	st.global.f32 	[%rd1016+232], %f5920;
	mov.b64	%rd1017, {%r1318, %r1317};
	st.global.u64 	[%rd1016+224], %rd1017;
	ld.global.u32 	%r1320, [%rd3+5280];
	add.s32 	%r1321, %r1320, 1;
	st.global.u32 	[%rd3+5280], %r1321;
	bra.uni 	BB17_1196;

BB17_117:
	setp.eq.s32	%p56, %r531, 39;
	@%p56 bra 	BB17_118;
	bra.uni 	BB17_205;

BB17_118:
	mul.wide.u32 	%rd398, %r532, 4;
	add.s64 	%rd399, %rd1, %rd398;
	add.s32 	%r809, %r532, 1;
	mul.wide.u32 	%rd400, %r809, 4;
	add.s64 	%rd401, %rd1, %rd400;
	add.s32 	%r810, %r532, 2;
	mul.wide.u32 	%rd402, %r810, 4;
	add.s64 	%rd403, %rd1, %rd402;
	ld.global.v4.u32 	{%r811, %r812, %r813, %r814}, [%rd6+16];
	mov.b32 	 %f3942, %r811;
	mov.b32 	 %f3943, %r812;
	mov.b32 	 %f3944, %r813;
	mov.b32 	 %f3945, %r814;
	ld.global.v4.u32 	{%r819, %r820, %r821, %r822}, [%rd6+32];
	mov.b32 	 %f3946, %r819;
	mov.b32 	 %f3947, %r820;
	mov.b32 	 %f3948, %r821;
	mov.b32 	 %f3949, %r822;
	ld.global.v4.u32 	{%r827, %r828, %r829, %r830}, [%rd6+48];
	mov.b32 	 %f3950, %r827;
	mov.b32 	 %f3951, %r828;
	mov.b32 	 %f3952, %r829;
	mov.b32 	 %f3953, %r830;
	add.s32 	%r1808, %r2, 5;
	ld.local.f32 	%f3954, [%rd401];
	mul.ftz.f32 	%f3955, %f3954, %f3943;
	ld.local.f32 	%f3956, [%rd399];
	fma.rn.ftz.f32 	%f3957, %f3956, %f3942, %f3955;
	ld.local.f32 	%f3958, [%rd403];
	fma.rn.ftz.f32 	%f3959, %f3958, %f3944, %f3957;
	add.ftz.f32 	%f3960, %f3945, %f3959;
	mul.ftz.f32 	%f3961, %f3954, %f3947;
	fma.rn.ftz.f32 	%f3962, %f3956, %f3946, %f3961;
	fma.rn.ftz.f32 	%f3963, %f3958, %f3948, %f3962;
	add.ftz.f32 	%f3964, %f3949, %f3963;
	mul.ftz.f32 	%f3965, %f3954, %f3951;
	fma.rn.ftz.f32 	%f3966, %f3956, %f3950, %f3965;
	fma.rn.ftz.f32 	%f3967, %f3958, %f3952, %f3966;
	add.ftz.f32 	%f3968, %f3953, %f3967;
	mul.wide.u32 	%rd404, %r533, 4;
	add.s64 	%rd405, %rd1, %rd404;
	st.local.f32 	[%rd405], %f3960;
	add.s32 	%r835, %r533, 1;
	mul.wide.u32 	%rd406, %r835, 4;
	add.s64 	%rd407, %rd1, %rd406;
	st.local.f32 	[%rd407], %f3964;
	add.s32 	%r836, %r533, 2;
	mul.wide.u32 	%rd408, %r836, 4;
	add.s64 	%rd409, %rd1, %rd408;
	st.local.f32 	[%rd409], %f3968;
	bra.uni 	BB17_797;

BB17_57:
	setp.eq.s32	%p82, %r531, 21;
	@%p82 bra 	BB17_58;
	bra.uni 	BB17_205;

BB17_58:
	and.b32  	%r20, %r534, 255;
	bfe.u32 	%r21, %r534, 8, 8;
	mul.wide.u32 	%rd122, %r532, 4;
	add.s64 	%rd123, %rd1, %rd122;
	ld.local.f32 	%f39, [%rd123];
	ld.global.v4.f32 	{%f2220, %f2221, %f2222, %f2223}, [%rd3+-64];
	// Callseq Start 301
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd89;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd90;
	.param .b32 param2;
	st.param.f32	[param2+0], %f39;
	.param .b32 param3;
	st.param.b32	[param3+0], %r20;
	.param .align 16 .b8 param4[16];
	st.param.v4.f32	[param4+0], {%f2220, %f2221, %f2222, %f2227};
	.param .b32 retval0;
	call.uni (retval0), 
	wireframe, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	ld.param.f32	%f7026, [retval0+0];
	
	//{
	}// Callseq End 301
	setp.eq.s32	%p120, %r21, 1;
	@%p120 bra 	BB17_228;
	bra.uni 	BB17_59;

BB17_228:
	ld.global.v4.f32 	{%f2260, %f2261, %f2262, %f2263}, [%rd3+48];
	ld.global.v4.f32 	{%f2264, %f2265, %f2266, %f2267}, [%rd3+-64];
	sub.ftz.f32 	%f2270, %f2266, %f2262;
	sub.ftz.f32 	%f2273, %f2265, %f2261;
	sub.ftz.f32 	%f2276, %f2264, %f2260;
	// Callseq Start 303
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd89;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd90;
	.param .b32 param2;
	st.param.f32	[param2+0], %f39;
	.param .b32 param3;
	st.param.b32	[param3+0], %r20;
	.param .align 16 .b8 param4[16];
	st.param.v4.f32	[param4+0], {%f2276, %f2273, %f2270, %f2277};
	.param .b32 retval0;
	call.uni (retval0), 
	wireframe, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	ld.param.f32	%f2278, [retval0+0];
	
	//{
	}// Callseq End 303
	sub.ftz.f32 	%f2279, %f7026, %f2278;
	ld.global.v4.f32 	{%f2280, %f2281, %f2282, %f2283}, [%rd3+48];
	mul.ftz.f32 	%f2286, %f2281, %f2281;
	fma.rn.ftz.f32 	%f2287, %f2280, %f2280, %f2286;
	fma.rn.ftz.f32 	%f2289, %f2282, %f2282, %f2287;
	sqrt.approx.f32 	%f2290, %f2289;
	div.approx.ftz.f32 	%f2291, %f2279, %f2290;
	add.ftz.f32 	%f7026, %f7026, %f2291;
	bra.uni 	BB17_229;

BB17_165:
	setp.eq.s32	%p31, %r531, 57;
	@%p31 bra 	BB17_166;
	bra.uni 	BB17_205;

BB17_166:
	mul.wide.u32 	%rd497, %r533, 4;
	add.s64 	%rd498, %rd1, %rd497;
	ld.local.f32 	%f1289, [%rd498];
	add.s32 	%r885, %r533, 1;
	mul.wide.u32 	%rd499, %r885, 4;
	add.s64 	%rd500, %rd1, %rd499;
	ld.local.f32 	%f7281, [%rd500];
	add.s32 	%r886, %r533, 2;
	mul.wide.u32 	%rd501, %r886, 4;
	add.s64 	%rd502, %rd1, %rd501;
	ld.local.f32 	%f7282, [%rd502];
	mov.f32 	%f7280, %f1289;
	mul.wide.u32 	%rd503, %r532, 4;
	add.s64 	%rd504, %rd1, %rd503;
	ld.local.f32 	%f1293, [%rd504];
	setp.leu.ftz.f32	%p520, %f1289, 0f00000000;
	@%p520 bra 	BB17_168;

	// Callseq Start 368
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f1289;
	.param .b32 param1;
	st.param.f32	[param1+0], %f1293;
	.param .b32 retval0;
	call.uni (retval0), 
	_Z3powff, 
	(
	param0, 
	param1
	);
	ld.param.f32	%f7280, [retval0+0];
	
	//{
	}// Callseq End 368

BB17_168:
	setp.leu.ftz.f32	%p521, %f7281, 0f00000000;
	@%p521 bra 	BB17_170;

	// Callseq Start 369
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f7281;
	.param .b32 param1;
	st.param.f32	[param1+0], %f1293;
	.param .b32 retval0;
	call.uni (retval0), 
	_Z3powff, 
	(
	param0, 
	param1
	);
	ld.param.f32	%f7281, [retval0+0];
	
	//{
	}// Callseq End 369

BB17_170:
	setp.leu.ftz.f32	%p522, %f7282, 0f00000000;
	@%p522 bra 	BB17_172;

	// Callseq Start 370
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f7282;
	.param .b32 param1;
	st.param.f32	[param1+0], %f1293;
	.param .b32 retval0;
	call.uni (retval0), 
	_Z3powff, 
	(
	param0, 
	param1
	);
	ld.param.f32	%f7282, [retval0+0];
	
	//{
	}// Callseq End 370

BB17_172:
	setp.eq.s32	%p523, %r534, 255;
	mov.f32 	%f6319, %f1;
	mov.f32 	%f6440, %f6319;
	mov.f32 	%f6510, %f2;
	mov.f32 	%f6631, %f6510;
	mov.f32 	%f6702, %f4;
	mov.f32 	%f6823, %f6702;
	mov.f32 	%f6893, %f5;
	mov.f32 	%f7014, %f6893;
	mov.u32 	%r1620, %r7;
	mov.u32 	%r1808, %r1620;
	@%p523 bra 	BB17_1;

	mul.wide.u32 	%rd505, %r534, 4;
	add.s64 	%rd506, %rd1, %rd505;
	st.local.f32 	[%rd506], %f7280;
	add.s32 	%r887, %r534, 1;
	mul.wide.u32 	%rd507, %r887, 4;
	add.s64 	%rd508, %rd1, %rd507;
	st.local.f32 	[%rd508], %f7281;
	add.s32 	%r888, %r534, 2;
	mul.wide.u32 	%rd509, %r888, 4;
	add.s64 	%rd510, %rd1, %rd509;
	st.local.f32 	[%rd510], %f7282;
	bra.uni 	BB17_781;

BB17_33:
	setp.eq.s32	%p95, %r531, 11;
	@%p95 bra 	BB17_34;
	bra.uni 	BB17_205;

BB17_34:
	ld.global.v4.u32 	{%r732, %r733, %r734, %r735}, [%rd6+16];
	mov.b32 	 %f1182, %r734;
	mov.b32 	 %f1183, %r735;
	ld.global.v4.u32 	{%r736, %r737, %r738, %r739}, [%rd6+32];
	mov.b32 	 %f1184, %r736;
	mov.b32 	 %f1185, %r737;
	mov.b32 	 %f1186, %r738;
	mov.b32 	 %f1187, %r739;
	ld.global.v4.u32 	{%r744, %r745, %r746, %r747}, [%rd6+48];
	mov.b32 	 %f1188, %r744;
	mov.b32 	 %f1189, %r745;
	ld.global.v4.u32 	{%r748, %r749, %r750, %r751}, [%rd6+64];
	mov.b32 	 %f1190, %r750;
	mov.b32 	 %f1191, %r751;
	ld.global.v4.u32 	{%r752, %r753, %r754, %r755}, [%rd6+80];
	mov.b32 	 %f1192, %r752;
	mov.b32 	 %f1193, %r753;
	mov.b32 	 %f1194, %r754;
	ld.global.v4.u32 	{%r756, %r757, %r758, %r759}, [%rd6+96];
	mov.b32 	 %f1195, %r759;
	ld.global.v4.u32 	{%r760, %r761, %r762, %r763}, [%rd6+112];
	mov.b32 	 %f1196, %r760;
	mov.b32 	 %f1197, %r761;
	mov.b32 	 %f1198, %r762;
	mov.b32 	 %f1199, %r763;
	ld.global.v4.u32 	{%r768, %r769, %r770, %r771}, [%rd6+128];
	mul.wide.u32 	%rd357, %r532, 4;
	add.s64 	%rd358, %rd1, %rd357;
	add.s32 	%r772, %r532, 1;
	mul.wide.u32 	%rd359, %r772, 4;
	add.s64 	%rd360, %rd1, %rd359;
	add.s32 	%r773, %r532, 2;
	mul.wide.u32 	%rd361, %r773, 4;
	add.s64 	%rd362, %rd1, %rd361;
	ld.local.f32 	%f3648, [%rd362];
	mov.f32 	%f3649, 0fBF800000;
	max.f32 	%f3650, %f3648, %f3649;
	mov.f32 	%f3651, 0f3F800000;
	min.f32 	%f1200, %f3650, %f3651;
	abs.ftz.f32 	%f3652, %f1200;
	sub.ftz.f32 	%f3653, %f3651, %f3652;
	mul.ftz.f32 	%f3654, %f3653, 0f3F000000;
	sqrt.approx.ftz.f32 	%f3655, %f3654;
	setp.gtu.ftz.f32	%p4, %f3652, 0f3F11EB85;
	selp.f32	%f3656, %f3655, %f3652, %p4;
	mul.ftz.f32 	%f3657, %f3656, %f3656;
	mov.f32 	%f3658, 0f3C94D2E9;
	mov.f32 	%f3659, 0f3D53F941;
	fma.rn.ftz.f32 	%f3660, %f3659, %f3657, %f3658;
	mov.f32 	%f3661, 0f3D3F841F;
	fma.rn.ftz.f32 	%f3662, %f3660, %f3657, %f3661;
	mov.f32 	%f3663, 0f3D994929;
	fma.rn.ftz.f32 	%f3664, %f3662, %f3657, %f3663;
	mov.f32 	%f3665, 0f3E2AAB94;
	fma.rn.ftz.f32 	%f3666, %f3664, %f3657, %f3665;
	mul.ftz.f32 	%f3667, %f3657, %f3666;
	fma.rn.ftz.f32 	%f1201, %f3667, %f3656, %f3656;
	ld.local.f32 	%f3668, [%rd360];
	abs.ftz.f32 	%f1202, %f3668;
	ld.local.f32 	%f3669, [%rd358];
	abs.ftz.f32 	%f1203, %f3669;
	setp.equ.ftz.f32	%p457, %f1202, 0f00000000;
	setp.equ.ftz.f32	%p458, %f1203, 0f00000000;
	and.pred  	%p459, %p457, %p458;
	mov.b32 	 %r211, %f3668;
	mov.b32 	 %r774, %f3669;
	and.b32  	%r212, %r774, -2147483648;
	@%p459 bra 	BB17_709;
	bra.uni 	BB17_35;

BB17_709:
	shr.s32 	%r781, %r211, 31;
	and.b32  	%r782, %r781, 1078530011;
	or.b32  	%r783, %r782, %r212;
	mov.b32 	 %f7258, %r783;
	bra.uni 	BB17_710;

BB17_85:
	setp.eq.s32	%p70, %r531, 30;
	@%p70 bra 	BB17_86;
	bra.uni 	BB17_205;

BB17_86:
	bfe.u32 	%r369, %r532, 8, 8;
	bfe.u32 	%r370, %r532, 16, 8;
	shr.u32 	%r371, %r532, 24;
	ld.global.v4.u32 	{%r1148, %r1149, %r1150, %r1151}, [%rd6+16];
	setp.eq.s32	%p708, %r369, 255;
	@%p708 bra 	BB17_1039;
	bra.uni 	BB17_87;

BB17_1039:
	mov.b32 	 %f7350, %r1148;
	bra.uni 	BB17_1040;

BB17_193:
	setp.eq.s32	%p19, %r531, 67;
	@%p19 bra 	BB17_194;
	bra.uni 	BB17_205;

BB17_194:
	ld.global.v4.u32 	{%r624, %r625, %r626, %r627}, [%rd6+32];
	add.s32 	%r1808, %r2, 3;
	and.b32  	%r628, %r532, 255;
	shr.u32 	%r629, %r532, 8;
	shr.u32 	%r630, %r532, 16;
	shr.u32 	%r631, %r532, 24;
	and.b32  	%r95, %r533, 255;
	bfe.u32 	%r96, %r533, 8, 8;
	bfe.u32 	%r97, %r533, 16, 8;
	shr.u32 	%r98, %r533, 24;
	and.b32  	%r99, %r534, 255;
	bfe.u32 	%r100, %r534, 8, 8;
	bfe.u32 	%r101, %r534, 16, 8;
	ld.global.v4.u32 	{%r632, %r633, %r634, %r635}, [%rd6+16];
	and.b32  	%r106, %r632, 255;
	bfe.u32 	%r107, %r632, 8, 8;
	mul.wide.u32 	%rd263, %r628, 4;
	add.s64 	%rd264, %rd1, %rd263;
	ld.local.f32 	%f775, [%rd264];
	ld.local.f32 	%f776, [%rd264+4];
	mul.wide.u32 	%rd265, %r629, 4;
	and.b64  	%rd266, %rd265, 1020;
	add.s64 	%rd267, %rd1, %rd266;
	ld.local.f32 	%f7172, [%rd267];
	ld.local.f32 	%f7173, [%rd267+4];
	ld.local.f32 	%f7174, [%rd267+8];
	mul.wide.u32 	%rd268, %r630, 4;
	and.b64  	%rd269, %rd268, 1020;
	add.s64 	%rd270, %rd1, %rd269;
	ld.local.f32 	%f781, [%rd270];
	ld.local.f32 	%f782, [%rd270+4];
	ld.local.f32 	%f783, [%rd270+8];
	mul.wide.u32 	%rd271, %r631, 4;
	add.s64 	%rd272, %rd1, %rd271;
	ld.local.f32 	%f784, [%rd272];
	ld.local.f32 	%f785, [%rd272+4];
	ld.local.f32 	%f786, [%rd272+8];
	setp.eq.s32	%p323, %r95, 255;
	@%p323 bra 	BB17_561;
	bra.uni 	BB17_195;

BB17_561:
	mov.b32 	 %f7165, %r633;
	bra.uni 	BB17_562;

BB17_17:
	setp.eq.s32	%p102, %r531, 6;
	@%p102 bra 	BB17_18;
	bra.uni 	BB17_205;

BB17_18:
	and.b32  	%r1281, %r532, 255;
	bfe.u32 	%r463, %r532, 8, 8;
	bfe.u32 	%r464, %r532, 16, 8;
	shr.u32 	%r465, %r532, 24;
	mul.wide.u32 	%rd969, %r1281, 4;
	add.s64 	%rd970, %rd1, %rd969;
	ld.local.f32 	%f5884, [%rd970];
	cvt.sat.f32.f32	%f2043, %f5884;
	setp.eq.s32	%p817, %r463, 255;
	mov.f32 	%f7413, 0f3F800000;
	@%p817 bra 	BB17_20;

	mul.wide.u32 	%rd971, %r463, 4;
	add.s64 	%rd972, %rd1, %rd971;
	ld.local.f32 	%f7413, [%rd972];

BB17_20:
	setp.eq.s32	%p818, %r464, 255;
	@%p818 bra 	BB17_22;

	mov.f32 	%f5885, 0f3F800000;
	sub.ftz.f32 	%f5886, %f5885, %f2043;
	mul.ftz.f32 	%f5887, %f5886, %f7413;
	mul.wide.u32 	%rd973, %r464, 4;
	add.s64 	%rd974, %rd1, %rd973;
	st.local.f32 	[%rd974], %f5887;

BB17_22:
	setp.eq.s32	%p819, %r465, 255;
	mov.f32 	%f6386, %f1;
	mov.f32 	%f6440, %f6386;
	mov.f32 	%f6577, %f2;
	mov.f32 	%f6631, %f6577;
	mov.f32 	%f6769, %f4;
	mov.f32 	%f6823, %f6769;
	mov.f32 	%f6960, %f5;
	mov.f32 	%f7014, %f6960;
	mov.u32 	%r1692, %r7;
	mov.u32 	%r1808, %r1692;
	@%p819 bra 	BB17_1;

	mul.ftz.f32 	%f5888, %f2043, %f7413;
	mul.wide.u32 	%rd975, %r465, 4;
	add.s64 	%rd976, %rd1, %rd975;
	st.local.f32 	[%rd976], %f5888;
	bra.uni 	BB17_781;

BB17_129:
	setp.eq.s32	%p51, %r531, 43;
	@%p51 bra 	BB17_130;
	bra.uni 	BB17_205;

BB17_130:
	add.u64 	%rd737, %SP, 84;
	add.u64 	%rd738, %SP, 88;
	// Callseq Start 383
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd89;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd90;
	.param .align 16 .b8 param2[16];
	st.param.v4.b32	[param2+0], {%r531, %r532, %r533, %r534};
	.param .b64 param3;
	st.param.b64	[param3+0], %rd737;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd738;
	.param .align 4 .b8 retval0[16];
	call.uni (retval0), 
	svm_node_attr_init, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	ld.param.b32	%r357, [retval0+0];
	ld.param.b32	%r358, [retval0+4];
	ld.param.b32	%r359, [retval0+8];
	ld.param.b32	%r360, [retval0+12];
	
	//{
	}// Callseq End 383
	cvta.to.local.u64 	%rd739, %rd737;
	ld.local.u32 	%r1127, [%rd739];
	setp.eq.s32	%p688, %r1127, 0;
	@%p688 bra 	BB17_1011;
	bra.uni 	BB17_131;

BB17_1011:
	setp.eq.s32	%p690, %r358, 0;
	@%p690 bra 	BB17_1013;
	bra.uni 	BB17_1012;

BB17_1013:
	add.u64 	%rd769, %SP, 92;
	mov.u64 	%rd770, 0;
	// Callseq Start 387
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd89;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd90;
	.param .align 4 .b8 param2[16];
	st.param.b32	[param2+0], %r357;
	st.param.b32	[param2+4], %r358;
	st.param.b32	[param2+8], %r359;
	st.param.b32	[param2+12], %r360;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd769;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd770;
	.param .b32 retval0;
	call.uni (retval0), 
	primitive_attribute_float, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	ld.param.f32	%f5065, [retval0+0];
	
	//{
	}// Callseq End 387
	cvta.to.local.u64 	%rd771, %rd769;
	ld.local.f32 	%f5066, [%rd771];
	add.ftz.f32 	%f5067, %f5065, %f5066;
	cvta.to.local.u64 	%rd773, %rd738;
	ld.local.u32 	%r1135, [%rd773];
	mul.wide.u32 	%rd774, %r1135, 4;
	add.s64 	%rd775, %rd1, %rd774;
	st.local.f32 	[%rd775], %f5067;
	bra.uni 	BB17_781;

BB17_69:
	setp.eq.s32	%p77, %r531, 25;
	@%p77 bra 	BB17_70;
	bra.uni 	BB17_205;

BB17_70:
	and.b32  	%r180, %r532, 255;
	bfe.u32 	%r721, %r532, 8, 8;
	bfe.u32 	%r181, %r532, 16, 8;
	shr.u32 	%r182, %r532, 24;
	mul.wide.u32 	%rd351, %r721, 4;
	add.s64 	%rd352, %rd1, %rd351;
	ld.local.f32 	%f7257, [%rd352];
	ld.local.f32 	%f1166, [%rd352+4];
	add.s64 	%rd11, %rd352, 8;
	setp.eq.s32	%p439, %r180, 0;
	@%p439 bra 	BB17_704;

	setp.eq.s32	%p440, %r180, 1;
	@%p440 bra 	BB17_703;
	bra.uni 	BB17_72;

BB17_703:
	mov.f32 	%f3646, 0f00000000;
	max.f32 	%f3647, %f7257, %f3646;
	mul.ftz.f32 	%f7257, %f3647, %f3647;
	bra.uni 	BB17_704;

BB17_44:
	setp.eq.s32	%p90, %r531, 16;
	@%p90 bra 	BB17_45;
	bra.uni 	BB17_205;

BB17_45:
	add.s32 	%r1808, %r2, 2;
	ld.global.v4.u32 	{%r1219, %r1220, %r1221, %r1222}, [%rd6+16];
	mul.wide.u32 	%rd880, %r532, 4;
	add.s64 	%rd881, %rd1, %rd880;
	st.local.u32 	[%rd881], %r1220;
	add.s32 	%r1226, %r532, 1;
	mul.wide.u32 	%rd882, %r1226, 4;
	add.s64 	%rd883, %rd1, %rd882;
	st.local.u32 	[%rd883], %r1221;
	add.s32 	%r1227, %r532, 2;
	mul.wide.u32 	%rd884, %r1227, 4;
	add.s64 	%rd885, %rd1, %rd884;
	st.local.u32 	[%rd885], %r1222;
	bra.uni 	BB17_797;

BB17_152:
	setp.eq.s32	%p39, %r531, 52;
	@%p39 bra 	BB17_153;
	bra.uni 	BB17_205;

BB17_153:
	add.s32 	%r1808, %r2, 2;
	ld.global.v4.u32 	{%r548, %r549, %r550, %r551}, [%rd6+16];
	mul.wide.u32 	%rd142, %r532, 4;
	add.s64 	%rd143, %rd1, %rd142;
	mul.wide.u32 	%rd144, %r533, 4;
	add.s64 	%rd145, %rd1, %rd144;
	mul.wide.u32 	%rd146, %r534, 4;
	add.s64 	%rd147, %rd1, %rd146;
	ld.local.f32 	%f193, [%rd143];
	ld.local.f32 	%f194, [%rd145];
	ld.local.f32 	%f195, [%rd147];
	setp.eq.s32	%p148, %r549, 255;
	mov.f32 	%f6262, %f1;
	mov.f32 	%f6440, %f6262;
	mov.f32 	%f6453, %f2;
	mov.f32 	%f6631, %f6453;
	mov.f32 	%f6645, %f4;
	mov.f32 	%f6823, %f6645;
	mov.f32 	%f6836, %f5;
	mov.f32 	%f7014, %f6836;
	@%p148 bra 	BB17_1;

	setp.neu.ftz.f32	%p149, %f194, 0f00000000;
	@%p149 bra 	BB17_266;
	bra.uni 	BB17_155;

BB17_266:
	setp.equ.ftz.f32	%p150, %f193, 0f3F800000;
	selp.f32	%f2409, 0f00000000, %f193, %p150;
	mov.f32 	%f2410, 0f40C00000;
	mul.rn.f32 	%f2408, %f2409, %f2410;
	// inline asm
	cvt.rmi.f32.f32 	%f2407, %f2408;
	// inline asm
	sub.ftz.f32 	%f2411, %f2408, %f2407;
	mov.f32 	%f2412, 0f3F800000;
	sub.ftz.f32 	%f2413, %f2412, %f194;
	mul.ftz.f32 	%f203, %f195, %f2413;
	neg.ftz.f32 	%f2414, %f194;
	fma.rn.ftz.f32 	%f2415, %f2414, %f2411, 0f3F800000;
	mul.ftz.f32 	%f204, %f195, %f2415;
	sub.ftz.f32 	%f2416, %f2412, %f2411;
	fma.rn.ftz.f32 	%f2417, %f2414, %f2416, 0f3F800000;
	mul.ftz.f32 	%f205, %f195, %f2417;
	setp.equ.ftz.f32	%p151, %f2407, 0f00000000;
	@%p151 bra 	BB17_276;
	bra.uni 	BB17_267;

BB17_276:
	mov.f32 	%f7032, %f203;
	mov.f32 	%f7031, %f205;
	bra.uni 	BB17_277;

BB17_97:
	setp.eq.s32	%p65, %r531, 34;
	@%p65 bra 	BB17_98;
	bra.uni 	BB17_205;

BB17_98:
	setp.eq.s32	%p776, %r532, 0;
	@%p776 bra 	BB17_1115;
	bra.uni 	BB17_99;

BB17_1115:
	ld.global.v4.f32 	{%f5607, %f5608, %f5609, %f5610}, [%rd3+64];
	ld.global.v4.f32 	{%f5611, %f5612, %f5613, %f5614}, [%rd3+-64];
	add.ftz.f32 	%f7409, %f5613, %f5609;
	add.ftz.f32 	%f7408, %f5612, %f5608;
	add.ftz.f32 	%f7407, %f5611, %f5607;
	bra.uni 	BB17_1116;

BB17_204:
	setp.eq.s32	%p14, %r531, 71;
	@%p14 bra 	BB17_488;
	bra.uni 	BB17_205;

BB17_488:
	and.b32  	%r578, %r532, 255;
	shr.u32 	%r579, %r532, 16;
	shr.u32 	%r57, %r532, 24;
	mul.wide.u32 	%rd209, %r578, 4;
	add.s64 	%rd210, %rd1, %rd209;
	ld.local.f32 	%f2685, [%rd210];
	ld.local.f32 	%f2686, [%rd210+4];
	ld.local.f32 	%f2687, [%rd210+8];
	add.ftz.f32 	%f2688, %f2685, 0fBF000000;
	add.ftz.f32 	%f2689, %f2686, 0fBF000000;
	add.ftz.f32 	%f2690, %f2687, 0fBF000000;
	add.ftz.f32 	%f7142, %f2690, %f2690;
	add.ftz.f32 	%f7141, %f2689, %f2689;
	add.ftz.f32 	%f7138, %f2688, %f2688;
	ld.global.u32 	%r580, [%rd3+4];
	and.b32  	%r58, %r580, 1;
	setp.eq.s32	%p270, %r57, 0;
	mul.wide.u32 	%rd211, %r579, 4;
	and.b64  	%rd212, %rd211, 1020;
	add.s64 	%rd10, %rd1, %rd212;
	@%p270 bra 	BB17_498;
	bra.uni 	BB17_489;

BB17_498:
	ld.global.u32 	%r585, [%rd3+24];
	setp.eq.s32	%p277, %r585, -1;
	@%p277 bra 	BB17_519;
	bra.uni 	BB17_499;

BB17_519:
	mov.u64 	%rd227, 0;
	st.local.u32 	[%rd10+4], %rd227;
	st.local.u32 	[%rd10], %rd227;
	mov.u32 	%r594, 0;
	st.local.u32 	[%rd10+8], %r594;
	bra.uni 	BB17_781;

BB17_13:
	setp.eq.s32	%p105, %r531, 4;
	@%p105 bra 	BB17_14;
	bra.uni 	BB17_205;

BB17_14:
	st.global.u32 	[%rd3+5304], %r534;
	mov.b64	%rd993, {%r532, %r533};
	st.global.u64 	[%rd3+5296], %rd993;
	bra.uni 	BB17_781;

BB17_120:
	setp.eq.s32	%p54, %r531, 41;
	@%p54 bra 	BB17_121;
	bra.uni 	BB17_205;

BB17_121:
	add.s32 	%r325, %r2, 1;
	setp.gt.s32	%p664, %r532, 3;
	@%p664 bra 	BB17_978;

	setp.gt.s32	%p670, %r532, 1;
	@%p670 bra 	BB17_975;

	setp.eq.s32	%p673, %r532, 0;
	@%p673 bra 	BB17_994;
	bra.uni 	BB17_124;

BB17_994:
	ld.global.v4.f32 	{%f4888, %f4889, %f4890, %f4891}, [%rd3+-48];
	mov.f32 	%f6633, %f4890;
	mov.f32 	%f6632, %f4889;
	mov.f32 	%f6441, %f4888;
	ld.global.u32 	%r338, [%rd3+24];
	setp.eq.s32	%p679, %r338, -1;
	mov.u32 	%r1785, %r325;
	mov.u32 	%r1810, %r1785;
	@%p679 bra 	BB17_1002;

	mul.lo.s32 	%r1090, %r338, 12;
	ld.global.u64 	%rd686, [%rd4+-152];
	mul.wide.s32 	%rd687, %r1090, 16;
	add.s64 	%rd688, %rd686, %rd687;
	ld.global.v4.f32 	{%f4892, %f4893, %f4894, %f4895}, [%rd688];
	ld.global.v4.f32 	{%f4897, %f4898, %f4899, %f4900}, [%rd688+16];
	ld.global.v4.f32 	{%f4902, %f4903, %f4904, %f4905}, [%rd688+32];
	mul.ftz.f32 	%f4913, %f4889, %f4897;
	fma.rn.ftz.f32 	%f4914, %f4892, %f4888, %f4913;
	fma.rn.ftz.f32 	%f6441, %f4902, %f4890, %f4914;
	mul.ftz.f32 	%f4915, %f4889, %f4898;
	fma.rn.ftz.f32 	%f4916, %f4893, %f4888, %f4915;
	fma.rn.ftz.f32 	%f6632, %f4903, %f4890, %f4916;
	mul.ftz.f32 	%f4917, %f4889, %f4899;
	fma.rn.ftz.f32 	%f4918, %f4894, %f4888, %f4917;
	fma.rn.ftz.f32 	%f6633, %f4904, %f4890, %f4918;
	abs.f32 	%f4919, %f6441;
	setp.neu.ftz.f32	%p680, %f4919, 0f00000000;
	@%p680 bra 	BB17_998;

	abs.f32 	%f4920, %f6632;
	setp.neu.ftz.f32	%p681, %f4920, 0f00000000;
	@%p681 bra 	BB17_998;

	abs.f32 	%f4921, %f6633;
	setp.equ.ftz.f32	%p682, %f4921, 0f00000000;
	mov.u32 	%r1787, %r325;
	mov.u32 	%r1810, %r1787;
	@%p682 bra 	BB17_1002;

BB17_998:
	mul.ftz.f32 	%f4922, %f6632, %f6632;
	fma.rn.ftz.f32 	%f4923, %f6441, %f6441, %f4922;
	fma.rn.ftz.f32 	%f4924, %f6633, %f6633, %f4923;
	rsqrt.approx.ftz.f32 	%f4925, %f4924;
	mul.ftz.f32 	%f6633, %f6633, %f4925;
	mul.ftz.f32 	%f6632, %f6632, %f4925;
	mul.ftz.f32 	%f6441, %f6441, %f4925;
	bra.uni 	BB17_1001;

BB17_62:
	setp.eq.s32	%p80, %r531, 23;
	@%p80 bra 	BB17_63;
	bra.uni 	BB17_205;

BB17_63:
	setp.eq.s32	%p110, %r533, 255;
	mov.f32 	%f6254, %f1;
	mov.f32 	%f6440, %f6254;
	mov.f32 	%f6445, %f2;
	mov.f32 	%f6631, %f6445;
	mov.f32 	%f6637, %f4;
	mov.f32 	%f6823, %f6637;
	mov.f32 	%f6828, %f5;
	mov.f32 	%f7014, %f6828;
	mov.u32 	%r1660, %r7;
	mov.u32 	%r1808, %r1660;
	@%p110 bra 	BB17_1;

	mul.wide.u32 	%rd103, %r532, 4;
	add.s64 	%rd104, %rd1, %rd103;
	ld.local.f32 	%f10, [%rd104];
	mov.f32 	%f7022, 0f3FC87B37;
	mov.f32 	%f7021, 0f3F7E9625;
	mov.f32 	%f7020, 0f3F538670;
	setp.geu.ftz.f32	%p111, %f10, 0f463B8000;
	@%p111 bra 	BB17_223;

	setp.ltu.ftz.f32	%p112, %f10, 0f45C6E800;
	@%p112 bra 	BB17_213;
	bra.uni 	BB17_66;

BB17_213:
	setp.ltu.ftz.f32	%p113, %f10, 0f454F3000;
	@%p113 bra 	BB17_215;
	bra.uni 	BB17_214;

BB17_215:
	setp.ltu.ftz.f32	%p114, %f10, 0f44EDC000;
	@%p114 bra 	BB17_217;
	bra.uni 	BB17_216;

BB17_217:
	setp.ltu.ftz.f32	%p115, %f10, 0f44B52000;
	@%p115 bra 	BB17_219;
	bra.uni 	BB17_218;

BB17_219:
	setp.ltu.ftz.f32	%p116, %f10, 0f4491E000;
	@%p116 bra 	BB17_221;
	bra.uni 	BB17_220;

BB17_221:
	setp.ltu.ftz.f32	%p117, %f10, 0f44714000;
	mov.f32 	%f7022, 0f00000000;
	mov.f32 	%f7021, %f7022;
	mov.f32 	%f7020, 0f40968475;
	@%p117 bra 	BB17_223;

	mov.f32 	%f2181, 0f451DC529;
	div.approx.ftz.f32 	%f2182, %f2181, %f10;
	fma.rn.ftz.f32 	%f2183, %f10, 0fBA8B2E0F, %f2182;
	add.ftz.f32 	%f7020, %f2183, 0f4047154E;
	mov.f32 	%f2184, 0fC43B95F4;
	div.approx.ftz.f32 	%f2185, %f2184, %f10;
	fma.rn.ftz.f32 	%f2186, %f10, 0f39A581CD, %f2185;
	add.ftz.f32 	%f7021, %f2186, 0f3EF269F1;
	bra.uni 	BB17_223;

BB17_175:
	setp.eq.s32	%p29, %r531, 59;
	@%p29 bra 	BB17_176;
	bra.uni 	BB17_205;

BB17_176:
	setp.eq.s32	%p519, %r533, 255;
	mov.f32 	%f6317, %f1;
	mov.f32 	%f6440, %f6317;
	mov.f32 	%f6508, %f2;
	mov.f32 	%f6631, %f6508;
	mov.f32 	%f6700, %f4;
	mov.f32 	%f6823, %f6700;
	mov.f32 	%f6891, %f5;
	mov.f32 	%f7014, %f6891;
	mov.u32 	%r1616, %r7;
	mov.u32 	%r1808, %r1616;
	@%p519 bra 	BB17_1;

	mul.wide.u32 	%rd479, %r532, 4;
	add.s64 	%rd480, %rd1, %rd479;
	add.s32 	%r880, %r532, 1;
	mul.wide.u32 	%rd481, %r880, 4;
	add.s64 	%rd482, %rd1, %rd481;
	add.s32 	%r881, %r532, 2;
	mul.wide.u32 	%rd483, %r881, 4;
	add.s64 	%rd484, %rd1, %rd483;
	shr.u32 	%r882, %r534, 8;
	mul.wide.u32 	%rd485, %r534, 4;
	and.b64  	%rd486, %rd485, 1020;
	add.s64 	%rd487, %rd1, %rd486;
	mul.wide.u32 	%rd488, %r882, 4;
	and.b64  	%rd489, %rd488, 1020;
	add.s64 	%rd490, %rd1, %rd489;
	ld.local.f32 	%f4080, [%rd490];
	add.ftz.f32 	%f4081, %f4080, 0f3F800000;
	neg.ftz.f32 	%f4082, %f4080;
	ld.local.f32 	%f4083, [%rd487];
	fma.rn.ftz.f32 	%f4084, %f4082, 0f3F000000, %f4083;
	ld.local.f32 	%f4085, [%rd480];
	fma.rn.ftz.f32 	%f4086, %f4081, %f4085, %f4084;
	ld.local.f32 	%f4087, [%rd482];
	fma.rn.ftz.f32 	%f4088, %f4081, %f4087, %f4084;
	ld.local.f32 	%f4089, [%rd484];
	fma.rn.ftz.f32 	%f4090, %f4081, %f4089, %f4084;
	mov.f32 	%f4091, 0f00000000;
	max.f32 	%f4092, %f4088, %f4091;
	mul.wide.u32 	%rd491, %r533, 4;
	add.s64 	%rd492, %rd1, %rd491;
	max.f32 	%f4093, %f4086, %f4091;
	st.local.f32 	[%rd492], %f4093;
	add.s32 	%r883, %r533, 1;
	mul.wide.u32 	%rd493, %r883, 4;
	add.s64 	%rd494, %rd1, %rd493;
	st.local.f32 	[%rd494], %f4092;
	add.s32 	%r884, %r533, 2;
	mul.wide.u32 	%rd495, %r884, 4;
	add.s64 	%rd496, %rd1, %rd495;
	max.f32 	%f4094, %f4090, %f4091;
	st.local.f32 	[%rd496], %f4094;
	bra.uni 	BB17_781;

BB17_38:
	setp.eq.s32	%p93, %r531, 14;
	@%p93 bra 	BB17_39;
	bra.uni 	BB17_205;

BB17_39:
	mov.f32 	%f7279, 0f00000000;
	setp.gt.s32	%p512, %r532, 9;
	@%p512 bra 	BB17_784;

	setp.eq.s32	%p516, %r532, 8;
	@%p516 bra 	BB17_41;
	bra.uni 	BB17_782;

BB17_41:
	ld.global.u32 	%r875, [%rd3+4];
	and.b32  	%r876, %r875, 1;
	setp.eq.b32	%p518, %r876, 1;
	selp.f32	%f7279, 0f3F800000, 0f00000000, %p518;
	bra.uni 	BB17_790;

BB17_147:
	setp.eq.s32	%p42, %r531, 50;
	@%p42 bra 	BB17_148;
	bra.uni 	BB17_205;

BB17_148:
	setp.eq.s32	%p164, %r534, 255;
	mov.f32 	%f6266, %f1;
	mov.f32 	%f6440, %f6266;
	mov.f32 	%f6457, %f2;
	mov.f32 	%f6631, %f6457;
	mov.f32 	%f6649, %f4;
	mov.f32 	%f6823, %f6649;
	mov.f32 	%f6840, %f5;
	mov.f32 	%f7014, %f6840;
	mov.u32 	%r1628, %r7;
	mov.u32 	%r1808, %r1628;
	@%p164 bra 	BB17_1;

	mul.wide.u32 	%rd166, %r532, 4;
	add.s64 	%rd167, %rd1, %rd166;
	ld.local.f32 	%f2430, [%rd167];
	add.s32 	%r560, %r534, %r533;
	mul.wide.u32 	%rd168, %r560, 4;
	add.s64 	%rd169, %rd1, %rd168;
	st.local.f32 	[%rd169], %f2430;
	bra.uni 	BB17_781;

BB17_89:
	setp.eq.s32	%p68, %r531, 32;
	@%p68 bra 	BB17_90;
	bra.uni 	BB17_205;

BB17_90:
	mul.wide.u32 	%rd829, %r532, 4;
	add.s64 	%rd830, %rd1, %rd829;
	ld.local.f32 	%f1940, [%rd830];
	ld.global.u32 	%r1202, [%rd3+24];
	mul.lo.s32 	%r1203, %r1202, 12;
	ld.global.u64 	%rd831, [%rd4+-152];
	mul.wide.s32 	%rd832, %r1203, 16;
	add.s64 	%rd833, %rd831, %rd832;
	ld.global.v4.f32 	{%f5548, %f5549, %f5550, %f5551}, [%rd833];
	ld.global.v4.f32 	{%f5552, %f5553, %f5554, %f5555}, [%rd833+16];
	ld.global.v4.f32 	{%f5556, %f5557, %f5558, %f5559}, [%rd833+32];
	ld.global.v4.f32 	{%f5560, %f5561, %f5562, %f5563}, [%rd3+-48];
	mul.ftz.f32 	%f5566, %f5561, %f5552;
	fma.rn.ftz.f32 	%f5567, %f5548, %f5560, %f5566;
	fma.rn.ftz.f32 	%f7404, %f5556, %f5562, %f5567;
	mul.ftz.f32 	%f5569, %f5561, %f5553;
	fma.rn.ftz.f32 	%f5570, %f5549, %f5560, %f5569;
	fma.rn.ftz.f32 	%f7405, %f5557, %f5562, %f5570;
	mul.ftz.f32 	%f5571, %f5561, %f5554;
	fma.rn.ftz.f32 	%f5572, %f5550, %f5560, %f5571;
	fma.rn.ftz.f32 	%f7406, %f5558, %f5562, %f5572;
	abs.f32 	%f5573, %f7404;
	setp.neu.ftz.f32	%p773, %f5573, 0f00000000;
	@%p773 bra 	BB17_93;

	abs.f32 	%f5574, %f7405;
	setp.neu.ftz.f32	%p774, %f5574, 0f00000000;
	@%p774 bra 	BB17_93;

	abs.f32 	%f5575, %f7406;
	setp.equ.ftz.f32	%p775, %f5575, 0f00000000;
	@%p775 bra 	BB17_94;

BB17_93:
	mul.ftz.f32 	%f5576, %f7405, %f7405;
	fma.rn.ftz.f32 	%f5577, %f7404, %f7404, %f5576;
	fma.rn.ftz.f32 	%f5578, %f7406, %f7406, %f5577;
	rsqrt.approx.ftz.f32 	%f5579, %f5578;
	mul.ftz.f32 	%f7406, %f7406, %f5579;
	mul.ftz.f32 	%f7405, %f7405, %f5579;
	mul.ftz.f32 	%f7404, %f7404, %f5579;

BB17_94:
	mul.ftz.f32 	%f5580, %f1940, 0f3DCCCCCD;
	mul.rn.f32 	%f5581, %f7404, %f5580;
	mul.rn.f32 	%f5582, %f7405, %f5580;
	mul.rn.f32 	%f5583, %f7406, %f5580;
	mul.ftz.f32 	%f5584, %f5582, %f5549;
	fma.rn.ftz.f32 	%f5585, %f5581, %f5548, %f5584;
	mul.ftz.f32 	%f5586, %f5582, %f5553;
	fma.rn.ftz.f32 	%f5587, %f5581, %f5552, %f5586;
	mul.ftz.f32 	%f5588, %f5582, %f5557;
	fma.rn.ftz.f32 	%f5589, %f5581, %f5556, %f5588;
	fma.rn.ftz.f32 	%f5590, %f5583, %f5558, %f5589;
	fma.rn.ftz.f32 	%f5591, %f5583, %f5550, %f5585;
	fma.rn.ftz.f32 	%f5592, %f5583, %f5554, %f5587;
	ld.global.v4.f32 	{%f5593, %f5594, %f5595, %f5596}, [%rd3+-64];
	add.ftz.f32 	%f5598, %f5594, %f5592;
	mov.b32 	 %r1204, %f5598;
	add.ftz.f32 	%f5600, %f5593, %f5591;
	mov.b32 	 %r1205, %f5600;
	add.ftz.f32 	%f5602, %f5595, %f5590;
	st.global.f32 	[%rd3+-56], %f5602;
	mov.b64	%rd834, {%r1205, %r1204};
	st.global.u64 	[%rd3+-64], %rd834;
	bra.uni 	BB17_781;

BB17_197:
	setp.eq.s32	%p17, %r531, 69;
	@%p17 bra 	BB17_198;
	bra.uni 	BB17_205;

BB17_198:
	setp.eq.s32	%p611, %r532, 255;
	@%p611 bra 	BB17_900;
	bra.uni 	BB17_199;

BB17_900:
	ld.global.u32 	%r284, [%rd3+5280];
	ld.global.u32 	%r976, [%rd3+5284];
	add.s32 	%r977, %r976, %r284;
	setp.gt.s32	%p614, %r977, 63;
	@%p614 bra 	BB17_902;

	ld.global.v4.f32 	{%f4330, %f4331, %f4332, %f4333}, [%rd3+5296];
	mov.b32 	 %r978, %f4331;
	mov.b32 	 %r979, %f4330;
	mul.wide.s32 	%rd565, %r284, 80;
	add.s64 	%rd566, %rd96, %rd565;
	mov.u32 	%r980, 38;
	st.global.u32 	[%rd566+240], %r980;
	st.global.f32 	[%rd566+232], %f4332;
	mov.b64	%rd567, {%r979, %r978};
	st.global.u64 	[%rd566+224], %rd567;
	ld.global.u32 	%r981, [%rd3+5280];
	add.s32 	%r982, %r981, 1;
	st.global.u32 	[%rd3+5280], %r982;
	bra.uni 	BB17_902;

BB17_180:
	setp.eq.s32	%p26, %r531, 60;
	@%p26 bra 	BB17_181;
	bra.uni 	BB17_205;

BB17_181:
	and.b32  	%r889, %r532, 255;
	bfe.u32 	%r258, %r532, 8, 8;
	bfe.u32 	%r259, %r532, 16, 8;
	ld.global.v4.u32 	{%r890, %r891, %r892, %r893}, [%rd6+16];
	mul.wide.u32 	%rd511, %r889, 4;
	add.s64 	%rd512, %rd1, %rd511;
	setp.ne.s32	%p524, %r533, 0;
	ld.local.f32 	%f4095, [%rd512];
	cvt.sat.f32.f32	%f4096, %f4095;
	add.s32 	%r894, %r890, -1;
	cvt.rn.f32.s32	%f4097, %r894;
	mul.ftz.f32 	%f4098, %f4097, %f4096;
	cvt.rzi.ftz.s32.f32	%r895, %f4098;
	mov.u32 	%r896, 0;
	max.s32 	%r897, %r895, %r896;
	min.s32 	%r898, %r897, %r894;
	cvt.rn.f32.s32	%f4099, %r898;
	sub.ftz.f32 	%f1314, %f4098, %f4099;
	add.s32 	%r261, %r2, 2;
	add.s32 	%r899, %r898, %r261;
	mul.wide.s32 	%rd513, %r899, 16;
	add.s64 	%rd26, %rd5, %rd513;
	ld.global.v4.u32 	{%r900, %r901, %r902, %r903}, [%rd26];
	mov.b32 	 %f7283, %r900;
	mov.b32 	 %f7284, %r901;
	mov.b32 	 %f7285, %r902;
	mov.b32 	 %f7286, %r903;
	setp.gtu.ftz.f32	%p525, %f1314, 0f00000000;
	and.pred  	%p526, %p525, %p524;
	@!%p526 bra 	BB17_792;
	bra.uni 	BB17_791;

BB17_791:
	mov.f32 	%f4100, 0f3F800000;
	sub.ftz.f32 	%f4101, %f4100, %f1314;
	ld.global.v4.u32 	{%r908, %r909, %r910, %r911}, [%rd26+16];
	mov.b32 	 %f4102, %r911;
	mov.b32 	 %f4103, %r910;
	mov.b32 	 %f4104, %r909;
	mov.b32 	 %f4105, %r908;
	mul.ftz.f32 	%f4106, %f1314, %f4105;
	mul.ftz.f32 	%f4107, %f1314, %f4104;
	mul.ftz.f32 	%f4108, %f1314, %f4103;
	mul.ftz.f32 	%f4109, %f1314, %f4102;
	fma.rn.ftz.f32 	%f7286, %f4101, %f7286, %f4109;
	fma.rn.ftz.f32 	%f7285, %f4101, %f7285, %f4108;
	fma.rn.ftz.f32 	%f7284, %f4101, %f7284, %f4107;
	fma.rn.ftz.f32 	%f7283, %f4101, %f7283, %f4106;

BB17_792:
	setp.eq.s32	%p527, %r258, 255;
	@%p527 bra 	BB17_794;

	mul.wide.u32 	%rd514, %r258, 4;
	add.s64 	%rd515, %rd1, %rd514;
	st.local.f32 	[%rd515], %f7283;
	st.local.f32 	[%rd515+4], %f7284;
	st.local.f32 	[%rd515+8], %f7285;

BB17_794:
	setp.eq.s32	%p528, %r259, 255;
	@%p528 bra 	BB17_796;

	mul.wide.u32 	%rd516, %r259, 4;
	add.s64 	%rd517, %rd1, %rd516;
	st.local.f32 	[%rd517], %f7286;

BB17_796:
	add.s32 	%r1808, %r890, %r261;
	bra.uni 	BB17_797;

BB17_1184:
	mul.wide.u32 	%rd967, %r533, 4;
	add.s64 	%rd968, %rd1, %rd967;
	ld.local.f32 	%f5882, [%rd968];
	setp.neu.ftz.f32	%p816, %f5882, 0f00000000;
	mov.f32 	%f6384, %f1;
	mov.f32 	%f6440, %f6384;
	mov.f32 	%f6575, %f2;
	mov.f32 	%f6631, %f6575;
	mov.f32 	%f6767, %f4;
	mov.f32 	%f6823, %f6767;
	mov.f32 	%f6958, %f5;
	mov.f32 	%f7014, %f6958;
	mov.u32 	%r1808, %r7;
	@%p816 bra 	BB17_1;

	add.s32 	%r1280, %r2, %r532;
	add.s32 	%r1808, %r1280, 1;
	bra.uni 	BB17_797;

BB17_26:
	setp.eq.s32	%p100, %r531, 9;
	@%p100 bra 	BB17_27;
	bra.uni 	BB17_205;

BB17_27:
	and.b32  	%r1179, %r533, 255;
	bfe.u32 	%r396, %r533, 8, 8;
	bfe.u32 	%r397, %r533, 16, 8;
	mul.wide.u32 	%rd823, %r1179, 4;
	add.s64 	%rd824, %rd1, %rd823;
	ld.local.f32 	%f1892, [%rd824];
	ld.local.f32 	%f1893, [%rd824+4];
	ld.local.f32 	%f1896, [%rd824+8];
	setp.eq.s32	%p743, %r534, 2;
	@%p743 bra 	BB17_1101;
	bra.uni 	BB17_28;

BB17_1101:
	add.ftz.f32 	%f5485, %f1893, 0fBF000000;
	add.ftz.f32 	%f5486, %f1892, 0fBF000000;
	add.ftz.f32 	%f5487, %f1896, 0fBF000000;
	add.ftz.f32 	%f1919, %f5487, %f5487;
	add.ftz.f32 	%f1917, %f5486, %f5486;
	add.ftz.f32 	%f1918, %f5485, %f5485;
	mul.ftz.f32 	%f5488, %f1918, %f1918;
	fma.rn.ftz.f32 	%f5489, %f1917, %f1917, %f5488;
	fma.rn.ftz.f32 	%f5490, %f1919, %f1919, %f5489;
	sqrt.approx.f32 	%f1920, %f5490;
	mov.f32 	%f7401, 0f00000000;
	mov.f32 	%f7400, %f7401;
	setp.leu.ftz.f32	%p755, %f1920, 0f00000000;
	@%p755 bra 	BB17_1110;

	setp.equ.ftz.f32	%p756, %f1917, 0f00000000;
	setp.equ.ftz.f32	%p757, %f1918, 0f00000000;
	and.pred  	%p758, %p756, %p757;
	mov.f32 	%f7400, 0f00000000;
	@%p758 bra 	BB17_1109;

	abs.ftz.f32 	%f1921, %f1918;
	setp.equ.ftz.f32	%p759, %f1921, 0f00000000;
	abs.ftz.f32 	%f1922, %f1917;
	setp.equ.ftz.f32	%p760, %f1922, 0f00000000;
	and.pred  	%p761, %p759, %p760;
	mov.b32 	 %r401, %f1918;
	mov.b32 	 %r1190, %f1917;
	and.b32  	%r402, %r1190, -2147483648;
	@%p761 bra 	BB17_1107;
	bra.uni 	BB17_1104;

BB17_1107:
	shr.s32 	%r1197, %r401, 31;
	and.b32  	%r1198, %r1197, 1078530011;
	or.b32  	%r1199, %r1198, %r402;
	mov.b32 	 %f7399, %r1199;
	bra.uni 	BB17_1108;

BB17_1003:
	add.u64 	%rd698, %SP, 32;
	add.u64 	%rd699, %SP, 36;
	// Callseq Start 378
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd89;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd90;
	.param .align 16 .b8 param2[16];
	st.param.v4.b32	[param2+0], {%r531, %r532, %r533, %r534};
	.param .b64 param3;
	st.param.b64	[param3+0], %rd698;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd699;
	.param .align 4 .b8 retval0[16];
	call.uni (retval0), 
	svm_node_attr_init, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	ld.param.b32	%r348, [retval0+0];
	ld.param.b32	%r349, [retval0+4];
	ld.param.b32	%r350, [retval0+8];
	ld.param.b32	%r351, [retval0+12];
	
	//{
	}// Callseq End 378
	cvta.to.local.u64 	%rd700, %rd698;
	ld.local.u32 	%r1118, [%rd700];
	setp.eq.s32	%p685, %r1118, 0;
	@%p685 bra 	BB17_1007;
	bra.uni 	BB17_1004;

BB17_1007:
	setp.eq.s32	%p687, %r349, 0;
	@%p687 bra 	BB17_1009;
	bra.uni 	BB17_1008;

BB17_1009:
	mov.u64 	%rd730, 0;
	add.u64 	%rd731, %SP, 40;
	// Callseq Start 382
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd89;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd90;
	.param .align 4 .b8 param2[16];
	st.param.b32	[param2+0], %r348;
	st.param.b32	[param2+4], %r349;
	st.param.b32	[param2+8], %r350;
	st.param.b32	[param2+12], %r351;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd730;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd731;
	.param .b32 retval0;
	call.uni (retval0), 
	primitive_attribute_float, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	ld.param.f32	%f5028, [retval0+0];
	
	//{
	}// Callseq End 382
	cvta.to.local.u64 	%rd732, %rd731;
	ld.local.f32 	%f5029, [%rd732];
	add.ftz.f32 	%f5030, %f5028, %f5029;
	cvta.to.local.u64 	%rd734, %rd699;
	ld.local.u32 	%r1126, [%rd734];
	mul.wide.u32 	%rd735, %r1126, 4;
	add.s64 	%rd736, %rd1, %rd735;
	st.local.f32 	[%rd736], %f5030;
	bra.uni 	BB17_781;

BB17_135:
	setp.eq.s32	%p49, %r531, 46;
	@%p49 bra 	BB17_136;
	bra.uni 	BB17_205;

BB17_136:
	setp.eq.s32	%p615, %r532, 255;
	@%p615 bra 	BB17_903;
	bra.uni 	BB17_137;

BB17_903:
	ld.global.u32 	%r289, [%rd3+5280];
	ld.global.u32 	%r994, [%rd3+5284];
	add.s32 	%r995, %r994, %r289;
	setp.gt.s32	%p618, %r995, 63;
	@%p618 bra 	BB17_905;

	ld.global.v4.f32 	{%f4344, %f4345, %f4346, %f4347}, [%rd3+5296];
	mov.b32 	 %r996, %f4345;
	mov.b32 	 %r997, %f4344;
	mul.wide.s32 	%rd577, %r289, 80;
	add.s64 	%rd578, %rd96, %rd577;
	mov.u32 	%r998, 37;
	st.global.u32 	[%rd578+240], %r998;
	st.global.f32 	[%rd578+232], %f4346;
	mov.b64	%rd579, {%r997, %r996};
	st.global.u64 	[%rd578+224], %rd579;
	ld.global.u32 	%r999, [%rd3+5280];
	add.s32 	%r1000, %r999, 1;
	st.global.u32 	[%rd3+5280], %r1000;
	bra.uni 	BB17_905;

BB17_685:
	and.b32  	%r177, %r533, 255;
	bfe.u32 	%r707, %r533, 8, 8;
	mul.wide.u32 	%rd343, %r707, 4;
	add.s64 	%rd344, %rd1, %rd343;
	ld.local.f32 	%f1039, [%rd344];
	ld.local.f32 	%f1040, [%rd344+4];
	ld.local.f32 	%f1041, [%rd344+8];
	setp.eq.s32	%p408, %r177, 255;
	@%p408 bra 	BB17_687;
	bra.uni 	BB17_686;

BB17_687:
	mov.b32 	 %f7252, %r534;
	bra.uni 	BB17_688;

BB17_79:
	setp.eq.s32	%p75, %r531, 28;
	@%p75 bra 	BB17_80;
	bra.uni 	BB17_205;

BB17_80:
	ld.global.v4.u32 	{%r675, %r676, %r677, %r678}, [%rd6+16];
	add.s32 	%r1808, %r2, 2;
	and.b32  	%r131, %r532, 255;
	bfe.u32 	%r132, %r532, 8, 8;
	bfe.u32 	%r133, %r532, 16, 8;
	shr.u32 	%r134, %r532, 24;
	and.b32  	%r679, %r533, 255;
	bfe.u32 	%r135, %r533, 8, 8;
	bfe.u32 	%r136, %r533, 16, 8;
	shr.u32 	%r137, %r533, 24;
	mul.wide.u32 	%rd311, %r679, 4;
	add.s64 	%rd312, %rd1, %rd311;
	ld.local.f32 	%f868, [%rd312];
	ld.local.f32 	%f869, [%rd312+4];
	ld.local.f32 	%f870, [%rd312+8];
	setp.eq.s32	%p363, %r135, 255;
	@%p363 bra 	BB17_614;
	bra.uni 	BB17_81;

BB17_614:
	mov.b32 	 %f7181, %r675;
	bra.uni 	BB17_615;

BB17_741:
	mul.wide.u32 	%rd386, %r532, 4;
	add.s64 	%rd387, %rd1, %rd386;
	add.s32 	%r791, %r532, 1;
	mul.wide.u32 	%rd388, %r791, 4;
	add.s64 	%rd389, %rd1, %rd388;
	add.s32 	%r792, %r532, 2;
	mul.wide.u32 	%rd390, %r792, 4;
	add.s64 	%rd391, %rd1, %rd390;
	ld.global.v4.u32 	{%r793, %r794, %r795, %r796}, [%rd6+16];
	mov.b32 	 %f3927, %r793;
	mov.b32 	 %f3928, %r794;
	mov.b32 	 %f3929, %r795;
	ld.global.v4.u32 	{%r800, %r801, %r802, %r803}, [%rd6+32];
	mov.b32 	 %f3930, %r800;
	mov.b32 	 %f3931, %r801;
	mov.b32 	 %f3932, %r802;
	add.s32 	%r1808, %r2, 3;
	ld.local.f32 	%f3933, [%rd387];
	max.f32 	%f3934, %f3927, %f3933;
	ld.local.f32 	%f3935, [%rd389];
	max.f32 	%f3936, %f3928, %f3935;
	ld.local.f32 	%f3937, [%rd391];
	max.f32 	%f3938, %f3929, %f3937;
	min.f32 	%f3939, %f3934, %f3930;
	min.f32 	%f3940, %f3936, %f3931;
	min.f32 	%f3941, %f3938, %f3932;
	mul.wide.u32 	%rd392, %r533, 4;
	add.s64 	%rd393, %rd1, %rd392;
	st.local.f32 	[%rd393], %f3939;
	add.s32 	%r807, %r533, 1;
	mul.wide.u32 	%rd394, %r807, 4;
	add.s64 	%rd395, %rd1, %rd394;
	st.local.f32 	[%rd395], %f3940;
	add.s32 	%r808, %r533, 2;
	mul.wide.u32 	%rd396, %r808, 4;
	add.s64 	%rd397, %rd1, %rd396;
	st.local.f32 	[%rd397], %f3941;
	bra.uni 	BB17_797;

BB17_184:
	setp.eq.s32	%p24, %r531, 65;
	@%p24 bra 	BB17_185;
	bra.uni 	BB17_205;

BB17_185:
	mul.wide.u32 	%rd460, %r533, 4;
	add.s64 	%rd25, %rd1, %rd460;
	mov.f32 	%f7278, 0f00000000;
	setp.gt.s32	%p504, %r532, 1;
	@%p504 bra 	BB17_772;

	setp.eq.s32	%p507, %r532, 0;
	@%p507 bra 	BB17_776;
	bra.uni 	BB17_187;

BB17_776:
	ld.global.u32 	%r248, [%rd3+24];
	setp.eq.s32	%p511, %r248, -1;
	mov.f32 	%f7277, 0f00000000;
	mov.f32 	%f7276, %f7277;
	mov.f32 	%f7275, %f7277;
	@%p511 bra 	BB17_778;

	mul.lo.s32 	%r871, %r248, 12;
	ld.global.u64 	%rd470, [%rd4+-152];
	mul.wide.s32 	%rd471, %r871, 16;
	add.s64 	%rd472, %rd470, %rd471;
	ld.global.v4.f32 	{%f4067, %f4068, %f4069, %f4070}, [%rd472];
	mov.f32 	%f7275, %f4070;
	ld.global.v4.f32 	{%f4071, %f4072, %f4073, %f4074}, [%rd472+16];
	mov.f32 	%f7276, %f4074;
	ld.global.v4.f32 	{%f4075, %f4076, %f4077, %f4078}, [%rd472+32];
	mov.f32 	%f7277, %f4078;

BB17_778:
	st.local.f32 	[%rd25], %f7275;
	add.s32 	%r872, %r533, 1;
	mul.wide.u32 	%rd473, %r872, 4;
	add.s64 	%rd474, %rd1, %rd473;
	st.local.f32 	[%rd474], %f7276;
	add.s32 	%r873, %r533, 2;
	mul.wide.u32 	%rd475, %r873, 4;
	add.s64 	%rd476, %rd1, %rd475;
	st.local.f32 	[%rd476], %f7277;
	bra.uni 	BB17_781;

BB17_301:
	mul.wide.u32 	%rd175, %r532, 4;
	add.s64 	%rd176, %rd1, %rd175;
	mul.wide.u32 	%rd177, %r533, 4;
	add.s64 	%rd178, %rd1, %rd177;
	ld.local.f32 	%f244, [%rd178];
	add.s32 	%r564, %r533, 1;
	mul.wide.u32 	%rd179, %r564, 4;
	add.s64 	%rd180, %rd1, %rd179;
	ld.local.f32 	%f245, [%rd180];
	add.s32 	%r565, %r533, 2;
	mul.wide.u32 	%rd181, %r565, 4;
	add.s64 	%rd182, %rd1, %rd181;
	ld.local.f32 	%f246, [%rd182];
	mov.f32 	%f247, %f244;
	mov.f32 	%f249, %f246;
	mov.f32 	%f248, %f245;
	mul.wide.u32 	%rd183, %r534, 4;
	add.s64 	%rd184, %rd1, %rd183;
	ld.local.f32 	%f250, [%rd184];
	add.s32 	%r566, %r534, 1;
	mul.wide.u32 	%rd185, %r566, 4;
	add.s64 	%rd186, %rd1, %rd185;
	ld.local.f32 	%f251, [%rd186];
	add.s32 	%r567, %r534, 2;
	mul.wide.u32 	%rd187, %r567, 4;
	add.s64 	%rd188, %rd1, %rd187;
	ld.local.f32 	%f252, [%rd188];
	ld.global.v4.u32 	{%r568, %r569, %r570, %r571}, [%rd6+16];
	ld.local.f32 	%f2437, [%rd176];
	cvt.sat.f32.f32	%f256, %f2437;
	mov.f32 	%f2436, 0f00000000;
	mov.f32 	%f2435, %f2436;
	mov.f32 	%f2434, %f2436;
	setp.gt.s32	%p168, %r569, 8;
	@%p168 bra 	BB17_323;

	setp.gt.s32	%p182, %r569, 3;
	@%p182 bra 	BB17_310;

	setp.gt.s32	%p189, %r569, 1;
	@%p189 bra 	BB17_307;

	setp.eq.s32	%p192, %r569, 0;
	@%p192 bra 	BB17_486;
	bra.uni 	BB17_305;

BB17_486:
	sub.ftz.f32 	%f2667, %f252, %f246;
	sub.ftz.f32 	%f2668, %f251, %f245;
	sub.ftz.f32 	%f2669, %f250, %f244;
	fma.rn.ftz.f32 	%f7083, %f256, %f2669, %f244;
	fma.rn.ftz.f32 	%f7103, %f256, %f2668, %f245;
	fma.rn.ftz.f32 	%f7125, %f256, %f2667, %f246;
	bra.uni 	BB17_487;

BB17_48:
	setp.eq.s32	%p88, %r531, 19;
	@%p88 bra 	BB17_49;
	bra.uni 	BB17_205;

BB17_49:
	setp.gt.s32	%p804, %r532, 3;
	@%p804 bra 	BB17_1171;

	setp.gt.s32	%p810, %r532, 1;
	@%p810 bra 	BB17_1168;

	setp.eq.s32	%p813, %r532, 0;
	@%p813 bra 	BB17_52;
	bra.uni 	BB17_1166;

BB17_52:
	mul.wide.u32 	%rd952, %r533, 4;
	add.s64 	%rd953, %rd1, %rd952;
	ld.local.f32 	%f5879, [%rd953];
	mul.wide.u32 	%rd954, %r534, 4;
	add.s64 	%rd955, %rd1, %rd954;
	st.local.f32 	[%rd955], %f5879;
	add.s32 	%r1276, %r534, 1;
	mul.wide.u32 	%rd956, %r1276, 4;
	add.s64 	%rd957, %rd1, %rd956;
	st.local.f32 	[%rd957], %f5879;
	add.s32 	%r1277, %r534, 2;
	mul.wide.u32 	%rd958, %r1277, 4;
	add.s64 	%rd959, %rd1, %rd958;
	st.local.f32 	[%rd959], %f5879;
	bra.uni 	BB17_781;

BB17_906:
	bfe.u32 	%r1003, %r532, 8, 8;
	bfe.u32 	%r291, %r532, 16, 8;
	shr.u32 	%r1004, %r533, 8;
	shr.u32 	%r1005, %r533, 16;
	mul.wide.u32 	%rd580, %r1003, 4;
	add.s64 	%rd581, %rd1, %rd580;
	ld.local.f32 	%f1473, [%rd581];
	mul.wide.u32 	%rd582, %r532, 4;
	and.b64  	%rd583, %rd582, 1020;
	add.s64 	%rd584, %rd1, %rd583;
	ld.local.f32 	%f1474, [%rd584];
	ld.local.f32 	%f1475, [%rd584+4];
	ld.local.f32 	%f1476, [%rd584+8];
	mul.wide.u32 	%rd585, %r533, 4;
	and.b64  	%rd586, %rd585, 1020;
	add.s64 	%rd587, %rd1, %rd586;
	ld.local.f32 	%f1477, [%rd587];
	mul.wide.u32 	%rd588, %r1004, 4;
	and.b64  	%rd589, %rd588, 1020;
	add.s64 	%rd590, %rd1, %rd589;
	ld.local.f32 	%f1478, [%rd590];
	mul.wide.u32 	%rd591, %r1005, 4;
	and.b64  	%rd592, %rd591, 1020;
	add.s64 	%rd593, %rd1, %rd592;
	ld.local.f32 	%f1479, [%rd593];
	max.f32 	%f4352, %f1475, %f1476;
	max.f32 	%f1480, %f1474, %f4352;
	min.f32 	%f4353, %f1475, %f1476;
	min.f32 	%f4354, %f1474, %f4353;
	sub.ftz.f32 	%f1481, %f1480, %f4354;
	mov.f32 	%f4351, 0f00000000;
	setp.equ.ftz.f32	%p619, %f1480, 0f00000000;
	mov.f32 	%f7315, %f4351;
	@%p619 bra 	BB17_908;

	div.approx.ftz.f32 	%f1482, %f1481, %f1480;
	mov.f32 	%f7315, %f1482;

BB17_908:
	mov.f32 	%f1483, %f7315;
	setp.equ.ftz.f32	%p620, %f1483, 0f00000000;
	mov.f32 	%f7314, %f4351;
	@%p620 bra 	BB17_915;

	sub.ftz.f32 	%f4356, %f1480, %f1476;
	div.approx.ftz.f32 	%f1486, %f4356, %f1481;
	sub.ftz.f32 	%f4357, %f1480, %f1475;
	div.approx.ftz.f32 	%f1485, %f4357, %f1481;
	sub.ftz.f32 	%f4358, %f1480, %f1474;
	div.approx.ftz.f32 	%f1484, %f4358, %f1481;
	setp.equ.ftz.f32	%p621, %f1474, %f1480;
	@%p621 bra 	BB17_913;
	bra.uni 	BB17_910;

BB17_913:
	sub.ftz.f32 	%f7312, %f1486, %f1485;
	bra.uni 	BB17_914;

BB17_158:
	setp.eq.s32	%p37, %r531, 55;
	@%p37 bra 	BB17_159;
	bra.uni 	BB17_205;

BB17_159:
	setp.eq.s32	%p269, %r534, 255;
	mov.f32 	%f6273, %f1;
	mov.f32 	%f6440, %f6273;
	mov.f32 	%f6464, %f2;
	mov.f32 	%f6631, %f6464;
	mov.f32 	%f6656, %f4;
	mov.f32 	%f6823, %f6656;
	mov.f32 	%f6847, %f5;
	mov.f32 	%f7014, %f6847;
	mov.u32 	%r1622, %r7;
	mov.u32 	%r1808, %r1622;
	@%p269 bra 	BB17_1;

	mul.wide.u32 	%rd195, %r532, 4;
	add.s64 	%rd196, %rd1, %rd195;
	mul.wide.u32 	%rd197, %r533, 4;
	add.s64 	%rd198, %rd1, %rd197;
	add.s32 	%r574, %r533, 1;
	mul.wide.u32 	%rd199, %r574, 4;
	add.s64 	%rd200, %rd1, %rd199;
	add.s32 	%r575, %r533, 2;
	mul.wide.u32 	%rd201, %r575, 4;
	add.s64 	%rd202, %rd1, %rd201;
	ld.local.f32 	%f2670, [%rd198];
	mov.f32 	%f2671, 0f3F800000;
	sub.ftz.f32 	%f2672, %f2671, %f2670;
	ld.local.f32 	%f2673, [%rd196];
	sub.ftz.f32 	%f2674, %f2671, %f2673;
	mul.ftz.f32 	%f2675, %f2674, %f2670;
	fma.rn.ftz.f32 	%f2676, %f2673, %f2672, %f2675;
	ld.local.f32 	%f2677, [%rd200];
	sub.ftz.f32 	%f2678, %f2671, %f2677;
	mul.ftz.f32 	%f2679, %f2674, %f2677;
	fma.rn.ftz.f32 	%f2680, %f2673, %f2678, %f2679;
	ld.local.f32 	%f2681, [%rd202];
	sub.ftz.f32 	%f2682, %f2671, %f2681;
	mul.ftz.f32 	%f2683, %f2674, %f2681;
	fma.rn.ftz.f32 	%f2684, %f2673, %f2682, %f2683;
	mul.wide.u32 	%rd203, %r534, 4;
	add.s64 	%rd204, %rd1, %rd203;
	st.local.f32 	[%rd204], %f2676;
	add.s32 	%r576, %r534, 1;
	mul.wide.u32 	%rd205, %r576, 4;
	add.s64 	%rd206, %rd1, %rd205;
	st.local.f32 	[%rd206], %f2680;
	add.s32 	%r577, %r534, 2;
	mul.wide.u32 	%rd207, %r577, 4;
	add.s64 	%rd208, %rd1, %rd207;
	st.local.f32 	[%rd208], %f2684;
	bra.uni 	BB17_781;

BB17_1014:
	and.b32  	%r366, %r532, 255;
	setp.eq.s32	%p691, %r366, 255;
	@%p691 bra 	BB17_1016;
	bra.uni 	BB17_1015;

BB17_1016:
	ld.global.v4.f32 	{%f5068, %f5069, %f5070, %f5071}, [%rd3+-48];
	mov.f32 	%f7332, %f5070;
	mov.f32 	%f7331, %f5069;
	mov.f32 	%f7326, %f5068;
	bra.uni 	BB17_1017;

BB17_103:
	setp.eq.s32	%p63, %r531, 37;
	@%p63 bra 	BB17_104;
	bra.uni 	BB17_205;

BB17_104:
	mul.wide.u32 	%rd518, %r533, 4;
	add.s64 	%rd519, %rd1, %rd518;
	ld.local.f32 	%f1327, [%rd519];
	add.s32 	%r916, %r533, 1;
	mul.wide.u32 	%rd520, %r916, 4;
	add.s64 	%rd521, %rd1, %rd520;
	ld.local.f32 	%f1328, [%rd521];
	add.s32 	%r917, %r533, 2;
	mul.wide.u32 	%rd522, %r917, 4;
	add.s64 	%rd523, %rd1, %rd522;
	ld.local.f32 	%f1329, [%rd523];
	mov.f32 	%f1330, %f1327;
	mov.f32 	%f1332, %f1329;
	mov.f32 	%f1331, %f1328;
	mul.wide.u32 	%rd524, %r534, 4;
	add.s64 	%rd525, %rd1, %rd524;
	ld.local.f32 	%f1333, [%rd525];
	add.s32 	%r918, %r534, 1;
	mul.wide.u32 	%rd526, %r918, 4;
	add.s64 	%rd527, %rd1, %rd526;
	ld.local.f32 	%f1334, [%rd527];
	add.s32 	%r919, %r534, 2;
	mul.wide.u32 	%rd528, %r919, 4;
	add.s64 	%rd529, %rd1, %rd528;
	ld.local.f32 	%f1335, [%rd529];
	setp.eq.s32	%p529, %r532, 0;
	@%p529 bra 	BB17_804;
	bra.uni 	BB17_105;

BB17_804:
	add.ftz.f32 	%f7289, %f1329, %f1335;
	add.ftz.f32 	%f7288, %f1328, %f1334;
	add.ftz.f32 	%f7287, %f1327, %f1333;
	abs.f32 	%f4139, %f7287;
	abs.f32 	%f4140, %f7288;
	add.ftz.f32 	%f4141, %f4139, %f4140;
	abs.f32 	%f4142, %f7289;
	add.ftz.f32 	%f4143, %f4141, %f4142;
	mul.ftz.f32 	%f7290, %f4143, 0f3EAAAAAB;
	bra.uni 	BB17_805;

BB17_937:
	mul.wide.u32 	%rd596, %r532, 4;
	add.s64 	%rd597, %rd1, %rd596;
	add.s32 	%r1015, %r532, 1;
	mul.wide.u32 	%rd598, %r1015, 4;
	add.s64 	%rd599, %rd1, %rd598;
	add.s32 	%r1016, %r532, 2;
	mul.wide.u32 	%rd600, %r1016, 4;
	add.s64 	%rd601, %rd1, %rd600;
	ld.local.u32 	%r1017, [%rd597];
	ld.local.u32 	%r1018, [%rd599];
	ld.local.f32 	%f4392, [%rd601];
	st.global.f32 	[%rd3+-56], %f4392;
	mov.b64	%rd602, {%r1017, %r1018};
	st.global.u64 	[%rd3+-64], %rd602;
	add.s32 	%r1019, %r532, 3;
	mul.wide.u32 	%rd603, %r1019, 4;
	add.s64 	%rd604, %rd1, %rd603;
	add.s32 	%r1020, %r532, 4;
	mul.wide.u32 	%rd605, %r1020, 4;
	add.s64 	%rd606, %rd1, %rd605;
	add.s32 	%r1021, %r532, 5;
	mul.wide.u32 	%rd607, %r1021, 4;
	add.s64 	%rd608, %rd1, %rd607;
	ld.local.u32 	%r1022, [%rd606];
	ld.local.u32 	%r1023, [%rd604];
	ld.local.f32 	%f4393, [%rd608];
	st.global.f32 	[%rd3+56], %f4393;
	mov.b64	%rd609, {%r1023, %r1022};
	st.global.u64 	[%rd3+48], %rd609;
	add.s32 	%r1024, %r532, 6;
	mul.wide.u32 	%rd610, %r1024, 4;
	add.s64 	%rd611, %rd1, %rd610;
	add.s32 	%r1025, %r532, 7;
	mul.wide.u32 	%rd612, %r1025, 4;
	add.s64 	%rd613, %rd1, %rd612;
	add.s32 	%r1026, %r532, 8;
	mul.wide.u32 	%rd614, %r1026, 4;
	add.s64 	%rd615, %rd1, %rd614;
	ld.local.u32 	%r1027, [%rd613];
	ld.local.u32 	%r1028, [%rd611];
	ld.local.f32 	%f4394, [%rd615];
	st.global.f32 	[%rd3+72], %f4394;
	mov.b64	%rd616, {%r1028, %r1027};
	st.global.u64 	[%rd3+64], %rd616;
	bra.uni 	BB17_781;

BB17_208:
	setp.ne.s32	%p12, %r531, 74;
	@%p12 bra 	BB17_205;

	bfe.u32 	%r8, %r533, 8, 8;
	bfe.u32 	%r9, %r533, 16, 8;
	setp.eq.s32	%p108, %r8, 255;
	@%p108 bra 	BB17_211;

	mul.wide.u32 	%rd98, %r8, 4;
	add.s64 	%rd99, %rd1, %rd98;
	mov.u32 	%r536, 0;
	st.local.u32 	[%rd99], %r536;

BB17_211:
	setp.eq.s32	%p109, %r9, 255;
	mov.f32 	%f6252, %f1;
	mov.f32 	%f6440, %f6252;
	mov.f32 	%f6443, %f2;
	mov.f32 	%f6631, %f6443;
	mov.f32 	%f6635, %f4;
	mov.f32 	%f6823, %f6635;
	mov.f32 	%f6826, %f5;
	mov.f32 	%f7014, %f6826;
	mov.u32 	%r1591, %r7;
	mov.u32 	%r1808, %r1591;
	@%p109 bra 	BB17_1;

	mul.wide.u32 	%rd100, %r9, 4;
	add.s64 	%rd101, %rd1, %rd100;
	mov.u32 	%r537, 0;
	st.local.u32 	[%rd101], %r537;
	mov.u64 	%rd102, 0;
	st.local.u32 	[%rd101+8], %rd102;
	st.local.u32 	[%rd101+4], %rd102;
	bra.uni 	BB17_781;

BB17_232:
	setp.eq.s32	%p124, %r25, 2;
	@%p124 bra 	BB17_243;
	bra.uni 	BB17_233;

BB17_243:
	setp.gt.u32	%p131, %r26, 1;
	@%p131 bra 	BB17_247;

	setp.eq.s32	%p132, %r29, 0;
	ld.global.u64 	%rd132, [%rd4+-232];
	ld.const.v4.f32 	{%f2328, %f2329, %f2330, %f2331}, [%rd132+80];
	ld.const.v4.f32 	{%f2332, %f2333, %f2334, %f2335}, [%rd132+64];
	ld.const.v4.f32 	{%f2336, %f2337, %f2338, %f2339}, [%rd132+48];
	mul.ftz.f32 	%f2340, %f45, %f2337;
	fma.rn.ftz.f32 	%f2341, %f44, %f2336, %f2340;
	fma.rn.ftz.f32 	%f99, %f46, %f2338, %f2341;
	mul.ftz.f32 	%f2342, %f45, %f2333;
	fma.rn.ftz.f32 	%f2343, %f44, %f2332, %f2342;
	fma.rn.ftz.f32 	%f104, %f46, %f2334, %f2343;
	mul.ftz.f32 	%f2344, %f45, %f2329;
	fma.rn.ftz.f32 	%f2345, %f44, %f2328, %f2344;
	fma.rn.ftz.f32 	%f109, %f46, %f2330, %f2345;
	@%p132 bra 	BB17_246;
	bra.uni 	BB17_245;

BB17_246:
	mov.f32 	%f7029, %f109;
	mov.f32 	%f7028, %f104;
	mov.f32 	%f7027, %f99;
	bra.uni 	BB17_247;

BB17_890:
	mul.wide.u32 	%rd550, %r532, 4;
	add.s64 	%rd551, %rd1, %rd550;
	ld.local.f32 	%f7306, [%rd551];

BB17_892:
	setp.eq.s32	%p608, %r279, 255;
	@%p608 bra 	BB17_894;
	bra.uni 	BB17_893;

BB17_894:
	ld.global.v4.f32 	{%f4296, %f4297, %f4298, %f4299}, [%rd3+-48];
	mov.f32 	%f7309, %f4298;
	mov.f32 	%f7308, %f4297;
	mov.f32 	%f7307, %f4296;
	bra.uni 	BB17_895;

BB17_592:
	mul.wide.u32 	%rd303, %r119, 4;
	add.s64 	%rd304, %rd1, %rd303;
	ld.local.f32 	%f7176, [%rd304];

BB17_594:
	setp.eq.s32	%p349, %r120, 255;
	@%p349 bra 	BB17_596;
	bra.uni 	BB17_595;

BB17_596:
	mov.b32 	 %f7177, %r672;
	bra.uni 	BB17_597;

BB17_749:
	setp.gt.s32	%p489, %r532, 5;
	@%p489 bra 	BB17_755;

	setp.eq.s32	%p492, %r532, 3;
	@%p492 bra 	BB17_763;
	bra.uni 	BB17_751;

BB17_763:
	ld.global.u32 	%r237, [%rd3+24];
	setp.eq.s32	%p500, %r237, -1;
	mov.u64 	%rd1198, 2;
	@%p500 bra 	BB17_765;

	mad.lo.s32 	%r851, %r237, 12, 8;
	ld.global.u64 	%rd433, [%rd4+-152];
	mul.wide.s32 	%rd434, %r851, 16;
	add.s64 	%rd435, %rd433, %rd434;
	ld.global.v4.f32 	{%f4011, %f4012, %f4013, %f4014}, [%rd435];
	mov.b32 	 %r852, %f4014;
	mad.lo.s32 	%r853, %r852, 5, 2;
	cvt.s64.s32	%rd1198, %r853;

BB17_765:
	ld.global.u64 	%rd436, [%rd4+-8];
	shl.b64 	%rd437, %rd1198, 4;
	add.s64 	%rd438, %rd436, %rd437;
	ld.global.v4.f32 	{%f4016, %f4017, %f4018, %f4019}, [%rd438];
	st.local.f32 	[%rd12], %f4016;
	st.local.f32 	[%rd13], %f4017;
	st.local.f32 	[%rd14], %f4018;
	bra.uni 	BB17_781;

BB17_950:
	setp.gt.s32	%p644, %r532, 5;
	@%p644 bra 	BB17_955;

	setp.eq.s32	%p647, %r532, 4;
	@%p647 bra 	BB17_960;
	bra.uni 	BB17_952;

BB17_960:
	ld.global.u32 	%r1055, [%rd3+24];
	setp.eq.s32	%p656, %r1055, -1;
	@%p656 bra 	BB17_962;
	bra.uni 	BB17_961;

BB17_962:
	ld.global.v4.f32 	{%f4561, %f4562, %f4563, %f4564}, [%rd3+-16];
	mov.f32 	%f7016, %f4563;
	mov.f32 	%f7015, %f4562;
	mov.f32 	%f6824, %f4561;
	bra.uni 	BB17_973;

BB17_1119:
	setp.ne.s32	%p779, %r532, 5;
	@%p779 bra 	BB17_1123;

	ld.global.f32 	%f5621, [%rd3+112];
	ld.global.f32 	%f5622, [%rd3+16];
	add.ftz.f32 	%f7410, %f5622, %f5621;
	ld.global.f32 	%f5623, [%rd3+120];
	ld.global.f32 	%f5624, [%rd3+20];
	add.ftz.f32 	%f7411, %f5624, %f5623;
	mov.f32 	%f7412, 0f00000000;

BB17_1122:
	mul.wide.u32 	%rd842, %r533, 4;
	add.s64 	%rd843, %rd1, %rd842;
	st.local.f32 	[%rd843], %f7410;
	add.s32 	%r1208, %r533, 1;
	mul.wide.u32 	%rd844, %r1208, 4;
	add.s64 	%rd845, %rd1, %rd844;
	st.local.f32 	[%rd845], %f7411;
	add.s32 	%r1209, %r533, 2;
	mul.wide.u32 	%rd846, %r1209, 4;
	add.s64 	%rd847, %rd1, %rd846;
	st.local.f32 	[%rd847], %f7412;
	bra.uni 	BB17_781;

BB17_521:
	setp.eq.s32	%p301, %r82, -1;
	@%p301 bra 	BB17_523;
	bra.uni 	BB17_522;

BB17_523:
	ld.global.v4.f32 	{%f2855, %f2856, %f2857, %f2858}, [%rd3+-64];
	mov.f32 	%f7148, %f2857;
	mov.f32 	%f7147, %f2856;
	mov.f32 	%f7146, %f2855;
	bra.uni 	BB17_524;

BB17_1189:
	mul.wide.u32 	%rd994, %r532, 4;
	add.s64 	%rd995, %rd1, %rd994;
	ld.local.f32 	%f2046, [%rd995];
	setp.equ.ftz.f32	%p821, %f2046, 0f00000000;
	mov.f32 	%f6391, %f1;
	mov.f32 	%f6440, %f6391;
	mov.f32 	%f6582, %f2;
	mov.f32 	%f6631, %f6582;
	mov.f32 	%f6774, %f4;
	mov.f32 	%f6823, %f6774;
	mov.f32 	%f6965, %f5;
	mov.f32 	%f7014, %f6965;
	mov.u32 	%r1696, %r7;
	mov.u32 	%r1808, %r1696;
	@%p821 bra 	BB17_1;

	ld.global.v4.f32 	{%f5897, %f5898, %f5899, %f5900}, [%rd3+5296];
	mul.ftz.f32 	%f2049, %f2046, %f5899;
	mul.ftz.f32 	%f2048, %f2046, %f5898;
	mul.ftz.f32 	%f2047, %f2046, %f5897;
	ld.global.v2.u32 	{%r1290, %r1291}, [%rd3+5280];
	add.s32 	%r1293, %r1291, %r1290;
	setp.gt.s32	%p822, %r1293, 63;
	mov.f32 	%f6392, %f1;
	mov.f32 	%f6440, %f6392;
	mov.f32 	%f6583, %f2;
	mov.f32 	%f6631, %f6583;
	mov.f32 	%f6775, %f4;
	mov.f32 	%f6823, %f6775;
	mov.f32 	%f6966, %f5;
	mov.f32 	%f7014, %f6966;
	mov.u32 	%r1697, %r7;
	mov.u32 	%r1808, %r1697;
	@%p822 bra 	BB17_1;

	mul.wide.s32 	%rd998, %r1290, 80;
	add.s64 	%rd999, %rd96, %rd998;
	mov.u32 	%r1294, 36;
	st.global.u32 	[%rd999+240], %r1294;
	mov.b32 	 %r1295, %f2047;
	mov.b32 	 %r1296, %f2048;
	st.global.f32 	[%rd999+232], %f2049;
	mov.b64	%rd1000, {%r1295, %r1296};
	st.global.u64 	[%rd999+224], %rd1000;
	ld.global.u32 	%r1297, [%rd3+5280];
	add.s32 	%r1298, %r1297, 1;
	st.global.u32 	[%rd3+5280], %r1298;
	bra.uni 	BB17_781;

BB17_1141:
	setp.gt.s32	%p784, %r532, 5;
	@%p784 bra 	BB17_1146;

	setp.eq.s32	%p787, %r532, 4;
	@%p787 bra 	BB17_1151;
	bra.uni 	BB17_1143;

BB17_1151:
	ld.global.u32 	%r1231, [%rd3+24];
	setp.eq.s32	%p796, %r1231, -1;
	@%p796 bra 	BB17_1153;
	bra.uni 	BB17_1152;

BB17_1153:
	ld.global.v4.f32 	{%f5691, %f5692, %f5693, %f5694}, [%rd3+-16];
	mov.f32 	%f7019, %f5693;
	mov.f32 	%f7018, %f5692;
	mov.f32 	%f7017, %f5691;
	bra.uni 	BB17_1164;

BB17_585:
	mul.wide.u32 	%rd295, %r109, 4;
	add.s64 	%rd296, %rd1, %rd295;
	ld.local.f32 	%f7175, [%rd296];

BB17_587:
	fma.rn.ftz.f32 	%f3017, %f820, %f7175, 0f358637BD;
	mul.ftz.f32 	%f3012, %f3017, 0f3F7FFFEF;
	fma.rn.ftz.f32 	%f3018, %f821, %f7175, 0f358637BD;
	mul.ftz.f32 	%f3014, %f3018, 0f3F7FFFEF;
	fma.rn.ftz.f32 	%f3019, %f822, %f7175, 0f358637BD;
	mul.ftz.f32 	%f3016, %f3019, 0f3F7FFFEF;
	// inline asm
	cvt.rmi.f32.f32 	%f3011, %f3012;
	// inline asm
	cvt.rzi.ftz.s32.f32	%r654, %f3011;
	// inline asm
	cvt.rmi.f32.f32 	%f3013, %f3014;
	// inline asm
	cvt.rzi.ftz.s32.f32	%r656, %f3013;
	// inline asm
	cvt.rmi.f32.f32 	%f3015, %f3016;
	// inline asm
	cvt.rzi.ftz.s32.f32	%r658, %f3015;
	// inline asm
	abs.s32 	%r653, %r654;
	// inline asm
	shr.u32 	%r659, %r653, 31;
	add.s32 	%r660, %r653, %r659;
	and.b32  	%r661, %r660, -2;
	sub.s32 	%r662, %r653, %r661;
	// inline asm
	abs.s32 	%r655, %r656;
	// inline asm
	shr.u32 	%r663, %r655, 31;
	add.s32 	%r664, %r655, %r663;
	and.b32  	%r665, %r664, -2;
	sub.s32 	%r666, %r655, %r665;
	setp.eq.s32	%p344, %r662, %r666;
	selp.u32	%r112, 1, 0, %p344;
	// inline asm
	abs.s32 	%r657, %r658;
	// inline asm
	shr.u32 	%r667, %r657, 31;
	add.s32 	%r668, %r657, %r667;
	and.b32  	%r669, %r668, -2;
	sub.s32 	%r113, %r657, %r669;
	setp.eq.s32	%p345, %r110, 255;
	@%p345 bra 	BB17_589;

	setp.eq.s32	%p346, %r112, %r113;
	selp.f32	%f3020, %f823, %f826, %p346;
	mul.wide.u32 	%rd297, %r110, 4;
	add.s64 	%rd298, %rd1, %rd297;
	st.local.f32 	[%rd298], %f3020;
	selp.f32	%f3021, %f824, %f827, %p346;
	st.local.f32 	[%rd298+4], %f3021;
	selp.f32	%f3022, %f825, %f828, %p346;
	st.local.f32 	[%rd298+8], %f3022;

BB17_589:
	setp.eq.s32	%p3, %r112, %r113;
	setp.eq.s32	%p347, %r111, 255;
	mov.f32 	%f6285, %f1;
	mov.f32 	%f6440, %f6285;
	mov.f32 	%f6476, %f2;
	mov.f32 	%f6631, %f6476;
	mov.f32 	%f6668, %f4;
	mov.f32 	%f6823, %f6668;
	mov.f32 	%f6859, %f5;
	mov.f32 	%f7014, %f6859;
	mov.u32 	%r1618, %r7;
	mov.u32 	%r1808, %r1618;
	@%p347 bra 	BB17_1;

	selp.f32	%f3023, 0f3F800000, 0f00000000, %p3;
	mul.wide.u32 	%rd299, %r111, 4;
	add.s64 	%rd300, %rd1, %rd299;
	st.local.f32 	[%rd300], %f3023;
	bra.uni 	BB17_781;

BB17_893:
	mul.wide.u32 	%rd552, %r279, 4;
	add.s64 	%rd553, %rd1, %rd552;
	ld.local.f32 	%f7307, [%rd553];
	ld.local.f32 	%f7308, [%rd553+4];
	ld.local.f32 	%f7309, [%rd553+8];

BB17_895:
	mov.f32 	%f4300, 0f3727C5AC;
	max.f32 	%f7310, %f7306, %f4300;
	ld.global.u32 	%r964, [%rd3+4];
	and.b32  	%r965, %r964, 1;
	setp.eq.b32	%p609, %r965, 1;
	@!%p609 bra 	BB17_897;
	bra.uni 	BB17_896;

BB17_896:
	rcp.approx.ftz.f32 	%f7310, %f7310;

BB17_897:
	ld.global.v4.f32 	{%f4302, %f4303, %f4304, %f4305}, [%rd3+-16];
	mul.ftz.f32 	%f4308, %f7308, %f4303;
	fma.rn.ftz.f32 	%f4309, %f4302, %f7307, %f4308;
	fma.rn.ftz.f32 	%f4311, %f4304, %f7309, %f4309;
	abs.f32 	%f1461, %f4311;
	fma.rn.ftz.f32 	%f4312, %f7310, %f7310, 0fBF800000;
	fma.rn.ftz.f32 	%f1462, %f1461, %f1461, %f4312;
	mov.f32 	%f7311, 0f3F800000;
	setp.leu.ftz.f32	%p610, %f1462, 0f00000000;
	@%p610 bra 	BB17_899;

	sqrt.approx.f32 	%f4313, %f1462;
	sub.ftz.f32 	%f4314, %f4313, %f1461;
	add.ftz.f32 	%f4315, %f1461, %f4313;
	div.approx.ftz.f32 	%f4316, %f4314, %f4315;
	fma.rn.ftz.f32 	%f4317, %f1461, %f4315, 0fBF800000;
	fma.rn.ftz.f32 	%f4318, %f1461, %f4314, 0f3F800000;
	div.approx.ftz.f32 	%f4319, %f4317, %f4318;
	mul.ftz.f32 	%f4320, %f4316, 0f3F000000;
	mul.ftz.f32 	%f4321, %f4316, %f4320;
	fma.rn.ftz.f32 	%f4322, %f4319, %f4319, 0f3F800000;
	mul.ftz.f32 	%f7311, %f4321, %f4322;

BB17_899:
	bfe.u32 	%r966, %r534, 8, 8;
	mul.wide.u32 	%rd554, %r966, 4;
	add.s64 	%rd555, %rd1, %rd554;
	st.local.f32 	[%rd555], %f7311;
	bra.uni 	BB17_781;

BB17_595:
	mul.wide.u32 	%rd305, %r120, 4;
	add.s64 	%rd306, %rd1, %rd305;
	ld.local.f32 	%f7177, [%rd306];

BB17_597:
	mul.ftz.f32 	%f3024, %f834, %f7176;
	mul.ftz.f32 	%f3025, %f832, %f7176;
	mul.ftz.f32 	%f3026, %f833, %f7176;
	add.ftz.f32 	%f3027, %f3025, %f3026;
	add.ftz.f32 	%f3028, %f3024, %f3027;
	mul.ftz.f32 	%f3029, %f3028, 0f40A00000;
	sin.approx.ftz.f32 	%f7178, %f3029;
	sub.ftz.f32 	%f3030, %f3026, %f3025;
	sub.ftz.f32 	%f3031, %f3030, %f3024;
	mul.ftz.f32 	%f3032, %f3031, 0f40A00000;
	cos.approx.ftz.f32 	%f7179, %f3032;
	neg.ftz.f32 	%f3033, %f3025;
	sub.ftz.f32 	%f3034, %f3033, %f3026;
	add.ftz.f32 	%f3035, %f3024, %f3034;
	mul.ftz.f32 	%f3036, %f3035, 0f40A00000;
	cos.approx.ftz.f32 	%f3037, %f3036;
	neg.ftz.f32 	%f7180, %f3037;
	setp.eq.s32	%p350, %r116, 0;
	@%p350 bra 	BB17_608;

	mul.rn.f32 	%f7178, %f7178, %f7177;
	mul.rn.f32 	%f3038, %f7179, %f7177;
	sub.ftz.f32 	%f3039, %f7178, %f3038;
	mul.rn.f32 	%f7180, %f7180, %f7177;
	add.ftz.f32 	%f3040, %f3039, %f7180;
	cos.approx.ftz.f32 	%f3041, %f3040;
	neg.ftz.f32 	%f3042, %f3041;
	mul.rn.f32 	%f7179, %f3042, %f7177;
	setp.lt.u32	%p351, %r116, 2;
	@%p351 bra 	BB17_608;

	sub.ftz.f32 	%f3043, %f7178, %f7179;
	sub.ftz.f32 	%f3044, %f3043, %f7180;
	cos.approx.ftz.f32 	%f3045, %f3044;
	mul.rn.f32 	%f7178, %f3045, %f7177;
	setp.lt.u32	%p352, %r116, 3;
	@%p352 bra 	BB17_608;

	neg.ftz.f32 	%f3046, %f7178;
	sub.ftz.f32 	%f3047, %f3046, %f7179;
	sub.ftz.f32 	%f3048, %f3047, %f7180;
	sin.approx.ftz.f32 	%f3049, %f3048;
	mul.rn.f32 	%f7180, %f3049, %f7177;
	setp.lt.u32	%p353, %r116, 4;
	@%p353 bra 	BB17_608;

	sub.ftz.f32 	%f3050, %f7179, %f7178;
	sub.ftz.f32 	%f3051, %f3050, %f7180;
	cos.approx.ftz.f32 	%f3052, %f3051;
	neg.ftz.f32 	%f3053, %f3052;
	mul.rn.f32 	%f7178, %f3053, %f7177;
	setp.lt.u32	%p354, %r116, 5;
	@%p354 bra 	BB17_608;

	sub.ftz.f32 	%f3054, %f7179, %f7178;
	add.ftz.f32 	%f3055, %f7180, %f3054;
	sin.approx.ftz.f32 	%f3056, %f3055;
	neg.ftz.f32 	%f3057, %f3056;
	mul.rn.f32 	%f7179, %f3057, %f7177;
	setp.lt.u32	%p355, %r116, 6;
	@%p355 bra 	BB17_608;

	sub.ftz.f32 	%f3058, %f7179, %f7178;
	add.ftz.f32 	%f3059, %f7180, %f3058;
	cos.approx.ftz.f32 	%f3060, %f3059;
	neg.ftz.f32 	%f3061, %f3060;
	mul.rn.f32 	%f7179, %f3061, %f7177;
	setp.lt.u32	%p356, %r116, 7;
	@%p356 bra 	BB17_608;

	add.ftz.f32 	%f3062, %f7178, %f7179;
	add.ftz.f32 	%f3063, %f7180, %f3062;
	cos.approx.ftz.f32 	%f3064, %f3063;
	mul.rn.f32 	%f7178, %f3064, %f7177;
	setp.lt.u32	%p357, %r116, 8;
	@%p357 bra 	BB17_608;

	add.ftz.f32 	%f3065, %f7179, %f7178;
	sub.ftz.f32 	%f3066, %f3065, %f7180;
	sin.approx.ftz.f32 	%f3067, %f3066;
	mul.rn.f32 	%f7180, %f3067, %f7177;
	setp.lt.u32	%p358, %r116, 9;
	@%p358 bra 	BB17_608;

	neg.ftz.f32 	%f3068, %f7178;
	sub.ftz.f32 	%f3069, %f3068, %f7179;
	add.ftz.f32 	%f3070, %f3069, %f7180;
	cos.approx.ftz.f32 	%f3071, %f3070;
	neg.ftz.f32 	%f3072, %f3071;
	mul.rn.f32 	%f7178, %f3072, %f7177;
	setp.lt.u32	%p359, %r116, 10;
	@%p359 bra 	BB17_608;

	sub.ftz.f32 	%f3073, %f7178, %f7179;
	add.ftz.f32 	%f3074, %f7180, %f3073;
	sin.approx.ftz.f32 	%f3075, %f3074;
	neg.ftz.f32 	%f3076, %f3075;
	mul.rn.f32 	%f7179, %f3076, %f7177;

BB17_608:
	setp.equ.ftz.f32	%p360, %f7177, 0f00000000;
	@%p360 bra 	BB17_610;

	mov.f32 	%f3077, 0f40000000;
	mul.rn.f32 	%f3078, %f7177, %f3077;
	div.approx.ftz.f32 	%f7178, %f7178, %f3078;
	div.approx.ftz.f32 	%f7179, %f7179, %f3078;
	div.approx.ftz.f32 	%f7180, %f7180, %f3078;

BB17_610:
	mov.f32 	%f3079, 0f3F000000;
	sub.ftz.f32 	%f865, %f3079, %f7178;
	sub.ftz.f32 	%f866, %f3079, %f7179;
	sub.ftz.f32 	%f867, %f3079, %f7180;
	setp.eq.s32	%p361, %r118, 255;
	@%p361 bra 	BB17_612;

	add.ftz.f32 	%f3080, %f865, %f866;
	add.ftz.f32 	%f3081, %f867, %f3080;
	mul.ftz.f32 	%f3082, %f3081, 0f3EAAAAAB;
	mul.wide.u32 	%rd307, %r118, 4;
	add.s64 	%rd308, %rd1, %rd307;
	st.local.f32 	[%rd308], %f3082;

BB17_612:
	setp.eq.s32	%p362, %r117, 255;
	mov.f32 	%f6287, %f1;
	mov.f32 	%f6440, %f6287;
	mov.f32 	%f6478, %f2;
	mov.f32 	%f6631, %f6478;
	mov.f32 	%f6670, %f4;
	mov.f32 	%f6823, %f6670;
	mov.f32 	%f6861, %f5;
	mov.f32 	%f7014, %f6861;
	@%p362 bra 	BB17_1;

	mul.wide.u32 	%rd309, %r117, 4;
	add.s64 	%rd310, %rd1, %rd309;
	st.local.f32 	[%rd310], %f865;
	st.local.f32 	[%rd310+4], %f866;
	st.local.f32 	[%rd310+8], %f867;
	bra.uni 	BB17_294;

BB17_9:
	mul.wide.u32 	%rd1006, %r532, 4;
	add.s64 	%rd1007, %rd1, %rd1006;
	ld.local.f32 	%f2050, [%rd1007];
	setp.equ.ftz.f32	%p825, %f2050, 0f00000000;
	mov.f32 	%f6396, %f1;
	mov.f32 	%f6440, %f6396;
	mov.f32 	%f6587, %f2;
	mov.f32 	%f6631, %f6587;
	mov.f32 	%f6779, %f4;
	mov.f32 	%f6823, %f6779;
	mov.f32 	%f6970, %f5;
	mov.f32 	%f7014, %f6970;
	mov.u32 	%r1701, %r7;
	mov.u32 	%r1808, %r1701;
	@%p825 bra 	BB17_1;

	ld.global.v4.f32 	{%f5911, %f5912, %f5913, %f5914}, [%rd3+5296];
	mul.ftz.f32 	%f2053, %f2050, %f5913;
	mul.ftz.f32 	%f2052, %f2050, %f5912;
	mul.ftz.f32 	%f2051, %f2050, %f5911;
	ld.global.v2.u32 	{%r1306, %r1307}, [%rd3+5280];
	add.s32 	%r1309, %r1307, %r1306;
	setp.gt.s32	%p826, %r1309, 63;
	@%p826 bra 	BB17_1196;

	mul.wide.s32 	%rd1010, %r1306, 80;
	add.s64 	%rd1011, %rd96, %rd1010;
	mov.u32 	%r1310, 35;
	st.global.u32 	[%rd1011+240], %r1310;
	mov.b32 	 %r1311, %f2051;
	mov.b32 	 %r1312, %f2052;
	st.global.f32 	[%rd1011+232], %f2053;
	mov.b64	%rd1012, {%r1311, %r1312};
	st.global.u64 	[%rd1011+224], %rd1012;
	ld.global.u32 	%r1313, [%rd3+5280];
	add.s32 	%r1314, %r1313, 1;
	st.global.u32 	[%rd3+5280], %r1314;

BB17_1196:
	ld.global.u32 	%r1322, [%rd3+4];
	or.b32  	%r1323, %r1322, 2;
	st.global.u32 	[%rd3+4], %r1323;
	bra.uni 	BB17_781;

BB17_59:
	setp.ne.s32	%p121, %r21, 2;
	@%p121 bra 	BB17_229;

	ld.global.v4.f32 	{%f2228, %f2229, %f2230, %f2231}, [%rd3+64];
	ld.global.v4.f32 	{%f2232, %f2233, %f2234, %f2235}, [%rd3+-64];
	sub.ftz.f32 	%f2238, %f2234, %f2230;
	sub.ftz.f32 	%f2241, %f2233, %f2229;
	sub.ftz.f32 	%f2244, %f2232, %f2228;
	// Callseq Start 302
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd89;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd90;
	.param .b32 param2;
	st.param.f32	[param2+0], %f39;
	.param .b32 param3;
	st.param.b32	[param3+0], %r20;
	.param .align 16 .b8 param4[16];
	st.param.v4.f32	[param4+0], {%f2244, %f2241, %f2238, %f2245};
	.param .b32 retval0;
	call.uni (retval0), 
	wireframe, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	ld.param.f32	%f2246, [retval0+0];
	
	//{
	}// Callseq End 302
	sub.ftz.f32 	%f2247, %f7026, %f2246;
	ld.global.v4.f32 	{%f2248, %f2249, %f2250, %f2251}, [%rd3+64];
	mul.ftz.f32 	%f2254, %f2249, %f2249;
	fma.rn.ftz.f32 	%f2255, %f2248, %f2248, %f2254;
	fma.rn.ftz.f32 	%f2257, %f2250, %f2250, %f2255;
	sqrt.approx.f32 	%f2258, %f2257;
	div.approx.ftz.f32 	%f2259, %f2247, %f2258;
	add.ftz.f32 	%f7026, %f7026, %f2259;

BB17_229:
	setp.eq.s32	%p122, %r533, 255;
	mov.f32 	%f6258, %f1;
	mov.f32 	%f6440, %f6258;
	mov.f32 	%f6449, %f2;
	mov.f32 	%f6631, %f6449;
	mov.f32 	%f6641, %f4;
	mov.f32 	%f6823, %f6641;
	mov.f32 	%f6832, %f5;
	mov.f32 	%f7014, %f6832;
	mov.u32 	%r1664, %r7;
	mov.u32 	%r1808, %r1664;
	@%p122 bra 	BB17_1;

	mul.wide.u32 	%rd124, %r533, 4;
	add.s64 	%rd125, %rd1, %rd124;
	st.local.f32 	[%rd125], %f7026;
	bra.uni 	BB17_781;

BB17_35:
	setp.equ.ftz.f32	%p460, %f1202, 0f7F800000;
	setp.equ.ftz.f32	%p461, %f1203, 0f7F800000;
	and.pred  	%p462, %p460, %p461;
	@%p462 bra 	BB17_708;
	bra.uni 	BB17_36;

BB17_708:
	shr.s32 	%r777, %r211, 31;
	and.b32  	%r778, %r777, 13483017;
	add.s32 	%r779, %r778, 1061752795;
	or.b32  	%r780, %r779, %r212;
	mov.b32 	 %f7258, %r780;
	bra.uni 	BB17_710;

BB17_87:
	mul.wide.u32 	%rd802, %r369, 4;
	add.s64 	%rd803, %rd1, %rd802;
	ld.local.f32 	%f7350, [%rd803];

BB17_1040:
	setp.eq.s32	%p709, %r370, 255;
	@%p709 bra 	BB17_1042;
	bra.uni 	BB17_1041;

BB17_1042:
	mov.b32 	 %f7351, %r1149;
	bra.uni 	BB17_1043;

BB17_195:
	mul.wide.u32 	%rd273, %r95, 4;
	add.s64 	%rd274, %rd1, %rd273;
	ld.local.f32 	%f7165, [%rd274];

BB17_562:
	setp.eq.s32	%p324, %r96, 255;
	@%p324 bra 	BB17_564;
	bra.uni 	BB17_563;

BB17_564:
	mov.b32 	 %f7166, %r634;
	bra.uni 	BB17_565;

BB17_131:
	setp.eq.s32	%p689, %r358, 1;
	@%p689 bra 	BB17_1010;
	bra.uni 	BB17_132;

BB17_1010:
	add.u64 	%rd751, %SP, 112;
	mov.u64 	%rd752, 0;
	// Callseq Start 385
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd89;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd90;
	.param .align 4 .b8 param2[16];
	st.param.b32	[param2+0], %r357;
	st.param.b32	[param2+4], %r358;
	st.param.b32	[param2+8], %r359;
	st.param.b32	[param2+12], %r360;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd751;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd752;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	primitive_attribute_float3, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	ld.param.v4.f32	{%f5034, %f5035, %f5036, %f5037}, [retval0+0];
	
	//{
	}// Callseq End 385
	cvta.to.local.u64 	%rd753, %rd751;
	ld.local.v4.f32 	{%f5038, %f5039, %f5040, %f5041}, [%rd753];
	add.ftz.f32 	%f5043, %f5036, %f5040;
	add.ftz.f32 	%f5045, %f5035, %f5039;
	add.ftz.f32 	%f5047, %f5034, %f5038;
	cvta.to.local.u64 	%rd755, %rd738;
	ld.local.u32 	%r1131, [%rd755];
	mul.wide.u32 	%rd756, %r1131, 4;
	add.s64 	%rd757, %rd1, %rd756;
	st.local.f32 	[%rd757], %f5047;
	add.s32 	%r1132, %r1131, 1;
	mul.wide.u32 	%rd758, %r1132, 4;
	add.s64 	%rd759, %rd1, %rd758;
	st.local.f32 	[%rd759], %f5045;
	add.s32 	%r1133, %r1131, 2;
	mul.wide.u32 	%rd760, %r1133, 4;
	add.s64 	%rd761, %rd1, %rd760;
	st.local.f32 	[%rd761], %f5043;
	bra.uni 	BB17_781;

BB17_99:
	setp.ne.s32	%p777, %r532, 5;
	@%p777 bra 	BB17_1117;

	ld.global.f32 	%f5603, [%rd3+116];
	ld.global.f32 	%f5604, [%rd3+16];
	add.ftz.f32 	%f7407, %f5604, %f5603;
	ld.global.f32 	%f5605, [%rd3+124];
	ld.global.f32 	%f5606, [%rd3+20];
	add.ftz.f32 	%f7408, %f5606, %f5605;
	mov.f32 	%f7409, 0f00000000;

BB17_1116:
	mul.wide.u32 	%rd835, %r533, 4;
	add.s64 	%rd836, %rd1, %rd835;
	st.local.f32 	[%rd836], %f7407;
	add.s32 	%r1206, %r533, 1;
	mul.wide.u32 	%rd837, %r1206, 4;
	add.s64 	%rd838, %rd1, %rd837;
	st.local.f32 	[%rd838], %f7408;
	add.s32 	%r1207, %r533, 2;
	mul.wide.u32 	%rd839, %r1207, 4;
	add.s64 	%rd840, %rd1, %rd839;
	st.local.f32 	[%rd840], %f7409;
	bra.uni 	BB17_781;

BB17_489:
	add.s32 	%r581, %r57, -3;
	setp.gt.u32	%p271, %r581, 1;
	@%p271 bra 	BB17_491;

	neg.ftz.f32 	%f7141, %f7141;
	neg.ftz.f32 	%f7142, %f7142;

BB17_491:
	mov.f32 	%f612, %f7141;
	mov.f32 	%f611, %f7138;
	and.b32  	%r582, %r57, 253;
	setp.eq.s32	%p272, %r582, 1;
	@%p272 bra 	BB17_494;
	bra.uni 	BB17_492;

BB17_494:
	ld.global.u32 	%r583, [%rd3+24];
	mad.lo.s32 	%r584, %r583, 12, 4;
	ld.global.u64 	%rd213, [%rd4+-152];
	mul.wide.s32 	%rd214, %r584, 16;
	add.s64 	%rd215, %rd213, %rd214;
	ld.global.v4.f32 	{%f2694, %f2695, %f2696, %f2697}, [%rd215];
	ld.global.v4.f32 	{%f2699, %f2700, %f2701, %f2702}, [%rd215+16];
	ld.global.v4.f32 	{%f2704, %f2705, %f2706, %f2707}, [%rd215+32];
	mul.ftz.f32 	%f2715, %f612, %f2699;
	fma.rn.ftz.f32 	%f2716, %f2694, %f611, %f2715;
	fma.rn.ftz.f32 	%f624, %f2704, %f7142, %f2716;
	mul.ftz.f32 	%f2717, %f612, %f2700;
	fma.rn.ftz.f32 	%f2718, %f2695, %f611, %f2717;
	fma.rn.ftz.f32 	%f625, %f2705, %f7142, %f2718;
	mul.ftz.f32 	%f2719, %f612, %f2701;
	fma.rn.ftz.f32 	%f2720, %f2696, %f611, %f2719;
	fma.rn.ftz.f32 	%f7142, %f2706, %f7142, %f2720;
	abs.f32 	%f2721, %f624;
	setp.neu.ftz.f32	%p274, %f2721, 0f00000000;
	@%p274 bra 	BB17_497;

	abs.f32 	%f2722, %f625;
	setp.neu.ftz.f32	%p275, %f2722, 0f00000000;
	@%p275 bra 	BB17_497;

	abs.f32 	%f2723, %f7142;
	setp.equ.ftz.f32	%p276, %f2723, 0f00000000;
	mov.f32 	%f7137, %f624;
	mov.f32 	%f7140, %f625;
	@%p276 bra 	BB17_512;

BB17_497:
	mul.ftz.f32 	%f2724, %f625, %f625;
	fma.rn.ftz.f32 	%f2725, %f624, %f624, %f2724;
	fma.rn.ftz.f32 	%f2726, %f7142, %f7142, %f2725;
	rsqrt.approx.ftz.f32 	%f2727, %f2726;
	mul.ftz.f32 	%f7142, %f7142, %f2727;
	mul.ftz.f32 	%f7140, %f625, %f2727;
	mul.ftz.f32 	%f7137, %f624, %f2727;
	bra.uni 	BB17_512;

BB17_978:
	setp.gt.s32	%p665, %r532, 5;
	@%p665 bra 	BB17_983;

	setp.eq.s32	%p668, %r532, 4;
	@%p668 bra 	BB17_988;
	bra.uni 	BB17_980;

BB17_988:
	ld.global.u32 	%r1088, [%rd3+24];
	setp.eq.s32	%p677, %r1088, -1;
	@%p677 bra 	BB17_990;
	bra.uni 	BB17_989;

BB17_990:
	ld.global.v4.f32 	{%f4802, %f4803, %f4804, %f4805}, [%rd3+-16];
	mov.f32 	%f6633, %f4804;
	mov.f32 	%f6632, %f4803;
	mov.f32 	%f6441, %f4802;
	bra.uni 	BB17_1001;

BB17_784:
	setp.eq.s32	%p513, %r532, 10;
	@%p513 bra 	BB17_788;

	setp.eq.s32	%p514, %r532, 11;
	@%p514 bra 	BB17_789;
	bra.uni 	BB17_786;

BB17_789:
	ld.global.u32 	%r878, [%rd91+32];
	cvt.rn.f32.s32	%f7279, %r878;
	bra.uni 	BB17_790;

BB17_199:
	mul.wide.u32 	%rd556, %r532, 4;
	add.s64 	%rd557, %rd1, %rd556;
	ld.local.f32 	%f1465, [%rd557];
	setp.equ.ftz.f32	%p612, %f1465, 0f00000000;
	mov.f32 	%f6327, %f1;
	mov.f32 	%f6440, %f6327;
	mov.f32 	%f6518, %f2;
	mov.f32 	%f6631, %f6518;
	mov.f32 	%f6710, %f4;
	mov.f32 	%f6823, %f6710;
	mov.f32 	%f6901, %f5;
	mov.f32 	%f7014, %f6901;
	mov.u32 	%r1600, %r7;
	mov.u32 	%r1808, %r1600;
	@%p612 bra 	BB17_1;

	ld.global.v4.f32 	{%f4323, %f4324, %f4325, %f4326}, [%rd3+5296];
	mul.ftz.f32 	%f1468, %f1465, %f4325;
	mul.ftz.f32 	%f1467, %f1465, %f4324;
	mul.ftz.f32 	%f1466, %f1465, %f4323;
	ld.global.v2.u32 	{%r967, %r968}, [%rd3+5280];
	add.s32 	%r970, %r968, %r967;
	setp.gt.s32	%p613, %r970, 63;
	@%p613 bra 	BB17_902;

	mul.wide.s32 	%rd560, %r967, 80;
	add.s64 	%rd561, %rd96, %rd560;
	mov.u32 	%r971, 38;
	st.global.u32 	[%rd561+240], %r971;
	mov.b32 	 %r972, %f1466;
	mov.b32 	 %r973, %f1467;
	st.global.f32 	[%rd561+232], %f1468;
	mov.b64	%rd562, {%r972, %r973};
	st.global.u64 	[%rd561+224], %rd562;
	ld.global.u32 	%r974, [%rd3+5280];
	add.s32 	%r975, %r974, 1;
	st.global.u32 	[%rd3+5280], %r975;

BB17_902:
	ld.global.u32 	%r983, [%rd3+4];
	or.b32  	%r984, %r983, 256;
	st.global.u32 	[%rd3+4], %r984;
	bra.uni 	BB17_781;

BB17_1041:
	mul.wide.u32 	%rd804, %r370, 4;
	add.s64 	%rd805, %rd1, %rd804;
	ld.local.f32 	%f7351, [%rd805];

BB17_1043:
	setp.eq.s32	%p710, %r371, 255;
	@%p710 bra 	BB17_1045;
	bra.uni 	BB17_1044;

BB17_1045:
	mov.b32 	 %f7352, %r1150;
	bra.uni 	BB17_1046;

BB17_563:
	mul.wide.u32 	%rd275, %r96, 4;
	add.s64 	%rd276, %rd1, %rd275;
	ld.local.f32 	%f7166, [%rd276];

BB17_565:
	setp.eq.s32	%p325, %r97, 255;
	@%p325 bra 	BB17_567;
	bra.uni 	BB17_566;

BB17_567:
	mov.b32 	 %f7167, %r635;
	bra.uni 	BB17_568;

BB17_1044:
	mul.wide.u32 	%rd806, %r371, 4;
	add.s64 	%rd807, %rd1, %rd806;
	ld.local.f32 	%f7352, [%rd807];

BB17_1046:
	and.b32  	%r1152, %r532, 255;
	mul.wide.u32 	%rd808, %r1152, 4;
	add.s64 	%rd809, %rd1, %rd808;
	ld.local.f32 	%f5238, [%rd809];
	ld.local.f32 	%f5239, [%rd809+4];
	ld.local.f32 	%f5240, [%rd809+8];
	mul.ftz.f32 	%f7355, %f7350, %f5240;
	mul.ftz.f32 	%f7354, %f7350, %f5239;
	mul.ftz.f32 	%f7353, %f7350, %f5238;
	setp.equ.ftz.f32	%p711, %f7352, 0f00000000;
	@%p711 bra 	BB17_1048;

	add.ftz.f32 	%f5241, %f7353, 0f41580000;
	add.ftz.f32 	%f5242, %f7354, 0f41580000;
	add.ftz.f32 	%f5243, %f7355, 0f41580000;
	// Callseq Start 388
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f5241;
	.param .b32 param1;
	st.param.f32	[param1+0], %f5242;
	.param .b32 param2;
	st.param.f32	[param2+0], %f5243;
	.param .b32 retval0;
	call.uni (retval0), 
	perlin, 
	(
	param0, 
	param1, 
	param2
	);
	ld.param.f32	%f5244, [retval0+0];
	
	//{
	}// Callseq End 388
	fma.rn.ftz.f32 	%f5245, %f5244, 0f3F000000, 0f3F000000;
	// Callseq Start 389
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f7353;
	.param .b32 param1;
	st.param.f32	[param1+0], %f7354;
	.param .b32 param2;
	st.param.f32	[param2+0], %f7355;
	.param .b32 retval0;
	call.uni (retval0), 
	perlin, 
	(
	param0, 
	param1, 
	param2
	);
	ld.param.f32	%f5246, [retval0+0];
	
	//{
	}// Callseq End 389
	fma.rn.ftz.f32 	%f5247, %f5246, 0f3F000000, 0f3F000000;
	add.ftz.f32 	%f5248, %f7353, 0fC1580000;
	add.ftz.f32 	%f5249, %f7354, 0fC1580000;
	add.ftz.f32 	%f5250, %f7355, 0fC1580000;
	// Callseq Start 390
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f5248;
	.param .b32 param1;
	st.param.f32	[param1+0], %f5249;
	.param .b32 param2;
	st.param.f32	[param2+0], %f5250;
	.param .b32 retval0;
	call.uni (retval0), 
	perlin, 
	(
	param0, 
	param1, 
	param2
	);
	ld.param.f32	%f5251, [retval0+0];
	
	//{
	}// Callseq End 390
	fma.rn.ftz.f32 	%f5252, %f5251, 0f3F000000, 0f3F000000;
	fma.rn.ftz.f32 	%f7353, %f7352, %f5245, %f7353;
	fma.rn.ftz.f32 	%f7354, %f7352, %f5247, %f7354;
	fma.rn.ftz.f32 	%f7355, %f7352, %f5252, %f7355;

BB17_1048:
	mov.f32 	%f7364, 0f00000000;
	max.f32 	%f5259, %f7351, %f7364;
	mov.f32 	%f5260, 0f41800000;
	min.f32 	%f1772, %f5259, %f5260;
	cvt.rzi.ftz.s32.f32	%r376, %f1772;
	setp.lt.s32	%p712, %r376, 0;
	mov.u32 	%r1820, 0;
	mov.f32 	%f7361, 0f3F800000;
	mov.f32 	%f7358, %f7361;
	mov.f32 	%f7363, %f7364;
	mov.f32 	%f7360, %f7361;
	mov.f32 	%f7357, %f7361;
	@%p712 bra 	BB17_1050;

BB17_1049:
	mov.u32 	%r377, %r1820;
	mul.ftz.f32 	%f5261, %f7353, %f7358;
	mul.ftz.f32 	%f5262, %f7354, %f7358;
	mul.ftz.f32 	%f5263, %f7355, %f7358;
	// Callseq Start 391
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f5261;
	.param .b32 param1;
	st.param.f32	[param1+0], %f5262;
	.param .b32 param2;
	st.param.f32	[param2+0], %f5263;
	.param .b32 retval0;
	call.uni (retval0), 
	perlin, 
	(
	param0, 
	param1, 
	param2
	);
	ld.param.f32	%f5264, [retval0+0];
	
	//{
	}// Callseq End 391
	fma.rn.ftz.f32 	%f5265, %f5264, 0f3F000000, 0f3F000000;
	fma.rn.ftz.f32 	%f7364, %f7361, %f5265, %f7364;
	mov.f32 	%f5266, 0f3F000000;
	mul.rn.f32 	%f7361, %f7361, %f5266;
	mov.f32 	%f5267, 0f40000000;
	mul.rn.f32 	%f7358, %f7358, %f5267;
	add.s32 	%r1820, %r377, 1;
	setp.lt.s32	%p713, %r377, %r376;
	mov.f32 	%f7357, %f7358;
	mov.f32 	%f7360, %f7361;
	mov.f32 	%f7363, %f7364;
	@%p713 bra 	BB17_1049;

BB17_1050:
	// inline asm
	cvt.rmi.f32.f32 	%f5268, %f1772;
	// inline asm
	sub.ftz.f32 	%f1782, %f1772, %f5268;
	and.b32  	%r1154, %r376, 31;
	mov.u32 	%r1155, 1;
	shl.b32 	%r1156, %r1155, %r1154;
	cvt.rn.f32.s32	%f5270, %r1156;
	add.s32 	%r1157, %r376, 1;
	and.b32  	%r1158, %r1157, 31;
	shl.b32 	%r379, %r1155, %r1158;
	add.s32 	%r1159, %r379, -1;
	cvt.rn.f32.s32	%f5271, %r1159;
	div.approx.ftz.f32 	%f1783, %f5270, %f5271;
	mul.rn.f32 	%f7365, %f7363, %f1783;
	setp.equ.ftz.f32	%p714, %f1782, 0f00000000;
	@%p714 bra 	BB17_1052;

	mul.ftz.f32 	%f5272, %f7353, %f7357;
	mul.ftz.f32 	%f5273, %f7354, %f7357;
	mul.ftz.f32 	%f5274, %f7355, %f7357;
	// Callseq Start 392
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f5272;
	.param .b32 param1;
	st.param.f32	[param1+0], %f5273;
	.param .b32 param2;
	st.param.f32	[param2+0], %f5274;
	.param .b32 retval0;
	call.uni (retval0), 
	perlin, 
	(
	param0, 
	param1, 
	param2
	);
	ld.param.f32	%f5275, [retval0+0];
	
	//{
	}// Callseq End 392
	fma.rn.ftz.f32 	%f5276, %f5275, 0f3F000000, 0f3F000000;
	fma.rn.ftz.f32 	%f5277, %f5276, %f7360, %f7363;
	add.s32 	%r1160, %r376, 2;
	and.b32  	%r1161, %r1160, 31;
	shl.b32 	%r1163, %r1155, %r1161;
	add.s32 	%r1164, %r1163, -1;
	cvt.rn.f32.s32	%f5278, %r1164;
	cvt.rn.f32.s32	%f5279, %r379;
	div.approx.ftz.f32 	%f5280, %f5279, %f5278;
	mul.rn.f32 	%f5281, %f5277, %f5280;
	mul.ftz.f32 	%f5282, %f1782, %f5281;
	mov.f32 	%f5283, 0f3F800000;
	sub.ftz.f32 	%f5284, %f5283, %f1782;
	fma.rn.ftz.f32 	%f7365, %f5284, %f7365, %f5282;

BB17_1052:
	mov.u32 	%r1821, 0;
	mov.f32 	%f7374, 0f00000000;
	mov.f32 	%f7371, 0f3F800000;
	mov.f32 	%f7368, %f7371;
	mov.f32 	%f7373, %f7374;
	mov.f32 	%f7370, %f7371;
	mov.f32 	%f7367, %f7371;
	@%p712 bra 	BB17_1054;

BB17_1053:
	mov.u32 	%r380, %r1821;
	mul.ftz.f32 	%f5291, %f7354, %f7368;
	mul.ftz.f32 	%f5292, %f7353, %f7368;
	mul.ftz.f32 	%f5293, %f7355, %f7368;
	// Callseq Start 393
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f5291;
	.param .b32 param1;
	st.param.f32	[param1+0], %f5292;
	.param .b32 param2;
	st.param.f32	[param2+0], %f5293;
	.param .b32 retval0;
	call.uni (retval0), 
	perlin, 
	(
	param0, 
	param1, 
	param2
	);
	ld.param.f32	%f5294, [retval0+0];
	
	//{
	}// Callseq End 393
	fma.rn.ftz.f32 	%f5295, %f5294, 0f3F000000, 0f3F000000;
	fma.rn.ftz.f32 	%f7374, %f7371, %f5295, %f7374;
	mov.f32 	%f5296, 0f3F000000;
	mul.rn.f32 	%f7371, %f7371, %f5296;
	mov.f32 	%f5297, 0f40000000;
	mul.rn.f32 	%f7368, %f7368, %f5297;
	add.s32 	%r1821, %r380, 1;
	setp.lt.s32	%p716, %r380, %r376;
	mov.f32 	%f7367, %f7368;
	mov.f32 	%f7370, %f7371;
	mov.f32 	%f7373, %f7374;
	@%p716 bra 	BB17_1053;

BB17_1054:
	// inline asm
	cvt.rmi.f32.f32 	%f5298, %f1772;
	// inline asm
	sub.ftz.f32 	%f1799, %f1772, %f5298;
	mul.rn.f32 	%f7375, %f7373, %f1783;
	setp.equ.ftz.f32	%p717, %f1799, 0f00000000;
	@%p717 bra 	BB17_1056;

	mul.ftz.f32 	%f5300, %f7354, %f7367;
	mul.ftz.f32 	%f5301, %f7353, %f7367;
	mul.ftz.f32 	%f5302, %f7355, %f7367;
	// Callseq Start 394
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f5300;
	.param .b32 param1;
	st.param.f32	[param1+0], %f5301;
	.param .b32 param2;
	st.param.f32	[param2+0], %f5302;
	.param .b32 retval0;
	call.uni (retval0), 
	perlin, 
	(
	param0, 
	param1, 
	param2
	);
	ld.param.f32	%f5303, [retval0+0];
	
	//{
	}// Callseq End 394
	fma.rn.ftz.f32 	%f5304, %f5303, 0f3F000000, 0f3F000000;
	fma.rn.ftz.f32 	%f5305, %f5304, %f7370, %f7373;
	add.s32 	%r1166, %r376, 2;
	and.b32  	%r1167, %r1166, 31;
	shl.b32 	%r1169, %r1155, %r1167;
	add.s32 	%r1170, %r1169, -1;
	cvt.rn.f32.s32	%f5306, %r1170;
	cvt.rn.f32.s32	%f5307, %r379;
	div.approx.ftz.f32 	%f5308, %f5307, %f5306;
	mul.rn.f32 	%f5309, %f5305, %f5308;
	mul.ftz.f32 	%f5310, %f1799, %f5309;
	mov.f32 	%f5311, 0f3F800000;
	sub.ftz.f32 	%f5312, %f5311, %f1799;
	fma.rn.ftz.f32 	%f7375, %f5312, %f7375, %f5310;

BB17_1056:
	mov.u32 	%r1822, 0;
	mov.f32 	%f7384, 0f00000000;
	mov.f32 	%f7381, 0f3F800000;
	mov.f32 	%f7378, %f7381;
	mov.f32 	%f7383, %f7384;
	mov.f32 	%f7380, %f7381;
	mov.f32 	%f7377, %f7381;
	@%p712 bra 	BB17_1058;

BB17_1057:
	mov.u32 	%r382, %r1822;
	mul.ftz.f32 	%f5319, %f7354, %f7378;
	mul.ftz.f32 	%f5320, %f7355, %f7378;
	mul.ftz.f32 	%f5321, %f7353, %f7378;
	// Callseq Start 395
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f5319;
	.param .b32 param1;
	st.param.f32	[param1+0], %f5320;
	.param .b32 param2;
	st.param.f32	[param2+0], %f5321;
	.param .b32 retval0;
	call.uni (retval0), 
	perlin, 
	(
	param0, 
	param1, 
	param2
	);
	ld.param.f32	%f5322, [retval0+0];
	
	//{
	}// Callseq End 395
	fma.rn.ftz.f32 	%f5323, %f5322, 0f3F000000, 0f3F000000;
	fma.rn.ftz.f32 	%f7384, %f7381, %f5323, %f7384;
	mov.f32 	%f5324, 0f3F000000;
	mul.rn.f32 	%f7381, %f7381, %f5324;
	mov.f32 	%f5325, 0f40000000;
	mul.rn.f32 	%f7378, %f7378, %f5325;
	add.s32 	%r1822, %r382, 1;
	setp.lt.s32	%p719, %r382, %r376;
	mov.f32 	%f7377, %f7378;
	mov.f32 	%f7380, %f7381;
	mov.f32 	%f7383, %f7384;
	@%p719 bra 	BB17_1057;

BB17_1058:
	// inline asm
	cvt.rmi.f32.f32 	%f5326, %f1772;
	// inline asm
	sub.ftz.f32 	%f1815, %f1772, %f5326;
	mul.rn.f32 	%f7385, %f7383, %f1783;
	setp.equ.ftz.f32	%p720, %f1815, 0f00000000;
	@%p720 bra 	BB17_1060;

	mul.ftz.f32 	%f5328, %f7354, %f7377;
	mul.ftz.f32 	%f5329, %f7355, %f7377;
	mul.ftz.f32 	%f5330, %f7353, %f7377;
	// Callseq Start 396
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f5328;
	.param .b32 param1;
	st.param.f32	[param1+0], %f5329;
	.param .b32 param2;
	st.param.f32	[param2+0], %f5330;
	.param .b32 retval0;
	call.uni (retval0), 
	perlin, 
	(
	param0, 
	param1, 
	param2
	);
	ld.param.f32	%f5331, [retval0+0];
	
	//{
	}// Callseq End 396
	fma.rn.ftz.f32 	%f5332, %f5331, 0f3F000000, 0f3F000000;
	fma.rn.ftz.f32 	%f5333, %f5332, %f7380, %f7383;
	add.s32 	%r1172, %r376, 2;
	and.b32  	%r1173, %r1172, 31;
	shl.b32 	%r1175, %r1155, %r1173;
	add.s32 	%r1176, %r1175, -1;
	cvt.rn.f32.s32	%f5334, %r1176;
	cvt.rn.f32.s32	%f5335, %r379;
	div.approx.ftz.f32 	%f5336, %f5335, %f5334;
	mul.rn.f32 	%f5337, %f5333, %f5336;
	mul.ftz.f32 	%f5338, %f1815, %f5337;
	mov.f32 	%f5339, 0f3F800000;
	sub.ftz.f32 	%f5340, %f5339, %f1815;
	fma.rn.ftz.f32 	%f7385, %f5340, %f7385, %f5338;

BB17_1060:
	and.b32  	%r384, %r533, 255;
	bfe.u32 	%r385, %r533, 8, 8;
	setp.eq.s32	%p721, %r385, 255;
	@%p721 bra 	BB17_1062;

	mul.wide.u32 	%rd810, %r385, 4;
	add.s64 	%rd811, %rd1, %rd810;
	st.local.f32 	[%rd811], %f7365;

BB17_1062:
	add.s32 	%r1808, %r2, 2;
	setp.eq.s32	%p722, %r384, 255;
	mov.f32 	%f6351, %f1;
	mov.f32 	%f6440, %f6351;
	mov.f32 	%f6542, %f2;
	mov.f32 	%f6631, %f6542;
	mov.f32 	%f6734, %f4;
	mov.f32 	%f6823, %f6734;
	mov.f32 	%f6925, %f5;
	mov.f32 	%f7014, %f6925;
	@%p722 bra 	BB17_1;

	mul.wide.u32 	%rd812, %r384, 4;
	add.s64 	%rd813, %rd1, %rd812;
	st.local.f32 	[%rd813], %f7365;
	st.local.f32 	[%rd813+4], %f7375;
	st.local.f32 	[%rd813+8], %f7385;
	bra.uni 	BB17_294;

BB17_566:
	mul.wide.u32 	%rd277, %r97, 4;
	add.s64 	%rd278, %rd1, %rd277;
	ld.local.f32 	%f7167, [%rd278];

BB17_568:
	setp.eq.s32	%p326, %r98, 255;
	@%p326 bra 	BB17_570;
	bra.uni 	BB17_569;

BB17_570:
	mov.b32 	 %f7169, %r624;
	bra.uni 	BB17_571;

BB17_569:
	mul.wide.u32 	%rd279, %r98, 4;
	add.s64 	%rd280, %rd1, %rd279;
	ld.local.f32 	%f7169, [%rd280];

BB17_571:
	setp.eq.s32	%p327, %r99, 255;
	@%p327 bra 	BB17_573;
	bra.uni 	BB17_572;

BB17_573:
	mov.b32 	 %f7168, %r625;
	bra.uni 	BB17_574;

BB17_572:
	mul.wide.u32 	%rd281, %r99, 4;
	add.s64 	%rd282, %rd1, %rd281;
	ld.local.f32 	%f7168, [%rd282];

BB17_574:
	mul.ftz.f32 	%f802, %f775, %f7165;
	mul.ftz.f32 	%f803, %f776, %f7165;
	div.approx.ftz.f32 	%f2984, %f803, %f7168;
	// inline asm
	cvt.rmi.f32.f32 	%f2983, %f2984;
	// inline asm
	cvt.rzi.ftz.s32.f32	%r108, %f2983;
	setp.ne.s32	%p328, %r107, 0;
	setp.ne.s32	%p329, %r106, 0;
	and.pred  	%p330, %p329, %p328;
	mov.f32 	%f7170, 0f00000000;
	@!%p330 bra 	BB17_576;
	bra.uni 	BB17_575;

BB17_575:
	mov.b32 	 %f2986, %r627;
	mov.b32 	 %f2987, %r626;
	rem.s32 	%r636, %r108, %r107;
	setp.ne.s32	%p331, %r636, 0;
	selp.f32	%f2988, 0f3F800000, %f2986, %p331;
	mul.rn.f32 	%f7169, %f7169, %f2988;
	rem.s32 	%r637, %r108, %r106;
	setp.ne.s32	%p332, %r637, 0;
	mul.ftz.f32 	%f2989, %f2987, %f7169;
	selp.f32	%f7170, 0f00000000, %f2989, %p332;

BB17_576:
	add.ftz.f32 	%f2993, %f802, %f7170;
	div.approx.ftz.f32 	%f2991, %f2993, %f7169;
	// inline asm
	cvt.rmi.f32.f32 	%f2990, %f2991;
	// inline asm
	cvt.rzi.ftz.s32.f32	%r638, %f2990;
	cvt.rn.f32.s32	%f2994, %r638;
	neg.ftz.f32 	%f2995, %f7169;
	fma.rn.ftz.f32 	%f2996, %f2995, %f2994, %f2993;
	neg.ftz.f32 	%f2997, %f7168;
	cvt.rn.f32.s32	%f2998, %r108;
	fma.rn.ftz.f32 	%f810, %f2997, %f2998, %f803;
	and.b32  	%r639, %r638, 65535;
	shl.b32 	%r640, %r108, 16;
	add.s32 	%r641, %r640, %r639;
	add.s32 	%r642, %r641, 1013;
	and.b32  	%r643, %r642, 2147483647;
	bfe.u32 	%r644, %r642, 13, 18;
	xor.b32  	%r645, %r644, %r643;
	mul.lo.s32 	%r646, %r645, 60493;
	mad.lo.s32 	%r647, %r646, %r645, 19990303;
	mad.lo.s32 	%r648, %r647, %r645, 1376312589;
	and.b32  	%r649, %r648, 2147483647;
	cvt.rn.f32.s32	%f2999, %r649;
	fma.rn.ftz.f32 	%f3000, %f2999, 0f30000000, %f7167;
	cvt.sat.f32.f32	%f811, %f3000;
	setp.ltu.ftz.f32	%p333, %f2996, %f7166;
	setp.ltu.ftz.f32	%p334, %f810, %f7166;
	or.pred  	%p335, %p333, %p334;
	sub.ftz.f32 	%f3001, %f7169, %f7166;
	setp.gtu.ftz.f32	%p336, %f2996, %f3001;
	or.pred  	%p337, %p335, %p336;
	mov.f32 	%f7171, 0f3F800000;
	@%p337 bra 	BB17_578;

	sub.ftz.f32 	%f3002, %f7168, %f7166;
	setp.gtu.ftz.f32	%p338, %f810, %f3002;
	selp.f32	%f7171, 0f3F800000, 0f00000000, %p338;

BB17_578:
	setp.equ.ftz.f32	%p339, %f7171, 0f3F800000;
	@%p339 bra 	BB17_580;

	mov.f32 	%f3003, 0f3F800000;
	sub.ftz.f32 	%f3004, %f3003, %f811;
	mul.ftz.f32 	%f3005, %f783, %f811;
	mul.ftz.f32 	%f3006, %f782, %f811;
	mul.ftz.f32 	%f3007, %f781, %f811;
	fma.rn.ftz.f32 	%f7172, %f3004, %f7172, %f3007;
	fma.rn.ftz.f32 	%f7173, %f3004, %f7173, %f3006;
	fma.rn.ftz.f32 	%f7174, %f3004, %f7174, %f3005;

BB17_580:
	setp.eq.s32	%p340, %r100, 255;
	@%p340 bra 	BB17_582;

	selp.f32	%f3008, %f784, %f7172, %p339;
	mul.wide.u32 	%rd283, %r100, 4;
	add.s64 	%rd284, %rd1, %rd283;
	st.local.f32 	[%rd284], %f3008;
	selp.f32	%f3009, %f785, %f7173, %p339;
	st.local.f32 	[%rd284+4], %f3009;
	selp.f32	%f3010, %f786, %f7174, %p339;
	st.local.f32 	[%rd284+8], %f3010;

BB17_582:
	setp.eq.s32	%p342, %r101, 255;
	mov.f32 	%f6283, %f1;
	mov.f32 	%f6440, %f6283;
	mov.f32 	%f6474, %f2;
	mov.f32 	%f6631, %f6474;
	mov.f32 	%f6666, %f4;
	mov.f32 	%f6823, %f6666;
	mov.f32 	%f6857, %f5;
	mov.f32 	%f7014, %f6857;
	@%p342 bra 	BB17_1;

	mul.wide.u32 	%rd285, %r101, 4;
	add.s64 	%rd286, %rd1, %rd285;
	st.local.f32 	[%rd286], %f7171;
	bra.uni 	BB17_294;

BB17_641:
	mul.wide.u32 	%rd327, %r154, 4;
	add.s64 	%rd328, %rd1, %rd327;
	ld.local.f32 	%f7197, [%rd328];

BB17_643:
	setp.eq.s32	%p377, %r155, 255;
	@%p377 bra 	BB17_645;
	bra.uni 	BB17_644;

BB17_645:
	mov.b32 	 %f7198, %r694;
	bra.uni 	BB17_646;

BB17_542:
	setp.ne.s32	%p312, %r532, 1;
	@%p312 bra 	BB17_545;

	ld.global.f32 	%f2959, [%rd3+32];
	mul.rn.f32 	%f7158, %f7158, %f2959;

BB17_545:
	bfe.u32 	%r611, %r533, 8, 8;
	mul.wide.u32 	%rd245, %r611, 4;
	add.s64 	%rd246, %rd1, %rd245;
	ld.local.f32 	%f747, [%rd246];
	setp.leu.ftz.f32	%p313, %f747, 0f00000000;
	@%p313 bra 	BB17_548;

	ld.global.f32 	%f2962, [%rd3+32];
	mul.ftz.f32 	%f748, %f2962, %f2962;
	abs.ftz.f32 	%f2963, %f748;
	setp.geu.ftz.f32	%p314, %f2963, 0f7F800000;
	@%p314 bra 	BB17_548;

	add.ftz.f32 	%f2964, %f747, %f748;
	div.approx.ftz.f32 	%f2965, %f748, %f2964;
	mul.rn.f32 	%f7158, %f7158, %f2965;

BB17_548:
	bfe.u32 	%r612, %r533, 16, 8;
	mul.wide.u32 	%rd247, %r612, 4;
	add.s64 	%rd248, %rd1, %rd247;
	st.local.f32 	[%rd248], %f7158;
	bra.uni 	BB17_781;

BB17_1125:
	setp.eq.s32	%p781, %r416, 1;
	@%p781 bra 	BB17_1127;
	bra.uni 	BB17_1126;

BB17_1127:
	mov.u64 	%rd861, 0;
	// Callseq Start 405
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd89;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd90;
	.param .align 4 .b8 param2[16];
	st.param.b32	[param2+0], %r415;
	st.param.b32	[param2+4], %r416;
	st.param.b32	[param2+8], %r417;
	st.param.b32	[param2+12], %r418;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd861;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd861;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	primitive_attribute_float3, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	ld.param.v4.f32	{%f5640, %f5641, %f5642, %f5643}, [retval0+0];
	
	//{
	}// Callseq End 405
	cvta.to.local.u64 	%rd863, %rd850;
	ld.local.u32 	%r1214, [%rd863];
	mul.wide.u32 	%rd864, %r1214, 4;
	add.s64 	%rd865, %rd1, %rd864;
	st.local.f32 	[%rd865], %f5640;
	add.s32 	%r1215, %r1214, 1;
	mul.wide.u32 	%rd866, %r1215, 4;
	add.s64 	%rd867, %rd1, %rd866;
	st.local.f32 	[%rd867], %f5641;
	add.s32 	%r1216, %r1214, 2;
	mul.wide.u32 	%rd868, %r1216, 4;
	add.s64 	%rd869, %rd1, %rd868;
	st.local.f32 	[%rd869], %f5642;
	bra.uni 	BB17_781;

BB17_810:
	setp.eq.s32	%p541, %r532, 1;
	@%p541 bra 	BB17_870;
	bra.uni 	BB17_811;

BB17_870:
	sub.ftz.f32 	%f7297, %f1370, %f1371;
	bra.uni 	BB17_872;

BB17_1004:
	setp.eq.s32	%p686, %r349, 1;
	@%p686 bra 	BB17_1006;
	bra.uni 	BB17_1005;

BB17_1006:
	mov.u64 	%rd712, 0;
	add.u64 	%rd713, %SP, 64;
	// Callseq Start 380
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd89;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd90;
	.param .align 4 .b8 param2[16];
	st.param.b32	[param2+0], %r348;
	st.param.b32	[param2+4], %r349;
	st.param.b32	[param2+8], %r350;
	st.param.b32	[param2+12], %r351;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd712;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd713;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	primitive_attribute_float3, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	ld.param.v4.f32	{%f4997, %f4998, %f4999, %f5000}, [retval0+0];
	
	//{
	}// Callseq End 380
	cvta.to.local.u64 	%rd714, %rd713;
	ld.local.v4.f32 	{%f5001, %f5002, %f5003, %f5004}, [%rd714];
	add.ftz.f32 	%f5006, %f4999, %f5003;
	add.ftz.f32 	%f5008, %f4998, %f5002;
	add.ftz.f32 	%f5010, %f4997, %f5001;
	cvta.to.local.u64 	%rd716, %rd699;
	ld.local.u32 	%r1122, [%rd716];
	mul.wide.u32 	%rd717, %r1122, 4;
	add.s64 	%rd718, %rd1, %rd717;
	st.local.f32 	[%rd718], %f5010;
	add.s32 	%r1123, %r1122, 1;
	mul.wide.u32 	%rd719, %r1123, 4;
	add.s64 	%rd720, %rd1, %rd719;
	st.local.f32 	[%rd720], %f5008;
	add.s32 	%r1124, %r1122, 2;
	mul.wide.u32 	%rd721, %r1124, 4;
	add.s64 	%rd722, %rd1, %rd721;
	st.local.f32 	[%rd722], %f5006;
	bra.uni 	BB17_781;

BB17_686:
	mul.wide.u32 	%rd345, %r177, 4;
	add.s64 	%rd346, %rd1, %rd345;
	ld.local.f32 	%f7252, [%rd346];

BB17_688:
	mul.ftz.f32 	%f3192, %f1041, %f7252;
	mul.ftz.f32 	%f3190, %f1040, %f7252;
	mul.ftz.f32 	%f3188, %f1039, %f7252;
	// inline asm
	cvt.rmi.f32.f32 	%f3187, %f3188;
	// inline asm
	cvt.rzi.ftz.s32.f32	%r708, %f3187;
	// inline asm
	cvt.rmi.f32.f32 	%f3189, %f3190;
	// inline asm
	cvt.rzi.ftz.s32.f32	%r709, %f3189;
	// inline asm
	cvt.rmi.f32.f32 	%f3191, %f3192;
	// inline asm
	cvt.rzi.ftz.s32.f32	%r710, %f3191;
	add.s32 	%r711, %r710, -1;
	add.s32 	%r712, %r709, -1;
	add.s32 	%r713, %r710, 1;
	add.s32 	%r714, %r709, 1;
	add.s32 	%r715, %r708, -1;
	cvt.rn.f32.s32	%f3193, %r715;
	cvt.rn.f32.s32	%f3194, %r712;
	cvt.rn.f32.s32	%f3195, %r711;
	// Callseq Start 335
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 16 .b8 param0[16];
	st.param.v4.f32	[param0+0], {%f3193, %f3194, %f3195, %f3196};
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	cellnoise_color, 
	(
	param0
	);
	ld.param.v4.f32	{%f3197, %f3198, %f3199, %f3200}, [retval0+0];
	
	//{
	}// Callseq End 335
	add.ftz.f32 	%f1046, %f3198, %f3194;
	add.ftz.f32 	%f1045, %f3197, %f3193;
	add.ftz.f32 	%f1047, %f3199, %f3195;
	sub.ftz.f32 	%f3201, %f3192, %f1047;
	sub.ftz.f32 	%f3202, %f3188, %f1045;
	sub.ftz.f32 	%f3203, %f3190, %f1046;
	mul.ftz.f32 	%f3204, %f3203, %f3203;
	fma.rn.ftz.f32 	%f3205, %f3202, %f3202, %f3204;
	fma.rn.ftz.f32 	%f1048, %f3201, %f3201, %f3205;
	cvt.rn.f32.s32	%f3206, %r710;
	// Callseq Start 336
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 16 .b8 param0[16];
	st.param.v4.f32	[param0+0], {%f3193, %f3194, %f3206, %f3207};
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	cellnoise_color, 
	(
	param0
	);
	ld.param.v4.f32	{%f3208, %f3209, %f3210, %f3211}, [retval0+0];
	
	//{
	}// Callseq End 336
	add.ftz.f32 	%f1050, %f3194, %f3209;
	add.ftz.f32 	%f1049, %f3193, %f3208;
	add.ftz.f32 	%f1051, %f3206, %f3210;
	sub.ftz.f32 	%f3212, %f3192, %f1051;
	sub.ftz.f32 	%f3213, %f3188, %f1049;
	sub.ftz.f32 	%f3214, %f3190, %f1050;
	mul.ftz.f32 	%f3215, %f3214, %f3214;
	fma.rn.ftz.f32 	%f3216, %f3213, %f3213, %f3215;
	fma.rn.ftz.f32 	%f1052, %f3212, %f3212, %f3216;
	cvt.rn.f32.s32	%f3217, %r713;
	// Callseq Start 337
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 16 .b8 param0[16];
	st.param.v4.f32	[param0+0], {%f3193, %f3194, %f3217, %f3218};
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	cellnoise_color, 
	(
	param0
	);
	ld.param.v4.f32	{%f3219, %f3220, %f3221, %f3222}, [retval0+0];
	
	//{
	}// Callseq End 337
	add.ftz.f32 	%f1054, %f3194, %f3220;
	add.ftz.f32 	%f1053, %f3193, %f3219;
	add.ftz.f32 	%f1055, %f3217, %f3221;
	sub.ftz.f32 	%f3223, %f3192, %f1055;
	sub.ftz.f32 	%f3224, %f3188, %f1053;
	sub.ftz.f32 	%f3225, %f3190, %f1054;
	mul.ftz.f32 	%f3226, %f3225, %f3225;
	fma.rn.ftz.f32 	%f3227, %f3224, %f3224, %f3226;
	fma.rn.ftz.f32 	%f1056, %f3223, %f3223, %f3227;
	cvt.rn.f32.s32	%f3228, %r709;
	// Callseq Start 338
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 16 .b8 param0[16];
	st.param.v4.f32	[param0+0], {%f3193, %f3228, %f3195, %f3229};
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	cellnoise_color, 
	(
	param0
	);
	ld.param.v4.f32	{%f3230, %f3231, %f3232, %f3233}, [retval0+0];
	
	//{
	}// Callseq End 338
	add.ftz.f32 	%f1058, %f3228, %f3231;
	add.ftz.f32 	%f1057, %f3193, %f3230;
	add.ftz.f32 	%f1059, %f3195, %f3232;
	sub.ftz.f32 	%f3234, %f3192, %f1059;
	sub.ftz.f32 	%f3235, %f3188, %f1057;
	sub.ftz.f32 	%f3236, %f3190, %f1058;
	mul.ftz.f32 	%f3237, %f3236, %f3236;
	fma.rn.ftz.f32 	%f3238, %f3235, %f3235, %f3237;
	fma.rn.ftz.f32 	%f1060, %f3234, %f3234, %f3238;
	// Callseq Start 339
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 16 .b8 param0[16];
	st.param.v4.f32	[param0+0], {%f3193, %f3228, %f3206, %f3239};
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	cellnoise_color, 
	(
	param0
	);
	ld.param.v4.f32	{%f3240, %f3241, %f3242, %f3243}, [retval0+0];
	
	//{
	}// Callseq End 339
	add.ftz.f32 	%f1062, %f3228, %f3241;
	add.ftz.f32 	%f1061, %f3193, %f3240;
	add.ftz.f32 	%f1063, %f3206, %f3242;
	sub.ftz.f32 	%f3244, %f3192, %f1063;
	sub.ftz.f32 	%f3245, %f3188, %f1061;
	sub.ftz.f32 	%f3246, %f3190, %f1062;
	mul.ftz.f32 	%f3247, %f3246, %f3246;
	fma.rn.ftz.f32 	%f3248, %f3245, %f3245, %f3247;
	fma.rn.ftz.f32 	%f1064, %f3244, %f3244, %f3248;
	// Callseq Start 340
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 16 .b8 param0[16];
	st.param.v4.f32	[param0+0], {%f3193, %f3228, %f3217, %f3249};
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	cellnoise_color, 
	(
	param0
	);
	ld.param.v4.f32	{%f3250, %f3251, %f3252, %f3253}, [retval0+0];
	
	//{
	}// Callseq End 340
	add.ftz.f32 	%f1066, %f3228, %f3251;
	add.ftz.f32 	%f1065, %f3193, %f3250;
	add.ftz.f32 	%f1067, %f3217, %f3252;
	sub.ftz.f32 	%f3254, %f3192, %f1067;
	sub.ftz.f32 	%f3255, %f3188, %f1065;
	sub.ftz.f32 	%f3256, %f3190, %f1066;
	mul.ftz.f32 	%f3257, %f3256, %f3256;
	fma.rn.ftz.f32 	%f3258, %f3255, %f3255, %f3257;
	fma.rn.ftz.f32 	%f1068, %f3254, %f3254, %f3258;
	cvt.rn.f32.s32	%f3259, %r714;
	// Callseq Start 341
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 16 .b8 param0[16];
	st.param.v4.f32	[param0+0], {%f3193, %f3259, %f3195, %f3260};
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	cellnoise_color, 
	(
	param0
	);
	ld.param.v4.f32	{%f3261, %f3262, %f3263, %f3264}, [retval0+0];
	
	//{
	}// Callseq End 341
	add.ftz.f32 	%f1070, %f3259, %f3262;
	add.ftz.f32 	%f1069, %f3193, %f3261;
	add.ftz.f32 	%f1071, %f3195, %f3263;
	sub.ftz.f32 	%f3265, %f3192, %f1071;
	sub.ftz.f32 	%f3266, %f3188, %f1069;
	sub.ftz.f32 	%f3267, %f3190, %f1070;
	mul.ftz.f32 	%f3268, %f3267, %f3267;
	fma.rn.ftz.f32 	%f3269, %f3266, %f3266, %f3268;
	fma.rn.ftz.f32 	%f1072, %f3265, %f3265, %f3269;
	// Callseq Start 342
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 16 .b8 param0[16];
	st.param.v4.f32	[param0+0], {%f3193, %f3259, %f3206, %f3270};
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	cellnoise_color, 
	(
	param0
	);
	ld.param.v4.f32	{%f3271, %f3272, %f3273, %f3274}, [retval0+0];
	
	//{
	}// Callseq End 342
	add.ftz.f32 	%f1074, %f3259, %f3272;
	add.ftz.f32 	%f1073, %f3193, %f3271;
	add.ftz.f32 	%f1075, %f3206, %f3273;
	sub.ftz.f32 	%f3275, %f3192, %f1075;
	sub.ftz.f32 	%f3276, %f3188, %f1073;
	sub.ftz.f32 	%f3277, %f3190, %f1074;
	mul.ftz.f32 	%f3278, %f3277, %f3277;
	fma.rn.ftz.f32 	%f3279, %f3276, %f3276, %f3278;
	fma.rn.ftz.f32 	%f1076, %f3275, %f3275, %f3279;
	// Callseq Start 343
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 16 .b8 param0[16];
	st.param.v4.f32	[param0+0], {%f3193, %f3259, %f3217, %f3280};
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	cellnoise_color, 
	(
	param0
	);
	ld.param.v4.f32	{%f3281, %f3282, %f3283, %f3284}, [retval0+0];
	
	//{
	}// Callseq End 343
	add.ftz.f32 	%f1078, %f3259, %f3282;
	add.ftz.f32 	%f1077, %f3193, %f3281;
	add.ftz.f32 	%f1079, %f3217, %f3283;
	sub.ftz.f32 	%f3285, %f3192, %f1079;
	sub.ftz.f32 	%f3286, %f3188, %f1077;
	sub.ftz.f32 	%f3287, %f3190, %f1078;
	mul.ftz.f32 	%f3288, %f3287, %f3287;
	fma.rn.ftz.f32 	%f3289, %f3286, %f3286, %f3288;
	fma.rn.ftz.f32 	%f1080, %f3285, %f3285, %f3289;
	cvt.rn.f32.s32	%f3290, %r708;
	// Callseq Start 344
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 16 .b8 param0[16];
	st.param.v4.f32	[param0+0], {%f3290, %f3194, %f3195, %f3291};
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	cellnoise_color, 
	(
	param0
	);
	ld.param.v4.f32	{%f3292, %f3293, %f3294, %f3295}, [retval0+0];
	
	//{
	}// Callseq End 344
	add.ftz.f32 	%f1082, %f3194, %f3293;
	add.ftz.f32 	%f1081, %f3290, %f3292;
	add.ftz.f32 	%f1083, %f3195, %f3294;
	sub.ftz.f32 	%f3296, %f3192, %f1083;
	sub.ftz.f32 	%f3297, %f3188, %f1081;
	sub.ftz.f32 	%f3298, %f3190, %f1082;
	mul.ftz.f32 	%f3299, %f3298, %f3298;
	fma.rn.ftz.f32 	%f3300, %f3297, %f3297, %f3299;
	fma.rn.ftz.f32 	%f1084, %f3296, %f3296, %f3300;
	// Callseq Start 345
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 16 .b8 param0[16];
	st.param.v4.f32	[param0+0], {%f3290, %f3194, %f3206, %f3301};
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	cellnoise_color, 
	(
	param0
	);
	ld.param.v4.f32	{%f3302, %f3303, %f3304, %f3305}, [retval0+0];
	
	//{
	}// Callseq End 345
	add.ftz.f32 	%f1086, %f3194, %f3303;
	add.ftz.f32 	%f1085, %f3290, %f3302;
	add.ftz.f32 	%f1087, %f3206, %f3304;
	sub.ftz.f32 	%f3306, %f3192, %f1087;
	sub.ftz.f32 	%f3307, %f3188, %f1085;
	sub.ftz.f32 	%f3308, %f3190, %f1086;
	mul.ftz.f32 	%f3309, %f3308, %f3308;
	fma.rn.ftz.f32 	%f3310, %f3307, %f3307, %f3309;
	fma.rn.ftz.f32 	%f1088, %f3306, %f3306, %f3310;
	// Callseq Start 346
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 16 .b8 param0[16];
	st.param.v4.f32	[param0+0], {%f3290, %f3194, %f3217, %f3311};
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	cellnoise_color, 
	(
	param0
	);
	ld.param.v4.f32	{%f3312, %f3313, %f3314, %f3315}, [retval0+0];
	
	//{
	}// Callseq End 346
	add.ftz.f32 	%f1090, %f3194, %f3313;
	add.ftz.f32 	%f1089, %f3290, %f3312;
	add.ftz.f32 	%f1091, %f3217, %f3314;
	sub.ftz.f32 	%f3316, %f3192, %f1091;
	sub.ftz.f32 	%f3317, %f3188, %f1089;
	sub.ftz.f32 	%f3318, %f3190, %f1090;
	mul.ftz.f32 	%f3319, %f3318, %f3318;
	fma.rn.ftz.f32 	%f3320, %f3317, %f3317, %f3319;
	fma.rn.ftz.f32 	%f1092, %f3316, %f3316, %f3320;
	// Callseq Start 347
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 16 .b8 param0[16];
	st.param.v4.f32	[param0+0], {%f3290, %f3228, %f3195, %f3321};
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	cellnoise_color, 
	(
	param0
	);
	ld.param.v4.f32	{%f3322, %f3323, %f3324, %f3325}, [retval0+0];
	
	//{
	}// Callseq End 347
	add.ftz.f32 	%f1094, %f3228, %f3323;
	add.ftz.f32 	%f1093, %f3290, %f3322;
	add.ftz.f32 	%f1095, %f3195, %f3324;
	sub.ftz.f32 	%f3326, %f3192, %f1095;
	sub.ftz.f32 	%f3327, %f3188, %f1093;
	sub.ftz.f32 	%f3328, %f3190, %f1094;
	mul.ftz.f32 	%f3329, %f3328, %f3328;
	fma.rn.ftz.f32 	%f3330, %f3327, %f3327, %f3329;
	fma.rn.ftz.f32 	%f1096, %f3326, %f3326, %f3330;
	// Callseq Start 348
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 16 .b8 param0[16];
	st.param.v4.f32	[param0+0], {%f3290, %f3228, %f3206, %f3331};
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	cellnoise_color, 
	(
	param0
	);
	ld.param.v4.f32	{%f3332, %f3333, %f3334, %f3335}, [retval0+0];
	
	//{
	}// Callseq End 348
	add.ftz.f32 	%f1098, %f3228, %f3333;
	add.ftz.f32 	%f1097, %f3290, %f3332;
	add.ftz.f32 	%f1099, %f3206, %f3334;
	sub.ftz.f32 	%f3336, %f3192, %f1099;
	sub.ftz.f32 	%f3337, %f3188, %f1097;
	sub.ftz.f32 	%f3338, %f3190, %f1098;
	mul.ftz.f32 	%f3339, %f3338, %f3338;
	fma.rn.ftz.f32 	%f3340, %f3337, %f3337, %f3339;
	fma.rn.ftz.f32 	%f1100, %f3336, %f3336, %f3340;
	// Callseq Start 349
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 16 .b8 param0[16];
	st.param.v4.f32	[param0+0], {%f3290, %f3228, %f3217, %f3341};
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	cellnoise_color, 
	(
	param0
	);
	ld.param.v4.f32	{%f3342, %f3343, %f3344, %f3345}, [retval0+0];
	
	//{
	}// Callseq End 349
	add.ftz.f32 	%f1102, %f3228, %f3343;
	add.ftz.f32 	%f1101, %f3290, %f3342;
	add.ftz.f32 	%f1103, %f3217, %f3344;
	sub.ftz.f32 	%f3346, %f3192, %f1103;
	sub.ftz.f32 	%f3347, %f3188, %f1101;
	sub.ftz.f32 	%f3348, %f3190, %f1102;
	mul.ftz.f32 	%f3349, %f3348, %f3348;
	fma.rn.ftz.f32 	%f3350, %f3347, %f3347, %f3349;
	fma.rn.ftz.f32 	%f1104, %f3346, %f3346, %f3350;
	// Callseq Start 350
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 16 .b8 param0[16];
	st.param.v4.f32	[param0+0], {%f3290, %f3259, %f3195, %f3351};
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	cellnoise_color, 
	(
	param0
	);
	ld.param.v4.f32	{%f3352, %f3353, %f3354, %f3355}, [retval0+0];
	
	//{
	}// Callseq End 350
	add.ftz.f32 	%f1106, %f3259, %f3353;
	add.ftz.f32 	%f1105, %f3290, %f3352;
	add.ftz.f32 	%f1107, %f3195, %f3354;
	sub.ftz.f32 	%f3356, %f3192, %f1107;
	sub.ftz.f32 	%f3357, %f3188, %f1105;
	sub.ftz.f32 	%f3358, %f3190, %f1106;
	mul.ftz.f32 	%f3359, %f3358, %f3358;
	fma.rn.ftz.f32 	%f3360, %f3357, %f3357, %f3359;
	fma.rn.ftz.f32 	%f1108, %f3356, %f3356, %f3360;
	// Callseq Start 351
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 16 .b8 param0[16];
	st.param.v4.f32	[param0+0], {%f3290, %f3259, %f3206, %f3361};
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	cellnoise_color, 
	(
	param0
	);
	ld.param.v4.f32	{%f3362, %f3363, %f3364, %f3365}, [retval0+0];
	
	//{
	}// Callseq End 351
	add.ftz.f32 	%f1110, %f3259, %f3363;
	add.ftz.f32 	%f1109, %f3290, %f3362;
	add.ftz.f32 	%f1111, %f3206, %f3364;
	sub.ftz.f32 	%f3366, %f3192, %f1111;
	sub.ftz.f32 	%f3367, %f3188, %f1109;
	sub.ftz.f32 	%f3368, %f3190, %f1110;
	mul.ftz.f32 	%f3369, %f3368, %f3368;
	fma.rn.ftz.f32 	%f3370, %f3367, %f3367, %f3369;
	fma.rn.ftz.f32 	%f1112, %f3366, %f3366, %f3370;
	// Callseq Start 352
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 16 .b8 param0[16];
	st.param.v4.f32	[param0+0], {%f3290, %f3259, %f3217, %f3371};
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	cellnoise_color, 
	(
	param0
	);
	ld.param.v4.f32	{%f3372, %f3373, %f3374, %f3375}, [retval0+0];
	
	//{
	}// Callseq End 352
	add.ftz.f32 	%f1114, %f3259, %f3373;
	add.ftz.f32 	%f1113, %f3290, %f3372;
	add.ftz.f32 	%f1115, %f3217, %f3374;
	sub.ftz.f32 	%f3376, %f3192, %f1115;
	sub.ftz.f32 	%f3377, %f3188, %f1113;
	sub.ftz.f32 	%f3378, %f3190, %f1114;
	mul.ftz.f32 	%f3379, %f3378, %f3378;
	fma.rn.ftz.f32 	%f3380, %f3377, %f3377, %f3379;
	fma.rn.ftz.f32 	%f1116, %f3376, %f3376, %f3380;
	add.s32 	%r716, %r708, 1;
	cvt.rn.f32.s32	%f3381, %r716;
	// Callseq Start 353
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 16 .b8 param0[16];
	st.param.v4.f32	[param0+0], {%f3381, %f3194, %f3195, %f3382};
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	cellnoise_color, 
	(
	param0
	);
	ld.param.v4.f32	{%f3383, %f3384, %f3385, %f3386}, [retval0+0];
	
	//{
	}// Callseq End 353
	add.ftz.f32 	%f1118, %f3194, %f3384;
	add.ftz.f32 	%f1117, %f3381, %f3383;
	add.ftz.f32 	%f1119, %f3195, %f3385;
	sub.ftz.f32 	%f3387, %f3192, %f1119;
	sub.ftz.f32 	%f3388, %f3188, %f1117;
	sub.ftz.f32 	%f3389, %f3190, %f1118;
	mul.ftz.f32 	%f3390, %f3389, %f3389;
	fma.rn.ftz.f32 	%f3391, %f3388, %f3388, %f3390;
	fma.rn.ftz.f32 	%f1120, %f3387, %f3387, %f3391;
	// Callseq Start 354
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 16 .b8 param0[16];
	st.param.v4.f32	[param0+0], {%f3381, %f3194, %f3206, %f3392};
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	cellnoise_color, 
	(
	param0
	);
	ld.param.v4.f32	{%f3393, %f3394, %f3395, %f3396}, [retval0+0];
	
	//{
	}// Callseq End 354
	add.ftz.f32 	%f1122, %f3194, %f3394;
	add.ftz.f32 	%f1121, %f3381, %f3393;
	add.ftz.f32 	%f1123, %f3206, %f3395;
	sub.ftz.f32 	%f3397, %f3192, %f1123;
	sub.ftz.f32 	%f3398, %f3188, %f1121;
	sub.ftz.f32 	%f3399, %f3190, %f1122;
	mul.ftz.f32 	%f3400, %f3399, %f3399;
	fma.rn.ftz.f32 	%f3401, %f3398, %f3398, %f3400;
	fma.rn.ftz.f32 	%f1124, %f3397, %f3397, %f3401;
	// Callseq Start 355
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 16 .b8 param0[16];
	st.param.v4.f32	[param0+0], {%f3381, %f3194, %f3217, %f3402};
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	cellnoise_color, 
	(
	param0
	);
	ld.param.v4.f32	{%f3403, %f3404, %f3405, %f3406}, [retval0+0];
	
	//{
	}// Callseq End 355
	add.ftz.f32 	%f1126, %f3194, %f3404;
	add.ftz.f32 	%f1125, %f3381, %f3403;
	add.ftz.f32 	%f1127, %f3217, %f3405;
	sub.ftz.f32 	%f3407, %f3192, %f1127;
	sub.ftz.f32 	%f3408, %f3188, %f1125;
	sub.ftz.f32 	%f3409, %f3190, %f1126;
	mul.ftz.f32 	%f3410, %f3409, %f3409;
	fma.rn.ftz.f32 	%f3411, %f3408, %f3408, %f3410;
	fma.rn.ftz.f32 	%f1128, %f3407, %f3407, %f3411;
	// Callseq Start 356
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 16 .b8 param0[16];
	st.param.v4.f32	[param0+0], {%f3381, %f3228, %f3195, %f3412};
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	cellnoise_color, 
	(
	param0
	);
	ld.param.v4.f32	{%f3413, %f3414, %f3415, %f3416}, [retval0+0];
	
	//{
	}// Callseq End 356
	add.ftz.f32 	%f1130, %f3228, %f3414;
	add.ftz.f32 	%f1129, %f3381, %f3413;
	add.ftz.f32 	%f1131, %f3195, %f3415;
	sub.ftz.f32 	%f3417, %f3192, %f1131;
	sub.ftz.f32 	%f3418, %f3188, %f1129;
	sub.ftz.f32 	%f3419, %f3190, %f1130;
	mul.ftz.f32 	%f3420, %f3419, %f3419;
	fma.rn.ftz.f32 	%f3421, %f3418, %f3418, %f3420;
	fma.rn.ftz.f32 	%f1132, %f3417, %f3417, %f3421;
	// Callseq Start 357
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 16 .b8 param0[16];
	st.param.v4.f32	[param0+0], {%f3381, %f3228, %f3206, %f3422};
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	cellnoise_color, 
	(
	param0
	);
	ld.param.v4.f32	{%f3423, %f3424, %f3425, %f3426}, [retval0+0];
	
	//{
	}// Callseq End 357
	add.ftz.f32 	%f1134, %f3228, %f3424;
	add.ftz.f32 	%f1133, %f3381, %f3423;
	add.ftz.f32 	%f1135, %f3206, %f3425;
	sub.ftz.f32 	%f3427, %f3192, %f1135;
	sub.ftz.f32 	%f3428, %f3188, %f1133;
	sub.ftz.f32 	%f3429, %f3190, %f1134;
	mul.ftz.f32 	%f3430, %f3429, %f3429;
	fma.rn.ftz.f32 	%f3431, %f3428, %f3428, %f3430;
	fma.rn.ftz.f32 	%f1136, %f3427, %f3427, %f3431;
	// Callseq Start 358
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 16 .b8 param0[16];
	st.param.v4.f32	[param0+0], {%f3381, %f3228, %f3217, %f3432};
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	cellnoise_color, 
	(
	param0
	);
	ld.param.v4.f32	{%f3433, %f3434, %f3435, %f3436}, [retval0+0];
	
	//{
	}// Callseq End 358
	add.ftz.f32 	%f1138, %f3228, %f3434;
	add.ftz.f32 	%f1137, %f3381, %f3433;
	add.ftz.f32 	%f1139, %f3217, %f3435;
	sub.ftz.f32 	%f3437, %f3192, %f1139;
	sub.ftz.f32 	%f3438, %f3188, %f1137;
	sub.ftz.f32 	%f3439, %f3190, %f1138;
	mul.ftz.f32 	%f3440, %f3439, %f3439;
	fma.rn.ftz.f32 	%f3441, %f3438, %f3438, %f3440;
	fma.rn.ftz.f32 	%f1140, %f3437, %f3437, %f3441;
	// Callseq Start 359
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 16 .b8 param0[16];
	st.param.v4.f32	[param0+0], {%f3381, %f3259, %f3195, %f3442};
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	cellnoise_color, 
	(
	param0
	);
	ld.param.v4.f32	{%f3443, %f3444, %f3445, %f3446}, [retval0+0];
	
	//{
	}// Callseq End 359
	add.ftz.f32 	%f1142, %f3259, %f3444;
	add.ftz.f32 	%f1141, %f3381, %f3443;
	add.ftz.f32 	%f1143, %f3195, %f3445;
	sub.ftz.f32 	%f3447, %f3192, %f1143;
	sub.ftz.f32 	%f3448, %f3188, %f1141;
	sub.ftz.f32 	%f3449, %f3190, %f1142;
	mul.ftz.f32 	%f3450, %f3449, %f3449;
	fma.rn.ftz.f32 	%f3451, %f3448, %f3448, %f3450;
	fma.rn.ftz.f32 	%f1144, %f3447, %f3447, %f3451;
	// Callseq Start 360
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 16 .b8 param0[16];
	st.param.v4.f32	[param0+0], {%f3381, %f3259, %f3206, %f3452};
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	cellnoise_color, 
	(
	param0
	);
	ld.param.v4.f32	{%f3453, %f3454, %f3455, %f3456}, [retval0+0];
	
	//{
	}// Callseq End 360
	add.ftz.f32 	%f1146, %f3259, %f3454;
	add.ftz.f32 	%f1145, %f3381, %f3453;
	add.ftz.f32 	%f1147, %f3206, %f3455;
	sub.ftz.f32 	%f3457, %f3192, %f1147;
	sub.ftz.f32 	%f3458, %f3188, %f1145;
	sub.ftz.f32 	%f3459, %f3190, %f1146;
	mul.ftz.f32 	%f3460, %f3459, %f3459;
	fma.rn.ftz.f32 	%f3461, %f3458, %f3458, %f3460;
	fma.rn.ftz.f32 	%f1148, %f3457, %f3457, %f3461;
	// Callseq Start 361
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 16 .b8 param0[16];
	st.param.v4.f32	[param0+0], {%f3381, %f3259, %f3217, %f3462};
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	cellnoise_color, 
	(
	param0
	);
	ld.param.v4.f32	{%f3463, %f3464, %f3465, %f3466}, [retval0+0];
	
	//{
	}// Callseq End 361
	add.ftz.f32 	%f1150, %f3259, %f3464;
	add.ftz.f32 	%f1149, %f3381, %f3463;
	add.ftz.f32 	%f1151, %f3217, %f3465;
	sub.ftz.f32 	%f3467, %f3192, %f1151;
	sub.ftz.f32 	%f3468, %f3188, %f1149;
	sub.ftz.f32 	%f3469, %f3190, %f1150;
	mul.ftz.f32 	%f3470, %f3469, %f3469;
	fma.rn.ftz.f32 	%f3471, %f3468, %f3468, %f3470;
	fma.rn.ftz.f32 	%f1152, %f3467, %f3467, %f3471;
	setp.eq.s32	%p409, %r532, 0;
	@%p409 bra 	BB17_690;
	bra.uni 	BB17_689;

BB17_690:
	mov.f32 	%f3580, 0f501502F9;
	min.f32 	%f3581, %f1048, %f3580;
	min.f32 	%f3582, %f1052, %f3581;
	min.f32 	%f3583, %f1056, %f3582;
	min.f32 	%f3584, %f1060, %f3583;
	min.f32 	%f3585, %f1064, %f3584;
	min.f32 	%f3586, %f1068, %f3585;
	min.f32 	%f3587, %f1072, %f3586;
	min.f32 	%f3588, %f1076, %f3587;
	min.f32 	%f3589, %f1080, %f3588;
	min.f32 	%f3590, %f1084, %f3589;
	min.f32 	%f3591, %f1088, %f3590;
	min.f32 	%f3592, %f1092, %f3591;
	min.f32 	%f3593, %f1096, %f3592;
	min.f32 	%f3594, %f1100, %f3593;
	min.f32 	%f3595, %f1104, %f3594;
	min.f32 	%f3596, %f1108, %f3595;
	min.f32 	%f3597, %f1112, %f3596;
	min.f32 	%f3598, %f1116, %f3597;
	min.f32 	%f3599, %f1120, %f3598;
	min.f32 	%f3600, %f1124, %f3599;
	min.f32 	%f3601, %f1128, %f3600;
	min.f32 	%f3602, %f1132, %f3601;
	min.f32 	%f3603, %f1136, %f3602;
	min.f32 	%f3604, %f1140, %f3603;
	min.f32 	%f3605, %f1144, %f3604;
	min.f32 	%f3606, %f1148, %f3605;
	min.f32 	%f7256, %f1152, %f3606;
	mov.f32 	%f7255, %f7256;
	mov.f32 	%f7254, %f7256;
	mov.f32 	%f7253, %f7256;
	bra.uni 	BB17_691;

BB17_323:
	setp.gt.s32	%p169, %r569, 13;
	@%p169 bra 	BB17_337;

	setp.gt.s32	%p176, %r569, 10;
	@%p176 bra 	BB17_328;

	setp.eq.s32	%p180, %r569, 9;
	@%p180 bra 	BB17_474;
	bra.uni 	BB17_326;

BB17_474:
	mov.f32 	%f2622, 0f3F800000;
	sub.ftz.f32 	%f573, %f2622, %f256;
	add.ftz.f32 	%f574, %f256, %f256;
	setp.ltu.ftz.f32	%p266, %f244, 0f3F000000;
	@%p266 bra 	BB17_476;
	bra.uni 	BB17_475;

BB17_476:
	fma.rn.ftz.f32 	%f2628, %f574, %f250, %f573;
	mul.rn.f32 	%f7065, %f244, %f2628;
	bra.uni 	BB17_477;

BB17_1015:
	mul.wide.u32 	%rd776, %r366, 4;
	add.s64 	%rd777, %rd1, %rd776;
	ld.local.f32 	%f7326, [%rd777];
	ld.local.f32 	%f7331, [%rd777+4];
	ld.local.f32 	%f7332, [%rd777+8];

BB17_1017:
	mov.f32 	%f7329, %f7331;
	mov.f32 	%f7324, %f7326;
	ld.global.v4.f32 	{%f5072, %f5073, %f5074, %f5075}, [%rd3+48];
	mov.f32 	%f7338, %f5074;
	mov.f32 	%f7337, %f5073;
	mov.f32 	%f7336, %f5072;
	ld.global.v4.f32 	{%f5076, %f5077, %f5078, %f5079}, [%rd3+64];
	mov.f32 	%f7335, %f5078;
	mov.f32 	%f7334, %f5077;
	mov.f32 	%f7333, %f5076;
	setp.lt.u32	%p692, %r532, 16777216;
	@%p692 bra 	BB17_1023;

	ld.global.u32 	%r1136, [%rd3+24];
	mul.lo.s32 	%r1137, %r1136, 12;
	ld.global.u64 	%rd778, [%rd4+-152];
	mul.wide.s32 	%rd779, %r1137, 16;
	add.s64 	%rd29, %rd778, %rd779;
	ld.global.v4.f32 	{%f5080, %f5081, %f5082, %f5083}, [%rd29];
	ld.global.v4.f32 	{%f5085, %f5086, %f5087, %f5088}, [%rd29+16];
	ld.global.v4.f32 	{%f5090, %f5091, %f5092, %f5093}, [%rd29+32];
	mul.ftz.f32 	%f5101, %f7329, %f5085;
	fma.rn.ftz.f32 	%f5102, %f5080, %f7324, %f5101;
	fma.rn.ftz.f32 	%f7325, %f5090, %f7332, %f5102;
	mul.ftz.f32 	%f5103, %f7329, %f5086;
	fma.rn.ftz.f32 	%f5104, %f5081, %f7324, %f5103;
	fma.rn.ftz.f32 	%f7330, %f5091, %f7332, %f5104;
	mul.ftz.f32 	%f5105, %f7329, %f5087;
	fma.rn.ftz.f32 	%f5106, %f5082, %f7324, %f5105;
	fma.rn.ftz.f32 	%f7332, %f5092, %f7332, %f5106;
	abs.f32 	%f5107, %f7325;
	setp.neu.ftz.f32	%p693, %f5107, 0f00000000;
	@%p693 bra 	BB17_1021;

	abs.f32 	%f5108, %f7330;
	setp.neu.ftz.f32	%p694, %f5108, 0f00000000;
	@%p694 bra 	BB17_1021;

	abs.f32 	%f5109, %f7332;
	setp.equ.ftz.f32	%p695, %f5109, 0f00000000;
	@%p695 bra 	BB17_1022;

BB17_1021:
	mul.ftz.f32 	%f5110, %f7330, %f7330;
	fma.rn.ftz.f32 	%f5111, %f7325, %f7325, %f5110;
	fma.rn.ftz.f32 	%f5112, %f7332, %f7332, %f5111;
	rsqrt.approx.ftz.f32 	%f5113, %f5112;
	mul.ftz.f32 	%f7332, %f7332, %f5113;
	mul.ftz.f32 	%f7330, %f7330, %f5113;
	mul.ftz.f32 	%f7325, %f7325, %f5113;

BB17_1022:
	mov.f32 	%f7329, %f7330;
	mov.f32 	%f7324, %f7325;
	ld.global.v4.f32 	{%f5114, %f5115, %f5116, %f5117}, [%rd29+64];
	mul.ftz.f32 	%f5120, %f5073, %f5115;
	fma.rn.ftz.f32 	%f5121, %f5072, %f5114, %f5120;
	fma.rn.ftz.f32 	%f7336, %f5074, %f5116, %f5121;
	ld.global.v4.f32 	{%f5123, %f5124, %f5125, %f5126}, [%rd29+80];
	mul.ftz.f32 	%f5129, %f5073, %f5124;
	fma.rn.ftz.f32 	%f5130, %f5072, %f5123, %f5129;
	fma.rn.ftz.f32 	%f7337, %f5074, %f5125, %f5130;
	ld.global.v4.f32 	{%f5132, %f5133, %f5134, %f5135}, [%rd29+96];
	mul.ftz.f32 	%f5138, %f5073, %f5133;
	fma.rn.ftz.f32 	%f5139, %f5072, %f5132, %f5138;
	fma.rn.ftz.f32 	%f7338, %f5074, %f5134, %f5139;
	mul.ftz.f32 	%f5141, %f5077, %f5115;
	fma.rn.ftz.f32 	%f5142, %f5076, %f5114, %f5141;
	fma.rn.ftz.f32 	%f7333, %f5078, %f5116, %f5142;
	mul.ftz.f32 	%f5143, %f5077, %f5124;
	fma.rn.ftz.f32 	%f5144, %f5076, %f5123, %f5143;
	fma.rn.ftz.f32 	%f7334, %f5078, %f5125, %f5144;
	mul.ftz.f32 	%f5145, %f5077, %f5133;
	fma.rn.ftz.f32 	%f5146, %f5076, %f5132, %f5145;
	fma.rn.ftz.f32 	%f7335, %f5078, %f5134, %f5146;

BB17_1023:
	shr.u32 	%r1138, %r532, 8;
	and.b32  	%r1139, %r532, 16711680;
	mul.ftz.f32 	%f5147, %f7329, %f7335;
	neg.ftz.f32 	%f5148, %f5147;
	mul.ftz.f32 	%f5149, %f7332, %f7333;
	neg.ftz.f32 	%f5150, %f5149;
	mul.ftz.f32 	%f5151, %f7324, %f7334;
	neg.ftz.f32 	%f5152, %f5151;
	fma.rn.ftz.f32 	%f5153, %f7333, %f7329, %f5152;
	fma.rn.ftz.f32 	%f5154, %f7334, %f7332, %f5148;
	fma.rn.ftz.f32 	%f5155, %f7335, %f7324, %f5150;
	mul.ftz.f32 	%f5156, %f7332, %f7337;
	neg.ftz.f32 	%f5157, %f5156;
	mul.ftz.f32 	%f5158, %f7324, %f7338;
	neg.ftz.f32 	%f5159, %f5158;
	mul.ftz.f32 	%f5160, %f7329, %f7336;
	neg.ftz.f32 	%f5161, %f5160;
	fma.rn.ftz.f32 	%f5162, %f7324, %f7337, %f5161;
	fma.rn.ftz.f32 	%f5163, %f7332, %f7336, %f5159;
	fma.rn.ftz.f32 	%f5164, %f7329, %f7338, %f5157;
	and.b32  	%r1140, %r533, 255;
	shr.u32 	%r1141, %r533, 8;
	shr.u32 	%r1142, %r533, 16;
	shr.u32 	%r1143, %r533, 24;
	mul.wide.u32 	%rd780, %r1140, 4;
	add.s64 	%rd781, %rd1, %rd780;
	mul.wide.u32 	%rd782, %r1141, 4;
	and.b64  	%rd783, %rd782, 1020;
	add.s64 	%rd784, %rd1, %rd783;
	mul.wide.u32 	%rd785, %r1142, 4;
	and.b64  	%rd786, %rd785, 1020;
	add.s64 	%rd787, %rd1, %rd786;
	mul.ftz.f32 	%f5165, %f7337, %f5155;
	fma.rn.ftz.f32 	%f5166, %f7336, %f5154, %f5165;
	fma.rn.ftz.f32 	%f1710, %f7338, %f5153, %f5166;
	ld.local.f32 	%f5167, [%rd784];
	ld.local.f32 	%f5168, [%rd781];
	sub.ftz.f32 	%f5169, %f5167, %f5168;
	ld.local.f32 	%f5170, [%rd787];
	sub.ftz.f32 	%f5171, %f5170, %f5168;
	mul.ftz.f32 	%f5172, %f5164, %f5171;
	mul.ftz.f32 	%f5173, %f5163, %f5171;
	mul.ftz.f32 	%f5174, %f5162, %f5171;
	fma.rn.ftz.f32 	%f1713, %f5169, %f5153, %f5174;
	fma.rn.ftz.f32 	%f1712, %f5169, %f5155, %f5173;
	fma.rn.ftz.f32 	%f1711, %f5169, %f5154, %f5172;
	abs.f32 	%f1714, %f1710;
	mul.wide.u32 	%rd788, %r1143, 4;
	add.s64 	%rd789, %rd1, %rd788;
	ld.local.f32 	%f1715, [%rd789];
	mul.wide.u32 	%rd790, %r1138, 4;
	and.b64  	%rd791, %rd790, 1020;
	add.s64 	%rd792, %rd1, %rd791;
	ld.local.f32 	%f7339, [%rd792];
	setp.eq.s32	%p696, %r1139, 0;
	@%p696 bra 	BB17_1025;

	mov.f32 	%f5175, 0fBF800000;
	mul.rn.f32 	%f7339, %f7339, %f5175;

BB17_1025:
	mov.f32 	%f5176, 0f00000000;
	max.f32 	%f1719, %f1715, %f5176;
	setp.ltu.ftz.f32	%p697, %f1710, 0f00000000;
	selp.f32	%f5177, 0fBF800000, 0f3F800000, %p697;
	mul.ftz.f32 	%f5178, %f5177, %f7339;
	mul.ftz.f32 	%f5179, %f1713, %f5178;
	mul.ftz.f32 	%f5180, %f1712, %f5178;
	mul.ftz.f32 	%f5181, %f1711, %f5178;
	neg.ftz.f32 	%f5182, %f5181;
	neg.ftz.f32 	%f5183, %f5180;
	neg.ftz.f32 	%f5184, %f5179;
	fma.rn.ftz.f32 	%f7342, %f1714, %f7332, %f5184;
	fma.rn.ftz.f32 	%f1724, %f1714, %f7329, %f5183;
	fma.rn.ftz.f32 	%f1723, %f1714, %f7324, %f5182;
	mov.f32 	%f7341, %f1724;
	mov.f32 	%f7340, %f1723;
	abs.f32 	%f5185, %f1723;
	setp.neu.ftz.f32	%p698, %f5185, 0f00000000;
	@%p698 bra 	BB17_1028;

	abs.f32 	%f5186, %f1724;
	setp.neu.ftz.f32	%p699, %f5186, 0f00000000;
	@%p699 bra 	BB17_1028;

	abs.f32 	%f5187, %f7342;
	setp.equ.ftz.f32	%p700, %f5187, 0f00000000;
	@%p700 bra 	BB17_1029;

BB17_1028:
	mul.ftz.f32 	%f5188, %f1724, %f1724;
	fma.rn.ftz.f32 	%f5189, %f1723, %f1723, %f5188;
	fma.rn.ftz.f32 	%f5190, %f7342, %f7342, %f5189;
	rsqrt.approx.ftz.f32 	%f5191, %f5190;
	mul.ftz.f32 	%f7342, %f7342, %f5191;
	mul.ftz.f32 	%f7341, %f1724, %f5191;
	mul.ftz.f32 	%f7340, %f1723, %f5191;

BB17_1029:
	mov.f32 	%f5192, 0f3F800000;
	sub.ftz.f32 	%f5193, %f5192, %f1719;
	mul.ftz.f32 	%f5194, %f7324, %f5193;
	mul.ftz.f32 	%f5195, %f7332, %f5193;
	mul.ftz.f32 	%f5196, %f7329, %f5193;
	fma.rn.ftz.f32 	%f1735, %f1719, %f7341, %f5196;
	fma.rn.ftz.f32 	%f7349, %f1719, %f7342, %f5195;
	fma.rn.ftz.f32 	%f1734, %f1719, %f7340, %f5194;
	mov.f32 	%f7348, %f1735;
	mov.f32 	%f7345, %f1734;
	abs.f32 	%f5197, %f1734;
	setp.neu.ftz.f32	%p701, %f5197, 0f00000000;
	@%p701 bra 	BB17_1032;

	abs.f32 	%f5198, %f1735;
	setp.neu.ftz.f32	%p702, %f5198, 0f00000000;
	@%p702 bra 	BB17_1032;

	abs.f32 	%f5199, %f7349;
	setp.equ.ftz.f32	%p703, %f5199, 0f00000000;
	@%p703 bra 	BB17_1033;

BB17_1032:
	mul.ftz.f32 	%f5200, %f1735, %f1735;
	fma.rn.ftz.f32 	%f5201, %f1734, %f1734, %f5200;
	fma.rn.ftz.f32 	%f5202, %f7349, %f7349, %f5201;
	rsqrt.approx.ftz.f32 	%f5203, %f5202;
	mul.ftz.f32 	%f7349, %f7349, %f5203;
	mul.ftz.f32 	%f7348, %f1735, %f5203;
	mul.ftz.f32 	%f7345, %f1734, %f5203;

BB17_1033:
	mov.f32 	%f1740, %f7348;
	mov.f32 	%f1739, %f7345;
	mov.f32 	%f7344, %f1739;
	mov.f32 	%f7347, %f1740;
	@%p692 bra 	BB17_1038;

	ld.global.u32 	%r1144, [%rd3+24];
	mad.lo.s32 	%r1145, %r1144, 12, 4;
	ld.global.u64 	%rd793, [%rd4+-152];
	mul.wide.s32 	%rd794, %r1145, 16;
	add.s64 	%rd795, %rd793, %rd794;
	ld.global.v4.f32 	{%f5204, %f5205, %f5206, %f5207}, [%rd795];
	ld.global.v4.f32 	{%f5209, %f5210, %f5211, %f5212}, [%rd795+16];
	ld.global.v4.f32 	{%f5214, %f5215, %f5216, %f5217}, [%rd795+32];
	mul.ftz.f32 	%f5225, %f1740, %f5209;
	fma.rn.ftz.f32 	%f5226, %f5204, %f1739, %f5225;
	fma.rn.ftz.f32 	%f1745, %f5214, %f7349, %f5226;
	mul.ftz.f32 	%f5227, %f1740, %f5210;
	fma.rn.ftz.f32 	%f5228, %f5205, %f1739, %f5227;
	fma.rn.ftz.f32 	%f1746, %f5215, %f7349, %f5228;
	mul.ftz.f32 	%f5229, %f1740, %f5211;
	fma.rn.ftz.f32 	%f5230, %f5206, %f1739, %f5229;
	fma.rn.ftz.f32 	%f7349, %f5216, %f7349, %f5230;
	abs.f32 	%f5231, %f1745;
	setp.neu.ftz.f32	%p705, %f5231, 0f00000000;
	@%p705 bra 	BB17_1037;

	abs.f32 	%f5232, %f1746;
	setp.neu.ftz.f32	%p706, %f5232, 0f00000000;
	@%p706 bra 	BB17_1037;

	abs.f32 	%f5233, %f7349;
	setp.equ.ftz.f32	%p707, %f5233, 0f00000000;
	mov.f32 	%f7344, %f1745;
	mov.f32 	%f7347, %f1746;
	@%p707 bra 	BB17_1038;

BB17_1037:
	mul.ftz.f32 	%f5234, %f1746, %f1746;
	fma.rn.ftz.f32 	%f5235, %f1745, %f1745, %f5234;
	fma.rn.ftz.f32 	%f5236, %f7349, %f7349, %f5235;
	rsqrt.approx.ftz.f32 	%f5237, %f5236;
	mul.ftz.f32 	%f7349, %f7349, %f5237;
	mul.ftz.f32 	%f7347, %f1746, %f5237;
	mul.ftz.f32 	%f7344, %f1745, %f5237;

BB17_1038:
	mul.wide.u32 	%rd796, %r534, 4;
	add.s64 	%rd797, %rd1, %rd796;
	st.local.f32 	[%rd797], %f7344;
	add.s32 	%r1146, %r534, 1;
	mul.wide.u32 	%rd798, %r1146, 4;
	add.s64 	%rd799, %rd1, %rd798;
	st.local.f32 	[%rd799], %f7347;
	add.s32 	%r1147, %r534, 2;
	mul.wide.u32 	%rd800, %r1147, 4;
	add.s64 	%rd801, %rd1, %rd800;
	st.local.f32 	[%rd801], %f7349;
	bra.uni 	BB17_781;

BB17_644:
	mul.wide.u32 	%rd329, %r155, 4;
	add.s64 	%rd330, %rd1, %rd329;
	ld.local.f32 	%f7198, [%rd330];

BB17_646:
	setp.eq.s32	%p378, %r156, 255;
	@%p378 bra 	BB17_648;
	bra.uni 	BB17_647;

BB17_648:
	mov.b32 	 %f7199, %r695;
	bra.uni 	BB17_649;

BB17_689:
	setp.ltu.ftz.f32	%p410, %f1048, 0f501502F9;
	selp.f32	%f3472, %f1048, 0f501502F9, %p410;
	setp.ltu.ftz.f32	%p411, %f1052, %f3472;
	selp.f32	%f3473, %f1049, %f1045, %p411;
	selp.f32	%f3474, %f1050, %f1046, %p411;
	selp.f32	%f3475, %f1051, %f1047, %p411;
	selp.f32	%f3476, %f1052, %f3472, %p411;
	setp.ltu.ftz.f32	%p412, %f1056, %f3476;
	selp.f32	%f3477, %f1055, %f3475, %p412;
	selp.f32	%f3478, %f1054, %f3474, %p412;
	selp.f32	%f3479, %f1053, %f3473, %p412;
	selp.f32	%f3480, %f1056, %f3476, %p412;
	setp.ltu.ftz.f32	%p413, %f1060, %f3480;
	selp.f32	%f3481, %f1057, %f3479, %p413;
	selp.f32	%f3482, %f1058, %f3478, %p413;
	selp.f32	%f3483, %f1059, %f3477, %p413;
	selp.f32	%f3484, %f1060, %f3480, %p413;
	setp.ltu.ftz.f32	%p414, %f1064, %f3484;
	selp.f32	%f3485, %f1063, %f3483, %p414;
	selp.f32	%f3486, %f1062, %f3482, %p414;
	selp.f32	%f3487, %f1061, %f3481, %p414;
	selp.f32	%f3488, %f1064, %f3484, %p414;
	setp.ltu.ftz.f32	%p415, %f1068, %f3488;
	selp.f32	%f3489, %f1065, %f3487, %p415;
	selp.f32	%f3490, %f1066, %f3486, %p415;
	selp.f32	%f3491, %f1067, %f3485, %p415;
	selp.f32	%f3492, %f1068, %f3488, %p415;
	setp.ltu.ftz.f32	%p416, %f1072, %f3492;
	selp.f32	%f3493, %f1071, %f3491, %p416;
	selp.f32	%f3494, %f1070, %f3490, %p416;
	selp.f32	%f3495, %f1069, %f3489, %p416;
	selp.f32	%f3496, %f1072, %f3492, %p416;
	setp.ltu.ftz.f32	%p417, %f1076, %f3496;
	selp.f32	%f3497, %f1073, %f3495, %p417;
	selp.f32	%f3498, %f1074, %f3494, %p417;
	selp.f32	%f3499, %f1075, %f3493, %p417;
	selp.f32	%f3500, %f1076, %f3496, %p417;
	setp.ltu.ftz.f32	%p418, %f1080, %f3500;
	selp.f32	%f3501, %f1079, %f3499, %p418;
	selp.f32	%f3502, %f1078, %f3498, %p418;
	selp.f32	%f3503, %f1077, %f3497, %p418;
	selp.f32	%f3504, %f1080, %f3500, %p418;
	setp.ltu.ftz.f32	%p419, %f1084, %f3504;
	selp.f32	%f3505, %f1081, %f3503, %p419;
	selp.f32	%f3506, %f1082, %f3502, %p419;
	selp.f32	%f3507, %f1083, %f3501, %p419;
	selp.f32	%f3508, %f1084, %f3504, %p419;
	setp.ltu.ftz.f32	%p420, %f1088, %f3508;
	selp.f32	%f3509, %f1087, %f3507, %p420;
	selp.f32	%f3510, %f1086, %f3506, %p420;
	selp.f32	%f3511, %f1085, %f3505, %p420;
	selp.f32	%f3512, %f1088, %f3508, %p420;
	setp.ltu.ftz.f32	%p421, %f1092, %f3512;
	selp.f32	%f3513, %f1089, %f3511, %p421;
	selp.f32	%f3514, %f1090, %f3510, %p421;
	selp.f32	%f3515, %f1091, %f3509, %p421;
	selp.f32	%f3516, %f1092, %f3512, %p421;
	setp.ltu.ftz.f32	%p422, %f1096, %f3516;
	selp.f32	%f3517, %f1095, %f3515, %p422;
	selp.f32	%f3518, %f1094, %f3514, %p422;
	selp.f32	%f3519, %f1093, %f3513, %p422;
	selp.f32	%f3520, %f1096, %f3516, %p422;
	setp.ltu.ftz.f32	%p423, %f1100, %f3520;
	selp.f32	%f3521, %f1097, %f3519, %p423;
	selp.f32	%f3522, %f1098, %f3518, %p423;
	selp.f32	%f3523, %f1099, %f3517, %p423;
	selp.f32	%f3524, %f1100, %f3520, %p423;
	setp.ltu.ftz.f32	%p424, %f1104, %f3524;
	selp.f32	%f3525, %f1103, %f3523, %p424;
	selp.f32	%f3526, %f1102, %f3522, %p424;
	selp.f32	%f3527, %f1101, %f3521, %p424;
	selp.f32	%f3528, %f1104, %f3524, %p424;
	setp.ltu.ftz.f32	%p425, %f1108, %f3528;
	selp.f32	%f3529, %f1105, %f3527, %p425;
	selp.f32	%f3530, %f1106, %f3526, %p425;
	selp.f32	%f3531, %f1107, %f3525, %p425;
	selp.f32	%f3532, %f1108, %f3528, %p425;
	setp.ltu.ftz.f32	%p426, %f1112, %f3532;
	selp.f32	%f3533, %f1111, %f3531, %p426;
	selp.f32	%f3534, %f1110, %f3530, %p426;
	selp.f32	%f3535, %f1109, %f3529, %p426;
	selp.f32	%f3536, %f1112, %f3532, %p426;
	setp.ltu.ftz.f32	%p427, %f1116, %f3536;
	selp.f32	%f3537, %f1113, %f3535, %p427;
	selp.f32	%f3538, %f1114, %f3534, %p427;
	selp.f32	%f3539, %f1115, %f3533, %p427;
	selp.f32	%f3540, %f1116, %f3536, %p427;
	setp.ltu.ftz.f32	%p428, %f1120, %f3540;
	selp.f32	%f3541, %f1119, %f3539, %p428;
	selp.f32	%f3542, %f1118, %f3538, %p428;
	selp.f32	%f3543, %f1117, %f3537, %p428;
	selp.f32	%f3544, %f1120, %f3540, %p428;
	setp.ltu.ftz.f32	%p429, %f1124, %f3544;
	selp.f32	%f3545, %f1121, %f3543, %p429;
	selp.f32	%f3546, %f1122, %f3542, %p429;
	selp.f32	%f3547, %f1123, %f3541, %p429;
	selp.f32	%f3548, %f1124, %f3544, %p429;
	setp.ltu.ftz.f32	%p430, %f1128, %f3548;
	selp.f32	%f3549, %f1127, %f3547, %p430;
	selp.f32	%f3550, %f1126, %f3546, %p430;
	selp.f32	%f3551, %f1125, %f3545, %p430;
	selp.f32	%f3552, %f1128, %f3548, %p430;
	setp.ltu.ftz.f32	%p431, %f1132, %f3552;
	selp.f32	%f3553, %f1129, %f3551, %p431;
	selp.f32	%f3554, %f1130, %f3550, %p431;
	selp.f32	%f3555, %f1131, %f3549, %p431;
	selp.f32	%f3556, %f1132, %f3552, %p431;
	setp.ltu.ftz.f32	%p432, %f1136, %f3556;
	selp.f32	%f3557, %f1135, %f3555, %p432;
	selp.f32	%f3558, %f1134, %f3554, %p432;
	selp.f32	%f3559, %f1133, %f3553, %p432;
	selp.f32	%f3560, %f1136, %f3556, %p432;
	setp.ltu.ftz.f32	%p433, %f1140, %f3560;
	selp.f32	%f3561, %f1137, %f3559, %p433;
	selp.f32	%f3562, %f1138, %f3558, %p433;
	selp.f32	%f3563, %f1139, %f3557, %p433;
	selp.f32	%f3564, %f1140, %f3560, %p433;
	setp.ltu.ftz.f32	%p434, %f1144, %f3564;
	selp.f32	%f3565, %f1143, %f3563, %p434;
	selp.f32	%f3566, %f1142, %f3562, %p434;
	selp.f32	%f3567, %f1141, %f3561, %p434;
	selp.f32	%f3568, %f1144, %f3564, %p434;
	setp.ltu.ftz.f32	%p435, %f1148, %f3568;
	selp.f32	%f3569, %f1145, %f3567, %p435;
	selp.f32	%f3570, %f1146, %f3566, %p435;
	selp.f32	%f3571, %f1147, %f3565, %p435;
	selp.f32	%f3572, %f1148, %f3568, %p435;
	setp.ltu.ftz.f32	%p436, %f1152, %f3572;
	selp.f32	%f3573, %f1151, %f3571, %p436;
	selp.f32	%f3574, %f1150, %f3570, %p436;
	selp.f32	%f3575, %f1149, %f3569, %p436;
	// Callseq Start 362
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 16 .b8 param0[16];
	st.param.v4.f32	[param0+0], {%f3575, %f3574, %f3573, %f3576};
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	cellnoise_color, 
	(
	param0
	);
	ld.param.v4.f32	{%f7253, %f7254, %f7255, %f3577}, [retval0+0];
	
	//{
	}// Callseq End 362
	add.ftz.f32 	%f3578, %f7253, %f7254;
	add.ftz.f32 	%f3579, %f7255, %f3578;
	mul.ftz.f32 	%f7256, %f3579, 0f3EAAAAAB;

BB17_691:
	bfe.u32 	%r717, %r533, 16, 8;
	setp.eq.s32	%p437, %r717, 255;
	@%p437 bra 	BB17_693;

	bfe.u32 	%r718, %r533, 16, 8;
	mul.wide.u32 	%rd347, %r718, 4;
	add.s64 	%rd348, %rd1, %rd347;
	st.local.f32 	[%rd348], %f7256;

BB17_693:
	shr.u32 	%r719, %r533, 24;
	setp.eq.s32	%p438, %r719, 255;
	mov.f32 	%f6293, %f1;
	mov.f32 	%f6440, %f6293;
	mov.f32 	%f6484, %f2;
	mov.f32 	%f6631, %f6484;
	mov.f32 	%f6676, %f4;
	mov.f32 	%f6823, %f6676;
	mov.f32 	%f6867, %f5;
	mov.f32 	%f7014, %f6867;
	mov.u32 	%r1655, %r7;
	mov.u32 	%r1808, %r1655;
	@%p438 bra 	BB17_1;

	mul.wide.u32 	%rd349, %r719, 4;
	add.s64 	%rd350, %rd1, %rd349;
	st.local.f32 	[%rd350], %f7253;
	st.local.f32 	[%rd350+4], %f7254;
	st.local.f32 	[%rd350+8], %f7255;
	bra.uni 	BB17_781;

BB17_647:
	mul.wide.u32 	%rd331, %r156, 4;
	add.s64 	%rd332, %rd1, %rd331;
	ld.local.f32 	%f7199, [%rd332];

BB17_649:
	setp.eq.s32	%p379, %r157, 255;
	@%p379 bra 	BB17_651;
	bra.uni 	BB17_650;

BB17_651:
	mov.b32 	 %f7200, %r696;
	bra.uni 	BB17_652;

BB17_650:
	mul.wide.u32 	%rd333, %r157, 4;
	add.s64 	%rd334, %rd1, %rd333;
	ld.local.f32 	%f7200, [%rd334];

BB17_652:
	setp.eq.s32	%p380, %r158, 255;
	@%p380 bra 	BB17_654;
	bra.uni 	BB17_653;

BB17_654:
	mov.b32 	 %f7201, %r697;
	bra.uni 	BB17_655;

BB17_653:
	mul.wide.u32 	%rd335, %r158, 4;
	add.s64 	%rd336, %rd1, %rd335;
	ld.local.f32 	%f7201, [%rd336];

BB17_655:
	setp.eq.s32	%p381, %r159, 255;
	@%p381 bra 	BB17_657;
	bra.uni 	BB17_656;

BB17_657:
	mov.b32 	 %f7202, %r698;
	bra.uni 	BB17_658;

BB17_656:
	mul.wide.u32 	%rd337, %r159, 4;
	add.s64 	%rd338, %rd1, %rd337;
	ld.local.f32 	%f7202, [%rd338];

BB17_658:
	mov.f32 	%f3127, 0f3727C5AC;
	max.f32 	%f935, %f7197, %f3127;
	mov.f32 	%f7241, 0f00000000;
	max.f32 	%f3129, %f7199, %f7241;
	mov.f32 	%f3130, 0f41800000;
	min.f32 	%f936, %f3129, %f3130;
	max.f32 	%f937, %f7198, %f3127;
	mul.ftz.f32 	%f7222, %f914, %f7202;
	mul.ftz.f32 	%f7223, %f915, %f7202;
	mul.ftz.f32 	%f7224, %f916, %f7202;
	setp.eq.s32	%p382, %r151, 0;
	@%p382 bra 	BB17_677;
	bra.uni 	BB17_659;

BB17_677:
	neg.ftz.f32 	%f3179, %f935;
	// Callseq Start 332
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f937;
	.param .b32 param1;
	st.param.f32	[param1+0], %f3179;
	.param .b32 retval0;
	call.uni (retval0), 
	_Z3powff, 
	(
	param0, 
	param1
	);
	ld.param.f32	%f1020, [retval0+0];
	
	//{
	}// Callseq End 332
	cvt.rzi.ftz.s32.f32	%r172, %f936;
	mov.f32 	%f7242, 0f3F800000;
	mov.f32 	%f7226, %f7242;
	mov.f32 	%f7243, %f7242;
	mov.f32 	%f7227, %f7242;
	mov.u32 	%r1817, 0;
	setp.lt.s32	%p403, %r172, 1;
	@%p403 bra 	BB17_679;

BB17_678:
	// Callseq Start 333
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f7222;
	.param .b32 param1;
	st.param.f32	[param1+0], %f7223;
	.param .b32 param2;
	st.param.f32	[param2+0], %f7224;
	.param .b32 retval0;
	call.uni (retval0), 
	perlin, 
	(
	param0, 
	param1, 
	param2
	);
	ld.param.f32	%f3180, [retval0+0];
	
	//{
	}// Callseq End 333
	fma.rn.ftz.f32 	%f3181, %f7227, %f3180, 0f3F800000;
	mul.rn.f32 	%f7243, %f7243, %f3181;
	mul.rn.f32 	%f7227, %f7227, %f1020;
	mul.rn.f32 	%f7222, %f7222, %f937;
	mul.rn.f32 	%f7223, %f7223, %f937;
	mul.rn.f32 	%f7224, %f7224, %f937;
	add.s32 	%r1817, %r1817, 1;
	setp.lt.s32	%p404, %r1817, %r172;
	mov.f32 	%f7226, %f7227;
	mov.f32 	%f7242, %f7243;
	@%p404 bra 	BB17_678;

BB17_679:
	mov.f32 	%f7241, %f7242;
	// inline asm
	cvt.rmi.f32.f32 	%f3182, %f936;
	// inline asm
	sub.ftz.f32 	%f1036, %f936, %f3182;
	setp.equ.ftz.f32	%p405, %f1036, 0f00000000;
	@%p405 bra 	BB17_681;

	mul.ftz.f32 	%f3184, %f7226, %f1036;
	// Callseq Start 334
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f7222;
	.param .b32 param1;
	st.param.f32	[param1+0], %f7223;
	.param .b32 param2;
	st.param.f32	[param2+0], %f7224;
	.param .b32 retval0;
	call.uni (retval0), 
	perlin, 
	(
	param0, 
	param1, 
	param2
	);
	ld.param.f32	%f3185, [retval0+0];
	
	//{
	}// Callseq End 334
	fma.rn.ftz.f32 	%f3186, %f3184, %f3185, 0f3F800000;
	mul.rn.f32 	%f7241, %f7241, %f3186;
	bra.uni 	BB17_681;

BB17_659:
	setp.eq.s32	%p383, %r151, 1;
	@%p383 bra 	BB17_673;
	bra.uni 	BB17_660;

BB17_673:
	neg.ftz.f32 	%f3169, %f935;
	// Callseq Start 329
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f937;
	.param .b32 param1;
	st.param.f32	[param1+0], %f3169;
	.param .b32 retval0;
	call.uni (retval0), 
	_Z3powff, 
	(
	param0, 
	param1
	);
	ld.param.f32	%f1002, [retval0+0];
	
	//{
	}// Callseq End 329
	cvt.rzi.ftz.s32.f32	%r169, %f936;
	mov.f32 	%f7244, 0f00000000;
	mov.f32 	%f7220, 0f3F800000;
	mov.f32 	%f7245, %f7244;
	mov.f32 	%f7221, %f7220;
	mov.u32 	%r1816, 0;
	setp.lt.s32	%p400, %r169, 1;
	@%p400 bra 	BB17_675;

BB17_674:
	// Callseq Start 330
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f7222;
	.param .b32 param1;
	st.param.f32	[param1+0], %f7223;
	.param .b32 param2;
	st.param.f32	[param2+0], %f7224;
	.param .b32 retval0;
	call.uni (retval0), 
	perlin, 
	(
	param0, 
	param1, 
	param2
	);
	ld.param.f32	%f3170, [retval0+0];
	
	//{
	}// Callseq End 330
	fma.rn.ftz.f32 	%f7245, %f7221, %f3170, %f7245;
	mul.rn.f32 	%f7221, %f7221, %f1002;
	mul.rn.f32 	%f7222, %f7222, %f937;
	mul.rn.f32 	%f7223, %f7223, %f937;
	mul.rn.f32 	%f7224, %f7224, %f937;
	add.s32 	%r1816, %r1816, 1;
	setp.lt.s32	%p401, %r1816, %r169;
	mov.f32 	%f7220, %f7221;
	mov.f32 	%f7244, %f7245;
	@%p401 bra 	BB17_674;

BB17_675:
	mov.f32 	%f7241, %f7244;
	// inline asm
	cvt.rmi.f32.f32 	%f3171, %f936;
	// inline asm
	sub.ftz.f32 	%f1018, %f936, %f3171;
	setp.equ.ftz.f32	%p402, %f1018, 0f00000000;
	@%p402 bra 	BB17_681;

	// Callseq Start 331
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f7222;
	.param .b32 param1;
	st.param.f32	[param1+0], %f7223;
	.param .b32 param2;
	st.param.f32	[param2+0], %f7224;
	.param .b32 retval0;
	call.uni (retval0), 
	perlin, 
	(
	param0, 
	param1, 
	param2
	);
	ld.param.f32	%f3173, [retval0+0];
	
	//{
	}// Callseq End 331
	mul.ftz.f32 	%f3174, %f1018, %f3173;
	fma.rn.ftz.f32 	%f7241, %f7220, %f3174, %f7241;
	bra.uni 	BB17_681;

BB17_723:
	add.ftz.f32 	%f1240, %f7266, 0fBF800000;
	mov.f32 	%f7268, %f7265;
	mov.f32 	%f7269, %f7267;
	mul.ftz.f32 	%f3874, %f1240, 0fBF000000;
	mov.f32 	%f3875, 0f00000000;
	max.f32 	%f3876, %f3874, %f3875;
	sqrt.approx.f32 	%f3877, %f3876;
	add.ftz.f32 	%f1242, %f3877, %f3877;
	setp.leu.ftz.f32	%p478, %f1242, 0f00000000;
	@%p478 bra 	BB17_725;

	div.approx.ftz.f32 	%f7268, %f7265, %f1242;
	div.approx.ftz.f32 	%f7269, %f7267, %f1242;

BB17_725:
	add.ftz.f32 	%f3878, %f7268, 0f3F800000;
	mul.ftz.f32 	%f7270, %f3878, 0f3F000000;
	add.ftz.f32 	%f3879, %f7269, 0f3F800000;
	mul.ftz.f32 	%f7271, %f3879, 0f3F000000;

BB17_727:
	shr.u32 	%r787, %r533, 24;
	setp.ne.s32	%p479, %r216, 255;
	selp.u32	%r788, 1, 0, %p479;
	// Callseq Start 367
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd89;
	.param .b32 param1;
	st.param.b32	[param1+0], %r532;
	.param .b32 param2;
	st.param.f32	[param2+0], %f7270;
	.param .b32 param3;
	st.param.f32	[param3+0], %f7271;
	.param .b32 param4;
	st.param.b32	[param4+0], %r787;
	.param .b32 param5;
	st.param.b32	[param5+0], %r788;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	svm_image_texture, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5
	);
	ld.param.v4.f32	{%f1255, %f1256, %f1257, %f1258}, [retval0+0];
	
	//{
	}// Callseq End 367
	setp.eq.s32	%p480, %r215, 255;
	@%p480 bra 	BB17_729;

	mul.wide.u32 	%rd371, %r215, 4;
	add.s64 	%rd372, %rd1, %rd371;
	st.local.f32 	[%rd372], %f1255;
	st.local.f32 	[%rd372+4], %f1256;
	st.local.f32 	[%rd372+8], %f1257;

BB17_729:
	setp.eq.s32	%p481, %r216, 255;
	mov.f32 	%f6298, %f1;
	mov.f32 	%f6440, %f6298;
	mov.f32 	%f6489, %f2;
	mov.f32 	%f6631, %f6489;
	mov.f32 	%f6681, %f4;
	mov.f32 	%f6823, %f6681;
	mov.f32 	%f6872, %f5;
	mov.f32 	%f7014, %f6872;
	mov.u32 	%r1637, %r7;
	mov.u32 	%r1808, %r1637;
	@%p481 bra 	BB17_1;

	mul.wide.u32 	%rd373, %r216, 4;
	add.s64 	%rd374, %rd1, %rd373;
	st.local.f32 	[%rd374], %f1258;
	bra.uni 	BB17_781;

BB17_28:
	setp.eq.s32	%p744, %r534, 3;
	@%p744 bra 	BB17_1093;
	bra.uni 	BB17_29;

BB17_1093:
	add.ftz.f32 	%f5448, %f1893, 0fBF000000;
	add.ftz.f32 	%f5449, %f1892, 0fBF000000;
	add.ftz.f32 	%f5450, %f1896, 0fBF000000;
	add.ftz.f32 	%f1901, %f5450, %f5450;
	add.ftz.f32 	%f1902, %f5449, %f5449;
	add.ftz.f32 	%f1903, %f5448, %f5448;
	mul.ftz.f32 	%f5451, %f1903, %f1903;
	fma.rn.ftz.f32 	%f5452, %f1902, %f1902, %f5451;
	sqrt.approx.f32 	%f1904, %f5452;
	mov.f32 	%f7398, 0f00000000;
	mov.f32 	%f7397, %f7398;
	setp.leu.ftz.f32	%p745, %f1904, 0f00000000;
	@%p745 bra 	BB17_1100;

	div.approx.ftz.f32 	%f5453, %f1902, %f1904;
	div.approx.ftz.f32 	%f5454, %f1903, %f1904;
	abs.ftz.f32 	%f1905, %f5454;
	abs.ftz.f32 	%f1906, %f5453;
	setp.equ.ftz.f32	%p746, %f1905, 0f00000000;
	setp.equ.ftz.f32	%p747, %f1906, 0f00000000;
	and.pred  	%p748, %p746, %p747;
	mov.b32 	 %r399, %f5454;
	mov.b32 	 %r1180, %f5453;
	and.b32  	%r400, %r1180, -2147483648;
	@%p748 bra 	BB17_1098;
	bra.uni 	BB17_1095;

BB17_1098:
	shr.s32 	%r1187, %r399, 31;
	and.b32  	%r1188, %r1187, 1078530011;
	or.b32  	%r1189, %r1188, %r400;
	mov.b32 	 %f7396, %r1189;
	bra.uni 	BB17_1099;

BB17_137:
	mul.wide.u32 	%rd568, %r532, 4;
	add.s64 	%rd569, %rd1, %rd568;
	ld.local.f32 	%f1469, [%rd569];
	setp.equ.ftz.f32	%p616, %f1469, 0f00000000;
	mov.f32 	%f6329, %f1;
	mov.f32 	%f6440, %f6329;
	mov.f32 	%f6520, %f2;
	mov.f32 	%f6631, %f6520;
	mov.f32 	%f6712, %f4;
	mov.f32 	%f6823, %f6712;
	mov.f32 	%f6903, %f5;
	mov.f32 	%f7014, %f6903;
	mov.u32 	%r1635, %r7;
	mov.u32 	%r1808, %r1635;
	@%p616 bra 	BB17_1;

	ld.global.v4.f32 	{%f4337, %f4338, %f4339, %f4340}, [%rd3+5296];
	mul.ftz.f32 	%f1472, %f1469, %f4339;
	mul.ftz.f32 	%f1471, %f1469, %f4338;
	mul.ftz.f32 	%f1470, %f1469, %f4337;
	ld.global.v2.u32 	{%r985, %r986}, [%rd3+5280];
	add.s32 	%r988, %r986, %r985;
	setp.gt.s32	%p617, %r988, 63;
	@%p617 bra 	BB17_905;

	mul.wide.s32 	%rd572, %r985, 80;
	add.s64 	%rd573, %rd96, %rd572;
	mov.u32 	%r989, 37;
	st.global.u32 	[%rd573+240], %r989;
	mov.b32 	 %r990, %f1470;
	mov.b32 	 %r991, %f1471;
	st.global.f32 	[%rd573+232], %f1472;
	mov.b64	%rd574, {%r990, %r991};
	st.global.u64 	[%rd573+224], %rd574;
	ld.global.u32 	%r992, [%rd3+5280];
	add.s32 	%r993, %r992, 1;
	st.global.u32 	[%rd3+5280], %r993;

BB17_905:
	ld.global.u32 	%r1001, [%rd3+4];
	or.b32  	%r1002, %r1001, 32;
	st.global.u32 	[%rd3+4], %r1002;
	bra.uni 	BB17_781;

BB17_81:
	mul.wide.u32 	%rd313, %r135, 4;
	add.s64 	%rd314, %rd1, %rd313;
	ld.local.f32 	%f7181, [%rd314];

BB17_615:
	setp.eq.s32	%p364, %r136, 255;
	@%p364 bra 	BB17_617;
	bra.uni 	BB17_616;

BB17_617:
	mov.b32 	 %f7182, %r676;
	bra.uni 	BB17_618;

BB17_772:
	setp.eq.s32	%p505, %r532, 2;
	@%p505 bra 	BB17_779;
	bra.uni 	BB17_773;

BB17_779:
	ld.global.u32 	%r865, [%rd3];
	and.b32  	%r866, %r865, 8388607;
	shl.b32 	%r867, %r866, 1;
	add.s32 	%r868, %r867, 1;
	ld.global.u64 	%rd464, [%rd4+8];
	mul.wide.u32 	%rd465, %r868, 4;
	add.s64 	%rd466, %rd464, %rd465;
	ld.global.u32 	%r869, [%rd466];
	cvt.rn.f32.s32	%f7278, %r869;
	bra.uni 	BB17_780;

BB17_1171:
	setp.gt.s32	%p805, %r532, 5;
	@%p805 bra 	BB17_1175;

	setp.eq.s32	%p808, %r532, 4;
	@%p808 bra 	BB17_1179;
	bra.uni 	BB17_1173;

BB17_1179:
	mul.wide.u32 	%rd928, %r533, 4;
	add.s64 	%rd929, %rd1, %rd928;
	add.s32 	%r1269, %r533, 1;
	mul.wide.u32 	%rd930, %r1269, 4;
	add.s64 	%rd931, %rd1, %rd930;
	add.s32 	%r1270, %r533, 2;
	mul.wide.u32 	%rd932, %r1270, 4;
	add.s64 	%rd933, %rd1, %rd932;
	ld.local.f32 	%f5861, [%rd931];
	ld.local.f32 	%f5862, [%rd929];
	add.ftz.f32 	%f5863, %f5862, %f5861;
	ld.local.f32 	%f5864, [%rd933];
	add.ftz.f32 	%f5865, %f5864, %f5863;
	mul.ftz.f32 	%f5866, %f5865, 0f3EAAAAAB;
	mul.wide.u32 	%rd934, %r534, 4;
	add.s64 	%rd935, %rd1, %rd934;
	st.local.f32 	[%rd935], %f5866;
	bra.uni 	BB17_781;

BB17_105:
	setp.eq.s32	%p530, %r532, 1;
	@%p530 bra 	BB17_803;
	bra.uni 	BB17_106;

BB17_803:
	sub.ftz.f32 	%f7289, %f1329, %f1335;
	sub.ftz.f32 	%f7288, %f1328, %f1334;
	sub.ftz.f32 	%f7287, %f1327, %f1333;
	abs.f32 	%f4134, %f7287;
	abs.f32 	%f4135, %f7288;
	add.ftz.f32 	%f4136, %f4134, %f4135;
	abs.f32 	%f4137, %f7289;
	add.ftz.f32 	%f4138, %f4136, %f4137;
	mul.ftz.f32 	%f7290, %f4138, 0f3EAAAAAB;
	bra.uni 	BB17_805;

BB17_616:
	mul.wide.u32 	%rd315, %r136, 4;
	add.s64 	%rd316, %rd1, %rd315;
	ld.local.f32 	%f7182, [%rd316];

BB17_618:
	setp.eq.s32	%p365, %r137, 255;
	@%p365 bra 	BB17_620;
	bra.uni 	BB17_619;

BB17_620:
	mov.b32 	 %f7183, %r677;
	bra.uni 	BB17_621;

BB17_619:
	mul.wide.u32 	%rd317, %r137, 4;
	add.s64 	%rd318, %rd1, %rd317;
	ld.local.f32 	%f7183, [%rd318];

BB17_621:
	setp.eq.s32	%p366, %r134, 255;
	@%p366 bra 	BB17_623;
	bra.uni 	BB17_622;

BB17_623:
	mov.b32 	 %f7184, %r678;
	bra.uni 	BB17_624;

BB17_622:
	mul.wide.u32 	%rd319, %r134, 4;
	add.s64 	%rd320, %rd1, %rd319;
	ld.local.f32 	%f7184, [%rd320];

BB17_624:
	mul.ftz.f32 	%f883, %f868, %f7181;
	mul.ftz.f32 	%f884, %f869, %f7181;
	mul.ftz.f32 	%f885, %f870, %f7181;
	setp.eq.s32	%p367, %r131, 0;
	@%p367 bra 	BB17_626;
	bra.uni 	BB17_625;

BB17_626:
	add.ftz.f32 	%f3087, %f883, %f884;
	add.ftz.f32 	%f3088, %f885, %f3087;
	mul.ftz.f32 	%f7195, %f3088, 0f41200000;
	bra.uni 	BB17_627;

BB17_625:
	mul.ftz.f32 	%f3083, %f884, %f884;
	fma.rn.ftz.f32 	%f3084, %f883, %f883, %f3083;
	fma.rn.ftz.f32 	%f3085, %f885, %f885, %f3084;
	sqrt.approx.f32 	%f3086, %f3085;
	mul.ftz.f32 	%f7195, %f3086, 0f41A00000;

BB17_627:
	setp.equ.ftz.f32	%p368, %f7183, 0f00000000;
	@%p368 bra 	BB17_633;

	mul.ftz.f32 	%f892, %f883, %f7184;
	mul.ftz.f32 	%f893, %f884, %f7184;
	mul.ftz.f32 	%f894, %f885, %f7184;
	mov.f32 	%f7193, 0f00000000;
	max.f32 	%f3095, %f7182, %f7193;
	mov.f32 	%f3096, 0f41800000;
	min.f32 	%f895, %f3095, %f3096;
	cvt.rzi.ftz.s32.f32	%r138, %f895;
	setp.lt.s32	%p369, %r138, 0;
	mov.u32 	%r1812, 0;
	mov.f32 	%f7190, 0f3F800000;
	mov.f32 	%f7187, %f7190;
	mov.f32 	%f7192, %f7193;
	mov.f32 	%f7189, %f7190;
	mov.f32 	%f7186, %f7190;
	@%p369 bra 	BB17_630;

BB17_629:
	mov.u32 	%r139, %r1812;
	mul.ftz.f32 	%f3097, %f892, %f7187;
	mul.ftz.f32 	%f3098, %f893, %f7187;
	mul.ftz.f32 	%f3099, %f894, %f7187;
	// Callseq Start 316
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f3097;
	.param .b32 param1;
	st.param.f32	[param1+0], %f3098;
	.param .b32 param2;
	st.param.f32	[param2+0], %f3099;
	.param .b32 retval0;
	call.uni (retval0), 
	perlin, 
	(
	param0, 
	param1, 
	param2
	);
	ld.param.f32	%f3100, [retval0+0];
	
	//{
	}// Callseq End 316
	fma.rn.ftz.f32 	%f3101, %f3100, 0f3F000000, 0f3F000000;
	fma.rn.ftz.f32 	%f7193, %f7190, %f3101, %f7193;
	mov.f32 	%f3102, 0f3F000000;
	mul.rn.f32 	%f7190, %f7190, %f3102;
	mov.f32 	%f3103, 0f40000000;
	mul.rn.f32 	%f7187, %f7187, %f3103;
	add.s32 	%r1812, %r139, 1;
	setp.lt.s32	%p370, %r139, %r138;
	mov.f32 	%f7186, %f7187;
	mov.f32 	%f7189, %f7190;
	mov.f32 	%f7192, %f7193;
	@%p370 bra 	BB17_629;

BB17_630:
	// inline asm
	cvt.rmi.f32.f32 	%f3104, %f895;
	// inline asm
	sub.ftz.f32 	%f905, %f895, %f3104;
	and.b32  	%r681, %r138, 31;
	mov.u32 	%r682, 1;
	shl.b32 	%r683, %r682, %r681;
	cvt.rn.f32.s32	%f3106, %r683;
	add.s32 	%r684, %r138, 1;
	and.b32  	%r685, %r684, 31;
	shl.b32 	%r141, %r682, %r685;
	add.s32 	%r686, %r141, -1;
	cvt.rn.f32.s32	%f3107, %r686;
	div.approx.ftz.f32 	%f3108, %f3106, %f3107;
	mul.rn.f32 	%f7194, %f7192, %f3108;
	setp.equ.ftz.f32	%p371, %f905, 0f00000000;
	@%p371 bra 	BB17_632;

	mul.ftz.f32 	%f3109, %f892, %f7186;
	mul.ftz.f32 	%f3110, %f893, %f7186;
	mul.ftz.f32 	%f3111, %f894, %f7186;
	// Callseq Start 317
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f3109;
	.param .b32 param1;
	st.param.f32	[param1+0], %f3110;
	.param .b32 param2;
	st.param.f32	[param2+0], %f3111;
	.param .b32 retval0;
	call.uni (retval0), 
	perlin, 
	(
	param0, 
	param1, 
	param2
	);
	ld.param.f32	%f3112, [retval0+0];
	
	//{
	}// Callseq End 317
	fma.rn.ftz.f32 	%f3113, %f3112, 0f3F000000, 0f3F000000;
	fma.rn.ftz.f32 	%f3114, %f3113, %f7189, %f7192;
	add.s32 	%r687, %r138, 2;
	and.b32  	%r688, %r687, 31;
	shl.b32 	%r690, %r682, %r688;
	add.s32 	%r691, %r690, -1;
	cvt.rn.f32.s32	%f3115, %r691;
	cvt.rn.f32.s32	%f3116, %r141;
	div.approx.ftz.f32 	%f3117, %f3116, %f3115;
	mul.rn.f32 	%f3118, %f3114, %f3117;
	mul.ftz.f32 	%f3119, %f905, %f3118;
	mov.f32 	%f3120, 0f3F800000;
	sub.ftz.f32 	%f3121, %f3120, %f905;
	fma.rn.ftz.f32 	%f7194, %f3121, %f7194, %f3119;

BB17_632:
	fma.rn.ftz.f32 	%f7195, %f7183, %f7194, %f7195;

BB17_633:
	setp.eq.s32	%p372, %r534, 0;
	@%p372 bra 	BB17_635;
	bra.uni 	BB17_634;

BB17_635:
	sin.approx.ftz.f32 	%f3126, %f7195;
	fma.rn.ftz.f32 	%f7196, %f3126, 0f3F000000, 0f3F000000;
	bra.uni 	BB17_636;

BB17_634:
	mul.ftz.f32 	%f3122, %f7195, 0f3E22F983;
	cvt.rzi.ftz.s32.f32	%r692, %f3122;
	cvt.rn.f32.s32	%f3123, %r692;
	sub.ftz.f32 	%f3124, %f3122, %f3123;
	setp.ltu.ftz.f32	%p373, %f3124, 0f00000000;
	add.ftz.f32 	%f3125, %f3124, 0f3F800000;
	selp.f32	%f7196, %f3125, %f3124, %p373;

BB17_636:
	setp.eq.s32	%p374, %r133, 255;
	@%p374 bra 	BB17_638;

	mul.wide.u32 	%rd321, %r133, 4;
	add.s64 	%rd322, %rd1, %rd321;
	st.local.f32 	[%rd322], %f7196;

BB17_638:
	setp.eq.s32	%p375, %r132, 255;
	mov.f32 	%f6289, %f1;
	mov.f32 	%f6440, %f6289;
	mov.f32 	%f6480, %f2;
	mov.f32 	%f6631, %f6480;
	mov.f32 	%f6672, %f4;
	mov.f32 	%f6823, %f6672;
	mov.f32 	%f6863, %f5;
	mov.f32 	%f7014, %f6863;
	@%p375 bra 	BB17_1;

	mul.wide.u32 	%rd323, %r132, 4;
	add.s64 	%rd324, %rd1, %rd323;
	st.local.f32 	[%rd324], %f7196;
	st.local.f32 	[%rd324+4], %f7196;
	st.local.f32 	[%rd324+8], %f7196;
	bra.uni 	BB17_294;

BB17_1201:
	mul.wide.u32 	%rd1020, %r1324, 4;
	add.s64 	%rd1021, %rd1, %rd1020;
	ld.local.f32 	%f7415, [%rd1021];
	add.s32 	%r1328, %r1324, 1;
	mul.wide.u32 	%rd1022, %r1328, 4;
	add.s64 	%rd1023, %rd1, %rd1022;
	ld.local.f32 	%f7416, [%rd1023];
	add.s32 	%r1329, %r1324, 2;
	mul.wide.u32 	%rd1024, %r1329, 4;
	add.s64 	%rd1025, %rd1, %rd1024;
	ld.local.f32 	%f7417, [%rd1025];

BB17_1203:
	setp.eq.s32	%p831, %r485, 255;
	@%p831 bra 	BB17_1205;
	bra.uni 	BB17_1204;

BB17_1205:
	mov.b32 	 %f7418, %r533;
	bra.uni 	BB17_1206;

BB17_252:
	setp.eq.s32	%p138, %r28, -1;
	setp.ne.s32	%p139, %r26, 1;
	or.pred  	%p140, %p139, %p138;
	@%p140 bra 	BB17_259;

	setp.eq.s32	%p141, %r29, 0;
	mad.lo.s32 	%r546, %r28, 12, 4;
	ld.global.u64 	%rd136, [%rd4+-152];
	mul.wide.s32 	%rd137, %r546, 16;
	add.s64 	%rd138, %rd136, %rd137;
	ld.global.v4.f32 	{%f2364, %f2365, %f2366, %f2367}, [%rd138];
	mul.ftz.f32 	%f2368, %f45, %f2365;
	fma.rn.ftz.f32 	%f2369, %f44, %f2364, %f2368;
	fma.rn.ftz.f32 	%f144, %f46, %f2366, %f2369;
	ld.global.v4.f32 	{%f2370, %f2371, %f2372, %f2373}, [%rd138+16];
	mul.ftz.f32 	%f2374, %f45, %f2371;
	fma.rn.ftz.f32 	%f2375, %f44, %f2370, %f2374;
	fma.rn.ftz.f32 	%f149, %f46, %f2372, %f2375;
	ld.global.v4.f32 	{%f2376, %f2377, %f2378, %f2379}, [%rd138+32];
	mul.ftz.f32 	%f2380, %f45, %f2377;
	fma.rn.ftz.f32 	%f2381, %f44, %f2376, %f2380;
	fma.rn.ftz.f32 	%f154, %f46, %f2378, %f2381;
	@%p141 bra 	BB17_255;
	bra.uni 	BB17_254;

BB17_255:
	mov.f32 	%f7029, %f154;
	mov.f32 	%f7028, %f149;
	mov.f32 	%f7027, %f144;
	bra.uni 	BB17_259;

BB17_947:
	setp.eq.s32	%p650, %r532, 2;
	@%p650 bra 	BB17_963;
	bra.uni 	BB17_948;

BB17_963:
	ld.global.u64 	%rd665, [%rd4+-232];
	add.s64 	%rd27, %rd665, 592;
	ld.global.u32 	%r1056, [%rd3+24];
	setp.eq.s32	%p657, %r1056, -1;
	ld.global.v4.f32 	{%f4585, %f4586, %f4587, %f4588}, [%rd3+64];
	ld.global.v4.f32 	{%f4589, %f4590, %f4591, %f4592}, [%rd3+-64];
	add.ftz.f32 	%f1562, %f4591, %f4587;
	add.ftz.f32 	%f1561, %f4590, %f4586;
	add.ftz.f32 	%f1560, %f4589, %f4585;
	ld.const.v4.f32 	{%f4599, %f4600, %f4601, %f4602}, [%rd665+624];
	ld.const.v4.f32 	{%f4603, %f4604, %f4605, %f4606}, [%rd665+608];
	ld.const.v4.f32 	{%f4607, %f4608, %f4609, %f4610}, [%rd665+592];
	@%p657 bra 	BB17_965;
	bra.uni 	BB17_964;

BB17_965:
	ld.const.v4.f32 	{%f4620, %f4621, %f4622, %f4623}, [%rd27+-512];
	ld.const.v4.f32 	{%f4624, %f4625, %f4626, %f4627}, [%rd27+-528];
	ld.const.v4.f32 	{%f4628, %f4629, %f4630, %f4631}, [%rd27+-544];
	add.ftz.f32 	%f4635, %f1562, %f4623;
	add.ftz.f32 	%f4636, %f1560, %f4631;
	add.ftz.f32 	%f4637, %f1561, %f4627;
	mul.ftz.f32 	%f4638, %f4608, %f4637;
	fma.rn.ftz.f32 	%f4639, %f4636, %f4607, %f4638;
	fma.rn.ftz.f32 	%f4640, %f4635, %f4609, %f4639;
	add.ftz.f32 	%f6824, %f4610, %f4640;
	mul.ftz.f32 	%f4641, %f4604, %f4637;
	fma.rn.ftz.f32 	%f4642, %f4636, %f4603, %f4641;
	fma.rn.ftz.f32 	%f4643, %f4635, %f4605, %f4642;
	add.ftz.f32 	%f7015, %f4606, %f4643;
	mul.ftz.f32 	%f4644, %f4600, %f4637;
	fma.rn.ftz.f32 	%f4645, %f4636, %f4599, %f4644;
	fma.rn.ftz.f32 	%f4646, %f4635, %f4601, %f4645;
	add.ftz.f32 	%f7016, %f4602, %f4646;
	bra.uni 	BB17_973;

BB17_283:
	setp.equ.ftz.f32	%p159, %f228, %f230;
	@%p159 bra 	BB17_285;
	bra.uni 	BB17_284;

BB17_285:
	add.ftz.f32 	%f2427, %f234, 0f40000000;
	sub.ftz.f32 	%f7033, %f2427, %f236;
	bra.uni 	BB17_287;

BB17_1138:
	setp.eq.s32	%p790, %r532, 2;
	@%p790 bra 	BB17_1154;
	bra.uni 	BB17_1139;

BB17_1154:
	ld.global.u64 	%rd895, [%rd4+-232];
	add.s64 	%rd30, %rd895, 592;
	ld.global.u32 	%r1232, [%rd3+24];
	setp.eq.s32	%p797, %r1232, -1;
	ld.global.v4.f32 	{%f5705, %f5706, %f5707, %f5708}, [%rd3+-64];
	ld.const.v4.f32 	{%f5709, %f5710, %f5711, %f5712}, [%rd895+624];
	ld.const.v4.f32 	{%f5713, %f5714, %f5715, %f5716}, [%rd895+608];
	ld.const.v4.f32 	{%f5717, %f5718, %f5719, %f5720}, [%rd895+592];
	@%p797 bra 	BB17_1156;
	bra.uni 	BB17_1155;

BB17_1156:
	ld.const.v4.f32 	{%f5730, %f5731, %f5732, %f5733}, [%rd30+-512];
	ld.const.v4.f32 	{%f5734, %f5735, %f5736, %f5737}, [%rd30+-528];
	ld.const.v4.f32 	{%f5738, %f5739, %f5740, %f5741}, [%rd30+-544];
	add.ftz.f32 	%f5745, %f5707, %f5733;
	add.ftz.f32 	%f5746, %f5705, %f5741;
	add.ftz.f32 	%f5747, %f5706, %f5737;
	mul.ftz.f32 	%f5748, %f5718, %f5747;
	fma.rn.ftz.f32 	%f5749, %f5746, %f5717, %f5748;
	fma.rn.ftz.f32 	%f5750, %f5745, %f5719, %f5749;
	add.ftz.f32 	%f7017, %f5720, %f5750;
	mul.ftz.f32 	%f5751, %f5714, %f5747;
	fma.rn.ftz.f32 	%f5752, %f5746, %f5713, %f5751;
	fma.rn.ftz.f32 	%f5753, %f5745, %f5715, %f5752;
	add.ftz.f32 	%f7018, %f5716, %f5753;
	mul.ftz.f32 	%f5754, %f5710, %f5747;
	fma.rn.ftz.f32 	%f5755, %f5746, %f5709, %f5754;
	fma.rn.ftz.f32 	%f5756, %f5745, %f5711, %f5755;
	add.ftz.f32 	%f7019, %f5712, %f5756;
	bra.uni 	BB17_1164;

BB17_297:
	setp.eq.s32	%p167, %r533, 1;
	@%p167 bra 	BB17_299;
	bra.uni 	BB17_298;

BB17_299:
	ld.local.f32 	%f2432, [%rd7];
	st.local.f32 	[%rd9], %f2432;
	bra.uni 	BB17_781;

BB17_233:
	setp.ne.s32	%p125, %r25, 1;
	@%p125 bra 	BB17_259;

	or.b32  	%r543, %r26, 2;
	setp.eq.s32	%p126, %r543, 2;
	@%p126 bra 	BB17_235;
	bra.uni 	BB17_239;

BB17_235:
	setp.eq.s32	%p127, %r28, -1;
	@%p127 bra 	BB17_239;

	setp.eq.s32	%p128, %r29, 0;
	mul.lo.s32 	%r544, %r28, 12;
	ld.global.u64 	%rd128, [%rd4+-152];
	mul.wide.s32 	%rd129, %r544, 16;
	add.s64 	%rd130, %rd128, %rd129;
	ld.global.v4.f32 	{%f2292, %f2293, %f2294, %f2295}, [%rd130];
	mul.ftz.f32 	%f2296, %f45, %f2293;
	fma.rn.ftz.f32 	%f2297, %f44, %f2292, %f2296;
	fma.rn.ftz.f32 	%f54, %f46, %f2294, %f2297;
	ld.global.v4.f32 	{%f2298, %f2299, %f2300, %f2301}, [%rd130+16];
	mul.ftz.f32 	%f2302, %f45, %f2299;
	fma.rn.ftz.f32 	%f2303, %f44, %f2298, %f2302;
	fma.rn.ftz.f32 	%f59, %f46, %f2300, %f2303;
	ld.global.v4.f32 	{%f2304, %f2305, %f2306, %f2307}, [%rd130+32];
	mul.ftz.f32 	%f2308, %f45, %f2305;
	fma.rn.ftz.f32 	%f2309, %f44, %f2304, %f2308;
	fma.rn.ftz.f32 	%f64, %f46, %f2306, %f2309;
	@%p128 bra 	BB17_238;
	bra.uni 	BB17_237;

BB17_238:
	mov.f32 	%f7029, %f64;
	mov.f32 	%f7028, %f59;
	mov.f32 	%f7027, %f54;
	bra.uni 	BB17_239;

BB17_755:
	setp.eq.s32	%p490, %r532, 6;
	@%p490 bra 	BB17_760;
	bra.uni 	BB17_756;

BB17_760:
	ld.global.u32 	%r231, [%rd3+24];
	setp.eq.s32	%p498, %r231, -1;
	mov.u32 	%r1819, 0;
	@%p498 bra 	BB17_762;

	mad.lo.s32 	%r845, %r231, 12, 8;
	ld.global.u64 	%rd419, [%rd4+-152];
	mul.wide.s32 	%rd420, %r845, 16;
	add.s64 	%rd421, %rd419, %rd420;
	ld.global.v4.f32 	{%f3985, %f3986, %f3987, %f3988}, [%rd421];
	mov.b32 	 %r846, %f3988;
	mul.lo.s32 	%r1819, %r846, 5;

BB17_762:
	add.s32 	%r847, %r1819, 2;
	ld.global.u64 	%rd422, [%rd4+-8];
	mul.wide.s32 	%rd423, %r847, 16;
	add.s64 	%rd424, %rd422, %rd423;
	ld.global.v4.f32 	{%f3990, %f3991, %f3992, %f3993}, [%rd424];
	ld.global.v4.f32 	{%f3995, %f3996, %f3997, %f3998}, [%rd424+16];
	st.local.f32 	[%rd12], %f3993;
	st.local.f32 	[%rd13], %f3995;
	st.local.f32 	[%rd14], %f3996;
	bra.uni 	BB17_781;

BB17_955:
	setp.eq.s32	%p645, %r532, 6;
	@%p645 bra 	BB17_958;
	bra.uni 	BB17_956;

BB17_958:
	ld.global.u32 	%r305, [%rd3+24];
	setp.eq.s32	%p654, %r305, -1;
	mov.f32 	%f7016, 0f00000000;
	mov.f32 	%f7015, %f7016;
	mov.f32 	%f6824, %f7016;
	mov.u32 	%r1755, %r303;
	mov.u32 	%r1811, %r1755;
	@%p654 bra 	BB17_974;

	mad.lo.s32 	%r1053, %r305, 12, 10;
	ld.global.u64 	%rd658, [%rd4+-152];
	mul.wide.s32 	%rd659, %r1053, 16;
	add.s64 	%rd660, %rd658, %rd659;
	ld.global.v4.f32 	{%f4529, %f4530, %f4531, %f4532}, [%rd660];
	mov.f32 	%f6824, %f4529;
	mov.f32 	%f7015, %f4530;
	bra.uni 	BB17_973;

BB17_1123:
	// Callseq Start 402
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd89;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd90;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd92;
	.param .b32 param3;
	st.param.b32	[param3+0], %r532;
	.param .b32 param4;
	st.param.b32	[param4+0], %r533;
	call.uni 
	svm_node_geometry, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 402
	bra.uni 	BB17_781;

BB17_522:
	mov.u64 	%rd228, 0;
	// Callseq Start 311
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd89;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd90;
	.param .align 4 .b8 param2[16];
	st.param.b32	[param2+0], %r79;
	st.param.b32	[param2+4], %r80;
	st.param.b32	[param2+8], %r81;
	st.param.b32	[param2+12], %r82;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd228;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd228;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	primitive_attribute_float3, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	ld.param.v4.f32	{%f7146, %f7147, %f7148, %f2854}, [retval0+0];
	
	//{
	}// Callseq End 311

BB17_524:
	setp.eq.s32	%p302, %r78, 0;
	@%p302 bra 	BB17_528;
	bra.uni 	BB17_525;

BB17_528:
	add.ftz.f32 	%f2861, %f7148, 0fBF000000;
	neg.ftz.f32 	%f7150, %f2861;
	add.ftz.f32 	%f7151, %f7147, 0fBF000000;
	mov.f32 	%f7149, 0f00000000;
	bra.uni 	BB17_531;

BB17_1146:
	setp.eq.s32	%p785, %r532, 6;
	@%p785 bra 	BB17_1149;
	bra.uni 	BB17_1147;

BB17_1149:
	ld.global.u32 	%r427, [%rd3+24];
	setp.eq.s32	%p794, %r427, -1;
	mov.f32 	%f7019, 0f00000000;
	mov.f32 	%f7018, %f7019;
	mov.f32 	%f7017, %f7019;
	mov.u32 	%r1793, %r425;
	mov.u32 	%r1809, %r1793;
	@%p794 bra 	BB17_1165;

	mad.lo.s32 	%r1229, %r427, 12, 10;
	ld.global.u64 	%rd888, [%rd4+-152];
	mul.wide.s32 	%rd889, %r1229, 16;
	add.s64 	%rd890, %rd888, %rd889;
	ld.global.v4.f32 	{%f5659, %f5660, %f5661, %f5662}, [%rd890];
	mov.f32 	%f7017, %f5659;
	mov.f32 	%f7018, %f5660;
	bra.uni 	BB17_1164;

BB17_1204:
	mul.wide.u32 	%rd1026, %r485, 4;
	add.s64 	%rd1027, %rd1, %rd1026;
	ld.local.f32 	%f7418, [%rd1027];

BB17_1206:
	setp.eq.s32	%p832, %r486, 255;
	@%p832 bra 	BB17_1208;
	bra.uni 	BB17_1207;

BB17_1208:
	mov.b32 	 %f7419, %r534;
	bra.uni 	BB17_1209;

BB17_525:
	setp.eq.s32	%p303, %r78, 1;
	add.ftz.f32 	%f700, %f7146, 0fBF000000;
	@%p303 bra 	BB17_527;
	bra.uni 	BB17_526;

BB17_527:
	mov.f32 	%f2860, 0f3F000000;
	sub.ftz.f32 	%f7149, %f2860, %f7148;
	mov.f32 	%f7151, %f700;
	mov.f32 	%f7150, 0f00000000;
	bra.uni 	BB17_531;

BB17_1207:
	mul.wide.u32 	%rd1028, %r486, 4;
	add.s64 	%rd1029, %rd1, %rd1028;
	ld.local.f32 	%f7419, [%rd1029];

BB17_1209:
	setp.gt.s32	%p833, %r484, 20;
	@%p833 bra 	BB17_1224;

	setp.gt.s32	%p841, %r484, 11;
	@%p841 bra 	BB17_1214;

	add.s32 	%r1333, %r484, -7;
	setp.lt.u32	%p845, %r1333, 5;
	@%p845 bra 	BB17_1321;
	bra.uni 	BB17_1212;

BB17_1321:
	ld.global.v4.f32 	{%f6158, %f6159, %f6160, %f6161}, [%rd3+5296];
	mul.ftz.f32 	%f2123, %f7414, %f6160;
	mul.ftz.f32 	%f2122, %f7414, %f6159;
	mul.ftz.f32 	%f2121, %f7414, %f6158;
	ld.global.v2.u32 	{%r1502, %r1503}, [%rd3+5280];
	add.s32 	%r1505, %r1503, %r1502;
	setp.gt.s32	%p902, %r1505, 63;
	mov.u64 	%rd1144, 0;
	mov.u64 	%rd1227, %rd1144;
	@%p902 bra 	BB17_1323;

	mul.wide.s32 	%rd1147, %r1502, 80;
	add.s64 	%rd1148, %rd96, %rd1147;
	add.s64 	%rd69, %rd1148, 224;
	mov.u32 	%r1506, 0;
	st.global.u32 	[%rd1148+240], %r1506;
	mov.b32 	 %r1507, %f2121;
	mov.b32 	 %r1508, %f2122;
	st.global.f32 	[%rd1148+232], %f2123;
	mov.b64	%rd1149, {%r1507, %r1508};
	st.global.u64 	[%rd1148+224], %rd1149;
	ld.global.u32 	%r1509, [%rd3+5280];
	add.s32 	%r1510, %r1509, 1;
	st.global.u32 	[%rd3+5280], %r1510;
	mov.u64 	%rd1227, %rd69;

BB17_1323:
	mov.u64 	%rd70, %rd1227;
	setp.eq.s64	%p903, %rd70, 0;
	mov.u64 	%rd1226, %rd1144;
	@%p903 bra 	BB17_1325;

	add.ftz.f32 	%f6165, %f2121, %f2122;
	add.ftz.f32 	%f6166, %f2123, %f6165;
	mul.ftz.f32 	%f6167, %f6166, 0f3EAAAAAB;
	abs.f32 	%f6168, %f6167;
	st.global.f32 	[%rd70+20], %f6168;
	setp.geu.ftz.f32	%p904, %f6168, 0f3727C5AC;
	selp.b64	%rd1226, %rd70, 0, %p904;

BB17_1325:
	setp.eq.s64	%p905, %rd1226, 0;
	mov.f32 	%f6424, %f1;
	mov.f32 	%f6440, %f6424;
	mov.f32 	%f6615, %f2;
	mov.f32 	%f6631, %f6615;
	mov.f32 	%f6807, %f4;
	mov.f32 	%f6823, %f6807;
	mov.f32 	%f6998, %f5;
	mov.f32 	%f7014, %f6998;
	mov.u32 	%r1737, %r492;
	mov.u32 	%r1808, %r1737;
	@%p905 bra 	BB17_1;

	add.s64 	%rd73, %rd1226, 64;
	mov.b32 	 %r1511, %f7415;
	mov.b32 	 %r1512, %f7416;
	st.global.f32 	[%rd1226+72], %f7417;
	mov.b64	%rd1151, {%r1511, %r1512};
	st.global.u64 	[%rd1226+64], %rd1151;
	st.global.v2.f32 	[%rd1226+24], {%f7418, %f7418};
	mov.u32 	%r1513, 0;
	st.global.u32 	[%rd1226+32], %r1513;
	mov.u64 	%rd1228, 0;
	st.global.u64 	[%rd1226+40], %rd1228;
	setp.eq.s32	%p906, %r484, 7;
	@%p906 bra 	BB17_1338;
	bra.uni 	BB17_1327;

BB17_1338:
	mov.u32 	%r1539, 7;
	st.global.u32 	[%rd73+-48], %r1539;
	ld.global.u32 	%r1540, [%rd3+4];
	or.b32  	%r1541, %r1540, 4;
	st.global.u32 	[%rd3+4], %r1541;
	bra.uni 	BB17_1306;

BB17_1224:
	setp.gt.s32	%p834, %r484, 26;
	@%p834 bra 	BB17_1234;

	add.s32 	%r1330, %r484, -22;
	setp.lt.u32	%p838, %r1330, 3;
	@%p838 bra 	BB17_1309;
	bra.uni 	BB17_1226;

BB17_1309:
	ld.global.v2.u32 	{%r1479, %r1480}, [%rd3+5280];
	ld.global.v4.f32 	{%f6145, %f6146, %f6147, %f6148}, [%rd3+5296];
	mul.ftz.f32 	%f2117, %f7414, %f6147;
	mul.ftz.f32 	%f2116, %f7414, %f6146;
	mul.ftz.f32 	%f2115, %f7414, %f6145;
	add.s32 	%r1482, %r1480, %r1479;
	setp.gt.s32	%p895, %r1482, 63;
	mov.u64 	%rd1135, 0;
	mov.u64 	%rd1224, %rd1135;
	@%p895 bra 	BB17_1311;

	mul.wide.s32 	%rd1138, %r1479, 80;
	add.s64 	%rd1139, %rd96, %rd1138;
	add.s64 	%rd64, %rd1139, 224;
	mov.u32 	%r1483, 0;
	st.global.u32 	[%rd1139+240], %r1483;
	mov.b32 	 %r1484, %f2115;
	mov.b32 	 %r1485, %f2116;
	st.global.f32 	[%rd1139+232], %f2117;
	mov.b64	%rd1140, {%r1484, %r1485};
	st.global.u64 	[%rd1139+224], %rd1140;
	ld.global.u32 	%r1486, [%rd3+5280];
	add.s32 	%r1487, %r1486, 1;
	st.global.u32 	[%rd3+5280], %r1487;
	mov.u64 	%rd1224, %rd64;

BB17_1311:
	mov.u64 	%rd65, %rd1224;
	setp.eq.s64	%p896, %rd65, 0;
	mov.u64 	%rd1223, %rd1135;
	@%p896 bra 	BB17_1313;

	add.ftz.f32 	%f6152, %f2115, %f2116;
	add.ftz.f32 	%f6153, %f2117, %f6152;
	mul.ftz.f32 	%f6154, %f6153, 0f3EAAAAAB;
	abs.f32 	%f6155, %f6154;
	st.global.f32 	[%rd65+20], %f6155;
	setp.geu.ftz.f32	%p897, %f6155, 0f3727C5AC;
	selp.b64	%rd1223, %rd65, 0, %p897;

BB17_1313:
	setp.eq.s64	%p898, %rd1223, 0;
	mov.f32 	%f6420, %f1;
	mov.f32 	%f6440, %f6420;
	mov.f32 	%f6611, %f2;
	mov.f32 	%f6631, %f6611;
	mov.f32 	%f6803, %f4;
	mov.f32 	%f6823, %f6803;
	mov.f32 	%f6994, %f5;
	mov.f32 	%f7014, %f6994;
	mov.u32 	%r1733, %r492;
	mov.u32 	%r1808, %r1733;
	@%p898 bra 	BB17_1;

	add.s64 	%rd68, %rd1223, 64;
	mov.b32 	 %r1488, %f7415;
	mov.b32 	 %r1489, %f7416;
	st.global.f32 	[%rd1223+72], %f7417;
	mov.b64	%rd1142, {%r1488, %r1489};
	st.global.u64 	[%rd1223+64], %rd1142;
	mov.u64 	%rd1143, 0;
	st.global.u64 	[%rd1223+40], %rd1143;
	mov.f32 	%f6156, 0f3727C5AC;
	max.f32 	%f7425, %f7419, %f6156;
	ld.global.u32 	%r1490, [%rd3+4];
	and.b32  	%r1491, %r1490, 1;
	setp.eq.b32	%p899, %r1491, 1;
	@!%p899 bra 	BB17_1316;
	bra.uni 	BB17_1315;

BB17_1315:
	rcp.approx.ftz.f32 	%f7425, %f7425;

BB17_1316:
	setp.eq.s32	%p900, %r484, 22;
	@%p900 bra 	BB17_1320;
	bra.uni 	BB17_1317;

BB17_1320:
	mov.u32 	%r1498, 0;
	st.global.u32 	[%rd68+-40], %r1498;
	st.global.u32 	[%rd68+-36], %r1498;
	st.global.f32 	[%rd68+-32], %f7425;
	mov.u32 	%r1499, 22;
	st.global.u32 	[%rd68+-48], %r1499;
	ld.global.u32 	%r1500, [%rd3+4];
	or.b32  	%r1501, %r1500, 4;
	st.global.u32 	[%rd3+4], %r1501;
	bra.uni 	BB17_1306;

BB17_1012:
	add.u64 	%rd762, %SP, 96;
	mov.u64 	%rd763, 0;
	// Callseq Start 386
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd89;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd90;
	.param .align 4 .b8 param2[16];
	st.param.b32	[param2+0], %r357;
	st.param.b32	[param2+4], %r358;
	st.param.b32	[param2+8], %r359;
	st.param.b32	[param2+12], %r360;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd762;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd763;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	primitive_attribute_float3, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	ld.param.v4.f32	{%f5048, %f5049, %f5050, %f5051}, [retval0+0];
	
	//{
	}// Callseq End 386
	cvta.to.local.u64 	%rd764, %rd762;
	ld.local.v4.f32 	{%f5052, %f5053, %f5054, %f5055}, [%rd764];
	add.ftz.f32 	%f5057, %f5050, %f5054;
	add.ftz.f32 	%f5059, %f5049, %f5053;
	add.ftz.f32 	%f5061, %f5048, %f5052;
	add.ftz.f32 	%f5062, %f5061, %f5059;
	add.ftz.f32 	%f5063, %f5057, %f5062;
	mul.ftz.f32 	%f5064, %f5063, 0f3EAAAAAB;
	cvta.to.local.u64 	%rd766, %rd738;
	ld.local.u32 	%r1134, [%rd766];
	mul.wide.u32 	%rd767, %r1134, 4;
	add.s64 	%rd768, %rd1, %rd767;
	st.local.f32 	[%rd768], %f5064;
	bra.uni 	BB17_781;

BB17_72:
	setp.eq.s32	%p441, %r180, 2;
	@%p441 bra 	BB17_702;
	bra.uni 	BB17_73;

BB17_702:
	cvt.sat.f32.f32	%f3642, %f7257;
	mul.ftz.f32 	%f3643, %f3642, %f3642;
	mul.ftz.f32 	%f3644, %f3643, 0fC0000000;
	mul.ftz.f32 	%f3645, %f3642, %f3644;
	fma.rn.ftz.f32 	%f7257, %f3643, 0f40400000, %f3645;
	bra.uni 	BB17_704;

BB17_155:
	mov.f32 	%f7032, %f195;
	mov.f32 	%f7031, %f195;

BB17_277:
	mov.f32 	%f7030, %f195;

BB17_278:
	mul.wide.u32 	%rd148, %r549, 4;
	add.s64 	%rd149, %rd1, %rd148;
	st.local.f32 	[%rd149], %f7030;
	add.s32 	%r552, %r549, 1;
	mul.wide.u32 	%rd150, %r552, 4;
	add.s64 	%rd151, %rd1, %rd150;
	st.local.f32 	[%rd151], %f7031;
	add.s32 	%r553, %r549, 2;
	mul.wide.u32 	%rd152, %r553, 4;
	add.s64 	%rd153, %rd1, %rd152;
	st.local.f32 	[%rd153], %f7032;
	bra.uni 	BB17_294;

BB17_499:
	// Callseq Start 304
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd89;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd90;
	.param .b32 param2;
	st.param.b32	[param2+0], %r533;
	.param .align 4 .b8 retval0[16];
	call.uni (retval0), 
	find_attribute, 
	(
	param0, 
	param1, 
	param2
	);
	ld.param.b32	%r59, [retval0+0];
	ld.param.b32	%r60, [retval0+4];
	ld.param.b32	%r61, [retval0+8];
	ld.param.b32	%r63, [retval0+12];
	
	//{
	}// Callseq End 304
	// Callseq Start 305
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd89;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd90;
	.param .b32 param2;
	st.param.b32	[param2+0], %r534;
	.param .align 4 .b8 retval0[16];
	call.uni (retval0), 
	find_attribute, 
	(
	param0, 
	param1, 
	param2
	);
	ld.param.b32	%r64, [retval0+0];
	ld.param.b32	%r65, [retval0+4];
	ld.param.b32	%r66, [retval0+8];
	ld.param.b32	%r68, [retval0+12];
	
	//{
	}// Callseq End 305
	mov.u32 	%r586, 1;
	// Callseq Start 306
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd89;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd90;
	.param .b32 param2;
	st.param.b32	[param2+0], %r586;
	.param .align 4 .b8 retval0[16];
	call.uni (retval0), 
	find_attribute, 
	(
	param0, 
	param1, 
	param2
	);
	ld.param.b32	%r69, [retval0+0];
	ld.param.b32	%r70, [retval0+4];
	ld.param.b32	%r71, [retval0+8];
	ld.param.b32	%r73, [retval0+12];
	
	//{
	}// Callseq End 306
	setp.eq.s32	%p278, %r63, -1;
	setp.eq.s32	%p279, %r68, -1;
	or.pred  	%p280, %p278, %p279;
	setp.eq.s32	%p281, %r73, -1;
	or.pred  	%p282, %p280, %p281;
	@%p282 bra 	BB17_518;
	bra.uni 	BB17_500;

BB17_518:
	mov.u64 	%rd226, 0;
	st.local.u32 	[%rd10+4], %rd226;
	st.local.u32 	[%rd10], %rd226;
	mov.u32 	%r593, 0;
	st.local.u32 	[%rd10+8], %r593;
	bra.uni 	BB17_781;

BB17_975:
	setp.eq.s32	%p671, %r532, 2;
	@%p671 bra 	BB17_991;
	bra.uni 	BB17_976;

BB17_991:
	ld.global.u64 	%rd685, [%rd4+-232];
	add.s64 	%rd28, %rd685, 592;
	ld.global.u32 	%r1089, [%rd3+24];
	setp.eq.s32	%p678, %r1089, -1;
	ld.global.v4.f32 	{%f4826, %f4827, %f4828, %f4829}, [%rd3+48];
	ld.global.v4.f32 	{%f4830, %f4831, %f4832, %f4833}, [%rd3+-64];
	add.ftz.f32 	%f1625, %f4832, %f4828;
	add.ftz.f32 	%f1624, %f4831, %f4827;
	add.ftz.f32 	%f1623, %f4830, %f4826;
	ld.const.v4.f32 	{%f4840, %f4841, %f4842, %f4843}, [%rd685+624];
	ld.const.v4.f32 	{%f4844, %f4845, %f4846, %f4847}, [%rd685+608];
	ld.const.v4.f32 	{%f4848, %f4849, %f4850, %f4851}, [%rd685+592];
	@%p678 bra 	BB17_993;
	bra.uni 	BB17_992;

BB17_993:
	ld.const.v4.f32 	{%f4861, %f4862, %f4863, %f4864}, [%rd28+-512];
	ld.const.v4.f32 	{%f4865, %f4866, %f4867, %f4868}, [%rd28+-528];
	ld.const.v4.f32 	{%f4869, %f4870, %f4871, %f4872}, [%rd28+-544];
	add.ftz.f32 	%f4876, %f1625, %f4864;
	add.ftz.f32 	%f4877, %f1623, %f4872;
	add.ftz.f32 	%f4878, %f1624, %f4868;
	mul.ftz.f32 	%f4879, %f4849, %f4878;
	fma.rn.ftz.f32 	%f4880, %f4877, %f4848, %f4879;
	fma.rn.ftz.f32 	%f4881, %f4876, %f4850, %f4880;
	add.ftz.f32 	%f6441, %f4851, %f4881;
	mul.ftz.f32 	%f4882, %f4845, %f4878;
	fma.rn.ftz.f32 	%f4883, %f4877, %f4844, %f4882;
	fma.rn.ftz.f32 	%f4884, %f4876, %f4846, %f4883;
	add.ftz.f32 	%f6632, %f4847, %f4884;
	mul.ftz.f32 	%f4885, %f4841, %f4878;
	fma.rn.ftz.f32 	%f4886, %f4877, %f4840, %f4885;
	fma.rn.ftz.f32 	%f4887, %f4876, %f4842, %f4886;
	add.ftz.f32 	%f6633, %f4843, %f4887;
	bra.uni 	BB17_1001;

BB17_782:
	setp.eq.s32	%p517, %r532, 9;
	@%p517 bra 	BB17_783;
	bra.uni 	BB17_790;

BB17_783:
	ld.global.f32 	%f7279, [%rd3+32];
	bra.uni 	BB17_790;

BB17_36:
	max.ftz.f32 	%f3670, %f1203, %f1202;
	min.ftz.f32 	%f3671, %f1203, %f1202;
	div.approx.ftz.f32 	%f3672, %f3671, %f3670;
	mul.rn.ftz.f32 	%f3673, %f3672, %f3672;
	mov.f32 	%f3674, 0fC0B59883;
	mov.f32 	%f3675, 0fBF52C7EA;
	fma.rn.ftz.f32 	%f3676, %f3673, %f3675, %f3674;
	mov.f32 	%f3677, 0fC0D21907;
	fma.rn.ftz.f32 	%f3678, %f3676, %f3673, %f3677;
	mul.ftz.f32 	%f3679, %f3673, %f3678;
	mul.ftz.f32 	%f3680, %f3672, %f3679;
	add.ftz.f32 	%f3681, %f3673, 0f41355DC0;
	mov.f32 	%f3682, 0f41E6BD60;
	fma.rn.ftz.f32 	%f3683, %f3681, %f3673, %f3682;
	mov.f32 	%f3684, 0f419D92C8;
	fma.rn.ftz.f32 	%f3685, %f3683, %f3673, %f3684;
	rcp.approx.ftz.f32 	%f3686, %f3685;
	fma.rn.ftz.f32 	%f3687, %f3680, %f3686, %f3672;
	mov.f32 	%f3688, 0f3FC90FDB;
	sub.ftz.f32 	%f3689, %f3688, %f3687;
	setp.gtu.ftz.f32	%p463, %f1203, %f1202;
	selp.f32	%f3690, %f3689, %f3687, %p463;
	mov.f32 	%f3691, 0f40490FDB;
	sub.ftz.f32 	%f3692, %f3691, %f3690;
	setp.lt.s32	%p464, %r211, 0;
	selp.f32	%f3693, %f3692, %f3690, %p464;
	mov.b32 	 %r775, %f3693;
	or.b32  	%r776, %r775, %r212;
	mov.b32 	 %f3694, %r776;
	add.ftz.f32 	%f3695, %f1202, %f1203;
	setp.gtu.ftz.f32	%p465, %f3695, 0f7F800000;
	selp.f32	%f7258, %f3695, %f3694, %p465;

BB17_710:
	mov.b32 	 %f3696, %r732;
	mov.b32 	 %f3697, %r733;
	add.ftz.f32 	%f3698, %f1201, %f1201;
	mov.f32 	%f3699, 0f3FC90FDB;
	sub.ftz.f32 	%f3700, %f3699, %f1201;
	selp.f32	%f3701, %f3698, %f3700, %p4;
	setp.ltu.ftz.f32	%p466, %f1200, 0f00000000;
	mov.f32 	%f3702, 0f40490FDB;
	sub.ftz.f32 	%f3703, %f3702, %f3701;
	selp.f32	%f3704, %f3703, %f3701, %p466;
	sin.approx.ftz.f32 	%f3705, %f3697;
	sin.approx.ftz.f32 	%f3706, %f3704;
	mul.ftz.f32 	%f3707, %f3706, %f3705;
	sub.ftz.f32 	%f3708, %f3696, %f7258;
	cos.approx.ftz.f32 	%f3709, %f3708;
	cos.approx.ftz.f32 	%f3710, %f3697;
	cos.approx.ftz.f32 	%f3711, %f3704;
	mul.ftz.f32 	%f3712, %f3711, %f3710;
	fma.rn.ftz.f32 	%f3713, %f3707, %f3709, %f3712;
	max.f32 	%f3715, %f3713, %f3649;
	min.f32 	%f3717, %f3715, %f3651;
	abs.ftz.f32 	%f3718, %f3717;
	sub.ftz.f32 	%f3719, %f3651, %f3718;
	mul.ftz.f32 	%f3720, %f3719, 0f3F000000;
	sqrt.approx.ftz.f32 	%f3721, %f3720;
	setp.gtu.ftz.f32	%p467, %f3718, 0f3F11EB85;
	selp.f32	%f3722, %f3721, %f3718, %p467;
	mul.ftz.f32 	%f3723, %f3722, %f3722;
	fma.rn.ftz.f32 	%f3726, %f3659, %f3723, %f3658;
	fma.rn.ftz.f32 	%f3728, %f3726, %f3723, %f3661;
	fma.rn.ftz.f32 	%f3730, %f3728, %f3723, %f3663;
	fma.rn.ftz.f32 	%f3732, %f3730, %f3723, %f3665;
	mul.ftz.f32 	%f3733, %f3723, %f3732;
	fma.rn.ftz.f32 	%f3734, %f3733, %f3722, %f3722;
	add.ftz.f32 	%f3735, %f3734, %f3734;
	sub.ftz.f32 	%f3736, %f3699, %f3734;
	selp.f32	%f3737, %f3735, %f3736, %p467;
	setp.ltu.ftz.f32	%p468, %f3717, 0f00000000;
	sub.ftz.f32 	%f3738, %f3702, %f3737;
	selp.f32	%f1208, %f3738, %f3737, %p468;
	sub.ftz.f32 	%f3739, %f3699, 0f3A83126F;
	min.f32 	%f3740, %f3704, %f3739;
	cos.approx.ftz.f32 	%f1209, %f3740;
	cos.approx.ftz.f32 	%f1210, %f1208;
	setp.eq.s32	%p469, %r534, 0;
	@%p469 bra 	BB17_712;
	bra.uni 	BB17_711;

BB17_712:
	div.approx.ftz.f32 	%f3822, %f1191, %f1209;
	mul.ftz.f32 	%f3823, %f3822, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f3824, %f3823;
	fma.rn.ftz.f32 	%f3825, %f1190, %f3824, 0f3F800000;
	mul.ftz.f32 	%f3826, %f1193, %f1208;
	mul.ftz.f32 	%f3827, %f3826, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f3828, %f3827;
	fma.rn.ftz.f32 	%f3829, %f1192, %f3828, 0f3F800000;
	mul.ftz.f32 	%f3830, %f1194, %f1210;
	fma.rn.ftz.f32 	%f3831, %f3830, %f1210, %f3829;
	mul.ftz.f32 	%f3832, %f3825, %f3831;
	mul.ftz.f32 	%f1214, %f1183, %f3832;
	div.approx.ftz.f32 	%f3833, %f1196, %f1209;
	mul.ftz.f32 	%f3834, %f3833, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f3835, %f3834;
	fma.rn.ftz.f32 	%f3836, %f1195, %f3835, 0f3F800000;
	mul.ftz.f32 	%f3837, %f1198, %f1208;
	mul.ftz.f32 	%f3838, %f3837, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f3839, %f3838;
	fma.rn.ftz.f32 	%f3840, %f1197, %f3839, 0f3F800000;
	mul.ftz.f32 	%f3841, %f1199, %f1210;
	fma.rn.ftz.f32 	%f3842, %f3841, %f1210, %f3840;
	mul.ftz.f32 	%f3843, %f3836, %f3842;
	mul.ftz.f32 	%f1215, %f1184, %f3843;
	div.approx.ftz.f32 	%f3844, %f1186, %f1209;
	mul.ftz.f32 	%f3845, %f3844, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f3846, %f3845;
	fma.rn.ftz.f32 	%f3847, %f1185, %f3846, 0f3F800000;
	mul.ftz.f32 	%f3848, %f1188, %f1208;
	mul.ftz.f32 	%f3849, %f3848, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f3850, %f3849;
	fma.rn.ftz.f32 	%f3851, %f1187, %f3850, 0f3F800000;
	mul.ftz.f32 	%f3852, %f1189, %f1210;
	fma.rn.ftz.f32 	%f3853, %f3852, %f1210, %f3851;
	mul.ftz.f32 	%f3854, %f3847, %f3853;
	mul.ftz.f32 	%f1216, %f1182, %f3854;
	mov.f32 	%f3821, 0f00000000;
	setp.equ.ftz.f32	%p470, %f1215, 0f00000000;
	mov.f32 	%f7261, %f3821;
	@%p470 bra 	BB17_714;

	div.approx.ftz.f32 	%f3855, %f1214, %f1215;
	mul.ftz.f32 	%f1217, %f1216, %f3855;
	mov.f32 	%f7261, %f1217;

BB17_714:
	mov.f32 	%f1218, %f7261;
	setp.neu.ftz.f32	%p471, %f1216, 0f00000000;
	setp.neu.ftz.f32	%p472, %f1215, 0f00000000;
	and.pred  	%p473, %p472, %p471;
	mov.f32 	%f7260, %f3821;
	@!%p473 bra 	BB17_716;
	bra.uni 	BB17_715;

BB17_715:
	sub.ftz.f32 	%f3858, %f3651, %f1214;
	sub.ftz.f32 	%f3859, %f3858, %f1215;
	div.approx.ftz.f32 	%f3860, %f3859, %f1215;
	mul.ftz.f32 	%f7260, %f1216, %f3860;

BB17_716:
	mul.ftz.f32 	%f3861, %f1216, 0fBFC4C155;
	fma.rn.ftz.f32 	%f3862, %f1218, 0f404F6402, %f3861;
	fma.rn.ftz.f32 	%f7262, %f7260, 0fBEFF3FFB, %f3862;
	mul.ftz.f32 	%f3863, %f1216, 0f3FF02079;
	fma.rn.ftz.f32 	%f3864, %f1218, 0fBF782129, %f3863;
	fma.rn.ftz.f32 	%f7263, %f7260, 0f3D2A36A0, %f3864;
	mul.ftz.f32 	%f3865, %f1216, 0fBE50F0A6;
	fma.rn.ftz.f32 	%f3866, %f1218, 0f3D63EF28, %f3865;
	fma.rn.ftz.f32 	%f7264, %f7260, 0f3F8755F8, %f3866;
	bra.uni 	BB17_717;

BB17_711:
	mov.b32 	 %f3741, %r749;
	mov.b32 	 %f3742, %r758;
	mov.b32 	 %f3743, %r771;
	mov.b32 	 %f3744, %r770;
	mov.b32 	 %f3745, %r768;
	mov.b32 	 %f3746, %r769;
	mov.b32 	 %f3747, %r756;
	mov.b32 	 %f3748, %r757;
	mov.b32 	 %f3749, %r748;
	mov.b32 	 %f3750, %r746;
	mov.b32 	 %f3751, %r755;
	mov.b32 	 %f3752, %r747;
	mul.ftz.f32 	%f3753, %f1189, %f1208;
	mul.ftz.f32 	%f3754, %f3753, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f3755, %f3754;
	mul.ftz.f32 	%f3756, %f1210, %f1210;
	add.ftz.f32 	%f3757, %f3756, 0f3F800000;
	mul.ftz.f32 	%f3758, %f3741, 0fC0000000;
	fma.rn.ftz.f32 	%f3759, %f3741, %f3741, 0f3F800000;
	fma.rn.ftz.f32 	%f3760, %f3758, %f1210, %f3759;
	mov.f32 	%f3761, 0f3FC00000;
	// Callseq Start 363
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f3760;
	.param .b32 param1;
	st.param.f32	[param1+0], %f3761;
	.param .b32 retval0;
	call.uni (retval0), 
	_Z3powff, 
	(
	param0, 
	param1
	);
	ld.param.f32	%f3762, [retval0+0];
	
	//{
	}// Callseq End 363
	div.approx.ftz.f32 	%f3763, %f3757, %f3762;
	add.ftz.f32 	%f3764, %f1209, 0f3C23D70A;
	div.approx.ftz.f32 	%f3765, %f1186, %f3764;
	mul.ftz.f32 	%f3766, %f3765, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f3767, %f3766;
	fma.rn.ftz.f32 	%f3768, %f1185, %f3767, 0f3F800000;
	fma.rn.ftz.f32 	%f3769, %f1188, %f3755, %f1187;
	fma.rn.ftz.f32 	%f3770, %f3750, %f3756, %f3769;
	fma.rn.ftz.f32 	%f3771, %f3752, %f3763, %f3770;
	sqrt.approx.f32 	%f3772, %f1209;
	fma.rn.ftz.f32 	%f3773, %f3749, %f3772, %f3771;
	mul.ftz.f32 	%f3774, %f3768, %f3773;
	mul.ftz.f32 	%f3775, %f1182, %f3774;
	mul.ftz.f32 	%f3776, %f1194, %f1208;
	mul.ftz.f32 	%f3777, %f3776, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f3778, %f3777;
	mul.ftz.f32 	%f3779, %f3742, 0fC0000000;
	fma.rn.ftz.f32 	%f3780, %f3742, %f3742, 0f3F800000;
	fma.rn.ftz.f32 	%f3781, %f3779, %f1210, %f3780;
	// Callseq Start 364
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f3781;
	.param .b32 param1;
	st.param.f32	[param1+0], %f3761;
	.param .b32 retval0;
	call.uni (retval0), 
	_Z3powff, 
	(
	param0, 
	param1
	);
	ld.param.f32	%f3782, [retval0+0];
	
	//{
	}// Callseq End 364
	div.approx.ftz.f32 	%f3783, %f3757, %f3782;
	div.approx.ftz.f32 	%f3784, %f1191, %f3764;
	mul.ftz.f32 	%f3785, %f3784, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f3786, %f3785;
	fma.rn.ftz.f32 	%f3787, %f1190, %f3786, 0f3F800000;
	fma.rn.ftz.f32 	%f3788, %f1193, %f3778, %f1192;
	fma.rn.ftz.f32 	%f3789, %f3751, %f3756, %f3788;
	fma.rn.ftz.f32 	%f3790, %f3747, %f3783, %f3789;
	fma.rn.ftz.f32 	%f3791, %f3748, %f3772, %f3790;
	mul.ftz.f32 	%f3792, %f3787, %f3791;
	mul.ftz.f32 	%f3793, %f1183, %f3792;
	mul.ftz.f32 	%f3794, %f1199, %f1208;
	mul.ftz.f32 	%f3795, %f3794, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f3796, %f3795;
	mul.ftz.f32 	%f3797, %f3743, 0fC0000000;
	fma.rn.ftz.f32 	%f3798, %f3743, %f3743, 0f3F800000;
	fma.rn.ftz.f32 	%f3799, %f3797, %f1210, %f3798;
	// Callseq Start 365
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f3799;
	.param .b32 param1;
	st.param.f32	[param1+0], %f3761;
	.param .b32 retval0;
	call.uni (retval0), 
	_Z3powff, 
	(
	param0, 
	param1
	);
	ld.param.f32	%f3800, [retval0+0];
	
	//{
	}// Callseq End 365
	div.approx.ftz.f32 	%f3801, %f3757, %f3800;
	div.approx.ftz.f32 	%f3802, %f1196, %f3764;
	mul.ftz.f32 	%f3803, %f3802, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f3804, %f3803;
	fma.rn.ftz.f32 	%f3805, %f1195, %f3804, 0f3F800000;
	fma.rn.ftz.f32 	%f3806, %f1198, %f3796, %f1197;
	fma.rn.ftz.f32 	%f3807, %f3745, %f3756, %f3806;
	fma.rn.ftz.f32 	%f3808, %f3746, %f3801, %f3807;
	fma.rn.ftz.f32 	%f3809, %f3744, %f3772, %f3808;
	mul.ftz.f32 	%f3810, %f3805, %f3809;
	mul.ftz.f32 	%f3811, %f1184, %f3810;
	mul.ftz.f32 	%f3812, %f3793, 0fBFC4C155;
	fma.rn.ftz.f32 	%f3813, %f3775, 0f404F6402, %f3812;
	mul.ftz.f32 	%f3814, %f3793, 0f3FF02079;
	fma.rn.ftz.f32 	%f3815, %f3775, 0fBF782129, %f3814;
	mul.ftz.f32 	%f3816, %f3793, 0fBE50F0A6;
	fma.rn.ftz.f32 	%f3817, %f3775, 0f3D63EF28, %f3816;
	fma.rn.ftz.f32 	%f3818, %f3811, 0fBEFF3FFB, %f3813;
	fma.rn.ftz.f32 	%f3819, %f3811, 0f3D2A36A0, %f3815;
	fma.rn.ftz.f32 	%f3820, %f3811, 0f3F8755F8, %f3817;
	mul.ftz.f32 	%f7264, %f3820, 0f3C16B90D;
	mul.ftz.f32 	%f7263, %f3819, 0f3C16B90D;
	mul.ftz.f32 	%f7262, %f3818, 0f3C16B90D;

BB17_717:
	add.s32 	%r1808, %r2, 9;
	mul.wide.u32 	%rd363, %r533, 4;
	add.s64 	%rd364, %rd1, %rd363;
	st.local.f32 	[%rd364], %f7262;
	add.s32 	%r784, %r533, 1;
	mul.wide.u32 	%rd365, %r784, 4;
	add.s64 	%rd366, %rd1, %rd365;
	st.local.f32 	[%rd366], %f7263;
	add.s32 	%r785, %r533, 2;
	mul.wide.u32 	%rd367, %r785, 4;
	add.s64 	%rd368, %rd1, %rd367;
	st.local.f32 	[%rd368], %f7264;
	bra.uni 	BB17_797;

BB17_132:
	add.u64 	%rd740, %SP, 128;
	mov.u64 	%rd741, 0;
	// Callseq Start 384
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd89;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd90;
	.param .align 4 .b8 param2[16];
	st.param.b32	[param2+0], %r357;
	st.param.b32	[param2+4], %r358;
	st.param.b32	[param2+8], %r359;
	st.param.b32	[param2+12], %r360;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd740;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd741;
	.param .b32 retval0;
	call.uni (retval0), 
	primitive_attribute_float, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	ld.param.f32	%f5031, [retval0+0];
	
	//{
	}// Callseq End 384
	cvta.to.local.u64 	%rd742, %rd740;
	ld.local.f32 	%f5032, [%rd742];
	add.ftz.f32 	%f5033, %f5031, %f5032;
	cvta.to.local.u64 	%rd744, %rd738;
	ld.local.u32 	%r1128, [%rd744];
	mul.wide.u32 	%rd745, %r1128, 4;
	add.s64 	%rd746, %rd1, %rd745;
	st.local.f32 	[%rd746], %f5033;
	add.s32 	%r1129, %r1128, 1;
	mul.wide.u32 	%rd747, %r1129, 4;
	add.s64 	%rd748, %rd1, %rd747;
	st.local.f32 	[%rd748], %f5033;
	add.s32 	%r1130, %r1128, 2;
	mul.wide.u32 	%rd749, %r1130, 4;
	add.s64 	%rd750, %rd1, %rd749;
	st.local.f32 	[%rd750], %f5033;
	bra.uni 	BB17_781;

BB17_1117:
	// Callseq Start 401
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd89;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd90;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd92;
	.param .b32 param3;
	st.param.b32	[param3+0], %r532;
	.param .b32 param4;
	st.param.b32	[param4+0], %r533;
	call.uni 
	svm_node_geometry, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 401
	bra.uni 	BB17_781;

BB17_492:
	mul.ftz.f32 	%f2691, %f612, %f612;
	fma.rn.ftz.f32 	%f2692, %f611, %f611, %f2691;
	fma.rn.ftz.f32 	%f2693, %f7142, %f7142, %f2692;
	sqrt.approx.f32 	%f617, %f2693;
	setp.equ.ftz.f32	%p273, %f617, 0f00000000;
	mov.f32 	%f7137, %f611;
	mov.f32 	%f7140, %f612;
	@%p273 bra 	BB17_512;

	div.approx.ftz.f32 	%f7137, %f611, %f617;
	div.approx.ftz.f32 	%f7140, %f612, %f617;
	div.approx.ftz.f32 	%f7142, %f7142, %f617;
	bra.uni 	BB17_512;

BB17_983:
	setp.eq.s32	%p666, %r532, 6;
	@%p666 bra 	BB17_986;
	bra.uni 	BB17_984;

BB17_986:
	ld.global.u32 	%r327, [%rd3+24];
	setp.eq.s32	%p675, %r327, -1;
	mov.f32 	%f6633, 0f00000000;
	mov.f32 	%f6632, %f6633;
	mov.f32 	%f6441, %f6633;
	mov.u32 	%r1774, %r325;
	mov.u32 	%r1810, %r1774;
	@%p675 bra 	BB17_1002;

	mad.lo.s32 	%r1086, %r327, 12, 10;
	ld.global.u64 	%rd678, [%rd4+-152];
	mul.wide.s32 	%rd679, %r1086, 16;
	add.s64 	%rd680, %rd678, %rd679;
	ld.global.v4.f32 	{%f4770, %f4771, %f4772, %f4773}, [%rd680];
	mov.f32 	%f6441, %f4770;
	mov.f32 	%f6632, %f4771;
	bra.uni 	BB17_1001;

BB17_769:
	ld.global.u32 	%r243, [%rd3+24];
	setp.eq.s32	%p503, %r243, -1;
	mov.u64 	%rd1201, 0;
	@%p503 bra 	BB17_771;

	mad.lo.s32 	%r860, %r243, 12, 8;
	ld.global.u64 	%rd454, [%rd4+-152];
	mul.wide.s32 	%rd455, %r860, 16;
	add.s64 	%rd456, %rd454, %rd455;
	ld.global.v4.f32 	{%f4043, %f4044, %f4045, %f4046}, [%rd456];
	mov.b32 	 %r861, %f4046;
	mul.lo.s32 	%r862, %r861, 5;
	cvt.s64.s32	%rd1201, %r862;

BB17_771:
	ld.global.u64 	%rd457, [%rd4+-8];
	shl.b64 	%rd458, %rd1201, 4;
	add.s64 	%rd459, %rd457, %rd458;
	ld.global.v4.f32 	{%f4048, %f4049, %f4050, %f4051}, [%rd459];
	st.local.f32 	[%rd12], %f4048;
	bra.uni 	BB17_781;

BB17_745:
	setp.eq.s32	%p496, %r532, 2;
	mov.f32 	%f6306, %f1;
	mov.f32 	%f6440, %f6306;
	mov.f32 	%f6497, %f2;
	mov.f32 	%f6631, %f6497;
	mov.f32 	%f6689, %f4;
	mov.f32 	%f6823, %f6689;
	mov.f32 	%f6880, %f5;
	mov.f32 	%f7014, %f6880;
	mov.u32 	%r1605, %r7;
	mov.u32 	%r1808, %r1605;
	@%p496 bra 	BB17_746;
	bra.uni 	BB17_1;

BB17_746:
	ld.global.u32 	%r239, [%rd3+24];
	setp.eq.s32	%p501, %r239, -1;
	mov.u64 	%rd1199, 0;
	@%p501 bra 	BB17_748;

	mad.lo.s32 	%r854, %r239, 12, 8;
	ld.global.u64 	%rd440, [%rd4+-152];
	mul.wide.s32 	%rd441, %r854, 16;
	add.s64 	%rd442, %rd440, %rd441;
	ld.global.v4.f32 	{%f4023, %f4024, %f4025, %f4026}, [%rd442];
	mov.b32 	 %r855, %f4026;
	mul.lo.s32 	%r856, %r855, 5;
	cvt.s64.s32	%rd1199, %r856;

BB17_748:
	ld.global.u64 	%rd443, [%rd4+-8];
	shl.b64 	%rd444, %rd1199, 4;
	add.s64 	%rd445, %rd443, %rd444;
	ld.global.v4.f32 	{%f4028, %f4029, %f4030, %f4031}, [%rd445];
	st.local.f32 	[%rd12], %f4030;
	bra.uni 	BB17_781;

BB17_1129:
	mov.u64 	%rd870, 0;
	// Callseq Start 406
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd89;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd90;
	.param .align 4 .b8 param2[16];
	st.param.b32	[param2+0], %r415;
	st.param.b32	[param2+4], %r416;
	st.param.b32	[param2+8], %r417;
	st.param.b32	[param2+12], %r418;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd870;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd870;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	primitive_attribute_float3, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	ld.param.v4.f32	{%f5644, %f5645, %f5646, %f5647}, [retval0+0];
	
	//{
	}// Callseq End 406
	add.ftz.f32 	%f5648, %f5644, %f5645;
	add.ftz.f32 	%f5649, %f5646, %f5648;
	mul.ftz.f32 	%f5650, %f5649, 0f3EAAAAAB;
	cvta.to.local.u64 	%rd872, %rd850;
	ld.local.u32 	%r1217, [%rd872];
	mul.wide.u32 	%rd873, %r1217, 4;
	add.s64 	%rd874, %rd1, %rd873;
	st.local.f32 	[%rd874], %f5650;
	bra.uni 	BB17_781;

BB17_1008:
	mov.u64 	%rd723, 0;
	add.u64 	%rd724, %SP, 48;
	// Callseq Start 381
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd89;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd90;
	.param .align 4 .b8 param2[16];
	st.param.b32	[param2+0], %r348;
	st.param.b32	[param2+4], %r349;
	st.param.b32	[param2+8], %r350;
	st.param.b32	[param2+12], %r351;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd723;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd724;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	primitive_attribute_float3, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	ld.param.v4.f32	{%f5011, %f5012, %f5013, %f5014}, [retval0+0];
	
	//{
	}// Callseq End 381
	cvta.to.local.u64 	%rd725, %rd724;
	ld.local.v4.f32 	{%f5015, %f5016, %f5017, %f5018}, [%rd725];
	add.ftz.f32 	%f5020, %f5013, %f5017;
	add.ftz.f32 	%f5022, %f5012, %f5016;
	add.ftz.f32 	%f5024, %f5011, %f5015;
	add.ftz.f32 	%f5025, %f5024, %f5022;
	add.ftz.f32 	%f5026, %f5020, %f5025;
	mul.ftz.f32 	%f5027, %f5026, 0f3EAAAAAB;
	cvta.to.local.u64 	%rd727, %rd699;
	ld.local.u32 	%r1125, [%rd727];
	mul.wide.u32 	%rd728, %r1125, 4;
	add.s64 	%rd729, %rd1, %rd728;
	st.local.f32 	[%rd729], %f5027;
	bra.uni 	BB17_781;

BB17_310:
	setp.gt.s32	%p183, %r569, 5;
	@%p183 bra 	BB17_319;

	setp.eq.s32	%p187, %r569, 4;
	@%p187 bra 	BB17_484;
	bra.uni 	BB17_312;

BB17_484:
	mov.f32 	%f2641, 0f3F800000;
	sub.ftz.f32 	%f2642, %f2641, %f256;
	sub.ftz.f32 	%f2643, %f2641, %f252;
	sub.ftz.f32 	%f2644, %f2641, %f251;
	sub.ftz.f32 	%f2645, %f2641, %f250;
	fma.rn.ftz.f32 	%f2646, %f256, %f2645, %f2642;
	fma.rn.ftz.f32 	%f2647, %f256, %f2644, %f2642;
	fma.rn.ftz.f32 	%f2648, %f256, %f2643, %f2642;
	neg.ftz.f32 	%f2649, %f2648;
	neg.ftz.f32 	%f2650, %f2647;
	neg.ftz.f32 	%f2651, %f2646;
	sub.ftz.f32 	%f2652, %f2641, %f246;
	sub.ftz.f32 	%f2653, %f2641, %f245;
	sub.ftz.f32 	%f2654, %f2641, %f244;
	fma.rn.ftz.f32 	%f7083, %f2651, %f2654, 0f3F800000;
	fma.rn.ftz.f32 	%f7103, %f2650, %f2653, 0f3F800000;
	fma.rn.ftz.f32 	%f7125, %f2649, %f2652, 0f3F800000;
	bra.uni 	BB17_487;

BB17_910:
	setp.equ.ftz.f32	%p622, %f1475, %f1480;
	@%p622 bra 	BB17_912;
	bra.uni 	BB17_911;

BB17_912:
	add.ftz.f32 	%f4360, %f1484, 0f40000000;
	sub.ftz.f32 	%f7312, %f4360, %f1486;
	bra.uni 	BB17_914;

BB17_1126:
	mov.u64 	%rd852, 0;
	// Callseq Start 404
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd89;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd90;
	.param .align 4 .b8 param2[16];
	st.param.b32	[param2+0], %r415;
	st.param.b32	[param2+4], %r416;
	st.param.b32	[param2+8], %r417;
	st.param.b32	[param2+12], %r418;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd852;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd852;
	.param .b32 retval0;
	call.uni (retval0), 
	primitive_attribute_float, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	ld.param.f32	%f5639, [retval0+0];
	
	//{
	}// Callseq End 404
	cvta.to.local.u64 	%rd854, %rd850;
	ld.local.u32 	%r1211, [%rd854];
	mul.wide.u32 	%rd855, %r1211, 4;
	add.s64 	%rd856, %rd1, %rd855;
	st.local.f32 	[%rd856], %f5639;
	add.s32 	%r1212, %r1211, 1;
	mul.wide.u32 	%rd857, %r1212, 4;
	add.s64 	%rd858, %rd1, %rd857;
	st.local.f32 	[%rd858], %f5639;
	add.s32 	%r1213, %r1211, 2;
	mul.wide.u32 	%rd859, %r1213, 4;
	add.s64 	%rd860, %rd1, %rd859;
	st.local.f32 	[%rd860], %f5639;
	bra.uni 	BB17_781;

BB17_811:
	setp.eq.s32	%p542, %r532, 2;
	@%p542 bra 	BB17_869;
	bra.uni 	BB17_812;

BB17_869:
	mul.ftz.f32 	%f7297, %f1370, %f1371;
	bra.uni 	BB17_872;

BB17_1005:
	mov.u64 	%rd701, 0;
	add.u64 	%rd702, %SP, 80;
	// Callseq Start 379
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd89;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd90;
	.param .align 4 .b8 param2[16];
	st.param.b32	[param2+0], %r348;
	st.param.b32	[param2+4], %r349;
	st.param.b32	[param2+8], %r350;
	st.param.b32	[param2+12], %r351;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd701;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd702;
	.param .b32 retval0;
	call.uni (retval0), 
	primitive_attribute_float, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	ld.param.f32	%f4994, [retval0+0];
	
	//{
	}// Callseq End 379
	cvta.to.local.u64 	%rd703, %rd702;
	ld.local.f32 	%f4995, [%rd703];
	add.ftz.f32 	%f4996, %f4994, %f4995;
	cvta.to.local.u64 	%rd705, %rd699;
	ld.local.u32 	%r1119, [%rd705];
	mul.wide.u32 	%rd706, %r1119, 4;
	add.s64 	%rd707, %rd1, %rd706;
	st.local.f32 	[%rd707], %f4996;
	add.s32 	%r1120, %r1119, 1;
	mul.wide.u32 	%rd708, %r1120, 4;
	add.s64 	%rd709, %rd1, %rd708;
	st.local.f32 	[%rd709], %f4996;
	add.s32 	%r1121, %r1119, 2;
	mul.wide.u32 	%rd710, %r1121, 4;
	add.s64 	%rd711, %rd1, %rd710;
	st.local.f32 	[%rd711], %f4996;
	bra.uni 	BB17_781;

BB17_337:
	setp.gt.s32	%p170, %r569, 15;
	@%p170 bra 	BB17_346;

	setp.eq.s32	%p174, %r569, 14;
	@%p174 bra 	BB17_369;
	bra.uni 	BB17_339;

BB17_369:
	max.f32 	%f2492, %f245, %f246;
	max.f32 	%f312, %f244, %f2492;
	min.f32 	%f2493, %f245, %f246;
	min.f32 	%f2494, %f244, %f2493;
	sub.ftz.f32 	%f313, %f312, %f2494;
	mov.f32 	%f2491, 0f00000000;
	setp.equ.ftz.f32	%p206, %f312, 0f00000000;
	mov.f32 	%f7047, %f2491;
	@%p206 bra 	BB17_371;

	div.approx.ftz.f32 	%f314, %f313, %f312;
	mov.f32 	%f7047, %f314;

BB17_371:
	mov.f32 	%f315, %f7047;
	setp.equ.ftz.f32	%p207, %f315, 0f00000000;
	mov.f32 	%f7046, %f2491;
	@%p207 bra 	BB17_378;

	sub.ftz.f32 	%f2496, %f312, %f244;
	div.approx.ftz.f32 	%f316, %f2496, %f313;
	sub.ftz.f32 	%f2497, %f312, %f245;
	div.approx.ftz.f32 	%f317, %f2497, %f313;
	sub.ftz.f32 	%f2498, %f312, %f246;
	div.approx.ftz.f32 	%f318, %f2498, %f313;
	setp.equ.ftz.f32	%p208, %f244, %f312;
	@%p208 bra 	BB17_376;
	bra.uni 	BB17_373;

BB17_376:
	sub.ftz.f32 	%f7044, %f318, %f317;
	bra.uni 	BB17_377;

BB17_660:
	setp.eq.s32	%p384, %r151, 2;
	@%p384 bra 	BB17_669;
	bra.uni 	BB17_661;

BB17_669:
	neg.ftz.f32 	%f3153, %f935;
	// Callseq Start 325
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f937;
	.param .b32 param1;
	st.param.f32	[param1+0], %f3153;
	.param .b32 retval0;
	call.uni (retval0), 
	_Z3powff, 
	(
	param0, 
	param1
	);
	ld.param.f32	%f977, [retval0+0];
	
	//{
	}// Callseq End 325
	// Callseq Start 326
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f7222;
	.param .b32 param1;
	st.param.f32	[param1+0], %f7223;
	.param .b32 param2;
	st.param.f32	[param2+0], %f7224;
	.param .b32 retval0;
	call.uni (retval0), 
	perlin, 
	(
	param0, 
	param1, 
	param2
	);
	ld.param.f32	%f3154, [retval0+0];
	
	//{
	}// Callseq End 326
	add.ftz.f32 	%f7247, %f7200, %f3154;
	mul.ftz.f32 	%f7211, %f7201, %f7247;
	mul.rn.f32 	%f7212, %f7222, %f937;
	mul.rn.f32 	%f7213, %f7223, %f937;
	mul.rn.f32 	%f7214, %f7224, %f937;
	setp.gtu.ftz.f32	%p392, %f7211, 0f3A83126F;
	cvt.rzi.ftz.s32.f32	%r166, %f936;
	setp.gt.s32	%p393, %r166, 1;
	and.pred  	%p394, %p392, %p393;
	mov.u32 	%r1815, 1;
	mov.f32 	%f7217, %f977;
	mov.f32 	%f7218, %f977;
	mov.f32 	%f7246, %f7247;
	@!%p394 bra 	BB17_671;
	bra.uni 	BB17_670;

BB17_670:
	mov.f32 	%f986, %f7218;
	setp.gtu.ftz.f32	%p395, %f7211, 0f3F800000;
	selp.f32	%f3155, 0f3F800000, %f7211, %p395;
	// Callseq Start 327
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f7212;
	.param .b32 param1;
	st.param.f32	[param1+0], %f7213;
	.param .b32 param2;
	st.param.f32	[param2+0], %f7214;
	.param .b32 retval0;
	call.uni (retval0), 
	perlin, 
	(
	param0, 
	param1, 
	param2
	);
	ld.param.f32	%f3156, [retval0+0];
	
	//{
	}// Callseq End 327
	add.ftz.f32 	%f3157, %f7200, %f3156;
	mul.ftz.f32 	%f3158, %f986, %f3157;
	mul.rn.f32 	%f989, %f986, %f977;
	fma.rn.ftz.f32 	%f7247, %f3155, %f3158, %f7247;
	mul.ftz.f32 	%f3159, %f7201, %f3158;
	mul.rn.f32 	%f7211, %f3155, %f3159;
	mul.rn.f32 	%f7212, %f7212, %f937;
	mul.rn.f32 	%f7213, %f7213, %f937;
	mul.rn.f32 	%f7214, %f7214, %f937;
	setp.gtu.ftz.f32	%p396, %f7211, 0f3A83126F;
	add.s32 	%r1815, %r1815, 1;
	setp.lt.s32	%p397, %r1815, %r166;
	and.pred  	%p398, %p396, %p397;
	mov.f32 	%f7217, %f989;
	mov.f32 	%f7218, %f989;
	mov.f32 	%f7246, %f7247;
	@%p398 bra 	BB17_670;

BB17_671:
	mov.f32 	%f7241, %f7246;
	// inline asm
	cvt.rmi.f32.f32 	%f3160, %f936;
	// inline asm
	sub.ftz.f32 	%f1000, %f936, %f3160;
	setp.equ.ftz.f32	%p399, %f1000, 0f00000000;
	@%p399 bra 	BB17_681;

	// Callseq Start 328
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f7212;
	.param .b32 param1;
	st.param.f32	[param1+0], %f7213;
	.param .b32 param2;
	st.param.f32	[param2+0], %f7214;
	.param .b32 retval0;
	call.uni (retval0), 
	perlin, 
	(
	param0, 
	param1, 
	param2
	);
	ld.param.f32	%f3162, [retval0+0];
	
	//{
	}// Callseq End 328
	add.ftz.f32 	%f3163, %f7200, %f3162;
	mul.ftz.f32 	%f3164, %f7217, %f3163;
	fma.rn.ftz.f32 	%f7241, %f1000, %f3164, %f7241;
	bra.uni 	BB17_681;

BB17_187:
	setp.eq.s32	%p508, %r532, 1;
	@%p508 bra 	BB17_188;
	bra.uni 	BB17_780;

BB17_188:
	ld.global.u32 	%r247, [%rd3+24];
	setp.eq.s32	%p510, %r247, -1;
	@%p510 bra 	BB17_780;

	mad.lo.s32 	%r870, %r247, 12, 8;
	ld.global.u64 	%rd467, [%rd4+-152];
	mul.wide.s32 	%rd468, %r870, 16;
	add.s64 	%rd469, %rd467, %rd468;
	ld.global.v4.f32 	{%f4060, %f4061, %f4062, %f4063}, [%rd469];
	mov.f32 	%f7278, %f4061;
	bra.uni 	BB17_780;

BB17_1168:
	setp.eq.s32	%p811, %r532, 2;
	@%p811 bra 	BB17_1180;
	bra.uni 	BB17_1169;

BB17_1180:
	mul.wide.u32 	%rd944, %r533, 4;
	add.s64 	%rd945, %rd1, %rd944;
	add.s32 	%r1274, %r533, 1;
	mul.wide.u32 	%rd946, %r1274, 4;
	add.s64 	%rd947, %rd1, %rd946;
	add.s32 	%r1275, %r533, 2;
	mul.wide.u32 	%rd948, %r1275, 4;
	add.s64 	%rd949, %rd1, %rd948;
	ld.local.f32 	%f5873, [%rd947];
	mul.ftz.f32 	%f5874, %f5873, 0f3F371759;
	ld.local.f32 	%f5875, [%rd945];
	fma.rn.ftz.f32 	%f5876, %f5875, 0f3E59B3D0, %f5874;
	ld.local.f32 	%f5877, [%rd949];
	fma.rn.ftz.f32 	%f5878, %f5877, 0f3D93DD98, %f5876;
	mul.wide.u32 	%rd950, %r534, 4;
	add.s64 	%rd951, %rd1, %rd950;
	st.local.f32 	[%rd951], %f5878;
	bra.uni 	BB17_781;

BB17_788:
	ld.global.u32 	%r877, [%rd91+16];
	cvt.rn.f32.s32	%f7279, %r877;
	bra.uni 	BB17_790;

BB17_786:
	setp.eq.s32	%p515, %r532, 12;
	@%p515 bra 	BB17_787;
	bra.uni 	BB17_790;

BB17_787:
	ld.global.u32 	%r879, [%rd91+28];
	cvt.rn.f32.s32	%f7279, %r879;

BB17_790:
	mul.wide.u32 	%rd477, %r533, 4;
	add.s64 	%rd478, %rd1, %rd477;
	st.local.f32 	[%rd478], %f7279;
	bra.uni 	BB17_781;

BB17_29:
	mov.f32 	%f7403, %f1893;
	mov.f32 	%f7402, %f1892;
	bra.uni 	BB17_1111;

BB17_773:
	setp.ne.s32	%p506, %r532, 3;
	@%p506 bra 	BB17_780;

	ld.global.u32 	%r246, [%rd3+24];
	setp.eq.s32	%p509, %r246, -1;
	@%p509 bra 	BB17_780;

	mad.lo.s32 	%r864, %r246, 12, 8;
	ld.global.u64 	%rd461, [%rd4+-152];
	mul.wide.s32 	%rd462, %r864, 16;
	add.s64 	%rd463, %rd461, %rd462;
	ld.global.v4.f32 	{%f4055, %f4056, %f4057, %f4058}, [%rd463];
	mov.f32 	%f7278, %f4057;

BB17_780:
	st.local.f32 	[%rd25], %f7278;
	bra.uni 	BB17_781;

BB17_1175:
	setp.eq.s32	%p806, %r532, 6;
	@%p806 bra 	BB17_1178;
	bra.uni 	BB17_1176;

BB17_1178:
	mul.wide.u32 	%rd916, %r533, 4;
	add.s64 	%rd917, %rd1, %rd916;
	ld.local.u32 	%r1265, [%rd917];
	cvt.rn.f32.s32	%f5854, %r1265;
	mul.wide.u32 	%rd918, %r534, 4;
	add.s64 	%rd919, %rd1, %rd918;
	st.local.f32 	[%rd919], %f5854;
	bra.uni 	BB17_781;

BB17_106:
	setp.eq.s32	%p531, %r532, 2;
	@%p531 bra 	BB17_802;
	bra.uni 	BB17_107;

BB17_802:
	add.ftz.f32 	%f7289, %f1329, %f1335;
	add.ftz.f32 	%f7287, %f1327, %f1333;
	add.ftz.f32 	%f7288, %f1328, %f1334;
	mul.ftz.f32 	%f4131, %f7288, %f7288;
	fma.rn.ftz.f32 	%f4132, %f7287, %f7287, %f4131;
	fma.rn.ftz.f32 	%f4133, %f7289, %f7289, %f4132;
	sqrt.approx.f32 	%f7290, %f4133;
	setp.equ.ftz.f32	%p537, %f7290, 0f00000000;
	@%p537 bra 	BB17_805;
	bra.uni 	BB17_800;

BB17_257:
	add.ftz.f32 	%f7027, %f165, %f2393;
	add.ftz.f32 	%f7028, %f2389, %f170;
	add.ftz.f32 	%f7029, %f2385, %f175;
	bra.uni 	BB17_259;

BB17_944:
	setp.eq.s32	%p653, %r532, 1;
	mov.f32 	%f6824, %f4;
	mov.f32 	%f7015, %f5;
	mov.u32 	%r1753, %r303;
	mov.u32 	%r1811, %r1753;
	@%p653 bra 	BB17_945;
	bra.uni 	BB17_974;

BB17_945:
	ld.global.v4.f32 	{%f4685, %f4686, %f4687, %f4688}, [%rd3+64];
	ld.global.v4.f32 	{%f4689, %f4690, %f4691, %f4692}, [%rd3+-64];
	add.ftz.f32 	%f7016, %f4691, %f4687;
	add.ftz.f32 	%f1594, %f4690, %f4686;
	add.ftz.f32 	%f1593, %f4689, %f4685;
	setp.eq.s32	%p662, %r534, 0;
	@%p662 bra 	BB17_971;
	bra.uni 	BB17_946;

BB17_971:
	ld.global.u32 	%r321, [%rd3+24];
	setp.eq.s32	%p663, %r321, -1;
	mov.f32 	%f6824, %f1593;
	mov.f32 	%f7015, %f1594;
	mov.u32 	%r1764, %r303;
	mov.u32 	%r1811, %r1764;
	@%p663 bra 	BB17_974;

	mad.lo.s32 	%r1082, %r321, 12, 4;
	ld.global.u64 	%rd669, [%rd4+-152];
	mul.wide.s32 	%rd670, %r1082, 16;
	add.s64 	%rd671, %rd669, %rd670;
	ld.global.v4.f32 	{%f4720, %f4721, %f4722, %f4723}, [%rd671];
	mul.ftz.f32 	%f4726, %f1594, %f4721;
	fma.rn.ftz.f32 	%f4727, %f1593, %f4720, %f4726;
	fma.rn.ftz.f32 	%f4729, %f7016, %f4722, %f4727;
	add.ftz.f32 	%f1599, %f4723, %f4729;
	ld.global.v4.f32 	{%f4731, %f4732, %f4733, %f4734}, [%rd671+16];
	mul.ftz.f32 	%f4737, %f1594, %f4732;
	fma.rn.ftz.f32 	%f4738, %f1593, %f4731, %f4737;
	fma.rn.ftz.f32 	%f4740, %f7016, %f4733, %f4738;
	add.ftz.f32 	%f1600, %f4734, %f4740;
	ld.global.v4.f32 	{%f4742, %f4743, %f4744, %f4745}, [%rd671+32];
	mul.ftz.f32 	%f4748, %f1594, %f4743;
	fma.rn.ftz.f32 	%f4749, %f1593, %f4742, %f4748;
	fma.rn.ftz.f32 	%f4751, %f7016, %f4744, %f4749;
	add.ftz.f32 	%f7016, %f4745, %f4751;
	mov.f32 	%f6824, %f1599;
	mov.f32 	%f7015, %f1600;
	bra.uni 	BB17_973;

BB17_1135:
	setp.eq.s32	%p793, %r532, 1;
	mov.u32 	%r1791, %r425;
	mov.u32 	%r1809, %r1791;
	@%p793 bra 	BB17_1136;
	bra.uni 	BB17_1165;

BB17_1136:
	ld.global.v4.f32 	{%f5795, %f5796, %f5797, %f5798}, [%rd3+-64];
	mov.f32 	%f7019, %f5797;
	mov.f32 	%f7018, %f5796;
	mov.f32 	%f7017, %f5795;
	setp.eq.s32	%p802, %r534, 0;
	@%p802 bra 	BB17_1162;
	bra.uni 	BB17_1137;

BB17_1162:
	ld.global.u32 	%r443, [%rd3+24];
	setp.eq.s32	%p803, %r443, -1;
	mov.u32 	%r1802, %r425;
	mov.u32 	%r1809, %r1802;
	@%p803 bra 	BB17_1165;

	mad.lo.s32 	%r1258, %r443, 12, 4;
	ld.global.u64 	%rd899, [%rd4+-152];
	mul.wide.s32 	%rd900, %r1258, 16;
	add.s64 	%rd901, %rd899, %rd900;
	ld.global.v4.f32 	{%f5820, %f5821, %f5822, %f5823}, [%rd901];
	mul.ftz.f32 	%f5826, %f5796, %f5821;
	fma.rn.ftz.f32 	%f5827, %f5795, %f5820, %f5826;
	fma.rn.ftz.f32 	%f5829, %f5797, %f5822, %f5827;
	add.ftz.f32 	%f7017, %f5823, %f5829;
	ld.global.v4.f32 	{%f5831, %f5832, %f5833, %f5834}, [%rd901+16];
	mul.ftz.f32 	%f5837, %f5796, %f5832;
	fma.rn.ftz.f32 	%f5838, %f5795, %f5831, %f5837;
	fma.rn.ftz.f32 	%f5840, %f5797, %f5833, %f5838;
	add.ftz.f32 	%f7018, %f5834, %f5840;
	ld.global.v4.f32 	{%f5842, %f5843, %f5844, %f5845}, [%rd901+32];
	mul.ftz.f32 	%f5848, %f5796, %f5843;
	fma.rn.ftz.f32 	%f5849, %f5795, %f5842, %f5848;
	fma.rn.ftz.f32 	%f5851, %f5797, %f5844, %f5849;
	add.ftz.f32 	%f7019, %f5845, %f5851;
	bra.uni 	BB17_1164;

BB17_751:
	setp.eq.s32	%p493, %r532, 5;
	mov.f32 	%f6305, %f1;
	mov.f32 	%f6440, %f6305;
	mov.f32 	%f6496, %f2;
	mov.f32 	%f6631, %f6496;
	mov.f32 	%f6688, %f4;
	mov.f32 	%f6823, %f6688;
	mov.f32 	%f6879, %f5;
	mov.f32 	%f7014, %f6879;
	mov.u32 	%r1604, %r7;
	mov.u32 	%r1808, %r1604;
	@%p493 bra 	BB17_752;
	bra.uni 	BB17_1;

BB17_752:
	ld.global.u32 	%r235, [%rd3+24];
	setp.eq.s32	%p499, %r235, -1;
	mov.u64 	%rd1197, 0;
	@%p499 bra 	BB17_754;

	mad.lo.s32 	%r848, %r235, 12, 8;
	ld.global.u64 	%rd426, [%rd4+-152];
	mul.wide.s32 	%rd427, %r848, 16;
	add.s64 	%rd428, %rd426, %rd427;
	ld.global.v4.f32 	{%f4001, %f4002, %f4003, %f4004}, [%rd428];
	mov.b32 	 %r849, %f4004;
	mul.lo.s32 	%r850, %r849, 5;
	cvt.s64.s32	%rd1197, %r850;

BB17_754:
	ld.global.u64 	%rd429, [%rd4+-8];
	shl.b64 	%rd430, %rd1197, 4;
	add.s64 	%rd431, %rd429, %rd430;
	ld.global.v4.f32 	{%f4006, %f4007, %f4008, %f4009}, [%rd431];
	st.local.f32 	[%rd12], %f4009;
	bra.uni 	BB17_781;

BB17_952:
	setp.eq.s32	%p648, %r532, 5;
	mov.f32 	%f6824, %f4;
	mov.f32 	%f7015, %f5;
	mov.u32 	%r1751, %r303;
	mov.u32 	%r1811, %r1751;
	@%p648 bra 	BB17_953;
	bra.uni 	BB17_974;

BB17_953:
	ld.global.u32 	%r308, [%rd3+24];
	setp.eq.s32	%p655, %r308, -1;
	mov.f32 	%f7016, 0f00000000;
	mov.f32 	%f7015, %f7016;
	mov.f32 	%f6824, %f7016;
	mov.u32 	%r1757, %r303;
	mov.u32 	%r1811, %r1757;
	@%p655 bra 	BB17_974;

	mad.lo.s32 	%r1054, %r308, 12, 9;
	ld.global.u64 	%rd661, [%rd4+-152];
	mul.wide.s32 	%rd662, %r1054, 16;
	add.s64 	%rd663, %rd661, %rd662;
	ld.global.v4.f32 	{%f4536, %f4537, %f4538, %f4539}, [%rd663];
	mov.f32 	%f6824, %f4536;
	mov.f32 	%f7015, %f4537;
	mov.f32 	%f7016, %f4538;
	bra.uni 	BB17_973;

BB17_1143:
	setp.eq.s32	%p788, %r532, 5;
	mov.u32 	%r1789, %r425;
	mov.u32 	%r1809, %r1789;
	@%p788 bra 	BB17_1144;
	bra.uni 	BB17_1165;

BB17_1144:
	ld.global.u32 	%r430, [%rd3+24];
	setp.eq.s32	%p795, %r430, -1;
	mov.f32 	%f7019, 0f00000000;
	mov.f32 	%f7018, %f7019;
	mov.f32 	%f7017, %f7019;
	mov.u32 	%r1795, %r425;
	mov.u32 	%r1809, %r1795;
	@%p795 bra 	BB17_1165;

	mad.lo.s32 	%r1230, %r430, 12, 9;
	ld.global.u64 	%rd891, [%rd4+-152];
	mul.wide.s32 	%rd892, %r1230, 16;
	add.s64 	%rd893, %rd891, %rd892;
	ld.global.v4.f32 	{%f5666, %f5667, %f5668, %f5669}, [%rd893];
	mov.f32 	%f7017, %f5666;
	mov.f32 	%f7018, %f5667;
	mov.f32 	%f7019, %f5668;
	bra.uni 	BB17_1164;

BB17_948:
	setp.eq.s32	%p651, %r532, 3;
	mov.f32 	%f6824, %f4;
	mov.f32 	%f7015, %f5;
	mov.u32 	%r1752, %r303;
	mov.u32 	%r1811, %r1752;
	@%p651 bra 	BB17_949;
	bra.uni 	BB17_974;

BB17_949:
	ld.global.v4.f32 	{%f4565, %f4566, %f4567, %f4568}, [%rd3+64];
	ld.global.v4.f32 	{%f4569, %f4570, %f4571, %f4572}, [%rd3+-64];
	add.ftz.f32 	%f4575, %f4571, %f4567;
	add.ftz.f32 	%f4578, %f4570, %f4566;
	add.ftz.f32 	%f4581, %f4569, %f4565;
	ld.global.u64 	%rd664, [%rd4+-232];
	// Callseq Start 376
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd664;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd90;
	.param .align 16 .b8 param2[16];
	st.param.v4.f32	[param2+0], {%f4581, %f4578, %f4575, %f4582};
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	camera_world_to_ndc, 
	(
	param0, 
	param1, 
	param2
	);
	ld.param.v4.f32	{%f6824, %f7015, %f4583, %f4584}, [retval0+0];
	
	//{
	}// Callseq End 376
	mov.f32 	%f7016, 0f00000000;
	bra.uni 	BB17_973;

BB17_284:
	add.ftz.f32 	%f2426, %f235, 0f40800000;
	sub.ftz.f32 	%f7033, %f2426, %f234;

BB17_287:
	mul.ftz.f32 	%f2428, %f7033, 0f3E2AAAAB;
	setp.ltu.ftz.f32	%p160, %f2428, 0f00000000;
	add.ftz.f32 	%f2429, %f2428, 0f3F800000;
	selp.f32	%f7035, %f2429, %f2428, %p160;

BB17_288:
	setp.eq.s32	%p161, %r533, 255;
	@%p161 bra 	BB17_290;

	mul.wide.u32 	%rd160, %r533, 4;
	add.s64 	%rd161, %rd1, %rd160;
	st.local.f32 	[%rd161], %f7035;

BB17_290:
	setp.eq.s32	%p162, %r534, 255;
	@%p162 bra 	BB17_292;

	mul.wide.u32 	%rd162, %r534, 4;
	add.s64 	%rd163, %rd1, %rd162;
	st.local.f32 	[%rd163], %f233;

BB17_292:
	add.s32 	%r1808, %r2, 2;
	setp.eq.s32	%p163, %r555, 255;
	mov.f32 	%f6264, %f1;
	mov.f32 	%f6440, %f6264;
	mov.f32 	%f6455, %f2;
	mov.f32 	%f6631, %f6455;
	mov.f32 	%f6647, %f4;
	mov.f32 	%f6823, %f6647;
	mov.f32 	%f6838, %f5;
	mov.f32 	%f7014, %f6838;
	@%p163 bra 	BB17_1;

	mul.wide.u32 	%rd164, %r555, 4;
	add.s64 	%rd165, %rd1, %rd164;
	st.local.f32 	[%rd165], %f230;
	bra.uni 	BB17_294;

BB17_1139:
	setp.eq.s32	%p791, %r532, 3;
	mov.u32 	%r1790, %r425;
	mov.u32 	%r1809, %r1790;
	@%p791 bra 	BB17_1140;
	bra.uni 	BB17_1165;

BB17_1140:
	ld.global.v4.f32 	{%f5695, %f5696, %f5697, %f5698}, [%rd3+-64];
	ld.global.u64 	%rd894, [%rd4+-232];
	// Callseq Start 408
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd894;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd90;
	.param .align 16 .b8 param2[16];
	st.param.v4.f32	[param2+0], {%f5695, %f5696, %f5697, %f5702};
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	camera_world_to_ndc, 
	(
	param0, 
	param1, 
	param2
	);
	ld.param.v4.f32	{%f7017, %f7018, %f5703, %f5704}, [retval0+0];
	
	//{
	}// Callseq End 408
	mov.f32 	%f7019, 0f00000000;
	bra.uni 	BB17_1164;

BB17_298:
	ld.local.f32 	%f2431, [%rd8];
	st.local.f32 	[%rd9], %f2431;
	bra.uni 	BB17_781;

BB17_756:
	setp.ne.s32	%p491, %r532, 7;
	mov.f32 	%f6304, %f1;
	mov.f32 	%f6440, %f6304;
	mov.f32 	%f6495, %f2;
	mov.f32 	%f6631, %f6495;
	mov.f32 	%f6687, %f4;
	mov.f32 	%f6823, %f6687;
	mov.f32 	%f6878, %f5;
	mov.f32 	%f7014, %f6878;
	mov.u32 	%r1603, %r7;
	mov.u32 	%r1808, %r1603;
	@%p491 bra 	BB17_1;

	ld.global.u32 	%r227, [%rd3+24];
	setp.eq.s32	%p497, %r227, -1;
	mov.u32 	%r1818, 0;
	@%p497 bra 	BB17_759;

	mad.lo.s32 	%r841, %r227, 12, 8;
	ld.global.u64 	%rd413, [%rd4+-152];
	mul.wide.s32 	%rd414, %r841, 16;
	add.s64 	%rd415, %rd413, %rd414;
	ld.global.v4.f32 	{%f3969, %f3970, %f3971, %f3972}, [%rd415];
	mov.b32 	 %r842, %f3972;
	mul.lo.s32 	%r1818, %r842, 5;

BB17_759:
	add.s32 	%r843, %r1818, 3;
	ld.global.u64 	%rd416, [%rd4+-8];
	mul.wide.s32 	%rd417, %r843, 16;
	add.s64 	%rd418, %rd416, %rd417;
	ld.global.v4.f32 	{%f3974, %f3975, %f3976, %f3977}, [%rd418];
	ld.global.v4.f32 	{%f3980, %f3981, %f3982, %f3983}, [%rd418+16];
	st.local.f32 	[%rd12], %f3976;
	st.local.f32 	[%rd13], %f3977;
	st.local.f32 	[%rd14], %f3980;
	bra.uni 	BB17_781;

BB17_956:
	setp.ne.s32	%p646, %r532, 7;
	mov.f32 	%f6824, %f4;
	mov.f32 	%f7015, %f5;
	mov.u32 	%r1811, %r303;
	@%p646 bra 	BB17_974;

	ld.global.v4.f32 	{%f4512, %f4513, %f4514, %f4515}, [%rd3+64];
	ld.global.v4.f32 	{%f4516, %f4517, %f4518, %f4519}, [%rd3+-64];
	add.ftz.f32 	%f7016, %f4518, %f4514;
	add.ftz.f32 	%f7015, %f4517, %f4513;
	add.ftz.f32 	%f6824, %f4516, %f4512;
	bra.uni 	BB17_973;

BB17_1147:
	setp.ne.s32	%p786, %r532, 7;
	mov.u32 	%r1809, %r425;
	@%p786 bra 	BB17_1165;

	ld.global.v4.f32 	{%f5652, %f5653, %f5654, %f5655}, [%rd3+-64];
	mov.f32 	%f7019, %f5654;
	mov.f32 	%f7018, %f5653;
	mov.f32 	%f7017, %f5652;
	bra.uni 	BB17_1164;

BB17_526:
	mov.f32 	%f2859, 0f3F000000;
	sub.ftz.f32 	%f7149, %f2859, %f7147;
	mov.f32 	%f7151, 0f00000000;
	mov.f32 	%f7150, %f700;

BB17_531:
	ld.global.u32 	%r596, [%rd3+24];
	mad.lo.s32 	%r597, %r596, 12, 4;
	ld.global.u64 	%rd230, [%rd4+-152];
	mul.wide.s32 	%rd231, %r597, 16;
	add.s64 	%rd232, %rd230, %rd231;
	ld.global.v4.f32 	{%f2866, %f2867, %f2868, %f2869}, [%rd232];
	ld.global.v4.f32 	{%f2871, %f2872, %f2873, %f2874}, [%rd232+16];
	ld.global.v4.f32 	{%f2876, %f2877, %f2878, %f2879}, [%rd232+32];
	mul.ftz.f32 	%f2887, %f7150, %f2871;
	fma.rn.ftz.f32 	%f2888, %f2866, %f7149, %f2887;
	fma.rn.ftz.f32 	%f7152, %f2876, %f7151, %f2888;
	mul.ftz.f32 	%f2889, %f7150, %f2872;
	fma.rn.ftz.f32 	%f2890, %f2867, %f7149, %f2889;
	fma.rn.ftz.f32 	%f7153, %f2877, %f7151, %f2890;
	mul.ftz.f32 	%f2891, %f7150, %f2873;
	fma.rn.ftz.f32 	%f2892, %f2868, %f7149, %f2891;
	fma.rn.ftz.f32 	%f7154, %f2878, %f7151, %f2892;
	abs.f32 	%f2893, %f7152;
	setp.neu.ftz.f32	%p305, %f2893, 0f00000000;
	@%p305 bra 	BB17_534;

	abs.f32 	%f2894, %f7153;
	setp.neu.ftz.f32	%p306, %f2894, 0f00000000;
	@%p306 bra 	BB17_534;

	abs.f32 	%f2895, %f7154;
	setp.equ.ftz.f32	%p307, %f2895, 0f00000000;
	@%p307 bra 	BB17_535;

BB17_534:
	mul.ftz.f32 	%f2896, %f7153, %f7153;
	fma.rn.ftz.f32 	%f2897, %f7152, %f7152, %f2896;
	fma.rn.ftz.f32 	%f2898, %f7154, %f7154, %f2897;
	rsqrt.approx.ftz.f32 	%f2899, %f2898;
	mul.ftz.f32 	%f7154, %f7154, %f2899;
	mul.ftz.f32 	%f7153, %f7153, %f2899;
	mul.ftz.f32 	%f7152, %f7152, %f2899;

BB17_535:
	ld.global.v4.f32 	{%f2900, %f2901, %f2902, %f2903}, [%rd3+-48];
	mul.ftz.f32 	%f2904, %f7154, %f2901;
	neg.ftz.f32 	%f2905, %f2904;
	fma.rn.ftz.f32 	%f7155, %f7153, %f2902, %f2905;
	mul.ftz.f32 	%f2906, %f7152, %f2902;
	neg.ftz.f32 	%f2907, %f2906;
	fma.rn.ftz.f32 	%f7156, %f7154, %f2900, %f2907;
	mul.ftz.f32 	%f2908, %f7153, %f2900;
	neg.ftz.f32 	%f2909, %f2908;
	fma.rn.ftz.f32 	%f7157, %f7152, %f2901, %f2909;
	abs.f32 	%f2910, %f7155;
	setp.neu.ftz.f32	%p308, %f2910, 0f00000000;
	@%p308 bra 	BB17_538;

	abs.f32 	%f2911, %f7156;
	setp.neu.ftz.f32	%p309, %f2911, 0f00000000;
	@%p309 bra 	BB17_538;

	abs.f32 	%f2912, %f7157;
	setp.equ.ftz.f32	%p310, %f2912, 0f00000000;
	@%p310 bra 	BB17_539;

BB17_538:
	mul.ftz.f32 	%f2913, %f7156, %f7156;
	fma.rn.ftz.f32 	%f2914, %f7155, %f7155, %f2913;
	fma.rn.ftz.f32 	%f2915, %f7157, %f7157, %f2914;
	rsqrt.approx.ftz.f32 	%f2916, %f2915;
	mul.ftz.f32 	%f7157, %f7157, %f2916;
	mul.ftz.f32 	%f7156, %f7156, %f2916;
	mul.ftz.f32 	%f7155, %f7155, %f2916;

BB17_539:
	and.b32  	%r598, %r532, 255;
	mul.ftz.f32 	%f2917, %f2902, %f7156;
	neg.ftz.f32 	%f2918, %f2917;
	fma.rn.ftz.f32 	%f2919, %f2901, %f7157, %f2918;
	mul.ftz.f32 	%f2920, %f2900, %f7157;
	neg.ftz.f32 	%f2921, %f2920;
	fma.rn.ftz.f32 	%f2922, %f2902, %f7155, %f2921;
	mul.ftz.f32 	%f2923, %f2901, %f7155;
	neg.ftz.f32 	%f2924, %f2923;
	fma.rn.ftz.f32 	%f2925, %f2900, %f7156, %f2924;
	mul.wide.u32 	%rd233, %r598, 4;
	add.s64 	%rd234, %rd1, %rd233;
	st.local.f32 	[%rd234], %f2919;
	st.local.f32 	[%rd234+4], %f2922;
	st.local.f32 	[%rd234+8], %f2925;
	bra.uni 	BB17_781;

BB17_1214:
	add.s32 	%r1332, %r484, -12;
	setp.lt.u32	%p842, %r1332, 4;
	@%p842 bra 	BB17_1250;
	bra.uni 	BB17_1215;

BB17_1250:
	ld.global.v2.u32 	{%r1365, %r1366}, [%rd3+5280];
	ld.global.v4.f32 	{%f5957, %f5958, %f5959, %f5960}, [%rd3+5296];
	mul.ftz.f32 	%f2081, %f7414, %f5959;
	mul.ftz.f32 	%f2080, %f7414, %f5958;
	mul.ftz.f32 	%f2079, %f7414, %f5957;
	add.s32 	%r1368, %r1366, %r1365;
	setp.gt.s32	%p857, %r1368, 63;
	mov.u64 	%rd1046, 0;
	mov.u64 	%rd1210, %rd1046;
	@%p857 bra 	BB17_1252;

	mul.wide.s32 	%rd1049, %r1365, 80;
	add.s64 	%rd1050, %rd96, %rd1049;
	add.s64 	%rd40, %rd1050, 224;
	mov.u32 	%r1369, 0;
	st.global.u32 	[%rd1050+240], %r1369;
	mov.b32 	 %r1370, %f2079;
	mov.b32 	 %r1371, %f2080;
	st.global.f32 	[%rd1050+232], %f2081;
	mov.b64	%rd1051, {%r1370, %r1371};
	st.global.u64 	[%rd1050+224], %rd1051;
	ld.global.u32 	%r1372, [%rd3+5280];
	add.s32 	%r1373, %r1372, 1;
	st.global.u32 	[%rd3+5280], %r1373;
	mov.u64 	%rd1210, %rd40;

BB17_1252:
	mov.u64 	%rd41, %rd1210;
	setp.eq.s64	%p858, %rd41, 0;
	mov.u64 	%rd1209, %rd1046;
	@%p858 bra 	BB17_1254;

	add.ftz.f32 	%f5964, %f2079, %f2080;
	add.ftz.f32 	%f5965, %f2081, %f5964;
	mul.ftz.f32 	%f5966, %f5965, 0f3EAAAAAB;
	abs.f32 	%f5967, %f5966;
	st.global.f32 	[%rd41+20], %f5967;
	setp.geu.ftz.f32	%p859, %f5967, 0f3727C5AC;
	selp.b64	%rd1209, %rd41, 0, %p859;

BB17_1254:
	setp.eq.s64	%p860, %rd1209, 0;
	mov.f32 	%f6408, %f1;
	mov.f32 	%f6440, %f6408;
	mov.f32 	%f6599, %f2;
	mov.f32 	%f6631, %f6599;
	mov.f32 	%f6791, %f4;
	mov.f32 	%f6823, %f6791;
	mov.f32 	%f6982, %f5;
	mov.f32 	%f7014, %f6982;
	mov.u32 	%r1721, %r492;
	mov.u32 	%r1808, %r1721;
	@%p860 bra 	BB17_1;

	add.s64 	%rd44, %rd1209, 64;
	mov.b32 	 %r1374, %f7415;
	mov.b32 	 %r1375, %f7416;
	st.global.f32 	[%rd1209+72], %f7417;
	mov.b64	%rd1053, {%r1374, %r1375};
	st.global.u64 	[%rd1209+64], %rd1053;
	mov.u64 	%rd1211, 0;
	st.global.u64 	[%rd1209+40], %rd1211;
	mul.wide.u32 	%rd1055, %r1325, 4;
	add.s64 	%rd1056, %rd1, %rd1055;
	ld.local.f32 	%f2082, [%rd1056];
	add.s32 	%r1376, %r1325, 1;
	mul.wide.u32 	%rd1057, %r1376, 4;
	add.s64 	%rd1058, %rd1, %rd1057;
	ld.local.f32 	%f2083, [%rd1058];
	add.s32 	%r1377, %r1325, 2;
	mul.wide.u32 	%rd1059, %r1377, 4;
	add.s64 	%rd1060, %rd1, %rd1059;
	ld.local.f32 	%f2084, [%rd1060];
	mov.b32 	 %r1378, %f2083;
	mov.b32 	 %r1379, %f2082;
	st.global.f32 	[%rd1209+56], %f2084;
	mov.b64	%rd1061, {%r1379, %r1378};
	st.global.u64 	[%rd1209+48], %rd1061;
	mul.wide.u32 	%rd1062, %r1326, 4;
	add.s64 	%rd1063, %rd1, %rd1062;
	ld.local.f32 	%f2085, [%rd1063];
	setp.equ.ftz.f32	%p861, %f2085, 0f00000000;
	@%p861 bra 	BB17_1257;

	mul.ftz.f32 	%f5968, %f2085, 0f40C90FDB;
	cos.approx.ftz.f32 	%f5969, %f5968;
	sin.approx.ftz.f32 	%f5970, %f5968;
	mov.f32 	%f5971, 0f3F800000;
	sub.ftz.f32 	%f5972, %f5971, %f5969;
	mul.ftz.f32 	%f5973, %f7415, %f5972;
	fma.rn.ftz.f32 	%f5974, %f5973, %f7415, %f5969;
	mul.ftz.f32 	%f5975, %f7417, %f5970;
	neg.ftz.f32 	%f5976, %f5975;
	fma.rn.ftz.f32 	%f5977, %f5973, %f7416, %f5976;
	mul.ftz.f32 	%f5978, %f2083, %f5977;
	fma.rn.ftz.f32 	%f5979, %f5974, %f2082, %f5978;
	mul.ftz.f32 	%f5980, %f7416, %f5970;
	fma.rn.ftz.f32 	%f5981, %f5973, %f7417, %f5980;
	fma.rn.ftz.f32 	%f5982, %f5973, %f7416, %f5975;
	mul.ftz.f32 	%f5983, %f7416, %f5972;
	fma.rn.ftz.f32 	%f5984, %f5983, %f7416, %f5969;
	mul.ftz.f32 	%f5985, %f2083, %f5984;
	fma.rn.ftz.f32 	%f5986, %f5982, %f2082, %f5985;
	mul.ftz.f32 	%f5987, %f7415, %f5970;
	neg.ftz.f32 	%f5988, %f5987;
	fma.rn.ftz.f32 	%f5989, %f5983, %f7417, %f5988;
	neg.ftz.f32 	%f5990, %f5980;
	fma.rn.ftz.f32 	%f5991, %f5973, %f7417, %f5990;
	fma.rn.ftz.f32 	%f5992, %f5983, %f7417, %f5987;
	mul.ftz.f32 	%f5993, %f2083, %f5992;
	fma.rn.ftz.f32 	%f5994, %f5991, %f2082, %f5993;
	mul.ftz.f32 	%f5995, %f7417, %f5972;
	fma.rn.ftz.f32 	%f5996, %f5995, %f7417, %f5969;
	fma.rn.ftz.f32 	%f5997, %f5989, %f2084, %f5986;
	mov.b32 	 %r1380, %f5997;
	fma.rn.ftz.f32 	%f5998, %f5981, %f2084, %f5979;
	mov.b32 	 %r1381, %f5998;
	fma.rn.ftz.f32 	%f5999, %f5996, %f2084, %f5994;
	st.global.f32 	[%rd44+-8], %f5999;
	mov.b64	%rd1064, {%r1381, %r1380};
	st.global.u64 	[%rd44+-16], %rd1064;

BB17_1257:
	mov.f32 	%f6000, 0fBF7D70A4;
	max.f32 	%f6001, %f7419, %f6000;
	mov.f32 	%f6002, 0f3F7D70A4;
	min.f32 	%f2086, %f6001, %f6002;
	setp.ltu.ftz.f32	%p862, %f2086, 0f00000000;
	@%p862 bra 	BB17_1259;
	bra.uni 	BB17_1258;

BB17_1259:
	add.ftz.f32 	%f6005, %f2086, 0f3F800000;
	div.approx.ftz.f32 	%f7420, %f7418, %f6005;
	st.global.f32 	[%rd44+-40], %f7420;
	mul.ftz.f32 	%f7421, %f7418, %f6005;
	bra.uni 	BB17_1260;

BB17_1234:
	setp.eq.s32	%p835, %r484, 27;
	@%p835 bra 	BB17_1273;

	setp.eq.s32	%p836, %r484, 28;
	@%p836 bra 	BB17_1284;

	setp.eq.s32	%p837, %r484, 31;
	mov.f32 	%f6399, %f1;
	mov.f32 	%f6440, %f6399;
	mov.f32 	%f6590, %f2;
	mov.f32 	%f6631, %f6590;
	mov.f32 	%f6782, %f4;
	mov.f32 	%f6823, %f6782;
	mov.f32 	%f6973, %f5;
	mov.f32 	%f7014, %f6973;
	mov.u32 	%r1712, %r492;
	mov.u32 	%r1808, %r1712;
	@%p837 bra 	BB17_1237;
	bra.uni 	BB17_1;

BB17_1237:
	ld.global.v4.f32 	{%f6205, %f6206, %f6207, %f6208}, [%rd3+5296];
	mul.ftz.f32 	%f2126, %f7414, %f6207;
	mul.ftz.f32 	%f2125, %f7414, %f6206;
	mul.ftz.f32 	%f2124, %f7414, %f6205;
	ld.global.v2.u32 	{%r1542, %r1543}, [%rd3+5280];
	add.s32 	%r1545, %r1543, %r1542;
	setp.gt.s32	%p912, %r1545, 63;
	mov.u64 	%rd1174, 0;
	mov.u64 	%rd1231, %rd1174;
	@%p912 bra 	BB17_1239;

	mul.wide.s32 	%rd1177, %r1542, 80;
	add.s64 	%rd1178, %rd96, %rd1177;
	add.s64 	%rd76, %rd1178, 224;
	mov.u32 	%r1546, 0;
	st.global.u32 	[%rd1178+240], %r1546;
	mov.b32 	 %r1547, %f2124;
	mov.b32 	 %r1548, %f2125;
	st.global.f32 	[%rd1178+232], %f2126;
	mov.b64	%rd1179, {%r1547, %r1548};
	st.global.u64 	[%rd1178+224], %rd1179;
	ld.global.u32 	%r1549, [%rd3+5280];
	add.s32 	%r1550, %r1549, 1;
	st.global.u32 	[%rd3+5280], %r1550;
	mov.u64 	%rd1231, %rd76;

BB17_1239:
	mov.u64 	%rd77, %rd1231;
	setp.eq.s64	%p913, %rd77, 0;
	mov.u64 	%rd1230, %rd1174;
	@%p913 bra 	BB17_1241;

	add.ftz.f32 	%f6212, %f2124, %f2125;
	add.ftz.f32 	%f6213, %f2126, %f6212;
	mul.ftz.f32 	%f6214, %f6213, 0f3EAAAAAB;
	abs.f32 	%f6215, %f6214;
	st.global.f32 	[%rd77+20], %f6215;
	setp.geu.ftz.f32	%p914, %f6215, 0f3727C5AC;
	selp.b64	%rd1230, %rd77, 0, %p914;

BB17_1241:
	setp.eq.s64	%p915, %rd1230, 0;
	mov.f32 	%f6431, %f1;
	mov.f32 	%f6440, %f6431;
	mov.f32 	%f6622, %f2;
	mov.f32 	%f6631, %f6622;
	mov.f32 	%f6814, %f4;
	mov.f32 	%f6823, %f6814;
	mov.f32 	%f7005, %f5;
	mov.f32 	%f7014, %f7005;
	mov.u32 	%r1744, %r492;
	mov.u32 	%r1808, %r1744;
	@%p915 bra 	BB17_1;

	mov.u32 	%r1551, 31;
	st.global.u32 	[%rd1230+16], %r1551;
	ld.global.u32 	%r1552, [%rd3+4];
	or.b32  	%r1553, %r1552, 516;
	st.global.u32 	[%rd3+4], %r1553;
	bra.uni 	BB17_1306;

BB17_1077:
	add.ftz.f32 	%f1846, %f1835, %f1836;
	mul.ftz.f32 	%f5406, %f1845, %f1846;
	setp.ltu.ftz.f32	%p735, %f1834, %f5406;
	@%p735 bra 	BB17_1081;
	bra.uni 	BB17_1078;

BB17_1081:
	div.approx.ftz.f32 	%f5420, %f1835, %f1846;
	sub.ftz.f32 	%f5422, %f5404, %f1837;
	fma.rn.ftz.f32 	%f5423, %f5422, 0fBF000000, %f5420;
	div.approx.ftz.f32 	%f5424, %f5423, %f1837;
	cvt.sat.f32.f32	%f7390, %f5424;
	sub.ftz.f32 	%f7391, %f5404, %f7390;
	mov.f32 	%f7389, 0f00000000;
	bra.uni 	BB17_1083;

BB17_267:
	setp.equ.ftz.f32	%p152, %f2407, 0f3F800000;
	@%p152 bra 	BB17_275;
	bra.uni 	BB17_268;

BB17_275:
	mov.f32 	%f7032, %f203;
	mov.f32 	%f7031, %f195;
	mov.f32 	%f7030, %f204;
	bra.uni 	BB17_278;

BB17_124:
	setp.eq.s32	%p674, %r532, 1;
	mov.f32 	%f6441, %f1;
	mov.f32 	%f6632, %f2;
	mov.u32 	%r1772, %r325;
	mov.u32 	%r1810, %r1772;
	@%p674 bra 	BB17_125;
	bra.uni 	BB17_1002;

BB17_125:
	ld.global.v4.f32 	{%f4926, %f4927, %f4928, %f4929}, [%rd3+48];
	ld.global.v4.f32 	{%f4930, %f4931, %f4932, %f4933}, [%rd3+-64];
	add.ftz.f32 	%f6633, %f4932, %f4928;
	add.ftz.f32 	%f1657, %f4931, %f4927;
	add.ftz.f32 	%f1656, %f4930, %f4926;
	setp.eq.s32	%p683, %r534, 0;
	@%p683 bra 	BB17_999;
	bra.uni 	BB17_126;

BB17_999:
	ld.global.u32 	%r343, [%rd3+24];
	setp.eq.s32	%p684, %r343, -1;
	mov.f32 	%f6441, %f1656;
	mov.f32 	%f6632, %f1657;
	mov.u32 	%r1783, %r325;
	mov.u32 	%r1810, %r1783;
	@%p684 bra 	BB17_1002;

	mad.lo.s32 	%r1115, %r343, 12, 4;
	ld.global.u64 	%rd689, [%rd4+-152];
	mul.wide.s32 	%rd690, %r1115, 16;
	add.s64 	%rd691, %rd689, %rd690;
	ld.global.v4.f32 	{%f4961, %f4962, %f4963, %f4964}, [%rd691];
	mul.ftz.f32 	%f4967, %f1657, %f4962;
	fma.rn.ftz.f32 	%f4968, %f1656, %f4961, %f4967;
	fma.rn.ftz.f32 	%f4970, %f6633, %f4963, %f4968;
	add.ftz.f32 	%f1662, %f4964, %f4970;
	ld.global.v4.f32 	{%f4972, %f4973, %f4974, %f4975}, [%rd691+16];
	mul.ftz.f32 	%f4978, %f1657, %f4973;
	fma.rn.ftz.f32 	%f4979, %f1656, %f4972, %f4978;
	fma.rn.ftz.f32 	%f4981, %f6633, %f4974, %f4979;
	add.ftz.f32 	%f1663, %f4975, %f4981;
	ld.global.v4.f32 	{%f4983, %f4984, %f4985, %f4986}, [%rd691+32];
	mul.ftz.f32 	%f4989, %f1657, %f4984;
	fma.rn.ftz.f32 	%f4990, %f1656, %f4983, %f4989;
	fma.rn.ftz.f32 	%f4992, %f6633, %f4985, %f4990;
	add.ftz.f32 	%f6633, %f4986, %f4992;
	mov.f32 	%f6441, %f1662;
	mov.f32 	%f6632, %f1663;
	bra.uni 	BB17_1001;

BB17_66:
	mov.f32 	%f2142, 0f456CBA83;
	div.approx.ftz.f32 	%f2143, %f2142, %f10;
	fma.rn.ftz.f32 	%f2144, %f10, 0f371D0A07, %f2143;
	add.ftz.f32 	%f7020, %f2144, 0f3ECC492F;
	mov.f32 	%f2145, 0fC3FA23C7;
	div.approx.ftz.f32 	%f2146, %f2145, %f10;
	fma.rn.ftz.f32 	%f2147, %f10, 0fB69A43D4, %f2146;
	add.ftz.f32 	%f7021, %f2147, 0f3F8BA2C3;
	fma.rn.ftz.f32 	%f2148, %f10, 0f2B3D51A5, 0fB2EA8E87;
	fma.rn.ftz.f32 	%f2149, %f2148, %f10, 0f39DE5584;
	fma.rn.ftz.f32 	%f7022, %f2149, %f10, 0fBF409076;
	bra.uni 	BB17_223;

BB17_980:
	setp.eq.s32	%p669, %r532, 5;
	mov.f32 	%f6441, %f1;
	mov.f32 	%f6632, %f2;
	mov.u32 	%r1770, %r325;
	mov.u32 	%r1810, %r1770;
	@%p669 bra 	BB17_981;
	bra.uni 	BB17_1002;

BB17_981:
	ld.global.u32 	%r330, [%rd3+24];
	setp.eq.s32	%p676, %r330, -1;
	mov.f32 	%f6633, 0f00000000;
	mov.f32 	%f6632, %f6633;
	mov.f32 	%f6441, %f6633;
	mov.u32 	%r1776, %r325;
	mov.u32 	%r1810, %r1776;
	@%p676 bra 	BB17_1002;

	mad.lo.s32 	%r1087, %r330, 12, 9;
	ld.global.u64 	%rd681, [%rd4+-152];
	mul.wide.s32 	%rd682, %r1087, 16;
	add.s64 	%rd683, %rd681, %rd682;
	ld.global.v4.f32 	{%f4777, %f4778, %f4779, %f4780}, [%rd683];
	mov.f32 	%f6441, %f4777;
	mov.f32 	%f6632, %f4778;
	mov.f32 	%f6633, %f4779;
	bra.uni 	BB17_1001;

BB17_73:
	setp.eq.s32	%p442, %r180, 3;
	@%p442 bra 	BB17_701;
	bra.uni 	BB17_74;

BB17_701:
	add.ftz.f32 	%f3641, %f7257, %f1166;
	mul.ftz.f32 	%f7257, %f3641, 0f3F000000;
	bra.uni 	BB17_704;

BB17_500:
	mov.u64 	%rd216, 0;
	// Callseq Start 307
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd89;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd90;
	.param .align 4 .b8 param2[16];
	st.param.b32	[param2+0], %r59;
	st.param.b32	[param2+4], %r60;
	st.param.b32	[param2+8], %r61;
	st.param.b32	[param2+12], %r63;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd216;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd216;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	primitive_attribute_float3, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	ld.param.v4.f32	{%f630, %f631, %f632, %f2728}, [retval0+0];
	
	//{
	}// Callseq End 307
	// Callseq Start 308
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd89;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd90;
	.param .align 4 .b8 param2[16];
	st.param.b32	[param2+0], %r64;
	st.param.b32	[param2+4], %r65;
	st.param.b32	[param2+8], %r66;
	st.param.b32	[param2+12], %r68;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd216;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd216;
	.param .b32 retval0;
	call.uni (retval0), 
	primitive_attribute_float, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	ld.param.f32	%f633, [retval0+0];
	
	//{
	}// Callseq End 308
	ld.global.u32 	%r587, [%rd3];
	setp.lt.s32	%p283, %r587, 0;
	@%p283 bra 	BB17_505;
	bra.uni 	BB17_501;

BB17_505:
	// Callseq Start 309
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd89;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd90;
	.param .align 4 .b8 param2[16];
	st.param.b32	[param2+0], %r69;
	st.param.b32	[param2+4], %r70;
	st.param.b32	[param2+8], %r71;
	st.param.b32	[param2+12], %r73;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd216;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd216;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	primitive_attribute_float3, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	ld.param.v4.f32	{%f7130, %f7131, %f7132, %f2776}, [retval0+0];
	
	//{
	}// Callseq End 309
	bra.uni 	BB17_506;

BB17_976:
	setp.eq.s32	%p672, %r532, 3;
	mov.f32 	%f6441, %f1;
	mov.f32 	%f6632, %f2;
	mov.u32 	%r1771, %r325;
	mov.u32 	%r1810, %r1771;
	@%p672 bra 	BB17_977;
	bra.uni 	BB17_1002;

BB17_977:
	ld.global.v4.f32 	{%f4806, %f4807, %f4808, %f4809}, [%rd3+48];
	ld.global.v4.f32 	{%f4810, %f4811, %f4812, %f4813}, [%rd3+-64];
	add.ftz.f32 	%f4816, %f4812, %f4808;
	add.ftz.f32 	%f4819, %f4811, %f4807;
	add.ftz.f32 	%f4822, %f4810, %f4806;
	ld.global.u64 	%rd684, [%rd4+-232];
	// Callseq Start 377
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd684;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd90;
	.param .align 16 .b8 param2[16];
	st.param.v4.f32	[param2+0], {%f4822, %f4819, %f4816, %f4823};
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	camera_world_to_ndc, 
	(
	param0, 
	param1, 
	param2
	);
	ld.param.v4.f32	{%f6441, %f6632, %f4824, %f4825}, [retval0+0];
	
	//{
	}// Callseq End 377
	mov.f32 	%f6633, 0f00000000;
	bra.uni 	BB17_1001;

BB17_984:
	setp.ne.s32	%p667, %r532, 7;
	mov.f32 	%f6441, %f1;
	mov.f32 	%f6632, %f2;
	mov.u32 	%r1810, %r325;
	@%p667 bra 	BB17_1002;

	ld.global.v4.f32 	{%f4753, %f4754, %f4755, %f4756}, [%rd3+48];
	ld.global.v4.f32 	{%f4757, %f4758, %f4759, %f4760}, [%rd3+-64];
	add.ftz.f32 	%f6633, %f4759, %f4755;
	add.ftz.f32 	%f6632, %f4758, %f4754;
	add.ftz.f32 	%f6441, %f4757, %f4753;
	bra.uni 	BB17_1001;

BB17_145:
	mul.wide.u32 	%rd544, %r532, 4;
	add.s64 	%rd545, %rd1, %rd544;
	ld.local.f32 	%f7298, [%rd545];

BB17_874:
	setp.eq.s32	%p601, %r275, 255;
	@%p601 bra 	BB17_876;
	bra.uni 	BB17_875;

BB17_876:
	ld.global.v4.f32 	{%f4249, %f4250, %f4251, %f4252}, [%rd3+-48];
	mov.f32 	%f7301, %f4251;
	mov.f32 	%f7300, %f4250;
	mov.f32 	%f7299, %f4249;
	bra.uni 	BB17_877;

BB17_875:
	mul.wide.u32 	%rd546, %r275, 4;
	add.s64 	%rd547, %rd1, %rd546;
	ld.local.f32 	%f7299, [%rd547];
	ld.local.f32 	%f7300, [%rd547+4];
	ld.local.f32 	%f7301, [%rd547+8];

BB17_877:
	and.b32  	%r960, %r534, 255;
	setp.eq.s32	%p602, %r960, 0;
	@%p602 bra 	BB17_884;
	bra.uni 	BB17_878;

BB17_884:
	mov.f32 	%f7305, 0f3F800000;
	sub.ftz.f32 	%f4272, %f7305, %f7298;
	mov.f32 	%f4273, 0f3727C5AC;
	max.f32 	%f7304, %f4272, %f4273;
	ld.global.u32 	%r961, [%rd3+4];
	and.b32  	%r962, %r961, 1;
	setp.eq.b32	%p605, %r962, 1;
	@%p605 bra 	BB17_886;

	rcp.approx.ftz.f32 	%f7304, %f7304;

BB17_886:
	ld.global.v4.f32 	{%f4275, %f4276, %f4277, %f4278}, [%rd3+-16];
	mul.ftz.f32 	%f4281, %f7300, %f4276;
	fma.rn.ftz.f32 	%f4282, %f4275, %f7299, %f4281;
	fma.rn.ftz.f32 	%f4284, %f4277, %f7301, %f4282;
	abs.f32 	%f1442, %f4284;
	fma.rn.ftz.f32 	%f4285, %f7304, %f7304, 0fBF800000;
	fma.rn.ftz.f32 	%f1443, %f1442, %f1442, %f4285;
	setp.leu.ftz.f32	%p606, %f1443, 0f00000000;
	@%p606 bra 	BB17_888;

	sqrt.approx.f32 	%f4286, %f1443;
	sub.ftz.f32 	%f4287, %f4286, %f1442;
	add.ftz.f32 	%f4288, %f1442, %f4286;
	div.approx.ftz.f32 	%f4289, %f4287, %f4288;
	fma.rn.ftz.f32 	%f4290, %f1442, %f4288, 0fBF800000;
	fma.rn.ftz.f32 	%f4291, %f1442, %f4287, 0f3F800000;
	div.approx.ftz.f32 	%f4292, %f4290, %f4291;
	mul.ftz.f32 	%f4293, %f4289, 0f3F000000;
	mul.ftz.f32 	%f4294, %f4289, %f4293;
	fma.rn.ftz.f32 	%f4295, %f4292, %f4292, 0f3F800000;
	mul.ftz.f32 	%f7305, %f4294, %f4295;
	bra.uni 	BB17_888;

BB17_878:
	ld.global.v4.f32 	{%f4253, %f4254, %f4255, %f4256}, [%rd3+-16];
	mul.ftz.f32 	%f4259, %f7300, %f4254;
	fma.rn.ftz.f32 	%f4260, %f4253, %f7299, %f4259;
	fma.rn.ftz.f32 	%f4262, %f4255, %f7301, %f4260;
	abs.f32 	%f7303, %f4262;
	setp.equ.ftz.f32	%p603, %f7298, 0f3F000000;
	@%p603 bra 	BB17_883;

	mov.f32 	%f4263, 0f00000000;
	max.f32 	%f4264, %f7298, %f4263;
	mov.f32 	%f4265, 0f3F800000;
	sub.ftz.f32 	%f4266, %f4265, 0f3727C5AC;
	min.f32 	%f1432, %f4264, %f4266;
	setp.ltu.ftz.f32	%p604, %f1432, 0f3F000000;
	@%p604 bra 	BB17_881;
	bra.uni 	BB17_880;

BB17_881:
	add.ftz.f32 	%f7302, %f1432, %f1432;
	bra.uni 	BB17_882;

BB17_307:
	setp.eq.s32	%p190, %r569, 2;
	@%p190 bra 	BB17_485;
	bra.uni 	BB17_308;

BB17_485:
	neg.ftz.f32 	%f2655, %f246;
	fma.rn.ftz.f32 	%f2656, %f246, %f252, %f2655;
	neg.ftz.f32 	%f2657, %f245;
	fma.rn.ftz.f32 	%f2658, %f245, %f251, %f2657;
	neg.ftz.f32 	%f2659, %f244;
	fma.rn.ftz.f32 	%f2660, %f244, %f250, %f2659;
	fma.rn.ftz.f32 	%f7083, %f256, %f2660, %f244;
	fma.rn.ftz.f32 	%f7103, %f256, %f2658, %f245;
	fma.rn.ftz.f32 	%f7125, %f256, %f2656, %f246;
	bra.uni 	BB17_487;

BB17_328:
	setp.eq.s32	%p177, %r569, 11;
	@%p177 bra 	BB17_437;

	setp.eq.s32	%p178, %r569, 12;
	@%p178 bra 	BB17_410;
	bra.uni 	BB17_330;

BB17_410:
	max.f32 	%f2549, %f251, %f252;
	max.f32 	%f402, %f250, %f2549;
	min.f32 	%f2550, %f251, %f252;
	min.f32 	%f2551, %f250, %f2550;
	sub.ftz.f32 	%f403, %f402, %f2551;
	mov.pred 	%p925, 0;
	setp.equ.ftz.f32	%p233, %f402, 0f00000000;
	@%p233 bra 	BB17_412;

	div.approx.ftz.f32 	%f2552, %f403, %f402;
	setp.neu.ftz.f32	%p925, %f2552, 0f00000000;

BB17_412:
	mov.f32 	%f7054, 0f00000000;
	@!%p925 bra 	BB17_419;
	bra.uni 	BB17_413;

BB17_413:
	sub.ftz.f32 	%f2554, %f402, %f250;
	div.approx.ftz.f32 	%f404, %f2554, %f403;
	sub.ftz.f32 	%f2555, %f402, %f251;
	div.approx.ftz.f32 	%f405, %f2555, %f403;
	sub.ftz.f32 	%f2556, %f402, %f252;
	div.approx.ftz.f32 	%f406, %f2556, %f403;
	setp.equ.ftz.f32	%p234, %f250, %f402;
	@%p234 bra 	BB17_417;
	bra.uni 	BB17_414;

BB17_417:
	sub.ftz.f32 	%f7053, %f406, %f405;
	bra.uni 	BB17_418;

BB17_319:
	setp.eq.s32	%p184, %r569, 6;
	@%p184 bra 	BB17_473;

	setp.eq.s32	%p185, %r569, 7;
	@%p185 bra 	BB17_472;
	bra.uni 	BB17_321;

BB17_472:
	min.f32 	%f2592, %f246, %f252;
	min.f32 	%f2593, %f244, %f250;
	min.f32 	%f2594, %f245, %f251;
	mov.f32 	%f2595, 0f3F800000;
	sub.ftz.f32 	%f2596, %f2595, %f256;
	mul.ftz.f32 	%f2597, %f246, %f2596;
	mul.ftz.f32 	%f2598, %f244, %f2596;
	mul.ftz.f32 	%f2599, %f245, %f2596;
	fma.rn.ftz.f32 	%f7103, %f2594, %f256, %f2599;
	fma.rn.ftz.f32 	%f7083, %f2593, %f256, %f2598;
	fma.rn.ftz.f32 	%f7125, %f2592, %f256, %f2597;
	bra.uni 	BB17_487;

BB17_911:
	add.ftz.f32 	%f4359, %f1485, 0f40800000;
	sub.ftz.f32 	%f7312, %f4359, %f1484;

BB17_914:
	mul.ftz.f32 	%f4361, %f7312, 0f3E2AAAAB;
	setp.ltu.ftz.f32	%p623, %f4361, 0f00000000;
	add.ftz.f32 	%f4362, %f4361, 0f3F800000;
	selp.f32	%f7314, %f4362, %f4361, %p623;

BB17_915:
	add.ftz.f32 	%f4364, %f1477, 0f3F000000;
	add.ftz.f32 	%f1494, %f4364, %f7314;
	abs.ftz.f32 	%f7317, %f1494;
	setp.equ.ftz.f32	%p624, %f7317, 0f7F800000;
	mov.f32 	%f4365, 0f3F800000;
	abs.ftz.f32 	%f1496, %f4365;
	setp.equ.ftz.f32	%p625, %f1496, 0f00000000;
	or.pred  	%p626, %p624, %p625;
	mov.f32 	%f7318, 0f7FFFFFFF;
	@%p626 bra 	BB17_921;

	setp.ltu.ftz.f32	%p627, %f7317, %f1496;
	@%p627 bra 	BB17_920;
	bra.uni 	BB17_917;

BB17_920:
	setp.gtu.ftz.f32	%p632, %f1496, 0f7F800000;
	add.ftz.f32 	%f4369, %f1494, 0f3F800000;
	selp.f32	%f4370, %f4369, %f1494, %p632;
	add.ftz.f32 	%f4371, %f1494, %f4370;
	setp.leu.ftz.f32	%p633, %f7317, 0f00000000;
	selp.f32	%f7318, %f4371, %f4370, %p633;
	bra.uni 	BB17_921;

BB17_917:
	mov.b32 	 %r1006, %f1496;
	and.b32  	%r1007, %r1006, 8388607;
	mov.b32 	 %r1008, %f7317;
	and.b32  	%r1009, %r1008, 2139095040;
	or.b32  	%r1010, %r1007, %r1009;
	mov.b32 	 %f4366, %r1010;
	setp.gtu.ftz.f32	%p628, %f4366, %f7317;
	mul.ftz.f32 	%f4367, %f4366, 0f3F000000;
	selp.f32	%f7316, %f4367, %f4366, %p628;
	setp.ltu.ftz.f32	%p629, %f7316, %f1496;
	@%p629 bra 	BB17_919;

BB17_918:
	sub.ftz.f32 	%f4368, %f7317, %f7316;
	setp.geu.ftz.f32	%p630, %f7317, %f7316;
	selp.f32	%f7317, %f4368, %f7317, %p630;
	mul.ftz.f32 	%f7316, %f7316, 0f3F000000;
	setp.geu.ftz.f32	%p631, %f7316, %f1496;
	@%p631 bra 	BB17_918;

BB17_919:
	mov.b32 	 %r1011, %f1494;
	and.b32  	%r1012, %r1011, -2147483648;
	mov.b32 	 %r1013, %f7317;
	or.b32  	%r1014, %r1013, %r1012;
	mov.b32 	 %f7318, %r1014;

BB17_921:
	mul.rn.f32 	%f1509, %f1483, %f1478;
	mul.rn.f32 	%f1510, %f1480, %f1479;
	setp.neu.ftz.f32	%p634, %f1509, 0f00000000;
	@%p634 bra 	BB17_923;
	bra.uni 	BB17_922;

BB17_923:
	setp.equ.ftz.f32	%p635, %f7318, 0f3F800000;
	selp.f32	%f4374, 0f00000000, %f7318, %p635;
	mov.f32 	%f4375, 0f40C00000;
	mul.rn.f32 	%f4373, %f4374, %f4375;
	// inline asm
	cvt.rmi.f32.f32 	%f4372, %f4373;
	// inline asm
	sub.ftz.f32 	%f4376, %f4373, %f4372;
	sub.ftz.f32 	%f4378, %f4365, %f1509;
	mul.ftz.f32 	%f1515, %f1510, %f4378;
	neg.ftz.f32 	%f4379, %f1509;
	fma.rn.ftz.f32 	%f4380, %f4379, %f4376, 0f3F800000;
	mul.ftz.f32 	%f1516, %f1510, %f4380;
	sub.ftz.f32 	%f4381, %f4365, %f4376;
	fma.rn.ftz.f32 	%f4382, %f4379, %f4381, 0f3F800000;
	mul.ftz.f32 	%f1517, %f1510, %f4382;
	setp.equ.ftz.f32	%p636, %f4372, 0f00000000;
	@%p636 bra 	BB17_933;
	bra.uni 	BB17_924;

BB17_933:
	mov.f32 	%f7321, %f1515;
	mov.f32 	%f7320, %f1517;
	bra.uni 	BB17_934;

BB17_922:
	mov.f32 	%f7321, %f1510;
	mov.f32 	%f7320, %f1510;

BB17_934:
	mov.f32 	%f7319, %f1510;

BB17_935:
	sub.ftz.f32 	%f4384, %f4365, %f1473;
	mul.ftz.f32 	%f4385, %f4384, %f1474;
	fma.rn.ftz.f32 	%f1539, %f1473, %f7319, %f4385;
	mul.ftz.f32 	%f4386, %f4384, %f1475;
	fma.rn.ftz.f32 	%f1540, %f1473, %f7320, %f4386;
	mul.ftz.f32 	%f4387, %f4384, %f1476;
	fma.rn.ftz.f32 	%f1541, %f1473, %f7321, %f4387;
	setp.eq.s32	%p641, %r291, 255;
	mov.f32 	%f6331, %f1;
	mov.f32 	%f6440, %f6331;
	mov.f32 	%f6522, %f2;
	mov.f32 	%f6631, %f6522;
	mov.f32 	%f6714, %f4;
	mov.f32 	%f6823, %f6714;
	mov.f32 	%f6905, %f5;
	mov.f32 	%f7014, %f6905;
	mov.u32 	%r1626, %r7;
	mov.u32 	%r1808, %r1626;
	@%p641 bra 	BB17_1;

	mov.f32 	%f4388, 0f00000000;
	max.f32 	%f4389, %f1540, %f4388;
	mul.wide.u32 	%rd594, %r291, 4;
	add.s64 	%rd595, %rd1, %rd594;
	max.f32 	%f4390, %f1539, %f4388;
	st.local.f32 	[%rd595], %f4390;
	st.local.f32 	[%rd595+4], %f4389;
	max.f32 	%f4391, %f1541, %f4388;
	st.local.f32 	[%rd595+8], %f4391;
	bra.uni 	BB17_781;

BB17_924:
	setp.equ.ftz.f32	%p637, %f4372, 0f3F800000;
	@%p637 bra 	BB17_932;
	bra.uni 	BB17_925;

BB17_932:
	mov.f32 	%f7321, %f1515;
	mov.f32 	%f7320, %f1510;
	mov.f32 	%f7319, %f1516;
	bra.uni 	BB17_935;

BB17_812:
	setp.eq.s32	%p543, %r532, 3;
	@%p543 bra 	BB17_867;
	bra.uni 	BB17_813;

BB17_867:
	mov.f32 	%f7297, 0f00000000;
	setp.equ.ftz.f32	%p599, %f1371, 0f00000000;
	@%p599 bra 	BB17_872;

	div.approx.ftz.f32 	%f7297, %f1370, %f1371;
	bra.uni 	BB17_872;

BB17_346:
	setp.eq.s32	%p171, %r569, 16;
	@%p171 bra 	BB17_351;

	setp.eq.s32	%p172, %r569, 17;
	@%p172 bra 	BB17_350;
	bra.uni 	BB17_348;

BB17_350:
	fma.rn.ftz.f32 	%f2438, %f252, 0f40000000, 0fBF800000;
	fma.rn.ftz.f32 	%f2439, %f251, 0f40000000, 0fBF800000;
	fma.rn.ftz.f32 	%f2440, %f250, 0f40000000, 0fBF800000;
	fma.rn.ftz.f32 	%f7083, %f256, %f2440, %f244;
	fma.rn.ftz.f32 	%f7103, %f256, %f2439, %f245;
	fma.rn.ftz.f32 	%f7125, %f256, %f2438, %f246;
	bra.uni 	BB17_487;

BB17_661:
	setp.eq.s32	%p385, %r151, 3;
	@%p385 bra 	BB17_667;
	bra.uni 	BB17_662;

BB17_667:
	neg.ftz.f32 	%f3143, %f935;
	// Callseq Start 322
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f937;
	.param .b32 param1;
	st.param.f32	[param1+0], %f3143;
	.param .b32 retval0;
	call.uni (retval0), 
	_Z3powff, 
	(
	param0, 
	param1
	);
	ld.param.f32	%f963, [retval0+0];
	
	//{
	}// Callseq End 322
	// Callseq Start 323
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f7222;
	.param .b32 param1;
	st.param.f32	[param1+0], %f7223;
	.param .b32 param2;
	st.param.f32	[param2+0], %f7224;
	.param .b32 retval0;
	call.uni (retval0), 
	perlin, 
	(
	param0, 
	param1, 
	param2
	);
	ld.param.f32	%f3144, [retval0+0];
	
	//{
	}// Callseq End 323
	abs.f32 	%f3145, %f3144;
	sub.ftz.f32 	%f3146, %f7200, %f3145;
	mul.rn.f32 	%f7249, %f3146, %f3146;
	cvt.rzi.ftz.s32.f32	%r163, %f936;
	mov.u32 	%r1814, 1;
	setp.lt.s32	%p390, %r163, 2;
	mov.f32 	%f7210, %f963;
	mov.f32 	%f7248, %f7249;
	mov.f32 	%f7241, %f7249;
	@%p390 bra 	BB17_681;

BB17_668:
	mov.f32 	%f968, %f7210;
	mul.rn.f32 	%f7222, %f7222, %f937;
	mul.rn.f32 	%f7223, %f7223, %f937;
	mul.rn.f32 	%f7224, %f7224, %f937;
	mul.ftz.f32 	%f3147, %f7201, %f7249;
	cvt.sat.f32.f32	%f3148, %f3147;
	// Callseq Start 324
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f7222;
	.param .b32 param1;
	st.param.f32	[param1+0], %f7223;
	.param .b32 param2;
	st.param.f32	[param2+0], %f7224;
	.param .b32 retval0;
	call.uni (retval0), 
	perlin, 
	(
	param0, 
	param1, 
	param2
	);
	ld.param.f32	%f3149, [retval0+0];
	
	//{
	}// Callseq End 324
	abs.f32 	%f3150, %f3149;
	sub.ftz.f32 	%f3151, %f7200, %f3150;
	mul.rn.f32 	%f3152, %f3151, %f3151;
	mul.rn.f32 	%f7249, %f3152, %f3148;
	fma.rn.ftz.f32 	%f7248, %f968, %f7249, %f7248;
	mul.rn.f32 	%f976, %f968, %f963;
	add.s32 	%r1814, %r1814, 1;
	setp.lt.s32	%p391, %r1814, %r163;
	mov.f32 	%f7210, %f976;
	mov.f32 	%f7241, %f7248;
	@%p391 bra 	BB17_668;
	bra.uni 	BB17_681;

BB17_925:
	setp.equ.ftz.f32	%p638, %f4372, 0f40000000;
	@%p638 bra 	BB17_931;
	bra.uni 	BB17_926;

BB17_931:
	mov.f32 	%f7321, %f1517;
	mov.f32 	%f7320, %f1510;
	mov.f32 	%f7319, %f1515;
	bra.uni 	BB17_935;

BB17_1166:
	setp.eq.s32	%p814, %r532, 1;
	mov.f32 	%f6372, %f1;
	mov.f32 	%f6440, %f6372;
	mov.f32 	%f6563, %f2;
	mov.f32 	%f6631, %f6563;
	mov.f32 	%f6755, %f4;
	mov.f32 	%f6823, %f6755;
	mov.f32 	%f6946, %f5;
	mov.f32 	%f7014, %f6946;
	mov.u32 	%r1670, %r7;
	mov.u32 	%r1808, %r1670;
	@%p814 bra 	BB17_1167;
	bra.uni 	BB17_1;

BB17_1167:
	mul.wide.u32 	%rd960, %r533, 4;
	add.s64 	%rd961, %rd1, %rd960;
	ld.local.f32 	%f5880, [%rd961];
	cvt.rzi.ftz.s32.f32	%r1278, %f5880;
	mul.wide.u32 	%rd962, %r534, 4;
	add.s64 	%rd963, %rd1, %rd962;
	st.local.u32 	[%rd963], %r1278;
	bra.uni 	BB17_781;

BB17_1173:
	setp.eq.s32	%p809, %r532, 5;
	mov.f32 	%f6370, %f1;
	mov.f32 	%f6440, %f6370;
	mov.f32 	%f6561, %f2;
	mov.f32 	%f6631, %f6561;
	mov.f32 	%f6753, %f4;
	mov.f32 	%f6823, %f6753;
	mov.f32 	%f6944, %f5;
	mov.f32 	%f7014, %f6944;
	mov.u32 	%r1668, %r7;
	mov.u32 	%r1808, %r1668;
	@%p809 bra 	BB17_1174;
	bra.uni 	BB17_1;

BB17_1174:
	mul.wide.u32 	%rd920, %r533, 4;
	add.s64 	%rd921, %rd1, %rd920;
	add.s32 	%r1266, %r533, 1;
	mul.wide.u32 	%rd922, %r1266, 4;
	add.s64 	%rd923, %rd1, %rd922;
	add.s32 	%r1267, %r533, 2;
	mul.wide.u32 	%rd924, %r1267, 4;
	add.s64 	%rd925, %rd1, %rd924;
	ld.local.f32 	%f5855, [%rd923];
	ld.local.f32 	%f5856, [%rd921];
	add.ftz.f32 	%f5857, %f5856, %f5855;
	ld.local.f32 	%f5858, [%rd925];
	add.ftz.f32 	%f5859, %f5858, %f5857;
	mul.ftz.f32 	%f5860, %f5859, 0f3EAAAAAB;
	cvt.rzi.ftz.s32.f32	%r1268, %f5860;
	mul.wide.u32 	%rd926, %r534, 4;
	add.s64 	%rd927, %rd1, %rd926;
	st.local.u32 	[%rd927], %r1268;
	bra.uni 	BB17_781;

BB17_1169:
	setp.eq.s32	%p812, %r532, 3;
	mov.f32 	%f6371, %f1;
	mov.f32 	%f6440, %f6371;
	mov.f32 	%f6562, %f2;
	mov.f32 	%f6631, %f6562;
	mov.f32 	%f6754, %f4;
	mov.f32 	%f6823, %f6754;
	mov.f32 	%f6945, %f5;
	mov.f32 	%f7014, %f6945;
	mov.u32 	%r1669, %r7;
	mov.u32 	%r1808, %r1669;
	@%p812 bra 	BB17_1170;
	bra.uni 	BB17_1;

BB17_1170:
	mul.wide.u32 	%rd936, %r533, 4;
	add.s64 	%rd937, %rd1, %rd936;
	add.s32 	%r1271, %r533, 1;
	mul.wide.u32 	%rd938, %r1271, 4;
	add.s64 	%rd939, %rd1, %rd938;
	add.s32 	%r1272, %r533, 2;
	mul.wide.u32 	%rd940, %r1272, 4;
	add.s64 	%rd941, %rd1, %rd940;
	ld.local.f32 	%f5867, [%rd939];
	mul.ftz.f32 	%f5868, %f5867, 0f3F371759;
	ld.local.f32 	%f5869, [%rd937];
	fma.rn.ftz.f32 	%f5870, %f5869, 0f3E59B3D0, %f5868;
	ld.local.f32 	%f5871, [%rd941];
	fma.rn.ftz.f32 	%f5872, %f5871, 0f3D93DD98, %f5870;
	cvt.rzi.ftz.s32.f32	%r1273, %f5872;
	mul.wide.u32 	%rd942, %r534, 4;
	add.s64 	%rd943, %rd1, %rd942;
	st.local.u32 	[%rd943], %r1273;
	bra.uni 	BB17_781;

BB17_1176:
	setp.ne.s32	%p807, %r532, 7;
	mov.f32 	%f6369, %f1;
	mov.f32 	%f6440, %f6369;
	mov.f32 	%f6560, %f2;
	mov.f32 	%f6631, %f6560;
	mov.f32 	%f6752, %f4;
	mov.f32 	%f6823, %f6752;
	mov.f32 	%f6943, %f5;
	mov.f32 	%f7014, %f6943;
	mov.u32 	%r1667, %r7;
	mov.u32 	%r1808, %r1667;
	@%p807 bra 	BB17_1;

	mul.wide.u32 	%rd908, %r533, 4;
	add.s64 	%rd909, %rd1, %rd908;
	ld.local.u32 	%r1262, [%rd909];
	cvt.rn.f32.s32	%f5853, %r1262;
	mul.wide.u32 	%rd910, %r534, 4;
	add.s64 	%rd911, %rd1, %rd910;
	st.local.f32 	[%rd911], %f5853;
	add.s32 	%r1263, %r534, 1;
	mul.wide.u32 	%rd912, %r1263, 4;
	add.s64 	%rd913, %rd1, %rd912;
	st.local.f32 	[%rd913], %f5853;
	add.s32 	%r1264, %r534, 2;
	mul.wide.u32 	%rd914, %r1264, 4;
	add.s64 	%rd915, %rd1, %rd914;
	st.local.f32 	[%rd915], %f5853;
	bra.uni 	BB17_781;

BB17_107:
	setp.eq.s32	%p532, %r532, 3;
	@%p532 bra 	BB17_801;
	bra.uni 	BB17_108;

BB17_801:
	mul.ftz.f32 	%f4129, %f1328, %f1334;
	fma.rn.ftz.f32 	%f4130, %f1327, %f1333, %f4129;
	fma.rn.ftz.f32 	%f7290, %f1329, %f1335, %f4130;
	mov.f32 	%f7289, 0f00000000;
	mov.f32 	%f7288, %f7289;
	mov.f32 	%f7287, %f7289;
	bra.uni 	BB17_805;

BB17_245:
	add.ftz.f32 	%f7027, %f99, %f2339;
	add.ftz.f32 	%f7028, %f2335, %f104;
	add.ftz.f32 	%f7029, %f2331, %f109;

BB17_247:
	setp.eq.s32	%p133, %r28, -1;
	setp.ne.s32	%p134, %r26, 1;
	or.pred  	%p135, %p134, %p133;
	@%p135 bra 	BB17_259;

	setp.eq.s32	%p136, %r29, 0;
	mad.lo.s32 	%r545, %r28, 12, 4;
	ld.global.u64 	%rd133, [%rd4+-152];
	mul.wide.s32 	%rd134, %r545, 16;
	add.s64 	%rd135, %rd133, %rd134;
	ld.global.v4.f32 	{%f2346, %f2347, %f2348, %f2349}, [%rd135];
	mul.ftz.f32 	%f2350, %f7028, %f2347;
	fma.rn.ftz.f32 	%f2351, %f7027, %f2346, %f2350;
	fma.rn.ftz.f32 	%f123, %f7029, %f2348, %f2351;
	ld.global.v4.f32 	{%f2352, %f2353, %f2354, %f2355}, [%rd135+16];
	mul.ftz.f32 	%f2356, %f7028, %f2353;
	fma.rn.ftz.f32 	%f2357, %f7027, %f2352, %f2356;
	fma.rn.ftz.f32 	%f128, %f7029, %f2354, %f2357;
	ld.global.v4.f32 	{%f2358, %f2359, %f2360, %f2361}, [%rd135+32];
	mul.ftz.f32 	%f2362, %f7028, %f2359;
	fma.rn.ftz.f32 	%f2363, %f7027, %f2358, %f2362;
	fma.rn.ftz.f32 	%f133, %f7029, %f2360, %f2363;
	@%p136 bra 	BB17_250;
	bra.uni 	BB17_249;

BB17_250:
	mov.f32 	%f7029, %f133;
	mov.f32 	%f7028, %f128;
	mov.f32 	%f7027, %f123;
	bra.uni 	BB17_259;

BB17_961:
	ld.global.v4.f32 	{%f4540, %f4541, %f4542, %f4543}, [%rd3+-48];
	ld.global.v4.f32 	{%f4545, %f4546, %f4547, %f4548}, [%rd3+-16];
	mul.ftz.f32 	%f4552, %f4541, %f4546;
	fma.rn.ftz.f32 	%f4553, %f4540, %f4545, %f4552;
	fma.rn.ftz.f32 	%f4556, %f4542, %f4547, %f4553;
	add.ftz.f32 	%f4557, %f4556, %f4556;
	neg.ftz.f32 	%f4558, %f4545;
	neg.ftz.f32 	%f4559, %f4546;
	neg.ftz.f32 	%f4560, %f4547;
	fma.rn.ftz.f32 	%f7016, %f4557, %f4542, %f4560;
	fma.rn.ftz.f32 	%f7015, %f4557, %f4541, %f4559;
	fma.rn.ftz.f32 	%f6824, %f4557, %f4540, %f4558;
	bra.uni 	BB17_973;

BB17_1152:
	ld.global.v4.f32 	{%f5670, %f5671, %f5672, %f5673}, [%rd3+-48];
	ld.global.v4.f32 	{%f5675, %f5676, %f5677, %f5678}, [%rd3+-16];
	mul.ftz.f32 	%f5682, %f5671, %f5676;
	fma.rn.ftz.f32 	%f5683, %f5670, %f5675, %f5682;
	fma.rn.ftz.f32 	%f5686, %f5672, %f5677, %f5683;
	add.ftz.f32 	%f5687, %f5686, %f5686;
	neg.ftz.f32 	%f5688, %f5675;
	neg.ftz.f32 	%f5689, %f5676;
	neg.ftz.f32 	%f5690, %f5677;
	fma.rn.ftz.f32 	%f7019, %f5687, %f5672, %f5690;
	fma.rn.ftz.f32 	%f7018, %f5687, %f5671, %f5689;
	fma.rn.ftz.f32 	%f7017, %f5687, %f5670, %f5688;
	bra.uni 	BB17_1164;

BB17_254:
	add.ftz.f32 	%f7027, %f2367, %f144;
	add.ftz.f32 	%f7028, %f2373, %f149;
	add.ftz.f32 	%f7029, %f2379, %f154;
	bra.uni 	BB17_259;

BB17_964:
	mul.ftz.f32 	%f4611, %f4608, %f1561;
	fma.rn.ftz.f32 	%f4612, %f1560, %f4607, %f4611;
	fma.rn.ftz.f32 	%f4613, %f1562, %f4609, %f4612;
	add.ftz.f32 	%f6824, %f4610, %f4613;
	mul.ftz.f32 	%f4614, %f4604, %f1561;
	fma.rn.ftz.f32 	%f4615, %f1560, %f4603, %f4614;
	fma.rn.ftz.f32 	%f4616, %f1562, %f4605, %f4615;
	add.ftz.f32 	%f7015, %f4606, %f4616;
	mul.ftz.f32 	%f4617, %f4600, %f1561;
	fma.rn.ftz.f32 	%f4618, %f1560, %f4599, %f4617;
	fma.rn.ftz.f32 	%f4619, %f1562, %f4601, %f4618;
	add.ftz.f32 	%f7016, %f4602, %f4619;

BB17_973:
	mov.u32 	%r1811, %r303;

BB17_974:
	mov.u32 	%r1808, %r1811;
	mov.f32 	%f7014, %f7015;
	mov.f32 	%f6823, %f6824;
	mul.wide.u32 	%rd672, %r533, 4;
	add.s64 	%rd673, %rd1, %rd672;
	st.local.f32 	[%rd673], %f6823;
	add.s32 	%r1083, %r533, 1;
	mul.wide.u32 	%rd674, %r1083, 4;
	add.s64 	%rd675, %rd1, %rd674;
	st.local.f32 	[%rd675], %f7014;
	add.s32 	%r1084, %r533, 2;
	mul.wide.u32 	%rd676, %r1084, 4;
	add.s64 	%rd677, %rd1, %rd676;
	st.local.f32 	[%rd677], %f7016;
	mov.f32 	%f6440, %f1;
	mov.f32 	%f6631, %f2;
	bra.uni 	BB17_1;

BB17_1155:
	mul.ftz.f32 	%f5721, %f5718, %f5706;
	fma.rn.ftz.f32 	%f5722, %f5705, %f5717, %f5721;
	fma.rn.ftz.f32 	%f5723, %f5707, %f5719, %f5722;
	add.ftz.f32 	%f7017, %f5720, %f5723;
	mul.ftz.f32 	%f5724, %f5714, %f5706;
	fma.rn.ftz.f32 	%f5725, %f5705, %f5713, %f5724;
	fma.rn.ftz.f32 	%f5726, %f5707, %f5715, %f5725;
	add.ftz.f32 	%f7018, %f5716, %f5726;
	mul.ftz.f32 	%f5727, %f5710, %f5706;
	fma.rn.ftz.f32 	%f5728, %f5705, %f5709, %f5727;
	fma.rn.ftz.f32 	%f5729, %f5707, %f5711, %f5728;
	add.ftz.f32 	%f7019, %f5712, %f5729;

BB17_1164:
	mov.u32 	%r1809, %r425;

BB17_1165:
	mov.u32 	%r1808, %r1809;
	mul.wide.u32 	%rd902, %r533, 4;
	add.s64 	%rd903, %rd1, %rd902;
	st.local.f32 	[%rd903], %f7017;
	add.s32 	%r1259, %r533, 1;
	mul.wide.u32 	%rd904, %r1259, 4;
	add.s64 	%rd905, %rd1, %rd904;
	st.local.f32 	[%rd905], %f7018;
	add.s32 	%r1260, %r533, 2;
	mul.wide.u32 	%rd906, %r1260, 4;
	add.s64 	%rd907, %rd1, %rd906;
	st.local.f32 	[%rd907], %f7019;
	bra.uni 	BB17_797;

BB17_1226:
	add.s32 	%r1331, %r484, -25;
	setp.lt.u32	%p839, %r1331, 2;
	@%p839 bra 	BB17_1284;
	bra.uni 	BB17_1227;

BB17_1284:
	ld.global.v4.f32 	{%f6103, %f6104, %f6105, %f6106}, [%rd3+5296];
	mul.ftz.f32 	%f2101, %f7414, %f6105;
	mul.ftz.f32 	%f2100, %f7414, %f6104;
	mul.ftz.f32 	%f2099, %f7414, %f6103;
	mov.f32 	%f6110, 0f3727C5AC;
	max.f32 	%f7423, %f7419, %f6110;
	ld.global.u32 	%r1439, [%rd3+4];
	and.b32  	%r1440, %r1439, 1;
	setp.eq.b32	%p881, %r1440, 1;
	@!%p881 bra 	BB17_1286;
	bra.uni 	BB17_1285;

BB17_1285:
	rcp.approx.ftz.f32 	%f7423, %f7423;

BB17_1286:
	ld.global.v4.f32 	{%f6112, %f6113, %f6114, %f6115}, [%rd3+-16];
	mul.ftz.f32 	%f6118, %f7416, %f6113;
	fma.rn.ftz.f32 	%f6119, %f7415, %f6112, %f6118;
	fma.rn.ftz.f32 	%f6121, %f7417, %f6114, %f6119;
	abs.f32 	%f2105, %f6121;
	fma.rn.ftz.f32 	%f6122, %f7423, %f7423, 0fBF800000;
	fma.rn.ftz.f32 	%f2106, %f2105, %f2105, %f6122;
	mov.f32 	%f7424, 0f3F800000;
	setp.leu.ftz.f32	%p882, %f2106, 0f00000000;
	@%p882 bra 	BB17_1288;

	sqrt.approx.f32 	%f6123, %f2106;
	sub.ftz.f32 	%f6124, %f6123, %f2105;
	add.ftz.f32 	%f6125, %f2105, %f6123;
	div.approx.ftz.f32 	%f6126, %f6124, %f6125;
	fma.rn.ftz.f32 	%f6127, %f2105, %f6125, 0fBF800000;
	fma.rn.ftz.f32 	%f6128, %f2105, %f6124, 0f3F800000;
	div.approx.ftz.f32 	%f6129, %f6127, %f6128;
	mul.ftz.f32 	%f6130, %f6126, 0f3F000000;
	mul.ftz.f32 	%f6131, %f6126, %f6130;
	fma.rn.ftz.f32 	%f6132, %f6129, %f6129, 0f3F800000;
	mul.ftz.f32 	%f7424, %f6131, %f6132;

BB17_1288:
	mul.ftz.f32 	%f2109, %f2099, %f7424;
	mul.ftz.f32 	%f2110, %f2100, %f7424;
	mul.ftz.f32 	%f2111, %f2101, %f7424;
	ld.global.u32 	%r505, [%rd3+5280];
	ld.global.u32 	%r1441, [%rd3+5284];
	add.s32 	%r1442, %r1441, %r505;
	setp.gt.s32	%p883, %r1442, 63;
	mov.u64 	%rd1117, 0;
	mov.u64 	%rd1218, %rd1117;
	@%p883 bra 	BB17_1290;

	mul.wide.s32 	%rd1120, %r505, 80;
	add.s64 	%rd1121, %rd96, %rd1120;
	add.s64 	%rd54, %rd1121, 224;
	mov.u32 	%r1443, 0;
	st.global.u32 	[%rd1121+240], %r1443;
	mov.b32 	 %r1444, %f2109;
	mov.b32 	 %r1445, %f2110;
	st.global.f32 	[%rd1121+232], %f2111;
	mov.b64	%rd1122, {%r1444, %r1445};
	st.global.u64 	[%rd1121+224], %rd1122;
	ld.global.u32 	%r1446, [%rd3+5280];
	add.s32 	%r1447, %r1446, 1;
	st.global.u32 	[%rd3+5280], %r1447;
	mov.u64 	%rd1218, %rd54;

BB17_1290:
	mov.u64 	%rd55, %rd1218;
	setp.eq.s64	%p884, %rd55, 0;
	mov.u64 	%rd1217, %rd1117;
	@%p884 bra 	BB17_1292;

	add.ftz.f32 	%f6133, %f2109, %f2110;
	add.ftz.f32 	%f6134, %f2111, %f6133;
	mul.ftz.f32 	%f6135, %f6134, 0f3EAAAAAB;
	abs.f32 	%f6136, %f6135;
	st.global.f32 	[%rd55+20], %f6136;
	setp.geu.ftz.f32	%p885, %f6136, 0f3727C5AC;
	selp.b64	%rd1217, %rd55, 0, %p885;

BB17_1292:
	setp.eq.s64	%p886, %rd1217, 0;
	@%p886 bra 	BB17_1298;

	add.s64 	%rd58, %rd1217, 64;
	mov.b32 	 %r1448, %f7415;
	mov.b32 	 %r1449, %f7416;
	st.global.f32 	[%rd1217+72], %f7417;
	mov.b64	%rd1124, {%r1448, %r1449};
	st.global.u64 	[%rd1217+64], %rd1124;
	mov.u64 	%rd1125, 0;
	st.global.u64 	[%rd1217+40], %rd1125;
	setp.eq.s32	%p887, %r484, 28;
	@%p887 bra 	BB17_1297;
	bra.uni 	BB17_1294;

BB17_1297:
	mov.u32 	%r1456, 0;
	st.global.u32 	[%rd58+-36], %r1456;
	st.global.u32 	[%rd58+-40], %r1456;
	st.global.u32 	[%rd58+-32], %r1456;
	mov.u32 	%r1457, 7;
	st.global.u32 	[%rd58+-48], %r1457;
	ld.global.u32 	%r1458, [%rd3+4];
	or.b32  	%r1459, %r1458, 4;
	st.global.u32 	[%rd3+4], %r1459;
	bra.uni 	BB17_1298;

BB17_249:
	add.ftz.f32 	%f7027, %f2349, %f123;
	add.ftz.f32 	%f7028, %f2355, %f128;
	add.ftz.f32 	%f7029, %f2361, %f133;
	bra.uni 	BB17_259;

BB17_1078:
	mul.ftz.f32 	%f5407, %f1845, %f1844;
	setp.ltu.ftz.f32	%p736, %f1835, %f5407;
	@%p736 bra 	BB17_1080;
	bra.uni 	BB17_1079;

BB17_1080:
	div.approx.ftz.f32 	%f5415, %f1834, %f1844;
	sub.ftz.f32 	%f5417, %f5404, %f1837;
	fma.rn.ftz.f32 	%f5418, %f5417, 0fBF000000, %f5415;
	div.approx.ftz.f32 	%f5419, %f5418, %f1837;
	cvt.sat.f32.f32	%f7389, %f5419;
	sub.ftz.f32 	%f7391, %f5404, %f7389;
	mov.f32 	%f7390, 0f00000000;
	bra.uni 	BB17_1083;

BB17_214:
	mov.f32 	%f2150, 0f458FC9FB;
	div.approx.ftz.f32 	%f2151, %f2150, %f10;
	fma.rn.ftz.f32 	%f2152, %f10, 0f37F30A88, %f2151;
	add.ftz.f32 	%f7020, %f2152, 0f3E178DA8;
	mov.f32 	%f2153, 0fC493AB06;
	div.approx.ftz.f32 	%f2154, %f2153, %f10;
	fma.rn.ftz.f32 	%f2155, %f10, 0fB7B7A34A, %f2154;
	add.ftz.f32 	%f7021, %f2155, 0f3FA73D65;
	fma.rn.ftz.f32 	%f2156, %f10, 0fAA7A78B8, 0fB285362B;
	fma.rn.ftz.f32 	%f2157, %f2156, %f10, 0f39C81B93;
	fma.rn.ftz.f32 	%f7022, %f2157, %f10, 0fBF3B0B9E;
	bra.uni 	BB17_223;

BB17_989:
	ld.global.v4.f32 	{%f4781, %f4782, %f4783, %f4784}, [%rd3+-48];
	ld.global.v4.f32 	{%f4786, %f4787, %f4788, %f4789}, [%rd3+-16];
	mul.ftz.f32 	%f4793, %f4782, %f4787;
	fma.rn.ftz.f32 	%f4794, %f4781, %f4786, %f4793;
	fma.rn.ftz.f32 	%f4797, %f4783, %f4788, %f4794;
	add.ftz.f32 	%f4798, %f4797, %f4797;
	neg.ftz.f32 	%f4799, %f4786;
	neg.ftz.f32 	%f4800, %f4787;
	neg.ftz.f32 	%f4801, %f4788;
	fma.rn.ftz.f32 	%f6633, %f4798, %f4783, %f4801;
	fma.rn.ftz.f32 	%f6632, %f4798, %f4782, %f4800;
	fma.rn.ftz.f32 	%f6441, %f4798, %f4781, %f4799;
	bra.uni 	BB17_1001;

BB17_992:
	mul.ftz.f32 	%f4852, %f4849, %f1624;
	fma.rn.ftz.f32 	%f4853, %f1623, %f4848, %f4852;
	fma.rn.ftz.f32 	%f4854, %f1625, %f4850, %f4853;
	add.ftz.f32 	%f6441, %f4851, %f4854;
	mul.ftz.f32 	%f4855, %f4845, %f1624;
	fma.rn.ftz.f32 	%f4856, %f1623, %f4844, %f4855;
	fma.rn.ftz.f32 	%f4857, %f1625, %f4846, %f4856;
	add.ftz.f32 	%f6632, %f4847, %f4857;
	mul.ftz.f32 	%f4858, %f4841, %f1624;
	fma.rn.ftz.f32 	%f4859, %f1623, %f4840, %f4858;
	fma.rn.ftz.f32 	%f4860, %f1625, %f4842, %f4859;
	add.ftz.f32 	%f6633, %f4843, %f4860;

BB17_1001:
	mov.u32 	%r1810, %r325;

BB17_1002:
	mov.u32 	%r1808, %r1810;
	mov.f32 	%f6631, %f6632;
	mov.f32 	%f6440, %f6441;
	mul.wide.u32 	%rd692, %r533, 4;
	add.s64 	%rd693, %rd1, %rd692;
	st.local.f32 	[%rd693], %f6440;
	add.s32 	%r1116, %r533, 1;
	mul.wide.u32 	%rd694, %r1116, 4;
	add.s64 	%rd695, %rd1, %rd694;
	st.local.f32 	[%rd695], %f6631;
	add.s32 	%r1117, %r533, 2;
	mul.wide.u32 	%rd696, %r1117, 4;
	add.s64 	%rd697, %rd1, %rd696;
	st.local.f32 	[%rd697], %f6633;
	bra.uni 	BB17_798;

BB17_268:
	setp.equ.ftz.f32	%p153, %f2407, 0f40000000;
	@%p153 bra 	BB17_274;
	bra.uni 	BB17_269;

BB17_274:
	mov.f32 	%f7032, %f205;
	mov.f32 	%f7031, %f195;
	mov.f32 	%f7030, %f203;
	bra.uni 	BB17_278;

BB17_74:
	setp.eq.s32	%p443, %r180, 4;
	@%p443 bra 	BB17_696;
	bra.uni 	BB17_75;

BB17_696:
	abs.ftz.f32 	%f1170, %f7257;
	setp.equ.ftz.f32	%p446, %f1170, 0f00000000;
	abs.ftz.f32 	%f1171, %f1166;
	setp.equ.ftz.f32	%p447, %f1171, 0f00000000;
	and.pred  	%p448, %p446, %p447;
	mov.b32 	 %r183, %f7257;
	mov.b32 	 %r722, %f1166;
	and.b32  	%r184, %r722, -2147483648;
	@%p448 bra 	BB17_700;
	bra.uni 	BB17_697;

BB17_700:
	shr.s32 	%r729, %r183, 31;
	and.b32  	%r730, %r729, 1078530011;
	or.b32  	%r731, %r730, %r184;
	mov.b32 	 %f1174, %r731;
	fma.rn.ftz.f32 	%f7257, %f1174, 0f3E22F983, 0f3F000000;
	bra.uni 	BB17_704;

BB17_501:
	setp.ne.s32	%p284, %r58, 0;
	ld.global.v4.f32 	{%f2729, %f2730, %f2731, %f2732}, [%rd3+-32];
	neg.ftz.f32 	%f2736, %f2731;
	neg.ftz.f32 	%f2737, %f2730;
	neg.ftz.f32 	%f2738, %f2729;
	ld.global.u32 	%r588, [%rd3+24];
	mul.lo.s32 	%r589, %r588, 12;
	ld.global.u64 	%rd217, [%rd4+-152];
	mul.wide.s32 	%rd218, %r589, 16;
	add.s64 	%rd219, %rd217, %rd218;
	ld.global.v4.f32 	{%f2739, %f2740, %f2741, %f2742}, [%rd219];
	ld.global.v4.f32 	{%f2744, %f2745, %f2746, %f2747}, [%rd219+16];
	ld.global.v4.f32 	{%f2749, %f2750, %f2751, %f2752}, [%rd219+32];
	selp.f32	%f2760, %f2738, %f2729, %p284;
	selp.f32	%f2761, %f2737, %f2730, %p284;
	mul.ftz.f32 	%f2762, %f2761, %f2744;
	fma.rn.ftz.f32 	%f2763, %f2739, %f2760, %f2762;
	selp.f32	%f2764, %f2736, %f2731, %p284;
	fma.rn.ftz.f32 	%f7130, %f2749, %f2764, %f2763;
	mul.ftz.f32 	%f2765, %f2761, %f2745;
	fma.rn.ftz.f32 	%f2766, %f2740, %f2760, %f2765;
	fma.rn.ftz.f32 	%f7131, %f2750, %f2764, %f2766;
	mul.ftz.f32 	%f2767, %f2761, %f2746;
	fma.rn.ftz.f32 	%f2768, %f2741, %f2760, %f2767;
	fma.rn.ftz.f32 	%f7132, %f2751, %f2764, %f2768;
	abs.f32 	%f2769, %f7130;
	setp.neu.ftz.f32	%p285, %f2769, 0f00000000;
	@%p285 bra 	BB17_504;

	abs.f32 	%f2770, %f7131;
	setp.neu.ftz.f32	%p286, %f2770, 0f00000000;
	@%p286 bra 	BB17_504;

	abs.f32 	%f2771, %f7132;
	setp.equ.ftz.f32	%p287, %f2771, 0f00000000;
	@%p287 bra 	BB17_506;

BB17_504:
	mul.ftz.f32 	%f2772, %f7131, %f7131;
	fma.rn.ftz.f32 	%f2773, %f7130, %f7130, %f2772;
	fma.rn.ftz.f32 	%f2774, %f7132, %f7132, %f2773;
	rsqrt.approx.ftz.f32 	%f2775, %f2774;
	mul.ftz.f32 	%f7132, %f7132, %f2775;
	mul.ftz.f32 	%f7131, %f7131, %f2775;
	mul.ftz.f32 	%f7130, %f7130, %f2775;

BB17_506:
	mul.ftz.f32 	%f2777, %f631, %f7132;
	neg.ftz.f32 	%f2778, %f2777;
	mul.ftz.f32 	%f2779, %f632, %f7130;
	neg.ftz.f32 	%f2780, %f2779;
	mul.ftz.f32 	%f2781, %f630, %f7131;
	neg.ftz.f32 	%f2782, %f2781;
	fma.rn.ftz.f32 	%f2783, %f7132, %f630, %f2780;
	fma.rn.ftz.f32 	%f2784, %f7131, %f632, %f2778;
	fma.rn.ftz.f32 	%f2785, %f7130, %f631, %f2782;
	mul.ftz.f32 	%f2786, %f633, %f2785;
	mul.ftz.f32 	%f2787, %f7141, %f2786;
	mul.ftz.f32 	%f2788, %f633, %f2784;
	mul.ftz.f32 	%f2789, %f7141, %f2788;
	mul.ftz.f32 	%f2790, %f633, %f2783;
	mul.ftz.f32 	%f2791, %f7141, %f2790;
	fma.rn.ftz.f32 	%f2792, %f7138, %f631, %f2791;
	fma.rn.ftz.f32 	%f2793, %f7138, %f630, %f2789;
	fma.rn.ftz.f32 	%f2794, %f7138, %f632, %f2787;
	fma.rn.ftz.f32 	%f7135, %f7142, %f7132, %f2794;
	fma.rn.ftz.f32 	%f7133, %f7142, %f7130, %f2793;
	fma.rn.ftz.f32 	%f7134, %f7142, %f7131, %f2792;
	mul.ftz.f32 	%f2795, %f7134, %f7134;
	fma.rn.ftz.f32 	%f2796, %f7133, %f7133, %f2795;
	fma.rn.ftz.f32 	%f2797, %f7135, %f7135, %f2796;
	sqrt.approx.f32 	%f652, %f2797;
	setp.equ.ftz.f32	%p288, %f652, 0f00000000;
	@%p288 bra 	BB17_508;

	div.approx.ftz.f32 	%f7133, %f7133, %f652;
	div.approx.ftz.f32 	%f7134, %f7134, %f652;
	div.approx.ftz.f32 	%f7135, %f7135, %f652;

BB17_508:
	ld.global.u32 	%r590, [%rd3+24];
	mad.lo.s32 	%r591, %r590, 12, 4;
	ld.global.u64 	%rd221, [%rd4+-152];
	mul.wide.s32 	%rd222, %r591, 16;
	add.s64 	%rd223, %rd221, %rd222;
	ld.global.v4.f32 	{%f2798, %f2799, %f2800, %f2801}, [%rd223];
	ld.global.v4.f32 	{%f2803, %f2804, %f2805, %f2806}, [%rd223+16];
	ld.global.v4.f32 	{%f2808, %f2809, %f2810, %f2811}, [%rd223+32];
	mul.ftz.f32 	%f2819, %f7134, %f2803;
	fma.rn.ftz.f32 	%f2820, %f2798, %f7133, %f2819;
	fma.rn.ftz.f32 	%f7137, %f2808, %f7135, %f2820;
	mul.ftz.f32 	%f2821, %f7134, %f2804;
	fma.rn.ftz.f32 	%f2822, %f2799, %f7133, %f2821;
	fma.rn.ftz.f32 	%f7140, %f2809, %f7135, %f2822;
	mul.ftz.f32 	%f2823, %f7134, %f2805;
	fma.rn.ftz.f32 	%f2824, %f2800, %f7133, %f2823;
	fma.rn.ftz.f32 	%f7142, %f2810, %f7135, %f2824;
	abs.f32 	%f2825, %f7137;
	setp.neu.ftz.f32	%p289, %f2825, 0f00000000;
	@%p289 bra 	BB17_511;

	abs.f32 	%f2826, %f7140;
	setp.neu.ftz.f32	%p290, %f2826, 0f00000000;
	@%p290 bra 	BB17_511;

	abs.f32 	%f2827, %f7142;
	setp.equ.ftz.f32	%p291, %f2827, 0f00000000;
	@%p291 bra 	BB17_512;

BB17_511:
	mul.ftz.f32 	%f2828, %f7140, %f7140;
	fma.rn.ftz.f32 	%f2829, %f7137, %f7137, %f2828;
	fma.rn.ftz.f32 	%f2830, %f7142, %f7142, %f2829;
	rsqrt.approx.ftz.f32 	%f2831, %f2830;
	mul.ftz.f32 	%f7142, %f7142, %f2831;
	mul.ftz.f32 	%f7140, %f7140, %f2831;
	mul.ftz.f32 	%f7137, %f7137, %f2831;

BB17_512:
	bfe.u32 	%r592, %r532, 8, 8;
	neg.ftz.f32 	%f2832, %f7142;
	neg.ftz.f32 	%f2833, %f7140;
	neg.ftz.f32 	%f2834, %f7137;
	setp.ne.s32	%p292, %r58, 0;
	selp.f32	%f7143, %f2834, %f7137, %p292;
	selp.f32	%f7144, %f2833, %f7140, %p292;
	selp.f32	%f7145, %f2832, %f7142, %p292;
	mul.wide.u32 	%rd224, %r592, 4;
	add.s64 	%rd225, %rd1, %rd224;
	ld.local.f32 	%f674, [%rd225];
	setp.equ.ftz.f32	%p293, %f674, 0f3F800000;
	@%p293 bra 	BB17_515;

	ld.global.v4.f32 	{%f2835, %f2836, %f2837, %f2838}, [%rd3+-48];
	sub.ftz.f32 	%f2840, %f7144, %f2836;
	sub.ftz.f32 	%f2842, %f7143, %f2835;
	sub.ftz.f32 	%f2844, %f7145, %f2837;
	mov.f32 	%f2845, 0f00000000;
	max.f32 	%f2846, %f674, %f2845;
	fma.rn.ftz.f32 	%f7145, %f2844, %f2846, %f2837;
	fma.rn.ftz.f32 	%f7143, %f2842, %f2846, %f2835;
	fma.rn.ftz.f32 	%f7144, %f2840, %f2846, %f2836;
	mul.ftz.f32 	%f2847, %f7144, %f7144;
	fma.rn.ftz.f32 	%f2848, %f7143, %f7143, %f2847;
	fma.rn.ftz.f32 	%f2849, %f7145, %f7145, %f2848;
	sqrt.approx.f32 	%f678, %f2849;
	setp.equ.ftz.f32	%p294, %f678, 0f00000000;
	@%p294 bra 	BB17_515;

	div.approx.ftz.f32 	%f7143, %f7143, %f678;
	div.approx.ftz.f32 	%f7144, %f7144, %f678;
	div.approx.ftz.f32 	%f7145, %f7145, %f678;

BB17_515:
	setp.equ.ftz.f32	%p295, %f7143, 0f00000000;
	setp.equ.ftz.f32	%p296, %f7144, 0f00000000;
	and.pred  	%p297, %p295, %p296;
	setp.equ.ftz.f32	%p298, %f7145, 0f00000000;
	and.pred  	%p299, %p297, %p298;
	@!%p299 bra 	BB17_517;
	bra.uni 	BB17_516;

BB17_516:
	ld.global.v4.f32 	{%f2850, %f2851, %f2852, %f2853}, [%rd3+-48];
	mov.f32 	%f7145, %f2852;
	mov.f32 	%f7144, %f2851;
	mov.f32 	%f7143, %f2850;

BB17_517:
	st.local.f32 	[%rd10], %f7143;
	st.local.f32 	[%rd10+4], %f7144;
	st.local.f32 	[%rd10+8], %f7145;
	bra.uni 	BB17_781;

BB17_305:
	setp.eq.s32	%p193, %r569, 1;
	mov.f32 	%f7083, %f2434;
	mov.f32 	%f7103, %f2435;
	mov.f32 	%f7125, %f2436;
	@%p193 bra 	BB17_306;
	bra.uni 	BB17_487;

BB17_306:
	add.ftz.f32 	%f2661, %f244, %f250;
	add.ftz.f32 	%f2662, %f245, %f251;
	add.ftz.f32 	%f2663, %f246, %f252;
	sub.ftz.f32 	%f2664, %f2663, %f246;
	sub.ftz.f32 	%f2665, %f2662, %f245;
	sub.ftz.f32 	%f2666, %f2661, %f244;
	fma.rn.ftz.f32 	%f7083, %f256, %f2666, %f244;
	fma.rn.ftz.f32 	%f7103, %f256, %f2665, %f245;
	fma.rn.ftz.f32 	%f7125, %f256, %f2664, %f246;
	bra.uni 	BB17_487;

BB17_326:
	setp.eq.s32	%p181, %r569, 10;
	mov.f32 	%f7078, %f2434;
	mov.f32 	%f7083, %f7078;
	mov.f32 	%f7098, %f2435;
	mov.f32 	%f7103, %f7098;
	mov.f32 	%f7118, %f2436;
	mov.f32 	%f7125, %f7118;
	@%p181 bra 	BB17_327;
	bra.uni 	BB17_487;

BB17_327:
	setp.equ.ftz.f32	%p254, %f244, 0f00000000;
	mov.f32 	%f7087, %f247;
	mov.f32 	%f7107, %f248;
	mov.f32 	%f7129, %f249;
	@%p254 bra 	BB17_460;

	neg.ftz.f32 	%f2586, %f256;
	fma.rn.ftz.f32 	%f504, %f2586, %f250, 0f3F800000;
	setp.gtu.ftz.f32	%p255, %f504, 0f00000000;
	@%p255 bra 	BB17_456;
	bra.uni 	BB17_458;

BB17_456:
	div.approx.ftz.f32 	%f508, %f244, %f504;
	setp.gtu.ftz.f32	%p256, %f508, 0f3F800000;
	@%p256 bra 	BB17_458;
	bra.uni 	BB17_457;

BB17_458:
	mov.f32 	%f7087, 0f3F800000;
	bra.uni 	BB17_459;

BB17_312:
	setp.eq.s32	%p188, %r569, 5;
	mov.f32 	%f7080, %f2434;
	mov.f32 	%f7083, %f7080;
	mov.f32 	%f7100, %f2435;
	mov.f32 	%f7103, %f7100;
	mov.f32 	%f7120, %f2436;
	mov.f32 	%f7125, %f7120;
	@%p188 bra 	BB17_313;
	bra.uni 	BB17_487;

BB17_313:
	mov.f32 	%f2609, 0f3F800000;
	sub.ftz.f32 	%f554, %f2609, %f256;
	setp.equ.ftz.f32	%p263, %f250, 0f00000000;
	mov.f32 	%f7085, %f247;
	mov.f32 	%f7105, %f248;
	mov.f32 	%f7127, %f249;
	@%p263 bra 	BB17_315;

	mul.ftz.f32 	%f2610, %f244, %f256;
	div.approx.ftz.f32 	%f2611, %f2610, %f250;
	fma.rn.ftz.f32 	%f7085, %f554, %f244, %f2611;
	mov.f32 	%f7105, %f245;
	mov.f32 	%f7127, %f246;

BB17_315:
	mov.f32 	%f7126, %f7127;
	mov.f32 	%f7104, %f7105;
	mov.f32 	%f7084, %f7085;
	setp.equ.ftz.f32	%p264, %f251, 0f00000000;
	@%p264 bra 	BB17_317;

	mul.ftz.f32 	%f2612, %f256, %f7104;
	div.approx.ftz.f32 	%f2613, %f2612, %f251;
	fma.rn.ftz.f32 	%f7104, %f554, %f7104, %f2613;

BB17_317:
	mov.f32 	%f7125, %f7126;
	mov.f32 	%f7103, %f7104;
	mov.f32 	%f7083, %f7084;
	setp.equ.ftz.f32	%p265, %f252, 0f00000000;
	@%p265 bra 	BB17_487;

	mul.ftz.f32 	%f2614, %f256, %f7125;
	div.approx.ftz.f32 	%f2615, %f2614, %f252;
	fma.rn.ftz.f32 	%f7125, %f554, %f7125, %f2615;
	bra.uni 	BB17_469;

BB17_339:
	setp.eq.s32	%p175, %r569, 15;
	mov.f32 	%f7076, %f2434;
	mov.f32 	%f7083, %f7076;
	mov.f32 	%f7096, %f2435;
	mov.f32 	%f7103, %f7096;
	mov.f32 	%f7116, %f2436;
	mov.f32 	%f7125, %f7116;
	@%p175 bra 	BB17_340;
	bra.uni 	BB17_487;

BB17_340:
	max.f32 	%f2465, %f251, %f252;
	max.f32 	%f266, %f250, %f2465;
	min.f32 	%f2466, %f251, %f252;
	min.f32 	%f2467, %f250, %f2466;
	sub.ftz.f32 	%f267, %f266, %f2467;
	mov.f32 	%f2464, 0f00000000;
	setp.equ.ftz.f32	%p194, %f266, 0f00000000;
	mov.f32 	%f7040, %f2464;
	@%p194 bra 	BB17_342;

	div.approx.ftz.f32 	%f268, %f267, %f266;
	mov.f32 	%f7040, %f268;

BB17_342:
	mov.f32 	%f269, %f7040;
	setp.equ.ftz.f32	%p195, %f269, 0f00000000;
	mov.f32 	%f7039, %f2464;
	@%p195 bra 	BB17_355;

	sub.ftz.f32 	%f2469, %f266, %f250;
	div.approx.ftz.f32 	%f270, %f2469, %f267;
	sub.ftz.f32 	%f2470, %f266, %f251;
	div.approx.ftz.f32 	%f271, %f2470, %f267;
	sub.ftz.f32 	%f2471, %f266, %f252;
	div.approx.ftz.f32 	%f272, %f2471, %f267;
	setp.equ.ftz.f32	%p196, %f250, %f266;
	@%p196 bra 	BB17_353;
	bra.uni 	BB17_344;

BB17_353:
	sub.ftz.f32 	%f7037, %f272, %f271;
	bra.uni 	BB17_354;

BB17_1215:
	setp.eq.s32	%p843, %r484, 16;
	@%p843 bra 	BB17_1244;
	bra.uni 	BB17_1216;

BB17_1244:
	ld.global.v4.f32 	{%f5941, %f5942, %f5943, %f5944}, [%rd3+5296];
	mul.ftz.f32 	%f2078, %f7414, %f5943;
	mul.ftz.f32 	%f2077, %f7414, %f5942;
	mul.ftz.f32 	%f2076, %f7414, %f5941;
	ld.global.v2.u32 	{%r1351, %r1352}, [%rd3+5280];
	add.s32 	%r1354, %r1352, %r1351;
	setp.gt.s32	%p853, %r1354, 63;
	mov.u64 	%rd1038, 0;
	mov.u64 	%rd1207, %rd1038;
	@%p853 bra 	BB17_1246;

	mul.wide.s32 	%rd1041, %r1351, 80;
	add.s64 	%rd1042, %rd96, %rd1041;
	add.s64 	%rd36, %rd1042, 224;
	mov.u32 	%r1355, 0;
	st.global.u32 	[%rd1042+240], %r1355;
	mov.b32 	 %r1356, %f2076;
	mov.b32 	 %r1357, %f2077;
	st.global.f32 	[%rd1042+232], %f2078;
	mov.b64	%rd1043, {%r1356, %r1357};
	st.global.u64 	[%rd1042+224], %rd1043;
	ld.global.u32 	%r1358, [%rd3+5280];
	add.s32 	%r1359, %r1358, 1;
	st.global.u32 	[%rd3+5280], %r1359;
	mov.u64 	%rd1207, %rd36;

BB17_1246:
	mov.u64 	%rd37, %rd1207;
	setp.eq.s64	%p854, %rd37, 0;
	mov.u64 	%rd1206, %rd1038;
	@%p854 bra 	BB17_1248;

	add.ftz.f32 	%f5948, %f2076, %f2077;
	add.ftz.f32 	%f5949, %f2078, %f5948;
	mul.ftz.f32 	%f5950, %f5949, 0f3EAAAAAB;
	abs.f32 	%f5951, %f5950;
	st.global.f32 	[%rd37+20], %f5951;
	setp.geu.ftz.f32	%p855, %f5951, 0f3727C5AC;
	selp.b64	%rd1206, %rd37, 0, %p855;

BB17_1248:
	setp.eq.s64	%p856, %rd1206, 0;
	mov.f32 	%f6406, %f1;
	mov.f32 	%f6440, %f6406;
	mov.f32 	%f6597, %f2;
	mov.f32 	%f6631, %f6597;
	mov.f32 	%f6789, %f4;
	mov.f32 	%f6823, %f6789;
	mov.f32 	%f6980, %f5;
	mov.f32 	%f7014, %f6980;
	mov.u32 	%r1719, %r492;
	mov.u32 	%r1808, %r1719;
	@%p856 bra 	BB17_1;

	mov.b32 	 %r1360, %f7415;
	mov.b32 	 %r1361, %f7416;
	st.global.f32 	[%rd1206+40], %f7417;
	mov.b64	%rd1045, {%r1360, %r1361};
	st.global.u64 	[%rd1206+32], %rd1045;
	cvt.sat.f32.f32	%f5952, %f7418;
	mov.f32 	%f5953, 0f3C23D70A;
	max.f32 	%f5954, %f5952, %f5953;
	mul.ftz.f32 	%f5955, %f5954, %f5954;
	rcp.approx.ftz.f32 	%f5956, %f5955;
	st.global.v2.f32 	[%rd1206+24], {%f5952, %f5956};
	mov.u32 	%r1362, 16;
	st.global.u32 	[%rd1206+16], %r1362;
	ld.global.u32 	%r1363, [%rd3+4];
	or.b32  	%r1364, %r1363, 12;
	st.global.u32 	[%rd3+4], %r1364;
	bra.uni 	BB17_1306;

BB17_1273:
	ld.global.v4.f32 	{%f6058, %f6059, %f6060, %f6061}, [%rd3+5296];
	mul.ftz.f32 	%f2095, %f7414, %f6060;
	mul.ftz.f32 	%f2094, %f7414, %f6059;
	mul.ftz.f32 	%f2093, %f7414, %f6058;
	ld.global.v2.u32 	{%r1410, %r1411}, [%rd3+5280];
	mov.u32 	%r1823, %r1410;
	add.s32 	%r1413, %r1411, %r1410;
	setp.gt.s32	%p873, %r1413, 63;
	mov.u64 	%rd1087, 0;
	mov.u64 	%rd1214, %rd1087;
	@%p873 bra 	BB17_1275;

	mul.wide.s32 	%rd1090, %r1410, 80;
	add.s64 	%rd1091, %rd96, %rd1090;
	add.s64 	%rd47, %rd1091, 224;
	mov.u32 	%r1414, 0;
	st.global.u32 	[%rd1091+240], %r1414;
	mov.b32 	 %r1415, %f2093;
	mov.b32 	 %r1416, %f2094;
	st.global.f32 	[%rd1091+232], %f2095;
	mov.b64	%rd1092, {%r1415, %r1416};
	st.global.u64 	[%rd1091+224], %rd1092;
	ld.global.u32 	%r1417, [%rd3+5280];
	add.s32 	%r1823, %r1417, 1;
	st.global.u32 	[%rd3+5280], %r1823;
	mov.u64 	%rd1214, %rd47;

BB17_1275:
	mov.u64 	%rd48, %rd1214;
	setp.eq.s64	%p874, %rd48, 0;
	mov.u64 	%rd1213, %rd1087;
	@%p874 bra 	BB17_1277;

	add.ftz.f32 	%f6065, %f2093, %f2094;
	add.ftz.f32 	%f6066, %f2095, %f6065;
	mul.ftz.f32 	%f6067, %f6066, 0f3EAAAAAB;
	abs.f32 	%f6068, %f6067;
	st.global.f32 	[%rd48+20], %f6068;
	setp.geu.ftz.f32	%p875, %f6068, 0f3727C5AC;
	selp.b64	%rd1213, %rd48, 0, %p875;
	ld.global.u32 	%r1823, [%rd3+5280];

BB17_1277:
	ld.global.u32 	%r1418, [%rd3+5284];
	add.s32 	%r504, %r1418, 1;
	add.s32 	%r1419, %r504, %r1823;
	setp.gt.s32	%p876, %r1419, 64;
	@%p876 bra 	BB17_1279;
	bra.uni 	BB17_1278;

BB17_1279:
	add.s32 	%r1420, %r1823, -1;
	st.global.u32 	[%rd3+5280], %r1420;
	add.s32 	%r1588, %r1418, 1;
	st.global.u32 	[%rd3+5284], %r1588;
	mov.u64 	%rd1215, 0;
	bra.uni 	BB17_1280;

BB17_308:
	setp.eq.s32	%p191, %r569, 3;
	mov.f32 	%f7083, %f2434;
	mov.f32 	%f7103, %f2435;
	mov.f32 	%f7125, %f2436;
	@%p191 bra 	BB17_309;
	bra.uni 	BB17_487;

BB17_309:
	sub.ftz.f32 	%f2616, %f244, %f250;
	sub.ftz.f32 	%f2617, %f245, %f251;
	sub.ftz.f32 	%f2618, %f246, %f252;
	sub.ftz.f32 	%f2619, %f2618, %f246;
	sub.ftz.f32 	%f2620, %f2617, %f245;
	sub.ftz.f32 	%f2621, %f2616, %f244;
	fma.rn.ftz.f32 	%f7083, %f256, %f2621, %f244;
	fma.rn.ftz.f32 	%f7103, %f256, %f2620, %f245;
	fma.rn.ftz.f32 	%f7125, %f256, %f2619, %f246;
	bra.uni 	BB17_487;

BB17_813:
	setp.eq.s32	%p544, %r532, 4;
	@%p544 bra 	BB17_866;
	bra.uni 	BB17_814;

BB17_866:
	sin.approx.ftz.f32 	%f7297, %f1370;
	bra.uni 	BB17_872;

BB17_662:
	setp.ne.s32	%p386, %r151, 4;
	@%p386 bra 	BB17_681;

	neg.ftz.f32 	%f3132, %f935;
	// Callseq Start 318
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f937;
	.param .b32 param1;
	st.param.f32	[param1+0], %f3132;
	.param .b32 retval0;
	call.uni (retval0), 
	_Z3powff, 
	(
	param0, 
	param1
	);
	ld.param.f32	%f941, [retval0+0];
	
	//{
	}// Callseq End 318
	// Callseq Start 319
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f7222;
	.param .b32 param1;
	st.param.f32	[param1+0], %f7223;
	.param .b32 param2;
	st.param.f32	[param2+0], %f7224;
	.param .b32 retval0;
	call.uni (retval0), 
	perlin, 
	(
	param0, 
	param1, 
	param2
	);
	ld.param.f32	%f3133, [retval0+0];
	
	//{
	}// Callseq End 319
	add.ftz.f32 	%f7251, %f7200, %f3133;
	mul.rn.f32 	%f7203, %f7222, %f937;
	mul.rn.f32 	%f7204, %f7223, %f937;
	mul.rn.f32 	%f7205, %f7224, %f937;
	cvt.rzi.ftz.s32.f32	%r160, %f936;
	mov.u32 	%r1813, 1;
	setp.lt.s32	%p387, %r160, 2;
	mov.f32 	%f7208, %f941;
	mov.f32 	%f7209, %f941;
	mov.f32 	%f7250, %f7251;
	@%p387 bra 	BB17_665;

BB17_664:
	mov.f32 	%f949, %f7209;
	// Callseq Start 320
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f7203;
	.param .b32 param1;
	st.param.f32	[param1+0], %f7204;
	.param .b32 param2;
	st.param.f32	[param2+0], %f7205;
	.param .b32 retval0;
	call.uni (retval0), 
	perlin, 
	(
	param0, 
	param1, 
	param2
	);
	ld.param.f32	%f3134, [retval0+0];
	
	//{
	}// Callseq End 320
	add.ftz.f32 	%f3135, %f7200, %f3134;
	mul.ftz.f32 	%f3136, %f949, %f3135;
	fma.rn.ftz.f32 	%f7251, %f7251, %f3136, %f7251;
	mul.rn.f32 	%f952, %f949, %f941;
	mul.rn.f32 	%f7203, %f7203, %f937;
	mul.rn.f32 	%f7204, %f7204, %f937;
	mul.rn.f32 	%f7205, %f7205, %f937;
	add.s32 	%r1813, %r1813, 1;
	setp.lt.s32	%p388, %r1813, %r160;
	mov.f32 	%f7208, %f952;
	mov.f32 	%f7209, %f952;
	mov.f32 	%f7250, %f7251;
	@%p388 bra 	BB17_664;

BB17_665:
	mov.f32 	%f7241, %f7250;
	// inline asm
	cvt.rmi.f32.f32 	%f3137, %f936;
	// inline asm
	sub.ftz.f32 	%f961, %f936, %f3137;
	setp.equ.ftz.f32	%p389, %f961, 0f00000000;
	@%p389 bra 	BB17_681;

	// Callseq Start 321
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f7203;
	.param .b32 param1;
	st.param.f32	[param1+0], %f7204;
	.param .b32 param2;
	st.param.f32	[param2+0], %f7205;
	.param .b32 retval0;
	call.uni (retval0), 
	perlin, 
	(
	param0, 
	param1, 
	param2
	);
	ld.param.f32	%f3139, [retval0+0];
	
	//{
	}// Callseq End 321
	add.ftz.f32 	%f3140, %f7200, %f3139;
	mul.ftz.f32 	%f3141, %f7208, %f3140;
	mul.ftz.f32 	%f3142, %f7241, %f3141;
	fma.rn.ftz.f32 	%f7241, %f961, %f3142, %f7241;

BB17_681:
	setp.eq.s32	%p406, %r153, 255;
	@%p406 bra 	BB17_683;

	mul.wide.u32 	%rd339, %r153, 4;
	add.s64 	%rd340, %rd1, %rd339;
	st.local.f32 	[%rd340], %f7241;

BB17_683:
	setp.eq.s32	%p407, %r152, 255;
	mov.f32 	%f6291, %f1;
	mov.f32 	%f6440, %f6291;
	mov.f32 	%f6482, %f2;
	mov.f32 	%f6631, %f6482;
	mov.f32 	%f6674, %f4;
	mov.f32 	%f6823, %f6674;
	mov.f32 	%f6865, %f5;
	mov.f32 	%f7014, %f6865;
	@%p407 bra 	BB17_1;

	mul.wide.u32 	%rd341, %r152, 4;
	add.s64 	%rd342, %rd1, %rd341;
	st.local.f32 	[%rd342], %f7241;
	st.local.f32 	[%rd342+4], %f7241;
	st.local.f32 	[%rd342+8], %f7241;
	bra.uni 	BB17_294;

BB17_926:
	setp.equ.ftz.f32	%p639, %f4372, 0f40400000;
	@%p639 bra 	BB17_930;
	bra.uni 	BB17_927;

BB17_930:
	mov.f32 	%f7320, %f1516;
	mov.f32 	%f7319, %f1515;
	mov.f32 	%f7321, %f1510;
	bra.uni 	BB17_935;

BB17_1212:
	setp.eq.s32	%p846, %r484, 2;
	@%p846 bra 	BB17_1339;
	bra.uni 	BB17_1213;

BB17_1339:
	ld.global.v4.f32 	{%f6227, %f6228, %f6229, %f6230}, [%rd3+5296];
	mul.ftz.f32 	%f2132, %f7414, %f6229;
	mul.ftz.f32 	%f2131, %f7414, %f6228;
	mul.ftz.f32 	%f2130, %f7414, %f6227;
	ld.global.v2.u32 	{%r1568, %r1569}, [%rd3+5280];
	add.s32 	%r1571, %r1569, %r1568;
	setp.gt.s32	%p920, %r1571, 63;
	mov.u64 	%rd1189, 0;
	mov.u64 	%rd1237, %rd1189;
	@%p920 bra 	BB17_1341;

	mul.wide.s32 	%rd1192, %r1568, 80;
	add.s64 	%rd1193, %rd96, %rd1192;
	add.s64 	%rd84, %rd1193, 224;
	mov.u32 	%r1572, 0;
	st.global.u32 	[%rd1193+240], %r1572;
	mov.b32 	 %r1573, %f2130;
	mov.b32 	 %r1574, %f2131;
	st.global.f32 	[%rd1193+232], %f2132;
	mov.b64	%rd1194, {%r1573, %r1574};
	st.global.u64 	[%rd1193+224], %rd1194;
	ld.global.u32 	%r1575, [%rd3+5280];
	add.s32 	%r1576, %r1575, 1;
	st.global.u32 	[%rd3+5280], %r1576;
	mov.u64 	%rd1237, %rd84;

BB17_1341:
	mov.u64 	%rd85, %rd1237;
	setp.eq.s64	%p921, %rd85, 0;
	mov.u64 	%rd1236, %rd1189;
	@%p921 bra 	BB17_1343;

	add.ftz.f32 	%f6234, %f2130, %f2131;
	add.ftz.f32 	%f6235, %f2132, %f6234;
	mul.ftz.f32 	%f6236, %f6235, 0f3EAAAAAB;
	abs.f32 	%f6237, %f6236;
	st.global.f32 	[%rd85+20], %f6237;
	setp.geu.ftz.f32	%p922, %f6237, 0f3727C5AC;
	selp.b64	%rd1236, %rd85, 0, %p922;

BB17_1343:
	setp.eq.s64	%p923, %rd1236, 0;
	mov.f32 	%f6435, %f1;
	mov.f32 	%f6440, %f6435;
	mov.f32 	%f6626, %f2;
	mov.f32 	%f6631, %f6626;
	mov.f32 	%f6818, %f4;
	mov.f32 	%f6823, %f6818;
	mov.f32 	%f7009, %f5;
	mov.f32 	%f7014, %f7009;
	mov.u32 	%r1748, %r492;
	mov.u32 	%r1808, %r1748;
	@%p923 bra 	BB17_1;

	add.s64 	%rd88, %rd1236, 32;
	mov.b32 	 %r1577, %f7415;
	mov.b32 	 %r1578, %f7416;
	st.global.f32 	[%rd1236+40], %f7417;
	mov.b64	%rd1196, {%r1577, %r1578};
	st.global.u64 	[%rd1236+32], %rd1196;
	setp.equ.ftz.f32	%p924, %f7418, 0f00000000;
	@%p924 bra 	BB17_1346;
	bra.uni 	BB17_1345;

BB17_1346:
	mov.u32 	%r1582, 2;
	st.global.u32 	[%rd88+-16], %r1582;
	ld.global.u32 	%r1583, [%rd3+4];
	or.b32  	%r1584, %r1583, 12;
	st.global.u32 	[%rd3+4], %r1584;
	bra.uni 	BB17_1306;

BB17_1104:
	setp.equ.ftz.f32	%p762, %f1921, 0f7F800000;
	setp.equ.ftz.f32	%p763, %f1922, 0f7F800000;
	and.pred  	%p764, %p762, %p763;
	@%p764 bra 	BB17_1106;
	bra.uni 	BB17_1105;

BB17_1106:
	shr.s32 	%r1193, %r401, 31;
	and.b32  	%r1194, %r1193, 13483017;
	add.s32 	%r1195, %r1194, 1061752795;
	or.b32  	%r1196, %r1195, %r402;
	mov.b32 	 %f7399, %r1196;
	bra.uni 	BB17_1108;

BB17_1095:
	setp.equ.ftz.f32	%p749, %f1905, 0f7F800000;
	setp.equ.ftz.f32	%p750, %f1906, 0f7F800000;
	and.pred  	%p751, %p749, %p750;
	@%p751 bra 	BB17_1097;
	bra.uni 	BB17_1096;

BB17_1097:
	shr.s32 	%r1183, %r399, 31;
	and.b32  	%r1184, %r1183, 13483017;
	add.s32 	%r1185, %r1184, 1061752795;
	or.b32  	%r1186, %r1185, %r400;
	mov.b32 	 %f7396, %r1186;
	bra.uni 	BB17_1099;

BB17_108:
	setp.eq.s32	%p533, %r532, 4;
	@%p533 bra 	BB17_799;
	bra.uni 	BB17_109;

BB17_799:
	mul.ftz.f32 	%f4117, %f1329, %f1334;
	neg.ftz.f32 	%f4118, %f4117;
	fma.rn.ftz.f32 	%f7287, %f1328, %f1335, %f4118;
	mul.ftz.f32 	%f4119, %f1327, %f1335;
	neg.ftz.f32 	%f4120, %f4119;
	fma.rn.ftz.f32 	%f7288, %f1329, %f1333, %f4120;
	mul.ftz.f32 	%f4121, %f1328, %f1333;
	neg.ftz.f32 	%f4122, %f4121;
	fma.rn.ftz.f32 	%f7289, %f1327, %f1334, %f4122;
	mul.ftz.f32 	%f4123, %f7288, %f7288;
	fma.rn.ftz.f32 	%f4124, %f7287, %f7287, %f4123;
	fma.rn.ftz.f32 	%f4125, %f7289, %f7289, %f4124;
	sqrt.approx.f32 	%f7290, %f4125;
	setp.equ.ftz.f32	%p536, %f7290, 0f00000000;
	@%p536 bra 	BB17_805;

BB17_800:
	div.approx.ftz.f32 	%f7287, %f7287, %f7290;
	div.approx.ftz.f32 	%f7288, %f7288, %f7290;
	div.approx.ftz.f32 	%f7289, %f7289, %f7290;
	bra.uni 	BB17_805;

BB17_946:
	ld.global.v4.u32 	{%r1058, %r1059, %r1060, %r1061}, [%rd6+16];
	mov.b32 	 %f4699, %r1058;
	mov.b32 	 %f4700, %r1059;
	mov.b32 	 %f4701, %r1060;
	mov.b32 	 %f4702, %r1061;
	ld.global.v4.u32 	{%r1066, %r1067, %r1068, %r1069}, [%rd6+32];
	mov.b32 	 %f4703, %r1066;
	mov.b32 	 %f4704, %r1067;
	mov.b32 	 %f4705, %r1068;
	mov.b32 	 %f4706, %r1069;
	ld.global.v4.u32 	{%r1074, %r1075, %r1076, %r1077}, [%rd6+48];
	mov.b32 	 %f4707, %r1074;
	mov.b32 	 %f4708, %r1075;
	mov.b32 	 %f4709, %r1076;
	mov.b32 	 %f4710, %r1077;
	add.s32 	%r1811, %r2, 5;
	mul.ftz.f32 	%f4711, %f1594, %f4700;
	fma.rn.ftz.f32 	%f4712, %f1593, %f4699, %f4711;
	fma.rn.ftz.f32 	%f4713, %f7016, %f4701, %f4712;
	add.ftz.f32 	%f1596, %f4702, %f4713;
	mul.ftz.f32 	%f4714, %f1594, %f4704;
	fma.rn.ftz.f32 	%f4715, %f1593, %f4703, %f4714;
	fma.rn.ftz.f32 	%f4716, %f7016, %f4705, %f4715;
	add.ftz.f32 	%f1597, %f4706, %f4716;
	mul.ftz.f32 	%f4717, %f1594, %f4708;
	fma.rn.ftz.f32 	%f4718, %f1593, %f4707, %f4717;
	fma.rn.ftz.f32 	%f4719, %f7016, %f4709, %f4718;
	add.ftz.f32 	%f7016, %f4710, %f4719;
	mov.f32 	%f6824, %f1596;
	mov.f32 	%f7015, %f1597;
	bra.uni 	BB17_974;

BB17_1137:
	ld.global.v4.u32 	{%r1234, %r1235, %r1236, %r1237}, [%rd6+16];
	mov.b32 	 %f5799, %r1234;
	mov.b32 	 %f5800, %r1235;
	mov.b32 	 %f5801, %r1236;
	mov.b32 	 %f5802, %r1237;
	ld.global.v4.u32 	{%r1242, %r1243, %r1244, %r1245}, [%rd6+32];
	mov.b32 	 %f5803, %r1242;
	mov.b32 	 %f5804, %r1243;
	mov.b32 	 %f5805, %r1244;
	mov.b32 	 %f5806, %r1245;
	ld.global.v4.u32 	{%r1250, %r1251, %r1252, %r1253}, [%rd6+48];
	mov.b32 	 %f5807, %r1250;
	mov.b32 	 %f5808, %r1251;
	mov.b32 	 %f5809, %r1252;
	mov.b32 	 %f5810, %r1253;
	add.s32 	%r1809, %r2, 5;
	mul.ftz.f32 	%f5811, %f5796, %f5800;
	fma.rn.ftz.f32 	%f5812, %f5795, %f5799, %f5811;
	fma.rn.ftz.f32 	%f5813, %f5797, %f5801, %f5812;
	add.ftz.f32 	%f7017, %f5802, %f5813;
	mul.ftz.f32 	%f5814, %f5796, %f5804;
	fma.rn.ftz.f32 	%f5815, %f5795, %f5803, %f5814;
	fma.rn.ftz.f32 	%f5816, %f5797, %f5805, %f5815;
	add.ftz.f32 	%f7018, %f5806, %f5816;
	mul.ftz.f32 	%f5817, %f5796, %f5808;
	fma.rn.ftz.f32 	%f5818, %f5795, %f5807, %f5817;
	fma.rn.ftz.f32 	%f5819, %f5797, %f5809, %f5818;
	add.ftz.f32 	%f7019, %f5810, %f5819;
	bra.uni 	BB17_1165;

BB17_437:
	mov.f32 	%f2579, 0f3F800000;
	sub.ftz.f32 	%f455, %f2579, %f256;
	fma.rn.ftz.f32 	%f456, %f256, %f250, %f455;
	setp.gtu.ftz.f32	%p245, %f456, 0f00000000;
	@%p245 bra 	BB17_438;
	bra.uni 	BB17_442;

BB17_438:
	sub.ftz.f32 	%f2580, %f244, 0f3F800000;
	div.approx.ftz.f32 	%f2581, %f2580, %f456;
	add.ftz.f32 	%f460, %f2581, 0f3F800000;
	setp.ltu.ftz.f32	%p246, %f460, 0f00000000;
	@%p246 bra 	BB17_442;
	bra.uni 	BB17_439;

BB17_442:
	mov.f32 	%f7059, 0f00000000;

BB17_443:
	mov.f32 	%f7060, %f245;
	mov.f32 	%f7061, %f246;
	fma.rn.ftz.f32 	%f473, %f256, %f251, %f455;
	setp.gtu.ftz.f32	%p248, %f473, 0f00000000;
	@%p248 bra 	BB17_444;
	bra.uni 	BB17_448;

BB17_444:
	sub.ftz.f32 	%f2582, %f7060, 0f3F800000;
	div.approx.ftz.f32 	%f2583, %f2582, %f473;
	add.ftz.f32 	%f477, %f2583, 0f3F800000;
	setp.ltu.ftz.f32	%p249, %f477, 0f00000000;
	@%p249 bra 	BB17_448;
	bra.uni 	BB17_445;

BB17_448:
	mov.f32 	%f7063, 0f00000000;

BB17_449:
	mov.f32 	%f7062, %f7059;
	mov.f32 	%f7064, %f7061;
	fma.rn.ftz.f32 	%f490, %f256, %f252, %f455;
	setp.gtu.ftz.f32	%p251, %f490, 0f00000000;
	@%p251 bra 	BB17_451;
	bra.uni 	BB17_450;

BB17_451:
	sub.ftz.f32 	%f2584, %f7064, 0f3F800000;
	div.approx.ftz.f32 	%f2585, %f2584, %f490;
	add.ftz.f32 	%f494, %f2585, 0f3F800000;
	setp.ltu.ftz.f32	%p252, %f494, 0f00000000;
	@%p252 bra 	BB17_450;
	bra.uni 	BB17_452;

BB17_450:
	mov.f32 	%f7083, %f7062;
	mov.f32 	%f7103, %f7063;
	mov.f32 	%f7125, %f2436;
	bra.uni 	BB17_487;

BB17_330:
	setp.eq.s32	%p179, %r569, 13;
	mov.f32 	%f7077, %f2434;
	mov.f32 	%f7083, %f7077;
	mov.f32 	%f7097, %f2435;
	mov.f32 	%f7103, %f7097;
	mov.f32 	%f7117, %f2436;
	mov.f32 	%f7125, %f7117;
	@%p179 bra 	BB17_331;
	bra.uni 	BB17_487;

BB17_331:
	max.f32 	%f2520, %f245, %f246;
	max.f32 	%f355, %f244, %f2520;
	min.f32 	%f2521, %f245, %f246;
	min.f32 	%f2522, %f244, %f2521;
	sub.ftz.f32 	%f356, %f355, %f2522;
	mov.f32 	%f2519, 0f00000000;
	setp.equ.ftz.f32	%p218, %f355, 0f00000000;
	mov.f32 	%f7051, %f2519;
	@%p218 bra 	BB17_333;

	div.approx.ftz.f32 	%f357, %f356, %f355;
	mov.f32 	%f7051, %f357;

BB17_333:
	mov.f32 	%f358, %f7051;
	setp.equ.ftz.f32	%p219, %f358, 0f00000000;
	mov.f32 	%f7050, %f2519;
	@%p219 bra 	BB17_394;

	sub.ftz.f32 	%f2524, %f355, %f244;
	div.approx.ftz.f32 	%f359, %f2524, %f356;
	sub.ftz.f32 	%f2525, %f355, %f245;
	div.approx.ftz.f32 	%f360, %f2525, %f356;
	sub.ftz.f32 	%f2526, %f355, %f246;
	div.approx.ftz.f32 	%f361, %f2526, %f356;
	setp.equ.ftz.f32	%p220, %f244, %f355;
	@%p220 bra 	BB17_392;
	bra.uni 	BB17_335;

BB17_392:
	sub.ftz.f32 	%f7048, %f361, %f360;
	bra.uni 	BB17_393;

BB17_473:
	sub.ftz.f32 	%f2600, %f246, %f252;
	sub.ftz.f32 	%f2601, %f245, %f251;
	sub.ftz.f32 	%f2602, %f244, %f250;
	abs.f32 	%f2603, %f2602;
	abs.f32 	%f2604, %f2601;
	abs.f32 	%f2605, %f2600;
	sub.ftz.f32 	%f2606, %f2605, %f246;
	sub.ftz.f32 	%f2607, %f2604, %f245;
	sub.ftz.f32 	%f2608, %f2603, %f244;
	fma.rn.ftz.f32 	%f7083, %f256, %f2608, %f244;
	fma.rn.ftz.f32 	%f7103, %f256, %f2607, %f245;
	fma.rn.ftz.f32 	%f7125, %f256, %f2606, %f246;
	bra.uni 	BB17_487;

BB17_321:
	setp.eq.s32	%p186, %r569, 8;
	mov.f32 	%f7083, %f2434;
	mov.f32 	%f7103, %f2435;
	mov.f32 	%f7125, %f2436;
	@%p186 bra 	BB17_322;
	bra.uni 	BB17_487;

BB17_322:
	mul.ftz.f32 	%f2589, %f252, %f256;
	mul.ftz.f32 	%f2590, %f251, %f256;
	mul.ftz.f32 	%f2591, %f250, %f256;
	max.f32 	%f7083, %f244, %f2591;
	max.f32 	%f7103, %f245, %f2590;
	max.f32 	%f7125, %f246, %f2589;
	bra.uni 	BB17_487;

BB17_351:
	mov.f32 	%f2441, 0f3F800000;
	sub.ftz.f32 	%f2442, %f252, 0f3F800000;
	sub.ftz.f32 	%f2443, %f251, 0f3F800000;
	sub.ftz.f32 	%f2444, %f250, 0f3F800000;
	sub.ftz.f32 	%f2445, %f2441, %f246;
	sub.ftz.f32 	%f2446, %f2441, %f245;
	sub.ftz.f32 	%f2447, %f2441, %f244;
	sub.ftz.f32 	%f2448, %f2441, %f256;
	mul.ftz.f32 	%f2449, %f2447, %f250;
	mul.ftz.f32 	%f2450, %f2446, %f251;
	mul.ftz.f32 	%f2451, %f2445, %f252;
	fma.rn.ftz.f32 	%f2452, %f2444, %f2447, 0f3F800000;
	mul.ftz.f32 	%f2453, %f244, %f2452;
	fma.rn.ftz.f32 	%f2454, %f2443, %f2446, 0f3F800000;
	mul.ftz.f32 	%f2455, %f245, %f2454;
	fma.rn.ftz.f32 	%f2456, %f2442, %f2445, 0f3F800000;
	mul.ftz.f32 	%f2457, %f246, %f2456;
	fma.rn.ftz.f32 	%f2458, %f2451, %f246, %f2457;
	mul.ftz.f32 	%f2459, %f256, %f2458;
	fma.rn.ftz.f32 	%f2460, %f2450, %f245, %f2455;
	mul.ftz.f32 	%f2461, %f256, %f2460;
	fma.rn.ftz.f32 	%f2462, %f2449, %f244, %f2453;
	mul.ftz.f32 	%f2463, %f256, %f2462;
	fma.rn.ftz.f32 	%f7083, %f2448, %f244, %f2463;
	fma.rn.ftz.f32 	%f7103, %f2448, %f245, %f2461;
	fma.rn.ftz.f32 	%f7125, %f2448, %f246, %f2459;
	bra.uni 	BB17_487;

BB17_348:
	setp.ne.s32	%p173, %r569, 18;
	mov.f32 	%f7083, %f2434;
	mov.f32 	%f7103, %f2435;
	mov.f32 	%f7125, %f2436;
	@%p173 bra 	BB17_487;

	cvt.sat.f32.f32	%f7083, %f244;
	cvt.sat.f32.f32	%f7103, %f245;
	cvt.sat.f32.f32	%f7125, %f246;
	bra.uni 	BB17_487;

BB17_1079:
	mov.f32 	%f5408, 0f40000000;
	sub.ftz.f32 	%f5409, %f5408, %f1838;
	add.ftz.f32 	%f5410, %f1838, 0fBF800000;
	fma.rn.ftz.f32 	%f5411, %f5409, %f1834, %f5410;
	fma.rn.ftz.f32 	%f5412, %f1838, 0f40000000, 0fBF800000;
	div.approx.ftz.f32 	%f7389, %f5411, %f5412;
	fma.rn.ftz.f32 	%f5413, %f5409, %f1835, %f5410;
	div.approx.ftz.f32 	%f7390, %f5413, %f5412;
	fma.rn.ftz.f32 	%f5414, %f5409, %f1836, %f5410;
	div.approx.ftz.f32 	%f7391, %f5414, %f5412;

BB17_1083:
	and.b32  	%r1178, %r533, 255;
	bfe.u32 	%r388, %r533, 8, 8;
	bfe.u32 	%r389, %r533, 16, 8;
	shr.u32 	%r390, %r533, 24;
	mul.wide.u32 	%rd817, %r1178, 4;
	add.s64 	%rd818, %rd1, %rd817;
	ld.local.f32 	%f1862, [%rd818];
	ld.local.f32 	%f1863, [%rd818+4];
	ld.local.f32 	%f1864, [%rd818+8];
	setp.ne.s32	%p737, %r389, 255;
	selp.u32	%r392, 1, 0, %p737;
	mov.f32 	%f7395, 0f00000000;
	mov.f32 	%f7394, %f7395;
	mov.f32 	%f7393, %f7395;
	mov.f32 	%f7392, %f7395;
	setp.leu.ftz.f32	%p738, %f7389, 0f00000000;
	@%p738 bra 	BB17_1085;

	// Callseq Start 397
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd89;
	.param .b32 param1;
	st.param.b32	[param1+0], %r532;
	.param .b32 param2;
	st.param.f32	[param2+0], %f1863;
	.param .b32 param3;
	st.param.f32	[param3+0], %f1864;
	.param .b32 param4;
	st.param.b32	[param4+0], %r390;
	.param .b32 param5;
	st.param.b32	[param5+0], %r392;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	svm_image_texture, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5
	);
	ld.param.v4.f32	{%f5434, %f5435, %f5436, %f5437}, [retval0+0];
	
	//{
	}// Callseq End 397
	fma.rn.ftz.f32 	%f7395, %f7389, %f5437, 0f00000000;
	fma.rn.ftz.f32 	%f7394, %f7389, %f5436, 0f00000000;
	fma.rn.ftz.f32 	%f7393, %f7389, %f5435, 0f00000000;
	fma.rn.ftz.f32 	%f7392, %f7389, %f5434, 0f00000000;

BB17_1085:
	setp.leu.ftz.f32	%p739, %f7390, 0f00000000;
	@%p739 bra 	BB17_1087;

	// Callseq Start 398
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd89;
	.param .b32 param1;
	st.param.b32	[param1+0], %r532;
	.param .b32 param2;
	st.param.f32	[param2+0], %f1862;
	.param .b32 param3;
	st.param.f32	[param3+0], %f1864;
	.param .b32 param4;
	st.param.b32	[param4+0], %r390;
	.param .b32 param5;
	st.param.b32	[param5+0], %r392;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	svm_image_texture, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5
	);
	ld.param.v4.f32	{%f5438, %f5439, %f5440, %f5441}, [retval0+0];
	
	//{
	}// Callseq End 398
	fma.rn.ftz.f32 	%f7393, %f7390, %f5439, %f7393;
	fma.rn.ftz.f32 	%f7392, %f7390, %f5438, %f7392;
	fma.rn.ftz.f32 	%f7394, %f7390, %f5440, %f7394;
	fma.rn.ftz.f32 	%f7395, %f7390, %f5441, %f7395;

BB17_1087:
	setp.leu.ftz.f32	%p740, %f7391, 0f00000000;
	@%p740 bra 	BB17_1089;

	// Callseq Start 399
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd89;
	.param .b32 param1;
	st.param.b32	[param1+0], %r532;
	.param .b32 param2;
	st.param.f32	[param2+0], %f1863;
	.param .b32 param3;
	st.param.f32	[param3+0], %f1862;
	.param .b32 param4;
	st.param.b32	[param4+0], %r390;
	.param .b32 param5;
	st.param.b32	[param5+0], %r392;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	svm_image_texture, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5
	);
	ld.param.v4.f32	{%f5442, %f5443, %f5444, %f5445}, [retval0+0];
	
	//{
	}// Callseq End 399
	fma.rn.ftz.f32 	%f7393, %f7391, %f5443, %f7393;
	fma.rn.ftz.f32 	%f7392, %f7391, %f5442, %f7392;
	fma.rn.ftz.f32 	%f7394, %f7391, %f5444, %f7394;
	fma.rn.ftz.f32 	%f7395, %f7391, %f5445, %f7395;

BB17_1089:
	setp.eq.s32	%p741, %r388, 255;
	@%p741 bra 	BB17_1091;

	mul.wide.u32 	%rd819, %r388, 4;
	add.s64 	%rd820, %rd1, %rd819;
	st.local.f32 	[%rd820], %f7392;
	st.local.f32 	[%rd820+4], %f7393;
	st.local.f32 	[%rd820+8], %f7394;

BB17_1091:
	setp.eq.s32	%p742, %r389, 255;
	mov.f32 	%f6353, %f1;
	mov.f32 	%f6440, %f6353;
	mov.f32 	%f6544, %f2;
	mov.f32 	%f6631, %f6544;
	mov.f32 	%f6736, %f4;
	mov.f32 	%f6823, %f6736;
	mov.f32 	%f6927, %f5;
	mov.f32 	%f7014, %f6927;
	mov.u32 	%r1686, %r7;
	mov.u32 	%r1808, %r1686;
	@%p742 bra 	BB17_1;

	mul.wide.u32 	%rd821, %r389, 4;
	add.s64 	%rd822, %rd1, %rd821;
	st.local.f32 	[%rd822], %f7395;
	bra.uni 	BB17_781;

BB17_216:
	mov.f32 	%f2158, 0f4591E3FC;
	div.approx.ftz.f32 	%f2159, %f2158, %f10;
	fma.rn.ftz.f32 	%f2160, %f10, 0f37EF9FF3, %f2159;
	add.ftz.f32 	%f7020, %f2160, 0f3E042C56;
	mov.f32 	%f2161, 0fC4B22EC1;
	div.approx.ftz.f32 	%f2162, %f2161, %f10;
	fma.rn.ftz.f32 	%f2163, %f10, 0fB8287F87, %f2162;
	add.ftz.f32 	%f7021, %f2163, 0f3FB852CE;
	fma.rn.ftz.f32 	%f2164, %f10, 0fADB2247D, 0f3440AAF4;
	fma.rn.ftz.f32 	%f2165, %f2164, %f10, 0fB9889C06;
	fma.rn.ftz.f32 	%f7022, %f2165, %f10, 0fBC6842EF;
	bra.uni 	BB17_223;

BB17_126:
	ld.global.v4.u32 	{%r1091, %r1092, %r1093, %r1094}, [%rd6+16];
	mov.b32 	 %f4940, %r1091;
	mov.b32 	 %f4941, %r1092;
	mov.b32 	 %f4942, %r1093;
	mov.b32 	 %f4943, %r1094;
	ld.global.v4.u32 	{%r1099, %r1100, %r1101, %r1102}, [%rd6+32];
	mov.b32 	 %f4944, %r1099;
	mov.b32 	 %f4945, %r1100;
	mov.b32 	 %f4946, %r1101;
	mov.b32 	 %f4947, %r1102;
	ld.global.v4.u32 	{%r1107, %r1108, %r1109, %r1110}, [%rd6+48];
	mov.b32 	 %f4948, %r1107;
	mov.b32 	 %f4949, %r1108;
	mov.b32 	 %f4950, %r1109;
	mov.b32 	 %f4951, %r1110;
	add.s32 	%r1810, %r2, 5;
	mul.ftz.f32 	%f4952, %f1657, %f4941;
	fma.rn.ftz.f32 	%f4953, %f1656, %f4940, %f4952;
	fma.rn.ftz.f32 	%f4954, %f6633, %f4942, %f4953;
	add.ftz.f32 	%f1659, %f4943, %f4954;
	mul.ftz.f32 	%f4955, %f1657, %f4945;
	fma.rn.ftz.f32 	%f4956, %f1656, %f4944, %f4955;
	fma.rn.ftz.f32 	%f4957, %f6633, %f4946, %f4956;
	add.ftz.f32 	%f1660, %f4947, %f4957;
	mul.ftz.f32 	%f4958, %f1657, %f4949;
	fma.rn.ftz.f32 	%f4959, %f1656, %f4948, %f4958;
	fma.rn.ftz.f32 	%f4960, %f6633, %f4950, %f4959;
	add.ftz.f32 	%f6633, %f4951, %f4960;
	mov.f32 	%f6441, %f1659;
	mov.f32 	%f6632, %f1660;
	bra.uni 	BB17_1002;

BB17_269:
	setp.equ.ftz.f32	%p154, %f2407, 0f40400000;
	@%p154 bra 	BB17_273;
	bra.uni 	BB17_270;

BB17_273:
	mov.f32 	%f7031, %f204;
	mov.f32 	%f7030, %f203;
	mov.f32 	%f7032, %f195;
	bra.uni 	BB17_278;

BB17_75:
	ld.local.f32 	%f3607, [%rd11];
	mul.ftz.f32 	%f3608, %f1166, %f1166;
	fma.rn.ftz.f32 	%f3609, %f7257, %f7257, %f3608;
	fma.rn.ftz.f32 	%f3610, %f3607, %f3607, %f3609;
	sqrt.approx.f32 	%f3611, %f3610;
	mov.f32 	%f3612, 0f3F800000;
	sub.ftz.f32 	%f3613, %f3612, %f3611;
	mov.f32 	%f3614, 0f00000000;
	max.f32 	%f1167, %f3613, %f3614;
	setp.eq.s32	%p444, %r180, 5;
	@%p444 bra 	BB17_695;
	bra.uni 	BB17_76;

BB17_695:
	mul.ftz.f32 	%f7257, %f1167, %f1167;
	bra.uni 	BB17_704;

BB17_880:
	sub.ftz.f32 	%f4268, %f4265, %f1432;
	mov.f32 	%f4269, 0f3F000000;
	div.approx.ftz.f32 	%f7302, %f4269, %f4268;

BB17_882:
	// Callseq Start 373
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f7303;
	.param .b32 param1;
	st.param.f32	[param1+0], %f7302;
	.param .b32 retval0;
	call.uni (retval0), 
	_Z3powff, 
	(
	param0, 
	param1
	);
	ld.param.f32	%f7303, [retval0+0];
	
	//{
	}// Callseq End 373

BB17_883:
	mov.f32 	%f4270, 0f3F800000;
	sub.ftz.f32 	%f7305, %f4270, %f7303;

BB17_888:
	bfe.u32 	%r963, %r534, 16, 8;
	mul.wide.u32 	%rd548, %r963, 4;
	add.s64 	%rd549, %rd1, %rd548;
	st.local.f32 	[%rd549], %f7305;
	bra.uni 	BB17_781;

BB17_1327:
	setp.eq.s32	%p907, %r484, 9;
	@%p907 bra 	BB17_1337;
	bra.uni 	BB17_1328;

BB17_1337:
	cvt.sat.f32.f32	%f6204, %f7418;
	st.global.f32 	[%rd73+-40], %f6204;
	st.global.f32 	[%rd73+-36], %f6204;
	mov.u32 	%r1536, 9;
	st.global.u32 	[%rd73+-48], %r1536;
	ld.global.u32 	%r1537, [%rd3+4];
	or.b32  	%r1538, %r1537, 12;
	st.global.u32 	[%rd3+4], %r1538;
	bra.uni 	BB17_1306;

BB17_475:
	sub.ftz.f32 	%f2624, %f2622, %f250;
	fma.rn.ftz.f32 	%f2625, %f574, %f2624, %f573;
	neg.ftz.f32 	%f2626, %f2625;
	sub.ftz.f32 	%f2627, %f2622, %f244;
	fma.rn.ftz.f32 	%f7065, %f2626, %f2627, 0f3F800000;

BB17_477:
	setp.ltu.ftz.f32	%p267, %f245, 0f3F000000;
	@%p267 bra 	BB17_479;
	bra.uni 	BB17_478;

BB17_479:
	fma.rn.ftz.f32 	%f2634, %f574, %f251, %f573;
	mul.rn.f32 	%f7066, %f245, %f2634;
	bra.uni 	BB17_480;

BB17_237:
	add.ftz.f32 	%f7027, %f2295, %f54;
	add.ftz.f32 	%f7028, %f2301, %f59;
	add.ftz.f32 	%f7029, %f2307, %f64;

BB17_239:
	setp.ne.s32	%p129, %r26, 2;
	@%p129 bra 	BB17_259;

	setp.eq.s32	%p130, %r29, 0;
	ld.global.u64 	%rd131, [%rd4+-232];
	ld.const.v4.f32 	{%f2310, %f2311, %f2312, %f2313}, [%rd131+624];
	ld.const.v4.f32 	{%f2314, %f2315, %f2316, %f2317}, [%rd131+608];
	ld.const.v4.f32 	{%f2318, %f2319, %f2320, %f2321}, [%rd131+592];
	mul.ftz.f32 	%f2322, %f7028, %f2319;
	fma.rn.ftz.f32 	%f2323, %f7027, %f2318, %f2322;
	fma.rn.ftz.f32 	%f78, %f7029, %f2320, %f2323;
	mul.ftz.f32 	%f2324, %f7028, %f2315;
	fma.rn.ftz.f32 	%f2325, %f7027, %f2314, %f2324;
	fma.rn.ftz.f32 	%f83, %f7029, %f2316, %f2325;
	mul.ftz.f32 	%f2326, %f7028, %f2311;
	fma.rn.ftz.f32 	%f2327, %f7027, %f2310, %f2326;
	fma.rn.ftz.f32 	%f88, %f7029, %f2312, %f2327;
	@%p130 bra 	BB17_242;
	bra.uni 	BB17_241;

BB17_242:
	mov.f32 	%f7029, %f88;
	mov.f32 	%f7028, %f83;
	mov.f32 	%f7027, %f78;
	bra.uni 	BB17_259;

BB17_241:
	add.ftz.f32 	%f7027, %f78, %f2321;
	add.ftz.f32 	%f7028, %f2317, %f83;
	add.ftz.f32 	%f7029, %f2313, %f88;

BB17_259:
	and.b32  	%r547, %r532, 255;
	setp.ne.s32	%p143, %r547, 2;
	@%p143 bra 	BB17_264;

	abs.f32 	%f2400, %f7027;
	setp.neu.ftz.f32	%p144, %f2400, 0f00000000;
	@%p144 bra 	BB17_263;

	abs.f32 	%f2401, %f7028;
	setp.neu.ftz.f32	%p145, %f2401, 0f00000000;
	@%p145 bra 	BB17_263;

	abs.f32 	%f2402, %f7029;
	setp.equ.ftz.f32	%p146, %f2402, 0f00000000;
	@%p146 bra 	BB17_264;

BB17_263:
	mul.ftz.f32 	%f2403, %f7028, %f7028;
	fma.rn.ftz.f32 	%f2404, %f7027, %f7027, %f2403;
	fma.rn.ftz.f32 	%f2405, %f7029, %f7029, %f2404;
	rsqrt.approx.ftz.f32 	%f2406, %f2405;
	mul.ftz.f32 	%f7029, %f7029, %f2406;
	mul.ftz.f32 	%f7028, %f7028, %f2406;
	mul.ftz.f32 	%f7027, %f7027, %f2406;

BB17_264:
	setp.eq.s32	%p147, %r27, 255;
	mov.f32 	%f6260, %f1;
	mov.f32 	%f6440, %f6260;
	mov.f32 	%f6451, %f2;
	mov.f32 	%f6631, %f6451;
	mov.f32 	%f6643, %f4;
	mov.f32 	%f6823, %f6643;
	mov.f32 	%f6834, %f5;
	mov.f32 	%f7014, %f6834;
	mov.u32 	%r1647, %r7;
	mov.u32 	%r1808, %r1647;
	@%p147 bra 	BB17_1;

	mul.wide.u32 	%rd140, %r27, 4;
	add.s64 	%rd141, %rd1, %rd140;
	st.local.f32 	[%rd141], %f7027;
	st.local.f32 	[%rd141+4], %f7028;
	st.local.f32 	[%rd141+8], %f7029;
	bra.uni 	BB17_781;

BB17_1258:
	mov.f32 	%f6003, 0f3F800000;
	sub.ftz.f32 	%f6004, %f6003, %f2086;
	mul.ftz.f32 	%f7420, %f7418, %f6004;
	st.global.f32 	[%rd44+-40], %f7420;
	div.approx.ftz.f32 	%f7421, %f7418, %f6004;

BB17_1260:
	st.global.f32 	[%rd44+-36], %f7421;
	mov.u32 	%r1382, 0;
	st.global.u32 	[%rd44+-32], %r1382;
	setp.eq.s32	%p863, %r484, 14;
	@%p863 bra 	BB17_1272;
	bra.uni 	BB17_1261;

BB17_1272:
	cvt.sat.f32.f32	%f6056, %f7420;
	st.global.f32 	[%rd44+-40], %f6056;
	cvt.sat.f32.f32	%f6057, %f7421;
	st.global.f32 	[%rd44+-36], %f6057;
	mov.u32 	%r1407, 14;
	st.global.u32 	[%rd44+-48], %r1407;
	ld.global.u32 	%r1408, [%rd3+4];
	or.b32  	%r1409, %r1408, 12;
	st.global.u32 	[%rd3+4], %r1409;
	bra.uni 	BB17_1306;

BB17_1227:
	setp.eq.s32	%p840, %r484, 21;
	mov.f32 	%f6400, %f1;
	mov.f32 	%f6440, %f6400;
	mov.f32 	%f6591, %f2;
	mov.f32 	%f6631, %f6591;
	mov.f32 	%f6783, %f4;
	mov.f32 	%f6823, %f6783;
	mov.f32 	%f6974, %f5;
	mov.f32 	%f7014, %f6974;
	mov.u32 	%r1713, %r492;
	mov.u32 	%r1808, %r1713;
	@%p840 bra 	BB17_1228;
	bra.uni 	BB17_1;

BB17_1228:
	ld.global.v4.f32 	{%f6216, %f6217, %f6218, %f6219}, [%rd3+5296];
	mul.ftz.f32 	%f2129, %f7414, %f6218;
	mul.ftz.f32 	%f2128, %f7414, %f6217;
	mul.ftz.f32 	%f2127, %f7414, %f6216;
	ld.global.v2.u32 	{%r1554, %r1555}, [%rd3+5280];
	add.s32 	%r1557, %r1555, %r1554;
	setp.gt.s32	%p916, %r1557, 63;
	mov.u64 	%rd1181, 0;
	mov.u64 	%rd1234, %rd1181;
	@%p916 bra 	BB17_1230;

	mul.wide.s32 	%rd1184, %r1554, 80;
	add.s64 	%rd1185, %rd96, %rd1184;
	add.s64 	%rd80, %rd1185, 224;
	mov.u32 	%r1558, 0;
	st.global.u32 	[%rd1185+240], %r1558;
	mov.b32 	 %r1559, %f2127;
	mov.b32 	 %r1560, %f2128;
	st.global.f32 	[%rd1185+232], %f2129;
	mov.b64	%rd1186, {%r1559, %r1560};
	st.global.u64 	[%rd1185+224], %rd1186;
	ld.global.u32 	%r1561, [%rd3+5280];
	add.s32 	%r1562, %r1561, 1;
	st.global.u32 	[%rd3+5280], %r1562;
	mov.u64 	%rd1234, %rd80;

BB17_1230:
	mov.u64 	%rd81, %rd1234;
	setp.eq.s64	%p917, %rd81, 0;
	mov.u64 	%rd1233, %rd1181;
	@%p917 bra 	BB17_1232;

	add.ftz.f32 	%f6223, %f2127, %f2128;
	add.ftz.f32 	%f6224, %f2129, %f6223;
	mul.ftz.f32 	%f6225, %f6224, 0f3EAAAAAB;
	abs.f32 	%f6226, %f6225;
	st.global.f32 	[%rd81+20], %f6226;
	setp.geu.ftz.f32	%p918, %f6226, 0f3727C5AC;
	selp.b64	%rd1233, %rd81, 0, %p918;

BB17_1232:
	setp.eq.s64	%p919, %rd1233, 0;
	mov.f32 	%f6433, %f1;
	mov.f32 	%f6440, %f6433;
	mov.f32 	%f6624, %f2;
	mov.f32 	%f6631, %f6624;
	mov.f32 	%f6816, %f4;
	mov.f32 	%f6823, %f6816;
	mov.f32 	%f7007, %f5;
	mov.f32 	%f7014, %f7007;
	mov.u32 	%r1746, %r492;
	mov.u32 	%r1808, %r1746;
	@%p919 bra 	BB17_1;

	mov.b32 	 %r1563, %f7415;
	mov.b32 	 %r1564, %f7416;
	st.global.f32 	[%rd1233+40], %f7417;
	mov.b64	%rd1188, {%r1563, %r1564};
	st.global.u64 	[%rd1233+32], %rd1188;
	mov.u32 	%r1565, 21;
	st.global.u32 	[%rd1233+16], %r1565;
	ld.global.u32 	%r1566, [%rd3+4];
	or.b32  	%r1567, %r1566, 12;
	st.global.u32 	[%rd3+4], %r1567;
	bra.uni 	BB17_1306;

BB17_1294:
	setp.eq.s32	%p888, %r484, 25;
	st.global.f32 	[%rd58+-32], %f7423;
	cvt.sat.f32.f32	%f6137, %f7418;
	st.global.f32 	[%rd58+-40], %f6137;
	st.global.f32 	[%rd58+-36], %f6137;
	@%p888 bra 	BB17_1296;
	bra.uni 	BB17_1295;

BB17_1296:
	mov.u32 	%r1453, 9;
	st.global.u32 	[%rd58+-48], %r1453;
	ld.global.u32 	%r1454, [%rd3+4];
	or.b32  	%r1455, %r1454, 12;
	st.global.u32 	[%rd3+4], %r1455;
	bra.uni 	BB17_1298;

BB17_1216:
	setp.eq.s32	%p844, %r484, 18;
	mov.f32 	%f6401, %f1;
	mov.f32 	%f6440, %f6401;
	mov.f32 	%f6592, %f2;
	mov.f32 	%f6631, %f6592;
	mov.f32 	%f6784, %f4;
	mov.f32 	%f6823, %f6784;
	mov.f32 	%f6975, %f5;
	mov.f32 	%f7014, %f6975;
	mov.u32 	%r1714, %r492;
	mov.u32 	%r1808, %r1714;
	@%p844 bra 	BB17_1217;
	bra.uni 	BB17_1;

BB17_1278:
	add.s32 	%r1587, %r1418, 1;
	st.global.u32 	[%rd3+5284], %r1587;
	cvt.s64.s32	%rd1094, %r504;
	mov.u64 	%rd1095, 64;
	sub.s64 	%rd1096, %rd1095, %rd1094;
	mul.lo.s64 	%rd1099, %rd1096, 80;
	add.s64 	%rd1100, %rd96, %rd1099;
	add.s64 	%rd1215, %rd1100, 224;

BB17_1280:
	setp.ne.s64	%p877, %rd1215, 0;
	setp.ne.s64	%p878, %rd1213, 0;
	and.pred  	%p879, %p878, %p877;
	mov.f32 	%f6414, %f1;
	mov.f32 	%f6440, %f6414;
	mov.f32 	%f6605, %f2;
	mov.f32 	%f6631, %f6605;
	mov.f32 	%f6797, %f4;
	mov.f32 	%f6823, %f6797;
	mov.f32 	%f6988, %f5;
	mov.f32 	%f7014, %f6988;
	mov.u32 	%r1727, %r492;
	mov.u32 	%r1808, %r1727;
	@!%p879 bra 	BB17_1;
	bra.uni 	BB17_1281;

BB17_1281:
	add.s64 	%rd53, %rd1213, 64;
	mov.b32 	 %r1421, %f7415;
	mov.b32 	 %r1422, %f7416;
	st.global.f32 	[%rd1213+72], %f7417;
	mov.b64	%rd1102, {%r1421, %r1422};
	st.global.u64 	[%rd1213+64], %rd1102;
	st.global.u64 	[%rd1213+40], %rd1215;
	mov.u32 	%r1423, 0;
	st.global.u32 	[%rd1213+56], %r1423;
	mov.b64	%rd1103, {%r1423, %r1423};
	st.global.u64 	[%rd1213+48], %rd1103;
	st.global.v2.f32 	[%rd1213+24], {%f7418, %f7418};
	mov.f32 	%f6069, 0f3727C5AC;
	max.f32 	%f7422, %f7419, %f6069;
	ld.global.u32 	%r1424, [%rd3+4];
	and.b32  	%r1425, %r1424, 1;
	setp.eq.b32	%p880, %r1425, 1;
	@!%p880 bra 	BB17_1283;
	bra.uni 	BB17_1282;

BB17_1282:
	rcp.approx.ftz.f32 	%f7422, %f7422;

BB17_1283:
	st.global.f32 	[%rd53+-32], %f7422;
	mul.wide.u32 	%rd1104, %r1326, 4;
	add.s64 	%rd1105, %rd1, %rd1104;
	add.s32 	%r1426, %r1326, 1;
	mul.wide.u32 	%rd1106, %r1426, 4;
	add.s64 	%rd1107, %rd1, %rd1106;
	add.s32 	%r1427, %r1326, 2;
	mul.wide.u32 	%rd1108, %r1427, 4;
	add.s64 	%rd1109, %rd1, %rd1108;
	ld.local.u32 	%r1428, [%rd1105];
	ld.local.u32 	%r1429, [%rd1107];
	ld.local.f32 	%f6070, [%rd1109];
	st.global.f32 	[%rd1215+8], %f6070;
	mov.b64	%rd1110, {%r1428, %r1429};
	st.global.u64 	[%rd1215], %rd1110;
	ld.global.f32 	%f6071, [%rd53+-40];
	mov.f32 	%f6072, 0f38D1B717;
	max.f32 	%f6073, %f6071, %f6072;
	mov.f32 	%f6074, 0f3F800000;
	min.f32 	%f6075, %f6073, %f6074;
	ld.global.f32 	%f6076, [%rd53+-32];
	st.global.v2.f32 	[%rd53+-40], {%f6075, %f6075};
	mov.f32 	%f6077, 0f00000000;
	max.f32 	%f6078, %f6077, %f6076;
	st.global.f32 	[%rd53+-32], %f6078;
	ld.global.u64 	%rd1111, [%rd53+-24];
	ld.global.v4.f32 	{%f6079, %f6080, %f6081, %f6082}, [%rd1111];
	mov.b32 	 %r1430, %f6080;
	cvt.sat.f32.f32	%f6086, %f6079;
	mov.b32 	 %r1431, %f6086;
	st.global.f32 	[%rd1111+8], %f6081;
	mov.b64	%rd1112, {%r1431, %r1430};
	st.global.u64 	[%rd1111], %rd1112;
	ld.global.u64 	%rd1113, [%rd53+-24];
	ld.global.v4.f32 	{%f6087, %f6088, %f6089, %f6090}, [%rd1113];
	mov.b32 	 %r1432, %f6087;
	cvt.sat.f32.f32	%f6094, %f6088;
	mov.b32 	 %r1433, %f6094;
	st.global.f32 	[%rd1113+8], %f6089;
	mov.b64	%rd1114, {%r1432, %r1433};
	st.global.u64 	[%rd1113], %rd1114;
	ld.global.u64 	%rd1115, [%rd53+-24];
	ld.global.v4.f32 	{%f6095, %f6096, %f6097, %f6098}, [%rd1115];
	mov.b32 	 %r1434, %f6096;
	mov.b32 	 %r1435, %f6095;
	cvt.sat.f32.f32	%f6102, %f6097;
	st.global.f32 	[%rd1115+8], %f6102;
	mov.b64	%rd1116, {%r1435, %r1434};
	st.global.u64 	[%rd1115], %rd1116;
	mov.u32 	%r1436, 27;
	st.global.u32 	[%rd53+-48], %r1436;
	ld.global.u32 	%r1437, [%rd3+4];
	or.b32  	%r1438, %r1437, 1036;
	st.global.u32 	[%rd3+4], %r1438;
	bra.uni 	BB17_1306;

BB17_814:
	setp.eq.s32	%p545, %r532, 5;
	@%p545 bra 	BB17_865;
	bra.uni 	BB17_815;

BB17_865:
	cos.approx.ftz.f32 	%f7297, %f1370;
	bra.uni 	BB17_872;

BB17_927:
	setp.equ.ftz.f32	%p640, %f4372, 0f40800000;
	@%p640 bra 	BB17_929;
	bra.uni 	BB17_928;

BB17_929:
	mov.f32 	%f7320, %f1515;
	mov.f32 	%f7319, %f1517;
	mov.f32 	%f7321, %f1510;
	bra.uni 	BB17_935;

BB17_478:
	sub.ftz.f32 	%f2630, %f2622, %f251;
	fma.rn.ftz.f32 	%f2631, %f574, %f2630, %f573;
	neg.ftz.f32 	%f2632, %f2631;
	sub.ftz.f32 	%f2633, %f2622, %f245;
	fma.rn.ftz.f32 	%f7066, %f2632, %f2633, 0f3F800000;

BB17_480:
	setp.ltu.ftz.f32	%p268, %f246, 0f3F000000;
	@%p268 bra 	BB17_482;
	bra.uni 	BB17_481;

BB17_482:
	fma.rn.ftz.f32 	%f2640, %f574, %f252, %f573;
	mul.rn.f32 	%f7067, %f246, %f2640;
	bra.uni 	BB17_483;

BB17_1261:
	setp.eq.s32	%p864, %r484, 12;
	@%p864 bra 	BB17_1271;
	bra.uni 	BB17_1262;

BB17_1271:
	cvt.sat.f32.f32	%f6054, %f7420;
	st.global.f32 	[%rd44+-40], %f6054;
	cvt.sat.f32.f32	%f6055, %f7421;
	st.global.f32 	[%rd44+-36], %f6055;
	mov.u32 	%r1404, 12;
	st.global.u32 	[%rd44+-48], %r1404;
	ld.global.u32 	%r1405, [%rd3+4];
	or.b32  	%r1406, %r1405, 12;
	st.global.u32 	[%rd3+4], %r1406;
	bra.uni 	BB17_1306;

BB17_481:
	sub.ftz.f32 	%f2636, %f2622, %f252;
	fma.rn.ftz.f32 	%f2637, %f574, %f2636, %f573;
	neg.ftz.f32 	%f2638, %f2637;
	sub.ftz.f32 	%f2639, %f2622, %f246;
	fma.rn.ftz.f32 	%f7067, %f2638, %f2639, 0f3F800000;

BB17_483:
	mov.f32 	%f7125, %f7067;
	mov.f32 	%f7083, %f7065;
	mov.f32 	%f7103, %f7066;
	bra.uni 	BB17_487;

BB17_1213:
	setp.eq.s32	%p847, %r484, 5;
	mov.f32 	%f6402, %f1;
	mov.f32 	%f6440, %f6402;
	mov.f32 	%f6593, %f2;
	mov.f32 	%f6631, %f6593;
	mov.f32 	%f6785, %f4;
	mov.f32 	%f6823, %f6785;
	mov.f32 	%f6976, %f5;
	mov.f32 	%f7014, %f6976;
	mov.u32 	%r1715, %r492;
	mov.u32 	%r1808, %r1715;
	@%p847 bra 	BB17_1217;
	bra.uni 	BB17_1;

BB17_1217:
	ld.global.v2.u32 	{%r1334, %r1335}, [%rd3+5280];
	ld.global.v4.f32 	{%f5930, %f5931, %f5932, %f5933}, [%rd3+5296];
	mul.ftz.f32 	%f2073, %f7414, %f5932;
	mul.ftz.f32 	%f2072, %f7414, %f5931;
	mul.ftz.f32 	%f2071, %f7414, %f5930;
	add.s32 	%r1337, %r1335, %r1334;
	setp.gt.s32	%p848, %r1337, 63;
	mov.u64 	%rd1030, 0;
	mov.u64 	%rd1204, %rd1030;
	@%p848 bra 	BB17_1219;

	mul.wide.s32 	%rd1033, %r1334, 80;
	add.s64 	%rd1034, %rd96, %rd1033;
	add.s64 	%rd31, %rd1034, 224;
	mov.u32 	%r1338, 0;
	st.global.u32 	[%rd1034+240], %r1338;
	mov.b32 	 %r1339, %f2071;
	mov.b32 	 %r1340, %f2072;
	st.global.f32 	[%rd1034+232], %f2073;
	mov.b64	%rd1035, {%r1339, %r1340};
	st.global.u64 	[%rd1034+224], %rd1035;
	ld.global.u32 	%r1341, [%rd3+5280];
	add.s32 	%r1342, %r1341, 1;
	st.global.u32 	[%rd3+5280], %r1342;
	mov.u64 	%rd1204, %rd31;

BB17_1219:
	mov.u64 	%rd32, %rd1204;
	setp.eq.s64	%p849, %rd32, 0;
	mov.u64 	%rd1203, %rd1030;
	@%p849 bra 	BB17_1221;

	add.ftz.f32 	%f5937, %f2071, %f2072;
	add.ftz.f32 	%f5938, %f2073, %f5937;
	mul.ftz.f32 	%f5939, %f5938, 0f3EAAAAAB;
	abs.f32 	%f5940, %f5939;
	st.global.f32 	[%rd32+20], %f5940;
	setp.geu.ftz.f32	%p850, %f5940, 0f3727C5AC;
	selp.b64	%rd1203, %rd32, 0, %p850;

BB17_1221:
	setp.eq.s64	%p851, %rd1203, 0;
	mov.f32 	%f6403, %f1;
	mov.f32 	%f6440, %f6403;
	mov.f32 	%f6594, %f2;
	mov.f32 	%f6631, %f6594;
	mov.f32 	%f6786, %f4;
	mov.f32 	%f6823, %f6786;
	mov.f32 	%f6977, %f5;
	mov.f32 	%f7014, %f6977;
	mov.u32 	%r1716, %r492;
	mov.u32 	%r1808, %r1716;
	@%p851 bra 	BB17_1;

	add.s64 	%rd35, %rd1203, 32;
	mov.b32 	 %r1343, %f7415;
	mov.b32 	 %r1344, %f7416;
	st.global.f32 	[%rd1203+40], %f7417;
	mov.b64	%rd1037, {%r1343, %r1344};
	st.global.u64 	[%rd1203+32], %rd1037;
	st.global.v2.f32 	[%rd1203+48], {%f7418, %f7419};
	cvt.sat.f32.f32	%f2074, %f7418;
	cvt.sat.f32.f32	%f2075, %f7419;
	setp.eq.s32	%p852, %r484, 5;
	@%p852 bra 	BB17_1243;
	bra.uni 	BB17_1223;

BB17_1243:
	mov.u32 	%r1348, 5;
	st.global.u32 	[%rd35+-16], %r1348;
	st.global.f32 	[%rd35+16], %f2074;
	st.global.f32 	[%rd35+20], %f2075;
	ld.global.u32 	%r1349, [%rd3+4];
	or.b32  	%r1350, %r1349, 12;
	st.global.u32 	[%rd3+4], %r1350;
	bra.uni 	BB17_1306;

BB17_1105:
	max.ftz.f32 	%f5492, %f1922, %f1921;
	min.ftz.f32 	%f5493, %f1922, %f1921;
	div.approx.ftz.f32 	%f5494, %f5493, %f5492;
	mul.rn.ftz.f32 	%f5495, %f5494, %f5494;
	mov.f32 	%f5496, 0fC0B59883;
	mov.f32 	%f5497, 0fBF52C7EA;
	fma.rn.ftz.f32 	%f5498, %f5495, %f5497, %f5496;
	mov.f32 	%f5499, 0fC0D21907;
	fma.rn.ftz.f32 	%f5500, %f5498, %f5495, %f5499;
	mul.ftz.f32 	%f5501, %f5495, %f5500;
	mul.ftz.f32 	%f5502, %f5494, %f5501;
	add.ftz.f32 	%f5503, %f5495, 0f41355DC0;
	mov.f32 	%f5504, 0f41E6BD60;
	fma.rn.ftz.f32 	%f5505, %f5503, %f5495, %f5504;
	mov.f32 	%f5506, 0f419D92C8;
	fma.rn.ftz.f32 	%f5507, %f5505, %f5495, %f5506;
	rcp.approx.ftz.f32 	%f5508, %f5507;
	fma.rn.ftz.f32 	%f5509, %f5502, %f5508, %f5494;
	mov.f32 	%f5510, 0f3FC90FDB;
	sub.ftz.f32 	%f5511, %f5510, %f5509;
	setp.gtu.ftz.f32	%p765, %f1922, %f1921;
	selp.f32	%f5512, %f5511, %f5509, %p765;
	mov.f32 	%f5513, 0f40490FDB;
	sub.ftz.f32 	%f5514, %f5513, %f5512;
	setp.lt.s32	%p766, %r401, 0;
	selp.f32	%f5515, %f5514, %f5512, %p766;
	mov.b32 	 %r1191, %f5515;
	or.b32  	%r1192, %r1191, %r402;
	mov.b32 	 %f5516, %r1192;
	add.ftz.f32 	%f5517, %f1921, %f1922;
	setp.gtu.ftz.f32	%p767, %f5517, 0f7F800000;
	selp.f32	%f7399, %f5517, %f5516, %p767;

BB17_1108:
	fma.rn.ftz.f32 	%f5518, %f7399, 0fBEA2F983, 0f3F800000;
	mul.ftz.f32 	%f7400, %f5518, 0f3F000000;

BB17_1109:
	div.approx.ftz.f32 	%f5519, %f1919, %f1920;
	mov.f32 	%f5520, 0fBF800000;
	max.f32 	%f5521, %f5519, %f5520;
	mov.f32 	%f5522, 0f3F800000;
	min.f32 	%f5523, %f5521, %f5522;
	abs.ftz.f32 	%f5524, %f5523;
	sub.ftz.f32 	%f5525, %f5522, %f5524;
	mul.ftz.f32 	%f5526, %f5525, 0f3F000000;
	sqrt.approx.ftz.f32 	%f5527, %f5526;
	setp.gtu.ftz.f32	%p768, %f5524, 0f3F11EB85;
	selp.f32	%f5528, %f5527, %f5524, %p768;
	mul.ftz.f32 	%f5529, %f5528, %f5528;
	mov.f32 	%f5530, 0f3C94D2E9;
	mov.f32 	%f5531, 0f3D53F941;
	fma.rn.ftz.f32 	%f5532, %f5531, %f5529, %f5530;
	mov.f32 	%f5533, 0f3D3F841F;
	fma.rn.ftz.f32 	%f5534, %f5532, %f5529, %f5533;
	mov.f32 	%f5535, 0f3D994929;
	fma.rn.ftz.f32 	%f5536, %f5534, %f5529, %f5535;
	mov.f32 	%f5537, 0f3E2AAB94;
	fma.rn.ftz.f32 	%f5538, %f5536, %f5529, %f5537;
	mul.ftz.f32 	%f5539, %f5529, %f5538;
	fma.rn.ftz.f32 	%f5540, %f5539, %f5528, %f5528;
	add.ftz.f32 	%f5541, %f5540, %f5540;
	mov.f32 	%f5542, 0f3FC90FDB;
	sub.ftz.f32 	%f5543, %f5542, %f5540;
	selp.f32	%f5544, %f5541, %f5543, %p768;
	setp.ltu.ftz.f32	%p769, %f5523, 0f00000000;
	mov.f32 	%f5545, 0f40490FDB;
	sub.ftz.f32 	%f5546, %f5545, %f5544;
	selp.f32	%f5547, %f5546, %f5544, %p769;
	fma.rn.ftz.f32 	%f7401, %f5547, 0fBEA2F983, 0f3F800000;

BB17_1110:
	mov.f32 	%f7403, %f7401;
	mov.f32 	%f7402, %f7400;
	bra.uni 	BB17_1111;

BB17_1096:
	max.ftz.f32 	%f5455, %f1906, %f1905;
	min.ftz.f32 	%f5456, %f1906, %f1905;
	div.approx.ftz.f32 	%f5457, %f5456, %f5455;
	mul.rn.ftz.f32 	%f5458, %f5457, %f5457;
	mov.f32 	%f5459, 0fC0B59883;
	mov.f32 	%f5460, 0fBF52C7EA;
	fma.rn.ftz.f32 	%f5461, %f5458, %f5460, %f5459;
	mov.f32 	%f5462, 0fC0D21907;
	fma.rn.ftz.f32 	%f5463, %f5461, %f5458, %f5462;
	mul.ftz.f32 	%f5464, %f5458, %f5463;
	mul.ftz.f32 	%f5465, %f5457, %f5464;
	add.ftz.f32 	%f5466, %f5458, 0f41355DC0;
	mov.f32 	%f5467, 0f41E6BD60;
	fma.rn.ftz.f32 	%f5468, %f5466, %f5458, %f5467;
	mov.f32 	%f5469, 0f419D92C8;
	fma.rn.ftz.f32 	%f5470, %f5468, %f5458, %f5469;
	rcp.approx.ftz.f32 	%f5471, %f5470;
	fma.rn.ftz.f32 	%f5472, %f5465, %f5471, %f5457;
	mov.f32 	%f5473, 0f3FC90FDB;
	sub.ftz.f32 	%f5474, %f5473, %f5472;
	setp.gtu.ftz.f32	%p752, %f1906, %f1905;
	selp.f32	%f5475, %f5474, %f5472, %p752;
	mov.f32 	%f5476, 0f40490FDB;
	sub.ftz.f32 	%f5477, %f5476, %f5475;
	setp.lt.s32	%p753, %r399, 0;
	selp.f32	%f5478, %f5477, %f5475, %p753;
	mov.b32 	 %r1181, %f5478;
	or.b32  	%r1182, %r1181, %r400;
	mov.b32 	 %f5479, %r1182;
	add.ftz.f32 	%f5480, %f1905, %f1906;
	setp.gtu.ftz.f32	%p754, %f5480, 0f7F800000;
	selp.f32	%f7396, %f5480, %f5479, %p754;

BB17_1099:
	fma.rn.ftz.f32 	%f5481, %f7396, 0fBEA2F983, 0f3F800000;
	mul.ftz.f32 	%f7397, %f5481, 0f3F000000;
	add.ftz.f32 	%f5482, %f1901, 0f3F800000;
	mul.ftz.f32 	%f7398, %f5482, 0f3F000000;

BB17_1100:
	mov.f32 	%f7403, %f7398;
	mov.f32 	%f7402, %f7397;

BB17_1111:
	shr.u32 	%r1200, %r533, 24;
	setp.ne.s32	%p770, %r397, 255;
	selp.u32	%r1201, 1, 0, %p770;
	// Callseq Start 400
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd89;
	.param .b32 param1;
	st.param.b32	[param1+0], %r532;
	.param .b32 param2;
	st.param.f32	[param2+0], %f7402;
	.param .b32 param3;
	st.param.f32	[param3+0], %f7403;
	.param .b32 param4;
	st.param.b32	[param4+0], %r1200;
	.param .b32 param5;
	st.param.b32	[param5+0], %r1201;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	svm_image_texture, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5
	);
	ld.param.v4.f32	{%f1936, %f1937, %f1938, %f1939}, [retval0+0];
	
	//{
	}// Callseq End 400
	setp.eq.s32	%p771, %r396, 255;
	@%p771 bra 	BB17_1113;

	mul.wide.u32 	%rd825, %r396, 4;
	add.s64 	%rd826, %rd1, %rd825;
	st.local.f32 	[%rd826], %f1936;
	st.local.f32 	[%rd826+4], %f1937;
	st.local.f32 	[%rd826+8], %f1938;

BB17_1113:
	setp.eq.s32	%p772, %r397, 255;
	mov.f32 	%f6355, %f1;
	mov.f32 	%f6440, %f6355;
	mov.f32 	%f6546, %f2;
	mov.f32 	%f6631, %f6546;
	mov.f32 	%f6738, %f4;
	mov.f32 	%f6823, %f6738;
	mov.f32 	%f6929, %f5;
	mov.f32 	%f7014, %f6929;
	mov.u32 	%r1688, %r7;
	mov.u32 	%r1808, %r1688;
	@%p772 bra 	BB17_1;

	mul.wide.u32 	%rd827, %r397, 4;
	add.s64 	%rd828, %rd1, %rd827;
	st.local.f32 	[%rd828], %f1939;
	bra.uni 	BB17_781;

BB17_109:
	mov.f32 	%f7290, 0f00000000;
	mov.f32 	%f4112, %f7290;
	mov.f32 	%f4111, %f7290;
	mov.f32 	%f4110, %f7290;
	setp.ne.s32	%p534, %r532, 5;
	mov.f32 	%f7287, %f4110;
	mov.f32 	%f7288, %f4111;
	mov.f32 	%f7289, %f4112;
	@%p534 bra 	BB17_805;

	mul.ftz.f32 	%f4114, %f1328, %f1328;
	fma.rn.ftz.f32 	%f4115, %f1327, %f1327, %f4114;
	fma.rn.ftz.f32 	%f4116, %f1329, %f1329, %f4115;
	sqrt.approx.f32 	%f7290, %f4116;
	setp.equ.ftz.f32	%p535, %f7290, 0f00000000;
	mov.f32 	%f7287, %f1330;
	mov.f32 	%f7288, %f1331;
	mov.f32 	%f7289, %f1332;
	@%p535 bra 	BB17_805;

	div.approx.ftz.f32 	%f7287, %f1327, %f7290;
	div.approx.ftz.f32 	%f7288, %f1328, %f7290;
	div.approx.ftz.f32 	%f7289, %f1329, %f7290;

BB17_805:
	ld.global.v4.u32 	{%r920, %r921, %r922, %r923}, [%rd6+16];
	setp.eq.s32	%p538, %r921, 255;
	@%p538 bra 	BB17_807;

	mul.wide.u32 	%rd530, %r921, 4;
	add.s64 	%rd531, %rd1, %rd530;
	st.local.f32 	[%rd531], %f7290;

BB17_807:
	add.s32 	%r1808, %r2, 2;
	setp.eq.s32	%p539, %r922, 255;
	mov.f32 	%f6322, %f1;
	mov.f32 	%f6440, %f6322;
	mov.f32 	%f6513, %f2;
	mov.f32 	%f6631, %f6513;
	mov.f32 	%f6705, %f4;
	mov.f32 	%f6823, %f6705;
	mov.f32 	%f6896, %f5;
	mov.f32 	%f7014, %f6896;
	@%p539 bra 	BB17_1;

	mul.wide.u32 	%rd532, %r922, 4;
	add.s64 	%rd533, %rd1, %rd532;
	st.local.f32 	[%rd533], %f7287;
	add.s32 	%r924, %r922, 1;
	mul.wide.u32 	%rd534, %r924, 4;
	add.s64 	%rd535, %rd1, %rd534;
	st.local.f32 	[%rd535], %f7288;
	add.s32 	%r925, %r922, 2;
	mul.wide.u32 	%rd536, %r925, 4;
	add.s64 	%rd537, %rd1, %rd536;
	st.local.f32 	[%rd537], %f7289;

BB17_294:
	mov.f32 	%f6440, %f1;
	mov.f32 	%f6631, %f2;
	mov.f32 	%f6823, %f4;
	mov.f32 	%f7014, %f5;
	bra.uni 	BB17_1;

BB17_1317:
	st.global.f32 	[%rd68+-32], %f7425;
	cvt.sat.f32.f32	%f6157, %f7418;
	st.global.f32 	[%rd68+-40], %f6157;
	st.global.f32 	[%rd68+-36], %f6157;
	setp.eq.s32	%p901, %r484, 23;
	@%p901 bra 	BB17_1319;
	bra.uni 	BB17_1318;

BB17_1319:
	mov.u32 	%r1495, 23;
	st.global.u32 	[%rd68+-48], %r1495;
	ld.global.u32 	%r1496, [%rd3+4];
	or.b32  	%r1497, %r1496, 12;
	st.global.u32 	[%rd3+4], %r1497;
	bra.uni 	BB17_1306;

BB17_218:
	mov.f32 	%f2166, 0f458055B7;
	div.approx.ftz.f32 	%f2167, %f2166, %f10;
	fma.rn.ftz.f32 	%f2168, %f10, 0fB8B4C396, %f2167;
	add.ftz.f32 	%f7020, %f2168, 0f3F243459;
	mov.f32 	%f2169, 0fC4989827;
	div.approx.ftz.f32 	%f2170, %f2169, %f10;
	fma.rn.ftz.f32 	%f2171, %f10, 0f37D6F449, %f2170;
	add.ftz.f32 	%f7021, %f2171, 0f3F9A907B;
	mov.f32 	%f7022, 0f00000000;
	bra.uni 	BB17_223;

BB17_697:
	setp.equ.ftz.f32	%p449, %f1170, 0f7F800000;
	setp.equ.ftz.f32	%p450, %f1171, 0f7F800000;
	and.pred  	%p451, %p449, %p450;
	@%p451 bra 	BB17_699;
	bra.uni 	BB17_698;

BB17_699:
	shr.s32 	%r725, %r183, 31;
	and.b32  	%r726, %r725, 13483017;
	add.s32 	%r727, %r726, 1061752795;
	or.b32  	%r728, %r727, %r184;
	mov.b32 	 %f1173, %r728;
	fma.rn.ftz.f32 	%f7257, %f1173, 0f3E22F983, 0f3F000000;
	bra.uni 	BB17_704;

BB17_270:
	setp.equ.ftz.f32	%p155, %f2407, 0f40800000;
	@%p155 bra 	BB17_272;
	bra.uni 	BB17_271;

BB17_272:
	mov.f32 	%f7031, %f203;
	mov.f32 	%f7030, %f205;
	mov.f32 	%f7032, %f195;
	bra.uni 	BB17_278;

BB17_76:
	setp.eq.s32	%p445, %r180, 6;
	selp.f32	%f7257, %f1167, 0f00000000, %p445;
	bra.uni 	BB17_704;

BB17_1328:
	setp.eq.s32	%p908, %r484, 8;
	@%p908 bra 	BB17_1336;
	bra.uni 	BB17_1329;

BB17_1336:
	cvt.sat.f32.f32	%f6203, %f7418;
	st.global.f32 	[%rd73+-40], %f6203;
	st.global.f32 	[%rd73+-36], %f6203;
	mov.u32 	%r1533, 8;
	st.global.u32 	[%rd73+-48], %r1533;
	ld.global.u32 	%r1534, [%rd3+4];
	or.b32  	%r1535, %r1534, 12;
	st.global.u32 	[%rd3+4], %r1535;
	bra.uni 	BB17_1306;

BB17_373:
	setp.equ.ftz.f32	%p209, %f245, %f312;
	@%p209 bra 	BB17_375;
	bra.uni 	BB17_374;

BB17_375:
	add.ftz.f32 	%f2500, %f316, 0f40000000;
	sub.ftz.f32 	%f7044, %f2500, %f318;
	bra.uni 	BB17_377;

BB17_1295:
	mov.u32 	%r1450, 8;
	st.global.u32 	[%rd58+-48], %r1450;
	ld.global.u32 	%r1451, [%rd3+4];
	or.b32  	%r1452, %r1451, 12;
	st.global.u32 	[%rd3+4], %r1452;

BB17_1298:
	mov.f32 	%f6138, 0f3F800000;
	sub.ftz.f32 	%f6139, %f6138, %f7424;
	mul.ftz.f32 	%f2113, %f2100, %f6139;
	mul.ftz.f32 	%f2112, %f2099, %f6139;
	mul.ftz.f32 	%f2114, %f2101, %f6139;
	ld.global.u32 	%r506, [%rd3+5280];
	ld.global.u32 	%r1460, [%rd3+5284];
	add.s32 	%r1461, %r1460, %r506;
	setp.gt.s32	%p889, %r1461, 63;
	mov.u64 	%rd1126, 0;
	mov.u64 	%rd1221, %rd1126;
	@%p889 bra 	BB17_1300;

	mul.wide.s32 	%rd1129, %r506, 80;
	add.s64 	%rd1130, %rd96, %rd1129;
	add.s64 	%rd59, %rd1130, 224;
	mov.u32 	%r1462, 0;
	st.global.u32 	[%rd1130+240], %r1462;
	mov.b32 	 %r1463, %f2112;
	mov.b32 	 %r1464, %f2113;
	st.global.f32 	[%rd1130+232], %f2114;
	mov.b64	%rd1131, {%r1463, %r1464};
	st.global.u64 	[%rd1130+224], %rd1131;
	ld.global.u32 	%r1465, [%rd3+5280];
	add.s32 	%r1466, %r1465, 1;
	st.global.u32 	[%rd3+5280], %r1466;
	mov.u64 	%rd1221, %rd59;

BB17_1300:
	mov.u64 	%rd60, %rd1221;
	setp.eq.s64	%p890, %rd60, 0;
	mov.u64 	%rd1220, %rd1126;
	@%p890 bra 	BB17_1302;

	add.ftz.f32 	%f6140, %f2112, %f2113;
	add.ftz.f32 	%f6141, %f2114, %f6140;
	mul.ftz.f32 	%f6142, %f6141, 0f3EAAAAAB;
	abs.f32 	%f6143, %f6142;
	st.global.f32 	[%rd60+20], %f6143;
	setp.geu.ftz.f32	%p891, %f6143, 0f3727C5AC;
	selp.b64	%rd1220, %rd60, 0, %p891;

BB17_1302:
	setp.eq.s64	%p892, %rd1220, 0;
	mov.f32 	%f6416, %f1;
	mov.f32 	%f6440, %f6416;
	mov.f32 	%f6607, %f2;
	mov.f32 	%f6631, %f6607;
	mov.f32 	%f6799, %f4;
	mov.f32 	%f6823, %f6799;
	mov.f32 	%f6990, %f5;
	mov.f32 	%f7014, %f6990;
	mov.u32 	%r1729, %r492;
	mov.u32 	%r1808, %r1729;
	@%p892 bra 	BB17_1;

	add.s64 	%rd63, %rd1220, 64;
	mov.b32 	 %r1467, %f7415;
	mov.b32 	 %r1468, %f7416;
	st.global.f32 	[%rd1220+72], %f7417;
	mov.b64	%rd1133, {%r1467, %r1468};
	st.global.u64 	[%rd1220+64], %rd1133;
	mov.u64 	%rd1134, 0;
	st.global.u64 	[%rd1220+40], %rd1134;
	setp.eq.s32	%p893, %r484, 28;
	@%p893 bra 	BB17_1308;
	bra.uni 	BB17_1304;

BB17_1308:
	mov.u32 	%r1475, 0;
	st.global.u32 	[%rd63+-36], %r1475;
	st.global.u32 	[%rd63+-40], %r1475;
	st.global.f32 	[%rd63+-32], %f7423;
	mov.u32 	%r1476, 22;
	st.global.u32 	[%rd63+-48], %r1476;
	ld.global.u32 	%r1477, [%rd3+4];
	or.b32  	%r1478, %r1477, 4;
	st.global.u32 	[%rd3+4], %r1478;
	bra.uni 	BB17_1306;

BB17_1304:
	setp.eq.s32	%p894, %r484, 25;
	st.global.f32 	[%rd63+-32], %f7423;
	cvt.sat.f32.f32	%f6144, %f7418;
	st.global.f32 	[%rd63+-40], %f6144;
	st.global.f32 	[%rd63+-36], %f6144;
	@%p894 bra 	BB17_1307;
	bra.uni 	BB17_1305;

BB17_1307:
	mov.u32 	%r1472, 23;
	st.global.u32 	[%rd63+-48], %r1472;
	ld.global.u32 	%r1473, [%rd3+4];
	or.b32  	%r1474, %r1473, 12;
	st.global.u32 	[%rd3+4], %r1474;
	bra.uni 	BB17_1306;

BB17_815:
	setp.eq.s32	%p546, %r532, 6;
	@%p546 bra 	BB17_864;
	bra.uni 	BB17_816;

BB17_864:
	sin.approx.ftz.f32 	%f4246, %f1370;
	cos.approx.ftz.f32 	%f4247, %f1370;
	div.approx.ftz.f32 	%f7297, %f4246, %f4247;
	bra.uni 	BB17_872;

BB17_928:
	mov.f32 	%f7321, %f1516;
	mov.f32 	%f7320, %f1515;
	bra.uni 	BB17_934;

BB17_1262:
	setp.eq.s32	%p865, %r484, 13;
	@%p865 bra 	BB17_1264;
	bra.uni 	BB17_1263;

BB17_1264:
	ld.global.u32 	%r1386, [%rd3+5284];
	add.s32 	%r497, %r1386, 1;
	ld.global.u32 	%r498, [%rd3+5280];
	add.s32 	%r1387, %r497, %r498;
	setp.gt.s32	%p866, %r1387, 64;
	@%p866 bra 	BB17_1266;
	bra.uni 	BB17_1265;

BB17_1266:
	add.s32 	%r1388, %r498, -1;
	st.global.u32 	[%rd3+5280], %r1388;
	add.s32 	%r1586, %r1386, 1;
	st.global.u32 	[%rd3+5284], %r1586;
	bra.uni 	BB17_1267;

BB17_1305:
	mov.u32 	%r1469, 24;
	st.global.u32 	[%rd63+-48], %r1469;
	ld.global.u32 	%r1470, [%rd3+4];
	or.b32  	%r1471, %r1470, 12;
	st.global.u32 	[%rd3+4], %r1471;
	bra.uni 	BB17_1306;

BB17_1318:
	mov.u32 	%r1492, 24;
	st.global.u32 	[%rd68+-48], %r1492;
	ld.global.u32 	%r1493, [%rd3+4];
	or.b32  	%r1494, %r1493, 12;
	st.global.u32 	[%rd3+4], %r1494;
	bra.uni 	BB17_1306;

BB17_414:
	setp.equ.ftz.f32	%p235, %f251, %f402;
	@%p235 bra 	BB17_416;
	bra.uni 	BB17_415;

BB17_416:
	add.ftz.f32 	%f2558, %f404, 0f40000000;
	sub.ftz.f32 	%f7053, %f2558, %f406;
	bra.uni 	BB17_418;

BB17_439:
	setp.gtu.ftz.f32	%p247, %f460, 0f3F800000;
	@%p247 bra 	BB17_441;
	bra.uni 	BB17_440;

BB17_441:
	mov.f32 	%f7059, 0f3F800000;
	bra.uni 	BB17_443;

BB17_445:
	setp.gtu.ftz.f32	%p250, %f477, 0f3F800000;
	@%p250 bra 	BB17_447;
	bra.uni 	BB17_446;

BB17_447:
	mov.f32 	%f7063, 0f3F800000;
	bra.uni 	BB17_449;

BB17_220:
	mov.f32 	%f2172, 0f45531A2E;
	div.approx.ftz.f32 	%f2173, %f2172, %f10;
	fma.rn.ftz.f32 	%f2174, %f10, 0fB9E3D891, %f2173;
	add.ftz.f32 	%f7020, %f2174, 0f3FD2FFDB;
	mov.f32 	%f2175, 0fC47B0183;
	div.approx.ftz.f32 	%f2176, %f2175, %f10;
	fma.rn.ftz.f32 	%f2177, %f10, 0f3907771F, %f2176;
	add.ftz.f32 	%f7021, %f2177, 0f3F687E96;
	mov.f32 	%f7022, 0f00000000;

BB17_223:
	mul.wide.u32 	%rd105, %r533, 4;
	add.s64 	%rd106, %rd1, %rd105;
	st.local.f32 	[%rd106], %f7020;
	add.s32 	%r538, %r533, 1;
	mul.wide.u32 	%rd107, %r538, 4;
	add.s64 	%rd108, %rd1, %rd107;
	st.local.f32 	[%rd108], %f7021;
	add.s32 	%r539, %r533, 2;
	mul.wide.u32 	%rd109, %r539, 4;
	add.s64 	%rd110, %rd1, %rd109;
	st.local.f32 	[%rd110], %f7022;
	bra.uni 	BB17_781;

BB17_452:
	setp.gtu.ftz.f32	%p253, %f494, 0f3F800000;
	@%p253 bra 	BB17_454;
	bra.uni 	BB17_453;

BB17_454:
	mov.f32 	%f7083, %f7062;
	mov.f32 	%f7103, %f7063;
	mov.f32 	%f7125, %f2579;
	bra.uni 	BB17_487;

BB17_698:
	max.ftz.f32 	%f3615, %f1171, %f1170;
	min.ftz.f32 	%f3616, %f1171, %f1170;
	div.approx.ftz.f32 	%f3617, %f3616, %f3615;
	mul.rn.ftz.f32 	%f3618, %f3617, %f3617;
	mov.f32 	%f3619, 0fC0B59883;
	mov.f32 	%f3620, 0fBF52C7EA;
	fma.rn.ftz.f32 	%f3621, %f3618, %f3620, %f3619;
	mov.f32 	%f3622, 0fC0D21907;
	fma.rn.ftz.f32 	%f3623, %f3621, %f3618, %f3622;
	mul.ftz.f32 	%f3624, %f3618, %f3623;
	mul.ftz.f32 	%f3625, %f3617, %f3624;
	add.ftz.f32 	%f3626, %f3618, 0f41355DC0;
	mov.f32 	%f3627, 0f41E6BD60;
	fma.rn.ftz.f32 	%f3628, %f3626, %f3618, %f3627;
	mov.f32 	%f3629, 0f419D92C8;
	fma.rn.ftz.f32 	%f3630, %f3628, %f3618, %f3629;
	rcp.approx.ftz.f32 	%f3631, %f3630;
	fma.rn.ftz.f32 	%f3632, %f3625, %f3631, %f3617;
	mov.f32 	%f3633, 0f3FC90FDB;
	sub.ftz.f32 	%f3634, %f3633, %f3632;
	setp.gtu.ftz.f32	%p452, %f1171, %f1170;
	selp.f32	%f3635, %f3634, %f3632, %p452;
	mov.f32 	%f3636, 0f40490FDB;
	sub.ftz.f32 	%f3637, %f3636, %f3635;
	setp.lt.s32	%p453, %r183, 0;
	selp.f32	%f3638, %f3637, %f3635, %p453;
	mov.b32 	 %r723, %f3638;
	or.b32  	%r724, %r723, %r184;
	mov.b32 	 %f3639, %r724;
	add.ftz.f32 	%f3640, %f1170, %f1171;
	setp.gtu.ftz.f32	%p454, %f3640, 0f7F800000;
	selp.f32	%f1172, %f3640, %f3639, %p454;
	fma.rn.ftz.f32 	%f7257, %f1172, 0f3E22F983, 0f3F000000;

BB17_704:
	cvt.sat.f32.f32	%f1181, %f7257;
	setp.eq.s32	%p455, %r181, 255;
	@%p455 bra 	BB17_706;

	mul.wide.u32 	%rd353, %r181, 4;
	add.s64 	%rd354, %rd1, %rd353;
	st.local.f32 	[%rd354], %f1181;

BB17_706:
	setp.eq.s32	%p456, %r182, 255;
	mov.f32 	%f6295, %f1;
	mov.f32 	%f6440, %f6295;
	mov.f32 	%f6486, %f2;
	mov.f32 	%f6631, %f6486;
	mov.f32 	%f6678, %f4;
	mov.f32 	%f6823, %f6678;
	mov.f32 	%f6869, %f5;
	mov.f32 	%f7014, %f6869;
	mov.u32 	%r1657, %r7;
	mov.u32 	%r1808, %r1657;
	@%p456 bra 	BB17_1;

	mul.wide.u32 	%rd355, %r182, 4;
	add.s64 	%rd356, %rd1, %rd355;
	st.local.f32 	[%rd356], %f1181;
	st.local.f32 	[%rd356+4], %f1181;
	st.local.f32 	[%rd356+8], %f1181;
	bra.uni 	BB17_781;

BB17_271:
	mov.f32 	%f7032, %f204;
	mov.f32 	%f7031, %f203;
	bra.uni 	BB17_277;

BB17_1329:
	setp.eq.s32	%p909, %r484, 10;
	@%p909 bra 	BB17_1331;
	bra.uni 	BB17_1330;

BB17_1331:
	ld.global.u32 	%r1517, [%rd3+5284];
	add.s32 	%r509, %r1517, 1;
	ld.global.u32 	%r510, [%rd3+5280];
	add.s32 	%r1518, %r509, %r510;
	setp.gt.s32	%p910, %r1518, 64;
	@%p910 bra 	BB17_1333;
	bra.uni 	BB17_1332;

BB17_1333:
	add.s32 	%r1519, %r510, -1;
	st.global.u32 	[%rd3+5280], %r1519;
	add.s32 	%r1590, %r1517, 1;
	st.global.u32 	[%rd3+5284], %r1590;
	bra.uni 	BB17_1334;

BB17_344:
	setp.equ.ftz.f32	%p197, %f251, %f266;
	@%p197 bra 	BB17_352;
	bra.uni 	BB17_345;

BB17_352:
	add.ftz.f32 	%f2473, %f270, 0f40000000;
	sub.ftz.f32 	%f7037, %f2473, %f272;
	bra.uni 	BB17_354;

BB17_374:
	add.ftz.f32 	%f2499, %f317, 0f40800000;
	sub.ftz.f32 	%f7044, %f2499, %f316;

BB17_377:
	mul.ftz.f32 	%f2501, %f7044, 0f3E2AAAAB;
	setp.ltu.ftz.f32	%p210, %f2501, 0f00000000;
	add.ftz.f32 	%f2502, %f2501, 0f3F800000;
	selp.f32	%f7046, %f2502, %f2501, %p210;

BB17_378:
	mov.f32 	%f2503, 0f3F800000;
	sub.ftz.f32 	%f2504, %f2503, %f256;
	max.f32 	%f2505, %f251, %f252;
	max.f32 	%f2506, %f250, %f2505;
	mul.ftz.f32 	%f2507, %f256, %f2506;
	fma.rn.ftz.f32 	%f329, %f2504, %f312, %f2507;
	setp.neu.ftz.f32	%p211, %f315, 0f00000000;
	@%p211 bra 	BB17_380;
	bra.uni 	BB17_379;

BB17_380:
	setp.equ.ftz.f32	%p212, %f7046, 0f3F800000;
	selp.f32	%f2510, 0f00000000, %f7046, %p212;
	mov.f32 	%f2511, 0f40C00000;
	mul.rn.f32 	%f2509, %f2510, %f2511;
	// inline asm
	cvt.rmi.f32.f32 	%f2508, %f2509;
	// inline asm
	sub.ftz.f32 	%f2512, %f2509, %f2508;
	sub.ftz.f32 	%f2514, %f2503, %f315;
	mul.ftz.f32 	%f334, %f2514, %f329;
	neg.ftz.f32 	%f2515, %f315;
	fma.rn.ftz.f32 	%f2516, %f2515, %f2512, 0f3F800000;
	mul.ftz.f32 	%f335, %f329, %f2516;
	sub.ftz.f32 	%f2517, %f2503, %f2512;
	fma.rn.ftz.f32 	%f2518, %f2515, %f2517, 0f3F800000;
	mul.ftz.f32 	%f336, %f329, %f2518;
	setp.equ.ftz.f32	%p213, %f2508, 0f00000000;
	@%p213 bra 	BB17_390;
	bra.uni 	BB17_381;

BB17_390:
	mov.f32 	%f7125, %f334;
	mov.f32 	%f7103, %f336;
	mov.f32 	%f7083, %f329;
	bra.uni 	BB17_487;

BB17_379:
	mov.f32 	%f7125, %f329;
	mov.f32 	%f7103, %f329;
	mov.f32 	%f7083, %f329;
	bra.uni 	BB17_487;

BB17_381:
	setp.equ.ftz.f32	%p214, %f2508, 0f3F800000;
	@%p214 bra 	BB17_389;
	bra.uni 	BB17_382;

BB17_389:
	mov.f32 	%f7125, %f334;
	mov.f32 	%f7103, %f329;
	mov.f32 	%f7083, %f335;
	bra.uni 	BB17_487;

BB17_816:
	setp.eq.s32	%p547, %r532, 7;
	@%p547 bra 	BB17_863;
	bra.uni 	BB17_817;

BB17_863:
	mov.f32 	%f4220, 0fBF800000;
	max.f32 	%f4221, %f1370, %f4220;
	mov.f32 	%f4222, 0f3F800000;
	min.f32 	%f4223, %f4221, %f4222;
	abs.ftz.f32 	%f4224, %f4223;
	sub.ftz.f32 	%f4225, %f4222, %f4224;
	mul.ftz.f32 	%f4226, %f4225, 0f3F000000;
	sqrt.approx.ftz.f32 	%f4227, %f4226;
	setp.gtu.ftz.f32	%p597, %f4224, 0f3F11EB85;
	selp.f32	%f4228, %f4227, %f4224, %p597;
	mul.ftz.f32 	%f4229, %f4228, %f4228;
	mov.f32 	%f4230, 0f3C94D2E9;
	mov.f32 	%f4231, 0f3D53F941;
	fma.rn.ftz.f32 	%f4232, %f4231, %f4229, %f4230;
	mov.f32 	%f4233, 0f3D3F841F;
	fma.rn.ftz.f32 	%f4234, %f4232, %f4229, %f4233;
	mov.f32 	%f4235, 0f3D994929;
	fma.rn.ftz.f32 	%f4236, %f4234, %f4229, %f4235;
	mov.f32 	%f4237, 0f3E2AAB94;
	fma.rn.ftz.f32 	%f4238, %f4236, %f4229, %f4237;
	mul.ftz.f32 	%f4239, %f4229, %f4238;
	fma.rn.ftz.f32 	%f4240, %f4239, %f4228, %f4228;
	mov.f32 	%f4241, 0f3FC90FDB;
	mov.f32 	%f4242, 0fC0000000;
	fma.rn.ftz.f32 	%f4243, %f4242, %f4240, %f4241;
	selp.f32	%f4244, %f4243, %f4240, %p597;
	setp.leu.ftz.f32	%p598, %f4244, 0f7F800000;
	mov.b32 	 %r951, %f4244;
	mov.b32 	 %r952, %f4223;
	and.b32  	%r953, %r952, -2147483648;
	or.b32  	%r954, %r951, %r953;
	mov.b32 	 %f4245, %r954;
	selp.f32	%f7297, %f4245, %f4244, %p598;
	bra.uni 	BB17_872;

BB17_1263:
	mov.f32 	%f6006, 0f38D1B717;
	max.f32 	%f6007, %f7420, %f6006;
	mov.f32 	%f6008, 0f3F800000;
	min.f32 	%f6009, %f6007, %f6008;
	st.global.f32 	[%rd44+-40], %f6009;
	max.f32 	%f6010, %f7421, %f6006;
	min.f32 	%f6011, %f6010, %f6008;
	st.global.f32 	[%rd44+-36], %f6011;
	mov.u32 	%r1383, 15;
	st.global.u32 	[%rd44+-48], %r1383;
	ld.global.u32 	%r1384, [%rd3+4];
	or.b32  	%r1385, %r1384, 12;
	st.global.u32 	[%rd3+4], %r1385;
	bra.uni 	BB17_1306;

BB17_382:
	setp.equ.ftz.f32	%p215, %f2508, 0f40000000;
	@%p215 bra 	BB17_388;
	bra.uni 	BB17_383;

BB17_388:
	mov.f32 	%f7125, %f336;
	mov.f32 	%f7103, %f329;
	mov.f32 	%f7083, %f334;
	bra.uni 	BB17_487;

BB17_1345:
	st.global.f32 	[%rd88+16], %f7418;
	mov.u32 	%r1579, 3;
	st.global.u32 	[%rd88+-16], %r1579;
	cvt.sat.f32.f32	%f6238, %f7418;
	mov.f32 	%f6239, 0f4116CBE4;
	sub.ftz.f32 	%f6240, %f6239, 0f40800000;
	mul.ftz.f32 	%f6241, %f6240, 0f3E2AAAAB;
	fma.rn.ftz.f32 	%f6242, %f6241, %f6238, 0f40490FDB;
	rcp.approx.ftz.f32 	%f6243, %f6242;
	st.global.f32 	[%rd88+20], %f6243;
	mul.ftz.f32 	%f6244, %f6238, %f6243;
	st.global.f32 	[%rd88+24], %f6244;
	ld.global.u32 	%r1580, [%rd3+4];
	or.b32  	%r1581, %r1580, 12;
	st.global.u32 	[%rd3+4], %r1581;
	bra.uni 	BB17_1306;

BB17_335:
	setp.equ.ftz.f32	%p221, %f245, %f355;
	@%p221 bra 	BB17_391;
	bra.uni 	BB17_336;

BB17_391:
	add.ftz.f32 	%f2528, %f359, 0f40000000;
	sub.ftz.f32 	%f7048, %f2528, %f361;
	bra.uni 	BB17_393;

BB17_415:
	add.ftz.f32 	%f2557, %f405, 0f40800000;
	sub.ftz.f32 	%f7053, %f2557, %f404;

BB17_418:
	mul.ftz.f32 	%f2559, %f7053, 0f3E2AAAAB;
	setp.ltu.ftz.f32	%p236, %f2559, 0f00000000;
	add.ftz.f32 	%f2560, %f2559, 0f3F800000;
	selp.f32	%f7054, %f2560, %f2559, %p236;

BB17_419:
	mov.f32 	%f7083, %f247;
	mov.f32 	%f7103, %f248;
	mov.f32 	%f7125, %f249;
	@!%p925 bra 	BB17_487;
	bra.uni 	BB17_420;

BB17_420:
	max.f32 	%f2562, %f245, %f246;
	max.f32 	%f414, %f244, %f2562;
	min.f32 	%f2563, %f245, %f246;
	min.f32 	%f415, %f244, %f2563;
	mov.f32 	%f7055, 0f00000000;
	setp.equ.ftz.f32	%p237, %f414, 0f00000000;
	@%p237 bra 	BB17_422;

	sub.ftz.f32 	%f2564, %f414, %f415;
	div.approx.ftz.f32 	%f7055, %f2564, %f414;

BB17_422:
	setp.neu.ftz.f32	%p238, %f7055, 0f00000000;
	@%p238 bra 	BB17_424;
	bra.uni 	BB17_423;

BB17_424:
	setp.equ.ftz.f32	%p239, %f7054, 0f3F800000;
	selp.f32	%f2567, 0f00000000, %f7054, %p239;
	mov.f32 	%f2568, 0f40C00000;
	mul.rn.f32 	%f2566, %f2567, %f2568;
	// inline asm
	cvt.rmi.f32.f32 	%f2565, %f2566;
	// inline asm
	sub.ftz.f32 	%f2569, %f2566, %f2565;
	mov.f32 	%f2570, 0f3F800000;
	sub.ftz.f32 	%f2571, %f2570, %f7055;
	mul.ftz.f32 	%f428, %f414, %f2571;
	neg.ftz.f32 	%f2572, %f7055;
	fma.rn.ftz.f32 	%f2573, %f2572, %f2569, 0f3F800000;
	mul.ftz.f32 	%f429, %f414, %f2573;
	sub.ftz.f32 	%f2574, %f2570, %f2569;
	fma.rn.ftz.f32 	%f2575, %f2572, %f2574, 0f3F800000;
	mul.ftz.f32 	%f430, %f414, %f2575;
	setp.equ.ftz.f32	%p240, %f2565, 0f00000000;
	@%p240 bra 	BB17_434;
	bra.uni 	BB17_425;

BB17_434:
	mov.f32 	%f7058, %f428;
	mov.f32 	%f7057, %f430;
	bra.uni 	BB17_435;

BB17_423:
	mov.f32 	%f7058, %f414;
	mov.f32 	%f7057, %f414;

BB17_435:
	mov.f32 	%f7056, %f414;

BB17_436:
	sub.ftz.f32 	%f2576, %f7058, %f246;
	sub.ftz.f32 	%f2577, %f7057, %f245;
	sub.ftz.f32 	%f2578, %f7056, %f244;
	fma.rn.ftz.f32 	%f7083, %f256, %f2578, %f244;
	fma.rn.ftz.f32 	%f7103, %f256, %f2577, %f245;
	fma.rn.ftz.f32 	%f7125, %f256, %f2576, %f246;
	bra.uni 	BB17_487;

BB17_440:
	mov.f32 	%f7059, %f460;
	bra.uni 	BB17_443;

BB17_446:
	mov.f32 	%f7063, %f477;
	bra.uni 	BB17_449;

BB17_453:
	mov.f32 	%f7125, %f494;
	mov.f32 	%f7083, %f7062;
	mov.f32 	%f7103, %f7063;
	bra.uni 	BB17_487;

BB17_425:
	setp.equ.ftz.f32	%p241, %f2565, 0f3F800000;
	@%p241 bra 	BB17_433;
	bra.uni 	BB17_426;

BB17_433:
	mov.f32 	%f7058, %f428;
	mov.f32 	%f7057, %f414;
	mov.f32 	%f7056, %f429;
	bra.uni 	BB17_436;

BB17_1330:
	mov.f32 	%f6169, 0f38D1B717;
	max.f32 	%f6170, %f7418, %f6169;
	mov.f32 	%f6171, 0f3F800000;
	min.f32 	%f6172, %f6170, %f6171;
	st.global.f32 	[%rd73+-40], %f6172;
	st.global.f32 	[%rd73+-36], %f6172;
	mov.u32 	%r1514, 11;
	st.global.u32 	[%rd73+-48], %r1514;
	ld.global.u32 	%r1515, [%rd3+4];
	or.b32  	%r1516, %r1515, 12;
	st.global.u32 	[%rd3+4], %r1516;
	bra.uni 	BB17_1306;

BB17_457:
	mov.f32 	%f7087, %f508;

BB17_459:
	mov.f32 	%f7107, %f245;
	mov.f32 	%f7129, %f246;

BB17_460:
	mov.f32 	%f7128, %f7129;
	mov.f32 	%f7106, %f7107;
	mov.f32 	%f7086, %f7087;
	setp.equ.ftz.f32	%p257, %f7106, 0f00000000;
	@%p257 bra 	BB17_466;

	neg.ftz.f32 	%f2587, %f256;
	fma.rn.ftz.f32 	%f519, %f2587, %f251, 0f3F800000;
	setp.gtu.ftz.f32	%p258, %f519, 0f00000000;
	@%p258 bra 	BB17_462;
	bra.uni 	BB17_464;

BB17_462:
	div.approx.ftz.f32 	%f523, %f7106, %f519;
	setp.gtu.ftz.f32	%p259, %f523, 0f3F800000;
	@%p259 bra 	BB17_464;
	bra.uni 	BB17_463;

BB17_464:
	mov.f32 	%f7106, 0f3F800000;
	bra.uni 	BB17_465;

BB17_1265:
	add.s32 	%r1585, %r1386, 1;
	st.global.u32 	[%rd3+5284], %r1585;
	cvt.s64.s32	%rd1065, %r497;
	mov.u64 	%rd1066, 64;
	sub.s64 	%rd1067, %rd1066, %rd1065;
	mul.lo.s64 	%rd1070, %rd1067, 80;
	add.s64 	%rd1071, %rd96, %rd1070;
	add.s64 	%rd1211, %rd1071, 224;

BB17_1267:
	st.global.u64 	[%rd44+-24], %rd1211;
	setp.eq.s64	%p867, %rd1211, 0;
	mov.f32 	%f6410, %f1;
	mov.f32 	%f6440, %f6410;
	mov.f32 	%f6601, %f2;
	mov.f32 	%f6631, %f6601;
	mov.f32 	%f6793, %f4;
	mov.f32 	%f6823, %f6793;
	mov.f32 	%f6984, %f5;
	mov.f32 	%f7014, %f6984;
	mov.u32 	%r1723, %r492;
	mov.u32 	%r1808, %r1723;
	@%p867 bra 	BB17_1;

	mul.wide.u32 	%rd1073, %r1327, 4;
	add.s64 	%rd1074, %rd1, %rd1073;
	add.s32 	%r1389, %r1327, 1;
	mul.wide.u32 	%rd1075, %r1389, 4;
	add.s64 	%rd1076, %rd1, %rd1075;
	add.s32 	%r1390, %r1327, 2;
	mul.wide.u32 	%rd1077, %r1390, 4;
	add.s64 	%rd1078, %rd1, %rd1077;
	ld.local.u32 	%r1391, [%rd1074];
	ld.local.u32 	%r1392, [%rd1076];
	ld.local.f32 	%f6012, [%rd1078];
	st.global.f32 	[%rd1211+8], %f6012;
	mov.b64	%rd1079, {%r1391, %r1392};
	st.global.u64 	[%rd1211], %rd1079;
	ld.global.v4.f32 	{%f6013, %f6014, %f6015, %f6016}, [%rd44+-16];
	setp.equ.ftz.f32	%p868, %f6013, 0f00000000;
	setp.equ.ftz.f32	%p869, %f6014, 0f00000000;
	and.pred  	%p870, %p868, %p869;
	setp.equ.ftz.f32	%p871, %f6015, 0f00000000;
	and.pred  	%p872, %p870, %p871;
	@!%p872 bra 	BB17_1270;
	bra.uni 	BB17_1269;

BB17_1269:
	mov.u32 	%r1393, 1065353216;
	st.global.u32 	[%rd44+-8], %r1382;
	mov.b64	%rd1080, {%r1393, %r1382};
	st.global.u64 	[%rd44+-16], %rd1080;

BB17_1270:
	ld.global.v2.f32 	{%f6020, %f6021}, [%rd44+-40];
	mov.f32 	%f6023, 0f38D1B717;
	max.f32 	%f6024, %f6020, %f6023;
	max.f32 	%f6026, %f6021, %f6023;
	mov.f32 	%f6027, 0f3F800000;
	min.f32 	%f6028, %f6026, %f6027;
	min.f32 	%f6029, %f6024, %f6027;
	st.global.v2.f32 	[%rd44+-40], {%f6029, %f6028};
	ld.global.u64 	%rd1081, [%rd44+-24];
	ld.global.v4.f32 	{%f6030, %f6031, %f6032, %f6033}, [%rd1081];
	mov.b32 	 %r1395, %f6031;
	cvt.sat.f32.f32	%f6037, %f6030;
	mov.b32 	 %r1396, %f6037;
	st.global.f32 	[%rd1081+8], %f6032;
	mov.b64	%rd1082, {%r1396, %r1395};
	st.global.u64 	[%rd1081], %rd1082;
	ld.global.u64 	%rd1083, [%rd44+-24];
	ld.global.v4.f32 	{%f6038, %f6039, %f6040, %f6041}, [%rd1083];
	mov.b32 	 %r1397, %f6038;
	cvt.sat.f32.f32	%f6045, %f6039;
	mov.b32 	 %r1398, %f6045;
	st.global.f32 	[%rd1083+8], %f6040;
	mov.b64	%rd1084, {%r1397, %r1398};
	st.global.u64 	[%rd1083], %rd1084;
	ld.global.u64 	%rd1085, [%rd44+-24];
	ld.global.v4.f32 	{%f6046, %f6047, %f6048, %f6049}, [%rd1085];
	mov.b32 	 %r1399, %f6047;
	mov.b32 	 %r1400, %f6046;
	cvt.sat.f32.f32	%f6053, %f6048;
	st.global.f32 	[%rd1085+8], %f6053;
	mov.b64	%rd1086, {%r1400, %r1399};
	st.global.u64 	[%rd1085], %rd1086;
	mov.u32 	%r1401, 10;
	st.global.u32 	[%rd44+-48], %r1401;
	ld.global.u32 	%r1402, [%rd3+4];
	or.b32  	%r1403, %r1402, 1036;
	st.global.u32 	[%rd3+4], %r1403;
	bra.uni 	BB17_1306;

BB17_345:
	add.ftz.f32 	%f2472, %f271, 0f40800000;
	sub.ftz.f32 	%f7037, %f2472, %f270;

BB17_354:
	mul.ftz.f32 	%f2474, %f7037, 0f3E2AAAAB;
	setp.ltu.ftz.f32	%p198, %f2474, 0f00000000;
	add.ftz.f32 	%f2475, %f2474, 0f3F800000;
	selp.f32	%f7039, %f2475, %f2474, %p198;

BB17_355:
	mov.f32 	%f7083, %f247;
	mov.f32 	%f7103, %f248;
	mov.f32 	%f7125, %f249;
	@%p195 bra 	BB17_487;

	max.f32 	%f2478, %f245, %f246;
	max.f32 	%f283, %f244, %f2478;
	setp.equ.ftz.f32	%p200, %f7039, 0f3F800000;
	selp.f32	%f2479, 0f00000000, %f7039, %p200;
	mov.f32 	%f2480, 0f40C00000;
	mul.rn.f32 	%f2477, %f2479, %f2480;
	// inline asm
	cvt.rmi.f32.f32 	%f2476, %f2477;
	// inline asm
	sub.ftz.f32 	%f2481, %f2477, %f2476;
	mov.f32 	%f2482, 0f3F800000;
	sub.ftz.f32 	%f2483, %f2482, %f269;
	mul.ftz.f32 	%f285, %f2483, %f283;
	neg.ftz.f32 	%f2484, %f269;
	fma.rn.ftz.f32 	%f2485, %f2484, %f2481, 0f3F800000;
	mul.ftz.f32 	%f286, %f283, %f2485;
	sub.ftz.f32 	%f2486, %f2482, %f2481;
	fma.rn.ftz.f32 	%f2487, %f2484, %f2486, 0f3F800000;
	mul.ftz.f32 	%f287, %f283, %f2487;
	setp.equ.ftz.f32	%p201, %f2476, 0f00000000;
	@%p201 bra 	BB17_366;
	bra.uni 	BB17_357;

BB17_366:
	mov.f32 	%f7043, %f285;
	mov.f32 	%f7042, %f287;

BB17_367:
	mov.f32 	%f7041, %f283;
	bra.uni 	BB17_368;

BB17_357:
	setp.equ.ftz.f32	%p202, %f2476, 0f3F800000;
	@%p202 bra 	BB17_365;
	bra.uni 	BB17_358;

BB17_365:
	mov.f32 	%f7043, %f285;
	mov.f32 	%f7042, %f283;
	mov.f32 	%f7041, %f286;
	bra.uni 	BB17_368;

BB17_817:
	setp.eq.s32	%p548, %r532, 8;
	@%p548 bra 	BB17_862;
	bra.uni 	BB17_818;

BB17_862:
	mov.f32 	%f4193, 0fBF800000;
	max.f32 	%f4194, %f1370, %f4193;
	mov.f32 	%f4195, 0f3F800000;
	min.f32 	%f4196, %f4194, %f4195;
	abs.ftz.f32 	%f4197, %f4196;
	sub.ftz.f32 	%f4198, %f4195, %f4197;
	mul.ftz.f32 	%f4199, %f4198, 0f3F000000;
	sqrt.approx.ftz.f32 	%f4200, %f4199;
	setp.gtu.ftz.f32	%p595, %f4197, 0f3F11EB85;
	selp.f32	%f4201, %f4200, %f4197, %p595;
	mul.ftz.f32 	%f4202, %f4201, %f4201;
	mov.f32 	%f4203, 0f3C94D2E9;
	mov.f32 	%f4204, 0f3D53F941;
	fma.rn.ftz.f32 	%f4205, %f4204, %f4202, %f4203;
	mov.f32 	%f4206, 0f3D3F841F;
	fma.rn.ftz.f32 	%f4207, %f4205, %f4202, %f4206;
	mov.f32 	%f4208, 0f3D994929;
	fma.rn.ftz.f32 	%f4209, %f4207, %f4202, %f4208;
	mov.f32 	%f4210, 0f3E2AAB94;
	fma.rn.ftz.f32 	%f4211, %f4209, %f4202, %f4210;
	mul.ftz.f32 	%f4212, %f4202, %f4211;
	fma.rn.ftz.f32 	%f4213, %f4212, %f4201, %f4201;
	add.ftz.f32 	%f4214, %f4213, %f4213;
	mov.f32 	%f4215, 0f3FC90FDB;
	sub.ftz.f32 	%f4216, %f4215, %f4213;
	selp.f32	%f4217, %f4214, %f4216, %p595;
	setp.ltu.ftz.f32	%p596, %f4196, 0f00000000;
	mov.f32 	%f4218, 0f40490FDB;
	sub.ftz.f32 	%f4219, %f4218, %f4217;
	selp.f32	%f7297, %f4219, %f4217, %p596;
	bra.uni 	BB17_872;

BB17_383:
	setp.equ.ftz.f32	%p216, %f2508, 0f40400000;
	@%p216 bra 	BB17_387;
	bra.uni 	BB17_384;

BB17_387:
	mov.f32 	%f7103, %f335;
	mov.f32 	%f7083, %f334;
	mov.f32 	%f7125, %f329;
	bra.uni 	BB17_487;

BB17_463:
	mov.f32 	%f7106, %f523;

BB17_465:

BB17_466:
	mov.f32 	%f7125, %f7128;
	mov.f32 	%f7103, %f7106;
	mov.f32 	%f7083, %f7086;
	setp.equ.ftz.f32	%p260, %f7125, 0f00000000;
	@%p260 bra 	BB17_487;

	neg.ftz.f32 	%f2588, %f256;
	fma.rn.ftz.f32 	%f534, %f2588, %f252, 0f3F800000;
	setp.gtu.ftz.f32	%p261, %f534, 0f00000000;
	@%p261 bra 	BB17_470;
	bra.uni 	BB17_468;

BB17_470:
	div.approx.ftz.f32 	%f538, %f7125, %f534;
	setp.gtu.ftz.f32	%p262, %f538, 0f3F800000;
	@%p262 bra 	BB17_468;
	bra.uni 	BB17_471;

BB17_468:
	mov.f32 	%f7125, 0f3F800000;
	bra.uni 	BB17_469;

BB17_358:
	setp.equ.ftz.f32	%p203, %f2476, 0f40000000;
	@%p203 bra 	BB17_364;
	bra.uni 	BB17_359;

BB17_364:
	mov.f32 	%f7043, %f287;
	mov.f32 	%f7042, %f283;
	mov.f32 	%f7041, %f285;
	bra.uni 	BB17_368;

BB17_471:
	mov.f32 	%f7125, %f538;

BB17_469:
	bra.uni 	BB17_487;

BB17_336:
	add.ftz.f32 	%f2527, %f360, 0f40800000;
	sub.ftz.f32 	%f7048, %f2527, %f359;

BB17_393:
	mul.ftz.f32 	%f2529, %f7048, 0f3E2AAAAB;
	setp.ltu.ftz.f32	%p222, %f2529, 0f00000000;
	add.ftz.f32 	%f2530, %f2529, 0f3F800000;
	selp.f32	%f7050, %f2530, %f2529, %p222;

BB17_394:
	mov.f32 	%f7083, %f247;
	mov.f32 	%f7103, %f248;
	mov.f32 	%f7125, %f249;
	@%p219 bra 	BB17_487;

	max.f32 	%f2532, %f251, %f252;
	max.f32 	%f369, %f250, %f2532;
	min.f32 	%f2533, %f251, %f252;
	min.f32 	%f370, %f250, %f2533;
	mov.f32 	%f7052, 0f00000000;
	setp.equ.ftz.f32	%p224, %f369, 0f00000000;
	@%p224 bra 	BB17_397;

	sub.ftz.f32 	%f2534, %f369, %f370;
	div.approx.ftz.f32 	%f7052, %f2534, %f369;

BB17_397:
	mov.f32 	%f2535, 0f3F800000;
	sub.ftz.f32 	%f2536, %f2535, %f256;
	mul.ftz.f32 	%f2537, %f256, %f7052;
	fma.rn.ftz.f32 	%f375, %f2536, %f358, %f2537;
	setp.neu.ftz.f32	%p225, %f375, 0f00000000;
	@%p225 bra 	BB17_399;
	bra.uni 	BB17_398;

BB17_399:
	setp.equ.ftz.f32	%p226, %f7050, 0f3F800000;
	selp.f32	%f2540, 0f00000000, %f7050, %p226;
	mov.f32 	%f2541, 0f40C00000;
	mul.rn.f32 	%f2539, %f2540, %f2541;
	// inline asm
	cvt.rmi.f32.f32 	%f2538, %f2539;
	// inline asm
	sub.ftz.f32 	%f2542, %f2539, %f2538;
	sub.ftz.f32 	%f2544, %f2535, %f375;
	mul.ftz.f32 	%f381, %f355, %f2544;
	neg.ftz.f32 	%f2545, %f375;
	fma.rn.ftz.f32 	%f2546, %f2545, %f2542, 0f3F800000;
	mul.ftz.f32 	%f382, %f355, %f2546;
	sub.ftz.f32 	%f2547, %f2535, %f2542;
	fma.rn.ftz.f32 	%f2548, %f2545, %f2547, 0f3F800000;
	mul.ftz.f32 	%f383, %f355, %f2548;
	setp.equ.ftz.f32	%p227, %f2538, 0f00000000;
	@%p227 bra 	BB17_409;
	bra.uni 	BB17_400;

BB17_409:
	mov.f32 	%f7125, %f381;
	mov.f32 	%f7103, %f383;
	mov.f32 	%f7083, %f355;
	bra.uni 	BB17_487;

BB17_398:
	mov.f32 	%f7125, %f355;
	mov.f32 	%f7103, %f355;
	mov.f32 	%f7083, %f355;
	bra.uni 	BB17_487;

BB17_426:
	setp.equ.ftz.f32	%p242, %f2565, 0f40000000;
	@%p242 bra 	BB17_432;
	bra.uni 	BB17_427;

BB17_432:
	mov.f32 	%f7058, %f430;
	mov.f32 	%f7057, %f414;
	mov.f32 	%f7056, %f428;
	bra.uni 	BB17_436;

BB17_400:
	setp.equ.ftz.f32	%p228, %f2538, 0f3F800000;
	@%p228 bra 	BB17_408;
	bra.uni 	BB17_401;

BB17_408:
	mov.f32 	%f7125, %f381;
	mov.f32 	%f7103, %f355;
	mov.f32 	%f7083, %f382;
	bra.uni 	BB17_487;

BB17_1332:
	add.s32 	%r1589, %r1517, 1;
	st.global.u32 	[%rd3+5284], %r1589;
	cvt.s64.s32	%rd1153, %r509;
	mov.u64 	%rd1154, 64;
	sub.s64 	%rd1155, %rd1154, %rd1153;
	mul.lo.s64 	%rd1158, %rd1155, 80;
	add.s64 	%rd1159, %rd96, %rd1158;
	add.s64 	%rd1228, %rd1159, 224;

BB17_1334:
	st.global.u64 	[%rd73+-24], %rd1228;
	setp.eq.s64	%p911, %rd1228, 0;
	mov.f32 	%f6426, %f1;
	mov.f32 	%f6440, %f6426;
	mov.f32 	%f6617, %f2;
	mov.f32 	%f6631, %f6617;
	mov.f32 	%f6809, %f4;
	mov.f32 	%f6823, %f6809;
	mov.f32 	%f7000, %f5;
	mov.f32 	%f7014, %f7000;
	mov.u32 	%r1739, %r492;
	mov.u32 	%r1808, %r1739;
	@%p911 bra 	BB17_1;

	mul.wide.u32 	%rd1161, %r1326, 4;
	add.s64 	%rd1162, %rd1, %rd1161;
	add.s32 	%r1520, %r1326, 1;
	mul.wide.u32 	%rd1163, %r1520, 4;
	add.s64 	%rd1164, %rd1, %rd1163;
	add.s32 	%r1521, %r1326, 2;
	mul.wide.u32 	%rd1165, %r1521, 4;
	add.s64 	%rd1166, %rd1, %rd1165;
	ld.local.u32 	%r1522, [%rd1162];
	ld.local.u32 	%r1523, [%rd1164];
	ld.local.f32 	%f6173, [%rd1166];
	st.global.f32 	[%rd1228+8], %f6173;
	mov.b64	%rd1167, {%r1522, %r1523};
	st.global.u64 	[%rd1228], %rd1167;
	ld.global.f32 	%f6174, [%rd73+-40];
	mov.f32 	%f6175, 0f38D1B717;
	max.f32 	%f6176, %f6174, %f6175;
	mov.f32 	%f6177, 0f3F800000;
	min.f32 	%f6178, %f6176, %f6177;
	st.global.v2.f32 	[%rd73+-40], {%f6178, %f6178};
	ld.global.u64 	%rd1168, [%rd73+-24];
	ld.global.v4.f32 	{%f6179, %f6180, %f6181, %f6182}, [%rd1168];
	mov.b32 	 %r1524, %f6180;
	cvt.sat.f32.f32	%f6186, %f6179;
	mov.b32 	 %r1525, %f6186;
	st.global.f32 	[%rd1168+8], %f6181;
	mov.b64	%rd1169, {%r1525, %r1524};
	st.global.u64 	[%rd1168], %rd1169;
	ld.global.u64 	%rd1170, [%rd73+-24];
	ld.global.v4.f32 	{%f6187, %f6188, %f6189, %f6190}, [%rd1170];
	mov.b32 	 %r1526, %f6187;
	cvt.sat.f32.f32	%f6194, %f6188;
	mov.b32 	 %r1527, %f6194;
	st.global.f32 	[%rd1170+8], %f6189;
	mov.b64	%rd1171, {%r1526, %r1527};
	st.global.u64 	[%rd1170], %rd1171;
	ld.global.u64 	%rd1172, [%rd73+-24];
	ld.global.v4.f32 	{%f6195, %f6196, %f6197, %f6198}, [%rd1172];
	mov.b32 	 %r1528, %f6196;
	mov.b32 	 %r1529, %f6195;
	cvt.sat.f32.f32	%f6202, %f6197;
	st.global.f32 	[%rd1172+8], %f6202;
	mov.b64	%rd1173, {%r1529, %r1528};
	st.global.u64 	[%rd1172], %rd1173;
	mov.u32 	%r1530, 10;
	st.global.u32 	[%rd73+-48], %r1530;
	ld.global.u32 	%r1531, [%rd3+4];
	or.b32  	%r1532, %r1531, 1036;
	st.global.u32 	[%rd3+4], %r1532;
	bra.uni 	BB17_1306;

BB17_818:
	setp.eq.s32	%p549, %r532, 9;
	@%p549 bra 	BB17_859;
	bra.uni 	BB17_819;

BB17_859:
	abs.ftz.f32 	%f1405, %f1370;
	setp.leu.ftz.f32	%p592, %f1405, 0f3F800000;
	mov.f32 	%f7296, %f1405;
	@%p592 bra 	BB17_861;

	rcp.approx.ftz.f32 	%f1406, %f1405;
	mov.f32 	%f7296, %f1406;

BB17_861:
	mov.f32 	%f1407, %f7296;
	mul.rn.ftz.f32 	%f4174, %f1407, %f1407;
	mov.f32 	%f4175, 0fC0B59883;
	mov.f32 	%f4176, 0fBF52C7EA;
	fma.rn.ftz.f32 	%f4177, %f4174, %f4176, %f4175;
	mov.f32 	%f4178, 0fC0D21907;
	fma.rn.ftz.f32 	%f4179, %f4177, %f4174, %f4178;
	mul.ftz.f32 	%f4180, %f4174, %f4179;
	mul.ftz.f32 	%f4181, %f1407, %f4180;
	add.ftz.f32 	%f4182, %f4174, 0f41355DC0;
	mov.f32 	%f4183, 0f41E6BD60;
	fma.rn.ftz.f32 	%f4184, %f4182, %f4174, %f4183;
	mov.f32 	%f4185, 0f419D92C8;
	fma.rn.ftz.f32 	%f4186, %f4184, %f4174, %f4185;
	rcp.approx.ftz.f32 	%f4187, %f4186;
	fma.rn.ftz.f32 	%f4188, %f4181, %f4187, %f1407;
	mov.f32 	%f4189, 0f3FC90FDB;
	sub.ftz.f32 	%f4190, %f4189, %f4188;
	setp.gtu.ftz.f32	%p593, %f1405, 0f3F800000;
	selp.f32	%f4191, %f4190, %f4188, %p593;
	mov.b32 	 %r947, %f4191;
	mov.b32 	 %r948, %f1370;
	and.b32  	%r949, %r948, -2147483648;
	or.b32  	%r950, %r947, %r949;
	mov.b32 	 %f4192, %r950;
	setp.leu.ftz.f32	%p594, %f1405, 0f7F800000;
	selp.f32	%f7297, %f4192, %f4191, %p594;
	bra.uni 	BB17_872;

BB17_384:
	setp.equ.ftz.f32	%p217, %f2508, 0f40800000;
	@%p217 bra 	BB17_386;
	bra.uni 	BB17_385;

BB17_386:
	mov.f32 	%f7103, %f334;
	mov.f32 	%f7083, %f336;
	mov.f32 	%f7125, %f329;
	bra.uni 	BB17_487;

BB17_359:
	setp.equ.ftz.f32	%p204, %f2476, 0f40400000;
	@%p204 bra 	BB17_363;
	bra.uni 	BB17_360;

BB17_363:
	mov.f32 	%f7042, %f286;
	mov.f32 	%f7041, %f285;
	mov.f32 	%f7043, %f283;
	bra.uni 	BB17_368;

BB17_1223:
	mov.u32 	%r1345, 18;
	st.global.u32 	[%rd35+-16], %r1345;
	st.global.f32 	[%rd35+16], %f2074;
	st.global.f32 	[%rd35+20], %f2075;
	ld.global.u32 	%r1346, [%rd3+4];
	or.b32  	%r1347, %r1346, 12;
	st.global.u32 	[%rd3+4], %r1347;

BB17_1306:
	mov.f32 	%f6440, %f1;
	mov.f32 	%f6631, %f2;
	mov.f32 	%f6823, %f4;
	mov.f32 	%f7014, %f5;
	mov.u32 	%r1808, %r492;
	bra.uni 	BB17_1;

BB17_427:
	setp.equ.ftz.f32	%p243, %f2565, 0f40400000;
	@%p243 bra 	BB17_431;
	bra.uni 	BB17_428;

BB17_431:
	mov.f32 	%f7057, %f429;
	mov.f32 	%f7056, %f428;
	mov.f32 	%f7058, %f414;
	bra.uni 	BB17_436;

BB17_401:
	setp.equ.ftz.f32	%p229, %f2538, 0f40000000;
	@%p229 bra 	BB17_407;
	bra.uni 	BB17_402;

BB17_407:
	mov.f32 	%f7125, %f383;
	mov.f32 	%f7103, %f355;
	mov.f32 	%f7083, %f381;
	bra.uni 	BB17_487;

BB17_819:
	setp.eq.s32	%p550, %r532, 10;
	@%p550 bra 	BB17_845;
	bra.uni 	BB17_820;

BB17_845:
	setp.geu.ftz.f32	%p576, %f1370, 0f00000000;
	@%p576 bra 	BB17_847;

	cvt.rzi.ftz.s32.f32	%r937, %f1371;
	cvt.rn.f32.s32	%f4161, %r937;
	setp.neu.ftz.f32	%p577, %f4161, %f1371;
	mov.f32 	%f7297, 0f00000000;
	@%p577 bra 	BB17_872;

BB17_847:
	setp.equ.ftz.f32	%p578, %f1371, 0f00000000;
	mov.f32 	%f7297, 0f3F800000;
	@%p578 bra 	BB17_872;

	setp.ltu.ftz.f32	%p579, %f1370, 0f00000000;
	@%p579 bra 	BB17_851;
	bra.uni 	BB17_849;

BB17_851:
	neg.ftz.f32 	%f1391, %f1371;
	abs.ftz.f32 	%f7294, %f1391;
	setp.equ.ftz.f32	%p581, %f7294, 0f7F800000;
	mov.f32 	%f4165, 0f40000000;
	abs.ftz.f32 	%f1393, %f4165;
	setp.equ.ftz.f32	%p582, %f1393, 0f00000000;
	or.pred  	%p583, %p581, %p582;
	mov.f32 	%f7295, 0f7FFFFFFF;
	@%p583 bra 	BB17_857;

	setp.ltu.ftz.f32	%p584, %f7294, %f1393;
	@%p584 bra 	BB17_856;
	bra.uni 	BB17_853;

BB17_856:
	setp.gtu.ftz.f32	%p589, %f1393, 0f7F800000;
	sub.ftz.f32 	%f4170, %f4165, %f1371;
	selp.f32	%f4171, %f4170, %f1391, %p589;
	sub.ftz.f32 	%f4172, %f4171, %f1371;
	setp.leu.ftz.f32	%p590, %f7294, 0f00000000;
	selp.f32	%f7295, %f4172, %f4171, %p590;
	bra.uni 	BB17_857;

BB17_385:
	mov.f32 	%f7125, %f335;
	mov.f32 	%f7103, %f334;
	mov.f32 	%f7083, %f329;
	bra.uni 	BB17_487;

BB17_360:
	setp.equ.ftz.f32	%p205, %f2476, 0f40800000;
	@%p205 bra 	BB17_362;
	bra.uni 	BB17_361;

BB17_362:
	mov.f32 	%f7042, %f285;
	mov.f32 	%f7041, %f287;
	mov.f32 	%f7043, %f283;

BB17_368:
	sub.ftz.f32 	%f2488, %f7043, %f246;
	sub.ftz.f32 	%f2489, %f7042, %f245;
	sub.ftz.f32 	%f2490, %f7041, %f244;
	fma.rn.ftz.f32 	%f7083, %f256, %f2490, %f244;
	fma.rn.ftz.f32 	%f7103, %f256, %f2489, %f245;
	fma.rn.ftz.f32 	%f7125, %f256, %f2488, %f246;

BB17_487:
	add.s32 	%r1808, %r2, 2;
	mul.wide.u32 	%rd189, %r570, 4;
	add.s64 	%rd190, %rd1, %rd189;
	st.local.f32 	[%rd190], %f7083;
	add.s32 	%r572, %r570, 1;
	mul.wide.u32 	%rd191, %r572, 4;
	add.s64 	%rd192, %rd1, %rd191;
	st.local.f32 	[%rd192], %f7103;
	add.s32 	%r573, %r570, 2;
	mul.wide.u32 	%rd193, %r573, 4;
	add.s64 	%rd194, %rd1, %rd193;
	st.local.f32 	[%rd194], %f7125;
	bra.uni 	BB17_797;

BB17_428:
	setp.equ.ftz.f32	%p244, %f2565, 0f40800000;
	@%p244 bra 	BB17_430;
	bra.uni 	BB17_429;

BB17_430:
	mov.f32 	%f7057, %f428;
	mov.f32 	%f7056, %f430;
	mov.f32 	%f7058, %f414;
	bra.uni 	BB17_436;

BB17_402:
	setp.equ.ftz.f32	%p230, %f2538, 0f40400000;
	@%p230 bra 	BB17_406;
	bra.uni 	BB17_403;

BB17_406:
	mov.f32 	%f7103, %f382;
	mov.f32 	%f7083, %f381;
	mov.f32 	%f7125, %f355;
	bra.uni 	BB17_487;

BB17_820:
	setp.eq.s32	%p551, %r532, 11;
	@%p551 bra 	BB17_843;
	bra.uni 	BB17_821;

BB17_843:
	setp.ltu.ftz.f32	%p573, %f1370, 0f00000000;
	setp.ltu.ftz.f32	%p574, %f1371, 0f00000000;
	or.pred  	%p575, %p573, %p574;
	mov.f32 	%f7297, 0f00000000;
	@%p575 bra 	BB17_872;

	lg2.approx.ftz.f32 	%f4156, %f1370;
	mul.ftz.f32 	%f4157, %f4156, 0f3F317218;
	lg2.approx.ftz.f32 	%f4158, %f1371;
	mul.ftz.f32 	%f4159, %f4158, 0f3F317218;
	div.approx.ftz.f32 	%f7297, %f4157, %f4159;
	bra.uni 	BB17_872;

BB17_849:
	setp.equ.ftz.f32	%p580, %f1370, 0f00000000;
	mov.f32 	%f7297, 0f00000000;
	@%p580 bra 	BB17_872;

	// Callseq Start 371
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f1370;
	.param .b32 param1;
	st.param.f32	[param1+0], %f1371;
	.param .b32 retval0;
	call.uni (retval0), 
	_Z3powff, 
	(
	param0, 
	param1
	);
	ld.param.f32	%f7297, [retval0+0];
	
	//{
	}// Callseq End 371
	bra.uni 	BB17_872;

BB17_853:
	mov.b32 	 %r938, %f1393;
	and.b32  	%r939, %r938, 8388607;
	mov.b32 	 %r940, %f7294;
	and.b32  	%r941, %r940, 2139095040;
	or.b32  	%r942, %r939, %r941;
	mov.b32 	 %f4166, %r942;
	setp.gtu.ftz.f32	%p585, %f4166, %f7294;
	mul.ftz.f32 	%f4167, %f4166, 0f3F000000;
	selp.f32	%f7293, %f4167, %f4166, %p585;
	setp.ltu.ftz.f32	%p586, %f7293, %f1393;
	@%p586 bra 	BB17_855;

BB17_854:
	sub.ftz.f32 	%f4168, %f7294, %f7293;
	setp.geu.ftz.f32	%p587, %f7294, %f7293;
	selp.f32	%f7294, %f4168, %f7294, %p587;
	mul.ftz.f32 	%f7293, %f7293, 0f3F000000;
	setp.geu.ftz.f32	%p588, %f7293, %f1393;
	@%p588 bra 	BB17_854;

BB17_855:
	mov.b32 	 %r943, %f1391;
	and.b32  	%r944, %r943, -2147483648;
	mov.b32 	 %r945, %f7294;
	or.b32  	%r946, %r945, %r944;
	mov.b32 	 %f7295, %r946;

BB17_857:
	neg.ftz.f32 	%f4173, %f1370;
	// Callseq Start 372
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f4173;
	.param .b32 param1;
	st.param.f32	[param1+0], %f1371;
	.param .b32 retval0;
	call.uni (retval0), 
	_Z3powff, 
	(
	param0, 
	param1
	);
	ld.param.f32	%f7297, [retval0+0];
	
	//{
	}// Callseq End 372
	setp.equ.ftz.f32	%p591, %f7295, 0f00000000;
	@%p591 bra 	BB17_872;

	neg.ftz.f32 	%f7297, %f7297;
	bra.uni 	BB17_872;

BB17_361:
	mov.f32 	%f7043, %f286;
	mov.f32 	%f7042, %f285;
	bra.uni 	BB17_367;

BB17_429:
	mov.f32 	%f7058, %f429;
	mov.f32 	%f7057, %f428;
	bra.uni 	BB17_435;

BB17_403:
	setp.equ.ftz.f32	%p231, %f2538, 0f40800000;
	@%p231 bra 	BB17_405;
	bra.uni 	BB17_404;

BB17_405:
	mov.f32 	%f7103, %f381;
	mov.f32 	%f7083, %f383;
	mov.f32 	%f7125, %f355;
	bra.uni 	BB17_487;

BB17_821:
	setp.eq.s32	%p552, %r532, 12;
	@%p552 bra 	BB17_842;
	bra.uni 	BB17_822;

BB17_842:
	min.f32 	%f7297, %f1370, %f1371;
	bra.uni 	BB17_872;

BB17_404:
	mov.f32 	%f7125, %f382;
	mov.f32 	%f7103, %f381;
	mov.f32 	%f7083, %f355;
	bra.uni 	BB17_487;

BB17_822:
	setp.eq.s32	%p553, %r532, 13;
	@%p553 bra 	BB17_841;
	bra.uni 	BB17_823;

BB17_841:
	max.f32 	%f7297, %f1370, %f1371;
	bra.uni 	BB17_872;

BB17_823:
	setp.eq.s32	%p554, %r532, 14;
	@%p554 bra 	BB17_840;
	bra.uni 	BB17_824;

BB17_840:
	add.ftz.f32 	%f4154, %f1370, 0f3F000000;
	// inline asm
	cvt.rmi.f32.f32 	%f7297, %f4154;
	// inline asm
	bra.uni 	BB17_872;

BB17_824:
	setp.eq.s32	%p555, %r532, 15;
	@%p555 bra 	BB17_839;
	bra.uni 	BB17_825;

BB17_839:
	setp.ltu.ftz.f32	%p572, %f1370, %f1371;
	selp.u32	%r936, 1, 0, %p572;
	cvt.rn.f32.s32	%f7297, %r936;
	bra.uni 	BB17_872;

BB17_825:
	setp.eq.s32	%p556, %r532, 16;
	@%p556 bra 	BB17_838;
	bra.uni 	BB17_826;

BB17_838:
	setp.gtu.ftz.f32	%p571, %f1370, %f1371;
	selp.u32	%r935, 1, 0, %p571;
	cvt.rn.f32.s32	%f7297, %r935;
	bra.uni 	BB17_872;

BB17_826:
	setp.eq.s32	%p557, %r532, 17;
	@%p557 bra 	BB17_831;
	bra.uni 	BB17_827;

BB17_831:
	mov.f32 	%f7297, 0f00000000;
	setp.equ.ftz.f32	%p560, %f1371, 0f00000000;
	@%p560 bra 	BB17_872;

	abs.ftz.f32 	%f7292, %f1370;
	setp.equ.ftz.f32	%p561, %f7292, 0f7F800000;
	abs.ftz.f32 	%f1375, %f1371;
	setp.equ.ftz.f32	%p562, %f1375, 0f00000000;
	or.pred  	%p563, %p561, %p562;
	mov.f32 	%f7297, 0f7FFFFFFF;
	@%p563 bra 	BB17_872;

	setp.ltu.ftz.f32	%p564, %f7292, %f1375;
	@%p564 bra 	BB17_837;
	bra.uni 	BB17_834;

BB17_837:
	setp.gtu.ftz.f32	%p569, %f1375, 0f7F800000;
	add.ftz.f32 	%f4150, %f1370, %f1371;
	selp.f32	%f4151, %f4150, %f1370, %p569;
	add.ftz.f32 	%f4152, %f1370, %f4151;
	setp.leu.ftz.f32	%p570, %f7292, 0f00000000;
	selp.f32	%f7297, %f4152, %f4151, %p570;
	bra.uni 	BB17_872;

BB17_827:
	setp.eq.s32	%p558, %r532, 18;
	@%p558 bra 	BB17_830;
	bra.uni 	BB17_828;

BB17_830:
	abs.f32 	%f7297, %f1370;
	bra.uni 	BB17_872;

BB17_834:
	mov.b32 	 %r926, %f1375;
	and.b32  	%r927, %r926, 8388607;
	mov.b32 	 %r928, %f7292;
	and.b32  	%r929, %r928, 2139095040;
	or.b32  	%r930, %r927, %r929;
	mov.b32 	 %f4147, %r930;
	setp.gtu.ftz.f32	%p565, %f4147, %f7292;
	mul.ftz.f32 	%f4148, %f4147, 0f3F000000;
	selp.f32	%f7291, %f4148, %f4147, %p565;
	setp.ltu.ftz.f32	%p566, %f7291, %f1375;
	@%p566 bra 	BB17_836;

BB17_835:
	sub.ftz.f32 	%f4149, %f7292, %f7291;
	setp.geu.ftz.f32	%p567, %f7292, %f7291;
	selp.f32	%f7292, %f4149, %f7292, %p567;
	mul.ftz.f32 	%f7291, %f7291, 0f3F000000;
	setp.geu.ftz.f32	%p568, %f7291, %f1375;
	@%p568 bra 	BB17_835;

BB17_836:
	mov.b32 	 %r931, %f1370;
	and.b32  	%r932, %r931, -2147483648;
	mov.b32 	 %r933, %f7292;
	or.b32  	%r934, %r933, %r932;
	mov.b32 	 %f7297, %r934;
	bra.uni 	BB17_872;

BB17_828:
	mov.f32 	%f7297, 0f00000000;
	setp.ne.s32	%p559, %r532, 19;
	@%p559 bra 	BB17_872;

	cvt.sat.f32.f32	%f7297, %f1370;

BB17_872:
	add.s32 	%r1808, %r2, 2;
	ld.global.v4.u32 	{%r955, %r956, %r957, %r958}, [%rd6+16];
	mul.wide.u32 	%rd542, %r956, 4;
	add.s64 	%rd543, %rd1, %rd542;
	st.local.f32 	[%rd543], %f7297;

BB17_797:
	mov.f32 	%f6440, %f1;
	mov.f32 	%f6631, %f2;

BB17_798:
	mov.f32 	%f6823, %f4;
	mov.f32 	%f7014, %f5;
	bra.uni 	BB17_1;

BB17_205:
	ret;
}

.func  (.param .b32 func_retval0) area_light_sample(
	.param .align 16 .b8 area_light_sample_param_0[16],
	.param .b64 area_light_sample_param_1,
	.param .align 16 .b8 area_light_sample_param_2[16],
	.param .align 16 .b8 area_light_sample_param_3[16],
	.param .b32 area_light_sample_param_4,
	.param .b32 area_light_sample_param_5,
	.param .b32 area_light_sample_param_6
)
{
	.reg .pred 	%p<26>;
	.reg .b16 	%rs<3>;
	.reg .f32 	%f<368>;
	.reg .b32 	%r<3>;
	.reg .b64 	%rd<4>;


	ld.param.v4.f32 	{%f108, %f109, %f110, %f111}, [area_light_sample_param_0];
	ld.param.u64 	%rd2, [area_light_sample_param_1];
	ld.param.v4.f32 	{%f112, %f113, %f114, %f115}, [area_light_sample_param_2];
	ld.param.v4.f32 	{%f116, %f117, %f118, %f119}, [area_light_sample_param_3];
	ld.param.f32 	%f106, [area_light_sample_param_4];
	ld.param.f32 	%f107, [area_light_sample_param_5];
	ld.param.u8 	%rs1, [area_light_sample_param_6];
	and.b16  	%rs2, %rs1, 1;
	setp.eq.b16	%p1, %rs2, 1;
	cvta.to.local.u64 	%rd1, %rd2;
	neg.ftz.f32 	%f121, %f114;
	neg.ftz.f32 	%f123, %f112;
	neg.ftz.f32 	%f125, %f113;
	ld.local.v4.f32 	{%f126, %f127, %f128, %f129}, [%rd1];
	fma.rn.ftz.f32 	%f133, %f125, 0f3F000000, %f127;
	fma.rn.ftz.f32 	%f134, %f123, 0f3F000000, %f126;
	fma.rn.ftz.f32 	%f135, %f121, 0f3F000000, %f128;
	neg.ftz.f32 	%f137, %f117;
	neg.ftz.f32 	%f139, %f116;
	neg.ftz.f32 	%f141, %f118;
	mul.ftz.f32 	%f142, %f113, %f113;
	fma.rn.ftz.f32 	%f143, %f112, %f112, %f142;
	fma.rn.ftz.f32 	%f144, %f114, %f114, %f143;
	sqrt.approx.f32 	%f1, %f144;
	div.approx.ftz.f32 	%f2, %f112, %f1;
	div.approx.ftz.f32 	%f3, %f113, %f1;
	div.approx.ftz.f32 	%f4, %f114, %f1;
	mul.ftz.f32 	%f145, %f117, %f117;
	fma.rn.ftz.f32 	%f146, %f116, %f116, %f145;
	fma.rn.ftz.f32 	%f147, %f118, %f118, %f146;
	sqrt.approx.f32 	%f5, %f147;
	div.approx.ftz.f32 	%f6, %f116, %f5;
	div.approx.ftz.f32 	%f8, %f118, %f5;
	div.approx.ftz.f32 	%f7, %f117, %f5;
	mul.ftz.f32 	%f148, %f4, %f7;
	neg.ftz.f32 	%f149, %f148;
	fma.rn.ftz.f32 	%f350, %f3, %f8, %f149;
	mul.ftz.f32 	%f150, %f2, %f8;
	neg.ftz.f32 	%f151, %f150;
	fma.rn.ftz.f32 	%f351, %f4, %f6, %f151;
	mul.ftz.f32 	%f152, %f3, %f6;
	neg.ftz.f32 	%f153, %f152;
	fma.rn.ftz.f32 	%f352, %f2, %f7, %f153;
	fma.rn.ftz.f32 	%f154, %f141, 0f3F000000, %f135;
	sub.ftz.f32 	%f23, %f154, %f110;
	fma.rn.ftz.f32 	%f155, %f139, 0f3F000000, %f134;
	sub.ftz.f32 	%f21, %f155, %f108;
	fma.rn.ftz.f32 	%f156, %f137, 0f3F000000, %f133;
	sub.ftz.f32 	%f22, %f156, %f109;
	mul.ftz.f32 	%f157, %f22, %f351;
	fma.rn.ftz.f32 	%f158, %f21, %f350, %f157;
	fma.rn.ftz.f32 	%f353, %f23, %f352, %f158;
	setp.leu.ftz.f32	%p2, %f353, 0f00000000;
	@%p2 bra 	BB18_2;

	mov.f32 	%f159, 0fBF800000;
	mul.rn.f32 	%f350, %f350, %f159;
	mul.rn.f32 	%f351, %f351, %f159;
	mul.rn.f32 	%f352, %f352, %f159;
	mul.rn.f32 	%f353, %f353, %f159;

BB18_2:
	mul.ftz.f32 	%f160, %f22, %f3;
	fma.rn.ftz.f32 	%f161, %f21, %f2, %f160;
	fma.rn.ftz.f32 	%f33, %f23, %f4, %f161;
	mul.ftz.f32 	%f162, %f22, %f7;
	fma.rn.ftz.f32 	%f163, %f21, %f6, %f162;
	fma.rn.ftz.f32 	%f34, %f23, %f8, %f163;
	add.ftz.f32 	%f35, %f1, %f33;
	add.ftz.f32 	%f366, %f5, %f34;
	mul.ftz.f32 	%f164, %f353, %f34;
	neg.ftz.f32 	%f37, %f164;
	fma.rn.ftz.f32 	%f354, %f34, %f353, %f37;
	mul.ftz.f32 	%f165, %f33, %f353;
	neg.ftz.f32 	%f39, %f165;
	fma.rn.ftz.f32 	%f355, %f353, %f35, %f39;
	mul.ftz.f32 	%f166, %f34, %f35;
	neg.ftz.f32 	%f41, %f166;
	fma.rn.ftz.f32 	%f356, %f33, %f34, %f41;
	abs.f32 	%f167, %f354;
	setp.neu.ftz.f32	%p3, %f167, 0f00000000;
	@%p3 bra 	BB18_5;

	abs.f32 	%f168, %f355;
	setp.neu.ftz.f32	%p4, %f168, 0f00000000;
	@%p4 bra 	BB18_5;

	abs.f32 	%f169, %f356;
	setp.equ.ftz.f32	%p5, %f169, 0f00000000;
	@%p5 bra 	BB18_6;

BB18_5:
	mul.ftz.f32 	%f170, %f355, %f355;
	fma.rn.ftz.f32 	%f171, %f354, %f354, %f170;
	fma.rn.ftz.f32 	%f172, %f356, %f356, %f171;
	rsqrt.approx.ftz.f32 	%f173, %f172;
	mul.ftz.f32 	%f356, %f356, %f173;
	mul.ftz.f32 	%f355, %f355, %f173;
	mul.ftz.f32 	%f354, %f354, %f173;

BB18_6:
	mul.ftz.f32 	%f174, %f353, %f366;
	neg.ftz.f32 	%f52, %f174;
	fma.rn.ftz.f32 	%f357, %f34, %f353, %f52;
	mul.ftz.f32 	%f175, %f35, %f353;
	neg.ftz.f32 	%f54, %f175;
	fma.rn.ftz.f32 	%f358, %f353, %f35, %f54;
	fma.rn.ftz.f32 	%f359, %f35, %f366, %f41;
	abs.f32 	%f176, %f357;
	setp.neu.ftz.f32	%p6, %f176, 0f00000000;
	@%p6 bra 	BB18_9;

	abs.f32 	%f177, %f358;
	setp.neu.ftz.f32	%p7, %f177, 0f00000000;
	@%p7 bra 	BB18_9;

	abs.f32 	%f178, %f359;
	setp.equ.ftz.f32	%p8, %f178, 0f00000000;
	@%p8 bra 	BB18_10;

BB18_9:
	mul.ftz.f32 	%f179, %f358, %f358;
	fma.rn.ftz.f32 	%f180, %f357, %f357, %f179;
	fma.rn.ftz.f32 	%f181, %f359, %f359, %f180;
	rsqrt.approx.ftz.f32 	%f182, %f181;
	mul.ftz.f32 	%f359, %f359, %f182;
	mul.ftz.f32 	%f358, %f358, %f182;
	mul.ftz.f32 	%f357, %f357, %f182;

BB18_10:
	fma.rn.ftz.f32 	%f360, %f366, %f353, %f52;
	fma.rn.ftz.f32 	%f361, %f353, %f33, %f54;
	mul.ftz.f32 	%f183, %f366, %f33;
	neg.ftz.f32 	%f68, %f183;
	fma.rn.ftz.f32 	%f362, %f35, %f366, %f68;
	abs.f32 	%f184, %f360;
	setp.neu.ftz.f32	%p9, %f184, 0f00000000;
	@%p9 bra 	BB18_13;

	abs.f32 	%f185, %f361;
	setp.neu.ftz.f32	%p10, %f185, 0f00000000;
	@%p10 bra 	BB18_13;

	abs.f32 	%f186, %f362;
	setp.equ.ftz.f32	%p11, %f186, 0f00000000;
	@%p11 bra 	BB18_14;

BB18_13:
	mul.ftz.f32 	%f187, %f361, %f361;
	fma.rn.ftz.f32 	%f188, %f360, %f360, %f187;
	fma.rn.ftz.f32 	%f189, %f362, %f362, %f188;
	rsqrt.approx.ftz.f32 	%f190, %f189;
	mul.ftz.f32 	%f362, %f362, %f190;
	mul.ftz.f32 	%f361, %f361, %f190;
	mul.ftz.f32 	%f360, %f360, %f190;

BB18_14:
	fma.rn.ftz.f32 	%f363, %f366, %f353, %f37;
	fma.rn.ftz.f32 	%f364, %f353, %f33, %f39;
	fma.rn.ftz.f32 	%f365, %f33, %f34, %f68;
	abs.f32 	%f191, %f363;
	setp.neu.ftz.f32	%p12, %f191, 0f00000000;
	@%p12 bra 	BB18_17;

	abs.f32 	%f192, %f364;
	setp.neu.ftz.f32	%p13, %f192, 0f00000000;
	@%p13 bra 	BB18_17;

	abs.f32 	%f193, %f365;
	setp.equ.ftz.f32	%p14, %f193, 0f00000000;
	@%p14 bra 	BB18_18;

BB18_17:
	mul.ftz.f32 	%f194, %f364, %f364;
	fma.rn.ftz.f32 	%f195, %f363, %f363, %f194;
	fma.rn.ftz.f32 	%f196, %f365, %f365, %f195;
	rsqrt.approx.ftz.f32 	%f197, %f196;
	mul.ftz.f32 	%f365, %f365, %f197;
	mul.ftz.f32 	%f364, %f364, %f197;
	mul.ftz.f32 	%f363, %f363, %f197;

BB18_18:
	mul.ftz.f32 	%f198, %f355, %f358;
	fma.rn.ftz.f32 	%f199, %f354, %f357, %f198;
	fma.rn.ftz.f32 	%f200, %f356, %f359, %f199;
	neg.ftz.f32 	%f201, %f200;
	mov.f32 	%f202, 0fBF800000;
	max.f32 	%f203, %f201, %f202;
	mov.f32 	%f204, 0f3F800000;
	min.f32 	%f205, %f203, %f204;
	abs.ftz.f32 	%f206, %f205;
	sub.ftz.f32 	%f207, %f204, %f206;
	mul.ftz.f32 	%f208, %f207, 0f3F000000;
	sqrt.approx.ftz.f32 	%f209, %f208;
	setp.gtu.ftz.f32	%p15, %f206, 0f3F11EB85;
	selp.f32	%f210, %f209, %f206, %p15;
	mul.ftz.f32 	%f211, %f210, %f210;
	mov.f32 	%f212, 0f3C94D2E9;
	mov.f32 	%f213, 0f3D53F941;
	fma.rn.ftz.f32 	%f214, %f213, %f211, %f212;
	mov.f32 	%f215, 0f3D3F841F;
	fma.rn.ftz.f32 	%f216, %f214, %f211, %f215;
	mov.f32 	%f217, 0f3D994929;
	fma.rn.ftz.f32 	%f218, %f216, %f211, %f217;
	mov.f32 	%f219, 0f3E2AAB94;
	fma.rn.ftz.f32 	%f220, %f218, %f211, %f219;
	mul.ftz.f32 	%f221, %f211, %f220;
	fma.rn.ftz.f32 	%f222, %f221, %f210, %f210;
	add.ftz.f32 	%f223, %f222, %f222;
	mov.f32 	%f224, 0f3FC90FDB;
	sub.ftz.f32 	%f225, %f224, %f222;
	selp.f32	%f226, %f223, %f225, %p15;
	setp.ltu.ftz.f32	%p16, %f205, 0f00000000;
	mov.f32 	%f227, 0f40490FDB;
	sub.ftz.f32 	%f228, %f227, %f226;
	selp.f32	%f229, %f228, %f226, %p16;
	mul.ftz.f32 	%f230, %f358, %f361;
	fma.rn.ftz.f32 	%f231, %f357, %f360, %f230;
	fma.rn.ftz.f32 	%f232, %f359, %f362, %f231;
	neg.ftz.f32 	%f233, %f232;
	max.f32 	%f234, %f233, %f202;
	min.f32 	%f235, %f234, %f204;
	abs.ftz.f32 	%f236, %f235;
	sub.ftz.f32 	%f237, %f204, %f236;
	mul.ftz.f32 	%f238, %f237, 0f3F000000;
	sqrt.approx.ftz.f32 	%f239, %f238;
	setp.gtu.ftz.f32	%p17, %f236, 0f3F11EB85;
	selp.f32	%f240, %f239, %f236, %p17;
	mul.ftz.f32 	%f241, %f240, %f240;
	fma.rn.ftz.f32 	%f242, %f213, %f241, %f212;
	fma.rn.ftz.f32 	%f243, %f242, %f241, %f215;
	fma.rn.ftz.f32 	%f244, %f243, %f241, %f217;
	fma.rn.ftz.f32 	%f245, %f244, %f241, %f219;
	mul.ftz.f32 	%f246, %f241, %f245;
	fma.rn.ftz.f32 	%f247, %f246, %f240, %f240;
	add.ftz.f32 	%f248, %f247, %f247;
	sub.ftz.f32 	%f249, %f224, %f247;
	selp.f32	%f250, %f248, %f249, %p17;
	setp.ltu.ftz.f32	%p18, %f235, 0f00000000;
	sub.ftz.f32 	%f251, %f227, %f250;
	selp.f32	%f252, %f251, %f250, %p18;
	mul.ftz.f32 	%f253, %f361, %f364;
	fma.rn.ftz.f32 	%f254, %f360, %f363, %f253;
	fma.rn.ftz.f32 	%f255, %f362, %f365, %f254;
	neg.ftz.f32 	%f256, %f255;
	max.f32 	%f257, %f256, %f202;
	min.f32 	%f258, %f257, %f204;
	abs.ftz.f32 	%f259, %f258;
	sub.ftz.f32 	%f260, %f204, %f259;
	mul.ftz.f32 	%f261, %f260, 0f3F000000;
	sqrt.approx.ftz.f32 	%f262, %f261;
	setp.gtu.ftz.f32	%p19, %f259, 0f3F11EB85;
	selp.f32	%f263, %f262, %f259, %p19;
	mul.ftz.f32 	%f264, %f263, %f263;
	fma.rn.ftz.f32 	%f265, %f213, %f264, %f212;
	fma.rn.ftz.f32 	%f266, %f265, %f264, %f215;
	fma.rn.ftz.f32 	%f267, %f266, %f264, %f217;
	fma.rn.ftz.f32 	%f268, %f267, %f264, %f219;
	mul.ftz.f32 	%f269, %f264, %f268;
	fma.rn.ftz.f32 	%f270, %f269, %f263, %f263;
	add.ftz.f32 	%f271, %f270, %f270;
	sub.ftz.f32 	%f272, %f224, %f270;
	selp.f32	%f273, %f271, %f272, %p19;
	setp.ltu.ftz.f32	%p20, %f258, 0f00000000;
	sub.ftz.f32 	%f274, %f227, %f273;
	selp.f32	%f275, %f274, %f273, %p20;
	mul.ftz.f32 	%f276, %f355, %f364;
	fma.rn.ftz.f32 	%f277, %f363, %f354, %f276;
	fma.rn.ftz.f32 	%f278, %f365, %f356, %f277;
	neg.ftz.f32 	%f279, %f278;
	max.f32 	%f280, %f279, %f202;
	min.f32 	%f281, %f280, %f204;
	abs.ftz.f32 	%f282, %f281;
	sub.ftz.f32 	%f283, %f204, %f282;
	mul.ftz.f32 	%f284, %f283, 0f3F000000;
	sqrt.approx.ftz.f32 	%f285, %f284;
	setp.gtu.ftz.f32	%p21, %f282, 0f3F11EB85;
	selp.f32	%f286, %f285, %f282, %p21;
	mul.ftz.f32 	%f287, %f286, %f286;
	fma.rn.ftz.f32 	%f288, %f213, %f287, %f212;
	fma.rn.ftz.f32 	%f289, %f288, %f287, %f215;
	fma.rn.ftz.f32 	%f290, %f289, %f287, %f217;
	fma.rn.ftz.f32 	%f291, %f290, %f287, %f219;
	mul.ftz.f32 	%f292, %f287, %f291;
	fma.rn.ftz.f32 	%f293, %f292, %f286, %f286;
	add.ftz.f32 	%f294, %f293, %f293;
	sub.ftz.f32 	%f295, %f224, %f293;
	selp.f32	%f296, %f294, %f295, %p21;
	setp.ltu.ftz.f32	%p22, %f281, 0f00000000;
	sub.ftz.f32 	%f297, %f227, %f296;
	selp.f32	%f298, %f297, %f296, %p22;
	mov.f32 	%f299, 0f40C90FDB;
	sub.ftz.f32 	%f300, %f299, %f275;
	sub.ftz.f32 	%f93, %f300, %f298;
	add.ftz.f32 	%f301, %f229, %f252;
	sub.ftz.f32 	%f94, %f301, %f93;
	@!%p1 bra 	BB18_22;
	bra.uni 	BB18_19;

BB18_19:
	mul.ftz.f32 	%f302, %f356, %f356;
	fma.rn.ftz.f32 	%f303, %f106, %f94, %f93;
	cos.approx.ftz.f32 	%f304, %f303;
	neg.ftz.f32 	%f305, %f362;
	fma.rn.ftz.f32 	%f306, %f304, %f356, %f305;
	sin.approx.ftz.f32 	%f307, %f303;
	div.approx.ftz.f32 	%f308, %f306, %f307;
	fma.rn.ftz.f32 	%f309, %f308, %f308, %f302;
	rsqrt.approx.f32 	%f310, %f309;
	setp.gtu.ftz.f32	%p23, %f308, 0f00000000;
	selp.f32	%f311, 0f3F800000, 0fBF800000, %p23;
	mul.ftz.f32 	%f312, %f311, %f310;
	max.f32 	%f314, %f312, %f202;
	min.f32 	%f316, %f314, %f204;
	mul.ftz.f32 	%f317, %f353, %f316;
	neg.ftz.f32 	%f318, %f317;
	neg.ftz.f32 	%f319, %f316;
	fma.rn.ftz.f32 	%f320, %f319, %f316, 0f3F800000;
	sqrt.approx.f32 	%f321, %f320;
	div.approx.ftz.f32 	%f322, %f318, %f321;
	max.f32 	%f323, %f322, %f33;
	min.f32 	%f95, %f323, %f35;
	mul.ftz.f32 	%f324, %f353, %f353;
	fma.rn.ftz.f32 	%f325, %f95, %f95, %f324;
	sqrt.approx.f32 	%f96, %f325;
	mul.ftz.f32 	%f326, %f34, %f34;
	fma.rn.ftz.f32 	%f327, %f96, %f96, %f326;
	sqrt.approx.f32 	%f328, %f327;
	div.approx.ftz.f32 	%f329, %f34, %f328;
	mul.ftz.f32 	%f330, %f366, %f366;
	fma.rn.ftz.f32 	%f331, %f96, %f96, %f330;
	sqrt.approx.f32 	%f332, %f331;
	div.approx.ftz.f32 	%f333, %f366, %f332;
	sub.ftz.f32 	%f334, %f333, %f329;
	fma.rn.ftz.f32 	%f97, %f107, %f334, %f329;
	mul.ftz.f32 	%f98, %f97, %f97;
	sub.ftz.f32 	%f335, %f204, 0f358637BD;
	setp.geu.ftz.f32	%p24, %f98, %f335;
	@%p24 bra 	BB18_21;

	mul.ftz.f32 	%f336, %f96, %f97;
	sub.ftz.f32 	%f338, %f204, %f98;
	sqrt.approx.f32 	%f339, %f338;
	div.approx.ftz.f32 	%f366, %f336, %f339;

BB18_21:
	fma.rn.ftz.f32 	%f340, %f95, %f2, %f108;
	fma.rn.ftz.f32 	%f341, %f95, %f3, %f109;
	fma.rn.ftz.f32 	%f342, %f95, %f4, %f110;
	fma.rn.ftz.f32 	%f343, %f366, %f8, %f342;
	fma.rn.ftz.f32 	%f344, %f366, %f7, %f341;
	fma.rn.ftz.f32 	%f345, %f366, %f6, %f340;
	fma.rn.ftz.f32 	%f346, %f353, %f350, %f345;
	mov.b32 	 %r1, %f346;
	fma.rn.ftz.f32 	%f347, %f353, %f351, %f344;
	mov.b32 	 %r2, %f347;
	fma.rn.ftz.f32 	%f348, %f353, %f352, %f343;
	st.local.f32 	[%rd1+8], %f348;
	mov.b64	%rd3, {%r1, %r2};
	st.local.u64 	[%rd1], %rd3;

BB18_22:
	mov.f32 	%f367, 0f00000000;
	setp.equ.ftz.f32	%p25, %f94, 0f00000000;
	@%p25 bra 	BB18_24;

	rcp.approx.ftz.f32 	%f367, %f94;

BB18_24:
	st.param.f32	[func_retval0+0], %f367;
	ret;
}

.func  (.param .b32 func_retval0) background_portal_pdf(
	.param .b64 background_portal_pdf_param_0,
	.param .align 16 .b8 background_portal_pdf_param_1[16],
	.param .align 16 .b8 background_portal_pdf_param_2[16],
	.param .b32 background_portal_pdf_param_3
)
{
	.local .align 16 .b8 	__local_depot19[16];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<11>;
	.reg .b16 	%rs<2>;
	.reg .f32 	%f<121>;
	.reg .b32 	%r<28>;
	.reg .b64 	%rd<20>;


	mov.u64 	%rd19, __local_depot19;
	cvta.local.u64 	%SP, %rd19;
	ld.param.u64 	%rd1, [background_portal_pdf_param_0];
	ld.param.v4.f32 	{%f42, %f43, %f44, %f45}, [background_portal_pdf_param_1];
	ld.param.v4.f32 	{%f46, %f47, %f48, %f49}, [background_portal_pdf_param_2];
	ld.param.u32 	%r8, [background_portal_pdf_param_3];
	ld.global.u64 	%rd18, [%rd1];
	ld.const.u32 	%r10, [%rd18+1204];
	mov.f32 	%f41, 0f00000000;
	mov.u32 	%r27, 0;
	setp.lt.s32	%p1, %r10, 1;
	mov.f32 	%f118, %f41;
	@%p1 bra 	BB19_9;

	add.u64 	%rd10, %SP, 0;
	cvta.to.local.u64 	%rd3, %rd10;
	mov.f32 	%f119, 0f00000000;
	mov.u32 	%r27, 0;
	mov.u32 	%r26, %r27;

BB19_2:
	mov.f32 	%f110, %f119;
	mov.f32 	%f7, %f110;
	setp.eq.s32	%p2, %r26, %r8;
	mov.f32 	%f120, %f7;
	@%p2 bra 	BB19_8;

	add.s64 	%rd5, %rd18, 1208;
	ld.const.u32 	%r13, [%rd18+1208];
	add.s32 	%r14, %r13, %r26;
	mul.lo.s32 	%r15, %r14, 5;
	ld.global.u64 	%rd6, [%rd1+200];
	mul.wide.s32 	%rd11, %r15, 16;
	add.s64 	%rd12, %rd6, %rd11;
	add.s32 	%r16, %r15, 3;
	mul.wide.s32 	%rd13, %r16, 16;
	add.s64 	%rd14, %rd6, %rd13;
	ld.global.v4.f32 	{%f51, %f52, %f53, %f54}, [%rd14];
	ld.global.v4.f32 	{%f55, %f56, %f57, %f58}, [%rd12];
	mov.b32 	 %r17, %f57;
	mov.b32 	 %r18, %f56;
	st.local.f32 	[%rd3+8], %f58;
	mov.b64	%rd15, {%r18, %r17};
	st.local.u64 	[%rd3], %rd15;
	sub.ftz.f32 	%f59, %f44, %f58;
	sub.ftz.f32 	%f60, %f42, %f56;
	sub.ftz.f32 	%f61, %f43, %f57;
	mul.ftz.f32 	%f62, %f61, %f53;
	fma.rn.ftz.f32 	%f63, %f52, %f60, %f62;
	fma.rn.ftz.f32 	%f64, %f54, %f59, %f63;
	setp.leu.ftz.f32	%p3, %f64, 0f38D1B717;
	mov.f32 	%f111, %f7;
	mov.f32 	%f120, %f111;
	@%p3 bra 	BB19_8;

	add.s32 	%r27, %r27, 1;
	ld.const.u32 	%r19, [%rd5];
	add.s32 	%r20, %r19, %r26;
	mad.lo.s32 	%r21, %r20, 5, 1;
	mul.wide.s32 	%rd16, %r21, 16;
	add.s64 	%rd7, %rd6, %rd16;
	mul.ftz.f32 	%f65, %f43, %f53;
	fma.rn.ftz.f32 	%f66, %f42, %f52, %f65;
	fma.rn.ftz.f32 	%f67, %f44, %f54, %f66;
	mul.ftz.f32 	%f68, %f53, %f57;
	fma.rn.ftz.f32 	%f69, %f56, %f52, %f68;
	fma.rn.ftz.f32 	%f70, %f58, %f54, %f69;
	sub.ftz.f32 	%f71, %f70, %f67;
	mul.ftz.f32 	%f72, %f47, %f53;
	fma.rn.ftz.f32 	%f73, %f46, %f52, %f72;
	fma.rn.ftz.f32 	%f74, %f48, %f54, %f73;
	div.approx.ftz.f32 	%f17, %f71, %f74;
	setp.ltu.ftz.f32	%p4, %f17, 0f38D1B717;
	setp.gtu.ftz.f32	%p5, %f17, 0f7F7FFFFF;
	or.pred  	%p6, %p4, %p5;
	mov.f32 	%f112, %f7;
	mov.f32 	%f120, %f112;
	@%p6 bra 	BB19_8;

	ld.global.v4.f32 	{%f75, %f76, %f77, %f78}, [%rd7];
	fma.rn.ftz.f32 	%f79, %f17, %f48, %f44;
	sub.ftz.f32 	%f23, %f79, %f58;
	fma.rn.ftz.f32 	%f80, %f17, %f46, %f42;
	sub.ftz.f32 	%f21, %f80, %f56;
	fma.rn.ftz.f32 	%f81, %f17, %f47, %f43;
	sub.ftz.f32 	%f22, %f81, %f57;
	mul.ftz.f32 	%f82, %f77, %f22;
	fma.rn.ftz.f32 	%f83, %f21, %f76, %f82;
	fma.rn.ftz.f32 	%f84, %f23, %f78, %f83;
	mul.ftz.f32 	%f85, %f77, %f77;
	fma.rn.ftz.f32 	%f86, %f76, %f76, %f85;
	fma.rn.ftz.f32 	%f87, %f78, %f78, %f86;
	div.approx.ftz.f32 	%f88, %f84, %f87;
	abs.f32 	%f89, %f88;
	setp.gtu.ftz.f32	%p7, %f89, 0f3F000000;
	mov.f32 	%f113, %f7;
	mov.f32 	%f120, %f113;
	@%p7 bra 	BB19_8;

	ld.global.v4.f32 	{%f90, %f91, %f92, %f93}, [%rd7+16];
	mul.ftz.f32 	%f94, %f92, %f22;
	fma.rn.ftz.f32 	%f95, %f21, %f91, %f94;
	fma.rn.ftz.f32 	%f96, %f23, %f93, %f95;
	mul.ftz.f32 	%f97, %f92, %f92;
	fma.rn.ftz.f32 	%f98, %f91, %f91, %f97;
	fma.rn.ftz.f32 	%f99, %f93, %f93, %f98;
	div.approx.ftz.f32 	%f100, %f96, %f99;
	abs.f32 	%f101, %f100;
	setp.gtu.ftz.f32	%p8, %f101, 0f3F000000;
	mov.f32 	%f114, %f7;
	mov.f32 	%f120, %f114;
	@%p8 bra 	BB19_8;

	mov.u16 	%rs1, 0;
	cvt.u32.u16	%r22, %rs1;
	mov.f32 	%f102, 0f00000000;
	// Callseq Start 410
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 16 .b8 param0[16];
	st.param.v4.f32	[param0+0], {%f42, %f43, %f44, %f103};
	.param .b64 param1;
	st.param.b64	[param1+0], %rd10;
	.param .align 16 .b8 param2[16];
	st.param.v4.f32	[param2+0], {%f76, %f77, %f78, %f104};
	.param .align 16 .b8 param3[16];
	st.param.v4.f32	[param3+0], {%f91, %f92, %f93, %f105};
	.param .b32 param4;
	st.param.f32	[param4+0], %f102;
	.param .b32 param5;
	st.param.f32	[param5+0], %f102;
	.param .b32 param6;
	st.param.b32	[param6+0], %r22;
	.param .b32 retval0;
	call.uni (retval0), 
	area_light_sample, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6
	);
	ld.param.f32	%f106, [retval0+0];
	
	//{
	}// Callseq End 410
	add.ftz.f32 	%f120, %f7, %f106;
	ld.global.u64 	%rd18, [%rd1];

BB19_8:
	mov.f32 	%f119, %f120;
	ld.const.u32 	%r23, [%rd18+1204];
	add.s32 	%r26, %r26, 1;
	setp.lt.s32	%p9, %r26, %r23;
	mov.f32 	%f116, %f119;
	mov.f32 	%f118, %f116;
	@%p9 bra 	BB19_2;

BB19_9:
	mov.f32 	%f32, %f118;
	shr.u32 	%r24, %r8, 31;
	xor.b32  	%r25, %r24, 1;
	add.s32 	%r7, %r27, %r25;
	setp.lt.s32	%p10, %r7, 1;
	mov.f32 	%f117, %f41;
	@%p10 bra 	BB19_11;

	cvt.rn.f32.s32	%f108, %r7;
	div.approx.ftz.f32 	%f117, %f32, %f108;

BB19_11:
	st.param.f32	[func_retval0+0], %f117;
	ret;
}

	// .globl	kernel_ocl_path_trace_direct_lighting
.entry kernel_ocl_path_trace_direct_lighting(
	.param .u64 .ptr .global .align 1 kernel_ocl_path_trace_direct_lighting_param_0,
	.param .u64 .ptr .const .align 16 kernel_ocl_path_trace_direct_lighting_param_1,
	.param .u64 .ptr .global .align 1 kernel_ocl_path_trace_direct_lighting_param_2,
	.param .u64 .ptr .global .align 4 kernel_ocl_path_trace_direct_lighting_param_3,
	.param .u64 .ptr .global .align 4 kernel_ocl_path_trace_direct_lighting_param_4,
	.param .u64 .ptr .global .align 4 kernel_ocl_path_trace_direct_lighting_param_5,
	.param .u64 .ptr .global .align 16 kernel_ocl_path_trace_direct_lighting_param_6,
	.param .u64 .ptr .global .align 16 kernel_ocl_path_trace_direct_lighting_param_7,
	.param .u64 .ptr .global .align 1 kernel_ocl_path_trace_direct_lighting_param_8,
	.param .u64 .ptr .global .align 4 kernel_ocl_path_trace_direct_lighting_param_9,
	.param .u64 .ptr .global .align 4 kernel_ocl_path_trace_direct_lighting_param_10,
	.param .u32 kernel_ocl_path_trace_direct_lighting_param_11
)
{
	.local .align 16 .b8 	__local_depot20[128];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<456>;
	.reg .b16 	%rs<21>;
	.reg .f32 	%f<4196>;
	.reg .b32 	%r<599>;
	.reg .b64 	%rd<296>;
	// demoted variable
	.shared .align 4 .u32 kernel_ocl_path_trace_direct_lighting$local_queue_atomics;

	mov.u64 	%rd295, __local_depot20;
	cvta.local.u64 	%SP, %rd295;
	ld.param.u64 	%rd42, [kernel_ocl_path_trace_direct_lighting_param_0];
	mov.u32 	%r1, %tid.y;
	mov.u32 	%r2, %tid.x;
	or.b32  	%r127, %r1, %r2;
	setp.ne.s32	%p8, %r127, 0;
	@%p8 bra 	BB20_2;

	mov.u32 	%r128, 0;
	st.shared.u32 	[kernel_ocl_path_trace_direct_lighting$local_queue_atomics], %r128;

BB20_2:
	bar.sync 	0;
	ld.param.u64 	%rd290, [kernel_ocl_path_trace_direct_lighting_param_9];
	mov.u32 	%r562, %tid.x;
	mov.u32 	%r561, %tid.y;
	mov.u32 	%r129, %ctaid.y;
	mov.u32 	%r130, %ntid.y;
	mov.b32	%r3, %envreg4;
	add.s32 	%r4, %r3, %r561;
	mad.lo.s32 	%r131, %r129, %r130, %r4;
	mov.u32 	%r132, %ntid.x;
	mov.b32	%r5, %envreg6;
	mul.lo.s32 	%r133, %r132, %r5;
	mul.wide.s32 	%rd1, %r133, %r131;
	mov.u32 	%r134, %ctaid.x;
	mov.b32	%r6, %envreg3;
	add.s32 	%r7, %r6, %r562;
	mad.lo.s32 	%r8, %r134, %r132, %r7;
	cvt.u64.u32	%rd52, %r8;
	add.s64 	%rd53, %rd52, %rd1;
	cvt.s64.s32 	%rd54, %rd53;
	shl.b64 	%rd55, %rd54, 2;
	add.s64 	%rd56, %rd290, %rd55;
	ld.global.u32 	%r9, [%rd56];
	cvt.s64.s32	%rd2, %r9;
	setp.eq.s32	%p9, %r9, -1;
	@%p9 bra 	BB20_499;

	ld.param.u64 	%rd279, [kernel_ocl_path_trace_direct_lighting_param_8];
	add.s64 	%rd57, %rd279, %rd2;
	ld.global.u8 	%rs3, [%rd57];
	and.b16  	%rs4, %rs3, 7;
	mov.pred 	%p455, -1;
	setp.ne.s16	%p11, %rs4, 0;
	@%p11 bra 	BB20_493;

	mov.pred 	%p455, -1;
	ld.global.u64 	%rd58, [%rd42];
	add.s64 	%rd4, %rd58, 1168;
	ld.const.u32 	%r135, [%rd58+1168];
	setp.eq.s32	%p13, %r135, 0;
	@%p13 bra 	BB20_493;

	mov.pred 	%p455, -1;
	ld.param.u64 	%rd289, [kernel_ocl_path_trace_direct_lighting_param_2];
	cvt.s64.s32	%rd59, %r8;
	add.s64 	%rd5, %rd59, %rd1;
	mul.lo.s64 	%rd60, %rd5, 5440;
	add.s64 	%rd61, %rd289, %rd60;
	add.s64 	%rd6, %rd61, 68;
	ld.global.u8 	%rs5, [%rd61+68];
	and.b16  	%rs6, %rs5, 8;
	setp.eq.s16	%p15, %rs6, 0;
	@%p15 bra 	BB20_493;

	ld.param.u64 	%rd288, [kernel_ocl_path_trace_direct_lighting_param_4];
	mul.lo.s64 	%rd62, %rd2, 48;
	add.s64 	%rd63, %rd288, %rd62;
	ld.global.u32 	%r10, [%rd63+4];
	ld.global.u32 	%r137, [%rd63+8];
	add.s32 	%r11, %r137, 64;
	setp.eq.s32	%p16, %r11, 0;
	mov.u32 	%r567, 0;
	@%p16 bra 	BB20_11;

	add.s32 	%r566, %r137, 64;
	mov.u32 	%r567, 0;
	mov.u32 	%r565, %r567;

BB20_8:
	and.b32  	%r140, %r566, 1;
	setp.eq.b32	%p17, %r140, 1;
	@!%p17 bra 	BB20_10;
	bra.uni 	BB20_9;

BB20_9:
	shl.b32 	%r141, %r10, 5;
	add.s32 	%r142, %r141, %r565;
	add.s32 	%r143, %r142, 96;
	ld.global.u64 	%rd64, [%rd42+264];
	mul.wide.u32 	%rd65, %r143, 4;
	add.s64 	%rd66, %rd64, %rd65;
	ld.global.u32 	%r144, [%rd66];
	xor.b32  	%r567, %r144, %r567;

BB20_10:
	add.s32 	%r565, %r565, 1;
	shr.u32 	%r566, %r566, 1;
	setp.ne.s32	%p18, %r566, 0;
	@%p18 bra 	BB20_8;

BB20_11:
	mov.u32 	%r570, 0;
	ld.param.u64 	%rd281, [kernel_ocl_path_trace_direct_lighting_param_3];
	cvt.rn.f32.u32	%f1393, %r567;
	add.s32 	%r146, %r10, 3;
	and.b32  	%r147, %r146, 1;
	setp.eq.b32	%p19, %r147, 1;
	mul.wide.s32 	%rd67, %r9, 4;
	add.s64 	%rd68, %rd281, %rd67;
	ld.global.u32 	%r20, [%rd68];
	shr.u32 	%r148, %r20, 16;
	and.b32  	%r149, %r20, 65535;
	selp.b32	%r150, %r148, %r149, %p19;
	cvt.rn.f32.u32	%f1394, %r150;
	mul.ftz.f32 	%f1395, %f1394, 0f37800080;
	fma.rn.ftz.f32 	%f1392, %f1393, 0f2F800000, %f1395;
	// inline asm
	cvt.rmi.f32.f32 	%f1391, %f1392;
	// inline asm
	sub.ftz.f32 	%f1, %f1392, %f1391;
	@%p16 bra 	BB20_16;

	add.s32 	%r569, %r137, 64;
	add.s32 	%r153, %r10, 4;
	shl.b32 	%r21, %r153, 5;
	mov.u32 	%r570, 0;
	mov.u32 	%r568, %r570;

BB20_13:
	and.b32  	%r154, %r569, 1;
	setp.eq.b32	%p21, %r154, 1;
	@!%p21 bra 	BB20_15;
	bra.uni 	BB20_14;

BB20_14:
	add.s32 	%r155, %r568, %r21;
	ld.global.u64 	%rd69, [%rd42+264];
	mul.wide.u32 	%rd70, %r155, 4;
	add.s64 	%rd71, %rd69, %rd70;
	ld.global.u32 	%r156, [%rd71];
	xor.b32  	%r570, %r156, %r570;

BB20_15:
	add.s32 	%r568, %r568, 1;
	shr.u32 	%r569, %r569, 1;
	setp.ne.s32	%p22, %r569, 0;
	@%p22 bra 	BB20_13;

BB20_16:
	shr.u32 	%r551, %r20, 16;
	mov.u32 	%r573, 0;
	cvt.rn.f32.u32	%f1398, %r570;
	add.s32 	%r158, %r10, 4;
	and.b32  	%r159, %r158, 1;
	setp.eq.b32	%p23, %r159, 1;
	selp.b32	%r162, %r551, %r149, %p23;
	cvt.rn.f32.u32	%f1399, %r162;
	mul.ftz.f32 	%f1400, %f1399, 0f37800080;
	fma.rn.ftz.f32 	%f1397, %f1398, 0f2F800000, %f1400;
	// inline asm
	cvt.rmi.f32.f32 	%f1396, %f1397;
	// inline asm
	sub.ftz.f32 	%f3883, %f1397, %f1396;
	add.s32 	%r30, %r10, 5;
	@%p16 bra 	BB20_21;

	add.s32 	%r572, %r137, 64;
	shl.b32 	%r31, %r30, 5;
	mov.u32 	%r573, 0;
	mov.u32 	%r571, %r573;

BB20_18:
	and.b32  	%r165, %r572, 1;
	setp.eq.b32	%p25, %r165, 1;
	@!%p25 bra 	BB20_20;
	bra.uni 	BB20_19;

BB20_19:
	add.s32 	%r166, %r571, %r31;
	ld.global.u64 	%rd72, [%rd42+264];
	mul.wide.u32 	%rd73, %r166, 4;
	add.s64 	%rd74, %rd72, %rd73;
	ld.global.u32 	%r167, [%rd74];
	xor.b32  	%r573, %r167, %r573;

BB20_20:
	add.s32 	%r571, %r571, 1;
	shr.u32 	%r572, %r572, 1;
	setp.ne.s32	%p26, %r572, 0;
	@%p26 bra 	BB20_18;

BB20_21:
	add.s32 	%r553, %r10, 5;
	shr.u32 	%r552, %r20, 16;
	ld.param.u64 	%rd286, [kernel_ocl_path_trace_direct_lighting_param_4];
	cvt.rn.f32.u32	%f1403, %r573;
	and.b32  	%r168, %r553, 1;
	setp.eq.b32	%p27, %r168, 1;
	selp.b32	%r171, %r552, %r149, %p27;
	cvt.rn.f32.u32	%f1404, %r171;
	mul.ftz.f32 	%f1405, %f1404, 0f37800080;
	fma.rn.ftz.f32 	%f1402, %f1403, 0f2F800000, %f1405;
	// inline asm
	cvt.rmi.f32.f32 	%f1401, %f1402;
	// inline asm
	sub.ftz.f32 	%f3, %f1402, %f1401;
	ld.global.v4.f32 	{%f1406, %f1407, %f1408, %f1409}, [%rd6+-68];
	mul.wide.s32 	%rd75, %r9, 48;
	add.s64 	%rd76, %rd286, %rd75;
	ld.global.u32 	%r40, [%rd76+16];
	ld.const.u32 	%r41, [%rd4+8];
	setp.gt.s32	%p28, %r41, -1;
	@%p28 bra 	BB20_23;
	bra.uni 	BB20_22;

BB20_23:
	ld.const.u32 	%r555, [%rd4+8];
	add.s32 	%r574, %r555, 1;
	ld.global.u64 	%rd292, [%rd42+192];
	mov.u32 	%r575, 0;

BB20_24:
	shr.s32 	%r174, %r574, 1;
	add.s32 	%r175, %r174, %r575;
	mul.wide.s32 	%rd77, %r175, 16;
	add.s64 	%rd78, %rd292, %rd77;
	ld.global.v4.f32 	{%f1410, %f1411, %f1412, %f1413}, [%rd78];
	setp.gtu.ftz.f32	%p29, %f1410, %f1;
	add.s32 	%r176, %r175, 1;
	add.s32 	%r177, %r574, -1;
	sub.s32 	%r178, %r177, %r174;
	selp.b32	%r575, %r575, %r176, %p29;
	selp.b32	%r574, %r174, %r178, %p29;
	setp.gt.s32	%p30, %r574, 0;
	@%p30 bra 	BB20_24;

	add.s32 	%r576, %r575, -1;
	bra.uni 	BB20_26;

BB20_22:
	ld.global.u64 	%rd292, [%rd42+192];
	mov.u32 	%r576, -1;

BB20_26:
	ld.const.u32 	%r554, [%rd4+8];
	mov.u32 	%r179, 0;
	max.s32 	%r180, %r576, %r179;
	add.s32 	%r181, %r554, -1;
	min.s32 	%r182, %r180, %r181;
	mul.wide.s32 	%rd79, %r182, 16;
	add.s64 	%rd80, %rd292, %rd79;
	ld.global.v4.f32 	{%f1415, %f1416, %f1417, %f1418}, [%rd80];
	mov.b32 	 %r49, %f1416;
	setp.gt.s32	%p31, %r49, -1;
	add.u64 	%rd81, %SP, 32;
	cvta.to.local.u64 	%rd10, %rd81;
	@%p31 bra 	BB20_113;
	bra.uni 	BB20_27;

BB20_113:
	mov.b32 	 %r84, %f1418;
	sqrt.approx.f32 	%f1748, %f3883;
	mov.f32 	%f1749, 0f3F800000;
	sub.ftz.f32 	%f218, %f1749, %f1748;
	mul.ftz.f32 	%f219, %f3, %f1748;
	ld.global.u64 	%rd126, [%rd42+112];
	cvt.s64.s32	%rd20, %r49;
	mul.wide.s32 	%rd127, %r49, 16;
	add.s64 	%rd128, %rd126, %rd127;
	ld.global.v4.u32 	{%r262, %r263, %r264, %r265}, [%rd128];
	ld.global.u64 	%rd129, [%rd42+24];
	mul.wide.u32 	%rd130, %r265, 16;
	add.s64 	%rd131, %rd129, %rd130;
	ld.global.v4.f32 	{%f1750, %f1751, %f1752, %f1753}, [%rd131];
	add.s32 	%r267, %r265, 1;
	mul.wide.u32 	%rd132, %r267, 16;
	add.s64 	%rd133, %rd129, %rd132;
	ld.global.v4.f32 	{%f1757, %f1758, %f1759, %f1760}, [%rd133];
	add.s32 	%r268, %r265, 2;
	mul.wide.u32 	%rd134, %r268, 16;
	add.s64 	%rd135, %rd129, %rd134;
	ld.global.v4.f32 	{%f1764, %f1765, %f1766, %f1767}, [%rd135];
	sub.ftz.f32 	%f1771, %f1749, %f218;
	mul.ftz.f32 	%f1772, %f219, %f1758;
	mul.ftz.f32 	%f1773, %f219, %f1757;
	mul.ftz.f32 	%f1774, %f219, %f1759;
	fma.rn.ftz.f32 	%f1775, %f218, %f1752, %f1774;
	fma.rn.ftz.f32 	%f1776, %f218, %f1750, %f1773;
	fma.rn.ftz.f32 	%f1777, %f218, %f1751, %f1772;
	sub.ftz.f32 	%f1778, %f1771, %f219;
	fma.rn.ftz.f32 	%f3963, %f1778, %f1765, %f1777;
	mov.b32 	 %r269, %f3963;
	fma.rn.ftz.f32 	%f3925, %f1778, %f1764, %f1776;
	mov.b32 	 %r270, %f3925;
	fma.rn.ftz.f32 	%f4001, %f1778, %f1766, %f1775;
	ld.global.u64 	%rd136, [%rd42+248];
	st.local.f32 	[%rd10+8], %f4001;
	mov.b64	%rd137, {%r270, %r269};
	st.local.u64 	[%rd10], %rd137;
	mul.wide.s32 	%rd138, %r84, 4;
	add.s64 	%rd139, %rd136, %rd138;
	ld.global.u32 	%r85, [%rd139];
	and.b32  	%r271, %r85, 67108864;
	setp.eq.s32	%p94, %r271, 0;
	sub.ftz.f32 	%f223, %f1758, %f1751;
	sub.ftz.f32 	%f225, %f1759, %f1752;
	sub.ftz.f32 	%f228, %f1757, %f1750;
	sub.ftz.f32 	%f224, %f1766, %f1752;
	sub.ftz.f32 	%f226, %f1765, %f1751;
	sub.ftz.f32 	%f227, %f1764, %f1750;
	@%p94 bra 	BB20_115;

	mul.ftz.f32 	%f1779, %f223, %f224;
	neg.ftz.f32 	%f1780, %f1779;
	fma.rn.ftz.f32 	%f3930, %f226, %f225, %f1780;
	mul.ftz.f32 	%f1781, %f225, %f227;
	neg.ftz.f32 	%f1782, %f1781;
	fma.rn.ftz.f32 	%f3968, %f224, %f228, %f1782;
	mul.ftz.f32 	%f1783, %f228, %f226;
	neg.ftz.f32 	%f1784, %f1783;
	fma.rn.ftz.f32 	%f4006, %f227, %f223, %f1784;
	bra.uni 	BB20_116;

BB20_27:
	not.b32 	%r50, %r49;
	mad.lo.s32 	%r183, %r50, 5, 4;
	ld.global.u64 	%rd12, [%rd42+200];
	mul.wide.s32 	%rd82, %r183, 16;
	add.s64 	%rd13, %rd12, %rd82;
	ld.global.v4.f32 	{%f1419, %f1420, %f1421, %f1422}, [%rd13];
	mov.b32 	 %r184, %f1419;
	setp.lt.s32	%p32, %r184, %r40;
	@%p32 bra 	BB20_112;
	bra.uni 	BB20_28;

BB20_112:
	mov.u32 	%r261, 0;
	st.local.u32 	[%rd10+60], %r261;
	mov.f32 	%f3890, 0f00000000;
	bra.uni 	BB20_129;

BB20_115:
	mul.ftz.f32 	%f1785, %f225, %f226;
	neg.ftz.f32 	%f1786, %f1785;
	fma.rn.ftz.f32 	%f3930, %f223, %f224, %f1786;
	mul.ftz.f32 	%f1787, %f228, %f224;
	neg.ftz.f32 	%f1788, %f1787;
	fma.rn.ftz.f32 	%f3968, %f225, %f227, %f1788;
	mul.ftz.f32 	%f1789, %f223, %f227;
	neg.ftz.f32 	%f1790, %f1789;
	fma.rn.ftz.f32 	%f4006, %f228, %f226, %f1790;

BB20_116:
	mov.f32 	%f4005, %f4006;
	mov.f32 	%f3967, %f3968;
	mov.f32 	%f3929, %f3930;
	abs.f32 	%f1791, %f3929;
	setp.neu.ftz.f32	%p95, %f1791, 0f00000000;
	@%p95 bra 	BB20_119;

	abs.f32 	%f1792, %f3967;
	setp.neu.ftz.f32	%p96, %f1792, 0f00000000;
	@%p96 bra 	BB20_119;

	abs.f32 	%f1793, %f4005;
	setp.equ.ftz.f32	%p97, %f1793, 0f00000000;
	@%p97 bra 	BB20_120;

BB20_119:
	mul.ftz.f32 	%f1794, %f3967, %f3967;
	fma.rn.ftz.f32 	%f1795, %f3929, %f3929, %f1794;
	fma.rn.ftz.f32 	%f1796, %f4005, %f4005, %f1795;
	rsqrt.approx.ftz.f32 	%f1797, %f1796;
	mul.ftz.f32 	%f4005, %f4005, %f1797;
	mul.ftz.f32 	%f3967, %f3967, %f1797;
	mul.ftz.f32 	%f3929, %f3929, %f1797;

BB20_120:
	mov.f32 	%f4003, %f4005;
	mov.f32 	%f3965, %f3967;
	mov.f32 	%f3927, %f3929;
	mov.b32 	 %r560, %f1416;
	mov.b32 	 %r272, %f3927;
	mov.b32 	 %r273, %f3965;
	st.local.f32 	[%rd10+24], %f4003;
	mov.b64	%rd140, {%r272, %r273};
	st.local.u64 	[%rd10+16], %rd140;
	ld.global.u64 	%rd141, [%rd42+96];
	shl.b64 	%rd142, %rd20, 2;
	add.s64 	%rd143, %rd141, %rd142;
	ld.global.u32 	%r274, [%rd143];
	mov.u32 	%r275, 5;
	mov.u32 	%r276, -1;
	or.b32  	%r86, %r274, 268435456;
	mov.f32 	%f3890, 0f00000000;
	st.local.v2.f32 	[%rd10+48], {%f3890, %f218};
	st.local.f32 	[%rd10+56], %f219;
	st.local.v2.u32 	[%rd10+80], {%r276, %r275};
	mov.u32 	%r277, 1065353216;
	st.local.v4.u32 	[%rd10+64], {%r277, %r84, %r560, %r86};
	and.b32  	%r278, %r85, 33554432;
	setp.ne.s32	%p98, %r278, 0;
	@%p98 bra 	BB20_126;

	mul.lo.s32 	%r279, %r84, 12;
	ld.global.u64 	%rd144, [%rd42+80];
	mul.wide.s32 	%rd145, %r279, 16;
	add.s64 	%rd146, %rd144, %rd145;
	ld.global.v4.f32 	{%f1799, %f1800, %f1801, %f1802}, [%rd146];
	mul.ftz.f32 	%f1805, %f1800, %f3963;
	fma.rn.ftz.f32 	%f1806, %f3925, %f1799, %f1805;
	fma.rn.ftz.f32 	%f1808, %f4001, %f1801, %f1806;
	ld.global.v4.f32 	{%f1810, %f1811, %f1812, %f1813}, [%rd146+16];
	mul.ftz.f32 	%f1816, %f1811, %f3963;
	fma.rn.ftz.f32 	%f1817, %f3925, %f1810, %f1816;
	fma.rn.ftz.f32 	%f1819, %f4001, %f1812, %f1817;
	ld.global.v4.f32 	{%f1821, %f1822, %f1823, %f1824}, [%rd146+32];
	mul.ftz.f32 	%f1827, %f1822, %f3963;
	fma.rn.ftz.f32 	%f1828, %f3925, %f1821, %f1827;
	fma.rn.ftz.f32 	%f1830, %f4001, %f1823, %f1828;
	add.ftz.f32 	%f3963, %f1813, %f1819;
	mov.b32 	 %r280, %f3963;
	add.ftz.f32 	%f3925, %f1802, %f1808;
	mov.b32 	 %r281, %f3925;
	add.ftz.f32 	%f4001, %f1824, %f1830;
	st.local.f32 	[%rd10+8], %f4001;
	mov.b64	%rd147, {%r281, %r280};
	st.local.u64 	[%rd10], %rd147;
	mul.ftz.f32 	%f1832, %f1800, %f3965;
	fma.rn.ftz.f32 	%f1833, %f3927, %f1799, %f1832;
	fma.rn.ftz.f32 	%f3928, %f4003, %f1801, %f1833;
	mul.ftz.f32 	%f1834, %f1811, %f3965;
	fma.rn.ftz.f32 	%f1835, %f3927, %f1810, %f1834;
	fma.rn.ftz.f32 	%f3966, %f4003, %f1812, %f1835;
	mul.ftz.f32 	%f1836, %f1822, %f3965;
	fma.rn.ftz.f32 	%f1837, %f3927, %f1821, %f1836;
	fma.rn.ftz.f32 	%f4004, %f4003, %f1823, %f1837;
	abs.f32 	%f1838, %f3928;
	setp.neu.ftz.f32	%p99, %f1838, 0f00000000;
	@%p99 bra 	BB20_124;

	abs.f32 	%f1839, %f3966;
	setp.neu.ftz.f32	%p100, %f1839, 0f00000000;
	@%p100 bra 	BB20_124;

	abs.f32 	%f1840, %f4004;
	setp.equ.ftz.f32	%p101, %f1840, 0f00000000;
	@%p101 bra 	BB20_125;

BB20_124:
	mul.ftz.f32 	%f1841, %f3966, %f3966;
	fma.rn.ftz.f32 	%f1842, %f3928, %f3928, %f1841;
	fma.rn.ftz.f32 	%f1843, %f4004, %f4004, %f1842;
	rsqrt.approx.ftz.f32 	%f1844, %f1843;
	mul.ftz.f32 	%f4004, %f4004, %f1844;
	mul.ftz.f32 	%f3966, %f3966, %f1844;
	mul.ftz.f32 	%f3928, %f3928, %f1844;

BB20_125:
	mov.f32 	%f4003, %f4004;
	mov.f32 	%f3965, %f3966;
	mov.f32 	%f3927, %f3928;
	mov.b32 	 %r282, %f3927;
	mov.b32 	 %r283, %f3965;
	st.local.f32 	[%rd10+24], %f4003;
	mov.b64	%rd148, {%r282, %r283};
	st.local.u64 	[%rd10+16], %rd148;

BB20_126:
	mov.f32 	%f4000, %f4001;
	mov.f32 	%f4002, %f4003;
	mov.f32 	%f3962, %f3963;
	mov.f32 	%f3964, %f3965;
	mov.f32 	%f3924, %f3925;
	mov.f32 	%f3926, %f3927;
	sub.ftz.f32 	%f1846, %f4000, %f1408;
	sub.ftz.f32 	%f1847, %f3924, %f1406;
	sub.ftz.f32 	%f1848, %f3962, %f1407;
	mul.ftz.f32 	%f1849, %f1848, %f1848;
	fma.rn.ftz.f32 	%f1850, %f1847, %f1847, %f1849;
	fma.rn.ftz.f32 	%f1851, %f1846, %f1846, %f1850;
	sqrt.approx.f32 	%f4179, %f1851;
	st.local.f32 	[%rd10+48], %f4179;
	div.approx.ftz.f32 	%f4165, %f1848, %f4179;
	mov.b32 	 %r284, %f4165;
	div.approx.ftz.f32 	%f4164, %f1847, %f4179;
	mov.b32 	 %r285, %f4164;
	div.approx.ftz.f32 	%f4166, %f1846, %f4179;
	st.local.f32 	[%rd10+40], %f4166;
	mov.b64	%rd149, {%r285, %r284};
	st.local.u64 	[%rd10+32], %rd149;
	neg.ftz.f32 	%f1852, %f4164;
	neg.ftz.f32 	%f1853, %f4165;
	mul.ftz.f32 	%f1854, %f3964, %f1853;
	fma.rn.ftz.f32 	%f1855, %f3926, %f1852, %f1854;
	neg.ftz.f32 	%f1856, %f4166;
	fma.rn.ftz.f32 	%f1857, %f4002, %f1856, %f1855;
	abs.f32 	%f271, %f1857;
	setp.equ.ftz.f32	%p102, %f271, 0f00000000;
	@%p102 bra 	BB20_128;

	mul.ftz.f32 	%f1858, %f4179, %f4179;
	ld.const.f32 	%f1859, [%rd4+16];
	mul.ftz.f32 	%f1860, %f1858, %f1859;
	div.approx.ftz.f32 	%f3890, %f1860, %f271;

BB20_128:
	mov.f32 	%f3889, 0f3F800000;
	mov.b32 	 %r286, %f1417;
	st.local.f32 	[%rd10+60], %f3890;
	or.b32  	%r287, %r86, %r286;
	st.local.u32 	[%rd10+76], %r287;
	bra.uni 	BB20_129;

BB20_28:
	ld.global.v4.f32 	{%f1424, %f1425, %f1426, %f1427}, [%rd13+-48];
	ld.global.v4.f32 	{%f1428, %f1429, %f1430, %f1431}, [%rd13+-64];
	mov.b32 	 %r51, %f1428;
	st.local.v2.u32 	[%rd10+80], {%r50, %r51};
	mov.b32 	 %r185, %f1424;
	mov.u32 	%r186, -1;
	st.local.v2.u32 	[%rd10+72], {%r186, %r185};
	st.local.u32 	[%rd10+68], %r186;
	st.local.f32 	[%rd10+52], %f3883;
	st.local.f32 	[%rd10+56], %f3;
	setp.eq.s32	%p33, %r51, 1;
	@%p33 bra 	BB20_99;
	bra.uni 	BB20_29;

BB20_99:
	mov.f32 	%f3931, %f1429;
	mov.f32 	%f3969, %f1430;
	mov.f32 	%f4007, %f1431;
	setp.leu.ftz.f32	%p84, %f1425, 0f00000000;
	@%p84 bra 	BB20_111;

	setp.neu.ftz.f32	%p85, %f1429, %f1430;
	setp.neu.ftz.f32	%p86, %f1429, %f1431;
	or.pred  	%p87, %p85, %p86;
	sub.ftz.f32 	%f182, %f1431, %f1430;
	@%p87 bra 	BB20_102;
	bra.uni 	BB20_101;

BB20_102:
	sub.ftz.f32 	%f3887, %f1429, %f1431;
	sub.ftz.f32 	%f3888, %f1430, %f1429;
	bra.uni 	BB20_103;

BB20_29:
	setp.eq.s32	%p34, %r51, 2;
	@%p34 bra 	BB20_55;
	bra.uni 	BB20_30;

BB20_55:
	ld.const.f32 	%f112, [%rd4+32];
	setp.leu.ftz.f32	%p53, %f112, 0f00000000;
	mov.f32 	%f3882, %f112;
	@%p53 bra 	BB20_64;

	ld.const.u32 	%r52, [%rd4+36];
	mov.u32 	%r578, 0;
	setp.lt.s32	%p54, %r52, 1;
	@%p54 bra 	BB20_59;

	ld.const.u32 	%r53, [%rd4+40];
	mov.u32 	%r578, 0;
	mov.u32 	%r577, %r578;

BB20_58:
	add.s32 	%r205, %r53, %r577;
	mul.lo.s32 	%r206, %r205, 5;
	mul.wide.s32 	%rd91, %r206, 16;
	add.s64 	%rd92, %rd12, %rd91;
	ld.global.v4.f32 	{%f1525, %f1526, %f1527, %f1528}, [%rd92];
	ld.global.v4.f32 	{%f1532, %f1533, %f1534, %f1535}, [%rd92+48];
	sub.ftz.f32 	%f1539, %f1408, %f1528;
	sub.ftz.f32 	%f1540, %f1406, %f1526;
	sub.ftz.f32 	%f1541, %f1407, %f1527;
	mul.ftz.f32 	%f1542, %f1534, %f1541;
	fma.rn.ftz.f32 	%f1543, %f1533, %f1540, %f1542;
	fma.rn.ftz.f32 	%f1544, %f1535, %f1539, %f1543;
	setp.gtu.ftz.f32	%p55, %f1544, 0f38D1B717;
	selp.u32	%r207, 1, 0, %p55;
	add.s32 	%r578, %r207, %r578;
	add.s32 	%r577, %r577, 1;
	setp.lt.s32	%p56, %r577, %r52;
	@%p56 bra 	BB20_58;

BB20_59:
	setp.gt.s32	%p57, %r578, 0;
	@%p57 bra 	BB20_62;
	bra.uni 	BB20_60;

BB20_62:
	setp.equ.ftz.f32	%p59, %f112, 0f3F800000;
	setp.gtu.ftz.f32	%p60, %f112, %f3883;
	or.pred  	%p61, %p59, %p60;
	@%p61 bra 	BB20_76;
	bra.uni 	BB20_63;

BB20_76:
	setp.geu.ftz.f32	%p72, %f112, 0f3F800000;
	@%p72 bra 	BB20_78;

	div.approx.ftz.f32 	%f3883, %f3883, %f112;

BB20_78:
	cvt.rn.f32.s32	%f138, %r578;
	mul.rn.f32 	%f139, %f3, %f138;
	cvt.rzi.ftz.s32.f32	%r586, %f139;
	mov.f32 	%f4166, 0f00000000;
	mov.f32 	%f4165, %f4166;
	mov.f32 	%f4164, %f4166;
	mov.u32 	%r587, 0;
	@%p54 bra 	BB20_89;

	cvt.rn.f32.s32	%f1609, %r586;
	sub.ftz.f32 	%f140, %f139, %f1609;
	ld.const.u32 	%r74, [%rd4+40];
	mov.u32 	%r587, 0;

BB20_80:
	add.s32 	%r233, %r74, %r587;
	mul.lo.s32 	%r234, %r233, 5;
	mul.wide.s32 	%rd105, %r234, 16;
	add.s64 	%rd16, %rd12, %rd105;
	ld.global.v4.f32 	{%f1610, %f1611, %f1612, %f1613}, [%rd16];
	ld.global.v4.f32 	{%f1614, %f1615, %f1616, %f1617}, [%rd16+48];
	sub.ftz.f32 	%f1621, %f1408, %f1613;
	sub.ftz.f32 	%f1622, %f1406, %f1611;
	sub.ftz.f32 	%f1623, %f1407, %f1612;
	mul.ftz.f32 	%f1624, %f1616, %f1623;
	fma.rn.ftz.f32 	%f1625, %f1615, %f1622, %f1624;
	fma.rn.ftz.f32 	%f1626, %f1617, %f1621, %f1625;
	setp.leu.ftz.f32	%p74, %f1626, 0f38D1B717;
	@%p74 bra 	BB20_83;

	setp.eq.s32	%p75, %r586, 0;
	@%p75 bra 	BB20_85;

	add.s32 	%r586, %r586, -1;

BB20_83:
	add.s32 	%r587, %r587, 1;
	setp.lt.s32	%p76, %r587, %r52;
	@%p76 bra 	BB20_80;

	add.u64 	%rd106, %SP, 16;
	cvta.to.local.u64 	%rd107, %rd106;
	mov.b32 	 %r235, %f1611;
	mov.b32 	 %r236, %f1612;
	st.local.f32 	[%rd107+8], %f1613;
	mov.b64	%rd108, {%r235, %r236};
	st.local.u64 	[%rd107], %rd108;
	mov.f32 	%f4166, 0f00000000;
	mov.f32 	%f4165, %f4166;
	mov.f32 	%f4164, %f4166;
	bra.uni 	BB20_89;

BB20_30:
	mov.b32 	 %r187, %f1429;
	mov.b32 	 %r188, %f1430;
	mov.f32 	%f3934, %f1429;
	mov.f32 	%f3972, %f1430;
	mov.f32 	%f4010, %f1431;
	st.local.f32 	[%rd10+8], %f1431;
	mov.b64	%rd83, {%r187, %r188};
	st.local.u64 	[%rd10], %rd83;
	or.b32  	%r189, %r51, 4;
	setp.eq.s32	%p35, %r189, 4;
	@%p35 bra 	BB20_31;
	bra.uni 	BB20_52;

BB20_31:
	setp.leu.ftz.f32	%p36, %f1425, 0f00000000;
	@%p36 bra 	BB20_44;

	sub.ftz.f32 	%f3873, %f1407, %f1430;
	sub.ftz.f32 	%f3874, %f1408, %f1431;
	sub.ftz.f32 	%f3872, %f1406, %f1429;
	abs.f32 	%f1432, %f3872;
	setp.neu.ftz.f32	%p37, %f1432, 0f00000000;
	@%p37 bra 	BB20_35;

	abs.f32 	%f1433, %f3873;
	setp.neu.ftz.f32	%p38, %f1433, 0f00000000;
	@%p38 bra 	BB20_35;

	abs.f32 	%f1434, %f3874;
	setp.equ.ftz.f32	%p39, %f1434, 0f00000000;
	@%p39 bra 	BB20_36;

BB20_35:
	mul.ftz.f32 	%f1435, %f3873, %f3873;
	fma.rn.ftz.f32 	%f1436, %f3872, %f3872, %f1435;
	fma.rn.ftz.f32 	%f1437, %f3874, %f3874, %f1436;
	rsqrt.approx.ftz.f32 	%f1438, %f1437;
	mul.ftz.f32 	%f3874, %f3874, %f1438;
	mul.ftz.f32 	%f3873, %f3873, %f1438;
	mul.ftz.f32 	%f3872, %f3872, %f1438;

BB20_36:
	setp.neu.ftz.f32	%p40, %f3872, %f3873;
	setp.neu.ftz.f32	%p41, %f3872, %f3874;
	or.pred  	%p42, %p40, %p41;
	sub.ftz.f32 	%f37, %f3874, %f3873;
	@%p42 bra 	BB20_38;
	bra.uni 	BB20_37;

BB20_38:
	sub.ftz.f32 	%f3876, %f3872, %f3874;
	sub.ftz.f32 	%f3877, %f3873, %f3872;
	bra.uni 	BB20_39;

BB20_101:
	add.ftz.f32 	%f3887, %f1429, %f1431;
	neg.ftz.f32 	%f1696, %f1430;
	sub.ftz.f32 	%f3888, %f1696, %f1429;

BB20_103:
	mov.f32 	%f3886, %f182;
	abs.f32 	%f1697, %f3886;
	setp.neu.ftz.f32	%p88, %f1697, 0f00000000;
	@%p88 bra 	BB20_106;

	abs.f32 	%f1698, %f3887;
	setp.neu.ftz.f32	%p89, %f1698, 0f00000000;
	@%p89 bra 	BB20_106;

	abs.f32 	%f1699, %f3888;
	setp.equ.ftz.f32	%p90, %f1699, 0f00000000;
	@%p90 bra 	BB20_107;

BB20_106:
	mul.ftz.f32 	%f1700, %f3887, %f3887;
	fma.rn.ftz.f32 	%f1701, %f3886, %f3886, %f1700;
	fma.rn.ftz.f32 	%f1702, %f3888, %f3888, %f1701;
	rsqrt.approx.ftz.f32 	%f1703, %f1702;
	mul.ftz.f32 	%f3888, %f3888, %f1703;
	mul.ftz.f32 	%f3887, %f3887, %f1703;
	mul.ftz.f32 	%f3886, %f3886, %f1703;

BB20_107:
	mul.ftz.f32 	%f1704, %f1431, %f3887;
	neg.ftz.f32 	%f1705, %f1704;
	mul.ftz.f32 	%f1706, %f1429, %f3888;
	neg.ftz.f32 	%f1707, %f1706;
	mul.ftz.f32 	%f1708, %f1430, %f3886;
	neg.ftz.f32 	%f1709, %f1708;
	fma.rn.ftz.f32 	%f1710, %f1430, %f3888, %f1705;
	fma.rn.ftz.f32 	%f1711, %f1431, %f3886, %f1707;
	fma.rn.ftz.f32 	%f1712, %f1429, %f3887, %f1709;
	mul.ftz.f32 	%f1713, %f3883, 0f40C90FDB;
	cos.approx.ftz.f32 	%f1714, %f1713;
	sqrt.approx.f32 	%f1715, %f3;
	sin.approx.ftz.f32 	%f1716, %f1713;
	mul.ftz.f32 	%f1717, %f1715, %f1714;
	mul.ftz.f32 	%f1718, %f1715, %f1716;
	mul.ftz.f32 	%f1719, %f1712, %f1718;
	mul.ftz.f32 	%f1720, %f1711, %f1718;
	mul.ftz.f32 	%f1721, %f1710, %f1718;
	fma.rn.ftz.f32 	%f1722, %f3886, %f1717, %f1721;
	fma.rn.ftz.f32 	%f1723, %f3887, %f1717, %f1720;
	fma.rn.ftz.f32 	%f1724, %f3888, %f1717, %f1719;
	fma.rn.ftz.f32 	%f4007, %f1724, %f1425, %f1431;
	fma.rn.ftz.f32 	%f206, %f1723, %f1425, %f1430;
	fma.rn.ftz.f32 	%f205, %f1722, %f1425, %f1429;
	mov.f32 	%f3931, %f205;
	mov.f32 	%f3969, %f206;
	abs.f32 	%f1725, %f205;
	setp.neu.ftz.f32	%p91, %f1725, 0f00000000;
	@%p91 bra 	BB20_110;

	abs.f32 	%f1726, %f206;
	setp.neu.ftz.f32	%p92, %f1726, 0f00000000;
	@%p92 bra 	BB20_110;

	abs.f32 	%f1727, %f4007;
	setp.equ.ftz.f32	%p93, %f1727, 0f00000000;
	@%p93 bra 	BB20_111;

BB20_110:
	mul.ftz.f32 	%f1728, %f206, %f206;
	fma.rn.ftz.f32 	%f1729, %f205, %f205, %f1728;
	fma.rn.ftz.f32 	%f1730, %f4007, %f4007, %f1729;
	rsqrt.approx.ftz.f32 	%f1731, %f1730;
	mul.ftz.f32 	%f4007, %f4007, %f1731;
	mul.ftz.f32 	%f3969, %f206, %f1731;
	mul.ftz.f32 	%f3931, %f205, %f1731;

BB20_111:
	mov.f32 	%f4002, %f4007;
	mov.f32 	%f3964, %f3969;
	mov.f32 	%f3926, %f3931;
	mov.b32 	 %r256, %f3926;
	mov.b32 	 %r257, %f3964;
	st.local.f32 	[%rd10+8], %f4002;
	mov.b64	%rd124, {%r256, %r257};
	st.local.u64 	[%rd10], %rd124;
	st.local.f32 	[%rd10+24], %f4002;
	st.local.u64 	[%rd10+16], %rd124;
	neg.ftz.f32 	%f4164, %f3926;
	mov.b32 	 %r258, %f4164;
	neg.ftz.f32 	%f4165, %f3964;
	mov.b32 	 %r259, %f4165;
	neg.ftz.f32 	%f4166, %f4002;
	st.local.f32 	[%rd10+40], %f4166;
	mov.b64	%rd125, {%r258, %r259};
	st.local.u64 	[%rd10+32], %rd125;
	mov.u32 	%r260, 2139095039;
	st.local.u32 	[%rd10+48], %r260;
	mul.ftz.f32 	%f1733, %f1430, %f3964;
	fma.rn.ftz.f32 	%f1734, %f1429, %f3926, %f1733;
	fma.rn.ftz.f32 	%f1735, %f1431, %f4002, %f1734;
	mul.ftz.f32 	%f1736, %f1735, %f1735;
	mul.ftz.f32 	%f1737, %f1735, %f1736;
	div.approx.ftz.f32 	%f3890, %f1427, %f1737;
	st.local.f32 	[%rd10+60], %f3890;
	ld.const.f32 	%f1738, [%rd4+24];
	mul.ftz.f32 	%f3889, %f3890, %f1738;
	st.local.f32 	[%rd10+64], %f3889;
	bra.uni 	BB20_98;

BB20_52:
	add.u64 	%rd287, %SP, 32;
	ld.global.v4.f32 	{%f1495, %f1496, %f1497, %f1498}, [%rd13+-32];
	ld.global.v4.f32 	{%f1502, %f1503, %f1504, %f1505}, [%rd13+-16];
	mov.f32 	%f3932, %f1503;
	mov.f32 	%f3970, %f1504;
	mov.f32 	%f4008, %f1505;
	mov.b32 	 %r196, %f1504;
	mov.b32 	 %r197, %f1503;
	mov.u16 	%rs7, 1;
	cvt.u32.u16	%r198, %rs7;
	// Callseq Start 411
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 16 .b8 param0[16];
	st.param.v4.f32	[param0+0], {%f1406, %f1407, %f1408, %f1506};
	.param .b64 param1;
	st.param.b64	[param1+0], %rd287;
	.param .align 16 .b8 param2[16];
	st.param.v4.f32	[param2+0], {%f1425, %f1426, %f1427, %f1507};
	.param .align 16 .b8 param3[16];
	st.param.v4.f32	[param3+0], {%f1496, %f1497, %f1498, %f1508};
	.param .b32 param4;
	st.param.f32	[param4+0], %f3883;
	.param .b32 param5;
	st.param.f32	[param5+0], %f3;
	.param .b32 param6;
	st.param.b32	[param6+0], %r198;
	.param .b32 retval0;
	call.uni (retval0), 
	area_light_sample, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6
	);
	ld.param.f32	%f3890, [retval0+0];
	
	//{
	}// Callseq End 411
	st.local.f32 	[%rd10+60], %f3890;
	mul.ftz.f32 	%f3880, %f1495, 0f3E800000;
	st.local.f32 	[%rd10+64], %f3880;
	st.local.f32 	[%rd10+24], %f1505;
	mov.b64	%rd88, {%r197, %r196};
	st.local.u64 	[%rd10+16], %rd88;
	ld.local.v4.f32 	{%f1510, %f1511, %f1512, %f1513}, [%rd10];
	mov.f32 	%f3971, %f1511;
	mov.f32 	%f3933, %f1510;
	mov.f32 	%f4009, %f1512;
	sub.ftz.f32 	%f1514, %f1512, %f1408;
	sub.ftz.f32 	%f1515, %f1510, %f1406;
	sub.ftz.f32 	%f1516, %f1511, %f1407;
	mul.ftz.f32 	%f1517, %f1516, %f1516;
	fma.rn.ftz.f32 	%f1518, %f1515, %f1515, %f1517;
	fma.rn.ftz.f32 	%f1519, %f1514, %f1514, %f1518;
	sqrt.approx.f32 	%f4180, %f1519;
	st.local.f32 	[%rd10+48], %f4180;
	div.approx.ftz.f32 	%f4165, %f1516, %f4180;
	mov.b32 	 %r199, %f4165;
	div.approx.ftz.f32 	%f4164, %f1515, %f4180;
	mov.b32 	 %r200, %f4164;
	div.approx.ftz.f32 	%f4166, %f1514, %f4180;
	st.local.f32 	[%rd10+40], %f4166;
	mov.b64	%rd89, {%r200, %r199};
	st.local.u64 	[%rd10+32], %rd89;
	mul.ftz.f32 	%f1520, %f1504, %f4165;
	fma.rn.ftz.f32 	%f1521, %f4164, %f1503, %f1520;
	fma.rn.ftz.f32 	%f1522, %f4166, %f1505, %f1521;
	setp.leu.ftz.f32	%p52, %f1522, 0f00000000;
	@%p52 bra 	BB20_54;

	mov.u32 	%r556, 0;
	st.local.u32 	[%rd10+60], %r556;
	mov.f32 	%f3890, 0f00000000;
	bra.uni 	BB20_54;

BB20_60:
	mov.f32 	%f1545, 0f00000000;
	setp.neu.ftz.f32	%p58, %f112, 0f3F800000;
	mov.f32 	%f3882, %f1545;
	@%p58 bra 	BB20_64;

	mov.u32 	%r208, 1034090883;
	st.local.u32 	[%rd10+60], %r208;
	fma.rn.ftz.f32 	%f4166, %f3883, 0fC0000000, 0f3F800000;
	neg.ftz.f32 	%f1547, %f4166;
	fma.rn.ftz.f32 	%f1548, %f1547, %f4166, 0f3F800000;
	mov.f32 	%f1549, 0f00000000;
	max.f32 	%f1550, %f1549, %f1548;
	sqrt.approx.f32 	%f1551, %f1550;
	mul.ftz.f32 	%f1552, %f3, 0f40C90FDB;
	cos.approx.ftz.f32 	%f1553, %f1552;
	mul.ftz.f32 	%f4164, %f1551, %f1553;
	sin.approx.ftz.f32 	%f1554, %f1552;
	mul.ftz.f32 	%f4165, %f1551, %f1554;
	mov.f32 	%f3885, 0f3DA2F983;
	bra.uni 	BB20_97;

BB20_63:
	sub.ftz.f32 	%f1555, %f3883, %f112;
	mov.f32 	%f1556, 0f3F800000;
	sub.ftz.f32 	%f1557, %f1556, %f112;
	div.approx.ftz.f32 	%f3883, %f1555, %f1557;
	mov.f32 	%f3882, %f112;

BB20_64:
	mov.u32 	%r580, -1;
	ld.const.u32 	%r59, [%rd4+28];
	ld.global.u64 	%rd14, [%rd42+208];
	setp.lt.s32	%p62, %r59, 1;
	@%p62 bra 	BB20_68;

	mov.u32 	%r579, 0;
	mov.u32 	%r583, %r59;

BB20_66:
	mov.u32 	%r60, %r583;
	shr.s32 	%r211, %r60, 1;
	add.s32 	%r212, %r211, %r579;
	mul.wide.s32 	%rd93, %r212, 8;
	add.s64 	%rd94, %rd14, %rd93;
	ld.global.v2.f32 	{%f1558, %f1559}, [%rd94];
	setp.ltu.ftz.f32	%p63, %f1559, %f3;
	add.s32 	%r213, %r212, 1;
	add.s32 	%r214, %r60, -1;
	sub.s32 	%r215, %r214, %r211;
	selp.b32	%r579, %r213, %r579, %p63;
	selp.b32	%r63, %r215, %r211, %p63;
	setp.gt.s32	%p64, %r63, 0;
	mov.u32 	%r583, %r63;
	@%p64 bra 	BB20_66;

	add.s32 	%r580, %r579, -1;

BB20_68:
	mov.u32 	%r585, -1;
	mov.u32 	%r584, 0;
	max.s32 	%r218, %r584, %r580;
	mul.wide.s32 	%rd95, %r218, 8;
	add.s64 	%rd96, %rd14, %rd95;
	mul.wide.s32 	%rd97, %r59, 8;
	add.s64 	%rd98, %rd14, %rd97;
	ld.global.v2.f32 	{%f1561, %f1562}, [%rd98];
	ld.global.v2.f32 	{%f1563, %f1564}, [%rd96];
	sub.ftz.f32 	%f1565, %f3, %f1564;
	ld.global.v2.f32 	{%f1566, %f1567}, [%rd96+8];
	sub.ftz.f32 	%f1569, %f1567, %f1564;
	div.approx.ftz.f32 	%f1570, %f1565, %f1569;
	cvt.rn.f32.s32	%f1571, %r218;
	add.ftz.f32 	%f1572, %f1571, %f1570;
	cvt.rn.f32.s32	%f123, %r59;
	div.approx.ftz.f32 	%f124, %f1572, %f123;
	add.s32 	%r219, %r59, 1;
	mul.lo.s32 	%r66, %r218, %r219;
	ld.global.u64 	%rd15, [%rd42+216];
	@%p62 bra 	BB20_72;

	mov.u32 	%r582, %r59;

BB20_70:
	shr.s32 	%r220, %r582, 1;
	add.s32 	%r221, %r220, %r584;
	add.s32 	%r222, %r221, %r66;
	mul.wide.s32 	%rd99, %r222, 8;
	add.s64 	%rd100, %rd15, %rd99;
	ld.global.v2.f32 	{%f1573, %f1574}, [%rd100];
	setp.ltu.ftz.f32	%p66, %f1574, %f3883;
	add.s32 	%r223, %r221, 1;
	add.s32 	%r224, %r582, -1;
	sub.s32 	%r225, %r224, %r220;
	selp.b32	%r584, %r223, %r584, %p66;
	selp.b32	%r582, %r225, %r220, %p66;
	setp.gt.s32	%p67, %r582, 0;
	@%p67 bra 	BB20_70;

	add.s32 	%r585, %r584, -1;

BB20_72:
	mov.u32 	%r226, 0;
	max.s32 	%r227, %r226, %r585;
	add.s32 	%r228, %r227, %r66;
	mul.wide.s32 	%rd101, %r228, 8;
	add.s64 	%rd102, %rd15, %rd101;
	add.s32 	%r229, %r66, %r59;
	mul.wide.s32 	%rd103, %r229, 8;
	add.s64 	%rd104, %rd15, %rd103;
	ld.global.v2.f32 	{%f1577, %f1578}, [%rd102];
	sub.ftz.f32 	%f1579, %f3883, %f1578;
	ld.global.v2.f32 	{%f1580, %f1581}, [%rd102+8];
	sub.ftz.f32 	%f1583, %f1581, %f1578;
	div.approx.ftz.f32 	%f1584, %f1579, %f1583;
	cvt.rn.f32.s32	%f1585, %r227;
	add.ftz.f32 	%f1586, %f1585, %f1584;
	div.approx.ftz.f32 	%f127, %f1586, %f123;
	ld.global.v2.f32 	{%f1587, %f1588}, [%rd104];
	mul.ftz.f32 	%f128, %f1561, %f1587;
	mul.ftz.f32 	%f1590, %f124, 0f40490FDB;
	sin.approx.ftz.f32 	%f129, %f1590;
	setp.equ.ftz.f32	%p68, %f129, 0f00000000;
	setp.equ.ftz.f32	%p69, %f128, 0f00000000;
	or.pred  	%p70, %p68, %p69;
	mov.f32 	%f3885, 0f00000000;
	@%p70 bra 	BB20_74;

	mul.ftz.f32 	%f1591, %f1563, %f1577;
	mul.ftz.f32 	%f1592, %f129, 0f419DE9E7;
	mul.ftz.f32 	%f1593, %f128, %f1592;
	div.approx.ftz.f32 	%f3885, %f1591, %f1593;

BB20_74:
	st.local.f32 	[%rd10+60], %f3885;
	fma.rn.ftz.f32 	%f1594, %f124, 0fC0490FDB, 0f40490FDB;
	sin.approx.ftz.f32 	%f1595, %f1594;
	fma.rn.ftz.f32 	%f1596, %f127, 0fC0C90FDB, 0f40490FDB;
	cos.approx.ftz.f32 	%f1597, %f1596;
	mul.ftz.f32 	%f4164, %f1595, %f1597;
	sin.approx.ftz.f32 	%f1598, %f1596;
	mul.ftz.f32 	%f4165, %f1595, %f1598;
	cos.approx.ftz.f32 	%f4166, %f1594;
	setp.leu.ftz.f32	%p71, %f3882, 0f00000000;
	@%p71 bra 	BB20_97;

	mov.u32 	%r230, -1;
	// Callseq Start 412
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd42;
	.param .align 16 .b8 param1[16];
	st.param.v4.f32	[param1+0], {%f1406, %f1407, %f1408, %f1599};
	.param .align 16 .b8 param2[16];
	st.param.v4.f32	[param2+0], {%f4164, %f4165, %f4166, %f1600};
	.param .b32 param3;
	st.param.b32	[param3+0], %r230;
	.param .b32 retval0;
	call.uni (retval0), 
	background_portal_pdf, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.f32	%f1601, [retval0+0];
	
	//{
	}// Callseq End 412
	mov.f32 	%f1602, 0f3F800000;
	sub.ftz.f32 	%f1603, %f1602, %f3882;
	mul.ftz.f32 	%f1604, %f1603, %f3885;
	fma.rn.ftz.f32 	%f3885, %f3882, %f1601, %f1604;

BB20_96:
	st.local.f32 	[%rd10+60], %f3885;

BB20_97:
	mov.b32 	 %r250, %f4164;
	mov.b32 	 %r251, %f4165;
	neg.ftz.f32 	%f3926, %f4164;
	mov.b32 	 %r252, %f3926;
	neg.ftz.f32 	%f3964, %f4165;
	mov.b32 	 %r253, %f3964;
	neg.ftz.f32 	%f4002, %f4166;
	st.local.f32 	[%rd10+8], %f4002;
	mov.b64	%rd121, {%r252, %r253};
	st.local.u64 	[%rd10], %rd121;
	st.local.f32 	[%rd10+24], %f4002;
	st.local.u64 	[%rd10+16], %rd121;
	st.local.f32 	[%rd10+40], %f4166;
	mov.b64	%rd122, {%r250, %r251};
	st.local.u64 	[%rd10+32], %rd122;
	mov.u32 	%r254, 2139095039;
	st.local.u32 	[%rd10+48], %r254;
	mov.u32 	%r255, 1065353216;
	st.local.u32 	[%rd10+64], %r255;
	ld.global.u64 	%rd123, [%rd42];
	ld.const.f32 	%f1693, [%rd123+1188];
	mul.rn.f32 	%f3890, %f3885, %f1693;
	st.local.f32 	[%rd10+60], %f3890;
	mov.f32 	%f3889, 0f3F800000;

BB20_98:
	mov.f32 	%f4179, 0f7F7FFFFF;
	mov.f32 	%f3924, %f3926;
	mov.f32 	%f3962, %f3964;
	mov.f32 	%f4000, %f4002;
	bra.uni 	BB20_129;

BB20_37:
	add.ftz.f32 	%f3876, %f3872, %f3874;
	neg.ftz.f32 	%f1441, %f3873;
	sub.ftz.f32 	%f3877, %f1441, %f3872;

BB20_39:
	mov.f32 	%f3875, %f37;
	abs.f32 	%f1442, %f3875;
	setp.neu.ftz.f32	%p43, %f1442, 0f00000000;
	@%p43 bra 	BB20_42;

	abs.f32 	%f1443, %f3876;
	setp.neu.ftz.f32	%p44, %f1443, 0f00000000;
	@%p44 bra 	BB20_42;

	abs.f32 	%f1444, %f3877;
	setp.equ.ftz.f32	%p45, %f1444, 0f00000000;
	@%p45 bra 	BB20_43;

BB20_42:
	mul.ftz.f32 	%f1445, %f3876, %f3876;
	fma.rn.ftz.f32 	%f1446, %f3875, %f3875, %f1445;
	fma.rn.ftz.f32 	%f1447, %f3877, %f3877, %f1446;
	rsqrt.approx.ftz.f32 	%f1448, %f1447;
	mul.ftz.f32 	%f3877, %f3877, %f1448;
	mul.ftz.f32 	%f3876, %f3876, %f1448;
	mul.ftz.f32 	%f3875, %f3875, %f1448;

BB20_43:
	mul.ftz.f32 	%f1449, %f3874, %f3876;
	neg.ftz.f32 	%f1450, %f1449;
	mul.ftz.f32 	%f1451, %f3872, %f3877;
	neg.ftz.f32 	%f1452, %f1451;
	mul.ftz.f32 	%f1453, %f3873, %f3875;
	neg.ftz.f32 	%f1454, %f1453;
	fma.rn.ftz.f32 	%f1455, %f3872, %f3876, %f1454;
	fma.rn.ftz.f32 	%f1456, %f3874, %f3875, %f1452;
	fma.rn.ftz.f32 	%f1457, %f3873, %f3877, %f1450;
	mul.ftz.f32 	%f1458, %f3883, 0f40C90FDB;
	cos.approx.ftz.f32 	%f1459, %f1458;
	sqrt.approx.f32 	%f1460, %f3;
	sin.approx.ftz.f32 	%f1461, %f1458;
	mul.ftz.f32 	%f1462, %f1460, %f1459;
	mul.ftz.f32 	%f1463, %f1460, %f1461;
	mul.ftz.f32 	%f1464, %f1457, %f1463;
	mul.ftz.f32 	%f1465, %f1456, %f1463;
	mul.ftz.f32 	%f1466, %f1455, %f1463;
	fma.rn.ftz.f32 	%f1467, %f3877, %f1462, %f1466;
	fma.rn.ftz.f32 	%f1468, %f3876, %f1462, %f1465;
	fma.rn.ftz.f32 	%f1469, %f3875, %f1462, %f1464;
	fma.rn.ftz.f32 	%f3934, %f1425, %f1469, %f1429;
	mov.b32 	 %r190, %f3934;
	fma.rn.ftz.f32 	%f3972, %f1425, %f1468, %f1430;
	mov.b32 	 %r191, %f3972;
	fma.rn.ftz.f32 	%f4010, %f1425, %f1467, %f1431;
	st.local.f32 	[%rd10+8], %f4010;
	mov.b64	%rd84, {%r190, %r191};
	st.local.u64 	[%rd10], %rd84;

BB20_44:
	mov.f32 	%f4009, %f4010;
	mov.f32 	%f3971, %f3972;
	mov.f32 	%f3933, %f3934;
	sub.ftz.f32 	%f1470, %f4009, %f1408;
	sub.ftz.f32 	%f1471, %f3933, %f1406;
	sub.ftz.f32 	%f1472, %f3971, %f1407;
	mul.ftz.f32 	%f1473, %f1472, %f1472;
	fma.rn.ftz.f32 	%f1474, %f1471, %f1471, %f1473;
	fma.rn.ftz.f32 	%f1475, %f1470, %f1470, %f1474;
	sqrt.approx.f32 	%f4180, %f1475;
	st.local.f32 	[%rd10+48], %f4180;
	div.approx.ftz.f32 	%f4165, %f1472, %f4180;
	mov.b32 	 %r192, %f4165;
	div.approx.ftz.f32 	%f4164, %f1471, %f4180;
	mov.b32 	 %r193, %f4164;
	div.approx.ftz.f32 	%f4166, %f1470, %f4180;
	mul.ftz.f32 	%f3880, %f1426, 0f3DA2F983;
	st.local.f32 	[%rd10+64], %f3880;
	st.local.f32 	[%rd10+60], %f1426;
	st.local.f32 	[%rd10+40], %f4166;
	mov.b64	%rd85, {%r193, %r192};
	st.local.u64 	[%rd10+32], %rd85;
	neg.ftz.f32 	%f73, %f4165;
	mov.b32 	 %r194, %f73;
	neg.ftz.f32 	%f72, %f4164;
	mov.b32 	 %r195, %f72;
	neg.ftz.f32 	%f74, %f4166;
	st.local.f32 	[%rd10+24], %f74;
	mov.b64	%rd86, {%r195, %r194};
	st.local.u64 	[%rd10+16], %rd86;
	setp.ne.s32	%p46, %r51, 4;
	@%p46 bra 	BB20_49;

	neg.ftz.f32 	%f3837, %f4166;
	neg.ftz.f32 	%f3836, %f4164;
	neg.ftz.f32 	%f3835, %f4165;
	ld.global.v4.f32 	{%f1477, %f1478, %f1479, %f1480}, [%rd13+-32];
	mul.ftz.f32 	%f1484, %f1479, %f3835;
	fma.rn.ftz.f32 	%f1485, %f1478, %f3836, %f1484;
	fma.rn.ftz.f32 	%f76, %f1480, %f3837, %f1485;
	mov.f32 	%f1476, 0f00000000;
	setp.leu.ftz.f32	%p47, %f76, %f1427;
	mov.f32 	%f3878, %f1476;
	@%p47 bra 	BB20_48;

	sub.ftz.f32 	%f78, %f76, %f1427;
	setp.ltu.ftz.f32	%p48, %f78, %f1477;
	setp.neu.ftz.f32	%p49, %f1477, 0f00000000;
	and.pred  	%p50, %p48, %p49;
	mov.f32 	%f3878, %f76;
	@!%p50 bra 	BB20_48;
	bra.uni 	BB20_47;

BB20_47:
	div.approx.ftz.f32 	%f1486, %f78, %f1477;
	mul.ftz.f32 	%f1487, %f1486, %f1486;
	mul.ftz.f32 	%f1488, %f1487, 0fC0000000;
	mul.ftz.f32 	%f1489, %f1486, %f1488;
	fma.rn.ftz.f32 	%f1490, %f1487, 0f40400000, %f1489;
	mul.rn.f32 	%f3878, %f76, %f1490;

BB20_48:
	mul.ftz.f32 	%f3816, %f1426, 0f3DA2F983;
	mul.rn.f32 	%f3880, %f3816, %f3878;
	st.local.f32 	[%rd10+64], %f3880;

BB20_49:
	neg.ftz.f32 	%f3834, %f4166;
	neg.ftz.f32 	%f3833, %f4164;
	neg.ftz.f32 	%f3832, %f4165;
	mul.ftz.f32 	%f1492, %f3832, %f3832;
	fma.rn.ftz.f32 	%f1493, %f3833, %f3833, %f1492;
	fma.rn.ftz.f32 	%f83, %f3834, %f3834, %f1493;
	mov.f32 	%f3879, 0f00000000;
	setp.leu.ftz.f32	%p51, %f83, 0f00000000;
	@%p51 bra 	BB20_51;

	mul.ftz.f32 	%f1494, %f4180, %f4180;
	div.approx.ftz.f32 	%f3879, %f1494, %f83;

BB20_51:
	mov.f32 	%f4008, %f74;
	mov.f32 	%f3970, %f73;
	mov.f32 	%f3932, %f72;
	mul.rn.f32 	%f3890, %f1426, %f3879;
	st.local.f32 	[%rd10+60], %f3890;

BB20_54:
	mov.f32 	%f4179, %f4180;
	mov.f32 	%f4000, %f4009;
	mov.f32 	%f4002, %f4008;
	mov.f32 	%f3962, %f3971;
	mov.f32 	%f3964, %f3970;
	mov.f32 	%f3924, %f3933;
	mov.f32 	%f3926, %f3932;
	ld.global.u64 	%rd90, [%rd42];
	ld.const.f32 	%f1524, [%rd90+1192];
	mul.rn.f32 	%f3889, %f3880, %f1524;
	st.local.f32 	[%rd10+64], %f3889;

BB20_129:
	mov.f32 	%f4178, %f4179;
	mov.f32 	%f276, %f4002;
	mov.f32 	%f275, %f3964;
	mov.f32 	%f274, %f3926;
	ld.global.u64 	%rd21, [%rd42+312];
	setp.equ.ftz.f32	%p104, %f3890, 0f00000000;
	mov.pred 	%p454, 0;
	mov.u16 	%rs20, 0;
	@%p104 bra 	BB20_491;

	mov.u32 	%r545, %tid.y;
	mov.b32	%r544, %envreg3;
	mov.u32 	%r543, %ntid.x;
	mov.u32 	%r542, %ctaid.x;
	mov.u32 	%r541, %ntid.y;
	mov.u32 	%r540, %ctaid.y;
	mov.u32 	%r539, %tid.x;
	ld.local.u32 	%r87, [%rd10+84];
	setp.eq.s32	%p105, %r87, 2;
	mad.lo.s32 	%r291, %r540, %r541, %r3;
	add.s32 	%r293, %r291, %r545;
	mul.wide.s32 	%rd150, %r133, %r293;
	mad.lo.s32 	%r297, %r542, %r543, %r544;
	add.s32 	%r299, %r297, %r539;
	cvt.s64.s32	%rd151, %r299;
	add.s64 	%rd22, %rd151, %rd150;
	mul.lo.s64 	%rd152, %rd22, 5440;
	add.s64 	%rd23, %rd21, %rd152;
	neg.ftz.f32 	%f286, %f4164;
	neg.ftz.f32 	%f287, %f4165;
	neg.ftz.f32 	%f288, %f4166;
	@%p105 bra 	BB20_158;
	bra.uni 	BB20_131;

BB20_158:
	mov.b32 	 %r378, %f4164;
	mov.b32 	 %r379, %f4165;
	st.global.f32 	[%rd23+8], %f4166;
	mov.b64	%rd209, {%r378, %r379};
	st.global.u64 	[%rd23], %rd209;
	mov.b32 	 %r380, %f286;
	mov.b32 	 %r381, %f287;
	st.global.f32 	[%rd23+24], %f288;
	mov.b64	%rd210, {%r380, %r381};
	st.global.u64 	[%rd23+16], %rd210;
	st.global.f32 	[%rd23+40], %f288;
	st.global.u64 	[%rd23+32], %rd210;
	st.global.f32 	[%rd23+56], %f288;
	st.global.u64 	[%rd23+48], %rd210;
	ld.global.u64 	%rd211, [%rd42];
	ld.const.u32 	%r382, [%rd211+1136];
	st.global.u32 	[%rd23+64], %r382;
	and.b32  	%r383, %r382, 8388607;
	shl.b32 	%r384, %r383, 1;
	ld.global.u64 	%rd212, [%rd42+240];
	mul.wide.u32 	%rd213, %r384, 4;
	add.s64 	%rd214, %rd212, %rd213;
	ld.global.u32 	%r385, [%rd214];
	st.global.u32 	[%rd23+68], %r385;
	mov.u32 	%r592, 0;
	st.global.u32 	[%rd23+96], %r592;
	mov.u32 	%r387, -1;
	st.global.u32 	[%rd23+88], %r387;
	st.global.u32 	[%rd23+72], %r387;
	mov.f32 	%f4013, 0f00000000;
	st.global.v2.f32 	[%rd23+80], {%f4013, %f4013};
	st.global.v4.f32 	[%rd23+176], {%f4013, %f4013, %f4013, %f4013};
	st.global.u32 	[%rd23+200], %r592;
	mov.b64	%rd215, {%r592, %r592};
	st.global.u64 	[%rd23+192], %rd215;
	st.global.u32 	[%rd23+216], %r592;
	st.global.u64 	[%rd23+208], %rd215;
	st.global.u32 	[%rd23+136], %r592;
	st.global.u64 	[%rd23+128], %rd215;
	st.global.u32 	[%rd23+120], %r592;
	st.global.u64 	[%rd23+112], %rd215;
	mov.u32 	%r388, -2147483648;
	st.global.u32 	[%rd23+152], %r388;
	mov.b64	%rd216, {%r388, %r388};
	st.global.u64 	[%rd23+144], %rd216;
	st.global.u32 	[%rd23+168], %r388;
	st.global.u64 	[%rd23+160], %rd216;
	ld.global.u32 	%r389, [%rd76+16];
	add.s32 	%r390, %r389, 1;
	st.global.u32 	[%rd76+16], %r390;
	st.global.u32 	[%rd23+5344], %r592;
	st.global.u32 	[%rd23+5348], %r592;
	st.global.u32 	[%rd23+5352], %r592;
	// Callseq Start 417
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd42;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd21;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd76;
	call.uni 
	svm_eval_nodes, 
	(
	param0, 
	param1, 
	param2
	);
	
	//{
	}// Callseq End 417
	ld.global.u32 	%r101, [%rd23+5344];
	mov.f32 	%f4012, %f4013;
	mov.f32 	%f4011, %f4013;
	setp.lt.s32	%p125, %r101, 1;
	@%p125 bra 	BB20_163;

	add.s64 	%rd221, %rd1, %rd59;
	mul.lo.s64 	%rd222, %rd221, 5440;
	add.s64 	%rd294, %rd21, %rd222;
	mov.f32 	%f4013, 0f00000000;
	mov.f32 	%f4012, %f4013;
	mov.f32 	%f4011, %f4013;

BB20_160:
	ld.global.u32 	%r399, [%rd294+240];
	setp.ne.s32	%p126, %r399, 36;
	@%p126 bra 	BB20_162;

	ld.global.v4.f32 	{%f2074, %f2075, %f2076, %f2077}, [%rd294+224];
	add.ftz.f32 	%f4013, %f4013, %f2076;
	add.ftz.f32 	%f4012, %f4012, %f2075;
	add.ftz.f32 	%f4011, %f4011, %f2074;

BB20_162:
	add.s64 	%rd294, %rd294, 80;
	add.s32 	%r592, %r592, 1;
	setp.lt.s32	%p127, %r592, %r101;
	@%p127 bra 	BB20_160;

BB20_163:
	ld.global.u32 	%r400, [%rd76+16];
	add.s32 	%r401, %r400, -1;
	st.global.u32 	[%rd76+16], %r401;
	mov.f32 	%f3919, %f274;
	mov.f32 	%f3957, %f275;
	mov.f32 	%f3995, %f276;
	bra.uni 	BB20_164;

BB20_131:
	ld.local.v2.u32 	{%r301, %r302}, [%rd10+72];
	ld.local.u32 	%r89, [%rd10+68];
	cvt.s64.s32	%rd24, %r301;
	ld.local.f32 	%f289, [%rd10+52];
	ld.local.f32 	%f290, [%rd10+56];
	mov.b32 	 %r304, %f3924;
	mov.b32 	 %r305, %f3962;
	st.global.f32 	[%rd23+8], %f4000;
	mov.b64	%rd153, {%r304, %r305};
	st.global.u64 	[%rd23], %rd153;
	mov.b32 	 %r306, %f274;
	mov.b32 	 %r307, %f275;
	st.global.f32 	[%rd23+24], %f276;
	mov.b64	%rd154, {%r306, %r307};
	st.global.u64 	[%rd23+16], %rd154;
	st.global.f32 	[%rd23+40], %f276;
	st.global.u64 	[%rd23+32], %rd154;
	mov.b32 	 %r308, %f286;
	mov.b32 	 %r309, %f287;
	st.global.f32 	[%rd23+56], %f288;
	mov.b64	%rd155, {%r308, %r309};
	st.global.u64 	[%rd23+48], %rd155;
	st.global.u32 	[%rd23+64], %r302;
	setp.ne.s32	%p106, %r301, -1;
	selp.u32	%r310, 1, 0, %p106;
	st.global.v2.u32 	[%rd23+72], {%r301, %r310};
	st.global.u32 	[%rd23+88], %r89;
	st.global.v2.f32 	[%rd23+80], {%f289, %f290};
	st.global.f32 	[%rd23+96], %f4178;
	and.b32  	%r311, %r302, 8388607;
	shl.b32 	%r312, %r311, 1;
	ld.global.u64 	%rd156, [%rd42+240];
	mul.wide.u32 	%rd157, %r312, 4;
	add.s64 	%rd158, %rd156, %rd157;
	ld.global.u32 	%r589, [%rd158];
	st.global.u32 	[%rd23+68], %r589;
	setp.eq.s32	%p107, %r89, -1;
	mov.u32 	%r588, -12;
	@%p107 bra 	BB20_133;

	ld.global.u64 	%rd159, [%rd42+248];
	mul.wide.s32 	%rd160, %r89, 4;
	add.s64 	%rd161, %rd159, %rd160;
	ld.global.u32 	%r313, [%rd161];
	or.b32  	%r589, %r313, %r589;
	st.global.u32 	[%rd23+68], %r589;
	mul.lo.s32 	%r588, %r89, 12;

BB20_133:
	cvt.u32.u64	%r314, %rd24;
	setp.ne.s32	%p108, %r314, -1;
	@%p108 bra 	BB20_135;
	bra.uni 	BB20_134;

BB20_135:
	setp.lt.s32	%p109, %r302, 0;
	@%p109 bra 	BB20_137;

	and.b32  	%r590, %r589, 33554432;
	mov.f32 	%f3921, %f274;
	mov.f32 	%f3959, %f275;
	mov.f32 	%f3997, %f276;
	bra.uni 	BB20_147;

BB20_134:
	mov.f32 	%f3896, 0f00000000;
	mov.u32 	%r315, 0;
	st.global.u32 	[%rd23+200], %r315;
	mov.b64	%rd162, {%r315, %r315};
	st.global.u64 	[%rd23+192], %rd162;
	st.global.u32 	[%rd23+216], %r315;
	st.global.u64 	[%rd23+208], %rd162;
	mov.f32 	%f3895, %f3896;
	mov.f32 	%f3894, %f3896;
	mov.f32 	%f3893, %f3896;
	mov.f32 	%f3892, %f3896;
	mov.f32 	%f3891, %f3896;
	mov.f32 	%f3920, %f274;
	mov.f32 	%f3958, %f275;
	mov.f32 	%f3996, %f276;
	bra.uni 	BB20_149;

BB20_137:
	ld.global.u64 	%rd163, [%rd42+112];
	shl.b64 	%rd164, %rd24, 4;
	add.s64 	%rd165, %rd163, %rd164;
	ld.global.v4.u32 	{%r316, %r317, %r318, %r319}, [%rd165];
	ld.global.u64 	%rd166, [%rd42+104];
	mul.wide.u32 	%rd167, %r316, 16;
	add.s64 	%rd168, %rd166, %rd167;
	ld.global.v4.f32 	{%f1876, %f1877, %f1878, %f1879}, [%rd168];
	mul.wide.u32 	%rd169, %r317, 16;
	add.s64 	%rd170, %rd166, %rd169;
	ld.global.v4.f32 	{%f1883, %f1884, %f1885, %f1886}, [%rd170];
	mul.wide.u32 	%rd171, %r318, 16;
	add.s64 	%rd172, %rd166, %rd171;
	ld.global.v4.f32 	{%f1890, %f1891, %f1892, %f1893}, [%rd172];
	mov.f32 	%f1897, 0f3F800000;
	sub.ftz.f32 	%f1898, %f1897, %f289;
	sub.ftz.f32 	%f1899, %f1898, %f290;
	mul.ftz.f32 	%f1900, %f289, %f1878;
	mul.ftz.f32 	%f1901, %f289, %f1877;
	mul.ftz.f32 	%f1902, %f289, %f1876;
	fma.rn.ftz.f32 	%f1903, %f1899, %f1890, %f1902;
	fma.rn.ftz.f32 	%f1904, %f1899, %f1891, %f1901;
	fma.rn.ftz.f32 	%f1905, %f1899, %f1892, %f1900;
	fma.rn.ftz.f32 	%f3999, %f290, %f1885, %f1905;
	fma.rn.ftz.f32 	%f295, %f290, %f1884, %f1904;
	fma.rn.ftz.f32 	%f294, %f290, %f1883, %f1903;
	abs.f32 	%f1906, %f294;
	setp.neu.ftz.f32	%p110, %f1906, 0f00000000;
	@%p110 bra 	BB20_140;

	abs.f32 	%f1907, %f295;
	setp.neu.ftz.f32	%p111, %f1907, 0f00000000;
	@%p111 bra 	BB20_140;

	mov.f32 	%f3961, %f295;
	mov.f32 	%f3923, %f294;
	abs.f32 	%f1908, %f3999;
	setp.equ.ftz.f32	%p112, %f1908, 0f00000000;
	@%p112 bra 	BB20_141;

BB20_140:
	mul.ftz.f32 	%f1909, %f295, %f295;
	fma.rn.ftz.f32 	%f1910, %f294, %f294, %f1909;
	fma.rn.ftz.f32 	%f1911, %f3999, %f3999, %f1910;
	rsqrt.approx.ftz.f32 	%f1912, %f1911;
	mul.ftz.f32 	%f3999, %f3999, %f1912;
	mul.ftz.f32 	%f3961, %f295, %f1912;
	mul.ftz.f32 	%f3923, %f294, %f1912;

BB20_141:
	mov.f32 	%f3997, %f3999;
	mov.f32 	%f3959, %f3961;
	mov.f32 	%f3921, %f3923;
	mov.b32 	 %r323, %f3921;
	mov.b32 	 %r324, %f3959;
	st.global.f32 	[%rd23+24], %f3997;
	mov.b64	%rd173, {%r323, %r324};
	st.global.u64 	[%rd23+16], %rd173;
	and.b32  	%r590, %r589, 33554432;
	setp.ne.s32	%p113, %r590, 0;
	@%p113 bra 	BB20_147;

	add.s32 	%r325, %r588, 4;
	ld.global.u64 	%rd174, [%rd42+80];
	mul.wide.s32 	%rd175, %r325, 16;
	add.s64 	%rd176, %rd174, %rd175;
	ld.global.v4.f32 	{%f1913, %f1914, %f1915, %f1916}, [%rd176];
	ld.global.v4.f32 	{%f1918, %f1919, %f1920, %f1921}, [%rd176+16];
	ld.global.v4.f32 	{%f1923, %f1924, %f1925, %f1926}, [%rd176+32];
	mul.ftz.f32 	%f1934, %f3959, %f1918;
	fma.rn.ftz.f32 	%f1935, %f1913, %f3921, %f1934;
	fma.rn.ftz.f32 	%f3922, %f1923, %f3997, %f1935;
	mul.ftz.f32 	%f1936, %f3959, %f1919;
	fma.rn.ftz.f32 	%f1937, %f1914, %f3921, %f1936;
	fma.rn.ftz.f32 	%f3960, %f1924, %f3997, %f1937;
	mul.ftz.f32 	%f1938, %f3959, %f1920;
	fma.rn.ftz.f32 	%f1939, %f1915, %f3921, %f1938;
	fma.rn.ftz.f32 	%f3998, %f1925, %f3997, %f1939;
	abs.f32 	%f1940, %f3922;
	setp.neu.ftz.f32	%p114, %f1940, 0f00000000;
	@%p114 bra 	BB20_145;

	abs.f32 	%f1941, %f3960;
	setp.neu.ftz.f32	%p115, %f1941, 0f00000000;
	@%p115 bra 	BB20_145;

	abs.f32 	%f1942, %f3998;
	setp.equ.ftz.f32	%p116, %f1942, 0f00000000;
	@%p116 bra 	BB20_146;

BB20_145:
	mul.ftz.f32 	%f1943, %f3960, %f3960;
	fma.rn.ftz.f32 	%f1944, %f3922, %f3922, %f1943;
	fma.rn.ftz.f32 	%f1945, %f3998, %f3998, %f1944;
	rsqrt.approx.ftz.f32 	%f1946, %f1945;
	mul.ftz.f32 	%f3998, %f3998, %f1946;
	mul.ftz.f32 	%f3960, %f3960, %f1946;
	mul.ftz.f32 	%f3922, %f3922, %f1946;

BB20_146:
	mov.f32 	%f3997, %f3998;
	mov.f32 	%f3959, %f3960;
	mov.f32 	%f3921, %f3922;
	mov.b32 	 %r327, %f3921;
	mov.b32 	 %r328, %f3959;
	st.global.f32 	[%rd23+24], %f3997;
	mov.b64	%rd177, {%r327, %r328};
	st.global.u64 	[%rd23+16], %rd177;
	mov.u32 	%r590, 0;

BB20_147:
	mov.f32 	%f316, %f3997;
	mov.f32 	%f315, %f3959;
	mov.f32 	%f314, %f3921;
	ld.global.u64 	%rd178, [%rd42+112];
	shl.b64 	%rd179, %rd24, 4;
	add.s64 	%rd180, %rd178, %rd179;
	ld.global.v4.u32 	{%r329, %r330, %r331, %r332}, [%rd180];
	ld.global.u64 	%rd181, [%rd42+24];
	mul.wide.u32 	%rd182, %r332, 16;
	add.s64 	%rd183, %rd181, %rd182;
	ld.global.v4.f32 	{%f1947, %f1948, %f1949, %f1950}, [%rd183];
	add.s32 	%r334, %r332, 1;
	mul.wide.u32 	%rd184, %r334, 16;
	add.s64 	%rd185, %rd181, %rd184;
	ld.global.v4.f32 	{%f1954, %f1955, %f1956, %f1957}, [%rd185];
	add.s32 	%r335, %r332, 2;
	mul.wide.u32 	%rd186, %r335, 16;
	add.s64 	%rd187, %rd181, %rd186;
	ld.global.v4.f32 	{%f1961, %f1962, %f1963, %f1964}, [%rd187];
	sub.ftz.f32 	%f3895, %f1948, %f1962;
	mov.b32 	 %r336, %f3895;
	sub.ftz.f32 	%f3894, %f1947, %f1961;
	mov.b32 	 %r337, %f3894;
	sub.ftz.f32 	%f3896, %f1949, %f1963;
	st.global.f32 	[%rd23+200], %f3896;
	mov.b64	%rd188, {%r337, %r336};
	st.global.u64 	[%rd23+192], %rd188;
	sub.ftz.f32 	%f3892, %f1955, %f1962;
	mov.b32 	 %r338, %f3892;
	sub.ftz.f32 	%f3891, %f1954, %f1961;
	mov.b32 	 %r339, %f3891;
	sub.ftz.f32 	%f3893, %f1956, %f1963;
	st.global.f32 	[%rd23+216], %f3893;
	mov.b64	%rd189, {%r339, %r338};
	st.global.u64 	[%rd23+208], %rd189;
	setp.ne.s32	%p117, %r590, 0;
	mov.f32 	%f3920, %f314;
	mov.f32 	%f3958, %f315;
	mov.f32 	%f3996, %f316;
	@%p117 bra 	BB20_149;

	ld.global.u64 	%rd190, [%rd42+80];
	mul.wide.s32 	%rd191, %r588, 16;
	add.s64 	%rd192, %rd190, %rd191;
	ld.global.v4.f32 	{%f1968, %f1969, %f1970, %f1971}, [%rd192];
	mul.ftz.f32 	%f1974, %f3895, %f1969;
	fma.rn.ftz.f32 	%f1975, %f3894, %f1968, %f1974;
	ld.global.v4.f32 	{%f1977, %f1978, %f1979, %f1980}, [%rd192+16];
	mul.ftz.f32 	%f1983, %f3895, %f1978;
	fma.rn.ftz.f32 	%f1984, %f3894, %f1977, %f1983;
	ld.global.v4.f32 	{%f1986, %f1987, %f1988, %f1989}, [%rd192+32];
	mul.ftz.f32 	%f1992, %f3895, %f1987;
	fma.rn.ftz.f32 	%f1993, %f3894, %f1986, %f1992;
	fma.rn.ftz.f32 	%f3895, %f3896, %f1979, %f1984;
	mov.b32 	 %r340, %f3895;
	fma.rn.ftz.f32 	%f3894, %f3896, %f1970, %f1975;
	mov.b32 	 %r341, %f3894;
	fma.rn.ftz.f32 	%f3896, %f3896, %f1988, %f1993;
	st.global.f32 	[%rd23+200], %f3896;
	mov.b64	%rd193, {%r341, %r340};
	st.global.u64 	[%rd23+192], %rd193;
	ld.global.u64 	%rd194, [%rd42+80];
	add.s64 	%rd195, %rd194, %rd191;
	ld.global.v4.f32 	{%f1995, %f1996, %f1997, %f1998}, [%rd195];
	mul.ftz.f32 	%f2001, %f3892, %f1996;
	fma.rn.ftz.f32 	%f2002, %f3891, %f1995, %f2001;
	ld.global.v4.f32 	{%f2004, %f2005, %f2006, %f2007}, [%rd195+16];
	mul.ftz.f32 	%f2010, %f3892, %f2005;
	fma.rn.ftz.f32 	%f2011, %f3891, %f2004, %f2010;
	ld.global.v4.f32 	{%f2013, %f2014, %f2015, %f2016}, [%rd195+32];
	mul.ftz.f32 	%f2019, %f3892, %f2014;
	fma.rn.ftz.f32 	%f2020, %f3891, %f2013, %f2019;
	fma.rn.ftz.f32 	%f3892, %f3893, %f2006, %f2011;
	mov.b32 	 %r342, %f3892;
	fma.rn.ftz.f32 	%f3891, %f3893, %f1997, %f2002;
	mov.b32 	 %r343, %f3891;
	fma.rn.ftz.f32 	%f3893, %f3893, %f2015, %f2020;
	st.global.f32 	[%rd23+216], %f3893;
	mov.b64	%rd196, {%r343, %r342};
	st.global.u64 	[%rd23+208], %rd196;
	mov.f32 	%f3916, %f314;
	mov.f32 	%f3920, %f3916;
	mov.f32 	%f3954, %f315;
	mov.f32 	%f3958, %f3954;
	mov.f32 	%f3992, %f316;
	mov.f32 	%f3996, %f3992;

BB20_149:
	mov.f32 	%f337, %f3996;
	mov.f32 	%f336, %f3958;
	mov.f32 	%f335, %f3920;
	setp.eq.s32	%p118, %r314, -1;
	@%p118 bra 	BB20_152;

	neg.ftz.f32 	%f3842, %f4166;
	neg.ftz.f32 	%f3841, %f4165;
	neg.ftz.f32 	%f3840, %f4164;
	mul.ftz.f32 	%f2022, %f3841, %f275;
	fma.rn.ftz.f32 	%f2023, %f274, %f3840, %f2022;
	fma.rn.ftz.f32 	%f2024, %f276, %f3842, %f2023;
	setp.geu.ftz.f32	%p119, %f2024, 0f00000000;
	@%p119 bra 	BB20_152;

	mov.b32 	 %r564, %f275;
	mov.b32 	 %r563, %f274;
	or.b32  	%r345, %r589, 1;
	st.global.u32 	[%rd23+68], %r345;
	xor.b32  	%r347, %r563, -2147483648;
	xor.b32  	%r349, %r564, -2147483648;
	neg.ftz.f32 	%f2025, %f276;
	st.global.f32 	[%rd23+40], %f2025;
	mov.b64	%rd197, {%r347, %r349};
	st.global.u64 	[%rd23+32], %rd197;
	mov.b32 	 %r350, %f335;
	xor.b32  	%r351, %r350, -2147483648;
	mov.b32 	 %r352, %f336;
	xor.b32  	%r353, %r352, -2147483648;
	neg.ftz.f32 	%f2026, %f337;
	st.global.f32 	[%rd23+24], %f2026;
	mov.b64	%rd198, {%r351, %r353};
	st.global.u64 	[%rd23+16], %rd198;
	mov.b32 	 %r354, %f3894;
	xor.b32  	%r355, %r354, -2147483648;
	mov.b32 	 %r356, %f3895;
	xor.b32  	%r357, %r356, -2147483648;
	neg.ftz.f32 	%f2027, %f3896;
	st.global.f32 	[%rd23+200], %f2027;
	mov.b64	%rd199, {%r355, %r357};
	st.global.u64 	[%rd23+192], %rd199;
	mov.b32 	 %r358, %f3891;
	xor.b32  	%r359, %r358, -2147483648;
	mov.b32 	 %r360, %f3892;
	xor.b32  	%r361, %r360, -2147483648;
	neg.ftz.f32 	%f2028, %f3893;
	st.global.f32 	[%rd23+216], %f2028;
	mov.b64	%rd200, {%r359, %r361};
	st.global.u64 	[%rd23+208], %rd200;

BB20_152:
	mov.u32 	%r591, 0;
	st.global.u32 	[%rd23+136], %r591;
	st.global.u32 	[%rd23+120], %r591;
	mov.b64	%rd201, {%r591, %r591};
	st.global.u64 	[%rd23+128], %rd201;
	st.global.u64 	[%rd23+112], %rd201;
	st.global.u32 	[%rd23+168], %r591;
	st.global.u64 	[%rd23+160], %rd201;
	st.global.u32 	[%rd23+152], %r591;
	st.global.u64 	[%rd23+144], %rd201;
	mov.f32 	%f4013, 0f00000000;
	st.global.v4.f32 	[%rd23+176], {%f4013, %f4013, %f4013, %f4013};
	ld.global.v4.f32 	{%f2032, %f2033, %f2034, %f2035}, [%rd23+32];
	mov.f32 	%f339, %f2033;
	mov.b32 	 %r363, %f2033;
	mov.f32 	%f338, %f2032;
	mov.b32 	 %r364, %f2032;
	mov.f32 	%f340, %f2034;
	st.local.f32 	[%rd10+24], %f2034;
	mov.b64	%rd202, {%r364, %r363};
	st.local.u64 	[%rd10+16], %rd202;
	ld.global.u32 	%r365, [%rd76+16];
	add.s32 	%r366, %r365, 1;
	st.global.u32 	[%rd76+16], %r366;
	st.global.v2.u32 	[%rd23+5344], {%r591, %r591};
	st.global.u32 	[%rd23+5352], %r591;
	// Callseq Start 416
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd42;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd21;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd76;
	call.uni 
	svm_eval_nodes, 
	(
	param0, 
	param1, 
	param2
	);
	
	//{
	}// Callseq End 416
	ld.global.u32 	%r367, [%rd76+16];
	add.s32 	%r368, %r367, -1;
	st.global.u32 	[%rd76+16], %r368;
	ld.global.u8 	%rs10, [%rd23+68];
	and.b16  	%rs11, %rs10, 2;
	setp.eq.s16	%p120, %rs11, 0;
	mov.f32 	%f4012, %f4013;
	mov.f32 	%f4011, %f4013;
	mov.f32 	%f3919, %f338;
	mov.f32 	%f3957, %f339;
	mov.f32 	%f3995, %f340;
	@%p120 bra 	BB20_164;

	ld.global.u32 	%r98, [%rd23+5344];
	mov.f32 	%f4013, 0f00000000;
	mov.f32 	%f4012, %f4013;
	mov.f32 	%f4011, %f4013;
	setp.lt.s32	%p121, %r98, 1;
	mov.f32 	%f3917, %f338;
	mov.f32 	%f3919, %f3917;
	mov.f32 	%f3955, %f339;
	mov.f32 	%f3957, %f3955;
	mov.f32 	%f3993, %f340;
	mov.f32 	%f3995, %f3993;
	@%p121 bra 	BB20_164;

	add.s64 	%rd207, %rd1, %rd59;
	mul.lo.s64 	%rd208, %rd207, 5440;
	add.s64 	%rd293, %rd21, %rd208;
	mov.f32 	%f4013, 0f00000000;
	mov.f32 	%f4012, %f4013;
	mov.f32 	%f4011, %f4013;

BB20_155:
	ld.global.u32 	%r377, [%rd293+240];
	setp.ne.s32	%p122, %r377, 35;
	@%p122 bra 	BB20_157;

	ld.global.v4.f32 	{%f2042, %f2043, %f2044, %f2045}, [%rd23+32];
	ld.global.v4.f32 	{%f2047, %f2048, %f2049, %f2050}, [%rd23+48];
	mul.ftz.f32 	%f2054, %f2043, %f2048;
	fma.rn.ftz.f32 	%f2055, %f2042, %f2047, %f2054;
	fma.rn.ftz.f32 	%f2058, %f2044, %f2049, %f2055;
	abs.f32 	%f2059, %f2058;
	setp.gtu.ftz.f32	%p123, %f2059, 0f00000000;
	selp.f32	%f2060, 0f3F800000, 0f00000000, %p123;
	ld.global.v4.f32 	{%f2061, %f2062, %f2063, %f2064}, [%rd293+224];
	fma.rn.ftz.f32 	%f4013, %f2063, %f2060, %f4013;
	fma.rn.ftz.f32 	%f4012, %f2062, %f2060, %f4012;
	fma.rn.ftz.f32 	%f4011, %f2061, %f2060, %f4011;

BB20_157:
	add.s64 	%rd293, %rd293, 80;
	add.s32 	%r591, %r591, 1;
	setp.lt.s32	%p124, %r591, %r98;
	mov.f32 	%f3918, %f338;
	mov.f32 	%f3919, %f3918;
	mov.f32 	%f3956, %f339;
	mov.f32 	%f3957, %f3956;
	mov.f32 	%f3994, %f340;
	mov.f32 	%f3995, %f3994;
	@%p124 bra 	BB20_155;

BB20_164:
	mov.pred 	%p454, 0;
	mov.u16 	%rs20, 0;
	mul.rn.f32 	%f368, %f4011, %f3889;
	mul.rn.f32 	%f369, %f4012, %f3889;
	mul.rn.f32 	%f370, %f4013, %f3889;
	setp.equ.ftz.f32	%p129, %f368, 0f00000000;
	setp.equ.ftz.f32	%p130, %f369, 0f00000000;
	and.pred  	%p131, %p129, %p130;
	setp.equ.ftz.f32	%p132, %f370, 0f00000000;
	and.pred  	%p133, %p131, %p132;
	@%p133 bra 	BB20_491;

	ld.local.u32 	%r104, [%rd10+76];
	ld.global.u64 	%rd225, [%rd42];
	ld.const.u32 	%r597, [%rd225+1004];
	ld.global.u32 	%r593, [%rd6+5276];
	mov.f32 	%f4163, 0f00000000;
	mov.f32 	%f4162, %f4163;
	mov.f32 	%f4161, %f4163;
	mov.f32 	%f4169, %f4163;
	mov.f32 	%f4168, %f4163;
	mov.f32 	%f4167, %f4163;
	mov.f32 	%f4189, %f4163;
	mov.f32 	%f4188, %f4163;
	mov.f32 	%f4187, %f4163;
	mov.f32 	%f4192, %f4163;
	mov.f32 	%f4191, %f4163;
	mov.f32 	%f4190, %f4163;
	mov.f32 	%f4151, %f4163;
	mov.f32 	%f4150, %f4163;
	mov.f32 	%f4149, %f4163;
	mov.f32 	%f4147, %f4163;
	mov.f32 	%f4146, %f4163;
	setp.lt.s32	%p134, %r593, 1;
	@%p134 bra 	BB20_449;

	ld.param.u64 	%rd285, [kernel_ocl_path_trace_direct_lighting_param_2];
	add.u64 	%rd226, %SP, 0;
	cvta.to.local.u64 	%rd32, %rd226;
	add.u64 	%rd227, %SP, 4;
	cvta.to.local.u64 	%rd33, %rd227;
	add.u64 	%rd228, %SP, 8;
	cvta.to.local.u64 	%rd34, %rd228;
	add.s64 	%rd230, %rd285, %rd152;
	add.s64 	%rd35, %rd230, 5376;
	mov.f32 	%f4163, 0f00000000;
	mov.f32 	%f4162, %f4163;
	mov.f32 	%f4161, %f4163;
	mov.f32 	%f4169, %f4163;
	mov.f32 	%f4168, %f4163;
	mov.f32 	%f4167, %f4163;
	mov.f32 	%f4189, %f4163;
	mov.f32 	%f4188, %f4163;
	mov.f32 	%f4187, %f4163;
	mov.f32 	%f4192, %f4163;
	mov.f32 	%f4191, %f4163;
	mov.f32 	%f4190, %f4163;
	mov.f32 	%f4151, %f4163;
	mov.f32 	%f4150, %f4163;
	mov.f32 	%f4149, %f4163;
	mov.f32 	%f4147, %f4163;
	mov.f32 	%f4146, %f4163;
	mov.u32 	%r594, 0;
	bra.uni 	BB20_167;

BB20_438:
	add.s32 	%r451, %r118, -6;
	setp.lt.u32	%p392, %r451, 14;
	@%p392 bra 	BB20_444;
	bra.uni 	BB20_439;

BB20_444:
	add.ftz.f32 	%f4190, %f4190, %f1108;
	add.ftz.f32 	%f4191, %f4191, %f1109;
	add.ftz.f32 	%f4192, %f4192, %f1110;
	bra.uni 	BB20_446;

BB20_439:
	add.s32 	%r452, %r118, -20;
	setp.lt.u32	%p393, %r452, 10;
	@%p393 bra 	BB20_443;
	bra.uni 	BB20_440;

BB20_443:
	add.ftz.f32 	%f4187, %f4187, %f1108;
	add.ftz.f32 	%f4188, %f4188, %f1109;
	add.ftz.f32 	%f4189, %f4189, %f1110;
	bra.uni 	BB20_446;

BB20_440:
	setp.eq.s32	%p394, %r118, 30;
	@%p394 bra 	BB20_442;
	bra.uni 	BB20_441;

BB20_442:
	add.ftz.f32 	%f4167, %f4167, %f1108;
	add.ftz.f32 	%f4168, %f4168, %f1109;
	add.ftz.f32 	%f4169, %f4169, %f1110;
	bra.uni 	BB20_446;

BB20_441:
	setp.eq.s32	%p395, %r118, 41;
	add.ftz.f32 	%f3751, %f4163, %f1110;
	add.ftz.f32 	%f3752, %f4162, %f1109;
	add.ftz.f32 	%f3753, %f4161, %f1108;
	selp.f32	%f4161, %f3753, %f4161, %p395;
	selp.f32	%f4162, %f3752, %f4162, %p395;
	selp.f32	%f4163, %f3751, %f4163, %p395;
	bra.uni 	BB20_446;

BB20_402:
	add.ftz.f32 	%f4104, %f3424, %f3426;
	neg.ftz.f32 	%f3430, %f3425;
	sub.ftz.f32 	%f4105, %f3430, %f3424;

BB20_404:
	mov.f32 	%f4103, %f981;
	abs.f32 	%f3431, %f4103;
	setp.neu.ftz.f32	%p348, %f3431, 0f00000000;
	@%p348 bra 	BB20_407;

	abs.f32 	%f3432, %f4104;
	setp.neu.ftz.f32	%p349, %f3432, 0f00000000;
	@%p349 bra 	BB20_407;

	abs.f32 	%f3433, %f4105;
	setp.equ.ftz.f32	%p350, %f3433, 0f00000000;
	@%p350 bra 	BB20_408;

BB20_407:
	mul.ftz.f32 	%f3434, %f4104, %f4104;
	fma.rn.ftz.f32 	%f3435, %f4103, %f4103, %f3434;
	fma.rn.ftz.f32 	%f3436, %f4105, %f4105, %f3435;
	rsqrt.approx.ftz.f32 	%f3437, %f3436;
	mul.ftz.f32 	%f4105, %f4105, %f3437;
	mul.ftz.f32 	%f4104, %f4104, %f3437;
	mul.ftz.f32 	%f4103, %f4103, %f3437;

BB20_408:
	mul.ftz.f32 	%f3438, %f3426, %f4104;
	neg.ftz.f32 	%f3439, %f3438;
	fma.rn.ftz.f32 	%f3440, %f3425, %f4105, %f3439;
	mul.ftz.f32 	%f3441, %f3424, %f4105;
	neg.ftz.f32 	%f3442, %f3441;
	fma.rn.ftz.f32 	%f3443, %f3426, %f4103, %f3442;
	mul.ftz.f32 	%f3444, %f3425, %f4103;
	neg.ftz.f32 	%f3445, %f3444;
	fma.rn.ftz.f32 	%f3446, %f3424, %f4104, %f3445;
	mul.ftz.f32 	%f3447, %f3421, %f4104;
	fma.rn.ftz.f32 	%f3448, %f3420, %f4103, %f3447;
	fma.rn.ftz.f32 	%f3449, %f3422, %f4105, %f3448;
	mul.ftz.f32 	%f3450, %f3421, %f3443;
	fma.rn.ftz.f32 	%f3451, %f3420, %f3440, %f3450;
	fma.rn.ftz.f32 	%f3452, %f3422, %f3446, %f3451;
	mul.ftz.f32 	%f3453, %f3421, %f3425;
	fma.rn.ftz.f32 	%f3454, %f3420, %f3424, %f3453;
	fma.rn.ftz.f32 	%f3455, %f3422, %f3426, %f3454;
	mul.ftz.f32 	%f3456, %f4165, %f4104;
	fma.rn.ftz.f32 	%f3457, %f4164, %f4103, %f3456;
	fma.rn.ftz.f32 	%f3458, %f4166, %f4105, %f3457;
	mul.ftz.f32 	%f3459, %f4165, %f3443;
	fma.rn.ftz.f32 	%f3460, %f4164, %f3440, %f3459;
	fma.rn.ftz.f32 	%f3461, %f4166, %f3446, %f3460;
	mul.ftz.f32 	%f3462, %f4165, %f3425;
	fma.rn.ftz.f32 	%f3463, %f4164, %f3424, %f3462;
	fma.rn.ftz.f32 	%f3464, %f4166, %f3426, %f3463;
	ld.global.f32 	%f3465, [%rd36+16];
	// Callseq Start 426
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 16 .b8 param0[16];
	st.param.v4.f32	[param0+0], {%f3449, %f3452, %f3455, %f3466};
	.param .align 16 .b8 param1[16];
	st.param.v4.f32	[param1+0], {%f3458, %f3461, %f3464, %f3467};
	.param .b32 param2;
	st.param.f32	[param2+0], %f974;
	.param .b32 param3;
	st.param.f32	[param3+0], %f3465;
	.param .b32 retval0;
	call.uni (retval0), 
	mf_glass_pdf, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.f32	%f4121, [retval0+0];
	
	//{
	}// Callseq End 426
	ld.global.u64 	%rd245, [%rd36+24];
	ld.global.v4.f32 	{%f3468, %f3469, %f3470, %f3471}, [%rd245];
	mov.u16 	%rs14, 0;
	cvt.u32.u16	%r431, %rs14;
	// Callseq Start 427
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 16 .b8 param0[16];
	st.param.v4.f32	[param0+0], {%f3449, %f3452, %f3455, %f3475};
	.param .align 16 .b8 param1[16];
	st.param.v4.f32	[param1+0], {%f3458, %f3461, %f3464, %f3476};
	.param .b32 param2;
	st.param.b32	[param2+0], %r431;
	.param .align 16 .b8 param3[16];
	st.param.v4.f32	[param3+0], {%f3468, %f3469, %f3470, %f3477};
	.param .b32 param4;
	st.param.f32	[param4+0], %f974;
	.param .b32 param5;
	st.param.f32	[param5+0], %f973;
	.param .b64 param6;
	st.param.b64	[param6+0], %rd35;
	.param .b32 param7;
	st.param.f32	[param7+0], %f3465;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	mf_eval_glass, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7
	);
	ld.param.v4.f32	{%f4122, %f4123, %f4140, %f3478}, [retval0+0];
	
	//{
	}// Callseq End 427
	bra.uni 	BB20_434;

BB20_230:
	ld.global.v4.f32 	{%f2266, %f2267, %f2268, %f2269}, [%rd36+32];
	mul.ftz.f32 	%f2272, %f2251, %f2267;
	neg.ftz.f32 	%f2273, %f2272;
	fma.rn.ftz.f32 	%f4025, %f2250, %f2268, %f2273;
	mul.ftz.f32 	%f2275, %f2249, %f2268;
	neg.ftz.f32 	%f2276, %f2275;
	fma.rn.ftz.f32 	%f4026, %f2251, %f2266, %f2276;
	mul.ftz.f32 	%f2277, %f2250, %f2266;
	neg.ftz.f32 	%f2278, %f2277;
	fma.rn.ftz.f32 	%f4027, %f2249, %f2267, %f2278;
	abs.f32 	%f2279, %f4025;
	setp.neu.ftz.f32	%p184, %f2279, 0f00000000;
	@%p184 bra 	BB20_233;

	abs.f32 	%f2280, %f4026;
	setp.neu.ftz.f32	%p185, %f2280, 0f00000000;
	@%p185 bra 	BB20_233;

	abs.f32 	%f2281, %f4027;
	setp.equ.ftz.f32	%p186, %f2281, 0f00000000;
	@%p186 bra 	BB20_234;

BB20_233:
	mul.ftz.f32 	%f2282, %f4026, %f4026;
	fma.rn.ftz.f32 	%f2283, %f4025, %f4025, %f2282;
	fma.rn.ftz.f32 	%f2284, %f4027, %f4027, %f2283;
	rsqrt.approx.ftz.f32 	%f2285, %f2284;
	mul.ftz.f32 	%f4027, %f4027, %f2285;
	mul.ftz.f32 	%f4026, %f4026, %f2285;
	mul.ftz.f32 	%f4025, %f4025, %f2285;

BB20_234:
	mul.ftz.f32 	%f2287, %f2250, %f4027;
	neg.ftz.f32 	%f2288, %f2287;
	fma.rn.ftz.f32 	%f494, %f4026, %f2251, %f2288;
	mul.ftz.f32 	%f2289, %f2251, %f4025;
	neg.ftz.f32 	%f2290, %f2289;
	fma.rn.ftz.f32 	%f496, %f4027, %f2249, %f2290;
	mul.ftz.f32 	%f2291, %f2249, %f4026;
	neg.ftz.f32 	%f2292, %f2291;
	fma.rn.ftz.f32 	%f497, %f4025, %f2250, %f2292;
	mul.ftz.f32 	%f2293, %f4023, %f496;
	fma.rn.ftz.f32 	%f2294, %f494, %f4022, %f2293;
	fma.rn.ftz.f32 	%f2295, %f497, %f4024, %f2294;
	mul.ftz.f32 	%f2296, %f4023, %f4026;
	fma.rn.ftz.f32 	%f2297, %f4025, %f4022, %f2296;
	fma.rn.ftz.f32 	%f2298, %f4027, %f4024, %f2297;
	neg.ftz.f32 	%f2299, %f2295;
	mul.ftz.f32 	%f2300, %f454, %f478;
	div.approx.ftz.f32 	%f2301, %f2299, %f2300;
	neg.ftz.f32 	%f2302, %f2298;
	mul.ftz.f32 	%f2303, %f453, %f478;
	div.approx.ftz.f32 	%f2304, %f2302, %f2303;
	neg.ftz.f32 	%f2305, %f2301;
	mul.ftz.f32 	%f2306, %f2304, %f2304;
	neg.ftz.f32 	%f2307, %f2306;
	fma.rn.ftz.f32 	%f2308, %f2305, %f2301, %f2307;
	mul.ftz.f32 	%f2309, %f2308, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f4028, %f2309;
	mul.ftz.f32 	%f2310, %f2242, %f496;
	fma.rn.ftz.f32 	%f2311, %f2241, %f494, %f2310;
	fma.rn.ftz.f32 	%f2312, %f2243, %f497, %f2311;
	mul.ftz.f32 	%f2313, %f2242, %f4026;
	fma.rn.ftz.f32 	%f2314, %f2241, %f4025, %f2313;
	fma.rn.ftz.f32 	%f2315, %f2243, %f4027, %f2314;
	mul.rn.f32 	%f2316, %f2315, %f2315;
	mul.rn.f32 	%f2317, %f2312, %f2312;
	mul.rn.f32 	%f499, %f453, %f453;
	mul.ftz.f32 	%f2318, %f2316, %f499;
	mul.rn.f32 	%f500, %f454, %f454;
	fma.rn.ftz.f32 	%f2319, %f2317, %f500, %f2318;
	add.ftz.f32 	%f2320, %f2316, %f2317;
	div.approx.ftz.f32 	%f2321, %f2319, %f2320;
	mul.rn.f32 	%f2322, %f462, %f462;
	mov.f32 	%f2286, 0f3F800000;
	sub.ftz.f32 	%f2323, %f2286, %f2322;
	mul.ftz.f32 	%f2324, %f2323, %f2321;
	div.approx.ftz.f32 	%f2325, %f2324, %f2322;
	mov.f32 	%f2326, 0f00000000;
	max.f32 	%f501, %f2325, %f2326;
	sqrt.approx.f32 	%f2327, %f501;
	setp.ltu.ftz.f32	%p187, %f2327, 0f3F200000;
	mov.f32 	%f4038, %f2286;
	@%p187 bra 	BB20_236;

	rsqrt.approx.f32 	%f2328, %f501;
	fma.rn.ftz.f32 	%f2329, %f2328, 0f400B9581, 0f40623D71;
	mul.ftz.f32 	%f2330, %f2328, %f2329;
	fma.rn.ftz.f32 	%f2331, %f2328, 0f4024ED91, 0f4011A9FC;
	fma.rn.ftz.f32 	%f2332, %f2331, %f2328, 0f3F800000;
	div.approx.ftz.f32 	%f502, %f2330, %f2332;
	mov.f32 	%f4038, %f502;

BB20_236:
	mov.f32 	%f4030, %f4038;
	mov.f32 	%f4036, %f4030;
	mul.ftz.f32 	%f2334, %f4165, %f496;
	fma.rn.ftz.f32 	%f2335, %f4164, %f494, %f2334;
	fma.rn.ftz.f32 	%f2336, %f4166, %f497, %f2335;
	mul.ftz.f32 	%f2337, %f4165, %f4026;
	fma.rn.ftz.f32 	%f2338, %f4164, %f4025, %f2337;
	fma.rn.ftz.f32 	%f2339, %f4166, %f4027, %f2338;
	mul.rn.f32 	%f2340, %f2339, %f2339;
	mul.rn.f32 	%f2341, %f2336, %f2336;
	mul.ftz.f32 	%f2342, %f499, %f2340;
	fma.rn.ftz.f32 	%f2343, %f2341, %f500, %f2342;
	add.ftz.f32 	%f2344, %f2340, %f2341;
	div.approx.ftz.f32 	%f2345, %f2343, %f2344;
	mul.rn.f32 	%f2346, %f463, %f463;
	sub.ftz.f32 	%f2347, %f2286, %f2346;
	mul.ftz.f32 	%f2348, %f2347, %f2345;
	div.approx.ftz.f32 	%f2349, %f2348, %f2346;
	max.f32 	%f504, %f2349, %f2326;
	sqrt.approx.f32 	%f2351, %f504;
	setp.ltu.ftz.f32	%p188, %f2351, 0f3F200000;
	mov.f32 	%f4035, %f2286;
	@%p188 bra 	BB20_243;

	rsqrt.approx.f32 	%f2352, %f504;
	fma.rn.ftz.f32 	%f2353, %f2352, 0f400B9581, 0f40623D71;
	mul.ftz.f32 	%f2354, %f2352, %f2353;
	fma.rn.ftz.f32 	%f2355, %f2352, 0f4024ED91, 0f4011A9FC;
	fma.rn.ftz.f32 	%f2356, %f2355, %f2352, 0f3F800000;
	div.approx.ftz.f32 	%f4035, %f2354, %f2356;

BB20_242:

BB20_243:
	mul.ftz.f32 	%f2385, %f479, %f479;
	mul.ftz.f32 	%f2386, %f455, 0f40490FDB;
	mul.ftz.f32 	%f2387, %f2386, %f2385;
	div.approx.ftz.f32 	%f2388, %f4028, %f2387;
	mul.ftz.f32 	%f2389, %f2388, 0f3E800000;
	div.approx.ftz.f32 	%f2390, %f2389, %f462;
	mul.ftz.f32 	%f2391, %f4036, %f4035;
	mul.ftz.f32 	%f4140, %f2391, %f2390;
	mul.ftz.f32 	%f4121, %f4036, %f2390;
	bra.uni 	BB20_433;

BB20_328:
	ld.global.v4.f32 	{%f2826, %f2827, %f2828, %f2829}, [%rd36+32];
	mul.ftz.f32 	%f2832, %f2809, %f2827;
	neg.ftz.f32 	%f2833, %f2832;
	fma.rn.ftz.f32 	%f4079, %f2808, %f2828, %f2833;
	mul.ftz.f32 	%f2835, %f2807, %f2828;
	neg.ftz.f32 	%f2836, %f2835;
	fma.rn.ftz.f32 	%f4080, %f2809, %f2826, %f2836;
	mul.ftz.f32 	%f2837, %f2808, %f2826;
	neg.ftz.f32 	%f2838, %f2837;
	fma.rn.ftz.f32 	%f4081, %f2807, %f2827, %f2838;
	abs.f32 	%f2839, %f4079;
	setp.neu.ftz.f32	%p266, %f2839, 0f00000000;
	@%p266 bra 	BB20_331;

	abs.f32 	%f2840, %f4080;
	setp.neu.ftz.f32	%p267, %f2840, 0f00000000;
	@%p267 bra 	BB20_331;

	abs.f32 	%f2841, %f4081;
	setp.equ.ftz.f32	%p268, %f2841, 0f00000000;
	@%p268 bra 	BB20_332;

BB20_331:
	mul.ftz.f32 	%f2842, %f4080, %f4080;
	fma.rn.ftz.f32 	%f2843, %f4079, %f4079, %f2842;
	fma.rn.ftz.f32 	%f2844, %f4081, %f4081, %f2843;
	rsqrt.approx.ftz.f32 	%f2845, %f2844;
	mul.ftz.f32 	%f4081, %f4081, %f2845;
	mul.ftz.f32 	%f4080, %f4080, %f2845;
	mul.ftz.f32 	%f4079, %f4079, %f2845;

BB20_332:
	mul.ftz.f32 	%f2846, %f2808, %f4081;
	neg.ftz.f32 	%f2847, %f2846;
	fma.rn.ftz.f32 	%f2848, %f4080, %f2809, %f2847;
	mul.ftz.f32 	%f2849, %f2809, %f4079;
	neg.ftz.f32 	%f2850, %f2849;
	fma.rn.ftz.f32 	%f2851, %f4081, %f2807, %f2850;
	mul.ftz.f32 	%f2852, %f2807, %f4080;
	neg.ftz.f32 	%f2853, %f2852;
	fma.rn.ftz.f32 	%f2854, %f4079, %f2808, %f2853;
	mul.ftz.f32 	%f2855, %f4077, %f2851;
	fma.rn.ftz.f32 	%f2856, %f2848, %f4076, %f2855;
	fma.rn.ftz.f32 	%f2857, %f2854, %f4078, %f2856;
	mul.ftz.f32 	%f2858, %f4077, %f4080;
	fma.rn.ftz.f32 	%f2859, %f4079, %f4076, %f2858;
	fma.rn.ftz.f32 	%f2860, %f4081, %f4078, %f2859;
	neg.ftz.f32 	%f2861, %f2857;
	mul.ftz.f32 	%f2862, %f763, %f787;
	div.approx.ftz.f32 	%f2863, %f2861, %f2862;
	neg.ftz.f32 	%f2864, %f2860;
	mul.ftz.f32 	%f2865, %f762, %f787;
	div.approx.ftz.f32 	%f2866, %f2864, %f2865;
	fma.rn.ftz.f32 	%f2867, %f2863, %f2863, 0f3F800000;
	fma.rn.ftz.f32 	%f2868, %f2866, %f2866, %f2867;
	mul.ftz.f32 	%f2869, %f2868, %f2868;
	mul.ftz.f32 	%f2870, %f2869, 0f40490FDB;
	mul.ftz.f32 	%f2871, %f764, %f2870;
	mul.ftz.f32 	%f2872, %f789, %f2871;
	rcp.approx.ftz.f32 	%f4083, %f2872;
	mul.ftz.f32 	%f2873, %f2800, %f2851;
	fma.rn.ftz.f32 	%f2874, %f2799, %f2848, %f2873;
	fma.rn.ftz.f32 	%f2875, %f2801, %f2854, %f2874;
	mul.ftz.f32 	%f2876, %f2800, %f4080;
	fma.rn.ftz.f32 	%f2877, %f2799, %f4079, %f2876;
	fma.rn.ftz.f32 	%f2878, %f2801, %f4081, %f2877;
	mul.ftz.f32 	%f2879, %f2875, %f2875;
	mul.ftz.f32 	%f2880, %f2878, %f2878;
	mul.ftz.f32 	%f2881, %f762, %f762;
	mul.ftz.f32 	%f2882, %f2881, %f2880;
	mul.ftz.f32 	%f2883, %f763, %f763;
	fma.rn.ftz.f32 	%f2884, %f2879, %f2883, %f2882;
	fma.rn.ftz.f32 	%f2885, %f2875, %f2875, %f2880;
	div.approx.ftz.f32 	%f2886, %f2884, %f2885;
	div.approx.ftz.f32 	%f2887, %f790, %f791;
	fma.rn.ftz.f32 	%f2888, %f2886, %f2887, 0f3F800000;
	mov.f32 	%f2889, 0f00000000;
	max.f32 	%f2890, %f2888, %f2889;
	sqrt.approx.f32 	%f4084, %f2890;
	mul.ftz.f32 	%f2891, %f4165, %f2851;
	fma.rn.ftz.f32 	%f2892, %f4164, %f2848, %f2891;
	fma.rn.ftz.f32 	%f2893, %f4166, %f2854, %f2892;
	mul.ftz.f32 	%f2894, %f4165, %f4080;
	fma.rn.ftz.f32 	%f2895, %f4164, %f4079, %f2894;
	fma.rn.ftz.f32 	%f2896, %f4166, %f4081, %f2895;
	mul.ftz.f32 	%f2897, %f2893, %f2893;
	mul.ftz.f32 	%f2898, %f2896, %f2896;
	mul.ftz.f32 	%f2899, %f2881, %f2898;
	fma.rn.ftz.f32 	%f2900, %f2897, %f2883, %f2899;
	fma.rn.ftz.f32 	%f2901, %f2893, %f2893, %f2898;
	div.approx.ftz.f32 	%f2902, %f2900, %f2901;
	div.approx.ftz.f32 	%f2903, %f792, %f793;
	fma.rn.ftz.f32 	%f4082, %f2902, %f2903, 0f3F800000;

BB20_334:
	add.ftz.f32 	%f2918, %f4084, 0f3F800000;
	mov.f32 	%f2919, 0f40000000;
	div.approx.ftz.f32 	%f2920, %f2919, %f2918;
	mov.f32 	%f2921, 0f00000000;
	max.f32 	%f2922, %f4082, %f2921;
	sqrt.approx.f32 	%f2923, %f2922;
	add.ftz.f32 	%f2924, %f2923, 0f3F800000;
	div.approx.ftz.f32 	%f2925, %f2919, %f2924;
	mul.ftz.f32 	%f2926, %f2920, %f2925;
	mul.ftz.f32 	%f2927, %f4083, 0f3E800000;
	div.approx.ftz.f32 	%f2928, %f2927, %f771;
	mul.ftz.f32 	%f4140, %f2926, %f2928;
	mul.ftz.f32 	%f4121, %f2920, %f2928;
	bra.uni 	BB20_433;

BB20_216:
	ld.global.v4.f32 	{%f2182, %f2183, %f2184, %f2185}, [%rd36+32];
	mul.ftz.f32 	%f2188, %f2143, %f2183;
	neg.ftz.f32 	%f2189, %f2188;
	fma.rn.ftz.f32 	%f4017, %f2142, %f2184, %f2189;
	mul.ftz.f32 	%f2191, %f2141, %f2184;
	neg.ftz.f32 	%f2192, %f2191;
	fma.rn.ftz.f32 	%f4018, %f2143, %f2182, %f2192;
	mul.ftz.f32 	%f2193, %f2142, %f2182;
	neg.ftz.f32 	%f2194, %f2193;
	fma.rn.ftz.f32 	%f4019, %f2141, %f2183, %f2194;
	abs.f32 	%f2195, %f4017;
	setp.neu.ftz.f32	%p170, %f2195, 0f00000000;
	@%p170 bra 	BB20_219;

	abs.f32 	%f2196, %f4018;
	setp.neu.ftz.f32	%p171, %f2196, 0f00000000;
	@%p171 bra 	BB20_219;

	abs.f32 	%f2197, %f4019;
	setp.equ.ftz.f32	%p172, %f2197, 0f00000000;
	@%p172 bra 	BB20_220;

BB20_219:
	mul.ftz.f32 	%f2198, %f4018, %f4018;
	fma.rn.ftz.f32 	%f2199, %f4017, %f4017, %f2198;
	fma.rn.ftz.f32 	%f2200, %f4019, %f4019, %f2199;
	rsqrt.approx.ftz.f32 	%f2201, %f2200;
	mul.ftz.f32 	%f4019, %f4019, %f2201;
	mul.ftz.f32 	%f4018, %f4018, %f2201;
	mul.ftz.f32 	%f4017, %f4017, %f2201;

BB20_220:
	mul.ftz.f32 	%f2203, %f2142, %f4019;
	neg.ftz.f32 	%f2204, %f2203;
	fma.rn.ftz.f32 	%f2205, %f4018, %f2143, %f2204;
	mul.ftz.f32 	%f2206, %f2143, %f4017;
	neg.ftz.f32 	%f2207, %f2206;
	fma.rn.ftz.f32 	%f2208, %f4019, %f2141, %f2207;
	mul.ftz.f32 	%f2209, %f2141, %f4018;
	neg.ftz.f32 	%f2210, %f2209;
	fma.rn.ftz.f32 	%f2211, %f4017, %f2142, %f2210;
	mul.ftz.f32 	%f2212, %f4015, %f2208;
	fma.rn.ftz.f32 	%f2213, %f4014, %f2205, %f2212;
	fma.rn.ftz.f32 	%f437, %f4016, %f2211, %f2213;
	mul.ftz.f32 	%f2214, %f4015, %f4018;
	fma.rn.ftz.f32 	%f2215, %f4014, %f4017, %f2214;
	fma.rn.ftz.f32 	%f438, %f4016, %f4019, %f2215;
	mov.f32 	%f4020, 0f3F800000;
	setp.geu.ftz.f32	%p173, %f421, 0f3F800000;
	@%p173 bra 	BB20_222;

	mul.ftz.f32 	%f2216, %f423, %f437;
	mul.ftz.f32 	%f2217, %f424, %f438;
	mul.ftz.f32 	%f2218, %f438, %f2217;
	fma.rn.ftz.f32 	%f2219, %f2216, %f437, %f2218;
	neg.ftz.f32 	%f2220, %f421;
	fma.rn.ftz.f32 	%f2221, %f2220, %f421, 0f3F800000;
	div.approx.ftz.f32 	%f2222, %f2219, %f2221;
	// Callseq Start 418
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f421;
	.param .b32 param1;
	st.param.f32	[param1+0], %f2222;
	.param .b32 retval0;
	call.uni (retval0), 
	_Z3powff, 
	(
	param0, 
	param1
	);
	ld.param.f32	%f4020, [retval0+0];
	
	//{
	}// Callseq End 418

BB20_222:
	add.ftz.f32 	%f2223, %f424, 0f3F800000;
	add.ftz.f32 	%f2224, %f423, 0f3F800000;
	mul.ftz.f32 	%f2225, %f2224, %f2223;
	sqrt.approx.f32 	%f2226, %f2225;
	mul.ftz.f32 	%f2227, %f2226, 0f3D22F983;
	mul.ftz.f32 	%f2228, %f405, %f2227;
	mul.ftz.f32 	%f2229, %f4020, %f2228;
	mul.ftz.f32 	%f4021, %f422, %f2229;
	mul.ftz.f32 	%f2230, %f4020, %f2227;
	div.approx.ftz.f32 	%f4121, %f2230, %f420;

BB20_224:
	mov.f32 	%f4140, %f4021;
	mov.f32 	%f4123, %f4021;
	mov.f32 	%f4122, %f4021;
	bra.uni 	BB20_434;

BB20_246:
	add.ftz.f32 	%f4040, %f2401, %f2403;
	neg.ftz.f32 	%f2407, %f2402;
	sub.ftz.f32 	%f4041, %f2407, %f2401;

BB20_248:
	mov.f32 	%f4039, %f527;
	abs.f32 	%f2408, %f4039;
	setp.neu.ftz.f32	%p195, %f2408, 0f00000000;
	@%p195 bra 	BB20_251;

	abs.f32 	%f2409, %f4040;
	setp.neu.ftz.f32	%p196, %f2409, 0f00000000;
	@%p196 bra 	BB20_251;

	abs.f32 	%f2410, %f4041;
	setp.equ.ftz.f32	%p197, %f2410, 0f00000000;
	@%p197 bra 	BB20_252;

BB20_251:
	mul.ftz.f32 	%f2411, %f4040, %f4040;
	fma.rn.ftz.f32 	%f2412, %f4039, %f4039, %f2411;
	fma.rn.ftz.f32 	%f2413, %f4041, %f4041, %f2412;
	rsqrt.approx.ftz.f32 	%f2414, %f2413;
	mul.ftz.f32 	%f4041, %f4041, %f2414;
	mul.ftz.f32 	%f4040, %f4040, %f2414;
	mul.ftz.f32 	%f4039, %f4039, %f2414;

BB20_252:
	mul.ftz.f32 	%f2415, %f2403, %f4040;
	neg.ftz.f32 	%f2416, %f2415;
	fma.rn.ftz.f32 	%f2417, %f2402, %f4041, %f2416;
	mul.ftz.f32 	%f2418, %f2401, %f4041;
	neg.ftz.f32 	%f2419, %f2418;
	fma.rn.ftz.f32 	%f2420, %f2403, %f4039, %f2419;
	mul.ftz.f32 	%f2421, %f2402, %f4039;
	neg.ftz.f32 	%f2422, %f2421;
	fma.rn.ftz.f32 	%f2423, %f2401, %f4040, %f2422;
	mul.ftz.f32 	%f2424, %f2398, %f4040;
	fma.rn.ftz.f32 	%f2425, %f2397, %f4039, %f2424;
	fma.rn.ftz.f32 	%f2426, %f2399, %f4041, %f2425;
	mul.ftz.f32 	%f2427, %f2398, %f2420;
	fma.rn.ftz.f32 	%f2428, %f2397, %f2417, %f2427;
	fma.rn.ftz.f32 	%f2429, %f2399, %f2423, %f2428;
	mul.ftz.f32 	%f2430, %f2398, %f2402;
	fma.rn.ftz.f32 	%f2431, %f2397, %f2401, %f2430;
	fma.rn.ftz.f32 	%f2432, %f2399, %f2403, %f2431;
	mul.ftz.f32 	%f2433, %f4165, %f4040;
	fma.rn.ftz.f32 	%f2434, %f4164, %f4039, %f2433;
	fma.rn.ftz.f32 	%f2435, %f4166, %f4041, %f2434;
	mul.ftz.f32 	%f2436, %f4165, %f2420;
	fma.rn.ftz.f32 	%f2437, %f4164, %f2417, %f2436;
	fma.rn.ftz.f32 	%f2438, %f4166, %f2423, %f2437;
	mul.ftz.f32 	%f2439, %f4165, %f2402;
	fma.rn.ftz.f32 	%f2440, %f4164, %f2401, %f2439;
	fma.rn.ftz.f32 	%f2441, %f4166, %f2403, %f2440;
	ld.global.f32 	%f2442, [%rd36+16];
	// Callseq Start 420
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 16 .b8 param0[16];
	st.param.v4.f32	[param0+0], {%f2426, %f2429, %f2432, %f2443};
	.param .align 16 .b8 param1[16];
	st.param.v4.f32	[param1+0], {%f2435, %f2438, %f2441, %f2444};
	.param .b32 param2;
	st.param.f32	[param2+0], %f520;
	.param .b32 param3;
	st.param.f32	[param3+0], %f2442;
	.param .b32 retval0;
	call.uni (retval0), 
	mf_glass_pdf, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.f32	%f4121, [retval0+0];
	
	//{
	}// Callseq End 420
	ld.global.u64 	%rd235, [%rd36+24];
	ld.global.v4.f32 	{%f2445, %f2446, %f2447, %f2448}, [%rd235];
	mov.u16 	%rs13, 1;
	cvt.u32.u16	%r404, %rs13;
	// Callseq Start 421
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 16 .b8 param0[16];
	st.param.v4.f32	[param0+0], {%f2426, %f2429, %f2432, %f2452};
	.param .align 16 .b8 param1[16];
	st.param.v4.f32	[param1+0], {%f2435, %f2438, %f2441, %f2453};
	.param .b32 param2;
	st.param.b32	[param2+0], %r404;
	.param .align 16 .b8 param3[16];
	st.param.v4.f32	[param3+0], {%f2445, %f2446, %f2447, %f2454};
	.param .b32 param4;
	st.param.f32	[param4+0], %f520;
	.param .b32 param5;
	st.param.f32	[param5+0], %f519;
	.param .b64 param6;
	st.param.b64	[param6+0], %rd35;
	.param .b32 param7;
	st.param.f32	[param7+0], %f2442;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	mf_eval_glass, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7
	);
	ld.param.v4.f32	{%f4122, %f4123, %f4140, %f2455}, [retval0+0];
	
	//{
	}// Callseq End 421
	bra.uni 	BB20_434;

BB20_187:
	setp.neu.ftz.f32	%p200, %f2464, %f2465;
	setp.neu.ftz.f32	%p201, %f2464, %f2466;
	or.pred  	%p202, %p200, %p201;
	sub.ftz.f32 	%f560, %f2466, %f2465;
	@%p202 bra 	BB20_253;
	bra.uni 	BB20_188;

BB20_253:
	sub.ftz.f32 	%f4046, %f2464, %f2466;
	sub.ftz.f32 	%f4047, %f2465, %f2464;
	bra.uni 	BB20_254;

BB20_188:
	add.ftz.f32 	%f4046, %f2464, %f2466;
	neg.ftz.f32 	%f2470, %f2465;
	sub.ftz.f32 	%f4047, %f2470, %f2464;

BB20_254:
	mov.f32 	%f4045, %f560;
	abs.f32 	%f2471, %f4045;
	setp.neu.ftz.f32	%p203, %f2471, 0f00000000;
	@%p203 bra 	BB20_257;

	abs.f32 	%f2472, %f4046;
	setp.neu.ftz.f32	%p204, %f2472, 0f00000000;
	@%p204 bra 	BB20_257;

	abs.f32 	%f2473, %f4047;
	setp.equ.ftz.f32	%p205, %f2473, 0f00000000;
	@%p205 bra 	BB20_258;

BB20_257:
	mul.ftz.f32 	%f2474, %f4046, %f4046;
	fma.rn.ftz.f32 	%f2475, %f4045, %f4045, %f2474;
	fma.rn.ftz.f32 	%f2476, %f4047, %f4047, %f2475;
	rsqrt.approx.ftz.f32 	%f2477, %f2476;
	mul.ftz.f32 	%f4047, %f4047, %f2477;
	mul.ftz.f32 	%f4046, %f4046, %f2477;
	mul.ftz.f32 	%f4045, %f4045, %f2477;

BB20_258:
	mul.ftz.f32 	%f2478, %f2466, %f4046;
	neg.ftz.f32 	%f2479, %f2478;
	fma.rn.ftz.f32 	%f4042, %f2465, %f4047, %f2479;
	mul.ftz.f32 	%f2480, %f2464, %f4047;
	neg.ftz.f32 	%f2481, %f2480;
	fma.rn.ftz.f32 	%f4043, %f2466, %f4045, %f2481;
	mul.ftz.f32 	%f2482, %f2465, %f4045;
	neg.ftz.f32 	%f2483, %f2482;
	fma.rn.ftz.f32 	%f4044, %f2464, %f4046, %f2483;

BB20_264:
	mul.ftz.f32 	%f2510, %f2461, %f4046;
	fma.rn.ftz.f32 	%f2511, %f2460, %f4045, %f2510;
	fma.rn.ftz.f32 	%f607, %f2462, %f4047, %f2511;
	mul.ftz.f32 	%f2512, %f2461, %f4043;
	fma.rn.ftz.f32 	%f2513, %f2460, %f4042, %f2512;
	fma.rn.ftz.f32 	%f608, %f2462, %f4044, %f2513;
	mul.ftz.f32 	%f2514, %f2461, %f2465;
	fma.rn.ftz.f32 	%f2515, %f2460, %f2464, %f2514;
	fma.rn.ftz.f32 	%f609, %f2462, %f2466, %f2515;
	mul.ftz.f32 	%f2516, %f4165, %f4046;
	fma.rn.ftz.f32 	%f2517, %f4164, %f4045, %f2516;
	mul.ftz.f32 	%f2518, %f4165, %f4043;
	fma.rn.ftz.f32 	%f2519, %f4164, %f4042, %f2518;
	mul.ftz.f32 	%f2520, %f4165, %f2465;
	fma.rn.ftz.f32 	%f2521, %f4164, %f2464, %f2520;
	fma.rn.ftz.f32 	%f613, %f4166, %f2466, %f2521;
	fma.rn.ftz.f32 	%f611, %f4166, %f4047, %f2517;
	fma.rn.ftz.f32 	%f612, %f4166, %f4044, %f2519;
	add.ftz.f32 	%f4051, %f609, %f613;
	add.ftz.f32 	%f4050, %f608, %f612;
	add.ftz.f32 	%f4049, %f607, %f611;
	abs.f32 	%f618, %f4049;
	@%p199 bra 	BB20_273;
	bra.uni 	BB20_265;

BB20_273:
	setp.neu.ftz.f32	%p216, %f618, 0f00000000;
	@%p216 bra 	BB20_276;

	abs.f32 	%f2572, %f4050;
	setp.neu.ftz.f32	%p217, %f2572, 0f00000000;
	@%p217 bra 	BB20_276;

	abs.f32 	%f2573, %f4051;
	setp.equ.ftz.f32	%p218, %f2573, 0f00000000;
	@%p218 bra 	BB20_277;

BB20_276:
	mul.ftz.f32 	%f2574, %f4050, %f4050;
	fma.rn.ftz.f32 	%f2575, %f4049, %f4049, %f2574;
	fma.rn.ftz.f32 	%f2576, %f4051, %f4051, %f2575;
	rsqrt.approx.ftz.f32 	%f2577, %f2576;
	mul.ftz.f32 	%f4051, %f4051, %f2577;
	mul.ftz.f32 	%f4050, %f4050, %f2577;
	mul.ftz.f32 	%f4049, %f4049, %f2577;

BB20_277:
	neg.ftz.f32 	%f2579, %f4049;
	div.approx.ftz.f32 	%f2580, %f2579, %f552;
	neg.ftz.f32 	%f2581, %f4050;
	div.approx.ftz.f32 	%f2582, %f2581, %f551;
	mul.ftz.f32 	%f2583, %f2580, %f2580;
	fma.rn.ftz.f32 	%f2584, %f4051, %f4051, %f2583;
	fma.rn.ftz.f32 	%f2585, %f2582, %f2582, %f2584;
	mul.ftz.f32 	%f2586, %f2585, 0f40490FDB;
	mul.ftz.f32 	%f2587, %f2585, %f2586;
	mul.ftz.f32 	%f2588, %f552, %f2587;
	mul.ftz.f32 	%f2589, %f551, %f2588;
	mov.f32 	%f2590, 0f33D6BF95;
	max.f32 	%f636, %f2589, %f2590;
	setp.gtu.ftz.f32	%p219, %f609, 0f3F7FF972;
	mov.f32 	%f2578, 0f3F800000;
	mov.f32 	%f4052, %f2578;
	@%p219 bra 	BB20_280;

	setp.ltu.ftz.f32	%p220, %f609, 0fBF7FF972;
	mov.f32 	%f2591, 0f38D1C000;
	mov.f32 	%f4052, %f2591;
	@%p220 bra 	BB20_280;

	mul.ftz.f32 	%f2592, %f609, %f609;
	max.f32 	%f2594, %f2592, %f2590;
	rcp.approx.ftz.f32 	%f2595, %f2594;
	mul.ftz.f32 	%f2596, %f552, %f607;
	mul.ftz.f32 	%f2597, %f551, %f608;
	mul.ftz.f32 	%f2598, %f2597, %f2597;
	fma.rn.ftz.f32 	%f2599, %f2596, %f2596, %f2598;
	fma.rn.ftz.f32 	%f2600, %f2599, %f2595, 0f3F800000;
	sqrt.approx.f32 	%f2601, %f2600;
	neg.ftz.f32 	%f2602, %f2601;
	setp.leu.ftz.f32	%p221, %f609, 0f00000000;
	selp.f32	%f2603, %f2602, %f2601, %p221;
	add.ftz.f32 	%f2604, %f2603, 0fBF800000;
	fma.rn.ftz.f32 	%f637, %f2604, 0f3F000000, 0f3F800000;
	mov.f32 	%f4052, %f637;

BB20_280:
	mov.f32 	%f638, %f4052;
	mul.ftz.f32 	%f3845, %f552, %f551;
	rcp.approx.ftz.f32 	%f2605, %f636;
	mul.ftz.f32 	%f2606, %f2605, 0f3E800000;
	mul.ftz.f32 	%f2607, %f609, %f638;
	div.approx.ftz.f32 	%f2608, %f2606, %f2607;
	sqrt.approx.f32 	%f2609, %f3845;
	mul.ftz.f32 	%f2610, %f2609, 0fBFFE59F3;
	mul.ftz.f32 	%f2611, %f2609, %f2610;
	mul.ftz.f32 	%f2612, %f2611, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f2613, %f2612;
	fma.rn.ftz.f32 	%f2614, %f2613, 0f3F4E7675, 0f3E4C51DB;
	fma.rn.ftz.f32 	%f2615, %f2609, 0f3FE23A7E, 0fC10705C6;
	fma.rn.ftz.f32 	%f2616, %f2615, %f2609, 0f417C8B44;
	fma.rn.ftz.f32 	%f2617, %f2616, %f2609, 0fC1665E35;
	fma.rn.ftz.f32 	%f2618, %f2617, %f2609, 0f40CE7881;
	fma.rn.ftz.f32 	%f2619, %f2618, %f2609, 0fBF993E81;
	fma.rn.ftz.f32 	%f2620, %f2619, %f2609, 0f3CE3C31E;
	fma.rn.ftz.f32 	%f2621, %f2620, %f2609, 0f3BBA5D49;
	sub.ftz.f32 	%f2622, %f2614, %f2621;
	cvt.sat.f32.f32	%f2623, %f2622;
	sub.ftz.f32 	%f2625, %f2578, %f2623;
	fma.rn.ftz.f32 	%f4121, %f613, %f2625, %f2608;
	bra.uni 	BB20_281;

BB20_265:
	setp.neu.ftz.f32	%p210, %f618, 0f00000000;
	@%p210 bra 	BB20_268;

	abs.f32 	%f2522, %f4050;
	setp.neu.ftz.f32	%p211, %f2522, 0f00000000;
	@%p211 bra 	BB20_268;

	abs.f32 	%f2523, %f4051;
	setp.equ.ftz.f32	%p212, %f2523, 0f00000000;
	@%p212 bra 	BB20_269;

BB20_268:
	mul.ftz.f32 	%f2524, %f4050, %f4050;
	fma.rn.ftz.f32 	%f2525, %f4049, %f4049, %f2524;
	fma.rn.ftz.f32 	%f2526, %f4051, %f4051, %f2525;
	rsqrt.approx.ftz.f32 	%f2527, %f2526;
	mul.ftz.f32 	%f4051, %f4051, %f2527;

BB20_269:
	mul.rn.f32 	%f2529, %f4051, %f4051;
	mov.f32 	%f2528, 0f3F800000;
	sub.ftz.f32 	%f2530, %f2528, %f2529;
	mul.rn.f32 	%f2531, %f552, %f552;
	fma.rn.ftz.f32 	%f2532, %f2529, %f2531, %f2530;
	mul.ftz.f32 	%f2533, %f2532, 0f40490FDB;
	mul.ftz.f32 	%f2534, %f2532, %f2533;
	mov.f32 	%f2535, 0f33D6BF95;
	max.f32 	%f2536, %f2534, %f2535;
	div.approx.ftz.f32 	%f626, %f2531, %f2536;
	setp.gtu.ftz.f32	%p213, %f609, 0f3F7FF972;
	mov.f32 	%f4048, %f2528;
	@%p213 bra 	BB20_272;

	setp.ltu.ftz.f32	%p214, %f609, 0fBF7FF972;
	mov.f32 	%f2537, 0f38D1C000;
	mov.f32 	%f4048, %f2537;
	@%p214 bra 	BB20_272;

	mul.ftz.f32 	%f2538, %f609, %f609;
	max.f32 	%f2540, %f2538, %f2535;
	rcp.approx.ftz.f32 	%f2541, %f2540;
	mul.ftz.f32 	%f2542, %f552, %f607;
	mul.ftz.f32 	%f2543, %f552, %f608;
	mul.ftz.f32 	%f2544, %f2543, %f2543;
	fma.rn.ftz.f32 	%f2545, %f2542, %f2542, %f2544;
	fma.rn.ftz.f32 	%f2546, %f2545, %f2541, 0f3F800000;
	sqrt.approx.f32 	%f2547, %f2546;
	neg.ftz.f32 	%f2548, %f2547;
	setp.leu.ftz.f32	%p215, %f609, 0f00000000;
	selp.f32	%f2549, %f2548, %f2547, %p215;
	add.ftz.f32 	%f2550, %f2549, 0fBF800000;
	fma.rn.ftz.f32 	%f627, %f2550, 0f3F000000, 0f3F800000;
	mov.f32 	%f4048, %f627;

BB20_272:
	mov.f32 	%f628, %f4048;
	mul.ftz.f32 	%f2551, %f552, 0fBFFE59F3;
	mul.ftz.f32 	%f2552, %f552, %f2551;
	mul.ftz.f32 	%f2553, %f2552, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f2554, %f2553;
	fma.rn.ftz.f32 	%f2555, %f2554, 0f3F4E7675, 0f3E4C51DB;
	fma.rn.ftz.f32 	%f2556, %f552, 0f3FE23A7E, 0fC10705C6;
	fma.rn.ftz.f32 	%f2557, %f2556, %f552, 0f417C8B44;
	fma.rn.ftz.f32 	%f2558, %f2557, %f552, 0fC1665E35;
	fma.rn.ftz.f32 	%f2559, %f2558, %f552, 0f40CE7881;
	fma.rn.ftz.f32 	%f2560, %f2559, %f552, 0fBF993E81;
	fma.rn.ftz.f32 	%f2561, %f2560, %f552, 0f3CE3C31E;
	fma.rn.ftz.f32 	%f2562, %f2561, %f552, 0f3BBA5D49;
	sub.ftz.f32 	%f2563, %f2555, %f2562;
	cvt.sat.f32.f32	%f2564, %f2563;
	mul.ftz.f32 	%f2565, %f609, %f628;
	max.f32 	%f2567, %f2565, %f2535;
	mul.ftz.f32 	%f2568, %f626, 0f3E800000;
	div.approx.ftz.f32 	%f2569, %f2568, %f2567;
	sub.ftz.f32 	%f2571, %f2528, %f2564;
	fma.rn.ftz.f32 	%f4121, %f613, %f2571, %f2569;

BB20_281:
	setp.ltu.ftz.f32	%p222, %f613, %f609;
	selp.f32	%f642, %f608, %f612, %p222;
	selp.f32	%f641, %f607, %f611, %p222;
	selp.f32	%f648, %f609, %f613, %p222;
	selp.f32	%f645, %f612, %f608, %p222;
	selp.f32	%f644, %f611, %f607, %p222;
	selp.f32	%f647, %f613, %f609, %p222;
	setp.ltu.ftz.f32	%p223, %f647, 0f3727C5AC;
	setp.ltu.ftz.f32	%p224, %f648, 0f3727C5AC;
	or.pred  	%p225, %p223, %p224;
	mov.f32 	%f4140, 0f00000000;
	mov.f32 	%f4123, %f4140;
	mov.f32 	%f4122, %f4140;
	@%p225 bra 	BB20_434;

	ld.global.u64 	%rd236, [%rd36+24];
	ld.global.v4.f32 	{%f2630, %f2631, %f2632, %f2633}, [%rd236];
	neg.ftz.f32 	%f654, %f644;
	neg.ftz.f32 	%f655, %f645;
	neg.ftz.f32 	%f657, %f647;
	setp.gtu.ftz.f32	%p226, %f657, 0f3F7FF972;
	mov.f32 	%f2629, 0f00000000;
	mov.f32 	%f4055, %f2629;
	@%p226 bra 	BB20_285;

	setp.ltu.ftz.f32	%p227, %f657, 0fBF7FF972;
	mov.f32 	%f2634, 0fBF7FF972;
	mov.f32 	%f4055, %f2634;
	@%p227 bra 	BB20_285;

	mul.ftz.f32 	%f2635, %f657, %f657;
	mov.f32 	%f2636, 0f33D6BF95;
	max.f32 	%f2637, %f2635, %f2636;
	rcp.approx.ftz.f32 	%f2638, %f2637;
	mul.ftz.f32 	%f2639, %f654, %f552;
	mul.ftz.f32 	%f2640, %f655, %f551;
	mul.ftz.f32 	%f2641, %f2640, %f2640;
	fma.rn.ftz.f32 	%f2642, %f2639, %f2639, %f2641;
	fma.rn.ftz.f32 	%f2643, %f2642, %f2638, 0f3F800000;
	sqrt.approx.f32 	%f2644, %f2643;
	neg.ftz.f32 	%f2645, %f2644;
	setp.leu.ftz.f32	%p228, %f657, 0f00000000;
	selp.f32	%f2646, %f2645, %f2644, %p228;
	add.ftz.f32 	%f2647, %f2646, 0fBF800000;
	mul.ftz.f32 	%f658, %f2647, 0f3F000000;
	mov.f32 	%f4055, %f658;

BB20_285:
	mov.f32 	%f659, %f4055;
	st.local.f32 	[%rd32], %f659;
	setp.gtu.ftz.f32	%p229, %f648, 0f3F7FF972;
	mov.f32 	%f4054, %f2629;
	@%p229 bra 	BB20_288;

	setp.ltu.ftz.f32	%p230, %f648, 0fBF7FF972;
	mov.f32 	%f4054, 0fBF7FF972;
	@%p230 bra 	BB20_288;

	mul.ftz.f32 	%f2650, %f648, %f648;
	mov.f32 	%f2651, 0f33D6BF95;
	max.f32 	%f2652, %f2650, %f2651;
	rcp.approx.ftz.f32 	%f2653, %f2652;
	mul.ftz.f32 	%f2654, %f641, %f552;
	mul.ftz.f32 	%f2655, %f642, %f551;
	mul.ftz.f32 	%f2656, %f2655, %f2655;
	fma.rn.ftz.f32 	%f2657, %f2654, %f2654, %f2656;
	fma.rn.ftz.f32 	%f2658, %f2657, %f2653, 0f3F800000;
	sqrt.approx.f32 	%f2659, %f2658;
	neg.ftz.f32 	%f2660, %f2659;
	setp.leu.ftz.f32	%p231, %f648, 0f00000000;
	selp.f32	%f2661, %f2660, %f2659, %p231;
	add.ftz.f32 	%f2662, %f2661, 0fBF800000;
	mul.ftz.f32 	%f4054, %f2662, 0f3F000000;

BB20_288:
	add.ftz.f32 	%f4057, %f645, %f642;
	add.ftz.f32 	%f4058, %f647, %f648;
	add.ftz.f32 	%f4056, %f644, %f641;
	abs.f32 	%f2663, %f4056;
	setp.neu.ftz.f32	%p232, %f2663, 0f00000000;
	@%p232 bra 	BB20_291;

	abs.f32 	%f2664, %f4057;
	setp.neu.ftz.f32	%p233, %f2664, 0f00000000;
	@%p233 bra 	BB20_291;

	abs.f32 	%f2665, %f4058;
	setp.equ.ftz.f32	%p234, %f2665, 0f00000000;
	@%p234 bra 	BB20_292;

BB20_291:
	mul.ftz.f32 	%f2666, %f4057, %f4057;
	fma.rn.ftz.f32 	%f2667, %f4056, %f4056, %f2666;
	fma.rn.ftz.f32 	%f2668, %f4058, %f4058, %f2667;
	rsqrt.approx.ftz.f32 	%f2669, %f2668;
	mul.ftz.f32 	%f4058, %f4058, %f2669;
	mul.ftz.f32 	%f4057, %f4057, %f2669;
	mul.ftz.f32 	%f4056, %f4056, %f2669;

BB20_292:
	setp.equ.ftz.f32	%p235, %f552, %f551;
	@%p235 bra 	BB20_294;
	bra.uni 	BB20_293;

BB20_294:
	mul.rn.f32 	%f2683, %f4058, %f4058;
	mov.f32 	%f2684, 0f3F800000;
	sub.ftz.f32 	%f2685, %f2684, %f2683;
	mul.rn.f32 	%f2686, %f552, %f552;
	fma.rn.ftz.f32 	%f2687, %f2683, %f2686, %f2685;
	mul.ftz.f32 	%f2688, %f2687, 0f40490FDB;
	mul.ftz.f32 	%f2689, %f2687, %f2688;
	mov.f32 	%f2690, 0f33D6BF95;
	max.f32 	%f2691, %f2689, %f2690;
	div.approx.ftz.f32 	%f4059, %f2686, %f2691;
	bra.uni 	BB20_295;

BB20_293:
	neg.ftz.f32 	%f2670, %f4056;
	div.approx.ftz.f32 	%f2671, %f2670, %f552;
	neg.ftz.f32 	%f2672, %f4057;
	div.approx.ftz.f32 	%f2673, %f2672, %f551;
	mul.ftz.f32 	%f2674, %f2671, %f2671;
	fma.rn.ftz.f32 	%f2675, %f4058, %f4058, %f2674;
	fma.rn.ftz.f32 	%f2676, %f2673, %f2673, %f2675;
	mul.ftz.f32 	%f2677, %f2676, 0f40490FDB;
	mul.ftz.f32 	%f2678, %f2676, %f2677;
	mul.ftz.f32 	%f2679, %f552, %f2678;
	mul.ftz.f32 	%f2680, %f551, %f2679;
	mov.f32 	%f2681, 0f33D6BF95;
	max.f32 	%f2682, %f2680, %f2681;
	rcp.approx.ftz.f32 	%f4059, %f2682;

BB20_295:
	neg.ftz.f32 	%f4061, %f645;
	neg.ftz.f32 	%f4060, %f644;
	neg.ftz.f32 	%f3847, %f647;
	mov.f32 	%f4062, %f3847;
	add.ftz.f32 	%f2695, %f659, 0f3F800000;
	mov.f32 	%f4065, 0f3F800000;
	sub.ftz.f32 	%f2696, %f4065, %f2695;
	add.ftz.f32 	%f2697, %f2696, %f4054;
	rcp.approx.ftz.f32 	%f2698, %f2697;
	mul.ftz.f32 	%f2699, %f2698, 0f3E800000;
	div.approx.ftz.f32 	%f2700, %f2699, %f647;
	mul.rn.f32 	%f4143, %f2700, %f4059;
	mov.f32 	%f4123, %f4143;
	mov.f32 	%f4122, %f4143;
	mov.u32 	%r406, 1065353216;
	st.local.u32 	[%rd33], %r406;
	st.local.u32 	[%rd34], %r406;
	add.u64 	%rd237, %SP, 12;
	cvta.to.local.u64 	%rd238, %rd237;
	mov.u32 	%r596, 0;
	st.local.u32 	[%rd238], %r596;
	ld.global.u32 	%r595, [%rd6+5308];
	selp.f32	%f683, 0f3F800000, 0f00000000, %p229;
	mov.f32 	%f4064, %f4065;
	mov.f32 	%f4063, %f4065;

BB20_296:
	mov.f32 	%f4144, %f4143;
	add.u64 	%rd276, %SP, 12;
	mad.lo.s32 	%r407, %r595, 1103515245, 12345;
	st.global.u32 	[%rd6+5308], %r407;
	cvt.rn.f32.u32	%f2701, %r407;
	mul.ftz.f32 	%f2702, %f2701, 0f2F800000;
	// Callseq Start 422
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 16 .b8 param0[16];
	st.param.v4.f32	[param0+0], {%f4060, %f4061, %f4062, %f2703};
	.param .b64 param1;
	st.param.b64	[param1+0], %rd227;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd228;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd276;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd226;
	.param .b32 param5;
	st.param.f32	[param5+0], %f2702;
	.param .b32 retval0;
	call.uni (retval0), 
	mf_sample_height, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5
	);
	ld.param.b32	%r408, [retval0+0];
	
	//{
	}// Callseq End 422
	and.b32  	%r409, %r408, 1;
	setp.eq.b32	%p237, %r409, 1;
	mov.f32 	%f4142, %f4144;
	@!%p237 bra 	BB20_321;
	bra.uni 	BB20_297;

BB20_297:
	neg.ftz.f32 	%f693, %f4060;
	neg.ftz.f32 	%f694, %f4061;
	neg.ftz.f32 	%f695, %f4062;
	ld.global.u32 	%r410, [%rd6+5308];
	mad.lo.s32 	%r411, %r410, 1103515245, 12345;
	cvt.rn.f32.u32	%f2704, %r411;
	mul.ftz.f32 	%f2705, %f2704, 0f2F800000;
	mad.lo.s32 	%r595, %r411, 1103515245, 12345;
	st.global.u32 	[%rd6+5308], %r595;
	cvt.rn.f32.u32	%f2706, %r595;
	mul.ftz.f32 	%f2707, %f2706, 0f2F800000;
	// Callseq Start 423
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 16 .b8 param0[16];
	st.param.v4.f32	[param0+0], {%f693, %f694, %f695, %f2708};
	.param .align 8 .b8 param1[8];
	st.param.v2.f32	[param1+0], {%f552, %f551};
	.param .align 8 .b8 param2[8];
	st.param.v2.f32	[param2+0], {%f2705, %f2707};
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	mf_sample_vndf, 
	(
	param0, 
	param1, 
	param2
	);
	ld.param.v4.f32	{%f696, %f697, %f698, %f2709}, [retval0+0];
	
	//{
	}// Callseq End 423
	setp.lt.s32	%p238, %r596, 1;
	@%p238 bra 	BB20_312;

	setp.gtu.ftz.f32	%p239, %f4062, 0f3F7FF972;
	mov.f32 	%f4072, 0f00000000;
	mov.f32 	%f4071, %f4072;
	mov.f32 	%f4070, %f4072;
	@%p239 bra 	BB20_309;

	ld.local.f32 	%f700, [%rd32];
	sub.ftz.f32 	%f4067, %f642, %f4061;
	sub.ftz.f32 	%f4068, %f648, %f4062;
	sub.ftz.f32 	%f4066, %f641, %f4060;
	abs.f32 	%f2713, %f4066;
	setp.neu.ftz.f32	%p240, %f2713, 0f00000000;
	@%p240 bra 	BB20_302;

	abs.f32 	%f2714, %f4067;
	setp.neu.ftz.f32	%p241, %f2714, 0f00000000;
	@%p241 bra 	BB20_302;

	abs.f32 	%f2715, %f4068;
	setp.equ.ftz.f32	%p242, %f2715, 0f00000000;
	@%p242 bra 	BB20_303;

BB20_302:
	mul.ftz.f32 	%f2716, %f4067, %f4067;
	fma.rn.ftz.f32 	%f2717, %f4066, %f4066, %f2716;
	fma.rn.ftz.f32 	%f2718, %f4068, %f4068, %f2717;
	rsqrt.approx.ftz.f32 	%f2719, %f2718;
	mul.ftz.f32 	%f4068, %f4068, %f2719;
	mul.ftz.f32 	%f4067, %f4067, %f2719;
	mul.ftz.f32 	%f4066, %f4066, %f2719;

BB20_303:
	setp.ltu.ftz.f32	%p243, %f4068, 0f00000000;
	mov.f32 	%f4072, 0f00000000;
	mov.f32 	%f4071, %f4072;
	mov.f32 	%f4070, %f4072;
	@%p243 bra 	BB20_309;

	neg.ftz.f32 	%f3821, %f4060;
	neg.ftz.f32 	%f3820, %f4061;
	neg.ftz.f32 	%f3811, %f4062;
	setp.ltu.ftz.f32	%p244, %f4062, 0fBF7FF972;
	mul.ftz.f32 	%f2726, %f4062, %f700;
	selp.f32	%f713, 0f3F800000, %f2726, %p244;
	mul.ftz.f32 	%f2727, %f3820, %f4067;
	fma.rn.ftz.f32 	%f2728, %f3821, %f4066, %f2727;
	fma.rn.ftz.f32 	%f716, %f3811, %f4068, %f2728;
	setp.ltu.ftz.f32	%p245, %f716, 0f00000000;
	mov.f32 	%f4072, 0f00000000;
	mov.f32 	%f4071, %f4072;
	mov.f32 	%f4070, %f4072;
	@%p245 bra 	BB20_309;

	mov.f32 	%f2729, 0f00000000;
	max.f32 	%f2730, %f2729, %f716;
	mul.ftz.f32 	%f2731, %f2730, 0f3E800000;
	mul.ftz.f32 	%f2732, %f713, %f716;
	mov.f32 	%f2733, 0f33D6BF95;
	max.f32 	%f2734, %f2732, %f2733;
	div.approx.ftz.f32 	%f717, %f2731, %f2734;
	@%p235 bra 	BB20_307;
	bra.uni 	BB20_306;

BB20_307:
	mul.rn.f32 	%f2748, %f4068, %f4068;
	mov.f32 	%f2749, 0f3F800000;
	sub.ftz.f32 	%f2750, %f2749, %f2748;
	mul.rn.f32 	%f2751, %f552, %f552;
	fma.rn.ftz.f32 	%f2752, %f2748, %f2751, %f2750;
	mul.ftz.f32 	%f2753, %f2752, 0f40490FDB;
	mul.ftz.f32 	%f2754, %f2752, %f2753;
	max.f32 	%f2756, %f2754, %f2733;
	div.approx.ftz.f32 	%f4069, %f2751, %f2756;
	bra.uni 	BB20_308;

BB20_306:
	neg.ftz.f32 	%f2735, %f4066;
	div.approx.ftz.f32 	%f2736, %f2735, %f552;
	neg.ftz.f32 	%f2737, %f4067;
	div.approx.ftz.f32 	%f2738, %f2737, %f551;
	mul.ftz.f32 	%f2739, %f2736, %f2736;
	fma.rn.ftz.f32 	%f2740, %f4068, %f4068, %f2739;
	fma.rn.ftz.f32 	%f2741, %f2738, %f2738, %f2740;
	mul.ftz.f32 	%f2742, %f2741, 0f40490FDB;
	mul.ftz.f32 	%f2743, %f2741, %f2742;
	mul.ftz.f32 	%f2744, %f552, %f2743;
	mul.ftz.f32 	%f2745, %f551, %f2744;
	max.f32 	%f2747, %f2745, %f2733;
	rcp.approx.ftz.f32 	%f4069, %f2747;

BB20_308:
	mul.rn.f32 	%f4072, %f717, %f4069;
	mov.f32 	%f4071, %f4072;
	mov.f32 	%f4070, %f4072;

BB20_309:
	mov.f32 	%f4073, %f683;
	@%p229 bra 	BB20_311;

	ld.local.f32 	%f2757, [%rd33];
	add.ftz.f32 	%f2758, %f2757, 0f3F800000;
	mul.ftz.f32 	%f2759, %f2758, 0f3F000000;
	cvt.sat.f32.f32	%f2760, %f2759;
	// Callseq Start 424
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f2760;
	.param .b32 param1;
	st.param.f32	[param1+0], %f4054;
	.param .b32 retval0;
	call.uni (retval0), 
	_Z3powff, 
	(
	param0, 
	param1
	);
	ld.param.f32	%f727, [retval0+0];
	
	//{
	}// Callseq End 424
	mov.f32 	%f4073, %f727;

BB20_311:
	mov.f32 	%f728, %f4073;
	mul.ftz.f32 	%f2761, %f4063, %f4070;
	mul.ftz.f32 	%f2762, %f4064, %f4071;
	mul.ftz.f32 	%f2763, %f4065, %f4072;
	mul.ftz.f32 	%f2764, %f4065, %f2763;
	mul.ftz.f32 	%f2765, %f4064, %f2762;
	mul.ftz.f32 	%f2766, %f4063, %f2761;
	fma.rn.ftz.f32 	%f4122, %f2766, %f728, %f4122;
	fma.rn.ftz.f32 	%f4123, %f2765, %f728, %f4123;
	fma.rn.ftz.f32 	%f4144, %f2764, %f728, %f4144;

BB20_312:
	mov.f32 	%f4143, %f4144;
	add.s32 	%r596, %r596, 1;
	setp.gt.s32	%p248, %r596, 9;
	@%p248 bra 	BB20_320;

	neg.ftz.f32 	%f3819, %f4060;
	neg.ftz.f32 	%f3818, %f4061;
	neg.ftz.f32 	%f3812, %f4062;
	add.ftz.f32 	%f2768, %f698, %f698;
	add.ftz.f32 	%f2769, %f696, %f696;
	add.ftz.f32 	%f2770, %f697, %f697;
	mul.ftz.f32 	%f2771, %f3818, %f697;
	fma.rn.ftz.f32 	%f2772, %f3819, %f696, %f2771;
	fma.rn.ftz.f32 	%f2773, %f3812, %f698, %f2772;
	fma.rn.ftz.f32 	%f4061, %f2770, %f2773, %f4061;
	fma.rn.ftz.f32 	%f4060, %f2769, %f2773, %f4060;
	fma.rn.ftz.f32 	%f738, %f2768, %f2773, %f4062;
	setp.gtu.ftz.f32	%p249, %f738, 0f3F7FF972;
	mov.f32 	%f4074, 0f00000000;
	@%p249 bra 	BB20_316;

	setp.ltu.ftz.f32	%p250, %f738, 0fBF7FF972;
	mov.f32 	%f4074, 0fBF7FF972;
	@%p250 bra 	BB20_316;

	mul.ftz.f32 	%f2775, %f738, %f738;
	mov.f32 	%f2776, 0f33D6BF95;
	max.f32 	%f2777, %f2775, %f2776;
	rcp.approx.ftz.f32 	%f2778, %f2777;
	mul.ftz.f32 	%f2779, %f552, %f4060;
	mul.ftz.f32 	%f2780, %f551, %f4061;
	mul.ftz.f32 	%f2781, %f2780, %f2780;
	fma.rn.ftz.f32 	%f2782, %f2779, %f2779, %f2781;
	fma.rn.ftz.f32 	%f2783, %f2782, %f2778, 0f3F800000;
	sqrt.approx.f32 	%f2784, %f2783;
	neg.ftz.f32 	%f2785, %f2784;
	setp.leu.ftz.f32	%p251, %f738, 0f00000000;
	selp.f32	%f2786, %f2785, %f2784, %p251;
	add.ftz.f32 	%f2787, %f2786, 0fBF800000;
	mul.ftz.f32 	%f4074, %f2787, 0f3F000000;

BB20_316:
	st.local.f32 	[%rd32], %f4074;
	mul.rn.f32 	%f4063, %f4063, %f2630;
	mul.rn.f32 	%f4064, %f4064, %f2631;
	mul.rn.f32 	%f4065, %f4065, %f2632;
	ld.local.f32 	%f2789, [%rd33];
	add.ftz.f32 	%f2790, %f2789, 0f3F800000;
	mul.ftz.f32 	%f2791, %f2790, 0f3F000000;
	cvt.sat.f32.f32	%f744, %f2791;
	st.local.f32 	[%rd34], %f744;
	mov.f32 	%f4075, 0f3F800000;
	@%p249 bra 	BB20_319;

	setp.ltu.ftz.f32	%p253, %f738, 0f3727C5AC;
	mov.f32 	%f4075, 0f00000000;
	@%p253 bra 	BB20_319;

	// Callseq Start 425
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f744;
	.param .b32 param1;
	st.param.f32	[param1+0], %f4074;
	.param .b32 retval0;
	call.uni (retval0), 
	_Z3powff, 
	(
	param0, 
	param1
	);
	ld.param.f32	%f4075, [retval0+0];
	
	//{
	}// Callseq End 425

BB20_319:
	mov.f32 	%f4062, %f738;
	add.u64 	%rd278, %SP, 12;
	cvta.to.local.u64 	%rd277, %rd278;
	st.local.f32 	[%rd277], %f4075;

BB20_320:
	setp.lt.s32	%p254, %r596, 10;
	mov.f32 	%f4142, %f4143;
	@%p254 bra 	BB20_296;

BB20_321:
	mov.f32 	%f4140, %f4142;
	setp.geu.ftz.f32	%p255, %f613, %f609;
	@%p255 bra 	BB20_434;

	div.approx.ftz.f32 	%f2793, %f647, %f648;
	abs.f32 	%f2794, %f2793;
	mul.rn.f32 	%f4122, %f4122, %f2794;
	mul.rn.f32 	%f4123, %f4123, %f2794;
	mul.rn.f32 	%f4140, %f4140, %f2794;
	bra.uni 	BB20_434;

BB20_167:
	setp.eq.s32	%p135, %r594, -1;
	@%p135 bra 	BB20_448;

	mul.wide.s32 	%rd233, %r594, 80;
	add.s64 	%rd234, %rd61, %rd233;
	add.s64 	%rd36, %rd234, 240;
	ld.global.u32 	%r109, [%rd234+240];
	setp.gt.u32	%p136, %r109, 31;
	@%p136 bra 	BB20_448;

	ld.global.v4.f32 	{%f2123, %f2124, %f2125, %f2126}, [%rd6+-36];
	mul.ftz.f32 	%f2129, %f4165, %f2124;
	fma.rn.ftz.f32 	%f2130, %f2123, %f4164, %f2129;
	fma.rn.ftz.f32 	%f2132, %f2125, %f4166, %f2130;
	mov.f32 	%f4140, 0f00000000;
	mov.f32 	%f4123, %f4140;
	mov.f32 	%f4122, %f4140;
	mov.f32 	%f4121, %f4140;
	setp.ltu.ftz.f32	%p137, %f2132, 0f00000000;
	@%p137 bra 	BB20_369;
	bra.uni 	BB20_170;

BB20_369:
	setp.gt.s32	%p323, %r109, 20;
	@%p323 bra 	BB20_375;

	setp.gt.s32	%p330, %r109, 11;
	@%p330 bra 	BB20_373;

	setp.eq.s32	%p333, %r109, 8;
	@%p333 bra 	BB20_392;

	setp.eq.s32	%p334, %r109, 9;
	@%p334 bra 	BB20_378;
	bra.uni 	BB20_434;

BB20_170:
	setp.gt.s32	%p138, %r109, 13;
	@%p138 bra 	BB20_193;

	setp.gt.s32	%p151, %r109, 8;
	@%p151 bra 	BB20_182;

	setp.gt.s32	%p157, %r109, 4;
	@%p157 bra 	BB20_180;

	setp.eq.s32	%p160, %r109, 2;
	@%p160 bra 	BB20_210;

	setp.eq.s32	%p161, %r109, 3;
	@%p161 bra 	BB20_175;
	bra.uni 	BB20_434;

BB20_175:
	ld.global.v4.f32 	{%f3289, %f3290, %f3291, %f3292}, [%rd36+16];
	mul.ftz.f32 	%f3293, %f4165, %f3290;
	fma.rn.ftz.f32 	%f3294, %f3289, %f4164, %f3293;
	fma.rn.ftz.f32 	%f929, %f3291, %f4166, %f3294;
	mov.f32 	%f4140, 0f00000000;
	mov.f32 	%f4123, %f4140;
	mov.f32 	%f4122, %f4140;
	mov.f32 	%f4121, %f4140;
	setp.leu.ftz.f32	%p321, %f929, 0f00000000;
	@%p321 bra 	BB20_434;

	ld.global.v4.f32 	{%f3295, %f3296, %f3297, %f3298}, [%rd6+-20];
	mul.ftz.f32 	%f3301, %f3296, %f3290;
	fma.rn.ftz.f32 	%f3302, %f3289, %f3295, %f3301;
	fma.rn.ftz.f32 	%f3304, %f3291, %f3297, %f3302;
	mov.f32 	%f3305, 0f00000000;
	max.f32 	%f930, %f3304, %f3305;
	mul.ftz.f32 	%f3306, %f4165, %f3296;
	fma.rn.ftz.f32 	%f3307, %f4164, %f3295, %f3306;
	fma.rn.ftz.f32 	%f3308, %f4166, %f3297, %f3307;
	max.f32 	%f931, %f929, %f3305;
	neg.ftz.f32 	%f3309, %f931;
	fma.rn.ftz.f32 	%f4098, %f3309, %f930, %f3308;
	setp.leu.ftz.f32	%p322, %f4098, 0f00000000;
	@%p322 bra 	BB20_178;

	max.f32 	%f3310, %f931, %f930;
	add.ftz.f32 	%f3311, %f3310, 0f00800000;
	div.approx.ftz.f32 	%f4098, %f4098, %f3311;

BB20_178:
	ld.global.f32 	%f3313, [%rd36+40];
	ld.global.f32 	%f3314, [%rd36+36];
	fma.rn.ftz.f32 	%f3315, %f3313, %f4098, %f3314;
	mul.ftz.f32 	%f4140, %f931, %f3315;
	bra.uni 	BB20_179;

BB20_375:
	setp.gt.s32	%p324, %r109, 23;
	@%p324 bra 	BB20_389;

	setp.eq.s32	%p328, %r109, 21;
	@%p328 bra 	BB20_409;
	bra.uni 	BB20_377;

BB20_409:
	ld.global.v4.f32 	{%f3479, %f3480, %f3481, %f3482}, [%rd36+16];
	mul.ftz.f32 	%f3485, %f4165, %f3480;
	fma.rn.ftz.f32 	%f3486, %f3479, %f4164, %f3485;
	fma.rn.ftz.f32 	%f3488, %f3481, %f4166, %f3486;
	neg.ftz.f32 	%f3489, %f3488;
	mov.f32 	%f3490, 0f00000000;
	max.f32 	%f3491, %f3489, %f3490;
	mul.ftz.f32 	%f4140, %f3491, 0f3EA2F983;
	bra.uni 	BB20_432;

BB20_193:
	setp.gt.s32	%p139, %r109, 18;
	@%p139 bra 	BB20_202;

	setp.gt.s32	%p146, %r109, 15;
	@%p146 bra 	BB20_199;

	setp.eq.s32	%p149, %r109, 14;
	@%p149 bra 	BB20_205;

	setp.eq.s32	%p150, %r109, 15;
	@%p150 bra 	BB20_197;
	bra.uni 	BB20_434;

BB20_373:
	setp.eq.s32	%p331, %r109, 12;
	@%p331 bra 	BB20_392;

	setp.eq.s32	%p332, %r109, 14;
	@%p332 bra 	BB20_378;
	bra.uni 	BB20_434;

BB20_182:
	setp.gt.s32	%p152, %r109, 10;
	@%p152 bra 	BB20_189;

	setp.eq.s32	%p155, %r109, 9;
	@%p155 bra 	BB20_205;

	setp.eq.s32	%p156, %r109, 10;
	@%p156 bra 	BB20_185;
	bra.uni 	BB20_434;

BB20_185:
	ld.global.f32 	%f551, [%rd36+12];
	ld.global.f32 	%f552, [%rd36+8];
	mul.ftz.f32 	%f553, %f552, %f551;
	setp.ltu.ftz.f32	%p198, %f553, 0f33D6BF95;
	mov.f32 	%f4140, 0f00000000;
	mov.f32 	%f4123, %f4140;
	mov.f32 	%f4122, %f4140;
	mov.f32 	%f4121, %f4140;
	@%p198 bra 	BB20_434;

	ld.global.v4.f32 	{%f2460, %f2461, %f2462, %f2463}, [%rd6+-20];
	setp.neu.ftz.f32	%p199, %f552, %f551;
	ld.global.v4.f32 	{%f2464, %f2465, %f2466, %f2467}, [%rd36+48];
	@%p199 bra 	BB20_259;
	bra.uni 	BB20_187;

BB20_259:
	ld.global.v4.f32 	{%f2484, %f2485, %f2486, %f2487}, [%rd36+32];
	mul.ftz.f32 	%f2490, %f2466, %f2485;
	neg.ftz.f32 	%f2491, %f2490;
	fma.rn.ftz.f32 	%f4042, %f2465, %f2486, %f2491;
	mul.ftz.f32 	%f2493, %f2464, %f2486;
	neg.ftz.f32 	%f2494, %f2493;
	fma.rn.ftz.f32 	%f4043, %f2466, %f2484, %f2494;
	mul.ftz.f32 	%f2495, %f2465, %f2484;
	neg.ftz.f32 	%f2496, %f2495;
	fma.rn.ftz.f32 	%f4044, %f2464, %f2485, %f2496;
	abs.f32 	%f2497, %f4042;
	setp.neu.ftz.f32	%p206, %f2497, 0f00000000;
	@%p206 bra 	BB20_262;

	abs.f32 	%f2498, %f4043;
	setp.neu.ftz.f32	%p207, %f2498, 0f00000000;
	@%p207 bra 	BB20_262;

	abs.f32 	%f2499, %f4044;
	setp.equ.ftz.f32	%p208, %f2499, 0f00000000;
	@%p208 bra 	BB20_263;

BB20_262:
	mul.ftz.f32 	%f2500, %f4043, %f4043;
	fma.rn.ftz.f32 	%f2501, %f4042, %f4042, %f2500;
	fma.rn.ftz.f32 	%f2502, %f4044, %f4044, %f2501;
	rsqrt.approx.ftz.f32 	%f2503, %f2502;
	mul.ftz.f32 	%f4044, %f4044, %f2503;
	mul.ftz.f32 	%f4043, %f4043, %f2503;
	mul.ftz.f32 	%f4042, %f4042, %f2503;

BB20_263:
	mul.ftz.f32 	%f2504, %f2465, %f4044;
	neg.ftz.f32 	%f2505, %f2504;
	fma.rn.ftz.f32 	%f4045, %f4043, %f2466, %f2505;
	mul.ftz.f32 	%f2506, %f2466, %f4042;
	neg.ftz.f32 	%f2507, %f2506;
	fma.rn.ftz.f32 	%f4046, %f4044, %f2464, %f2507;
	mul.ftz.f32 	%f2508, %f2464, %f4043;
	neg.ftz.f32 	%f2509, %f2508;
	fma.rn.ftz.f32 	%f4047, %f4042, %f2465, %f2509;
	bra.uni 	BB20_264;

BB20_389:
	setp.eq.s32	%p325, %r109, 29;
	@%p325 bra 	BB20_410;

	setp.eq.s32	%p326, %r109, 27;
	@%p326 bra 	BB20_400;
	bra.uni 	BB20_391;

BB20_400:
	ld.global.f32 	%f973, [%rd36+12];
	ld.global.f32 	%f974, [%rd36+8];
	mul.ftz.f32 	%f3419, %f974, %f973;
	setp.ltu.ftz.f32	%p344, %f3419, 0f33D6BF95;
	mov.f32 	%f4140, 0f00000000;
	mov.f32 	%f4123, %f4140;
	mov.f32 	%f4122, %f4140;
	mov.f32 	%f4121, %f4140;
	@%p344 bra 	BB20_434;

	ld.global.v4.f32 	{%f3420, %f3421, %f3422, %f3423}, [%rd6+-20];
	ld.global.v4.f32 	{%f3424, %f3425, %f3426, %f3427}, [%rd36+48];
	setp.neu.ftz.f32	%p345, %f3424, %f3425;
	setp.neu.ftz.f32	%p346, %f3424, %f3426;
	or.pred  	%p347, %p345, %p346;
	sub.ftz.f32 	%f981, %f3426, %f3425;
	@%p347 bra 	BB20_403;
	bra.uni 	BB20_402;

BB20_403:
	sub.ftz.f32 	%f4104, %f3424, %f3426;
	sub.ftz.f32 	%f4105, %f3425, %f3424;
	bra.uni 	BB20_404;

BB20_202:
	setp.gt.s32	%p140, %r109, 23;
	@%p140 bra 	BB20_207;

	setp.eq.s32	%p144, %r109, 19;
	@%p144 bra 	BB20_351;
	bra.uni 	BB20_204;

BB20_351:
	ld.global.v4.f32 	{%f3117, %f3118, %f3119, %f3120}, [%rd36+32];
	ld.global.v4.f32 	{%f3121, %f3122, %f3123, %f3124}, [%rd36+16];
	ld.global.v4.f32 	{%f3125, %f3126, %f3127, %f3128}, [%rd6+-20];
	mul.ftz.f32 	%f3131, %f3126, %f3122;
	fma.rn.ftz.f32 	%f3132, %f3121, %f3125, %f3131;
	fma.rn.ftz.f32 	%f878, %f3123, %f3127, %f3132;
	neg.ftz.f32 	%f879, %f3121;
	neg.ftz.f32 	%f880, %f3122;
	neg.ftz.f32 	%f881, %f3123;
	fma.rn.ftz.f32 	%f4091, %f881, %f878, %f3127;
	fma.rn.ftz.f32 	%f886, %f880, %f878, %f3126;
	fma.rn.ftz.f32 	%f885, %f879, %f878, %f3125;
	abs.f32 	%f3134, %f885;
	setp.neu.ftz.f32	%p294, %f3134, 0f00000000;
	@%p294 bra 	BB20_354;

	abs.f32 	%f3135, %f886;
	setp.neu.ftz.f32	%p295, %f3135, 0f00000000;
	@%p295 bra 	BB20_354;

	mov.f32 	%f4090, %f886;
	mov.f32 	%f4089, %f885;
	abs.f32 	%f3136, %f4091;
	setp.equ.ftz.f32	%p296, %f3136, 0f00000000;
	@%p296 bra 	BB20_355;

BB20_354:
	mul.ftz.f32 	%f3137, %f886, %f886;
	fma.rn.ftz.f32 	%f3138, %f885, %f885, %f3137;
	fma.rn.ftz.f32 	%f3139, %f4091, %f4091, %f3138;
	rsqrt.approx.ftz.f32 	%f3140, %f3139;
	mul.ftz.f32 	%f4091, %f4091, %f3140;
	mul.ftz.f32 	%f4090, %f886, %f3140;
	mul.ftz.f32 	%f4089, %f885, %f3140;

BB20_355:
	neg.ftz.f32 	%f3852, %f3121;
	neg.ftz.f32 	%f3851, %f3122;
	neg.ftz.f32 	%f3850, %f3123;
	abs.f32 	%f3141, %f878;
	setp.ltu.ftz.f32	%p297, %f3141, 0f3F800000;
	sub.ftz.f32 	%f3142, %f3141, 0f3F800000;
	add.ftz.f32 	%f3143, %f3142, 0f3F800000;
	selp.f32	%f3144, %f3143, 0f3F800000, %p297;
	mov.f32 	%f3145, 0f3F800000;
	sub.ftz.f32 	%f3146, %f3145, %f3144;
	sqrt.approx.f32 	%f3147, %f3146;
	fma.rn.ftz.f32 	%f3148, %f3144, 0fBCB1485D, 0f3D9FB43B;
	fma.rn.ftz.f32 	%f3149, %f3144, %f3148, 0fBE5A6B93;
	fma.rn.ftz.f32 	%f3150, %f3144, %f3149, 0f3FC90FDB;
	mul.ftz.f32 	%f3151, %f3147, %f3150;
	mov.f32 	%f3152, 0f40490FDB;
	sub.ftz.f32 	%f3153, %f3152, %f3151;
	setp.ltu.ftz.f32	%p298, %f878, 0f00000000;
	selp.f32	%f3154, %f3153, %f3151, %p298;
	mov.f32 	%f3155, 0f3FC90FDB;
	sub.ftz.f32 	%f893, %f3155, %f3154;
	mul.ftz.f32 	%f3156, %f4165, %f3122;
	fma.rn.ftz.f32 	%f3157, %f3121, %f4164, %f3156;
	fma.rn.ftz.f32 	%f894, %f3123, %f4166, %f3157;
	fma.rn.ftz.f32 	%f4094, %f3850, %f894, %f4166;
	fma.rn.ftz.f32 	%f899, %f3851, %f894, %f4165;
	fma.rn.ftz.f32 	%f898, %f3852, %f894, %f4164;
	abs.f32 	%f3158, %f898;
	setp.neu.ftz.f32	%p299, %f3158, 0f00000000;
	@%p299 bra 	BB20_358;

	abs.f32 	%f3159, %f899;
	setp.neu.ftz.f32	%p300, %f3159, 0f00000000;
	@%p300 bra 	BB20_358;

	mov.f32 	%f4093, %f899;
	mov.f32 	%f4092, %f898;
	abs.f32 	%f3160, %f4094;
	setp.equ.ftz.f32	%p301, %f3160, 0f00000000;
	@%p301 bra 	BB20_359;

BB20_358:
	mul.ftz.f32 	%f3161, %f899, %f899;
	fma.rn.ftz.f32 	%f3162, %f898, %f898, %f3161;
	fma.rn.ftz.f32 	%f3163, %f4094, %f4094, %f3162;
	rsqrt.approx.ftz.f32 	%f3164, %f3163;
	mul.ftz.f32 	%f4094, %f4094, %f3164;
	mul.ftz.f32 	%f4093, %f899, %f3164;
	mul.ftz.f32 	%f4092, %f898, %f3164;

BB20_359:
	mov.f32 	%f3857, 0f3FC90FDB;
	mov.f32 	%f3856, 0f40490FDB;
	mov.f32 	%f3855, 0f3F800000;
	abs.f32 	%f3169, %f894;
	setp.ltu.ftz.f32	%p302, %f3169, 0f3F800000;
	sub.ftz.f32 	%f3170, %f3169, 0f3F800000;
	add.ftz.f32 	%f3171, %f3170, 0f3F800000;
	selp.f32	%f3172, %f3171, 0f3F800000, %p302;
	sub.ftz.f32 	%f3174, %f3855, %f3172;
	sqrt.approx.f32 	%f3175, %f3174;
	fma.rn.ftz.f32 	%f3176, %f3172, 0fBCB1485D, 0f3D9FB43B;
	fma.rn.ftz.f32 	%f3177, %f3172, %f3176, 0fBE5A6B93;
	fma.rn.ftz.f32 	%f3178, %f3172, %f3177, 0f3FC90FDB;
	mul.ftz.f32 	%f3179, %f3175, %f3178;
	sub.ftz.f32 	%f3181, %f3856, %f3179;
	setp.ltu.ftz.f32	%p303, %f894, 0f00000000;
	selp.f32	%f3182, %f3181, %f3179, %p303;
	sub.ftz.f32 	%f906, %f3857, %f3182;
	mul.ftz.f32 	%f3184, %f4090, %f4093;
	fma.rn.ftz.f32 	%f3185, %f4092, %f4089, %f3184;
	fma.rn.ftz.f32 	%f907, %f4094, %f4091, %f3185;
	abs.f32 	%f3186, %f906;
	sub.ftz.f32 	%f3187, %f3857, %f3186;
	setp.ltu.ftz.f32	%p304, %f3187, 0f3A83126F;
	setp.ltu.ftz.f32	%p305, %f907, 0f00000000;
	or.pred  	%p306, %p304, %p305;
	mov.f32 	%f4140, 0f00000000;
	mov.f32 	%f4123, %f4140;
	mov.f32 	%f4122, %f4140;
	mov.f32 	%f4121, %f4140;
	@%p306 bra 	BB20_434;

	mov.f32 	%f3858, 0f3F800000;
	ld.global.f32 	%f3189, [%rd36+36];
	rcp.approx.ftz.f32 	%f908, %f3189;
	abs.f32 	%f3190, %f907;
	setp.ltu.ftz.f32	%p307, %f3190, 0f3F800000;
	sub.ftz.f32 	%f3191, %f3190, 0f3F800000;
	add.ftz.f32 	%f3192, %f3191, 0f3F800000;
	selp.f32	%f3193, %f3192, 0f3F800000, %p307;
	sub.ftz.f32 	%f3195, %f3858, %f3193;
	sqrt.approx.f32 	%f3196, %f3195;
	fma.rn.ftz.f32 	%f3197, %f3193, 0fBCB1485D, 0f3D9FB43B;
	fma.rn.ftz.f32 	%f3198, %f3193, %f3197, 0fBE5A6B93;
	fma.rn.ftz.f32 	%f3199, %f3193, %f3198, 0f3FC90FDB;
	mul.ftz.f32 	%f3200, %f3196, %f3199;
	mul.ftz.f32 	%f909, %f908, %f3200;
	mul.ftz.f32 	%f3201, %f906, 0f3EA2F983;
	mov.b32 	 %r412, %f3201;
	and.b32  	%r413, %r412, -2147483648;
	or.b32  	%r414, %r413, 1056964608;
	mov.b32 	 %f3202, %r414;
	add.ftz.f32 	%f3203, %f3201, %f3202;
	cvt.rzi.ftz.s32.f32	%r415, %f3203;
	cvt.rn.f32.s32	%f3204, %r415;
	fma.rn.ftz.f32 	%f3205, %f3204, 0fC0490000, %f906;
	fma.rn.ftz.f32 	%f3206, %f3204, 0fBA7DA000, %f3205;
	fma.rn.ftz.f32 	%f3207, %f3204, 0fB4222000, %f3206;
	fma.rn.ftz.f32 	%f3208, %f3204, 0fACB4611A, %f3207;
	sub.ftz.f32 	%f3209, %f3208, 0f3FC90FDB;
	add.ftz.f32 	%f3210, %f3209, 0f3FC90FDB;
	mul.ftz.f32 	%f3211, %f3210, %f3210;
	fma.rn.ftz.f32 	%f3212, %f3211, 0fB491ED89, 0f37D0078B;
	fma.rn.ftz.f32 	%f3213, %f3212, %f3211, 0fBAB60B58;
	fma.rn.ftz.f32 	%f3214, %f3213, %f3211, 0f3D2AAAAA;
	fma.rn.ftz.f32 	%f3215, %f3214, %f3211, 0fBF000000;
	fma.rn.ftz.f32 	%f3216, %f3215, %f3211, 0f3F800000;
	and.b32  	%r416, %r415, 1;
	setp.eq.b32	%p308, %r416, 1;
	neg.ftz.f32 	%f3217, %f3216;
	selp.f32	%f3218, %f3217, %f3216, %p308;
	abs.f32 	%f3219, %f3218;
	setp.gtu.ftz.f32	%p309, %f3219, 0f3F800000;
	selp.f32	%f911, 0f00000000, %f3218, %p309;
	neg.ftz.f32 	%f912, %f3119;
	add.ftz.f32 	%f3220, %f893, 0f3FC90FDB;
	fma.rn.ftz.f32 	%f3221, %f3220, 0f3F000000, %f912;
	rcp.approx.ftz.f32 	%f913, %f3117;
	mul.ftz.f32 	%f914, %f913, %f3221;
	abs.f32 	%f915, %f914;
	setp.equ.ftz.f32	%p310, %f915, 0f00000000;
	mov.f32 	%f3188, 0f00000000;
	mov.f32 	%f4097, %f3188;
	@%p310 bra 	BB20_364;

	mov.f32 	%f3824, 0f3F800000;
	setp.equ.ftz.f32	%p311, %f915, 0f3F800000;
	mov.f32 	%f4097, %f3824;
	@%p311 bra 	BB20_364;

	setp.leu.ftz.f32	%p312, %f915, 0f3F800000;
	mov.f32 	%f4097, %f915;
	@%p312 bra 	BB20_364;

	rcp.approx.ftz.f32 	%f916, %f915;
	mov.f32 	%f4097, %f916;

BB20_364:
	mov.f32 	%f917, %f4097;
	mov.f32 	%f3825, 0f3FC90FDB;
	sub.ftz.f32 	%f3224, %f917, 0f3F800000;
	add.ftz.f32 	%f3225, %f3224, 0f3F800000;
	mul.ftz.f32 	%f3226, %f3225, %f3225;
	fma.rn.ftz.f32 	%f3227, %f3226, 0f3EDCF805, 0f3F800000;
	mul.ftz.f32 	%f3228, %f3227, %f3225;
	fma.rn.ftz.f32 	%f3229, %f3226, 0f3D6EE04D, 0f3F43B24E;
	fma.rn.ftz.f32 	%f3230, %f3229, %f3226, 0f3F800000;
	div.approx.ftz.f32 	%f3231, %f3228, %f3230;
	sub.ftz.f32 	%f3233, %f3825, %f3231;
	setp.gtu.ftz.f32	%p313, %f915, 0f3F800000;
	selp.f32	%f3234, %f3233, %f3231, %p313;
	mov.b32 	 %r417, %f914;
	and.b32  	%r418, %r417, -2147483648;
	mov.b32 	 %r419, %f3234;
	and.b32  	%r420, %r419, 2147483647;
	or.b32  	%r115, %r420, %r418;
	add.ftz.f32 	%f3235, %f893, 0fBFC90FDB;
	fma.rn.ftz.f32 	%f3236, %f3235, 0f3F000000, %f912;
	mul.ftz.f32 	%f918, %f913, %f3236;
	abs.f32 	%f919, %f918;
	setp.equ.ftz.f32	%p314, %f919, 0f00000000;
	mov.f32 	%f4095, %f3188;
	mov.f32 	%f4096, %f4095;
	@%p314 bra 	BB20_368;

	setp.equ.ftz.f32	%p315, %f919, 0f3F800000;
	mov.f32 	%f3237, 0f3F800000;
	mov.f32 	%f4096, %f3237;
	@%p315 bra 	BB20_368;

	setp.leu.ftz.f32	%p316, %f919, 0f3F800000;
	mov.f32 	%f4096, %f919;
	@%p316 bra 	BB20_368;

	rcp.approx.ftz.f32 	%f920, %f919;
	mov.f32 	%f4096, %f920;

BB20_368:
	mov.f32 	%f921, %f4096;
	abs.f32 	%f3827, %f909;
	mov.f32 	%f3826, 0f3FC90FDB;
	mov.b32 	 %f3238, %r115;
	sub.ftz.f32 	%f3239, %f921, 0f3F800000;
	add.ftz.f32 	%f3240, %f3239, 0f3F800000;
	mul.ftz.f32 	%f3241, %f3240, %f3240;
	fma.rn.ftz.f32 	%f3242, %f3241, 0f3EDCF805, 0f3F800000;
	mul.ftz.f32 	%f3243, %f3242, %f3240;
	fma.rn.ftz.f32 	%f3244, %f3241, 0f3D6EE04D, 0f3F43B24E;
	fma.rn.ftz.f32 	%f3245, %f3244, %f3241, 0f3F800000;
	div.approx.ftz.f32 	%f3246, %f3243, %f3245;
	sub.ftz.f32 	%f3248, %f3826, %f3246;
	setp.gtu.ftz.f32	%p317, %f919, 0f3F800000;
	selp.f32	%f3249, %f3248, %f3246, %p317;
	mov.b32 	 %r421, %f918;
	and.b32  	%r422, %r421, -2147483648;
	mov.b32 	 %r423, %f3249;
	and.b32  	%r424, %r423, 2147483647;
	or.b32  	%r425, %r424, %r422;
	mov.b32 	 %f3250, %r425;
	add.ftz.f32 	%f3251, %f893, %f906;
	fma.rn.ftz.f32 	%f3253, %f3251, 0f3F000000, %f912;
	mul.ftz.f32 	%f3254, %f909, 0f3F000000;
	setp.ltu.ftz.f32	%p318, %f3827, 0f40490FDB;
	selp.f32	%f3255, %f3254, 0f3FC90FDB, %p318;
	mul.ftz.f32 	%f3256, %f3255, 0f3EA2F983;
	mov.b32 	 %r426, %f3256;
	and.b32  	%r427, %r426, -2147483648;
	or.b32  	%r428, %r427, 1056964608;
	mov.b32 	 %f3257, %r428;
	add.ftz.f32 	%f3258, %f3256, %f3257;
	cvt.rzi.ftz.s32.f32	%r429, %f3258;
	cvt.rn.f32.s32	%f3259, %r429;
	fma.rn.ftz.f32 	%f3260, %f3259, 0fC0490000, %f3255;
	fma.rn.ftz.f32 	%f3261, %f3259, 0fBA7DA000, %f3260;
	fma.rn.ftz.f32 	%f3262, %f3259, 0fB4222000, %f3261;
	fma.rn.ftz.f32 	%f3263, %f3259, 0fACB4611A, %f3262;
	sub.ftz.f32 	%f3264, %f3263, 0f3FC90FDB;
	add.ftz.f32 	%f3265, %f3264, 0f3FC90FDB;
	mul.ftz.f32 	%f3266, %f3265, %f3265;
	fma.rn.ftz.f32 	%f3267, %f3266, 0fB491ED89, 0f37D0078B;
	fma.rn.ftz.f32 	%f3268, %f3267, %f3266, 0fBAB60B58;
	fma.rn.ftz.f32 	%f3269, %f3268, %f3266, 0f3D2AAAAA;
	fma.rn.ftz.f32 	%f3270, %f3269, %f3266, 0fBF000000;
	fma.rn.ftz.f32 	%f3271, %f3270, %f3266, 0f3F800000;
	and.b32  	%r430, %r429, 1;
	setp.eq.b32	%p319, %r430, 1;
	neg.ftz.f32 	%f3272, %f3271;
	selp.f32	%f3273, %f3272, %f3271, %p319;
	abs.f32 	%f3274, %f3273;
	setp.gtu.ftz.f32	%p320, %f3274, 0f3F800000;
	mul.ftz.f32 	%f3275, %f3273, 0f3E800000;
	selp.f32	%f3276, 0f00000000, %f3275, %p320;
	mul.ftz.f32 	%f3277, %f908, %f3276;
	mul.ftz.f32 	%f3278, %f3117, %f3117;
	fma.rn.ftz.f32 	%f3279, %f3253, %f3253, %f3278;
	add.ftz.f32 	%f3280, %f3279, %f3279;
	sub.ftz.f32 	%f3281, %f3238, %f3250;
	mul.ftz.f32 	%f3282, %f3281, %f3280;
	mul.ftz.f32 	%f3283, %f911, %f3282;
	div.approx.ftz.f32 	%f3284, %f3117, %f3283;
	mul.ftz.f32 	%f4140, %f3284, %f3277;
	bra.uni 	BB20_432;

BB20_180:
	setp.eq.s32	%p158, %r109, 5;
	@%p158 bra 	BB20_342;
	bra.uni 	BB20_181;

BB20_342:
	ld.global.v2.f32 	{%f2991, %f2992}, [%rd36+32];
	mul.ftz.f32 	%f847, %f2991, 0f3FC90FDB;
	mul.ftz.f32 	%f848, %f2992, 0f3FC90FDB;
	ld.global.v4.f32 	{%f2995, %f2996, %f2997, %f2998}, [%rd36+16];
	mul.ftz.f32 	%f3001, %f4165, %f2996;
	fma.rn.ftz.f32 	%f3002, %f2995, %f4164, %f3001;
	fma.rn.ftz.f32 	%f3004, %f2997, %f4166, %f3002;
	mov.f32 	%f3005, 0f00000000;
	max.f32 	%f3006, %f3004, %f3005;
	mov.f32 	%f3007, 0fBF800000;
	max.f32 	%f3008, %f3006, %f3007;
	mov.f32 	%f2990, 0f3F800000;
	min.f32 	%f3009, %f3008, %f2990;
	abs.ftz.f32 	%f3010, %f3009;
	sub.ftz.f32 	%f3011, %f2990, %f3010;
	mul.ftz.f32 	%f3012, %f3011, 0f3F000000;
	sqrt.approx.ftz.f32 	%f3013, %f3012;
	setp.gtu.ftz.f32	%p278, %f3010, 0f3F11EB85;
	selp.f32	%f3014, %f3013, %f3010, %p278;
	mul.ftz.f32 	%f3015, %f3014, %f3014;
	mov.f32 	%f3016, 0f3C94D2E9;
	mov.f32 	%f3017, 0f3D53F941;
	fma.rn.ftz.f32 	%f3018, %f3017, %f3015, %f3016;
	mov.f32 	%f3019, 0f3D3F841F;
	fma.rn.ftz.f32 	%f3020, %f3018, %f3015, %f3019;
	mov.f32 	%f3021, 0f3D994929;
	fma.rn.ftz.f32 	%f3022, %f3020, %f3015, %f3021;
	mov.f32 	%f3023, 0f3E2AAB94;
	fma.rn.ftz.f32 	%f3024, %f3022, %f3015, %f3023;
	mul.ftz.f32 	%f3025, %f3015, %f3024;
	fma.rn.ftz.f32 	%f3026, %f3025, %f3014, %f3014;
	add.ftz.f32 	%f3027, %f3026, %f3026;
	mov.f32 	%f3028, 0f3FC90FDB;
	sub.ftz.f32 	%f3029, %f3028, %f3026;
	selp.f32	%f3030, %f3027, %f3029, %p278;
	setp.ltu.ftz.f32	%p279, %f3009, 0f00000000;
	mov.f32 	%f3031, 0f40490FDB;
	sub.ftz.f32 	%f3032, %f3031, %f3030;
	selp.f32	%f849, %f3032, %f3030, %p279;
	setp.ltu.ftz.f32	%p280, %f849, %f847;
	mov.f32 	%f4141, %f2990;
	@%p280 bra 	BB20_345;

	add.ftz.f32 	%f3034, %f847, %f848;
	setp.gtu.ftz.f32	%p281, %f3034, %f849;
	setp.neu.ftz.f32	%p282, %f848, 0f00000000;
	and.pred  	%p283, %p281, %p282;
	mov.f32 	%f4141, %f3005;
	@!%p283 bra 	BB20_345;
	bra.uni 	BB20_344;

BB20_344:
	sub.ftz.f32 	%f3035, %f847, %f849;
	div.approx.ftz.f32 	%f3036, %f3035, %f848;
	add.ftz.f32 	%f850, %f3036, 0f3F800000;
	mov.f32 	%f4141, %f850;

BB20_345:
	mov.f32 	%f851, %f4141;
	mov.f32 	%f4123, %f3005;
	mov.f32 	%f4122, %f3005;
	mov.f32 	%f4121, %f3005;
	setp.leu.ftz.f32	%p284, %f851, 0f00000000;
	mov.f32 	%f4140, %f3005;
	@%p284 bra 	BB20_434;

	mov.f32 	%f3823, 0f3FC90FDB;
	add.ftz.f32 	%f3041, %f847, %f848;
	min.f32 	%f3043, %f3041, %f3823;
	cos.approx.ftz.f32 	%f3044, %f3043;
	mov.f32 	%f3045, 0f3F800000;
	sub.ftz.f32 	%f3046, %f3045, %f3044;
	mov.f32 	%f3047, 0f3E22F983;
	div.approx.ftz.f32 	%f4121, %f3047, %f3046;
	mul.ftz.f32 	%f4140, %f851, %f4121;
	bra.uni 	BB20_433;

BB20_377:
	setp.eq.s32	%p329, %r109, 23;
	@%p329 bra 	BB20_378;
	bra.uni 	BB20_434;

BB20_378:
	ld.global.v4.f32 	{%f3496, %f3497, %f3498, %f3499}, [%rd6+-20];
	add.s64 	%rd41, %rd36, 8;
	ld.global.f32 	%f1012, [%rd36+16];
	ld.global.f32 	%f3500, [%rd36+12];
	ld.global.f32 	%f1013, [%rd36+8];
	mul.ftz.f32 	%f1014, %f1013, %f3500;
	setp.leu.ftz.f32	%p351, %f1014, 0f33D6BF95;
	setp.ne.s32	%p352, %r109, 23;
	or.pred  	%p353, %p352, %p351;
	mov.f32 	%f4140, 0f00000000;
	mov.f32 	%f4123, %f4140;
	mov.f32 	%f4122, %f4140;
	mov.f32 	%f4121, %f4140;
	@%p353 bra 	BB20_434;

	ld.global.v4.f32 	{%f3505, %f3506, %f3507, %f3508}, [%rd41+40];
	mul.ftz.f32 	%f3509, %f3497, %f3506;
	fma.rn.ftz.f32 	%f3510, %f3505, %f3496, %f3509;
	fma.rn.ftz.f32 	%f1021, %f3507, %f3498, %f3510;
	mul.ftz.f32 	%f3511, %f4165, %f3506;
	fma.rn.ftz.f32 	%f3512, %f3505, %f4164, %f3511;
	fma.rn.ftz.f32 	%f1022, %f3507, %f4166, %f3512;
	setp.leu.ftz.f32	%p354, %f1021, 0f00000000;
	setp.geu.ftz.f32	%p355, %f1022, 0f00000000;
	or.pred  	%p356, %p354, %p355;
	mov.f32 	%f4140, 0f00000000;
	mov.f32 	%f4123, %f4140;
	mov.f32 	%f4122, %f4140;
	mov.f32 	%f4121, %f4140;
	@%p356 bra 	BB20_434;

	fma.rn.ftz.f32 	%f3513, %f1012, %f4164, %f3496;
	fma.rn.ftz.f32 	%f3514, %f1012, %f4166, %f3498;
	fma.rn.ftz.f32 	%f3515, %f1012, %f4165, %f3497;
	neg.ftz.f32 	%f1027, %f3515;
	neg.ftz.f32 	%f1025, %f3514;
	neg.ftz.f32 	%f1026, %f3513;
	mov.f32 	%f4106, %f1026;
	mov.f32 	%f4107, %f1027;
	abs.f32 	%f3516, %f1026;
	setp.neu.ftz.f32	%p357, %f3516, 0f00000000;
	@%p357 bra 	BB20_383;

	abs.f32 	%f3517, %f1027;
	setp.neu.ftz.f32	%p358, %f3517, 0f00000000;
	@%p358 bra 	BB20_383;

	abs.f32 	%f3518, %f1025;
	setp.equ.ftz.f32	%p359, %f3518, 0f00000000;
	mov.f32 	%f4108, %f1025;
	@%p359 bra 	BB20_384;

BB20_383:
	mul.ftz.f32 	%f3519, %f1027, %f1027;
	fma.rn.ftz.f32 	%f3520, %f1026, %f1026, %f3519;
	fma.rn.ftz.f32 	%f3521, %f1025, %f1025, %f3520;
	rsqrt.approx.ftz.f32 	%f3522, %f3521;
	mul.ftz.f32 	%f1030, %f3522, %f1025;
	mul.ftz.f32 	%f4107, %f3522, %f1027;
	mul.ftz.f32 	%f4106, %f3522, %f1026;
	mov.f32 	%f4108, %f1030;

BB20_384:
	mov.f32 	%f1033, %f4108;
	mul.ftz.f32 	%f3524, %f3497, %f4107;
	fma.rn.ftz.f32 	%f3525, %f4106, %f3496, %f3524;
	fma.rn.ftz.f32 	%f1034, %f1033, %f3498, %f3525;
	mul.ftz.f32 	%f3526, %f4165, %f4107;
	fma.rn.ftz.f32 	%f3527, %f4106, %f4164, %f3526;
	fma.rn.ftz.f32 	%f1035, %f1033, %f4166, %f3527;
	mul.ftz.f32 	%f3528, %f3506, %f4107;
	fma.rn.ftz.f32 	%f3529, %f3505, %f4106, %f3528;
	fma.rn.ftz.f32 	%f3530, %f3507, %f1033, %f3529;
	mov.f32 	%f3523, 0f3F800000;
	min.f32 	%f3531, %f3530, %f3523;
	mul.ftz.f32 	%f3532, %f3531, %f3531;
	sub.ftz.f32 	%f3533, %f3523, %f3532;
	div.approx.ftz.f32 	%f3534, %f3533, %f3532;
	mul.ftz.f32 	%f3535, %f3532, %f3532;
	div.approx.ftz.f32 	%f3536, %f3534, %f1014;
	mul.ftz.f32 	%f3537, %f3536, 0fBFB8AA3B;
	ex2.approx.ftz.f32 	%f3538, %f3537;
	mul.ftz.f32 	%f3539, %f1014, 0f40490FDB;
	mul.ftz.f32 	%f3540, %f3539, %f3535;
	div.approx.ftz.f32 	%f1036, %f3538, %f3540;
	mul.rn.f32 	%f3541, %f1021, %f1021;
	sub.ftz.f32 	%f3542, %f3523, %f3541;
	div.approx.ftz.f32 	%f3543, %f3542, %f3541;
	mov.f32 	%f3544, 0f00000000;
	max.f32 	%f3545, %f3543, %f3544;
	sqrt.approx.f32 	%f3546, %f3545;
	mul.ftz.f32 	%f1037, %f1013, %f3546;
	setp.ltu.ftz.f32	%p360, %f1037, 0f3F200000;
	mov.f32 	%f4111, %f3523;
	@%p360 bra 	BB20_386;

	rcp.approx.ftz.f32 	%f3547, %f1037;
	fma.rn.ftz.f32 	%f3548, %f3547, 0f400B9581, 0f40623D71;
	mul.ftz.f32 	%f3549, %f3547, %f3548;
	fma.rn.ftz.f32 	%f3550, %f3547, 0f4024ED91, 0f4011A9FC;
	fma.rn.ftz.f32 	%f3551, %f3550, %f3547, 0f3F800000;
	div.approx.ftz.f32 	%f1038, %f3549, %f3551;
	mov.f32 	%f4111, %f1038;

BB20_386:
	mov.f32 	%f1039, %f4111;
	mul.rn.f32 	%f3553, %f1022, %f1022;
	sub.ftz.f32 	%f3554, %f3523, %f3553;
	div.approx.ftz.f32 	%f3555, %f3554, %f3553;
	max.f32 	%f3557, %f3555, %f3544;
	sqrt.approx.f32 	%f3558, %f3557;
	mul.ftz.f32 	%f1040, %f1013, %f3558;
	setp.ltu.ftz.f32	%p361, %f1040, 0f3F200000;
	mov.f32 	%f4110, %f3523;
	@%p361 bra 	BB20_388;

	rcp.approx.ftz.f32 	%f3559, %f1040;
	fma.rn.ftz.f32 	%f3560, %f3559, 0f400B9581, 0f40623D71;
	mul.ftz.f32 	%f3561, %f3559, %f3560;
	fma.rn.ftz.f32 	%f3562, %f3559, 0f4024ED91, 0f4011A9FC;
	fma.rn.ftz.f32 	%f3563, %f3562, %f3559, 0f3F800000;
	div.approx.ftz.f32 	%f4110, %f3561, %f3563;

BB20_388:
	mul.ftz.f32 	%f3564, %f1027, %f1027;
	fma.rn.ftz.f32 	%f3565, %f1026, %f1026, %f3564;
	fma.rn.ftz.f32 	%f3566, %f1025, %f1025, %f3565;
	mul.ftz.f32 	%f3567, %f1012, %f1012;
	mul.ftz.f32 	%f3568, %f3567, %f1036;
	mul.ftz.f32 	%f3569, %f1021, %f3566;
	div.approx.ftz.f32 	%f3570, %f3568, %f3569;
	mul.ftz.f32 	%f3571, %f1034, %f1035;
	abs.f32 	%f3572, %f3571;
	mul.ftz.f32 	%f3573, %f1039, %f4110;
	mul.ftz.f32 	%f3574, %f3573, %f3572;
	mul.ftz.f32 	%f4140, %f3570, %f3574;
	mul.ftz.f32 	%f3575, %f1039, %f3572;
	mul.ftz.f32 	%f4121, %f3570, %f3575;
	bra.uni 	BB20_433;

BB20_199:
	setp.eq.s32	%p147, %r109, 16;
	@%p147 bra 	BB20_335;
	bra.uni 	BB20_200;

BB20_335:
	add.s64 	%rd39, %rd36, 12;
	ld.global.v4.f32 	{%f2933, %f2934, %f2935, %f2936}, [%rd36+16];
	ld.global.v4.f32 	{%f2937, %f2938, %f2939, %f2940}, [%rd6+-20];
	mul.ftz.f32 	%f2941, %f2938, %f2934;
	fma.rn.ftz.f32 	%f2942, %f2933, %f2937, %f2941;
	fma.rn.ftz.f32 	%f828, %f2935, %f2939, %f2942;
	mul.ftz.f32 	%f2943, %f4165, %f2934;
	fma.rn.ftz.f32 	%f2944, %f2933, %f4164, %f2943;
	fma.rn.ftz.f32 	%f829, %f2935, %f4166, %f2944;
	setp.gtu.ftz.f32	%p269, %f828, 0f00000000;
	setp.gtu.ftz.f32	%p270, %f829, 0f00000000;
	and.pred  	%p271, %p269, %p270;
	mov.f32 	%f4140, 0f00000000;
	mov.f32 	%f4123, %f4140;
	mov.f32 	%f4122, %f4140;
	mov.f32 	%f4121, %f4140;
	@!%p271 bra 	BB20_434;
	bra.uni 	BB20_336;

BB20_336:
	ld.global.f32 	%f830, [%rd39];
	add.ftz.f32 	%f4086, %f4165, %f2938;
	add.ftz.f32 	%f4087, %f4166, %f2939;
	add.ftz.f32 	%f4085, %f4164, %f2937;
	abs.f32 	%f2945, %f4085;
	setp.neu.ftz.f32	%p272, %f2945, 0f00000000;
	@%p272 bra 	BB20_339;

	abs.f32 	%f2946, %f4086;
	setp.neu.ftz.f32	%p273, %f2946, 0f00000000;
	@%p273 bra 	BB20_339;

	abs.f32 	%f2947, %f4087;
	setp.equ.ftz.f32	%p274, %f2947, 0f00000000;
	@%p274 bra 	BB20_340;

BB20_339:
	mul.ftz.f32 	%f2948, %f4086, %f4086;
	fma.rn.ftz.f32 	%f2949, %f4085, %f4085, %f2948;
	fma.rn.ftz.f32 	%f2950, %f4087, %f4087, %f2949;
	rsqrt.approx.ftz.f32 	%f2951, %f2950;
	mul.ftz.f32 	%f4087, %f4087, %f2951;
	mul.ftz.f32 	%f4086, %f4086, %f2951;
	mul.ftz.f32 	%f4085, %f4085, %f2951;

BB20_340:
	mul.ftz.f32 	%f2956, %f2934, %f4086;
	fma.rn.ftz.f32 	%f2957, %f2933, %f4085, %f2956;
	fma.rn.ftz.f32 	%f842, %f2935, %f4087, %f2957;
	mul.ftz.f32 	%f2958, %f2938, %f4086;
	fma.rn.ftz.f32 	%f2959, %f2937, %f4085, %f2958;
	fma.rn.ftz.f32 	%f2960, %f2939, %f4087, %f2959;
	abs.f32 	%f843, %f2960;
	abs.f32 	%f2961, %f842;
	mov.f32 	%f2962, 0f3F800000;
	sub.ftz.f32 	%f2963, %f2962, 0f3727C5AC;
	setp.ltu.ftz.f32	%p275, %f2961, %f2963;
	setp.gtu.ftz.f32	%p276, %f843, 0f3727C5AC;
	and.pred  	%p277, %p275, %p276;
	mov.f32 	%f4140, 0f00000000;
	mov.f32 	%f4123, %f4140;
	mov.f32 	%f4122, %f4140;
	mov.f32 	%f4121, %f4140;
	@!%p277 bra 	BB20_434;
	bra.uni 	BB20_341;

BB20_341:
	div.approx.ftz.f32 	%f2965, %f842, %f843;
	mov.f32 	%f2966, 0f3727C5AC;
	max.f32 	%f2967, %f2965, %f2966;
	mul.ftz.f32 	%f2968, %f828, %f2967;
	abs.f32 	%f2969, %f2968;
	add.ftz.f32 	%f2970, %f2969, %f2969;
	mul.ftz.f32 	%f2971, %f829, %f2967;
	abs.f32 	%f2972, %f2971;
	add.ftz.f32 	%f2973, %f2972, %f2972;
	neg.ftz.f32 	%f2974, %f842;
	fma.rn.ftz.f32 	%f2975, %f2974, %f842, 0f3F800000;
	mul.ftz.f32 	%f2976, %f2975, %f2975;
	mul.ftz.f32 	%f2977, %f842, %f842;
	div.approx.ftz.f32 	%f2978, %f2977, %f2975;
	mul.ftz.f32 	%f2979, %f830, %f2978;
	mul.ftz.f32 	%f2980, %f2979, 0fBFB8AA3B;
	ex2.approx.ftz.f32 	%f2981, %f2980;
	mul.ftz.f32 	%f2982, %f830, %f2981;
	mul.ftz.f32 	%f2983, %f2982, 0f3EA2F983;
	div.approx.ftz.f32 	%f2984, %f2983, %f2976;
	min.f32 	%f2985, %f2970, %f2973;
	min.f32 	%f2987, %f2962, %f2985;
	mul.ftz.f32 	%f2988, %f2984, %f2987;
	mul.ftz.f32 	%f2989, %f2988, 0f3E800000;
	div.approx.ftz.f32 	%f4140, %f2989, %f828;

BB20_179:
	mov.f32 	%f4121, 0f3E22F983;
	bra.uni 	BB20_433;

BB20_189:
	setp.eq.s32	%p153, %r109, 11;
	@%p153 bra 	BB20_197;
	bra.uni 	BB20_190;

BB20_197:
	ld.global.v4.f32 	{%f2141, %f2142, %f2143, %f2144}, [%rd36+48];
	ld.global.v4.f32 	{%f2145, %f2146, %f2147, %f2148}, [%rd6+-20];
	mul.ftz.f32 	%f2149, %f2146, %f2142;
	fma.rn.ftz.f32 	%f2150, %f2141, %f2145, %f2149;
	fma.rn.ftz.f32 	%f400, %f2143, %f2147, %f2150;
	mul.ftz.f32 	%f2151, %f4165, %f2142;
	fma.rn.ftz.f32 	%f2152, %f2141, %f4164, %f2151;
	fma.rn.ftz.f32 	%f401, %f2143, %f4166, %f2152;
	ld.global.v2.f32 	{%f2153, %f2154}, [%rd36+8];
	max.f32 	%f2155, %f2153, %f2154;
	mov.f32 	%f4140, 0f00000000;
	mov.f32 	%f4123, %f4140;
	mov.f32 	%f4122, %f4140;
	mov.f32 	%f4121, %f4140;
	setp.leu.ftz.f32	%p162, %f2155, 0f38D1B717;
	@%p162 bra 	BB20_434;

	setp.gtu.ftz.f32	%p163, %f400, 0f00000000;
	setp.gtu.ftz.f32	%p164, %f401, 0f00000000;
	and.pred  	%p165, %p163, %p164;
	mov.f32 	%f4021, 0f00000000;
	mov.f32 	%f4121, %f4021;
	@!%p165 bra 	BB20_224;
	bra.uni 	BB20_211;

BB20_211:
	mov.f32 	%f2158, 0f358637BD;
	max.f32 	%f404, %f400, %f2158;
	max.f32 	%f405, %f401, %f2158;
	add.ftz.f32 	%f4015, %f4165, %f2146;
	add.ftz.f32 	%f4016, %f4166, %f2147;
	add.ftz.f32 	%f4014, %f4164, %f2145;
	abs.f32 	%f2159, %f4014;
	setp.neu.ftz.f32	%p166, %f2159, 0f00000000;
	@%p166 bra 	BB20_214;

	abs.f32 	%f2160, %f4015;
	setp.neu.ftz.f32	%p167, %f2160, 0f00000000;
	@%p167 bra 	BB20_214;

	abs.f32 	%f2161, %f4016;
	setp.equ.ftz.f32	%p168, %f2161, 0f00000000;
	@%p168 bra 	BB20_215;

BB20_214:
	mul.ftz.f32 	%f2162, %f4015, %f4015;
	fma.rn.ftz.f32 	%f2163, %f4014, %f4014, %f2162;
	fma.rn.ftz.f32 	%f2164, %f4016, %f4016, %f2163;
	rsqrt.approx.ftz.f32 	%f2165, %f2164;
	mul.ftz.f32 	%f4016, %f4016, %f2165;
	mul.ftz.f32 	%f4015, %f4015, %f2165;
	mul.ftz.f32 	%f4014, %f4014, %f2165;

BB20_215:
	mul.ftz.f32 	%f2166, %f2146, %f4015;
	fma.rn.ftz.f32 	%f2167, %f4014, %f2145, %f2166;
	fma.rn.ftz.f32 	%f2168, %f4016, %f2147, %f2167;
	abs.f32 	%f2169, %f2168;
	max.f32 	%f420, %f2169, %f2158;
	mul.ftz.f32 	%f2171, %f2142, %f4015;
	fma.rn.ftz.f32 	%f2172, %f4014, %f2141, %f2171;
	fma.rn.ftz.f32 	%f2173, %f4016, %f2143, %f2172;
	max.f32 	%f421, %f2173, %f2158;
	max.f32 	%f2174, %f405, %f404;
	mul.ftz.f32 	%f2175, %f420, %f2174;
	max.f32 	%f2176, %f2158, %f2175;
	rcp.approx.ftz.f32 	%f422, %f2176;
	mul.ftz.f32 	%f2177, %f2153, %f2153;
	mov.f32 	%f2178, 0f40000000;
	div.approx.ftz.f32 	%f2179, %f2178, %f2177;
	add.ftz.f32 	%f423, %f2179, 0fC0000000;
	mul.ftz.f32 	%f2180, %f2154, %f2154;
	div.approx.ftz.f32 	%f2181, %f2178, %f2180;
	add.ftz.f32 	%f424, %f2181, 0fC0000000;
	setp.equ.ftz.f32	%p169, %f423, %f424;
	@%p169 bra 	BB20_223;
	bra.uni 	BB20_216;

BB20_223:
	// Callseq Start 419
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f421;
	.param .b32 param1;
	st.param.f32	[param1+0], %f423;
	.param .b32 retval0;
	call.uni (retval0), 
	_Z3powff, 
	(
	param0, 
	param1
	);
	ld.param.f32	%f2231, [retval0+0];
	
	//{
	}// Callseq End 419
	add.ftz.f32 	%f2232, %f423, 0f3F800000;
	mul.ftz.f32 	%f2233, %f2232, 0f3D22F983;
	mul.ftz.f32 	%f2234, %f405, %f2233;
	mul.ftz.f32 	%f2235, %f2231, %f2234;
	mul.ftz.f32 	%f4021, %f422, %f2235;
	mul.ftz.f32 	%f2236, %f2231, %f2233;
	div.approx.ftz.f32 	%f4121, %f2236, %f420;
	bra.uni 	BB20_224;

BB20_207:
	setp.eq.s32	%p141, %r109, 24;
	@%p141 bra 	BB20_191;

	setp.eq.s32	%p142, %r109, 27;
	@%p142 bra 	BB20_244;
	bra.uni 	BB20_209;

BB20_244:
	ld.global.f32 	%f519, [%rd36+12];
	ld.global.f32 	%f520, [%rd36+8];
	mul.ftz.f32 	%f2396, %f520, %f519;
	setp.ltu.ftz.f32	%p191, %f2396, 0f33D6BF95;
	mov.f32 	%f4140, 0f00000000;
	mov.f32 	%f4123, %f4140;
	mov.f32 	%f4122, %f4140;
	mov.f32 	%f4121, %f4140;
	@%p191 bra 	BB20_434;

	ld.global.v4.f32 	{%f2397, %f2398, %f2399, %f2400}, [%rd6+-20];
	ld.global.v4.f32 	{%f2401, %f2402, %f2403, %f2404}, [%rd36+48];
	setp.neu.ftz.f32	%p192, %f2401, %f2402;
	setp.neu.ftz.f32	%p193, %f2401, %f2403;
	or.pred  	%p194, %p192, %p193;
	sub.ftz.f32 	%f527, %f2403, %f2402;
	@%p194 bra 	BB20_247;
	bra.uni 	BB20_246;

BB20_247:
	sub.ftz.f32 	%f4040, %f2401, %f2403;
	sub.ftz.f32 	%f4041, %f2402, %f2401;
	bra.uni 	BB20_248;

BB20_410:
	ld.global.v4.f32 	{%f3576, %f3577, %f3578, %f3579}, [%rd36+32];
	ld.global.v4.f32 	{%f3580, %f3581, %f3582, %f3583}, [%rd36+16];
	ld.global.v4.f32 	{%f3584, %f3585, %f3586, %f3587}, [%rd6+-20];
	mul.ftz.f32 	%f3590, %f3585, %f3581;
	fma.rn.ftz.f32 	%f3591, %f3580, %f3584, %f3590;
	fma.rn.ftz.f32 	%f1053, %f3582, %f3586, %f3591;
	neg.ftz.f32 	%f1054, %f3580;
	neg.ftz.f32 	%f1055, %f3581;
	neg.ftz.f32 	%f1056, %f3582;
	fma.rn.ftz.f32 	%f4114, %f1056, %f1053, %f3586;
	fma.rn.ftz.f32 	%f1061, %f1055, %f1053, %f3585;
	fma.rn.ftz.f32 	%f1060, %f1054, %f1053, %f3584;
	abs.f32 	%f3593, %f1060;
	setp.neu.ftz.f32	%p362, %f3593, 0f00000000;
	@%p362 bra 	BB20_413;

	abs.f32 	%f3594, %f1061;
	setp.neu.ftz.f32	%p363, %f3594, 0f00000000;
	@%p363 bra 	BB20_413;

	mov.f32 	%f4113, %f1061;
	mov.f32 	%f4112, %f1060;
	abs.f32 	%f3595, %f4114;
	setp.equ.ftz.f32	%p364, %f3595, 0f00000000;
	@%p364 bra 	BB20_414;

BB20_413:
	mul.ftz.f32 	%f3596, %f1061, %f1061;
	fma.rn.ftz.f32 	%f3597, %f1060, %f1060, %f3596;
	fma.rn.ftz.f32 	%f3598, %f4114, %f4114, %f3597;
	rsqrt.approx.ftz.f32 	%f3599, %f3598;
	mul.ftz.f32 	%f4114, %f4114, %f3599;
	mul.ftz.f32 	%f4113, %f1061, %f3599;
	mul.ftz.f32 	%f4112, %f1060, %f3599;

BB20_414:
	neg.ftz.f32 	%f3863, %f3580;
	neg.ftz.f32 	%f3862, %f3581;
	neg.ftz.f32 	%f3861, %f3582;
	abs.f32 	%f3600, %f1053;
	setp.ltu.ftz.f32	%p365, %f3600, 0f3F800000;
	sub.ftz.f32 	%f3601, %f3600, 0f3F800000;
	add.ftz.f32 	%f3602, %f3601, 0f3F800000;
	selp.f32	%f3603, %f3602, 0f3F800000, %p365;
	mov.f32 	%f3604, 0f3F800000;
	sub.ftz.f32 	%f3605, %f3604, %f3603;
	sqrt.approx.f32 	%f3606, %f3605;
	fma.rn.ftz.f32 	%f3607, %f3603, 0fBCB1485D, 0f3D9FB43B;
	fma.rn.ftz.f32 	%f3608, %f3603, %f3607, 0fBE5A6B93;
	fma.rn.ftz.f32 	%f3609, %f3603, %f3608, 0f3FC90FDB;
	mul.ftz.f32 	%f3610, %f3606, %f3609;
	mov.f32 	%f3611, 0f40490FDB;
	sub.ftz.f32 	%f3612, %f3611, %f3610;
	setp.ltu.ftz.f32	%p366, %f1053, 0f00000000;
	selp.f32	%f3613, %f3612, %f3610, %p366;
	mov.f32 	%f3614, 0f3FC90FDB;
	sub.ftz.f32 	%f1068, %f3614, %f3613;
	mul.ftz.f32 	%f3615, %f4165, %f3581;
	fma.rn.ftz.f32 	%f3616, %f3580, %f4164, %f3615;
	fma.rn.ftz.f32 	%f1069, %f3582, %f4166, %f3616;
	fma.rn.ftz.f32 	%f4117, %f3861, %f1069, %f4166;
	fma.rn.ftz.f32 	%f1074, %f3862, %f1069, %f4165;
	fma.rn.ftz.f32 	%f1073, %f3863, %f1069, %f4164;
	abs.f32 	%f3617, %f1073;
	setp.neu.ftz.f32	%p367, %f3617, 0f00000000;
	@%p367 bra 	BB20_417;

	abs.f32 	%f3618, %f1074;
	setp.neu.ftz.f32	%p368, %f3618, 0f00000000;
	@%p368 bra 	BB20_417;

	mov.f32 	%f4116, %f1074;
	mov.f32 	%f4115, %f1073;
	abs.f32 	%f3619, %f4117;
	setp.equ.ftz.f32	%p369, %f3619, 0f00000000;
	@%p369 bra 	BB20_418;

BB20_417:
	mul.ftz.f32 	%f3620, %f1074, %f1074;
	fma.rn.ftz.f32 	%f3621, %f1073, %f1073, %f3620;
	fma.rn.ftz.f32 	%f3622, %f4117, %f4117, %f3621;
	rsqrt.approx.ftz.f32 	%f3623, %f3622;
	mul.ftz.f32 	%f4117, %f4117, %f3623;
	mul.ftz.f32 	%f4116, %f1074, %f3623;
	mul.ftz.f32 	%f4115, %f1073, %f3623;

BB20_418:
	mov.f32 	%f3867, 0f40490FDB;
	mov.f32 	%f3866, 0f3F800000;
	abs.f32 	%f3628, %f1069;
	setp.ltu.ftz.f32	%p370, %f3628, 0f3F800000;
	sub.ftz.f32 	%f3629, %f3628, 0f3F800000;
	add.ftz.f32 	%f3630, %f3629, 0f3F800000;
	selp.f32	%f3631, %f3630, 0f3F800000, %p370;
	sub.ftz.f32 	%f3633, %f3866, %f3631;
	sqrt.approx.f32 	%f3634, %f3633;
	fma.rn.ftz.f32 	%f3635, %f3631, 0fBCB1485D, 0f3D9FB43B;
	fma.rn.ftz.f32 	%f3636, %f3631, %f3635, 0fBE5A6B93;
	fma.rn.ftz.f32 	%f3637, %f3631, %f3636, 0f3FC90FDB;
	mul.ftz.f32 	%f3638, %f3634, %f3637;
	sub.ftz.f32 	%f3640, %f3867, %f3638;
	setp.ltu.ftz.f32	%p371, %f1069, 0f00000000;
	selp.f32	%f3641, %f3640, %f3638, %p371;
	sub.ftz.f32 	%f1081, %f3614, %f3641;
	mul.ftz.f32 	%f3643, %f4113, %f4116;
	fma.rn.ftz.f32 	%f3644, %f4115, %f4112, %f3643;
	fma.rn.ftz.f32 	%f1082, %f4117, %f4114, %f3644;
	abs.f32 	%f3645, %f1081;
	sub.ftz.f32 	%f3646, %f3614, %f3645;
	setp.ltu.ftz.f32	%p372, %f3646, 0f3A83126F;
	mov.f32 	%f4140, 0f00000000;
	mov.f32 	%f4123, %f4140;
	mov.f32 	%f4122, %f4140;
	mov.f32 	%f4121, %f4140;
	@%p372 bra 	BB20_434;

	mov.f32 	%f3869, 0f40490FDB;
	mov.f32 	%f3868, 0f3F800000;
	abs.f32 	%f3648, %f1082;
	setp.ltu.ftz.f32	%p373, %f3648, 0f3F800000;
	sub.ftz.f32 	%f3649, %f3648, 0f3F800000;
	add.ftz.f32 	%f3650, %f3649, 0f3F800000;
	selp.f32	%f3651, %f3650, 0f3F800000, %p373;
	sub.ftz.f32 	%f3653, %f3868, %f3651;
	sqrt.approx.f32 	%f3654, %f3653;
	fma.rn.ftz.f32 	%f3655, %f3651, 0fBCB1485D, 0f3D9FB43B;
	fma.rn.ftz.f32 	%f3656, %f3651, %f3655, 0fBE5A6B93;
	fma.rn.ftz.f32 	%f3657, %f3651, %f3656, 0f3FC90FDB;
	mul.ftz.f32 	%f3658, %f3654, %f3657;
	sub.ftz.f32 	%f3660, %f3869, %f3658;
	setp.ltu.ftz.f32	%p374, %f1082, 0f00000000;
	selp.f32	%f1083, %f3660, %f3658, %p374;
	mul.ftz.f32 	%f3661, %f1081, 0f3EA2F983;
	mov.b32 	 %r432, %f3661;
	and.b32  	%r433, %r432, -2147483648;
	or.b32  	%r434, %r433, 1056964608;
	mov.b32 	 %f3662, %r434;
	add.ftz.f32 	%f3663, %f3661, %f3662;
	cvt.rzi.ftz.s32.f32	%r435, %f3663;
	cvt.rn.f32.s32	%f3664, %r435;
	fma.rn.ftz.f32 	%f3665, %f3664, 0fC0490000, %f1081;
	fma.rn.ftz.f32 	%f3666, %f3664, 0fBA7DA000, %f3665;
	fma.rn.ftz.f32 	%f3667, %f3664, 0fB4222000, %f3666;
	fma.rn.ftz.f32 	%f3668, %f3664, 0fACB4611A, %f3667;
	sub.ftz.f32 	%f3669, %f3668, 0f3FC90FDB;
	add.ftz.f32 	%f3670, %f3669, 0f3FC90FDB;
	mul.ftz.f32 	%f3671, %f3670, %f3670;
	fma.rn.ftz.f32 	%f3672, %f3671, 0fB491ED89, 0f37D0078B;
	fma.rn.ftz.f32 	%f3673, %f3672, %f3671, 0fBAB60B58;
	fma.rn.ftz.f32 	%f3674, %f3673, %f3671, 0f3D2AAAAA;
	fma.rn.ftz.f32 	%f3675, %f3674, %f3671, 0fBF000000;
	fma.rn.ftz.f32 	%f3676, %f3675, %f3671, 0f3F800000;
	and.b32  	%r436, %r435, 1;
	setp.eq.b32	%p375, %r436, 1;
	neg.ftz.f32 	%f3677, %f3676;
	selp.f32	%f3678, %f3677, %f3676, %p375;
	abs.f32 	%f3679, %f3678;
	setp.gtu.ftz.f32	%p376, %f3679, 0f3F800000;
	selp.f32	%f1084, 0f00000000, %f3678, %p376;
	add.ftz.f32 	%f3680, %f1068, 0f3FC90FDB;
	neg.ftz.f32 	%f3681, %f3578;
	fma.rn.ftz.f32 	%f3682, %f3680, 0f3F000000, %f3681;
	rcp.approx.ftz.f32 	%f1085, %f3576;
	mul.ftz.f32 	%f1086, %f3682, %f1085;
	abs.f32 	%f1087, %f1086;
	setp.equ.ftz.f32	%p377, %f1087, 0f00000000;
	mov.f32 	%f3647, 0f00000000;
	mov.f32 	%f4118, %f3647;
	@%p377 bra 	BB20_423;

	mov.f32 	%f3828, 0f3F800000;
	setp.equ.ftz.f32	%p378, %f1087, 0f3F800000;
	mov.f32 	%f4118, %f3828;
	@%p378 bra 	BB20_423;

	setp.leu.ftz.f32	%p379, %f1087, 0f3F800000;
	mov.f32 	%f4118, %f1087;
	@%p379 bra 	BB20_423;

	rcp.approx.ftz.f32 	%f1088, %f1087;
	mov.f32 	%f4118, %f1088;

BB20_423:
	mov.f32 	%f1089, %f4118;
	mov.f32 	%f3829, 0f00000000;
	sub.ftz.f32 	%f3685, %f1089, 0f3F800000;
	add.ftz.f32 	%f3686, %f3685, 0f3F800000;
	mul.ftz.f32 	%f3687, %f3686, %f3686;
	fma.rn.ftz.f32 	%f3688, %f3687, 0f3EDCF805, 0f3F800000;
	mul.ftz.f32 	%f3689, %f3688, %f3686;
	fma.rn.ftz.f32 	%f3690, %f3687, 0f3D6EE04D, 0f3F43B24E;
	fma.rn.ftz.f32 	%f3691, %f3690, %f3687, 0f3F800000;
	div.approx.ftz.f32 	%f3692, %f3689, %f3691;
	sub.ftz.f32 	%f3694, %f3614, %f3692;
	setp.gtu.ftz.f32	%p380, %f1087, 0f3F800000;
	selp.f32	%f3695, %f3694, %f3692, %p380;
	mov.b32 	 %r437, %f1086;
	and.b32  	%r438, %r437, -2147483648;
	mov.b32 	 %r439, %f3695;
	and.b32  	%r440, %r439, 2147483647;
	or.b32  	%r116, %r440, %r438;
	add.ftz.f32 	%f3696, %f1068, 0fBFC90FDB;
	fma.rn.ftz.f32 	%f3698, %f3696, 0f3F000000, %f3681;
	mul.ftz.f32 	%f1090, %f3698, %f1085;
	abs.f32 	%f1091, %f1090;
	setp.equ.ftz.f32	%p381, %f1091, 0f00000000;
	mov.f32 	%f4119, %f3829;
	@%p381 bra 	BB20_427;

	setp.equ.ftz.f32	%p382, %f1091, 0f3F800000;
	mov.f32 	%f3699, 0f3F800000;
	mov.f32 	%f4119, %f3699;
	@%p382 bra 	BB20_427;

	setp.leu.ftz.f32	%p383, %f1091, 0f3F800000;
	mov.f32 	%f4119, %f1091;
	@%p383 bra 	BB20_427;

	rcp.approx.ftz.f32 	%f1092, %f1091;
	mov.f32 	%f4119, %f1092;

BB20_427:
	mov.f32 	%f1093, %f4119;
	mov.f32 	%f3830, 0f00000000;
	mov.b32 	 %f1094, %r116;
	sub.ftz.f32 	%f3701, %f1093, 0f3F800000;
	add.ftz.f32 	%f3702, %f3701, 0f3F800000;
	mul.ftz.f32 	%f3703, %f3702, %f3702;
	fma.rn.ftz.f32 	%f3704, %f3703, 0f3EDCF805, 0f3F800000;
	mul.ftz.f32 	%f3705, %f3704, %f3702;
	fma.rn.ftz.f32 	%f3706, %f3703, 0f3D6EE04D, 0f3F43B24E;
	fma.rn.ftz.f32 	%f3707, %f3706, %f3703, 0f3F800000;
	div.approx.ftz.f32 	%f3708, %f3705, %f3707;
	sub.ftz.f32 	%f3710, %f3614, %f3708;
	setp.gtu.ftz.f32	%p384, %f1091, 0f3F800000;
	selp.f32	%f3711, %f3710, %f3708, %p384;
	mov.b32 	 %r441, %f1090;
	and.b32  	%r442, %r441, -2147483648;
	mov.b32 	 %r443, %f3711;
	and.b32  	%r444, %r443, 2147483647;
	or.b32  	%r117, %r444, %r442;
	div.approx.ftz.f32 	%f1095, %f3614, %f3577;
	abs.f32 	%f1096, %f1095;
	setp.equ.ftz.f32	%p385, %f1096, 0f00000000;
	mov.f32 	%f4120, %f3830;
	@%p385 bra 	BB20_431;

	setp.equ.ftz.f32	%p386, %f1096, 0f3F800000;
	mov.f32 	%f3712, 0f3F800000;
	mov.f32 	%f4120, %f3712;
	@%p386 bra 	BB20_431;

	setp.leu.ftz.f32	%p387, %f1096, 0f3F800000;
	mov.f32 	%f4120, %f1096;
	@%p387 bra 	BB20_431;

	rcp.approx.ftz.f32 	%f1097, %f1096;
	mov.f32 	%f4120, %f1097;

BB20_431:
	mov.f32 	%f1098, %f4120;
	mov.f32 	%f3831, 0f40490FDB;
	mov.b32 	 %f3713, %r117;
	sub.ftz.f32 	%f3714, %f1098, 0f3F800000;
	add.ftz.f32 	%f3715, %f3714, 0f3F800000;
	mul.ftz.f32 	%f3716, %f3715, %f3715;
	fma.rn.ftz.f32 	%f3717, %f3716, 0f3EDCF805, 0f3F800000;
	mul.ftz.f32 	%f3718, %f3717, %f3715;
	fma.rn.ftz.f32 	%f3719, %f3716, 0f3D6EE04D, 0f3F43B24E;
	fma.rn.ftz.f32 	%f3720, %f3719, %f3716, 0f3F800000;
	div.approx.ftz.f32 	%f3721, %f3718, %f3720;
	sub.ftz.f32 	%f3723, %f3614, %f3721;
	setp.gtu.ftz.f32	%p388, %f1096, 0f3F800000;
	selp.f32	%f3724, %f3723, %f3721, %p388;
	mov.b32 	 %r445, %f1095;
	and.b32  	%r446, %r445, -2147483648;
	mov.b32 	 %r447, %f3724;
	and.b32  	%r448, %r447, 2147483647;
	or.b32  	%r449, %r448, %r446;
	mov.b32 	 %f3725, %r449;
	add.ftz.f32 	%f3726, %f3725, %f3725;
	add.ftz.f32 	%f3727, %f1068, %f1081;
	fma.rn.ftz.f32 	%f3729, %f3727, 0f3F000000, %f3681;
	abs.f32 	%f3730, %f1083;
	sub.ftz.f32 	%f3732, %f3831, %f3730;
	mul.ftz.f32 	%f3733, %f3576, %f3576;
	fma.rn.ftz.f32 	%f3734, %f3729, %f3729, %f3733;
	add.ftz.f32 	%f3735, %f3734, %f3734;
	sub.ftz.f32 	%f3736, %f1094, %f3713;
	mul.ftz.f32 	%f3737, %f3736, %f3735;
	mul.ftz.f32 	%f3738, %f1084, %f3737;
	div.approx.ftz.f32 	%f3739, %f3576, %f3738;
	mul.ftz.f32 	%f3740, %f3577, %f3577;
	fma.rn.ftz.f32 	%f3741, %f3732, %f3732, %f3740;
	mul.ftz.f32 	%f3742, %f3741, %f3726;
	div.approx.ftz.f32 	%f3743, %f3577, %f3742;
	mul.ftz.f32 	%f4140, %f3739, %f3743;
	bra.uni 	BB20_432;

BB20_391:
	setp.ne.s32	%p327, %r109, 24;
	@%p327 bra 	BB20_434;

BB20_392:
	ld.global.v4.f32 	{%f3336, %f3337, %f3338, %f3339}, [%rd6+-20];
	add.s64 	%rd40, %rd36, 8;
	ld.global.f32 	%f945, [%rd36+16];
	ld.global.f32 	%f3340, [%rd36+12];
	ld.global.f32 	%f3341, [%rd36+8];
	mul.ftz.f32 	%f946, %f3341, %f3340;
	setp.leu.ftz.f32	%p335, %f946, 0f33D6BF95;
	setp.ne.s32	%p336, %r109, 24;
	or.pred  	%p337, %p336, %p335;
	mov.f32 	%f4140, 0f00000000;
	mov.f32 	%f4123, %f4140;
	mov.f32 	%f4122, %f4140;
	mov.f32 	%f4121, %f4140;
	@%p337 bra 	BB20_434;

	ld.global.v4.f32 	{%f3346, %f3347, %f3348, %f3349}, [%rd40+40];
	mul.ftz.f32 	%f3350, %f3337, %f3347;
	fma.rn.ftz.f32 	%f3351, %f3346, %f3336, %f3350;
	fma.rn.ftz.f32 	%f953, %f3348, %f3338, %f3351;
	mul.ftz.f32 	%f3352, %f4165, %f3347;
	fma.rn.ftz.f32 	%f3353, %f3346, %f4164, %f3352;
	fma.rn.ftz.f32 	%f954, %f3348, %f4166, %f3353;
	setp.leu.ftz.f32	%p338, %f953, 0f00000000;
	setp.geu.ftz.f32	%p339, %f954, 0f00000000;
	or.pred  	%p340, %p338, %p339;
	mov.f32 	%f4140, 0f00000000;
	mov.f32 	%f4123, %f4140;
	mov.f32 	%f4122, %f4140;
	mov.f32 	%f4121, %f4140;
	@%p340 bra 	BB20_434;

	fma.rn.ftz.f32 	%f3354, %f945, %f4164, %f3336;
	fma.rn.ftz.f32 	%f3355, %f945, %f4166, %f3338;
	fma.rn.ftz.f32 	%f3356, %f945, %f4165, %f3337;
	neg.ftz.f32 	%f959, %f3356;
	neg.ftz.f32 	%f957, %f3355;
	neg.ftz.f32 	%f958, %f3354;
	mov.f32 	%f4100, %f958;
	mov.f32 	%f4101, %f959;
	abs.f32 	%f3357, %f958;
	setp.neu.ftz.f32	%p341, %f3357, 0f00000000;
	@%p341 bra 	BB20_397;

	abs.f32 	%f3358, %f959;
	setp.neu.ftz.f32	%p342, %f3358, 0f00000000;
	@%p342 bra 	BB20_397;

	abs.f32 	%f3359, %f957;
	setp.equ.ftz.f32	%p343, %f3359, 0f00000000;
	@%p343 bra 	BB20_398;
	bra.uni 	BB20_397;

BB20_398:
	mul.ftz.f32 	%f3363, %f959, %f959;
	fma.rn.ftz.f32 	%f4099, %f958, %f958, %f3363;
	mov.f32 	%f4102, %f957;
	bra.uni 	BB20_399;

BB20_204:
	setp.eq.s32	%p145, %r109, 23;
	@%p145 bra 	BB20_205;
	bra.uni 	BB20_434;

BB20_205:
	ld.global.v4.f32 	{%f2241, %f2242, %f2243, %f2244}, [%rd6+-20];
	add.s64 	%rd37, %rd36, 8;
	ld.global.f32 	%f453, [%rd36+12];
	ld.global.f32 	%f454, [%rd36+8];
	mul.ftz.f32 	%f455, %f454, %f453;
	setp.leu.ftz.f32	%p174, %f455, 0f33D6BF95;
	setp.eq.s32	%p175, %r109, 23;
	or.pred  	%p176, %p175, %p174;
	mov.f32 	%f4140, 0f00000000;
	mov.f32 	%f4123, %f4140;
	mov.f32 	%f4122, %f4140;
	mov.f32 	%f4121, %f4140;
	@%p176 bra 	BB20_434;

	ld.global.v4.f32 	{%f2249, %f2250, %f2251, %f2252}, [%rd37+40];
	mul.ftz.f32 	%f2253, %f2242, %f2250;
	fma.rn.ftz.f32 	%f2254, %f2249, %f2241, %f2253;
	fma.rn.ftz.f32 	%f462, %f2251, %f2243, %f2254;
	mul.ftz.f32 	%f2255, %f4165, %f2250;
	fma.rn.ftz.f32 	%f2256, %f2249, %f4164, %f2255;
	fma.rn.ftz.f32 	%f463, %f2251, %f4166, %f2256;
	setp.gtu.ftz.f32	%p177, %f462, 0f00000000;
	setp.gtu.ftz.f32	%p178, %f463, 0f00000000;
	and.pred  	%p179, %p177, %p178;
	mov.f32 	%f4140, 0f00000000;
	mov.f32 	%f4123, %f4140;
	mov.f32 	%f4122, %f4140;
	mov.f32 	%f4121, %f4140;
	@!%p179 bra 	BB20_434;
	bra.uni 	BB20_225;

BB20_225:
	add.ftz.f32 	%f4023, %f4165, %f2242;
	add.ftz.f32 	%f4024, %f4166, %f2243;
	add.ftz.f32 	%f4022, %f4164, %f2241;
	abs.f32 	%f2257, %f4022;
	setp.neu.ftz.f32	%p180, %f2257, 0f00000000;
	@%p180 bra 	BB20_228;

	abs.f32 	%f2258, %f4023;
	setp.neu.ftz.f32	%p181, %f2258, 0f00000000;
	@%p181 bra 	BB20_228;

	abs.f32 	%f2259, %f4024;
	setp.equ.ftz.f32	%p182, %f2259, 0f00000000;
	@%p182 bra 	BB20_229;

BB20_228:
	mul.ftz.f32 	%f2260, %f4023, %f4023;
	fma.rn.ftz.f32 	%f2261, %f4022, %f4022, %f2260;
	fma.rn.ftz.f32 	%f2262, %f4024, %f4024, %f2261;
	rsqrt.approx.ftz.f32 	%f2263, %f2262;
	mul.ftz.f32 	%f4024, %f4024, %f2263;
	mul.ftz.f32 	%f4023, %f4023, %f2263;
	mul.ftz.f32 	%f4022, %f4022, %f2263;

BB20_229:
	mul.ftz.f32 	%f2264, %f2250, %f4023;
	fma.rn.ftz.f32 	%f2265, %f2249, %f4022, %f2264;
	fma.rn.ftz.f32 	%f478, %f2251, %f4024, %f2265;
	mul.ftz.f32 	%f479, %f478, %f478;
	setp.equ.ftz.f32	%p183, %f454, %f453;
	@%p183 bra 	BB20_238;
	bra.uni 	BB20_230;

BB20_238:
	mov.f32 	%f2357, 0f3F800000;
	sub.ftz.f32 	%f2358, %f2357, %f479;
	div.approx.ftz.f32 	%f2359, %f2358, %f479;
	div.approx.ftz.f32 	%f2360, %f2359, %f455;
	mul.ftz.f32 	%f2361, %f2360, 0fBFB8AA3B;
	ex2.approx.ftz.f32 	%f4028, %f2361;
	mul.rn.f32 	%f2362, %f462, %f462;
	sub.ftz.f32 	%f2363, %f2357, %f2362;
	div.approx.ftz.f32 	%f2364, %f2363, %f2362;
	mov.f32 	%f2365, 0f00000000;
	max.f32 	%f2366, %f2364, %f2365;
	sqrt.approx.f32 	%f2367, %f2366;
	mul.ftz.f32 	%f507, %f454, %f2367;
	setp.ltu.ftz.f32	%p189, %f507, 0f3F200000;
	mov.f32 	%f4037, %f2357;
	@%p189 bra 	BB20_240;

	rcp.approx.ftz.f32 	%f2368, %f507;
	fma.rn.ftz.f32 	%f2369, %f2368, 0f400B9581, 0f40623D71;
	mul.ftz.f32 	%f2370, %f2368, %f2369;
	fma.rn.ftz.f32 	%f2371, %f2368, 0f4024ED91, 0f4011A9FC;
	fma.rn.ftz.f32 	%f2372, %f2371, %f2368, 0f3F800000;
	div.approx.ftz.f32 	%f508, %f2370, %f2372;
	mov.f32 	%f4037, %f508;

BB20_240:
	mov.f32 	%f4033, %f4037;
	mov.f32 	%f4036, %f4033;
	mul.rn.f32 	%f2374, %f463, %f463;
	sub.ftz.f32 	%f2375, %f2357, %f2374;
	div.approx.ftz.f32 	%f2376, %f2375, %f2374;
	max.f32 	%f2378, %f2376, %f2365;
	sqrt.approx.f32 	%f2379, %f2378;
	mul.ftz.f32 	%f510, %f454, %f2379;
	setp.ltu.ftz.f32	%p190, %f510, 0f3F200000;
	mov.f32 	%f4035, %f2357;
	@%p190 bra 	BB20_243;

	rcp.approx.ftz.f32 	%f2380, %f510;
	fma.rn.ftz.f32 	%f2381, %f2380, 0f400B9581, 0f40623D71;
	mul.ftz.f32 	%f2382, %f2380, %f2381;
	fma.rn.ftz.f32 	%f2383, %f2380, 0f4024ED91, 0f4011A9FC;
	fma.rn.ftz.f32 	%f2384, %f2383, %f2380, 0f3F800000;
	div.approx.ftz.f32 	%f4035, %f2382, %f2384;
	bra.uni 	BB20_242;

BB20_181:
	setp.eq.s32	%p159, %r109, 8;
	@%p159 bra 	BB20_191;
	bra.uni 	BB20_434;

BB20_200:
	setp.eq.s32	%p148, %r109, 18;
	@%p148 bra 	BB20_201;
	bra.uni 	BB20_434;

BB20_201:
	ld.global.v2.f32 	{%f3052, %f3053}, [%rd36+32];
	mul.ftz.f32 	%f856, %f3052, 0f3FC90FDB;
	mul.ftz.f32 	%f857, %f3053, 0f3FC90FDB;
	ld.global.v4.f32 	{%f3056, %f3057, %f3058, %f3059}, [%rd36+16];
	mul.ftz.f32 	%f3060, %f4165, %f3057;
	fma.rn.ftz.f32 	%f3061, %f3056, %f4164, %f3060;
	fma.rn.ftz.f32 	%f3062, %f3058, %f4166, %f3061;
	ld.global.v4.f32 	{%f3063, %f3064, %f3065, %f3066}, [%rd6+-20];
	mul.ftz.f32 	%f3067, %f3064, %f3057;
	fma.rn.ftz.f32 	%f3068, %f3056, %f3063, %f3067;
	fma.rn.ftz.f32 	%f864, %f3058, %f3065, %f3068;
	setp.gtu.ftz.f32	%p285, %f3062, 0f00000000;
	setp.gtu.ftz.f32	%p286, %f864, 0f00000000;
	and.pred  	%p287, %p285, %p286;
	mov.f32 	%f4140, 0f00000000;
	mov.f32 	%f4123, %f4140;
	mov.f32 	%f4122, %f4140;
	mov.f32 	%f4121, %f4140;
	@!%p287 bra 	BB20_434;
	bra.uni 	BB20_347;

BB20_347:
	add.ftz.f32 	%f3070, %f864, %f864;
	neg.ftz.f32 	%f3071, %f3065;
	neg.ftz.f32 	%f3072, %f3064;
	neg.ftz.f32 	%f3073, %f3063;
	fma.rn.ftz.f32 	%f3074, %f3070, %f3056, %f3073;
	fma.rn.ftz.f32 	%f3075, %f3070, %f3057, %f3072;
	mul.ftz.f32 	%f3076, %f4165, %f3075;
	fma.rn.ftz.f32 	%f3077, %f3074, %f4164, %f3076;
	fma.rn.ftz.f32 	%f3078, %f3070, %f3058, %f3071;
	fma.rn.ftz.f32 	%f3079, %f3078, %f4166, %f3077;
	mov.f32 	%f3080, 0f00000000;
	max.f32 	%f3081, %f3079, %f3080;
	mov.f32 	%f3082, 0fBF800000;
	max.f32 	%f3083, %f3081, %f3082;
	mov.f32 	%f3069, 0f3F800000;
	min.f32 	%f3084, %f3083, %f3069;
	abs.ftz.f32 	%f3085, %f3084;
	sub.ftz.f32 	%f3086, %f3069, %f3085;
	mul.ftz.f32 	%f3087, %f3086, 0f3F000000;
	sqrt.approx.ftz.f32 	%f3088, %f3087;
	setp.gtu.ftz.f32	%p288, %f3085, 0f3F11EB85;
	selp.f32	%f3089, %f3088, %f3085, %p288;
	mul.ftz.f32 	%f3090, %f3089, %f3089;
	mov.f32 	%f3091, 0f3C94D2E9;
	mov.f32 	%f3092, 0f3D53F941;
	fma.rn.ftz.f32 	%f3093, %f3092, %f3090, %f3091;
	mov.f32 	%f3094, 0f3D3F841F;
	fma.rn.ftz.f32 	%f3095, %f3093, %f3090, %f3094;
	mov.f32 	%f3096, 0f3D994929;
	fma.rn.ftz.f32 	%f3097, %f3095, %f3090, %f3096;
	mov.f32 	%f3098, 0f3E2AAB94;
	fma.rn.ftz.f32 	%f3099, %f3097, %f3090, %f3098;
	mul.ftz.f32 	%f3100, %f3090, %f3099;
	fma.rn.ftz.f32 	%f3101, %f3100, %f3089, %f3089;
	add.ftz.f32 	%f3102, %f3101, %f3101;
	mov.f32 	%f3103, 0f3FC90FDB;
	sub.ftz.f32 	%f3104, %f3103, %f3101;
	selp.f32	%f3105, %f3102, %f3104, %p288;
	setp.ltu.ftz.f32	%p289, %f3084, 0f00000000;
	mov.f32 	%f3106, 0f40490FDB;
	sub.ftz.f32 	%f3107, %f3106, %f3105;
	selp.f32	%f865, %f3107, %f3105, %p289;
	setp.ltu.ftz.f32	%p290, %f865, %f856;
	add.ftz.f32 	%f866, %f856, %f857;
	mov.f32 	%f4088, %f3069;
	@%p290 bra 	BB20_350;

	setp.gtu.ftz.f32	%p291, %f866, %f865;
	setp.neu.ftz.f32	%p292, %f857, 0f00000000;
	and.pred  	%p293, %p291, %p292;
	mov.f32 	%f4088, %f3080;
	@!%p293 bra 	BB20_350;
	bra.uni 	BB20_349;

BB20_349:
	sub.ftz.f32 	%f3109, %f856, %f865;
	div.approx.ftz.f32 	%f3110, %f3109, %f857;
	add.ftz.f32 	%f867, %f3110, 0f3F800000;
	mov.f32 	%f4088, %f867;

BB20_350:
	mov.f32 	%f868, %f4088;
	min.f32 	%f3112, %f866, %f3103;
	cos.approx.ftz.f32 	%f3113, %f3112;
	sub.ftz.f32 	%f3115, %f3069, %f3113;
	mov.f32 	%f3116, 0f3E22F983;
	div.approx.ftz.f32 	%f4121, %f3116, %f3115;
	mul.ftz.f32 	%f4140, %f868, %f4121;
	bra.uni 	BB20_433;

BB20_190:
	setp.eq.s32	%p154, %r109, 12;
	@%p154 bra 	BB20_191;
	bra.uni 	BB20_434;

BB20_191:
	ld.global.v4.f32 	{%f2799, %f2800, %f2801, %f2802}, [%rd6+-20];
	add.s64 	%rd38, %rd36, 8;
	ld.global.f32 	%f762, [%rd36+12];
	ld.global.f32 	%f763, [%rd36+8];
	mul.ftz.f32 	%f764, %f763, %f762;
	setp.leu.ftz.f32	%p256, %f764, 0f33D6BF95;
	setp.eq.s32	%p257, %r109, 24;
	or.pred  	%p258, %p257, %p256;
	mov.f32 	%f4140, 0f00000000;
	mov.f32 	%f4123, %f4140;
	mov.f32 	%f4122, %f4140;
	mov.f32 	%f4121, %f4140;
	@%p258 bra 	BB20_434;

	ld.global.v4.f32 	{%f2807, %f2808, %f2809, %f2810}, [%rd38+40];
	mul.ftz.f32 	%f2811, %f2800, %f2808;
	fma.rn.ftz.f32 	%f2812, %f2807, %f2799, %f2811;
	fma.rn.ftz.f32 	%f771, %f2809, %f2801, %f2812;
	mul.ftz.f32 	%f2813, %f4165, %f2808;
	fma.rn.ftz.f32 	%f2814, %f2807, %f4164, %f2813;
	fma.rn.ftz.f32 	%f772, %f2809, %f4166, %f2814;
	setp.gtu.ftz.f32	%p259, %f772, 0f00000000;
	setp.gtu.ftz.f32	%p260, %f771, 0f00000000;
	and.pred  	%p261, %p259, %p260;
	mov.f32 	%f4140, 0f00000000;
	mov.f32 	%f4123, %f4140;
	mov.f32 	%f4122, %f4140;
	mov.f32 	%f4121, %f4140;
	@!%p261 bra 	BB20_434;
	bra.uni 	BB20_323;

BB20_323:
	add.ftz.f32 	%f4077, %f4165, %f2800;
	add.ftz.f32 	%f4078, %f4166, %f2801;
	add.ftz.f32 	%f4076, %f4164, %f2799;
	abs.f32 	%f2815, %f4076;
	setp.neu.ftz.f32	%p262, %f2815, 0f00000000;
	@%p262 bra 	BB20_326;

	abs.f32 	%f2816, %f4077;
	setp.neu.ftz.f32	%p263, %f2816, 0f00000000;
	@%p263 bra 	BB20_326;

	abs.f32 	%f2817, %f4078;
	setp.equ.ftz.f32	%p264, %f2817, 0f00000000;
	@%p264 bra 	BB20_327;

BB20_326:
	mul.ftz.f32 	%f2818, %f4077, %f4077;
	fma.rn.ftz.f32 	%f2819, %f4076, %f4076, %f2818;
	fma.rn.ftz.f32 	%f2820, %f4078, %f4078, %f2819;
	rsqrt.approx.ftz.f32 	%f2821, %f2820;
	mul.ftz.f32 	%f4078, %f4078, %f2821;
	mul.ftz.f32 	%f4077, %f4077, %f2821;
	mul.ftz.f32 	%f4076, %f4076, %f2821;

BB20_327:
	mul.ftz.f32 	%f2822, %f2808, %f4077;
	fma.rn.ftz.f32 	%f2823, %f2807, %f4076, %f2822;
	fma.rn.ftz.f32 	%f787, %f2809, %f4078, %f2823;
	mul.ftz.f32 	%f788, %f787, %f787;
	mul.ftz.f32 	%f789, %f788, %f788;
	neg.ftz.f32 	%f2824, %f771;
	fma.rn.ftz.f32 	%f790, %f2824, %f771, 0f3F800000;
	mul.ftz.f32 	%f791, %f771, %f771;
	neg.ftz.f32 	%f2825, %f772;
	fma.rn.ftz.f32 	%f792, %f2825, %f772, 0f3F800000;
	mul.ftz.f32 	%f793, %f772, %f772;
	setp.equ.ftz.f32	%p265, %f763, %f762;
	@%p265 bra 	BB20_333;
	bra.uni 	BB20_328;

BB20_333:
	mov.f32 	%f2904, 0f3F800000;
	sub.ftz.f32 	%f2905, %f2904, %f788;
	div.approx.ftz.f32 	%f2906, %f2905, %f788;
	add.ftz.f32 	%f2907, %f764, %f2906;
	mul.ftz.f32 	%f2908, %f789, 0f40490FDB;
	mul.ftz.f32 	%f2909, %f2908, %f2907;
	mul.ftz.f32 	%f2910, %f2907, %f2909;
	div.approx.ftz.f32 	%f4083, %f764, %f2910;
	mul.ftz.f32 	%f2911, %f764, %f790;
	div.approx.ftz.f32 	%f2912, %f2911, %f791;
	add.ftz.f32 	%f2913, %f2912, 0f3F800000;
	mov.f32 	%f2914, 0f00000000;
	max.f32 	%f2915, %f2913, %f2914;
	sqrt.approx.f32 	%f4084, %f2915;
	mul.ftz.f32 	%f2916, %f764, %f792;
	div.approx.ftz.f32 	%f2917, %f2916, %f793;
	add.ftz.f32 	%f4082, %f2917, 0f3F800000;
	bra.uni 	BB20_334;

BB20_397:
	mul.ftz.f32 	%f3360, %f959, %f959;
	fma.rn.ftz.f32 	%f4099, %f958, %f958, %f3360;
	fma.rn.ftz.f32 	%f3361, %f957, %f957, %f4099;
	rsqrt.approx.ftz.f32 	%f3362, %f3361;
	mul.ftz.f32 	%f963, %f3362, %f957;
	mul.ftz.f32 	%f4101, %f3362, %f959;
	mul.ftz.f32 	%f4100, %f3362, %f958;
	mov.f32 	%f4102, %f963;

BB20_399:
	mov.f32 	%f968, %f4102;
	mul.ftz.f32 	%f3364, %f3337, %f4101;
	fma.rn.ftz.f32 	%f3365, %f4100, %f3336, %f3364;
	fma.rn.ftz.f32 	%f3366, %f968, %f3338, %f3365;
	mul.ftz.f32 	%f3367, %f4165, %f4101;
	fma.rn.ftz.f32 	%f3368, %f4100, %f4164, %f3367;
	fma.rn.ftz.f32 	%f3369, %f968, %f4166, %f3368;
	mul.ftz.f32 	%f3370, %f3347, %f4101;
	fma.rn.ftz.f32 	%f3371, %f3346, %f4100, %f3370;
	fma.rn.ftz.f32 	%f3372, %f3348, %f968, %f3371;
	mul.ftz.f32 	%f3373, %f3372, %f3372;
	mov.f32 	%f3374, 0f3F800000;
	sub.ftz.f32 	%f3375, %f3374, %f3373;
	div.approx.ftz.f32 	%f3376, %f3375, %f3373;
	mul.ftz.f32 	%f3377, %f3373, %f3373;
	mul.ftz.f32 	%f3378, %f3377, 0f40490FDB;
	add.ftz.f32 	%f3379, %f946, %f3376;
	mul.ftz.f32 	%f3380, %f3379, %f3378;
	mul.ftz.f32 	%f3381, %f3379, %f3380;
	div.approx.ftz.f32 	%f3382, %f946, %f3381;
	neg.ftz.f32 	%f3383, %f953;
	fma.rn.ftz.f32 	%f3384, %f3383, %f953, 0f3F800000;
	mul.ftz.f32 	%f3385, %f946, %f3384;
	mul.ftz.f32 	%f3386, %f953, %f953;
	div.approx.ftz.f32 	%f3387, %f3385, %f3386;
	add.ftz.f32 	%f3388, %f3387, 0f3F800000;
	mov.f32 	%f3389, 0f00000000;
	max.f32 	%f3390, %f3388, %f3389;
	sqrt.approx.f32 	%f3391, %f3390;
	add.ftz.f32 	%f3392, %f3391, 0f3F800000;
	mov.f32 	%f3393, 0f40000000;
	div.approx.ftz.f32 	%f3394, %f3393, %f3392;
	neg.ftz.f32 	%f3395, %f954;
	fma.rn.ftz.f32 	%f3396, %f3395, %f954, 0f3F800000;
	mul.ftz.f32 	%f3397, %f946, %f3396;
	mul.ftz.f32 	%f3398, %f954, %f954;
	div.approx.ftz.f32 	%f3399, %f3397, %f3398;
	add.ftz.f32 	%f3400, %f3399, 0f3F800000;
	max.f32 	%f3401, %f3400, %f3389;
	sqrt.approx.f32 	%f3402, %f3401;
	add.ftz.f32 	%f3403, %f3402, 0f3F800000;
	div.approx.ftz.f32 	%f3404, %f3393, %f3403;
	mul.ftz.f32 	%f3405, %f3394, %f3404;
	fma.rn.ftz.f32 	%f3406, %f957, %f957, %f4099;
	mul.ftz.f32 	%f3407, %f945, %f945;
	mul.ftz.f32 	%f3408, %f3407, %f3382;
	mul.ftz.f32 	%f3409, %f953, %f3406;
	div.approx.ftz.f32 	%f3410, %f3408, %f3409;
	mul.ftz.f32 	%f3411, %f3366, %f3369;
	abs.f32 	%f3412, %f3411;
	mul.ftz.f32 	%f3413, %f3405, %f3412;
	mul.ftz.f32 	%f4140, %f3410, %f3413;
	mul.ftz.f32 	%f3414, %f3394, %f3412;
	mul.ftz.f32 	%f4121, %f3410, %f3414;
	bra.uni 	BB20_433;

BB20_209:
	setp.eq.s32	%p143, %r109, 30;
	@%p143 bra 	BB20_210;
	bra.uni 	BB20_434;

BB20_210:
	ld.global.v4.f32 	{%f3316, %f3317, %f3318, %f3319}, [%rd36+16];
	mul.ftz.f32 	%f3322, %f4165, %f3317;
	fma.rn.ftz.f32 	%f3323, %f3316, %f4164, %f3322;
	fma.rn.ftz.f32 	%f3325, %f3318, %f4166, %f3323;
	mov.f32 	%f3326, 0f00000000;
	max.f32 	%f3327, %f3325, %f3326;
	mul.ftz.f32 	%f4140, %f3327, 0f3EA2F983;

BB20_432:
	mov.f32 	%f4121, %f4140;

BB20_433:
	mov.f32 	%f4123, %f4140;
	mov.f32 	%f4122, %f4140;

BB20_434:
	setp.neu.ftz.f32	%p389, %f4121, 0f00000000;
	@%p389 bra 	BB20_436;
	bra.uni 	BB20_435;

BB20_436:
	setp.eq.s32	%p390, %r597, 0;
	ld.global.u32 	%r118, [%rd36];
	ld.global.v4.f32 	{%f3744, %f3745, %f3746, %f3747}, [%rd36+-16];
	mul.ftz.f32 	%f1110, %f4140, %f3746;
	mul.ftz.f32 	%f1109, %f4123, %f3745;
	mul.ftz.f32 	%f1108, %f4122, %f3744;
	@%p390 bra 	BB20_445;

	add.s32 	%r450, %r118, -2;
	setp.lt.u32	%p391, %r450, 4;
	@%p391 bra 	BB20_445;
	bra.uni 	BB20_438;

BB20_445:
	add.ftz.f32 	%f4149, %f4149, %f1108;
	add.ftz.f32 	%f4150, %f4150, %f1109;
	add.ftz.f32 	%f4151, %f4151, %f1110;

BB20_446:
	ld.global.f32 	%f4145, [%rd36+4];
	fma.rn.ftz.f32 	%f4147, %f4121, %f4145, %f4147;
	bra.uni 	BB20_447;

BB20_435:
	ld.global.f32 	%f4145, [%rd36+4];

BB20_447:
	add.ftz.f32 	%f4146, %f4146, %f4145;
	ld.global.u32 	%r593, [%rd6+5276];

BB20_448:
	add.s32 	%r594, %r594, 1;
	setp.lt.s32	%p396, %r594, %r593;
	@%p396 bra 	BB20_167;

BB20_449:
	mov.f32 	%f4148, 0f00000000;
	setp.leu.ftz.f32	%p397, %f4146, 0f00000000;
	@%p397 bra 	BB20_451;

	div.approx.ftz.f32 	%f4148, %f4147, %f4146;

BB20_451:
	and.b32  	%r453, %r104, 268435456;
	setp.eq.s32	%p398, %r453, 0;
	@%p398 bra 	BB20_454;

	mul.ftz.f32 	%f3755, %f3890, %f3890;
	mul.ftz.f32 	%f3756, %f4148, %f4148;
	fma.rn.ftz.f32 	%f3757, %f3890, %f3890, %f3756;
	div.approx.ftz.f32 	%f1200, %f3755, %f3757;
	mul.rn.f32 	%f4149, %f4149, %f1200;
	mul.rn.f32 	%f4150, %f4150, %f1200;
	mul.rn.f32 	%f4151, %f4151, %f1200;
	setp.eq.s32	%p399, %r597, 0;
	@%p399 bra 	BB20_454;

	mul.rn.f32 	%f4190, %f4190, %f1200;
	mul.rn.f32 	%f4191, %f4191, %f1200;
	mul.rn.f32 	%f4192, %f4192, %f1200;
	mul.rn.f32 	%f4187, %f4187, %f1200;
	mul.rn.f32 	%f4188, %f4188, %f1200;
	mul.rn.f32 	%f4189, %f4189, %f1200;
	mul.rn.f32 	%f4167, %f4167, %f1200;
	mul.rn.f32 	%f4168, %f4168, %f1200;
	mul.rn.f32 	%f4169, %f4169, %f1200;
	mul.rn.f32 	%f4161, %f4161, %f1200;
	mul.rn.f32 	%f4162, %f4162, %f1200;
	mul.rn.f32 	%f4163, %f4163, %f1200;

BB20_454:
	div.approx.ftz.f32 	%f1233, %f370, %f3890;
	div.approx.ftz.f32 	%f1232, %f369, %f3890;
	div.approx.ftz.f32 	%f1231, %f368, %f3890;
	mul.rn.f32 	%f4193, %f4149, %f1231;
	mul.rn.f32 	%f4194, %f4150, %f1232;
	mul.rn.f32 	%f4195, %f4151, %f1233;
	setp.eq.s32	%p400, %r597, 0;
	@%p400 bra 	BB20_456;

	mul.rn.f32 	%f4190, %f4190, %f1231;
	mul.rn.f32 	%f4191, %f4191, %f1232;
	mul.rn.f32 	%f4192, %f4192, %f1233;
	mul.rn.f32 	%f4187, %f4187, %f1231;
	mul.rn.f32 	%f4188, %f4188, %f1232;
	mul.rn.f32 	%f4189, %f4189, %f1233;
	mul.rn.f32 	%f4167, %f4167, %f1231;
	mul.rn.f32 	%f4168, %f4168, %f1232;
	mul.rn.f32 	%f4169, %f4169, %f1233;
	mul.rn.f32 	%f4161, %f4161, %f1231;
	mul.rn.f32 	%f4162, %f4162, %f1232;
	mul.rn.f32 	%f4163, %f4163, %f1233;

BB20_456:
	and.b32  	%r454, %r104, 260046848;
	setp.eq.s32	%p401, %r454, 0;
	@%p401 bra 	BB20_458;

	and.b32  	%r455, %r104, 134217728;
	setp.eq.s32	%p402, %r455, 0;
	selp.f32	%f4169, %f4169, 0f00000000, %p402;
	selp.f32	%f4168, %f4168, 0f00000000, %p402;
	selp.f32	%f4167, %f4167, 0f00000000, %p402;
	selp.f32	%f4195, %f4195, 0f00000000, %p402;
	selp.f32	%f4194, %f4194, 0f00000000, %p402;
	selp.f32	%f4193, %f4193, 0f00000000, %p402;
	and.b32  	%r456, %r104, 67108864;
	setp.eq.s32	%p403, %r456, 0;
	selp.f32	%f4192, %f4192, 0f00000000, %p403;
	selp.f32	%f4191, %f4191, 0f00000000, %p403;
	selp.f32	%f4190, %f4190, 0f00000000, %p403;
	and.b32  	%r457, %r104, 33554432;
	setp.eq.s32	%p404, %r457, 0;
	selp.f32	%f4189, %f4189, 0f00000000, %p404;
	selp.f32	%f4188, %f4188, 0f00000000, %p404;
	selp.f32	%f4187, %f4187, 0f00000000, %p404;
	and.b32  	%r458, %r104, 8388608;
	setp.eq.s32	%p405, %r458, 0;
	selp.f32	%f4163, %f4163, 0f00000000, %p405;
	selp.f32	%f4162, %f4162, 0f00000000, %p405;
	selp.f32	%f4161, %f4161, 0f00000000, %p405;

BB20_458:
	setp.equ.ftz.f32	%p407, %f4193, 0f00000000;
	setp.equ.ftz.f32	%p408, %f4194, 0f00000000;
	and.pred  	%p409, %p407, %p408;
	mov.pred 	%p452, 0;
	@!%p409 bra 	BB20_460;
	bra.uni 	BB20_459;

BB20_459:
	setp.equ.ftz.f32	%p452, %f4195, 0f00000000;

BB20_460:
	not.pred 	%p410, %p452;
	or.pred  	%p412, %p400, %p410;
	and.pred  	%p453, %p400, %p452;
	@%p412 bra 	BB20_466;

	setp.equ.ftz.f32	%p413, %f4190, 0f00000000;
	setp.equ.ftz.f32	%p414, %f4191, 0f00000000;
	and.pred  	%p415, %p413, %p414;
	setp.equ.ftz.f32	%p416, %f4192, 0f00000000;
	and.pred  	%p417, %p415, %p416;
	@!%p417 bra 	BB20_467;
	bra.uni 	BB20_462;

BB20_462:
	setp.equ.ftz.f32	%p418, %f4187, 0f00000000;
	setp.equ.ftz.f32	%p419, %f4188, 0f00000000;
	and.pred  	%p420, %p418, %p419;
	setp.equ.ftz.f32	%p421, %f4189, 0f00000000;
	and.pred  	%p422, %p420, %p421;
	@!%p422 bra 	BB20_467;
	bra.uni 	BB20_463;

BB20_463:
	setp.equ.ftz.f32	%p423, %f4167, 0f00000000;
	setp.equ.ftz.f32	%p424, %f4168, 0f00000000;
	and.pred  	%p425, %p423, %p424;
	setp.equ.ftz.f32	%p426, %f4169, 0f00000000;
	and.pred  	%p427, %p425, %p426;
	@!%p427 bra 	BB20_467;
	bra.uni 	BB20_464;

BB20_464:
	setp.equ.ftz.f32	%p428, %f4161, 0f00000000;
	setp.equ.ftz.f32	%p429, %f4162, 0f00000000;
	and.pred  	%p430, %p428, %p429;
	@!%p430 bra 	BB20_467;
	bra.uni 	BB20_465;

BB20_465:
	setp.equ.ftz.f32	%p453, %f4163, 0f00000000;

BB20_466:
	mov.u16 	%rs20, 0;
	mov.pred 	%p454, 0;
	@%p453 bra 	BB20_491;

BB20_467:
	and.b32  	%r459, %r104, 1073741824;
	setp.eq.s32	%p432, %r459, 0;
	mov.f32 	%f4177, 0f00000000;
	@%p432 bra 	BB20_489;

	ld.global.v4.f32 	{%f3773, %f3774, %f3775, %f3776}, [%rd6+-36];
	mul.ftz.f32 	%f3779, %f3774, %f4165;
	fma.rn.ftz.f32 	%f3780, %f3773, %f4164, %f3779;
	fma.rn.ftz.f32 	%f3782, %f3775, %f4166, %f3780;
	setp.ltu.ftz.f32	%p433, %f3782, 0f00000000;
	neg.ftz.f32 	%f3783, %f3773;
	neg.ftz.f32 	%f3784, %f3774;
	neg.ftz.f32 	%f3785, %f3775;
	selp.f32	%f1293, %f3785, %f3775, %p433;
	selp.f32	%f1292, %f3784, %f3774, %p433;
	selp.f32	%f1298, %f3783, %f3773, %p433;
	ld.global.v4.f32 	{%f3786, %f3787, %f3788, %f3789}, [%rd6+-68];
	abs.f32 	%f3790, %f3786;
	setp.ltu.ftz.f32	%p434, %f3790, 0f3F800000;
	@%p434 bra 	BB20_470;
	bra.uni 	BB20_469;

BB20_470:
	fma.rn.ftz.f32 	%f4152, %f1298, 0f3727C5AC, %f3786;
	bra.uni 	BB20_471;

BB20_469:
	mov.b32 	 %r460, %f3786;
	mov.b32 	 %r461, %f1298;
	xor.b32  	%r462, %r461, %r460;
	shr.s32 	%r463, %r462, 31;
	and.b32  	%r464, %r463, -64;
	add.s32 	%r465, %r460, %r464;
	add.s32 	%r466, %r465, 32;
	mov.b32 	 %f4152, %r466;

BB20_471:
	abs.f32 	%f3791, %f3787;
	setp.ltu.ftz.f32	%p435, %f3791, 0f3F800000;
	@%p435 bra 	BB20_473;
	bra.uni 	BB20_472;

BB20_473:
	fma.rn.ftz.f32 	%f4153, %f1292, 0f3727C5AC, %f3787;
	bra.uni 	BB20_474;

BB20_472:
	mov.b32 	 %r467, %f3787;
	mov.b32 	 %r468, %f1292;
	xor.b32  	%r469, %r468, %r467;
	shr.s32 	%r470, %r469, 31;
	and.b32  	%r471, %r470, -64;
	add.s32 	%r472, %r467, %r471;
	add.s32 	%r473, %r472, 32;
	mov.b32 	 %f4153, %r473;

BB20_474:
	abs.f32 	%f3792, %f3788;
	setp.ltu.ftz.f32	%p436, %f3792, 0f3F800000;
	@%p436 bra 	BB20_476;
	bra.uni 	BB20_475;

BB20_476:
	fma.rn.ftz.f32 	%f4154, %f1293, 0f3727C5AC, %f3788;
	bra.uni 	BB20_477;

BB20_475:
	mov.b32 	 %r474, %f3788;
	mov.b32 	 %r475, %f1293;
	xor.b32  	%r476, %r475, %r474;
	shr.s32 	%r477, %r476, 31;
	and.b32  	%r478, %r477, -64;
	add.s32 	%r479, %r474, %r478;
	add.s32 	%r480, %r479, 32;
	mov.b32 	 %f4154, %r480;

BB20_477:
	mov.f32 	%f4160, %f4154;
	mov.f32 	%f4158, %f4152;
	mov.f32 	%f4159, %f4153;
	setp.equ.ftz.f32	%p437, %f4178, 0f7F7FFFFF;
	@%p437 bra 	BB20_488;

	abs.f32 	%f3793, %f3924;
	setp.ltu.ftz.f32	%p438, %f3793, 0f3F800000;
	@%p438 bra 	BB20_480;
	bra.uni 	BB20_479;

BB20_480:
	fma.rn.ftz.f32 	%f4155, %f3919, 0f3727C5AC, %f3924;
	bra.uni 	BB20_481;

BB20_479:
	mov.b32 	 %r481, %f3924;
	mov.b32 	 %r482, %f3919;
	xor.b32  	%r483, %r482, %r481;
	shr.s32 	%r484, %r483, 31;
	and.b32  	%r485, %r484, -64;
	add.s32 	%r486, %r481, %r485;
	add.s32 	%r487, %r486, 32;
	mov.b32 	 %f4155, %r487;

BB20_481:
	abs.f32 	%f3794, %f3962;
	setp.ltu.ftz.f32	%p439, %f3794, 0f3F800000;
	@%p439 bra 	BB20_483;
	bra.uni 	BB20_482;

BB20_483:
	fma.rn.ftz.f32 	%f4156, %f3957, 0f3727C5AC, %f3962;
	bra.uni 	BB20_484;

BB20_482:
	mov.b32 	 %r488, %f3962;
	mov.b32 	 %r489, %f3957;
	xor.b32  	%r490, %r489, %r488;
	shr.s32 	%r491, %r490, 31;
	and.b32  	%r492, %r491, -64;
	add.s32 	%r493, %r488, %r492;
	add.s32 	%r494, %r493, 32;
	mov.b32 	 %f4156, %r494;

BB20_484:
	abs.f32 	%f3795, %f4000;
	setp.ltu.ftz.f32	%p440, %f3795, 0f3F800000;
	@%p440 bra 	BB20_486;
	bra.uni 	BB20_485;

BB20_486:
	fma.rn.ftz.f32 	%f4157, %f3995, 0f3727C5AC, %f4000;
	bra.uni 	BB20_487;

BB20_485:
	mov.b32 	 %r495, %f4000;
	mov.b32 	 %r496, %f3995;
	xor.b32  	%r497, %r496, %r495;
	shr.s32 	%r498, %r497, 31;
	and.b32  	%r499, %r498, -64;
	add.s32 	%r500, %r495, %r499;
	add.s32 	%r501, %r500, 32;
	mov.b32 	 %f4157, %r501;

BB20_487:
	sub.ftz.f32 	%f3796, %f4157, %f4154;
	sub.ftz.f32 	%f3797, %f4155, %f4152;
	sub.ftz.f32 	%f3798, %f4156, %f4153;
	mul.ftz.f32 	%f3799, %f3798, %f3798;
	fma.rn.ftz.f32 	%f3800, %f3797, %f3797, %f3799;
	fma.rn.ftz.f32 	%f3801, %f3796, %f3796, %f3800;
	sqrt.approx.f32 	%f4178, %f3801;
	div.approx.ftz.f32 	%f4166, %f3796, %f4178;
	div.approx.ftz.f32 	%f4165, %f3798, %f4178;
	div.approx.ftz.f32 	%f4164, %f3797, %f4178;

BB20_488:
	mov.f32 	%f4177, %f4178;
	ld.global.v4.f32 	{%f3802, %f3803, %f3804, %f3805}, [%rd6+60];
	ld.global.v4.f32 	{%f3806, %f3807, %f3808, %f3809}, [%rd6+44];
	mov.f32 	%f4183, %f3808;
	mov.f32 	%f4182, %f3807;
	mov.f32 	%f4181, %f3806;
	mov.f32 	%f4186, %f3804;
	mov.f32 	%f4185, %f3803;
	mov.f32 	%f4184, %f3802;

BB20_489:
	mov.f32 	%f4176, %f4177;
	mov.u16 	%rs20, 0;
	add.u64 	%rd270, %SP, 32;
	cvta.to.local.u64 	%rd269, %rd270;
	ld.local.u32 	%r502, [%rd269+72];
	mov.pred 	%p454, -1;
	setp.ne.s32	%p442, %r502, -1;
	@%p442 bra 	BB20_491;

	setp.ne.s32	%p444, %r87, 2;
	selp.u16	%rs20, 1, 0, %p444;

BB20_491:
	mov.pred 	%p455, -1;
	@!%p454 bra 	BB20_493;
	bra.uni 	BB20_492;

BB20_492:
	cvt.s64.s32	%rd284, %r9;
	ld.param.u64 	%rd283, [kernel_ocl_path_trace_direct_lighting_param_8];
	add.s64 	%rd282, %rd283, %rd284;
	mul.wide.s32 	%rd275, %r9, 4;
	ld.param.u64 	%rd274, [kernel_ocl_path_trace_direct_lighting_param_5];
	ld.param.u64 	%rd273, [kernel_ocl_path_trace_direct_lighting_param_7];
	ld.param.u64 	%rd272, [kernel_ocl_path_trace_direct_lighting_param_6];
	mul.wide.s32 	%rd249, %r9, 112;
	add.s64 	%rd250, %rd272, %rd249;
	mov.b32 	 %r503, %f4158;
	mov.b32 	 %r504, %f4159;
	st.global.f32 	[%rd250+8], %f4160;
	mov.b64	%rd251, {%r503, %r504};
	st.global.u64 	[%rd250], %rd251;
	mov.b32 	 %r505, %f4164;
	mov.b32 	 %r506, %f4165;
	st.global.f32 	[%rd250+24], %f4166;
	mov.b64	%rd252, {%r505, %r506};
	st.global.u64 	[%rd250+16], %rd252;
	st.global.f32 	[%rd250+32], %f4176;
	mov.b32 	 %r507, %f4181;
	mov.b32 	 %r508, %f4182;
	st.global.f32 	[%rd250+56], %f4183;
	mov.b64	%rd253, {%r507, %r508};
	st.global.u64 	[%rd250+48], %rd253;
	mov.b32 	 %r509, %f4184;
	mov.b32 	 %r510, %f4185;
	st.global.f32 	[%rd250+72], %f4186;
	mov.b64	%rd254, {%r509, %r510};
	st.global.u64 	[%rd250+64], %rd254;
	mov.u32 	%r511, 0;
	st.global.u32 	[%rd250+88], %r511;
	mov.b64	%rd255, {%r511, %r511};
	st.global.u64 	[%rd250+80], %rd255;
	st.global.u32 	[%rd250+104], %r511;
	st.global.u64 	[%rd250+96], %rd255;
	add.s64 	%rd256, %rd273, %rd249;
	st.global.u32 	[%rd256], %r597;
	mov.b32 	 %r512, %f4193;
	mov.b32 	 %r513, %f4194;
	st.global.f32 	[%rd256+24], %f4195;
	mov.b64	%rd257, {%r512, %r513};
	st.global.u64 	[%rd256+16], %rd257;
	mov.b32 	 %r514, %f4190;
	mov.b32 	 %r515, %f4191;
	st.global.f32 	[%rd256+40], %f4192;
	mov.b64	%rd258, {%r514, %r515};
	st.global.u64 	[%rd256+32], %rd258;
	mov.b32 	 %r516, %f4187;
	mov.b32 	 %r517, %f4188;
	st.global.f32 	[%rd256+56], %f4189;
	mov.b64	%rd259, {%r516, %r517};
	st.global.u64 	[%rd256+48], %rd259;
	st.global.u32 	[%rd256+72], %r511;
	st.global.u64 	[%rd256+64], %rd255;
	mov.b32 	 %r518, %f4167;
	mov.b32 	 %r519, %f4168;
	st.global.f32 	[%rd256+88], %f4169;
	mov.b64	%rd260, {%r518, %r519};
	st.global.u64 	[%rd256+80], %rd260;
	mov.b32 	 %r520, %f4161;
	mov.b32 	 %r521, %f4162;
	st.global.f32 	[%rd256+104], %f4163;
	mov.b64	%rd261, {%r520, %r521};
	st.global.u64 	[%rd256+96], %rd261;
	cvt.u32.u16	%r522, %rs20;
	add.s64 	%rd263, %rd274, %rd275;
	st.global.u32 	[%rd263], %r522;
	ld.global.u8 	%r523, [%rd282];
	or.b32  	%r524, %r523, 32;
	st.global.u8 	[%rd282], %r524;
	mov.pred 	%p455, 0;

BB20_493:
	@%p455 bra 	BB20_495;

	mov.u64 	%rd265, kernel_ocl_path_trace_direct_lighting$local_queue_atomics;
	atom.shared.add.u32 	%r598, [%rd265], 1;

BB20_495:
	mov.u32 	%r536, %ntid.x;
	mov.u32 	%r535, %tid.y;
	mul.lo.s32 	%r125, %r536, %r535;
	bar.sync 	0;
	mov.u32 	%r537, %tid.x;
	neg.s32 	%r529, %r537;
	setp.ne.s32	%p447, %r125, %r529;
	@%p447 bra 	BB20_497;

	ld.param.u64 	%rd280, [kernel_ocl_path_trace_direct_lighting_param_10];
	add.s64 	%rd266, %rd280, 12;
	ld.shared.u32 	%r530, [kernel_ocl_path_trace_direct_lighting$local_queue_atomics];
	atom.global.add.u32 	%r531, [%rd266], %r530;
	st.shared.u32 	[kernel_ocl_path_trace_direct_lighting$local_queue_atomics], %r531;

BB20_497:
	bar.sync 	0;
	@%p455 bra 	BB20_499;

	ld.param.u32 	%r538, [kernel_ocl_path_trace_direct_lighting_param_11];
	ld.param.u64 	%rd271, [kernel_ocl_path_trace_direct_lighting_param_9];
	mad.lo.s32 	%r532, %r538, 3, %r598;
	ld.shared.u32 	%r533, [kernel_ocl_path_trace_direct_lighting$local_queue_atomics];
	add.s32 	%r534, %r532, %r533;
	mul.wide.u32 	%rd267, %r534, 4;
	add.s64 	%rd268, %rd271, %rd267;
	st.global.u32 	[%rd268], %r9;

BB20_499:
	ret;

BB20_85:
	cvt.rn.f32.s32	%f3839, %r578;
	add.u64 	%rd109, %SP, 16;
	cvta.to.local.u64 	%rd110, %rd109;
	mov.b32 	 %r237, %f1611;
	mov.b32 	 %r238, %f1612;
	st.local.f32 	[%rd110+8], %f1613;
	mov.b64	%rd111, {%r237, %r238};
	st.local.u64 	[%rd110], %rd111;
	ld.global.v4.f32 	{%f1631, %f1632, %f1633, %f1634}, [%rd16+16];
	ld.global.v4.f32 	{%f1638, %f1639, %f1640, %f1641}, [%rd16+32];
	mov.u16 	%rs8, 1;
	cvt.u32.u16	%r239, %rs8;
	// Callseq Start 413
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 16 .b8 param0[16];
	st.param.v4.f32	[param0+0], {%f1406, %f1407, %f1408, %f1645};
	.param .b64 param1;
	st.param.b64	[param1+0], %rd109;
	.param .align 16 .b8 param2[16];
	st.param.v4.f32	[param2+0], {%f1632, %f1633, %f1634, %f1646};
	.param .align 16 .b8 param3[16];
	st.param.v4.f32	[param3+0], {%f1639, %f1640, %f1641, %f1647};
	.param .b32 param4;
	st.param.f32	[param4+0], %f3883;
	.param .b32 param5;
	st.param.f32	[param5+0], %f140;
	.param .b32 param6;
	st.param.b32	[param6+0], %r239;
	.param .b32 retval0;
	call.uni (retval0), 
	area_light_sample, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6
	);
	ld.param.f32	%f1648, [retval0+0];
	
	//{
	}// Callseq End 413
	div.approx.ftz.f32 	%f3885, %f1648, %f3839;
	st.local.f32 	[%rd10+60], %f3885;
	ld.local.v4.f32 	{%f1649, %f1650, %f1651, %f1652}, [%rd110];
	sub.ftz.f32 	%f4166, %f1651, %f1408;
	sub.ftz.f32 	%f4165, %f1650, %f1407;
	sub.ftz.f32 	%f4164, %f1649, %f1406;
	abs.f32 	%f1656, %f4164;
	setp.neu.ftz.f32	%p77, %f1656, 0f00000000;
	@%p77 bra 	BB20_88;

	abs.f32 	%f1657, %f4165;
	setp.neu.ftz.f32	%p78, %f1657, 0f00000000;
	@%p78 bra 	BB20_88;

	abs.f32 	%f1658, %f4166;
	setp.equ.ftz.f32	%p79, %f1658, 0f00000000;
	@%p79 bra 	BB20_89;

BB20_88:
	mul.ftz.f32 	%f1659, %f4165, %f4165;
	fma.rn.ftz.f32 	%f1660, %f4164, %f4164, %f1659;
	fma.rn.ftz.f32 	%f1661, %f4166, %f4166, %f1660;
	rsqrt.approx.ftz.f32 	%f1662, %f1661;
	mul.ftz.f32 	%f4166, %f4166, %f1662;
	mul.ftz.f32 	%f4165, %f4165, %f1662;
	mul.ftz.f32 	%f4164, %f4164, %f1662;

BB20_89:
	setp.lt.s32	%p80, %r578, 2;
	@%p80 bra 	BB20_91;

	// Callseq Start 414
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd42;
	.param .align 16 .b8 param1[16];
	st.param.v4.f32	[param1+0], {%f1406, %f1407, %f1408, %f1663};
	.param .align 16 .b8 param2[16];
	st.param.v4.f32	[param2+0], {%f4164, %f4165, %f4166, %f1664};
	.param .b32 param3;
	st.param.b32	[param3+0], %r587;
	.param .b32 retval0;
	call.uni (retval0), 
	background_portal_pdf, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.f32	%f1665, [retval0+0];
	
	//{
	}// Callseq End 414
	add.ftz.f32 	%f3885, %f1665, %f3885;
	st.local.f32 	[%rd10+60], %f3885;

BB20_91:
	@%p72 bra 	BB20_97;

	// Callseq Start 415
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 16 .b8 param0[16];
	st.param.v4.f32	[param0+0], {%f4164, %f4165, %f4166, %f1667};
	.param .align 8 .b8 retval0[8];
	call.uni (retval0), 
	direction_to_equirectangular, 
	(
	param0
	);
	ld.param.v2.f32	{%f159, %f160}, [retval0+0];
	
	//{
	}// Callseq End 415
	mul.ftz.f32 	%f1668, %f160, 0f40490FDB;
	sin.approx.ftz.f32 	%f162, %f1668;
	setp.equ.ftz.f32	%p82, %f162, 0f00000000;
	mov.f32 	%f3884, 0f00000000;
	@%p82 bra 	BB20_95;

	ld.global.u64 	%rd112, [%rd42];
	ld.const.u32 	%r240, [%rd112+1196];
	cvt.rn.f32.s32	%f1670, %r240;
	mul.ftz.f32 	%f1671, %f159, %f1670;
	cvt.rzi.ftz.s32.f32	%r241, %f1671;
	mov.u32 	%r242, 0;
	max.s32 	%r243, %r241, %r242;
	add.s32 	%r244, %r240, -1;
	min.s32 	%r81, %r243, %r244;
	mul.ftz.f32 	%f1672, %f160, %f1670;
	cvt.rzi.ftz.s32.f32	%r245, %f1672;
	max.s32 	%r246, %r245, %r242;
	min.s32 	%r82, %r246, %r244;
	add.s32 	%r247, %r240, 1;
	mul.lo.s32 	%r83, %r82, %r247;
	add.s32 	%r248, %r83, %r240;
	ld.global.u64 	%rd17, [%rd42+216];
	mul.wide.s32 	%rd113, %r248, 8;
	add.s64 	%rd114, %rd17, %rd113;
	ld.global.u64 	%rd18, [%rd42+208];
	mul.wide.s32 	%rd115, %r240, 8;
	add.s64 	%rd116, %rd18, %rd115;
	ld.global.v2.f32 	{%f1673, %f1674}, [%rd114];
	ld.global.v2.f32 	{%f1676, %f1677}, [%rd116];
	mul.ftz.f32 	%f163, %f1673, %f1676;
	setp.equ.ftz.f32	%p83, %f163, 0f00000000;
	@%p83 bra 	BB20_95;

	add.s32 	%r249, %r83, %r81;
	mul.wide.s32 	%rd117, %r249, 8;
	add.s64 	%rd118, %rd17, %rd117;
	mul.wide.s32 	%rd119, %r82, 8;
	add.s64 	%rd120, %rd18, %rd119;
	ld.global.v2.f32 	{%f1679, %f1680}, [%rd118];
	ld.global.v2.f32 	{%f1682, %f1683}, [%rd120];
	mul.ftz.f32 	%f1685, %f1679, %f1682;
	mul.ftz.f32 	%f1686, %f162, 0f419DE9E7;
	mul.ftz.f32 	%f1687, %f1686, %f163;
	div.approx.ftz.f32 	%f3884, %f1685, %f1687;

BB20_95:
	add.s64 	%rd291, %rd58, 1168;
	ld.const.f32 	%f3838, [%rd291+32];
	mov.f32 	%f1688, 0f3F800000;
	sub.ftz.f32 	%f1689, %f1688, %f3838;
	mul.ftz.f32 	%f1690, %f1689, %f3884;
	fma.rn.ftz.f32 	%f3885, %f3838, %f3885, %f1690;
	bra.uni 	BB20_96;
}

.func  (.param .b32 func_retval0) _Z3powff(
	.param .b32 _Z3powff_param_0,
	.param .b32 _Z3powff_param_1
)
{
	.reg .pred 	%p<29>;
	.reg .f32 	%f<98>;
	.reg .b32 	%r<19>;


	ld.param.f32 	%f14, [_Z3powff_param_0];
	ld.param.f32 	%f15, [_Z3powff_param_1];
	mul.ftz.f32 	%f17, %f15, 0f3F000000;
	cvt.rzi.ftz.f32.f32	%f18, %f17;
	fma.rn.ftz.f32 	%f19, %f18, 0fC0000000, %f15;
	abs.ftz.f32 	%f1, %f19;
	setp.eq.ftz.f32	%p1, %f15, 0f00000000;
	setp.eq.ftz.f32	%p2, %f14, 0f3F800000;
	or.pred  	%p3, %p2, %p1;
	mov.f32 	%f97, 0f3F800000;
	@%p3 bra 	BB21_15;

	abs.ftz.f32 	%f2, %f14;
	setp.gtu.ftz.f32	%p4, %f2, 0f7F800000;
	@%p4 bra 	BB21_14;

	abs.ftz.f32 	%f3, %f15;
	setp.gtu.ftz.f32	%p5, %f3, 0f7F800000;
	@%p5 bra 	BB21_14;
	bra.uni 	BB21_3;

BB21_14:
	add.ftz.f32 	%f97, %f14, %f15;
	bra.uni 	BB21_15;

BB21_3:
	setp.eq.ftz.f32	%p6, %f3, 0f7F800000;
	@%p6 bra 	BB21_13;
	bra.uni 	BB21_4;

BB21_13:
	setp.gt.ftz.f32	%p26, %f2, 0f3F800000;
	selp.b32	%r16, 2139095040, 0, %p26;
	xor.b32  	%r17, %r16, 2139095040;
	setp.lt.ftz.f32	%p27, %f15, 0f00000000;
	selp.b32	%r18, %r17, %r16, %p27;
	mov.b32 	 %f95, %r18;
	setp.eq.ftz.f32	%p28, %f14, 0fBF800000;
	selp.f32	%f97, 0f3F800000, %f95, %p28;
	bra.uni 	BB21_15;

BB21_4:
	setp.eq.ftz.f32	%p7, %f2, 0f7F800000;
	@%p7 bra 	BB21_12;
	bra.uni 	BB21_5;

BB21_12:
	setp.eq.ftz.f32	%p22, %f1, 0f3F800000;
	setp.ge.ftz.f32	%p23, %f15, 0f00000000;
	selp.b32	%r13, 2139095040, 0, %p23;
	setp.lt.ftz.f32	%p24, %f14, 0f00000000;
	and.pred  	%p25, %p24, %p22;
	or.b32  	%r14, %r13, -2147483648;
	selp.b32	%r15, %r14, %r13, %p25;
	mov.b32 	 %f97, %r15;
	bra.uni 	BB21_15;

BB21_5:
	setp.eq.ftz.f32	%p8, %f14, 0f00000000;
	@%p8 bra 	BB21_11;
	bra.uni 	BB21_6;

BB21_11:
	setp.eq.ftz.f32	%p20, %f1, 0f3F800000;
	add.ftz.f32 	%f94, %f14, %f14;
	mov.b32 	 %r9, %f94;
	selp.b32	%r10, %r9, 0, %p20;
	or.b32  	%r11, %r10, 2139095040;
	setp.lt.ftz.f32	%p21, %f15, 0f00000000;
	selp.b32	%r12, %r11, %r10, %p21;
	mov.b32 	 %f97, %r12;
	bra.uni 	BB21_15;

BB21_6:
	setp.geu.ftz.f32	%p9, %f14, 0f00000000;
	@%p9 bra 	BB21_8;

	cvt.rzi.ftz.f32.f32	%f21, %f15;
	setp.neu.ftz.f32	%p10, %f21, %f15;
	mov.f32 	%f97, 0f7FFFFFFF;
	@%p10 bra 	BB21_15;

BB21_8:
	mov.b32 	 %r1, %f2;
	and.b32  	%r2, %r1, 8388607;
	or.b32  	%r3, %r2, 1065353216;
	mov.b32 	 %f26, %r3;
	shr.u32 	%r4, %r1, 23;
	cvt.rn.f32.u32	%f27, %r4;
	add.ftz.f32 	%f28, %f27, 0fC2FE0000;
	setp.gt.ftz.f32	%p11, %f26, 0f3FB504F3;
	mul.ftz.f32 	%f29, %f26, 0f3F000000;
	add.ftz.f32 	%f30, %f28, 0f3F800000;
	selp.f32	%f31, %f29, %f26, %p11;
	selp.f32	%f32, %f30, %f28, %p11;
	add.ftz.f32 	%f33, %f31, 0fBF800000;
	add.ftz.f32 	%f23, %f31, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f22,%f23;
	// inline asm
	add.ftz.f32 	%f34, %f33, %f33;
	mul.ftz.f32 	%f35, %f34, %f22;
	mul.ftz.f32 	%f36, %f35, %f35;
	mov.f32 	%f37, 0f3C4CAF63;
	mov.f32 	%f38, 0f3B18F0FE;
	fma.rn.ftz.f32 	%f39, %f38, %f36, %f37;
	mov.f32 	%f40, 0f3DAAAABD;
	fma.rn.ftz.f32 	%f41, %f39, %f36, %f40;
	mul.rn.ftz.f32 	%f42, %f41, %f36;
	mul.rn.ftz.f32 	%f43, %f42, %f35;
	sub.ftz.f32 	%f44, %f33, %f35;
	add.ftz.f32 	%f45, %f44, %f44;
	neg.ftz.f32 	%f46, %f35;
	fma.rn.ftz.f32 	%f47, %f46, %f33, %f45;
	mul.rn.ftz.f32 	%f48, %f22, %f47;
	add.ftz.f32 	%f49, %f35, %f43;
	sub.ftz.f32 	%f50, %f35, %f49;
	add.ftz.f32 	%f51, %f43, %f50;
	add.ftz.f32 	%f52, %f48, %f51;
	add.ftz.f32 	%f53, %f49, %f52;
	sub.ftz.f32 	%f54, %f49, %f53;
	add.ftz.f32 	%f55, %f52, %f54;
	mov.f32 	%f56, 0f3F317200;
	mul.rn.ftz.f32 	%f57, %f32, %f56;
	mov.f32 	%f58, 0f35BFBE8E;
	mul.rn.ftz.f32 	%f59, %f32, %f58;
	add.ftz.f32 	%f60, %f57, %f53;
	sub.ftz.f32 	%f61, %f57, %f60;
	add.ftz.f32 	%f62, %f53, %f61;
	add.ftz.f32 	%f63, %f55, %f62;
	add.ftz.f32 	%f64, %f59, %f63;
	add.ftz.f32 	%f65, %f60, %f64;
	sub.ftz.f32 	%f66, %f60, %f65;
	add.ftz.f32 	%f67, %f64, %f66;
	mul.ftz.f32 	%f68, %f15, 0f39000000;
	setp.gt.ftz.f32	%p12, %f3, 0f77F684DF;
	selp.f32	%f69, %f68, %f15, %p12;
	mul.rn.ftz.f32 	%f70, %f69, %f65;
	neg.ftz.f32 	%f71, %f70;
	fma.rn.ftz.f32 	%f72, %f69, %f65, %f71;
	fma.rn.ftz.f32 	%f73, %f69, %f67, %f72;
	mov.f32 	%f74, 0f00000000;
	fma.rn.ftz.f32 	%f75, %f74, %f65, %f73;
	add.rn.ftz.f32 	%f76, %f70, %f75;
	neg.ftz.f32 	%f77, %f76;
	add.rn.ftz.f32 	%f78, %f70, %f77;
	add.rn.ftz.f32 	%f79, %f78, %f75;
	mov.b32 	 %r5, %f76;
	setp.eq.s32	%p13, %r5, 1118925336;
	add.s32 	%r6, %r5, -1;
	mov.b32 	 %f80, %r6;
	add.ftz.f32 	%f81, %f79, 0f37000000;
	selp.f32	%f82, %f80, %f76, %p13;
	selp.f32	%f4, %f81, %f79, %p13;
	mul.ftz.f32 	%f83, %f82, 0f3FB8AA3B;
	cvt.rzi.ftz.f32.f32	%f84, %f83;
	mov.f32 	%f85, 0fBF317200;
	fma.rn.ftz.f32 	%f86, %f84, %f85, %f82;
	mov.f32 	%f87, 0fB5BFBE8E;
	fma.rn.ftz.f32 	%f88, %f84, %f87, %f86;
	mul.ftz.f32 	%f25, %f88, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f24,%f25;
	// inline asm
	add.ftz.f32 	%f89, %f84, 0f00000000;
	ex2.approx.ftz.f32 	%f90, %f89;
	mul.ftz.f32 	%f91, %f24, %f90;
	setp.lt.ftz.f32	%p14, %f82, 0fC2D20000;
	selp.f32	%f92, 0f00000000, %f91, %p14;
	setp.gt.ftz.f32	%p15, %f82, 0f42D20000;
	selp.f32	%f96, 0f7F800000, %f92, %p15;
	setp.eq.ftz.f32	%p16, %f96, 0f7F800000;
	@%p16 bra 	BB21_10;

	fma.rn.ftz.f32 	%f96, %f96, %f4, %f96;

BB21_10:
	setp.eq.ftz.f32	%p17, %f1, 0f3F800000;
	setp.lt.ftz.f32	%p18, %f14, 0f00000000;
	and.pred  	%p19, %p18, %p17;
	mov.b32 	 %r7, %f96;
	xor.b32  	%r8, %r7, -2147483648;
	mov.b32 	 %f93, %r8;
	selp.f32	%f97, %f93, %f96, %p19;

BB21_15:
	st.param.f32	[func_retval0+0], %f97;
	ret;
}

.func  (.param .b32 func_retval0) _Z6lgammaf(
	.param .b32 _Z6lgammaf_param_0
)
{
	.reg .pred 	%p<29>;
	.reg .f32 	%f<259>;
	.reg .b32 	%r<20>;


	ld.param.f32 	%f39, [_Z6lgammaf_param_0];
	abs.ftz.f32 	%f1, %f39;
	setp.ltu.ftz.f32	%p1, %f1, 0f40400000;
	@%p1 bra 	BB22_7;
	bra.uni 	BB22_1;

BB22_7:
	setp.ltu.ftz.f32	%p8, %f1, 0f3FC00000;
	@%p8 bra 	BB22_9;
	bra.uni 	BB22_8;

BB22_9:
	setp.ltu.ftz.f32	%p9, %f1, 0f3F333333;
	@%p9 bra 	BB22_11;
	bra.uni 	BB22_10;

BB22_11:
	mov.f32 	%f140, 0fBBB34878;
	mov.f32 	%f141, 0f3B6B1C86;
	fma.rn.ftz.f32 	%f142, %f141, %f1, %f140;
	mov.f32 	%f143, 0fBD36CAEF;
	fma.rn.ftz.f32 	%f144, %f142, %f1, %f143;
	mov.f32 	%f145, 0f3E2B5555;
	fma.rn.ftz.f32 	%f146, %f144, %f1, %f145;
	mov.f32 	%f147, 0fBD2C96C7;
	fma.rn.ftz.f32 	%f148, %f146, %f1, %f147;
	mov.f32 	%f149, 0fBF27E6EB;
	fma.rn.ftz.f32 	%f150, %f148, %f1, %f149;
	mov.f32 	%f151, 0f3F13C463;
	fma.rn.ftz.f32 	%f152, %f150, %f1, %f151;
	mul.ftz.f32 	%f153, %f1, %f152;
	fma.rn.ftz.f32 	%f10, %f153, %f1, %f1;
	setp.gt.ftz.f32	%p10, %f10, 0f00000000;
	setp.lt.ftz.f32	%p11, %f10, 0f7F800000;
	and.pred  	%p12, %p10, %p11;
	@%p12 bra 	BB22_13;
	bra.uni 	BB22_12;

BB22_13:
	mov.b32 	 %r7, %f10;
	and.b32  	%r8, %r7, 8388607;
	or.b32  	%r9, %r8, 1065353216;
	mov.b32 	 %f156, %r9;
	shr.u32 	%r10, %r7, 23;
	cvt.rn.f32.u32	%f157, %r10;
	add.ftz.f32 	%f158, %f157, 0fC2FE0000;
	setp.gt.ftz.f32	%p13, %f156, 0f3FAE147B;
	mul.ftz.f32 	%f159, %f156, 0f3F000000;
	add.ftz.f32 	%f160, %f158, 0f3F800000;
	selp.f32	%f161, %f159, %f156, %p13;
	selp.f32	%f162, %f160, %f158, %p13;
	add.ftz.f32 	%f155, %f161, 0f3F800000;
	add.ftz.f32 	%f163, %f161, 0fBF800000;
	// inline asm
	rcp.approx.ftz.f32 %f154,%f155;
	// inline asm
	mul.ftz.f32 	%f164, %f163, %f163;
	neg.ftz.f32 	%f165, %f164;
	mul.rn.ftz.f32 	%f166, %f154, %f165;
	add.rn.ftz.f32 	%f167, %f163, %f166;
	mul.ftz.f32 	%f168, %f167, %f167;
	mov.f32 	%f169, 0f3C4C6A36;
	mov.f32 	%f170, 0f3B1E94E6;
	fma.rn.ftz.f32 	%f171, %f170, %f168, %f169;
	mov.f32 	%f172, 0f3DAAAB1A;
	fma.rn.ftz.f32 	%f173, %f171, %f168, %f172;
	mul.ftz.f32 	%f174, %f168, %f173;
	fma.rn.ftz.f32 	%f175, %f174, %f167, %f166;
	add.ftz.f32 	%f176, %f163, %f175;
	mov.f32 	%f177, 0f3F317218;
	fma.rn.ftz.f32 	%f250, %f162, %f177, %f176;
	bra.uni 	BB22_14;

BB22_1:
	setp.ltu.ftz.f32	%p2, %f1, 0f40F9999A;
	@%p2 bra 	BB22_6;
	bra.uni 	BB22_2;

BB22_6:
	add.ftz.f32 	%f81, %f1, 0fC0400000;
	mov.f32 	%f82, 0fC640F6F8;
	mov.f32 	%f83, 0fC43B38FB;
	fma.rn.ftz.f32 	%f84, %f83, %f81, %f82;
	mov.f32 	%f85, 0fC7206560;
	fma.rn.ftz.f32 	%f86, %f84, %f81, %f85;
	mov.f32 	%f87, 0fC73CB6AA;
	fma.rn.ftz.f32 	%f88, %f86, %f81, %f87;
	mov.f32 	%f89, 0fC80BAE5A;
	fma.rn.ftz.f32 	%f90, %f88, %f81, %f89;
	add.ftz.f32 	%f91, %f81, 0fC381A020;
	mov.f32 	%f92, 0fC62864B8;
	fma.rn.ftz.f32 	%f93, %f91, %f81, %f92;
	mov.f32 	%f94, 0fC7B50686;
	fma.rn.ftz.f32 	%f95, %f93, %f81, %f94;
	mov.f32 	%f96, 0fC8498465;
	fma.rn.ftz.f32 	%f80, %f95, %f81, %f96;
	// inline asm
	rcp.approx.ftz.f32 %f79,%f80;
	// inline asm
	fma.rn.ftz.f32 	%f258, %f90, %f79, %f81;
	bra.uni 	BB22_15;

BB22_8:
	add.ftz.f32 	%f97, %f1, 0fC0000000;
	mov.f32 	%f98, 0fB967A002;
	mov.f32 	%f99, 0f385007FA;
	fma.rn.ftz.f32 	%f100, %f99, %f97, %f98;
	mov.f32 	%f101, 0f3A0DE6FC;
	fma.rn.ftz.f32 	%f102, %f100, %f97, %f101;
	mov.f32 	%f103, 0fBA9DE0E2;
	fma.rn.ftz.f32 	%f104, %f102, %f97, %f103;
	mov.f32 	%f105, 0f3B3D05B7;
	fma.rn.ftz.f32 	%f106, %f104, %f97, %f105;
	mov.f32 	%f107, 0fBBF1EB10;
	fma.rn.ftz.f32 	%f108, %f106, %f97, %f107;
	mov.f32 	%f109, 0f3CA89A28;
	fma.rn.ftz.f32 	%f110, %f108, %f97, %f109;
	mov.f32 	%f111, 0fBD89F01A;
	fma.rn.ftz.f32 	%f112, %f110, %f97, %f111;
	mov.f32 	%f113, 0f3EA51A66;
	fma.rn.ftz.f32 	%f114, %f112, %f97, %f113;
	mov.f32 	%f115, 0f3ED87730;
	fma.rn.ftz.f32 	%f116, %f114, %f97, %f115;
	mul.ftz.f32 	%f258, %f97, %f116;
	bra.uni 	BB22_15;

BB22_2:
	// inline asm
	rcp.approx.ftz.f32 %f40,%f1;
	// inline asm
	mul.ftz.f32 	%f42, %f40, %f40;
	mov.f32 	%f43, 0fBB360953;
	mov.f32 	%f44, 0f3A4BE755;
	fma.rn.ftz.f32 	%f45, %f44, %f42, %f43;
	mov.f32 	%f46, 0f3DAAAAA3;
	fma.rn.ftz.f32 	%f47, %f45, %f42, %f46;
	mov.f32 	%f48, 0f3F6B3F8E;
	fma.rn.ftz.f32 	%f2, %f47, %f40, %f48;
	setp.lt.ftz.f32	%p3, %f1, 0f7F800000;
	setp.gt.ftz.f32	%p4, %f1, 0f00000000;
	and.pred  	%p5, %p4, %p3;
	@%p5 bra 	BB22_4;
	bra.uni 	BB22_3;

BB22_4:
	mov.b32 	 %r3, %f1;
	and.b32  	%r4, %r3, 8388607;
	or.b32  	%r5, %r4, 1065353216;
	mov.b32 	 %f51, %r5;
	shr.u32 	%r6, %r3, 23;
	cvt.rn.f32.u32	%f52, %r6;
	add.ftz.f32 	%f53, %f52, 0fC2FE0000;
	setp.gt.ftz.f32	%p6, %f51, 0f3FAE147B;
	mul.ftz.f32 	%f54, %f51, 0f3F000000;
	add.ftz.f32 	%f55, %f53, 0f3F800000;
	selp.f32	%f56, %f54, %f51, %p6;
	selp.f32	%f57, %f55, %f53, %p6;
	add.ftz.f32 	%f50, %f56, 0f3F800000;
	add.ftz.f32 	%f58, %f56, 0fBF800000;
	// inline asm
	rcp.approx.ftz.f32 %f49,%f50;
	// inline asm
	mul.ftz.f32 	%f59, %f58, %f58;
	neg.ftz.f32 	%f60, %f59;
	mul.rn.ftz.f32 	%f61, %f49, %f60;
	add.rn.ftz.f32 	%f62, %f58, %f61;
	mul.ftz.f32 	%f63, %f62, %f62;
	mov.f32 	%f64, 0f3C4C6A36;
	mov.f32 	%f65, 0f3B1E94E6;
	fma.rn.ftz.f32 	%f66, %f65, %f63, %f64;
	mov.f32 	%f67, 0f3DAAAB1A;
	fma.rn.ftz.f32 	%f68, %f66, %f63, %f67;
	mul.ftz.f32 	%f69, %f63, %f68;
	fma.rn.ftz.f32 	%f70, %f69, %f62, %f61;
	add.ftz.f32 	%f71, %f58, %f70;
	mov.f32 	%f72, 0f3F317218;
	fma.rn.ftz.f32 	%f249, %f57, %f72, %f71;
	bra.uni 	BB22_5;

BB22_10:
	mov.f32 	%f117, 0f3F800000;
	sub.ftz.f32 	%f118, %f117, %f1;
	mov.f32 	%f119, 0f3DD47577;
	mov.f32 	%f120, 0f3D3BEF76;
	fma.rn.ftz.f32 	%f121, %f120, %f118, %f119;
	mov.f32 	%f122, 0f3DFB8079;
	fma.rn.ftz.f32 	%f123, %f121, %f118, %f122;
	mov.f32 	%f124, 0f3E0295B5;
	fma.rn.ftz.f32 	%f125, %f123, %f118, %f124;
	mov.f32 	%f126, 0f3E12A765;
	fma.rn.ftz.f32 	%f127, %f125, %f118, %f126;
	mov.f32 	%f128, 0f3E2D6867;
	fma.rn.ftz.f32 	%f129, %f127, %f118, %f128;
	mov.f32 	%f130, 0f3E5462BF;
	fma.rn.ftz.f32 	%f131, %f129, %f118, %f130;
	mov.f32 	%f132, 0f3E8A8A72;
	fma.rn.ftz.f32 	%f133, %f131, %f118, %f132;
	mov.f32 	%f134, 0f3ECD26A4;
	fma.rn.ftz.f32 	%f135, %f133, %f118, %f134;
	mov.f32 	%f136, 0f3F528D32;
	fma.rn.ftz.f32 	%f137, %f135, %f118, %f136;
	mov.f32 	%f138, 0f3F13C468;
	fma.rn.ftz.f32 	%f139, %f137, %f118, %f138;
	mul.ftz.f32 	%f258, %f118, %f139;
	bra.uni 	BB22_15;

BB22_3:
	lg2.approx.ftz.f32 	%f249, %f1;

BB22_5:
	add.ftz.f32 	%f73, %f1, 0fBF000000;
	mul.ftz.f32 	%f74, %f249, 0f3F000000;
	mul.rn.ftz.f32 	%f75, %f74, %f73;
	sub.ftz.f32 	%f76, %f75, %f1;
	add.rn.ftz.f32 	%f77, %f75, %f2;
	add.ftz.f32 	%f78, %f76, %f77;
	setp.eq.ftz.f32	%p7, %f1, 0f7F800000;
	selp.f32	%f258, %f1, %f78, %p7;
	bra.uni 	BB22_15;

BB22_12:
	lg2.approx.ftz.f32 	%f250, %f10;

BB22_14:
	neg.ftz.f32 	%f258, %f250;

BB22_15:
	mov.f32 	%f15, %f258;
	setp.ge.ftz.f32	%p14, %f39, 0f00000000;
	mov.f32 	%f257, %f15;
	@%p14 bra 	BB22_36;

	cvt.rmi.ftz.f32.f32	%f179, %f1;
	setp.eq.ftz.f32	%p15, %f1, %f179;
	mov.f32 	%f178, 0f7F800000;
	mov.f32 	%f257, %f178;
	@%p15 bra 	BB22_36;

	setp.lt.ftz.f32	%p16, %f1, 0f1FEC1E4A;
	@%p16 bra 	BB22_32;
	bra.uni 	BB22_18;

BB22_32:
	setp.gt.ftz.f32	%p25, %f1, 0f00000000;
	setp.lt.ftz.f32	%p26, %f1, 0f7F800000;
	and.pred  	%p27, %p25, %p26;
	@%p27 bra 	BB22_34;
	bra.uni 	BB22_33;

BB22_34:
	mov.b32 	 %r16, %f1;
	and.b32  	%r17, %r16, 8388607;
	or.b32  	%r18, %r17, 1065353216;
	mov.b32 	 %f227, %r18;
	shr.u32 	%r19, %r16, 23;
	cvt.rn.f32.u32	%f228, %r19;
	add.ftz.f32 	%f229, %f228, 0fC2FE0000;
	setp.gt.ftz.f32	%p28, %f227, 0f3FAE147B;
	mul.ftz.f32 	%f230, %f227, 0f3F000000;
	add.ftz.f32 	%f231, %f229, 0f3F800000;
	selp.f32	%f232, %f230, %f227, %p28;
	selp.f32	%f233, %f231, %f229, %p28;
	add.ftz.f32 	%f226, %f232, 0f3F800000;
	add.ftz.f32 	%f234, %f232, 0fBF800000;
	// inline asm
	rcp.approx.ftz.f32 %f225,%f226;
	// inline asm
	mul.ftz.f32 	%f235, %f234, %f234;
	neg.ftz.f32 	%f236, %f235;
	mul.rn.ftz.f32 	%f237, %f225, %f236;
	add.rn.ftz.f32 	%f238, %f234, %f237;
	mul.ftz.f32 	%f239, %f238, %f238;
	mov.f32 	%f240, 0f3C4C6A36;
	mov.f32 	%f241, 0f3B1E94E6;
	fma.rn.ftz.f32 	%f242, %f241, %f239, %f240;
	mov.f32 	%f243, 0f3DAAAB1A;
	fma.rn.ftz.f32 	%f244, %f242, %f239, %f243;
	mul.ftz.f32 	%f245, %f239, %f244;
	fma.rn.ftz.f32 	%f246, %f245, %f238, %f237;
	add.ftz.f32 	%f247, %f234, %f246;
	mov.f32 	%f248, 0f3F317218;
	fma.rn.ftz.f32 	%f255, %f233, %f248, %f247;
	bra.uni 	BB22_35;

BB22_18:
	add.ftz.f32 	%f180, %f1, %f1;
	cvt.rni.ftz.f32.f32	%f181, %f180;
	cvt.rzi.ftz.s32.f32	%r1, %f181;
	neg.ftz.f32 	%f182, %f181;
	mov.f32 	%f183, 0f3F000000;
	fma.rn.ftz.f32 	%f184, %f182, %f183, %f1;
	mul.ftz.f32 	%f16, %f184, 0f40490FDB;
	mul.rn.ftz.f32 	%f17, %f16, %f16;
	and.b32  	%r2, %r1, 1;
	setp.eq.s32	%p17, %r2, 0;
	@%p17 bra 	BB22_20;

	mov.f32 	%f185, 0fBAB6061A;
	mov.f32 	%f186, 0f37CCF5CE;
	fma.rn.ftz.f32 	%f251, %f186, %f17, %f185;
	bra.uni 	BB22_21;

BB22_33:
	lg2.approx.ftz.f32 	%f255, %f1;

BB22_35:
	neg.ftz.f32 	%f257, %f255;
	bra.uni 	BB22_36;

BB22_20:
	mov.f32 	%f187, 0f3C08839E;
	mov.f32 	%f188, 0fB94CA1F9;
	fma.rn.ftz.f32 	%f251, %f188, %f17, %f187;

BB22_21:
	@%p17 bra 	BB22_23;

	mov.f32 	%f189, 0f3D2AAAA5;
	fma.rn.ftz.f32 	%f190, %f251, %f17, %f189;
	mov.f32 	%f191, 0fBF000000;
	fma.rn.ftz.f32 	%f252, %f190, %f17, %f191;
	bra.uni 	BB22_24;

BB22_23:
	mov.f32 	%f192, 0fBE2AAAA3;
	fma.rn.ftz.f32 	%f193, %f251, %f17, %f192;
	mov.f32 	%f194, 0f00000000;
	fma.rn.ftz.f32 	%f252, %f193, %f17, %f194;

BB22_24:
	fma.rn.ftz.f32 	%f253, %f252, %f16, %f16;
	@%p17 bra 	BB22_26;

	mov.f32 	%f195, 0f3F800000;
	fma.rn.ftz.f32 	%f253, %f252, %f17, %f195;

BB22_26:
	and.b32  	%r11, %r1, 2;
	setp.eq.s32	%p20, %r11, 0;
	@%p20 bra 	BB22_28;

	mov.f32 	%f196, 0f00000000;
	mov.f32 	%f197, 0fBF800000;
	fma.rn.ftz.f32 	%f253, %f253, %f197, %f196;

BB22_28:
	abs.ftz.f32 	%f198, %f253;
	mul.ftz.f32 	%f29, %f1, %f198;
	setp.gt.ftz.f32	%p21, %f29, 0f00000000;
	setp.lt.ftz.f32	%p22, %f29, 0f7F800000;
	and.pred  	%p23, %p21, %p22;
	@%p23 bra 	BB22_30;
	bra.uni 	BB22_29;

BB22_30:
	mov.b32 	 %r12, %f29;
	and.b32  	%r13, %r12, 8388607;
	or.b32  	%r14, %r13, 1065353216;
	mov.b32 	 %f201, %r14;
	shr.u32 	%r15, %r12, 23;
	cvt.rn.f32.u32	%f202, %r15;
	add.ftz.f32 	%f203, %f202, 0fC2FE0000;
	setp.gt.ftz.f32	%p24, %f201, 0f3FAE147B;
	mul.ftz.f32 	%f204, %f201, 0f3F000000;
	add.ftz.f32 	%f205, %f203, 0f3F800000;
	selp.f32	%f206, %f204, %f201, %p24;
	selp.f32	%f207, %f205, %f203, %p24;
	add.ftz.f32 	%f200, %f206, 0f3F800000;
	add.ftz.f32 	%f208, %f206, 0fBF800000;
	// inline asm
	rcp.approx.ftz.f32 %f199,%f200;
	// inline asm
	mul.ftz.f32 	%f209, %f208, %f208;
	neg.ftz.f32 	%f210, %f209;
	mul.rn.ftz.f32 	%f211, %f199, %f210;
	add.rn.ftz.f32 	%f212, %f208, %f211;
	mul.ftz.f32 	%f213, %f212, %f212;
	mov.f32 	%f214, 0f3C4C6A36;
	mov.f32 	%f215, 0f3B1E94E6;
	fma.rn.ftz.f32 	%f216, %f215, %f213, %f214;
	mov.f32 	%f217, 0f3DAAAB1A;
	fma.rn.ftz.f32 	%f218, %f216, %f213, %f217;
	mul.ftz.f32 	%f219, %f213, %f218;
	fma.rn.ftz.f32 	%f220, %f219, %f212, %f211;
	add.ftz.f32 	%f221, %f208, %f220;
	mov.f32 	%f222, 0f3F317218;
	fma.rn.ftz.f32 	%f254, %f207, %f222, %f221;
	bra.uni 	BB22_31;

BB22_29:
	lg2.approx.ftz.f32 	%f254, %f29;

BB22_31:
	mov.f32 	%f223, 0f3F928682;
	sub.ftz.f32 	%f224, %f223, %f254;
	sub.ftz.f32 	%f257, %f224, %f15;

BB22_36:
	st.param.f32	[func_retval0+0], %f257;
	ret;
}


  