wb_dma_ch_pri_enc/wire_pri27_out 1.110281 1.381386 0.613358 2.128698 -0.508622 1.093634 -1.355022 0.802013 -2.469545 -1.158946 -0.892175 2.387883 -1.476180 0.192353 0.783959 -0.694272 0.285404 1.339105 -0.487104 -1.647882
wb_dma_de/always_23/block_1/case_1/block_7/if_1/block_1/stmt_2 0.679211 2.341086 6.360140 0.860162 -1.485855 1.171353 -0.524700 2.768782 1.085864 -1.080728 -1.208147 1.186680 -0.025677 0.568974 2.310652 -0.426431 0.748972 -0.039225 0.407032 -0.349636
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.920294 0.741224 -2.135654 1.344277 -1.073385 -0.669631 -1.163863 -1.381451 -0.794034 1.386437 -0.472868 1.346330 -1.165385 0.309875 -0.424604 -1.022780 -0.336983 0.031534 -1.947263 -1.065911
wb_dma_ch_sel/always_5/stmt_1/expr_1 0.435975 3.665286 1.523339 2.002276 1.429693 -0.805932 -1.001440 2.077764 4.030296 2.058596 -1.471668 3.264582 -1.875581 -0.442882 0.540058 0.745927 1.012261 -3.611593 -1.382606 -1.015820
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/cond 0.777248 0.779209 -2.164716 1.259278 -1.186818 -0.821101 -1.056733 -1.380000 -0.667933 1.516495 -0.470810 1.219324 -1.024302 0.299073 -0.353222 -1.081495 -0.489841 -0.076151 -2.037771 -0.992968
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1 -1.669452 0.975523 0.651276 2.077459 -1.683487 0.946330 -0.841741 -0.510218 -4.372015 -0.737288 0.083993 3.102974 1.966518 -0.530711 -0.548342 -3.444677 -0.787784 2.460424 -2.625032 -0.308953
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.779702 0.232472 2.639883 0.893948 0.343776 0.739546 -0.830237 1.918402 -3.122157 -1.969936 -0.685055 0.323160 0.888445 -1.072468 0.936343 -2.026658 -0.353420 1.634213 0.809647 1.407954
wb_dma_ch_rf/assign_1_ch_adr0 -2.096699 -0.282217 -2.806890 0.085489 1.398946 -3.995253 1.397993 2.662347 -2.364129 0.235857 0.412626 -2.993782 -1.742069 -1.625269 -0.700311 0.302117 -3.759835 -0.728074 -0.456315 5.621432
wb_dma_ch_rf/reg_ch_busy -0.141956 0.466281 -2.702564 -0.709367 -0.919929 -0.711825 0.980926 -1.458536 2.009828 0.753949 -1.186045 0.515766 -0.668032 -6.840375 -1.124696 -0.862082 -1.678268 -1.652730 -4.908303 1.091716
wb_dma_wb_slv/always_5 1.159653 -0.006883 -0.171582 -1.940945 0.008614 1.782750 -2.934668 -1.303017 -0.926379 -0.316013 -0.393122 -3.068529 -1.910632 1.063372 -1.975120 2.718993 6.054574 -3.319921 2.633522 2.841809
wb_dma_wb_slv/always_4 -1.119990 4.144419 -0.363337 -3.698215 -5.499365 -0.036886 -0.783211 1.270915 -1.806131 1.906944 -0.777985 -5.170058 0.881880 3.365993 1.744064 3.767843 -0.460569 -6.257372 -2.523672 5.504151
wb_dma_wb_slv/always_3 -2.064176 1.983832 -0.524264 -2.528574 -3.644120 -5.509584 2.149770 0.220880 -1.264292 -0.376641 -0.009350 -2.675253 -0.482994 -0.660756 0.599660 -3.849851 0.220164 1.978559 -4.725056 2.930530
wb_dma_wb_slv/always_1 0.211702 3.369269 -1.760329 0.609798 -5.257318 -3.859773 -0.954745 -0.553798 -0.804939 3.896402 1.589993 -2.674284 -2.040412 -0.610048 0.392852 1.767477 -2.189894 -4.975182 -5.736960 4.046107
wb_dma_ch_sel/always_44/case_1/cond -4.519606 0.383917 0.114411 1.498437 -0.956051 -2.275509 0.150448 3.909071 -4.317169 -0.428347 -0.256401 -3.184391 -0.346592 -2.696249 -0.567306 -0.761251 -1.320119 -0.964026 0.346622 7.258730
wb_dma_rf/wire_ch0_csr 1.098299 0.151569 -2.341439 -1.274097 -3.439184 -4.301586 1.662445 0.042978 1.202382 3.286801 2.223134 -1.212184 -2.221012 -3.305521 0.853933 1.122635 -2.370103 -3.355356 -2.435893 1.811878
wb_dma_de/wire_done 4.751897 1.331618 2.014241 -1.998494 0.890699 -0.794310 -0.439560 -0.358661 1.613173 0.133646 -0.223410 2.172499 -0.649125 -0.013010 1.755868 -0.408276 -0.809106 -0.581318 -2.357512 -1.294170
wb_dma_ch_pri_enc/wire_pri11_out 1.062332 1.372578 0.642192 2.052805 -0.546146 1.033720 -1.293366 0.805552 -2.437694 -1.178239 -0.869529 2.377095 -1.454663 0.205693 0.747642 -0.757438 0.219402 1.286296 -0.479726 -1.639360
wb_dma_de/always_6/if_1/if_1/stmt_1/expr_1 3.109557 -0.190943 1.258869 -2.870540 0.915686 0.115622 0.907467 -3.134275 2.253152 0.649131 1.645645 4.012671 2.671690 -0.320321 -0.523453 -1.312984 -0.808548 0.814552 -3.903532 -2.284818
wb_dma_ch_rf/assign_27_ptr_inv/expr_1 -1.249581 -0.950771 1.867946 -0.243851 0.650320 2.486227 1.157045 -0.759055 -0.814304 -1.843351 1.432345 2.854850 2.939775 -0.387785 -1.136998 -0.624936 0.615768 2.619890 -0.146382 -1.600050
wb_dma_de/always_13/stmt_1 1.324900 2.603588 1.515019 1.359026 1.763849 -1.711485 0.422276 2.912997 2.306288 -0.816267 -1.033550 2.048635 -3.449926 -2.622481 1.569927 0.472167 0.468479 -1.244453 -0.896779 -1.639650
wb_dma_de/always_4/if_1 3.789214 1.513332 -0.300653 -1.443380 2.777641 -0.174711 -0.619989 -0.669552 -0.364414 -0.933245 0.477443 2.852277 -1.195604 -1.422043 0.414245 0.327212 0.180748 -0.556330 -3.015371 -0.892232
wb_dma_ch_arb/input_req 0.225400 -2.799069 1.900155 -1.660962 -6.136904 -2.930431 0.786997 0.008317 -4.535023 -0.798451 -0.144900 2.768349 0.505726 -2.617795 -2.122272 -3.162028 -0.752544 1.135047 -0.237009 0.139812
wb_dma_wb_mast/input_mast_din 2.915982 -0.392573 2.883963 -0.521805 -3.382092 -0.519920 0.026810 0.219864 1.469280 0.619794 -0.107520 -1.460556 0.179559 3.659324 2.799704 0.458293 -1.679080 0.919265 0.663605 -1.826578
wb_dma_ch_pri_enc/wire_pri20_out 1.109877 1.375628 0.506390 2.037205 -0.528612 0.991209 -1.324909 0.701553 -2.467424 -1.101537 -0.858291 2.401716 -1.482800 0.171746 0.697070 -0.770653 0.266378 1.302662 -0.555867 -1.640944
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.265654 -1.018671 0.182691 -2.301742 2.205223 -0.838518 0.097930 0.857235 -1.173017 -1.405114 0.358632 -0.570801 -2.299434 -0.785365 -1.614164 1.721359 2.346177 -1.029205 2.294736 2.584795
wb_dma_ch_rf/always_26/if_1/if_1 -0.692448 3.025239 0.828855 1.476388 0.057741 -3.764699 -0.778893 1.457695 2.412069 0.542034 -1.277107 0.500785 -1.447967 -2.471959 1.181313 -2.372918 1.725014 -2.212879 -1.753776 -1.630033
wb_dma_ch_rf/always_4/if_1/block_1/if_1/stmt_1 -0.960124 0.427671 0.185231 0.197041 -0.290585 -0.576921 0.763637 1.100229 0.624189 0.976000 -0.592702 0.530064 2.978007 -1.182068 1.773708 -1.085057 -5.173793 -1.213378 -1.713915 -1.115145
wb_dma_ch_sel/assign_145_req_p0/expr_1 0.593898 0.912855 1.095032 -2.463317 2.498325 0.759692 -0.744640 0.754103 -0.183444 -1.982219 -0.612185 -0.853727 -0.281254 -1.631865 -0.328909 0.996073 2.907668 -2.522477 0.662567 1.789531
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.793353 -0.866375 1.883653 -0.161957 1.580592 1.692293 0.038272 0.278336 -0.231786 -1.774347 0.201554 1.610183 0.603291 -0.578034 0.060511 -0.107079 0.756614 1.776222 1.370476 -1.176688
wb_dma_de/always_23/block_1/case_1/block_2/stmt_1 -0.417761 0.785894 -0.967441 0.487193 -1.214191 0.383396 -0.696077 0.285334 0.870494 1.773657 -1.017306 1.326632 0.926757 0.273879 -0.040770 1.075652 -1.334720 -2.715460 -0.607265 -1.105672
wb_dma_ch_sel/wire_ch_sel -1.194451 0.534306 -1.646356 0.038722 -1.062219 -3.036213 2.541268 0.076232 -0.004039 0.102453 1.574226 0.624692 -2.478913 -4.943708 -1.798150 -0.026715 -1.082906 -0.799954 -4.049153 2.345926
wb_dma_rf/inst_u19 2.312356 0.450187 0.571928 -0.112626 1.436023 0.111369 -1.278459 1.564927 -3.610020 -2.321409 -0.539354 1.676960 -3.807656 -0.622938 -0.872524 0.980758 2.523396 0.080328 1.630628 1.060467
wb_dma_rf/inst_u18 2.304735 0.388105 0.768934 -0.180902 1.568322 0.154610 -1.153867 1.677201 -3.605320 -2.487271 -0.550090 1.790573 -3.696327 -0.647907 -0.819811 0.884735 2.506045 0.216119 1.749902 0.963280
wb_dma_rf/inst_u17 2.524781 0.335417 0.802389 -0.234808 1.700144 0.216653 -1.195667 1.470753 -3.542005 -2.524299 -0.410185 2.024978 -3.642857 -0.656264 -0.878656 0.879116 2.558167 0.385304 1.626584 0.767065
wb_dma_rf/inst_u16 2.319676 0.339895 0.718184 -0.312724 1.601637 0.051694 -1.096946 1.581894 -3.535799 -2.436701 -0.422730 1.891227 -3.639054 -0.665665 -0.883255 0.827106 2.455669 0.277391 1.586495 0.942974
wb_dma_rf/inst_u15 2.314361 0.261735 0.719477 -0.267009 1.696516 0.159625 -1.112626 1.572518 -3.517339 -2.474725 -0.438673 1.785136 -3.662624 -0.664455 -0.930992 0.918191 2.551177 0.285012 1.765185 0.999896
wb_dma_rf/inst_u14 2.441023 0.246098 0.786242 -0.231080 1.694519 0.270673 -1.202361 1.524693 -3.525215 -2.480455 -0.450264 1.885208 -3.656292 -0.681518 -0.877590 0.915497 2.575555 0.346774 1.802146 0.873326
wb_dma_rf/inst_u13 2.371126 0.405767 0.786904 -0.193536 1.661820 0.099112 -1.139540 1.692542 -3.614558 -2.550575 -0.531614 1.932058 -3.771131 -0.676920 -0.831945 0.905804 2.548410 0.285640 1.738516 0.897324
wb_dma_rf/inst_u12 2.482171 0.264641 0.738485 -0.325201 1.796008 0.229413 -1.178770 1.493994 -3.556547 -2.526728 -0.427521 1.906186 -3.746396 -0.648627 -0.939797 1.010384 2.688549 0.318950 1.818113 0.936017
wb_dma_rf/inst_u11 2.369670 0.373714 0.732092 -0.088971 1.594873 0.220751 -1.247484 1.613961 -3.553398 -2.480590 -0.541506 1.832781 -3.720209 -0.677278 -0.786780 0.882650 2.504776 0.285887 1.696598 0.829421
wb_dma_rf/inst_u10 2.450800 0.290205 0.688718 -0.161020 1.689678 0.228439 -1.201052 1.424285 -3.558649 -2.494005 -0.406987 2.017193 -3.620264 -0.662937 -0.908561 0.830796 2.543151 0.406790 1.629579 0.776394
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/stmt_2 4.342071 0.949706 -2.312815 -4.628822 2.744204 -0.948810 1.119068 -2.685829 -2.094868 -1.461133 5.122688 0.651411 -0.169922 2.719800 -0.532279 3.771073 0.293962 -0.793490 -4.257275 0.155438
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/stmt_1 -2.337677 0.104756 1.145232 -1.523622 -0.872259 1.701210 1.183194 4.877065 -2.039387 -3.663782 -5.360679 -0.964282 0.243175 -0.725551 1.730567 -0.473338 -1.654397 -0.746814 5.167439 -0.966180
wb_dma/input_wb1_ack_i 1.050440 0.989654 0.295388 -0.827955 -2.391873 -4.166721 -0.919125 -0.152303 -2.003925 1.280103 -2.051087 2.416869 0.574698 -2.241416 -0.002064 -4.552265 -3.156638 -1.820376 -3.132530 -0.596897
wb_dma/wire_slv0_we -1.757013 2.226002 -0.960195 -2.839619 -2.961985 -5.152463 2.318008 0.152824 -0.164010 -0.377408 -0.351393 -3.212757 -0.472722 -0.949848 1.105283 -3.613899 -0.105420 1.612634 -5.181492 2.949055
wb_dma_ch_rf/reg_ch_sz_inf 0.077597 0.780550 -1.808468 -0.015418 1.300304 0.069388 0.012308 -0.922675 2.786467 1.374497 -0.367124 -0.784321 1.055818 -1.307294 0.907260 0.038440 -1.748555 -1.296346 -2.366487 -0.345645
wb_dma_ch_rf -1.736418 1.233594 -1.041724 -2.798509 -2.955748 -4.490917 2.482654 0.562762 0.620841 2.145892 -0.490703 -1.121435 1.610934 -1.949275 1.345085 -2.876115 -4.417352 -2.700410 -4.446157 1.877896
wb_dma_ch_sel/wire_gnt_p1_d 0.875717 0.768319 -2.163395 1.319253 -1.112072 -0.681042 -1.142724 -1.384151 -0.726682 1.453873 -0.461326 1.271052 -1.080218 0.323922 -0.401518 -1.023926 -0.360699 0.011644 -1.951454 -1.074874
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1 1.308935 2.440433 5.626034 -2.545351 0.875119 1.063181 1.097703 0.526654 2.246379 -1.272049 1.265601 2.834502 2.271025 -0.776300 0.862774 0.340452 0.781923 -0.950076 -3.212293 0.085915
wb_dma_ch_sel/input_ch1_txsz 1.210555 2.006723 1.000906 1.805473 -3.932672 -1.206181 -1.122858 0.721218 -0.081840 1.757327 -1.810905 0.333268 -1.254158 2.081680 2.027179 -1.532609 -1.723123 -0.297223 -1.390859 -1.158094
wb_dma/wire_ch3_txsz 0.291082 0.647647 2.756446 0.810511 0.632562 1.824716 -0.250476 2.161921 -1.763109 -2.630268 -0.421917 1.175909 -0.460364 -0.059868 1.142670 0.327633 0.741929 1.385179 1.502050 -0.655346
wb_dma_ch_sel/assign_7_pri2 0.771292 -0.873188 1.883778 -0.190050 1.561460 1.652354 0.053088 0.262022 -0.249823 -1.717581 0.214820 1.580728 0.608899 -0.551508 0.052026 -0.137754 0.792604 1.747672 1.375742 -1.158692
wb_dma_ch_pri_enc/inst_u30 1.156693 1.440049 0.521155 2.194993 -0.594017 1.115985 -1.410432 0.790205 -2.588961 -1.139248 -0.932538 2.443708 -1.542280 0.244776 0.739598 -0.775813 0.279726 1.367458 -0.524286 -1.706318
wb_dma/assign_3_dma_nd 3.624855 -1.384860 2.771525 -3.841681 3.624837 0.350165 0.661233 -0.206797 -1.050741 -2.993255 1.984266 2.872287 -0.449081 -0.825010 -1.203389 1.080503 2.625541 1.049159 1.200218 0.056062
wb_dma_ch_rf/assign_6_pointer -2.292400 0.220606 1.122747 0.922340 -1.389541 1.517277 2.186768 2.664857 -2.002427 -2.237981 -0.334116 2.376878 4.288904 -2.523042 2.669504 -0.621330 -6.545259 0.674265 -1.462053 -3.936736
wb_dma_ch_rf/wire_ch_adr0_dewe -1.453719 -0.510405 -0.746500 1.360875 0.227700 0.534912 -0.559901 1.308805 -0.448218 -0.166169 -1.328858 -1.768795 -1.320167 -0.558012 -0.418602 0.618146 0.662746 -0.353830 2.534859 1.407382
wb_dma_ch_pri_enc/always_2/if_1/cond 1.138113 1.284785 0.596982 2.025169 -0.460554 1.093516 -1.286130 0.739443 -2.338536 -1.166085 -0.831090 2.359182 -1.414595 0.159471 0.706739 -0.729280 0.290984 1.308427 -0.444521 -1.645608
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/cond 0.185582 0.024770 1.188501 0.936230 -0.828461 1.073229 0.650369 3.065786 -2.716981 -3.322626 -0.977634 0.820034 -0.656504 -1.749352 2.235722 0.649189 -1.874932 1.368171 1.374213 -2.400631
wb_dma_ch_sel/input_ch0_txsz 3.390068 2.462771 5.432232 -2.564993 1.768551 -0.018015 0.064130 1.344948 2.972646 -0.928522 0.150861 1.572517 0.092371 -0.932599 1.981213 0.720437 0.819104 -1.868213 -1.924868 0.463537
wb_dma_ch_sel/assign_126_ch_sel/expr_1 -1.333451 0.499624 -1.765634 -0.090842 -1.015432 -3.153869 2.788370 0.228225 -0.095742 0.040554 1.626418 0.509518 -2.704140 -4.969419 -1.892451 0.134673 -1.181545 -0.923091 -3.972949 2.680651
wb_dma_ch_sel/always_3 1.872570 -0.208096 5.700367 -3.142915 -0.116014 0.862065 1.586091 0.755268 -1.106654 -2.757231 1.806722 3.069346 1.536050 1.005728 -0.018159 0.171062 1.232806 1.619295 0.297064 -0.373862
wb_dma_rf/input_de_txsz_we 5.219572 -0.442814 2.721350 -2.784748 2.409320 2.561047 -1.362919 -1.936007 4.289001 0.193385 0.346179 -0.369546 0.776671 0.400140 1.453278 2.056343 1.397235 -0.788553 0.252692 -0.953887
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.677941 0.249211 2.588888 0.860070 0.368995 0.811613 -0.855338 1.832989 -2.987777 -1.889780 -0.645929 0.358750 0.846512 -1.029331 0.944434 -1.915445 -0.297236 1.567183 0.790378 1.292819
wb_dma_ch_sel/assign_145_req_p0 0.482101 0.919098 1.057385 -2.443766 2.437220 0.817055 -0.733819 0.777005 -0.270383 -1.982110 -0.622842 -0.849209 -0.330083 -1.624743 -0.421116 1.017877 2.962758 -2.505355 0.690814 1.810064
wb_dma_de/always_3/if_1/if_1/cond -0.992519 0.538837 -0.089495 -1.095230 -1.524555 -0.105800 -0.780629 -1.264931 -0.179949 0.549460 -0.233360 -0.854100 1.096559 0.652018 -0.945450 -0.783001 1.982593 -1.717214 -0.496907 0.450970
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.726608 0.256812 2.696481 0.822786 0.340030 0.693029 -0.793941 1.933731 -3.122605 -1.951099 -0.669783 0.388396 0.840253 -1.114342 0.906815 -2.034133 -0.363692 1.566364 0.734043 1.450655
wb_dma_rf/always_1/case_1 -0.946078 3.723857 -3.877865 -0.250807 -2.816745 -4.969576 -1.442994 -0.473202 0.254234 5.520440 1.520434 0.666134 2.871827 -4.261151 -0.012682 -0.324253 -5.189374 -4.073922 -7.972189 3.784697
wb_dma_rf/always_2/if_1/if_1/stmt_1 -0.642616 2.147158 -2.174569 0.615075 -1.593692 0.027672 -2.193302 -0.165879 -0.358214 1.245480 -1.014725 0.095600 0.524913 -2.238271 0.227416 0.636353 0.590111 -2.451510 -2.998654 0.060572
wb_dma_ch_sel/assign_99_valid/expr_1 -4.055510 1.958837 0.948133 -3.765728 2.774170 -2.482364 3.497154 2.175778 0.071040 -0.997062 0.560870 -0.361837 0.905308 0.601719 -2.165549 -0.319905 0.710439 -2.341437 -0.553398 5.244002
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.336990 -0.989921 0.282133 -2.309943 2.257602 -0.825502 0.131110 0.874075 -1.197432 -1.463835 0.425405 -0.373530 -2.215379 -0.834295 -1.593277 1.663470 2.348535 -0.931154 2.214781 2.506929
wb_dma_wb_slv/reg_slv_adr 0.236152 3.228614 -2.029862 0.588927 -4.943016 -3.717937 -0.896050 -0.531025 -0.768877 3.875057 1.551040 -2.768140 -1.909448 -0.666920 0.410725 1.923682 -2.615764 -4.875031 -5.771431 4.133347
wb_dma_ch_sel/assign_8_pri2 0.808855 -0.860925 1.904783 -0.204237 1.586469 1.691985 0.082276 0.293478 -0.256757 -1.770891 0.219692 1.633323 0.617314 -0.548610 0.077849 -0.139749 0.792491 1.778878 1.401708 -1.195696
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/if_1/cond 0.117695 0.831116 -1.793625 0.025990 1.461795 0.161535 -0.042911 -0.970312 2.832189 1.366452 -0.359293 -0.776702 1.062417 -1.359400 0.923627 0.086425 -1.736199 -1.275903 -2.415072 -0.374401
wb_dma_wb_mast/wire_wb_cyc_o 0.873010 0.781459 -2.193565 1.310465 -1.169544 -0.747440 -1.150826 -1.401876 -0.764431 1.460112 -0.460952 1.278836 -1.079661 0.260875 -0.367800 -1.040961 -0.403987 -0.059079 -1.985958 -1.034091
wb_dma_ch_rf/always_5/if_1/block_1/if_1/stmt_1 -1.539268 0.019031 -0.001272 -0.766678 -1.461452 -1.713522 0.760762 0.159049 0.024254 0.588257 -0.681922 -1.409499 1.856034 -0.076790 1.146768 -2.588737 -2.070912 0.222243 -1.720595 0.154925
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.155207 1.384496 0.533049 2.141066 -0.517412 1.057441 -1.397367 0.724313 -2.522616 -1.162019 -0.853913 2.505269 -1.535733 0.195180 0.682974 -0.778799 0.328975 1.399169 -0.527952 -1.733040
wb_dma/wire_paused -0.460722 0.922673 -1.033251 0.517572 -1.192422 0.367549 -0.795190 0.299619 0.928051 1.800401 -1.060439 1.218395 0.928774 0.315249 0.002374 1.076160 -1.280652 -2.854929 -0.638248 -1.083546
wb_dma_ch_rf/always_8/stmt_1/expr_1 -0.314308 0.446953 -2.686774 -0.768349 -1.049397 -1.004842 1.226030 -1.333671 1.928090 0.671042 -1.178812 0.462863 -0.590246 -6.888364 -1.050100 -1.038850 -1.891137 -1.591075 -5.033897 1.126079
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1 0.888671 0.783105 -2.247318 1.329281 -1.218255 -0.795873 -1.127087 -1.401578 -0.734873 1.497041 -0.451584 1.269314 -1.097449 0.287026 -0.375570 -1.081879 -0.443082 -0.034223 -2.079202 -1.031861
wb_dma_de/assign_67_dma_done_all 3.866845 0.602601 4.088809 -3.262663 2.133763 -0.123909 0.728458 0.981859 2.296251 -1.367743 0.306031 1.221442 0.479773 -0.522505 2.031039 0.495470 -0.484809 -0.434597 -0.548826 -0.385490
wb_dma_ch_rf/always_6/if_1/if_1/block_1 -1.523481 -0.029161 -1.056627 -2.148707 -2.454067 -2.268436 3.962097 1.471431 1.226729 0.889164 -1.449376 2.089376 -0.597150 0.059322 -1.880970 0.643887 -3.984821 -3.347570 -0.761785 0.263868
wb_dma_ch_arb/always_2/block_1/case_1/if_3 -2.531502 0.211471 2.715587 0.750041 -0.481507 1.587362 0.216710 0.857069 -3.620145 -2.096228 0.538305 1.773287 3.073927 -0.976333 -0.176432 -2.428482 -0.510275 2.384261 -0.771122 0.895437
wb_dma_ch_arb/always_2/block_1/case_1/if_2 -1.612315 1.068350 0.654436 1.980385 -1.595793 0.917353 -0.854024 -0.412520 -4.402771 -0.795140 0.103134 3.074855 1.836513 -0.563512 -0.590281 -3.351677 -0.739175 2.351893 -2.634119 -0.141969
wb_dma_ch_arb/always_2/block_1/case_1/if_1 -1.140694 -1.495922 3.554951 -2.723193 -1.666418 -0.221289 0.546865 -0.255790 -4.662940 -2.075146 2.165744 0.469294 0.824187 -0.163563 -2.726932 -1.007130 3.834786 0.231014 1.513268 3.789245
wb_dma_ch_arb/always_2/block_1/case_1/if_4 -0.698050 0.274614 2.635398 0.875661 0.345427 0.751325 -0.820797 1.879978 -3.096412 -1.928193 -0.680043 0.369853 0.863546 -1.030502 0.968566 -1.962020 -0.379092 1.604048 0.758748 1.384645
wb_dma_ch_sel/always_39/case_1/stmt_4 0.763217 -0.900141 1.940485 -0.212908 1.596346 1.687583 0.081839 0.293523 -0.225502 -1.779278 0.230472 1.624046 0.603849 -0.560308 0.031274 -0.139643 0.809403 1.792196 1.413314 -1.192693
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.205795 1.296548 0.566728 2.068364 -0.458536 1.100297 -1.380551 0.648278 -2.383570 -1.131292 -0.843716 2.419242 -1.470171 0.197016 0.720032 -0.735061 0.327187 1.382285 -0.454053 -1.720737
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1 1.460899 -1.809452 1.129550 -3.931395 -0.808030 -2.022045 0.495453 -1.037894 -1.172615 -0.181441 1.839420 -0.898169 -2.257959 0.636333 -2.864628 1.350767 4.623647 -2.098808 2.282561 3.123502
wb_dma_ch_pri_enc/wire_pri14_out 1.183986 1.405850 0.585696 2.063738 -0.490059 1.036877 -1.371752 0.771601 -2.505955 -1.185458 -0.881475 2.432143 -1.526154 0.231680 0.738301 -0.711941 0.318566 1.303734 -0.484071 -1.625976
wb_dma_ch_sel/always_39/case_1/stmt_1 3.575962 -1.385511 2.827338 -3.995876 3.620339 0.136249 0.833893 -0.198176 -1.008890 -2.976111 1.997741 2.822768 -0.394562 -0.884231 -1.258769 1.059554 2.565083 0.927064 1.126964 0.168937
wb_dma_rf/wire_ch6_csr -1.463639 0.732076 0.096578 -2.569868 -0.472136 -4.421703 2.653219 1.070207 0.570354 0.930366 -0.240417 -1.386847 1.152530 0.103070 1.321063 -2.735089 -3.244249 -2.538771 -1.663383 1.149461
wb_dma_ch_rf/always_11/if_1/if_1/stmt_1 3.656045 -0.171867 0.543749 -2.273101 1.487534 1.521250 -1.698175 -1.420472 -0.392218 -0.740557 1.258875 -0.567587 -1.853262 1.011916 -0.835363 3.146338 3.765022 -1.286363 0.901483 1.199359
wb_dma_wb_if/input_wb_we_i 5.442843 -0.411618 -3.597469 -1.880872 -1.933146 0.880502 -3.153858 -2.791788 -2.108255 -0.164512 -0.763348 -3.833710 -5.003537 5.144697 -0.773127 4.235651 3.585240 -2.025517 1.476103 -0.254523
wb_dma_ch_sel/assign_141_req_p0 0.654330 0.975730 1.054357 -2.423644 2.490536 0.901155 -0.843417 0.793534 -0.181718 -1.959003 -0.677450 -0.904381 -0.435349 -1.627069 -0.313678 1.164041 2.978688 -2.594456 0.717056 1.820772
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.264899 -2.467018 0.990777 -2.799820 0.430028 -1.895517 1.185601 -0.004027 -1.024567 -0.559474 2.018920 -0.367233 -3.253827 0.070696 -2.149888 2.094832 2.727406 -0.531992 2.925864 2.904387
wb_dma_ch_sel_checker -0.504477 1.500269 0.925374 1.021606 -0.976581 0.176156 -0.269057 1.911137 -1.546175 -0.932746 -0.656393 -0.414318 -1.042584 0.469403 1.114069 0.436603 -0.070822 -0.342151 0.165333 0.505053
wb_dma_ch_rf/reg_ch_dis 0.337573 3.207158 1.437525 0.487210 0.612778 -1.635876 -0.301242 1.909352 2.234826 -0.533252 -1.283332 1.312156 -2.481171 -2.014283 0.859447 -0.107376 2.404250 -2.772408 -1.268959 -1.439375
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/if_1 -1.641030 0.061886 1.319561 0.951563 -1.675180 1.975861 1.616173 2.113576 -3.277932 -3.576444 0.187185 2.182128 1.481138 -1.630266 1.130821 0.239475 -1.856380 2.148677 -0.130233 -2.901885
wb_dma_rf/wire_ch0_am1 -2.033956 1.420159 0.156535 2.017623 1.642328 -3.621964 0.368737 1.036153 1.622231 0.511801 0.487864 0.733096 -0.601659 -1.145602 0.118614 -2.580803 1.338242 0.520404 -0.694512 -0.781518
wb_dma_ch_rf/wire_pointer_we -1.489853 0.014831 0.069917 -0.787084 -1.308417 -1.697054 0.725307 0.196278 -0.114768 0.407685 -0.557882 -1.339507 1.628728 -0.062352 1.025934 -2.462879 -1.771616 0.333092 -1.626005 0.283759
wb_dma_ch_sel/always_46/case_1/stmt_1 1.730564 -1.063558 -2.241549 -1.482143 0.832186 -0.156716 0.979918 -0.373010 0.111347 -0.818172 -0.397760 -1.474877 -1.688382 2.068708 0.162198 1.647165 -1.240458 0.389326 0.901726 -0.866176
wb_dma_wb_slv/always_3/stmt_1 -1.979951 1.909967 -0.681206 -2.374279 -3.611688 -5.488748 2.160551 0.287562 -1.064943 -0.263678 -0.086287 -2.442750 -0.616006 -0.604347 0.553617 -3.723018 0.037348 1.994612 -4.658612 2.689948
wb_dma_ch_rf/always_2/if_1/if_1 -1.629950 0.050888 1.235170 0.777363 -1.673258 1.811584 1.660769 2.047767 -3.191007 -3.449129 0.239524 2.085754 1.470520 -1.645586 1.059190 0.222338 -1.831573 2.046448 -0.192742 -2.762493
wb_dma_pri_enc_sub/assign_1_pri_out 1.131018 1.359318 0.510744 2.033811 -0.502889 1.021872 -1.322327 0.686540 -2.385443 -1.071657 -0.830505 2.363058 -1.410297 0.180338 0.707965 -0.750782 0.260548 1.295196 -0.538444 -1.642780
wb_dma_ch_sel/input_ch0_adr0 -3.323558 1.772550 0.267885 1.301595 0.472687 -0.032789 0.061630 3.754960 -2.361602 -0.630751 0.383556 -4.807493 -2.034412 0.805133 0.860205 2.580103 1.048547 -2.104116 2.149417 5.906165
wb_dma_ch_sel/input_ch0_adr1 -0.854088 0.530444 -0.071122 -1.027315 -1.336413 -0.065951 -0.823571 -1.187320 -0.214449 0.445505 -0.238896 -0.806093 0.941783 0.600583 -0.879347 -0.632153 2.018752 -1.687873 -0.460779 0.391783
wb_dma_wb_slv/assign_4 0.412829 -2.155093 -1.634879 -2.989738 -4.885071 -3.824370 1.145783 -2.239901 0.691159 4.662455 -0.231628 1.047609 2.207536 -2.665266 -2.116408 -2.963443 -5.048211 -1.726464 -1.479499 2.062015
wb_dma_wb_mast/input_wb_data_i -0.098967 -0.169575 -0.188638 -0.687425 -3.051429 -5.210552 0.256615 1.821629 -0.100994 0.205950 -1.697791 -2.770379 2.207423 -1.682788 2.078335 -1.195419 -3.941972 -2.614232 -2.176567 -0.497239
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/stmt_1 -2.548719 0.205276 2.859375 0.843899 -0.454207 1.687207 0.241095 1.000434 -3.661256 -2.242351 0.511666 1.785411 2.969144 -0.889911 -0.157877 -2.401360 -0.353420 2.525615 -0.559635 0.828202
wb_dma_de/wire_adr1_cnt_next1 -2.055507 -0.767268 1.360067 0.487037 -0.188315 -1.127720 3.182393 -0.756328 0.939440 0.095417 3.737601 2.758139 -0.142368 1.000243 -2.131065 0.016069 2.280391 1.958976 -0.191922 -0.652382
wb_dma_ch_sel/inst_u2 0.841310 0.720142 -2.140410 1.329569 -1.127143 -0.670645 -1.135497 -1.342600 -0.750207 1.392058 -0.459121 1.293249 -1.090942 0.307343 -0.379590 -1.055775 -0.411668 -0.011932 -1.945650 -1.079611
wb_dma_ch_sel/inst_u1 -2.970668 -1.958430 4.869207 -1.787354 -3.674000 -3.526422 3.974869 3.009775 -3.243553 -2.754036 2.491814 1.323823 -0.199002 -1.471772 -1.601777 -1.317393 1.899640 0.875790 2.129968 1.790690
wb_dma_ch_sel/inst_u0 1.146902 1.329060 0.543515 2.073842 -0.541267 1.035536 -1.337548 0.701970 -2.402977 -1.111723 -0.839486 2.399087 -1.465295 0.162552 0.714283 -0.766701 0.268588 1.294904 -0.500612 -1.655701
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.131000 1.326171 0.721294 2.029956 -0.443028 1.127450 -1.288563 0.807632 -2.421000 -1.243090 -0.832573 2.464267 -1.442575 0.139209 0.755589 -0.746020 0.318970 1.378396 -0.387094 -1.698047
wb_dma/wire_adr0 -4.338974 0.414082 0.054785 1.484469 -0.865480 -2.283897 0.280304 3.872252 -4.179829 -0.383727 -0.163827 -3.012436 -0.459201 -2.614925 -0.519667 -0.614695 -1.401989 -0.949122 0.207420 7.063334
wb_dma/wire_adr1 -2.887339 0.529185 0.104791 -1.027426 -2.285912 0.921935 0.263468 -2.145118 -0.880476 0.197055 0.942181 0.545825 3.281150 0.790481 -1.993987 -1.180061 1.946071 -0.740001 -1.933072 -0.066426
wb_dma_ch_sel/assign_131_req_p0/expr_1 -0.939098 -1.065480 1.834361 -2.591470 -0.178519 0.123036 0.456753 -1.195460 -2.059702 -0.867766 1.961981 -0.391389 1.672815 -1.194039 -1.973223 -0.734762 2.431264 -0.641771 -0.239148 3.458467
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.634219 0.307352 2.595234 0.764475 0.326915 0.740333 -0.864662 1.827762 -2.993488 -1.851056 -0.667912 0.324262 0.815101 -1.010485 0.908488 -1.919100 -0.346842 1.487562 0.694884 1.391154
wb_dma_ch_rf/assign_18_pointer_we -1.381976 0.054935 0.068026 -0.796308 -1.234297 -1.654348 0.718740 0.221457 -0.018524 0.449894 -0.543969 -1.236598 1.567569 -0.121803 0.974097 -2.309440 -1.736814 0.196940 -1.556922 0.291456
wb_dma_ch_rf/assign_15_ch_am0_we/expr_1 1.743170 -1.105915 -2.316509 -1.437948 0.868285 -0.102893 0.966618 -0.358140 0.093674 -0.770739 -0.283400 -1.464195 -1.693989 2.131473 0.203340 1.781035 -1.324529 0.461384 0.908886 -0.864706
wb_dma_ch_sel/wire_req_p0 -0.539527 -3.281761 3.752636 -2.707853 -5.322268 -2.315001 1.738738 1.087032 -3.871996 -1.894024 0.381206 1.650428 1.471066 -2.825485 -1.782898 -2.256906 -0.447725 1.104018 1.183988 1.047516
wb_dma_ch_sel/wire_req_p1 0.756540 0.780853 -2.273329 1.312587 -1.283632 -0.844427 -1.110622 -1.397895 -0.647999 1.586688 -0.513957 1.189341 -1.037840 0.289015 -0.382377 -1.144990 -0.556812 -0.111908 -2.102167 -1.035662
wb_dma/wire_ndnr 1.735357 -0.212700 5.576794 -3.217235 -0.185977 0.642330 1.684249 0.756714 -0.917571 -2.577759 1.778354 2.957511 1.667197 0.975909 -0.004223 0.067339 1.058505 1.464347 0.184322 -0.322612
wb_dma_de/reg_mast0_drdy_r -0.216544 -0.155230 4.260969 1.465433 -1.021121 1.582585 -0.465559 3.528293 0.196818 -1.460011 -2.398594 -1.129592 -0.801049 0.661773 2.056081 -0.073609 -0.016742 1.032847 4.317115 0.099835
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.084722 1.384127 0.575748 2.093943 -0.566499 1.032571 -1.327488 0.745343 -2.427746 -1.109994 -0.868074 2.416795 -1.468523 0.245785 0.743154 -0.753038 0.279918 1.349926 -0.507691 -1.678294
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/if_1 -2.062624 -0.424827 -2.692647 0.127811 1.552024 -3.832442 1.478519 2.576486 -2.349124 0.088257 0.453454 -3.130295 -1.843877 -1.347547 -0.699279 0.348117 -3.529420 -0.527153 -0.201270 5.553662
wb_dma_ch_rf/assign_23_ch_csr_dewe 5.333713 -0.966904 4.552496 -2.835272 -2.244212 -0.734462 1.123034 2.582406 -1.959541 -3.708426 0.545877 0.439223 -1.242706 1.277221 3.531603 2.000776 -1.682928 1.546156 1.725549 -2.930473
wb_dma_rf/wire_pointer2 -0.521556 1.476495 0.901081 1.016432 -0.960787 0.170666 -0.275626 1.914855 -1.544936 -0.891448 -0.644032 -0.404461 -1.032217 0.482108 1.104522 0.393348 -0.073236 -0.296414 0.117170 0.479480
wb_dma_rf/wire_pointer3 0.244996 0.047135 1.197395 0.972229 -0.744735 1.081532 0.610925 3.019864 -2.684376 -3.315652 -0.954733 0.876212 -0.678838 -1.828730 2.162992 0.642633 -1.746942 1.382408 1.378054 -2.428959
wb_dma_rf/wire_pointer0 -2.348430 0.596039 2.438994 0.974053 -0.163430 2.178352 1.521556 2.031372 -1.199485 -1.492503 -0.010825 2.736160 4.676143 -1.104809 1.733437 -0.999772 -4.809714 0.770591 -1.238980 -2.400706
wb_dma_rf/wire_pointer1 0.258416 0.584671 2.726060 0.827109 0.576030 1.811332 -0.205475 2.093654 -1.732720 -2.594703 -0.410832 1.156137 -0.391469 -0.081022 1.114747 0.322767 0.717122 1.356325 1.479804 -0.671105
wb_dma_rf/wire_sw_pointer0 -0.796231 0.805148 -0.158949 0.986531 -0.375577 -2.798017 -0.639262 0.110592 0.420590 0.885953 -0.261753 -0.370393 0.382383 -1.208219 0.564524 -2.461940 -0.282524 -0.084210 -1.323777 -0.152912
wb_dma_de/always_21/stmt_1 -0.289298 -0.094530 4.157361 1.538822 -1.065512 1.569360 -0.470521 3.547459 0.072437 -1.489853 -2.401254 -1.124089 -0.885274 0.626657 2.028369 -0.024736 -0.012070 1.053441 4.266473 0.103178
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_1 1.262421 1.755738 7.035636 -2.402697 -0.593073 0.849526 1.015716 1.201401 -0.173006 -2.203686 1.521318 3.495023 1.327000 0.503153 0.030968 0.187226 2.228223 0.154068 -1.226423 0.356944
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_2 3.101341 2.112755 -0.313398 -1.130042 1.817724 1.775265 -1.898416 -0.414353 0.854798 -0.265061 0.221164 -1.673818 -1.683085 0.133953 1.212420 3.431800 1.749598 -2.815710 -1.325660 1.267520
wb_dma_ch_arb/input_advance 3.614172 -1.436485 2.788262 -3.903400 3.668767 0.235697 0.781017 -0.209546 -1.065785 -2.992692 2.014899 2.862389 -0.377321 -0.880944 -1.232995 1.038039 2.595148 1.051427 1.176705 0.097290
wb_dma_de/always_7/stmt_1 4.463026 -0.807008 3.282987 -4.203131 3.070717 -0.157567 0.921929 -0.831734 3.743537 -0.551783 0.876127 1.600397 1.377420 -0.852683 1.072742 0.226305 -0.328082 -0.099061 -0.622531 -0.940627
wb_dma_ch_rf/assign_22_ch_err_we/expr_1 2.303801 0.429863 0.718365 -0.128499 1.554356 0.155483 -1.191249 1.631823 -3.579913 -2.432712 -0.500625 1.831077 -3.642195 -0.674251 -0.762484 0.904192 2.425648 0.273182 1.607751 0.931590
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1 -0.834577 0.270902 2.531081 0.907261 0.214727 0.668459 -0.782482 1.869115 -2.995566 -1.861980 -0.705106 0.317522 0.896054 -1.067372 0.979517 -2.024194 -0.459720 1.533638 0.707591 1.378494
wb_dma_de/always_3/if_1/cond -0.925800 0.586844 -0.038877 -1.019933 -1.485340 -0.111713 -0.765815 -1.217270 -0.201349 0.498531 -0.227743 -0.773363 1.013773 0.628581 -0.847891 -0.770279 1.943327 -1.687830 -0.530109 0.374256
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/cond 2.215280 -2.533456 0.978443 -2.810770 0.403820 -1.857943 1.184692 -0.061161 -1.009398 -0.507512 2.103033 -0.339746 -3.248891 0.136865 -2.158342 2.087201 2.786430 -0.446186 2.963668 2.873641
wb_dma_ch_sel/assign_101_valid -4.074684 2.005304 1.138542 -4.138494 2.651698 -2.646108 3.768930 2.291914 0.057661 -1.140494 0.688728 -0.235161 0.856298 0.657686 -2.217551 -0.282522 0.885536 -2.475540 -0.621161 5.245106
wb_dma_ch_sel/assign_98_valid -4.006999 2.087806 1.011370 -3.942820 2.454050 -2.807353 3.659957 2.164497 0.195931 -0.871799 0.680418 -0.150935 0.896591 0.631052 -2.156203 -0.379675 0.692589 -2.479530 -0.932791 5.151578
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.364183 -0.974634 0.318360 -2.327002 2.263965 -0.834992 0.112587 0.880625 -1.216705 -1.446302 0.394107 -0.498841 -2.293776 -0.815216 -1.585962 1.706334 2.398720 -1.022280 2.251904 2.591614
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.416026 -1.860298 1.087191 -3.763135 -1.136799 -2.053687 0.491344 -1.108553 -1.089438 -0.055095 1.749795 -0.945062 -2.076958 0.639885 -2.746904 1.184150 4.312242 -2.032627 2.197712 2.986097
wb_dma_ch_pri_enc/always_2/if_1/if_1/cond 1.037687 1.326399 0.641221 2.064364 -0.491759 1.102315 -1.253873 0.769329 -2.373189 -1.171346 -0.857501 2.326033 -1.368994 0.175376 0.726358 -0.729354 0.241109 1.361901 -0.430347 -1.659281
wb_dma_rf/wire_ch7_csr -1.363597 0.641887 0.121980 -2.347885 -0.657678 -4.440763 2.500160 1.154457 0.368715 0.951070 -0.127579 -1.303958 1.251521 0.085661 1.431340 -2.644376 -3.531350 -2.285937 -1.726565 1.147555
wb_dma_ch_sel/reg_csr 3.687211 -0.909220 -1.766423 -0.465309 -0.348376 -3.436894 0.634145 0.515057 -0.164237 1.355578 1.497295 -3.090946 -2.086550 -0.737481 3.959574 0.855051 -4.994631 -1.453714 -0.776023 -0.281883
wb_dma_de/reg_next_state -0.652198 0.658797 -2.378917 -2.715479 -3.125119 -1.766029 3.210800 1.144549 0.967634 -0.183154 -0.928381 1.959492 -0.932173 -1.466737 -1.476413 2.421006 -1.965162 -2.837472 -2.017582 -1.091863
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/cond 3.738709 0.073582 -0.106863 -3.318801 1.625984 -0.439331 2.866499 2.413854 -5.452415 -5.131020 5.189046 -0.106689 -1.890469 2.186798 1.878324 6.374407 -2.055482 1.392960 -0.352764 -0.359581
wb_dma_de/always_11/stmt_1/expr_1 -0.938840 0.606046 0.031375 -1.020432 -1.468704 -0.093294 -0.786560 -1.178156 -0.181394 0.478256 -0.299027 -0.743122 0.994330 0.644554 -0.827799 -0.764058 1.986525 -1.705750 -0.507873 0.377830
wb_dma_ch_rf/input_ptr_set 0.327967 0.541866 2.748383 0.790336 0.686294 1.845924 -0.209388 2.076854 -1.678200 -2.577022 -0.404503 1.197630 -0.355544 -0.112808 1.100133 0.305188 0.729549 1.397220 1.549709 -0.700588
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/if_1 -2.768771 0.559028 0.214451 -1.100658 -2.229656 0.873725 0.279722 -2.058884 -0.871664 0.115314 0.960321 0.630967 3.228230 0.741423 -1.918401 -1.145400 1.918759 -0.813315 -1.963590 -0.087099
wb_dma_ch_sel/assign_12_pri3 0.293099 0.594750 2.764811 0.802389 0.629669 1.877467 -0.237772 2.144787 -1.766224 -2.629111 -0.431998 1.211046 -0.429570 -0.062595 1.137181 0.301218 0.727998 1.434708 1.527489 -0.709640
wb_dma_de/assign_65_done/expr_1/expr_1 3.857455 1.572750 -0.281728 -1.387050 2.693318 -0.121659 -0.694349 -0.647545 -0.469537 -0.982185 0.454261 2.774039 -1.291381 -1.310512 0.457889 0.379470 0.178256 -0.563812 -2.974571 -0.859993
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/stmt_2 0.237084 0.603267 2.739440 0.838648 0.560374 1.771810 -0.213839 2.149730 -1.727804 -2.573895 -0.441125 1.150007 -0.394129 -0.087238 1.110926 0.265991 0.629410 1.403684 1.462690 -0.666782
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/stmt_1 0.841797 0.761035 -2.130095 1.344157 -1.174334 -0.706903 -1.139605 -1.395785 -0.739124 1.425468 -0.469503 1.304782 -1.067477 0.304280 -0.350379 -1.068989 -0.422429 0.027315 -1.974014 -1.081307
wb_dma_ch_pri_enc/wire_pri8_out 1.051574 1.466187 0.453011 2.106410 -0.664135 0.939944 -1.301534 0.780565 -2.500013 -1.066821 -0.916505 2.351594 -1.522639 0.226552 0.741339 -0.772867 0.191878 1.226926 -0.595901 -1.602790
assert_wb_dma_ch_sel/input_valid 0.722946 -0.820460 1.860598 -0.191436 1.545316 1.585309 0.090827 0.308490 -0.211403 -1.673713 0.224741 1.527372 0.622669 -0.552873 0.023321 -0.135666 0.715397 1.709696 1.308395 -1.116316
wb_dma/input_wb0_stb_i 1.155517 -0.038656 -0.205485 -1.917429 0.104937 1.806331 -2.867861 -1.201650 -0.946717 -0.399303 -0.386387 -3.059685 -1.972809 1.016928 -1.988059 2.751276 5.993957 -3.295373 2.712234 2.888733
wb_dma/wire_ch1_csr -0.560703 1.926160 0.151053 -2.241080 0.174801 -4.543177 2.568367 1.631881 2.605901 1.457827 -0.439679 -3.007344 -0.901986 1.812500 2.958200 -1.383919 -2.348369 -3.644841 -0.287947 0.250500
wb_dma_rf/assign_5_pause_req 0.921146 0.426735 -4.014281 0.120672 -2.020854 -0.459059 -0.141924 0.378342 -0.888215 0.027458 -2.641020 2.072802 -2.097614 -6.694015 -0.574060 0.674577 -2.749537 -2.963755 -3.167825 -1.089161
wb_dma_de/always_12/stmt_1 3.946913 1.616148 -0.267787 -1.416162 2.830904 0.008588 -0.746133 -0.713357 -0.370882 -0.979236 0.469656 2.752832 -1.311358 -1.357040 0.494641 0.545634 0.353484 -0.646850 -2.942613 -0.848424
wb_dma_wb_if/wire_wb_ack_o -0.046033 0.158793 1.148340 -0.765467 -1.634104 -2.106670 -0.674146 -0.108134 0.203969 1.077743 -1.917340 0.439626 1.724100 -2.297801 0.263356 -3.185836 -2.403186 -1.737492 -1.287950 -0.148991
wb_dma_ch_rf/always_5/if_1/block_1 -1.426939 0.057860 -0.055319 -0.830182 -1.396305 -1.799190 0.770586 0.162643 -0.023785 0.548193 -0.590682 -1.316340 1.623591 -0.145191 0.982228 -2.426633 -1.851360 0.138530 -1.772265 0.294589
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/cond/expr_1 2.450932 0.293860 0.796149 -0.213054 1.746119 0.257868 -1.201144 1.513820 -3.523324 -2.503113 -0.440171 1.977048 -3.596212 -0.589626 -0.830566 0.884165 2.540090 0.420643 1.757303 0.788428
wb_dma_ch_arb/assign_1_gnt -2.289735 -1.604173 3.019119 -0.541467 -4.522641 -3.855325 2.846190 1.638178 -4.171421 -1.564888 2.180727 2.379352 -1.171171 -1.000927 -2.163826 -2.293975 1.900607 1.130845 0.908463 1.023083
wb_dma_rf/input_dma_err 2.320995 0.313492 0.746899 -0.198653 1.691928 0.049654 -1.095972 1.577982 -3.577955 -2.474346 -0.445303 1.981481 -3.651956 -0.679236 -0.889210 0.802444 2.500227 0.332553 1.674131 0.928640
wb_dma/wire_wb0_addr_o -0.952304 0.578195 -0.077860 -1.046398 -1.447869 -0.064738 -0.789373 -1.223855 -0.198920 0.492685 -0.267507 -0.807770 1.009323 0.624049 -0.890929 -0.712738 2.036936 -1.731292 -0.460610 0.404143
wb_dma_de/assign_73_dma_busy/expr_1 0.376175 -0.550238 -1.349260 -0.649172 0.524291 1.076622 0.868215 -1.604531 1.985406 -0.470262 -0.885343 1.599981 0.399833 -7.027896 -1.009082 -1.058843 -1.166501 0.150562 -3.601860 -0.115980
wb_dma/input_dma_nd_i 3.555055 -1.377203 2.779573 -3.914445 3.548570 0.268818 0.744805 -0.240382 -1.002725 -2.918637 1.986476 2.736866 -0.412270 -0.831170 -1.224616 1.074745 2.612146 0.953188 1.188315 0.192271
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_2 -1.330912 0.317958 -2.338378 1.344589 1.577236 0.736053 -0.605690 0.461632 2.247324 1.011263 -1.725687 -2.470677 -0.331594 -1.809632 0.542918 0.689473 -1.000588 -1.525566 0.285864 1.013956
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_1 -1.376062 0.353928 -2.515751 1.350960 1.507606 0.600685 -0.517632 0.326452 2.399391 1.231180 -1.705234 -2.509573 -0.197896 -1.841687 0.552532 0.556623 -1.254562 -1.589728 0.009863 0.927302
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1/cond 0.839589 0.751479 -2.142435 1.318116 -1.144741 -0.730625 -1.111344 -1.327081 -0.739869 1.406556 -0.485790 1.253339 -1.047444 0.284341 -0.388304 -1.033497 -0.438384 -0.003631 -1.928132 -1.068637
wb_dma_de/always_14/stmt_1/expr_1/expr_1 2.407588 0.323705 0.665201 -0.168220 1.612748 0.142004 -1.213887 1.487781 -3.558043 -2.395191 -0.479242 1.965464 -3.675744 -0.715203 -0.894090 0.851570 2.475936 0.301167 1.622732 0.815925
wb_dma_ch_sel/assign_3_pri0 3.604800 -1.412179 2.800241 -3.832858 3.612545 0.337288 0.712082 -0.184486 -1.034626 -3.010156 1.968907 2.832474 -0.432350 -0.804200 -1.226406 1.069473 2.633462 1.031555 1.205313 0.069448
wb_dma_de/always_23/block_1/stmt_8 -0.874957 0.541061 0.001229 -1.046505 -1.396867 -0.025856 -0.806844 -1.191957 -0.185506 0.422108 -0.249789 -0.772022 0.960873 0.694433 -0.880168 -0.680332 2.037190 -1.636208 -0.394056 0.372451
wb_dma_ch_arb/always_2/block_1/stmt_1 -1.781399 -1.312223 3.128316 -0.584954 -4.464466 -3.775964 2.731166 1.753132 -3.995289 -1.608940 2.063865 2.486827 -1.404893 -0.898748 -1.864663 -2.007985 1.785217 0.949717 0.737679 0.710263
wb_dma_de/always_23/block_1/stmt_1 -0.644146 0.753429 -2.249968 -2.793748 -2.954997 -1.306821 3.206037 1.049484 1.041756 -0.375504 -0.965228 2.170079 -0.965753 -1.495740 -1.634322 2.536610 -1.565637 -2.814366 -1.926829 -1.167765
wb_dma_de/always_23/block_1/stmt_2 3.935171 0.635131 3.861730 -3.269192 2.130033 -0.184988 0.688400 0.833592 2.478096 -1.166861 0.272774 1.116310 0.505858 -0.582582 2.079895 0.544037 -0.623635 -0.619382 -0.746169 -0.348283
wb_dma_de/always_23/block_1/stmt_4 1.911037 1.324127 3.177813 -0.976979 0.548587 0.021755 0.214793 3.270141 1.701989 -1.725920 -1.623802 -0.401970 -1.251860 -2.969385 2.523506 1.642363 -0.924346 -2.020287 0.429919 -0.155505
wb_dma_de/always_23/block_1/stmt_5 5.081406 -0.140959 4.173643 -2.639598 0.793165 0.661465 -0.017271 1.520732 -3.093962 -4.150315 1.863779 1.179532 -1.909714 2.161145 1.416301 2.834476 1.963675 1.470853 1.493423 -0.689897
wb_dma_de/always_23/block_1/stmt_6 3.659985 -0.155367 0.544281 -2.279366 1.478901 1.474823 -1.649290 -1.453042 -0.394550 -0.767568 1.254431 -0.591593 -1.794098 1.020287 -0.864317 3.115314 3.737648 -1.315560 0.868224 1.226200
wb_dma_ch_rf/wire_ch_am1_we -2.189849 1.339825 0.066376 1.962931 1.609921 -3.524616 0.498711 0.994722 1.679446 0.551739 0.493555 0.704256 -0.504291 -1.084938 0.077094 -2.488639 1.244070 0.522605 -0.712853 -0.672829
wb_dma_wb_mast/input_mast_go 0.792198 0.759236 -2.176078 1.267268 -1.174255 -0.822138 -1.096435 -1.392362 -0.702363 1.504395 -0.457159 1.215245 -1.065545 0.287538 -0.385317 -1.070000 -0.463594 -0.062257 -2.036340 -1.003461
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_2/expr_1 2.076289 0.536221 -1.668361 -1.014923 2.189604 0.854379 -1.071457 -1.961171 2.762208 1.220341 0.405472 -1.096774 0.234089 -1.128237 0.382002 1.566330 0.136915 -1.961890 -2.007267 0.202224
wb_dma_ch_sel/assign_125_de_start/expr_1 -0.324644 3.910935 1.898686 0.886904 0.188850 -0.631854 -1.589908 1.189430 3.681271 2.043875 -1.648963 2.752331 -0.920312 -0.116947 -0.337411 0.204153 2.904439 -4.891838 -1.531389 -0.712497
wb_dma_de/always_23/block_1/case_1/block_2/if_1 -0.671262 0.542049 -1.972431 -0.170590 -2.966802 -0.743722 0.254793 -0.458366 0.553624 1.305484 -1.669336 1.964752 -0.465542 -4.917238 -1.609028 -0.203025 -1.359116 -2.813435 -3.384705 0.244055
wb_dma_ch_sel/assign_151_req_p0 0.645194 0.860907 1.166546 -2.368637 2.503758 0.967449 -0.850863 0.866151 -0.387783 -2.114481 -0.663205 -0.753421 -0.436514 -1.548434 -0.382936 1.138799 3.081009 -2.391362 0.884025 1.728200
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1/cond 3.119336 0.031589 2.781288 -0.690972 -0.066761 -0.473875 -0.929403 1.753189 -1.439255 -1.295508 -1.153734 1.327319 -2.902273 0.521360 0.341589 0.058980 1.334811 0.356974 2.162580 0.376035
wb_dma_wb_mast/reg_mast_dout -0.066308 -0.115831 -0.127540 -0.642146 -2.975698 -4.891684 0.244944 1.776783 -0.141553 0.158636 -1.668879 -2.582558 2.000879 -1.468788 2.033625 -1.037125 -3.703555 -2.530590 -1.997540 -0.570649
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1 0.881427 0.729088 -2.157927 1.421792 -1.147488 -0.653018 -1.203569 -1.394765 -0.735866 1.452261 -0.518116 1.283535 -1.080119 0.273288 -0.353877 -1.028999 -0.404585 0.024439 -1.952245 -1.133337
wb_dma_ch_sel/assign_100_valid -4.100419 2.030731 0.986162 -3.998924 2.703066 -2.800379 3.735520 2.300911 0.226289 -0.926401 0.708122 -0.299022 0.829995 0.612279 -2.204582 -0.234535 0.701582 -2.516694 -0.698872 5.305705
wb_dma_ch_sel/assign_131_req_p0 -1.134447 -0.998472 1.843836 -2.547157 -0.176557 0.077926 0.548011 -1.102958 -2.122722 -0.935943 1.889243 -0.208496 1.862881 -1.421734 -1.960669 -0.956465 2.235315 -0.576344 -0.424972 3.304824
wb_dma_ch_sel/assign_135_req_p0/expr_1 0.626846 0.900201 1.010055 -2.500266 2.507443 0.879322 -0.827792 0.706863 -0.190455 -1.971814 -0.601728 -0.958152 -0.408804 -1.553664 -0.412710 1.195177 3.098161 -2.605277 0.761059 1.858305
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.398133 -1.025086 0.246451 -2.284647 2.278060 -0.754299 0.052008 0.848221 -1.225641 -1.492942 0.395774 -0.467780 -2.316175 -0.835522 -1.599571 1.780411 2.444921 -1.011158 2.315301 2.570600
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2/expr_1 -0.660791 1.823252 5.613284 2.047199 -1.075170 1.667866 -1.061287 3.886114 0.794846 -1.188358 -2.329997 -0.386181 -1.248319 -0.016471 1.792374 0.170785 1.442954 -0.339474 2.690669 0.949497
wb_dma_ch_rf/assign_23_ch_csr_dewe/expr_1 5.459956 -0.967885 4.558151 -2.992995 -2.309227 -0.956547 1.173673 2.517684 -1.862059 -3.549953 0.662092 0.409133 -1.203681 1.416323 3.518270 1.993863 -1.754228 1.441275 1.595389 -2.841208
wb_dma_pri_enc_sub/wire_pri_out 1.068689 1.402621 0.534399 2.075588 -0.643059 0.974843 -1.315648 0.780461 -2.508438 -1.100042 -0.854596 2.336133 -1.510387 0.216897 0.755118 -0.724874 0.217141 1.286353 -0.570356 -1.609801
wb_dma_ch_rf/input_wb_rf_din -0.941354 3.589813 0.514890 -4.383940 -3.942216 -0.328167 0.831874 0.926689 0.257558 1.901382 -0.768145 -6.578083 1.099532 4.802073 2.341800 2.830821 -1.722887 -5.625393 -1.883996 5.905189
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/cond 4.762548 1.347935 2.006009 -1.886913 0.968509 -0.684617 -0.464407 -0.401349 1.692839 0.160624 -0.233753 2.368314 -0.535369 -0.097026 1.789912 -0.441232 -0.933077 -0.508479 -2.429217 -1.494468
wb_dma_ch_sel/assign_157_req_p0/expr_1 0.503134 0.859097 1.015251 -2.262106 2.539526 1.026366 -0.895769 0.753746 -0.422659 -2.065171 -0.642710 -0.872997 -0.461755 -1.534454 -0.491177 1.109841 3.264091 -2.422069 0.936928 1.805664
wb_dma_ch_sel/assign_139_req_p0 0.560013 0.934346 0.823508 -2.315888 2.469322 0.921671 -0.878234 0.757165 -0.160242 -1.892506 -0.686141 -1.055918 -0.448912 -1.634478 -0.343084 1.189822 2.870775 -2.585924 0.710280 1.832406
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.845259 0.745750 -2.209166 1.302541 -1.212971 -0.823360 -1.120669 -1.378864 -0.699742 1.526950 -0.500298 1.254552 -1.088921 0.280562 -0.393139 -1.071666 -0.486818 -0.082050 -2.047000 -1.042392
wb_dma_ch_sel/always_38/case_1 -0.533417 3.848784 1.763655 0.937981 0.121917 -0.668505 -1.523615 1.131347 3.606570 2.112564 -1.610146 2.669565 -0.795214 0.037856 -0.355716 0.180918 2.870836 -4.918210 -1.465007 -0.742121
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1 -2.510686 -0.119344 -0.527158 -2.307765 -2.235507 -2.417396 4.005852 1.781991 0.283081 0.962146 -1.631604 3.316390 -0.732162 0.043474 -3.138366 -0.131716 -2.980225 -3.392338 0.501104 0.977485
wb_dma/constraint_wb0_cyc_o 0.916577 0.773383 -2.265708 1.343955 -1.210285 -0.812784 -1.153820 -1.424649 -0.755651 1.544021 -0.444250 1.300532 -1.156583 0.283298 -0.424148 -1.089083 -0.430520 -0.081721 -2.102644 -1.055166
wb_dma/input_wb0_addr_i 0.278461 2.487812 -0.657446 -0.144152 -4.641686 -4.332519 -0.940866 -0.871337 -0.538164 3.488950 0.511732 -2.240997 -0.432801 -1.389253 0.311921 -0.281272 -3.422400 -4.958066 -5.194251 3.000885
wb_dma_de/input_mast1_drdy 1.516032 1.529597 -0.775446 -0.112023 -0.668608 -2.566771 -0.172973 0.374717 -2.732507 -0.138077 0.174983 2.336908 -2.165482 -0.301160 -0.249403 -0.940956 -0.382284 -0.406882 -2.440490 0.139298
wb_dma_ch_rf/always_19/if_1/block_1/if_1 0.101998 0.807469 -1.800150 0.038475 1.450169 0.152959 -0.006995 -0.956600 2.814141 1.348385 -0.376298 -0.731345 1.071317 -1.341098 0.933939 0.075348 -1.702662 -1.283586 -2.353200 -0.364367
wb_dma_wb_if/input_wb_ack_i 0.498913 0.819722 0.860022 -3.739121 -4.075532 -5.600077 -0.338783 1.069608 -0.335992 0.680087 -4.930905 -0.738639 3.374413 -1.947677 1.207180 -4.131862 -4.483483 -4.595111 -2.698741 -0.865993
wb_dma_ch_sel/wire_pri_out 1.115664 1.367359 0.524595 2.067747 -0.546358 1.004179 -1.317321 0.698167 -2.440644 -1.070571 -0.888282 2.378877 -1.501034 0.222753 0.688772 -0.726550 0.290083 1.298912 -0.554828 -1.605683
wb_dma_ch_rf/assign_3_ch_am0 1.597145 -1.080630 -2.192129 -1.348685 0.870277 -0.097382 0.975721 -0.313421 -0.000209 -0.801775 -0.282180 -1.446083 -1.658304 1.962166 0.143277 1.673331 -1.254096 0.462182 0.953501 -0.699683
wb_dma_rf/input_ch_sel -0.502627 -0.539830 -0.721451 1.203389 -2.885277 0.476841 0.844741 2.044696 1.487073 -0.788488 -3.455501 -1.353058 -1.238822 -6.927781 1.695226 -0.338043 -3.663820 -0.153221 -0.567644 -0.436161
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/stmt_1 -1.042112 -0.765664 -4.393691 0.382840 2.054651 -3.761400 0.256931 1.609954 -1.189138 0.989175 -1.103185 -1.952647 -1.213898 -3.034704 -1.090869 -0.534983 -4.914161 -0.139037 -1.253843 4.285438
wb_dma_de/always_23/block_1/case_1 -0.410057 0.589625 -2.465593 -2.856838 -2.975788 -1.608604 3.247642 1.005459 1.005407 -0.281430 -0.981295 2.097759 -1.042382 -1.532215 -1.504985 2.480245 -1.904491 -2.824153 -2.004454 -1.289876
wb_dma/wire_pause_req 0.767877 0.400196 -3.981445 0.335226 -1.860749 -0.445886 -0.203496 0.597830 -1.009006 -0.047974 -2.695523 2.125808 -1.981457 -6.815663 -0.450341 0.532241 -2.877976 -2.688171 -3.030450 -1.193299
wb_dma_wb_if/input_mast_go 0.926884 0.795441 -2.175633 1.328399 -1.145189 -0.733763 -1.173561 -1.382284 -0.802438 1.462476 -0.491718 1.360558 -1.186276 0.282290 -0.432819 -1.072011 -0.343731 -0.040729 -1.994485 -1.042753
wb_dma_ch_rf/input_de_csr 1.102587 -0.117951 3.323397 0.337525 -2.559965 0.312133 0.871461 3.189274 -0.522780 -2.083746 -1.619490 0.294475 0.123451 -0.531330 3.459046 -0.193901 -2.974993 1.292962 1.705990 -2.891809
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.054605 1.320748 0.566222 2.036473 -0.541667 1.014130 -1.272889 0.732483 -2.386181 -1.111207 -0.885225 2.318430 -1.439479 0.230140 0.716538 -0.774350 0.241010 1.264945 -0.484365 -1.615346
wb_dma_de/input_mast0_din 1.658905 -0.876161 3.034936 1.500758 -3.751095 0.844370 0.148062 4.276002 -1.469625 -2.687468 -2.104850 -2.443969 -1.671498 1.172334 4.341829 1.702197 -2.774999 1.725311 4.096157 -2.679061
wb_dma_pri_enc_sub/always_3 1.102770 1.370267 0.638013 2.054719 -0.512929 1.043606 -1.264832 0.788899 -2.437007 -1.171356 -0.844267 2.350291 -1.441156 0.241343 0.751623 -0.751994 0.303979 1.312234 -0.458846 -1.644171
wb_dma_pri_enc_sub/always_1 1.084164 1.384842 0.579552 2.107337 -0.586903 0.983112 -1.293826 0.804098 -2.467874 -1.131209 -0.873376 2.415658 -1.477733 0.196902 0.763614 -0.768708 0.204032 1.313189 -0.539427 -1.670120
wb_dma_ch_sel/reg_adr0 -4.389544 0.445144 0.201592 1.485068 -0.892411 -2.319394 0.336099 3.990186 -4.268997 -0.552797 -0.124142 -2.974635 -0.436228 -2.561585 -0.443486 -0.652161 -1.401479 -0.850074 0.243307 6.997029
wb_dma_ch_sel/reg_adr1 -2.847785 0.529312 0.152895 -1.119042 -2.257832 0.920140 0.291768 -2.114459 -0.925979 0.116354 0.925304 0.578455 3.266900 0.816032 -1.958115 -1.164338 1.990210 -0.765089 -1.860068 -0.141602
wb_dma_ch_sel/assign_1_pri0 3.626611 -1.365048 2.888218 -3.911297 3.670736 0.258208 0.747176 -0.142541 -1.098408 -3.104513 1.998651 2.911049 -0.492100 -0.855700 -1.253629 1.088219 2.629789 1.006213 1.178419 0.141773
wb_dma_ch_pri_enc/wire_pri26_out 1.124439 1.328312 0.587564 2.084268 -0.489810 1.067804 -1.308630 0.721725 -2.437262 -1.110076 -0.869385 2.412928 -1.460741 0.200159 0.703048 -0.751801 0.298900 1.305394 -0.463466 -1.638722
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.246515 -1.092175 0.241902 -2.275007 2.334933 -0.833061 0.192486 0.914801 -1.226103 -1.466770 0.445835 -0.464541 -2.267333 -0.902322 -1.631451 1.646548 2.347996 -0.927158 2.344483 2.585284
wb_dma_de/assign_63_chunk_cnt_is_0_d/expr_1 3.878331 1.554817 -0.278726 -1.494315 2.834833 -0.156429 -0.601477 -0.650674 -0.359233 -1.004751 0.474586 2.916043 -1.264217 -1.489377 0.437610 0.350124 0.209642 -0.567646 -3.046911 -0.905814
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/stmt_1 4.519640 1.122305 -0.552919 -2.969885 -1.742043 0.584560 -0.961103 0.936613 -2.769525 -1.479467 2.674305 -7.256789 -5.335627 5.382844 1.994463 8.480375 3.098404 -3.887902 1.721449 4.487800
wb_dma/wire_ptr_set 0.309818 0.585638 2.762469 0.822525 0.612926 1.848335 -0.243984 2.125210 -1.748052 -2.619082 -0.404459 1.203658 -0.441804 -0.082451 1.120795 0.311565 0.721428 1.423700 1.495310 -0.687999
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1 1.068830 1.397969 0.512038 2.124907 -0.598908 1.017069 -1.338269 0.740882 -2.457270 -1.096453 -0.895027 2.358193 -1.496216 0.230087 0.779479 -0.779884 0.252617 1.306214 -0.548735 -1.668489
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/cond 4.655857 1.328039 1.823049 -1.958420 1.017073 -0.802756 -0.444959 -0.462052 1.691354 0.209546 -0.227213 2.252302 -0.565286 -0.235396 1.641712 -0.391569 -0.848745 -0.647560 -2.503352 -1.280675
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.282496 -0.999950 0.261822 -2.291986 2.230572 -0.964169 0.192754 0.945097 -1.199779 -1.423620 0.375199 -0.420748 -2.216328 -0.925916 -1.567999 1.614371 2.205194 -1.014781 2.186253 2.573735
wb_dma_ch_arb/inst_check_wb_dma_ch_arb 2.785466 -0.559610 0.941714 -3.681851 2.070102 -1.369504 0.692052 -0.481451 -0.814504 -1.269990 1.762169 1.266032 -0.988836 -0.274089 -1.272593 1.176677 1.819113 -0.679737 -0.178713 1.241179
wb_dma_de/reg_ptr_set -1.943686 3.016929 4.113044 3.189671 2.422787 0.668754 0.208227 3.961213 4.681640 -0.361565 -1.690781 -0.031779 -1.397738 -1.220575 2.154322 0.089719 1.347443 -0.693213 1.187219 0.108058
wb_dma/wire_dma_nd 3.633557 -1.354284 2.826297 -3.919653 3.651417 0.246453 0.718722 -0.159537 -1.061212 -3.019782 1.986693 2.876837 -0.470208 -0.837969 -1.213316 1.061483 2.634638 0.992253 1.185806 0.102354
wb_dma_rf/assign_3_csr -0.336060 0.906665 -0.864733 0.456921 -1.174688 0.384024 -0.754814 0.349920 0.880709 1.709606 -1.016535 1.330070 0.849231 0.399142 0.026472 1.033319 -1.159902 -2.760887 -0.580290 -1.104080
wb_dma_rf/assign_4_dma_abort 2.311342 0.304963 0.747071 -0.272532 1.617117 0.052041 -1.090259 1.565211 -3.472897 -2.429290 -0.456138 1.841923 -3.514452 -0.665992 -0.847136 0.795311 2.403741 0.291891 1.633275 0.914731
wb_dma_ch_sel/assign_123_valid 1.691535 0.365698 1.126263 -1.421139 4.180698 1.129538 -0.171227 2.005677 -0.261857 -2.628915 -0.306600 -0.145297 -1.717541 -2.201918 0.358926 2.121947 1.473164 -0.884691 1.486623 1.608962
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/cond 3.726231 -2.073224 1.755675 -4.195321 0.205432 -2.332506 1.680403 -1.403406 -0.651339 -0.352397 3.464252 1.366404 -2.012238 0.757715 -1.886806 1.650224 2.392146 -0.155818 0.584710 1.572537
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_2/expr_1 0.088670 0.784655 -1.685861 -0.015052 1.315120 0.083779 0.031704 -0.872399 2.650874 1.251475 -0.337875 -0.724557 1.024597 -1.299353 0.910391 0.017076 -1.689703 -1.242112 -2.287411 -0.353031
wb_dma_rf/wire_ch4_csr -1.457351 0.773682 0.302001 -2.374079 -0.563608 -4.180495 2.616807 1.293759 0.453230 0.740595 -0.185010 -1.223622 1.226693 0.112671 1.377548 -2.442410 -3.289694 -2.288654 -1.553534 1.022831
wb_dma_rf/always_1/case_1/cond -0.947416 3.829373 -3.735845 -0.302380 -2.872390 -4.971670 -1.315766 -0.481730 0.354437 5.524941 1.556088 0.648164 2.871975 -4.033178 0.053467 -0.282340 -5.121260 -4.119187 -8.043917 3.752365
wb_dma_ch_rf/assign_14_ch_adr0_we/expr_1/expr_1 -1.985437 -0.288567 -2.518243 -0.005525 1.390472 -3.952337 1.441206 2.790595 -2.556613 -0.071039 0.471496 -2.844916 -1.723389 -1.659393 -0.638869 0.298554 -3.643394 -0.567617 -0.422324 5.525891
wb_dma_ch_pri_enc/wire_pri0_out 1.109979 1.370928 0.532679 2.048795 -0.581612 0.980207 -1.281982 0.727715 -2.417448 -1.076416 -0.893753 2.426525 -1.451295 0.165155 0.726289 -0.792673 0.235167 1.312873 -0.575976 -1.647659
wb_dma_ch_rf/assign_10_ch_enable -2.510725 -0.202038 -0.568760 -2.306263 -1.911743 -2.134652 4.055203 1.824681 0.466318 0.846696 -1.498514 3.373982 -0.648235 -0.075588 -3.128441 0.162431 -2.982183 -3.353296 0.536340 0.831508
wb_dma_wb_slv/reg_slv_we -1.978736 1.850177 -0.691076 -2.411322 -3.641759 -5.456599 2.022470 0.162671 -1.107351 -0.244988 -0.185502 -2.547410 -0.208580 -0.724854 0.685263 -3.938944 -0.175523 2.046891 -4.788015 2.600750
wb_dma_wb_if/wire_mast_dout -0.194210 0.010881 -0.113854 -0.775291 -3.207966 -5.259090 0.423089 1.776752 0.068640 0.309760 -1.539017 -2.619541 2.274786 -1.584344 2.150845 -1.169737 -4.071683 -2.761811 -2.517454 -0.542814
wb_dma_ch_rf/wire_ch_enable -2.614519 -0.133811 -0.724821 -2.272179 -1.945118 -2.393124 4.138552 1.825863 0.433261 0.982621 -1.521076 3.523333 -0.687984 -0.251009 -3.209238 -0.078100 -3.197181 -3.387204 0.328464 0.942584
wb_dma_rf/wire_csr_we 2.117661 1.605091 -3.654369 0.153236 1.067578 -0.306550 -1.882174 0.759007 -2.712087 -2.183190 -1.379597 -0.346574 -2.703210 -5.459817 1.339216 0.812874 0.164502 -0.453318 -2.772993 -0.508285
wb_dma_de/assign_78_mast0_go/expr_1/expr_1/expr_1 0.833907 0.747579 -2.139434 1.249028 -1.182666 -0.796152 -1.083131 -1.351689 -0.722263 1.464805 -0.426738 1.212005 -1.068191 0.304699 -0.393365 -1.053337 -0.465722 -0.058731 -2.001011 -0.966046
wb_dma_ch_sel_checker/input_dma_busy -0.516213 1.469543 0.835520 0.998115 -0.961814 0.211118 -0.306373 1.837646 -1.515875 -0.876220 -0.611006 -0.435157 -1.013237 0.486450 1.106785 0.433922 -0.067821 -0.346095 0.166169 0.530466
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.893832 0.775649 -2.164337 1.326702 -1.173162 -0.750913 -1.168306 -1.390678 -0.750771 1.451754 -0.492799 1.293576 -1.117302 0.258510 -0.412623 -1.061143 -0.431018 -0.023050 -1.985474 -1.080333
wb_dma_ch_rf/assign_9_ch_txsz 1.010911 4.124318 3.816093 -0.379431 -0.870856 0.220059 -0.821431 -1.850155 2.337441 0.556055 -0.101717 2.920157 2.398753 -0.202287 0.786391 -2.111174 0.829422 -1.040293 -7.151889 -0.870561
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.691102 0.230388 2.706408 0.826995 0.316004 0.719776 -0.766207 1.884339 -3.044881 -1.941329 -0.623069 0.417048 0.827845 -1.020750 0.899104 -1.970422 -0.310587 1.613694 0.798630 1.290332
wb_dma_de/assign_65_done 4.814998 1.323685 1.852651 -1.981491 1.016161 -0.775833 -0.483807 -0.450412 1.559901 0.126479 -0.174661 2.301333 -0.687373 -0.104360 1.619497 -0.341824 -0.732707 -0.576843 -2.414047 -1.290987
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1/expr_1/expr_1 0.256466 2.310755 2.696301 0.254000 -0.886530 -2.092419 -0.152595 2.389790 -0.079638 -1.302181 -0.911613 1.957500 -3.093874 -0.920708 -0.043921 -0.398881 3.463804 -1.683822 0.493733 -1.063177
wb_dma_de/always_2/if_1/if_1 -3.030858 -0.450375 -1.339896 0.007821 2.369061 -5.584938 3.913427 1.378841 0.587646 0.266426 1.626444 -0.541625 -1.593343 -0.155401 -1.287381 -2.107155 -2.079407 0.832924 -0.849076 2.290838
wb_dma_ch_sel/assign_154_req_p0/expr_1 0.606119 0.915591 1.022221 -2.409919 2.538418 0.835734 -0.742827 0.807148 -0.263776 -2.016001 -0.619787 -0.864244 -0.432055 -1.600932 -0.352909 1.154065 2.886477 -2.479711 0.750019 1.830830
wb_dma_ch_sel/assign_156_req_p0/expr_1 0.593902 0.961939 0.957573 -2.440363 2.420984 0.787559 -0.745609 0.806226 -0.263784 -1.948991 -0.658694 -0.881658 -0.438992 -1.590581 -0.367383 1.070026 2.906331 -2.598474 0.630840 1.818329
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.129559 1.269499 0.605363 2.036431 -0.485758 1.071727 -1.313049 0.662240 -2.379243 -1.129401 -0.823027 2.419266 -1.366558 0.171969 0.720867 -0.786557 0.245802 1.393137 -0.485656 -1.698430
wb_dma_ch_rf/always_9/stmt_1/expr_1 2.356758 0.263400 0.764766 -0.372976 1.721439 0.099686 -1.064311 1.518505 -3.470108 -2.482296 -0.405963 1.884060 -3.580751 -0.715478 -0.944461 0.885424 2.504120 0.277653 1.676672 0.945923
wb_dma_ch_sel/assign_112_valid 1.660190 0.443127 1.156985 -1.431227 4.032956 1.036204 -0.108987 2.013684 -0.138476 -2.594079 -0.424083 -0.166393 -1.612859 -2.222130 0.471156 1.994288 1.250389 -0.985717 1.334463 1.568807
wb_dma_de/always_23/block_1/case_1/block_8 -0.581332 1.799911 5.569017 2.071366 -1.163821 1.615060 -1.130099 3.814867 0.873884 -1.088076 -2.390152 -0.483142 -1.262808 0.056324 1.842326 0.209312 1.377898 -0.389127 2.715889 0.973261
wb_dma_de/always_23/block_1/case_1/block_9 -0.693561 1.769772 5.396443 2.092854 -1.207101 1.577618 -1.047932 3.745244 0.904582 -1.026139 -2.361971 -0.532027 -1.159555 0.021623 1.848184 0.159924 1.261584 -0.353892 2.642731 0.937203
wb_dma_ch_rf/assign_28_this_ptr_set 0.207522 0.003624 1.125065 0.927073 -0.792566 0.967940 0.685886 3.015361 -2.666689 -3.290243 -0.897435 0.830010 -0.612796 -1.802638 2.172835 0.638978 -1.851508 1.362206 1.259505 -2.430221
wb_dma_ch_rf/always_22 1.788691 -1.093276 -2.255267 -1.504947 0.837007 -0.141680 0.962151 -0.354438 0.095570 -0.807849 -0.339095 -1.438429 -1.690411 2.049974 0.181712 1.696168 -1.334511 0.412654 0.844295 -0.877086
wb_dma_de/always_23/block_1/case_1/block_1 -0.045195 1.317584 -0.962895 -2.943813 -1.924382 -2.113861 2.985730 2.322832 0.757196 -0.087078 0.001935 2.153844 -0.371212 2.509064 -0.352726 3.442415 -1.961020 -3.265457 -0.413866 -1.778231
wb_dma_de/always_23/block_1/case_1/block_2 -0.717668 0.480434 -1.944371 -0.235000 -3.109307 -0.723788 0.315206 -0.445487 0.685149 1.485630 -1.675720 2.081804 -0.232845 -4.921771 -1.668584 -0.251286 -1.574507 -2.892788 -3.444704 0.232275
wb_dma_de/always_23/block_1/case_1/block_3 2.984486 0.334042 0.079886 -2.363397 -0.154483 -3.633511 2.701572 -0.440319 -0.466832 -0.456213 5.074492 2.112420 -1.876151 2.519850 -0.687676 2.643381 0.176740 0.654400 -3.073787 -0.095901
wb_dma_de/always_23/block_1/case_1/block_4 4.140775 -0.289548 0.029436 -1.491673 0.800427 -3.641601 3.285686 0.236511 0.155084 -0.440361 5.066128 2.803270 -2.587752 2.047320 0.112159 3.152162 -1.890623 2.079514 -2.843002 -0.726680
wb_dma_ch_rf/always_27 0.364664 3.081638 1.621160 0.469325 0.642795 -1.741721 -0.110122 2.066978 2.065696 -0.712828 -1.250203 1.552943 -2.500551 -2.077190 0.873334 -0.220925 2.243620 -2.523832 -1.115280 -1.480838
wb_dma_de/always_23/block_1/case_1/block_7 -1.800869 1.677056 4.423840 -1.609542 -2.602621 0.981539 0.906897 5.074339 0.730016 -2.000481 -5.720277 -0.898236 0.574559 -0.017995 2.597505 -1.056602 -1.415825 -2.037522 3.849641 -0.473408
wb_dma/assign_4_dma_rest -0.091493 -0.555216 -1.469462 0.160198 -1.369626 -0.724155 0.910390 1.029251 -1.017354 -0.864109 -0.550704 -0.295660 -0.232902 -1.697823 1.127803 0.377496 -2.539532 0.066837 -0.064292 -1.864899
wb_dma_ch_rf/always_23/if_1 -2.841885 0.549765 0.126433 -1.026320 -2.351478 0.828840 0.323278 -2.072889 -0.895671 0.195583 0.918384 0.617306 3.265550 0.748468 -1.899925 -1.239514 1.793834 -0.703211 -1.940919 -0.129453
wb_dma_ch_sel/reg_ndr_r 3.602719 -1.381068 2.881729 -3.900435 3.707222 0.268306 0.755428 -0.128199 -1.086513 -3.052845 1.975261 2.917941 -0.425007 -0.876998 -1.218219 1.024711 2.615952 1.066478 1.232069 0.077604
wb_dma_de/assign_66_dma_done/expr_1 1.251171 2.547385 1.412060 1.258981 1.790244 -1.907393 0.593521 3.047737 2.311594 -0.847040 -0.994579 2.023792 -3.359658 -2.688524 1.646299 0.428991 0.192158 -1.217831 -0.857589 -1.621913
wb_dma_ch_sel/reg_req_r -0.681801 1.211305 3.798238 2.060974 -2.578449 0.705683 -0.174928 4.617872 -0.030027 -1.736744 -2.765286 -0.864982 -1.470761 -1.581619 2.813273 0.572106 -1.128979 -0.484326 2.412499 -0.695340
wb_dma_ch_rf/reg_pointer_r -2.094457 0.538713 0.371949 -0.757212 -1.430293 -2.219112 1.499098 1.391582 0.322227 1.064545 -0.875617 -0.827998 3.894925 -1.042528 2.587872 -2.883476 -6.060855 -1.109488 -2.984524 -0.502155
wb_dma_ch_sel/assign_105_valid 1.575149 0.332170 1.023791 -1.434506 4.165583 1.050253 -0.049073 1.969013 -0.125503 -2.573339 -0.329896 -0.111777 -1.548128 -2.250928 0.416567 1.959260 1.198218 -0.826661 1.350533 1.503154
wb_dma_ch_pri_enc/wire_pri5_out 1.067928 1.389390 0.511366 2.164672 -0.601906 1.013678 -1.343774 0.728744 -2.462591 -1.070808 -0.887417 2.403437 -1.440265 0.159895 0.750968 -0.791965 0.202743 1.321208 -0.598518 -1.670529
wb_dma_ch_sel/always_39/case_1 3.693547 -1.388284 2.836826 -3.885239 3.642509 0.330233 0.683332 -0.199693 -1.075119 -3.057163 1.975370 2.804596 -0.515452 -0.801765 -1.198164 1.142956 2.700282 0.975945 1.232936 0.125925
wb_dma_ch_sel/always_6 -0.547771 1.715302 5.580034 2.100016 -1.115087 1.745014 -1.096456 3.925723 0.705223 -1.282143 -2.431414 -0.406336 -1.280698 0.075058 1.893529 0.209687 1.356681 -0.179157 2.878634 0.855583
wb_dma_ch_sel/always_7 1.141982 0.378095 4.952802 0.260074 -1.260436 1.141658 0.031703 2.275388 0.479424 -1.360311 -1.087420 0.594612 0.399912 1.263449 2.473282 -0.568936 -0.516758 1.401725 1.914270 -1.234747
wb_dma_ch_sel/always_4 0.387958 3.615633 2.681471 0.269870 1.796983 -1.205927 -1.052656 1.065152 3.186941 0.394033 -0.940871 1.458225 -2.175075 -0.623077 -0.095812 -0.680010 4.282578 -2.824917 -1.236864 0.444316
wb_dma_ch_sel/always_5 0.217691 3.408629 1.643616 1.892236 1.362028 -0.869902 -0.782558 2.061440 3.808107 1.912454 -1.324542 3.366825 -1.595381 -0.572116 0.387265 0.572347 0.939461 -3.305939 -1.352837 -0.958406
wb_dma_ch_sel/always_2 3.634940 -1.408607 2.766340 -3.979384 3.650742 0.238800 0.751292 -0.268748 -1.077768 -3.011224 2.047412 2.858872 -0.455587 -0.852670 -1.271914 1.103819 2.663639 0.986177 1.191434 0.168839
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1 1.405105 -1.763081 1.089498 -3.878731 -1.152686 -2.071364 0.452666 -1.133494 -1.123500 -0.023383 1.748613 -1.035164 -2.181922 0.664563 -2.788850 1.241607 4.443772 -2.216912 2.158062 3.132790
wb_dma_ch_sel/always_1 -0.608161 1.093447 3.850002 2.177914 -2.323349 0.956484 -0.247353 4.633652 -0.185612 -1.886967 -2.780860 -0.746073 -1.566898 -1.587032 2.735639 0.619401 -0.996052 -0.225558 2.622066 -0.774825
wb_dma_ch_arb/always_2/block_1/case_1/cond 0.243679 0.655277 2.785695 0.799192 0.583233 1.805420 -0.187805 2.175395 -1.755829 -2.628966 -0.448582 1.122823 -0.431511 -0.125352 1.141837 0.315237 0.695456 1.345436 1.487348 -0.623786
wb_dma_ch_sel/always_8 0.248437 0.100903 1.268278 0.906255 -0.811777 0.983910 0.679351 3.072314 -2.663413 -3.335863 -0.941502 0.878112 -0.648133 -1.790254 2.173534 0.618072 -1.836946 1.361194 1.306186 -2.362023
wb_dma_ch_sel/always_9 0.247268 0.639531 2.785628 0.852597 0.606301 1.834405 -0.257665 2.178144 -1.790510 -2.628951 -0.401928 1.129475 -0.451059 -0.078122 1.131079 0.325292 0.718283 1.411569 1.539788 -0.640079
wb_dma_pri_enc_sub/always_1/case_1/stmt_2 1.085489 1.378821 0.584535 2.033975 -0.526301 1.059012 -1.312560 0.743097 -2.410131 -1.137216 -0.858438 2.384767 -1.455794 0.191386 0.747361 -0.745096 0.232682 1.293915 -0.507439 -1.640584
wb_dma/wire_ch1_adr1 -1.944769 -0.003139 0.156718 -0.036431 -0.867456 0.913251 1.118909 -0.892630 -0.666615 -0.279482 1.196793 1.364844 2.215168 0.118502 -1.079099 -0.448227 -0.149152 0.891745 -1.474812 -0.461095
wb_dma_ch_rf/wire_ch_txsz 0.627637 4.206202 4.068307 -0.241372 -1.058352 0.370177 -0.761312 -1.702635 2.054538 0.412253 -0.112262 2.863896 2.556627 0.067494 0.766942 -2.199800 1.032983 -0.895769 -6.986760 -0.838649
wb_dma_ch_sel/assign_99_valid -3.762270 2.073834 1.024182 -4.189040 2.522753 -2.521569 3.521878 1.930469 0.336532 -0.783130 0.689177 -0.236437 1.010799 0.792222 -2.193331 -0.217904 0.783439 -2.621698 -0.901264 5.185924
wb_dma_ch_rf/always_23/if_1/block_1/if_1/cond -2.689549 0.610813 0.131345 -1.102102 -2.245869 0.832149 0.223267 -2.083849 -0.809595 0.188963 0.864428 0.572232 3.125748 0.746958 -1.856568 -1.129470 1.907483 -0.883862 -1.929703 -0.079019
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_1 -0.851889 0.327914 -0.132287 -3.842350 -3.020930 -4.144206 4.747417 1.175925 0.094411 0.328808 0.737892 -0.215792 -1.707363 -0.108828 -1.124464 -0.731673 -1.848567 -0.132249 -1.635512 3.578028
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_2 1.436100 2.896173 -3.274195 0.508296 -0.655798 1.284172 -4.161363 -1.617541 -0.441913 1.527846 -1.822524 -2.934221 -2.910341 0.454427 -0.383991 2.076408 3.636913 -4.703922 -1.414808 1.891040
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1/stmt_1 -2.481133 0.273968 2.664711 0.662426 -0.479424 1.596323 0.254283 0.897149 -3.454267 -2.042085 0.485119 1.626986 3.002367 -0.906863 -0.160820 -2.341436 -0.426009 2.228948 -0.697914 0.882970
wb_dma_ch_pri_enc/always_4/case_1 1.065736 1.334760 0.558979 2.012273 -0.527335 0.974806 -1.283324 0.764323 -2.420178 -1.135752 -0.863671 2.359536 -1.483312 0.186519 0.725069 -0.722699 0.282239 1.284756 -0.506118 -1.574139
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1 3.941597 -0.058530 0.230916 -1.545822 0.987770 -3.494278 3.264698 0.410656 0.273946 -0.559502 5.060920 2.739070 -2.579811 1.979650 0.157305 3.245338 -1.583397 1.869351 -2.801765 -0.570757
wb_dma_de/always_23/block_1 -0.614365 0.606122 -2.485573 -2.832506 -3.282509 -1.734183 3.219785 0.972158 0.853081 -0.120453 -0.897866 1.931980 -1.003883 -1.259189 -1.636182 2.439477 -1.818258 -2.845719 -1.974343 -1.048693
wb_dma_ch_rf/always_22/if_1 1.730648 -1.146387 -2.227712 -1.411680 0.924671 -0.105364 1.013996 -0.347451 0.053336 -0.838398 -0.263990 -1.472047 -1.695312 2.090454 0.173817 1.751824 -1.258361 0.456293 0.974317 -0.821926
wb_dma_de/wire_mast1_dout 2.807973 -0.342746 2.837638 -0.630572 -3.546212 -0.674768 0.062483 0.229376 1.472782 0.671632 -0.137367 -1.589569 0.233868 3.716801 2.785207 0.389496 -1.705092 0.792038 0.538674 -1.749892
wb_dma_ch_rf/always_4/if_1/block_1/if_1/if_1 -1.334417 0.035445 0.148067 -0.789333 -1.383947 -1.731183 0.738383 0.233377 -0.065915 0.429702 -0.671813 -1.292230 1.645461 -0.108442 1.134105 -2.499358 -1.897315 0.254318 -1.652698 0.146724
wb_dma_de/always_8/stmt_1 4.012615 1.517831 -0.273420 -1.452734 2.922428 -0.016346 -0.711762 -0.745767 -0.456815 -1.039877 0.489676 2.978203 -1.351944 -1.356250 0.402467 0.405999 0.391401 -0.497139 -2.861082 -0.935157
wb_dma_ch_rf/assign_18_pointer_we/expr_1 -1.348110 0.020992 0.049234 -0.774193 -1.266027 -1.562869 0.663029 0.193613 -0.072907 0.413083 -0.577568 -1.217880 1.565749 -0.101638 1.026760 -2.359132 -1.742299 0.294042 -1.544052 0.194939
wb_dma_ch_rf/wire_ch_done_we 3.243674 0.830110 1.133791 -0.439088 1.196042 -0.220199 -1.056368 0.856734 1.149269 -0.000697 -1.553393 0.684566 -1.892462 -0.675780 1.330578 0.025336 -0.304928 -0.757231 -0.007400 -0.147954
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.338626 -1.027456 0.265245 -2.351674 2.264748 -0.872480 0.150734 0.912457 -1.199378 -1.464771 0.379216 -0.496661 -2.295960 -0.863422 -1.576780 1.695804 2.361282 -1.025180 2.317801 2.568716
wb_dma_wb_slv/wire_wb_ack_o 0.036338 0.133212 1.066565 -0.811550 -1.722646 -2.194875 -0.602715 -0.225833 0.411177 1.267562 -1.972386 0.592709 1.858240 -2.458829 0.244412 -3.386802 -2.688806 -1.753584 -1.509937 -0.348219
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1 -2.383489 0.229427 2.728520 0.681375 -0.416436 1.601606 0.176522 0.911791 -3.561935 -2.124729 0.497441 1.648766 2.922606 -0.922390 -0.096901 -2.331367 -0.410437 2.320624 -0.669003 0.952001
wb_dma_de/reg_ld_desc_sel 2.249890 -1.595348 -3.958318 -2.999364 5.958317 -0.616819 1.512576 -0.318252 0.108516 -1.672322 1.882645 2.652950 0.519640 -4.587407 -2.563136 2.916579 -2.972451 0.683549 -2.625684 1.096699
wb_dma_wb_mast/assign_2_mast_pt_out -0.000606 0.105304 1.287560 -0.987053 -1.558596 -2.116050 -0.581775 -0.082736 0.380992 1.033168 -2.114001 0.536357 1.936456 -2.414084 0.252911 -3.360364 -2.554134 -1.799246 -1.276788 -0.285972
wb_dma_ch_sel/input_ch0_csr 1.330552 1.367552 -0.988451 0.444545 -0.496516 -3.774788 0.245884 1.250317 1.582518 2.453826 1.705977 -0.766809 -1.482411 -0.357180 2.555375 1.639617 -2.398701 -4.687668 -1.600838 -1.113187
wb_dma/wire_dma_done_all 4.141634 0.561245 4.050097 -3.277982 2.156311 0.081987 0.559028 0.768078 2.402117 -1.289045 0.336408 1.029715 0.376314 -0.367618 2.056973 0.763653 -0.282850 -0.575581 -0.490350 -0.371025
assert_wb_dma_rf/input_ch0_am1 -0.763328 0.736845 -0.183397 0.901443 -0.565235 -2.770096 -0.645675 0.065661 0.211316 0.907332 -0.235554 -0.451013 0.471486 -1.158347 0.551482 -2.419551 -0.380522 -0.070690 -1.285196 -0.084411
wb_dma_ch_arb/reg_state -2.059075 -1.364488 3.213506 -0.721514 -4.480970 -3.922792 2.849451 1.640850 -3.976398 -1.540484 2.233364 2.433047 -1.224776 -0.857824 -2.065471 -2.203573 2.062821 0.936911 0.735860 1.025063
wb_dma_de/assign_83_wr_ack 4.757043 1.300304 2.092843 -1.851375 0.846977 -0.716684 -0.445584 -0.302295 1.485127 0.018238 -0.257676 2.463449 -0.650876 -0.113619 1.740187 -0.521391 -0.852467 -0.377399 -2.345089 -1.508980
wb_dma_de/always_23/block_1/case_1/block_10/if_2/block_1 -0.715942 1.797781 5.591231 2.103601 -1.162239 1.677401 -1.080711 3.940958 0.737520 -1.192322 -2.395219 -0.485791 -1.224421 0.032379 1.869606 0.178887 1.368666 -0.249018 2.821124 0.944131
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1 2.931098 0.399213 0.076520 -2.338124 -0.303847 -3.692858 2.747849 -0.522950 -0.262361 -0.417936 4.876227 2.284394 -1.694043 2.479944 -0.673325 2.434953 0.006597 0.666556 -3.351514 -0.383227
wb_dma_ch_sel/assign_153_req_p0/expr_1 0.564264 0.893110 0.920895 -2.431933 2.619260 0.834324 -0.780179 0.758715 -0.092982 -1.936674 -0.653013 -0.944846 -0.400677 -1.683770 -0.409639 1.134121 2.912950 -2.570472 0.712711 1.885994
wb_dma_wb_mast 0.438173 0.246220 1.324059 -4.280777 -4.956516 -5.513503 -0.148541 0.311885 -0.275576 0.602773 -4.137296 -1.239426 3.216494 -1.704855 0.736179 -3.772057 -2.779295 -5.325968 -2.073822 -0.998601
wb_dma_ch_sel/assign_124_valid 1.681503 0.358913 1.128142 -1.493145 4.095484 0.973163 -0.069656 1.927703 -0.078209 -2.522730 -0.352088 -0.027690 -1.512789 -2.268687 0.391342 1.940223 1.169235 -0.936244 1.261428 1.500175
wb_dma_de/always_18/stmt_1 -2.175007 1.090985 1.104549 -4.867553 -1.779747 0.251743 0.336311 -0.159418 0.538471 -0.062568 -3.859153 -0.960698 3.160596 2.341517 -0.751063 -2.523321 1.561293 -3.353781 1.583332 0.492117
wb_dma_ch_rf/wire_ch_csr_dewe 5.481776 -1.016231 4.678100 -3.033895 -2.252243 -0.914037 1.230781 2.476390 -1.769395 -3.542438 0.707573 0.433229 -1.137867 1.451953 3.503178 1.976765 -1.703892 1.460879 1.618418 -2.831170
wb_dma_ch_pri_enc/input_pri2 0.270050 0.573062 2.712748 0.790626 0.646409 1.753624 -0.196431 2.092065 -1.706464 -2.566689 -0.415594 1.195942 -0.385360 -0.135452 1.113222 0.265261 0.664266 1.369179 1.476021 -0.642862
wb_dma_ch_pri_enc/input_pri3 0.350204 0.527679 2.775868 0.749136 0.723827 1.881713 -0.220923 2.053492 -1.707516 -2.615109 -0.390735 1.248044 -0.365828 -0.124676 1.110826 0.288925 0.727923 1.487517 1.538224 -0.715383
wb_dma_ch_pri_enc/input_pri0 0.819637 -0.856386 1.954947 -0.217773 1.640108 1.681902 0.062350 0.315921 -0.249174 -1.776895 0.236153 1.640677 0.608470 -0.545305 0.056264 -0.148111 0.804897 1.760825 1.430032 -1.203705
wb_dma_de/input_txsz 2.271063 3.173488 3.394752 -1.225561 -0.016517 0.500920 -0.087296 -0.894080 1.604736 0.132962 0.779509 3.984548 1.115971 -0.437857 0.467863 -0.501480 0.533386 -0.993117 -5.013298 -0.901131
wb_dma_wb_if/input_slv_pt_in -0.037103 0.253549 1.134003 -0.829934 -1.595630 -2.180810 -0.661632 -0.094363 0.263278 1.084559 -2.019028 0.545431 1.730770 -2.438380 0.226251 -3.286689 -2.462989 -1.853323 -1.444750 -0.158967
wb_dma_de/always_23/block_1/case_1/block_9/stmt_3 -1.443136 -0.478233 -0.726888 1.379324 0.222762 0.574925 -0.609393 1.331340 -0.445155 -0.200723 -1.341702 -1.750448 -1.323856 -0.552377 -0.369187 0.611800 0.639767 -0.319362 2.467983 1.368256
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1 2.300433 0.282454 0.571162 -0.195562 1.586307 0.062106 -1.167717 1.496043 -3.554954 -2.350816 -0.509300 1.829081 -3.647161 -0.685315 -0.903095 0.827939 2.436324 0.257892 1.614576 0.932233
wb_dma/wire_de_adr1_we -0.894298 0.614921 -0.060103 -1.015270 -1.498875 -0.124301 -0.794461 -1.180456 -0.174905 0.515312 -0.262517 -0.767208 1.014533 0.582225 -0.815829 -0.783479 1.900126 -1.698763 -0.590534 0.367349
wb_dma_ch_sel/assign_6_pri1 1.141243 1.395367 0.546764 2.073534 -0.540572 0.948407 -1.339605 0.751661 -2.456791 -1.107072 -0.877192 2.388047 -1.522336 0.225928 0.709756 -0.775569 0.273689 1.284889 -0.539713 -1.592399
wb_dma_ch_rf/input_de_csr_we 5.680192 -0.984464 4.724078 -3.026484 -2.241022 -0.782421 1.182544 2.560396 -1.845766 -3.715084 0.653069 0.509614 -1.213867 1.371196 3.597000 2.094808 -1.725255 1.502825 1.698175 -3.000803
wb_dma_ch_sel/assign_129_req_p0/expr_1 3.430499 -1.564644 1.572016 -5.194066 1.432239 -0.978252 1.170327 -3.110342 1.800086 -0.088831 2.950832 1.356455 0.757620 -0.641358 -1.602056 0.589020 2.796523 -1.375781 -1.118999 0.361037
wb_dma_rf/wire_csr -0.509117 0.879042 -0.947760 0.623187 -1.204789 0.397625 -0.783506 0.295269 0.921173 1.828720 -1.017185 1.302207 0.986471 0.302477 0.017971 0.926642 -1.253203 -2.682904 -0.634207 -1.162288
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/if_1/cond -1.467003 -0.486197 -0.733658 1.361328 0.248761 0.554481 -0.577198 1.346210 -0.433906 -0.224359 -1.389143 -1.793459 -1.389555 -0.549566 -0.421968 0.651850 0.658687 -0.361069 2.601132 1.434117
wb_dma_ch_sel/assign_147_req_p0 0.727296 0.814093 1.174444 -2.378783 2.693176 1.050420 -0.863031 0.765945 -0.254704 -2.114099 -0.602138 -0.802911 -0.385925 -1.646477 -0.373561 1.155796 3.097990 -2.398855 0.888624 1.740735
wb_dma_ch_sel/always_37/if_1 -0.914581 0.193881 -1.734440 1.015124 -0.372241 -3.158411 2.908005 0.798722 0.250665 0.349326 1.607553 0.688378 -3.143448 -5.266483 -1.150964 0.206062 -2.561091 0.231948 -3.765563 2.674253
wb_dma_de/always_6/if_1/cond 4.191533 2.763034 5.001548 -1.258712 1.238572 2.632877 -2.061922 0.368271 3.431584 -0.378242 -0.311556 -0.113758 -0.593759 0.111048 2.324012 2.500448 2.469515 -2.353287 -0.987745 0.387010
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/block_1/stmt_2 2.980230 0.276051 0.064406 -2.481628 -0.117179 -3.719652 2.842983 -0.540630 -0.201124 -0.425466 5.062323 2.053085 -1.658845 2.594227 -0.653072 2.593936 -0.043760 0.764918 -3.132649 -0.177093
wb_dma_ch_rf/always_8/stmt_1 -0.276974 0.372837 -2.877731 -0.669277 -0.882721 -0.876671 1.063785 -1.512792 2.077685 0.943224 -1.139407 0.439643 -0.401248 -6.752824 -1.072401 -1.038233 -1.968291 -1.605823 -5.019869 0.969478
wb_dma_ch_sel/assign_108_valid 1.580974 0.403283 1.209260 -1.447571 4.010704 0.942777 -0.041762 2.109986 -0.214141 -2.638680 -0.407974 -0.104897 -1.607526 -2.233067 0.420678 1.915840 1.237823 -0.933683 1.365558 1.604511
wb_dma_ch_pri_enc/wire_pri9_out 1.081316 1.342023 0.441813 2.105876 -0.627253 0.932395 -1.293508 0.664917 -2.372089 -0.966293 -0.879565 2.382205 -1.405494 0.198585 0.735213 -0.826752 0.107980 1.295252 -0.626248 -1.688618
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.859903 0.134561 2.786599 0.973284 0.382706 0.875468 -0.748984 1.975486 -3.150952 -2.119246 -0.645750 0.476559 0.969090 -1.122569 0.937356 -2.063699 -0.398830 1.888789 0.939438 1.278704
wb_dma_ch_sel/wire_pri2 0.292706 0.572490 2.834997 0.823132 0.662131 1.873493 -0.204360 2.151193 -1.726059 -2.676691 -0.411330 1.230636 -0.395652 -0.105017 1.128047 0.271728 0.708238 1.488707 1.561887 -0.723741
wb_dma_ch_sel/wire_pri3 0.214595 0.662217 2.783187 0.842927 0.566900 1.834807 -0.240021 2.212187 -1.801047 -2.650704 -0.431463 1.148058 -0.423094 -0.043572 1.175095 0.352478 0.724848 1.383888 1.533225 -0.609126
wb_dma_ch_sel/wire_pri0 3.541479 -1.377381 2.732618 -3.818618 3.591699 0.296787 0.683872 -0.200882 -1.111332 -2.998862 1.992767 2.816690 -0.441359 -0.790893 -1.236325 1.040805 2.632911 1.056453 1.231464 0.108616
wb_dma_ch_sel/wire_pri1 1.152509 1.401936 0.516169 2.097816 -0.542309 1.023486 -1.355942 0.667977 -2.481937 -1.112689 -0.892789 2.476462 -1.542701 0.210462 0.703046 -0.765178 0.287715 1.343442 -0.558453 -1.716266
wb_dma_de/always_4/if_1/if_1/cond/expr_1 3.073710 0.805351 1.868299 -2.785343 3.834943 0.518111 0.422182 0.683634 0.184716 -2.449754 0.987430 1.613747 -0.293122 -1.682399 0.771489 1.452671 0.672328 -0.552820 -0.995780 0.220531
wb_dma_rf/input_ptr_set 0.265252 0.602695 2.737945 0.804373 0.604970 1.826796 -0.196571 2.117458 -1.759506 -2.598745 -0.417859 1.163134 -0.394212 -0.075968 1.098813 0.293974 0.710510 1.375201 1.489822 -0.630293
wb_dma_rf/always_2/if_1/if_1 1.223893 2.350789 -3.993761 0.753591 -0.449108 0.133010 -2.639677 1.171693 -2.077333 -0.565364 -2.275336 0.317955 -1.581560 -4.682317 1.462294 1.613178 -0.694234 -2.820594 -2.936560 -1.215390
wb_dma_de/assign_77_read_hold 0.906954 0.789439 -2.184176 1.330910 -1.163945 -0.727152 -1.172258 -1.418212 -0.760459 1.423162 -0.495223 1.332890 -1.159445 0.299847 -0.376032 -1.015659 -0.356767 0.002566 -2.008325 -1.067414
wb_dma_wb_slv/always_5/stmt_1 1.096260 -0.036004 -0.143579 -1.946498 0.025006 1.713477 -2.819698 -1.244797 -0.919342 -0.342335 -0.376944 -2.998884 -1.880822 1.007769 -1.983864 2.690176 5.933983 -3.266251 2.603055 2.855799
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1 1.111965 1.406156 0.510598 2.115214 -0.590947 1.003873 -1.352060 0.754906 -2.475014 -1.087626 -0.907940 2.432596 -1.506554 0.160826 0.757500 -0.762483 0.238949 1.317701 -0.563067 -1.663160
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/cond 4.498911 -2.836590 3.452819 -4.288096 1.745859 -0.782981 1.703035 -1.102421 -0.868206 -2.013842 3.672991 2.887860 -1.431293 0.145186 -1.805184 1.530819 3.031584 1.497312 1.821638 0.458309
wb_dma_ch_rf/always_27/stmt_1 0.181344 3.036774 1.440721 0.512278 0.461382 -1.784044 -0.152704 1.916414 2.178295 -0.428333 -1.331635 1.209041 -2.329961 -1.964822 0.829300 -0.303574 2.157190 -2.671034 -1.109434 -1.366274
wb_dma_wb_slv/assign_2_pt_sel/expr_1 3.674802 -2.696876 -0.191576 -2.943132 -8.236087 -5.294175 0.902421 -3.167039 0.971092 5.861160 0.320270 1.045825 0.685989 0.131216 -0.919694 -2.958714 -5.598927 -0.970406 -1.969669 0.708956
wb_dma_de/always_23/block_1/case_1/block_9/if_2/block_1 -0.542083 1.703972 5.578225 2.023007 -1.142044 1.693966 -1.112271 3.842967 0.785218 -1.150876 -2.319076 -0.497666 -1.270548 0.186543 1.856338 0.234787 1.440717 -0.284351 2.881331 0.937312
wb_dma_ch_sel/wire_valid -2.664951 -0.216938 -0.542379 -2.166056 -2.086553 -2.333680 4.226911 1.827951 0.410284 0.923078 -1.414467 3.364589 -0.762653 -0.035724 -3.141869 -0.002841 -3.104287 -3.204324 0.556558 0.925869
wb_dma_ch_sel/assign_162_req_p1/expr_1 0.846885 0.748030 -2.200433 1.320089 -1.168670 -0.732913 -1.162405 -1.412591 -0.754622 1.446532 -0.466088 1.284506 -1.106012 0.284278 -0.371387 -1.055534 -0.416344 -0.022844 -2.023178 -1.031013
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1/expr_1 0.778569 -0.900556 1.960267 -0.220843 1.656374 1.736060 0.073384 0.291028 -0.244748 -1.777632 0.211561 1.623577 0.605214 -0.574906 0.032145 -0.096167 0.843820 1.779426 1.455426 -1.166805
wb_dma_de/wire_chunk_cnt_is_0_d 3.797959 1.611728 -0.194551 -1.537917 2.574130 -0.355548 -0.607432 -0.513370 -0.603991 -1.010579 0.482754 2.887649 -1.420908 -1.340755 0.374431 0.311062 0.256855 -0.607562 -2.954105 -0.746968
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1 -0.732404 0.234799 2.758206 0.876628 0.389473 0.742830 -0.746362 1.971904 -3.111066 -2.030454 -0.640171 0.458114 0.842776 -1.099380 0.951168 -2.005292 -0.320062 1.695053 0.829855 1.370294
wb_dma_ch_sel/assign_109_valid 1.598565 0.377336 1.176032 -1.492204 4.004651 0.907873 -0.030716 2.052263 -0.188664 -2.556570 -0.334687 -0.002866 -1.521053 -2.187609 0.418086 1.871937 1.129220 -0.895136 1.269960 1.522929
wb_dma_pri_enc_sub/always_3/if_1/if_1/cond 1.088865 1.424715 0.536625 2.169979 -0.605254 1.015081 -1.346831 0.780271 -2.513719 -1.117589 -0.894427 2.395422 -1.501410 0.224671 0.766172 -0.788902 0.204458 1.340961 -0.539812 -1.653928
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1/expr_1/expr_1 0.996008 1.232534 -1.468832 -1.658398 -0.312864 1.624045 -4.445258 -1.789810 -1.846147 -0.660350 -0.550996 -4.126420 -1.896010 -1.463862 -1.464843 2.215631 7.342472 -3.018212 0.197676 3.562554
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.306675 -1.860999 1.072474 -3.730994 -1.082799 -2.098634 0.514571 -0.991235 -1.185907 -0.088334 1.713905 -0.994703 -2.108885 0.597728 -2.760567 1.192574 4.337533 -2.015979 2.257025 3.064685
wb_dma_de/assign_75_mast1_dout 2.922929 -0.395589 3.040252 -0.621614 -3.542916 -0.579158 0.061395 0.280453 1.452217 0.579536 -0.111251 -1.566843 0.209882 3.766437 2.845140 0.457188 -1.674347 0.889573 0.650414 -1.810994
wb_dma/constraint_csr 0.105239 0.781736 -1.714832 0.052884 1.296397 0.127150 -0.035677 -0.887387 2.680458 1.332653 -0.357691 -0.749299 1.025241 -1.310186 0.891032 0.028149 -1.710481 -1.265757 -2.318348 -0.366591
wb_dma_ch_rf/always_5/if_1 -1.380161 0.011258 -0.007450 -0.823652 -1.339494 -1.688674 0.759593 0.185174 -0.096705 0.471078 -0.577919 -1.280020 1.595448 -0.140974 0.956891 -2.388295 -1.824349 0.239467 -1.639853 0.293900
wb_dma_ch_pri_enc/input_pri1 1.072697 1.312520 0.604180 2.061074 -0.470800 1.095139 -1.318961 0.713185 -2.401436 -1.129013 -0.838377 2.348876 -1.416282 0.199916 0.696627 -0.717930 0.321385 1.317374 -0.415595 -1.635335
wb_dma_ch_sel/assign_157_req_p0 0.626110 0.903487 1.104722 -2.434642 2.444841 0.808607 -0.800886 0.876706 -0.395938 -2.091903 -0.675478 -0.869286 -0.478146 -1.683270 -0.407120 1.105237 3.013412 -2.534683 0.804398 1.863726
wb_dma_wb_mast/assign_1/expr_1 3.767162 -0.656492 1.596464 -0.915325 -7.100900 -2.050327 -0.863237 -2.994761 0.457599 2.931077 0.917444 -0.883367 -1.093076 5.284085 0.746134 -0.565621 0.889882 -0.275761 -0.715115 -1.792076
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.319067 -1.067241 0.203152 -2.323626 2.310273 -0.832280 0.128033 0.818582 -1.233141 -1.418416 0.468175 -0.482253 -2.287335 -0.845817 -1.676430 1.732320 2.399363 -1.027739 2.296780 2.601497
wb_dma_de/reg_mast1_adr -1.877040 -2.104599 0.227277 2.106039 -0.593003 -2.600542 1.850590 1.743027 0.714230 0.161391 0.332544 1.976113 -2.864135 -2.499624 -2.521190 -0.457568 1.359283 1.412239 2.176602 0.532595
wb_dma/wire_dma_err 2.410918 0.355199 0.704942 -0.229060 1.656545 0.190747 -1.212189 1.560679 -3.494133 -2.414826 -0.480588 1.821813 -3.693965 -0.629585 -0.864411 0.968339 2.559802 0.236460 1.740983 0.940540
wb_dma_ch_sel/assign_141_req_p0/expr_1 0.576143 0.865934 1.103175 -2.399935 2.552181 0.923904 -0.777730 0.818403 -0.306874 -2.091654 -0.637966 -0.822115 -0.378649 -1.598416 -0.405256 1.106761 3.023377 -2.437575 0.793989 1.781399
wb_dma_ch_sel/input_ch2_csr -0.484805 1.613182 0.034574 -2.213217 0.151565 -4.279179 2.361493 1.361024 2.365510 1.497644 -0.330234 -3.090452 -0.612729 1.696828 2.829281 -1.237713 -2.225243 -3.488954 -0.252247 0.372946
wb_dma_ch_rf/assign_13_ch_txsz_we 1.246453 2.348588 5.352059 -2.253227 0.737531 1.106888 0.988297 0.396491 2.129886 -1.125242 1.258359 2.780202 2.265348 -0.770781 0.794545 0.311440 0.646490 -0.844983 -3.215288 0.011511
wb_dma_ch_sel/assign_130_req_p0 3.582870 -1.559505 1.753961 -5.194141 1.591447 -0.778453 1.097358 -2.984564 1.564514 -0.307493 2.999583 1.340590 0.433433 -0.579795 -1.638623 0.862901 3.116679 -1.277397 -0.855169 0.487980
wb_dma_ch_arb/always_1/if_1/stmt_2 -2.189585 -1.296300 3.082002 -0.578076 -4.377174 -3.901757 2.855575 1.663863 -4.025853 -1.542126 2.248484 2.437073 -1.234867 -0.890743 -2.065385 -2.186570 2.042611 0.966938 0.595127 0.968349
wb_dma_ch_sel/assign_106_valid 1.761822 0.414648 1.280644 -1.525823 4.203006 1.034982 -0.086246 2.083315 -0.143711 -2.684572 -0.363835 -0.045777 -1.639031 -2.318825 0.488523 2.011504 1.279977 -0.954951 1.341965 1.562857
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1/expr_1/expr_1 2.050533 0.514192 -1.556030 -1.051882 2.092458 0.787466 -1.035293 -1.869952 2.599643 1.132733 0.422279 -1.076717 0.141965 -1.041892 0.300228 1.629842 0.293250 -1.937130 -1.874899 0.327365
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1/cond 0.754457 -0.847952 1.891139 -0.162367 1.550468 1.624790 0.038744 0.298442 -0.264536 -1.716562 0.211094 1.549213 0.591214 -0.524965 0.086836 -0.122601 0.751354 1.713852 1.333520 -1.152063
wb_dma_ch_rf/always_10/if_1/if_1/block_1 2.444191 0.350259 0.756127 -0.204450 1.671638 0.215320 -1.172849 1.495368 -3.552026 -2.483810 -0.431930 1.972159 -3.636930 -0.642465 -0.839028 0.906891 2.557774 0.407363 1.701100 0.788173
wb_dma_ch_rf/always_11/if_1/if_1 4.484867 -0.655832 0.654834 -2.554723 2.493917 -0.400037 -0.429110 -1.596672 -1.735702 -1.542451 1.482687 4.077498 -1.486567 -0.603916 -1.600643 0.025419 2.190576 0.951159 -0.807472 -0.963885
wb_dma_wb_if/wire_slv_adr 0.218141 3.274889 -1.709966 0.773800 -4.723486 -3.653884 -0.958589 -0.460516 -0.834906 3.735272 1.655631 -2.601420 -2.010157 -0.564767 0.471293 1.817048 -2.199871 -4.726231 -5.416770 3.925235
wb_dma_ch_rf/assign_15_ch_am0_we/expr_1/expr_1 1.762734 -1.075773 -2.092353 -1.458351 0.854095 -0.150572 0.994492 -0.282172 0.075470 -0.858294 -0.313526 -1.300586 -1.639973 1.990861 0.182831 1.610060 -1.281926 0.451685 0.872657 -0.870589
wb_dma_ch_sel/input_ch1_csr -0.575214 1.722983 -0.004157 -2.004507 0.235227 -4.270998 2.366835 1.594490 2.365411 1.441597 -0.397840 -3.114282 -0.803494 1.664076 2.973878 -1.207146 -2.454992 -3.507991 -0.149765 0.313026
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1 0.858182 0.757194 -2.129555 1.342509 -1.164595 -0.749009 -1.133960 -1.347710 -0.741486 1.443491 -0.507624 1.285074 -1.094259 0.311560 -0.376793 -1.067967 -0.439665 -0.021175 -1.984673 -1.040930
wb_dma/wire_pt1_sel_i 3.881092 -1.934219 3.796380 -1.239758 -5.010468 -1.513078 1.064736 -0.566436 1.545718 1.342513 1.649956 -1.408601 -0.964071 4.583402 2.118901 1.059873 -0.908704 1.328634 1.497150 -1.293437
wb_dma_ch_sel/always_47/case_1/stmt_1 -1.407084 0.770606 0.487579 1.254728 2.432750 -1.047398 1.198313 1.115050 1.500524 -0.497567 0.911969 1.401919 -1.245511 -0.133704 -0.532956 -0.175939 1.854587 0.701711 0.508859 -0.581187
wb_dma/wire_pt1_sel_o 0.799652 0.739787 -2.157506 1.335407 -1.154960 -0.741528 -1.143278 -1.346189 -0.693029 1.451427 -0.512042 1.277226 -1.042014 0.277841 -0.370848 -1.059312 -0.446213 -0.024643 -1.960823 -1.045820
wb_dma_rf/always_1 -0.991968 3.728849 -3.682578 -0.384899 -2.939194 -5.097902 -1.261820 -0.432484 0.256739 5.438947 1.545296 0.562224 2.964121 -4.241915 0.153375 -0.433740 -5.373740 -4.029558 -8.094189 3.880413
wb_dma_ch_sel/assign_127_req_p0/expr_1 3.607515 -1.420232 2.855735 -3.830483 3.681401 0.351827 0.706440 -0.198471 -1.031695 -3.035924 1.938254 2.870551 -0.405999 -0.842494 -1.210279 1.053258 2.600669 1.078361 1.251610 0.027319
wb_dma_de/wire_dma_err 2.359147 0.374770 0.675369 -0.295972 1.618600 -0.024555 -1.083726 1.602516 -3.507473 -2.408010 -0.497819 1.897979 -3.671193 -0.711502 -0.919577 0.827269 2.438210 0.199025 1.628131 0.930008
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1 1.115853 1.375724 0.566559 2.118842 -0.519379 1.066328 -1.340329 0.765205 -2.456033 -1.158074 -0.905258 2.441692 -1.478450 0.206922 0.715740 -0.762832 0.300721 1.368536 -0.476075 -1.664361
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_1 -2.704453 0.548885 0.165899 -1.031883 -2.226492 0.902751 0.259438 -2.023075 -0.930953 0.090918 0.931388 0.665527 3.124367 0.720249 -1.912275 -1.110023 1.908601 -0.718307 -1.892160 -0.157037
wb_dma_ch_sel/assign_116_valid 1.629520 0.395967 1.033005 -1.415100 4.180834 1.090087 -0.135028 1.975626 -0.079411 -2.523369 -0.363233 -0.114523 -1.547803 -2.215442 0.456098 2.015812 1.215351 -0.897974 1.302591 1.527575
wb_dma_ch_pri_enc/inst_u10 1.112599 1.409252 0.604531 2.073765 -0.515569 1.076586 -1.348703 0.821638 -2.493088 -1.184153 -0.880028 2.367878 -1.543915 0.232595 0.738661 -0.682322 0.344587 1.287586 -0.417654 -1.589063
assert_wb_dma_rf/input_ch0_txsz -0.971102 1.932293 1.427096 0.635958 -0.764314 -0.303582 -0.849133 -0.630749 0.911864 0.121405 -0.984103 -0.482105 1.476826 0.087215 0.810877 -1.723723 0.611451 -0.392483 -2.968433 -0.107140
assert_wb_dma_rf -1.395796 2.316831 1.210369 1.173934 -1.212908 -2.975095 -1.106170 -0.474926 1.030562 0.827775 -1.095433 -0.667378 1.632300 -1.192685 1.079930 -3.752859 0.092295 -0.486920 -3.966539 -0.103472
wb_dma_ch_rf/reg_ch_am0_r 1.710605 -1.176448 -2.308212 -1.407611 0.927305 -0.175774 1.035417 -0.337229 0.070861 -0.802093 -0.269747 -1.418431 -1.692368 2.040781 0.194209 1.755613 -1.399826 0.515613 0.957669 -0.853583
wb_dma_ch_rf/always_4/if_1 -2.146082 0.616954 0.496745 -0.744601 -1.418859 -2.313763 1.540993 1.515000 0.331661 1.018025 -0.961051 -0.680743 3.964331 -1.095948 2.589246 -3.087289 -6.185100 -1.032787 -3.030949 -0.564090
wb_dma_de/always_4/if_1/if_1/stmt_1 3.081436 0.916043 1.796738 -2.677017 3.997571 0.590406 0.411875 0.762670 0.245358 -2.485484 0.959090 1.669322 -0.315794 -1.773489 0.854602 1.480793 0.675327 -0.550432 -1.115217 0.206271
wb_dma_de/always_14/stmt_1/expr_1 2.416843 0.367544 0.838989 -0.344821 1.636402 0.106098 -1.158752 1.590480 -3.539008 -2.478306 -0.455089 1.865265 -3.697789 -0.643942 -0.874485 0.951609 2.575042 0.225189 1.703479 0.951364
wb_dma_de/wire_use_ed 5.476039 0.003782 -0.169543 -3.806787 2.784403 -2.054219 2.397371 3.195514 -4.562738 -4.761790 4.418622 -1.147743 -3.849440 1.745846 2.588694 6.504906 -2.121774 0.426917 0.632598 0.457831
wb_dma_de/always_23/block_1/case_1/block_2/if_1/cond -0.684782 0.455150 -2.067366 -0.121101 -3.010221 -0.680390 0.261737 -0.529433 0.602300 1.345046 -1.628515 2.113784 -0.357441 -5.152486 -1.691652 -0.222949 -1.532129 -2.805643 -3.546390 0.185997
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.143278 1.366077 0.581493 2.105277 -0.531590 1.100758 -1.355456 0.721426 -2.442765 -1.118865 -0.887652 2.471862 -1.451732 0.201402 0.757464 -0.799495 0.262897 1.355258 -0.498373 -1.712150
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.409871 -1.062926 0.249155 -2.354592 2.345864 -0.784310 0.076246 0.762597 -1.214659 -1.451415 0.505217 -0.444614 -2.251657 -0.788227 -1.654953 1.768176 2.420552 -0.962008 2.298751 2.544746
wb_dma_ch_sel/always_7/stmt_1/expr_1 1.084368 0.349577 4.867606 0.223936 -1.295483 1.016304 0.080590 2.244895 0.496660 -1.271914 -1.081694 0.553903 0.424628 1.169390 2.426997 -0.639193 -0.588581 1.337478 1.839179 -1.133004
wb_dma_ch_sel/input_nd_i 3.520369 -1.411237 2.817363 -3.900598 3.617438 0.176903 0.805502 -0.153893 -1.079076 -3.045173 2.008949 2.864306 -0.413669 -0.885720 -1.226225 0.996027 2.539660 1.043722 1.143715 0.154328
assert_wb_dma_ch_sel/input_req_i 0.790688 -0.897803 1.927389 -0.201665 1.599348 1.666361 0.054375 0.270051 -0.219480 -1.782367 0.245004 1.610868 0.640119 -0.556232 0.041208 -0.126383 0.807532 1.752665 1.414726 -1.160840
wb_dma_ch_rf/reg_ch_rl -1.343520 0.223209 -2.440414 1.340150 1.528802 0.666692 -0.567529 0.388356 2.213449 1.090882 -1.648279 -2.489067 -0.303820 -1.792235 0.454103 0.628260 -1.031613 -1.524697 0.250720 1.004820
wb_dma_de/reg_paused -0.471486 0.901324 -0.854027 0.501743 -1.247542 0.424204 -0.763838 0.349514 0.852144 1.738789 -1.056109 1.174427 0.880216 0.516617 0.056332 1.044410 -1.149689 -2.740617 -0.501677 -1.064152
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/cond 4.722864 1.253816 1.868883 -1.960189 1.106586 -0.647708 -0.380354 -0.435566 1.611939 0.061484 -0.155979 2.391600 -0.539130 -0.134371 1.686123 -0.421646 -0.873564 -0.413196 -2.404758 -1.469096
wb_dma_wb_if/wire_mast_drdy 1.496109 0.554517 3.353726 -3.917342 -0.594159 -0.104313 0.101545 2.295127 -0.533363 -1.395634 -4.480304 1.206695 -0.383679 2.047428 0.354826 -2.008595 0.609461 -1.073904 3.610363 0.251656
wb_dma_de/always_23/block_1/case_1/block_11/stmt_2 -0.594023 -1.392844 1.218749 1.055962 1.891204 2.257272 -0.534102 1.591058 -0.676773 -1.950912 -1.070115 -0.141661 -0.680927 -1.074099 -0.362825 0.463865 1.433351 1.403316 3.888820 0.175728
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/stmt_1 4.567355 0.616857 3.433530 -1.932300 -0.531453 -1.004236 -0.463589 0.406987 -1.092497 -1.016432 0.104026 2.978302 -1.634477 1.147905 0.799881 -0.514046 0.687812 0.595326 -0.341429 -0.963382
wb_dma_ch_sel/assign_100_valid/expr_1 -4.089085 2.080639 1.267865 -3.694081 2.583282 -2.564304 3.493055 2.296882 0.106262 -1.014546 0.632628 -0.199803 0.762938 0.511696 -2.136347 -0.338915 0.947406 -2.409896 -0.614943 5.250057
wb_dma_wb_if/inst_u1 -1.751543 1.062629 -0.838474 -2.503982 -4.018837 -4.534918 1.506656 0.267924 -0.428933 1.995981 -1.356239 -0.209016 1.826054 -1.050062 -0.092011 -3.032603 -4.365647 -2.128013 -3.701737 1.162325
wb_dma_wb_if/inst_u0 0.444652 0.253531 1.217302 -4.549054 -4.928850 -5.931256 0.109145 0.247755 -0.018841 0.814097 -4.075246 -1.149844 3.281172 -1.650895 0.798672 -3.990033 -3.026509 -5.376471 -2.286445 -1.156142
wb_dma_ch_sel -1.524470 0.308897 -1.315752 -2.103382 -2.025201 -2.932809 2.526226 0.771806 0.922482 1.191772 -1.266398 0.162788 0.308010 -2.850533 -0.074945 -1.353458 -3.306978 -3.536387 -2.340038 0.714019
wb_dma_rf/input_de_csr_we 5.251928 -0.960090 4.445941 -2.763812 -2.436808 -0.896187 1.162502 2.461871 -1.948274 -3.478424 0.654880 0.333127 -1.182884 1.420536 3.496857 1.970340 -1.798927 1.520576 1.549521 -2.840391
wb_dma_rf/wire_ch0_adr0 -0.666998 0.998159 -2.297151 -0.375890 2.888431 -1.998882 1.415080 2.522544 -0.750312 -0.264092 1.340369 -4.337749 -3.266532 1.667105 0.647950 3.426993 -1.447526 -1.580087 1.237231 4.331297
wb_dma_rf/wire_ch0_adr1 -1.646828 2.362610 1.243876 -0.473400 -2.206499 -0.580658 -1.437287 -1.666240 0.655438 0.544613 -1.242278 -1.164718 2.234111 0.583369 0.012603 -2.308453 2.227709 -2.118770 -3.424914 0.211834
wb_dma_de/always_9/stmt_1/expr_1 3.764394 0.019264 1.435577 -3.891104 1.615888 -1.538762 0.715033 -1.122900 3.942245 1.063965 0.588548 -0.005474 0.702974 -0.291964 0.991430 0.479643 -0.883899 -1.801938 -1.788386 0.218751
wb_dma_ch_sel/always_42/case_1/cond 1.862348 0.129071 -0.578855 0.351468 -0.423742 -1.706882 0.494660 2.133253 0.524372 -0.448097 -2.259843 0.634634 -1.358422 -2.929063 2.525856 -0.801762 -4.086269 -0.265777 -0.509901 -2.230531
wb_dma_wb_slv/input_wb_cyc_i 3.839672 -2.209655 2.229842 -4.220469 -5.887700 -2.927065 -1.451725 -2.680637 1.106210 3.645751 0.608632 -3.277331 0.078565 0.957337 -0.513510 -0.470902 0.705875 -2.332818 1.090414 3.113569
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1 -0.604591 0.248480 2.713463 0.798533 0.382096 0.810423 -0.785791 1.869557 -2.992396 -1.976171 -0.668881 0.462025 0.849535 -1.041772 0.922870 -1.888587 -0.273386 1.594972 0.811708 1.256583
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/cond/expr_1 -1.652930 0.079294 1.234990 0.851089 -1.733527 1.787659 1.739416 2.081833 -3.206394 -3.484009 0.225133 2.112656 1.532809 -1.652267 1.121328 0.200644 -1.970980 2.090482 -0.179316 -2.882872
wb_dma_de/reg_tsz_cnt 2.243420 2.985604 3.362217 -1.309454 -0.095362 0.385681 0.047629 -0.817493 1.457401 0.055220 0.829130 4.000526 1.147022 -0.436712 0.421277 -0.542983 0.395021 -0.858998 -4.916111 -0.969275
wb_dma_ch_sel/reg_ndr 3.589454 -1.420521 2.803912 -3.853968 3.669281 0.348458 0.708290 -0.228667 -1.082473 -3.028256 2.002249 2.856480 -0.427923 -0.841483 -1.274491 1.078464 2.687323 1.076255 1.286863 0.119510
wb_dma_de/assign_83_wr_ack/expr_1 4.732635 1.231347 2.058011 -1.890771 0.923476 -0.692824 -0.453049 -0.452331 1.636437 0.126540 -0.222309 2.468351 -0.511386 -0.046090 1.758614 -0.572111 -0.867648 -0.339306 -2.394504 -1.554392
wb_dma_de/reg_de_txsz_we 5.174378 -0.448212 2.846826 -2.912598 2.415118 2.464140 -1.286360 -1.791445 4.181779 0.077882 0.375693 -0.293767 0.671727 0.369115 1.386607 2.027684 1.456896 -0.781783 0.335178 -0.900760
wb_dma_ch_rf/reg_pointer_sr -1.512506 0.017504 -0.043302 -0.644389 -1.395823 -1.599165 0.644059 0.150960 0.015967 0.585721 -0.641489 -1.336886 1.752786 -0.079283 1.067402 -2.472695 -1.931450 0.279112 -1.666058 0.158564
wb_dma_ch_sel/assign_130_req_p0/expr_1/expr_1 0.791095 -0.869635 1.835434 -0.193622 1.538357 1.605290 0.078465 0.257085 -0.229482 -1.737459 0.203986 1.572083 0.608190 -0.538797 0.026082 -0.146139 0.768924 1.698286 1.371866 -1.130467
wb_dma_rf/input_de_adr1_we -0.899535 0.582003 -0.030917 -1.016638 -1.454088 -0.062181 -0.786402 -1.225522 -0.198873 0.482002 -0.249041 -0.808922 1.019033 0.622865 -0.861957 -0.740264 2.020588 -1.691879 -0.464053 0.388982
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1 3.907650 -0.093009 0.180386 -1.621021 0.828948 -3.527980 3.233751 0.311477 0.100294 -0.514185 5.054637 2.713460 -2.472757 1.989652 0.099980 3.141574 -1.546222 1.817537 -2.788266 -0.416528
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.101370 1.333089 0.611429 2.011030 -0.472913 1.042315 -1.293832 0.779187 -2.422462 -1.138893 -0.842113 2.317451 -1.429266 0.168756 0.710928 -0.726945 0.283923 1.293572 -0.449860 -1.616946
wb_dma_ch_sel/always_43/case_1/cond 2.089670 3.029239 3.349650 -1.297211 -0.110793 0.385427 0.008972 -0.956095 1.688680 0.236360 0.876782 3.807727 1.296899 -0.411857 0.436871 -0.607723 0.419131 -0.994872 -4.991240 -0.854900
wb_dma_ch_rf/reg_ch_adr0_r -2.157749 -0.401968 -2.569784 -0.114126 1.235209 -4.053101 1.568300 2.659457 -2.419422 0.128286 0.399067 -3.071143 -1.633555 -1.456931 -0.716099 0.138441 -3.653996 -0.652211 -0.324325 5.555397
wb_dma_ch_pri_enc/input_valid 0.797246 0.755829 -2.157308 1.285737 -1.144375 -0.743691 -1.080411 -1.380124 -0.682020 1.487904 -0.485095 1.201273 -1.030867 0.304883 -0.382466 -1.060317 -0.486703 -0.077006 -1.964821 -1.030638
wb_dma_ch_pri_enc/reg_pri_out1 1.107834 1.332481 0.511785 2.055321 -0.564513 0.999402 -1.273777 0.719546 -2.461629 -1.103727 -0.853510 2.438851 -1.475879 0.146807 0.696246 -0.802844 0.241346 1.312127 -0.551426 -1.664220
wb_dma_de/always_23/block_1/case_1/block_7/stmt_1 -1.373177 0.548928 1.094014 -3.727956 -0.336424 0.437918 1.109413 0.951435 0.854458 -0.497723 -3.621963 -0.197463 2.203861 1.717440 0.075078 -1.806858 -0.362886 -1.735578 2.033087 0.085302
wb_dma_de/always_23/block_1/case_1/block_7/stmt_7 -1.440955 -0.488181 -0.731487 1.340570 0.302603 0.579757 -0.555519 1.289254 -0.422255 -0.180106 -1.282219 -1.742596 -1.310357 -0.511481 -0.407933 0.586181 0.651716 -0.272883 2.446925 1.353734
wb_dma_de/always_23/block_1/case_1/block_7/stmt_4 -0.069397 -0.570367 -1.377897 0.238834 -1.386570 -0.619834 0.865709 1.062646 -1.047939 -0.977804 -0.573044 -0.253747 -0.225986 -1.656515 1.164060 0.386118 -2.496399 0.178613 0.038854 -1.952014
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.466279 -1.818717 1.058049 -3.755855 -1.148194 -2.088918 0.487010 -1.092080 -1.104468 -0.018300 1.782521 -0.963822 -2.250067 0.692577 -2.754766 1.289666 4.320188 -2.078650 2.188810 3.062308
wb_dma_ch_sel/input_req_i -0.521286 1.142244 4.064369 2.160501 -2.440228 0.928717 -0.256671 4.714862 -0.117574 -1.922716 -2.819324 -0.712848 -1.575737 -1.555902 2.860358 0.588914 -1.005974 -0.232980 2.716866 -0.829500
wb_dma_rf/assign_4_dma_abort/expr_1 2.595619 0.291476 0.929561 -0.240140 1.812722 0.356335 -1.250866 1.559433 -3.581289 -2.634795 -0.465153 2.119999 -3.766988 -0.642681 -0.885016 0.931462 2.717787 0.430750 1.839843 0.747577
wb_dma_rf/always_1/case_1/stmt_8 1.515598 1.455113 -2.074299 -0.285786 3.420423 -1.441539 -0.619918 0.531231 -0.270992 0.638858 2.197114 0.632952 -0.441777 -1.718737 0.061732 2.076063 -1.631807 -0.716075 -2.412032 2.097924
wb_dma_ch_rf/wire_ptr_inv -1.150368 -0.863684 1.937146 -0.224648 0.692430 2.544095 1.118364 -0.657461 -0.849705 -1.929390 1.378361 2.846038 2.817097 -0.378938 -1.018214 -0.577270 0.654357 2.527558 -0.118761 -1.630608
wb_dma_de/always_23/block_1/case_1/block_4/if_1/cond 1.977836 2.310303 -0.853935 1.181661 -1.437673 0.312006 -2.037811 0.056270 -2.537304 -0.037590 -0.600681 0.640895 -3.013440 1.570041 0.412529 0.907324 1.321080 -0.865076 -1.280466 0.005155
wb_dma_ch_sel/assign_138_req_p0 0.602298 1.017817 1.106226 -2.419871 2.441198 0.857855 -0.838911 0.819990 -0.290696 -2.027337 -0.663828 -0.816330 -0.411973 -1.619011 -0.373414 1.092267 3.055253 -2.586467 0.718727 1.806532
wb_dma_rf/always_1/case_1/stmt_1 -0.502744 0.855430 -1.042228 0.581860 -1.219040 0.375205 -0.767895 0.247636 0.950393 1.889418 -1.026244 1.283489 1.012414 0.348086 -0.046900 1.000950 -1.304379 -2.790198 -0.667220 -1.115947
wb_dma_rf/always_1/case_1/stmt_6 0.058507 -0.654645 -4.534343 -1.723093 -3.507030 -1.732517 -0.065106 -2.676266 -0.641902 3.530766 1.505061 -0.521091 0.178579 -3.173951 -2.126656 0.018683 -1.128153 -0.344816 -2.919106 3.428158
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.414129 -1.886779 0.993173 -3.837644 -0.876289 -2.040387 0.461387 -1.039999 -1.221422 -0.129177 1.828077 -1.090720 -2.337843 0.687785 -2.887116 1.425632 4.561309 -2.086618 2.450286 3.219424
wb_dma_de/always_23/block_1/case_1/block_8/stmt_3 0.833335 -0.884545 1.881614 -0.233052 1.640326 1.685102 0.060131 0.246355 -0.214583 -1.770847 0.219806 1.575734 0.614139 -0.551642 0.021704 -0.096809 0.813963 1.771208 1.430900 -1.190108
wb_dma_ch_sel/always_43/case_1 2.305116 3.012077 3.497916 -1.379498 -0.071050 0.492082 -0.001243 -0.930560 1.552104 0.044369 0.873338 4.040743 1.233769 -0.394605 0.421912 -0.595056 0.568349 -0.866032 -4.883695 -0.934241
wb_dma_ch_sel/assign_9_pri2 0.322114 0.630747 2.838992 0.872008 0.668549 1.890097 -0.231561 2.175051 -1.775632 -2.668421 -0.401831 1.206372 -0.436739 -0.101756 1.155571 0.305804 0.739202 1.466649 1.581458 -0.689985
wb_dma_pri_enc_sub/always_1/case_1 1.121874 1.433997 0.463130 2.198870 -0.647935 1.033981 -1.397149 0.678428 -2.507823 -1.063866 -0.946807 2.443816 -1.523720 0.259748 0.739756 -0.838871 0.243677 1.318494 -0.569317 -1.758731
wb_dma_rf/always_2/if_1 1.313334 2.098001 -4.144035 0.627131 -0.241686 0.023586 -2.341933 1.064723 -2.122011 -0.669328 -2.057518 0.600793 -1.577666 -4.912834 1.272102 1.587190 -0.844765 -2.623098 -3.030380 -1.299680
wb_dma/wire_dma_abort 2.345604 0.323520 0.725880 -0.353044 1.650947 0.028128 -1.081498 1.611542 -3.451830 -2.430002 -0.440960 1.762617 -3.669605 -0.709957 -0.853303 0.974651 2.466901 0.124478 1.645164 1.069671
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2/expr_1 -0.612083 1.767216 5.538662 2.130841 -1.226763 1.677286 -1.122331 3.872984 0.857296 -1.100056 -2.439752 -0.448339 -1.180119 0.065550 1.951164 0.125056 1.271104 -0.290644 2.752389 0.826495
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.700472 0.230847 2.759474 0.892887 0.367634 0.783365 -0.826373 1.934119 -3.083103 -2.010636 -0.688957 0.476387 0.912717 -1.052986 0.961924 -2.051149 -0.336951 1.643622 0.825986 1.304806
wb_dma_wb_if/input_wb_stb_i 1.236079 -0.059431 -0.213512 -1.949574 0.130254 1.886392 -2.948535 -1.321922 -0.979512 -0.364171 -0.315939 -3.091833 -2.030254 1.078431 -2.068807 2.895208 6.154929 -3.267428 2.774228 2.957218
wb_dma_rf/input_de_txsz 4.497304 -0.800049 3.317978 -4.231991 3.021011 -0.178590 0.863515 -0.799708 3.816659 -0.474314 0.825220 1.485590 1.351963 -0.831001 1.090063 0.226835 -0.338807 -0.186721 -0.590901 -0.856577
wb_dma_ch_pri_enc/wire_pri3_out 1.101583 1.369733 0.577643 2.104148 -0.593994 1.044267 -1.345755 0.739152 -2.442585 -1.109914 -0.913394 2.377305 -1.471502 0.217553 0.756111 -0.770105 0.226448 1.332073 -0.500700 -1.709152
wb_dma_ch_sel/wire_gnt_p1 0.919204 0.735611 -2.105800 1.269961 -1.078670 -0.701103 -1.131768 -1.339617 -0.782402 1.399545 -0.457339 1.274795 -1.126207 0.319209 -0.380715 -1.023818 -0.352338 -0.011419 -1.919278 -1.029567
wb_dma_ch_sel/wire_gnt_p0 -2.882923 -1.841256 5.171728 -1.626180 -3.585208 -3.356141 3.878734 2.955208 -3.242617 -2.844012 2.626185 1.645535 -0.260574 -1.375530 -1.641465 -1.373745 2.245090 0.986812 2.114329 1.619571
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.365491 -1.822476 1.015303 -3.874644 -1.002182 -1.996419 0.441907 -1.068302 -1.155431 -0.123622 1.757440 -1.082263 -2.180282 0.675234 -2.852135 1.356847 4.537621 -2.179903 2.298599 3.210140
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1/expr_1 0.797437 -0.872645 1.945799 -0.210069 1.622890 1.729316 0.037940 0.278861 -0.260062 -1.811312 0.248264 1.598318 0.585820 -0.554199 0.027827 -0.089398 0.847187 1.774575 1.452488 -1.197047
wb_dma_de/always_23/block_1/case_1/block_2/if_1/stmt_1 -0.454030 0.859413 -0.904354 0.520724 -1.180573 0.301069 -0.744286 0.276392 0.909765 1.806968 -1.013642 1.230461 0.977288 0.422377 0.052750 0.980674 -1.232896 -2.739963 -0.606923 -1.082220
wb_dma/input_wb0_err_i 2.355442 0.290018 0.906303 -0.229968 1.758305 0.236084 -1.078057 1.656586 -3.484008 -2.622516 -0.469048 2.019864 -3.522489 -0.758251 -0.808810 0.847332 2.449047 0.436570 1.778589 0.778596
wb_dma_ch_sel/always_44/case_1/stmt_4 -1.523303 -1.355841 -0.256517 0.417481 -1.484591 -2.351786 -0.062425 0.367899 -2.012259 0.327462 -1.126703 1.608006 1.756200 -3.912935 -1.401644 -3.678023 -2.569013 1.098297 -1.758970 1.509704
wb_dma_ch_sel/always_44/case_1/stmt_1 -3.363948 1.742684 0.493988 1.266729 0.296186 -0.060498 0.167847 3.620046 -2.436666 -0.716400 0.581333 -4.715415 -1.904273 0.815145 0.806393 2.427656 1.146738 -2.003995 2.136110 5.813388
wb_dma_wb_mast/wire_wb_data_o 2.870245 -0.384678 2.855438 -0.546268 -3.398776 -0.587446 -0.028486 0.224241 1.524123 0.653738 -0.140333 -1.544911 0.187491 3.646399 2.747468 0.430996 -1.583595 0.834948 0.585677 -1.727785
wb_dma_de/always_6/if_1/if_1/stmt_1 3.115580 -0.094096 1.069167 -2.755657 0.927402 0.042554 0.896915 -3.096030 2.086435 0.610718 1.553424 4.152388 2.482990 -0.369805 -0.550633 -1.367599 -0.824792 0.799523 -3.961289 -2.275671
wb_dma_de/assign_78_mast0_go/expr_1/expr_1 0.882933 0.760050 -2.223172 1.381326 -1.206298 -0.759845 -1.164099 -1.428831 -0.736289 1.492630 -0.519089 1.302277 -1.097735 0.300312 -0.376755 -1.094158 -0.439846 -0.040547 -2.049211 -1.101718
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1 0.773910 -0.858013 1.875640 -0.224319 1.592108 1.666560 0.060537 0.252633 -0.241588 -1.718113 0.234017 1.581929 0.652668 -0.562859 0.032986 -0.132631 0.773476 1.735508 1.401548 -1.166135
wb_dma_ch_sel/always_38/case_1/cond 0.515475 3.721711 2.612446 0.324036 1.713500 -1.335429 -1.078634 0.910484 3.185631 0.539995 -0.932058 1.742247 -2.267672 -0.679518 -0.184560 -0.763714 4.358624 -2.842230 -1.487637 0.275457
wb_dma_de/always_23/block_1/case_1/block_7/if_1/block_1 0.810898 2.331175 6.386729 0.839365 -1.464880 1.188454 -0.586745 2.696883 1.135980 -1.017304 -1.193946 1.212856 0.020606 0.636660 2.322156 -0.403199 0.778997 -0.006368 0.453472 -0.425600
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/stmt_1 4.460584 -0.810249 3.197608 -4.307551 3.058994 -0.282415 0.968116 -0.831698 3.731273 -0.538609 0.929295 1.542007 1.389698 -0.899801 1.012685 0.216294 -0.375154 -0.198500 -0.712042 -0.860583
wb_dma_de/assign_4_use_ed 5.736549 -0.025168 -0.143196 -3.461644 2.750539 -1.348533 1.963756 3.043066 -4.576786 -4.842645 4.344809 -1.169986 -3.856383 2.102226 2.803835 6.753858 -1.886258 0.708206 0.951168 0.021790
wb_dma_de/assign_67_dma_done_all/expr_1/expr_1 3.661361 -0.590559 1.053889 -3.868899 4.961089 0.318021 0.780786 -1.065170 1.762533 -1.628882 1.591614 2.076254 0.682436 -2.191514 -0.254592 1.059966 0.753770 -0.271022 -1.243691 -0.267167
wb_dma_ch_sel/assign_132_req_p0 -1.195828 -0.922867 1.969586 -2.611152 -0.354320 0.013437 0.558754 -1.022064 -2.255768 -0.992454 1.847583 -0.204345 1.772873 -1.317518 -1.953602 -0.947808 2.369232 -0.692125 -0.332533 3.367368
wb_dma_ch_rf/always_25/if_1 -2.102148 1.359925 0.051753 1.980029 1.482193 -3.535381 0.338966 0.935812 1.597188 0.599792 0.487110 0.593419 -0.457010 -1.041581 0.135109 -2.508236 1.201496 0.478513 -0.812571 -0.641531
wb_dma_de/wire_rd_ack 4.714371 1.357567 2.074640 -2.017881 0.973683 -0.836526 -0.359342 -0.281165 1.631158 0.062276 -0.237197 2.247720 -0.606825 -0.127320 1.749839 -0.387239 -0.893667 -0.632624 -2.353955 -1.262943
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.296756 -1.038394 0.228527 -2.323815 2.346655 -0.795116 0.150094 0.931344 -1.246655 -1.528906 0.406687 -0.458746 -2.313361 -0.845364 -1.651809 1.679374 2.446148 -0.965839 2.401181 2.595134
wb_dma/wire_slv0_adr -0.009064 3.643350 -1.862580 0.315452 -4.610918 -3.870310 -0.389774 -0.593182 0.381656 3.995317 1.522187 -3.000207 -1.839665 -1.278693 0.640606 1.756227 -2.418197 -5.309802 -6.503077 4.427484
wb_dma_rf/input_dma_busy -0.103762 0.454029 -2.863599 -0.632881 -0.953066 -0.672308 1.027367 -1.488359 2.044338 0.809122 -1.132675 0.455966 -0.680891 -6.827313 -1.066835 -0.821483 -1.850071 -1.555304 -5.009178 1.034988
wb_dma_ch_sel/assign_96_valid/expr_1 -1.350686 3.006362 -1.479781 -3.028557 2.802791 -3.025271 3.181179 2.463684 0.833444 -0.736491 0.106317 -1.317791 -3.083081 2.012775 0.206475 1.797009 0.774127 -3.629156 0.582454 1.849368
wb_dma_ch_sel/always_4/stmt_1 0.299873 3.766007 2.830487 0.401964 1.723745 -1.209684 -1.113190 1.123136 3.129977 0.391759 -0.935321 1.551443 -2.413899 -0.590606 -0.234783 -0.574651 4.700974 -2.955611 -1.167272 0.532406
wb_dma_rf/wire_pointer2_s -1.254651 -0.014920 0.114028 -0.875160 -1.254144 -1.696061 0.751382 0.233178 -0.092145 0.400683 -0.549166 -1.229532 1.486894 -0.116002 0.975770 -2.335825 -1.762035 0.252049 -1.567571 0.272394
wb_dma_de/reg_chunk_dec 3.877116 1.647389 -0.347050 -1.433295 2.660048 -0.211681 -0.690382 -0.660648 -0.419893 -0.905713 0.466107 2.726584 -1.320602 -1.332596 0.455269 0.422330 0.224566 -0.694601 -3.026687 -0.797408
wb_dma_de/reg_chunk_cnt_is_0_r 3.023804 0.931251 1.897663 -2.664978 3.808164 0.544006 0.485540 0.792940 0.157430 -2.466388 0.922061 1.640779 -0.351245 -1.700481 0.823247 1.407788 0.683850 -0.596714 -1.088556 0.244308
wb_dma_ch_sel/assign_158_req_p1/expr_1 0.809864 0.794585 -2.183677 1.243077 -1.179369 -0.833478 -1.045433 -1.363104 -0.698517 1.521647 -0.490496 1.230287 -1.066826 0.280486 -0.379212 -1.079769 -0.510769 -0.108937 -2.025098 -0.980145
wb_dma/wire_wb0_cyc_o 0.899919 0.771031 -2.168556 1.334417 -1.168777 -0.728741 -1.177646 -1.378879 -0.746996 1.451911 -0.479722 1.312227 -1.121758 0.297665 -0.371637 -1.066746 -0.385474 -0.017133 -1.987973 -1.042696
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_1 -0.800264 0.269239 2.577070 0.875106 0.283329 0.682873 -0.775609 1.891133 -3.055132 -1.875251 -0.690654 0.377960 0.887864 -1.114329 0.977644 -2.043843 -0.460584 1.569803 0.675402 1.344974
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/cond -1.374882 -0.824004 0.107327 -2.413644 -2.939518 -2.953096 4.364028 1.052470 -0.184832 -0.056284 -0.620119 1.271260 -1.224079 0.640682 -2.213647 -0.607552 -2.969731 -0.869913 0.092077 1.091922
wb_dma_ch_sel/always_37/if_1/if_1/stmt_1 0.010529 -2.358724 1.739725 -0.788372 -3.933829 -2.483693 2.656707 1.113907 -3.153808 -0.900409 1.561140 1.284658 -0.543777 -2.346940 -0.307920 -1.150014 -2.201940 1.115235 -0.331624 1.050134
wb_dma_ch_rf/always_23/if_1/block_1/if_1 -2.832783 0.517159 0.023278 -1.040094 -2.354709 0.828576 0.374476 -2.115540 -0.850418 0.206916 0.999851 0.595541 3.258631 0.780230 -1.934212 -1.200032 1.748742 -0.711955 -2.053001 -0.187746
wb_dma_ch_rf/reg_ch_adr1_r -2.816105 0.588418 0.133886 -1.098311 -2.385387 0.828409 0.339549 -2.106056 -0.833183 0.203173 0.924343 0.628992 3.310729 0.760753 -1.896124 -1.243030 1.794312 -0.779810 -2.066199 -0.145961
wb_dma/input_wb0_cyc_i 3.972605 -2.409535 2.290835 -4.155892 -5.786739 -2.961052 -1.331888 -2.717897 1.272217 3.641992 0.690741 -3.137548 0.202148 1.033626 -0.359829 -0.641988 0.523583 -1.961403 1.226173 2.762721
wb_dma_ch_sel/always_8/stmt_1 0.169597 -0.016695 1.032873 0.954107 -0.903245 0.952180 0.684406 3.011541 -2.697838 -3.303167 -0.939766 0.805794 -0.621934 -1.879506 2.148854 0.643179 -1.966714 1.347560 1.269651 -2.443499
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2/stmt_1 1.110644 -0.233025 3.372703 0.385197 -2.561907 0.348638 0.899874 3.250850 -0.544934 -2.179893 -1.556595 0.324803 0.172982 -0.528562 3.481301 -0.227041 -3.063838 1.449712 1.766438 -3.001925
wb_dma_wb_slv -1.935202 1.092219 -0.553164 -2.225301 -3.757985 -4.317752 1.612784 0.465566 -0.321594 1.710793 -1.420411 0.130601 1.670381 -1.426534 -0.232014 -3.185066 -4.145747 -1.856247 -3.668832 1.186998
wb_dma_de/inst_u0 -2.989364 -0.388354 -1.346154 0.053075 2.536695 -5.565850 3.990818 1.414822 0.675019 0.229662 1.759614 -0.418271 -1.718814 -0.206694 -1.301081 -2.015728 -1.961126 0.803246 -0.952378 2.262258
wb_dma_de/inst_u1 -2.088838 -0.710093 1.350369 0.632183 -0.052410 -1.106620 3.177345 -0.621495 0.897254 -0.008112 3.766469 2.791052 -0.266706 0.957055 -2.111889 0.026075 2.354396 2.076070 -0.115580 -0.661091
wb_dma_pri_enc_sub/input_pri_in 1.013624 1.361827 0.458987 2.066781 -0.628185 0.902359 -1.280074 0.709097 -2.422024 -1.021093 -0.861617 2.317583 -1.466951 0.179374 0.684138 -0.825762 0.213005 1.262452 -0.561703 -1.561645
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/cond 5.171299 -0.418686 2.866688 -2.759460 2.341476 2.538999 -1.299809 -1.754862 4.263887 0.121945 0.282086 -0.248293 0.761739 0.385147 1.541864 1.973398 1.327510 -0.701484 0.311734 -1.000065
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1 -0.612076 0.252990 2.678880 0.858648 0.359337 0.794603 -0.813151 1.864352 -3.011990 -1.959820 -0.671004 0.450668 0.858184 -1.053065 0.951095 -1.922810 -0.337140 1.593082 0.775057 1.209309
wb_dma_ch_sel/assign_146_req_p0/expr_1 0.699924 0.912487 1.056091 -2.322336 2.666126 1.084457 -0.959593 0.761144 -0.319760 -2.092853 -0.609485 -0.899900 -0.565048 -1.563078 -0.431684 1.283798 3.262193 -2.499612 0.940691 1.833555
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1 -2.134653 -0.290772 -2.461832 -0.067192 1.340346 -4.040345 1.434259 2.751882 -2.467113 0.072977 0.410047 -2.931635 -1.644490 -1.709240 -0.683046 0.125412 -3.599899 -0.712122 -0.389729 5.690244
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1/expr_1 0.835189 -0.894655 2.009620 -0.228891 1.654369 1.768454 0.074414 0.309640 -0.223305 -1.821627 0.225821 1.687000 0.648141 -0.563691 0.052482 -0.135997 0.814138 1.847981 1.450337 -1.226662
wb_dma_de/reg_de_adr1_we -0.946306 0.594651 0.009338 -1.116778 -1.465279 -0.097747 -0.805451 -1.205357 -0.199913 0.481976 -0.274091 -0.799429 1.044408 0.612007 -0.885831 -0.739614 2.042315 -1.739368 -0.483272 0.446095
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1/expr_1 0.053344 2.476901 2.861253 0.418540 -1.015348 -2.164452 -0.134826 2.762295 -0.219309 -1.475691 -0.996056 1.970185 -3.234412 -1.008754 0.011225 -0.439183 3.509258 -1.754337 0.555789 -0.995700
wb_dma_ch_sel/always_46/case_1 1.762721 -1.054231 -2.120929 -1.429260 0.819066 -0.104889 0.923037 -0.305008 0.026394 -0.827685 -0.333634 -1.349662 -1.632543 1.998204 0.198919 1.672144 -1.287154 0.416071 0.886905 -0.835416
wb_dma_ch_rf/assign_11_ch_csr_we -0.920329 0.286268 -0.460598 -3.738206 -2.611459 -4.170521 4.755699 1.430307 0.261730 0.272724 0.426119 -0.322915 -1.784356 -0.095447 -1.036798 -0.650316 -2.141781 -0.006346 -1.380373 3.503422
wb_dma_ch_rf/assign_24_ch_txsz_dewe/expr_1/expr_2 1.726802 -0.278700 2.444669 -0.698662 1.174680 1.231653 0.274272 -0.366329 4.637299 0.657458 -0.815438 0.316468 2.410364 -0.610602 2.312440 -0.917300 -2.062299 0.529854 -0.394137 -2.110528
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.740463 0.287236 2.668834 0.886301 0.312927 0.784716 -0.813625 1.859500 -2.987731 -1.907902 -0.641948 0.406707 0.896315 -1.021611 0.947865 -1.991118 -0.373144 1.606689 0.775212 1.294203
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1 1.305417 -1.780069 1.133695 -3.808552 -0.950346 -2.029725 0.495501 -0.947899 -1.168641 -0.153559 1.699977 -0.970607 -2.213940 0.572499 -2.850142 1.249537 4.475532 -2.117761 2.309748 3.157635
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.359274 -1.050884 0.201161 -2.318918 2.355689 -0.757643 0.079813 0.827691 -1.170295 -1.460995 0.422084 -0.535564 -2.307404 -0.783652 -1.629866 1.781086 2.496960 -0.998133 2.368215 2.612262
wb_dma/wire_de_adr0_we -1.433688 -0.489473 -0.737287 1.404912 0.319663 0.644624 -0.648663 1.359495 -0.474406 -0.241656 -1.387813 -1.810261 -1.402499 -0.538924 -0.379025 0.660905 0.715606 -0.324206 2.605114 1.410964
wb_dma_wb_slv/wire_rf_sel 0.544234 -0.387951 -1.335197 -2.091744 -2.397720 0.037258 -4.110778 -2.797858 -0.436664 1.738963 -2.678802 -2.401688 1.329251 -3.861393 -1.970032 -1.440334 2.021390 -4.191455 -0.325991 1.901089
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/stmt_1 0.791688 -0.828692 1.899787 -0.163820 1.592789 1.658891 0.074114 0.308752 -0.291031 -1.762311 0.205088 1.587817 0.565568 -0.528787 0.089264 -0.127225 0.754334 1.745479 1.378535 -1.189450
wb_dma_ch_sel/assign_120_valid 1.680339 0.341377 1.134475 -1.590132 4.212190 0.899514 0.027746 1.954636 0.035416 -2.510709 -0.333919 -0.002885 -1.385290 -2.307926 0.458997 1.840619 1.018611 -0.881443 1.193507 1.452064
wb_dma/wire_wb1s_data_o 3.026912 -0.394989 2.972526 -0.554803 -3.566776 -0.559182 0.014504 0.276069 1.427167 0.615382 -0.112685 -1.526419 0.139394 3.825242 2.879074 0.479696 -1.715814 0.914131 0.660443 -1.880379
wb_dma_de/wire_adr0_cnt_next1 -2.923815 -0.384277 -1.299934 0.240594 2.529556 -5.167316 3.707305 1.451119 0.492184 0.132042 1.650196 -0.471138 -1.646314 -0.114946 -1.227261 -1.895428 -1.842525 0.874043 -0.698764 2.214260
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1/expr_1/expr_1 0.789235 -0.840216 1.840717 -0.177259 1.560968 1.660381 0.051363 0.263496 -0.251341 -1.737441 0.190949 1.533692 0.601411 -0.508406 0.041281 -0.096826 0.819298 1.724970 1.360003 -1.148913
wb_dma/wire_pt0_sel_o 3.922026 -1.772892 3.674124 -1.106640 -4.973059 -1.449313 0.906373 -0.572378 1.562083 1.352733 1.452664 -1.439250 -0.955700 4.561451 2.224022 1.000398 -1.024454 1.312471 1.406251 -1.411843
wb_dma/wire_pt0_sel_i 0.797368 0.782183 -2.273539 1.306804 -1.213902 -0.838489 -1.089283 -1.395378 -0.725968 1.542189 -0.467806 1.246320 -1.074773 0.252100 -0.419384 -1.107328 -0.520774 -0.076433 -2.084472 -0.978480
wb_dma_ch_rf/always_11 4.418916 -0.758536 0.747150 -2.645379 2.547158 -0.237260 -0.421309 -1.597960 -1.613456 -1.574789 1.503613 3.936069 -1.384271 -0.514485 -1.568108 0.151778 2.246040 0.960847 -0.605760 -0.899818
wb_dma_ch_rf/always_10 2.344877 0.288031 0.572317 -0.171454 1.617340 0.117025 -1.181508 1.499951 -3.543981 -2.396929 -0.498939 1.892784 -3.657979 -0.713253 -0.926164 0.832809 2.462047 0.325342 1.646256 0.859576
wb_dma_ch_rf/always_17 2.141007 3.141887 3.111327 -1.065720 -0.372698 0.333900 -0.131044 -1.026121 1.514610 0.367436 0.769067 3.876530 1.152365 -0.339618 0.461468 -0.641439 0.282427 -1.021229 -5.164223 -0.936740
wb_dma_ch_rf/always_19 0.121633 0.839156 -1.808094 0.040545 1.381092 0.129816 -0.005960 -0.955703 2.822024 1.348200 -0.390613 -0.739826 1.086100 -1.396266 0.979764 0.036000 -1.796816 -1.295835 -2.419052 -0.429325
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1 0.816600 -0.892542 1.908890 -0.175954 1.639251 1.715676 0.035887 0.268673 -0.225393 -1.795175 0.233518 1.608635 0.608604 -0.539970 0.037799 -0.116060 0.814390 1.775846 1.388969 -1.243632
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2 0.249357 2.466759 3.411782 3.337145 -2.338053 0.903061 -2.184125 2.514812 0.054393 0.267303 -2.879586 0.749065 -2.372390 0.359974 1.466041 -0.889740 0.929679 -0.311796 0.910989 -0.055743
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.371138 -1.814100 1.071944 -3.864926 -1.071192 -2.055314 0.460267 -1.097206 -1.138226 -0.038433 1.695819 -1.052804 -2.148327 0.615812 -2.795908 1.269542 4.413051 -2.155985 2.230675 3.190033
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1/stmt_1 2.001992 -0.253139 0.176805 -1.080913 0.879262 0.745048 -1.036238 -0.986626 -0.120669 -0.241765 0.791115 -0.336673 -0.924662 0.212768 -0.592149 1.568242 1.982443 -0.707686 0.422692 0.659974
wb_dma_wb_if/wire_slv_dout -1.233292 4.374028 -0.497824 -3.581029 -5.549591 -0.405890 -0.761606 1.450273 -1.706726 2.072694 -1.099592 -4.968626 0.986969 3.024225 1.866410 3.461055 -0.922863 -6.453457 -2.916153 5.382960
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/cond 1.895897 2.825615 1.469460 0.527993 -0.529069 0.268608 -1.986123 1.313384 2.549493 2.122281 -2.335378 2.160692 -0.744155 -0.690091 0.939595 1.047710 -0.589064 -4.277545 -1.661092 -0.311603
wb_dma/wire_pointer -1.601496 0.027009 1.333971 0.825309 -1.558724 1.989999 1.668136 2.012019 -3.257267 -3.589960 0.336383 2.130526 1.513157 -1.515392 1.025798 0.319244 -1.716692 2.193141 -0.040089 -2.845301
wb_dma_de/assign_75_mast1_dout/expr_1 2.951464 -0.377749 2.931682 -0.545279 -3.476523 -0.464707 -0.029739 0.303814 1.366781 0.522469 -0.173436 -1.530085 0.097388 3.727186 2.836022 0.532692 -1.630560 0.904224 0.734238 -1.855781
wb_dma/wire_ch3_csr -0.500232 1.731089 0.175291 -2.027045 0.167606 -4.153740 2.205551 1.524634 2.414553 1.428746 -0.463336 -3.067350 -0.832156 1.657430 2.968287 -1.299132 -2.085415 -3.560684 -0.016245 0.186750
wb_dma_ch_rf/assign_27_ptr_inv -1.244210 -0.874347 1.947066 -0.177934 0.658128 2.570818 1.139305 -0.672443 -0.937928 -1.979813 1.439245 2.974102 2.915586 -0.412954 -1.087324 -0.614886 0.610771 2.678341 -0.116080 -1.689366
wb_dma_de/reg_adr1_inc -0.886910 0.509503 -0.003972 -1.073570 -1.386766 -0.011166 -0.795923 -1.216233 -0.244977 0.437788 -0.197661 -0.775065 0.967241 0.665921 -0.915592 -0.678362 2.167161 -1.652340 -0.420392 0.429747
wb_dma_ch_sel/input_ch6_csr -1.451275 0.982031 0.252387 -2.442306 -0.526763 -4.363679 2.644702 1.284039 0.541402 0.863844 -0.249920 -1.252573 1.077128 0.180936 1.310972 -2.553634 -3.210693 -2.470015 -1.688656 1.204612
wb_dma_de/input_mast0_err 2.377830 0.336062 0.755447 -0.188114 1.648640 0.100651 -1.165275 1.632793 -3.569958 -2.474952 -0.545310 1.915467 -3.683917 -0.727960 -0.810096 0.838904 2.459444 0.303483 1.677467 0.843312
wb_dma_de/assign_68_de_txsz/expr_1 4.129106 1.025744 4.788205 -3.536640 2.735102 0.014003 0.243551 -0.400342 4.378468 -0.216377 0.715038 2.076590 0.961962 -1.344979 0.963578 0.461559 0.999557 -1.449688 -1.819969 -0.163485
wb_dma/wire_ch2_csr -0.799256 1.787934 0.160866 -1.961487 0.224149 -4.140852 2.223460 1.549460 2.364677 1.430241 -0.629849 -2.976871 -0.598269 1.616082 2.824241 -1.532667 -2.094944 -3.429581 -0.068489 0.339213
wb_dma_ch_pri_enc/always_4/case_1/stmt_2 1.099670 1.370285 0.488346 2.039468 -0.605935 0.896782 -1.278265 0.699542 -2.474161 -1.051945 -0.861536 2.423551 -1.470634 0.200159 0.700093 -0.806316 0.201065 1.247082 -0.605764 -1.616120
wb_dma_ch_arb/always_2/block_1/case_1/if_1/cond/expr_1 0.804798 -0.879455 1.905243 -0.219114 1.594241 1.689573 0.040083 0.326339 -0.260863 -1.763543 0.201994 1.587796 0.573672 -0.568901 0.037697 -0.099634 0.813228 1.732419 1.399240 -1.199365
wb_dma_rf/input_ndnr 1.861251 -0.216682 5.803751 -3.188143 -0.169885 0.698935 1.701274 0.828632 -0.922300 -2.714266 1.746119 3.100969 1.666955 0.962402 0.132022 0.031177 0.962408 1.637382 0.244734 -0.506509
wb_dma_ch_arb/always_2/block_1/case_1/if_3/cond/expr_1 0.779214 -0.893456 1.897132 -0.230062 1.612360 1.654555 0.092975 0.260733 -0.234604 -1.766253 0.250449 1.552233 0.663717 -0.566211 0.009704 -0.118553 0.796466 1.751497 1.385052 -1.127907
wb_dma_de/always_19/stmt_1 -2.047518 -2.068977 0.242568 2.106830 -0.689885 -2.790328 1.943560 1.704178 0.781255 0.242367 0.395128 2.061992 -2.784772 -2.498795 -2.569494 -0.572763 1.258693 1.425154 2.040612 0.515506
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1/stmt_1 1.236437 2.367409 -0.561956 -0.152283 1.014766 1.066546 -0.895369 0.458564 1.021020 -0.042952 -0.545817 -1.399068 -0.807056 -0.077432 1.710256 1.974193 -0.112173 -2.193144 -1.728191 0.632653
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1/stmt_2 1.391938 3.968252 -2.304250 0.667597 1.159388 0.248827 1.118838 1.650570 -2.572526 -2.200817 3.295694 -1.516379 -3.804879 4.745785 2.078873 5.640506 0.627475 -0.476325 -2.891575 0.394640
wb_dma_ch_sel/assign_139_req_p0/expr_1 0.710810 0.928469 1.060072 -2.513648 2.435408 0.854350 -0.847232 0.760709 -0.321755 -2.008626 -0.596058 -0.919264 -0.547615 -1.547929 -0.428363 1.246856 3.158932 -2.618779 0.779752 1.892882
wb_dma_de/assign_78_mast0_go/expr_1 0.892314 0.736341 -2.172887 1.373260 -1.132541 -0.690852 -1.165012 -1.394268 -0.791592 1.436905 -0.484364 1.293597 -1.087005 0.322492 -0.398584 -1.037064 -0.362207 -0.017163 -1.943067 -1.060639
wb_dma/assign_6_pt1_sel_i 3.936654 -1.794857 3.794256 -1.216204 -5.011290 -1.493302 1.007005 -0.581861 1.511019 1.310377 1.636684 -1.350839 -0.984484 4.567422 2.162572 1.033208 -0.865351 1.296258 1.363579 -1.321197
wb_dma/wire_mast1_adr -1.903623 -1.997441 0.221866 2.057770 -0.505169 -2.771937 1.921277 1.772740 0.813335 0.198379 0.401253 1.977459 -2.916289 -2.447698 -2.504956 -0.417446 1.314007 1.379026 2.098132 0.530568
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.859014 0.774740 -2.197923 1.253095 -1.171859 -0.792466 -1.109594 -1.370541 -0.732950 1.492298 -0.438091 1.250534 -1.091568 0.293151 -0.429579 -1.071538 -0.401204 -0.087209 -2.007267 -0.958822
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/cond 2.525135 0.299213 0.720686 -0.268639 1.801093 0.234855 -1.251388 1.511171 -3.575266 -2.510154 -0.417885 1.860316 -3.756065 -0.628676 -0.945165 1.023977 2.675948 0.272085 1.802246 0.947194
wb_dma_wb_slv/input_wb_stb_i 1.119215 0.044793 -0.126045 -1.959155 0.034888 1.766472 -2.892998 -1.249270 -0.913960 -0.320835 -0.426465 -3.009732 -1.881340 1.021150 -1.955441 2.680465 6.004346 -3.322022 2.587013 2.882052
wb_dma_de/reg_adr1_cnt -2.916723 -0.056431 1.375427 -0.433192 -1.592527 -1.127919 2.388933 -1.726616 0.671505 0.416755 3.327603 2.045384 0.819787 1.546965 -2.787125 -0.734731 4.070574 0.312463 -0.751253 -0.375146
wb_dma_ch_sel/always_42/case_1/stmt_4 1.113718 -0.072808 3.370609 0.413923 -2.613000 0.322796 0.861054 3.318673 -0.545716 -2.137192 -1.663235 0.286890 0.093581 -0.509104 3.573234 -0.180170 -2.986404 1.314567 1.731090 -2.934621
wb_dma_ch_sel/always_42/case_1/stmt_2 1.847660 1.168357 2.661200 1.504373 -2.481379 0.252075 -0.999665 0.950337 -0.239182 0.173573 -1.606505 1.796412 -0.603496 1.438914 2.062133 -1.714829 -1.100082 1.246395 -0.213694 -2.169598
wb_dma_ch_sel/always_42/case_1/stmt_3 1.153833 0.411576 5.037232 0.249961 -1.228951 1.133311 0.063149 2.371205 0.410270 -1.448623 -1.122979 0.659688 0.411957 1.166598 2.504874 -0.603141 -0.570701 1.446429 1.917859 -1.233040
wb_dma_ch_sel/always_42/case_1/stmt_1 3.025317 -1.337234 0.646011 -1.535154 1.083333 -2.691894 0.649699 0.370719 1.413354 1.555789 2.220813 -4.000161 -0.404760 -0.118740 3.366343 0.931130 -3.520969 -1.445740 0.182663 2.023657
wb_dma_ch_rf/always_4/if_1/block_1/if_1 -2.207504 0.602392 0.267064 -0.734917 -1.361774 -2.268647 1.480915 1.354932 0.380086 1.106316 -0.885131 -0.834388 3.934631 -1.132567 2.523371 -2.967740 -6.098009 -1.119002 -3.150768 -0.463728
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_1/expr_2 1.184550 -0.340726 0.665397 -2.887736 -0.836244 0.547151 -0.305368 -1.723680 0.534651 0.635789 2.667614 -4.766157 -2.631758 2.306626 -1.098933 4.168355 5.880898 -4.301462 2.112380 4.160915
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.842359 0.718835 -2.089391 1.301145 -1.122263 -0.694247 -1.096531 -1.361697 -0.726790 1.420211 -0.453260 1.240118 -1.100628 0.328710 -0.387750 -1.053310 -0.420278 -0.024114 -1.893386 -1.053383
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1 2.546508 2.523774 -1.449703 -0.041862 -0.709191 -0.410360 1.740120 0.735433 -2.445325 -1.329937 4.400285 -1.473301 -4.560949 5.455914 1.679385 5.969332 1.050870 -0.257752 -2.178101 0.733606
wb_dma_ch_sel/always_3/stmt_1/expr_1 1.610198 -0.265083 5.583267 -3.060915 -0.218952 0.749362 1.704151 0.776365 -1.010945 -2.640004 1.733862 3.065011 1.752551 0.981981 0.014141 -0.068548 0.973014 1.643371 0.222872 -0.504432
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.680802 0.275845 2.677598 0.849155 0.363559 0.739320 -0.724814 1.897951 -3.008649 -1.995261 -0.601099 0.496452 0.780329 -1.020927 0.921508 -1.906532 -0.307908 1.623452 0.804397 1.284055
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/cond 3.714667 -2.086218 1.813470 -4.208053 0.155361 -2.473770 1.817983 -1.302418 -0.616061 -0.395243 3.476964 1.458661 -2.054970 0.677086 -1.802758 1.570674 2.218171 -0.131892 0.564354 1.507832
wb_dma/wire_txsz 2.171157 3.099883 3.322953 -1.021535 -0.267991 0.453010 -0.097417 -0.885466 1.391245 0.165521 0.742664 4.037785 1.172160 -0.370868 0.496820 -0.718228 0.318457 -0.809854 -5.039146 -1.090241
wb_dma_de/always_14/stmt_1 2.438195 0.354116 0.701710 -0.312659 1.685256 0.140639 -1.158519 1.479167 -3.497414 -2.417355 -0.417262 1.897898 -3.663237 -0.667234 -0.871430 0.903879 2.549329 0.256415 1.581413 0.940559
wb_dma_wb_slv/reg_rf_ack 1.240691 -0.004130 -0.127650 -1.962101 0.197058 1.911920 -2.965103 -1.252938 -0.950864 -0.416988 -0.374644 -3.005830 -2.016235 1.038739 -2.025992 2.845416 6.237081 -3.297386 2.741871 2.869137
wb_dma_ch_sel/assign_125_de_start/expr_1/expr_1/expr_1 0.250253 3.712765 2.665726 0.240403 1.623935 -1.392429 -0.953581 1.010446 3.265103 0.534596 -0.943340 1.542410 -2.146615 -0.584969 -0.226541 -0.771415 4.306018 -2.927408 -1.362734 0.442579
wb_dma/wire_de_csr_we 5.625098 -0.975917 4.568866 -3.073163 -2.377599 -0.938259 1.203102 2.438534 -1.867062 -3.543945 0.681627 0.367911 -1.262571 1.534428 3.524583 2.117537 -1.779236 1.438255 1.600621 -2.905777
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.397169 -1.827631 1.033805 -3.834376 -1.092706 -2.128078 0.536987 -1.097908 -1.130665 -0.041265 1.833065 -1.015218 -2.123304 0.650145 -2.791379 1.278753 4.352382 -2.084647 2.121643 3.105199
wb_dma_wb_slv/assign_1_rf_sel/expr_1 0.455503 -0.450380 -1.414865 -2.005974 -2.278789 0.033773 -4.184022 -2.739094 -0.314530 1.859528 -2.946681 -2.235507 1.394735 -4.134190 -2.025675 -1.620167 1.773672 -4.294428 -0.254849 1.859135
wb_dma/wire_ch1_txsz 1.279940 1.983381 1.079377 1.872970 -3.781664 -1.042190 -1.191721 0.770991 -0.143203 1.581614 -1.812674 0.416695 -1.367603 2.010977 2.037544 -1.441429 -1.546383 -0.207768 -1.247600 -1.142171
wb_dma_rf/inst_u9 2.217979 0.364241 0.825819 -0.118501 1.691351 0.235888 -1.144548 1.756112 -3.600684 -2.581989 -0.526958 1.867540 -3.667394 -0.712983 -0.851096 0.874472 2.528716 0.387654 1.824442 0.918892
wb_dma_rf/inst_u8 2.497191 0.426348 0.790396 -0.306183 1.601471 -0.008446 -1.149094 1.601056 -3.580035 -2.426202 -0.473806 2.022982 -3.731247 -0.712427 -0.812174 0.831941 2.440056 0.199072 1.525435 0.890492
wb_dma_rf/inst_u7 -1.140457 0.651480 0.126595 -2.623008 -0.453450 -4.559487 2.703957 1.259459 0.639826 0.859173 -0.170132 -1.368408 0.945575 0.150443 1.384961 -2.450098 -3.442401 -2.375352 -1.539064 1.119771
wb_dma_rf/inst_u6 -1.375594 0.805006 0.223798 -2.515859 -0.554179 -4.520499 2.657110 1.361698 0.588557 0.908143 -0.353512 -1.377089 0.902753 0.165285 1.326081 -2.560385 -3.245563 -2.563584 -1.485662 1.298014
wb_dma_rf/inst_u5 -1.539533 0.890369 0.167726 -2.381083 -0.406309 -4.218596 2.399391 1.288561 0.347662 0.838796 -0.388754 -1.359665 1.271922 0.180764 1.376398 -2.668264 -3.145399 -2.406307 -1.507499 1.228116
wb_dma_rf/inst_u4 -1.496741 0.750187 0.271898 -2.243818 -0.538562 -4.506701 2.477700 1.299260 0.589425 1.097471 -0.245718 -1.507187 1.281697 -0.062489 1.535498 -2.797878 -3.562935 -2.411508 -1.724948 1.374095
wb_dma_rf/inst_u3 -1.249570 0.820261 0.150320 -2.277444 -0.541048 -4.401905 2.465946 1.271605 0.412913 0.907775 -0.169975 -1.340549 0.901430 0.125677 1.472496 -2.504483 -3.311242 -2.396855 -1.662829 1.200855
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.379655 -1.041335 0.276703 -2.262401 2.324784 -0.668735 0.023999 0.865919 -1.271949 -1.512209 0.388684 -0.543392 -2.425863 -0.797701 -1.648996 1.848746 2.546051 -1.016145 2.477279 2.625039
wb_dma_rf/inst_u1 -1.299418 0.969035 0.368499 -2.307022 -0.256488 -4.279521 2.542555 1.259577 0.840121 0.893162 -0.320726 -1.090014 1.081774 0.125137 1.467184 -2.712960 -3.199901 -2.383783 -1.675876 0.920522
wb_dma_rf/inst_u0 -1.583013 1.157941 -0.945500 -2.288718 -2.836026 -4.039444 2.125371 0.288993 0.831077 2.389258 -0.465116 -0.467246 1.672195 -2.563202 0.679073 -2.357882 -4.247385 -3.378196 -3.778982 1.835823
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/block_1 3.011687 0.247500 0.182343 -2.589316 -0.356771 -3.769499 2.728787 -0.561650 -0.171021 -0.301848 4.826202 2.007258 -1.654784 2.377843 -0.730226 2.434418 0.063634 0.511677 -3.107292 -0.100138
wb_dma_inc30r/assign_2_out -1.339899 -0.438472 0.021958 0.437457 1.996857 -2.563624 3.595722 -1.405709 2.366602 1.182774 5.151015 3.625768 -0.431525 0.500544 -2.486355 0.245863 1.241104 1.976041 -1.467506 -0.832090
wb_dma/wire_mast1_din 3.044953 -0.424215 3.034730 -0.590299 -3.582249 -0.557641 0.022631 0.297484 1.396031 0.557090 -0.120382 -1.545555 0.156693 3.828578 2.851233 0.492969 -1.695109 0.937823 0.704525 -1.849612
wb_dma_ch_sel/assign_2_pri0 3.693205 -1.338620 2.842353 -3.886664 3.709955 0.338058 0.634263 -0.194420 -1.088853 -3.057493 1.991168 2.845476 -0.513702 -0.859403 -1.217794 1.154742 2.754847 0.982551 1.232339 0.162785
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.446340 -1.836999 1.068157 -3.843668 -0.845382 -1.975610 0.471384 -1.042427 -1.164123 -0.153407 1.787672 -1.008988 -2.209195 0.649088 -2.832229 1.399433 4.516492 -2.073422 2.349450 3.191521
wb_dma_rf/input_de_adr0_we -1.423100 -0.453739 -0.690297 1.339066 0.262554 0.567277 -0.598417 1.331588 -0.434768 -0.217552 -1.328184 -1.742141 -1.386441 -0.539022 -0.359376 0.628692 0.647274 -0.320882 2.504333 1.357365
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.664439 0.248863 2.714788 0.877103 0.333321 0.813431 -0.778990 1.866448 -3.037413 -1.931632 -0.623735 0.478658 0.891685 -1.023150 0.912334 -1.975644 -0.324632 1.662447 0.785250 1.269100
wb_dma_wb_mast/always_1/if_1/stmt_1 -0.098698 -0.108054 -0.183998 -0.547737 -2.992456 -5.006142 0.222136 1.747092 -0.130019 0.193743 -1.621090 -2.630316 2.171623 -1.660086 2.052876 -1.087174 -3.874541 -2.586255 -2.217259 -0.544017
wb_dma_ch_sel/always_48/case_1/cond 1.029252 1.347116 0.584112 1.959722 -0.524016 0.961133 -1.202082 0.764797 -2.369913 -1.086993 -0.839442 2.303936 -1.424387 0.153479 0.684091 -0.763687 0.210920 1.272138 -0.491031 -1.548267
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.443484 -1.745754 0.967643 -3.766140 -1.023907 -1.967118 0.406198 -1.146204 -1.094713 -0.021971 1.791581 -0.939415 -2.144217 0.633254 -2.771999 1.311853 4.383573 -2.111723 2.109265 3.033960
wb_dma_rf/input_wb_rf_we -1.735780 2.328354 -0.873678 -2.796782 -3.042453 -5.337030 2.205467 0.179955 -0.153742 -0.316623 -0.302306 -2.977433 -0.311502 -1.229081 1.156600 -3.744594 -0.131336 1.578751 -5.437941 2.758972
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.142636 1.352157 0.614879 2.018206 -0.439568 1.096212 -1.331702 0.754113 -2.426591 -1.178836 -0.858487 2.405111 -1.470637 0.196168 0.730284 -0.687567 0.330583 1.321797 -0.439579 -1.652974
wb_dma/assign_7_pt0_sel_i 0.839977 0.770697 -2.290555 1.380338 -1.220417 -0.750854 -1.161566 -1.436035 -0.688851 1.559715 -0.491044 1.263585 -1.044038 0.276185 -0.367343 -1.128364 -0.518526 -0.035512 -2.109107 -1.086409
wb_dma_ch_rf/assign_27_ptr_inv/expr_1/expr_1 -1.128352 -0.815677 1.834544 -0.315135 0.630540 2.406516 1.105545 -0.709637 -0.753727 -1.776230 1.347193 2.765978 2.795298 -0.399010 -1.043668 -0.539336 0.574804 2.418652 -0.198661 -1.551216
wb_dma_wb_mast/wire_mast_pt_out 0.057484 0.016552 1.215008 -0.995026 -1.965850 -2.360176 -0.527688 -0.292283 0.418472 1.333758 -2.002879 0.625897 1.868943 -2.271052 0.236695 -3.489502 -2.653798 -1.771233 -1.388946 -0.363791
assert_wb_dma_ch_arb/input_state 2.835278 -0.553136 0.996712 -3.725958 2.134762 -1.349397 0.729595 -0.446575 -0.833445 -1.330903 1.796583 1.373071 -1.042674 -0.283850 -1.285837 1.150967 1.853626 -0.648346 -0.153414 1.208969
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1 0.799882 -0.903569 1.985934 -0.229367 1.620738 1.679335 0.068287 0.311990 -0.278527 -1.817708 0.250950 1.629131 0.632324 -0.567980 0.056487 -0.146931 0.814760 1.823260 1.429048 -1.203789
wb_dma/wire_ch0_csr 0.971394 1.090698 -0.109542 0.550722 -0.751602 -4.172080 1.745651 1.639608 2.000988 1.265376 1.221776 -0.617461 -2.960400 -1.860021 2.158453 1.002651 -2.166575 -4.185542 -2.178171 -0.886580
wb_dma_de/assign_69_de_adr0/expr_1 -1.970738 -0.335102 -2.698117 -0.001436 1.280297 -3.921031 1.338236 2.636877 -2.532222 0.061186 0.366016 -3.001699 -1.764334 -1.596058 -0.656449 0.282498 -3.659098 -0.626249 -0.425035 5.607265
wb_dma_wb_slv/wire_pt_sel 3.545979 -2.667611 -0.098344 -3.084904 -8.456130 -5.343192 1.067454 -3.087142 0.954426 5.904458 0.348664 0.913470 0.655781 0.202172 -0.930772 -2.897846 -5.649924 -1.063789 -1.892415 0.920442
wb_dma_de/always_23/block_1/case_1/block_1/if_1/cond 1.446030 0.932913 -3.169211 0.771403 0.055595 0.232825 -1.029144 1.725357 -0.909035 -0.036928 -2.267797 1.742548 -1.281324 -2.672050 1.180026 2.004481 -2.986410 -3.071787 -0.749236 -2.521587
wb_dma_ch_sel/wire_de_start -0.598523 3.802381 1.493471 0.927246 0.315792 -0.744928 -1.499115 1.086198 3.570122 2.103172 -1.579879 2.583951 -0.736210 -0.165888 -0.390888 0.120219 2.812209 -4.833012 -1.598963 -0.650935
wb_dma_wb_mast/assign_3_mast_drdy 1.433064 0.480125 3.495105 -4.066144 -0.442670 -0.058333 0.165450 2.323876 -0.442736 -1.459735 -4.478547 1.154615 -0.268187 2.095855 0.383452 -1.959044 0.704476 -1.077804 3.781114 0.290070
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1 3.978503 0.590371 4.089737 -3.272894 2.057540 -0.037682 0.632365 0.939270 2.244175 -1.347648 0.281627 1.046929 0.412235 -0.393049 2.089601 0.625817 -0.399176 -0.530871 -0.520837 -0.354813
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.293036 -1.008032 0.214229 -2.358922 2.216440 -0.923541 0.189607 0.852468 -1.188372 -1.408578 0.407453 -0.498449 -2.238211 -0.851275 -1.598333 1.680716 2.287112 -1.043559 2.187939 2.592569
wb_dma_de/always_5/stmt_1 3.121571 0.839900 1.798392 -2.827584 3.899069 0.507205 0.452714 0.657532 0.284065 -2.418246 0.992187 1.615056 -0.319069 -1.708532 0.767446 1.483480 0.694480 -0.608324 -1.106254 0.238405
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.861592 0.739143 -2.129275 1.324441 -1.153468 -0.710000 -1.120006 -1.360435 -0.749669 1.416592 -0.494721 1.303975 -1.091665 0.287412 -0.370379 -1.051519 -0.429152 -0.006107 -1.953671 -1.074857
wb_dma_de/input_mast1_err 2.277328 0.346801 0.629473 -0.104957 1.535760 0.140480 -1.232644 1.599203 -3.604965 -2.392459 -0.551830 1.836250 -3.704195 -0.656970 -0.852834 0.824477 2.463935 0.302898 1.712776 0.884901
wb_dma_de/reg_mast0_adr -2.120784 1.154473 1.149912 -4.985458 -1.853611 0.195988 0.397511 -0.123035 0.570597 -0.089245 -3.804986 -1.024557 3.057771 2.348693 -0.726799 -2.381057 1.633705 -3.522364 1.530781 0.579776
wb_dma_de/always_23/block_1/case_1/block_8/if_3/cond -0.278363 -0.209115 4.133327 1.596181 -0.823417 1.742539 -0.510772 3.551981 0.003087 -1.620629 -2.350852 -1.094041 -0.886234 0.599688 1.968734 0.035151 0.171311 1.157382 4.454921 0.165907
wb_dma_ch_rf/assign_15_ch_am0_we 1.762389 -1.063194 -2.246111 -1.451976 0.838301 -0.120052 0.935003 -0.327059 0.089841 -0.785998 -0.399076 -1.425282 -1.673546 1.999472 0.222226 1.693264 -1.400552 0.401867 0.865284 -0.892297
wb_dma_ch_arb/always_2/block_1/case_1/if_3/cond 0.238968 0.617861 2.758710 0.783719 0.631633 1.863846 -0.205408 2.166581 -1.746764 -2.626859 -0.422221 1.153034 -0.405224 -0.095796 1.146098 0.340454 0.694545 1.421266 1.515484 -0.617422
wb_dma_ch_arb/always_2/block_1/case_1/if_4/cond/expr_1 0.802442 -0.865139 1.893590 -0.199723 1.593776 1.673196 0.068420 0.297734 -0.284073 -1.775044 0.243640 1.582186 0.609076 -0.557181 0.043535 -0.105246 0.780407 1.732085 1.393303 -1.163470
wb_dma_rf/inst_u2 -1.911492 0.866800 0.001059 -2.836688 -0.719565 -4.979384 2.909893 1.364274 0.417342 0.823863 -0.304791 -2.201921 1.575915 0.539051 2.184041 -3.544304 -3.919167 -1.820123 -2.432187 1.051062
wb_dma_ch_rf/wire_ch_adr1_dewe -0.865952 0.562079 -0.015034 -1.060558 -1.417724 -0.079701 -0.747826 -1.169061 -0.221283 0.450070 -0.253648 -0.717126 0.964519 0.600519 -0.828258 -0.739683 1.912867 -1.638145 -0.486674 0.370981
wb_dma_ch_rf/always_17/if_1 2.258149 3.093941 3.610522 -1.363419 0.002220 0.444857 0.073327 -0.754008 1.411871 -0.085681 0.848942 4.127135 1.085273 -0.393838 0.381796 -0.599632 0.616908 -0.860098 -4.820733 -0.901451
wb_dma_de/assign_71_de_csr 1.203975 -0.223565 3.507463 0.384597 -2.389929 0.425299 0.917048 3.198109 -0.604508 -2.292660 -1.519336 0.509085 0.127213 -0.563483 3.409155 -0.238421 -2.843904 1.564711 1.834020 -2.995077
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1 0.864681 0.799479 -2.247171 1.330555 -1.227053 -0.821995 -1.185929 -1.445737 -0.759422 1.512630 -0.489383 1.331779 -1.145979 0.330381 -0.431665 -1.103004 -0.452340 -0.073187 -2.088955 -1.093567
wb_dma_ch_sel/always_42/case_1 3.677498 -1.061943 -1.683337 -0.812590 -0.597580 -3.709346 0.748984 0.325572 -0.048101 1.541998 1.598159 -3.066122 -1.782039 -0.913787 3.824499 0.676380 -5.050368 -1.618204 -0.920612 -0.146595
wb_dma_ch_sel/always_1/stmt_1/expr_1 -0.522940 1.209333 3.993482 2.113181 -2.282614 0.972269 -0.248840 4.566557 -0.115797 -1.922515 -2.655918 -0.592741 -1.457923 -1.605200 2.803507 0.584514 -0.923900 -0.256381 2.490866 -0.905061
wb_dma_ch_sel/always_6/stmt_1 -0.601098 1.817890 5.729460 2.124683 -1.043423 1.794187 -1.111076 3.906400 0.808434 -1.254156 -2.361449 -0.312247 -1.234630 0.022196 1.882394 0.159724 1.431958 -0.218138 2.743325 0.873223
wb_dma_ch_rf/reg_ch_chk_sz_r 3.833395 1.583012 -0.293202 -1.307615 2.617433 -0.074399 -0.756516 -0.682316 -0.513614 -0.954599 0.431016 2.811912 -1.336887 -1.325962 0.446306 0.398453 0.232262 -0.556493 -2.972820 -0.870757
wb_dma_ch_sel/always_3/stmt_1 1.776235 -0.115968 5.507810 -3.123470 -0.241516 0.533497 1.650044 0.857855 -0.916978 -2.552531 1.639026 2.856237 1.536135 0.968029 0.161255 0.036779 0.848198 1.420368 0.188173 -0.343586
wb_dma/wire_pointer2_s -1.435388 0.088068 0.030491 -0.872200 -1.442104 -1.844499 0.806117 0.215182 0.010124 0.513572 -0.605182 -1.285512 1.632913 -0.123170 1.050349 -2.444272 -1.953053 0.119711 -1.702220 0.279454
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.089936 1.339696 0.589135 2.028347 -0.534211 1.044145 -1.327707 0.739648 -2.379461 -1.118330 -0.890567 2.341694 -1.415306 0.216660 0.746636 -0.767610 0.280360 1.295484 -0.487459 -1.628969
wb_dma_wb_slv/assign_2_pt_sel/expr_1/expr_1 -0.191921 -1.462700 -0.465060 -0.827250 -3.023403 -1.682891 -0.145247 -1.343649 0.872376 2.885806 -2.201633 1.625585 2.581167 -2.803205 -1.293030 -3.104724 -4.750789 -2.198297 -0.768804 -0.576424
wb_dma_ch_rf/input_de_txsz 4.376282 -0.740256 3.189044 -4.158843 2.925927 -0.202083 0.887497 -0.828361 3.832525 -0.395303 0.806021 1.448480 1.431305 -0.852782 1.093117 0.184834 -0.420216 -0.238278 -0.706239 -0.842659
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.691220 0.210741 2.604874 0.995663 0.343916 0.819050 -0.904774 1.836973 -3.068005 -1.921096 -0.677744 0.401644 0.883226 -1.078097 0.947040 -2.041764 -0.400627 1.712264 0.750302 1.309957
wb_dma_wb_if/input_pt_sel_i 4.698847 -1.229971 1.640796 -0.052882 -6.023882 -2.193607 -0.083828 -1.937176 0.838644 2.709498 1.140917 -0.231635 -1.988805 4.831557 1.690564 0.044943 -1.205802 1.208772 -0.346624 -2.226172
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.467323 -1.034014 0.279319 -2.388716 2.392598 -0.835317 0.098356 0.902163 -1.202996 -1.498070 0.399859 -0.433932 -2.436416 -0.838547 -1.633389 1.796786 2.532731 -1.002347 2.372859 2.612931
wb_dma_pri_enc_sub/always_3/if_1/if_1/stmt_1 0.254887 0.614591 2.759103 0.821054 0.631167 1.850299 -0.228276 2.100694 -1.734209 -2.610589 -0.413577 1.185420 -0.364319 -0.084707 1.139225 0.310132 0.706539 1.401069 1.484711 -0.668739
wb_dma_de/always_23/block_1/case_1/block_7/if_1/cond -0.182769 0.979586 5.747342 -3.348736 -1.599668 1.419751 1.062592 3.065697 1.245638 -1.667660 -4.462981 0.410920 2.531299 2.834965 2.419353 -2.299394 -0.920501 -0.334195 3.566669 -1.007398
wb_dma/wire_mast0_go 0.787223 0.736010 -2.137765 1.284631 -1.147097 -0.721428 -1.064880 -1.345761 -0.701292 1.442054 -0.488598 1.205705 -1.018225 0.297341 -0.360622 -1.058491 -0.455417 -0.032357 -1.942224 -1.006042
wb_dma_ch_rf/always_1/stmt_1 -1.296181 0.310457 -2.372522 1.321321 1.633025 0.699665 -0.587948 0.399224 2.261499 1.055654 -1.624079 -2.434226 -0.275346 -1.833677 0.498510 0.623602 -1.017800 -1.522239 0.152593 0.992763
wb_dma_ch_rf/always_10/if_1 2.409587 0.331579 0.657242 -0.183986 1.641000 0.131470 -1.221258 1.575982 -3.545865 -2.429282 -0.529552 1.972400 -3.676885 -0.692254 -0.885158 0.844130 2.458241 0.309228 1.641682 0.808223
wb_dma_ch_pri_enc/wire_pri21_out 1.053278 1.375094 0.592790 2.060706 -0.579104 0.951361 -1.239561 0.762416 -2.426271 -1.114171 -0.879473 2.378085 -1.482287 0.169685 0.721138 -0.757174 0.210378 1.304591 -0.505065 -1.628831
wb_dma_ch_sel/assign_165_req_p1 0.795861 0.747878 -2.098931 1.218517 -1.120887 -0.749974 -1.046366 -1.300503 -0.679107 1.429280 -0.465432 1.195618 -1.033473 0.278198 -0.389353 -1.018571 -0.426617 -0.073032 -1.907910 -0.957715
wb_dma_de/always_23/block_1/case_1/block_3/if_1/cond 3.811078 1.604841 -0.192976 -1.408638 2.714775 -0.107302 -0.691783 -0.534068 -0.510547 -1.069489 0.436224 2.734014 -1.381200 -1.322563 0.473160 0.438266 0.322485 -0.598231 -2.872299 -0.792837
wb_dma_de/always_23/block_1/case_1/block_8/if_2 1.664087 -1.117574 4.215795 -0.725702 -0.244995 1.037457 0.305568 0.469279 1.971089 -0.575345 -0.468323 1.073187 1.441598 0.748081 1.422086 -0.987456 -0.433046 1.856412 1.887225 -1.823647
wb_dma_de/always_23/block_1/case_1/block_8/if_3 -0.687305 1.797556 5.555558 2.091696 -1.130352 1.667670 -1.075605 3.895914 0.770023 -1.178324 -2.403590 -0.491936 -1.221227 0.092328 1.851895 0.180349 1.398201 -0.319039 2.754190 0.970327
wb_dma_de/always_23/block_1/case_1/block_8/if_1 1.165441 0.373719 5.038946 0.191447 -1.243027 1.081432 0.071063 2.321301 0.489798 -1.373960 -1.091210 0.677655 0.474383 1.157532 2.465931 -0.642227 -0.603092 1.421150 1.913684 -1.288414
wb_dma_ch_sel/assign_137_req_p0 0.664625 0.899329 1.127266 -2.342135 2.660081 0.995327 -0.834370 0.845639 -0.252595 -2.086882 -0.658659 -0.800226 -0.457955 -1.659405 -0.341158 1.192241 3.052061 -2.427116 0.866555 1.787389
wb_dma_ch_sel/assign_115_valid 1.530794 0.362979 1.144276 -1.545007 4.082348 0.865518 -0.012073 2.114957 -0.137533 -2.583593 -0.332024 -0.226105 -1.531429 -2.283546 0.392450 1.931243 1.169627 -0.986082 1.368033 1.694566
wb_dma_de/always_23/block_1/case_1/block_5/if_1/stmt_1 4.048321 0.556245 -2.831589 -0.570763 1.839178 -3.148939 2.206177 1.461426 0.208539 -1.531181 1.793021 3.695213 -1.458514 -1.360698 1.372271 2.421999 -5.330191 2.036574 -4.200281 -3.906839
wb_dma/wire_de_txsz 4.107471 1.111555 4.620811 -3.628122 2.623387 -0.116436 0.256123 -0.382047 4.362903 -0.122858 0.678710 1.968529 0.936732 -1.365092 0.988135 0.469191 0.900598 -1.663589 -2.054969 -0.016166
wb_dma_wb_slv/input_slv_pt_in -0.006458 -0.013208 1.172305 -0.975079 -1.734420 -2.316843 -0.546343 -0.268580 0.458106 1.261543 -2.050412 0.569165 2.010808 -2.460948 0.185173 -3.513775 -2.717762 -1.745092 -1.359864 -0.321381
assert_wb_dma_ch_sel/input_ch0_csr 0.832000 -0.881728 1.922548 -0.253421 1.672376 1.712205 0.068337 0.254141 -0.219547 -1.760776 0.262376 1.605984 0.615780 -0.544093 0.048499 -0.096387 0.812358 1.757346 1.440513 -1.203474
wb_dma_de/always_23/block_1/case_1/block_7/if_1 -0.570146 2.660040 6.894374 -2.618427 -1.704689 1.485170 0.475399 3.229531 1.889608 -1.285122 -4.197496 0.950252 2.028059 2.133461 2.146451 -1.991106 0.457692 -1.555872 2.099415 -0.195244
wb_dma_ch_sel/assign_149_req_p0 0.567242 1.021340 1.134486 -2.355521 2.377229 0.864786 -0.825939 0.902285 -0.254536 -2.015681 -0.730997 -0.888744 -0.463677 -1.617087 -0.308931 1.104494 3.009651 -2.622480 0.744309 1.846225
wb_dma_de/wire_adr0_cnt_next -2.811666 -0.361783 -1.379343 0.179871 2.697792 -5.267783 3.810869 1.524667 0.650967 0.050484 1.698292 -0.487391 -1.953938 -0.064375 -1.212453 -1.683726 -1.763723 0.848870 -0.608213 2.160654
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1 -0.162892 1.427087 -0.743545 -2.999356 -1.990966 -2.106579 3.089694 2.361905 0.797531 -0.079141 0.005311 2.295634 -0.337287 2.581603 -0.421941 3.432815 -1.818083 -3.398838 -0.438492 -1.652822
wb_dma_ch_rf/always_23/if_1/block_1 -2.868369 0.499399 0.036629 -1.081758 -2.326419 0.883822 0.245981 -2.163390 -0.923426 0.179793 0.983396 0.554667 3.240107 0.820266 -2.015510 -1.142713 1.949711 -0.781480 -1.910843 -0.086709
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.709489 0.256971 2.687125 0.840068 0.331067 0.809204 -0.826265 1.838814 -3.064450 -1.969722 -0.667560 0.439583 0.887336 -1.020248 0.917439 -1.946729 -0.286670 1.640421 0.835926 1.305951
wb_dma_rf/wire_ch0_txsz 1.381359 3.804766 5.596451 -0.849413 0.767305 0.487321 -1.101601 -0.010290 3.780698 -0.221672 -0.785593 0.519254 1.979860 -0.399336 2.268972 -1.031116 1.336451 -1.655082 -4.471876 0.242674
wb_dma_ch_sel/assign_134_req_p0/expr_1 -1.217956 -0.955000 1.875749 -2.663202 -0.442601 -0.064673 0.582524 -1.056063 -2.096734 -0.925262 1.785808 -0.314304 1.792970 -1.233833 -1.933581 -0.979146 2.342117 -0.734396 -0.320739 3.337535
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2 -1.520701 1.363746 1.654766 2.688566 -0.758458 1.504651 -0.440340 4.474566 -2.299921 -3.013224 -2.142652 -0.317580 -2.221381 -2.765966 1.558009 1.416258 -0.003746 -0.309601 2.146301 -0.287767
wb_dma_de/always_6/if_1/if_1 2.271041 3.177324 3.434491 -1.142030 -0.305653 0.371642 -0.053881 -0.872574 1.506058 0.214598 0.788826 4.051906 1.127698 -0.357314 0.514829 -0.677100 0.338385 -0.925725 -5.068584 -1.024125
wb_dma_ch_sel/assign_128_req_p0 3.626273 -1.574616 1.722997 -5.301834 1.524276 -0.787031 1.063728 -3.177057 1.795430 -0.186903 3.048317 1.306698 0.637900 -0.546324 -1.652533 0.831429 3.151557 -1.392310 -0.939608 0.446875
wb_dma_de/assign_77_read_hold/expr_1 0.869736 0.769974 -2.166658 1.310290 -1.179247 -0.749962 -1.111132 -1.380410 -0.709974 1.450338 -0.496466 1.257879 -1.062533 0.275276 -0.373126 -1.081456 -0.460428 -0.033413 -1.976935 -1.021194
wb_dma_de/wire_de_adr0 -1.885745 -0.304816 -2.537954 0.057816 1.450440 -3.995306 1.543455 2.764589 -2.417283 -0.000151 0.608381 -2.874071 -1.983097 -1.501804 -0.625655 0.438667 -3.602509 -0.532351 -0.364220 5.465616
wb_dma_de/wire_de_adr1 -1.916731 -0.035875 0.156258 0.027357 -0.843704 1.004168 1.045083 -0.902121 -0.700744 -0.316344 1.184292 1.394243 2.233077 0.168227 -1.085759 -0.474835 -0.124581 0.977982 -1.407251 -0.547188
wb_dma_wb_mast/always_4 0.861546 0.752479 -2.102807 1.251822 -1.097476 -0.721015 -1.081948 -1.349838 -0.719414 1.408533 -0.457313 1.249519 -1.094379 0.278236 -0.409470 -1.008900 -0.361083 -0.024166 -1.931070 -1.023711
wb_dma_wb_mast/always_1 -0.182296 -0.170394 -0.304834 -0.783595 -3.266218 -5.229784 0.347189 1.792845 -0.161962 0.239560 -1.698530 -2.773001 2.207793 -1.581572 2.047711 -1.108203 -3.979711 -2.730478 -2.180508 -0.517567
wb_dma_rf/wire_ch3_csr -0.651818 1.795447 -0.010754 -1.976849 0.070788 -4.330082 2.229492 1.445936 2.369403 1.644237 -0.484678 -3.018642 -0.712231 1.674327 2.882733 -1.444810 -2.295264 -3.576462 -0.308285 0.317801
wb_dma_ch_rf/reg_ptr_valid -1.623307 0.091389 1.291938 0.842243 -1.604096 1.928534 1.631686 1.913042 -3.180460 -3.424374 0.302833 2.153323 1.570315 -1.495063 0.983106 0.198085 -1.707159 2.127970 -0.198451 -2.763430
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.133078 1.313579 0.735396 2.044362 -0.415418 1.147380 -1.288773 0.801825 -2.395897 -1.259629 -0.871903 2.451453 -1.418956 0.178330 0.783959 -0.753953 0.305758 1.422691 -0.407127 -1.692159
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.568166 -1.889733 1.109974 -3.903284 -1.125086 -1.934465 0.364877 -1.201276 -1.134579 -0.054223 1.825653 -1.060242 -2.223706 0.787532 -2.836423 1.422362 4.630987 -2.140056 2.371338 3.124295
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1 1.521127 -1.812185 1.130058 -3.924289 -0.964316 -2.112481 0.574877 -0.993302 -1.218189 -0.201379 1.848238 -0.883702 -2.264743 0.604839 -2.832696 1.312422 4.463522 -2.083070 2.248525 3.138497
wb_dma_de/input_mast0_drdy -0.004057 1.531160 1.914546 -3.198987 0.181993 -0.379129 1.093160 2.592230 1.977861 -0.378080 -5.621127 0.813678 1.099300 0.949447 1.727028 -3.071679 -2.311603 -1.666373 1.678841 -0.576402
wb_dma_rf/assign_6_csr_we/expr_1 1.944268 1.672615 -3.768995 0.336975 0.818439 -0.230349 -2.047090 0.900450 -2.843511 -2.141430 -1.551309 -0.793447 -2.726491 -5.458181 1.471439 0.914030 0.110418 -0.577349 -2.633655 -0.334582
wb_dma_ch_sel/assign_154_req_p0 0.580725 0.921390 1.145308 -2.470134 2.449385 0.822998 -0.784361 0.852405 -0.372040 -2.086729 -0.601200 -0.801989 -0.473167 -1.624140 -0.459269 1.110631 3.105628 -2.516090 0.773691 1.850204
wb_dma_ch_rf/assign_24_ch_txsz_dewe/expr_1 5.184330 -0.367538 2.732909 -2.891848 2.343970 2.419402 -1.300974 -1.834079 4.261863 0.201296 0.358159 -0.443071 0.703465 0.438923 1.442214 2.084780 1.374650 -0.910512 0.234544 -0.777168
wb_dma/wire_ch5_csr -1.293457 0.986113 0.025014 -2.215374 -0.610897 -4.466146 2.560108 1.418444 0.493548 0.938687 -0.170259 -1.330717 0.985731 0.192814 1.553126 -2.300785 -3.645178 -2.352346 -1.835632 1.079216
wb_dma_ch_pri_enc/wire_pri10_out 1.058882 1.351929 0.585883 2.040030 -0.566787 0.999484 -1.239681 0.747479 -2.407947 -1.101792 -0.889847 2.383474 -1.405379 0.168884 0.709614 -0.830086 0.213545 1.299669 -0.529694 -1.632328
wb_dma_ch_rf/assign_20_ch_done_we 3.325120 0.826060 1.187891 -0.593172 1.201057 -0.250046 -0.972367 0.847605 1.167707 -0.080058 -1.477256 0.690162 -1.905020 -0.631425 1.257779 0.117928 -0.224205 -0.753542 -0.059104 -0.098487
wb_dma_wb_mast/input_wb_ack_i 0.633467 0.846583 0.818241 -3.540900 -3.850283 -5.344882 -0.616743 1.002951 -0.538803 0.559377 -4.804205 -0.747662 3.218587 -1.976735 1.164756 -3.897992 -4.140583 -4.598931 -2.610131 -0.957731
wb_dma_ch_rf/always_17/if_1/block_1/if_1 2.060233 3.013304 3.346573 -1.217190 -0.284706 0.392190 0.009398 -0.905336 1.438535 0.156951 0.836649 3.956017 1.200536 -0.360507 0.407219 -0.688868 0.410867 -0.868897 -4.951935 -0.887852
wb_dma_rf/input_dma_rest -0.011955 -0.502637 -1.443959 0.184932 -1.351702 -0.730296 0.846180 1.029645 -0.973072 -0.855834 -0.554801 -0.270077 -0.285247 -1.674420 1.107368 0.376213 -2.406962 0.046089 -0.054999 -1.781515
wb_dma_ch_sel/always_5/stmt_1 0.331506 3.514221 1.626488 1.907895 1.461821 -0.778303 -0.899928 2.166501 3.930406 1.902984 -1.507588 3.257640 -1.734616 -0.589567 0.517653 0.669607 0.902044 -3.474217 -1.309094 -0.969550
wb_dma_ch_sel/always_40/case_1 -1.644851 0.048441 1.353643 0.835706 -1.615688 1.966051 1.705333 2.100191 -3.260757 -3.575525 0.292769 2.157821 1.583611 -1.569829 1.066488 0.235109 -1.816904 2.215867 -0.062124 -2.882651
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/stmt_1 -2.001667 -0.019644 0.124999 0.017860 -0.900428 0.902349 1.114676 -0.919475 -0.692729 -0.286461 1.190496 1.370118 2.294208 0.116511 -1.099736 -0.531863 -0.148777 0.939531 -1.458521 -0.504722
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.369565 -1.049821 0.293462 -2.370030 2.380353 -0.871893 0.139915 0.955888 -1.242638 -1.517252 0.381336 -0.445335 -2.380399 -0.854759 -1.662574 1.715307 2.451623 -0.993914 2.385030 2.617506
wb_dma/wire_de_csr 1.111980 -0.200144 3.498000 0.391413 -2.590450 0.380209 0.915630 3.275979 -0.523286 -2.210946 -1.560692 0.313930 0.226077 -0.453839 3.563427 -0.227333 -3.031647 1.465327 1.823381 -3.070316
wb_dma_de/always_23/block_1/case_1/block_1/if_1 -0.228338 1.367310 -0.978606 -2.961737 -1.960790 -2.054937 2.795846 2.187283 0.785387 0.003853 -0.287572 2.395728 -0.261885 2.200296 -0.677787 3.198104 -1.656040 -3.546700 -0.488630 -1.648229
wb_dma_ch_sel/always_37/if_1/if_1 -0.960027 0.053079 -1.750907 0.845756 -0.556459 -3.165867 3.099584 0.887714 0.107693 0.177512 1.623738 0.389864 -3.118214 -5.228218 -1.119410 0.381230 -2.740911 0.270262 -3.658959 2.739053
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.874805 0.768175 -2.203490 1.319657 -1.173393 -0.786003 -1.144206 -1.389190 -0.748281 1.482336 -0.484930 1.268860 -1.070199 0.306079 -0.400621 -1.094669 -0.445604 -0.028801 -2.012151 -1.089378
wb_dma_de/always_23/block_1/case_1/block_9/if_1 -1.432807 -0.456518 -0.719949 1.315930 0.218981 0.555389 -0.571373 1.314822 -0.433113 -0.201271 -1.341193 -1.779888 -1.345872 -0.519715 -0.378197 0.602634 0.622438 -0.347251 2.510985 1.383951
wb_dma_de/always_23/block_1/case_1/block_9/if_2 -0.480405 1.762291 5.600389 2.070162 -1.066566 1.759483 -1.117139 3.873547 0.814099 -1.241396 -2.390006 -0.363115 -1.282279 0.001589 1.898695 0.217465 1.394331 -0.292312 2.781033 0.824015
wb_dma_ch_rf/always_10/if_1/if_1 2.361342 0.309881 0.755640 -0.227882 1.680936 0.108508 -1.116510 1.593748 -3.600359 -2.504676 -0.461114 1.957959 -3.677381 -0.703536 -0.875943 0.903016 2.534656 0.328438 1.761568 0.921342
wb_dma_ch_pri_enc/assign_1_pri_out_tmp 1.065359 1.399440 0.442996 2.132653 -0.658919 0.950964 -1.351903 0.718540 -2.440111 -1.034564 -0.922201 2.386597 -1.483337 0.165426 0.748824 -0.794802 0.196961 1.249085 -0.642374 -1.623658
wb_dma_ch_sel/input_ch3_adr0 -1.472010 -1.335835 -0.289225 0.446386 -1.512898 -2.338555 -0.080485 0.336214 -1.856492 0.416928 -1.106171 1.567403 1.676838 -3.803097 -1.350685 -3.639747 -2.560613 1.014293 -1.815838 1.411365
wb_dma_ch_sel/always_1/stmt_1/expr_1/expr_1 -0.648121 1.220358 3.963737 2.041905 -2.448732 0.785376 -0.118315 4.633563 -0.039979 -1.851397 -2.753301 -0.707679 -1.393933 -1.607872 2.807287 0.500139 -1.091964 -0.351213 2.450094 -0.809371
wb_dma_ch_arb/always_2/block_1/case_1/if_4/cond 0.283060 0.612378 2.757727 0.779515 0.606175 1.779549 -0.196177 2.158882 -1.771789 -2.584868 -0.402375 1.129655 -0.428122 -0.105617 1.097627 0.280641 0.702016 1.367530 1.493385 -0.651409
wb_dma_de/wire_de_txsz 4.065447 1.063195 4.712385 -3.579918 2.737689 -0.019636 0.289350 -0.413387 4.413004 -0.187324 0.701446 2.090212 1.005246 -1.409413 0.942431 0.421403 0.924881 -1.514563 -1.948111 -0.101282
wb_dma_rf/input_de_adr1 -1.929599 -0.029441 0.123739 0.047074 -0.833140 0.918950 1.069544 -0.857348 -0.690961 -0.307472 1.168850 1.336642 2.192743 0.129017 -1.055533 -0.487837 -0.092244 0.915421 -1.422427 -0.498409
wb_dma_rf/input_de_adr0 -1.123933 -0.698102 -4.330889 0.497874 2.003750 -3.824775 0.284364 1.844512 -1.262718 0.953886 -1.096295 -1.938375 -1.185958 -3.199275 -1.032762 -0.507400 -5.071610 -0.110985 -1.237242 4.384417
wb_dma_de/always_2/if_1 -2.965964 0.563131 -2.163898 1.104717 3.367213 -4.738652 2.170193 3.647558 -0.993759 -0.296060 0.969321 -1.550839 -2.753343 -1.833741 -0.915611 0.116614 -1.966475 -0.170579 -0.197328 4.793814
wb_dma_ch_sel/assign_102_valid 1.651405 0.281108 1.127996 -1.412988 4.147882 1.051911 -0.118993 1.981150 -0.083867 -2.601965 -0.380293 0.003724 -1.513042 -2.291793 0.411604 1.930848 1.166075 -0.790178 1.379348 1.426925
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1 -0.949257 0.008916 0.165197 -3.622945 -3.742016 -4.264616 4.509046 1.472922 -1.347631 0.007156 0.791199 0.261653 -2.011154 0.666983 -1.610256 -0.705826 -1.526211 0.469935 -0.724427 3.523097
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.652280 0.282384 2.662651 0.849212 0.362241 0.678884 -0.840496 1.836030 -3.059880 -1.875717 -0.652603 0.405399 0.890593 -1.088525 0.919439 -2.042557 -0.342290 1.603921 0.697642 1.403178
wb_dma_wb_mast/assign_4_mast_err 2.355587 0.355018 0.753161 -0.203001 1.594793 0.090588 -1.082807 1.570346 -3.576764 -2.434340 -0.431230 1.977443 -3.615163 -0.655064 -0.858774 0.827215 2.414057 0.321232 1.609711 0.850012
wb_dma_de/always_23/block_1/case_1/block_9/if_2/cond -0.280594 -0.180910 4.201934 1.538814 -0.897816 1.674811 -0.495597 3.559651 0.021957 -1.575976 -2.373457 -1.119412 -0.859569 0.624270 2.019617 -0.006089 0.085385 1.141762 4.373092 0.168214
wb_dma_ch_rf/always_2/if_1 -1.549398 0.148453 1.382362 0.900565 -1.632601 1.905768 1.596694 2.172421 -3.243248 -3.523313 0.163202 2.094776 1.451745 -1.598548 1.177359 0.220510 -1.783299 2.100437 -0.069590 -2.829956
wb_dma/input_wb1_err_i 2.408623 0.259576 0.748252 -0.114420 1.745784 0.328179 -1.246941 1.568949 -3.564461 -2.549058 -0.523445 1.916012 -3.691457 -0.633793 -0.896711 0.950099 2.632282 0.403242 1.916255 0.841716
wb_dma_ch_sel/assign_133_req_p0/expr_1 -0.962458 -1.091935 1.933521 -2.658345 -0.263803 0.117616 0.489641 -1.219627 -2.151890 -0.939716 1.990890 -0.246718 1.761651 -1.110002 -2.005308 -0.857871 2.525940 -0.579193 -0.236800 3.399090
wb_dma_ch_sel/assign_136_req_p0/expr_1 0.618078 0.792791 1.199103 -2.554440 2.652165 0.894582 -0.769090 0.789818 -0.323982 -2.193613 -0.546035 -0.719755 -0.432577 -1.626318 -0.517336 1.134849 3.249271 -2.415714 0.938609 1.871542
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.393628 -1.030797 0.264402 -2.372778 2.338802 -0.824728 0.146145 0.872156 -1.206303 -1.458314 0.455418 -0.495794 -2.341190 -0.832113 -1.629967 1.747504 2.441181 -1.040215 2.319164 2.609574
wb_dma_ch_sel/input_dma_busy 0.770199 -0.838663 1.935000 -0.168088 1.570804 1.673205 0.053027 0.309690 -0.244406 -1.755633 0.215079 1.570447 0.607670 -0.525486 0.077590 -0.114755 0.767574 1.767761 1.400628 -1.191511
wb_dma_ch_sel/assign_4_pri1 1.576344 -0.128871 -0.289152 1.102532 0.439840 0.871841 -1.036894 -1.064226 -0.899588 -0.247277 -0.235087 2.784506 -0.402766 -0.261559 -0.331591 -1.160422 0.295482 1.675747 -0.607400 -2.148757
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.456994 -0.992995 0.380972 -2.411577 2.319643 -0.854559 0.134260 0.896582 -1.185865 -1.491828 0.421855 -0.445058 -2.329809 -0.820535 -1.593546 1.735745 2.397361 -1.043492 2.276535 2.580178
wb_dma_ch_rf/reg_ch_csr_r -1.500446 -0.529393 -0.282849 -2.246909 -3.310329 -2.535814 4.057452 1.654052 0.062496 0.649625 -1.125244 2.684990 -0.846376 1.193925 -2.457729 0.602100 -3.460592 -2.609462 0.344102 0.174347
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.125296 1.343454 0.617391 2.102879 -0.556564 1.067741 -1.306687 0.793045 -2.458502 -1.146478 -0.913671 2.438175 -1.473852 0.222316 0.769784 -0.756305 0.282164 1.347983 -0.460351 -1.687252
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.467563 -1.783992 1.115355 -3.959291 -1.105497 -2.029774 0.430924 -1.131070 -1.118795 -0.082164 1.756225 -1.006706 -2.103961 0.681042 -2.811760 1.286747 4.457101 -2.214027 2.129352 3.135609
wb_dma_wb_if/wire_slv_we -1.659826 1.893819 -0.668214 -2.550677 -3.575576 -5.457237 1.933477 0.159233 -1.203120 -0.286796 -0.071179 -2.562581 -0.540230 -0.404233 0.720075 -3.712245 0.107444 2.034283 -4.642013 2.614498
wb_dma_de/assign_70_de_adr1 -2.020954 -0.079940 0.189509 0.045842 -0.935833 1.002256 1.145166 -0.954708 -0.715111 -0.282059 1.243980 1.468741 2.335932 0.185125 -1.130139 -0.532532 -0.108876 1.080525 -1.434354 -0.558169
wb_dma_ch_sel/always_38/case_1/stmt_4 1.160454 0.421372 4.977489 0.274819 -1.196405 1.148377 0.026944 2.324763 0.467971 -1.365254 -1.116002 0.638287 0.393728 1.148443 2.467654 -0.565751 -0.502060 1.413245 1.895790 -1.223498
wb_dma_ch_sel/reg_ch_sel_r -0.995330 0.097851 -1.490368 0.978788 -0.512273 -2.906555 2.998655 0.871542 0.094270 0.087602 1.517009 0.636366 -3.199616 -5.163441 -1.233158 0.251880 -2.355323 0.362137 -3.505063 2.675629
wb_dma_ch_sel/always_38/case_1/stmt_1 -1.289316 3.294493 3.186516 0.008276 1.137140 -0.063818 -0.694260 2.157315 4.392400 1.141692 -1.237679 1.540527 0.160283 -0.351200 -0.071718 1.134808 3.091265 -5.013295 -0.002929 0.084605
wb_dma_ch_sel/always_38/case_1/stmt_3 1.184140 0.414075 4.972695 0.284584 -1.194591 1.223940 0.037204 2.300021 0.400384 -1.462281 -1.073692 0.679622 0.407647 1.215886 2.506877 -0.575028 -0.527142 1.447823 1.929915 -1.303218
wb_dma_ch_sel/always_38/case_1/stmt_2 2.032399 1.169340 2.797494 1.588654 -2.378960 0.411690 -1.125817 0.913612 -0.215090 0.124214 -1.602765 1.900447 -0.591330 1.530271 2.119937 -1.664052 -1.012743 1.381548 -0.093480 -2.319886
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.790740 0.728070 -2.128999 1.272296 -1.174313 -0.769228 -1.095374 -1.366091 -0.655652 1.454830 -0.465398 1.210534 -1.026870 0.314227 -0.368058 -1.081387 -0.474193 -0.014268 -1.967621 -1.059102
wb_dma_ch_pri_enc/wire_pri30_out 1.176565 1.360606 0.576402 2.101622 -0.531381 1.051929 -1.347006 0.697371 -2.446281 -1.133683 -0.911048 2.444319 -1.449419 0.147969 0.775691 -0.766476 0.206786 1.378683 -0.544610 -1.752172
wb_dma_ch_sel/reg_ch_sel_d -1.911542 -1.397764 3.198182 -0.600560 -4.274807 -3.869936 2.932659 1.788491 -3.972466 -1.689113 2.289832 2.464990 -1.505017 -0.747835 -1.951654 -1.976010 2.015038 1.076891 0.888972 0.871323
wb_dma_ch_rf/assign_14_ch_adr0_we -2.159911 -0.363761 -2.740436 0.060399 1.280445 -4.101395 1.396872 2.439306 -2.147841 0.429122 0.339985 -2.974567 -1.578848 -1.659675 -0.742875 -0.044662 -3.736376 -0.679536 -0.557252 5.533710
wb_dma_rf/wire_ch1_csr -0.646923 1.879301 0.017370 -1.985133 0.118896 -4.346784 2.220031 1.398573 2.268502 1.575249 -0.271260 -2.901568 -0.739050 1.618298 2.796767 -1.285778 -2.105103 -3.571673 -0.389456 0.455911
wb_dma_inc30r/always_1/stmt_1/expr_1 -5.833573 1.589307 2.294808 1.390337 0.698737 -0.754950 3.816293 1.593462 0.219447 -0.956889 3.000987 -0.358778 0.162482 2.280601 -0.782875 -0.413852 2.703596 0.502046 0.276045 1.571691
wb_dma_rf/wire_pause_req 0.850718 0.301890 -3.789783 0.166649 -2.043331 -0.444950 -0.054076 0.571089 -0.933719 -0.021371 -2.596368 2.122511 -2.008112 -6.557758 -0.588848 0.647503 -2.866221 -2.719601 -2.855032 -1.045923
wb_dma_ch_sel/assign_95_valid -0.729356 3.233701 1.686609 -3.619293 2.347555 -3.254496 2.795855 2.128949 3.160675 0.841404 -0.164657 -1.550394 -2.386539 4.267661 0.255711 0.593896 1.585282 -3.512817 0.989256 3.348980
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/if_1/cond -1.120555 -0.837327 1.894365 -0.293373 0.694964 2.417769 1.134774 -0.681159 -0.819689 -1.880455 1.393993 2.819852 2.802656 -0.465223 -1.104123 -0.549266 0.636583 2.443926 -0.181886 -1.543722
wb_dma_ch_rf/reg_ch_stop 2.363953 0.256803 0.612506 -0.184245 1.692978 0.268382 -1.211548 1.471842 -3.516153 -2.411812 -0.426379 1.801411 -3.631013 -0.681707 -0.912757 0.919340 2.575306 0.308852 1.747891 0.935910
wb_dma_ch_sel/assign_146_req_p0 0.600784 0.885186 1.042020 -2.464580 2.527102 0.841674 -0.795390 0.756924 -0.340663 -2.055270 -0.583936 -0.872034 -0.467559 -1.604223 -0.446649 1.161878 3.069346 -2.541778 0.768453 1.897945
wb_dma_ch_sel/always_45/case_1/stmt_1 -0.923256 0.536306 -0.051247 -1.044099 -1.461941 -0.117612 -0.758592 -1.171854 -0.170477 0.501682 -0.234574 -0.778699 1.002084 0.619987 -0.846970 -0.735168 1.897731 -1.663944 -0.545798 0.372882
wb_dma_de/input_dma_abort 2.217036 0.356385 0.722382 -0.161598 1.567715 0.114919 -1.149379 1.636751 -3.593552 -2.404042 -0.498497 1.738570 -3.657876 -0.614533 -0.841792 0.885281 2.518803 0.249580 1.719257 1.036385
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.993510 1.361948 0.521940 2.069749 -0.602217 0.967958 -1.281323 0.730309 -2.324592 -1.041045 -0.883712 2.334635 -1.353298 0.148067 0.754991 -0.779640 0.137456 1.287012 -0.587213 -1.648538
wb_dma_de/input_adr1 -0.898485 0.579766 -0.013203 -1.059333 -1.372450 -0.063779 -0.766633 -1.155914 -0.197907 0.444230 -0.244337 -0.765266 0.960082 0.650947 -0.833276 -0.720454 2.029265 -1.663820 -0.464025 0.381693
wb_dma_de/input_adr0 -4.362100 0.440785 0.135441 1.494028 -0.951436 -2.269909 0.230155 3.865541 -4.152241 -0.394596 -0.201320 -2.977917 -0.341143 -2.547051 -0.521324 -0.673168 -1.320915 -0.926478 0.216666 6.972830
wb_dma_ch_arb/reg_next_state -2.100498 -1.435455 2.981196 -0.740862 -4.407124 -4.033345 2.907452 1.528847 -3.935880 -1.502248 2.281646 2.462262 -1.237177 -0.855907 -2.133956 -2.241898 2.041237 0.970862 0.627685 0.945793
wb_dma_wb_mast/input_wb_err_i 2.330042 0.379956 0.774422 -0.318799 1.626748 0.052867 -1.087964 1.627857 -3.510239 -2.469661 -0.450044 1.904119 -3.603812 -0.690794 -0.865915 0.901006 2.442013 0.220238 1.640811 0.958323
wb_dma_wb_if/wire_wbs_data_o 2.931520 -0.423377 2.949912 -0.535370 -3.491833 -0.539441 -0.006340 0.230633 1.511729 0.664580 -0.141478 -1.545354 0.194129 3.712921 2.838979 0.476200 -1.643141 0.891795 0.654488 -1.815171
wb_dma_de/assign_73_dma_busy 0.298320 -0.460688 -1.233071 -0.669086 0.415378 1.046919 0.839714 -1.441632 1.878974 -0.496839 -0.880262 1.538883 0.383713 -6.678436 -0.989962 -0.984510 -1.089706 0.120708 -3.434324 -0.074437
wb_dma_de/always_22/if_1 -0.342293 0.588035 -2.291314 -3.050469 -3.084083 -1.482859 3.083176 0.861757 1.059145 -0.291715 -1.083660 1.972166 -0.819700 -1.389887 -1.528805 2.380782 -1.734447 -2.828621 -1.900604 -1.249971
wb_dma_rf/wire_ch2_csr -0.548017 1.829662 -0.086124 -1.993345 0.302567 -4.260749 2.221606 1.502801 2.388201 1.520104 -0.368774 -3.046221 -0.714790 1.488924 2.972071 -1.310164 -2.321623 -3.574564 -0.340883 0.280180
wb_dma_de/input_de_start -0.258861 4.049476 1.625805 1.008557 0.268926 -0.630887 -1.671147 1.092259 3.621121 2.100471 -1.605799 2.882175 -0.986675 -0.165322 -0.352498 0.269053 2.873298 -4.938309 -1.755077 -0.760330
wb_dma_pri_enc_sub/always_3/if_1 1.152773 1.310850 0.714317 2.070559 -0.430287 1.119202 -1.309987 0.821249 -2.485062 -1.239882 -0.832853 2.534472 -1.492436 0.181071 0.733699 -0.743437 0.303181 1.432901 -0.419200 -1.748348
wb_dma_ch_pri_enc/wire_pri28_out 1.028748 1.411752 0.475268 2.068763 -0.636933 0.883331 -1.252272 0.757552 -2.424091 -1.002003 -0.894566 2.316821 -1.458754 0.213753 0.747083 -0.821083 0.141521 1.224680 -0.613671 -1.577999
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.397426 -1.869394 1.035209 -3.807473 -1.097844 -2.037576 0.545567 -1.208260 -1.138974 -0.033267 1.877403 -0.961547 -2.114439 0.719430 -2.836717 1.268836 4.426499 -2.044569 2.223294 3.024019
wb_dma_ch_sel/assign_132_req_p0/expr_1 -1.149762 -0.954020 1.946371 -2.661142 -0.248002 0.120715 0.541604 -1.121105 -2.150909 -1.014612 1.842341 -0.232494 1.800791 -1.310843 -2.014935 -0.895749 2.526100 -0.736034 -0.331173 3.357873
wb_dma_ch_rf/always_25/if_1/if_1 -2.060497 1.321599 0.130503 1.865337 1.550657 -3.530841 0.418116 0.971666 1.567446 0.527021 0.538832 0.765210 -0.495179 -1.079175 0.105780 -2.487710 1.209399 0.540272 -0.738646 -0.681409
wb_dma_ch_sel/assign_98_valid/expr_1 -3.982671 2.023780 1.112257 -4.032112 2.790336 -2.568042 3.527224 2.342525 0.066687 -1.081775 0.593239 -0.424356 0.940003 0.575820 -1.994860 -0.311293 0.687698 -2.483246 -0.613117 5.272904
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1 -1.582259 0.118141 -0.905273 -2.148888 -2.241855 -2.077469 3.959180 1.608743 1.397187 0.849386 -1.494714 1.817712 -0.688115 0.563834 -1.733672 0.890382 -3.778705 -3.420117 -0.383867 0.356677
wb_dma_ch_sel/reg_pointer -1.625637 -0.058450 1.224651 0.844701 -1.594000 1.909241 1.676654 2.003076 -3.188559 -3.495442 0.248542 2.063190 1.507472 -1.574086 1.090775 0.239987 -1.865547 2.188669 -0.036992 -2.902038
wb_dma_wb_if/input_wb_err_i 2.324451 0.312718 0.679742 -0.220527 1.646011 0.095153 -1.135229 1.530303 -3.535248 -2.399686 -0.454743 1.903962 -3.655718 -0.633577 -0.884247 0.851551 2.482538 0.299927 1.650029 0.929795
wb_dma_rf/input_de_csr 1.144745 -0.204301 3.316978 0.276180 -2.406034 0.317533 0.869329 3.122275 -0.495169 -2.116571 -1.487502 0.305827 0.088073 -0.537778 3.305085 -0.156315 -2.802950 1.330676 1.761908 -2.860056
wb_dma_ch_rf/always_26/if_1/if_1/stmt_1 0.891414 0.748993 -2.151745 1.326514 -1.148277 -0.727642 -1.141657 -1.346156 -0.758924 1.397395 -0.459002 1.311603 -1.108725 0.260002 -0.410012 -1.034751 -0.396484 -0.002121 -1.975545 -1.031684
wb_dma_ch_rf/always_5/if_1/block_1/if_1 -1.395614 0.065772 0.086654 -0.788444 -1.317828 -1.695999 0.705958 0.220193 -0.099978 0.420548 -0.536280 -1.273551 1.520362 -0.079752 0.992220 -2.372774 -1.706246 0.258905 -1.609549 0.303247
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.142712 1.318839 0.557148 2.165973 -0.521156 1.124437 -1.400946 0.664535 -2.465994 -1.106863 -0.867803 2.506448 -1.458981 0.229496 0.729728 -0.815904 0.307945 1.416026 -0.490090 -1.805915
wb_dma_ch_sel/assign_165_req_p1/expr_1 0.817844 0.755195 -2.211536 1.265818 -1.169345 -0.814831 -1.110147 -1.380142 -0.741045 1.492015 -0.448825 1.255219 -1.112121 0.300510 -0.386391 -1.057326 -0.437709 -0.090898 -2.022253 -0.987473
wb_dma_ch_rf/input_de_adr0_we -1.459420 -0.477564 -0.810618 1.337011 0.256216 0.495445 -0.536709 1.270072 -0.397515 -0.153589 -1.280282 -1.778399 -1.319961 -0.547982 -0.438205 0.589140 0.608428 -0.353229 2.479125 1.410971
wb_dma_ch_sel/assign_161_req_p1 0.846544 0.776305 -2.232747 1.313547 -1.187268 -0.786135 -1.134195 -1.411919 -0.761156 1.517567 -0.503921 1.244454 -1.072710 0.311853 -0.412063 -1.083105 -0.477274 -0.043757 -2.004310 -1.047721
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1 -1.592937 -0.334381 -0.250644 -1.955766 -3.040017 -2.215135 3.805149 1.696470 0.374288 0.680517 -1.237505 2.633480 -0.685215 0.922304 -2.271718 0.665466 -3.412005 -2.717708 0.236044 0.099661
wb_dma_ch_sel/assign_129_req_p0 3.604629 -1.549034 1.601064 -5.371058 1.575957 -0.829161 1.065450 -3.174519 1.756967 -0.201195 3.044472 1.259539 0.636478 -0.555033 -1.661982 0.811717 3.099388 -1.444939 -0.993949 0.456620
wb_dma_de/wire_de_ack -0.594143 1.242078 3.767596 2.171427 -2.482535 0.812845 -0.209283 4.591484 -0.177875 -1.837077 -2.749895 -0.694653 -1.558402 -1.701041 2.817657 0.580606 -1.073866 -0.366362 2.419290 -0.813103
wb_dma_ch_arb -2.184517 -0.898245 1.888580 -0.496363 -2.859641 -3.315160 3.006518 1.177891 -1.891558 -1.045319 2.090450 1.814192 -0.517181 -1.958713 -1.289361 -1.828588 0.996724 0.244107 -0.591282 0.568147
wb_dma_de/always_23/block_1/case_1/block_10/if_2/block_1/stmt_1 -0.553325 1.724593 5.448142 1.957016 -1.223863 1.579180 -1.071130 3.691472 0.958436 -0.964922 -2.329674 -0.576070 -1.177285 0.105328 1.840932 0.199090 1.275606 -0.368614 2.648346 0.957322
wb_dma_pri_enc_sub/always_3/if_1/cond 0.830340 0.742519 -2.148330 1.260667 -1.155286 -0.801013 -1.066698 -1.342483 -0.726295 1.434849 -0.482314 1.232769 -1.075942 0.305608 -0.376841 -1.061155 -0.397891 -0.056824 -1.933313 -0.987708
wb_dma_ch_rf/assign_27_ptr_inv/expr_1/expr_1/expr_1 -1.218446 -0.874716 1.945010 -0.252803 0.638665 2.520479 1.164821 -0.716842 -0.854591 -1.904812 1.409586 2.949579 2.897063 -0.430000 -1.099179 -0.629283 0.635616 2.574623 -0.199713 -1.652121
wb_dma/wire_de_txsz_we 5.117082 -0.392316 2.817120 -2.807543 2.348151 2.472260 -1.283542 -1.803970 4.325675 0.185773 0.316233 -0.373314 0.793417 0.375349 1.499724 1.951285 1.288289 -0.843369 0.254200 -0.912763
wb_dma_ch_pri_enc/wire_pri16_out 1.117531 1.320918 0.568750 2.080100 -0.503491 1.036139 -1.318632 0.701329 -2.404546 -1.121487 -0.850366 2.417130 -1.463618 0.178378 0.694472 -0.721899 0.265931 1.366942 -0.453010 -1.674538
wb_dma_ch_sel/always_2/stmt_1 3.696094 -1.393625 2.809162 -3.992530 3.714363 0.286267 0.714744 -0.175002 -1.072911 -3.063286 2.049357 2.818095 -0.534732 -0.839450 -1.251929 1.154120 2.720670 0.964023 1.231671 0.228982
wb_dma_ch_pri_enc 1.118029 1.354311 0.558354 2.150015 -0.559833 1.052140 -1.359346 0.743358 -2.457722 -1.138710 -0.883431 2.417449 -1.491623 0.223012 0.745259 -0.756298 0.277747 1.355719 -0.499123 -1.693242
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1/expr_1 0.792181 -0.855994 1.887103 -0.179391 1.555302 1.669643 0.066715 0.294694 -0.261375 -1.740559 0.210693 1.552493 0.600270 -0.548181 0.063984 -0.091165 0.781533 1.718072 1.389511 -1.178772
wb_dma_ch_rf/always_11/if_1/if_1/cond 4.417962 -0.667255 0.530447 -2.569800 2.385556 -0.575865 -0.385796 -1.628193 -1.776065 -1.455026 1.498377 4.054687 -1.469713 -0.571772 -1.620282 -0.007111 2.078109 0.920457 -0.861060 -0.866283
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.408701 -1.856610 0.998259 -3.701875 -1.015713 -2.026238 0.469158 -1.016981 -1.123472 -0.054891 1.738328 -1.001609 -2.229983 0.622929 -2.771175 1.271027 4.340693 -2.059945 2.293258 3.045801
wb_dma_ch_pri_enc/wire_pri7_out 1.162163 1.417608 0.705114 2.165020 -0.462021 1.147471 -1.332835 0.829327 -2.563060 -1.257252 -0.873273 2.470796 -1.508627 0.223801 0.803438 -0.737721 0.318351 1.398295 -0.392344 -1.721856
wb_dma_ch_sel/always_6/stmt_1/expr_1 -0.645609 1.757917 5.467931 2.133327 -1.061600 1.699215 -1.103613 3.819584 0.743554 -1.190434 -2.400482 -0.462569 -1.223880 -0.001855 1.836430 0.177853 1.344666 -0.282032 2.785508 0.938485
wb_dma_wb_if/wire_mast_err 2.381886 0.320474 0.588428 -0.250988 1.554425 0.041344 -1.180329 1.448472 -3.502354 -2.302470 -0.428247 1.824805 -3.634184 -0.609689 -0.912206 0.886757 2.445581 0.210678 1.540367 0.930090
wb_dma_ch_rf/always_17/if_1/block_1/if_1/cond 1.332751 2.448750 5.294624 -2.512647 0.796277 0.953064 1.039808 0.310569 2.372435 -1.019090 1.299412 2.728714 2.297475 -0.740616 0.805046 0.388271 0.657398 -1.104627 -3.393894 0.139345
wb_dma_wb_if/input_wb_cyc_i 3.928593 -2.295283 2.212306 -4.284880 -6.027148 -3.123856 -1.258249 -2.733262 1.069374 3.641330 0.620189 -3.092602 0.197062 0.844931 -0.470589 -0.714667 0.449620 -2.189211 0.958254 2.903758
wb_dma_ch_sel/assign_97_valid -2.024490 3.254929 1.480886 -4.405643 4.566725 -2.434021 3.419166 2.783337 2.456507 -0.877174 0.808141 -2.187844 -1.840624 2.836449 -0.345623 2.060697 2.664426 -4.104057 1.428496 4.594635
wb_dma/wire_mast0_drdy -0.107814 1.556039 1.759517 -3.038193 -0.030745 -0.391972 1.022338 2.522289 2.074426 -0.194032 -5.586252 0.550159 1.167260 0.970659 1.807064 -3.048159 -2.425963 -1.704081 1.533737 -0.530006
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.420942 -2.391917 1.109251 -2.847600 0.541820 -1.842348 1.180199 0.005267 -0.973286 -0.580497 2.094933 -0.213720 -3.289426 0.071943 -2.087716 2.161557 2.803427 -0.484179 2.864167 2.791673
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.085134 1.272322 0.658706 1.973587 -0.447910 1.113619 -1.263621 0.753216 -2.410591 -1.177556 -0.805489 2.355077 -1.367300 0.164363 0.716721 -0.718071 0.288631 1.367863 -0.388208 -1.607898
wb_dma_wb_if/wire_pt_sel_o 4.704361 -1.180711 1.601243 0.078198 -6.150342 -2.174370 -0.112784 -1.961942 0.770763 2.733469 1.176384 -0.155274 -2.071977 4.848346 1.629409 0.019804 -1.171502 1.296613 -0.363956 -2.287790
wb_dma_de/assign_77_read_hold/expr_1/expr_1 0.855534 0.781857 -2.187615 1.266978 -1.193176 -0.779107 -1.122383 -1.402358 -0.730106 1.481859 -0.445162 1.288036 -1.100949 0.247323 -0.405528 -1.068351 -0.442899 -0.051825 -2.046932 -0.994301
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.662517 0.270791 2.769362 0.824902 0.377452 0.826336 -0.787106 1.944788 -3.050150 -2.060222 -0.646864 0.450067 0.875471 -1.060161 0.982980 -1.978165 -0.319070 1.628870 0.849513 1.286346
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.156415 1.296832 0.648789 2.080507 -0.437235 1.175660 -1.343177 0.773613 -2.478047 -1.238781 -0.835617 2.387415 -1.486204 0.229355 0.713559 -0.673524 0.384502 1.387632 -0.323102 -1.643099
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1 -2.887697 0.546667 0.034620 -0.966695 -2.324921 0.815579 0.352370 -2.113192 -0.862050 0.248243 0.965186 0.612587 3.260523 0.739493 -1.925960 -1.183969 1.699974 -0.701267 -2.010637 -0.119755
wb_dma_ch_pri_enc/wire_pri22_out 1.174279 1.323590 0.614443 2.126008 -0.481759 1.141184 -1.386214 0.754430 -2.510714 -1.241901 -0.849908 2.513412 -1.522507 0.198186 0.695612 -0.743687 0.385199 1.419939 -0.425006 -1.712578
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.665380 0.200132 2.666983 0.834937 0.412436 0.769168 -0.836671 1.852396 -3.066500 -1.989143 -0.644093 0.413037 0.846608 -1.122550 0.929282 -1.978811 -0.293036 1.635460 0.802131 1.378458
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.347464 -0.985212 0.223410 -2.239880 2.221795 -0.738029 0.070524 0.869651 -1.213197 -1.429958 0.395594 -0.492875 -2.278952 -0.788253 -1.576689 1.726321 2.379528 -0.985046 2.310115 2.535972
wb_dma_ch_sel/assign_143_req_p0/expr_1 0.578586 0.911026 1.090627 -2.253762 2.503834 0.957364 -0.813645 0.905898 -0.342130 -2.076735 -0.673635 -0.865556 -0.452838 -1.622069 -0.309315 1.140764 2.890391 -2.392157 0.841973 1.734155
wb_dma_ch_sel/assign_135_req_p0 0.613487 0.854501 1.143421 -2.390166 2.605920 0.864638 -0.728095 0.877659 -0.350071 -2.144466 -0.569828 -0.716866 -0.451486 -1.639808 -0.393463 1.079906 2.998946 -2.340595 0.839445 1.792607
wb_dma_ch_sel/wire_gnt_p0_d -2.852782 -1.920063 4.849637 -1.820991 -3.614454 -3.527157 3.883853 2.839535 -3.250851 -2.627063 2.668546 1.171822 -0.248676 -1.248778 -1.651716 -1.229894 2.075584 0.787820 2.079607 1.974722
wb_dma_de/assign_20_adr0_cnt_next 1.756756 -1.048775 -2.200782 -1.447799 0.794919 -0.175333 0.944116 -0.375087 0.092846 -0.778655 -0.391193 -1.411609 -1.663370 2.048372 0.199966 1.617644 -1.302589 0.410570 0.853081 -0.876861
wb_dma_ch_sel/assign_153_req_p0 0.580824 0.960357 1.019083 -2.372218 2.504852 0.870498 -0.777170 0.780786 -0.251227 -1.982704 -0.619234 -0.897384 -0.446698 -1.531143 -0.338802 1.124586 2.936319 -2.512151 0.735202 1.792557
wb_dma_de/assign_82_rd_ack/expr_1 4.643909 1.273813 1.926165 -1.872069 1.103294 -0.642312 -0.419953 -0.327836 1.462435 -0.079131 -0.189032 2.431561 -0.594744 -0.198220 1.673284 -0.465783 -0.833394 -0.367190 -2.405951 -1.448175
wb_dma_ch_rf/assign_20_ch_done_we/expr_1 3.323211 0.677111 1.279915 -0.700384 1.341823 -0.174093 -0.923897 0.836852 1.335799 -0.083608 -1.437395 0.602925 -1.748276 -0.606803 1.284392 0.111294 -0.268702 -0.678791 0.098354 -0.087708
wb_dma_de/reg_de_csr_we 5.577858 -0.900911 4.639271 -2.809486 -2.193040 -0.710330 1.031986 2.560429 -1.956827 -3.709164 0.677567 0.513507 -1.338270 1.457811 3.549755 2.148589 -1.565940 1.536356 1.655617 -2.900485
wb_dma/wire_wb0_ack_o 0.071000 0.009787 1.351138 -1.029725 -1.787879 -2.397439 -0.573718 -0.141820 0.363908 1.175850 -2.149633 0.684375 1.924017 -2.567828 0.245002 -3.584686 -2.750641 -1.810175 -1.366041 -0.365430
wb_dma_ch_sel/always_9/stmt_1/expr_1 0.258103 0.652191 2.831705 0.838532 0.628291 1.837655 -0.214535 2.213910 -1.778796 -2.675780 -0.422007 1.198550 -0.436037 -0.085957 1.137750 0.303057 0.685892 1.436069 1.553996 -0.646323
wb_dma_ch_pri_enc/wire_pri23_out 1.120308 1.371763 0.660703 2.077093 -0.456138 1.090145 -1.297188 0.821250 -2.411759 -1.203860 -0.870038 2.401729 -1.479688 0.162171 0.788400 -0.708354 0.298080 1.344827 -0.421153 -1.656260
wb_dma_ch_sel/assign_103_valid 1.673885 0.327247 1.133838 -1.495023 4.033998 1.010531 -0.094095 1.950420 -0.102431 -2.543654 -0.349919 -0.083141 -1.514775 -2.248818 0.435764 1.950863 1.214216 -0.923324 1.274465 1.515957
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2 -1.338927 0.294867 -2.397821 1.334957 1.580219 0.681878 -0.568317 0.426066 2.255567 1.070294 -1.651947 -2.452978 -0.294500 -1.823927 0.476801 0.640020 -1.036550 -1.520853 0.213885 1.004278
wb_dma_rf/wire_ch1_txsz 1.242085 2.000084 1.064457 1.775085 -4.005200 -1.206906 -1.134795 0.717497 -0.007783 1.769231 -1.854788 0.302613 -1.201188 2.075783 2.138134 -1.557154 -1.778804 -0.272510 -1.350301 -1.222248
wb_dma_de/always_23/block_1/stmt_13 -2.622564 4.067227 2.798485 3.581776 1.248321 -0.675122 0.124496 3.890397 5.215770 1.102118 -1.908614 -1.154681 -2.098116 -0.670672 2.210311 0.217728 0.984629 -2.214788 -0.036047 0.927231
wb_dma_de/always_23/block_1/stmt_14 3.350399 -1.347572 -3.607883 -4.070327 5.861963 -1.197487 2.002251 -1.421319 0.352027 -1.525541 2.966089 3.903415 1.375018 -4.090796 -2.326554 2.409706 -3.506501 1.005221 -4.551895 0.091870
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1 2.587126 1.326167 1.859110 -1.834656 0.037862 0.162213 0.619167 -1.313664 0.928465 -0.039716 0.869147 3.504889 1.606164 0.023143 0.569118 -0.935303 -0.993859 0.339155 -3.866124 -1.753909
wb_dma_ch_rf/assign_25_ch_adr0_dewe -1.427484 -0.503292 -0.707807 1.302630 0.248299 0.562191 -0.580747 1.311455 -0.435218 -0.176293 -1.338764 -1.764393 -1.334372 -0.538659 -0.410417 0.566885 0.624431 -0.342461 2.459820 1.341239
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_2 -0.960502 0.610671 -0.041707 -1.064086 -1.498691 -0.132072 -0.792264 -1.175413 -0.193788 0.515474 -0.303287 -0.816344 1.019952 0.625882 -0.862226 -0.790862 1.948062 -1.736028 -0.527327 0.375824
wb_dma_de/always_4/if_1/if_1/stmt_1/expr_1 3.151726 0.821438 1.894815 -2.852521 3.898810 0.558643 0.434412 0.687706 0.218540 -2.487648 1.023560 1.614040 -0.342484 -1.695079 0.769464 1.515372 0.776226 -0.579223 -1.030787 0.232665
wb_dma_ch_rf/input_ch_sel -0.436330 -0.610706 -0.722051 1.311091 -2.688542 0.598996 0.912060 2.048900 1.431386 -0.954301 -3.376765 -1.197608 -1.407302 -6.977718 1.640439 -0.369465 -3.613413 0.027373 -0.576929 -0.523402
wb_dma_ch_sel/always_45/case_1/stmt_2 -1.965490 -0.031669 0.113335 0.003733 -0.893420 0.917702 1.102363 -0.931387 -0.687862 -0.255011 1.207687 1.358976 2.259104 0.149196 -1.072589 -0.513859 -0.150680 0.949347 -1.506130 -0.487292
wb_dma_wb_if/wire_wb_addr_o 0.299380 -0.926999 0.890707 -1.743097 -3.088083 -1.112095 0.238868 -2.047446 -0.131548 1.200413 1.530437 -0.594311 -0.159056 1.620158 -1.424290 -0.149195 2.637858 -1.155050 0.339653 0.752794
wb_dma_ch_rf/wire_ch_txsz_we 1.294352 2.402363 5.357357 -2.348498 0.913865 1.126930 1.004506 0.378398 2.197025 -1.180977 1.323460 2.788730 2.252774 -0.754731 0.773992 0.390365 0.800719 -0.898945 -3.264187 0.082142
wb_dma_de/assign_70_de_adr1/expr_1 -1.982915 -0.046540 0.165669 -0.051181 -0.870823 0.926579 1.118641 -0.967417 -0.652190 -0.271336 1.260035 1.378619 2.293993 0.183407 -1.131434 -0.465775 -0.059926 0.930801 -1.480717 -0.488890
wb_dma_ch_sel/always_48/case_1 -2.139594 -1.490829 3.115358 -0.869586 -4.589845 -4.190402 3.130250 1.768274 -4.113434 -1.620847 2.367883 2.379087 -1.271975 -1.050221 -2.126311 -2.121846 1.850743 0.922857 0.721617 1.098726
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2 -1.398002 2.025825 3.454222 2.619815 0.755480 2.478526 -1.416833 3.680703 -1.320085 -2.405300 -1.740066 0.077819 -2.024828 -1.128742 0.585391 1.117496 2.703995 -0.296206 2.422992 1.444127
wb_dma_ch_rf/always_22/if_1/if_1/cond 1.721002 -1.079788 -2.142087 -1.448239 0.811350 -0.179902 0.986660 -0.338791 0.089963 -0.789131 -0.341531 -1.376537 -1.646828 1.994537 0.166795 1.641215 -1.311623 0.437033 0.853891 -0.860128
wb_dma_wb_mast/wire_wb_addr_o 0.294338 -0.967417 0.821724 -1.787027 -3.096084 -1.072141 0.279076 -2.063785 -0.118133 1.208161 1.530405 -0.708442 -0.169506 1.646229 -1.418562 -0.041539 2.629756 -1.216412 0.308092 0.852589
wb_dma_ch_rf/reg_ch_csr_r2 4.322366 -0.656163 0.604292 -2.595293 2.412532 -0.564879 -0.325965 -1.530075 -1.777874 -1.514357 1.500801 4.118261 -1.418043 -0.635017 -1.624140 -0.091415 2.064062 0.998927 -0.854445 -0.914858
wb_dma_ch_rf/assign_17_ch_am1_we/expr_1/expr_1 -2.105470 1.263926 0.044649 2.013650 1.699169 -3.553375 0.426028 0.981053 1.620697 0.553809 0.544642 0.803294 -0.469095 -1.095300 0.044632 -2.537359 1.185007 0.596979 -0.618982 -0.774767
wb_dma_ch_sel/assign_101_valid/expr_1 -3.748545 1.834544 1.114761 -3.982600 2.576162 -2.617090 3.526087 2.107178 -0.021643 -1.040294 0.787506 -0.206510 0.828366 0.598681 -2.209707 -0.192111 0.809159 -2.321353 -0.705145 5.244219
wb_dma_ch_sel/assign_11_pri3 0.764787 -0.892767 1.878044 -0.198671 1.601768 1.648269 0.066945 0.265999 -0.263762 -1.764029 0.201533 1.582858 0.593290 -0.519691 0.028013 -0.135720 0.768805 1.744380 1.390760 -1.202935
wb_dma_de -1.699003 0.926589 -1.802163 -2.380032 -2.546080 -2.213572 3.013102 1.252078 0.591337 0.339195 -1.399130 0.659179 -0.566727 -1.252118 -1.165447 0.597484 -2.473785 -2.832937 -2.052071 0.874117
wb_dma_wb_slv/wire_wb_data_o 0.198853 -2.344278 -3.478096 -1.745075 -3.186645 -1.363579 1.408651 -2.569708 0.528728 4.067139 1.669657 0.619635 0.655536 -0.746668 -2.637646 0.209051 -2.827036 -0.159743 -0.415307 2.385455
wb_dma_inc30r/always_1/stmt_1 -4.053010 0.584907 1.642025 0.651576 1.007458 -3.231286 4.961737 -0.053981 1.903887 1.098384 5.566640 0.611861 -0.833576 2.424856 -1.584360 0.017706 1.881919 0.778137 -0.527508 1.622430
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.839324 0.731294 -2.202815 1.265109 -1.188234 -0.809187 -1.102957 -1.390524 -0.744952 1.448678 -0.455363 1.230223 -1.097921 0.301181 -0.390864 -1.060480 -0.416712 -0.060159 -2.019441 -0.997034
wb_dma_ch_sel/assign_127_req_p0 3.619702 -1.391245 2.798043 -3.928759 3.634344 0.259976 0.752989 -0.168193 -1.068074 -3.020766 2.004677 2.838778 -0.475435 -0.857673 -1.260992 1.067075 2.621531 0.970893 1.202791 0.125668
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1 1.016903 1.382502 0.567405 1.947553 -0.567993 0.840353 -1.190862 0.811836 -2.365484 -1.065963 -0.839719 2.317429 -1.407860 0.175156 0.724728 -0.769876 0.149559 1.195624 -0.554089 -1.549529
wb_dma_ch_sel/assign_94_valid -0.376464 4.004745 1.671256 0.825089 0.217722 -0.911836 -1.447960 1.078324 3.734424 2.196127 -1.567309 2.855506 -0.927220 -0.203068 -0.403605 0.175000 2.775747 -5.005496 -1.843776 -0.676143
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1 2.093975 3.161613 3.573980 -1.096751 -0.271289 0.527747 -0.040059 -0.735623 1.276852 -0.021422 0.781034 4.090879 1.103526 -0.390290 0.415013 -0.653863 0.599150 -0.846707 -4.852552 -0.967041
wb_dma_ch_pri_enc/wire_pri12_out 1.085382 1.288903 0.574334 2.033325 -0.513488 1.024163 -1.272432 0.702031 -2.388111 -1.118649 -0.826337 2.375165 -1.422176 0.179398 0.686948 -0.758937 0.269522 1.312047 -0.494889 -1.637162
wb_dma_ch_rf/always_20/if_1/block_1 -1.874224 -0.326313 -2.882987 -0.064009 1.496293 -4.000158 1.436508 2.630614 -2.370373 0.166669 0.430536 -3.164893 -1.881974 -1.452639 -0.607321 0.427162 -3.755035 -0.730457 -0.380523 5.638603
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.780542 0.284408 2.557336 0.877875 0.270734 0.664287 -0.820506 1.892843 -3.005503 -1.848869 -0.706841 0.315564 0.851916 -1.081724 0.967114 -1.987174 -0.458799 1.488137 0.675506 1.379090
wb_dma_de/always_23/block_1/case_1/block_5/stmt_1 4.008828 0.801747 1.511508 -1.579154 1.560270 -0.186481 -0.757550 0.209196 -3.267647 -2.412911 0.897300 3.621378 -2.538154 -0.097277 -0.563554 0.485471 2.194219 0.584638 -0.635402 -0.403051
wb_dma_de/always_23/block_1/case_1/block_5/stmt_2 0.021655 0.826653 -1.796615 0.033322 1.199653 0.006266 0.037059 -0.927361 2.782288 1.411220 -0.384875 -0.791369 1.079650 -1.344041 0.946338 -0.011578 -1.847050 -1.348041 -2.417450 -0.358645
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2/expr_1/expr_1 0.215862 0.030745 1.297730 0.999689 -0.728994 1.083573 0.598227 3.053664 -2.699962 -3.402817 -0.962936 0.869575 -0.622538 -1.722597 2.191417 0.646182 -1.772380 1.414764 1.421807 -2.431891
wb_dma_wb_if/input_slv_din 0.187705 -2.338154 -3.551566 -1.854434 -3.232567 -1.502956 1.470502 -2.564045 0.550704 4.134589 1.654159 0.568191 0.659549 -0.812713 -2.682626 0.205120 -2.863964 -0.275909 -0.475448 2.472283
wb_dma_ch_sel/assign_94_valid/expr_1 -0.322667 3.806312 1.352867 0.994523 0.065508 -0.647334 -1.782457 0.762167 3.649864 2.371230 -1.606621 2.536654 -0.712492 -0.113139 -0.390575 0.133698 2.719162 -4.932028 -1.825504 -0.696442
wb_dma_ch_rf/always_17/if_1/block_1/if_1/stmt_1 3.151705 2.146864 -0.347154 -1.065843 1.772969 1.795033 -1.940423 -0.434560 0.789599 -0.292735 0.215212 -1.742148 -1.733074 0.172230 1.203921 3.505906 1.852699 -2.833886 -1.299290 1.268629
wb_dma_de/always_21 -0.258227 -0.153458 4.207172 1.566413 -0.952744 1.676987 -0.517057 3.580569 0.044371 -1.583514 -2.382402 -1.065608 -0.868125 0.636805 2.004265 0.002170 0.061643 1.113930 4.407855 0.068156
wb_dma_de/always_22 -0.440511 0.579108 -2.340485 -2.889668 -2.829459 -1.507849 3.286082 0.993478 0.877174 -0.422215 -0.831810 2.125722 -1.204840 -1.243521 -1.650357 2.582841 -1.532711 -2.680950 -1.739339 -1.244546
wb_dma_de/always_23 -0.436790 0.703085 -2.275454 -2.761186 -2.900780 -1.247545 3.094650 1.092627 1.181920 -0.447770 -1.031518 2.064234 -1.021189 -1.591488 -1.443003 2.686817 -1.635000 -2.784383 -1.854365 -1.445482
wb_dma_ch_pri_enc/wire_pri1_out 1.094143 1.372610 0.564726 2.006220 -0.589687 0.925943 -1.247656 0.743226 -2.440232 -1.106281 -0.849963 2.402121 -1.483392 0.181668 0.720643 -0.777335 0.251075 1.277354 -0.546992 -1.592925
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.858462 0.735415 -2.181986 1.280305 -1.153116 -0.783217 -1.095771 -1.393630 -0.760385 1.460389 -0.483519 1.255622 -1.078034 0.282997 -0.373513 -1.066914 -0.415529 -0.070247 -1.997760 -0.995829
wb_dma_de/assign_78_mast0_go 0.939479 0.782283 -2.202200 1.387847 -1.128853 -0.694426 -1.199892 -1.414163 -0.806735 1.454799 -0.517386 1.374176 -1.144661 0.311697 -0.415017 -1.076861 -0.367778 0.028649 -1.988344 -1.099102
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/cond -0.889192 0.576868 -0.025238 -1.064949 -1.396658 -0.074269 -0.776122 -1.199075 -0.196052 0.459863 -0.270198 -0.760786 0.993244 0.632826 -0.833256 -0.735437 2.022878 -1.702744 -0.486179 0.401764
wb_dma_de/wire_dma_done 1.223711 2.552130 1.448050 1.516569 1.868111 -1.653852 0.464944 3.141094 2.150101 -0.998496 -1.076648 2.114188 -3.492513 -2.707925 1.623058 0.480437 0.353926 -1.084770 -0.700610 -1.710185
wb_dma_ch_sel/assign_150_req_p0/expr_1 0.611062 0.897324 0.982087 -2.383864 2.556262 0.838640 -0.721007 0.831074 -0.351414 -2.067455 -0.589575 -0.834762 -0.510374 -1.610508 -0.405649 1.166612 2.947090 -2.459501 0.766117 1.837158
wb_dma_rf/input_wb_rf_adr 0.099402 3.802621 -2.038374 0.336314 -4.571209 -3.807287 -0.512884 -0.482094 0.237998 3.960634 1.489427 -3.177634 -1.892588 -1.122060 0.782041 1.926605 -2.511485 -5.486921 -6.506906 4.384879
wb_dma_wb_if -1.215625 0.330958 -0.579711 -2.198693 -3.646230 -5.774314 1.142982 0.680992 -0.263957 1.320924 -1.474096 -1.232934 2.736826 -1.228752 0.283800 -2.423931 -4.326280 -2.721450 -3.442713 0.697479
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2/cond 5.581773 -0.996401 4.562049 -3.080404 -2.350534 -0.901111 1.134897 2.437858 -1.851575 -3.530251 0.716675 0.282404 -1.264500 1.473395 3.532953 2.153062 -1.679251 1.383870 1.609084 -2.784659
wb_dma_ch_pri_enc/wire_pri25_out 1.041348 1.401588 0.654762 2.074171 -0.593863 1.025412 -1.264160 0.851146 -2.423370 -1.139279 -0.888072 2.360023 -1.448171 0.227145 0.796863 -0.782038 0.196108 1.304791 -0.462201 -1.630768
wb_dma_wb_mast/reg_mast_cyc 0.846547 0.761452 -2.195616 1.257119 -1.201857 -0.827641 -1.112471 -1.387464 -0.772694 1.471188 -0.442776 1.269066 -1.110957 0.299720 -0.377435 -1.065887 -0.442384 -0.056229 -2.014634 -1.021331
wb_dma_ch_rf/input_wb_rf_we -1.779928 1.647657 0.143170 -2.662514 -2.594977 -5.496420 3.345314 0.498752 0.807751 0.182674 -0.196952 -2.190600 -0.337786 0.355769 0.710400 -3.722733 -1.269904 1.270750 -4.178193 2.607494
wb_dma_ch_rf/always_20/if_1/block_1/if_1/cond -1.927533 -0.329186 -2.668008 -0.046391 1.417832 -3.862445 1.411987 2.647707 -2.436226 0.094840 0.503859 -3.069680 -1.856537 -1.440702 -0.671909 0.535431 -3.496562 -0.716129 -0.241632 5.618537
wb_dma_ch_rf/always_20 -2.047481 -0.335715 -2.514059 0.108564 1.454846 -3.843035 1.396639 2.672602 -2.511693 -0.001873 0.553673 -2.975225 -1.740250 -1.450014 -0.621112 0.286161 -3.521550 -0.492983 -0.301333 5.579248
wb_dma_de/always_6/if_1 2.221657 3.076408 3.380551 -1.283226 0.051337 0.492749 -0.025257 -0.899268 1.608080 0.112370 0.894304 3.987190 1.182463 -0.501471 0.372183 -0.513621 0.537604 -0.957430 -4.985231 -0.858432
wb_dma_wb_slv/always_4/stmt_1 -1.114637 4.216420 -0.501661 -3.707544 -5.350461 -0.202659 -0.846984 1.383807 -1.898245 1.853284 -0.871595 -5.243823 0.918185 3.236478 1.801640 3.719355 -0.631849 -6.272080 -2.706958 5.554074
wb_dma_de/assign_3_ptr_valid -1.672175 0.158499 1.270998 0.842517 -1.670391 1.868875 1.656044 2.035141 -3.198462 -3.468210 0.265964 2.110368 1.507864 -1.534353 1.094865 0.221678 -1.810199 2.052078 -0.203759 -2.796308
wb_dma_wb_mast/input_pt_sel 4.835644 -1.167511 1.618575 0.116858 -6.078224 -2.234303 -0.097677 -1.966057 0.781464 2.748496 1.177320 -0.022364 -2.131248 4.831141 1.681916 -0.030103 -1.248909 1.333189 -0.439363 -2.375713
wb_dma_ch_pri_enc/wire_pri15_out 1.123299 1.350619 0.507380 2.104108 -0.550553 1.049439 -1.335989 0.693911 -2.407325 -1.076853 -0.861652 2.408798 -1.474700 0.203503 0.716220 -0.794138 0.230651 1.365211 -0.553368 -1.724753
wb_dma_wb_slv/input_wb_we_i 5.366403 -0.528137 -3.707922 -1.787709 -1.857095 0.968921 -3.193002 -2.827490 -2.133054 -0.193375 -0.673551 -3.894498 -5.001493 5.296859 -0.790157 4.284572 3.644589 -1.887771 1.653655 -0.272495
wb_dma_de/reg_tsz_cnt_is_0_r 4.730696 -0.809930 3.444241 -4.289571 3.152543 0.031561 0.787493 -0.857031 3.836045 -0.586813 0.867440 1.510957 1.276934 -0.729658 1.082171 0.402215 -0.069447 -0.187495 -0.436902 -0.884792
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/stmt_1 5.177950 1.995262 -1.084821 -1.429595 4.409459 -1.827657 1.409704 0.191411 1.335988 -0.941605 3.417867 2.677617 -1.744712 2.225300 1.594895 3.218999 -2.428803 1.677316 -3.837024 -2.029543
wb_dma_ch_sel/assign_97_valid/expr_1 -2.336974 2.951054 1.472004 -4.516891 4.230884 -2.361189 3.410359 2.760217 2.355349 -0.828552 0.644074 -2.564042 -1.729596 2.837431 -0.464822 1.984056 2.662552 -4.147129 1.753582 4.907645
wb_dma/wire_mast1_drdy 1.468152 1.482085 -0.574249 -0.144772 -0.613456 -2.504843 -0.131173 0.531114 -2.649590 -0.223725 0.125723 2.339832 -2.135040 -0.359786 -0.207405 -0.919277 -0.367693 -0.374277 -2.319843 0.119114
wb_dma_ch_rf/wire_ch_csr_we -0.883438 0.266619 -0.344318 -4.082135 -3.146562 -4.349057 5.000033 1.208847 0.148528 0.310164 0.652755 -0.511956 -1.623972 -0.088640 -1.025854 -0.715015 -2.235270 -0.283132 -1.707068 3.596047
wb_dma_ch_pri_enc/inst_u9 1.005266 1.345499 0.583537 1.992500 -0.546499 0.949491 -1.227824 0.783878 -2.376509 -1.121822 -0.832417 2.282974 -1.401109 0.173436 0.750615 -0.746942 0.207489 1.262047 -0.486668 -1.552273
wb_dma_ch_rf/assign_8_ch_csr -0.706571 -0.095977 -2.320260 -3.403963 -3.349391 -3.413758 2.934599 0.282906 0.663339 2.429228 -0.373773 -0.257632 -0.018580 -2.422683 -0.275075 -1.015503 -3.552020 -2.722024 -2.079436 2.455207
wb_dma_ch_rf/wire_this_ptr_set 0.218623 0.069000 1.152064 0.867124 -0.856739 0.916250 0.675910 3.064341 -2.718140 -3.347171 -0.891026 0.847315 -0.678762 -1.848948 2.158129 0.667306 -1.833461 1.294564 1.247403 -2.396421
wb_dma_ch_pri_enc/inst_u5 1.163376 1.325251 0.684803 2.032488 -0.461585 1.173050 -1.310656 0.781197 -2.409265 -1.223139 -0.879221 2.412772 -1.426247 0.171079 0.747075 -0.708621 0.357221 1.377206 -0.387227 -1.670426
wb_dma_ch_pri_enc/inst_u4 1.063294 1.396332 0.587485 2.084807 -0.558035 1.086919 -1.342649 0.777170 -2.443140 -1.174727 -0.875050 2.372857 -1.434584 0.201353 0.780837 -0.757551 0.241186 1.324651 -0.462142 -1.660712
wb_dma_ch_pri_enc/inst_u7 1.109064 1.367156 0.537665 2.077255 -0.510746 1.124762 -1.350809 0.740912 -2.407792 -1.113984 -0.856857 2.370415 -1.464475 0.212281 0.729052 -0.720737 0.278966 1.348997 -0.476039 -1.646334
wb_dma_ch_pri_enc/inst_u6 1.150099 1.312500 0.528938 2.101009 -0.516359 1.077072 -1.308494 0.682666 -2.443150 -1.103130 -0.837992 2.470956 -1.442042 0.189920 0.669356 -0.772108 0.276463 1.371683 -0.469016 -1.687794
wb_dma_ch_pri_enc/inst_u1 1.068115 1.321361 0.687571 2.034237 -0.478134 1.145888 -1.279441 0.801297 -2.370944 -1.210543 -0.883779 2.374951 -1.376717 0.199430 0.773988 -0.695347 0.286766 1.356138 -0.387090 -1.660549
wb_dma_ch_pri_enc/inst_u0 1.101494 1.330741 0.623155 2.039452 -0.525101 1.031221 -1.268784 0.761282 -2.407905 -1.119241 -0.877824 2.427439 -1.458718 0.162709 0.746940 -0.787195 0.243705 1.348120 -0.494826 -1.676109
wb_dma_ch_pri_enc/inst_u3 1.086383 1.302371 0.672969 2.008371 -0.466737 1.072322 -1.244471 0.801055 -2.413953 -1.229044 -0.844144 2.374970 -1.403494 0.152410 0.741972 -0.752960 0.252301 1.316409 -0.440672 -1.623986
wb_dma_ch_pri_enc/inst_u2 1.197471 1.323804 0.597578 2.024832 -0.454505 1.082858 -1.353021 0.671008 -2.412536 -1.100710 -0.851281 2.463114 -1.421823 0.175269 0.680522 -0.736598 0.300623 1.318064 -0.476663 -1.699934
wb_dma/wire_de_start -0.430429 3.896540 1.697511 0.807376 0.280434 -0.823159 -1.547161 0.959916 3.745021 2.224178 -1.516924 2.649890 -0.755697 -0.041569 -0.374148 0.059146 2.909181 -4.886818 -1.706595 -0.691313
wb_dma_ch_sel/assign_130_req_p0/expr_1 3.494630 -1.537455 1.722893 -5.180511 1.402444 -0.826711 1.038552 -3.108507 1.728088 -0.159405 2.931374 1.347486 0.779059 -0.504640 -1.570100 0.634219 2.974115 -1.346099 -1.000618 0.272446
wb_dma_rf/wire_ch_stop 2.280284 0.326482 0.634836 -0.173704 1.551782 0.112098 -1.156290 1.540478 -3.600055 -2.394024 -0.485417 1.820150 -3.658316 -0.658674 -0.868670 0.829174 2.446913 0.308316 1.648315 0.874512
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1/expr_1/expr_1 0.803193 -0.855870 1.906307 -0.149472 1.608934 1.672989 0.033842 0.299487 -0.243074 -1.769170 0.218195 1.618998 0.610923 -0.508911 0.072796 -0.133682 0.787027 1.766314 1.401376 -1.203681
wb_dma_ch_rf/input_de_adr0 -1.211962 -0.724594 -4.188426 0.567028 2.129349 -3.627483 0.298929 1.836897 -1.272943 0.849106 -1.173397 -1.858948 -1.197019 -3.074134 -1.073496 -0.570698 -4.887695 -0.007672 -1.026120 4.294987
wb_dma_ch_rf/input_de_adr1 -2.118361 -0.094355 0.080260 0.031055 -0.966300 0.960631 1.124916 -0.996011 -0.709888 -0.225875 1.235397 1.385104 2.368526 0.143383 -1.155494 -0.554674 -0.157285 0.976615 -1.512337 -0.474027
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.824575 0.739327 -2.147052 1.295557 -1.141919 -0.704129 -1.101843 -1.359956 -0.684197 1.440731 -0.473877 1.223515 -1.004228 0.283806 -0.337455 -1.039194 -0.467752 -0.035865 -1.932707 -1.077905
wb_dma_wb_if/input_wbs_data_i -0.081022 -0.106554 -0.156979 -0.712965 -3.068837 -4.993081 0.376695 1.740065 -0.062109 0.177095 -1.543839 -2.634680 2.191219 -1.484133 2.089236 -1.059067 -3.923871 -2.551993 -2.196433 -0.602861
wb_dma_de/reg_tsz_dec 3.637149 0.018201 1.449113 -3.948194 1.560808 -1.744285 0.959964 -1.078301 4.101782 1.163933 0.603598 0.018177 0.920990 -0.338760 1.107017 0.233955 -1.248486 -1.782962 -2.036134 0.136857
wb_dma_ch_sel/input_ch0_am0 1.747319 -1.161848 -2.324298 -1.422433 0.952165 -0.120873 1.014861 -0.321348 0.028798 -0.835031 -0.289901 -1.483439 -1.728369 2.100438 0.170043 1.803032 -1.318692 0.493682 0.979914 -0.839636
wb_dma_ch_sel/input_ch0_am1 -1.495386 0.748447 0.439535 1.308230 2.502324 -1.032936 1.225491 1.098877 1.537006 -0.478727 0.935413 1.396907 -1.196726 -0.131147 -0.545011 -0.194081 1.881665 0.767796 0.524051 -0.605758
wb_dma_ch_sel/assign_162_req_p1 0.912613 0.788779 -2.182517 1.351698 -1.186130 -0.777876 -1.167252 -1.409605 -0.801886 1.444046 -0.474499 1.336046 -1.135881 0.316984 -0.395851 -1.065561 -0.383691 0.009983 -2.023254 -1.087723
wb_dma_de/always_23/block_1/case_1/block_8/if_2/cond 1.651567 -1.107892 4.165186 -0.773999 -0.288588 0.969905 0.352402 0.515378 1.948902 -0.521213 -0.503574 1.082788 1.458541 0.725645 1.375247 -1.062140 -0.509399 1.772698 1.810217 -1.758591
wb_dma_rf/wire_ch5_csr -1.511597 0.719921 0.208071 -2.333892 -0.396318 -4.306049 2.518764 1.242727 0.527029 0.880444 -0.328971 -1.235652 1.200181 0.124217 1.286569 -2.671525 -3.258542 -2.253800 -1.501653 1.152975
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1 0.883618 0.763870 -2.165031 1.334456 -1.124118 -0.676350 -1.172424 -1.379726 -0.724014 1.428327 -0.492087 1.279297 -1.064085 0.288692 -0.360946 -1.067217 -0.394710 -0.024561 -1.955183 -1.065897
wb_dma_ch_rf/always_2/if_1/if_1/block_1 -1.666197 0.113265 1.164055 0.764456 -1.619032 1.873583 1.678753 1.939746 -3.199032 -3.431605 0.306501 2.064000 1.539978 -1.513459 0.998056 0.309348 -1.757638 2.028331 -0.245866 -2.710232
wb_dma_inc30r/wire_out -3.287272 -1.466251 -0.421458 -0.538963 0.043067 -5.177775 5.352358 0.042543 -0.036526 0.537492 3.824949 0.525378 -0.951337 0.857766 -2.373657 -1.628136 -1.546540 1.688676 -1.351042 2.188697
wb_dma_de/input_pause_req 0.923519 0.322422 -3.861449 0.176801 -1.984926 -0.540093 -0.033329 0.605553 -0.911576 -0.063921 -2.687374 2.234821 -2.194917 -6.724415 -0.573009 0.582790 -2.826777 -2.716757 -2.883655 -1.107729
wb_dma/input_wb0_we_i 5.221831 -0.528750 -3.720872 -1.915416 -2.091487 0.926785 -3.178045 -2.858058 -2.083017 -0.089881 -0.767413 -4.075864 -4.820304 5.316834 -0.783422 4.260472 3.585366 -2.007761 1.557562 -0.206555
wb_dma_de/always_2/if_1/if_1/stmt_1 -3.053166 -0.433199 -1.250121 0.251437 2.498344 -5.411611 3.904588 1.498134 0.469580 0.098111 1.714755 -0.433190 -1.786559 -0.193524 -1.320063 -2.000680 -1.852267 0.933460 -0.717141 2.279504
wb_dma_ch_rf/wire_ch_txsz_dewe 5.033950 -0.409695 2.784377 -2.810286 2.266063 2.416535 -1.263914 -1.785615 4.226122 0.168593 0.329750 -0.353801 0.790104 0.406551 1.496106 1.925708 1.255576 -0.825595 0.271999 -0.910113
wb_dma_de/always_22/if_1/stmt_2 -0.449614 0.690075 -2.184841 -2.835978 -2.928766 -1.356740 3.105347 1.183754 0.934295 -0.464421 -1.004042 1.914896 -0.985923 -1.331995 -1.339507 2.638785 -1.701660 -2.768772 -1.740460 -1.263037
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1 0.796279 -0.903100 1.913593 -0.234324 1.631513 1.666613 0.069681 0.263852 -0.208552 -1.770164 0.226632 1.564882 0.651725 -0.564441 0.022098 -0.135970 0.754504 1.766098 1.417550 -1.176274
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.116686 1.385939 0.664517 2.132041 -0.512250 1.075606 -1.343012 0.768069 -2.442248 -1.197041 -0.908446 2.490042 -1.463501 0.186458 0.748939 -0.836949 0.240622 1.402734 -0.472470 -1.747108
wb_dma_ch_rf/assign_17_ch_am1_we/expr_1 -2.127677 1.401784 0.147033 2.007379 1.688818 -3.583440 0.492092 1.086641 1.658376 0.469269 0.538093 0.786709 -0.609758 -1.158786 0.078509 -2.473029 1.304957 0.503241 -0.766608 -0.658342
wb_dma_ch_sel/assign_149_req_p0/expr_1 0.526721 0.886889 1.017074 -2.418762 2.491861 0.906019 -0.784929 0.783754 -0.250461 -2.010094 -0.652313 -0.952572 -0.352827 -1.601974 -0.375976 1.093911 2.989545 -2.506396 0.769889 1.877626
wb_dma/wire_de_ack -0.603849 1.163205 3.906451 2.077576 -2.298272 0.910683 -0.194151 4.653518 -0.225295 -1.964385 -2.668274 -0.721971 -1.571074 -1.572463 2.757565 0.712719 -0.900150 -0.333545 2.549297 -0.755042
wb_dma_wb_mast/always_1/if_1 -0.118325 -0.003288 -0.137920 -0.780529 -3.263719 -5.216153 0.357501 1.798507 -0.023944 0.320562 -1.724241 -2.627236 2.180836 -1.529485 2.135121 -1.206372 -4.067728 -2.712553 -2.327769 -0.511931
wb_dma_wb_if/wire_wb_cyc_o 0.830986 0.765552 -2.186248 1.265096 -1.178621 -0.787294 -1.125682 -1.375121 -0.719052 1.471910 -0.504957 1.246836 -1.082151 0.323121 -0.396346 -1.095519 -0.465491 -0.087973 -1.980207 -1.034225
wb_dma_ch_sel/assign_143_req_p0 0.578033 1.005090 1.095772 -2.326784 2.478315 1.020562 -0.929818 0.812846 -0.295981 -2.030336 -0.725135 -0.902086 -0.429428 -1.593953 -0.330203 1.127561 3.051333 -2.555648 0.808462 1.779951
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.260492 -1.869945 0.990688 -3.709322 -1.005586 -2.044792 0.516630 -1.061363 -1.128066 -0.077178 1.729107 -1.039303 -2.145812 0.649029 -2.813587 1.230230 4.405948 -2.053537 2.298481 3.118853
wb_dma_wb_mast/wire_mast_err 2.354079 0.308117 0.722515 -0.168588 1.664270 0.160720 -1.196464 1.634220 -3.611302 -2.483786 -0.526486 1.875698 -3.743939 -0.633888 -0.848361 0.908889 2.544215 0.318064 1.778887 0.907636
wb_dma_ch_sel/assign_129_req_p0/expr_1/expr_1 0.786072 -0.864098 1.824650 -0.174315 1.565856 1.627529 0.030778 0.263987 -0.242369 -1.687216 0.208079 1.538641 0.622312 -0.510597 0.051335 -0.111129 0.767283 1.724823 1.383734 -1.156711
wb_dma/wire_slv0_dout -1.241766 4.549227 -0.849174 -3.982128 -4.931005 -0.280705 -0.300338 1.358476 -0.781054 2.028961 -0.923578 -5.874607 1.095798 2.671070 2.290303 3.826449 -1.137289 -6.580530 -3.535212 5.933343
wb_dma_ch_sel/reg_am1 -1.492203 0.804892 0.435915 1.348528 2.518717 -1.080643 1.242617 1.135692 1.623970 -0.467385 0.954475 1.415239 -1.278947 -0.144982 -0.530893 -0.175285 1.908814 0.733545 0.494952 -0.608023
wb_dma_ch_sel/input_next_ch 1.196538 2.546147 1.646079 1.398978 2.092490 -1.732553 0.543533 3.037566 2.524320 -0.879049 -0.962645 2.132642 -3.368976 -2.595625 1.564532 0.392050 0.532883 -1.140496 -0.719028 -1.586609
wb_dma_de/always_9 3.720563 0.029570 1.596702 -4.007525 1.428363 -1.789717 0.872180 -1.036433 3.985768 1.127853 0.579893 0.052394 0.761542 -0.290269 1.044787 0.315068 -1.074777 -1.845257 -1.893713 0.229959
wb_dma_de/always_8 3.903117 1.598769 -0.420361 -1.434159 2.718242 -0.110927 -0.749948 -0.768309 -0.347260 -0.849030 0.454329 2.827026 -1.255545 -1.432113 0.408536 0.367716 0.190954 -0.641463 -3.111538 -0.901011
wb_dma_wb_mast/always_1/if_1/cond 0.016595 -0.074028 -0.020679 -0.794037 -3.399366 -5.225515 0.348546 1.897956 0.069292 0.247750 -1.807848 -2.893320 2.261798 -1.510227 2.412471 -1.145344 -4.219908 -2.709609 -2.256263 -0.641399
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.452410 -1.776551 1.073831 -3.970938 -0.904460 -2.040289 0.435419 -1.055412 -1.205830 -0.199901 1.813319 -1.071094 -2.271879 0.689214 -2.867870 1.436164 4.666016 -2.216116 2.327934 3.259048
wb_dma_rf/always_1/case_1/stmt_12 -1.013091 0.347340 0.137434 0.299572 -0.262051 -0.514243 0.741510 1.074119 0.684547 0.956487 -0.667947 0.526950 3.104983 -1.239322 1.839553 -1.174870 -5.291557 -1.164936 -1.700761 -1.272626
wb_dma_rf/always_1/case_1/stmt_13 -0.833181 0.703149 -0.253897 0.900588 -0.632388 -2.804455 -0.643419 0.012962 0.162445 0.990747 -0.233655 -0.507626 0.525547 -1.126425 0.547393 -2.484197 -0.443251 -0.055558 -1.373053 -0.049007
wb_dma_de/always_3 -2.912826 -0.070870 1.346014 -0.439046 -1.480453 -1.190243 2.348408 -1.794407 0.745786 0.504678 3.453120 2.006585 0.726598 1.554962 -2.878435 -0.699304 4.214837 0.294965 -0.694268 -0.320619
wb_dma_de/always_2 -2.955702 0.623783 -2.177391 0.979504 3.604800 -4.668702 2.282824 3.586507 -0.897574 -0.323891 1.108186 -1.788406 -2.817774 -1.496647 -0.931761 0.277871 -1.832505 -0.254100 -0.088399 4.887819
wb_dma_de/always_5 2.991090 0.827225 1.730914 -2.652932 3.879484 0.489429 0.452795 0.654207 0.289598 -2.340603 0.934565 1.641992 -0.196773 -1.779074 0.836353 1.359059 0.501207 -0.558023 -1.189079 0.163225
wb_dma_de/always_4 3.878540 1.541070 -0.328314 -1.474335 2.689324 -0.265665 -0.634375 -0.683611 -0.489769 -0.955096 0.498012 2.867099 -1.315776 -1.356797 0.408492 0.383147 0.197529 -0.599700 -3.021506 -0.798057
wb_dma_de/always_7 4.447966 -0.749957 3.302718 -4.176414 2.919101 -0.199864 0.918663 -0.819589 3.761245 -0.484437 0.791497 1.494590 1.431981 -0.806943 1.097122 0.186924 -0.416120 -0.196796 -0.679960 -0.926294
wb_dma_de/always_6 2.184289 2.989978 3.548134 -1.278764 -0.122558 0.474793 0.034782 -0.832622 1.339583 -0.024090 0.832613 4.071906 1.149428 -0.324933 0.362174 -0.632806 0.546430 -0.787180 -4.797526 -0.929280
wb_dma_ch_sel/input_ch3_txsz 0.320669 0.626546 2.835804 0.821298 0.639401 1.874987 -0.216923 2.167019 -1.794188 -2.659662 -0.430744 1.189636 -0.440506 -0.109263 1.132435 0.309807 0.738591 1.435291 1.539977 -0.663614
wb_dma_ch_rf/always_19/if_1/block_1/if_1/cond 0.170069 0.784817 -1.720184 0.020662 1.383002 0.203331 -0.053519 -0.931266 2.710766 1.296679 -0.354223 -0.725021 1.034679 -1.311855 0.936674 0.054255 -1.645393 -1.219917 -2.300696 -0.390837
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1/stmt_1 0.871245 0.736253 -2.042957 1.322433 -1.096009 -0.661024 -1.149137 -1.324130 -0.752559 1.342079 -0.483034 1.324883 -1.081673 0.324031 -0.364089 -1.040838 -0.351845 0.023565 -1.899519 -1.051958
wb_dma_ch_rf/always_11/if_1 4.401599 -0.682639 0.494368 -2.610833 2.357655 -0.581705 -0.359703 -1.621244 -1.718491 -1.400975 1.510542 4.016035 -1.457941 -0.544138 -1.642310 -0.017524 2.081407 0.882134 -0.865219 -0.880865
wb_dma_ch_sel/assign_147_req_p0/expr_1 0.630075 0.988474 1.029905 -2.392142 2.570986 0.829374 -0.786500 0.913306 -0.210556 -2.031366 -0.684001 -0.824672 -0.458514 -1.742204 -0.337123 1.130992 2.911356 -2.580505 0.723302 1.800310
wb_dma_ch_sel/always_45/case_1/cond -2.798372 0.564232 0.042047 -1.004075 -2.329439 0.789753 0.263859 -2.020345 -0.884343 0.202634 0.825373 0.469117 3.176114 0.724848 -1.849229 -1.187961 1.809697 -0.808937 -1.926038 -0.065080
wb_dma_ch_rf/assign_26_ch_adr1_dewe/expr_1 -0.906926 0.567880 -0.030773 -1.015840 -1.498948 -0.148042 -0.771774 -1.209717 -0.183262 0.491426 -0.279455 -0.760921 1.009933 0.594803 -0.796821 -0.729243 1.889004 -1.668314 -0.568359 0.358991
wb_dma_de/assign_68_de_txsz 4.036524 1.171667 4.750946 -3.490947 2.659606 -0.053985 0.196762 -0.396868 4.319471 -0.155486 0.705894 2.035297 0.875815 -1.392445 0.898193 0.467253 1.102620 -1.615552 -1.999052 0.030861
wb_dma_de/always_23/block_1/case_1/block_10/if_2 -0.489508 1.683620 5.609531 2.096298 -0.989365 1.813987 -1.140300 3.924919 0.665331 -1.312592 -2.350942 -0.376272 -1.340564 0.051492 1.813753 0.253113 1.500160 -0.200322 2.910466 0.907502
wb_dma_ch_rf/always_20/if_1 -2.031385 -0.381921 -2.702602 -0.039067 1.394101 -3.972353 1.324654 2.588009 -2.487148 0.081345 0.426537 -2.982407 -1.666079 -1.751810 -0.706916 0.231671 -3.545233 -0.687442 -0.431538 5.689680
wb_dma/input_wb0s_data_i -0.245302 0.019904 -0.075753 -0.819434 -3.418384 -5.502691 0.460026 1.861254 0.067224 0.440948 -1.743294 -2.828679 2.309148 -1.564178 2.232549 -1.358292 -4.227770 -2.851041 -2.477826 -0.424864
wb_dma_de/reg_dma_done_d 2.736944 2.000295 1.256527 0.242070 -0.210886 -0.668161 -0.705084 2.087923 1.008303 -0.570183 -2.045046 1.006387 -2.300131 -2.730184 2.201984 0.556799 -1.346518 -1.866060 -1.353488 -1.226166
wb_dma_de/always_23/block_1/case_1/block_9/if_1/stmt_1 -1.457811 -0.477537 -0.767194 1.307701 0.242456 0.542043 -0.551501 1.334851 -0.393673 -0.174615 -1.344897 -1.800220 -1.381003 -0.521252 -0.421894 0.638115 0.628936 -0.352783 2.501635 1.422312
wb_dma_wb_slv/assign_1_rf_sel 0.538844 -0.394562 -1.102319 -2.057272 -2.564978 -0.054573 -4.164532 -2.675647 -0.350542 1.824896 -2.941079 -2.321608 1.354639 -3.838435 -1.909261 -1.652568 1.925781 -4.296656 -0.138269 1.870287
wb_dma_de/always_4/if_1/if_1/cond 4.024375 1.625409 -0.196545 -1.292307 2.819665 0.013888 -0.807071 -0.600115 -0.579102 -1.092577 0.420088 3.088877 -1.415649 -1.409431 0.486866 0.420507 0.315222 -0.410851 -2.941538 -1.054846
wb_dma_ch_sel/assign_376_gnt_p1 0.858917 0.740281 -2.201888 1.304579 -1.158068 -0.796582 -1.146303 -1.401473 -0.744886 1.460599 -0.460182 1.270020 -1.078248 0.287111 -0.366127 -1.051376 -0.454766 -0.034069 -1.988435 -1.039807
wb_dma_de/wire_wr_ack 4.757946 1.332882 1.818074 -1.820123 0.993426 -0.673225 -0.507080 -0.466827 1.569076 0.111542 -0.200172 2.286709 -0.622684 -0.086077 1.755944 -0.391144 -0.825977 -0.485201 -2.448290 -1.436195
wb_dma_de/always_23/block_1/case_1/block_8/if_2/stmt_1 1.690882 -1.075765 4.173263 -0.755409 -0.249947 1.002077 0.324412 0.501102 1.958250 -0.558601 -0.494653 1.064963 1.426691 0.759375 1.410250 -1.026006 -0.423776 1.757942 1.837048 -1.792380
wb_dma_ch_arb/always_1 -2.132682 -1.223422 3.129545 -0.564997 -4.364990 -3.892143 2.796260 1.789972 -4.100284 -1.622689 2.105212 2.469453 -1.299656 -0.910439 -1.996139 -2.213525 1.953337 0.882745 0.674959 1.026577
wb_dma_ch_arb/always_2 -2.143289 -1.441876 3.277496 -0.699063 -4.406764 -3.870584 3.032087 1.815328 -4.027603 -1.802054 2.205038 2.478853 -1.204822 -0.871779 -1.990242 -2.139351 1.987825 1.053910 0.889119 0.824664
wb_dma/wire_ch0_txsz 3.520683 2.445179 5.360935 -2.563422 1.854223 -0.053177 0.070360 1.258695 3.108390 -0.836779 0.199137 1.648786 0.131017 -0.993398 2.008244 0.714827 0.671859 -1.852067 -2.087373 0.410347
wb_dma_de/always_19 -2.066223 -2.103823 0.229984 2.160012 -0.640604 -2.656740 1.882480 1.694597 0.732342 0.176010 0.344071 1.989222 -2.761675 -2.558000 -2.600540 -0.565495 1.358981 1.464442 2.170353 0.542500
wb_dma_de/always_18 -2.133151 1.106062 1.078083 -4.869061 -1.773805 0.215838 0.338483 -0.155307 0.648952 -0.028174 -3.790991 -1.002113 3.074250 2.335136 -0.769893 -2.407099 1.664067 -3.487869 1.534330 0.558865
wb_dma_de/always_15 3.886644 0.712721 3.910065 -3.187082 1.973598 -0.052807 0.626994 0.921825 2.369181 -1.197790 0.225056 0.953453 0.425519 -0.384548 2.119726 0.683229 -0.527279 -0.681701 -0.635990 -0.296564
wb_dma_de/always_14 2.359638 0.288649 0.738967 -0.314790 1.752923 0.107742 -1.069612 1.573604 -3.597533 -2.538895 -0.407903 1.878825 -3.643660 -0.634226 -0.876634 0.905131 2.515302 0.304348 1.690006 0.971099
wb_dma_de/always_11 -0.984841 0.575888 -0.095375 -1.035898 -1.575466 -0.170214 -0.748538 -1.235732 -0.163995 0.538424 -0.255959 -0.793822 1.101467 0.646941 -0.872651 -0.787651 1.907874 -1.752376 -0.564089 0.376190
wb_dma_de/always_13 1.219675 2.522727 1.164770 1.426849 1.857453 -1.848890 0.542691 2.906423 2.467907 -0.681237 -1.007983 1.924916 -3.356719 -2.718727 1.643571 0.496929 0.169474 -1.250176 -0.921817 -1.657036
wb_dma_de/always_12 3.945956 1.614146 -0.371253 -1.414854 2.657039 -0.062885 -0.763672 -0.760467 -0.413492 -0.900105 0.449696 2.773861 -1.355262 -1.305802 0.429281 0.443434 0.313981 -0.643081 -3.033073 -0.841208
wb_dma_rf/assign_6_csr_we/expr_1/expr_1 2.138073 3.555542 -4.225331 1.522130 0.241621 1.138731 -4.893865 -0.940245 -1.512624 0.522629 -1.578277 -3.252645 -4.140136 -2.532125 0.676380 2.358661 3.578025 -2.814679 -3.104482 2.606532
wb_dma_ch_sel/assign_155_req_p0/expr_1 0.539872 0.899923 0.985887 -2.402175 2.581523 0.928507 -0.757373 0.753654 -0.209633 -2.013469 -0.604895 -0.899392 -0.319518 -1.568547 -0.399565 1.112424 2.980093 -2.483568 0.720088 1.820003
wb_dma_ch_pri_enc/wire_pri13_out 1.151310 1.331311 0.551018 2.098570 -0.522222 1.036768 -1.328881 0.736424 -2.422420 -1.109734 -0.862956 2.399817 -1.478482 0.217726 0.702671 -0.767042 0.260276 1.345844 -0.491593 -1.660838
wb_dma_de/reg_read_r 3.827693 0.652061 3.960477 -3.065900 2.017972 -0.078881 0.661399 0.965648 2.259485 -1.274759 0.220594 1.180542 0.480487 -0.465049 2.126753 0.504798 -0.552185 -0.423690 -0.586439 -0.411613
wb_dma_de/always_23/block_1/case_1/block_11/stmt_3 1.095244 0.351759 4.983261 0.267568 -1.184049 1.170931 0.078316 2.286057 0.441888 -1.415003 -1.069814 0.622196 0.454045 1.170089 2.421617 -0.637402 -0.541221 1.467398 1.918816 -1.233573
wb_dma/assign_9_slv0_pt_in -0.043266 -0.132312 1.279221 -0.925533 -1.524099 -2.118183 -0.605023 -0.226256 0.360710 1.057224 -2.131552 0.728036 2.056347 -2.642432 0.140676 -3.620877 -2.663462 -1.589412 -1.191289 -0.483734
wb_dma_ch_rf/input_dma_done_all 3.973670 0.617903 4.107069 -3.290405 2.157139 -0.065224 0.671791 0.966353 2.333743 -1.335900 0.304678 1.113791 0.425123 -0.445425 2.109164 0.618153 -0.442688 -0.516103 -0.588085 -0.293025
wb_dma_ch_rf/always_17/if_1/block_1 2.117546 3.135476 3.412131 -1.258132 -0.237038 0.329588 -0.002890 -0.815204 1.604485 0.211394 0.775240 3.898473 1.192201 -0.387957 0.487274 -0.622301 0.346773 -1.033845 -5.037425 -0.857001
wb_dma_ch_rf/assign_10_ch_enable/expr_1 -2.461392 -0.187704 -0.370238 -2.234121 -2.084092 -2.236624 4.108317 1.718938 0.532792 0.966135 -1.360847 3.787259 -0.590020 -0.187251 -3.193519 -0.048503 -3.031295 -3.276110 0.283773 0.846211
wb_dma_de/always_23/block_1/case_1/block_5/if_1/cond 3.112638 0.870606 1.880905 -2.783245 3.898297 0.535111 0.468230 0.718221 0.247479 -2.426664 0.991797 1.670498 -0.286552 -1.747259 0.803850 1.453400 0.636650 -0.568766 -1.106804 0.152848
wb_dma_de/assign_20_adr0_cnt_next/expr_1 1.724035 -1.080359 -2.224303 -1.416273 0.862479 -0.157081 1.000593 -0.341592 0.118501 -0.806320 -0.297913 -1.380571 -1.686512 2.073676 0.173528 1.673750 -1.320440 0.489914 0.896087 -0.912444
wb_dma_ch_pri_enc/wire_pri2_out 1.161084 1.330693 0.644363 2.068539 -0.517264 1.125710 -1.318951 0.749531 -2.480860 -1.206660 -0.864480 2.439608 -1.488546 0.199045 0.726457 -0.732171 0.316028 1.409917 -0.412360 -1.701102
wb_dma_de/always_11/stmt_1 -1.009734 0.596222 -0.054768 -1.024626 -1.509841 -0.113626 -0.789093 -1.218984 -0.168214 0.518244 -0.306290 -0.836622 1.083949 0.638264 -0.859404 -0.797367 1.950838 -1.745920 -0.543139 0.385074
wb_dma_ch_rf/wire_ch_adr1_we -2.921072 0.504066 0.111639 -0.955119 -2.394236 0.882395 0.315570 -2.064893 -0.903565 0.175506 0.915767 0.619748 3.302354 0.825263 -1.888916 -1.270450 1.740921 -0.645063 -1.943142 -0.207367
wb_dma_ch_sel_checker/input_ch_sel -0.507469 1.484462 0.873968 1.078173 -1.004381 0.209932 -0.301317 1.882187 -1.536954 -0.893462 -0.619551 -0.419336 -1.035385 0.484096 1.134992 0.433020 -0.074570 -0.311194 0.122616 0.505121
wb_dma_ch_sel/input_ch1_adr1 -1.986726 -0.039458 0.134172 -0.033382 -0.928324 0.944610 1.083796 -0.978737 -0.641160 -0.240279 1.226933 1.356420 2.307759 0.192028 -1.135423 -0.494678 -0.126377 0.910680 -1.512099 -0.507716
wb_dma/wire_slv0_pt_in -0.085541 0.211481 1.076677 -0.685588 -1.591682 -2.211952 -0.686791 -0.160821 0.323879 1.192720 -2.030482 0.525465 1.830181 -2.397349 0.289404 -3.447068 -2.618965 -1.733563 -1.386467 -0.291723
wb_dma_rf/always_2/if_1/if_1/cond 1.997796 1.585611 -3.749271 0.359710 0.996516 -0.136615 -2.058368 0.911592 -2.988945 -2.323305 -1.536476 -0.597030 -2.837089 -5.638810 1.407376 0.968772 0.241694 -0.406274 -2.573573 -0.406998
wb_dma_pri_enc_sub/reg_pri_out_d 1.164588 1.289542 0.600927 1.975702 -0.427151 1.025824 -1.290057 0.670563 -2.403849 -1.146603 -0.810703 2.426196 -1.431128 0.177587 0.655645 -0.718126 0.338498 1.349295 -0.479979 -1.661727
wb_dma/wire_ch2_txsz 1.139658 0.392597 5.074266 0.304608 -1.300839 1.122498 0.043936 2.347899 0.417694 -1.417089 -1.104451 0.675925 0.394166 1.215088 2.478422 -0.648047 -0.533479 1.465043 1.931736 -1.251756
wb_dma_ch_pri_enc/wire_pri29_out 1.112034 1.362528 0.556562 2.057411 -0.574578 0.938504 -1.306356 0.734675 -2.455090 -1.074818 -0.877108 2.433491 -1.474411 0.156244 0.724436 -0.794881 0.198603 1.301390 -0.550648 -1.645867
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2/expr_1/expr_1 1.133804 0.342144 4.952098 0.208589 -1.173909 1.097978 0.072953 2.326109 0.439499 -1.423513 -1.056255 0.621201 0.400222 1.132288 2.393619 -0.600445 -0.519550 1.386963 1.947790 -1.164962
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/if_1 1.992947 3.162450 3.305589 -1.153448 -0.218218 0.357456 0.075059 -0.880114 1.585568 0.224570 0.798430 4.010166 1.317437 -0.535843 0.411633 -0.692030 0.280346 -0.992869 -5.210197 -0.898087
wb_dma_de/wire_read_hold 0.844361 0.751676 -2.228009 1.339909 -1.161588 -0.739027 -1.157783 -1.391005 -0.670251 1.496361 -0.497914 1.274412 -1.044771 0.286986 -0.362590 -1.067249 -0.445295 -0.047987 -2.029568 -1.064769
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1 -2.813607 0.521405 0.140686 -1.000414 -2.348442 0.788670 0.375204 -1.969873 -0.903707 0.126069 0.898623 0.646938 3.184858 0.690695 -1.852084 -1.257704 1.705610 -0.688983 -1.974184 -0.166853
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1/expr_1/expr_1 0.781004 -0.896640 1.922665 -0.273716 1.608301 1.664781 0.088799 0.280613 -0.214318 -1.779178 0.221281 1.602778 0.645797 -0.586479 0.002136 -0.097765 0.810811 1.738277 1.419608 -1.152744
wb_dma_ch_rf/wire_sw_pointer -0.753113 3.190252 0.763526 1.475483 -0.000503 -3.754111 -0.850020 1.504415 2.428798 0.589801 -1.381607 0.462200 -1.459301 -2.565238 1.231790 -2.355930 1.631753 -2.337609 -1.897482 -1.616596
wb_dma/wire_slv0_din -0.095764 1.837937 -4.918631 -1.481545 -2.323636 -2.711833 -0.391479 0.092180 -0.728099 5.039913 2.092565 1.202488 2.620079 -3.792809 -0.335153 2.146722 -6.606472 -3.803595 -5.400787 3.655286
wb_dma_ch_rf/input_dma_err 2.426567 0.378224 0.741910 -0.175294 1.630044 0.228444 -1.214069 1.546294 -3.547979 -2.459852 -0.468918 1.835244 -3.733607 -0.582514 -0.832355 0.958355 2.572091 0.285338 1.673225 0.913765
wb_dma_ch_sel/assign_158_req_p1 0.841733 0.731450 -2.068598 1.289879 -1.140164 -0.718317 -1.117479 -1.317285 -0.736394 1.393474 -0.445548 1.274892 -1.103522 0.314025 -0.371234 -1.035035 -0.400412 -0.008946 -1.910707 -1.024544
wb_dma_ch_rf/assign_17_ch_am1_we -1.973717 1.268701 0.060657 1.724129 1.445563 -3.511863 0.511372 0.984532 1.468058 0.534572 0.523371 0.663277 -0.473998 -1.029067 0.049868 -2.346059 1.069843 0.417427 -0.653549 -0.592446
wb_dma_ch_rf/assign_7_pointer_s -1.637484 0.044006 0.040625 -0.772967 -1.427214 -1.773095 0.793707 0.234591 -0.030733 0.509566 -0.567480 -1.399226 1.726411 -0.037320 0.992983 -2.484312 -1.870724 0.180832 -1.676263 0.320631
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1 1.041306 1.350703 0.660081 2.067742 -0.530206 1.073133 -1.301726 0.835991 -2.441872 -1.182101 -0.884296 2.375066 -1.442804 0.177325 0.787480 -0.732544 0.259410 1.348457 -0.416991 -1.641948
wb_dma_pri_enc_sub/input_valid 0.877394 0.782909 -2.149926 1.323683 -1.126633 -0.725022 -1.157906 -1.382178 -0.740394 1.470102 -0.503924 1.275472 -1.114934 0.288384 -0.371476 -1.053859 -0.385616 -0.062814 -1.994609 -1.056403
wb_dma_ch_sel/assign_161_req_p1/expr_1 0.904193 0.796789 -2.208434 1.362546 -1.161187 -0.753339 -1.167900 -1.427845 -0.762451 1.473435 -0.466024 1.325806 -1.152737 0.305036 -0.416544 -1.073551 -0.432815 -0.043675 -2.064549 -1.091492
wb_dma_ch_rf/input_dma_rest -0.084399 -0.553478 -1.398598 0.386594 -1.404727 -0.586862 0.810126 1.081649 -1.068034 -0.896568 -0.608194 -0.185359 -0.183707 -1.647629 1.191039 0.252402 -2.605522 0.198438 -0.028817 -1.948862
wb_dma_ch_sel/input_de_ack -0.759733 1.211962 3.888030 2.240061 -2.447593 0.931143 -0.226519 4.676684 -0.180519 -1.867432 -2.758524 -0.858030 -1.514926 -1.580955 2.799775 0.620936 -1.001466 -0.322759 2.550846 -0.641874
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.390201 -1.804597 1.042901 -3.823030 -1.075956 -2.042958 0.429426 -1.134980 -1.157367 -0.035579 1.713381 -0.958413 -2.148903 0.637048 -2.832368 1.219483 4.458954 -2.116869 2.208783 3.072161
wb_dma_de/assign_67_dma_done_all/expr_1/expr_1/expr_1 3.654064 -1.467265 2.890121 -3.887652 3.720474 0.328461 0.724867 -0.213089 -1.035791 -3.058928 1.997186 2.946704 -0.400489 -0.855551 -1.225661 1.032657 2.652807 1.101175 1.258572 0.035276
wb_dma_ch_sel/reg_valid_sel -0.711285 3.744352 1.356859 1.018068 0.156390 -0.722398 -1.517891 1.018917 3.582933 2.247895 -1.664745 2.774556 -0.696930 -0.300345 -0.590799 0.120294 2.664450 -4.930712 -1.634191 -0.658614
wb_dma_de/assign_63_chunk_cnt_is_0_d 3.876464 1.615444 -0.236068 -1.445607 2.742610 -0.136867 -0.702333 -0.593653 -0.468469 -1.053242 0.473543 2.795248 -1.390355 -1.377297 0.453592 0.440930 0.310880 -0.612278 -2.940518 -0.796130
wb_dma_de/assign_64_tsz_cnt_is_0_d 2.719113 1.245671 2.075906 -1.816292 0.152006 0.291526 0.552599 -1.275150 0.809842 -0.246517 0.956709 3.594920 1.548108 0.127723 0.572469 -0.862614 -0.833263 0.505059 -3.671237 -1.828596
wb_dma_ch_rf/always_4/if_1/block_1/if_1/cond -1.460049 -0.008268 -0.005247 -0.654205 -1.348458 -1.554766 0.656220 0.167212 -0.030853 0.474054 -0.610907 -1.308529 1.686190 -0.050153 1.036772 -2.437366 -1.857691 0.311040 -1.567299 0.121364
wb_dma_wb_mast/always_4/stmt_1 0.909224 0.780658 -2.218177 1.391087 -1.204931 -0.724260 -1.182732 -1.402899 -0.792184 1.450213 -0.509333 1.370226 -1.148922 0.318485 -0.389424 -1.122169 -0.438621 0.030985 -2.009073 -1.103255
wb_dma_ch_sel/assign_375_gnt_p0 -2.921464 -1.857747 4.883638 -1.842519 -3.989095 -3.588148 4.014077 2.723651 -3.285954 -2.532093 2.700077 1.334464 -0.155312 -1.117683 -1.646870 -1.299843 1.919206 0.769834 1.841759 1.872446
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.856170 0.786541 -2.210151 1.296672 -1.214685 -0.790156 -1.144020 -1.417819 -0.690331 1.524277 -0.502354 1.253565 -1.036826 0.293956 -0.383319 -1.109578 -0.472838 -0.100072 -2.085633 -1.018190
wb_dma/inst_u3 -1.177602 0.221184 -0.514646 -2.352784 -3.758645 -5.837272 1.072185 0.672978 -0.166731 1.416763 -1.556613 -1.254746 3.060408 -1.240894 0.296686 -2.455934 -4.447373 -2.785354 -3.440773 0.678256
wb_dma/inst_u2 -1.601829 0.680517 -1.846596 -2.236238 -2.539375 -2.334802 2.960092 1.067076 0.378683 0.285901 -1.291705 0.884346 -0.630739 -1.398409 -1.348802 0.415800 -2.459277 -2.641158 -2.034765 0.763924
wb_dma/inst_u1 -1.330436 0.405732 -1.101232 -2.281797 -1.994910 -2.969092 2.699480 0.738171 1.077773 1.219857 -1.273680 0.116072 0.194874 -2.650404 0.085685 -1.395567 -3.475345 -3.704252 -2.419648 0.798682
wb_dma/inst_u0 -1.776998 1.101030 -1.066445 -2.820917 -3.140238 -4.384233 2.450832 0.451487 0.520049 2.164950 -0.515040 -1.299171 1.666829 -1.966139 1.289313 -2.886029 -4.533069 -2.892695 -4.437436 2.012321
wb_dma/inst_u4 3.719186 -1.386301 3.864808 -2.116528 -4.368259 -2.647750 -1.705899 -1.102649 -1.277364 0.772792 -1.201089 0.343742 -0.306261 0.753391 0.157780 -2.889523 0.316317 -1.027492 0.928012 -0.592630
wb_dma_ch_rf/assign_2_ch_adr1 -2.999276 2.382592 1.761549 -0.749086 -2.757849 0.144345 -0.421635 -2.249636 0.028800 -0.020497 -0.200097 0.206164 3.865217 0.568345 -0.918981 -2.673896 2.329753 -1.295437 -4.584263 -0.223217
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.664768 0.265231 2.667010 0.759459 0.361081 0.728308 -0.816257 1.867010 -3.058263 -1.960670 -0.640733 0.413124 0.846955 -1.112928 0.945320 -1.924650 -0.341839 1.525244 0.781867 1.418238
wb_dma_de/wire_de_csr 1.292591 -0.147362 3.555459 0.452795 -2.504370 0.493584 0.819289 3.265057 -0.543530 -2.269007 -1.640118 0.467301 0.091372 -0.523630 3.553490 -0.185879 -2.878239 1.494572 1.829440 -3.138432
wb_dma_ch_sel/always_40/case_1/stmt_1 -1.736658 0.542269 2.704668 0.749111 -0.326336 2.683028 0.842280 1.078735 -2.330646 -2.702500 0.822462 2.414767 1.864894 0.081503 -0.055731 -0.179134 0.563056 2.221335 -0.025593 -1.032322
wb_dma_ch_sel/always_40/case_1/stmt_2 0.337087 0.609375 2.894525 0.833026 0.673797 1.898184 -0.208728 2.192799 -1.809470 -2.722930 -0.429714 1.238040 -0.423069 -0.107866 1.161895 0.295903 0.774267 1.491136 1.589983 -0.722921
wb_dma_ch_sel/always_40/case_1/stmt_3 -0.476495 1.424823 0.891440 1.056239 -0.900622 0.291701 -0.301750 1.830798 -1.503092 -0.931691 -0.603077 -0.367432 -0.996215 0.500455 1.103649 0.432777 -0.013196 -0.240633 0.216638 0.415181
wb_dma_ch_sel/always_40/case_1/stmt_4 0.251859 0.031373 1.210331 0.852545 -0.743401 1.013396 0.613028 2.979594 -2.624377 -3.308743 -0.896245 0.810626 -0.628767 -1.746966 2.179198 0.691545 -1.752567 1.304588 1.339586 -2.414307
wb_dma_pri_enc_sub 1.118158 1.319399 0.588299 2.008793 -0.484948 1.007086 -1.257170 0.698712 -2.383138 -1.100662 -0.826482 2.441940 -1.426866 0.203957 0.710305 -0.777477 0.254284 1.348034 -0.476663 -1.654794
wb_dma_ch_rf/reg_ch_am1_r -2.049105 1.325982 0.113760 1.901470 1.658814 -3.623427 0.478783 1.016132 1.615672 0.548571 0.546714 0.776910 -0.516005 -1.087087 0.071190 -2.492833 1.245720 0.541889 -0.681540 -0.706584
wb_dma_de/assign_72_dma_err 2.276103 0.296966 0.727736 -0.215731 1.625441 0.151354 -1.184160 1.562016 -3.496054 -2.441957 -0.502416 1.833873 -3.602418 -0.673996 -0.899208 0.879908 2.461207 0.280663 1.745811 0.931907
wb_dma_de/reg_ptr_adr_low -1.313641 0.593790 1.109662 -3.772430 -0.378603 0.374070 1.075648 1.043457 0.812701 -0.509241 -3.607626 -0.263006 2.026888 1.746601 0.093899 -1.697957 -0.323296 -1.789866 2.062735 0.178886
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.635090 0.168986 2.600531 0.738890 0.380623 0.744052 -0.788070 1.758960 -2.917937 -1.905761 -0.627865 0.433123 0.929355 -1.125756 0.883123 -1.983233 -0.337604 1.576866 0.721681 1.278848
wb_dma_de/reg_state -0.390733 0.767966 -2.285090 -2.833597 -2.969144 -1.268979 2.953193 0.904195 1.060288 -0.270121 -0.858993 2.002187 -0.988858 -1.353037 -1.509407 2.753980 -1.433910 -3.095720 -1.958293 -1.228779
wb_dma_ch_rf/always_26/if_1 -0.719073 3.171418 0.724477 1.402164 -0.052281 -3.772897 -0.888569 1.451908 2.275284 0.583677 -1.301400 0.417358 -1.480433 -2.568602 1.115644 -2.348128 1.787859 -2.407159 -1.924620 -1.542747
wb_dma_de/always_23/block_1/case_1/block_5/if_1 4.116798 0.337804 -3.038613 -0.669607 1.796445 -3.126251 2.122799 1.181304 0.137663 -1.486962 1.889902 3.484163 -1.492605 -1.475588 1.207117 2.520787 -5.205767 2.050874 -4.160450 -3.717634
wb_dma_de/always_23/block_1/case_1/block_8/if_3/block_1/stmt_2 -0.710307 1.826989 5.565911 2.168441 -1.233933 1.628060 -1.149720 3.915798 0.901027 -1.071509 -2.492136 -0.601797 -1.291877 0.021944 1.903718 0.142838 1.300533 -0.394447 2.807343 0.981684
wb_dma_ch_sel/assign_113_valid 1.567816 0.385009 1.097299 -1.294315 4.122801 1.192809 -0.172987 2.068006 -0.142752 -2.586321 -0.438045 -0.185351 -1.553158 -2.240380 0.479255 1.967412 1.243029 -0.861475 1.469422 1.487378
wb_dma_ch_rf/assign_25_ch_adr0_dewe/expr_1/expr_2 -1.372364 -0.459885 -0.706930 1.290950 0.271664 0.546174 -0.595685 1.293199 -0.393805 -0.205594 -1.326201 -1.723514 -1.328462 -0.511386 -0.388848 0.589590 0.653260 -0.353335 2.460276 1.328268
wb_dma_inc30r/always_1 -4.081360 0.465713 1.853399 0.656788 0.721428 -3.269460 5.098554 -0.068003 1.728981 1.071523 5.727493 0.686688 -0.881599 2.498126 -1.555604 -0.051202 1.895814 0.881611 -0.488316 1.578726
wb_dma_de/always_23/block_1/case_1/cond -0.340368 0.543151 -2.359733 -2.946868 -2.829325 -1.606339 3.266909 0.966327 1.170835 -0.194757 -0.826418 2.244391 -0.885282 -1.625295 -1.631986 2.577504 -2.028803 -2.846745 -2.041869 -1.175383
wb_dma_ch_sel/assign_128_req_p0/expr_1 3.640812 -1.578387 1.677065 -5.356615 1.472231 -0.799366 1.057715 -3.179690 1.689774 -0.184089 3.067153 1.286182 0.632523 -0.455926 -1.655278 0.849954 3.099849 -1.437883 -0.959807 0.455165
wb_dma_de/always_8/stmt_1/expr_1/expr_1 2.990921 0.865076 1.836525 -2.782861 3.906592 0.483991 0.469397 0.725938 0.169419 -2.429421 0.958625 1.617328 -0.298377 -1.710207 0.769193 1.454216 0.686665 -0.601054 -1.070508 0.292062
wb_dma_ch_arb/always_2/block_1/case_1/if_2/cond 0.286135 0.617246 2.816423 0.764308 0.619307 1.854004 -0.207070 2.154771 -1.745827 -2.654744 -0.399941 1.177547 -0.452309 -0.075700 1.124510 0.316774 0.735158 1.382950 1.522988 -0.632939
wb_dma_de/always_9/stmt_1/expr_1/expr_1 0.313176 0.204041 0.970228 -1.863694 0.275765 -3.154467 2.501986 0.293662 4.445255 1.817066 -0.592858 0.718448 2.567295 -1.370519 1.909646 -2.637966 -4.697823 -0.541362 -2.877733 -1.024993
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1 -1.063847 -1.585777 3.511429 -2.647280 -1.661691 -0.118356 0.464488 -0.297955 -4.680004 -2.077191 2.220858 0.555538 0.753733 -0.007798 -2.813763 -0.935287 3.974920 0.443620 1.675499 3.691619
wb_dma_ch_sel/assign_148_req_p0 0.525517 0.956140 1.116287 -2.368532 2.372366 0.868458 -0.794757 0.859154 -0.372307 -2.040054 -0.695825 -0.905901 -0.418094 -1.563164 -0.303701 1.097184 2.961359 -2.532689 0.742525 1.819675
wb_dma_ch_sel/assign_155_req_p0 0.641129 0.908162 1.065894 -2.298535 2.489234 0.931872 -0.818692 0.881258 -0.292899 -2.056866 -0.719529 -0.892397 -0.521456 -1.616265 -0.325510 1.155340 2.946339 -2.445544 0.855484 1.735940
wb_dma_ch_sel/assign_126_ch_sel/expr_1/expr_1 0.281519 0.547845 2.734632 0.747496 0.669705 1.854310 -0.189246 2.092863 -1.709566 -2.617458 -0.385184 1.182021 -0.389795 -0.113574 1.102174 0.299317 0.738391 1.415307 1.530847 -0.654198
wb_dma_pri_enc_sub/always_3/if_1/if_1 0.996097 1.367568 0.594748 2.054185 -0.546683 1.021837 -1.264786 0.776404 -2.406877 -1.102115 -0.866462 2.291868 -1.415235 0.211389 0.752459 -0.743281 0.231312 1.288069 -0.469897 -1.600282
wb_dma_ch_sel/always_8/stmt_1/expr_1 0.296003 0.034364 1.237706 0.941661 -0.737361 1.079233 0.583691 3.014192 -2.677026 -3.357614 -0.907414 0.915069 -0.668697 -1.771191 2.175281 0.653279 -1.749009 1.382692 1.365480 -2.456925
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/stmt_1 -2.429987 0.320974 2.733202 0.704805 -0.530902 1.647011 0.193181 0.862654 -3.521272 -2.076027 0.485143 1.703965 3.050116 -0.857663 -0.120797 -2.307984 -0.409945 2.262287 -0.827433 0.866165
wb_dma_rf/input_dma_done_all 3.884243 0.610585 4.100392 -3.155659 2.023635 -0.026024 0.662455 0.950133 2.404336 -1.276815 0.175139 1.072905 0.481211 -0.344059 2.176541 0.554488 -0.531209 -0.435182 -0.499582 -0.443044
wb_dma_ch_rf/assign_18_pointer_we/expr_1/expr_1 -1.353796 0.012622 0.075177 -0.767867 -1.225201 -1.544909 0.688190 0.239208 -0.128265 0.356030 -0.547115 -1.250430 1.545302 -0.089781 1.029815 -2.401809 -1.687475 0.348076 -1.498304 0.227283
wb_dma_de/assign_66_dma_done 1.180395 2.681962 1.398375 1.449658 2.020315 -1.780831 0.486958 3.091041 2.339107 -0.896589 -1.040906 2.025566 -3.656205 -2.663608 1.527168 0.527953 0.616572 -1.284930 -0.728679 -1.481240
wb_dma/wire_ch4_csr -1.419726 0.916714 0.101836 -2.490507 -0.668516 -4.369198 2.591862 1.284137 0.660401 0.970727 -0.319440 -1.431436 1.089466 0.241299 1.450716 -2.423736 -3.349202 -2.558918 -1.696162 1.091169
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.828274 0.776277 -2.164585 1.354636 -1.175004 -0.740554 -1.147099 -1.363789 -0.745313 1.455709 -0.459462 1.297448 -1.100064 0.301678 -0.371134 -1.077304 -0.413059 -0.013905 -1.991272 -1.043766
wb_dma_ch_sel/input_ch3_csr -0.392360 1.716114 -0.066282 -2.221021 0.203207 -4.443117 2.377763 1.488208 2.486028 1.525842 -0.262208 -3.274340 -0.860173 1.764146 3.039345 -1.087914 -2.351772 -3.720573 -0.242213 0.386471
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.682972 0.246829 2.669924 0.867236 0.329318 0.767474 -0.831819 1.810396 -3.008759 -1.923456 -0.682700 0.496220 0.966152 -1.127188 0.944646 -2.069917 -0.390503 1.604510 0.723633 1.262987
wb_dma_de/wire_adr1_cnt_next -2.080050 -0.761348 1.362814 0.567631 -0.158691 -1.068549 3.216769 -0.689372 0.864959 0.007978 3.766652 2.795504 -0.185701 1.024415 -2.102461 0.014144 2.268502 2.080691 -0.138896 -0.710265
wb_dma_ch_arb/always_2/block_1/case_1 -1.900573 -1.418156 3.256905 -0.780119 -4.321914 -3.938414 3.050957 1.541861 -3.945453 -1.646072 2.527616 2.745907 -1.356906 -0.754113 -2.149924 -2.092452 2.220823 1.116604 0.685688 0.824793
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.088550 1.381752 0.576649 2.087753 -0.564667 1.048704 -1.326011 0.762005 -2.424989 -1.097957 -0.900501 2.349026 -1.444078 0.237273 0.767999 -0.724893 0.257733 1.316673 -0.495463 -1.646009
wb_dma_de/reg_adr0_cnt -3.149354 0.691259 -2.207690 1.082058 3.299594 -4.781874 2.179164 3.602784 -1.035199 -0.181563 0.971107 -1.750576 -2.688281 -1.886286 -0.931330 0.045246 -1.971181 -0.309920 -0.310664 5.010427
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/cond 1.157880 1.342463 0.628098 2.147455 -0.414481 1.187126 -1.381059 0.749612 -2.477057 -1.196925 -0.856692 2.436259 -1.472075 0.215309 0.737732 -0.720650 0.393711 1.419618 -0.400187 -1.724430
wb_dma/wire_am0 1.728042 -1.063498 -2.217782 -1.407646 0.875300 -0.158073 0.996693 -0.297540 0.058138 -0.820630 -0.325472 -1.431468 -1.662459 2.024050 0.190372 1.698078 -1.349467 0.397384 0.896496 -0.839912
wb_dma/wire_am1 -1.478462 0.745757 0.445349 1.308398 2.499157 -1.063245 1.258039 1.075560 1.543446 -0.452363 0.970246 1.407336 -1.241673 -0.130140 -0.546937 -0.172952 1.905641 0.724594 0.502197 -0.590676
wb_dma_ch_sel/assign_137_req_p0/expr_1 0.637545 0.943977 1.106490 -2.478945 2.547558 0.786365 -0.685692 0.845666 -0.194389 -2.035489 -0.580242 -0.765048 -0.357221 -1.669731 -0.341582 1.055918 2.850957 -2.464468 0.640830 1.725642
wb_dma_ch_sel/assign_140_req_p0/expr_1 0.567601 0.933046 1.003364 -2.416173 2.523533 1.015033 -0.918938 0.809488 -0.320984 -2.032264 -0.682148 -1.019224 -0.489776 -1.543025 -0.411876 1.243031 3.211295 -2.611724 0.890881 1.956024
wb_dma_ch_rf/always_22/if_1/if_1 1.747126 -1.100548 -2.262639 -1.404056 0.861923 -0.121248 0.935020 -0.362895 0.075752 -0.785680 -0.275755 -1.441997 -1.639113 2.041225 0.210645 1.740042 -1.318912 0.416049 0.914474 -0.818956
wb_dma_de/assign_69_de_adr0 -1.999558 -0.419603 -2.727491 -0.021121 1.543893 -3.885026 1.400867 2.611616 -2.508480 0.083681 0.459584 -3.074200 -1.732377 -1.469265 -0.702425 0.352110 -3.615599 -0.544581 -0.269197 5.604326
wb_dma_de/always_2/if_1/cond -2.817942 0.320556 -0.305475 2.559849 2.669988 -0.502493 0.646900 2.359392 1.147627 -0.653728 -0.388002 -0.351090 -2.547687 -0.654519 -0.889370 0.391644 2.412385 0.374896 2.920750 0.741936
wb_dma_de/wire_mast0_go 0.866760 0.773090 -2.219307 1.258458 -1.191581 -0.881716 -1.106437 -1.378411 -0.754547 1.529017 -0.473108 1.250966 -1.114111 0.293410 -0.434880 -1.079454 -0.459955 -0.117657 -2.072218 -0.977733
wb_dma_wb_slv/input_slv_din 0.104557 -2.407445 -3.652430 -1.764466 -3.278094 -1.503835 1.425008 -2.582999 0.565168 4.255780 1.597233 0.522679 0.647030 -0.817387 -2.707217 0.191044 -3.038793 -0.304523 -0.449358 2.456335
wb_dma_de/always_3/if_1/if_1 -3.017179 0.017235 1.341259 -0.445180 -1.461445 -1.222267 2.464246 -1.775067 0.717728 0.444617 3.543572 2.107188 0.728455 1.512877 -2.899239 -0.716138 4.282014 0.318530 -0.817680 -0.342938
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.611793 0.321371 2.702774 0.803112 0.388474 0.706704 -0.818584 1.890600 -3.039572 -1.964490 -0.642508 0.420457 0.790402 -1.085370 0.968297 -1.906800 -0.292996 1.530088 0.735265 1.391985
wb_dma_ch_sel/always_47/case_1 -1.370862 0.781144 0.487479 1.238788 2.464898 -1.020218 1.202411 1.121618 1.496161 -0.507711 0.926650 1.402350 -1.281910 -0.126982 -0.526512 -0.146013 1.881258 0.693770 0.538165 -0.566234
wb_dma_ch_sel/assign_152_req_p0 0.631274 0.860827 0.930997 -2.312769 2.466177 0.953311 -0.891729 0.735584 -0.271525 -1.962715 -0.665303 -1.027811 -0.506968 -1.562253 -0.385598 1.205807 3.000953 -2.559512 0.820343 1.869174
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1 -0.707404 0.205466 2.660306 0.919251 0.382999 0.843636 -0.812765 1.839921 -3.078925 -1.982769 -0.636348 0.468378 0.886951 -1.040060 0.945221 -1.984032 -0.309298 1.714174 0.808157 1.248136
wb_dma_de/reg_de_adr0_we -1.449457 -0.432852 -0.685169 1.330583 0.160900 0.493390 -0.548220 1.322368 -0.393843 -0.182303 -1.348548 -1.720746 -1.273119 -0.561558 -0.346219 0.508532 0.521862 -0.373053 2.374447 1.339293
wb_dma_ch_sel/assign_114_valid 1.628230 0.388827 1.201430 -1.507985 4.104809 0.969824 -0.066341 2.081087 -0.148552 -2.602618 -0.390095 -0.075390 -1.610451 -2.282221 0.423618 1.980820 1.281812 -0.957967 1.358755 1.579903
wb_dma_ch_rf/assign_4_ch_am1 -2.015833 1.299438 0.077852 1.825908 1.445044 -3.637160 0.427710 0.997584 1.556885 0.596452 0.500887 0.659724 -0.491843 -1.060956 0.132784 -2.501448 1.154769 0.431629 -0.746615 -0.656983
wb_dma_de/wire_dma_done_all 3.960881 0.620013 4.033493 -3.205704 2.156933 -0.001204 0.592594 0.870729 2.366466 -1.291335 0.266861 1.103987 0.456842 -0.405888 2.091891 0.604280 -0.436198 -0.486731 -0.569285 -0.416926
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.392888 -1.837835 1.024058 -3.762057 -1.068258 -2.009332 0.428393 -1.145298 -1.161537 -0.046175 1.750040 -1.034702 -2.175220 0.712601 -2.816472 1.278223 4.477057 -2.045839 2.266345 3.065877
wb_dma_ch_sel/assign_125_de_start/expr_1/expr_1 -0.608965 4.032536 1.570448 0.861778 0.330469 -0.825209 -1.529530 1.046461 3.879181 2.280581 -1.562813 2.548873 -0.822242 -0.129092 -0.443518 0.197354 2.996524 -5.136016 -1.773117 -0.497897
wb_dma_wb_slv/input_wb_data_i -1.261002 4.123242 -0.491603 -3.455824 -5.343577 -0.115274 -0.668695 1.510992 -1.758558 1.947440 -0.929965 -5.203879 0.879838 3.188558 1.915709 3.748497 -0.911810 -6.240287 -2.516827 5.463737
wb_dma_de/input_nd 3.643495 -1.415952 2.799989 -3.959467 3.686297 0.236128 0.727286 -0.240327 -1.092367 -2.993613 2.023043 2.863257 -0.446251 -0.879319 -1.295532 1.110470 2.686494 0.954878 1.164246 0.208527
wb_dma_ch_sel/assign_126_ch_sel -1.368500 0.507271 -1.699504 -0.169890 -1.029853 -3.121854 2.719173 0.143229 0.104621 0.121303 1.476972 0.146325 -2.416136 -4.707840 -1.695105 -0.020244 -1.262048 -0.980800 -3.942193 2.639720
wb_dma/wire_mast1_err 2.330244 0.294683 0.676475 -0.130582 1.614745 0.232409 -1.230969 1.561993 -3.551068 -2.416131 -0.518881 1.894677 -3.653949 -0.694124 -0.876607 0.862816 2.484778 0.329154 1.756199 0.839014
wb_dma_de/wire_ptr_valid -1.594351 0.024891 1.311062 0.808288 -1.587497 1.945521 1.646082 1.954485 -3.221534 -3.506613 0.360167 2.180872 1.567961 -1.509465 0.982957 0.206457 -1.728881 2.191734 -0.164287 -2.777684
wb_dma/wire_ch_sel -0.292806 -0.582573 -0.767708 1.234653 -2.638235 0.603975 0.881178 2.087767 1.326902 -1.109444 -3.425411 -1.262378 -1.442265 -7.206331 1.750423 -0.281207 -3.643399 0.022661 -0.663431 -0.549068
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1 -2.479283 0.239142 2.702183 0.810351 -0.496516 1.629504 0.243590 0.976977 -3.580778 -2.168452 0.453702 1.651292 2.928048 -0.903922 -0.120306 -2.319650 -0.404261 2.371840 -0.599980 0.816077
wb_dma_de/always_12/stmt_1/expr_1 4.006310 1.586047 -0.210695 -1.515234 2.743583 -0.223503 -0.647420 -0.576583 -0.558214 -1.052243 0.460255 2.923139 -1.468739 -1.364865 0.391387 0.432513 0.314432 -0.564823 -2.950881 -0.850162
wb_dma/wire_dma_req -0.602781 1.208031 3.894339 2.035293 -2.455925 0.819761 -0.175756 4.699783 -0.106443 -1.865838 -2.769651 -0.731477 -1.526038 -1.668797 2.843166 0.602938 -1.114159 -0.374858 2.497393 -0.781241
wb_dma_ch_sel/assign_136_req_p0 0.628046 0.942196 1.109100 -2.467102 2.402329 0.743994 -0.741054 0.833132 -0.329946 -2.051050 -0.613851 -0.862737 -0.479545 -1.560356 -0.380630 1.100278 3.016326 -2.547683 0.749173 1.887451
wb_dma_ch_rf/assign_5_sw_pointer -0.602904 3.088003 0.633232 1.321946 -0.181807 -3.802030 -0.923302 1.505945 1.972973 0.466825 -1.381539 0.328431 -1.519978 -2.562828 1.208100 -2.330368 1.612602 -2.346314 -1.838243 -1.484794
wb_dma_de/always_23/block_1/case_1/block_8/if_1/stmt_1 1.175107 0.411155 4.991958 0.294559 -1.246592 1.183291 -0.010937 2.329727 0.408691 -1.427606 -1.113256 0.607171 0.352345 1.240545 2.511364 -0.536558 -0.538092 1.416818 1.957551 -1.219864
wb_dma_ch_rf/always_25/if_1/if_1/cond -2.131358 1.378938 0.074367 2.114109 1.665324 -3.418982 0.398646 0.973463 1.691674 0.570076 0.524938 0.758392 -0.571463 -1.064574 0.095455 -2.447367 1.332792 0.597605 -0.658131 -0.746760
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1 1.155657 1.369116 0.543119 2.056894 -0.543865 1.006939 -1.317196 0.731105 -2.464561 -1.141266 -0.855281 2.458845 -1.453453 0.176240 0.740512 -0.807767 0.215328 1.365820 -0.553867 -1.666267
wb_dma_de/always_9/stmt_1 3.777903 0.074407 1.530707 -4.038006 1.537801 -1.835229 0.907302 -1.029617 3.902131 1.087655 0.608057 0.099113 0.684018 -0.351866 1.000631 0.321927 -1.050704 -1.858892 -1.949320 0.230200
wb_dma_ch_pri_enc/reg_pri_out 1.227257 1.331601 0.678571 2.043419 -0.435994 1.114648 -1.348621 0.754464 -2.460775 -1.228284 -0.870352 2.544263 -1.489466 0.174549 0.735839 -0.727187 0.350049 1.405789 -0.426420 -1.730081
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2/expr_1/expr_1 -0.570819 1.867111 5.645156 2.110793 -1.072739 1.745404 -1.167690 3.894511 0.851015 -1.189014 -2.451014 -0.439618 -1.301305 0.038718 1.869826 0.249381 1.501026 -0.366964 2.766775 0.954390
wb_dma_ch_rf/assign_23_ch_csr_dewe/expr_1/expr_2 1.151329 -0.190967 3.482480 0.381111 -2.542135 0.399788 0.849975 3.204575 -0.498441 -2.180061 -1.544142 0.388255 0.172667 -0.457218 3.459896 -0.218127 -2.912102 1.440686 1.770293 -3.014266
wb_dma_de/wire_dma_busy 0.267650 -0.544859 -1.214193 -0.539996 0.369169 1.125109 0.752351 -1.554067 1.865895 -0.503130 -0.929655 1.577711 0.430273 -6.974935 -0.948388 -1.152410 -1.065560 0.298873 -3.496557 -0.158673
wb_dma_ch_sel/always_37/if_1/if_1/cond 1.135651 0.338862 4.983027 0.227467 -1.196758 1.149636 0.041237 2.265755 0.463465 -1.383303 -1.114133 0.627966 0.451302 1.200541 2.463352 -0.619757 -0.521169 1.399374 1.925769 -1.228801
wb_dma_ch_pri_enc/always_2/if_1 1.157203 1.294646 0.578493 2.081634 -0.453860 1.106457 -1.303800 0.676509 -2.405481 -1.125996 -0.823588 2.384234 -1.441253 0.199388 0.694644 -0.752932 0.277311 1.334320 -0.486001 -1.706927
wb_dma_de/always_6/if_1/stmt_1 1.958276 0.937027 4.584439 -3.413850 1.928591 0.963210 1.260841 -1.341245 3.787554 -0.338855 1.859048 3.189871 3.187474 -1.244445 -0.150651 0.047033 0.766260 -0.569997 -3.300130 -0.503025
wb_dma_ch_rf/input_de_txsz_we 5.156467 -0.489441 2.896742 -2.807978 2.341259 2.506668 -1.291323 -1.777143 4.319452 0.127204 0.321845 -0.324111 0.775139 0.390917 1.486947 1.943751 1.364755 -0.733213 0.392567 -0.924903
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.833088 0.793651 -2.287531 1.361649 -1.223692 -0.780853 -1.152871 -1.463755 -0.682440 1.559205 -0.523852 1.253759 -1.088431 0.291610 -0.393975 -1.121847 -0.495392 -0.037517 -2.101006 -1.096859
wb_dma_wb_if/input_wb_addr_i 0.091148 2.524054 -0.713318 0.036270 -4.473542 -4.361341 -0.951000 -0.739110 -0.584951 3.496698 0.662622 -2.481641 -0.649235 -1.189704 0.353601 -0.083282 -3.141929 -4.977801 -4.967872 3.223767
wb_dma_ch_sel/always_7/stmt_1 1.046117 0.420878 4.827044 0.264616 -1.346029 0.992833 0.070653 2.320697 0.429876 -1.322924 -1.133785 0.571804 0.409940 1.161116 2.433354 -0.637161 -0.662862 1.335353 1.772572 -1.166352
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1 -2.614172 -0.149107 -0.601153 -2.364702 -2.321792 -2.412638 4.034790 1.675139 0.513890 1.219691 -1.579379 3.286709 -0.643088 0.061717 -3.243695 -0.133386 -3.120483 -3.507370 0.370066 1.147635
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2 6.267787 -0.205969 2.693794 -1.744184 -3.327015 -1.563480 0.061680 1.324695 -2.573384 -2.268711 0.171290 1.617408 -2.380565 1.770571 3.148343 1.065398 -1.945523 1.433099 -0.109703 -3.755884
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.357550 -1.838441 0.981628 -3.706565 -1.124307 -2.072523 0.458747 -1.046901 -1.234838 -0.067120 1.762139 -1.039276 -2.217216 0.634297 -2.803831 1.292038 4.418997 -2.080587 2.277136 3.157099
wb_dma_ch_rf/always_4/if_1/block_1 -2.166416 0.567070 0.436344 -0.791865 -1.408510 -2.215100 1.513171 1.450598 0.390793 1.128059 -0.928942 -0.711218 4.065432 -1.075759 2.623729 -3.025771 -6.292555 -1.176016 -3.096640 -0.578665
wb_dma_de/reg_dma_abort_r 2.430177 0.325899 0.744978 -0.191079 1.650496 0.311051 -1.240312 1.517147 -3.542108 -2.501502 -0.505503 1.828361 -3.658851 -0.642230 -0.835777 0.940683 2.561150 0.302108 1.772084 0.843378
wb_dma_ch_sel/input_ch2_txsz 1.149045 0.356266 5.052555 0.306275 -1.231996 1.189935 0.027156 2.381996 0.461463 -1.407636 -1.128214 0.631345 0.445379 1.199827 2.517109 -0.625154 -0.564267 1.447693 1.933376 -1.270674
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.812619 0.769950 -2.148612 1.299148 -1.129275 -0.749721 -1.118433 -1.358745 -0.716866 1.448112 -0.480614 1.244021 -1.046420 0.287680 -0.345195 -1.042778 -0.430160 -0.049421 -1.934720 -1.032794
wb_dma_ch_sel/input_ch5_csr -1.449961 0.902516 0.076164 -2.329417 -0.519970 -4.137091 2.361649 1.144394 0.501438 0.945305 -0.248631 -1.318743 1.207087 0.032649 1.347401 -2.520694 -3.078977 -2.512017 -1.725137 1.108302
wb_dma_ch_sel/assign_150_req_p0 0.557439 0.936952 1.088841 -2.421331 2.477750 0.760169 -0.714156 0.910755 -0.362392 -2.036285 -0.619276 -0.825133 -0.506263 -1.617807 -0.398552 1.143678 2.954280 -2.495936 0.797632 1.916690
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.864077 0.783814 -2.192949 1.298543 -1.184747 -0.760605 -1.112846 -1.407353 -0.677751 1.497805 -0.477996 1.254581 -1.066632 0.294470 -0.367005 -1.091714 -0.454154 -0.044333 -2.025925 -1.076595
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/cond -1.402852 -0.468667 -0.693493 1.268519 0.257400 0.557055 -0.589864 1.271092 -0.404702 -0.197967 -1.277895 -1.710195 -1.315801 -0.514796 -0.414262 0.638831 0.675146 -0.321915 2.462574 1.364112
wb_dma/wire_ndr 3.543281 -1.375086 2.802817 -3.842624 3.607000 0.256253 0.758453 -0.171379 -1.053928 -3.015023 1.979645 2.857707 -0.424907 -0.868922 -1.207844 1.009249 2.566435 1.039221 1.191076 0.070532
wb_dma_ch_sel/always_43/case_1/stmt_4 0.285008 0.613182 2.759622 0.842115 0.631825 1.835944 -0.218333 2.128337 -1.775406 -2.596572 -0.403852 1.178034 -0.424877 -0.099421 1.118563 0.262051 0.713228 1.433562 1.523514 -0.710081
wb_dma_ch_sel/always_43/case_1/stmt_3 1.107843 0.395227 4.959952 0.184489 -1.248234 1.075115 0.096790 2.303940 0.479074 -1.356631 -1.089149 0.591259 0.466739 1.171118 2.452926 -0.608993 -0.561319 1.356563 1.896582 -1.177678
wb_dma_ch_sel/always_43/case_1/stmt_2 1.176460 2.069305 0.937096 1.783956 -3.991498 -1.216672 -1.139680 0.732857 -0.176945 1.731903 -1.798279 0.318284 -1.348871 2.074590 2.084456 -1.519326 -1.698711 -0.340086 -1.444592 -1.112953
wb_dma_ch_sel/always_43/case_1/stmt_1 3.412686 2.531191 5.586262 -2.525289 1.729751 0.037842 0.045379 1.403028 3.014745 -0.965373 0.099080 1.649867 0.103562 -0.962662 2.026602 0.728420 0.805727 -1.839957 -1.955840 0.430760
wb_dma_de/always_19/stmt_1/expr_1 -2.022928 -2.070219 0.198883 2.140830 -0.601707 -2.713326 1.954844 1.690043 0.860576 0.245006 0.448294 1.941204 -2.873738 -2.377872 -2.530246 -0.475850 1.361085 1.415243 2.198163 0.460251
wb_dma_ch_rf/wire_ch_err_we 2.410386 0.349821 0.674008 -0.245805 1.604146 0.126197 -1.139444 1.502312 -3.548238 -2.447202 -0.419095 1.844985 -3.696971 -0.585283 -0.864535 0.905266 2.514604 0.237313 1.644267 0.939839
wb_dma_ch_rf/always_8/stmt_1/expr_1/expr_1 -0.347935 -0.422763 -1.688177 -0.232115 -1.972274 -0.569399 0.608782 -1.084306 -0.023087 0.152828 -0.922110 0.871805 -0.989108 -5.396271 -1.661132 -1.069981 -0.636573 -0.373693 -2.907952 0.928718
wb_dma_rf/wire_ch1_adr1 -1.891456 -0.010428 0.187843 -0.041118 -0.831228 0.938923 1.114622 -0.914521 -0.646820 -0.318933 1.254584 1.371578 2.217819 0.164103 -1.104981 -0.429273 -0.023811 0.901583 -1.434884 -0.482062
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1 0.985848 1.743726 -3.191681 -5.213661 1.127643 0.036419 1.974046 1.387298 -3.139930 -3.158297 -0.222986 -1.778910 -0.007052 3.026880 1.089029 3.551465 -1.761143 -2.564791 -0.095899 -0.214583
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/cond 2.450788 -2.525698 1.156637 -2.976543 0.539798 -1.858461 1.191468 -0.063338 -1.025836 -0.602224 2.170288 -0.267087 -3.332526 0.168738 -2.176295 2.190862 2.905267 -0.462666 2.995842 2.870358
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.844995 0.764541 -2.166842 1.300352 -1.173813 -0.737948 -1.144970 -1.355752 -0.702983 1.486279 -0.463276 1.257552 -1.085207 0.343473 -0.398034 -1.047682 -0.376367 -0.064449 -1.965196 -1.047676
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2/expr_1/expr_1 0.317372 0.566713 2.778049 0.820890 0.678541 1.900422 -0.263868 2.081993 -1.747884 -2.652214 -0.387288 1.177812 -0.394140 -0.095791 1.105271 0.329292 0.753611 1.475211 1.571265 -0.722141
wb_dma_rf/input_paused -0.482881 0.822294 -1.026922 0.562851 -1.216584 0.396846 -0.803451 0.237146 0.912858 1.824831 -1.030329 1.174369 1.006490 0.343877 -0.018059 0.988052 -1.237288 -2.679996 -0.628778 -1.117303
wb_dma/wire_mast0_adr -2.115030 1.132176 1.124122 -4.799847 -1.797668 0.243897 0.372766 -0.164581 0.637335 -0.038935 -3.748803 -0.937317 3.088310 2.354349 -0.683886 -2.446193 1.544995 -3.376921 1.482395 0.441341
wb_dma_ch_pri_enc/inst_u8 1.077643 1.408313 0.485967 2.080718 -0.621748 0.972889 -1.304015 0.722508 -2.460557 -1.052809 -0.901895 2.384477 -1.463173 0.184936 0.715299 -0.793937 0.195725 1.280485 -0.600653 -1.628814
wb_dma_ch_sel/assign_148_req_p0/expr_1 0.645105 0.933969 1.062312 -2.393430 2.555765 0.969342 -0.905595 0.858628 -0.348093 -2.069423 -0.633612 -0.957401 -0.554684 -1.553923 -0.377420 1.274973 3.177809 -2.565816 0.855893 1.916826
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_2 2.142742 0.490208 -1.591802 -1.086020 2.234634 0.866193 -1.067598 -1.960420 2.684397 1.158304 0.434801 -1.061926 0.204261 -1.157544 0.363895 1.625381 0.222462 -1.964441 -1.939540 0.275322
wb_dma_ch_arb/always_2/block_1 -1.930501 -1.422100 3.123935 -0.747475 -4.673056 -3.856775 2.888208 1.521213 -4.234224 -1.625679 2.325415 2.541342 -1.231296 -0.835516 -2.107943 -2.137512 1.975422 1.013663 0.537288 0.896440
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1 3.903890 0.609806 3.921854 -3.170463 2.011688 -0.038527 0.587256 0.824686 2.320163 -1.174564 0.302959 1.044050 0.472535 -0.380297 2.045691 0.613028 -0.478583 -0.529495 -0.578261 -0.365338
wb_dma_ch_sel/always_40/case_1/cond -1.573959 0.099269 1.069418 0.731075 -1.645894 1.835752 1.660998 1.865941 -3.097241 -3.296813 0.333148 2.053301 1.548768 -1.536788 0.973224 0.286078 -1.807932 1.978350 -0.326882 -2.758101
wb_dma_ch_rf/assign_22_ch_err_we 2.433926 0.262621 0.863085 -0.326277 1.767556 0.129361 -1.114660 1.578757 -3.507971 -2.573144 -0.384082 1.942034 -3.615694 -0.707372 -0.893896 0.887686 2.562029 0.371618 1.709096 0.852613
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.354025 -1.783947 1.066211 -3.790844 -1.171736 -2.039876 0.456252 -1.061953 -1.091448 -0.021855 1.686380 -1.056550 -2.141760 0.655143 -2.715961 1.272558 4.400137 -2.180800 2.243174 3.099245
wb_dma_ch_rf/wire_pointer -2.197722 0.146224 0.969708 0.994107 -1.318553 1.631146 2.072415 2.567852 -2.062225 -2.205134 -0.316140 2.302618 4.132242 -2.465383 2.528075 -0.473757 -6.297892 0.782683 -1.296732 -3.867528
wb_dma_ch_pri_enc/always_2/if_1/if_1 1.188435 1.330854 0.601137 2.127083 -0.491372 1.167989 -1.385090 0.702684 -2.426168 -1.155943 -0.889298 2.485939 -1.462047 0.194249 0.761402 -0.777584 0.321327 1.428170 -0.460292 -1.778175
wb_dma_ch_pri_enc/wire_pri19_out 1.121943 1.300579 0.536532 2.092654 -0.500848 1.094272 -1.313721 0.681227 -2.371179 -1.132509 -0.840102 2.435277 -1.397880 0.182403 0.720468 -0.797106 0.230474 1.371862 -0.512185 -1.729131
wb_dma_ch_sel/assign_5_pri1 1.690167 -0.163762 -0.264988 1.071194 0.474090 0.946315 -1.089611 -1.125368 -0.948863 -0.336730 -0.209662 2.883578 -0.479108 -0.246839 -0.389086 -1.153582 0.443117 1.740632 -0.576594 -2.209322
wb_dma_rf/inst_u26 2.342938 0.346380 0.734385 -0.307820 1.658991 0.047585 -1.132442 1.611370 -3.561189 -2.452772 -0.462759 1.901819 -3.704653 -0.729140 -0.895282 0.873212 2.507989 0.250079 1.707481 0.956050
wb_dma_rf/inst_u27 2.328420 0.324196 0.793565 -0.080397 1.686937 0.290095 -1.232327 1.607230 -3.657738 -2.589207 -0.465169 1.899955 -3.712032 -0.633266 -0.845476 0.927087 2.582083 0.416445 1.791661 0.845919
wb_dma_de/always_23/block_1/case_1/block_10 -0.517330 1.803531 5.552300 2.005462 -1.103560 1.593371 -1.055905 3.829948 0.825193 -1.132095 -2.361118 -0.374867 -1.250356 0.002355 1.849287 0.166385 1.332062 -0.346808 2.630820 0.927890
wb_dma_de/always_23/block_1/case_1/block_11 -0.218236 -0.054820 4.241803 1.533682 -1.094274 1.638527 -0.504088 3.505077 0.196419 -1.422645 -2.429468 -1.160368 -0.800465 0.743791 2.106279 -0.014733 -0.000477 1.029647 4.287601 0.040666
wb_dma_rf/inst_u22 2.274500 0.300897 0.813510 -0.277452 1.724428 0.103543 -1.045153 1.653280 -3.589320 -2.525487 -0.403386 1.878469 -3.633957 -0.653798 -0.881720 0.872664 2.529989 0.300708 1.734967 0.970933
wb_dma_rf/inst_u23 2.410006 0.252699 0.841156 -0.140991 1.757330 0.331434 -1.205991 1.536631 -3.627459 -2.587511 -0.425027 2.025821 -3.644385 -0.622543 -0.868763 0.885809 2.593566 0.512204 1.835488 0.737318
wb_dma_rf/inst_u20 2.350591 0.304239 0.690570 -0.250570 1.634064 0.183195 -1.167508 1.468846 -3.526957 -2.446030 -0.417738 1.817989 -3.589512 -0.637445 -0.880503 0.911069 2.500997 0.282324 1.643040 0.927652
wb_dma_de/assign_86_de_ack -0.579502 1.350206 4.024099 2.194064 -2.452420 0.956717 -0.273173 4.746158 -0.160957 -1.928938 -2.827693 -0.690620 -1.553198 -1.648662 2.892805 0.601873 -1.016170 -0.390038 2.479884 -0.873906
wb_dma_rf/inst_u28 2.284476 0.350359 0.677993 -0.151715 1.601827 0.181741 -1.186686 1.572631 -3.616391 -2.433670 -0.467955 1.769095 -3.672724 -0.648547 -0.858630 0.970360 2.521396 0.256484 1.720335 0.969676
wb_dma_rf/inst_u29 2.376748 0.327990 0.823759 -0.355221 1.670029 0.101208 -1.075584 1.582071 -3.430660 -2.473894 -0.430275 1.928344 -3.613393 -0.709406 -0.833165 0.856096 2.439053 0.281318 1.618052 0.886189
wb_dma_ch_sel/always_1/stmt_1 -0.566231 1.073893 3.849854 2.170275 -2.494192 0.943353 -0.216375 4.695683 -0.176721 -1.902839 -2.856076 -0.836482 -1.543586 -1.570964 2.850641 0.627544 -1.148697 -0.283893 2.734083 -0.870064
wb_dma_de/always_6/if_1/if_1/cond/expr_1 0.997392 0.546223 0.667735 -0.504490 -0.434612 -0.458277 0.251522 -0.559269 4.727958 2.281166 -1.061156 -1.171301 1.794422 -0.068742 2.236192 -0.801719 -2.804543 -1.129330 -1.716882 -0.962596
wb_dma_ch_sel/assign_142_req_p0/expr_1 0.511302 0.950539 1.007081 -2.416629 2.518754 0.811417 -0.738544 0.878690 -0.336974 -2.063179 -0.641392 -0.906705 -0.486521 -1.620672 -0.423445 1.149380 2.963129 -2.552364 0.816376 1.886199
wb_dma_rf/inst_check_wb_dma_rf -1.422293 2.311336 1.185826 1.017591 -1.393842 -2.967094 -1.151081 -0.567544 0.932260 0.856872 -1.076111 -0.938870 1.625626 -0.906122 1.099389 -3.660277 0.212690 -0.554843 -3.919819 0.073273
wb_dma_rf/reg_wb_rf_dout -0.962154 3.870477 -3.551676 -0.398781 -2.858457 -4.811297 -1.483878 -0.543240 0.362334 5.431113 1.514126 0.505462 2.960261 -3.907428 0.128286 -0.337024 -4.927951 -4.176215 -8.000988 3.760181
wb_dma/input_dma_req_i -0.563038 1.174011 3.821056 2.048816 -2.445959 0.792088 -0.207138 4.603030 -0.091228 -1.777721 -2.765925 -0.817077 -1.457789 -1.599202 2.779651 0.560473 -1.146214 -0.372459 2.429818 -0.724952
wb_dma_de/input_am1 -1.413829 0.758547 0.431241 1.282197 2.422248 -1.010022 1.174048 1.060402 1.476459 -0.433411 0.898714 1.370749 -1.204079 -0.143450 -0.550954 -0.187332 1.835427 0.700966 0.470504 -0.615508
wb_dma_de/input_am0 1.846205 -1.097873 -2.182953 -1.525869 0.830294 -0.155837 1.011221 -0.320942 0.081546 -0.892028 -0.383155 -1.415831 -1.710551 2.033019 0.187870 1.672008 -1.291631 0.426161 0.902959 -0.881604
wb_dma_ch_sel/reg_next_start 0.051532 3.577268 1.724667 1.923683 1.409856 -0.897171 -0.721128 2.375571 3.887307 1.866693 -1.527345 3.273035 -1.839492 -0.675902 0.411493 0.670292 0.992543 -3.595161 -1.186356 -0.823472
wb_dma_ch_sel/input_ch4_csr -1.343425 0.883235 0.187504 -2.481765 -0.598214 -4.627769 2.572582 1.242515 0.712813 1.119794 -0.285921 -1.377609 1.152413 0.137165 1.463267 -2.724400 -3.555861 -2.537528 -1.777368 1.311820
wb_dma/wire_mast0_dout -0.092378 -0.136219 -0.206879 -0.756375 -3.248723 -5.231495 0.363187 1.828605 -0.123339 0.226464 -1.716951 -2.810512 2.115651 -1.627075 2.190499 -1.113534 -4.038535 -2.671494 -2.221228 -0.495681
wb_dma_ch_sel/assign_107_valid 1.704886 0.363493 1.095030 -1.453162 4.292340 1.094035 -0.154054 2.011063 -0.018578 -2.579289 -0.411835 -0.130286 -1.555530 -2.303969 0.443350 2.057312 1.228212 -0.934147 1.426315 1.519457
wb_dma/wire_next_ch 1.204995 2.614849 1.513438 1.472016 1.961042 -1.665126 0.502035 3.102780 2.358723 -0.942024 -1.048688 2.091891 -3.486000 -2.700763 1.615241 0.480346 0.467861 -1.163198 -0.726400 -1.694804
wb_dma_rf/wire_ch2_txsz 1.139732 0.395436 4.887659 0.340471 -1.163679 1.129899 0.005302 2.352262 0.393355 -1.434466 -1.083598 0.648289 0.336008 1.142590 2.440258 -0.563993 -0.501987 1.458757 1.905747 -1.203925
wb_dma_ch_rf/wire_ch_am0 1.611268 -1.092144 -2.055625 -1.396683 0.813438 -0.164004 0.947248 -0.252215 -0.012362 -0.850698 -0.338434 -1.322693 -1.601401 1.890902 0.144993 1.556089 -1.187296 0.467235 0.908637 -0.767707
wb_dma_ch_rf/wire_ch_am1 -2.010363 1.123492 -0.047487 1.827630 1.424356 -3.698215 0.414529 0.888364 1.459875 0.606988 0.562606 0.650448 -0.382199 -1.120556 0.055269 -2.599244 1.030208 0.552604 -0.700501 -0.678893
wb_dma/wire_ch6_csr -1.451405 0.720810 0.069510 -2.535486 -0.602709 -4.468607 2.594441 1.170317 0.444657 0.899031 -0.163350 -1.489684 1.072845 0.015826 1.232971 -2.559350 -3.151742 -2.558494 -1.668375 1.397407
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.156924 1.410035 0.486403 2.053212 -0.576027 0.974576 -1.323859 0.708388 -2.457478 -1.056560 -0.855199 2.361554 -1.524921 0.254622 0.705566 -0.734319 0.289001 1.230980 -0.549144 -1.569921
wb_dma_de/input_csr 6.651556 -1.220301 0.117798 -1.990497 -1.413202 -3.326007 1.651538 2.471092 -3.329581 -1.677197 3.352118 -1.689196 -6.015486 3.380723 2.734645 5.468245 -2.525217 0.752258 2.181746 0.183582
wb_dma_de/reg_read 4.824516 1.325819 2.015127 -1.993014 1.075287 -0.613224 -0.527537 -0.459279 1.734588 0.134976 -0.230032 2.251925 -0.531119 -0.107314 1.777719 -0.353417 -0.782937 -0.554727 -2.396228 -1.413684
wb_dma_ch_rf/wire_ch_adr0_we -1.811576 -0.255578 -2.728193 -0.050519 1.542177 -3.898631 1.382223 2.584478 -2.305605 0.116742 0.475188 -3.039352 -1.822413 -1.412881 -0.579340 0.453460 -3.611155 -0.614870 -0.434339 5.487742
wb_dma_ch_sel/assign_140_req_p0 0.766547 0.974283 0.953047 -2.437390 2.643541 0.839706 -0.762162 0.744729 -0.128226 -1.973619 -0.552386 -0.825596 -0.455878 -1.658837 -0.264943 1.196218 2.837077 -2.506424 0.540019 1.738110
wb_dma_rf/wire_ch3_txsz 0.367291 0.529203 2.829838 0.745270 0.772394 1.895669 -0.188505 2.078079 -1.706976 -2.671182 -0.358208 1.262411 -0.370141 -0.119036 1.057604 0.319634 0.776447 1.460644 1.555848 -0.696153
wb_dma_rf/input_wb_rf_din -1.285257 4.725973 -0.805071 -4.199389 -4.958792 -0.200060 -0.384983 1.319267 -0.605896 2.114454 -1.129622 -5.964360 1.184629 2.721655 2.317134 3.838602 -0.989419 -7.021753 -3.506398 5.921746
wb_dma_ch_rf/assign_14_ch_adr0_we/expr_1 -2.058169 -0.281887 -2.393028 -0.075179 1.337413 -4.005580 1.411065 2.769235 -2.556410 0.022878 0.481938 -2.968873 -1.742030 -1.645725 -0.677144 0.263530 -3.491230 -0.696629 -0.320439 5.765187
wb_dma_de/always_18/stmt_1/expr_1/expr_2 -0.934421 0.566310 -0.072849 -0.991928 -1.486690 -0.125006 -0.746091 -1.191613 -0.209096 0.524192 -0.258832 -0.773999 0.999788 0.595666 -0.818876 -0.770938 1.859452 -1.643385 -0.547452 0.362644
wb_dma_pri_enc_sub/reg_pri_out_d1 1.162392 1.455427 0.517968 2.103195 -0.637162 0.947639 -1.387962 0.781648 -2.556237 -1.091809 -0.916889 2.423450 -1.626344 0.236262 0.721780 -0.761943 0.255814 1.262671 -0.577438 -1.635919
wb_dma_ch_rf/always_19/if_1/block_1 0.078015 0.765059 -1.703229 -0.008009 1.321986 0.066297 0.024666 -0.895378 2.705500 1.295699 -0.339493 -0.729939 1.056529 -1.300394 0.901805 0.022479 -1.723730 -1.242801 -2.313190 -0.354499
wb_dma_ch_rf/always_2 -1.608183 0.000736 1.268933 0.781508 -1.556273 1.910813 1.667416 1.991164 -3.204187 -3.488722 0.322068 2.113251 1.480604 -1.611591 0.975955 0.227879 -1.690399 2.145869 -0.088343 -2.773720
wb_dma_ch_rf/always_1 -1.230710 0.314510 -2.414450 1.241199 1.649002 0.687824 -0.555644 0.330696 2.334829 1.073740 -1.597816 -2.443714 -0.255175 -1.777493 0.521045 0.674811 -1.042127 -1.572168 0.108813 0.973461
wb_dma_ch_sel/always_9/stmt_1 0.268173 0.603097 2.803634 0.762025 0.640612 1.806700 -0.214524 2.165257 -1.729246 -2.647421 -0.426540 1.194399 -0.368527 -0.103752 1.109932 0.298959 0.688712 1.425978 1.529336 -0.660061
wb_dma_ch_rf/always_6 -1.643421 -0.443638 -0.540772 -1.979405 -3.147759 -2.418777 3.743426 1.680469 0.103546 0.760247 -1.301252 2.624433 -0.728934 0.955088 -2.385488 0.546242 -3.455695 -2.763033 0.267541 0.153517
wb_dma_ch_rf/always_5 -1.374887 0.037990 0.021357 -0.728340 -1.309155 -1.542715 0.676986 0.178054 -0.114339 0.412732 -0.563080 -1.267094 1.567937 -0.072619 0.980865 -2.390463 -1.723187 0.338055 -1.606626 0.226435
wb_dma_ch_rf/always_4 -2.059720 0.626427 0.375431 -0.747338 -1.418236 -2.299016 1.469496 1.403018 0.363811 1.103996 -0.924066 -0.731177 3.856854 -1.162682 2.519691 -3.003098 -6.085344 -1.114981 -3.119569 -0.519406
wb_dma_ch_rf/always_9 2.419433 0.346735 0.781229 -0.324007 1.684618 0.121383 -1.143539 1.638184 -3.655179 -2.543976 -0.432492 1.890065 -3.734581 -0.661662 -0.913173 0.958844 2.576961 0.255701 1.737378 0.994255
wb_dma_ch_rf/always_8 -0.250470 0.365276 -2.933014 -0.771680 -1.008849 -0.879494 1.093233 -1.427786 2.011877 0.907321 -1.155063 0.321465 -0.453540 -6.803587 -1.031840 -0.909374 -2.011034 -1.650664 -4.986809 1.101055
assert_wb_dma_rf/input_wb_rf_dout -1.460147 2.367678 1.162256 1.083399 -1.235988 -3.258264 -0.999132 -0.452551 1.088596 0.905618 -0.989601 -0.800020 1.485450 -1.098590 1.087963 -3.750570 0.105471 -0.619932 -4.003811 0.056682
wb_dma/wire_wb1_addr_o 1.151542 -1.552661 0.831031 -0.659933 -1.732730 -1.025887 1.028516 -0.943370 0.095903 0.778447 1.818823 0.137977 -1.167776 1.078596 -0.618004 0.616745 0.622271 0.511570 0.772419 0.341023
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.082590 1.341480 0.551747 2.023599 -0.568457 0.968914 -1.250083 0.747897 -2.387394 -1.081962 -0.876968 2.324584 -1.465828 0.217725 0.743318 -0.746920 0.219051 1.244082 -0.505682 -1.583079
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.267751 -1.060793 0.162062 -2.237266 2.237738 -0.816461 0.126144 0.834173 -1.131925 -1.393138 0.342962 -0.453518 -2.212911 -0.816962 -1.578187 1.622272 2.250641 -0.938862 2.277315 2.489974
wb_dma_wb_slv/always_5/stmt_1/expr_1 1.140337 -0.018200 -0.211108 -1.932807 0.066574 1.762954 -2.839245 -1.250233 -0.890474 -0.318429 -0.383641 -3.054811 -1.888707 1.038834 -1.957711 2.730377 5.915267 -3.274085 2.605420 2.827347
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1 -1.792444 1.950793 -0.643969 -2.542024 -3.574102 -5.468119 2.020055 0.250421 -1.213122 -0.346924 -0.152744 -2.714366 -0.624688 -0.469593 0.724257 -3.789749 0.084397 2.098792 -4.664883 2.795976
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_2 1.897039 0.669911 -2.367519 -0.569832 -1.173481 1.072104 -3.993098 -2.630010 -1.654706 1.131526 -0.863679 -1.843705 -2.901517 1.351383 -2.371727 1.619768 5.475441 -3.273687 0.695567 1.826913
wb_dma_ch_sel/inst_check_wb_dma_ch_sel 0.814568 -0.843880 1.956188 -0.163485 1.577909 1.680972 0.033939 0.290967 -0.255893 -1.778856 0.222974 1.612615 0.577076 -0.548538 0.083176 -0.124465 0.834141 1.803847 1.439739 -1.200850
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.852283 0.780509 -2.234244 1.328810 -1.212002 -0.784590 -1.156374 -1.388575 -0.684316 1.541942 -0.499826 1.273604 -1.048807 0.299810 -0.386194 -1.088308 -0.479190 -0.054622 -2.066957 -1.106143
assert_wb_dma_ch_arb/input_advance 2.878098 -0.561691 0.998379 -3.717469 2.119392 -1.308367 0.624628 -0.502190 -0.827830 -1.284459 1.782565 1.305783 -1.026348 -0.261069 -1.242274 1.224531 1.893492 -0.688913 -0.133031 1.258969
wb_dma_wb_slv/reg_slv_dout -1.168050 4.137740 -0.711565 -3.585665 -5.349770 -0.155163 -0.790374 1.315184 -1.695333 2.131526 -0.888847 -5.035388 0.832784 3.047872 1.667462 3.742761 -0.835297 -6.463622 -2.694614 5.589366
wb_dma_ch_pri_enc/always_2 1.222456 1.348400 0.647050 2.169413 -0.491785 1.167288 -1.384980 0.728311 -2.504739 -1.208147 -0.858615 2.544493 -1.518856 0.197753 0.751873 -0.811989 0.329273 1.488927 -0.483291 -1.789224
wb_dma_ch_pri_enc/always_4 1.067486 1.356106 0.532576 2.046607 -0.587912 0.916381 -1.281693 0.778869 -2.425392 -1.070829 -0.868319 2.313993 -1.451743 0.153986 0.741579 -0.751615 0.218002 1.231391 -0.565210 -1.574574
wb_dma_wb_slv/always_1/stmt_1 0.292699 3.167891 -1.668988 0.584009 -5.020409 -3.789349 -0.870300 -0.579435 -0.897358 3.684724 1.729643 -2.666557 -1.825186 -0.450269 0.508411 1.771078 -2.347379 -4.554750 -5.623866 3.828671
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.446702 -1.758408 1.118692 -3.779078 -1.057521 -2.036189 0.458863 -1.025253 -1.132318 -0.095192 1.737492 -0.937101 -2.283772 0.694530 -2.803495 1.330758 4.523578 -2.135946 2.270727 3.035814
wb_dma_rf/wire_ch0_am0 1.785385 -1.124717 -2.314137 -1.479500 0.893297 -0.167898 1.043384 -0.348697 0.070045 -0.833024 -0.332457 -1.461945 -1.758273 2.121389 0.175729 1.753909 -1.327329 0.454400 0.961431 -0.860393
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.399961 -1.803125 1.014982 -3.835230 -1.089571 -2.144817 0.548558 -1.060478 -1.162104 -0.036908 1.810029 -0.992651 -2.234015 0.698235 -2.801949 1.287522 4.317619 -2.119218 2.199986 3.101954
wb_dma_wb_mast/wire_mast_drdy 1.489752 0.466344 3.378690 -4.026527 -0.558853 0.009138 0.074443 2.204749 -0.386374 -1.334707 -4.594687 1.090309 -0.280979 2.264904 0.326488 -1.938063 0.756179 -1.195846 3.833693 0.285425
wb_dma_wb_if/wire_mast_pt_out -0.015435 0.031675 1.168765 -0.835010 -1.648984 -2.166909 -0.707374 -0.249133 0.254430 1.156137 -2.066842 0.638264 1.862043 -2.508300 0.131091 -3.473772 -2.468919 -1.759585 -1.308545 -0.249670
wb_dma_ch_sel/assign_95_valid/expr_1 -0.753514 3.200571 1.734970 -3.693162 2.363340 -3.358623 2.914543 2.056669 3.577221 1.098444 -0.045881 -1.825517 -2.351848 4.463850 0.320463 0.711768 1.551193 -3.640091 1.017796 3.491407
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.042927 1.380555 0.690492 1.940329 -0.524706 0.969785 -1.250935 0.835969 -2.425100 -1.149245 -0.879289 2.326748 -1.479135 0.209448 0.740303 -0.713765 0.260298 1.219709 -0.450602 -1.516188
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.134766 1.327065 0.591331 2.088870 -0.498274 1.083497 -1.333195 0.729755 -2.408639 -1.142868 -0.883736 2.430344 -1.453995 0.188411 0.716883 -0.810290 0.270076 1.355921 -0.470553 -1.726590
wb_dma_pri_enc_sub/always_3/if_1/stmt_1 1.104001 1.399526 0.575038 2.109179 -0.527376 1.088365 -1.366408 0.763960 -2.456661 -1.165329 -0.868970 2.398418 -1.517644 0.177293 0.718185 -0.721906 0.282122 1.335774 -0.463945 -1.689466
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1 -0.979737 -1.597469 3.325723 -2.723357 -1.670589 -0.482778 0.605388 -0.338264 -4.543055 -1.864220 2.272846 0.493461 0.701846 -0.145996 -2.747988 -0.954202 3.567519 0.346877 1.409225 3.776802
wb_dma/constraint_slv0_din -0.653032 2.168371 -2.180823 0.493998 -1.699813 0.038550 -2.189730 -0.101200 -0.430466 1.288327 -1.054650 0.142681 0.545560 -2.133877 0.153860 0.810390 0.534740 -2.686577 -2.944519 0.095236
wb_dma_de/always_4/if_1/if_1 4.013691 1.565070 -0.379585 -1.636151 2.874758 -0.219531 -0.664973 -0.788811 -0.411001 -0.957573 0.523313 2.831658 -1.387428 -1.391175 0.350934 0.466060 0.375911 -0.708486 -3.033727 -0.765160
wb_dma_rf/always_2 1.067532 2.170438 -4.273371 0.755926 -0.523620 -0.200620 -2.291995 1.188373 -2.071468 -0.458640 -2.158185 0.557909 -1.537628 -4.757686 1.315670 1.569561 -1.128427 -2.768092 -2.998156 -1.250019
wb_dma_rf/inst_u24 2.350925 0.280428 0.673338 -0.256498 1.681040 0.032196 -1.093153 1.512767 -3.475004 -2.382151 -0.482108 1.940503 -3.593935 -0.727325 -0.892070 0.812105 2.432224 0.295715 1.627018 0.895852
wb_dma_rf/inst_u25 2.443056 0.377224 0.855767 -0.149635 1.678086 0.240383 -1.198420 1.580723 -3.579682 -2.530742 -0.467938 1.959405 -3.655222 -0.654524 -0.783331 0.903406 2.525825 0.382363 1.712314 0.781724
wb_dma_ch_sel/always_38 -0.371575 3.895439 1.614716 1.056177 0.354880 -0.713915 -1.590200 1.017567 3.511206 2.047882 -1.475748 2.964378 -0.928296 -0.176149 -0.429692 0.146434 2.991631 -4.678582 -1.660331 -0.861187
wb_dma_ch_sel/always_39 3.625206 -1.372969 2.790418 -3.828631 3.627696 0.341200 0.647704 -0.209223 -1.092491 -2.988572 1.986006 2.803797 -0.509112 -0.747629 -1.251328 1.143420 2.719454 0.973930 1.250869 0.108790
wb_dma_ch_sel/always_37 -0.943421 0.006235 -1.593118 1.068515 -0.450185 -2.744993 2.970018 0.872506 0.129193 0.235724 1.523988 0.849527 -3.045823 -5.364213 -1.288467 0.337313 -2.683284 0.255814 -3.435790 2.620121
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.397831 -1.005440 0.268488 -2.449242 2.317245 -0.879447 0.143649 0.882860 -1.195460 -1.469190 0.449321 -0.504918 -2.348564 -0.867111 -1.608669 1.740755 2.405413 -1.044146 2.273053 2.652090
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1 3.753850 -0.160508 0.198448 -1.389188 0.692779 -3.582319 3.338484 0.417064 -0.126908 -0.551358 5.209864 2.671867 -2.577481 2.144951 0.152172 3.186667 -1.650972 2.055732 -2.739394 -0.386176
wb_dma/wire_ch0_adr0 -1.669228 0.790710 -1.299105 -0.140462 0.925393 -0.307278 1.058819 3.400270 -2.316533 -1.475675 0.012952 -5.686647 -3.346711 2.491716 0.996829 3.689705 -0.157845 -1.637072 2.759358 4.801519
wb_dma_rf/inst_u21 2.408715 0.281340 0.741309 -0.245420 1.727063 0.174377 -1.220235 1.634732 -3.552716 -2.495147 -0.550062 1.809245 -3.794861 -0.678373 -0.926985 0.972740 2.640144 0.233831 1.871022 0.983100
wb_dma_rf/wire_ch3_adr0 -1.536824 -1.353156 -0.495173 0.409544 -1.506713 -2.392089 -0.008037 0.281197 -1.807331 0.459051 -1.125326 1.500318 1.689165 -3.868482 -1.411085 -3.590156 -2.620660 0.947631 -1.856637 1.442061
wb_dma_ch_rf/input_dma_busy -0.214265 0.372828 -2.823390 -0.687958 -1.059456 -0.791565 1.055547 -1.415718 2.072205 0.848234 -1.259258 0.385799 -0.562872 -6.791700 -1.020110 -0.918338 -1.928700 -1.662575 -4.897660 1.030716
wb_dma_ch_sel/assign_134_req_p0 -1.028283 -1.038901 1.867070 -2.615449 -0.191604 0.167693 0.509155 -1.206446 -2.105142 -0.967871 1.932120 -0.236264 1.789609 -1.155641 -2.022694 -0.838656 2.427349 -0.591577 -0.262493 3.296899
wb_dma/wire_wb0m_data_o 0.130017 -2.259420 -3.493964 -1.903036 -3.219242 -1.616698 1.523023 -2.428849 0.465100 4.063066 1.712372 0.557386 0.528487 -0.791108 -2.709664 0.287397 -2.781198 -0.294841 -0.511198 2.653457
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.358951 -0.995554 0.310222 -2.320461 2.309727 -0.834460 0.151158 0.926119 -1.219390 -1.531848 0.376599 -0.354702 -2.323158 -0.889403 -1.605086 1.669424 2.357774 -0.981949 2.264525 2.520117
wb_dma_ch_rf/always_6/if_1 -1.531174 -0.398461 -0.534586 -2.241440 -3.301335 -2.624672 3.883398 1.716157 -0.011570 0.730478 -1.184611 2.468864 -0.808409 1.099251 -2.346355 0.641131 -3.568256 -2.853412 0.203907 0.314833
wb_dma -1.051291 0.230288 -0.225089 -2.435435 -3.535583 -6.093345 1.310149 0.587945 0.067097 1.768310 -1.201018 -2.050961 2.919278 -2.459490 1.350817 -3.281846 -4.861064 -3.553280 -3.968446 1.184753
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1/expr_1 2.500590 1.250128 1.977089 -1.817021 0.083925 0.321442 0.631469 -1.390779 0.889667 -0.168843 1.011927 3.587289 1.774011 0.050132 0.518507 -0.930640 -0.945585 0.463444 -3.820833 -1.782049
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1/expr_2 0.114359 0.798608 -1.666743 0.006184 1.350303 0.175142 -0.041984 -0.888127 2.642770 1.238767 -0.359043 -0.735571 0.974216 -1.279691 0.895216 0.091462 -1.600433 -1.245451 -2.237532 -0.355047
assert_wb_dma_rf/input_wb_rf_adr -1.371209 2.371354 1.174878 1.289628 -1.191369 -3.038667 -1.163253 -0.457638 1.110858 0.888065 -1.130985 -0.641112 1.580661 -1.224631 1.090367 -3.733555 0.007964 -0.508099 -4.109015 -0.134148
wb_dma_ch_rf/always_6/if_1/if_1 -1.609272 -0.394521 -0.464044 -2.090165 -3.190314 -2.537857 3.832299 1.651690 0.043482 0.778606 -1.230451 2.760985 -0.624883 0.854592 -2.411200 0.394842 -3.625177 -2.657241 0.066452 0.183541
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.064070 1.382697 0.572866 2.047536 -0.553160 0.982901 -1.273099 0.768337 -2.391313 -1.084365 -0.895473 2.330484 -1.443822 0.223489 0.728185 -0.763984 0.219844 1.297120 -0.526279 -1.598807
wb_dma_ch_arb/wire_gnt -2.141673 -1.354830 3.246645 -0.807179 -4.450133 -3.862061 2.914787 1.840283 -4.172547 -1.760731 2.128238 2.457212 -1.168434 -1.040553 -2.003847 -2.154714 1.917287 0.882585 0.720191 1.032885
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/if_1 2.441871 0.272309 0.644944 -0.172371 1.707252 0.240558 -1.251825 1.501895 -3.641200 -2.506682 -0.425963 1.896081 -3.748139 -0.603600 -0.955417 0.967165 2.635156 0.345517 1.752758 0.919166
wb_dma_de/always_23/block_1/case_1/block_1/if_1/stmt_1 -0.477295 0.825812 -0.939777 0.531297 -1.297475 0.362309 -0.711859 0.268129 0.856415 1.812997 -0.955694 1.352290 0.959271 0.368483 -0.044889 1.011031 -1.309140 -2.723237 -0.582616 -1.129039
wb_dma_ch_sel/assign_127_req_p0/expr_1/expr_1 3.671158 -1.460121 2.739072 -3.913271 3.668820 0.329848 0.649759 -0.288909 -1.011910 -2.959662 2.030477 2.719427 -0.477129 -0.804576 -1.262643 1.190411 2.761279 0.967625 1.271103 0.176963
wb_dma_ch_rf/always_1/stmt_1/expr_1 -1.323036 0.295939 -2.386125 1.350611 1.565849 0.683324 -0.601437 0.431174 2.300992 1.107049 -1.687434 -2.512119 -0.302822 -1.783508 0.537958 0.639096 -1.017313 -1.580812 0.236802 0.980787
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.051264 1.388740 0.450212 2.138697 -0.637503 1.005745 -1.355967 0.685033 -2.439673 -1.034408 -0.910097 2.303828 -1.472820 0.229053 0.709852 -0.750541 0.223915 1.262470 -0.593481 -1.644535
wb_dma_wb_slv/assign_4/expr_1 0.251394 -1.883068 -1.677859 -2.696622 -4.749126 -3.565031 0.891937 -2.077012 0.478918 4.611219 -0.372385 1.091536 2.209471 -2.798669 -2.063726 -2.934806 -5.128492 -1.828010 -1.607553 2.155035
wb_dma_de/always_23/block_1/case_1/block_8/if_1/cond 1.088415 0.453704 5.030303 0.349703 -1.304096 1.143884 0.028752 2.410028 0.398355 -1.418344 -1.162335 0.625412 0.444545 1.205253 2.556279 -0.653384 -0.622656 1.451467 1.908906 -1.254014
wb_dma_de/always_3/if_1/stmt_1 -0.975772 0.579870 -0.009311 -1.103651 -1.543109 -0.113296 -0.802574 -1.228323 -0.214417 0.503414 -0.257116 -0.786485 1.046862 0.658629 -0.889031 -0.765547 2.040136 -1.718566 -0.522899 0.385850
wb_dma_ch_sel/assign_104_valid 1.770174 0.373303 1.149594 -1.506091 4.102926 1.099198 -0.154385 1.962180 -0.148786 -2.587270 -0.333430 -0.043587 -1.558319 -2.190645 0.448113 2.022478 1.244649 -0.884418 1.314961 1.464234
wb_dma_ch_rf/always_9/stmt_1 2.289270 0.313976 0.675396 -0.292490 1.693805 0.034322 -1.048832 1.593248 -3.483248 -2.441922 -0.428448 1.795118 -3.596775 -0.679761 -0.898396 0.878265 2.440480 0.252413 1.699631 1.006302
wb_dma_wb_if/input_mast_adr 0.204191 -0.903381 0.769508 -1.670452 -3.176989 -1.157072 0.243942 -2.066007 -0.081516 1.276423 1.491290 -0.655025 -0.138109 1.633025 -1.401121 -0.175899 2.531296 -1.191912 0.222908 0.737616
assert_wb_dma_ch_arb/input_req 2.950198 -0.565312 1.026133 -3.693155 2.197469 -1.259239 0.630320 -0.451471 -0.848535 -1.345822 1.774384 1.281019 -1.101234 -0.258861 -1.285417 1.292635 1.980018 -0.671902 -0.077476 1.259598
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.688080 0.210706 2.685446 0.857776 0.377683 0.832501 -0.805282 1.850383 -2.966159 -1.942242 -0.672326 0.443062 0.913690 -1.089263 0.956428 -1.981667 -0.372600 1.633589 0.800848 1.250725
wb_dma_wb_if/input_wbm_data_i -1.486021 4.152524 -0.316995 -3.576027 -5.576217 -0.017112 -0.750472 1.474201 -1.901720 1.941519 -0.995029 -5.159566 1.149648 3.282545 1.795138 3.553847 -0.843202 -6.202324 -2.451304 5.536836
wb_dma_de/wire_tsz_cnt_is_0_d 2.706481 1.292037 1.823112 -1.888441 0.053333 0.176981 0.592651 -1.352320 0.923059 -0.072916 0.942121 3.470072 1.526236 0.058525 0.534639 -0.789916 -0.923655 0.295620 -3.832035 -1.740222
wb_dma_ch_pri_enc/wire_pri17_out 1.162244 1.388357 0.476538 2.083206 -0.632794 0.946462 -1.320271 0.674601 -2.502115 -1.025175 -0.866258 2.454004 -1.531980 0.178668 0.681107 -0.775677 0.244977 1.302921 -0.600148 -1.629274
wb_dma_ch_sel_checker/input_ch_sel_r -0.464203 1.441572 0.868449 1.000549 -0.945529 0.191308 -0.258279 1.811006 -1.476817 -0.873851 -0.617432 -0.405179 -1.025839 0.429067 1.083197 0.446503 -0.074835 -0.362562 0.120176 0.493266
wb_dma_ch_sel/assign_119_valid 1.711079 0.368180 1.153540 -1.419235 4.128714 0.950607 -0.100247 1.985781 -0.044945 -2.524060 -0.373716 0.044893 -1.460291 -2.314131 0.457054 1.888383 1.088941 -0.860461 1.206311 1.384551
wb_dma_inc30r/input_in -6.566113 0.549381 1.941639 1.276068 -0.723911 -3.066538 3.660646 1.828945 -1.437471 -0.541662 1.993683 1.028327 1.560547 -1.167384 -1.857052 -3.416501 0.212568 1.046384 -1.740804 2.951658
wb_dma_ch_pri_enc/inst_u15 1.053508 1.427689 0.495658 2.117615 -0.629480 0.990800 -1.364028 0.781005 -2.485608 -1.049154 -0.897089 2.333897 -1.517028 0.224793 0.745413 -0.726255 0.212659 1.278118 -0.552200 -1.590530
wb_dma_ch_pri_enc/inst_u14 1.119435 1.367974 0.531062 2.033345 -0.558787 0.991906 -1.296021 0.728051 -2.431441 -1.105094 -0.859807 2.354354 -1.453240 0.200524 0.747125 -0.727738 0.251060 1.248109 -0.506076 -1.614094
wb_dma_ch_pri_enc/inst_u17 1.109342 1.419463 0.458120 2.156801 -0.652045 0.986024 -1.380761 0.735628 -2.447072 -1.041078 -0.907560 2.378053 -1.489719 0.213105 0.777622 -0.771552 0.177822 1.283465 -0.596628 -1.666514
wb_dma_ch_pri_enc/inst_u16 1.114541 1.368754 0.473176 2.076186 -0.614434 1.003362 -1.337090 0.668441 -2.388402 -1.051613 -0.879468 2.386936 -1.481650 0.192148 0.675267 -0.753581 0.229237 1.261648 -0.586754 -1.614512
wb_dma_ch_pri_enc/inst_u11 1.169591 1.383184 0.542191 2.061359 -0.516499 1.033400 -1.351807 0.727184 -2.476759 -1.134875 -0.879983 2.446884 -1.485760 0.182052 0.710917 -0.761022 0.317587 1.335454 -0.511996 -1.635772
wb_dma_ch_sel/input_ch7_csr -1.388982 0.801862 0.199883 -2.263725 -0.648527 -4.277762 2.513496 1.291705 0.443362 0.896293 -0.219183 -1.339182 1.140464 0.106129 1.465407 -2.522653 -3.435563 -2.282898 -1.638335 1.121830
wb_dma_ch_pri_enc/inst_u13 1.132146 1.328161 0.593264 2.065222 -0.496703 1.028913 -1.271391 0.739841 -2.380603 -1.138079 -0.866864 2.396665 -1.451872 0.218005 0.713486 -0.722311 0.281550 1.309104 -0.479199 -1.625914
wb_dma_ch_pri_enc/inst_u12 1.118454 1.357255 0.700879 2.121447 -0.454988 1.154606 -1.363052 0.769056 -2.432866 -1.230262 -0.883336 2.468363 -1.429023 0.227840 0.789989 -0.757585 0.333199 1.434995 -0.400044 -1.709715
wb_dma_ch_pri_enc/inst_u19 1.044378 1.352649 0.482257 2.162828 -0.586648 1.090149 -1.355096 0.694697 -2.381262 -1.046345 -0.911524 2.353975 -1.400895 0.151107 0.753729 -0.803393 0.217265 1.357866 -0.553404 -1.683227
wb_dma_ch_pri_enc/inst_u18 1.058443 1.372744 0.573221 2.008502 -0.532164 1.020203 -1.264649 0.809294 -2.387113 -1.119674 -0.880852 2.296280 -1.419187 0.182078 0.755399 -0.708345 0.230777 1.261854 -0.471683 -1.542069
wb_dma_ch_sel/assign_110_valid 1.592811 0.308965 1.137630 -1.458336 4.063202 0.952229 -0.069149 2.043339 -0.195154 -2.581026 -0.383045 -0.122826 -1.577722 -2.246762 0.389213 1.968741 1.199953 -0.919430 1.399638 1.619675
wb_dma_rf/inst_u30 2.374860 0.278463 0.699481 -0.267123 1.672424 0.096490 -1.177663 1.623006 -3.613612 -2.496841 -0.512051 1.843673 -3.766184 -0.720824 -0.960818 0.918689 2.591675 0.245545 1.813487 1.006483
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2/expr_1 -1.447052 2.152923 3.541081 2.672205 0.680901 2.493652 -1.440820 3.816001 -1.364316 -2.458824 -1.830599 0.033811 -2.092851 -1.108263 0.658253 1.121664 2.675617 -0.385278 2.448853 1.443750
wb_dma_ch_pri_enc/wire_pri6_out 1.073634 1.357479 0.612252 2.106416 -0.519585 1.067501 -1.328899 0.766418 -2.378137 -1.113566 -0.892405 2.429369 -1.401012 0.224599 0.796267 -0.792394 0.203843 1.344687 -0.458828 -1.730402
wb_dma_rf/assign_6_csr_we 1.855842 1.762304 -3.662389 0.324871 0.861226 -0.332049 -1.990914 0.935397 -2.804756 -2.146307 -1.506438 -0.714038 -2.681091 -5.383891 1.533512 0.839386 0.114149 -0.599106 -2.710014 -0.356361
wb_dma_de/assign_82_rd_ack 4.739041 1.269059 1.916437 -1.950672 1.095253 -0.740691 -0.411906 -0.391193 1.620636 0.054978 -0.180688 2.343112 -0.579636 -0.208599 1.624173 -0.427936 -0.790103 -0.470843 -2.383677 -1.348103
wb_dma_ch_rf/assign_28_this_ptr_set/expr_1/expr_2 0.326354 0.074491 1.214291 1.042735 -0.703552 1.198014 0.513101 3.011064 -2.693231 -3.379525 -0.950071 0.861644 -0.709817 -1.714569 2.224222 0.756376 -1.655379 1.442477 1.413919 -2.551978
wb_dma_ch_sel/assign_96_valid -1.507424 3.154994 -1.281468 -3.175656 2.787334 -3.031609 3.256032 2.497425 1.080131 -0.752016 -0.017525 -1.402491 -3.102049 2.031452 0.147561 1.739339 0.963006 -3.848529 0.586777 1.934803
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.082407 1.341122 0.557680 2.033768 -0.563093 0.964657 -1.295455 0.736225 -2.362880 -1.089950 -0.892865 2.322613 -1.441008 0.158709 0.725658 -0.765346 0.202890 1.234094 -0.533787 -1.622746
wb_dma_de/reg_next_ch 1.333010 2.519392 1.441234 1.339281 1.889668 -1.685277 0.460282 2.992962 2.400176 -0.845956 -1.112690 1.915376 -3.458493 -2.636049 1.610094 0.560821 0.374538 -1.270157 -0.644666 -1.592022
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.885202 0.761004 -2.143314 1.364996 -1.140541 -0.672204 -1.134086 -1.393543 -0.716036 1.462853 -0.519418 1.310830 -1.069093 0.320083 -0.372130 -1.105552 -0.436289 0.001446 -1.965242 -1.133379
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.844191 0.726007 -2.134336 1.262877 -1.123159 -0.800589 -1.075266 -1.350473 -0.737996 1.449318 -0.464531 1.246328 -1.090746 0.302379 -0.379791 -1.046417 -0.430551 -0.047946 -1.967946 -0.978914
wb_dma_ch_rf/assign_28_this_ptr_set/expr_1 0.184174 0.002997 1.038752 0.945563 -0.797466 1.004794 0.602586 2.928106 -2.629578 -3.203668 -0.881738 0.780650 -0.630127 -1.714038 2.116227 0.683971 -1.797946 1.355227 1.324436 -2.356136
wb_dma_ch_rf/assign_24_ch_txsz_dewe 5.154160 -0.431682 2.853573 -2.838125 2.308813 2.459616 -1.257250 -1.797100 4.223973 0.081908 0.344640 -0.326130 0.764542 0.409500 1.492799 2.001342 1.361305 -0.780713 0.350282 -0.918550
assert_wb_dma_ch_arb 2.819859 -0.578538 0.967014 -3.653337 2.086704 -1.354339 0.668602 -0.477781 -0.795709 -1.319046 1.757919 1.361264 -0.962266 -0.300947 -1.284287 1.151116 1.796525 -0.591285 -0.127631 1.161471
wb_dma/wire_csr 3.563778 -1.053658 -1.786675 -0.448568 -0.375601 -3.390949 0.548609 0.423188 -0.258988 1.377322 1.575121 -3.009822 -1.778862 -0.935530 3.844715 0.791901 -5.009419 -1.310006 -0.754742 -0.272623
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.829084 0.746885 -2.104347 1.315986 -1.117822 -0.708119 -1.094484 -1.357686 -0.711606 1.406080 -0.455752 1.265866 -1.042291 0.285424 -0.355318 -1.007735 -0.424794 -0.006970 -1.955467 -1.041027
wb_dma_wb_if/input_mast_din 2.993363 -0.405284 2.981502 -0.555038 -3.374575 -0.473393 -0.040896 0.252373 1.522576 0.580331 -0.173317 -1.485976 0.204767 3.682487 2.834620 0.462564 -1.636020 0.896125 0.702641 -1.824073
wb_dma_de/always_23/block_1/case_1/block_9/if_1/cond -1.442155 -0.507660 -0.698933 1.350875 0.297029 0.606705 -0.607712 1.321045 -0.457667 -0.220410 -1.340537 -1.759555 -1.365026 -0.522239 -0.391185 0.653870 0.689702 -0.326834 2.573846 1.397661
wb_dma_ch_rf/reg_sw_pointer_r -0.789773 3.283169 0.715656 1.460500 0.063224 -3.940595 -0.698717 1.705760 2.250347 0.415982 -1.401328 0.674885 -1.649537 -2.765421 1.202189 -2.396648 1.696931 -2.363641 -1.947919 -1.722472
wb_dma_ch_sel/assign_142_req_p0 0.574895 0.896653 1.087088 -2.457393 2.503860 0.803837 -0.731047 0.875644 -0.350141 -2.079684 -0.613470 -0.905748 -0.442386 -1.628399 -0.379053 1.155326 2.982640 -2.514740 0.791968 1.898327
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.436167 -1.776014 1.005965 -3.871756 -1.121237 -2.077800 0.486712 -1.186600 -1.120228 0.006122 1.820820 -0.966727 -2.085573 0.776977 -2.789634 1.260268 4.354524 -2.067959 2.120083 2.993890
wb_dma_ch_sel/assign_128_req_p0/expr_1/expr_1 0.797864 -0.896564 1.984705 -0.210659 1.643343 1.731285 0.099191 0.263264 -0.210569 -1.808230 0.222262 1.646865 0.672960 -0.578980 0.039976 -0.154817 0.808542 1.795495 1.430304 -1.197466
wb_dma_rf -1.834991 1.209612 -0.836938 -2.878034 -3.092501 -4.579073 2.535480 0.415156 0.576924 2.055627 -0.621511 -0.876522 1.796531 -2.177753 1.213934 -3.388880 -4.344923 -2.564030 -4.630677 1.849596
wb_dma_de/assign_6_adr0_cnt_next/expr_1 0.728635 0.146162 -1.531684 -0.037375 2.461797 -1.607623 0.585567 -0.762551 1.531262 1.162151 1.611102 0.912549 -0.296313 -0.518551 -0.408814 0.261393 -1.232432 0.138701 -1.268958 -0.132517
wb_dma_de/reg_chunk_cnt 4.015259 1.524651 -0.175846 -1.528103 2.839843 -0.095353 -0.704263 -0.619667 -0.529312 -1.107430 0.507726 2.941630 -1.404867 -1.397442 0.407254 0.450674 0.376780 -0.561944 -2.877767 -0.845831
wb_dma_de/always_23/block_1/case_1/block_4/if_1 3.680259 -0.075578 0.301471 -1.532272 0.449888 -3.748572 3.348527 0.436545 -0.073588 -0.527888 5.086699 2.844612 -2.445915 1.963255 0.050771 2.962778 -1.673560 1.906204 -2.877520 -0.428185
wb_dma_de/always_23/block_1/case_1/block_3/if_1 3.041918 0.223845 0.157713 -2.496983 -0.458772 -3.589963 2.704377 -0.530659 -0.299429 -0.386268 4.808821 1.897981 -1.570437 2.741726 -0.567675 2.568089 -0.102437 0.661749 -3.034572 -0.288025
wb_dma/input_wb0m_data_i -1.334331 4.183337 -0.413621 -3.499424 -5.457740 -0.012056 -0.822257 1.480789 -1.920595 1.945412 -0.840953 -5.436997 1.004346 3.433335 1.896843 3.766721 -0.680096 -6.278459 -2.426549 5.637569
wb_dma_de/always_15/stmt_1 3.872949 0.610694 3.924480 -3.205006 1.960122 -0.052097 0.609469 0.854243 2.404125 -1.152308 0.236084 0.965975 0.546231 -0.418955 2.122482 0.606799 -0.563597 -0.570643 -0.623363 -0.368758
wb_dma/wire_ch7_csr -1.397530 0.837070 0.088842 -2.291682 -0.720992 -4.316332 2.538823 1.218289 0.395494 0.913418 -0.211632 -1.329350 1.071190 0.057545 1.417549 -2.504633 -3.432023 -2.489994 -1.786715 1.151249
wb_dma/input_wb0_ack_i -0.422949 1.415465 0.184503 -3.266538 -4.115094 -5.742253 1.171600 2.183061 -0.132923 0.224062 -4.460281 -0.734560 2.849968 -0.695279 1.761751 -3.251229 -4.614400 -3.733490 -2.918352 -1.085008
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.466952 -1.916800 1.112689 -3.855598 -1.086245 -2.024544 0.501727 -1.130478 -1.091179 -0.036935 1.853327 -1.001130 -2.201331 0.696241 -2.826553 1.349298 4.504439 -2.052838 2.309496 3.129302
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1 1.335387 -1.769410 0.982080 -3.803032 -1.360382 -2.091371 0.413415 -1.176356 -1.139077 0.087444 1.721493 -1.121859 -2.060002 0.729157 -2.771828 1.214109 4.359972 -2.190869 2.095859 3.114000
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.382021 -1.874137 1.058259 -3.851041 -1.014668 -2.000178 0.447334 -1.118161 -1.194679 -0.105644 1.797471 -1.057248 -2.165565 0.673345 -2.872381 1.339754 4.584906 -2.120475 2.357963 3.190417
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_1/expr_2 3.619138 -0.162671 0.604620 -2.302490 1.508979 1.433000 -1.623427 -1.357975 -0.430300 -0.773000 1.230646 -0.502137 -1.813075 0.983413 -0.835301 3.092154 3.721801 -1.303323 0.907158 1.238828
wb_dma_ch_sel/assign_125_de_start -0.616177 4.045447 1.461658 0.936468 0.136819 -0.979228 -1.473561 1.106134 3.645164 2.309449 -1.599905 2.651589 -0.918812 -0.112251 -0.407827 0.056087 2.833059 -5.071873 -1.801699 -0.574797
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/cond/expr_1 0.185715 0.021967 1.099209 0.943093 -0.737274 1.071345 0.595101 2.881653 -2.593458 -3.278958 -0.867748 0.858834 -0.598215 -1.796054 2.084659 0.636631 -1.688499 1.333566 1.286215 -2.405399
wb_dma_ch_rf/always_8/stmt_1/expr_1/expr_1/expr_1 -0.332826 -0.447148 -1.660211 -0.322917 -1.958541 -0.570197 0.698890 -1.011860 -0.002628 0.096193 -0.902876 1.005829 -0.932466 -5.573134 -1.747622 -1.041691 -0.778332 -0.434351 -2.899034 0.980939
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.911909 0.767171 -2.088529 1.348905 -1.079242 -0.631239 -1.149296 -1.337234 -0.790183 1.340827 -0.464322 1.337694 -1.099131 0.330991 -0.383963 -1.002598 -0.349410 0.023708 -1.867909 -1.065292
wb_dma_de/always_23/block_1/case_1/block_8/if_3/block_1 -0.784227 1.770143 5.411060 2.129606 -1.120171 1.691227 -1.070760 3.914127 0.728613 -1.144693 -2.381754 -0.552056 -1.322709 -0.020963 1.788433 0.219015 1.438607 -0.357436 2.802940 1.115642
wb_dma_ch_sel/assign_121_valid 1.576118 0.417165 1.102219 -1.429500 4.016858 0.958947 -0.044723 2.044480 -0.172481 -2.577803 -0.357231 -0.137835 -1.587574 -2.298628 0.420801 1.975189 1.171049 -0.965321 1.308248 1.618972
wb_dma_inc30r -3.079940 -1.551340 -0.420852 -0.725721 0.210539 -5.226341 5.323901 -0.106860 0.121505 0.605234 3.878832 0.685259 -0.995192 0.909597 -2.550705 -1.632426 -1.315301 1.722268 -1.297996 2.128111
wb_dma_ch_sel/always_45/case_1 -2.819886 0.541837 0.076746 -1.032868 -2.386076 0.782846 0.370054 -2.115839 -0.865137 0.247532 0.980833 0.653204 3.299071 0.715432 -1.912941 -1.235209 1.712325 -0.747455 -2.118416 -0.173117
wb_dma_ch_sel/assign_117_valid 1.691422 0.400549 1.132002 -1.421438 4.045677 1.061911 -0.124686 1.974079 -0.087631 -2.538191 -0.368549 -0.054517 -1.535138 -2.165387 0.469385 1.979525 1.196445 -0.893862 1.253570 1.465013
wb_dma_de/always_23/block_1/case_1/block_9/if_2/block_1/stmt_2 -0.682218 1.833987 5.540661 2.097831 -1.212612 1.648782 -1.090365 3.818781 0.865770 -1.074636 -2.422521 -0.485229 -1.227009 0.015963 1.874524 0.148275 1.348453 -0.359064 2.690939 0.956374
wb_dma/wire_ch3_adr0 -1.495720 -1.370146 -0.328954 0.327454 -1.510838 -2.389765 -0.085793 0.307020 -1.961337 0.414316 -1.050775 1.495129 1.679156 -3.859237 -1.436773 -3.683066 -2.453694 0.987287 -1.780139 1.604414
wb_dma_ch_rf/always_23/if_1/block_1/if_1/stmt_1 -0.869764 0.585337 0.018556 -1.109434 -1.450292 -0.066998 -0.790852 -1.190669 -0.167472 0.453301 -0.255038 -0.798244 1.022766 0.625438 -0.859308 -0.730805 2.069147 -1.736547 -0.479557 0.406057
wb_dma_de/always_6/if_1/if_1/cond 3.837003 0.018814 1.573741 -4.018222 1.630483 -1.647599 0.771432 -1.079755 4.012532 1.081706 0.609350 0.098584 0.735324 -0.346934 1.051887 0.401063 -0.961572 -1.810759 -1.866125 0.157375
wb_dma/wire_mast1_pt_out 0.020711 0.050974 1.167275 -0.896674 -1.709562 -2.344236 -0.642991 -0.176968 0.424400 1.242219 -2.091753 0.491735 1.907175 -2.579701 0.275868 -3.514842 -2.702256 -1.864227 -1.419473 -0.309304
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.398583 -0.992526 0.338746 -2.319246 2.343193 -0.765228 0.103206 0.921343 -1.189810 -1.517414 0.409667 -0.430400 -2.385102 -0.820410 -1.582735 1.741147 2.450449 -0.988880 2.319697 2.567724
wb_dma_ch_arb/always_2/block_1/case_1/if_1/cond 0.282564 0.617875 2.815220 0.833310 0.669772 1.872333 -0.228942 2.182173 -1.762775 -2.692957 -0.408380 1.197865 -0.429578 -0.102470 1.147511 0.326081 0.755178 1.418498 1.550994 -0.681617
wb_dma_ch_sel/always_48 -2.060110 -1.490711 3.221441 -0.857254 -4.509470 -3.886878 2.987412 1.689769 -4.214013 -1.719813 2.323528 2.427326 -1.279524 -0.860660 -2.135769 -2.050807 2.036232 0.941984 0.853587 1.055794
wb_dma_ch_sel/always_43 2.295381 3.110713 3.403553 -1.066225 -0.159583 0.504151 -0.126314 -0.845024 1.608083 0.179642 0.725704 4.009359 1.123010 -0.439944 0.559485 -0.657726 0.393754 -0.880694 -4.996586 -1.066865
wb_dma_ch_sel/always_42 3.648894 -1.057414 -1.489627 -0.697040 -0.562441 -3.495681 0.786707 0.544153 -0.233025 1.262390 1.599805 -3.084225 -1.814892 -0.618803 3.979251 0.776093 -4.975310 -1.368068 -0.671775 -0.307316
wb_dma_ch_sel/always_40 -1.530972 0.117672 1.248639 0.868843 -1.644411 1.877803 1.554298 2.066265 -3.231824 -3.486024 0.184846 2.126845 1.412269 -1.635943 1.135996 0.237300 -1.798136 2.081393 -0.104431 -2.862551
wb_dma_ch_sel/always_47 -1.456513 0.758876 0.427830 1.268034 2.440668 -1.036309 1.213187 1.092397 1.510225 -0.454682 0.914560 1.383648 -1.190148 -0.139328 -0.536784 -0.199781 1.813710 0.724814 0.473241 -0.591214
wb_dma_ch_sel/always_46 1.729545 -1.103498 -2.238092 -1.427162 0.873496 -0.137791 0.994148 -0.363250 0.082300 -0.815619 -0.327427 -1.428670 -1.678552 2.043485 0.148796 1.707992 -1.247232 0.451975 0.917366 -0.862879
wb_dma_ch_sel/always_45 -2.801676 0.612021 0.109508 -1.040117 -2.272522 0.911141 0.257851 -2.085650 -0.856055 0.161336 0.895411 0.681666 3.248987 0.713072 -1.923256 -1.182106 1.861716 -0.791238 -2.029527 -0.171166
wb_dma_ch_sel/always_44 -4.451655 0.351834 -0.127191 1.581450 -0.968850 -2.301135 0.234200 3.832825 -4.054990 -0.309404 -0.276548 -3.127483 -0.417979 -2.595804 -0.566693 -0.636443 -1.451326 -0.946098 0.250766 6.946422
wb_dma_ch_sel/assign_152_req_p0/expr_1 0.511630 0.932384 1.048069 -2.357222 2.473121 0.832107 -0.808876 0.957314 -0.451281 -2.083066 -0.687336 -0.900650 -0.514934 -1.596910 -0.390240 1.097527 3.024356 -2.558559 0.869142 1.935752
wb_dma_ch_rf/input_ndnr 1.717131 -0.264225 5.640632 -3.076208 -0.150528 0.782675 1.700182 0.814581 -1.030701 -2.722526 1.778759 3.047236 1.663002 1.025733 -0.001329 0.081640 1.081018 1.688124 0.320495 -0.409402
wb_dma_de/always_4/if_1/stmt_1 3.098544 0.905166 1.760863 -2.824915 3.940834 0.482807 0.426487 0.681263 0.298866 -2.361723 0.989259 1.563980 -0.330668 -1.708442 0.835117 1.507831 0.660137 -0.703478 -1.175975 0.317125
wb_dma_ch_pri_enc/wire_pri4_out 1.095749 1.405792 0.519592 2.022030 -0.590036 0.948371 -1.315760 0.712943 -2.432446 -1.037258 -0.897499 2.382594 -1.466010 0.223712 0.693601 -0.804106 0.200286 1.255673 -0.590227 -1.611130
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_1/expr_2 -0.896907 0.542814 -0.027121 -1.048474 -1.395797 -0.043964 -0.788987 -1.217244 -0.183725 0.428683 -0.259600 -0.779947 0.982532 0.634288 -0.866703 -0.718083 2.077061 -1.690031 -0.439961 0.396535
wb_dma_ch_sel/assign_111_valid 1.681778 0.343520 1.144488 -1.456837 4.151932 1.035023 -0.105640 1.997373 -0.195217 -2.651615 -0.319419 -0.076501 -1.609232 -2.220867 0.399877 2.043792 1.315070 -0.872884 1.406203 1.553868
wb_dma_wb_slv/assign_2_pt_sel 3.731857 -2.642736 -0.073331 -2.861372 -8.168580 -5.209509 0.941406 -2.978556 0.924333 5.718185 0.261177 1.179588 0.599474 0.158400 -0.750650 -2.933383 -5.754065 -0.869946 -1.880408 0.504285
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2 -0.505837 3.059951 4.751579 -0.906252 2.625228 -0.647936 0.007307 2.310213 3.845359 -0.818265 -0.442382 0.277228 -1.174994 -0.960045 0.178746 0.309655 4.678373 -2.966661 0.380195 1.574226
wb_dma_ch_sel/assign_144_req_p0 0.570195 0.851869 1.040005 -2.398091 2.527958 0.952446 -0.848522 0.839595 -0.445060 -2.093806 -0.609974 -0.932126 -0.530288 -1.523744 -0.480620 1.193214 3.202849 -2.487925 0.945509 1.935088
wb_dma_de/input_pointer -1.588362 0.047462 1.133958 0.767240 -1.646233 1.791651 1.645722 1.986860 -3.129334 -3.343437 0.231781 2.062527 1.516712 -1.633491 1.046609 0.250578 -1.891403 1.999870 -0.223280 -2.760919
wb_dma_de/always_23/block_1/case_1/block_10/if_2/cond -0.283368 -0.133395 4.115775 1.567723 -0.991270 1.591850 -0.463236 3.597381 0.004636 -1.534616 -2.410630 -1.087860 -0.960662 0.583658 1.981695 -0.025701 0.030233 1.065655 4.369045 0.146464
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2/expr_1 -1.562011 1.373223 1.831882 2.728255 -0.715871 1.646057 -0.506339 4.522508 -2.259349 -3.071271 -2.188733 -0.264365 -2.218311 -2.782287 1.562340 1.396732 0.142771 -0.297187 2.245831 -0.278371
wb_dma_ch_rf/input_wb_rf_adr 0.678049 3.304553 1.828135 0.579669 -4.117898 -0.852118 0.205283 -0.823438 0.462141 -0.688166 -0.380773 -5.733502 -5.722386 3.553126 1.168551 1.986336 3.990286 -3.326905 -3.325014 2.648781
wb_dma_ch_sel/input_pointer0 -1.696010 0.541292 2.689275 0.784747 -0.346671 2.750625 0.799215 1.027013 -2.330836 -2.685661 0.818554 2.392764 1.878949 0.097105 -0.077570 -0.138548 0.596767 2.222855 -0.016399 -1.044059
wb_dma_ch_sel/input_pointer1 0.295064 0.637641 2.785764 0.856852 0.668981 1.906297 -0.248686 2.126881 -1.797305 -2.661759 -0.427513 1.162056 -0.440525 -0.050777 1.123952 0.352470 0.762561 1.419187 1.557255 -0.650323
wb_dma_ch_sel/input_pointer2 -0.497702 1.450734 0.922052 1.045127 -0.938843 0.234373 -0.284944 1.879714 -1.523382 -0.914766 -0.627717 -0.374257 -1.038477 0.464271 1.076795 0.434585 -0.020833 -0.275225 0.173100 0.491113
wb_dma_ch_sel/input_pointer3 0.163927 0.037686 1.131166 0.868649 -0.813705 0.985827 0.679270 2.977834 -2.676196 -3.278414 -0.899558 0.770567 -0.585421 -1.727292 2.164210 0.650144 -1.850901 1.338585 1.310924 -2.369023
wb_dma_de/reg_chunk_0 3.871453 1.605420 -0.134432 -1.378863 2.764427 -0.087329 -0.668957 -0.530060 -0.539559 -1.124315 0.455551 2.960095 -1.342533 -1.403471 0.478438 0.387750 0.222517 -0.467142 -2.871047 -0.918919
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/if_1/stmt_1 3.634187 -0.174179 0.529456 -2.276125 1.511490 1.453778 -1.619298 -1.433723 -0.392550 -0.767500 1.284956 -0.575791 -1.792881 1.039544 -0.855203 3.123064 3.743701 -1.321529 0.924062 1.245198
wb_dma_ch_sel/assign_151_req_p0/expr_1 0.667357 0.913256 1.094653 -2.569869 2.554249 0.913556 -0.806392 0.713013 -0.167907 -2.025904 -0.591017 -0.843939 -0.334111 -1.656642 -0.435403 1.105646 3.065980 -2.550877 0.714638 1.804018
wb_dma_ch_sel/assign_138_req_p0/expr_1 0.614494 0.990641 1.083815 -2.475551 2.523888 0.693083 -0.663371 0.912193 -0.265242 -2.018480 -0.631652 -0.864255 -0.473204 -1.663170 -0.338058 1.131827 2.867056 -2.584576 0.662913 1.894195
wb_dma_ch_sel/reg_am0 1.739426 -1.076087 -2.157062 -1.395989 0.856508 -0.143348 0.984649 -0.290761 0.089415 -0.834926 -0.293609 -1.385651 -1.684062 2.004167 0.207216 1.674443 -1.309264 0.427038 0.863661 -0.855219
wb_dma/assign_2_dma_req -0.562715 1.167970 3.814631 2.025714 -2.421130 0.834773 -0.213022 4.573999 -0.129617 -1.809499 -2.721958 -0.812645 -1.422298 -1.485225 2.815793 0.609121 -1.108799 -0.348287 2.477228 -0.723670
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1 -1.717192 0.958415 0.589726 1.915302 -1.543225 0.860763 -0.788999 -0.466920 -4.261405 -0.715939 0.123111 2.910238 1.920660 -0.554227 -0.582403 -3.329051 -0.758865 2.332518 -2.572295 -0.072790
wb_dma_ch_rf/wire_ch_csr -0.909543 0.044673 -2.090264 -3.266712 -3.351661 -3.682746 3.116600 0.425475 0.615049 2.455138 -0.302878 -0.047097 -0.174275 -2.511342 -0.332478 -1.192536 -3.553117 -2.819342 -2.114712 2.520578
wb_dma_ch_rf/always_20/if_1/block_1/if_1/stmt_1 -3.128012 0.682648 1.726224 0.306819 -0.874415 -0.726898 1.912000 1.377927 -0.673054 -0.220315 1.190865 -2.939624 -0.579890 2.357829 0.534227 0.038535 1.050270 -0.791088 1.238250 2.667909
wb_dma_de/assign_78_mast0_go/expr_1/expr_1/expr_1/expr_1 0.895253 0.754417 -2.184999 1.356762 -1.167765 -0.727610 -1.167638 -1.387766 -0.724859 1.447052 -0.508379 1.328922 -1.113391 0.286673 -0.359024 -1.048131 -0.404450 0.005764 -2.000706 -1.074197
wb_dma_ch_sel/assign_118_valid 1.464765 0.403185 1.075186 -1.283028 3.971926 1.070069 -0.126775 2.057110 -0.207429 -2.543606 -0.460211 -0.188225 -1.619717 -2.215127 0.426232 1.980994 1.234622 -0.909232 1.457681 1.552662
wb_dma_ch_rf/input_de_adr1_we -0.890515 0.595118 0.029394 -1.109327 -1.386462 -0.001314 -0.829547 -1.218633 -0.210854 0.380452 -0.245196 -0.792069 1.004329 0.677161 -0.889862 -0.699932 2.169085 -1.722493 -0.409252 0.416946
wb_dma_de/always_8/stmt_1/expr_1 3.952835 1.612421 -0.353836 -1.453184 2.720845 -0.235418 -0.690850 -0.694772 -0.451836 -0.959938 0.443792 2.922462 -1.384674 -1.430162 0.372733 0.361269 0.243678 -0.637903 -3.061474 -0.861084
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1/expr_1 -2.194997 1.486827 0.402735 -3.043060 -3.255636 -5.186384 2.432049 0.533738 -0.233854 -0.767124 0.333212 -3.600754 0.284270 -0.939860 1.042943 -3.219441 0.236573 2.099877 -4.126961 3.086193
wb_dma_de/always_2/if_1/stmt_1 -4.417379 0.312812 0.168324 1.599027 -1.014578 -2.209875 0.240311 3.911705 -4.257806 -0.469722 -0.252725 -2.997363 -0.459005 -2.596576 -0.508458 -0.695828 -1.277440 -0.843827 0.407660 6.966646
wb_dma_de/assign_65_done/expr_1 4.652911 1.368952 2.065637 -1.961276 0.832786 -0.905856 -0.332545 -0.233184 1.541706 0.113933 -0.243224 2.308965 -0.576351 -0.139572 1.770670 -0.555887 -0.991146 -0.547010 -2.478131 -1.348082
wb_dma_ch_sel/reg_de_start_r 0.303125 3.747017 2.633533 0.420463 1.907264 -1.197866 -1.042047 1.036196 3.175592 0.374246 -0.896735 1.641595 -2.236162 -0.718825 -0.196709 -0.644992 4.399607 -2.769366 -1.373618 0.369355
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.839510 0.776081 -2.173003 1.308637 -1.136002 -0.766295 -1.110904 -1.349817 -0.705668 1.452647 -0.453215 1.261335 -1.090811 0.302041 -0.401754 -1.059824 -0.410477 -0.029368 -1.971335 -1.021947
wb_dma_wb_mast/assign_1 3.929663 -0.495965 1.498875 -0.844589 -7.246650 -2.213415 -0.922816 -2.957256 0.484861 3.080108 0.825824 -0.759638 -1.182980 5.226758 0.904265 -0.629526 0.626484 -0.294834 -0.983425 -1.915211
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1 -1.813867 0.061563 1.069631 0.854984 -1.813762 1.783555 1.721952 1.939575 -3.180100 -3.313833 0.309008 2.028110 1.647707 -1.603879 0.994023 0.192170 -1.923315 2.037833 -0.327793 -2.740560
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1 -0.663277 0.212558 2.790575 0.926212 0.402452 0.872306 -0.828784 1.894988 -3.126834 -2.063458 -0.663285 0.523289 0.828525 -1.049896 0.937531 -2.007488 -0.260666 1.755696 0.859256 1.250700
wb_dma_ch_rf/wire_pointer_s -1.442112 0.071401 0.050492 -0.827288 -1.357670 -1.730898 0.729952 0.234393 -0.065992 0.412696 -0.559195 -1.274985 1.581555 -0.087253 0.976544 -2.387484 -1.755574 0.235143 -1.649965 0.276012
wb_dma_ch_sel/reg_ndnr 1.573760 -0.151909 5.625101 -3.108212 -0.350005 0.603871 1.731729 0.845497 -1.102788 -2.662755 1.815604 3.049633 1.722906 1.021681 0.019034 0.006975 0.965553 1.560947 0.107693 -0.375996
wb_dma_ch_rf/assign_26_ch_adr1_dewe -0.887865 0.541952 0.008272 -1.102072 -1.467877 -0.071397 -0.799394 -1.241501 -0.213901 0.489089 -0.264783 -0.791235 1.006877 0.672052 -0.905128 -0.719196 2.095640 -1.735374 -0.488943 0.445500
wb_dma_ch_sel/reg_txsz 2.379714 3.246269 3.565423 -1.352313 -0.025849 0.385944 -0.061343 -0.816919 1.617835 0.066837 0.826573 4.030290 1.051198 -0.532496 0.506821 -0.501327 0.497233 -1.097182 -5.064782 -0.875174
wb_dma_rf/always_1/case_1/stmt_10 -0.967973 2.042508 1.517546 0.713622 -0.919513 -0.247298 -0.914624 -0.658480 0.900494 0.118757 -0.984036 -0.557451 1.405995 0.268798 0.834366 -1.716524 0.771837 -0.320191 -3.049104 -0.066324
wb_dma_ch_pri_enc/inst_u28 1.115664 1.359283 0.540686 2.185250 -0.548222 1.121993 -1.406947 0.709802 -2.440948 -1.124575 -0.897396 2.433964 -1.452733 0.230257 0.767775 -0.794567 0.238063 1.360513 -0.538296 -1.753249
wb_dma_ch_pri_enc/inst_u29 1.113089 1.324891 0.613118 2.025407 -0.486721 1.036451 -1.301177 0.715321 -2.390842 -1.132982 -0.868461 2.402179 -1.418790 0.176975 0.736022 -0.796224 0.222599 1.322218 -0.490285 -1.666445
wb_dma/wire_de_adr1 -1.865870 0.019586 0.072821 -0.069408 -0.875562 0.913752 1.054626 -0.965885 -0.595577 -0.233282 1.196367 1.306585 2.229612 0.160801 -1.090935 -0.417797 -0.130613 0.806210 -1.526600 -0.473508
wb_dma/wire_de_adr0 -2.129174 -0.370116 -2.571799 -0.015191 1.278979 -3.986453 1.438903 2.684803 -2.506515 0.122262 0.514464 -2.977808 -1.733901 -1.579615 -0.736547 0.243262 -3.513731 -0.692740 -0.355357 5.688719
wb_dma_de/always_18/stmt_1/expr_1 -2.031413 1.139906 1.100122 -4.910168 -1.758060 0.174015 0.351105 -0.195124 0.669448 -0.000401 -3.718854 -0.987734 3.014665 2.270758 -0.740743 -2.334675 1.636279 -3.522301 1.388490 0.546783
wb_dma_ch_arb/always_1/if_1 -2.071251 -1.324310 3.211924 -0.790366 -4.498010 -3.848024 2.901532 1.609766 -3.940381 -1.562025 2.230022 2.427476 -1.140976 -0.829158 -2.042050 -2.111850 2.028014 0.859235 0.624453 0.968389
wb_dma_ch_pri_enc/inst_u20 1.173029 1.342808 0.598359 2.133922 -0.516200 1.122864 -1.368922 0.753227 -2.469176 -1.185899 -0.878031 2.488470 -1.466906 0.204902 0.749390 -0.776402 0.275699 1.432403 -0.465022 -1.766707
wb_dma_ch_pri_enc/inst_u21 1.101094 1.381107 0.477849 2.110967 -0.602782 0.996493 -1.339980 0.678238 -2.459805 -1.053193 -0.846975 2.399869 -1.516788 0.196402 0.693289 -0.776791 0.231382 1.316107 -0.574080 -1.664958
wb_dma_ch_pri_enc/inst_u22 1.112613 1.396657 0.508875 2.145649 -0.564880 1.025406 -1.336330 0.696866 -2.441198 -1.061555 -0.886653 2.437901 -1.456453 0.178840 0.748699 -0.820173 0.231672 1.331867 -0.569212 -1.694394
wb_dma_ch_pri_enc/inst_u23 1.051023 1.400525 0.611858 2.104333 -0.591629 1.009173 -1.296259 0.863700 -2.500586 -1.188891 -0.911372 2.371279 -1.533386 0.214443 0.762772 -0.737595 0.235047 1.320421 -0.452888 -1.630897
wb_dma_ch_pri_enc/inst_u24 1.056278 1.422491 0.396563 2.105261 -0.646106 0.960244 -1.357590 0.712155 -2.470194 -0.985430 -0.911315 2.296725 -1.544407 0.229039 0.731406 -0.755030 0.224904 1.223648 -0.613545 -1.589981
wb_dma_ch_pri_enc/inst_u25 1.106638 1.338334 0.538135 2.078857 -0.547515 1.072259 -1.306725 0.704713 -2.400307 -1.102036 -0.848019 2.379922 -1.407859 0.216823 0.710234 -0.725966 0.267981 1.325854 -0.510007 -1.669425
wb_dma_ch_pri_enc/inst_u26 1.125629 1.337348 0.530609 2.154884 -0.545434 1.081896 -1.353026 0.667344 -2.486135 -1.126427 -0.910714 2.485439 -1.457224 0.218701 0.731301 -0.782708 0.257942 1.382286 -0.522009 -1.741578
wb_dma_ch_pri_enc/inst_u27 1.129360 1.380896 0.492237 2.086273 -0.650270 0.941802 -1.315803 0.752580 -2.490569 -1.061230 -0.889404 2.419746 -1.517078 0.221670 0.702576 -0.795268 0.200203 1.257157 -0.609154 -1.634968
wb_dma/wire_dma_busy 0.256914 -0.405468 -1.382769 -0.770369 0.372911 0.857763 0.956409 -1.429639 1.790010 -0.583618 -0.884134 1.667412 0.243097 -7.172019 -1.090195 -1.054487 -1.080324 0.067898 -3.729300 0.018323
wb_dma_ch_sel/reg_ack_o -0.458123 1.269584 4.022635 2.038148 -2.473359 0.859461 -0.229948 4.637804 0.031707 -1.848076 -2.800251 -0.695259 -1.463159 -1.610617 2.917994 0.626387 -1.077771 -0.436753 2.434632 -0.865450
wb_dma_ch_arb/always_2/block_1/case_1/if_2/cond/expr_1 0.748887 -0.837879 1.864070 -0.219440 1.582415 1.638875 0.070424 0.257286 -0.202409 -1.702388 0.220868 1.569234 0.587218 -0.518164 0.019670 -0.130483 0.752296 1.724494 1.386413 -1.164832
wb_dma_rf/reg_csr_r 1.140179 2.164230 -4.197668 0.717133 -0.642907 -0.176200 -2.287219 1.142416 -2.195329 -0.434678 -2.129303 0.551687 -1.492643 -4.645829 1.303509 1.468007 -1.211327 -2.697547 -3.106767 -1.296794
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.445091 -1.032308 0.364029 -2.453048 2.316811 -0.949804 0.200022 0.935966 -1.203480 -1.565019 0.425195 -0.325884 -2.308836 -0.879244 -1.586657 1.708122 2.384437 -1.006111 2.296367 2.573517
assert_wb_dma_ch_sel 0.776991 -0.884510 1.890290 -0.189635 1.592289 1.680761 0.068316 0.282176 -0.241268 -1.739276 0.227717 1.581965 0.641979 -0.532932 0.038245 -0.102195 0.785102 1.748629 1.381364 -1.186345
wb_dma_ch_rf/always_27/stmt_1/expr_1 0.087961 3.023370 1.441011 0.634139 0.593974 -1.700515 -0.027782 2.153397 2.013902 -0.689952 -1.315489 1.400404 -2.362461 -2.108914 0.911181 -0.327139 2.031029 -2.424740 -1.049376 -1.566941
wb_dma_ch_sel/inst_ch2 -0.531325 1.475520 0.846262 1.055081 -0.947417 0.195880 -0.282837 1.881691 -1.542060 -0.871977 -0.640855 -0.445465 -1.036065 0.479205 1.115788 0.479699 -0.060464 -0.333358 0.174586 0.499494
assert_wb_dma_ch_arb/input_grant0 2.811871 -0.590047 0.975069 -3.711144 2.074753 -1.344687 0.676027 -0.463211 -0.803257 -1.285848 1.791548 1.285626 -1.032098 -0.246378 -1.242357 1.178102 1.837366 -0.660249 -0.159185 1.258825
wb_dma_ch_sel/assign_122_valid 1.645961 0.419390 1.201036 -1.584420 4.066082 0.957706 -0.009013 2.096268 -0.246540 -2.652658 -0.270534 -0.109072 -1.626209 -2.200580 0.426490 2.055889 1.302965 -0.971853 1.346752 1.685572
wb_dma_rf/wire_dma_abort 2.383826 0.327545 0.731397 -0.195754 1.643302 0.255368 -1.197260 1.516746 -3.584033 -2.449404 -0.456459 1.832855 -3.704618 -0.587829 -0.897582 0.965388 2.596728 0.328619 1.758349 0.871279
wb_dma_de/assign_67_dma_done_all/expr_1 4.004064 0.623351 4.006625 -3.118973 2.148861 0.068292 0.551684 0.929350 2.208632 -1.341976 0.244013 1.158769 0.375973 -0.397762 2.099784 0.672053 -0.359298 -0.455977 -0.513435 -0.392741
wb_dma_de/always_4/if_1/cond 3.949016 1.546188 -0.247914 -1.512799 2.688371 -0.216818 -0.668317 -0.684087 -0.585959 -1.006606 0.497376 2.902539 -1.431057 -1.326010 0.350404 0.422274 0.345834 -0.593132 -2.974904 -0.774975
wb_dma_de/always_3/if_1/if_1/stmt_1 -2.015338 -0.767028 1.398714 0.514651 -0.113098 -1.007579 3.185860 -0.764577 0.855457 0.039019 3.791767 2.822901 -0.166925 1.031922 -2.145227 0.015119 2.335165 2.039392 -0.162886 -0.721427
wb_dma_wb_slv/always_3/stmt_1/expr_1 -1.994322 1.920593 -0.662965 -2.608629 -3.639949 -5.694862 2.204940 0.371233 -1.024037 -0.226217 -0.252216 -2.470099 -0.402148 -0.772702 0.631582 -3.949275 -0.264409 1.897238 -4.736618 2.747355
wb_dma_ch_sel/assign_156_req_p0 0.582049 0.918845 0.991291 -2.310078 2.440465 0.934933 -0.870671 0.814886 -0.322869 -2.017237 -0.682468 -0.918403 -0.485460 -1.533516 -0.353314 1.162091 3.028986 -2.531469 0.803406 1.809226
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.745013 0.218663 2.757427 0.873606 0.348094 0.795089 -0.766623 1.897583 -3.163820 -1.996180 -0.604445 0.471847 0.883751 -1.073507 0.909643 -2.046502 -0.305185 1.725207 0.822400 1.338926
wb_dma_ch_rf/assign_25_ch_adr0_dewe/expr_1 -1.374206 -0.475303 -0.666783 1.334530 0.282446 0.586338 -0.581572 1.378135 -0.443948 -0.246050 -1.336598 -1.711297 -1.351336 -0.555564 -0.384881 0.621087 0.661551 -0.313546 2.493927 1.346777
wb_dma_ch_rf/reg_ch_tot_sz_r 1.820156 0.907801 4.488296 -3.353239 1.905313 0.843688 1.322750 -1.304938 3.466609 -0.472890 1.951867 3.267537 3.053679 -1.256873 -0.324050 -0.028486 0.873400 -0.521534 -3.234913 -0.362568
wb_dma_ch_rf/wire_ch_adr0 -2.166367 -0.455048 -2.760415 -0.001482 1.481844 -4.078789 1.560856 2.665169 -2.533580 0.035207 0.559675 -3.063159 -1.759039 -1.623612 -0.724784 0.230992 -3.757517 -0.521607 -0.371217 5.676932
wb_dma_ch_rf/wire_ch_adr1 -3.106649 2.421961 1.835503 -0.778919 -2.852532 0.177931 -0.312853 -2.296664 0.014478 -0.037041 -0.091107 0.259877 4.019697 0.683739 -0.998103 -2.700307 2.376767 -1.216842 -4.654445 -0.147298
wb_dma_ch_sel/assign_10_pri3 0.737443 -0.891798 1.882673 -0.206927 1.576990 1.622957 0.097513 0.280115 -0.250328 -1.741647 0.249627 1.574103 0.598873 -0.550210 0.068691 -0.112107 0.774456 1.757776 1.365634 -1.136875
wb_dma/wire_ch0_adr1 -0.913392 0.551985 -0.116860 -1.028257 -1.389101 -0.092534 -0.781096 -1.198976 -0.160784 0.511448 -0.232691 -0.828266 0.989922 0.648804 -0.848188 -0.663066 1.917744 -1.652375 -0.464257 0.406062
wb_dma_ch_pri_enc/wire_pri24_out 1.150468 1.368532 0.598058 2.119954 -0.483213 1.136280 -1.366043 0.726988 -2.432436 -1.168963 -0.905533 2.398437 -1.457077 0.231889 0.751875 -0.717451 0.293614 1.338884 -0.477473 -1.711577
wb_dma/input_dma_rest_i -0.132998 -0.528699 -1.453610 0.230525 -1.427553 -0.734219 0.863371 0.943815 -0.980879 -0.782825 -0.552361 -0.255637 -0.191365 -1.670400 1.090691 0.265900 -2.506173 0.087089 -0.157312 -1.816421
wb_dma_inc30r/assign_1_out 1.725211 -1.033365 -2.108429 -1.401867 0.818471 -0.163355 0.955127 -0.312248 0.073116 -0.806150 -0.367902 -1.405197 -1.669001 1.957689 0.193188 1.629915 -1.252444 0.362175 0.855387 -0.848716
wb_dma_ch_sel/assign_133_req_p0 -1.034518 -0.972689 1.930408 -2.629006 -0.263832 -0.048179 0.566438 -1.033210 -2.142991 -0.962568 1.852795 -0.284084 1.660841 -1.345383 -1.906469 -0.903356 2.334671 -0.702237 -0.307908 3.400097
wb_dma_ch_rf/always_23 -2.808487 0.556014 0.072613 -1.034462 -2.290201 0.846951 0.166848 -2.097897 -0.953141 0.178175 0.867114 0.523573 3.156756 0.799665 -1.960821 -1.208005 2.026822 -0.803043 -1.851877 -0.077010
wb_dma_inc30r/reg_out_r -4.030526 0.424323 1.748010 0.636345 1.037166 -3.115503 5.026495 -0.087293 1.624907 0.945071 5.772632 0.761900 -0.877812 2.451169 -1.666635 0.115805 2.010315 0.896550 -0.441926 1.641158
wb_dma/wire_pointer2 -0.467474 1.423811 0.899365 1.055491 -0.894488 0.265425 -0.304616 1.846409 -1.536145 -0.908828 -0.635346 -0.343534 -0.983451 0.456110 1.107980 0.419442 -0.044217 -0.255046 0.197788 0.456627
wb_dma/wire_pointer3 0.246015 0.012934 1.326981 0.939925 -0.700434 1.161760 0.614433 2.982901 -2.661993 -3.363938 -0.876199 0.928106 -0.580759 -1.700346 2.170565 0.636196 -1.660245 1.479222 1.434836 -2.474398
wb_dma/wire_pointer0 -1.723583 0.584895 2.825210 0.734095 -0.342577 2.643773 0.897881 1.225389 -2.373588 -2.830762 0.797922 2.432103 1.804076 0.039136 -0.006483 -0.169191 0.560632 2.192568 -0.007087 -1.050834
wb_dma/wire_pointer1 0.280010 0.628661 2.821733 0.862930 0.622599 1.894831 -0.249908 2.206039 -1.815568 -2.647480 -0.419611 1.144696 -0.410469 -0.066246 1.149766 0.327203 0.762569 1.439214 1.547195 -0.640951
wb_dma/wire_mast0_err 2.339970 0.292929 0.586301 -0.237909 1.621885 0.105623 -1.169606 1.458346 -3.547923 -2.374851 -0.416983 1.820757 -3.702567 -0.625890 -0.936157 0.897606 2.529236 0.262916 1.691885 0.969403
wb_dma_ch_rf/always_26 -0.592572 3.072865 0.940318 1.455699 0.247003 -3.787756 -0.776510 1.542458 2.383235 0.495266 -1.290050 0.569630 -1.573415 -2.533756 1.201337 -2.403958 1.828896 -2.138958 -1.726937 -1.582334
wb_dma_de/always_23/block_1/case_1/block_5 4.289741 0.369086 -2.957601 -0.671341 2.000169 -3.068869 2.283380 1.219605 0.190720 -1.649230 2.031132 3.672669 -1.629401 -1.353414 1.248807 2.650879 -5.226903 2.210932 -4.148420 -3.922611
wb_dma_ch_sel/assign_144_req_p0/expr_1 0.608563 0.927362 1.099920 -2.500076 2.440307 0.850790 -0.814402 0.756985 -0.409484 -2.055950 -0.568743 -0.884680 -0.468574 -1.471054 -0.450723 1.164807 3.154480 -2.597218 0.815779 1.894271
wb_dma_ch_rf/wire_ch_am0_we 1.723027 -1.104509 -2.233577 -1.409615 0.875267 -0.088668 0.923487 -0.339650 0.056225 -0.766359 -0.302528 -1.443270 -1.677095 2.042986 0.178032 1.685983 -1.257757 0.435876 0.908084 -0.836552
wb_dma_ch_rf/always_25 -2.091352 1.403621 0.166939 2.003384 1.729354 -3.526689 0.448054 1.089728 1.659547 0.459903 0.517719 0.820749 -0.652265 -1.131072 0.079081 -2.444022 1.403898 0.513796 -0.684411 -0.688833
wb_dma/wire_dma_rest -0.042110 -0.553043 -1.489850 0.143834 -1.364563 -0.741186 0.837277 0.981689 -0.961657 -0.781316 -0.567952 -0.270610 -0.252947 -1.696641 1.136109 0.343079 -2.487277 0.008953 -0.154453 -1.859687
wb_dma_wb_mast/input_mast_adr 0.195873 -0.855900 0.774250 -1.701905 -3.194630 -1.136322 0.249595 -2.077080 -0.063074 1.323770 1.469563 -0.643224 -0.061741 1.581549 -1.335794 -0.196865 2.453418 -1.274254 0.109246 0.736465
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.628448 0.175993 2.786970 0.872851 0.498330 0.885764 -0.888565 1.873628 -3.166532 -2.063994 -0.653108 0.479892 0.897413 -1.135432 0.921227 -2.053721 -0.234073 1.752323 0.897837 1.318274
wb_dma_ch_sel/always_44/case_1 -4.330610 0.442028 0.029933 1.531735 -0.930119 -2.285247 0.237635 3.869498 -4.110538 -0.357679 -0.200509 -3.085407 -0.482210 -2.492759 -0.441534 -0.601651 -1.450932 -0.940677 0.226948 6.966114
wb_dma/wire_ch0_am0 1.672839 -1.112886 -2.176489 -1.402858 0.819763 -0.175653 1.016534 -0.326489 0.079615 -0.818799 -0.342894 -1.399933 -1.649976 2.009974 0.171977 1.637644 -1.298114 0.414657 0.875546 -0.815005
wb_dma/wire_ch0_am1 -1.447729 0.733436 0.392181 1.274988 2.445984 -1.070167 1.223278 1.061918 1.524901 -0.421112 0.949116 1.401073 -1.246911 -0.151632 -0.559548 -0.191356 1.844553 0.705534 0.483561 -0.579489
wb_dma_ch_rf/always_19/if_1 0.069077 0.830398 -1.819587 -0.025070 1.328495 0.068806 0.025755 -0.933940 2.819385 1.379385 -0.337126 -0.774651 1.112748 -1.383142 0.937532 0.039581 -1.777362 -1.307993 -2.435791 -0.341036
wb_dma_ch_rf/always_20/if_1/block_1/if_1 -1.925745 -0.389545 -2.659827 0.015679 1.631359 -3.924680 1.457585 2.775132 -2.583193 -0.024477 0.713278 -3.027850 -1.867409 -1.472386 -0.684381 0.578252 -3.549153 -0.444769 -0.246334 5.738969
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1 0.845815 1.648996 -3.073622 -5.258571 0.972208 -0.058933 2.200424 1.463802 -3.129931 -3.228925 -0.186884 -1.569081 0.172928 3.004772 1.082214 3.375548 -2.018200 -2.358791 -0.143096 -0.397313
wb_dma_de/always_18/stmt_1/expr_1/expr_1 -1.333135 0.542213 1.102960 -3.727843 -0.435976 0.372981 1.041477 0.949802 0.900129 -0.414557 -3.607884 -0.251681 2.227866 1.726820 0.100674 -1.844734 -0.391796 -1.762773 1.961746 0.091739
wb_dma_de/always_3/if_1 -2.896859 -0.069596 1.269150 -0.523403 -1.554369 -1.280497 2.483145 -1.783949 0.716369 0.496350 3.495012 1.992631 0.713670 1.584058 -2.842608 -0.693596 4.062539 0.297037 -0.788844 -0.314282
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1 0.894803 0.754142 -2.116405 1.341995 -1.092436 -0.669597 -1.188928 -1.341809 -0.784373 1.421691 -0.469788 1.338617 -1.112379 0.313469 -0.361461 -1.050311 -0.369028 0.028337 -1.920945 -1.055076
wb_dma_ch_rf/assign_16_ch_adr1_we -2.829764 0.506119 0.075163 -1.006820 -2.305043 0.853541 0.300404 -2.081416 -0.854396 0.196304 0.929945 0.533676 3.253267 0.770204 -1.888049 -1.152385 1.809750 -0.709222 -1.914251 -0.119712
wb_dma_wb_if/wire_wbm_data_o 0.112086 -2.261113 -3.378900 -1.761405 -3.208350 -1.340754 1.341192 -2.495892 0.538464 4.061133 1.579074 0.535736 0.678723 -0.756057 -2.602048 0.181543 -2.776968 -0.247870 -0.387384 2.393955
wb_dma_ch_pri_enc/wire_pri_out_tmp 1.123588 1.400042 0.510326 2.176296 -0.610565 1.015636 -1.381908 0.717931 -2.503419 -1.064113 -0.887369 2.472714 -1.545564 0.191275 0.742204 -0.825622 0.252368 1.345096 -0.587186 -1.677259
wb_dma_ch_sel/always_2/stmt_1/expr_1 3.557675 -1.391544 2.813488 -3.865036 3.606241 0.239652 0.775986 -0.166759 -0.991316 -2.955518 1.980500 2.827877 -0.407675 -0.862561 -1.178233 1.030622 2.532493 1.012233 1.153074 0.113375
wb_dma_ch_sel/always_48/case_1/stmt_1 -2.889339 -2.073362 4.858251 -1.863844 -3.749518 -3.399138 3.848876 2.633595 -3.103831 -2.535604 2.654506 1.337808 -0.080167 -1.233126 -1.816372 -1.337905 2.248415 0.854779 2.217551 1.828216
wb_dma_ch_sel/always_48/case_1/stmt_2 0.828973 0.783244 -2.246711 1.303853 -1.240190 -0.836858 -1.108315 -1.408488 -0.774611 1.483327 -0.495558 1.279955 -1.136472 0.291878 -0.406743 -1.120398 -0.471413 -0.074569 -2.032434 -1.010236
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/cond 0.812478 -0.889022 1.887525 -0.186808 1.640888 1.694312 0.058687 0.230581 -0.197641 -1.734895 0.220796 1.576870 0.601135 -0.542511 0.038013 -0.082501 0.819778 1.741213 1.397126 -1.190964
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/cond 0.840294 0.794974 -2.256001 1.266623 -1.219634 -0.863896 -1.092123 -1.404136 -0.699450 1.563759 -0.476215 1.267315 -1.074175 0.254129 -0.426886 -1.113312 -0.481246 -0.105494 -2.083696 -1.009413
wb_dma_ch_pri_enc/wire_pri18_out 1.090719 1.344059 0.633222 2.092309 -0.484637 1.118548 -1.330178 0.778572 -2.439213 -1.180327 -0.876967 2.434418 -1.426233 0.182098 0.781889 -0.732412 0.298316 1.412099 -0.426065 -1.718741
wb_dma_de/assign_6_adr0_cnt_next 0.690189 0.126845 -1.316654 -0.055953 2.287530 -1.576189 0.544150 -0.749707 1.497641 1.128026 1.579490 1.004279 -0.168222 -0.553760 -0.407387 0.131450 -1.146485 0.158217 -1.238753 -0.177869
wb_dma_ch_rf/reg_ch_err 2.343624 0.252226 0.742815 -0.187023 1.645807 0.139806 -1.098148 1.517653 -3.576294 -2.475061 -0.388051 2.056095 -3.568949 -0.641378 -0.867955 0.781662 2.444864 0.478475 1.640632 0.773601
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1/expr_1/expr_1 0.795789 -0.865235 1.920349 -0.180633 1.638411 1.717862 0.045420 0.284829 -0.226770 -1.801345 0.243857 1.623644 0.605381 -0.550039 0.053084 -0.115108 0.814248 1.750858 1.409616 -1.180617
wb_dma_wb_slv/input_wb_addr_i -0.075507 2.607016 -0.577836 -0.070267 -4.721847 -4.618819 -0.788884 -0.728976 -0.512399 3.566985 0.666964 -2.421966 -0.526685 -1.299736 0.258110 -0.305778 -3.291823 -4.992362 -5.258866 3.291749
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.882506 0.769772 -2.198457 1.293786 -1.151932 -0.817107 -1.134031 -1.372728 -0.737210 1.473793 -0.452549 1.280260 -1.154072 0.329853 -0.428496 -1.073609 -0.417269 -0.074772 -2.026098 -1.004827
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.806628 0.767455 -2.150136 1.372973 -1.167353 -0.712480 -1.118732 -1.343936 -0.661345 1.462657 -0.513112 1.255688 -1.014825 0.263695 -0.320570 -1.056020 -0.496001 0.006787 -1.943334 -1.105447
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.837406 0.748780 -2.187577 1.401111 -1.171960 -0.729247 -1.172504 -1.363317 -0.739282 1.454627 -0.498406 1.290946 -1.087131 0.299549 -0.382110 -1.076890 -0.464880 0.001178 -2.000799 -1.089289
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1/expr_1 3.858253 0.603134 3.973432 -3.205450 2.120445 -0.096142 0.656734 0.905616 2.259436 -1.306816 0.251737 1.087448 0.378972 -0.416685 2.034101 0.616881 -0.438508 -0.495080 -0.520829 -0.309123
