{"result": {"query": ":facetid:toc:\"db/conf/dac/dac2017.bht\"", "status": {"@code": "200", "text": "OK"}, "time": {"@unit": "msecs", "text": "178.12"}, "completions": {"@total": "1", "@computed": "1", "@sent": "1", "c": {"@sc": "178", "@dc": "178", "@oc": "178", "@id": "40431694", "text": ":facetid:toc:db/conf/dac/dac2017.bht"}}, "hits": {"@total": "178", "@computed": "178", "@sent": "178", "@first": "0", "hit": [{"@score": "1", "@id": "2518283", "info": {"authors": {"author": [{"@pid": "79/6092-1", "text": "Christoph Grimm 0001"}, {"@pid": "121/1433", "text": "Michael Rathmair"}]}, "title": "Dealing with Uncertainties in Analog/Mixed-Signal Systems: Invited.", "venue": "DAC", "pages": "35:1-35:6", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/0001R17", "doi": "10.1145/3061639.3072949", "ee": "https://doi.org/10.1145/3061639.3072949", "url": "https://dblp.org/rec/conf/dac/0001R17"}, "url": "URL#2518283"}, {"@score": "1", "@id": "2518284", "info": {"authors": {"author": [{"@pid": "98/8379-1", "text": "Jian Kuang 0001"}, {"@pid": "y/EFYYoung", "text": "Evangeline F. Y. Young"}]}, "title": "Fixed-Parameter Tractable Algorithms for Optimal Layout Decomposition and Beyond.", "venue": "DAC", "pages": "61:1-61:6", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/0001Y17", "doi": "10.1145/3061639.3062250", "ee": "https://doi.org/10.1145/3061639.3062250", "url": "https://dblp.org/rec/conf/dac/0001Y17"}, "url": "URL#2518284"}, {"@score": "1", "@id": "2518285", "info": {"authors": {"author": [{"@pid": "50/2484-18", "text": "Lei Yang 0018"}, {"@pid": "24/914", "text": "Weichen Liu"}, {"@pid": "27/7017-27", "text": "Peng Chen 0027"}, {"@pid": "45/5411", "text": "Nan Guan"}, {"@pid": "172/2695", "text": "Mengquan Li"}]}, "title": "Task Mapping on SMART NoC: Contention Matters, Not the Distance.", "venue": "DAC", "pages": "88:1-88:6", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/0018LCGL17", "doi": "10.1145/3061639.3062323", "ee": "https://doi.org/10.1145/3061639.3062323", "url": "https://dblp.org/rec/conf/dac/0018LCGL17"}, "url": "URL#2518285"}, {"@score": "1", "@id": "2518286", "info": {"authors": {"author": [{"@pid": "41/8473", "text": "Ankur Agrawal"}, {"@pid": "73/2036", "text": "Chia-Yu Chen"}, {"@pid": "97/4140", "text": "Jungwook Choi"}, {"@pid": "57/4301", "text": "Kailash Gopalakrishnan"}, {"@pid": "39/7550", "text": "Jinwook Oh"}, {"@pid": "12/6233", "text": "Sunil Shukla"}, {"@pid": "05/6204", "text": "Viji Srinivasan"}, {"@pid": "48/11468", "text": "Swagath Venkataramani"}, {"@pid": "10/4661", "text": "Wei Zhang"}]}, "title": "Accelerator Design for Deep Learning Training: Extended Abstract: Invited.", "venue": "DAC", "pages": "57:1-57:2", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/AgrawalCCGOSSVZ17", "doi": "10.1145/3061639.3072944", "ee": "https://doi.org/10.1145/3061639.3072944", "url": "https://dblp.org/rec/conf/dac/AgrawalCCGOSSVZ17"}, "url": "URL#2518286"}, {"@score": "1", "@id": "2518287", "info": {"authors": {"author": [{"@pid": "180/6609", "text": "Mohamad Baker Alawieh"}, {"@pid": "69/11471", "text": "Fa Wang"}, {"@pid": "09/1365-1", "text": "Xin Li 0001"}]}, "title": "Efficient Hierarchical Performance Modeling for Integrated Circuits via Bayesian Co-Learning.", "venue": "DAC", "pages": "9:1-9:6", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/AlawiehWL17", "doi": "10.1145/3061639.3062235", "ee": "https://doi.org/10.1145/3061639.3062235", "url": "https://dblp.org/rec/conf/dac/AlawiehWL17"}, "url": "URL#2518287"}, {"@score": "1", "@id": "2518288", "info": {"authors": {"author": [{"@pid": "202/9517", "text": "Sergi Alcaide"}, {"@pid": "77/7434", "text": "Carles Hern\u00e1ndez 0001"}, {"@pid": "55/1966-1", "text": "Antoni Roca 0001"}, {"@pid": "97/5544", "text": "Jaume Abella 0001"}]}, "title": "DIMP: A Low-Cost Diversity Metric Based on Circuit Path Analysis.", "venue": "DAC", "pages": "45:1-45:6", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/AlcaideHRA17", "doi": "10.1145/3061639.3062231", "ee": "https://doi.org/10.1145/3061639.3062231", "url": "https://dblp.org/rec/conf/dac/AlcaideHRA17"}, "url": "URL#2518288"}, {"@score": "1", "@id": "2518289", "info": {"authors": {"author": [{"@pid": "169/2344", "text": "Alric Althoff"}, {"@pid": "15/3231", "text": "Ryan Kastner"}]}, "title": "An Architecture for Learning Stream Distributions with Application to RNG Testing.", "venue": "DAC", "pages": "15:1-15:6", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/AlthoffK17", "doi": "10.1145/3061639.3062199", "ee": "https://doi.org/10.1145/3061639.3062199", "url": "https://dblp.org/rec/conf/dac/AlthoffK17"}, "url": "URL#2518289"}, {"@score": "1", "@id": "2518290", "info": {"authors": {"author": [{"@pid": "94/10663", "text": "Hussam Amrouch"}, {"@pid": "144/4477", "text": "Behnam Khaleghi"}, {"@pid": "96/2951", "text": "Andreas Gerstlauer"}, {"@pid": "h/JorgHenkel", "text": "J\u00f6rg Henkel"}]}, "title": "Towards Aging-Induced Approximations.", "venue": "DAC", "pages": "41:1-41:6", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/AmrouchKGH17", "doi": "10.1145/3061639.3062331", "ee": "https://doi.org/10.1145/3061639.3062331", "url": "https://dblp.org/rec/conf/dac/AmrouchKGH17"}, "url": "URL#2518290"}, {"@score": "1", "@id": "2518291", "info": {"authors": {"author": [{"@pid": "202/9654", "text": "Edward Andert"}, {"@pid": "188/1227", "text": "Mohammad Khayatian"}, {"@pid": "74/1669", "text": "Aviral Shrivastava"}]}, "title": "Crossroads: Time-Sensitive Autonomous Intersection Management Technique.", "venue": "DAC", "pages": "50:1-50:6", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/AndertKS17", "doi": "10.1145/3061639.3062221", "ee": "https://doi.org/10.1145/3061639.3062221", "url": "https://dblp.org/rec/conf/dac/AndertKS17"}, "url": "URL#2518291"}, {"@score": "1", "@id": "2518292", "info": {"authors": {"author": [{"@pid": "186/7935", "text": "Aayush Ankit"}, {"@pid": "12/10604", "text": "Abhronil Sengupta"}, {"@pid": "168/8446", "text": "Priyadarshini Panda"}, {"@pid": "r/KaushikRoy", "text": "Kaushik Roy 0001"}]}, "title": "RESPARC: A Reconfigurable and Energy-Efficient Architecture with Memristive Crossbars for Deep Spiking Neural Networks.", "venue": "DAC", "pages": "27:1-27:6", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/AnkitSP017", "doi": "10.1145/3061639.3062311", "ee": "https://doi.org/10.1145/3061639.3062311", "url": "https://dblp.org/rec/conf/dac/AnkitSP017"}, "url": "URL#2518292"}, {"@score": "1", "@id": "2518293", "info": {"authors": {"author": [{"@pid": "202/9645", "text": "Muhammad Kamran Ayub"}, {"@pid": "25/2826", "text": "Osman Hasan"}, {"@pid": "s/MuhammadShafique", "text": "Muhammad Shafique 0001"}]}, "title": "Statistical Error Analysis for Low Power Approximate Adders.", "venue": "DAC", "pages": "75:1-75:6", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/AyubHS17", "doi": "10.1145/3061639.3062319", "ee": "https://doi.org/10.1145/3061639.3062319", "url": "https://dblp.org/rec/conf/dac/AyubHS17"}, "url": "URL#2518293"}, {"@score": "1", "@id": "2518294", "info": {"authors": {"author": [{"@pid": "66/7914", "text": "Martin Barnasconi"}, {"@pid": "91/9203", "text": "Sumit Adhikari"}]}, "title": "ESL Design in SystemC AMS: Introducing a top-down design methodology for mixed-signal systems: Invited.", "venue": "DAC", "pages": "34:1-34:5", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/BarnasconiA17", "doi": "10.1145/3061639.3072951", "ee": "https://doi.org/10.1145/3061639.3072951", "url": "https://dblp.org/rec/conf/dac/BarnasconiA17"}, "url": "URL#2518294"}, {"@score": "1", "@id": "2518295", "info": {"authors": {"author": [{"@pid": "144/4830", "text": "Andrew Becker"}, {"@pid": "52/173-8", "text": "Wei Hu 0008"}, {"@pid": "174/9613", "text": "Yu Tai"}, {"@pid": "12/2711", "text": "Philip Brisk"}, {"@pid": "15/3231", "text": "Ryan Kastner"}, {"@pid": "i/PIenne", "text": "Paolo Ienne"}]}, "title": "Arbitrary Precision and Complexity Tradeoffs for Gate-Level Information Flow Tracking.", "venue": "DAC", "pages": "5:1-5:6", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/BeckerHTBKI17", "doi": "10.1145/3061639.3062203", "ee": "https://doi.org/10.1145/3061639.3062203", "url": "https://dblp.org/rec/conf/dac/BeckerHTBKI17"}, "url": "URL#2518295"}, {"@score": "1", "@id": "2518296", "info": {"authors": {"author": [{"@pid": "179/7914", "text": "Song Bian 0001"}, {"@pid": "90/3626", "text": "Michihiro Shintani"}, {"@pid": "64/1510", "text": "Masayuki Hiromoto"}, {"@pid": "48/4595", "text": "Takashi Sato"}]}, "title": "LSTA: Learning-Based Static Timing Analysis for High-Dimensional Correlated On-Chip Variations.", "venue": "DAC", "pages": "66:1-66:6", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/BianSHS17", "doi": "10.1145/3061639.3062280", "ee": "https://doi.org/10.1145/3061639.3062280", "url": "https://dblp.org/rec/conf/dac/BianSHS17"}, "url": "URL#2518296"}, {"@score": "1", "@id": "2518297", "info": {"authors": {"author": [{"@pid": "66/2005", "text": "Kai Bittner"}, {"@pid": "69/3082", "text": "Hans Georg Brachtendorf"}, {"@pid": "77/3343", "text": "Wim Schoenmaker"}, {"@pid": "202/9473", "text": "Pascal Reynier"}]}, "title": "Coupled circuit/EM simulation for radio frequency circuits.", "venue": "DAC", "pages": "10:1-10:6", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/BittnerBSR17", "doi": "10.1145/3061639.3062219", "ee": "https://doi.org/10.1145/3061639.3062219", "url": "https://dblp.org/rec/conf/dac/BittnerBSR17"}, "url": "URL#2518297"}, {"@score": "1", "@id": "2518298", "info": {"authors": {"author": [{"@pid": "58/1093", "text": "Nicola Bombieri"}, {"@pid": "163/6872", "text": "Federico Busato"}, {"@pid": "50/2089", "text": "Franco Fummi"}]}, "title": "Power-aware Performance Tuning of GPU Applications Through Microbenchmarking.", "venue": "DAC", "pages": "66:1-66:6", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/BombieriBF17", "doi": "10.1145/3061639.3062304", "ee": "https://doi.org/10.1145/3061639.3062304", "url": "https://dblp.org/rec/conf/dac/BombieriBF17"}, "url": "URL#2518298"}, {"@score": "1", "@id": "2518299", "info": {"authors": {"author": [{"@pid": "202/9475", "text": "Boudewijn Braams"}, {"@pid": "62/3654", "text": "Sebastian Altmeyer"}, {"@pid": "p/AndyDPimentel", "text": "Andy D. Pimentel"}]}, "title": "EDiFy: An Execution time Distribution Finder.", "venue": "DAC", "pages": "32:1-32:6", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/BraamsAP17", "doi": "10.1145/3061639.3062233", "ee": "https://doi.org/10.1145/3061639.3062233", "url": "https://dblp.org/rec/conf/dac/BraamsAP17"}, "url": "URL#2518299"}, {"@score": "1", "@id": "2518300", "info": {"authors": {"author": [{"@pid": "46/2194", "text": "Wei-Chun Chang"}, {"@pid": "96/1943", "text": "Iris Hui-Ru Jiang"}, {"@pid": "56/6009", "text": "Yen-Ting Yu"}, {"@pid": "202/9684", "text": "Wei-Fang Liu"}]}, "title": "iClaire: A Fast and General Layout Pattern Classification Algorithm.", "venue": "DAC", "pages": "64:1-64:6", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/ChangJYL17", "doi": "10.1145/3061639.3062263", "ee": "https://doi.org/10.1145/3061639.3062263", "url": "https://dblp.org/rec/conf/dac/ChangJYL17"}, "url": "URL#2518300"}, {"@score": "1", "@id": "2518301", "info": {"authors": {"author": [{"@pid": "133/2381", "text": "Manish Chauhan"}, {"@pid": "25/3790", "text": "Rodolfo Pellizzoni"}, {"@pid": "72/6806", "text": "Krzysztof Czarnecki 0001"}]}, "title": "Modeling the Effects of AUTOSAR Overheads on Application Timing and Schedulability.", "venue": "DAC", "pages": "47:1-47:6", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/ChauhanPC17", "doi": "10.1145/3061639.3062287", "ee": "https://doi.org/10.1145/3061639.3062287", "url": "https://dblp.org/rec/conf/dac/ChauhanPC17"}, "url": "URL#2518301"}, {"@score": "1", "@id": "2518302", "info": {"authors": {"author": [{"@pid": "163/2323", "text": "Gengjie Chen"}, {"@pid": "98/8379-1", "text": "Jian Kuang 0001"}, {"@pid": "202/9494", "text": "Zhiliang Zeng"}, {"@pid": "49/6156-10", "text": "Hang Zhang 0010"}, {"@pid": "y/EFYYoung", "text": "Evangeline F. Y. Young"}, {"@pid": "28/4556-1", "text": "Bei Yu 0001"}]}, "title": "Minimizing Thermal Gradient and Pumping Power in 3D IC Liquid Cooling Network Design.", "venue": "DAC", "pages": "70:1-70:6", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/Chen0ZZYY17", "doi": "10.1145/3061639.3062285", "ee": "https://doi.org/10.1145/3061639.3062285", "url": "https://dblp.org/rec/conf/dac/Chen0ZZYY17"}, "url": "URL#2518302"}, {"@score": "1", "@id": "2518303", "info": {"authors": {"author": [{"@pid": "72/2676-3", "text": "Xiaoming Chen 0003"}, {"@pid": "150/3090-1", "text": "Jianxu Chen 0001"}, {"@pid": "c/DannyZChen", "text": "Danny Z. Chen"}, {"@pid": "h/XiaoboSharonHu", "text": "Xiaobo Sharon Hu"}]}, "title": "Optimizing Memory Efficiency for Convolution Kernels on Kepler GPUs.", "venue": "DAC", "pages": "68:1-68:6", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/ChenCCH17", "doi": "10.1145/3061639.3062297", "ee": "https://doi.org/10.1145/3061639.3062297", "url": "https://dblp.org/rec/conf/dac/ChenCCH17"}, "url": "URL#2518303"}, {"@score": "1", "@id": "2518304", "info": {"authors": {"author": [{"@pid": "35/8471", "text": "Tseng-Yi Chen"}, {"@pid": "49/2395", "text": "Yuan-Hao Chang 0001"}, {"@pid": "155/4842", "text": "Shuo-Han Chen"}, {"@pid": "175/5817", "text": "Chih-Ching Kuo"}, {"@pid": "123/7774", "text": "Ming-Chang Yang"}, {"@pid": "25/1656", "text": "Hsin-Wen Wei"}, {"@pid": "16/5006", "text": "Wei-Kuan Shih"}]}, "title": "Enabling Write-Reduction Strategy for Journaling File Systems over Byte-addressable NVRAM.", "venue": "DAC", "pages": "44:1-44:6", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/ChenCCKYWS17", "doi": "10.1145/3061639.3062236", "ee": "https://doi.org/10.1145/3061639.3062236", "url": "https://dblp.org/rec/conf/dac/ChenCCKYWS17"}, "url": "URL#2518304"}, {"@score": "1", "@id": "2518305", "info": {"authors": {"author": [{"@pid": "35/8471", "text": "Tseng-Yi Chen"}, {"@pid": "49/2395", "text": "Yuan-Hao Chang 0001"}, {"@pid": "119/1668", "text": "Yuan-Hung Kuan"}, {"@pid": "73/5531", "text": "Yu-Ming Chang"}]}, "title": "VirtualGC: Enabling Erase-free Garbage Collection to Upgrade the Performance of Rewritable SLC NAND Flash Memory.", "venue": "DAC", "pages": "25:1-25:6", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/ChenCKC17", "doi": "10.1145/3061639.3062339", "ee": "https://doi.org/10.1145/3061639.3062339", "url": "https://dblp.org/rec/conf/dac/ChenCKC17"}, "url": "URL#2518305"}, {"@score": "1", "@id": "2518306", "info": {"authors": {"author": [{"@pid": "155/4842", "text": "Shuo-Han Chen"}, {"@pid": "69/7018", "text": "Yen-Ting Chen"}, {"@pid": "25/1656", "text": "Hsin-Wen Wei"}, {"@pid": "16/5006", "text": "Wei-Kuan Shih"}]}, "title": "Boosting the Performance of 3D Charge Trap NAND Flash with Asymmetric Feature Process Size Characteristic.", "venue": "DAC", "pages": "83:1-83:6", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/ChenCWS17", "doi": "10.1145/3061639.3062209", "ee": "https://doi.org/10.1145/3061639.3062209", "url": "https://dblp.org/rec/conf/dac/ChenCWS17"}, "url": "URL#2518306"}, {"@score": "1", "@id": "2518307", "info": {"authors": {"author": [{"@pid": "202/9575", "text": "Kuan-Jung Chen"}, {"@pid": "202/9509", "text": "Yu-Kai Chuang"}, {"@pid": "202/9477", "text": "Bo-Yi Yu"}, {"@pid": "53/8857", "text": "Shao-Yun Fang"}]}, "title": "Minimizing Cluster Number with Clip Shifting in Hotspot Pattern Classification.", "venue": "DAC", "pages": "63:1-63:6", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/ChenCYF17", "doi": "10.1145/3061639.3062283", "ee": "https://doi.org/10.1145/3061639.3062283", "url": "https://dblp.org/rec/conf/dac/ChenCYF17"}, "url": "URL#2518307"}, {"@score": "1", "@id": "2518308", "info": {"authors": {"author": [{"@pid": "87/2517", "text": "Ren Chen"}, {"@pid": "p/ViktorKPrasanna", "text": "Viktor K. Prasanna"}]}, "title": "Optimal Circuits for Parallel Bit Reversal.", "venue": "DAC", "pages": "73:1-73:6", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/ChenP17", "doi": "10.1145/3061639.3062295", "ee": "https://doi.org/10.1145/3061639.3062295", "url": "https://dblp.org/rec/conf/dac/ChenP17"}, "url": "URL#2518308"}, {"@score": "1", "@id": "2518309", "info": {"authors": {"author": [{"@pid": "68/9945", "text": "Jianli Chen"}, {"@pid": "193/3138", "text": "Ziran Zhu"}, {"@pid": "80/773", "text": "Wenxing Zhu"}, {"@pid": "c/YaoWenChang", "text": "Yao-Wen Chang"}]}, "title": "Toward Optimal Legalization for Mixed-Cell-Height Circuit Designs.", "venue": "DAC", "pages": "52:1-52:6", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/ChenZZC17", "doi": "10.1145/3061639.3062330", "ee": "https://doi.org/10.1145/3061639.3062330", "url": "https://dblp.org/rec/conf/dac/ChenZZC17"}, "url": "URL#2518309"}, {"@score": "1", "@id": "2518310", "info": {"authors": {"author": [{"@pid": "82/104", "text": "Ming Cheng"}, {"@pid": "160/1534", "text": "Lixue Xia"}, {"@pid": "07/4259", "text": "Zhenhua Zhu"}, {"@pid": "58/3467-3", "text": "Yi Cai 0003"}, {"@pid": "x/YuanXie", "text": "Yuan Xie 0001"}, {"@pid": "w/YuWang2", "text": "Yu Wang 0002"}, {"@pid": "94/1128", "text": "Huazhong Yang"}]}, "title": "TIME: A Training-in-memory Architecture for Memristor-based Deep Neural Networks.", "venue": "DAC", "pages": "26:1-26:6", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/ChengXZC0WY17", "doi": "10.1145/3061639.3062326", "ee": "https://doi.org/10.1145/3061639.3062326", "url": "https://dblp.org/rec/conf/dac/ChengXZC0WY17"}, "url": "URL#2518310"}, {"@score": "1", "@id": "2518311", "info": {"authors": {"author": [{"@pid": "170/0137", "text": "Wei-Lun Chiu"}, {"@pid": "96/1943", "text": "Iris Hui-Ru Jiang"}, {"@pid": "170/0142", "text": "Chien-Pang Lu"}, {"@pid": "202/9633", "text": "Yu-Tung Chang"}]}, "title": "Power and Area Efficient Hold Time Fixing by Free Metal Segment Allocation.", "venue": "DAC", "pages": "64:1-64:6", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/ChiuJLC17", "doi": "10.1145/3061639.3062303", "ee": "https://doi.org/10.1145/3061639.3062303", "url": "https://dblp.org/rec/conf/dac/ChiuJLC17"}, "url": "URL#2518311"}, {"@score": "1", "@id": "2518312", "info": {"authors": {"author": [{"@pid": "130/9710", "text": "Yeongpil Cho"}, {"@pid": "130/9723", "text": "Donghyun Kwon"}, {"@pid": "65/3751", "text": "Yunheung Paek"}]}, "title": "Instruction-Level Data Isolation for the Kernel on ARM.", "venue": "DAC", "pages": "26:1-26:6", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/ChoKP17", "doi": "10.1145/3061639.3062267", "ee": "https://doi.org/10.1145/3061639.3062267", "url": "https://dblp.org/rec/conf/dac/ChoKP17"}, "url": "URL#2518312"}, {"@score": "1", "@id": "2518313", "info": {"authors": {"author": [{"@pid": "c/JasonCong", "text": "Jason Cong"}, {"@pid": "24/4134-4", "text": "Peng Wei 0004"}, {"@pid": "144/6124", "text": "Cody Hao Yu"}, {"@pid": "150/9436", "text": "Peipei Zhou 0001"}]}, "title": "Bandwidth Optimization Through On-Chip Memory Restructuring for HLS.", "venue": "DAC", "pages": "43:1-43:6", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/CongWYZ17", "doi": "10.1145/3061639.3062208", "ee": "https://doi.org/10.1145/3061639.3062208", "url": "https://dblp.org/rec/conf/dac/CongWYZ17"}, "url": "URL#2518313"}, {"@score": "1", "@id": "2518314", "info": {"authors": {"author": [{"@pid": "161/0133", "text": "Alessandro Danese"}, {"@pid": "202/9593", "text": "Nicol\u00f2 Dalla Riva"}, {"@pid": "84/2047", "text": "Graziano Pravadelli"}]}, "title": "A-TEAM: Automatic template-based assertion miner.", "venue": "DAC", "pages": "37:1-37:6", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/DaneseRP17", "doi": "10.1145/3061639.3062206", "ee": "https://doi.org/10.1145/3061639.3062206", "url": "https://dblp.org/rec/conf/dac/DaneseRP17"}, "url": "URL#2518314"}, {"@score": "1", "@id": "2518315", "info": {"authors": {"author": [{"@pid": "13/2574", "text": "Suman Datta"}, {"@pid": "99/2538", "text": "Alan C. Seabaugh"}, {"@pid": "62/3778", "text": "Michael T. Niemier"}, {"@pid": "60/4440", "text": "Arijit Raychowdhury"}, {"@pid": "202/9605", "text": "Darrell Schlom"}, {"@pid": "117/9108", "text": "Debdeep Jena"}, {"@pid": "131/2037", "text": "Huili Grace Xing"}, {"@pid": "48/6697", "text": "H.-S. Philip Wong"}, {"@pid": "05/3799", "text": "Eric Pop"}, {"@pid": "70/4055", "text": "Sayeef S. Salahuddin"}, {"@pid": "97/7449", "text": "Sumeet Kumar Gupta"}, {"@pid": "202/9520", "text": "Supratik Guha"}]}, "title": "In Quest of the Next Information Processing Substrate: Extended Abstract: Invited.", "venue": "DAC", "pages": "17:1-17:6", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/DattaSNRSJXWPSG17", "doi": "10.1145/3061639.3072953", "ee": "https://doi.org/10.1145/3061639.3072953", "url": "https://dblp.org/rec/conf/dac/DattaSNRSJXWPSG17"}, "url": "URL#2518315"}, {"@score": "1", "@id": "2518316", "info": {"authors": {"author": [{"@pid": "84/11470", "text": "Bhavya K. Daya"}, {"@pid": "86/2160", "text": "Li-Shiuan Peh"}, {"@pid": "c/AnanthaChandrakasan", "text": "Anantha P. Chandrakasan"}]}, "title": "Low-Power On-Chip Network Providing Guaranteed Services for Snoopy Coherent and Artificial Neural Network Systems.", "venue": "DAC", "pages": "87:1-87:6", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/DayaPC17", "doi": "10.1145/3061639.3062278", "ee": "https://doi.org/10.1145/3061639.3062278", "url": "https://dblp.org/rec/conf/dac/DayaPC17"}, "url": "URL#2518316"}, {"@score": "1", "@id": "2518317", "info": {"authors": {"author": [{"@pid": "118/8568", "text": "Peter Debacker"}, {"@pid": "145/7573", "text": "Kwangsoo Han"}, {"@pid": "k/AndrewBKahng", "text": "Andrew B. Kahng"}, {"@pid": "29/6859-1", "text": "Hyein Lee 0001"}, {"@pid": "61/4532", "text": "Praveen Raghavan"}, {"@pid": "187/8350", "text": "Lutong Wang"}]}, "title": "Vertical M1 Routing-Aware Detailed Placement for Congestion and Wirelength Reduction in Sub-10nm Nodes.", "venue": "DAC", "pages": "51:1-51:6", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/DebackerHKLRW17", "doi": "10.1145/3061639.3062338", "ee": "https://doi.org/10.1145/3061639.3062338", "url": "https://dblp.org/rec/conf/dac/DebackerHKLRW17"}, "url": "URL#2518317"}, {"@score": "1", "@id": "2518318", "info": {"authors": {"author": [{"@pid": "153/0574", "text": "Ghada Dessouky"}, {"@pid": "137/9430", "text": "Shaza Zeitouni"}, {"@pid": "149/2426", "text": "Thomas Nyman"}, {"@pid": "30/9784", "text": "Andrew Paverd"}, {"@pid": "73/7564", "text": "Lucas Davi"}, {"@pid": "17/9767", "text": "Patrick Koeberl"}, {"@pid": "39/2508", "text": "N. Asokan"}, {"@pid": "s/AhmadRezaSadeghi", "text": "Ahmad-Reza Sadeghi"}]}, "title": "LO-FAT: Low-Overhead Control Flow ATtestation in Hardware.", "venue": "DAC", "pages": "24:1-24:6", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/DessoukyZNPDKAS17", "doi": "10.1145/3061639.3062276", "ee": "https://doi.org/10.1145/3061639.3062276", "url": "https://dblp.org/rec/conf/dac/DessoukyZNPDKAS17"}, "url": "URL#2518318"}, {"@score": "1", "@id": "2518319", "info": {"authors": {"author": [{"@pid": "52/7950", "text": "Moslem Didehban"}, {"@pid": "202/9595", "text": "Sai Ram Dheeraj Lokam"}, {"@pid": "74/1669", "text": "Aviral Shrivastava"}]}, "title": "InCheck: An In-application Recovery Scheme for Soft Errors.", "venue": "DAC", "pages": "40:1-40:6", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/DidehbanLS17", "doi": "10.1145/3061639.3062265", "ee": "https://doi.org/10.1145/3061639.3062265", "url": "https://dblp.org/rec/conf/dac/DidehbanLS17"}, "url": "URL#2518319"}, {"@score": "1", "@id": "2518320", "info": {"authors": {"author": [{"@pid": "202/9581", "text": "Yajuan Du"}, {"@pid": "00/5984-1", "text": "Qiao Li 0001"}, {"@pid": "09/6041", "text": "Liang Shi"}, {"@pid": "z/DeqingZou", "text": "Deqing Zou"}, {"@pid": "98/4156", "text": "Hai Jin 0001"}, {"@pid": "x/ChunJasonXue", "text": "Chun Jason Xue"}]}, "title": "Reducing LDPC Soft Sensing Latency by Lightweight Data Refresh for Flash Read Performance Improvement.", "venue": "DAC", "pages": "23:1-23:6", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/DuLSZJX17", "doi": "10.1145/3061639.3062309", "ee": "https://doi.org/10.1145/3061639.3062309", "url": "https://dblp.org/rec/conf/dac/DuLSZJX17"}, "url": "URL#2518320"}, {"@score": "1", "@id": "2518321", "info": {"authors": {"author": [{"@pid": "184/7289", "text": "Vladimir Dubikhin"}, {"@pid": "89/3161", "text": "Chris J. Myers"}, {"@pid": "95/3799", "text": "Danil Sokolov"}, {"@pid": "202/9573", "text": "Ioannis Syranidis"}, {"@pid": "83/4837", "text": "Alexandre Yakovlev"}]}, "title": "Advances in Formal Methods for the Design of Analog/Mixed-Signal Systems: Invited.", "venue": "DAC", "pages": "36:1-36:6", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/DubikhinMSSY17", "doi": "10.1145/3061639.3072945", "ee": "https://doi.org/10.1145/3061639.3072945", "url": "https://dblp.org/rec/conf/dac/DubikhinMSSY17"}, "url": "URL#2518321"}, {"@score": "1", "@id": "2518322", "info": {"authors": {"author": [{"@pid": "152/3601", "text": "Karthi Duraisamy"}, {"@pid": "72/5422-1", "text": "Hao Lu 0001"}, {"@pid": "17/7010", "text": "Partha Pratim Pande"}, {"@pid": "k/AnantharamanKalyanaraman", "text": "Ananth Kalyanaraman"}]}, "title": "Accelerating Graph Community Detection with Approximate Updates via an Energy-Efficient NoC.", "venue": "DAC", "pages": "89:1-89:6", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/DuraisamyLPK17", "doi": "10.1145/3061639.3062194", "ee": "https://doi.org/10.1145/3061639.3062194", "url": "https://dblp.org/rec/conf/dac/DuraisamyLPK17"}, "url": "URL#2518322"}, {"@score": "1", "@id": "2518323", "info": {"authors": {"author": [{"@pid": "68/11211", "text": "Raj Gautam Dutta"}, {"@pid": "13/10726", "text": "Xiaolong Guo"}, {"@pid": "38/5156-2", "text": "Teng Zhang 0002"}, {"@pid": "86/3876", "text": "Kevin A. Kwiat"}, {"@pid": "45/9386", "text": "Charles A. Kamhoua"}, {"@pid": "194/3916", "text": "Laurent Njilla"}, {"@pid": "34/756", "text": "Yier Jin"}]}, "title": "Estimation of Safe Sensor Measurements of Autonomous System Under Attack.", "venue": "DAC", "pages": "46:1-46:6", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/DuttaGZKKNJ17", "doi": "10.1145/3061639.3062241", "ee": "https://doi.org/10.1145/3061639.3062241", "url": "https://dblp.org/rec/conf/dac/DuttaGZKKNJ17"}, "url": "URL#2518323"}, {"@score": "1", "@id": "2518324", "info": {"authors": {"author": [{"@pid": "180/6649", "text": "M. Amimul Ehsan"}, {"@pid": "72/7426", "text": "Hongyu An"}, {"@pid": "23/759", "text": "Zhen Zhou"}, {"@pid": "19/1969-2", "text": "Yang Yi 0002"}]}, "title": "Adaptation of Enhanced TSV Capacitance as Membrane Property in 3D Brain-inspired Computing System.", "venue": "DAC", "pages": "86:1-86:6", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/EhsanAZ017", "doi": "10.1145/3061639.3062196", "ee": "https://doi.org/10.1145/3061639.3062196", "url": "https://dblp.org/rec/conf/dac/EhsanAZ017"}, "url": "URL#2518324"}, {"@score": "1", "@id": "2518325", "info": {"authors": {"author": {"@pid": "127/9041", "text": "Rickard Ewetz"}}, "title": "A Clock Tree Optimization Framework with Predictable Timing Quality.", "venue": "DAC", "pages": "72:1-72:6", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/Ewetz17", "doi": "10.1145/3061639.3062184", "ee": "https://doi.org/10.1145/3061639.3062184", "url": "https://dblp.org/rec/conf/dac/Ewetz17"}, "url": "URL#2518325"}, {"@score": "1", "@id": "2518326", "info": {"authors": {"author": [{"@pid": "123/7057", "text": "Andrew Ferraiuolo"}, {"@pid": "184/1257", "text": "Weizhe Hua"}, {"@pid": "m/AndrewCMyers", "text": "Andrew C. Myers"}, {"@pid": "09/5657", "text": "G. Edward Suh"}]}, "title": "Secure Information Flow Verification with Mutable Dependent Types.", "venue": "DAC", "pages": "6:1-6:6", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/FerraiuoloHMS17", "doi": "10.1145/3061639.3062316", "ee": "https://doi.org/10.1145/3061639.3062316", "url": "https://dblp.org/rec/conf/dac/FerraiuoloHMS17"}, "url": "URL#2518326"}, {"@score": "1", "@id": "2518327", "info": {"authors": {"author": [{"@pid": "139/2573", "text": "Raviv Gal"}, {"@pid": "63/11026", "text": "Einat Kermany"}, {"@pid": "169/7280", "text": "Bilal Saleh"}, {"@pid": "18/4730", "text": "Avi Ziv"}, {"@pid": "78/1570", "text": "Michael L. Behm"}, {"@pid": "02/9517", "text": "Bryan G. Hickerson"}]}, "title": "Template Aware Coverage: Taking Coverage Analysis to the Next Level.", "venue": "DAC", "pages": "36:1-36:6", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/GalKSZBH17", "doi": "10.1145/3061639.3062324", "ee": "https://doi.org/10.1145/3061639.3062324", "url": "https://dblp.org/rec/conf/dac/GalKSZBH17"}, "url": "URL#2518327"}, {"@score": "1", "@id": "2518328", "info": {"authors": {"author": [{"@pid": "34/3147", "text": "Shrikanth Ganapathy"}, {"@pid": "03/1357", "text": "John Kalamatianos"}, {"@pid": "202/9482", "text": "Keith Kasprak"}, {"@pid": "39/2294", "text": "Steven Raasch"}]}, "title": "On Characterizing Near-Threshold SRAM Failures in FinFET Technology.", "venue": "DAC", "pages": "53:1-53:6", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/GanapathyKKR17", "doi": "10.1145/3061639.3062292", "ee": "https://doi.org/10.1145/3061639.3062292", "url": "https://dblp.org/rec/conf/dac/GanapathyKKR17"}, "url": "URL#2518328"}, {"@score": "1", "@id": "2518329", "info": {"authors": {"author": [{"@pid": "160/1657", "text": "Anteneh Gebregiorgis"}, {"@pid": "24/9547", "text": "Saman Kiamehr"}, {"@pid": "55/3589", "text": "Mehdi Baradaran Tahoori"}]}, "title": "Error Propagation Aware Timing Relaxation For Approximate Near Threshold Computing.", "venue": "DAC", "pages": "77:1-77:6", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/GebregiorgisKT17", "doi": "10.1145/3061639.3062240", "ee": "https://doi.org/10.1145/3061639.3062240", "url": "https://dblp.org/rec/conf/dac/GebregiorgisKT17"}, "url": "URL#2518329"}, {"@score": "1", "@id": "2518330", "info": {"authors": {"author": [{"@pid": "57/2594", "text": "Emil Gizdarski"}, {"@pid": "36/629", "text": "Peter Wohl"}, {"@pid": "85/4452", "text": "John A. Waicukauski"}]}, "title": "A New Paradigm for Synthesis of Linear Decompressors.", "venue": "DAC", "pages": "39:1-39:6", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/GizdarskiWW17", "doi": "10.1145/3061639.3062190", "ee": "https://doi.org/10.1145/3061639.3062190", "url": "https://dblp.org/rec/conf/dac/GizdarskiWW17"}, "url": "URL#2518330"}, {"@score": "1", "@id": "2518331", "info": {"authors": {"author": [{"@pid": "156/6743", "text": "Fan Gong"}, {"@pid": "97/3791", "text": "Lei Ju"}, {"@pid": "70/10862", "text": "Deshan Zhang"}, {"@pid": "73/11467", "text": "Mengying Zhao"}, {"@pid": "99/6654", "text": "Zhiping Jia"}]}, "title": "Cooperative DVFS for energy-efficient HEVC decoding on embedded CPU-GPU architecture.", "venue": "DAC", "pages": "42:1-42:6", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/GongJZZJ17", "doi": "10.1145/3061639.3062216", "ee": "https://doi.org/10.1145/3061639.3062216", "url": "https://dblp.org/rec/conf/dac/GongJZZJ17"}, "url": "URL#2518331"}, {"@score": "1", "@id": "2518332", "info": {"authors": {"author": [{"@pid": "151/2460", "text": "Andreas Grimmer"}, {"@pid": "83/8861", "text": "Werner Haselmayr"}, {"@pid": "29/5554", "text": "Andreas Springer"}, {"@pid": "98/1744", "text": "Robert Wille"}]}, "title": "A Discrete Model for Networked Labs-on-Chips: Linking the Physical World to Design Automation.", "venue": "DAC", "pages": "50:1-50:6", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/GrimmerHSW17", "doi": "10.1145/3061639.3062186", "ee": "https://doi.org/10.1145/3061639.3062186", "url": "https://dblp.org/rec/conf/dac/GrimmerHSW17"}, "url": "URL#2518332"}, {"@score": "1", "@id": "2518333", "info": {"authors": {"author": [{"@pid": "184/7513", "text": "Jiangyuan Gu"}, {"@pid": "98/3428", "text": "Shouyi Yin"}, {"@pid": "39/6160", "text": "Shaojun Wei"}]}, "title": "Stress-Aware Loops Mapping on CGRAs with Considering NBTI Aging Effect.", "venue": "DAC", "pages": "40:1-40:6", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/GuYW17", "doi": "10.1145/3061639.3062322", "ee": "https://doi.org/10.1145/3061639.3062322", "url": "https://dblp.org/rec/conf/dac/GuYW17"}, "url": "URL#2518333"}, {"@score": "1", "@id": "2518334", "info": {"authors": {"author": [{"@pid": "181/9179", "text": "Zimu Guo"}, {"@pid": "15/1040", "text": "Xiaolin Xu"}, {"@pid": "t/MohammadTehranipoor", "text": "Mark M. Tehranipoor"}, {"@pid": "02/8217", "text": "Domenic Forte"}]}, "title": "FFD: A Framework for Fake Flash Detection.", "venue": "DAC", "pages": "8:1-8:6", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/GuoXTF17", "doi": "10.1145/3061639.3062249", "ee": "https://doi.org/10.1145/3061639.3062249", "url": "https://dblp.org/rec/conf/dac/GuoXTF17"}, "url": "URL#2518334"}, {"@score": "1", "@id": "2518335", "info": {"authors": {"author": [{"@pid": "49/6983-2", "text": "Nikhil Gupta 0002"}, {"@pid": "81/4345", "text": "Fei Chen"}, {"@pid": "134/5020", "text": "Nektarios Georgios Tsoutsos"}, {"@pid": "56/1494", "text": "Michail Maniatakos"}]}, "title": "ObfusCADe: Obfuscating Additive Manufacturing CAD Models Against Counterfeiting: Invited.", "venue": "DAC", "pages": "82:1-82:6", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/GuptaCTM17", "doi": "10.1145/3061639.3079847", "ee": "https://doi.org/10.1145/3061639.3079847", "url": "https://dblp.org/rec/conf/dac/GuptaCTM17"}, "url": "URL#2518335"}, {"@score": "1", "@id": "2518336", "info": {"authors": {"author": [{"@pid": "g/ManishGupta-10", "text": "Manish Gupta 0010"}, {"@pid": "17/5090", "text": "Daniel Lowell"}, {"@pid": "03/1357", "text": "John Kalamatianos"}, {"@pid": "39/2294", "text": "Steven Raasch"}, {"@pid": "40/5734", "text": "Vilas Sridharan"}, {"@pid": "t/DeanMTullsen", "text": "Dean M. Tullsen"}, {"@pid": "213/9138-1", "text": "Rajesh K. Gupta 0001"}]}, "title": "Compiler Techniques to Reduce the Synchronization Overhead of GPU Redundant Multithreading.", "venue": "DAC", "pages": "65:1-65:6", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/GuptaLKRSTG17", "doi": "10.1145/3061639.3062212", "ee": "https://doi.org/10.1145/3061639.3062212", "url": "https://dblp.org/rec/conf/dac/GuptaLKRSTG17"}, "url": "URL#2518336"}, {"@score": "1", "@id": "2518337", "info": {"authors": {"author": [{"@pid": "16/9207", "text": "Sebastian Haas"}, {"@pid": "125/0446", "text": "Tobias Seifert"}, {"@pid": "119/3702", "text": "Benedikt N\u00f6then"}, {"@pid": "35/9749", "text": "Stefan Scholze"}, {"@pid": "19/9430", "text": "Sebastian H\u00f6ppner"}, {"@pid": "180/3843", "text": "Andreas Dixius"}, {"@pid": "15/10346", "text": "Esther P\u00e9rez Adeva"}, {"@pid": "174/9936", "text": "Thomas R. Augustin"}, {"@pid": "143/0991", "text": "Friedrich Pauls"}, {"@pid": "176/1190", "text": "Sadia Moriam"}, {"@pid": "180/3667", "text": "Mattis Hasler"}, {"@pid": "86/10509", "text": "Erik Fischer"}, {"@pid": "67/6351-14", "text": "Yong Chen 0014"}, {"@pid": "45/3588", "text": "Emil Mat\u00fas"}, {"@pid": "37/8190", "text": "Georg Ellguth"}, {"@pid": "41/5344-2", "text": "Stephan Hartmann 0002"}, {"@pid": "25/9853", "text": "Stefan Schiefer"}, {"@pid": "126/1799", "text": "Love Cederstr\u00f6m"}, {"@pid": "27/3968", "text": "Dennis Walter"}, {"@pid": "22/1343", "text": "Stephan Henker"}, {"@pid": "46/10393", "text": "Stefan H\u00e4nzsche"}, {"@pid": "56/9433", "text": "Johannes Uhlig"}, {"@pid": "70/8189", "text": "Holger Eisenreich"}, {"@pid": "172/4449", "text": "Stefan Weithoffer"}, {"@pid": "48/6980", "text": "Norbert Wehn"}, {"@pid": "13/3855", "text": "Ren\u00e9 Sch\u00fcffny"}, {"@pid": "44/6754", "text": "Christian Mayr 0001"}, {"@pid": "f/GFettweis", "text": "Gerhard P. Fettweis"}]}, "title": "A Heterogeneous SDR MPSoC in 28 nm CMOS for Low-Latency Wireless Applications.", "venue": "DAC", "pages": "47:1-47:6", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/HaasSNSHDAAPMHF17", "doi": "10.1145/3061639.3062188", "ee": "https://doi.org/10.1145/3061639.3062188", "url": "https://dblp.org/rec/conf/dac/HaasSNSHDAAPMHF17"}, "url": "URL#2518337"}, {"@score": "1", "@id": "2518338", "info": {"authors": {"author": [{"@pid": "191/2451", "text": "Muhammad Abdullah Hanif"}, {"@pid": "10/9281", "text": "Rehan Hafiz"}, {"@pid": "25/2826", "text": "Osman Hasan"}, {"@pid": "s/MuhammadShafique", "text": "Muhammad Shafique 0001"}]}, "title": "QuAd: Design and Analysis of Quality-Area Optimal Low-Latency Approximate Adders.", "venue": "DAC", "pages": "42:1-42:6", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/HanifHHS17", "doi": "10.1145/3061639.3062306", "ee": "https://doi.org/10.1145/3061639.3062306", "url": "https://dblp.org/rec/conf/dac/HanifHHS17"}, "url": "URL#2518338"}, {"@score": "1", "@id": "2518339", "info": {"authors": {"author": [{"@pid": "202/9476", "text": "Wenjian He"}, {"@pid": "50/1928", "text": "Sanjeev Das"}, {"@pid": "10/4661-12", "text": "Wei Zhang 0012"}, {"@pid": "51/3710-3", "text": "Yang Liu 0003"}]}, "title": "No-Jump-into-Basic-Block: Enforce Basic Block CFI on the Fly for Real-world Binaries.", "venue": "DAC", "pages": "23:1-23:6", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/HeDZL17", "doi": "10.1145/3061639.3062291", "ee": "https://doi.org/10.1145/3061639.3062291", "url": "https://dblp.org/rec/conf/dac/HeDZL17"}, "url": "URL#2518339"}, {"@score": "1", "@id": "2518340", "info": {"authors": {"author": [{"@pid": "152/9000", "text": "Maryam Hemmati"}, {"@pid": "30/2173", "text": "Morteza Biglari-Abhari"}, {"@pid": "69/1858", "text": "Sma\u00efl Niar"}, {"@pid": "93/6628", "text": "Stevan Berber"}]}, "title": "Real-Time Multi-Scale Pedestrian Detection for Driver Assistance Systems.", "venue": "DAC", "pages": "49:1-49:6", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/HemmatiBNB17", "doi": "10.1145/3061639.3062308", "ee": "https://doi.org/10.1145/3061639.3062308", "url": "https://dblp.org/rec/conf/dac/HemmatiBNB17"}, "url": "URL#2518340"}, {"@score": "1", "@id": "2518341", "info": {"authors": {"author": [{"@pid": "202/9580", "text": "Seongwoo Hong"}, {"@pid": "202/9619", "text": "Suk-Won Kim"}, {"@pid": "67/3028-2", "text": "Young-Jin Kim 0002"}]}, "title": "3 Channel Dependency-Based Power Model for Mobile AMOLED Displays.", "venue": "DAC", "pages": "4:1-4:6", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/HongKK17", "doi": "10.1145/3061639.3062181", "ee": "https://doi.org/10.1145/3061639.3062181", "url": "https://dblp.org/rec/conf/dac/HongKK17"}, "url": "URL#2518341"}, {"@score": "1", "@id": "2518342", "info": {"authors": {"author": [{"@pid": "202/9484", "text": "Hyesun Hong"}, {"@pid": "59/2601", "text": "Hyunok Oh"}, {"@pid": "h/SoonhoiHa", "text": "Soonhoi Ha"}]}, "title": "Hierarchical Dataflow Modeling of Iterative Applications.", "venue": "DAC", "pages": "39:1-39:6", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/HongOH17", "doi": "10.1145/3061639.3062260", "ee": "https://doi.org/10.1145/3061639.3062260", "url": "https://dblp.org/rec/conf/dac/HongOH17"}, "url": "URL#2518342"}, {"@score": "1", "@id": "2518343", "info": {"authors": {"author": [{"@pid": "202/9522", "text": "Fateme S. Hosseini"}, {"@pid": "199/8782", "text": "Pouya Fotouhi"}, {"@pid": "06/4401", "text": "Chengmo Yang"}, {"@pid": "g/GuangRGao", "text": "Guang R. Gao"}]}, "title": "Leveraging Compiler Optimizations to Reduce Runtime Fault Recovery Overhead.", "venue": "DAC", "pages": "20:1-20:6", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/HosseiniFYG17", "doi": "10.1145/3061639.3062273", "ee": "https://doi.org/10.1145/3061639.3062273", "url": "https://dblp.org/rec/conf/dac/HosseiniFYG17"}, "url": "URL#2518343"}, {"@score": "1", "@id": "2518344", "info": {"authors": {"author": [{"@pid": "154/2980", "text": "Kuo-Kai Hsieh"}, {"@pid": "w/LiCWang", "text": "Li-C. Wang"}, {"@pid": "36/6699-16", "text": "Wen Chen 0016"}, {"@pid": "76/6363", "text": "Jayanta Bhadra"}]}, "title": "Learning to Produce Direct Tests for Security Verification Using Constrained Process Discovery.", "venue": "DAC", "pages": "34:1-34:6", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/HsiehWCB17", "doi": "10.1145/3061639.3062271", "ee": "https://doi.org/10.1145/3061639.3062271", "url": "https://dblp.org/rec/conf/dac/HsiehWCB17"}, "url": "URL#2518344"}, {"@score": "1", "@id": "2518345", "info": {"authors": {"author": [{"@pid": "41/4627", "text": "Yu-Chen Huang"}, {"@pid": "c/YaoWenChang", "text": "Yao-Wen Chang"}]}, "title": "Fogging Effect Aware Placement in Electron Beam Lithography.", "venue": "DAC", "pages": "53:1-53:6", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/HuangC17", "doi": "10.1145/3061639.3062252", "ee": "https://doi.org/10.1145/3061639.3062252", "url": "https://dblp.org/rec/conf/dac/HuangC17"}, "url": "URL#2518345"}, {"@score": "1", "@id": "2518346", "info": {"authors": {"author": [{"@pid": "130/1344", "text": "Chau-Chin Huang"}, {"@pid": "170/0147", "text": "Bo-Qiao Lin"}, {"@pid": "149/7976", "text": "Hsin-Ying Lee"}, {"@pid": "c/YaoWenChang", "text": "Yao-Wen Chang"}, {"@pid": "202/9528", "text": "Kuo-Sheng Wu"}, {"@pid": "202/9474", "text": "Jun-Zhi Yang"}]}, "title": "Graph-Based Logic Bit Slicing for Datapath-Aware Placement.", "venue": "DAC", "pages": "71:1-71:6", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/HuangLLCWY17", "doi": "10.1145/3061639.3062254", "ee": "https://doi.org/10.1145/3061639.3062254", "url": "https://dblp.org/rec/conf/dac/HuangLLCWY17"}, "url": "URL#2518346"}, {"@score": "1", "@id": "2518347", "info": {"authors": {"author": [{"@pid": "202/9634", "text": "Kuan-Yen Huang"}, {"@pid": "202/9578", "text": "Ting-Yu Shen"}, {"@pid": "l/ChienMoJamesLi", "text": "Chien-Mo James Li"}]}, "title": "Test Methodology for Dual-rail Asynchronous Circuits.", "venue": "DAC", "pages": "37:1-37:6", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/HuangSL17", "doi": "10.1145/3061639.3062325", "ee": "https://doi.org/10.1145/3061639.3062325", "url": "https://dblp.org/rec/conf/dac/HuangSL17"}, "url": "URL#2518347"}, {"@score": "1", "@id": "2518348", "info": {"authors": {"author": [{"@pid": "139/8964", "text": "Mohsen Imani"}, {"@pid": "202/9498", "text": "Saransh Gupta"}, {"@pid": "s/TajanaSimunic", "text": "Tajana Rosing"}]}, "title": "Ultra-Efficient Processing In-Memory for Data Intensive Applications.", "venue": "DAC", "pages": "6:1-6:6", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/ImaniGR17", "doi": "10.1145/3061639.3062337", "ee": "https://doi.org/10.1145/3061639.3062337", "url": "https://dblp.org/rec/conf/dac/ImaniGR17"}, "url": "URL#2518348"}, {"@score": "1", "@id": "2518349", "info": {"authors": {"author": [{"@pid": "139/8964", "text": "Mohsen Imani"}, {"@pid": "199/8649", "text": "Daniel Peroni"}, {"@pid": "s/TajanaSimunic", "text": "Tajana Rosing"}]}, "title": "CFPU: Configurable Floating Point Multiplier for Energy-Efficient Computing.", "venue": "DAC", "pages": "76:1-76:6", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/ImaniPR17", "doi": "10.1145/3061639.3062210", "ee": "https://doi.org/10.1145/3061639.3062210", "url": "https://dblp.org/rec/conf/dac/ImaniPR17"}, "url": "URL#2518349"}, {"@score": "1", "@id": "2518350", "info": {"authors": {"author": [{"@pid": "170/2996", "text": "Tianyu Jia"}, {"@pid": "97/3763", "text": "Russ Joseph"}, {"@pid": "20/6440-1", "text": "Jie Gu 0001"}]}, "title": "Greybox Design Methodology: A Program Driven Hardware Co-optimization with Ultra-Dynamic Clock Management.", "venue": "DAC", "pages": "48:1-48:6", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/JiaJG17", "doi": "10.1145/3061639.3062255", "ee": "https://doi.org/10.1145/3061639.3062255", "url": "https://dblp.org/rec/conf/dac/JiaJG17"}, "url": "URL#2518350"}, {"@score": "1", "@id": "2518351", "info": {"authors": {"author": [{"@pid": "174/2066", "text": "Manupa Karunaratne"}, {"@pid": "202/9658", "text": "Aditi Kulkarni Mohite"}, {"@pid": "22/5985", "text": "Tulika Mitra"}, {"@pid": "86/2160", "text": "Li-Shiuan Peh"}]}, "title": "HyCUBE: A CGRA with Reconfigurable Single-cycle Multi-hop Interconnect.", "venue": "DAC", "pages": "45:1-45:6", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/KarunaratneMMP17", "doi": "10.1145/3061639.3062262", "ee": "https://doi.org/10.1145/3061639.3062262", "url": "https://dblp.org/rec/conf/dac/KarunaratneMMP17"}, "url": "URL#2518351"}, {"@score": "1", "@id": "2518352", "info": {"authors": {"author": [{"@pid": "11/3291-1", "text": "Mehmet Kayaalp 0001"}, {"@pid": "169/7381", "text": "Khaled N. Khasawneh"}, {"@pid": "202/9534", "text": "Hodjat Asghari Esfeden"}, {"@pid": "41/9256", "text": "Jesse Elwell"}, {"@pid": "86/2654", "text": "Nael B. Abu-Ghazaleh"}, {"@pid": "p/DmitryVPonomarev", "text": "Dmitry V. Ponomarev"}, {"@pid": "99/6904", "text": "Aamer Jaleel"}]}, "title": "RIC: Relaxed Inclusion Caches for Mitigating LLC Side-Channel Attacks.", "venue": "DAC", "pages": "7:1-7:6", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/KayaalpKEEAPJ17", "doi": "10.1145/3061639.3062313", "ee": "https://doi.org/10.1145/3061639.3062313", "url": "https://dblp.org/rec/conf/dac/KayaalpKEEAPJ17"}, "url": "URL#2518352"}, {"@score": "1", "@id": "2518353", "info": {"authors": {"author": [{"@pid": "202/9571", "text": "Punit Khanna"}, {"@pid": "37/4129", "text": "Chester Rebeiro"}, {"@pid": "89/5237", "text": "Aritra Hazra"}]}, "title": "XFC: A Framework for eXploitable Fault Characterization in Block Ciphers.", "venue": "DAC", "pages": "8:1-8:6", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/KhannaRH17", "doi": "10.1145/3061639.3062340", "ee": "https://doi.org/10.1145/3061639.3062340", "url": "https://dblp.org/rec/conf/dac/KhannaRH17"}, "url": "URL#2518353"}, {"@score": "1", "@id": "2518354", "info": {"authors": {"author": [{"@pid": "09/9032", "text": "C\u00e9dric Killian"}, {"@pid": "52/174", "text": "Daniel Chillet"}, {"@pid": "44/1238", "text": "S\u00e9bastien Le Beux"}, {"@pid": "199/8730", "text": "Van-Dung Pham"}, {"@pid": "28/4014", "text": "Olivier Sentieys"}, {"@pid": "04/1298", "text": "Ian O&apos;Connor"}]}, "title": "Energy and Performance Trade-off in Nanophotonic Interconnects using Coding Techniques.", "venue": "DAC", "pages": "85:1-85:6", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/KillianCBPSO17", "doi": "10.1145/3061639.3062237", "ee": "https://doi.org/10.1145/3061639.3062237", "url": "https://dblp.org/rec/conf/dac/KillianCBPSO17"}, "url": "URL#2518354"}, {"@score": "1", "@id": "2518355", "info": {"authors": {"author": [{"@pid": "91/9262", "text": "Seungwon Kim"}, {"@pid": "196/6125", "text": "SangGi Do"}, {"@pid": "12/8003", "text": "Seokhyeong Kang"}]}, "title": "Fast Predictive Useful Skew Methodology for Timing-Driven Placement Optimization.", "venue": "DAC", "pages": "55:1-55:6", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/KimDK17", "doi": "10.1145/3061639.3062247", "ee": "https://doi.org/10.1145/3061639.3062247", "url": "https://dblp.org/rec/conf/dac/KimDK17"}, "url": "URL#2518355"}, {"@score": "1", "@id": "2518356", "info": {"authors": {"author": [{"@pid": "04/7164", "text": "Myungsuk Kim"}, {"@pid": "95/386", "text": "Jaehoon Lee"}, {"@pid": "29/3671-1", "text": "Sungjin Lee 0001"}, {"@pid": "123/2642-1", "text": "Jisung Park 0001"}, {"@pid": "74/2683", "text": "Jihong Kim 0001"}]}, "title": "Improving Performance and Lifetime of Large-Page NAND Storages Using Erase-Free Subpage Programming.", "venue": "DAC", "pages": "24:1-24:6", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/KimLLPK17", "doi": "10.1145/3061639.3062264", "ee": "https://doi.org/10.1145/3061639.3062264", "url": "https://dblp.org/rec/conf/dac/KimLLPK17"}, "url": "URL#2518356"}, {"@score": "1", "@id": "2518357", "info": {"authors": {"author": [{"@pid": "202/9642", "text": "Hyeonuk Kim"}, {"@pid": "71/11469", "text": "Jaehyeong Sim"}, {"@pid": "176/6127", "text": "Yeongjae Choi"}, {"@pid": "75/34", "text": "Lee-Sup Kim"}]}, "title": "A Kernel Decomposition Architecture for Binary-weight Convolutional Neural Networks.", "venue": "DAC", "pages": "60:1-60:6", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/KimSCK17", "doi": "10.1145/3061639.3062189", "ee": "https://doi.org/10.1145/3061639.3062189", "url": "https://dblp.org/rec/conf/dac/KimSCK17"}, "url": "URL#2518357"}, {"@score": "1", "@id": "2518358", "info": {"authors": {"author": [{"@pid": "189/5659", "text": "Dmitrii Kirov"}, {"@pid": "75/1989-2", "text": "Pierluigi Nuzzo 0002"}, {"@pid": "55/2279", "text": "Roberto Passerone"}, {"@pid": "s/ALSangiovanniV", "text": "Alberto L. Sangiovanni-Vincentelli"}]}, "title": "ArchEx: An Extensible Framework for the Exploration of Cyber-Physical System Architectures.", "venue": "DAC", "pages": "31:1-31:6", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/KirovNPS17", "doi": "10.1145/3061639.3062204", "ee": "https://doi.org/10.1145/3061639.3062204", "url": "https://dblp.org/rec/conf/dac/KirovNPS17"}, "url": "URL#2518358"}, {"@score": "1", "@id": "2518359", "info": {"authors": {"author": [{"@pid": "94/9547", "text": "Johann Knechtel"}, {"@pid": "13/3403", "text": "Ozgur Sinanoglu"}]}, "title": "On Mitigation of Side-Channel Attacks in 3D ICs: Decorrelating Thermal Patterns from Power and Activity.", "venue": "DAC", "pages": "12:1-12:6", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/KnechtelS17", "doi": "10.1145/3061639.3062293", "ee": "https://doi.org/10.1145/3061639.3062293", "url": "https://dblp.org/rec/conf/dac/KnechtelS17"}, "url": "URL#2518359"}, {"@score": "1", "@id": "2518360", "info": {"authors": {"author": [{"@pid": "168/6308", "text": "Jong Hwan Ko"}, {"@pid": "175/8574", "text": "Burhan Ahmad Mudassar"}, {"@pid": "47/11178", "text": "Taesik Na"}, {"@pid": "66/1210", "text": "Saibal Mukhopadhyay"}]}, "title": "Design of an Energy-Efficient Accelerator for Training of Convolutional Neural Networks using Frequency-Domain Computation.", "venue": "DAC", "pages": "59:1-59:6", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/KoMNM17", "doi": "10.1145/3061639.3062228", "ee": "https://doi.org/10.1145/3061639.3062228", "url": "https://dblp.org/rec/conf/dac/KoMNM17"}, "url": "URL#2518360"}, {"@score": "1", "@id": "2518361", "info": {"authors": {"author": [{"@pid": "124/2496", "text": "Christian Krieg"}, {"@pid": "121/1469", "text": "Clifford Wolf"}, {"@pid": "38/5744", "text": "Axel Jantsch"}, {"@pid": "87/6719", "text": "Tanja Zseby"}]}, "title": "Toggle MUX: How X-Optimism Can Lead to Malicious Hardware.", "venue": "DAC", "pages": "7:1-7:6", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/KriegWJZ17", "doi": "10.1145/3061639.3062328", "ee": "https://doi.org/10.1145/3061639.3062328", "url": "https://dblp.org/rec/conf/dac/KriegWJZ17"}, "url": "URL#2518361"}, {"@score": "1", "@id": "2518362", "info": {"authors": {"author": [{"@pid": "34/3710", "text": "Niranjan Kulkarni"}, {"@pid": "74/3715", "text": "Aykut Dengi"}, {"@pid": "60/2447", "text": "Sarma B. K. Vrudhula"}]}, "title": "A Clock Skewing Strategy to Reduce Power and Area of ASIC Circuits.", "venue": "DAC", "pages": "67:1-67:6", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/KulkarniDV17", "doi": "10.1145/3061639.3062183", "ee": "https://doi.org/10.1145/3061639.3062183", "url": "https://dblp.org/rec/conf/dac/KulkarniDV17"}, "url": "URL#2518362"}, {"@score": "1", "@id": "2518363", "info": {"authors": {"author": [{"@pid": "202/9671", "text": "Tin-Yin Lai"}, {"@pid": "13/7933", "text": "Tsung-Wei Huang"}, {"@pid": "w/MartinDFWong", "text": "Martin D. F. Wong"}]}, "title": "LibAbs: An Efficient and Accurate Timing Macro-Modeling Algorithm for Large Hierarchical Designs.", "venue": "DAC", "pages": "65:1-65:6", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/LaiHW17", "doi": "10.1145/3061639.3062274", "ee": "https://doi.org/10.1145/3061639.3062274", "url": "https://dblp.org/rec/conf/dac/LaiHW17"}, "url": "URL#2518363"}, {"@score": "1", "@id": "2518364", "info": {"authors": {"author": [{"@pid": "202/9511", "text": "Chun-Ning Lai"}, {"@pid": "13/2622", "text": "Jie-Hong R. Jiang"}]}, "title": "Path-Specific Functional Timing Verification under Floating and Transition Modes of Operation.", "venue": "DAC", "pages": "38:1-38:6", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/LaiJ17", "doi": "10.1145/3061639.3062299", "ee": "https://doi.org/10.1145/3061639.3062299", "url": "https://dblp.org/rec/conf/dac/LaiJ17"}, "url": "URL#2518364"}, {"@score": "1", "@id": "2518365", "info": {"authors": {"author": [{"@pid": "168/6361", "text": "Chun-Hao Lai"}, {"@pid": "66/8314", "text": "Jishen Zhao"}, {"@pid": "03/711", "text": "Chia-Lin Yang"}]}, "title": "Leave the Cache Hierarchy Operation as It Is: A New Persistent Memory Accelerating Approach.", "venue": "DAC", "pages": "5:1-5:6", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/LaiZY17", "doi": "10.1145/3061639.3062272", "ee": "https://doi.org/10.1145/3061639.3062272", "url": "https://dblp.org/rec/conf/dac/LaiZY17"}, "url": "URL#2518365"}, {"@score": "1", "@id": "2518366", "info": {"authors": {"author": [{"@pid": "78/9423", "text": "Haeseung Lee"}, {"@pid": "s/MuhammadShafique", "text": "Muhammad Shafique 0001"}, {"@pid": "06/1521", "text": "Mohammad Abdullah Al Faruque"}]}, "title": "Low-overhead Aging-aware Resource Management on Embedded GPUs.", "venue": "DAC", "pages": "67:1-67:6", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/LeeSF17", "doi": "10.1145/3061639.3062277", "ee": "https://doi.org/10.1145/3061639.3062277", "url": "https://dblp.org/rec/conf/dac/LeeSF17"}, "url": "URL#2518366"}, {"@score": "1", "@id": "2518367", "info": {"authors": {"author": [{"@pid": "38/3553", "text": "Tianjian Li"}, {"@pid": "202/9636", "text": "Xiangyu Bi"}, {"@pid": "23/8030", "text": "Naifeng Jing"}, {"@pid": "88/6436", "text": "Xiaoyao Liang"}, {"@pid": "45/4954-2", "text": "Li Jiang 0002"}]}, "title": "Sneak-Path Based Test and Diagnosis for 1R RRAM Crossbar Using Voltage Bias Technique.", "venue": "DAC", "pages": "38:1-38:6", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/LiBJLJ17", "doi": "10.1145/3061639.3062318", "ee": "https://doi.org/10.1145/3061639.3062318", "url": "https://dblp.org/rec/conf/dac/LiBJLJ17"}, "url": "URL#2518367"}, {"@score": "1", "@id": "2518368", "info": {"authors": {"author": [{"@pid": "79/4275", "text": "Xianfeng Li"}, {"@pid": "145/6107", "text": "Guikang Chen"}, {"@pid": "57/2759", "text": "Wen Wen"}]}, "title": "Energy-Efficient Execution for Repetitive App Usages on big.LITTLE Architectures.", "venue": "DAC", "pages": "44:1-44:6", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/LiCW17", "doi": "10.1145/3061639.3062239", "ee": "https://doi.org/10.1145/3061639.3062239", "url": "https://dblp.org/rec/conf/dac/LiCW17"}, "url": "URL#2518368"}, {"@score": "1", "@id": "2518369", "info": {"authors": {"author": [{"@pid": "70/1726-4", "text": "Meng Li 0004"}, {"@pid": "96/11241", "text": "Liangzhen Lai"}, {"@pid": "57/5163", "text": "Vikas Chandra"}, {"@pid": "p/DavidZhigangPan", "text": "David Z. Pan"}]}, "title": "Cross-level Monte Carlo Framework for System Vulnerability Evaluation against Fault Attack.", "venue": "DAC", "pages": "17:1-17:6", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/LiLCP17", "doi": "10.1145/3061639.3062220", "ee": "https://doi.org/10.1145/3061639.3062220", "url": "https://dblp.org/rec/conf/dac/LiLCP17"}, "url": "URL#2518369"}, {"@score": "1", "@id": "2518370", "info": {"authors": {"author": [{"@pid": "179/2965", "text": "Mengchu Li"}, {"@pid": "65/8358", "text": "Tsun-Ming Tseng"}, {"@pid": "13/2692-5", "text": "Bing Li 0005"}, {"@pid": "63/4181", "text": "Tsung-Yi Ho"}, {"@pid": "07/6841", "text": "Ulf Schlichtmann"}]}, "title": "Component-Oriented High-level Synthesis for Continuous-Flow Microfluidics Considering Hybrid-Scheduling.", "venue": "DAC", "pages": "51:1-51:6", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/LiTLHS17", "doi": "10.1145/3061639.3062213", "ee": "https://doi.org/10.1145/3061639.3062213", "url": "https://dblp.org/rec/conf/dac/LiTLHS17"}, "url": "URL#2518370"}, {"@score": "1", "@id": "2518371", "info": {"authors": {"author": [{"@pid": "13/5856", "text": "Dawei Li"}, {"@pid": "98/4402", "text": "Kaicheng Zhang"}, {"@pid": "199/8910", "text": "Akhil Guliani"}, {"@pid": "m/SedaOgrenciMemik", "text": "Seda Ogrenci Memik"}]}, "title": "Adaptive Thermal Management for 3D ICs with Stacked DRAM Caches.", "venue": "DAC", "pages": "3:1-3:6", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/LiZGM17", "doi": "10.1145/3061639.3062197", "ee": "https://doi.org/10.1145/3061639.3062197", "url": "https://dblp.org/rec/conf/dac/LiZGM17"}, "url": "URL#2518371"}, {"@score": "1", "@id": "2518372", "info": {"authors": {"author": [{"@pid": "181/2820", "text": "Jing Li"}, {"@pid": "73/11467", "text": "Mengying Zhao"}, {"@pid": "97/3791", "text": "Lei Ju"}, {"@pid": "x/ChunJasonXue", "text": "Chun Jason Xue"}, {"@pid": "99/6654", "text": "Zhiping Jia"}]}, "title": "Maximizing Forward Progress with Cache-aware Backup for Self-powered Non-volatile Processors.", "venue": "DAC", "pages": "2:1-2:6", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/LiZJXJ17", "doi": "10.1145/3061639.3062282", "ee": "https://doi.org/10.1145/3061639.3062282", "url": "https://dblp.org/rec/conf/dac/LiZJXJ17"}, "url": "URL#2518372"}, {"@score": "1", "@id": "2518373", "info": {"authors": {"author": [{"@pid": "195/4170", "text": "Shiqi Lian"}, {"@pid": "32/2695-1", "text": "Yinhe Han 0001"}, {"@pid": "94/3104-1", "text": "Ying Wang 0001"}, {"@pid": "08/6937", "text": "Yungang Bao"}, {"@pid": "52/9108", "text": "Hang Xiao"}, {"@pid": "37/5372-1", "text": "Xiaowei Li 0001"}, {"@pid": "23/6324", "text": "Ninghui Sun"}]}, "title": "Dadu: Accelerating Inverse Kinematics for High-DOF Robots.", "venue": "DAC", "pages": "59:1-59:6", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/LianHWBXLS17", "doi": "10.1145/3061639.3062223", "ee": "https://doi.org/10.1145/3061639.3062223", "url": "https://dblp.org/rec/conf/dac/LianHWBXLS17"}, "url": "URL#2518373"}, {"@score": "1", "@id": "2518374", "info": {"authors": {"author": [{"@pid": "170/0120", "text": "Zhi-Wen Lin"}, {"@pid": "c/YaoWenChang", "text": "Yao-Wen Chang"}]}, "title": "Detailed Placement for Two-Dimensional Directed Self-Assembly Technology.", "venue": "DAC", "pages": "79:1-79:6", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/LinC17", "doi": "10.1145/3061639.3062229", "ee": "https://doi.org/10.1145/3061639.3062229", "url": "https://dblp.org/rec/conf/dac/LinC17"}, "url": "URL#2518374"}, {"@score": "1", "@id": "2518375", "info": {"authors": {"author": {"@pid": "202/9497", "text": "Louis Lintereur"}}, "title": "INVITED Challenges and Potential for Incorporating Model-Based Design in Medical Device Development: Extended Abstract.", "venue": "DAC", "pages": "32:1", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/Lintereur17", "doi": "10.1145/3061639.3072947", "ee": "https://doi.org/10.1145/3061639.3072947", "url": "https://dblp.org/rec/conf/dac/Lintereur17"}, "url": "URL#2518375"}, {"@score": "1", "@id": "2518376", "info": {"authors": {"author": [{"@pid": "199/8619", "text": "Siting Liu"}, {"@pid": "09/2621-1", "text": "Jie Han 0001"}]}, "title": "Hardware ODE Solvers using Stochastic Circuits.", "venue": "DAC", "pages": "81:1-81:6", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/LiuH17", "doi": "10.1145/3061639.3062258", "ee": "https://doi.org/10.1145/3061639.3062258", "url": "https://dblp.org/rec/conf/dac/LiuH17"}, "url": "URL#2518376"}, {"@score": "1", "@id": "2518377", "info": {"authors": {"author": [{"@pid": "151/4584", "text": "Chenchen Liu"}, {"@pid": "74/8189", "text": "Miao Hu"}, {"@pid": "34/9429", "text": "John Paul Strachan"}, {"@pid": "30/5330-1", "text": "Hai (Helen) Li"}]}, "title": "Rescuing Memristor-based Neuromorphic Design with High Defects.", "venue": "DAC", "pages": "87:1-87:6", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/LiuHSL17", "doi": "10.1145/3061639.3062310", "ee": "https://doi.org/10.1145/3061639.3062310", "url": "https://dblp.org/rec/conf/dac/LiuHSL17"}, "url": "URL#2518377"}, {"@score": "1", "@id": "2518378", "info": {"authors": {"author": [{"@pid": "181/2755-2", "text": "Derong Liu 0002"}, {"@pid": "78/9849", "text": "Vinicius S. Livramento"}, {"@pid": "01/5463", "text": "Salim Chowdhury"}, {"@pid": "36/3063", "text": "Duo Ding"}, {"@pid": "58/11470", "text": "Huy Vo"}, {"@pid": "70/6399", "text": "Akshay Sharma"}, {"@pid": "p/DavidZhigangPan", "text": "David Z. Pan"}]}, "title": "Streak: Synergistic Topology Generation and Route Synthesis for On-Chip Performance-Critical Signal Groups.", "venue": "DAC", "pages": "18:1-18:6", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/LiuLCDVSP17", "doi": "10.1145/3061639.3062321", "ee": "https://doi.org/10.1145/3061639.3062321", "url": "https://dblp.org/rec/conf/dac/LiuLCDVSP17"}, "url": "URL#2518378"}, {"@score": "1", "@id": "2518379", "info": {"authors": {"author": [{"@pid": "34/3258", "text": "Chunfeng Liu"}, {"@pid": "13/2692-5", "text": "Bing Li 0005"}, {"@pid": "72/2941", "text": "Hailong Yao"}, {"@pid": "32/2105", "text": "Paul Pop"}, {"@pid": "63/4181", "text": "Tsung-Yi Ho"}, {"@pid": "07/6841", "text": "Ulf Schlichtmann"}]}, "title": "Transport or Store?: Synthesizing Flow-based Microfluidic Biochips using Distributed Channel Storage.", "venue": "DAC", "pages": "49:1-49:6", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/LiuLYPHS17", "doi": "10.1145/3061639.3062334", "ee": "https://doi.org/10.1145/3061639.3062334", "url": "https://dblp.org/rec/conf/dac/LiuLYPHS17"}, "url": "URL#2518379"}, {"@score": "1", "@id": "2518380", "info": {"authors": {"author": [{"@pid": "142/3206", "text": "Andrea Lottarini"}, {"@pid": "60/5638", "text": "Stephen A. Edwards"}, {"@pid": "r/KARoss", "text": "Kenneth A. Ross"}, {"@pid": "29/10949", "text": "Martha A. Kim"}]}, "title": "Network Synthesis for Database Processing Units.", "venue": "DAC", "pages": "90:1-90:6", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/LottariniERK17", "doi": "10.1145/3061639.3062289", "ee": "https://doi.org/10.1145/3061639.3062289", "url": "https://dblp.org/rec/conf/dac/LottariniERK17"}, "url": "URL#2518380"}, {"@score": "1", "@id": "2518381", "info": {"authors": {"author": [{"@pid": "154/7639", "text": "Yanan Lu"}, {"@pid": "55/17", "text": "Leibo Liu"}, {"@pid": "90/5987", "text": "Yangdong Deng"}, {"@pid": "81/1232-4", "text": "Jian Weng 0004"}, {"@pid": "193/3911", "text": "Zhaoshi Li"}, {"@pid": "137/1419", "text": "Chenchen Deng"}, {"@pid": "39/6160", "text": "Shaojun Wei"}]}, "title": "Minimizing Pipeline Stalls in Distributed-Controlled Coarse-Grained Reconfigurable Arrays with Triggered Instruction Issue and Execution.", "venue": "DAC", "pages": "71:1-71:6", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/LuLDWLDW17", "doi": "10.1145/3061639.3062284", "ee": "https://doi.org/10.1145/3061639.3062284", "url": "https://dblp.org/rec/conf/dac/LuLDWLDW17"}, "url": "URL#2518381"}, {"@score": "1", "@id": "2518382", "info": {"authors": {"author": [{"@pid": "138/2585", "text": "Arian Maghazeh"}, {"@pid": "23/4829", "text": "Unmesh D. Bordoloi"}, {"@pid": "73/11156", "text": "Usman Dastgeer"}, {"@pid": "46/2242", "text": "Alexandru Andrei"}, {"@pid": "e/PetruEles", "text": "Petru Eles"}, {"@pid": "p/ZeboPeng", "text": "Zebo Peng"}]}, "title": "Latency-Aware Packet Processing on CPU-GPU Heterogeneous Systems.", "venue": "DAC", "pages": "41:1-41:6", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/MaghazehBDAEP17", "doi": "10.1145/3061639.3062269", "ee": "https://doi.org/10.1145/3061639.3062269", "url": "https://dblp.org/rec/conf/dac/MaghazehBDAEP17"}, "url": "URL#2518382"}, {"@score": "1", "@id": "2518383", "info": {"authors": {"author": [{"@pid": "146/1059", "text": "Amin Malekpour"}, {"@pid": "25/6238", "text": "Roshan G. Ragel"}, {"@pid": "i/AleksandarIgnjatovic", "text": "Aleksandar Ignjatovic"}, {"@pid": "38/622", "text": "Sri Parameswaran"}]}, "title": "TrojanGuard: Simple and Effective Hardware Trojan Mitigation Techniques for Pipelined MPSoCs.", "venue": "DAC", "pages": "19:1-19:6", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/MalekpourRIP17", "doi": "10.1145/3061639.3062336", "ee": "https://doi.org/10.1145/3061639.3062336", "url": "https://dblp.org/rec/conf/dac/MalekpourRIP17"}, "url": "URL#2518383"}, {"@score": "1", "@id": "2518384", "info": {"authors": {"author": [{"@pid": "202/9547", "text": "Alfio Di Mauro"}, {"@pid": "50/8932-1", "text": "Francesco Conti 0001"}, {"@pid": "b/LucaBenini", "text": "Luca Benini"}]}, "title": "An Ultra-Low Power Address-Event Sensor Interface for Energy-Proportional Time-to-Information Extraction.", "venue": "DAC", "pages": "75:1-75:6", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/Mauro0B17", "doi": "10.1145/3061639.3062201", "ee": "https://doi.org/10.1145/3061639.3062201", "url": "https://dblp.org/rec/conf/dac/Mauro0B17"}, "url": "URL#2518384"}, {"@score": "1", "@id": "2518385", "info": {"authors": {"author": [{"@pid": "130/1383", "text": "Pietro Mercati"}, {"@pid": "91/7550", "text": "Raid Ayoub"}, {"@pid": "04/5731", "text": "Michael Kishinevsky"}, {"@pid": "06/5491", "text": "Eric Samson"}, {"@pid": "202/9670", "text": "Marc Beuchat"}, {"@pid": "13/7355", "text": "Francesco Paterna"}, {"@pid": "s/TajanaSimunic", "text": "Tajana Simunic Rosing"}]}, "title": "Multi-variable Dynamic Power Management for the GPU Subsystem.", "venue": "DAC", "pages": "2:1-2:6", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/MercatiAKSBPR17", "doi": "10.1145/3061639.3062288", "ee": "https://doi.org/10.1145/3061639.3062288", "url": "https://dblp.org/rec/conf/dac/MercatiAKSBPR17"}, "url": "URL#2518385"}, {"@score": "1", "@id": "2518386", "info": {"authors": {"author": [{"@pid": "123/7019", "text": "Vivek Mishra"}, {"@pid": "59/5009", "text": "Palkesh Jain"}, {"@pid": "123/7036", "text": "Sravan K. Marella"}, {"@pid": "s/SachinSSapatnekar", "text": "Sachin S. Sapatnekar"}]}, "title": "Incorporating the Role of Stress on Electromigration in Power Grids with Via Arrays.", "venue": "DAC", "pages": "21:1-21:6", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/MishraJMS17", "doi": "10.1145/3061639.3062266", "ee": "https://doi.org/10.1145/3061639.3062266", "url": "https://dblp.org/rec/conf/dac/MishraJMS17"}, "url": "URL#2518386"}, {"@score": "1", "@id": "2518387", "info": {"authors": {"author": [{"@pid": "188/3030", "text": "Ali Moin"}, {"@pid": "75/1989-2", "text": "Pierluigi Nuzzo 0002"}, {"@pid": "s/ALSangiovanniV", "text": "Alberto L. Sangiovanni-Vincentelli"}, {"@pid": "r/JMRabaey", "text": "Jan M. Rabaey"}]}, "title": "Optimized Design of a Human Intranet Network.", "venue": "DAC", "pages": "30:1-30:6", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/MoinNSR17", "doi": "10.1145/3061639.3062296", "ee": "https://doi.org/10.1145/3061639.3062296", "url": "https://dblp.org/rec/conf/dac/MoinNSR17"}, "url": "URL#2518387"}, {"@score": "1", "@id": "2518388", "info": {"authors": {"author": [{"@pid": "30/9973-2", "text": "Carlos Moreno 0002"}, {"@pid": "59/4811", "text": "Sebastian Fischmeister"}]}, "title": "Fast and Energy-Efficient Digital Filters for Signal Conditioning in Low-Power Microcontrollers.", "venue": "DAC", "pages": "43:1-43:6", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/MorenoF17", "doi": "10.1145/3061639.3062245", "ee": "https://doi.org/10.1145/3061639.3062245", "url": "https://dblp.org/rec/conf/dac/MorenoF17"}, "url": "URL#2518388"}, {"@score": "1", "@id": "2518389", "info": {"authors": {"author": [{"@pid": "124/3803", "text": "Rajdeep Mukherjee"}, {"@pid": "38/1150", "text": "Mitra Purandare"}, {"@pid": "132/8197", "text": "Raphael Polig"}, {"@pid": "k/DanielKroening", "text": "Daniel Kroening"}]}, "title": "Formal Techniques for Effective Co-verification of Hardware/Software Co-designs.", "venue": "DAC", "pages": "35:1-35:6", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/MukherjeePPK17", "doi": "10.1145/3061639.3062253", "ee": "https://doi.org/10.1145/3061639.3062253", "url": "https://dblp.org/rec/conf/dac/MukherjeePPK17"}, "url": "URL#2518389"}, {"@score": "1", "@id": "2518390", "info": {"authors": {"author": [{"@pid": "130/1360", "text": "Philipp Mundhenk"}, {"@pid": "145/9215", "text": "Ghizlane Tibba"}, {"@pid": "123/6903", "text": "Licong Zhang"}, {"@pid": "89/319", "text": "Felix Reimann"}, {"@pid": "179/3270", "text": "Debayan Roy"}, {"@pid": "c/SamarjitChakraborty", "text": "Samarjit Chakraborty"}]}, "title": "Dynamic Platforms for Uncertainty Management in Future Automotive E/E Architectures: Invited.", "venue": "DAC", "pages": "15:1-15:6", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/MundhenkTZRRC17", "doi": "10.1145/3061639.3072950", "ee": "https://doi.org/10.1145/3061639.3072950", "url": "https://dblp.org/rec/conf/dac/MundhenkTZRRC17"}, "url": "URL#2518390"}, {"@score": "1", "@id": "2518391", "info": {"authors": {"author": [{"@pid": "123/2404", "text": "Kenneth O&apos;Neal"}, {"@pid": "12/2711", "text": "Philip Brisk"}, {"@pid": "66/496", "text": "Emily Shriver"}, {"@pid": "04/5731", "text": "Michael Kishinevsky"}]}, "title": "HALWPE: Hardware-Assisted Light Weight Performance Estimation for GPUs.", "venue": "DAC", "pages": "80:1-80:6", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/ONealBSK17", "doi": "10.1145/3061639.3062257", "ee": "https://doi.org/10.1145/3061639.3062257", "url": "https://dblp.org/rec/conf/dac/ONealBSK17"}, "url": "URL#2518391"}, {"@score": "1", "@id": "2518392", "info": {"authors": {"author": [{"@pid": "117/5669", "text": "Peng Ouyang"}, {"@pid": "98/3428", "text": "Shouyi Yin"}, {"@pid": "39/6160", "text": "Shaojun Wei"}]}, "title": "A Fast and Power Efficient Architecture to Parallelize LSTM based RNN for Cognitive Intelligence Applications.", "venue": "DAC", "pages": "63:1-63:6", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/OuyangYW17", "doi": "10.1145/3061639.3062187", "ee": "https://doi.org/10.1145/3061639.3062187", "url": "https://dblp.org/rec/conf/dac/OuyangYW17"}, "url": "URL#2518392"}, {"@score": "1", "@id": "2518393", "info": {"authors": {"author": [{"@pid": "122/8703", "text": "Reena Panda"}, {"@pid": "173/8942", "text": "Xinnian Zheng"}, {"@pid": "77/3258", "text": "Jiajun Wang"}, {"@pid": "96/2951", "text": "Andreas Gerstlauer"}, {"@pid": "j/LizyKurianJohn", "text": "Lizy K. John"}]}, "title": "Statistical Pattern Based Modeling of GPU Memory Access Streams.", "venue": "DAC", "pages": "81:1-81:6", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/PandaZWGJ17", "doi": "10.1145/3061639.3062320", "ee": "https://doi.org/10.1145/3061639.3062320", "url": "https://dblp.org/rec/conf/dac/PandaZWGJ17"}, "url": "URL#2518393"}, {"@score": "1", "@id": "2518394", "info": {"authors": {"author": [{"@pid": "61/8314", "text": "Muhammad Adeel Pasha"}, {"@pid": "62/5444", "text": "Momin Uppal"}, {"@pid": "202/9492", "text": "Muhammad Hassan Ahmed"}, {"@pid": "202/9569", "text": "Muhammad Aimal Rehman"}, {"@pid": "58/11176", "text": "Muhammad Awais Bin Altaf"}]}, "title": "Towards Design and Automation of Hardware-Friendly NOMA Receiver with Iterative Multi-User Detection.", "venue": "DAC", "pages": "60:1-60:6", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/PashaUARA17", "doi": "10.1145/3061639.3062332", "ee": "https://doi.org/10.1145/3061639.3062332", "url": "https://dblp.org/rec/conf/dac/PashaUARA17"}, "url": "URL#2518394"}, {"@score": "1", "@id": "2518395", "info": {"authors": {"author": [{"@pid": "179/3421", "text": "Nisarg Patel"}, {"@pid": "83/7356", "text": "Avesta Sasan"}, {"@pid": "63/3012", "text": "Houman Homayoun"}]}, "title": "Analyzing Hardware Based Malware Detectors.", "venue": "DAC", "pages": "25:1-25:6", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/PatelSH17", "doi": "10.1145/3061639.3062202", "ee": "https://doi.org/10.1145/3061639.3062202", "url": "https://dblp.org/rec/conf/dac/PatelSH17"}, "url": "URL#2518395"}, {"@score": "1", "@id": "2518396", "info": {"authors": {"author": [{"@pid": "176/7945", "text": "Ameya Patil"}, {"@pid": "72/6310", "text": "Naresh R. Shanbhag"}, {"@pid": "36/4028", "text": "Lav R. Varshney"}, {"@pid": "05/3799", "text": "Eric Pop"}, {"@pid": "48/6697", "text": "H.-S. Philip Wong"}, {"@pid": "30/4561", "text": "Subhasish Mitra"}, {"@pid": "r/JMRabaey", "text": "Jan M. Rabaey"}, {"@pid": "09/2376", "text": "Jeffrey A. Weldon"}, {"@pid": "p/LawrenceTPileggi", "text": "Larry T. Pileggi"}, {"@pid": "03/10672", "text": "Sasikanth Manipatruni"}, {"@pid": "81/10670", "text": "Dmitri E. Nikonov"}, {"@pid": "39/6837", "text": "Ian A. Young"}]}, "title": "A Systems Approach to Computing in Beyond CMOS Fabrics: Invited.", "venue": "DAC", "pages": "18:1-18:2", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/PatilSVPWMRWPMN17", "doi": "10.1145/3061639.3072943", "ee": "https://doi.org/10.1145/3061639.3072943", "url": "https://dblp.org/rec/conf/dac/PatilSVPWMRWPMN17"}, "url": "URL#2518396"}, {"@score": "1", "@id": "2518397", "info": {"authors": {"author": [{"@pid": "57/10596", "text": "Rafael Trapani Possignolo"}, {"@pid": "81/6097", "text": "Jose Renau"}]}, "title": "LiveSynth: Towards an Interactive Synthesis Flow.", "venue": "DAC", "pages": "74:1-74:6", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/PossignoloR17", "doi": "10.1145/3061639.3062275", "ee": "https://doi.org/10.1145/3061639.3062275", "url": "https://dblp.org/rec/conf/dac/PossignoloR17"}, "url": "URL#2518397"}, {"@score": "1", "@id": "2518398", "info": {"authors": {"author": [{"@pid": "69/10426", "text": "Arnab Raha"}, {"@pid": "80/6713", "text": "Vijay Raghunathan"}]}, "title": "Towards Full-System Energy-Accuracy Tradeoffs: A Case Study of An Approximate Smart Camera System.", "venue": "DAC", "pages": "74:1-74:6", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/RahaR17", "doi": "10.1145/3061639.3062333", "ee": "https://doi.org/10.1145/3061639.3062333", "url": "https://dblp.org/rec/conf/dac/RahaR17"}, "url": "URL#2518398"}, {"@score": "1", "@id": "2518399", "info": {"authors": {"author": [{"@pid": "163/3571", "text": "Joydeep Rakshit"}, {"@pid": "31/26", "text": "Kartik Mohanram"}]}, "title": "ASSURE: Authentication Scheme for SecURE Energy Efficient Non-Volatile Memories.", "venue": "DAC", "pages": "11:1-11:6", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/RakshitM17", "doi": "10.1145/3061639.3062205", "ee": "https://doi.org/10.1145/3061639.3062205", "url": "https://dblp.org/rec/conf/dac/RakshitM17"}, "url": "URL#2518399"}, {"@score": "1", "@id": "2518400", "info": {"authors": {"author": [{"@pid": "r/SRamesh", "text": "S. Ramesh 0002"}, {"@pid": "v/BirgitVogelHeuser", "text": "Birgit Vogel-Heuser"}, {"@pid": "67/3746", "text": "Wanli Chang 0001"}, {"@pid": "179/3270", "text": "Debayan Roy"}, {"@pid": "123/6903", "text": "Licong Zhang"}, {"@pid": "c/SamarjitChakraborty", "text": "Samarjit Chakraborty"}]}, "title": "Specification, Verification and Design of Evolving Automotive Software: Invited.", "venue": "DAC", "pages": "83:1-83:6", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/RameshVCRZC17", "doi": "10.1145/3061639.3072946", "ee": "https://doi.org/10.1145/3061639.3072946", "url": "https://dblp.org/rec/conf/dac/RameshVCRZC17"}, "url": "URL#2518400"}, {"@score": "1", "@id": "2518401", "info": {"authors": {"author": [{"@pid": "61/14", "text": "Sandip Ray"}, {"@pid": "36/6699-16", "text": "Wen Chen 0016"}, {"@pid": "76/6363", "text": "Jayanta Bhadra"}, {"@pid": "06/1521", "text": "Mohammad Abdullah Al Faruque"}]}, "title": "Extensibility in Automotive Security: Current Practice and Challenges: Invited.", "venue": "DAC", "pages": "14:1-14:6", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/RayCBF17", "doi": "10.1145/3061639.3072952", "ee": "https://doi.org/10.1145/3061639.3072952", "url": "https://dblp.org/rec/conf/dac/RayCBF17"}, "url": "URL#2518401"}, {"@score": "1", "@id": "2518402", "info": {"authors": {"author": [{"@pid": "176/6022", "text": "Negar Reiskarimian"}, {"@pid": "161/7982", "text": "Linxiao Zhang"}, {"@pid": "01/10276", "text": "Harish Krishnaswamy"}]}, "title": "Linear Periodically Time-Varying (LPTV) Circuits Enable New Radio Architectures for Emerging Wireless Communication Paradigms: Extended Abstract: Invited.", "venue": "DAC", "pages": "31:1-31:4", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/ReiskarimianZK17", "doi": "10.1145/3061639.3072954", "ee": "https://doi.org/10.1145/3061639.3072954", "url": "https://dblp.org/rec/conf/dac/ReiskarimianZK17"}, "url": "URL#2518402"}, {"@score": "1", "@id": "2518403", "info": {"authors": {"author": [{"@pid": "181/9181", "text": "M. Sadegh Riazi"}, {"@pid": "130/9709", "text": "Ebrahim M. Songhori"}, {"@pid": "k/FarinazKoushanfar", "text": "Farinaz Koushanfar"}]}, "title": "PriSearch: Efficient Search on Private Data.", "venue": "DAC", "pages": "14:1-14:6", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/RiaziSK17", "doi": "10.1145/3061639.3062305", "ee": "https://doi.org/10.1145/3061639.3062305", "url": "https://dblp.org/rec/conf/dac/RiaziSK17"}, "url": "URL#2518403"}, {"@score": "1", "@id": "2518404", "info": {"authors": {"author": [{"@pid": "285/9773", "text": "Leon Riesebos"}, {"@pid": "97/374-3", "text": "Xiang Fu 0003"}, {"@pid": "248/4445", "text": "Savvas Varsamopoulos"}, {"@pid": "118/7680", "text": "Carmen G. Almud\u00e9ver"}, {"@pid": "84/2198", "text": "Koen Bertels"}]}, "title": "Pauli Frames for Quantum Computer Architectures.", "venue": "DAC", "pages": "76:1-76:6", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/RiesebosFVAB17", "doi": "10.1145/3061639.3062300", "ee": "https://doi.org/10.1145/3061639.3062300", "url": "https://dblp.org/rec/conf/dac/RiesebosFVAB17"}, "url": "URL#2518404"}, {"@score": "1", "@id": "2518405", "info": {"authors": {"author": [{"@pid": "157/9224", "text": "Bita Darvish Rouhani"}, {"@pid": "18/8314", "text": "Azalia Mirhoseini"}, {"@pid": "k/FarinazKoushanfar", "text": "Farinaz Koushanfar"}]}, "title": "Deep3: Leveraging Three Levels of Parallelism for Efficient Deep Learning.", "venue": "DAC", "pages": "61:1-61:6", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/RouhaniMK17", "doi": "10.1145/3061639.3062225", "ee": "https://doi.org/10.1145/3061639.3062225", "url": "https://dblp.org/rec/conf/dac/RouhaniMK17"}, "url": "URL#2518405"}, {"@score": "1", "@id": "2518406", "info": {"authors": {"author": [{"@pid": "33/4379-7", "text": "Abhishek Roy 0007"}, {"@pid": "95/5362", "text": "Hakan Aydin"}, {"@pid": "64/4129", "text": "Dakai Zhu 0001"}]}, "title": "Energy-Aware Standby-Sparing on Heterogeneous Multicore Systems.", "venue": "DAC", "pages": "21:1-21:6", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/RoyAZ17", "doi": "10.1145/3061639.3062238", "ee": "https://doi.org/10.1145/3061639.3062238", "url": "https://dblp.org/rec/conf/dac/RoyAZ17"}, "url": "URL#2518406"}, {"@score": "1", "@id": "2518407", "info": {"authors": {"author": [{"@pid": "144/2489", "text": "Pascal Sasdrich"}, {"@pid": "50/6307", "text": "Tim G\u00fcneysu"}]}, "title": "Cryptography for Next Generation TLS: Implementing the RFC 7748 Elliptic Curve448 Cryptosystem in Hardware.", "venue": "DAC", "pages": "16:1-16:6", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/SasdrichG17", "doi": "10.1145/3061639.3062222", "ee": "https://doi.org/10.1145/3061639.3062222", "url": "https://dblp.org/rec/conf/dac/SasdrichG17"}, "url": "URL#2518407"}, {"@score": "1", "@id": "2518408", "info": {"authors": {"author": [{"@pid": "32/5827", "text": "Tim Schmidt"}, {"@pid": "154/6150", "text": "Guantao Liu"}, {"@pid": "35/2352", "text": "Rainer D\u00f6mer"}]}, "title": "Exploiting Thread and Data Level Parallelism for Ultimate Parallel SystemC Simulation.", "venue": "DAC", "pages": "79:1-79:6", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/SchmidtLD17", "doi": "10.1145/3061639.3062243", "ee": "https://doi.org/10.1145/3061639.3062243", "url": "https://dblp.org/rec/conf/dac/SchmidtLD17"}, "url": "URL#2518408"}, {"@score": "1", "@id": "2518409", "info": {"authors": {"author": [{"@pid": "54/224", "text": "Fabio Sebastiano"}, {"@pid": "158/8141", "text": "Harald Homulle"}, {"@pid": "180/7942", "text": "Bishnu Patra"}, {"@pid": "196/1797", "text": "Rosario M. Incandela"}, {"@pid": "196/1883", "text": "Jeroen P. G. van Dijk"}, {"@pid": "49/1217", "text": "Lin Song"}, {"@pid": "46/6537", "text": "Masoud Babaie"}, {"@pid": "89/1889", "text": "Andrei Vladimirescu"}, {"@pid": "c/ECharbon", "text": "Edoardo Charbon"}]}, "title": "Cryo-CMOS Electronic Control for Scalable Quantum Computing: Invited.", "venue": "DAC", "pages": "13:1-13:6", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/SebastianoHPIDS17", "doi": "10.1145/3061639.3072948", "ee": "https://doi.org/10.1145/3061639.3072948", "url": "https://dblp.org/rec/conf/dac/SebastianoHPIDS17"}, "url": "URL#2518409"}, {"@score": "1", "@id": "2518410", "info": {"authors": {"author": [{"@pid": "144/4537", "text": "Ioannis Seitanidis"}, {"@pid": "56/3817", "text": "Giorgos Dimitrakopoulos"}, {"@pid": "71/4448", "text": "Pavlos M. Mattheakis"}, {"@pid": "143/4612", "text": "Laurent Masse-Navette"}, {"@pid": "04/6478", "text": "David G. Chinnery"}]}, "title": "Timing Driven Incremental Multi-Bit Register Composition Using a Placement-Aware ILP formulation.", "venue": "DAC", "pages": "56:1-56:6", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/SeitanidisDMMC17", "doi": "10.1145/3061639.3062327", "ee": "https://doi.org/10.1145/3061639.3062327", "url": "https://dblp.org/rec/conf/dac/SeitanidisDMMC17"}, "url": "URL#2518410"}, {"@score": "1", "@id": "2518411", "info": {"authors": {"author": [{"@pid": "142/0125", "text": "Deepashree Sengupta"}, {"@pid": "56/10618", "text": "Farhana Sharmin Snigdha"}, {"@pid": "20/5455", "text": "Jiang Hu"}, {"@pid": "s/SachinSSapatnekar", "text": "Sachin S. Sapatnekar"}]}, "title": "SABER: Selection of Approximate Bits for the Design of Error Tolerant Circuits.", "venue": "DAC", "pages": "72:1-72:6", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/SenguptaSHS17", "doi": "10.1145/3061639.3062314", "ee": "https://doi.org/10.1145/3061639.3062314", "url": "https://dblp.org/rec/conf/dac/SenguptaSHS17"}, "url": "URL#2518411"}, {"@score": "1", "@id": "2518412", "info": {"authors": {"author": [{"@pid": "67/8221", "text": "Jaewoo Seo"}, {"@pid": "37/5841", "text": "Jinwook Jung"}, {"@pid": "81/1821", "text": "Sangmin Kim"}, {"@pid": "81/750", "text": "Youngsoo Shin"}]}, "title": "Pin Accessibility-Driven Cell Layout Redesign and Placement Optimization.", "venue": "DAC", "pages": "54:1-54:6", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/SeoJKS17", "doi": "10.1145/3061639.3062302", "ee": "https://doi.org/10.1145/3061639.3062302", "url": "https://dblp.org/rec/conf/dac/SeoJKS17"}, "url": "URL#2518412"}, {"@score": "1", "@id": "2518413", "info": {"authors": {"author": [{"@pid": "177/5386", "text": "Daohang Shi"}, {"@pid": "67/2433", "text": "Azadeh Davoodi"}]}, "title": "TraPL: Track Planning of Local Congestion for Global Routing.", "venue": "DAC", "pages": "19:1-19:6", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/ShiD17", "doi": "10.1145/3061639.3062335", "ee": "https://doi.org/10.1145/3061639.3062335", "url": "https://dblp.org/rec/conf/dac/ShiD17"}, "url": "URL#2518413"}, {"@score": "1", "@id": "2518414", "info": {"authors": {"author": [{"@pid": "63/7815", "text": "Cheng-Yu Shih"}, {"@pid": "170/0129", "text": "Chun-Hong Shih"}, {"@pid": "13/2622", "text": "Jie-Hong R. Jiang"}]}, "title": "Closing the Accuracy Gap of Static Performance Analysis of Asynchronous Circuits.", "venue": "DAC", "pages": "73:1-73:6", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/ShihSJ17", "doi": "10.1145/3061639.3062211", "ee": "https://doi.org/10.1145/3061639.3062211", "url": "https://dblp.org/rec/conf/dac/ShihSJ17"}, "url": "URL#2518414"}, {"@score": "1", "@id": "2518415", "info": {"authors": {"author": [{"@pid": "74/1669", "text": "Aviral Shrivastava"}, {"@pid": "202/9667", "text": "Mohammadreza Mehrabian"}, {"@pid": "188/1227", "text": "Mohammad Khayatian"}, {"@pid": "46/6423", "text": "Patricia Derler"}, {"@pid": "86/356", "text": "Hugo A. Andrade"}, {"@pid": "223/6279", "text": "Kevin B. Stanton"}, {"@pid": "89/10385", "text": "Ya-Shian Li-Baboud"}, {"@pid": "98/466", "text": "Edward R. Griffor"}, {"@pid": "175/4652", "text": "Marc Weiss"}, {"@pid": "28/9565", "text": "John C. Eidson"}]}, "title": "A Testbed to Verify the Timing Behavior of Cyber-Physical Systems: Invited.", "venue": "DAC", "pages": "69:1-69:6", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/ShrivastavaMKDA17", "doi": "10.1145/3061639.3072955", "ee": "https://doi.org/10.1145/3061639.3072955", "url": "https://dblp.org/rec/conf/dac/ShrivastavaMKDA17"}, "url": "URL#2518415"}, {"@score": "1", "@id": "2518416", "info": {"authors": {"author": [{"@pid": "155/5668", "text": "Hyeon Uk Sim"}, {"@pid": "64/5375", "text": "Jongeun Lee"}]}, "title": "A New Stochastic Computing Multiplier with Application to Deep Convolutional Neural Networks.", "venue": "DAC", "pages": "29:1-29:6", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/SimL17", "doi": "10.1145/3061639.3062290", "ee": "https://doi.org/10.1145/3061639.3062290", "url": "https://dblp.org/rec/conf/dac/SimL17"}, "url": "URL#2518416"}, {"@score": "1", "@id": "2518417", "info": {"authors": {"author": [{"@pid": "80/2878", "text": "Love Singhal"}, {"@pid": "71/2489", "text": "Mahesh A. Iyer"}, {"@pid": "24/2954", "text": "Saurabh N. Adya"}]}, "title": "LSC: A Large-Scale Consensus-Based Clustering Algorithm for High-Performance FPGAs.", "venue": "DAC", "pages": "30:1-30:6", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/SinghalIA17", "doi": "10.1145/3061639.3062279", "ee": "https://doi.org/10.1145/3061639.3062279", "url": "https://dblp.org/rec/conf/dac/SinghalIA17"}, "url": "URL#2518417"}, {"@score": "1", "@id": "2518418", "info": {"authors": {"author": [{"@pid": "180/3736", "text": "Fedor Smirnov"}, {"@pid": "57/6207", "text": "Michael Gla\u00df"}, {"@pid": "89/319", "text": "Felix Reimann"}, {"@pid": "t/JurgenTeich", "text": "J\u00fcrgen Teich"}]}, "title": "Optimizing Message Routing and Scheduling in Automotive Mixed-Criticality Time-Triggered Networks.", "venue": "DAC", "pages": "48:1-48:6", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/SmirnovGRT17", "doi": "10.1145/3061639.3062298", "ee": "https://doi.org/10.1145/3061639.3062298", "url": "https://dblp.org/rec/conf/dac/SmirnovGRT17"}, "url": "URL#2518418"}, {"@score": "1", "@id": "2518419", "info": {"authors": {"author": [{"@pid": "20/3466", "text": "Mathias Soeken"}, {"@pid": "r/MartinRottler", "text": "Martin Roetteler"}, {"@pid": "20/6168", "text": "Nathan Wiebe"}, {"@pid": "d/GDeMicheli", "text": "Giovanni De Micheli"}]}, "title": "Hierarchical Reversible Logic Synthesis Using LUTs.", "venue": "DAC", "pages": "78:1-78:6", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/SoekenRWM17", "doi": "10.1145/3061639.3062261", "ee": "https://doi.org/10.1145/3061639.3062261", "url": "https://dblp.org/rec/conf/dac/SoekenRWM17"}, "url": "URL#2518419"}, {"@score": "1", "@id": "2518420", "info": {"authors": {"author": [{"@pid": "161/0200", "text": "Mungyu Son"}, {"@pid": "05/10052", "text": "Hyunsun Park"}, {"@pid": "68/9256", "text": "Junwhan Ahn"}, {"@pid": "82/6218", "text": "Sungjoo Yoo"}]}, "title": "Making DRAM Stronger Against Row Hammering.", "venue": "DAC", "pages": "55:1-55:6", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/SonPAY17", "doi": "10.1145/3061639.3062281", "ee": "https://doi.org/10.1145/3061639.3062281", "url": "https://dblp.org/rec/conf/dac/SonPAY17"}, "url": "URL#2518420"}, {"@score": "1", "@id": "2518421", "info": {"authors": {"author": [{"@pid": "124/7242", "text": "Juexiao Su"}, {"@pid": "75/5673-1", "text": "Lei He 0001"}]}, "title": "Fast Embedding of Constrained Satisfaction Problem to Quantum Annealer with Minimizing Chain Length.", "venue": "DAC", "pages": "77:1-77:6", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/SuH17", "doi": "10.1145/3061639.3062246", "ee": "https://doi.org/10.1145/3061639.3062246", "url": "https://dblp.org/rec/conf/dac/SuH17"}, "url": "URL#2518421"}, {"@score": "1", "@id": "2518422", "info": {"authors": {"author": [{"@pid": "183/6202", "text": "Hokchhay Tann"}, {"@pid": "170/0113", "text": "Soheil Hashemi"}, {"@pid": "68/3828", "text": "R. Iris Bahar"}, {"@pid": "11/6528", "text": "Sherief Reda"}]}, "title": "Hardware-Software Codesign of Accurate, Multiplier-free Deep Neural Networks.", "venue": "DAC", "pages": "28:1-28:6", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/TannHBR17", "doi": "10.1145/3061639.3062259", "ee": "https://doi.org/10.1145/3061639.3062259", "url": "https://dblp.org/rec/conf/dac/TannHBR17"}, "url": "URL#2518422"}, {"@score": "1", "@id": "2518423", "info": {"authors": {"author": [{"@pid": "35/5170-1", "text": "Jun Tao 0001"}, {"@pid": "187/8352", "text": "Handi Yu"}, {"@pid": "73/6801", "text": "Dian Zhou"}, {"@pid": "47/4503", "text": "Yangfeng Su"}, {"@pid": "58/5418-1", "text": "Xuan Zeng 0001"}, {"@pid": "09/1365-1", "text": "Xin Li 0001"}]}, "title": "Correlated Rare Failure Analysis via Asymptotic Probability Evaluation.", "venue": "DAC", "pages": "54:1-54:6", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/TaoYZSZL17", "doi": "10.1145/3061639.3062217", "ee": "https://doi.org/10.1145/3061639.3062217", "url": "https://dblp.org/rec/conf/dac/TaoYZSZL17"}, "url": "URL#2518423"}, {"@score": "1", "@id": "2518424", "info": {"authors": {"author": [{"@pid": "39/9432", "text": "Wei-Yu Tsai"}, {"@pid": "76/8358", "text": "Jinhang Choi"}, {"@pid": "202/9516", "text": "Tulika Parija"}, {"@pid": "202/9677", "text": "Priyanka Gomatam"}, {"@pid": "d/ChitaRDas", "text": "Chita R. Das"}, {"@pid": "11/2192", "text": "John Sampson"}, {"@pid": "v/NarayananVijaykrishnan", "text": "Vijaykrishnan Narayanan"}]}, "title": "Co-training of Feature Extraction and Classification using Partitioned Convolutional Neural Networks.", "venue": "DAC", "pages": "58:1-58:6", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/TsaiCPGDSN17", "doi": "10.1145/3061639.3062218", "ee": "https://doi.org/10.1145/3061639.3062218", "url": "https://dblp.org/rec/conf/dac/TsaiCPGDSN17"}, "url": "URL#2518424"}, {"@score": "1", "@id": "2518425", "info": {"authors": {"author": [{"@pid": "184/5939", "text": "Anshuman Verma"}, {"@pid": "91/3111", "text": "Huiyang Zhou"}, {"@pid": "190/8688", "text": "Skip Booth"}, {"@pid": "202/9625", "text": "Robbie King"}, {"@pid": "56/3866", "text": "James Coole"}, {"@pid": "198/8399", "text": "Andy Keep"}, {"@pid": "34/3564", "text": "John Marshall"}, {"@pid": "82/6853", "text": "Wu-chun Feng"}]}, "title": "Developing Dynamic Profiling and Debugging Support in OpenCL for FPGAs.", "venue": "DAC", "pages": "56:1-56:6", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/VermaZBKCKMF17", "doi": "10.1145/3061639.3062230", "ee": "https://doi.org/10.1145/3061639.3062230", "url": "https://dblp.org/rec/conf/dac/VermaZBKCKMF17"}, "url": "URL#2518425"}, {"@score": "1", "@id": "2518426", "info": {"authors": {"author": [{"@pid": "63/1591-9", "text": "Shuo Wang 0009"}, {"@pid": "83/2265", "text": "Yun Liang 0001"}]}, "title": "A Comprehensive Framework for Synthesizing Stencil Algorithms on FPGAs using OpenCL Model.", "venue": "DAC", "pages": "28:1-28:6", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/WangL17", "doi": "10.1145/3061639.3062185", "ee": "https://doi.org/10.1145/3061639.3062185", "url": "https://dblp.org/rec/conf/dac/WangL17"}, "url": "URL#2518426"}, {"@score": "1", "@id": "2518427", "info": {"authors": {"author": [{"@pid": "94/3104-1", "text": "Ying Wang 0001"}, {"@pid": "70/576-1", "text": "Huawei Li 0001"}, {"@pid": "37/5372-1", "text": "Xiaowei Li 0001"}]}, "title": "Real-Time Meets Approximate Computing: An Elastic CNN Inference Accelerator with Adaptive Trade-off between QoS and QoR.", "venue": "DAC", "pages": "33:1-33:6", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/WangLL17", "doi": "10.1145/3061639.3062307", "ee": "https://doi.org/10.1145/3061639.3062307", "url": "https://dblp.org/rec/conf/dac/WangLL17"}, "url": "URL#2518427"}, {"@score": "1", "@id": "2518428", "info": {"authors": {"author": [{"@pid": "63/1591-9", "text": "Shuo Wang 0009"}, {"@pid": "83/2265", "text": "Yun Liang 0001"}, {"@pid": "10/4661-12", "text": "Wei Zhang 0012"}]}, "title": "FlexCL: An Analytical Performance Model for OpenCL Workloads on Flexible FPGAs.", "venue": "DAC", "pages": "27:1-27:6", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/WangLZ17", "doi": "10.1145/3061639.3062251", "ee": "https://doi.org/10.1145/3061639.3062251", "url": "https://dblp.org/rec/conf/dac/WangLZ17"}, "url": "URL#2518428"}, {"@score": "1", "@id": "2518429", "info": {"authors": {"author": [{"@pid": "64/5630", "text": "Qiang Wang"}, {"@pid": "55/17", "text": "Leibo Liu"}, {"@pid": "144/0494", "text": "Wenping Zhu"}, {"@pid": "202/9559", "text": "Huiyu Mo"}, {"@pid": "137/1419", "text": "Chenchen Deng"}, {"@pid": "39/6160", "text": "Shaojun Wei"}]}, "title": "A 700fps Optimized Coarse-to-Fine Shape Searching Based Hardware Accelerator for Face Alignment.", "venue": "DAC", "pages": "57:1-57:6", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/WangLZMDW17", "doi": "10.1145/3061639.3062182", "ee": "https://doi.org/10.1145/3061639.3062182", "url": "https://dblp.org/rec/conf/dac/WangLZMDW17"}, "url": "URL#2518429"}, {"@score": "1", "@id": "2518430", "info": {"authors": {"author": [{"@pid": "06/9981", "text": "Zhehui Wang"}, {"@pid": "58/2743", "text": "Zhengbin Pang"}, {"@pid": "57/5443-3", "text": "Peng Yang 0003"}, {"@pid": "20/4396-1", "text": "Jiang Xu 0001"}, {"@pid": "187/0876", "text": "Xuanqi Chen"}, {"@pid": "153/2043", "text": "Rafael K. V. Maeda"}, {"@pid": "75/7032", "text": "Zhifei Wang"}, {"@pid": "153/0625", "text": "Luan H. K. Duong"}, {"@pid": "50/10038-2", "text": "Haoran Li 0002"}, {"@pid": "75/3158-3", "text": "Zhe Wang 0003"}]}, "title": "MOCA: an Inter/Intra-Chip Optical Network for Memory.", "venue": "DAC", "pages": "86:1-86:6", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/WangPYXCMWDLW17", "doi": "10.1145/3061639.3062286", "ee": "https://doi.org/10.1145/3061639.3062286", "url": "https://dblp.org/rec/conf/dac/WangPYXCMWDLW17"}, "url": "URL#2518430"}, {"@score": "1", "@id": "2518431", "info": {"authors": {"author": [{"@pid": "21/1550-6", "text": "Jianping Wang 0006"}, {"@pid": "s/SachinSSapatnekar", "text": "Sachin S. Sapatnekar"}, {"@pid": "31/4424", "text": "Chris H. Kim"}, {"@pid": "156/1931", "text": "Paul A. Crowell"}, {"@pid": "63/7551", "text": "Steven J. Koester"}, {"@pid": "76/2234", "text": "Supriyo Datta"}, {"@pid": "r/KaushikRoy", "text": "Kaushik Roy 0001"}, {"@pid": "74/3747", "text": "Anand Raghunathan"}, {"@pid": "h/XiaoboSharonHu", "text": "Xiaobo Sharon Hu"}, {"@pid": "62/3778", "text": "Michael T. Niemier"}, {"@pid": "54/2495", "text": "Azad Naeemi"}, {"@pid": "63/5069", "text": "Chia-Ling Chien"}, {"@pid": "177/9415", "text": "Caroline A. Ross"}, {"@pid": "202/9563", "text": "Roland Kawakami"}]}, "title": "A Pathway to Enable Exponential Scaling for the Beyond-CMOS Era: Invited.", "venue": "DAC", "pages": "16:1-16:6", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/WangSKCKD0RHNNC17", "doi": "10.1145/3061639.3072942", "ee": "https://doi.org/10.1145/3061639.3072942", "url": "https://dblp.org/rec/conf/dac/WangSKCKD0RHNNC17"}, "url": "URL#2518431"}, {"@score": "1", "@id": "2518432", "info": {"authors": {"author": [{"@pid": "20/7627", "text": "Yandan Wang"}, {"@pid": "21/6891", "text": "Wei Wen"}, {"@pid": "59/11469", "text": "Beiye Liu"}, {"@pid": "26/1312", "text": "Donald M. Chiarulli"}, {"@pid": "30/5330-1", "text": "Hai (Helen) Li"}]}, "title": "Group Scissor: Scaling Neuromorphic Computing Design to Large Neural Networks.", "venue": "DAC", "pages": "85:1-85:6", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/WangWLCL17", "doi": "10.1145/3061639.3062256", "ee": "https://doi.org/10.1145/3061639.3062256", "url": "https://dblp.org/rec/conf/dac/WangWLCL17"}, "url": "URL#2518432"}, {"@score": "1", "@id": "2518433", "info": {"authors": {"author": [{"@pid": "195/5437", "text": "Mengshuo Wang"}, {"@pid": "29/3081-1", "text": "Fan Yang 0001"}, {"@pid": "79/6099", "text": "Changhao Yan"}, {"@pid": "58/5418-1", "text": "Xuan Zeng 0001"}, {"@pid": "202/9505", "text": "Xiangdong Hu"}]}, "title": "Efficient Bayesian Yield Optimization Approach for Analog and SRAM Circuits.", "venue": "DAC", "pages": "11:1-11:6", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/WangYYZH17", "doi": "10.1145/3061639.3062234", "ee": "https://doi.org/10.1145/3061639.3062234", "url": "https://dblp.org/rec/conf/dac/WangYYZH17"}, "url": "URL#2518433"}, {"@score": "1", "@id": "2518434", "info": {"authors": {"author": [{"@pid": "202/9541", "text": "Hsiao-Lun Wang"}, {"@pid": "189/3917", "text": "Minghe Zhang"}, {"@pid": "29/6330", "text": "Peter A. Beerel"}]}, "title": "Retiming of Two-Phase Latch-Based Resilient Circuits.", "venue": "DAC", "pages": "70:1-70:6", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/WangZB17", "doi": "10.1145/3061639.3062312", "ee": "https://doi.org/10.1145/3061639.3062312", "url": "https://dblp.org/rec/conf/dac/WangZB17"}, "url": "URL#2518434"}, {"@score": "1", "@id": "2518435", "info": {"authors": {"author": [{"@pid": "33/1842", "text": "Ya Wang"}, {"@pid": "194/1610", "text": "Wenrui Zhang"}, {"@pid": "83/6353-1", "text": "Peng Li 0001"}, {"@pid": "67/3825", "text": "Jian Gong"}]}, "title": "Convergence-Boosted Graph Partitioning using Maximum Spanning Trees for Iterative Solution of Large Linear Circuits.", "venue": "DAC", "pages": "69:1-69:6", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/WangZLG17", "doi": "10.1145/3061639.3062215", "ee": "https://doi.org/10.1145/3061639.3062215", "url": "https://dblp.org/rec/conf/dac/WangZLG17"}, "url": "URL#2518435"}, {"@score": "1", "@id": "2518436", "info": {"authors": {"author": [{"@pid": "67/6649-3", "text": "Yi Wang 0003"}, {"@pid": "56/10207", "text": "Mingxu Zhang"}, {"@pid": "62/5839-18", "text": "Jing Yang 0018"}]}, "title": "Exploiting Parallelism for Convolutional Connections in Processing-In-Memory Architecture.", "venue": "DAC", "pages": "4:1-4:6", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/WangZY17", "doi": "10.1145/3061639.3062242", "ee": "https://doi.org/10.1145/3061639.3062242", "url": "https://dblp.org/rec/conf/dac/WangZY17"}, "url": "URL#2518436"}, {"@score": "1", "@id": "2518437", "info": {"authors": {"author": [{"@pid": "145/9463", "text": "Tianshu Wei"}, {"@pid": "45/7737", "text": "Yanzhi Wang"}, {"@pid": "66/5923-2", "text": "Qi Zhu 0002"}]}, "title": "Deep Reinforcement Learning for Building HVAC Control.", "venue": "DAC", "pages": "22:1-22:6", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/WeiWZ17", "doi": "10.1145/3061639.3062224", "ee": "https://doi.org/10.1145/3061639.3062224", "url": "https://dblp.org/rec/conf/dac/WeiWZ17"}, "url": "URL#2518437"}, {"@score": "1", "@id": "2518438", "info": {"authors": {"author": [{"@pid": "08/10954", "text": "Xuechao Wei"}, {"@pid": "144/6124", "text": "Cody Hao Yu"}, {"@pid": "21/1048-7", "text": "Peng Zhang 0007"}, {"@pid": "202/9678", "text": "Youxiang Chen"}, {"@pid": "68/1041", "text": "Yuxin Wang"}, {"@pid": "59/3754", "text": "Han Hu"}, {"@pid": "83/2265", "text": "Yun Liang 0001"}, {"@pid": "c/JasonCong", "text": "Jason Cong"}]}, "title": "Automated Systolic Array Architecture Synthesis for High Throughput CNN Inference on FPGAs.", "venue": "DAC", "pages": "29:1-29:6", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/WeiYZCWHLC17", "doi": "10.1145/3061639.3062207", "ee": "https://doi.org/10.1145/3061639.3062207", "url": "https://dblp.org/rec/conf/dac/WeiYZCWHLC17"}, "url": "URL#2518438"}, {"@score": "1", "@id": "2518439", "info": {"authors": {"author": [{"@pid": "19/5921", "text": "Meng Wu"}, {"@pid": "63/2279-1", "text": "Haibo Zeng 0001"}, {"@pid": "w/ChaoWang", "text": "Chao Wang 0001"}, {"@pid": "79/1201", "text": "Huafeng Yu"}]}, "title": "Safety Guard: Runtime Enforcement for Safety-Critical Cyber-Physical Systems: Invited.", "venue": "DAC", "pages": "84:1-84:6", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/WuZWY17", "doi": "10.1145/3061639.3072957", "ee": "https://doi.org/10.1145/3061639.3072957", "url": "https://dblp.org/rec/conf/dac/WuZWY17"}, "url": "URL#2518439"}, {"@score": "1", "@id": "2518440", "info": {"authors": {"author": [{"@pid": "160/1534", "text": "Lixue Xia"}, {"@pid": "172/2707", "text": "Mengyun Liu"}, {"@pid": "202/9525", "text": "Xuefei Ning"}, {"@pid": "c/KrishnenduChakrabarty", "text": "Krishnendu Chakrabarty"}, {"@pid": "w/YuWang2", "text": "Yu Wang 0002"}]}, "title": "Fault-Tolerant Training with On-Line Fault Detection for RRAM-Based Neural Computing Systems.", "venue": "DAC", "pages": "33:1-33:6", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/XiaLNCW17", "doi": "10.1145/3061639.3062248", "ee": "https://doi.org/10.1145/3061639.3062248", "url": "https://dblp.org/rec/conf/dac/XiaLNCW17"}, "url": "URL#2518440"}, {"@score": "1", "@id": "2518441", "info": {"authors": {"author": [{"@pid": "202/5867", "text": "Qingcheng Xiao"}, {"@pid": "83/2265", "text": "Yun Liang 0001"}, {"@pid": "202/5928", "text": "Liqiang Lu"}, {"@pid": "117/6968", "text": "Shengen Yan"}, {"@pid": "40/566", "text": "Yu-Wing Tai"}]}, "title": "Exploring Heterogeneous Algorithms for Accelerating Deep Convolutional Neural Networks on FPGAs.", "venue": "DAC", "pages": "62:1-62:6", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/XiaoLLYT17", "doi": "10.1145/3061639.3062244", "ee": "https://doi.org/10.1145/3061639.3062244", "url": "https://dblp.org/rec/conf/dac/XiaoLLYT17"}, "url": "URL#2518441"}, {"@score": "1", "@id": "2518442", "info": {"authors": {"author": [{"@pid": "40/2246", "text": "Yang Xie"}, {"@pid": "83/1695", "text": "Ankur Srivastava 0001"}]}, "title": "Delay Locking: Security Enhancement of Logic Locking against IC Counterfeiting and Overproduction.", "venue": "DAC", "pages": "9:1-9:6", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/XieS17", "doi": "10.1145/3061639.3062226", "ee": "https://doi.org/10.1145/3061639.3062226", "url": "https://dblp.org/rec/conf/dac/XieS17"}, "url": "URL#2518442"}, {"@score": "1", "@id": "2518443", "info": {"authors": {"author": [{"@pid": "135/7310", "text": "Xiaoqing Xu"}, {"@pid": "98/8892", "text": "Yibo Lin"}, {"@pid": "78/9849", "text": "Vinicius S. Livramento"}, {"@pid": "p/DavidZhigangPan", "text": "David Z. Pan"}]}, "title": "Concurrent Pin Access Optimization for Unidirectional Routing.", "venue": "DAC", "pages": "20:1-20:6", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/XuLLP17", "doi": "10.1145/3061639.3062214", "ee": "https://doi.org/10.1145/3061639.3062214", "url": "https://dblp.org/rec/conf/dac/XuLLP17"}, "url": "URL#2518443"}, {"@score": "1", "@id": "2518444", "info": {"authors": {"author": [{"@pid": "170/0153", "text": "Biying Xu"}, {"@pid": "187/9213", "text": "Shaolan Li"}, {"@pid": "17/5023", "text": "Nan Sun"}, {"@pid": "p/DavidZhigangPan", "text": "David Z. Pan"}]}, "title": "A Scaling Compatible, Synthesis Friendly VCO-based Delta-sigma ADC Design and Synthesis Methodology.", "venue": "DAC", "pages": "12:1-12:6", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/XuLSP17", "doi": "10.1145/3061639.3062192", "ee": "https://doi.org/10.1145/3061639.3062192", "url": "https://dblp.org/rec/conf/dac/XuLSP17"}, "url": "URL#2518444"}, {"@score": "1", "@id": "2518445", "info": {"authors": {"author": [{"@pid": "202/9598", "text": "Chengwen Xu"}, {"@pid": "17/343", "text": "Xiangyu Wu"}, {"@pid": "202/9638", "text": "Wenqi Yin"}, {"@pid": "43/1230-1", "text": "Qiang Xu 0001"}, {"@pid": "23/8030", "text": "Naifeng Jing"}, {"@pid": "88/6436", "text": "Xiaoyao Liang"}, {"@pid": "45/4954-2", "text": "Li Jiang 0002"}]}, "title": "On Quality Trade-off Control for Approximate Computing Using Iterative Training.", "venue": "DAC", "pages": "52:1-52:6", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/XuWYXJLJ17", "doi": "10.1145/3061639.3062294", "ee": "https://doi.org/10.1145/3061639.3062294", "url": "https://dblp.org/rec/conf/dac/XuWYXJLJ17"}, "url": "URL#2518445"}, {"@score": "1", "@id": "2518446", "info": {"authors": {"author": [{"@pid": "181/2733-4", "text": "Xiaowei Xu 0004"}, {"@pid": "128/0618", "text": "Dewen Zeng"}, {"@pid": "11/6689", "text": "Wenyao Xu"}, {"@pid": "94/5536", "text": "Yiyu Shi 0001"}, {"@pid": "08/6001-2", "text": "Yu Hu 0002"}]}, "title": "An Efficient Memristor-based Distance Accelerator for Time Series Data Mining on Data Centers.", "venue": "DAC", "pages": "58:1-58:6", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/XuZXSH17", "doi": "10.1145/3061639.3062200", "ee": "https://doi.org/10.1145/3061639.3062200", "url": "https://dblp.org/rec/conf/dac/XuZXSH17"}, "url": "URL#2518446"}, {"@score": "1", "@id": "2518447", "info": {"authors": {"author": [{"@pid": "41/5526", "text": "Yuan Xue"}, {"@pid": "06/4401", "text": "Chengmo Yang"}, {"@pid": "37/3401", "text": "Jingtong Hu"}]}, "title": "Age-aware Logic and Memory Co-Placement for RRAM-FPGAs.", "venue": "DAC", "pages": "1:1-1:6", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/XueYH17", "doi": "10.1145/3061639.3062198", "ee": "https://doi.org/10.1145/3061639.3062198", "url": "https://dblp.org/rec/conf/dac/XueYH17"}, "url": "URL#2518447"}, {"@score": "1", "@id": "2518448", "info": {"authors": {"author": [{"@pid": "02/8125-1", "text": "Zhiyuan Yang 0001"}, {"@pid": "130/4103", "text": "Caleb Serafy"}, {"@pid": "139/6335", "text": "Tiantao Lu"}, {"@pid": "83/1695", "text": "Ankur Srivastava 0001"}]}, "title": "Phase-driven Learning-based Dynamic Reliability Management For Multi-core Processors.", "venue": "DAC", "pages": "46:1-46:6", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/YangSLS17", "doi": "10.1145/3061639.3062301", "ee": "https://doi.org/10.1145/3061639.3062301", "url": "https://dblp.org/rec/conf/dac/YangSLS17"}, "url": "URL#2518448"}, {"@score": "1", "@id": "2518449", "info": {"authors": {"author": [{"@pid": "17/8386", "text": "Haoyu Yang"}, {"@pid": "60/3775", "text": "Jing Su"}, {"@pid": "19/2439", "text": "Yi Zou"}, {"@pid": "28/4556-1", "text": "Bei Yu 0001"}, {"@pid": "y/EFYYoung", "text": "Evangeline F. Y. Young"}]}, "title": "Layout Hotspot Detection with Feature Tensor Generation and Deep Biased Learning.", "venue": "DAC", "pages": "62:1-62:6", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/YangSZYY17", "doi": "10.1145/3061639.3062270", "ee": "https://doi.org/10.1145/3061639.3062270", "url": "https://dblp.org/rec/conf/dac/YangSZYY17"}, "url": "URL#2518449"}, {"@score": "1", "@id": "2518450", "info": {"authors": {"author": [{"@pid": "98/3428", "text": "Shouyi Yin"}, {"@pid": "187/8303", "text": "Zhicong Xie"}, {"@pid": "39/6160", "text": "Shaojun Wei"}]}, "title": "Disturbance Aware Memory Partitioning for Parallel Data Access in STT-RAM.", "venue": "DAC", "pages": "84:1-84:6", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/YinXW17", "doi": "10.1145/3061639.3062232", "ee": "https://doi.org/10.1145/3061639.3062232", "url": "https://dblp.org/rec/conf/dac/YinXW17"}, "url": "URL#2518450"}, {"@score": "1", "@id": "2518451", "info": {"authors": {"author": [{"@pid": "06/6785-51", "text": "Yang Zhang 0051"}, {"@pid": "48/5939-1", "text": "Dan Feng 0001"}, {"@pid": "97/6737", "text": "Jingning Liu"}, {"@pid": "11/4740-1", "text": "Wei Tong 0001"}, {"@pid": "75/1956-1", "text": "Bing Wu 0001"}, {"@pid": "193/6706", "text": "Caihua Fang"}]}, "title": "A Novel ReRAM-based Main Memory Structure for Optimizing Access Latency and Reliability.", "venue": "DAC", "pages": "82:1-82:6", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/ZhangFLTWF17", "doi": "10.1145/3061639.3062191", "ee": "https://doi.org/10.1145/3061639.3062191", "url": "https://dblp.org/rec/conf/dac/ZhangFLTWF17"}, "url": "URL#2518451"}, {"@score": "1", "@id": "2518452", "info": {"authors": {"author": [{"@pid": "56/5624-1", "text": "Xian Zhang 0001"}, {"@pid": "29/6473-3", "text": "Guangyu Sun 0003"}]}, "title": "Toss-up Wear Leveling: Protecting Phase-Change Memories from Inconsistent Write Patterns.", "venue": "DAC", "pages": "3:1-3:6", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/ZhangS17", "doi": "10.1145/3061639.3062329", "ee": "https://doi.org/10.1145/3061639.3062329", "url": "https://dblp.org/rec/conf/dac/ZhangS17"}, "url": "URL#2518452"}, {"@score": "1", "@id": "2518453", "info": {"authors": {"author": [{"@pid": "77/1125", "text": "Zhiqiang Zhao"}, {"@pid": "81/4441", "text": "Zhuo Feng"}]}, "title": "A Spectral Graph Sparsification Approach to Scalable Vectorless Power Grid Integrity Verification.", "venue": "DAC", "pages": "68:1-68:6", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/ZhaoF17", "doi": "10.1145/3061639.3062193", "ee": "https://doi.org/10.1145/3061639.3062193", "url": "https://dblp.org/rec/conf/dac/ZhaoF17"}, "url": "URL#2518453"}, {"@score": "1", "@id": "2518454", "info": {"authors": {"author": [{"@pid": "161/0245", "text": "Qinghang Zhao"}, {"@pid": "15/2486", "text": "Yongpan Liu"}, {"@pid": "92/6021", "text": "Wenyu Sun"}, {"@pid": "202/9612", "text": "Jiaqing Zhao"}, {"@pid": "72/2941", "text": "Hailong Yao"}, {"@pid": "03/10049", "text": "Xiaojun Guo"}, {"@pid": "94/1128", "text": "Huazhong Yang"}]}, "title": "Design Methodology for Thin-Film Transistor Based Pseudo-CMOS Logic Array with Multi-Layer Interconnect Architecture.", "venue": "DAC", "pages": "80:1-80:6", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/ZhaoLSZYGY17", "doi": "10.1145/3061639.3062227", "ee": "https://doi.org/10.1145/3061639.3062227", "url": "https://dblp.org/rec/conf/dac/ZhaoLSZYGY17"}, "url": "URL#2518454"}, {"@score": "1", "@id": "2518455", "info": {"authors": {"author": [{"@pid": "98/1013", "text": "Chen Zhou"}, {"@pid": "p/KeshabKParhi", "text": "Keshab K. Parhi"}, {"@pid": "31/4424", "text": "Chris H. Kim"}]}, "title": "Secure and Reliable XOR Arbiter PUF Design: An Experimental Study based on 1 Trillion Challenge Response Pair Measurements.", "venue": "DAC", "pages": "10:1-10:6", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/ZhouPK17", "doi": "10.1145/3061639.3062315", "ee": "https://doi.org/10.1145/3061639.3062315", "url": "https://dblp.org/rec/conf/dac/ZhouPK17"}, "url": "URL#2518455"}, {"@score": "1", "@id": "2518456", "info": {"authors": {"author": [{"@pid": "19/8561", "text": "Xiao Zhu"}, {"@pid": "91/620", "text": "Duo Liu"}, {"@pid": "149/3972", "text": "Kan Zhong"}, {"@pid": "193/1369", "text": "Jinting Ren"}, {"@pid": "75/4601-6", "text": "Tao Li 0006"}]}, "title": "SmartSwap: High-Performance and User Experience Friendly Swapping in Mobile Systems.", "venue": "DAC", "pages": "22:1-22:6", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/ZhuLZRL17", "doi": "10.1145/3061639.3062317", "ee": "https://doi.org/10.1145/3061639.3062317", "url": "https://dblp.org/rec/conf/dac/ZhuLZRL17"}, "url": "URL#2518456"}, {"@score": "1", "@id": "2518457", "info": {"authors": {"author": [{"@pid": "66/5923-2", "text": "Qi Zhu 0002"}, {"@pid": "185/5762", "text": "Hengyi Liang"}, {"@pid": "123/6903", "text": "Licong Zhang"}, {"@pid": "179/3270", "text": "Debayan Roy"}, {"@pid": "23/5721-1", "text": "Wenchao Li 0001"}, {"@pid": "c/SamarjitChakraborty", "text": "Samarjit Chakraborty"}]}, "title": "Extensibility-Driven Automotive In-Vehicle Architecture Design: Invited.", "venue": "DAC", "pages": "13:1-13:6", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/ZhuLZRLC17", "doi": "10.1145/3061639.3072956", "ee": "https://doi.org/10.1145/3061639.3072956", "url": "https://dblp.org/rec/conf/dac/ZhuLZRLC17"}, "url": "URL#2518457"}, {"@score": "1", "@id": "2518458", "info": {"authors": {"author": [{"@pid": "202/9504", "text": "An Zou"}, {"@pid": "131/5131", "text": "Jingwen Leng"}, {"@pid": "145/0587", "text": "Yazhou Zu"}, {"@pid": "97/10385", "text": "Tao Tong"}, {"@pid": "88/2610", "text": "Vijay Janapa Reddi"}, {"@pid": "30/135", "text": "David M. Brooks"}, {"@pid": "21/5583", "text": "Gu-Yeon Wei"}, {"@pid": "36/31-1", "text": "Xuan Zhang 0001"}]}, "title": "Ivory: Early-Stage Design Space Exploration Tool for Integrated Voltage Regulators.", "venue": "DAC", "pages": "1:1-1:6", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/ZouLZTRBWZ17", "doi": "10.1145/3061639.3062268", "ee": "https://doi.org/10.1145/3061639.3062268", "url": "https://dblp.org/rec/conf/dac/ZouLZTRBWZ17"}, "url": "URL#2518458"}, {"@score": "1", "@id": "2518459", "info": {"authors": {"author": [{"@pid": "13/6778", "text": "Wei Zuo"}, {"@pid": "41/5129", "text": "Louis-No\u00ebl Pouchet"}, {"@pid": "33/386", "text": "Andrey Ayupov"}, {"@pid": "86/938", "text": "Taemin Kim"}, {"@pid": "87/11", "text": "Chung-Wei Lin"}, {"@pid": "156/2325", "text": "Shinichi Shiraishi"}, {"@pid": "37/1234", "text": "Deming Chen"}]}, "title": "Accurate High-level Modeling and Automated Hardware/Software Co-design for Effective SoC Design Space Exploration.", "venue": "DAC", "pages": "78:1-78:6", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/ZuoPAKLSC17", "doi": "10.1145/3061639.3062195", "ee": "https://doi.org/10.1145/3061639.3062195", "url": "https://dblp.org/rec/conf/dac/ZuoPAKLSC17"}, "url": "URL#2518459"}, {"@score": "1", "@id": "2648639", "info": {"title": "Proceedings of the 54th Annual Design Automation Conference, DAC 2017, Austin, TX, USA, June 18-22, 2017", "venue": "DAC", "publisher": "ACM", "year": "2017", "type": "Editorship", "key": "conf/dac/2017", "doi": "10.1145/3061639", "ee": "https://doi.org/10.1145/3061639", "url": "https://dblp.org/rec/conf/dac/2017"}, "url": "URL#2648639"}]}}}