
RSWDS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00011064  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000328  08011204  08011204  00021204  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0801152c  0801152c  0002152c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08011534  08011534  00021534  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08011538  08011538  00021538  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000358  20000000  0801153c  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000af0  20000358  08011894  00030358  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  20000e48  08011894  00030e48  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00030358  2**0
                  CONTENTS, READONLY
 10 .debug_info   00042131  00000000  00000000  00030388  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 000053b6  00000000  00000000  000724b9  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00001bf0  00000000  00000000  00077870  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 000019a8  00000000  00000000  00079460  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0000e2b4  00000000  00000000  0007ae08  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    0000c472  00000000  00000000  000890bc  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  0009552e  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00007cf8  00000000  00000000  000955ac  2**2
                  CONTENTS, READONLY, DEBUGGING
 18 .stab         00000084  00000000  00000000  0009d2a4  2**2
                  CONTENTS, READONLY, DEBUGGING
 19 .stabstr      0000014b  00000000  00000000  0009d328  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000358 	.word	0x20000358
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080111ec 	.word	0x080111ec

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	2000035c 	.word	0x2000035c
 80001dc:	080111ec 	.word	0x080111ec

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b97a 	b.w	800058c <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	468c      	mov	ip, r1
 80002b6:	460d      	mov	r5, r1
 80002b8:	4604      	mov	r4, r0
 80002ba:	9e08      	ldr	r6, [sp, #32]
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d151      	bne.n	8000364 <__udivmoddi4+0xb4>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4617      	mov	r7, r2
 80002c4:	d96d      	bls.n	80003a2 <__udivmoddi4+0xf2>
 80002c6:	fab2 fe82 	clz	lr, r2
 80002ca:	f1be 0f00 	cmp.w	lr, #0
 80002ce:	d00b      	beq.n	80002e8 <__udivmoddi4+0x38>
 80002d0:	f1ce 0c20 	rsb	ip, lr, #32
 80002d4:	fa01 f50e 	lsl.w	r5, r1, lr
 80002d8:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002dc:	fa02 f70e 	lsl.w	r7, r2, lr
 80002e0:	ea4c 0c05 	orr.w	ip, ip, r5
 80002e4:	fa00 f40e 	lsl.w	r4, r0, lr
 80002e8:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 80002ec:	0c25      	lsrs	r5, r4, #16
 80002ee:	fbbc f8fa 	udiv	r8, ip, sl
 80002f2:	fa1f f987 	uxth.w	r9, r7
 80002f6:	fb0a cc18 	mls	ip, sl, r8, ip
 80002fa:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 80002fe:	fb08 f309 	mul.w	r3, r8, r9
 8000302:	42ab      	cmp	r3, r5
 8000304:	d90a      	bls.n	800031c <__udivmoddi4+0x6c>
 8000306:	19ed      	adds	r5, r5, r7
 8000308:	f108 32ff 	add.w	r2, r8, #4294967295
 800030c:	f080 8123 	bcs.w	8000556 <__udivmoddi4+0x2a6>
 8000310:	42ab      	cmp	r3, r5
 8000312:	f240 8120 	bls.w	8000556 <__udivmoddi4+0x2a6>
 8000316:	f1a8 0802 	sub.w	r8, r8, #2
 800031a:	443d      	add	r5, r7
 800031c:	1aed      	subs	r5, r5, r3
 800031e:	b2a4      	uxth	r4, r4
 8000320:	fbb5 f0fa 	udiv	r0, r5, sl
 8000324:	fb0a 5510 	mls	r5, sl, r0, r5
 8000328:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 800032c:	fb00 f909 	mul.w	r9, r0, r9
 8000330:	45a1      	cmp	r9, r4
 8000332:	d909      	bls.n	8000348 <__udivmoddi4+0x98>
 8000334:	19e4      	adds	r4, r4, r7
 8000336:	f100 33ff 	add.w	r3, r0, #4294967295
 800033a:	f080 810a 	bcs.w	8000552 <__udivmoddi4+0x2a2>
 800033e:	45a1      	cmp	r9, r4
 8000340:	f240 8107 	bls.w	8000552 <__udivmoddi4+0x2a2>
 8000344:	3802      	subs	r0, #2
 8000346:	443c      	add	r4, r7
 8000348:	eba4 0409 	sub.w	r4, r4, r9
 800034c:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000350:	2100      	movs	r1, #0
 8000352:	2e00      	cmp	r6, #0
 8000354:	d061      	beq.n	800041a <__udivmoddi4+0x16a>
 8000356:	fa24 f40e 	lsr.w	r4, r4, lr
 800035a:	2300      	movs	r3, #0
 800035c:	6034      	str	r4, [r6, #0]
 800035e:	6073      	str	r3, [r6, #4]
 8000360:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000364:	428b      	cmp	r3, r1
 8000366:	d907      	bls.n	8000378 <__udivmoddi4+0xc8>
 8000368:	2e00      	cmp	r6, #0
 800036a:	d054      	beq.n	8000416 <__udivmoddi4+0x166>
 800036c:	2100      	movs	r1, #0
 800036e:	e886 0021 	stmia.w	r6, {r0, r5}
 8000372:	4608      	mov	r0, r1
 8000374:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000378:	fab3 f183 	clz	r1, r3
 800037c:	2900      	cmp	r1, #0
 800037e:	f040 808e 	bne.w	800049e <__udivmoddi4+0x1ee>
 8000382:	42ab      	cmp	r3, r5
 8000384:	d302      	bcc.n	800038c <__udivmoddi4+0xdc>
 8000386:	4282      	cmp	r2, r0
 8000388:	f200 80fa 	bhi.w	8000580 <__udivmoddi4+0x2d0>
 800038c:	1a84      	subs	r4, r0, r2
 800038e:	eb65 0503 	sbc.w	r5, r5, r3
 8000392:	2001      	movs	r0, #1
 8000394:	46ac      	mov	ip, r5
 8000396:	2e00      	cmp	r6, #0
 8000398:	d03f      	beq.n	800041a <__udivmoddi4+0x16a>
 800039a:	e886 1010 	stmia.w	r6, {r4, ip}
 800039e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003a2:	b912      	cbnz	r2, 80003aa <__udivmoddi4+0xfa>
 80003a4:	2701      	movs	r7, #1
 80003a6:	fbb7 f7f2 	udiv	r7, r7, r2
 80003aa:	fab7 fe87 	clz	lr, r7
 80003ae:	f1be 0f00 	cmp.w	lr, #0
 80003b2:	d134      	bne.n	800041e <__udivmoddi4+0x16e>
 80003b4:	1beb      	subs	r3, r5, r7
 80003b6:	0c3a      	lsrs	r2, r7, #16
 80003b8:	fa1f fc87 	uxth.w	ip, r7
 80003bc:	2101      	movs	r1, #1
 80003be:	fbb3 f8f2 	udiv	r8, r3, r2
 80003c2:	0c25      	lsrs	r5, r4, #16
 80003c4:	fb02 3318 	mls	r3, r2, r8, r3
 80003c8:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 80003cc:	fb0c f308 	mul.w	r3, ip, r8
 80003d0:	42ab      	cmp	r3, r5
 80003d2:	d907      	bls.n	80003e4 <__udivmoddi4+0x134>
 80003d4:	19ed      	adds	r5, r5, r7
 80003d6:	f108 30ff 	add.w	r0, r8, #4294967295
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x132>
 80003dc:	42ab      	cmp	r3, r5
 80003de:	f200 80d1 	bhi.w	8000584 <__udivmoddi4+0x2d4>
 80003e2:	4680      	mov	r8, r0
 80003e4:	1aed      	subs	r5, r5, r3
 80003e6:	b2a3      	uxth	r3, r4
 80003e8:	fbb5 f0f2 	udiv	r0, r5, r2
 80003ec:	fb02 5510 	mls	r5, r2, r0, r5
 80003f0:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 80003f4:	fb0c fc00 	mul.w	ip, ip, r0
 80003f8:	45a4      	cmp	ip, r4
 80003fa:	d907      	bls.n	800040c <__udivmoddi4+0x15c>
 80003fc:	19e4      	adds	r4, r4, r7
 80003fe:	f100 33ff 	add.w	r3, r0, #4294967295
 8000402:	d202      	bcs.n	800040a <__udivmoddi4+0x15a>
 8000404:	45a4      	cmp	ip, r4
 8000406:	f200 80b8 	bhi.w	800057a <__udivmoddi4+0x2ca>
 800040a:	4618      	mov	r0, r3
 800040c:	eba4 040c 	sub.w	r4, r4, ip
 8000410:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000414:	e79d      	b.n	8000352 <__udivmoddi4+0xa2>
 8000416:	4631      	mov	r1, r6
 8000418:	4630      	mov	r0, r6
 800041a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800041e:	f1ce 0420 	rsb	r4, lr, #32
 8000422:	fa05 f30e 	lsl.w	r3, r5, lr
 8000426:	fa07 f70e 	lsl.w	r7, r7, lr
 800042a:	fa20 f804 	lsr.w	r8, r0, r4
 800042e:	0c3a      	lsrs	r2, r7, #16
 8000430:	fa25 f404 	lsr.w	r4, r5, r4
 8000434:	ea48 0803 	orr.w	r8, r8, r3
 8000438:	fbb4 f1f2 	udiv	r1, r4, r2
 800043c:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8000440:	fb02 4411 	mls	r4, r2, r1, r4
 8000444:	fa1f fc87 	uxth.w	ip, r7
 8000448:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 800044c:	fb01 f30c 	mul.w	r3, r1, ip
 8000450:	42ab      	cmp	r3, r5
 8000452:	fa00 f40e 	lsl.w	r4, r0, lr
 8000456:	d909      	bls.n	800046c <__udivmoddi4+0x1bc>
 8000458:	19ed      	adds	r5, r5, r7
 800045a:	f101 30ff 	add.w	r0, r1, #4294967295
 800045e:	f080 808a 	bcs.w	8000576 <__udivmoddi4+0x2c6>
 8000462:	42ab      	cmp	r3, r5
 8000464:	f240 8087 	bls.w	8000576 <__udivmoddi4+0x2c6>
 8000468:	3902      	subs	r1, #2
 800046a:	443d      	add	r5, r7
 800046c:	1aeb      	subs	r3, r5, r3
 800046e:	fa1f f588 	uxth.w	r5, r8
 8000472:	fbb3 f0f2 	udiv	r0, r3, r2
 8000476:	fb02 3310 	mls	r3, r2, r0, r3
 800047a:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 800047e:	fb00 f30c 	mul.w	r3, r0, ip
 8000482:	42ab      	cmp	r3, r5
 8000484:	d907      	bls.n	8000496 <__udivmoddi4+0x1e6>
 8000486:	19ed      	adds	r5, r5, r7
 8000488:	f100 38ff 	add.w	r8, r0, #4294967295
 800048c:	d26f      	bcs.n	800056e <__udivmoddi4+0x2be>
 800048e:	42ab      	cmp	r3, r5
 8000490:	d96d      	bls.n	800056e <__udivmoddi4+0x2be>
 8000492:	3802      	subs	r0, #2
 8000494:	443d      	add	r5, r7
 8000496:	1aeb      	subs	r3, r5, r3
 8000498:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800049c:	e78f      	b.n	80003be <__udivmoddi4+0x10e>
 800049e:	f1c1 0720 	rsb	r7, r1, #32
 80004a2:	fa22 f807 	lsr.w	r8, r2, r7
 80004a6:	408b      	lsls	r3, r1
 80004a8:	fa05 f401 	lsl.w	r4, r5, r1
 80004ac:	ea48 0303 	orr.w	r3, r8, r3
 80004b0:	fa20 fe07 	lsr.w	lr, r0, r7
 80004b4:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 80004b8:	40fd      	lsrs	r5, r7
 80004ba:	ea4e 0e04 	orr.w	lr, lr, r4
 80004be:	fbb5 f9fc 	udiv	r9, r5, ip
 80004c2:	ea4f 441e 	mov.w	r4, lr, lsr #16
 80004c6:	fb0c 5519 	mls	r5, ip, r9, r5
 80004ca:	fa1f f883 	uxth.w	r8, r3
 80004ce:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 80004d2:	fb09 f408 	mul.w	r4, r9, r8
 80004d6:	42ac      	cmp	r4, r5
 80004d8:	fa02 f201 	lsl.w	r2, r2, r1
 80004dc:	fa00 fa01 	lsl.w	sl, r0, r1
 80004e0:	d908      	bls.n	80004f4 <__udivmoddi4+0x244>
 80004e2:	18ed      	adds	r5, r5, r3
 80004e4:	f109 30ff 	add.w	r0, r9, #4294967295
 80004e8:	d243      	bcs.n	8000572 <__udivmoddi4+0x2c2>
 80004ea:	42ac      	cmp	r4, r5
 80004ec:	d941      	bls.n	8000572 <__udivmoddi4+0x2c2>
 80004ee:	f1a9 0902 	sub.w	r9, r9, #2
 80004f2:	441d      	add	r5, r3
 80004f4:	1b2d      	subs	r5, r5, r4
 80004f6:	fa1f fe8e 	uxth.w	lr, lr
 80004fa:	fbb5 f0fc 	udiv	r0, r5, ip
 80004fe:	fb0c 5510 	mls	r5, ip, r0, r5
 8000502:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 8000506:	fb00 f808 	mul.w	r8, r0, r8
 800050a:	45a0      	cmp	r8, r4
 800050c:	d907      	bls.n	800051e <__udivmoddi4+0x26e>
 800050e:	18e4      	adds	r4, r4, r3
 8000510:	f100 35ff 	add.w	r5, r0, #4294967295
 8000514:	d229      	bcs.n	800056a <__udivmoddi4+0x2ba>
 8000516:	45a0      	cmp	r8, r4
 8000518:	d927      	bls.n	800056a <__udivmoddi4+0x2ba>
 800051a:	3802      	subs	r0, #2
 800051c:	441c      	add	r4, r3
 800051e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000522:	eba4 0408 	sub.w	r4, r4, r8
 8000526:	fba0 8902 	umull	r8, r9, r0, r2
 800052a:	454c      	cmp	r4, r9
 800052c:	46c6      	mov	lr, r8
 800052e:	464d      	mov	r5, r9
 8000530:	d315      	bcc.n	800055e <__udivmoddi4+0x2ae>
 8000532:	d012      	beq.n	800055a <__udivmoddi4+0x2aa>
 8000534:	b156      	cbz	r6, 800054c <__udivmoddi4+0x29c>
 8000536:	ebba 030e 	subs.w	r3, sl, lr
 800053a:	eb64 0405 	sbc.w	r4, r4, r5
 800053e:	fa04 f707 	lsl.w	r7, r4, r7
 8000542:	40cb      	lsrs	r3, r1
 8000544:	431f      	orrs	r7, r3
 8000546:	40cc      	lsrs	r4, r1
 8000548:	6037      	str	r7, [r6, #0]
 800054a:	6074      	str	r4, [r6, #4]
 800054c:	2100      	movs	r1, #0
 800054e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000552:	4618      	mov	r0, r3
 8000554:	e6f8      	b.n	8000348 <__udivmoddi4+0x98>
 8000556:	4690      	mov	r8, r2
 8000558:	e6e0      	b.n	800031c <__udivmoddi4+0x6c>
 800055a:	45c2      	cmp	sl, r8
 800055c:	d2ea      	bcs.n	8000534 <__udivmoddi4+0x284>
 800055e:	ebb8 0e02 	subs.w	lr, r8, r2
 8000562:	eb69 0503 	sbc.w	r5, r9, r3
 8000566:	3801      	subs	r0, #1
 8000568:	e7e4      	b.n	8000534 <__udivmoddi4+0x284>
 800056a:	4628      	mov	r0, r5
 800056c:	e7d7      	b.n	800051e <__udivmoddi4+0x26e>
 800056e:	4640      	mov	r0, r8
 8000570:	e791      	b.n	8000496 <__udivmoddi4+0x1e6>
 8000572:	4681      	mov	r9, r0
 8000574:	e7be      	b.n	80004f4 <__udivmoddi4+0x244>
 8000576:	4601      	mov	r1, r0
 8000578:	e778      	b.n	800046c <__udivmoddi4+0x1bc>
 800057a:	3802      	subs	r0, #2
 800057c:	443c      	add	r4, r7
 800057e:	e745      	b.n	800040c <__udivmoddi4+0x15c>
 8000580:	4608      	mov	r0, r1
 8000582:	e708      	b.n	8000396 <__udivmoddi4+0xe6>
 8000584:	f1a8 0802 	sub.w	r8, r8, #2
 8000588:	443d      	add	r5, r7
 800058a:	e72b      	b.n	80003e4 <__udivmoddi4+0x134>

0800058c <__aeabi_idiv0>:
 800058c:	4770      	bx	lr
 800058e:	bf00      	nop

08000590 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000590:	b580      	push	{r7, lr}
 8000592:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000594:	4a0e      	ldr	r2, [pc, #56]	; (80005d0 <HAL_Init+0x40>)
 8000596:	4b0e      	ldr	r3, [pc, #56]	; (80005d0 <HAL_Init+0x40>)
 8000598:	681b      	ldr	r3, [r3, #0]
 800059a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800059e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80005a0:	4a0b      	ldr	r2, [pc, #44]	; (80005d0 <HAL_Init+0x40>)
 80005a2:	4b0b      	ldr	r3, [pc, #44]	; (80005d0 <HAL_Init+0x40>)
 80005a4:	681b      	ldr	r3, [r3, #0]
 80005a6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80005aa:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80005ac:	4a08      	ldr	r2, [pc, #32]	; (80005d0 <HAL_Init+0x40>)
 80005ae:	4b08      	ldr	r3, [pc, #32]	; (80005d0 <HAL_Init+0x40>)
 80005b0:	681b      	ldr	r3, [r3, #0]
 80005b2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80005b6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80005b8:	2003      	movs	r0, #3
 80005ba:	f000 fd5b 	bl	8001074 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80005be:	2000      	movs	r0, #0
 80005c0:	f000 f808 	bl	80005d4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80005c4:	f004 fe24 	bl	8005210 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80005c8:	2300      	movs	r3, #0
}
 80005ca:	4618      	mov	r0, r3
 80005cc:	bd80      	pop	{r7, pc}
 80005ce:	bf00      	nop
 80005d0:	40023c00 	.word	0x40023c00

080005d4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80005d4:	b580      	push	{r7, lr}
 80005d6:	b082      	sub	sp, #8
 80005d8:	af00      	add	r7, sp, #0
 80005da:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80005dc:	4b12      	ldr	r3, [pc, #72]	; (8000628 <HAL_InitTick+0x54>)
 80005de:	681a      	ldr	r2, [r3, #0]
 80005e0:	4b12      	ldr	r3, [pc, #72]	; (800062c <HAL_InitTick+0x58>)
 80005e2:	781b      	ldrb	r3, [r3, #0]
 80005e4:	4619      	mov	r1, r3
 80005e6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80005ea:	fbb3 f3f1 	udiv	r3, r3, r1
 80005ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80005f2:	4618      	mov	r0, r3
 80005f4:	f000 fd73 	bl	80010de <HAL_SYSTICK_Config>
 80005f8:	4603      	mov	r3, r0
 80005fa:	2b00      	cmp	r3, #0
 80005fc:	d001      	beq.n	8000602 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80005fe:	2301      	movs	r3, #1
 8000600:	e00e      	b.n	8000620 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000602:	687b      	ldr	r3, [r7, #4]
 8000604:	2b0f      	cmp	r3, #15
 8000606:	d80a      	bhi.n	800061e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000608:	2200      	movs	r2, #0
 800060a:	6879      	ldr	r1, [r7, #4]
 800060c:	f04f 30ff 	mov.w	r0, #4294967295
 8000610:	f000 fd3b 	bl	800108a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000614:	4a06      	ldr	r2, [pc, #24]	; (8000630 <HAL_InitTick+0x5c>)
 8000616:	687b      	ldr	r3, [r7, #4]
 8000618:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800061a:	2300      	movs	r3, #0
 800061c:	e000      	b.n	8000620 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800061e:	2301      	movs	r3, #1
}
 8000620:	4618      	mov	r0, r3
 8000622:	3708      	adds	r7, #8
 8000624:	46bd      	mov	sp, r7
 8000626:	bd80      	pop	{r7, pc}
 8000628:	20000014 	.word	0x20000014
 800062c:	20000004 	.word	0x20000004
 8000630:	20000000 	.word	0x20000000

08000634 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000634:	b480      	push	{r7}
 8000636:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000638:	4b06      	ldr	r3, [pc, #24]	; (8000654 <HAL_IncTick+0x20>)
 800063a:	781b      	ldrb	r3, [r3, #0]
 800063c:	461a      	mov	r2, r3
 800063e:	4b06      	ldr	r3, [pc, #24]	; (8000658 <HAL_IncTick+0x24>)
 8000640:	681b      	ldr	r3, [r3, #0]
 8000642:	4413      	add	r3, r2
 8000644:	4a04      	ldr	r2, [pc, #16]	; (8000658 <HAL_IncTick+0x24>)
 8000646:	6013      	str	r3, [r2, #0]
}
 8000648:	bf00      	nop
 800064a:	46bd      	mov	sp, r7
 800064c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000650:	4770      	bx	lr
 8000652:	bf00      	nop
 8000654:	20000004 	.word	0x20000004
 8000658:	200008dc 	.word	0x200008dc

0800065c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800065c:	b480      	push	{r7}
 800065e:	af00      	add	r7, sp, #0
  return uwTick;
 8000660:	4b03      	ldr	r3, [pc, #12]	; (8000670 <HAL_GetTick+0x14>)
 8000662:	681b      	ldr	r3, [r3, #0]
}
 8000664:	4618      	mov	r0, r3
 8000666:	46bd      	mov	sp, r7
 8000668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800066c:	4770      	bx	lr
 800066e:	bf00      	nop
 8000670:	200008dc 	.word	0x200008dc

08000674 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000674:	b580      	push	{r7, lr}
 8000676:	b084      	sub	sp, #16
 8000678:	af00      	add	r7, sp, #0
 800067a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800067c:	f7ff ffee 	bl	800065c <HAL_GetTick>
 8000680:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000682:	687b      	ldr	r3, [r7, #4]
 8000684:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000686:	68fb      	ldr	r3, [r7, #12]
 8000688:	f1b3 3fff 	cmp.w	r3, #4294967295
 800068c:	d005      	beq.n	800069a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800068e:	4b09      	ldr	r3, [pc, #36]	; (80006b4 <HAL_Delay+0x40>)
 8000690:	781b      	ldrb	r3, [r3, #0]
 8000692:	461a      	mov	r2, r3
 8000694:	68fb      	ldr	r3, [r7, #12]
 8000696:	4413      	add	r3, r2
 8000698:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800069a:	bf00      	nop
 800069c:	f7ff ffde 	bl	800065c <HAL_GetTick>
 80006a0:	4602      	mov	r2, r0
 80006a2:	68bb      	ldr	r3, [r7, #8]
 80006a4:	1ad2      	subs	r2, r2, r3
 80006a6:	68fb      	ldr	r3, [r7, #12]
 80006a8:	429a      	cmp	r2, r3
 80006aa:	d3f7      	bcc.n	800069c <HAL_Delay+0x28>
  {
  }
}
 80006ac:	bf00      	nop
 80006ae:	3710      	adds	r7, #16
 80006b0:	46bd      	mov	sp, r7
 80006b2:	bd80      	pop	{r7, pc}
 80006b4:	20000004 	.word	0x20000004

080006b8 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80006b8:	b580      	push	{r7, lr}
 80006ba:	b084      	sub	sp, #16
 80006bc:	af00      	add	r7, sp, #0
 80006be:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80006c0:	2300      	movs	r3, #0
 80006c2:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80006c4:	687b      	ldr	r3, [r7, #4]
 80006c6:	2b00      	cmp	r3, #0
 80006c8:	d101      	bne.n	80006ce <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80006ca:	2301      	movs	r3, #1
 80006cc:	e033      	b.n	8000736 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 80006ce:	687b      	ldr	r3, [r7, #4]
 80006d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80006d2:	2b00      	cmp	r3, #0
 80006d4:	d109      	bne.n	80006ea <HAL_ADC_Init+0x32>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80006d6:	687b      	ldr	r3, [r7, #4]
 80006d8:	2200      	movs	r2, #0
 80006da:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80006dc:	687b      	ldr	r3, [r7, #4]
 80006de:	2200      	movs	r2, #0
 80006e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80006e4:	6878      	ldr	r0, [r7, #4]
 80006e6:	f004 f8e3 	bl	80048b0 <HAL_ADC_MspInit>
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80006ea:	687b      	ldr	r3, [r7, #4]
 80006ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80006ee:	f003 0310 	and.w	r3, r3, #16
 80006f2:	2b00      	cmp	r3, #0
 80006f4:	d118      	bne.n	8000728 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80006f6:	687b      	ldr	r3, [r7, #4]
 80006f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80006fa:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80006fe:	f023 0302 	bic.w	r3, r3, #2
 8000702:	f043 0202 	orr.w	r2, r3, #2
 8000706:	687b      	ldr	r3, [r7, #4]
 8000708:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 800070a:	6878      	ldr	r0, [r7, #4]
 800070c:	f000 fa76 	bl	8000bfc <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8000710:	687b      	ldr	r3, [r7, #4]
 8000712:	2200      	movs	r2, #0
 8000714:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000716:	687b      	ldr	r3, [r7, #4]
 8000718:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800071a:	f023 0303 	bic.w	r3, r3, #3
 800071e:	f043 0201 	orr.w	r2, r3, #1
 8000722:	687b      	ldr	r3, [r7, #4]
 8000724:	641a      	str	r2, [r3, #64]	; 0x40
 8000726:	e001      	b.n	800072c <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8000728:	2301      	movs	r3, #1
 800072a:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 800072c:	687b      	ldr	r3, [r7, #4]
 800072e:	2200      	movs	r2, #0
 8000730:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8000734:	7bfb      	ldrb	r3, [r7, #15]
}
 8000736:	4618      	mov	r0, r3
 8000738:	3710      	adds	r7, #16
 800073a:	46bd      	mov	sp, r7
 800073c:	bd80      	pop	{r7, pc}
	...

08000740 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8000740:	b580      	push	{r7, lr}
 8000742:	b086      	sub	sp, #24
 8000744:	af00      	add	r7, sp, #0
 8000746:	60f8      	str	r0, [r7, #12]
 8000748:	60b9      	str	r1, [r7, #8]
 800074a:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 800074c:	2300      	movs	r3, #0
 800074e:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8000750:	68fb      	ldr	r3, [r7, #12]
 8000752:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8000756:	2b01      	cmp	r3, #1
 8000758:	d101      	bne.n	800075e <HAL_ADC_Start_DMA+0x1e>
 800075a:	2302      	movs	r3, #2
 800075c:	e0b0      	b.n	80008c0 <HAL_ADC_Start_DMA+0x180>
 800075e:	68fb      	ldr	r3, [r7, #12]
 8000760:	2201      	movs	r2, #1
 8000762:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8000766:	68fb      	ldr	r3, [r7, #12]
 8000768:	681b      	ldr	r3, [r3, #0]
 800076a:	689b      	ldr	r3, [r3, #8]
 800076c:	f003 0301 	and.w	r3, r3, #1
 8000770:	2b01      	cmp	r3, #1
 8000772:	d018      	beq.n	80007a6 <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8000774:	68fb      	ldr	r3, [r7, #12]
 8000776:	681b      	ldr	r3, [r3, #0]
 8000778:	68fa      	ldr	r2, [r7, #12]
 800077a:	6812      	ldr	r2, [r2, #0]
 800077c:	6892      	ldr	r2, [r2, #8]
 800077e:	f042 0201 	orr.w	r2, r2, #1
 8000782:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8000784:	4b50      	ldr	r3, [pc, #320]	; (80008c8 <HAL_ADC_Start_DMA+0x188>)
 8000786:	681b      	ldr	r3, [r3, #0]
 8000788:	4a50      	ldr	r2, [pc, #320]	; (80008cc <HAL_ADC_Start_DMA+0x18c>)
 800078a:	fba2 2303 	umull	r2, r3, r2, r3
 800078e:	0c9a      	lsrs	r2, r3, #18
 8000790:	4613      	mov	r3, r2
 8000792:	005b      	lsls	r3, r3, #1
 8000794:	4413      	add	r3, r2
 8000796:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8000798:	e002      	b.n	80007a0 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 800079a:	693b      	ldr	r3, [r7, #16]
 800079c:	3b01      	subs	r3, #1
 800079e:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 80007a0:	693b      	ldr	r3, [r7, #16]
 80007a2:	2b00      	cmp	r3, #0
 80007a4:	d1f9      	bne.n	800079a <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80007a6:	68fb      	ldr	r3, [r7, #12]
 80007a8:	681b      	ldr	r3, [r3, #0]
 80007aa:	689b      	ldr	r3, [r3, #8]
 80007ac:	f003 0301 	and.w	r3, r3, #1
 80007b0:	2b00      	cmp	r3, #0
 80007b2:	f000 8084 	beq.w	80008be <HAL_ADC_Start_DMA+0x17e>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80007b6:	68fb      	ldr	r3, [r7, #12]
 80007b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80007ba:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80007be:	f023 0301 	bic.w	r3, r3, #1
 80007c2:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80007c6:	68fb      	ldr	r3, [r7, #12]
 80007c8:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80007ca:	68fb      	ldr	r3, [r7, #12]
 80007cc:	681b      	ldr	r3, [r3, #0]
 80007ce:	685b      	ldr	r3, [r3, #4]
 80007d0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80007d4:	2b00      	cmp	r3, #0
 80007d6:	d007      	beq.n	80007e8 <HAL_ADC_Start_DMA+0xa8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80007d8:	68fb      	ldr	r3, [r7, #12]
 80007da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80007dc:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80007e0:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80007e4:	68fb      	ldr	r3, [r7, #12]
 80007e6:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80007e8:	68fb      	ldr	r3, [r7, #12]
 80007ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80007ec:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80007f0:	2b00      	cmp	r3, #0
 80007f2:	d006      	beq.n	8000802 <HAL_ADC_Start_DMA+0xc2>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80007f4:	68fb      	ldr	r3, [r7, #12]
 80007f6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80007f8:	f023 0206 	bic.w	r2, r3, #6
 80007fc:	68fb      	ldr	r3, [r7, #12]
 80007fe:	645a      	str	r2, [r3, #68]	; 0x44
 8000800:	e002      	b.n	8000808 <HAL_ADC_Start_DMA+0xc8>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8000802:	68fb      	ldr	r3, [r7, #12]
 8000804:	2200      	movs	r2, #0
 8000806:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8000808:	68fb      	ldr	r3, [r7, #12]
 800080a:	2200      	movs	r2, #0
 800080c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8000810:	4b2f      	ldr	r3, [pc, #188]	; (80008d0 <HAL_ADC_Start_DMA+0x190>)
 8000812:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8000814:	68fb      	ldr	r3, [r7, #12]
 8000816:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000818:	4a2e      	ldr	r2, [pc, #184]	; (80008d4 <HAL_ADC_Start_DMA+0x194>)
 800081a:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800081c:	68fb      	ldr	r3, [r7, #12]
 800081e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000820:	4a2d      	ldr	r2, [pc, #180]	; (80008d8 <HAL_ADC_Start_DMA+0x198>)
 8000822:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8000824:	68fb      	ldr	r3, [r7, #12]
 8000826:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000828:	4a2c      	ldr	r2, [pc, #176]	; (80008dc <HAL_ADC_Start_DMA+0x19c>)
 800082a:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 800082c:	68fb      	ldr	r3, [r7, #12]
 800082e:	681b      	ldr	r3, [r3, #0]
 8000830:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8000834:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8000836:	68fb      	ldr	r3, [r7, #12]
 8000838:	681b      	ldr	r3, [r3, #0]
 800083a:	68fa      	ldr	r2, [r7, #12]
 800083c:	6812      	ldr	r2, [r2, #0]
 800083e:	6852      	ldr	r2, [r2, #4]
 8000840:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8000844:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8000846:	68fb      	ldr	r3, [r7, #12]
 8000848:	681b      	ldr	r3, [r3, #0]
 800084a:	68fa      	ldr	r2, [r7, #12]
 800084c:	6812      	ldr	r2, [r2, #0]
 800084e:	6892      	ldr	r2, [r2, #8]
 8000850:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8000854:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8000856:	68fb      	ldr	r3, [r7, #12]
 8000858:	6b98      	ldr	r0, [r3, #56]	; 0x38
 800085a:	68fb      	ldr	r3, [r7, #12]
 800085c:	681b      	ldr	r3, [r3, #0]
 800085e:	334c      	adds	r3, #76	; 0x4c
 8000860:	4619      	mov	r1, r3
 8000862:	68ba      	ldr	r2, [r7, #8]
 8000864:	687b      	ldr	r3, [r7, #4]
 8000866:	f000 fd1f 	bl	80012a8 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 800086a:	697b      	ldr	r3, [r7, #20]
 800086c:	685b      	ldr	r3, [r3, #4]
 800086e:	f003 031f 	and.w	r3, r3, #31
 8000872:	2b00      	cmp	r3, #0
 8000874:	d10f      	bne.n	8000896 <HAL_ADC_Start_DMA+0x156>
    {
      /* if no external trigger present enable software conversion of regular channels */
      if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8000876:	68fb      	ldr	r3, [r7, #12]
 8000878:	681b      	ldr	r3, [r3, #0]
 800087a:	689b      	ldr	r3, [r3, #8]
 800087c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8000880:	2b00      	cmp	r3, #0
 8000882:	d11c      	bne.n	80008be <HAL_ADC_Start_DMA+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8000884:	68fb      	ldr	r3, [r7, #12]
 8000886:	681b      	ldr	r3, [r3, #0]
 8000888:	68fa      	ldr	r2, [r7, #12]
 800088a:	6812      	ldr	r2, [r2, #0]
 800088c:	6892      	ldr	r2, [r2, #8]
 800088e:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8000892:	609a      	str	r2, [r3, #8]
 8000894:	e013      	b.n	80008be <HAL_ADC_Start_DMA+0x17e>
      }
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8000896:	68fb      	ldr	r3, [r7, #12]
 8000898:	681b      	ldr	r3, [r3, #0]
 800089a:	4a11      	ldr	r2, [pc, #68]	; (80008e0 <HAL_ADC_Start_DMA+0x1a0>)
 800089c:	4293      	cmp	r3, r2
 800089e:	d10e      	bne.n	80008be <HAL_ADC_Start_DMA+0x17e>
 80008a0:	68fb      	ldr	r3, [r7, #12]
 80008a2:	681b      	ldr	r3, [r3, #0]
 80008a4:	689b      	ldr	r3, [r3, #8]
 80008a6:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80008aa:	2b00      	cmp	r3, #0
 80008ac:	d107      	bne.n	80008be <HAL_ADC_Start_DMA+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80008ae:	68fb      	ldr	r3, [r7, #12]
 80008b0:	681b      	ldr	r3, [r3, #0]
 80008b2:	68fa      	ldr	r2, [r7, #12]
 80008b4:	6812      	ldr	r2, [r2, #0]
 80008b6:	6892      	ldr	r2, [r2, #8]
 80008b8:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80008bc:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 80008be:	2300      	movs	r3, #0
}
 80008c0:	4618      	mov	r0, r3
 80008c2:	3718      	adds	r7, #24
 80008c4:	46bd      	mov	sp, r7
 80008c6:	bd80      	pop	{r7, pc}
 80008c8:	20000014 	.word	0x20000014
 80008cc:	431bde83 	.word	0x431bde83
 80008d0:	40012300 	.word	0x40012300
 80008d4:	08000df1 	.word	0x08000df1
 80008d8:	08000e97 	.word	0x08000e97
 80008dc:	08000eb3 	.word	0x08000eb3
 80008e0:	40012000 	.word	0x40012000

080008e4 <HAL_ADC_Stop_DMA>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Stop_DMA(ADC_HandleTypeDef* hadc)
{
 80008e4:	b580      	push	{r7, lr}
 80008e6:	b084      	sub	sp, #16
 80008e8:	af00      	add	r7, sp, #0
 80008ea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80008ec:	2300      	movs	r3, #0
 80008ee:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80008f0:	687b      	ldr	r3, [r7, #4]
 80008f2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80008f6:	2b01      	cmp	r3, #1
 80008f8:	d101      	bne.n	80008fe <HAL_ADC_Stop_DMA+0x1a>
 80008fa:	2302      	movs	r3, #2
 80008fc:	e038      	b.n	8000970 <HAL_ADC_Stop_DMA+0x8c>
 80008fe:	687b      	ldr	r3, [r7, #4]
 8000900:	2201      	movs	r2, #1
 8000902:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 8000906:	687b      	ldr	r3, [r7, #4]
 8000908:	681b      	ldr	r3, [r3, #0]
 800090a:	687a      	ldr	r2, [r7, #4]
 800090c:	6812      	ldr	r2, [r2, #0]
 800090e:	6892      	ldr	r2, [r2, #8]
 8000910:	f022 0201 	bic.w	r2, r2, #1
 8000914:	609a      	str	r2, [r3, #8]
  
  /* Check if ADC is effectively disabled */
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8000916:	687b      	ldr	r3, [r7, #4]
 8000918:	681b      	ldr	r3, [r3, #0]
 800091a:	689b      	ldr	r3, [r3, #8]
 800091c:	f003 0301 	and.w	r3, r3, #1
 8000920:	2b00      	cmp	r3, #0
 8000922:	d120      	bne.n	8000966 <HAL_ADC_Stop_DMA+0x82>
  {
    /* Disable the selected ADC DMA mode */
    hadc->Instance->CR2 &= ~ADC_CR2_DMA;
 8000924:	687b      	ldr	r3, [r7, #4]
 8000926:	681b      	ldr	r3, [r3, #0]
 8000928:	687a      	ldr	r2, [r7, #4]
 800092a:	6812      	ldr	r2, [r2, #0]
 800092c:	6892      	ldr	r2, [r2, #8]
 800092e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8000932:	609a      	str	r2, [r3, #8]
    
    /* Disable the DMA channel (in case of DMA in circular mode or stop while */
    /* DMA transfer is on going)                                              */
    tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 8000934:	687b      	ldr	r3, [r7, #4]
 8000936:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000938:	4618      	mov	r0, r3
 800093a:	f000 fd15 	bl	8001368 <HAL_DMA_Abort>
 800093e:	4603      	mov	r3, r0
 8000940:	73fb      	strb	r3, [r7, #15]
    
    /* Disable ADC overrun interrupt */
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 8000942:	687b      	ldr	r3, [r7, #4]
 8000944:	681b      	ldr	r3, [r3, #0]
 8000946:	687a      	ldr	r2, [r7, #4]
 8000948:	6812      	ldr	r2, [r2, #0]
 800094a:	6852      	ldr	r2, [r2, #4]
 800094c:	f022 6280 	bic.w	r2, r2, #67108864	; 0x4000000
 8000950:	605a      	str	r2, [r3, #4]
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000952:	687b      	ldr	r3, [r7, #4]
 8000954:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000956:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800095a:	f023 0301 	bic.w	r3, r3, #1
 800095e:	f043 0201 	orr.w	r2, r3, #1
 8000962:	687b      	ldr	r3, [r7, #4]
 8000964:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8000966:	687b      	ldr	r3, [r7, #4]
 8000968:	2200      	movs	r2, #0
 800096a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 800096e:	7bfb      	ldrb	r3, [r7, #15]
}
 8000970:	4618      	mov	r0, r3
 8000972:	3710      	adds	r7, #16
 8000974:	46bd      	mov	sp, r7
 8000976:	bd80      	pop	{r7, pc}

08000978 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8000978:	b480      	push	{r7}
 800097a:	b083      	sub	sp, #12
 800097c:	af00      	add	r7, sp, #0
 800097e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8000980:	bf00      	nop
 8000982:	370c      	adds	r7, #12
 8000984:	46bd      	mov	sp, r7
 8000986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800098a:	4770      	bx	lr

0800098c <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 800098c:	b480      	push	{r7}
 800098e:	b083      	sub	sp, #12
 8000990:	af00      	add	r7, sp, #0
 8000992:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8000994:	bf00      	nop
 8000996:	370c      	adds	r7, #12
 8000998:	46bd      	mov	sp, r7
 800099a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800099e:	4770      	bx	lr

080009a0 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80009a0:	b480      	push	{r7}
 80009a2:	b083      	sub	sp, #12
 80009a4:	af00      	add	r7, sp, #0
 80009a6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 80009a8:	bf00      	nop
 80009aa:	370c      	adds	r7, #12
 80009ac:	46bd      	mov	sp, r7
 80009ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009b2:	4770      	bx	lr

080009b4 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80009b4:	b490      	push	{r4, r7}
 80009b6:	b084      	sub	sp, #16
 80009b8:	af00      	add	r7, sp, #0
 80009ba:	6078      	str	r0, [r7, #4]
 80009bc:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80009be:	2300      	movs	r3, #0
 80009c0:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80009c2:	687b      	ldr	r3, [r7, #4]
 80009c4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80009c8:	2b01      	cmp	r3, #1
 80009ca:	d101      	bne.n	80009d0 <HAL_ADC_ConfigChannel+0x1c>
 80009cc:	2302      	movs	r3, #2
 80009ce:	e107      	b.n	8000be0 <HAL_ADC_ConfigChannel+0x22c>
 80009d0:	687b      	ldr	r3, [r7, #4]
 80009d2:	2201      	movs	r2, #1
 80009d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80009d8:	683b      	ldr	r3, [r7, #0]
 80009da:	681b      	ldr	r3, [r3, #0]
 80009dc:	2b09      	cmp	r3, #9
 80009de:	d926      	bls.n	8000a2e <HAL_ADC_ConfigChannel+0x7a>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80009e0:	687b      	ldr	r3, [r7, #4]
 80009e2:	681a      	ldr	r2, [r3, #0]
 80009e4:	687b      	ldr	r3, [r7, #4]
 80009e6:	681b      	ldr	r3, [r3, #0]
 80009e8:	68d9      	ldr	r1, [r3, #12]
 80009ea:	683b      	ldr	r3, [r7, #0]
 80009ec:	681b      	ldr	r3, [r3, #0]
 80009ee:	b29b      	uxth	r3, r3
 80009f0:	4618      	mov	r0, r3
 80009f2:	4603      	mov	r3, r0
 80009f4:	005b      	lsls	r3, r3, #1
 80009f6:	4403      	add	r3, r0
 80009f8:	3b1e      	subs	r3, #30
 80009fa:	2007      	movs	r0, #7
 80009fc:	fa00 f303 	lsl.w	r3, r0, r3
 8000a00:	43db      	mvns	r3, r3
 8000a02:	400b      	ands	r3, r1
 8000a04:	60d3      	str	r3, [r2, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8000a06:	687b      	ldr	r3, [r7, #4]
 8000a08:	681a      	ldr	r2, [r3, #0]
 8000a0a:	687b      	ldr	r3, [r7, #4]
 8000a0c:	681b      	ldr	r3, [r3, #0]
 8000a0e:	68d9      	ldr	r1, [r3, #12]
 8000a10:	683b      	ldr	r3, [r7, #0]
 8000a12:	6898      	ldr	r0, [r3, #8]
 8000a14:	683b      	ldr	r3, [r7, #0]
 8000a16:	681b      	ldr	r3, [r3, #0]
 8000a18:	b29b      	uxth	r3, r3
 8000a1a:	461c      	mov	r4, r3
 8000a1c:	4623      	mov	r3, r4
 8000a1e:	005b      	lsls	r3, r3, #1
 8000a20:	4423      	add	r3, r4
 8000a22:	3b1e      	subs	r3, #30
 8000a24:	fa00 f303 	lsl.w	r3, r0, r3
 8000a28:	430b      	orrs	r3, r1
 8000a2a:	60d3      	str	r3, [r2, #12]
 8000a2c:	e023      	b.n	8000a76 <HAL_ADC_ConfigChannel+0xc2>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8000a2e:	687b      	ldr	r3, [r7, #4]
 8000a30:	681a      	ldr	r2, [r3, #0]
 8000a32:	687b      	ldr	r3, [r7, #4]
 8000a34:	681b      	ldr	r3, [r3, #0]
 8000a36:	6919      	ldr	r1, [r3, #16]
 8000a38:	683b      	ldr	r3, [r7, #0]
 8000a3a:	681b      	ldr	r3, [r3, #0]
 8000a3c:	b29b      	uxth	r3, r3
 8000a3e:	4618      	mov	r0, r3
 8000a40:	4603      	mov	r3, r0
 8000a42:	005b      	lsls	r3, r3, #1
 8000a44:	4403      	add	r3, r0
 8000a46:	2007      	movs	r0, #7
 8000a48:	fa00 f303 	lsl.w	r3, r0, r3
 8000a4c:	43db      	mvns	r3, r3
 8000a4e:	400b      	ands	r3, r1
 8000a50:	6113      	str	r3, [r2, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8000a52:	687b      	ldr	r3, [r7, #4]
 8000a54:	681a      	ldr	r2, [r3, #0]
 8000a56:	687b      	ldr	r3, [r7, #4]
 8000a58:	681b      	ldr	r3, [r3, #0]
 8000a5a:	6919      	ldr	r1, [r3, #16]
 8000a5c:	683b      	ldr	r3, [r7, #0]
 8000a5e:	6898      	ldr	r0, [r3, #8]
 8000a60:	683b      	ldr	r3, [r7, #0]
 8000a62:	681b      	ldr	r3, [r3, #0]
 8000a64:	b29b      	uxth	r3, r3
 8000a66:	461c      	mov	r4, r3
 8000a68:	4623      	mov	r3, r4
 8000a6a:	005b      	lsls	r3, r3, #1
 8000a6c:	4423      	add	r3, r4
 8000a6e:	fa00 f303 	lsl.w	r3, r0, r3
 8000a72:	430b      	orrs	r3, r1
 8000a74:	6113      	str	r3, [r2, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8000a76:	683b      	ldr	r3, [r7, #0]
 8000a78:	685b      	ldr	r3, [r3, #4]
 8000a7a:	2b06      	cmp	r3, #6
 8000a7c:	d824      	bhi.n	8000ac8 <HAL_ADC_ConfigChannel+0x114>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8000a7e:	687b      	ldr	r3, [r7, #4]
 8000a80:	6819      	ldr	r1, [r3, #0]
 8000a82:	687b      	ldr	r3, [r7, #4]
 8000a84:	681b      	ldr	r3, [r3, #0]
 8000a86:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8000a88:	683b      	ldr	r3, [r7, #0]
 8000a8a:	685a      	ldr	r2, [r3, #4]
 8000a8c:	4613      	mov	r3, r2
 8000a8e:	009b      	lsls	r3, r3, #2
 8000a90:	4413      	add	r3, r2
 8000a92:	3b05      	subs	r3, #5
 8000a94:	221f      	movs	r2, #31
 8000a96:	fa02 f303 	lsl.w	r3, r2, r3
 8000a9a:	43db      	mvns	r3, r3
 8000a9c:	4003      	ands	r3, r0
 8000a9e:	634b      	str	r3, [r1, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8000aa0:	687b      	ldr	r3, [r7, #4]
 8000aa2:	6819      	ldr	r1, [r3, #0]
 8000aa4:	687b      	ldr	r3, [r7, #4]
 8000aa6:	681b      	ldr	r3, [r3, #0]
 8000aa8:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8000aaa:	683b      	ldr	r3, [r7, #0]
 8000aac:	681b      	ldr	r3, [r3, #0]
 8000aae:	b29b      	uxth	r3, r3
 8000ab0:	461c      	mov	r4, r3
 8000ab2:	683b      	ldr	r3, [r7, #0]
 8000ab4:	685a      	ldr	r2, [r3, #4]
 8000ab6:	4613      	mov	r3, r2
 8000ab8:	009b      	lsls	r3, r3, #2
 8000aba:	4413      	add	r3, r2
 8000abc:	3b05      	subs	r3, #5
 8000abe:	fa04 f303 	lsl.w	r3, r4, r3
 8000ac2:	4303      	orrs	r3, r0
 8000ac4:	634b      	str	r3, [r1, #52]	; 0x34
 8000ac6:	e04c      	b.n	8000b62 <HAL_ADC_ConfigChannel+0x1ae>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8000ac8:	683b      	ldr	r3, [r7, #0]
 8000aca:	685b      	ldr	r3, [r3, #4]
 8000acc:	2b0c      	cmp	r3, #12
 8000ace:	d824      	bhi.n	8000b1a <HAL_ADC_ConfigChannel+0x166>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8000ad0:	687b      	ldr	r3, [r7, #4]
 8000ad2:	6819      	ldr	r1, [r3, #0]
 8000ad4:	687b      	ldr	r3, [r7, #4]
 8000ad6:	681b      	ldr	r3, [r3, #0]
 8000ad8:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8000ada:	683b      	ldr	r3, [r7, #0]
 8000adc:	685a      	ldr	r2, [r3, #4]
 8000ade:	4613      	mov	r3, r2
 8000ae0:	009b      	lsls	r3, r3, #2
 8000ae2:	4413      	add	r3, r2
 8000ae4:	3b23      	subs	r3, #35	; 0x23
 8000ae6:	221f      	movs	r2, #31
 8000ae8:	fa02 f303 	lsl.w	r3, r2, r3
 8000aec:	43db      	mvns	r3, r3
 8000aee:	4003      	ands	r3, r0
 8000af0:	630b      	str	r3, [r1, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8000af2:	687b      	ldr	r3, [r7, #4]
 8000af4:	6819      	ldr	r1, [r3, #0]
 8000af6:	687b      	ldr	r3, [r7, #4]
 8000af8:	681b      	ldr	r3, [r3, #0]
 8000afa:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8000afc:	683b      	ldr	r3, [r7, #0]
 8000afe:	681b      	ldr	r3, [r3, #0]
 8000b00:	b29b      	uxth	r3, r3
 8000b02:	461c      	mov	r4, r3
 8000b04:	683b      	ldr	r3, [r7, #0]
 8000b06:	685a      	ldr	r2, [r3, #4]
 8000b08:	4613      	mov	r3, r2
 8000b0a:	009b      	lsls	r3, r3, #2
 8000b0c:	4413      	add	r3, r2
 8000b0e:	3b23      	subs	r3, #35	; 0x23
 8000b10:	fa04 f303 	lsl.w	r3, r4, r3
 8000b14:	4303      	orrs	r3, r0
 8000b16:	630b      	str	r3, [r1, #48]	; 0x30
 8000b18:	e023      	b.n	8000b62 <HAL_ADC_ConfigChannel+0x1ae>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8000b1a:	687b      	ldr	r3, [r7, #4]
 8000b1c:	6819      	ldr	r1, [r3, #0]
 8000b1e:	687b      	ldr	r3, [r7, #4]
 8000b20:	681b      	ldr	r3, [r3, #0]
 8000b22:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 8000b24:	683b      	ldr	r3, [r7, #0]
 8000b26:	685a      	ldr	r2, [r3, #4]
 8000b28:	4613      	mov	r3, r2
 8000b2a:	009b      	lsls	r3, r3, #2
 8000b2c:	4413      	add	r3, r2
 8000b2e:	3b41      	subs	r3, #65	; 0x41
 8000b30:	221f      	movs	r2, #31
 8000b32:	fa02 f303 	lsl.w	r3, r2, r3
 8000b36:	43db      	mvns	r3, r3
 8000b38:	4003      	ands	r3, r0
 8000b3a:	62cb      	str	r3, [r1, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8000b3c:	687b      	ldr	r3, [r7, #4]
 8000b3e:	6819      	ldr	r1, [r3, #0]
 8000b40:	687b      	ldr	r3, [r7, #4]
 8000b42:	681b      	ldr	r3, [r3, #0]
 8000b44:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 8000b46:	683b      	ldr	r3, [r7, #0]
 8000b48:	681b      	ldr	r3, [r3, #0]
 8000b4a:	b29b      	uxth	r3, r3
 8000b4c:	461c      	mov	r4, r3
 8000b4e:	683b      	ldr	r3, [r7, #0]
 8000b50:	685a      	ldr	r2, [r3, #4]
 8000b52:	4613      	mov	r3, r2
 8000b54:	009b      	lsls	r3, r3, #2
 8000b56:	4413      	add	r3, r2
 8000b58:	3b41      	subs	r3, #65	; 0x41
 8000b5a:	fa04 f303 	lsl.w	r3, r4, r3
 8000b5e:	4303      	orrs	r3, r0
 8000b60:	62cb      	str	r3, [r1, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8000b62:	4b22      	ldr	r3, [pc, #136]	; (8000bec <HAL_ADC_ConfigChannel+0x238>)
 8000b64:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8000b66:	687b      	ldr	r3, [r7, #4]
 8000b68:	681b      	ldr	r3, [r3, #0]
 8000b6a:	4a21      	ldr	r2, [pc, #132]	; (8000bf0 <HAL_ADC_ConfigChannel+0x23c>)
 8000b6c:	4293      	cmp	r3, r2
 8000b6e:	d109      	bne.n	8000b84 <HAL_ADC_ConfigChannel+0x1d0>
 8000b70:	683b      	ldr	r3, [r7, #0]
 8000b72:	681b      	ldr	r3, [r3, #0]
 8000b74:	2b12      	cmp	r3, #18
 8000b76:	d105      	bne.n	8000b84 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8000b78:	68fb      	ldr	r3, [r7, #12]
 8000b7a:	685b      	ldr	r3, [r3, #4]
 8000b7c:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8000b80:	68fb      	ldr	r3, [r7, #12]
 8000b82:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8000b84:	687b      	ldr	r3, [r7, #4]
 8000b86:	681b      	ldr	r3, [r3, #0]
 8000b88:	4a19      	ldr	r2, [pc, #100]	; (8000bf0 <HAL_ADC_ConfigChannel+0x23c>)
 8000b8a:	4293      	cmp	r3, r2
 8000b8c:	d123      	bne.n	8000bd6 <HAL_ADC_ConfigChannel+0x222>
 8000b8e:	683b      	ldr	r3, [r7, #0]
 8000b90:	681b      	ldr	r3, [r3, #0]
 8000b92:	2b10      	cmp	r3, #16
 8000b94:	d003      	beq.n	8000b9e <HAL_ADC_ConfigChannel+0x1ea>
 8000b96:	683b      	ldr	r3, [r7, #0]
 8000b98:	681b      	ldr	r3, [r3, #0]
 8000b9a:	2b11      	cmp	r3, #17
 8000b9c:	d11b      	bne.n	8000bd6 <HAL_ADC_ConfigChannel+0x222>
  {
    /* Enable the TSVREFE channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8000b9e:	68fb      	ldr	r3, [r7, #12]
 8000ba0:	685b      	ldr	r3, [r3, #4]
 8000ba2:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8000ba6:	68fb      	ldr	r3, [r7, #12]
 8000ba8:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8000baa:	683b      	ldr	r3, [r7, #0]
 8000bac:	681b      	ldr	r3, [r3, #0]
 8000bae:	2b10      	cmp	r3, #16
 8000bb0:	d111      	bne.n	8000bd6 <HAL_ADC_ConfigChannel+0x222>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8000bb2:	4b10      	ldr	r3, [pc, #64]	; (8000bf4 <HAL_ADC_ConfigChannel+0x240>)
 8000bb4:	681b      	ldr	r3, [r3, #0]
 8000bb6:	4a10      	ldr	r2, [pc, #64]	; (8000bf8 <HAL_ADC_ConfigChannel+0x244>)
 8000bb8:	fba2 2303 	umull	r2, r3, r2, r3
 8000bbc:	0c9a      	lsrs	r2, r3, #18
 8000bbe:	4613      	mov	r3, r2
 8000bc0:	009b      	lsls	r3, r3, #2
 8000bc2:	4413      	add	r3, r2
 8000bc4:	005b      	lsls	r3, r3, #1
 8000bc6:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8000bc8:	e002      	b.n	8000bd0 <HAL_ADC_ConfigChannel+0x21c>
      {
        counter--;
 8000bca:	68bb      	ldr	r3, [r7, #8]
 8000bcc:	3b01      	subs	r3, #1
 8000bce:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8000bd0:	68bb      	ldr	r3, [r7, #8]
 8000bd2:	2b00      	cmp	r3, #0
 8000bd4:	d1f9      	bne.n	8000bca <HAL_ADC_ConfigChannel+0x216>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8000bd6:	687b      	ldr	r3, [r7, #4]
 8000bd8:	2200      	movs	r2, #0
 8000bda:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8000bde:	2300      	movs	r3, #0
}
 8000be0:	4618      	mov	r0, r3
 8000be2:	3710      	adds	r7, #16
 8000be4:	46bd      	mov	sp, r7
 8000be6:	bc90      	pop	{r4, r7}
 8000be8:	4770      	bx	lr
 8000bea:	bf00      	nop
 8000bec:	40012300 	.word	0x40012300
 8000bf0:	40012000 	.word	0x40012000
 8000bf4:	20000014 	.word	0x20000014
 8000bf8:	431bde83 	.word	0x431bde83

08000bfc <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8000bfc:	b480      	push	{r7}
 8000bfe:	b085      	sub	sp, #20
 8000c00:	af00      	add	r7, sp, #0
 8000c02:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8000c04:	4b78      	ldr	r3, [pc, #480]	; (8000de8 <ADC_Init+0x1ec>)
 8000c06:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8000c08:	68fb      	ldr	r3, [r7, #12]
 8000c0a:	685b      	ldr	r3, [r3, #4]
 8000c0c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8000c10:	68fb      	ldr	r3, [r7, #12]
 8000c12:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8000c14:	68fb      	ldr	r3, [r7, #12]
 8000c16:	685a      	ldr	r2, [r3, #4]
 8000c18:	687b      	ldr	r3, [r7, #4]
 8000c1a:	685b      	ldr	r3, [r3, #4]
 8000c1c:	431a      	orrs	r2, r3
 8000c1e:	68fb      	ldr	r3, [r7, #12]
 8000c20:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8000c22:	687b      	ldr	r3, [r7, #4]
 8000c24:	681b      	ldr	r3, [r3, #0]
 8000c26:	687a      	ldr	r2, [r7, #4]
 8000c28:	6812      	ldr	r2, [r2, #0]
 8000c2a:	6852      	ldr	r2, [r2, #4]
 8000c2c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8000c30:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8000c32:	687b      	ldr	r3, [r7, #4]
 8000c34:	681b      	ldr	r3, [r3, #0]
 8000c36:	687a      	ldr	r2, [r7, #4]
 8000c38:	6812      	ldr	r2, [r2, #0]
 8000c3a:	6851      	ldr	r1, [r2, #4]
 8000c3c:	687a      	ldr	r2, [r7, #4]
 8000c3e:	6912      	ldr	r2, [r2, #16]
 8000c40:	0212      	lsls	r2, r2, #8
 8000c42:	430a      	orrs	r2, r1
 8000c44:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8000c46:	687b      	ldr	r3, [r7, #4]
 8000c48:	681b      	ldr	r3, [r3, #0]
 8000c4a:	687a      	ldr	r2, [r7, #4]
 8000c4c:	6812      	ldr	r2, [r2, #0]
 8000c4e:	6852      	ldr	r2, [r2, #4]
 8000c50:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8000c54:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8000c56:	687b      	ldr	r3, [r7, #4]
 8000c58:	681b      	ldr	r3, [r3, #0]
 8000c5a:	687a      	ldr	r2, [r7, #4]
 8000c5c:	6812      	ldr	r2, [r2, #0]
 8000c5e:	6851      	ldr	r1, [r2, #4]
 8000c60:	687a      	ldr	r2, [r7, #4]
 8000c62:	6892      	ldr	r2, [r2, #8]
 8000c64:	430a      	orrs	r2, r1
 8000c66:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8000c68:	687b      	ldr	r3, [r7, #4]
 8000c6a:	681b      	ldr	r3, [r3, #0]
 8000c6c:	687a      	ldr	r2, [r7, #4]
 8000c6e:	6812      	ldr	r2, [r2, #0]
 8000c70:	6892      	ldr	r2, [r2, #8]
 8000c72:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8000c76:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8000c78:	687b      	ldr	r3, [r7, #4]
 8000c7a:	681b      	ldr	r3, [r3, #0]
 8000c7c:	687a      	ldr	r2, [r7, #4]
 8000c7e:	6812      	ldr	r2, [r2, #0]
 8000c80:	6891      	ldr	r1, [r2, #8]
 8000c82:	687a      	ldr	r2, [r7, #4]
 8000c84:	68d2      	ldr	r2, [r2, #12]
 8000c86:	430a      	orrs	r2, r1
 8000c88:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8000c8a:	687b      	ldr	r3, [r7, #4]
 8000c8c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000c8e:	4a57      	ldr	r2, [pc, #348]	; (8000dec <ADC_Init+0x1f0>)
 8000c90:	4293      	cmp	r3, r2
 8000c92:	d022      	beq.n	8000cda <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8000c94:	687b      	ldr	r3, [r7, #4]
 8000c96:	681b      	ldr	r3, [r3, #0]
 8000c98:	687a      	ldr	r2, [r7, #4]
 8000c9a:	6812      	ldr	r2, [r2, #0]
 8000c9c:	6892      	ldr	r2, [r2, #8]
 8000c9e:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8000ca2:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8000ca4:	687b      	ldr	r3, [r7, #4]
 8000ca6:	681b      	ldr	r3, [r3, #0]
 8000ca8:	687a      	ldr	r2, [r7, #4]
 8000caa:	6812      	ldr	r2, [r2, #0]
 8000cac:	6891      	ldr	r1, [r2, #8]
 8000cae:	687a      	ldr	r2, [r7, #4]
 8000cb0:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8000cb2:	430a      	orrs	r2, r1
 8000cb4:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8000cb6:	687b      	ldr	r3, [r7, #4]
 8000cb8:	681b      	ldr	r3, [r3, #0]
 8000cba:	687a      	ldr	r2, [r7, #4]
 8000cbc:	6812      	ldr	r2, [r2, #0]
 8000cbe:	6892      	ldr	r2, [r2, #8]
 8000cc0:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8000cc4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8000cc6:	687b      	ldr	r3, [r7, #4]
 8000cc8:	681b      	ldr	r3, [r3, #0]
 8000cca:	687a      	ldr	r2, [r7, #4]
 8000ccc:	6812      	ldr	r2, [r2, #0]
 8000cce:	6891      	ldr	r1, [r2, #8]
 8000cd0:	687a      	ldr	r2, [r7, #4]
 8000cd2:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8000cd4:	430a      	orrs	r2, r1
 8000cd6:	609a      	str	r2, [r3, #8]
 8000cd8:	e00f      	b.n	8000cfa <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8000cda:	687b      	ldr	r3, [r7, #4]
 8000cdc:	681b      	ldr	r3, [r3, #0]
 8000cde:	687a      	ldr	r2, [r7, #4]
 8000ce0:	6812      	ldr	r2, [r2, #0]
 8000ce2:	6892      	ldr	r2, [r2, #8]
 8000ce4:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8000ce8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8000cea:	687b      	ldr	r3, [r7, #4]
 8000cec:	681b      	ldr	r3, [r3, #0]
 8000cee:	687a      	ldr	r2, [r7, #4]
 8000cf0:	6812      	ldr	r2, [r2, #0]
 8000cf2:	6892      	ldr	r2, [r2, #8]
 8000cf4:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8000cf8:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8000cfa:	687b      	ldr	r3, [r7, #4]
 8000cfc:	681b      	ldr	r3, [r3, #0]
 8000cfe:	687a      	ldr	r2, [r7, #4]
 8000d00:	6812      	ldr	r2, [r2, #0]
 8000d02:	6892      	ldr	r2, [r2, #8]
 8000d04:	f022 0202 	bic.w	r2, r2, #2
 8000d08:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS(hadc->Init.ContinuousConvMode);
 8000d0a:	687b      	ldr	r3, [r7, #4]
 8000d0c:	681b      	ldr	r3, [r3, #0]
 8000d0e:	687a      	ldr	r2, [r7, #4]
 8000d10:	6812      	ldr	r2, [r2, #0]
 8000d12:	6891      	ldr	r1, [r2, #8]
 8000d14:	687a      	ldr	r2, [r7, #4]
 8000d16:	6992      	ldr	r2, [r2, #24]
 8000d18:	0052      	lsls	r2, r2, #1
 8000d1a:	430a      	orrs	r2, r1
 8000d1c:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8000d1e:	687b      	ldr	r3, [r7, #4]
 8000d20:	6a1b      	ldr	r3, [r3, #32]
 8000d22:	2b00      	cmp	r3, #0
 8000d24:	d01b      	beq.n	8000d5e <ADC_Init+0x162>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8000d26:	687b      	ldr	r3, [r7, #4]
 8000d28:	681b      	ldr	r3, [r3, #0]
 8000d2a:	687a      	ldr	r2, [r7, #4]
 8000d2c:	6812      	ldr	r2, [r2, #0]
 8000d2e:	6852      	ldr	r2, [r2, #4]
 8000d30:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8000d34:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8000d36:	687b      	ldr	r3, [r7, #4]
 8000d38:	681b      	ldr	r3, [r3, #0]
 8000d3a:	687a      	ldr	r2, [r7, #4]
 8000d3c:	6812      	ldr	r2, [r2, #0]
 8000d3e:	6852      	ldr	r2, [r2, #4]
 8000d40:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8000d44:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8000d46:	687b      	ldr	r3, [r7, #4]
 8000d48:	681b      	ldr	r3, [r3, #0]
 8000d4a:	687a      	ldr	r2, [r7, #4]
 8000d4c:	6812      	ldr	r2, [r2, #0]
 8000d4e:	6851      	ldr	r1, [r2, #4]
 8000d50:	687a      	ldr	r2, [r7, #4]
 8000d52:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8000d54:	3a01      	subs	r2, #1
 8000d56:	0352      	lsls	r2, r2, #13
 8000d58:	430a      	orrs	r2, r1
 8000d5a:	605a      	str	r2, [r3, #4]
 8000d5c:	e007      	b.n	8000d6e <ADC_Init+0x172>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8000d5e:	687b      	ldr	r3, [r7, #4]
 8000d60:	681b      	ldr	r3, [r3, #0]
 8000d62:	687a      	ldr	r2, [r7, #4]
 8000d64:	6812      	ldr	r2, [r2, #0]
 8000d66:	6852      	ldr	r2, [r2, #4]
 8000d68:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8000d6c:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8000d6e:	687b      	ldr	r3, [r7, #4]
 8000d70:	681b      	ldr	r3, [r3, #0]
 8000d72:	687a      	ldr	r2, [r7, #4]
 8000d74:	6812      	ldr	r2, [r2, #0]
 8000d76:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8000d78:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8000d7c:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8000d7e:	687b      	ldr	r3, [r7, #4]
 8000d80:	681b      	ldr	r3, [r3, #0]
 8000d82:	687a      	ldr	r2, [r7, #4]
 8000d84:	6812      	ldr	r2, [r2, #0]
 8000d86:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8000d88:	687a      	ldr	r2, [r7, #4]
 8000d8a:	69d2      	ldr	r2, [r2, #28]
 8000d8c:	3a01      	subs	r2, #1
 8000d8e:	0512      	lsls	r2, r2, #20
 8000d90:	430a      	orrs	r2, r1
 8000d92:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8000d94:	687b      	ldr	r3, [r7, #4]
 8000d96:	681b      	ldr	r3, [r3, #0]
 8000d98:	687a      	ldr	r2, [r7, #4]
 8000d9a:	6812      	ldr	r2, [r2, #0]
 8000d9c:	6892      	ldr	r2, [r2, #8]
 8000d9e:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8000da2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq(hadc->Init.DMAContinuousRequests);
 8000da4:	687b      	ldr	r3, [r7, #4]
 8000da6:	681b      	ldr	r3, [r3, #0]
 8000da8:	687a      	ldr	r2, [r7, #4]
 8000daa:	6812      	ldr	r2, [r2, #0]
 8000dac:	6891      	ldr	r1, [r2, #8]
 8000dae:	687a      	ldr	r2, [r7, #4]
 8000db0:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8000db2:	0252      	lsls	r2, r2, #9
 8000db4:	430a      	orrs	r2, r1
 8000db6:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8000db8:	687b      	ldr	r3, [r7, #4]
 8000dba:	681b      	ldr	r3, [r3, #0]
 8000dbc:	687a      	ldr	r2, [r7, #4]
 8000dbe:	6812      	ldr	r2, [r2, #0]
 8000dc0:	6892      	ldr	r2, [r2, #8]
 8000dc2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8000dc6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8000dc8:	687b      	ldr	r3, [r7, #4]
 8000dca:	681b      	ldr	r3, [r3, #0]
 8000dcc:	687a      	ldr	r2, [r7, #4]
 8000dce:	6812      	ldr	r2, [r2, #0]
 8000dd0:	6891      	ldr	r1, [r2, #8]
 8000dd2:	687a      	ldr	r2, [r7, #4]
 8000dd4:	6952      	ldr	r2, [r2, #20]
 8000dd6:	0292      	lsls	r2, r2, #10
 8000dd8:	430a      	orrs	r2, r1
 8000dda:	609a      	str	r2, [r3, #8]
}
 8000ddc:	bf00      	nop
 8000dde:	3714      	adds	r7, #20
 8000de0:	46bd      	mov	sp, r7
 8000de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000de6:	4770      	bx	lr
 8000de8:	40012300 	.word	0x40012300
 8000dec:	0f000001 	.word	0x0f000001

08000df0 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8000df0:	b580      	push	{r7, lr}
 8000df2:	b084      	sub	sp, #16
 8000df4:	af00      	add	r7, sp, #0
 8000df6:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8000df8:	687b      	ldr	r3, [r7, #4]
 8000dfa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000dfc:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8000dfe:	68fb      	ldr	r3, [r7, #12]
 8000e00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e02:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8000e06:	2b00      	cmp	r3, #0
 8000e08:	d13c      	bne.n	8000e84 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8000e0a:	68fb      	ldr	r3, [r7, #12]
 8000e0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e0e:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8000e12:	68fb      	ldr	r3, [r7, #12]
 8000e14:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8000e16:	68fb      	ldr	r3, [r7, #12]
 8000e18:	681b      	ldr	r3, [r3, #0]
 8000e1a:	689b      	ldr	r3, [r3, #8]
 8000e1c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8000e20:	2b00      	cmp	r3, #0
 8000e22:	d12b      	bne.n	8000e7c <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8000e24:	68fb      	ldr	r3, [r7, #12]
 8000e26:	699b      	ldr	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8000e28:	2b00      	cmp	r3, #0
 8000e2a:	d127      	bne.n	8000e7c <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8000e2c:	68fb      	ldr	r3, [r7, #12]
 8000e2e:	681b      	ldr	r3, [r3, #0]
 8000e30:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000e32:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8000e36:	2b00      	cmp	r3, #0
 8000e38:	d006      	beq.n	8000e48 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8000e3a:	68fb      	ldr	r3, [r7, #12]
 8000e3c:	681b      	ldr	r3, [r3, #0]
 8000e3e:	689b      	ldr	r3, [r3, #8]
 8000e40:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8000e44:	2b00      	cmp	r3, #0
 8000e46:	d119      	bne.n	8000e7c <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8000e48:	68fb      	ldr	r3, [r7, #12]
 8000e4a:	681b      	ldr	r3, [r3, #0]
 8000e4c:	68fa      	ldr	r2, [r7, #12]
 8000e4e:	6812      	ldr	r2, [r2, #0]
 8000e50:	6852      	ldr	r2, [r2, #4]
 8000e52:	f022 0220 	bic.w	r2, r2, #32
 8000e56:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8000e58:	68fb      	ldr	r3, [r7, #12]
 8000e5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e5c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8000e60:	68fb      	ldr	r3, [r7, #12]
 8000e62:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000e64:	68fb      	ldr	r3, [r7, #12]
 8000e66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e68:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000e6c:	2b00      	cmp	r3, #0
 8000e6e:	d105      	bne.n	8000e7c <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8000e70:	68fb      	ldr	r3, [r7, #12]
 8000e72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e74:	f043 0201 	orr.w	r2, r3, #1
 8000e78:	68fb      	ldr	r3, [r7, #12]
 8000e7a:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    
    /* Conversion complete callback */
    HAL_ADC_ConvCpltCallback(hadc);
 8000e7c:	68f8      	ldr	r0, [r7, #12]
 8000e7e:	f7ff fd7b 	bl	8000978 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 8000e82:	e004      	b.n	8000e8e <ADC_DMAConvCplt+0x9e>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8000e84:	68fb      	ldr	r3, [r7, #12]
 8000e86:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000e88:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000e8a:	6878      	ldr	r0, [r7, #4]
 8000e8c:	4798      	blx	r3
}
 8000e8e:	bf00      	nop
 8000e90:	3710      	adds	r7, #16
 8000e92:	46bd      	mov	sp, r7
 8000e94:	bd80      	pop	{r7, pc}

08000e96 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8000e96:	b580      	push	{r7, lr}
 8000e98:	b084      	sub	sp, #16
 8000e9a:	af00      	add	r7, sp, #0
 8000e9c:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8000e9e:	687b      	ldr	r3, [r7, #4]
 8000ea0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000ea2:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
  HAL_ADC_ConvHalfCpltCallback(hadc); 
 8000ea4:	68f8      	ldr	r0, [r7, #12]
 8000ea6:	f7ff fd71 	bl	800098c <HAL_ADC_ConvHalfCpltCallback>
}
 8000eaa:	bf00      	nop
 8000eac:	3710      	adds	r7, #16
 8000eae:	46bd      	mov	sp, r7
 8000eb0:	bd80      	pop	{r7, pc}

08000eb2 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8000eb2:	b580      	push	{r7, lr}
 8000eb4:	b084      	sub	sp, #16
 8000eb6:	af00      	add	r7, sp, #0
 8000eb8:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8000eba:	687b      	ldr	r3, [r7, #4]
 8000ebc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000ebe:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8000ec0:	68fb      	ldr	r3, [r7, #12]
 8000ec2:	2240      	movs	r2, #64	; 0x40
 8000ec4:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8000ec6:	68fb      	ldr	r3, [r7, #12]
 8000ec8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000eca:	f043 0204 	orr.w	r2, r3, #4
 8000ece:	68fb      	ldr	r3, [r7, #12]
 8000ed0:	645a      	str	r2, [r3, #68]	; 0x44
  HAL_ADC_ErrorCallback(hadc); 
 8000ed2:	68f8      	ldr	r0, [r7, #12]
 8000ed4:	f7ff fd64 	bl	80009a0 <HAL_ADC_ErrorCallback>
}
 8000ed8:	bf00      	nop
 8000eda:	3710      	adds	r7, #16
 8000edc:	46bd      	mov	sp, r7
 8000ede:	bd80      	pop	{r7, pc}

08000ee0 <NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000ee0:	b480      	push	{r7}
 8000ee2:	b085      	sub	sp, #20
 8000ee4:	af00      	add	r7, sp, #0
 8000ee6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	f003 0307 	and.w	r3, r3, #7
 8000eee:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000ef0:	4b0c      	ldr	r3, [pc, #48]	; (8000f24 <NVIC_SetPriorityGrouping+0x44>)
 8000ef2:	68db      	ldr	r3, [r3, #12]
 8000ef4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000ef6:	68ba      	ldr	r2, [r7, #8]
 8000ef8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000efc:	4013      	ands	r3, r2
 8000efe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8000f00:	68fb      	ldr	r3, [r7, #12]
 8000f02:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000f04:	68bb      	ldr	r3, [r7, #8]
 8000f06:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000f08:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000f0c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000f10:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000f12:	4a04      	ldr	r2, [pc, #16]	; (8000f24 <NVIC_SetPriorityGrouping+0x44>)
 8000f14:	68bb      	ldr	r3, [r7, #8]
 8000f16:	60d3      	str	r3, [r2, #12]
}
 8000f18:	bf00      	nop
 8000f1a:	3714      	adds	r7, #20
 8000f1c:	46bd      	mov	sp, r7
 8000f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f22:	4770      	bx	lr
 8000f24:	e000ed00 	.word	0xe000ed00

08000f28 <NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 8000f28:	b480      	push	{r7}
 8000f2a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000f2c:	4b04      	ldr	r3, [pc, #16]	; (8000f40 <NVIC_GetPriorityGrouping+0x18>)
 8000f2e:	68db      	ldr	r3, [r3, #12]
 8000f30:	0a1b      	lsrs	r3, r3, #8
 8000f32:	f003 0307 	and.w	r3, r3, #7
}
 8000f36:	4618      	mov	r0, r3
 8000f38:	46bd      	mov	sp, r7
 8000f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f3e:	4770      	bx	lr
 8000f40:	e000ed00 	.word	0xe000ed00

08000f44 <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000f44:	b480      	push	{r7}
 8000f46:	b083      	sub	sp, #12
 8000f48:	af00      	add	r7, sp, #0
 8000f4a:	4603      	mov	r3, r0
 8000f4c:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8000f4e:	4909      	ldr	r1, [pc, #36]	; (8000f74 <NVIC_EnableIRQ+0x30>)
 8000f50:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f54:	095b      	lsrs	r3, r3, #5
 8000f56:	79fa      	ldrb	r2, [r7, #7]
 8000f58:	f002 021f 	and.w	r2, r2, #31
 8000f5c:	2001      	movs	r0, #1
 8000f5e:	fa00 f202 	lsl.w	r2, r0, r2
 8000f62:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000f66:	bf00      	nop
 8000f68:	370c      	adds	r7, #12
 8000f6a:	46bd      	mov	sp, r7
 8000f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f70:	4770      	bx	lr
 8000f72:	bf00      	nop
 8000f74:	e000e100 	.word	0xe000e100

08000f78 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000f78:	b480      	push	{r7}
 8000f7a:	b083      	sub	sp, #12
 8000f7c:	af00      	add	r7, sp, #0
 8000f7e:	4603      	mov	r3, r0
 8000f80:	6039      	str	r1, [r7, #0]
 8000f82:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 8000f84:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f88:	2b00      	cmp	r3, #0
 8000f8a:	da0b      	bge.n	8000fa4 <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f8c:	490d      	ldr	r1, [pc, #52]	; (8000fc4 <NVIC_SetPriority+0x4c>)
 8000f8e:	79fb      	ldrb	r3, [r7, #7]
 8000f90:	f003 030f 	and.w	r3, r3, #15
 8000f94:	3b04      	subs	r3, #4
 8000f96:	683a      	ldr	r2, [r7, #0]
 8000f98:	b2d2      	uxtb	r2, r2
 8000f9a:	0112      	lsls	r2, r2, #4
 8000f9c:	b2d2      	uxtb	r2, r2
 8000f9e:	440b      	add	r3, r1
 8000fa0:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000fa2:	e009      	b.n	8000fb8 <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000fa4:	4908      	ldr	r1, [pc, #32]	; (8000fc8 <NVIC_SetPriority+0x50>)
 8000fa6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000faa:	683a      	ldr	r2, [r7, #0]
 8000fac:	b2d2      	uxtb	r2, r2
 8000fae:	0112      	lsls	r2, r2, #4
 8000fb0:	b2d2      	uxtb	r2, r2
 8000fb2:	440b      	add	r3, r1
 8000fb4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8000fb8:	bf00      	nop
 8000fba:	370c      	adds	r7, #12
 8000fbc:	46bd      	mov	sp, r7
 8000fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fc2:	4770      	bx	lr
 8000fc4:	e000ed00 	.word	0xe000ed00
 8000fc8:	e000e100 	.word	0xe000e100

08000fcc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000fcc:	b480      	push	{r7}
 8000fce:	b089      	sub	sp, #36	; 0x24
 8000fd0:	af00      	add	r7, sp, #0
 8000fd2:	60f8      	str	r0, [r7, #12]
 8000fd4:	60b9      	str	r1, [r7, #8]
 8000fd6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000fd8:	68fb      	ldr	r3, [r7, #12]
 8000fda:	f003 0307 	and.w	r3, r3, #7
 8000fde:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000fe0:	69fb      	ldr	r3, [r7, #28]
 8000fe2:	f1c3 0307 	rsb	r3, r3, #7
 8000fe6:	2b04      	cmp	r3, #4
 8000fe8:	bf28      	it	cs
 8000fea:	2304      	movcs	r3, #4
 8000fec:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000fee:	69fb      	ldr	r3, [r7, #28]
 8000ff0:	3304      	adds	r3, #4
 8000ff2:	2b06      	cmp	r3, #6
 8000ff4:	d902      	bls.n	8000ffc <NVIC_EncodePriority+0x30>
 8000ff6:	69fb      	ldr	r3, [r7, #28]
 8000ff8:	3b03      	subs	r3, #3
 8000ffa:	e000      	b.n	8000ffe <NVIC_EncodePriority+0x32>
 8000ffc:	2300      	movs	r3, #0
 8000ffe:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001000:	2201      	movs	r2, #1
 8001002:	69bb      	ldr	r3, [r7, #24]
 8001004:	fa02 f303 	lsl.w	r3, r2, r3
 8001008:	1e5a      	subs	r2, r3, #1
 800100a:	68bb      	ldr	r3, [r7, #8]
 800100c:	401a      	ands	r2, r3
 800100e:	697b      	ldr	r3, [r7, #20]
 8001010:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001012:	2101      	movs	r1, #1
 8001014:	697b      	ldr	r3, [r7, #20]
 8001016:	fa01 f303 	lsl.w	r3, r1, r3
 800101a:	1e59      	subs	r1, r3, #1
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001020:	4313      	orrs	r3, r2
         );
}
 8001022:	4618      	mov	r0, r3
 8001024:	3724      	adds	r7, #36	; 0x24
 8001026:	46bd      	mov	sp, r7
 8001028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800102c:	4770      	bx	lr
	...

08001030 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001030:	b580      	push	{r7, lr}
 8001032:	b082      	sub	sp, #8
 8001034:	af00      	add	r7, sp, #0
 8001036:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	3b01      	subs	r3, #1
 800103c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001040:	d301      	bcc.n	8001046 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001042:	2301      	movs	r3, #1
 8001044:	e00f      	b.n	8001066 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001046:	4a0a      	ldr	r2, [pc, #40]	; (8001070 <SysTick_Config+0x40>)
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	3b01      	subs	r3, #1
 800104c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800104e:	210f      	movs	r1, #15
 8001050:	f04f 30ff 	mov.w	r0, #4294967295
 8001054:	f7ff ff90 	bl	8000f78 <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001058:	4b05      	ldr	r3, [pc, #20]	; (8001070 <SysTick_Config+0x40>)
 800105a:	2200      	movs	r2, #0
 800105c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800105e:	4b04      	ldr	r3, [pc, #16]	; (8001070 <SysTick_Config+0x40>)
 8001060:	2207      	movs	r2, #7
 8001062:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001064:	2300      	movs	r3, #0
}
 8001066:	4618      	mov	r0, r3
 8001068:	3708      	adds	r7, #8
 800106a:	46bd      	mov	sp, r7
 800106c:	bd80      	pop	{r7, pc}
 800106e:	bf00      	nop
 8001070:	e000e010 	.word	0xe000e010

08001074 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001074:	b580      	push	{r7, lr}
 8001076:	b082      	sub	sp, #8
 8001078:	af00      	add	r7, sp, #0
 800107a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800107c:	6878      	ldr	r0, [r7, #4]
 800107e:	f7ff ff2f 	bl	8000ee0 <NVIC_SetPriorityGrouping>
}
 8001082:	bf00      	nop
 8001084:	3708      	adds	r7, #8
 8001086:	46bd      	mov	sp, r7
 8001088:	bd80      	pop	{r7, pc}

0800108a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800108a:	b580      	push	{r7, lr}
 800108c:	b086      	sub	sp, #24
 800108e:	af00      	add	r7, sp, #0
 8001090:	4603      	mov	r3, r0
 8001092:	60b9      	str	r1, [r7, #8]
 8001094:	607a      	str	r2, [r7, #4]
 8001096:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001098:	2300      	movs	r3, #0
 800109a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800109c:	f7ff ff44 	bl	8000f28 <NVIC_GetPriorityGrouping>
 80010a0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80010a2:	687a      	ldr	r2, [r7, #4]
 80010a4:	68b9      	ldr	r1, [r7, #8]
 80010a6:	6978      	ldr	r0, [r7, #20]
 80010a8:	f7ff ff90 	bl	8000fcc <NVIC_EncodePriority>
 80010ac:	4602      	mov	r2, r0
 80010ae:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80010b2:	4611      	mov	r1, r2
 80010b4:	4618      	mov	r0, r3
 80010b6:	f7ff ff5f 	bl	8000f78 <NVIC_SetPriority>
}
 80010ba:	bf00      	nop
 80010bc:	3718      	adds	r7, #24
 80010be:	46bd      	mov	sp, r7
 80010c0:	bd80      	pop	{r7, pc}

080010c2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80010c2:	b580      	push	{r7, lr}
 80010c4:	b082      	sub	sp, #8
 80010c6:	af00      	add	r7, sp, #0
 80010c8:	4603      	mov	r3, r0
 80010ca:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80010cc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010d0:	4618      	mov	r0, r3
 80010d2:	f7ff ff37 	bl	8000f44 <NVIC_EnableIRQ>
}
 80010d6:	bf00      	nop
 80010d8:	3708      	adds	r7, #8
 80010da:	46bd      	mov	sp, r7
 80010dc:	bd80      	pop	{r7, pc}

080010de <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80010de:	b580      	push	{r7, lr}
 80010e0:	b082      	sub	sp, #8
 80010e2:	af00      	add	r7, sp, #0
 80010e4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80010e6:	6878      	ldr	r0, [r7, #4]
 80010e8:	f7ff ffa2 	bl	8001030 <SysTick_Config>
 80010ec:	4603      	mov	r3, r0
}
 80010ee:	4618      	mov	r0, r3
 80010f0:	3708      	adds	r7, #8
 80010f2:	46bd      	mov	sp, r7
 80010f4:	bd80      	pop	{r7, pc}
	...

080010f8 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 80010f8:	b480      	push	{r7}
 80010fa:	b083      	sub	sp, #12
 80010fc:	af00      	add	r7, sp, #0
 80010fe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	2b04      	cmp	r3, #4
 8001104:	d106      	bne.n	8001114 <HAL_SYSTICK_CLKSourceConfig+0x1c>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8001106:	4a09      	ldr	r2, [pc, #36]	; (800112c <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8001108:	4b08      	ldr	r3, [pc, #32]	; (800112c <HAL_SYSTICK_CLKSourceConfig+0x34>)
 800110a:	681b      	ldr	r3, [r3, #0]
 800110c:	f043 0304 	orr.w	r3, r3, #4
 8001110:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
  }
}
 8001112:	e005      	b.n	8001120 <HAL_SYSTICK_CLKSourceConfig+0x28>
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8001114:	4a05      	ldr	r2, [pc, #20]	; (800112c <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8001116:	4b05      	ldr	r3, [pc, #20]	; (800112c <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8001118:	681b      	ldr	r3, [r3, #0]
 800111a:	f023 0304 	bic.w	r3, r3, #4
 800111e:	6013      	str	r3, [r2, #0]
}
 8001120:	bf00      	nop
 8001122:	370c      	adds	r7, #12
 8001124:	46bd      	mov	sp, r7
 8001126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800112a:	4770      	bx	lr
 800112c:	e000e010 	.word	0xe000e010

08001130 <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 8001130:	b580      	push	{r7, lr}
 8001132:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 8001134:	f000 f802 	bl	800113c <HAL_SYSTICK_Callback>
}
 8001138:	bf00      	nop
 800113a:	bd80      	pop	{r7, pc}

0800113c <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 800113c:	b480      	push	{r7}
 800113e:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 8001140:	bf00      	nop
 8001142:	46bd      	mov	sp, r7
 8001144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001148:	4770      	bx	lr
	...

0800114c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800114c:	b580      	push	{r7, lr}
 800114e:	b086      	sub	sp, #24
 8001150:	af00      	add	r7, sp, #0
 8001152:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001154:	2300      	movs	r3, #0
 8001156:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8001158:	f7ff fa80 	bl	800065c <HAL_GetTick>
 800115c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	2b00      	cmp	r3, #0
 8001162:	d101      	bne.n	8001168 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8001164:	2301      	movs	r3, #1
 8001166:	e099      	b.n	800129c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	2200      	movs	r2, #0
 800116c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	2202      	movs	r2, #2
 8001174:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	681b      	ldr	r3, [r3, #0]
 800117c:	687a      	ldr	r2, [r7, #4]
 800117e:	6812      	ldr	r2, [r2, #0]
 8001180:	6812      	ldr	r2, [r2, #0]
 8001182:	f022 0201 	bic.w	r2, r2, #1
 8001186:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001188:	e00f      	b.n	80011aa <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800118a:	f7ff fa67 	bl	800065c <HAL_GetTick>
 800118e:	4602      	mov	r2, r0
 8001190:	693b      	ldr	r3, [r7, #16]
 8001192:	1ad3      	subs	r3, r2, r3
 8001194:	2b05      	cmp	r3, #5
 8001196:	d908      	bls.n	80011aa <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	2220      	movs	r2, #32
 800119c:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	2203      	movs	r2, #3
 80011a2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80011a6:	2303      	movs	r3, #3
 80011a8:	e078      	b.n	800129c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	681b      	ldr	r3, [r3, #0]
 80011ae:	681b      	ldr	r3, [r3, #0]
 80011b0:	f003 0301 	and.w	r3, r3, #1
 80011b4:	2b00      	cmp	r3, #0
 80011b6:	d1e8      	bne.n	800118a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	681b      	ldr	r3, [r3, #0]
 80011bc:	681b      	ldr	r3, [r3, #0]
 80011be:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80011c0:	697a      	ldr	r2, [r7, #20]
 80011c2:	4b38      	ldr	r3, [pc, #224]	; (80012a4 <HAL_DMA_Init+0x158>)
 80011c4:	4013      	ands	r3, r2
 80011c6:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	685a      	ldr	r2, [r3, #4]
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	689b      	ldr	r3, [r3, #8]
 80011d0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80011d6:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	691b      	ldr	r3, [r3, #16]
 80011dc:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80011e2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	699b      	ldr	r3, [r3, #24]
 80011e8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80011ee:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	6a1b      	ldr	r3, [r3, #32]
 80011f4:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80011f6:	697a      	ldr	r2, [r7, #20]
 80011f8:	4313      	orrs	r3, r2
 80011fa:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001200:	2b04      	cmp	r3, #4
 8001202:	d107      	bne.n	8001214 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800120c:	4313      	orrs	r3, r2
 800120e:	697a      	ldr	r2, [r7, #20]
 8001210:	4313      	orrs	r3, r2
 8001212:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	681b      	ldr	r3, [r3, #0]
 8001218:	697a      	ldr	r2, [r7, #20]
 800121a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	681b      	ldr	r3, [r3, #0]
 8001220:	695b      	ldr	r3, [r3, #20]
 8001222:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001224:	697b      	ldr	r3, [r7, #20]
 8001226:	f023 0307 	bic.w	r3, r3, #7
 800122a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001230:	697a      	ldr	r2, [r7, #20]
 8001232:	4313      	orrs	r3, r2
 8001234:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800123a:	2b04      	cmp	r3, #4
 800123c:	d117      	bne.n	800126e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001242:	697a      	ldr	r2, [r7, #20]
 8001244:	4313      	orrs	r3, r2
 8001246:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800124c:	2b00      	cmp	r3, #0
 800124e:	d00e      	beq.n	800126e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001250:	6878      	ldr	r0, [r7, #4]
 8001252:	f000 fb09 	bl	8001868 <DMA_CheckFifoParam>
 8001256:	4603      	mov	r3, r0
 8001258:	2b00      	cmp	r3, #0
 800125a:	d008      	beq.n	800126e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	2240      	movs	r2, #64	; 0x40
 8001260:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	2201      	movs	r2, #1
 8001266:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800126a:	2301      	movs	r3, #1
 800126c:	e016      	b.n	800129c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	681b      	ldr	r3, [r3, #0]
 8001272:	697a      	ldr	r2, [r7, #20]
 8001274:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001276:	6878      	ldr	r0, [r7, #4]
 8001278:	f000 fac0 	bl	80017fc <DMA_CalcBaseAndBitshift>
 800127c:	4603      	mov	r3, r0
 800127e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001284:	223f      	movs	r2, #63	; 0x3f
 8001286:	409a      	lsls	r2, r3
 8001288:	68fb      	ldr	r3, [r7, #12]
 800128a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	2200      	movs	r2, #0
 8001290:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	2201      	movs	r2, #1
 8001296:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800129a:	2300      	movs	r3, #0
}
 800129c:	4618      	mov	r0, r3
 800129e:	3718      	adds	r7, #24
 80012a0:	46bd      	mov	sp, r7
 80012a2:	bd80      	pop	{r7, pc}
 80012a4:	f010803f 	.word	0xf010803f

080012a8 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80012a8:	b580      	push	{r7, lr}
 80012aa:	b086      	sub	sp, #24
 80012ac:	af00      	add	r7, sp, #0
 80012ae:	60f8      	str	r0, [r7, #12]
 80012b0:	60b9      	str	r1, [r7, #8]
 80012b2:	607a      	str	r2, [r7, #4]
 80012b4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80012b6:	2300      	movs	r3, #0
 80012b8:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80012ba:	68fb      	ldr	r3, [r7, #12]
 80012bc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80012be:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80012c0:	68fb      	ldr	r3, [r7, #12]
 80012c2:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80012c6:	2b01      	cmp	r3, #1
 80012c8:	d101      	bne.n	80012ce <HAL_DMA_Start_IT+0x26>
 80012ca:	2302      	movs	r3, #2
 80012cc:	e048      	b.n	8001360 <HAL_DMA_Start_IT+0xb8>
 80012ce:	68fb      	ldr	r3, [r7, #12]
 80012d0:	2201      	movs	r2, #1
 80012d2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80012d6:	68fb      	ldr	r3, [r7, #12]
 80012d8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80012dc:	b2db      	uxtb	r3, r3
 80012de:	2b01      	cmp	r3, #1
 80012e0:	d137      	bne.n	8001352 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80012e2:	68fb      	ldr	r3, [r7, #12]
 80012e4:	2202      	movs	r2, #2
 80012e6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80012ea:	68fb      	ldr	r3, [r7, #12]
 80012ec:	2200      	movs	r2, #0
 80012ee:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80012f0:	683b      	ldr	r3, [r7, #0]
 80012f2:	687a      	ldr	r2, [r7, #4]
 80012f4:	68b9      	ldr	r1, [r7, #8]
 80012f6:	68f8      	ldr	r0, [r7, #12]
 80012f8:	f000 fa52 	bl	80017a0 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80012fc:	68fb      	ldr	r3, [r7, #12]
 80012fe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001300:	223f      	movs	r2, #63	; 0x3f
 8001302:	409a      	lsls	r2, r3
 8001304:	693b      	ldr	r3, [r7, #16]
 8001306:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8001308:	68fb      	ldr	r3, [r7, #12]
 800130a:	681b      	ldr	r3, [r3, #0]
 800130c:	68fa      	ldr	r2, [r7, #12]
 800130e:	6812      	ldr	r2, [r2, #0]
 8001310:	6812      	ldr	r2, [r2, #0]
 8001312:	f042 0216 	orr.w	r2, r2, #22
 8001316:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 8001318:	68fb      	ldr	r3, [r7, #12]
 800131a:	681b      	ldr	r3, [r3, #0]
 800131c:	68fa      	ldr	r2, [r7, #12]
 800131e:	6812      	ldr	r2, [r2, #0]
 8001320:	6952      	ldr	r2, [r2, #20]
 8001322:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8001326:	615a      	str	r2, [r3, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8001328:	68fb      	ldr	r3, [r7, #12]
 800132a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800132c:	2b00      	cmp	r3, #0
 800132e:	d007      	beq.n	8001340 <HAL_DMA_Start_IT+0x98>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8001330:	68fb      	ldr	r3, [r7, #12]
 8001332:	681b      	ldr	r3, [r3, #0]
 8001334:	68fa      	ldr	r2, [r7, #12]
 8001336:	6812      	ldr	r2, [r2, #0]
 8001338:	6812      	ldr	r2, [r2, #0]
 800133a:	f042 0208 	orr.w	r2, r2, #8
 800133e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001340:	68fb      	ldr	r3, [r7, #12]
 8001342:	681b      	ldr	r3, [r3, #0]
 8001344:	68fa      	ldr	r2, [r7, #12]
 8001346:	6812      	ldr	r2, [r2, #0]
 8001348:	6812      	ldr	r2, [r2, #0]
 800134a:	f042 0201 	orr.w	r2, r2, #1
 800134e:	601a      	str	r2, [r3, #0]
 8001350:	e005      	b.n	800135e <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8001352:	68fb      	ldr	r3, [r7, #12]
 8001354:	2200      	movs	r2, #0
 8001356:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800135a:	2302      	movs	r3, #2
 800135c:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800135e:	7dfb      	ldrb	r3, [r7, #23]
}
 8001360:	4618      	mov	r0, r3
 8001362:	3718      	adds	r7, #24
 8001364:	46bd      	mov	sp, r7
 8001366:	bd80      	pop	{r7, pc}

08001368 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001368:	b580      	push	{r7, lr}
 800136a:	b084      	sub	sp, #16
 800136c:	af00      	add	r7, sp, #0
 800136e:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001374:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8001376:	f7ff f971 	bl	800065c <HAL_GetTick>
 800137a:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001382:	b2db      	uxtb	r3, r3
 8001384:	2b02      	cmp	r3, #2
 8001386:	d008      	beq.n	800139a <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	2280      	movs	r2, #128	; 0x80
 800138c:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	2200      	movs	r2, #0
 8001392:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8001396:	2301      	movs	r3, #1
 8001398:	e052      	b.n	8001440 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	681b      	ldr	r3, [r3, #0]
 800139e:	687a      	ldr	r2, [r7, #4]
 80013a0:	6812      	ldr	r2, [r2, #0]
 80013a2:	6812      	ldr	r2, [r2, #0]
 80013a4:	f022 0216 	bic.w	r2, r2, #22
 80013a8:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	681b      	ldr	r3, [r3, #0]
 80013ae:	687a      	ldr	r2, [r7, #4]
 80013b0:	6812      	ldr	r2, [r2, #0]
 80013b2:	6952      	ldr	r2, [r2, #20]
 80013b4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80013b8:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013be:	2b00      	cmp	r3, #0
 80013c0:	d103      	bne.n	80013ca <HAL_DMA_Abort+0x62>
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80013c6:	2b00      	cmp	r3, #0
 80013c8:	d007      	beq.n	80013da <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	681b      	ldr	r3, [r3, #0]
 80013ce:	687a      	ldr	r2, [r7, #4]
 80013d0:	6812      	ldr	r2, [r2, #0]
 80013d2:	6812      	ldr	r2, [r2, #0]
 80013d4:	f022 0208 	bic.w	r2, r2, #8
 80013d8:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	681b      	ldr	r3, [r3, #0]
 80013de:	687a      	ldr	r2, [r7, #4]
 80013e0:	6812      	ldr	r2, [r2, #0]
 80013e2:	6812      	ldr	r2, [r2, #0]
 80013e4:	f022 0201 	bic.w	r2, r2, #1
 80013e8:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80013ea:	e013      	b.n	8001414 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80013ec:	f7ff f936 	bl	800065c <HAL_GetTick>
 80013f0:	4602      	mov	r2, r0
 80013f2:	68bb      	ldr	r3, [r7, #8]
 80013f4:	1ad3      	subs	r3, r2, r3
 80013f6:	2b05      	cmp	r3, #5
 80013f8:	d90c      	bls.n	8001414 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	2220      	movs	r2, #32
 80013fe:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	2200      	movs	r2, #0
 8001404:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	2203      	movs	r2, #3
 800140c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_TIMEOUT;
 8001410:	2303      	movs	r3, #3
 8001412:	e015      	b.n	8001440 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	681b      	ldr	r3, [r3, #0]
 8001418:	681b      	ldr	r3, [r3, #0]
 800141a:	f003 0301 	and.w	r3, r3, #1
 800141e:	2b00      	cmp	r3, #0
 8001420:	d1e4      	bne.n	80013ec <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001426:	223f      	movs	r2, #63	; 0x3f
 8001428:	409a      	lsls	r2, r3
 800142a:	68fb      	ldr	r3, [r7, #12]
 800142c:	609a      	str	r2, [r3, #8]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	2200      	movs	r2, #0
 8001432:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	2201      	movs	r2, #1
 800143a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  }
  return HAL_OK;
 800143e:	2300      	movs	r3, #0
}
 8001440:	4618      	mov	r0, r3
 8001442:	3710      	adds	r7, #16
 8001444:	46bd      	mov	sp, r7
 8001446:	bd80      	pop	{r7, pc}

08001448 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001448:	b480      	push	{r7}
 800144a:	b083      	sub	sp, #12
 800144c:	af00      	add	r7, sp, #0
 800144e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001456:	b2db      	uxtb	r3, r3
 8001458:	2b02      	cmp	r3, #2
 800145a:	d004      	beq.n	8001466 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	2280      	movs	r2, #128	; 0x80
 8001460:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8001462:	2301      	movs	r3, #1
 8001464:	e00c      	b.n	8001480 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	2205      	movs	r2, #5
 800146a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	681b      	ldr	r3, [r3, #0]
 8001472:	687a      	ldr	r2, [r7, #4]
 8001474:	6812      	ldr	r2, [r2, #0]
 8001476:	6812      	ldr	r2, [r2, #0]
 8001478:	f022 0201 	bic.w	r2, r2, #1
 800147c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800147e:	2300      	movs	r3, #0
}
 8001480:	4618      	mov	r0, r3
 8001482:	370c      	adds	r7, #12
 8001484:	46bd      	mov	sp, r7
 8001486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800148a:	4770      	bx	lr

0800148c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800148c:	b580      	push	{r7, lr}
 800148e:	b086      	sub	sp, #24
 8001490:	af00      	add	r7, sp, #0
 8001492:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8001494:	2300      	movs	r3, #0
 8001496:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8001498:	4b92      	ldr	r3, [pc, #584]	; (80016e4 <HAL_DMA_IRQHandler+0x258>)
 800149a:	681b      	ldr	r3, [r3, #0]
 800149c:	4a92      	ldr	r2, [pc, #584]	; (80016e8 <HAL_DMA_IRQHandler+0x25c>)
 800149e:	fba2 2303 	umull	r2, r3, r2, r3
 80014a2:	0a9b      	lsrs	r3, r3, #10
 80014a4:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80014aa:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80014ac:	693b      	ldr	r3, [r7, #16]
 80014ae:	681b      	ldr	r3, [r3, #0]
 80014b0:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80014b6:	2208      	movs	r2, #8
 80014b8:	409a      	lsls	r2, r3
 80014ba:	68fb      	ldr	r3, [r7, #12]
 80014bc:	4013      	ands	r3, r2
 80014be:	2b00      	cmp	r3, #0
 80014c0:	d01a      	beq.n	80014f8 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	681b      	ldr	r3, [r3, #0]
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	f003 0304 	and.w	r3, r3, #4
 80014cc:	2b00      	cmp	r3, #0
 80014ce:	d013      	beq.n	80014f8 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	687a      	ldr	r2, [r7, #4]
 80014d6:	6812      	ldr	r2, [r2, #0]
 80014d8:	6812      	ldr	r2, [r2, #0]
 80014da:	f022 0204 	bic.w	r2, r2, #4
 80014de:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80014e4:	2208      	movs	r2, #8
 80014e6:	409a      	lsls	r2, r3
 80014e8:	693b      	ldr	r3, [r7, #16]
 80014ea:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80014f0:	f043 0201 	orr.w	r2, r3, #1
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80014fc:	2201      	movs	r2, #1
 80014fe:	409a      	lsls	r2, r3
 8001500:	68fb      	ldr	r3, [r7, #12]
 8001502:	4013      	ands	r3, r2
 8001504:	2b00      	cmp	r3, #0
 8001506:	d012      	beq.n	800152e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	681b      	ldr	r3, [r3, #0]
 800150c:	695b      	ldr	r3, [r3, #20]
 800150e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001512:	2b00      	cmp	r3, #0
 8001514:	d00b      	beq.n	800152e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800151a:	2201      	movs	r2, #1
 800151c:	409a      	lsls	r2, r3
 800151e:	693b      	ldr	r3, [r7, #16]
 8001520:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001526:	f043 0202 	orr.w	r2, r3, #2
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001532:	2204      	movs	r2, #4
 8001534:	409a      	lsls	r2, r3
 8001536:	68fb      	ldr	r3, [r7, #12]
 8001538:	4013      	ands	r3, r2
 800153a:	2b00      	cmp	r3, #0
 800153c:	d012      	beq.n	8001564 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	681b      	ldr	r3, [r3, #0]
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	f003 0302 	and.w	r3, r3, #2
 8001548:	2b00      	cmp	r3, #0
 800154a:	d00b      	beq.n	8001564 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001550:	2204      	movs	r2, #4
 8001552:	409a      	lsls	r2, r3
 8001554:	693b      	ldr	r3, [r7, #16]
 8001556:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800155c:	f043 0204 	orr.w	r2, r3, #4
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001568:	2210      	movs	r2, #16
 800156a:	409a      	lsls	r2, r3
 800156c:	68fb      	ldr	r3, [r7, #12]
 800156e:	4013      	ands	r3, r2
 8001570:	2b00      	cmp	r3, #0
 8001572:	d043      	beq.n	80015fc <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	681b      	ldr	r3, [r3, #0]
 8001578:	681b      	ldr	r3, [r3, #0]
 800157a:	f003 0308 	and.w	r3, r3, #8
 800157e:	2b00      	cmp	r3, #0
 8001580:	d03c      	beq.n	80015fc <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001586:	2210      	movs	r2, #16
 8001588:	409a      	lsls	r2, r3
 800158a:	693b      	ldr	r3, [r7, #16]
 800158c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	681b      	ldr	r3, [r3, #0]
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001598:	2b00      	cmp	r3, #0
 800159a:	d018      	beq.n	80015ce <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	681b      	ldr	r3, [r3, #0]
 80015a0:	681b      	ldr	r3, [r3, #0]
 80015a2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	d108      	bne.n	80015bc <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015ae:	2b00      	cmp	r3, #0
 80015b0:	d024      	beq.n	80015fc <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015b6:	6878      	ldr	r0, [r7, #4]
 80015b8:	4798      	blx	r3
 80015ba:	e01f      	b.n	80015fc <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80015c0:	2b00      	cmp	r3, #0
 80015c2:	d01b      	beq.n	80015fc <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80015c8:	6878      	ldr	r0, [r7, #4]
 80015ca:	4798      	blx	r3
 80015cc:	e016      	b.n	80015fc <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	681b      	ldr	r3, [r3, #0]
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80015d8:	2b00      	cmp	r3, #0
 80015da:	d107      	bne.n	80015ec <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	681b      	ldr	r3, [r3, #0]
 80015e0:	687a      	ldr	r2, [r7, #4]
 80015e2:	6812      	ldr	r2, [r2, #0]
 80015e4:	6812      	ldr	r2, [r2, #0]
 80015e6:	f022 0208 	bic.w	r2, r2, #8
 80015ea:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015f0:	2b00      	cmp	r3, #0
 80015f2:	d003      	beq.n	80015fc <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015f8:	6878      	ldr	r0, [r7, #4]
 80015fa:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001600:	2220      	movs	r2, #32
 8001602:	409a      	lsls	r2, r3
 8001604:	68fb      	ldr	r3, [r7, #12]
 8001606:	4013      	ands	r3, r2
 8001608:	2b00      	cmp	r3, #0
 800160a:	f000 808e 	beq.w	800172a <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	681b      	ldr	r3, [r3, #0]
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	f003 0310 	and.w	r3, r3, #16
 8001618:	2b00      	cmp	r3, #0
 800161a:	f000 8086 	beq.w	800172a <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001622:	2220      	movs	r2, #32
 8001624:	409a      	lsls	r2, r3
 8001626:	693b      	ldr	r3, [r7, #16]
 8001628:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001630:	b2db      	uxtb	r3, r3
 8001632:	2b05      	cmp	r3, #5
 8001634:	d136      	bne.n	80016a4 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	681b      	ldr	r3, [r3, #0]
 800163a:	687a      	ldr	r2, [r7, #4]
 800163c:	6812      	ldr	r2, [r2, #0]
 800163e:	6812      	ldr	r2, [r2, #0]
 8001640:	f022 0216 	bic.w	r2, r2, #22
 8001644:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	681b      	ldr	r3, [r3, #0]
 800164a:	687a      	ldr	r2, [r7, #4]
 800164c:	6812      	ldr	r2, [r2, #0]
 800164e:	6952      	ldr	r2, [r2, #20]
 8001650:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001654:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800165a:	2b00      	cmp	r3, #0
 800165c:	d103      	bne.n	8001666 <HAL_DMA_IRQHandler+0x1da>
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001662:	2b00      	cmp	r3, #0
 8001664:	d007      	beq.n	8001676 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	687a      	ldr	r2, [r7, #4]
 800166c:	6812      	ldr	r2, [r2, #0]
 800166e:	6812      	ldr	r2, [r2, #0]
 8001670:	f022 0208 	bic.w	r2, r2, #8
 8001674:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800167a:	223f      	movs	r2, #63	; 0x3f
 800167c:	409a      	lsls	r2, r3
 800167e:	693b      	ldr	r3, [r7, #16]
 8001680:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	2200      	movs	r2, #0
 8001686:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	2201      	movs	r2, #1
 800168e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001696:	2b00      	cmp	r3, #0
 8001698:	d07d      	beq.n	8001796 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800169e:	6878      	ldr	r0, [r7, #4]
 80016a0:	4798      	blx	r3
        }
        return;
 80016a2:	e078      	b.n	8001796 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	681b      	ldr	r3, [r3, #0]
 80016aa:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80016ae:	2b00      	cmp	r3, #0
 80016b0:	d01c      	beq.n	80016ec <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	681b      	ldr	r3, [r3, #0]
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80016bc:	2b00      	cmp	r3, #0
 80016be:	d108      	bne.n	80016d2 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80016c4:	2b00      	cmp	r3, #0
 80016c6:	d030      	beq.n	800172a <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80016cc:	6878      	ldr	r0, [r7, #4]
 80016ce:	4798      	blx	r3
 80016d0:	e02b      	b.n	800172a <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80016d6:	2b00      	cmp	r3, #0
 80016d8:	d027      	beq.n	800172a <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80016de:	6878      	ldr	r0, [r7, #4]
 80016e0:	4798      	blx	r3
 80016e2:	e022      	b.n	800172a <HAL_DMA_IRQHandler+0x29e>
 80016e4:	20000014 	.word	0x20000014
 80016e8:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	681b      	ldr	r3, [r3, #0]
 80016f0:	681b      	ldr	r3, [r3, #0]
 80016f2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80016f6:	2b00      	cmp	r3, #0
 80016f8:	d10f      	bne.n	800171a <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	681b      	ldr	r3, [r3, #0]
 80016fe:	687a      	ldr	r2, [r7, #4]
 8001700:	6812      	ldr	r2, [r2, #0]
 8001702:	6812      	ldr	r2, [r2, #0]
 8001704:	f022 0210 	bic.w	r2, r2, #16
 8001708:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	2200      	movs	r2, #0
 800170e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	2201      	movs	r2, #1
 8001716:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800171e:	2b00      	cmp	r3, #0
 8001720:	d003      	beq.n	800172a <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001726:	6878      	ldr	r0, [r7, #4]
 8001728:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800172e:	2b00      	cmp	r3, #0
 8001730:	d032      	beq.n	8001798 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001736:	f003 0301 	and.w	r3, r3, #1
 800173a:	2b00      	cmp	r3, #0
 800173c:	d022      	beq.n	8001784 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	2205      	movs	r2, #5
 8001742:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	687a      	ldr	r2, [r7, #4]
 800174c:	6812      	ldr	r2, [r2, #0]
 800174e:	6812      	ldr	r2, [r2, #0]
 8001750:	f022 0201 	bic.w	r2, r2, #1
 8001754:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8001756:	68bb      	ldr	r3, [r7, #8]
 8001758:	3301      	adds	r3, #1
 800175a:	60bb      	str	r3, [r7, #8]
 800175c:	697a      	ldr	r2, [r7, #20]
 800175e:	4293      	cmp	r3, r2
 8001760:	d807      	bhi.n	8001772 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	681b      	ldr	r3, [r3, #0]
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	f003 0301 	and.w	r3, r3, #1
 800176c:	2b00      	cmp	r3, #0
 800176e:	d1f2      	bne.n	8001756 <HAL_DMA_IRQHandler+0x2ca>
 8001770:	e000      	b.n	8001774 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8001772:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	2200      	movs	r2, #0
 8001778:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	2201      	movs	r2, #1
 8001780:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001788:	2b00      	cmp	r3, #0
 800178a:	d005      	beq.n	8001798 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001790:	6878      	ldr	r0, [r7, #4]
 8001792:	4798      	blx	r3
 8001794:	e000      	b.n	8001798 <HAL_DMA_IRQHandler+0x30c>
        return;
 8001796:	bf00      	nop
    }
  }
}
 8001798:	3718      	adds	r7, #24
 800179a:	46bd      	mov	sp, r7
 800179c:	bd80      	pop	{r7, pc}
 800179e:	bf00      	nop

080017a0 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80017a0:	b480      	push	{r7}
 80017a2:	b085      	sub	sp, #20
 80017a4:	af00      	add	r7, sp, #0
 80017a6:	60f8      	str	r0, [r7, #12]
 80017a8:	60b9      	str	r1, [r7, #8]
 80017aa:	607a      	str	r2, [r7, #4]
 80017ac:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80017ae:	68fb      	ldr	r3, [r7, #12]
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	68fa      	ldr	r2, [r7, #12]
 80017b4:	6812      	ldr	r2, [r2, #0]
 80017b6:	6812      	ldr	r2, [r2, #0]
 80017b8:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80017bc:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80017be:	68fb      	ldr	r3, [r7, #12]
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	683a      	ldr	r2, [r7, #0]
 80017c4:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80017c6:	68fb      	ldr	r3, [r7, #12]
 80017c8:	689b      	ldr	r3, [r3, #8]
 80017ca:	2b40      	cmp	r3, #64	; 0x40
 80017cc:	d108      	bne.n	80017e0 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80017ce:	68fb      	ldr	r3, [r7, #12]
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	687a      	ldr	r2, [r7, #4]
 80017d4:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80017d6:	68fb      	ldr	r3, [r7, #12]
 80017d8:	681b      	ldr	r3, [r3, #0]
 80017da:	68ba      	ldr	r2, [r7, #8]
 80017dc:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80017de:	e007      	b.n	80017f0 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80017e0:	68fb      	ldr	r3, [r7, #12]
 80017e2:	681b      	ldr	r3, [r3, #0]
 80017e4:	68ba      	ldr	r2, [r7, #8]
 80017e6:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80017e8:	68fb      	ldr	r3, [r7, #12]
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	687a      	ldr	r2, [r7, #4]
 80017ee:	60da      	str	r2, [r3, #12]
}
 80017f0:	bf00      	nop
 80017f2:	3714      	adds	r7, #20
 80017f4:	46bd      	mov	sp, r7
 80017f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017fa:	4770      	bx	lr

080017fc <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80017fc:	b480      	push	{r7}
 80017fe:	b085      	sub	sp, #20
 8001800:	af00      	add	r7, sp, #0
 8001802:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	b2db      	uxtb	r3, r3
 800180a:	3b10      	subs	r3, #16
 800180c:	4a14      	ldr	r2, [pc, #80]	; (8001860 <DMA_CalcBaseAndBitshift+0x64>)
 800180e:	fba2 2303 	umull	r2, r3, r2, r3
 8001812:	091b      	lsrs	r3, r3, #4
 8001814:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8001816:	4a13      	ldr	r2, [pc, #76]	; (8001864 <DMA_CalcBaseAndBitshift+0x68>)
 8001818:	68fb      	ldr	r3, [r7, #12]
 800181a:	4413      	add	r3, r2
 800181c:	781b      	ldrb	r3, [r3, #0]
 800181e:	461a      	mov	r2, r3
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8001824:	68fb      	ldr	r3, [r7, #12]
 8001826:	2b03      	cmp	r3, #3
 8001828:	d909      	bls.n	800183e <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8001832:	f023 0303 	bic.w	r3, r3, #3
 8001836:	1d1a      	adds	r2, r3, #4
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	659a      	str	r2, [r3, #88]	; 0x58
 800183c:	e007      	b.n	800184e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8001846:	f023 0303 	bic.w	r3, r3, #3
 800184a:	687a      	ldr	r2, [r7, #4]
 800184c:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8001852:	4618      	mov	r0, r3
 8001854:	3714      	adds	r7, #20
 8001856:	46bd      	mov	sp, r7
 8001858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800185c:	4770      	bx	lr
 800185e:	bf00      	nop
 8001860:	aaaaaaab 	.word	0xaaaaaaab
 8001864:	08011474 	.word	0x08011474

08001868 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8001868:	b480      	push	{r7}
 800186a:	b085      	sub	sp, #20
 800186c:	af00      	add	r7, sp, #0
 800186e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001870:	2300      	movs	r3, #0
 8001872:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001878:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	699b      	ldr	r3, [r3, #24]
 800187e:	2b00      	cmp	r3, #0
 8001880:	d11f      	bne.n	80018c2 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8001882:	68bb      	ldr	r3, [r7, #8]
 8001884:	2b03      	cmp	r3, #3
 8001886:	d855      	bhi.n	8001934 <DMA_CheckFifoParam+0xcc>
 8001888:	a201      	add	r2, pc, #4	; (adr r2, 8001890 <DMA_CheckFifoParam+0x28>)
 800188a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800188e:	bf00      	nop
 8001890:	080018a1 	.word	0x080018a1
 8001894:	080018b3 	.word	0x080018b3
 8001898:	080018a1 	.word	0x080018a1
 800189c:	08001935 	.word	0x08001935
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80018a4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80018a8:	2b00      	cmp	r3, #0
 80018aa:	d045      	beq.n	8001938 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 80018ac:	2301      	movs	r3, #1
 80018ae:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80018b0:	e042      	b.n	8001938 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80018b6:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80018ba:	d13f      	bne.n	800193c <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 80018bc:	2301      	movs	r3, #1
 80018be:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80018c0:	e03c      	b.n	800193c <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	699b      	ldr	r3, [r3, #24]
 80018c6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80018ca:	d121      	bne.n	8001910 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80018cc:	68bb      	ldr	r3, [r7, #8]
 80018ce:	2b03      	cmp	r3, #3
 80018d0:	d836      	bhi.n	8001940 <DMA_CheckFifoParam+0xd8>
 80018d2:	a201      	add	r2, pc, #4	; (adr r2, 80018d8 <DMA_CheckFifoParam+0x70>)
 80018d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80018d8:	080018e9 	.word	0x080018e9
 80018dc:	080018ef 	.word	0x080018ef
 80018e0:	080018e9 	.word	0x080018e9
 80018e4:	08001901 	.word	0x08001901
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80018e8:	2301      	movs	r3, #1
 80018ea:	73fb      	strb	r3, [r7, #15]
      break;
 80018ec:	e02f      	b.n	800194e <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80018f2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80018f6:	2b00      	cmp	r3, #0
 80018f8:	d024      	beq.n	8001944 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 80018fa:	2301      	movs	r3, #1
 80018fc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80018fe:	e021      	b.n	8001944 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001904:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8001908:	d11e      	bne.n	8001948 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 800190a:	2301      	movs	r3, #1
 800190c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800190e:	e01b      	b.n	8001948 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8001910:	68bb      	ldr	r3, [r7, #8]
 8001912:	2b02      	cmp	r3, #2
 8001914:	d902      	bls.n	800191c <DMA_CheckFifoParam+0xb4>
 8001916:	2b03      	cmp	r3, #3
 8001918:	d003      	beq.n	8001922 <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800191a:	e018      	b.n	800194e <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 800191c:	2301      	movs	r3, #1
 800191e:	73fb      	strb	r3, [r7, #15]
      break;
 8001920:	e015      	b.n	800194e <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001926:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800192a:	2b00      	cmp	r3, #0
 800192c:	d00e      	beq.n	800194c <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 800192e:	2301      	movs	r3, #1
 8001930:	73fb      	strb	r3, [r7, #15]
      break;
 8001932:	e00b      	b.n	800194c <DMA_CheckFifoParam+0xe4>
      break;
 8001934:	bf00      	nop
 8001936:	e00a      	b.n	800194e <DMA_CheckFifoParam+0xe6>
      break;
 8001938:	bf00      	nop
 800193a:	e008      	b.n	800194e <DMA_CheckFifoParam+0xe6>
      break;
 800193c:	bf00      	nop
 800193e:	e006      	b.n	800194e <DMA_CheckFifoParam+0xe6>
      break;
 8001940:	bf00      	nop
 8001942:	e004      	b.n	800194e <DMA_CheckFifoParam+0xe6>
      break;
 8001944:	bf00      	nop
 8001946:	e002      	b.n	800194e <DMA_CheckFifoParam+0xe6>
      break;   
 8001948:	bf00      	nop
 800194a:	e000      	b.n	800194e <DMA_CheckFifoParam+0xe6>
      break;
 800194c:	bf00      	nop
    }
  } 
  
  return status; 
 800194e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001950:	4618      	mov	r0, r3
 8001952:	3714      	adds	r7, #20
 8001954:	46bd      	mov	sp, r7
 8001956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800195a:	4770      	bx	lr

0800195c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800195c:	b480      	push	{r7}
 800195e:	b089      	sub	sp, #36	; 0x24
 8001960:	af00      	add	r7, sp, #0
 8001962:	6078      	str	r0, [r7, #4]
 8001964:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001966:	2300      	movs	r3, #0
 8001968:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800196a:	2300      	movs	r3, #0
 800196c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800196e:	2300      	movs	r3, #0
 8001970:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001972:	2300      	movs	r3, #0
 8001974:	61fb      	str	r3, [r7, #28]
 8001976:	e159      	b.n	8001c2c <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001978:	2201      	movs	r2, #1
 800197a:	69fb      	ldr	r3, [r7, #28]
 800197c:	fa02 f303 	lsl.w	r3, r2, r3
 8001980:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001982:	683b      	ldr	r3, [r7, #0]
 8001984:	681a      	ldr	r2, [r3, #0]
 8001986:	697b      	ldr	r3, [r7, #20]
 8001988:	4013      	ands	r3, r2
 800198a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800198c:	693a      	ldr	r2, [r7, #16]
 800198e:	697b      	ldr	r3, [r7, #20]
 8001990:	429a      	cmp	r2, r3
 8001992:	f040 8148 	bne.w	8001c26 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001996:	683b      	ldr	r3, [r7, #0]
 8001998:	685b      	ldr	r3, [r3, #4]
 800199a:	2b02      	cmp	r3, #2
 800199c:	d003      	beq.n	80019a6 <HAL_GPIO_Init+0x4a>
 800199e:	683b      	ldr	r3, [r7, #0]
 80019a0:	685b      	ldr	r3, [r3, #4]
 80019a2:	2b12      	cmp	r3, #18
 80019a4:	d123      	bne.n	80019ee <HAL_GPIO_Init+0x92>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80019a6:	69fb      	ldr	r3, [r7, #28]
 80019a8:	08da      	lsrs	r2, r3, #3
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	3208      	adds	r2, #8
 80019ae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80019b2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80019b4:	69fb      	ldr	r3, [r7, #28]
 80019b6:	f003 0307 	and.w	r3, r3, #7
 80019ba:	009b      	lsls	r3, r3, #2
 80019bc:	220f      	movs	r2, #15
 80019be:	fa02 f303 	lsl.w	r3, r2, r3
 80019c2:	43db      	mvns	r3, r3
 80019c4:	69ba      	ldr	r2, [r7, #24]
 80019c6:	4013      	ands	r3, r2
 80019c8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80019ca:	683b      	ldr	r3, [r7, #0]
 80019cc:	691a      	ldr	r2, [r3, #16]
 80019ce:	69fb      	ldr	r3, [r7, #28]
 80019d0:	f003 0307 	and.w	r3, r3, #7
 80019d4:	009b      	lsls	r3, r3, #2
 80019d6:	fa02 f303 	lsl.w	r3, r2, r3
 80019da:	69ba      	ldr	r2, [r7, #24]
 80019dc:	4313      	orrs	r3, r2
 80019de:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80019e0:	69fb      	ldr	r3, [r7, #28]
 80019e2:	08da      	lsrs	r2, r3, #3
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	3208      	adds	r2, #8
 80019e8:	69b9      	ldr	r1, [r7, #24]
 80019ea:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80019f4:	69fb      	ldr	r3, [r7, #28]
 80019f6:	005b      	lsls	r3, r3, #1
 80019f8:	2203      	movs	r2, #3
 80019fa:	fa02 f303 	lsl.w	r3, r2, r3
 80019fe:	43db      	mvns	r3, r3
 8001a00:	69ba      	ldr	r2, [r7, #24]
 8001a02:	4013      	ands	r3, r2
 8001a04:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001a06:	683b      	ldr	r3, [r7, #0]
 8001a08:	685b      	ldr	r3, [r3, #4]
 8001a0a:	f003 0203 	and.w	r2, r3, #3
 8001a0e:	69fb      	ldr	r3, [r7, #28]
 8001a10:	005b      	lsls	r3, r3, #1
 8001a12:	fa02 f303 	lsl.w	r3, r2, r3
 8001a16:	69ba      	ldr	r2, [r7, #24]
 8001a18:	4313      	orrs	r3, r2
 8001a1a:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	69ba      	ldr	r2, [r7, #24]
 8001a20:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001a22:	683b      	ldr	r3, [r7, #0]
 8001a24:	685b      	ldr	r3, [r3, #4]
 8001a26:	2b01      	cmp	r3, #1
 8001a28:	d00b      	beq.n	8001a42 <HAL_GPIO_Init+0xe6>
 8001a2a:	683b      	ldr	r3, [r7, #0]
 8001a2c:	685b      	ldr	r3, [r3, #4]
 8001a2e:	2b02      	cmp	r3, #2
 8001a30:	d007      	beq.n	8001a42 <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001a32:	683b      	ldr	r3, [r7, #0]
 8001a34:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001a36:	2b11      	cmp	r3, #17
 8001a38:	d003      	beq.n	8001a42 <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001a3a:	683b      	ldr	r3, [r7, #0]
 8001a3c:	685b      	ldr	r3, [r3, #4]
 8001a3e:	2b12      	cmp	r3, #18
 8001a40:	d130      	bne.n	8001aa4 <HAL_GPIO_Init+0x148>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	689b      	ldr	r3, [r3, #8]
 8001a46:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001a48:	69fb      	ldr	r3, [r7, #28]
 8001a4a:	005b      	lsls	r3, r3, #1
 8001a4c:	2203      	movs	r2, #3
 8001a4e:	fa02 f303 	lsl.w	r3, r2, r3
 8001a52:	43db      	mvns	r3, r3
 8001a54:	69ba      	ldr	r2, [r7, #24]
 8001a56:	4013      	ands	r3, r2
 8001a58:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001a5a:	683b      	ldr	r3, [r7, #0]
 8001a5c:	68da      	ldr	r2, [r3, #12]
 8001a5e:	69fb      	ldr	r3, [r7, #28]
 8001a60:	005b      	lsls	r3, r3, #1
 8001a62:	fa02 f303 	lsl.w	r3, r2, r3
 8001a66:	69ba      	ldr	r2, [r7, #24]
 8001a68:	4313      	orrs	r3, r2
 8001a6a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	69ba      	ldr	r2, [r7, #24]
 8001a70:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	685b      	ldr	r3, [r3, #4]
 8001a76:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001a78:	2201      	movs	r2, #1
 8001a7a:	69fb      	ldr	r3, [r7, #28]
 8001a7c:	fa02 f303 	lsl.w	r3, r2, r3
 8001a80:	43db      	mvns	r3, r3
 8001a82:	69ba      	ldr	r2, [r7, #24]
 8001a84:	4013      	ands	r3, r2
 8001a86:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001a88:	683b      	ldr	r3, [r7, #0]
 8001a8a:	685b      	ldr	r3, [r3, #4]
 8001a8c:	091b      	lsrs	r3, r3, #4
 8001a8e:	f003 0201 	and.w	r2, r3, #1
 8001a92:	69fb      	ldr	r3, [r7, #28]
 8001a94:	fa02 f303 	lsl.w	r3, r2, r3
 8001a98:	69ba      	ldr	r2, [r7, #24]
 8001a9a:	4313      	orrs	r3, r2
 8001a9c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	69ba      	ldr	r2, [r7, #24]
 8001aa2:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	68db      	ldr	r3, [r3, #12]
 8001aa8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001aaa:	69fb      	ldr	r3, [r7, #28]
 8001aac:	005b      	lsls	r3, r3, #1
 8001aae:	2203      	movs	r2, #3
 8001ab0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ab4:	43db      	mvns	r3, r3
 8001ab6:	69ba      	ldr	r2, [r7, #24]
 8001ab8:	4013      	ands	r3, r2
 8001aba:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001abc:	683b      	ldr	r3, [r7, #0]
 8001abe:	689a      	ldr	r2, [r3, #8]
 8001ac0:	69fb      	ldr	r3, [r7, #28]
 8001ac2:	005b      	lsls	r3, r3, #1
 8001ac4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ac8:	69ba      	ldr	r2, [r7, #24]
 8001aca:	4313      	orrs	r3, r2
 8001acc:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	69ba      	ldr	r2, [r7, #24]
 8001ad2:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001ad4:	683b      	ldr	r3, [r7, #0]
 8001ad6:	685b      	ldr	r3, [r3, #4]
 8001ad8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001adc:	2b00      	cmp	r3, #0
 8001ade:	f000 80a2 	beq.w	8001c26 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001ae2:	2300      	movs	r3, #0
 8001ae4:	60fb      	str	r3, [r7, #12]
 8001ae6:	4a56      	ldr	r2, [pc, #344]	; (8001c40 <HAL_GPIO_Init+0x2e4>)
 8001ae8:	4b55      	ldr	r3, [pc, #340]	; (8001c40 <HAL_GPIO_Init+0x2e4>)
 8001aea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001aec:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001af0:	6453      	str	r3, [r2, #68]	; 0x44
 8001af2:	4b53      	ldr	r3, [pc, #332]	; (8001c40 <HAL_GPIO_Init+0x2e4>)
 8001af4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001af6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001afa:	60fb      	str	r3, [r7, #12]
 8001afc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001afe:	4a51      	ldr	r2, [pc, #324]	; (8001c44 <HAL_GPIO_Init+0x2e8>)
 8001b00:	69fb      	ldr	r3, [r7, #28]
 8001b02:	089b      	lsrs	r3, r3, #2
 8001b04:	3302      	adds	r3, #2
 8001b06:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001b0a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001b0c:	69fb      	ldr	r3, [r7, #28]
 8001b0e:	f003 0303 	and.w	r3, r3, #3
 8001b12:	009b      	lsls	r3, r3, #2
 8001b14:	220f      	movs	r2, #15
 8001b16:	fa02 f303 	lsl.w	r3, r2, r3
 8001b1a:	43db      	mvns	r3, r3
 8001b1c:	69ba      	ldr	r2, [r7, #24]
 8001b1e:	4013      	ands	r3, r2
 8001b20:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	4a48      	ldr	r2, [pc, #288]	; (8001c48 <HAL_GPIO_Init+0x2ec>)
 8001b26:	4293      	cmp	r3, r2
 8001b28:	d019      	beq.n	8001b5e <HAL_GPIO_Init+0x202>
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	4a47      	ldr	r2, [pc, #284]	; (8001c4c <HAL_GPIO_Init+0x2f0>)
 8001b2e:	4293      	cmp	r3, r2
 8001b30:	d013      	beq.n	8001b5a <HAL_GPIO_Init+0x1fe>
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	4a46      	ldr	r2, [pc, #280]	; (8001c50 <HAL_GPIO_Init+0x2f4>)
 8001b36:	4293      	cmp	r3, r2
 8001b38:	d00d      	beq.n	8001b56 <HAL_GPIO_Init+0x1fa>
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	4a45      	ldr	r2, [pc, #276]	; (8001c54 <HAL_GPIO_Init+0x2f8>)
 8001b3e:	4293      	cmp	r3, r2
 8001b40:	d007      	beq.n	8001b52 <HAL_GPIO_Init+0x1f6>
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	4a44      	ldr	r2, [pc, #272]	; (8001c58 <HAL_GPIO_Init+0x2fc>)
 8001b46:	4293      	cmp	r3, r2
 8001b48:	d101      	bne.n	8001b4e <HAL_GPIO_Init+0x1f2>
 8001b4a:	2304      	movs	r3, #4
 8001b4c:	e008      	b.n	8001b60 <HAL_GPIO_Init+0x204>
 8001b4e:	2307      	movs	r3, #7
 8001b50:	e006      	b.n	8001b60 <HAL_GPIO_Init+0x204>
 8001b52:	2303      	movs	r3, #3
 8001b54:	e004      	b.n	8001b60 <HAL_GPIO_Init+0x204>
 8001b56:	2302      	movs	r3, #2
 8001b58:	e002      	b.n	8001b60 <HAL_GPIO_Init+0x204>
 8001b5a:	2301      	movs	r3, #1
 8001b5c:	e000      	b.n	8001b60 <HAL_GPIO_Init+0x204>
 8001b5e:	2300      	movs	r3, #0
 8001b60:	69fa      	ldr	r2, [r7, #28]
 8001b62:	f002 0203 	and.w	r2, r2, #3
 8001b66:	0092      	lsls	r2, r2, #2
 8001b68:	4093      	lsls	r3, r2
 8001b6a:	69ba      	ldr	r2, [r7, #24]
 8001b6c:	4313      	orrs	r3, r2
 8001b6e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001b70:	4934      	ldr	r1, [pc, #208]	; (8001c44 <HAL_GPIO_Init+0x2e8>)
 8001b72:	69fb      	ldr	r3, [r7, #28]
 8001b74:	089b      	lsrs	r3, r3, #2
 8001b76:	3302      	adds	r3, #2
 8001b78:	69ba      	ldr	r2, [r7, #24]
 8001b7a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001b7e:	4b37      	ldr	r3, [pc, #220]	; (8001c5c <HAL_GPIO_Init+0x300>)
 8001b80:	681b      	ldr	r3, [r3, #0]
 8001b82:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001b84:	693b      	ldr	r3, [r7, #16]
 8001b86:	43db      	mvns	r3, r3
 8001b88:	69ba      	ldr	r2, [r7, #24]
 8001b8a:	4013      	ands	r3, r2
 8001b8c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001b8e:	683b      	ldr	r3, [r7, #0]
 8001b90:	685b      	ldr	r3, [r3, #4]
 8001b92:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	d003      	beq.n	8001ba2 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8001b9a:	69ba      	ldr	r2, [r7, #24]
 8001b9c:	693b      	ldr	r3, [r7, #16]
 8001b9e:	4313      	orrs	r3, r2
 8001ba0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001ba2:	4a2e      	ldr	r2, [pc, #184]	; (8001c5c <HAL_GPIO_Init+0x300>)
 8001ba4:	69bb      	ldr	r3, [r7, #24]
 8001ba6:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8001ba8:	4b2c      	ldr	r3, [pc, #176]	; (8001c5c <HAL_GPIO_Init+0x300>)
 8001baa:	685b      	ldr	r3, [r3, #4]
 8001bac:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001bae:	693b      	ldr	r3, [r7, #16]
 8001bb0:	43db      	mvns	r3, r3
 8001bb2:	69ba      	ldr	r2, [r7, #24]
 8001bb4:	4013      	ands	r3, r2
 8001bb6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001bb8:	683b      	ldr	r3, [r7, #0]
 8001bba:	685b      	ldr	r3, [r3, #4]
 8001bbc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001bc0:	2b00      	cmp	r3, #0
 8001bc2:	d003      	beq.n	8001bcc <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001bc4:	69ba      	ldr	r2, [r7, #24]
 8001bc6:	693b      	ldr	r3, [r7, #16]
 8001bc8:	4313      	orrs	r3, r2
 8001bca:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001bcc:	4a23      	ldr	r2, [pc, #140]	; (8001c5c <HAL_GPIO_Init+0x300>)
 8001bce:	69bb      	ldr	r3, [r7, #24]
 8001bd0:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001bd2:	4b22      	ldr	r3, [pc, #136]	; (8001c5c <HAL_GPIO_Init+0x300>)
 8001bd4:	689b      	ldr	r3, [r3, #8]
 8001bd6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001bd8:	693b      	ldr	r3, [r7, #16]
 8001bda:	43db      	mvns	r3, r3
 8001bdc:	69ba      	ldr	r2, [r7, #24]
 8001bde:	4013      	ands	r3, r2
 8001be0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001be2:	683b      	ldr	r3, [r7, #0]
 8001be4:	685b      	ldr	r3, [r3, #4]
 8001be6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001bea:	2b00      	cmp	r3, #0
 8001bec:	d003      	beq.n	8001bf6 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8001bee:	69ba      	ldr	r2, [r7, #24]
 8001bf0:	693b      	ldr	r3, [r7, #16]
 8001bf2:	4313      	orrs	r3, r2
 8001bf4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001bf6:	4a19      	ldr	r2, [pc, #100]	; (8001c5c <HAL_GPIO_Init+0x300>)
 8001bf8:	69bb      	ldr	r3, [r7, #24]
 8001bfa:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001bfc:	4b17      	ldr	r3, [pc, #92]	; (8001c5c <HAL_GPIO_Init+0x300>)
 8001bfe:	68db      	ldr	r3, [r3, #12]
 8001c00:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001c02:	693b      	ldr	r3, [r7, #16]
 8001c04:	43db      	mvns	r3, r3
 8001c06:	69ba      	ldr	r2, [r7, #24]
 8001c08:	4013      	ands	r3, r2
 8001c0a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001c0c:	683b      	ldr	r3, [r7, #0]
 8001c0e:	685b      	ldr	r3, [r3, #4]
 8001c10:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001c14:	2b00      	cmp	r3, #0
 8001c16:	d003      	beq.n	8001c20 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8001c18:	69ba      	ldr	r2, [r7, #24]
 8001c1a:	693b      	ldr	r3, [r7, #16]
 8001c1c:	4313      	orrs	r3, r2
 8001c1e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001c20:	4a0e      	ldr	r2, [pc, #56]	; (8001c5c <HAL_GPIO_Init+0x300>)
 8001c22:	69bb      	ldr	r3, [r7, #24]
 8001c24:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001c26:	69fb      	ldr	r3, [r7, #28]
 8001c28:	3301      	adds	r3, #1
 8001c2a:	61fb      	str	r3, [r7, #28]
 8001c2c:	69fb      	ldr	r3, [r7, #28]
 8001c2e:	2b0f      	cmp	r3, #15
 8001c30:	f67f aea2 	bls.w	8001978 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001c34:	bf00      	nop
 8001c36:	3724      	adds	r7, #36	; 0x24
 8001c38:	46bd      	mov	sp, r7
 8001c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c3e:	4770      	bx	lr
 8001c40:	40023800 	.word	0x40023800
 8001c44:	40013800 	.word	0x40013800
 8001c48:	40020000 	.word	0x40020000
 8001c4c:	40020400 	.word	0x40020400
 8001c50:	40020800 	.word	0x40020800
 8001c54:	40020c00 	.word	0x40020c00
 8001c58:	40021000 	.word	0x40021000
 8001c5c:	40013c00 	.word	0x40013c00

08001c60 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001c60:	b480      	push	{r7}
 8001c62:	b083      	sub	sp, #12
 8001c64:	af00      	add	r7, sp, #0
 8001c66:	6078      	str	r0, [r7, #4]
 8001c68:	460b      	mov	r3, r1
 8001c6a:	807b      	strh	r3, [r7, #2]
 8001c6c:	4613      	mov	r3, r2
 8001c6e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001c70:	787b      	ldrb	r3, [r7, #1]
 8001c72:	2b00      	cmp	r3, #0
 8001c74:	d003      	beq.n	8001c7e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001c76:	887a      	ldrh	r2, [r7, #2]
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001c7c:	e003      	b.n	8001c86 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001c7e:	887b      	ldrh	r3, [r7, #2]
 8001c80:	041a      	lsls	r2, r3, #16
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	619a      	str	r2, [r3, #24]
}
 8001c86:	bf00      	nop
 8001c88:	370c      	adds	r7, #12
 8001c8a:	46bd      	mov	sp, r7
 8001c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c90:	4770      	bx	lr

08001c92 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001c92:	b480      	push	{r7}
 8001c94:	b083      	sub	sp, #12
 8001c96:	af00      	add	r7, sp, #0
 8001c98:	6078      	str	r0, [r7, #4]
 8001c9a:	460b      	mov	r3, r1
 8001c9c:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->ODR ^= GPIO_Pin;
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	695a      	ldr	r2, [r3, #20]
 8001ca2:	887b      	ldrh	r3, [r7, #2]
 8001ca4:	405a      	eors	r2, r3
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	615a      	str	r2, [r3, #20]
}
 8001caa:	bf00      	nop
 8001cac:	370c      	adds	r7, #12
 8001cae:	46bd      	mov	sp, r7
 8001cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cb4:	4770      	bx	lr
	...

08001cb8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001cb8:	b580      	push	{r7, lr}
 8001cba:	b082      	sub	sp, #8
 8001cbc:	af00      	add	r7, sp, #0
 8001cbe:	4603      	mov	r3, r0
 8001cc0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8001cc2:	4b08      	ldr	r3, [pc, #32]	; (8001ce4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001cc4:	695a      	ldr	r2, [r3, #20]
 8001cc6:	88fb      	ldrh	r3, [r7, #6]
 8001cc8:	4013      	ands	r3, r2
 8001cca:	2b00      	cmp	r3, #0
 8001ccc:	d006      	beq.n	8001cdc <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001cce:	4a05      	ldr	r2, [pc, #20]	; (8001ce4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001cd0:	88fb      	ldrh	r3, [r7, #6]
 8001cd2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001cd4:	88fb      	ldrh	r3, [r7, #6]
 8001cd6:	4618      	mov	r0, r3
 8001cd8:	f003 f804 	bl	8004ce4 <HAL_GPIO_EXTI_Callback>
  }
}
 8001cdc:	bf00      	nop
 8001cde:	3708      	adds	r7, #8
 8001ce0:	46bd      	mov	sp, r7
 8001ce2:	bd80      	pop	{r7, pc}
 8001ce4:	40013c00 	.word	0x40013c00

08001ce8 <HAL_I2C_Init>:
  * @param  hi2c pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001ce8:	b580      	push	{r7, lr}
 8001cea:	b084      	sub	sp, #16
 8001cec:	af00      	add	r7, sp, #0
 8001cee:	6078      	str	r0, [r7, #4]
  uint32_t freqrange = 0U;
 8001cf0:	2300      	movs	r3, #0
 8001cf2:	60fb      	str	r3, [r7, #12]
  uint32_t pclk1 = 0U;
 8001cf4:	2300      	movs	r3, #0
 8001cf6:	60bb      	str	r3, [r7, #8]

  /* Check the I2C handle allocation */
  if(hi2c == NULL)
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	2b00      	cmp	r3, #0
 8001cfc:	d101      	bne.n	8001d02 <HAL_I2C_Init+0x1a>
  {
    return HAL_ERROR;
 8001cfe:	2301      	movs	r3, #1
 8001d00:	e0c8      	b.n	8001e94 <HAL_I2C_Init+0x1ac>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if(hi2c->State == HAL_I2C_STATE_RESET)
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001d08:	b2db      	uxtb	r3, r3
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	d106      	bne.n	8001d1c <HAL_I2C_Init+0x34>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	2200      	movs	r2, #0
 8001d12:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8001d16:	6878      	ldr	r0, [r7, #4]
 8001d18:	f002 ff62 	bl	8004be0 <HAL_I2C_MspInit>
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	2224      	movs	r2, #36	; 0x24
 8001d20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	687a      	ldr	r2, [r7, #4]
 8001d2a:	6812      	ldr	r2, [r2, #0]
 8001d2c:	6812      	ldr	r2, [r2, #0]
 8001d2e:	f022 0201 	bic.w	r2, r2, #1
 8001d32:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8001d34:	f001 faf6 	bl	8003324 <HAL_RCC_GetPCLK1Freq>
 8001d38:	60b8      	str	r0, [r7, #8]

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8001d3a:	68bb      	ldr	r3, [r7, #8]
 8001d3c:	4a57      	ldr	r2, [pc, #348]	; (8001e9c <HAL_I2C_Init+0x1b4>)
 8001d3e:	fba2 2303 	umull	r2, r3, r2, r3
 8001d42:	0c9b      	lsrs	r3, r3, #18
 8001d44:	60fb      	str	r3, [r7, #12]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->CR2 = freqrange;
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	68fa      	ldr	r2, [r7, #12]
 8001d4c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	681a      	ldr	r2, [r3, #0]
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	685b      	ldr	r3, [r3, #4]
 8001d56:	4952      	ldr	r1, [pc, #328]	; (8001ea0 <HAL_I2C_Init+0x1b8>)
 8001d58:	428b      	cmp	r3, r1
 8001d5a:	d802      	bhi.n	8001d62 <HAL_I2C_Init+0x7a>
 8001d5c:	68fb      	ldr	r3, [r7, #12]
 8001d5e:	3301      	adds	r3, #1
 8001d60:	e009      	b.n	8001d76 <HAL_I2C_Init+0x8e>
 8001d62:	68fb      	ldr	r3, [r7, #12]
 8001d64:	f44f 7196 	mov.w	r1, #300	; 0x12c
 8001d68:	fb01 f303 	mul.w	r3, r1, r3
 8001d6c:	494d      	ldr	r1, [pc, #308]	; (8001ea4 <HAL_I2C_Init+0x1bc>)
 8001d6e:	fba1 1303 	umull	r1, r3, r1, r3
 8001d72:	099b      	lsrs	r3, r3, #6
 8001d74:	3301      	adds	r3, #1
 8001d76:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  hi2c->Instance->CCR = I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle);
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	6819      	ldr	r1, [r3, #0]
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	685b      	ldr	r3, [r3, #4]
 8001d80:	4a47      	ldr	r2, [pc, #284]	; (8001ea0 <HAL_I2C_Init+0x1b8>)
 8001d82:	4293      	cmp	r3, r2
 8001d84:	d812      	bhi.n	8001dac <HAL_I2C_Init+0xc4>
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	685b      	ldr	r3, [r3, #4]
 8001d8a:	005b      	lsls	r3, r3, #1
 8001d8c:	68ba      	ldr	r2, [r7, #8]
 8001d8e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d92:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001d96:	2b03      	cmp	r3, #3
 8001d98:	d906      	bls.n	8001da8 <HAL_I2C_Init+0xc0>
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	685b      	ldr	r3, [r3, #4]
 8001d9e:	005b      	lsls	r3, r3, #1
 8001da0:	68ba      	ldr	r2, [r7, #8]
 8001da2:	fbb2 f3f3 	udiv	r3, r2, r3
 8001da6:	e045      	b.n	8001e34 <HAL_I2C_Init+0x14c>
 8001da8:	2304      	movs	r3, #4
 8001daa:	e043      	b.n	8001e34 <HAL_I2C_Init+0x14c>
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	689b      	ldr	r3, [r3, #8]
 8001db0:	2b00      	cmp	r3, #0
 8001db2:	d10f      	bne.n	8001dd4 <HAL_I2C_Init+0xec>
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	685a      	ldr	r2, [r3, #4]
 8001db8:	4613      	mov	r3, r2
 8001dba:	005b      	lsls	r3, r3, #1
 8001dbc:	4413      	add	r3, r2
 8001dbe:	68ba      	ldr	r2, [r7, #8]
 8001dc0:	fbb2 f3f3 	udiv	r3, r2, r3
 8001dc4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001dc8:	2b00      	cmp	r3, #0
 8001dca:	bf0c      	ite	eq
 8001dcc:	2301      	moveq	r3, #1
 8001dce:	2300      	movne	r3, #0
 8001dd0:	b2db      	uxtb	r3, r3
 8001dd2:	e010      	b.n	8001df6 <HAL_I2C_Init+0x10e>
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	685a      	ldr	r2, [r3, #4]
 8001dd8:	4613      	mov	r3, r2
 8001dda:	009b      	lsls	r3, r3, #2
 8001ddc:	4413      	add	r3, r2
 8001dde:	009a      	lsls	r2, r3, #2
 8001de0:	4413      	add	r3, r2
 8001de2:	68ba      	ldr	r2, [r7, #8]
 8001de4:	fbb2 f3f3 	udiv	r3, r2, r3
 8001de8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001dec:	2b00      	cmp	r3, #0
 8001dee:	bf0c      	ite	eq
 8001df0:	2301      	moveq	r3, #1
 8001df2:	2300      	movne	r3, #0
 8001df4:	b2db      	uxtb	r3, r3
 8001df6:	2b00      	cmp	r3, #0
 8001df8:	d001      	beq.n	8001dfe <HAL_I2C_Init+0x116>
 8001dfa:	2301      	movs	r3, #1
 8001dfc:	e01a      	b.n	8001e34 <HAL_I2C_Init+0x14c>
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	689b      	ldr	r3, [r3, #8]
 8001e02:	2b00      	cmp	r3, #0
 8001e04:	d10a      	bne.n	8001e1c <HAL_I2C_Init+0x134>
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	685a      	ldr	r2, [r3, #4]
 8001e0a:	4613      	mov	r3, r2
 8001e0c:	005b      	lsls	r3, r3, #1
 8001e0e:	4413      	add	r3, r2
 8001e10:	68ba      	ldr	r2, [r7, #8]
 8001e12:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e16:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001e1a:	e00b      	b.n	8001e34 <HAL_I2C_Init+0x14c>
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	685a      	ldr	r2, [r3, #4]
 8001e20:	4613      	mov	r3, r2
 8001e22:	009b      	lsls	r3, r3, #2
 8001e24:	4413      	add	r3, r2
 8001e26:	009a      	lsls	r2, r3, #2
 8001e28:	4413      	add	r3, r2
 8001e2a:	68ba      	ldr	r2, [r7, #8]
 8001e2c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e30:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001e34:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	687a      	ldr	r2, [r7, #4]
 8001e3c:	69d1      	ldr	r1, [r2, #28]
 8001e3e:	687a      	ldr	r2, [r7, #4]
 8001e40:	6a12      	ldr	r2, [r2, #32]
 8001e42:	430a      	orrs	r2, r1
 8001e44:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  hi2c->Instance->OAR1 = (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1);
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	687a      	ldr	r2, [r7, #4]
 8001e4c:	6911      	ldr	r1, [r2, #16]
 8001e4e:	687a      	ldr	r2, [r7, #4]
 8001e50:	68d2      	ldr	r2, [r2, #12]
 8001e52:	430a      	orrs	r2, r1
 8001e54:	609a      	str	r2, [r3, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2);
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	687a      	ldr	r2, [r7, #4]
 8001e5c:	6951      	ldr	r1, [r2, #20]
 8001e5e:	687a      	ldr	r2, [r7, #4]
 8001e60:	6992      	ldr	r2, [r2, #24]
 8001e62:	430a      	orrs	r2, r1
 8001e64:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	687a      	ldr	r2, [r7, #4]
 8001e6c:	6812      	ldr	r2, [r2, #0]
 8001e6e:	6812      	ldr	r2, [r2, #0]
 8001e70:	f042 0201 	orr.w	r2, r2, #1
 8001e74:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	2200      	movs	r2, #0
 8001e7a:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	2220      	movs	r2, #32
 8001e80:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	2200      	movs	r2, #0
 8001e88:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	2200      	movs	r2, #0
 8001e8e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8001e92:	2300      	movs	r3, #0
}
 8001e94:	4618      	mov	r0, r3
 8001e96:	3710      	adds	r7, #16
 8001e98:	46bd      	mov	sp, r7
 8001e9a:	bd80      	pop	{r7, pc}
 8001e9c:	431bde83 	.word	0x431bde83
 8001ea0:	000186a0 	.word	0x000186a0
 8001ea4:	10624dd3 	.word	0x10624dd3

08001ea8 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001ea8:	b580      	push	{r7, lr}
 8001eaa:	b088      	sub	sp, #32
 8001eac:	af02      	add	r7, sp, #8
 8001eae:	60f8      	str	r0, [r7, #12]
 8001eb0:	607a      	str	r2, [r7, #4]
 8001eb2:	461a      	mov	r2, r3
 8001eb4:	460b      	mov	r3, r1
 8001eb6:	817b      	strh	r3, [r7, #10]
 8001eb8:	4613      	mov	r3, r2
 8001eba:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart = 0x00U;
 8001ebc:	2300      	movs	r3, #0
 8001ebe:	617b      	str	r3, [r7, #20]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8001ec0:	f7fe fbcc 	bl	800065c <HAL_GetTick>
 8001ec4:	6178      	str	r0, [r7, #20]

  if(hi2c->State == HAL_I2C_STATE_READY)
 8001ec6:	68fb      	ldr	r3, [r7, #12]
 8001ec8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001ecc:	b2db      	uxtb	r3, r3
 8001ece:	2b20      	cmp	r3, #32
 8001ed0:	f040 80ee 	bne.w	80020b0 <HAL_I2C_Master_Transmit+0x208>
  {
    /* Wait until BUSY flag is reset */
    if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001ed4:	697b      	ldr	r3, [r7, #20]
 8001ed6:	9300      	str	r3, [sp, #0]
 8001ed8:	2319      	movs	r3, #25
 8001eda:	2201      	movs	r2, #1
 8001edc:	4977      	ldr	r1, [pc, #476]	; (80020bc <HAL_I2C_Master_Transmit+0x214>)
 8001ede:	68f8      	ldr	r0, [r7, #12]
 8001ee0:	f000 fc6c 	bl	80027bc <I2C_WaitOnFlagUntilTimeout>
 8001ee4:	4603      	mov	r3, r0
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d001      	beq.n	8001eee <HAL_I2C_Master_Transmit+0x46>
    {
      return HAL_BUSY;
 8001eea:	2302      	movs	r3, #2
 8001eec:	e0e1      	b.n	80020b2 <HAL_I2C_Master_Transmit+0x20a>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001eee:	68fb      	ldr	r3, [r7, #12]
 8001ef0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001ef4:	2b01      	cmp	r3, #1
 8001ef6:	d101      	bne.n	8001efc <HAL_I2C_Master_Transmit+0x54>
 8001ef8:	2302      	movs	r3, #2
 8001efa:	e0da      	b.n	80020b2 <HAL_I2C_Master_Transmit+0x20a>
 8001efc:	68fb      	ldr	r3, [r7, #12]
 8001efe:	2201      	movs	r2, #1
 8001f00:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001f04:	68fb      	ldr	r3, [r7, #12]
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	f003 0301 	and.w	r3, r3, #1
 8001f0e:	2b01      	cmp	r3, #1
 8001f10:	d007      	beq.n	8001f22 <HAL_I2C_Master_Transmit+0x7a>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8001f12:	68fb      	ldr	r3, [r7, #12]
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	68fa      	ldr	r2, [r7, #12]
 8001f18:	6812      	ldr	r2, [r2, #0]
 8001f1a:	6812      	ldr	r2, [r2, #0]
 8001f1c:	f042 0201 	orr.w	r2, r2, #1
 8001f20:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8001f22:	68fb      	ldr	r3, [r7, #12]
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	68fa      	ldr	r2, [r7, #12]
 8001f28:	6812      	ldr	r2, [r2, #0]
 8001f2a:	6812      	ldr	r2, [r2, #0]
 8001f2c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001f30:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8001f32:	68fb      	ldr	r3, [r7, #12]
 8001f34:	2221      	movs	r2, #33	; 0x21
 8001f36:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8001f3a:	68fb      	ldr	r3, [r7, #12]
 8001f3c:	2210      	movs	r2, #16
 8001f3e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001f42:	68fb      	ldr	r3, [r7, #12]
 8001f44:	2200      	movs	r2, #0
 8001f46:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8001f48:	68fb      	ldr	r3, [r7, #12]
 8001f4a:	687a      	ldr	r2, [r7, #4]
 8001f4c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8001f4e:	68fb      	ldr	r3, [r7, #12]
 8001f50:	893a      	ldrh	r2, [r7, #8]
 8001f52:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001f54:	68fb      	ldr	r3, [r7, #12]
 8001f56:	4a5a      	ldr	r2, [pc, #360]	; (80020c0 <HAL_I2C_Master_Transmit+0x218>)
 8001f58:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->XferSize    = hi2c->XferCount;
 8001f5a:	68fb      	ldr	r3, [r7, #12]
 8001f5c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001f5e:	b29a      	uxth	r2, r3
 8001f60:	68fb      	ldr	r3, [r7, #12]
 8001f62:	851a      	strh	r2, [r3, #40]	; 0x28

    /* Send Slave Address */
    if(I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8001f64:	8979      	ldrh	r1, [r7, #10]
 8001f66:	697b      	ldr	r3, [r7, #20]
 8001f68:	6a3a      	ldr	r2, [r7, #32]
 8001f6a:	68f8      	ldr	r0, [r7, #12]
 8001f6c:	f000 fadc 	bl	8002528 <I2C_MasterRequestWrite>
 8001f70:	4603      	mov	r3, r0
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	d00f      	beq.n	8001f96 <HAL_I2C_Master_Transmit+0xee>
    {
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001f76:	68fb      	ldr	r3, [r7, #12]
 8001f78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f7a:	2b04      	cmp	r3, #4
 8001f7c:	d105      	bne.n	8001f8a <HAL_I2C_Master_Transmit+0xe2>
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001f7e:	68fb      	ldr	r3, [r7, #12]
 8001f80:	2200      	movs	r2, #0
 8001f82:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        return HAL_ERROR;
 8001f86:	2301      	movs	r3, #1
 8001f88:	e093      	b.n	80020b2 <HAL_I2C_Master_Transmit+0x20a>
      }
      else
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001f8a:	68fb      	ldr	r3, [r7, #12]
 8001f8c:	2200      	movs	r2, #0
 8001f8e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        return HAL_TIMEOUT;
 8001f92:	2303      	movs	r3, #3
 8001f94:	e08d      	b.n	80020b2 <HAL_I2C_Master_Transmit+0x20a>
      }
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001f96:	2300      	movs	r3, #0
 8001f98:	613b      	str	r3, [r7, #16]
 8001f9a:	68fb      	ldr	r3, [r7, #12]
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	695b      	ldr	r3, [r3, #20]
 8001fa0:	613b      	str	r3, [r7, #16]
 8001fa2:	68fb      	ldr	r3, [r7, #12]
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	699b      	ldr	r3, [r3, #24]
 8001fa8:	613b      	str	r3, [r7, #16]
 8001faa:	693b      	ldr	r3, [r7, #16]

    while(hi2c->XferSize > 0U)
 8001fac:	e066      	b.n	800207c <HAL_I2C_Master_Transmit+0x1d4>
    {
      /* Wait until TXE flag is set */
      if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001fae:	697a      	ldr	r2, [r7, #20]
 8001fb0:	6a39      	ldr	r1, [r7, #32]
 8001fb2:	68f8      	ldr	r0, [r7, #12]
 8001fb4:	f000 fcc1 	bl	800293a <I2C_WaitOnTXEFlagUntilTimeout>
 8001fb8:	4603      	mov	r3, r0
 8001fba:	2b00      	cmp	r3, #0
 8001fbc:	d00f      	beq.n	8001fde <HAL_I2C_Master_Transmit+0x136>
      {
        if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001fbe:	68fb      	ldr	r3, [r7, #12]
 8001fc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fc2:	2b04      	cmp	r3, #4
 8001fc4:	d109      	bne.n	8001fda <HAL_I2C_Master_Transmit+0x132>
        {
          /* Generate Stop */
          hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8001fc6:	68fb      	ldr	r3, [r7, #12]
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	68fa      	ldr	r2, [r7, #12]
 8001fcc:	6812      	ldr	r2, [r2, #0]
 8001fce:	6812      	ldr	r2, [r2, #0]
 8001fd0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001fd4:	601a      	str	r2, [r3, #0]
          return HAL_ERROR;
 8001fd6:	2301      	movs	r3, #1
 8001fd8:	e06b      	b.n	80020b2 <HAL_I2C_Master_Transmit+0x20a>
        }
        else
        {
          return HAL_TIMEOUT;
 8001fda:	2303      	movs	r3, #3
 8001fdc:	e069      	b.n	80020b2 <HAL_I2C_Master_Transmit+0x20a>
        }
      }

      /* Write data to DR */
      hi2c->Instance->DR = (*hi2c->pBuffPtr++);
 8001fde:	68fb      	ldr	r3, [r7, #12]
 8001fe0:	681a      	ldr	r2, [r3, #0]
 8001fe2:	68fb      	ldr	r3, [r7, #12]
 8001fe4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001fe6:	1c58      	adds	r0, r3, #1
 8001fe8:	68f9      	ldr	r1, [r7, #12]
 8001fea:	6248      	str	r0, [r1, #36]	; 0x24
 8001fec:	781b      	ldrb	r3, [r3, #0]
 8001fee:	6113      	str	r3, [r2, #16]
      hi2c->XferCount--;
 8001ff0:	68fb      	ldr	r3, [r7, #12]
 8001ff2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001ff4:	b29b      	uxth	r3, r3
 8001ff6:	3b01      	subs	r3, #1
 8001ff8:	b29a      	uxth	r2, r3
 8001ffa:	68fb      	ldr	r3, [r7, #12]
 8001ffc:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8001ffe:	68fb      	ldr	r3, [r7, #12]
 8002000:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002002:	3b01      	subs	r3, #1
 8002004:	b29a      	uxth	r2, r3
 8002006:	68fb      	ldr	r3, [r7, #12]
 8002008:	851a      	strh	r2, [r3, #40]	; 0x28

      if((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800200a:	68fb      	ldr	r3, [r7, #12]
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	695b      	ldr	r3, [r3, #20]
 8002010:	f003 0304 	and.w	r3, r3, #4
 8002014:	2b04      	cmp	r3, #4
 8002016:	d119      	bne.n	800204c <HAL_I2C_Master_Transmit+0x1a4>
 8002018:	68fb      	ldr	r3, [r7, #12]
 800201a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800201c:	2b00      	cmp	r3, #0
 800201e:	d015      	beq.n	800204c <HAL_I2C_Master_Transmit+0x1a4>
      {
        /* Write data to DR */
        hi2c->Instance->DR = (*hi2c->pBuffPtr++);
 8002020:	68fb      	ldr	r3, [r7, #12]
 8002022:	681a      	ldr	r2, [r3, #0]
 8002024:	68fb      	ldr	r3, [r7, #12]
 8002026:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002028:	1c58      	adds	r0, r3, #1
 800202a:	68f9      	ldr	r1, [r7, #12]
 800202c:	6248      	str	r0, [r1, #36]	; 0x24
 800202e:	781b      	ldrb	r3, [r3, #0]
 8002030:	6113      	str	r3, [r2, #16]
        hi2c->XferCount--;
 8002032:	68fb      	ldr	r3, [r7, #12]
 8002034:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002036:	b29b      	uxth	r3, r3
 8002038:	3b01      	subs	r3, #1
 800203a:	b29a      	uxth	r2, r3
 800203c:	68fb      	ldr	r3, [r7, #12]
 800203e:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8002040:	68fb      	ldr	r3, [r7, #12]
 8002042:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002044:	3b01      	subs	r3, #1
 8002046:	b29a      	uxth	r2, r3
 8002048:	68fb      	ldr	r3, [r7, #12]
 800204a:	851a      	strh	r2, [r3, #40]	; 0x28
      }
      
      /* Wait until BTF flag is set */
      if(I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800204c:	697a      	ldr	r2, [r7, #20]
 800204e:	6a39      	ldr	r1, [r7, #32]
 8002050:	68f8      	ldr	r0, [r7, #12]
 8002052:	f000 fcaf 	bl	80029b4 <I2C_WaitOnBTFFlagUntilTimeout>
 8002056:	4603      	mov	r3, r0
 8002058:	2b00      	cmp	r3, #0
 800205a:	d00f      	beq.n	800207c <HAL_I2C_Master_Transmit+0x1d4>
      {
        if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800205c:	68fb      	ldr	r3, [r7, #12]
 800205e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002060:	2b04      	cmp	r3, #4
 8002062:	d109      	bne.n	8002078 <HAL_I2C_Master_Transmit+0x1d0>
        {
          /* Generate Stop */
          hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8002064:	68fb      	ldr	r3, [r7, #12]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	68fa      	ldr	r2, [r7, #12]
 800206a:	6812      	ldr	r2, [r2, #0]
 800206c:	6812      	ldr	r2, [r2, #0]
 800206e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002072:	601a      	str	r2, [r3, #0]
          return HAL_ERROR;
 8002074:	2301      	movs	r3, #1
 8002076:	e01c      	b.n	80020b2 <HAL_I2C_Master_Transmit+0x20a>
        }
        else
        {
          return HAL_TIMEOUT;
 8002078:	2303      	movs	r3, #3
 800207a:	e01a      	b.n	80020b2 <HAL_I2C_Master_Transmit+0x20a>
    while(hi2c->XferSize > 0U)
 800207c:	68fb      	ldr	r3, [r7, #12]
 800207e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002080:	2b00      	cmp	r3, #0
 8002082:	d194      	bne.n	8001fae <HAL_I2C_Master_Transmit+0x106>
        }
      }
    }

    /* Generate Stop */
    hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8002084:	68fb      	ldr	r3, [r7, #12]
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	68fa      	ldr	r2, [r7, #12]
 800208a:	6812      	ldr	r2, [r2, #0]
 800208c:	6812      	ldr	r2, [r2, #0]
 800208e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002092:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002094:	68fb      	ldr	r3, [r7, #12]
 8002096:	2220      	movs	r2, #32
 8002098:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800209c:	68fb      	ldr	r3, [r7, #12]
 800209e:	2200      	movs	r2, #0
 80020a0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    
    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80020a4:	68fb      	ldr	r3, [r7, #12]
 80020a6:	2200      	movs	r2, #0
 80020a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80020ac:	2300      	movs	r3, #0
 80020ae:	e000      	b.n	80020b2 <HAL_I2C_Master_Transmit+0x20a>
  }
  else
  {
    return HAL_BUSY;
 80020b0:	2302      	movs	r3, #2
  }
}
 80020b2:	4618      	mov	r0, r3
 80020b4:	3718      	adds	r7, #24
 80020b6:	46bd      	mov	sp, r7
 80020b8:	bd80      	pop	{r7, pc}
 80020ba:	bf00      	nop
 80020bc:	00100002 	.word	0x00100002
 80020c0:	ffff0000 	.word	0xffff0000

080020c4 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80020c4:	b580      	push	{r7, lr}
 80020c6:	b08c      	sub	sp, #48	; 0x30
 80020c8:	af02      	add	r7, sp, #8
 80020ca:	60f8      	str	r0, [r7, #12]
 80020cc:	607a      	str	r2, [r7, #4]
 80020ce:	461a      	mov	r2, r3
 80020d0:	460b      	mov	r3, r1
 80020d2:	817b      	strh	r3, [r7, #10]
 80020d4:	4613      	mov	r3, r2
 80020d6:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart = 0x00U;
 80020d8:	2300      	movs	r3, #0
 80020da:	627b      	str	r3, [r7, #36]	; 0x24

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80020dc:	f7fe fabe 	bl	800065c <HAL_GetTick>
 80020e0:	6278      	str	r0, [r7, #36]	; 0x24

  if(hi2c->State == HAL_I2C_STATE_READY)
 80020e2:	68fb      	ldr	r3, [r7, #12]
 80020e4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80020e8:	b2db      	uxtb	r3, r3
 80020ea:	2b20      	cmp	r3, #32
 80020ec:	f040 8215 	bne.w	800251a <HAL_I2C_Master_Receive+0x456>
  {
    /* Wait until BUSY flag is reset */
    if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80020f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020f2:	9300      	str	r3, [sp, #0]
 80020f4:	2319      	movs	r3, #25
 80020f6:	2201      	movs	r2, #1
 80020f8:	4985      	ldr	r1, [pc, #532]	; (8002310 <HAL_I2C_Master_Receive+0x24c>)
 80020fa:	68f8      	ldr	r0, [r7, #12]
 80020fc:	f000 fb5e 	bl	80027bc <I2C_WaitOnFlagUntilTimeout>
 8002100:	4603      	mov	r3, r0
 8002102:	2b00      	cmp	r3, #0
 8002104:	d001      	beq.n	800210a <HAL_I2C_Master_Receive+0x46>
    {
      return HAL_BUSY;
 8002106:	2302      	movs	r3, #2
 8002108:	e208      	b.n	800251c <HAL_I2C_Master_Receive+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800210a:	68fb      	ldr	r3, [r7, #12]
 800210c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002110:	2b01      	cmp	r3, #1
 8002112:	d101      	bne.n	8002118 <HAL_I2C_Master_Receive+0x54>
 8002114:	2302      	movs	r3, #2
 8002116:	e201      	b.n	800251c <HAL_I2C_Master_Receive+0x458>
 8002118:	68fb      	ldr	r3, [r7, #12]
 800211a:	2201      	movs	r2, #1
 800211c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002120:	68fb      	ldr	r3, [r7, #12]
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	f003 0301 	and.w	r3, r3, #1
 800212a:	2b01      	cmp	r3, #1
 800212c:	d007      	beq.n	800213e <HAL_I2C_Master_Receive+0x7a>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800212e:	68fb      	ldr	r3, [r7, #12]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	68fa      	ldr	r2, [r7, #12]
 8002134:	6812      	ldr	r2, [r2, #0]
 8002136:	6812      	ldr	r2, [r2, #0]
 8002138:	f042 0201 	orr.w	r2, r2, #1
 800213c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 800213e:	68fb      	ldr	r3, [r7, #12]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	68fa      	ldr	r2, [r7, #12]
 8002144:	6812      	ldr	r2, [r2, #0]
 8002146:	6812      	ldr	r2, [r2, #0]
 8002148:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800214c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 800214e:	68fb      	ldr	r3, [r7, #12]
 8002150:	2222      	movs	r2, #34	; 0x22
 8002152:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002156:	68fb      	ldr	r3, [r7, #12]
 8002158:	2210      	movs	r2, #16
 800215a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800215e:	68fb      	ldr	r3, [r7, #12]
 8002160:	2200      	movs	r2, #0
 8002162:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002164:	68fb      	ldr	r3, [r7, #12]
 8002166:	687a      	ldr	r2, [r7, #4]
 8002168:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800216a:	68fb      	ldr	r3, [r7, #12]
 800216c:	893a      	ldrh	r2, [r7, #8]
 800216e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002170:	68fb      	ldr	r3, [r7, #12]
 8002172:	4a68      	ldr	r2, [pc, #416]	; (8002314 <HAL_I2C_Master_Receive+0x250>)
 8002174:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->XferSize    = hi2c->XferCount;
 8002176:	68fb      	ldr	r3, [r7, #12]
 8002178:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800217a:	b29a      	uxth	r2, r3
 800217c:	68fb      	ldr	r3, [r7, #12]
 800217e:	851a      	strh	r2, [r3, #40]	; 0x28

    /* Send Slave Address */
    if(I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002180:	8979      	ldrh	r1, [r7, #10]
 8002182:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002184:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002186:	68f8      	ldr	r0, [r7, #12]
 8002188:	f000 fa50 	bl	800262c <I2C_MasterRequestRead>
 800218c:	4603      	mov	r3, r0
 800218e:	2b00      	cmp	r3, #0
 8002190:	d00f      	beq.n	80021b2 <HAL_I2C_Master_Receive+0xee>
    {
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002192:	68fb      	ldr	r3, [r7, #12]
 8002194:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002196:	2b04      	cmp	r3, #4
 8002198:	d105      	bne.n	80021a6 <HAL_I2C_Master_Receive+0xe2>
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800219a:	68fb      	ldr	r3, [r7, #12]
 800219c:	2200      	movs	r2, #0
 800219e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        return HAL_ERROR;
 80021a2:	2301      	movs	r3, #1
 80021a4:	e1ba      	b.n	800251c <HAL_I2C_Master_Receive+0x458>
      }
      else
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80021a6:	68fb      	ldr	r3, [r7, #12]
 80021a8:	2200      	movs	r2, #0
 80021aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        return HAL_TIMEOUT;
 80021ae:	2303      	movs	r3, #3
 80021b0:	e1b4      	b.n	800251c <HAL_I2C_Master_Receive+0x458>
      }
    }

    if(hi2c->XferSize == 0U)
 80021b2:	68fb      	ldr	r3, [r7, #12]
 80021b4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80021b6:	2b00      	cmp	r3, #0
 80021b8:	d113      	bne.n	80021e2 <HAL_I2C_Master_Receive+0x11e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80021ba:	2300      	movs	r3, #0
 80021bc:	623b      	str	r3, [r7, #32]
 80021be:	68fb      	ldr	r3, [r7, #12]
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	695b      	ldr	r3, [r3, #20]
 80021c4:	623b      	str	r3, [r7, #32]
 80021c6:	68fb      	ldr	r3, [r7, #12]
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	699b      	ldr	r3, [r3, #24]
 80021cc:	623b      	str	r3, [r7, #32]
 80021ce:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 80021d0:	68fb      	ldr	r3, [r7, #12]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	68fa      	ldr	r2, [r7, #12]
 80021d6:	6812      	ldr	r2, [r2, #0]
 80021d8:	6812      	ldr	r2, [r2, #0]
 80021da:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80021de:	601a      	str	r2, [r3, #0]
 80021e0:	e188      	b.n	80024f4 <HAL_I2C_Master_Receive+0x430>
    }
    else if(hi2c->XferSize == 1U)
 80021e2:	68fb      	ldr	r3, [r7, #12]
 80021e4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80021e6:	2b01      	cmp	r3, #1
 80021e8:	d11b      	bne.n	8002222 <HAL_I2C_Master_Receive+0x15e>
    {
      /* Disable Acknowledge */
      hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 80021ea:	68fb      	ldr	r3, [r7, #12]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	68fa      	ldr	r2, [r7, #12]
 80021f0:	6812      	ldr	r2, [r2, #0]
 80021f2:	6812      	ldr	r2, [r2, #0]
 80021f4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80021f8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80021fa:	2300      	movs	r3, #0
 80021fc:	61fb      	str	r3, [r7, #28]
 80021fe:	68fb      	ldr	r3, [r7, #12]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	695b      	ldr	r3, [r3, #20]
 8002204:	61fb      	str	r3, [r7, #28]
 8002206:	68fb      	ldr	r3, [r7, #12]
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	699b      	ldr	r3, [r3, #24]
 800220c:	61fb      	str	r3, [r7, #28]
 800220e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8002210:	68fb      	ldr	r3, [r7, #12]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	68fa      	ldr	r2, [r7, #12]
 8002216:	6812      	ldr	r2, [r2, #0]
 8002218:	6812      	ldr	r2, [r2, #0]
 800221a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800221e:	601a      	str	r2, [r3, #0]
 8002220:	e168      	b.n	80024f4 <HAL_I2C_Master_Receive+0x430>
    }
    else if(hi2c->XferSize == 2U)
 8002222:	68fb      	ldr	r3, [r7, #12]
 8002224:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002226:	2b02      	cmp	r3, #2
 8002228:	d11b      	bne.n	8002262 <HAL_I2C_Master_Receive+0x19e>
    {
      /* Disable Acknowledge */
      hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 800222a:	68fb      	ldr	r3, [r7, #12]
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	68fa      	ldr	r2, [r7, #12]
 8002230:	6812      	ldr	r2, [r2, #0]
 8002232:	6812      	ldr	r2, [r2, #0]
 8002234:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002238:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      hi2c->Instance->CR1 |= I2C_CR1_POS;
 800223a:	68fb      	ldr	r3, [r7, #12]
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	68fa      	ldr	r2, [r7, #12]
 8002240:	6812      	ldr	r2, [r2, #0]
 8002242:	6812      	ldr	r2, [r2, #0]
 8002244:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002248:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800224a:	2300      	movs	r3, #0
 800224c:	61bb      	str	r3, [r7, #24]
 800224e:	68fb      	ldr	r3, [r7, #12]
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	695b      	ldr	r3, [r3, #20]
 8002254:	61bb      	str	r3, [r7, #24]
 8002256:	68fb      	ldr	r3, [r7, #12]
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	699b      	ldr	r3, [r3, #24]
 800225c:	61bb      	str	r3, [r7, #24]
 800225e:	69bb      	ldr	r3, [r7, #24]
 8002260:	e148      	b.n	80024f4 <HAL_I2C_Master_Receive+0x430>
    }
    else
    {
      /* Enable Acknowledge */
      hi2c->Instance->CR1 |= I2C_CR1_ACK;
 8002262:	68fb      	ldr	r3, [r7, #12]
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	68fa      	ldr	r2, [r7, #12]
 8002268:	6812      	ldr	r2, [r2, #0]
 800226a:	6812      	ldr	r2, [r2, #0]
 800226c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002270:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002272:	2300      	movs	r3, #0
 8002274:	617b      	str	r3, [r7, #20]
 8002276:	68fb      	ldr	r3, [r7, #12]
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	695b      	ldr	r3, [r3, #20]
 800227c:	617b      	str	r3, [r7, #20]
 800227e:	68fb      	ldr	r3, [r7, #12]
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	699b      	ldr	r3, [r3, #24]
 8002284:	617b      	str	r3, [r7, #20]
 8002286:	697b      	ldr	r3, [r7, #20]
    }

    while(hi2c->XferSize > 0U)
 8002288:	e134      	b.n	80024f4 <HAL_I2C_Master_Receive+0x430>
    {
      if(hi2c->XferSize <= 3U)
 800228a:	68fb      	ldr	r3, [r7, #12]
 800228c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800228e:	2b03      	cmp	r3, #3
 8002290:	f200 80eb 	bhi.w	800246a <HAL_I2C_Master_Receive+0x3a6>
      {
        /* One byte */
        if(hi2c->XferSize == 1U)
 8002294:	68fb      	ldr	r3, [r7, #12]
 8002296:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002298:	2b01      	cmp	r3, #1
 800229a:	d127      	bne.n	80022ec <HAL_I2C_Master_Receive+0x228>
        {
          /* Wait until RXNE flag is set */
          if(I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)      
 800229c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800229e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80022a0:	68f8      	ldr	r0, [r7, #12]
 80022a2:	f000 fbc4 	bl	8002a2e <I2C_WaitOnRXNEFlagUntilTimeout>
 80022a6:	4603      	mov	r3, r0
 80022a8:	2b00      	cmp	r3, #0
 80022aa:	d007      	beq.n	80022bc <HAL_I2C_Master_Receive+0x1f8>
          {
            if(hi2c->ErrorCode == HAL_I2C_ERROR_TIMEOUT)
 80022ac:	68fb      	ldr	r3, [r7, #12]
 80022ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022b0:	2b20      	cmp	r3, #32
 80022b2:	d101      	bne.n	80022b8 <HAL_I2C_Master_Receive+0x1f4>
            {
              return HAL_TIMEOUT;
 80022b4:	2303      	movs	r3, #3
 80022b6:	e131      	b.n	800251c <HAL_I2C_Master_Receive+0x458>
            }
            else
            {
              return HAL_ERROR;
 80022b8:	2301      	movs	r3, #1
 80022ba:	e12f      	b.n	800251c <HAL_I2C_Master_Receive+0x458>
            }
          }

          /* Read data from DR */
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 80022bc:	68fb      	ldr	r3, [r7, #12]
 80022be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022c0:	1c59      	adds	r1, r3, #1
 80022c2:	68fa      	ldr	r2, [r7, #12]
 80022c4:	6251      	str	r1, [r2, #36]	; 0x24
 80022c6:	68fa      	ldr	r2, [r7, #12]
 80022c8:	6812      	ldr	r2, [r2, #0]
 80022ca:	6912      	ldr	r2, [r2, #16]
 80022cc:	b2d2      	uxtb	r2, r2
 80022ce:	701a      	strb	r2, [r3, #0]
          hi2c->XferSize--;
 80022d0:	68fb      	ldr	r3, [r7, #12]
 80022d2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80022d4:	3b01      	subs	r3, #1
 80022d6:	b29a      	uxth	r2, r3
 80022d8:	68fb      	ldr	r3, [r7, #12]
 80022da:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80022dc:	68fb      	ldr	r3, [r7, #12]
 80022de:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80022e0:	b29b      	uxth	r3, r3
 80022e2:	3b01      	subs	r3, #1
 80022e4:	b29a      	uxth	r2, r3
 80022e6:	68fb      	ldr	r3, [r7, #12]
 80022e8:	855a      	strh	r2, [r3, #42]	; 0x2a
 80022ea:	e103      	b.n	80024f4 <HAL_I2C_Master_Receive+0x430>
        }
        /* Two bytes */
        else if(hi2c->XferSize == 2U)
 80022ec:	68fb      	ldr	r3, [r7, #12]
 80022ee:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80022f0:	2b02      	cmp	r3, #2
 80022f2:	d14a      	bne.n	800238a <HAL_I2C_Master_Receive+0x2c6>
        {
          /* Wait until BTF flag is set */
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80022f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022f6:	9300      	str	r3, [sp, #0]
 80022f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80022fa:	2200      	movs	r2, #0
 80022fc:	4906      	ldr	r1, [pc, #24]	; (8002318 <HAL_I2C_Master_Receive+0x254>)
 80022fe:	68f8      	ldr	r0, [r7, #12]
 8002300:	f000 fa5c 	bl	80027bc <I2C_WaitOnFlagUntilTimeout>
 8002304:	4603      	mov	r3, r0
 8002306:	2b00      	cmp	r3, #0
 8002308:	d008      	beq.n	800231c <HAL_I2C_Master_Receive+0x258>
          {
            return HAL_TIMEOUT;
 800230a:	2303      	movs	r3, #3
 800230c:	e106      	b.n	800251c <HAL_I2C_Master_Receive+0x458>
 800230e:	bf00      	nop
 8002310:	00100002 	.word	0x00100002
 8002314:	ffff0000 	.word	0xffff0000
 8002318:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          hi2c->Instance->CR1 |= I2C_CR1_STOP;
 800231c:	68fb      	ldr	r3, [r7, #12]
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	68fa      	ldr	r2, [r7, #12]
 8002322:	6812      	ldr	r2, [r2, #0]
 8002324:	6812      	ldr	r2, [r2, #0]
 8002326:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800232a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 800232c:	68fb      	ldr	r3, [r7, #12]
 800232e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002330:	1c59      	adds	r1, r3, #1
 8002332:	68fa      	ldr	r2, [r7, #12]
 8002334:	6251      	str	r1, [r2, #36]	; 0x24
 8002336:	68fa      	ldr	r2, [r7, #12]
 8002338:	6812      	ldr	r2, [r2, #0]
 800233a:	6912      	ldr	r2, [r2, #16]
 800233c:	b2d2      	uxtb	r2, r2
 800233e:	701a      	strb	r2, [r3, #0]
          hi2c->XferSize--;
 8002340:	68fb      	ldr	r3, [r7, #12]
 8002342:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002344:	3b01      	subs	r3, #1
 8002346:	b29a      	uxth	r2, r3
 8002348:	68fb      	ldr	r3, [r7, #12]
 800234a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800234c:	68fb      	ldr	r3, [r7, #12]
 800234e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002350:	b29b      	uxth	r3, r3
 8002352:	3b01      	subs	r3, #1
 8002354:	b29a      	uxth	r2, r3
 8002356:	68fb      	ldr	r3, [r7, #12]
 8002358:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 800235a:	68fb      	ldr	r3, [r7, #12]
 800235c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800235e:	1c59      	adds	r1, r3, #1
 8002360:	68fa      	ldr	r2, [r7, #12]
 8002362:	6251      	str	r1, [r2, #36]	; 0x24
 8002364:	68fa      	ldr	r2, [r7, #12]
 8002366:	6812      	ldr	r2, [r2, #0]
 8002368:	6912      	ldr	r2, [r2, #16]
 800236a:	b2d2      	uxtb	r2, r2
 800236c:	701a      	strb	r2, [r3, #0]
          hi2c->XferSize--;
 800236e:	68fb      	ldr	r3, [r7, #12]
 8002370:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002372:	3b01      	subs	r3, #1
 8002374:	b29a      	uxth	r2, r3
 8002376:	68fb      	ldr	r3, [r7, #12]
 8002378:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800237a:	68fb      	ldr	r3, [r7, #12]
 800237c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800237e:	b29b      	uxth	r3, r3
 8002380:	3b01      	subs	r3, #1
 8002382:	b29a      	uxth	r2, r3
 8002384:	68fb      	ldr	r3, [r7, #12]
 8002386:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002388:	e0b4      	b.n	80024f4 <HAL_I2C_Master_Receive+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800238a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800238c:	9300      	str	r3, [sp, #0]
 800238e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002390:	2200      	movs	r2, #0
 8002392:	4964      	ldr	r1, [pc, #400]	; (8002524 <HAL_I2C_Master_Receive+0x460>)
 8002394:	68f8      	ldr	r0, [r7, #12]
 8002396:	f000 fa11 	bl	80027bc <I2C_WaitOnFlagUntilTimeout>
 800239a:	4603      	mov	r3, r0
 800239c:	2b00      	cmp	r3, #0
 800239e:	d001      	beq.n	80023a4 <HAL_I2C_Master_Receive+0x2e0>
          {
            return HAL_TIMEOUT;
 80023a0:	2303      	movs	r3, #3
 80023a2:	e0bb      	b.n	800251c <HAL_I2C_Master_Receive+0x458>
          }

          /* Disable Acknowledge */
          hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 80023a4:	68fb      	ldr	r3, [r7, #12]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	68fa      	ldr	r2, [r7, #12]
 80023aa:	6812      	ldr	r2, [r2, #0]
 80023ac:	6812      	ldr	r2, [r2, #0]
 80023ae:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80023b2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 80023b4:	68fb      	ldr	r3, [r7, #12]
 80023b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023b8:	1c59      	adds	r1, r3, #1
 80023ba:	68fa      	ldr	r2, [r7, #12]
 80023bc:	6251      	str	r1, [r2, #36]	; 0x24
 80023be:	68fa      	ldr	r2, [r7, #12]
 80023c0:	6812      	ldr	r2, [r2, #0]
 80023c2:	6912      	ldr	r2, [r2, #16]
 80023c4:	b2d2      	uxtb	r2, r2
 80023c6:	701a      	strb	r2, [r3, #0]
          hi2c->XferSize--;
 80023c8:	68fb      	ldr	r3, [r7, #12]
 80023ca:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80023cc:	3b01      	subs	r3, #1
 80023ce:	b29a      	uxth	r2, r3
 80023d0:	68fb      	ldr	r3, [r7, #12]
 80023d2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80023d4:	68fb      	ldr	r3, [r7, #12]
 80023d6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80023d8:	b29b      	uxth	r3, r3
 80023da:	3b01      	subs	r3, #1
 80023dc:	b29a      	uxth	r2, r3
 80023de:	68fb      	ldr	r3, [r7, #12]
 80023e0:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80023e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023e4:	9300      	str	r3, [sp, #0]
 80023e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80023e8:	2200      	movs	r2, #0
 80023ea:	494e      	ldr	r1, [pc, #312]	; (8002524 <HAL_I2C_Master_Receive+0x460>)
 80023ec:	68f8      	ldr	r0, [r7, #12]
 80023ee:	f000 f9e5 	bl	80027bc <I2C_WaitOnFlagUntilTimeout>
 80023f2:	4603      	mov	r3, r0
 80023f4:	2b00      	cmp	r3, #0
 80023f6:	d001      	beq.n	80023fc <HAL_I2C_Master_Receive+0x338>
          {
            return HAL_TIMEOUT;
 80023f8:	2303      	movs	r3, #3
 80023fa:	e08f      	b.n	800251c <HAL_I2C_Master_Receive+0x458>
          }

          /* Generate Stop */
          hi2c->Instance->CR1 |= I2C_CR1_STOP;
 80023fc:	68fb      	ldr	r3, [r7, #12]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	68fa      	ldr	r2, [r7, #12]
 8002402:	6812      	ldr	r2, [r2, #0]
 8002404:	6812      	ldr	r2, [r2, #0]
 8002406:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800240a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 800240c:	68fb      	ldr	r3, [r7, #12]
 800240e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002410:	1c59      	adds	r1, r3, #1
 8002412:	68fa      	ldr	r2, [r7, #12]
 8002414:	6251      	str	r1, [r2, #36]	; 0x24
 8002416:	68fa      	ldr	r2, [r7, #12]
 8002418:	6812      	ldr	r2, [r2, #0]
 800241a:	6912      	ldr	r2, [r2, #16]
 800241c:	b2d2      	uxtb	r2, r2
 800241e:	701a      	strb	r2, [r3, #0]
          hi2c->XferSize--;
 8002420:	68fb      	ldr	r3, [r7, #12]
 8002422:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002424:	3b01      	subs	r3, #1
 8002426:	b29a      	uxth	r2, r3
 8002428:	68fb      	ldr	r3, [r7, #12]
 800242a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800242c:	68fb      	ldr	r3, [r7, #12]
 800242e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002430:	b29b      	uxth	r3, r3
 8002432:	3b01      	subs	r3, #1
 8002434:	b29a      	uxth	r2, r3
 8002436:	68fb      	ldr	r3, [r7, #12]
 8002438:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 800243a:	68fb      	ldr	r3, [r7, #12]
 800243c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800243e:	1c59      	adds	r1, r3, #1
 8002440:	68fa      	ldr	r2, [r7, #12]
 8002442:	6251      	str	r1, [r2, #36]	; 0x24
 8002444:	68fa      	ldr	r2, [r7, #12]
 8002446:	6812      	ldr	r2, [r2, #0]
 8002448:	6912      	ldr	r2, [r2, #16]
 800244a:	b2d2      	uxtb	r2, r2
 800244c:	701a      	strb	r2, [r3, #0]
          hi2c->XferSize--;
 800244e:	68fb      	ldr	r3, [r7, #12]
 8002450:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002452:	3b01      	subs	r3, #1
 8002454:	b29a      	uxth	r2, r3
 8002456:	68fb      	ldr	r3, [r7, #12]
 8002458:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800245a:	68fb      	ldr	r3, [r7, #12]
 800245c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800245e:	b29b      	uxth	r3, r3
 8002460:	3b01      	subs	r3, #1
 8002462:	b29a      	uxth	r2, r3
 8002464:	68fb      	ldr	r3, [r7, #12]
 8002466:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002468:	e044      	b.n	80024f4 <HAL_I2C_Master_Receive+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if(I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)      
 800246a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800246c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800246e:	68f8      	ldr	r0, [r7, #12]
 8002470:	f000 fadd 	bl	8002a2e <I2C_WaitOnRXNEFlagUntilTimeout>
 8002474:	4603      	mov	r3, r0
 8002476:	2b00      	cmp	r3, #0
 8002478:	d007      	beq.n	800248a <HAL_I2C_Master_Receive+0x3c6>
        {
          if(hi2c->ErrorCode == HAL_I2C_ERROR_TIMEOUT)
 800247a:	68fb      	ldr	r3, [r7, #12]
 800247c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800247e:	2b20      	cmp	r3, #32
 8002480:	d101      	bne.n	8002486 <HAL_I2C_Master_Receive+0x3c2>
          {
            return HAL_TIMEOUT;
 8002482:	2303      	movs	r3, #3
 8002484:	e04a      	b.n	800251c <HAL_I2C_Master_Receive+0x458>
          }
          else
          {
            return HAL_ERROR;
 8002486:	2301      	movs	r3, #1
 8002488:	e048      	b.n	800251c <HAL_I2C_Master_Receive+0x458>
          }
        }

        /* Read data from DR */
        (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 800248a:	68fb      	ldr	r3, [r7, #12]
 800248c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800248e:	1c59      	adds	r1, r3, #1
 8002490:	68fa      	ldr	r2, [r7, #12]
 8002492:	6251      	str	r1, [r2, #36]	; 0x24
 8002494:	68fa      	ldr	r2, [r7, #12]
 8002496:	6812      	ldr	r2, [r2, #0]
 8002498:	6912      	ldr	r2, [r2, #16]
 800249a:	b2d2      	uxtb	r2, r2
 800249c:	701a      	strb	r2, [r3, #0]
        hi2c->XferSize--;
 800249e:	68fb      	ldr	r3, [r7, #12]
 80024a0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80024a2:	3b01      	subs	r3, #1
 80024a4:	b29a      	uxth	r2, r3
 80024a6:	68fb      	ldr	r3, [r7, #12]
 80024a8:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80024aa:	68fb      	ldr	r3, [r7, #12]
 80024ac:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80024ae:	b29b      	uxth	r3, r3
 80024b0:	3b01      	subs	r3, #1
 80024b2:	b29a      	uxth	r2, r3
 80024b4:	68fb      	ldr	r3, [r7, #12]
 80024b6:	855a      	strh	r2, [r3, #42]	; 0x2a

        if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80024b8:	68fb      	ldr	r3, [r7, #12]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	695b      	ldr	r3, [r3, #20]
 80024be:	f003 0304 	and.w	r3, r3, #4
 80024c2:	2b04      	cmp	r3, #4
 80024c4:	d116      	bne.n	80024f4 <HAL_I2C_Master_Receive+0x430>
        {
          /* Read data from DR */
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 80024c6:	68fb      	ldr	r3, [r7, #12]
 80024c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024ca:	1c59      	adds	r1, r3, #1
 80024cc:	68fa      	ldr	r2, [r7, #12]
 80024ce:	6251      	str	r1, [r2, #36]	; 0x24
 80024d0:	68fa      	ldr	r2, [r7, #12]
 80024d2:	6812      	ldr	r2, [r2, #0]
 80024d4:	6912      	ldr	r2, [r2, #16]
 80024d6:	b2d2      	uxtb	r2, r2
 80024d8:	701a      	strb	r2, [r3, #0]
          hi2c->XferSize--;
 80024da:	68fb      	ldr	r3, [r7, #12]
 80024dc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80024de:	3b01      	subs	r3, #1
 80024e0:	b29a      	uxth	r2, r3
 80024e2:	68fb      	ldr	r3, [r7, #12]
 80024e4:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80024e6:	68fb      	ldr	r3, [r7, #12]
 80024e8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80024ea:	b29b      	uxth	r3, r3
 80024ec:	3b01      	subs	r3, #1
 80024ee:	b29a      	uxth	r2, r3
 80024f0:	68fb      	ldr	r3, [r7, #12]
 80024f2:	855a      	strh	r2, [r3, #42]	; 0x2a
    while(hi2c->XferSize > 0U)
 80024f4:	68fb      	ldr	r3, [r7, #12]
 80024f6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	f47f aec6 	bne.w	800228a <HAL_I2C_Master_Receive+0x1c6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80024fe:	68fb      	ldr	r3, [r7, #12]
 8002500:	2220      	movs	r2, #32
 8002502:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002506:	68fb      	ldr	r3, [r7, #12]
 8002508:	2200      	movs	r2, #0
 800250a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800250e:	68fb      	ldr	r3, [r7, #12]
 8002510:	2200      	movs	r2, #0
 8002512:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002516:	2300      	movs	r3, #0
 8002518:	e000      	b.n	800251c <HAL_I2C_Master_Receive+0x458>
  }
  else
  {
    return HAL_BUSY;
 800251a:	2302      	movs	r3, #2
  }
}
 800251c:	4618      	mov	r0, r3
 800251e:	3728      	adds	r7, #40	; 0x28
 8002520:	46bd      	mov	sp, r7
 8002522:	bd80      	pop	{r7, pc}
 8002524:	00010004 	.word	0x00010004

08002528 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8002528:	b580      	push	{r7, lr}
 800252a:	b088      	sub	sp, #32
 800252c:	af02      	add	r7, sp, #8
 800252e:	60f8      	str	r0, [r7, #12]
 8002530:	607a      	str	r2, [r7, #4]
 8002532:	603b      	str	r3, [r7, #0]
 8002534:	460b      	mov	r3, r1
 8002536:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002538:	68fb      	ldr	r3, [r7, #12]
 800253a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800253c:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800253e:	697b      	ldr	r3, [r7, #20]
 8002540:	2b04      	cmp	r3, #4
 8002542:	d006      	beq.n	8002552 <I2C_MasterRequestWrite+0x2a>
 8002544:	697b      	ldr	r3, [r7, #20]
 8002546:	2b01      	cmp	r3, #1
 8002548:	d003      	beq.n	8002552 <I2C_MasterRequestWrite+0x2a>
 800254a:	697b      	ldr	r3, [r7, #20]
 800254c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8002550:	d108      	bne.n	8002564 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    hi2c->Instance->CR1 |= I2C_CR1_START;
 8002552:	68fb      	ldr	r3, [r7, #12]
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	68fa      	ldr	r2, [r7, #12]
 8002558:	6812      	ldr	r2, [r2, #0]
 800255a:	6812      	ldr	r2, [r2, #0]
 800255c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002560:	601a      	str	r2, [r3, #0]
 8002562:	e00b      	b.n	800257c <I2C_MasterRequestWrite+0x54>
  }
  else if(hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8002564:	68fb      	ldr	r3, [r7, #12]
 8002566:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002568:	2b12      	cmp	r3, #18
 800256a:	d107      	bne.n	800257c <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    hi2c->Instance->CR1 |= I2C_CR1_START;
 800256c:	68fb      	ldr	r3, [r7, #12]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	68fa      	ldr	r2, [r7, #12]
 8002572:	6812      	ldr	r2, [r2, #0]
 8002574:	6812      	ldr	r2, [r2, #0]
 8002576:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800257a:	601a      	str	r2, [r3, #0]
  }

  /* Wait until SB flag is set */
  if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800257c:	683b      	ldr	r3, [r7, #0]
 800257e:	9300      	str	r3, [sp, #0]
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	2200      	movs	r2, #0
 8002584:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002588:	68f8      	ldr	r0, [r7, #12]
 800258a:	f000 f917 	bl	80027bc <I2C_WaitOnFlagUntilTimeout>
 800258e:	4603      	mov	r3, r0
 8002590:	2b00      	cmp	r3, #0
 8002592:	d001      	beq.n	8002598 <I2C_MasterRequestWrite+0x70>
  {
    return HAL_TIMEOUT;
 8002594:	2303      	movs	r3, #3
 8002596:	e040      	b.n	800261a <I2C_MasterRequestWrite+0xf2>
  }

  if(hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002598:	68fb      	ldr	r3, [r7, #12]
 800259a:	691b      	ldr	r3, [r3, #16]
 800259c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80025a0:	d107      	bne.n	80025b2 <I2C_MasterRequestWrite+0x8a>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80025a2:	68fb      	ldr	r3, [r7, #12]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	897a      	ldrh	r2, [r7, #10]
 80025a8:	b2d2      	uxtb	r2, r2
 80025aa:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80025ae:	611a      	str	r2, [r3, #16]
 80025b0:	e021      	b.n	80025f6 <I2C_MasterRequestWrite+0xce>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80025b2:	68fb      	ldr	r3, [r7, #12]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	897a      	ldrh	r2, [r7, #10]
 80025b8:	11d2      	asrs	r2, r2, #7
 80025ba:	b2d2      	uxtb	r2, r2
 80025bc:	f002 0206 	and.w	r2, r2, #6
 80025c0:	b2d2      	uxtb	r2, r2
 80025c2:	f062 020f 	orn	r2, r2, #15
 80025c6:	b2d2      	uxtb	r2, r2
 80025c8:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80025ca:	683b      	ldr	r3, [r7, #0]
 80025cc:	687a      	ldr	r2, [r7, #4]
 80025ce:	4915      	ldr	r1, [pc, #84]	; (8002624 <I2C_MasterRequestWrite+0xfc>)
 80025d0:	68f8      	ldr	r0, [r7, #12]
 80025d2:	f000 f944 	bl	800285e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80025d6:	4603      	mov	r3, r0
 80025d8:	2b00      	cmp	r3, #0
 80025da:	d007      	beq.n	80025ec <I2C_MasterRequestWrite+0xc4>
    {
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80025dc:	68fb      	ldr	r3, [r7, #12]
 80025de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025e0:	2b04      	cmp	r3, #4
 80025e2:	d101      	bne.n	80025e8 <I2C_MasterRequestWrite+0xc0>
      {
        return HAL_ERROR;
 80025e4:	2301      	movs	r3, #1
 80025e6:	e018      	b.n	800261a <I2C_MasterRequestWrite+0xf2>
      }
      else
      {
        return HAL_TIMEOUT;
 80025e8:	2303      	movs	r3, #3
 80025ea:	e016      	b.n	800261a <I2C_MasterRequestWrite+0xf2>
      }
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80025ec:	68fb      	ldr	r3, [r7, #12]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	897a      	ldrh	r2, [r7, #10]
 80025f2:	b2d2      	uxtb	r2, r2
 80025f4:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80025f6:	683b      	ldr	r3, [r7, #0]
 80025f8:	687a      	ldr	r2, [r7, #4]
 80025fa:	490b      	ldr	r1, [pc, #44]	; (8002628 <I2C_MasterRequestWrite+0x100>)
 80025fc:	68f8      	ldr	r0, [r7, #12]
 80025fe:	f000 f92e 	bl	800285e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002602:	4603      	mov	r3, r0
 8002604:	2b00      	cmp	r3, #0
 8002606:	d007      	beq.n	8002618 <I2C_MasterRequestWrite+0xf0>
  {
    if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002608:	68fb      	ldr	r3, [r7, #12]
 800260a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800260c:	2b04      	cmp	r3, #4
 800260e:	d101      	bne.n	8002614 <I2C_MasterRequestWrite+0xec>
    {
      return HAL_ERROR;
 8002610:	2301      	movs	r3, #1
 8002612:	e002      	b.n	800261a <I2C_MasterRequestWrite+0xf2>
    }
    else
    {
      return HAL_TIMEOUT;
 8002614:	2303      	movs	r3, #3
 8002616:	e000      	b.n	800261a <I2C_MasterRequestWrite+0xf2>
    }
  }

  return HAL_OK;
 8002618:	2300      	movs	r3, #0
}
 800261a:	4618      	mov	r0, r3
 800261c:	3718      	adds	r7, #24
 800261e:	46bd      	mov	sp, r7
 8002620:	bd80      	pop	{r7, pc}
 8002622:	bf00      	nop
 8002624:	00010008 	.word	0x00010008
 8002628:	00010002 	.word	0x00010002

0800262c <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 800262c:	b580      	push	{r7, lr}
 800262e:	b088      	sub	sp, #32
 8002630:	af02      	add	r7, sp, #8
 8002632:	60f8      	str	r0, [r7, #12]
 8002634:	607a      	str	r2, [r7, #4]
 8002636:	603b      	str	r3, [r7, #0]
 8002638:	460b      	mov	r3, r1
 800263a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800263c:	68fb      	ldr	r3, [r7, #12]
 800263e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002640:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  hi2c->Instance->CR1 |= I2C_CR1_ACK;
 8002642:	68fb      	ldr	r3, [r7, #12]
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	68fa      	ldr	r2, [r7, #12]
 8002648:	6812      	ldr	r2, [r2, #0]
 800264a:	6812      	ldr	r2, [r2, #0]
 800264c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002650:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8002652:	697b      	ldr	r3, [r7, #20]
 8002654:	2b04      	cmp	r3, #4
 8002656:	d006      	beq.n	8002666 <I2C_MasterRequestRead+0x3a>
 8002658:	697b      	ldr	r3, [r7, #20]
 800265a:	2b01      	cmp	r3, #1
 800265c:	d003      	beq.n	8002666 <I2C_MasterRequestRead+0x3a>
 800265e:	697b      	ldr	r3, [r7, #20]
 8002660:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8002664:	d108      	bne.n	8002678 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    hi2c->Instance->CR1 |= I2C_CR1_START;
 8002666:	68fb      	ldr	r3, [r7, #12]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	68fa      	ldr	r2, [r7, #12]
 800266c:	6812      	ldr	r2, [r2, #0]
 800266e:	6812      	ldr	r2, [r2, #0]
 8002670:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002674:	601a      	str	r2, [r3, #0]
 8002676:	e00b      	b.n	8002690 <I2C_MasterRequestRead+0x64>
  }
  else if(hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8002678:	68fb      	ldr	r3, [r7, #12]
 800267a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800267c:	2b11      	cmp	r3, #17
 800267e:	d107      	bne.n	8002690 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    hi2c->Instance->CR1 |= I2C_CR1_START;
 8002680:	68fb      	ldr	r3, [r7, #12]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	68fa      	ldr	r2, [r7, #12]
 8002686:	6812      	ldr	r2, [r2, #0]
 8002688:	6812      	ldr	r2, [r2, #0]
 800268a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800268e:	601a      	str	r2, [r3, #0]
  }

  /* Wait until SB flag is set */
  if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002690:	683b      	ldr	r3, [r7, #0]
 8002692:	9300      	str	r3, [sp, #0]
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	2200      	movs	r2, #0
 8002698:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800269c:	68f8      	ldr	r0, [r7, #12]
 800269e:	f000 f88d 	bl	80027bc <I2C_WaitOnFlagUntilTimeout>
 80026a2:	4603      	mov	r3, r0
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	d001      	beq.n	80026ac <I2C_MasterRequestRead+0x80>
  {
    return HAL_TIMEOUT;
 80026a8:	2303      	movs	r3, #3
 80026aa:	e07f      	b.n	80027ac <I2C_MasterRequestRead+0x180>
  }

  if(hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80026ac:	68fb      	ldr	r3, [r7, #12]
 80026ae:	691b      	ldr	r3, [r3, #16]
 80026b0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80026b4:	d108      	bne.n	80026c8 <I2C_MasterRequestRead+0x9c>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80026b6:	68fb      	ldr	r3, [r7, #12]
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	897a      	ldrh	r2, [r7, #10]
 80026bc:	b2d2      	uxtb	r2, r2
 80026be:	f042 0201 	orr.w	r2, r2, #1
 80026c2:	b2d2      	uxtb	r2, r2
 80026c4:	611a      	str	r2, [r3, #16]
 80026c6:	e05f      	b.n	8002788 <I2C_MasterRequestRead+0x15c>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	897a      	ldrh	r2, [r7, #10]
 80026ce:	11d2      	asrs	r2, r2, #7
 80026d0:	b2d2      	uxtb	r2, r2
 80026d2:	f002 0206 	and.w	r2, r2, #6
 80026d6:	b2d2      	uxtb	r2, r2
 80026d8:	f062 020f 	orn	r2, r2, #15
 80026dc:	b2d2      	uxtb	r2, r2
 80026de:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80026e0:	683b      	ldr	r3, [r7, #0]
 80026e2:	687a      	ldr	r2, [r7, #4]
 80026e4:	4933      	ldr	r1, [pc, #204]	; (80027b4 <I2C_MasterRequestRead+0x188>)
 80026e6:	68f8      	ldr	r0, [r7, #12]
 80026e8:	f000 f8b9 	bl	800285e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80026ec:	4603      	mov	r3, r0
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	d007      	beq.n	8002702 <I2C_MasterRequestRead+0xd6>
    {
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80026f2:	68fb      	ldr	r3, [r7, #12]
 80026f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026f6:	2b04      	cmp	r3, #4
 80026f8:	d101      	bne.n	80026fe <I2C_MasterRequestRead+0xd2>
      {
        return HAL_ERROR;
 80026fa:	2301      	movs	r3, #1
 80026fc:	e056      	b.n	80027ac <I2C_MasterRequestRead+0x180>
      }
      else
      {
        return HAL_TIMEOUT;
 80026fe:	2303      	movs	r3, #3
 8002700:	e054      	b.n	80027ac <I2C_MasterRequestRead+0x180>
      }
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8002702:	68fb      	ldr	r3, [r7, #12]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	897a      	ldrh	r2, [r7, #10]
 8002708:	b2d2      	uxtb	r2, r2
 800270a:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800270c:	683b      	ldr	r3, [r7, #0]
 800270e:	687a      	ldr	r2, [r7, #4]
 8002710:	4929      	ldr	r1, [pc, #164]	; (80027b8 <I2C_MasterRequestRead+0x18c>)
 8002712:	68f8      	ldr	r0, [r7, #12]
 8002714:	f000 f8a3 	bl	800285e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002718:	4603      	mov	r3, r0
 800271a:	2b00      	cmp	r3, #0
 800271c:	d007      	beq.n	800272e <I2C_MasterRequestRead+0x102>
    {
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800271e:	68fb      	ldr	r3, [r7, #12]
 8002720:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002722:	2b04      	cmp	r3, #4
 8002724:	d101      	bne.n	800272a <I2C_MasterRequestRead+0xfe>
      {
        return HAL_ERROR;
 8002726:	2301      	movs	r3, #1
 8002728:	e040      	b.n	80027ac <I2C_MasterRequestRead+0x180>
      }
      else
      {
        return HAL_TIMEOUT;
 800272a:	2303      	movs	r3, #3
 800272c:	e03e      	b.n	80027ac <I2C_MasterRequestRead+0x180>
      }
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800272e:	2300      	movs	r3, #0
 8002730:	613b      	str	r3, [r7, #16]
 8002732:	68fb      	ldr	r3, [r7, #12]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	695b      	ldr	r3, [r3, #20]
 8002738:	613b      	str	r3, [r7, #16]
 800273a:	68fb      	ldr	r3, [r7, #12]
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	699b      	ldr	r3, [r3, #24]
 8002740:	613b      	str	r3, [r7, #16]
 8002742:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    hi2c->Instance->CR1 |= I2C_CR1_START;
 8002744:	68fb      	ldr	r3, [r7, #12]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	68fa      	ldr	r2, [r7, #12]
 800274a:	6812      	ldr	r2, [r2, #0]
 800274c:	6812      	ldr	r2, [r2, #0]
 800274e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002752:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002754:	683b      	ldr	r3, [r7, #0]
 8002756:	9300      	str	r3, [sp, #0]
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	2200      	movs	r2, #0
 800275c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002760:	68f8      	ldr	r0, [r7, #12]
 8002762:	f000 f82b 	bl	80027bc <I2C_WaitOnFlagUntilTimeout>
 8002766:	4603      	mov	r3, r0
 8002768:	2b00      	cmp	r3, #0
 800276a:	d001      	beq.n	8002770 <I2C_MasterRequestRead+0x144>
    {
      return HAL_TIMEOUT;
 800276c:	2303      	movs	r3, #3
 800276e:	e01d      	b.n	80027ac <I2C_MasterRequestRead+0x180>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	897a      	ldrh	r2, [r7, #10]
 8002776:	11d2      	asrs	r2, r2, #7
 8002778:	b2d2      	uxtb	r2, r2
 800277a:	f002 0206 	and.w	r2, r2, #6
 800277e:	b2d2      	uxtb	r2, r2
 8002780:	f062 020e 	orn	r2, r2, #14
 8002784:	b2d2      	uxtb	r2, r2
 8002786:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002788:	683b      	ldr	r3, [r7, #0]
 800278a:	687a      	ldr	r2, [r7, #4]
 800278c:	490a      	ldr	r1, [pc, #40]	; (80027b8 <I2C_MasterRequestRead+0x18c>)
 800278e:	68f8      	ldr	r0, [r7, #12]
 8002790:	f000 f865 	bl	800285e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002794:	4603      	mov	r3, r0
 8002796:	2b00      	cmp	r3, #0
 8002798:	d007      	beq.n	80027aa <I2C_MasterRequestRead+0x17e>
  {
    if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800279a:	68fb      	ldr	r3, [r7, #12]
 800279c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800279e:	2b04      	cmp	r3, #4
 80027a0:	d101      	bne.n	80027a6 <I2C_MasterRequestRead+0x17a>
    {
      return HAL_ERROR;
 80027a2:	2301      	movs	r3, #1
 80027a4:	e002      	b.n	80027ac <I2C_MasterRequestRead+0x180>
    }
    else
    {
      return HAL_TIMEOUT;
 80027a6:	2303      	movs	r3, #3
 80027a8:	e000      	b.n	80027ac <I2C_MasterRequestRead+0x180>
    }
  }

  return HAL_OK;
 80027aa:	2300      	movs	r3, #0
}
 80027ac:	4618      	mov	r0, r3
 80027ae:	3718      	adds	r7, #24
 80027b0:	46bd      	mov	sp, r7
 80027b2:	bd80      	pop	{r7, pc}
 80027b4:	00010008 	.word	0x00010008
 80027b8:	00010002 	.word	0x00010002

080027bc <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80027bc:	b580      	push	{r7, lr}
 80027be:	b084      	sub	sp, #16
 80027c0:	af00      	add	r7, sp, #0
 80027c2:	60f8      	str	r0, [r7, #12]
 80027c4:	60b9      	str	r1, [r7, #8]
 80027c6:	603b      	str	r3, [r7, #0]
 80027c8:	4613      	mov	r3, r2
 80027ca:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while((__HAL_I2C_GET_FLAG(hi2c, Flag) ? SET : RESET) == Status) 
 80027cc:	e01f      	b.n	800280e <I2C_WaitOnFlagUntilTimeout+0x52>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 80027ce:	683b      	ldr	r3, [r7, #0]
 80027d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80027d4:	d01b      	beq.n	800280e <I2C_WaitOnFlagUntilTimeout+0x52>
    {
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 80027d6:	683b      	ldr	r3, [r7, #0]
 80027d8:	2b00      	cmp	r3, #0
 80027da:	d007      	beq.n	80027ec <I2C_WaitOnFlagUntilTimeout+0x30>
 80027dc:	f7fd ff3e 	bl	800065c <HAL_GetTick>
 80027e0:	4602      	mov	r2, r0
 80027e2:	69bb      	ldr	r3, [r7, #24]
 80027e4:	1ad2      	subs	r2, r2, r3
 80027e6:	683b      	ldr	r3, [r7, #0]
 80027e8:	429a      	cmp	r2, r3
 80027ea:	d910      	bls.n	800280e <I2C_WaitOnFlagUntilTimeout+0x52>
      {
        hi2c->PreviousState = I2C_STATE_NONE;
 80027ec:	68fb      	ldr	r3, [r7, #12]
 80027ee:	2200      	movs	r2, #0
 80027f0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State= HAL_I2C_STATE_READY;
 80027f2:	68fb      	ldr	r3, [r7, #12]
 80027f4:	2220      	movs	r2, #32
 80027f6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80027fa:	68fb      	ldr	r3, [r7, #12]
 80027fc:	2200      	movs	r2, #0
 80027fe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002802:	68fb      	ldr	r3, [r7, #12]
 8002804:	2200      	movs	r2, #0
 8002806:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        return HAL_TIMEOUT;
 800280a:	2303      	movs	r3, #3
 800280c:	e023      	b.n	8002856 <I2C_WaitOnFlagUntilTimeout+0x9a>
  while((__HAL_I2C_GET_FLAG(hi2c, Flag) ? SET : RESET) == Status) 
 800280e:	68bb      	ldr	r3, [r7, #8]
 8002810:	0c1b      	lsrs	r3, r3, #16
 8002812:	b2db      	uxtb	r3, r3
 8002814:	2b01      	cmp	r3, #1
 8002816:	d10d      	bne.n	8002834 <I2C_WaitOnFlagUntilTimeout+0x78>
 8002818:	68fb      	ldr	r3, [r7, #12]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	695b      	ldr	r3, [r3, #20]
 800281e:	43da      	mvns	r2, r3
 8002820:	68bb      	ldr	r3, [r7, #8]
 8002822:	4013      	ands	r3, r2
 8002824:	b29b      	uxth	r3, r3
 8002826:	2b00      	cmp	r3, #0
 8002828:	bf0c      	ite	eq
 800282a:	2301      	moveq	r3, #1
 800282c:	2300      	movne	r3, #0
 800282e:	b2db      	uxtb	r3, r3
 8002830:	461a      	mov	r2, r3
 8002832:	e00c      	b.n	800284e <I2C_WaitOnFlagUntilTimeout+0x92>
 8002834:	68fb      	ldr	r3, [r7, #12]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	699b      	ldr	r3, [r3, #24]
 800283a:	43da      	mvns	r2, r3
 800283c:	68bb      	ldr	r3, [r7, #8]
 800283e:	4013      	ands	r3, r2
 8002840:	b29b      	uxth	r3, r3
 8002842:	2b00      	cmp	r3, #0
 8002844:	bf0c      	ite	eq
 8002846:	2301      	moveq	r3, #1
 8002848:	2300      	movne	r3, #0
 800284a:	b2db      	uxtb	r3, r3
 800284c:	461a      	mov	r2, r3
 800284e:	79fb      	ldrb	r3, [r7, #7]
 8002850:	429a      	cmp	r2, r3
 8002852:	d0bc      	beq.n	80027ce <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  
  return HAL_OK;
 8002854:	2300      	movs	r3, #0
}
 8002856:	4618      	mov	r0, r3
 8002858:	3710      	adds	r7, #16
 800285a:	46bd      	mov	sp, r7
 800285c:	bd80      	pop	{r7, pc}

0800285e <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800285e:	b580      	push	{r7, lr}
 8002860:	b084      	sub	sp, #16
 8002862:	af00      	add	r7, sp, #0
 8002864:	60f8      	str	r0, [r7, #12]
 8002866:	60b9      	str	r1, [r7, #8]
 8002868:	607a      	str	r2, [r7, #4]
 800286a:	603b      	str	r3, [r7, #0]
  while(__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800286c:	e040      	b.n	80028f0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x92>
  {
    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800286e:	68fb      	ldr	r3, [r7, #12]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	695b      	ldr	r3, [r3, #20]
 8002874:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002878:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800287c:	d11c      	bne.n	80028b8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x5a>
    {
      /* Generate Stop */
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 800287e:	68fb      	ldr	r3, [r7, #12]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	68fa      	ldr	r2, [r7, #12]
 8002884:	6812      	ldr	r2, [r2, #0]
 8002886:	6812      	ldr	r2, [r2, #0]
 8002888:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800288c:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800288e:	68fb      	ldr	r3, [r7, #12]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002896:	615a      	str	r2, [r3, #20]

      hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8002898:	68fb      	ldr	r3, [r7, #12]
 800289a:	2204      	movs	r2, #4
 800289c:	641a      	str	r2, [r3, #64]	; 0x40
      hi2c->PreviousState = I2C_STATE_NONE;
 800289e:	68fb      	ldr	r3, [r7, #12]
 80028a0:	2200      	movs	r2, #0
 80028a2:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State= HAL_I2C_STATE_READY;
 80028a4:	68fb      	ldr	r3, [r7, #12]
 80028a6:	2220      	movs	r2, #32
 80028a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80028ac:	68fb      	ldr	r3, [r7, #12]
 80028ae:	2200      	movs	r2, #0
 80028b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80028b4:	2301      	movs	r3, #1
 80028b6:	e03c      	b.n	8002932 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd4>
    }

    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 80028be:	d017      	beq.n	80028f0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x92>
    {
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	2b00      	cmp	r3, #0
 80028c4:	d007      	beq.n	80028d6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x78>
 80028c6:	f7fd fec9 	bl	800065c <HAL_GetTick>
 80028ca:	4602      	mov	r2, r0
 80028cc:	683b      	ldr	r3, [r7, #0]
 80028ce:	1ad2      	subs	r2, r2, r3
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	429a      	cmp	r2, r3
 80028d4:	d90c      	bls.n	80028f0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x92>
      {
        hi2c->PreviousState = I2C_STATE_NONE;
 80028d6:	68fb      	ldr	r3, [r7, #12]
 80028d8:	2200      	movs	r2, #0
 80028da:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State= HAL_I2C_STATE_READY;
 80028dc:	68fb      	ldr	r3, [r7, #12]
 80028de:	2220      	movs	r2, #32
 80028e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80028e4:	68fb      	ldr	r3, [r7, #12]
 80028e6:	2200      	movs	r2, #0
 80028e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80028ec:	2303      	movs	r3, #3
 80028ee:	e020      	b.n	8002932 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd4>
  while(__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80028f0:	68bb      	ldr	r3, [r7, #8]
 80028f2:	0c1b      	lsrs	r3, r3, #16
 80028f4:	b2db      	uxtb	r3, r3
 80028f6:	2b01      	cmp	r3, #1
 80028f8:	d10c      	bne.n	8002914 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb6>
 80028fa:	68fb      	ldr	r3, [r7, #12]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	695b      	ldr	r3, [r3, #20]
 8002900:	43da      	mvns	r2, r3
 8002902:	68bb      	ldr	r3, [r7, #8]
 8002904:	4013      	ands	r3, r2
 8002906:	b29b      	uxth	r3, r3
 8002908:	2b00      	cmp	r3, #0
 800290a:	bf14      	ite	ne
 800290c:	2301      	movne	r3, #1
 800290e:	2300      	moveq	r3, #0
 8002910:	b2db      	uxtb	r3, r3
 8002912:	e00b      	b.n	800292c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xce>
 8002914:	68fb      	ldr	r3, [r7, #12]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	699b      	ldr	r3, [r3, #24]
 800291a:	43da      	mvns	r2, r3
 800291c:	68bb      	ldr	r3, [r7, #8]
 800291e:	4013      	ands	r3, r2
 8002920:	b29b      	uxth	r3, r3
 8002922:	2b00      	cmp	r3, #0
 8002924:	bf14      	ite	ne
 8002926:	2301      	movne	r3, #1
 8002928:	2300      	moveq	r3, #0
 800292a:	b2db      	uxtb	r3, r3
 800292c:	2b00      	cmp	r3, #0
 800292e:	d19e      	bne.n	800286e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8002930:	2300      	movs	r3, #0
}
 8002932:	4618      	mov	r0, r3
 8002934:	3710      	adds	r7, #16
 8002936:	46bd      	mov	sp, r7
 8002938:	bd80      	pop	{r7, pc}

0800293a <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{    
 800293a:	b580      	push	{r7, lr}
 800293c:	b084      	sub	sp, #16
 800293e:	af00      	add	r7, sp, #0
 8002940:	60f8      	str	r0, [r7, #12]
 8002942:	60b9      	str	r1, [r7, #8]
 8002944:	607a      	str	r2, [r7, #4]
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002946:	e029      	b.n	800299c <I2C_WaitOnTXEFlagUntilTimeout+0x62>
  {
    /* Check if a NACK is detected */
    if(I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002948:	68f8      	ldr	r0, [r7, #12]
 800294a:	f000 f8ba 	bl	8002ac2 <I2C_IsAcknowledgeFailed>
 800294e:	4603      	mov	r3, r0
 8002950:	2b00      	cmp	r3, #0
 8002952:	d001      	beq.n	8002958 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002954:	2301      	movs	r3, #1
 8002956:	e029      	b.n	80029ac <I2C_WaitOnTXEFlagUntilTimeout+0x72>
    }
		
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 8002958:	68bb      	ldr	r3, [r7, #8]
 800295a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800295e:	d01d      	beq.n	800299c <I2C_WaitOnTXEFlagUntilTimeout+0x62>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8002960:	68bb      	ldr	r3, [r7, #8]
 8002962:	2b00      	cmp	r3, #0
 8002964:	d007      	beq.n	8002976 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8002966:	f7fd fe79 	bl	800065c <HAL_GetTick>
 800296a:	4602      	mov	r2, r0
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	1ad2      	subs	r2, r2, r3
 8002970:	68bb      	ldr	r3, [r7, #8]
 8002972:	429a      	cmp	r2, r3
 8002974:	d912      	bls.n	800299c <I2C_WaitOnTXEFlagUntilTimeout+0x62>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002976:	68fb      	ldr	r3, [r7, #12]
 8002978:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800297a:	f043 0220 	orr.w	r2, r3, #32
 800297e:	68fb      	ldr	r3, [r7, #12]
 8002980:	641a      	str	r2, [r3, #64]	; 0x40
        hi2c->PreviousState = I2C_STATE_NONE;
 8002982:	68fb      	ldr	r3, [r7, #12]
 8002984:	2200      	movs	r2, #0
 8002986:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State= HAL_I2C_STATE_READY;
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	2220      	movs	r2, #32
 800298c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	2200      	movs	r2, #0
 8002994:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8002998:	2303      	movs	r3, #3
 800299a:	e007      	b.n	80029ac <I2C_WaitOnTXEFlagUntilTimeout+0x72>
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800299c:	68fb      	ldr	r3, [r7, #12]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	695b      	ldr	r3, [r3, #20]
 80029a2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80029a6:	2b80      	cmp	r3, #128	; 0x80
 80029a8:	d1ce      	bne.n	8002948 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;      
 80029aa:	2300      	movs	r3, #0
}
 80029ac:	4618      	mov	r0, r3
 80029ae:	3710      	adds	r7, #16
 80029b0:	46bd      	mov	sp, r7
 80029b2:	bd80      	pop	{r7, pc}

080029b4 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{  
 80029b4:	b580      	push	{r7, lr}
 80029b6:	b084      	sub	sp, #16
 80029b8:	af00      	add	r7, sp, #0
 80029ba:	60f8      	str	r0, [r7, #12]
 80029bc:	60b9      	str	r1, [r7, #8]
 80029be:	607a      	str	r2, [r7, #4]
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80029c0:	e029      	b.n	8002a16 <I2C_WaitOnBTFFlagUntilTimeout+0x62>
  {
    /* Check if a NACK is detected */
    if(I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80029c2:	68f8      	ldr	r0, [r7, #12]
 80029c4:	f000 f87d 	bl	8002ac2 <I2C_IsAcknowledgeFailed>
 80029c8:	4603      	mov	r3, r0
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d001      	beq.n	80029d2 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80029ce:	2301      	movs	r3, #1
 80029d0:	e029      	b.n	8002a26 <I2C_WaitOnBTFFlagUntilTimeout+0x72>
    }

    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 80029d2:	68bb      	ldr	r3, [r7, #8]
 80029d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80029d8:	d01d      	beq.n	8002a16 <I2C_WaitOnBTFFlagUntilTimeout+0x62>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 80029da:	68bb      	ldr	r3, [r7, #8]
 80029dc:	2b00      	cmp	r3, #0
 80029de:	d007      	beq.n	80029f0 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80029e0:	f7fd fe3c 	bl	800065c <HAL_GetTick>
 80029e4:	4602      	mov	r2, r0
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	1ad2      	subs	r2, r2, r3
 80029ea:	68bb      	ldr	r3, [r7, #8]
 80029ec:	429a      	cmp	r2, r3
 80029ee:	d912      	bls.n	8002a16 <I2C_WaitOnBTFFlagUntilTimeout+0x62>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80029f0:	68fb      	ldr	r3, [r7, #12]
 80029f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029f4:	f043 0220 	orr.w	r2, r3, #32
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	641a      	str	r2, [r3, #64]	; 0x40
        hi2c->PreviousState = I2C_STATE_NONE;
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	2200      	movs	r2, #0
 8002a00:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State= HAL_I2C_STATE_READY;
 8002a02:	68fb      	ldr	r3, [r7, #12]
 8002a04:	2220      	movs	r2, #32
 8002a06:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002a0a:	68fb      	ldr	r3, [r7, #12]
 8002a0c:	2200      	movs	r2, #0
 8002a0e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8002a12:	2303      	movs	r3, #3
 8002a14:	e007      	b.n	8002a26 <I2C_WaitOnBTFFlagUntilTimeout+0x72>
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002a16:	68fb      	ldr	r3, [r7, #12]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	695b      	ldr	r3, [r3, #20]
 8002a1c:	f003 0304 	and.w	r3, r3, #4
 8002a20:	2b04      	cmp	r3, #4
 8002a22:	d1ce      	bne.n	80029c2 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002a24:	2300      	movs	r3, #0
}
 8002a26:	4618      	mov	r0, r3
 8002a28:	3710      	adds	r7, #16
 8002a2a:	46bd      	mov	sp, r7
 8002a2c:	bd80      	pop	{r7, pc}

08002a2e <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{  
 8002a2e:	b580      	push	{r7, lr}
 8002a30:	b084      	sub	sp, #16
 8002a32:	af00      	add	r7, sp, #0
 8002a34:	60f8      	str	r0, [r7, #12]
 8002a36:	60b9      	str	r1, [r7, #8]
 8002a38:	607a      	str	r2, [r7, #4]

  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002a3a:	e036      	b.n	8002aaa <I2C_WaitOnRXNEFlagUntilTimeout+0x7c>
  {
    /* Check if a STOPF is detected */
    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	695b      	ldr	r3, [r3, #20]
 8002a42:	f003 0310 	and.w	r3, r3, #16
 8002a46:	2b10      	cmp	r3, #16
 8002a48:	d114      	bne.n	8002a74 <I2C_WaitOnRXNEFlagUntilTimeout+0x46>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002a4a:	68fb      	ldr	r3, [r7, #12]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	f06f 0210 	mvn.w	r2, #16
 8002a52:	615a      	str	r2, [r3, #20]

      hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002a54:	68fb      	ldr	r3, [r7, #12]
 8002a56:	2200      	movs	r2, #0
 8002a58:	641a      	str	r2, [r3, #64]	; 0x40
      hi2c->PreviousState = I2C_STATE_NONE;
 8002a5a:	68fb      	ldr	r3, [r7, #12]
 8002a5c:	2200      	movs	r2, #0
 8002a5e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State= HAL_I2C_STATE_READY;
 8002a60:	68fb      	ldr	r3, [r7, #12]
 8002a62:	2220      	movs	r2, #32
 8002a64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002a68:	68fb      	ldr	r3, [r7, #12]
 8002a6a:	2200      	movs	r2, #0
 8002a6c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8002a70:	2301      	movs	r3, #1
 8002a72:	e022      	b.n	8002aba <I2C_WaitOnRXNEFlagUntilTimeout+0x8c>
    }

    /* Check for the Timeout */
    if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8002a74:	68bb      	ldr	r3, [r7, #8]
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	d007      	beq.n	8002a8a <I2C_WaitOnRXNEFlagUntilTimeout+0x5c>
 8002a7a:	f7fd fdef 	bl	800065c <HAL_GetTick>
 8002a7e:	4602      	mov	r2, r0
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	1ad2      	subs	r2, r2, r3
 8002a84:	68bb      	ldr	r3, [r7, #8]
 8002a86:	429a      	cmp	r2, r3
 8002a88:	d90f      	bls.n	8002aaa <I2C_WaitOnRXNEFlagUntilTimeout+0x7c>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002a8a:	68fb      	ldr	r3, [r7, #12]
 8002a8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a8e:	f043 0220 	orr.w	r2, r3, #32
 8002a92:	68fb      	ldr	r3, [r7, #12]
 8002a94:	641a      	str	r2, [r3, #64]	; 0x40
      hi2c->State= HAL_I2C_STATE_READY;
 8002a96:	68fb      	ldr	r3, [r7, #12]
 8002a98:	2220      	movs	r2, #32
 8002a9a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002a9e:	68fb      	ldr	r3, [r7, #12]
 8002aa0:	2200      	movs	r2, #0
 8002aa2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_TIMEOUT;
 8002aa6:	2303      	movs	r3, #3
 8002aa8:	e007      	b.n	8002aba <I2C_WaitOnRXNEFlagUntilTimeout+0x8c>
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002aaa:	68fb      	ldr	r3, [r7, #12]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	695b      	ldr	r3, [r3, #20]
 8002ab0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002ab4:	2b40      	cmp	r3, #64	; 0x40
 8002ab6:	d1c1      	bne.n	8002a3c <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8002ab8:	2300      	movs	r3, #0
}
 8002aba:	4618      	mov	r0, r3
 8002abc:	3710      	adds	r7, #16
 8002abe:	46bd      	mov	sp, r7
 8002ac0:	bd80      	pop	{r7, pc}

08002ac2 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8002ac2:	b480      	push	{r7}
 8002ac4:	b083      	sub	sp, #12
 8002ac6:	af00      	add	r7, sp, #0
 8002ac8:	6078      	str	r0, [r7, #4]
  if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	695b      	ldr	r3, [r3, #20]
 8002ad0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002ad4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002ad8:	d114      	bne.n	8002b04 <I2C_IsAcknowledgeFailed+0x42>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002ae2:	615a      	str	r2, [r3, #20]

    hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	2204      	movs	r2, #4
 8002ae8:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->PreviousState = I2C_STATE_NONE;
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	2200      	movs	r2, #0
 8002aee:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State= HAL_I2C_STATE_READY;
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	2220      	movs	r2, #32
 8002af4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	2200      	movs	r2, #0
 8002afc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8002b00:	2301      	movs	r3, #1
 8002b02:	e000      	b.n	8002b06 <I2C_IsAcknowledgeFailed+0x44>
  }
  return HAL_OK;
 8002b04:	2300      	movs	r3, #0
}
 8002b06:	4618      	mov	r0, r3
 8002b08:	370c      	adds	r7, #12
 8002b0a:	46bd      	mov	sp, r7
 8002b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b10:	4770      	bx	lr
	...

08002b14 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002b14:	b580      	push	{r7, lr}
 8002b16:	b086      	sub	sp, #24
 8002b18:	af00      	add	r7, sp, #0
 8002b1a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	2b00      	cmp	r3, #0
 8002b20:	d101      	bne.n	8002b26 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002b22:	2301      	movs	r3, #1
 8002b24:	e22d      	b.n	8002f82 <HAL_RCC_OscConfig+0x46e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	f003 0301 	and.w	r3, r3, #1
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d075      	beq.n	8002c1e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002b32:	4ba3      	ldr	r3, [pc, #652]	; (8002dc0 <HAL_RCC_OscConfig+0x2ac>)
 8002b34:	689b      	ldr	r3, [r3, #8]
 8002b36:	f003 030c 	and.w	r3, r3, #12
 8002b3a:	2b04      	cmp	r3, #4
 8002b3c:	d00c      	beq.n	8002b58 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002b3e:	4ba0      	ldr	r3, [pc, #640]	; (8002dc0 <HAL_RCC_OscConfig+0x2ac>)
 8002b40:	689b      	ldr	r3, [r3, #8]
 8002b42:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002b46:	2b08      	cmp	r3, #8
 8002b48:	d112      	bne.n	8002b70 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002b4a:	4b9d      	ldr	r3, [pc, #628]	; (8002dc0 <HAL_RCC_OscConfig+0x2ac>)
 8002b4c:	685b      	ldr	r3, [r3, #4]
 8002b4e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002b52:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002b56:	d10b      	bne.n	8002b70 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002b58:	4b99      	ldr	r3, [pc, #612]	; (8002dc0 <HAL_RCC_OscConfig+0x2ac>)
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b60:	2b00      	cmp	r3, #0
 8002b62:	d05b      	beq.n	8002c1c <HAL_RCC_OscConfig+0x108>
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	685b      	ldr	r3, [r3, #4]
 8002b68:	2b00      	cmp	r3, #0
 8002b6a:	d157      	bne.n	8002c1c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002b6c:	2301      	movs	r3, #1
 8002b6e:	e208      	b.n	8002f82 <HAL_RCC_OscConfig+0x46e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	685b      	ldr	r3, [r3, #4]
 8002b74:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002b78:	d106      	bne.n	8002b88 <HAL_RCC_OscConfig+0x74>
 8002b7a:	4a91      	ldr	r2, [pc, #580]	; (8002dc0 <HAL_RCC_OscConfig+0x2ac>)
 8002b7c:	4b90      	ldr	r3, [pc, #576]	; (8002dc0 <HAL_RCC_OscConfig+0x2ac>)
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002b84:	6013      	str	r3, [r2, #0]
 8002b86:	e01d      	b.n	8002bc4 <HAL_RCC_OscConfig+0xb0>
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	685b      	ldr	r3, [r3, #4]
 8002b8c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002b90:	d10c      	bne.n	8002bac <HAL_RCC_OscConfig+0x98>
 8002b92:	4a8b      	ldr	r2, [pc, #556]	; (8002dc0 <HAL_RCC_OscConfig+0x2ac>)
 8002b94:	4b8a      	ldr	r3, [pc, #552]	; (8002dc0 <HAL_RCC_OscConfig+0x2ac>)
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002b9c:	6013      	str	r3, [r2, #0]
 8002b9e:	4a88      	ldr	r2, [pc, #544]	; (8002dc0 <HAL_RCC_OscConfig+0x2ac>)
 8002ba0:	4b87      	ldr	r3, [pc, #540]	; (8002dc0 <HAL_RCC_OscConfig+0x2ac>)
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002ba8:	6013      	str	r3, [r2, #0]
 8002baa:	e00b      	b.n	8002bc4 <HAL_RCC_OscConfig+0xb0>
 8002bac:	4a84      	ldr	r2, [pc, #528]	; (8002dc0 <HAL_RCC_OscConfig+0x2ac>)
 8002bae:	4b84      	ldr	r3, [pc, #528]	; (8002dc0 <HAL_RCC_OscConfig+0x2ac>)
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002bb6:	6013      	str	r3, [r2, #0]
 8002bb8:	4a81      	ldr	r2, [pc, #516]	; (8002dc0 <HAL_RCC_OscConfig+0x2ac>)
 8002bba:	4b81      	ldr	r3, [pc, #516]	; (8002dc0 <HAL_RCC_OscConfig+0x2ac>)
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002bc2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	685b      	ldr	r3, [r3, #4]
 8002bc8:	2b00      	cmp	r3, #0
 8002bca:	d013      	beq.n	8002bf4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002bcc:	f7fd fd46 	bl	800065c <HAL_GetTick>
 8002bd0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002bd2:	e008      	b.n	8002be6 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002bd4:	f7fd fd42 	bl	800065c <HAL_GetTick>
 8002bd8:	4602      	mov	r2, r0
 8002bda:	693b      	ldr	r3, [r7, #16]
 8002bdc:	1ad3      	subs	r3, r2, r3
 8002bde:	2b64      	cmp	r3, #100	; 0x64
 8002be0:	d901      	bls.n	8002be6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002be2:	2303      	movs	r3, #3
 8002be4:	e1cd      	b.n	8002f82 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002be6:	4b76      	ldr	r3, [pc, #472]	; (8002dc0 <HAL_RCC_OscConfig+0x2ac>)
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d0f0      	beq.n	8002bd4 <HAL_RCC_OscConfig+0xc0>
 8002bf2:	e014      	b.n	8002c1e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002bf4:	f7fd fd32 	bl	800065c <HAL_GetTick>
 8002bf8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002bfa:	e008      	b.n	8002c0e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002bfc:	f7fd fd2e 	bl	800065c <HAL_GetTick>
 8002c00:	4602      	mov	r2, r0
 8002c02:	693b      	ldr	r3, [r7, #16]
 8002c04:	1ad3      	subs	r3, r2, r3
 8002c06:	2b64      	cmp	r3, #100	; 0x64
 8002c08:	d901      	bls.n	8002c0e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002c0a:	2303      	movs	r3, #3
 8002c0c:	e1b9      	b.n	8002f82 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002c0e:	4b6c      	ldr	r3, [pc, #432]	; (8002dc0 <HAL_RCC_OscConfig+0x2ac>)
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d1f0      	bne.n	8002bfc <HAL_RCC_OscConfig+0xe8>
 8002c1a:	e000      	b.n	8002c1e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002c1c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	f003 0302 	and.w	r3, r3, #2
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d063      	beq.n	8002cf2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002c2a:	4b65      	ldr	r3, [pc, #404]	; (8002dc0 <HAL_RCC_OscConfig+0x2ac>)
 8002c2c:	689b      	ldr	r3, [r3, #8]
 8002c2e:	f003 030c 	and.w	r3, r3, #12
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	d00b      	beq.n	8002c4e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002c36:	4b62      	ldr	r3, [pc, #392]	; (8002dc0 <HAL_RCC_OscConfig+0x2ac>)
 8002c38:	689b      	ldr	r3, [r3, #8]
 8002c3a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002c3e:	2b08      	cmp	r3, #8
 8002c40:	d11c      	bne.n	8002c7c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002c42:	4b5f      	ldr	r3, [pc, #380]	; (8002dc0 <HAL_RCC_OscConfig+0x2ac>)
 8002c44:	685b      	ldr	r3, [r3, #4]
 8002c46:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	d116      	bne.n	8002c7c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002c4e:	4b5c      	ldr	r3, [pc, #368]	; (8002dc0 <HAL_RCC_OscConfig+0x2ac>)
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	f003 0302 	and.w	r3, r3, #2
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d005      	beq.n	8002c66 <HAL_RCC_OscConfig+0x152>
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	68db      	ldr	r3, [r3, #12]
 8002c5e:	2b01      	cmp	r3, #1
 8002c60:	d001      	beq.n	8002c66 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002c62:	2301      	movs	r3, #1
 8002c64:	e18d      	b.n	8002f82 <HAL_RCC_OscConfig+0x46e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002c66:	4956      	ldr	r1, [pc, #344]	; (8002dc0 <HAL_RCC_OscConfig+0x2ac>)
 8002c68:	4b55      	ldr	r3, [pc, #340]	; (8002dc0 <HAL_RCC_OscConfig+0x2ac>)
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	691b      	ldr	r3, [r3, #16]
 8002c74:	00db      	lsls	r3, r3, #3
 8002c76:	4313      	orrs	r3, r2
 8002c78:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002c7a:	e03a      	b.n	8002cf2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	68db      	ldr	r3, [r3, #12]
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	d020      	beq.n	8002cc6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002c84:	4b4f      	ldr	r3, [pc, #316]	; (8002dc4 <HAL_RCC_OscConfig+0x2b0>)
 8002c86:	2201      	movs	r2, #1
 8002c88:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c8a:	f7fd fce7 	bl	800065c <HAL_GetTick>
 8002c8e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002c90:	e008      	b.n	8002ca4 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002c92:	f7fd fce3 	bl	800065c <HAL_GetTick>
 8002c96:	4602      	mov	r2, r0
 8002c98:	693b      	ldr	r3, [r7, #16]
 8002c9a:	1ad3      	subs	r3, r2, r3
 8002c9c:	2b02      	cmp	r3, #2
 8002c9e:	d901      	bls.n	8002ca4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002ca0:	2303      	movs	r3, #3
 8002ca2:	e16e      	b.n	8002f82 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002ca4:	4b46      	ldr	r3, [pc, #280]	; (8002dc0 <HAL_RCC_OscConfig+0x2ac>)
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	f003 0302 	and.w	r3, r3, #2
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	d0f0      	beq.n	8002c92 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002cb0:	4943      	ldr	r1, [pc, #268]	; (8002dc0 <HAL_RCC_OscConfig+0x2ac>)
 8002cb2:	4b43      	ldr	r3, [pc, #268]	; (8002dc0 <HAL_RCC_OscConfig+0x2ac>)
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	691b      	ldr	r3, [r3, #16]
 8002cbe:	00db      	lsls	r3, r3, #3
 8002cc0:	4313      	orrs	r3, r2
 8002cc2:	600b      	str	r3, [r1, #0]
 8002cc4:	e015      	b.n	8002cf2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002cc6:	4b3f      	ldr	r3, [pc, #252]	; (8002dc4 <HAL_RCC_OscConfig+0x2b0>)
 8002cc8:	2200      	movs	r2, #0
 8002cca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ccc:	f7fd fcc6 	bl	800065c <HAL_GetTick>
 8002cd0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002cd2:	e008      	b.n	8002ce6 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002cd4:	f7fd fcc2 	bl	800065c <HAL_GetTick>
 8002cd8:	4602      	mov	r2, r0
 8002cda:	693b      	ldr	r3, [r7, #16]
 8002cdc:	1ad3      	subs	r3, r2, r3
 8002cde:	2b02      	cmp	r3, #2
 8002ce0:	d901      	bls.n	8002ce6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002ce2:	2303      	movs	r3, #3
 8002ce4:	e14d      	b.n	8002f82 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002ce6:	4b36      	ldr	r3, [pc, #216]	; (8002dc0 <HAL_RCC_OscConfig+0x2ac>)
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	f003 0302 	and.w	r3, r3, #2
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	d1f0      	bne.n	8002cd4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	f003 0308 	and.w	r3, r3, #8
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d030      	beq.n	8002d60 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	695b      	ldr	r3, [r3, #20]
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	d016      	beq.n	8002d34 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002d06:	4b30      	ldr	r3, [pc, #192]	; (8002dc8 <HAL_RCC_OscConfig+0x2b4>)
 8002d08:	2201      	movs	r2, #1
 8002d0a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d0c:	f7fd fca6 	bl	800065c <HAL_GetTick>
 8002d10:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002d12:	e008      	b.n	8002d26 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002d14:	f7fd fca2 	bl	800065c <HAL_GetTick>
 8002d18:	4602      	mov	r2, r0
 8002d1a:	693b      	ldr	r3, [r7, #16]
 8002d1c:	1ad3      	subs	r3, r2, r3
 8002d1e:	2b02      	cmp	r3, #2
 8002d20:	d901      	bls.n	8002d26 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002d22:	2303      	movs	r3, #3
 8002d24:	e12d      	b.n	8002f82 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002d26:	4b26      	ldr	r3, [pc, #152]	; (8002dc0 <HAL_RCC_OscConfig+0x2ac>)
 8002d28:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002d2a:	f003 0302 	and.w	r3, r3, #2
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	d0f0      	beq.n	8002d14 <HAL_RCC_OscConfig+0x200>
 8002d32:	e015      	b.n	8002d60 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002d34:	4b24      	ldr	r3, [pc, #144]	; (8002dc8 <HAL_RCC_OscConfig+0x2b4>)
 8002d36:	2200      	movs	r2, #0
 8002d38:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002d3a:	f7fd fc8f 	bl	800065c <HAL_GetTick>
 8002d3e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002d40:	e008      	b.n	8002d54 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002d42:	f7fd fc8b 	bl	800065c <HAL_GetTick>
 8002d46:	4602      	mov	r2, r0
 8002d48:	693b      	ldr	r3, [r7, #16]
 8002d4a:	1ad3      	subs	r3, r2, r3
 8002d4c:	2b02      	cmp	r3, #2
 8002d4e:	d901      	bls.n	8002d54 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8002d50:	2303      	movs	r3, #3
 8002d52:	e116      	b.n	8002f82 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002d54:	4b1a      	ldr	r3, [pc, #104]	; (8002dc0 <HAL_RCC_OscConfig+0x2ac>)
 8002d56:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002d58:	f003 0302 	and.w	r3, r3, #2
 8002d5c:	2b00      	cmp	r3, #0
 8002d5e:	d1f0      	bne.n	8002d42 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	f003 0304 	and.w	r3, r3, #4
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	f000 80a0 	beq.w	8002eae <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002d6e:	2300      	movs	r3, #0
 8002d70:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002d72:	4b13      	ldr	r3, [pc, #76]	; (8002dc0 <HAL_RCC_OscConfig+0x2ac>)
 8002d74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d76:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	d10f      	bne.n	8002d9e <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002d7e:	2300      	movs	r3, #0
 8002d80:	60fb      	str	r3, [r7, #12]
 8002d82:	4a0f      	ldr	r2, [pc, #60]	; (8002dc0 <HAL_RCC_OscConfig+0x2ac>)
 8002d84:	4b0e      	ldr	r3, [pc, #56]	; (8002dc0 <HAL_RCC_OscConfig+0x2ac>)
 8002d86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d88:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002d8c:	6413      	str	r3, [r2, #64]	; 0x40
 8002d8e:	4b0c      	ldr	r3, [pc, #48]	; (8002dc0 <HAL_RCC_OscConfig+0x2ac>)
 8002d90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d92:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002d96:	60fb      	str	r3, [r7, #12]
 8002d98:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8002d9a:	2301      	movs	r3, #1
 8002d9c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d9e:	4b0b      	ldr	r3, [pc, #44]	; (8002dcc <HAL_RCC_OscConfig+0x2b8>)
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002da6:	2b00      	cmp	r3, #0
 8002da8:	d121      	bne.n	8002dee <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002daa:	4a08      	ldr	r2, [pc, #32]	; (8002dcc <HAL_RCC_OscConfig+0x2b8>)
 8002dac:	4b07      	ldr	r3, [pc, #28]	; (8002dcc <HAL_RCC_OscConfig+0x2b8>)
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002db4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002db6:	f7fd fc51 	bl	800065c <HAL_GetTick>
 8002dba:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002dbc:	e011      	b.n	8002de2 <HAL_RCC_OscConfig+0x2ce>
 8002dbe:	bf00      	nop
 8002dc0:	40023800 	.word	0x40023800
 8002dc4:	42470000 	.word	0x42470000
 8002dc8:	42470e80 	.word	0x42470e80
 8002dcc:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002dd0:	f7fd fc44 	bl	800065c <HAL_GetTick>
 8002dd4:	4602      	mov	r2, r0
 8002dd6:	693b      	ldr	r3, [r7, #16]
 8002dd8:	1ad3      	subs	r3, r2, r3
 8002dda:	2b02      	cmp	r3, #2
 8002ddc:	d901      	bls.n	8002de2 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8002dde:	2303      	movs	r3, #3
 8002de0:	e0cf      	b.n	8002f82 <HAL_RCC_OscConfig+0x46e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002de2:	4b6a      	ldr	r3, [pc, #424]	; (8002f8c <HAL_RCC_OscConfig+0x478>)
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	d0f0      	beq.n	8002dd0 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	689b      	ldr	r3, [r3, #8]
 8002df2:	2b01      	cmp	r3, #1
 8002df4:	d106      	bne.n	8002e04 <HAL_RCC_OscConfig+0x2f0>
 8002df6:	4a66      	ldr	r2, [pc, #408]	; (8002f90 <HAL_RCC_OscConfig+0x47c>)
 8002df8:	4b65      	ldr	r3, [pc, #404]	; (8002f90 <HAL_RCC_OscConfig+0x47c>)
 8002dfa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002dfc:	f043 0301 	orr.w	r3, r3, #1
 8002e00:	6713      	str	r3, [r2, #112]	; 0x70
 8002e02:	e01c      	b.n	8002e3e <HAL_RCC_OscConfig+0x32a>
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	689b      	ldr	r3, [r3, #8]
 8002e08:	2b05      	cmp	r3, #5
 8002e0a:	d10c      	bne.n	8002e26 <HAL_RCC_OscConfig+0x312>
 8002e0c:	4a60      	ldr	r2, [pc, #384]	; (8002f90 <HAL_RCC_OscConfig+0x47c>)
 8002e0e:	4b60      	ldr	r3, [pc, #384]	; (8002f90 <HAL_RCC_OscConfig+0x47c>)
 8002e10:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002e12:	f043 0304 	orr.w	r3, r3, #4
 8002e16:	6713      	str	r3, [r2, #112]	; 0x70
 8002e18:	4a5d      	ldr	r2, [pc, #372]	; (8002f90 <HAL_RCC_OscConfig+0x47c>)
 8002e1a:	4b5d      	ldr	r3, [pc, #372]	; (8002f90 <HAL_RCC_OscConfig+0x47c>)
 8002e1c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002e1e:	f043 0301 	orr.w	r3, r3, #1
 8002e22:	6713      	str	r3, [r2, #112]	; 0x70
 8002e24:	e00b      	b.n	8002e3e <HAL_RCC_OscConfig+0x32a>
 8002e26:	4a5a      	ldr	r2, [pc, #360]	; (8002f90 <HAL_RCC_OscConfig+0x47c>)
 8002e28:	4b59      	ldr	r3, [pc, #356]	; (8002f90 <HAL_RCC_OscConfig+0x47c>)
 8002e2a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002e2c:	f023 0301 	bic.w	r3, r3, #1
 8002e30:	6713      	str	r3, [r2, #112]	; 0x70
 8002e32:	4a57      	ldr	r2, [pc, #348]	; (8002f90 <HAL_RCC_OscConfig+0x47c>)
 8002e34:	4b56      	ldr	r3, [pc, #344]	; (8002f90 <HAL_RCC_OscConfig+0x47c>)
 8002e36:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002e38:	f023 0304 	bic.w	r3, r3, #4
 8002e3c:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	689b      	ldr	r3, [r3, #8]
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	d015      	beq.n	8002e72 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e46:	f7fd fc09 	bl	800065c <HAL_GetTick>
 8002e4a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002e4c:	e00a      	b.n	8002e64 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002e4e:	f7fd fc05 	bl	800065c <HAL_GetTick>
 8002e52:	4602      	mov	r2, r0
 8002e54:	693b      	ldr	r3, [r7, #16]
 8002e56:	1ad3      	subs	r3, r2, r3
 8002e58:	f241 3288 	movw	r2, #5000	; 0x1388
 8002e5c:	4293      	cmp	r3, r2
 8002e5e:	d901      	bls.n	8002e64 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8002e60:	2303      	movs	r3, #3
 8002e62:	e08e      	b.n	8002f82 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002e64:	4b4a      	ldr	r3, [pc, #296]	; (8002f90 <HAL_RCC_OscConfig+0x47c>)
 8002e66:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002e68:	f003 0302 	and.w	r3, r3, #2
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	d0ee      	beq.n	8002e4e <HAL_RCC_OscConfig+0x33a>
 8002e70:	e014      	b.n	8002e9c <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002e72:	f7fd fbf3 	bl	800065c <HAL_GetTick>
 8002e76:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002e78:	e00a      	b.n	8002e90 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002e7a:	f7fd fbef 	bl	800065c <HAL_GetTick>
 8002e7e:	4602      	mov	r2, r0
 8002e80:	693b      	ldr	r3, [r7, #16]
 8002e82:	1ad3      	subs	r3, r2, r3
 8002e84:	f241 3288 	movw	r2, #5000	; 0x1388
 8002e88:	4293      	cmp	r3, r2
 8002e8a:	d901      	bls.n	8002e90 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8002e8c:	2303      	movs	r3, #3
 8002e8e:	e078      	b.n	8002f82 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002e90:	4b3f      	ldr	r3, [pc, #252]	; (8002f90 <HAL_RCC_OscConfig+0x47c>)
 8002e92:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002e94:	f003 0302 	and.w	r3, r3, #2
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	d1ee      	bne.n	8002e7a <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002e9c:	7dfb      	ldrb	r3, [r7, #23]
 8002e9e:	2b01      	cmp	r3, #1
 8002ea0:	d105      	bne.n	8002eae <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002ea2:	4a3b      	ldr	r2, [pc, #236]	; (8002f90 <HAL_RCC_OscConfig+0x47c>)
 8002ea4:	4b3a      	ldr	r3, [pc, #232]	; (8002f90 <HAL_RCC_OscConfig+0x47c>)
 8002ea6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ea8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002eac:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	699b      	ldr	r3, [r3, #24]
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d064      	beq.n	8002f80 <HAL_RCC_OscConfig+0x46c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002eb6:	4b36      	ldr	r3, [pc, #216]	; (8002f90 <HAL_RCC_OscConfig+0x47c>)
 8002eb8:	689b      	ldr	r3, [r3, #8]
 8002eba:	f003 030c 	and.w	r3, r3, #12
 8002ebe:	2b08      	cmp	r3, #8
 8002ec0:	d05c      	beq.n	8002f7c <HAL_RCC_OscConfig+0x468>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	699b      	ldr	r3, [r3, #24]
 8002ec6:	2b02      	cmp	r3, #2
 8002ec8:	d141      	bne.n	8002f4e <HAL_RCC_OscConfig+0x43a>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002eca:	4b32      	ldr	r3, [pc, #200]	; (8002f94 <HAL_RCC_OscConfig+0x480>)
 8002ecc:	2200      	movs	r2, #0
 8002ece:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ed0:	f7fd fbc4 	bl	800065c <HAL_GetTick>
 8002ed4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002ed6:	e008      	b.n	8002eea <HAL_RCC_OscConfig+0x3d6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002ed8:	f7fd fbc0 	bl	800065c <HAL_GetTick>
 8002edc:	4602      	mov	r2, r0
 8002ede:	693b      	ldr	r3, [r7, #16]
 8002ee0:	1ad3      	subs	r3, r2, r3
 8002ee2:	2b02      	cmp	r3, #2
 8002ee4:	d901      	bls.n	8002eea <HAL_RCC_OscConfig+0x3d6>
          {
            return HAL_TIMEOUT;
 8002ee6:	2303      	movs	r3, #3
 8002ee8:	e04b      	b.n	8002f82 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002eea:	4b29      	ldr	r3, [pc, #164]	; (8002f90 <HAL_RCC_OscConfig+0x47c>)
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	d1f0      	bne.n	8002ed8 <HAL_RCC_OscConfig+0x3c4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002ef6:	4926      	ldr	r1, [pc, #152]	; (8002f90 <HAL_RCC_OscConfig+0x47c>)
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	69da      	ldr	r2, [r3, #28]
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	6a1b      	ldr	r3, [r3, #32]
 8002f00:	431a      	orrs	r2, r3
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f06:	019b      	lsls	r3, r3, #6
 8002f08:	431a      	orrs	r2, r3
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f0e:	085b      	lsrs	r3, r3, #1
 8002f10:	3b01      	subs	r3, #1
 8002f12:	041b      	lsls	r3, r3, #16
 8002f14:	431a      	orrs	r2, r3
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f1a:	061b      	lsls	r3, r3, #24
 8002f1c:	4313      	orrs	r3, r2
 8002f1e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002f20:	4b1c      	ldr	r3, [pc, #112]	; (8002f94 <HAL_RCC_OscConfig+0x480>)
 8002f22:	2201      	movs	r2, #1
 8002f24:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f26:	f7fd fb99 	bl	800065c <HAL_GetTick>
 8002f2a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002f2c:	e008      	b.n	8002f40 <HAL_RCC_OscConfig+0x42c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002f2e:	f7fd fb95 	bl	800065c <HAL_GetTick>
 8002f32:	4602      	mov	r2, r0
 8002f34:	693b      	ldr	r3, [r7, #16]
 8002f36:	1ad3      	subs	r3, r2, r3
 8002f38:	2b02      	cmp	r3, #2
 8002f3a:	d901      	bls.n	8002f40 <HAL_RCC_OscConfig+0x42c>
          {
            return HAL_TIMEOUT;
 8002f3c:	2303      	movs	r3, #3
 8002f3e:	e020      	b.n	8002f82 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002f40:	4b13      	ldr	r3, [pc, #76]	; (8002f90 <HAL_RCC_OscConfig+0x47c>)
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	d0f0      	beq.n	8002f2e <HAL_RCC_OscConfig+0x41a>
 8002f4c:	e018      	b.n	8002f80 <HAL_RCC_OscConfig+0x46c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002f4e:	4b11      	ldr	r3, [pc, #68]	; (8002f94 <HAL_RCC_OscConfig+0x480>)
 8002f50:	2200      	movs	r2, #0
 8002f52:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f54:	f7fd fb82 	bl	800065c <HAL_GetTick>
 8002f58:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002f5a:	e008      	b.n	8002f6e <HAL_RCC_OscConfig+0x45a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002f5c:	f7fd fb7e 	bl	800065c <HAL_GetTick>
 8002f60:	4602      	mov	r2, r0
 8002f62:	693b      	ldr	r3, [r7, #16]
 8002f64:	1ad3      	subs	r3, r2, r3
 8002f66:	2b02      	cmp	r3, #2
 8002f68:	d901      	bls.n	8002f6e <HAL_RCC_OscConfig+0x45a>
          {
            return HAL_TIMEOUT;
 8002f6a:	2303      	movs	r3, #3
 8002f6c:	e009      	b.n	8002f82 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002f6e:	4b08      	ldr	r3, [pc, #32]	; (8002f90 <HAL_RCC_OscConfig+0x47c>)
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d1f0      	bne.n	8002f5c <HAL_RCC_OscConfig+0x448>
 8002f7a:	e001      	b.n	8002f80 <HAL_RCC_OscConfig+0x46c>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8002f7c:	2301      	movs	r3, #1
 8002f7e:	e000      	b.n	8002f82 <HAL_RCC_OscConfig+0x46e>
    }
  }
  return HAL_OK;
 8002f80:	2300      	movs	r3, #0
}
 8002f82:	4618      	mov	r0, r3
 8002f84:	3718      	adds	r7, #24
 8002f86:	46bd      	mov	sp, r7
 8002f88:	bd80      	pop	{r7, pc}
 8002f8a:	bf00      	nop
 8002f8c:	40007000 	.word	0x40007000
 8002f90:	40023800 	.word	0x40023800
 8002f94:	42470060 	.word	0x42470060

08002f98 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002f98:	b580      	push	{r7, lr}
 8002f9a:	b084      	sub	sp, #16
 8002f9c:	af00      	add	r7, sp, #0
 8002f9e:	6078      	str	r0, [r7, #4]
 8002fa0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	2b00      	cmp	r3, #0
 8002fa6:	d101      	bne.n	8002fac <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002fa8:	2301      	movs	r3, #1
 8002faa:	e0ca      	b.n	8003142 <HAL_RCC_ClockConfig+0x1aa>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002fac:	4b67      	ldr	r3, [pc, #412]	; (800314c <HAL_RCC_ClockConfig+0x1b4>)
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	f003 020f 	and.w	r2, r3, #15
 8002fb4:	683b      	ldr	r3, [r7, #0]
 8002fb6:	429a      	cmp	r2, r3
 8002fb8:	d20c      	bcs.n	8002fd4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002fba:	4b64      	ldr	r3, [pc, #400]	; (800314c <HAL_RCC_ClockConfig+0x1b4>)
 8002fbc:	683a      	ldr	r2, [r7, #0]
 8002fbe:	b2d2      	uxtb	r2, r2
 8002fc0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002fc2:	4b62      	ldr	r3, [pc, #392]	; (800314c <HAL_RCC_ClockConfig+0x1b4>)
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	f003 020f 	and.w	r2, r3, #15
 8002fca:	683b      	ldr	r3, [r7, #0]
 8002fcc:	429a      	cmp	r2, r3
 8002fce:	d001      	beq.n	8002fd4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002fd0:	2301      	movs	r3, #1
 8002fd2:	e0b6      	b.n	8003142 <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	f003 0302 	and.w	r3, r3, #2
 8002fdc:	2b00      	cmp	r3, #0
 8002fde:	d020      	beq.n	8003022 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	f003 0304 	and.w	r3, r3, #4
 8002fe8:	2b00      	cmp	r3, #0
 8002fea:	d005      	beq.n	8002ff8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002fec:	4a58      	ldr	r2, [pc, #352]	; (8003150 <HAL_RCC_ClockConfig+0x1b8>)
 8002fee:	4b58      	ldr	r3, [pc, #352]	; (8003150 <HAL_RCC_ClockConfig+0x1b8>)
 8002ff0:	689b      	ldr	r3, [r3, #8]
 8002ff2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002ff6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	f003 0308 	and.w	r3, r3, #8
 8003000:	2b00      	cmp	r3, #0
 8003002:	d005      	beq.n	8003010 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003004:	4a52      	ldr	r2, [pc, #328]	; (8003150 <HAL_RCC_ClockConfig+0x1b8>)
 8003006:	4b52      	ldr	r3, [pc, #328]	; (8003150 <HAL_RCC_ClockConfig+0x1b8>)
 8003008:	689b      	ldr	r3, [r3, #8]
 800300a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800300e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003010:	494f      	ldr	r1, [pc, #316]	; (8003150 <HAL_RCC_ClockConfig+0x1b8>)
 8003012:	4b4f      	ldr	r3, [pc, #316]	; (8003150 <HAL_RCC_ClockConfig+0x1b8>)
 8003014:	689b      	ldr	r3, [r3, #8]
 8003016:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	689b      	ldr	r3, [r3, #8]
 800301e:	4313      	orrs	r3, r2
 8003020:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	f003 0301 	and.w	r3, r3, #1
 800302a:	2b00      	cmp	r3, #0
 800302c:	d044      	beq.n	80030b8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	685b      	ldr	r3, [r3, #4]
 8003032:	2b01      	cmp	r3, #1
 8003034:	d107      	bne.n	8003046 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003036:	4b46      	ldr	r3, [pc, #280]	; (8003150 <HAL_RCC_ClockConfig+0x1b8>)
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800303e:	2b00      	cmp	r3, #0
 8003040:	d119      	bne.n	8003076 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003042:	2301      	movs	r3, #1
 8003044:	e07d      	b.n	8003142 <HAL_RCC_ClockConfig+0x1aa>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	685b      	ldr	r3, [r3, #4]
 800304a:	2b02      	cmp	r3, #2
 800304c:	d003      	beq.n	8003056 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003052:	2b03      	cmp	r3, #3
 8003054:	d107      	bne.n	8003066 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003056:	4b3e      	ldr	r3, [pc, #248]	; (8003150 <HAL_RCC_ClockConfig+0x1b8>)
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800305e:	2b00      	cmp	r3, #0
 8003060:	d109      	bne.n	8003076 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003062:	2301      	movs	r3, #1
 8003064:	e06d      	b.n	8003142 <HAL_RCC_ClockConfig+0x1aa>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003066:	4b3a      	ldr	r3, [pc, #232]	; (8003150 <HAL_RCC_ClockConfig+0x1b8>)
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	f003 0302 	and.w	r3, r3, #2
 800306e:	2b00      	cmp	r3, #0
 8003070:	d101      	bne.n	8003076 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003072:	2301      	movs	r3, #1
 8003074:	e065      	b.n	8003142 <HAL_RCC_ClockConfig+0x1aa>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003076:	4936      	ldr	r1, [pc, #216]	; (8003150 <HAL_RCC_ClockConfig+0x1b8>)
 8003078:	4b35      	ldr	r3, [pc, #212]	; (8003150 <HAL_RCC_ClockConfig+0x1b8>)
 800307a:	689b      	ldr	r3, [r3, #8]
 800307c:	f023 0203 	bic.w	r2, r3, #3
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	685b      	ldr	r3, [r3, #4]
 8003084:	4313      	orrs	r3, r2
 8003086:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003088:	f7fd fae8 	bl	800065c <HAL_GetTick>
 800308c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800308e:	e00a      	b.n	80030a6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003090:	f7fd fae4 	bl	800065c <HAL_GetTick>
 8003094:	4602      	mov	r2, r0
 8003096:	68fb      	ldr	r3, [r7, #12]
 8003098:	1ad3      	subs	r3, r2, r3
 800309a:	f241 3288 	movw	r2, #5000	; 0x1388
 800309e:	4293      	cmp	r3, r2
 80030a0:	d901      	bls.n	80030a6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80030a2:	2303      	movs	r3, #3
 80030a4:	e04d      	b.n	8003142 <HAL_RCC_ClockConfig+0x1aa>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80030a6:	4b2a      	ldr	r3, [pc, #168]	; (8003150 <HAL_RCC_ClockConfig+0x1b8>)
 80030a8:	689b      	ldr	r3, [r3, #8]
 80030aa:	f003 020c 	and.w	r2, r3, #12
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	685b      	ldr	r3, [r3, #4]
 80030b2:	009b      	lsls	r3, r3, #2
 80030b4:	429a      	cmp	r2, r3
 80030b6:	d1eb      	bne.n	8003090 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80030b8:	4b24      	ldr	r3, [pc, #144]	; (800314c <HAL_RCC_ClockConfig+0x1b4>)
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	f003 020f 	and.w	r2, r3, #15
 80030c0:	683b      	ldr	r3, [r7, #0]
 80030c2:	429a      	cmp	r2, r3
 80030c4:	d90c      	bls.n	80030e0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80030c6:	4b21      	ldr	r3, [pc, #132]	; (800314c <HAL_RCC_ClockConfig+0x1b4>)
 80030c8:	683a      	ldr	r2, [r7, #0]
 80030ca:	b2d2      	uxtb	r2, r2
 80030cc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80030ce:	4b1f      	ldr	r3, [pc, #124]	; (800314c <HAL_RCC_ClockConfig+0x1b4>)
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	f003 020f 	and.w	r2, r3, #15
 80030d6:	683b      	ldr	r3, [r7, #0]
 80030d8:	429a      	cmp	r2, r3
 80030da:	d001      	beq.n	80030e0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80030dc:	2301      	movs	r3, #1
 80030de:	e030      	b.n	8003142 <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	f003 0304 	and.w	r3, r3, #4
 80030e8:	2b00      	cmp	r3, #0
 80030ea:	d008      	beq.n	80030fe <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80030ec:	4918      	ldr	r1, [pc, #96]	; (8003150 <HAL_RCC_ClockConfig+0x1b8>)
 80030ee:	4b18      	ldr	r3, [pc, #96]	; (8003150 <HAL_RCC_ClockConfig+0x1b8>)
 80030f0:	689b      	ldr	r3, [r3, #8]
 80030f2:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	68db      	ldr	r3, [r3, #12]
 80030fa:	4313      	orrs	r3, r2
 80030fc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	f003 0308 	and.w	r3, r3, #8
 8003106:	2b00      	cmp	r3, #0
 8003108:	d009      	beq.n	800311e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800310a:	4911      	ldr	r1, [pc, #68]	; (8003150 <HAL_RCC_ClockConfig+0x1b8>)
 800310c:	4b10      	ldr	r3, [pc, #64]	; (8003150 <HAL_RCC_ClockConfig+0x1b8>)
 800310e:	689b      	ldr	r3, [r3, #8]
 8003110:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	691b      	ldr	r3, [r3, #16]
 8003118:	00db      	lsls	r3, r3, #3
 800311a:	4313      	orrs	r3, r2
 800311c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800311e:	f000 f81d 	bl	800315c <HAL_RCC_GetSysClockFreq>
 8003122:	4601      	mov	r1, r0
 8003124:	4b0a      	ldr	r3, [pc, #40]	; (8003150 <HAL_RCC_ClockConfig+0x1b8>)
 8003126:	689b      	ldr	r3, [r3, #8]
 8003128:	091b      	lsrs	r3, r3, #4
 800312a:	f003 030f 	and.w	r3, r3, #15
 800312e:	4a09      	ldr	r2, [pc, #36]	; (8003154 <HAL_RCC_ClockConfig+0x1bc>)
 8003130:	5cd3      	ldrb	r3, [r2, r3]
 8003132:	fa21 f303 	lsr.w	r3, r1, r3
 8003136:	4a08      	ldr	r2, [pc, #32]	; (8003158 <HAL_RCC_ClockConfig+0x1c0>)
 8003138:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (TICK_INT_PRIORITY);
 800313a:	2000      	movs	r0, #0
 800313c:	f7fd fa4a 	bl	80005d4 <HAL_InitTick>

  return HAL_OK;
 8003140:	2300      	movs	r3, #0
}
 8003142:	4618      	mov	r0, r3
 8003144:	3710      	adds	r7, #16
 8003146:	46bd      	mov	sp, r7
 8003148:	bd80      	pop	{r7, pc}
 800314a:	bf00      	nop
 800314c:	40023c00 	.word	0x40023c00
 8003150:	40023800 	.word	0x40023800
 8003154:	0801147c 	.word	0x0801147c
 8003158:	20000014 	.word	0x20000014

0800315c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800315c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003160:	b08f      	sub	sp, #60	; 0x3c
 8003162:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003164:	2300      	movs	r3, #0
 8003166:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003168:	2300      	movs	r3, #0
 800316a:	637b      	str	r3, [r7, #52]	; 0x34
 800316c:	2300      	movs	r3, #0
 800316e:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t sysclockfreq = 0U;
 8003170:	2300      	movs	r3, #0
 8003172:	633b      	str	r3, [r7, #48]	; 0x30

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003174:	4b62      	ldr	r3, [pc, #392]	; (8003300 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8003176:	689b      	ldr	r3, [r3, #8]
 8003178:	f003 030c 	and.w	r3, r3, #12
 800317c:	2b04      	cmp	r3, #4
 800317e:	d007      	beq.n	8003190 <HAL_RCC_GetSysClockFreq+0x34>
 8003180:	2b08      	cmp	r3, #8
 8003182:	d008      	beq.n	8003196 <HAL_RCC_GetSysClockFreq+0x3a>
 8003184:	2b00      	cmp	r3, #0
 8003186:	f040 80b2 	bne.w	80032ee <HAL_RCC_GetSysClockFreq+0x192>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800318a:	4b5e      	ldr	r3, [pc, #376]	; (8003304 <HAL_RCC_GetSysClockFreq+0x1a8>)
 800318c:	633b      	str	r3, [r7, #48]	; 0x30
       break;
 800318e:	e0b1      	b.n	80032f4 <HAL_RCC_GetSysClockFreq+0x198>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003190:	4b5d      	ldr	r3, [pc, #372]	; (8003308 <HAL_RCC_GetSysClockFreq+0x1ac>)
 8003192:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8003194:	e0ae      	b.n	80032f4 <HAL_RCC_GetSysClockFreq+0x198>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003196:	4b5a      	ldr	r3, [pc, #360]	; (8003300 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8003198:	685b      	ldr	r3, [r3, #4]
 800319a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800319e:	62fb      	str	r3, [r7, #44]	; 0x2c
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80031a0:	4b57      	ldr	r3, [pc, #348]	; (8003300 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80031a2:	685b      	ldr	r3, [r3, #4]
 80031a4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	d04e      	beq.n	800324a <HAL_RCC_GetSysClockFreq+0xee>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80031ac:	4b54      	ldr	r3, [pc, #336]	; (8003300 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80031ae:	685b      	ldr	r3, [r3, #4]
 80031b0:	099b      	lsrs	r3, r3, #6
 80031b2:	f04f 0400 	mov.w	r4, #0
 80031b6:	f240 11ff 	movw	r1, #511	; 0x1ff
 80031ba:	f04f 0200 	mov.w	r2, #0
 80031be:	ea01 0103 	and.w	r1, r1, r3
 80031c2:	ea02 0204 	and.w	r2, r2, r4
 80031c6:	460b      	mov	r3, r1
 80031c8:	4614      	mov	r4, r2
 80031ca:	0160      	lsls	r0, r4, #5
 80031cc:	6278      	str	r0, [r7, #36]	; 0x24
 80031ce:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80031d0:	ea40 60d3 	orr.w	r0, r0, r3, lsr #27
 80031d4:	6278      	str	r0, [r7, #36]	; 0x24
 80031d6:	015b      	lsls	r3, r3, #5
 80031d8:	623b      	str	r3, [r7, #32]
 80031da:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
 80031de:	1a5b      	subs	r3, r3, r1
 80031e0:	eb64 0402 	sbc.w	r4, r4, r2
 80031e4:	ea4f 1984 	mov.w	r9, r4, lsl #6
 80031e8:	ea49 6993 	orr.w	r9, r9, r3, lsr #26
 80031ec:	ea4f 1883 	mov.w	r8, r3, lsl #6
 80031f0:	ebb8 0803 	subs.w	r8, r8, r3
 80031f4:	eb69 0904 	sbc.w	r9, r9, r4
 80031f8:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80031fc:	61fb      	str	r3, [r7, #28]
 80031fe:	69fb      	ldr	r3, [r7, #28]
 8003200:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003204:	61fb      	str	r3, [r7, #28]
 8003206:	ea4f 03c8 	mov.w	r3, r8, lsl #3
 800320a:	61bb      	str	r3, [r7, #24]
 800320c:	e9d7 8906 	ldrd	r8, r9, [r7, #24]
 8003210:	eb18 0801 	adds.w	r8, r8, r1
 8003214:	eb49 0902 	adc.w	r9, r9, r2
 8003218:	ea4f 2349 	mov.w	r3, r9, lsl #9
 800321c:	617b      	str	r3, [r7, #20]
 800321e:	697b      	ldr	r3, [r7, #20]
 8003220:	ea43 53d8 	orr.w	r3, r3, r8, lsr #23
 8003224:	617b      	str	r3, [r7, #20]
 8003226:	ea4f 2348 	mov.w	r3, r8, lsl #9
 800322a:	613b      	str	r3, [r7, #16]
 800322c:	e9d7 8904 	ldrd	r8, r9, [r7, #16]
 8003230:	4640      	mov	r0, r8
 8003232:	4649      	mov	r1, r9
 8003234:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003236:	f04f 0400 	mov.w	r4, #0
 800323a:	461a      	mov	r2, r3
 800323c:	4623      	mov	r3, r4
 800323e:	f7fd f81f 	bl	8000280 <__aeabi_uldivmod>
 8003242:	4603      	mov	r3, r0
 8003244:	460c      	mov	r4, r1
 8003246:	637b      	str	r3, [r7, #52]	; 0x34
 8003248:	e043      	b.n	80032d2 <HAL_RCC_GetSysClockFreq+0x176>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800324a:	4b2d      	ldr	r3, [pc, #180]	; (8003300 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800324c:	685b      	ldr	r3, [r3, #4]
 800324e:	099b      	lsrs	r3, r3, #6
 8003250:	f04f 0400 	mov.w	r4, #0
 8003254:	f240 11ff 	movw	r1, #511	; 0x1ff
 8003258:	f04f 0200 	mov.w	r2, #0
 800325c:	ea01 0103 	and.w	r1, r1, r3
 8003260:	ea02 0204 	and.w	r2, r2, r4
 8003264:	460b      	mov	r3, r1
 8003266:	4614      	mov	r4, r2
 8003268:	0160      	lsls	r0, r4, #5
 800326a:	60f8      	str	r0, [r7, #12]
 800326c:	68f8      	ldr	r0, [r7, #12]
 800326e:	ea40 60d3 	orr.w	r0, r0, r3, lsr #27
 8003272:	60f8      	str	r0, [r7, #12]
 8003274:	015b      	lsls	r3, r3, #5
 8003276:	60bb      	str	r3, [r7, #8]
 8003278:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 800327c:	1a5b      	subs	r3, r3, r1
 800327e:	eb64 0402 	sbc.w	r4, r4, r2
 8003282:	01a6      	lsls	r6, r4, #6
 8003284:	ea46 6693 	orr.w	r6, r6, r3, lsr #26
 8003288:	019d      	lsls	r5, r3, #6
 800328a:	1aed      	subs	r5, r5, r3
 800328c:	eb66 0604 	sbc.w	r6, r6, r4
 8003290:	00f3      	lsls	r3, r6, #3
 8003292:	607b      	str	r3, [r7, #4]
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	ea43 7355 	orr.w	r3, r3, r5, lsr #29
 800329a:	607b      	str	r3, [r7, #4]
 800329c:	00eb      	lsls	r3, r5, #3
 800329e:	603b      	str	r3, [r7, #0]
 80032a0:	e897 0060 	ldmia.w	r7, {r5, r6}
 80032a4:	186d      	adds	r5, r5, r1
 80032a6:	eb46 0602 	adc.w	r6, r6, r2
 80032aa:	ea4f 2b86 	mov.w	fp, r6, lsl #10
 80032ae:	ea4b 5b95 	orr.w	fp, fp, r5, lsr #22
 80032b2:	ea4f 2a85 	mov.w	sl, r5, lsl #10
 80032b6:	4655      	mov	r5, sl
 80032b8:	465e      	mov	r6, fp
 80032ba:	4628      	mov	r0, r5
 80032bc:	4631      	mov	r1, r6
 80032be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80032c0:	f04f 0400 	mov.w	r4, #0
 80032c4:	461a      	mov	r2, r3
 80032c6:	4623      	mov	r3, r4
 80032c8:	f7fc ffda 	bl	8000280 <__aeabi_uldivmod>
 80032cc:	4603      	mov	r3, r0
 80032ce:	460c      	mov	r4, r1
 80032d0:	637b      	str	r3, [r7, #52]	; 0x34
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80032d2:	4b0b      	ldr	r3, [pc, #44]	; (8003300 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80032d4:	685b      	ldr	r3, [r3, #4]
 80032d6:	0c1b      	lsrs	r3, r3, #16
 80032d8:	f003 0303 	and.w	r3, r3, #3
 80032dc:	3301      	adds	r3, #1
 80032de:	005b      	lsls	r3, r3, #1
 80032e0:	62bb      	str	r3, [r7, #40]	; 0x28

      sysclockfreq = pllvco/pllp;
 80032e2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80032e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80032e6:	fbb2 f3f3 	udiv	r3, r2, r3
 80032ea:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80032ec:	e002      	b.n	80032f4 <HAL_RCC_GetSysClockFreq+0x198>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80032ee:	4b05      	ldr	r3, [pc, #20]	; (8003304 <HAL_RCC_GetSysClockFreq+0x1a8>)
 80032f0:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80032f2:	bf00      	nop
    }
  }
  return sysclockfreq;
 80032f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 80032f6:	4618      	mov	r0, r3
 80032f8:	373c      	adds	r7, #60	; 0x3c
 80032fa:	46bd      	mov	sp, r7
 80032fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003300:	40023800 	.word	0x40023800
 8003304:	00f42400 	.word	0x00f42400
 8003308:	007a1200 	.word	0x007a1200

0800330c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800330c:	b480      	push	{r7}
 800330e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003310:	4b03      	ldr	r3, [pc, #12]	; (8003320 <HAL_RCC_GetHCLKFreq+0x14>)
 8003312:	681b      	ldr	r3, [r3, #0]
}
 8003314:	4618      	mov	r0, r3
 8003316:	46bd      	mov	sp, r7
 8003318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800331c:	4770      	bx	lr
 800331e:	bf00      	nop
 8003320:	20000014 	.word	0x20000014

08003324 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003324:	b580      	push	{r7, lr}
 8003326:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003328:	f7ff fff0 	bl	800330c <HAL_RCC_GetHCLKFreq>
 800332c:	4601      	mov	r1, r0
 800332e:	4b05      	ldr	r3, [pc, #20]	; (8003344 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003330:	689b      	ldr	r3, [r3, #8]
 8003332:	0a9b      	lsrs	r3, r3, #10
 8003334:	f003 0307 	and.w	r3, r3, #7
 8003338:	4a03      	ldr	r2, [pc, #12]	; (8003348 <HAL_RCC_GetPCLK1Freq+0x24>)
 800333a:	5cd3      	ldrb	r3, [r2, r3]
 800333c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003340:	4618      	mov	r0, r3
 8003342:	bd80      	pop	{r7, pc}
 8003344:	40023800 	.word	0x40023800
 8003348:	0801148c 	.word	0x0801148c

0800334c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800334c:	b580      	push	{r7, lr}
 800334e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003350:	f7ff ffdc 	bl	800330c <HAL_RCC_GetHCLKFreq>
 8003354:	4601      	mov	r1, r0
 8003356:	4b05      	ldr	r3, [pc, #20]	; (800336c <HAL_RCC_GetPCLK2Freq+0x20>)
 8003358:	689b      	ldr	r3, [r3, #8]
 800335a:	0b5b      	lsrs	r3, r3, #13
 800335c:	f003 0307 	and.w	r3, r3, #7
 8003360:	4a03      	ldr	r2, [pc, #12]	; (8003370 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003362:	5cd3      	ldrb	r3, [r2, r3]
 8003364:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003368:	4618      	mov	r0, r3
 800336a:	bd80      	pop	{r7, pc}
 800336c:	40023800 	.word	0x40023800
 8003370:	0801148c 	.word	0x0801148c

08003374 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003374:	b580      	push	{r7, lr}
 8003376:	b082      	sub	sp, #8
 8003378:	af00      	add	r7, sp, #0
 800337a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if(hspi == NULL)
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	2b00      	cmp	r3, #0
 8003380:	d101      	bne.n	8003386 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003382:	2301      	movs	r3, #1
 8003384:	e055      	b.n	8003432 <HAL_SPI_Init+0xbe>
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	2200      	movs	r2, #0
 800338a:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if(hspi->State == HAL_SPI_STATE_RESET)
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003392:	b2db      	uxtb	r3, r3
 8003394:	2b00      	cmp	r3, #0
 8003396:	d106      	bne.n	80033a6 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	2200      	movs	r2, #0
 800339c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80033a0:	6878      	ldr	r0, [r7, #4]
 80033a2:	f001 ff03 	bl	80051ac <HAL_SPI_MspInit>
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	2202      	movs	r2, #2
 80033aa:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	687a      	ldr	r2, [r7, #4]
 80033b4:	6812      	ldr	r2, [r2, #0]
 80033b6:	6812      	ldr	r2, [r2, #0]
 80033b8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80033bc:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	687a      	ldr	r2, [r7, #4]
 80033c4:	6851      	ldr	r1, [r2, #4]
 80033c6:	687a      	ldr	r2, [r7, #4]
 80033c8:	6892      	ldr	r2, [r2, #8]
 80033ca:	4311      	orrs	r1, r2
 80033cc:	687a      	ldr	r2, [r7, #4]
 80033ce:	68d2      	ldr	r2, [r2, #12]
 80033d0:	4311      	orrs	r1, r2
 80033d2:	687a      	ldr	r2, [r7, #4]
 80033d4:	6912      	ldr	r2, [r2, #16]
 80033d6:	4311      	orrs	r1, r2
 80033d8:	687a      	ldr	r2, [r7, #4]
 80033da:	6952      	ldr	r2, [r2, #20]
 80033dc:	4311      	orrs	r1, r2
 80033de:	687a      	ldr	r2, [r7, #4]
 80033e0:	6992      	ldr	r2, [r2, #24]
 80033e2:	f402 7200 	and.w	r2, r2, #512	; 0x200
 80033e6:	4311      	orrs	r1, r2
 80033e8:	687a      	ldr	r2, [r7, #4]
 80033ea:	69d2      	ldr	r2, [r2, #28]
 80033ec:	4311      	orrs	r1, r2
 80033ee:	687a      	ldr	r2, [r7, #4]
 80033f0:	6a12      	ldr	r2, [r2, #32]
 80033f2:	4311      	orrs	r1, r2
 80033f4:	687a      	ldr	r2, [r7, #4]
 80033f6:	6a92      	ldr	r2, [r2, #40]	; 0x28
 80033f8:	430a      	orrs	r2, r1
 80033fa:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation) );

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	687a      	ldr	r2, [r7, #4]
 8003402:	6992      	ldr	r2, [r2, #24]
 8003404:	0c12      	lsrs	r2, r2, #16
 8003406:	f002 0104 	and.w	r1, r2, #4
 800340a:	687a      	ldr	r2, [r7, #4]
 800340c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800340e:	430a      	orrs	r2, r1
 8003410:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	687a      	ldr	r2, [r7, #4]
 8003418:	6812      	ldr	r2, [r2, #0]
 800341a:	69d2      	ldr	r2, [r2, #28]
 800341c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003420:	61da      	str	r2, [r3, #28]
#endif /* USE_SPI_CRC */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	2200      	movs	r2, #0
 8003426:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	2201      	movs	r2, #1
 800342c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8003430:	2300      	movs	r3, #0
}
 8003432:	4618      	mov	r0, r3
 8003434:	3708      	adds	r7, #8
 8003436:	46bd      	mov	sp, r7
 8003438:	bd80      	pop	{r7, pc}

0800343a <HAL_UART_Init>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800343a:	b580      	push	{r7, lr}
 800343c:	b082      	sub	sp, #8
 800343e:	af00      	add	r7, sp, #0
 8003440:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if(huart == NULL)
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	2b00      	cmp	r3, #0
 8003446:	d101      	bne.n	800344c <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003448:	2301      	movs	r3, #1
 800344a:	e03f      	b.n	80034cc <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
  
  if(huart->gState == HAL_UART_STATE_RESET)
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003452:	b2db      	uxtb	r3, r3
 8003454:	2b00      	cmp	r3, #0
 8003456:	d106      	bne.n	8003466 <HAL_UART_Init+0x2c>
  {  
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	2200      	movs	r2, #0
 800345c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    /* Init the low level hardware */
    HAL_UART_MspInit(huart);
 8003460:	6878      	ldr	r0, [r7, #4]
 8003462:	f002 f857 	bl	8005514 <HAL_UART_MspInit>
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	2224      	movs	r2, #36	; 0x24
 800346a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	687a      	ldr	r2, [r7, #4]
 8003474:	6812      	ldr	r2, [r2, #0]
 8003476:	68d2      	ldr	r2, [r2, #12]
 8003478:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800347c:	60da      	str	r2, [r3, #12]
  
  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800347e:	6878      	ldr	r0, [r7, #4]
 8003480:	f000 fd4c 	bl	8003f1c <UART_SetConfig>
  
  /* In asynchronous mode, the following bits must be kept cleared: 
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	687a      	ldr	r2, [r7, #4]
 800348a:	6812      	ldr	r2, [r2, #0]
 800348c:	6912      	ldr	r2, [r2, #16]
 800348e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003492:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	687a      	ldr	r2, [r7, #4]
 800349a:	6812      	ldr	r2, [r2, #0]
 800349c:	6952      	ldr	r2, [r2, #20]
 800349e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80034a2:	615a      	str	r2, [r3, #20]
  
  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	687a      	ldr	r2, [r7, #4]
 80034aa:	6812      	ldr	r2, [r2, #0]
 80034ac:	68d2      	ldr	r2, [r2, #12]
 80034ae:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80034b2:	60da      	str	r2, [r3, #12]
  
  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	2200      	movs	r2, #0
 80034b8:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	2220      	movs	r2, #32
 80034be:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	2220      	movs	r2, #32
 80034c6:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
  
  return HAL_OK;
 80034ca:	2300      	movs	r3, #0
}
 80034cc:	4618      	mov	r0, r3
 80034ce:	3708      	adds	r7, #8
 80034d0:	46bd      	mov	sp, r7
 80034d2:	bd80      	pop	{r7, pc}

080034d4 <HAL_UART_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80034d4:	b580      	push	{r7, lr}
 80034d6:	b088      	sub	sp, #32
 80034d8:	af02      	add	r7, sp, #8
 80034da:	60f8      	str	r0, [r7, #12]
 80034dc:	60b9      	str	r1, [r7, #8]
 80034de:	603b      	str	r3, [r7, #0]
 80034e0:	4613      	mov	r3, r2
 80034e2:	80fb      	strh	r3, [r7, #6]
  uint16_t* tmp;
  uint32_t tickstart = 0U;
 80034e4:	2300      	movs	r3, #0
 80034e6:	617b      	str	r3, [r7, #20]
  
  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY) 
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80034ee:	b2db      	uxtb	r3, r3
 80034f0:	2b20      	cmp	r3, #32
 80034f2:	f040 8082 	bne.w	80035fa <HAL_UART_Transmit+0x126>
  {
    if((pData == NULL ) || (Size == 0)) 
 80034f6:	68bb      	ldr	r3, [r7, #8]
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	d002      	beq.n	8003502 <HAL_UART_Transmit+0x2e>
 80034fc:	88fb      	ldrh	r3, [r7, #6]
 80034fe:	2b00      	cmp	r3, #0
 8003500:	d101      	bne.n	8003506 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 8003502:	2301      	movs	r3, #1
 8003504:	e07a      	b.n	80035fc <HAL_UART_Transmit+0x128>
    }
    
    /* Process Locked */
    __HAL_LOCK(huart);
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800350c:	2b01      	cmp	r3, #1
 800350e:	d101      	bne.n	8003514 <HAL_UART_Transmit+0x40>
 8003510:	2302      	movs	r3, #2
 8003512:	e073      	b.n	80035fc <HAL_UART_Transmit+0x128>
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	2201      	movs	r2, #1
 8003518:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	2200      	movs	r2, #0
 8003520:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003522:	68fb      	ldr	r3, [r7, #12]
 8003524:	2221      	movs	r2, #33	; 0x21
 8003526:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
	
    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 800352a:	f7fd f897 	bl	800065c <HAL_GetTick>
 800352e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	88fa      	ldrh	r2, [r7, #6]
 8003534:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	88fa      	ldrh	r2, [r7, #6]
 800353a:	84da      	strh	r2, [r3, #38]	; 0x26
    while(huart->TxXferCount > 0U)
 800353c:	e041      	b.n	80035c2 <HAL_UART_Transmit+0xee>
    {
      huart->TxXferCount--;
 800353e:	68fb      	ldr	r3, [r7, #12]
 8003540:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003542:	b29b      	uxth	r3, r3
 8003544:	3b01      	subs	r3, #1
 8003546:	b29a      	uxth	r2, r3
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	84da      	strh	r2, [r3, #38]	; 0x26
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	689b      	ldr	r3, [r3, #8]
 8003550:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003554:	d121      	bne.n	800359a <HAL_UART_Transmit+0xc6>
      {
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003556:	683b      	ldr	r3, [r7, #0]
 8003558:	9300      	str	r3, [sp, #0]
 800355a:	697b      	ldr	r3, [r7, #20]
 800355c:	2200      	movs	r2, #0
 800355e:	2180      	movs	r1, #128	; 0x80
 8003560:	68f8      	ldr	r0, [r7, #12]
 8003562:	f000 fb63 	bl	8003c2c <UART_WaitOnFlagUntilTimeout>
 8003566:	4603      	mov	r3, r0
 8003568:	2b00      	cmp	r3, #0
 800356a:	d001      	beq.n	8003570 <HAL_UART_Transmit+0x9c>
        { 
          return HAL_TIMEOUT;
 800356c:	2303      	movs	r3, #3
 800356e:	e045      	b.n	80035fc <HAL_UART_Transmit+0x128>
        }
        tmp = (uint16_t*) pData;
 8003570:	68bb      	ldr	r3, [r7, #8]
 8003572:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	693a      	ldr	r2, [r7, #16]
 800357a:	8812      	ldrh	r2, [r2, #0]
 800357c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003580:	605a      	str	r2, [r3, #4]
        if(huart->Init.Parity == UART_PARITY_NONE)
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	691b      	ldr	r3, [r3, #16]
 8003586:	2b00      	cmp	r3, #0
 8003588:	d103      	bne.n	8003592 <HAL_UART_Transmit+0xbe>
        {
          pData +=2U;
 800358a:	68bb      	ldr	r3, [r7, #8]
 800358c:	3302      	adds	r3, #2
 800358e:	60bb      	str	r3, [r7, #8]
 8003590:	e017      	b.n	80035c2 <HAL_UART_Transmit+0xee>
        }
        else
        { 
          pData +=1U;
 8003592:	68bb      	ldr	r3, [r7, #8]
 8003594:	3301      	adds	r3, #1
 8003596:	60bb      	str	r3, [r7, #8]
 8003598:	e013      	b.n	80035c2 <HAL_UART_Transmit+0xee>
        }
      } 
      else
      {
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800359a:	683b      	ldr	r3, [r7, #0]
 800359c:	9300      	str	r3, [sp, #0]
 800359e:	697b      	ldr	r3, [r7, #20]
 80035a0:	2200      	movs	r2, #0
 80035a2:	2180      	movs	r1, #128	; 0x80
 80035a4:	68f8      	ldr	r0, [r7, #12]
 80035a6:	f000 fb41 	bl	8003c2c <UART_WaitOnFlagUntilTimeout>
 80035aa:	4603      	mov	r3, r0
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	d001      	beq.n	80035b4 <HAL_UART_Transmit+0xe0>
        {
          return HAL_TIMEOUT;
 80035b0:	2303      	movs	r3, #3
 80035b2:	e023      	b.n	80035fc <HAL_UART_Transmit+0x128>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	681a      	ldr	r2, [r3, #0]
 80035b8:	68bb      	ldr	r3, [r7, #8]
 80035ba:	1c59      	adds	r1, r3, #1
 80035bc:	60b9      	str	r1, [r7, #8]
 80035be:	781b      	ldrb	r3, [r3, #0]
 80035c0:	6053      	str	r3, [r2, #4]
    while(huart->TxXferCount > 0U)
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80035c6:	b29b      	uxth	r3, r3
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d1b8      	bne.n	800353e <HAL_UART_Transmit+0x6a>
      } 
    }
    
    if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80035cc:	683b      	ldr	r3, [r7, #0]
 80035ce:	9300      	str	r3, [sp, #0]
 80035d0:	697b      	ldr	r3, [r7, #20]
 80035d2:	2200      	movs	r2, #0
 80035d4:	2140      	movs	r1, #64	; 0x40
 80035d6:	68f8      	ldr	r0, [r7, #12]
 80035d8:	f000 fb28 	bl	8003c2c <UART_WaitOnFlagUntilTimeout>
 80035dc:	4603      	mov	r3, r0
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d001      	beq.n	80035e6 <HAL_UART_Transmit+0x112>
    { 
      return HAL_TIMEOUT;
 80035e2:	2303      	movs	r3, #3
 80035e4:	e00a      	b.n	80035fc <HAL_UART_Transmit+0x128>
    }
    
    /* At end of Tx process, restore huart->gState to Ready */
      huart->gState = HAL_UART_STATE_READY;
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	2220      	movs	r2, #32
 80035ea:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    
    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	2200      	movs	r2, #0
 80035f2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    
    return HAL_OK;
 80035f6:	2300      	movs	r3, #0
 80035f8:	e000      	b.n	80035fc <HAL_UART_Transmit+0x128>
  }
  else
  {
    return HAL_BUSY;
 80035fa:	2302      	movs	r3, #2
  }
}
 80035fc:	4618      	mov	r0, r3
 80035fe:	3718      	adds	r7, #24
 8003600:	46bd      	mov	sp, r7
 8003602:	bd80      	pop	{r7, pc}

08003604 <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003604:	b480      	push	{r7}
 8003606:	b085      	sub	sp, #20
 8003608:	af00      	add	r7, sp, #0
 800360a:	60f8      	str	r0, [r7, #12]
 800360c:	60b9      	str	r1, [r7, #8]
 800360e:	4613      	mov	r3, r2
 8003610:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY)
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003618:	b2db      	uxtb	r3, r3
 800361a:	2b20      	cmp	r3, #32
 800361c:	d130      	bne.n	8003680 <HAL_UART_Transmit_IT+0x7c>
  {
    if((pData == NULL ) || (Size == 0)) 
 800361e:	68bb      	ldr	r3, [r7, #8]
 8003620:	2b00      	cmp	r3, #0
 8003622:	d002      	beq.n	800362a <HAL_UART_Transmit_IT+0x26>
 8003624:	88fb      	ldrh	r3, [r7, #6]
 8003626:	2b00      	cmp	r3, #0
 8003628:	d101      	bne.n	800362e <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 800362a:	2301      	movs	r3, #1
 800362c:	e029      	b.n	8003682 <HAL_UART_Transmit_IT+0x7e>
    }
    
    /* Process Locked */
    __HAL_LOCK(huart);
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003634:	2b01      	cmp	r3, #1
 8003636:	d101      	bne.n	800363c <HAL_UART_Transmit_IT+0x38>
 8003638:	2302      	movs	r3, #2
 800363a:	e022      	b.n	8003682 <HAL_UART_Transmit_IT+0x7e>
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	2201      	movs	r2, #1
 8003640:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    
    huart->pTxBuffPtr = pData;
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	68ba      	ldr	r2, [r7, #8]
 8003648:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	88fa      	ldrh	r2, [r7, #6]
 800364e:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	88fa      	ldrh	r2, [r7, #6]
 8003654:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003656:	68fb      	ldr	r3, [r7, #12]
 8003658:	2200      	movs	r2, #0
 800365a:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	2221      	movs	r2, #33	; 0x21
 8003660:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	2200      	movs	r2, #0
 8003668:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Transmit data register empty Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	68fa      	ldr	r2, [r7, #12]
 8003672:	6812      	ldr	r2, [r2, #0]
 8003674:	68d2      	ldr	r2, [r2, #12]
 8003676:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800367a:	60da      	str	r2, [r3, #12]
    
    return HAL_OK;
 800367c:	2300      	movs	r3, #0
 800367e:	e000      	b.n	8003682 <HAL_UART_Transmit_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;   
 8003680:	2302      	movs	r3, #2
  }
}
 8003682:	4618      	mov	r0, r3
 8003684:	3714      	adds	r7, #20
 8003686:	46bd      	mov	sp, r7
 8003688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800368c:	4770      	bx	lr

0800368e <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800368e:	b480      	push	{r7}
 8003690:	b085      	sub	sp, #20
 8003692:	af00      	add	r7, sp, #0
 8003694:	60f8      	str	r0, [r7, #12]
 8003696:	60b9      	str	r1, [r7, #8]
 8003698:	4613      	mov	r3, r2
 800369a:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */ 
  if(huart->RxState == HAL_UART_STATE_READY)
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80036a2:	b2db      	uxtb	r3, r3
 80036a4:	2b20      	cmp	r3, #32
 80036a6:	d138      	bne.n	800371a <HAL_UART_Receive_IT+0x8c>
  {
    if((pData == NULL ) || (Size == 0)) 
 80036a8:	68bb      	ldr	r3, [r7, #8]
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	d002      	beq.n	80036b4 <HAL_UART_Receive_IT+0x26>
 80036ae:	88fb      	ldrh	r3, [r7, #6]
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	d101      	bne.n	80036b8 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80036b4:	2301      	movs	r3, #1
 80036b6:	e031      	b.n	800371c <HAL_UART_Receive_IT+0x8e>
    }
    
    /* Process Locked */
    __HAL_LOCK(huart);
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80036be:	2b01      	cmp	r3, #1
 80036c0:	d101      	bne.n	80036c6 <HAL_UART_Receive_IT+0x38>
 80036c2:	2302      	movs	r3, #2
 80036c4:	e02a      	b.n	800371c <HAL_UART_Receive_IT+0x8e>
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	2201      	movs	r2, #1
 80036ca:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    
    huart->pRxBuffPtr = pData;
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	68ba      	ldr	r2, [r7, #8]
 80036d2:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	88fa      	ldrh	r2, [r7, #6]
 80036d8:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	88fa      	ldrh	r2, [r7, #6]
 80036de:	85da      	strh	r2, [r3, #46]	; 0x2e
    
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	2200      	movs	r2, #0
 80036e4:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	2222      	movs	r2, #34	; 0x22
 80036ea:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
    
    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80036ee:	68fb      	ldr	r3, [r7, #12]
 80036f0:	2200      	movs	r2, #0
 80036f2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
        
    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80036f6:	68fb      	ldr	r3, [r7, #12]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	68fa      	ldr	r2, [r7, #12]
 80036fc:	6812      	ldr	r2, [r2, #0]
 80036fe:	6952      	ldr	r2, [r2, #20]
 8003700:	f042 0201 	orr.w	r2, r2, #1
 8003704:	615a      	str	r2, [r3, #20]

    /* Enable the UART Parity Error and Data Register not empty Interrupts */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	68fa      	ldr	r2, [r7, #12]
 800370c:	6812      	ldr	r2, [r2, #0]
 800370e:	68d2      	ldr	r2, [r2, #12]
 8003710:	f442 7290 	orr.w	r2, r2, #288	; 0x120
 8003714:	60da      	str	r2, [r3, #12]
    
    return HAL_OK;
 8003716:	2300      	movs	r3, #0
 8003718:	e000      	b.n	800371c <HAL_UART_Receive_IT+0x8e>
  }
  else
  {
    return HAL_BUSY; 
 800371a:	2302      	movs	r3, #2
  }
}
 800371c:	4618      	mov	r0, r3
 800371e:	3714      	adds	r7, #20
 8003720:	46bd      	mov	sp, r7
 8003722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003726:	4770      	bx	lr

08003728 <HAL_UART_Receive_DMA>:
  * @param  Size Amount of data to be received
  * @note   When the UART parity is enabled (PCE = 1) the data received contain the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{  
 8003728:	b580      	push	{r7, lr}
 800372a:	b086      	sub	sp, #24
 800372c:	af00      	add	r7, sp, #0
 800372e:	60f8      	str	r0, [r7, #12]
 8003730:	60b9      	str	r1, [r7, #8]
 8003732:	4613      	mov	r3, r2
 8003734:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;
  
  /* Check that a Rx process is not already ongoing */
  if(huart->RxState == HAL_UART_STATE_READY) 
 8003736:	68fb      	ldr	r3, [r7, #12]
 8003738:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800373c:	b2db      	uxtb	r3, r3
 800373e:	2b20      	cmp	r3, #32
 8003740:	d166      	bne.n	8003810 <HAL_UART_Receive_DMA+0xe8>
  {
    if((pData == NULL ) || (Size == 0)) 
 8003742:	68bb      	ldr	r3, [r7, #8]
 8003744:	2b00      	cmp	r3, #0
 8003746:	d002      	beq.n	800374e <HAL_UART_Receive_DMA+0x26>
 8003748:	88fb      	ldrh	r3, [r7, #6]
 800374a:	2b00      	cmp	r3, #0
 800374c:	d101      	bne.n	8003752 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 800374e:	2301      	movs	r3, #1
 8003750:	e05f      	b.n	8003812 <HAL_UART_Receive_DMA+0xea>
    }
    
    /* Process Locked */
    __HAL_LOCK(huart);
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003758:	2b01      	cmp	r3, #1
 800375a:	d101      	bne.n	8003760 <HAL_UART_Receive_DMA+0x38>
 800375c:	2302      	movs	r3, #2
 800375e:	e058      	b.n	8003812 <HAL_UART_Receive_DMA+0xea>
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	2201      	movs	r2, #1
 8003764:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    
    huart->pRxBuffPtr = pData;
 8003768:	68ba      	ldr	r2, [r7, #8]
 800376a:	68fb      	ldr	r3, [r7, #12]
 800376c:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	88fa      	ldrh	r2, [r7, #6]
 8003772:	859a      	strh	r2, [r3, #44]	; 0x2c
    
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	2200      	movs	r2, #0
 8003778:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	2222      	movs	r2, #34	; 0x22
 800377e:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
        
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003786:	4a25      	ldr	r2, [pc, #148]	; (800381c <HAL_UART_Receive_DMA+0xf4>)
 8003788:	63da      	str	r2, [r3, #60]	; 0x3c
    
    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800378e:	4a24      	ldr	r2, [pc, #144]	; (8003820 <HAL_UART_Receive_DMA+0xf8>)
 8003790:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8003792:	68fb      	ldr	r3, [r7, #12]
 8003794:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003796:	4a23      	ldr	r2, [pc, #140]	; (8003824 <HAL_UART_Receive_DMA+0xfc>)
 8003798:	64da      	str	r2, [r3, #76]	; 0x4c
    
    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 800379a:	68fb      	ldr	r3, [r7, #12]
 800379c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800379e:	2200      	movs	r2, #0
 80037a0:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the DMA Stream */
    tmp = (uint32_t*)&pData;
 80037a2:	f107 0308 	add.w	r3, r7, #8
 80037a6:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t*)tmp, Size);
 80037a8:	68fb      	ldr	r3, [r7, #12]
 80037aa:	6b58      	ldr	r0, [r3, #52]	; 0x34
 80037ac:	68fb      	ldr	r3, [r7, #12]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	3304      	adds	r3, #4
 80037b2:	4619      	mov	r1, r3
 80037b4:	697b      	ldr	r3, [r7, #20]
 80037b6:	681a      	ldr	r2, [r3, #0]
 80037b8:	88fb      	ldrh	r3, [r7, #6]
 80037ba:	f7fd fd75 	bl	80012a8 <HAL_DMA_Start_IT>

    /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
    __HAL_UART_CLEAR_OREFLAG(huart);
 80037be:	2300      	movs	r3, #0
 80037c0:	613b      	str	r3, [r7, #16]
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	613b      	str	r3, [r7, #16]
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	685b      	ldr	r3, [r3, #4]
 80037d0:	613b      	str	r3, [r7, #16]
 80037d2:	693b      	ldr	r3, [r7, #16]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	2200      	movs	r2, #0
 80037d8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	68fa      	ldr	r2, [r7, #12]
 80037e2:	6812      	ldr	r2, [r2, #0]
 80037e4:	68d2      	ldr	r2, [r2, #12]
 80037e6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80037ea:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	68fa      	ldr	r2, [r7, #12]
 80037f2:	6812      	ldr	r2, [r2, #0]
 80037f4:	6952      	ldr	r2, [r2, #20]
 80037f6:	f042 0201 	orr.w	r2, r2, #1
 80037fa:	615a      	str	r2, [r3, #20]
    
    /* Enable the DMA transfer for the receiver request by setting the DMAR bit 
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	68fa      	ldr	r2, [r7, #12]
 8003802:	6812      	ldr	r2, [r2, #0]
 8003804:	6952      	ldr	r2, [r2, #20]
 8003806:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800380a:	615a      	str	r2, [r3, #20]

    return HAL_OK;
 800380c:	2300      	movs	r3, #0
 800380e:	e000      	b.n	8003812 <HAL_UART_Receive_DMA+0xea>
  }
  else
  {
    return HAL_BUSY; 
 8003810:	2302      	movs	r3, #2
  }
}
 8003812:	4618      	mov	r0, r3
 8003814:	3718      	adds	r7, #24
 8003816:	46bd      	mov	sp, r7
 8003818:	bd80      	pop	{r7, pc}
 800381a:	bf00      	nop
 800381c:	08003b15 	.word	0x08003b15
 8003820:	08003b7d 	.word	0x08003b7d
 8003824:	08003b99 	.word	0x08003b99

08003828 <HAL_UART_DMAStop>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
{
 8003828:	b580      	push	{r7, lr}
 800382a:	b084      	sub	sp, #16
 800382c:	af00      	add	r7, sp, #0
 800382e:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8003830:	2300      	movs	r3, #0
 8003832:	60fb      	str	r3, [r7, #12]
     when calling HAL_DMA_Abort() API the DMA TX/RX Transfer complete interrupt is generated
     and the correspond call back is executed HAL_UART_TxCpltCallback() / HAL_UART_RxCpltCallback()
     */
  
  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	695b      	ldr	r3, [r3, #20]
 800383a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800383e:	2b00      	cmp	r3, #0
 8003840:	bf14      	ite	ne
 8003842:	2301      	movne	r3, #1
 8003844:	2300      	moveq	r3, #0
 8003846:	b2db      	uxtb	r3, r3
 8003848:	60fb      	str	r3, [r7, #12]
  if((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003850:	b2db      	uxtb	r3, r3
 8003852:	2b21      	cmp	r3, #33	; 0x21
 8003854:	d116      	bne.n	8003884 <HAL_UART_DMAStop+0x5c>
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	2b00      	cmp	r3, #0
 800385a:	d013      	beq.n	8003884 <HAL_UART_DMAStop+0x5c>
  {
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	687a      	ldr	r2, [r7, #4]
 8003862:	6812      	ldr	r2, [r2, #0]
 8003864:	6952      	ldr	r2, [r2, #20]
 8003866:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800386a:	615a      	str	r2, [r3, #20]

    /* Abort the UART DMA Tx channel */
    if(huart->hdmatx != NULL)
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003870:	2b00      	cmp	r3, #0
 8003872:	d004      	beq.n	800387e <HAL_UART_DMAStop+0x56>
    {
      HAL_DMA_Abort(huart->hdmatx);
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003878:	4618      	mov	r0, r3
 800387a:	f7fd fd75 	bl	8001368 <HAL_DMA_Abort>
    }
    UART_EndTxTransfer(huart);
 800387e:	6878      	ldr	r0, [r7, #4]
 8003880:	f000 fa1e 	bl	8003cc0 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	695b      	ldr	r3, [r3, #20]
 800388a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800388e:	2b00      	cmp	r3, #0
 8003890:	bf14      	ite	ne
 8003892:	2301      	movne	r3, #1
 8003894:	2300      	moveq	r3, #0
 8003896:	b2db      	uxtb	r3, r3
 8003898:	60fb      	str	r3, [r7, #12]
  if((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80038a0:	b2db      	uxtb	r3, r3
 80038a2:	2b22      	cmp	r3, #34	; 0x22
 80038a4:	d116      	bne.n	80038d4 <HAL_UART_DMAStop+0xac>
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	d013      	beq.n	80038d4 <HAL_UART_DMAStop+0xac>
  {
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	687a      	ldr	r2, [r7, #4]
 80038b2:	6812      	ldr	r2, [r2, #0]
 80038b4:	6952      	ldr	r2, [r2, #20]
 80038b6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80038ba:	615a      	str	r2, [r3, #20]

    /* Abort the UART DMA Rx channel */
    if(huart->hdmarx != NULL)
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80038c0:	2b00      	cmp	r3, #0
 80038c2:	d004      	beq.n	80038ce <HAL_UART_DMAStop+0xa6>
    {
      HAL_DMA_Abort(huart->hdmarx);
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80038c8:	4618      	mov	r0, r3
 80038ca:	f7fd fd4d 	bl	8001368 <HAL_DMA_Abort>
    }
    UART_EndRxTransfer(huart);
 80038ce:	6878      	ldr	r0, [r7, #4]
 80038d0:	f000 fa0c 	bl	8003cec <UART_EndRxTransfer>
  }

  return HAL_OK;
 80038d4:	2300      	movs	r3, #0
}
 80038d6:	4618      	mov	r0, r3
 80038d8:	3710      	adds	r7, #16
 80038da:	46bd      	mov	sp, r7
 80038dc:	bd80      	pop	{r7, pc}
	...

080038e0 <HAL_UART_IRQHandler>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80038e0:	b580      	push	{r7, lr}
 80038e2:	b088      	sub	sp, #32
 80038e4:	af00      	add	r7, sp, #0
 80038e6:	6078      	str	r0, [r7, #4]
   uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	61fb      	str	r3, [r7, #28]
   uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	68db      	ldr	r3, [r3, #12]
 80038f6:	61bb      	str	r3, [r7, #24]
   uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	695b      	ldr	r3, [r3, #20]
 80038fe:	617b      	str	r3, [r7, #20]
   uint32_t errorflags = 0x00U;
 8003900:	2300      	movs	r3, #0
 8003902:	613b      	str	r3, [r7, #16]
   uint32_t dmarequest = 0x00U;
 8003904:	2300      	movs	r3, #0
 8003906:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8003908:	69fb      	ldr	r3, [r7, #28]
 800390a:	f003 030f 	and.w	r3, r3, #15
 800390e:	613b      	str	r3, [r7, #16]
  if(errorflags == RESET)
 8003910:	693b      	ldr	r3, [r7, #16]
 8003912:	2b00      	cmp	r3, #0
 8003914:	d10d      	bne.n	8003932 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003916:	69fb      	ldr	r3, [r7, #28]
 8003918:	f003 0320 	and.w	r3, r3, #32
 800391c:	2b00      	cmp	r3, #0
 800391e:	d008      	beq.n	8003932 <HAL_UART_IRQHandler+0x52>
 8003920:	69bb      	ldr	r3, [r7, #24]
 8003922:	f003 0320 	and.w	r3, r3, #32
 8003926:	2b00      	cmp	r3, #0
 8003928:	d003      	beq.n	8003932 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 800392a:	6878      	ldr	r0, [r7, #4]
 800392c:	f000 fa7d 	bl	8003e2a <UART_Receive_IT>
      return;
 8003930:	e0cc      	b.n	8003acc <HAL_UART_IRQHandler+0x1ec>
    }
  }  

  /* If some errors occur */
  if((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003932:	693b      	ldr	r3, [r7, #16]
 8003934:	2b00      	cmp	r3, #0
 8003936:	f000 80ab 	beq.w	8003a90 <HAL_UART_IRQHandler+0x1b0>
 800393a:	697b      	ldr	r3, [r7, #20]
 800393c:	f003 0301 	and.w	r3, r3, #1
 8003940:	2b00      	cmp	r3, #0
 8003942:	d105      	bne.n	8003950 <HAL_UART_IRQHandler+0x70>
 8003944:	69bb      	ldr	r3, [r7, #24]
 8003946:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800394a:	2b00      	cmp	r3, #0
 800394c:	f000 80a0 	beq.w	8003a90 <HAL_UART_IRQHandler+0x1b0>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if(((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003950:	69fb      	ldr	r3, [r7, #28]
 8003952:	f003 0301 	and.w	r3, r3, #1
 8003956:	2b00      	cmp	r3, #0
 8003958:	d00a      	beq.n	8003970 <HAL_UART_IRQHandler+0x90>
 800395a:	69bb      	ldr	r3, [r7, #24]
 800395c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003960:	2b00      	cmp	r3, #0
 8003962:	d005      	beq.n	8003970 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003968:	f043 0201 	orr.w	r2, r3, #1
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	63da      	str	r2, [r3, #60]	; 0x3c
    }
    
    /* UART noise error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003970:	69fb      	ldr	r3, [r7, #28]
 8003972:	f003 0304 	and.w	r3, r3, #4
 8003976:	2b00      	cmp	r3, #0
 8003978:	d00a      	beq.n	8003990 <HAL_UART_IRQHandler+0xb0>
 800397a:	697b      	ldr	r3, [r7, #20]
 800397c:	f003 0301 	and.w	r3, r3, #1
 8003980:	2b00      	cmp	r3, #0
 8003982:	d005      	beq.n	8003990 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003988:	f043 0202 	orr.w	r2, r3, #2
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	63da      	str	r2, [r3, #60]	; 0x3c
    }
    
    /* UART frame error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003990:	69fb      	ldr	r3, [r7, #28]
 8003992:	f003 0302 	and.w	r3, r3, #2
 8003996:	2b00      	cmp	r3, #0
 8003998:	d00a      	beq.n	80039b0 <HAL_UART_IRQHandler+0xd0>
 800399a:	697b      	ldr	r3, [r7, #20]
 800399c:	f003 0301 	and.w	r3, r3, #1
 80039a0:	2b00      	cmp	r3, #0
 80039a2:	d005      	beq.n	80039b0 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80039a8:	f043 0204 	orr.w	r2, r3, #4
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	63da      	str	r2, [r3, #60]	; 0x3c
    }
    
    /* UART Over-Run interrupt occurred --------------------------------------*/
    if(((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80039b0:	69fb      	ldr	r3, [r7, #28]
 80039b2:	f003 0308 	and.w	r3, r3, #8
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	d00a      	beq.n	80039d0 <HAL_UART_IRQHandler+0xf0>
 80039ba:	697b      	ldr	r3, [r7, #20]
 80039bc:	f003 0301 	and.w	r3, r3, #1
 80039c0:	2b00      	cmp	r3, #0
 80039c2:	d005      	beq.n	80039d0 <HAL_UART_IRQHandler+0xf0>
    { 
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80039c8:	f043 0208 	orr.w	r2, r3, #8
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/    
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80039d4:	2b00      	cmp	r3, #0
 80039d6:	d078      	beq.n	8003aca <HAL_UART_IRQHandler+0x1ea>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80039d8:	69fb      	ldr	r3, [r7, #28]
 80039da:	f003 0320 	and.w	r3, r3, #32
 80039de:	2b00      	cmp	r3, #0
 80039e0:	d007      	beq.n	80039f2 <HAL_UART_IRQHandler+0x112>
 80039e2:	69bb      	ldr	r3, [r7, #24]
 80039e4:	f003 0320 	and.w	r3, r3, #32
 80039e8:	2b00      	cmp	r3, #0
 80039ea:	d002      	beq.n	80039f2 <HAL_UART_IRQHandler+0x112>
      {
        UART_Receive_IT(huart);
 80039ec:	6878      	ldr	r0, [r7, #4]
 80039ee:	f000 fa1c 	bl	8003e2a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	695b      	ldr	r3, [r3, #20]
 80039f8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80039fc:	2b00      	cmp	r3, #0
 80039fe:	bf14      	ite	ne
 8003a00:	2301      	movne	r3, #1
 8003a02:	2300      	moveq	r3, #0
 8003a04:	b2db      	uxtb	r3, r3
 8003a06:	60fb      	str	r3, [r7, #12]
      if(((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003a0c:	f003 0308 	and.w	r3, r3, #8
 8003a10:	2b00      	cmp	r3, #0
 8003a12:	d102      	bne.n	8003a1a <HAL_UART_IRQHandler+0x13a>
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d031      	beq.n	8003a7e <HAL_UART_IRQHandler+0x19e>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003a1a:	6878      	ldr	r0, [r7, #4]
 8003a1c:	f000 f966 	bl	8003cec <UART_EndRxTransfer>
        
        /* Disable the UART DMA Rx request if enabled */
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	695b      	ldr	r3, [r3, #20]
 8003a26:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	d023      	beq.n	8003a76 <HAL_UART_IRQHandler+0x196>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	687a      	ldr	r2, [r7, #4]
 8003a34:	6812      	ldr	r2, [r2, #0]
 8003a36:	6952      	ldr	r2, [r2, #20]
 8003a38:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003a3c:	615a      	str	r2, [r3, #20]
          
          /* Abort the UART DMA Rx channel */
          if(huart->hdmarx != NULL)
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d013      	beq.n	8003a6e <HAL_UART_IRQHandler+0x18e>
          {
            /* Set the UART DMA Abort callback : 
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003a4a:	4a22      	ldr	r2, [pc, #136]	; (8003ad4 <HAL_UART_IRQHandler+0x1f4>)
 8003a4c:	651a      	str	r2, [r3, #80]	; 0x50
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003a52:	4618      	mov	r0, r3
 8003a54:	f7fd fcf8 	bl	8001448 <HAL_DMA_Abort_IT>
 8003a58:	4603      	mov	r3, r0
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d016      	beq.n	8003a8c <HAL_UART_IRQHandler+0x1ac>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003a62:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003a64:	687a      	ldr	r2, [r7, #4]
 8003a66:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8003a68:	4610      	mov	r0, r2
 8003a6a:	4798      	blx	r3
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003a6c:	e00e      	b.n	8003a8c <HAL_UART_IRQHandler+0x1ac>
            }
          }
          else
          {
            /* Call user error callback */
            HAL_UART_ErrorCallback(huart);
 8003a6e:	6878      	ldr	r0, [r7, #4]
 8003a70:	f000 f846 	bl	8003b00 <HAL_UART_ErrorCallback>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003a74:	e00a      	b.n	8003a8c <HAL_UART_IRQHandler+0x1ac>
          }
        }
        else
        {
          /* Call user error callback */
          HAL_UART_ErrorCallback(huart);
 8003a76:	6878      	ldr	r0, [r7, #4]
 8003a78:	f000 f842 	bl	8003b00 <HAL_UART_ErrorCallback>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003a7c:	e006      	b.n	8003a8c <HAL_UART_IRQHandler+0x1ac>
      }
      else
      {
        /* Non Blocking error : transfer could go on. 
           Error is notified to user through user error callback */
        HAL_UART_ErrorCallback(huart);
 8003a7e:	6878      	ldr	r0, [r7, #4]
 8003a80:	f000 f83e 	bl	8003b00 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	2200      	movs	r2, #0
 8003a88:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8003a8a:	e01e      	b.n	8003aca <HAL_UART_IRQHandler+0x1ea>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003a8c:	bf00      	nop
    return;
 8003a8e:	e01c      	b.n	8003aca <HAL_UART_IRQHandler+0x1ea>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if(((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8003a90:	69fb      	ldr	r3, [r7, #28]
 8003a92:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	d008      	beq.n	8003aac <HAL_UART_IRQHandler+0x1cc>
 8003a9a:	69bb      	ldr	r3, [r7, #24]
 8003a9c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003aa0:	2b00      	cmp	r3, #0
 8003aa2:	d003      	beq.n	8003aac <HAL_UART_IRQHandler+0x1cc>
  {
    UART_Transmit_IT(huart);
 8003aa4:	6878      	ldr	r0, [r7, #4]
 8003aa6:	f000 f953 	bl	8003d50 <UART_Transmit_IT>
    return;
 8003aaa:	e00f      	b.n	8003acc <HAL_UART_IRQHandler+0x1ec>
  }
  
  /* UART in mode Transmitter end --------------------------------------------*/
  if(((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8003aac:	69fb      	ldr	r3, [r7, #28]
 8003aae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	d00a      	beq.n	8003acc <HAL_UART_IRQHandler+0x1ec>
 8003ab6:	69bb      	ldr	r3, [r7, #24]
 8003ab8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003abc:	2b00      	cmp	r3, #0
 8003abe:	d005      	beq.n	8003acc <HAL_UART_IRQHandler+0x1ec>
  {
    UART_EndTransmit_IT(huart);
 8003ac0:	6878      	ldr	r0, [r7, #4]
 8003ac2:	f000 f99a 	bl	8003dfa <UART_EndTransmit_IT>
    return;
 8003ac6:	bf00      	nop
 8003ac8:	e000      	b.n	8003acc <HAL_UART_IRQHandler+0x1ec>
    return;
 8003aca:	bf00      	nop
  }
}
 8003acc:	3720      	adds	r7, #32
 8003ace:	46bd      	mov	sp, r7
 8003ad0:	bd80      	pop	{r7, pc}
 8003ad2:	bf00      	nop
 8003ad4:	08003d29 	.word	0x08003d29

08003ad8 <HAL_UART_TxCpltCallback>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
 __weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003ad8:	b480      	push	{r7}
 8003ada:	b083      	sub	sp, #12
 8003adc:	af00      	add	r7, sp, #0
 8003ade:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */ 
}
 8003ae0:	bf00      	nop
 8003ae2:	370c      	adds	r7, #12
 8003ae4:	46bd      	mov	sp, r7
 8003ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aea:	4770      	bx	lr

08003aec <HAL_UART_RxHalfCpltCallback>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8003aec:	b480      	push	{r7}
 8003aee:	b083      	sub	sp, #12
 8003af0:	af00      	add	r7, sp, #0
 8003af2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8003af4:	bf00      	nop
 8003af6:	370c      	adds	r7, #12
 8003af8:	46bd      	mov	sp, r7
 8003afa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003afe:	4770      	bx	lr

08003b00 <HAL_UART_ErrorCallback>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
 __weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003b00:	b480      	push	{r7}
 8003b02:	b083      	sub	sp, #12
 8003b04:	af00      	add	r7, sp, #0
 8003b06:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart); 
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */ 
}
 8003b08:	bf00      	nop
 8003b0a:	370c      	adds	r7, #12
 8003b0c:	46bd      	mov	sp, r7
 8003b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b12:	4770      	bx	lr

08003b14 <UART_DMAReceiveCplt>:
  * @brief  DMA UART receive process complete callback. 
  * @param  hdma DMA handle
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8003b14:	b580      	push	{r7, lr}
 8003b16:	b084      	sub	sp, #16
 8003b18:	af00      	add	r7, sp, #0
 8003b1a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b20:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b2c:	2b00      	cmp	r3, #0
 8003b2e:	d11e      	bne.n	8003b6e <UART_DMAReceiveCplt+0x5a>
  {
    huart->RxXferCount = 0U;
 8003b30:	68fb      	ldr	r3, [r7, #12]
 8003b32:	2200      	movs	r2, #0
 8003b34:	85da      	strh	r2, [r3, #46]	; 0x2e
  
    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003b36:	68fb      	ldr	r3, [r7, #12]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	68fa      	ldr	r2, [r7, #12]
 8003b3c:	6812      	ldr	r2, [r2, #0]
 8003b3e:	68d2      	ldr	r2, [r2, #12]
 8003b40:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003b44:	60da      	str	r2, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	68fa      	ldr	r2, [r7, #12]
 8003b4c:	6812      	ldr	r2, [r2, #0]
 8003b4e:	6952      	ldr	r2, [r2, #20]
 8003b50:	f022 0201 	bic.w	r2, r2, #1
 8003b54:	615a      	str	r2, [r3, #20]
    
    /* Disable the DMA transfer for the receiver request by setting the DMAR bit 
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	68fa      	ldr	r2, [r7, #12]
 8003b5c:	6812      	ldr	r2, [r2, #0]
 8003b5e:	6952      	ldr	r2, [r2, #20]
 8003b60:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003b64:	615a      	str	r2, [r3, #20]
	
    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8003b66:	68fb      	ldr	r3, [r7, #12]
 8003b68:	2220      	movs	r2, #32
 8003b6a:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
  }
  HAL_UART_RxCpltCallback(huart);
 8003b6e:	68f8      	ldr	r0, [r7, #12]
 8003b70:	f001 f8ce 	bl	8004d10 <HAL_UART_RxCpltCallback>
}
 8003b74:	bf00      	nop
 8003b76:	3710      	adds	r7, #16
 8003b78:	46bd      	mov	sp, r7
 8003b7a:	bd80      	pop	{r7, pc}

08003b7c <UART_DMARxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8003b7c:	b580      	push	{r7, lr}
 8003b7e:	b084      	sub	sp, #16
 8003b80:	af00      	add	r7, sp, #0
 8003b82:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = (UART_HandleTypeDef*)((DMA_HandleTypeDef*)hdma)->Parent;
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b88:	60fb      	str	r3, [r7, #12]

  HAL_UART_RxHalfCpltCallback(huart); 
 8003b8a:	68f8      	ldr	r0, [r7, #12]
 8003b8c:	f7ff ffae 	bl	8003aec <HAL_UART_RxHalfCpltCallback>
}
 8003b90:	bf00      	nop
 8003b92:	3710      	adds	r7, #16
 8003b94:	46bd      	mov	sp, r7
 8003b96:	bd80      	pop	{r7, pc}

08003b98 <UART_DMAError>:
  * @brief  DMA UART communication error callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8003b98:	b580      	push	{r7, lr}
 8003b9a:	b084      	sub	sp, #16
 8003b9c:	af00      	add	r7, sp, #0
 8003b9e:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8003ba0:	2300      	movs	r3, #0
 8003ba2:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003ba8:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8003baa:	68bb      	ldr	r3, [r7, #8]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	695b      	ldr	r3, [r3, #20]
 8003bb0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	bf14      	ite	ne
 8003bb8:	2301      	movne	r3, #1
 8003bba:	2300      	moveq	r3, #0
 8003bbc:	b2db      	uxtb	r3, r3
 8003bbe:	60fb      	str	r3, [r7, #12]
  if((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8003bc0:	68bb      	ldr	r3, [r7, #8]
 8003bc2:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003bc6:	b2db      	uxtb	r3, r3
 8003bc8:	2b21      	cmp	r3, #33	; 0x21
 8003bca:	d108      	bne.n	8003bde <UART_DMAError+0x46>
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	d005      	beq.n	8003bde <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0U;
 8003bd2:	68bb      	ldr	r3, [r7, #8]
 8003bd4:	2200      	movs	r2, #0
 8003bd6:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8003bd8:	68b8      	ldr	r0, [r7, #8]
 8003bda:	f000 f871 	bl	8003cc0 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR); 
 8003bde:	68bb      	ldr	r3, [r7, #8]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	695b      	ldr	r3, [r3, #20]
 8003be4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003be8:	2b00      	cmp	r3, #0
 8003bea:	bf14      	ite	ne
 8003bec:	2301      	movne	r3, #1
 8003bee:	2300      	moveq	r3, #0
 8003bf0:	b2db      	uxtb	r3, r3
 8003bf2:	60fb      	str	r3, [r7, #12]
  if((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8003bf4:	68bb      	ldr	r3, [r7, #8]
 8003bf6:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8003bfa:	b2db      	uxtb	r3, r3
 8003bfc:	2b22      	cmp	r3, #34	; 0x22
 8003bfe:	d108      	bne.n	8003c12 <UART_DMAError+0x7a>
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	d005      	beq.n	8003c12 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0U;
 8003c06:	68bb      	ldr	r3, [r7, #8]
 8003c08:	2200      	movs	r2, #0
 8003c0a:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8003c0c:	68b8      	ldr	r0, [r7, #8]
 8003c0e:	f000 f86d 	bl	8003cec <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8003c12:	68bb      	ldr	r3, [r7, #8]
 8003c14:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003c16:	f043 0210 	orr.w	r2, r3, #16
 8003c1a:	68bb      	ldr	r3, [r7, #8]
 8003c1c:	63da      	str	r2, [r3, #60]	; 0x3c
  HAL_UART_ErrorCallback(huart);
 8003c1e:	68b8      	ldr	r0, [r7, #8]
 8003c20:	f7ff ff6e 	bl	8003b00 <HAL_UART_ErrorCallback>
}
 8003c24:	bf00      	nop
 8003c26:	3710      	adds	r7, #16
 8003c28:	46bd      	mov	sp, r7
 8003c2a:	bd80      	pop	{r7, pc}

08003c2c <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8003c2c:	b580      	push	{r7, lr}
 8003c2e:	b084      	sub	sp, #16
 8003c30:	af00      	add	r7, sp, #0
 8003c32:	60f8      	str	r0, [r7, #12]
 8003c34:	60b9      	str	r1, [r7, #8]
 8003c36:	603b      	str	r3, [r7, #0]
 8003c38:	4613      	mov	r3, r2
 8003c3a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status) 
 8003c3c:	e02c      	b.n	8003c98 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 8003c3e:	69bb      	ldr	r3, [r7, #24]
 8003c40:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c44:	d028      	beq.n	8003c98 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8003c46:	69bb      	ldr	r3, [r7, #24]
 8003c48:	2b00      	cmp	r3, #0
 8003c4a:	d007      	beq.n	8003c5c <UART_WaitOnFlagUntilTimeout+0x30>
 8003c4c:	f7fc fd06 	bl	800065c <HAL_GetTick>
 8003c50:	4602      	mov	r2, r0
 8003c52:	683b      	ldr	r3, [r7, #0]
 8003c54:	1ad2      	subs	r2, r2, r3
 8003c56:	69bb      	ldr	r3, [r7, #24]
 8003c58:	429a      	cmp	r2, r3
 8003c5a:	d91d      	bls.n	8003c98 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	68fa      	ldr	r2, [r7, #12]
 8003c62:	6812      	ldr	r2, [r2, #0]
 8003c64:	68d2      	ldr	r2, [r2, #12]
 8003c66:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8003c6a:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	68fa      	ldr	r2, [r7, #12]
 8003c72:	6812      	ldr	r2, [r2, #0]
 8003c74:	6952      	ldr	r2, [r2, #20]
 8003c76:	f022 0201 	bic.w	r2, r2, #1
 8003c7a:	615a      	str	r2, [r3, #20]
        
        huart->gState  = HAL_UART_STATE_READY;
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	2220      	movs	r2, #32
 8003c80:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	2220      	movs	r2, #32
 8003c88:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
        
        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	2200      	movs	r2, #0
 8003c90:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
        
        return HAL_TIMEOUT;
 8003c94:	2303      	movs	r3, #3
 8003c96:	e00f      	b.n	8003cb8 <UART_WaitOnFlagUntilTimeout+0x8c>
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status) 
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	681a      	ldr	r2, [r3, #0]
 8003c9e:	68bb      	ldr	r3, [r7, #8]
 8003ca0:	401a      	ands	r2, r3
 8003ca2:	68bb      	ldr	r3, [r7, #8]
 8003ca4:	429a      	cmp	r2, r3
 8003ca6:	bf0c      	ite	eq
 8003ca8:	2301      	moveq	r3, #1
 8003caa:	2300      	movne	r3, #0
 8003cac:	b2db      	uxtb	r3, r3
 8003cae:	461a      	mov	r2, r3
 8003cb0:	79fb      	ldrb	r3, [r7, #7]
 8003cb2:	429a      	cmp	r2, r3
 8003cb4:	d0c3      	beq.n	8003c3e <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  
  return HAL_OK;
 8003cb6:	2300      	movs	r3, #0
}
 8003cb8:	4618      	mov	r0, r3
 8003cba:	3710      	adds	r7, #16
 8003cbc:	46bd      	mov	sp, r7
 8003cbe:	bd80      	pop	{r7, pc}

08003cc0 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8003cc0:	b480      	push	{r7}
 8003cc2:	b083      	sub	sp, #12
 8003cc4:	af00      	add	r7, sp, #0
 8003cc6:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	687a      	ldr	r2, [r7, #4]
 8003cce:	6812      	ldr	r2, [r2, #0]
 8003cd0:	68d2      	ldr	r2, [r2, #12]
 8003cd2:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8003cd6:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	2220      	movs	r2, #32
 8003cdc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
}
 8003ce0:	bf00      	nop
 8003ce2:	370c      	adds	r7, #12
 8003ce4:	46bd      	mov	sp, r7
 8003ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cea:	4770      	bx	lr

08003cec <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003cec:	b480      	push	{r7}
 8003cee:	b083      	sub	sp, #12
 8003cf0:	af00      	add	r7, sp, #0
 8003cf2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	687a      	ldr	r2, [r7, #4]
 8003cfa:	6812      	ldr	r2, [r2, #0]
 8003cfc:	68d2      	ldr	r2, [r2, #12]
 8003cfe:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8003d02:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	687a      	ldr	r2, [r7, #4]
 8003d0a:	6812      	ldr	r2, [r2, #0]
 8003d0c:	6952      	ldr	r2, [r2, #20]
 8003d0e:	f022 0201 	bic.w	r2, r2, #1
 8003d12:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	2220      	movs	r2, #32
 8003d18:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8003d1c:	bf00      	nop
 8003d1e:	370c      	adds	r7, #12
 8003d20:	46bd      	mov	sp, r7
 8003d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d26:	4770      	bx	lr

08003d28 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003d28:	b580      	push	{r7, lr}
 8003d2a:	b084      	sub	sp, #16
 8003d2c:	af00      	add	r7, sp, #0
 8003d2e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d34:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	2200      	movs	r2, #0
 8003d3a:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0U;
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	2200      	movs	r2, #0
 8003d40:	84da      	strh	r2, [r3, #38]	; 0x26

  HAL_UART_ErrorCallback(huart);
 8003d42:	68f8      	ldr	r0, [r7, #12]
 8003d44:	f7ff fedc 	bl	8003b00 <HAL_UART_ErrorCallback>
}
 8003d48:	bf00      	nop
 8003d4a:	3710      	adds	r7, #16
 8003d4c:	46bd      	mov	sp, r7
 8003d4e:	bd80      	pop	{r7, pc}

08003d50 <UART_Transmit_IT>:
  * @param  huart Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8003d50:	b480      	push	{r7}
 8003d52:	b085      	sub	sp, #20
 8003d54:	af00      	add	r7, sp, #0
 8003d56:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  
  /* Check that a Tx process is ongoing */
  if(huart->gState == HAL_UART_STATE_BUSY_TX)
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003d5e:	b2db      	uxtb	r3, r3
 8003d60:	2b21      	cmp	r3, #33	; 0x21
 8003d62:	d143      	bne.n	8003dec <UART_Transmit_IT+0x9c>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	689b      	ldr	r3, [r3, #8]
 8003d68:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003d6c:	d119      	bne.n	8003da2 <UART_Transmit_IT+0x52>
    {
      tmp = (uint16_t*) huart->pTxBuffPtr;
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	6a1b      	ldr	r3, [r3, #32]
 8003d72:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	68fa      	ldr	r2, [r7, #12]
 8003d7a:	8812      	ldrh	r2, [r2, #0]
 8003d7c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003d80:	605a      	str	r2, [r3, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	691b      	ldr	r3, [r3, #16]
 8003d86:	2b00      	cmp	r3, #0
 8003d88:	d105      	bne.n	8003d96 <UART_Transmit_IT+0x46>
      {
        huart->pTxBuffPtr += 2U;
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	6a1b      	ldr	r3, [r3, #32]
 8003d8e:	1c9a      	adds	r2, r3, #2
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	621a      	str	r2, [r3, #32]
 8003d94:	e00e      	b.n	8003db4 <UART_Transmit_IT+0x64>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	6a1b      	ldr	r3, [r3, #32]
 8003d9a:	1c5a      	adds	r2, r3, #1
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	621a      	str	r2, [r3, #32]
 8003da0:	e008      	b.n	8003db4 <UART_Transmit_IT+0x64>
      }
    } 
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	681a      	ldr	r2, [r3, #0]
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	6a1b      	ldr	r3, [r3, #32]
 8003daa:	1c58      	adds	r0, r3, #1
 8003dac:	6879      	ldr	r1, [r7, #4]
 8003dae:	6208      	str	r0, [r1, #32]
 8003db0:	781b      	ldrb	r3, [r3, #0]
 8003db2:	6053      	str	r3, [r2, #4]
    }

    if(--huart->TxXferCount == 0U)
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003db8:	b29b      	uxth	r3, r3
 8003dba:	3b01      	subs	r3, #1
 8003dbc:	b29b      	uxth	r3, r3
 8003dbe:	687a      	ldr	r2, [r7, #4]
 8003dc0:	4619      	mov	r1, r3
 8003dc2:	84d1      	strh	r1, [r2, #38]	; 0x26
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	d10f      	bne.n	8003de8 <UART_Transmit_IT+0x98>
    {
      /* Disable the UART Transmit Complete Interrupt */
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	687a      	ldr	r2, [r7, #4]
 8003dce:	6812      	ldr	r2, [r2, #0]
 8003dd0:	68d2      	ldr	r2, [r2, #12]
 8003dd2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003dd6:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */    
      SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	687a      	ldr	r2, [r7, #4]
 8003dde:	6812      	ldr	r2, [r2, #0]
 8003de0:	68d2      	ldr	r2, [r2, #12]
 8003de2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003de6:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8003de8:	2300      	movs	r3, #0
 8003dea:	e000      	b.n	8003dee <UART_Transmit_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 8003dec:	2302      	movs	r3, #2
  }
}
 8003dee:	4618      	mov	r0, r3
 8003df0:	3714      	adds	r7, #20
 8003df2:	46bd      	mov	sp, r7
 8003df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003df8:	4770      	bx	lr

08003dfa <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003dfa:	b580      	push	{r7, lr}
 8003dfc:	b082      	sub	sp, #8
 8003dfe:	af00      	add	r7, sp, #0
 8003e00:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */    
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	687a      	ldr	r2, [r7, #4]
 8003e08:	6812      	ldr	r2, [r2, #0]
 8003e0a:	68d2      	ldr	r2, [r2, #12]
 8003e0c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003e10:	60da      	str	r2, [r3, #12]
  
  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	2220      	movs	r2, #32
 8003e16:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    
  HAL_UART_TxCpltCallback(huart);
 8003e1a:	6878      	ldr	r0, [r7, #4]
 8003e1c:	f7ff fe5c 	bl	8003ad8 <HAL_UART_TxCpltCallback>
  
  return HAL_OK;
 8003e20:	2300      	movs	r3, #0
}
 8003e22:	4618      	mov	r0, r3
 8003e24:	3708      	adds	r7, #8
 8003e26:	46bd      	mov	sp, r7
 8003e28:	bd80      	pop	{r7, pc}

08003e2a <UART_Receive_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8003e2a:	b580      	push	{r7, lr}
 8003e2c:	b084      	sub	sp, #16
 8003e2e:	af00      	add	r7, sp, #0
 8003e30:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  
  /* Check that a Rx process is ongoing */
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8003e38:	b2db      	uxtb	r3, r3
 8003e3a:	2b22      	cmp	r3, #34	; 0x22
 8003e3c:	d169      	bne.n	8003f12 <UART_Receive_IT+0xe8>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	689b      	ldr	r3, [r3, #8]
 8003e42:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003e46:	d123      	bne.n	8003e90 <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t*) huart->pRxBuffPtr;
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e4c:	60fb      	str	r3, [r7, #12]
      if(huart->Init.Parity == UART_PARITY_NONE)
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	691b      	ldr	r3, [r3, #16]
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	d10e      	bne.n	8003e74 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	685b      	ldr	r3, [r3, #4]
 8003e5c:	b29b      	uxth	r3, r3
 8003e5e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003e62:	b29a      	uxth	r2, r3
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e6c:	1c9a      	adds	r2, r3, #2
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	629a      	str	r2, [r3, #40]	; 0x28
 8003e72:	e029      	b.n	8003ec8 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	685b      	ldr	r3, [r3, #4]
 8003e7a:	b29b      	uxth	r3, r3
 8003e7c:	b2db      	uxtb	r3, r3
 8003e7e:	b29a      	uxth	r2, r3
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e88:	1c5a      	adds	r2, r3, #1
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	629a      	str	r2, [r3, #40]	; 0x28
 8003e8e:	e01b      	b.n	8003ec8 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if(huart->Init.Parity == UART_PARITY_NONE)
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	691b      	ldr	r3, [r3, #16]
 8003e94:	2b00      	cmp	r3, #0
 8003e96:	d10a      	bne.n	8003eae <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e9c:	1c59      	adds	r1, r3, #1
 8003e9e:	687a      	ldr	r2, [r7, #4]
 8003ea0:	6291      	str	r1, [r2, #40]	; 0x28
 8003ea2:	687a      	ldr	r2, [r7, #4]
 8003ea4:	6812      	ldr	r2, [r2, #0]
 8003ea6:	6852      	ldr	r2, [r2, #4]
 8003ea8:	b2d2      	uxtb	r2, r2
 8003eaa:	701a      	strb	r2, [r3, #0]
 8003eac:	e00c      	b.n	8003ec8 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003eb2:	1c59      	adds	r1, r3, #1
 8003eb4:	687a      	ldr	r2, [r7, #4]
 8003eb6:	6291      	str	r1, [r2, #40]	; 0x28
 8003eb8:	687a      	ldr	r2, [r7, #4]
 8003eba:	6812      	ldr	r2, [r2, #0]
 8003ebc:	6852      	ldr	r2, [r2, #4]
 8003ebe:	b2d2      	uxtb	r2, r2
 8003ec0:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8003ec4:	b2d2      	uxtb	r2, r2
 8003ec6:	701a      	strb	r2, [r3, #0]
      }
    }

    if(--huart->RxXferCount == 0U)
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003ecc:	b29b      	uxth	r3, r3
 8003ece:	3b01      	subs	r3, #1
 8003ed0:	b29b      	uxth	r3, r3
 8003ed2:	687a      	ldr	r2, [r7, #4]
 8003ed4:	4619      	mov	r1, r3
 8003ed6:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8003ed8:	2b00      	cmp	r3, #0
 8003eda:	d118      	bne.n	8003f0e <UART_Receive_IT+0xe4>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	687a      	ldr	r2, [r7, #4]
 8003ee2:	6812      	ldr	r2, [r2, #0]
 8003ee4:	68d2      	ldr	r2, [r2, #12]
 8003ee6:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8003eea:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	687a      	ldr	r2, [r7, #4]
 8003ef2:	6812      	ldr	r2, [r2, #0]
 8003ef4:	6952      	ldr	r2, [r2, #20]
 8003ef6:	f022 0201 	bic.w	r2, r2, #1
 8003efa:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	2220      	movs	r2, #32
 8003f00:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
     
      HAL_UART_RxCpltCallback(huart);
 8003f04:	6878      	ldr	r0, [r7, #4]
 8003f06:	f000 ff03 	bl	8004d10 <HAL_UART_RxCpltCallback>

      return HAL_OK;
 8003f0a:	2300      	movs	r3, #0
 8003f0c:	e002      	b.n	8003f14 <UART_Receive_IT+0xea>
    }
    return HAL_OK;
 8003f0e:	2300      	movs	r3, #0
 8003f10:	e000      	b.n	8003f14 <UART_Receive_IT+0xea>
  }
  else
  {
    return HAL_BUSY;
 8003f12:	2302      	movs	r3, #2
  }
}
 8003f14:	4618      	mov	r0, r3
 8003f16:	3710      	adds	r7, #16
 8003f18:	46bd      	mov	sp, r7
 8003f1a:	bd80      	pop	{r7, pc}

08003f1c <UART_SetConfig>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003f1c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003f1e:	b085      	sub	sp, #20
 8003f20:	af00      	add	r7, sp, #0
 8003f22:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0x00U;
 8003f24:	2300      	movs	r3, #0
 8003f26:	60fb      	str	r3, [r7, #12]
  assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
  assert_param(IS_UART_PARITY(huart->Init.Parity));
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = huart->Instance->CR2;
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	691b      	ldr	r3, [r3, #16]
 8003f2e:	60fb      	str	r3, [r7, #12]

  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);
 8003f30:	68fb      	ldr	r3, [r7, #12]
 8003f32:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003f36:	60fb      	str	r3, [r7, #12]

  /* Configure the UART Stop Bits: Set STOP[13:12] bits according to huart->Init.StopBits value */
  tmpreg |= (uint32_t)huart->Init.StopBits;
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	68db      	ldr	r3, [r3, #12]
 8003f3c:	68fa      	ldr	r2, [r7, #12]
 8003f3e:	4313      	orrs	r3, r2
 8003f40:	60fb      	str	r3, [r7, #12]
  
  /* Write to USART CR2 */
  WRITE_REG(huart->Instance->CR2, (uint32_t)tmpreg);
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	68fa      	ldr	r2, [r7, #12]
 8003f48:	611a      	str	r2, [r3, #16]

  /*-------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = huart->Instance->CR1;
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	68db      	ldr	r3, [r3, #12]
 8003f50:	60fb      	str	r3, [r7, #12]

  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | \
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8003f58:	f023 030c 	bic.w	r3, r3, #12
 8003f5c:	60fb      	str	r3, [r7, #12]
  /* Configure the UART Word Length, Parity and mode: 
     Set the M bits according to huart->Init.WordLength value 
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	689a      	ldr	r2, [r3, #8]
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	691b      	ldr	r3, [r3, #16]
 8003f66:	431a      	orrs	r2, r3
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	695b      	ldr	r3, [r3, #20]
 8003f6c:	431a      	orrs	r2, r3
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	69db      	ldr	r3, [r3, #28]
 8003f72:	4313      	orrs	r3, r2
 8003f74:	68fa      	ldr	r2, [r7, #12]
 8003f76:	4313      	orrs	r3, r2
 8003f78:	60fb      	str	r3, [r7, #12]
  
  /* Write to USART CR1 */
  WRITE_REG(huart->Instance->CR1, (uint32_t)tmpreg);
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	68fa      	ldr	r2, [r7, #12]
 8003f80:	60da      	str	r2, [r3, #12]
  
  /*-------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = huart->Instance->CR3;
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	695b      	ldr	r3, [r3, #20]
 8003f88:	60fb      	str	r3, [r7, #12]
  
  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR3_RTSE | USART_CR3_CTSE));
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003f90:	60fb      	str	r3, [r7, #12]
  
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  tmpreg |= huart->Init.HwFlowCtl;
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	699b      	ldr	r3, [r3, #24]
 8003f96:	68fa      	ldr	r2, [r7, #12]
 8003f98:	4313      	orrs	r3, r2
 8003f9a:	60fb      	str	r3, [r7, #12]
  
  /* Write to USART CR3 */
  WRITE_REG(huart->Instance->CR3, (uint32_t)tmpreg);
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	68fa      	ldr	r2, [r7, #12]
 8003fa2:	615a      	str	r2, [r3, #20]
  
  /* Check the Over Sampling */
  if(huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	69db      	ldr	r3, [r3, #28]
 8003fa8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003fac:	f040 80e4 	bne.w	8004178 <UART_SetConfig+0x25c>
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
#if defined(USART6) 
    if((huart->Instance == USART1) || (huart->Instance == USART6))
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	4aab      	ldr	r2, [pc, #684]	; (8004264 <UART_SetConfig+0x348>)
 8003fb6:	4293      	cmp	r3, r2
 8003fb8:	d004      	beq.n	8003fc4 <UART_SetConfig+0xa8>
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	4aaa      	ldr	r2, [pc, #680]	; (8004268 <UART_SetConfig+0x34c>)
 8003fc0:	4293      	cmp	r3, r2
 8003fc2:	d16c      	bne.n	800409e <UART_SetConfig+0x182>
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	681c      	ldr	r4, [r3, #0]
 8003fc8:	f7ff f9c0 	bl	800334c <HAL_RCC_GetPCLK2Freq>
 8003fcc:	4602      	mov	r2, r0
 8003fce:	4613      	mov	r3, r2
 8003fd0:	009b      	lsls	r3, r3, #2
 8003fd2:	4413      	add	r3, r2
 8003fd4:	009a      	lsls	r2, r3, #2
 8003fd6:	441a      	add	r2, r3
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	685b      	ldr	r3, [r3, #4]
 8003fdc:	005b      	lsls	r3, r3, #1
 8003fde:	fbb2 f3f3 	udiv	r3, r2, r3
 8003fe2:	4aa2      	ldr	r2, [pc, #648]	; (800426c <UART_SetConfig+0x350>)
 8003fe4:	fba2 2303 	umull	r2, r3, r2, r3
 8003fe8:	095b      	lsrs	r3, r3, #5
 8003fea:	011d      	lsls	r5, r3, #4
 8003fec:	f7ff f9ae 	bl	800334c <HAL_RCC_GetPCLK2Freq>
 8003ff0:	4602      	mov	r2, r0
 8003ff2:	4613      	mov	r3, r2
 8003ff4:	009b      	lsls	r3, r3, #2
 8003ff6:	4413      	add	r3, r2
 8003ff8:	009a      	lsls	r2, r3, #2
 8003ffa:	441a      	add	r2, r3
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	685b      	ldr	r3, [r3, #4]
 8004000:	005b      	lsls	r3, r3, #1
 8004002:	fbb2 f6f3 	udiv	r6, r2, r3
 8004006:	f7ff f9a1 	bl	800334c <HAL_RCC_GetPCLK2Freq>
 800400a:	4602      	mov	r2, r0
 800400c:	4613      	mov	r3, r2
 800400e:	009b      	lsls	r3, r3, #2
 8004010:	4413      	add	r3, r2
 8004012:	009a      	lsls	r2, r3, #2
 8004014:	441a      	add	r2, r3
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	685b      	ldr	r3, [r3, #4]
 800401a:	005b      	lsls	r3, r3, #1
 800401c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004020:	4a92      	ldr	r2, [pc, #584]	; (800426c <UART_SetConfig+0x350>)
 8004022:	fba2 2303 	umull	r2, r3, r2, r3
 8004026:	095b      	lsrs	r3, r3, #5
 8004028:	2264      	movs	r2, #100	; 0x64
 800402a:	fb02 f303 	mul.w	r3, r2, r3
 800402e:	1af3      	subs	r3, r6, r3
 8004030:	00db      	lsls	r3, r3, #3
 8004032:	3332      	adds	r3, #50	; 0x32
 8004034:	4a8d      	ldr	r2, [pc, #564]	; (800426c <UART_SetConfig+0x350>)
 8004036:	fba2 2303 	umull	r2, r3, r2, r3
 800403a:	095b      	lsrs	r3, r3, #5
 800403c:	005b      	lsls	r3, r3, #1
 800403e:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8004042:	441d      	add	r5, r3
 8004044:	f7ff f982 	bl	800334c <HAL_RCC_GetPCLK2Freq>
 8004048:	4602      	mov	r2, r0
 800404a:	4613      	mov	r3, r2
 800404c:	009b      	lsls	r3, r3, #2
 800404e:	4413      	add	r3, r2
 8004050:	009a      	lsls	r2, r3, #2
 8004052:	441a      	add	r2, r3
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	685b      	ldr	r3, [r3, #4]
 8004058:	005b      	lsls	r3, r3, #1
 800405a:	fbb2 f6f3 	udiv	r6, r2, r3
 800405e:	f7ff f975 	bl	800334c <HAL_RCC_GetPCLK2Freq>
 8004062:	4602      	mov	r2, r0
 8004064:	4613      	mov	r3, r2
 8004066:	009b      	lsls	r3, r3, #2
 8004068:	4413      	add	r3, r2
 800406a:	009a      	lsls	r2, r3, #2
 800406c:	441a      	add	r2, r3
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	685b      	ldr	r3, [r3, #4]
 8004072:	005b      	lsls	r3, r3, #1
 8004074:	fbb2 f3f3 	udiv	r3, r2, r3
 8004078:	4a7c      	ldr	r2, [pc, #496]	; (800426c <UART_SetConfig+0x350>)
 800407a:	fba2 2303 	umull	r2, r3, r2, r3
 800407e:	095b      	lsrs	r3, r3, #5
 8004080:	2264      	movs	r2, #100	; 0x64
 8004082:	fb02 f303 	mul.w	r3, r2, r3
 8004086:	1af3      	subs	r3, r6, r3
 8004088:	00db      	lsls	r3, r3, #3
 800408a:	3332      	adds	r3, #50	; 0x32
 800408c:	4a77      	ldr	r2, [pc, #476]	; (800426c <UART_SetConfig+0x350>)
 800408e:	fba2 2303 	umull	r2, r3, r2, r3
 8004092:	095b      	lsrs	r3, r3, #5
 8004094:	f003 0307 	and.w	r3, r3, #7
 8004098:	442b      	add	r3, r5
 800409a:	60a3      	str	r3, [r4, #8]
 800409c:	e154      	b.n	8004348 <UART_SetConfig+0x42c>
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }	
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	681c      	ldr	r4, [r3, #0]
 80040a2:	f7ff f93f 	bl	8003324 <HAL_RCC_GetPCLK1Freq>
 80040a6:	4602      	mov	r2, r0
 80040a8:	4613      	mov	r3, r2
 80040aa:	009b      	lsls	r3, r3, #2
 80040ac:	4413      	add	r3, r2
 80040ae:	009a      	lsls	r2, r3, #2
 80040b0:	441a      	add	r2, r3
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	685b      	ldr	r3, [r3, #4]
 80040b6:	005b      	lsls	r3, r3, #1
 80040b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80040bc:	4a6b      	ldr	r2, [pc, #428]	; (800426c <UART_SetConfig+0x350>)
 80040be:	fba2 2303 	umull	r2, r3, r2, r3
 80040c2:	095b      	lsrs	r3, r3, #5
 80040c4:	011d      	lsls	r5, r3, #4
 80040c6:	f7ff f92d 	bl	8003324 <HAL_RCC_GetPCLK1Freq>
 80040ca:	4602      	mov	r2, r0
 80040cc:	4613      	mov	r3, r2
 80040ce:	009b      	lsls	r3, r3, #2
 80040d0:	4413      	add	r3, r2
 80040d2:	009a      	lsls	r2, r3, #2
 80040d4:	441a      	add	r2, r3
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	685b      	ldr	r3, [r3, #4]
 80040da:	005b      	lsls	r3, r3, #1
 80040dc:	fbb2 f6f3 	udiv	r6, r2, r3
 80040e0:	f7ff f920 	bl	8003324 <HAL_RCC_GetPCLK1Freq>
 80040e4:	4602      	mov	r2, r0
 80040e6:	4613      	mov	r3, r2
 80040e8:	009b      	lsls	r3, r3, #2
 80040ea:	4413      	add	r3, r2
 80040ec:	009a      	lsls	r2, r3, #2
 80040ee:	441a      	add	r2, r3
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	685b      	ldr	r3, [r3, #4]
 80040f4:	005b      	lsls	r3, r3, #1
 80040f6:	fbb2 f3f3 	udiv	r3, r2, r3
 80040fa:	4a5c      	ldr	r2, [pc, #368]	; (800426c <UART_SetConfig+0x350>)
 80040fc:	fba2 2303 	umull	r2, r3, r2, r3
 8004100:	095b      	lsrs	r3, r3, #5
 8004102:	2264      	movs	r2, #100	; 0x64
 8004104:	fb02 f303 	mul.w	r3, r2, r3
 8004108:	1af3      	subs	r3, r6, r3
 800410a:	00db      	lsls	r3, r3, #3
 800410c:	3332      	adds	r3, #50	; 0x32
 800410e:	4a57      	ldr	r2, [pc, #348]	; (800426c <UART_SetConfig+0x350>)
 8004110:	fba2 2303 	umull	r2, r3, r2, r3
 8004114:	095b      	lsrs	r3, r3, #5
 8004116:	005b      	lsls	r3, r3, #1
 8004118:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800411c:	441d      	add	r5, r3
 800411e:	f7ff f901 	bl	8003324 <HAL_RCC_GetPCLK1Freq>
 8004122:	4602      	mov	r2, r0
 8004124:	4613      	mov	r3, r2
 8004126:	009b      	lsls	r3, r3, #2
 8004128:	4413      	add	r3, r2
 800412a:	009a      	lsls	r2, r3, #2
 800412c:	441a      	add	r2, r3
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	685b      	ldr	r3, [r3, #4]
 8004132:	005b      	lsls	r3, r3, #1
 8004134:	fbb2 f6f3 	udiv	r6, r2, r3
 8004138:	f7ff f8f4 	bl	8003324 <HAL_RCC_GetPCLK1Freq>
 800413c:	4602      	mov	r2, r0
 800413e:	4613      	mov	r3, r2
 8004140:	009b      	lsls	r3, r3, #2
 8004142:	4413      	add	r3, r2
 8004144:	009a      	lsls	r2, r3, #2
 8004146:	441a      	add	r2, r3
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	685b      	ldr	r3, [r3, #4]
 800414c:	005b      	lsls	r3, r3, #1
 800414e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004152:	4a46      	ldr	r2, [pc, #280]	; (800426c <UART_SetConfig+0x350>)
 8004154:	fba2 2303 	umull	r2, r3, r2, r3
 8004158:	095b      	lsrs	r3, r3, #5
 800415a:	2264      	movs	r2, #100	; 0x64
 800415c:	fb02 f303 	mul.w	r3, r2, r3
 8004160:	1af3      	subs	r3, r6, r3
 8004162:	00db      	lsls	r3, r3, #3
 8004164:	3332      	adds	r3, #50	; 0x32
 8004166:	4a41      	ldr	r2, [pc, #260]	; (800426c <UART_SetConfig+0x350>)
 8004168:	fba2 2303 	umull	r2, r3, r2, r3
 800416c:	095b      	lsrs	r3, r3, #5
 800416e:	f003 0307 	and.w	r3, r3, #7
 8004172:	442b      	add	r3, r5
 8004174:	60a3      	str	r3, [r4, #8]
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
}
 8004176:	e0e7      	b.n	8004348 <UART_SetConfig+0x42c>
    if((huart->Instance == USART1) || (huart->Instance == USART6))
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	4a39      	ldr	r2, [pc, #228]	; (8004264 <UART_SetConfig+0x348>)
 800417e:	4293      	cmp	r3, r2
 8004180:	d004      	beq.n	800418c <UART_SetConfig+0x270>
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	4a38      	ldr	r2, [pc, #224]	; (8004268 <UART_SetConfig+0x34c>)
 8004188:	4293      	cmp	r3, r2
 800418a:	d171      	bne.n	8004270 <UART_SetConfig+0x354>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	681c      	ldr	r4, [r3, #0]
 8004190:	f7ff f8dc 	bl	800334c <HAL_RCC_GetPCLK2Freq>
 8004194:	4602      	mov	r2, r0
 8004196:	4613      	mov	r3, r2
 8004198:	009b      	lsls	r3, r3, #2
 800419a:	4413      	add	r3, r2
 800419c:	009a      	lsls	r2, r3, #2
 800419e:	441a      	add	r2, r3
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	685b      	ldr	r3, [r3, #4]
 80041a4:	009b      	lsls	r3, r3, #2
 80041a6:	fbb2 f3f3 	udiv	r3, r2, r3
 80041aa:	4a30      	ldr	r2, [pc, #192]	; (800426c <UART_SetConfig+0x350>)
 80041ac:	fba2 2303 	umull	r2, r3, r2, r3
 80041b0:	095b      	lsrs	r3, r3, #5
 80041b2:	011d      	lsls	r5, r3, #4
 80041b4:	f7ff f8ca 	bl	800334c <HAL_RCC_GetPCLK2Freq>
 80041b8:	4602      	mov	r2, r0
 80041ba:	4613      	mov	r3, r2
 80041bc:	009b      	lsls	r3, r3, #2
 80041be:	4413      	add	r3, r2
 80041c0:	009a      	lsls	r2, r3, #2
 80041c2:	441a      	add	r2, r3
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	685b      	ldr	r3, [r3, #4]
 80041c8:	009b      	lsls	r3, r3, #2
 80041ca:	fbb2 f6f3 	udiv	r6, r2, r3
 80041ce:	f7ff f8bd 	bl	800334c <HAL_RCC_GetPCLK2Freq>
 80041d2:	4602      	mov	r2, r0
 80041d4:	4613      	mov	r3, r2
 80041d6:	009b      	lsls	r3, r3, #2
 80041d8:	4413      	add	r3, r2
 80041da:	009a      	lsls	r2, r3, #2
 80041dc:	441a      	add	r2, r3
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	685b      	ldr	r3, [r3, #4]
 80041e2:	009b      	lsls	r3, r3, #2
 80041e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80041e8:	4a20      	ldr	r2, [pc, #128]	; (800426c <UART_SetConfig+0x350>)
 80041ea:	fba2 2303 	umull	r2, r3, r2, r3
 80041ee:	095b      	lsrs	r3, r3, #5
 80041f0:	2264      	movs	r2, #100	; 0x64
 80041f2:	fb02 f303 	mul.w	r3, r2, r3
 80041f6:	1af3      	subs	r3, r6, r3
 80041f8:	011b      	lsls	r3, r3, #4
 80041fa:	3332      	adds	r3, #50	; 0x32
 80041fc:	4a1b      	ldr	r2, [pc, #108]	; (800426c <UART_SetConfig+0x350>)
 80041fe:	fba2 2303 	umull	r2, r3, r2, r3
 8004202:	095b      	lsrs	r3, r3, #5
 8004204:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004208:	441d      	add	r5, r3
 800420a:	f7ff f89f 	bl	800334c <HAL_RCC_GetPCLK2Freq>
 800420e:	4602      	mov	r2, r0
 8004210:	4613      	mov	r3, r2
 8004212:	009b      	lsls	r3, r3, #2
 8004214:	4413      	add	r3, r2
 8004216:	009a      	lsls	r2, r3, #2
 8004218:	441a      	add	r2, r3
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	685b      	ldr	r3, [r3, #4]
 800421e:	009b      	lsls	r3, r3, #2
 8004220:	fbb2 f6f3 	udiv	r6, r2, r3
 8004224:	f7ff f892 	bl	800334c <HAL_RCC_GetPCLK2Freq>
 8004228:	4602      	mov	r2, r0
 800422a:	4613      	mov	r3, r2
 800422c:	009b      	lsls	r3, r3, #2
 800422e:	4413      	add	r3, r2
 8004230:	009a      	lsls	r2, r3, #2
 8004232:	441a      	add	r2, r3
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	685b      	ldr	r3, [r3, #4]
 8004238:	009b      	lsls	r3, r3, #2
 800423a:	fbb2 f3f3 	udiv	r3, r2, r3
 800423e:	4a0b      	ldr	r2, [pc, #44]	; (800426c <UART_SetConfig+0x350>)
 8004240:	fba2 2303 	umull	r2, r3, r2, r3
 8004244:	095b      	lsrs	r3, r3, #5
 8004246:	2264      	movs	r2, #100	; 0x64
 8004248:	fb02 f303 	mul.w	r3, r2, r3
 800424c:	1af3      	subs	r3, r6, r3
 800424e:	011b      	lsls	r3, r3, #4
 8004250:	3332      	adds	r3, #50	; 0x32
 8004252:	4a06      	ldr	r2, [pc, #24]	; (800426c <UART_SetConfig+0x350>)
 8004254:	fba2 2303 	umull	r2, r3, r2, r3
 8004258:	095b      	lsrs	r3, r3, #5
 800425a:	f003 030f 	and.w	r3, r3, #15
 800425e:	442b      	add	r3, r5
 8004260:	60a3      	str	r3, [r4, #8]
 8004262:	e071      	b.n	8004348 <UART_SetConfig+0x42c>
 8004264:	40011000 	.word	0x40011000
 8004268:	40011400 	.word	0x40011400
 800426c:	51eb851f 	.word	0x51eb851f
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	681c      	ldr	r4, [r3, #0]
 8004274:	f7ff f856 	bl	8003324 <HAL_RCC_GetPCLK1Freq>
 8004278:	4602      	mov	r2, r0
 800427a:	4613      	mov	r3, r2
 800427c:	009b      	lsls	r3, r3, #2
 800427e:	4413      	add	r3, r2
 8004280:	009a      	lsls	r2, r3, #2
 8004282:	441a      	add	r2, r3
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	685b      	ldr	r3, [r3, #4]
 8004288:	009b      	lsls	r3, r3, #2
 800428a:	fbb2 f3f3 	udiv	r3, r2, r3
 800428e:	4a30      	ldr	r2, [pc, #192]	; (8004350 <UART_SetConfig+0x434>)
 8004290:	fba2 2303 	umull	r2, r3, r2, r3
 8004294:	095b      	lsrs	r3, r3, #5
 8004296:	011d      	lsls	r5, r3, #4
 8004298:	f7ff f844 	bl	8003324 <HAL_RCC_GetPCLK1Freq>
 800429c:	4602      	mov	r2, r0
 800429e:	4613      	mov	r3, r2
 80042a0:	009b      	lsls	r3, r3, #2
 80042a2:	4413      	add	r3, r2
 80042a4:	009a      	lsls	r2, r3, #2
 80042a6:	441a      	add	r2, r3
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	685b      	ldr	r3, [r3, #4]
 80042ac:	009b      	lsls	r3, r3, #2
 80042ae:	fbb2 f6f3 	udiv	r6, r2, r3
 80042b2:	f7ff f837 	bl	8003324 <HAL_RCC_GetPCLK1Freq>
 80042b6:	4602      	mov	r2, r0
 80042b8:	4613      	mov	r3, r2
 80042ba:	009b      	lsls	r3, r3, #2
 80042bc:	4413      	add	r3, r2
 80042be:	009a      	lsls	r2, r3, #2
 80042c0:	441a      	add	r2, r3
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	685b      	ldr	r3, [r3, #4]
 80042c6:	009b      	lsls	r3, r3, #2
 80042c8:	fbb2 f3f3 	udiv	r3, r2, r3
 80042cc:	4a20      	ldr	r2, [pc, #128]	; (8004350 <UART_SetConfig+0x434>)
 80042ce:	fba2 2303 	umull	r2, r3, r2, r3
 80042d2:	095b      	lsrs	r3, r3, #5
 80042d4:	2264      	movs	r2, #100	; 0x64
 80042d6:	fb02 f303 	mul.w	r3, r2, r3
 80042da:	1af3      	subs	r3, r6, r3
 80042dc:	011b      	lsls	r3, r3, #4
 80042de:	3332      	adds	r3, #50	; 0x32
 80042e0:	4a1b      	ldr	r2, [pc, #108]	; (8004350 <UART_SetConfig+0x434>)
 80042e2:	fba2 2303 	umull	r2, r3, r2, r3
 80042e6:	095b      	lsrs	r3, r3, #5
 80042e8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80042ec:	441d      	add	r5, r3
 80042ee:	f7ff f819 	bl	8003324 <HAL_RCC_GetPCLK1Freq>
 80042f2:	4602      	mov	r2, r0
 80042f4:	4613      	mov	r3, r2
 80042f6:	009b      	lsls	r3, r3, #2
 80042f8:	4413      	add	r3, r2
 80042fa:	009a      	lsls	r2, r3, #2
 80042fc:	441a      	add	r2, r3
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	685b      	ldr	r3, [r3, #4]
 8004302:	009b      	lsls	r3, r3, #2
 8004304:	fbb2 f6f3 	udiv	r6, r2, r3
 8004308:	f7ff f80c 	bl	8003324 <HAL_RCC_GetPCLK1Freq>
 800430c:	4602      	mov	r2, r0
 800430e:	4613      	mov	r3, r2
 8004310:	009b      	lsls	r3, r3, #2
 8004312:	4413      	add	r3, r2
 8004314:	009a      	lsls	r2, r3, #2
 8004316:	441a      	add	r2, r3
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	685b      	ldr	r3, [r3, #4]
 800431c:	009b      	lsls	r3, r3, #2
 800431e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004322:	4a0b      	ldr	r2, [pc, #44]	; (8004350 <UART_SetConfig+0x434>)
 8004324:	fba2 2303 	umull	r2, r3, r2, r3
 8004328:	095b      	lsrs	r3, r3, #5
 800432a:	2264      	movs	r2, #100	; 0x64
 800432c:	fb02 f303 	mul.w	r3, r2, r3
 8004330:	1af3      	subs	r3, r6, r3
 8004332:	011b      	lsls	r3, r3, #4
 8004334:	3332      	adds	r3, #50	; 0x32
 8004336:	4a06      	ldr	r2, [pc, #24]	; (8004350 <UART_SetConfig+0x434>)
 8004338:	fba2 2303 	umull	r2, r3, r2, r3
 800433c:	095b      	lsrs	r3, r3, #5
 800433e:	f003 030f 	and.w	r3, r3, #15
 8004342:	442b      	add	r3, r5
 8004344:	60a3      	str	r3, [r4, #8]
}
 8004346:	e7ff      	b.n	8004348 <UART_SetConfig+0x42c>
 8004348:	bf00      	nop
 800434a:	3714      	adds	r7, #20
 800434c:	46bd      	mov	sp, r7
 800434e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004350:	51eb851f 	.word	0x51eb851f

08004354 <lidar_init>:
#include "TFMini.h"

bool lidar_init() {
 8004354:	b580      	push	{r7, lr}
 8004356:	af00      	add	r7, sp, #0
	lidar_raw_values = malloc(number_of_characters*sizeof(uint8_t));
 8004358:	4b0b      	ldr	r3, [pc, #44]	; (8004388 <lidar_init+0x34>)
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	4618      	mov	r0, r3
 800435e:	f00c f8f5 	bl	801054c <malloc>
 8004362:	4603      	mov	r3, r0
 8004364:	461a      	mov	r2, r3
 8004366:	4b09      	ldr	r3, [pc, #36]	; (800438c <lidar_init+0x38>)
 8004368:	601a      	str	r2, [r3, #0]

	if (lidar_raw_values == NULL) {
 800436a:	4b08      	ldr	r3, [pc, #32]	; (800438c <lidar_init+0x38>)
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	2b00      	cmp	r3, #0
 8004370:	d104      	bne.n	800437c <lidar_init+0x28>
		printf("lidar malloc failed\r\n");
 8004372:	4807      	ldr	r0, [pc, #28]	; (8004390 <lidar_init+0x3c>)
 8004374:	f00c fba4 	bl	8010ac0 <puts>
		return false;
 8004378:	2300      	movs	r3, #0
 800437a:	e003      	b.n	8004384 <lidar_init+0x30>
	}
	printf("lidar malloc succeeded\r\n");
 800437c:	4805      	ldr	r0, [pc, #20]	; (8004394 <lidar_init+0x40>)
 800437e:	f00c fb9f 	bl	8010ac0 <puts>
	return true;
 8004382:	2301      	movs	r3, #1
}
 8004384:	4618      	mov	r0, r3
 8004386:	bd80      	pop	{r7, pc}
 8004388:	20000008 	.word	0x20000008
 800438c:	200008e0 	.word	0x200008e0
 8004390:	08011204 	.word	0x08011204
 8004394:	0801121c 	.word	0x0801121c

08004398 <lidar_read>:
	free (lidar_raw_values);
	printf("lidar free succeeded\r\n");
	return true;
}

bool lidar_read() {
 8004398:	b580      	push	{r7, lr}
 800439a:	b082      	sub	sp, #8
 800439c:	af00      	add	r7, sp, #0
	HAL_UART_Receive_DMA(&huart6, lidar_raw_values,number_of_characters);
 800439e:	4b2a      	ldr	r3, [pc, #168]	; (8004448 <lidar_read+0xb0>)
 80043a0:	6819      	ldr	r1, [r3, #0]
 80043a2:	4b2a      	ldr	r3, [pc, #168]	; (800444c <lidar_read+0xb4>)
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	b29b      	uxth	r3, r3
 80043a8:	461a      	mov	r2, r3
 80043aa:	4829      	ldr	r0, [pc, #164]	; (8004450 <lidar_read+0xb8>)
 80043ac:	f7ff f9bc 	bl	8003728 <HAL_UART_Receive_DMA>
	HAL_Delay(20);
 80043b0:	2014      	movs	r0, #20
 80043b2:	f7fc f95f 	bl	8000674 <HAL_Delay>
	HAL_UART_DMAStop(&huart6);
 80043b6:	4826      	ldr	r0, [pc, #152]	; (8004450 <lidar_read+0xb8>)
 80043b8:	f7ff fa36 	bl	8003828 <HAL_UART_DMAStop>

	if(lidar_raw_values[0] != 0x59 || lidar_raw_values[1] != 0x59 || lidar_raw_values[7] != 0x00)
 80043bc:	4b22      	ldr	r3, [pc, #136]	; (8004448 <lidar_read+0xb0>)
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	781b      	ldrb	r3, [r3, #0]
 80043c2:	2b59      	cmp	r3, #89	; 0x59
 80043c4:	d10b      	bne.n	80043de <lidar_read+0x46>
 80043c6:	4b20      	ldr	r3, [pc, #128]	; (8004448 <lidar_read+0xb0>)
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	3301      	adds	r3, #1
 80043cc:	781b      	ldrb	r3, [r3, #0]
 80043ce:	2b59      	cmp	r3, #89	; 0x59
 80043d0:	d105      	bne.n	80043de <lidar_read+0x46>
 80043d2:	4b1d      	ldr	r3, [pc, #116]	; (8004448 <lidar_read+0xb0>)
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	3307      	adds	r3, #7
 80043d8:	781b      	ldrb	r3, [r3, #0]
 80043da:	2b00      	cmp	r3, #0
 80043dc:	d004      	beq.n	80043e8 <lidar_read+0x50>
	{
		printf("reading lidar data - failed\r\n");
 80043de:	481d      	ldr	r0, [pc, #116]	; (8004454 <lidar_read+0xbc>)
 80043e0:	f00c fb6e 	bl	8010ac0 <puts>
		return false;
 80043e4:	2300      	movs	r3, #0
 80043e6:	e02b      	b.n	8004440 <lidar_read+0xa8>
	}

	uint16_t checksum = 0;
 80043e8:	2300      	movs	r3, #0
 80043ea:	80fb      	strh	r3, [r7, #6]
	uint8_t number_without_checksum = number_of_characters - 1;
 80043ec:	4b17      	ldr	r3, [pc, #92]	; (800444c <lidar_read+0xb4>)
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	b2db      	uxtb	r3, r3
 80043f2:	3b01      	subs	r3, #1
 80043f4:	713b      	strb	r3, [r7, #4]

	for(uint8_t i = 0; i < number_without_checksum; ++i)
 80043f6:	2300      	movs	r3, #0
 80043f8:	717b      	strb	r3, [r7, #5]
 80043fa:	e00b      	b.n	8004414 <lidar_read+0x7c>
		checksum +=lidar_raw_values[i];
 80043fc:	4b12      	ldr	r3, [pc, #72]	; (8004448 <lidar_read+0xb0>)
 80043fe:	681a      	ldr	r2, [r3, #0]
 8004400:	797b      	ldrb	r3, [r7, #5]
 8004402:	4413      	add	r3, r2
 8004404:	781b      	ldrb	r3, [r3, #0]
 8004406:	b29a      	uxth	r2, r3
 8004408:	88fb      	ldrh	r3, [r7, #6]
 800440a:	4413      	add	r3, r2
 800440c:	80fb      	strh	r3, [r7, #6]
	for(uint8_t i = 0; i < number_without_checksum; ++i)
 800440e:	797b      	ldrb	r3, [r7, #5]
 8004410:	3301      	adds	r3, #1
 8004412:	717b      	strb	r3, [r7, #5]
 8004414:	797a      	ldrb	r2, [r7, #5]
 8004416:	793b      	ldrb	r3, [r7, #4]
 8004418:	429a      	cmp	r2, r3
 800441a:	d3ef      	bcc.n	80043fc <lidar_read+0x64>

	if((checksum & 0xFF) != lidar_raw_values[number_without_checksum] )
 800441c:	88fb      	ldrh	r3, [r7, #6]
 800441e:	b2db      	uxtb	r3, r3
 8004420:	4a09      	ldr	r2, [pc, #36]	; (8004448 <lidar_read+0xb0>)
 8004422:	6811      	ldr	r1, [r2, #0]
 8004424:	793a      	ldrb	r2, [r7, #4]
 8004426:	440a      	add	r2, r1
 8004428:	7812      	ldrb	r2, [r2, #0]
 800442a:	4293      	cmp	r3, r2
 800442c:	d004      	beq.n	8004438 <lidar_read+0xa0>
	{
		printf("reading lidar data - failed2\r\n");
 800442e:	480a      	ldr	r0, [pc, #40]	; (8004458 <lidar_read+0xc0>)
 8004430:	f00c fb46 	bl	8010ac0 <puts>
		return false;
 8004434:	2300      	movs	r3, #0
 8004436:	e003      	b.n	8004440 <lidar_read+0xa8>
	}

	printf("reading lidar data - successful\r\n");
 8004438:	4808      	ldr	r0, [pc, #32]	; (800445c <lidar_read+0xc4>)
 800443a:	f00c fb41 	bl	8010ac0 <puts>
	return true;
 800443e:	2301      	movs	r3, #1
}
 8004440:	4618      	mov	r0, r3
 8004442:	3708      	adds	r7, #8
 8004444:	46bd      	mov	sp, r7
 8004446:	bd80      	pop	{r7, pc}
 8004448:	200008e0 	.word	0x200008e0
 800444c:	20000008 	.word	0x20000008
 8004450:	20000c84 	.word	0x20000c84
 8004454:	0801126c 	.word	0x0801126c
 8004458:	0801128c 	.word	0x0801128c
 800445c:	080112ac 	.word	0x080112ac

08004460 <lidar_distance_cm>:

uint16_t lidar_distance_cm()
{
 8004460:	b480      	push	{r7}
 8004462:	af00      	add	r7, sp, #0
	return lidar_raw_values[3] << 8 | lidar_raw_values[2];
 8004464:	4b09      	ldr	r3, [pc, #36]	; (800448c <lidar_distance_cm+0x2c>)
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	3303      	adds	r3, #3
 800446a:	781b      	ldrb	r3, [r3, #0]
 800446c:	021b      	lsls	r3, r3, #8
 800446e:	b21a      	sxth	r2, r3
 8004470:	4b06      	ldr	r3, [pc, #24]	; (800448c <lidar_distance_cm+0x2c>)
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	3302      	adds	r3, #2
 8004476:	781b      	ldrb	r3, [r3, #0]
 8004478:	b21b      	sxth	r3, r3
 800447a:	4313      	orrs	r3, r2
 800447c:	b21b      	sxth	r3, r3
 800447e:	b29b      	uxth	r3, r3
}
 8004480:	4618      	mov	r0, r3
 8004482:	46bd      	mov	sp, r7
 8004484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004488:	4770      	bx	lr
 800448a:	bf00      	nop
 800448c:	200008e0 	.word	0x200008e0

08004490 <my_VL53L0X_init>:
#include "VL53L0X.h"

bool my_VL53L0X_init() {
 8004490:	b580      	push	{r7, lr}
 8004492:	b084      	sub	sp, #16
 8004494:	af00      	add	r7, sp, #0
	Dev0->I2cDevAddr = 0x52;
 8004496:	4b50      	ldr	r3, [pc, #320]	; (80045d8 <my_VL53L0X_init+0x148>)
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	2252      	movs	r2, #82	; 0x52
 800449c:	f883 215c 	strb.w	r2, [r3, #348]	; 0x15c
	Dev0->i2c_handle = &hi2c1;
 80044a0:	4b4d      	ldr	r3, [pc, #308]	; (80045d8 <my_VL53L0X_init+0x148>)
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	4a4d      	ldr	r2, [pc, #308]	; (80045dc <my_VL53L0X_init+0x14c>)
 80044a6:	f8c3 2168 	str.w	r2, [r3, #360]	; 0x168
	Dev0->comms_speed_khz = 400;
 80044aa:	4b4b      	ldr	r3, [pc, #300]	; (80045d8 <my_VL53L0X_init+0x148>)
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	f44f 72c8 	mov.w	r2, #400	; 0x190
 80044b2:	f8a3 215e 	strh.w	r2, [r3, #350]	; 0x15e

	VL53L0X_status = VL53L0X_WaitDeviceBooted(Dev0);
 80044b6:	4b48      	ldr	r3, [pc, #288]	; (80045d8 <my_VL53L0X_init+0x148>)
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	4618      	mov	r0, r3
 80044bc:	f001 fc20 	bl	8005d00 <VL53L0X_WaitDeviceBooted>
 80044c0:	4603      	mov	r3, r0
 80044c2:	461a      	mov	r2, r3
 80044c4:	4b46      	ldr	r3, [pc, #280]	; (80045e0 <my_VL53L0X_init+0x150>)
 80044c6:	601a      	str	r2, [r3, #0]
	VL53L0X_status = VL53L0X_DataInit(Dev0);
 80044c8:	4b43      	ldr	r3, [pc, #268]	; (80045d8 <my_VL53L0X_init+0x148>)
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	4618      	mov	r0, r3
 80044ce:	f001 f931 	bl	8005734 <VL53L0X_DataInit>
 80044d2:	4603      	mov	r3, r0
 80044d4:	461a      	mov	r2, r3
 80044d6:	4b42      	ldr	r3, [pc, #264]	; (80045e0 <my_VL53L0X_init+0x150>)
 80044d8:	601a      	str	r2, [r3, #0]
	VL53L0X_status = VL53L0X_StaticInit(Dev0);
 80044da:	4b3f      	ldr	r3, [pc, #252]	; (80045d8 <my_VL53L0X_init+0x148>)
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	4618      	mov	r0, r3
 80044e0:	f001 fa8c 	bl	80059fc <VL53L0X_StaticInit>
 80044e4:	4603      	mov	r3, r0
 80044e6:	461a      	mov	r2, r3
 80044e8:	4b3d      	ldr	r3, [pc, #244]	; (80045e0 <my_VL53L0X_init+0x150>)
 80044ea:	601a      	str	r2, [r3, #0]
    uint32_t refSpadCount;
    uint8_t isApertureSpads;
    uint8_t VhvSettings;
    uint8_t PhaseCal;

    VL53L0X_status = VL53L0X_PerformRefCalibration(Dev0, &VhvSettings, &PhaseCal);
 80044ec:	4b3a      	ldr	r3, [pc, #232]	; (80045d8 <my_VL53L0X_init+0x148>)
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	1c7a      	adds	r2, r7, #1
 80044f2:	1cb9      	adds	r1, r7, #2
 80044f4:	4618      	mov	r0, r3
 80044f6:	f002 f971 	bl	80067dc <VL53L0X_PerformRefCalibration>
 80044fa:	4603      	mov	r3, r0
 80044fc:	461a      	mov	r2, r3
 80044fe:	4b38      	ldr	r3, [pc, #224]	; (80045e0 <my_VL53L0X_init+0x150>)
 8004500:	601a      	str	r2, [r3, #0]
    VL53L0X_status = VL53L0X_PerformRefSpadManagement(Dev0,&refSpadCount, &isApertureSpads);
 8004502:	4b35      	ldr	r3, [pc, #212]	; (80045d8 <my_VL53L0X_init+0x148>)
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	1cfa      	adds	r2, r7, #3
 8004508:	1d39      	adds	r1, r7, #4
 800450a:	4618      	mov	r0, r3
 800450c:	f002 fdf2 	bl	80070f4 <VL53L0X_PerformRefSpadManagement>
 8004510:	4603      	mov	r3, r0
 8004512:	461a      	mov	r2, r3
 8004514:	4b32      	ldr	r3, [pc, #200]	; (80045e0 <my_VL53L0X_init+0x150>)
 8004516:	601a      	str	r2, [r3, #0]


	VL53L0X_status = VL53L0X_SetDeviceMode(Dev0, VL53L0X_DEVICEMODE_SINGLE_RANGING);
 8004518:	4b2f      	ldr	r3, [pc, #188]	; (80045d8 <my_VL53L0X_init+0x148>)
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	2100      	movs	r1, #0
 800451e:	4618      	mov	r0, r3
 8004520:	f001 fc8c 	bl	8005e3c <VL53L0X_SetDeviceMode>
 8004524:	4603      	mov	r3, r0
 8004526:	461a      	mov	r2, r3
 8004528:	4b2d      	ldr	r3, [pc, #180]	; (80045e0 <my_VL53L0X_init+0x150>)
 800452a:	601a      	str	r2, [r3, #0]
	VL53L0X_status = VL53L0X_SetMeasurementTimingBudgetMicroSeconds(Dev0, 33000);
 800452c:	4b2a      	ldr	r3, [pc, #168]	; (80045d8 <my_VL53L0X_init+0x148>)
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	f248 01e8 	movw	r1, #33000	; 0x80e8
 8004534:	4618      	mov	r0, r3
 8004536:	f001 fcfb 	bl	8005f30 <VL53L0X_SetMeasurementTimingBudgetMicroSeconds>
 800453a:	4603      	mov	r3, r0
 800453c:	461a      	mov	r2, r3
 800453e:	4b28      	ldr	r3, [pc, #160]	; (80045e0 <my_VL53L0X_init+0x150>)
 8004540:	601a      	str	r2, [r3, #0]
	VL53L0X_status = VL53L0X_SetInterMeasurementPeriodMilliSeconds(Dev0, 200);
 8004542:	4b25      	ldr	r3, [pc, #148]	; (80045d8 <my_VL53L0X_init+0x148>)
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	21c8      	movs	r1, #200	; 0xc8
 8004548:	4618      	mov	r0, r3
 800454a:	f001 fe91 	bl	8006270 <VL53L0X_SetInterMeasurementPeriodMilliSeconds>
 800454e:	4603      	mov	r3, r0
 8004550:	461a      	mov	r2, r3
 8004552:	4b23      	ldr	r3, [pc, #140]	; (80045e0 <my_VL53L0X_init+0x150>)
 8004554:	601a      	str	r2, [r3, #0]

	FixPoint1616_t signalLimit = (FixPoint1616_t) (0.1 * 65536);
 8004556:	f641 1399 	movw	r3, #6553	; 0x1999
 800455a:	60fb      	str	r3, [r7, #12]
	FixPoint1616_t sigmaLimit = (FixPoint1616_t) (60 * 65536);
 800455c:	f44f 1370 	mov.w	r3, #3932160	; 0x3c0000
 8004560:	60bb      	str	r3, [r7, #8]
	VL53L0X_status = VL53L0X_SetLimitCheckValue(Dev0, VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE, signalLimit);
 8004562:	4b1d      	ldr	r3, [pc, #116]	; (80045d8 <my_VL53L0X_init+0x148>)
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	68fa      	ldr	r2, [r7, #12]
 8004568:	2101      	movs	r1, #1
 800456a:	4618      	mov	r0, r3
 800456c:	f001 ffe0 	bl	8006530 <VL53L0X_SetLimitCheckValue>
 8004570:	4603      	mov	r3, r0
 8004572:	461a      	mov	r2, r3
 8004574:	4b1a      	ldr	r3, [pc, #104]	; (80045e0 <my_VL53L0X_init+0x150>)
 8004576:	601a      	str	r2, [r3, #0]
	VL53L0X_status = VL53L0X_SetLimitCheckValue(Dev0, VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, sigmaLimit);
 8004578:	4b17      	ldr	r3, [pc, #92]	; (80045d8 <my_VL53L0X_init+0x148>)
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	68ba      	ldr	r2, [r7, #8]
 800457e:	2100      	movs	r1, #0
 8004580:	4618      	mov	r0, r3
 8004582:	f001 ffd5 	bl	8006530 <VL53L0X_SetLimitCheckValue>
 8004586:	4603      	mov	r3, r0
 8004588:	461a      	mov	r2, r3
 800458a:	4b15      	ldr	r3, [pc, #84]	; (80045e0 <my_VL53L0X_init+0x150>)
 800458c:	601a      	str	r2, [r3, #0]

	VL53L0X_status = VL53L0X_SetVcselPulsePeriod(Dev0, VL53L0X_VCSEL_PERIOD_PRE_RANGE, 18);
 800458e:	4b12      	ldr	r3, [pc, #72]	; (80045d8 <my_VL53L0X_init+0x148>)
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	2212      	movs	r2, #18
 8004594:	2100      	movs	r1, #0
 8004596:	4618      	mov	r0, r3
 8004598:	f001 fcf0 	bl	8005f7c <VL53L0X_SetVcselPulsePeriod>
 800459c:	4603      	mov	r3, r0
 800459e:	461a      	mov	r2, r3
 80045a0:	4b0f      	ldr	r3, [pc, #60]	; (80045e0 <my_VL53L0X_init+0x150>)
 80045a2:	601a      	str	r2, [r3, #0]
	VL53L0X_status = VL53L0X_SetVcselPulsePeriod(Dev0, VL53L0X_VCSEL_PERIOD_FINAL_RANGE, 14);
 80045a4:	4b0c      	ldr	r3, [pc, #48]	; (80045d8 <my_VL53L0X_init+0x148>)
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	220e      	movs	r2, #14
 80045aa:	2101      	movs	r1, #1
 80045ac:	4618      	mov	r0, r3
 80045ae:	f001 fce5 	bl	8005f7c <VL53L0X_SetVcselPulsePeriod>
 80045b2:	4603      	mov	r3, r0
 80045b4:	461a      	mov	r2, r3
 80045b6:	4b0a      	ldr	r3, [pc, #40]	; (80045e0 <my_VL53L0X_init+0x150>)
 80045b8:	601a      	str	r2, [r3, #0]

	if (VL53L0X_status != VL53L0X_ERROR_NONE) {
 80045ba:	4b09      	ldr	r3, [pc, #36]	; (80045e0 <my_VL53L0X_init+0x150>)
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	2b00      	cmp	r3, #0
 80045c0:	d004      	beq.n	80045cc <my_VL53L0X_init+0x13c>
		printf("VL53L0_StartMeasurement failed \r\n");
 80045c2:	4808      	ldr	r0, [pc, #32]	; (80045e4 <my_VL53L0X_init+0x154>)
 80045c4:	f00c fa7c 	bl	8010ac0 <puts>
		return false;
 80045c8:	2300      	movs	r3, #0
 80045ca:	e000      	b.n	80045ce <my_VL53L0X_init+0x13e>
	}

	return true;
 80045cc:	2301      	movs	r3, #1
}
 80045ce:	4618      	mov	r0, r3
 80045d0:	3710      	adds	r7, #16
 80045d2:	46bd      	mov	sp, r7
 80045d4:	bd80      	pop	{r7, pc}
 80045d6:	bf00      	nop
 80045d8:	2000000c 	.word	0x2000000c
 80045dc:	200009e0 	.word	0x200009e0
 80045e0:	200004e0 	.word	0x200004e0
 80045e4:	080112d0 	.word	0x080112d0

080045e8 <my_VL53L0X_read>:

bool my_VL53L0X_read() {
 80045e8:	b580      	push	{r7, lr}
 80045ea:	af00      	add	r7, sp, #0
	VL53L0X_status = VL53L0X_PerformSingleRangingMeasurement(Dev0, &VL53L0X_RangingData);
 80045ec:	4b0c      	ldr	r3, [pc, #48]	; (8004620 <my_VL53L0X_read+0x38>)
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	490c      	ldr	r1, [pc, #48]	; (8004624 <my_VL53L0X_read+0x3c>)
 80045f2:	4618      	mov	r0, r3
 80045f4:	f002 fb94 	bl	8006d20 <VL53L0X_PerformSingleRangingMeasurement>
 80045f8:	4603      	mov	r3, r0
 80045fa:	461a      	mov	r2, r3
 80045fc:	4b0a      	ldr	r3, [pc, #40]	; (8004628 <my_VL53L0X_read+0x40>)
 80045fe:	601a      	str	r2, [r3, #0]
	VL53L0X_ClearInterruptMask(Dev0, 0);
 8004600:	4b07      	ldr	r3, [pc, #28]	; (8004620 <my_VL53L0X_read+0x38>)
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	2100      	movs	r1, #0
 8004606:	4618      	mov	r0, r3
 8004608:	f002 fd12 	bl	8007030 <VL53L0X_ClearInterruptMask>

	if(VL53L0X_status == VL53L0X_ERROR_NONE)
 800460c:	4b06      	ldr	r3, [pc, #24]	; (8004628 <my_VL53L0X_read+0x40>)
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	2b00      	cmp	r3, #0
 8004612:	d101      	bne.n	8004618 <my_VL53L0X_read+0x30>
		return true;
 8004614:	2301      	movs	r3, #1
 8004616:	e000      	b.n	800461a <my_VL53L0X_read+0x32>
	else
		return false;
 8004618:	2300      	movs	r3, #0

}
 800461a:	4618      	mov	r0, r3
 800461c:	bd80      	pop	{r7, pc}
 800461e:	bf00      	nop
 8004620:	2000000c 	.word	0x2000000c
 8004624:	200004e4 	.word	0x200004e4
 8004628:	200004e0 	.word	0x200004e0

0800462c <my_VL53L0X_distance_mm>:

uint16_t my_VL53L0X_distance_mm()
{
 800462c:	b480      	push	{r7}
 800462e:	af00      	add	r7, sp, #0
	if(VL53L0X_RangingData.RangeMilliMeter < 3000)
 8004630:	4b07      	ldr	r3, [pc, #28]	; (8004650 <my_VL53L0X_distance_mm+0x24>)
 8004632:	891b      	ldrh	r3, [r3, #8]
 8004634:	f640 32b7 	movw	r2, #2999	; 0xbb7
 8004638:	4293      	cmp	r3, r2
 800463a:	d802      	bhi.n	8004642 <my_VL53L0X_distance_mm+0x16>
		return VL53L0X_RangingData.RangeMilliMeter;
 800463c:	4b04      	ldr	r3, [pc, #16]	; (8004650 <my_VL53L0X_distance_mm+0x24>)
 800463e:	891b      	ldrh	r3, [r3, #8]
 8004640:	e001      	b.n	8004646 <my_VL53L0X_distance_mm+0x1a>
	else
		return -1;
 8004642:	f64f 73ff 	movw	r3, #65535	; 0xffff
}
 8004646:	4618      	mov	r0, r3
 8004648:	46bd      	mov	sp, r7
 800464a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800464e:	4770      	bx	lr
 8004650:	200004e4 	.word	0x200004e4

08004654 <my_VL53L1X_init>:
#include "VL53L1X.h"

bool my_VL53L1X_init() {
 8004654:	b580      	push	{r7, lr}
 8004656:	af00      	add	r7, sp, #0

	Dev1->I2cDevAddr = 0x52;
 8004658:	4b33      	ldr	r3, [pc, #204]	; (8004728 <my_VL53L1X_init+0xd4>)
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	2252      	movs	r2, #82	; 0x52
 800465e:	f883 2398 	strb.w	r2, [r3, #920]	; 0x398
	Dev1->I2cHandle = &hi2c3;
 8004662:	4b31      	ldr	r3, [pc, #196]	; (8004728 <my_VL53L1X_init+0xd4>)
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	4a31      	ldr	r2, [pc, #196]	; (800472c <my_VL53L1X_init+0xd8>)
 8004668:	f8c3 23a0 	str.w	r2, [r3, #928]	; 0x3a0
	Dev1->comms_speed_khz = 400;
 800466c:	4b2e      	ldr	r3, [pc, #184]	; (8004728 <my_VL53L1X_init+0xd4>)
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8004674:	f8a3 239a 	strh.w	r2, [r3, #922]	; 0x39a

	VL53L1X_status = VL53L1_WaitDeviceBooted(Dev1);
 8004678:	4b2b      	ldr	r3, [pc, #172]	; (8004728 <my_VL53L1X_init+0xd4>)
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	4618      	mov	r0, r3
 800467e:	f006 fa05 	bl	800aa8c <VL53L1_WaitDeviceBooted>
 8004682:	4603      	mov	r3, r0
 8004684:	461a      	mov	r2, r3
 8004686:	4b2a      	ldr	r3, [pc, #168]	; (8004730 <my_VL53L1X_init+0xdc>)
 8004688:	601a      	str	r2, [r3, #0]
	VL53L1X_status = VL53L1_DataInit(Dev1);
 800468a:	4b27      	ldr	r3, [pc, #156]	; (8004728 <my_VL53L1X_init+0xd4>)
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	4618      	mov	r0, r3
 8004690:	f006 f980 	bl	800a994 <VL53L1_DataInit>
 8004694:	4603      	mov	r3, r0
 8004696:	461a      	mov	r2, r3
 8004698:	4b25      	ldr	r3, [pc, #148]	; (8004730 <my_VL53L1X_init+0xdc>)
 800469a:	601a      	str	r2, [r3, #0]
	VL53L1X_status = VL53L1_StaticInit(Dev1);
 800469c:	4b22      	ldr	r3, [pc, #136]	; (8004728 <my_VL53L1X_init+0xd4>)
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	4618      	mov	r0, r3
 80046a2:	f006 f9cc 	bl	800aa3e <VL53L1_StaticInit>
 80046a6:	4603      	mov	r3, r0
 80046a8:	461a      	mov	r2, r3
 80046aa:	4b21      	ldr	r3, [pc, #132]	; (8004730 <my_VL53L1X_init+0xdc>)
 80046ac:	601a      	str	r2, [r3, #0]
	VL53L1X_status = VL53L1_SetPresetMode(Dev1, VL53L1_PRESETMODE_AUTONOMOUS);
 80046ae:	4b1e      	ldr	r3, [pc, #120]	; (8004728 <my_VL53L1X_init+0xd4>)
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	2103      	movs	r1, #3
 80046b4:	4618      	mov	r0, r3
 80046b6:	f006 face 	bl	800ac56 <VL53L1_SetPresetMode>
 80046ba:	4603      	mov	r3, r0
 80046bc:	461a      	mov	r2, r3
 80046be:	4b1c      	ldr	r3, [pc, #112]	; (8004730 <my_VL53L1X_init+0xdc>)
 80046c0:	601a      	str	r2, [r3, #0]
	VL53L1X_status = VL53L1_SetDistanceMode(Dev1, VL53L1_DISTANCEMODE_LONG);
 80046c2:	4b19      	ldr	r3, [pc, #100]	; (8004728 <my_VL53L1X_init+0xd4>)
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	2103      	movs	r1, #3
 80046c8:	4618      	mov	r0, r3
 80046ca:	f006 fb0c 	bl	800ace6 <VL53L1_SetDistanceMode>
 80046ce:	4603      	mov	r3, r0
 80046d0:	461a      	mov	r2, r3
 80046d2:	4b17      	ldr	r3, [pc, #92]	; (8004730 <my_VL53L1X_init+0xdc>)
 80046d4:	601a      	str	r2, [r3, #0]
	VL53L1X_status = VL53L1_SetMeasurementTimingBudgetMicroSeconds(Dev1, 70000);
 80046d6:	4b14      	ldr	r3, [pc, #80]	; (8004728 <my_VL53L1X_init+0xd4>)
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	4916      	ldr	r1, [pc, #88]	; (8004734 <my_VL53L1X_init+0xe0>)
 80046dc:	4618      	mov	r0, r3
 80046de:	f006 fb89 	bl	800adf4 <VL53L1_SetMeasurementTimingBudgetMicroSeconds>
 80046e2:	4603      	mov	r3, r0
 80046e4:	461a      	mov	r2, r3
 80046e6:	4b12      	ldr	r3, [pc, #72]	; (8004730 <my_VL53L1X_init+0xdc>)
 80046e8:	601a      	str	r2, [r3, #0]
	VL53L1X_status = VL53L1_SetInterMeasurementPeriodMilliSeconds(Dev1, 200);
 80046ea:	4b0f      	ldr	r3, [pc, #60]	; (8004728 <my_VL53L1X_init+0xd4>)
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	21c8      	movs	r1, #200	; 0xc8
 80046f0:	4618      	mov	r0, r3
 80046f2:	f006 fcfd 	bl	800b0f0 <VL53L1_SetInterMeasurementPeriodMilliSeconds>
 80046f6:	4603      	mov	r3, r0
 80046f8:	461a      	mov	r2, r3
 80046fa:	4b0d      	ldr	r3, [pc, #52]	; (8004730 <my_VL53L1X_init+0xdc>)
 80046fc:	601a      	str	r2, [r3, #0]
	VL53L1X_status = VL53L1_StartMeasurement(Dev1);
 80046fe:	4b0a      	ldr	r3, [pc, #40]	; (8004728 <my_VL53L1X_init+0xd4>)
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	4618      	mov	r0, r3
 8004704:	f006 fe6a 	bl	800b3dc <VL53L1_StartMeasurement>
 8004708:	4603      	mov	r3, r0
 800470a:	461a      	mov	r2, r3
 800470c:	4b08      	ldr	r3, [pc, #32]	; (8004730 <my_VL53L1X_init+0xdc>)
 800470e:	601a      	str	r2, [r3, #0]

	if (VL53L1X_status) {
 8004710:	4b07      	ldr	r3, [pc, #28]	; (8004730 <my_VL53L1X_init+0xdc>)
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	2b00      	cmp	r3, #0
 8004716:	d004      	beq.n	8004722 <my_VL53L1X_init+0xce>
		printf("VL53L1_StartMeasurement failed \r\n");
 8004718:	4807      	ldr	r0, [pc, #28]	; (8004738 <my_VL53L1X_init+0xe4>)
 800471a:	f00c f9d1 	bl	8010ac0 <puts>
		return false;
 800471e:	2300      	movs	r3, #0
 8004720:	e000      	b.n	8004724 <my_VL53L1X_init+0xd0>
	}

	return true;
 8004722:	2301      	movs	r3, #1
}
 8004724:	4618      	mov	r0, r3
 8004726:	bd80      	pop	{r7, pc}
 8004728:	20000010 	.word	0x20000010
 800472c:	2000098c 	.word	0x2000098c
 8004730:	200008a4 	.word	0x200008a4
 8004734:	00011170 	.word	0x00011170
 8004738:	080112f4 	.word	0x080112f4

0800473c <my_VL53L1X_read>:

bool my_VL53L1X_read() {
 800473c:	b580      	push	{r7, lr}
 800473e:	af00      	add	r7, sp, #0
			VL53L1X_callback_counter = 0;
			VL53L1X_status = VL53L1_GetRangingMeasurementData(Dev1, &VL53L1X_RangingData);
			VL53L1X_status = VL53L1_ClearInterruptAndStartMeasurement(Dev1);
		}
	} else {
		VL53L1X_status = VL53L1_WaitMeasurementDataReady(Dev1);
 8004740:	4b14      	ldr	r3, [pc, #80]	; (8004794 <my_VL53L1X_read+0x58>)
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	4618      	mov	r0, r3
 8004746:	f006 ff67 	bl	800b618 <VL53L1_WaitMeasurementDataReady>
 800474a:	4603      	mov	r3, r0
 800474c:	461a      	mov	r2, r3
 800474e:	4b12      	ldr	r3, [pc, #72]	; (8004798 <my_VL53L1X_read+0x5c>)
 8004750:	601a      	str	r2, [r3, #0]
		if (!VL53L1X_status) {
 8004752:	4b11      	ldr	r3, [pc, #68]	; (8004798 <my_VL53L1X_read+0x5c>)
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	2b00      	cmp	r3, #0
 8004758:	d112      	bne.n	8004780 <my_VL53L1X_read+0x44>
			VL53L1X_status = VL53L1_GetRangingMeasurementData(Dev1, &VL53L1X_RangingData);
 800475a:	4b0e      	ldr	r3, [pc, #56]	; (8004794 <my_VL53L1X_read+0x58>)
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	490f      	ldr	r1, [pc, #60]	; (800479c <my_VL53L1X_read+0x60>)
 8004760:	4618      	mov	r0, r3
 8004762:	f007 f933 	bl	800b9cc <VL53L1_GetRangingMeasurementData>
 8004766:	4603      	mov	r3, r0
 8004768:	461a      	mov	r2, r3
 800476a:	4b0b      	ldr	r3, [pc, #44]	; (8004798 <my_VL53L1X_read+0x5c>)
 800476c:	601a      	str	r2, [r3, #0]
			VL53L1X_status = VL53L1_ClearInterruptAndStartMeasurement(Dev1);
 800476e:	4b09      	ldr	r3, [pc, #36]	; (8004794 <my_VL53L1X_read+0x58>)
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	4618      	mov	r0, r3
 8004774:	f006 ff28 	bl	800b5c8 <VL53L1_ClearInterruptAndStartMeasurement>
 8004778:	4603      	mov	r3, r0
 800477a:	461a      	mov	r2, r3
 800477c:	4b06      	ldr	r3, [pc, #24]	; (8004798 <my_VL53L1X_read+0x5c>)
 800477e:	601a      	str	r2, [r3, #0]
		}
	}

	if(VL53L1X_status == VL53L1_ERROR_NONE)
 8004780:	4b05      	ldr	r3, [pc, #20]	; (8004798 <my_VL53L1X_read+0x5c>)
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	2b00      	cmp	r3, #0
 8004786:	d101      	bne.n	800478c <my_VL53L1X_read+0x50>
		return true;
 8004788:	2301      	movs	r3, #1
 800478a:	e000      	b.n	800478e <my_VL53L1X_read+0x52>
	else
		return false;
 800478c:	2300      	movs	r3, #0
}
 800478e:	4618      	mov	r0, r3
 8004790:	bd80      	pop	{r7, pc}
 8004792:	bf00      	nop
 8004794:	20000010 	.word	0x20000010
 8004798:	200008a4 	.word	0x200008a4
 800479c:	200008a8 	.word	0x200008a8

080047a0 <my_VL53L1X_distance_mm>:

uint16_t my_VL53L1X_distance_mm() {
 80047a0:	b480      	push	{r7}
 80047a2:	af00      	add	r7, sp, #0
	if(VL53L1X_RangingData.RangeMilliMeter < 5000)
 80047a4:	4b09      	ldr	r3, [pc, #36]	; (80047cc <my_VL53L1X_distance_mm+0x2c>)
 80047a6:	f9b3 3018 	ldrsh.w	r3, [r3, #24]
 80047aa:	f241 3287 	movw	r2, #4999	; 0x1387
 80047ae:	4293      	cmp	r3, r2
 80047b0:	dc04      	bgt.n	80047bc <my_VL53L1X_distance_mm+0x1c>
		return VL53L1X_RangingData.RangeMilliMeter;
 80047b2:	4b06      	ldr	r3, [pc, #24]	; (80047cc <my_VL53L1X_distance_mm+0x2c>)
 80047b4:	f9b3 3018 	ldrsh.w	r3, [r3, #24]
 80047b8:	b29b      	uxth	r3, r3
 80047ba:	e001      	b.n	80047c0 <my_VL53L1X_distance_mm+0x20>
	else
		return -1;
 80047bc:	f64f 73ff 	movw	r3, #65535	; 0xffff
}
 80047c0:	4618      	mov	r0, r3
 80047c2:	46bd      	mov	sp, r7
 80047c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047c8:	4770      	bx	lr
 80047ca:	bf00      	nop
 80047cc:	200008a8 	.word	0x200008a8

080047d0 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80047d0:	b580      	push	{r7, lr}
 80047d2:	b084      	sub	sp, #16
 80047d4:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig;

    /**Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion) 
    */
  hadc1.Instance = ADC1;
 80047d6:	4b32      	ldr	r3, [pc, #200]	; (80048a0 <MX_ADC1_Init+0xd0>)
 80047d8:	4a32      	ldr	r2, [pc, #200]	; (80048a4 <MX_ADC1_Init+0xd4>)
 80047da:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV8;
 80047dc:	4b30      	ldr	r3, [pc, #192]	; (80048a0 <MX_ADC1_Init+0xd0>)
 80047de:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 80047e2:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80047e4:	4b2e      	ldr	r3, [pc, #184]	; (80048a0 <MX_ADC1_Init+0xd0>)
 80047e6:	2200      	movs	r2, #0
 80047e8:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 80047ea:	4b2d      	ldr	r3, [pc, #180]	; (80048a0 <MX_ADC1_Init+0xd0>)
 80047ec:	2201      	movs	r2, #1
 80047ee:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80047f0:	4b2b      	ldr	r3, [pc, #172]	; (80048a0 <MX_ADC1_Init+0xd0>)
 80047f2:	2201      	movs	r2, #1
 80047f4:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80047f6:	4b2a      	ldr	r3, [pc, #168]	; (80048a0 <MX_ADC1_Init+0xd0>)
 80047f8:	2200      	movs	r2, #0
 80047fa:	621a      	str	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80047fc:	4b28      	ldr	r3, [pc, #160]	; (80048a0 <MX_ADC1_Init+0xd0>)
 80047fe:	2200      	movs	r2, #0
 8004800:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8004802:	4b27      	ldr	r3, [pc, #156]	; (80048a0 <MX_ADC1_Init+0xd0>)
 8004804:	4a28      	ldr	r2, [pc, #160]	; (80048a8 <MX_ADC1_Init+0xd8>)
 8004806:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8004808:	4b25      	ldr	r3, [pc, #148]	; (80048a0 <MX_ADC1_Init+0xd0>)
 800480a:	2200      	movs	r2, #0
 800480c:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 3;
 800480e:	4b24      	ldr	r3, [pc, #144]	; (80048a0 <MX_ADC1_Init+0xd0>)
 8004810:	2203      	movs	r2, #3
 8004812:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8004814:	4b22      	ldr	r3, [pc, #136]	; (80048a0 <MX_ADC1_Init+0xd0>)
 8004816:	2201      	movs	r2, #1
 8004818:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800481a:	4b21      	ldr	r3, [pc, #132]	; (80048a0 <MX_ADC1_Init+0xd0>)
 800481c:	2201      	movs	r2, #1
 800481e:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8004820:	481f      	ldr	r0, [pc, #124]	; (80048a0 <MX_ADC1_Init+0xd0>)
 8004822:	f7fb ff49 	bl	80006b8 <HAL_ADC_Init>
 8004826:	4603      	mov	r3, r0
 8004828:	2b00      	cmp	r3, #0
 800482a:	d003      	beq.n	8004834 <MX_ADC1_Init+0x64>
  {
    _Error_Handler(__FILE__, __LINE__);
 800482c:	214a      	movs	r1, #74	; 0x4a
 800482e:	481f      	ldr	r0, [pc, #124]	; (80048ac <MX_ADC1_Init+0xdc>)
 8004830:	f000 fc22 	bl	8005078 <_Error_Handler>
  }

    /**Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
    */
  sConfig.Channel = ADC_CHANNEL_10;
 8004834:	230a      	movs	r3, #10
 8004836:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8004838:	2301      	movs	r3, #1
 800483a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 800483c:	2307      	movs	r3, #7
 800483e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8004840:	463b      	mov	r3, r7
 8004842:	4619      	mov	r1, r3
 8004844:	4816      	ldr	r0, [pc, #88]	; (80048a0 <MX_ADC1_Init+0xd0>)
 8004846:	f7fc f8b5 	bl	80009b4 <HAL_ADC_ConfigChannel>
 800484a:	4603      	mov	r3, r0
 800484c:	2b00      	cmp	r3, #0
 800484e:	d003      	beq.n	8004858 <MX_ADC1_Init+0x88>
  {
    _Error_Handler(__FILE__, __LINE__);
 8004850:	2154      	movs	r1, #84	; 0x54
 8004852:	4816      	ldr	r0, [pc, #88]	; (80048ac <MX_ADC1_Init+0xdc>)
 8004854:	f000 fc10 	bl	8005078 <_Error_Handler>
  }

    /**Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
    */
  sConfig.Channel = ADC_CHANNEL_11;
 8004858:	230b      	movs	r3, #11
 800485a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 800485c:	2302      	movs	r3, #2
 800485e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8004860:	463b      	mov	r3, r7
 8004862:	4619      	mov	r1, r3
 8004864:	480e      	ldr	r0, [pc, #56]	; (80048a0 <MX_ADC1_Init+0xd0>)
 8004866:	f7fc f8a5 	bl	80009b4 <HAL_ADC_ConfigChannel>
 800486a:	4603      	mov	r3, r0
 800486c:	2b00      	cmp	r3, #0
 800486e:	d003      	beq.n	8004878 <MX_ADC1_Init+0xa8>
  {
    _Error_Handler(__FILE__, __LINE__);
 8004870:	215d      	movs	r1, #93	; 0x5d
 8004872:	480e      	ldr	r0, [pc, #56]	; (80048ac <MX_ADC1_Init+0xdc>)
 8004874:	f000 fc00 	bl	8005078 <_Error_Handler>
  }

    /**Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
    */
  sConfig.Channel = ADC_CHANNEL_12;
 8004878:	230c      	movs	r3, #12
 800487a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 800487c:	2303      	movs	r3, #3
 800487e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8004880:	463b      	mov	r3, r7
 8004882:	4619      	mov	r1, r3
 8004884:	4806      	ldr	r0, [pc, #24]	; (80048a0 <MX_ADC1_Init+0xd0>)
 8004886:	f7fc f895 	bl	80009b4 <HAL_ADC_ConfigChannel>
 800488a:	4603      	mov	r3, r0
 800488c:	2b00      	cmp	r3, #0
 800488e:	d003      	beq.n	8004898 <MX_ADC1_Init+0xc8>
  {
    _Error_Handler(__FILE__, __LINE__);
 8004890:	2166      	movs	r1, #102	; 0x66
 8004892:	4806      	ldr	r0, [pc, #24]	; (80048ac <MX_ADC1_Init+0xdc>)
 8004894:	f000 fbf0 	bl	8005078 <_Error_Handler>
  }

}
 8004898:	bf00      	nop
 800489a:	3710      	adds	r7, #16
 800489c:	46bd      	mov	sp, r7
 800489e:	bd80      	pop	{r7, pc}
 80048a0:	200008e4 	.word	0x200008e4
 80048a4:	40012000 	.word	0x40012000
 80048a8:	0f000001 	.word	0x0f000001
 80048ac:	08011318 	.word	0x08011318

080048b0 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80048b0:	b580      	push	{r7, lr}
 80048b2:	b088      	sub	sp, #32
 80048b4:	af00      	add	r7, sp, #0
 80048b6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(adcHandle->Instance==ADC1)
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	4a29      	ldr	r2, [pc, #164]	; (8004964 <HAL_ADC_MspInit+0xb4>)
 80048be:	4293      	cmp	r3, r2
 80048c0:	d14b      	bne.n	800495a <HAL_ADC_MspInit+0xaa>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80048c2:	2300      	movs	r3, #0
 80048c4:	60bb      	str	r3, [r7, #8]
 80048c6:	4a28      	ldr	r2, [pc, #160]	; (8004968 <HAL_ADC_MspInit+0xb8>)
 80048c8:	4b27      	ldr	r3, [pc, #156]	; (8004968 <HAL_ADC_MspInit+0xb8>)
 80048ca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80048cc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80048d0:	6453      	str	r3, [r2, #68]	; 0x44
 80048d2:	4b25      	ldr	r3, [pc, #148]	; (8004968 <HAL_ADC_MspInit+0xb8>)
 80048d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80048d6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80048da:	60bb      	str	r3, [r7, #8]
 80048dc:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration    
    PC0     ------> ADC1_IN10
    PC1     ------> ADC1_IN11
    PC2     ------> ADC1_IN12 
    */
    GPIO_InitStruct.Pin = SHARP_SMALL_1_ADC_Pin|SHARP_SMALL_2_ADC_Pin|SHARP_BIG_ADC_Pin;
 80048de:	2307      	movs	r3, #7
 80048e0:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80048e2:	2303      	movs	r3, #3
 80048e4:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80048e6:	2300      	movs	r3, #0
 80048e8:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80048ea:	f107 030c 	add.w	r3, r7, #12
 80048ee:	4619      	mov	r1, r3
 80048f0:	481e      	ldr	r0, [pc, #120]	; (800496c <HAL_ADC_MspInit+0xbc>)
 80048f2:	f7fd f833 	bl	800195c <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 80048f6:	4b1e      	ldr	r3, [pc, #120]	; (8004970 <HAL_ADC_MspInit+0xc0>)
 80048f8:	4a1e      	ldr	r2, [pc, #120]	; (8004974 <HAL_ADC_MspInit+0xc4>)
 80048fa:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 80048fc:	4b1c      	ldr	r3, [pc, #112]	; (8004970 <HAL_ADC_MspInit+0xc0>)
 80048fe:	2200      	movs	r2, #0
 8004900:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004902:	4b1b      	ldr	r3, [pc, #108]	; (8004970 <HAL_ADC_MspInit+0xc0>)
 8004904:	2200      	movs	r2, #0
 8004906:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8004908:	4b19      	ldr	r3, [pc, #100]	; (8004970 <HAL_ADC_MspInit+0xc0>)
 800490a:	2200      	movs	r2, #0
 800490c:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800490e:	4b18      	ldr	r3, [pc, #96]	; (8004970 <HAL_ADC_MspInit+0xc0>)
 8004910:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004914:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8004916:	4b16      	ldr	r3, [pc, #88]	; (8004970 <HAL_ADC_MspInit+0xc0>)
 8004918:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800491c:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800491e:	4b14      	ldr	r3, [pc, #80]	; (8004970 <HAL_ADC_MspInit+0xc0>)
 8004920:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8004924:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8004926:	4b12      	ldr	r3, [pc, #72]	; (8004970 <HAL_ADC_MspInit+0xc0>)
 8004928:	f44f 7280 	mov.w	r2, #256	; 0x100
 800492c:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800492e:	4b10      	ldr	r3, [pc, #64]	; (8004970 <HAL_ADC_MspInit+0xc0>)
 8004930:	2200      	movs	r2, #0
 8004932:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004934:	4b0e      	ldr	r3, [pc, #56]	; (8004970 <HAL_ADC_MspInit+0xc0>)
 8004936:	2200      	movs	r2, #0
 8004938:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800493a:	480d      	ldr	r0, [pc, #52]	; (8004970 <HAL_ADC_MspInit+0xc0>)
 800493c:	f7fc fc06 	bl	800114c <HAL_DMA_Init>
 8004940:	4603      	mov	r3, r0
 8004942:	2b00      	cmp	r3, #0
 8004944:	d003      	beq.n	800494e <HAL_ADC_MspInit+0x9e>
    {
      _Error_Handler(__FILE__, __LINE__);
 8004946:	218f      	movs	r1, #143	; 0x8f
 8004948:	480b      	ldr	r0, [pc, #44]	; (8004978 <HAL_ADC_MspInit+0xc8>)
 800494a:	f000 fb95 	bl	8005078 <_Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	4a07      	ldr	r2, [pc, #28]	; (8004970 <HAL_ADC_MspInit+0xc0>)
 8004952:	639a      	str	r2, [r3, #56]	; 0x38
 8004954:	4a06      	ldr	r2, [pc, #24]	; (8004970 <HAL_ADC_MspInit+0xc0>)
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 800495a:	bf00      	nop
 800495c:	3720      	adds	r7, #32
 800495e:	46bd      	mov	sp, r7
 8004960:	bd80      	pop	{r7, pc}
 8004962:	bf00      	nop
 8004964:	40012000 	.word	0x40012000
 8004968:	40023800 	.word	0x40023800
 800496c:	40020800 	.word	0x40020800
 8004970:	2000092c 	.word	0x2000092c
 8004974:	40026410 	.word	0x40026410
 8004978:	08011318 	.word	0x08011318

0800497c <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
void MX_DMA_Init(void) 
{
 800497c:	b580      	push	{r7, lr}
 800497e:	b082      	sub	sp, #8
 8004980:	af00      	add	r7, sp, #0
  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8004982:	2300      	movs	r3, #0
 8004984:	607b      	str	r3, [r7, #4]
 8004986:	4a14      	ldr	r2, [pc, #80]	; (80049d8 <MX_DMA_Init+0x5c>)
 8004988:	4b13      	ldr	r3, [pc, #76]	; (80049d8 <MX_DMA_Init+0x5c>)
 800498a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800498c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8004990:	6313      	str	r3, [r2, #48]	; 0x30
 8004992:	4b11      	ldr	r3, [pc, #68]	; (80049d8 <MX_DMA_Init+0x5c>)
 8004994:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004996:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800499a:	607b      	str	r3, [r7, #4]
 800499c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 800499e:	2200      	movs	r2, #0
 80049a0:	2100      	movs	r1, #0
 80049a2:	2038      	movs	r0, #56	; 0x38
 80049a4:	f7fc fb71 	bl	800108a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 80049a8:	2038      	movs	r0, #56	; 0x38
 80049aa:	f7fc fb8a 	bl	80010c2 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 0, 0);
 80049ae:	2200      	movs	r2, #0
 80049b0:	2100      	movs	r1, #0
 80049b2:	2039      	movs	r0, #57	; 0x39
 80049b4:	f7fc fb69 	bl	800108a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 80049b8:	2039      	movs	r0, #57	; 0x39
 80049ba:	f7fc fb82 	bl	80010c2 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 0, 0);
 80049be:	2200      	movs	r2, #0
 80049c0:	2100      	movs	r1, #0
 80049c2:	2045      	movs	r0, #69	; 0x45
 80049c4:	f7fc fb61 	bl	800108a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 80049c8:	2045      	movs	r0, #69	; 0x45
 80049ca:	f7fc fb7a 	bl	80010c2 <HAL_NVIC_EnableIRQ>

}
 80049ce:	bf00      	nop
 80049d0:	3708      	adds	r7, #8
 80049d2:	46bd      	mov	sp, r7
 80049d4:	bd80      	pop	{r7, pc}
 80049d6:	bf00      	nop
 80049d8:	40023800 	.word	0x40023800

080049dc <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80049dc:	b580      	push	{r7, lr}
 80049de:	b08a      	sub	sp, #40	; 0x28
 80049e0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80049e2:	2300      	movs	r3, #0
 80049e4:	613b      	str	r3, [r7, #16]
 80049e6:	4a46      	ldr	r2, [pc, #280]	; (8004b00 <MX_GPIO_Init+0x124>)
 80049e8:	4b45      	ldr	r3, [pc, #276]	; (8004b00 <MX_GPIO_Init+0x124>)
 80049ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80049ec:	f043 0304 	orr.w	r3, r3, #4
 80049f0:	6313      	str	r3, [r2, #48]	; 0x30
 80049f2:	4b43      	ldr	r3, [pc, #268]	; (8004b00 <MX_GPIO_Init+0x124>)
 80049f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80049f6:	f003 0304 	and.w	r3, r3, #4
 80049fa:	613b      	str	r3, [r7, #16]
 80049fc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80049fe:	2300      	movs	r3, #0
 8004a00:	60fb      	str	r3, [r7, #12]
 8004a02:	4a3f      	ldr	r2, [pc, #252]	; (8004b00 <MX_GPIO_Init+0x124>)
 8004a04:	4b3e      	ldr	r3, [pc, #248]	; (8004b00 <MX_GPIO_Init+0x124>)
 8004a06:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a08:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004a0c:	6313      	str	r3, [r2, #48]	; 0x30
 8004a0e:	4b3c      	ldr	r3, [pc, #240]	; (8004b00 <MX_GPIO_Init+0x124>)
 8004a10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a12:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004a16:	60fb      	str	r3, [r7, #12]
 8004a18:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8004a1a:	2300      	movs	r3, #0
 8004a1c:	60bb      	str	r3, [r7, #8]
 8004a1e:	4a38      	ldr	r2, [pc, #224]	; (8004b00 <MX_GPIO_Init+0x124>)
 8004a20:	4b37      	ldr	r3, [pc, #220]	; (8004b00 <MX_GPIO_Init+0x124>)
 8004a22:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a24:	f043 0301 	orr.w	r3, r3, #1
 8004a28:	6313      	str	r3, [r2, #48]	; 0x30
 8004a2a:	4b35      	ldr	r3, [pc, #212]	; (8004b00 <MX_GPIO_Init+0x124>)
 8004a2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a2e:	f003 0301 	and.w	r3, r3, #1
 8004a32:	60bb      	str	r3, [r7, #8]
 8004a34:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8004a36:	2300      	movs	r3, #0
 8004a38:	607b      	str	r3, [r7, #4]
 8004a3a:	4a31      	ldr	r2, [pc, #196]	; (8004b00 <MX_GPIO_Init+0x124>)
 8004a3c:	4b30      	ldr	r3, [pc, #192]	; (8004b00 <MX_GPIO_Init+0x124>)
 8004a3e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a40:	f043 0302 	orr.w	r3, r3, #2
 8004a44:	6313      	str	r3, [r2, #48]	; 0x30
 8004a46:	4b2e      	ldr	r3, [pc, #184]	; (8004b00 <MX_GPIO_Init+0x124>)
 8004a48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a4a:	f003 0302 	and.w	r3, r3, #2
 8004a4e:	607b      	str	r3, [r7, #4]
 8004a50:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(VL53L1X_trigger_GPIO_Port, VL53L1X_trigger_Pin, GPIO_PIN_SET);
 8004a52:	2201      	movs	r2, #1
 8004a54:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8004a58:	482a      	ldr	r0, [pc, #168]	; (8004b04 <MX_GPIO_Init+0x128>)
 8004a5a:	f7fd f901 	bl	8001c60 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, VL53L0X_trigger_Pin|LASER_Pin, GPIO_PIN_SET);
 8004a5e:	2201      	movs	r2, #1
 8004a60:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8004a64:	4828      	ldr	r0, [pc, #160]	; (8004b08 <MX_GPIO_Init+0x12c>)
 8004a66:	f7fd f8fb 	bl	8001c60 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8004a6a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004a6e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8004a70:	4b26      	ldr	r3, [pc, #152]	; (8004b0c <MX_GPIO_Init+0x130>)
 8004a72:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004a74:	2300      	movs	r3, #0
 8004a76:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004a78:	f107 0314 	add.w	r3, r7, #20
 8004a7c:	4619      	mov	r1, r3
 8004a7e:	4824      	ldr	r0, [pc, #144]	; (8004b10 <MX_GPIO_Init+0x134>)
 8004a80:	f7fc ff6c 	bl	800195c <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = VL53L1X_INT_Pin|VL53L0X_INT_Pin;
 8004a84:	2330      	movs	r3, #48	; 0x30
 8004a86:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8004a88:	4b22      	ldr	r3, [pc, #136]	; (8004b14 <MX_GPIO_Init+0x138>)
 8004a8a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004a8c:	2301      	movs	r3, #1
 8004a8e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004a90:	f107 0314 	add.w	r3, r7, #20
 8004a94:	4619      	mov	r1, r3
 8004a96:	481c      	ldr	r0, [pc, #112]	; (8004b08 <MX_GPIO_Init+0x12c>)
 8004a98:	f7fc ff60 	bl	800195c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = VL53L1X_trigger_Pin;
 8004a9c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004aa0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004aa2:	2301      	movs	r3, #1
 8004aa4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004aa6:	2300      	movs	r3, #0
 8004aa8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8004aaa:	2301      	movs	r3, #1
 8004aac:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(VL53L1X_trigger_GPIO_Port, &GPIO_InitStruct);
 8004aae:	f107 0314 	add.w	r3, r7, #20
 8004ab2:	4619      	mov	r1, r3
 8004ab4:	4813      	ldr	r0, [pc, #76]	; (8004b04 <MX_GPIO_Init+0x128>)
 8004ab6:	f7fc ff51 	bl	800195c <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = VL53L0X_trigger_Pin|LASER_Pin;
 8004aba:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8004abe:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004ac0:	2301      	movs	r3, #1
 8004ac2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004ac4:	2300      	movs	r3, #0
 8004ac6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8004ac8:	2301      	movs	r3, #1
 8004aca:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004acc:	f107 0314 	add.w	r3, r7, #20
 8004ad0:	4619      	mov	r1, r3
 8004ad2:	480d      	ldr	r0, [pc, #52]	; (8004b08 <MX_GPIO_Init+0x12c>)
 8004ad4:	f7fc ff42 	bl	800195c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 8004ad8:	2200      	movs	r2, #0
 8004ada:	2100      	movs	r1, #0
 8004adc:	200a      	movs	r0, #10
 8004ade:	f7fc fad4 	bl	800108a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8004ae2:	200a      	movs	r0, #10
 8004ae4:	f7fc faed 	bl	80010c2 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8004ae8:	2200      	movs	r2, #0
 8004aea:	2100      	movs	r1, #0
 8004aec:	2017      	movs	r0, #23
 8004aee:	f7fc facc 	bl	800108a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8004af2:	2017      	movs	r0, #23
 8004af4:	f7fc fae5 	bl	80010c2 <HAL_NVIC_EnableIRQ>

}
 8004af8:	bf00      	nop
 8004afa:	3728      	adds	r7, #40	; 0x28
 8004afc:	46bd      	mov	sp, r7
 8004afe:	bd80      	pop	{r7, pc}
 8004b00:	40023800 	.word	0x40023800
 8004b04:	40020400 	.word	0x40020400
 8004b08:	40020000 	.word	0x40020000
 8004b0c:	10110000 	.word	0x10110000
 8004b10:	40020800 	.word	0x40020800
 8004b14:	10210000 	.word	0x10210000

08004b18 <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c1;
I2C_HandleTypeDef hi2c3;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8004b18:	b580      	push	{r7, lr}
 8004b1a:	af00      	add	r7, sp, #0

  hi2c1.Instance = I2C1;
 8004b1c:	4b13      	ldr	r3, [pc, #76]	; (8004b6c <MX_I2C1_Init+0x54>)
 8004b1e:	4a14      	ldr	r2, [pc, #80]	; (8004b70 <MX_I2C1_Init+0x58>)
 8004b20:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8004b22:	4b12      	ldr	r3, [pc, #72]	; (8004b6c <MX_I2C1_Init+0x54>)
 8004b24:	4a13      	ldr	r2, [pc, #76]	; (8004b74 <MX_I2C1_Init+0x5c>)
 8004b26:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8004b28:	4b10      	ldr	r3, [pc, #64]	; (8004b6c <MX_I2C1_Init+0x54>)
 8004b2a:	2200      	movs	r2, #0
 8004b2c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8004b2e:	4b0f      	ldr	r3, [pc, #60]	; (8004b6c <MX_I2C1_Init+0x54>)
 8004b30:	2200      	movs	r2, #0
 8004b32:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8004b34:	4b0d      	ldr	r3, [pc, #52]	; (8004b6c <MX_I2C1_Init+0x54>)
 8004b36:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8004b3a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8004b3c:	4b0b      	ldr	r3, [pc, #44]	; (8004b6c <MX_I2C1_Init+0x54>)
 8004b3e:	2200      	movs	r2, #0
 8004b40:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8004b42:	4b0a      	ldr	r3, [pc, #40]	; (8004b6c <MX_I2C1_Init+0x54>)
 8004b44:	2200      	movs	r2, #0
 8004b46:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8004b48:	4b08      	ldr	r3, [pc, #32]	; (8004b6c <MX_I2C1_Init+0x54>)
 8004b4a:	2200      	movs	r2, #0
 8004b4c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8004b4e:	4b07      	ldr	r3, [pc, #28]	; (8004b6c <MX_I2C1_Init+0x54>)
 8004b50:	2200      	movs	r2, #0
 8004b52:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8004b54:	4805      	ldr	r0, [pc, #20]	; (8004b6c <MX_I2C1_Init+0x54>)
 8004b56:	f7fd f8c7 	bl	8001ce8 <HAL_I2C_Init>
 8004b5a:	4603      	mov	r3, r0
 8004b5c:	2b00      	cmp	r3, #0
 8004b5e:	d003      	beq.n	8004b68 <MX_I2C1_Init+0x50>
  {
    _Error_Handler(__FILE__, __LINE__);
 8004b60:	2143      	movs	r1, #67	; 0x43
 8004b62:	4805      	ldr	r0, [pc, #20]	; (8004b78 <MX_I2C1_Init+0x60>)
 8004b64:	f000 fa88 	bl	8005078 <_Error_Handler>
  }

}
 8004b68:	bf00      	nop
 8004b6a:	bd80      	pop	{r7, pc}
 8004b6c:	200009e0 	.word	0x200009e0
 8004b70:	40005400 	.word	0x40005400
 8004b74:	00061a80 	.word	0x00061a80
 8004b78:	08011328 	.word	0x08011328

08004b7c <MX_I2C3_Init>:
/* I2C3 init function */
void MX_I2C3_Init(void)
{
 8004b7c:	b580      	push	{r7, lr}
 8004b7e:	af00      	add	r7, sp, #0

  hi2c3.Instance = I2C3;
 8004b80:	4b13      	ldr	r3, [pc, #76]	; (8004bd0 <MX_I2C3_Init+0x54>)
 8004b82:	4a14      	ldr	r2, [pc, #80]	; (8004bd4 <MX_I2C3_Init+0x58>)
 8004b84:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 400000;
 8004b86:	4b12      	ldr	r3, [pc, #72]	; (8004bd0 <MX_I2C3_Init+0x54>)
 8004b88:	4a13      	ldr	r2, [pc, #76]	; (8004bd8 <MX_I2C3_Init+0x5c>)
 8004b8a:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8004b8c:	4b10      	ldr	r3, [pc, #64]	; (8004bd0 <MX_I2C3_Init+0x54>)
 8004b8e:	2200      	movs	r2, #0
 8004b90:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 8004b92:	4b0f      	ldr	r3, [pc, #60]	; (8004bd0 <MX_I2C3_Init+0x54>)
 8004b94:	2200      	movs	r2, #0
 8004b96:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8004b98:	4b0d      	ldr	r3, [pc, #52]	; (8004bd0 <MX_I2C3_Init+0x54>)
 8004b9a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8004b9e:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8004ba0:	4b0b      	ldr	r3, [pc, #44]	; (8004bd0 <MX_I2C3_Init+0x54>)
 8004ba2:	2200      	movs	r2, #0
 8004ba4:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 8004ba6:	4b0a      	ldr	r3, [pc, #40]	; (8004bd0 <MX_I2C3_Init+0x54>)
 8004ba8:	2200      	movs	r2, #0
 8004baa:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8004bac:	4b08      	ldr	r3, [pc, #32]	; (8004bd0 <MX_I2C3_Init+0x54>)
 8004bae:	2200      	movs	r2, #0
 8004bb0:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8004bb2:	4b07      	ldr	r3, [pc, #28]	; (8004bd0 <MX_I2C3_Init+0x54>)
 8004bb4:	2200      	movs	r2, #0
 8004bb6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8004bb8:	4805      	ldr	r0, [pc, #20]	; (8004bd0 <MX_I2C3_Init+0x54>)
 8004bba:	f7fd f895 	bl	8001ce8 <HAL_I2C_Init>
 8004bbe:	4603      	mov	r3, r0
 8004bc0:	2b00      	cmp	r3, #0
 8004bc2:	d003      	beq.n	8004bcc <MX_I2C3_Init+0x50>
  {
    _Error_Handler(__FILE__, __LINE__);
 8004bc4:	2156      	movs	r1, #86	; 0x56
 8004bc6:	4805      	ldr	r0, [pc, #20]	; (8004bdc <MX_I2C3_Init+0x60>)
 8004bc8:	f000 fa56 	bl	8005078 <_Error_Handler>
  }

}
 8004bcc:	bf00      	nop
 8004bce:	bd80      	pop	{r7, pc}
 8004bd0:	2000098c 	.word	0x2000098c
 8004bd4:	40005c00 	.word	0x40005c00
 8004bd8:	00061a80 	.word	0x00061a80
 8004bdc:	08011328 	.word	0x08011328

08004be0 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8004be0:	b580      	push	{r7, lr}
 8004be2:	b08a      	sub	sp, #40	; 0x28
 8004be4:	af00      	add	r7, sp, #0
 8004be6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(i2cHandle->Instance==I2C1)
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	4a2d      	ldr	r2, [pc, #180]	; (8004ca4 <HAL_I2C_MspInit+0xc4>)
 8004bee:	4293      	cmp	r3, r2
 8004bf0:	d11f      	bne.n	8004c32 <HAL_I2C_MspInit+0x52>
  
    /**I2C1 GPIO Configuration    
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = VL53L0X_SCL_Pin|VL53L0X_SDA_Pin;
 8004bf2:	f44f 7340 	mov.w	r3, #768	; 0x300
 8004bf6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004bf8:	2312      	movs	r3, #18
 8004bfa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004bfc:	2301      	movs	r3, #1
 8004bfe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004c00:	2303      	movs	r3, #3
 8004c02:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8004c04:	2304      	movs	r3, #4
 8004c06:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004c08:	f107 0314 	add.w	r3, r7, #20
 8004c0c:	4619      	mov	r1, r3
 8004c0e:	4826      	ldr	r0, [pc, #152]	; (8004ca8 <HAL_I2C_MspInit+0xc8>)
 8004c10:	f7fc fea4 	bl	800195c <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8004c14:	2300      	movs	r3, #0
 8004c16:	613b      	str	r3, [r7, #16]
 8004c18:	4a24      	ldr	r2, [pc, #144]	; (8004cac <HAL_I2C_MspInit+0xcc>)
 8004c1a:	4b24      	ldr	r3, [pc, #144]	; (8004cac <HAL_I2C_MspInit+0xcc>)
 8004c1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c1e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8004c22:	6413      	str	r3, [r2, #64]	; 0x40
 8004c24:	4b21      	ldr	r3, [pc, #132]	; (8004cac <HAL_I2C_MspInit+0xcc>)
 8004c26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c28:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004c2c:	613b      	str	r3, [r7, #16]
 8004c2e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_I2C3_CLK_ENABLE();
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }
}
 8004c30:	e034      	b.n	8004c9c <HAL_I2C_MspInit+0xbc>
  else if(i2cHandle->Instance==I2C3)
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	4a1e      	ldr	r2, [pc, #120]	; (8004cb0 <HAL_I2C_MspInit+0xd0>)
 8004c38:	4293      	cmp	r3, r2
 8004c3a:	d12f      	bne.n	8004c9c <HAL_I2C_MspInit+0xbc>
    GPIO_InitStruct.Pin = VL53L1X_SDA_Pin;
 8004c3c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004c40:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004c42:	2312      	movs	r3, #18
 8004c44:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004c46:	2301      	movs	r3, #1
 8004c48:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004c4a:	2303      	movs	r3, #3
 8004c4c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8004c4e:	2304      	movs	r3, #4
 8004c50:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(VL53L1X_SDA_GPIO_Port, &GPIO_InitStruct);
 8004c52:	f107 0314 	add.w	r3, r7, #20
 8004c56:	4619      	mov	r1, r3
 8004c58:	4816      	ldr	r0, [pc, #88]	; (8004cb4 <HAL_I2C_MspInit+0xd4>)
 8004c5a:	f7fc fe7f 	bl	800195c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = VL53L1X_SCL_Pin;
 8004c5e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004c62:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004c64:	2312      	movs	r3, #18
 8004c66:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004c68:	2301      	movs	r3, #1
 8004c6a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004c6c:	2303      	movs	r3, #3
 8004c6e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8004c70:	2304      	movs	r3, #4
 8004c72:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(VL53L1X_SCL_GPIO_Port, &GPIO_InitStruct);
 8004c74:	f107 0314 	add.w	r3, r7, #20
 8004c78:	4619      	mov	r1, r3
 8004c7a:	480f      	ldr	r0, [pc, #60]	; (8004cb8 <HAL_I2C_MspInit+0xd8>)
 8004c7c:	f7fc fe6e 	bl	800195c <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 8004c80:	2300      	movs	r3, #0
 8004c82:	60fb      	str	r3, [r7, #12]
 8004c84:	4a09      	ldr	r2, [pc, #36]	; (8004cac <HAL_I2C_MspInit+0xcc>)
 8004c86:	4b09      	ldr	r3, [pc, #36]	; (8004cac <HAL_I2C_MspInit+0xcc>)
 8004c88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c8a:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8004c8e:	6413      	str	r3, [r2, #64]	; 0x40
 8004c90:	4b06      	ldr	r3, [pc, #24]	; (8004cac <HAL_I2C_MspInit+0xcc>)
 8004c92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c94:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004c98:	60fb      	str	r3, [r7, #12]
 8004c9a:	68fb      	ldr	r3, [r7, #12]
}
 8004c9c:	bf00      	nop
 8004c9e:	3728      	adds	r7, #40	; 0x28
 8004ca0:	46bd      	mov	sp, r7
 8004ca2:	bd80      	pop	{r7, pc}
 8004ca4:	40005400 	.word	0x40005400
 8004ca8:	40020400 	.word	0x40020400
 8004cac:	40023800 	.word	0x40023800
 8004cb0:	40005c00 	.word	0x40005c00
 8004cb4:	40020800 	.word	0x40020800
 8004cb8:	40020000 	.word	0x40020000

08004cbc <_write>:
/* Private function prototypes -----------------------------------------------*/

/* USER CODE END PFP */

/* USER CODE BEGIN 0 */
int _write(int file, char *ptr, int len) {
 8004cbc:	b580      	push	{r7, lr}
 8004cbe:	b084      	sub	sp, #16
 8004cc0:	af00      	add	r7, sp, #0
 8004cc2:	60f8      	str	r0, [r7, #12]
 8004cc4:	60b9      	str	r1, [r7, #8]
 8004cc6:	607a      	str	r2, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t*) ptr, len, 50);
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	b29a      	uxth	r2, r3
 8004ccc:	2332      	movs	r3, #50	; 0x32
 8004cce:	68b9      	ldr	r1, [r7, #8]
 8004cd0:	4803      	ldr	r0, [pc, #12]	; (8004ce0 <_write+0x24>)
 8004cd2:	f7fe fbff 	bl	80034d4 <HAL_UART_Transmit>
	return len;
 8004cd6:	687b      	ldr	r3, [r7, #4]
}
 8004cd8:	4618      	mov	r0, r3
 8004cda:	3710      	adds	r7, #16
 8004cdc:	46bd      	mov	sp, r7
 8004cde:	bd80      	pop	{r7, pc}
 8004ce0:	20000cc4 	.word	0x20000cc4

08004ce4 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8004ce4:	b480      	push	{r7}
 8004ce6:	b083      	sub	sp, #12
 8004ce8:	af00      	add	r7, sp, #0
 8004cea:	4603      	mov	r3, r0
 8004cec:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin == VL53L1X_INT_Pin) {
 8004cee:	88fb      	ldrh	r3, [r7, #6]
 8004cf0:	2b10      	cmp	r3, #16
 8004cf2:	d104      	bne.n	8004cfe <HAL_GPIO_EXTI_Callback+0x1a>
		++VL53L1X_callback_counter;
 8004cf4:	4b05      	ldr	r3, [pc, #20]	; (8004d0c <HAL_GPIO_EXTI_Callback+0x28>)
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	3301      	adds	r3, #1
 8004cfa:	4a04      	ldr	r2, [pc, #16]	; (8004d0c <HAL_GPIO_EXTI_Callback+0x28>)
 8004cfc:	6013      	str	r3, [r2, #0]
	}
}
 8004cfe:	bf00      	nop
 8004d00:	370c      	adds	r7, #12
 8004d02:	46bd      	mov	sp, r7
 8004d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d08:	4770      	bx	lr
 8004d0a:	bf00      	nop
 8004d0c:	200008c4 	.word	0x200008c4

08004d10 <HAL_UART_RxCpltCallback>:
int message_buff2[50];
int message_size2 = 0;

uint16_t temp_data[9];

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8004d10:	b580      	push	{r7, lr}
 8004d12:	b090      	sub	sp, #64	; 0x40
 8004d14:	af00      	add	r7, sp, #0
 8004d16:	6078      	str	r0, [r7, #4]
	if (huart == &huart2) {
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	4a1a      	ldr	r2, [pc, #104]	; (8004d84 <HAL_UART_RxCpltCallback+0x74>)
 8004d1c:	4293      	cmp	r3, r2
 8004d1e:	d12d      	bne.n	8004d7c <HAL_UART_RxCpltCallback+0x6c>
		uint8_t buffer[50];
		uint16_t size = 0;
 8004d20:	2300      	movs	r3, #0
 8004d22:	87fb      	strh	r3, [r7, #62]	; 0x3e

		switch (received) {
 8004d24:	4b18      	ldr	r3, [pc, #96]	; (8004d88 <HAL_UART_RxCpltCallback+0x78>)
 8004d26:	781b      	ldrb	r3, [r3, #0]
 8004d28:	2b78      	cmp	r3, #120	; 0x78
 8004d2a:	d008      	beq.n	8004d3e <HAL_UART_RxCpltCallback+0x2e>
 8004d2c:	2b7a      	cmp	r3, #122	; 0x7a
 8004d2e:	d10d      	bne.n	8004d4c <HAL_UART_RxCpltCallback+0x3c>
		case 122:
			++read_flag;
 8004d30:	4b16      	ldr	r3, [pc, #88]	; (8004d8c <HAL_UART_RxCpltCallback+0x7c>)
 8004d32:	781b      	ldrb	r3, [r3, #0]
 8004d34:	3301      	adds	r3, #1
 8004d36:	b2da      	uxtb	r2, r3
 8004d38:	4b14      	ldr	r3, [pc, #80]	; (8004d8c <HAL_UART_RxCpltCallback+0x7c>)
 8004d3a:	701a      	strb	r2, [r3, #0]
			break;
 8004d3c:	e012      	b.n	8004d64 <HAL_UART_RxCpltCallback+0x54>

		case 120:
			++laser_flag;
 8004d3e:	4b14      	ldr	r3, [pc, #80]	; (8004d90 <HAL_UART_RxCpltCallback+0x80>)
 8004d40:	781b      	ldrb	r3, [r3, #0]
 8004d42:	3301      	adds	r3, #1
 8004d44:	b2da      	uxtb	r2, r3
 8004d46:	4b12      	ldr	r3, [pc, #72]	; (8004d90 <HAL_UART_RxCpltCallback+0x80>)
 8004d48:	701a      	strb	r2, [r3, #0]
			break;
 8004d4a:	e00b      	b.n	8004d64 <HAL_UART_RxCpltCallback+0x54>

		default:
			size = sprintf(buffer, "Odebrano nieznany znak: %c\n\r", received);
 8004d4c:	4b0e      	ldr	r3, [pc, #56]	; (8004d88 <HAL_UART_RxCpltCallback+0x78>)
 8004d4e:	781b      	ldrb	r3, [r3, #0]
 8004d50:	461a      	mov	r2, r3
 8004d52:	f107 030c 	add.w	r3, r7, #12
 8004d56:	490f      	ldr	r1, [pc, #60]	; (8004d94 <HAL_UART_RxCpltCallback+0x84>)
 8004d58:	4618      	mov	r0, r3
 8004d5a:	f00b fec9 	bl	8010af0 <siprintf>
 8004d5e:	4603      	mov	r3, r0
 8004d60:	87fb      	strh	r3, [r7, #62]	; 0x3e
			break;
 8004d62:	bf00      	nop
		}
		HAL_UART_Transmit_IT(&huart2, buffer, size);
 8004d64:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
 8004d66:	f107 030c 	add.w	r3, r7, #12
 8004d6a:	4619      	mov	r1, r3
 8004d6c:	4805      	ldr	r0, [pc, #20]	; (8004d84 <HAL_UART_RxCpltCallback+0x74>)
 8004d6e:	f7fe fc49 	bl	8003604 <HAL_UART_Transmit_IT>
		HAL_UART_Receive_IT(&huart2, &received, 1);
 8004d72:	2201      	movs	r2, #1
 8004d74:	4904      	ldr	r1, [pc, #16]	; (8004d88 <HAL_UART_RxCpltCallback+0x78>)
 8004d76:	4803      	ldr	r0, [pc, #12]	; (8004d84 <HAL_UART_RxCpltCallback+0x74>)
 8004d78:	f7fe fc89 	bl	800368e <HAL_UART_Receive_IT>

	}
}
 8004d7c:	bf00      	nop
 8004d7e:	3740      	adds	r7, #64	; 0x40
 8004d80:	46bd      	mov	sp, r7
 8004d82:	bd80      	pop	{r7, pc}
 8004d84:	20000cc4 	.word	0x20000cc4
 8004d88:	200008c8 	.word	0x200008c8
 8004d8c:	200008c9 	.word	0x200008c9
 8004d90:	200008ca 	.word	0x200008ca
 8004d94:	08011338 	.word	0x08011338

08004d98 <main>:
  * @brief  The application entry point.
  *
  * @retval None
  */
int main(void)
{
 8004d98:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004d9a:	b08b      	sub	sp, #44	; 0x2c
 8004d9c:	af08      	add	r7, sp, #32
  /* USER CODE END 1 */

  /* MCU Configuration----------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8004d9e:	f7fb fbf7 	bl	8000590 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8004da2:	f000 f8ef 	bl	8004f84 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8004da6:	f7ff fe19 	bl	80049dc <MX_GPIO_Init>
  MX_DMA_Init();
 8004daa:	f7ff fde7 	bl	800497c <MX_DMA_Init>
  MX_ADC1_Init();
 8004dae:	f7ff fd0f 	bl	80047d0 <MX_ADC1_Init>
  MX_I2C1_Init();
 8004db2:	f7ff feb1 	bl	8004b18 <MX_I2C1_Init>
  MX_USART6_UART_Init();
 8004db6:	f000 fb7f 	bl	80054b8 <MX_USART6_UART_Init>
  MX_I2C3_Init();
 8004dba:	f7ff fedf 	bl	8004b7c <MX_I2C3_Init>
  MX_USART2_UART_Init();
 8004dbe:	f000 fb4d 	bl	800545c <MX_USART2_UART_Init>
  MX_USART1_UART_Init();
 8004dc2:	f000 fb1d 	bl	8005400 <MX_USART1_UART_Init>
  MX_SPI3_Init();
 8004dc6:	f000 f9b7 	bl	8005138 <MX_SPI3_Init>
  /* USER CODE BEGIN 2 */
	HAL_Delay(1000);
 8004dca:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8004dce:	f7fb fc51 	bl	8000674 <HAL_Delay>
	printf("Program has been started\r\n");
 8004dd2:	4861      	ldr	r0, [pc, #388]	; (8004f58 <main+0x1c0>)
 8004dd4:	f00b fe74 	bl	8010ac0 <puts>
	HAL_UART_Receive_IT(&huart2, &received, 1);
 8004dd8:	2201      	movs	r2, #1
 8004dda:	4960      	ldr	r1, [pc, #384]	; (8004f5c <main+0x1c4>)
 8004ddc:	4860      	ldr	r0, [pc, #384]	; (8004f60 <main+0x1c8>)
 8004dde:	f7fe fc56 	bl	800368e <HAL_UART_Receive_IT>

	PSD_init();
 8004de2:	f000 f94f 	bl	8005084 <PSD_init>
	lidar_init();
 8004de6:	f7ff fab5 	bl	8004354 <lidar_init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	temp_data[0] = 105; //frame header
 8004dea:	4b5e      	ldr	r3, [pc, #376]	; (8004f64 <main+0x1cc>)
 8004dec:	2269      	movs	r2, #105	; 0x69
 8004dee:	801a      	strh	r2, [r3, #0]
	temp_data[7] = 0; //temp sonar val
 8004df0:	4b5c      	ldr	r3, [pc, #368]	; (8004f64 <main+0x1cc>)
 8004df2:	2200      	movs	r2, #0
 8004df4:	81da      	strh	r2, [r3, #14]

	int i;

	while (1) {

		if (read_flag != 0) {
 8004df6:	4b5c      	ldr	r3, [pc, #368]	; (8004f68 <main+0x1d0>)
 8004df8:	781b      	ldrb	r3, [r3, #0]
 8004dfa:	2b00      	cmp	r3, #0
 8004dfc:	f000 809c 	beq.w	8004f38 <main+0x1a0>
			HAL_GPIO_WritePin(VL53L0X_trigger_GPIO_Port,VL53L0X_trigger_Pin,GPIO_PIN_RESET);
 8004e00:	2200      	movs	r2, #0
 8004e02:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8004e06:	4859      	ldr	r0, [pc, #356]	; (8004f6c <main+0x1d4>)
 8004e08:	f7fc ff2a 	bl	8001c60 <HAL_GPIO_WritePin>
			HAL_Delay(5);
 8004e0c:	2005      	movs	r0, #5
 8004e0e:	f7fb fc31 	bl	8000674 <HAL_Delay>
			my_VL53L0X_init();
 8004e12:	f7ff fb3d 	bl	8004490 <my_VL53L0X_init>
			my_VL53L0X_read();
 8004e16:	f7ff fbe7 	bl	80045e8 <my_VL53L0X_read>
			HAL_GPIO_WritePin(VL53L0X_trigger_GPIO_Port,VL53L0X_trigger_Pin,GPIO_PIN_SET);
 8004e1a:	2201      	movs	r2, #1
 8004e1c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8004e20:	4852      	ldr	r0, [pc, #328]	; (8004f6c <main+0x1d4>)
 8004e22:	f7fc ff1d 	bl	8001c60 <HAL_GPIO_WritePin>

			HAL_GPIO_WritePin(VL53L1X_trigger_GPIO_Port,VL53L1X_trigger_Pin,GPIO_PIN_RESET);
 8004e26:	2200      	movs	r2, #0
 8004e28:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8004e2c:	4850      	ldr	r0, [pc, #320]	; (8004f70 <main+0x1d8>)
 8004e2e:	f7fc ff17 	bl	8001c60 <HAL_GPIO_WritePin>
			HAL_Delay(5);
 8004e32:	2005      	movs	r0, #5
 8004e34:	f7fb fc1e 	bl	8000674 <HAL_Delay>
			my_VL53L1X_init();
 8004e38:	f7ff fc0c 	bl	8004654 <my_VL53L1X_init>
			my_VL53L1X_read();
 8004e3c:	f7ff fc7e 	bl	800473c <my_VL53L1X_read>
			HAL_GPIO_WritePin(VL53L1X_trigger_GPIO_Port,VL53L1X_trigger_Pin,GPIO_PIN_SET);
 8004e40:	2201      	movs	r2, #1
 8004e42:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8004e46:	484a      	ldr	r0, [pc, #296]	; (8004f70 <main+0x1d8>)
 8004e48:	f7fc ff0a 	bl	8001c60 <HAL_GPIO_WritePin>

			PSD_read();
 8004e4c:	f000 f93a 	bl	80050c4 <PSD_read>
			lidar_read();
 8004e50:	f7ff faa2 	bl	8004398 <lidar_read>

			temp_data[1] = PSD_short_value();
 8004e54:	f000 f94c 	bl	80050f0 <PSD_short_value>
 8004e58:	4603      	mov	r3, r0
 8004e5a:	461a      	mov	r2, r3
 8004e5c:	4b41      	ldr	r3, [pc, #260]	; (8004f64 <main+0x1cc>)
 8004e5e:	805a      	strh	r2, [r3, #2]
			temp_data[2] = PSD_short2_value();
 8004e60:	f000 f952 	bl	8005108 <PSD_short2_value>
 8004e64:	4603      	mov	r3, r0
 8004e66:	461a      	mov	r2, r3
 8004e68:	4b3e      	ldr	r3, [pc, #248]	; (8004f64 <main+0x1cc>)
 8004e6a:	809a      	strh	r2, [r3, #4]
			temp_data[3] = PSD_long_value();
 8004e6c:	f000 f958 	bl	8005120 <PSD_long_value>
 8004e70:	4603      	mov	r3, r0
 8004e72:	461a      	mov	r2, r3
 8004e74:	4b3b      	ldr	r3, [pc, #236]	; (8004f64 <main+0x1cc>)
 8004e76:	80da      	strh	r2, [r3, #6]
			temp_data[4] = lidar_distance_cm();
 8004e78:	f7ff faf2 	bl	8004460 <lidar_distance_cm>
 8004e7c:	4603      	mov	r3, r0
 8004e7e:	461a      	mov	r2, r3
 8004e80:	4b38      	ldr	r3, [pc, #224]	; (8004f64 <main+0x1cc>)
 8004e82:	811a      	strh	r2, [r3, #8]
			temp_data[5] = my_VL53L0X_distance_mm();
 8004e84:	f7ff fbd2 	bl	800462c <my_VL53L0X_distance_mm>
 8004e88:	4603      	mov	r3, r0
 8004e8a:	461a      	mov	r2, r3
 8004e8c:	4b35      	ldr	r3, [pc, #212]	; (8004f64 <main+0x1cc>)
 8004e8e:	815a      	strh	r2, [r3, #10]
			temp_data[6] = my_VL53L1X_distance_mm();
 8004e90:	f7ff fc86 	bl	80047a0 <my_VL53L1X_distance_mm>
 8004e94:	4603      	mov	r3, r0
 8004e96:	461a      	mov	r2, r3
 8004e98:	4b32      	ldr	r3, [pc, #200]	; (8004f64 <main+0x1cc>)
 8004e9a:	819a      	strh	r2, [r3, #12]

			for (i = 0; i < 8; ++i)
 8004e9c:	2300      	movs	r3, #0
 8004e9e:	607b      	str	r3, [r7, #4]
 8004ea0:	e00c      	b.n	8004ebc <main+0x124>
				temp_data[8] += temp_data[i];
 8004ea2:	4b30      	ldr	r3, [pc, #192]	; (8004f64 <main+0x1cc>)
 8004ea4:	8a1a      	ldrh	r2, [r3, #16]
 8004ea6:	492f      	ldr	r1, [pc, #188]	; (8004f64 <main+0x1cc>)
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8004eae:	4413      	add	r3, r2
 8004eb0:	b29a      	uxth	r2, r3
 8004eb2:	4b2c      	ldr	r3, [pc, #176]	; (8004f64 <main+0x1cc>)
 8004eb4:	821a      	strh	r2, [r3, #16]
			for (i = 0; i < 8; ++i)
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	3301      	adds	r3, #1
 8004eba:	607b      	str	r3, [r7, #4]
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	2b07      	cmp	r3, #7
 8004ec0:	ddef      	ble.n	8004ea2 <main+0x10a>

			temp_data[8] &= 0xFF;
 8004ec2:	4b28      	ldr	r3, [pc, #160]	; (8004f64 <main+0x1cc>)
 8004ec4:	8a1b      	ldrh	r3, [r3, #16]
 8004ec6:	b2db      	uxtb	r3, r3
 8004ec8:	b29a      	uxth	r2, r3
 8004eca:	4b26      	ldr	r3, [pc, #152]	; (8004f64 <main+0x1cc>)
 8004ecc:	821a      	strh	r2, [r3, #16]
			 message_size = sprintf(message_buff, "%02X%02X%02X%02X%02X%02X%02X%02X%02X\r\n", temp_data[0], temp_data[1], temp_data[2], temp_data[3], temp_data[4],
			 temp_data[5], temp_data[6], temp_data[7], temp_data[8]);
			 HAL_UART_Transmit_IT(&huart2, message_buff, message_size);
*/

			message_size2 = sprintf(message_buff2, "%04d %04d %04d %04d %04d %04d %04d %04d %04d\r\n", temp_data[0], temp_data[1], temp_data[2],
 8004ece:	4b25      	ldr	r3, [pc, #148]	; (8004f64 <main+0x1cc>)
 8004ed0:	881b      	ldrh	r3, [r3, #0]
 8004ed2:	469e      	mov	lr, r3
 8004ed4:	4b23      	ldr	r3, [pc, #140]	; (8004f64 <main+0x1cc>)
 8004ed6:	885b      	ldrh	r3, [r3, #2]
 8004ed8:	469c      	mov	ip, r3
 8004eda:	4b22      	ldr	r3, [pc, #136]	; (8004f64 <main+0x1cc>)
 8004edc:	889b      	ldrh	r3, [r3, #4]
 8004ede:	461a      	mov	r2, r3
					temp_data[3], temp_data[4], temp_data[5], temp_data[6], temp_data[7], temp_data[8]);
 8004ee0:	4b20      	ldr	r3, [pc, #128]	; (8004f64 <main+0x1cc>)
 8004ee2:	88db      	ldrh	r3, [r3, #6]
			message_size2 = sprintf(message_buff2, "%04d %04d %04d %04d %04d %04d %04d %04d %04d\r\n", temp_data[0], temp_data[1], temp_data[2],
 8004ee4:	4619      	mov	r1, r3
					temp_data[3], temp_data[4], temp_data[5], temp_data[6], temp_data[7], temp_data[8]);
 8004ee6:	4b1f      	ldr	r3, [pc, #124]	; (8004f64 <main+0x1cc>)
 8004ee8:	891b      	ldrh	r3, [r3, #8]
			message_size2 = sprintf(message_buff2, "%04d %04d %04d %04d %04d %04d %04d %04d %04d\r\n", temp_data[0], temp_data[1], temp_data[2],
 8004eea:	4618      	mov	r0, r3
					temp_data[3], temp_data[4], temp_data[5], temp_data[6], temp_data[7], temp_data[8]);
 8004eec:	4b1d      	ldr	r3, [pc, #116]	; (8004f64 <main+0x1cc>)
 8004eee:	895b      	ldrh	r3, [r3, #10]
			message_size2 = sprintf(message_buff2, "%04d %04d %04d %04d %04d %04d %04d %04d %04d\r\n", temp_data[0], temp_data[1], temp_data[2],
 8004ef0:	461c      	mov	r4, r3
					temp_data[3], temp_data[4], temp_data[5], temp_data[6], temp_data[7], temp_data[8]);
 8004ef2:	4b1c      	ldr	r3, [pc, #112]	; (8004f64 <main+0x1cc>)
 8004ef4:	899b      	ldrh	r3, [r3, #12]
			message_size2 = sprintf(message_buff2, "%04d %04d %04d %04d %04d %04d %04d %04d %04d\r\n", temp_data[0], temp_data[1], temp_data[2],
 8004ef6:	461d      	mov	r5, r3
					temp_data[3], temp_data[4], temp_data[5], temp_data[6], temp_data[7], temp_data[8]);
 8004ef8:	4b1a      	ldr	r3, [pc, #104]	; (8004f64 <main+0x1cc>)
 8004efa:	89db      	ldrh	r3, [r3, #14]
			message_size2 = sprintf(message_buff2, "%04d %04d %04d %04d %04d %04d %04d %04d %04d\r\n", temp_data[0], temp_data[1], temp_data[2],
 8004efc:	461e      	mov	r6, r3
					temp_data[3], temp_data[4], temp_data[5], temp_data[6], temp_data[7], temp_data[8]);
 8004efe:	4b19      	ldr	r3, [pc, #100]	; (8004f64 <main+0x1cc>)
 8004f00:	8a1b      	ldrh	r3, [r3, #16]
			message_size2 = sprintf(message_buff2, "%04d %04d %04d %04d %04d %04d %04d %04d %04d\r\n", temp_data[0], temp_data[1], temp_data[2],
 8004f02:	9306      	str	r3, [sp, #24]
 8004f04:	9605      	str	r6, [sp, #20]
 8004f06:	9504      	str	r5, [sp, #16]
 8004f08:	9403      	str	r4, [sp, #12]
 8004f0a:	9002      	str	r0, [sp, #8]
 8004f0c:	9101      	str	r1, [sp, #4]
 8004f0e:	9200      	str	r2, [sp, #0]
 8004f10:	4663      	mov	r3, ip
 8004f12:	4672      	mov	r2, lr
 8004f14:	4917      	ldr	r1, [pc, #92]	; (8004f74 <main+0x1dc>)
 8004f16:	4818      	ldr	r0, [pc, #96]	; (8004f78 <main+0x1e0>)
 8004f18:	f00b fdea 	bl	8010af0 <siprintf>
 8004f1c:	4602      	mov	r2, r0
 8004f1e:	4b17      	ldr	r3, [pc, #92]	; (8004f7c <main+0x1e4>)
 8004f20:	601a      	str	r2, [r3, #0]
			HAL_UART_Transmit_IT(&huart2, message_buff2, message_size2);
 8004f22:	4b16      	ldr	r3, [pc, #88]	; (8004f7c <main+0x1e4>)
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	b29b      	uxth	r3, r3
 8004f28:	461a      	mov	r2, r3
 8004f2a:	4913      	ldr	r1, [pc, #76]	; (8004f78 <main+0x1e0>)
 8004f2c:	480c      	ldr	r0, [pc, #48]	; (8004f60 <main+0x1c8>)
 8004f2e:	f7fe fb69 	bl	8003604 <HAL_UART_Transmit_IT>

			read_flag = 0;
 8004f32:	4b0d      	ldr	r3, [pc, #52]	; (8004f68 <main+0x1d0>)
 8004f34:	2200      	movs	r2, #0
 8004f36:	701a      	strb	r2, [r3, #0]
		}

		if(laser_flag != 0)
 8004f38:	4b11      	ldr	r3, [pc, #68]	; (8004f80 <main+0x1e8>)
 8004f3a:	781b      	ldrb	r3, [r3, #0]
 8004f3c:	2b00      	cmp	r3, #0
 8004f3e:	d007      	beq.n	8004f50 <main+0x1b8>
		{
			HAL_GPIO_TogglePin(LASER_GPIO_Port,LASER_Pin);
 8004f40:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8004f44:	4809      	ldr	r0, [pc, #36]	; (8004f6c <main+0x1d4>)
 8004f46:	f7fc fea4 	bl	8001c92 <HAL_GPIO_TogglePin>
			laser_flag = 0;
 8004f4a:	4b0d      	ldr	r3, [pc, #52]	; (8004f80 <main+0x1e8>)
 8004f4c:	2200      	movs	r2, #0
 8004f4e:	701a      	strb	r2, [r3, #0]
		}

		HAL_Delay(10);
 8004f50:	200a      	movs	r0, #10
 8004f52:	f7fb fb8f 	bl	8000674 <HAL_Delay>
		if (read_flag != 0) {
 8004f56:	e74e      	b.n	8004df6 <main+0x5e>
 8004f58:	08011358 	.word	0x08011358
 8004f5c:	200008c8 	.word	0x200008c8
 8004f60:	20000cc4 	.word	0x20000cc4
 8004f64:	20000a3c 	.word	0x20000a3c
 8004f68:	200008c9 	.word	0x200008c9
 8004f6c:	40020000 	.word	0x40020000
 8004f70:	40020400 	.word	0x40020400
 8004f74:	08011374 	.word	0x08011374
 8004f78:	20000a60 	.word	0x20000a60
 8004f7c:	200008cc 	.word	0x200008cc
 8004f80:	200008ca 	.word	0x200008ca

08004f84 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8004f84:	b580      	push	{r7, lr}
 8004f86:	b094      	sub	sp, #80	; 0x50
 8004f88:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct;
  RCC_ClkInitTypeDef RCC_ClkInitStruct;

    /**Configure the main internal regulator output voltage 
    */
  __HAL_RCC_PWR_CLK_ENABLE();
 8004f8a:	2300      	movs	r3, #0
 8004f8c:	60bb      	str	r3, [r7, #8]
 8004f8e:	4a36      	ldr	r2, [pc, #216]	; (8005068 <SystemClock_Config+0xe4>)
 8004f90:	4b35      	ldr	r3, [pc, #212]	; (8005068 <SystemClock_Config+0xe4>)
 8004f92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f94:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004f98:	6413      	str	r3, [r2, #64]	; 0x40
 8004f9a:	4b33      	ldr	r3, [pc, #204]	; (8005068 <SystemClock_Config+0xe4>)
 8004f9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f9e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004fa2:	60bb      	str	r3, [r7, #8]
 8004fa4:	68bb      	ldr	r3, [r7, #8]

  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8004fa6:	2300      	movs	r3, #0
 8004fa8:	607b      	str	r3, [r7, #4]
 8004faa:	4a30      	ldr	r2, [pc, #192]	; (800506c <SystemClock_Config+0xe8>)
 8004fac:	4b2f      	ldr	r3, [pc, #188]	; (800506c <SystemClock_Config+0xe8>)
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8004fb4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004fb8:	6013      	str	r3, [r2, #0]
 8004fba:	4b2c      	ldr	r3, [pc, #176]	; (800506c <SystemClock_Config+0xe8>)
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8004fc2:	607b      	str	r3, [r7, #4]
 8004fc4:	687b      	ldr	r3, [r7, #4]

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8004fc6:	2302      	movs	r3, #2
 8004fc8:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8004fca:	2301      	movs	r3, #1
 8004fcc:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = 16;
 8004fce:	2310      	movs	r3, #16
 8004fd0:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8004fd2:	2302      	movs	r3, #2
 8004fd4:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8004fd6:	2300      	movs	r3, #0
 8004fd8:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 8004fda:	2310      	movs	r3, #16
 8004fdc:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8004fde:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8004fe2:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8004fe4:	2304      	movs	r3, #4
 8004fe6:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8004fe8:	2307      	movs	r3, #7
 8004fea:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8004fec:	f107 0320 	add.w	r3, r7, #32
 8004ff0:	4618      	mov	r0, r3
 8004ff2:	f7fd fd8f 	bl	8002b14 <HAL_RCC_OscConfig>
 8004ff6:	4603      	mov	r3, r0
 8004ff8:	2b00      	cmp	r3, #0
 8004ffa:	d004      	beq.n	8005006 <SystemClock_Config+0x82>
  {
    _Error_Handler(__FILE__, __LINE__);
 8004ffc:	f44f 7184 	mov.w	r1, #264	; 0x108
 8005000:	481b      	ldr	r0, [pc, #108]	; (8005070 <SystemClock_Config+0xec>)
 8005002:	f000 f839 	bl	8005078 <_Error_Handler>
  }

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8005006:	230f      	movs	r3, #15
 8005008:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800500a:	2302      	movs	r3, #2
 800500c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800500e:	2300      	movs	r3, #0
 8005010:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8005012:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005016:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8005018:	2300      	movs	r3, #0
 800501a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800501c:	f107 030c 	add.w	r3, r7, #12
 8005020:	2102      	movs	r1, #2
 8005022:	4618      	mov	r0, r3
 8005024:	f7fd ffb8 	bl	8002f98 <HAL_RCC_ClockConfig>
 8005028:	4603      	mov	r3, r0
 800502a:	2b00      	cmp	r3, #0
 800502c:	d004      	beq.n	8005038 <SystemClock_Config+0xb4>
  {
    _Error_Handler(__FILE__, __LINE__);
 800502e:	f44f 718b 	mov.w	r1, #278	; 0x116
 8005032:	480f      	ldr	r0, [pc, #60]	; (8005070 <SystemClock_Config+0xec>)
 8005034:	f000 f820 	bl	8005078 <_Error_Handler>
  }

    /**Configure the Systick interrupt time 
    */
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 8005038:	f7fe f968 	bl	800330c <HAL_RCC_GetHCLKFreq>
 800503c:	4602      	mov	r2, r0
 800503e:	4b0d      	ldr	r3, [pc, #52]	; (8005074 <SystemClock_Config+0xf0>)
 8005040:	fba3 2302 	umull	r2, r3, r3, r2
 8005044:	099b      	lsrs	r3, r3, #6
 8005046:	4618      	mov	r0, r3
 8005048:	f7fc f849 	bl	80010de <HAL_SYSTICK_Config>

    /**Configure the Systick 
    */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 800504c:	2004      	movs	r0, #4
 800504e:	f7fc f853 	bl	80010f8 <HAL_SYSTICK_CLKSourceConfig>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8005052:	2200      	movs	r2, #0
 8005054:	2100      	movs	r1, #0
 8005056:	f04f 30ff 	mov.w	r0, #4294967295
 800505a:	f7fc f816 	bl	800108a <HAL_NVIC_SetPriority>
}
 800505e:	bf00      	nop
 8005060:	3750      	adds	r7, #80	; 0x50
 8005062:	46bd      	mov	sp, r7
 8005064:	bd80      	pop	{r7, pc}
 8005066:	bf00      	nop
 8005068:	40023800 	.word	0x40023800
 800506c:	40007000 	.word	0x40007000
 8005070:	080113a4 	.word	0x080113a4
 8005074:	10624dd3 	.word	0x10624dd3

08005078 <_Error_Handler>:
  * @param  file: The file name as string.
  * @param  line: The line in file as a number.
  * @retval None
  */
void _Error_Handler(char *file, int line)
{
 8005078:	b480      	push	{r7}
 800507a:	b083      	sub	sp, #12
 800507c:	af00      	add	r7, sp, #0
 800507e:	6078      	str	r0, [r7, #4]
 8005080:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	while (1) {
 8005082:	e7fe      	b.n	8005082 <_Error_Handler+0xa>

08005084 <PSD_init>:
#include "psd.h"

bool PSD_init() {
 8005084:	b580      	push	{r7, lr}
 8005086:	af00      	add	r7, sp, #0
	psd_raw_values = malloc(number_of_sensors * sizeof(uint16_t));
 8005088:	2303      	movs	r3, #3
 800508a:	005b      	lsls	r3, r3, #1
 800508c:	4618      	mov	r0, r3
 800508e:	f00b fa5d 	bl	801054c <malloc>
 8005092:	4603      	mov	r3, r0
 8005094:	461a      	mov	r2, r3
 8005096:	4b08      	ldr	r3, [pc, #32]	; (80050b8 <PSD_init+0x34>)
 8005098:	601a      	str	r2, [r3, #0]

	if (psd_raw_values == NULL) {
 800509a:	4b07      	ldr	r3, [pc, #28]	; (80050b8 <PSD_init+0x34>)
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	2b00      	cmp	r3, #0
 80050a0:	d104      	bne.n	80050ac <PSD_init+0x28>
		printf("psd malloc failed\r\n");
 80050a2:	4806      	ldr	r0, [pc, #24]	; (80050bc <PSD_init+0x38>)
 80050a4:	f00b fd0c 	bl	8010ac0 <puts>
		return false;
 80050a8:	2300      	movs	r3, #0
 80050aa:	e003      	b.n	80050b4 <PSD_init+0x30>
	}
	printf("psd malloc succeeded\r\n");
 80050ac:	4804      	ldr	r0, [pc, #16]	; (80050c0 <PSD_init+0x3c>)
 80050ae:	f00b fd07 	bl	8010ac0 <puts>
	return true;
 80050b2:	2301      	movs	r3, #1
}
 80050b4:	4618      	mov	r0, r3
 80050b6:	bd80      	pop	{r7, pc}
 80050b8:	20000a38 	.word	0x20000a38
 80050bc:	080113b4 	.word	0x080113b4
 80050c0:	080113c8 	.word	0x080113c8

080050c4 <PSD_read>:
	free(psd_raw_values);
	printf("psd free succeeded\r\n");
	return true;
}

void PSD_read() {
 80050c4:	b580      	push	{r7, lr}
 80050c6:	af00      	add	r7, sp, #0
	HAL_ADC_Start_DMA(&hadc1, (uint32_t*) psd_raw_values, number_of_sensors);
 80050c8:	4b07      	ldr	r3, [pc, #28]	; (80050e8 <PSD_read+0x24>)
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	2203      	movs	r2, #3
 80050ce:	4619      	mov	r1, r3
 80050d0:	4806      	ldr	r0, [pc, #24]	; (80050ec <PSD_read+0x28>)
 80050d2:	f7fb fb35 	bl	8000740 <HAL_ADC_Start_DMA>
	HAL_Delay(20);
 80050d6:	2014      	movs	r0, #20
 80050d8:	f7fb facc 	bl	8000674 <HAL_Delay>
	HAL_ADC_Stop_DMA(&hadc1);
 80050dc:	4803      	ldr	r0, [pc, #12]	; (80050ec <PSD_read+0x28>)
 80050de:	f7fb fc01 	bl	80008e4 <HAL_ADC_Stop_DMA>
}
 80050e2:	bf00      	nop
 80050e4:	bd80      	pop	{r7, pc}
 80050e6:	bf00      	nop
 80050e8:	20000a38 	.word	0x20000a38
 80050ec:	200008e4 	.word	0x200008e4

080050f0 <PSD_short_value>:

uint16_t PSD_short_value() {
 80050f0:	b480      	push	{r7}
 80050f2:	af00      	add	r7, sp, #0
	return psd_raw_values[0];
 80050f4:	4b03      	ldr	r3, [pc, #12]	; (8005104 <PSD_short_value+0x14>)
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	881b      	ldrh	r3, [r3, #0]
}
 80050fa:	4618      	mov	r0, r3
 80050fc:	46bd      	mov	sp, r7
 80050fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005102:	4770      	bx	lr
 8005104:	20000a38 	.word	0x20000a38

08005108 <PSD_short2_value>:

uint16_t PSD_short2_value() {
 8005108:	b480      	push	{r7}
 800510a:	af00      	add	r7, sp, #0
	return psd_raw_values[1];
 800510c:	4b03      	ldr	r3, [pc, #12]	; (800511c <PSD_short2_value+0x14>)
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	885b      	ldrh	r3, [r3, #2]
}
 8005112:	4618      	mov	r0, r3
 8005114:	46bd      	mov	sp, r7
 8005116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800511a:	4770      	bx	lr
 800511c:	20000a38 	.word	0x20000a38

08005120 <PSD_long_value>:

uint16_t PSD_long_value() {
 8005120:	b480      	push	{r7}
 8005122:	af00      	add	r7, sp, #0
	return psd_raw_values[2];
 8005124:	4b03      	ldr	r3, [pc, #12]	; (8005134 <PSD_long_value+0x14>)
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	889b      	ldrh	r3, [r3, #4]
}
 800512a:	4618      	mov	r0, r3
 800512c:	46bd      	mov	sp, r7
 800512e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005132:	4770      	bx	lr
 8005134:	20000a38 	.word	0x20000a38

08005138 <MX_SPI3_Init>:

SPI_HandleTypeDef hspi3;

/* SPI3 init function */
void MX_SPI3_Init(void)
{
 8005138:	b580      	push	{r7, lr}
 800513a:	af00      	add	r7, sp, #0

  hspi3.Instance = SPI3;
 800513c:	4b18      	ldr	r3, [pc, #96]	; (80051a0 <MX_SPI3_Init+0x68>)
 800513e:	4a19      	ldr	r2, [pc, #100]	; (80051a4 <MX_SPI3_Init+0x6c>)
 8005140:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8005142:	4b17      	ldr	r3, [pc, #92]	; (80051a0 <MX_SPI3_Init+0x68>)
 8005144:	f44f 7282 	mov.w	r2, #260	; 0x104
 8005148:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 800514a:	4b15      	ldr	r3, [pc, #84]	; (80051a0 <MX_SPI3_Init+0x68>)
 800514c:	2200      	movs	r2, #0
 800514e:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8005150:	4b13      	ldr	r3, [pc, #76]	; (80051a0 <MX_SPI3_Init+0x68>)
 8005152:	2200      	movs	r2, #0
 8005154:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8005156:	4b12      	ldr	r3, [pc, #72]	; (80051a0 <MX_SPI3_Init+0x68>)
 8005158:	2200      	movs	r2, #0
 800515a:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 800515c:	4b10      	ldr	r3, [pc, #64]	; (80051a0 <MX_SPI3_Init+0x68>)
 800515e:	2200      	movs	r2, #0
 8005160:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8005162:	4b0f      	ldr	r3, [pc, #60]	; (80051a0 <MX_SPI3_Init+0x68>)
 8005164:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005168:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800516a:	4b0d      	ldr	r3, [pc, #52]	; (80051a0 <MX_SPI3_Init+0x68>)
 800516c:	2200      	movs	r2, #0
 800516e:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8005170:	4b0b      	ldr	r3, [pc, #44]	; (80051a0 <MX_SPI3_Init+0x68>)
 8005172:	2200      	movs	r2, #0
 8005174:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8005176:	4b0a      	ldr	r3, [pc, #40]	; (80051a0 <MX_SPI3_Init+0x68>)
 8005178:	2200      	movs	r2, #0
 800517a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800517c:	4b08      	ldr	r3, [pc, #32]	; (80051a0 <MX_SPI3_Init+0x68>)
 800517e:	2200      	movs	r2, #0
 8005180:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 10;
 8005182:	4b07      	ldr	r3, [pc, #28]	; (80051a0 <MX_SPI3_Init+0x68>)
 8005184:	220a      	movs	r2, #10
 8005186:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8005188:	4805      	ldr	r0, [pc, #20]	; (80051a0 <MX_SPI3_Init+0x68>)
 800518a:	f7fe f8f3 	bl	8003374 <HAL_SPI_Init>
 800518e:	4603      	mov	r3, r0
 8005190:	2b00      	cmp	r3, #0
 8005192:	d003      	beq.n	800519c <MX_SPI3_Init+0x64>
  {
    _Error_Handler(__FILE__, __LINE__);
 8005194:	2145      	movs	r1, #69	; 0x45
 8005196:	4804      	ldr	r0, [pc, #16]	; (80051a8 <MX_SPI3_Init+0x70>)
 8005198:	f7ff ff6e 	bl	8005078 <_Error_Handler>
  }

}
 800519c:	bf00      	nop
 800519e:	bd80      	pop	{r7, pc}
 80051a0:	20000b2c 	.word	0x20000b2c
 80051a4:	40003c00 	.word	0x40003c00
 80051a8:	08011414 	.word	0x08011414

080051ac <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80051ac:	b580      	push	{r7, lr}
 80051ae:	b088      	sub	sp, #32
 80051b0:	af00      	add	r7, sp, #0
 80051b2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(spiHandle->Instance==SPI3)
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	4a12      	ldr	r2, [pc, #72]	; (8005204 <HAL_SPI_MspInit+0x58>)
 80051ba:	4293      	cmp	r3, r2
 80051bc:	d11e      	bne.n	80051fc <HAL_SPI_MspInit+0x50>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* SPI3 clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 80051be:	2300      	movs	r3, #0
 80051c0:	60bb      	str	r3, [r7, #8]
 80051c2:	4a11      	ldr	r2, [pc, #68]	; (8005208 <HAL_SPI_MspInit+0x5c>)
 80051c4:	4b10      	ldr	r3, [pc, #64]	; (8005208 <HAL_SPI_MspInit+0x5c>)
 80051c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051c8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80051cc:	6413      	str	r3, [r2, #64]	; 0x40
 80051ce:	4b0e      	ldr	r3, [pc, #56]	; (8005208 <HAL_SPI_MspInit+0x5c>)
 80051d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051d2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80051d6:	60bb      	str	r3, [r7, #8]
 80051d8:	68bb      	ldr	r3, [r7, #8]
    /**SPI3 GPIO Configuration    
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI 
    */
    GPIO_InitStruct.Pin = SONAR_SCK_Pin|SONAR_MISO_Pin|SONAR_MOSI_Pin;
 80051da:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 80051de:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80051e0:	2302      	movs	r3, #2
 80051e2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80051e4:	2300      	movs	r3, #0
 80051e6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80051e8:	2303      	movs	r3, #3
 80051ea:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80051ec:	2306      	movs	r3, #6
 80051ee:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80051f0:	f107 030c 	add.w	r3, r7, #12
 80051f4:	4619      	mov	r1, r3
 80051f6:	4805      	ldr	r0, [pc, #20]	; (800520c <HAL_SPI_MspInit+0x60>)
 80051f8:	f7fc fbb0 	bl	800195c <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 80051fc:	bf00      	nop
 80051fe:	3720      	adds	r7, #32
 8005200:	46bd      	mov	sp, r7
 8005202:	bd80      	pop	{r7, pc}
 8005204:	40003c00 	.word	0x40003c00
 8005208:	40023800 	.word	0x40023800
 800520c:	40020800 	.word	0x40020800

08005210 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8005210:	b580      	push	{r7, lr}
 8005212:	b082      	sub	sp, #8
 8005214:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005216:	2300      	movs	r3, #0
 8005218:	607b      	str	r3, [r7, #4]
 800521a:	4a25      	ldr	r2, [pc, #148]	; (80052b0 <HAL_MspInit+0xa0>)
 800521c:	4b24      	ldr	r3, [pc, #144]	; (80052b0 <HAL_MspInit+0xa0>)
 800521e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005220:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005224:	6453      	str	r3, [r2, #68]	; 0x44
 8005226:	4b22      	ldr	r3, [pc, #136]	; (80052b0 <HAL_MspInit+0xa0>)
 8005228:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800522a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800522e:	607b      	str	r3, [r7, #4]
 8005230:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8005232:	2300      	movs	r3, #0
 8005234:	603b      	str	r3, [r7, #0]
 8005236:	4a1e      	ldr	r2, [pc, #120]	; (80052b0 <HAL_MspInit+0xa0>)
 8005238:	4b1d      	ldr	r3, [pc, #116]	; (80052b0 <HAL_MspInit+0xa0>)
 800523a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800523c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005240:	6413      	str	r3, [r2, #64]	; 0x40
 8005242:	4b1b      	ldr	r3, [pc, #108]	; (80052b0 <HAL_MspInit+0xa0>)
 8005244:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005246:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800524a:	603b      	str	r3, [r7, #0]
 800524c:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800524e:	2007      	movs	r0, #7
 8005250:	f7fb ff10 	bl	8001074 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 8005254:	2200      	movs	r2, #0
 8005256:	2100      	movs	r1, #0
 8005258:	f06f 000b 	mvn.w	r0, #11
 800525c:	f7fb ff15 	bl	800108a <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 8005260:	2200      	movs	r2, #0
 8005262:	2100      	movs	r1, #0
 8005264:	f06f 000a 	mvn.w	r0, #10
 8005268:	f7fb ff0f 	bl	800108a <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 800526c:	2200      	movs	r2, #0
 800526e:	2100      	movs	r1, #0
 8005270:	f06f 0009 	mvn.w	r0, #9
 8005274:	f7fb ff09 	bl	800108a <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 8005278:	2200      	movs	r2, #0
 800527a:	2100      	movs	r1, #0
 800527c:	f06f 0004 	mvn.w	r0, #4
 8005280:	f7fb ff03 	bl	800108a <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 8005284:	2200      	movs	r2, #0
 8005286:	2100      	movs	r1, #0
 8005288:	f06f 0003 	mvn.w	r0, #3
 800528c:	f7fb fefd 	bl	800108a <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 8005290:	2200      	movs	r2, #0
 8005292:	2100      	movs	r1, #0
 8005294:	f06f 0001 	mvn.w	r0, #1
 8005298:	f7fb fef7 	bl	800108a <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 800529c:	2200      	movs	r2, #0
 800529e:	2100      	movs	r1, #0
 80052a0:	f04f 30ff 	mov.w	r0, #4294967295
 80052a4:	f7fb fef1 	bl	800108a <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80052a8:	bf00      	nop
 80052aa:	3708      	adds	r7, #8
 80052ac:	46bd      	mov	sp, r7
 80052ae:	bd80      	pop	{r7, pc}
 80052b0:	40023800 	.word	0x40023800

080052b4 <NMI_Handler>:

/**
* @brief This function handles Non maskable interrupt.
*/
void NMI_Handler(void)
{
 80052b4:	b480      	push	{r7}
 80052b6:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80052b8:	bf00      	nop
 80052ba:	46bd      	mov	sp, r7
 80052bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052c0:	4770      	bx	lr

080052c2 <HardFault_Handler>:

/**
* @brief This function handles Hard fault interrupt.
*/
void HardFault_Handler(void)
{
 80052c2:	b480      	push	{r7}
 80052c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80052c6:	e7fe      	b.n	80052c6 <HardFault_Handler+0x4>

080052c8 <MemManage_Handler>:

/**
* @brief This function handles Memory management fault.
*/
void MemManage_Handler(void)
{
 80052c8:	b480      	push	{r7}
 80052ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80052cc:	e7fe      	b.n	80052cc <MemManage_Handler+0x4>

080052ce <BusFault_Handler>:

/**
* @brief This function handles Pre-fetch fault, memory access fault.
*/
void BusFault_Handler(void)
{
 80052ce:	b480      	push	{r7}
 80052d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80052d2:	e7fe      	b.n	80052d2 <BusFault_Handler+0x4>

080052d4 <UsageFault_Handler>:

/**
* @brief This function handles Undefined instruction or illegal state.
*/
void UsageFault_Handler(void)
{
 80052d4:	b480      	push	{r7}
 80052d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80052d8:	e7fe      	b.n	80052d8 <UsageFault_Handler+0x4>

080052da <SVC_Handler>:

/**
* @brief This function handles System service call via SWI instruction.
*/
void SVC_Handler(void)
{
 80052da:	b480      	push	{r7}
 80052dc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80052de:	bf00      	nop
 80052e0:	46bd      	mov	sp, r7
 80052e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052e6:	4770      	bx	lr

080052e8 <DebugMon_Handler>:

/**
* @brief This function handles Debug monitor.
*/
void DebugMon_Handler(void)
{
 80052e8:	b480      	push	{r7}
 80052ea:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80052ec:	bf00      	nop
 80052ee:	46bd      	mov	sp, r7
 80052f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052f4:	4770      	bx	lr

080052f6 <PendSV_Handler>:

/**
* @brief This function handles Pendable request for system service.
*/
void PendSV_Handler(void)
{
 80052f6:	b480      	push	{r7}
 80052f8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80052fa:	bf00      	nop
 80052fc:	46bd      	mov	sp, r7
 80052fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005302:	4770      	bx	lr

08005304 <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 8005304:	b580      	push	{r7, lr}
 8005306:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8005308:	f7fb f994 	bl	8000634 <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
 800530c:	f7fb ff10 	bl	8001130 <HAL_SYSTICK_IRQHandler>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8005310:	bf00      	nop
 8005312:	bd80      	pop	{r7, pc}

08005314 <EXTI4_IRQHandler>:

/**
* @brief This function handles EXTI line4 interrupt.
*/
void EXTI4_IRQHandler(void)
{
 8005314:	b580      	push	{r7, lr}
 8005316:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_4);
 8005318:	2010      	movs	r0, #16
 800531a:	f7fc fccd 	bl	8001cb8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 800531e:	bf00      	nop
 8005320:	bd80      	pop	{r7, pc}

08005322 <EXTI9_5_IRQHandler>:

/**
* @brief This function handles EXTI line[9:5] interrupts.
*/
void EXTI9_5_IRQHandler(void)
{
 8005322:	b580      	push	{r7, lr}
 8005324:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_5);
 8005326:	2020      	movs	r0, #32
 8005328:	f7fc fcc6 	bl	8001cb8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 800532c:	bf00      	nop
 800532e:	bd80      	pop	{r7, pc}

08005330 <USART2_IRQHandler>:

/**
* @brief This function handles USART2 global interrupt.
*/
void USART2_IRQHandler(void)
{
 8005330:	b580      	push	{r7, lr}
 8005332:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8005334:	4802      	ldr	r0, [pc, #8]	; (8005340 <USART2_IRQHandler+0x10>)
 8005336:	f7fe fad3 	bl	80038e0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800533a:	bf00      	nop
 800533c:	bd80      	pop	{r7, pc}
 800533e:	bf00      	nop
 8005340:	20000cc4 	.word	0x20000cc4

08005344 <DMA2_Stream0_IRQHandler>:

/**
* @brief This function handles DMA2 stream0 global interrupt.
*/
void DMA2_Stream0_IRQHandler(void)
{
 8005344:	b580      	push	{r7, lr}
 8005346:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8005348:	4802      	ldr	r0, [pc, #8]	; (8005354 <DMA2_Stream0_IRQHandler+0x10>)
 800534a:	f7fc f89f 	bl	800148c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 800534e:	bf00      	nop
 8005350:	bd80      	pop	{r7, pc}
 8005352:	bf00      	nop
 8005354:	2000092c 	.word	0x2000092c

08005358 <DMA2_Stream1_IRQHandler>:

/**
* @brief This function handles DMA2 stream1 global interrupt.
*/
void DMA2_Stream1_IRQHandler(void)
{
 8005358:	b580      	push	{r7, lr}
 800535a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_rx);
 800535c:	4802      	ldr	r0, [pc, #8]	; (8005368 <DMA2_Stream1_IRQHandler+0x10>)
 800535e:	f7fc f895 	bl	800148c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream1_IRQn 1 */

  /* USER CODE END DMA2_Stream1_IRQn 1 */
}
 8005362:	bf00      	nop
 8005364:	bd80      	pop	{r7, pc}
 8005366:	bf00      	nop
 8005368:	20000b84 	.word	0x20000b84

0800536c <DMA2_Stream6_IRQHandler>:

/**
* @brief This function handles DMA2 stream6 global interrupt.
*/
void DMA2_Stream6_IRQHandler(void)
{
 800536c:	b580      	push	{r7, lr}
 800536e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_tx);
 8005370:	4802      	ldr	r0, [pc, #8]	; (800537c <DMA2_Stream6_IRQHandler+0x10>)
 8005372:	f7fc f88b 	bl	800148c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 8005376:	bf00      	nop
 8005378:	bd80      	pop	{r7, pc}
 800537a:	bf00      	nop
 800537c:	20000be4 	.word	0x20000be4

08005380 <USART6_IRQHandler>:

/**
* @brief This function handles USART6 global interrupt.
*/
void USART6_IRQHandler(void)
{
 8005380:	b580      	push	{r7, lr}
 8005382:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 8005384:	4802      	ldr	r0, [pc, #8]	; (8005390 <USART6_IRQHandler+0x10>)
 8005386:	f7fe faab 	bl	80038e0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 800538a:	bf00      	nop
 800538c:	bd80      	pop	{r7, pc}
 800538e:	bf00      	nop
 8005390:	20000c84 	.word	0x20000c84

08005394 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8005394:	b480      	push	{r7}
 8005396:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8005398:	4a16      	ldr	r2, [pc, #88]	; (80053f4 <SystemInit+0x60>)
 800539a:	4b16      	ldr	r3, [pc, #88]	; (80053f4 <SystemInit+0x60>)
 800539c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80053a0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80053a4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80053a8:	4a13      	ldr	r2, [pc, #76]	; (80053f8 <SystemInit+0x64>)
 80053aa:	4b13      	ldr	r3, [pc, #76]	; (80053f8 <SystemInit+0x64>)
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	f043 0301 	orr.w	r3, r3, #1
 80053b2:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80053b4:	4b10      	ldr	r3, [pc, #64]	; (80053f8 <SystemInit+0x64>)
 80053b6:	2200      	movs	r2, #0
 80053b8:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80053ba:	4a0f      	ldr	r2, [pc, #60]	; (80053f8 <SystemInit+0x64>)
 80053bc:	4b0e      	ldr	r3, [pc, #56]	; (80053f8 <SystemInit+0x64>)
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 80053c4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80053c8:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 80053ca:	4b0b      	ldr	r3, [pc, #44]	; (80053f8 <SystemInit+0x64>)
 80053cc:	4a0b      	ldr	r2, [pc, #44]	; (80053fc <SystemInit+0x68>)
 80053ce:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80053d0:	4a09      	ldr	r2, [pc, #36]	; (80053f8 <SystemInit+0x64>)
 80053d2:	4b09      	ldr	r3, [pc, #36]	; (80053f8 <SystemInit+0x64>)
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80053da:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 80053dc:	4b06      	ldr	r3, [pc, #24]	; (80053f8 <SystemInit+0x64>)
 80053de:	2200      	movs	r2, #0
 80053e0:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80053e2:	4b04      	ldr	r3, [pc, #16]	; (80053f4 <SystemInit+0x60>)
 80053e4:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80053e8:	609a      	str	r2, [r3, #8]
#endif
}
 80053ea:	bf00      	nop
 80053ec:	46bd      	mov	sp, r7
 80053ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053f2:	4770      	bx	lr
 80053f4:	e000ed00 	.word	0xe000ed00
 80053f8:	40023800 	.word	0x40023800
 80053fc:	24003010 	.word	0x24003010

08005400 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart6_tx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8005400:	b580      	push	{r7, lr}
 8005402:	af00      	add	r7, sp, #0

  huart1.Instance = USART1;
 8005404:	4b12      	ldr	r3, [pc, #72]	; (8005450 <MX_USART1_UART_Init+0x50>)
 8005406:	4a13      	ldr	r2, [pc, #76]	; (8005454 <MX_USART1_UART_Init+0x54>)
 8005408:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800540a:	4b11      	ldr	r3, [pc, #68]	; (8005450 <MX_USART1_UART_Init+0x50>)
 800540c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8005410:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8005412:	4b0f      	ldr	r3, [pc, #60]	; (8005450 <MX_USART1_UART_Init+0x50>)
 8005414:	2200      	movs	r2, #0
 8005416:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8005418:	4b0d      	ldr	r3, [pc, #52]	; (8005450 <MX_USART1_UART_Init+0x50>)
 800541a:	2200      	movs	r2, #0
 800541c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800541e:	4b0c      	ldr	r3, [pc, #48]	; (8005450 <MX_USART1_UART_Init+0x50>)
 8005420:	2200      	movs	r2, #0
 8005422:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8005424:	4b0a      	ldr	r3, [pc, #40]	; (8005450 <MX_USART1_UART_Init+0x50>)
 8005426:	220c      	movs	r2, #12
 8005428:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800542a:	4b09      	ldr	r3, [pc, #36]	; (8005450 <MX_USART1_UART_Init+0x50>)
 800542c:	2200      	movs	r2, #0
 800542e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8005430:	4b07      	ldr	r3, [pc, #28]	; (8005450 <MX_USART1_UART_Init+0x50>)
 8005432:	2200      	movs	r2, #0
 8005434:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8005436:	4806      	ldr	r0, [pc, #24]	; (8005450 <MX_USART1_UART_Init+0x50>)
 8005438:	f7fd ffff 	bl	800343a <HAL_UART_Init>
 800543c:	4603      	mov	r3, r0
 800543e:	2b00      	cmp	r3, #0
 8005440:	d003      	beq.n	800544a <MX_USART1_UART_Init+0x4a>
  {
    _Error_Handler(__FILE__, __LINE__);
 8005442:	2147      	movs	r1, #71	; 0x47
 8005444:	4804      	ldr	r0, [pc, #16]	; (8005458 <MX_USART1_UART_Init+0x58>)
 8005446:	f7ff fe17 	bl	8005078 <_Error_Handler>
  }

}
 800544a:	bf00      	nop
 800544c:	bd80      	pop	{r7, pc}
 800544e:	bf00      	nop
 8005450:	20000c44 	.word	0x20000c44
 8005454:	40011000 	.word	0x40011000
 8005458:	08011424 	.word	0x08011424

0800545c <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 800545c:	b580      	push	{r7, lr}
 800545e:	af00      	add	r7, sp, #0

  huart2.Instance = USART2;
 8005460:	4b12      	ldr	r3, [pc, #72]	; (80054ac <MX_USART2_UART_Init+0x50>)
 8005462:	4a13      	ldr	r2, [pc, #76]	; (80054b0 <MX_USART2_UART_Init+0x54>)
 8005464:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8005466:	4b11      	ldr	r3, [pc, #68]	; (80054ac <MX_USART2_UART_Init+0x50>)
 8005468:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800546c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800546e:	4b0f      	ldr	r3, [pc, #60]	; (80054ac <MX_USART2_UART_Init+0x50>)
 8005470:	2200      	movs	r2, #0
 8005472:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8005474:	4b0d      	ldr	r3, [pc, #52]	; (80054ac <MX_USART2_UART_Init+0x50>)
 8005476:	2200      	movs	r2, #0
 8005478:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800547a:	4b0c      	ldr	r3, [pc, #48]	; (80054ac <MX_USART2_UART_Init+0x50>)
 800547c:	2200      	movs	r2, #0
 800547e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8005480:	4b0a      	ldr	r3, [pc, #40]	; (80054ac <MX_USART2_UART_Init+0x50>)
 8005482:	220c      	movs	r2, #12
 8005484:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8005486:	4b09      	ldr	r3, [pc, #36]	; (80054ac <MX_USART2_UART_Init+0x50>)
 8005488:	2200      	movs	r2, #0
 800548a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800548c:	4b07      	ldr	r3, [pc, #28]	; (80054ac <MX_USART2_UART_Init+0x50>)
 800548e:	2200      	movs	r2, #0
 8005490:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8005492:	4806      	ldr	r0, [pc, #24]	; (80054ac <MX_USART2_UART_Init+0x50>)
 8005494:	f7fd ffd1 	bl	800343a <HAL_UART_Init>
 8005498:	4603      	mov	r3, r0
 800549a:	2b00      	cmp	r3, #0
 800549c:	d003      	beq.n	80054a6 <MX_USART2_UART_Init+0x4a>
  {
    _Error_Handler(__FILE__, __LINE__);
 800549e:	215a      	movs	r1, #90	; 0x5a
 80054a0:	4804      	ldr	r0, [pc, #16]	; (80054b4 <MX_USART2_UART_Init+0x58>)
 80054a2:	f7ff fde9 	bl	8005078 <_Error_Handler>
  }

}
 80054a6:	bf00      	nop
 80054a8:	bd80      	pop	{r7, pc}
 80054aa:	bf00      	nop
 80054ac:	20000cc4 	.word	0x20000cc4
 80054b0:	40004400 	.word	0x40004400
 80054b4:	08011424 	.word	0x08011424

080054b8 <MX_USART6_UART_Init>:
/* USART6 init function */

void MX_USART6_UART_Init(void)
{
 80054b8:	b580      	push	{r7, lr}
 80054ba:	af00      	add	r7, sp, #0

  huart6.Instance = USART6;
 80054bc:	4b12      	ldr	r3, [pc, #72]	; (8005508 <MX_USART6_UART_Init+0x50>)
 80054be:	4a13      	ldr	r2, [pc, #76]	; (800550c <MX_USART6_UART_Init+0x54>)
 80054c0:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 80054c2:	4b11      	ldr	r3, [pc, #68]	; (8005508 <MX_USART6_UART_Init+0x50>)
 80054c4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80054c8:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 80054ca:	4b0f      	ldr	r3, [pc, #60]	; (8005508 <MX_USART6_UART_Init+0x50>)
 80054cc:	2200      	movs	r2, #0
 80054ce:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 80054d0:	4b0d      	ldr	r3, [pc, #52]	; (8005508 <MX_USART6_UART_Init+0x50>)
 80054d2:	2200      	movs	r2, #0
 80054d4:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 80054d6:	4b0c      	ldr	r3, [pc, #48]	; (8005508 <MX_USART6_UART_Init+0x50>)
 80054d8:	2200      	movs	r2, #0
 80054da:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 80054dc:	4b0a      	ldr	r3, [pc, #40]	; (8005508 <MX_USART6_UART_Init+0x50>)
 80054de:	220c      	movs	r2, #12
 80054e0:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80054e2:	4b09      	ldr	r3, [pc, #36]	; (8005508 <MX_USART6_UART_Init+0x50>)
 80054e4:	2200      	movs	r2, #0
 80054e6:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 80054e8:	4b07      	ldr	r3, [pc, #28]	; (8005508 <MX_USART6_UART_Init+0x50>)
 80054ea:	2200      	movs	r2, #0
 80054ec:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 80054ee:	4806      	ldr	r0, [pc, #24]	; (8005508 <MX_USART6_UART_Init+0x50>)
 80054f0:	f7fd ffa3 	bl	800343a <HAL_UART_Init>
 80054f4:	4603      	mov	r3, r0
 80054f6:	2b00      	cmp	r3, #0
 80054f8:	d003      	beq.n	8005502 <MX_USART6_UART_Init+0x4a>
  {
    _Error_Handler(__FILE__, __LINE__);
 80054fa:	216d      	movs	r1, #109	; 0x6d
 80054fc:	4804      	ldr	r0, [pc, #16]	; (8005510 <MX_USART6_UART_Init+0x58>)
 80054fe:	f7ff fdbb 	bl	8005078 <_Error_Handler>
  }

}
 8005502:	bf00      	nop
 8005504:	bd80      	pop	{r7, pc}
 8005506:	bf00      	nop
 8005508:	20000c84 	.word	0x20000c84
 800550c:	40011400 	.word	0x40011400
 8005510:	08011424 	.word	0x08011424

08005514 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8005514:	b580      	push	{r7, lr}
 8005516:	b08a      	sub	sp, #40	; 0x28
 8005518:	af00      	add	r7, sp, #0
 800551a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(uartHandle->Instance==USART1)
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	4a6f      	ldr	r2, [pc, #444]	; (80056e0 <HAL_UART_MspInit+0x1cc>)
 8005522:	4293      	cmp	r3, r2
 8005524:	d11f      	bne.n	8005566 <HAL_UART_MspInit+0x52>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8005526:	2300      	movs	r3, #0
 8005528:	613b      	str	r3, [r7, #16]
 800552a:	4a6e      	ldr	r2, [pc, #440]	; (80056e4 <HAL_UART_MspInit+0x1d0>)
 800552c:	4b6d      	ldr	r3, [pc, #436]	; (80056e4 <HAL_UART_MspInit+0x1d0>)
 800552e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005530:	f043 0310 	orr.w	r3, r3, #16
 8005534:	6453      	str	r3, [r2, #68]	; 0x44
 8005536:	4b6b      	ldr	r3, [pc, #428]	; (80056e4 <HAL_UART_MspInit+0x1d0>)
 8005538:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800553a:	f003 0310 	and.w	r3, r3, #16
 800553e:	613b      	str	r3, [r7, #16]
 8005540:	693b      	ldr	r3, [r7, #16]
  
    /**USART1 GPIO Configuration    
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = ROTATION_TX_Pin|ROTATION_RX_Pin;
 8005542:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8005546:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005548:	2302      	movs	r3, #2
 800554a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800554c:	2301      	movs	r3, #1
 800554e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005550:	2303      	movs	r3, #3
 8005552:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8005554:	2307      	movs	r3, #7
 8005556:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005558:	f107 0314 	add.w	r3, r7, #20
 800555c:	4619      	mov	r1, r3
 800555e:	4862      	ldr	r0, [pc, #392]	; (80056e8 <HAL_UART_MspInit+0x1d4>)
 8005560:	f7fc f9fc 	bl	800195c <HAL_GPIO_Init>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }
}
 8005564:	e0b8      	b.n	80056d8 <HAL_UART_MspInit+0x1c4>
  else if(uartHandle->Instance==USART2)
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	4a60      	ldr	r2, [pc, #384]	; (80056ec <HAL_UART_MspInit+0x1d8>)
 800556c:	4293      	cmp	r3, r2
 800556e:	d126      	bne.n	80055be <HAL_UART_MspInit+0xaa>
    __HAL_RCC_USART2_CLK_ENABLE();
 8005570:	2300      	movs	r3, #0
 8005572:	60fb      	str	r3, [r7, #12]
 8005574:	4a5b      	ldr	r2, [pc, #364]	; (80056e4 <HAL_UART_MspInit+0x1d0>)
 8005576:	4b5b      	ldr	r3, [pc, #364]	; (80056e4 <HAL_UART_MspInit+0x1d0>)
 8005578:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800557a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800557e:	6413      	str	r3, [r2, #64]	; 0x40
 8005580:	4b58      	ldr	r3, [pc, #352]	; (80056e4 <HAL_UART_MspInit+0x1d0>)
 8005582:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005584:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005588:	60fb      	str	r3, [r7, #12]
 800558a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = PC_DEBUG_TX_Pin|PC_DEBUG_RX_Pin;
 800558c:	230c      	movs	r3, #12
 800558e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005590:	2302      	movs	r3, #2
 8005592:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8005594:	2301      	movs	r3, #1
 8005596:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005598:	2303      	movs	r3, #3
 800559a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800559c:	2307      	movs	r3, #7
 800559e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80055a0:	f107 0314 	add.w	r3, r7, #20
 80055a4:	4619      	mov	r1, r3
 80055a6:	4850      	ldr	r0, [pc, #320]	; (80056e8 <HAL_UART_MspInit+0x1d4>)
 80055a8:	f7fc f9d8 	bl	800195c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80055ac:	2200      	movs	r2, #0
 80055ae:	2100      	movs	r1, #0
 80055b0:	2026      	movs	r0, #38	; 0x26
 80055b2:	f7fb fd6a 	bl	800108a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80055b6:	2026      	movs	r0, #38	; 0x26
 80055b8:	f7fb fd83 	bl	80010c2 <HAL_NVIC_EnableIRQ>
}
 80055bc:	e08c      	b.n	80056d8 <HAL_UART_MspInit+0x1c4>
  else if(uartHandle->Instance==USART6)
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	4a4b      	ldr	r2, [pc, #300]	; (80056f0 <HAL_UART_MspInit+0x1dc>)
 80055c4:	4293      	cmp	r3, r2
 80055c6:	f040 8087 	bne.w	80056d8 <HAL_UART_MspInit+0x1c4>
    __HAL_RCC_USART6_CLK_ENABLE();
 80055ca:	2300      	movs	r3, #0
 80055cc:	60bb      	str	r3, [r7, #8]
 80055ce:	4a45      	ldr	r2, [pc, #276]	; (80056e4 <HAL_UART_MspInit+0x1d0>)
 80055d0:	4b44      	ldr	r3, [pc, #272]	; (80056e4 <HAL_UART_MspInit+0x1d0>)
 80055d2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80055d4:	f043 0320 	orr.w	r3, r3, #32
 80055d8:	6453      	str	r3, [r2, #68]	; 0x44
 80055da:	4b42      	ldr	r3, [pc, #264]	; (80056e4 <HAL_UART_MspInit+0x1d0>)
 80055dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80055de:	f003 0320 	and.w	r3, r3, #32
 80055e2:	60bb      	str	r3, [r7, #8]
 80055e4:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = TFMini_TX_Pin|TFMini_RX_Pin;
 80055e6:	23c0      	movs	r3, #192	; 0xc0
 80055e8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80055ea:	2302      	movs	r3, #2
 80055ec:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80055ee:	2301      	movs	r3, #1
 80055f0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80055f2:	2303      	movs	r3, #3
 80055f4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 80055f6:	2308      	movs	r3, #8
 80055f8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80055fa:	f107 0314 	add.w	r3, r7, #20
 80055fe:	4619      	mov	r1, r3
 8005600:	483c      	ldr	r0, [pc, #240]	; (80056f4 <HAL_UART_MspInit+0x1e0>)
 8005602:	f7fc f9ab 	bl	800195c <HAL_GPIO_Init>
    hdma_usart6_rx.Instance = DMA2_Stream1;
 8005606:	4b3c      	ldr	r3, [pc, #240]	; (80056f8 <HAL_UART_MspInit+0x1e4>)
 8005608:	4a3c      	ldr	r2, [pc, #240]	; (80056fc <HAL_UART_MspInit+0x1e8>)
 800560a:	601a      	str	r2, [r3, #0]
    hdma_usart6_rx.Init.Channel = DMA_CHANNEL_5;
 800560c:	4b3a      	ldr	r3, [pc, #232]	; (80056f8 <HAL_UART_MspInit+0x1e4>)
 800560e:	f04f 6220 	mov.w	r2, #167772160	; 0xa000000
 8005612:	605a      	str	r2, [r3, #4]
    hdma_usart6_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8005614:	4b38      	ldr	r3, [pc, #224]	; (80056f8 <HAL_UART_MspInit+0x1e4>)
 8005616:	2200      	movs	r2, #0
 8005618:	609a      	str	r2, [r3, #8]
    hdma_usart6_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800561a:	4b37      	ldr	r3, [pc, #220]	; (80056f8 <HAL_UART_MspInit+0x1e4>)
 800561c:	2200      	movs	r2, #0
 800561e:	60da      	str	r2, [r3, #12]
    hdma_usart6_rx.Init.MemInc = DMA_MINC_ENABLE;
 8005620:	4b35      	ldr	r3, [pc, #212]	; (80056f8 <HAL_UART_MspInit+0x1e4>)
 8005622:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005626:	611a      	str	r2, [r3, #16]
    hdma_usart6_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8005628:	4b33      	ldr	r3, [pc, #204]	; (80056f8 <HAL_UART_MspInit+0x1e4>)
 800562a:	2200      	movs	r2, #0
 800562c:	615a      	str	r2, [r3, #20]
    hdma_usart6_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800562e:	4b32      	ldr	r3, [pc, #200]	; (80056f8 <HAL_UART_MspInit+0x1e4>)
 8005630:	2200      	movs	r2, #0
 8005632:	619a      	str	r2, [r3, #24]
    hdma_usart6_rx.Init.Mode = DMA_CIRCULAR;
 8005634:	4b30      	ldr	r3, [pc, #192]	; (80056f8 <HAL_UART_MspInit+0x1e4>)
 8005636:	f44f 7280 	mov.w	r2, #256	; 0x100
 800563a:	61da      	str	r2, [r3, #28]
    hdma_usart6_rx.Init.Priority = DMA_PRIORITY_LOW;
 800563c:	4b2e      	ldr	r3, [pc, #184]	; (80056f8 <HAL_UART_MspInit+0x1e4>)
 800563e:	2200      	movs	r2, #0
 8005640:	621a      	str	r2, [r3, #32]
    hdma_usart6_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8005642:	4b2d      	ldr	r3, [pc, #180]	; (80056f8 <HAL_UART_MspInit+0x1e4>)
 8005644:	2200      	movs	r2, #0
 8005646:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart6_rx) != HAL_OK)
 8005648:	482b      	ldr	r0, [pc, #172]	; (80056f8 <HAL_UART_MspInit+0x1e4>)
 800564a:	f7fb fd7f 	bl	800114c <HAL_DMA_Init>
 800564e:	4603      	mov	r3, r0
 8005650:	2b00      	cmp	r3, #0
 8005652:	d003      	beq.n	800565c <HAL_UART_MspInit+0x148>
      _Error_Handler(__FILE__, __LINE__);
 8005654:	21c8      	movs	r1, #200	; 0xc8
 8005656:	482a      	ldr	r0, [pc, #168]	; (8005700 <HAL_UART_MspInit+0x1ec>)
 8005658:	f7ff fd0e 	bl	8005078 <_Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart6_rx);
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	4a26      	ldr	r2, [pc, #152]	; (80056f8 <HAL_UART_MspInit+0x1e4>)
 8005660:	635a      	str	r2, [r3, #52]	; 0x34
 8005662:	4a25      	ldr	r2, [pc, #148]	; (80056f8 <HAL_UART_MspInit+0x1e4>)
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	6393      	str	r3, [r2, #56]	; 0x38
    hdma_usart6_tx.Instance = DMA2_Stream6;
 8005668:	4b26      	ldr	r3, [pc, #152]	; (8005704 <HAL_UART_MspInit+0x1f0>)
 800566a:	4a27      	ldr	r2, [pc, #156]	; (8005708 <HAL_UART_MspInit+0x1f4>)
 800566c:	601a      	str	r2, [r3, #0]
    hdma_usart6_tx.Init.Channel = DMA_CHANNEL_5;
 800566e:	4b25      	ldr	r3, [pc, #148]	; (8005704 <HAL_UART_MspInit+0x1f0>)
 8005670:	f04f 6220 	mov.w	r2, #167772160	; 0xa000000
 8005674:	605a      	str	r2, [r3, #4]
    hdma_usart6_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8005676:	4b23      	ldr	r3, [pc, #140]	; (8005704 <HAL_UART_MspInit+0x1f0>)
 8005678:	2240      	movs	r2, #64	; 0x40
 800567a:	609a      	str	r2, [r3, #8]
    hdma_usart6_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800567c:	4b21      	ldr	r3, [pc, #132]	; (8005704 <HAL_UART_MspInit+0x1f0>)
 800567e:	2200      	movs	r2, #0
 8005680:	60da      	str	r2, [r3, #12]
    hdma_usart6_tx.Init.MemInc = DMA_MINC_ENABLE;
 8005682:	4b20      	ldr	r3, [pc, #128]	; (8005704 <HAL_UART_MspInit+0x1f0>)
 8005684:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005688:	611a      	str	r2, [r3, #16]
    hdma_usart6_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800568a:	4b1e      	ldr	r3, [pc, #120]	; (8005704 <HAL_UART_MspInit+0x1f0>)
 800568c:	2200      	movs	r2, #0
 800568e:	615a      	str	r2, [r3, #20]
    hdma_usart6_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005690:	4b1c      	ldr	r3, [pc, #112]	; (8005704 <HAL_UART_MspInit+0x1f0>)
 8005692:	2200      	movs	r2, #0
 8005694:	619a      	str	r2, [r3, #24]
    hdma_usart6_tx.Init.Mode = DMA_NORMAL;
 8005696:	4b1b      	ldr	r3, [pc, #108]	; (8005704 <HAL_UART_MspInit+0x1f0>)
 8005698:	2200      	movs	r2, #0
 800569a:	61da      	str	r2, [r3, #28]
    hdma_usart6_tx.Init.Priority = DMA_PRIORITY_LOW;
 800569c:	4b19      	ldr	r3, [pc, #100]	; (8005704 <HAL_UART_MspInit+0x1f0>)
 800569e:	2200      	movs	r2, #0
 80056a0:	621a      	str	r2, [r3, #32]
    hdma_usart6_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80056a2:	4b18      	ldr	r3, [pc, #96]	; (8005704 <HAL_UART_MspInit+0x1f0>)
 80056a4:	2200      	movs	r2, #0
 80056a6:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart6_tx) != HAL_OK)
 80056a8:	4816      	ldr	r0, [pc, #88]	; (8005704 <HAL_UART_MspInit+0x1f0>)
 80056aa:	f7fb fd4f 	bl	800114c <HAL_DMA_Init>
 80056ae:	4603      	mov	r3, r0
 80056b0:	2b00      	cmp	r3, #0
 80056b2:	d003      	beq.n	80056bc <HAL_UART_MspInit+0x1a8>
      _Error_Handler(__FILE__, __LINE__);
 80056b4:	21da      	movs	r1, #218	; 0xda
 80056b6:	4812      	ldr	r0, [pc, #72]	; (8005700 <HAL_UART_MspInit+0x1ec>)
 80056b8:	f7ff fcde 	bl	8005078 <_Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart6_tx);
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	4a11      	ldr	r2, [pc, #68]	; (8005704 <HAL_UART_MspInit+0x1f0>)
 80056c0:	631a      	str	r2, [r3, #48]	; 0x30
 80056c2:	4a10      	ldr	r2, [pc, #64]	; (8005704 <HAL_UART_MspInit+0x1f0>)
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
 80056c8:	2200      	movs	r2, #0
 80056ca:	2100      	movs	r1, #0
 80056cc:	2047      	movs	r0, #71	; 0x47
 80056ce:	f7fb fcdc 	bl	800108a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 80056d2:	2047      	movs	r0, #71	; 0x47
 80056d4:	f7fb fcf5 	bl	80010c2 <HAL_NVIC_EnableIRQ>
}
 80056d8:	bf00      	nop
 80056da:	3728      	adds	r7, #40	; 0x28
 80056dc:	46bd      	mov	sp, r7
 80056de:	bd80      	pop	{r7, pc}
 80056e0:	40011000 	.word	0x40011000
 80056e4:	40023800 	.word	0x40023800
 80056e8:	40020000 	.word	0x40020000
 80056ec:	40004400 	.word	0x40004400
 80056f0:	40011400 	.word	0x40011400
 80056f4:	40020800 	.word	0x40020800
 80056f8:	20000b84 	.word	0x20000b84
 80056fc:	40026428 	.word	0x40026428
 8005700:	08011424 	.word	0x08011424
 8005704:	20000be4 	.word	0x20000be4
 8005708:	400264a0 	.word	0x400264a0

0800570c <VL53L0X_GetOffsetCalibrationDataMicroMeter>:
	return Status;
}

VL53L0X_Error VL53L0X_GetOffsetCalibrationDataMicroMeter(VL53L0X_DEV Dev,
	int32_t *pOffsetCalibrationDataMicroMeter)
{
 800570c:	b580      	push	{r7, lr}
 800570e:	b084      	sub	sp, #16
 8005710:	af00      	add	r7, sp, #0
 8005712:	6078      	str	r0, [r7, #4]
 8005714:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8005716:	2300      	movs	r3, #0
 8005718:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	Status = VL53L0X_get_offset_calibration_data_micro_meter(Dev,
 800571a:	6839      	ldr	r1, [r7, #0]
 800571c:	6878      	ldr	r0, [r7, #4]
 800571e:	f001 fcfe 	bl	800711e <VL53L0X_get_offset_calibration_data_micro_meter>
 8005722:	4603      	mov	r3, r0
 8005724:	73fb      	strb	r3, [r7, #15]
		pOffsetCalibrationDataMicroMeter);

	LOG_FUNCTION_END(Status);
	return Status;
 8005726:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800572a:	4618      	mov	r0, r3
 800572c:	3710      	adds	r7, #16
 800572e:	46bd      	mov	sp, r7
 8005730:	bd80      	pop	{r7, pc}
	...

08005734 <VL53L0X_DataInit>:
	LOG_FUNCTION_END(Status);
	return Status;
}

VL53L0X_Error VL53L0X_DataInit(VL53L0X_DEV Dev)
{
 8005734:	b5b0      	push	{r4, r5, r7, lr}
 8005736:	b096      	sub	sp, #88	; 0x58
 8005738:	af00      	add	r7, sp, #0
 800573a:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800573c:	2300      	movs	r3, #0
 800573e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		0xFE,
		0x01);
#endif

	/* Set I2C standard mode */
	if (Status == VL53L0X_ERROR_NONE)
 8005742:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8005746:	2b00      	cmp	r3, #0
 8005748:	d107      	bne.n	800575a <VL53L0X_DataInit+0x26>
		Status = VL53L0X_WrByte(Dev, 0x88, 0x00);
 800574a:	2200      	movs	r2, #0
 800574c:	2188      	movs	r1, #136	; 0x88
 800574e:	6878      	ldr	r0, [r7, #4]
 8005750:	f005 f802 	bl	800a758 <VL53L0X_WrByte>
 8005754:	4603      	mov	r3, r0
 8005756:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

	VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, ReadDataFromDeviceDone, 0);
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	2200      	movs	r2, #0
 800575e:	f883 20f0 	strb.w	r2, [r3, #240]	; 0xf0
	if (Status == VL53L0X_ERROR_NONE)
		Status = VL53L0X_apply_offset_adjustment(Dev);
#endif

	/* Default value is 1000 for Linearity Corrective Gain */
	PALDevDataSet(Dev, LinearityCorrectiveGain, 1000);
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8005768:	f8a3 2152 	strh.w	r2, [r3, #338]	; 0x152

	/* Dmax default Parameter */
	PALDevDataSet(Dev, DmaxCalRangeMilliMeter, 400);
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8005772:	f8a3 2154 	strh.w	r2, [r3, #340]	; 0x154
	PALDevDataSet(Dev, DmaxCalSignalRateRtnMegaCps,
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	4a9e      	ldr	r2, [pc, #632]	; (80059f4 <VL53L0X_DataInit+0x2c0>)
 800577a:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158
		(FixPoint1616_t)((0x00016B85))); /* 1.42 No Cover Glass*/

	/* Set Default static parameters
	 *set first temporary values 9.44MHz * 65536 = 618660 */
	VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, OscFrequencyMHz, 618660);
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	4a9d      	ldr	r2, [pc, #628]	; (80059f8 <VL53L0X_DataInit+0x2c4>)
 8005782:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4

	/* Set Default XTalkCompensationRateMegaCps to 0  */
	VL53L0X_SETPARAMETERFIELD(Dev, XTalkCompensationRateMegaCps, 0);
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	2200      	movs	r2, #0
 800578a:	621a      	str	r2, [r3, #32]

	/* Get default parameters */
	Status = VL53L0X_GetDeviceParameters(Dev, &CurrentParameters);
 800578c:	f107 0310 	add.w	r3, r7, #16
 8005790:	4619      	mov	r1, r3
 8005792:	6878      	ldr	r0, [r7, #4]
 8005794:	f000 fac2 	bl	8005d1c <VL53L0X_GetDeviceParameters>
 8005798:	4603      	mov	r3, r0
 800579a:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (Status == VL53L0X_ERROR_NONE) {
 800579e:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 80057a2:	2b00      	cmp	r3, #0
 80057a4:	d112      	bne.n	80057cc <VL53L0X_DataInit+0x98>
		/* initialize PAL values */
		CurrentParameters.DeviceMode = VL53L0X_DEVICEMODE_SINGLE_RANGING;
 80057a6:	2300      	movs	r3, #0
 80057a8:	743b      	strb	r3, [r7, #16]
		CurrentParameters.HistogramMode = VL53L0X_HISTOGRAMMODE_DISABLED;
 80057aa:	2300      	movs	r3, #0
 80057ac:	747b      	strb	r3, [r7, #17]
		PALDevDataSet(Dev, CurrentParameters, CurrentParameters);
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	f103 0410 	add.w	r4, r3, #16
 80057b4:	f107 0510 	add.w	r5, r7, #16
 80057b8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80057ba:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80057bc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80057be:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80057c0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80057c2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80057c4:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 80057c8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	}

	/* Sigma estimator variable */
	PALDevDataSet(Dev, SigmaEstRefArray, 100);
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	2264      	movs	r2, #100	; 0x64
 80057d0:	f8a3 2134 	strh.w	r2, [r3, #308]	; 0x134
	PALDevDataSet(Dev, SigmaEstEffPulseWidth, 900);
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	f44f 7261 	mov.w	r2, #900	; 0x384
 80057da:	f8a3 2136 	strh.w	r2, [r3, #310]	; 0x136
	PALDevDataSet(Dev, SigmaEstEffAmbWidth, 500);
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 80057e4:	f8a3 2138 	strh.w	r2, [r3, #312]	; 0x138
	PALDevDataSet(Dev, targetRefRate, 0x0A00); /* 20 MCPS in 9:7 format */
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	f44f 6220 	mov.w	r2, #2560	; 0xa00
 80057ee:	f8a3 213c 	strh.w	r2, [r3, #316]	; 0x13c

	/* Use internal default settings */
	PALDevDataSet(Dev, UseInternalTuningSettings, 1);
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	2201      	movs	r2, #1
 80057f6:	f883 2150 	strb.w	r2, [r3, #336]	; 0x150

	Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 80057fa:	2201      	movs	r2, #1
 80057fc:	2180      	movs	r1, #128	; 0x80
 80057fe:	6878      	ldr	r0, [r7, #4]
 8005800:	f004 ffaa 	bl	800a758 <VL53L0X_WrByte>
 8005804:	4603      	mov	r3, r0
 8005806:	461a      	mov	r2, r3
 8005808:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800580c:	4313      	orrs	r3, r2
 800580e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8005812:	2201      	movs	r2, #1
 8005814:	21ff      	movs	r1, #255	; 0xff
 8005816:	6878      	ldr	r0, [r7, #4]
 8005818:	f004 ff9e 	bl	800a758 <VL53L0X_WrByte>
 800581c:	4603      	mov	r3, r0
 800581e:	461a      	mov	r2, r3
 8005820:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8005824:	4313      	orrs	r3, r2
 8005826:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 800582a:	2200      	movs	r2, #0
 800582c:	2100      	movs	r1, #0
 800582e:	6878      	ldr	r0, [r7, #4]
 8005830:	f004 ff92 	bl	800a758 <VL53L0X_WrByte>
 8005834:	4603      	mov	r3, r0
 8005836:	461a      	mov	r2, r3
 8005838:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800583c:	4313      	orrs	r3, r2
 800583e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	Status |= VL53L0X_RdByte(Dev, 0x91, &StopVariable);
 8005842:	f107 030f 	add.w	r3, r7, #15
 8005846:	461a      	mov	r2, r3
 8005848:	2191      	movs	r1, #145	; 0x91
 800584a:	6878      	ldr	r0, [r7, #4]
 800584c:	f005 f824 	bl	800a898 <VL53L0X_RdByte>
 8005850:	4603      	mov	r3, r0
 8005852:	461a      	mov	r2, r3
 8005854:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8005858:	4313      	orrs	r3, r2
 800585a:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	PALDevDataSet(Dev, StopVariable, StopVariable);
 800585e:	7bfa      	ldrb	r2, [r7, #15]
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	f883 213a 	strb.w	r2, [r3, #314]	; 0x13a
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x01);
 8005866:	2201      	movs	r2, #1
 8005868:	2100      	movs	r1, #0
 800586a:	6878      	ldr	r0, [r7, #4]
 800586c:	f004 ff74 	bl	800a758 <VL53L0X_WrByte>
 8005870:	4603      	mov	r3, r0
 8005872:	461a      	mov	r2, r3
 8005874:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8005878:	4313      	orrs	r3, r2
 800587a:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 800587e:	2200      	movs	r2, #0
 8005880:	21ff      	movs	r1, #255	; 0xff
 8005882:	6878      	ldr	r0, [r7, #4]
 8005884:	f004 ff68 	bl	800a758 <VL53L0X_WrByte>
 8005888:	4603      	mov	r3, r0
 800588a:	461a      	mov	r2, r3
 800588c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8005890:	4313      	orrs	r3, r2
 8005892:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	Status |= VL53L0X_WrByte(Dev, 0x80, 0x00);
 8005896:	2200      	movs	r2, #0
 8005898:	2180      	movs	r1, #128	; 0x80
 800589a:	6878      	ldr	r0, [r7, #4]
 800589c:	f004 ff5c 	bl	800a758 <VL53L0X_WrByte>
 80058a0:	4603      	mov	r3, r0
 80058a2:	461a      	mov	r2, r3
 80058a4:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80058a8:	4313      	orrs	r3, r2
 80058aa:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

	/* Enable all check */
	for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 80058ae:	2300      	movs	r3, #0
 80058b0:	653b      	str	r3, [r7, #80]	; 0x50
 80058b2:	e014      	b.n	80058de <VL53L0X_DataInit+0x1aa>
		if (Status == VL53L0X_ERROR_NONE)
 80058b4:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 80058b8:	2b00      	cmp	r3, #0
 80058ba:	d114      	bne.n	80058e6 <VL53L0X_DataInit+0x1b2>
			Status |= VL53L0X_SetLimitCheckEnable(Dev, i, 1);
 80058bc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80058be:	b29b      	uxth	r3, r3
 80058c0:	2201      	movs	r2, #1
 80058c2:	4619      	mov	r1, r3
 80058c4:	6878      	ldr	r0, [r7, #4]
 80058c6:	f000 fd83 	bl	80063d0 <VL53L0X_SetLimitCheckEnable>
 80058ca:	4603      	mov	r3, r0
 80058cc:	461a      	mov	r2, r3
 80058ce:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80058d2:	4313      	orrs	r3, r2
 80058d4:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 80058d8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80058da:	3301      	adds	r3, #1
 80058dc:	653b      	str	r3, [r7, #80]	; 0x50
 80058de:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80058e0:	2b05      	cmp	r3, #5
 80058e2:	dde7      	ble.n	80058b4 <VL53L0X_DataInit+0x180>
 80058e4:	e000      	b.n	80058e8 <VL53L0X_DataInit+0x1b4>
		else
			break;
 80058e6:	bf00      	nop

	}

	/* Disable the following checks */
	if (Status == VL53L0X_ERROR_NONE)
 80058e8:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 80058ec:	2b00      	cmp	r3, #0
 80058ee:	d107      	bne.n	8005900 <VL53L0X_DataInit+0x1cc>
		Status = VL53L0X_SetLimitCheckEnable(Dev,
 80058f0:	2200      	movs	r2, #0
 80058f2:	2102      	movs	r1, #2
 80058f4:	6878      	ldr	r0, [r7, #4]
 80058f6:	f000 fd6b 	bl	80063d0 <VL53L0X_SetLimitCheckEnable>
 80058fa:	4603      	mov	r3, r0
 80058fc:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP, 0);

	if (Status == VL53L0X_ERROR_NONE)
 8005900:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8005904:	2b00      	cmp	r3, #0
 8005906:	d107      	bne.n	8005918 <VL53L0X_DataInit+0x1e4>
		Status = VL53L0X_SetLimitCheckEnable(Dev,
 8005908:	2200      	movs	r2, #0
 800590a:	2103      	movs	r1, #3
 800590c:	6878      	ldr	r0, [r7, #4]
 800590e:	f000 fd5f 	bl	80063d0 <VL53L0X_SetLimitCheckEnable>
 8005912:	4603      	mov	r3, r0
 8005914:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD, 0);

	if (Status == VL53L0X_ERROR_NONE)
 8005918:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800591c:	2b00      	cmp	r3, #0
 800591e:	d107      	bne.n	8005930 <VL53L0X_DataInit+0x1fc>
		Status = VL53L0X_SetLimitCheckEnable(Dev,
 8005920:	2200      	movs	r2, #0
 8005922:	2104      	movs	r1, #4
 8005924:	6878      	ldr	r0, [r7, #4]
 8005926:	f000 fd53 	bl	80063d0 <VL53L0X_SetLimitCheckEnable>
 800592a:	4603      	mov	r3, r0
 800592c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_CHECKENABLE_SIGNAL_RATE_MSRC, 0);

	if (Status == VL53L0X_ERROR_NONE)
 8005930:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8005934:	2b00      	cmp	r3, #0
 8005936:	d107      	bne.n	8005948 <VL53L0X_DataInit+0x214>
		Status = VL53L0X_SetLimitCheckEnable(Dev,
 8005938:	2200      	movs	r2, #0
 800593a:	2105      	movs	r1, #5
 800593c:	6878      	ldr	r0, [r7, #4]
 800593e:	f000 fd47 	bl	80063d0 <VL53L0X_SetLimitCheckEnable>
 8005942:	4603      	mov	r3, r0
 8005944:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_CHECKENABLE_SIGNAL_RATE_PRE_RANGE, 0);

	/* Limit default values */
	if (Status == VL53L0X_ERROR_NONE) {
 8005948:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800594c:	2b00      	cmp	r3, #0
 800594e:	d108      	bne.n	8005962 <VL53L0X_DataInit+0x22e>
		Status = VL53L0X_SetLimitCheckValue(Dev,
 8005950:	f44f 1290 	mov.w	r2, #1179648	; 0x120000
 8005954:	2100      	movs	r1, #0
 8005956:	6878      	ldr	r0, [r7, #4]
 8005958:	f000 fdea 	bl	8006530 <VL53L0X_SetLimitCheckValue>
 800595c:	4603      	mov	r3, r0
 800595e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
				(FixPoint1616_t)(18 * 65536));
	}
	if (Status == VL53L0X_ERROR_NONE) {
 8005962:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8005966:	2b00      	cmp	r3, #0
 8005968:	d108      	bne.n	800597c <VL53L0X_DataInit+0x248>
		Status = VL53L0X_SetLimitCheckValue(Dev,
 800596a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800596e:	2101      	movs	r1, #1
 8005970:	6878      	ldr	r0, [r7, #4]
 8005972:	f000 fddd 	bl	8006530 <VL53L0X_SetLimitCheckValue>
 8005976:	4603      	mov	r3, r0
 8005978:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE,
				(FixPoint1616_t)(25 * 65536 / 100));
				/* 0.25 * 65536 */
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800597c:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8005980:	2b00      	cmp	r3, #0
 8005982:	d108      	bne.n	8005996 <VL53L0X_DataInit+0x262>
		Status = VL53L0X_SetLimitCheckValue(Dev,
 8005984:	f44f 120c 	mov.w	r2, #2293760	; 0x230000
 8005988:	2102      	movs	r1, #2
 800598a:	6878      	ldr	r0, [r7, #4]
 800598c:	f000 fdd0 	bl	8006530 <VL53L0X_SetLimitCheckValue>
 8005990:	4603      	mov	r3, r0
 8005992:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				(FixPoint1616_t)(35 * 65536));
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8005996:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800599a:	2b00      	cmp	r3, #0
 800599c:	d107      	bne.n	80059ae <VL53L0X_DataInit+0x27a>
		Status = VL53L0X_SetLimitCheckValue(Dev,
 800599e:	2200      	movs	r2, #0
 80059a0:	2103      	movs	r1, #3
 80059a2:	6878      	ldr	r0, [r7, #4]
 80059a4:	f000 fdc4 	bl	8006530 <VL53L0X_SetLimitCheckValue>
 80059a8:	4603      	mov	r3, r0
 80059aa:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				(FixPoint1616_t)(0 * 65536));
	}

	if (Status == VL53L0X_ERROR_NONE) {
 80059ae:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 80059b2:	2b00      	cmp	r3, #0
 80059b4:	d10f      	bne.n	80059d6 <VL53L0X_DataInit+0x2a2>

		PALDevDataSet(Dev, SequenceConfig, 0xFF);
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	22ff      	movs	r2, #255	; 0xff
 80059ba:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 80059be:	22ff      	movs	r2, #255	; 0xff
 80059c0:	2101      	movs	r1, #1
 80059c2:	6878      	ldr	r0, [r7, #4]
 80059c4:	f004 fec8 	bl	800a758 <VL53L0X_WrByte>
 80059c8:	4603      	mov	r3, r0
 80059ca:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			0xFF);

		/* Set PAL state to tell that we are waiting for call to
		 * VL53L0X_StaticInit */
		PALDevDataSet(Dev, PalState, VL53L0X_STATE_WAIT_STATICINIT);
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	2201      	movs	r2, #1
 80059d2:	f883 2132 	strb.w	r2, [r3, #306]	; 0x132
	}

	if (Status == VL53L0X_ERROR_NONE)
 80059d6:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 80059da:	2b00      	cmp	r3, #0
 80059dc:	d103      	bne.n	80059e6 <VL53L0X_DataInit+0x2b2>
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, RefSpadsInitialised, 0);
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	2200      	movs	r2, #0
 80059e2:	f883 2115 	strb.w	r2, [r3, #277]	; 0x115


	LOG_FUNCTION_END(Status);
	return Status;
 80059e6:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
}
 80059ea:	4618      	mov	r0, r3
 80059ec:	3758      	adds	r7, #88	; 0x58
 80059ee:	46bd      	mov	sp, r7
 80059f0:	bdb0      	pop	{r4, r5, r7, pc}
 80059f2:	bf00      	nop
 80059f4:	00016b85 	.word	0x00016b85
 80059f8:	000970a4 	.word	0x000970a4

080059fc <VL53L0X_StaticInit>:
	LOG_FUNCTION_END(Status);
	return Status;
}

VL53L0X_Error VL53L0X_StaticInit(VL53L0X_DEV Dev)
{
 80059fc:	b5b0      	push	{r4, r5, r7, lr}
 80059fe:	b09e      	sub	sp, #120	; 0x78
 8005a00:	af02      	add	r7, sp, #8
 8005a02:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8005a04:	2300      	movs	r3, #0
 8005a06:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	VL53L0X_DeviceParameters_t CurrentParameters = {0};
 8005a0a:	f107 031c 	add.w	r3, r7, #28
 8005a0e:	2240      	movs	r2, #64	; 0x40
 8005a10:	2100      	movs	r1, #0
 8005a12:	4618      	mov	r0, r3
 8005a14:	f00a fdad 	bl	8010572 <memset>
	uint8_t *pTuningSettingBuffer;
	uint16_t tempword = 0;
 8005a18:	2300      	movs	r3, #0
 8005a1a:	837b      	strh	r3, [r7, #26]
	uint8_t tempbyte = 0;
 8005a1c:	2300      	movs	r3, #0
 8005a1e:	767b      	strb	r3, [r7, #25]
	uint8_t UseInternalTuningSettings = 0;
 8005a20:	2300      	movs	r3, #0
 8005a22:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
	uint32_t count = 0;
 8005a26:	2300      	movs	r3, #0
 8005a28:	663b      	str	r3, [r7, #96]	; 0x60
	uint8_t isApertureSpads = 0;
 8005a2a:	2300      	movs	r3, #0
 8005a2c:	763b      	strb	r3, [r7, #24]
	uint32_t refSpadCount = 0;
 8005a2e:	2300      	movs	r3, #0
 8005a30:	617b      	str	r3, [r7, #20]
	uint8_t ApertureSpads = 0;
 8005a32:	2300      	movs	r3, #0
 8005a34:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	uint8_t vcselPulsePeriodPCLK;
	uint32_t seqTimeoutMicroSecs;

	LOG_FUNCTION_START("");

	Status = VL53L0X_get_info_from_device(Dev, 1);
 8005a38:	2101      	movs	r1, #1
 8005a3a:	6878      	ldr	r0, [r7, #4]
 8005a3c:	f002 fac5 	bl	8007fca <VL53L0X_get_info_from_device>
 8005a40:	4603      	mov	r3, r0
 8005a42:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f

	/* set the ref spad from NVM */
	count	= (uint32_t)VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	f893 3113 	ldrb.w	r3, [r3, #275]	; 0x113
 8005a4c:	663b      	str	r3, [r7, #96]	; 0x60
		ReferenceSpadCount);
	ApertureSpads = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	f893 3114 	ldrb.w	r3, [r3, #276]	; 0x114
 8005a54:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		ReferenceSpadType);

	/* NVM value invalid */
	if ((ApertureSpads > 1) ||
 8005a58:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8005a5c:	2b01      	cmp	r3, #1
 8005a5e:	d80d      	bhi.n	8005a7c <VL53L0X_StaticInit+0x80>
 8005a60:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8005a64:	2b01      	cmp	r3, #1
 8005a66:	d102      	bne.n	8005a6e <VL53L0X_StaticInit+0x72>
		((ApertureSpads == 1) && (count > 32)) ||
 8005a68:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005a6a:	2b20      	cmp	r3, #32
 8005a6c:	d806      	bhi.n	8005a7c <VL53L0X_StaticInit+0x80>
 8005a6e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8005a72:	2b00      	cmp	r3, #0
 8005a74:	d10e      	bne.n	8005a94 <VL53L0X_StaticInit+0x98>
		((ApertureSpads == 0) && (count > 12)))
 8005a76:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005a78:	2b0c      	cmp	r3, #12
 8005a7a:	d90b      	bls.n	8005a94 <VL53L0X_StaticInit+0x98>
		Status = VL53L0X_perform_ref_spad_management(Dev, &refSpadCount,
 8005a7c:	f107 0218 	add.w	r2, r7, #24
 8005a80:	f107 0314 	add.w	r3, r7, #20
 8005a84:	4619      	mov	r1, r3
 8005a86:	6878      	ldr	r0, [r7, #4]
 8005a88:	f001 fd44 	bl	8007514 <VL53L0X_perform_ref_spad_management>
 8005a8c:	4603      	mov	r3, r0
 8005a8e:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
 8005a92:	e009      	b.n	8005aa8 <VL53L0X_StaticInit+0xac>
			&isApertureSpads);
	else
		Status = VL53L0X_set_reference_spads(Dev, count, ApertureSpads);
 8005a94:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8005a98:	461a      	mov	r2, r3
 8005a9a:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8005a9c:	6878      	ldr	r0, [r7, #4]
 8005a9e:	f001 ff45 	bl	800792c <VL53L0X_set_reference_spads>
 8005aa2:	4603      	mov	r3, r0
 8005aa4:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f


	/* Initialize tuning settings buffer to prevent compiler warning. */
	pTuningSettingBuffer = DefaultTuningSettings;
 8005aa8:	4b94      	ldr	r3, [pc, #592]	; (8005cfc <VL53L0X_StaticInit+0x300>)
 8005aaa:	66bb      	str	r3, [r7, #104]	; 0x68

	if (Status == VL53L0X_ERROR_NONE) {
 8005aac:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8005ab0:	2b00      	cmp	r3, #0
 8005ab2:	d10f      	bne.n	8005ad4 <VL53L0X_StaticInit+0xd8>
		UseInternalTuningSettings = PALDevDataGet(Dev,
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	f893 3150 	ldrb.w	r3, [r3, #336]	; 0x150
 8005aba:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
			UseInternalTuningSettings);

		if (UseInternalTuningSettings == 0)
 8005abe:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8005ac2:	2b00      	cmp	r3, #0
 8005ac4:	d104      	bne.n	8005ad0 <VL53L0X_StaticInit+0xd4>
			pTuningSettingBuffer = PALDevDataGet(Dev,
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	f8d3 314c 	ldr.w	r3, [r3, #332]	; 0x14c
 8005acc:	66bb      	str	r3, [r7, #104]	; 0x68
 8005ace:	e001      	b.n	8005ad4 <VL53L0X_StaticInit+0xd8>
				pTuningSettingsPointer);
		else
			pTuningSettingBuffer = DefaultTuningSettings;
 8005ad0:	4b8a      	ldr	r3, [pc, #552]	; (8005cfc <VL53L0X_StaticInit+0x300>)
 8005ad2:	66bb      	str	r3, [r7, #104]	; 0x68

	}

	if (Status == VL53L0X_ERROR_NONE)
 8005ad4:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8005ad8:	2b00      	cmp	r3, #0
 8005ada:	d106      	bne.n	8005aea <VL53L0X_StaticInit+0xee>
		Status = VL53L0X_load_tuning_settings(Dev, pTuningSettingBuffer);
 8005adc:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8005ade:	6878      	ldr	r0, [r7, #4]
 8005ae0:	f003 fe16 	bl	8009710 <VL53L0X_load_tuning_settings>
 8005ae4:	4603      	mov	r3, r0
 8005ae6:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f


	/* Set interrupt config to new sample ready */
	if (Status == VL53L0X_ERROR_NONE) {
 8005aea:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8005aee:	2b00      	cmp	r3, #0
 8005af0:	d10a      	bne.n	8005b08 <VL53L0X_StaticInit+0x10c>
		Status = VL53L0X_SetGpioConfig(Dev, 0, 0,
 8005af2:	2300      	movs	r3, #0
 8005af4:	9300      	str	r3, [sp, #0]
 8005af6:	2304      	movs	r3, #4
 8005af8:	2200      	movs	r2, #0
 8005afa:	2100      	movs	r1, #0
 8005afc:	6878      	ldr	r0, [r7, #4]
 8005afe:	f001 f93f 	bl	8006d80 <VL53L0X_SetGpioConfig>
 8005b02:	4603      	mov	r3, r0
 8005b04:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
		VL53L0X_REG_SYSTEM_INTERRUPT_GPIO_NEW_SAMPLE_READY,
		VL53L0X_INTERRUPTPOLARITY_LOW);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8005b08:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8005b0c:	2b00      	cmp	r3, #0
 8005b0e:	d121      	bne.n	8005b54 <VL53L0X_StaticInit+0x158>
		Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8005b10:	2201      	movs	r2, #1
 8005b12:	21ff      	movs	r1, #255	; 0xff
 8005b14:	6878      	ldr	r0, [r7, #4]
 8005b16:	f004 fe1f 	bl	800a758 <VL53L0X_WrByte>
 8005b1a:	4603      	mov	r3, r0
 8005b1c:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
		Status |= VL53L0X_RdWord(Dev, 0x84, &tempword);
 8005b20:	f107 031a 	add.w	r3, r7, #26
 8005b24:	461a      	mov	r2, r3
 8005b26:	2184      	movs	r1, #132	; 0x84
 8005b28:	6878      	ldr	r0, [r7, #4]
 8005b2a:	f004 fed6 	bl	800a8da <VL53L0X_RdWord>
 8005b2e:	4603      	mov	r3, r0
 8005b30:	461a      	mov	r2, r3
 8005b32:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8005b36:	4313      	orrs	r3, r2
 8005b38:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8005b3c:	2200      	movs	r2, #0
 8005b3e:	21ff      	movs	r1, #255	; 0xff
 8005b40:	6878      	ldr	r0, [r7, #4]
 8005b42:	f004 fe09 	bl	800a758 <VL53L0X_WrByte>
 8005b46:	4603      	mov	r3, r0
 8005b48:	461a      	mov	r2, r3
 8005b4a:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8005b4e:	4313      	orrs	r3, r2
 8005b50:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8005b54:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8005b58:	2b00      	cmp	r3, #0
 8005b5a:	d105      	bne.n	8005b68 <VL53L0X_StaticInit+0x16c>
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, OscFrequencyMHz,
 8005b5c:	8b7b      	ldrh	r3, [r7, #26]
 8005b5e:	011b      	lsls	r3, r3, #4
 8005b60:	461a      	mov	r2, r3
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
			VL53L0X_FIXPOINT412TOFIXPOINT1616(tempword));
	}

	/* After static init, some device parameters may be changed,
	 * so update them */
	if (Status == VL53L0X_ERROR_NONE)
 8005b68:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8005b6c:	2b00      	cmp	r3, #0
 8005b6e:	d108      	bne.n	8005b82 <VL53L0X_StaticInit+0x186>
		Status = VL53L0X_GetDeviceParameters(Dev, &CurrentParameters);
 8005b70:	f107 031c 	add.w	r3, r7, #28
 8005b74:	4619      	mov	r1, r3
 8005b76:	6878      	ldr	r0, [r7, #4]
 8005b78:	f000 f8d0 	bl	8005d1c <VL53L0X_GetDeviceParameters>
 8005b7c:	4603      	mov	r3, r0
 8005b7e:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f


	if (Status == VL53L0X_ERROR_NONE) {
 8005b82:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8005b86:	2b00      	cmp	r3, #0
 8005b88:	d110      	bne.n	8005bac <VL53L0X_StaticInit+0x1b0>
		Status = VL53L0X_GetFractionEnable(Dev, &tempbyte);
 8005b8a:	f107 0319 	add.w	r3, r7, #25
 8005b8e:	4619      	mov	r1, r3
 8005b90:	6878      	ldr	r0, [r7, #4]
 8005b92:	f000 f9ae 	bl	8005ef2 <VL53L0X_GetFractionEnable>
 8005b96:	4603      	mov	r3, r0
 8005b98:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
		if (Status == VL53L0X_ERROR_NONE)
 8005b9c:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8005ba0:	2b00      	cmp	r3, #0
 8005ba2:	d103      	bne.n	8005bac <VL53L0X_StaticInit+0x1b0>
			PALDevDataSet(Dev, RangeFractionalEnable, tempbyte);
 8005ba4:	7e7a      	ldrb	r2, [r7, #25]
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	f883 2131 	strb.w	r2, [r3, #305]	; 0x131

	}

	if (Status == VL53L0X_ERROR_NONE)
 8005bac:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8005bb0:	2b00      	cmp	r3, #0
 8005bb2:	d10e      	bne.n	8005bd2 <VL53L0X_StaticInit+0x1d6>
		PALDevDataSet(Dev, CurrentParameters, CurrentParameters);
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	f103 0410 	add.w	r4, r3, #16
 8005bba:	f107 051c 	add.w	r5, r7, #28
 8005bbe:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8005bc0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8005bc2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8005bc4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8005bc6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8005bc8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8005bca:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8005bce:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}


	/* read the sequence config and save it */
	if (Status == VL53L0X_ERROR_NONE) {
 8005bd2:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8005bd6:	2b00      	cmp	r3, #0
 8005bd8:	d111      	bne.n	8005bfe <VL53L0X_StaticInit+0x202>
		Status = VL53L0X_RdByte(Dev,
 8005bda:	f107 0319 	add.w	r3, r7, #25
 8005bde:	461a      	mov	r2, r3
 8005be0:	2101      	movs	r1, #1
 8005be2:	6878      	ldr	r0, [r7, #4]
 8005be4:	f004 fe58 	bl	800a898 <VL53L0X_RdByte>
 8005be8:	4603      	mov	r3, r0
 8005bea:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
		VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, &tempbyte);
		if (Status == VL53L0X_ERROR_NONE)
 8005bee:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8005bf2:	2b00      	cmp	r3, #0
 8005bf4:	d103      	bne.n	8005bfe <VL53L0X_StaticInit+0x202>
			PALDevDataSet(Dev, SequenceConfig, tempbyte);
 8005bf6:	7e7a      	ldrb	r2, [r7, #25]
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130

	}

	/* Disable MSRC and TCC by default */
	if (Status == VL53L0X_ERROR_NONE)
 8005bfe:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8005c02:	2b00      	cmp	r3, #0
 8005c04:	d107      	bne.n	8005c16 <VL53L0X_StaticInit+0x21a>
		Status = VL53L0X_SetSequenceStepEnable(Dev,
 8005c06:	2200      	movs	r2, #0
 8005c08:	2100      	movs	r1, #0
 8005c0a:	6878      	ldr	r0, [r7, #4]
 8005c0c:	f000 f9e6 	bl	8005fdc <VL53L0X_SetSequenceStepEnable>
 8005c10:	4603      	mov	r3, r0
 8005c12:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
					VL53L0X_SEQUENCESTEP_TCC, 0);


	if (Status == VL53L0X_ERROR_NONE)
 8005c16:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8005c1a:	2b00      	cmp	r3, #0
 8005c1c:	d107      	bne.n	8005c2e <VL53L0X_StaticInit+0x232>
		Status = VL53L0X_SetSequenceStepEnable(Dev,
 8005c1e:	2200      	movs	r2, #0
 8005c20:	2102      	movs	r1, #2
 8005c22:	6878      	ldr	r0, [r7, #4]
 8005c24:	f000 f9da 	bl	8005fdc <VL53L0X_SetSequenceStepEnable>
 8005c28:	4603      	mov	r3, r0
 8005c2a:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
		VL53L0X_SEQUENCESTEP_MSRC, 0);


	/* Set PAL State to standby */
	if (Status == VL53L0X_ERROR_NONE)
 8005c2e:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8005c32:	2b00      	cmp	r3, #0
 8005c34:	d103      	bne.n	8005c3e <VL53L0X_StaticInit+0x242>
		PALDevDataSet(Dev, PalState, VL53L0X_STATE_IDLE);
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	2203      	movs	r2, #3
 8005c3a:	f883 2132 	strb.w	r2, [r3, #306]	; 0x132



	/* Store pre-range vcsel period */
	if (Status == VL53L0X_ERROR_NONE) {
 8005c3e:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8005c42:	2b00      	cmp	r3, #0
 8005c44:	d109      	bne.n	8005c5a <VL53L0X_StaticInit+0x25e>
		Status = VL53L0X_GetVcselPulsePeriod(
 8005c46:	f107 0313 	add.w	r3, r7, #19
 8005c4a:	461a      	mov	r2, r3
 8005c4c:	2100      	movs	r1, #0
 8005c4e:	6878      	ldr	r0, [r7, #4]
 8005c50:	f000 f9ac 	bl	8005fac <VL53L0X_GetVcselPulsePeriod>
 8005c54:	4603      	mov	r3, r0
 8005c56:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
			Dev,
			VL53L0X_VCSEL_PERIOD_PRE_RANGE,
			&vcselPulsePeriodPCLK);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8005c5a:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8005c5e:	2b00      	cmp	r3, #0
 8005c60:	d103      	bne.n	8005c6a <VL53L0X_StaticInit+0x26e>
			VL53L0X_SETDEVICESPECIFICPARAMETER(
 8005c62:	7cfa      	ldrb	r2, [r7, #19]
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	f883 20e8 	strb.w	r2, [r3, #232]	; 0xe8
				PreRangeVcselPulsePeriod,
				vcselPulsePeriodPCLK);
	}

	/* Store final-range vcsel period */
	if (Status == VL53L0X_ERROR_NONE) {
 8005c6a:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8005c6e:	2b00      	cmp	r3, #0
 8005c70:	d109      	bne.n	8005c86 <VL53L0X_StaticInit+0x28a>
		Status = VL53L0X_GetVcselPulsePeriod(
 8005c72:	f107 0313 	add.w	r3, r7, #19
 8005c76:	461a      	mov	r2, r3
 8005c78:	2101      	movs	r1, #1
 8005c7a:	6878      	ldr	r0, [r7, #4]
 8005c7c:	f000 f996 	bl	8005fac <VL53L0X_GetVcselPulsePeriod>
 8005c80:	4603      	mov	r3, r0
 8005c82:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
			Dev,
			VL53L0X_VCSEL_PERIOD_FINAL_RANGE,
			&vcselPulsePeriodPCLK);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8005c86:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8005c8a:	2b00      	cmp	r3, #0
 8005c8c:	d103      	bne.n	8005c96 <VL53L0X_StaticInit+0x29a>
			VL53L0X_SETDEVICESPECIFICPARAMETER(
 8005c8e:	7cfa      	ldrb	r2, [r7, #19]
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	f883 20e0 	strb.w	r2, [r3, #224]	; 0xe0
				FinalRangeVcselPulsePeriod,
				vcselPulsePeriodPCLK);
	}

	/* Store pre-range timeout */
	if (Status == VL53L0X_ERROR_NONE) {
 8005c96:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8005c9a:	2b00      	cmp	r3, #0
 8005c9c:	d109      	bne.n	8005cb2 <VL53L0X_StaticInit+0x2b6>
		Status = get_sequence_step_timeout(
 8005c9e:	f107 030c 	add.w	r3, r7, #12
 8005ca2:	461a      	mov	r2, r3
 8005ca4:	2103      	movs	r1, #3
 8005ca6:	6878      	ldr	r0, [r7, #4]
 8005ca8:	f002 ff10 	bl	8008acc <get_sequence_step_timeout>
 8005cac:	4603      	mov	r3, r0
 8005cae:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
			Dev,
			VL53L0X_SEQUENCESTEP_PRE_RANGE,
			&seqTimeoutMicroSecs);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8005cb2:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8005cb6:	2b00      	cmp	r3, #0
 8005cb8:	d103      	bne.n	8005cc2 <VL53L0X_StaticInit+0x2c6>
		VL53L0X_SETDEVICESPECIFICPARAMETER(
 8005cba:	68fa      	ldr	r2, [r7, #12]
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
			PreRangeTimeoutMicroSecs,
			seqTimeoutMicroSecs);
	}

	/* Store final-range timeout */
	if (Status == VL53L0X_ERROR_NONE) {
 8005cc2:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8005cc6:	2b00      	cmp	r3, #0
 8005cc8:	d109      	bne.n	8005cde <VL53L0X_StaticInit+0x2e2>
		Status = get_sequence_step_timeout(
 8005cca:	f107 030c 	add.w	r3, r7, #12
 8005cce:	461a      	mov	r2, r3
 8005cd0:	2104      	movs	r1, #4
 8005cd2:	6878      	ldr	r0, [r7, #4]
 8005cd4:	f002 fefa 	bl	8008acc <get_sequence_step_timeout>
 8005cd8:	4603      	mov	r3, r0
 8005cda:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
			Dev,
			VL53L0X_SEQUENCESTEP_FINAL_RANGE,
			&seqTimeoutMicroSecs);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8005cde:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8005ce2:	2b00      	cmp	r3, #0
 8005ce4:	d103      	bne.n	8005cee <VL53L0X_StaticInit+0x2f2>
		VL53L0X_SETDEVICESPECIFICPARAMETER(
 8005ce6:	68fa      	ldr	r2, [r7, #12]
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc
			FinalRangeTimeoutMicroSecs,
			seqTimeoutMicroSecs);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8005cee:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
}
 8005cf2:	4618      	mov	r0, r3
 8005cf4:	3770      	adds	r7, #112	; 0x70
 8005cf6:	46bd      	mov	sp, r7
 8005cf8:	bdb0      	pop	{r4, r5, r7, pc}
 8005cfa:	bf00      	nop
 8005cfc:	20000018 	.word	0x20000018

08005d00 <VL53L0X_WaitDeviceBooted>:

VL53L0X_Error VL53L0X_WaitDeviceBooted(VL53L0X_DEV Dev)
{
 8005d00:	b480      	push	{r7}
 8005d02:	b085      	sub	sp, #20
 8005d04:	af00      	add	r7, sp, #0
 8005d06:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NOT_IMPLEMENTED;
 8005d08:	239d      	movs	r3, #157	; 0x9d
 8005d0a:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	/* not implemented on VL53L0X */

	LOG_FUNCTION_END(Status);
	return Status;
 8005d0c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8005d10:	4618      	mov	r0, r3
 8005d12:	3714      	adds	r7, #20
 8005d14:	46bd      	mov	sp, r7
 8005d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d1a:	4770      	bx	lr

08005d1c <VL53L0X_GetDeviceParameters>:
	return Status;
}

VL53L0X_Error VL53L0X_GetDeviceParameters(VL53L0X_DEV Dev,
	VL53L0X_DeviceParameters_t *pDeviceParameters)
{
 8005d1c:	b580      	push	{r7, lr}
 8005d1e:	b084      	sub	sp, #16
 8005d20:	af00      	add	r7, sp, #0
 8005d22:	6078      	str	r0, [r7, #4]
 8005d24:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8005d26:	2300      	movs	r3, #0
 8005d28:	73fb      	strb	r3, [r7, #15]
	int i;

	LOG_FUNCTION_START("");

	Status = VL53L0X_GetDeviceMode(Dev, &(pDeviceParameters->DeviceMode));
 8005d2a:	683b      	ldr	r3, [r7, #0]
 8005d2c:	4619      	mov	r1, r3
 8005d2e:	6878      	ldr	r0, [r7, #4]
 8005d30:	f000 f8cc 	bl	8005ecc <VL53L0X_GetDeviceMode>
 8005d34:	4603      	mov	r3, r0
 8005d36:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 8005d38:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005d3c:	2b00      	cmp	r3, #0
 8005d3e:	d107      	bne.n	8005d50 <VL53L0X_GetDeviceParameters+0x34>
		Status = VL53L0X_GetInterMeasurementPeriodMilliSeconds(Dev,
 8005d40:	683b      	ldr	r3, [r7, #0]
 8005d42:	3308      	adds	r3, #8
 8005d44:	4619      	mov	r1, r3
 8005d46:	6878      	ldr	r0, [r7, #4]
 8005d48:	f000 fac6 	bl	80062d8 <VL53L0X_GetInterMeasurementPeriodMilliSeconds>
 8005d4c:	4603      	mov	r3, r0
 8005d4e:	73fb      	strb	r3, [r7, #15]
		&(pDeviceParameters->InterMeasurementPeriodMilliSeconds));


	if (Status == VL53L0X_ERROR_NONE)
 8005d50:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005d54:	2b00      	cmp	r3, #0
 8005d56:	d102      	bne.n	8005d5e <VL53L0X_GetDeviceParameters+0x42>
		pDeviceParameters->XTalkCompensationEnable = 0;
 8005d58:	683b      	ldr	r3, [r7, #0]
 8005d5a:	2200      	movs	r2, #0
 8005d5c:	731a      	strb	r2, [r3, #12]

	if (Status == VL53L0X_ERROR_NONE)
 8005d5e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005d62:	2b00      	cmp	r3, #0
 8005d64:	d107      	bne.n	8005d76 <VL53L0X_GetDeviceParameters+0x5a>
		Status = VL53L0X_GetXTalkCompensationRateMegaCps(Dev,
 8005d66:	683b      	ldr	r3, [r7, #0]
 8005d68:	3310      	adds	r3, #16
 8005d6a:	4619      	mov	r1, r3
 8005d6c:	6878      	ldr	r0, [r7, #4]
 8005d6e:	f000 fafc 	bl	800636a <VL53L0X_GetXTalkCompensationRateMegaCps>
 8005d72:	4603      	mov	r3, r0
 8005d74:	73fb      	strb	r3, [r7, #15]
			&(pDeviceParameters->XTalkCompensationRateMegaCps));


	if (Status == VL53L0X_ERROR_NONE)
 8005d76:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005d7a:	2b00      	cmp	r3, #0
 8005d7c:	d107      	bne.n	8005d8e <VL53L0X_GetDeviceParameters+0x72>
		Status = VL53L0X_GetOffsetCalibrationDataMicroMeter(Dev,
 8005d7e:	683b      	ldr	r3, [r7, #0]
 8005d80:	3314      	adds	r3, #20
 8005d82:	4619      	mov	r1, r3
 8005d84:	6878      	ldr	r0, [r7, #4]
 8005d86:	f7ff fcc1 	bl	800570c <VL53L0X_GetOffsetCalibrationDataMicroMeter>
 8005d8a:	4603      	mov	r3, r0
 8005d8c:	73fb      	strb	r3, [r7, #15]
			&(pDeviceParameters->RangeOffsetMicroMeters));


	if (Status == VL53L0X_ERROR_NONE) {
 8005d8e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005d92:	2b00      	cmp	r3, #0
 8005d94:	d134      	bne.n	8005e00 <VL53L0X_GetDeviceParameters+0xe4>
		for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 8005d96:	2300      	movs	r3, #0
 8005d98:	60bb      	str	r3, [r7, #8]
 8005d9a:	e02a      	b.n	8005df2 <VL53L0X_GetDeviceParameters+0xd6>
			/* get first the values, then the enables.
			 * VL53L0X_GetLimitCheckValue will modify the enable
			 * flags
			 */
			if (Status == VL53L0X_ERROR_NONE) {
 8005d9c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005da0:	2b00      	cmp	r3, #0
 8005da2:	d12a      	bne.n	8005dfa <VL53L0X_GetDeviceParameters+0xde>
				Status |= VL53L0X_GetLimitCheckValue(Dev, i,
 8005da4:	68bb      	ldr	r3, [r7, #8]
 8005da6:	b299      	uxth	r1, r3
 8005da8:	68bb      	ldr	r3, [r7, #8]
 8005daa:	3308      	adds	r3, #8
 8005dac:	009b      	lsls	r3, r3, #2
 8005dae:	683a      	ldr	r2, [r7, #0]
 8005db0:	4413      	add	r3, r2
 8005db2:	3304      	adds	r3, #4
 8005db4:	461a      	mov	r2, r3
 8005db6:	6878      	ldr	r0, [r7, #4]
 8005db8:	f000 fc1c 	bl	80065f4 <VL53L0X_GetLimitCheckValue>
 8005dbc:	4603      	mov	r3, r0
 8005dbe:	461a      	mov	r2, r3
 8005dc0:	7bfb      	ldrb	r3, [r7, #15]
 8005dc2:	4313      	orrs	r3, r2
 8005dc4:	73fb      	strb	r3, [r7, #15]
				&(pDeviceParameters->LimitChecksValue[i]));
			} else {
				break;
			}
			if (Status == VL53L0X_ERROR_NONE) {
 8005dc6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005dca:	2b00      	cmp	r3, #0
 8005dcc:	d117      	bne.n	8005dfe <VL53L0X_GetDeviceParameters+0xe2>
				Status |= VL53L0X_GetLimitCheckEnable(Dev, i,
 8005dce:	68bb      	ldr	r3, [r7, #8]
 8005dd0:	b299      	uxth	r1, r3
 8005dd2:	68bb      	ldr	r3, [r7, #8]
 8005dd4:	3318      	adds	r3, #24
 8005dd6:	683a      	ldr	r2, [r7, #0]
 8005dd8:	4413      	add	r3, r2
 8005dda:	461a      	mov	r2, r3
 8005ddc:	6878      	ldr	r0, [r7, #4]
 8005dde:	f000 fb83 	bl	80064e8 <VL53L0X_GetLimitCheckEnable>
 8005de2:	4603      	mov	r3, r0
 8005de4:	461a      	mov	r2, r3
 8005de6:	7bfb      	ldrb	r3, [r7, #15]
 8005de8:	4313      	orrs	r3, r2
 8005dea:	73fb      	strb	r3, [r7, #15]
		for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 8005dec:	68bb      	ldr	r3, [r7, #8]
 8005dee:	3301      	adds	r3, #1
 8005df0:	60bb      	str	r3, [r7, #8]
 8005df2:	68bb      	ldr	r3, [r7, #8]
 8005df4:	2b05      	cmp	r3, #5
 8005df6:	ddd1      	ble.n	8005d9c <VL53L0X_GetDeviceParameters+0x80>
 8005df8:	e002      	b.n	8005e00 <VL53L0X_GetDeviceParameters+0xe4>
				break;
 8005dfa:	bf00      	nop
 8005dfc:	e000      	b.n	8005e00 <VL53L0X_GetDeviceParameters+0xe4>
				&(pDeviceParameters->LimitChecksEnable[i]));
			} else {
				break;
 8005dfe:	bf00      	nop
			}
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8005e00:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005e04:	2b00      	cmp	r3, #0
 8005e06:	d107      	bne.n	8005e18 <VL53L0X_GetDeviceParameters+0xfc>
		Status = VL53L0X_GetWrapAroundCheckEnable(Dev,
 8005e08:	683b      	ldr	r3, [r7, #0]
 8005e0a:	333c      	adds	r3, #60	; 0x3c
 8005e0c:	4619      	mov	r1, r3
 8005e0e:	6878      	ldr	r0, [r7, #4]
 8005e10:	f000 fc7e 	bl	8006710 <VL53L0X_GetWrapAroundCheckEnable>
 8005e14:	4603      	mov	r3, r0
 8005e16:	73fb      	strb	r3, [r7, #15]
			&(pDeviceParameters->WrapAroundCheckEnable));
	}

	/* Need to be done at the end as it uses VCSELPulsePeriod */
	if (Status == VL53L0X_ERROR_NONE) {
 8005e18:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005e1c:	2b00      	cmp	r3, #0
 8005e1e:	d107      	bne.n	8005e30 <VL53L0X_GetDeviceParameters+0x114>
		Status = VL53L0X_GetMeasurementTimingBudgetMicroSeconds(Dev,
 8005e20:	683b      	ldr	r3, [r7, #0]
 8005e22:	3304      	adds	r3, #4
 8005e24:	4619      	mov	r1, r3
 8005e26:	6878      	ldr	r0, [r7, #4]
 8005e28:	f000 f895 	bl	8005f56 <VL53L0X_GetMeasurementTimingBudgetMicroSeconds>
 8005e2c:	4603      	mov	r3, r0
 8005e2e:	73fb      	strb	r3, [r7, #15]
		&(pDeviceParameters->MeasurementTimingBudgetMicroSeconds));
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8005e30:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8005e34:	4618      	mov	r0, r3
 8005e36:	3710      	adds	r7, #16
 8005e38:	46bd      	mov	sp, r7
 8005e3a:	bd80      	pop	{r7, pc}

08005e3c <VL53L0X_SetDeviceMode>:

VL53L0X_Error VL53L0X_SetDeviceMode(VL53L0X_DEV Dev, VL53L0X_DeviceModes DeviceMode)
{
 8005e3c:	b480      	push	{r7}
 8005e3e:	b085      	sub	sp, #20
 8005e40:	af00      	add	r7, sp, #0
 8005e42:	6078      	str	r0, [r7, #4]
 8005e44:	460b      	mov	r3, r1
 8005e46:	70fb      	strb	r3, [r7, #3]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8005e48:	2300      	movs	r3, #0
 8005e4a:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("%d", (int)DeviceMode);

	switch (DeviceMode) {
 8005e4c:	78fb      	ldrb	r3, [r7, #3]
 8005e4e:	2b15      	cmp	r3, #21
 8005e50:	d832      	bhi.n	8005eb8 <VL53L0X_SetDeviceMode+0x7c>
 8005e52:	a201      	add	r2, pc, #4	; (adr r2, 8005e58 <VL53L0X_SetDeviceMode+0x1c>)
 8005e54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005e58:	08005eb1 	.word	0x08005eb1
 8005e5c:	08005eb1 	.word	0x08005eb1
 8005e60:	08005eb9 	.word	0x08005eb9
 8005e64:	08005eb1 	.word	0x08005eb1
 8005e68:	08005eb9 	.word	0x08005eb9
 8005e6c:	08005eb9 	.word	0x08005eb9
 8005e70:	08005eb9 	.word	0x08005eb9
 8005e74:	08005eb9 	.word	0x08005eb9
 8005e78:	08005eb9 	.word	0x08005eb9
 8005e7c:	08005eb9 	.word	0x08005eb9
 8005e80:	08005eb9 	.word	0x08005eb9
 8005e84:	08005eb9 	.word	0x08005eb9
 8005e88:	08005eb9 	.word	0x08005eb9
 8005e8c:	08005eb9 	.word	0x08005eb9
 8005e90:	08005eb9 	.word	0x08005eb9
 8005e94:	08005eb9 	.word	0x08005eb9
 8005e98:	08005eb9 	.word	0x08005eb9
 8005e9c:	08005eb9 	.word	0x08005eb9
 8005ea0:	08005eb9 	.word	0x08005eb9
 8005ea4:	08005eb9 	.word	0x08005eb9
 8005ea8:	08005eb1 	.word	0x08005eb1
 8005eac:	08005eb1 	.word	0x08005eb1
	case VL53L0X_DEVICEMODE_CONTINUOUS_RANGING:
	case VL53L0X_DEVICEMODE_CONTINUOUS_TIMED_RANGING:
	case VL53L0X_DEVICEMODE_GPIO_DRIVE:
	case VL53L0X_DEVICEMODE_GPIO_OSC:
		/* Supported modes */
		VL53L0X_SETPARAMETERFIELD(Dev, DeviceMode, DeviceMode);
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	78fa      	ldrb	r2, [r7, #3]
 8005eb4:	741a      	strb	r2, [r3, #16]
		break;
 8005eb6:	e001      	b.n	8005ebc <VL53L0X_SetDeviceMode+0x80>
	default:
		/* Unsupported mode */
		Status = VL53L0X_ERROR_MODE_NOT_SUPPORTED;
 8005eb8:	23f8      	movs	r3, #248	; 0xf8
 8005eba:	73fb      	strb	r3, [r7, #15]
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8005ebc:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8005ec0:	4618      	mov	r0, r3
 8005ec2:	3714      	adds	r7, #20
 8005ec4:	46bd      	mov	sp, r7
 8005ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eca:	4770      	bx	lr

08005ecc <VL53L0X_GetDeviceMode>:

VL53L0X_Error VL53L0X_GetDeviceMode(VL53L0X_DEV Dev,
	VL53L0X_DeviceModes *pDeviceMode)
{
 8005ecc:	b480      	push	{r7}
 8005ece:	b085      	sub	sp, #20
 8005ed0:	af00      	add	r7, sp, #0
 8005ed2:	6078      	str	r0, [r7, #4]
 8005ed4:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8005ed6:	2300      	movs	r3, #0
 8005ed8:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	VL53L0X_GETPARAMETERFIELD(Dev, DeviceMode, *pDeviceMode);
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	7c1a      	ldrb	r2, [r3, #16]
 8005ede:	683b      	ldr	r3, [r7, #0]
 8005ee0:	701a      	strb	r2, [r3, #0]

	LOG_FUNCTION_END(Status);
	return Status;
 8005ee2:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8005ee6:	4618      	mov	r0, r3
 8005ee8:	3714      	adds	r7, #20
 8005eea:	46bd      	mov	sp, r7
 8005eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ef0:	4770      	bx	lr

08005ef2 <VL53L0X_GetFractionEnable>:
	LOG_FUNCTION_END(Status);
	return Status;
}

VL53L0X_Error VL53L0X_GetFractionEnable(VL53L0X_DEV Dev, uint8_t *pEnabled)
{
 8005ef2:	b580      	push	{r7, lr}
 8005ef4:	b084      	sub	sp, #16
 8005ef6:	af00      	add	r7, sp, #0
 8005ef8:	6078      	str	r0, [r7, #4]
 8005efa:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8005efc:	2300      	movs	r3, #0
 8005efe:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_RANGE_CONFIG, pEnabled);
 8005f00:	683a      	ldr	r2, [r7, #0]
 8005f02:	2109      	movs	r1, #9
 8005f04:	6878      	ldr	r0, [r7, #4]
 8005f06:	f004 fcc7 	bl	800a898 <VL53L0X_RdByte>
 8005f0a:	4603      	mov	r3, r0
 8005f0c:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 8005f0e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005f12:	2b00      	cmp	r3, #0
 8005f14:	d106      	bne.n	8005f24 <VL53L0X_GetFractionEnable+0x32>
		*pEnabled = (*pEnabled & 1);
 8005f16:	683b      	ldr	r3, [r7, #0]
 8005f18:	781b      	ldrb	r3, [r3, #0]
 8005f1a:	f003 0301 	and.w	r3, r3, #1
 8005f1e:	b2da      	uxtb	r2, r3
 8005f20:	683b      	ldr	r3, [r7, #0]
 8005f22:	701a      	strb	r2, [r3, #0]

	LOG_FUNCTION_END(Status);
	return Status;
 8005f24:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8005f28:	4618      	mov	r0, r3
 8005f2a:	3710      	adds	r7, #16
 8005f2c:	46bd      	mov	sp, r7
 8005f2e:	bd80      	pop	{r7, pc}

08005f30 <VL53L0X_SetMeasurementTimingBudgetMicroSeconds>:
	return Status;
}

VL53L0X_Error VL53L0X_SetMeasurementTimingBudgetMicroSeconds(VL53L0X_DEV Dev,
	uint32_t MeasurementTimingBudgetMicroSeconds)
{
 8005f30:	b580      	push	{r7, lr}
 8005f32:	b084      	sub	sp, #16
 8005f34:	af00      	add	r7, sp, #0
 8005f36:	6078      	str	r0, [r7, #4]
 8005f38:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8005f3a:	2300      	movs	r3, #0
 8005f3c:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	Status = VL53L0X_set_measurement_timing_budget_micro_seconds(Dev,
 8005f3e:	6839      	ldr	r1, [r7, #0]
 8005f40:	6878      	ldr	r0, [r7, #4]
 8005f42:	f003 fa54 	bl	80093ee <VL53L0X_set_measurement_timing_budget_micro_seconds>
 8005f46:	4603      	mov	r3, r0
 8005f48:	73fb      	strb	r3, [r7, #15]
		MeasurementTimingBudgetMicroSeconds);

	LOG_FUNCTION_END(Status);

	return Status;
 8005f4a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8005f4e:	4618      	mov	r0, r3
 8005f50:	3710      	adds	r7, #16
 8005f52:	46bd      	mov	sp, r7
 8005f54:	bd80      	pop	{r7, pc}

08005f56 <VL53L0X_GetMeasurementTimingBudgetMicroSeconds>:

VL53L0X_Error VL53L0X_GetMeasurementTimingBudgetMicroSeconds(VL53L0X_DEV Dev,
	uint32_t *pMeasurementTimingBudgetMicroSeconds)
{
 8005f56:	b580      	push	{r7, lr}
 8005f58:	b084      	sub	sp, #16
 8005f5a:	af00      	add	r7, sp, #0
 8005f5c:	6078      	str	r0, [r7, #4]
 8005f5e:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8005f60:	2300      	movs	r3, #0
 8005f62:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	Status = VL53L0X_get_measurement_timing_budget_micro_seconds(Dev,
 8005f64:	6839      	ldr	r1, [r7, #0]
 8005f66:	6878      	ldr	r0, [r7, #4]
 8005f68:	f003 fb21 	bl	80095ae <VL53L0X_get_measurement_timing_budget_micro_seconds>
 8005f6c:	4603      	mov	r3, r0
 8005f6e:	73fb      	strb	r3, [r7, #15]
		pMeasurementTimingBudgetMicroSeconds);

	LOG_FUNCTION_END(Status);
	return Status;
 8005f70:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8005f74:	4618      	mov	r0, r3
 8005f76:	3710      	adds	r7, #16
 8005f78:	46bd      	mov	sp, r7
 8005f7a:	bd80      	pop	{r7, pc}

08005f7c <VL53L0X_SetVcselPulsePeriod>:

VL53L0X_Error VL53L0X_SetVcselPulsePeriod(VL53L0X_DEV Dev,
	VL53L0X_VcselPeriod VcselPeriodType, uint8_t VCSELPulsePeriodPCLK)
{
 8005f7c:	b580      	push	{r7, lr}
 8005f7e:	b084      	sub	sp, #16
 8005f80:	af00      	add	r7, sp, #0
 8005f82:	6078      	str	r0, [r7, #4]
 8005f84:	460b      	mov	r3, r1
 8005f86:	70fb      	strb	r3, [r7, #3]
 8005f88:	4613      	mov	r3, r2
 8005f8a:	70bb      	strb	r3, [r7, #2]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8005f8c:	2300      	movs	r3, #0
 8005f8e:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	Status = VL53L0X_set_vcsel_pulse_period(Dev, VcselPeriodType,
 8005f90:	78ba      	ldrb	r2, [r7, #2]
 8005f92:	78fb      	ldrb	r3, [r7, #3]
 8005f94:	4619      	mov	r1, r3
 8005f96:	6878      	ldr	r0, [r7, #4]
 8005f98:	f002 ff6b 	bl	8008e72 <VL53L0X_set_vcsel_pulse_period>
 8005f9c:	4603      	mov	r3, r0
 8005f9e:	73fb      	strb	r3, [r7, #15]
		VCSELPulsePeriodPCLK);

	LOG_FUNCTION_END(Status);
	return Status;
 8005fa0:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8005fa4:	4618      	mov	r0, r3
 8005fa6:	3710      	adds	r7, #16
 8005fa8:	46bd      	mov	sp, r7
 8005faa:	bd80      	pop	{r7, pc}

08005fac <VL53L0X_GetVcselPulsePeriod>:

VL53L0X_Error VL53L0X_GetVcselPulsePeriod(VL53L0X_DEV Dev,
	VL53L0X_VcselPeriod VcselPeriodType, uint8_t *pVCSELPulsePeriodPCLK)
{
 8005fac:	b580      	push	{r7, lr}
 8005fae:	b086      	sub	sp, #24
 8005fb0:	af00      	add	r7, sp, #0
 8005fb2:	60f8      	str	r0, [r7, #12]
 8005fb4:	460b      	mov	r3, r1
 8005fb6:	607a      	str	r2, [r7, #4]
 8005fb8:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8005fba:	2300      	movs	r3, #0
 8005fbc:	75fb      	strb	r3, [r7, #23]
	LOG_FUNCTION_START("");

	Status = VL53L0X_get_vcsel_pulse_period(Dev, VcselPeriodType,
 8005fbe:	7afb      	ldrb	r3, [r7, #11]
 8005fc0:	687a      	ldr	r2, [r7, #4]
 8005fc2:	4619      	mov	r1, r3
 8005fc4:	68f8      	ldr	r0, [r7, #12]
 8005fc6:	f003 f9db 	bl	8009380 <VL53L0X_get_vcsel_pulse_period>
 8005fca:	4603      	mov	r3, r0
 8005fcc:	75fb      	strb	r3, [r7, #23]
		pVCSELPulsePeriodPCLK);

	LOG_FUNCTION_END(Status);
	return Status;
 8005fce:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8005fd2:	4618      	mov	r0, r3
 8005fd4:	3718      	adds	r7, #24
 8005fd6:	46bd      	mov	sp, r7
 8005fd8:	bd80      	pop	{r7, pc}
	...

08005fdc <VL53L0X_SetSequenceStepEnable>:

VL53L0X_Error VL53L0X_SetSequenceStepEnable(VL53L0X_DEV Dev,
	VL53L0X_SequenceStepId SequenceStepId, uint8_t SequenceStepEnabled)
{
 8005fdc:	b580      	push	{r7, lr}
 8005fde:	b086      	sub	sp, #24
 8005fe0:	af00      	add	r7, sp, #0
 8005fe2:	6078      	str	r0, [r7, #4]
 8005fe4:	460b      	mov	r3, r1
 8005fe6:	70fb      	strb	r3, [r7, #3]
 8005fe8:	4613      	mov	r3, r2
 8005fea:	70bb      	strb	r3, [r7, #2]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8005fec:	2300      	movs	r3, #0
 8005fee:	75fb      	strb	r3, [r7, #23]
	uint8_t SequenceConfig = 0;
 8005ff0:	2300      	movs	r3, #0
 8005ff2:	73fb      	strb	r3, [r7, #15]
	uint8_t SequenceConfigNew = 0;
 8005ff4:	2300      	movs	r3, #0
 8005ff6:	75bb      	strb	r3, [r7, #22]
	uint32_t MeasurementTimingBudgetMicroSeconds;
	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 8005ff8:	f107 030f 	add.w	r3, r7, #15
 8005ffc:	461a      	mov	r2, r3
 8005ffe:	2101      	movs	r1, #1
 8006000:	6878      	ldr	r0, [r7, #4]
 8006002:	f004 fc49 	bl	800a898 <VL53L0X_RdByte>
 8006006:	4603      	mov	r3, r0
 8006008:	75fb      	strb	r3, [r7, #23]
		&SequenceConfig);

	SequenceConfigNew = SequenceConfig;
 800600a:	7bfb      	ldrb	r3, [r7, #15]
 800600c:	75bb      	strb	r3, [r7, #22]

	if (Status == VL53L0X_ERROR_NONE) {
 800600e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8006012:	2b00      	cmp	r3, #0
 8006014:	d159      	bne.n	80060ca <VL53L0X_SetSequenceStepEnable+0xee>
		if (SequenceStepEnabled == 1) {
 8006016:	78bb      	ldrb	r3, [r7, #2]
 8006018:	2b01      	cmp	r3, #1
 800601a:	d12b      	bne.n	8006074 <VL53L0X_SetSequenceStepEnable+0x98>

			/* Enable requested sequence step
			 */
			switch (SequenceStepId) {
 800601c:	78fb      	ldrb	r3, [r7, #3]
 800601e:	2b04      	cmp	r3, #4
 8006020:	d825      	bhi.n	800606e <VL53L0X_SetSequenceStepEnable+0x92>
 8006022:	a201      	add	r2, pc, #4	; (adr r2, 8006028 <VL53L0X_SetSequenceStepEnable+0x4c>)
 8006024:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006028:	0800603d 	.word	0x0800603d
 800602c:	08006047 	.word	0x08006047
 8006030:	08006051 	.word	0x08006051
 8006034:	0800605b 	.word	0x0800605b
 8006038:	08006065 	.word	0x08006065
			case VL53L0X_SEQUENCESTEP_TCC:
				SequenceConfigNew |= 0x10;
 800603c:	7dbb      	ldrb	r3, [r7, #22]
 800603e:	f043 0310 	orr.w	r3, r3, #16
 8006042:	75bb      	strb	r3, [r7, #22]
				break;
 8006044:	e041      	b.n	80060ca <VL53L0X_SetSequenceStepEnable+0xee>
			case VL53L0X_SEQUENCESTEP_DSS:
				SequenceConfigNew |= 0x28;
 8006046:	7dbb      	ldrb	r3, [r7, #22]
 8006048:	f043 0328 	orr.w	r3, r3, #40	; 0x28
 800604c:	75bb      	strb	r3, [r7, #22]
				break;
 800604e:	e03c      	b.n	80060ca <VL53L0X_SetSequenceStepEnable+0xee>
			case VL53L0X_SEQUENCESTEP_MSRC:
				SequenceConfigNew |= 0x04;
 8006050:	7dbb      	ldrb	r3, [r7, #22]
 8006052:	f043 0304 	orr.w	r3, r3, #4
 8006056:	75bb      	strb	r3, [r7, #22]
				break;
 8006058:	e037      	b.n	80060ca <VL53L0X_SetSequenceStepEnable+0xee>
			case VL53L0X_SEQUENCESTEP_PRE_RANGE:
				SequenceConfigNew |= 0x40;
 800605a:	7dbb      	ldrb	r3, [r7, #22]
 800605c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006060:	75bb      	strb	r3, [r7, #22]
				break;
 8006062:	e032      	b.n	80060ca <VL53L0X_SetSequenceStepEnable+0xee>
			case VL53L0X_SEQUENCESTEP_FINAL_RANGE:
				SequenceConfigNew |= 0x80;
 8006064:	7dbb      	ldrb	r3, [r7, #22]
 8006066:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800606a:	75bb      	strb	r3, [r7, #22]
				break;
 800606c:	e02d      	b.n	80060ca <VL53L0X_SetSequenceStepEnable+0xee>
			default:
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 800606e:	23fc      	movs	r3, #252	; 0xfc
 8006070:	75fb      	strb	r3, [r7, #23]
 8006072:	e02a      	b.n	80060ca <VL53L0X_SetSequenceStepEnable+0xee>
			}
		} else {
			/* Disable requested sequence step
			 */
			switch (SequenceStepId) {
 8006074:	78fb      	ldrb	r3, [r7, #3]
 8006076:	2b04      	cmp	r3, #4
 8006078:	d825      	bhi.n	80060c6 <VL53L0X_SetSequenceStepEnable+0xea>
 800607a:	a201      	add	r2, pc, #4	; (adr r2, 8006080 <VL53L0X_SetSequenceStepEnable+0xa4>)
 800607c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006080:	08006095 	.word	0x08006095
 8006084:	0800609f 	.word	0x0800609f
 8006088:	080060a9 	.word	0x080060a9
 800608c:	080060b3 	.word	0x080060b3
 8006090:	080060bd 	.word	0x080060bd
			case VL53L0X_SEQUENCESTEP_TCC:
				SequenceConfigNew &= 0xef;
 8006094:	7dbb      	ldrb	r3, [r7, #22]
 8006096:	f023 0310 	bic.w	r3, r3, #16
 800609a:	75bb      	strb	r3, [r7, #22]
				break;
 800609c:	e015      	b.n	80060ca <VL53L0X_SetSequenceStepEnable+0xee>
			case VL53L0X_SEQUENCESTEP_DSS:
				SequenceConfigNew &= 0xd7;
 800609e:	7dbb      	ldrb	r3, [r7, #22]
 80060a0:	f023 0328 	bic.w	r3, r3, #40	; 0x28
 80060a4:	75bb      	strb	r3, [r7, #22]
				break;
 80060a6:	e010      	b.n	80060ca <VL53L0X_SetSequenceStepEnable+0xee>
			case VL53L0X_SEQUENCESTEP_MSRC:
				SequenceConfigNew &= 0xfb;
 80060a8:	7dbb      	ldrb	r3, [r7, #22]
 80060aa:	f023 0304 	bic.w	r3, r3, #4
 80060ae:	75bb      	strb	r3, [r7, #22]
				break;
 80060b0:	e00b      	b.n	80060ca <VL53L0X_SetSequenceStepEnable+0xee>
			case VL53L0X_SEQUENCESTEP_PRE_RANGE:
				SequenceConfigNew &= 0xbf;
 80060b2:	7dbb      	ldrb	r3, [r7, #22]
 80060b4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80060b8:	75bb      	strb	r3, [r7, #22]
				break;
 80060ba:	e006      	b.n	80060ca <VL53L0X_SetSequenceStepEnable+0xee>
			case VL53L0X_SEQUENCESTEP_FINAL_RANGE:
				SequenceConfigNew &= 0x7f;
 80060bc:	7dbb      	ldrb	r3, [r7, #22]
 80060be:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80060c2:	75bb      	strb	r3, [r7, #22]
				break;
 80060c4:	e001      	b.n	80060ca <VL53L0X_SetSequenceStepEnable+0xee>
			default:
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 80060c6:	23fc      	movs	r3, #252	; 0xfc
 80060c8:	75fb      	strb	r3, [r7, #23]
			}
		}
	}

	if (SequenceConfigNew != SequenceConfig) {
 80060ca:	7bfb      	ldrb	r3, [r7, #15]
 80060cc:	7dba      	ldrb	r2, [r7, #22]
 80060ce:	429a      	cmp	r2, r3
 80060d0:	d01e      	beq.n	8006110 <VL53L0X_SetSequenceStepEnable+0x134>
		/* Apply New Setting */
		if (Status == VL53L0X_ERROR_NONE) {
 80060d2:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80060d6:	2b00      	cmp	r3, #0
 80060d8:	d107      	bne.n	80060ea <VL53L0X_SetSequenceStepEnable+0x10e>
			Status = VL53L0X_WrByte(Dev,
 80060da:	7dbb      	ldrb	r3, [r7, #22]
 80060dc:	461a      	mov	r2, r3
 80060de:	2101      	movs	r1, #1
 80060e0:	6878      	ldr	r0, [r7, #4]
 80060e2:	f004 fb39 	bl	800a758 <VL53L0X_WrByte>
 80060e6:	4603      	mov	r3, r0
 80060e8:	75fb      	strb	r3, [r7, #23]
			VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, SequenceConfigNew);
		}
		if (Status == VL53L0X_ERROR_NONE)
 80060ea:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80060ee:	2b00      	cmp	r3, #0
 80060f0:	d103      	bne.n	80060fa <VL53L0X_SetSequenceStepEnable+0x11e>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfigNew);
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	7dba      	ldrb	r2, [r7, #22]
 80060f6:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130


		/* Recalculate timing budget */
		if (Status == VL53L0X_ERROR_NONE) {
 80060fa:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80060fe:	2b00      	cmp	r3, #0
 8006100:	d106      	bne.n	8006110 <VL53L0X_SetSequenceStepEnable+0x134>
			VL53L0X_GETPARAMETERFIELD(Dev,
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	695b      	ldr	r3, [r3, #20]
 8006106:	613b      	str	r3, [r7, #16]
				MeasurementTimingBudgetMicroSeconds,
				MeasurementTimingBudgetMicroSeconds);

			VL53L0X_SetMeasurementTimingBudgetMicroSeconds(Dev,
 8006108:	6939      	ldr	r1, [r7, #16]
 800610a:	6878      	ldr	r0, [r7, #4]
 800610c:	f7ff ff10 	bl	8005f30 <VL53L0X_SetMeasurementTimingBudgetMicroSeconds>
		}
	}

	LOG_FUNCTION_END(Status);

	return Status;
 8006110:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8006114:	4618      	mov	r0, r3
 8006116:	3718      	adds	r7, #24
 8006118:	46bd      	mov	sp, r7
 800611a:	bd80      	pop	{r7, pc}

0800611c <sequence_step_enabled>:

VL53L0X_Error sequence_step_enabled(VL53L0X_DEV Dev,
	VL53L0X_SequenceStepId SequenceStepId, uint8_t SequenceConfig,
	uint8_t *pSequenceStepEnabled)
{
 800611c:	b480      	push	{r7}
 800611e:	b087      	sub	sp, #28
 8006120:	af00      	add	r7, sp, #0
 8006122:	60f8      	str	r0, [r7, #12]
 8006124:	607b      	str	r3, [r7, #4]
 8006126:	460b      	mov	r3, r1
 8006128:	72fb      	strb	r3, [r7, #11]
 800612a:	4613      	mov	r3, r2
 800612c:	72bb      	strb	r3, [r7, #10]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800612e:	2300      	movs	r3, #0
 8006130:	75fb      	strb	r3, [r7, #23]
	*pSequenceStepEnabled = 0;
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	2200      	movs	r2, #0
 8006136:	701a      	strb	r2, [r3, #0]
	LOG_FUNCTION_START("");

	switch (SequenceStepId) {
 8006138:	7afb      	ldrb	r3, [r7, #11]
 800613a:	2b04      	cmp	r3, #4
 800613c:	d836      	bhi.n	80061ac <sequence_step_enabled+0x90>
 800613e:	a201      	add	r2, pc, #4	; (adr r2, 8006144 <sequence_step_enabled+0x28>)
 8006140:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006144:	08006159 	.word	0x08006159
 8006148:	0800616b 	.word	0x0800616b
 800614c:	0800617d 	.word	0x0800617d
 8006150:	0800618f 	.word	0x0800618f
 8006154:	080061a1 	.word	0x080061a1
	case VL53L0X_SEQUENCESTEP_TCC:
		*pSequenceStepEnabled = (SequenceConfig & 0x10) >> 4;
 8006158:	7abb      	ldrb	r3, [r7, #10]
 800615a:	111b      	asrs	r3, r3, #4
 800615c:	b2db      	uxtb	r3, r3
 800615e:	f003 0301 	and.w	r3, r3, #1
 8006162:	b2da      	uxtb	r2, r3
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	701a      	strb	r2, [r3, #0]
		break;
 8006168:	e022      	b.n	80061b0 <sequence_step_enabled+0x94>
	case VL53L0X_SEQUENCESTEP_DSS:
		*pSequenceStepEnabled = (SequenceConfig & 0x08) >> 3;
 800616a:	7abb      	ldrb	r3, [r7, #10]
 800616c:	10db      	asrs	r3, r3, #3
 800616e:	b2db      	uxtb	r3, r3
 8006170:	f003 0301 	and.w	r3, r3, #1
 8006174:	b2da      	uxtb	r2, r3
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	701a      	strb	r2, [r3, #0]
		break;
 800617a:	e019      	b.n	80061b0 <sequence_step_enabled+0x94>
	case VL53L0X_SEQUENCESTEP_MSRC:
		*pSequenceStepEnabled = (SequenceConfig & 0x04) >> 2;
 800617c:	7abb      	ldrb	r3, [r7, #10]
 800617e:	109b      	asrs	r3, r3, #2
 8006180:	b2db      	uxtb	r3, r3
 8006182:	f003 0301 	and.w	r3, r3, #1
 8006186:	b2da      	uxtb	r2, r3
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	701a      	strb	r2, [r3, #0]
		break;
 800618c:	e010      	b.n	80061b0 <sequence_step_enabled+0x94>
	case VL53L0X_SEQUENCESTEP_PRE_RANGE:
		*pSequenceStepEnabled = (SequenceConfig & 0x40) >> 6;
 800618e:	7abb      	ldrb	r3, [r7, #10]
 8006190:	119b      	asrs	r3, r3, #6
 8006192:	b2db      	uxtb	r3, r3
 8006194:	f003 0301 	and.w	r3, r3, #1
 8006198:	b2da      	uxtb	r2, r3
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	701a      	strb	r2, [r3, #0]
		break;
 800619e:	e007      	b.n	80061b0 <sequence_step_enabled+0x94>
	case VL53L0X_SEQUENCESTEP_FINAL_RANGE:
		*pSequenceStepEnabled = (SequenceConfig & 0x80) >> 7;
 80061a0:	7abb      	ldrb	r3, [r7, #10]
 80061a2:	09db      	lsrs	r3, r3, #7
 80061a4:	b2da      	uxtb	r2, r3
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	701a      	strb	r2, [r3, #0]
		break;
 80061aa:	e001      	b.n	80061b0 <sequence_step_enabled+0x94>
	default:
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 80061ac:	23fc      	movs	r3, #252	; 0xfc
 80061ae:	75fb      	strb	r3, [r7, #23]
	}

	LOG_FUNCTION_END(Status);
	return Status;
 80061b0:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80061b4:	4618      	mov	r0, r3
 80061b6:	371c      	adds	r7, #28
 80061b8:	46bd      	mov	sp, r7
 80061ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061be:	4770      	bx	lr

080061c0 <VL53L0X_GetSequenceStepEnables>:
	return Status;
}

VL53L0X_Error VL53L0X_GetSequenceStepEnables(VL53L0X_DEV Dev,
	VL53L0X_SchedulerSequenceSteps_t *pSchedulerSequenceSteps)
{
 80061c0:	b580      	push	{r7, lr}
 80061c2:	b084      	sub	sp, #16
 80061c4:	af00      	add	r7, sp, #0
 80061c6:	6078      	str	r0, [r7, #4]
 80061c8:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80061ca:	2300      	movs	r3, #0
 80061cc:	73fb      	strb	r3, [r7, #15]
	uint8_t SequenceConfig = 0;
 80061ce:	2300      	movs	r3, #0
 80061d0:	73bb      	strb	r3, [r7, #14]
	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 80061d2:	f107 030e 	add.w	r3, r7, #14
 80061d6:	461a      	mov	r2, r3
 80061d8:	2101      	movs	r1, #1
 80061da:	6878      	ldr	r0, [r7, #4]
 80061dc:	f004 fb5c 	bl	800a898 <VL53L0X_RdByte>
 80061e0:	4603      	mov	r3, r0
 80061e2:	73fb      	strb	r3, [r7, #15]
		&SequenceConfig);

	if (Status == VL53L0X_ERROR_NONE) {
 80061e4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80061e8:	2b00      	cmp	r3, #0
 80061ea:	d107      	bne.n	80061fc <VL53L0X_GetSequenceStepEnables+0x3c>
		Status = sequence_step_enabled(Dev,
 80061ec:	7bba      	ldrb	r2, [r7, #14]
 80061ee:	683b      	ldr	r3, [r7, #0]
 80061f0:	2100      	movs	r1, #0
 80061f2:	6878      	ldr	r0, [r7, #4]
 80061f4:	f7ff ff92 	bl	800611c <sequence_step_enabled>
 80061f8:	4603      	mov	r3, r0
 80061fa:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_TCC, SequenceConfig,
			&pSchedulerSequenceSteps->TccOn);
	}
	if (Status == VL53L0X_ERROR_NONE) {
 80061fc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006200:	2b00      	cmp	r3, #0
 8006202:	d108      	bne.n	8006216 <VL53L0X_GetSequenceStepEnables+0x56>
		Status = sequence_step_enabled(Dev,
 8006204:	7bba      	ldrb	r2, [r7, #14]
 8006206:	683b      	ldr	r3, [r7, #0]
 8006208:	3302      	adds	r3, #2
 800620a:	2101      	movs	r1, #1
 800620c:	6878      	ldr	r0, [r7, #4]
 800620e:	f7ff ff85 	bl	800611c <sequence_step_enabled>
 8006212:	4603      	mov	r3, r0
 8006214:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_DSS, SequenceConfig,
			&pSchedulerSequenceSteps->DssOn);
	}
	if (Status == VL53L0X_ERROR_NONE) {
 8006216:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800621a:	2b00      	cmp	r3, #0
 800621c:	d108      	bne.n	8006230 <VL53L0X_GetSequenceStepEnables+0x70>
		Status = sequence_step_enabled(Dev,
 800621e:	7bba      	ldrb	r2, [r7, #14]
 8006220:	683b      	ldr	r3, [r7, #0]
 8006222:	3301      	adds	r3, #1
 8006224:	2102      	movs	r1, #2
 8006226:	6878      	ldr	r0, [r7, #4]
 8006228:	f7ff ff78 	bl	800611c <sequence_step_enabled>
 800622c:	4603      	mov	r3, r0
 800622e:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_MSRC, SequenceConfig,
			&pSchedulerSequenceSteps->MsrcOn);
	}
	if (Status == VL53L0X_ERROR_NONE) {
 8006230:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006234:	2b00      	cmp	r3, #0
 8006236:	d108      	bne.n	800624a <VL53L0X_GetSequenceStepEnables+0x8a>
		Status = sequence_step_enabled(Dev,
 8006238:	7bba      	ldrb	r2, [r7, #14]
 800623a:	683b      	ldr	r3, [r7, #0]
 800623c:	3303      	adds	r3, #3
 800623e:	2103      	movs	r1, #3
 8006240:	6878      	ldr	r0, [r7, #4]
 8006242:	f7ff ff6b 	bl	800611c <sequence_step_enabled>
 8006246:	4603      	mov	r3, r0
 8006248:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_PRE_RANGE, SequenceConfig,
			&pSchedulerSequenceSteps->PreRangeOn);
	}
	if (Status == VL53L0X_ERROR_NONE) {
 800624a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800624e:	2b00      	cmp	r3, #0
 8006250:	d108      	bne.n	8006264 <VL53L0X_GetSequenceStepEnables+0xa4>
		Status = sequence_step_enabled(Dev,
 8006252:	7bba      	ldrb	r2, [r7, #14]
 8006254:	683b      	ldr	r3, [r7, #0]
 8006256:	3304      	adds	r3, #4
 8006258:	2104      	movs	r1, #4
 800625a:	6878      	ldr	r0, [r7, #4]
 800625c:	f7ff ff5e 	bl	800611c <sequence_step_enabled>
 8006260:	4603      	mov	r3, r0
 8006262:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_FINAL_RANGE, SequenceConfig,
			&pSchedulerSequenceSteps->FinalRangeOn);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8006264:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8006268:	4618      	mov	r0, r3
 800626a:	3710      	adds	r7, #16
 800626c:	46bd      	mov	sp, r7
 800626e:	bd80      	pop	{r7, pc}

08006270 <VL53L0X_SetInterMeasurementPeriodMilliSeconds>:
	return Status;
}

VL53L0X_Error VL53L0X_SetInterMeasurementPeriodMilliSeconds(VL53L0X_DEV Dev,
	uint32_t InterMeasurementPeriodMilliSeconds)
{
 8006270:	b580      	push	{r7, lr}
 8006272:	b086      	sub	sp, #24
 8006274:	af00      	add	r7, sp, #0
 8006276:	6078      	str	r0, [r7, #4]
 8006278:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800627a:	2300      	movs	r3, #0
 800627c:	75fb      	strb	r3, [r7, #23]
	uint16_t osc_calibrate_val;
	uint32_t IMPeriodMilliSeconds;

	LOG_FUNCTION_START("");

	Status = VL53L0X_RdWord(Dev, VL53L0X_REG_OSC_CALIBRATE_VAL,
 800627e:	f107 030e 	add.w	r3, r7, #14
 8006282:	461a      	mov	r2, r3
 8006284:	21f8      	movs	r1, #248	; 0xf8
 8006286:	6878      	ldr	r0, [r7, #4]
 8006288:	f004 fb27 	bl	800a8da <VL53L0X_RdWord>
 800628c:	4603      	mov	r3, r0
 800628e:	75fb      	strb	r3, [r7, #23]
		&osc_calibrate_val);

	if (Status == VL53L0X_ERROR_NONE) {
 8006290:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8006294:	2b00      	cmp	r3, #0
 8006296:	d112      	bne.n	80062be <VL53L0X_SetInterMeasurementPeriodMilliSeconds+0x4e>
		if (osc_calibrate_val != 0) {
 8006298:	89fb      	ldrh	r3, [r7, #14]
 800629a:	2b00      	cmp	r3, #0
 800629c:	d006      	beq.n	80062ac <VL53L0X_SetInterMeasurementPeriodMilliSeconds+0x3c>
			IMPeriodMilliSeconds =
				InterMeasurementPeriodMilliSeconds
					* osc_calibrate_val;
 800629e:	89fb      	ldrh	r3, [r7, #14]
 80062a0:	461a      	mov	r2, r3
			IMPeriodMilliSeconds =
 80062a2:	683b      	ldr	r3, [r7, #0]
 80062a4:	fb03 f302 	mul.w	r3, r3, r2
 80062a8:	613b      	str	r3, [r7, #16]
 80062aa:	e001      	b.n	80062b0 <VL53L0X_SetInterMeasurementPeriodMilliSeconds+0x40>
		} else {
			IMPeriodMilliSeconds =
 80062ac:	683b      	ldr	r3, [r7, #0]
 80062ae:	613b      	str	r3, [r7, #16]
				InterMeasurementPeriodMilliSeconds;
		}
		Status = VL53L0X_WrDWord(Dev,
 80062b0:	693a      	ldr	r2, [r7, #16]
 80062b2:	2104      	movs	r1, #4
 80062b4:	6878      	ldr	r0, [r7, #4]
 80062b6:	f004 fa93 	bl	800a7e0 <VL53L0X_WrDWord>
 80062ba:	4603      	mov	r3, r0
 80062bc:	75fb      	strb	r3, [r7, #23]
		VL53L0X_REG_SYSTEM_INTERMEASUREMENT_PERIOD,
			IMPeriodMilliSeconds);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 80062be:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80062c2:	2b00      	cmp	r3, #0
 80062c4:	d102      	bne.n	80062cc <VL53L0X_SetInterMeasurementPeriodMilliSeconds+0x5c>
		VL53L0X_SETPARAMETERFIELD(Dev,
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	683a      	ldr	r2, [r7, #0]
 80062ca:	619a      	str	r2, [r3, #24]
			InterMeasurementPeriodMilliSeconds,
			InterMeasurementPeriodMilliSeconds);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 80062cc:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80062d0:	4618      	mov	r0, r3
 80062d2:	3718      	adds	r7, #24
 80062d4:	46bd      	mov	sp, r7
 80062d6:	bd80      	pop	{r7, pc}

080062d8 <VL53L0X_GetInterMeasurementPeriodMilliSeconds>:

VL53L0X_Error VL53L0X_GetInterMeasurementPeriodMilliSeconds(VL53L0X_DEV Dev,
	uint32_t *pInterMeasurementPeriodMilliSeconds)
{
 80062d8:	b580      	push	{r7, lr}
 80062da:	b084      	sub	sp, #16
 80062dc:	af00      	add	r7, sp, #0
 80062de:	6078      	str	r0, [r7, #4]
 80062e0:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80062e2:	2300      	movs	r3, #0
 80062e4:	73fb      	strb	r3, [r7, #15]
	uint16_t osc_calibrate_val;
	uint32_t IMPeriodMilliSeconds;

	LOG_FUNCTION_START("");

	Status = VL53L0X_RdWord(Dev, VL53L0X_REG_OSC_CALIBRATE_VAL,
 80062e6:	f107 030c 	add.w	r3, r7, #12
 80062ea:	461a      	mov	r2, r3
 80062ec:	21f8      	movs	r1, #248	; 0xf8
 80062ee:	6878      	ldr	r0, [r7, #4]
 80062f0:	f004 faf3 	bl	800a8da <VL53L0X_RdWord>
 80062f4:	4603      	mov	r3, r0
 80062f6:	73fb      	strb	r3, [r7, #15]
		&osc_calibrate_val);

	if (Status == VL53L0X_ERROR_NONE) {
 80062f8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80062fc:	2b00      	cmp	r3, #0
 80062fe:	d108      	bne.n	8006312 <VL53L0X_GetInterMeasurementPeriodMilliSeconds+0x3a>
		Status = VL53L0X_RdDWord(Dev,
 8006300:	f107 0308 	add.w	r3, r7, #8
 8006304:	461a      	mov	r2, r3
 8006306:	2104      	movs	r1, #4
 8006308:	6878      	ldr	r0, [r7, #4]
 800630a:	f004 fb07 	bl	800a91c <VL53L0X_RdDWord>
 800630e:	4603      	mov	r3, r0
 8006310:	73fb      	strb	r3, [r7, #15]
		VL53L0X_REG_SYSTEM_INTERMEASUREMENT_PERIOD,
			&IMPeriodMilliSeconds);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8006312:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006316:	2b00      	cmp	r3, #0
 8006318:	d10c      	bne.n	8006334 <VL53L0X_GetInterMeasurementPeriodMilliSeconds+0x5c>
		if (osc_calibrate_val != 0) {
 800631a:	89bb      	ldrh	r3, [r7, #12]
 800631c:	2b00      	cmp	r3, #0
 800631e:	d005      	beq.n	800632c <VL53L0X_GetInterMeasurementPeriodMilliSeconds+0x54>
			*pInterMeasurementPeriodMilliSeconds =
				IMPeriodMilliSeconds / osc_calibrate_val;
 8006320:	68bb      	ldr	r3, [r7, #8]
 8006322:	89ba      	ldrh	r2, [r7, #12]
 8006324:	fbb3 f2f2 	udiv	r2, r3, r2
			*pInterMeasurementPeriodMilliSeconds =
 8006328:	683b      	ldr	r3, [r7, #0]
 800632a:	601a      	str	r2, [r3, #0]
		}
		VL53L0X_SETPARAMETERFIELD(Dev,
 800632c:	683b      	ldr	r3, [r7, #0]
 800632e:	681a      	ldr	r2, [r3, #0]
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	619a      	str	r2, [r3, #24]
			InterMeasurementPeriodMilliSeconds,
			*pInterMeasurementPeriodMilliSeconds);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8006334:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8006338:	4618      	mov	r0, r3
 800633a:	3710      	adds	r7, #16
 800633c:	46bd      	mov	sp, r7
 800633e:	bd80      	pop	{r7, pc}

08006340 <VL53L0X_GetXTalkCompensationEnable>:
	return Status;
}

VL53L0X_Error VL53L0X_GetXTalkCompensationEnable(VL53L0X_DEV Dev,
	uint8_t *pXTalkCompensationEnable)
{
 8006340:	b480      	push	{r7}
 8006342:	b085      	sub	sp, #20
 8006344:	af00      	add	r7, sp, #0
 8006346:	6078      	str	r0, [r7, #4]
 8006348:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800634a:	2300      	movs	r3, #0
 800634c:	73fb      	strb	r3, [r7, #15]
	uint8_t Temp8;
	LOG_FUNCTION_START("");

	VL53L0X_GETPARAMETERFIELD(Dev, XTalkCompensationEnable, Temp8);
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	7f1b      	ldrb	r3, [r3, #28]
 8006352:	73bb      	strb	r3, [r7, #14]
	*pXTalkCompensationEnable = Temp8;
 8006354:	683b      	ldr	r3, [r7, #0]
 8006356:	7bba      	ldrb	r2, [r7, #14]
 8006358:	701a      	strb	r2, [r3, #0]

	LOG_FUNCTION_END(Status);
	return Status;
 800635a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800635e:	4618      	mov	r0, r3
 8006360:	3714      	adds	r7, #20
 8006362:	46bd      	mov	sp, r7
 8006364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006368:	4770      	bx	lr

0800636a <VL53L0X_GetXTalkCompensationRateMegaCps>:
	return Status;
}

VL53L0X_Error VL53L0X_GetXTalkCompensationRateMegaCps(VL53L0X_DEV Dev,
	FixPoint1616_t *pXTalkCompensationRateMegaCps)
{
 800636a:	b580      	push	{r7, lr}
 800636c:	b086      	sub	sp, #24
 800636e:	af00      	add	r7, sp, #0
 8006370:	6078      	str	r0, [r7, #4]
 8006372:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8006374:	2300      	movs	r3, #0
 8006376:	75fb      	strb	r3, [r7, #23]
	uint16_t Value;
	FixPoint1616_t TempFix1616;

	LOG_FUNCTION_START("");

	Status = VL53L0X_RdWord(Dev,
 8006378:	f107 030e 	add.w	r3, r7, #14
 800637c:	461a      	mov	r2, r3
 800637e:	2120      	movs	r1, #32
 8006380:	6878      	ldr	r0, [r7, #4]
 8006382:	f004 faaa 	bl	800a8da <VL53L0X_RdWord>
 8006386:	4603      	mov	r3, r0
 8006388:	75fb      	strb	r3, [r7, #23]
	VL53L0X_REG_CROSSTALK_COMPENSATION_PEAK_RATE_MCPS, (uint16_t *)&Value);
	if (Status == VL53L0X_ERROR_NONE) {
 800638a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800638e:	2b00      	cmp	r3, #0
 8006390:	d118      	bne.n	80063c4 <VL53L0X_GetXTalkCompensationRateMegaCps+0x5a>
		if (Value == 0) {
 8006392:	89fb      	ldrh	r3, [r7, #14]
 8006394:	2b00      	cmp	r3, #0
 8006396:	d109      	bne.n	80063ac <VL53L0X_GetXTalkCompensationRateMegaCps+0x42>
			/* the Xtalk is disabled return value from memory */
			VL53L0X_GETPARAMETERFIELD(Dev,
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	6a1b      	ldr	r3, [r3, #32]
 800639c:	613b      	str	r3, [r7, #16]
				XTalkCompensationRateMegaCps, TempFix1616);
			*pXTalkCompensationRateMegaCps = TempFix1616;
 800639e:	683b      	ldr	r3, [r7, #0]
 80063a0:	693a      	ldr	r2, [r7, #16]
 80063a2:	601a      	str	r2, [r3, #0]
			VL53L0X_SETPARAMETERFIELD(Dev, XTalkCompensationEnable,
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	2200      	movs	r2, #0
 80063a8:	771a      	strb	r2, [r3, #28]
 80063aa:	e00b      	b.n	80063c4 <VL53L0X_GetXTalkCompensationRateMegaCps+0x5a>
				0);
		} else {
			TempFix1616 = VL53L0X_FIXPOINT313TOFIXPOINT1616(Value);
 80063ac:	89fb      	ldrh	r3, [r7, #14]
 80063ae:	00db      	lsls	r3, r3, #3
 80063b0:	613b      	str	r3, [r7, #16]
			*pXTalkCompensationRateMegaCps = TempFix1616;
 80063b2:	683b      	ldr	r3, [r7, #0]
 80063b4:	693a      	ldr	r2, [r7, #16]
 80063b6:	601a      	str	r2, [r3, #0]
			VL53L0X_SETPARAMETERFIELD(Dev,
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	693a      	ldr	r2, [r7, #16]
 80063bc:	621a      	str	r2, [r3, #32]
				XTalkCompensationRateMegaCps, TempFix1616);
			VL53L0X_SETPARAMETERFIELD(Dev, XTalkCompensationEnable,
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	2201      	movs	r2, #1
 80063c2:	771a      	strb	r2, [r3, #28]
				1);
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 80063c4:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80063c8:	4618      	mov	r0, r3
 80063ca:	3718      	adds	r7, #24
 80063cc:	46bd      	mov	sp, r7
 80063ce:	bd80      	pop	{r7, pc}

080063d0 <VL53L0X_SetLimitCheckEnable>:
	return Status;
}

VL53L0X_Error VL53L0X_SetLimitCheckEnable(VL53L0X_DEV Dev, uint16_t LimitCheckId,
	uint8_t LimitCheckEnable)
{
 80063d0:	b580      	push	{r7, lr}
 80063d2:	b086      	sub	sp, #24
 80063d4:	af00      	add	r7, sp, #0
 80063d6:	6078      	str	r0, [r7, #4]
 80063d8:	460b      	mov	r3, r1
 80063da:	807b      	strh	r3, [r7, #2]
 80063dc:	4613      	mov	r3, r2
 80063de:	707b      	strb	r3, [r7, #1]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80063e0:	2300      	movs	r3, #0
 80063e2:	75fb      	strb	r3, [r7, #23]
	FixPoint1616_t TempFix1616 = 0;
 80063e4:	2300      	movs	r3, #0
 80063e6:	613b      	str	r3, [r7, #16]
	uint8_t LimitCheckEnableInt = 0;
 80063e8:	2300      	movs	r3, #0
 80063ea:	73fb      	strb	r3, [r7, #15]
	uint8_t LimitCheckDisable = 0;
 80063ec:	2300      	movs	r3, #0
 80063ee:	73bb      	strb	r3, [r7, #14]
	uint8_t Temp8;

	LOG_FUNCTION_START("");

	if (LimitCheckId >= VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS) {
 80063f0:	887b      	ldrh	r3, [r7, #2]
 80063f2:	2b05      	cmp	r3, #5
 80063f4:	d902      	bls.n	80063fc <VL53L0X_SetLimitCheckEnable+0x2c>
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 80063f6:	23fc      	movs	r3, #252	; 0xfc
 80063f8:	75fb      	strb	r3, [r7, #23]
 80063fa:	e05b      	b.n	80064b4 <VL53L0X_SetLimitCheckEnable+0xe4>
	} else {
		if (LimitCheckEnable == 0) {
 80063fc:	787b      	ldrb	r3, [r7, #1]
 80063fe:	2b00      	cmp	r3, #0
 8006400:	d106      	bne.n	8006410 <VL53L0X_SetLimitCheckEnable+0x40>
			TempFix1616 = 0;
 8006402:	2300      	movs	r3, #0
 8006404:	613b      	str	r3, [r7, #16]
			LimitCheckEnableInt = 0;
 8006406:	2300      	movs	r3, #0
 8006408:	73fb      	strb	r3, [r7, #15]
			LimitCheckDisable = 1;
 800640a:	2301      	movs	r3, #1
 800640c:	73bb      	strb	r3, [r7, #14]
 800640e:	e00a      	b.n	8006426 <VL53L0X_SetLimitCheckEnable+0x56>

		} else {
			VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8006410:	887b      	ldrh	r3, [r7, #2]
 8006412:	687a      	ldr	r2, [r7, #4]
 8006414:	330c      	adds	r3, #12
 8006416:	009b      	lsls	r3, r3, #2
 8006418:	4413      	add	r3, r2
 800641a:	685b      	ldr	r3, [r3, #4]
 800641c:	613b      	str	r3, [r7, #16]
				LimitCheckId, TempFix1616);
			LimitCheckDisable = 0;
 800641e:	2300      	movs	r3, #0
 8006420:	73bb      	strb	r3, [r7, #14]
			/* this to be sure to have either 0 or 1 */
			LimitCheckEnableInt = 1;
 8006422:	2301      	movs	r3, #1
 8006424:	73fb      	strb	r3, [r7, #15]
		}

		switch (LimitCheckId) {
 8006426:	887b      	ldrh	r3, [r7, #2]
 8006428:	2b05      	cmp	r3, #5
 800642a:	d841      	bhi.n	80064b0 <VL53L0X_SetLimitCheckEnable+0xe0>
 800642c:	a201      	add	r2, pc, #4	; (adr r2, 8006434 <VL53L0X_SetLimitCheckEnable+0x64>)
 800642e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006432:	bf00      	nop
 8006434:	0800644d 	.word	0x0800644d
 8006438:	08006457 	.word	0x08006457
 800643c:	0800646d 	.word	0x0800646d
 8006440:	08006477 	.word	0x08006477
 8006444:	08006481 	.word	0x08006481
 8006448:	08006499 	.word	0x08006499

		case VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE:
			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	7bfa      	ldrb	r2, [r7, #15]
 8006450:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
				VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
				LimitCheckEnableInt);

			break;
 8006454:	e02e      	b.n	80064b4 <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE:

			Status = VL53L0X_WrWord(Dev,
			VL53L0X_REG_FINAL_RANGE_CONFIG_MIN_COUNT_RATE_RTN_LIMIT,
				VL53L0X_FIXPOINT1616TOFIXPOINT97(TempFix1616));
 8006456:	693b      	ldr	r3, [r7, #16]
 8006458:	0a5b      	lsrs	r3, r3, #9
			Status = VL53L0X_WrWord(Dev,
 800645a:	b29b      	uxth	r3, r3
 800645c:	461a      	mov	r2, r3
 800645e:	2144      	movs	r1, #68	; 0x44
 8006460:	6878      	ldr	r0, [r7, #4]
 8006462:	f004 f99b 	bl	800a79c <VL53L0X_WrWord>
 8006466:	4603      	mov	r3, r0
 8006468:	75fb      	strb	r3, [r7, #23]

			break;
 800646a:	e023      	b.n	80064b4 <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP:

			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	7bfa      	ldrb	r2, [r7, #15]
 8006470:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				LimitCheckEnableInt);

			break;
 8006474:	e01e      	b.n	80064b4 <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD:

			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	7bfa      	ldrb	r2, [r7, #15]
 800647a:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				LimitCheckEnableInt);

			break;
 800647e:	e019      	b.n	80064b4 <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_SIGNAL_RATE_MSRC:

			Temp8 = (uint8_t)(LimitCheckDisable << 1);
 8006480:	7bbb      	ldrb	r3, [r7, #14]
 8006482:	005b      	lsls	r3, r3, #1
 8006484:	737b      	strb	r3, [r7, #13]
			Status = VL53L0X_UpdateByte(Dev,
 8006486:	7b7b      	ldrb	r3, [r7, #13]
 8006488:	22fe      	movs	r2, #254	; 0xfe
 800648a:	2160      	movs	r1, #96	; 0x60
 800648c:	6878      	ldr	r0, [r7, #4]
 800648e:	f004 f9c1 	bl	800a814 <VL53L0X_UpdateByte>
 8006492:	4603      	mov	r3, r0
 8006494:	75fb      	strb	r3, [r7, #23]
				VL53L0X_REG_MSRC_CONFIG_CONTROL,
				0xFE, Temp8);

			break;
 8006496:	e00d      	b.n	80064b4 <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_SIGNAL_RATE_PRE_RANGE:

			Temp8 = (uint8_t)(LimitCheckDisable << 4);
 8006498:	7bbb      	ldrb	r3, [r7, #14]
 800649a:	011b      	lsls	r3, r3, #4
 800649c:	737b      	strb	r3, [r7, #13]
			Status = VL53L0X_UpdateByte(Dev,
 800649e:	7b7b      	ldrb	r3, [r7, #13]
 80064a0:	22ef      	movs	r2, #239	; 0xef
 80064a2:	2160      	movs	r1, #96	; 0x60
 80064a4:	6878      	ldr	r0, [r7, #4]
 80064a6:	f004 f9b5 	bl	800a814 <VL53L0X_UpdateByte>
 80064aa:	4603      	mov	r3, r0
 80064ac:	75fb      	strb	r3, [r7, #23]
				VL53L0X_REG_MSRC_CONFIG_CONTROL,
				0xEF, Temp8);

			break;
 80064ae:	e001      	b.n	80064b4 <VL53L0X_SetLimitCheckEnable+0xe4>


		default:
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 80064b0:	23fc      	movs	r3, #252	; 0xfc
 80064b2:	75fb      	strb	r3, [r7, #23]

		}

	}

	if (Status == VL53L0X_ERROR_NONE) {
 80064b4:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80064b8:	2b00      	cmp	r3, #0
 80064ba:	d10f      	bne.n	80064dc <VL53L0X_SetLimitCheckEnable+0x10c>
		if (LimitCheckEnable == 0) {
 80064bc:	787b      	ldrb	r3, [r7, #1]
 80064be:	2b00      	cmp	r3, #0
 80064c0:	d106      	bne.n	80064d0 <VL53L0X_SetLimitCheckEnable+0x100>
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 80064c2:	887b      	ldrh	r3, [r7, #2]
 80064c4:	687a      	ldr	r2, [r7, #4]
 80064c6:	4413      	add	r3, r2
 80064c8:	2200      	movs	r2, #0
 80064ca:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
 80064ce:	e005      	b.n	80064dc <VL53L0X_SetLimitCheckEnable+0x10c>
				LimitCheckId, 0);
		} else {
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 80064d0:	887b      	ldrh	r3, [r7, #2]
 80064d2:	687a      	ldr	r2, [r7, #4]
 80064d4:	4413      	add	r3, r2
 80064d6:	2201      	movs	r2, #1
 80064d8:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
				LimitCheckId, 1);
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 80064dc:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80064e0:	4618      	mov	r0, r3
 80064e2:	3718      	adds	r7, #24
 80064e4:	46bd      	mov	sp, r7
 80064e6:	bd80      	pop	{r7, pc}

080064e8 <VL53L0X_GetLimitCheckEnable>:

VL53L0X_Error VL53L0X_GetLimitCheckEnable(VL53L0X_DEV Dev, uint16_t LimitCheckId,
	uint8_t *pLimitCheckEnable)
{
 80064e8:	b480      	push	{r7}
 80064ea:	b087      	sub	sp, #28
 80064ec:	af00      	add	r7, sp, #0
 80064ee:	60f8      	str	r0, [r7, #12]
 80064f0:	460b      	mov	r3, r1
 80064f2:	607a      	str	r2, [r7, #4]
 80064f4:	817b      	strh	r3, [r7, #10]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80064f6:	2300      	movs	r3, #0
 80064f8:	75fb      	strb	r3, [r7, #23]
	uint8_t Temp8;

	LOG_FUNCTION_START("");

	if (LimitCheckId >= VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS) {
 80064fa:	897b      	ldrh	r3, [r7, #10]
 80064fc:	2b05      	cmp	r3, #5
 80064fe:	d905      	bls.n	800650c <VL53L0X_GetLimitCheckEnable+0x24>
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 8006500:	23fc      	movs	r3, #252	; 0xfc
 8006502:	75fb      	strb	r3, [r7, #23]
		*pLimitCheckEnable = 0;
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	2200      	movs	r2, #0
 8006508:	701a      	strb	r2, [r3, #0]
 800650a:	e008      	b.n	800651e <VL53L0X_GetLimitCheckEnable+0x36>
	} else {
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 800650c:	897b      	ldrh	r3, [r7, #10]
 800650e:	68fa      	ldr	r2, [r7, #12]
 8006510:	4413      	add	r3, r2
 8006512:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006516:	75bb      	strb	r3, [r7, #22]
			LimitCheckId, Temp8);
		*pLimitCheckEnable = Temp8;
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	7dba      	ldrb	r2, [r7, #22]
 800651c:	701a      	strb	r2, [r3, #0]
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800651e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8006522:	4618      	mov	r0, r3
 8006524:	371c      	adds	r7, #28
 8006526:	46bd      	mov	sp, r7
 8006528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800652c:	4770      	bx	lr
	...

08006530 <VL53L0X_SetLimitCheckValue>:

VL53L0X_Error VL53L0X_SetLimitCheckValue(VL53L0X_DEV Dev, uint16_t LimitCheckId,
	FixPoint1616_t LimitCheckValue)
{
 8006530:	b580      	push	{r7, lr}
 8006532:	b086      	sub	sp, #24
 8006534:	af00      	add	r7, sp, #0
 8006536:	60f8      	str	r0, [r7, #12]
 8006538:	460b      	mov	r3, r1
 800653a:	607a      	str	r2, [r7, #4]
 800653c:	817b      	strh	r3, [r7, #10]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800653e:	2300      	movs	r3, #0
 8006540:	75fb      	strb	r3, [r7, #23]
	uint8_t Temp8;

	LOG_FUNCTION_START("");

	VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksEnable, LimitCheckId,
 8006542:	897b      	ldrh	r3, [r7, #10]
 8006544:	68fa      	ldr	r2, [r7, #12]
 8006546:	4413      	add	r3, r2
 8006548:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800654c:	75bb      	strb	r3, [r7, #22]
		Temp8);

	if (Temp8 == 0) { /* disabled write only internal value */
 800654e:	7dbb      	ldrb	r3, [r7, #22]
 8006550:	2b00      	cmp	r3, #0
 8006552:	d107      	bne.n	8006564 <VL53L0X_SetLimitCheckValue+0x34>
		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8006554:	897b      	ldrh	r3, [r7, #10]
 8006556:	68fa      	ldr	r2, [r7, #12]
 8006558:	330c      	adds	r3, #12
 800655a:	009b      	lsls	r3, r3, #2
 800655c:	4413      	add	r3, r2
 800655e:	687a      	ldr	r2, [r7, #4]
 8006560:	605a      	str	r2, [r3, #4]
 8006562:	e040      	b.n	80065e6 <VL53L0X_SetLimitCheckValue+0xb6>
			LimitCheckId, LimitCheckValue);
	} else {

		switch (LimitCheckId) {
 8006564:	897b      	ldrh	r3, [r7, #10]
 8006566:	2b05      	cmp	r3, #5
 8006568:	d830      	bhi.n	80065cc <VL53L0X_SetLimitCheckValue+0x9c>
 800656a:	a201      	add	r2, pc, #4	; (adr r2, 8006570 <VL53L0X_SetLimitCheckValue+0x40>)
 800656c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006570:	08006589 	.word	0x08006589
 8006574:	08006591 	.word	0x08006591
 8006578:	080065a7 	.word	0x080065a7
 800657c:	080065af 	.word	0x080065af
 8006580:	080065b7 	.word	0x080065b7
 8006584:	080065b7 	.word	0x080065b7

		case VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE:
			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8006588:	68fb      	ldr	r3, [r7, #12]
 800658a:	687a      	ldr	r2, [r7, #4]
 800658c:	635a      	str	r2, [r3, #52]	; 0x34
				VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
				LimitCheckValue);
			break;
 800658e:	e01f      	b.n	80065d0 <VL53L0X_SetLimitCheckValue+0xa0>

		case VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE:

			Status = VL53L0X_WrWord(Dev,
			VL53L0X_REG_FINAL_RANGE_CONFIG_MIN_COUNT_RATE_RTN_LIMIT,
				VL53L0X_FIXPOINT1616TOFIXPOINT97(
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	0a5b      	lsrs	r3, r3, #9
			Status = VL53L0X_WrWord(Dev,
 8006594:	b29b      	uxth	r3, r3
 8006596:	461a      	mov	r2, r3
 8006598:	2144      	movs	r1, #68	; 0x44
 800659a:	68f8      	ldr	r0, [r7, #12]
 800659c:	f004 f8fe 	bl	800a79c <VL53L0X_WrWord>
 80065a0:	4603      	mov	r3, r0
 80065a2:	75fb      	strb	r3, [r7, #23]
					LimitCheckValue));

			break;
 80065a4:	e014      	b.n	80065d0 <VL53L0X_SetLimitCheckValue+0xa0>

		case VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP:

			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 80065a6:	68fb      	ldr	r3, [r7, #12]
 80065a8:	687a      	ldr	r2, [r7, #4]
 80065aa:	63da      	str	r2, [r3, #60]	; 0x3c
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				LimitCheckValue);

			break;
 80065ac:	e010      	b.n	80065d0 <VL53L0X_SetLimitCheckValue+0xa0>

		case VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD:

			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 80065ae:	68fb      	ldr	r3, [r7, #12]
 80065b0:	687a      	ldr	r2, [r7, #4]
 80065b2:	641a      	str	r2, [r3, #64]	; 0x40
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				LimitCheckValue);

			break;
 80065b4:	e00c      	b.n	80065d0 <VL53L0X_SetLimitCheckValue+0xa0>
		case VL53L0X_CHECKENABLE_SIGNAL_RATE_MSRC:
		case VL53L0X_CHECKENABLE_SIGNAL_RATE_PRE_RANGE:

			Status = VL53L0X_WrWord(Dev,
				VL53L0X_REG_PRE_RANGE_MIN_COUNT_RATE_RTN_LIMIT,
				VL53L0X_FIXPOINT1616TOFIXPOINT97(
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	0a5b      	lsrs	r3, r3, #9
			Status = VL53L0X_WrWord(Dev,
 80065ba:	b29b      	uxth	r3, r3
 80065bc:	461a      	mov	r2, r3
 80065be:	2164      	movs	r1, #100	; 0x64
 80065c0:	68f8      	ldr	r0, [r7, #12]
 80065c2:	f004 f8eb 	bl	800a79c <VL53L0X_WrWord>
 80065c6:	4603      	mov	r3, r0
 80065c8:	75fb      	strb	r3, [r7, #23]
					LimitCheckValue));

			break;
 80065ca:	e001      	b.n	80065d0 <VL53L0X_SetLimitCheckValue+0xa0>

		default:
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 80065cc:	23fc      	movs	r3, #252	; 0xfc
 80065ce:	75fb      	strb	r3, [r7, #23]

		}

		if (Status == VL53L0X_ERROR_NONE) {
 80065d0:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80065d4:	2b00      	cmp	r3, #0
 80065d6:	d106      	bne.n	80065e6 <VL53L0X_SetLimitCheckValue+0xb6>
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 80065d8:	897b      	ldrh	r3, [r7, #10]
 80065da:	68fa      	ldr	r2, [r7, #12]
 80065dc:	330c      	adds	r3, #12
 80065de:	009b      	lsls	r3, r3, #2
 80065e0:	4413      	add	r3, r2
 80065e2:	687a      	ldr	r2, [r7, #4]
 80065e4:	605a      	str	r2, [r3, #4]
				LimitCheckId, LimitCheckValue);
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 80065e6:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80065ea:	4618      	mov	r0, r3
 80065ec:	3718      	adds	r7, #24
 80065ee:	46bd      	mov	sp, r7
 80065f0:	bd80      	pop	{r7, pc}
 80065f2:	bf00      	nop

080065f4 <VL53L0X_GetLimitCheckValue>:

VL53L0X_Error VL53L0X_GetLimitCheckValue(VL53L0X_DEV Dev, uint16_t LimitCheckId,
	FixPoint1616_t *pLimitCheckValue)
{
 80065f4:	b580      	push	{r7, lr}
 80065f6:	b088      	sub	sp, #32
 80065f8:	af00      	add	r7, sp, #0
 80065fa:	60f8      	str	r0, [r7, #12]
 80065fc:	460b      	mov	r3, r1
 80065fe:	607a      	str	r2, [r7, #4]
 8006600:	817b      	strh	r3, [r7, #10]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8006602:	2300      	movs	r3, #0
 8006604:	77fb      	strb	r3, [r7, #31]
	uint8_t EnableZeroValue = 0;
 8006606:	2300      	movs	r3, #0
 8006608:	77bb      	strb	r3, [r7, #30]
	uint16_t Temp16;
	FixPoint1616_t TempFix1616;

	LOG_FUNCTION_START("");

	switch (LimitCheckId) {
 800660a:	897b      	ldrh	r3, [r7, #10]
 800660c:	2b05      	cmp	r3, #5
 800660e:	d847      	bhi.n	80066a0 <VL53L0X_GetLimitCheckValue+0xac>
 8006610:	a201      	add	r2, pc, #4	; (adr r2, 8006618 <VL53L0X_GetLimitCheckValue+0x24>)
 8006612:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006616:	bf00      	nop
 8006618:	08006631 	.word	0x08006631
 800661c:	0800663d 	.word	0x0800663d
 8006620:	08006663 	.word	0x08006663
 8006624:	0800666f 	.word	0x0800666f
 8006628:	0800667b 	.word	0x0800667b
 800662c:	0800667b 	.word	0x0800667b

	case VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE:
		/* internal computation: */
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8006630:	68fb      	ldr	r3, [r7, #12]
 8006632:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006634:	61bb      	str	r3, [r7, #24]
			VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, TempFix1616);
		EnableZeroValue = 0;
 8006636:	2300      	movs	r3, #0
 8006638:	77bb      	strb	r3, [r7, #30]
		break;
 800663a:	e033      	b.n	80066a4 <VL53L0X_GetLimitCheckValue+0xb0>

	case VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE:
		Status = VL53L0X_RdWord(Dev,
 800663c:	f107 0316 	add.w	r3, r7, #22
 8006640:	461a      	mov	r2, r3
 8006642:	2144      	movs	r1, #68	; 0x44
 8006644:	68f8      	ldr	r0, [r7, #12]
 8006646:	f004 f948 	bl	800a8da <VL53L0X_RdWord>
 800664a:	4603      	mov	r3, r0
 800664c:	77fb      	strb	r3, [r7, #31]
		VL53L0X_REG_FINAL_RANGE_CONFIG_MIN_COUNT_RATE_RTN_LIMIT,
			&Temp16);
		if (Status == VL53L0X_ERROR_NONE)
 800664e:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8006652:	2b00      	cmp	r3, #0
 8006654:	d102      	bne.n	800665c <VL53L0X_GetLimitCheckValue+0x68>
			TempFix1616 = VL53L0X_FIXPOINT97TOFIXPOINT1616(Temp16);
 8006656:	8afb      	ldrh	r3, [r7, #22]
 8006658:	025b      	lsls	r3, r3, #9
 800665a:	61bb      	str	r3, [r7, #24]


		EnableZeroValue = 1;
 800665c:	2301      	movs	r3, #1
 800665e:	77bb      	strb	r3, [r7, #30]
		break;
 8006660:	e020      	b.n	80066a4 <VL53L0X_GetLimitCheckValue+0xb0>

	case VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP:
		/* internal computation: */
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8006662:	68fb      	ldr	r3, [r7, #12]
 8006664:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006666:	61bb      	str	r3, [r7, #24]
			VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP, TempFix1616);
		EnableZeroValue = 0;
 8006668:	2300      	movs	r3, #0
 800666a:	77bb      	strb	r3, [r7, #30]
		break;
 800666c:	e01a      	b.n	80066a4 <VL53L0X_GetLimitCheckValue+0xb0>

	case VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD:
		/* internal computation: */
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 800666e:	68fb      	ldr	r3, [r7, #12]
 8006670:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006672:	61bb      	str	r3, [r7, #24]
			VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD, TempFix1616);
		EnableZeroValue = 0;
 8006674:	2300      	movs	r3, #0
 8006676:	77bb      	strb	r3, [r7, #30]
		break;
 8006678:	e014      	b.n	80066a4 <VL53L0X_GetLimitCheckValue+0xb0>

	case VL53L0X_CHECKENABLE_SIGNAL_RATE_MSRC:
	case VL53L0X_CHECKENABLE_SIGNAL_RATE_PRE_RANGE:
		Status = VL53L0X_RdWord(Dev,
 800667a:	f107 0316 	add.w	r3, r7, #22
 800667e:	461a      	mov	r2, r3
 8006680:	2164      	movs	r1, #100	; 0x64
 8006682:	68f8      	ldr	r0, [r7, #12]
 8006684:	f004 f929 	bl	800a8da <VL53L0X_RdWord>
 8006688:	4603      	mov	r3, r0
 800668a:	77fb      	strb	r3, [r7, #31]
			VL53L0X_REG_PRE_RANGE_MIN_COUNT_RATE_RTN_LIMIT,
			&Temp16);
		if (Status == VL53L0X_ERROR_NONE)
 800668c:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8006690:	2b00      	cmp	r3, #0
 8006692:	d102      	bne.n	800669a <VL53L0X_GetLimitCheckValue+0xa6>
			TempFix1616 = VL53L0X_FIXPOINT97TOFIXPOINT1616(Temp16);
 8006694:	8afb      	ldrh	r3, [r7, #22]
 8006696:	025b      	lsls	r3, r3, #9
 8006698:	61bb      	str	r3, [r7, #24]


		EnableZeroValue = 0;
 800669a:	2300      	movs	r3, #0
 800669c:	77bb      	strb	r3, [r7, #30]
		break;
 800669e:	e001      	b.n	80066a4 <VL53L0X_GetLimitCheckValue+0xb0>

	default:
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 80066a0:	23fc      	movs	r3, #252	; 0xfc
 80066a2:	77fb      	strb	r3, [r7, #31]

	}

	if (Status == VL53L0X_ERROR_NONE) {
 80066a4:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80066a8:	2b00      	cmp	r3, #0
 80066aa:	d12a      	bne.n	8006702 <VL53L0X_GetLimitCheckValue+0x10e>

		if (EnableZeroValue == 1) {
 80066ac:	7fbb      	ldrb	r3, [r7, #30]
 80066ae:	2b01      	cmp	r3, #1
 80066b0:	d124      	bne.n	80066fc <VL53L0X_GetLimitCheckValue+0x108>

			if (TempFix1616 == 0) {
 80066b2:	69bb      	ldr	r3, [r7, #24]
 80066b4:	2b00      	cmp	r3, #0
 80066b6:	d110      	bne.n	80066da <VL53L0X_GetLimitCheckValue+0xe6>
				/* disabled: return value from memory */
				VL53L0X_GETARRAYPARAMETERFIELD(Dev,
 80066b8:	897b      	ldrh	r3, [r7, #10]
 80066ba:	68fa      	ldr	r2, [r7, #12]
 80066bc:	330c      	adds	r3, #12
 80066be:	009b      	lsls	r3, r3, #2
 80066c0:	4413      	add	r3, r2
 80066c2:	685b      	ldr	r3, [r3, #4]
 80066c4:	61bb      	str	r3, [r7, #24]
					LimitChecksValue, LimitCheckId,
					TempFix1616);
				*pLimitCheckValue = TempFix1616;
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	69ba      	ldr	r2, [r7, #24]
 80066ca:	601a      	str	r2, [r3, #0]
				VL53L0X_SETARRAYPARAMETERFIELD(Dev,
 80066cc:	897b      	ldrh	r3, [r7, #10]
 80066ce:	68fa      	ldr	r2, [r7, #12]
 80066d0:	4413      	add	r3, r2
 80066d2:	2200      	movs	r2, #0
 80066d4:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
 80066d8:	e013      	b.n	8006702 <VL53L0X_GetLimitCheckValue+0x10e>
					LimitChecksEnable, LimitCheckId, 0);
			} else {
				*pLimitCheckValue = TempFix1616;
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	69ba      	ldr	r2, [r7, #24]
 80066de:	601a      	str	r2, [r3, #0]
				VL53L0X_SETARRAYPARAMETERFIELD(Dev,
 80066e0:	897b      	ldrh	r3, [r7, #10]
 80066e2:	68fa      	ldr	r2, [r7, #12]
 80066e4:	330c      	adds	r3, #12
 80066e6:	009b      	lsls	r3, r3, #2
 80066e8:	4413      	add	r3, r2
 80066ea:	69ba      	ldr	r2, [r7, #24]
 80066ec:	605a      	str	r2, [r3, #4]
					LimitChecksValue, LimitCheckId,
					TempFix1616);
				VL53L0X_SETARRAYPARAMETERFIELD(Dev,
 80066ee:	897b      	ldrh	r3, [r7, #10]
 80066f0:	68fa      	ldr	r2, [r7, #12]
 80066f2:	4413      	add	r3, r2
 80066f4:	2201      	movs	r2, #1
 80066f6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
 80066fa:	e002      	b.n	8006702 <VL53L0X_GetLimitCheckValue+0x10e>
					LimitChecksEnable, LimitCheckId, 1);
			}
		} else {
			*pLimitCheckValue = TempFix1616;
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	69ba      	ldr	r2, [r7, #24]
 8006700:	601a      	str	r2, [r3, #0]
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8006702:	f997 301f 	ldrsb.w	r3, [r7, #31]

}
 8006706:	4618      	mov	r0, r3
 8006708:	3720      	adds	r7, #32
 800670a:	46bd      	mov	sp, r7
 800670c:	bd80      	pop	{r7, pc}
 800670e:	bf00      	nop

08006710 <VL53L0X_GetWrapAroundCheckEnable>:
	return Status;
}

VL53L0X_Error VL53L0X_GetWrapAroundCheckEnable(VL53L0X_DEV Dev,
	uint8_t *pWrapAroundCheckEnable)
{
 8006710:	b580      	push	{r7, lr}
 8006712:	b084      	sub	sp, #16
 8006714:	af00      	add	r7, sp, #0
 8006716:	6078      	str	r0, [r7, #4]
 8006718:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800671a:	2300      	movs	r3, #0
 800671c:	73fb      	strb	r3, [r7, #15]
	uint8_t data;

	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, &data);
 800671e:	f107 030e 	add.w	r3, r7, #14
 8006722:	461a      	mov	r2, r3
 8006724:	2101      	movs	r1, #1
 8006726:	6878      	ldr	r0, [r7, #4]
 8006728:	f004 f8b6 	bl	800a898 <VL53L0X_RdByte>
 800672c:	4603      	mov	r3, r0
 800672e:	73fb      	strb	r3, [r7, #15]
	if (Status == VL53L0X_ERROR_NONE) {
 8006730:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006734:	2b00      	cmp	r3, #0
 8006736:	d10e      	bne.n	8006756 <VL53L0X_GetWrapAroundCheckEnable+0x46>
		PALDevDataSet(Dev, SequenceConfig, data);
 8006738:	7bba      	ldrb	r2, [r7, #14]
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130
		if (data & (0x01 << 7))
 8006740:	7bbb      	ldrb	r3, [r7, #14]
 8006742:	b25b      	sxtb	r3, r3
 8006744:	2b00      	cmp	r3, #0
 8006746:	da03      	bge.n	8006750 <VL53L0X_GetWrapAroundCheckEnable+0x40>
			*pWrapAroundCheckEnable = 0x01;
 8006748:	683b      	ldr	r3, [r7, #0]
 800674a:	2201      	movs	r2, #1
 800674c:	701a      	strb	r2, [r3, #0]
 800674e:	e002      	b.n	8006756 <VL53L0X_GetWrapAroundCheckEnable+0x46>
		else
			*pWrapAroundCheckEnable = 0x00;
 8006750:	683b      	ldr	r3, [r7, #0]
 8006752:	2200      	movs	r2, #0
 8006754:	701a      	strb	r2, [r3, #0]
	}
	if (Status == VL53L0X_ERROR_NONE) {
 8006756:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800675a:	2b00      	cmp	r3, #0
 800675c:	d104      	bne.n	8006768 <VL53L0X_GetWrapAroundCheckEnable+0x58>
		VL53L0X_SETPARAMETERFIELD(Dev, WrapAroundCheckEnable,
 800675e:	683b      	ldr	r3, [r7, #0]
 8006760:	781a      	ldrb	r2, [r3, #0]
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
			*pWrapAroundCheckEnable);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8006768:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800676c:	4618      	mov	r0, r3
 800676e:	3710      	adds	r7, #16
 8006770:	46bd      	mov	sp, r7
 8006772:	bd80      	pop	{r7, pc}

08006774 <VL53L0X_PerformSingleMeasurement>:

/* End Group PAL Parameters Functions */

/* Group PAL Measurement Functions */
VL53L0X_Error VL53L0X_PerformSingleMeasurement(VL53L0X_DEV Dev)
{
 8006774:	b580      	push	{r7, lr}
 8006776:	b084      	sub	sp, #16
 8006778:	af00      	add	r7, sp, #0
 800677a:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800677c:	2300      	movs	r3, #0
 800677e:	73fb      	strb	r3, [r7, #15]
	VL53L0X_DeviceModes DeviceMode;

	LOG_FUNCTION_START("");

	/* Get Current DeviceMode */
	Status = VL53L0X_GetDeviceMode(Dev, &DeviceMode);
 8006780:	f107 030e 	add.w	r3, r7, #14
 8006784:	4619      	mov	r1, r3
 8006786:	6878      	ldr	r0, [r7, #4]
 8006788:	f7ff fba0 	bl	8005ecc <VL53L0X_GetDeviceMode>
 800678c:	4603      	mov	r3, r0
 800678e:	73fb      	strb	r3, [r7, #15]

	/* Start immediately to run a single ranging measurement in case of
	 * single ranging or single histogram */
	if (Status == VL53L0X_ERROR_NONE
 8006790:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006794:	2b00      	cmp	r3, #0
 8006796:	d107      	bne.n	80067a8 <VL53L0X_PerformSingleMeasurement+0x34>
		&& DeviceMode == VL53L0X_DEVICEMODE_SINGLE_RANGING)
 8006798:	7bbb      	ldrb	r3, [r7, #14]
 800679a:	2b00      	cmp	r3, #0
 800679c:	d104      	bne.n	80067a8 <VL53L0X_PerformSingleMeasurement+0x34>
		Status = VL53L0X_StartMeasurement(Dev);
 800679e:	6878      	ldr	r0, [r7, #4]
 80067a0:	f000 f898 	bl	80068d4 <VL53L0X_StartMeasurement>
 80067a4:	4603      	mov	r3, r0
 80067a6:	73fb      	strb	r3, [r7, #15]


	if (Status == VL53L0X_ERROR_NONE)
 80067a8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80067ac:	2b00      	cmp	r3, #0
 80067ae:	d104      	bne.n	80067ba <VL53L0X_PerformSingleMeasurement+0x46>
		Status = VL53L0X_measurement_poll_for_completion(Dev);
 80067b0:	6878      	ldr	r0, [r7, #4]
 80067b2:	f001 fb3d 	bl	8007e30 <VL53L0X_measurement_poll_for_completion>
 80067b6:	4603      	mov	r3, r0
 80067b8:	73fb      	strb	r3, [r7, #15]


	/* Change PAL State in case of single ranging or single histogram */
	if (Status == VL53L0X_ERROR_NONE
 80067ba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80067be:	2b00      	cmp	r3, #0
 80067c0:	d106      	bne.n	80067d0 <VL53L0X_PerformSingleMeasurement+0x5c>
		&& DeviceMode == VL53L0X_DEVICEMODE_SINGLE_RANGING)
 80067c2:	7bbb      	ldrb	r3, [r7, #14]
 80067c4:	2b00      	cmp	r3, #0
 80067c6:	d103      	bne.n	80067d0 <VL53L0X_PerformSingleMeasurement+0x5c>
		PALDevDataSet(Dev, PalState, VL53L0X_STATE_IDLE);
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	2203      	movs	r2, #3
 80067cc:	f883 2132 	strb.w	r2, [r3, #306]	; 0x132


	LOG_FUNCTION_END(Status);
	return Status;
 80067d0:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80067d4:	4618      	mov	r0, r3
 80067d6:	3710      	adds	r7, #16
 80067d8:	46bd      	mov	sp, r7
 80067da:	bd80      	pop	{r7, pc}

080067dc <VL53L0X_PerformRefCalibration>:
	return Status;
}

VL53L0X_Error VL53L0X_PerformRefCalibration(VL53L0X_DEV Dev, uint8_t *pVhvSettings,
	uint8_t *pPhaseCal)
{
 80067dc:	b580      	push	{r7, lr}
 80067de:	b086      	sub	sp, #24
 80067e0:	af00      	add	r7, sp, #0
 80067e2:	60f8      	str	r0, [r7, #12]
 80067e4:	60b9      	str	r1, [r7, #8]
 80067e6:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80067e8:	2300      	movs	r3, #0
 80067ea:	75fb      	strb	r3, [r7, #23]
	LOG_FUNCTION_START("");

	Status = VL53L0X_perform_ref_calibration(Dev, pVhvSettings,
 80067ec:	2301      	movs	r3, #1
 80067ee:	687a      	ldr	r2, [r7, #4]
 80067f0:	68b9      	ldr	r1, [r7, #8]
 80067f2:	68f8      	ldr	r0, [r7, #12]
 80067f4:	f001 fadf 	bl	8007db6 <VL53L0X_perform_ref_calibration>
 80067f8:	4603      	mov	r3, r0
 80067fa:	75fb      	strb	r3, [r7, #23]
		pPhaseCal, 1);

	LOG_FUNCTION_END(Status);
	return Status;
 80067fc:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8006800:	4618      	mov	r0, r3
 8006802:	3718      	adds	r7, #24
 8006804:	46bd      	mov	sp, r7
 8006806:	bd80      	pop	{r7, pc}

08006808 <VL53L0X_CheckAndLoadInterruptSettings>:
	return Status;
}

VL53L0X_Error VL53L0X_CheckAndLoadInterruptSettings(VL53L0X_DEV Dev,
	uint8_t StartNotStopFlag)
{
 8006808:	b580      	push	{r7, lr}
 800680a:	b086      	sub	sp, #24
 800680c:	af00      	add	r7, sp, #0
 800680e:	6078      	str	r0, [r7, #4]
 8006810:	460b      	mov	r3, r1
 8006812:	70fb      	strb	r3, [r7, #3]
	uint8_t InterruptConfig;
	FixPoint1616_t ThresholdLow;
	FixPoint1616_t ThresholdHigh;
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8006814:	2300      	movs	r3, #0
 8006816:	75fb      	strb	r3, [r7, #23]

	InterruptConfig = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	f893 30da 	ldrb.w	r3, [r3, #218]	; 0xda
 800681e:	75bb      	strb	r3, [r7, #22]
		Pin0GpioFunctionality);

	if ((InterruptConfig ==
 8006820:	7dbb      	ldrb	r3, [r7, #22]
 8006822:	2b01      	cmp	r3, #1
 8006824:	d005      	beq.n	8006832 <VL53L0X_CheckAndLoadInterruptSettings+0x2a>
		VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_LOW) ||
 8006826:	7dbb      	ldrb	r3, [r7, #22]
 8006828:	2b02      	cmp	r3, #2
 800682a:	d002      	beq.n	8006832 <VL53L0X_CheckAndLoadInterruptSettings+0x2a>
		(InterruptConfig ==
		VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_HIGH) ||
 800682c:	7dbb      	ldrb	r3, [r7, #22]
 800682e:	2b03      	cmp	r3, #3
 8006830:	d147      	bne.n	80068c2 <VL53L0X_CheckAndLoadInterruptSettings+0xba>
		(InterruptConfig ==
		VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_OUT)) {

		Status = VL53L0X_GetInterruptThresholds(Dev,
 8006832:	f107 030c 	add.w	r3, r7, #12
 8006836:	f107 0210 	add.w	r2, r7, #16
 800683a:	2101      	movs	r1, #1
 800683c:	6878      	ldr	r0, [r7, #4]
 800683e:	f000 fbc1 	bl	8006fc4 <VL53L0X_GetInterruptThresholds>
 8006842:	4603      	mov	r3, r0
 8006844:	75fb      	strb	r3, [r7, #23]
			VL53L0X_DEVICEMODE_CONTINUOUS_RANGING,
			&ThresholdLow, &ThresholdHigh);

		if (((ThresholdLow > 255*65536) ||
 8006846:	693b      	ldr	r3, [r7, #16]
 8006848:	f5b3 0f7f 	cmp.w	r3, #16711680	; 0xff0000
 800684c:	d803      	bhi.n	8006856 <VL53L0X_CheckAndLoadInterruptSettings+0x4e>
			(ThresholdHigh > 255*65536)) &&
 800684e:	68fb      	ldr	r3, [r7, #12]
		if (((ThresholdLow > 255*65536) ||
 8006850:	f5b3 0f7f 	cmp.w	r3, #16711680	; 0xff0000
 8006854:	d935      	bls.n	80068c2 <VL53L0X_CheckAndLoadInterruptSettings+0xba>
			(ThresholdHigh > 255*65536)) &&
 8006856:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800685a:	2b00      	cmp	r3, #0
 800685c:	d131      	bne.n	80068c2 <VL53L0X_CheckAndLoadInterruptSettings+0xba>
			(Status == VL53L0X_ERROR_NONE)) {

			if (StartNotStopFlag != 0) {
 800685e:	78fb      	ldrb	r3, [r7, #3]
 8006860:	2b00      	cmp	r3, #0
 8006862:	d006      	beq.n	8006872 <VL53L0X_CheckAndLoadInterruptSettings+0x6a>
				Status = VL53L0X_load_tuning_settings(Dev,
 8006864:	491a      	ldr	r1, [pc, #104]	; (80068d0 <VL53L0X_CheckAndLoadInterruptSettings+0xc8>)
 8006866:	6878      	ldr	r0, [r7, #4]
 8006868:	f002 ff52 	bl	8009710 <VL53L0X_load_tuning_settings>
 800686c:	4603      	mov	r3, r0
 800686e:	75fb      	strb	r3, [r7, #23]
 8006870:	e027      	b.n	80068c2 <VL53L0X_CheckAndLoadInterruptSettings+0xba>
					InterruptThresholdSettings);
			} else {
				Status |= VL53L0X_WrByte(Dev, 0xFF, 0x04);
 8006872:	2204      	movs	r2, #4
 8006874:	21ff      	movs	r1, #255	; 0xff
 8006876:	6878      	ldr	r0, [r7, #4]
 8006878:	f003 ff6e 	bl	800a758 <VL53L0X_WrByte>
 800687c:	4603      	mov	r3, r0
 800687e:	461a      	mov	r2, r3
 8006880:	7dfb      	ldrb	r3, [r7, #23]
 8006882:	4313      	orrs	r3, r2
 8006884:	75fb      	strb	r3, [r7, #23]
				Status |= VL53L0X_WrByte(Dev, 0x70, 0x00);
 8006886:	2200      	movs	r2, #0
 8006888:	2170      	movs	r1, #112	; 0x70
 800688a:	6878      	ldr	r0, [r7, #4]
 800688c:	f003 ff64 	bl	800a758 <VL53L0X_WrByte>
 8006890:	4603      	mov	r3, r0
 8006892:	461a      	mov	r2, r3
 8006894:	7dfb      	ldrb	r3, [r7, #23]
 8006896:	4313      	orrs	r3, r2
 8006898:	75fb      	strb	r3, [r7, #23]
				Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 800689a:	2200      	movs	r2, #0
 800689c:	21ff      	movs	r1, #255	; 0xff
 800689e:	6878      	ldr	r0, [r7, #4]
 80068a0:	f003 ff5a 	bl	800a758 <VL53L0X_WrByte>
 80068a4:	4603      	mov	r3, r0
 80068a6:	461a      	mov	r2, r3
 80068a8:	7dfb      	ldrb	r3, [r7, #23]
 80068aa:	4313      	orrs	r3, r2
 80068ac:	75fb      	strb	r3, [r7, #23]
				Status |= VL53L0X_WrByte(Dev, 0x80, 0x00);
 80068ae:	2200      	movs	r2, #0
 80068b0:	2180      	movs	r1, #128	; 0x80
 80068b2:	6878      	ldr	r0, [r7, #4]
 80068b4:	f003 ff50 	bl	800a758 <VL53L0X_WrByte>
 80068b8:	4603      	mov	r3, r0
 80068ba:	461a      	mov	r2, r3
 80068bc:	7dfb      	ldrb	r3, [r7, #23]
 80068be:	4313      	orrs	r3, r2
 80068c0:	75fb      	strb	r3, [r7, #23]
		}


	}

	return Status;
 80068c2:	f997 3017 	ldrsb.w	r3, [r7, #23]

}
 80068c6:	4618      	mov	r0, r3
 80068c8:	3718      	adds	r7, #24
 80068ca:	46bd      	mov	sp, r7
 80068cc:	bd80      	pop	{r7, pc}
 80068ce:	bf00      	nop
 80068d0:	2000010c 	.word	0x2000010c

080068d4 <VL53L0X_StartMeasurement>:


VL53L0X_Error VL53L0X_StartMeasurement(VL53L0X_DEV Dev)
{
 80068d4:	b580      	push	{r7, lr}
 80068d6:	b086      	sub	sp, #24
 80068d8:	af00      	add	r7, sp, #0
 80068da:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80068dc:	2300      	movs	r3, #0
 80068de:	75fb      	strb	r3, [r7, #23]
	VL53L0X_DeviceModes DeviceMode;
	uint8_t Byte;
	uint8_t StartStopByte = VL53L0X_REG_SYSRANGE_MODE_START_STOP;
 80068e0:	2301      	movs	r3, #1
 80068e2:	73fb      	strb	r3, [r7, #15]
	uint32_t LoopNb;
	LOG_FUNCTION_START("");

	/* Get Current DeviceMode */
	VL53L0X_GetDeviceMode(Dev, &DeviceMode);
 80068e4:	f107 030e 	add.w	r3, r7, #14
 80068e8:	4619      	mov	r1, r3
 80068ea:	6878      	ldr	r0, [r7, #4]
 80068ec:	f7ff faee 	bl	8005ecc <VL53L0X_GetDeviceMode>

	Status = VL53L0X_WrByte(Dev, 0x80, 0x01);
 80068f0:	2201      	movs	r2, #1
 80068f2:	2180      	movs	r1, #128	; 0x80
 80068f4:	6878      	ldr	r0, [r7, #4]
 80068f6:	f003 ff2f 	bl	800a758 <VL53L0X_WrByte>
 80068fa:	4603      	mov	r3, r0
 80068fc:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 80068fe:	2201      	movs	r2, #1
 8006900:	21ff      	movs	r1, #255	; 0xff
 8006902:	6878      	ldr	r0, [r7, #4]
 8006904:	f003 ff28 	bl	800a758 <VL53L0X_WrByte>
 8006908:	4603      	mov	r3, r0
 800690a:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0x00, 0x00);
 800690c:	2200      	movs	r2, #0
 800690e:	2100      	movs	r1, #0
 8006910:	6878      	ldr	r0, [r7, #4]
 8006912:	f003 ff21 	bl	800a758 <VL53L0X_WrByte>
 8006916:	4603      	mov	r3, r0
 8006918:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0x91, PALDevDataGet(Dev, StopVariable));
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	f893 313a 	ldrb.w	r3, [r3, #314]	; 0x13a
 8006920:	461a      	mov	r2, r3
 8006922:	2191      	movs	r1, #145	; 0x91
 8006924:	6878      	ldr	r0, [r7, #4]
 8006926:	f003 ff17 	bl	800a758 <VL53L0X_WrByte>
 800692a:	4603      	mov	r3, r0
 800692c:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0x00, 0x01);
 800692e:	2201      	movs	r2, #1
 8006930:	2100      	movs	r1, #0
 8006932:	6878      	ldr	r0, [r7, #4]
 8006934:	f003 ff10 	bl	800a758 <VL53L0X_WrByte>
 8006938:	4603      	mov	r3, r0
 800693a:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 800693c:	2200      	movs	r2, #0
 800693e:	21ff      	movs	r1, #255	; 0xff
 8006940:	6878      	ldr	r0, [r7, #4]
 8006942:	f003 ff09 	bl	800a758 <VL53L0X_WrByte>
 8006946:	4603      	mov	r3, r0
 8006948:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0x80, 0x00);
 800694a:	2200      	movs	r2, #0
 800694c:	2180      	movs	r1, #128	; 0x80
 800694e:	6878      	ldr	r0, [r7, #4]
 8006950:	f003 ff02 	bl	800a758 <VL53L0X_WrByte>
 8006954:	4603      	mov	r3, r0
 8006956:	75fb      	strb	r3, [r7, #23]

	switch (DeviceMode) {
 8006958:	7bbb      	ldrb	r3, [r7, #14]
 800695a:	2b01      	cmp	r3, #1
 800695c:	d037      	beq.n	80069ce <VL53L0X_StartMeasurement+0xfa>
 800695e:	2b03      	cmp	r3, #3
 8006960:	d04f      	beq.n	8006a02 <VL53L0X_StartMeasurement+0x12e>
 8006962:	2b00      	cmp	r3, #0
 8006964:	d167      	bne.n	8006a36 <VL53L0X_StartMeasurement+0x162>
	case VL53L0X_DEVICEMODE_SINGLE_RANGING:
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSRANGE_START, 0x01);
 8006966:	2201      	movs	r2, #1
 8006968:	2100      	movs	r1, #0
 800696a:	6878      	ldr	r0, [r7, #4]
 800696c:	f003 fef4 	bl	800a758 <VL53L0X_WrByte>
 8006970:	4603      	mov	r3, r0
 8006972:	75fb      	strb	r3, [r7, #23]

		Byte = StartStopByte;
 8006974:	7bfb      	ldrb	r3, [r7, #15]
 8006976:	737b      	strb	r3, [r7, #13]
		if (Status == VL53L0X_ERROR_NONE) {
 8006978:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800697c:	2b00      	cmp	r3, #0
 800697e:	d15d      	bne.n	8006a3c <VL53L0X_StartMeasurement+0x168>
			/* Wait until start bit has been cleared */
			LoopNb = 0;
 8006980:	2300      	movs	r3, #0
 8006982:	613b      	str	r3, [r7, #16]
			do {
				if (LoopNb > 0)
 8006984:	693b      	ldr	r3, [r7, #16]
 8006986:	2b00      	cmp	r3, #0
 8006988:	d008      	beq.n	800699c <VL53L0X_StartMeasurement+0xc8>
					Status = VL53L0X_RdByte(Dev,
 800698a:	f107 030d 	add.w	r3, r7, #13
 800698e:	461a      	mov	r2, r3
 8006990:	2100      	movs	r1, #0
 8006992:	6878      	ldr	r0, [r7, #4]
 8006994:	f003 ff80 	bl	800a898 <VL53L0X_RdByte>
 8006998:	4603      	mov	r3, r0
 800699a:	75fb      	strb	r3, [r7, #23]
					VL53L0X_REG_SYSRANGE_START, &Byte);
				LoopNb = LoopNb + 1;
 800699c:	693b      	ldr	r3, [r7, #16]
 800699e:	3301      	adds	r3, #1
 80069a0:	613b      	str	r3, [r7, #16]
			} while (((Byte & StartStopByte) == StartStopByte)
 80069a2:	7b7a      	ldrb	r2, [r7, #13]
 80069a4:	7bfb      	ldrb	r3, [r7, #15]
 80069a6:	4013      	ands	r3, r2
 80069a8:	b2db      	uxtb	r3, r3
				&& (Status == VL53L0X_ERROR_NONE)
				&& (LoopNb < VL53L0X_DEFAULT_MAX_LOOP));
 80069aa:	7bfa      	ldrb	r2, [r7, #15]
 80069ac:	429a      	cmp	r2, r3
 80069ae:	d107      	bne.n	80069c0 <VL53L0X_StartMeasurement+0xec>
				&& (Status == VL53L0X_ERROR_NONE)
 80069b0:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80069b4:	2b00      	cmp	r3, #0
 80069b6:	d103      	bne.n	80069c0 <VL53L0X_StartMeasurement+0xec>
				&& (LoopNb < VL53L0X_DEFAULT_MAX_LOOP));
 80069b8:	693b      	ldr	r3, [r7, #16]
 80069ba:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 80069be:	d3e1      	bcc.n	8006984 <VL53L0X_StartMeasurement+0xb0>

			if (LoopNb >= VL53L0X_DEFAULT_MAX_LOOP)
 80069c0:	693b      	ldr	r3, [r7, #16]
 80069c2:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 80069c6:	d339      	bcc.n	8006a3c <VL53L0X_StartMeasurement+0x168>
				Status = VL53L0X_ERROR_TIME_OUT;
 80069c8:	23f9      	movs	r3, #249	; 0xf9
 80069ca:	75fb      	strb	r3, [r7, #23]

		}

		break;
 80069cc:	e036      	b.n	8006a3c <VL53L0X_StartMeasurement+0x168>
	case VL53L0X_DEVICEMODE_CONTINUOUS_RANGING:
		/* Back-to-back mode */

		/* Check if need to apply interrupt settings */
		if (Status == VL53L0X_ERROR_NONE)
 80069ce:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80069d2:	2b00      	cmp	r3, #0
 80069d4:	d105      	bne.n	80069e2 <VL53L0X_StartMeasurement+0x10e>
			Status = VL53L0X_CheckAndLoadInterruptSettings(Dev, 1);
 80069d6:	2101      	movs	r1, #1
 80069d8:	6878      	ldr	r0, [r7, #4]
 80069da:	f7ff ff15 	bl	8006808 <VL53L0X_CheckAndLoadInterruptSettings>
 80069de:	4603      	mov	r3, r0
 80069e0:	75fb      	strb	r3, [r7, #23]

		Status = VL53L0X_WrByte(Dev,
 80069e2:	2202      	movs	r2, #2
 80069e4:	2100      	movs	r1, #0
 80069e6:	6878      	ldr	r0, [r7, #4]
 80069e8:	f003 feb6 	bl	800a758 <VL53L0X_WrByte>
 80069ec:	4603      	mov	r3, r0
 80069ee:	75fb      	strb	r3, [r7, #23]
		VL53L0X_REG_SYSRANGE_START,
		VL53L0X_REG_SYSRANGE_MODE_BACKTOBACK);
		if (Status == VL53L0X_ERROR_NONE) {
 80069f0:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80069f4:	2b00      	cmp	r3, #0
 80069f6:	d123      	bne.n	8006a40 <VL53L0X_StartMeasurement+0x16c>
			/* Set PAL State to Running */
			PALDevDataSet(Dev, PalState, VL53L0X_STATE_RUNNING);
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	2204      	movs	r2, #4
 80069fc:	f883 2132 	strb.w	r2, [r3, #306]	; 0x132
		}
		break;
 8006a00:	e01e      	b.n	8006a40 <VL53L0X_StartMeasurement+0x16c>
	case VL53L0X_DEVICEMODE_CONTINUOUS_TIMED_RANGING:
		/* Continuous mode */
		/* Check if need to apply interrupt settings */
		if (Status == VL53L0X_ERROR_NONE)
 8006a02:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8006a06:	2b00      	cmp	r3, #0
 8006a08:	d105      	bne.n	8006a16 <VL53L0X_StartMeasurement+0x142>
			Status = VL53L0X_CheckAndLoadInterruptSettings(Dev, 1);
 8006a0a:	2101      	movs	r1, #1
 8006a0c:	6878      	ldr	r0, [r7, #4]
 8006a0e:	f7ff fefb 	bl	8006808 <VL53L0X_CheckAndLoadInterruptSettings>
 8006a12:	4603      	mov	r3, r0
 8006a14:	75fb      	strb	r3, [r7, #23]

		Status = VL53L0X_WrByte(Dev,
 8006a16:	2204      	movs	r2, #4
 8006a18:	2100      	movs	r1, #0
 8006a1a:	6878      	ldr	r0, [r7, #4]
 8006a1c:	f003 fe9c 	bl	800a758 <VL53L0X_WrByte>
 8006a20:	4603      	mov	r3, r0
 8006a22:	75fb      	strb	r3, [r7, #23]
		VL53L0X_REG_SYSRANGE_START,
		VL53L0X_REG_SYSRANGE_MODE_TIMED);

		if (Status == VL53L0X_ERROR_NONE) {
 8006a24:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8006a28:	2b00      	cmp	r3, #0
 8006a2a:	d10b      	bne.n	8006a44 <VL53L0X_StartMeasurement+0x170>
			/* Set PAL State to Running */
			PALDevDataSet(Dev, PalState, VL53L0X_STATE_RUNNING);
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	2204      	movs	r2, #4
 8006a30:	f883 2132 	strb.w	r2, [r3, #306]	; 0x132
		}
		break;
 8006a34:	e006      	b.n	8006a44 <VL53L0X_StartMeasurement+0x170>
	default:
		/* Selected mode not supported */
		Status = VL53L0X_ERROR_MODE_NOT_SUPPORTED;
 8006a36:	23f8      	movs	r3, #248	; 0xf8
 8006a38:	75fb      	strb	r3, [r7, #23]
 8006a3a:	e004      	b.n	8006a46 <VL53L0X_StartMeasurement+0x172>
		break;
 8006a3c:	bf00      	nop
 8006a3e:	e002      	b.n	8006a46 <VL53L0X_StartMeasurement+0x172>
		break;
 8006a40:	bf00      	nop
 8006a42:	e000      	b.n	8006a46 <VL53L0X_StartMeasurement+0x172>
		break;
 8006a44:	bf00      	nop
	}


	LOG_FUNCTION_END(Status);
	return Status;
 8006a46:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8006a4a:	4618      	mov	r0, r3
 8006a4c:	3718      	adds	r7, #24
 8006a4e:	46bd      	mov	sp, r7
 8006a50:	bd80      	pop	{r7, pc}

08006a52 <VL53L0X_GetMeasurementDataReady>:
	return Status;
}

VL53L0X_Error VL53L0X_GetMeasurementDataReady(VL53L0X_DEV Dev,
	uint8_t *pMeasurementDataReady)
{
 8006a52:	b580      	push	{r7, lr}
 8006a54:	b084      	sub	sp, #16
 8006a56:	af00      	add	r7, sp, #0
 8006a58:	6078      	str	r0, [r7, #4]
 8006a5a:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8006a5c:	2300      	movs	r3, #0
 8006a5e:	73fb      	strb	r3, [r7, #15]
	uint8_t SysRangeStatusRegister;
	uint8_t InterruptConfig;
	uint32_t InterruptMask;
	LOG_FUNCTION_START("");

	InterruptConfig = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	f893 30da 	ldrb.w	r3, [r3, #218]	; 0xda
 8006a66:	73bb      	strb	r3, [r7, #14]
		Pin0GpioFunctionality);

	if (InterruptConfig ==
 8006a68:	7bbb      	ldrb	r3, [r7, #14]
 8006a6a:	2b04      	cmp	r3, #4
 8006a6c:	d112      	bne.n	8006a94 <VL53L0X_GetMeasurementDataReady+0x42>
		VL53L0X_REG_SYSTEM_INTERRUPT_GPIO_NEW_SAMPLE_READY) {
		Status = VL53L0X_GetInterruptMaskStatus(Dev, &InterruptMask);
 8006a6e:	f107 0308 	add.w	r3, r7, #8
 8006a72:	4619      	mov	r1, r3
 8006a74:	6878      	ldr	r0, [r7, #4]
 8006a76:	f000 fb1b 	bl	80070b0 <VL53L0X_GetInterruptMaskStatus>
 8006a7a:	4603      	mov	r3, r0
 8006a7c:	73fb      	strb	r3, [r7, #15]
		if (InterruptMask ==
 8006a7e:	68bb      	ldr	r3, [r7, #8]
 8006a80:	2b04      	cmp	r3, #4
 8006a82:	d103      	bne.n	8006a8c <VL53L0X_GetMeasurementDataReady+0x3a>
		VL53L0X_REG_SYSTEM_INTERRUPT_GPIO_NEW_SAMPLE_READY)
			*pMeasurementDataReady = 1;
 8006a84:	683b      	ldr	r3, [r7, #0]
 8006a86:	2201      	movs	r2, #1
 8006a88:	701a      	strb	r2, [r3, #0]
 8006a8a:	e01c      	b.n	8006ac6 <VL53L0X_GetMeasurementDataReady+0x74>
		else
			*pMeasurementDataReady = 0;
 8006a8c:	683b      	ldr	r3, [r7, #0]
 8006a8e:	2200      	movs	r2, #0
 8006a90:	701a      	strb	r2, [r3, #0]
 8006a92:	e018      	b.n	8006ac6 <VL53L0X_GetMeasurementDataReady+0x74>
	} else {
		Status = VL53L0X_RdByte(Dev, VL53L0X_REG_RESULT_RANGE_STATUS,
 8006a94:	f107 030d 	add.w	r3, r7, #13
 8006a98:	461a      	mov	r2, r3
 8006a9a:	2114      	movs	r1, #20
 8006a9c:	6878      	ldr	r0, [r7, #4]
 8006a9e:	f003 fefb 	bl	800a898 <VL53L0X_RdByte>
 8006aa2:	4603      	mov	r3, r0
 8006aa4:	73fb      	strb	r3, [r7, #15]
			&SysRangeStatusRegister);
		if (Status == VL53L0X_ERROR_NONE) {
 8006aa6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006aaa:	2b00      	cmp	r3, #0
 8006aac:	d10b      	bne.n	8006ac6 <VL53L0X_GetMeasurementDataReady+0x74>
			if (SysRangeStatusRegister & 0x01)
 8006aae:	7b7b      	ldrb	r3, [r7, #13]
 8006ab0:	f003 0301 	and.w	r3, r3, #1
 8006ab4:	2b00      	cmp	r3, #0
 8006ab6:	d003      	beq.n	8006ac0 <VL53L0X_GetMeasurementDataReady+0x6e>
				*pMeasurementDataReady = 1;
 8006ab8:	683b      	ldr	r3, [r7, #0]
 8006aba:	2201      	movs	r2, #1
 8006abc:	701a      	strb	r2, [r3, #0]
 8006abe:	e002      	b.n	8006ac6 <VL53L0X_GetMeasurementDataReady+0x74>
			else
				*pMeasurementDataReady = 0;
 8006ac0:	683b      	ldr	r3, [r7, #0]
 8006ac2:	2200      	movs	r2, #0
 8006ac4:	701a      	strb	r2, [r3, #0]
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8006ac6:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8006aca:	4618      	mov	r0, r3
 8006acc:	3710      	adds	r7, #16
 8006ace:	46bd      	mov	sp, r7
 8006ad0:	bd80      	pop	{r7, pc}
	...

08006ad4 <VL53L0X_GetRangingMeasurementData>:
}


VL53L0X_Error VL53L0X_GetRangingMeasurementData(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData)
{
 8006ad4:	b5b0      	push	{r4, r5, r7, lr}
 8006ad6:	b096      	sub	sp, #88	; 0x58
 8006ad8:	af02      	add	r7, sp, #8
 8006ada:	6078      	str	r0, [r7, #4]
 8006adc:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8006ade:	2300      	movs	r3, #0
 8006ae0:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
	 * use multi read even if some registers are not useful, result will
	 * be more efficient
	 * start reading at 0x14 dec20
	 * end reading at 0x21 dec33 total 14 bytes to read
	 */
	Status = VL53L0X_ReadMulti(Dev, 0x14, localBuffer, 12);
 8006ae4:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8006ae8:	230c      	movs	r3, #12
 8006aea:	2114      	movs	r1, #20
 8006aec:	6878      	ldr	r0, [r7, #4]
 8006aee:	f003 fe0a 	bl	800a706 <VL53L0X_ReadMulti>
 8006af2:	4603      	mov	r3, r0
 8006af4:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f

	if (Status == VL53L0X_ERROR_NONE) {
 8006af8:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
 8006afc:	2b00      	cmp	r3, #0
 8006afe:	f040 80d2 	bne.w	8006ca6 <VL53L0X_GetRangingMeasurementData+0x1d2>

		pRangingMeasurementData->ZoneId = 0; /* Only one zone */
 8006b02:	683b      	ldr	r3, [r7, #0]
 8006b04:	2200      	movs	r2, #0
 8006b06:	759a      	strb	r2, [r3, #22]
		pRangingMeasurementData->TimeStamp = 0; /* Not Implemented */
 8006b08:	683b      	ldr	r3, [r7, #0]
 8006b0a:	2200      	movs	r2, #0
 8006b0c:	601a      	str	r2, [r3, #0]

		tmpuint16 = VL53L0X_MAKEUINT16(localBuffer[11], localBuffer[10]);
 8006b0e:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 8006b12:	b29b      	uxth	r3, r3
 8006b14:	021b      	lsls	r3, r3, #8
 8006b16:	b29a      	uxth	r2, r3
 8006b18:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8006b1c:	b29b      	uxth	r3, r3
 8006b1e:	4413      	add	r3, r2
 8006b20:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
		/* cut1.1 if SYSTEM__RANGE_CONFIG if 1 range is 2bits fractional
		 *(format 11.2) else no fractional
		 */

		pRangingMeasurementData->MeasurementTimeUsec = 0;
 8006b24:	683b      	ldr	r3, [r7, #0]
 8006b26:	2200      	movs	r2, #0
 8006b28:	605a      	str	r2, [r3, #4]

		SignalRate = VL53L0X_FIXPOINT97TOFIXPOINT1616(
 8006b2a:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8006b2e:	b29b      	uxth	r3, r3
 8006b30:	021b      	lsls	r3, r3, #8
 8006b32:	b29a      	uxth	r2, r3
 8006b34:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8006b38:	b29b      	uxth	r3, r3
 8006b3a:	4413      	add	r3, r2
 8006b3c:	b29b      	uxth	r3, r3
 8006b3e:	025b      	lsls	r3, r3, #9
 8006b40:	647b      	str	r3, [r7, #68]	; 0x44
			VL53L0X_MAKEUINT16(localBuffer[7], localBuffer[6]));
		/* peak_signal_count_rate_rtn_mcps */
		pRangingMeasurementData->SignalRateRtnMegaCps = SignalRate;
 8006b42:	683b      	ldr	r3, [r7, #0]
 8006b44:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006b46:	60da      	str	r2, [r3, #12]

		AmbientRate = VL53L0X_MAKEUINT16(localBuffer[9], localBuffer[8]);
 8006b48:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8006b4c:	b29b      	uxth	r3, r3
 8006b4e:	021b      	lsls	r3, r3, #8
 8006b50:	b29a      	uxth	r2, r3
 8006b52:	f897 3031 	ldrb.w	r3, [r7, #49]	; 0x31
 8006b56:	b29b      	uxth	r3, r3
 8006b58:	4413      	add	r3, r2
 8006b5a:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
		pRangingMeasurementData->AmbientRateRtnMegaCps =
			VL53L0X_FIXPOINT97TOFIXPOINT1616(AmbientRate);
 8006b5e:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8006b62:	025b      	lsls	r3, r3, #9
 8006b64:	461a      	mov	r2, r3
		pRangingMeasurementData->AmbientRateRtnMegaCps =
 8006b66:	683b      	ldr	r3, [r7, #0]
 8006b68:	611a      	str	r2, [r3, #16]

		EffectiveSpadRtnCount = VL53L0X_MAKEUINT16(localBuffer[3],
 8006b6a:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 8006b6e:	b29b      	uxth	r3, r3
 8006b70:	021b      	lsls	r3, r3, #8
 8006b72:	b29a      	uxth	r2, r3
 8006b74:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8006b78:	b29b      	uxth	r3, r3
 8006b7a:	4413      	add	r3, r2
 8006b7c:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
			localBuffer[2]);
		/* EffectiveSpadRtnCount is 8.8 format */
		pRangingMeasurementData->EffectiveSpadRtnCount =
 8006b80:	683b      	ldr	r3, [r7, #0]
 8006b82:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 8006b86:	829a      	strh	r2, [r3, #20]
			EffectiveSpadRtnCount;

		DeviceRangeStatus = localBuffer[0];
 8006b88:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8006b8c:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

		/* Get Linearity Corrective Gain */
		LinearityCorrectiveGain = PALDevDataGet(Dev,
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	f8b3 3152 	ldrh.w	r3, [r3, #338]	; 0x152
 8006b96:	87bb      	strh	r3, [r7, #60]	; 0x3c
			LinearityCorrectiveGain);

		/* Get ranging configuration */
		RangeFractionalEnable = PALDevDataGet(Dev,
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	f893 3131 	ldrb.w	r3, [r3, #305]	; 0x131
 8006b9e:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
			RangeFractionalEnable);

		if (LinearityCorrectiveGain != 1000) {
 8006ba2:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8006ba4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006ba8:	d047      	beq.n	8006c3a <VL53L0X_GetRangingMeasurementData+0x166>

			tmpuint16 = (uint16_t)((LinearityCorrectiveGain
				* tmpuint16 + 500) / 1000);
 8006baa:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8006bac:	f8b7 204c 	ldrh.w	r2, [r7, #76]	; 0x4c
 8006bb0:	fb02 f303 	mul.w	r3, r2, r3
 8006bb4:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 8006bb8:	4a58      	ldr	r2, [pc, #352]	; (8006d1c <VL53L0X_GetRangingMeasurementData+0x248>)
 8006bba:	fb82 1203 	smull	r1, r2, r2, r3
 8006bbe:	1192      	asrs	r2, r2, #6
 8006bc0:	17db      	asrs	r3, r3, #31
 8006bc2:	1ad3      	subs	r3, r2, r3
			tmpuint16 = (uint16_t)((LinearityCorrectiveGain
 8006bc4:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c

			/* Implement Xtalk */
			VL53L0X_GETPARAMETERFIELD(Dev,
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	6a1b      	ldr	r3, [r3, #32]
 8006bcc:	873b      	strh	r3, [r7, #56]	; 0x38
				XTalkCompensationRateMegaCps,
				XTalkCompensationRateMegaCps);
			VL53L0X_GETPARAMETERFIELD(Dev, XTalkCompensationEnable,
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	7f1b      	ldrb	r3, [r3, #28]
 8006bd2:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
				XTalkCompensationEnable);

			if (XTalkCompensationEnable) {
 8006bd6:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8006bda:	2b00      	cmp	r3, #0
 8006bdc:	d02d      	beq.n	8006c3a <VL53L0X_GetRangingMeasurementData+0x166>

				if ((SignalRate
					- ((XTalkCompensationRateMegaCps
					* EffectiveSpadRtnCount) >> 8))
 8006bde:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8006be0:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 8006be4:	fb02 f303 	mul.w	r3, r2, r3
 8006be8:	121b      	asrs	r3, r3, #8
 8006bea:	461a      	mov	r2, r3
				if ((SignalRate
 8006bec:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006bee:	429a      	cmp	r2, r3
 8006bf0:	d10d      	bne.n	8006c0e <VL53L0X_GetRangingMeasurementData+0x13a>
					<= 0) {
					if (RangeFractionalEnable)
 8006bf2:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8006bf6:	2b00      	cmp	r3, #0
 8006bf8:	d004      	beq.n	8006c04 <VL53L0X_GetRangingMeasurementData+0x130>
						XtalkRangeMilliMeter = 8888;
 8006bfa:	f242 23b8 	movw	r3, #8888	; 0x22b8
 8006bfe:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
 8006c02:	e016      	b.n	8006c32 <VL53L0X_GetRangingMeasurementData+0x15e>
					else
						XtalkRangeMilliMeter = 8888
 8006c04:	f648 23e0 	movw	r3, #35552	; 0x8ae0
 8006c08:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
 8006c0c:	e011      	b.n	8006c32 <VL53L0X_GetRangingMeasurementData+0x15e>
							<< 2;
				} else {
					XtalkRangeMilliMeter =
					(tmpuint16 * SignalRate)
 8006c0e:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 8006c12:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006c14:	fb02 f203 	mul.w	r2, r2, r3
						/ (SignalRate
						- ((XTalkCompensationRateMegaCps
						* EffectiveSpadRtnCount)
 8006c18:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8006c1a:	f8b7 1040 	ldrh.w	r1, [r7, #64]	; 0x40
 8006c1e:	fb01 f303 	mul.w	r3, r1, r3
						>> 8));
 8006c22:	121b      	asrs	r3, r3, #8
 8006c24:	4619      	mov	r1, r3
						- ((XTalkCompensationRateMegaCps
 8006c26:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006c28:	1a5b      	subs	r3, r3, r1
						/ (SignalRate
 8006c2a:	fbb2 f3f3 	udiv	r3, r2, r3
					XtalkRangeMilliMeter =
 8006c2e:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
				}

				tmpuint16 = XtalkRangeMilliMeter;
 8006c32:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8006c36:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
			}

		}

		if (RangeFractionalEnable) {
 8006c3a:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8006c3e:	2b00      	cmp	r3, #0
 8006c40:	d00d      	beq.n	8006c5e <VL53L0X_GetRangingMeasurementData+0x18a>
			pRangingMeasurementData->RangeMilliMeter =
				(uint16_t)((tmpuint16) >> 2);
 8006c42:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 8006c46:	089b      	lsrs	r3, r3, #2
 8006c48:	b29a      	uxth	r2, r3
			pRangingMeasurementData->RangeMilliMeter =
 8006c4a:	683b      	ldr	r3, [r7, #0]
 8006c4c:	811a      	strh	r2, [r3, #8]
			pRangingMeasurementData->RangeFractionalPart =
				(uint8_t)((tmpuint16 & 0x03) << 6);
 8006c4e:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 8006c52:	b2db      	uxtb	r3, r3
 8006c54:	019b      	lsls	r3, r3, #6
 8006c56:	b2da      	uxtb	r2, r3
			pRangingMeasurementData->RangeFractionalPart =
 8006c58:	683b      	ldr	r3, [r7, #0]
 8006c5a:	75da      	strb	r2, [r3, #23]
 8006c5c:	e006      	b.n	8006c6c <VL53L0X_GetRangingMeasurementData+0x198>
		} else {
			pRangingMeasurementData->RangeMilliMeter = tmpuint16;
 8006c5e:	683b      	ldr	r3, [r7, #0]
 8006c60:	f8b7 204c 	ldrh.w	r2, [r7, #76]	; 0x4c
 8006c64:	811a      	strh	r2, [r3, #8]
			pRangingMeasurementData->RangeFractionalPart = 0;
 8006c66:	683b      	ldr	r3, [r7, #0]
 8006c68:	2200      	movs	r2, #0
 8006c6a:	75da      	strb	r2, [r3, #23]
		 * For a standard definition of RangeStatus, this should
		 * return 0 in case of good result after a ranging
		 * The range status depends on the device so call a device
		 * specific function to obtain the right Status.
		 */
		Status |= VL53L0X_get_pal_range_status(Dev, DeviceRangeStatus,
 8006c6c:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 8006c70:	f897 103f 	ldrb.w	r1, [r7, #63]	; 0x3f
 8006c74:	f107 0336 	add.w	r3, r7, #54	; 0x36
 8006c78:	9301      	str	r3, [sp, #4]
 8006c7a:	683b      	ldr	r3, [r7, #0]
 8006c7c:	9300      	str	r3, [sp, #0]
 8006c7e:	4613      	mov	r3, r2
 8006c80:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006c82:	6878      	ldr	r0, [r7, #4]
 8006c84:	f003 f9ec 	bl	800a060 <VL53L0X_get_pal_range_status>
 8006c88:	4603      	mov	r3, r0
 8006c8a:	461a      	mov	r2, r3
 8006c8c:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8006c90:	4313      	orrs	r3, r2
 8006c92:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
			SignalRate, EffectiveSpadRtnCount,
			pRangingMeasurementData, &PalRangeStatus);

		if (Status == VL53L0X_ERROR_NONE)
 8006c96:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
 8006c9a:	2b00      	cmp	r3, #0
 8006c9c:	d103      	bne.n	8006ca6 <VL53L0X_GetRangingMeasurementData+0x1d2>
			pRangingMeasurementData->RangeStatus = PalRangeStatus;
 8006c9e:	f897 2036 	ldrb.w	r2, [r7, #54]	; 0x36
 8006ca2:	683b      	ldr	r3, [r7, #0]
 8006ca4:	761a      	strb	r2, [r3, #24]

	}

	if (Status == VL53L0X_ERROR_NONE) {
 8006ca6:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
 8006caa:	2b00      	cmp	r3, #0
 8006cac:	d12f      	bne.n	8006d0e <VL53L0X_GetRangingMeasurementData+0x23a>
		/* Copy last read data into Dev buffer */
		LastRangeDataBuffer = PALDevDataGet(Dev, LastRangeMeasure);
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	f107 040c 	add.w	r4, r7, #12
 8006cb4:	f103 0550 	add.w	r5, r3, #80	; 0x50
 8006cb8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8006cba:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8006cbc:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8006cc0:	e884 0007 	stmia.w	r4, {r0, r1, r2}

		LastRangeDataBuffer.RangeMilliMeter =
			pRangingMeasurementData->RangeMilliMeter;
 8006cc4:	683b      	ldr	r3, [r7, #0]
 8006cc6:	891b      	ldrh	r3, [r3, #8]
		LastRangeDataBuffer.RangeMilliMeter =
 8006cc8:	82bb      	strh	r3, [r7, #20]
		LastRangeDataBuffer.RangeFractionalPart =
			pRangingMeasurementData->RangeFractionalPart;
 8006cca:	683b      	ldr	r3, [r7, #0]
 8006ccc:	7ddb      	ldrb	r3, [r3, #23]
		LastRangeDataBuffer.RangeFractionalPart =
 8006cce:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
		LastRangeDataBuffer.RangeDMaxMilliMeter =
			pRangingMeasurementData->RangeDMaxMilliMeter;
 8006cd2:	683b      	ldr	r3, [r7, #0]
 8006cd4:	895b      	ldrh	r3, [r3, #10]
		LastRangeDataBuffer.RangeDMaxMilliMeter =
 8006cd6:	82fb      	strh	r3, [r7, #22]
		LastRangeDataBuffer.MeasurementTimeUsec =
			pRangingMeasurementData->MeasurementTimeUsec;
 8006cd8:	683b      	ldr	r3, [r7, #0]
 8006cda:	685b      	ldr	r3, [r3, #4]
		LastRangeDataBuffer.MeasurementTimeUsec =
 8006cdc:	613b      	str	r3, [r7, #16]
		LastRangeDataBuffer.SignalRateRtnMegaCps =
			pRangingMeasurementData->SignalRateRtnMegaCps;
 8006cde:	683b      	ldr	r3, [r7, #0]
 8006ce0:	68db      	ldr	r3, [r3, #12]
		LastRangeDataBuffer.SignalRateRtnMegaCps =
 8006ce2:	61bb      	str	r3, [r7, #24]
		LastRangeDataBuffer.AmbientRateRtnMegaCps =
			pRangingMeasurementData->AmbientRateRtnMegaCps;
 8006ce4:	683b      	ldr	r3, [r7, #0]
 8006ce6:	691b      	ldr	r3, [r3, #16]
		LastRangeDataBuffer.AmbientRateRtnMegaCps =
 8006ce8:	61fb      	str	r3, [r7, #28]
		LastRangeDataBuffer.EffectiveSpadRtnCount =
			pRangingMeasurementData->EffectiveSpadRtnCount;
 8006cea:	683b      	ldr	r3, [r7, #0]
 8006cec:	8a9b      	ldrh	r3, [r3, #20]
		LastRangeDataBuffer.EffectiveSpadRtnCount =
 8006cee:	843b      	strh	r3, [r7, #32]
		LastRangeDataBuffer.RangeStatus =
			pRangingMeasurementData->RangeStatus;
 8006cf0:	683b      	ldr	r3, [r7, #0]
 8006cf2:	7e1b      	ldrb	r3, [r3, #24]
		LastRangeDataBuffer.RangeStatus =
 8006cf4:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24

		PALDevDataSet(Dev, LastRangeMeasure, LastRangeDataBuffer);
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	f103 0450 	add.w	r4, r3, #80	; 0x50
 8006cfe:	f107 050c 	add.w	r5, r7, #12
 8006d02:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8006d04:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8006d06:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8006d0a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8006d0e:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
}
 8006d12:	4618      	mov	r0, r3
 8006d14:	3750      	adds	r7, #80	; 0x50
 8006d16:	46bd      	mov	sp, r7
 8006d18:	bdb0      	pop	{r4, r5, r7, pc}
 8006d1a:	bf00      	nop
 8006d1c:	10624dd3 	.word	0x10624dd3

08006d20 <VL53L0X_PerformSingleRangingMeasurement>:
	return Status;
}

VL53L0X_Error VL53L0X_PerformSingleRangingMeasurement(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData)
{
 8006d20:	b580      	push	{r7, lr}
 8006d22:	b084      	sub	sp, #16
 8006d24:	af00      	add	r7, sp, #0
 8006d26:	6078      	str	r0, [r7, #4]
 8006d28:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8006d2a:	2300      	movs	r3, #0
 8006d2c:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("");

	/* This function will do a complete single ranging
	 * Here we fix the mode! */
	Status = VL53L0X_SetDeviceMode(Dev, VL53L0X_DEVICEMODE_SINGLE_RANGING);
 8006d2e:	2100      	movs	r1, #0
 8006d30:	6878      	ldr	r0, [r7, #4]
 8006d32:	f7ff f883 	bl	8005e3c <VL53L0X_SetDeviceMode>
 8006d36:	4603      	mov	r3, r0
 8006d38:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 8006d3a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006d3e:	2b00      	cmp	r3, #0
 8006d40:	d104      	bne.n	8006d4c <VL53L0X_PerformSingleRangingMeasurement+0x2c>
		Status = VL53L0X_PerformSingleMeasurement(Dev);
 8006d42:	6878      	ldr	r0, [r7, #4]
 8006d44:	f7ff fd16 	bl	8006774 <VL53L0X_PerformSingleMeasurement>
 8006d48:	4603      	mov	r3, r0
 8006d4a:	73fb      	strb	r3, [r7, #15]


	if (Status == VL53L0X_ERROR_NONE)
 8006d4c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006d50:	2b00      	cmp	r3, #0
 8006d52:	d105      	bne.n	8006d60 <VL53L0X_PerformSingleRangingMeasurement+0x40>
		Status = VL53L0X_GetRangingMeasurementData(Dev,
 8006d54:	6839      	ldr	r1, [r7, #0]
 8006d56:	6878      	ldr	r0, [r7, #4]
 8006d58:	f7ff febc 	bl	8006ad4 <VL53L0X_GetRangingMeasurementData>
 8006d5c:	4603      	mov	r3, r0
 8006d5e:	73fb      	strb	r3, [r7, #15]
			pRangingMeasurementData);


	if (Status == VL53L0X_ERROR_NONE)
 8006d60:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006d64:	2b00      	cmp	r3, #0
 8006d66:	d105      	bne.n	8006d74 <VL53L0X_PerformSingleRangingMeasurement+0x54>
		Status = VL53L0X_ClearInterruptMask(Dev, 0);
 8006d68:	2100      	movs	r1, #0
 8006d6a:	6878      	ldr	r0, [r7, #4]
 8006d6c:	f000 f960 	bl	8007030 <VL53L0X_ClearInterruptMask>
 8006d70:	4603      	mov	r3, r0
 8006d72:	73fb      	strb	r3, [r7, #15]


	LOG_FUNCTION_END(Status);
	return Status;
 8006d74:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8006d78:	4618      	mov	r0, r3
 8006d7a:	3710      	adds	r7, #16
 8006d7c:	46bd      	mov	sp, r7
 8006d7e:	bd80      	pop	{r7, pc}

08006d80 <VL53L0X_SetGpioConfig>:
/* End Group PAL Measurement Functions */

VL53L0X_Error VL53L0X_SetGpioConfig(VL53L0X_DEV Dev, uint8_t Pin,
	VL53L0X_DeviceModes DeviceMode, VL53L0X_GpioFunctionality Functionality,
	VL53L0X_InterruptPolarity Polarity)
{
 8006d80:	b580      	push	{r7, lr}
 8006d82:	b084      	sub	sp, #16
 8006d84:	af00      	add	r7, sp, #0
 8006d86:	6078      	str	r0, [r7, #4]
 8006d88:	4608      	mov	r0, r1
 8006d8a:	4611      	mov	r1, r2
 8006d8c:	461a      	mov	r2, r3
 8006d8e:	4603      	mov	r3, r0
 8006d90:	70fb      	strb	r3, [r7, #3]
 8006d92:	460b      	mov	r3, r1
 8006d94:	70bb      	strb	r3, [r7, #2]
 8006d96:	4613      	mov	r3, r2
 8006d98:	707b      	strb	r3, [r7, #1]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8006d9a:	2300      	movs	r3, #0
 8006d9c:	73fb      	strb	r3, [r7, #15]
	uint8_t data;

	LOG_FUNCTION_START("");

	if (Pin != 0) {
 8006d9e:	78fb      	ldrb	r3, [r7, #3]
 8006da0:	2b00      	cmp	r3, #0
 8006da2:	d002      	beq.n	8006daa <VL53L0X_SetGpioConfig+0x2a>
		Status = VL53L0X_ERROR_GPIO_NOT_EXISTING;
 8006da4:	23f6      	movs	r3, #246	; 0xf6
 8006da6:	73fb      	strb	r3, [r7, #15]
 8006da8:	e105      	b.n	8006fb6 <VL53L0X_SetGpioConfig+0x236>
	} else if (DeviceMode == VL53L0X_DEVICEMODE_GPIO_DRIVE) {
 8006daa:	78bb      	ldrb	r3, [r7, #2]
 8006dac:	2b14      	cmp	r3, #20
 8006dae:	d110      	bne.n	8006dd2 <VL53L0X_SetGpioConfig+0x52>
		if (Polarity == VL53L0X_INTERRUPTPOLARITY_LOW)
 8006db0:	7e3b      	ldrb	r3, [r7, #24]
 8006db2:	2b00      	cmp	r3, #0
 8006db4:	d102      	bne.n	8006dbc <VL53L0X_SetGpioConfig+0x3c>
			data = 0x10;
 8006db6:	2310      	movs	r3, #16
 8006db8:	73bb      	strb	r3, [r7, #14]
 8006dba:	e001      	b.n	8006dc0 <VL53L0X_SetGpioConfig+0x40>
		else
			data = 1;
 8006dbc:	2301      	movs	r3, #1
 8006dbe:	73bb      	strb	r3, [r7, #14]

		Status = VL53L0X_WrByte(Dev,
 8006dc0:	7bbb      	ldrb	r3, [r7, #14]
 8006dc2:	461a      	mov	r2, r3
 8006dc4:	2184      	movs	r1, #132	; 0x84
 8006dc6:	6878      	ldr	r0, [r7, #4]
 8006dc8:	f003 fcc6 	bl	800a758 <VL53L0X_WrByte>
 8006dcc:	4603      	mov	r3, r0
 8006dce:	73fb      	strb	r3, [r7, #15]
 8006dd0:	e0f1      	b.n	8006fb6 <VL53L0X_SetGpioConfig+0x236>
		VL53L0X_REG_GPIO_HV_MUX_ACTIVE_HIGH, data);

	} else if (DeviceMode == VL53L0X_DEVICEMODE_GPIO_OSC) {
 8006dd2:	78bb      	ldrb	r3, [r7, #2]
 8006dd4:	2b15      	cmp	r3, #21
 8006dd6:	f040 8097 	bne.w	8006f08 <VL53L0X_SetGpioConfig+0x188>

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 8006dda:	2201      	movs	r2, #1
 8006ddc:	21ff      	movs	r1, #255	; 0xff
 8006dde:	6878      	ldr	r0, [r7, #4]
 8006de0:	f003 fcba 	bl	800a758 <VL53L0X_WrByte>
 8006de4:	4603      	mov	r3, r0
 8006de6:	461a      	mov	r2, r3
 8006de8:	7bfb      	ldrb	r3, [r7, #15]
 8006dea:	4313      	orrs	r3, r2
 8006dec:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 8006dee:	2200      	movs	r2, #0
 8006df0:	2100      	movs	r1, #0
 8006df2:	6878      	ldr	r0, [r7, #4]
 8006df4:	f003 fcb0 	bl	800a758 <VL53L0X_WrByte>
 8006df8:	4603      	mov	r3, r0
 8006dfa:	461a      	mov	r2, r3
 8006dfc:	7bfb      	ldrb	r3, [r7, #15]
 8006dfe:	4313      	orrs	r3, r2
 8006e00:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 8006e02:	2200      	movs	r2, #0
 8006e04:	21ff      	movs	r1, #255	; 0xff
 8006e06:	6878      	ldr	r0, [r7, #4]
 8006e08:	f003 fca6 	bl	800a758 <VL53L0X_WrByte>
 8006e0c:	4603      	mov	r3, r0
 8006e0e:	461a      	mov	r2, r3
 8006e10:	7bfb      	ldrb	r3, [r7, #15]
 8006e12:	4313      	orrs	r3, r2
 8006e14:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 8006e16:	2201      	movs	r2, #1
 8006e18:	2180      	movs	r1, #128	; 0x80
 8006e1a:	6878      	ldr	r0, [r7, #4]
 8006e1c:	f003 fc9c 	bl	800a758 <VL53L0X_WrByte>
 8006e20:	4603      	mov	r3, r0
 8006e22:	461a      	mov	r2, r3
 8006e24:	7bfb      	ldrb	r3, [r7, #15]
 8006e26:	4313      	orrs	r3, r2
 8006e28:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0x85, 0x02);
 8006e2a:	2202      	movs	r2, #2
 8006e2c:	2185      	movs	r1, #133	; 0x85
 8006e2e:	6878      	ldr	r0, [r7, #4]
 8006e30:	f003 fc92 	bl	800a758 <VL53L0X_WrByte>
 8006e34:	4603      	mov	r3, r0
 8006e36:	461a      	mov	r2, r3
 8006e38:	7bfb      	ldrb	r3, [r7, #15]
 8006e3a:	4313      	orrs	r3, r2
 8006e3c:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x04);
 8006e3e:	2204      	movs	r2, #4
 8006e40:	21ff      	movs	r1, #255	; 0xff
 8006e42:	6878      	ldr	r0, [r7, #4]
 8006e44:	f003 fc88 	bl	800a758 <VL53L0X_WrByte>
 8006e48:	4603      	mov	r3, r0
 8006e4a:	461a      	mov	r2, r3
 8006e4c:	7bfb      	ldrb	r3, [r7, #15]
 8006e4e:	4313      	orrs	r3, r2
 8006e50:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xcd, 0x00);
 8006e52:	2200      	movs	r2, #0
 8006e54:	21cd      	movs	r1, #205	; 0xcd
 8006e56:	6878      	ldr	r0, [r7, #4]
 8006e58:	f003 fc7e 	bl	800a758 <VL53L0X_WrByte>
 8006e5c:	4603      	mov	r3, r0
 8006e5e:	461a      	mov	r2, r3
 8006e60:	7bfb      	ldrb	r3, [r7, #15]
 8006e62:	4313      	orrs	r3, r2
 8006e64:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xcc, 0x11);
 8006e66:	2211      	movs	r2, #17
 8006e68:	21cc      	movs	r1, #204	; 0xcc
 8006e6a:	6878      	ldr	r0, [r7, #4]
 8006e6c:	f003 fc74 	bl	800a758 <VL53L0X_WrByte>
 8006e70:	4603      	mov	r3, r0
 8006e72:	461a      	mov	r2, r3
 8006e74:	7bfb      	ldrb	r3, [r7, #15]
 8006e76:	4313      	orrs	r3, r2
 8006e78:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x07);
 8006e7a:	2207      	movs	r2, #7
 8006e7c:	21ff      	movs	r1, #255	; 0xff
 8006e7e:	6878      	ldr	r0, [r7, #4]
 8006e80:	f003 fc6a 	bl	800a758 <VL53L0X_WrByte>
 8006e84:	4603      	mov	r3, r0
 8006e86:	461a      	mov	r2, r3
 8006e88:	7bfb      	ldrb	r3, [r7, #15]
 8006e8a:	4313      	orrs	r3, r2
 8006e8c:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xbe, 0x00);
 8006e8e:	2200      	movs	r2, #0
 8006e90:	21be      	movs	r1, #190	; 0xbe
 8006e92:	6878      	ldr	r0, [r7, #4]
 8006e94:	f003 fc60 	bl	800a758 <VL53L0X_WrByte>
 8006e98:	4603      	mov	r3, r0
 8006e9a:	461a      	mov	r2, r3
 8006e9c:	7bfb      	ldrb	r3, [r7, #15]
 8006e9e:	4313      	orrs	r3, r2
 8006ea0:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x06);
 8006ea2:	2206      	movs	r2, #6
 8006ea4:	21ff      	movs	r1, #255	; 0xff
 8006ea6:	6878      	ldr	r0, [r7, #4]
 8006ea8:	f003 fc56 	bl	800a758 <VL53L0X_WrByte>
 8006eac:	4603      	mov	r3, r0
 8006eae:	461a      	mov	r2, r3
 8006eb0:	7bfb      	ldrb	r3, [r7, #15]
 8006eb2:	4313      	orrs	r3, r2
 8006eb4:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xcc, 0x09);
 8006eb6:	2209      	movs	r2, #9
 8006eb8:	21cc      	movs	r1, #204	; 0xcc
 8006eba:	6878      	ldr	r0, [r7, #4]
 8006ebc:	f003 fc4c 	bl	800a758 <VL53L0X_WrByte>
 8006ec0:	4603      	mov	r3, r0
 8006ec2:	461a      	mov	r2, r3
 8006ec4:	7bfb      	ldrb	r3, [r7, #15]
 8006ec6:	4313      	orrs	r3, r2
 8006ec8:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 8006eca:	2200      	movs	r2, #0
 8006ecc:	21ff      	movs	r1, #255	; 0xff
 8006ece:	6878      	ldr	r0, [r7, #4]
 8006ed0:	f003 fc42 	bl	800a758 <VL53L0X_WrByte>
 8006ed4:	4603      	mov	r3, r0
 8006ed6:	461a      	mov	r2, r3
 8006ed8:	7bfb      	ldrb	r3, [r7, #15]
 8006eda:	4313      	orrs	r3, r2
 8006edc:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 8006ede:	2201      	movs	r2, #1
 8006ee0:	21ff      	movs	r1, #255	; 0xff
 8006ee2:	6878      	ldr	r0, [r7, #4]
 8006ee4:	f003 fc38 	bl	800a758 <VL53L0X_WrByte>
 8006ee8:	4603      	mov	r3, r0
 8006eea:	461a      	mov	r2, r3
 8006eec:	7bfb      	ldrb	r3, [r7, #15]
 8006eee:	4313      	orrs	r3, r2
 8006ef0:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 8006ef2:	2200      	movs	r2, #0
 8006ef4:	2100      	movs	r1, #0
 8006ef6:	6878      	ldr	r0, [r7, #4]
 8006ef8:	f003 fc2e 	bl	800a758 <VL53L0X_WrByte>
 8006efc:	4603      	mov	r3, r0
 8006efe:	461a      	mov	r2, r3
 8006f00:	7bfb      	ldrb	r3, [r7, #15]
 8006f02:	4313      	orrs	r3, r2
 8006f04:	73fb      	strb	r3, [r7, #15]
 8006f06:	e056      	b.n	8006fb6 <VL53L0X_SetGpioConfig+0x236>

	} else {

		if (Status == VL53L0X_ERROR_NONE) {
 8006f08:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006f0c:	2b00      	cmp	r3, #0
 8006f0e:	d120      	bne.n	8006f52 <VL53L0X_SetGpioConfig+0x1d2>
			switch (Functionality) {
 8006f10:	787b      	ldrb	r3, [r7, #1]
 8006f12:	2b04      	cmp	r3, #4
 8006f14:	d81b      	bhi.n	8006f4e <VL53L0X_SetGpioConfig+0x1ce>
 8006f16:	a201      	add	r2, pc, #4	; (adr r2, 8006f1c <VL53L0X_SetGpioConfig+0x19c>)
 8006f18:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006f1c:	08006f31 	.word	0x08006f31
 8006f20:	08006f37 	.word	0x08006f37
 8006f24:	08006f3d 	.word	0x08006f3d
 8006f28:	08006f43 	.word	0x08006f43
 8006f2c:	08006f49 	.word	0x08006f49
			case VL53L0X_GPIOFUNCTIONALITY_OFF:
				data = 0x00;
 8006f30:	2300      	movs	r3, #0
 8006f32:	73bb      	strb	r3, [r7, #14]
				break;
 8006f34:	e00d      	b.n	8006f52 <VL53L0X_SetGpioConfig+0x1d2>
			case VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_LOW:
				data = 0x01;
 8006f36:	2301      	movs	r3, #1
 8006f38:	73bb      	strb	r3, [r7, #14]
				break;
 8006f3a:	e00a      	b.n	8006f52 <VL53L0X_SetGpioConfig+0x1d2>
			case VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_HIGH:
				data = 0x02;
 8006f3c:	2302      	movs	r3, #2
 8006f3e:	73bb      	strb	r3, [r7, #14]
				break;
 8006f40:	e007      	b.n	8006f52 <VL53L0X_SetGpioConfig+0x1d2>
			case VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_OUT:
				data = 0x03;
 8006f42:	2303      	movs	r3, #3
 8006f44:	73bb      	strb	r3, [r7, #14]
				break;
 8006f46:	e004      	b.n	8006f52 <VL53L0X_SetGpioConfig+0x1d2>
			case VL53L0X_GPIOFUNCTIONALITY_NEW_MEASURE_READY:
				data = 0x04;
 8006f48:	2304      	movs	r3, #4
 8006f4a:	73bb      	strb	r3, [r7, #14]
				break;
 8006f4c:	e001      	b.n	8006f52 <VL53L0X_SetGpioConfig+0x1d2>
			default:
				Status =
 8006f4e:	23f5      	movs	r3, #245	; 0xf5
 8006f50:	73fb      	strb	r3, [r7, #15]
				VL53L0X_ERROR_GPIO_FUNCTIONALITY_NOT_SUPPORTED;
			}
		}

		if (Status == VL53L0X_ERROR_NONE)
 8006f52:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006f56:	2b00      	cmp	r3, #0
 8006f58:	d107      	bne.n	8006f6a <VL53L0X_SetGpioConfig+0x1ea>
			Status = VL53L0X_WrByte(Dev,
 8006f5a:	7bbb      	ldrb	r3, [r7, #14]
 8006f5c:	461a      	mov	r2, r3
 8006f5e:	210a      	movs	r1, #10
 8006f60:	6878      	ldr	r0, [r7, #4]
 8006f62:	f003 fbf9 	bl	800a758 <VL53L0X_WrByte>
 8006f66:	4603      	mov	r3, r0
 8006f68:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_SYSTEM_INTERRUPT_CONFIG_GPIO, data);

		if (Status == VL53L0X_ERROR_NONE) {
 8006f6a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006f6e:	2b00      	cmp	r3, #0
 8006f70:	d10f      	bne.n	8006f92 <VL53L0X_SetGpioConfig+0x212>
			if (Polarity == VL53L0X_INTERRUPTPOLARITY_LOW)
 8006f72:	7e3b      	ldrb	r3, [r7, #24]
 8006f74:	2b00      	cmp	r3, #0
 8006f76:	d102      	bne.n	8006f7e <VL53L0X_SetGpioConfig+0x1fe>
				data = 0;
 8006f78:	2300      	movs	r3, #0
 8006f7a:	73bb      	strb	r3, [r7, #14]
 8006f7c:	e001      	b.n	8006f82 <VL53L0X_SetGpioConfig+0x202>
			else
				data = (uint8_t)(1 << 4);
 8006f7e:	2310      	movs	r3, #16
 8006f80:	73bb      	strb	r3, [r7, #14]

			Status = VL53L0X_UpdateByte(Dev,
 8006f82:	7bbb      	ldrb	r3, [r7, #14]
 8006f84:	22ef      	movs	r2, #239	; 0xef
 8006f86:	2184      	movs	r1, #132	; 0x84
 8006f88:	6878      	ldr	r0, [r7, #4]
 8006f8a:	f003 fc43 	bl	800a814 <VL53L0X_UpdateByte>
 8006f8e:	4603      	mov	r3, r0
 8006f90:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_GPIO_HV_MUX_ACTIVE_HIGH, 0xEF, data);
		}

		if (Status == VL53L0X_ERROR_NONE)
 8006f92:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006f96:	2b00      	cmp	r3, #0
 8006f98:	d103      	bne.n	8006fa2 <VL53L0X_SetGpioConfig+0x222>
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	787a      	ldrb	r2, [r7, #1]
 8006f9e:	f883 20da 	strb.w	r2, [r3, #218]	; 0xda
				Pin0GpioFunctionality, Functionality);

		if (Status == VL53L0X_ERROR_NONE)
 8006fa2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006fa6:	2b00      	cmp	r3, #0
 8006fa8:	d105      	bne.n	8006fb6 <VL53L0X_SetGpioConfig+0x236>
			Status = VL53L0X_ClearInterruptMask(Dev, 0);
 8006faa:	2100      	movs	r1, #0
 8006fac:	6878      	ldr	r0, [r7, #4]
 8006fae:	f000 f83f 	bl	8007030 <VL53L0X_ClearInterruptMask>
 8006fb2:	4603      	mov	r3, r0
 8006fb4:	73fb      	strb	r3, [r7, #15]

	}

	LOG_FUNCTION_END(Status);
	return Status;
 8006fb6:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8006fba:	4618      	mov	r0, r3
 8006fbc:	3710      	adds	r7, #16
 8006fbe:	46bd      	mov	sp, r7
 8006fc0:	bd80      	pop	{r7, pc}
 8006fc2:	bf00      	nop

08006fc4 <VL53L0X_GetInterruptThresholds>:
}

VL53L0X_Error VL53L0X_GetInterruptThresholds(VL53L0X_DEV Dev,
	VL53L0X_DeviceModes DeviceMode, FixPoint1616_t *pThresholdLow,
	FixPoint1616_t *pThresholdHigh)
{
 8006fc4:	b580      	push	{r7, lr}
 8006fc6:	b086      	sub	sp, #24
 8006fc8:	af00      	add	r7, sp, #0
 8006fca:	60f8      	str	r0, [r7, #12]
 8006fcc:	607a      	str	r2, [r7, #4]
 8006fce:	603b      	str	r3, [r7, #0]
 8006fd0:	460b      	mov	r3, r1
 8006fd2:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8006fd4:	2300      	movs	r3, #0
 8006fd6:	75fb      	strb	r3, [r7, #23]
	uint16_t Threshold16;
	LOG_FUNCTION_START("");

	/* no dependency on DeviceMode for Ewok */

	Status = VL53L0X_RdWord(Dev, VL53L0X_REG_SYSTEM_THRESH_LOW, &Threshold16);
 8006fd8:	f107 0314 	add.w	r3, r7, #20
 8006fdc:	461a      	mov	r2, r3
 8006fde:	210e      	movs	r1, #14
 8006fe0:	68f8      	ldr	r0, [r7, #12]
 8006fe2:	f003 fc7a 	bl	800a8da <VL53L0X_RdWord>
 8006fe6:	4603      	mov	r3, r0
 8006fe8:	75fb      	strb	r3, [r7, #23]
	/* Need to multiply by 2 because the FW will apply a x2 */
	*pThresholdLow = (FixPoint1616_t)((0x00fff & Threshold16) << 17);
 8006fea:	8abb      	ldrh	r3, [r7, #20]
 8006fec:	045b      	lsls	r3, r3, #17
 8006fee:	461a      	mov	r2, r3
 8006ff0:	4b0e      	ldr	r3, [pc, #56]	; (800702c <VL53L0X_GetInterruptThresholds+0x68>)
 8006ff2:	4013      	ands	r3, r2
 8006ff4:	687a      	ldr	r2, [r7, #4]
 8006ff6:	6013      	str	r3, [r2, #0]

	if (Status == VL53L0X_ERROR_NONE) {
 8006ff8:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8006ffc:	2b00      	cmp	r3, #0
 8006ffe:	d10f      	bne.n	8007020 <VL53L0X_GetInterruptThresholds+0x5c>
		Status = VL53L0X_RdWord(Dev, VL53L0X_REG_SYSTEM_THRESH_HIGH,
 8007000:	f107 0314 	add.w	r3, r7, #20
 8007004:	461a      	mov	r2, r3
 8007006:	210c      	movs	r1, #12
 8007008:	68f8      	ldr	r0, [r7, #12]
 800700a:	f003 fc66 	bl	800a8da <VL53L0X_RdWord>
 800700e:	4603      	mov	r3, r0
 8007010:	75fb      	strb	r3, [r7, #23]
			&Threshold16);
		/* Need to multiply by 2 because the FW will apply a x2 */
		*pThresholdHigh =
			(FixPoint1616_t)((0x00fff & Threshold16) << 17);
 8007012:	8abb      	ldrh	r3, [r7, #20]
 8007014:	045b      	lsls	r3, r3, #17
 8007016:	461a      	mov	r2, r3
 8007018:	4b04      	ldr	r3, [pc, #16]	; (800702c <VL53L0X_GetInterruptThresholds+0x68>)
 800701a:	4013      	ands	r3, r2
		*pThresholdHigh =
 800701c:	683a      	ldr	r2, [r7, #0]
 800701e:	6013      	str	r3, [r2, #0]
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8007020:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8007024:	4618      	mov	r0, r3
 8007026:	3718      	adds	r7, #24
 8007028:	46bd      	mov	sp, r7
 800702a:	bd80      	pop	{r7, pc}
 800702c:	1ffe0000 	.word	0x1ffe0000

08007030 <VL53L0X_ClearInterruptMask>:
	return Status;
}

/* Group PAL Interrupt Functions */
VL53L0X_Error VL53L0X_ClearInterruptMask(VL53L0X_DEV Dev, uint32_t InterruptMask)
{
 8007030:	b580      	push	{r7, lr}
 8007032:	b084      	sub	sp, #16
 8007034:	af00      	add	r7, sp, #0
 8007036:	6078      	str	r0, [r7, #4]
 8007038:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800703a:	2300      	movs	r3, #0
 800703c:	73fb      	strb	r3, [r7, #15]
	uint8_t LoopCount;
	uint8_t Byte;
	LOG_FUNCTION_START("");

	/* clear bit 0 range interrupt, bit 1 error interrupt */
	LoopCount = 0;
 800703e:	2300      	movs	r3, #0
 8007040:	73bb      	strb	r3, [r7, #14]
	do {
		Status = VL53L0X_WrByte(Dev,
 8007042:	2201      	movs	r2, #1
 8007044:	210b      	movs	r1, #11
 8007046:	6878      	ldr	r0, [r7, #4]
 8007048:	f003 fb86 	bl	800a758 <VL53L0X_WrByte>
 800704c:	4603      	mov	r3, r0
 800704e:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_SYSTEM_INTERRUPT_CLEAR, 0x01);
		Status |= VL53L0X_WrByte(Dev,
 8007050:	2200      	movs	r2, #0
 8007052:	210b      	movs	r1, #11
 8007054:	6878      	ldr	r0, [r7, #4]
 8007056:	f003 fb7f 	bl	800a758 <VL53L0X_WrByte>
 800705a:	4603      	mov	r3, r0
 800705c:	461a      	mov	r2, r3
 800705e:	7bfb      	ldrb	r3, [r7, #15]
 8007060:	4313      	orrs	r3, r2
 8007062:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_SYSTEM_INTERRUPT_CLEAR, 0x00);
		Status |= VL53L0X_RdByte(Dev,
 8007064:	f107 030d 	add.w	r3, r7, #13
 8007068:	461a      	mov	r2, r3
 800706a:	2113      	movs	r1, #19
 800706c:	6878      	ldr	r0, [r7, #4]
 800706e:	f003 fc13 	bl	800a898 <VL53L0X_RdByte>
 8007072:	4603      	mov	r3, r0
 8007074:	461a      	mov	r2, r3
 8007076:	7bfb      	ldrb	r3, [r7, #15]
 8007078:	4313      	orrs	r3, r2
 800707a:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_RESULT_INTERRUPT_STATUS, &Byte);
		LoopCount++;
 800707c:	7bbb      	ldrb	r3, [r7, #14]
 800707e:	3301      	adds	r3, #1
 8007080:	73bb      	strb	r3, [r7, #14]
	} while (((Byte & 0x07) != 0x00)
 8007082:	7b7b      	ldrb	r3, [r7, #13]
 8007084:	f003 0307 	and.w	r3, r3, #7
			&& (LoopCount < 3)
			&& (Status == VL53L0X_ERROR_NONE));
 8007088:	2b00      	cmp	r3, #0
 800708a:	d006      	beq.n	800709a <VL53L0X_ClearInterruptMask+0x6a>
			&& (LoopCount < 3)
 800708c:	7bbb      	ldrb	r3, [r7, #14]
 800708e:	2b02      	cmp	r3, #2
 8007090:	d803      	bhi.n	800709a <VL53L0X_ClearInterruptMask+0x6a>
			&& (Status == VL53L0X_ERROR_NONE));
 8007092:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007096:	2b00      	cmp	r3, #0
 8007098:	d0d3      	beq.n	8007042 <VL53L0X_ClearInterruptMask+0x12>


	if (LoopCount >= 3)
 800709a:	7bbb      	ldrb	r3, [r7, #14]
 800709c:	2b02      	cmp	r3, #2
 800709e:	d901      	bls.n	80070a4 <VL53L0X_ClearInterruptMask+0x74>
		Status = VL53L0X_ERROR_INTERRUPT_NOT_CLEARED;
 80070a0:	23f4      	movs	r3, #244	; 0xf4
 80070a2:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_END(Status);
	return Status;
 80070a4:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80070a8:	4618      	mov	r0, r3
 80070aa:	3710      	adds	r7, #16
 80070ac:	46bd      	mov	sp, r7
 80070ae:	bd80      	pop	{r7, pc}

080070b0 <VL53L0X_GetInterruptMaskStatus>:

VL53L0X_Error VL53L0X_GetInterruptMaskStatus(VL53L0X_DEV Dev,
	uint32_t *pInterruptMaskStatus)
{
 80070b0:	b580      	push	{r7, lr}
 80070b2:	b084      	sub	sp, #16
 80070b4:	af00      	add	r7, sp, #0
 80070b6:	6078      	str	r0, [r7, #4]
 80070b8:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80070ba:	2300      	movs	r3, #0
 80070bc:	73fb      	strb	r3, [r7, #15]
	uint8_t Byte;
	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_RESULT_INTERRUPT_STATUS, &Byte);
 80070be:	f107 030e 	add.w	r3, r7, #14
 80070c2:	461a      	mov	r2, r3
 80070c4:	2113      	movs	r1, #19
 80070c6:	6878      	ldr	r0, [r7, #4]
 80070c8:	f003 fbe6 	bl	800a898 <VL53L0X_RdByte>
 80070cc:	4603      	mov	r3, r0
 80070ce:	73fb      	strb	r3, [r7, #15]
	*pInterruptMaskStatus = Byte & 0x07;
 80070d0:	7bbb      	ldrb	r3, [r7, #14]
 80070d2:	f003 0207 	and.w	r2, r3, #7
 80070d6:	683b      	ldr	r3, [r7, #0]
 80070d8:	601a      	str	r2, [r3, #0]

	if (Byte & 0x18)
 80070da:	7bbb      	ldrb	r3, [r7, #14]
 80070dc:	f003 0318 	and.w	r3, r3, #24
 80070e0:	2b00      	cmp	r3, #0
 80070e2:	d001      	beq.n	80070e8 <VL53L0X_GetInterruptMaskStatus+0x38>
		Status = VL53L0X_ERROR_RANGE_ERROR;
 80070e4:	23fa      	movs	r3, #250	; 0xfa
 80070e6:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_END(Status);
	return Status;
 80070e8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80070ec:	4618      	mov	r0, r3
 80070ee:	3710      	adds	r7, #16
 80070f0:	46bd      	mov	sp, r7
 80070f2:	bd80      	pop	{r7, pc}

080070f4 <VL53L0X_PerformRefSpadManagement>:
	return Status;
}

VL53L0X_Error VL53L0X_PerformRefSpadManagement(VL53L0X_DEV Dev,
	uint32_t *refSpadCount, uint8_t *isApertureSpads)
{
 80070f4:	b580      	push	{r7, lr}
 80070f6:	b086      	sub	sp, #24
 80070f8:	af00      	add	r7, sp, #0
 80070fa:	60f8      	str	r0, [r7, #12]
 80070fc:	60b9      	str	r1, [r7, #8]
 80070fe:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007100:	2300      	movs	r3, #0
 8007102:	75fb      	strb	r3, [r7, #23]
	LOG_FUNCTION_START("");

	Status = VL53L0X_perform_ref_spad_management(Dev, refSpadCount,
 8007104:	687a      	ldr	r2, [r7, #4]
 8007106:	68b9      	ldr	r1, [r7, #8]
 8007108:	68f8      	ldr	r0, [r7, #12]
 800710a:	f000 fa03 	bl	8007514 <VL53L0X_perform_ref_spad_management>
 800710e:	4603      	mov	r3, r0
 8007110:	75fb      	strb	r3, [r7, #23]
		isApertureSpads);

	LOG_FUNCTION_END(Status);

	return Status;
 8007112:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8007116:	4618      	mov	r0, r3
 8007118:	3718      	adds	r7, #24
 800711a:	46bd      	mov	sp, r7
 800711c:	bd80      	pop	{r7, pc}

0800711e <VL53L0X_get_offset_calibration_data_micro_meter>:
	return Status;
}

VL53L0X_Error VL53L0X_get_offset_calibration_data_micro_meter(VL53L0X_DEV Dev,
		int32_t *pOffsetCalibrationDataMicroMeter)
{
 800711e:	b580      	push	{r7, lr}
 8007120:	b084      	sub	sp, #16
 8007122:	af00      	add	r7, sp, #0
 8007124:	6078      	str	r0, [r7, #4]
 8007126:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007128:	2300      	movs	r3, #0
 800712a:	73fb      	strb	r3, [r7, #15]
	uint16_t RangeOffsetRegister;
	int16_t cMaxOffset = 2047;
 800712c:	f240 73ff 	movw	r3, #2047	; 0x7ff
 8007130:	81bb      	strh	r3, [r7, #12]
	int16_t cOffsetRange = 4096;
 8007132:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8007136:	817b      	strh	r3, [r7, #10]

	/* Note that offset has 10.2 format */

	Status = VL53L0X_RdWord(Dev,
 8007138:	f107 0308 	add.w	r3, r7, #8
 800713c:	461a      	mov	r2, r3
 800713e:	2128      	movs	r1, #40	; 0x28
 8007140:	6878      	ldr	r0, [r7, #4]
 8007142:	f003 fbca 	bl	800a8da <VL53L0X_RdWord>
 8007146:	4603      	mov	r3, r0
 8007148:	73fb      	strb	r3, [r7, #15]
				VL53L0X_REG_ALGO_PART_TO_PART_RANGE_OFFSET_MM,
				&RangeOffsetRegister);

	if (Status == VL53L0X_ERROR_NONE) {
 800714a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800714e:	2b00      	cmp	r3, #0
 8007150:	d11e      	bne.n	8007190 <VL53L0X_get_offset_calibration_data_micro_meter+0x72>
		RangeOffsetRegister = (RangeOffsetRegister & 0x0fff);
 8007152:	893b      	ldrh	r3, [r7, #8]
 8007154:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007158:	b29b      	uxth	r3, r3
 800715a:	813b      	strh	r3, [r7, #8]

		/* Apply 12 bit 2's compliment conversion */
		if (RangeOffsetRegister > cMaxOffset)
 800715c:	893b      	ldrh	r3, [r7, #8]
 800715e:	461a      	mov	r2, r3
 8007160:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8007164:	429a      	cmp	r2, r3
 8007166:	dd0b      	ble.n	8007180 <VL53L0X_get_offset_calibration_data_micro_meter+0x62>
			*pOffsetCalibrationDataMicroMeter =
				(int16_t)(RangeOffsetRegister - cOffsetRange)
 8007168:	893a      	ldrh	r2, [r7, #8]
 800716a:	897b      	ldrh	r3, [r7, #10]
 800716c:	1ad3      	subs	r3, r2, r3
 800716e:	b29b      	uxth	r3, r3
 8007170:	b21b      	sxth	r3, r3
 8007172:	461a      	mov	r2, r3
					* 250;
 8007174:	23fa      	movs	r3, #250	; 0xfa
 8007176:	fb03 f202 	mul.w	r2, r3, r2
			*pOffsetCalibrationDataMicroMeter =
 800717a:	683b      	ldr	r3, [r7, #0]
 800717c:	601a      	str	r2, [r3, #0]
 800717e:	e007      	b.n	8007190 <VL53L0X_get_offset_calibration_data_micro_meter+0x72>
		else
			*pOffsetCalibrationDataMicroMeter =
				(int16_t)RangeOffsetRegister * 250;
 8007180:	893b      	ldrh	r3, [r7, #8]
 8007182:	b21b      	sxth	r3, r3
 8007184:	461a      	mov	r2, r3
 8007186:	23fa      	movs	r3, #250	; 0xfa
 8007188:	fb03 f202 	mul.w	r2, r3, r2
			*pOffsetCalibrationDataMicroMeter =
 800718c:	683b      	ldr	r3, [r7, #0]
 800718e:	601a      	str	r2, [r3, #0]

	}

	return Status;
 8007190:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8007194:	4618      	mov	r0, r3
 8007196:	3710      	adds	r7, #16
 8007198:	46bd      	mov	sp, r7
 800719a:	bd80      	pop	{r7, pc}

0800719c <get_next_good_spad>:
	return Status;
}

void get_next_good_spad(uint8_t goodSpadArray[], uint32_t size,
			uint32_t curr, int32_t *next)
{
 800719c:	b480      	push	{r7}
 800719e:	b08b      	sub	sp, #44	; 0x2c
 80071a0:	af00      	add	r7, sp, #0
 80071a2:	60f8      	str	r0, [r7, #12]
 80071a4:	60b9      	str	r1, [r7, #8]
 80071a6:	607a      	str	r2, [r7, #4]
 80071a8:	603b      	str	r3, [r7, #0]
	uint32_t startIndex;
	uint32_t fineOffset;
	uint32_t cSpadsPerByte = 8;
 80071aa:	2308      	movs	r3, #8
 80071ac:	61bb      	str	r3, [r7, #24]
	uint32_t coarseIndex;
	uint32_t fineIndex;
	uint8_t dataByte;
	uint8_t success = 0;
 80071ae:	2300      	movs	r3, #0
 80071b0:	77bb      	strb	r3, [r7, #30]
	 *
	 * The coarse index is the byte index of the array and the fine index is
	 * the index of the bit within each byte.
	 */

	*next = -1;
 80071b2:	683b      	ldr	r3, [r7, #0]
 80071b4:	f04f 32ff 	mov.w	r2, #4294967295
 80071b8:	601a      	str	r2, [r3, #0]

	startIndex = curr / cSpadsPerByte;
 80071ba:	687a      	ldr	r2, [r7, #4]
 80071bc:	69bb      	ldr	r3, [r7, #24]
 80071be:	fbb2 f3f3 	udiv	r3, r2, r3
 80071c2:	617b      	str	r3, [r7, #20]
	fineOffset = curr % cSpadsPerByte;
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	69ba      	ldr	r2, [r7, #24]
 80071c8:	fbb3 f2f2 	udiv	r2, r3, r2
 80071cc:	69b9      	ldr	r1, [r7, #24]
 80071ce:	fb01 f202 	mul.w	r2, r1, r2
 80071d2:	1a9b      	subs	r3, r3, r2
 80071d4:	613b      	str	r3, [r7, #16]

	for (coarseIndex = startIndex; ((coarseIndex < size) && !success);
 80071d6:	697b      	ldr	r3, [r7, #20]
 80071d8:	627b      	str	r3, [r7, #36]	; 0x24
 80071da:	e030      	b.n	800723e <get_next_good_spad+0xa2>
				coarseIndex++) {
		fineIndex = 0;
 80071dc:	2300      	movs	r3, #0
 80071de:	623b      	str	r3, [r7, #32]
		dataByte = goodSpadArray[coarseIndex];
 80071e0:	68fa      	ldr	r2, [r7, #12]
 80071e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80071e4:	4413      	add	r3, r2
 80071e6:	781b      	ldrb	r3, [r3, #0]
 80071e8:	77fb      	strb	r3, [r7, #31]

		if (coarseIndex == startIndex) {
 80071ea:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80071ec:	697b      	ldr	r3, [r7, #20]
 80071ee:	429a      	cmp	r2, r3
 80071f0:	d11e      	bne.n	8007230 <get_next_good_spad+0x94>
			/* locate the bit position of the provided current
			 * spad bit before iterating */
			dataByte >>= fineOffset;
 80071f2:	7ffa      	ldrb	r2, [r7, #31]
 80071f4:	693b      	ldr	r3, [r7, #16]
 80071f6:	fa42 f303 	asr.w	r3, r2, r3
 80071fa:	77fb      	strb	r3, [r7, #31]
			fineIndex = fineOffset;
 80071fc:	693b      	ldr	r3, [r7, #16]
 80071fe:	623b      	str	r3, [r7, #32]
		}

		while (fineIndex < cSpadsPerByte) {
 8007200:	e016      	b.n	8007230 <get_next_good_spad+0x94>
			if ((dataByte & 0x1) == 1) {
 8007202:	7ffb      	ldrb	r3, [r7, #31]
 8007204:	f003 0301 	and.w	r3, r3, #1
 8007208:	2b00      	cmp	r3, #0
 800720a:	d00b      	beq.n	8007224 <get_next_good_spad+0x88>
				success = 1;
 800720c:	2301      	movs	r3, #1
 800720e:	77bb      	strb	r3, [r7, #30]
				*next = coarseIndex * cSpadsPerByte + fineIndex;
 8007210:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007212:	69ba      	ldr	r2, [r7, #24]
 8007214:	fb02 f203 	mul.w	r2, r2, r3
 8007218:	6a3b      	ldr	r3, [r7, #32]
 800721a:	4413      	add	r3, r2
 800721c:	461a      	mov	r2, r3
 800721e:	683b      	ldr	r3, [r7, #0]
 8007220:	601a      	str	r2, [r3, #0]
				break;
 8007222:	e009      	b.n	8007238 <get_next_good_spad+0x9c>
			}
			dataByte >>= 1;
 8007224:	7ffb      	ldrb	r3, [r7, #31]
 8007226:	085b      	lsrs	r3, r3, #1
 8007228:	77fb      	strb	r3, [r7, #31]
			fineIndex++;
 800722a:	6a3b      	ldr	r3, [r7, #32]
 800722c:	3301      	adds	r3, #1
 800722e:	623b      	str	r3, [r7, #32]
		while (fineIndex < cSpadsPerByte) {
 8007230:	6a3a      	ldr	r2, [r7, #32]
 8007232:	69bb      	ldr	r3, [r7, #24]
 8007234:	429a      	cmp	r2, r3
 8007236:	d3e4      	bcc.n	8007202 <get_next_good_spad+0x66>
				coarseIndex++) {
 8007238:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800723a:	3301      	adds	r3, #1
 800723c:	627b      	str	r3, [r7, #36]	; 0x24
	for (coarseIndex = startIndex; ((coarseIndex < size) && !success);
 800723e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007240:	68bb      	ldr	r3, [r7, #8]
 8007242:	429a      	cmp	r2, r3
 8007244:	d202      	bcs.n	800724c <get_next_good_spad+0xb0>
 8007246:	7fbb      	ldrb	r3, [r7, #30]
 8007248:	2b00      	cmp	r3, #0
 800724a:	d0c7      	beq.n	80071dc <get_next_good_spad+0x40>
		}
	}
}
 800724c:	bf00      	nop
 800724e:	372c      	adds	r7, #44	; 0x2c
 8007250:	46bd      	mov	sp, r7
 8007252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007256:	4770      	bx	lr

08007258 <is_aperture>:


uint8_t is_aperture(uint32_t spadIndex)
{
 8007258:	b480      	push	{r7}
 800725a:	b085      	sub	sp, #20
 800725c:	af00      	add	r7, sp, #0
 800725e:	6078      	str	r0, [r7, #4]
	/*
	 * This function reports if a given spad index is an aperture SPAD by
	 * deriving the quadrant.
	 */
	uint32_t quadrant;
	uint8_t isAperture = 1;
 8007260:	2301      	movs	r3, #1
 8007262:	73fb      	strb	r3, [r7, #15]
	quadrant = spadIndex >> 6;
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	099b      	lsrs	r3, r3, #6
 8007268:	60bb      	str	r3, [r7, #8]
	if (refArrayQuadrants[quadrant] == REF_ARRAY_SPAD_0)
 800726a:	4a07      	ldr	r2, [pc, #28]	; (8007288 <is_aperture+0x30>)
 800726c:	68bb      	ldr	r3, [r7, #8]
 800726e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007272:	2b00      	cmp	r3, #0
 8007274:	d101      	bne.n	800727a <is_aperture+0x22>
		isAperture = 0;
 8007276:	2300      	movs	r3, #0
 8007278:	73fb      	strb	r3, [r7, #15]

	return isAperture;
 800727a:	7bfb      	ldrb	r3, [r7, #15]
}
 800727c:	4618      	mov	r0, r3
 800727e:	3714      	adds	r7, #20
 8007280:	46bd      	mov	sp, r7
 8007282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007286:	4770      	bx	lr
 8007288:	200002c4 	.word	0x200002c4

0800728c <enable_spad_bit>:


VL53L0X_Error enable_spad_bit(uint8_t spadArray[], uint32_t size,
	uint32_t spadIndex)
{
 800728c:	b480      	push	{r7}
 800728e:	b089      	sub	sp, #36	; 0x24
 8007290:	af00      	add	r7, sp, #0
 8007292:	60f8      	str	r0, [r7, #12]
 8007294:	60b9      	str	r1, [r7, #8]
 8007296:	607a      	str	r2, [r7, #4]
	VL53L0X_Error status = VL53L0X_ERROR_NONE;
 8007298:	2300      	movs	r3, #0
 800729a:	77fb      	strb	r3, [r7, #31]
	uint32_t cSpadsPerByte = 8;
 800729c:	2308      	movs	r3, #8
 800729e:	61bb      	str	r3, [r7, #24]
	uint32_t coarseIndex;
	uint32_t fineIndex;

	coarseIndex = spadIndex / cSpadsPerByte;
 80072a0:	687a      	ldr	r2, [r7, #4]
 80072a2:	69bb      	ldr	r3, [r7, #24]
 80072a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80072a8:	617b      	str	r3, [r7, #20]
	fineIndex = spadIndex % cSpadsPerByte;
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	69ba      	ldr	r2, [r7, #24]
 80072ae:	fbb3 f2f2 	udiv	r2, r3, r2
 80072b2:	69b9      	ldr	r1, [r7, #24]
 80072b4:	fb01 f202 	mul.w	r2, r1, r2
 80072b8:	1a9b      	subs	r3, r3, r2
 80072ba:	613b      	str	r3, [r7, #16]
	if (coarseIndex >= size)
 80072bc:	697a      	ldr	r2, [r7, #20]
 80072be:	68bb      	ldr	r3, [r7, #8]
 80072c0:	429a      	cmp	r2, r3
 80072c2:	d302      	bcc.n	80072ca <enable_spad_bit+0x3e>
		status = VL53L0X_ERROR_REF_SPAD_INIT;
 80072c4:	23ce      	movs	r3, #206	; 0xce
 80072c6:	77fb      	strb	r3, [r7, #31]
 80072c8:	e010      	b.n	80072ec <enable_spad_bit+0x60>
	else
		spadArray[coarseIndex] |= (1 << fineIndex);
 80072ca:	68fa      	ldr	r2, [r7, #12]
 80072cc:	697b      	ldr	r3, [r7, #20]
 80072ce:	4413      	add	r3, r2
 80072d0:	68f9      	ldr	r1, [r7, #12]
 80072d2:	697a      	ldr	r2, [r7, #20]
 80072d4:	440a      	add	r2, r1
 80072d6:	7812      	ldrb	r2, [r2, #0]
 80072d8:	b251      	sxtb	r1, r2
 80072da:	2001      	movs	r0, #1
 80072dc:	693a      	ldr	r2, [r7, #16]
 80072de:	fa00 f202 	lsl.w	r2, r0, r2
 80072e2:	b252      	sxtb	r2, r2
 80072e4:	430a      	orrs	r2, r1
 80072e6:	b252      	sxtb	r2, r2
 80072e8:	b2d2      	uxtb	r2, r2
 80072ea:	701a      	strb	r2, [r3, #0]

	return status;
 80072ec:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 80072f0:	4618      	mov	r0, r3
 80072f2:	3724      	adds	r7, #36	; 0x24
 80072f4:	46bd      	mov	sp, r7
 80072f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072fa:	4770      	bx	lr

080072fc <set_ref_spad_map>:

	return status;
}

VL53L0X_Error set_ref_spad_map(VL53L0X_DEV Dev, uint8_t *refSpadArray)
{
 80072fc:	b580      	push	{r7, lr}
 80072fe:	b084      	sub	sp, #16
 8007300:	af00      	add	r7, sp, #0
 8007302:	6078      	str	r0, [r7, #4]
 8007304:	6039      	str	r1, [r7, #0]
	VL53L0X_Error status = VL53L0X_WriteMulti(Dev,
 8007306:	2306      	movs	r3, #6
 8007308:	683a      	ldr	r2, [r7, #0]
 800730a:	21b0      	movs	r1, #176	; 0xb0
 800730c:	6878      	ldr	r0, [r7, #4]
 800730e:	f003 f9cf 	bl	800a6b0 <VL53L0X_WriteMulti>
 8007312:	4603      	mov	r3, r0
 8007314:	73fb      	strb	r3, [r7, #15]
				VL53L0X_REG_GLOBAL_CONFIG_SPAD_ENABLES_REF_0,
				refSpadArray, 6);
	return status;
 8007316:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800731a:	4618      	mov	r0, r3
 800731c:	3710      	adds	r7, #16
 800731e:	46bd      	mov	sp, r7
 8007320:	bd80      	pop	{r7, pc}

08007322 <get_ref_spad_map>:

VL53L0X_Error get_ref_spad_map(VL53L0X_DEV Dev, uint8_t *refSpadArray)
{
 8007322:	b580      	push	{r7, lr}
 8007324:	b084      	sub	sp, #16
 8007326:	af00      	add	r7, sp, #0
 8007328:	6078      	str	r0, [r7, #4]
 800732a:	6039      	str	r1, [r7, #0]
	VL53L0X_Error status = VL53L0X_ReadMulti(Dev,
 800732c:	2306      	movs	r3, #6
 800732e:	683a      	ldr	r2, [r7, #0]
 8007330:	21b0      	movs	r1, #176	; 0xb0
 8007332:	6878      	ldr	r0, [r7, #4]
 8007334:	f003 f9e7 	bl	800a706 <VL53L0X_ReadMulti>
 8007338:	4603      	mov	r3, r0
 800733a:	73fb      	strb	r3, [r7, #15]
				VL53L0X_REG_GLOBAL_CONFIG_SPAD_ENABLES_REF_0,
				refSpadArray,
				6);
	return status;
 800733c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8007340:	4618      	mov	r0, r3
 8007342:	3710      	adds	r7, #16
 8007344:	46bd      	mov	sp, r7
 8007346:	bd80      	pop	{r7, pc}

08007348 <enable_ref_spads>:
				uint32_t size,
				uint32_t start,
				uint32_t offset,
				uint32_t spadCount,
				uint32_t *lastSpad)
{
 8007348:	b580      	push	{r7, lr}
 800734a:	b08c      	sub	sp, #48	; 0x30
 800734c:	af00      	add	r7, sp, #0
 800734e:	60f8      	str	r0, [r7, #12]
 8007350:	607a      	str	r2, [r7, #4]
 8007352:	603b      	str	r3, [r7, #0]
 8007354:	460b      	mov	r3, r1
 8007356:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error status = VL53L0X_ERROR_NONE;
 8007358:	2300      	movs	r3, #0
 800735a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	uint32_t index;
	uint32_t i;
	int32_t nextGoodSpad = offset;
 800735e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007360:	61fb      	str	r3, [r7, #28]
	 *
	 * This function applies to only aperture or only non-aperture spads.
	 * Checks are performed to ensure this.
	 */

	currentSpad = offset;
 8007362:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007364:	623b      	str	r3, [r7, #32]
	for (index = 0; index < spadCount; index++) {
 8007366:	2300      	movs	r3, #0
 8007368:	62bb      	str	r3, [r7, #40]	; 0x28
 800736a:	e02b      	b.n	80073c4 <enable_ref_spads+0x7c>
		get_next_good_spad(goodSpadArray, size, currentSpad,
 800736c:	f107 031c 	add.w	r3, r7, #28
 8007370:	6a3a      	ldr	r2, [r7, #32]
 8007372:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8007374:	6878      	ldr	r0, [r7, #4]
 8007376:	f7ff ff11 	bl	800719c <get_next_good_spad>
			&nextGoodSpad);

		if (nextGoodSpad == -1) {
 800737a:	69fb      	ldr	r3, [r7, #28]
 800737c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007380:	d103      	bne.n	800738a <enable_ref_spads+0x42>
			status = VL53L0X_ERROR_REF_SPAD_INIT;
 8007382:	23ce      	movs	r3, #206	; 0xce
 8007384:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			break;
 8007388:	e020      	b.n	80073cc <enable_ref_spads+0x84>
		}

		/* Confirm that the next good SPAD is non-aperture */
		if (is_aperture(start + nextGoodSpad) != apertureSpads) {
 800738a:	69fb      	ldr	r3, [r7, #28]
 800738c:	461a      	mov	r2, r3
 800738e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007390:	4413      	add	r3, r2
 8007392:	4618      	mov	r0, r3
 8007394:	f7ff ff60 	bl	8007258 <is_aperture>
 8007398:	4603      	mov	r3, r0
 800739a:	461a      	mov	r2, r3
 800739c:	7afb      	ldrb	r3, [r7, #11]
 800739e:	4293      	cmp	r3, r2
 80073a0:	d003      	beq.n	80073aa <enable_ref_spads+0x62>
			/* if we can't get the required number of good aperture
			 * spads from the current quadrant then this is an error
			 */
			status = VL53L0X_ERROR_REF_SPAD_INIT;
 80073a2:	23ce      	movs	r3, #206	; 0xce
 80073a4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			break;
 80073a8:	e010      	b.n	80073cc <enable_ref_spads+0x84>
		}
		currentSpad = (uint32_t)nextGoodSpad;
 80073aa:	69fb      	ldr	r3, [r7, #28]
 80073ac:	623b      	str	r3, [r7, #32]
		enable_spad_bit(spadArray, size, currentSpad);
 80073ae:	6a3a      	ldr	r2, [r7, #32]
 80073b0:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80073b2:	6838      	ldr	r0, [r7, #0]
 80073b4:	f7ff ff6a 	bl	800728c <enable_spad_bit>
		currentSpad++;
 80073b8:	6a3b      	ldr	r3, [r7, #32]
 80073ba:	3301      	adds	r3, #1
 80073bc:	623b      	str	r3, [r7, #32]
	for (index = 0; index < spadCount; index++) {
 80073be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80073c0:	3301      	adds	r3, #1
 80073c2:	62bb      	str	r3, [r7, #40]	; 0x28
 80073c4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80073c6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80073c8:	429a      	cmp	r2, r3
 80073ca:	d3cf      	bcc.n	800736c <enable_ref_spads+0x24>
	}
	*lastSpad = currentSpad;
 80073cc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80073ce:	6a3a      	ldr	r2, [r7, #32]
 80073d0:	601a      	str	r2, [r3, #0]

	if (status == VL53L0X_ERROR_NONE)
 80073d2:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 80073d6:	2b00      	cmp	r3, #0
 80073d8:	d106      	bne.n	80073e8 <enable_ref_spads+0xa0>
		status = set_ref_spad_map(Dev, spadArray);
 80073da:	6839      	ldr	r1, [r7, #0]
 80073dc:	68f8      	ldr	r0, [r7, #12]
 80073de:	f7ff ff8d 	bl	80072fc <set_ref_spad_map>
 80073e2:	4603      	mov	r3, r0
 80073e4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f


	if (status == VL53L0X_ERROR_NONE) {
 80073e8:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 80073ec:	2b00      	cmp	r3, #0
 80073ee:	d121      	bne.n	8007434 <enable_ref_spads+0xec>
		status = get_ref_spad_map(Dev, checkSpadArray);
 80073f0:	f107 0314 	add.w	r3, r7, #20
 80073f4:	4619      	mov	r1, r3
 80073f6:	68f8      	ldr	r0, [r7, #12]
 80073f8:	f7ff ff93 	bl	8007322 <get_ref_spad_map>
 80073fc:	4603      	mov	r3, r0
 80073fe:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

		i = 0;
 8007402:	2300      	movs	r3, #0
 8007404:	627b      	str	r3, [r7, #36]	; 0x24

		/* Compare spad maps. If not equal report error. */
		while (i < size) {
 8007406:	e011      	b.n	800742c <enable_ref_spads+0xe4>
			if (spadArray[i] != checkSpadArray[i]) {
 8007408:	683a      	ldr	r2, [r7, #0]
 800740a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800740c:	4413      	add	r3, r2
 800740e:	781a      	ldrb	r2, [r3, #0]
 8007410:	f107 0114 	add.w	r1, r7, #20
 8007414:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007416:	440b      	add	r3, r1
 8007418:	781b      	ldrb	r3, [r3, #0]
 800741a:	429a      	cmp	r2, r3
 800741c:	d003      	beq.n	8007426 <enable_ref_spads+0xde>
				status = VL53L0X_ERROR_REF_SPAD_INIT;
 800741e:	23ce      	movs	r3, #206	; 0xce
 8007420:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				break;
 8007424:	e006      	b.n	8007434 <enable_ref_spads+0xec>
			}
			i++;
 8007426:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007428:	3301      	adds	r3, #1
 800742a:	627b      	str	r3, [r7, #36]	; 0x24
		while (i < size) {
 800742c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800742e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007430:	429a      	cmp	r2, r3
 8007432:	d3e9      	bcc.n	8007408 <enable_ref_spads+0xc0>
		}
	}
	return status;
 8007434:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 8007438:	4618      	mov	r0, r3
 800743a:	3730      	adds	r7, #48	; 0x30
 800743c:	46bd      	mov	sp, r7
 800743e:	bd80      	pop	{r7, pc}

08007440 <perform_ref_signal_measurement>:


VL53L0X_Error perform_ref_signal_measurement(VL53L0X_DEV Dev,
		uint16_t *refSignalRate)
{
 8007440:	b580      	push	{r7, lr}
 8007442:	b08a      	sub	sp, #40	; 0x28
 8007444:	af00      	add	r7, sp, #0
 8007446:	6078      	str	r0, [r7, #4]
 8007448:	6039      	str	r1, [r7, #0]
	VL53L0X_Error status = VL53L0X_ERROR_NONE;
 800744a:	2300      	movs	r3, #0
 800744c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	VL53L0X_RangingMeasurementData_t rangingMeasurementData;

	uint8_t SequenceConfig = 0;
 8007450:	2300      	movs	r3, #0
 8007452:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

	/* store the value of the sequence config,
	 * this will be reset before the end of the function
	 */

	SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	f893 3130 	ldrb.w	r3, [r3, #304]	; 0x130
 800745c:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

	/*
	 * This function performs a reference signal rate measurement.
	 */
	if (status == VL53L0X_ERROR_NONE)
 8007460:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8007464:	2b00      	cmp	r3, #0
 8007466:	d107      	bne.n	8007478 <perform_ref_signal_measurement+0x38>
		status = VL53L0X_WrByte(Dev,
 8007468:	22c0      	movs	r2, #192	; 0xc0
 800746a:	2101      	movs	r1, #1
 800746c:	6878      	ldr	r0, [r7, #4]
 800746e:	f003 f973 	bl	800a758 <VL53L0X_WrByte>
 8007472:	4603      	mov	r3, r0
 8007474:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, 0xC0);

	if (status == VL53L0X_ERROR_NONE)
 8007478:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800747c:	2b00      	cmp	r3, #0
 800747e:	d108      	bne.n	8007492 <perform_ref_signal_measurement+0x52>
		status = VL53L0X_PerformSingleRangingMeasurement(Dev,
 8007480:	f107 0308 	add.w	r3, r7, #8
 8007484:	4619      	mov	r1, r3
 8007486:	6878      	ldr	r0, [r7, #4]
 8007488:	f7ff fc4a 	bl	8006d20 <VL53L0X_PerformSingleRangingMeasurement>
 800748c:	4603      	mov	r3, r0
 800748e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				&rangingMeasurementData);

	if (status == VL53L0X_ERROR_NONE)
 8007492:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8007496:	2b00      	cmp	r3, #0
 8007498:	d107      	bne.n	80074aa <perform_ref_signal_measurement+0x6a>
		status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800749a:	2201      	movs	r2, #1
 800749c:	21ff      	movs	r1, #255	; 0xff
 800749e:	6878      	ldr	r0, [r7, #4]
 80074a0:	f003 f95a 	bl	800a758 <VL53L0X_WrByte>
 80074a4:	4603      	mov	r3, r0
 80074a6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	if (status == VL53L0X_ERROR_NONE)
 80074aa:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80074ae:	2b00      	cmp	r3, #0
 80074b0:	d107      	bne.n	80074c2 <perform_ref_signal_measurement+0x82>
		status = VL53L0X_RdWord(Dev,
 80074b2:	683a      	ldr	r2, [r7, #0]
 80074b4:	21b6      	movs	r1, #182	; 0xb6
 80074b6:	6878      	ldr	r0, [r7, #4]
 80074b8:	f003 fa0f 	bl	800a8da <VL53L0X_RdWord>
 80074bc:	4603      	mov	r3, r0
 80074be:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			VL53L0X_REG_RESULT_PEAK_SIGNAL_RATE_REF,
			refSignalRate);

	if (status == VL53L0X_ERROR_NONE)
 80074c2:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80074c6:	2b00      	cmp	r3, #0
 80074c8:	d107      	bne.n	80074da <perform_ref_signal_measurement+0x9a>
		status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 80074ca:	2200      	movs	r2, #0
 80074cc:	21ff      	movs	r1, #255	; 0xff
 80074ce:	6878      	ldr	r0, [r7, #4]
 80074d0:	f003 f942 	bl	800a758 <VL53L0X_WrByte>
 80074d4:	4603      	mov	r3, r0
 80074d6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	if (status == VL53L0X_ERROR_NONE) {
 80074da:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80074de:	2b00      	cmp	r3, #0
 80074e0:	d112      	bne.n	8007508 <perform_ref_signal_measurement+0xc8>
		/* restore the previous Sequence Config */
		status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 80074e2:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80074e6:	461a      	mov	r2, r3
 80074e8:	2101      	movs	r1, #1
 80074ea:	6878      	ldr	r0, [r7, #4]
 80074ec:	f003 f934 	bl	800a758 <VL53L0X_WrByte>
 80074f0:	4603      	mov	r3, r0
 80074f2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				SequenceConfig);
		if (status == VL53L0X_ERROR_NONE)
 80074f6:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80074fa:	2b00      	cmp	r3, #0
 80074fc:	d104      	bne.n	8007508 <perform_ref_signal_measurement+0xc8>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8007504:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130
	}

	return status;
 8007508:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 800750c:	4618      	mov	r0, r3
 800750e:	3728      	adds	r7, #40	; 0x28
 8007510:	46bd      	mov	sp, r7
 8007512:	bd80      	pop	{r7, pc}

08007514 <VL53L0X_perform_ref_spad_management>:

VL53L0X_Error VL53L0X_perform_ref_spad_management(VL53L0X_DEV Dev,
				uint32_t *refSpadCount,
				uint8_t *isApertureSpads)
{
 8007514:	b590      	push	{r4, r7, lr}
 8007516:	b09d      	sub	sp, #116	; 0x74
 8007518:	af06      	add	r7, sp, #24
 800751a:	60f8      	str	r0, [r7, #12]
 800751c:	60b9      	str	r1, [r7, #8]
 800751e:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007520:	2300      	movs	r3, #0
 8007522:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	uint8_t lastSpadArray[6];
	uint8_t startSelect = 0xB4;
 8007526:	23b4      	movs	r3, #180	; 0xb4
 8007528:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a
	uint32_t minimumSpadCount = 3;
 800752c:	2303      	movs	r3, #3
 800752e:	637b      	str	r3, [r7, #52]	; 0x34
	uint32_t maxSpadCount = 44;
 8007530:	232c      	movs	r3, #44	; 0x2c
 8007532:	633b      	str	r3, [r7, #48]	; 0x30
	uint32_t currentSpadIndex = 0;
 8007534:	2300      	movs	r3, #0
 8007536:	653b      	str	r3, [r7, #80]	; 0x50
	uint32_t lastSpadIndex = 0;
 8007538:	2300      	movs	r3, #0
 800753a:	61bb      	str	r3, [r7, #24]
	int32_t nextGoodSpad = 0;
 800753c:	2300      	movs	r3, #0
 800753e:	617b      	str	r3, [r7, #20]
	uint16_t targetRefRate = 0x0A00; /* 20 MCPS in 9:7 format */
 8007540:	f44f 6320 	mov.w	r3, #2560	; 0xa00
 8007544:	85fb      	strh	r3, [r7, #46]	; 0x2e
	uint16_t peakSignalRateRef;
	uint32_t needAptSpads = 0;
 8007546:	2300      	movs	r3, #0
 8007548:	64fb      	str	r3, [r7, #76]	; 0x4c
	uint32_t index = 0;
 800754a:	2300      	movs	r3, #0
 800754c:	64bb      	str	r3, [r7, #72]	; 0x48
	uint32_t spadArraySize = 6;
 800754e:	2306      	movs	r3, #6
 8007550:	62bb      	str	r3, [r7, #40]	; 0x28
	uint32_t signalRateDiff = 0;
 8007552:	2300      	movs	r3, #0
 8007554:	627b      	str	r3, [r7, #36]	; 0x24
	uint32_t lastSignalRateDiff = 0;
 8007556:	2300      	movs	r3, #0
 8007558:	647b      	str	r3, [r7, #68]	; 0x44
	uint8_t complete = 0;
 800755a:	2300      	movs	r3, #0
 800755c:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
	uint8_t VhvSettings = 0;
 8007560:	2300      	movs	r3, #0
 8007562:	747b      	strb	r3, [r7, #17]
	uint8_t PhaseCal = 0;
 8007564:	2300      	movs	r3, #0
 8007566:	743b      	strb	r3, [r7, #16]
	uint32_t refSpadCount_int = 0;
 8007568:	2300      	movs	r3, #0
 800756a:	63fb      	str	r3, [r7, #60]	; 0x3c
	uint8_t	 isApertureSpads_int = 0;
 800756c:	2300      	movs	r3, #0
 800756e:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
	 * of the non-aperture quadrant and runs in to the adjacent aperture
	 * quadrant.
	 */


	targetRefRate = PALDevDataGet(Dev, targetRefRate);
 8007572:	68fb      	ldr	r3, [r7, #12]
 8007574:	f8b3 313c 	ldrh.w	r3, [r3, #316]	; 0x13c
 8007578:	85fb      	strh	r3, [r7, #46]	; 0x2e
	 * This is a short term implementation. The good spad map will be
	 * provided as an input.
	 * Note that there are 6 bytes. Only the first 44 bits will be used to
	 * represent spads.
	 */
	for (index = 0; index < spadArraySize; index++)
 800757a:	2300      	movs	r3, #0
 800757c:	64bb      	str	r3, [r7, #72]	; 0x48
 800757e:	e009      	b.n	8007594 <VL53L0X_perform_ref_spad_management+0x80>
		Dev->Data.SpadData.RefSpadEnables[index] = 0;
 8007580:	68fa      	ldr	r2, [r7, #12]
 8007582:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007584:	4413      	add	r3, r2
 8007586:	f503 7392 	add.w	r3, r3, #292	; 0x124
 800758a:	2200      	movs	r2, #0
 800758c:	701a      	strb	r2, [r3, #0]
	for (index = 0; index < spadArraySize; index++)
 800758e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007590:	3301      	adds	r3, #1
 8007592:	64bb      	str	r3, [r7, #72]	; 0x48
 8007594:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007596:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007598:	429a      	cmp	r2, r3
 800759a:	d3f1      	bcc.n	8007580 <VL53L0X_perform_ref_spad_management+0x6c>


	Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800759c:	2201      	movs	r2, #1
 800759e:	21ff      	movs	r1, #255	; 0xff
 80075a0:	68f8      	ldr	r0, [r7, #12]
 80075a2:	f003 f8d9 	bl	800a758 <VL53L0X_WrByte>
 80075a6:	4603      	mov	r3, r0
 80075a8:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

	if (Status == VL53L0X_ERROR_NONE)
 80075ac:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 80075b0:	2b00      	cmp	r3, #0
 80075b2:	d107      	bne.n	80075c4 <VL53L0X_perform_ref_spad_management+0xb0>
		Status = VL53L0X_WrByte(Dev,
 80075b4:	2200      	movs	r2, #0
 80075b6:	214f      	movs	r1, #79	; 0x4f
 80075b8:	68f8      	ldr	r0, [r7, #12]
 80075ba:	f003 f8cd 	bl	800a758 <VL53L0X_WrByte>
 80075be:	4603      	mov	r3, r0
 80075c0:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_REG_DYNAMIC_SPAD_REF_EN_START_OFFSET, 0x00);

	if (Status == VL53L0X_ERROR_NONE)
 80075c4:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 80075c8:	2b00      	cmp	r3, #0
 80075ca:	d107      	bne.n	80075dc <VL53L0X_perform_ref_spad_management+0xc8>
		Status = VL53L0X_WrByte(Dev,
 80075cc:	222c      	movs	r2, #44	; 0x2c
 80075ce:	214e      	movs	r1, #78	; 0x4e
 80075d0:	68f8      	ldr	r0, [r7, #12]
 80075d2:	f003 f8c1 	bl	800a758 <VL53L0X_WrByte>
 80075d6:	4603      	mov	r3, r0
 80075d8:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_REG_DYNAMIC_SPAD_NUM_REQUESTED_REF_SPAD, 0x2C);

	if (Status == VL53L0X_ERROR_NONE)
 80075dc:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 80075e0:	2b00      	cmp	r3, #0
 80075e2:	d107      	bne.n	80075f4 <VL53L0X_perform_ref_spad_management+0xe0>
		Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 80075e4:	2200      	movs	r2, #0
 80075e6:	21ff      	movs	r1, #255	; 0xff
 80075e8:	68f8      	ldr	r0, [r7, #12]
 80075ea:	f003 f8b5 	bl	800a758 <VL53L0X_WrByte>
 80075ee:	4603      	mov	r3, r0
 80075f0:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

	if (Status == VL53L0X_ERROR_NONE)
 80075f4:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 80075f8:	2b00      	cmp	r3, #0
 80075fa:	d109      	bne.n	8007610 <VL53L0X_perform_ref_spad_management+0xfc>
		Status = VL53L0X_WrByte(Dev,
 80075fc:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
 8007600:	461a      	mov	r2, r3
 8007602:	21b6      	movs	r1, #182	; 0xb6
 8007604:	68f8      	ldr	r0, [r7, #12]
 8007606:	f003 f8a7 	bl	800a758 <VL53L0X_WrByte>
 800760a:	4603      	mov	r3, r0
 800760c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_REG_GLOBAL_CONFIG_REF_EN_START_SELECT,
			startSelect);


	if (Status == VL53L0X_ERROR_NONE)
 8007610:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8007614:	2b00      	cmp	r3, #0
 8007616:	d107      	bne.n	8007628 <VL53L0X_perform_ref_spad_management+0x114>
		Status = VL53L0X_WrByte(Dev,
 8007618:	2200      	movs	r2, #0
 800761a:	2180      	movs	r1, #128	; 0x80
 800761c:	68f8      	ldr	r0, [r7, #12]
 800761e:	f003 f89b 	bl	800a758 <VL53L0X_WrByte>
 8007622:	4603      	mov	r3, r0
 8007624:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
				VL53L0X_REG_POWER_MANAGEMENT_GO1_POWER_FORCE, 0);

	/* Perform ref calibration */
	if (Status == VL53L0X_ERROR_NONE)
 8007628:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800762c:	2b00      	cmp	r3, #0
 800762e:	d10a      	bne.n	8007646 <VL53L0X_perform_ref_spad_management+0x132>
		Status = VL53L0X_perform_ref_calibration(Dev, &VhvSettings,
 8007630:	f107 0210 	add.w	r2, r7, #16
 8007634:	f107 0111 	add.w	r1, r7, #17
 8007638:	2300      	movs	r3, #0
 800763a:	68f8      	ldr	r0, [r7, #12]
 800763c:	f000 fbbb 	bl	8007db6 <VL53L0X_perform_ref_calibration>
 8007640:	4603      	mov	r3, r0
 8007642:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			&PhaseCal, 0);

	if (Status == VL53L0X_ERROR_NONE) {
 8007646:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800764a:	2b00      	cmp	r3, #0
 800764c:	d121      	bne.n	8007692 <VL53L0X_perform_ref_spad_management+0x17e>
		/* Enable Minimum NON-APERTURE Spads */
		currentSpadIndex = 0;
 800764e:	2300      	movs	r3, #0
 8007650:	653b      	str	r3, [r7, #80]	; 0x50
		lastSpadIndex = currentSpadIndex;
 8007652:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007654:	61bb      	str	r3, [r7, #24]
		needAptSpads = 0;
 8007656:	2300      	movs	r3, #0
 8007658:	64fb      	str	r3, [r7, #76]	; 0x4c
		Status = enable_ref_spads(Dev,
 800765a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800765c:	b2d9      	uxtb	r1, r3
					needAptSpads,
					Dev->Data.SpadData.RefGoodSpadMap,
 800765e:	68fb      	ldr	r3, [r7, #12]
 8007660:	f503 7095 	add.w	r0, r3, #298	; 0x12a
					Dev->Data.SpadData.RefSpadEnables,
 8007664:	68fb      	ldr	r3, [r7, #12]
 8007666:	f503 7492 	add.w	r4, r3, #292	; 0x124
		Status = enable_ref_spads(Dev,
 800766a:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
 800766e:	f107 0218 	add.w	r2, r7, #24
 8007672:	9204      	str	r2, [sp, #16]
 8007674:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007676:	9203      	str	r2, [sp, #12]
 8007678:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800767a:	9202      	str	r2, [sp, #8]
 800767c:	9301      	str	r3, [sp, #4]
 800767e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007680:	9300      	str	r3, [sp, #0]
 8007682:	4623      	mov	r3, r4
 8007684:	4602      	mov	r2, r0
 8007686:	68f8      	ldr	r0, [r7, #12]
 8007688:	f7ff fe5e 	bl	8007348 <enable_ref_spads>
 800768c:	4603      	mov	r3, r0
 800768e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
					currentSpadIndex,
					minimumSpadCount,
					&lastSpadIndex);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8007692:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8007696:	2b00      	cmp	r3, #0
 8007698:	d174      	bne.n	8007784 <VL53L0X_perform_ref_spad_management+0x270>
		currentSpadIndex = lastSpadIndex;
 800769a:	69bb      	ldr	r3, [r7, #24]
 800769c:	653b      	str	r3, [r7, #80]	; 0x50

		Status = perform_ref_signal_measurement(Dev,
 800769e:	f107 0312 	add.w	r3, r7, #18
 80076a2:	4619      	mov	r1, r3
 80076a4:	68f8      	ldr	r0, [r7, #12]
 80076a6:	f7ff fecb 	bl	8007440 <perform_ref_signal_measurement>
 80076aa:	4603      	mov	r3, r0
 80076ac:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			&peakSignalRateRef);
		if ((Status == VL53L0X_ERROR_NONE) &&
 80076b0:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 80076b4:	2b00      	cmp	r3, #0
 80076b6:	d161      	bne.n	800777c <VL53L0X_perform_ref_spad_management+0x268>
			(peakSignalRateRef > targetRefRate)) {
 80076b8:	8a7b      	ldrh	r3, [r7, #18]
		if ((Status == VL53L0X_ERROR_NONE) &&
 80076ba:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 80076bc:	429a      	cmp	r2, r3
 80076be:	d25d      	bcs.n	800777c <VL53L0X_perform_ref_spad_management+0x268>
			/* Signal rate measurement too high,
			 * switch to APERTURE SPADs */

			for (index = 0; index < spadArraySize; index++)
 80076c0:	2300      	movs	r3, #0
 80076c2:	64bb      	str	r3, [r7, #72]	; 0x48
 80076c4:	e009      	b.n	80076da <VL53L0X_perform_ref_spad_management+0x1c6>
				Dev->Data.SpadData.RefSpadEnables[index] = 0;
 80076c6:	68fa      	ldr	r2, [r7, #12]
 80076c8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80076ca:	4413      	add	r3, r2
 80076cc:	f503 7392 	add.w	r3, r3, #292	; 0x124
 80076d0:	2200      	movs	r2, #0
 80076d2:	701a      	strb	r2, [r3, #0]
			for (index = 0; index < spadArraySize; index++)
 80076d4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80076d6:	3301      	adds	r3, #1
 80076d8:	64bb      	str	r3, [r7, #72]	; 0x48
 80076da:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80076dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80076de:	429a      	cmp	r2, r3
 80076e0:	d3f1      	bcc.n	80076c6 <VL53L0X_perform_ref_spad_management+0x1b2>


			/* Increment to the first APERTURE spad */
			while ((is_aperture(startSelect + currentSpadIndex)
 80076e2:	e002      	b.n	80076ea <VL53L0X_perform_ref_spad_management+0x1d6>
				== 0) && (currentSpadIndex < maxSpadCount)) {
				currentSpadIndex++;
 80076e4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80076e6:	3301      	adds	r3, #1
 80076e8:	653b      	str	r3, [r7, #80]	; 0x50
			while ((is_aperture(startSelect + currentSpadIndex)
 80076ea:	f897 203a 	ldrb.w	r2, [r7, #58]	; 0x3a
 80076ee:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80076f0:	4413      	add	r3, r2
 80076f2:	4618      	mov	r0, r3
 80076f4:	f7ff fdb0 	bl	8007258 <is_aperture>
 80076f8:	4603      	mov	r3, r0
 80076fa:	2b00      	cmp	r3, #0
 80076fc:	d103      	bne.n	8007706 <VL53L0X_perform_ref_spad_management+0x1f2>
				== 0) && (currentSpadIndex < maxSpadCount)) {
 80076fe:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8007700:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007702:	429a      	cmp	r2, r3
 8007704:	d3ee      	bcc.n	80076e4 <VL53L0X_perform_ref_spad_management+0x1d0>
			}

			needAptSpads = 1;
 8007706:	2301      	movs	r3, #1
 8007708:	64fb      	str	r3, [r7, #76]	; 0x4c

			Status = enable_ref_spads(Dev,
 800770a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800770c:	b2d9      	uxtb	r1, r3
					needAptSpads,
					Dev->Data.SpadData.RefGoodSpadMap,
 800770e:	68fb      	ldr	r3, [r7, #12]
 8007710:	f503 7095 	add.w	r0, r3, #298	; 0x12a
					Dev->Data.SpadData.RefSpadEnables,
 8007714:	68fb      	ldr	r3, [r7, #12]
 8007716:	f503 7492 	add.w	r4, r3, #292	; 0x124
			Status = enable_ref_spads(Dev,
 800771a:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
 800771e:	f107 0218 	add.w	r2, r7, #24
 8007722:	9204      	str	r2, [sp, #16]
 8007724:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007726:	9203      	str	r2, [sp, #12]
 8007728:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800772a:	9202      	str	r2, [sp, #8]
 800772c:	9301      	str	r3, [sp, #4]
 800772e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007730:	9300      	str	r3, [sp, #0]
 8007732:	4623      	mov	r3, r4
 8007734:	4602      	mov	r2, r0
 8007736:	68f8      	ldr	r0, [r7, #12]
 8007738:	f7ff fe06 	bl	8007348 <enable_ref_spads>
 800773c:	4603      	mov	r3, r0
 800773e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
					startSelect,
					currentSpadIndex,
					minimumSpadCount,
					&lastSpadIndex);

			if (Status == VL53L0X_ERROR_NONE) {
 8007742:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8007746:	2b00      	cmp	r3, #0
 8007748:	d11b      	bne.n	8007782 <VL53L0X_perform_ref_spad_management+0x26e>
				currentSpadIndex = lastSpadIndex;
 800774a:	69bb      	ldr	r3, [r7, #24]
 800774c:	653b      	str	r3, [r7, #80]	; 0x50
				Status = perform_ref_signal_measurement(Dev,
 800774e:	f107 0312 	add.w	r3, r7, #18
 8007752:	4619      	mov	r1, r3
 8007754:	68f8      	ldr	r0, [r7, #12]
 8007756:	f7ff fe73 	bl	8007440 <perform_ref_signal_measurement>
 800775a:	4603      	mov	r3, r0
 800775c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
						&peakSignalRateRef);

				if ((Status == VL53L0X_ERROR_NONE) &&
 8007760:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8007764:	2b00      	cmp	r3, #0
 8007766:	d10c      	bne.n	8007782 <VL53L0X_perform_ref_spad_management+0x26e>
					(peakSignalRateRef > targetRefRate)) {
 8007768:	8a7b      	ldrh	r3, [r7, #18]
				if ((Status == VL53L0X_ERROR_NONE) &&
 800776a:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800776c:	429a      	cmp	r2, r3
 800776e:	d208      	bcs.n	8007782 <VL53L0X_perform_ref_spad_management+0x26e>
					 * setting the minimum number of
					 * APERTURE spads. Can do no more
					 * therefore set the min number of
					 * aperture spads as the result.
					 */
					isApertureSpads_int = 1;
 8007770:	2301      	movs	r3, #1
 8007772:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
					refSpadCount_int = minimumSpadCount;
 8007776:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007778:	63fb      	str	r3, [r7, #60]	; 0x3c
			if (Status == VL53L0X_ERROR_NONE) {
 800777a:	e002      	b.n	8007782 <VL53L0X_perform_ref_spad_management+0x26e>
				}
			}
		} else {
			needAptSpads = 0;
 800777c:	2300      	movs	r3, #0
 800777e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007780:	e000      	b.n	8007784 <VL53L0X_perform_ref_spad_management+0x270>
			if (Status == VL53L0X_ERROR_NONE) {
 8007782:	bf00      	nop
		}
	}

	if ((Status == VL53L0X_ERROR_NONE) &&
 8007784:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8007788:	2b00      	cmp	r3, #0
 800778a:	f040 80af 	bne.w	80078ec <VL53L0X_perform_ref_spad_management+0x3d8>
		(peakSignalRateRef < targetRefRate)) {
 800778e:	8a7b      	ldrh	r3, [r7, #18]
	if ((Status == VL53L0X_ERROR_NONE) &&
 8007790:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8007792:	429a      	cmp	r2, r3
 8007794:	f240 80aa 	bls.w	80078ec <VL53L0X_perform_ref_spad_management+0x3d8>
		/* At this point, the minimum number of either aperture
		 * or non-aperture spads have been set. Proceed to add
		 * spads and perform measurements until the target
		 * reference is reached.
		 */
		isApertureSpads_int = needAptSpads;
 8007798:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800779a:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
		refSpadCount_int	= minimumSpadCount;
 800779e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80077a0:	63fb      	str	r3, [r7, #60]	; 0x3c

		memcpy(lastSpadArray, Dev->Data.SpadData.RefSpadEnables,
 80077a2:	68fb      	ldr	r3, [r7, #12]
 80077a4:	f503 7192 	add.w	r1, r3, #292	; 0x124
 80077a8:	f107 031c 	add.w	r3, r7, #28
 80077ac:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80077ae:	4618      	mov	r0, r3
 80077b0:	f008 fed4 	bl	801055c <memcpy>
				spadArraySize);
		lastSignalRateDiff = abs(peakSignalRateRef -
 80077b4:	8a7b      	ldrh	r3, [r7, #18]
 80077b6:	461a      	mov	r2, r3
 80077b8:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80077ba:	1ad3      	subs	r3, r2, r3
 80077bc:	2b00      	cmp	r3, #0
 80077be:	bfb8      	it	lt
 80077c0:	425b      	neglt	r3, r3
 80077c2:	647b      	str	r3, [r7, #68]	; 0x44
			targetRefRate);
		complete = 0;
 80077c4:	2300      	movs	r3, #0
 80077c6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43

		while (!complete) {
 80077ca:	e086      	b.n	80078da <VL53L0X_perform_ref_spad_management+0x3c6>
			get_next_good_spad(
				Dev->Data.SpadData.RefGoodSpadMap,
 80077cc:	68fb      	ldr	r3, [r7, #12]
 80077ce:	f503 7095 	add.w	r0, r3, #298	; 0x12a
			get_next_good_spad(
 80077d2:	f107 0314 	add.w	r3, r7, #20
 80077d6:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80077d8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80077da:	f7ff fcdf 	bl	800719c <get_next_good_spad>
				spadArraySize, currentSpadIndex,
				&nextGoodSpad);

			if (nextGoodSpad == -1) {
 80077de:	697b      	ldr	r3, [r7, #20]
 80077e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80077e4:	d103      	bne.n	80077ee <VL53L0X_perform_ref_spad_management+0x2da>
				Status = VL53L0X_ERROR_REF_SPAD_INIT;
 80077e6:	23ce      	movs	r3, #206	; 0xce
 80077e8:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
				break;
 80077ec:	e07e      	b.n	80078ec <VL53L0X_perform_ref_spad_management+0x3d8>
			}

			/* Cannot combine Aperture and Non-Aperture spads, so
			 * ensure the current spad is of the correct type.
			 */
			if (is_aperture((uint32_t)startSelect + nextGoodSpad) !=
 80077ee:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
 80077f2:	697a      	ldr	r2, [r7, #20]
 80077f4:	4413      	add	r3, r2
 80077f6:	4618      	mov	r0, r3
 80077f8:	f7ff fd2e 	bl	8007258 <is_aperture>
 80077fc:	4603      	mov	r3, r0
 80077fe:	461a      	mov	r2, r3
 8007800:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007802:	429a      	cmp	r2, r3
 8007804:	d003      	beq.n	800780e <VL53L0X_perform_ref_spad_management+0x2fa>
					needAptSpads) {
				/* At this point we have enabled the maximum
				 * number of Aperture spads.
				 */
				complete = 1;
 8007806:	2301      	movs	r3, #1
 8007808:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
				break;
 800780c:	e06e      	b.n	80078ec <VL53L0X_perform_ref_spad_management+0x3d8>
			}

			(refSpadCount_int)++;
 800780e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007810:	3301      	adds	r3, #1
 8007812:	63fb      	str	r3, [r7, #60]	; 0x3c

			currentSpadIndex = nextGoodSpad;
 8007814:	697b      	ldr	r3, [r7, #20]
 8007816:	653b      	str	r3, [r7, #80]	; 0x50
			Status = enable_spad_bit(
					Dev->Data.SpadData.RefSpadEnables,
 8007818:	68fb      	ldr	r3, [r7, #12]
 800781a:	f503 7392 	add.w	r3, r3, #292	; 0x124
			Status = enable_spad_bit(
 800781e:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8007820:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007822:	4618      	mov	r0, r3
 8007824:	f7ff fd32 	bl	800728c <enable_spad_bit>
 8007828:	4603      	mov	r3, r0
 800782a:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
					spadArraySize, currentSpadIndex);

			if (Status == VL53L0X_ERROR_NONE) {
 800782e:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8007832:	2b00      	cmp	r3, #0
 8007834:	d10c      	bne.n	8007850 <VL53L0X_perform_ref_spad_management+0x33c>
				currentSpadIndex++;
 8007836:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007838:	3301      	adds	r3, #1
 800783a:	653b      	str	r3, [r7, #80]	; 0x50
				/* Proceed to apply the additional spad and
				 * perform measurement. */
				Status = set_ref_spad_map(Dev,
					Dev->Data.SpadData.RefSpadEnables);
 800783c:	68fb      	ldr	r3, [r7, #12]
 800783e:	f503 7392 	add.w	r3, r3, #292	; 0x124
				Status = set_ref_spad_map(Dev,
 8007842:	4619      	mov	r1, r3
 8007844:	68f8      	ldr	r0, [r7, #12]
 8007846:	f7ff fd59 	bl	80072fc <set_ref_spad_map>
 800784a:	4603      	mov	r3, r0
 800784c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			}

			if (Status != VL53L0X_ERROR_NONE)
 8007850:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8007854:	2b00      	cmp	r3, #0
 8007856:	d146      	bne.n	80078e6 <VL53L0X_perform_ref_spad_management+0x3d2>
				break;

			Status = perform_ref_signal_measurement(Dev,
 8007858:	f107 0312 	add.w	r3, r7, #18
 800785c:	4619      	mov	r1, r3
 800785e:	68f8      	ldr	r0, [r7, #12]
 8007860:	f7ff fdee 	bl	8007440 <perform_ref_signal_measurement>
 8007864:	4603      	mov	r3, r0
 8007866:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
					&peakSignalRateRef);

			if (Status != VL53L0X_ERROR_NONE)
 800786a:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800786e:	2b00      	cmp	r3, #0
 8007870:	d13b      	bne.n	80078ea <VL53L0X_perform_ref_spad_management+0x3d6>
				break;

			signalRateDiff = abs(peakSignalRateRef - targetRefRate);
 8007872:	8a7b      	ldrh	r3, [r7, #18]
 8007874:	461a      	mov	r2, r3
 8007876:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8007878:	1ad3      	subs	r3, r2, r3
 800787a:	2b00      	cmp	r3, #0
 800787c:	bfb8      	it	lt
 800787e:	425b      	neglt	r3, r3
 8007880:	627b      	str	r3, [r7, #36]	; 0x24

			if (peakSignalRateRef > targetRefRate) {
 8007882:	8a7b      	ldrh	r3, [r7, #18]
 8007884:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8007886:	429a      	cmp	r2, r3
 8007888:	d21c      	bcs.n	80078c4 <VL53L0X_perform_ref_spad_management+0x3b0>
				/* Select the spad map that provides the
				 * measurement closest to the target rate,
				 * either above or below it.
				 */
				if (signalRateDiff > lastSignalRateDiff) {
 800788a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800788c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800788e:	429a      	cmp	r2, r3
 8007890:	d914      	bls.n	80078bc <VL53L0X_perform_ref_spad_management+0x3a8>
					/* Previous spad map produced a closer
					 * measurement, so choose this. */
					Status = set_ref_spad_map(Dev,
 8007892:	f107 031c 	add.w	r3, r7, #28
 8007896:	4619      	mov	r1, r3
 8007898:	68f8      	ldr	r0, [r7, #12]
 800789a:	f7ff fd2f 	bl	80072fc <set_ref_spad_map>
 800789e:	4603      	mov	r3, r0
 80078a0:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
							lastSpadArray);
					memcpy(
					Dev->Data.SpadData.RefSpadEnables,
 80078a4:	68fb      	ldr	r3, [r7, #12]
 80078a6:	f503 7392 	add.w	r3, r3, #292	; 0x124
					memcpy(
 80078aa:	f107 011c 	add.w	r1, r7, #28
 80078ae:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80078b0:	4618      	mov	r0, r3
 80078b2:	f008 fe53 	bl	801055c <memcpy>
					lastSpadArray, spadArraySize);

					(refSpadCount_int)--;
 80078b6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80078b8:	3b01      	subs	r3, #1
 80078ba:	63fb      	str	r3, [r7, #60]	; 0x3c
				}
				complete = 1;
 80078bc:	2301      	movs	r3, #1
 80078be:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80078c2:	e00a      	b.n	80078da <VL53L0X_perform_ref_spad_management+0x3c6>
			} else {
				/* Continue to add spads */
				lastSignalRateDiff = signalRateDiff;
 80078c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80078c6:	647b      	str	r3, [r7, #68]	; 0x44
				memcpy(lastSpadArray,
					Dev->Data.SpadData.RefSpadEnables,
 80078c8:	68fb      	ldr	r3, [r7, #12]
 80078ca:	f503 7192 	add.w	r1, r3, #292	; 0x124
				memcpy(lastSpadArray,
 80078ce:	f107 031c 	add.w	r3, r7, #28
 80078d2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80078d4:	4618      	mov	r0, r3
 80078d6:	f008 fe41 	bl	801055c <memcpy>
		while (!complete) {
 80078da:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 80078de:	2b00      	cmp	r3, #0
 80078e0:	f43f af74 	beq.w	80077cc <VL53L0X_perform_ref_spad_management+0x2b8>
 80078e4:	e002      	b.n	80078ec <VL53L0X_perform_ref_spad_management+0x3d8>
				break;
 80078e6:	bf00      	nop
 80078e8:	e000      	b.n	80078ec <VL53L0X_perform_ref_spad_management+0x3d8>
				break;
 80078ea:	bf00      	nop
			}

		} /* while */
	}

	if (Status == VL53L0X_ERROR_NONE) {
 80078ec:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 80078f0:	2b00      	cmp	r3, #0
 80078f2:	d115      	bne.n	8007920 <VL53L0X_perform_ref_spad_management+0x40c>
		*refSpadCount = refSpadCount_int;
 80078f4:	68bb      	ldr	r3, [r7, #8]
 80078f6:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80078f8:	601a      	str	r2, [r3, #0]
		*isApertureSpads = isApertureSpads_int;
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	f897 203b 	ldrb.w	r2, [r7, #59]	; 0x3b
 8007900:	701a      	strb	r2, [r3, #0]

		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, RefSpadsInitialised, 1);
 8007902:	68fb      	ldr	r3, [r7, #12]
 8007904:	2201      	movs	r2, #1
 8007906:	f883 2115 	strb.w	r2, [r3, #277]	; 0x115
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800790a:	68bb      	ldr	r3, [r7, #8]
 800790c:	681b      	ldr	r3, [r3, #0]
 800790e:	b2da      	uxtb	r2, r3
 8007910:	68fb      	ldr	r3, [r7, #12]
 8007912:	f883 2113 	strb.w	r2, [r3, #275]	; 0x113
			ReferenceSpadCount, (uint8_t)(*refSpadCount));
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	781a      	ldrb	r2, [r3, #0]
 800791a:	68fb      	ldr	r3, [r7, #12]
 800791c:	f883 2114 	strb.w	r2, [r3, #276]	; 0x114
			ReferenceSpadType, *isApertureSpads);
	}

	return Status;
 8007920:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
}
 8007924:	4618      	mov	r0, r3
 8007926:	375c      	adds	r7, #92	; 0x5c
 8007928:	46bd      	mov	sp, r7
 800792a:	bd90      	pop	{r4, r7, pc}

0800792c <VL53L0X_set_reference_spads>:

VL53L0X_Error VL53L0X_set_reference_spads(VL53L0X_DEV Dev,
				 uint32_t count, uint8_t isApertureSpads)
{
 800792c:	b590      	push	{r4, r7, lr}
 800792e:	b093      	sub	sp, #76	; 0x4c
 8007930:	af06      	add	r7, sp, #24
 8007932:	60f8      	str	r0, [r7, #12]
 8007934:	60b9      	str	r1, [r7, #8]
 8007936:	4613      	mov	r3, r2
 8007938:	71fb      	strb	r3, [r7, #7]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800793a:	2300      	movs	r3, #0
 800793c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	uint32_t currentSpadIndex = 0;
 8007940:	2300      	movs	r3, #0
 8007942:	62bb      	str	r3, [r7, #40]	; 0x28
	uint8_t startSelect = 0xB4;
 8007944:	23b4      	movs	r3, #180	; 0xb4
 8007946:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
	uint32_t spadArraySize = 6;
 800794a:	2306      	movs	r3, #6
 800794c:	61fb      	str	r3, [r7, #28]
	uint32_t maxSpadCount = 44;
 800794e:	232c      	movs	r3, #44	; 0x2c
 8007950:	61bb      	str	r3, [r7, #24]
	 * aperture or
	 * non-aperture, as requested.
	 * The good spad map will be applied.
	 */

	Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8007952:	2201      	movs	r2, #1
 8007954:	21ff      	movs	r1, #255	; 0xff
 8007956:	68f8      	ldr	r0, [r7, #12]
 8007958:	f002 fefe 	bl	800a758 <VL53L0X_WrByte>
 800795c:	4603      	mov	r3, r0
 800795e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

	if (Status == VL53L0X_ERROR_NONE)
 8007962:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8007966:	2b00      	cmp	r3, #0
 8007968:	d107      	bne.n	800797a <VL53L0X_set_reference_spads+0x4e>
		Status = VL53L0X_WrByte(Dev,
 800796a:	2200      	movs	r2, #0
 800796c:	214f      	movs	r1, #79	; 0x4f
 800796e:	68f8      	ldr	r0, [r7, #12]
 8007970:	f002 fef2 	bl	800a758 <VL53L0X_WrByte>
 8007974:	4603      	mov	r3, r0
 8007976:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			VL53L0X_REG_DYNAMIC_SPAD_REF_EN_START_OFFSET, 0x00);

	if (Status == VL53L0X_ERROR_NONE)
 800797a:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800797e:	2b00      	cmp	r3, #0
 8007980:	d107      	bne.n	8007992 <VL53L0X_set_reference_spads+0x66>
		Status = VL53L0X_WrByte(Dev,
 8007982:	222c      	movs	r2, #44	; 0x2c
 8007984:	214e      	movs	r1, #78	; 0x4e
 8007986:	68f8      	ldr	r0, [r7, #12]
 8007988:	f002 fee6 	bl	800a758 <VL53L0X_WrByte>
 800798c:	4603      	mov	r3, r0
 800798e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			VL53L0X_REG_DYNAMIC_SPAD_NUM_REQUESTED_REF_SPAD, 0x2C);

	if (Status == VL53L0X_ERROR_NONE)
 8007992:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8007996:	2b00      	cmp	r3, #0
 8007998:	d107      	bne.n	80079aa <VL53L0X_set_reference_spads+0x7e>
		Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 800799a:	2200      	movs	r2, #0
 800799c:	21ff      	movs	r1, #255	; 0xff
 800799e:	68f8      	ldr	r0, [r7, #12]
 80079a0:	f002 feda 	bl	800a758 <VL53L0X_WrByte>
 80079a4:	4603      	mov	r3, r0
 80079a6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

	if (Status == VL53L0X_ERROR_NONE)
 80079aa:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 80079ae:	2b00      	cmp	r3, #0
 80079b0:	d109      	bne.n	80079c6 <VL53L0X_set_reference_spads+0x9a>
		Status = VL53L0X_WrByte(Dev,
 80079b2:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80079b6:	461a      	mov	r2, r3
 80079b8:	21b6      	movs	r1, #182	; 0xb6
 80079ba:	68f8      	ldr	r0, [r7, #12]
 80079bc:	f002 fecc 	bl	800a758 <VL53L0X_WrByte>
 80079c0:	4603      	mov	r3, r0
 80079c2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			VL53L0X_REG_GLOBAL_CONFIG_REF_EN_START_SELECT,
			startSelect);

	for (index = 0; index < spadArraySize; index++)
 80079c6:	2300      	movs	r3, #0
 80079c8:	627b      	str	r3, [r7, #36]	; 0x24
 80079ca:	e009      	b.n	80079e0 <VL53L0X_set_reference_spads+0xb4>
		Dev->Data.SpadData.RefSpadEnables[index] = 0;
 80079cc:	68fa      	ldr	r2, [r7, #12]
 80079ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80079d0:	4413      	add	r3, r2
 80079d2:	f503 7392 	add.w	r3, r3, #292	; 0x124
 80079d6:	2200      	movs	r2, #0
 80079d8:	701a      	strb	r2, [r3, #0]
	for (index = 0; index < spadArraySize; index++)
 80079da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80079dc:	3301      	adds	r3, #1
 80079de:	627b      	str	r3, [r7, #36]	; 0x24
 80079e0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80079e2:	69fb      	ldr	r3, [r7, #28]
 80079e4:	429a      	cmp	r2, r3
 80079e6:	d3f1      	bcc.n	80079cc <VL53L0X_set_reference_spads+0xa0>

	if (isApertureSpads) {
 80079e8:	79fb      	ldrb	r3, [r7, #7]
 80079ea:	2b00      	cmp	r3, #0
 80079ec:	d011      	beq.n	8007a12 <VL53L0X_set_reference_spads+0xe6>
		/* Increment to the first APERTURE spad */
		while ((is_aperture(startSelect + currentSpadIndex) == 0) &&
 80079ee:	e002      	b.n	80079f6 <VL53L0X_set_reference_spads+0xca>
			  (currentSpadIndex < maxSpadCount)) {
			currentSpadIndex++;
 80079f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80079f2:	3301      	adds	r3, #1
 80079f4:	62bb      	str	r3, [r7, #40]	; 0x28
		while ((is_aperture(startSelect + currentSpadIndex) == 0) &&
 80079f6:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 80079fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80079fc:	4413      	add	r3, r2
 80079fe:	4618      	mov	r0, r3
 8007a00:	f7ff fc2a 	bl	8007258 <is_aperture>
 8007a04:	4603      	mov	r3, r0
 8007a06:	2b00      	cmp	r3, #0
 8007a08:	d103      	bne.n	8007a12 <VL53L0X_set_reference_spads+0xe6>
 8007a0a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007a0c:	69bb      	ldr	r3, [r7, #24]
 8007a0e:	429a      	cmp	r2, r3
 8007a10:	d3ee      	bcc.n	80079f0 <VL53L0X_set_reference_spads+0xc4>
		}
	}
	Status = enable_ref_spads(Dev,
				isApertureSpads,
				Dev->Data.SpadData.RefGoodSpadMap,
 8007a12:	68fb      	ldr	r3, [r7, #12]
 8007a14:	f503 7095 	add.w	r0, r3, #298	; 0x12a
				Dev->Data.SpadData.RefSpadEnables,
 8007a18:	68fb      	ldr	r3, [r7, #12]
 8007a1a:	f503 7492 	add.w	r4, r3, #292	; 0x124
	Status = enable_ref_spads(Dev,
 8007a1e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8007a22:	79f9      	ldrb	r1, [r7, #7]
 8007a24:	f107 0214 	add.w	r2, r7, #20
 8007a28:	9204      	str	r2, [sp, #16]
 8007a2a:	68ba      	ldr	r2, [r7, #8]
 8007a2c:	9203      	str	r2, [sp, #12]
 8007a2e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007a30:	9202      	str	r2, [sp, #8]
 8007a32:	9301      	str	r3, [sp, #4]
 8007a34:	69fb      	ldr	r3, [r7, #28]
 8007a36:	9300      	str	r3, [sp, #0]
 8007a38:	4623      	mov	r3, r4
 8007a3a:	4602      	mov	r2, r0
 8007a3c:	68f8      	ldr	r0, [r7, #12]
 8007a3e:	f7ff fc83 	bl	8007348 <enable_ref_spads>
 8007a42:	4603      	mov	r3, r0
 8007a44:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				startSelect,
				currentSpadIndex,
				count,
				&lastSpadIndex);

	if (Status == VL53L0X_ERROR_NONE) {
 8007a48:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8007a4c:	2b00      	cmp	r3, #0
 8007a4e:	d10c      	bne.n	8007a6a <VL53L0X_set_reference_spads+0x13e>
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, RefSpadsInitialised, 1);
 8007a50:	68fb      	ldr	r3, [r7, #12]
 8007a52:	2201      	movs	r2, #1
 8007a54:	f883 2115 	strb.w	r2, [r3, #277]	; 0x115
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8007a58:	68bb      	ldr	r3, [r7, #8]
 8007a5a:	b2da      	uxtb	r2, r3
 8007a5c:	68fb      	ldr	r3, [r7, #12]
 8007a5e:	f883 2113 	strb.w	r2, [r3, #275]	; 0x113
			ReferenceSpadCount, (uint8_t)(count));
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8007a62:	68fb      	ldr	r3, [r7, #12]
 8007a64:	79fa      	ldrb	r2, [r7, #7]
 8007a66:	f883 2114 	strb.w	r2, [r3, #276]	; 0x114
			ReferenceSpadType, isApertureSpads);
	}

	return Status;
 8007a6a:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 8007a6e:	4618      	mov	r0, r3
 8007a70:	3734      	adds	r7, #52	; 0x34
 8007a72:	46bd      	mov	sp, r7
 8007a74:	bd90      	pop	{r4, r7, pc}

08007a76 <VL53L0X_perform_single_ref_calibration>:
}


VL53L0X_Error VL53L0X_perform_single_ref_calibration(VL53L0X_DEV Dev,
		uint8_t vhv_init_byte)
{
 8007a76:	b580      	push	{r7, lr}
 8007a78:	b084      	sub	sp, #16
 8007a7a:	af00      	add	r7, sp, #0
 8007a7c:	6078      	str	r0, [r7, #4]
 8007a7e:	460b      	mov	r3, r1
 8007a80:	70fb      	strb	r3, [r7, #3]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007a82:	2300      	movs	r3, #0
 8007a84:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 8007a86:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007a8a:	2b00      	cmp	r3, #0
 8007a8c:	d10a      	bne.n	8007aa4 <VL53L0X_perform_single_ref_calibration+0x2e>
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSRANGE_START,
 8007a8e:	78fb      	ldrb	r3, [r7, #3]
 8007a90:	f043 0301 	orr.w	r3, r3, #1
 8007a94:	b2db      	uxtb	r3, r3
 8007a96:	461a      	mov	r2, r3
 8007a98:	2100      	movs	r1, #0
 8007a9a:	6878      	ldr	r0, [r7, #4]
 8007a9c:	f002 fe5c 	bl	800a758 <VL53L0X_WrByte>
 8007aa0:	4603      	mov	r3, r0
 8007aa2:	73fb      	strb	r3, [r7, #15]
				VL53L0X_REG_SYSRANGE_MODE_START_STOP |
				vhv_init_byte);

	if (Status == VL53L0X_ERROR_NONE)
 8007aa4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007aa8:	2b00      	cmp	r3, #0
 8007aaa:	d104      	bne.n	8007ab6 <VL53L0X_perform_single_ref_calibration+0x40>
		Status = VL53L0X_measurement_poll_for_completion(Dev);
 8007aac:	6878      	ldr	r0, [r7, #4]
 8007aae:	f000 f9bf 	bl	8007e30 <VL53L0X_measurement_poll_for_completion>
 8007ab2:	4603      	mov	r3, r0
 8007ab4:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 8007ab6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007aba:	2b00      	cmp	r3, #0
 8007abc:	d105      	bne.n	8007aca <VL53L0X_perform_single_ref_calibration+0x54>
		Status = VL53L0X_ClearInterruptMask(Dev, 0);
 8007abe:	2100      	movs	r1, #0
 8007ac0:	6878      	ldr	r0, [r7, #4]
 8007ac2:	f7ff fab5 	bl	8007030 <VL53L0X_ClearInterruptMask>
 8007ac6:	4603      	mov	r3, r0
 8007ac8:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 8007aca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007ace:	2b00      	cmp	r3, #0
 8007ad0:	d106      	bne.n	8007ae0 <VL53L0X_perform_single_ref_calibration+0x6a>
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSRANGE_START, 0x00);
 8007ad2:	2200      	movs	r2, #0
 8007ad4:	2100      	movs	r1, #0
 8007ad6:	6878      	ldr	r0, [r7, #4]
 8007ad8:	f002 fe3e 	bl	800a758 <VL53L0X_WrByte>
 8007adc:	4603      	mov	r3, r0
 8007ade:	73fb      	strb	r3, [r7, #15]

	return Status;
 8007ae0:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8007ae4:	4618      	mov	r0, r3
 8007ae6:	3710      	adds	r7, #16
 8007ae8:	46bd      	mov	sp, r7
 8007aea:	bd80      	pop	{r7, pc}

08007aec <VL53L0X_ref_calibration_io>:

VL53L0X_Error VL53L0X_ref_calibration_io(VL53L0X_DEV Dev, uint8_t read_not_write,
	uint8_t VhvSettings, uint8_t PhaseCal,
	uint8_t *pVhvSettings, uint8_t *pPhaseCal,
	const uint8_t vhv_enable, const uint8_t phase_enable)
{
 8007aec:	b580      	push	{r7, lr}
 8007aee:	b084      	sub	sp, #16
 8007af0:	af00      	add	r7, sp, #0
 8007af2:	6078      	str	r0, [r7, #4]
 8007af4:	4608      	mov	r0, r1
 8007af6:	4611      	mov	r1, r2
 8007af8:	461a      	mov	r2, r3
 8007afa:	4603      	mov	r3, r0
 8007afc:	70fb      	strb	r3, [r7, #3]
 8007afe:	460b      	mov	r3, r1
 8007b00:	70bb      	strb	r3, [r7, #2]
 8007b02:	4613      	mov	r3, r2
 8007b04:	707b      	strb	r3, [r7, #1]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007b06:	2300      	movs	r3, #0
 8007b08:	73fb      	strb	r3, [r7, #15]
	uint8_t PhaseCalint = 0;
 8007b0a:	2300      	movs	r3, #0
 8007b0c:	73bb      	strb	r3, [r7, #14]

	/* Read VHV from device */
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8007b0e:	2201      	movs	r2, #1
 8007b10:	21ff      	movs	r1, #255	; 0xff
 8007b12:	6878      	ldr	r0, [r7, #4]
 8007b14:	f002 fe20 	bl	800a758 <VL53L0X_WrByte>
 8007b18:	4603      	mov	r3, r0
 8007b1a:	461a      	mov	r2, r3
 8007b1c:	7bfb      	ldrb	r3, [r7, #15]
 8007b1e:	4313      	orrs	r3, r2
 8007b20:	73fb      	strb	r3, [r7, #15]
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 8007b22:	2200      	movs	r2, #0
 8007b24:	2100      	movs	r1, #0
 8007b26:	6878      	ldr	r0, [r7, #4]
 8007b28:	f002 fe16 	bl	800a758 <VL53L0X_WrByte>
 8007b2c:	4603      	mov	r3, r0
 8007b2e:	461a      	mov	r2, r3
 8007b30:	7bfb      	ldrb	r3, [r7, #15]
 8007b32:	4313      	orrs	r3, r2
 8007b34:	73fb      	strb	r3, [r7, #15]
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8007b36:	2200      	movs	r2, #0
 8007b38:	21ff      	movs	r1, #255	; 0xff
 8007b3a:	6878      	ldr	r0, [r7, #4]
 8007b3c:	f002 fe0c 	bl	800a758 <VL53L0X_WrByte>
 8007b40:	4603      	mov	r3, r0
 8007b42:	461a      	mov	r2, r3
 8007b44:	7bfb      	ldrb	r3, [r7, #15]
 8007b46:	4313      	orrs	r3, r2
 8007b48:	73fb      	strb	r3, [r7, #15]

	if (read_not_write) {
 8007b4a:	78fb      	ldrb	r3, [r7, #3]
 8007b4c:	2b00      	cmp	r3, #0
 8007b4e:	d01e      	beq.n	8007b8e <VL53L0X_ref_calibration_io+0xa2>
		if (vhv_enable)
 8007b50:	f897 3020 	ldrb.w	r3, [r7, #32]
 8007b54:	2b00      	cmp	r3, #0
 8007b56:	d009      	beq.n	8007b6c <VL53L0X_ref_calibration_io+0x80>
			Status |= VL53L0X_RdByte(Dev, 0xCB, pVhvSettings);
 8007b58:	69ba      	ldr	r2, [r7, #24]
 8007b5a:	21cb      	movs	r1, #203	; 0xcb
 8007b5c:	6878      	ldr	r0, [r7, #4]
 8007b5e:	f002 fe9b 	bl	800a898 <VL53L0X_RdByte>
 8007b62:	4603      	mov	r3, r0
 8007b64:	461a      	mov	r2, r3
 8007b66:	7bfb      	ldrb	r3, [r7, #15]
 8007b68:	4313      	orrs	r3, r2
 8007b6a:	73fb      	strb	r3, [r7, #15]
		if (phase_enable)
 8007b6c:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8007b70:	2b00      	cmp	r3, #0
 8007b72:	d02a      	beq.n	8007bca <VL53L0X_ref_calibration_io+0xde>
			Status |= VL53L0X_RdByte(Dev, 0xEE, &PhaseCalint);
 8007b74:	f107 030e 	add.w	r3, r7, #14
 8007b78:	461a      	mov	r2, r3
 8007b7a:	21ee      	movs	r1, #238	; 0xee
 8007b7c:	6878      	ldr	r0, [r7, #4]
 8007b7e:	f002 fe8b 	bl	800a898 <VL53L0X_RdByte>
 8007b82:	4603      	mov	r3, r0
 8007b84:	461a      	mov	r2, r3
 8007b86:	7bfb      	ldrb	r3, [r7, #15]
 8007b88:	4313      	orrs	r3, r2
 8007b8a:	73fb      	strb	r3, [r7, #15]
 8007b8c:	e01d      	b.n	8007bca <VL53L0X_ref_calibration_io+0xde>
	} else {
		if (vhv_enable)
 8007b8e:	f897 3020 	ldrb.w	r3, [r7, #32]
 8007b92:	2b00      	cmp	r3, #0
 8007b94:	d00a      	beq.n	8007bac <VL53L0X_ref_calibration_io+0xc0>
			Status |= VL53L0X_WrByte(Dev, 0xCB, VhvSettings);
 8007b96:	78bb      	ldrb	r3, [r7, #2]
 8007b98:	461a      	mov	r2, r3
 8007b9a:	21cb      	movs	r1, #203	; 0xcb
 8007b9c:	6878      	ldr	r0, [r7, #4]
 8007b9e:	f002 fddb 	bl	800a758 <VL53L0X_WrByte>
 8007ba2:	4603      	mov	r3, r0
 8007ba4:	461a      	mov	r2, r3
 8007ba6:	7bfb      	ldrb	r3, [r7, #15]
 8007ba8:	4313      	orrs	r3, r2
 8007baa:	73fb      	strb	r3, [r7, #15]
		if (phase_enable)
 8007bac:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8007bb0:	2b00      	cmp	r3, #0
 8007bb2:	d00a      	beq.n	8007bca <VL53L0X_ref_calibration_io+0xde>
			Status |= VL53L0X_UpdateByte(Dev, 0xEE, 0x80, PhaseCal);
 8007bb4:	787b      	ldrb	r3, [r7, #1]
 8007bb6:	2280      	movs	r2, #128	; 0x80
 8007bb8:	21ee      	movs	r1, #238	; 0xee
 8007bba:	6878      	ldr	r0, [r7, #4]
 8007bbc:	f002 fe2a 	bl	800a814 <VL53L0X_UpdateByte>
 8007bc0:	4603      	mov	r3, r0
 8007bc2:	461a      	mov	r2, r3
 8007bc4:	7bfb      	ldrb	r3, [r7, #15]
 8007bc6:	4313      	orrs	r3, r2
 8007bc8:	73fb      	strb	r3, [r7, #15]
	}

	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8007bca:	2201      	movs	r2, #1
 8007bcc:	21ff      	movs	r1, #255	; 0xff
 8007bce:	6878      	ldr	r0, [r7, #4]
 8007bd0:	f002 fdc2 	bl	800a758 <VL53L0X_WrByte>
 8007bd4:	4603      	mov	r3, r0
 8007bd6:	461a      	mov	r2, r3
 8007bd8:	7bfb      	ldrb	r3, [r7, #15]
 8007bda:	4313      	orrs	r3, r2
 8007bdc:	73fb      	strb	r3, [r7, #15]
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x01);
 8007bde:	2201      	movs	r2, #1
 8007be0:	2100      	movs	r1, #0
 8007be2:	6878      	ldr	r0, [r7, #4]
 8007be4:	f002 fdb8 	bl	800a758 <VL53L0X_WrByte>
 8007be8:	4603      	mov	r3, r0
 8007bea:	461a      	mov	r2, r3
 8007bec:	7bfb      	ldrb	r3, [r7, #15]
 8007bee:	4313      	orrs	r3, r2
 8007bf0:	73fb      	strb	r3, [r7, #15]
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8007bf2:	2200      	movs	r2, #0
 8007bf4:	21ff      	movs	r1, #255	; 0xff
 8007bf6:	6878      	ldr	r0, [r7, #4]
 8007bf8:	f002 fdae 	bl	800a758 <VL53L0X_WrByte>
 8007bfc:	4603      	mov	r3, r0
 8007bfe:	461a      	mov	r2, r3
 8007c00:	7bfb      	ldrb	r3, [r7, #15]
 8007c02:	4313      	orrs	r3, r2
 8007c04:	73fb      	strb	r3, [r7, #15]

	*pPhaseCal = (uint8_t)(PhaseCalint&0xEF);
 8007c06:	7bbb      	ldrb	r3, [r7, #14]
 8007c08:	f023 0310 	bic.w	r3, r3, #16
 8007c0c:	b2da      	uxtb	r2, r3
 8007c0e:	69fb      	ldr	r3, [r7, #28]
 8007c10:	701a      	strb	r2, [r3, #0]

	return Status;
 8007c12:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8007c16:	4618      	mov	r0, r3
 8007c18:	3710      	adds	r7, #16
 8007c1a:	46bd      	mov	sp, r7
 8007c1c:	bd80      	pop	{r7, pc}

08007c1e <VL53L0X_perform_vhv_calibration>:


VL53L0X_Error VL53L0X_perform_vhv_calibration(VL53L0X_DEV Dev,
	uint8_t *pVhvSettings, const uint8_t get_data_enable,
	const uint8_t restore_config)
{
 8007c1e:	b580      	push	{r7, lr}
 8007c20:	b08a      	sub	sp, #40	; 0x28
 8007c22:	af04      	add	r7, sp, #16
 8007c24:	60f8      	str	r0, [r7, #12]
 8007c26:	60b9      	str	r1, [r7, #8]
 8007c28:	4611      	mov	r1, r2
 8007c2a:	461a      	mov	r2, r3
 8007c2c:	460b      	mov	r3, r1
 8007c2e:	71fb      	strb	r3, [r7, #7]
 8007c30:	4613      	mov	r3, r2
 8007c32:	71bb      	strb	r3, [r7, #6]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007c34:	2300      	movs	r3, #0
 8007c36:	75fb      	strb	r3, [r7, #23]
	uint8_t SequenceConfig = 0;
 8007c38:	2300      	movs	r3, #0
 8007c3a:	75bb      	strb	r3, [r7, #22]
	uint8_t VhvSettings = 0;
 8007c3c:	2300      	movs	r3, #0
 8007c3e:	757b      	strb	r3, [r7, #21]
	uint8_t PhaseCal = 0;
 8007c40:	2300      	movs	r3, #0
 8007c42:	753b      	strb	r3, [r7, #20]
	uint8_t PhaseCalInt = 0;
 8007c44:	2300      	movs	r3, #0
 8007c46:	74fb      	strb	r3, [r7, #19]

	/* store the value of the sequence config,
	 * this will be reset before the end of the function
	 */

	if (restore_config)
 8007c48:	79bb      	ldrb	r3, [r7, #6]
 8007c4a:	2b00      	cmp	r3, #0
 8007c4c:	d003      	beq.n	8007c56 <VL53L0X_perform_vhv_calibration+0x38>
		SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 8007c4e:	68fb      	ldr	r3, [r7, #12]
 8007c50:	f893 3130 	ldrb.w	r3, [r3, #304]	; 0x130
 8007c54:	75bb      	strb	r3, [r7, #22]

	/* Run VHV */
	Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, 0x01);
 8007c56:	2201      	movs	r2, #1
 8007c58:	2101      	movs	r1, #1
 8007c5a:	68f8      	ldr	r0, [r7, #12]
 8007c5c:	f002 fd7c 	bl	800a758 <VL53L0X_WrByte>
 8007c60:	4603      	mov	r3, r0
 8007c62:	75fb      	strb	r3, [r7, #23]

	if (Status == VL53L0X_ERROR_NONE)
 8007c64:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8007c68:	2b00      	cmp	r3, #0
 8007c6a:	d105      	bne.n	8007c78 <VL53L0X_perform_vhv_calibration+0x5a>
		Status = VL53L0X_perform_single_ref_calibration(Dev, 0x40);
 8007c6c:	2140      	movs	r1, #64	; 0x40
 8007c6e:	68f8      	ldr	r0, [r7, #12]
 8007c70:	f7ff ff01 	bl	8007a76 <VL53L0X_perform_single_ref_calibration>
 8007c74:	4603      	mov	r3, r0
 8007c76:	75fb      	strb	r3, [r7, #23]

	/* Read VHV from device */
	if ((Status == VL53L0X_ERROR_NONE) && (get_data_enable == 1)) {
 8007c78:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8007c7c:	2b00      	cmp	r3, #0
 8007c7e:	d115      	bne.n	8007cac <VL53L0X_perform_vhv_calibration+0x8e>
 8007c80:	79fb      	ldrb	r3, [r7, #7]
 8007c82:	2b01      	cmp	r3, #1
 8007c84:	d112      	bne.n	8007cac <VL53L0X_perform_vhv_calibration+0x8e>
		Status = VL53L0X_ref_calibration_io(Dev, 1,
 8007c86:	7d39      	ldrb	r1, [r7, #20]
 8007c88:	7d7a      	ldrb	r2, [r7, #21]
 8007c8a:	2300      	movs	r3, #0
 8007c8c:	9303      	str	r3, [sp, #12]
 8007c8e:	2301      	movs	r3, #1
 8007c90:	9302      	str	r3, [sp, #8]
 8007c92:	f107 0313 	add.w	r3, r7, #19
 8007c96:	9301      	str	r3, [sp, #4]
 8007c98:	68bb      	ldr	r3, [r7, #8]
 8007c9a:	9300      	str	r3, [sp, #0]
 8007c9c:	460b      	mov	r3, r1
 8007c9e:	2101      	movs	r1, #1
 8007ca0:	68f8      	ldr	r0, [r7, #12]
 8007ca2:	f7ff ff23 	bl	8007aec <VL53L0X_ref_calibration_io>
 8007ca6:	4603      	mov	r3, r0
 8007ca8:	75fb      	strb	r3, [r7, #23]
 8007caa:	e002      	b.n	8007cb2 <VL53L0X_perform_vhv_calibration+0x94>
			VhvSettings, PhaseCal, /* Not used here */
			pVhvSettings, &PhaseCalInt,
			1, 0);
	} else
		*pVhvSettings = 0;
 8007cac:	68bb      	ldr	r3, [r7, #8]
 8007cae:	2200      	movs	r2, #0
 8007cb0:	701a      	strb	r2, [r3, #0]


	if ((Status == VL53L0X_ERROR_NONE) && restore_config) {
 8007cb2:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8007cb6:	2b00      	cmp	r3, #0
 8007cb8:	d112      	bne.n	8007ce0 <VL53L0X_perform_vhv_calibration+0xc2>
 8007cba:	79bb      	ldrb	r3, [r7, #6]
 8007cbc:	2b00      	cmp	r3, #0
 8007cbe:	d00f      	beq.n	8007ce0 <VL53L0X_perform_vhv_calibration+0xc2>
		/* restore the previous Sequence Config */
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 8007cc0:	7dbb      	ldrb	r3, [r7, #22]
 8007cc2:	461a      	mov	r2, r3
 8007cc4:	2101      	movs	r1, #1
 8007cc6:	68f8      	ldr	r0, [r7, #12]
 8007cc8:	f002 fd46 	bl	800a758 <VL53L0X_WrByte>
 8007ccc:	4603      	mov	r3, r0
 8007cce:	75fb      	strb	r3, [r7, #23]
				SequenceConfig);
		if (Status == VL53L0X_ERROR_NONE)
 8007cd0:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8007cd4:	2b00      	cmp	r3, #0
 8007cd6:	d103      	bne.n	8007ce0 <VL53L0X_perform_vhv_calibration+0xc2>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 8007cd8:	68fb      	ldr	r3, [r7, #12]
 8007cda:	7dba      	ldrb	r2, [r7, #22]
 8007cdc:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130

	}

	return Status;
 8007ce0:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8007ce4:	4618      	mov	r0, r3
 8007ce6:	3718      	adds	r7, #24
 8007ce8:	46bd      	mov	sp, r7
 8007cea:	bd80      	pop	{r7, pc}

08007cec <VL53L0X_perform_phase_calibration>:

VL53L0X_Error VL53L0X_perform_phase_calibration(VL53L0X_DEV Dev,
	uint8_t *pPhaseCal, const uint8_t get_data_enable,
	const uint8_t restore_config)
{
 8007cec:	b580      	push	{r7, lr}
 8007cee:	b08a      	sub	sp, #40	; 0x28
 8007cf0:	af04      	add	r7, sp, #16
 8007cf2:	60f8      	str	r0, [r7, #12]
 8007cf4:	60b9      	str	r1, [r7, #8]
 8007cf6:	4611      	mov	r1, r2
 8007cf8:	461a      	mov	r2, r3
 8007cfa:	460b      	mov	r3, r1
 8007cfc:	71fb      	strb	r3, [r7, #7]
 8007cfe:	4613      	mov	r3, r2
 8007d00:	71bb      	strb	r3, [r7, #6]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007d02:	2300      	movs	r3, #0
 8007d04:	75fb      	strb	r3, [r7, #23]
	uint8_t SequenceConfig = 0;
 8007d06:	2300      	movs	r3, #0
 8007d08:	75bb      	strb	r3, [r7, #22]
	uint8_t VhvSettings = 0;
 8007d0a:	2300      	movs	r3, #0
 8007d0c:	757b      	strb	r3, [r7, #21]
	uint8_t PhaseCal = 0;
 8007d0e:	2300      	movs	r3, #0
 8007d10:	753b      	strb	r3, [r7, #20]

	/* store the value of the sequence config,
	 * this will be reset before the end of the function
	 */

	if (restore_config)
 8007d12:	79bb      	ldrb	r3, [r7, #6]
 8007d14:	2b00      	cmp	r3, #0
 8007d16:	d003      	beq.n	8007d20 <VL53L0X_perform_phase_calibration+0x34>
		SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 8007d18:	68fb      	ldr	r3, [r7, #12]
 8007d1a:	f893 3130 	ldrb.w	r3, [r3, #304]	; 0x130
 8007d1e:	75bb      	strb	r3, [r7, #22]

	/* Run PhaseCal */
	Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, 0x02);
 8007d20:	2202      	movs	r2, #2
 8007d22:	2101      	movs	r1, #1
 8007d24:	68f8      	ldr	r0, [r7, #12]
 8007d26:	f002 fd17 	bl	800a758 <VL53L0X_WrByte>
 8007d2a:	4603      	mov	r3, r0
 8007d2c:	75fb      	strb	r3, [r7, #23]

	if (Status == VL53L0X_ERROR_NONE)
 8007d2e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8007d32:	2b00      	cmp	r3, #0
 8007d34:	d105      	bne.n	8007d42 <VL53L0X_perform_phase_calibration+0x56>
		Status = VL53L0X_perform_single_ref_calibration(Dev, 0x0);
 8007d36:	2100      	movs	r1, #0
 8007d38:	68f8      	ldr	r0, [r7, #12]
 8007d3a:	f7ff fe9c 	bl	8007a76 <VL53L0X_perform_single_ref_calibration>
 8007d3e:	4603      	mov	r3, r0
 8007d40:	75fb      	strb	r3, [r7, #23]

	/* Read PhaseCal from device */
	if ((Status == VL53L0X_ERROR_NONE) && (get_data_enable == 1)) {
 8007d42:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8007d46:	2b00      	cmp	r3, #0
 8007d48:	d115      	bne.n	8007d76 <VL53L0X_perform_phase_calibration+0x8a>
 8007d4a:	79fb      	ldrb	r3, [r7, #7]
 8007d4c:	2b01      	cmp	r3, #1
 8007d4e:	d112      	bne.n	8007d76 <VL53L0X_perform_phase_calibration+0x8a>
		Status = VL53L0X_ref_calibration_io(Dev, 1,
 8007d50:	7d39      	ldrb	r1, [r7, #20]
 8007d52:	7d7a      	ldrb	r2, [r7, #21]
 8007d54:	2301      	movs	r3, #1
 8007d56:	9303      	str	r3, [sp, #12]
 8007d58:	2300      	movs	r3, #0
 8007d5a:	9302      	str	r3, [sp, #8]
 8007d5c:	68bb      	ldr	r3, [r7, #8]
 8007d5e:	9301      	str	r3, [sp, #4]
 8007d60:	f107 0313 	add.w	r3, r7, #19
 8007d64:	9300      	str	r3, [sp, #0]
 8007d66:	460b      	mov	r3, r1
 8007d68:	2101      	movs	r1, #1
 8007d6a:	68f8      	ldr	r0, [r7, #12]
 8007d6c:	f7ff febe 	bl	8007aec <VL53L0X_ref_calibration_io>
 8007d70:	4603      	mov	r3, r0
 8007d72:	75fb      	strb	r3, [r7, #23]
 8007d74:	e002      	b.n	8007d7c <VL53L0X_perform_phase_calibration+0x90>
			VhvSettings, PhaseCal, /* Not used here */
			&VhvSettingsint, pPhaseCal,
			0, 1);
	} else
		*pPhaseCal = 0;
 8007d76:	68bb      	ldr	r3, [r7, #8]
 8007d78:	2200      	movs	r2, #0
 8007d7a:	701a      	strb	r2, [r3, #0]


	if ((Status == VL53L0X_ERROR_NONE) && restore_config) {
 8007d7c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8007d80:	2b00      	cmp	r3, #0
 8007d82:	d112      	bne.n	8007daa <VL53L0X_perform_phase_calibration+0xbe>
 8007d84:	79bb      	ldrb	r3, [r7, #6]
 8007d86:	2b00      	cmp	r3, #0
 8007d88:	d00f      	beq.n	8007daa <VL53L0X_perform_phase_calibration+0xbe>
		/* restore the previous Sequence Config */
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 8007d8a:	7dbb      	ldrb	r3, [r7, #22]
 8007d8c:	461a      	mov	r2, r3
 8007d8e:	2101      	movs	r1, #1
 8007d90:	68f8      	ldr	r0, [r7, #12]
 8007d92:	f002 fce1 	bl	800a758 <VL53L0X_WrByte>
 8007d96:	4603      	mov	r3, r0
 8007d98:	75fb      	strb	r3, [r7, #23]
				SequenceConfig);
		if (Status == VL53L0X_ERROR_NONE)
 8007d9a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8007d9e:	2b00      	cmp	r3, #0
 8007da0:	d103      	bne.n	8007daa <VL53L0X_perform_phase_calibration+0xbe>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 8007da2:	68fb      	ldr	r3, [r7, #12]
 8007da4:	7dba      	ldrb	r2, [r7, #22]
 8007da6:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130

	}

	return Status;
 8007daa:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8007dae:	4618      	mov	r0, r3
 8007db0:	3718      	adds	r7, #24
 8007db2:	46bd      	mov	sp, r7
 8007db4:	bd80      	pop	{r7, pc}

08007db6 <VL53L0X_perform_ref_calibration>:

VL53L0X_Error VL53L0X_perform_ref_calibration(VL53L0X_DEV Dev,
	uint8_t *pVhvSettings, uint8_t *pPhaseCal, uint8_t get_data_enable)
{
 8007db6:	b580      	push	{r7, lr}
 8007db8:	b086      	sub	sp, #24
 8007dba:	af00      	add	r7, sp, #0
 8007dbc:	60f8      	str	r0, [r7, #12]
 8007dbe:	60b9      	str	r1, [r7, #8]
 8007dc0:	607a      	str	r2, [r7, #4]
 8007dc2:	70fb      	strb	r3, [r7, #3]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007dc4:	2300      	movs	r3, #0
 8007dc6:	75fb      	strb	r3, [r7, #23]
	uint8_t SequenceConfig = 0;
 8007dc8:	2300      	movs	r3, #0
 8007dca:	75bb      	strb	r3, [r7, #22]

	/* store the value of the sequence config,
	 * this will be reset before the end of the function
	 */

	SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 8007dcc:	68fb      	ldr	r3, [r7, #12]
 8007dce:	f893 3130 	ldrb.w	r3, [r3, #304]	; 0x130
 8007dd2:	75bb      	strb	r3, [r7, #22]

	/* In the following function we don't save the config to optimize
	 * writes on device. Config is saved and restored only once. */
	Status = VL53L0X_perform_vhv_calibration(
 8007dd4:	78fa      	ldrb	r2, [r7, #3]
 8007dd6:	2300      	movs	r3, #0
 8007dd8:	68b9      	ldr	r1, [r7, #8]
 8007dda:	68f8      	ldr	r0, [r7, #12]
 8007ddc:	f7ff ff1f 	bl	8007c1e <VL53L0X_perform_vhv_calibration>
 8007de0:	4603      	mov	r3, r0
 8007de2:	75fb      	strb	r3, [r7, #23]
			Dev, pVhvSettings, get_data_enable, 0);


	if (Status == VL53L0X_ERROR_NONE)
 8007de4:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8007de8:	2b00      	cmp	r3, #0
 8007dea:	d107      	bne.n	8007dfc <VL53L0X_perform_ref_calibration+0x46>
		Status = VL53L0X_perform_phase_calibration(
 8007dec:	78fa      	ldrb	r2, [r7, #3]
 8007dee:	2300      	movs	r3, #0
 8007df0:	6879      	ldr	r1, [r7, #4]
 8007df2:	68f8      	ldr	r0, [r7, #12]
 8007df4:	f7ff ff7a 	bl	8007cec <VL53L0X_perform_phase_calibration>
 8007df8:	4603      	mov	r3, r0
 8007dfa:	75fb      	strb	r3, [r7, #23]
			Dev, pPhaseCal, get_data_enable, 0);


	if (Status == VL53L0X_ERROR_NONE) {
 8007dfc:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8007e00:	2b00      	cmp	r3, #0
 8007e02:	d10f      	bne.n	8007e24 <VL53L0X_perform_ref_calibration+0x6e>
		/* restore the previous Sequence Config */
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 8007e04:	7dbb      	ldrb	r3, [r7, #22]
 8007e06:	461a      	mov	r2, r3
 8007e08:	2101      	movs	r1, #1
 8007e0a:	68f8      	ldr	r0, [r7, #12]
 8007e0c:	f002 fca4 	bl	800a758 <VL53L0X_WrByte>
 8007e10:	4603      	mov	r3, r0
 8007e12:	75fb      	strb	r3, [r7, #23]
				SequenceConfig);
		if (Status == VL53L0X_ERROR_NONE)
 8007e14:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8007e18:	2b00      	cmp	r3, #0
 8007e1a:	d103      	bne.n	8007e24 <VL53L0X_perform_ref_calibration+0x6e>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 8007e1c:	68fb      	ldr	r3, [r7, #12]
 8007e1e:	7dba      	ldrb	r2, [r7, #22]
 8007e20:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130

	}

	return Status;
 8007e24:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8007e28:	4618      	mov	r0, r3
 8007e2a:	3718      	adds	r7, #24
 8007e2c:	46bd      	mov	sp, r7
 8007e2e:	bd80      	pop	{r7, pc}

08007e30 <VL53L0X_measurement_poll_for_completion>:
	}
	return Status;
}

VL53L0X_Error VL53L0X_measurement_poll_for_completion(VL53L0X_DEV Dev)
{
 8007e30:	b580      	push	{r7, lr}
 8007e32:	b086      	sub	sp, #24
 8007e34:	af00      	add	r7, sp, #0
 8007e36:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007e38:	2300      	movs	r3, #0
 8007e3a:	75fb      	strb	r3, [r7, #23]
	uint8_t NewDataReady = 0;
 8007e3c:	2300      	movs	r3, #0
 8007e3e:	73fb      	strb	r3, [r7, #15]
	uint32_t LoopNb;

	LOG_FUNCTION_START("");

	LoopNb = 0;
 8007e40:	2300      	movs	r3, #0
 8007e42:	613b      	str	r3, [r7, #16]

	do {
		Status = VL53L0X_GetMeasurementDataReady(Dev, &NewDataReady);
 8007e44:	f107 030f 	add.w	r3, r7, #15
 8007e48:	4619      	mov	r1, r3
 8007e4a:	6878      	ldr	r0, [r7, #4]
 8007e4c:	f7fe fe01 	bl	8006a52 <VL53L0X_GetMeasurementDataReady>
 8007e50:	4603      	mov	r3, r0
 8007e52:	75fb      	strb	r3, [r7, #23]
		if (Status != 0)
 8007e54:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8007e58:	2b00      	cmp	r3, #0
 8007e5a:	d110      	bne.n	8007e7e <VL53L0X_measurement_poll_for_completion+0x4e>
			break; /* the error is set */

		if (NewDataReady == 1)
 8007e5c:	7bfb      	ldrb	r3, [r7, #15]
 8007e5e:	2b01      	cmp	r3, #1
 8007e60:	d00f      	beq.n	8007e82 <VL53L0X_measurement_poll_for_completion+0x52>
			break; /* done note that status == 0 */

		LoopNb++;
 8007e62:	693b      	ldr	r3, [r7, #16]
 8007e64:	3301      	adds	r3, #1
 8007e66:	613b      	str	r3, [r7, #16]
		if (LoopNb >= VL53L0X_DEFAULT_MAX_LOOP) {
 8007e68:	693b      	ldr	r3, [r7, #16]
 8007e6a:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8007e6e:	d302      	bcc.n	8007e76 <VL53L0X_measurement_poll_for_completion+0x46>
			Status = VL53L0X_ERROR_TIME_OUT;
 8007e70:	23f9      	movs	r3, #249	; 0xf9
 8007e72:	75fb      	strb	r3, [r7, #23]
			break;
 8007e74:	e006      	b.n	8007e84 <VL53L0X_measurement_poll_for_completion+0x54>
		}

		VL53L0X_PollingDelay(Dev);
 8007e76:	6878      	ldr	r0, [r7, #4]
 8007e78:	f002 fd72 	bl	800a960 <VL53L0X_PollingDelay>
		Status = VL53L0X_GetMeasurementDataReady(Dev, &NewDataReady);
 8007e7c:	e7e2      	b.n	8007e44 <VL53L0X_measurement_poll_for_completion+0x14>
			break; /* the error is set */
 8007e7e:	bf00      	nop
 8007e80:	e000      	b.n	8007e84 <VL53L0X_measurement_poll_for_completion+0x54>
			break; /* done note that status == 0 */
 8007e82:	bf00      	nop
	} while (1);

	LOG_FUNCTION_END(Status);

	return Status;
 8007e84:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8007e88:	4618      	mov	r0, r3
 8007e8a:	3718      	adds	r7, #24
 8007e8c:	46bd      	mov	sp, r7
 8007e8e:	bd80      	pop	{r7, pc}

08007e90 <VL53L0X_decode_vcsel_period>:


uint8_t VL53L0X_decode_vcsel_period(uint8_t vcsel_period_reg)
{
 8007e90:	b480      	push	{r7}
 8007e92:	b085      	sub	sp, #20
 8007e94:	af00      	add	r7, sp, #0
 8007e96:	4603      	mov	r3, r0
 8007e98:	71fb      	strb	r3, [r7, #7]
	/*!
	 * Converts the encoded VCSEL period register value into the real
	 * period in PLL clocks
	 */

	uint8_t vcsel_period_pclks = 0;
 8007e9a:	2300      	movs	r3, #0
 8007e9c:	73fb      	strb	r3, [r7, #15]

	vcsel_period_pclks = (vcsel_period_reg + 1) << 1;
 8007e9e:	79fb      	ldrb	r3, [r7, #7]
 8007ea0:	3301      	adds	r3, #1
 8007ea2:	b2db      	uxtb	r3, r3
 8007ea4:	005b      	lsls	r3, r3, #1
 8007ea6:	73fb      	strb	r3, [r7, #15]

	return vcsel_period_pclks;
 8007ea8:	7bfb      	ldrb	r3, [r7, #15]
}
 8007eaa:	4618      	mov	r0, r3
 8007eac:	3714      	adds	r7, #20
 8007eae:	46bd      	mov	sp, r7
 8007eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007eb4:	4770      	bx	lr

08007eb6 <VL53L0X_encode_vcsel_period>:

uint8_t VL53L0X_encode_vcsel_period(uint8_t vcsel_period_pclks)
{
 8007eb6:	b480      	push	{r7}
 8007eb8:	b085      	sub	sp, #20
 8007eba:	af00      	add	r7, sp, #0
 8007ebc:	4603      	mov	r3, r0
 8007ebe:	71fb      	strb	r3, [r7, #7]
	/*!
	 * Converts the encoded VCSEL period register value into the real period
	 * in PLL clocks
	 */

	uint8_t vcsel_period_reg = 0;
 8007ec0:	2300      	movs	r3, #0
 8007ec2:	73fb      	strb	r3, [r7, #15]

	vcsel_period_reg = (vcsel_period_pclks >> 1) - 1;
 8007ec4:	79fb      	ldrb	r3, [r7, #7]
 8007ec6:	085b      	lsrs	r3, r3, #1
 8007ec8:	b2db      	uxtb	r3, r3
 8007eca:	3b01      	subs	r3, #1
 8007ecc:	73fb      	strb	r3, [r7, #15]

	return vcsel_period_reg;
 8007ece:	7bfb      	ldrb	r3, [r7, #15]
}
 8007ed0:	4618      	mov	r0, r3
 8007ed2:	3714      	adds	r7, #20
 8007ed4:	46bd      	mov	sp, r7
 8007ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007eda:	4770      	bx	lr

08007edc <VL53L0X_isqrt>:


uint32_t VL53L0X_isqrt(uint32_t num)
{
 8007edc:	b480      	push	{r7}
 8007ede:	b085      	sub	sp, #20
 8007ee0:	af00      	add	r7, sp, #0
 8007ee2:	6078      	str	r0, [r7, #4]
	 * Implements an integer square root
	 *
	 * From: http://en.wikipedia.org/wiki/Methods_of_computing_square_roots
	 */

	uint32_t  res = 0;
 8007ee4:	2300      	movs	r3, #0
 8007ee6:	60fb      	str	r3, [r7, #12]
	uint32_t  bit = 1 << 30;
 8007ee8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8007eec:	60bb      	str	r3, [r7, #8]
	/* The second-to-top bit is set:
	 *	1 << 14 for 16-bits, 1 << 30 for 32 bits */

	 /* "bit" starts at the highest power of four <= the argument. */
	while (bit > num)
 8007eee:	e002      	b.n	8007ef6 <VL53L0X_isqrt+0x1a>
		bit >>= 2;
 8007ef0:	68bb      	ldr	r3, [r7, #8]
 8007ef2:	089b      	lsrs	r3, r3, #2
 8007ef4:	60bb      	str	r3, [r7, #8]
	while (bit > num)
 8007ef6:	68ba      	ldr	r2, [r7, #8]
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	429a      	cmp	r2, r3
 8007efc:	d8f8      	bhi.n	8007ef0 <VL53L0X_isqrt+0x14>


	while (bit != 0) {
 8007efe:	e017      	b.n	8007f30 <VL53L0X_isqrt+0x54>
		if (num >= res + bit) {
 8007f00:	68fa      	ldr	r2, [r7, #12]
 8007f02:	68bb      	ldr	r3, [r7, #8]
 8007f04:	441a      	add	r2, r3
 8007f06:	687b      	ldr	r3, [r7, #4]
 8007f08:	429a      	cmp	r2, r3
 8007f0a:	d80b      	bhi.n	8007f24 <VL53L0X_isqrt+0x48>
			num -= res + bit;
 8007f0c:	68fa      	ldr	r2, [r7, #12]
 8007f0e:	68bb      	ldr	r3, [r7, #8]
 8007f10:	4413      	add	r3, r2
 8007f12:	687a      	ldr	r2, [r7, #4]
 8007f14:	1ad3      	subs	r3, r2, r3
 8007f16:	607b      	str	r3, [r7, #4]
			res = (res >> 1) + bit;
 8007f18:	68fb      	ldr	r3, [r7, #12]
 8007f1a:	085a      	lsrs	r2, r3, #1
 8007f1c:	68bb      	ldr	r3, [r7, #8]
 8007f1e:	4413      	add	r3, r2
 8007f20:	60fb      	str	r3, [r7, #12]
 8007f22:	e002      	b.n	8007f2a <VL53L0X_isqrt+0x4e>
		} else
			res >>= 1;
 8007f24:	68fb      	ldr	r3, [r7, #12]
 8007f26:	085b      	lsrs	r3, r3, #1
 8007f28:	60fb      	str	r3, [r7, #12]

		bit >>= 2;
 8007f2a:	68bb      	ldr	r3, [r7, #8]
 8007f2c:	089b      	lsrs	r3, r3, #2
 8007f2e:	60bb      	str	r3, [r7, #8]
	while (bit != 0) {
 8007f30:	68bb      	ldr	r3, [r7, #8]
 8007f32:	2b00      	cmp	r3, #0
 8007f34:	d1e4      	bne.n	8007f00 <VL53L0X_isqrt+0x24>
	}

	return res;
 8007f36:	68fb      	ldr	r3, [r7, #12]
}
 8007f38:	4618      	mov	r0, r3
 8007f3a:	3714      	adds	r7, #20
 8007f3c:	46bd      	mov	sp, r7
 8007f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f42:	4770      	bx	lr

08007f44 <VL53L0X_device_read_strobe>:
	return res;
}


VL53L0X_Error VL53L0X_device_read_strobe(VL53L0X_DEV Dev)
{
 8007f44:	b580      	push	{r7, lr}
 8007f46:	b086      	sub	sp, #24
 8007f48:	af00      	add	r7, sp, #0
 8007f4a:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007f4c:	2300      	movs	r3, #0
 8007f4e:	75fb      	strb	r3, [r7, #23]
	uint8_t strobe;
	uint32_t LoopNb;
	LOG_FUNCTION_START("");

	Status |= VL53L0X_WrByte(Dev, 0x83, 0x00);
 8007f50:	2200      	movs	r2, #0
 8007f52:	2183      	movs	r1, #131	; 0x83
 8007f54:	6878      	ldr	r0, [r7, #4]
 8007f56:	f002 fbff 	bl	800a758 <VL53L0X_WrByte>
 8007f5a:	4603      	mov	r3, r0
 8007f5c:	461a      	mov	r2, r3
 8007f5e:	7dfb      	ldrb	r3, [r7, #23]
 8007f60:	4313      	orrs	r3, r2
 8007f62:	75fb      	strb	r3, [r7, #23]

	/* polling
	 * use timeout to avoid deadlock*/
	if (Status == VL53L0X_ERROR_NONE) {
 8007f64:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8007f68:	2b00      	cmp	r3, #0
 8007f6a:	d11e      	bne.n	8007faa <VL53L0X_device_read_strobe+0x66>
		LoopNb = 0;
 8007f6c:	2300      	movs	r3, #0
 8007f6e:	613b      	str	r3, [r7, #16]
		do {
			Status = VL53L0X_RdByte(Dev, 0x83, &strobe);
 8007f70:	f107 030f 	add.w	r3, r7, #15
 8007f74:	461a      	mov	r2, r3
 8007f76:	2183      	movs	r1, #131	; 0x83
 8007f78:	6878      	ldr	r0, [r7, #4]
 8007f7a:	f002 fc8d 	bl	800a898 <VL53L0X_RdByte>
 8007f7e:	4603      	mov	r3, r0
 8007f80:	75fb      	strb	r3, [r7, #23]
			if ((strobe != 0x00) || Status != VL53L0X_ERROR_NONE)
 8007f82:	7bfb      	ldrb	r3, [r7, #15]
 8007f84:	2b00      	cmp	r3, #0
 8007f86:	d10a      	bne.n	8007f9e <VL53L0X_device_read_strobe+0x5a>
 8007f88:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8007f8c:	2b00      	cmp	r3, #0
 8007f8e:	d106      	bne.n	8007f9e <VL53L0X_device_read_strobe+0x5a>
					break;

			LoopNb = LoopNb + 1;
 8007f90:	693b      	ldr	r3, [r7, #16]
 8007f92:	3301      	adds	r3, #1
 8007f94:	613b      	str	r3, [r7, #16]
		} while (LoopNb < VL53L0X_DEFAULT_MAX_LOOP);
 8007f96:	693b      	ldr	r3, [r7, #16]
 8007f98:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8007f9c:	d3e8      	bcc.n	8007f70 <VL53L0X_device_read_strobe+0x2c>

		if (LoopNb >= VL53L0X_DEFAULT_MAX_LOOP)
 8007f9e:	693b      	ldr	r3, [r7, #16]
 8007fa0:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8007fa4:	d301      	bcc.n	8007faa <VL53L0X_device_read_strobe+0x66>
			Status = VL53L0X_ERROR_TIME_OUT;
 8007fa6:	23f9      	movs	r3, #249	; 0xf9
 8007fa8:	75fb      	strb	r3, [r7, #23]

	}

	Status |= VL53L0X_WrByte(Dev, 0x83, 0x01);
 8007faa:	2201      	movs	r2, #1
 8007fac:	2183      	movs	r1, #131	; 0x83
 8007fae:	6878      	ldr	r0, [r7, #4]
 8007fb0:	f002 fbd2 	bl	800a758 <VL53L0X_WrByte>
 8007fb4:	4603      	mov	r3, r0
 8007fb6:	461a      	mov	r2, r3
 8007fb8:	7dfb      	ldrb	r3, [r7, #23]
 8007fba:	4313      	orrs	r3, r2
 8007fbc:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_END(Status);
	return Status;
 8007fbe:	f997 3017 	ldrsb.w	r3, [r7, #23]

}
 8007fc2:	4618      	mov	r0, r3
 8007fc4:	3718      	adds	r7, #24
 8007fc6:	46bd      	mov	sp, r7
 8007fc8:	bd80      	pop	{r7, pc}

08007fca <VL53L0X_get_info_from_device>:

VL53L0X_Error VL53L0X_get_info_from_device(VL53L0X_DEV Dev, uint8_t option)
{
 8007fca:	b580      	push	{r7, lr}
 8007fcc:	b098      	sub	sp, #96	; 0x60
 8007fce:	af00      	add	r7, sp, #0
 8007fd0:	6078      	str	r0, [r7, #4]
 8007fd2:	460b      	mov	r3, r1
 8007fd4:	70fb      	strb	r3, [r7, #3]

	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007fd6:	2300      	movs	r3, #0
 8007fd8:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	uint8_t byte;
	uint32_t TmpDWord;
	uint8_t ModuleId;
	uint8_t Revision;
	uint8_t ReferenceSpadCount = 0;
 8007fdc:	2300      	movs	r3, #0
 8007fde:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
	uint8_t ReferenceSpadType = 0;
 8007fe2:	2300      	movs	r3, #0
 8007fe4:	f887 305d 	strb.w	r3, [r7, #93]	; 0x5d
	uint32_t PartUIDUpper = 0;
 8007fe8:	2300      	movs	r3, #0
 8007fea:	62bb      	str	r3, [r7, #40]	; 0x28
	uint32_t PartUIDLower = 0;
 8007fec:	2300      	movs	r3, #0
 8007fee:	627b      	str	r3, [r7, #36]	; 0x24
	uint32_t OffsetFixed1104_mm = 0;
 8007ff0:	2300      	movs	r3, #0
 8007ff2:	64bb      	str	r3, [r7, #72]	; 0x48
	int16_t OffsetMicroMeters = 0;
 8007ff4:	2300      	movs	r3, #0
 8007ff6:	f8a7 305a 	strh.w	r3, [r7, #90]	; 0x5a
	uint32_t DistMeasTgtFixed1104_mm = 400 << 4;
 8007ffa:	f44f 53c8 	mov.w	r3, #6400	; 0x1900
 8007ffe:	647b      	str	r3, [r7, #68]	; 0x44
	uint32_t DistMeasFixed1104_400_mm = 0;
 8008000:	2300      	movs	r3, #0
 8008002:	657b      	str	r3, [r7, #84]	; 0x54
	uint32_t SignalRateMeasFixed1104_400_mm = 0;
 8008004:	2300      	movs	r3, #0
 8008006:	653b      	str	r3, [r7, #80]	; 0x50
	char ProductId[19];
	char *ProductId_tmp;
	uint8_t ReadDataFromDeviceDone;
	FixPoint1616_t SignalRateMeasFixed400mmFix = 0;
 8008008:	2300      	movs	r3, #0
 800800a:	643b      	str	r3, [r7, #64]	; 0x40
	int i;


	LOG_FUNCTION_START("");

	ReadDataFromDeviceDone = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	f893 30f0 	ldrb.w	r3, [r3, #240]	; 0xf0
 8008012:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
			ReadDataFromDeviceDone);

	/* This access is done only once after that a GetDeviceInfo or
	 * datainit is done*/
	if (ReadDataFromDeviceDone != 7) {
 8008016:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800801a:	2b07      	cmp	r3, #7
 800801c:	f000 8408 	beq.w	8008830 <VL53L0X_get_info_from_device+0x866>

		Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 8008020:	2201      	movs	r2, #1
 8008022:	2180      	movs	r1, #128	; 0x80
 8008024:	6878      	ldr	r0, [r7, #4]
 8008026:	f002 fb97 	bl	800a758 <VL53L0X_WrByte>
 800802a:	4603      	mov	r3, r0
 800802c:	461a      	mov	r2, r3
 800802e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008032:	4313      	orrs	r3, r2
 8008034:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8008038:	2201      	movs	r2, #1
 800803a:	21ff      	movs	r1, #255	; 0xff
 800803c:	6878      	ldr	r0, [r7, #4]
 800803e:	f002 fb8b 	bl	800a758 <VL53L0X_WrByte>
 8008042:	4603      	mov	r3, r0
 8008044:	461a      	mov	r2, r3
 8008046:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800804a:	4313      	orrs	r3, r2
 800804c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 8008050:	2200      	movs	r2, #0
 8008052:	2100      	movs	r1, #0
 8008054:	6878      	ldr	r0, [r7, #4]
 8008056:	f002 fb7f 	bl	800a758 <VL53L0X_WrByte>
 800805a:	4603      	mov	r3, r0
 800805c:	461a      	mov	r2, r3
 800805e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008062:	4313      	orrs	r3, r2
 8008064:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x06);
 8008068:	2206      	movs	r2, #6
 800806a:	21ff      	movs	r1, #255	; 0xff
 800806c:	6878      	ldr	r0, [r7, #4]
 800806e:	f002 fb73 	bl	800a758 <VL53L0X_WrByte>
 8008072:	4603      	mov	r3, r0
 8008074:	461a      	mov	r2, r3
 8008076:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800807a:	4313      	orrs	r3, r2
 800807c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_RdByte(Dev, 0x83, &byte);
 8008080:	f107 0337 	add.w	r3, r7, #55	; 0x37
 8008084:	461a      	mov	r2, r3
 8008086:	2183      	movs	r1, #131	; 0x83
 8008088:	6878      	ldr	r0, [r7, #4]
 800808a:	f002 fc05 	bl	800a898 <VL53L0X_RdByte>
 800808e:	4603      	mov	r3, r0
 8008090:	461a      	mov	r2, r3
 8008092:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008096:	4313      	orrs	r3, r2
 8008098:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x83, byte|4);
 800809c:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80080a0:	f043 0304 	orr.w	r3, r3, #4
 80080a4:	b2db      	uxtb	r3, r3
 80080a6:	461a      	mov	r2, r3
 80080a8:	2183      	movs	r1, #131	; 0x83
 80080aa:	6878      	ldr	r0, [r7, #4]
 80080ac:	f002 fb54 	bl	800a758 <VL53L0X_WrByte>
 80080b0:	4603      	mov	r3, r0
 80080b2:	461a      	mov	r2, r3
 80080b4:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80080b8:	4313      	orrs	r3, r2
 80080ba:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x07);
 80080be:	2207      	movs	r2, #7
 80080c0:	21ff      	movs	r1, #255	; 0xff
 80080c2:	6878      	ldr	r0, [r7, #4]
 80080c4:	f002 fb48 	bl	800a758 <VL53L0X_WrByte>
 80080c8:	4603      	mov	r3, r0
 80080ca:	461a      	mov	r2, r3
 80080cc:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80080d0:	4313      	orrs	r3, r2
 80080d2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x81, 0x01);
 80080d6:	2201      	movs	r2, #1
 80080d8:	2181      	movs	r1, #129	; 0x81
 80080da:	6878      	ldr	r0, [r7, #4]
 80080dc:	f002 fb3c 	bl	800a758 <VL53L0X_WrByte>
 80080e0:	4603      	mov	r3, r0
 80080e2:	461a      	mov	r2, r3
 80080e4:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80080e8:	4313      	orrs	r3, r2
 80080ea:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

		Status |= VL53L0X_PollingDelay(Dev);
 80080ee:	6878      	ldr	r0, [r7, #4]
 80080f0:	f002 fc36 	bl	800a960 <VL53L0X_PollingDelay>
 80080f4:	4603      	mov	r3, r0
 80080f6:	461a      	mov	r2, r3
 80080f8:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80080fc:	4313      	orrs	r3, r2
 80080fe:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

		Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 8008102:	2201      	movs	r2, #1
 8008104:	2180      	movs	r1, #128	; 0x80
 8008106:	6878      	ldr	r0, [r7, #4]
 8008108:	f002 fb26 	bl	800a758 <VL53L0X_WrByte>
 800810c:	4603      	mov	r3, r0
 800810e:	461a      	mov	r2, r3
 8008110:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008114:	4313      	orrs	r3, r2
 8008116:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

		if (((option & 1) == 1) &&
 800811a:	78fb      	ldrb	r3, [r7, #3]
 800811c:	f003 0301 	and.w	r3, r3, #1
 8008120:	2b00      	cmp	r3, #0
 8008122:	f000 8098 	beq.w	8008256 <VL53L0X_get_info_from_device+0x28c>
			((ReadDataFromDeviceDone & 1) == 0)) {
 8008126:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800812a:	f003 0301 	and.w	r3, r3, #1
		if (((option & 1) == 1) &&
 800812e:	2b00      	cmp	r3, #0
 8008130:	f040 8091 	bne.w	8008256 <VL53L0X_get_info_from_device+0x28c>
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x6b);
 8008134:	226b      	movs	r2, #107	; 0x6b
 8008136:	2194      	movs	r1, #148	; 0x94
 8008138:	6878      	ldr	r0, [r7, #4]
 800813a:	f002 fb0d 	bl	800a758 <VL53L0X_WrByte>
 800813e:	4603      	mov	r3, r0
 8008140:	461a      	mov	r2, r3
 8008142:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008146:	4313      	orrs	r3, r2
 8008148:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800814c:	6878      	ldr	r0, [r7, #4]
 800814e:	f7ff fef9 	bl	8007f44 <VL53L0X_device_read_strobe>
 8008152:	4603      	mov	r3, r0
 8008154:	461a      	mov	r2, r3
 8008156:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800815a:	4313      	orrs	r3, r2
 800815c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8008160:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8008164:	461a      	mov	r2, r3
 8008166:	2190      	movs	r1, #144	; 0x90
 8008168:	6878      	ldr	r0, [r7, #4]
 800816a:	f002 fbd7 	bl	800a91c <VL53L0X_RdDWord>
 800816e:	4603      	mov	r3, r0
 8008170:	461a      	mov	r2, r3
 8008172:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008176:	4313      	orrs	r3, r2
 8008178:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			ReferenceSpadCount = (uint8_t)((TmpDWord >> 8) & 0x07f);
 800817c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800817e:	0a1b      	lsrs	r3, r3, #8
 8008180:	b2db      	uxtb	r3, r3
 8008182:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008186:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
			ReferenceSpadType  = (uint8_t)((TmpDWord >> 15) & 0x01);
 800818a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800818c:	0bdb      	lsrs	r3, r3, #15
 800818e:	b2db      	uxtb	r3, r3
 8008190:	f003 0301 	and.w	r3, r3, #1
 8008194:	f887 305d 	strb.w	r3, [r7, #93]	; 0x5d

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x24);
 8008198:	2224      	movs	r2, #36	; 0x24
 800819a:	2194      	movs	r1, #148	; 0x94
 800819c:	6878      	ldr	r0, [r7, #4]
 800819e:	f002 fadb 	bl	800a758 <VL53L0X_WrByte>
 80081a2:	4603      	mov	r3, r0
 80081a4:	461a      	mov	r2, r3
 80081a6:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80081aa:	4313      	orrs	r3, r2
 80081ac:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 80081b0:	6878      	ldr	r0, [r7, #4]
 80081b2:	f7ff fec7 	bl	8007f44 <VL53L0X_device_read_strobe>
 80081b6:	4603      	mov	r3, r0
 80081b8:	461a      	mov	r2, r3
 80081ba:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80081be:	4313      	orrs	r3, r2
 80081c0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 80081c4:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80081c8:	461a      	mov	r2, r3
 80081ca:	2190      	movs	r1, #144	; 0x90
 80081cc:	6878      	ldr	r0, [r7, #4]
 80081ce:	f002 fba5 	bl	800a91c <VL53L0X_RdDWord>
 80081d2:	4603      	mov	r3, r0
 80081d4:	461a      	mov	r2, r3
 80081d6:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80081da:	4313      	orrs	r3, r2
 80081dc:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f


			NvmRefGoodSpadMap[0] = (uint8_t)((TmpDWord >> 24)
 80081e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80081e2:	0e1b      	lsrs	r3, r3, #24
 80081e4:	b2db      	uxtb	r3, r3
 80081e6:	723b      	strb	r3, [r7, #8]
				& 0xff);
			NvmRefGoodSpadMap[1] = (uint8_t)((TmpDWord >> 16)
 80081e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80081ea:	0c1b      	lsrs	r3, r3, #16
 80081ec:	b2db      	uxtb	r3, r3
 80081ee:	727b      	strb	r3, [r7, #9]
				& 0xff);
			NvmRefGoodSpadMap[2] = (uint8_t)((TmpDWord >> 8)
 80081f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80081f2:	0a1b      	lsrs	r3, r3, #8
 80081f4:	b2db      	uxtb	r3, r3
 80081f6:	72bb      	strb	r3, [r7, #10]
				& 0xff);
			NvmRefGoodSpadMap[3] = (uint8_t)(TmpDWord & 0xff);
 80081f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80081fa:	b2db      	uxtb	r3, r3
 80081fc:	72fb      	strb	r3, [r7, #11]

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x25);
 80081fe:	2225      	movs	r2, #37	; 0x25
 8008200:	2194      	movs	r1, #148	; 0x94
 8008202:	6878      	ldr	r0, [r7, #4]
 8008204:	f002 faa8 	bl	800a758 <VL53L0X_WrByte>
 8008208:	4603      	mov	r3, r0
 800820a:	461a      	mov	r2, r3
 800820c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008210:	4313      	orrs	r3, r2
 8008212:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8008216:	6878      	ldr	r0, [r7, #4]
 8008218:	f7ff fe94 	bl	8007f44 <VL53L0X_device_read_strobe>
 800821c:	4603      	mov	r3, r0
 800821e:	461a      	mov	r2, r3
 8008220:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008224:	4313      	orrs	r3, r2
 8008226:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800822a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800822e:	461a      	mov	r2, r3
 8008230:	2190      	movs	r1, #144	; 0x90
 8008232:	6878      	ldr	r0, [r7, #4]
 8008234:	f002 fb72 	bl	800a91c <VL53L0X_RdDWord>
 8008238:	4603      	mov	r3, r0
 800823a:	461a      	mov	r2, r3
 800823c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008240:	4313      	orrs	r3, r2
 8008242:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			NvmRefGoodSpadMap[4] = (uint8_t)((TmpDWord >> 24)
 8008246:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008248:	0e1b      	lsrs	r3, r3, #24
 800824a:	b2db      	uxtb	r3, r3
 800824c:	733b      	strb	r3, [r7, #12]
				& 0xff);
			NvmRefGoodSpadMap[5] = (uint8_t)((TmpDWord >> 16)
 800824e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008250:	0c1b      	lsrs	r3, r3, #16
 8008252:	b2db      	uxtb	r3, r3
 8008254:	737b      	strb	r3, [r7, #13]
				& 0xff);
		}

		if (((option & 2) == 2) &&
 8008256:	78fb      	ldrb	r3, [r7, #3]
 8008258:	f003 0302 	and.w	r3, r3, #2
 800825c:	2b00      	cmp	r3, #0
 800825e:	f000 8189 	beq.w	8008574 <VL53L0X_get_info_from_device+0x5aa>
			((ReadDataFromDeviceDone & 2) == 0)) {
 8008262:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8008266:	f003 0302 	and.w	r3, r3, #2
		if (((option & 2) == 2) &&
 800826a:	2b00      	cmp	r3, #0
 800826c:	f040 8182 	bne.w	8008574 <VL53L0X_get_info_from_device+0x5aa>

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x02);
 8008270:	2202      	movs	r2, #2
 8008272:	2194      	movs	r1, #148	; 0x94
 8008274:	6878      	ldr	r0, [r7, #4]
 8008276:	f002 fa6f 	bl	800a758 <VL53L0X_WrByte>
 800827a:	4603      	mov	r3, r0
 800827c:	461a      	mov	r2, r3
 800827e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008282:	4313      	orrs	r3, r2
 8008284:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8008288:	6878      	ldr	r0, [r7, #4]
 800828a:	f7ff fe5b 	bl	8007f44 <VL53L0X_device_read_strobe>
 800828e:	4603      	mov	r3, r0
 8008290:	461a      	mov	r2, r3
 8008292:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008296:	4313      	orrs	r3, r2
 8008298:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdByte(Dev, 0x90, &ModuleId);
 800829c:	f107 032f 	add.w	r3, r7, #47	; 0x2f
 80082a0:	461a      	mov	r2, r3
 80082a2:	2190      	movs	r1, #144	; 0x90
 80082a4:	6878      	ldr	r0, [r7, #4]
 80082a6:	f002 faf7 	bl	800a898 <VL53L0X_RdByte>
 80082aa:	4603      	mov	r3, r0
 80082ac:	461a      	mov	r2, r3
 80082ae:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80082b2:	4313      	orrs	r3, r2
 80082b4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7B);
 80082b8:	227b      	movs	r2, #123	; 0x7b
 80082ba:	2194      	movs	r1, #148	; 0x94
 80082bc:	6878      	ldr	r0, [r7, #4]
 80082be:	f002 fa4b 	bl	800a758 <VL53L0X_WrByte>
 80082c2:	4603      	mov	r3, r0
 80082c4:	461a      	mov	r2, r3
 80082c6:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80082ca:	4313      	orrs	r3, r2
 80082cc:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 80082d0:	6878      	ldr	r0, [r7, #4]
 80082d2:	f7ff fe37 	bl	8007f44 <VL53L0X_device_read_strobe>
 80082d6:	4603      	mov	r3, r0
 80082d8:	461a      	mov	r2, r3
 80082da:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80082de:	4313      	orrs	r3, r2
 80082e0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdByte(Dev, 0x90, &Revision);
 80082e4:	f107 032e 	add.w	r3, r7, #46	; 0x2e
 80082e8:	461a      	mov	r2, r3
 80082ea:	2190      	movs	r1, #144	; 0x90
 80082ec:	6878      	ldr	r0, [r7, #4]
 80082ee:	f002 fad3 	bl	800a898 <VL53L0X_RdByte>
 80082f2:	4603      	mov	r3, r0
 80082f4:	461a      	mov	r2, r3
 80082f6:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80082fa:	4313      	orrs	r3, r2
 80082fc:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x77);
 8008300:	2277      	movs	r2, #119	; 0x77
 8008302:	2194      	movs	r1, #148	; 0x94
 8008304:	6878      	ldr	r0, [r7, #4]
 8008306:	f002 fa27 	bl	800a758 <VL53L0X_WrByte>
 800830a:	4603      	mov	r3, r0
 800830c:	461a      	mov	r2, r3
 800830e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008312:	4313      	orrs	r3, r2
 8008314:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8008318:	6878      	ldr	r0, [r7, #4]
 800831a:	f7ff fe13 	bl	8007f44 <VL53L0X_device_read_strobe>
 800831e:	4603      	mov	r3, r0
 8008320:	461a      	mov	r2, r3
 8008322:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008326:	4313      	orrs	r3, r2
 8008328:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800832c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8008330:	461a      	mov	r2, r3
 8008332:	2190      	movs	r1, #144	; 0x90
 8008334:	6878      	ldr	r0, [r7, #4]
 8008336:	f002 faf1 	bl	800a91c <VL53L0X_RdDWord>
 800833a:	4603      	mov	r3, r0
 800833c:	461a      	mov	r2, r3
 800833e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008342:	4313      	orrs	r3, r2
 8008344:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			ProductId[0] = (char)((TmpDWord >> 25) & 0x07f);
 8008348:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800834a:	0e5b      	lsrs	r3, r3, #25
 800834c:	b2db      	uxtb	r3, r3
 800834e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008352:	b2db      	uxtb	r3, r3
 8008354:	743b      	strb	r3, [r7, #16]
			ProductId[1] = (char)((TmpDWord >> 18) & 0x07f);
 8008356:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008358:	0c9b      	lsrs	r3, r3, #18
 800835a:	b2db      	uxtb	r3, r3
 800835c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008360:	b2db      	uxtb	r3, r3
 8008362:	747b      	strb	r3, [r7, #17]
			ProductId[2] = (char)((TmpDWord >> 11) & 0x07f);
 8008364:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008366:	0adb      	lsrs	r3, r3, #11
 8008368:	b2db      	uxtb	r3, r3
 800836a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800836e:	b2db      	uxtb	r3, r3
 8008370:	74bb      	strb	r3, [r7, #18]
			ProductId[3] = (char)((TmpDWord >> 4) & 0x07f);
 8008372:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008374:	091b      	lsrs	r3, r3, #4
 8008376:	b2db      	uxtb	r3, r3
 8008378:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800837c:	b2db      	uxtb	r3, r3
 800837e:	74fb      	strb	r3, [r7, #19]

			byte = (uint8_t)((TmpDWord & 0x00f) << 3);
 8008380:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008382:	b2db      	uxtb	r3, r3
 8008384:	00db      	lsls	r3, r3, #3
 8008386:	b2db      	uxtb	r3, r3
 8008388:	f003 0378 	and.w	r3, r3, #120	; 0x78
 800838c:	b2db      	uxtb	r3, r3
 800838e:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x78);
 8008392:	2278      	movs	r2, #120	; 0x78
 8008394:	2194      	movs	r1, #148	; 0x94
 8008396:	6878      	ldr	r0, [r7, #4]
 8008398:	f002 f9de 	bl	800a758 <VL53L0X_WrByte>
 800839c:	4603      	mov	r3, r0
 800839e:	461a      	mov	r2, r3
 80083a0:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80083a4:	4313      	orrs	r3, r2
 80083a6:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 80083aa:	6878      	ldr	r0, [r7, #4]
 80083ac:	f7ff fdca 	bl	8007f44 <VL53L0X_device_read_strobe>
 80083b0:	4603      	mov	r3, r0
 80083b2:	461a      	mov	r2, r3
 80083b4:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80083b8:	4313      	orrs	r3, r2
 80083ba:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 80083be:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80083c2:	461a      	mov	r2, r3
 80083c4:	2190      	movs	r1, #144	; 0x90
 80083c6:	6878      	ldr	r0, [r7, #4]
 80083c8:	f002 faa8 	bl	800a91c <VL53L0X_RdDWord>
 80083cc:	4603      	mov	r3, r0
 80083ce:	461a      	mov	r2, r3
 80083d0:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80083d4:	4313      	orrs	r3, r2
 80083d6:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			ProductId[4] = (char)(byte +
					((TmpDWord >> 29) & 0x07f));
 80083da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80083dc:	0f5b      	lsrs	r3, r3, #29
 80083de:	b2db      	uxtb	r3, r3
 80083e0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80083e4:	b2da      	uxtb	r2, r3
			ProductId[4] = (char)(byte +
 80083e6:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80083ea:	4413      	add	r3, r2
 80083ec:	b2db      	uxtb	r3, r3
 80083ee:	753b      	strb	r3, [r7, #20]
			ProductId[5] = (char)((TmpDWord >> 22) & 0x07f);
 80083f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80083f2:	0d9b      	lsrs	r3, r3, #22
 80083f4:	b2db      	uxtb	r3, r3
 80083f6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80083fa:	b2db      	uxtb	r3, r3
 80083fc:	757b      	strb	r3, [r7, #21]
			ProductId[6] = (char)((TmpDWord >> 15) & 0x07f);
 80083fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008400:	0bdb      	lsrs	r3, r3, #15
 8008402:	b2db      	uxtb	r3, r3
 8008404:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008408:	b2db      	uxtb	r3, r3
 800840a:	75bb      	strb	r3, [r7, #22]
			ProductId[7] = (char)((TmpDWord >> 8) & 0x07f);
 800840c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800840e:	0a1b      	lsrs	r3, r3, #8
 8008410:	b2db      	uxtb	r3, r3
 8008412:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008416:	b2db      	uxtb	r3, r3
 8008418:	75fb      	strb	r3, [r7, #23]
			ProductId[8] = (char)((TmpDWord >> 1) & 0x07f);
 800841a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800841c:	085b      	lsrs	r3, r3, #1
 800841e:	b2db      	uxtb	r3, r3
 8008420:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008424:	b2db      	uxtb	r3, r3
 8008426:	763b      	strb	r3, [r7, #24]

			byte = (uint8_t)((TmpDWord & 0x001) << 6);
 8008428:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800842a:	b2db      	uxtb	r3, r3
 800842c:	019b      	lsls	r3, r3, #6
 800842e:	b2db      	uxtb	r3, r3
 8008430:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008434:	b2db      	uxtb	r3, r3
 8008436:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x79);
 800843a:	2279      	movs	r2, #121	; 0x79
 800843c:	2194      	movs	r1, #148	; 0x94
 800843e:	6878      	ldr	r0, [r7, #4]
 8008440:	f002 f98a 	bl	800a758 <VL53L0X_WrByte>
 8008444:	4603      	mov	r3, r0
 8008446:	461a      	mov	r2, r3
 8008448:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800844c:	4313      	orrs	r3, r2
 800844e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_device_read_strobe(Dev);
 8008452:	6878      	ldr	r0, [r7, #4]
 8008454:	f7ff fd76 	bl	8007f44 <VL53L0X_device_read_strobe>
 8008458:	4603      	mov	r3, r0
 800845a:	461a      	mov	r2, r3
 800845c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008460:	4313      	orrs	r3, r2
 8008462:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8008466:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800846a:	461a      	mov	r2, r3
 800846c:	2190      	movs	r1, #144	; 0x90
 800846e:	6878      	ldr	r0, [r7, #4]
 8008470:	f002 fa54 	bl	800a91c <VL53L0X_RdDWord>
 8008474:	4603      	mov	r3, r0
 8008476:	461a      	mov	r2, r3
 8008478:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800847c:	4313      	orrs	r3, r2
 800847e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			ProductId[9] = (char)(byte +
					((TmpDWord >> 26) & 0x07f));
 8008482:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008484:	0e9b      	lsrs	r3, r3, #26
 8008486:	b2db      	uxtb	r3, r3
 8008488:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800848c:	b2da      	uxtb	r2, r3
			ProductId[9] = (char)(byte +
 800848e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8008492:	4413      	add	r3, r2
 8008494:	b2db      	uxtb	r3, r3
 8008496:	767b      	strb	r3, [r7, #25]
			ProductId[10] = (char)((TmpDWord >> 19) & 0x07f);
 8008498:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800849a:	0cdb      	lsrs	r3, r3, #19
 800849c:	b2db      	uxtb	r3, r3
 800849e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80084a2:	b2db      	uxtb	r3, r3
 80084a4:	76bb      	strb	r3, [r7, #26]
			ProductId[11] = (char)((TmpDWord >> 12) & 0x07f);
 80084a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80084a8:	0b1b      	lsrs	r3, r3, #12
 80084aa:	b2db      	uxtb	r3, r3
 80084ac:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80084b0:	b2db      	uxtb	r3, r3
 80084b2:	76fb      	strb	r3, [r7, #27]
			ProductId[12] = (char)((TmpDWord >> 5) & 0x07f);
 80084b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80084b6:	095b      	lsrs	r3, r3, #5
 80084b8:	b2db      	uxtb	r3, r3
 80084ba:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80084be:	b2db      	uxtb	r3, r3
 80084c0:	773b      	strb	r3, [r7, #28]

			byte = (uint8_t)((TmpDWord & 0x01f) << 2);
 80084c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80084c4:	b2db      	uxtb	r3, r3
 80084c6:	009b      	lsls	r3, r3, #2
 80084c8:	b2db      	uxtb	r3, r3
 80084ca:	f003 037c 	and.w	r3, r3, #124	; 0x7c
 80084ce:	b2db      	uxtb	r3, r3
 80084d0:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7A);
 80084d4:	227a      	movs	r2, #122	; 0x7a
 80084d6:	2194      	movs	r1, #148	; 0x94
 80084d8:	6878      	ldr	r0, [r7, #4]
 80084da:	f002 f93d 	bl	800a758 <VL53L0X_WrByte>
 80084de:	4603      	mov	r3, r0
 80084e0:	461a      	mov	r2, r3
 80084e2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80084e6:	4313      	orrs	r3, r2
 80084e8:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_device_read_strobe(Dev);
 80084ec:	6878      	ldr	r0, [r7, #4]
 80084ee:	f7ff fd29 	bl	8007f44 <VL53L0X_device_read_strobe>
 80084f2:	4603      	mov	r3, r0
 80084f4:	461a      	mov	r2, r3
 80084f6:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80084fa:	4313      	orrs	r3, r2
 80084fc:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8008500:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8008504:	461a      	mov	r2, r3
 8008506:	2190      	movs	r1, #144	; 0x90
 8008508:	6878      	ldr	r0, [r7, #4]
 800850a:	f002 fa07 	bl	800a91c <VL53L0X_RdDWord>
 800850e:	4603      	mov	r3, r0
 8008510:	461a      	mov	r2, r3
 8008512:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008516:	4313      	orrs	r3, r2
 8008518:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			ProductId[13] = (char)(byte +
					((TmpDWord >> 30) & 0x07f));
 800851c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800851e:	0f9b      	lsrs	r3, r3, #30
 8008520:	b2db      	uxtb	r3, r3
 8008522:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008526:	b2da      	uxtb	r2, r3
			ProductId[13] = (char)(byte +
 8008528:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800852c:	4413      	add	r3, r2
 800852e:	b2db      	uxtb	r3, r3
 8008530:	777b      	strb	r3, [r7, #29]
			ProductId[14] = (char)((TmpDWord >> 23) & 0x07f);
 8008532:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008534:	0ddb      	lsrs	r3, r3, #23
 8008536:	b2db      	uxtb	r3, r3
 8008538:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800853c:	b2db      	uxtb	r3, r3
 800853e:	77bb      	strb	r3, [r7, #30]
			ProductId[15] = (char)((TmpDWord >> 16) & 0x07f);
 8008540:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008542:	0c1b      	lsrs	r3, r3, #16
 8008544:	b2db      	uxtb	r3, r3
 8008546:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800854a:	b2db      	uxtb	r3, r3
 800854c:	77fb      	strb	r3, [r7, #31]
			ProductId[16] = (char)((TmpDWord >> 9) & 0x07f);
 800854e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008550:	0a5b      	lsrs	r3, r3, #9
 8008552:	b2db      	uxtb	r3, r3
 8008554:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008558:	b2db      	uxtb	r3, r3
 800855a:	f887 3020 	strb.w	r3, [r7, #32]
			ProductId[17] = (char)((TmpDWord >> 2) & 0x07f);
 800855e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008560:	089b      	lsrs	r3, r3, #2
 8008562:	b2db      	uxtb	r3, r3
 8008564:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008568:	b2db      	uxtb	r3, r3
 800856a:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
			ProductId[18] = '\0';
 800856e:	2300      	movs	r3, #0
 8008570:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22

		}

		if (((option & 4) == 4) &&
 8008574:	78fb      	ldrb	r3, [r7, #3]
 8008576:	f003 0304 	and.w	r3, r3, #4
 800857a:	2b00      	cmp	r3, #0
 800857c:	f000 80f1 	beq.w	8008762 <VL53L0X_get_info_from_device+0x798>
			((ReadDataFromDeviceDone & 4) == 0)) {
 8008580:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8008584:	f003 0304 	and.w	r3, r3, #4
		if (((option & 4) == 4) &&
 8008588:	2b00      	cmp	r3, #0
 800858a:	f040 80ea 	bne.w	8008762 <VL53L0X_get_info_from_device+0x798>

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7B);
 800858e:	227b      	movs	r2, #123	; 0x7b
 8008590:	2194      	movs	r1, #148	; 0x94
 8008592:	6878      	ldr	r0, [r7, #4]
 8008594:	f002 f8e0 	bl	800a758 <VL53L0X_WrByte>
 8008598:	4603      	mov	r3, r0
 800859a:	461a      	mov	r2, r3
 800859c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80085a0:	4313      	orrs	r3, r2
 80085a2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 80085a6:	6878      	ldr	r0, [r7, #4]
 80085a8:	f7ff fccc 	bl	8007f44 <VL53L0X_device_read_strobe>
 80085ac:	4603      	mov	r3, r0
 80085ae:	461a      	mov	r2, r3
 80085b0:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80085b4:	4313      	orrs	r3, r2
 80085b6:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &PartUIDUpper);
 80085ba:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80085be:	461a      	mov	r2, r3
 80085c0:	2190      	movs	r1, #144	; 0x90
 80085c2:	6878      	ldr	r0, [r7, #4]
 80085c4:	f002 f9aa 	bl	800a91c <VL53L0X_RdDWord>
 80085c8:	4603      	mov	r3, r0
 80085ca:	461a      	mov	r2, r3
 80085cc:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80085d0:	4313      	orrs	r3, r2
 80085d2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7C);
 80085d6:	227c      	movs	r2, #124	; 0x7c
 80085d8:	2194      	movs	r1, #148	; 0x94
 80085da:	6878      	ldr	r0, [r7, #4]
 80085dc:	f002 f8bc 	bl	800a758 <VL53L0X_WrByte>
 80085e0:	4603      	mov	r3, r0
 80085e2:	461a      	mov	r2, r3
 80085e4:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80085e8:	4313      	orrs	r3, r2
 80085ea:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 80085ee:	6878      	ldr	r0, [r7, #4]
 80085f0:	f7ff fca8 	bl	8007f44 <VL53L0X_device_read_strobe>
 80085f4:	4603      	mov	r3, r0
 80085f6:	461a      	mov	r2, r3
 80085f8:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80085fc:	4313      	orrs	r3, r2
 80085fe:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &PartUIDLower);
 8008602:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8008606:	461a      	mov	r2, r3
 8008608:	2190      	movs	r1, #144	; 0x90
 800860a:	6878      	ldr	r0, [r7, #4]
 800860c:	f002 f986 	bl	800a91c <VL53L0X_RdDWord>
 8008610:	4603      	mov	r3, r0
 8008612:	461a      	mov	r2, r3
 8008614:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008618:	4313      	orrs	r3, r2
 800861a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x73);
 800861e:	2273      	movs	r2, #115	; 0x73
 8008620:	2194      	movs	r1, #148	; 0x94
 8008622:	6878      	ldr	r0, [r7, #4]
 8008624:	f002 f898 	bl	800a758 <VL53L0X_WrByte>
 8008628:	4603      	mov	r3, r0
 800862a:	461a      	mov	r2, r3
 800862c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008630:	4313      	orrs	r3, r2
 8008632:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8008636:	6878      	ldr	r0, [r7, #4]
 8008638:	f7ff fc84 	bl	8007f44 <VL53L0X_device_read_strobe>
 800863c:	4603      	mov	r3, r0
 800863e:	461a      	mov	r2, r3
 8008640:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008644:	4313      	orrs	r3, r2
 8008646:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800864a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800864e:	461a      	mov	r2, r3
 8008650:	2190      	movs	r1, #144	; 0x90
 8008652:	6878      	ldr	r0, [r7, #4]
 8008654:	f002 f962 	bl	800a91c <VL53L0X_RdDWord>
 8008658:	4603      	mov	r3, r0
 800865a:	461a      	mov	r2, r3
 800865c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008660:	4313      	orrs	r3, r2
 8008662:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			SignalRateMeasFixed1104_400_mm = (TmpDWord &
				0x0000000ff) << 8;
 8008666:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008668:	021b      	lsls	r3, r3, #8
			SignalRateMeasFixed1104_400_mm = (TmpDWord &
 800866a:	b29b      	uxth	r3, r3
 800866c:	653b      	str	r3, [r7, #80]	; 0x50

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x74);
 800866e:	2274      	movs	r2, #116	; 0x74
 8008670:	2194      	movs	r1, #148	; 0x94
 8008672:	6878      	ldr	r0, [r7, #4]
 8008674:	f002 f870 	bl	800a758 <VL53L0X_WrByte>
 8008678:	4603      	mov	r3, r0
 800867a:	461a      	mov	r2, r3
 800867c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008680:	4313      	orrs	r3, r2
 8008682:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8008686:	6878      	ldr	r0, [r7, #4]
 8008688:	f7ff fc5c 	bl	8007f44 <VL53L0X_device_read_strobe>
 800868c:	4603      	mov	r3, r0
 800868e:	461a      	mov	r2, r3
 8008690:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008694:	4313      	orrs	r3, r2
 8008696:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800869a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800869e:	461a      	mov	r2, r3
 80086a0:	2190      	movs	r1, #144	; 0x90
 80086a2:	6878      	ldr	r0, [r7, #4]
 80086a4:	f002 f93a 	bl	800a91c <VL53L0X_RdDWord>
 80086a8:	4603      	mov	r3, r0
 80086aa:	461a      	mov	r2, r3
 80086ac:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80086b0:	4313      	orrs	r3, r2
 80086b2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			SignalRateMeasFixed1104_400_mm |= ((TmpDWord &
				0xff000000) >> 24);
 80086b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80086b8:	0e1b      	lsrs	r3, r3, #24
			SignalRateMeasFixed1104_400_mm |= ((TmpDWord &
 80086ba:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80086bc:	4313      	orrs	r3, r2
 80086be:	653b      	str	r3, [r7, #80]	; 0x50

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x75);
 80086c0:	2275      	movs	r2, #117	; 0x75
 80086c2:	2194      	movs	r1, #148	; 0x94
 80086c4:	6878      	ldr	r0, [r7, #4]
 80086c6:	f002 f847 	bl	800a758 <VL53L0X_WrByte>
 80086ca:	4603      	mov	r3, r0
 80086cc:	461a      	mov	r2, r3
 80086ce:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80086d2:	4313      	orrs	r3, r2
 80086d4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 80086d8:	6878      	ldr	r0, [r7, #4]
 80086da:	f7ff fc33 	bl	8007f44 <VL53L0X_device_read_strobe>
 80086de:	4603      	mov	r3, r0
 80086e0:	461a      	mov	r2, r3
 80086e2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80086e6:	4313      	orrs	r3, r2
 80086e8:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 80086ec:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80086f0:	461a      	mov	r2, r3
 80086f2:	2190      	movs	r1, #144	; 0x90
 80086f4:	6878      	ldr	r0, [r7, #4]
 80086f6:	f002 f911 	bl	800a91c <VL53L0X_RdDWord>
 80086fa:	4603      	mov	r3, r0
 80086fc:	461a      	mov	r2, r3
 80086fe:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008702:	4313      	orrs	r3, r2
 8008704:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			DistMeasFixed1104_400_mm = (TmpDWord & 0x0000000ff)
							<< 8;
 8008708:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800870a:	021b      	lsls	r3, r3, #8
			DistMeasFixed1104_400_mm = (TmpDWord & 0x0000000ff)
 800870c:	b29b      	uxth	r3, r3
 800870e:	657b      	str	r3, [r7, #84]	; 0x54

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x76);
 8008710:	2276      	movs	r2, #118	; 0x76
 8008712:	2194      	movs	r1, #148	; 0x94
 8008714:	6878      	ldr	r0, [r7, #4]
 8008716:	f002 f81f 	bl	800a758 <VL53L0X_WrByte>
 800871a:	4603      	mov	r3, r0
 800871c:	461a      	mov	r2, r3
 800871e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008722:	4313      	orrs	r3, r2
 8008724:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8008728:	6878      	ldr	r0, [r7, #4]
 800872a:	f7ff fc0b 	bl	8007f44 <VL53L0X_device_read_strobe>
 800872e:	4603      	mov	r3, r0
 8008730:	461a      	mov	r2, r3
 8008732:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008736:	4313      	orrs	r3, r2
 8008738:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800873c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8008740:	461a      	mov	r2, r3
 8008742:	2190      	movs	r1, #144	; 0x90
 8008744:	6878      	ldr	r0, [r7, #4]
 8008746:	f002 f8e9 	bl	800a91c <VL53L0X_RdDWord>
 800874a:	4603      	mov	r3, r0
 800874c:	461a      	mov	r2, r3
 800874e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008752:	4313      	orrs	r3, r2
 8008754:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			DistMeasFixed1104_400_mm |= ((TmpDWord & 0xff000000)
							>> 24);
 8008758:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800875a:	0e1b      	lsrs	r3, r3, #24
			DistMeasFixed1104_400_mm |= ((TmpDWord & 0xff000000)
 800875c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800875e:	4313      	orrs	r3, r2
 8008760:	657b      	str	r3, [r7, #84]	; 0x54
		}

		Status |= VL53L0X_WrByte(Dev, 0x81, 0x00);
 8008762:	2200      	movs	r2, #0
 8008764:	2181      	movs	r1, #129	; 0x81
 8008766:	6878      	ldr	r0, [r7, #4]
 8008768:	f001 fff6 	bl	800a758 <VL53L0X_WrByte>
 800876c:	4603      	mov	r3, r0
 800876e:	461a      	mov	r2, r3
 8008770:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008774:	4313      	orrs	r3, r2
 8008776:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x06);
 800877a:	2206      	movs	r2, #6
 800877c:	21ff      	movs	r1, #255	; 0xff
 800877e:	6878      	ldr	r0, [r7, #4]
 8008780:	f001 ffea 	bl	800a758 <VL53L0X_WrByte>
 8008784:	4603      	mov	r3, r0
 8008786:	461a      	mov	r2, r3
 8008788:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800878c:	4313      	orrs	r3, r2
 800878e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_RdByte(Dev, 0x83, &byte);
 8008792:	f107 0337 	add.w	r3, r7, #55	; 0x37
 8008796:	461a      	mov	r2, r3
 8008798:	2183      	movs	r1, #131	; 0x83
 800879a:	6878      	ldr	r0, [r7, #4]
 800879c:	f002 f87c 	bl	800a898 <VL53L0X_RdByte>
 80087a0:	4603      	mov	r3, r0
 80087a2:	461a      	mov	r2, r3
 80087a4:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80087a8:	4313      	orrs	r3, r2
 80087aa:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x83, byte&0xfb);
 80087ae:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80087b2:	f023 0304 	bic.w	r3, r3, #4
 80087b6:	b2db      	uxtb	r3, r3
 80087b8:	461a      	mov	r2, r3
 80087ba:	2183      	movs	r1, #131	; 0x83
 80087bc:	6878      	ldr	r0, [r7, #4]
 80087be:	f001 ffcb 	bl	800a758 <VL53L0X_WrByte>
 80087c2:	4603      	mov	r3, r0
 80087c4:	461a      	mov	r2, r3
 80087c6:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80087ca:	4313      	orrs	r3, r2
 80087cc:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 80087d0:	2201      	movs	r2, #1
 80087d2:	21ff      	movs	r1, #255	; 0xff
 80087d4:	6878      	ldr	r0, [r7, #4]
 80087d6:	f001 ffbf 	bl	800a758 <VL53L0X_WrByte>
 80087da:	4603      	mov	r3, r0
 80087dc:	461a      	mov	r2, r3
 80087de:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80087e2:	4313      	orrs	r3, r2
 80087e4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x01);
 80087e8:	2201      	movs	r2, #1
 80087ea:	2100      	movs	r1, #0
 80087ec:	6878      	ldr	r0, [r7, #4]
 80087ee:	f001 ffb3 	bl	800a758 <VL53L0X_WrByte>
 80087f2:	4603      	mov	r3, r0
 80087f4:	461a      	mov	r2, r3
 80087f6:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80087fa:	4313      	orrs	r3, r2
 80087fc:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8008800:	2200      	movs	r2, #0
 8008802:	21ff      	movs	r1, #255	; 0xff
 8008804:	6878      	ldr	r0, [r7, #4]
 8008806:	f001 ffa7 	bl	800a758 <VL53L0X_WrByte>
 800880a:	4603      	mov	r3, r0
 800880c:	461a      	mov	r2, r3
 800880e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008812:	4313      	orrs	r3, r2
 8008814:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x80, 0x00);
 8008818:	2200      	movs	r2, #0
 800881a:	2180      	movs	r1, #128	; 0x80
 800881c:	6878      	ldr	r0, [r7, #4]
 800881e:	f001 ff9b 	bl	800a758 <VL53L0X_WrByte>
 8008822:	4603      	mov	r3, r0
 8008824:	461a      	mov	r2, r3
 8008826:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800882a:	4313      	orrs	r3, r2
 800882c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	}

	if ((Status == VL53L0X_ERROR_NONE) &&
 8008830:	f997 305f 	ldrsb.w	r3, [r7, #95]	; 0x5f
 8008834:	2b00      	cmp	r3, #0
 8008836:	f040 808f 	bne.w	8008958 <VL53L0X_get_info_from_device+0x98e>
 800883a:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800883e:	2b07      	cmp	r3, #7
 8008840:	f000 808a 	beq.w	8008958 <VL53L0X_get_info_from_device+0x98e>
		(ReadDataFromDeviceDone != 7)) {
		/* Assign to variable if status is ok */
		if (((option & 1) == 1) &&
 8008844:	78fb      	ldrb	r3, [r7, #3]
 8008846:	f003 0301 	and.w	r3, r3, #1
 800884a:	2b00      	cmp	r3, #0
 800884c:	d024      	beq.n	8008898 <VL53L0X_get_info_from_device+0x8ce>
			((ReadDataFromDeviceDone & 1) == 0)) {
 800884e:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8008852:	f003 0301 	and.w	r3, r3, #1
		if (((option & 1) == 1) &&
 8008856:	2b00      	cmp	r3, #0
 8008858:	d11e      	bne.n	8008898 <VL53L0X_get_info_from_device+0x8ce>
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800885a:	687b      	ldr	r3, [r7, #4]
 800885c:	f897 205e 	ldrb.w	r2, [r7, #94]	; 0x5e
 8008860:	f883 2113 	strb.w	r2, [r3, #275]	; 0x113
				ReferenceSpadCount, ReferenceSpadCount);

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8008864:	687b      	ldr	r3, [r7, #4]
 8008866:	f897 205d 	ldrb.w	r2, [r7, #93]	; 0x5d
 800886a:	f883 2114 	strb.w	r2, [r3, #276]	; 0x114
				ReferenceSpadType, ReferenceSpadType);

			for (i = 0; i < VL53L0X_REF_SPAD_BUFFER_SIZE; i++) {
 800886e:	2300      	movs	r3, #0
 8008870:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008872:	e00e      	b.n	8008892 <VL53L0X_get_info_from_device+0x8c8>
				Dev->Data.SpadData.RefGoodSpadMap[i] =
					NvmRefGoodSpadMap[i];
 8008874:	f107 0208 	add.w	r2, r7, #8
 8008878:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800887a:	4413      	add	r3, r2
 800887c:	7819      	ldrb	r1, [r3, #0]
				Dev->Data.SpadData.RefGoodSpadMap[i] =
 800887e:	687a      	ldr	r2, [r7, #4]
 8008880:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008882:	4413      	add	r3, r2
 8008884:	f503 7395 	add.w	r3, r3, #298	; 0x12a
 8008888:	460a      	mov	r2, r1
 800888a:	701a      	strb	r2, [r3, #0]
			for (i = 0; i < VL53L0X_REF_SPAD_BUFFER_SIZE; i++) {
 800888c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800888e:	3301      	adds	r3, #1
 8008890:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008892:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008894:	2b05      	cmp	r3, #5
 8008896:	dded      	ble.n	8008874 <VL53L0X_get_info_from_device+0x8aa>
			}
		}

		if (((option & 2) == 2) &&
 8008898:	78fb      	ldrb	r3, [r7, #3]
 800889a:	f003 0302 	and.w	r3, r3, #2
 800889e:	2b00      	cmp	r3, #0
 80088a0:	d018      	beq.n	80088d4 <VL53L0X_get_info_from_device+0x90a>
			((ReadDataFromDeviceDone & 2) == 0)) {
 80088a2:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80088a6:	f003 0302 	and.w	r3, r3, #2
		if (((option & 2) == 2) &&
 80088aa:	2b00      	cmp	r3, #0
 80088ac:	d112      	bne.n	80088d4 <VL53L0X_get_info_from_device+0x90a>
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 80088ae:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	f883 20f1 	strb.w	r2, [r3, #241]	; 0xf1
					ModuleId, ModuleId);

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 80088b8:	f897 202e 	ldrb.w	r2, [r7, #46]	; 0x2e
 80088bc:	687b      	ldr	r3, [r7, #4]
 80088be:	f883 20f2 	strb.w	r2, [r3, #242]	; 0xf2
					Revision, Revision);

			ProductId_tmp = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 80088c2:	687b      	ldr	r3, [r7, #4]
 80088c4:	33f3      	adds	r3, #243	; 0xf3
 80088c6:	63bb      	str	r3, [r7, #56]	; 0x38
					ProductId);
			VL53L0X_COPYSTRING(ProductId_tmp, ProductId);
 80088c8:	f107 0310 	add.w	r3, r7, #16
 80088cc:	4619      	mov	r1, r3
 80088ce:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80088d0:	f008 f975 	bl	8010bbe <strcpy>

		}

		if (((option & 4) == 4) &&
 80088d4:	78fb      	ldrb	r3, [r7, #3]
 80088d6:	f003 0304 	and.w	r3, r3, #4
 80088da:	2b00      	cmp	r3, #0
 80088dc:	d030      	beq.n	8008940 <VL53L0X_get_info_from_device+0x976>
			((ReadDataFromDeviceDone & 4) == 0)) {
 80088de:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80088e2:	f003 0304 	and.w	r3, r3, #4
		if (((option & 4) == 4) &&
 80088e6:	2b00      	cmp	r3, #0
 80088e8:	d12a      	bne.n	8008940 <VL53L0X_get_info_from_device+0x976>
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 80088ea:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80088ec:	687b      	ldr	r3, [r7, #4]
 80088ee:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
						PartUIDUpper, PartUIDUpper);

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 80088f2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	f8c3 211c 	str.w	r2, [r3, #284]	; 0x11c
						PartUIDLower, PartUIDLower);

			SignalRateMeasFixed400mmFix =
 80088fa:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80088fc:	025b      	lsls	r3, r3, #9
 80088fe:	643b      	str	r3, [r7, #64]	; 0x40
				VL53L0X_FIXPOINT97TOFIXPOINT1616(
					SignalRateMeasFixed1104_400_mm);

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8008900:	687b      	ldr	r3, [r7, #4]
 8008902:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8008904:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
				SignalRateMeasFixed400mm,
				SignalRateMeasFixed400mmFix);

			OffsetMicroMeters = 0;
 8008908:	2300      	movs	r3, #0
 800890a:	f8a7 305a 	strh.w	r3, [r7, #90]	; 0x5a
			if (DistMeasFixed1104_400_mm != 0) {
 800890e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008910:	2b00      	cmp	r3, #0
 8008912:	d011      	beq.n	8008938 <VL53L0X_get_info_from_device+0x96e>
					OffsetFixed1104_mm =
 8008914:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8008916:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008918:	1ad3      	subs	r3, r2, r3
 800891a:	64bb      	str	r3, [r7, #72]	; 0x48
						DistMeasFixed1104_400_mm -
						DistMeasTgtFixed1104_mm;
					OffsetMicroMeters = (OffsetFixed1104_mm
						* 1000) >> 4;
 800891c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800891e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8008922:	fb02 f303 	mul.w	r3, r2, r3
 8008926:	091b      	lsrs	r3, r3, #4
					OffsetMicroMeters = (OffsetFixed1104_mm
 8008928:	f8a7 305a 	strh.w	r3, [r7, #90]	; 0x5a
					OffsetMicroMeters *= -1;
 800892c:	f8b7 305a 	ldrh.w	r3, [r7, #90]	; 0x5a
 8008930:	425b      	negs	r3, r3
 8008932:	b29b      	uxth	r3, r3
 8008934:	f8a7 305a 	strh.w	r3, [r7, #90]	; 0x5a
			}

			PALDevDataSet(Dev,
 8008938:	f9b7 205a 	ldrsh.w	r2, [r7, #90]	; 0x5a
 800893c:	687b      	ldr	r3, [r7, #4]
 800893e:	60da      	str	r2, [r3, #12]
				Part2PartOffsetAdjustmentNVMMicroMeter,
				OffsetMicroMeters);
		}
		byte = (uint8_t)(ReadDataFromDeviceDone|option);
 8008940:	f897 203f 	ldrb.w	r2, [r7, #63]	; 0x3f
 8008944:	78fb      	ldrb	r3, [r7, #3]
 8008946:	4313      	orrs	r3, r2
 8008948:	b2db      	uxtb	r3, r3
 800894a:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, ReadDataFromDeviceDone,
 800894e:	f897 2037 	ldrb.w	r2, [r7, #55]	; 0x37
 8008952:	687b      	ldr	r3, [r7, #4]
 8008954:	f883 20f0 	strb.w	r2, [r3, #240]	; 0xf0
				byte);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8008958:	f997 305f 	ldrsb.w	r3, [r7, #95]	; 0x5f
}
 800895c:	4618      	mov	r0, r3
 800895e:	3760      	adds	r7, #96	; 0x60
 8008960:	46bd      	mov	sp, r7
 8008962:	bd80      	pop	{r7, pc}

08008964 <VL53L0X_calc_macro_period_ps>:


uint32_t VL53L0X_calc_macro_period_ps(VL53L0X_DEV Dev, uint8_t vcsel_period_pclks)
{
 8008964:	b490      	push	{r4, r7}
 8008966:	b086      	sub	sp, #24
 8008968:	af00      	add	r7, sp, #0
 800896a:	6078      	str	r0, [r7, #4]
 800896c:	460b      	mov	r3, r1
 800896e:	70fb      	strb	r3, [r7, #3]
	LOG_FUNCTION_START("");

	/* The above calculation will produce rounding errors,
	   therefore set fixed value
	*/
	PLL_period_ps = 1655;
 8008970:	f240 6377 	movw	r3, #1655	; 0x677
 8008974:	f04f 0400 	mov.w	r4, #0
 8008978:	e9c7 3404 	strd	r3, r4, [r7, #16]

	macro_period_vclks = 2304;
 800897c:	f44f 6310 	mov.w	r3, #2304	; 0x900
 8008980:	60fb      	str	r3, [r7, #12]
	macro_period_ps = (uint32_t)(macro_period_vclks
			* vcsel_period_pclks * PLL_period_ps);
 8008982:	78fb      	ldrb	r3, [r7, #3]
 8008984:	68fa      	ldr	r2, [r7, #12]
 8008986:	fb02 f303 	mul.w	r3, r2, r3
	macro_period_ps = (uint32_t)(macro_period_vclks
 800898a:	693a      	ldr	r2, [r7, #16]
 800898c:	fb02 f303 	mul.w	r3, r2, r3
 8008990:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_END("");
	return macro_period_ps;
 8008992:	68bb      	ldr	r3, [r7, #8]
}
 8008994:	4618      	mov	r0, r3
 8008996:	3718      	adds	r7, #24
 8008998:	46bd      	mov	sp, r7
 800899a:	bc90      	pop	{r4, r7}
 800899c:	4770      	bx	lr

0800899e <VL53L0X_encode_timeout>:

uint16_t VL53L0X_encode_timeout(uint32_t timeout_macro_clks)
{
 800899e:	b480      	push	{r7}
 80089a0:	b087      	sub	sp, #28
 80089a2:	af00      	add	r7, sp, #0
 80089a4:	6078      	str	r0, [r7, #4]
	/*!
	 * Encode timeout in macro periods in (LSByte * 2^MSByte) + 1 format
	 */

	uint16_t encoded_timeout = 0;
 80089a6:	2300      	movs	r3, #0
 80089a8:	82fb      	strh	r3, [r7, #22]
	uint32_t ls_byte = 0;
 80089aa:	2300      	movs	r3, #0
 80089ac:	613b      	str	r3, [r7, #16]
	uint16_t ms_byte = 0;
 80089ae:	2300      	movs	r3, #0
 80089b0:	81fb      	strh	r3, [r7, #14]

	if (timeout_macro_clks > 0) {
 80089b2:	687b      	ldr	r3, [r7, #4]
 80089b4:	2b00      	cmp	r3, #0
 80089b6:	d017      	beq.n	80089e8 <VL53L0X_encode_timeout+0x4a>
		ls_byte = timeout_macro_clks - 1;
 80089b8:	687b      	ldr	r3, [r7, #4]
 80089ba:	3b01      	subs	r3, #1
 80089bc:	613b      	str	r3, [r7, #16]

		while ((ls_byte & 0xFFFFFF00) > 0) {
 80089be:	e005      	b.n	80089cc <VL53L0X_encode_timeout+0x2e>
			ls_byte = ls_byte >> 1;
 80089c0:	693b      	ldr	r3, [r7, #16]
 80089c2:	085b      	lsrs	r3, r3, #1
 80089c4:	613b      	str	r3, [r7, #16]
			ms_byte++;
 80089c6:	89fb      	ldrh	r3, [r7, #14]
 80089c8:	3301      	adds	r3, #1
 80089ca:	81fb      	strh	r3, [r7, #14]
		while ((ls_byte & 0xFFFFFF00) > 0) {
 80089cc:	693b      	ldr	r3, [r7, #16]
 80089ce:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80089d2:	2b00      	cmp	r3, #0
 80089d4:	d1f4      	bne.n	80089c0 <VL53L0X_encode_timeout+0x22>
		}

		encoded_timeout = (ms_byte << 8)
 80089d6:	89fb      	ldrh	r3, [r7, #14]
 80089d8:	021b      	lsls	r3, r3, #8
 80089da:	b29a      	uxth	r2, r3
				+ (uint16_t) (ls_byte & 0x000000FF);
 80089dc:	693b      	ldr	r3, [r7, #16]
 80089de:	b29b      	uxth	r3, r3
 80089e0:	b2db      	uxtb	r3, r3
 80089e2:	b29b      	uxth	r3, r3
		encoded_timeout = (ms_byte << 8)
 80089e4:	4413      	add	r3, r2
 80089e6:	82fb      	strh	r3, [r7, #22]
	}

	return encoded_timeout;
 80089e8:	8afb      	ldrh	r3, [r7, #22]

}
 80089ea:	4618      	mov	r0, r3
 80089ec:	371c      	adds	r7, #28
 80089ee:	46bd      	mov	sp, r7
 80089f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089f4:	4770      	bx	lr

080089f6 <VL53L0X_decode_timeout>:

uint32_t VL53L0X_decode_timeout(uint16_t encoded_timeout)
{
 80089f6:	b480      	push	{r7}
 80089f8:	b085      	sub	sp, #20
 80089fa:	af00      	add	r7, sp, #0
 80089fc:	4603      	mov	r3, r0
 80089fe:	80fb      	strh	r3, [r7, #6]
	/*!
	 * Decode 16-bit timeout register value - format (LSByte * 2^MSByte) + 1
	 */

	uint32_t timeout_macro_clks = 0;
 8008a00:	2300      	movs	r3, #0
 8008a02:	60fb      	str	r3, [r7, #12]

	timeout_macro_clks = ((uint32_t) (encoded_timeout & 0x00FF)
 8008a04:	88fb      	ldrh	r3, [r7, #6]
 8008a06:	b2db      	uxtb	r3, r3
			<< (uint32_t) ((encoded_timeout & 0xFF00) >> 8)) + 1;
 8008a08:	88fa      	ldrh	r2, [r7, #6]
 8008a0a:	0a12      	lsrs	r2, r2, #8
 8008a0c:	b292      	uxth	r2, r2
 8008a0e:	4093      	lsls	r3, r2
	timeout_macro_clks = ((uint32_t) (encoded_timeout & 0x00FF)
 8008a10:	3301      	adds	r3, #1
 8008a12:	60fb      	str	r3, [r7, #12]

	return timeout_macro_clks;
 8008a14:	68fb      	ldr	r3, [r7, #12]
}
 8008a16:	4618      	mov	r0, r3
 8008a18:	3714      	adds	r7, #20
 8008a1a:	46bd      	mov	sp, r7
 8008a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a20:	4770      	bx	lr
	...

08008a24 <VL53L0X_calc_timeout_mclks>:

/* To convert ms into register value */
uint32_t VL53L0X_calc_timeout_mclks(VL53L0X_DEV Dev,
		uint32_t timeout_period_us,
		uint8_t vcsel_period_pclks)
{
 8008a24:	b580      	push	{r7, lr}
 8008a26:	b088      	sub	sp, #32
 8008a28:	af00      	add	r7, sp, #0
 8008a2a:	60f8      	str	r0, [r7, #12]
 8008a2c:	60b9      	str	r1, [r7, #8]
 8008a2e:	4613      	mov	r3, r2
 8008a30:	71fb      	strb	r3, [r7, #7]
	uint32_t macro_period_ps;
	uint32_t macro_period_ns;
	uint32_t timeout_period_mclks = 0;
 8008a32:	2300      	movs	r3, #0
 8008a34:	61fb      	str	r3, [r7, #28]

	macro_period_ps = VL53L0X_calc_macro_period_ps(Dev, vcsel_period_pclks);
 8008a36:	79fb      	ldrb	r3, [r7, #7]
 8008a38:	4619      	mov	r1, r3
 8008a3a:	68f8      	ldr	r0, [r7, #12]
 8008a3c:	f7ff ff92 	bl	8008964 <VL53L0X_calc_macro_period_ps>
 8008a40:	61b8      	str	r0, [r7, #24]
	macro_period_ns = (macro_period_ps + 500) / 1000;
 8008a42:	69bb      	ldr	r3, [r7, #24]
 8008a44:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 8008a48:	4a0a      	ldr	r2, [pc, #40]	; (8008a74 <VL53L0X_calc_timeout_mclks+0x50>)
 8008a4a:	fba2 2303 	umull	r2, r3, r2, r3
 8008a4e:	099b      	lsrs	r3, r3, #6
 8008a50:	617b      	str	r3, [r7, #20]

	timeout_period_mclks =
		(uint32_t) (((timeout_period_us * 1000)
 8008a52:	68bb      	ldr	r3, [r7, #8]
 8008a54:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8008a58:	fb02 f203 	mul.w	r2, r2, r3
		+ (macro_period_ns / 2)) / macro_period_ns);
 8008a5c:	697b      	ldr	r3, [r7, #20]
 8008a5e:	085b      	lsrs	r3, r3, #1
 8008a60:	441a      	add	r2, r3
	timeout_period_mclks =
 8008a62:	697b      	ldr	r3, [r7, #20]
 8008a64:	fbb2 f3f3 	udiv	r3, r2, r3
 8008a68:	61fb      	str	r3, [r7, #28]

    return timeout_period_mclks;
 8008a6a:	69fb      	ldr	r3, [r7, #28]
}
 8008a6c:	4618      	mov	r0, r3
 8008a6e:	3720      	adds	r7, #32
 8008a70:	46bd      	mov	sp, r7
 8008a72:	bd80      	pop	{r7, pc}
 8008a74:	10624dd3 	.word	0x10624dd3

08008a78 <VL53L0X_calc_timeout_us>:

/* To convert register value into us */
uint32_t VL53L0X_calc_timeout_us(VL53L0X_DEV Dev,
		uint16_t timeout_period_mclks,
		uint8_t vcsel_period_pclks)
{
 8008a78:	b580      	push	{r7, lr}
 8008a7a:	b086      	sub	sp, #24
 8008a7c:	af00      	add	r7, sp, #0
 8008a7e:	6078      	str	r0, [r7, #4]
 8008a80:	460b      	mov	r3, r1
 8008a82:	807b      	strh	r3, [r7, #2]
 8008a84:	4613      	mov	r3, r2
 8008a86:	707b      	strb	r3, [r7, #1]
	uint32_t macro_period_ps;
	uint32_t macro_period_ns;
	uint32_t actual_timeout_period_us = 0;
 8008a88:	2300      	movs	r3, #0
 8008a8a:	617b      	str	r3, [r7, #20]

	macro_period_ps = VL53L0X_calc_macro_period_ps(Dev, vcsel_period_pclks);
 8008a8c:	787b      	ldrb	r3, [r7, #1]
 8008a8e:	4619      	mov	r1, r3
 8008a90:	6878      	ldr	r0, [r7, #4]
 8008a92:	f7ff ff67 	bl	8008964 <VL53L0X_calc_macro_period_ps>
 8008a96:	6138      	str	r0, [r7, #16]
	macro_period_ns = (macro_period_ps + 500) / 1000;
 8008a98:	693b      	ldr	r3, [r7, #16]
 8008a9a:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 8008a9e:	4a0a      	ldr	r2, [pc, #40]	; (8008ac8 <VL53L0X_calc_timeout_us+0x50>)
 8008aa0:	fba2 2303 	umull	r2, r3, r2, r3
 8008aa4:	099b      	lsrs	r3, r3, #6
 8008aa6:	60fb      	str	r3, [r7, #12]

	actual_timeout_period_us =
		((timeout_period_mclks * macro_period_ns) + 500) / 1000;
 8008aa8:	887b      	ldrh	r3, [r7, #2]
 8008aaa:	68fa      	ldr	r2, [r7, #12]
 8008aac:	fb02 f303 	mul.w	r3, r2, r3
 8008ab0:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
	actual_timeout_period_us =
 8008ab4:	4a04      	ldr	r2, [pc, #16]	; (8008ac8 <VL53L0X_calc_timeout_us+0x50>)
 8008ab6:	fba2 2303 	umull	r2, r3, r2, r3
 8008aba:	099b      	lsrs	r3, r3, #6
 8008abc:	617b      	str	r3, [r7, #20]

	return actual_timeout_period_us;
 8008abe:	697b      	ldr	r3, [r7, #20]
}
 8008ac0:	4618      	mov	r0, r3
 8008ac2:	3718      	adds	r7, #24
 8008ac4:	46bd      	mov	sp, r7
 8008ac6:	bd80      	pop	{r7, pc}
 8008ac8:	10624dd3 	.word	0x10624dd3

08008acc <get_sequence_step_timeout>:


VL53L0X_Error get_sequence_step_timeout(VL53L0X_DEV Dev,
				VL53L0X_SequenceStepId SequenceStepId,
				uint32_t *pTimeOutMicroSecs)
{
 8008acc:	b580      	push	{r7, lr}
 8008ace:	b08c      	sub	sp, #48	; 0x30
 8008ad0:	af00      	add	r7, sp, #0
 8008ad2:	60f8      	str	r0, [r7, #12]
 8008ad4:	460b      	mov	r3, r1
 8008ad6:	607a      	str	r2, [r7, #4]
 8008ad8:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8008ada:	2300      	movs	r3, #0
 8008adc:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	uint8_t CurrentVCSELPulsePeriodPClk;
	uint8_t EncodedTimeOutByte = 0;
 8008ae0:	2300      	movs	r3, #0
 8008ae2:	f887 3020 	strb.w	r3, [r7, #32]
	uint32_t TimeoutMicroSeconds = 0;
 8008ae6:	2300      	movs	r3, #0
 8008ae8:	62bb      	str	r3, [r7, #40]	; 0x28
	uint16_t PreRangeEncodedTimeOut = 0;
 8008aea:	2300      	movs	r3, #0
 8008aec:	83fb      	strh	r3, [r7, #30]
	uint16_t MsrcTimeOutMClks;
	uint16_t PreRangeTimeOutMClks;
	uint16_t FinalRangeTimeOutMClks = 0;
 8008aee:	2300      	movs	r3, #0
 8008af0:	84bb      	strh	r3, [r7, #36]	; 0x24
	uint16_t FinalRangeEncodedTimeOut;
	VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;

	if ((SequenceStepId == VL53L0X_SEQUENCESTEP_TCC)	 ||
 8008af2:	7afb      	ldrb	r3, [r7, #11]
 8008af4:	2b00      	cmp	r3, #0
 8008af6:	d005      	beq.n	8008b04 <get_sequence_step_timeout+0x38>
 8008af8:	7afb      	ldrb	r3, [r7, #11]
 8008afa:	2b01      	cmp	r3, #1
 8008afc:	d002      	beq.n	8008b04 <get_sequence_step_timeout+0x38>
		(SequenceStepId == VL53L0X_SEQUENCESTEP_DSS)	 ||
 8008afe:	7afb      	ldrb	r3, [r7, #11]
 8008b00:	2b02      	cmp	r3, #2
 8008b02:	d128      	bne.n	8008b56 <get_sequence_step_timeout+0x8a>
		(SequenceStepId == VL53L0X_SEQUENCESTEP_MSRC)) {

		Status = VL53L0X_GetVcselPulsePeriod(Dev,
 8008b04:	f107 0321 	add.w	r3, r7, #33	; 0x21
 8008b08:	461a      	mov	r2, r3
 8008b0a:	2100      	movs	r1, #0
 8008b0c:	68f8      	ldr	r0, [r7, #12]
 8008b0e:	f7fd fa4d 	bl	8005fac <VL53L0X_GetVcselPulsePeriod>
 8008b12:	4603      	mov	r3, r0
 8008b14:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
					VL53L0X_VCSEL_PERIOD_PRE_RANGE,
					&CurrentVCSELPulsePeriodPClk);
		if (Status == VL53L0X_ERROR_NONE) {
 8008b18:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8008b1c:	2b00      	cmp	r3, #0
 8008b1e:	d109      	bne.n	8008b34 <get_sequence_step_timeout+0x68>
			Status = VL53L0X_RdByte(Dev,
 8008b20:	f107 0320 	add.w	r3, r7, #32
 8008b24:	461a      	mov	r2, r3
 8008b26:	2146      	movs	r1, #70	; 0x46
 8008b28:	68f8      	ldr	r0, [r7, #12]
 8008b2a:	f001 feb5 	bl	800a898 <VL53L0X_RdByte>
 8008b2e:	4603      	mov	r3, r0
 8008b30:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
					VL53L0X_REG_MSRC_CONFIG_TIMEOUT_MACROP,
					&EncodedTimeOutByte);
		}
		MsrcTimeOutMClks = VL53L0X_decode_timeout(EncodedTimeOutByte);
 8008b34:	f897 3020 	ldrb.w	r3, [r7, #32]
 8008b38:	b29b      	uxth	r3, r3
 8008b3a:	4618      	mov	r0, r3
 8008b3c:	f7ff ff5b 	bl	80089f6 <VL53L0X_decode_timeout>
 8008b40:	4603      	mov	r3, r0
 8008b42:	847b      	strh	r3, [r7, #34]	; 0x22

		TimeoutMicroSeconds = VL53L0X_calc_timeout_us(Dev,
 8008b44:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 8008b48:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8008b4a:	4619      	mov	r1, r3
 8008b4c:	68f8      	ldr	r0, [r7, #12]
 8008b4e:	f7ff ff93 	bl	8008a78 <VL53L0X_calc_timeout_us>
 8008b52:	62b8      	str	r0, [r7, #40]	; 0x28
 8008b54:	e092      	b.n	8008c7c <get_sequence_step_timeout+0x1b0>
						MsrcTimeOutMClks,
						CurrentVCSELPulsePeriodPClk);
	} else if (SequenceStepId == VL53L0X_SEQUENCESTEP_PRE_RANGE) {
 8008b56:	7afb      	ldrb	r3, [r7, #11]
 8008b58:	2b03      	cmp	r3, #3
 8008b5a:	d135      	bne.n	8008bc8 <get_sequence_step_timeout+0xfc>
		/* Retrieve PRE-RANGE VCSEL Period */
		Status = VL53L0X_GetVcselPulsePeriod(Dev,
 8008b5c:	f107 0321 	add.w	r3, r7, #33	; 0x21
 8008b60:	461a      	mov	r2, r3
 8008b62:	2100      	movs	r1, #0
 8008b64:	68f8      	ldr	r0, [r7, #12]
 8008b66:	f7fd fa21 	bl	8005fac <VL53L0X_GetVcselPulsePeriod>
 8008b6a:	4603      	mov	r3, r0
 8008b6c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
						VL53L0X_VCSEL_PERIOD_PRE_RANGE,
						&CurrentVCSELPulsePeriodPClk);

		/* Retrieve PRE-RANGE Timeout in Macro periods (MCLKS) */
		if (Status == VL53L0X_ERROR_NONE) {
 8008b70:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8008b74:	2b00      	cmp	r3, #0
 8008b76:	f040 8081 	bne.w	8008c7c <get_sequence_step_timeout+0x1b0>

			/* Retrieve PRE-RANGE VCSEL Period */
			Status = VL53L0X_GetVcselPulsePeriod(Dev,
 8008b7a:	f107 0321 	add.w	r3, r7, #33	; 0x21
 8008b7e:	461a      	mov	r2, r3
 8008b80:	2100      	movs	r1, #0
 8008b82:	68f8      	ldr	r0, [r7, #12]
 8008b84:	f7fd fa12 	bl	8005fac <VL53L0X_GetVcselPulsePeriod>
 8008b88:	4603      	mov	r3, r0
 8008b8a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
					VL53L0X_VCSEL_PERIOD_PRE_RANGE,
					&CurrentVCSELPulsePeriodPClk);

			if (Status == VL53L0X_ERROR_NONE) {
 8008b8e:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8008b92:	2b00      	cmp	r3, #0
 8008b94:	d109      	bne.n	8008baa <get_sequence_step_timeout+0xde>
				Status = VL53L0X_RdWord(Dev,
 8008b96:	f107 031e 	add.w	r3, r7, #30
 8008b9a:	461a      	mov	r2, r3
 8008b9c:	2151      	movs	r1, #81	; 0x51
 8008b9e:	68f8      	ldr	r0, [r7, #12]
 8008ba0:	f001 fe9b 	bl	800a8da <VL53L0X_RdWord>
 8008ba4:	4603      	mov	r3, r0
 8008ba6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				VL53L0X_REG_PRE_RANGE_CONFIG_TIMEOUT_MACROP_HI,
				&PreRangeEncodedTimeOut);
			}

			PreRangeTimeOutMClks = VL53L0X_decode_timeout(
 8008baa:	8bfb      	ldrh	r3, [r7, #30]
 8008bac:	4618      	mov	r0, r3
 8008bae:	f7ff ff22 	bl	80089f6 <VL53L0X_decode_timeout>
 8008bb2:	4603      	mov	r3, r0
 8008bb4:	84fb      	strh	r3, [r7, #38]	; 0x26
					PreRangeEncodedTimeOut);

			TimeoutMicroSeconds = VL53L0X_calc_timeout_us(Dev,
 8008bb6:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 8008bba:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8008bbc:	4619      	mov	r1, r3
 8008bbe:	68f8      	ldr	r0, [r7, #12]
 8008bc0:	f7ff ff5a 	bl	8008a78 <VL53L0X_calc_timeout_us>
 8008bc4:	62b8      	str	r0, [r7, #40]	; 0x28
 8008bc6:	e059      	b.n	8008c7c <get_sequence_step_timeout+0x1b0>
					PreRangeTimeOutMClks,
					CurrentVCSELPulsePeriodPClk);
		}
	} else if (SequenceStepId == VL53L0X_SEQUENCESTEP_FINAL_RANGE) {
 8008bc8:	7afb      	ldrb	r3, [r7, #11]
 8008bca:	2b04      	cmp	r3, #4
 8008bcc:	d156      	bne.n	8008c7c <get_sequence_step_timeout+0x1b0>

		VL53L0X_GetSequenceStepEnables(Dev, &SchedulerSequenceSteps);
 8008bce:	f107 0314 	add.w	r3, r7, #20
 8008bd2:	4619      	mov	r1, r3
 8008bd4:	68f8      	ldr	r0, [r7, #12]
 8008bd6:	f7fd faf3 	bl	80061c0 <VL53L0X_GetSequenceStepEnables>
		PreRangeTimeOutMClks = 0;
 8008bda:	2300      	movs	r3, #0
 8008bdc:	84fb      	strh	r3, [r7, #38]	; 0x26

		if (SchedulerSequenceSteps.PreRangeOn) {
 8008bde:	7dfb      	ldrb	r3, [r7, #23]
 8008be0:	2b00      	cmp	r3, #0
 8008be2:	d01d      	beq.n	8008c20 <get_sequence_step_timeout+0x154>
			/* Retrieve PRE-RANGE VCSEL Period */
			Status = VL53L0X_GetVcselPulsePeriod(Dev,
 8008be4:	f107 0321 	add.w	r3, r7, #33	; 0x21
 8008be8:	461a      	mov	r2, r3
 8008bea:	2100      	movs	r1, #0
 8008bec:	68f8      	ldr	r0, [r7, #12]
 8008bee:	f7fd f9dd 	bl	8005fac <VL53L0X_GetVcselPulsePeriod>
 8008bf2:	4603      	mov	r3, r0
 8008bf4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				VL53L0X_VCSEL_PERIOD_PRE_RANGE,
				&CurrentVCSELPulsePeriodPClk);

			/* Retrieve PRE-RANGE Timeout in Macro periods
			 * (MCLKS) */
			if (Status == VL53L0X_ERROR_NONE) {
 8008bf8:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8008bfc:	2b00      	cmp	r3, #0
 8008bfe:	d10f      	bne.n	8008c20 <get_sequence_step_timeout+0x154>
				Status = VL53L0X_RdWord(Dev,
 8008c00:	f107 031e 	add.w	r3, r7, #30
 8008c04:	461a      	mov	r2, r3
 8008c06:	2151      	movs	r1, #81	; 0x51
 8008c08:	68f8      	ldr	r0, [r7, #12]
 8008c0a:	f001 fe66 	bl	800a8da <VL53L0X_RdWord>
 8008c0e:	4603      	mov	r3, r0
 8008c10:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				VL53L0X_REG_PRE_RANGE_CONFIG_TIMEOUT_MACROP_HI,
				&PreRangeEncodedTimeOut);
				PreRangeTimeOutMClks = VL53L0X_decode_timeout(
 8008c14:	8bfb      	ldrh	r3, [r7, #30]
 8008c16:	4618      	mov	r0, r3
 8008c18:	f7ff feed 	bl	80089f6 <VL53L0X_decode_timeout>
 8008c1c:	4603      	mov	r3, r0
 8008c1e:	84fb      	strh	r3, [r7, #38]	; 0x26
						PreRangeEncodedTimeOut);
			}
		}

		if (Status == VL53L0X_ERROR_NONE) {
 8008c20:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8008c24:	2b00      	cmp	r3, #0
 8008c26:	d109      	bne.n	8008c3c <get_sequence_step_timeout+0x170>
			/* Retrieve FINAL-RANGE VCSEL Period */
			Status = VL53L0X_GetVcselPulsePeriod(Dev,
 8008c28:	f107 0321 	add.w	r3, r7, #33	; 0x21
 8008c2c:	461a      	mov	r2, r3
 8008c2e:	2101      	movs	r1, #1
 8008c30:	68f8      	ldr	r0, [r7, #12]
 8008c32:	f7fd f9bb 	bl	8005fac <VL53L0X_GetVcselPulsePeriod>
 8008c36:	4603      	mov	r3, r0
 8008c38:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
					VL53L0X_VCSEL_PERIOD_FINAL_RANGE,
					&CurrentVCSELPulsePeriodPClk);
		}

		/* Retrieve FINAL-RANGE Timeout in Macro periods (MCLKS) */
		if (Status == VL53L0X_ERROR_NONE) {
 8008c3c:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8008c40:	2b00      	cmp	r3, #0
 8008c42:	d10f      	bne.n	8008c64 <get_sequence_step_timeout+0x198>
			Status = VL53L0X_RdWord(Dev,
 8008c44:	f107 031c 	add.w	r3, r7, #28
 8008c48:	461a      	mov	r2, r3
 8008c4a:	2171      	movs	r1, #113	; 0x71
 8008c4c:	68f8      	ldr	r0, [r7, #12]
 8008c4e:	f001 fe44 	bl	800a8da <VL53L0X_RdWord>
 8008c52:	4603      	mov	r3, r0
 8008c54:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				VL53L0X_REG_FINAL_RANGE_CONFIG_TIMEOUT_MACROP_HI,
				&FinalRangeEncodedTimeOut);
			FinalRangeTimeOutMClks = VL53L0X_decode_timeout(
 8008c58:	8bbb      	ldrh	r3, [r7, #28]
 8008c5a:	4618      	mov	r0, r3
 8008c5c:	f7ff fecb 	bl	80089f6 <VL53L0X_decode_timeout>
 8008c60:	4603      	mov	r3, r0
 8008c62:	84bb      	strh	r3, [r7, #36]	; 0x24
					FinalRangeEncodedTimeOut);
		}

		FinalRangeTimeOutMClks -= PreRangeTimeOutMClks;
 8008c64:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8008c66:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8008c68:	1ad3      	subs	r3, r2, r3
 8008c6a:	84bb      	strh	r3, [r7, #36]	; 0x24
		TimeoutMicroSeconds = VL53L0X_calc_timeout_us(Dev,
 8008c6c:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 8008c70:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008c72:	4619      	mov	r1, r3
 8008c74:	68f8      	ldr	r0, [r7, #12]
 8008c76:	f7ff feff 	bl	8008a78 <VL53L0X_calc_timeout_us>
 8008c7a:	62b8      	str	r0, [r7, #40]	; 0x28
						FinalRangeTimeOutMClks,
						CurrentVCSELPulsePeriodPClk);
	}

	*pTimeOutMicroSecs = TimeoutMicroSeconds;
 8008c7c:	687b      	ldr	r3, [r7, #4]
 8008c7e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008c80:	601a      	str	r2, [r3, #0]

	return Status;
 8008c82:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 8008c86:	4618      	mov	r0, r3
 8008c88:	3730      	adds	r7, #48	; 0x30
 8008c8a:	46bd      	mov	sp, r7
 8008c8c:	bd80      	pop	{r7, pc}

08008c8e <set_sequence_step_timeout>:


VL53L0X_Error set_sequence_step_timeout(VL53L0X_DEV Dev,
					VL53L0X_SequenceStepId SequenceStepId,
					uint32_t TimeOutMicroSecs)
{
 8008c8e:	b580      	push	{r7, lr}
 8008c90:	b08a      	sub	sp, #40	; 0x28
 8008c92:	af00      	add	r7, sp, #0
 8008c94:	60f8      	str	r0, [r7, #12]
 8008c96:	460b      	mov	r3, r1
 8008c98:	607a      	str	r2, [r7, #4]
 8008c9a:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8008c9c:	2300      	movs	r3, #0
 8008c9e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	uint16_t MsrcRangeTimeOutMClks;
	uint32_t FinalRangeTimeOutMClks;
	uint16_t FinalRangeEncodedTimeOut;
	VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;

	if ((SequenceStepId == VL53L0X_SEQUENCESTEP_TCC)	 ||
 8008ca2:	7afb      	ldrb	r3, [r7, #11]
 8008ca4:	2b00      	cmp	r3, #0
 8008ca6:	d005      	beq.n	8008cb4 <set_sequence_step_timeout+0x26>
 8008ca8:	7afb      	ldrb	r3, [r7, #11]
 8008caa:	2b01      	cmp	r3, #1
 8008cac:	d002      	beq.n	8008cb4 <set_sequence_step_timeout+0x26>
		(SequenceStepId == VL53L0X_SEQUENCESTEP_DSS)	 ||
 8008cae:	7afb      	ldrb	r3, [r7, #11]
 8008cb0:	2b02      	cmp	r3, #2
 8008cb2:	d138      	bne.n	8008d26 <set_sequence_step_timeout+0x98>
		(SequenceStepId == VL53L0X_SEQUENCESTEP_MSRC)) {

		Status = VL53L0X_GetVcselPulsePeriod(Dev,
 8008cb4:	f107 031b 	add.w	r3, r7, #27
 8008cb8:	461a      	mov	r2, r3
 8008cba:	2100      	movs	r1, #0
 8008cbc:	68f8      	ldr	r0, [r7, #12]
 8008cbe:	f7fd f975 	bl	8005fac <VL53L0X_GetVcselPulsePeriod>
 8008cc2:	4603      	mov	r3, r0
 8008cc4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					VL53L0X_VCSEL_PERIOD_PRE_RANGE,
					&CurrentVCSELPulsePeriodPClk);

		if (Status == VL53L0X_ERROR_NONE) {
 8008cc8:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8008ccc:	2b00      	cmp	r3, #0
 8008cce:	d11a      	bne.n	8008d06 <set_sequence_step_timeout+0x78>
			MsrcRangeTimeOutMClks = VL53L0X_calc_timeout_mclks(Dev,
 8008cd0:	7efb      	ldrb	r3, [r7, #27]
 8008cd2:	461a      	mov	r2, r3
 8008cd4:	6879      	ldr	r1, [r7, #4]
 8008cd6:	68f8      	ldr	r0, [r7, #12]
 8008cd8:	f7ff fea4 	bl	8008a24 <VL53L0X_calc_timeout_mclks>
 8008cdc:	4603      	mov	r3, r0
 8008cde:	83bb      	strh	r3, [r7, #28]
					TimeOutMicroSecs,
					(uint8_t)CurrentVCSELPulsePeriodPClk);

			if (MsrcRangeTimeOutMClks > 256)
 8008ce0:	8bbb      	ldrh	r3, [r7, #28]
 8008ce2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008ce6:	d903      	bls.n	8008cf0 <set_sequence_step_timeout+0x62>
				MsrcEncodedTimeOut = 255;
 8008ce8:	23ff      	movs	r3, #255	; 0xff
 8008cea:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8008cee:	e004      	b.n	8008cfa <set_sequence_step_timeout+0x6c>
			else
				MsrcEncodedTimeOut =
					(uint8_t)MsrcRangeTimeOutMClks - 1;
 8008cf0:	8bbb      	ldrh	r3, [r7, #28]
 8008cf2:	b2db      	uxtb	r3, r3
				MsrcEncodedTimeOut =
 8008cf4:	3b01      	subs	r3, #1
 8008cf6:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8008cfa:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8008cfe:	b29a      	uxth	r2, r3
 8008d00:	68fb      	ldr	r3, [r7, #12]
 8008d02:	f8a3 20d8 	strh.w	r2, [r3, #216]	; 0xd8
				LastEncodedTimeout,
				MsrcEncodedTimeOut);
		}

		if (Status == VL53L0X_ERROR_NONE) {
 8008d06:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8008d0a:	2b00      	cmp	r3, #0
 8008d0c:	f040 80ab 	bne.w	8008e66 <set_sequence_step_timeout+0x1d8>
			Status = VL53L0X_WrByte(Dev,
 8008d10:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8008d14:	461a      	mov	r2, r3
 8008d16:	2146      	movs	r1, #70	; 0x46
 8008d18:	68f8      	ldr	r0, [r7, #12]
 8008d1a:	f001 fd1d 	bl	800a758 <VL53L0X_WrByte>
 8008d1e:	4603      	mov	r3, r0
 8008d20:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		if (Status == VL53L0X_ERROR_NONE) {
 8008d24:	e09f      	b.n	8008e66 <set_sequence_step_timeout+0x1d8>
				VL53L0X_REG_MSRC_CONFIG_TIMEOUT_MACROP,
				MsrcEncodedTimeOut);
		}
	} else {

		if (SequenceStepId == VL53L0X_SEQUENCESTEP_PRE_RANGE) {
 8008d26:	7afb      	ldrb	r3, [r7, #11]
 8008d28:	2b03      	cmp	r3, #3
 8008d2a:	d135      	bne.n	8008d98 <set_sequence_step_timeout+0x10a>

			if (Status == VL53L0X_ERROR_NONE) {
 8008d2c:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8008d30:	2b00      	cmp	r3, #0
 8008d32:	d11b      	bne.n	8008d6c <set_sequence_step_timeout+0xde>
				Status = VL53L0X_GetVcselPulsePeriod(Dev,
 8008d34:	f107 031b 	add.w	r3, r7, #27
 8008d38:	461a      	mov	r2, r3
 8008d3a:	2100      	movs	r1, #0
 8008d3c:	68f8      	ldr	r0, [r7, #12]
 8008d3e:	f7fd f935 	bl	8005fac <VL53L0X_GetVcselPulsePeriod>
 8008d42:	4603      	mov	r3, r0
 8008d44:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
						VL53L0X_VCSEL_PERIOD_PRE_RANGE,
						&CurrentVCSELPulsePeriodPClk);
				PreRangeTimeOutMClks =
					VL53L0X_calc_timeout_mclks(Dev,
 8008d48:	7efb      	ldrb	r3, [r7, #27]
 8008d4a:	461a      	mov	r2, r3
 8008d4c:	6879      	ldr	r1, [r7, #4]
 8008d4e:	68f8      	ldr	r0, [r7, #12]
 8008d50:	f7ff fe68 	bl	8008a24 <VL53L0X_calc_timeout_mclks>
 8008d54:	4603      	mov	r3, r0
				PreRangeTimeOutMClks =
 8008d56:	84bb      	strh	r3, [r7, #36]	; 0x24
					TimeOutMicroSecs,
					(uint8_t)CurrentVCSELPulsePeriodPClk);
				PreRangeEncodedTimeOut = VL53L0X_encode_timeout(
 8008d58:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008d5a:	4618      	mov	r0, r3
 8008d5c:	f7ff fe1f 	bl	800899e <VL53L0X_encode_timeout>
 8008d60:	4603      	mov	r3, r0
 8008d62:	833b      	strh	r3, [r7, #24]
					PreRangeTimeOutMClks);

				VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8008d64:	8b3a      	ldrh	r2, [r7, #24]
 8008d66:	68fb      	ldr	r3, [r7, #12]
 8008d68:	f8a3 20d8 	strh.w	r2, [r3, #216]	; 0xd8
					LastEncodedTimeout,
					PreRangeEncodedTimeOut);
			}

			if (Status == VL53L0X_ERROR_NONE) {
 8008d6c:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8008d70:	2b00      	cmp	r3, #0
 8008d72:	d108      	bne.n	8008d86 <set_sequence_step_timeout+0xf8>
				Status = VL53L0X_WrWord(Dev,
 8008d74:	8b3b      	ldrh	r3, [r7, #24]
 8008d76:	461a      	mov	r2, r3
 8008d78:	2151      	movs	r1, #81	; 0x51
 8008d7a:	68f8      	ldr	r0, [r7, #12]
 8008d7c:	f001 fd0e 	bl	800a79c <VL53L0X_WrWord>
 8008d80:	4603      	mov	r3, r0
 8008d82:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_TIMEOUT_MACROP_HI,
				PreRangeEncodedTimeOut);
			}

			if (Status == VL53L0X_ERROR_NONE) {
 8008d86:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8008d8a:	2b00      	cmp	r3, #0
 8008d8c:	d16b      	bne.n	8008e66 <set_sequence_step_timeout+0x1d8>
				VL53L0X_SETDEVICESPECIFICPARAMETER(
 8008d8e:	68fb      	ldr	r3, [r7, #12]
 8008d90:	687a      	ldr	r2, [r7, #4]
 8008d92:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
 8008d96:	e066      	b.n	8008e66 <set_sequence_step_timeout+0x1d8>
					Dev,
					PreRangeTimeoutMicroSecs,
					TimeOutMicroSecs);
			}
		} else if (SequenceStepId == VL53L0X_SEQUENCESTEP_FINAL_RANGE) {
 8008d98:	7afb      	ldrb	r3, [r7, #11]
 8008d9a:	2b04      	cmp	r3, #4
 8008d9c:	d160      	bne.n	8008e60 <set_sequence_step_timeout+0x1d2>
			 * must be added. To do this both final and pre-range
			 * timeouts must be expressed in macro periods MClks
			 * because they have different vcsel periods.
			 */

			VL53L0X_GetSequenceStepEnables(Dev,
 8008d9e:	f107 0310 	add.w	r3, r7, #16
 8008da2:	4619      	mov	r1, r3
 8008da4:	68f8      	ldr	r0, [r7, #12]
 8008da6:	f7fd fa0b 	bl	80061c0 <VL53L0X_GetSequenceStepEnables>
					&SchedulerSequenceSteps);
			PreRangeTimeOutMClks = 0;
 8008daa:	2300      	movs	r3, #0
 8008dac:	84bb      	strh	r3, [r7, #36]	; 0x24
			if (SchedulerSequenceSteps.PreRangeOn) {
 8008dae:	7cfb      	ldrb	r3, [r7, #19]
 8008db0:	2b00      	cmp	r3, #0
 8008db2:	d01d      	beq.n	8008df0 <set_sequence_step_timeout+0x162>

				/* Retrieve PRE-RANGE VCSEL Period */
				Status = VL53L0X_GetVcselPulsePeriod(Dev,
 8008db4:	f107 031b 	add.w	r3, r7, #27
 8008db8:	461a      	mov	r2, r3
 8008dba:	2100      	movs	r1, #0
 8008dbc:	68f8      	ldr	r0, [r7, #12]
 8008dbe:	f7fd f8f5 	bl	8005fac <VL53L0X_GetVcselPulsePeriod>
 8008dc2:	4603      	mov	r3, r0
 8008dc4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					VL53L0X_VCSEL_PERIOD_PRE_RANGE,
					&CurrentVCSELPulsePeriodPClk);

				/* Retrieve PRE-RANGE Timeout in Macro periods
				 * (MCLKS) */
				if (Status == VL53L0X_ERROR_NONE) {
 8008dc8:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8008dcc:	2b00      	cmp	r3, #0
 8008dce:	d10f      	bne.n	8008df0 <set_sequence_step_timeout+0x162>
					Status = VL53L0X_RdWord(Dev, 0x51,
 8008dd0:	f107 0318 	add.w	r3, r7, #24
 8008dd4:	461a      	mov	r2, r3
 8008dd6:	2151      	movs	r1, #81	; 0x51
 8008dd8:	68f8      	ldr	r0, [r7, #12]
 8008dda:	f001 fd7e 	bl	800a8da <VL53L0X_RdWord>
 8008dde:	4603      	mov	r3, r0
 8008de0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
						&PreRangeEncodedTimeOut);
					PreRangeTimeOutMClks =
						VL53L0X_decode_timeout(
 8008de4:	8b3b      	ldrh	r3, [r7, #24]
 8008de6:	4618      	mov	r0, r3
 8008de8:	f7ff fe05 	bl	80089f6 <VL53L0X_decode_timeout>
 8008dec:	4603      	mov	r3, r0
					PreRangeTimeOutMClks =
 8008dee:	84bb      	strh	r3, [r7, #36]	; 0x24
			}

			/* Calculate FINAL RANGE Timeout in Macro Periods
			 * (MCLKS) and add PRE-RANGE value
			 */
			if (Status == VL53L0X_ERROR_NONE) {
 8008df0:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8008df4:	2b00      	cmp	r3, #0
 8008df6:	d109      	bne.n	8008e0c <set_sequence_step_timeout+0x17e>

				Status = VL53L0X_GetVcselPulsePeriod(Dev,
 8008df8:	f107 031b 	add.w	r3, r7, #27
 8008dfc:	461a      	mov	r2, r3
 8008dfe:	2101      	movs	r1, #1
 8008e00:	68f8      	ldr	r0, [r7, #12]
 8008e02:	f7fd f8d3 	bl	8005fac <VL53L0X_GetVcselPulsePeriod>
 8008e06:	4603      	mov	r3, r0
 8008e08:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
						VL53L0X_VCSEL_PERIOD_FINAL_RANGE,
						&CurrentVCSELPulsePeriodPClk);
			}
			if (Status == VL53L0X_ERROR_NONE) {
 8008e0c:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8008e10:	2b00      	cmp	r3, #0
 8008e12:	d128      	bne.n	8008e66 <set_sequence_step_timeout+0x1d8>

				FinalRangeTimeOutMClks =
					VL53L0X_calc_timeout_mclks(Dev,
 8008e14:	7efb      	ldrb	r3, [r7, #27]
				FinalRangeTimeOutMClks =
 8008e16:	461a      	mov	r2, r3
 8008e18:	6879      	ldr	r1, [r7, #4]
 8008e1a:	68f8      	ldr	r0, [r7, #12]
 8008e1c:	f7ff fe02 	bl	8008a24 <VL53L0X_calc_timeout_mclks>
 8008e20:	6238      	str	r0, [r7, #32]
					TimeOutMicroSecs,
					(uint8_t) CurrentVCSELPulsePeriodPClk);

				FinalRangeTimeOutMClks += PreRangeTimeOutMClks;
 8008e22:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008e24:	6a3a      	ldr	r2, [r7, #32]
 8008e26:	4413      	add	r3, r2
 8008e28:	623b      	str	r3, [r7, #32]

				FinalRangeEncodedTimeOut =
 8008e2a:	6a38      	ldr	r0, [r7, #32]
 8008e2c:	f7ff fdb7 	bl	800899e <VL53L0X_encode_timeout>
 8008e30:	4603      	mov	r3, r0
 8008e32:	83fb      	strh	r3, [r7, #30]
				VL53L0X_encode_timeout(FinalRangeTimeOutMClks);

				if (Status == VL53L0X_ERROR_NONE) {
 8008e34:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8008e38:	2b00      	cmp	r3, #0
 8008e3a:	d108      	bne.n	8008e4e <set_sequence_step_timeout+0x1c0>
					Status = VL53L0X_WrWord(Dev, 0x71,
 8008e3c:	8bfb      	ldrh	r3, [r7, #30]
 8008e3e:	461a      	mov	r2, r3
 8008e40:	2171      	movs	r1, #113	; 0x71
 8008e42:	68f8      	ldr	r0, [r7, #12]
 8008e44:	f001 fcaa 	bl	800a79c <VL53L0X_WrWord>
 8008e48:	4603      	mov	r3, r0
 8008e4a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					FinalRangeEncodedTimeOut);
				}

				if (Status == VL53L0X_ERROR_NONE) {
 8008e4e:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8008e52:	2b00      	cmp	r3, #0
 8008e54:	d107      	bne.n	8008e66 <set_sequence_step_timeout+0x1d8>
					VL53L0X_SETDEVICESPECIFICPARAMETER(
 8008e56:	68fb      	ldr	r3, [r7, #12]
 8008e58:	687a      	ldr	r2, [r7, #4]
 8008e5a:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc
 8008e5e:	e002      	b.n	8008e66 <set_sequence_step_timeout+0x1d8>
						FinalRangeTimeoutMicroSecs,
						TimeOutMicroSecs);
				}
			}
		} else
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 8008e60:	23fc      	movs	r3, #252	; 0xfc
 8008e62:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	}
	return Status;
 8008e66:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 8008e6a:	4618      	mov	r0, r3
 8008e6c:	3728      	adds	r7, #40	; 0x28
 8008e6e:	46bd      	mov	sp, r7
 8008e70:	bd80      	pop	{r7, pc}

08008e72 <VL53L0X_set_vcsel_pulse_period>:

VL53L0X_Error VL53L0X_set_vcsel_pulse_period(VL53L0X_DEV Dev,
	VL53L0X_VcselPeriod VcselPeriodType, uint8_t VCSELPulsePeriodPCLK)
{
 8008e72:	b580      	push	{r7, lr}
 8008e74:	b08a      	sub	sp, #40	; 0x28
 8008e76:	af00      	add	r7, sp, #0
 8008e78:	6078      	str	r0, [r7, #4]
 8008e7a:	460b      	mov	r3, r1
 8008e7c:	70fb      	strb	r3, [r7, #3]
 8008e7e:	4613      	mov	r3, r2
 8008e80:	70bb      	strb	r3, [r7, #2]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8008e82:	2300      	movs	r3, #0
 8008e84:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	uint8_t vcsel_period_reg;
	uint8_t MinPreVcselPeriodPCLK = 12;
 8008e88:	230c      	movs	r3, #12
 8008e8a:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	uint8_t MaxPreVcselPeriodPCLK = 18;
 8008e8e:	2312      	movs	r3, #18
 8008e90:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
	uint8_t MinFinalVcselPeriodPCLK = 8;
 8008e94:	2308      	movs	r3, #8
 8008e96:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
	uint8_t MaxFinalVcselPeriodPCLK = 14;
 8008e9a:	230e      	movs	r3, #14
 8008e9c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
	uint32_t MeasurementTimingBudgetMicroSeconds;
	uint32_t FinalRangeTimeoutMicroSeconds;
	uint32_t PreRangeTimeoutMicroSeconds;
	uint32_t MsrcTimeoutMicroSeconds;
	uint8_t PhaseCalInt = 0;
 8008ea0:	2300      	movs	r3, #0
 8008ea2:	73fb      	strb	r3, [r7, #15]

	/* Check if valid clock period requested */

	if ((VCSELPulsePeriodPCLK % 2) != 0) {
 8008ea4:	78bb      	ldrb	r3, [r7, #2]
 8008ea6:	f003 0301 	and.w	r3, r3, #1
 8008eaa:	b2db      	uxtb	r3, r3
 8008eac:	2b00      	cmp	r3, #0
 8008eae:	d003      	beq.n	8008eb8 <VL53L0X_set_vcsel_pulse_period+0x46>
		/* Value must be an even number */
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 8008eb0:	23fc      	movs	r3, #252	; 0xfc
 8008eb2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8008eb6:	e020      	b.n	8008efa <VL53L0X_set_vcsel_pulse_period+0x88>
	} else if (VcselPeriodType == VL53L0X_VCSEL_PERIOD_PRE_RANGE &&
 8008eb8:	78fb      	ldrb	r3, [r7, #3]
 8008eba:	2b00      	cmp	r3, #0
 8008ebc:	d10d      	bne.n	8008eda <VL53L0X_set_vcsel_pulse_period+0x68>
 8008ebe:	78ba      	ldrb	r2, [r7, #2]
 8008ec0:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8008ec4:	429a      	cmp	r2, r3
 8008ec6:	d304      	bcc.n	8008ed2 <VL53L0X_set_vcsel_pulse_period+0x60>
		(VCSELPulsePeriodPCLK < MinPreVcselPeriodPCLK ||
 8008ec8:	78ba      	ldrb	r2, [r7, #2]
 8008eca:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8008ece:	429a      	cmp	r2, r3
 8008ed0:	d903      	bls.n	8008eda <VL53L0X_set_vcsel_pulse_period+0x68>
		VCSELPulsePeriodPCLK > MaxPreVcselPeriodPCLK)) {
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 8008ed2:	23fc      	movs	r3, #252	; 0xfc
 8008ed4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8008ed8:	e00f      	b.n	8008efa <VL53L0X_set_vcsel_pulse_period+0x88>
	} else if (VcselPeriodType == VL53L0X_VCSEL_PERIOD_FINAL_RANGE &&
 8008eda:	78fb      	ldrb	r3, [r7, #3]
 8008edc:	2b01      	cmp	r3, #1
 8008ede:	d10c      	bne.n	8008efa <VL53L0X_set_vcsel_pulse_period+0x88>
 8008ee0:	78ba      	ldrb	r2, [r7, #2]
 8008ee2:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8008ee6:	429a      	cmp	r2, r3
 8008ee8:	d304      	bcc.n	8008ef4 <VL53L0X_set_vcsel_pulse_period+0x82>
		(VCSELPulsePeriodPCLK < MinFinalVcselPeriodPCLK ||
 8008eea:	78ba      	ldrb	r2, [r7, #2]
 8008eec:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8008ef0:	429a      	cmp	r2, r3
 8008ef2:	d902      	bls.n	8008efa <VL53L0X_set_vcsel_pulse_period+0x88>
		 VCSELPulsePeriodPCLK > MaxFinalVcselPeriodPCLK)) {

		Status = VL53L0X_ERROR_INVALID_PARAMS;
 8008ef4:	23fc      	movs	r3, #252	; 0xfc
 8008ef6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	}

	/* Apply specific settings for the requested clock period */

	if (Status != VL53L0X_ERROR_NONE)
 8008efa:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8008efe:	2b00      	cmp	r3, #0
 8008f00:	d002      	beq.n	8008f08 <VL53L0X_set_vcsel_pulse_period+0x96>
		return Status;
 8008f02:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8008f06:	e237      	b.n	8009378 <VL53L0X_set_vcsel_pulse_period+0x506>


	if (VcselPeriodType == VL53L0X_VCSEL_PERIOD_PRE_RANGE) {
 8008f08:	78fb      	ldrb	r3, [r7, #3]
 8008f0a:	2b00      	cmp	r3, #0
 8008f0c:	d150      	bne.n	8008fb0 <VL53L0X_set_vcsel_pulse_period+0x13e>

		/* Set phase check limits */
		if (VCSELPulsePeriodPCLK == 12) {
 8008f0e:	78bb      	ldrb	r3, [r7, #2]
 8008f10:	2b0c      	cmp	r3, #12
 8008f12:	d110      	bne.n	8008f36 <VL53L0X_set_vcsel_pulse_period+0xc4>

			Status = VL53L0X_WrByte(Dev,
 8008f14:	2218      	movs	r2, #24
 8008f16:	2157      	movs	r1, #87	; 0x57
 8008f18:	6878      	ldr	r0, [r7, #4]
 8008f1a:	f001 fc1d 	bl	800a758 <VL53L0X_WrByte>
 8008f1e:	4603      	mov	r3, r0
 8008f20:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x18);
			Status = VL53L0X_WrByte(Dev,
 8008f24:	2208      	movs	r2, #8
 8008f26:	2156      	movs	r1, #86	; 0x56
 8008f28:	6878      	ldr	r0, [r7, #4]
 8008f2a:	f001 fc15 	bl	800a758 <VL53L0X_WrByte>
 8008f2e:	4603      	mov	r3, r0
 8008f30:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8008f34:	e17f      	b.n	8009236 <VL53L0X_set_vcsel_pulse_period+0x3c4>
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);
		} else if (VCSELPulsePeriodPCLK == 14) {
 8008f36:	78bb      	ldrb	r3, [r7, #2]
 8008f38:	2b0e      	cmp	r3, #14
 8008f3a:	d110      	bne.n	8008f5e <VL53L0X_set_vcsel_pulse_period+0xec>

			Status = VL53L0X_WrByte(Dev,
 8008f3c:	2230      	movs	r2, #48	; 0x30
 8008f3e:	2157      	movs	r1, #87	; 0x57
 8008f40:	6878      	ldr	r0, [r7, #4]
 8008f42:	f001 fc09 	bl	800a758 <VL53L0X_WrByte>
 8008f46:	4603      	mov	r3, r0
 8008f48:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x30);
			Status = VL53L0X_WrByte(Dev,
 8008f4c:	2208      	movs	r2, #8
 8008f4e:	2156      	movs	r1, #86	; 0x56
 8008f50:	6878      	ldr	r0, [r7, #4]
 8008f52:	f001 fc01 	bl	800a758 <VL53L0X_WrByte>
 8008f56:	4603      	mov	r3, r0
 8008f58:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8008f5c:	e16b      	b.n	8009236 <VL53L0X_set_vcsel_pulse_period+0x3c4>
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);
		} else if (VCSELPulsePeriodPCLK == 16) {
 8008f5e:	78bb      	ldrb	r3, [r7, #2]
 8008f60:	2b10      	cmp	r3, #16
 8008f62:	d110      	bne.n	8008f86 <VL53L0X_set_vcsel_pulse_period+0x114>

			Status = VL53L0X_WrByte(Dev,
 8008f64:	2240      	movs	r2, #64	; 0x40
 8008f66:	2157      	movs	r1, #87	; 0x57
 8008f68:	6878      	ldr	r0, [r7, #4]
 8008f6a:	f001 fbf5 	bl	800a758 <VL53L0X_WrByte>
 8008f6e:	4603      	mov	r3, r0
 8008f70:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x40);
			Status = VL53L0X_WrByte(Dev,
 8008f74:	2208      	movs	r2, #8
 8008f76:	2156      	movs	r1, #86	; 0x56
 8008f78:	6878      	ldr	r0, [r7, #4]
 8008f7a:	f001 fbed 	bl	800a758 <VL53L0X_WrByte>
 8008f7e:	4603      	mov	r3, r0
 8008f80:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8008f84:	e157      	b.n	8009236 <VL53L0X_set_vcsel_pulse_period+0x3c4>
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);
		} else if (VCSELPulsePeriodPCLK == 18) {
 8008f86:	78bb      	ldrb	r3, [r7, #2]
 8008f88:	2b12      	cmp	r3, #18
 8008f8a:	f040 8154 	bne.w	8009236 <VL53L0X_set_vcsel_pulse_period+0x3c4>

			Status = VL53L0X_WrByte(Dev,
 8008f8e:	2250      	movs	r2, #80	; 0x50
 8008f90:	2157      	movs	r1, #87	; 0x57
 8008f92:	6878      	ldr	r0, [r7, #4]
 8008f94:	f001 fbe0 	bl	800a758 <VL53L0X_WrByte>
 8008f98:	4603      	mov	r3, r0
 8008f9a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x50);
			Status = VL53L0X_WrByte(Dev,
 8008f9e:	2208      	movs	r2, #8
 8008fa0:	2156      	movs	r1, #86	; 0x56
 8008fa2:	6878      	ldr	r0, [r7, #4]
 8008fa4:	f001 fbd8 	bl	800a758 <VL53L0X_WrByte>
 8008fa8:	4603      	mov	r3, r0
 8008faa:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8008fae:	e142      	b.n	8009236 <VL53L0X_set_vcsel_pulse_period+0x3c4>
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);
		}
	} else if (VcselPeriodType == VL53L0X_VCSEL_PERIOD_FINAL_RANGE) {
 8008fb0:	78fb      	ldrb	r3, [r7, #3]
 8008fb2:	2b01      	cmp	r3, #1
 8008fb4:	f040 813f 	bne.w	8009236 <VL53L0X_set_vcsel_pulse_period+0x3c4>

		if (VCSELPulsePeriodPCLK == 8) {
 8008fb8:	78bb      	ldrb	r3, [r7, #2]
 8008fba:	2b08      	cmp	r3, #8
 8008fbc:	d14c      	bne.n	8009058 <VL53L0X_set_vcsel_pulse_period+0x1e6>

			Status = VL53L0X_WrByte(Dev,
 8008fbe:	2210      	movs	r2, #16
 8008fc0:	2148      	movs	r1, #72	; 0x48
 8008fc2:	6878      	ldr	r0, [r7, #4]
 8008fc4:	f001 fbc8 	bl	800a758 <VL53L0X_WrByte>
 8008fc8:	4603      	mov	r3, r0
 8008fca:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x10);
			Status = VL53L0X_WrByte(Dev,
 8008fce:	2208      	movs	r2, #8
 8008fd0:	2147      	movs	r1, #71	; 0x47
 8008fd2:	6878      	ldr	r0, [r7, #4]
 8008fd4:	f001 fbc0 	bl	800a758 <VL53L0X_WrByte>
 8008fd8:	4603      	mov	r3, r0
 8008fda:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);

			Status |= VL53L0X_WrByte(Dev,
 8008fde:	2202      	movs	r2, #2
 8008fe0:	2132      	movs	r1, #50	; 0x32
 8008fe2:	6878      	ldr	r0, [r7, #4]
 8008fe4:	f001 fbb8 	bl	800a758 <VL53L0X_WrByte>
 8008fe8:	4603      	mov	r3, r0
 8008fea:	461a      	mov	r2, r3
 8008fec:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8008ff0:	4313      	orrs	r3, r2
 8008ff2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_GLOBAL_CONFIG_VCSEL_WIDTH, 0x02);
			Status |= VL53L0X_WrByte(Dev,
 8008ff6:	220c      	movs	r2, #12
 8008ff8:	2130      	movs	r1, #48	; 0x30
 8008ffa:	6878      	ldr	r0, [r7, #4]
 8008ffc:	f001 fbac 	bl	800a758 <VL53L0X_WrByte>
 8009000:	4603      	mov	r3, r0
 8009002:	461a      	mov	r2, r3
 8009004:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009008:	4313      	orrs	r3, r2
 800900a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_ALGO_PHASECAL_CONFIG_TIMEOUT, 0x0C);

			Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 800900e:	2201      	movs	r2, #1
 8009010:	21ff      	movs	r1, #255	; 0xff
 8009012:	6878      	ldr	r0, [r7, #4]
 8009014:	f001 fba0 	bl	800a758 <VL53L0X_WrByte>
 8009018:	4603      	mov	r3, r0
 800901a:	461a      	mov	r2, r3
 800901c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009020:	4313      	orrs	r3, r2
 8009022:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			Status |= VL53L0X_WrByte(Dev,
 8009026:	2230      	movs	r2, #48	; 0x30
 8009028:	2130      	movs	r1, #48	; 0x30
 800902a:	6878      	ldr	r0, [r7, #4]
 800902c:	f001 fb94 	bl	800a758 <VL53L0X_WrByte>
 8009030:	4603      	mov	r3, r0
 8009032:	461a      	mov	r2, r3
 8009034:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009038:	4313      	orrs	r3, r2
 800903a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_ALGO_PHASECAL_LIM,
				0x30);
			Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 800903e:	2200      	movs	r2, #0
 8009040:	21ff      	movs	r1, #255	; 0xff
 8009042:	6878      	ldr	r0, [r7, #4]
 8009044:	f001 fb88 	bl	800a758 <VL53L0X_WrByte>
 8009048:	4603      	mov	r3, r0
 800904a:	461a      	mov	r2, r3
 800904c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009050:	4313      	orrs	r3, r2
 8009052:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8009056:	e0ee      	b.n	8009236 <VL53L0X_set_vcsel_pulse_period+0x3c4>
		} else if (VCSELPulsePeriodPCLK == 10) {
 8009058:	78bb      	ldrb	r3, [r7, #2]
 800905a:	2b0a      	cmp	r3, #10
 800905c:	d14c      	bne.n	80090f8 <VL53L0X_set_vcsel_pulse_period+0x286>

			Status = VL53L0X_WrByte(Dev,
 800905e:	2228      	movs	r2, #40	; 0x28
 8009060:	2148      	movs	r1, #72	; 0x48
 8009062:	6878      	ldr	r0, [r7, #4]
 8009064:	f001 fb78 	bl	800a758 <VL53L0X_WrByte>
 8009068:	4603      	mov	r3, r0
 800906a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x28);
			Status = VL53L0X_WrByte(Dev,
 800906e:	2208      	movs	r2, #8
 8009070:	2147      	movs	r1, #71	; 0x47
 8009072:	6878      	ldr	r0, [r7, #4]
 8009074:	f001 fb70 	bl	800a758 <VL53L0X_WrByte>
 8009078:	4603      	mov	r3, r0
 800907a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);

			Status |= VL53L0X_WrByte(Dev,
 800907e:	2203      	movs	r2, #3
 8009080:	2132      	movs	r1, #50	; 0x32
 8009082:	6878      	ldr	r0, [r7, #4]
 8009084:	f001 fb68 	bl	800a758 <VL53L0X_WrByte>
 8009088:	4603      	mov	r3, r0
 800908a:	461a      	mov	r2, r3
 800908c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009090:	4313      	orrs	r3, r2
 8009092:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_GLOBAL_CONFIG_VCSEL_WIDTH, 0x03);
			Status |= VL53L0X_WrByte(Dev,
 8009096:	2209      	movs	r2, #9
 8009098:	2130      	movs	r1, #48	; 0x30
 800909a:	6878      	ldr	r0, [r7, #4]
 800909c:	f001 fb5c 	bl	800a758 <VL53L0X_WrByte>
 80090a0:	4603      	mov	r3, r0
 80090a2:	461a      	mov	r2, r3
 80090a4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80090a8:	4313      	orrs	r3, r2
 80090aa:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_ALGO_PHASECAL_CONFIG_TIMEOUT, 0x09);

			Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 80090ae:	2201      	movs	r2, #1
 80090b0:	21ff      	movs	r1, #255	; 0xff
 80090b2:	6878      	ldr	r0, [r7, #4]
 80090b4:	f001 fb50 	bl	800a758 <VL53L0X_WrByte>
 80090b8:	4603      	mov	r3, r0
 80090ba:	461a      	mov	r2, r3
 80090bc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80090c0:	4313      	orrs	r3, r2
 80090c2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			Status |= VL53L0X_WrByte(Dev,
 80090c6:	2220      	movs	r2, #32
 80090c8:	2130      	movs	r1, #48	; 0x30
 80090ca:	6878      	ldr	r0, [r7, #4]
 80090cc:	f001 fb44 	bl	800a758 <VL53L0X_WrByte>
 80090d0:	4603      	mov	r3, r0
 80090d2:	461a      	mov	r2, r3
 80090d4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80090d8:	4313      	orrs	r3, r2
 80090da:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_ALGO_PHASECAL_LIM,
				0x20);
			Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 80090de:	2200      	movs	r2, #0
 80090e0:	21ff      	movs	r1, #255	; 0xff
 80090e2:	6878      	ldr	r0, [r7, #4]
 80090e4:	f001 fb38 	bl	800a758 <VL53L0X_WrByte>
 80090e8:	4603      	mov	r3, r0
 80090ea:	461a      	mov	r2, r3
 80090ec:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80090f0:	4313      	orrs	r3, r2
 80090f2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80090f6:	e09e      	b.n	8009236 <VL53L0X_set_vcsel_pulse_period+0x3c4>
		} else if (VCSELPulsePeriodPCLK == 12) {
 80090f8:	78bb      	ldrb	r3, [r7, #2]
 80090fa:	2b0c      	cmp	r3, #12
 80090fc:	d14c      	bne.n	8009198 <VL53L0X_set_vcsel_pulse_period+0x326>

			Status = VL53L0X_WrByte(Dev,
 80090fe:	2238      	movs	r2, #56	; 0x38
 8009100:	2148      	movs	r1, #72	; 0x48
 8009102:	6878      	ldr	r0, [r7, #4]
 8009104:	f001 fb28 	bl	800a758 <VL53L0X_WrByte>
 8009108:	4603      	mov	r3, r0
 800910a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x38);
			Status = VL53L0X_WrByte(Dev,
 800910e:	2208      	movs	r2, #8
 8009110:	2147      	movs	r1, #71	; 0x47
 8009112:	6878      	ldr	r0, [r7, #4]
 8009114:	f001 fb20 	bl	800a758 <VL53L0X_WrByte>
 8009118:	4603      	mov	r3, r0
 800911a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);

			Status |= VL53L0X_WrByte(Dev,
 800911e:	2203      	movs	r2, #3
 8009120:	2132      	movs	r1, #50	; 0x32
 8009122:	6878      	ldr	r0, [r7, #4]
 8009124:	f001 fb18 	bl	800a758 <VL53L0X_WrByte>
 8009128:	4603      	mov	r3, r0
 800912a:	461a      	mov	r2, r3
 800912c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009130:	4313      	orrs	r3, r2
 8009132:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_GLOBAL_CONFIG_VCSEL_WIDTH, 0x03);
			Status |= VL53L0X_WrByte(Dev,
 8009136:	2208      	movs	r2, #8
 8009138:	2130      	movs	r1, #48	; 0x30
 800913a:	6878      	ldr	r0, [r7, #4]
 800913c:	f001 fb0c 	bl	800a758 <VL53L0X_WrByte>
 8009140:	4603      	mov	r3, r0
 8009142:	461a      	mov	r2, r3
 8009144:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009148:	4313      	orrs	r3, r2
 800914a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_ALGO_PHASECAL_CONFIG_TIMEOUT, 0x08);

			Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 800914e:	2201      	movs	r2, #1
 8009150:	21ff      	movs	r1, #255	; 0xff
 8009152:	6878      	ldr	r0, [r7, #4]
 8009154:	f001 fb00 	bl	800a758 <VL53L0X_WrByte>
 8009158:	4603      	mov	r3, r0
 800915a:	461a      	mov	r2, r3
 800915c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009160:	4313      	orrs	r3, r2
 8009162:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			Status |= VL53L0X_WrByte(Dev,
 8009166:	2220      	movs	r2, #32
 8009168:	2130      	movs	r1, #48	; 0x30
 800916a:	6878      	ldr	r0, [r7, #4]
 800916c:	f001 faf4 	bl	800a758 <VL53L0X_WrByte>
 8009170:	4603      	mov	r3, r0
 8009172:	461a      	mov	r2, r3
 8009174:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009178:	4313      	orrs	r3, r2
 800917a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_ALGO_PHASECAL_LIM,
				0x20);
			Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 800917e:	2200      	movs	r2, #0
 8009180:	21ff      	movs	r1, #255	; 0xff
 8009182:	6878      	ldr	r0, [r7, #4]
 8009184:	f001 fae8 	bl	800a758 <VL53L0X_WrByte>
 8009188:	4603      	mov	r3, r0
 800918a:	461a      	mov	r2, r3
 800918c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009190:	4313      	orrs	r3, r2
 8009192:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8009196:	e04e      	b.n	8009236 <VL53L0X_set_vcsel_pulse_period+0x3c4>
		} else if (VCSELPulsePeriodPCLK == 14) {
 8009198:	78bb      	ldrb	r3, [r7, #2]
 800919a:	2b0e      	cmp	r3, #14
 800919c:	d14b      	bne.n	8009236 <VL53L0X_set_vcsel_pulse_period+0x3c4>

			Status = VL53L0X_WrByte(Dev,
 800919e:	2248      	movs	r2, #72	; 0x48
 80091a0:	2148      	movs	r1, #72	; 0x48
 80091a2:	6878      	ldr	r0, [r7, #4]
 80091a4:	f001 fad8 	bl	800a758 <VL53L0X_WrByte>
 80091a8:	4603      	mov	r3, r0
 80091aa:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x048);
			Status = VL53L0X_WrByte(Dev,
 80091ae:	2208      	movs	r2, #8
 80091b0:	2147      	movs	r1, #71	; 0x47
 80091b2:	6878      	ldr	r0, [r7, #4]
 80091b4:	f001 fad0 	bl	800a758 <VL53L0X_WrByte>
 80091b8:	4603      	mov	r3, r0
 80091ba:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);

			Status |= VL53L0X_WrByte(Dev,
 80091be:	2203      	movs	r2, #3
 80091c0:	2132      	movs	r1, #50	; 0x32
 80091c2:	6878      	ldr	r0, [r7, #4]
 80091c4:	f001 fac8 	bl	800a758 <VL53L0X_WrByte>
 80091c8:	4603      	mov	r3, r0
 80091ca:	461a      	mov	r2, r3
 80091cc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80091d0:	4313      	orrs	r3, r2
 80091d2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_GLOBAL_CONFIG_VCSEL_WIDTH, 0x03);
			Status |= VL53L0X_WrByte(Dev,
 80091d6:	2207      	movs	r2, #7
 80091d8:	2130      	movs	r1, #48	; 0x30
 80091da:	6878      	ldr	r0, [r7, #4]
 80091dc:	f001 fabc 	bl	800a758 <VL53L0X_WrByte>
 80091e0:	4603      	mov	r3, r0
 80091e2:	461a      	mov	r2, r3
 80091e4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80091e8:	4313      	orrs	r3, r2
 80091ea:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_ALGO_PHASECAL_CONFIG_TIMEOUT, 0x07);

			Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 80091ee:	2201      	movs	r2, #1
 80091f0:	21ff      	movs	r1, #255	; 0xff
 80091f2:	6878      	ldr	r0, [r7, #4]
 80091f4:	f001 fab0 	bl	800a758 <VL53L0X_WrByte>
 80091f8:	4603      	mov	r3, r0
 80091fa:	461a      	mov	r2, r3
 80091fc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009200:	4313      	orrs	r3, r2
 8009202:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			Status |= VL53L0X_WrByte(Dev,
 8009206:	2220      	movs	r2, #32
 8009208:	2130      	movs	r1, #48	; 0x30
 800920a:	6878      	ldr	r0, [r7, #4]
 800920c:	f001 faa4 	bl	800a758 <VL53L0X_WrByte>
 8009210:	4603      	mov	r3, r0
 8009212:	461a      	mov	r2, r3
 8009214:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009218:	4313      	orrs	r3, r2
 800921a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_ALGO_PHASECAL_LIM,
				0x20);
			Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 800921e:	2200      	movs	r2, #0
 8009220:	21ff      	movs	r1, #255	; 0xff
 8009222:	6878      	ldr	r0, [r7, #4]
 8009224:	f001 fa98 	bl	800a758 <VL53L0X_WrByte>
 8009228:	4603      	mov	r3, r0
 800922a:	461a      	mov	r2, r3
 800922c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009230:	4313      	orrs	r3, r2
 8009232:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	}


	/* Re-calculate and apply timeouts, in macro periods */

	if (Status == VL53L0X_ERROR_NONE) {
 8009236:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800923a:	2b00      	cmp	r3, #0
 800923c:	d17e      	bne.n	800933c <VL53L0X_set_vcsel_pulse_period+0x4ca>
		vcsel_period_reg = VL53L0X_encode_vcsel_period((uint8_t)
 800923e:	78bb      	ldrb	r3, [r7, #2]
 8009240:	4618      	mov	r0, r3
 8009242:	f7fe fe38 	bl	8007eb6 <VL53L0X_encode_vcsel_period>
 8009246:	4603      	mov	r3, r0
 8009248:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
		* using the new VCSEL period.
		*
		* For the MSRC timeout, the same applies - this timeout being
		* dependant on the pre-range vcsel period.
		*/
		switch (VcselPeriodType) {
 800924c:	78fb      	ldrb	r3, [r7, #3]
 800924e:	2b00      	cmp	r3, #0
 8009250:	d002      	beq.n	8009258 <VL53L0X_set_vcsel_pulse_period+0x3e6>
 8009252:	2b01      	cmp	r3, #1
 8009254:	d045      	beq.n	80092e2 <VL53L0X_set_vcsel_pulse_period+0x470>
 8009256:	e06e      	b.n	8009336 <VL53L0X_set_vcsel_pulse_period+0x4c4>
		case VL53L0X_VCSEL_PERIOD_PRE_RANGE:
			Status = get_sequence_step_timeout(Dev,
 8009258:	f107 0314 	add.w	r3, r7, #20
 800925c:	461a      	mov	r2, r3
 800925e:	2103      	movs	r1, #3
 8009260:	6878      	ldr	r0, [r7, #4]
 8009262:	f7ff fc33 	bl	8008acc <get_sequence_step_timeout>
 8009266:	4603      	mov	r3, r0
 8009268:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_SEQUENCESTEP_PRE_RANGE,
				&PreRangeTimeoutMicroSeconds);

			if (Status == VL53L0X_ERROR_NONE)
 800926c:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8009270:	2b00      	cmp	r3, #0
 8009272:	d109      	bne.n	8009288 <VL53L0X_set_vcsel_pulse_period+0x416>
				Status = get_sequence_step_timeout(Dev,
 8009274:	f107 0310 	add.w	r3, r7, #16
 8009278:	461a      	mov	r2, r3
 800927a:	2102      	movs	r1, #2
 800927c:	6878      	ldr	r0, [r7, #4]
 800927e:	f7ff fc25 	bl	8008acc <get_sequence_step_timeout>
 8009282:	4603      	mov	r3, r0
 8009284:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					VL53L0X_SEQUENCESTEP_MSRC,
					&MsrcTimeoutMicroSeconds);

			if (Status == VL53L0X_ERROR_NONE)
 8009288:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800928c:	2b00      	cmp	r3, #0
 800928e:	d109      	bne.n	80092a4 <VL53L0X_set_vcsel_pulse_period+0x432>
				Status = VL53L0X_WrByte(Dev,
 8009290:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8009294:	461a      	mov	r2, r3
 8009296:	2150      	movs	r1, #80	; 0x50
 8009298:	6878      	ldr	r0, [r7, #4]
 800929a:	f001 fa5d 	bl	800a758 <VL53L0X_WrByte>
 800929e:	4603      	mov	r3, r0
 80092a0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_VCSEL_PERIOD,
					vcsel_period_reg);


			if (Status == VL53L0X_ERROR_NONE)
 80092a4:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80092a8:	2b00      	cmp	r3, #0
 80092aa:	d108      	bne.n	80092be <VL53L0X_set_vcsel_pulse_period+0x44c>
				Status = set_sequence_step_timeout(Dev,
 80092ac:	697b      	ldr	r3, [r7, #20]
 80092ae:	461a      	mov	r2, r3
 80092b0:	2103      	movs	r1, #3
 80092b2:	6878      	ldr	r0, [r7, #4]
 80092b4:	f7ff fceb 	bl	8008c8e <set_sequence_step_timeout>
 80092b8:	4603      	mov	r3, r0
 80092ba:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					VL53L0X_SEQUENCESTEP_PRE_RANGE,
					PreRangeTimeoutMicroSeconds);


			if (Status == VL53L0X_ERROR_NONE)
 80092be:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80092c2:	2b00      	cmp	r3, #0
 80092c4:	d108      	bne.n	80092d8 <VL53L0X_set_vcsel_pulse_period+0x466>
				Status = set_sequence_step_timeout(Dev,
 80092c6:	693b      	ldr	r3, [r7, #16]
 80092c8:	461a      	mov	r2, r3
 80092ca:	2102      	movs	r1, #2
 80092cc:	6878      	ldr	r0, [r7, #4]
 80092ce:	f7ff fcde 	bl	8008c8e <set_sequence_step_timeout>
 80092d2:	4603      	mov	r3, r0
 80092d4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					VL53L0X_SEQUENCESTEP_MSRC,
					MsrcTimeoutMicroSeconds);

			VL53L0X_SETDEVICESPECIFICPARAMETER(
 80092d8:	687b      	ldr	r3, [r7, #4]
 80092da:	78ba      	ldrb	r2, [r7, #2]
 80092dc:	f883 20e8 	strb.w	r2, [r3, #232]	; 0xe8
				Dev,
				PreRangeVcselPulsePeriod,
				VCSELPulsePeriodPCLK);
			break;
 80092e0:	e02c      	b.n	800933c <VL53L0X_set_vcsel_pulse_period+0x4ca>
		case VL53L0X_VCSEL_PERIOD_FINAL_RANGE:
			Status = get_sequence_step_timeout(Dev,
 80092e2:	f107 0318 	add.w	r3, r7, #24
 80092e6:	461a      	mov	r2, r3
 80092e8:	2104      	movs	r1, #4
 80092ea:	6878      	ldr	r0, [r7, #4]
 80092ec:	f7ff fbee 	bl	8008acc <get_sequence_step_timeout>
 80092f0:	4603      	mov	r3, r0
 80092f2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_SEQUENCESTEP_FINAL_RANGE,
				&FinalRangeTimeoutMicroSeconds);

			if (Status == VL53L0X_ERROR_NONE)
 80092f6:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80092fa:	2b00      	cmp	r3, #0
 80092fc:	d109      	bne.n	8009312 <VL53L0X_set_vcsel_pulse_period+0x4a0>
				Status = VL53L0X_WrByte(Dev,
 80092fe:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8009302:	461a      	mov	r2, r3
 8009304:	2170      	movs	r1, #112	; 0x70
 8009306:	6878      	ldr	r0, [r7, #4]
 8009308:	f001 fa26 	bl	800a758 <VL53L0X_WrByte>
 800930c:	4603      	mov	r3, r0
 800930e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VCSEL_PERIOD,
					vcsel_period_reg);


			if (Status == VL53L0X_ERROR_NONE)
 8009312:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8009316:	2b00      	cmp	r3, #0
 8009318:	d108      	bne.n	800932c <VL53L0X_set_vcsel_pulse_period+0x4ba>
				Status = set_sequence_step_timeout(Dev,
 800931a:	69bb      	ldr	r3, [r7, #24]
 800931c:	461a      	mov	r2, r3
 800931e:	2104      	movs	r1, #4
 8009320:	6878      	ldr	r0, [r7, #4]
 8009322:	f7ff fcb4 	bl	8008c8e <set_sequence_step_timeout>
 8009326:	4603      	mov	r3, r0
 8009328:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					VL53L0X_SEQUENCESTEP_FINAL_RANGE,
					FinalRangeTimeoutMicroSeconds);

			VL53L0X_SETDEVICESPECIFICPARAMETER(
 800932c:	687b      	ldr	r3, [r7, #4]
 800932e:	78ba      	ldrb	r2, [r7, #2]
 8009330:	f883 20e0 	strb.w	r2, [r3, #224]	; 0xe0
				Dev,
				FinalRangeVcselPulsePeriod,
				VCSELPulsePeriodPCLK);
			break;
 8009334:	e002      	b.n	800933c <VL53L0X_set_vcsel_pulse_period+0x4ca>
		default:
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 8009336:	23fc      	movs	r3, #252	; 0xfc
 8009338:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		}
	}

	/* Finally, the timing budget must be re-applied */
	if (Status == VL53L0X_ERROR_NONE) {
 800933c:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8009340:	2b00      	cmp	r3, #0
 8009342:	d109      	bne.n	8009358 <VL53L0X_set_vcsel_pulse_period+0x4e6>
		VL53L0X_GETPARAMETERFIELD(Dev,
 8009344:	687b      	ldr	r3, [r7, #4]
 8009346:	695b      	ldr	r3, [r3, #20]
 8009348:	61fb      	str	r3, [r7, #28]
			MeasurementTimingBudgetMicroSeconds,
			MeasurementTimingBudgetMicroSeconds);

		Status = VL53L0X_SetMeasurementTimingBudgetMicroSeconds(Dev,
 800934a:	69f9      	ldr	r1, [r7, #28]
 800934c:	6878      	ldr	r0, [r7, #4]
 800934e:	f7fc fdef 	bl	8005f30 <VL53L0X_SetMeasurementTimingBudgetMicroSeconds>
 8009352:	4603      	mov	r3, r0
 8009354:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	}

	/* Perform the phase calibration. This is needed after changing on
	 * vcsel period.
	 * get_data_enable = 0, restore_config = 1 */
	if (Status == VL53L0X_ERROR_NONE)
 8009358:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800935c:	2b00      	cmp	r3, #0
 800935e:	d109      	bne.n	8009374 <VL53L0X_set_vcsel_pulse_period+0x502>
		Status = VL53L0X_perform_phase_calibration(
 8009360:	f107 010f 	add.w	r1, r7, #15
 8009364:	2301      	movs	r3, #1
 8009366:	2200      	movs	r2, #0
 8009368:	6878      	ldr	r0, [r7, #4]
 800936a:	f7fe fcbf 	bl	8007cec <VL53L0X_perform_phase_calibration>
 800936e:	4603      	mov	r3, r0
 8009370:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			Dev, &PhaseCalInt, 0, 1);

	return Status;
 8009374:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 8009378:	4618      	mov	r0, r3
 800937a:	3728      	adds	r7, #40	; 0x28
 800937c:	46bd      	mov	sp, r7
 800937e:	bd80      	pop	{r7, pc}

08009380 <VL53L0X_get_vcsel_pulse_period>:

VL53L0X_Error VL53L0X_get_vcsel_pulse_period(VL53L0X_DEV Dev,
	VL53L0X_VcselPeriod VcselPeriodType, uint8_t *pVCSELPulsePeriodPCLK)
{
 8009380:	b580      	push	{r7, lr}
 8009382:	b086      	sub	sp, #24
 8009384:	af00      	add	r7, sp, #0
 8009386:	60f8      	str	r0, [r7, #12]
 8009388:	460b      	mov	r3, r1
 800938a:	607a      	str	r2, [r7, #4]
 800938c:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800938e:	2300      	movs	r3, #0
 8009390:	75fb      	strb	r3, [r7, #23]
	uint8_t vcsel_period_reg;

	switch (VcselPeriodType) {
 8009392:	7afb      	ldrb	r3, [r7, #11]
 8009394:	2b00      	cmp	r3, #0
 8009396:	d002      	beq.n	800939e <VL53L0X_get_vcsel_pulse_period+0x1e>
 8009398:	2b01      	cmp	r3, #1
 800939a:	d00a      	beq.n	80093b2 <VL53L0X_get_vcsel_pulse_period+0x32>
 800939c:	e013      	b.n	80093c6 <VL53L0X_get_vcsel_pulse_period+0x46>
	case VL53L0X_VCSEL_PERIOD_PRE_RANGE:
		Status = VL53L0X_RdByte(Dev,
 800939e:	f107 0316 	add.w	r3, r7, #22
 80093a2:	461a      	mov	r2, r3
 80093a4:	2150      	movs	r1, #80	; 0x50
 80093a6:	68f8      	ldr	r0, [r7, #12]
 80093a8:	f001 fa76 	bl	800a898 <VL53L0X_RdByte>
 80093ac:	4603      	mov	r3, r0
 80093ae:	75fb      	strb	r3, [r7, #23]
			VL53L0X_REG_PRE_RANGE_CONFIG_VCSEL_PERIOD,
			&vcsel_period_reg);
	break;
 80093b0:	e00b      	b.n	80093ca <VL53L0X_get_vcsel_pulse_period+0x4a>
	case VL53L0X_VCSEL_PERIOD_FINAL_RANGE:
		Status = VL53L0X_RdByte(Dev,
 80093b2:	f107 0316 	add.w	r3, r7, #22
 80093b6:	461a      	mov	r2, r3
 80093b8:	2170      	movs	r1, #112	; 0x70
 80093ba:	68f8      	ldr	r0, [r7, #12]
 80093bc:	f001 fa6c 	bl	800a898 <VL53L0X_RdByte>
 80093c0:	4603      	mov	r3, r0
 80093c2:	75fb      	strb	r3, [r7, #23]
			VL53L0X_REG_FINAL_RANGE_CONFIG_VCSEL_PERIOD,
			&vcsel_period_reg);
	break;
 80093c4:	e001      	b.n	80093ca <VL53L0X_get_vcsel_pulse_period+0x4a>
	default:
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 80093c6:	23fc      	movs	r3, #252	; 0xfc
 80093c8:	75fb      	strb	r3, [r7, #23]
	}

	if (Status == VL53L0X_ERROR_NONE)
 80093ca:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80093ce:	2b00      	cmp	r3, #0
 80093d0:	d107      	bne.n	80093e2 <VL53L0X_get_vcsel_pulse_period+0x62>
		*pVCSELPulsePeriodPCLK =
			VL53L0X_decode_vcsel_period(vcsel_period_reg);
 80093d2:	7dbb      	ldrb	r3, [r7, #22]
 80093d4:	4618      	mov	r0, r3
 80093d6:	f7fe fd5b 	bl	8007e90 <VL53L0X_decode_vcsel_period>
 80093da:	4603      	mov	r3, r0
 80093dc:	461a      	mov	r2, r3
		*pVCSELPulsePeriodPCLK =
 80093de:	687b      	ldr	r3, [r7, #4]
 80093e0:	701a      	strb	r2, [r3, #0]

	return Status;
 80093e2:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80093e6:	4618      	mov	r0, r3
 80093e8:	3718      	adds	r7, #24
 80093ea:	46bd      	mov	sp, r7
 80093ec:	bd80      	pop	{r7, pc}

080093ee <VL53L0X_set_measurement_timing_budget_micro_seconds>:



VL53L0X_Error VL53L0X_set_measurement_timing_budget_micro_seconds(VL53L0X_DEV Dev,
		uint32_t MeasurementTimingBudgetMicroSeconds)
{
 80093ee:	b580      	push	{r7, lr}
 80093f0:	b092      	sub	sp, #72	; 0x48
 80093f2:	af00      	add	r7, sp, #0
 80093f4:	6078      	str	r0, [r7, #4]
 80093f6:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80093f8:	2300      	movs	r3, #0
 80093fa:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
	uint32_t FinalRangeTimingBudgetMicroSeconds;
	VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;
	uint32_t MsrcDccTccTimeoutMicroSeconds	= 2000;
 80093fe:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8009402:	613b      	str	r3, [r7, #16]
	uint32_t StartOverheadMicroSeconds		= 1910;
 8009404:	f240 7376 	movw	r3, #1910	; 0x776
 8009408:	63fb      	str	r3, [r7, #60]	; 0x3c
	uint32_t EndOverheadMicroSeconds		= 960;
 800940a:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 800940e:	63bb      	str	r3, [r7, #56]	; 0x38
	uint32_t MsrcOverheadMicroSeconds		= 660;
 8009410:	f44f 7325 	mov.w	r3, #660	; 0x294
 8009414:	637b      	str	r3, [r7, #52]	; 0x34
	uint32_t TccOverheadMicroSeconds		= 590;
 8009416:	f240 234e 	movw	r3, #590	; 0x24e
 800941a:	633b      	str	r3, [r7, #48]	; 0x30
	uint32_t DssOverheadMicroSeconds		= 690;
 800941c:	f240 23b2 	movw	r3, #690	; 0x2b2
 8009420:	62fb      	str	r3, [r7, #44]	; 0x2c
	uint32_t PreRangeOverheadMicroSeconds	= 660;
 8009422:	f44f 7325 	mov.w	r3, #660	; 0x294
 8009426:	62bb      	str	r3, [r7, #40]	; 0x28
	uint32_t FinalRangeOverheadMicroSeconds = 550;
 8009428:	f240 2326 	movw	r3, #550	; 0x226
 800942c:	627b      	str	r3, [r7, #36]	; 0x24
	uint32_t PreRangeTimeoutMicroSeconds	= 0;
 800942e:	2300      	movs	r3, #0
 8009430:	60fb      	str	r3, [r7, #12]
	uint32_t cMinTimingBudgetMicroSeconds	= 20000;
 8009432:	f644 6320 	movw	r3, #20000	; 0x4e20
 8009436:	623b      	str	r3, [r7, #32]
	uint32_t SubTimeout = 0;
 8009438:	2300      	movs	r3, #0
 800943a:	61fb      	str	r3, [r7, #28]

	LOG_FUNCTION_START("");

	if (MeasurementTimingBudgetMicroSeconds
 800943c:	683a      	ldr	r2, [r7, #0]
 800943e:	6a3b      	ldr	r3, [r7, #32]
 8009440:	429a      	cmp	r2, r3
 8009442:	d205      	bcs.n	8009450 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x62>
			< cMinTimingBudgetMicroSeconds) {
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 8009444:	23fc      	movs	r3, #252	; 0xfc
 8009446:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
		return Status;
 800944a:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 800944e:	e0aa      	b.n	80095a6 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b8>
	}

	FinalRangeTimingBudgetMicroSeconds =
		MeasurementTimingBudgetMicroSeconds -
		(StartOverheadMicroSeconds + EndOverheadMicroSeconds);
 8009450:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8009452:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009454:	4413      	add	r3, r2
	FinalRangeTimingBudgetMicroSeconds =
 8009456:	683a      	ldr	r2, [r7, #0]
 8009458:	1ad3      	subs	r3, r2, r3
 800945a:	643b      	str	r3, [r7, #64]	; 0x40

	Status = VL53L0X_GetSequenceStepEnables(Dev, &SchedulerSequenceSteps);
 800945c:	f107 0314 	add.w	r3, r7, #20
 8009460:	4619      	mov	r1, r3
 8009462:	6878      	ldr	r0, [r7, #4]
 8009464:	f7fc feac 	bl	80061c0 <VL53L0X_GetSequenceStepEnables>
 8009468:	4603      	mov	r3, r0
 800946a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

	if (Status == VL53L0X_ERROR_NONE &&
 800946e:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 8009472:	2b00      	cmp	r3, #0
 8009474:	d15b      	bne.n	800952e <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
		(SchedulerSequenceSteps.TccOn  ||
 8009476:	7d3b      	ldrb	r3, [r7, #20]
	if (Status == VL53L0X_ERROR_NONE &&
 8009478:	2b00      	cmp	r3, #0
 800947a:	d105      	bne.n	8009488 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x9a>
		SchedulerSequenceSteps.MsrcOn ||
 800947c:	7d7b      	ldrb	r3, [r7, #21]
		(SchedulerSequenceSteps.TccOn  ||
 800947e:	2b00      	cmp	r3, #0
 8009480:	d102      	bne.n	8009488 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x9a>
		SchedulerSequenceSteps.DssOn)) {
 8009482:	7dbb      	ldrb	r3, [r7, #22]
		SchedulerSequenceSteps.MsrcOn ||
 8009484:	2b00      	cmp	r3, #0
 8009486:	d052      	beq.n	800952e <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>

		/* TCC, MSRC and DSS all share the same timeout */
		Status = get_sequence_step_timeout(Dev,
 8009488:	f107 0310 	add.w	r3, r7, #16
 800948c:	461a      	mov	r2, r3
 800948e:	2102      	movs	r1, #2
 8009490:	6878      	ldr	r0, [r7, #4]
 8009492:	f7ff fb1b 	bl	8008acc <get_sequence_step_timeout>
 8009496:	4603      	mov	r3, r0
 8009498:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
					&MsrcDccTccTimeoutMicroSeconds);

		/* Subtract the TCC, MSRC and DSS timeouts if they are
		 * enabled. */

		if (Status != VL53L0X_ERROR_NONE)
 800949c:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 80094a0:	2b00      	cmp	r3, #0
 80094a2:	d002      	beq.n	80094aa <VL53L0X_set_measurement_timing_budget_micro_seconds+0xbc>
			return Status;
 80094a4:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 80094a8:	e07d      	b.n	80095a6 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b8>

		/* TCC */
		if (SchedulerSequenceSteps.TccOn) {
 80094aa:	7d3b      	ldrb	r3, [r7, #20]
 80094ac:	2b00      	cmp	r3, #0
 80094ae:	d00f      	beq.n	80094d0 <VL53L0X_set_measurement_timing_budget_micro_seconds+0xe2>

			SubTimeout = MsrcDccTccTimeoutMicroSeconds
				+ TccOverheadMicroSeconds;
 80094b0:	693a      	ldr	r2, [r7, #16]
			SubTimeout = MsrcDccTccTimeoutMicroSeconds
 80094b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80094b4:	4413      	add	r3, r2
 80094b6:	61fb      	str	r3, [r7, #28]

			if (SubTimeout <
 80094b8:	69fa      	ldr	r2, [r7, #28]
 80094ba:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80094bc:	429a      	cmp	r2, r3
 80094be:	d204      	bcs.n	80094ca <VL53L0X_set_measurement_timing_budget_micro_seconds+0xdc>
				FinalRangeTimingBudgetMicroSeconds) {
				FinalRangeTimingBudgetMicroSeconds -=
 80094c0:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80094c2:	69fb      	ldr	r3, [r7, #28]
 80094c4:	1ad3      	subs	r3, r2, r3
 80094c6:	643b      	str	r3, [r7, #64]	; 0x40
 80094c8:	e002      	b.n	80094d0 <VL53L0X_set_measurement_timing_budget_micro_seconds+0xe2>
							SubTimeout;
			} else {
				/* Requested timeout too big. */
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 80094ca:	23fc      	movs	r3, #252	; 0xfc
 80094cc:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
			}
		}

		if (Status != VL53L0X_ERROR_NONE) {
 80094d0:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 80094d4:	2b00      	cmp	r3, #0
 80094d6:	d002      	beq.n	80094de <VL53L0X_set_measurement_timing_budget_micro_seconds+0xf0>
			LOG_FUNCTION_END(Status);
			return Status;
 80094d8:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 80094dc:	e063      	b.n	80095a6 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b8>
		}

		/* DSS */
		if (SchedulerSequenceSteps.DssOn) {
 80094de:	7dbb      	ldrb	r3, [r7, #22]
 80094e0:	2b00      	cmp	r3, #0
 80094e2:	d011      	beq.n	8009508 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x11a>

			SubTimeout = 2 * (MsrcDccTccTimeoutMicroSeconds +
 80094e4:	693a      	ldr	r2, [r7, #16]
 80094e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80094e8:	4413      	add	r3, r2
 80094ea:	005b      	lsls	r3, r3, #1
 80094ec:	61fb      	str	r3, [r7, #28]
				DssOverheadMicroSeconds);

			if (SubTimeout < FinalRangeTimingBudgetMicroSeconds) {
 80094ee:	69fa      	ldr	r2, [r7, #28]
 80094f0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80094f2:	429a      	cmp	r2, r3
 80094f4:	d204      	bcs.n	8009500 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x112>
				FinalRangeTimingBudgetMicroSeconds
							-= SubTimeout;
 80094f6:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80094f8:	69fb      	ldr	r3, [r7, #28]
 80094fa:	1ad3      	subs	r3, r2, r3
 80094fc:	643b      	str	r3, [r7, #64]	; 0x40
 80094fe:	e016      	b.n	800952e <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
			} else {
				/* Requested timeout too big. */
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 8009500:	23fc      	movs	r3, #252	; 0xfc
 8009502:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 8009506:	e012      	b.n	800952e <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
			}
		} else if (SchedulerSequenceSteps.MsrcOn) {
 8009508:	7d7b      	ldrb	r3, [r7, #21]
 800950a:	2b00      	cmp	r3, #0
 800950c:	d00f      	beq.n	800952e <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
			/* MSRC */
			SubTimeout = MsrcDccTccTimeoutMicroSeconds +
 800950e:	693a      	ldr	r2, [r7, #16]
 8009510:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009512:	4413      	add	r3, r2
 8009514:	61fb      	str	r3, [r7, #28]
						MsrcOverheadMicroSeconds;

			if (SubTimeout < FinalRangeTimingBudgetMicroSeconds) {
 8009516:	69fa      	ldr	r2, [r7, #28]
 8009518:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800951a:	429a      	cmp	r2, r3
 800951c:	d204      	bcs.n	8009528 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x13a>
				FinalRangeTimingBudgetMicroSeconds
							-= SubTimeout;
 800951e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8009520:	69fb      	ldr	r3, [r7, #28]
 8009522:	1ad3      	subs	r3, r2, r3
 8009524:	643b      	str	r3, [r7, #64]	; 0x40
 8009526:	e002      	b.n	800952e <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
			} else {
				/* Requested timeout too big. */
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 8009528:	23fc      	movs	r3, #252	; 0xfc
 800952a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
			}
		}

	}

	if (Status != VL53L0X_ERROR_NONE) {
 800952e:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 8009532:	2b00      	cmp	r3, #0
 8009534:	d002      	beq.n	800953c <VL53L0X_set_measurement_timing_budget_micro_seconds+0x14e>
		LOG_FUNCTION_END(Status);
		return Status;
 8009536:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 800953a:	e034      	b.n	80095a6 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b8>
	}

	if (SchedulerSequenceSteps.PreRangeOn) {
 800953c:	7dfb      	ldrb	r3, [r7, #23]
 800953e:	2b00      	cmp	r3, #0
 8009540:	d019      	beq.n	8009576 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x188>

		/* Subtract the Pre-range timeout if enabled. */

		Status = get_sequence_step_timeout(Dev,
 8009542:	f107 030c 	add.w	r3, r7, #12
 8009546:	461a      	mov	r2, r3
 8009548:	2103      	movs	r1, #3
 800954a:	6878      	ldr	r0, [r7, #4]
 800954c:	f7ff fabe 	bl	8008acc <get_sequence_step_timeout>
 8009550:	4603      	mov	r3, r0
 8009552:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
				VL53L0X_SEQUENCESTEP_PRE_RANGE,
				&PreRangeTimeoutMicroSeconds);

		SubTimeout = PreRangeTimeoutMicroSeconds +
 8009556:	68fa      	ldr	r2, [r7, #12]
 8009558:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800955a:	4413      	add	r3, r2
 800955c:	61fb      	str	r3, [r7, #28]
				PreRangeOverheadMicroSeconds;

		if (SubTimeout < FinalRangeTimingBudgetMicroSeconds) {
 800955e:	69fa      	ldr	r2, [r7, #28]
 8009560:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009562:	429a      	cmp	r2, r3
 8009564:	d204      	bcs.n	8009570 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x182>
			FinalRangeTimingBudgetMicroSeconds -= SubTimeout;
 8009566:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8009568:	69fb      	ldr	r3, [r7, #28]
 800956a:	1ad3      	subs	r3, r2, r3
 800956c:	643b      	str	r3, [r7, #64]	; 0x40
 800956e:	e002      	b.n	8009576 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x188>
		} else {
			/* Requested timeout too big. */
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 8009570:	23fc      	movs	r3, #252	; 0xfc
 8009572:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
		}
	}


	if (Status == VL53L0X_ERROR_NONE &&
 8009576:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 800957a:	2b00      	cmp	r3, #0
 800957c:	d111      	bne.n	80095a2 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b4>
		SchedulerSequenceSteps.FinalRangeOn) {
 800957e:	7e3b      	ldrb	r3, [r7, #24]
	if (Status == VL53L0X_ERROR_NONE &&
 8009580:	2b00      	cmp	r3, #0
 8009582:	d00e      	beq.n	80095a2 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b4>

		FinalRangeTimingBudgetMicroSeconds -=
 8009584:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8009586:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009588:	1ad3      	subs	r3, r2, r3
 800958a:	643b      	str	r3, [r7, #64]	; 0x40
		 * budget and the sum of all other timeouts within the sequence.
		 * If there is no room for the final range timeout, then an error
		 * will be set. Otherwise the remaining time will be applied to
		 * the final range.
		 */
		Status = set_sequence_step_timeout(Dev,
 800958c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800958e:	2104      	movs	r1, #4
 8009590:	6878      	ldr	r0, [r7, #4]
 8009592:	f7ff fb7c 	bl	8008c8e <set_sequence_step_timeout>
 8009596:	4603      	mov	r3, r0
 8009598:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
			VL53L0X_SEQUENCESTEP_FINAL_RANGE,
			FinalRangeTimingBudgetMicroSeconds);

		VL53L0X_SETPARAMETERFIELD(Dev,
 800959c:	687b      	ldr	r3, [r7, #4]
 800959e:	683a      	ldr	r2, [r7, #0]
 80095a0:	615a      	str	r2, [r3, #20]
			MeasurementTimingBudgetMicroSeconds);
	}

	LOG_FUNCTION_END(Status);

	return Status;
 80095a2:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
}
 80095a6:	4618      	mov	r0, r3
 80095a8:	3748      	adds	r7, #72	; 0x48
 80095aa:	46bd      	mov	sp, r7
 80095ac:	bd80      	pop	{r7, pc}

080095ae <VL53L0X_get_measurement_timing_budget_micro_seconds>:

VL53L0X_Error VL53L0X_get_measurement_timing_budget_micro_seconds(VL53L0X_DEV Dev,
		uint32_t *pMeasurementTimingBudgetMicroSeconds)
{
 80095ae:	b580      	push	{r7, lr}
 80095b0:	b090      	sub	sp, #64	; 0x40
 80095b2:	af00      	add	r7, sp, #0
 80095b4:	6078      	str	r0, [r7, #4]
 80095b6:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80095b8:	2300      	movs	r3, #0
 80095ba:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;
	uint32_t FinalRangeTimeoutMicroSeconds;
	uint32_t MsrcDccTccTimeoutMicroSeconds	= 2000;
 80095be:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 80095c2:	613b      	str	r3, [r7, #16]
	uint32_t StartOverheadMicroSeconds		= 1910;
 80095c4:	f240 7376 	movw	r3, #1910	; 0x776
 80095c8:	63bb      	str	r3, [r7, #56]	; 0x38
	uint32_t EndOverheadMicroSeconds		= 960;
 80095ca:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 80095ce:	637b      	str	r3, [r7, #52]	; 0x34
	uint32_t MsrcOverheadMicroSeconds		= 660;
 80095d0:	f44f 7325 	mov.w	r3, #660	; 0x294
 80095d4:	633b      	str	r3, [r7, #48]	; 0x30
	uint32_t TccOverheadMicroSeconds		= 590;
 80095d6:	f240 234e 	movw	r3, #590	; 0x24e
 80095da:	62fb      	str	r3, [r7, #44]	; 0x2c
	uint32_t DssOverheadMicroSeconds		= 690;
 80095dc:	f240 23b2 	movw	r3, #690	; 0x2b2
 80095e0:	62bb      	str	r3, [r7, #40]	; 0x28
	uint32_t PreRangeOverheadMicroSeconds	= 660;
 80095e2:	f44f 7325 	mov.w	r3, #660	; 0x294
 80095e6:	627b      	str	r3, [r7, #36]	; 0x24
	uint32_t FinalRangeOverheadMicroSeconds = 550;
 80095e8:	f240 2326 	movw	r3, #550	; 0x226
 80095ec:	623b      	str	r3, [r7, #32]
	uint32_t PreRangeTimeoutMicroSeconds	= 0;
 80095ee:	2300      	movs	r3, #0
 80095f0:	60fb      	str	r3, [r7, #12]

	LOG_FUNCTION_START("");

	/* Start and end overhead times always present */
	*pMeasurementTimingBudgetMicroSeconds
		= StartOverheadMicroSeconds + EndOverheadMicroSeconds;
 80095f2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80095f4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80095f6:	441a      	add	r2, r3
 80095f8:	683b      	ldr	r3, [r7, #0]
 80095fa:	601a      	str	r2, [r3, #0]

	Status = VL53L0X_GetSequenceStepEnables(Dev, &SchedulerSequenceSteps);
 80095fc:	f107 0318 	add.w	r3, r7, #24
 8009600:	4619      	mov	r1, r3
 8009602:	6878      	ldr	r0, [r7, #4]
 8009604:	f7fc fddc 	bl	80061c0 <VL53L0X_GetSequenceStepEnables>
 8009608:	4603      	mov	r3, r0
 800960a:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

	if (Status != VL53L0X_ERROR_NONE) {
 800960e:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 8009612:	2b00      	cmp	r3, #0
 8009614:	d002      	beq.n	800961c <VL53L0X_get_measurement_timing_budget_micro_seconds+0x6e>
		LOG_FUNCTION_END(Status);
		return Status;
 8009616:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800961a:	e075      	b.n	8009708 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x15a>
	}


	if (SchedulerSequenceSteps.TccOn  ||
 800961c:	7e3b      	ldrb	r3, [r7, #24]
 800961e:	2b00      	cmp	r3, #0
 8009620:	d105      	bne.n	800962e <VL53L0X_get_measurement_timing_budget_micro_seconds+0x80>
		SchedulerSequenceSteps.MsrcOn ||
 8009622:	7e7b      	ldrb	r3, [r7, #25]
	if (SchedulerSequenceSteps.TccOn  ||
 8009624:	2b00      	cmp	r3, #0
 8009626:	d102      	bne.n	800962e <VL53L0X_get_measurement_timing_budget_micro_seconds+0x80>
		SchedulerSequenceSteps.DssOn) {
 8009628:	7ebb      	ldrb	r3, [r7, #26]
		SchedulerSequenceSteps.MsrcOn ||
 800962a:	2b00      	cmp	r3, #0
 800962c:	d030      	beq.n	8009690 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xe2>

		Status = get_sequence_step_timeout(Dev,
 800962e:	f107 0310 	add.w	r3, r7, #16
 8009632:	461a      	mov	r2, r3
 8009634:	2102      	movs	r1, #2
 8009636:	6878      	ldr	r0, [r7, #4]
 8009638:	f7ff fa48 	bl	8008acc <get_sequence_step_timeout>
 800963c:	4603      	mov	r3, r0
 800963e:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_SEQUENCESTEP_MSRC,
				&MsrcDccTccTimeoutMicroSeconds);

		if (Status == VL53L0X_ERROR_NONE) {
 8009642:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 8009646:	2b00      	cmp	r3, #0
 8009648:	d122      	bne.n	8009690 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xe2>
			if (SchedulerSequenceSteps.TccOn) {
 800964a:	7e3b      	ldrb	r3, [r7, #24]
 800964c:	2b00      	cmp	r3, #0
 800964e:	d007      	beq.n	8009660 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xb2>
				*pMeasurementTimingBudgetMicroSeconds +=
 8009650:	683b      	ldr	r3, [r7, #0]
 8009652:	681a      	ldr	r2, [r3, #0]
					MsrcDccTccTimeoutMicroSeconds +
 8009654:	6939      	ldr	r1, [r7, #16]
 8009656:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009658:	440b      	add	r3, r1
				*pMeasurementTimingBudgetMicroSeconds +=
 800965a:	441a      	add	r2, r3
 800965c:	683b      	ldr	r3, [r7, #0]
 800965e:	601a      	str	r2, [r3, #0]
					TccOverheadMicroSeconds;
			}

			if (SchedulerSequenceSteps.DssOn) {
 8009660:	7ebb      	ldrb	r3, [r7, #26]
 8009662:	2b00      	cmp	r3, #0
 8009664:	d009      	beq.n	800967a <VL53L0X_get_measurement_timing_budget_micro_seconds+0xcc>
				*pMeasurementTimingBudgetMicroSeconds +=
 8009666:	683b      	ldr	r3, [r7, #0]
 8009668:	681a      	ldr	r2, [r3, #0]
				2 * (MsrcDccTccTimeoutMicroSeconds +
 800966a:	6939      	ldr	r1, [r7, #16]
 800966c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800966e:	440b      	add	r3, r1
 8009670:	005b      	lsls	r3, r3, #1
				*pMeasurementTimingBudgetMicroSeconds +=
 8009672:	441a      	add	r2, r3
 8009674:	683b      	ldr	r3, [r7, #0]
 8009676:	601a      	str	r2, [r3, #0]
 8009678:	e00a      	b.n	8009690 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xe2>
					DssOverheadMicroSeconds);
			} else if (SchedulerSequenceSteps.MsrcOn) {
 800967a:	7e7b      	ldrb	r3, [r7, #25]
 800967c:	2b00      	cmp	r3, #0
 800967e:	d007      	beq.n	8009690 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xe2>
				*pMeasurementTimingBudgetMicroSeconds +=
 8009680:	683b      	ldr	r3, [r7, #0]
 8009682:	681a      	ldr	r2, [r3, #0]
					MsrcDccTccTimeoutMicroSeconds +
 8009684:	6939      	ldr	r1, [r7, #16]
 8009686:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009688:	440b      	add	r3, r1
				*pMeasurementTimingBudgetMicroSeconds +=
 800968a:	441a      	add	r2, r3
 800968c:	683b      	ldr	r3, [r7, #0]
 800968e:	601a      	str	r2, [r3, #0]
					MsrcOverheadMicroSeconds;
			}
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8009690:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 8009694:	2b00      	cmp	r3, #0
 8009696:	d114      	bne.n	80096c2 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x114>
		if (SchedulerSequenceSteps.PreRangeOn) {
 8009698:	7efb      	ldrb	r3, [r7, #27]
 800969a:	2b00      	cmp	r3, #0
 800969c:	d011      	beq.n	80096c2 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x114>
			Status = get_sequence_step_timeout(Dev,
 800969e:	f107 030c 	add.w	r3, r7, #12
 80096a2:	461a      	mov	r2, r3
 80096a4:	2103      	movs	r1, #3
 80096a6:	6878      	ldr	r0, [r7, #4]
 80096a8:	f7ff fa10 	bl	8008acc <get_sequence_step_timeout>
 80096ac:	4603      	mov	r3, r0
 80096ae:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_SEQUENCESTEP_PRE_RANGE,
				&PreRangeTimeoutMicroSeconds);
			*pMeasurementTimingBudgetMicroSeconds +=
 80096b2:	683b      	ldr	r3, [r7, #0]
 80096b4:	681a      	ldr	r2, [r3, #0]
				PreRangeTimeoutMicroSeconds +
 80096b6:	68f9      	ldr	r1, [r7, #12]
 80096b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80096ba:	440b      	add	r3, r1
			*pMeasurementTimingBudgetMicroSeconds +=
 80096bc:	441a      	add	r2, r3
 80096be:	683b      	ldr	r3, [r7, #0]
 80096c0:	601a      	str	r2, [r3, #0]
				PreRangeOverheadMicroSeconds;
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 80096c2:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 80096c6:	2b00      	cmp	r3, #0
 80096c8:	d114      	bne.n	80096f4 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x146>
		if (SchedulerSequenceSteps.FinalRangeOn) {
 80096ca:	7f3b      	ldrb	r3, [r7, #28]
 80096cc:	2b00      	cmp	r3, #0
 80096ce:	d011      	beq.n	80096f4 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x146>
			Status = get_sequence_step_timeout(Dev,
 80096d0:	f107 0314 	add.w	r3, r7, #20
 80096d4:	461a      	mov	r2, r3
 80096d6:	2104      	movs	r1, #4
 80096d8:	6878      	ldr	r0, [r7, #4]
 80096da:	f7ff f9f7 	bl	8008acc <get_sequence_step_timeout>
 80096de:	4603      	mov	r3, r0
 80096e0:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
					VL53L0X_SEQUENCESTEP_FINAL_RANGE,
					&FinalRangeTimeoutMicroSeconds);
			*pMeasurementTimingBudgetMicroSeconds +=
 80096e4:	683b      	ldr	r3, [r7, #0]
 80096e6:	681a      	ldr	r2, [r3, #0]
				(FinalRangeTimeoutMicroSeconds +
 80096e8:	6979      	ldr	r1, [r7, #20]
 80096ea:	6a3b      	ldr	r3, [r7, #32]
 80096ec:	440b      	add	r3, r1
			*pMeasurementTimingBudgetMicroSeconds +=
 80096ee:	441a      	add	r2, r3
 80096f0:	683b      	ldr	r3, [r7, #0]
 80096f2:	601a      	str	r2, [r3, #0]
				FinalRangeOverheadMicroSeconds);
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 80096f4:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 80096f8:	2b00      	cmp	r3, #0
 80096fa:	d103      	bne.n	8009704 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x156>
		VL53L0X_SETPARAMETERFIELD(Dev,
 80096fc:	683b      	ldr	r3, [r7, #0]
 80096fe:	681a      	ldr	r2, [r3, #0]
 8009700:	687b      	ldr	r3, [r7, #4]
 8009702:	615a      	str	r2, [r3, #20]
			MeasurementTimingBudgetMicroSeconds,
			*pMeasurementTimingBudgetMicroSeconds);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8009704:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
}
 8009708:	4618      	mov	r0, r3
 800970a:	3740      	adds	r7, #64	; 0x40
 800970c:	46bd      	mov	sp, r7
 800970e:	bd80      	pop	{r7, pc}

08009710 <VL53L0X_load_tuning_settings>:



VL53L0X_Error VL53L0X_load_tuning_settings(VL53L0X_DEV Dev,
		uint8_t *pTuningSettingBuffer)
{
 8009710:	b580      	push	{r7, lr}
 8009712:	b088      	sub	sp, #32
 8009714:	af00      	add	r7, sp, #0
 8009716:	6078      	str	r0, [r7, #4]
 8009718:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800971a:	2300      	movs	r3, #0
 800971c:	77fb      	strb	r3, [r7, #31]
	uint8_t localBuffer[4]; /* max */
	uint16_t Temp16;

	LOG_FUNCTION_START("");

	Index = 0;
 800971e:	2300      	movs	r3, #0
 8009720:	617b      	str	r3, [r7, #20]

	while ((*(pTuningSettingBuffer + Index) != 0) &&
 8009722:	e0c6      	b.n	80098b2 <VL53L0X_load_tuning_settings+0x1a2>
			(Status == VL53L0X_ERROR_NONE)) {
		NumberOfWrites = *(pTuningSettingBuffer + Index);
 8009724:	697b      	ldr	r3, [r7, #20]
 8009726:	683a      	ldr	r2, [r7, #0]
 8009728:	4413      	add	r3, r2
 800972a:	781b      	ldrb	r3, [r3, #0]
 800972c:	74fb      	strb	r3, [r7, #19]
		Index++;
 800972e:	697b      	ldr	r3, [r7, #20]
 8009730:	3301      	adds	r3, #1
 8009732:	617b      	str	r3, [r7, #20]
		if (NumberOfWrites == 0xFF) {
 8009734:	7cfb      	ldrb	r3, [r7, #19]
 8009736:	2bff      	cmp	r3, #255	; 0xff
 8009738:	f040 808d 	bne.w	8009856 <VL53L0X_load_tuning_settings+0x146>
			/* internal parameters */
			SelectParam = *(pTuningSettingBuffer + Index);
 800973c:	697b      	ldr	r3, [r7, #20]
 800973e:	683a      	ldr	r2, [r7, #0]
 8009740:	4413      	add	r3, r2
 8009742:	781b      	ldrb	r3, [r3, #0]
 8009744:	74bb      	strb	r3, [r7, #18]
			Index++;
 8009746:	697b      	ldr	r3, [r7, #20]
 8009748:	3301      	adds	r3, #1
 800974a:	617b      	str	r3, [r7, #20]
			switch (SelectParam) {
 800974c:	7cbb      	ldrb	r3, [r7, #18]
 800974e:	2b03      	cmp	r3, #3
 8009750:	d87e      	bhi.n	8009850 <VL53L0X_load_tuning_settings+0x140>
 8009752:	a201      	add	r2, pc, #4	; (adr r2, 8009758 <VL53L0X_load_tuning_settings+0x48>)
 8009754:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009758:	08009769 	.word	0x08009769
 800975c:	080097a3 	.word	0x080097a3
 8009760:	080097dd 	.word	0x080097dd
 8009764:	08009817 	.word	0x08009817
			case 0: /* uint16_t SigmaEstRefArray -> 2 bytes */
				msb = *(pTuningSettingBuffer + Index);
 8009768:	697b      	ldr	r3, [r7, #20]
 800976a:	683a      	ldr	r2, [r7, #0]
 800976c:	4413      	add	r3, r2
 800976e:	781b      	ldrb	r3, [r3, #0]
 8009770:	747b      	strb	r3, [r7, #17]
				Index++;
 8009772:	697b      	ldr	r3, [r7, #20]
 8009774:	3301      	adds	r3, #1
 8009776:	617b      	str	r3, [r7, #20]
				lsb = *(pTuningSettingBuffer + Index);
 8009778:	697b      	ldr	r3, [r7, #20]
 800977a:	683a      	ldr	r2, [r7, #0]
 800977c:	4413      	add	r3, r2
 800977e:	781b      	ldrb	r3, [r3, #0]
 8009780:	743b      	strb	r3, [r7, #16]
				Index++;
 8009782:	697b      	ldr	r3, [r7, #20]
 8009784:	3301      	adds	r3, #1
 8009786:	617b      	str	r3, [r7, #20]
				Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 8009788:	7c7b      	ldrb	r3, [r7, #17]
 800978a:	b29b      	uxth	r3, r3
 800978c:	021b      	lsls	r3, r3, #8
 800978e:	b29a      	uxth	r2, r3
 8009790:	7c3b      	ldrb	r3, [r7, #16]
 8009792:	b29b      	uxth	r3, r3
 8009794:	4413      	add	r3, r2
 8009796:	81fb      	strh	r3, [r7, #14]
				PALDevDataSet(Dev, SigmaEstRefArray, Temp16);
 8009798:	687b      	ldr	r3, [r7, #4]
 800979a:	89fa      	ldrh	r2, [r7, #14]
 800979c:	f8a3 2134 	strh.w	r2, [r3, #308]	; 0x134
				break;
 80097a0:	e087      	b.n	80098b2 <VL53L0X_load_tuning_settings+0x1a2>
			case 1: /* uint16_t SigmaEstEffPulseWidth -> 2 bytes */
				msb = *(pTuningSettingBuffer + Index);
 80097a2:	697b      	ldr	r3, [r7, #20]
 80097a4:	683a      	ldr	r2, [r7, #0]
 80097a6:	4413      	add	r3, r2
 80097a8:	781b      	ldrb	r3, [r3, #0]
 80097aa:	747b      	strb	r3, [r7, #17]
				Index++;
 80097ac:	697b      	ldr	r3, [r7, #20]
 80097ae:	3301      	adds	r3, #1
 80097b0:	617b      	str	r3, [r7, #20]
				lsb = *(pTuningSettingBuffer + Index);
 80097b2:	697b      	ldr	r3, [r7, #20]
 80097b4:	683a      	ldr	r2, [r7, #0]
 80097b6:	4413      	add	r3, r2
 80097b8:	781b      	ldrb	r3, [r3, #0]
 80097ba:	743b      	strb	r3, [r7, #16]
				Index++;
 80097bc:	697b      	ldr	r3, [r7, #20]
 80097be:	3301      	adds	r3, #1
 80097c0:	617b      	str	r3, [r7, #20]
				Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 80097c2:	7c7b      	ldrb	r3, [r7, #17]
 80097c4:	b29b      	uxth	r3, r3
 80097c6:	021b      	lsls	r3, r3, #8
 80097c8:	b29a      	uxth	r2, r3
 80097ca:	7c3b      	ldrb	r3, [r7, #16]
 80097cc:	b29b      	uxth	r3, r3
 80097ce:	4413      	add	r3, r2
 80097d0:	81fb      	strh	r3, [r7, #14]
				PALDevDataSet(Dev, SigmaEstEffPulseWidth,
 80097d2:	687b      	ldr	r3, [r7, #4]
 80097d4:	89fa      	ldrh	r2, [r7, #14]
 80097d6:	f8a3 2136 	strh.w	r2, [r3, #310]	; 0x136
					Temp16);
				break;
 80097da:	e06a      	b.n	80098b2 <VL53L0X_load_tuning_settings+0x1a2>
			case 2: /* uint16_t SigmaEstEffAmbWidth -> 2 bytes */
				msb = *(pTuningSettingBuffer + Index);
 80097dc:	697b      	ldr	r3, [r7, #20]
 80097de:	683a      	ldr	r2, [r7, #0]
 80097e0:	4413      	add	r3, r2
 80097e2:	781b      	ldrb	r3, [r3, #0]
 80097e4:	747b      	strb	r3, [r7, #17]
				Index++;
 80097e6:	697b      	ldr	r3, [r7, #20]
 80097e8:	3301      	adds	r3, #1
 80097ea:	617b      	str	r3, [r7, #20]
				lsb = *(pTuningSettingBuffer + Index);
 80097ec:	697b      	ldr	r3, [r7, #20]
 80097ee:	683a      	ldr	r2, [r7, #0]
 80097f0:	4413      	add	r3, r2
 80097f2:	781b      	ldrb	r3, [r3, #0]
 80097f4:	743b      	strb	r3, [r7, #16]
				Index++;
 80097f6:	697b      	ldr	r3, [r7, #20]
 80097f8:	3301      	adds	r3, #1
 80097fa:	617b      	str	r3, [r7, #20]
				Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 80097fc:	7c7b      	ldrb	r3, [r7, #17]
 80097fe:	b29b      	uxth	r3, r3
 8009800:	021b      	lsls	r3, r3, #8
 8009802:	b29a      	uxth	r2, r3
 8009804:	7c3b      	ldrb	r3, [r7, #16]
 8009806:	b29b      	uxth	r3, r3
 8009808:	4413      	add	r3, r2
 800980a:	81fb      	strh	r3, [r7, #14]
				PALDevDataSet(Dev, SigmaEstEffAmbWidth, Temp16);
 800980c:	687b      	ldr	r3, [r7, #4]
 800980e:	89fa      	ldrh	r2, [r7, #14]
 8009810:	f8a3 2138 	strh.w	r2, [r3, #312]	; 0x138
				break;
 8009814:	e04d      	b.n	80098b2 <VL53L0X_load_tuning_settings+0x1a2>
			case 3: /* uint16_t targetRefRate -> 2 bytes */
				msb = *(pTuningSettingBuffer + Index);
 8009816:	697b      	ldr	r3, [r7, #20]
 8009818:	683a      	ldr	r2, [r7, #0]
 800981a:	4413      	add	r3, r2
 800981c:	781b      	ldrb	r3, [r3, #0]
 800981e:	747b      	strb	r3, [r7, #17]
				Index++;
 8009820:	697b      	ldr	r3, [r7, #20]
 8009822:	3301      	adds	r3, #1
 8009824:	617b      	str	r3, [r7, #20]
				lsb = *(pTuningSettingBuffer + Index);
 8009826:	697b      	ldr	r3, [r7, #20]
 8009828:	683a      	ldr	r2, [r7, #0]
 800982a:	4413      	add	r3, r2
 800982c:	781b      	ldrb	r3, [r3, #0]
 800982e:	743b      	strb	r3, [r7, #16]
				Index++;
 8009830:	697b      	ldr	r3, [r7, #20]
 8009832:	3301      	adds	r3, #1
 8009834:	617b      	str	r3, [r7, #20]
				Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 8009836:	7c7b      	ldrb	r3, [r7, #17]
 8009838:	b29b      	uxth	r3, r3
 800983a:	021b      	lsls	r3, r3, #8
 800983c:	b29a      	uxth	r2, r3
 800983e:	7c3b      	ldrb	r3, [r7, #16]
 8009840:	b29b      	uxth	r3, r3
 8009842:	4413      	add	r3, r2
 8009844:	81fb      	strh	r3, [r7, #14]
				PALDevDataSet(Dev, targetRefRate, Temp16);
 8009846:	687b      	ldr	r3, [r7, #4]
 8009848:	89fa      	ldrh	r2, [r7, #14]
 800984a:	f8a3 213c 	strh.w	r2, [r3, #316]	; 0x13c
				break;
 800984e:	e030      	b.n	80098b2 <VL53L0X_load_tuning_settings+0x1a2>
			default: /* invalid parameter */
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 8009850:	23fc      	movs	r3, #252	; 0xfc
 8009852:	77fb      	strb	r3, [r7, #31]
 8009854:	e02d      	b.n	80098b2 <VL53L0X_load_tuning_settings+0x1a2>
			}

		} else if (NumberOfWrites <= 4) {
 8009856:	7cfb      	ldrb	r3, [r7, #19]
 8009858:	2b04      	cmp	r3, #4
 800985a:	d828      	bhi.n	80098ae <VL53L0X_load_tuning_settings+0x19e>
			Address = *(pTuningSettingBuffer + Index);
 800985c:	697b      	ldr	r3, [r7, #20]
 800985e:	683a      	ldr	r2, [r7, #0]
 8009860:	4413      	add	r3, r2
 8009862:	781b      	ldrb	r3, [r3, #0]
 8009864:	737b      	strb	r3, [r7, #13]
			Index++;
 8009866:	697b      	ldr	r3, [r7, #20]
 8009868:	3301      	adds	r3, #1
 800986a:	617b      	str	r3, [r7, #20]

			for (i = 0; i < NumberOfWrites; i++) {
 800986c:	2300      	movs	r3, #0
 800986e:	61bb      	str	r3, [r7, #24]
 8009870:	e00f      	b.n	8009892 <VL53L0X_load_tuning_settings+0x182>
				localBuffer[i] = *(pTuningSettingBuffer +
 8009872:	697b      	ldr	r3, [r7, #20]
 8009874:	683a      	ldr	r2, [r7, #0]
 8009876:	4413      	add	r3, r2
 8009878:	7819      	ldrb	r1, [r3, #0]
 800987a:	f107 0208 	add.w	r2, r7, #8
 800987e:	69bb      	ldr	r3, [r7, #24]
 8009880:	4413      	add	r3, r2
 8009882:	460a      	mov	r2, r1
 8009884:	701a      	strb	r2, [r3, #0]
							Index);
				Index++;
 8009886:	697b      	ldr	r3, [r7, #20]
 8009888:	3301      	adds	r3, #1
 800988a:	617b      	str	r3, [r7, #20]
			for (i = 0; i < NumberOfWrites; i++) {
 800988c:	69bb      	ldr	r3, [r7, #24]
 800988e:	3301      	adds	r3, #1
 8009890:	61bb      	str	r3, [r7, #24]
 8009892:	7cfa      	ldrb	r2, [r7, #19]
 8009894:	69bb      	ldr	r3, [r7, #24]
 8009896:	429a      	cmp	r2, r3
 8009898:	dceb      	bgt.n	8009872 <VL53L0X_load_tuning_settings+0x162>
			}

			Status = VL53L0X_WriteMulti(Dev, Address, localBuffer,
 800989a:	7cfb      	ldrb	r3, [r7, #19]
 800989c:	f107 0208 	add.w	r2, r7, #8
 80098a0:	7b79      	ldrb	r1, [r7, #13]
 80098a2:	6878      	ldr	r0, [r7, #4]
 80098a4:	f000 ff04 	bl	800a6b0 <VL53L0X_WriteMulti>
 80098a8:	4603      	mov	r3, r0
 80098aa:	77fb      	strb	r3, [r7, #31]
 80098ac:	e001      	b.n	80098b2 <VL53L0X_load_tuning_settings+0x1a2>
					NumberOfWrites);

		} else {
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 80098ae:	23fc      	movs	r3, #252	; 0xfc
 80098b0:	77fb      	strb	r3, [r7, #31]
	while ((*(pTuningSettingBuffer + Index) != 0) &&
 80098b2:	697b      	ldr	r3, [r7, #20]
 80098b4:	683a      	ldr	r2, [r7, #0]
 80098b6:	4413      	add	r3, r2
 80098b8:	781b      	ldrb	r3, [r3, #0]
 80098ba:	2b00      	cmp	r3, #0
 80098bc:	d004      	beq.n	80098c8 <VL53L0X_load_tuning_settings+0x1b8>
 80098be:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80098c2:	2b00      	cmp	r3, #0
 80098c4:	f43f af2e 	beq.w	8009724 <VL53L0X_load_tuning_settings+0x14>
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 80098c8:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 80098cc:	4618      	mov	r0, r3
 80098ce:	3720      	adds	r7, #32
 80098d0:	46bd      	mov	sp, r7
 80098d2:	bd80      	pop	{r7, pc}

080098d4 <VL53L0X_get_total_xtalk_rate>:

VL53L0X_Error VL53L0X_get_total_xtalk_rate(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
	FixPoint1616_t *ptotal_xtalk_rate_mcps)
{
 80098d4:	b580      	push	{r7, lr}
 80098d6:	b088      	sub	sp, #32
 80098d8:	af00      	add	r7, sp, #0
 80098da:	60f8      	str	r0, [r7, #12]
 80098dc:	60b9      	str	r1, [r7, #8]
 80098de:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80098e0:	2300      	movs	r3, #0
 80098e2:	77fb      	strb	r3, [r7, #31]

	uint8_t xtalkCompEnable;
	FixPoint1616_t totalXtalkMegaCps;
	FixPoint1616_t xtalkPerSpadMegaCps;

	*ptotal_xtalk_rate_mcps = 0;
 80098e4:	687b      	ldr	r3, [r7, #4]
 80098e6:	2200      	movs	r2, #0
 80098e8:	601a      	str	r2, [r3, #0]

	Status = VL53L0X_GetXTalkCompensationEnable(Dev, &xtalkCompEnable);
 80098ea:	f107 0313 	add.w	r3, r7, #19
 80098ee:	4619      	mov	r1, r3
 80098f0:	68f8      	ldr	r0, [r7, #12]
 80098f2:	f7fc fd25 	bl	8006340 <VL53L0X_GetXTalkCompensationEnable>
 80098f6:	4603      	mov	r3, r0
 80098f8:	77fb      	strb	r3, [r7, #31]
	if (Status == VL53L0X_ERROR_NONE) {
 80098fa:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80098fe:	2b00      	cmp	r3, #0
 8009900:	d111      	bne.n	8009926 <VL53L0X_get_total_xtalk_rate+0x52>

		if (xtalkCompEnable) {
 8009902:	7cfb      	ldrb	r3, [r7, #19]
 8009904:	2b00      	cmp	r3, #0
 8009906:	d00e      	beq.n	8009926 <VL53L0X_get_total_xtalk_rate+0x52>

			VL53L0X_GETPARAMETERFIELD(
 8009908:	68fb      	ldr	r3, [r7, #12]
 800990a:	6a1b      	ldr	r3, [r3, #32]
 800990c:	61bb      	str	r3, [r7, #24]
				XTalkCompensationRateMegaCps,
				xtalkPerSpadMegaCps);

			/* FixPoint1616 * FixPoint 8:8 = FixPoint0824 */
			totalXtalkMegaCps =
				pRangingMeasurementData->EffectiveSpadRtnCount *
 800990e:	68bb      	ldr	r3, [r7, #8]
 8009910:	8a9b      	ldrh	r3, [r3, #20]
 8009912:	461a      	mov	r2, r3
			totalXtalkMegaCps =
 8009914:	69bb      	ldr	r3, [r7, #24]
 8009916:	fb03 f302 	mul.w	r3, r3, r2
 800991a:	617b      	str	r3, [r7, #20]
				xtalkPerSpadMegaCps;

			/* FixPoint0824 >> 8 = FixPoint1616 */
			*ptotal_xtalk_rate_mcps =
				(totalXtalkMegaCps + 0x80) >> 8;
 800991c:	697b      	ldr	r3, [r7, #20]
 800991e:	3380      	adds	r3, #128	; 0x80
 8009920:	0a1a      	lsrs	r2, r3, #8
			*ptotal_xtalk_rate_mcps =
 8009922:	687b      	ldr	r3, [r7, #4]
 8009924:	601a      	str	r2, [r3, #0]
		}
	}

	return Status;
 8009926:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 800992a:	4618      	mov	r0, r3
 800992c:	3720      	adds	r7, #32
 800992e:	46bd      	mov	sp, r7
 8009930:	bd80      	pop	{r7, pc}

08009932 <VL53L0X_get_total_signal_rate>:

VL53L0X_Error VL53L0X_get_total_signal_rate(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
	FixPoint1616_t *ptotal_signal_rate_mcps)
{
 8009932:	b580      	push	{r7, lr}
 8009934:	b086      	sub	sp, #24
 8009936:	af00      	add	r7, sp, #0
 8009938:	60f8      	str	r0, [r7, #12]
 800993a:	60b9      	str	r1, [r7, #8]
 800993c:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800993e:	2300      	movs	r3, #0
 8009940:	75fb      	strb	r3, [r7, #23]
	FixPoint1616_t totalXtalkMegaCps;

	LOG_FUNCTION_START("");

	*ptotal_signal_rate_mcps =
		pRangingMeasurementData->SignalRateRtnMegaCps;
 8009942:	68bb      	ldr	r3, [r7, #8]
 8009944:	68da      	ldr	r2, [r3, #12]
	*ptotal_signal_rate_mcps =
 8009946:	687b      	ldr	r3, [r7, #4]
 8009948:	601a      	str	r2, [r3, #0]

	Status = VL53L0X_get_total_xtalk_rate(
 800994a:	f107 0310 	add.w	r3, r7, #16
 800994e:	461a      	mov	r2, r3
 8009950:	68b9      	ldr	r1, [r7, #8]
 8009952:	68f8      	ldr	r0, [r7, #12]
 8009954:	f7ff ffbe 	bl	80098d4 <VL53L0X_get_total_xtalk_rate>
 8009958:	4603      	mov	r3, r0
 800995a:	75fb      	strb	r3, [r7, #23]
		Dev, pRangingMeasurementData, &totalXtalkMegaCps);

	if (Status == VL53L0X_ERROR_NONE)
 800995c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8009960:	2b00      	cmp	r3, #0
 8009962:	d105      	bne.n	8009970 <VL53L0X_get_total_signal_rate+0x3e>
		*ptotal_signal_rate_mcps += totalXtalkMegaCps;
 8009964:	687b      	ldr	r3, [r7, #4]
 8009966:	681a      	ldr	r2, [r3, #0]
 8009968:	693b      	ldr	r3, [r7, #16]
 800996a:	441a      	add	r2, r3
 800996c:	687b      	ldr	r3, [r7, #4]
 800996e:	601a      	str	r2, [r3, #0]

	return Status;
 8009970:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8009974:	4618      	mov	r0, r3
 8009976:	3718      	adds	r7, #24
 8009978:	46bd      	mov	sp, r7
 800997a:	bd80      	pop	{r7, pc}

0800997c <VL53L0X_calc_dmax>:
	FixPoint1616_t pwMult,
	uint32_t sigmaEstimateP1,
	FixPoint1616_t sigmaEstimateP2,
	uint32_t peakVcselDuration_us,
	uint32_t *pdmax_mm)
{
 800997c:	b580      	push	{r7, lr}
 800997e:	b09a      	sub	sp, #104	; 0x68
 8009980:	af00      	add	r7, sp, #0
 8009982:	60f8      	str	r0, [r7, #12]
 8009984:	60b9      	str	r1, [r7, #8]
 8009986:	607a      	str	r2, [r7, #4]
 8009988:	603b      	str	r3, [r7, #0]
	const uint32_t cSigmaLimit		= 18;
 800998a:	2312      	movs	r3, #18
 800998c:	657b      	str	r3, [r7, #84]	; 0x54
	const FixPoint1616_t cSignalLimit	= 0x4000; /* 0.25 */
 800998e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8009992:	653b      	str	r3, [r7, #80]	; 0x50
	const FixPoint1616_t cSigmaEstRef	= 0x00000042; /* 0.001 */
 8009994:	2342      	movs	r3, #66	; 0x42
 8009996:	64fb      	str	r3, [r7, #76]	; 0x4c
	const uint32_t cAmbEffWidthSigmaEst_ns = 6;
 8009998:	2306      	movs	r3, #6
 800999a:	64bb      	str	r3, [r7, #72]	; 0x48
	const uint32_t cAmbEffWidthDMax_ns	   = 7;
 800999c:	2307      	movs	r3, #7
 800999e:	647b      	str	r3, [r7, #68]	; 0x44
	FixPoint1616_t dmaxAmbient;
	FixPoint1616_t dmaxDarkTmp;
	FixPoint1616_t sigmaEstP2Tmp;
	uint32_t signalRateTemp_mcps;

	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80099a0:	2300      	movs	r3, #0
 80099a2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43

	LOG_FUNCTION_START("");

	dmaxCalRange_mm =
		PALDevDataGet(Dev, DmaxCalRangeMilliMeter);
 80099a6:	68fb      	ldr	r3, [r7, #12]
 80099a8:	f8b3 3154 	ldrh.w	r3, [r3, #340]	; 0x154
	dmaxCalRange_mm =
 80099ac:	63fb      	str	r3, [r7, #60]	; 0x3c

	dmaxCalSignalRateRtn_mcps =
 80099ae:	68fb      	ldr	r3, [r7, #12]
 80099b0:	f8d3 3158 	ldr.w	r3, [r3, #344]	; 0x158
 80099b4:	63bb      	str	r3, [r7, #56]	; 0x38
		PALDevDataGet(Dev, DmaxCalSignalRateRtnMegaCps);

	/* uint32 * FixPoint1616 = FixPoint1616 */
	SignalAt0mm = dmaxCalRange_mm * dmaxCalSignalRateRtn_mcps;
 80099b6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80099b8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80099ba:	fb02 f303 	mul.w	r3, r2, r3
 80099be:	637b      	str	r3, [r7, #52]	; 0x34

	/* FixPoint1616 >> 8 = FixPoint2408 */
	SignalAt0mm = (SignalAt0mm + 0x80) >> 8;
 80099c0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80099c2:	3380      	adds	r3, #128	; 0x80
 80099c4:	0a1b      	lsrs	r3, r3, #8
 80099c6:	637b      	str	r3, [r7, #52]	; 0x34
	SignalAt0mm *= dmaxCalRange_mm;
 80099c8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80099ca:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80099cc:	fb02 f303 	mul.w	r3, r2, r3
 80099d0:	637b      	str	r3, [r7, #52]	; 0x34

	minSignalNeeded_p1 = 0;
 80099d2:	2300      	movs	r3, #0
 80099d4:	667b      	str	r3, [r7, #100]	; 0x64
	if (totalCorrSignalRate_mcps > 0) {
 80099d6:	687b      	ldr	r3, [r7, #4]
 80099d8:	2b00      	cmp	r3, #0
 80099da:	d01b      	beq.n	8009a14 <VL53L0X_calc_dmax+0x98>

		/* Shift by 10 bits to increase resolution prior to the
		 * division */
		signalRateTemp_mcps = totalSignalRate_mcps << 10;
 80099dc:	68bb      	ldr	r3, [r7, #8]
 80099de:	029b      	lsls	r3, r3, #10
 80099e0:	633b      	str	r3, [r7, #48]	; 0x30

		/* Add rounding value prior to division */
		minSignalNeeded_p1 = signalRateTemp_mcps +
			(totalCorrSignalRate_mcps/2);
 80099e2:	687b      	ldr	r3, [r7, #4]
 80099e4:	085a      	lsrs	r2, r3, #1
		minSignalNeeded_p1 = signalRateTemp_mcps +
 80099e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80099e8:	4413      	add	r3, r2
 80099ea:	667b      	str	r3, [r7, #100]	; 0x64

		/* FixPoint0626/FixPoint1616 = FixPoint2210 */
		minSignalNeeded_p1 /= totalCorrSignalRate_mcps;
 80099ec:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 80099ee:	687b      	ldr	r3, [r7, #4]
 80099f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80099f4:	667b      	str	r3, [r7, #100]	; 0x64

		/* Apply a factored version of the speed of light.
		 Correction to be applied at the end */
		minSignalNeeded_p1 *= 3;
 80099f6:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 80099f8:	4613      	mov	r3, r2
 80099fa:	005b      	lsls	r3, r3, #1
 80099fc:	4413      	add	r3, r2
 80099fe:	667b      	str	r3, [r7, #100]	; 0x64

		/* FixPoint2210 * FixPoint2210 = FixPoint1220 */
		minSignalNeeded_p1 *= minSignalNeeded_p1;
 8009a00:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8009a02:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8009a04:	fb02 f303 	mul.w	r3, r2, r3
 8009a08:	667b      	str	r3, [r7, #100]	; 0x64

		/* FixPoint1220 >> 16 = FixPoint2804 */
		minSignalNeeded_p1 = (minSignalNeeded_p1 + 0x8000) >> 16;
 8009a0a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8009a0c:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 8009a10:	0c1b      	lsrs	r3, r3, #16
 8009a12:	667b      	str	r3, [r7, #100]	; 0x64
	}

	minSignalNeeded_p2 = pwMult * sigmaEstimateP1;
 8009a14:	683b      	ldr	r3, [r7, #0]
 8009a16:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8009a18:	fb02 f303 	mul.w	r3, r2, r3
 8009a1c:	62fb      	str	r3, [r7, #44]	; 0x2c

	/* FixPoint1616 >> 16 =	 uint32 */
	minSignalNeeded_p2 = (minSignalNeeded_p2 + 0x8000) >> 16;
 8009a1e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009a20:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 8009a24:	0c1b      	lsrs	r3, r3, #16
 8009a26:	62fb      	str	r3, [r7, #44]	; 0x2c

	/* uint32 * uint32	=  uint32 */
	minSignalNeeded_p2 *= minSignalNeeded_p2;
 8009a28:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009a2a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009a2c:	fb02 f303 	mul.w	r3, r2, r3
 8009a30:	62fb      	str	r3, [r7, #44]	; 0x2c
	/* Check sigmaEstimateP2
	 * If this value is too high there is not enough signal rate
	 * to calculate dmax value so set a suitable value to ensure
	 * a very small dmax.
	 */
	sigmaEstP2Tmp = (sigmaEstimateP2 + 0x8000) >> 16;
 8009a32:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009a34:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 8009a38:	0c1b      	lsrs	r3, r3, #16
 8009a3a:	62bb      	str	r3, [r7, #40]	; 0x28
	sigmaEstP2Tmp = (sigmaEstP2Tmp + cAmbEffWidthSigmaEst_ns/2)/
 8009a3c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009a3e:	085a      	lsrs	r2, r3, #1
 8009a40:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009a42:	441a      	add	r2, r3
 8009a44:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009a46:	fbb2 f3f3 	udiv	r3, r2, r3
 8009a4a:	62bb      	str	r3, [r7, #40]	; 0x28
		cAmbEffWidthSigmaEst_ns;
	sigmaEstP2Tmp *= cAmbEffWidthDMax_ns;
 8009a4c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009a4e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8009a50:	fb02 f303 	mul.w	r3, r2, r3
 8009a54:	62bb      	str	r3, [r7, #40]	; 0x28

	if (sigmaEstP2Tmp > 0xffff) {
 8009a56:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009a58:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009a5c:	d302      	bcc.n	8009a64 <VL53L0X_calc_dmax+0xe8>
		minSignalNeeded_p3 = 0xfff00000;
 8009a5e:	4b55      	ldr	r3, [pc, #340]	; (8009bb4 <VL53L0X_calc_dmax+0x238>)
 8009a60:	663b      	str	r3, [r7, #96]	; 0x60
 8009a62:	e016      	b.n	8009a92 <VL53L0X_calc_dmax+0x116>

		/* DMAX uses a different ambient width from sigma, so apply
		 * correction.
		 * Perform division before multiplication to prevent overflow.
		 */
		sigmaEstimateP2 = (sigmaEstimateP2 + cAmbEffWidthSigmaEst_ns/2)/
 8009a64:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009a66:	085a      	lsrs	r2, r3, #1
 8009a68:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009a6a:	441a      	add	r2, r3
 8009a6c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009a6e:	fbb2 f3f3 	udiv	r3, r2, r3
 8009a72:	677b      	str	r3, [r7, #116]	; 0x74
			cAmbEffWidthSigmaEst_ns;
		sigmaEstimateP2 *= cAmbEffWidthDMax_ns;
 8009a74:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009a76:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8009a78:	fb02 f303 	mul.w	r3, r2, r3
 8009a7c:	677b      	str	r3, [r7, #116]	; 0x74

		/* FixPoint1616 >> 16 = uint32 */
		minSignalNeeded_p3 = (sigmaEstimateP2 + 0x8000) >> 16;
 8009a7e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009a80:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 8009a84:	0c1b      	lsrs	r3, r3, #16
 8009a86:	663b      	str	r3, [r7, #96]	; 0x60

		minSignalNeeded_p3 *= minSignalNeeded_p3;
 8009a88:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8009a8a:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8009a8c:	fb02 f303 	mul.w	r3, r2, r3
 8009a90:	663b      	str	r3, [r7, #96]	; 0x60

	}

	/* FixPoint1814 / uint32 = FixPoint1814 */
	sigmaLimitTmp = ((cSigmaLimit << 14) + 500) / 1000;
 8009a92:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009a94:	039b      	lsls	r3, r3, #14
 8009a96:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 8009a9a:	4a47      	ldr	r2, [pc, #284]	; (8009bb8 <VL53L0X_calc_dmax+0x23c>)
 8009a9c:	fba2 2303 	umull	r2, r3, r2, r3
 8009aa0:	099b      	lsrs	r3, r3, #6
 8009aa2:	627b      	str	r3, [r7, #36]	; 0x24

	/* FixPoint1814 * FixPoint1814 = FixPoint3628 := FixPoint0428 */
	sigmaLimitTmp *= sigmaLimitTmp;
 8009aa4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009aa6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009aa8:	fb02 f303 	mul.w	r3, r2, r3
 8009aac:	627b      	str	r3, [r7, #36]	; 0x24

	/* FixPoint1616 * FixPoint1616 = FixPoint3232 */
	sigmaEstSqTmp = cSigmaEstRef * cSigmaEstRef;
 8009aae:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009ab0:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8009ab2:	fb02 f303 	mul.w	r3, r2, r3
 8009ab6:	623b      	str	r3, [r7, #32]

	/* FixPoint3232 >> 4 = FixPoint0428 */
	sigmaEstSqTmp = (sigmaEstSqTmp + 0x08) >> 4;
 8009ab8:	6a3b      	ldr	r3, [r7, #32]
 8009aba:	3308      	adds	r3, #8
 8009abc:	091b      	lsrs	r3, r3, #4
 8009abe:	623b      	str	r3, [r7, #32]

	/* FixPoint0428 - FixPoint0428	= FixPoint0428 */
	sigmaLimitTmp -=  sigmaEstSqTmp;
 8009ac0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009ac2:	6a3b      	ldr	r3, [r7, #32]
 8009ac4:	1ad3      	subs	r3, r2, r3
 8009ac6:	627b      	str	r3, [r7, #36]	; 0x24

	/* uint32_t * FixPoint0428 = FixPoint0428 */
	minSignalNeeded_p4 = 4 * 12 * sigmaLimitTmp;
 8009ac8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009aca:	4613      	mov	r3, r2
 8009acc:	005b      	lsls	r3, r3, #1
 8009ace:	4413      	add	r3, r2
 8009ad0:	011b      	lsls	r3, r3, #4
 8009ad2:	61fb      	str	r3, [r7, #28]

	/* FixPoint0428 >> 14 = FixPoint1814 */
	minSignalNeeded_p4 = (minSignalNeeded_p4 + 0x2000) >> 14;
 8009ad4:	69fb      	ldr	r3, [r7, #28]
 8009ad6:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8009ada:	0b9b      	lsrs	r3, r3, #14
 8009adc:	61fb      	str	r3, [r7, #28]

	/* uint32 + uint32 = uint32 */
	minSignalNeeded = (minSignalNeeded_p2 + minSignalNeeded_p3);
 8009ade:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009ae0:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8009ae2:	4413      	add	r3, r2
 8009ae4:	61bb      	str	r3, [r7, #24]

	/* uint32 / uint32 = uint32 */
	minSignalNeeded += (peakVcselDuration_us/2);
 8009ae6:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8009ae8:	085b      	lsrs	r3, r3, #1
 8009aea:	69ba      	ldr	r2, [r7, #24]
 8009aec:	4413      	add	r3, r2
 8009aee:	61bb      	str	r3, [r7, #24]
	minSignalNeeded /= peakVcselDuration_us;
 8009af0:	69ba      	ldr	r2, [r7, #24]
 8009af2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8009af4:	fbb2 f3f3 	udiv	r3, r2, r3
 8009af8:	61bb      	str	r3, [r7, #24]

	/* uint32 << 14 = FixPoint1814 */
	minSignalNeeded <<= 14;
 8009afa:	69bb      	ldr	r3, [r7, #24]
 8009afc:	039b      	lsls	r3, r3, #14
 8009afe:	61bb      	str	r3, [r7, #24]

	/* FixPoint1814 / FixPoint1814 = uint32 */
	minSignalNeeded += (minSignalNeeded_p4/2);
 8009b00:	69fb      	ldr	r3, [r7, #28]
 8009b02:	085b      	lsrs	r3, r3, #1
 8009b04:	69ba      	ldr	r2, [r7, #24]
 8009b06:	4413      	add	r3, r2
 8009b08:	61bb      	str	r3, [r7, #24]
	minSignalNeeded /= minSignalNeeded_p4;
 8009b0a:	69ba      	ldr	r2, [r7, #24]
 8009b0c:	69fb      	ldr	r3, [r7, #28]
 8009b0e:	fbb2 f3f3 	udiv	r3, r2, r3
 8009b12:	61bb      	str	r3, [r7, #24]

	/* FixPoint3200 * FixPoint2804 := FixPoint2804*/
	minSignalNeeded *= minSignalNeeded_p1;
 8009b14:	69bb      	ldr	r3, [r7, #24]
 8009b16:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8009b18:	fb02 f303 	mul.w	r3, r2, r3
 8009b1c:	61bb      	str	r3, [r7, #24]
	 * and 10E-22 on the denominator.
	 * We do this because 32bit fix point calculation can't
	 * handle the larger and smaller elements of this equation,
	 * i.e. speed of light and pulse widths.
	 */
	minSignalNeeded = (minSignalNeeded + 500) / 1000;
 8009b1e:	69bb      	ldr	r3, [r7, #24]
 8009b20:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 8009b24:	4a24      	ldr	r2, [pc, #144]	; (8009bb8 <VL53L0X_calc_dmax+0x23c>)
 8009b26:	fba2 2303 	umull	r2, r3, r2, r3
 8009b2a:	099b      	lsrs	r3, r3, #6
 8009b2c:	61bb      	str	r3, [r7, #24]
	minSignalNeeded <<= 4;
 8009b2e:	69bb      	ldr	r3, [r7, #24]
 8009b30:	011b      	lsls	r3, r3, #4
 8009b32:	61bb      	str	r3, [r7, #24]

	minSignalNeeded = (minSignalNeeded + 500) / 1000;
 8009b34:	69bb      	ldr	r3, [r7, #24]
 8009b36:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 8009b3a:	4a1f      	ldr	r2, [pc, #124]	; (8009bb8 <VL53L0X_calc_dmax+0x23c>)
 8009b3c:	fba2 2303 	umull	r2, r3, r2, r3
 8009b40:	099b      	lsrs	r3, r3, #6
 8009b42:	61bb      	str	r3, [r7, #24]

	/* FixPoint1616 >> 8 = FixPoint2408 */
	signalLimitTmp = (cSignalLimit + 0x80) >> 8;
 8009b44:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009b46:	3380      	adds	r3, #128	; 0x80
 8009b48:	0a1b      	lsrs	r3, r3, #8
 8009b4a:	617b      	str	r3, [r7, #20]

	/* FixPoint2408/FixPoint2408 = uint32 */
	if (signalLimitTmp != 0)
 8009b4c:	697b      	ldr	r3, [r7, #20]
 8009b4e:	2b00      	cmp	r3, #0
 8009b50:	d008      	beq.n	8009b64 <VL53L0X_calc_dmax+0x1e8>
		dmaxDarkTmp = (SignalAt0mm + (signalLimitTmp / 2))
 8009b52:	697b      	ldr	r3, [r7, #20]
 8009b54:	085a      	lsrs	r2, r3, #1
 8009b56:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009b58:	441a      	add	r2, r3
 8009b5a:	697b      	ldr	r3, [r7, #20]
 8009b5c:	fbb2 f3f3 	udiv	r3, r2, r3
 8009b60:	65bb      	str	r3, [r7, #88]	; 0x58
 8009b62:	e001      	b.n	8009b68 <VL53L0X_calc_dmax+0x1ec>
			/ signalLimitTmp;
	else
		dmaxDarkTmp = 0;
 8009b64:	2300      	movs	r3, #0
 8009b66:	65bb      	str	r3, [r7, #88]	; 0x58

	dmaxDark = VL53L0X_isqrt(dmaxDarkTmp);
 8009b68:	6db8      	ldr	r0, [r7, #88]	; 0x58
 8009b6a:	f7fe f9b7 	bl	8007edc <VL53L0X_isqrt>
 8009b6e:	6138      	str	r0, [r7, #16]

	/* FixPoint2408/FixPoint2408 = uint32 */
	if (minSignalNeeded != 0)
 8009b70:	69bb      	ldr	r3, [r7, #24]
 8009b72:	2b00      	cmp	r3, #0
 8009b74:	d008      	beq.n	8009b88 <VL53L0X_calc_dmax+0x20c>
		dmaxAmbient = (SignalAt0mm + minSignalNeeded/2)
 8009b76:	69bb      	ldr	r3, [r7, #24]
 8009b78:	085a      	lsrs	r2, r3, #1
 8009b7a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009b7c:	441a      	add	r2, r3
 8009b7e:	69bb      	ldr	r3, [r7, #24]
 8009b80:	fbb2 f3f3 	udiv	r3, r2, r3
 8009b84:	65fb      	str	r3, [r7, #92]	; 0x5c
 8009b86:	e001      	b.n	8009b8c <VL53L0X_calc_dmax+0x210>
			/ minSignalNeeded;
	else
		dmaxAmbient = 0;
 8009b88:	2300      	movs	r3, #0
 8009b8a:	65fb      	str	r3, [r7, #92]	; 0x5c

	dmaxAmbient = VL53L0X_isqrt(dmaxAmbient);
 8009b8c:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 8009b8e:	f7fe f9a5 	bl	8007edc <VL53L0X_isqrt>
 8009b92:	65f8      	str	r0, [r7, #92]	; 0x5c

	*pdmax_mm = dmaxDark;
 8009b94:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8009b96:	693a      	ldr	r2, [r7, #16]
 8009b98:	601a      	str	r2, [r3, #0]
	if (dmaxDark > dmaxAmbient)
 8009b9a:	693a      	ldr	r2, [r7, #16]
 8009b9c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009b9e:	429a      	cmp	r2, r3
 8009ba0:	d902      	bls.n	8009ba8 <VL53L0X_calc_dmax+0x22c>
		*pdmax_mm = dmaxAmbient;
 8009ba2:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8009ba4:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8009ba6:	601a      	str	r2, [r3, #0]

	LOG_FUNCTION_END(Status);

	return Status;
 8009ba8:	f997 3043 	ldrsb.w	r3, [r7, #67]	; 0x43
}
 8009bac:	4618      	mov	r0, r3
 8009bae:	3768      	adds	r7, #104	; 0x68
 8009bb0:	46bd      	mov	sp, r7
 8009bb2:	bd80      	pop	{r7, pc}
 8009bb4:	fff00000 	.word	0xfff00000
 8009bb8:	10624dd3 	.word	0x10624dd3

08009bbc <VL53L0X_calc_sigma_estimate>:

VL53L0X_Error VL53L0X_calc_sigma_estimate(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
	FixPoint1616_t *pSigmaEstimate,
	uint32_t *pDmax_mm)
{
 8009bbc:	b580      	push	{r7, lr}
 8009bbe:	b0b4      	sub	sp, #208	; 0xd0
 8009bc0:	af04      	add	r7, sp, #16
 8009bc2:	60f8      	str	r0, [r7, #12]
 8009bc4:	60b9      	str	r1, [r7, #8]
 8009bc6:	607a      	str	r2, [r7, #4]
 8009bc8:	603b      	str	r3, [r7, #0]
	/* Expressed in 100ths of a ns, i.e. centi-ns */
	const uint32_t cPulseEffectiveWidth_centi_ns   = 800;
 8009bca:	f44f 7348 	mov.w	r3, #800	; 0x320
 8009bce:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
	/* Expressed in 100ths of a ns, i.e. centi-ns */
	const uint32_t cAmbientEffectiveWidth_centi_ns = 600;
 8009bd2:	f44f 7316 	mov.w	r3, #600	; 0x258
 8009bd6:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
	const FixPoint1616_t cDfltFinalRangeIntegrationTimeMilliSecs	= 0x00190000; /* 25ms */
 8009bda:	f44f 13c8 	mov.w	r3, #1638400	; 0x190000
 8009bde:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
	const uint32_t cVcselPulseWidth_ps	= 4700; /* pico secs */
 8009be2:	f241 235c 	movw	r3, #4700	; 0x125c
 8009be6:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
	const FixPoint1616_t cSigmaEstMax	= 0x028F87AE;
 8009bea:	4b9e      	ldr	r3, [pc, #632]	; (8009e64 <VL53L0X_calc_sigma_estimate+0x2a8>)
 8009bec:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
	const FixPoint1616_t cSigmaEstRtnMax	= 0xF000;
 8009bf0:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 8009bf4:	67fb      	str	r3, [r7, #124]	; 0x7c
	const FixPoint1616_t cAmbToSignalRatioMax = 0xF0000000/
 8009bf6:	f04f 4270 	mov.w	r2, #4026531840	; 0xf0000000
 8009bfa:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8009bfe:	fbb2 f3f3 	udiv	r3, r2, r3
 8009c02:	67bb      	str	r3, [r7, #120]	; 0x78
		cAmbientEffectiveWidth_centi_ns;
	/* Time Of Flight per mm (6.6 pico secs) */
	const FixPoint1616_t cTOF_per_mm_ps		= 0x0006999A;
 8009c04:	4b98      	ldr	r3, [pc, #608]	; (8009e68 <VL53L0X_calc_sigma_estimate+0x2ac>)
 8009c06:	677b      	str	r3, [r7, #116]	; 0x74
	const uint32_t c16BitRoundingParam		= 0x00008000;
 8009c08:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009c0c:	673b      	str	r3, [r7, #112]	; 0x70
	const FixPoint1616_t cMaxXTalk_kcps		= 0x00320000;
 8009c0e:	f44f 1348 	mov.w	r3, #3276800	; 0x320000
 8009c12:	66fb      	str	r3, [r7, #108]	; 0x6c
	const uint32_t cPllPeriod_ps			= 1655;
 8009c14:	f240 6377 	movw	r3, #1655	; 0x677
 8009c18:	66bb      	str	r3, [r7, #104]	; 0x68
	FixPoint1616_t xTalkCorrection;
	FixPoint1616_t ambientRate_kcps;
	FixPoint1616_t peakSignalRate_kcps;
	FixPoint1616_t xTalkCompRate_mcps;
	uint32_t xTalkCompRate_kcps;
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8009c1a:	2300      	movs	r3, #0
 8009c1c:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
	 * Estimates the range sigma
	 */

	LOG_FUNCTION_START("");

	VL53L0X_GETPARAMETERFIELD(Dev, XTalkCompensationRateMegaCps,
 8009c20:	68fb      	ldr	r3, [r7, #12]
 8009c22:	6a1b      	ldr	r3, [r3, #32]
 8009c24:	617b      	str	r3, [r7, #20]
	 * We work in kcps rather than mcps as this helps keep within the
	 * confines of the 32 Fix1616 type.
	 */

	ambientRate_kcps =
		(pRangingMeasurementData->AmbientRateRtnMegaCps * 1000) >> 16;
 8009c26:	68bb      	ldr	r3, [r7, #8]
 8009c28:	691b      	ldr	r3, [r3, #16]
 8009c2a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8009c2e:	fb02 f303 	mul.w	r3, r2, r3
	ambientRate_kcps =
 8009c32:	0c1b      	lsrs	r3, r3, #16
 8009c34:	667b      	str	r3, [r7, #100]	; 0x64

	correctedSignalRate_mcps =
 8009c36:	68bb      	ldr	r3, [r7, #8]
 8009c38:	68db      	ldr	r3, [r3, #12]
 8009c3a:	663b      	str	r3, [r7, #96]	; 0x60
		pRangingMeasurementData->SignalRateRtnMegaCps;


	Status = VL53L0X_get_total_signal_rate(
 8009c3c:	f107 0310 	add.w	r3, r7, #16
 8009c40:	461a      	mov	r2, r3
 8009c42:	68b9      	ldr	r1, [r7, #8]
 8009c44:	68f8      	ldr	r0, [r7, #12]
 8009c46:	f7ff fe74 	bl	8009932 <VL53L0X_get_total_signal_rate>
 8009c4a:	4603      	mov	r3, r0
 8009c4c:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
		Dev, pRangingMeasurementData, &totalSignalRate_mcps);
	Status = VL53L0X_get_total_xtalk_rate(
 8009c50:	f107 0314 	add.w	r3, r7, #20
 8009c54:	461a      	mov	r2, r3
 8009c56:	68b9      	ldr	r1, [r7, #8]
 8009c58:	68f8      	ldr	r0, [r7, #12]
 8009c5a:	f7ff fe3b 	bl	80098d4 <VL53L0X_get_total_xtalk_rate>
 8009c5e:	4603      	mov	r3, r0
 8009c60:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f


	/* Signal rate measurement provided by device is the
	 * peak signal rate, not average.
	 */
	peakSignalRate_kcps = (totalSignalRate_mcps * 1000);
 8009c64:	693b      	ldr	r3, [r7, #16]
 8009c66:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8009c6a:	fb02 f303 	mul.w	r3, r2, r3
 8009c6e:	65fb      	str	r3, [r7, #92]	; 0x5c
	peakSignalRate_kcps = (peakSignalRate_kcps + 0x8000) >> 16;
 8009c70:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009c72:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 8009c76:	0c1b      	lsrs	r3, r3, #16
 8009c78:	65fb      	str	r3, [r7, #92]	; 0x5c

	xTalkCompRate_kcps = xTalkCompRate_mcps * 1000;
 8009c7a:	697b      	ldr	r3, [r7, #20]
 8009c7c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8009c80:	fb02 f303 	mul.w	r3, r2, r3
 8009c84:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0

	if (xTalkCompRate_kcps > cMaxXTalk_kcps)
 8009c88:	f8d7 20a0 	ldr.w	r2, [r7, #160]	; 0xa0
 8009c8c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009c8e:	429a      	cmp	r2, r3
 8009c90:	d902      	bls.n	8009c98 <VL53L0X_calc_sigma_estimate+0xdc>
		xTalkCompRate_kcps = cMaxXTalk_kcps;
 8009c92:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009c94:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0

	if (Status == VL53L0X_ERROR_NONE) {
 8009c98:	f997 309f 	ldrsb.w	r3, [r7, #159]	; 0x9f
 8009c9c:	2b00      	cmp	r3, #0
 8009c9e:	d168      	bne.n	8009d72 <VL53L0X_calc_sigma_estimate+0x1b6>

		/* Calculate final range macro periods */
		finalRangeTimeoutMicroSecs = VL53L0X_GETDEVICESPECIFICPARAMETER(
 8009ca0:	68fb      	ldr	r3, [r7, #12]
 8009ca2:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8009ca6:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
			Dev, FinalRangeTimeoutMicroSecs);

		finalRangeVcselPCLKS = VL53L0X_GETDEVICESPECIFICPARAMETER(
 8009caa:	68fb      	ldr	r3, [r7, #12]
 8009cac:	f893 30e0 	ldrb.w	r3, [r3, #224]	; 0xe0
 8009cb0:	f887 305b 	strb.w	r3, [r7, #91]	; 0x5b
			Dev, FinalRangeVcselPulsePeriod);

		finalRangeMacroPCLKS = VL53L0X_calc_timeout_mclks(
 8009cb4:	f897 305b 	ldrb.w	r3, [r7, #91]	; 0x5b
 8009cb8:	461a      	mov	r2, r3
 8009cba:	f8d7 10b8 	ldr.w	r1, [r7, #184]	; 0xb8
 8009cbe:	68f8      	ldr	r0, [r7, #12]
 8009cc0:	f7fe feb0 	bl	8008a24 <VL53L0X_calc_timeout_mclks>
 8009cc4:	6578      	str	r0, [r7, #84]	; 0x54
			Dev, finalRangeTimeoutMicroSecs, finalRangeVcselPCLKS);

		/* Calculate pre-range macro periods */
		preRangeTimeoutMicroSecs = VL53L0X_GETDEVICESPECIFICPARAMETER(
 8009cc6:	68fb      	ldr	r3, [r7, #12]
 8009cc8:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 8009ccc:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
			Dev, PreRangeTimeoutMicroSecs);

		preRangeVcselPCLKS = VL53L0X_GETDEVICESPECIFICPARAMETER(
 8009cd0:	68fb      	ldr	r3, [r7, #12]
 8009cd2:	f893 30e8 	ldrb.w	r3, [r3, #232]	; 0xe8
 8009cd6:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
			Dev, PreRangeVcselPulsePeriod);

		preRangeMacroPCLKS = VL53L0X_calc_timeout_mclks(
 8009cda:	f897 3053 	ldrb.w	r3, [r7, #83]	; 0x53
 8009cde:	461a      	mov	r2, r3
 8009ce0:	f8d7 10b4 	ldr.w	r1, [r7, #180]	; 0xb4
 8009ce4:	68f8      	ldr	r0, [r7, #12]
 8009ce6:	f7fe fe9d 	bl	8008a24 <VL53L0X_calc_timeout_mclks>
 8009cea:	64f8      	str	r0, [r7, #76]	; 0x4c
			Dev, preRangeTimeoutMicroSecs, preRangeVcselPCLKS);

		vcselWidth = 3;
 8009cec:	2303      	movs	r3, #3
 8009cee:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
		if (finalRangeVcselPCLKS == 8)
 8009cf2:	f897 305b 	ldrb.w	r3, [r7, #91]	; 0x5b
 8009cf6:	2b08      	cmp	r3, #8
 8009cf8:	d102      	bne.n	8009d00 <VL53L0X_calc_sigma_estimate+0x144>
			vcselWidth = 2;
 8009cfa:	2302      	movs	r3, #2
 8009cfc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98


		peakVcselDuration_us = vcselWidth * 2048 *
			(preRangeMacroPCLKS + finalRangeMacroPCLKS);
 8009d00:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8009d02:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009d04:	4413      	add	r3, r2
		peakVcselDuration_us = vcselWidth * 2048 *
 8009d06:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 8009d0a:	fb02 f303 	mul.w	r3, r2, r3
 8009d0e:	02db      	lsls	r3, r3, #11
 8009d10:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
		peakVcselDuration_us = (peakVcselDuration_us + 500)/1000;
 8009d14:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8009d18:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 8009d1c:	4a53      	ldr	r2, [pc, #332]	; (8009e6c <VL53L0X_calc_sigma_estimate+0x2b0>)
 8009d1e:	fba2 2303 	umull	r2, r3, r2, r3
 8009d22:	099b      	lsrs	r3, r3, #6
 8009d24:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
		peakVcselDuration_us *= cPllPeriod_ps;
 8009d28:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8009d2c:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8009d2e:	fb02 f303 	mul.w	r3, r2, r3
 8009d32:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
		peakVcselDuration_us = (peakVcselDuration_us + 500)/1000;
 8009d36:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8009d3a:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 8009d3e:	4a4b      	ldr	r2, [pc, #300]	; (8009e6c <VL53L0X_calc_sigma_estimate+0x2b0>)
 8009d40:	fba2 2303 	umull	r2, r3, r2, r3
 8009d44:	099b      	lsrs	r3, r3, #6
 8009d46:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94

		/* Fix1616 >> 8 = Fix2408 */
		totalSignalRate_mcps = (totalSignalRate_mcps + 0x80) >> 8;
 8009d4a:	693b      	ldr	r3, [r7, #16]
 8009d4c:	3380      	adds	r3, #128	; 0x80
 8009d4e:	0a1b      	lsrs	r3, r3, #8
 8009d50:	613b      	str	r3, [r7, #16]

		/* Fix2408 * uint32 = Fix2408 */
		vcselTotalEventsRtn = totalSignalRate_mcps *
 8009d52:	693b      	ldr	r3, [r7, #16]
 8009d54:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8009d58:	fb02 f303 	mul.w	r3, r2, r3
 8009d5c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
			peakVcselDuration_us;

		/* Fix2408 >> 8 = uint32 */
		vcselTotalEventsRtn = (vcselTotalEventsRtn + 0x80) >> 8;
 8009d60:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8009d64:	3380      	adds	r3, #128	; 0x80
 8009d66:	0a1b      	lsrs	r3, r3, #8
 8009d68:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc

		/* Fix2408 << 8 = Fix1616 = */
		totalSignalRate_mcps <<= 8;
 8009d6c:	693b      	ldr	r3, [r7, #16]
 8009d6e:	021b      	lsls	r3, r3, #8
 8009d70:	613b      	str	r3, [r7, #16]
	}

	if (Status != VL53L0X_ERROR_NONE) {
 8009d72:	f997 309f 	ldrsb.w	r3, [r7, #159]	; 0x9f
 8009d76:	2b00      	cmp	r3, #0
 8009d78:	d002      	beq.n	8009d80 <VL53L0X_calc_sigma_estimate+0x1c4>
		LOG_FUNCTION_END(Status);
		return Status;
 8009d7a:	f997 309f 	ldrsb.w	r3, [r7, #159]	; 0x9f
 8009d7e:	e165      	b.n	800a04c <VL53L0X_calc_sigma_estimate+0x490>
	}

	if (peakSignalRate_kcps == 0) {
 8009d80:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009d82:	2b00      	cmp	r3, #0
 8009d84:	d10c      	bne.n	8009da0 <VL53L0X_calc_sigma_estimate+0x1e4>
		*pSigmaEstimate = cSigmaEstMax;
 8009d86:	687b      	ldr	r3, [r7, #4]
 8009d88:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8009d8c:	601a      	str	r2, [r3, #0]
		PALDevDataSet(Dev, SigmaEstimate, cSigmaEstMax);
 8009d8e:	68fb      	ldr	r3, [r7, #12]
 8009d90:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8009d94:	f8c3 2140 	str.w	r2, [r3, #320]	; 0x140
		*pDmax_mm = 0;
 8009d98:	683b      	ldr	r3, [r7, #0]
 8009d9a:	2200      	movs	r2, #0
 8009d9c:	601a      	str	r2, [r3, #0]
 8009d9e:	e153      	b.n	800a048 <VL53L0X_calc_sigma_estimate+0x48c>
	} else {
		if (vcselTotalEventsRtn < 1)
 8009da0:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8009da4:	2b00      	cmp	r3, #0
 8009da6:	d102      	bne.n	8009dae <VL53L0X_calc_sigma_estimate+0x1f2>
			vcselTotalEventsRtn = 1;
 8009da8:	2301      	movs	r3, #1
 8009daa:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc

		sigmaEstimateP1 = cPulseEffectiveWidth_centi_ns;
 8009dae:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8009db2:	64bb      	str	r3, [r7, #72]	; 0x48

		/* ((FixPoint1616 << 16)* uint32)/uint32 = FixPoint1616 */
		sigmaEstimateP2 = (ambientRate_kcps << 16)/peakSignalRate_kcps;
 8009db4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8009db6:	041a      	lsls	r2, r3, #16
 8009db8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009dba:	fbb2 f3f3 	udiv	r3, r2, r3
 8009dbe:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
		if (sigmaEstimateP2 > cAmbToSignalRatioMax) {
 8009dc2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8009dc6:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8009dc8:	429a      	cmp	r2, r3
 8009dca:	d902      	bls.n	8009dd2 <VL53L0X_calc_sigma_estimate+0x216>
			/* Clip to prevent overflow. Will ensure safe
			 * max result. */
			sigmaEstimateP2 = cAmbToSignalRatioMax;
 8009dcc:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8009dce:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
		}
		sigmaEstimateP2 *= cAmbientEffectiveWidth_centi_ns;
 8009dd2:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8009dd6:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 8009dda:	fb02 f303 	mul.w	r3, r2, r3
 8009dde:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

		sigmaEstimateP3 = 2 * VL53L0X_isqrt(vcselTotalEventsRtn * 12);
 8009de2:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8009de6:	4613      	mov	r3, r2
 8009de8:	005b      	lsls	r3, r3, #1
 8009dea:	4413      	add	r3, r2
 8009dec:	009b      	lsls	r3, r3, #2
 8009dee:	4618      	mov	r0, r3
 8009df0:	f7fe f874 	bl	8007edc <VL53L0X_isqrt>
 8009df4:	4603      	mov	r3, r0
 8009df6:	005b      	lsls	r3, r3, #1
 8009df8:	647b      	str	r3, [r7, #68]	; 0x44

		/* uint32 * FixPoint1616 = FixPoint1616 */
		deltaT_ps = pRangingMeasurementData->RangeMilliMeter *
 8009dfa:	68bb      	ldr	r3, [r7, #8]
 8009dfc:	891b      	ldrh	r3, [r3, #8]
 8009dfe:	461a      	mov	r2, r3
 8009e00:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009e02:	fb03 f302 	mul.w	r3, r3, r2
 8009e06:	643b      	str	r3, [r7, #64]	; 0x40
		 * (uint32 << 16) - FixPoint1616 = FixPoint1616.
		 * Divide result by 1000 to convert to mcps.
		 * 500 is added to ensure rounding when integer division
		 * truncates.
		 */
		diff1_mcps = (((peakSignalRate_kcps << 16) -
 8009e08:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009e0a:	041a      	lsls	r2, r3, #16
			2 * xTalkCompRate_kcps) + 500)/1000;
 8009e0c:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8009e10:	005b      	lsls	r3, r3, #1
		diff1_mcps = (((peakSignalRate_kcps << 16) -
 8009e12:	1ad3      	subs	r3, r2, r3
			2 * xTalkCompRate_kcps) + 500)/1000;
 8009e14:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
		diff1_mcps = (((peakSignalRate_kcps << 16) -
 8009e18:	4a14      	ldr	r2, [pc, #80]	; (8009e6c <VL53L0X_calc_sigma_estimate+0x2b0>)
 8009e1a:	fba2 2303 	umull	r2, r3, r2, r3
 8009e1e:	099b      	lsrs	r3, r3, #6
 8009e20:	63fb      	str	r3, [r7, #60]	; 0x3c

		/* vcselRate + xtalkCompRate */
		diff2_mcps = ((peakSignalRate_kcps << 16) + 500)/1000;
 8009e22:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009e24:	041b      	lsls	r3, r3, #16
 8009e26:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 8009e2a:	4a10      	ldr	r2, [pc, #64]	; (8009e6c <VL53L0X_calc_sigma_estimate+0x2b0>)
 8009e2c:	fba2 2303 	umull	r2, r3, r2, r3
 8009e30:	099b      	lsrs	r3, r3, #6
 8009e32:	63bb      	str	r3, [r7, #56]	; 0x38

		/* Shift by 8 bits to increase resolution prior to the
		 * division */
		diff1_mcps <<= 8;
 8009e34:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009e36:	021b      	lsls	r3, r3, #8
 8009e38:	63fb      	str	r3, [r7, #60]	; 0x3c

		/* FixPoint0824/FixPoint1616 = FixPoint2408 */
		xTalkCorrection	 = abs(diff1_mcps/diff2_mcps);
 8009e3a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8009e3c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009e3e:	fbb2 f3f3 	udiv	r3, r2, r3
 8009e42:	2b00      	cmp	r3, #0
 8009e44:	bfb8      	it	lt
 8009e46:	425b      	neglt	r3, r3
 8009e48:	637b      	str	r3, [r7, #52]	; 0x34

		/* FixPoint2408 << 8 = FixPoint1616 */
		xTalkCorrection <<= 8;
 8009e4a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009e4c:	021b      	lsls	r3, r3, #8
 8009e4e:	637b      	str	r3, [r7, #52]	; 0x34

		if(pRangingMeasurementData->RangeStatus != 0){
 8009e50:	68bb      	ldr	r3, [r7, #8]
 8009e52:	7e1b      	ldrb	r3, [r3, #24]
 8009e54:	2b00      	cmp	r3, #0
 8009e56:	d00b      	beq.n	8009e70 <VL53L0X_calc_sigma_estimate+0x2b4>
			pwMult = 1 << 16;
 8009e58:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8009e5c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8009e60:	e035      	b.n	8009ece <VL53L0X_calc_sigma_estimate+0x312>
 8009e62:	bf00      	nop
 8009e64:	028f87ae 	.word	0x028f87ae
 8009e68:	0006999a 	.word	0x0006999a
 8009e6c:	10624dd3 	.word	0x10624dd3
		} else {
			/* FixPoint1616/uint32 = FixPoint1616 */
			pwMult = deltaT_ps/cVcselPulseWidth_ps; /* smaller than 1.0f */
 8009e70:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8009e72:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8009e76:	fbb2 f3f3 	udiv	r3, r2, r3
 8009e7a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
			/*
			 * FixPoint1616 * FixPoint1616 = FixPoint3232, however both
			 * values are small enough such that32 bits will not be
			 * exceeded.
			 */
			pwMult *= ((1 << 16) - xTalkCorrection);
 8009e7e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009e80:	f5c3 3280 	rsb	r2, r3, #65536	; 0x10000
 8009e84:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8009e88:	fb02 f303 	mul.w	r3, r2, r3
 8009e8c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac

			/* (FixPoint3232 >> 16) = FixPoint1616 */
			pwMult =  (pwMult + c16BitRoundingParam) >> 16;
 8009e90:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8009e94:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8009e96:	4413      	add	r3, r2
 8009e98:	0c1b      	lsrs	r3, r3, #16
 8009e9a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac

			/* FixPoint1616 + FixPoint1616 = FixPoint1616 */
			pwMult += (1 << 16);
 8009e9e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8009ea2:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 8009ea6:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
			/*
			 * At this point the value will be 1.xx, therefore if we square
			 * the value this will exceed 32 bits. To address this perform
			 * a single shift to the right before the multiplication.
			 */
			pwMult >>= 1;
 8009eaa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8009eae:	085b      	lsrs	r3, r3, #1
 8009eb0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
			/* FixPoint1715 * FixPoint1715 = FixPoint3430 */
			pwMult = pwMult * pwMult;
 8009eb4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8009eb8:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8009ebc:	fb02 f303 	mul.w	r3, r2, r3
 8009ec0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac

			/* (FixPoint3430 >> 14) = Fix1616 */
			pwMult >>= 14;
 8009ec4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8009ec8:	0b9b      	lsrs	r3, r3, #14
 8009eca:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
		}

		/* FixPoint1616 * uint32 = FixPoint1616 */
		sqr1 = pwMult * sigmaEstimateP1;
 8009ece:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8009ed2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8009ed4:	fb02 f303 	mul.w	r3, r2, r3
 8009ed8:	633b      	str	r3, [r7, #48]	; 0x30

		/* (FixPoint1616 >> 16) = FixPoint3200 */
		sqr1 = (sqr1 + 0x8000) >> 16;
 8009eda:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009edc:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 8009ee0:	0c1b      	lsrs	r3, r3, #16
 8009ee2:	633b      	str	r3, [r7, #48]	; 0x30

		/* FixPoint3200 * FixPoint3200 = FixPoint6400 */
		sqr1 *= sqr1;
 8009ee4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009ee6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009ee8:	fb02 f303 	mul.w	r3, r2, r3
 8009eec:	633b      	str	r3, [r7, #48]	; 0x30

		sqr2 = sigmaEstimateP2;
 8009eee:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8009ef2:	62fb      	str	r3, [r7, #44]	; 0x2c

		/* (FixPoint1616 >> 16) = FixPoint3200 */
		sqr2 = (sqr2 + 0x8000) >> 16;
 8009ef4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009ef6:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 8009efa:	0c1b      	lsrs	r3, r3, #16
 8009efc:	62fb      	str	r3, [r7, #44]	; 0x2c

		/* FixPoint3200 * FixPoint3200 = FixPoint6400 */
		sqr2 *= sqr2;
 8009efe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009f00:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009f02:	fb02 f303 	mul.w	r3, r2, r3
 8009f06:	62fb      	str	r3, [r7, #44]	; 0x2c

		/* FixPoint64000 + FixPoint6400 = FixPoint6400 */
		sqrSum = sqr1 + sqr2;
 8009f08:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009f0a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009f0c:	4413      	add	r3, r2
 8009f0e:	62bb      	str	r3, [r7, #40]	; 0x28

		/* SQRT(FixPoin6400) = FixPoint3200 */
		sqrtResult_centi_ns = VL53L0X_isqrt(sqrSum);
 8009f10:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009f12:	f7fd ffe3 	bl	8007edc <VL53L0X_isqrt>
 8009f16:	6278      	str	r0, [r7, #36]	; 0x24

		/* (FixPoint3200 << 16) = FixPoint1616 */
		sqrtResult_centi_ns <<= 16;
 8009f18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009f1a:	041b      	lsls	r3, r3, #16
 8009f1c:	627b      	str	r3, [r7, #36]	; 0x24
		/*
		 * Note that the Speed Of Light is expressed in um per 1E-10
		 * seconds (2997) Therefore to get mm/ns we have to divide by
		 * 10000
		 */
		sigmaEstRtn = (((sqrtResult_centi_ns+50)/100) /
 8009f1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009f20:	3332      	adds	r3, #50	; 0x32
 8009f22:	4a4c      	ldr	r2, [pc, #304]	; (800a054 <VL53L0X_calc_sigma_estimate+0x498>)
 8009f24:	fba2 2303 	umull	r2, r3, r2, r3
 8009f28:	095a      	lsrs	r2, r3, #5
 8009f2a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009f2c:	fbb2 f3f3 	udiv	r3, r2, r3
 8009f30:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
				sigmaEstimateP3);
		sigmaEstRtn		 *= VL53L0X_SPEED_OF_LIGHT_IN_AIR;
 8009f34:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8009f38:	f640 32b5 	movw	r2, #2997	; 0xbb5
 8009f3c:	fb02 f303 	mul.w	r3, r2, r3
 8009f40:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

		/* Add 5000 before dividing by 10000 to ensure rounding. */
		sigmaEstRtn		 += 5000;
 8009f44:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8009f48:	f503 539c 	add.w	r3, r3, #4992	; 0x1380
 8009f4c:	3308      	adds	r3, #8
 8009f4e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
		sigmaEstRtn		 /= 10000;
 8009f52:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8009f56:	4a40      	ldr	r2, [pc, #256]	; (800a058 <VL53L0X_calc_sigma_estimate+0x49c>)
 8009f58:	fba2 2303 	umull	r2, r3, r2, r3
 8009f5c:	0b5b      	lsrs	r3, r3, #13
 8009f5e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

		if (sigmaEstRtn > cSigmaEstRtnMax) {
 8009f62:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8009f66:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8009f68:	429a      	cmp	r2, r3
 8009f6a:	d902      	bls.n	8009f72 <VL53L0X_calc_sigma_estimate+0x3b6>
			/* Clip to prevent overflow. Will ensure safe
			 * max result. */
			sigmaEstRtn = cSigmaEstRtnMax;
 8009f6c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8009f6e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
		}
		finalRangeIntegrationTimeMilliSecs =
			(finalRangeTimeoutMicroSecs + preRangeTimeoutMicroSecs + 500)/1000;
 8009f72:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8009f76:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8009f7a:	4413      	add	r3, r2
 8009f7c:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
		finalRangeIntegrationTimeMilliSecs =
 8009f80:	4a36      	ldr	r2, [pc, #216]	; (800a05c <VL53L0X_calc_sigma_estimate+0x4a0>)
 8009f82:	fba2 2303 	umull	r2, r3, r2, r3
 8009f86:	099b      	lsrs	r3, r3, #6
 8009f88:	623b      	str	r3, [r7, #32]
		/* sigmaEstRef = 1mm * 25ms/final range integration time (inc pre-range)
		 * sqrt(FixPoint1616/int) = FixPoint2408)
		 */
		sigmaEstRef =
			VL53L0X_isqrt((cDfltFinalRangeIntegrationTimeMilliSecs +
				finalRangeIntegrationTimeMilliSecs/2)/
 8009f8a:	6a3b      	ldr	r3, [r7, #32]
 8009f8c:	085a      	lsrs	r2, r3, #1
			VL53L0X_isqrt((cDfltFinalRangeIntegrationTimeMilliSecs +
 8009f8e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8009f92:	441a      	add	r2, r3
 8009f94:	6a3b      	ldr	r3, [r7, #32]
 8009f96:	fbb2 f3f3 	udiv	r3, r2, r3
		sigmaEstRef =
 8009f9a:	4618      	mov	r0, r3
 8009f9c:	f7fd ff9e 	bl	8007edc <VL53L0X_isqrt>
 8009fa0:	61f8      	str	r0, [r7, #28]
				finalRangeIntegrationTimeMilliSecs);

		/* FixPoint2408 << 8 = FixPoint1616 */
		sigmaEstRef <<= 8;
 8009fa2:	69fb      	ldr	r3, [r7, #28]
 8009fa4:	021b      	lsls	r3, r3, #8
 8009fa6:	61fb      	str	r3, [r7, #28]
		sigmaEstRef = (sigmaEstRef + 500)/1000;
 8009fa8:	69fb      	ldr	r3, [r7, #28]
 8009faa:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 8009fae:	4a2b      	ldr	r2, [pc, #172]	; (800a05c <VL53L0X_calc_sigma_estimate+0x4a0>)
 8009fb0:	fba2 2303 	umull	r2, r3, r2, r3
 8009fb4:	099b      	lsrs	r3, r3, #6
 8009fb6:	61fb      	str	r3, [r7, #28]

		/* FixPoint1616 * FixPoint1616 = FixPoint3232 */
		sqr1 = sigmaEstRtn * sigmaEstRtn;
 8009fb8:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8009fbc:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8009fc0:	fb02 f303 	mul.w	r3, r2, r3
 8009fc4:	633b      	str	r3, [r7, #48]	; 0x30
		/* FixPoint1616 * FixPoint1616 = FixPoint3232 */
		sqr2 = sigmaEstRef * sigmaEstRef;
 8009fc6:	69fb      	ldr	r3, [r7, #28]
 8009fc8:	69fa      	ldr	r2, [r7, #28]
 8009fca:	fb02 f303 	mul.w	r3, r2, r3
 8009fce:	62fb      	str	r3, [r7, #44]	; 0x2c

		/* sqrt(FixPoint3232) = FixPoint1616 */
		sqrtResult = VL53L0X_isqrt((sqr1 + sqr2));
 8009fd0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009fd2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009fd4:	4413      	add	r3, r2
 8009fd6:	4618      	mov	r0, r3
 8009fd8:	f7fd ff80 	bl	8007edc <VL53L0X_isqrt>
 8009fdc:	61b8      	str	r0, [r7, #24]
		 * Note that the Shift by 4 bits increases resolution prior to
		 * the sqrt, therefore the result must be shifted by 2 bits to
		 * the right to revert back to the FixPoint1616 format.
		 */

		sigmaEstimate	 = 1000 * sqrtResult;
 8009fde:	69bb      	ldr	r3, [r7, #24]
 8009fe0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8009fe4:	fb02 f303 	mul.w	r3, r2, r3
 8009fe8:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

		if ((peakSignalRate_kcps < 1) || (vcselTotalEventsRtn < 1) ||
 8009fec:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009fee:	2b00      	cmp	r3, #0
 8009ff0:	d009      	beq.n	800a006 <VL53L0X_calc_sigma_estimate+0x44a>
 8009ff2:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8009ff6:	2b00      	cmp	r3, #0
 8009ff8:	d005      	beq.n	800a006 <VL53L0X_calc_sigma_estimate+0x44a>
 8009ffa:	f8d7 20a4 	ldr.w	r2, [r7, #164]	; 0xa4
 8009ffe:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800a002:	429a      	cmp	r2, r3
 800a004:	d903      	bls.n	800a00e <VL53L0X_calc_sigma_estimate+0x452>
				(sigmaEstimate > cSigmaEstMax)) {
				sigmaEstimate = cSigmaEstMax;
 800a006:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800a00a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
		}

		*pSigmaEstimate = (uint32_t)(sigmaEstimate);
 800a00e:	687b      	ldr	r3, [r7, #4]
 800a010:	f8d7 20a4 	ldr.w	r2, [r7, #164]	; 0xa4
 800a014:	601a      	str	r2, [r3, #0]
		PALDevDataSet(Dev, SigmaEstimate, *pSigmaEstimate);
 800a016:	687b      	ldr	r3, [r7, #4]
 800a018:	681a      	ldr	r2, [r3, #0]
 800a01a:	68fb      	ldr	r3, [r7, #12]
 800a01c:	f8c3 2140 	str.w	r2, [r3, #320]	; 0x140
		Status = VL53L0X_calc_dmax(
 800a020:	6939      	ldr	r1, [r7, #16]
 800a022:	683b      	ldr	r3, [r7, #0]
 800a024:	9303      	str	r3, [sp, #12]
 800a026:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800a02a:	9302      	str	r3, [sp, #8]
 800a02c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 800a030:	9301      	str	r3, [sp, #4]
 800a032:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a034:	9300      	str	r3, [sp, #0]
 800a036:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800a03a:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800a03c:	68f8      	ldr	r0, [r7, #12]
 800a03e:	f7ff fc9d 	bl	800997c <VL53L0X_calc_dmax>
 800a042:	4603      	mov	r3, r0
 800a044:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
			peakVcselDuration_us,
			pDmax_mm);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800a048:	f997 309f 	ldrsb.w	r3, [r7, #159]	; 0x9f
}
 800a04c:	4618      	mov	r0, r3
 800a04e:	37c0      	adds	r7, #192	; 0xc0
 800a050:	46bd      	mov	sp, r7
 800a052:	bd80      	pop	{r7, pc}
 800a054:	51eb851f 	.word	0x51eb851f
 800a058:	d1b71759 	.word	0xd1b71759
 800a05c:	10624dd3 	.word	0x10624dd3

0800a060 <VL53L0X_get_pal_range_status>:
		uint8_t DeviceRangeStatus,
		FixPoint1616_t SignalRate,
		uint16_t EffectiveSpadRtnCount,
		VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
		uint8_t *pPalRangeStatus)
{
 800a060:	b580      	push	{r7, lr}
 800a062:	b090      	sub	sp, #64	; 0x40
 800a064:	af00      	add	r7, sp, #0
 800a066:	60f8      	str	r0, [r7, #12]
 800a068:	607a      	str	r2, [r7, #4]
 800a06a:	461a      	mov	r2, r3
 800a06c:	460b      	mov	r3, r1
 800a06e:	72fb      	strb	r3, [r7, #11]
 800a070:	4613      	mov	r3, r2
 800a072:	813b      	strh	r3, [r7, #8]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a074:	2300      	movs	r3, #0
 800a076:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	uint8_t NoneFlag;
	uint8_t SigmaLimitflag = 0;
 800a07a:	2300      	movs	r3, #0
 800a07c:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
	uint8_t SignalRefClipflag = 0;
 800a080:	2300      	movs	r3, #0
 800a082:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
	uint8_t RangeIgnoreThresholdflag = 0;
 800a086:	2300      	movs	r3, #0
 800a088:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
	uint8_t SigmaLimitCheckEnable = 0;
 800a08c:	2300      	movs	r3, #0
 800a08e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
	uint8_t SignalRateFinalRangeLimitCheckEnable = 0;
 800a092:	2300      	movs	r3, #0
 800a094:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
	uint8_t SignalRefClipLimitCheckEnable = 0;
 800a098:	2300      	movs	r3, #0
 800a09a:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
	uint8_t RangeIgnoreThresholdLimitCheckEnable = 0;
 800a09e:	2300      	movs	r3, #0
 800a0a0:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
	FixPoint1616_t SigmaEstimate;
	FixPoint1616_t SigmaLimitValue;
	FixPoint1616_t SignalRefClipValue;
	FixPoint1616_t RangeIgnoreThresholdValue;
	FixPoint1616_t SignalRatePerSpad;
	uint8_t DeviceRangeStatusInternal = 0;
 800a0a4:	2300      	movs	r3, #0
 800a0a6:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
	uint16_t tmpWord = 0;
 800a0aa:	2300      	movs	r3, #0
 800a0ac:	82fb      	strh	r3, [r7, #22]
	uint8_t Temp8;
	uint32_t Dmax_mm = 0;
 800a0ae:	2300      	movs	r3, #0
 800a0b0:	613b      	str	r3, [r7, #16]
	 * the value 11 in the DeviceRangeStatus.
	 * In addition, the SigmaEstimator is not included in the VL53L0X
	 * DeviceRangeStatus, this will be added in the PalRangeStatus.
	 */

	DeviceRangeStatusInternal = ((DeviceRangeStatus & 0x78) >> 3);
 800a0b2:	7afb      	ldrb	r3, [r7, #11]
 800a0b4:	10db      	asrs	r3, r3, #3
 800a0b6:	b2db      	uxtb	r3, r3
 800a0b8:	f003 030f 	and.w	r3, r3, #15
 800a0bc:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32

	if (DeviceRangeStatusInternal == 0 ||
 800a0c0:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800a0c4:	2b00      	cmp	r3, #0
 800a0c6:	d017      	beq.n	800a0f8 <VL53L0X_get_pal_range_status+0x98>
 800a0c8:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800a0cc:	2b05      	cmp	r3, #5
 800a0ce:	d013      	beq.n	800a0f8 <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 5 ||
 800a0d0:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800a0d4:	2b07      	cmp	r3, #7
 800a0d6:	d00f      	beq.n	800a0f8 <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 7 ||
 800a0d8:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800a0dc:	2b0c      	cmp	r3, #12
 800a0de:	d00b      	beq.n	800a0f8 <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 12 ||
 800a0e0:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800a0e4:	2b0d      	cmp	r3, #13
 800a0e6:	d007      	beq.n	800a0f8 <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 13 ||
 800a0e8:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800a0ec:	2b0e      	cmp	r3, #14
 800a0ee:	d003      	beq.n	800a0f8 <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 14 ||
 800a0f0:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800a0f4:	2b0f      	cmp	r3, #15
 800a0f6:	d103      	bne.n	800a100 <VL53L0X_get_pal_range_status+0xa0>
		DeviceRangeStatusInternal == 15
			) {
		NoneFlag = 1;
 800a0f8:	2301      	movs	r3, #1
 800a0fa:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
 800a0fe:	e002      	b.n	800a106 <VL53L0X_get_pal_range_status+0xa6>
	} else {
		NoneFlag = 0;
 800a100:	2300      	movs	r3, #0
 800a102:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e

	/*
	 * Check if Sigma limit is enabled, if yes then do comparison with limit
	 * value and put the result back into pPalRangeStatus.
	 */
	if (Status == VL53L0X_ERROR_NONE)
 800a106:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800a10a:	2b00      	cmp	r3, #0
 800a10c:	d109      	bne.n	800a122 <VL53L0X_get_pal_range_status+0xc2>
		Status =  VL53L0X_GetLimitCheckEnable(Dev,
 800a10e:	f107 032b 	add.w	r3, r7, #43	; 0x2b
 800a112:	461a      	mov	r2, r3
 800a114:	2100      	movs	r1, #0
 800a116:	68f8      	ldr	r0, [r7, #12]
 800a118:	f7fc f9e6 	bl	80064e8 <VL53L0X_GetLimitCheckEnable>
 800a11c:	4603      	mov	r3, r0
 800a11e:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
			VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
			&SigmaLimitCheckEnable);

	if ((SigmaLimitCheckEnable != 0) && (Status == VL53L0X_ERROR_NONE)) {
 800a122:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800a126:	2b00      	cmp	r3, #0
 800a128:	d02e      	beq.n	800a188 <VL53L0X_get_pal_range_status+0x128>
 800a12a:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800a12e:	2b00      	cmp	r3, #0
 800a130:	d12a      	bne.n	800a188 <VL53L0X_get_pal_range_status+0x128>
		/*
		* compute the Sigma and check with limit
		*/
		Status = VL53L0X_calc_sigma_estimate(
 800a132:	f107 0310 	add.w	r3, r7, #16
 800a136:	f107 0224 	add.w	r2, r7, #36	; 0x24
 800a13a:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800a13c:	68f8      	ldr	r0, [r7, #12]
 800a13e:	f7ff fd3d 	bl	8009bbc <VL53L0X_calc_sigma_estimate>
 800a142:	4603      	mov	r3, r0
 800a144:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
			Dev,
			pRangingMeasurementData,
			&SigmaEstimate,
			&Dmax_mm);
		if (Status == VL53L0X_ERROR_NONE)
 800a148:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800a14c:	2b00      	cmp	r3, #0
 800a14e:	d103      	bne.n	800a158 <VL53L0X_get_pal_range_status+0xf8>
			pRangingMeasurementData->RangeDMaxMilliMeter = Dmax_mm;
 800a150:	693b      	ldr	r3, [r7, #16]
 800a152:	b29a      	uxth	r2, r3
 800a154:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a156:	815a      	strh	r2, [r3, #10]

		if (Status == VL53L0X_ERROR_NONE) {
 800a158:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800a15c:	2b00      	cmp	r3, #0
 800a15e:	d113      	bne.n	800a188 <VL53L0X_get_pal_range_status+0x128>
			Status = VL53L0X_GetLimitCheckValue(Dev,
 800a160:	f107 0320 	add.w	r3, r7, #32
 800a164:	461a      	mov	r2, r3
 800a166:	2100      	movs	r1, #0
 800a168:	68f8      	ldr	r0, [r7, #12]
 800a16a:	f7fc fa43 	bl	80065f4 <VL53L0X_GetLimitCheckValue>
 800a16e:	4603      	mov	r3, r0
 800a170:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
				&SigmaLimitValue);

			if ((SigmaLimitValue > 0) &&
 800a174:	6a3b      	ldr	r3, [r7, #32]
 800a176:	2b00      	cmp	r3, #0
 800a178:	d006      	beq.n	800a188 <VL53L0X_get_pal_range_status+0x128>
				(SigmaEstimate > SigmaLimitValue))
 800a17a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a17c:	6a3b      	ldr	r3, [r7, #32]
			if ((SigmaLimitValue > 0) &&
 800a17e:	429a      	cmp	r2, r3
 800a180:	d902      	bls.n	800a188 <VL53L0X_get_pal_range_status+0x128>
					/* Limit Fail */
					SigmaLimitflag = 1;
 800a182:	2301      	movs	r3, #1
 800a184:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d

	/*
	 * Check if Signal ref clip limit is enabled, if yes then do comparison
	 * with limit value and put the result back into pPalRangeStatus.
	 */
	if (Status == VL53L0X_ERROR_NONE)
 800a188:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800a18c:	2b00      	cmp	r3, #0
 800a18e:	d109      	bne.n	800a1a4 <VL53L0X_get_pal_range_status+0x144>
		Status =  VL53L0X_GetLimitCheckEnable(Dev,
 800a190:	f107 0329 	add.w	r3, r7, #41	; 0x29
 800a194:	461a      	mov	r2, r3
 800a196:	2102      	movs	r1, #2
 800a198:	68f8      	ldr	r0, [r7, #12]
 800a19a:	f7fc f9a5 	bl	80064e8 <VL53L0X_GetLimitCheckEnable>
 800a19e:	4603      	mov	r3, r0
 800a1a0:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				&SignalRefClipLimitCheckEnable);

	if ((SignalRefClipLimitCheckEnable != 0) &&
 800a1a4:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 800a1a8:	2b00      	cmp	r3, #0
 800a1aa:	d044      	beq.n	800a236 <VL53L0X_get_pal_range_status+0x1d6>
 800a1ac:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800a1b0:	2b00      	cmp	r3, #0
 800a1b2:	d140      	bne.n	800a236 <VL53L0X_get_pal_range_status+0x1d6>
			(Status == VL53L0X_ERROR_NONE)) {

		Status = VL53L0X_GetLimitCheckValue(Dev,
 800a1b4:	f107 031c 	add.w	r3, r7, #28
 800a1b8:	461a      	mov	r2, r3
 800a1ba:	2102      	movs	r1, #2
 800a1bc:	68f8      	ldr	r0, [r7, #12]
 800a1be:	f7fc fa19 	bl	80065f4 <VL53L0X_GetLimitCheckValue>
 800a1c2:	4603      	mov	r3, r0
 800a1c4:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				&SignalRefClipValue);

		/* Read LastSignalRefMcps from device */
		if (Status == VL53L0X_ERROR_NONE)
 800a1c8:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800a1cc:	2b00      	cmp	r3, #0
 800a1ce:	d107      	bne.n	800a1e0 <VL53L0X_get_pal_range_status+0x180>
			Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800a1d0:	2201      	movs	r2, #1
 800a1d2:	21ff      	movs	r1, #255	; 0xff
 800a1d4:	68f8      	ldr	r0, [r7, #12]
 800a1d6:	f000 fabf 	bl	800a758 <VL53L0X_WrByte>
 800a1da:	4603      	mov	r3, r0
 800a1dc:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

		if (Status == VL53L0X_ERROR_NONE)
 800a1e0:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800a1e4:	2b00      	cmp	r3, #0
 800a1e6:	d109      	bne.n	800a1fc <VL53L0X_get_pal_range_status+0x19c>
			Status = VL53L0X_RdWord(Dev,
 800a1e8:	f107 0316 	add.w	r3, r7, #22
 800a1ec:	461a      	mov	r2, r3
 800a1ee:	21b6      	movs	r1, #182	; 0xb6
 800a1f0:	68f8      	ldr	r0, [r7, #12]
 800a1f2:	f000 fb72 	bl	800a8da <VL53L0X_RdWord>
 800a1f6:	4603      	mov	r3, r0
 800a1f8:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_REG_RESULT_PEAK_SIGNAL_RATE_REF,
				&tmpWord);

		if (Status == VL53L0X_ERROR_NONE)
 800a1fc:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800a200:	2b00      	cmp	r3, #0
 800a202:	d107      	bne.n	800a214 <VL53L0X_get_pal_range_status+0x1b4>
			Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 800a204:	2200      	movs	r2, #0
 800a206:	21ff      	movs	r1, #255	; 0xff
 800a208:	68f8      	ldr	r0, [r7, #12]
 800a20a:	f000 faa5 	bl	800a758 <VL53L0X_WrByte>
 800a20e:	4603      	mov	r3, r0
 800a210:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

		LastSignalRefMcps = VL53L0X_FIXPOINT97TOFIXPOINT1616(tmpWord);
 800a214:	8afb      	ldrh	r3, [r7, #22]
 800a216:	025b      	lsls	r3, r3, #9
 800a218:	62fb      	str	r3, [r7, #44]	; 0x2c
		PALDevDataSet(Dev, LastSignalRefMcps, LastSignalRefMcps);
 800a21a:	68fb      	ldr	r3, [r7, #12]
 800a21c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800a21e:	f8c3 2148 	str.w	r2, [r3, #328]	; 0x148

		if ((SignalRefClipValue > 0) &&
 800a222:	69fb      	ldr	r3, [r7, #28]
 800a224:	2b00      	cmp	r3, #0
 800a226:	d006      	beq.n	800a236 <VL53L0X_get_pal_range_status+0x1d6>
				(LastSignalRefMcps > SignalRefClipValue)) {
 800a228:	69fb      	ldr	r3, [r7, #28]
		if ((SignalRefClipValue > 0) &&
 800a22a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800a22c:	429a      	cmp	r2, r3
 800a22e:	d902      	bls.n	800a236 <VL53L0X_get_pal_range_status+0x1d6>
			/* Limit Fail */
			SignalRefClipflag = 1;
 800a230:	2301      	movs	r3, #1
 800a232:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
	 * Check if Signal ref clip limit is enabled, if yes then do comparison
	 * with limit value and put the result back into pPalRangeStatus.
	 * EffectiveSpadRtnCount has a format 8.8
	 * If (Return signal rate < (1.5 x Xtalk x number of Spads)) : FAIL
	 */
	if (Status == VL53L0X_ERROR_NONE)
 800a236:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800a23a:	2b00      	cmp	r3, #0
 800a23c:	d109      	bne.n	800a252 <VL53L0X_get_pal_range_status+0x1f2>
		Status =  VL53L0X_GetLimitCheckEnable(Dev,
 800a23e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800a242:	461a      	mov	r2, r3
 800a244:	2103      	movs	r1, #3
 800a246:	68f8      	ldr	r0, [r7, #12]
 800a248:	f7fc f94e 	bl	80064e8 <VL53L0X_GetLimitCheckEnable>
 800a24c:	4603      	mov	r3, r0
 800a24e:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				&RangeIgnoreThresholdLimitCheckEnable);

	if ((RangeIgnoreThresholdLimitCheckEnable != 0) &&
 800a252:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800a256:	2b00      	cmp	r3, #0
 800a258:	d023      	beq.n	800a2a2 <VL53L0X_get_pal_range_status+0x242>
 800a25a:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800a25e:	2b00      	cmp	r3, #0
 800a260:	d11f      	bne.n	800a2a2 <VL53L0X_get_pal_range_status+0x242>
			(Status == VL53L0X_ERROR_NONE)) {

		/* Compute the signal rate per spad */
		if (EffectiveSpadRtnCount == 0) {
 800a262:	893b      	ldrh	r3, [r7, #8]
 800a264:	2b00      	cmp	r3, #0
 800a266:	d102      	bne.n	800a26e <VL53L0X_get_pal_range_status+0x20e>
			SignalRatePerSpad = 0;
 800a268:	2300      	movs	r3, #0
 800a26a:	637b      	str	r3, [r7, #52]	; 0x34
 800a26c:	e005      	b.n	800a27a <VL53L0X_get_pal_range_status+0x21a>
		} else {
			SignalRatePerSpad = (FixPoint1616_t)((256 * SignalRate)
 800a26e:	687b      	ldr	r3, [r7, #4]
 800a270:	021a      	lsls	r2, r3, #8
 800a272:	893b      	ldrh	r3, [r7, #8]
 800a274:	fbb2 f3f3 	udiv	r3, r2, r3
 800a278:	637b      	str	r3, [r7, #52]	; 0x34
				/ EffectiveSpadRtnCount);
		}

		Status = VL53L0X_GetLimitCheckValue(Dev,
 800a27a:	f107 0318 	add.w	r3, r7, #24
 800a27e:	461a      	mov	r2, r3
 800a280:	2103      	movs	r1, #3
 800a282:	68f8      	ldr	r0, [r7, #12]
 800a284:	f7fc f9b6 	bl	80065f4 <VL53L0X_GetLimitCheckValue>
 800a288:	4603      	mov	r3, r0
 800a28a:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				&RangeIgnoreThresholdValue);

		if ((RangeIgnoreThresholdValue > 0) &&
 800a28e:	69bb      	ldr	r3, [r7, #24]
 800a290:	2b00      	cmp	r3, #0
 800a292:	d006      	beq.n	800a2a2 <VL53L0X_get_pal_range_status+0x242>
			(SignalRatePerSpad < RangeIgnoreThresholdValue)) {
 800a294:	69bb      	ldr	r3, [r7, #24]
		if ((RangeIgnoreThresholdValue > 0) &&
 800a296:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800a298:	429a      	cmp	r2, r3
 800a29a:	d202      	bcs.n	800a2a2 <VL53L0X_get_pal_range_status+0x242>
			/* Limit Fail add 2^6 to range status */
			RangeIgnoreThresholdflag = 1;
 800a29c:	2301      	movs	r3, #1
 800a29e:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800a2a2:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800a2a6:	2b00      	cmp	r3, #0
 800a2a8:	d14a      	bne.n	800a340 <VL53L0X_get_pal_range_status+0x2e0>
		if (NoneFlag == 1) {
 800a2aa:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 800a2ae:	2b01      	cmp	r3, #1
 800a2b0:	d103      	bne.n	800a2ba <VL53L0X_get_pal_range_status+0x25a>
			*pPalRangeStatus = 255;	 /* NONE */
 800a2b2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a2b4:	22ff      	movs	r2, #255	; 0xff
 800a2b6:	701a      	strb	r2, [r3, #0]
 800a2b8:	e042      	b.n	800a340 <VL53L0X_get_pal_range_status+0x2e0>
		} else if (DeviceRangeStatusInternal == 1 ||
 800a2ba:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800a2be:	2b01      	cmp	r3, #1
 800a2c0:	d007      	beq.n	800a2d2 <VL53L0X_get_pal_range_status+0x272>
 800a2c2:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800a2c6:	2b02      	cmp	r3, #2
 800a2c8:	d003      	beq.n	800a2d2 <VL53L0X_get_pal_range_status+0x272>
					DeviceRangeStatusInternal == 2 ||
 800a2ca:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800a2ce:	2b03      	cmp	r3, #3
 800a2d0:	d103      	bne.n	800a2da <VL53L0X_get_pal_range_status+0x27a>
					DeviceRangeStatusInternal == 3) {
			*pPalRangeStatus = 5; /* HW fail */
 800a2d2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a2d4:	2205      	movs	r2, #5
 800a2d6:	701a      	strb	r2, [r3, #0]
 800a2d8:	e032      	b.n	800a340 <VL53L0X_get_pal_range_status+0x2e0>
		} else if (DeviceRangeStatusInternal == 6 ||
 800a2da:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800a2de:	2b06      	cmp	r3, #6
 800a2e0:	d003      	beq.n	800a2ea <VL53L0X_get_pal_range_status+0x28a>
 800a2e2:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800a2e6:	2b09      	cmp	r3, #9
 800a2e8:	d103      	bne.n	800a2f2 <VL53L0X_get_pal_range_status+0x292>
					DeviceRangeStatusInternal == 9) {
			*pPalRangeStatus = 4;  /* Phase fail */
 800a2ea:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a2ec:	2204      	movs	r2, #4
 800a2ee:	701a      	strb	r2, [r3, #0]
 800a2f0:	e026      	b.n	800a340 <VL53L0X_get_pal_range_status+0x2e0>
		} else if (DeviceRangeStatusInternal == 8 ||
 800a2f2:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800a2f6:	2b08      	cmp	r3, #8
 800a2f8:	d007      	beq.n	800a30a <VL53L0X_get_pal_range_status+0x2aa>
 800a2fa:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800a2fe:	2b0a      	cmp	r3, #10
 800a300:	d003      	beq.n	800a30a <VL53L0X_get_pal_range_status+0x2aa>
					DeviceRangeStatusInternal == 10 ||
 800a302:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 800a306:	2b01      	cmp	r3, #1
 800a308:	d103      	bne.n	800a312 <VL53L0X_get_pal_range_status+0x2b2>
					SignalRefClipflag == 1) {
			*pPalRangeStatus = 3;  /* Min range */
 800a30a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a30c:	2203      	movs	r2, #3
 800a30e:	701a      	strb	r2, [r3, #0]
 800a310:	e016      	b.n	800a340 <VL53L0X_get_pal_range_status+0x2e0>
		} else if (DeviceRangeStatusInternal == 4 ||
 800a312:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800a316:	2b04      	cmp	r3, #4
 800a318:	d003      	beq.n	800a322 <VL53L0X_get_pal_range_status+0x2c2>
 800a31a:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 800a31e:	2b01      	cmp	r3, #1
 800a320:	d103      	bne.n	800a32a <VL53L0X_get_pal_range_status+0x2ca>
					RangeIgnoreThresholdflag == 1) {
			*pPalRangeStatus = 2;  /* Signal Fail */
 800a322:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a324:	2202      	movs	r2, #2
 800a326:	701a      	strb	r2, [r3, #0]
 800a328:	e00a      	b.n	800a340 <VL53L0X_get_pal_range_status+0x2e0>
		} else if (SigmaLimitflag == 1) {
 800a32a:	f897 303d 	ldrb.w	r3, [r7, #61]	; 0x3d
 800a32e:	2b01      	cmp	r3, #1
 800a330:	d103      	bne.n	800a33a <VL53L0X_get_pal_range_status+0x2da>
			*pPalRangeStatus = 1;  /* Sigma	 Fail */
 800a332:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a334:	2201      	movs	r2, #1
 800a336:	701a      	strb	r2, [r3, #0]
 800a338:	e002      	b.n	800a340 <VL53L0X_get_pal_range_status+0x2e0>
		} else {
			*pPalRangeStatus = 0; /* Range Valid */
 800a33a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a33c:	2200      	movs	r2, #0
 800a33e:	701a      	strb	r2, [r3, #0]
		}
	}

	/* DMAX only relevant during range error */
	if (*pPalRangeStatus == 0)
 800a340:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a342:	781b      	ldrb	r3, [r3, #0]
 800a344:	2b00      	cmp	r3, #0
 800a346:	d102      	bne.n	800a34e <VL53L0X_get_pal_range_status+0x2ee>
		pRangingMeasurementData->RangeDMaxMilliMeter = 0;
 800a348:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a34a:	2200      	movs	r2, #0
 800a34c:	815a      	strh	r2, [r3, #10]

	/* fill the Limit Check Status */

	Status =  VL53L0X_GetLimitCheckEnable(Dev,
 800a34e:	f107 032a 	add.w	r3, r7, #42	; 0x2a
 800a352:	461a      	mov	r2, r3
 800a354:	2101      	movs	r1, #1
 800a356:	68f8      	ldr	r0, [r7, #12]
 800a358:	f7fc f8c6 	bl	80064e8 <VL53L0X_GetLimitCheckEnable>
 800a35c:	4603      	mov	r3, r0
 800a35e:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
			VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE,
			&SignalRateFinalRangeLimitCheckEnable);

	if (Status == VL53L0X_ERROR_NONE) {
 800a362:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800a366:	2b00      	cmp	r3, #0
 800a368:	d14f      	bne.n	800a40a <VL53L0X_get_pal_range_status+0x3aa>
		if ((SigmaLimitCheckEnable == 0) || (SigmaLimitflag == 1))
 800a36a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800a36e:	2b00      	cmp	r3, #0
 800a370:	d003      	beq.n	800a37a <VL53L0X_get_pal_range_status+0x31a>
 800a372:	f897 303d 	ldrb.w	r3, [r7, #61]	; 0x3d
 800a376:	2b01      	cmp	r3, #1
 800a378:	d103      	bne.n	800a382 <VL53L0X_get_pal_range_status+0x322>
			Temp8 = 1;
 800a37a:	2301      	movs	r3, #1
 800a37c:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a380:	e002      	b.n	800a388 <VL53L0X_get_pal_range_status+0x328>
		else
			Temp8 = 0;
 800a382:	2300      	movs	r3, #0
 800a384:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 800a388:	68fb      	ldr	r3, [r7, #12]
 800a38a:	f897 2033 	ldrb.w	r2, [r7, #51]	; 0x33
 800a38e:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
				VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, Temp8);

		if ((DeviceRangeStatusInternal == 4) ||
 800a392:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800a396:	2b04      	cmp	r3, #4
 800a398:	d003      	beq.n	800a3a2 <VL53L0X_get_pal_range_status+0x342>
				(SignalRateFinalRangeLimitCheckEnable == 0))
 800a39a:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
		if ((DeviceRangeStatusInternal == 4) ||
 800a39e:	2b00      	cmp	r3, #0
 800a3a0:	d103      	bne.n	800a3aa <VL53L0X_get_pal_range_status+0x34a>
			Temp8 = 1;
 800a3a2:	2301      	movs	r3, #1
 800a3a4:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a3a8:	e002      	b.n	800a3b0 <VL53L0X_get_pal_range_status+0x350>
		else
			Temp8 = 0;
 800a3aa:	2300      	movs	r3, #0
 800a3ac:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 800a3b0:	68fb      	ldr	r3, [r7, #12]
 800a3b2:	f897 2033 	ldrb.w	r2, [r7, #51]	; 0x33
 800a3b6:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
				VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE,
				Temp8);

		if ((SignalRefClipLimitCheckEnable == 0) ||
 800a3ba:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 800a3be:	2b00      	cmp	r3, #0
 800a3c0:	d003      	beq.n	800a3ca <VL53L0X_get_pal_range_status+0x36a>
 800a3c2:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 800a3c6:	2b01      	cmp	r3, #1
 800a3c8:	d103      	bne.n	800a3d2 <VL53L0X_get_pal_range_status+0x372>
					(SignalRefClipflag == 1))
			Temp8 = 1;
 800a3ca:	2301      	movs	r3, #1
 800a3cc:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a3d0:	e002      	b.n	800a3d8 <VL53L0X_get_pal_range_status+0x378>
		else
			Temp8 = 0;
 800a3d2:	2300      	movs	r3, #0
 800a3d4:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 800a3d8:	68fb      	ldr	r3, [r7, #12]
 800a3da:	f897 2033 	ldrb.w	r2, [r7, #51]	; 0x33
 800a3de:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP, Temp8);

		if ((RangeIgnoreThresholdLimitCheckEnable == 0) ||
 800a3e2:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800a3e6:	2b00      	cmp	r3, #0
 800a3e8:	d003      	beq.n	800a3f2 <VL53L0X_get_pal_range_status+0x392>
 800a3ea:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 800a3ee:	2b01      	cmp	r3, #1
 800a3f0:	d103      	bne.n	800a3fa <VL53L0X_get_pal_range_status+0x39a>
				(RangeIgnoreThresholdflag == 1))
			Temp8 = 1;
 800a3f2:	2301      	movs	r3, #1
 800a3f4:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a3f8:	e002      	b.n	800a400 <VL53L0X_get_pal_range_status+0x3a0>
		else
			Temp8 = 0;
 800a3fa:	2300      	movs	r3, #0
 800a3fc:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 800a400:	68fb      	ldr	r3, [r7, #12]
 800a402:	f897 2033 	ldrb.w	r2, [r7, #51]	; 0x33
 800a406:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				Temp8);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800a40a:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f

}
 800a40e:	4618      	mov	r0, r3
 800a410:	3740      	adds	r7, #64	; 0x40
 800a412:	46bd      	mov	sp, r7
 800a414:	bd80      	pop	{r7, pc}
	...

0800a418 <VL53L0X_write_byte>:

#include "vl53l0x/vl53l0x_i2c_platform.h"

uint8_t _i2c_buffer[64];

int32_t VL53L0X_write_byte(I2C_HandleTypeDef* i2c_handle,uint8_t address,  uint8_t index, uint8_t   data){
 800a418:	b580      	push	{r7, lr}
 800a41a:	b084      	sub	sp, #16
 800a41c:	af02      	add	r7, sp, #8
 800a41e:	6078      	str	r0, [r7, #4]
 800a420:	4608      	mov	r0, r1
 800a422:	4611      	mov	r1, r2
 800a424:	461a      	mov	r2, r3
 800a426:	4603      	mov	r3, r0
 800a428:	70fb      	strb	r3, [r7, #3]
 800a42a:	460b      	mov	r3, r1
 800a42c:	70bb      	strb	r3, [r7, #2]
 800a42e:	4613      	mov	r3, r2
 800a430:	707b      	strb	r3, [r7, #1]

	_i2c_buffer[0]=index;
 800a432:	4a0a      	ldr	r2, [pc, #40]	; (800a45c <VL53L0X_write_byte+0x44>)
 800a434:	78bb      	ldrb	r3, [r7, #2]
 800a436:	7013      	strb	r3, [r2, #0]
	_i2c_buffer[1]=data;
 800a438:	4a08      	ldr	r2, [pc, #32]	; (800a45c <VL53L0X_write_byte+0x44>)
 800a43a:	787b      	ldrb	r3, [r7, #1]
 800a43c:	7053      	strb	r3, [r2, #1]

	return HAL_I2C_Master_Transmit(i2c_handle,address,_i2c_buffer,2,10);
 800a43e:	78fb      	ldrb	r3, [r7, #3]
 800a440:	b299      	uxth	r1, r3
 800a442:	230a      	movs	r3, #10
 800a444:	9300      	str	r3, [sp, #0]
 800a446:	2302      	movs	r3, #2
 800a448:	4a04      	ldr	r2, [pc, #16]	; (800a45c <VL53L0X_write_byte+0x44>)
 800a44a:	6878      	ldr	r0, [r7, #4]
 800a44c:	f7f7 fd2c 	bl	8001ea8 <HAL_I2C_Master_Transmit>
 800a450:	4603      	mov	r3, r0

}
 800a452:	4618      	mov	r0, r3
 800a454:	3708      	adds	r7, #8
 800a456:	46bd      	mov	sp, r7
 800a458:	bd80      	pop	{r7, pc}
 800a45a:	bf00      	nop
 800a45c:	20000d04 	.word	0x20000d04

0800a460 <VL53L0X_read_byte>:

int32_t VL53L0X_read_byte(I2C_HandleTypeDef* i2c_handle,uint8_t address,  uint8_t index, uint8_t  *pdata){
 800a460:	b580      	push	{r7, lr}
 800a462:	b086      	sub	sp, #24
 800a464:	af02      	add	r7, sp, #8
 800a466:	60f8      	str	r0, [r7, #12]
 800a468:	607b      	str	r3, [r7, #4]
 800a46a:	460b      	mov	r3, r1
 800a46c:	72fb      	strb	r3, [r7, #11]
 800a46e:	4613      	mov	r3, r2
 800a470:	72bb      	strb	r3, [r7, #10]

	if(HAL_I2C_Master_Transmit(i2c_handle,address,&index,1,10)){
 800a472:	7afb      	ldrb	r3, [r7, #11]
 800a474:	b299      	uxth	r1, r3
 800a476:	f107 020a 	add.w	r2, r7, #10
 800a47a:	230a      	movs	r3, #10
 800a47c:	9300      	str	r3, [sp, #0]
 800a47e:	2301      	movs	r3, #1
 800a480:	68f8      	ldr	r0, [r7, #12]
 800a482:	f7f7 fd11 	bl	8001ea8 <HAL_I2C_Master_Transmit>
 800a486:	4603      	mov	r3, r0
 800a488:	2b00      	cmp	r3, #0
 800a48a:	d001      	beq.n	800a490 <VL53L0X_read_byte+0x30>
		return 1;
 800a48c:	2301      	movs	r3, #1
 800a48e:	e00c      	b.n	800a4aa <VL53L0X_read_byte+0x4a>
	}

	return HAL_I2C_Master_Receive(i2c_handle,address|1,pdata,1,10);
 800a490:	7afb      	ldrb	r3, [r7, #11]
 800a492:	f043 0301 	orr.w	r3, r3, #1
 800a496:	b2db      	uxtb	r3, r3
 800a498:	b299      	uxth	r1, r3
 800a49a:	230a      	movs	r3, #10
 800a49c:	9300      	str	r3, [sp, #0]
 800a49e:	2301      	movs	r3, #1
 800a4a0:	687a      	ldr	r2, [r7, #4]
 800a4a2:	68f8      	ldr	r0, [r7, #12]
 800a4a4:	f7f7 fe0e 	bl	80020c4 <HAL_I2C_Master_Receive>
 800a4a8:	4603      	mov	r3, r0



}
 800a4aa:	4618      	mov	r0, r3
 800a4ac:	3710      	adds	r7, #16
 800a4ae:	46bd      	mov	sp, r7
 800a4b0:	bd80      	pop	{r7, pc}
	...

0800a4b4 <VL53L0X_read_dword>:

int32_t VL53L0X_read_dword(I2C_HandleTypeDef* i2c_handle,uint8_t address, uint8_t index, uint32_t *pdata) {
 800a4b4:	b580      	push	{r7, lr}
 800a4b6:	b086      	sub	sp, #24
 800a4b8:	af02      	add	r7, sp, #8
 800a4ba:	60f8      	str	r0, [r7, #12]
 800a4bc:	607b      	str	r3, [r7, #4]
 800a4be:	460b      	mov	r3, r1
 800a4c0:	72fb      	strb	r3, [r7, #11]
 800a4c2:	4613      	mov	r3, r2
 800a4c4:	72bb      	strb	r3, [r7, #10]
	if (HAL_I2C_Master_Transmit(i2c_handle, address, &index, 1, 10)) {
 800a4c6:	7afb      	ldrb	r3, [r7, #11]
 800a4c8:	b299      	uxth	r1, r3
 800a4ca:	f107 020a 	add.w	r2, r7, #10
 800a4ce:	230a      	movs	r3, #10
 800a4d0:	9300      	str	r3, [sp, #0]
 800a4d2:	2301      	movs	r3, #1
 800a4d4:	68f8      	ldr	r0, [r7, #12]
 800a4d6:	f7f7 fce7 	bl	8001ea8 <HAL_I2C_Master_Transmit>
 800a4da:	4603      	mov	r3, r0
 800a4dc:	2b00      	cmp	r3, #0
 800a4de:	d001      	beq.n	800a4e4 <VL53L0X_read_dword+0x30>
		return 1;
 800a4e0:	2301      	movs	r3, #1
 800a4e2:	e021      	b.n	800a528 <VL53L0X_read_dword+0x74>
	}
	if (HAL_I2C_Master_Receive(i2c_handle, address | 1, _i2c_buffer, 4, 10)) {
 800a4e4:	7afb      	ldrb	r3, [r7, #11]
 800a4e6:	f043 0301 	orr.w	r3, r3, #1
 800a4ea:	b2db      	uxtb	r3, r3
 800a4ec:	b299      	uxth	r1, r3
 800a4ee:	230a      	movs	r3, #10
 800a4f0:	9300      	str	r3, [sp, #0]
 800a4f2:	2304      	movs	r3, #4
 800a4f4:	4a0e      	ldr	r2, [pc, #56]	; (800a530 <VL53L0X_read_dword+0x7c>)
 800a4f6:	68f8      	ldr	r0, [r7, #12]
 800a4f8:	f7f7 fde4 	bl	80020c4 <HAL_I2C_Master_Receive>
 800a4fc:	4603      	mov	r3, r0
 800a4fe:	2b00      	cmp	r3, #0
 800a500:	d001      	beq.n	800a506 <VL53L0X_read_dword+0x52>
		return 1;
 800a502:	2301      	movs	r3, #1
 800a504:	e010      	b.n	800a528 <VL53L0X_read_dword+0x74>
	}

	*pdata = ((uint32_t) _i2c_buffer[0] << 24)
 800a506:	4b0a      	ldr	r3, [pc, #40]	; (800a530 <VL53L0X_read_dword+0x7c>)
 800a508:	781b      	ldrb	r3, [r3, #0]
 800a50a:	061a      	lsls	r2, r3, #24
			+ ((uint32_t) _i2c_buffer[1] << 16)
 800a50c:	4b08      	ldr	r3, [pc, #32]	; (800a530 <VL53L0X_read_dword+0x7c>)
 800a50e:	785b      	ldrb	r3, [r3, #1]
 800a510:	041b      	lsls	r3, r3, #16
 800a512:	441a      	add	r2, r3
			+ ((uint32_t) _i2c_buffer[2] << 8) + (uint32_t) _i2c_buffer[3];
 800a514:	4b06      	ldr	r3, [pc, #24]	; (800a530 <VL53L0X_read_dword+0x7c>)
 800a516:	789b      	ldrb	r3, [r3, #2]
 800a518:	021b      	lsls	r3, r3, #8
 800a51a:	4413      	add	r3, r2
 800a51c:	4a04      	ldr	r2, [pc, #16]	; (800a530 <VL53L0X_read_dword+0x7c>)
 800a51e:	78d2      	ldrb	r2, [r2, #3]
 800a520:	441a      	add	r2, r3
	*pdata = ((uint32_t) _i2c_buffer[0] << 24)
 800a522:	687b      	ldr	r3, [r7, #4]
 800a524:	601a      	str	r2, [r3, #0]
	return 0;
 800a526:	2300      	movs	r3, #0
}
 800a528:	4618      	mov	r0, r3
 800a52a:	3710      	adds	r7, #16
 800a52c:	46bd      	mov	sp, r7
 800a52e:	bd80      	pop	{r7, pc}
 800a530:	20000d04 	.word	0x20000d04

0800a534 <VL53L0X_write_word>:


int32_t VL53L0X_write_word(I2C_HandleTypeDef* i2c_handle,uint8_t address,  uint8_t index, uint16_t  data){
 800a534:	b580      	push	{r7, lr}
 800a536:	b084      	sub	sp, #16
 800a538:	af02      	add	r7, sp, #8
 800a53a:	6078      	str	r0, [r7, #4]
 800a53c:	4608      	mov	r0, r1
 800a53e:	4611      	mov	r1, r2
 800a540:	461a      	mov	r2, r3
 800a542:	4603      	mov	r3, r0
 800a544:	70fb      	strb	r3, [r7, #3]
 800a546:	460b      	mov	r3, r1
 800a548:	70bb      	strb	r3, [r7, #2]
 800a54a:	4613      	mov	r3, r2
 800a54c:	803b      	strh	r3, [r7, #0]


    _i2c_buffer[0] = index;
 800a54e:	4a0d      	ldr	r2, [pc, #52]	; (800a584 <VL53L0X_write_word+0x50>)
 800a550:	78bb      	ldrb	r3, [r7, #2]
 800a552:	7013      	strb	r3, [r2, #0]
    _i2c_buffer[1] = data >> 8;
 800a554:	883b      	ldrh	r3, [r7, #0]
 800a556:	0a1b      	lsrs	r3, r3, #8
 800a558:	b29b      	uxth	r3, r3
 800a55a:	b2da      	uxtb	r2, r3
 800a55c:	4b09      	ldr	r3, [pc, #36]	; (800a584 <VL53L0X_write_word+0x50>)
 800a55e:	705a      	strb	r2, [r3, #1]
    _i2c_buffer[2] = data & 0x00FF;
 800a560:	883b      	ldrh	r3, [r7, #0]
 800a562:	b2da      	uxtb	r2, r3
 800a564:	4b07      	ldr	r3, [pc, #28]	; (800a584 <VL53L0X_write_word+0x50>)
 800a566:	709a      	strb	r2, [r3, #2]

	return HAL_I2C_Master_Transmit(i2c_handle,address,_i2c_buffer,3,10);
 800a568:	78fb      	ldrb	r3, [r7, #3]
 800a56a:	b299      	uxth	r1, r3
 800a56c:	230a      	movs	r3, #10
 800a56e:	9300      	str	r3, [sp, #0]
 800a570:	2303      	movs	r3, #3
 800a572:	4a04      	ldr	r2, [pc, #16]	; (800a584 <VL53L0X_write_word+0x50>)
 800a574:	6878      	ldr	r0, [r7, #4]
 800a576:	f7f7 fc97 	bl	8001ea8 <HAL_I2C_Master_Transmit>
 800a57a:	4603      	mov	r3, r0
}
 800a57c:	4618      	mov	r0, r3
 800a57e:	3708      	adds	r7, #8
 800a580:	46bd      	mov	sp, r7
 800a582:	bd80      	pop	{r7, pc}
 800a584:	20000d04 	.word	0x20000d04

0800a588 <VL53L0X_read_word>:


int32_t VL53L0X_read_word(I2C_HandleTypeDef* i2c_handle,uint8_t address,  uint8_t index, uint16_t *pdata){
 800a588:	b580      	push	{r7, lr}
 800a58a:	b086      	sub	sp, #24
 800a58c:	af02      	add	r7, sp, #8
 800a58e:	60f8      	str	r0, [r7, #12]
 800a590:	607b      	str	r3, [r7, #4]
 800a592:	460b      	mov	r3, r1
 800a594:	72fb      	strb	r3, [r7, #11]
 800a596:	4613      	mov	r3, r2
 800a598:	72bb      	strb	r3, [r7, #10]
	if (HAL_I2C_Master_Transmit(i2c_handle, address, &index, 1, 10)) {
 800a59a:	7afb      	ldrb	r3, [r7, #11]
 800a59c:	b299      	uxth	r1, r3
 800a59e:	f107 020a 	add.w	r2, r7, #10
 800a5a2:	230a      	movs	r3, #10
 800a5a4:	9300      	str	r3, [sp, #0]
 800a5a6:	2301      	movs	r3, #1
 800a5a8:	68f8      	ldr	r0, [r7, #12]
 800a5aa:	f7f7 fc7d 	bl	8001ea8 <HAL_I2C_Master_Transmit>
 800a5ae:	4603      	mov	r3, r0
 800a5b0:	2b00      	cmp	r3, #0
 800a5b2:	d001      	beq.n	800a5b8 <VL53L0X_read_word+0x30>
		return 1;
 800a5b4:	2301      	movs	r3, #1
 800a5b6:	e01d      	b.n	800a5f4 <VL53L0X_read_word+0x6c>
	}
	if (HAL_I2C_Master_Receive(i2c_handle, address | 1, _i2c_buffer, 2, 10)) {
 800a5b8:	7afb      	ldrb	r3, [r7, #11]
 800a5ba:	f043 0301 	orr.w	r3, r3, #1
 800a5be:	b2db      	uxtb	r3, r3
 800a5c0:	b299      	uxth	r1, r3
 800a5c2:	230a      	movs	r3, #10
 800a5c4:	9300      	str	r3, [sp, #0]
 800a5c6:	2302      	movs	r3, #2
 800a5c8:	4a0c      	ldr	r2, [pc, #48]	; (800a5fc <VL53L0X_read_word+0x74>)
 800a5ca:	68f8      	ldr	r0, [r7, #12]
 800a5cc:	f7f7 fd7a 	bl	80020c4 <HAL_I2C_Master_Receive>
 800a5d0:	4603      	mov	r3, r0
 800a5d2:	2b00      	cmp	r3, #0
 800a5d4:	d001      	beq.n	800a5da <VL53L0X_read_word+0x52>
		return 1;
 800a5d6:	2301      	movs	r3, #1
 800a5d8:	e00c      	b.n	800a5f4 <VL53L0X_read_word+0x6c>
	}

	 *pdata = ((uint16_t)_i2c_buffer[0]<<8) + (uint16_t)_i2c_buffer[1];
 800a5da:	4b08      	ldr	r3, [pc, #32]	; (800a5fc <VL53L0X_read_word+0x74>)
 800a5dc:	781b      	ldrb	r3, [r3, #0]
 800a5de:	b29b      	uxth	r3, r3
 800a5e0:	021b      	lsls	r3, r3, #8
 800a5e2:	b29a      	uxth	r2, r3
 800a5e4:	4b05      	ldr	r3, [pc, #20]	; (800a5fc <VL53L0X_read_word+0x74>)
 800a5e6:	785b      	ldrb	r3, [r3, #1]
 800a5e8:	b29b      	uxth	r3, r3
 800a5ea:	4413      	add	r3, r2
 800a5ec:	b29a      	uxth	r2, r3
 800a5ee:	687b      	ldr	r3, [r7, #4]
 800a5f0:	801a      	strh	r2, [r3, #0]
	return 0;
 800a5f2:	2300      	movs	r3, #0

}
 800a5f4:	4618      	mov	r0, r3
 800a5f6:	3710      	adds	r7, #16
 800a5f8:	46bd      	mov	sp, r7
 800a5fa:	bd80      	pop	{r7, pc}
 800a5fc:	20000d04 	.word	0x20000d04

0800a600 <VL53L0X_read_multi>:


int32_t VL53L0X_read_multi(I2C_HandleTypeDef* i2c_handle,uint8_t address,  uint8_t index, uint8_t  *pdata, int32_t count){
 800a600:	b580      	push	{r7, lr}
 800a602:	b086      	sub	sp, #24
 800a604:	af02      	add	r7, sp, #8
 800a606:	60f8      	str	r0, [r7, #12]
 800a608:	607b      	str	r3, [r7, #4]
 800a60a:	460b      	mov	r3, r1
 800a60c:	72fb      	strb	r3, [r7, #11]
 800a60e:	4613      	mov	r3, r2
 800a610:	72bb      	strb	r3, [r7, #10]
	if (HAL_I2C_Master_Transmit(i2c_handle, address, &index, 1, 10)) {
 800a612:	7afb      	ldrb	r3, [r7, #11]
 800a614:	b299      	uxth	r1, r3
 800a616:	f107 020a 	add.w	r2, r7, #10
 800a61a:	230a      	movs	r3, #10
 800a61c:	9300      	str	r3, [sp, #0]
 800a61e:	2301      	movs	r3, #1
 800a620:	68f8      	ldr	r0, [r7, #12]
 800a622:	f7f7 fc41 	bl	8001ea8 <HAL_I2C_Master_Transmit>
 800a626:	4603      	mov	r3, r0
 800a628:	2b00      	cmp	r3, #0
 800a62a:	d001      	beq.n	800a630 <VL53L0X_read_multi+0x30>
		return 1;
 800a62c:	2301      	movs	r3, #1
 800a62e:	e013      	b.n	800a658 <VL53L0X_read_multi+0x58>
	}
	if (HAL_I2C_Master_Receive(i2c_handle, address | 1, pdata, count, 10)) {
 800a630:	7afb      	ldrb	r3, [r7, #11]
 800a632:	f043 0301 	orr.w	r3, r3, #1
 800a636:	b2db      	uxtb	r3, r3
 800a638:	b299      	uxth	r1, r3
 800a63a:	69bb      	ldr	r3, [r7, #24]
 800a63c:	b29a      	uxth	r2, r3
 800a63e:	230a      	movs	r3, #10
 800a640:	9300      	str	r3, [sp, #0]
 800a642:	4613      	mov	r3, r2
 800a644:	687a      	ldr	r2, [r7, #4]
 800a646:	68f8      	ldr	r0, [r7, #12]
 800a648:	f7f7 fd3c 	bl	80020c4 <HAL_I2C_Master_Receive>
 800a64c:	4603      	mov	r3, r0
 800a64e:	2b00      	cmp	r3, #0
 800a650:	d001      	beq.n	800a656 <VL53L0X_read_multi+0x56>
		return 1;
 800a652:	2301      	movs	r3, #1
 800a654:	e000      	b.n	800a658 <VL53L0X_read_multi+0x58>
	}

	return 0;
 800a656:	2300      	movs	r3, #0


}
 800a658:	4618      	mov	r0, r3
 800a65a:	3710      	adds	r7, #16
 800a65c:	46bd      	mov	sp, r7
 800a65e:	bd80      	pop	{r7, pc}

0800a660 <VL53L0X_write_multi>:


int32_t VL53L0X_write_multi(I2C_HandleTypeDef* i2c_handle,uint8_t address, uint8_t index, uint8_t  *pdata, int32_t count){
 800a660:	b580      	push	{r7, lr}
 800a662:	b086      	sub	sp, #24
 800a664:	af02      	add	r7, sp, #8
 800a666:	60f8      	str	r0, [r7, #12]
 800a668:	607b      	str	r3, [r7, #4]
 800a66a:	460b      	mov	r3, r1
 800a66c:	72fb      	strb	r3, [r7, #11]
 800a66e:	4613      	mov	r3, r2
 800a670:	72bb      	strb	r3, [r7, #10]
    _i2c_buffer[0] = index;
 800a672:	4a0d      	ldr	r2, [pc, #52]	; (800a6a8 <VL53L0X_write_multi+0x48>)
 800a674:	7abb      	ldrb	r3, [r7, #10]
 800a676:	7013      	strb	r3, [r2, #0]
    memcpy(&_i2c_buffer[1], pdata, count);
 800a678:	69bb      	ldr	r3, [r7, #24]
 800a67a:	461a      	mov	r2, r3
 800a67c:	6879      	ldr	r1, [r7, #4]
 800a67e:	480b      	ldr	r0, [pc, #44]	; (800a6ac <VL53L0X_write_multi+0x4c>)
 800a680:	f005 ff6c 	bl	801055c <memcpy>

	return HAL_I2C_Master_Transmit(i2c_handle,address,_i2c_buffer,count+1,10);
 800a684:	7afb      	ldrb	r3, [r7, #11]
 800a686:	b299      	uxth	r1, r3
 800a688:	69bb      	ldr	r3, [r7, #24]
 800a68a:	b29b      	uxth	r3, r3
 800a68c:	3301      	adds	r3, #1
 800a68e:	b29a      	uxth	r2, r3
 800a690:	230a      	movs	r3, #10
 800a692:	9300      	str	r3, [sp, #0]
 800a694:	4613      	mov	r3, r2
 800a696:	4a04      	ldr	r2, [pc, #16]	; (800a6a8 <VL53L0X_write_multi+0x48>)
 800a698:	68f8      	ldr	r0, [r7, #12]
 800a69a:	f7f7 fc05 	bl	8001ea8 <HAL_I2C_Master_Transmit>
 800a69e:	4603      	mov	r3, r0

}
 800a6a0:	4618      	mov	r0, r3
 800a6a2:	3710      	adds	r7, #16
 800a6a4:	46bd      	mov	sp, r7
 800a6a6:	bd80      	pop	{r7, pc}
 800a6a8:	20000d04 	.word	0x20000d04
 800a6ac:	20000d05 	.word	0x20000d05

0800a6b0 <VL53L0X_WriteMulti>:

    return Status;
}

// the ranging_sensor_comms.dll will take care of the page selection
VL53L0X_Error VL53L0X_WriteMulti(VL53L0X_DEV Dev, uint8_t index, uint8_t *pdata, uint32_t count){
 800a6b0:	b580      	push	{r7, lr}
 800a6b2:	b08a      	sub	sp, #40	; 0x28
 800a6b4:	af02      	add	r7, sp, #8
 800a6b6:	60f8      	str	r0, [r7, #12]
 800a6b8:	607a      	str	r2, [r7, #4]
 800a6ba:	603b      	str	r3, [r7, #0]
 800a6bc:	460b      	mov	r3, r1
 800a6be:	72fb      	strb	r3, [r7, #11]

    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a6c0:	2300      	movs	r3, #0
 800a6c2:	77fb      	strb	r3, [r7, #31]
    int32_t status_int = 0;
 800a6c4:	2300      	movs	r3, #0
 800a6c6:	61bb      	str	r3, [r7, #24]
	uint8_t deviceAddress;

    if (count>=VL53L0X_MAX_I2C_XFER_SIZE){
 800a6c8:	683b      	ldr	r3, [r7, #0]
 800a6ca:	2b3f      	cmp	r3, #63	; 0x3f
 800a6cc:	d901      	bls.n	800a6d2 <VL53L0X_WriteMulti+0x22>
        Status = VL53L0X_ERROR_INVALID_PARAMS;
 800a6ce:	23fc      	movs	r3, #252	; 0xfc
 800a6d0:	77fb      	strb	r3, [r7, #31]
    }

	deviceAddress = Dev->I2cDevAddr;
 800a6d2:	68fb      	ldr	r3, [r7, #12]
 800a6d4:	f893 315c 	ldrb.w	r3, [r3, #348]	; 0x15c
 800a6d8:	75fb      	strb	r3, [r7, #23]

	status_int = VL53L0X_write_multi(Dev->i2c_handle,deviceAddress, index, pdata, count);
 800a6da:	68fb      	ldr	r3, [r7, #12]
 800a6dc:	f8d3 0168 	ldr.w	r0, [r3, #360]	; 0x168
 800a6e0:	683b      	ldr	r3, [r7, #0]
 800a6e2:	7afa      	ldrb	r2, [r7, #11]
 800a6e4:	7df9      	ldrb	r1, [r7, #23]
 800a6e6:	9300      	str	r3, [sp, #0]
 800a6e8:	687b      	ldr	r3, [r7, #4]
 800a6ea:	f7ff ffb9 	bl	800a660 <VL53L0X_write_multi>
 800a6ee:	61b8      	str	r0, [r7, #24]

	if (status_int != 0)
 800a6f0:	69bb      	ldr	r3, [r7, #24]
 800a6f2:	2b00      	cmp	r3, #0
 800a6f4:	d001      	beq.n	800a6fa <VL53L0X_WriteMulti+0x4a>
		Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800a6f6:	23ec      	movs	r3, #236	; 0xec
 800a6f8:	77fb      	strb	r3, [r7, #31]

    return Status;
 800a6fa:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 800a6fe:	4618      	mov	r0, r3
 800a700:	3720      	adds	r7, #32
 800a702:	46bd      	mov	sp, r7
 800a704:	bd80      	pop	{r7, pc}

0800a706 <VL53L0X_ReadMulti>:

// the ranging_sensor_comms.dll will take care of the page selection
VL53L0X_Error VL53L0X_ReadMulti(VL53L0X_DEV Dev, uint8_t index, uint8_t *pdata, uint32_t count){
 800a706:	b580      	push	{r7, lr}
 800a708:	b088      	sub	sp, #32
 800a70a:	af02      	add	r7, sp, #8
 800a70c:	60f8      	str	r0, [r7, #12]
 800a70e:	607a      	str	r2, [r7, #4]
 800a710:	603b      	str	r3, [r7, #0]
 800a712:	460b      	mov	r3, r1
 800a714:	72fb      	strb	r3, [r7, #11]
    VL53L0X_I2C_USER_VAR
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a716:	2300      	movs	r3, #0
 800a718:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;
	uint8_t deviceAddress;

    if (count>=VL53L0X_MAX_I2C_XFER_SIZE){
 800a71a:	683b      	ldr	r3, [r7, #0]
 800a71c:	2b3f      	cmp	r3, #63	; 0x3f
 800a71e:	d901      	bls.n	800a724 <VL53L0X_ReadMulti+0x1e>
        Status = VL53L0X_ERROR_INVALID_PARAMS;
 800a720:	23fc      	movs	r3, #252	; 0xfc
 800a722:	75fb      	strb	r3, [r7, #23]
    }

    deviceAddress = Dev->I2cDevAddr;
 800a724:	68fb      	ldr	r3, [r7, #12]
 800a726:	f893 315c 	ldrb.w	r3, [r3, #348]	; 0x15c
 800a72a:	75bb      	strb	r3, [r7, #22]

	status_int = VL53L0X_read_multi(Dev->i2c_handle,deviceAddress, index, pdata, count);
 800a72c:	68fb      	ldr	r3, [r7, #12]
 800a72e:	f8d3 0168 	ldr.w	r0, [r3, #360]	; 0x168
 800a732:	683b      	ldr	r3, [r7, #0]
 800a734:	7afa      	ldrb	r2, [r7, #11]
 800a736:	7db9      	ldrb	r1, [r7, #22]
 800a738:	9300      	str	r3, [sp, #0]
 800a73a:	687b      	ldr	r3, [r7, #4]
 800a73c:	f7ff ff60 	bl	800a600 <VL53L0X_read_multi>
 800a740:	6138      	str	r0, [r7, #16]

	if (status_int != 0)
 800a742:	693b      	ldr	r3, [r7, #16]
 800a744:	2b00      	cmp	r3, #0
 800a746:	d001      	beq.n	800a74c <VL53L0X_ReadMulti+0x46>
		Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800a748:	23ec      	movs	r3, #236	; 0xec
 800a74a:	75fb      	strb	r3, [r7, #23]

    return Status;
 800a74c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800a750:	4618      	mov	r0, r3
 800a752:	3718      	adds	r7, #24
 800a754:	46bd      	mov	sp, r7
 800a756:	bd80      	pop	{r7, pc}

0800a758 <VL53L0X_WrByte>:


VL53L0X_Error VL53L0X_WrByte(VL53L0X_DEV Dev, uint8_t index, uint8_t data){
 800a758:	b580      	push	{r7, lr}
 800a75a:	b084      	sub	sp, #16
 800a75c:	af00      	add	r7, sp, #0
 800a75e:	6078      	str	r0, [r7, #4]
 800a760:	460b      	mov	r3, r1
 800a762:	70fb      	strb	r3, [r7, #3]
 800a764:	4613      	mov	r3, r2
 800a766:	70bb      	strb	r3, [r7, #2]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a768:	2300      	movs	r3, #0
 800a76a:	73fb      	strb	r3, [r7, #15]
    int32_t status_int;
	uint8_t deviceAddress;

    deviceAddress = Dev->I2cDevAddr;
 800a76c:	687b      	ldr	r3, [r7, #4]
 800a76e:	f893 315c 	ldrb.w	r3, [r3, #348]	; 0x15c
 800a772:	73bb      	strb	r3, [r7, #14]

	status_int = VL53L0X_write_byte(Dev->i2c_handle,deviceAddress, index, data);
 800a774:	687b      	ldr	r3, [r7, #4]
 800a776:	f8d3 0168 	ldr.w	r0, [r3, #360]	; 0x168
 800a77a:	78bb      	ldrb	r3, [r7, #2]
 800a77c:	78fa      	ldrb	r2, [r7, #3]
 800a77e:	7bb9      	ldrb	r1, [r7, #14]
 800a780:	f7ff fe4a 	bl	800a418 <VL53L0X_write_byte>
 800a784:	60b8      	str	r0, [r7, #8]

	if (status_int != 0)
 800a786:	68bb      	ldr	r3, [r7, #8]
 800a788:	2b00      	cmp	r3, #0
 800a78a:	d001      	beq.n	800a790 <VL53L0X_WrByte+0x38>
		Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800a78c:	23ec      	movs	r3, #236	; 0xec
 800a78e:	73fb      	strb	r3, [r7, #15]

    return Status;
 800a790:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800a794:	4618      	mov	r0, r3
 800a796:	3710      	adds	r7, #16
 800a798:	46bd      	mov	sp, r7
 800a79a:	bd80      	pop	{r7, pc}

0800a79c <VL53L0X_WrWord>:

VL53L0X_Error VL53L0X_WrWord(VL53L0X_DEV Dev, uint8_t index, uint16_t data){
 800a79c:	b580      	push	{r7, lr}
 800a79e:	b084      	sub	sp, #16
 800a7a0:	af00      	add	r7, sp, #0
 800a7a2:	6078      	str	r0, [r7, #4]
 800a7a4:	460b      	mov	r3, r1
 800a7a6:	70fb      	strb	r3, [r7, #3]
 800a7a8:	4613      	mov	r3, r2
 800a7aa:	803b      	strh	r3, [r7, #0]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a7ac:	2300      	movs	r3, #0
 800a7ae:	73fb      	strb	r3, [r7, #15]
    int32_t status_int;
	uint8_t deviceAddress;

    deviceAddress = Dev->I2cDevAddr;
 800a7b0:	687b      	ldr	r3, [r7, #4]
 800a7b2:	f893 315c 	ldrb.w	r3, [r3, #348]	; 0x15c
 800a7b6:	73bb      	strb	r3, [r7, #14]

	status_int = VL53L0X_write_word(Dev->i2c_handle,deviceAddress, index, data);
 800a7b8:	687b      	ldr	r3, [r7, #4]
 800a7ba:	f8d3 0168 	ldr.w	r0, [r3, #360]	; 0x168
 800a7be:	883b      	ldrh	r3, [r7, #0]
 800a7c0:	78fa      	ldrb	r2, [r7, #3]
 800a7c2:	7bb9      	ldrb	r1, [r7, #14]
 800a7c4:	f7ff feb6 	bl	800a534 <VL53L0X_write_word>
 800a7c8:	60b8      	str	r0, [r7, #8]

	if (status_int != 0)
 800a7ca:	68bb      	ldr	r3, [r7, #8]
 800a7cc:	2b00      	cmp	r3, #0
 800a7ce:	d001      	beq.n	800a7d4 <VL53L0X_WrWord+0x38>
		Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800a7d0:	23ec      	movs	r3, #236	; 0xec
 800a7d2:	73fb      	strb	r3, [r7, #15]

    return Status;
 800a7d4:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800a7d8:	4618      	mov	r0, r3
 800a7da:	3710      	adds	r7, #16
 800a7dc:	46bd      	mov	sp, r7
 800a7de:	bd80      	pop	{r7, pc}

0800a7e0 <VL53L0X_WrDWord>:

VL53L0X_Error VL53L0X_WrDWord(VL53L0X_DEV Dev, uint8_t index, uint32_t data){
 800a7e0:	b480      	push	{r7}
 800a7e2:	b087      	sub	sp, #28
 800a7e4:	af00      	add	r7, sp, #0
 800a7e6:	60f8      	str	r0, [r7, #12]
 800a7e8:	460b      	mov	r3, r1
 800a7ea:	607a      	str	r2, [r7, #4]
 800a7ec:	72fb      	strb	r3, [r7, #11]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a7ee:	2300      	movs	r3, #0
 800a7f0:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;
	uint8_t deviceAddress;

    deviceAddress = Dev->I2cDevAddr;
 800a7f2:	68fb      	ldr	r3, [r7, #12]
 800a7f4:	f893 315c 	ldrb.w	r3, [r3, #348]	; 0x15c
 800a7f8:	75bb      	strb	r3, [r7, #22]

	//status_int = VL53L0X_write_dword(Dev->i2c_handle,deviceAddress, index, data);

	if (status_int != 0)
 800a7fa:	693b      	ldr	r3, [r7, #16]
 800a7fc:	2b00      	cmp	r3, #0
 800a7fe:	d001      	beq.n	800a804 <VL53L0X_WrDWord+0x24>
		Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800a800:	23ec      	movs	r3, #236	; 0xec
 800a802:	75fb      	strb	r3, [r7, #23]

    return Status;
 800a804:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800a808:	4618      	mov	r0, r3
 800a80a:	371c      	adds	r7, #28
 800a80c:	46bd      	mov	sp, r7
 800a80e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a812:	4770      	bx	lr

0800a814 <VL53L0X_UpdateByte>:

VL53L0X_Error VL53L0X_UpdateByte(VL53L0X_DEV Dev, uint8_t index, uint8_t AndData, uint8_t OrData){
 800a814:	b580      	push	{r7, lr}
 800a816:	b086      	sub	sp, #24
 800a818:	af00      	add	r7, sp, #0
 800a81a:	6078      	str	r0, [r7, #4]
 800a81c:	4608      	mov	r0, r1
 800a81e:	4611      	mov	r1, r2
 800a820:	461a      	mov	r2, r3
 800a822:	4603      	mov	r3, r0
 800a824:	70fb      	strb	r3, [r7, #3]
 800a826:	460b      	mov	r3, r1
 800a828:	70bb      	strb	r3, [r7, #2]
 800a82a:	4613      	mov	r3, r2
 800a82c:	707b      	strb	r3, [r7, #1]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a82e:	2300      	movs	r3, #0
 800a830:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;
    uint8_t deviceAddress;
    uint8_t data;

    deviceAddress = Dev->I2cDevAddr;
 800a832:	687b      	ldr	r3, [r7, #4]
 800a834:	f893 315c 	ldrb.w	r3, [r3, #348]	; 0x15c
 800a838:	75bb      	strb	r3, [r7, #22]

    status_int = VL53L0X_read_byte(Dev->i2c_handle,deviceAddress, index, &data);
 800a83a:	687b      	ldr	r3, [r7, #4]
 800a83c:	f8d3 0168 	ldr.w	r0, [r3, #360]	; 0x168
 800a840:	f107 030f 	add.w	r3, r7, #15
 800a844:	78fa      	ldrb	r2, [r7, #3]
 800a846:	7db9      	ldrb	r1, [r7, #22]
 800a848:	f7ff fe0a 	bl	800a460 <VL53L0X_read_byte>
 800a84c:	6138      	str	r0, [r7, #16]

    if (status_int != 0)
 800a84e:	693b      	ldr	r3, [r7, #16]
 800a850:	2b00      	cmp	r3, #0
 800a852:	d001      	beq.n	800a858 <VL53L0X_UpdateByte+0x44>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800a854:	23ec      	movs	r3, #236	; 0xec
 800a856:	75fb      	strb	r3, [r7, #23]

    if (Status == VL53L0X_ERROR_NONE) {
 800a858:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800a85c:	2b00      	cmp	r3, #0
 800a85e:	d115      	bne.n	800a88c <VL53L0X_UpdateByte+0x78>
        data = (data & AndData) | OrData;
 800a860:	7bfa      	ldrb	r2, [r7, #15]
 800a862:	78bb      	ldrb	r3, [r7, #2]
 800a864:	4013      	ands	r3, r2
 800a866:	b2da      	uxtb	r2, r3
 800a868:	787b      	ldrb	r3, [r7, #1]
 800a86a:	4313      	orrs	r3, r2
 800a86c:	b2db      	uxtb	r3, r3
 800a86e:	73fb      	strb	r3, [r7, #15]
        status_int = VL53L0X_write_byte(Dev->i2c_handle,deviceAddress, index, data);
 800a870:	687b      	ldr	r3, [r7, #4]
 800a872:	f8d3 0168 	ldr.w	r0, [r3, #360]	; 0x168
 800a876:	7bfb      	ldrb	r3, [r7, #15]
 800a878:	78fa      	ldrb	r2, [r7, #3]
 800a87a:	7db9      	ldrb	r1, [r7, #22]
 800a87c:	f7ff fdcc 	bl	800a418 <VL53L0X_write_byte>
 800a880:	6138      	str	r0, [r7, #16]

        if (status_int != 0)
 800a882:	693b      	ldr	r3, [r7, #16]
 800a884:	2b00      	cmp	r3, #0
 800a886:	d001      	beq.n	800a88c <VL53L0X_UpdateByte+0x78>
            Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800a888:	23ec      	movs	r3, #236	; 0xec
 800a88a:	75fb      	strb	r3, [r7, #23]
    }

    return Status;
 800a88c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800a890:	4618      	mov	r0, r3
 800a892:	3718      	adds	r7, #24
 800a894:	46bd      	mov	sp, r7
 800a896:	bd80      	pop	{r7, pc}

0800a898 <VL53L0X_RdByte>:

VL53L0X_Error VL53L0X_RdByte(VL53L0X_DEV Dev, uint8_t index, uint8_t *data){
 800a898:	b580      	push	{r7, lr}
 800a89a:	b086      	sub	sp, #24
 800a89c:	af00      	add	r7, sp, #0
 800a89e:	60f8      	str	r0, [r7, #12]
 800a8a0:	460b      	mov	r3, r1
 800a8a2:	607a      	str	r2, [r7, #4]
 800a8a4:	72fb      	strb	r3, [r7, #11]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a8a6:	2300      	movs	r3, #0
 800a8a8:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;
    uint8_t deviceAddress;

    deviceAddress = Dev->I2cDevAddr;
 800a8aa:	68fb      	ldr	r3, [r7, #12]
 800a8ac:	f893 315c 	ldrb.w	r3, [r3, #348]	; 0x15c
 800a8b0:	75bb      	strb	r3, [r7, #22]

    status_int = VL53L0X_read_byte(Dev->i2c_handle,deviceAddress, index, data);
 800a8b2:	68fb      	ldr	r3, [r7, #12]
 800a8b4:	f8d3 0168 	ldr.w	r0, [r3, #360]	; 0x168
 800a8b8:	7afa      	ldrb	r2, [r7, #11]
 800a8ba:	7db9      	ldrb	r1, [r7, #22]
 800a8bc:	687b      	ldr	r3, [r7, #4]
 800a8be:	f7ff fdcf 	bl	800a460 <VL53L0X_read_byte>
 800a8c2:	6138      	str	r0, [r7, #16]

    if (status_int != 0)
 800a8c4:	693b      	ldr	r3, [r7, #16]
 800a8c6:	2b00      	cmp	r3, #0
 800a8c8:	d001      	beq.n	800a8ce <VL53L0X_RdByte+0x36>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800a8ca:	23ec      	movs	r3, #236	; 0xec
 800a8cc:	75fb      	strb	r3, [r7, #23]

    return Status;
 800a8ce:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800a8d2:	4618      	mov	r0, r3
 800a8d4:	3718      	adds	r7, #24
 800a8d6:	46bd      	mov	sp, r7
 800a8d8:	bd80      	pop	{r7, pc}

0800a8da <VL53L0X_RdWord>:

VL53L0X_Error VL53L0X_RdWord(VL53L0X_DEV Dev, uint8_t index, uint16_t *data){
 800a8da:	b580      	push	{r7, lr}
 800a8dc:	b086      	sub	sp, #24
 800a8de:	af00      	add	r7, sp, #0
 800a8e0:	60f8      	str	r0, [r7, #12]
 800a8e2:	460b      	mov	r3, r1
 800a8e4:	607a      	str	r2, [r7, #4]
 800a8e6:	72fb      	strb	r3, [r7, #11]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a8e8:	2300      	movs	r3, #0
 800a8ea:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;
    uint8_t deviceAddress;

    deviceAddress = Dev->I2cDevAddr;
 800a8ec:	68fb      	ldr	r3, [r7, #12]
 800a8ee:	f893 315c 	ldrb.w	r3, [r3, #348]	; 0x15c
 800a8f2:	75bb      	strb	r3, [r7, #22]

    status_int = VL53L0X_read_word(Dev->i2c_handle,deviceAddress, index, data);
 800a8f4:	68fb      	ldr	r3, [r7, #12]
 800a8f6:	f8d3 0168 	ldr.w	r0, [r3, #360]	; 0x168
 800a8fa:	7afa      	ldrb	r2, [r7, #11]
 800a8fc:	7db9      	ldrb	r1, [r7, #22]
 800a8fe:	687b      	ldr	r3, [r7, #4]
 800a900:	f7ff fe42 	bl	800a588 <VL53L0X_read_word>
 800a904:	6138      	str	r0, [r7, #16]

    if (status_int != 0)
 800a906:	693b      	ldr	r3, [r7, #16]
 800a908:	2b00      	cmp	r3, #0
 800a90a:	d001      	beq.n	800a910 <VL53L0X_RdWord+0x36>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800a90c:	23ec      	movs	r3, #236	; 0xec
 800a90e:	75fb      	strb	r3, [r7, #23]

    return Status;
 800a910:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800a914:	4618      	mov	r0, r3
 800a916:	3718      	adds	r7, #24
 800a918:	46bd      	mov	sp, r7
 800a91a:	bd80      	pop	{r7, pc}

0800a91c <VL53L0X_RdDWord>:

VL53L0X_Error  VL53L0X_RdDWord(VL53L0X_DEV Dev, uint8_t index, uint32_t *data){
 800a91c:	b580      	push	{r7, lr}
 800a91e:	b086      	sub	sp, #24
 800a920:	af00      	add	r7, sp, #0
 800a922:	60f8      	str	r0, [r7, #12]
 800a924:	460b      	mov	r3, r1
 800a926:	607a      	str	r2, [r7, #4]
 800a928:	72fb      	strb	r3, [r7, #11]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a92a:	2300      	movs	r3, #0
 800a92c:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;
    uint8_t deviceAddress;

    deviceAddress = Dev->I2cDevAddr;
 800a92e:	68fb      	ldr	r3, [r7, #12]
 800a930:	f893 315c 	ldrb.w	r3, [r3, #348]	; 0x15c
 800a934:	75bb      	strb	r3, [r7, #22]

    status_int = VL53L0X_read_dword(Dev->i2c_handle,deviceAddress, index, data);
 800a936:	68fb      	ldr	r3, [r7, #12]
 800a938:	f8d3 0168 	ldr.w	r0, [r3, #360]	; 0x168
 800a93c:	7afa      	ldrb	r2, [r7, #11]
 800a93e:	7db9      	ldrb	r1, [r7, #22]
 800a940:	687b      	ldr	r3, [r7, #4]
 800a942:	f7ff fdb7 	bl	800a4b4 <VL53L0X_read_dword>
 800a946:	6138      	str	r0, [r7, #16]

    if (status_int != 0)
 800a948:	693b      	ldr	r3, [r7, #16]
 800a94a:	2b00      	cmp	r3, #0
 800a94c:	d001      	beq.n	800a952 <VL53L0X_RdDWord+0x36>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800a94e:	23ec      	movs	r3, #236	; 0xec
 800a950:	75fb      	strb	r3, [r7, #23]

    return Status;
 800a952:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800a956:	4618      	mov	r0, r3
 800a958:	3718      	adds	r7, #24
 800a95a:	46bd      	mov	sp, r7
 800a95c:	bd80      	pop	{r7, pc}
	...

0800a960 <VL53L0X_PollingDelay>:

#define VL53L0X_POLLINGDELAY_LOOPNB  250
VL53L0X_Error VL53L0X_PollingDelay(VL53L0X_DEV Dev){
 800a960:	b480      	push	{r7}
 800a962:	b085      	sub	sp, #20
 800a964:	af00      	add	r7, sp, #0
 800a966:	6078      	str	r0, [r7, #4]
    VL53L0X_Error status = VL53L0X_ERROR_NONE;
 800a968:	2300      	movs	r3, #0
 800a96a:	72fb      	strb	r3, [r7, #11]
    LOG_FUNCTION_START("");

    //czekaj 2 ms nie rob nic
    //HAL_Delay(2);

	for(uint32_t time = 0;time<1000*VL53L0X_POLLINGDELAY_LOOPNB;){
 800a96c:	2300      	movs	r3, #0
 800a96e:	60fb      	str	r3, [r7, #12]
 800a970:	e002      	b.n	800a978 <VL53L0X_PollingDelay+0x18>
		time++;
 800a972:	68fb      	ldr	r3, [r7, #12]
 800a974:	3301      	adds	r3, #1
 800a976:	60fb      	str	r3, [r7, #12]
	for(uint32_t time = 0;time<1000*VL53L0X_POLLINGDELAY_LOOPNB;){
 800a978:	68fb      	ldr	r3, [r7, #12]
 800a97a:	4a05      	ldr	r2, [pc, #20]	; (800a990 <VL53L0X_PollingDelay+0x30>)
 800a97c:	4293      	cmp	r3, r2
 800a97e:	d9f8      	bls.n	800a972 <VL53L0X_PollingDelay+0x12>
	}

    LOG_FUNCTION_END(status);
    return status;
 800a980:	f997 300b 	ldrsb.w	r3, [r7, #11]
}
 800a984:	4618      	mov	r0, r3
 800a986:	3714      	adds	r7, #20
 800a988:	46bd      	mov	sp, r7
 800a98a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a98e:	4770      	bx	lr
 800a990:	0003d08f 	.word	0x0003d08f

0800a994 <VL53L1_DataInit>:
	LOG_FUNCTION_END(Status);
	return Status;
}

VL53L1_Error VL53L1_DataInit(VL53L1_DEV Dev)
{
 800a994:	b580      	push	{r7, lr}
 800a996:	b084      	sub	sp, #16
 800a998:	af00      	add	r7, sp, #0
 800a99a:	6078      	str	r0, [r7, #4]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 800a99c:	2300      	movs	r3, #0
 800a99e:	73fb      	strb	r3, [r7, #15]
		Status = VL53L1_WrByte(Dev, VL53L1_PAD_I2C_HV__EXTSUP_CONFIG,
				i);
	}
#endif

	if (Status == VL53L1_ERROR_NONE)
 800a9a0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a9a4:	2b00      	cmp	r3, #0
 800a9a6:	d105      	bne.n	800a9b4 <VL53L1_DataInit+0x20>
		Status = VL53L1_data_init(Dev, 1);
 800a9a8:	2101      	movs	r1, #1
 800a9aa:	6878      	ldr	r0, [r7, #4]
 800a9ac:	f001 f84a 	bl	800ba44 <VL53L1_data_init>
 800a9b0:	4603      	mov	r3, r0
 800a9b2:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L1_ERROR_NONE) {
 800a9b4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a9b8:	2b00      	cmp	r3, #0
 800a9ba:	d107      	bne.n	800a9cc <VL53L1_DataInit+0x38>
		VL53L1DevDataSet(Dev, PalState, VL53L1_STATE_WAIT_STATICINIT);
 800a9bc:	687b      	ldr	r3, [r7, #4]
 800a9be:	2201      	movs	r2, #1
 800a9c0:	f883 2378 	strb.w	r2, [r3, #888]	; 0x378
		VL53L1DevDataSet(Dev, CurrentParameters.PresetMode,
 800a9c4:	687b      	ldr	r3, [r7, #4]
 800a9c6:	2208      	movs	r2, #8
 800a9c8:	f883 237c 	strb.w	r2, [r3, #892]	; 0x37c
				VL53L1_PRESETMODE_LOWPOWER_AUTONOMOUS);
	}

	/* Enable all check */
	for (i = 0; i < VL53L1_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 800a9cc:	2300      	movs	r3, #0
 800a9ce:	73bb      	strb	r3, [r7, #14]
 800a9d0:	e012      	b.n	800a9f8 <VL53L1_DataInit+0x64>
		if (Status == VL53L1_ERROR_NONE)
 800a9d2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a9d6:	2b00      	cmp	r3, #0
 800a9d8:	d112      	bne.n	800aa00 <VL53L1_DataInit+0x6c>
			Status |= VL53L1_SetLimitCheckEnable(Dev, i, 1);
 800a9da:	7bbb      	ldrb	r3, [r7, #14]
 800a9dc:	b29b      	uxth	r3, r3
 800a9de:	2201      	movs	r2, #1
 800a9e0:	4619      	mov	r1, r3
 800a9e2:	6878      	ldr	r0, [r7, #4]
 800a9e4:	f000 fbf1 	bl	800b1ca <VL53L1_SetLimitCheckEnable>
 800a9e8:	4603      	mov	r3, r0
 800a9ea:	461a      	mov	r2, r3
 800a9ec:	7bfb      	ldrb	r3, [r7, #15]
 800a9ee:	4313      	orrs	r3, r2
 800a9f0:	73fb      	strb	r3, [r7, #15]
	for (i = 0; i < VL53L1_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 800a9f2:	7bbb      	ldrb	r3, [r7, #14]
 800a9f4:	3301      	adds	r3, #1
 800a9f6:	73bb      	strb	r3, [r7, #14]
 800a9f8:	7bbb      	ldrb	r3, [r7, #14]
 800a9fa:	2b01      	cmp	r3, #1
 800a9fc:	d9e9      	bls.n	800a9d2 <VL53L1_DataInit+0x3e>
 800a9fe:	e000      	b.n	800aa02 <VL53L1_DataInit+0x6e>
		else
			break;
 800aa00:	bf00      	nop

	}

	/* Limit default values */
	if (Status == VL53L1_ERROR_NONE) {
 800aa02:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800aa06:	2b00      	cmp	r3, #0
 800aa08:	d107      	bne.n	800aa1a <VL53L1_DataInit+0x86>
		Status = VL53L1_SetLimitCheckValue(Dev,
 800aa0a:	f44f 1290 	mov.w	r2, #1179648	; 0x120000
 800aa0e:	2100      	movs	r1, #0
 800aa10:	6878      	ldr	r0, [r7, #4]
 800aa12:	f000 fc3b 	bl	800b28c <VL53L1_SetLimitCheckValue>
 800aa16:	4603      	mov	r3, r0
 800aa18:	73fb      	strb	r3, [r7, #15]
			VL53L1_CHECKENABLE_SIGMA_FINAL_RANGE,
				(FixPoint1616_t)(18 * 65536));
	}
	if (Status == VL53L1_ERROR_NONE) {
 800aa1a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800aa1e:	2b00      	cmp	r3, #0
 800aa20:	d107      	bne.n	800aa32 <VL53L1_DataInit+0x9e>
		Status = VL53L1_SetLimitCheckValue(Dev,
 800aa22:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800aa26:	2101      	movs	r1, #1
 800aa28:	6878      	ldr	r0, [r7, #4]
 800aa2a:	f000 fc2f 	bl	800b28c <VL53L1_SetLimitCheckValue>
 800aa2e:	4603      	mov	r3, r0
 800aa30:	73fb      	strb	r3, [r7, #15]
				(FixPoint1616_t)(25 * 65536 / 100));
				/* 0.25 * 65536 */
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800aa32:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800aa36:	4618      	mov	r0, r3
 800aa38:	3710      	adds	r7, #16
 800aa3a:	46bd      	mov	sp, r7
 800aa3c:	bd80      	pop	{r7, pc}

0800aa3e <VL53L1_StaticInit>:


VL53L1_Error VL53L1_StaticInit(VL53L1_DEV Dev)
{
 800aa3e:	b580      	push	{r7, lr}
 800aa40:	b084      	sub	sp, #16
 800aa42:	af00      	add	r7, sp, #0
 800aa44:	6078      	str	r0, [r7, #4]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 800aa46:	2300      	movs	r3, #0
 800aa48:	73fb      	strb	r3, [r7, #15]
	uint8_t  measurement_mode;

	LOG_FUNCTION_START("");

	VL53L1DevDataSet(Dev, PalState, VL53L1_STATE_IDLE);
 800aa4a:	687b      	ldr	r3, [r7, #4]
 800aa4c:	2203      	movs	r2, #3
 800aa4e:	f883 2378 	strb.w	r2, [r3, #888]	; 0x378

	measurement_mode  = VL53L1_DEVICEMEASUREMENTMODE_BACKTOBACK;
 800aa52:	2320      	movs	r3, #32
 800aa54:	73bb      	strb	r3, [r7, #14]
	VL53L1DevDataSet(Dev, LLData.measurement_mode, measurement_mode);
 800aa56:	687b      	ldr	r3, [r7, #4]
 800aa58:	7bba      	ldrb	r2, [r7, #14]
 800aa5a:	709a      	strb	r2, [r3, #2]

	VL53L1DevDataSet(Dev, CurrentParameters.NewDistanceMode,
 800aa5c:	687b      	ldr	r3, [r7, #4]
 800aa5e:	2203      	movs	r2, #3
 800aa60:	f883 237f 	strb.w	r2, [r3, #895]	; 0x37f
			VL53L1_DISTANCEMODE_LONG);

	VL53L1DevDataSet(Dev, CurrentParameters.InternalDistanceMode,
 800aa64:	687b      	ldr	r3, [r7, #4]
 800aa66:	2203      	movs	r2, #3
 800aa68:	f883 237e 	strb.w	r2, [r3, #894]	; 0x37e
			VL53L1_DISTANCEMODE_LONG);

	VL53L1DevDataSet(Dev, CurrentParameters.DistanceMode,
 800aa6c:	687b      	ldr	r3, [r7, #4]
 800aa6e:	2203      	movs	r2, #3
 800aa70:	f883 237d 	strb.w	r2, [r3, #893]	; 0x37d
			VL53L1_DISTANCEMODE_LONG);

	/* ticket 472728 fix */
	Status = VL53L1_SetPresetMode(Dev,
 800aa74:	2108      	movs	r1, #8
 800aa76:	6878      	ldr	r0, [r7, #4]
 800aa78:	f000 f8ed 	bl	800ac56 <VL53L1_SetPresetMode>
 800aa7c:	4603      	mov	r3, r0
 800aa7e:	73fb      	strb	r3, [r7, #15]
			VL53L1_PRESETMODE_LOWPOWER_AUTONOMOUS);
	/* end of ticket 472728 fix */
	LOG_FUNCTION_END(Status);
	return Status;
 800aa80:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800aa84:	4618      	mov	r0, r3
 800aa86:	3710      	adds	r7, #16
 800aa88:	46bd      	mov	sp, r7
 800aa8a:	bd80      	pop	{r7, pc}

0800aa8c <VL53L1_WaitDeviceBooted>:

VL53L1_Error VL53L1_WaitDeviceBooted(VL53L1_DEV Dev)
{
 800aa8c:	b580      	push	{r7, lr}
 800aa8e:	b084      	sub	sp, #16
 800aa90:	af00      	add	r7, sp, #0
 800aa92:	6078      	str	r0, [r7, #4]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 800aa94:	2300      	movs	r3, #0
 800aa96:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("");

	Status = VL53L1_poll_for_boot_completion(Dev,
 800aa98:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 800aa9c:	6878      	ldr	r0, [r7, #4]
 800aa9e:	f005 facd 	bl	801003c <VL53L1_poll_for_boot_completion>
 800aaa2:	4603      	mov	r3, r0
 800aaa4:	73fb      	strb	r3, [r7, #15]
			VL53L1_BOOT_COMPLETION_POLLING_TIMEOUT_MS);

	LOG_FUNCTION_END(Status);
	return Status;
 800aaa6:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800aaaa:	4618      	mov	r0, r3
 800aaac:	3710      	adds	r7, #16
 800aaae:	46bd      	mov	sp, r7
 800aab0:	bd80      	pop	{r7, pc}
	...

0800aab4 <ComputeDevicePresetMode>:
/* Group PAL Parameters Functions */
static VL53L1_Error ComputeDevicePresetMode(
		VL53L1_PresetModes PresetMode,
		VL53L1_DistanceModes DistanceMode,
		VL53L1_DevicePresetModes *pDevicePresetMode)
{
 800aab4:	b480      	push	{r7}
 800aab6:	b087      	sub	sp, #28
 800aab8:	af00      	add	r7, sp, #0
 800aaba:	4603      	mov	r3, r0
 800aabc:	603a      	str	r2, [r7, #0]
 800aabe:	71fb      	strb	r3, [r7, #7]
 800aac0:	460b      	mov	r3, r1
 800aac2:	71bb      	strb	r3, [r7, #6]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 800aac4:	2300      	movs	r3, #0
 800aac6:	75fb      	strb	r3, [r7, #23]

	uint8_t DistIdx;
	VL53L1_DevicePresetModes LightModes[3] = {
 800aac8:	4a2c      	ldr	r2, [pc, #176]	; (800ab7c <ComputeDevicePresetMode+0xc8>)
 800aaca:	f107 0310 	add.w	r3, r7, #16
 800aace:	6812      	ldr	r2, [r2, #0]
 800aad0:	4611      	mov	r1, r2
 800aad2:	8019      	strh	r1, [r3, #0]
 800aad4:	3302      	adds	r3, #2
 800aad6:	0c12      	lsrs	r2, r2, #16
 800aad8:	701a      	strb	r2, [r3, #0]
		VL53L1_DEVICEPRESETMODE_STANDARD_RANGING_SHORT_RANGE,
		VL53L1_DEVICEPRESETMODE_STANDARD_RANGING,
		VL53L1_DEVICEPRESETMODE_STANDARD_RANGING_LONG_RANGE};


	VL53L1_DevicePresetModes TimedModes[3] = {
 800aada:	4a29      	ldr	r2, [pc, #164]	; (800ab80 <ComputeDevicePresetMode+0xcc>)
 800aadc:	f107 030c 	add.w	r3, r7, #12
 800aae0:	6812      	ldr	r2, [r2, #0]
 800aae2:	4611      	mov	r1, r2
 800aae4:	8019      	strh	r1, [r3, #0]
 800aae6:	3302      	adds	r3, #2
 800aae8:	0c12      	lsrs	r2, r2, #16
 800aaea:	701a      	strb	r2, [r3, #0]
		VL53L1_DEVICEPRESETMODE_TIMED_RANGING_SHORT_RANGE,
		VL53L1_DEVICEPRESETMODE_TIMED_RANGING,
		VL53L1_DEVICEPRESETMODE_TIMED_RANGING_LONG_RANGE};

	VL53L1_DevicePresetModes LowPowerTimedModes[3] = {
 800aaec:	4a25      	ldr	r2, [pc, #148]	; (800ab84 <ComputeDevicePresetMode+0xd0>)
 800aaee:	f107 0308 	add.w	r3, r7, #8
 800aaf2:	6812      	ldr	r2, [r2, #0]
 800aaf4:	4611      	mov	r1, r2
 800aaf6:	8019      	strh	r1, [r3, #0]
 800aaf8:	3302      	adds	r3, #2
 800aafa:	0c12      	lsrs	r2, r2, #16
 800aafc:	701a      	strb	r2, [r3, #0]
		VL53L1_DEVICEPRESETMODE_LOWPOWERAUTO_SHORT_RANGE,
		VL53L1_DEVICEPRESETMODE_LOWPOWERAUTO_MEDIUM_RANGE,
		VL53L1_DEVICEPRESETMODE_LOWPOWERAUTO_LONG_RANGE};

	*pDevicePresetMode = VL53L1_DEVICEPRESETMODE_STANDARD_RANGING;
 800aafe:	683b      	ldr	r3, [r7, #0]
 800ab00:	2201      	movs	r2, #1
 800ab02:	701a      	strb	r2, [r3, #0]

	switch (DistanceMode) {
 800ab04:	79bb      	ldrb	r3, [r7, #6]
 800ab06:	2b01      	cmp	r3, #1
 800ab08:	d002      	beq.n	800ab10 <ComputeDevicePresetMode+0x5c>
 800ab0a:	2b02      	cmp	r3, #2
 800ab0c:	d003      	beq.n	800ab16 <ComputeDevicePresetMode+0x62>
 800ab0e:	e005      	b.n	800ab1c <ComputeDevicePresetMode+0x68>
	case VL53L1_DISTANCEMODE_SHORT:
		DistIdx = 0;
 800ab10:	2300      	movs	r3, #0
 800ab12:	75bb      	strb	r3, [r7, #22]
		break;
 800ab14:	e004      	b.n	800ab20 <ComputeDevicePresetMode+0x6c>
	case VL53L1_DISTANCEMODE_MEDIUM:
		DistIdx = 1;
 800ab16:	2301      	movs	r3, #1
 800ab18:	75bb      	strb	r3, [r7, #22]
		break;
 800ab1a:	e001      	b.n	800ab20 <ComputeDevicePresetMode+0x6c>
	default:
		DistIdx = 2;
 800ab1c:	2302      	movs	r3, #2
 800ab1e:	75bb      	strb	r3, [r7, #22]
	}

	switch (PresetMode) {
 800ab20:	79fb      	ldrb	r3, [r7, #7]
 800ab22:	2b04      	cmp	r3, #4
 800ab24:	d004      	beq.n	800ab30 <ComputeDevicePresetMode+0x7c>
 800ab26:	2b08      	cmp	r3, #8
 800ab28:	d014      	beq.n	800ab54 <ComputeDevicePresetMode+0xa0>
 800ab2a:	2b03      	cmp	r3, #3
 800ab2c:	d009      	beq.n	800ab42 <ComputeDevicePresetMode+0x8e>
 800ab2e:	e01a      	b.n	800ab66 <ComputeDevicePresetMode+0xb2>
	case VL53L1_PRESETMODE_LITE_RANGING:
		*pDevicePresetMode = LightModes[DistIdx];
 800ab30:	7dbb      	ldrb	r3, [r7, #22]
 800ab32:	f107 0218 	add.w	r2, r7, #24
 800ab36:	4413      	add	r3, r2
 800ab38:	f813 2c08 	ldrb.w	r2, [r3, #-8]
 800ab3c:	683b      	ldr	r3, [r7, #0]
 800ab3e:	701a      	strb	r2, [r3, #0]
		break;
 800ab40:	e013      	b.n	800ab6a <ComputeDevicePresetMode+0xb6>


	case VL53L1_PRESETMODE_AUTONOMOUS:
		*pDevicePresetMode = TimedModes[DistIdx];
 800ab42:	7dbb      	ldrb	r3, [r7, #22]
 800ab44:	f107 0218 	add.w	r2, r7, #24
 800ab48:	4413      	add	r3, r2
 800ab4a:	f813 2c0c 	ldrb.w	r2, [r3, #-12]
 800ab4e:	683b      	ldr	r3, [r7, #0]
 800ab50:	701a      	strb	r2, [r3, #0]
		break;
 800ab52:	e00a      	b.n	800ab6a <ComputeDevicePresetMode+0xb6>

	case VL53L1_PRESETMODE_LOWPOWER_AUTONOMOUS:
		*pDevicePresetMode = LowPowerTimedModes[DistIdx];
 800ab54:	7dbb      	ldrb	r3, [r7, #22]
 800ab56:	f107 0218 	add.w	r2, r7, #24
 800ab5a:	4413      	add	r3, r2
 800ab5c:	f813 2c10 	ldrb.w	r2, [r3, #-16]
 800ab60:	683b      	ldr	r3, [r7, #0]
 800ab62:	701a      	strb	r2, [r3, #0]
		break;
 800ab64:	e001      	b.n	800ab6a <ComputeDevicePresetMode+0xb6>

	default:
		/* Unsupported mode */
		Status = VL53L1_ERROR_MODE_NOT_SUPPORTED;
 800ab66:	23f8      	movs	r3, #248	; 0xf8
 800ab68:	75fb      	strb	r3, [r7, #23]
	}

	return Status;
 800ab6a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800ab6e:	4618      	mov	r0, r3
 800ab70:	371c      	adds	r7, #28
 800ab72:	46bd      	mov	sp, r7
 800ab74:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab78:	4770      	bx	lr
 800ab7a:	bf00      	nop
 800ab7c:	08011460 	.word	0x08011460
 800ab80:	08011464 	.word	0x08011464
 800ab84:	08011468 	.word	0x08011468

0800ab88 <SetPresetMode>:

static VL53L1_Error SetPresetMode(VL53L1_DEV Dev,
		VL53L1_PresetModes PresetMode,
		VL53L1_DistanceModes DistanceMode,
		uint32_t inter_measurement_period_ms)
{
 800ab88:	b5b0      	push	{r4, r5, r7, lr}
 800ab8a:	b08e      	sub	sp, #56	; 0x38
 800ab8c:	af04      	add	r7, sp, #16
 800ab8e:	60f8      	str	r0, [r7, #12]
 800ab90:	607b      	str	r3, [r7, #4]
 800ab92:	460b      	mov	r3, r1
 800ab94:	72fb      	strb	r3, [r7, #11]
 800ab96:	4613      	mov	r3, r2
 800ab98:	72bb      	strb	r3, [r7, #10]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 800ab9a:	2300      	movs	r3, #0
 800ab9c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	uint32_t mm_config_timeout_us;
	uint32_t lld_range_config_timeout_us;

	LOG_FUNCTION_START("%d", (int)PresetMode);

	if ((PresetMode == VL53L1_PRESETMODE_AUTONOMOUS) ||
 800aba0:	7afb      	ldrb	r3, [r7, #11]
 800aba2:	2b03      	cmp	r3, #3
 800aba4:	d002      	beq.n	800abac <SetPresetMode+0x24>
 800aba6:	7afb      	ldrb	r3, [r7, #11]
 800aba8:	2b08      	cmp	r3, #8
 800abaa:	d103      	bne.n	800abb4 <SetPresetMode+0x2c>
		(PresetMode == VL53L1_PRESETMODE_LOWPOWER_AUTONOMOUS))
		measurement_mode  = VL53L1_DEVICEMEASUREMENTMODE_TIMED;
 800abac:	2340      	movs	r3, #64	; 0x40
 800abae:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800abb2:	e002      	b.n	800abba <SetPresetMode+0x32>
	else
		measurement_mode  = VL53L1_DEVICEMEASUREMENTMODE_BACKTOBACK;
 800abb4:	2320      	movs	r3, #32
 800abb6:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26


	Status = ComputeDevicePresetMode(PresetMode, DistanceMode,
 800abba:	f107 0225 	add.w	r2, r7, #37	; 0x25
 800abbe:	7ab9      	ldrb	r1, [r7, #10]
 800abc0:	7afb      	ldrb	r3, [r7, #11]
 800abc2:	4618      	mov	r0, r3
 800abc4:	f7ff ff76 	bl	800aab4 <ComputeDevicePresetMode>
 800abc8:	4603      	mov	r3, r0
 800abca:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			&device_preset_mode);

	if (Status == VL53L1_ERROR_NONE)
 800abce:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800abd2:	2b00      	cmp	r3, #0
 800abd4:	d112      	bne.n	800abfc <SetPresetMode+0x74>
		Status =  VL53L1_get_preset_mode_timing_cfg(Dev,
 800abd6:	f897 1025 	ldrb.w	r1, [r7, #37]	; 0x25
 800abda:	f107 001c 	add.w	r0, r7, #28
 800abde:	f107 0222 	add.w	r2, r7, #34	; 0x22
 800abe2:	f107 0314 	add.w	r3, r7, #20
 800abe6:	9301      	str	r3, [sp, #4]
 800abe8:	f107 0318 	add.w	r3, r7, #24
 800abec:	9300      	str	r3, [sp, #0]
 800abee:	4603      	mov	r3, r0
 800abf0:	68f8      	ldr	r0, [r7, #12]
 800abf2:	f001 f9e7 	bl	800bfc4 <VL53L1_get_preset_mode_timing_cfg>
 800abf6:	4603      	mov	r3, r0
 800abf8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				&dss_config__target_total_rate_mcps,
				&phasecal_config_timeout_us,
				&mm_config_timeout_us,
				&lld_range_config_timeout_us);

	if (Status == VL53L1_ERROR_NONE)
 800abfc:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800ac00:	2b00      	cmp	r3, #0
 800ac02:	d112      	bne.n	800ac2a <SetPresetMode+0xa2>
		Status = VL53L1_set_preset_mode(
 800ac04:	f897 0025 	ldrb.w	r0, [r7, #37]	; 0x25
 800ac08:	8c7c      	ldrh	r4, [r7, #34]	; 0x22
 800ac0a:	69fd      	ldr	r5, [r7, #28]
 800ac0c:	69bb      	ldr	r3, [r7, #24]
 800ac0e:	697a      	ldr	r2, [r7, #20]
 800ac10:	6879      	ldr	r1, [r7, #4]
 800ac12:	9102      	str	r1, [sp, #8]
 800ac14:	9201      	str	r2, [sp, #4]
 800ac16:	9300      	str	r3, [sp, #0]
 800ac18:	462b      	mov	r3, r5
 800ac1a:	4622      	mov	r2, r4
 800ac1c:	4601      	mov	r1, r0
 800ac1e:	68f8      	ldr	r0, [r7, #12]
 800ac20:	f001 fa7a 	bl	800c118 <VL53L1_set_preset_mode>
 800ac24:	4603      	mov	r3, r0
 800ac26:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				phasecal_config_timeout_us,
				mm_config_timeout_us,
				lld_range_config_timeout_us,
				inter_measurement_period_ms);

	if (Status == VL53L1_ERROR_NONE)
 800ac2a:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800ac2e:	2b00      	cmp	r3, #0
 800ac30:	d103      	bne.n	800ac3a <SetPresetMode+0xb2>
		VL53L1DevDataSet(Dev, LLData.measurement_mode, measurement_mode);
 800ac32:	68fb      	ldr	r3, [r7, #12]
 800ac34:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 800ac38:	709a      	strb	r2, [r3, #2]

	if (Status == VL53L1_ERROR_NONE)
 800ac3a:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800ac3e:	2b00      	cmp	r3, #0
 800ac40:	d103      	bne.n	800ac4a <SetPresetMode+0xc2>
		VL53L1DevDataSet(Dev, CurrentParameters.PresetMode, PresetMode);
 800ac42:	68fb      	ldr	r3, [r7, #12]
 800ac44:	7afa      	ldrb	r2, [r7, #11]
 800ac46:	f883 237c 	strb.w	r2, [r3, #892]	; 0x37c

	LOG_FUNCTION_END(Status);
	return Status;
 800ac4a:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 800ac4e:	4618      	mov	r0, r3
 800ac50:	3728      	adds	r7, #40	; 0x28
 800ac52:	46bd      	mov	sp, r7
 800ac54:	bdb0      	pop	{r4, r5, r7, pc}

0800ac56 <VL53L1_SetPresetMode>:

VL53L1_Error VL53L1_SetPresetMode(VL53L1_DEV Dev, VL53L1_PresetModes PresetMode)
{
 800ac56:	b580      	push	{r7, lr}
 800ac58:	b084      	sub	sp, #16
 800ac5a:	af00      	add	r7, sp, #0
 800ac5c:	6078      	str	r0, [r7, #4]
 800ac5e:	460b      	mov	r3, r1
 800ac60:	70fb      	strb	r3, [r7, #3]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 800ac62:	2300      	movs	r3, #0
 800ac64:	73fb      	strb	r3, [r7, #15]
	VL53L1_DistanceModes DistanceMode = VL53L1_DISTANCEMODE_LONG;
 800ac66:	2303      	movs	r3, #3
 800ac68:	73bb      	strb	r3, [r7, #14]

	LOG_FUNCTION_START("%d", (int)PresetMode);

	Status = SetPresetMode(Dev,
 800ac6a:	7bba      	ldrb	r2, [r7, #14]
 800ac6c:	78f9      	ldrb	r1, [r7, #3]
 800ac6e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800ac72:	6878      	ldr	r0, [r7, #4]
 800ac74:	f7ff ff88 	bl	800ab88 <SetPresetMode>
 800ac78:	4603      	mov	r3, r0
 800ac7a:	73fb      	strb	r3, [r7, #15]
			PresetMode,
			DistanceMode,
			1000);

	if (Status == VL53L1_ERROR_NONE) {
 800ac7c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800ac80:	2b00      	cmp	r3, #0
 800ac82:	d11f      	bne.n	800acc4 <VL53L1_SetPresetMode+0x6e>
		VL53L1DevDataSet(Dev, CurrentParameters.InternalDistanceMode,
 800ac84:	687b      	ldr	r3, [r7, #4]
 800ac86:	7bba      	ldrb	r2, [r7, #14]
 800ac88:	f883 237e 	strb.w	r2, [r3, #894]	; 0x37e
				DistanceMode);

		VL53L1DevDataSet(Dev, CurrentParameters.NewDistanceMode,
 800ac8c:	687b      	ldr	r3, [r7, #4]
 800ac8e:	7bba      	ldrb	r2, [r7, #14]
 800ac90:	f883 237f 	strb.w	r2, [r3, #895]	; 0x37f
				DistanceMode);

		if ((PresetMode == VL53L1_PRESETMODE_LITE_RANGING) ||
 800ac94:	78fb      	ldrb	r3, [r7, #3]
 800ac96:	2b04      	cmp	r3, #4
 800ac98:	d005      	beq.n	800aca6 <VL53L1_SetPresetMode+0x50>
 800ac9a:	78fb      	ldrb	r3, [r7, #3]
 800ac9c:	2b03      	cmp	r3, #3
 800ac9e:	d002      	beq.n	800aca6 <VL53L1_SetPresetMode+0x50>
			(PresetMode == VL53L1_PRESETMODE_AUTONOMOUS) ||
 800aca0:	78fb      	ldrb	r3, [r7, #3]
 800aca2:	2b08      	cmp	r3, #8
 800aca4:	d107      	bne.n	800acb6 <VL53L1_SetPresetMode+0x60>
			(PresetMode == VL53L1_PRESETMODE_LOWPOWER_AUTONOMOUS))
			Status = VL53L1_SetMeasurementTimingBudgetMicroSeconds(
 800aca6:	f24a 0128 	movw	r1, #41000	; 0xa028
 800acaa:	6878      	ldr	r0, [r7, #4]
 800acac:	f000 f8a2 	bl	800adf4 <VL53L1_SetMeasurementTimingBudgetMicroSeconds>
 800acb0:	4603      	mov	r3, r0
 800acb2:	73fb      	strb	r3, [r7, #15]
 800acb4:	e006      	b.n	800acc4 <VL53L1_SetPresetMode+0x6e>
				Dev, 41000);
		else
			/* Set default timing budget to 30Hz (33.33 ms)*/
			Status = VL53L1_SetMeasurementTimingBudgetMicroSeconds(
 800acb6:	f248 2135 	movw	r1, #33333	; 0x8235
 800acba:	6878      	ldr	r0, [r7, #4]
 800acbc:	f000 f89a 	bl	800adf4 <VL53L1_SetMeasurementTimingBudgetMicroSeconds>
 800acc0:	4603      	mov	r3, r0
 800acc2:	73fb      	strb	r3, [r7, #15]
				Dev, 33333);
	}

	if (Status == VL53L1_ERROR_NONE) {
 800acc4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800acc8:	2b00      	cmp	r3, #0
 800acca:	d106      	bne.n	800acda <VL53L1_SetPresetMode+0x84>
		/* Set default intermeasurement period to 1000 ms */
		Status = VL53L1_SetInterMeasurementPeriodMilliSeconds(Dev,
 800accc:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800acd0:	6878      	ldr	r0, [r7, #4]
 800acd2:	f000 fa0d 	bl	800b0f0 <VL53L1_SetInterMeasurementPeriodMilliSeconds>
 800acd6:	4603      	mov	r3, r0
 800acd8:	73fb      	strb	r3, [r7, #15]
				1000);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800acda:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800acde:	4618      	mov	r0, r3
 800ace0:	3710      	adds	r7, #16
 800ace2:	46bd      	mov	sp, r7
 800ace4:	bd80      	pop	{r7, pc}

0800ace6 <VL53L1_SetDistanceMode>:
	return Status;
}

VL53L1_Error VL53L1_SetDistanceMode(VL53L1_DEV Dev,
		VL53L1_DistanceModes DistanceMode)
{
 800ace6:	b580      	push	{r7, lr}
 800ace8:	b088      	sub	sp, #32
 800acea:	af00      	add	r7, sp, #0
 800acec:	6078      	str	r0, [r7, #4]
 800acee:	460b      	mov	r3, r1
 800acf0:	70fb      	strb	r3, [r7, #3]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 800acf2:	2300      	movs	r3, #0
 800acf4:	77fb      	strb	r3, [r7, #31]
	uint32_t PhaseCalTimeoutUs;
	VL53L1_user_zone_t user_zone;

	LOG_FUNCTION_START("%d", (int)DistanceMode);

	PresetMode = VL53L1DevDataGet(Dev, CurrentParameters.PresetMode);
 800acf6:	687b      	ldr	r3, [r7, #4]
 800acf8:	f893 337c 	ldrb.w	r3, [r3, #892]	; 0x37c
 800acfc:	777b      	strb	r3, [r7, #29]
	/* when the distance mode is valid:
	 * Manual Mode: all modes
	 * AUTO AUTO_LITE : LITE_RANGING, RANGING
	 */

	if ((DistanceMode != VL53L1_DISTANCEMODE_SHORT) &&
 800acfe:	78fb      	ldrb	r3, [r7, #3]
 800ad00:	2b01      	cmp	r3, #1
 800ad02:	d008      	beq.n	800ad16 <VL53L1_SetDistanceMode+0x30>
 800ad04:	78fb      	ldrb	r3, [r7, #3]
 800ad06:	2b02      	cmp	r3, #2
 800ad08:	d005      	beq.n	800ad16 <VL53L1_SetDistanceMode+0x30>
		(DistanceMode != VL53L1_DISTANCEMODE_MEDIUM) &&
 800ad0a:	78fb      	ldrb	r3, [r7, #3]
 800ad0c:	2b03      	cmp	r3, #3
 800ad0e:	d002      	beq.n	800ad16 <VL53L1_SetDistanceMode+0x30>
		(DistanceMode != VL53L1_DISTANCEMODE_LONG))
		return VL53L1_ERROR_INVALID_PARAMS;
 800ad10:	f06f 0303 	mvn.w	r3, #3
 800ad14:	e069      	b.n	800adea <VL53L1_SetDistanceMode+0x104>

	/* The internal distance mode is limited to Short, Medium or
	 * long only
	*/
	if (Status == VL53L1_ERROR_NONE) {
 800ad16:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800ad1a:	2b00      	cmp	r3, #0
 800ad1c:	d10a      	bne.n	800ad34 <VL53L1_SetDistanceMode+0x4e>
		if ((DistanceMode == VL53L1_DISTANCEMODE_SHORT) ||
 800ad1e:	78fb      	ldrb	r3, [r7, #3]
 800ad20:	2b01      	cmp	r3, #1
 800ad22:	d002      	beq.n	800ad2a <VL53L1_SetDistanceMode+0x44>
 800ad24:	78fb      	ldrb	r3, [r7, #3]
 800ad26:	2b02      	cmp	r3, #2
 800ad28:	d102      	bne.n	800ad30 <VL53L1_SetDistanceMode+0x4a>
			(DistanceMode == VL53L1_DISTANCEMODE_MEDIUM))
			InternalDistanceMode = DistanceMode;
 800ad2a:	78fb      	ldrb	r3, [r7, #3]
 800ad2c:	77bb      	strb	r3, [r7, #30]
 800ad2e:	e001      	b.n	800ad34 <VL53L1_SetDistanceMode+0x4e>
		else /* (DistanceMode == VL53L1_DISTANCEMODE_LONG) */
			InternalDistanceMode = VL53L1_DISTANCEMODE_LONG;
 800ad30:	2303      	movs	r3, #3
 800ad32:	77bb      	strb	r3, [r7, #30]
	}

	if (Status == VL53L1_ERROR_NONE)
 800ad34:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800ad38:	2b00      	cmp	r3, #0
 800ad3a:	d107      	bne.n	800ad4c <VL53L1_SetDistanceMode+0x66>
		Status = VL53L1_get_user_zone(Dev, &user_zone);
 800ad3c:	f107 0308 	add.w	r3, r7, #8
 800ad40:	4619      	mov	r1, r3
 800ad42:	6878      	ldr	r0, [r7, #4]
 800ad44:	f001 f8e7 	bl	800bf16 <VL53L1_get_user_zone>
 800ad48:	4603      	mov	r3, r0
 800ad4a:	77fb      	strb	r3, [r7, #31]

	inter_measurement_period_ms =  VL53L1DevDataGet(Dev,
 800ad4c:	687b      	ldr	r3, [r7, #4]
 800ad4e:	695b      	ldr	r3, [r3, #20]
 800ad50:	61bb      	str	r3, [r7, #24]
				LLData.inter_measurement_period_ms);

	if (Status == VL53L1_ERROR_NONE)
 800ad52:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800ad56:	2b00      	cmp	r3, #0
 800ad58:	d10a      	bne.n	800ad70 <VL53L1_SetDistanceMode+0x8a>
		Status = VL53L1_get_timeouts_us(Dev, &PhaseCalTimeoutUs,
 800ad5a:	f107 0314 	add.w	r3, r7, #20
 800ad5e:	f107 0210 	add.w	r2, r7, #16
 800ad62:	f107 010c 	add.w	r1, r7, #12
 800ad66:	6878      	ldr	r0, [r7, #4]
 800ad68:	f001 f810 	bl	800bd8c <VL53L1_get_timeouts_us>
 800ad6c:	4603      	mov	r3, r0
 800ad6e:	77fb      	strb	r3, [r7, #31]
			&MmTimeoutUs, &TimingBudget);

	if (Status == VL53L1_ERROR_NONE)
 800ad70:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800ad74:	2b00      	cmp	r3, #0
 800ad76:	d107      	bne.n	800ad88 <VL53L1_SetDistanceMode+0xa2>
		Status = SetPresetMode(Dev,
 800ad78:	7fba      	ldrb	r2, [r7, #30]
 800ad7a:	7f79      	ldrb	r1, [r7, #29]
 800ad7c:	69bb      	ldr	r3, [r7, #24]
 800ad7e:	6878      	ldr	r0, [r7, #4]
 800ad80:	f7ff ff02 	bl	800ab88 <SetPresetMode>
 800ad84:	4603      	mov	r3, r0
 800ad86:	77fb      	strb	r3, [r7, #31]
				PresetMode,
				InternalDistanceMode,
				inter_measurement_period_ms);

	if (Status == VL53L1_ERROR_NONE) {
 800ad88:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800ad8c:	2b00      	cmp	r3, #0
 800ad8e:	d10b      	bne.n	800ada8 <VL53L1_SetDistanceMode+0xc2>
		VL53L1DevDataSet(Dev, CurrentParameters.InternalDistanceMode,
 800ad90:	687b      	ldr	r3, [r7, #4]
 800ad92:	7fba      	ldrb	r2, [r7, #30]
 800ad94:	f883 237e 	strb.w	r2, [r3, #894]	; 0x37e
				InternalDistanceMode);
		VL53L1DevDataSet(Dev, CurrentParameters.NewDistanceMode,
 800ad98:	687b      	ldr	r3, [r7, #4]
 800ad9a:	7fba      	ldrb	r2, [r7, #30]
 800ad9c:	f883 237f 	strb.w	r2, [r3, #895]	; 0x37f
				InternalDistanceMode);
		VL53L1DevDataSet(Dev, CurrentParameters.DistanceMode,
 800ada0:	687b      	ldr	r3, [r7, #4]
 800ada2:	78fa      	ldrb	r2, [r7, #3]
 800ada4:	f883 237d 	strb.w	r2, [r3, #893]	; 0x37d
				DistanceMode);
	}

	if (Status == VL53L1_ERROR_NONE) {
 800ada8:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800adac:	2b00      	cmp	r3, #0
 800adae:	d10e      	bne.n	800adce <VL53L1_SetDistanceMode+0xe8>
		Status = VL53L1_set_timeouts_us(Dev, PhaseCalTimeoutUs,
 800adb0:	68f9      	ldr	r1, [r7, #12]
 800adb2:	693a      	ldr	r2, [r7, #16]
 800adb4:	697b      	ldr	r3, [r7, #20]
 800adb6:	6878      	ldr	r0, [r7, #4]
 800adb8:	f000 ffb0 	bl	800bd1c <VL53L1_set_timeouts_us>
 800adbc:	4603      	mov	r3, r0
 800adbe:	77fb      	strb	r3, [r7, #31]
			MmTimeoutUs, TimingBudget);

		if (Status == VL53L1_ERROR_NONE)
 800adc0:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800adc4:	2b00      	cmp	r3, #0
 800adc6:	d102      	bne.n	800adce <VL53L1_SetDistanceMode+0xe8>
			VL53L1DevDataSet(Dev, LLData.range_config_timeout_us,
 800adc8:	697a      	ldr	r2, [r7, #20]
 800adca:	687b      	ldr	r3, [r7, #4]
 800adcc:	611a      	str	r2, [r3, #16]
				TimingBudget);
	}

	if (Status == VL53L1_ERROR_NONE)
 800adce:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800add2:	2b00      	cmp	r3, #0
 800add4:	d107      	bne.n	800ade6 <VL53L1_SetDistanceMode+0x100>
		Status = VL53L1_set_user_zone(Dev, &user_zone);
 800add6:	f107 0308 	add.w	r3, r7, #8
 800adda:	4619      	mov	r1, r3
 800addc:	6878      	ldr	r0, [r7, #4]
 800adde:	f001 f877 	bl	800bed0 <VL53L1_set_user_zone>
 800ade2:	4603      	mov	r3, r0
 800ade4:	77fb      	strb	r3, [r7, #31]

	LOG_FUNCTION_END(Status);
	return Status;
 800ade6:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 800adea:	4618      	mov	r0, r3
 800adec:	3720      	adds	r7, #32
 800adee:	46bd      	mov	sp, r7
 800adf0:	bd80      	pop	{r7, pc}
	...

0800adf4 <VL53L1_SetMeasurementTimingBudgetMicroSeconds>:



VL53L1_Error VL53L1_SetMeasurementTimingBudgetMicroSeconds(VL53L1_DEV Dev,
	uint32_t MeasurementTimingBudgetMicroSeconds)
{
 800adf4:	b580      	push	{r7, lr}
 800adf6:	b08c      	sub	sp, #48	; 0x30
 800adf8:	af00      	add	r7, sp, #0
 800adfa:	6078      	str	r0, [r7, #4]
 800adfc:	6039      	str	r1, [r7, #0]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 800adfe:	2300      	movs	r3, #0
 800ae00:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	uint32_t MmTimeoutUs;
	VL53L1_PresetModes PresetMode;
	uint32_t PhaseCalTimeoutUs;
	uint32_t vhv;
	int32_t vhv_loops;
	uint32_t FDAMaxTimingBudgetUs = FDA_MAX_TIMING_BUDGET_US;
 800ae04:	4b63      	ldr	r3, [pc, #396]	; (800af94 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x1a0>)
 800ae06:	61fb      	str	r3, [r7, #28]

	LOG_FUNCTION_START("");

	/* Timing budget is limited to 10 seconds */
	if (MeasurementTimingBudgetMicroSeconds > 10000000)
 800ae08:	683b      	ldr	r3, [r7, #0]
 800ae0a:	4a63      	ldr	r2, [pc, #396]	; (800af98 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x1a4>)
 800ae0c:	4293      	cmp	r3, r2
 800ae0e:	d902      	bls.n	800ae16 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x22>
		Status = VL53L1_ERROR_INVALID_PARAMS;
 800ae10:	23fc      	movs	r3, #252	; 0xfc
 800ae12:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

	if (Status == VL53L1_ERROR_NONE) {
 800ae16:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800ae1a:	2b00      	cmp	r3, #0
 800ae1c:	d109      	bne.n	800ae32 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x3e>
		Status = VL53L1_GetSequenceStepEnable(Dev,
 800ae1e:	f107 031a 	add.w	r3, r7, #26
 800ae22:	461a      	mov	r2, r3
 800ae24:	2105      	movs	r1, #5
 800ae26:	6878      	ldr	r0, [r7, #4]
 800ae28:	f000 fac0 	bl	800b3ac <VL53L1_GetSequenceStepEnable>
 800ae2c:	4603      	mov	r3, r0
 800ae2e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			VL53L1_SEQUENCESTEP_MM1, &Mm1Enabled);
	}

	if (Status == VL53L1_ERROR_NONE) {
 800ae32:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800ae36:	2b00      	cmp	r3, #0
 800ae38:	d109      	bne.n	800ae4e <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x5a>
		Status = VL53L1_GetSequenceStepEnable(Dev,
 800ae3a:	f107 0319 	add.w	r3, r7, #25
 800ae3e:	461a      	mov	r2, r3
 800ae40:	2106      	movs	r1, #6
 800ae42:	6878      	ldr	r0, [r7, #4]
 800ae44:	f000 fab2 	bl	800b3ac <VL53L1_GetSequenceStepEnable>
 800ae48:	4603      	mov	r3, r0
 800ae4a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			VL53L1_SEQUENCESTEP_MM2, &Mm2Enabled);
	}

	if (Status == VL53L1_ERROR_NONE)
 800ae4e:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800ae52:	2b00      	cmp	r3, #0
 800ae54:	d10b      	bne.n	800ae6e <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x7a>
		Status = VL53L1_get_timeouts_us(Dev,
 800ae56:	f107 0314 	add.w	r3, r7, #20
 800ae5a:	f107 0210 	add.w	r2, r7, #16
 800ae5e:	f107 010c 	add.w	r1, r7, #12
 800ae62:	6878      	ldr	r0, [r7, #4]
 800ae64:	f000 ff92 	bl	800bd8c <VL53L1_get_timeouts_us>
 800ae68:	4603      	mov	r3, r0
 800ae6a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			&PhaseCalTimeoutUs,
			&MmTimeoutUs,
			&TimingBudget);

	if (Status == VL53L1_ERROR_NONE) {
 800ae6e:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800ae72:	2b00      	cmp	r3, #0
 800ae74:	d17f      	bne.n	800af76 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x182>
		PresetMode = VL53L1DevDataGet(Dev, CurrentParameters.PresetMode);
 800ae76:	687b      	ldr	r3, [r7, #4]
 800ae78:	f893 337c 	ldrb.w	r3, [r3, #892]	; 0x37c
 800ae7c:	76fb      	strb	r3, [r7, #27]

		TimingGuard = 0;
 800ae7e:	2300      	movs	r3, #0
 800ae80:	62bb      	str	r3, [r7, #40]	; 0x28
		divisor = 1;
 800ae82:	2301      	movs	r3, #1
 800ae84:	627b      	str	r3, [r7, #36]	; 0x24
		switch (PresetMode) {
 800ae86:	7efb      	ldrb	r3, [r7, #27]
 800ae88:	2b04      	cmp	r3, #4
 800ae8a:	d004      	beq.n	800ae96 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0xa2>
 800ae8c:	2b08      	cmp	r3, #8
 800ae8e:	d023      	beq.n	800aed8 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0xe4>
 800ae90:	2b03      	cmp	r3, #3
 800ae92:	d00e      	beq.n	800aeb2 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0xbe>
 800ae94:	e03f      	b.n	800af16 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x122>
		case VL53L1_PRESETMODE_LITE_RANGING:
			if ((Mm1Enabled == 1) || (Mm2Enabled == 1))
 800ae96:	7ebb      	ldrb	r3, [r7, #26]
 800ae98:	2b01      	cmp	r3, #1
 800ae9a:	d002      	beq.n	800aea2 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0xae>
 800ae9c:	7e7b      	ldrb	r3, [r7, #25]
 800ae9e:	2b01      	cmp	r3, #1
 800aea0:	d103      	bne.n	800aeaa <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0xb6>
				TimingGuard = 5000;
 800aea2:	f241 3388 	movw	r3, #5000	; 0x1388
 800aea6:	62bb      	str	r3, [r7, #40]	; 0x28
			else
				TimingGuard = 1000;
		break;
 800aea8:	e038      	b.n	800af1c <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x128>
				TimingGuard = 1000;
 800aeaa:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800aeae:	62bb      	str	r3, [r7, #40]	; 0x28
		break;
 800aeb0:	e034      	b.n	800af1c <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x128>

		case VL53L1_PRESETMODE_AUTONOMOUS:
			FDAMaxTimingBudgetUs *= 2;
 800aeb2:	69fb      	ldr	r3, [r7, #28]
 800aeb4:	005b      	lsls	r3, r3, #1
 800aeb6:	61fb      	str	r3, [r7, #28]
			if ((Mm1Enabled == 1) || (Mm2Enabled == 1))
 800aeb8:	7ebb      	ldrb	r3, [r7, #26]
 800aeba:	2b01      	cmp	r3, #1
 800aebc:	d002      	beq.n	800aec4 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0xd0>
 800aebe:	7e7b      	ldrb	r3, [r7, #25]
 800aec0:	2b01      	cmp	r3, #1
 800aec2:	d103      	bne.n	800aecc <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0xd8>
				TimingGuard = 26600;
 800aec4:	f246 73e8 	movw	r3, #26600	; 0x67e8
 800aec8:	62bb      	str	r3, [r7, #40]	; 0x28
 800aeca:	e002      	b.n	800aed2 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0xde>
			else
				TimingGuard = 21600;
 800aecc:	f245 4360 	movw	r3, #21600	; 0x5460
 800aed0:	62bb      	str	r3, [r7, #40]	; 0x28
			divisor = 2;
 800aed2:	2302      	movs	r3, #2
 800aed4:	627b      	str	r3, [r7, #36]	; 0x24
		break;
 800aed6:	e021      	b.n	800af1c <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x128>

		case VL53L1_PRESETMODE_LOWPOWER_AUTONOMOUS:
			FDAMaxTimingBudgetUs *= 2;
 800aed8:	69fb      	ldr	r3, [r7, #28]
 800aeda:	005b      	lsls	r3, r3, #1
 800aedc:	61fb      	str	r3, [r7, #28]
			vhv = LOWPOWER_AUTO_VHV_LOOP_DURATION_US;
 800aede:	23f5      	movs	r3, #245	; 0xf5
 800aee0:	623b      	str	r3, [r7, #32]
			VL53L1_get_tuning_parm(Dev,
 800aee2:	f107 0308 	add.w	r3, r7, #8
 800aee6:	461a      	mov	r2, r3
 800aee8:	f248 0136 	movw	r1, #32822	; 0x8036
 800aeec:	6878      	ldr	r0, [r7, #4]
 800aeee:	f001 ffd3 	bl	800ce98 <VL53L1_get_tuning_parm>
				VL53L1_TUNINGPARM_LOWPOWERAUTO_VHV_LOOP_BOUND,
				&vhv_loops);
			if (vhv_loops > 0) {
 800aef2:	68bb      	ldr	r3, [r7, #8]
 800aef4:	2b00      	cmp	r3, #0
 800aef6:	dd07      	ble.n	800af08 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x114>
				vhv += vhv_loops *
 800aef8:	68bb      	ldr	r3, [r7, #8]
 800aefa:	22f5      	movs	r2, #245	; 0xf5
 800aefc:	fb02 f303 	mul.w	r3, r2, r3
 800af00:	461a      	mov	r2, r3
 800af02:	6a3b      	ldr	r3, [r7, #32]
 800af04:	4413      	add	r3, r2
 800af06:	623b      	str	r3, [r7, #32]
					LOWPOWER_AUTO_VHV_LOOP_DURATION_US;
			}
			TimingGuard = LOWPOWER_AUTO_OVERHEAD_BEFORE_A_RANGING +
 800af08:	6a3b      	ldr	r3, [r7, #32]
 800af0a:	f603 53dc 	addw	r3, r3, #3548	; 0xddc
 800af0e:	62bb      	str	r3, [r7, #40]	; 0x28
				LOWPOWER_AUTO_OVERHEAD_BETWEEN_A_B_RANGING +
				vhv;
			divisor = 2;
 800af10:	2302      	movs	r3, #2
 800af12:	627b      	str	r3, [r7, #36]	; 0x24
		break;
 800af14:	e002      	b.n	800af1c <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x128>

		default:
			/* Unsupported mode */
			Status = VL53L1_ERROR_MODE_NOT_SUPPORTED;
 800af16:	23f8      	movs	r3, #248	; 0xf8
 800af18:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		}

		if (MeasurementTimingBudgetMicroSeconds <= TimingGuard)
 800af1c:	683a      	ldr	r2, [r7, #0]
 800af1e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800af20:	429a      	cmp	r2, r3
 800af22:	d803      	bhi.n	800af2c <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x138>
			Status = VL53L1_ERROR_INVALID_PARAMS;
 800af24:	23fc      	movs	r3, #252	; 0xfc
 800af26:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 800af2a:	e003      	b.n	800af34 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x140>
		else {
			TimingBudget = (MeasurementTimingBudgetMicroSeconds
					- TimingGuard);
 800af2c:	683a      	ldr	r2, [r7, #0]
 800af2e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800af30:	1ad3      	subs	r3, r2, r3
			TimingBudget = (MeasurementTimingBudgetMicroSeconds
 800af32:	617b      	str	r3, [r7, #20]
		}

		if (Status == VL53L1_ERROR_NONE) {
 800af34:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800af38:	2b00      	cmp	r3, #0
 800af3a:	d11c      	bne.n	800af76 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x182>
			if (TimingBudget > FDAMaxTimingBudgetUs)
 800af3c:	697a      	ldr	r2, [r7, #20]
 800af3e:	69fb      	ldr	r3, [r7, #28]
 800af40:	429a      	cmp	r2, r3
 800af42:	d903      	bls.n	800af4c <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x158>
				Status = VL53L1_ERROR_INVALID_PARAMS;
 800af44:	23fc      	movs	r3, #252	; 0xfc
 800af46:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 800af4a:	e00d      	b.n	800af68 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x174>
			else {
				TimingBudget /= divisor;
 800af4c:	697a      	ldr	r2, [r7, #20]
 800af4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800af50:	fbb2 f3f3 	udiv	r3, r2, r3
 800af54:	617b      	str	r3, [r7, #20]
				Status = VL53L1_set_timeouts_us(
 800af56:	68f9      	ldr	r1, [r7, #12]
 800af58:	693a      	ldr	r2, [r7, #16]
 800af5a:	697b      	ldr	r3, [r7, #20]
 800af5c:	6878      	ldr	r0, [r7, #4]
 800af5e:	f000 fedd 	bl	800bd1c <VL53L1_set_timeouts_us>
 800af62:	4603      	mov	r3, r0
 800af64:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
					PhaseCalTimeoutUs,
					MmTimeoutUs,
					TimingBudget);
			}

			if (Status == VL53L1_ERROR_NONE)
 800af68:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800af6c:	2b00      	cmp	r3, #0
 800af6e:	d102      	bne.n	800af76 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x182>
				VL53L1DevDataSet(Dev,
 800af70:	697a      	ldr	r2, [r7, #20]
 800af72:	687b      	ldr	r3, [r7, #4]
 800af74:	611a      	str	r2, [r3, #16]
					LLData.range_config_timeout_us,
					TimingBudget);
		}
	}
	if (Status == VL53L1_ERROR_NONE) {
 800af76:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800af7a:	2b00      	cmp	r3, #0
 800af7c:	d103      	bne.n	800af86 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x192>
		VL53L1DevDataSet(Dev,
 800af7e:	687b      	ldr	r3, [r7, #4]
 800af80:	683a      	ldr	r2, [r7, #0]
 800af82:	f8c3 2380 	str.w	r2, [r3, #896]	; 0x380
			CurrentParameters.MeasurementTimingBudgetMicroSeconds,
			MeasurementTimingBudgetMicroSeconds);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800af86:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 800af8a:	4618      	mov	r0, r3
 800af8c:	3730      	adds	r7, #48	; 0x30
 800af8e:	46bd      	mov	sp, r7
 800af90:	bd80      	pop	{r7, pc}
 800af92:	bf00      	nop
 800af94:	00086470 	.word	0x00086470
 800af98:	00989680 	.word	0x00989680

0800af9c <VL53L1_GetMeasurementTimingBudgetMicroSeconds>:


VL53L1_Error VL53L1_GetMeasurementTimingBudgetMicroSeconds(VL53L1_DEV Dev,
	uint32_t *pMeasurementTimingBudgetMicroSeconds)
{
 800af9c:	b580      	push	{r7, lr}
 800af9e:	b08c      	sub	sp, #48	; 0x30
 800afa0:	af00      	add	r7, sp, #0
 800afa2:	6078      	str	r0, [r7, #4]
 800afa4:	6039      	str	r1, [r7, #0]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 800afa6:	2300      	movs	r3, #0
 800afa8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	uint8_t Mm1Enabled = 0;
 800afac:	2300      	movs	r3, #0
 800afae:	76fb      	strb	r3, [r7, #27]
	uint8_t Mm2Enabled = 0;
 800afb0:	2300      	movs	r3, #0
 800afb2:	76bb      	strb	r3, [r7, #26]
	uint32_t  MmTimeoutUs = 0;
 800afb4:	2300      	movs	r3, #0
 800afb6:	617b      	str	r3, [r7, #20]
	uint32_t  RangeTimeoutUs = 0;
 800afb8:	2300      	movs	r3, #0
 800afba:	613b      	str	r3, [r7, #16]
	uint32_t  MeasTimingBdg = 0;
 800afbc:	2300      	movs	r3, #0
 800afbe:	62bb      	str	r3, [r7, #40]	; 0x28
	uint32_t PhaseCalTimeoutUs = 0;
 800afc0:	2300      	movs	r3, #0
 800afc2:	60fb      	str	r3, [r7, #12]
	uint32_t vhv;
	int32_t vhv_loops;

	LOG_FUNCTION_START("");

	*pMeasurementTimingBudgetMicroSeconds = 0;
 800afc4:	683b      	ldr	r3, [r7, #0]
 800afc6:	2200      	movs	r2, #0
 800afc8:	601a      	str	r2, [r3, #0]

	if (Status == VL53L1_ERROR_NONE)
 800afca:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800afce:	2b00      	cmp	r3, #0
 800afd0:	d109      	bne.n	800afe6 <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0x4a>
		Status = VL53L1_GetSequenceStepEnable(Dev,
 800afd2:	f107 031b 	add.w	r3, r7, #27
 800afd6:	461a      	mov	r2, r3
 800afd8:	2105      	movs	r1, #5
 800afda:	6878      	ldr	r0, [r7, #4]
 800afdc:	f000 f9e6 	bl	800b3ac <VL53L1_GetSequenceStepEnable>
 800afe0:	4603      	mov	r3, r0
 800afe2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			VL53L1_SEQUENCESTEP_MM1, &Mm1Enabled);

	if (Status == VL53L1_ERROR_NONE)
 800afe6:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800afea:	2b00      	cmp	r3, #0
 800afec:	d109      	bne.n	800b002 <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0x66>
		Status = VL53L1_GetSequenceStepEnable(Dev,
 800afee:	f107 031a 	add.w	r3, r7, #26
 800aff2:	461a      	mov	r2, r3
 800aff4:	2106      	movs	r1, #6
 800aff6:	6878      	ldr	r0, [r7, #4]
 800aff8:	f000 f9d8 	bl	800b3ac <VL53L1_GetSequenceStepEnable>
 800affc:	4603      	mov	r3, r0
 800affe:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			VL53L1_SEQUENCESTEP_MM2, &Mm2Enabled);

	if (Status == VL53L1_ERROR_NONE)
 800b002:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800b006:	2b00      	cmp	r3, #0
 800b008:	d10b      	bne.n	800b022 <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0x86>
		Status = VL53L1_get_timeouts_us(Dev,
 800b00a:	f107 0310 	add.w	r3, r7, #16
 800b00e:	f107 0214 	add.w	r2, r7, #20
 800b012:	f107 010c 	add.w	r1, r7, #12
 800b016:	6878      	ldr	r0, [r7, #4]
 800b018:	f000 feb8 	bl	800bd8c <VL53L1_get_timeouts_us>
 800b01c:	4603      	mov	r3, r0
 800b01e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			&PhaseCalTimeoutUs,
			&MmTimeoutUs,
			&RangeTimeoutUs);

	if (Status == VL53L1_ERROR_NONE) {
 800b022:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800b026:	2b00      	cmp	r3, #0
 800b028:	d154      	bne.n	800b0d4 <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0x138>
		PresetMode = VL53L1DevDataGet(Dev, CurrentParameters.PresetMode);
 800b02a:	687b      	ldr	r3, [r7, #4]
 800b02c:	f893 337c 	ldrb.w	r3, [r3, #892]	; 0x37c
 800b030:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

		switch (PresetMode) {
 800b034:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800b038:	2b04      	cmp	r3, #4
 800b03a:	d004      	beq.n	800b046 <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0xaa>
 800b03c:	2b08      	cmp	r3, #8
 800b03e:	d027      	beq.n	800b090 <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0xf4>
 800b040:	2b03      	cmp	r3, #3
 800b042:	d011      	beq.n	800b068 <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0xcc>
 800b044:	e043      	b.n	800b0ce <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0x132>
		case VL53L1_PRESETMODE_LITE_RANGING:
			if ((Mm1Enabled == 1) || (Mm2Enabled == 1))
 800b046:	7efb      	ldrb	r3, [r7, #27]
 800b048:	2b01      	cmp	r3, #1
 800b04a:	d002      	beq.n	800b052 <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0xb6>
 800b04c:	7ebb      	ldrb	r3, [r7, #26]
 800b04e:	2b01      	cmp	r3, #1
 800b050:	d105      	bne.n	800b05e <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0xc2>
				MeasTimingBdg = RangeTimeoutUs + 5000;
 800b052:	693b      	ldr	r3, [r7, #16]
 800b054:	f503 539c 	add.w	r3, r3, #4992	; 0x1380
 800b058:	3308      	adds	r3, #8
 800b05a:	62bb      	str	r3, [r7, #40]	; 0x28
			else
				MeasTimingBdg = RangeTimeoutUs + 1000;

		break;
 800b05c:	e03a      	b.n	800b0d4 <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0x138>
				MeasTimingBdg = RangeTimeoutUs + 1000;
 800b05e:	693b      	ldr	r3, [r7, #16]
 800b060:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
 800b064:	62bb      	str	r3, [r7, #40]	; 0x28
		break;
 800b066:	e035      	b.n	800b0d4 <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0x138>

		case VL53L1_PRESETMODE_AUTONOMOUS:
			if ((Mm1Enabled == 1) || (Mm2Enabled == 1))
 800b068:	7efb      	ldrb	r3, [r7, #27]
 800b06a:	2b01      	cmp	r3, #1
 800b06c:	d002      	beq.n	800b074 <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0xd8>
 800b06e:	7ebb      	ldrb	r3, [r7, #26]
 800b070:	2b01      	cmp	r3, #1
 800b072:	d106      	bne.n	800b082 <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0xe6>
				MeasTimingBdg = 2 * RangeTimeoutUs + 26600;
 800b074:	693b      	ldr	r3, [r7, #16]
 800b076:	f503 534f 	add.w	r3, r3, #13248	; 0x33c0
 800b07a:	3334      	adds	r3, #52	; 0x34
 800b07c:	005b      	lsls	r3, r3, #1
 800b07e:	62bb      	str	r3, [r7, #40]	; 0x28
			else
				MeasTimingBdg = 2 * RangeTimeoutUs + 21600;

		break;
 800b080:	e028      	b.n	800b0d4 <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0x138>
				MeasTimingBdg = 2 * RangeTimeoutUs + 21600;
 800b082:	693b      	ldr	r3, [r7, #16]
 800b084:	f503 5328 	add.w	r3, r3, #10752	; 0x2a00
 800b088:	3330      	adds	r3, #48	; 0x30
 800b08a:	005b      	lsls	r3, r3, #1
 800b08c:	62bb      	str	r3, [r7, #40]	; 0x28
		break;
 800b08e:	e021      	b.n	800b0d4 <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0x138>

		case VL53L1_PRESETMODE_LOWPOWER_AUTONOMOUS:
			vhv = LOWPOWER_AUTO_VHV_LOOP_DURATION_US;
 800b090:	23f5      	movs	r3, #245	; 0xf5
 800b092:	627b      	str	r3, [r7, #36]	; 0x24
			VL53L1_get_tuning_parm(Dev,
 800b094:	f107 0308 	add.w	r3, r7, #8
 800b098:	461a      	mov	r2, r3
 800b09a:	f248 0136 	movw	r1, #32822	; 0x8036
 800b09e:	6878      	ldr	r0, [r7, #4]
 800b0a0:	f001 fefa 	bl	800ce98 <VL53L1_get_tuning_parm>
				VL53L1_TUNINGPARM_LOWPOWERAUTO_VHV_LOOP_BOUND,
				&vhv_loops);
			if (vhv_loops > 0) {
 800b0a4:	68bb      	ldr	r3, [r7, #8]
 800b0a6:	2b00      	cmp	r3, #0
 800b0a8:	dd07      	ble.n	800b0ba <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0x11e>
				vhv += vhv_loops *
 800b0aa:	68bb      	ldr	r3, [r7, #8]
 800b0ac:	22f5      	movs	r2, #245	; 0xf5
 800b0ae:	fb02 f303 	mul.w	r3, r2, r3
 800b0b2:	461a      	mov	r2, r3
 800b0b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b0b6:	4413      	add	r3, r2
 800b0b8:	627b      	str	r3, [r7, #36]	; 0x24
					LOWPOWER_AUTO_VHV_LOOP_DURATION_US;
			}
			TimingGuard = LOWPOWER_AUTO_OVERHEAD_BEFORE_A_RANGING +
 800b0ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b0bc:	f603 53dc 	addw	r3, r3, #3548	; 0xddc
 800b0c0:	61fb      	str	r3, [r7, #28]
				LOWPOWER_AUTO_OVERHEAD_BETWEEN_A_B_RANGING +
				vhv;
			MeasTimingBdg = 2 * RangeTimeoutUs + TimingGuard;
 800b0c2:	693b      	ldr	r3, [r7, #16]
 800b0c4:	005a      	lsls	r2, r3, #1
 800b0c6:	69fb      	ldr	r3, [r7, #28]
 800b0c8:	4413      	add	r3, r2
 800b0ca:	62bb      	str	r3, [r7, #40]	; 0x28
		break;
 800b0cc:	e002      	b.n	800b0d4 <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0x138>

		default:
			/* Unsupported mode */
			Status = VL53L1_ERROR_MODE_NOT_SUPPORTED;
 800b0ce:	23f8      	movs	r3, #248	; 0xf8
 800b0d0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		}
	}
	if (Status == VL53L1_ERROR_NONE)
 800b0d4:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800b0d8:	2b00      	cmp	r3, #0
 800b0da:	d102      	bne.n	800b0e2 <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0x146>
		*pMeasurementTimingBudgetMicroSeconds = MeasTimingBdg;
 800b0dc:	683b      	ldr	r3, [r7, #0]
 800b0de:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b0e0:	601a      	str	r2, [r3, #0]

	LOG_FUNCTION_END(Status);
	return Status;
 800b0e2:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 800b0e6:	4618      	mov	r0, r3
 800b0e8:	3730      	adds	r7, #48	; 0x30
 800b0ea:	46bd      	mov	sp, r7
 800b0ec:	bd80      	pop	{r7, pc}
	...

0800b0f0 <VL53L1_SetInterMeasurementPeriodMilliSeconds>:



VL53L1_Error VL53L1_SetInterMeasurementPeriodMilliSeconds(VL53L1_DEV Dev,
	uint32_t InterMeasurementPeriodMilliSeconds)
{
 800b0f0:	b580      	push	{r7, lr}
 800b0f2:	b084      	sub	sp, #16
 800b0f4:	af00      	add	r7, sp, #0
 800b0f6:	6078      	str	r0, [r7, #4]
 800b0f8:	6039      	str	r1, [r7, #0]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 800b0fa:	2300      	movs	r3, #0
 800b0fc:	73fb      	strb	r3, [r7, #15]
	uint32_t adjustedIMP;

	LOG_FUNCTION_START("");

	/* Fix for Ticket 468205 actual measurement period shorter than set */
	adjustedIMP = InterMeasurementPeriodMilliSeconds;
 800b0fe:	683b      	ldr	r3, [r7, #0]
 800b100:	60bb      	str	r3, [r7, #8]
	adjustedIMP += (adjustedIMP * 64) / 1000;
 800b102:	68bb      	ldr	r3, [r7, #8]
 800b104:	019b      	lsls	r3, r3, #6
 800b106:	4a09      	ldr	r2, [pc, #36]	; (800b12c <VL53L1_SetInterMeasurementPeriodMilliSeconds+0x3c>)
 800b108:	fba2 2303 	umull	r2, r3, r2, r3
 800b10c:	099b      	lsrs	r3, r3, #6
 800b10e:	68ba      	ldr	r2, [r7, #8]
 800b110:	4413      	add	r3, r2
 800b112:	60bb      	str	r3, [r7, #8]
	/* End of fix for Ticket 468205 */
	Status = VL53L1_set_inter_measurement_period_ms(Dev,
 800b114:	68b9      	ldr	r1, [r7, #8]
 800b116:	6878      	ldr	r0, [r7, #4]
 800b118:	f000 fdb1 	bl	800bc7e <VL53L1_set_inter_measurement_period_ms>
 800b11c:	4603      	mov	r3, r0
 800b11e:	73fb      	strb	r3, [r7, #15]
			adjustedIMP);

	LOG_FUNCTION_END(Status);
	return Status;
 800b120:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800b124:	4618      	mov	r0, r3
 800b126:	3710      	adds	r7, #16
 800b128:	46bd      	mov	sp, r7
 800b12a:	bd80      	pop	{r7, pc}
 800b12c:	10624dd3 	.word	0x10624dd3

0800b130 <VL53L1_GetInterMeasurementPeriodMilliSeconds>:

VL53L1_Error VL53L1_GetInterMeasurementPeriodMilliSeconds(VL53L1_DEV Dev,
	uint32_t *pInterMeasurementPeriodMilliSeconds)
{
 800b130:	b580      	push	{r7, lr}
 800b132:	b084      	sub	sp, #16
 800b134:	af00      	add	r7, sp, #0
 800b136:	6078      	str	r0, [r7, #4]
 800b138:	6039      	str	r1, [r7, #0]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 800b13a:	2300      	movs	r3, #0
 800b13c:	73fb      	strb	r3, [r7, #15]
	uint32_t adjustedIMP;

	LOG_FUNCTION_START("");

	Status = VL53L1_get_inter_measurement_period_ms(Dev, &adjustedIMP);
 800b13e:	f107 0308 	add.w	r3, r7, #8
 800b142:	4619      	mov	r1, r3
 800b144:	6878      	ldr	r0, [r7, #4]
 800b146:	f000 fdc3 	bl	800bcd0 <VL53L1_get_inter_measurement_period_ms>
 800b14a:	4603      	mov	r3, r0
 800b14c:	73fb      	strb	r3, [r7, #15]
	/* Fix for Ticket 468205 actual measurement period shorter than set */
	adjustedIMP -= (adjustedIMP * 64) / 1000;
 800b14e:	68ba      	ldr	r2, [r7, #8]
 800b150:	68bb      	ldr	r3, [r7, #8]
 800b152:	019b      	lsls	r3, r3, #6
 800b154:	4907      	ldr	r1, [pc, #28]	; (800b174 <VL53L1_GetInterMeasurementPeriodMilliSeconds+0x44>)
 800b156:	fba1 1303 	umull	r1, r3, r1, r3
 800b15a:	099b      	lsrs	r3, r3, #6
 800b15c:	1ad3      	subs	r3, r2, r3
 800b15e:	60bb      	str	r3, [r7, #8]
	*pInterMeasurementPeriodMilliSeconds = adjustedIMP;
 800b160:	68ba      	ldr	r2, [r7, #8]
 800b162:	683b      	ldr	r3, [r7, #0]
 800b164:	601a      	str	r2, [r3, #0]
	/* End of fix for Ticket 468205 */

	LOG_FUNCTION_END(Status);
	return Status;
 800b166:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800b16a:	4618      	mov	r0, r3
 800b16c:	3710      	adds	r7, #16
 800b16e:	46bd      	mov	sp, r7
 800b170:	bd80      	pop	{r7, pc}
 800b172:	bf00      	nop
 800b174:	10624dd3 	.word	0x10624dd3

0800b178 <SetLimitValue>:
	return Status;
}

static VL53L1_Error SetLimitValue(VL53L1_DEV Dev, uint16_t LimitCheckId,
		FixPoint1616_t value)
{
 800b178:	b580      	push	{r7, lr}
 800b17a:	b086      	sub	sp, #24
 800b17c:	af00      	add	r7, sp, #0
 800b17e:	60f8      	str	r0, [r7, #12]
 800b180:	460b      	mov	r3, r1
 800b182:	607a      	str	r2, [r7, #4]
 800b184:	817b      	strh	r3, [r7, #10]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 800b186:	2300      	movs	r3, #0
 800b188:	75fb      	strb	r3, [r7, #23]
	uint16_t tmpuint16; /* temporary variable */

	LOG_FUNCTION_START("");

	switch (LimitCheckId) {
 800b18a:	897b      	ldrh	r3, [r7, #10]
 800b18c:	2b00      	cmp	r3, #0
 800b18e:	d002      	beq.n	800b196 <SetLimitValue+0x1e>
 800b190:	2b01      	cmp	r3, #1
 800b192:	d009      	beq.n	800b1a8 <SetLimitValue+0x30>
 800b194:	e011      	b.n	800b1ba <SetLimitValue+0x42>
	case VL53L1_CHECKENABLE_SIGMA_FINAL_RANGE:
		tmpuint16 = VL53L1_FIXPOINT1616TOFIXPOINT142(value);
 800b196:	687b      	ldr	r3, [r7, #4]
 800b198:	0b9b      	lsrs	r3, r3, #14
 800b19a:	82bb      	strh	r3, [r7, #20]
		VL53L1_set_lite_sigma_threshold(Dev, tmpuint16);
 800b19c:	8abb      	ldrh	r3, [r7, #20]
 800b19e:	4619      	mov	r1, r3
 800b1a0:	68f8      	ldr	r0, [r7, #12]
 800b1a2:	f001 f945 	bl	800c430 <VL53L1_set_lite_sigma_threshold>
		break;
 800b1a6:	e00a      	b.n	800b1be <SetLimitValue+0x46>
	case VL53L1_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE:
		tmpuint16 = VL53L1_FIXPOINT1616TOFIXPOINT97(value);
 800b1a8:	687b      	ldr	r3, [r7, #4]
 800b1aa:	0a5b      	lsrs	r3, r3, #9
 800b1ac:	82bb      	strh	r3, [r7, #20]
		VL53L1_set_lite_min_count_rate(Dev, tmpuint16);
 800b1ae:	8abb      	ldrh	r3, [r7, #20]
 800b1b0:	4619      	mov	r1, r3
 800b1b2:	68f8      	ldr	r0, [r7, #12]
 800b1b4:	f001 f968 	bl	800c488 <VL53L1_set_lite_min_count_rate>
		break;
 800b1b8:	e001      	b.n	800b1be <SetLimitValue+0x46>
	default:
		Status = VL53L1_ERROR_INVALID_PARAMS;
 800b1ba:	23fc      	movs	r3, #252	; 0xfc
 800b1bc:	75fb      	strb	r3, [r7, #23]
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800b1be:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800b1c2:	4618      	mov	r0, r3
 800b1c4:	3718      	adds	r7, #24
 800b1c6:	46bd      	mov	sp, r7
 800b1c8:	bd80      	pop	{r7, pc}

0800b1ca <VL53L1_SetLimitCheckEnable>:


VL53L1_Error VL53L1_SetLimitCheckEnable(VL53L1_DEV Dev, uint16_t LimitCheckId,
	uint8_t LimitCheckEnable)
{
 800b1ca:	b580      	push	{r7, lr}
 800b1cc:	b084      	sub	sp, #16
 800b1ce:	af00      	add	r7, sp, #0
 800b1d0:	6078      	str	r0, [r7, #4]
 800b1d2:	460b      	mov	r3, r1
 800b1d4:	807b      	strh	r3, [r7, #2]
 800b1d6:	4613      	mov	r3, r2
 800b1d8:	707b      	strb	r3, [r7, #1]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 800b1da:	2300      	movs	r3, #0
 800b1dc:	73fb      	strb	r3, [r7, #15]
	FixPoint1616_t TempFix1616 = 0;
 800b1de:	2300      	movs	r3, #0
 800b1e0:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_START("");


	if (LimitCheckId >= VL53L1_CHECKENABLE_NUMBER_OF_CHECKS) {
 800b1e2:	887b      	ldrh	r3, [r7, #2]
 800b1e4:	2b01      	cmp	r3, #1
 800b1e6:	d902      	bls.n	800b1ee <VL53L1_SetLimitCheckEnable+0x24>
		Status = VL53L1_ERROR_INVALID_PARAMS;
 800b1e8:	23fc      	movs	r3, #252	; 0xfc
 800b1ea:	73fb      	strb	r3, [r7, #15]
 800b1ec:	e014      	b.n	800b218 <VL53L1_SetLimitCheckEnable+0x4e>
	} else {
		/* TempFix1616 contains either 0 or the limit value */
		if (LimitCheckEnable == 0)
 800b1ee:	787b      	ldrb	r3, [r7, #1]
 800b1f0:	2b00      	cmp	r3, #0
 800b1f2:	d102      	bne.n	800b1fa <VL53L1_SetLimitCheckEnable+0x30>
			TempFix1616 = 0;
 800b1f4:	2300      	movs	r3, #0
 800b1f6:	60bb      	str	r3, [r7, #8]
 800b1f8:	e006      	b.n	800b208 <VL53L1_SetLimitCheckEnable+0x3e>
		else
			VL53L1_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 800b1fa:	887b      	ldrh	r3, [r7, #2]
 800b1fc:	687a      	ldr	r2, [r7, #4]
 800b1fe:	33e0      	adds	r3, #224	; 0xe0
 800b200:	009b      	lsls	r3, r3, #2
 800b202:	4413      	add	r3, r2
 800b204:	689b      	ldr	r3, [r3, #8]
 800b206:	60bb      	str	r3, [r7, #8]
				LimitCheckId, TempFix1616);

		Status = SetLimitValue(Dev, LimitCheckId, TempFix1616);
 800b208:	887b      	ldrh	r3, [r7, #2]
 800b20a:	68ba      	ldr	r2, [r7, #8]
 800b20c:	4619      	mov	r1, r3
 800b20e:	6878      	ldr	r0, [r7, #4]
 800b210:	f7ff ffb2 	bl	800b178 <SetLimitValue>
 800b214:	4603      	mov	r3, r0
 800b216:	73fb      	strb	r3, [r7, #15]
	}

	if (Status == VL53L1_ERROR_NONE)
 800b218:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b21c:	2b00      	cmp	r3, #0
 800b21e:	d10c      	bne.n	800b23a <VL53L1_SetLimitCheckEnable+0x70>
		VL53L1_SETARRAYPARAMETERFIELD(Dev,
 800b220:	887b      	ldrh	r3, [r7, #2]
 800b222:	787a      	ldrb	r2, [r7, #1]
 800b224:	2a00      	cmp	r2, #0
 800b226:	bf14      	ite	ne
 800b228:	2201      	movne	r2, #1
 800b22a:	2200      	moveq	r2, #0
 800b22c:	b2d2      	uxtb	r2, r2
 800b22e:	4611      	mov	r1, r2
 800b230:	687a      	ldr	r2, [r7, #4]
 800b232:	4413      	add	r3, r2
 800b234:	460a      	mov	r2, r1
 800b236:	f883 2384 	strb.w	r2, [r3, #900]	; 0x384
			((LimitCheckEnable == 0) ? 0 : 1));



	LOG_FUNCTION_END(Status);
	return Status;
 800b23a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800b23e:	4618      	mov	r0, r3
 800b240:	3710      	adds	r7, #16
 800b242:	46bd      	mov	sp, r7
 800b244:	bd80      	pop	{r7, pc}

0800b246 <VL53L1_GetLimitCheckEnable>:

VL53L1_Error VL53L1_GetLimitCheckEnable(VL53L1_DEV Dev, uint16_t LimitCheckId,
	uint8_t *pLimitCheckEnable)
{
 800b246:	b480      	push	{r7}
 800b248:	b087      	sub	sp, #28
 800b24a:	af00      	add	r7, sp, #0
 800b24c:	60f8      	str	r0, [r7, #12]
 800b24e:	460b      	mov	r3, r1
 800b250:	607a      	str	r2, [r7, #4]
 800b252:	817b      	strh	r3, [r7, #10]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 800b254:	2300      	movs	r3, #0
 800b256:	75fb      	strb	r3, [r7, #23]
	uint8_t Temp8;

	LOG_FUNCTION_START("");

	if (LimitCheckId >= VL53L1_CHECKENABLE_NUMBER_OF_CHECKS) {
 800b258:	897b      	ldrh	r3, [r7, #10]
 800b25a:	2b01      	cmp	r3, #1
 800b25c:	d905      	bls.n	800b26a <VL53L1_GetLimitCheckEnable+0x24>
		Status = VL53L1_ERROR_INVALID_PARAMS;
 800b25e:	23fc      	movs	r3, #252	; 0xfc
 800b260:	75fb      	strb	r3, [r7, #23]
		*pLimitCheckEnable = 0;
 800b262:	687b      	ldr	r3, [r7, #4]
 800b264:	2200      	movs	r2, #0
 800b266:	701a      	strb	r2, [r3, #0]
 800b268:	e008      	b.n	800b27c <VL53L1_GetLimitCheckEnable+0x36>
	} else {
		VL53L1_GETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 800b26a:	897b      	ldrh	r3, [r7, #10]
 800b26c:	68fa      	ldr	r2, [r7, #12]
 800b26e:	4413      	add	r3, r2
 800b270:	f893 3384 	ldrb.w	r3, [r3, #900]	; 0x384
 800b274:	75bb      	strb	r3, [r7, #22]
			LimitCheckId, Temp8);
		*pLimitCheckEnable = Temp8;
 800b276:	687b      	ldr	r3, [r7, #4]
 800b278:	7dba      	ldrb	r2, [r7, #22]
 800b27a:	701a      	strb	r2, [r3, #0]
	}


	LOG_FUNCTION_END(Status);
	return Status;
 800b27c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800b280:	4618      	mov	r0, r3
 800b282:	371c      	adds	r7, #28
 800b284:	46bd      	mov	sp, r7
 800b286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b28a:	4770      	bx	lr

0800b28c <VL53L1_SetLimitCheckValue>:

VL53L1_Error VL53L1_SetLimitCheckValue(VL53L1_DEV Dev, uint16_t LimitCheckId,
	FixPoint1616_t LimitCheckValue)
{
 800b28c:	b580      	push	{r7, lr}
 800b28e:	b086      	sub	sp, #24
 800b290:	af00      	add	r7, sp, #0
 800b292:	60f8      	str	r0, [r7, #12]
 800b294:	460b      	mov	r3, r1
 800b296:	607a      	str	r2, [r7, #4]
 800b298:	817b      	strh	r3, [r7, #10]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 800b29a:	2300      	movs	r3, #0
 800b29c:	75fb      	strb	r3, [r7, #23]
	uint8_t LimitChecksEnable;

	LOG_FUNCTION_START("");

	if (LimitCheckId >= VL53L1_CHECKENABLE_NUMBER_OF_CHECKS) {
 800b29e:	897b      	ldrh	r3, [r7, #10]
 800b2a0:	2b01      	cmp	r3, #1
 800b2a2:	d902      	bls.n	800b2aa <VL53L1_SetLimitCheckValue+0x1e>
		Status = VL53L1_ERROR_INVALID_PARAMS;
 800b2a4:	23fc      	movs	r3, #252	; 0xfc
 800b2a6:	75fb      	strb	r3, [r7, #23]
 800b2a8:	e023      	b.n	800b2f2 <VL53L1_SetLimitCheckValue+0x66>
	} else {

		VL53L1_GETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 800b2aa:	897b      	ldrh	r3, [r7, #10]
 800b2ac:	68fa      	ldr	r2, [r7, #12]
 800b2ae:	4413      	add	r3, r2
 800b2b0:	f893 3384 	ldrb.w	r3, [r3, #900]	; 0x384
 800b2b4:	75bb      	strb	r3, [r7, #22]
				LimitCheckId,
				LimitChecksEnable);

		if (LimitChecksEnable == 0) {
 800b2b6:	7dbb      	ldrb	r3, [r7, #22]
 800b2b8:	2b00      	cmp	r3, #0
 800b2ba:	d107      	bne.n	800b2cc <VL53L1_SetLimitCheckValue+0x40>
			/* disabled write only internal value */
			VL53L1_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 800b2bc:	897b      	ldrh	r3, [r7, #10]
 800b2be:	68fa      	ldr	r2, [r7, #12]
 800b2c0:	33e0      	adds	r3, #224	; 0xe0
 800b2c2:	009b      	lsls	r3, r3, #2
 800b2c4:	4413      	add	r3, r2
 800b2c6:	687a      	ldr	r2, [r7, #4]
 800b2c8:	609a      	str	r2, [r3, #8]
 800b2ca:	e012      	b.n	800b2f2 <VL53L1_SetLimitCheckValue+0x66>
				LimitCheckId, LimitCheckValue);
		} else {

			Status = SetLimitValue(Dev, LimitCheckId,
 800b2cc:	897b      	ldrh	r3, [r7, #10]
 800b2ce:	687a      	ldr	r2, [r7, #4]
 800b2d0:	4619      	mov	r1, r3
 800b2d2:	68f8      	ldr	r0, [r7, #12]
 800b2d4:	f7ff ff50 	bl	800b178 <SetLimitValue>
 800b2d8:	4603      	mov	r3, r0
 800b2da:	75fb      	strb	r3, [r7, #23]
					LimitCheckValue);

			if (Status == VL53L1_ERROR_NONE) {
 800b2dc:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800b2e0:	2b00      	cmp	r3, #0
 800b2e2:	d106      	bne.n	800b2f2 <VL53L1_SetLimitCheckValue+0x66>
				VL53L1_SETARRAYPARAMETERFIELD(Dev,
 800b2e4:	897b      	ldrh	r3, [r7, #10]
 800b2e6:	68fa      	ldr	r2, [r7, #12]
 800b2e8:	33e0      	adds	r3, #224	; 0xe0
 800b2ea:	009b      	lsls	r3, r3, #2
 800b2ec:	4413      	add	r3, r2
 800b2ee:	687a      	ldr	r2, [r7, #4]
 800b2f0:	609a      	str	r2, [r3, #8]
			}
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800b2f2:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800b2f6:	4618      	mov	r0, r3
 800b2f8:	3718      	adds	r7, #24
 800b2fa:	46bd      	mov	sp, r7
 800b2fc:	bd80      	pop	{r7, pc}

0800b2fe <VL53L1_GetLimitCheckValue>:

VL53L1_Error VL53L1_GetLimitCheckValue(VL53L1_DEV Dev, uint16_t LimitCheckId,
	FixPoint1616_t *pLimitCheckValue)
{
 800b2fe:	b580      	push	{r7, lr}
 800b300:	b088      	sub	sp, #32
 800b302:	af00      	add	r7, sp, #0
 800b304:	60f8      	str	r0, [r7, #12]
 800b306:	460b      	mov	r3, r1
 800b308:	607a      	str	r2, [r7, #4]
 800b30a:	817b      	strh	r3, [r7, #10]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 800b30c:	2300      	movs	r3, #0
 800b30e:	77fb      	strb	r3, [r7, #31]
	FixPoint1616_t TempFix1616;
	uint16_t SigmaThresh;

	LOG_FUNCTION_START("");

	switch (LimitCheckId) {
 800b310:	897b      	ldrh	r3, [r7, #10]
 800b312:	2b00      	cmp	r3, #0
 800b314:	d002      	beq.n	800b31c <VL53L1_GetLimitCheckValue+0x1e>
 800b316:	2b01      	cmp	r3, #1
 800b318:	d00c      	beq.n	800b334 <VL53L1_GetLimitCheckValue+0x36>
 800b31a:	e017      	b.n	800b34c <VL53L1_GetLimitCheckValue+0x4e>
	case VL53L1_CHECKENABLE_SIGMA_FINAL_RANGE:
		Status = VL53L1_get_lite_sigma_threshold(Dev, &SigmaThresh);
 800b31c:	f107 0314 	add.w	r3, r7, #20
 800b320:	4619      	mov	r1, r3
 800b322:	68f8      	ldr	r0, [r7, #12]
 800b324:	f001 f86e 	bl	800c404 <VL53L1_get_lite_sigma_threshold>
 800b328:	4603      	mov	r3, r0
 800b32a:	77fb      	strb	r3, [r7, #31]
		TempFix1616 = VL53L1_FIXPOINT142TOFIXPOINT1616(SigmaThresh);
 800b32c:	8abb      	ldrh	r3, [r7, #20]
 800b32e:	039b      	lsls	r3, r3, #14
 800b330:	61bb      	str	r3, [r7, #24]
		break;
 800b332:	e00d      	b.n	800b350 <VL53L1_GetLimitCheckValue+0x52>
	case VL53L1_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE:
		Status = VL53L1_get_lite_min_count_rate(Dev, &MinCountRate);
 800b334:	f107 0316 	add.w	r3, r7, #22
 800b338:	4619      	mov	r1, r3
 800b33a:	68f8      	ldr	r0, [r7, #12]
 800b33c:	f001 f88e 	bl	800c45c <VL53L1_get_lite_min_count_rate>
 800b340:	4603      	mov	r3, r0
 800b342:	77fb      	strb	r3, [r7, #31]
		TempFix1616 = VL53L1_FIXPOINT97TOFIXPOINT1616(MinCountRate);
 800b344:	8afb      	ldrh	r3, [r7, #22]
 800b346:	025b      	lsls	r3, r3, #9
 800b348:	61bb      	str	r3, [r7, #24]
		break;
 800b34a:	e001      	b.n	800b350 <VL53L1_GetLimitCheckValue+0x52>
	default:
		Status = VL53L1_ERROR_INVALID_PARAMS;
 800b34c:	23fc      	movs	r3, #252	; 0xfc
 800b34e:	77fb      	strb	r3, [r7, #31]
	}

	if (Status == VL53L1_ERROR_NONE) {
 800b350:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800b354:	2b00      	cmp	r3, #0
 800b356:	d123      	bne.n	800b3a0 <VL53L1_GetLimitCheckValue+0xa2>

		if (TempFix1616 == 0) {
 800b358:	69bb      	ldr	r3, [r7, #24]
 800b35a:	2b00      	cmp	r3, #0
 800b35c:	d110      	bne.n	800b380 <VL53L1_GetLimitCheckValue+0x82>
			/* disabled: return value from memory */
			VL53L1_GETARRAYPARAMETERFIELD(Dev,
 800b35e:	897b      	ldrh	r3, [r7, #10]
 800b360:	68fa      	ldr	r2, [r7, #12]
 800b362:	33e0      	adds	r3, #224	; 0xe0
 800b364:	009b      	lsls	r3, r3, #2
 800b366:	4413      	add	r3, r2
 800b368:	689b      	ldr	r3, [r3, #8]
 800b36a:	61bb      	str	r3, [r7, #24]
				LimitChecksValue, LimitCheckId,
				TempFix1616);
			*pLimitCheckValue = TempFix1616;
 800b36c:	687b      	ldr	r3, [r7, #4]
 800b36e:	69ba      	ldr	r2, [r7, #24]
 800b370:	601a      	str	r2, [r3, #0]
			VL53L1_SETARRAYPARAMETERFIELD(Dev,
 800b372:	897b      	ldrh	r3, [r7, #10]
 800b374:	68fa      	ldr	r2, [r7, #12]
 800b376:	4413      	add	r3, r2
 800b378:	2200      	movs	r2, #0
 800b37a:	f883 2384 	strb.w	r2, [r3, #900]	; 0x384
 800b37e:	e00f      	b.n	800b3a0 <VL53L1_GetLimitCheckValue+0xa2>
				LimitChecksEnable, LimitCheckId, 0);
		} else {
			*pLimitCheckValue = TempFix1616;
 800b380:	687b      	ldr	r3, [r7, #4]
 800b382:	69ba      	ldr	r2, [r7, #24]
 800b384:	601a      	str	r2, [r3, #0]
			VL53L1_SETARRAYPARAMETERFIELD(Dev,
 800b386:	897b      	ldrh	r3, [r7, #10]
 800b388:	68fa      	ldr	r2, [r7, #12]
 800b38a:	33e0      	adds	r3, #224	; 0xe0
 800b38c:	009b      	lsls	r3, r3, #2
 800b38e:	4413      	add	r3, r2
 800b390:	69ba      	ldr	r2, [r7, #24]
 800b392:	609a      	str	r2, [r3, #8]
				LimitChecksValue, LimitCheckId,
				TempFix1616);
			VL53L1_SETARRAYPARAMETERFIELD(Dev,
 800b394:	897b      	ldrh	r3, [r7, #10]
 800b396:	68fa      	ldr	r2, [r7, #12]
 800b398:	4413      	add	r3, r2
 800b39a:	2201      	movs	r2, #1
 800b39c:	f883 2384 	strb.w	r2, [r3, #900]	; 0x384
				LimitChecksEnable, LimitCheckId, 1);
		}
	}
	LOG_FUNCTION_END(Status);
	return Status;
 800b3a0:	f997 301f 	ldrsb.w	r3, [r7, #31]

}
 800b3a4:	4618      	mov	r0, r3
 800b3a6:	3720      	adds	r7, #32
 800b3a8:	46bd      	mov	sp, r7
 800b3aa:	bd80      	pop	{r7, pc}

0800b3ac <VL53L1_GetSequenceStepEnable>:
}


VL53L1_Error VL53L1_GetSequenceStepEnable(VL53L1_DEV Dev,
	VL53L1_SequenceStepId SequenceStepId, uint8_t *pSequenceStepEnabled)
{
 800b3ac:	b580      	push	{r7, lr}
 800b3ae:	b086      	sub	sp, #24
 800b3b0:	af00      	add	r7, sp, #0
 800b3b2:	60f8      	str	r0, [r7, #12]
 800b3b4:	460b      	mov	r3, r1
 800b3b6:	607a      	str	r2, [r7, #4]
 800b3b8:	72fb      	strb	r3, [r7, #11]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 800b3ba:	2300      	movs	r3, #0
 800b3bc:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	Status = VL53L1_get_sequence_config_bit(Dev,
 800b3be:	7afb      	ldrb	r3, [r7, #11]
 800b3c0:	687a      	ldr	r2, [r7, #4]
 800b3c2:	4619      	mov	r1, r3
 800b3c4:	68f8      	ldr	r0, [r7, #12]
 800b3c6:	f000 fd4c 	bl	800be62 <VL53L1_get_sequence_config_bit>
 800b3ca:	4603      	mov	r3, r0
 800b3cc:	75fb      	strb	r3, [r7, #23]
		(VL53L1_DeviceSequenceConfig)SequenceStepId,
		pSequenceStepEnabled);

	LOG_FUNCTION_END(Status);
	return Status;
 800b3ce:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800b3d2:	4618      	mov	r0, r3
 800b3d4:	3718      	adds	r7, #24
 800b3d6:	46bd      	mov	sp, r7
 800b3d8:	bd80      	pop	{r7, pc}
	...

0800b3dc <VL53L1_StartMeasurement>:
/* Group PAL Measurement Functions */



VL53L1_Error VL53L1_StartMeasurement(VL53L1_DEV Dev)
{
 800b3dc:	b580      	push	{r7, lr}
 800b3de:	b086      	sub	sp, #24
 800b3e0:	af00      	add	r7, sp, #0
 800b3e2:	6078      	str	r0, [r7, #4]
#define TIMED_MODE_TIMING_GUARD_MILLISECONDS 4
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 800b3e4:	2300      	movs	r3, #0
 800b3e6:	75fb      	strb	r3, [r7, #23]
	VL53L1_Error lStatus;
	uint32_t MTBus, IMPms;

	LOG_FUNCTION_START("");

	CurrPalState = VL53L1DevDataGet(Dev, PalState);
 800b3e8:	687b      	ldr	r3, [r7, #4]
 800b3ea:	f893 3378 	ldrb.w	r3, [r3, #888]	; 0x378
 800b3ee:	75bb      	strb	r3, [r7, #22]
	switch (CurrPalState) {
 800b3f0:	7dbb      	ldrb	r3, [r7, #22]
 800b3f2:	2b05      	cmp	r3, #5
 800b3f4:	dc06      	bgt.n	800b404 <VL53L1_StartMeasurement+0x28>
 800b3f6:	2b04      	cmp	r3, #4
 800b3f8:	da0b      	bge.n	800b412 <VL53L1_StartMeasurement+0x36>
 800b3fa:	2b00      	cmp	r3, #0
 800b3fc:	db0c      	blt.n	800b418 <VL53L1_StartMeasurement+0x3c>
 800b3fe:	2b02      	cmp	r3, #2
 800b400:	dd07      	ble.n	800b412 <VL53L1_StartMeasurement+0x36>
 800b402:	e003      	b.n	800b40c <VL53L1_StartMeasurement+0x30>
 800b404:	3b62      	subs	r3, #98	; 0x62
 800b406:	2b01      	cmp	r3, #1
 800b408:	d806      	bhi.n	800b418 <VL53L1_StartMeasurement+0x3c>
 800b40a:	e002      	b.n	800b412 <VL53L1_StartMeasurement+0x36>
	case VL53L1_STATE_IDLE:
		Status = VL53L1_ERROR_NONE;
 800b40c:	2300      	movs	r3, #0
 800b40e:	75fb      	strb	r3, [r7, #23]
		break;
 800b410:	e004      	b.n	800b41c <VL53L1_StartMeasurement+0x40>
	case VL53L1_STATE_STANDBY:
	case VL53L1_STATE_RUNNING:
	case VL53L1_STATE_RESET:
	case VL53L1_STATE_UNKNOWN:
	case VL53L1_STATE_ERROR:
		Status = VL53L1_ERROR_INVALID_COMMAND;
 800b412:	23f2      	movs	r3, #242	; 0xf2
 800b414:	75fb      	strb	r3, [r7, #23]
		break;
 800b416:	e001      	b.n	800b41c <VL53L1_StartMeasurement+0x40>
	default:
		Status = VL53L1_ERROR_UNDEFINED;
 800b418:	23fd      	movs	r3, #253	; 0xfd
 800b41a:	75fb      	strb	r3, [r7, #23]
	}

	DeviceMeasurementMode = VL53L1DevDataGet(Dev, LLData.measurement_mode);
 800b41c:	687b      	ldr	r3, [r7, #4]
 800b41e:	789b      	ldrb	r3, [r3, #2]
 800b420:	757b      	strb	r3, [r7, #21]

	/* Check timing configuration between timing budget and
	* inter measurement period */
	if ((Status == VL53L1_ERROR_NONE) &&
 800b422:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800b426:	2b00      	cmp	r3, #0
 800b428:	d11f      	bne.n	800b46a <VL53L1_StartMeasurement+0x8e>
 800b42a:	7d7b      	ldrb	r3, [r7, #21]
 800b42c:	2b40      	cmp	r3, #64	; 0x40
 800b42e:	d11c      	bne.n	800b46a <VL53L1_StartMeasurement+0x8e>
		(DeviceMeasurementMode == VL53L1_DEVICEMEASUREMENTMODE_TIMED)) {
		lStatus = VL53L1_GetMeasurementTimingBudgetMicroSeconds(Dev,
 800b430:	f107 0310 	add.w	r3, r7, #16
 800b434:	4619      	mov	r1, r3
 800b436:	6878      	ldr	r0, [r7, #4]
 800b438:	f7ff fdb0 	bl	800af9c <VL53L1_GetMeasurementTimingBudgetMicroSeconds>
 800b43c:	4603      	mov	r3, r0
 800b43e:	753b      	strb	r3, [r7, #20]
				&MTBus);
		/* convert timing budget in ms */
		MTBus /= 1000;
 800b440:	693b      	ldr	r3, [r7, #16]
 800b442:	4a17      	ldr	r2, [pc, #92]	; (800b4a0 <VL53L1_StartMeasurement+0xc4>)
 800b444:	fba2 2303 	umull	r2, r3, r2, r3
 800b448:	099b      	lsrs	r3, r3, #6
 800b44a:	613b      	str	r3, [r7, #16]
		lStatus = VL53L1_GetInterMeasurementPeriodMilliSeconds(Dev,
 800b44c:	f107 030c 	add.w	r3, r7, #12
 800b450:	4619      	mov	r1, r3
 800b452:	6878      	ldr	r0, [r7, #4]
 800b454:	f7ff fe6c 	bl	800b130 <VL53L1_GetInterMeasurementPeriodMilliSeconds>
 800b458:	4603      	mov	r3, r0
 800b45a:	753b      	strb	r3, [r7, #20]
				&IMPms);
		/* trick to get rid of compiler "set but not used" warning */
		SUPPRESS_UNUSED_WARNING(lStatus);
		if (IMPms < MTBus + TIMED_MODE_TIMING_GUARD_MILLISECONDS)
 800b45c:	693b      	ldr	r3, [r7, #16]
 800b45e:	1d1a      	adds	r2, r3, #4
 800b460:	68fb      	ldr	r3, [r7, #12]
 800b462:	429a      	cmp	r2, r3
 800b464:	d901      	bls.n	800b46a <VL53L1_StartMeasurement+0x8e>
			Status = VL53L1_ERROR_INVALID_PARAMS;
 800b466:	23fc      	movs	r3, #252	; 0xfc
 800b468:	75fb      	strb	r3, [r7, #23]
	}

	if (Status == VL53L1_ERROR_NONE)
 800b46a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800b46e:	2b00      	cmp	r3, #0
 800b470:	d107      	bne.n	800b482 <VL53L1_StartMeasurement+0xa6>
		Status = VL53L1_init_and_start_range(
 800b472:	7d7b      	ldrb	r3, [r7, #21]
 800b474:	2206      	movs	r2, #6
 800b476:	4619      	mov	r1, r3
 800b478:	6878      	ldr	r0, [r7, #4]
 800b47a:	f001 f83b 	bl	800c4f4 <VL53L1_init_and_start_range>
 800b47e:	4603      	mov	r3, r0
 800b480:	75fb      	strb	r3, [r7, #23]
				Dev,
				DeviceMeasurementMode,
				VL53L1_DEVICECONFIGLEVEL_FULL);

	/* Set PAL State to Running */
	if (Status == VL53L1_ERROR_NONE)
 800b482:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800b486:	2b00      	cmp	r3, #0
 800b488:	d103      	bne.n	800b492 <VL53L1_StartMeasurement+0xb6>
		VL53L1DevDataSet(Dev, PalState, VL53L1_STATE_RUNNING);
 800b48a:	687b      	ldr	r3, [r7, #4]
 800b48c:	2204      	movs	r2, #4
 800b48e:	f883 2378 	strb.w	r2, [r3, #888]	; 0x378


	LOG_FUNCTION_END(Status);
	return Status;
 800b492:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800b496:	4618      	mov	r0, r3
 800b498:	3718      	adds	r7, #24
 800b49a:	46bd      	mov	sp, r7
 800b49c:	bd80      	pop	{r7, pc}
 800b49e:	bf00      	nop
 800b4a0:	10624dd3 	.word	0x10624dd3

0800b4a4 <ChangePresetMode>:
	LOG_FUNCTION_END(Status);
	return Status;
}

static VL53L1_Error ChangePresetMode(VL53L1_DEV Dev)
{
 800b4a4:	b580      	push	{r7, lr}
 800b4a6:	b08a      	sub	sp, #40	; 0x28
 800b4a8:	af00      	add	r7, sp, #0
 800b4aa:	6078      	str	r0, [r7, #4]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 800b4ac:	2300      	movs	r3, #0
 800b4ae:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	uint8_t DeviceMeasurementMode;
	uint32_t inter_measurement_period_ms;

	LOG_FUNCTION_START("");

	Status = VL53L1_get_user_zone(Dev, &user_zone);
 800b4b2:	f107 0318 	add.w	r3, r7, #24
 800b4b6:	4619      	mov	r1, r3
 800b4b8:	6878      	ldr	r0, [r7, #4]
 800b4ba:	f000 fd2c 	bl	800bf16 <VL53L1_get_user_zone>
 800b4be:	4603      	mov	r3, r0
 800b4c0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	/*  Initialize variables fix ticket EwokP #475395 */
	PresetMode = VL53L1DevDataGet(Dev,
 800b4c4:	687b      	ldr	r3, [r7, #4]
 800b4c6:	f893 337c 	ldrb.w	r3, [r3, #892]	; 0x37c
 800b4ca:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
			CurrentParameters.PresetMode);
	NewDistanceMode = VL53L1DevDataGet(Dev,
 800b4ce:	687b      	ldr	r3, [r7, #4]
 800b4d0:	f893 337f 	ldrb.w	r3, [r3, #895]	; 0x37f
 800b4d4:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
			CurrentParameters.NewDistanceMode);
	/*  End of Initialize variables fix ticket EwokP #475395 */
	if (Status == VL53L1_ERROR_NONE)
 800b4d8:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800b4dc:	2b00      	cmp	r3, #0
 800b4de:	d10b      	bne.n	800b4f8 <ChangePresetMode+0x54>
		Status = VL53L1_get_timeouts_us(Dev, &PhaseCalTimeoutUs,
 800b4e0:	f107 0314 	add.w	r3, r7, #20
 800b4e4:	f107 0210 	add.w	r2, r7, #16
 800b4e8:	f107 010c 	add.w	r1, r7, #12
 800b4ec:	6878      	ldr	r0, [r7, #4]
 800b4ee:	f000 fc4d 	bl	800bd8c <VL53L1_get_timeouts_us>
 800b4f2:	4603      	mov	r3, r0
 800b4f4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			&MmTimeoutUs, &TimingBudget);

	if (Status == VL53L1_ERROR_NONE)
 800b4f8:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800b4fc:	2b00      	cmp	r3, #0
 800b4fe:	d105      	bne.n	800b50c <ChangePresetMode+0x68>
		Status = VL53L1_stop_range(Dev);
 800b500:	6878      	ldr	r0, [r7, #4]
 800b502:	f001 fa21 	bl	800c948 <VL53L1_stop_range>
 800b506:	4603      	mov	r3, r0
 800b508:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	if (Status == VL53L1_ERROR_NONE)
 800b50c:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800b510:	2b00      	cmp	r3, #0
 800b512:	d107      	bne.n	800b524 <ChangePresetMode+0x80>
		Status = VL53L1_WaitUs(Dev, 500);
 800b514:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 800b518:	6878      	ldr	r0, [r7, #4]
 800b51a:	f003 fbe1 	bl	800ece0 <VL53L1_WaitUs>
 800b51e:	4603      	mov	r3, r0
 800b520:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	if (Status == VL53L1_ERROR_NONE) {
 800b524:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800b528:	2b00      	cmp	r3, #0
 800b52a:	d10d      	bne.n	800b548 <ChangePresetMode+0xa4>
		inter_measurement_period_ms =  VL53L1DevDataGet(Dev,
 800b52c:	687b      	ldr	r3, [r7, #4]
 800b52e:	695b      	ldr	r3, [r3, #20]
 800b530:	623b      	str	r3, [r7, #32]
					LLData.inter_measurement_period_ms);

		Status = SetPresetMode(Dev,
 800b532:	f897 2025 	ldrb.w	r2, [r7, #37]	; 0x25
 800b536:	f897 1026 	ldrb.w	r1, [r7, #38]	; 0x26
 800b53a:	6a3b      	ldr	r3, [r7, #32]
 800b53c:	6878      	ldr	r0, [r7, #4]
 800b53e:	f7ff fb23 	bl	800ab88 <SetPresetMode>
 800b542:	4603      	mov	r3, r0
 800b544:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				PresetMode,
				NewDistanceMode,
				inter_measurement_period_ms);
	}

	if (Status == VL53L1_ERROR_NONE) {
 800b548:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800b54c:	2b00      	cmp	r3, #0
 800b54e:	d10f      	bne.n	800b570 <ChangePresetMode+0xcc>
		Status = VL53L1_set_timeouts_us(Dev, PhaseCalTimeoutUs,
 800b550:	68f9      	ldr	r1, [r7, #12]
 800b552:	693a      	ldr	r2, [r7, #16]
 800b554:	697b      	ldr	r3, [r7, #20]
 800b556:	6878      	ldr	r0, [r7, #4]
 800b558:	f000 fbe0 	bl	800bd1c <VL53L1_set_timeouts_us>
 800b55c:	4603      	mov	r3, r0
 800b55e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			MmTimeoutUs, TimingBudget);

		if (Status == VL53L1_ERROR_NONE)
 800b562:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800b566:	2b00      	cmp	r3, #0
 800b568:	d102      	bne.n	800b570 <ChangePresetMode+0xcc>
			VL53L1DevDataSet(Dev, LLData.range_config_timeout_us,
 800b56a:	697a      	ldr	r2, [r7, #20]
 800b56c:	687b      	ldr	r3, [r7, #4]
 800b56e:	611a      	str	r2, [r3, #16]
				TimingBudget);
	}

	if (Status == VL53L1_ERROR_NONE)
 800b570:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800b574:	2b00      	cmp	r3, #0
 800b576:	d108      	bne.n	800b58a <ChangePresetMode+0xe6>
		Status = VL53L1_set_user_zone(Dev, &user_zone);
 800b578:	f107 0318 	add.w	r3, r7, #24
 800b57c:	4619      	mov	r1, r3
 800b57e:	6878      	ldr	r0, [r7, #4]
 800b580:	f000 fca6 	bl	800bed0 <VL53L1_set_user_zone>
 800b584:	4603      	mov	r3, r0
 800b586:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	if (Status == VL53L1_ERROR_NONE) {
 800b58a:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800b58e:	2b00      	cmp	r3, #0
 800b590:	d10b      	bne.n	800b5aa <ChangePresetMode+0x106>
		DeviceMeasurementMode = VL53L1DevDataGet(Dev,
 800b592:	687b      	ldr	r3, [r7, #4]
 800b594:	789b      	ldrb	r3, [r3, #2]
 800b596:	77fb      	strb	r3, [r7, #31]
				LLData.measurement_mode);

		Status = VL53L1_init_and_start_range(
 800b598:	7ffb      	ldrb	r3, [r7, #31]
 800b59a:	2206      	movs	r2, #6
 800b59c:	4619      	mov	r1, r3
 800b59e:	6878      	ldr	r0, [r7, #4]
 800b5a0:	f000 ffa8 	bl	800c4f4 <VL53L1_init_and_start_range>
 800b5a4:	4603      	mov	r3, r0
 800b5a6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				Dev,
				DeviceMeasurementMode,
				VL53L1_DEVICECONFIGLEVEL_FULL);
	}

	if (Status == VL53L1_ERROR_NONE)
 800b5aa:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800b5ae:	2b00      	cmp	r3, #0
 800b5b0:	d104      	bne.n	800b5bc <ChangePresetMode+0x118>
		VL53L1DevDataSet(Dev,
 800b5b2:	687b      	ldr	r3, [r7, #4]
 800b5b4:	f897 2025 	ldrb.w	r2, [r7, #37]	; 0x25
 800b5b8:	f883 237e 	strb.w	r2, [r3, #894]	; 0x37e
			CurrentParameters.InternalDistanceMode,
			NewDistanceMode);

	LOG_FUNCTION_END(Status);
	return Status;
 800b5bc:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 800b5c0:	4618      	mov	r0, r3
 800b5c2:	3728      	adds	r7, #40	; 0x28
 800b5c4:	46bd      	mov	sp, r7
 800b5c6:	bd80      	pop	{r7, pc}

0800b5c8 <VL53L1_ClearInterruptAndStartMeasurement>:


VL53L1_Error VL53L1_ClearInterruptAndStartMeasurement(VL53L1_DEV Dev)
{
 800b5c8:	b580      	push	{r7, lr}
 800b5ca:	b084      	sub	sp, #16
 800b5cc:	af00      	add	r7, sp, #0
 800b5ce:	6078      	str	r0, [r7, #4]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 800b5d0:	2300      	movs	r3, #0
 800b5d2:	73fb      	strb	r3, [r7, #15]
	VL53L1_DistanceModes InternalDistanceMode;
	VL53L1_DistanceModes NewDistanceMode;

	LOG_FUNCTION_START("");

	DeviceMeasurementMode = VL53L1DevDataGet(Dev, LLData.measurement_mode);
 800b5d4:	687b      	ldr	r3, [r7, #4]
 800b5d6:	789b      	ldrb	r3, [r3, #2]
 800b5d8:	73bb      	strb	r3, [r7, #14]
	InternalDistanceMode = VL53L1DevDataGet(Dev,
 800b5da:	687b      	ldr	r3, [r7, #4]
 800b5dc:	f893 337e 	ldrb.w	r3, [r3, #894]	; 0x37e
 800b5e0:	737b      	strb	r3, [r7, #13]
			CurrentParameters.InternalDistanceMode);
	NewDistanceMode = VL53L1DevDataGet(Dev,
 800b5e2:	687b      	ldr	r3, [r7, #4]
 800b5e4:	f893 337f 	ldrb.w	r3, [r3, #895]	; 0x37f
 800b5e8:	733b      	strb	r3, [r7, #12]
			CurrentParameters.NewDistanceMode);

	if (NewDistanceMode != InternalDistanceMode)
 800b5ea:	7b3a      	ldrb	r2, [r7, #12]
 800b5ec:	7b7b      	ldrb	r3, [r7, #13]
 800b5ee:	429a      	cmp	r2, r3
 800b5f0:	d005      	beq.n	800b5fe <VL53L1_ClearInterruptAndStartMeasurement+0x36>
		Status = ChangePresetMode(Dev);
 800b5f2:	6878      	ldr	r0, [r7, #4]
 800b5f4:	f7ff ff56 	bl	800b4a4 <ChangePresetMode>
 800b5f8:	4603      	mov	r3, r0
 800b5fa:	73fb      	strb	r3, [r7, #15]
 800b5fc:	e006      	b.n	800b60c <VL53L1_ClearInterruptAndStartMeasurement+0x44>
	else
		Status = VL53L1_clear_interrupt_and_enable_next_range(
 800b5fe:	7bbb      	ldrb	r3, [r7, #14]
 800b600:	4619      	mov	r1, r3
 800b602:	6878      	ldr	r0, [r7, #4]
 800b604:	f001 faff 	bl	800cc06 <VL53L1_clear_interrupt_and_enable_next_range>
 800b608:	4603      	mov	r3, r0
 800b60a:	73fb      	strb	r3, [r7, #15]
						Dev,
						DeviceMeasurementMode);

	LOG_FUNCTION_END(Status);
	return Status;
 800b60c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800b610:	4618      	mov	r0, r3
 800b612:	3710      	adds	r7, #16
 800b614:	46bd      	mov	sp, r7
 800b616:	bd80      	pop	{r7, pc}

0800b618 <VL53L1_WaitMeasurementDataReady>:
	LOG_FUNCTION_END(Status);
	return Status;
}

VL53L1_Error VL53L1_WaitMeasurementDataReady(VL53L1_DEV Dev)
{
 800b618:	b580      	push	{r7, lr}
 800b61a:	b084      	sub	sp, #16
 800b61c:	af00      	add	r7, sp, #0
 800b61e:	6078      	str	r0, [r7, #4]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 800b620:	2300      	movs	r3, #0
 800b622:	73fb      	strb	r3, [r7, #15]

	/* Note that the timeout is given by:
	* VL53L1_RANGE_COMPLETION_POLLING_TIMEOUT_MS defined in def.h
	*/

	Status = VL53L1_poll_for_range_completion(Dev,
 800b624:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 800b628:	6878      	ldr	r0, [r7, #4]
 800b62a:	f004 fd33 	bl	8010094 <VL53L1_poll_for_range_completion>
 800b62e:	4603      	mov	r3, r0
 800b630:	73fb      	strb	r3, [r7, #15]
			VL53L1_RANGE_COMPLETION_POLLING_TIMEOUT_MS);

	LOG_FUNCTION_END(Status);
	return Status;
 800b632:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800b636:	4618      	mov	r0, r3
 800b638:	3710      	adds	r7, #16
 800b63a:	46bd      	mov	sp, r7
 800b63c:	bd80      	pop	{r7, pc}
	...

0800b640 <ComputeRQL>:


static uint8_t ComputeRQL(uint8_t active_results,
		uint8_t FilteredRangeStatus,
		VL53L1_range_data_t *presults_data)
{
 800b640:	b480      	push	{r7}
 800b642:	b08d      	sub	sp, #52	; 0x34
 800b644:	af00      	add	r7, sp, #0
 800b646:	4603      	mov	r3, r0
 800b648:	603a      	str	r2, [r7, #0]
 800b64a:	71fb      	strb	r3, [r7, #7]
 800b64c:	460b      	mov	r3, r1
 800b64e:	71bb      	strb	r3, [r7, #6]
	int16_t SRL = 300;
 800b650:	f44f 7396 	mov.w	r3, #300	; 0x12c
 800b654:	84bb      	strh	r3, [r7, #36]	; 0x24
	uint16_t SRAS = 30;
 800b656:	231e      	movs	r3, #30
 800b658:	847b      	strh	r3, [r7, #34]	; 0x22
	FixPoint1616_t RAS;
	FixPoint1616_t SRQL;
	FixPoint1616_t GI =   7713587; /* 117.7 * 65536 */
 800b65a:	4b34      	ldr	r3, [pc, #208]	; (800b72c <ComputeRQL+0xec>)
 800b65c:	61fb      	str	r3, [r7, #28]
	FixPoint1616_t GGm =  3198157; /* 48.8 * 65536 */
 800b65e:	4b34      	ldr	r3, [pc, #208]	; (800b730 <ComputeRQL+0xf0>)
 800b660:	61bb      	str	r3, [r7, #24]
	FixPoint1616_t LRAP = 6554;    /* 0.1 * 65536 */
 800b662:	f641 139a 	movw	r3, #6554	; 0x199a
 800b666:	617b      	str	r3, [r7, #20]
	FixPoint1616_t partial;
	uint8_t finalvalue;
	uint8_t returnvalue;

	if (active_results == 0)
 800b668:	79fb      	ldrb	r3, [r7, #7]
 800b66a:	2b00      	cmp	r3, #0
 800b66c:	d103      	bne.n	800b676 <ComputeRQL+0x36>
		returnvalue = 0;
 800b66e:	2300      	movs	r3, #0
 800b670:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800b674:	e052      	b.n	800b71c <ComputeRQL+0xdc>
	else if (FilteredRangeStatus == VL53L1_DEVICEERROR_PHASECONSISTENCY)
 800b676:	79bb      	ldrb	r3, [r7, #6]
 800b678:	2b07      	cmp	r3, #7
 800b67a:	d103      	bne.n	800b684 <ComputeRQL+0x44>
		returnvalue = 50;
 800b67c:	2332      	movs	r3, #50	; 0x32
 800b67e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800b682:	e04b      	b.n	800b71c <ComputeRQL+0xdc>
	else {
		if (presults_data->median_range_mm < SRL)
 800b684:	683b      	ldr	r3, [r7, #0]
 800b686:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 800b68a:	f9b7 2024 	ldrsh.w	r2, [r7, #36]	; 0x24
 800b68e:	429a      	cmp	r2, r3
 800b690:	dd03      	ble.n	800b69a <ComputeRQL+0x5a>
			RAS = SRAS * 65536;
 800b692:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800b694:	041b      	lsls	r3, r3, #16
 800b696:	62fb      	str	r3, [r7, #44]	; 0x2c
 800b698:	e007      	b.n	800b6aa <ComputeRQL+0x6a>
		else
			RAS = LRAP * presults_data->median_range_mm;
 800b69a:	683b      	ldr	r3, [r7, #0]
 800b69c:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 800b6a0:	461a      	mov	r2, r3
 800b6a2:	697b      	ldr	r3, [r7, #20]
 800b6a4:	fb03 f302 	mul.w	r3, r3, r2
 800b6a8:	62fb      	str	r3, [r7, #44]	; 0x2c

		/* Fix1616 + (fix1616 * uint16_t / fix1616) * 65536 = fix1616 */
		if (RAS != 0) {
 800b6aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b6ac:	2b00      	cmp	r3, #0
 800b6ae:	d020      	beq.n	800b6f2 <ComputeRQL+0xb2>
			partial = (GGm * presults_data->sigma_mm);
 800b6b0:	683b      	ldr	r3, [r7, #0]
 800b6b2:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 800b6b4:	461a      	mov	r2, r3
 800b6b6:	69bb      	ldr	r3, [r7, #24]
 800b6b8:	fb03 f302 	mul.w	r3, r3, r2
 800b6bc:	613b      	str	r3, [r7, #16]
			partial = partial + (RAS >> 1);
 800b6be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b6c0:	085b      	lsrs	r3, r3, #1
 800b6c2:	693a      	ldr	r2, [r7, #16]
 800b6c4:	4413      	add	r3, r2
 800b6c6:	613b      	str	r3, [r7, #16]
			partial = partial / RAS;
 800b6c8:	693a      	ldr	r2, [r7, #16]
 800b6ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b6cc:	fbb2 f3f3 	udiv	r3, r2, r3
 800b6d0:	613b      	str	r3, [r7, #16]
			partial = partial * 65536;
 800b6d2:	693b      	ldr	r3, [r7, #16]
 800b6d4:	041b      	lsls	r3, r3, #16
 800b6d6:	613b      	str	r3, [r7, #16]
			if (partial <= GI)
 800b6d8:	693a      	ldr	r2, [r7, #16]
 800b6da:	69fb      	ldr	r3, [r7, #28]
 800b6dc:	429a      	cmp	r2, r3
 800b6de:	d804      	bhi.n	800b6ea <ComputeRQL+0xaa>
				SRQL = GI - partial;
 800b6e0:	69fa      	ldr	r2, [r7, #28]
 800b6e2:	693b      	ldr	r3, [r7, #16]
 800b6e4:	1ad3      	subs	r3, r2, r3
 800b6e6:	62bb      	str	r3, [r7, #40]	; 0x28
 800b6e8:	e006      	b.n	800b6f8 <ComputeRQL+0xb8>
			else
				SRQL = 50 * 65536;
 800b6ea:	f44f 1348 	mov.w	r3, #3276800	; 0x320000
 800b6ee:	62bb      	str	r3, [r7, #40]	; 0x28
 800b6f0:	e002      	b.n	800b6f8 <ComputeRQL+0xb8>
		} else
			SRQL = 100 * 65536;
 800b6f2:	f44f 03c8 	mov.w	r3, #6553600	; 0x640000
 800b6f6:	62bb      	str	r3, [r7, #40]	; 0x28

		finalvalue = (uint8_t)(SRQL >> 16);
 800b6f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b6fa:	0c1b      	lsrs	r3, r3, #16
 800b6fc:	73fb      	strb	r3, [r7, #15]
		returnvalue = MAX(50, MIN(100, finalvalue));
 800b6fe:	7bfb      	ldrb	r3, [r7, #15]
 800b700:	2b64      	cmp	r3, #100	; 0x64
 800b702:	d802      	bhi.n	800b70a <ComputeRQL+0xca>
 800b704:	7bfb      	ldrb	r3, [r7, #15]
 800b706:	2b32      	cmp	r3, #50	; 0x32
 800b708:	dd05      	ble.n	800b716 <ComputeRQL+0xd6>
 800b70a:	7bfb      	ldrb	r3, [r7, #15]
 800b70c:	2b64      	cmp	r3, #100	; 0x64
 800b70e:	bf28      	it	cs
 800b710:	2364      	movcs	r3, #100	; 0x64
 800b712:	b2db      	uxtb	r3, r3
 800b714:	e000      	b.n	800b718 <ComputeRQL+0xd8>
 800b716:	2332      	movs	r3, #50	; 0x32
 800b718:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	}

	return returnvalue;
 800b71c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 800b720:	4618      	mov	r0, r3
 800b722:	3734      	adds	r7, #52	; 0x34
 800b724:	46bd      	mov	sp, r7
 800b726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b72a:	4770      	bx	lr
 800b72c:	0075b333 	.word	0x0075b333
 800b730:	0030cccd 	.word	0x0030cccd

0800b734 <ConvertStatusLite>:


static uint8_t ConvertStatusLite(uint8_t FilteredRangeStatus)
{
 800b734:	b480      	push	{r7}
 800b736:	b085      	sub	sp, #20
 800b738:	af00      	add	r7, sp, #0
 800b73a:	4603      	mov	r3, r0
 800b73c:	71fb      	strb	r3, [r7, #7]
	uint8_t RangeStatus;

	switch (FilteredRangeStatus) {
 800b73e:	79fb      	ldrb	r3, [r7, #7]
 800b740:	3b04      	subs	r3, #4
 800b742:	2b0f      	cmp	r3, #15
 800b744:	d83d      	bhi.n	800b7c2 <ConvertStatusLite+0x8e>
 800b746:	a201      	add	r2, pc, #4	; (adr r2, 800b74c <ConvertStatusLite+0x18>)
 800b748:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b74c:	0800b79f 	.word	0x0800b79f
 800b750:	0800b799 	.word	0x0800b799
 800b754:	0800b7a5 	.word	0x0800b7a5
 800b758:	0800b7ab 	.word	0x0800b7ab
 800b75c:	0800b7b7 	.word	0x0800b7b7
 800b760:	0800b7bd 	.word	0x0800b7bd
 800b764:	0800b7c3 	.word	0x0800b7c3
 800b768:	0800b7c3 	.word	0x0800b7c3
 800b76c:	0800b7b1 	.word	0x0800b7b1
 800b770:	0800b7c3 	.word	0x0800b7c3
 800b774:	0800b7c3 	.word	0x0800b7c3
 800b778:	0800b7c3 	.word	0x0800b7c3
 800b77c:	0800b7c3 	.word	0x0800b7c3
 800b780:	0800b7c3 	.word	0x0800b7c3
 800b784:	0800b78d 	.word	0x0800b78d
 800b788:	0800b793 	.word	0x0800b793
	case VL53L1_DEVICEERROR_GPHSTREAMCOUNT0READY:
		RangeStatus = VL53L1_RANGESTATUS_SYNCRONISATION_INT;
 800b78c:	230a      	movs	r3, #10
 800b78e:	73fb      	strb	r3, [r7, #15]
		break;
 800b790:	e019      	b.n	800b7c6 <ConvertStatusLite+0x92>
	case VL53L1_DEVICEERROR_RANGECOMPLETE_NO_WRAP_CHECK:
		RangeStatus = VL53L1_RANGESTATUS_RANGE_VALID_NO_WRAP_CHECK_FAIL;
 800b792:	2306      	movs	r3, #6
 800b794:	73fb      	strb	r3, [r7, #15]
		break;
 800b796:	e016      	b.n	800b7c6 <ConvertStatusLite+0x92>
	case VL53L1_DEVICEERROR_RANGEPHASECHECK:
		RangeStatus = VL53L1_RANGESTATUS_OUTOFBOUNDS_FAIL;
 800b798:	2304      	movs	r3, #4
 800b79a:	73fb      	strb	r3, [r7, #15]
		break;
 800b79c:	e013      	b.n	800b7c6 <ConvertStatusLite+0x92>
	case VL53L1_DEVICEERROR_MSRCNOTARGET:
		RangeStatus = VL53L1_RANGESTATUS_SIGNAL_FAIL;
 800b79e:	2302      	movs	r3, #2
 800b7a0:	73fb      	strb	r3, [r7, #15]
		break;
 800b7a2:	e010      	b.n	800b7c6 <ConvertStatusLite+0x92>
	case VL53L1_DEVICEERROR_SIGMATHRESHOLDCHECK:
		RangeStatus = VL53L1_RANGESTATUS_SIGMA_FAIL;
 800b7a4:	2301      	movs	r3, #1
 800b7a6:	73fb      	strb	r3, [r7, #15]
		break;
 800b7a8:	e00d      	b.n	800b7c6 <ConvertStatusLite+0x92>
	case VL53L1_DEVICEERROR_PHASECONSISTENCY:
		RangeStatus = VL53L1_RANGESTATUS_WRAP_TARGET_FAIL;
 800b7aa:	2307      	movs	r3, #7
 800b7ac:	73fb      	strb	r3, [r7, #15]
		break;
 800b7ae:	e00a      	b.n	800b7c6 <ConvertStatusLite+0x92>
	case VL53L1_DEVICEERROR_RANGEIGNORETHRESHOLD:
		RangeStatus = VL53L1_RANGESTATUS_XTALK_SIGNAL_FAIL;
 800b7b0:	2309      	movs	r3, #9
 800b7b2:	73fb      	strb	r3, [r7, #15]
		break;
 800b7b4:	e007      	b.n	800b7c6 <ConvertStatusLite+0x92>
	case VL53L1_DEVICEERROR_MINCLIP:
		RangeStatus = VL53L1_RANGESTATUS_RANGE_VALID_MIN_RANGE_CLIPPED;
 800b7b6:	2303      	movs	r3, #3
 800b7b8:	73fb      	strb	r3, [r7, #15]
		break;
 800b7ba:	e004      	b.n	800b7c6 <ConvertStatusLite+0x92>
	case VL53L1_DEVICEERROR_RANGECOMPLETE:
		RangeStatus = VL53L1_RANGESTATUS_RANGE_VALID;
 800b7bc:	2300      	movs	r3, #0
 800b7be:	73fb      	strb	r3, [r7, #15]
		break;
 800b7c0:	e001      	b.n	800b7c6 <ConvertStatusLite+0x92>
	default:
		RangeStatus = VL53L1_RANGESTATUS_NONE;
 800b7c2:	23ff      	movs	r3, #255	; 0xff
 800b7c4:	73fb      	strb	r3, [r7, #15]
	}

	return RangeStatus;
 800b7c6:	7bfb      	ldrb	r3, [r7, #15]
}
 800b7c8:	4618      	mov	r0, r3
 800b7ca:	3714      	adds	r7, #20
 800b7cc:	46bd      	mov	sp, r7
 800b7ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7d2:	4770      	bx	lr

0800b7d4 <SetSimpleData>:

static VL53L1_Error SetSimpleData(VL53L1_DEV Dev,
	uint8_t active_results, uint8_t device_status,
	VL53L1_range_data_t *presults_data,
	VL53L1_RangingMeasurementData_t *pRangeData)
{
 800b7d4:	b580      	push	{r7, lr}
 800b7d6:	b08c      	sub	sp, #48	; 0x30
 800b7d8:	af00      	add	r7, sp, #0
 800b7da:	60f8      	str	r0, [r7, #12]
 800b7dc:	607b      	str	r3, [r7, #4]
 800b7de:	460b      	mov	r3, r1
 800b7e0:	72fb      	strb	r3, [r7, #11]
 800b7e2:	4613      	mov	r3, r2
 800b7e4:	72bb      	strb	r3, [r7, #10]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 800b7e6:	2300      	movs	r3, #0
 800b7e8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	FixPoint1616_t SignalRate;
	FixPoint1616_t TempFix1616;
	FixPoint1616_t LimitCheckValue;
	int16_t Range;

	pRangeData->TimeStamp = presults_data->time_stamp;
 800b7ec:	687b      	ldr	r3, [r7, #4]
 800b7ee:	685a      	ldr	r2, [r3, #4]
 800b7f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b7f2:	601a      	str	r2, [r3, #0]

	FilteredRangeStatus = presults_data->range_status & 0x1F;
 800b7f4:	687b      	ldr	r3, [r7, #4]
 800b7f6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800b7fa:	f003 031f 	and.w	r3, r3, #31
 800b7fe:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e

	pRangeData->RangeQualityLevel = ComputeRQL(active_results,
 800b802:	f897 102e 	ldrb.w	r1, [r7, #46]	; 0x2e
 800b806:	7afb      	ldrb	r3, [r7, #11]
 800b808:	687a      	ldr	r2, [r7, #4]
 800b80a:	4618      	mov	r0, r3
 800b80c:	f7ff ff18 	bl	800b640 <ComputeRQL>
 800b810:	4603      	mov	r3, r0
 800b812:	461a      	mov	r2, r3
 800b814:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b816:	715a      	strb	r2, [r3, #5]
					FilteredRangeStatus,
					presults_data);

	SignalRate = VL53L1_FIXPOINT97TOFIXPOINT1616(
 800b818:	687b      	ldr	r3, [r7, #4]
 800b81a:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800b81c:	025b      	lsls	r3, r3, #9
 800b81e:	62bb      	str	r3, [r7, #40]	; 0x28
		presults_data->peak_signal_count_rate_mcps);
	pRangeData->SignalRateRtnMegaCps
		= SignalRate;
 800b820:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b822:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b824:	609a      	str	r2, [r3, #8]

	AmbientRate = VL53L1_FIXPOINT97TOFIXPOINT1616(
 800b826:	687b      	ldr	r3, [r7, #4]
 800b828:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
 800b82a:	025b      	lsls	r3, r3, #9
 800b82c:	627b      	str	r3, [r7, #36]	; 0x24
		presults_data->ambient_count_rate_mcps);
	pRangeData->AmbientRateRtnMegaCps = AmbientRate;
 800b82e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b830:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b832:	60da      	str	r2, [r3, #12]

	pRangeData->EffectiveSpadRtnCount =
		presults_data->actual_effective_spads;
 800b834:	687b      	ldr	r3, [r7, #4]
 800b836:	8a1a      	ldrh	r2, [r3, #16]
	pRangeData->EffectiveSpadRtnCount =
 800b838:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b83a:	821a      	strh	r2, [r3, #16]

	TempFix1616 = VL53L1_FIXPOINT97TOFIXPOINT1616(
 800b83c:	687b      	ldr	r3, [r7, #4]
 800b83e:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 800b840:	025b      	lsls	r3, r3, #9
 800b842:	623b      	str	r3, [r7, #32]
			presults_data->sigma_mm);

	pRangeData->SigmaMilliMeter = TempFix1616;
 800b844:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b846:	6a3a      	ldr	r2, [r7, #32]
 800b848:	615a      	str	r2, [r3, #20]

	pRangeData->RangeMilliMeter = presults_data->median_range_mm;
 800b84a:	687b      	ldr	r3, [r7, #4]
 800b84c:	f9b3 203c 	ldrsh.w	r2, [r3, #60]	; 0x3c
 800b850:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b852:	831a      	strh	r2, [r3, #24]

	pRangeData->RangeFractionalPart = 0;
 800b854:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b856:	2200      	movs	r2, #0
 800b858:	769a      	strb	r2, [r3, #26]

	/* Treat device error status first */
	switch (device_status) {
 800b85a:	7abb      	ldrb	r3, [r7, #10]
 800b85c:	3b01      	subs	r3, #1
 800b85e:	2b10      	cmp	r3, #16
 800b860:	d82c      	bhi.n	800b8bc <SetSimpleData+0xe8>
 800b862:	a201      	add	r2, pc, #4	; (adr r2, 800b868 <SetSimpleData+0x94>)
 800b864:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b868:	0800b8ad 	.word	0x0800b8ad
 800b86c:	0800b8ad 	.word	0x0800b8ad
 800b870:	0800b8ad 	.word	0x0800b8ad
 800b874:	0800b8bd 	.word	0x0800b8bd
 800b878:	0800b8bd 	.word	0x0800b8bd
 800b87c:	0800b8bd 	.word	0x0800b8bd
 800b880:	0800b8bd 	.word	0x0800b8bd
 800b884:	0800b8bd 	.word	0x0800b8bd
 800b888:	0800b8bd 	.word	0x0800b8bd
 800b88c:	0800b8bd 	.word	0x0800b8bd
 800b890:	0800b8bd 	.word	0x0800b8bd
 800b894:	0800b8bd 	.word	0x0800b8bd
 800b898:	0800b8b5 	.word	0x0800b8b5
 800b89c:	0800b8bd 	.word	0x0800b8bd
 800b8a0:	0800b8bd 	.word	0x0800b8bd
 800b8a4:	0800b8bd 	.word	0x0800b8bd
 800b8a8:	0800b8ad 	.word	0x0800b8ad
	case VL53L1_DEVICEERROR_MULTCLIPFAIL:
	case VL53L1_DEVICEERROR_VCSELWATCHDOGTESTFAILURE:
	case VL53L1_DEVICEERROR_VCSELCONTINUITYTESTFAILURE:
	case VL53L1_DEVICEERROR_NOVHVVALUEFOUND:
		pRangeData->RangeStatus = VL53L1_RANGESTATUS_HARDWARE_FAIL;
 800b8ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b8ae:	2205      	movs	r2, #5
 800b8b0:	76da      	strb	r2, [r3, #27]
		break;
 800b8b2:	e006      	b.n	800b8c2 <SetSimpleData+0xee>
	case VL53L1_DEVICEERROR_USERROICLIP:
		pRangeData->RangeStatus = VL53L1_RANGESTATUS_MIN_RANGE_FAIL;
 800b8b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b8b6:	220d      	movs	r2, #13
 800b8b8:	76da      	strb	r2, [r3, #27]
		break;
 800b8ba:	e002      	b.n	800b8c2 <SetSimpleData+0xee>
	default:
		pRangeData->RangeStatus = VL53L1_RANGESTATUS_RANGE_VALID;
 800b8bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b8be:	2200      	movs	r2, #0
 800b8c0:	76da      	strb	r2, [r3, #27]
	}

	/* Now deal with range status according to the ranging preset */
	if (pRangeData->RangeStatus == VL53L1_RANGESTATUS_RANGE_VALID) {
 800b8c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b8c4:	7edb      	ldrb	r3, [r3, #27]
 800b8c6:	2b00      	cmp	r3, #0
 800b8c8:	d108      	bne.n	800b8dc <SetSimpleData+0x108>
			pRangeData->RangeStatus =
				ConvertStatusLite(FilteredRangeStatus);
 800b8ca:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800b8ce:	4618      	mov	r0, r3
 800b8d0:	f7ff ff30 	bl	800b734 <ConvertStatusLite>
 800b8d4:	4603      	mov	r3, r0
 800b8d6:	461a      	mov	r2, r3
			pRangeData->RangeStatus =
 800b8d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b8da:	76da      	strb	r2, [r3, #27]
	}

	/* Update current Limit Check */
	TempFix1616 = VL53L1_FIXPOINT97TOFIXPOINT1616(
 800b8dc:	687b      	ldr	r3, [r7, #4]
 800b8de:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 800b8e0:	025b      	lsls	r3, r3, #9
 800b8e2:	623b      	str	r3, [r7, #32]
			presults_data->sigma_mm);
	VL53L1_SETARRAYPARAMETERFIELD(Dev,
 800b8e4:	68fb      	ldr	r3, [r7, #12]
 800b8e6:	6a3a      	ldr	r2, [r7, #32]
 800b8e8:	f8c3 2390 	str.w	r2, [r3, #912]	; 0x390
		LimitChecksCurrent, VL53L1_CHECKENABLE_SIGMA_FINAL_RANGE,
		TempFix1616);

	TempFix1616 = VL53L1_FIXPOINT97TOFIXPOINT1616(
 800b8ec:	687b      	ldr	r3, [r7, #4]
 800b8ee:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800b8f0:	025b      	lsls	r3, r3, #9
 800b8f2:	623b      	str	r3, [r7, #32]
			presults_data->peak_signal_count_rate_mcps);
	VL53L1_SETARRAYPARAMETERFIELD(Dev,
 800b8f4:	68fb      	ldr	r3, [r7, #12]
 800b8f6:	6a3a      	ldr	r2, [r7, #32]
 800b8f8:	f8c3 2394 	str.w	r2, [r3, #916]	; 0x394
		LimitChecksCurrent, VL53L1_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE,
		TempFix1616);

	/* Update Limit Check Status */
	/* Sigma */
	VL53L1_GetLimitCheckValue(Dev,
 800b8fc:	f107 0314 	add.w	r3, r7, #20
 800b900:	461a      	mov	r2, r3
 800b902:	2100      	movs	r1, #0
 800b904:	68f8      	ldr	r0, [r7, #12]
 800b906:	f7ff fcfa 	bl	800b2fe <VL53L1_GetLimitCheckValue>
			VL53L1_CHECKENABLE_SIGMA_FINAL_RANGE,
			&LimitCheckValue);

	SigmaLimitflag = (FilteredRangeStatus ==
			VL53L1_DEVICEERROR_SIGMATHRESHOLDCHECK)
			? 1 : 0;
 800b90a:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800b90e:	2b06      	cmp	r3, #6
 800b910:	bf0c      	ite	eq
 800b912:	2301      	moveq	r3, #1
 800b914:	2300      	movne	r3, #0
 800b916:	b2db      	uxtb	r3, r3
	SigmaLimitflag = (FilteredRangeStatus ==
 800b918:	77fb      	strb	r3, [r7, #31]

	VL53L1_GetLimitCheckEnable(Dev,
 800b91a:	f107 0319 	add.w	r3, r7, #25
 800b91e:	461a      	mov	r2, r3
 800b920:	2100      	movs	r1, #0
 800b922:	68f8      	ldr	r0, [r7, #12]
 800b924:	f7ff fc8f 	bl	800b246 <VL53L1_GetLimitCheckEnable>
			VL53L1_CHECKENABLE_SIGMA_FINAL_RANGE,
			&Temp8Enable);

	Temp8 = ((Temp8Enable == 1) && (SigmaLimitflag == 1)) ? 1 : 0;
 800b928:	7e7b      	ldrb	r3, [r7, #25]
 800b92a:	2b01      	cmp	r3, #1
 800b92c:	d104      	bne.n	800b938 <SetSimpleData+0x164>
 800b92e:	7ffb      	ldrb	r3, [r7, #31]
 800b930:	2b01      	cmp	r3, #1
 800b932:	d101      	bne.n	800b938 <SetSimpleData+0x164>
 800b934:	2301      	movs	r3, #1
 800b936:	e000      	b.n	800b93a <SetSimpleData+0x166>
 800b938:	2300      	movs	r3, #0
 800b93a:	77bb      	strb	r3, [r7, #30]
	VL53L1_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 800b93c:	68fb      	ldr	r3, [r7, #12]
 800b93e:	7fba      	ldrb	r2, [r7, #30]
 800b940:	f883 2386 	strb.w	r2, [r3, #902]	; 0x386
			VL53L1_CHECKENABLE_SIGMA_FINAL_RANGE, Temp8);

	/* Signal Rate */
	VL53L1_GetLimitCheckValue(Dev,
 800b944:	f107 0314 	add.w	r3, r7, #20
 800b948:	461a      	mov	r2, r3
 800b94a:	2101      	movs	r1, #1
 800b94c:	68f8      	ldr	r0, [r7, #12]
 800b94e:	f7ff fcd6 	bl	800b2fe <VL53L1_GetLimitCheckValue>
			VL53L1_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE,
			&LimitCheckValue);

	SignalLimitflag = (FilteredRangeStatus ==
			VL53L1_DEVICEERROR_MSRCNOTARGET)
			? 1 : 0;
 800b952:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800b956:	2b04      	cmp	r3, #4
 800b958:	bf0c      	ite	eq
 800b95a:	2301      	moveq	r3, #1
 800b95c:	2300      	movne	r3, #0
 800b95e:	b2db      	uxtb	r3, r3
	SignalLimitflag = (FilteredRangeStatus ==
 800b960:	777b      	strb	r3, [r7, #29]

	VL53L1_GetLimitCheckEnable(Dev,
 800b962:	f107 0319 	add.w	r3, r7, #25
 800b966:	461a      	mov	r2, r3
 800b968:	2101      	movs	r1, #1
 800b96a:	68f8      	ldr	r0, [r7, #12]
 800b96c:	f7ff fc6b 	bl	800b246 <VL53L1_GetLimitCheckEnable>
			VL53L1_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE,
			&Temp8Enable);

	Temp8 = ((Temp8Enable == 1) && (SignalLimitflag == 1)) ? 1 : 0;
 800b970:	7e7b      	ldrb	r3, [r7, #25]
 800b972:	2b01      	cmp	r3, #1
 800b974:	d104      	bne.n	800b980 <SetSimpleData+0x1ac>
 800b976:	7f7b      	ldrb	r3, [r7, #29]
 800b978:	2b01      	cmp	r3, #1
 800b97a:	d101      	bne.n	800b980 <SetSimpleData+0x1ac>
 800b97c:	2301      	movs	r3, #1
 800b97e:	e000      	b.n	800b982 <SetSimpleData+0x1ae>
 800b980:	2300      	movs	r3, #0
 800b982:	77bb      	strb	r3, [r7, #30]
	VL53L1_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 800b984:	68fb      	ldr	r3, [r7, #12]
 800b986:	7fba      	ldrb	r2, [r7, #30]
 800b988:	f883 2387 	strb.w	r2, [r3, #903]	; 0x387
			VL53L1_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE, Temp8);

	Range = pRangeData->RangeMilliMeter;
 800b98c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b98e:	8b1b      	ldrh	r3, [r3, #24]
 800b990:	837b      	strh	r3, [r7, #26]
	if ((pRangeData->RangeStatus == VL53L1_RANGESTATUS_RANGE_VALID) &&
 800b992:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b994:	7edb      	ldrb	r3, [r3, #27]
 800b996:	2b00      	cmp	r3, #0
 800b998:	d110      	bne.n	800b9bc <SetSimpleData+0x1e8>
 800b99a:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 800b99e:	2b00      	cmp	r3, #0
 800b9a0:	da0c      	bge.n	800b9bc <SetSimpleData+0x1e8>
		(Range < 0)) {
		if (Range < BDTable[VL53L1_TUNING_PROXY_MIN])
 800b9a2:	f9b7 201a 	ldrsh.w	r2, [r7, #26]
 800b9a6:	4b08      	ldr	r3, [pc, #32]	; (800b9c8 <SetSimpleData+0x1f4>)
 800b9a8:	685b      	ldr	r3, [r3, #4]
 800b9aa:	429a      	cmp	r2, r3
 800b9ac:	da03      	bge.n	800b9b6 <SetSimpleData+0x1e2>
			pRangeData->RangeStatus =
 800b9ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b9b0:	220e      	movs	r2, #14
 800b9b2:	76da      	strb	r2, [r3, #27]
 800b9b4:	e002      	b.n	800b9bc <SetSimpleData+0x1e8>
					VL53L1_RANGESTATUS_RANGE_INVALID;
		else
			pRangeData->RangeMilliMeter = 0;
 800b9b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b9b8:	2200      	movs	r2, #0
 800b9ba:	831a      	strh	r2, [r3, #24]
	}

	return Status;
 800b9bc:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 800b9c0:	4618      	mov	r0, r3
 800b9c2:	3730      	adds	r7, #48	; 0x30
 800b9c4:	46bd      	mov	sp, r7
 800b9c6:	bd80      	pop	{r7, pc}
 800b9c8:	200002d4 	.word	0x200002d4

0800b9cc <VL53L1_GetRangingMeasurementData>:



VL53L1_Error VL53L1_GetRangingMeasurementData(VL53L1_DEV Dev,
	VL53L1_RangingMeasurementData_t *pRangingMeasurementData)
{
 800b9cc:	b580      	push	{r7, lr}
 800b9ce:	b0a8      	sub	sp, #160	; 0xa0
 800b9d0:	af02      	add	r7, sp, #8
 800b9d2:	6078      	str	r0, [r7, #4]
 800b9d4:	6039      	str	r1, [r7, #0]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 800b9d6:	2300      	movs	r3, #0
 800b9d8:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
	VL53L1_range_results_t       results;
	VL53L1_range_results_t       *presults = &results;
 800b9dc:	f107 0308 	add.w	r3, r7, #8
 800b9e0:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90

	LOG_FUNCTION_START("");


	/* Clear Ranging Data */
	memset(pRangingMeasurementData, 0xFF,
 800b9e4:	221c      	movs	r2, #28
 800b9e6:	21ff      	movs	r1, #255	; 0xff
 800b9e8:	6838      	ldr	r0, [r7, #0]
 800b9ea:	f004 fdc2 	bl	8010572 <memset>
		sizeof(VL53L1_RangingMeasurementData_t));

	/* Get Ranging Data */
	Status = VL53L1_get_device_results(
 800b9ee:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
 800b9f2:	2102      	movs	r1, #2
 800b9f4:	6878      	ldr	r0, [r7, #4]
 800b9f6:	f001 f888 	bl	800cb0a <VL53L1_get_device_results>
 800b9fa:	4603      	mov	r3, r0
 800b9fc:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
			Dev,
			VL53L1_DEVICERESULTSLEVEL_FULL,
			presults);

	if (Status == VL53L1_ERROR_NONE) {
 800ba00:	f997 3097 	ldrsb.w	r3, [r7, #151]	; 0x97
 800ba04:	2b00      	cmp	r3, #0
 800ba06:	d117      	bne.n	800ba38 <VL53L1_GetRangingMeasurementData+0x6c>
		pRangingMeasurementData->StreamCount = presults->stream_count;
 800ba08:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800ba0c:	789a      	ldrb	r2, [r3, #2]
 800ba0e:	683b      	ldr	r3, [r7, #0]
 800ba10:	711a      	strb	r2, [r3, #4]

		/* in case of lite ranging or autonomous the following function
		 * returns index = 0
		 */
		presults_data = &(presults->data[0]);
 800ba12:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800ba16:	3304      	adds	r3, #4
 800ba18:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
		Status = SetSimpleData(Dev, 1,
 800ba1c:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800ba20:	78da      	ldrb	r2, [r3, #3]
 800ba22:	683b      	ldr	r3, [r7, #0]
 800ba24:	9300      	str	r3, [sp, #0]
 800ba26:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800ba2a:	2101      	movs	r1, #1
 800ba2c:	6878      	ldr	r0, [r7, #4]
 800ba2e:	f7ff fed1 	bl	800b7d4 <SetSimpleData>
 800ba32:	4603      	mov	r3, r0
 800ba34:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
				presults_data,
				pRangingMeasurementData);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800ba38:	f997 3097 	ldrsb.w	r3, [r7, #151]	; 0x97
}
 800ba3c:	4618      	mov	r0, r3
 800ba3e:	3798      	adds	r7, #152	; 0x98
 800ba40:	46bd      	mov	sp, r7
 800ba42:	bd80      	pop	{r7, pc}

0800ba44 <VL53L1_data_init>:


VL53L1_Error VL53L1_data_init(
	VL53L1_DEV        Dev,
	uint8_t           read_p2p_data)
{
 800ba44:	b5b0      	push	{r4, r5, r7, lr}
 800ba46:	b088      	sub	sp, #32
 800ba48:	af04      	add	r7, sp, #16
 800ba4a:	6078      	str	r0, [r7, #4]
 800ba4c:	460b      	mov	r3, r1
 800ba4e:	70fb      	strb	r3, [r7, #3]
	/*
	 * Initialise pdev data structure
	 */

	VL53L1_Error status       = VL53L1_ERROR_NONE;
 800ba50:	2300      	movs	r3, #0
 800ba52:	73fb      	strb	r3, [r7, #15]
	VL53L1_LLDriverData_t    *pdev =
 800ba54:	687b      	ldr	r3, [r7, #4]
 800ba56:	60bb      	str	r3, [r7, #8]
			VL53L1DevStructGetLLDriverHandle(Dev);

	VL53L1_init_ll_driver_state(
 800ba58:	2162      	movs	r1, #98	; 0x62
 800ba5a:	6878      	ldr	r0, [r7, #4]
 800ba5c:	f002 f91a 	bl	800dc94 <VL53L1_init_ll_driver_state>
			Dev,
			VL53L1_DEVICESTATE_UNKNOWN);

	pdev->wait_method             = VL53L1_WAIT_METHOD_BLOCKING;
 800ba60:	68bb      	ldr	r3, [r7, #8]
 800ba62:	2200      	movs	r2, #0
 800ba64:	701a      	strb	r2, [r3, #0]
	pdev->preset_mode             = VL53L1_DEVICEPRESETMODE_STANDARD_RANGING;
 800ba66:	68bb      	ldr	r3, [r7, #8]
 800ba68:	2201      	movs	r2, #1
 800ba6a:	705a      	strb	r2, [r3, #1]
	pdev->measurement_mode        = VL53L1_DEVICEMEASUREMENTMODE_STOP;
 800ba6c:	68bb      	ldr	r3, [r7, #8]
 800ba6e:	2200      	movs	r2, #0
 800ba70:	709a      	strb	r2, [r3, #2]

	pdev->offset_calibration_mode =
 800ba72:	68bb      	ldr	r3, [r7, #8]
 800ba74:	2201      	movs	r2, #1
 800ba76:	70da      	strb	r2, [r3, #3]
		VL53L1_OFFSETCALIBRATIONMODE__MM1_MM2__STANDARD;
	pdev->offset_correction_mode  =
 800ba78:	68bb      	ldr	r3, [r7, #8]
 800ba7a:	2201      	movs	r2, #1
 800ba7c:	711a      	strb	r2, [r3, #4]
		VL53L1_OFFSETCORRECTIONMODE__MM1_MM2_OFFSETS;

	pdev->phasecal_config_timeout_us  =  1000;
 800ba7e:	68bb      	ldr	r3, [r7, #8]
 800ba80:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800ba84:	609a      	str	r2, [r3, #8]
	pdev->mm_config_timeout_us        =  2000;
 800ba86:	68bb      	ldr	r3, [r7, #8]
 800ba88:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 800ba8c:	60da      	str	r2, [r3, #12]
	pdev->range_config_timeout_us     = 13000;
 800ba8e:	68bb      	ldr	r3, [r7, #8]
 800ba90:	f243 22c8 	movw	r2, #13000	; 0x32c8
 800ba94:	611a      	str	r2, [r3, #16]
	pdev->inter_measurement_period_ms =   100;
 800ba96:	68bb      	ldr	r3, [r7, #8]
 800ba98:	2264      	movs	r2, #100	; 0x64
 800ba9a:	615a      	str	r2, [r3, #20]
	pdev->dss_config__target_total_rate_mcps = 0x0A00;
 800ba9c:	68bb      	ldr	r3, [r7, #8]
 800ba9e:	f44f 6220 	mov.w	r2, #2560	; 0xa00
 800baa2:	831a      	strh	r2, [r3, #24]
	pdev->debug_mode                  =  0x00;
 800baa4:	68bb      	ldr	r3, [r7, #8]
 800baa6:	2200      	movs	r2, #0
 800baa8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

	/* initialise gain calibration values to tuning parameter values */

	pdev->gain_cal.standard_ranging_gain_factor =
 800baac:	68bb      	ldr	r3, [r7, #8]
 800baae:	f240 72db 	movw	r2, #2011	; 0x7db
 800bab2:	f8a3 209c 	strh.w	r2, [r3, #156]	; 0x9c
			VL53L1_TUNINGPARM_LITE_RANGING_GAIN_FACTOR_DEFAULT;

	/*
	 * Initialise version structure
	 */
	VL53L1_init_version(Dev);
 800bab6:	6878      	ldr	r0, [r7, #4]
 800bab8:	f002 f8d0 	bl	800dc5c <VL53L1_init_version>
	 *
	 *  Contains the key NVM data e.g identification info fast oscillator
	 *  freq, max trim and laser safety info
	 */

	if (read_p2p_data > 0 && status == VL53L1_ERROR_NONE) /*lint !e774 always true*/
 800babc:	78fb      	ldrb	r3, [r7, #3]
 800babe:	2b00      	cmp	r3, #0
 800bac0:	d008      	beq.n	800bad4 <VL53L1_data_init+0x90>
 800bac2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800bac6:	2b00      	cmp	r3, #0
 800bac8:	d104      	bne.n	800bad4 <VL53L1_data_init+0x90>
			status = VL53L1_read_p2p_data(Dev);
 800baca:	6878      	ldr	r0, [r7, #4]
 800bacc:	f000 f857 	bl	800bb7e <VL53L1_read_p2p_data>
 800bad0:	4603      	mov	r3, r0
 800bad2:	73fb      	strb	r3, [r7, #15]

	/* Initialise Ref SPAD Char configuration structure */
#ifndef VL53L1_NOCALIB
	status =
		VL53L1_init_refspadchar_config_struct(
 800bad4:	68bb      	ldr	r3, [r7, #8]
 800bad6:	f503 7388 	add.w	r3, r3, #272	; 0x110
	status =
 800bada:	4618      	mov	r0, r3
 800badc:	f001 fc00 	bl	800d2e0 <VL53L1_init_refspadchar_config_struct>
 800bae0:	4603      	mov	r3, r0
 800bae2:	73fb      	strb	r3, [r7, #15]
#endif

	/* Initialise SPAD Self Check (SSC) configuration structure */
#ifndef VL53L1_NOCALIB
	status =
		VL53L1_init_ssc_config_struct(
 800bae4:	68bb      	ldr	r3, [r7, #8]
 800bae6:	f503 7390 	add.w	r3, r3, #288	; 0x120
	status =
 800baea:	4618      	mov	r0, r3
 800baec:	f001 fc1c 	bl	800d328 <VL53L1_init_ssc_config_struct>
 800baf0:	4603      	mov	r3, r0
 800baf2:	73fb      	strb	r3, [r7, #15]

	/* Initialise Private Xtalk configuration structure
	 * - Fill with customer NVM data to begin
	 */
	status =
		VL53L1_init_xtalk_config_struct(
 800baf4:	68bb      	ldr	r3, [r7, #8]
 800baf6:	f103 0242 	add.w	r2, r3, #66	; 0x42
 800bafa:	68bb      	ldr	r3, [r7, #8]
 800bafc:	f503 7396 	add.w	r3, r3, #300	; 0x12c
	status =
 800bb00:	4619      	mov	r1, r3
 800bb02:	4610      	mov	r0, r2
 800bb04:	f001 fc31 	bl	800d36a <VL53L1_init_xtalk_config_struct>
 800bb08:	4603      	mov	r3, r0
 800bb0a:	73fb      	strb	r3, [r7, #15]

	/* Initialise Offset Calibration configuration structure
	 */
#ifndef VL53L1_NOCALIB
	status =
		VL53L1_init_offset_cal_config_struct(
 800bb0c:	68bb      	ldr	r3, [r7, #8]
 800bb0e:	f503 73a2 	add.w	r3, r3, #324	; 0x144
	status =
 800bb12:	4618      	mov	r0, r3
 800bb14:	f001 fc8b 	bl	800d42e <VL53L1_init_offset_cal_config_struct>
 800bb18:	4603      	mov	r3, r0
 800bb1a:	73fb      	strb	r3, [r7, #15]

	/* Initialise Tuning Parameter structure
	 * - Added as part of Patch_AddingTuningParmStorage_11821
	 */
	status =
		VL53L1_init_tuning_parm_storage_struct(
 800bb1c:	68bb      	ldr	r3, [r7, #8]
 800bb1e:	33a4      	adds	r3, #164	; 0xa4
	status =
 800bb20:	4618      	mov	r0, r3
 800bb22:	f001 fcab 	bl	800d47c <VL53L1_init_tuning_parm_storage_struct>
 800bb26:	4603      	mov	r3, r0
 800bb28:	73fb      	strb	r3, [r7, #15]
			&(pdev->tuning_parms));

	status = VL53L1_set_vhv_loopbound(Dev,
 800bb2a:	2120      	movs	r1, #32
 800bb2c:	6878      	ldr	r0, [r7, #4]
 800bb2e:	f000 fcc1 	bl	800c4b4 <VL53L1_set_vhv_loopbound>
 800bb32:	4603      	mov	r3, r0
 800bb34:	73fb      	strb	r3, [r7, #15]
	/*
	 * Initialise default settings - much happen *after*
	 * reading /setting  of static_nvm_managed
	 */

	if (status == VL53L1_ERROR_NONE)
 800bb36:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800bb3a:	2b00      	cmp	r3, #0
 800bb3c:	d116      	bne.n	800bb6c <VL53L1_data_init+0x128>
		status = VL53L1_set_preset_mode(
 800bb3e:	68bb      	ldr	r3, [r7, #8]
 800bb40:	7858      	ldrb	r0, [r3, #1]
 800bb42:	68bb      	ldr	r3, [r7, #8]
 800bb44:	8b1c      	ldrh	r4, [r3, #24]
 800bb46:	68bb      	ldr	r3, [r7, #8]
 800bb48:	689d      	ldr	r5, [r3, #8]
 800bb4a:	68bb      	ldr	r3, [r7, #8]
 800bb4c:	68db      	ldr	r3, [r3, #12]
 800bb4e:	68ba      	ldr	r2, [r7, #8]
 800bb50:	6912      	ldr	r2, [r2, #16]
 800bb52:	68b9      	ldr	r1, [r7, #8]
 800bb54:	6949      	ldr	r1, [r1, #20]
 800bb56:	9102      	str	r1, [sp, #8]
 800bb58:	9201      	str	r2, [sp, #4]
 800bb5a:	9300      	str	r3, [sp, #0]
 800bb5c:	462b      	mov	r3, r5
 800bb5e:	4622      	mov	r2, r4
 800bb60:	4601      	mov	r1, r0
 800bb62:	6878      	ldr	r0, [r7, #4]
 800bb64:	f000 fad8 	bl	800c118 <VL53L1_set_preset_mode>
 800bb68:	4603      	mov	r3, r0
 800bb6a:	73fb      	strb	r3, [r7, #15]
						pdev->range_config_timeout_us,
						pdev->inter_measurement_period_ms);

	/* Initial Low Power Auto Mode data structures */
	/* Added for Patch_LowPowerAutoMode */
	VL53L1_low_power_auto_data_init(
 800bb6c:	6878      	ldr	r0, [r7, #4]
 800bb6e:	f002 fdda 	bl	800e726 <VL53L1_low_power_auto_data_init>

#endif

	LOG_FUNCTION_END(status);

	return status;
 800bb72:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800bb76:	4618      	mov	r0, r3
 800bb78:	3710      	adds	r7, #16
 800bb7a:	46bd      	mov	sp, r7
 800bb7c:	bdb0      	pop	{r4, r5, r7, pc}

0800bb7e <VL53L1_read_p2p_data>:


VL53L1_Error VL53L1_read_p2p_data(
	VL53L1_DEV        Dev)
{
 800bb7e:	b580      	push	{r7, lr}
 800bb80:	b084      	sub	sp, #16
 800bb82:	af00      	add	r7, sp, #0
 800bb84:	6078      	str	r0, [r7, #4]
	 *
	 *  Contains the key NVM data e.g identification info
	 *  fast oscillator freq, max trim and laser safety info
	 */

	VL53L1_Error status       = VL53L1_ERROR_NONE;
 800bb86:	2300      	movs	r3, #0
 800bb88:	73fb      	strb	r3, [r7, #15]
	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 800bb8a:	687b      	ldr	r3, [r7, #4]
 800bb8c:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_START("");

	if (status == VL53L1_ERROR_NONE)
 800bb8e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800bb92:	2b00      	cmp	r3, #0
 800bb94:	d108      	bne.n	800bba8 <VL53L1_read_p2p_data+0x2a>
		status = VL53L1_get_static_nvm_managed(
 800bb96:	68bb      	ldr	r3, [r7, #8]
 800bb98:	f503 73ac 	add.w	r3, r3, #344	; 0x158
 800bb9c:	4619      	mov	r1, r3
 800bb9e:	6878      	ldr	r0, [r7, #4]
 800bba0:	f003 f9fd 	bl	800ef9e <VL53L1_get_static_nvm_managed>
 800bba4:	4603      	mov	r3, r0
 800bba6:	73fb      	strb	r3, [r7, #15]
						Dev,
						&(pdev->stat_nvm));

	if (status == VL53L1_ERROR_NONE)
 800bba8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800bbac:	2b00      	cmp	r3, #0
 800bbae:	d107      	bne.n	800bbc0 <VL53L1_read_p2p_data+0x42>
		status = VL53L1_get_customer_nvm_managed(
 800bbb0:	68bb      	ldr	r3, [r7, #8]
 800bbb2:	3342      	adds	r3, #66	; 0x42
 800bbb4:	4619      	mov	r1, r3
 800bbb6:	6878      	ldr	r0, [r7, #4]
 800bbb8:	f003 fb2f 	bl	800f21a <VL53L1_get_customer_nvm_managed>
 800bbbc:	4603      	mov	r3, r0
 800bbbe:	73fb      	strb	r3, [r7, #15]
						Dev,
						&(pdev->customer));

	if (status == VL53L1_ERROR_NONE) {
 800bbc0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800bbc4:	2b00      	cmp	r3, #0
 800bbc6:	d115      	bne.n	800bbf4 <VL53L1_read_p2p_data+0x76>

		status = VL53L1_get_nvm_copy_data(
 800bbc8:	68bb      	ldr	r3, [r7, #8]
 800bbca:	f503 73fd 	add.w	r3, r3, #506	; 0x1fa
 800bbce:	4619      	mov	r1, r3
 800bbd0:	6878      	ldr	r0, [r7, #4]
 800bbd2:	f004 fa08 	bl	800ffe6 <VL53L1_get_nvm_copy_data>
 800bbd6:	4603      	mov	r3, r0
 800bbd8:	73fb      	strb	r3, [r7, #15]
						Dev,
						&(pdev->nvm_copy_data));

		/* copy Return Good SPADs to buffer */
		if (status == VL53L1_ERROR_NONE)
 800bbda:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800bbde:	2b00      	cmp	r3, #0
 800bbe0:	d108      	bne.n	800bbf4 <VL53L1_read_p2p_data+0x76>
			VL53L1_copy_rtn_good_spads_to_buffer(
 800bbe2:	68bb      	ldr	r3, [r7, #8]
 800bbe4:	f503 72fd 	add.w	r2, r3, #506	; 0x1fa
 800bbe8:	68bb      	ldr	r3, [r7, #8]
 800bbea:	33f0      	adds	r3, #240	; 0xf0
 800bbec:	4619      	mov	r1, r3
 800bbee:	4610      	mov	r0, r2
 800bbf0:	f002 f9b3 	bl	800df5a <VL53L1_copy_rtn_good_spads_to_buffer>

	/*
	 * read slow osc calibration value
	 * counts per ms
	 */
	if (status == VL53L1_ERROR_NONE)
 800bbf4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800bbf8:	2b00      	cmp	r3, #0
 800bbfa:	d109      	bne.n	800bc10 <VL53L1_read_p2p_data+0x92>
		status =
			VL53L1_RdWord(
 800bbfc:	68bb      	ldr	r3, [r7, #8]
 800bbfe:	f503 732d 	add.w	r3, r3, #692	; 0x2b4
		status =
 800bc02:	461a      	mov	r2, r3
 800bc04:	21de      	movs	r1, #222	; 0xde
 800bc06:	6878      	ldr	r0, [r7, #4]
 800bc08:	f003 f80a 	bl	800ec20 <VL53L1_RdWord>
 800bc0c:	4603      	mov	r3, r0
 800bc0e:	73fb      	strb	r3, [r7, #15]

	/*
	 * Check if there a sensible value for osc_measured__fast_osc__frequency
	 */

	if (pdev->stat_nvm.osc_measured__fast_osc__frequency < 0x1000) {
 800bc10:	68bb      	ldr	r3, [r7, #8]
 800bc12:	f8b3 315e 	ldrh.w	r3, [r3, #350]	; 0x15e
 800bc16:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800bc1a:	d204      	bcs.n	800bc26 <VL53L1_read_p2p_data+0xa8>
			VL53L1_TRACE_LEVEL_WARNING,
			"\nInvalid %s value (0x%04X) - forcing to 0x%04X\n\n",
			"pdev->stat_nvm.osc_measured__fast_osc__frequency",
			pdev->stat_nvm.osc_measured__fast_osc__frequency,
			0xBCCC);
		pdev->stat_nvm.osc_measured__fast_osc__frequency = 0xBCCC;
 800bc1c:	68bb      	ldr	r3, [r7, #8]
 800bc1e:	f64b 42cc 	movw	r2, #48332	; 0xbccc
 800bc22:	f8a3 215e 	strh.w	r2, [r3, #350]	; 0x15e

	/*
	 * Get MM ROI - contains optical centre as SPAD number
	 */

	if (status == VL53L1_ERROR_NONE)
 800bc26:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800bc2a:	2b00      	cmp	r3, #0
 800bc2c:	d107      	bne.n	800bc3e <VL53L1_read_p2p_data+0xc0>
		status =
			VL53L1_get_mode_mitigation_roi(
 800bc2e:	68bb      	ldr	r3, [r7, #8]
 800bc30:	339e      	adds	r3, #158	; 0x9e
		status =
 800bc32:	4619      	mov	r1, r3
 800bc34:	6878      	ldr	r0, [r7, #4]
 800bc36:	f000 f990 	bl	800bf5a <VL53L1_get_mode_mitigation_roi>
 800bc3a:	4603      	mov	r3, r0
 800bc3c:	73fb      	strb	r3, [r7, #15]

	/* catch parts where the optical centre is
	 * no programmed in to the NVM
	 */

	if (pdev->optical_centre.x_centre == 0 &&
 800bc3e:	68bb      	ldr	r3, [r7, #8]
 800bc40:	f893 30a2 	ldrb.w	r3, [r3, #162]	; 0xa2
 800bc44:	2b00      	cmp	r3, #0
 800bc46:	d114      	bne.n	800bc72 <VL53L1_read_p2p_data+0xf4>
		pdev->optical_centre.y_centre == 0) {
 800bc48:	68bb      	ldr	r3, [r7, #8]
 800bc4a:	f893 30a3 	ldrb.w	r3, [r3, #163]	; 0xa3
	if (pdev->optical_centre.x_centre == 0 &&
 800bc4e:	2b00      	cmp	r3, #0
 800bc50:	d10f      	bne.n	800bc72 <VL53L1_read_p2p_data+0xf4>
		pdev->optical_centre.x_centre =
				pdev->mm_roi.x_centre << 4;
 800bc52:	68bb      	ldr	r3, [r7, #8]
 800bc54:	f893 309e 	ldrb.w	r3, [r3, #158]	; 0x9e
 800bc58:	011b      	lsls	r3, r3, #4
 800bc5a:	b2da      	uxtb	r2, r3
		pdev->optical_centre.x_centre =
 800bc5c:	68bb      	ldr	r3, [r7, #8]
 800bc5e:	f883 20a2 	strb.w	r2, [r3, #162]	; 0xa2
		pdev->optical_centre.y_centre =
				pdev->mm_roi.y_centre << 4;
 800bc62:	68bb      	ldr	r3, [r7, #8]
 800bc64:	f893 309f 	ldrb.w	r3, [r3, #159]	; 0x9f
 800bc68:	011b      	lsls	r3, r3, #4
 800bc6a:	b2da      	uxtb	r2, r3
		pdev->optical_centre.y_centre =
 800bc6c:	68bb      	ldr	r3, [r7, #8]
 800bc6e:	f883 20a3 	strb.w	r2, [r3, #163]	; 0xa3
	}

	LOG_FUNCTION_END(status);

	return status;
 800bc72:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800bc76:	4618      	mov	r0, r3
 800bc78:	3710      	adds	r7, #16
 800bc7a:	46bd      	mov	sp, r7
 800bc7c:	bd80      	pop	{r7, pc}

0800bc7e <VL53L1_set_inter_measurement_period_ms>:


VL53L1_Error VL53L1_set_inter_measurement_period_ms(
	VL53L1_DEV              Dev,
	uint32_t                inter_measurement_period_ms)
{
 800bc7e:	b480      	push	{r7}
 800bc80:	b085      	sub	sp, #20
 800bc82:	af00      	add	r7, sp, #0
 800bc84:	6078      	str	r0, [r7, #4]
 800bc86:	6039      	str	r1, [r7, #0]
	/**
	 * Convenience function for setting the inter measurement period
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800bc88:	2300      	movs	r3, #0
 800bc8a:	73fb      	strb	r3, [r7, #15]
	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 800bc8c:	687b      	ldr	r3, [r7, #4]
 800bc8e:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_START("");

	if (pdev->dbg_results.result__osc_calibrate_val == 0)
 800bc90:	68bb      	ldr	r3, [r7, #8]
 800bc92:	f8b3 32b4 	ldrh.w	r3, [r3, #692]	; 0x2b4
 800bc96:	2b00      	cmp	r3, #0
 800bc98:	d101      	bne.n	800bc9e <VL53L1_set_inter_measurement_period_ms+0x20>
		status = VL53L1_ERROR_DIVISION_BY_ZERO;
 800bc9a:	23f1      	movs	r3, #241	; 0xf1
 800bc9c:	73fb      	strb	r3, [r7, #15]

	if (status == VL53L1_ERROR_NONE) {
 800bc9e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800bca2:	2b00      	cmp	r3, #0
 800bca4:	d10c      	bne.n	800bcc0 <VL53L1_set_inter_measurement_period_ms+0x42>
		pdev->inter_measurement_period_ms = inter_measurement_period_ms;
 800bca6:	68bb      	ldr	r3, [r7, #8]
 800bca8:	683a      	ldr	r2, [r7, #0]
 800bcaa:	615a      	str	r2, [r3, #20]
		pdev->tim_cfg.system__intermeasurement_period = \
			inter_measurement_period_ms *
			(uint32_t)pdev->dbg_results.result__osc_calibrate_val;
 800bcac:	68bb      	ldr	r3, [r7, #8]
 800bcae:	f8b3 32b4 	ldrh.w	r3, [r3, #692]	; 0x2b4
 800bcb2:	461a      	mov	r2, r3
			inter_measurement_period_ms *
 800bcb4:	683b      	ldr	r3, [r7, #0]
 800bcb6:	fb03 f202 	mul.w	r2, r3, r2
		pdev->tim_cfg.system__intermeasurement_period = \
 800bcba:	68bb      	ldr	r3, [r7, #8]
 800bcbc:	f8c3 21ac 	str.w	r2, [r3, #428]	; 0x1ac
	}

	LOG_FUNCTION_END(status);

	return status;
 800bcc0:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800bcc4:	4618      	mov	r0, r3
 800bcc6:	3714      	adds	r7, #20
 800bcc8:	46bd      	mov	sp, r7
 800bcca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcce:	4770      	bx	lr

0800bcd0 <VL53L1_get_inter_measurement_period_ms>:


VL53L1_Error VL53L1_get_inter_measurement_period_ms(
	VL53L1_DEV              Dev,
	uint32_t               *pinter_measurement_period_ms)
{
 800bcd0:	b480      	push	{r7}
 800bcd2:	b085      	sub	sp, #20
 800bcd4:	af00      	add	r7, sp, #0
 800bcd6:	6078      	str	r0, [r7, #4]
 800bcd8:	6039      	str	r1, [r7, #0]
	/**
	 * Convenience function for getting the inter measurement period
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800bcda:	2300      	movs	r3, #0
 800bcdc:	73fb      	strb	r3, [r7, #15]
	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 800bcde:	687b      	ldr	r3, [r7, #4]
 800bce0:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_START("");

	if (pdev->dbg_results.result__osc_calibrate_val == 0)
 800bce2:	68bb      	ldr	r3, [r7, #8]
 800bce4:	f8b3 32b4 	ldrh.w	r3, [r3, #692]	; 0x2b4
 800bce8:	2b00      	cmp	r3, #0
 800bcea:	d101      	bne.n	800bcf0 <VL53L1_get_inter_measurement_period_ms+0x20>
		status = VL53L1_ERROR_DIVISION_BY_ZERO;
 800bcec:	23f1      	movs	r3, #241	; 0xf1
 800bcee:	73fb      	strb	r3, [r7, #15]

	if (status == VL53L1_ERROR_NONE)
 800bcf0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800bcf4:	2b00      	cmp	r3, #0
 800bcf6:	d109      	bne.n	800bd0c <VL53L1_get_inter_measurement_period_ms+0x3c>
		*pinter_measurement_period_ms = \
			pdev->tim_cfg.system__intermeasurement_period /
 800bcf8:	68bb      	ldr	r3, [r7, #8]
 800bcfa:	f8d3 31ac 	ldr.w	r3, [r3, #428]	; 0x1ac
			(uint32_t)pdev->dbg_results.result__osc_calibrate_val;
 800bcfe:	68ba      	ldr	r2, [r7, #8]
 800bd00:	f8b2 22b4 	ldrh.w	r2, [r2, #692]	; 0x2b4
			pdev->tim_cfg.system__intermeasurement_period /
 800bd04:	fbb3 f2f2 	udiv	r2, r3, r2
		*pinter_measurement_period_ms = \
 800bd08:	683b      	ldr	r3, [r7, #0]
 800bd0a:	601a      	str	r2, [r3, #0]


	LOG_FUNCTION_END(status);

	return status;
 800bd0c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800bd10:	4618      	mov	r0, r3
 800bd12:	3714      	adds	r7, #20
 800bd14:	46bd      	mov	sp, r7
 800bd16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd1a:	4770      	bx	lr

0800bd1c <VL53L1_set_timeouts_us>:
VL53L1_Error VL53L1_set_timeouts_us(
	VL53L1_DEV          Dev,
	uint32_t            phasecal_config_timeout_us,
	uint32_t            mm_config_timeout_us,
	uint32_t            range_config_timeout_us)
{
 800bd1c:	b580      	push	{r7, lr}
 800bd1e:	b088      	sub	sp, #32
 800bd20:	af02      	add	r7, sp, #8
 800bd22:	60f8      	str	r0, [r7, #12]
 800bd24:	60b9      	str	r1, [r7, #8]
 800bd26:	607a      	str	r2, [r7, #4]
 800bd28:	603b      	str	r3, [r7, #0]
	/**
	 * Convenience function for setting the MM and range
	 * timeouts
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800bd2a:	2300      	movs	r3, #0
 800bd2c:	75fb      	strb	r3, [r7, #23]
	VL53L1_LLDriverData_t *pdev =
 800bd2e:	68fb      	ldr	r3, [r7, #12]
 800bd30:	613b      	str	r3, [r7, #16]
			VL53L1DevStructGetLLDriverHandle(Dev);

	LOG_FUNCTION_START("");

	if (pdev->stat_nvm.osc_measured__fast_osc__frequency == 0)
 800bd32:	693b      	ldr	r3, [r7, #16]
 800bd34:	f8b3 315e 	ldrh.w	r3, [r3, #350]	; 0x15e
 800bd38:	2b00      	cmp	r3, #0
 800bd3a:	d101      	bne.n	800bd40 <VL53L1_set_timeouts_us+0x24>
		status = VL53L1_ERROR_DIVISION_BY_ZERO;
 800bd3c:	23f1      	movs	r3, #241	; 0xf1
 800bd3e:	75fb      	strb	r3, [r7, #23]

	if (status == VL53L1_ERROR_NONE) {
 800bd40:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800bd44:	2b00      	cmp	r3, #0
 800bd46:	d11b      	bne.n	800bd80 <VL53L1_set_timeouts_us+0x64>

		pdev->phasecal_config_timeout_us = phasecal_config_timeout_us;
 800bd48:	693b      	ldr	r3, [r7, #16]
 800bd4a:	68ba      	ldr	r2, [r7, #8]
 800bd4c:	609a      	str	r2, [r3, #8]
		pdev->mm_config_timeout_us       = mm_config_timeout_us;
 800bd4e:	693b      	ldr	r3, [r7, #16]
 800bd50:	687a      	ldr	r2, [r7, #4]
 800bd52:	60da      	str	r2, [r3, #12]
		pdev->range_config_timeout_us    = range_config_timeout_us;
 800bd54:	693b      	ldr	r3, [r7, #16]
 800bd56:	683a      	ldr	r2, [r7, #0]
 800bd58:	611a      	str	r2, [r3, #16]

		status =
			VL53L1_calc_timeout_register_values(
 800bd5a:	693b      	ldr	r3, [r7, #16]
 800bd5c:	f8b3 115e 	ldrh.w	r1, [r3, #350]	; 0x15e
 800bd60:	693b      	ldr	r3, [r7, #16]
 800bd62:	f503 73c2 	add.w	r3, r3, #388	; 0x184
 800bd66:	693a      	ldr	r2, [r7, #16]
 800bd68:	f502 72ce 	add.w	r2, r2, #412	; 0x19c
		status =
 800bd6c:	9201      	str	r2, [sp, #4]
 800bd6e:	9300      	str	r3, [sp, #0]
 800bd70:	460b      	mov	r3, r1
 800bd72:	683a      	ldr	r2, [r7, #0]
 800bd74:	6879      	ldr	r1, [r7, #4]
 800bd76:	68b8      	ldr	r0, [r7, #8]
 800bd78:	f002 fc07 	bl	800e58a <VL53L1_calc_timeout_register_values>
 800bd7c:	4603      	mov	r3, r0
 800bd7e:	75fb      	strb	r3, [r7, #23]
				&(pdev->tim_cfg));
	}

	LOG_FUNCTION_END(status);

	return status;
 800bd80:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800bd84:	4618      	mov	r0, r3
 800bd86:	3718      	adds	r7, #24
 800bd88:	46bd      	mov	sp, r7
 800bd8a:	bd80      	pop	{r7, pc}

0800bd8c <VL53L1_get_timeouts_us>:
VL53L1_Error VL53L1_get_timeouts_us(
	VL53L1_DEV           Dev,
	uint32_t            *pphasecal_config_timeout_us,
	uint32_t            *pmm_config_timeout_us,
	uint32_t			*prange_config_timeout_us)
{
 800bd8c:	b580      	push	{r7, lr}
 800bd8e:	b088      	sub	sp, #32
 800bd90:	af00      	add	r7, sp, #0
 800bd92:	60f8      	str	r0, [r7, #12]
 800bd94:	60b9      	str	r1, [r7, #8]
 800bd96:	607a      	str	r2, [r7, #4]
 800bd98:	603b      	str	r3, [r7, #0]
	/**
	 * Convenience function for getting the MM and range
	 * timeouts
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800bd9a:	2300      	movs	r3, #0
 800bd9c:	77fb      	strb	r3, [r7, #31]
	VL53L1_LLDriverData_t *pdev =
 800bd9e:	68fb      	ldr	r3, [r7, #12]
 800bda0:	61bb      	str	r3, [r7, #24]
			VL53L1DevStructGetLLDriverHandle(Dev);

	uint32_t  macro_period_us = 0;
 800bda2:	2300      	movs	r3, #0
 800bda4:	617b      	str	r3, [r7, #20]
	uint16_t  timeout_encoded = 0;
 800bda6:	2300      	movs	r3, #0
 800bda8:	827b      	strh	r3, [r7, #18]

	LOG_FUNCTION_START("");

	if (pdev->stat_nvm.osc_measured__fast_osc__frequency == 0)
 800bdaa:	69bb      	ldr	r3, [r7, #24]
 800bdac:	f8b3 315e 	ldrh.w	r3, [r3, #350]	; 0x15e
 800bdb0:	2b00      	cmp	r3, #0
 800bdb2:	d101      	bne.n	800bdb8 <VL53L1_get_timeouts_us+0x2c>
		status = VL53L1_ERROR_DIVISION_BY_ZERO;
 800bdb4:	23f1      	movs	r3, #241	; 0xf1
 800bdb6:	77fb      	strb	r3, [r7, #31]

	if (status == VL53L1_ERROR_NONE) {
 800bdb8:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800bdbc:	2b00      	cmp	r3, #0
 800bdbe:	d14a      	bne.n	800be56 <VL53L1_get_timeouts_us+0xca>

		/* Update Macro Period for Range A VCSEL Period */
		macro_period_us =
			VL53L1_calc_macro_period_us(
 800bdc0:	69bb      	ldr	r3, [r7, #24]
 800bdc2:	f8b3 215e 	ldrh.w	r2, [r3, #350]	; 0x15e
 800bdc6:	69bb      	ldr	r3, [r7, #24]
 800bdc8:	f893 31a2 	ldrb.w	r3, [r3, #418]	; 0x1a2
		macro_period_us =
 800bdcc:	4619      	mov	r1, r3
 800bdce:	4610      	mov	r0, r2
 800bdd0:	f002 fa86 	bl	800e2e0 <VL53L1_calc_macro_period_us>
 800bdd4:	6178      	str	r0, [r7, #20]

		/*  Get Phase Cal Timing A timeout */

		*pphasecal_config_timeout_us =
			VL53L1_calc_timeout_us(
				(uint32_t)pdev->gen_cfg.phasecal_config__timeout_macrop,
 800bdd6:	69bb      	ldr	r3, [r7, #24]
 800bdd8:	f893 318b 	ldrb.w	r3, [r3, #395]	; 0x18b
			VL53L1_calc_timeout_us(
 800bddc:	6979      	ldr	r1, [r7, #20]
 800bdde:	4618      	mov	r0, r3
 800bde0:	f002 fb3f 	bl	800e462 <VL53L1_calc_timeout_us>
 800bde4:	4602      	mov	r2, r0
		*pphasecal_config_timeout_us =
 800bde6:	68bb      	ldr	r3, [r7, #8]
 800bde8:	601a      	str	r2, [r3, #0]
				macro_period_us);

		/*  Get MM Timing A timeout */

		timeout_encoded =
			(uint16_t)pdev->tim_cfg.mm_config__timeout_macrop_a_hi;
 800bdea:	69bb      	ldr	r3, [r7, #24]
 800bdec:	f893 319c 	ldrb.w	r3, [r3, #412]	; 0x19c
		timeout_encoded =
 800bdf0:	827b      	strh	r3, [r7, #18]
		timeout_encoded = (timeout_encoded << 8) +
 800bdf2:	8a7b      	ldrh	r3, [r7, #18]
 800bdf4:	021b      	lsls	r3, r3, #8
 800bdf6:	b29a      	uxth	r2, r3
			(uint16_t)pdev->tim_cfg.mm_config__timeout_macrop_a_lo;
 800bdf8:	69bb      	ldr	r3, [r7, #24]
 800bdfa:	f893 319d 	ldrb.w	r3, [r3, #413]	; 0x19d
 800bdfe:	b29b      	uxth	r3, r3
		timeout_encoded = (timeout_encoded << 8) +
 800be00:	4413      	add	r3, r2
 800be02:	827b      	strh	r3, [r7, #18]

		*pmm_config_timeout_us =
			VL53L1_calc_decoded_timeout_us(
 800be04:	8a7b      	ldrh	r3, [r7, #18]
 800be06:	6979      	ldr	r1, [r7, #20]
 800be08:	4618      	mov	r0, r3
 800be0a:	f002 fb63 	bl	800e4d4 <VL53L1_calc_decoded_timeout_us>
 800be0e:	4602      	mov	r2, r0
		*pmm_config_timeout_us =
 800be10:	687b      	ldr	r3, [r7, #4]
 800be12:	601a      	str	r2, [r3, #0]
				macro_period_us);

		/* Get Range Timing A timeout */

		timeout_encoded =
			(uint16_t)pdev->tim_cfg.range_config__timeout_macrop_a_hi;
 800be14:	69bb      	ldr	r3, [r7, #24]
 800be16:	f893 31a0 	ldrb.w	r3, [r3, #416]	; 0x1a0
		timeout_encoded =
 800be1a:	827b      	strh	r3, [r7, #18]
		timeout_encoded = (timeout_encoded << 8) +
 800be1c:	8a7b      	ldrh	r3, [r7, #18]
 800be1e:	021b      	lsls	r3, r3, #8
 800be20:	b29a      	uxth	r2, r3
			(uint16_t)pdev->tim_cfg.range_config__timeout_macrop_a_lo;
 800be22:	69bb      	ldr	r3, [r7, #24]
 800be24:	f893 31a1 	ldrb.w	r3, [r3, #417]	; 0x1a1
 800be28:	b29b      	uxth	r3, r3
		timeout_encoded = (timeout_encoded << 8) +
 800be2a:	4413      	add	r3, r2
 800be2c:	827b      	strh	r3, [r7, #18]

		*prange_config_timeout_us =
			VL53L1_calc_decoded_timeout_us(
 800be2e:	8a7b      	ldrh	r3, [r7, #18]
 800be30:	6979      	ldr	r1, [r7, #20]
 800be32:	4618      	mov	r0, r3
 800be34:	f002 fb4e 	bl	800e4d4 <VL53L1_calc_decoded_timeout_us>
 800be38:	4602      	mov	r2, r0
		*prange_config_timeout_us =
 800be3a:	683b      	ldr	r3, [r7, #0]
 800be3c:	601a      	str	r2, [r3, #0]
				timeout_encoded,
				macro_period_us);

		pdev->phasecal_config_timeout_us = *pphasecal_config_timeout_us;
 800be3e:	68bb      	ldr	r3, [r7, #8]
 800be40:	681a      	ldr	r2, [r3, #0]
 800be42:	69bb      	ldr	r3, [r7, #24]
 800be44:	609a      	str	r2, [r3, #8]
		pdev->mm_config_timeout_us       = *pmm_config_timeout_us;
 800be46:	687b      	ldr	r3, [r7, #4]
 800be48:	681a      	ldr	r2, [r3, #0]
 800be4a:	69bb      	ldr	r3, [r7, #24]
 800be4c:	60da      	str	r2, [r3, #12]
		pdev->range_config_timeout_us    = *prange_config_timeout_us;
 800be4e:	683b      	ldr	r3, [r7, #0]
 800be50:	681a      	ldr	r2, [r3, #0]
 800be52:	69bb      	ldr	r3, [r7, #24]
 800be54:	611a      	str	r2, [r3, #16]

	}

	LOG_FUNCTION_END(status);

	return status;
 800be56:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 800be5a:	4618      	mov	r0, r3
 800be5c:	3720      	adds	r7, #32
 800be5e:	46bd      	mov	sp, r7
 800be60:	bd80      	pop	{r7, pc}

0800be62 <VL53L1_get_sequence_config_bit>:

VL53L1_Error VL53L1_get_sequence_config_bit(
	VL53L1_DEV                    Dev,
	VL53L1_DeviceSequenceConfig   bit_id,
	uint8_t                      *pvalue)
{
 800be62:	b480      	push	{r7}
 800be64:	b087      	sub	sp, #28
 800be66:	af00      	add	r7, sp, #0
 800be68:	60f8      	str	r0, [r7, #12]
 800be6a:	460b      	mov	r3, r1
 800be6c:	607a      	str	r2, [r7, #4]
 800be6e:	72fb      	strb	r3, [r7, #11]
	/**
	 * Convenience function for getting sequence
	 * config enable bits
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800be70:	2300      	movs	r3, #0
 800be72:	75fb      	strb	r3, [r7, #23]
	VL53L1_LLDriverData_t *pdev =
 800be74:	68fb      	ldr	r3, [r7, #12]
 800be76:	613b      	str	r3, [r7, #16]
		VL53L1DevStructGetLLDriverHandle(Dev);

	uint8_t  bit_mask        = 0x01;
 800be78:	2301      	movs	r3, #1
 800be7a:	75bb      	strb	r3, [r7, #22]

	if (bit_id <= VL53L1_DEVICESEQUENCECONFIG_RANGE) {
 800be7c:	7afb      	ldrb	r3, [r7, #11]
 800be7e:	2b07      	cmp	r3, #7
 800be80:	d81c      	bhi.n	800bebc <VL53L1_get_sequence_config_bit+0x5a>

		if (bit_id > 0) {
 800be82:	7afb      	ldrb	r3, [r7, #11]
 800be84:	2b00      	cmp	r3, #0
 800be86:	d004      	beq.n	800be92 <VL53L1_get_sequence_config_bit+0x30>
			bit_mask  = 0x01 << bit_id;
 800be88:	7afb      	ldrb	r3, [r7, #11]
 800be8a:	2201      	movs	r2, #1
 800be8c:	fa02 f303 	lsl.w	r3, r2, r3
 800be90:	75bb      	strb	r3, [r7, #22]
		}

		*pvalue =
			pdev->dyn_cfg.system__sequence_config & bit_mask;
 800be92:	693b      	ldr	r3, [r7, #16]
 800be94:	f893 21c5 	ldrb.w	r2, [r3, #453]	; 0x1c5
		*pvalue =
 800be98:	7dbb      	ldrb	r3, [r7, #22]
 800be9a:	4013      	ands	r3, r2
 800be9c:	b2da      	uxtb	r2, r3
 800be9e:	687b      	ldr	r3, [r7, #4]
 800bea0:	701a      	strb	r2, [r3, #0]

		if (bit_id > 0) {
 800bea2:	7afb      	ldrb	r3, [r7, #11]
 800bea4:	2b00      	cmp	r3, #0
 800bea6:	d00b      	beq.n	800bec0 <VL53L1_get_sequence_config_bit+0x5e>
			*pvalue  = *pvalue >> bit_id;
 800bea8:	687b      	ldr	r3, [r7, #4]
 800beaa:	781b      	ldrb	r3, [r3, #0]
 800beac:	461a      	mov	r2, r3
 800beae:	7afb      	ldrb	r3, [r7, #11]
 800beb0:	fa42 f303 	asr.w	r3, r2, r3
 800beb4:	b2da      	uxtb	r2, r3
 800beb6:	687b      	ldr	r3, [r7, #4]
 800beb8:	701a      	strb	r2, [r3, #0]
 800beba:	e001      	b.n	800bec0 <VL53L1_get_sequence_config_bit+0x5e>
		}

	} else {
		status = VL53L1_ERROR_INVALID_PARAMS;
 800bebc:	23fc      	movs	r3, #252	; 0xfc
 800bebe:	75fb      	strb	r3, [r7, #23]
	}

	return status;
 800bec0:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800bec4:	4618      	mov	r0, r3
 800bec6:	371c      	adds	r7, #28
 800bec8:	46bd      	mov	sp, r7
 800beca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bece:	4770      	bx	lr

0800bed0 <VL53L1_set_user_zone>:


VL53L1_Error VL53L1_set_user_zone(
	VL53L1_DEV              Dev,
	VL53L1_user_zone_t     *puser_zone)
{
 800bed0:	b580      	push	{r7, lr}
 800bed2:	b084      	sub	sp, #16
 800bed4:	af00      	add	r7, sp, #0
 800bed6:	6078      	str	r0, [r7, #4]
 800bed8:	6039      	str	r1, [r7, #0]
	/**
	 * Convenience function for setting the user ROI
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800beda:	2300      	movs	r3, #0
 800bedc:	73fb      	strb	r3, [r7, #15]
	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 800bede:	687b      	ldr	r3, [r7, #4]
 800bee0:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_START("");

	/* convert (row,col) location into a SPAD number */
	VL53L1_encode_row_col(
 800bee2:	683b      	ldr	r3, [r7, #0]
 800bee4:	7858      	ldrb	r0, [r3, #1]
 800bee6:	683b      	ldr	r3, [r7, #0]
 800bee8:	7819      	ldrb	r1, [r3, #0]
 800beea:	68bb      	ldr	r3, [r7, #8]
 800beec:	f203 13c3 	addw	r3, r3, #451	; 0x1c3
 800bef0:	461a      	mov	r2, r3
 800bef2:	f002 fbc3 	bl	800e67c <VL53L1_encode_row_col>
		puser_zone->y_centre,
		puser_zone->x_centre,
		&(pdev->dyn_cfg.roi_config__user_roi_centre_spad));

	/* merge x and y sizes */
	VL53L1_encode_zone_size(
 800bef6:	683b      	ldr	r3, [r7, #0]
 800bef8:	7898      	ldrb	r0, [r3, #2]
 800befa:	683b      	ldr	r3, [r7, #0]
 800befc:	78d9      	ldrb	r1, [r3, #3]
 800befe:	68bb      	ldr	r3, [r7, #8]
 800bf00:	f503 73e2 	add.w	r3, r3, #452	; 0x1c4
 800bf04:	461a      	mov	r2, r3
 800bf06:	f002 fbf8 	bl	800e6fa <VL53L1_encode_zone_size>

	/* need to add checks to ensure ROI is within array */

	LOG_FUNCTION_END(status);

	return status;
 800bf0a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800bf0e:	4618      	mov	r0, r3
 800bf10:	3710      	adds	r7, #16
 800bf12:	46bd      	mov	sp, r7
 800bf14:	bd80      	pop	{r7, pc}

0800bf16 <VL53L1_get_user_zone>:


VL53L1_Error VL53L1_get_user_zone(
	VL53L1_DEV              Dev,
	VL53L1_user_zone_t     *puser_zone)
{
 800bf16:	b580      	push	{r7, lr}
 800bf18:	b084      	sub	sp, #16
 800bf1a:	af00      	add	r7, sp, #0
 800bf1c:	6078      	str	r0, [r7, #4]
 800bf1e:	6039      	str	r1, [r7, #0]
	/**
	 * Convenience function for getting the user ROI
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800bf20:	2300      	movs	r3, #0
 800bf22:	73fb      	strb	r3, [r7, #15]
	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 800bf24:	687b      	ldr	r3, [r7, #4]
 800bf26:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_START("");

	/* convert SPAD number into (row,col) location*/
	VL53L1_decode_row_col(
 800bf28:	68bb      	ldr	r3, [r7, #8]
 800bf2a:	f893 01c3 	ldrb.w	r0, [r3, #451]	; 0x1c3
 800bf2e:	683b      	ldr	r3, [r7, #0]
 800bf30:	3301      	adds	r3, #1
 800bf32:	683a      	ldr	r2, [r7, #0]
 800bf34:	4619      	mov	r1, r3
 800bf36:	f002 fd67 	bl	800ea08 <VL53L1_decode_row_col>
			pdev->dyn_cfg.roi_config__user_roi_centre_spad,
			&(puser_zone->y_centre),
			&(puser_zone->x_centre));

	/* extract x and y sizes */
	VL53L1_decode_zone_size(
 800bf3a:	68bb      	ldr	r3, [r7, #8]
 800bf3c:	f893 01c4 	ldrb.w	r0, [r3, #452]	; 0x1c4
 800bf40:	683b      	ldr	r3, [r7, #0]
 800bf42:	1c99      	adds	r1, r3, #2
 800bf44:	683b      	ldr	r3, [r7, #0]
 800bf46:	3303      	adds	r3, #3
 800bf48:	461a      	mov	r2, r3
 800bf4a:	f002 fbbe 	bl	800e6ca <VL53L1_decode_zone_size>
		&(puser_zone->width),
		&(puser_zone->height));

	LOG_FUNCTION_END(status);

	return status;
 800bf4e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800bf52:	4618      	mov	r0, r3
 800bf54:	3710      	adds	r7, #16
 800bf56:	46bd      	mov	sp, r7
 800bf58:	bd80      	pop	{r7, pc}

0800bf5a <VL53L1_get_mode_mitigation_roi>:


VL53L1_Error VL53L1_get_mode_mitigation_roi(
	VL53L1_DEV              Dev,
	VL53L1_user_zone_t     *pmm_roi)
{
 800bf5a:	b580      	push	{r7, lr}
 800bf5c:	b086      	sub	sp, #24
 800bf5e:	af00      	add	r7, sp, #0
 800bf60:	6078      	str	r0, [r7, #4]
 800bf62:	6039      	str	r1, [r7, #0]
	/**
	 * Convenience function for getting the mode mitigation ROI
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800bf64:	2300      	movs	r3, #0
 800bf66:	75fb      	strb	r3, [r7, #23]
	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 800bf68:	687b      	ldr	r3, [r7, #4]
 800bf6a:	613b      	str	r3, [r7, #16]

	uint8_t  x       = 0;
 800bf6c:	2300      	movs	r3, #0
 800bf6e:	73bb      	strb	r3, [r7, #14]
	uint8_t  y       = 0;
 800bf70:	2300      	movs	r3, #0
 800bf72:	737b      	strb	r3, [r7, #13]
	uint8_t  xy_size = 0;
 800bf74:	2300      	movs	r3, #0
 800bf76:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("");

	/* convert SPAD number into (row,col) location */
	VL53L1_decode_row_col(
 800bf78:	693b      	ldr	r3, [r7, #16]
 800bf7a:	f893 322a 	ldrb.w	r3, [r3, #554]	; 0x22a
 800bf7e:	f107 020e 	add.w	r2, r7, #14
 800bf82:	f107 010d 	add.w	r1, r7, #13
 800bf86:	4618      	mov	r0, r3
 800bf88:	f002 fd3e 	bl	800ea08 <VL53L1_decode_row_col>
			pdev->nvm_copy_data.roi_config__mode_roi_centre_spad,
			&y,
			&x);

	pmm_roi->x_centre = x;
 800bf8c:	7bba      	ldrb	r2, [r7, #14]
 800bf8e:	683b      	ldr	r3, [r7, #0]
 800bf90:	701a      	strb	r2, [r3, #0]
	pmm_roi->y_centre = y;
 800bf92:	7b7a      	ldrb	r2, [r7, #13]
 800bf94:	683b      	ldr	r3, [r7, #0]
 800bf96:	705a      	strb	r2, [r3, #1]
	 * versus the API sense
	 *
	 * MS Nibble = height
	 * LS Nibble = width
	 */
	xy_size = pdev->nvm_copy_data.roi_config__mode_roi_xy_size;
 800bf98:	693b      	ldr	r3, [r7, #16]
 800bf9a:	f893 322b 	ldrb.w	r3, [r3, #555]	; 0x22b
 800bf9e:	73fb      	strb	r3, [r7, #15]

	pmm_roi->height = xy_size >> 4;
 800bfa0:	7bfb      	ldrb	r3, [r7, #15]
 800bfa2:	091b      	lsrs	r3, r3, #4
 800bfa4:	b2da      	uxtb	r2, r3
 800bfa6:	683b      	ldr	r3, [r7, #0]
 800bfa8:	70da      	strb	r2, [r3, #3]
	pmm_roi->width  = xy_size & 0x0F;
 800bfaa:	7bfb      	ldrb	r3, [r7, #15]
 800bfac:	f003 030f 	and.w	r3, r3, #15
 800bfb0:	b2da      	uxtb	r2, r3
 800bfb2:	683b      	ldr	r3, [r7, #0]
 800bfb4:	709a      	strb	r2, [r3, #2]

	LOG_FUNCTION_END(status);

	return status;
 800bfb6:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800bfba:	4618      	mov	r0, r3
 800bfbc:	3718      	adds	r7, #24
 800bfbe:	46bd      	mov	sp, r7
 800bfc0:	bd80      	pop	{r7, pc}
	...

0800bfc4 <VL53L1_get_preset_mode_timing_cfg>:
	VL53L1_DevicePresetModes     device_preset_mode,
	uint16_t                    *pdss_config__target_total_rate_mcps,
	uint32_t                    *pphasecal_config_timeout_us,
	uint32_t                    *pmm_config_timeout_us,
	uint32_t                    *prange_config_timeout_us)
{
 800bfc4:	b480      	push	{r7}
 800bfc6:	b087      	sub	sp, #28
 800bfc8:	af00      	add	r7, sp, #0
 800bfca:	60f8      	str	r0, [r7, #12]
 800bfcc:	607a      	str	r2, [r7, #4]
 800bfce:	603b      	str	r3, [r7, #0]
 800bfd0:	460b      	mov	r3, r1
 800bfd2:	72fb      	strb	r3, [r7, #11]
	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800bfd4:	2300      	movs	r3, #0
 800bfd6:	75fb      	strb	r3, [r7, #23]
	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 800bfd8:	68fb      	ldr	r3, [r7, #12]
 800bfda:	613b      	str	r3, [r7, #16]

	LOG_FUNCTION_START("");


	switch (device_preset_mode) {
 800bfdc:	7afb      	ldrb	r3, [r7, #11]
 800bfde:	3b01      	subs	r3, #1
 800bfe0:	2b25      	cmp	r3, #37	; 0x25
 800bfe2:	f200 808e 	bhi.w	800c102 <VL53L1_get_preset_mode_timing_cfg+0x13e>
 800bfe6:	a201      	add	r2, pc, #4	; (adr r2, 800bfec <VL53L1_get_preset_mode_timing_cfg+0x28>)
 800bfe8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bfec:	0800c085 	.word	0x0800c085
 800bff0:	0800c085 	.word	0x0800c085
 800bff4:	0800c085 	.word	0x0800c085
 800bff8:	0800c085 	.word	0x0800c085
 800bffc:	0800c085 	.word	0x0800c085
 800c000:	0800c0af 	.word	0x0800c0af
 800c004:	0800c0af 	.word	0x0800c0af
 800c008:	0800c0af 	.word	0x0800c0af
 800c00c:	0800c103 	.word	0x0800c103
 800c010:	0800c103 	.word	0x0800c103
 800c014:	0800c103 	.word	0x0800c103
 800c018:	0800c103 	.word	0x0800c103
 800c01c:	0800c103 	.word	0x0800c103
 800c020:	0800c103 	.word	0x0800c103
 800c024:	0800c103 	.word	0x0800c103
 800c028:	0800c103 	.word	0x0800c103
 800c02c:	0800c085 	.word	0x0800c085
 800c030:	0800c0af 	.word	0x0800c0af
 800c034:	0800c103 	.word	0x0800c103
 800c038:	0800c103 	.word	0x0800c103
 800c03c:	0800c103 	.word	0x0800c103
 800c040:	0800c103 	.word	0x0800c103
 800c044:	0800c103 	.word	0x0800c103
 800c048:	0800c103 	.word	0x0800c103
 800c04c:	0800c103 	.word	0x0800c103
 800c050:	0800c103 	.word	0x0800c103
 800c054:	0800c103 	.word	0x0800c103
 800c058:	0800c103 	.word	0x0800c103
 800c05c:	0800c103 	.word	0x0800c103
 800c060:	0800c103 	.word	0x0800c103
 800c064:	0800c103 	.word	0x0800c103
 800c068:	0800c103 	.word	0x0800c103
 800c06c:	0800c103 	.word	0x0800c103
 800c070:	0800c103 	.word	0x0800c103
 800c074:	0800c103 	.word	0x0800c103
 800c078:	0800c0d9 	.word	0x0800c0d9
 800c07c:	0800c0d9 	.word	0x0800c0d9
 800c080:	0800c0d9 	.word	0x0800c0d9
	case VL53L1_DEVICEPRESETMODE_STANDARD_RANGING_LONG_RANGE:
	case VL53L1_DEVICEPRESETMODE_STANDARD_RANGING_MM1_CAL:
	case VL53L1_DEVICEPRESETMODE_STANDARD_RANGING_MM2_CAL:
	case VL53L1_DEVICEPRESETMODE_OLT:
		*pdss_config__target_total_rate_mcps =
				pdev->tuning_parms.tp_dss_target_lite_mcps;
 800c084:	693b      	ldr	r3, [r7, #16]
 800c086:	f8b3 20ca 	ldrh.w	r2, [r3, #202]	; 0xca
		*pdss_config__target_total_rate_mcps =
 800c08a:	687b      	ldr	r3, [r7, #4]
 800c08c:	801a      	strh	r2, [r3, #0]
		*pphasecal_config_timeout_us =
				pdev->tuning_parms.tp_phasecal_timeout_lite_us;
 800c08e:	693b      	ldr	r3, [r7, #16]
 800c090:	f8d3 20d0 	ldr.w	r2, [r3, #208]	; 0xd0
		*pphasecal_config_timeout_us =
 800c094:	683b      	ldr	r3, [r7, #0]
 800c096:	601a      	str	r2, [r3, #0]
		*pmm_config_timeout_us =
				pdev->tuning_parms.tp_mm_timeout_lite_us;
 800c098:	693b      	ldr	r3, [r7, #16]
 800c09a:	f8d3 20d8 	ldr.w	r2, [r3, #216]	; 0xd8
		*pmm_config_timeout_us =
 800c09e:	6a3b      	ldr	r3, [r7, #32]
 800c0a0:	601a      	str	r2, [r3, #0]
		*prange_config_timeout_us =
				pdev->tuning_parms.tp_range_timeout_lite_us;
 800c0a2:	693b      	ldr	r3, [r7, #16]
 800c0a4:	f8d3 20e4 	ldr.w	r2, [r3, #228]	; 0xe4
		*prange_config_timeout_us =
 800c0a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c0aa:	601a      	str	r2, [r3, #0]
	break;
 800c0ac:	e02c      	b.n	800c108 <VL53L1_get_preset_mode_timing_cfg+0x144>
	case VL53L1_DEVICEPRESETMODE_TIMED_RANGING:
	case VL53L1_DEVICEPRESETMODE_TIMED_RANGING_SHORT_RANGE:
	case VL53L1_DEVICEPRESETMODE_TIMED_RANGING_LONG_RANGE:
	case VL53L1_DEVICEPRESETMODE_SINGLESHOT_RANGING:
		*pdss_config__target_total_rate_mcps =
				pdev->tuning_parms.tp_dss_target_timed_mcps;
 800c0ae:	693b      	ldr	r3, [r7, #16]
 800c0b0:	f8b3 20cc 	ldrh.w	r2, [r3, #204]	; 0xcc
		*pdss_config__target_total_rate_mcps =
 800c0b4:	687b      	ldr	r3, [r7, #4]
 800c0b6:	801a      	strh	r2, [r3, #0]
		*pphasecal_config_timeout_us =
				pdev->tuning_parms.tp_phasecal_timeout_timed_us;
 800c0b8:	693b      	ldr	r3, [r7, #16]
 800c0ba:	f8d3 20d4 	ldr.w	r2, [r3, #212]	; 0xd4
		*pphasecal_config_timeout_us =
 800c0be:	683b      	ldr	r3, [r7, #0]
 800c0c0:	601a      	str	r2, [r3, #0]
		*pmm_config_timeout_us =
				pdev->tuning_parms.tp_mm_timeout_timed_us;
 800c0c2:	693b      	ldr	r3, [r7, #16]
 800c0c4:	f8d3 20dc 	ldr.w	r2, [r3, #220]	; 0xdc
		*pmm_config_timeout_us =
 800c0c8:	6a3b      	ldr	r3, [r7, #32]
 800c0ca:	601a      	str	r2, [r3, #0]
		*prange_config_timeout_us =
				pdev->tuning_parms.tp_range_timeout_timed_us;
 800c0cc:	693b      	ldr	r3, [r7, #16]
 800c0ce:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
		*prange_config_timeout_us =
 800c0d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c0d4:	601a      	str	r2, [r3, #0]
	break;
 800c0d6:	e017      	b.n	800c108 <VL53L1_get_preset_mode_timing_cfg+0x144>

	case VL53L1_DEVICEPRESETMODE_LOWPOWERAUTO_SHORT_RANGE:
	case VL53L1_DEVICEPRESETMODE_LOWPOWERAUTO_MEDIUM_RANGE:
	case VL53L1_DEVICEPRESETMODE_LOWPOWERAUTO_LONG_RANGE:
		*pdss_config__target_total_rate_mcps =
				pdev->tuning_parms.tp_dss_target_timed_mcps;
 800c0d8:	693b      	ldr	r3, [r7, #16]
 800c0da:	f8b3 20cc 	ldrh.w	r2, [r3, #204]	; 0xcc
		*pdss_config__target_total_rate_mcps =
 800c0de:	687b      	ldr	r3, [r7, #4]
 800c0e0:	801a      	strh	r2, [r3, #0]
		*pphasecal_config_timeout_us =
				pdev->tuning_parms.tp_phasecal_timeout_timed_us;
 800c0e2:	693b      	ldr	r3, [r7, #16]
 800c0e4:	f8d3 20d4 	ldr.w	r2, [r3, #212]	; 0xd4
		*pphasecal_config_timeout_us =
 800c0e8:	683b      	ldr	r3, [r7, #0]
 800c0ea:	601a      	str	r2, [r3, #0]
		*pmm_config_timeout_us =
				pdev->tuning_parms.tp_mm_timeout_lpa_us;
 800c0ec:	693b      	ldr	r3, [r7, #16]
 800c0ee:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
		*pmm_config_timeout_us =
 800c0f2:	6a3b      	ldr	r3, [r7, #32]
 800c0f4:	601a      	str	r2, [r3, #0]
		*prange_config_timeout_us =
				pdev->tuning_parms.tp_range_timeout_lpa_us;
 800c0f6:	693b      	ldr	r3, [r7, #16]
 800c0f8:	f8d3 20ec 	ldr.w	r2, [r3, #236]	; 0xec
		*prange_config_timeout_us =
 800c0fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c0fe:	601a      	str	r2, [r3, #0]
	break;
 800c100:	e002      	b.n	800c108 <VL53L1_get_preset_mode_timing_cfg+0x144>

	default:
		status = VL53L1_ERROR_INVALID_PARAMS;
 800c102:	23fc      	movs	r3, #252	; 0xfc
 800c104:	75fb      	strb	r3, [r7, #23]
		break;
 800c106:	bf00      	nop

	}

	LOG_FUNCTION_END(status);

	return status;
 800c108:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800c10c:	4618      	mov	r0, r3
 800c10e:	371c      	adds	r7, #28
 800c110:	46bd      	mov	sp, r7
 800c112:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c116:	4770      	bx	lr

0800c118 <VL53L1_set_preset_mode>:
	uint16_t                     dss_config__target_total_rate_mcps,
	uint32_t                     phasecal_config_timeout_us,
	uint32_t                     mm_config_timeout_us,
	uint32_t                     range_config_timeout_us,
	uint32_t                     inter_measurement_period_ms)
{
 800c118:	b580      	push	{r7, lr}
 800c11a:	b092      	sub	sp, #72	; 0x48
 800c11c:	af04      	add	r7, sp, #16
 800c11e:	60f8      	str	r0, [r7, #12]
 800c120:	607b      	str	r3, [r7, #4]
 800c122:	460b      	mov	r3, r1
 800c124:	72fb      	strb	r3, [r7, #11]
 800c126:	4613      	mov	r3, r2
 800c128:	813b      	strh	r3, [r7, #8]
	/**
	 * Initializes static and dynamic data structures for
	 * the provided preset mode
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800c12a:	2300      	movs	r3, #0
 800c12c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	VL53L1_LLDriverData_t *pdev =
 800c130:	68fb      	ldr	r3, [r7, #12]
 800c132:	633b      	str	r3, [r7, #48]	; 0x30
			VL53L1DevStructGetLLDriverHandle(Dev);

	VL53L1_static_config_t        *pstatic       = &(pdev->stat_cfg);
 800c134:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c136:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800c13a:	62fb      	str	r3, [r7, #44]	; 0x2c
	VL53L1_general_config_t       *pgeneral      = &(pdev->gen_cfg);
 800c13c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c13e:	f503 73c2 	add.w	r3, r3, #388	; 0x184
 800c142:	62bb      	str	r3, [r7, #40]	; 0x28
	VL53L1_timing_config_t        *ptiming       = &(pdev->tim_cfg);
 800c144:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c146:	f503 73ce 	add.w	r3, r3, #412	; 0x19c
 800c14a:	627b      	str	r3, [r7, #36]	; 0x24
	VL53L1_dynamic_config_t       *pdynamic      = &(pdev->dyn_cfg);
 800c14c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c14e:	f503 73da 	add.w	r3, r3, #436	; 0x1b4
 800c152:	623b      	str	r3, [r7, #32]
	VL53L1_system_control_t       *psystem       = &(pdev->sys_ctrl);
 800c154:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c156:	f503 73e4 	add.w	r3, r3, #456	; 0x1c8
 800c15a:	61fb      	str	r3, [r7, #28]
	VL53L1_tuning_parm_storage_t  *ptuning_parms = &(pdev->tuning_parms);
 800c15c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c15e:	33a4      	adds	r3, #164	; 0xa4
 800c160:	61bb      	str	r3, [r7, #24]
	VL53L1_low_power_auto_data_t  *plpadata      =
 800c162:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c164:	f503 7339 	add.w	r3, r3, #740	; 0x2e4
 800c168:	617b      	str	r3, [r7, #20]
					&(pdev->low_power_auto_data);

	LOG_FUNCTION_START("");

	/* save input settings */
	pdev->preset_mode                 = device_preset_mode;
 800c16a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c16c:	7afa      	ldrb	r2, [r7, #11]
 800c16e:	705a      	strb	r2, [r3, #1]
	pdev->mm_config_timeout_us        = mm_config_timeout_us;
 800c170:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c172:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800c174:	60da      	str	r2, [r3, #12]
	pdev->range_config_timeout_us     = range_config_timeout_us;
 800c176:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c178:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800c17a:	611a      	str	r2, [r3, #16]
	pdev->inter_measurement_period_ms = inter_measurement_period_ms;
 800c17c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c17e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800c180:	615a      	str	r2, [r3, #20]

	/* Reset LL Driver state variables */

	VL53L1_init_ll_driver_state(
 800c182:	2103      	movs	r1, #3
 800c184:	68f8      	ldr	r0, [r7, #12]
 800c186:	f001 fd85 	bl	800dc94 <VL53L1_init_ll_driver_state>
			Dev,
			VL53L1_DEVICESTATE_SW_STANDBY);

	/* apply selected preset */

	switch (device_preset_mode) {
 800c18a:	7afb      	ldrb	r3, [r7, #11]
 800c18c:	3b01      	subs	r3, #1
 800c18e:	2b25      	cmp	r3, #37	; 0x25
 800c190:	f200 810c 	bhi.w	800c3ac <VL53L1_set_preset_mode+0x294>
 800c194:	a201      	add	r2, pc, #4	; (adr r2, 800c19c <VL53L1_set_preset_mode+0x84>)
 800c196:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c19a:	bf00      	nop
 800c19c:	0800c235 	.word	0x0800c235
 800c1a0:	0800c251 	.word	0x0800c251
 800c1a4:	0800c26d 	.word	0x0800c26d
 800c1a8:	0800c289 	.word	0x0800c289
 800c1ac:	0800c2a5 	.word	0x0800c2a5
 800c1b0:	0800c2c1 	.word	0x0800c2c1
 800c1b4:	0800c2dd 	.word	0x0800c2dd
 800c1b8:	0800c2f9 	.word	0x0800c2f9
 800c1bc:	0800c3ad 	.word	0x0800c3ad
 800c1c0:	0800c3ad 	.word	0x0800c3ad
 800c1c4:	0800c3ad 	.word	0x0800c3ad
 800c1c8:	0800c3ad 	.word	0x0800c3ad
 800c1cc:	0800c3ad 	.word	0x0800c3ad
 800c1d0:	0800c3ad 	.word	0x0800c3ad
 800c1d4:	0800c3ad 	.word	0x0800c3ad
 800c1d8:	0800c3ad 	.word	0x0800c3ad
 800c1dc:	0800c315 	.word	0x0800c315
 800c1e0:	0800c331 	.word	0x0800c331
 800c1e4:	0800c3ad 	.word	0x0800c3ad
 800c1e8:	0800c3ad 	.word	0x0800c3ad
 800c1ec:	0800c3ad 	.word	0x0800c3ad
 800c1f0:	0800c3ad 	.word	0x0800c3ad
 800c1f4:	0800c3ad 	.word	0x0800c3ad
 800c1f8:	0800c3ad 	.word	0x0800c3ad
 800c1fc:	0800c3ad 	.word	0x0800c3ad
 800c200:	0800c3ad 	.word	0x0800c3ad
 800c204:	0800c3ad 	.word	0x0800c3ad
 800c208:	0800c3ad 	.word	0x0800c3ad
 800c20c:	0800c3ad 	.word	0x0800c3ad
 800c210:	0800c3ad 	.word	0x0800c3ad
 800c214:	0800c3ad 	.word	0x0800c3ad
 800c218:	0800c3ad 	.word	0x0800c3ad
 800c21c:	0800c3ad 	.word	0x0800c3ad
 800c220:	0800c3ad 	.word	0x0800c3ad
 800c224:	0800c3ad 	.word	0x0800c3ad
 800c228:	0800c34d 	.word	0x0800c34d
 800c22c:	0800c36d 	.word	0x0800c36d
 800c230:	0800c38d 	.word	0x0800c38d

	case VL53L1_DEVICEPRESETMODE_STANDARD_RANGING:
		status = VL53L1_preset_mode_standard_ranging(
 800c234:	69bb      	ldr	r3, [r7, #24]
 800c236:	9301      	str	r3, [sp, #4]
 800c238:	69fb      	ldr	r3, [r7, #28]
 800c23a:	9300      	str	r3, [sp, #0]
 800c23c:	6a3b      	ldr	r3, [r7, #32]
 800c23e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c240:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800c242:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800c244:	f001 f9a8 	bl	800d598 <VL53L1_preset_mode_standard_ranging>
 800c248:	4603      	mov	r3, r0
 800c24a:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
					pgeneral,
					ptiming,
					pdynamic,
					psystem,
					ptuning_parms);
		break;
 800c24e:	e0b1      	b.n	800c3b4 <VL53L1_set_preset_mode+0x29c>

	case VL53L1_DEVICEPRESETMODE_STANDARD_RANGING_SHORT_RANGE:
		status = VL53L1_preset_mode_standard_ranging_short_range(
 800c250:	69bb      	ldr	r3, [r7, #24]
 800c252:	9301      	str	r3, [sp, #4]
 800c254:	69fb      	ldr	r3, [r7, #28]
 800c256:	9300      	str	r3, [sp, #0]
 800c258:	6a3b      	ldr	r3, [r7, #32]
 800c25a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c25c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800c25e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800c260:	f001 fab8 	bl	800d7d4 <VL53L1_preset_mode_standard_ranging_short_range>
 800c264:	4603      	mov	r3, r0
 800c266:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
					pgeneral,
					ptiming,
					pdynamic,
					psystem,
					ptuning_parms);
		break;
 800c26a:	e0a3      	b.n	800c3b4 <VL53L1_set_preset_mode+0x29c>

	case VL53L1_DEVICEPRESETMODE_STANDARD_RANGING_LONG_RANGE:
		status = VL53L1_preset_mode_standard_ranging_long_range(
 800c26c:	69bb      	ldr	r3, [r7, #24]
 800c26e:	9301      	str	r3, [sp, #4]
 800c270:	69fb      	ldr	r3, [r7, #28]
 800c272:	9300      	str	r3, [sp, #0]
 800c274:	6a3b      	ldr	r3, [r7, #32]
 800c276:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c278:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800c27a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800c27c:	f001 faeb 	bl	800d856 <VL53L1_preset_mode_standard_ranging_long_range>
 800c280:	4603      	mov	r3, r0
 800c282:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
					pgeneral,
					ptiming,
					pdynamic,
					psystem,
					ptuning_parms);
		break;
 800c286:	e095      	b.n	800c3b4 <VL53L1_set_preset_mode+0x29c>

#ifndef VL53L1_NOCALIB
	case VL53L1_DEVICEPRESETMODE_STANDARD_RANGING_MM1_CAL:
		status = VL53L1_preset_mode_standard_ranging_mm1_cal(
 800c288:	69bb      	ldr	r3, [r7, #24]
 800c28a:	9301      	str	r3, [sp, #4]
 800c28c:	69fb      	ldr	r3, [r7, #28]
 800c28e:	9300      	str	r3, [sp, #0]
 800c290:	6a3b      	ldr	r3, [r7, #32]
 800c292:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c294:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800c296:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800c298:	f001 fb1e 	bl	800d8d8 <VL53L1_preset_mode_standard_ranging_mm1_cal>
 800c29c:	4603      	mov	r3, r0
 800c29e:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
					pgeneral,
					ptiming,
					pdynamic,
					psystem,
					ptuning_parms);
		break;
 800c2a2:	e087      	b.n	800c3b4 <VL53L1_set_preset_mode+0x29c>

	case VL53L1_DEVICEPRESETMODE_STANDARD_RANGING_MM2_CAL:
		status = VL53L1_preset_mode_standard_ranging_mm2_cal(
 800c2a4:	69bb      	ldr	r3, [r7, #24]
 800c2a6:	9301      	str	r3, [sp, #4]
 800c2a8:	69fb      	ldr	r3, [r7, #28]
 800c2aa:	9300      	str	r3, [sp, #0]
 800c2ac:	6a3b      	ldr	r3, [r7, #32]
 800c2ae:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c2b0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800c2b2:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800c2b4:	f001 fb35 	bl	800d922 <VL53L1_preset_mode_standard_ranging_mm2_cal>
 800c2b8:	4603      	mov	r3, r0
 800c2ba:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
					pgeneral,
					ptiming,
					pdynamic,
					psystem,
					ptuning_parms);
		break;
 800c2be:	e079      	b.n	800c3b4 <VL53L1_set_preset_mode+0x29c>
#endif

	case VL53L1_DEVICEPRESETMODE_TIMED_RANGING:
		status = VL53L1_preset_mode_timed_ranging(
 800c2c0:	69bb      	ldr	r3, [r7, #24]
 800c2c2:	9301      	str	r3, [sp, #4]
 800c2c4:	69fb      	ldr	r3, [r7, #28]
 800c2c6:	9300      	str	r3, [sp, #0]
 800c2c8:	6a3b      	ldr	r3, [r7, #32]
 800c2ca:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c2cc:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800c2ce:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800c2d0:	f001 fb4c 	bl	800d96c <VL53L1_preset_mode_timed_ranging>
 800c2d4:	4603      	mov	r3, r0
 800c2d6:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
					pgeneral,
					ptiming,
					pdynamic,
					psystem,
					ptuning_parms);
		break;
 800c2da:	e06b      	b.n	800c3b4 <VL53L1_set_preset_mode+0x29c>

	case VL53L1_DEVICEPRESETMODE_TIMED_RANGING_SHORT_RANGE:
		status = VL53L1_preset_mode_timed_ranging_short_range(
 800c2dc:	69bb      	ldr	r3, [r7, #24]
 800c2de:	9301      	str	r3, [sp, #4]
 800c2e0:	69fb      	ldr	r3, [r7, #28]
 800c2e2:	9300      	str	r3, [sp, #0]
 800c2e4:	6a3b      	ldr	r3, [r7, #32]
 800c2e6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c2e8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800c2ea:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800c2ec:	f001 fb78 	bl	800d9e0 <VL53L1_preset_mode_timed_ranging_short_range>
 800c2f0:	4603      	mov	r3, r0
 800c2f2:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
					pgeneral,
					ptiming,
					pdynamic,
					psystem,
					ptuning_parms);
		break;
 800c2f6:	e05d      	b.n	800c3b4 <VL53L1_set_preset_mode+0x29c>

	case VL53L1_DEVICEPRESETMODE_TIMED_RANGING_LONG_RANGE:
		status = VL53L1_preset_mode_timed_ranging_long_range(
 800c2f8:	69bb      	ldr	r3, [r7, #24]
 800c2fa:	9301      	str	r3, [sp, #4]
 800c2fc:	69fb      	ldr	r3, [r7, #28]
 800c2fe:	9300      	str	r3, [sp, #0]
 800c300:	6a3b      	ldr	r3, [r7, #32]
 800c302:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c304:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800c306:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800c308:	f001 fba4 	bl	800da54 <VL53L1_preset_mode_timed_ranging_long_range>
 800c30c:	4603      	mov	r3, r0
 800c30e:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
					pgeneral,
					ptiming,
					pdynamic,
					psystem,
					ptuning_parms);
		break;
 800c312:	e04f      	b.n	800c3b4 <VL53L1_set_preset_mode+0x29c>

	case VL53L1_DEVICEPRESETMODE_OLT:
		status = VL53L1_preset_mode_olt(
 800c314:	69bb      	ldr	r3, [r7, #24]
 800c316:	9301      	str	r3, [sp, #4]
 800c318:	69fb      	ldr	r3, [r7, #28]
 800c31a:	9300      	str	r3, [sp, #0]
 800c31c:	6a3b      	ldr	r3, [r7, #32]
 800c31e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c320:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800c322:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800c324:	f001 fc78 	bl	800dc18 <VL53L1_preset_mode_olt>
 800c328:	4603      	mov	r3, r0
 800c32a:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
					pgeneral,
					ptiming,
					pdynamic,
					psystem,
					ptuning_parms);
		break;
 800c32e:	e041      	b.n	800c3b4 <VL53L1_set_preset_mode+0x29c>

	case VL53L1_DEVICEPRESETMODE_SINGLESHOT_RANGING:
		status = VL53L1_preset_mode_singleshot_ranging(
 800c330:	69bb      	ldr	r3, [r7, #24]
 800c332:	9301      	str	r3, [sp, #4]
 800c334:	69fb      	ldr	r3, [r7, #28]
 800c336:	9300      	str	r3, [sp, #0]
 800c338:	6a3b      	ldr	r3, [r7, #32]
 800c33a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c33c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800c33e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800c340:	f001 fc34 	bl	800dbac <VL53L1_preset_mode_singleshot_ranging>
 800c344:	4603      	mov	r3, r0
 800c346:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
					pgeneral,
					ptiming,
					pdynamic,
					psystem,
					ptuning_parms);
		break;
 800c34a:	e033      	b.n	800c3b4 <VL53L1_set_preset_mode+0x29c>

	case VL53L1_DEVICEPRESETMODE_LOWPOWERAUTO_SHORT_RANGE:
		status = VL53L1_preset_mode_low_power_auto_short_ranging(
 800c34c:	697b      	ldr	r3, [r7, #20]
 800c34e:	9302      	str	r3, [sp, #8]
 800c350:	69bb      	ldr	r3, [r7, #24]
 800c352:	9301      	str	r3, [sp, #4]
 800c354:	69fb      	ldr	r3, [r7, #28]
 800c356:	9300      	str	r3, [sp, #0]
 800c358:	6a3b      	ldr	r3, [r7, #32]
 800c35a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c35c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800c35e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800c360:	f001 fbd8 	bl	800db14 <VL53L1_preset_mode_low_power_auto_short_ranging>
 800c364:	4603      	mov	r3, r0
 800c366:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
					ptiming,
					pdynamic,
					psystem,
					ptuning_parms,
					plpadata);
		break;
 800c36a:	e023      	b.n	800c3b4 <VL53L1_set_preset_mode+0x29c>

	case VL53L1_DEVICEPRESETMODE_LOWPOWERAUTO_MEDIUM_RANGE:
		status = VL53L1_preset_mode_low_power_auto_ranging(
 800c36c:	697b      	ldr	r3, [r7, #20]
 800c36e:	9302      	str	r3, [sp, #8]
 800c370:	69bb      	ldr	r3, [r7, #24]
 800c372:	9301      	str	r3, [sp, #4]
 800c374:	69fb      	ldr	r3, [r7, #28]
 800c376:	9300      	str	r3, [sp, #0]
 800c378:	6a3b      	ldr	r3, [r7, #32]
 800c37a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c37c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800c37e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800c380:	f001 fba2 	bl	800dac8 <VL53L1_preset_mode_low_power_auto_ranging>
 800c384:	4603      	mov	r3, r0
 800c386:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
					ptiming,
					pdynamic,
					psystem,
					ptuning_parms,
					plpadata);
		break;
 800c38a:	e013      	b.n	800c3b4 <VL53L1_set_preset_mode+0x29c>

	case VL53L1_DEVICEPRESETMODE_LOWPOWERAUTO_LONG_RANGE:
		status = VL53L1_preset_mode_low_power_auto_long_ranging(
 800c38c:	697b      	ldr	r3, [r7, #20]
 800c38e:	9302      	str	r3, [sp, #8]
 800c390:	69bb      	ldr	r3, [r7, #24]
 800c392:	9301      	str	r3, [sp, #4]
 800c394:	69fb      	ldr	r3, [r7, #28]
 800c396:	9300      	str	r3, [sp, #0]
 800c398:	6a3b      	ldr	r3, [r7, #32]
 800c39a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c39c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800c39e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800c3a0:	f001 fbde 	bl	800db60 <VL53L1_preset_mode_low_power_auto_long_ranging>
 800c3a4:	4603      	mov	r3, r0
 800c3a6:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
					ptiming,
					pdynamic,
					psystem,
					ptuning_parms,
					plpadata);
		break;
 800c3aa:	e003      	b.n	800c3b4 <VL53L1_set_preset_mode+0x29c>

	default:
		status = VL53L1_ERROR_INVALID_PARAMS;
 800c3ac:	23fc      	movs	r3, #252	; 0xfc
 800c3ae:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		break;
 800c3b2:	bf00      	nop

	}

	/* update DSS target */

	if (status == VL53L1_ERROR_NONE) {
 800c3b4:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
 800c3b8:	2b00      	cmp	r3, #0
 800c3ba:	d105      	bne.n	800c3c8 <VL53L1_set_preset_mode+0x2b0>

		pstatic->dss_config__target_total_rate_mcps =
 800c3bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c3be:	893a      	ldrh	r2, [r7, #8]
 800c3c0:	801a      	strh	r2, [r3, #0]
				dss_config__target_total_rate_mcps;
		pdev->dss_config__target_total_rate_mcps    =
 800c3c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c3c4:	893a      	ldrh	r2, [r7, #8]
 800c3c6:	831a      	strh	r2, [r3, #24]
	/*
	 * Update the register timeout values based on input
	 * real time values and preset mode VCSEL periods
	 */

	if (status == VL53L1_ERROR_NONE)
 800c3c8:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
 800c3cc:	2b00      	cmp	r3, #0
 800c3ce:	d108      	bne.n	800c3e2 <VL53L1_set_preset_mode+0x2ca>
		status =
 800c3d0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800c3d2:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800c3d4:	6879      	ldr	r1, [r7, #4]
 800c3d6:	68f8      	ldr	r0, [r7, #12]
 800c3d8:	f7ff fca0 	bl	800bd1c <VL53L1_set_timeouts_us>
 800c3dc:	4603      	mov	r3, r0
 800c3de:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
				Dev,
				phasecal_config_timeout_us,
				mm_config_timeout_us,
				range_config_timeout_us);

	if (status == VL53L1_ERROR_NONE)
 800c3e2:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
 800c3e6:	2b00      	cmp	r3, #0
 800c3e8:	d106      	bne.n	800c3f8 <VL53L1_set_preset_mode+0x2e0>
		status =
 800c3ea:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800c3ec:	68f8      	ldr	r0, [r7, #12]
 800c3ee:	f7ff fc46 	bl	800bc7e <VL53L1_set_inter_measurement_period_ms>
 800c3f2:	4603      	mov	r3, r0
 800c3f4:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
				Dev,
				inter_measurement_period_ms);

	LOG_FUNCTION_END(status);

	return status;
 800c3f8:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
}
 800c3fc:	4618      	mov	r0, r3
 800c3fe:	3738      	adds	r7, #56	; 0x38
 800c400:	46bd      	mov	sp, r7
 800c402:	bd80      	pop	{r7, pc}

0800c404 <VL53L1_get_lite_sigma_threshold>:
}

VL53L1_Error VL53L1_get_lite_sigma_threshold(
	VL53L1_DEV                          Dev,
	uint16_t                           *plite_sigma)
{
 800c404:	b480      	push	{r7}
 800c406:	b085      	sub	sp, #20
 800c408:	af00      	add	r7, sp, #0
 800c40a:	6078      	str	r0, [r7, #4]
 800c40c:	6039      	str	r1, [r7, #0]
	 * Gets the Sigma Threshold value for Lite Mode
	 *
	 * (fixed point 14.2)
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800c40e:	2300      	movs	r3, #0
 800c410:	73fb      	strb	r3, [r7, #15]

	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 800c412:	687b      	ldr	r3, [r7, #4]
 800c414:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_START("");

	*plite_sigma =
			pdev->tim_cfg.range_config__sigma_thresh;
 800c416:	68bb      	ldr	r3, [r7, #8]
 800c418:	f8b3 21a6 	ldrh.w	r2, [r3, #422]	; 0x1a6
	*plite_sigma =
 800c41c:	683b      	ldr	r3, [r7, #0]
 800c41e:	801a      	strh	r2, [r3, #0]

	LOG_FUNCTION_END(status);

	return status;
 800c420:	f997 300f 	ldrsb.w	r3, [r7, #15]

}
 800c424:	4618      	mov	r0, r3
 800c426:	3714      	adds	r7, #20
 800c428:	46bd      	mov	sp, r7
 800c42a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c42e:	4770      	bx	lr

0800c430 <VL53L1_set_lite_sigma_threshold>:

VL53L1_Error VL53L1_set_lite_sigma_threshold(
	VL53L1_DEV                          Dev,
	uint16_t                           lite_sigma)
{
 800c430:	b480      	push	{r7}
 800c432:	b085      	sub	sp, #20
 800c434:	af00      	add	r7, sp, #0
 800c436:	6078      	str	r0, [r7, #4]
 800c438:	460b      	mov	r3, r1
 800c43a:	807b      	strh	r3, [r7, #2]
	 * Sets the Sigma threshold value for Lite mode
	 *
	 * (fixed point 14.2)
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800c43c:	2300      	movs	r3, #0
 800c43e:	73fb      	strb	r3, [r7, #15]

	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 800c440:	687b      	ldr	r3, [r7, #4]
 800c442:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_START("");

	pdev->tim_cfg.range_config__sigma_thresh = lite_sigma;
 800c444:	68bb      	ldr	r3, [r7, #8]
 800c446:	887a      	ldrh	r2, [r7, #2]
 800c448:	f8a3 21a6 	strh.w	r2, [r3, #422]	; 0x1a6

	LOG_FUNCTION_END(status);

	return status;
 800c44c:	f997 300f 	ldrsb.w	r3, [r7, #15]

}
 800c450:	4618      	mov	r0, r3
 800c452:	3714      	adds	r7, #20
 800c454:	46bd      	mov	sp, r7
 800c456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c45a:	4770      	bx	lr

0800c45c <VL53L1_get_lite_min_count_rate>:

VL53L1_Error VL53L1_get_lite_min_count_rate(
	VL53L1_DEV                          Dev,
	uint16_t                           *plite_mincountrate)
{
 800c45c:	b480      	push	{r7}
 800c45e:	b085      	sub	sp, #20
 800c460:	af00      	add	r7, sp, #0
 800c462:	6078      	str	r0, [r7, #4]
 800c464:	6039      	str	r1, [r7, #0]
	 * Gets the Min Count Rate value for Lite Mode
	 *
	 * (fixed point 9.7 Mcps)
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800c466:	2300      	movs	r3, #0
 800c468:	73fb      	strb	r3, [r7, #15]

	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 800c46a:	687b      	ldr	r3, [r7, #4]
 800c46c:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_START("");

	*plite_mincountrate =
			pdev->tim_cfg.range_config__min_count_rate_rtn_limit_mcps;
 800c46e:	68bb      	ldr	r3, [r7, #8]
 800c470:	f8b3 21a8 	ldrh.w	r2, [r3, #424]	; 0x1a8
	*plite_mincountrate =
 800c474:	683b      	ldr	r3, [r7, #0]
 800c476:	801a      	strh	r2, [r3, #0]

	LOG_FUNCTION_END(status);

	return status;
 800c478:	f997 300f 	ldrsb.w	r3, [r7, #15]

}
 800c47c:	4618      	mov	r0, r3
 800c47e:	3714      	adds	r7, #20
 800c480:	46bd      	mov	sp, r7
 800c482:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c486:	4770      	bx	lr

0800c488 <VL53L1_set_lite_min_count_rate>:

VL53L1_Error VL53L1_set_lite_min_count_rate(
	VL53L1_DEV                          Dev,
	uint16_t                            lite_mincountrate)
{
 800c488:	b480      	push	{r7}
 800c48a:	b085      	sub	sp, #20
 800c48c:	af00      	add	r7, sp, #0
 800c48e:	6078      	str	r0, [r7, #4]
 800c490:	460b      	mov	r3, r1
 800c492:	807b      	strh	r3, [r7, #2]
	 * Sets the Min COunt Rate value for Lite mode
	 *
	 * (fixed point 19.7Mcps)
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800c494:	2300      	movs	r3, #0
 800c496:	73fb      	strb	r3, [r7, #15]

	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 800c498:	687b      	ldr	r3, [r7, #4]
 800c49a:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_START("");

	pdev->tim_cfg.range_config__min_count_rate_rtn_limit_mcps =
 800c49c:	68bb      	ldr	r3, [r7, #8]
 800c49e:	887a      	ldrh	r2, [r7, #2]
 800c4a0:	f8a3 21a8 	strh.w	r2, [r3, #424]	; 0x1a8
		lite_mincountrate;

	LOG_FUNCTION_END(status);

	return status;
 800c4a4:	f997 300f 	ldrsb.w	r3, [r7, #15]

}
 800c4a8:	4618      	mov	r0, r3
 800c4aa:	3714      	adds	r7, #20
 800c4ac:	46bd      	mov	sp, r7
 800c4ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4b2:	4770      	bx	lr

0800c4b4 <VL53L1_set_vhv_loopbound>:


VL53L1_Error VL53L1_set_vhv_loopbound(
	VL53L1_DEV                   Dev,
	uint8_t                      vhv_loopbound)
{
 800c4b4:	b480      	push	{r7}
 800c4b6:	b085      	sub	sp, #20
 800c4b8:	af00      	add	r7, sp, #0
 800c4ba:	6078      	str	r0, [r7, #4]
 800c4bc:	460b      	mov	r3, r1
 800c4be:	70fb      	strb	r3, [r7, #3]
	 * - ensure that any change here is followed by a
	 * init_and_start_range with full i2c packet
	 * configuration.
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800c4c0:	2300      	movs	r3, #0
 800c4c2:	73fb      	strb	r3, [r7, #15]

	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 800c4c4:	687b      	ldr	r3, [r7, #4]
 800c4c6:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_START("");

	pdev->stat_nvm.vhv_config__timeout_macrop_loop_bound =
			(pdev->stat_nvm.vhv_config__timeout_macrop_loop_bound & 0x03) +
 800c4c8:	68bb      	ldr	r3, [r7, #8]
 800c4ca:	f893 3160 	ldrb.w	r3, [r3, #352]	; 0x160
 800c4ce:	f003 0303 	and.w	r3, r3, #3
 800c4d2:	b2da      	uxtb	r2, r3
			(vhv_loopbound * 4);
 800c4d4:	78fb      	ldrb	r3, [r7, #3]
 800c4d6:	009b      	lsls	r3, r3, #2
 800c4d8:	b2db      	uxtb	r3, r3
			(pdev->stat_nvm.vhv_config__timeout_macrop_loop_bound & 0x03) +
 800c4da:	4413      	add	r3, r2
 800c4dc:	b2da      	uxtb	r2, r3
	pdev->stat_nvm.vhv_config__timeout_macrop_loop_bound =
 800c4de:	68bb      	ldr	r3, [r7, #8]
 800c4e0:	f883 2160 	strb.w	r2, [r3, #352]	; 0x160

	LOG_FUNCTION_END(status);

	return status;
 800c4e4:	f997 300f 	ldrsb.w	r3, [r7, #15]

}
 800c4e8:	4618      	mov	r0, r3
 800c4ea:	3714      	adds	r7, #20
 800c4ec:	46bd      	mov	sp, r7
 800c4ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4f2:	4770      	bx	lr

0800c4f4 <VL53L1_init_and_start_range>:

VL53L1_Error VL53L1_init_and_start_range(
	VL53L1_DEV                     Dev,
	uint8_t                        measurement_mode,
	VL53L1_DeviceConfigLevel       device_config_level)
{
 800c4f4:	b580      	push	{r7, lr}
 800c4f6:	b0d0      	sub	sp, #320	; 0x140
 800c4f8:	af00      	add	r7, sp, #0
 800c4fa:	1d3b      	adds	r3, r7, #4
 800c4fc:	6018      	str	r0, [r3, #0]
 800c4fe:	4608      	mov	r0, r1
 800c500:	4611      	mov	r1, r2
 800c502:	1cfb      	adds	r3, r7, #3
 800c504:	4602      	mov	r2, r0
 800c506:	701a      	strb	r2, [r3, #0]
 800c508:	1cbb      	adds	r3, r7, #2
 800c50a:	460a      	mov	r2, r1
 800c50c:	701a      	strb	r2, [r3, #0]
	 * system_control is always sent as the last byte of this
	 * register group (mode_start) either triggers the range
	 * or enables the next range
	 */

	VL53L1_Error status = VL53L1_ERROR_NONE;
 800c50e:	2300      	movs	r3, #0
 800c510:	f887 313f 	strb.w	r3, [r7, #319]	; 0x13f
	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 800c514:	1d3b      	adds	r3, r7, #4
 800c516:	681b      	ldr	r3, [r3, #0]
 800c518:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130

	uint8_t buffer[VL53L1_MAX_I2C_XFER_SIZE];

	VL53L1_static_nvm_managed_t   *pstatic_nvm   = &(pdev->stat_nvm);
 800c51c:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800c520:	f503 73ac 	add.w	r3, r3, #344	; 0x158
 800c524:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
	VL53L1_customer_nvm_managed_t *pcustomer_nvm = &(pdev->customer);
 800c528:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800c52c:	3342      	adds	r3, #66	; 0x42
 800c52e:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
	VL53L1_static_config_t        *pstatic       = &(pdev->stat_cfg);
 800c532:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800c536:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800c53a:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
	VL53L1_general_config_t       *pgeneral      = &(pdev->gen_cfg);
 800c53e:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800c542:	f503 73c2 	add.w	r3, r3, #388	; 0x184
 800c546:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
	VL53L1_timing_config_t        *ptiming       = &(pdev->tim_cfg);
 800c54a:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800c54e:	f503 73ce 	add.w	r3, r3, #412	; 0x19c
 800c552:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
	VL53L1_dynamic_config_t       *pdynamic      = &(pdev->dyn_cfg);
 800c556:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800c55a:	f503 73da 	add.w	r3, r3, #436	; 0x1b4
 800c55e:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
	VL53L1_system_control_t       *psystem       = &(pdev->sys_ctrl);
 800c562:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800c566:	f503 73e4 	add.w	r3, r3, #456	; 0x1c8
 800c56a:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114

	VL53L1_ll_driver_state_t  *pstate   = &(pdev->ll_state);
 800c56e:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800c572:	332c      	adds	r3, #44	; 0x2c
 800c574:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110

	uint8_t  *pbuffer                   = &buffer[0];
 800c578:	f107 030c 	add.w	r3, r7, #12
 800c57c:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
	uint16_t i                          = 0;
 800c580:	2300      	movs	r3, #0
 800c582:	f8a7 3136 	strh.w	r3, [r7, #310]	; 0x136
	uint16_t i2c_index                  = 0;
 800c586:	2300      	movs	r3, #0
 800c588:	f8a7 3134 	strh.w	r3, [r7, #308]	; 0x134
	uint16_t i2c_buffer_offset_bytes    = 0;
 800c58c:	2300      	movs	r3, #0
 800c58e:	f8a7 310e 	strh.w	r3, [r7, #270]	; 0x10e
	uint16_t i2c_buffer_size_bytes      = 0;
 800c592:	2300      	movs	r3, #0
 800c594:	f8a7 310c 	strh.w	r3, [r7, #268]	; 0x10c

	LOG_FUNCTION_START("");

	/* save measurement mode */
	pdev->measurement_mode = measurement_mode;
 800c598:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800c59c:	1cfa      	adds	r2, r7, #3
 800c59e:	7812      	ldrb	r2, [r2, #0]
 800c5a0:	709a      	strb	r2, [r3, #2]

	/* Merge measurement mode with mode_start */

	psystem->system__mode_start =
		(psystem->system__mode_start &
 800c5a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800c5a6:	791b      	ldrb	r3, [r3, #4]
 800c5a8:	b25b      	sxtb	r3, r3
 800c5aa:	f003 030f 	and.w	r3, r3, #15
 800c5ae:	b25a      	sxtb	r2, r3
		VL53L1_DEVICEMEASUREMENTMODE_STOP_MASK) |
 800c5b0:	1cfb      	adds	r3, r7, #3
 800c5b2:	f993 3000 	ldrsb.w	r3, [r3]
 800c5b6:	4313      	orrs	r3, r2
 800c5b8:	b25b      	sxtb	r3, r3
 800c5ba:	b2da      	uxtb	r2, r3
	psystem->system__mode_start =
 800c5bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800c5c0:	711a      	strb	r2, [r3, #4]
		measurement_mode;

	/* copy in rit from xtalk config */

	pdev->stat_cfg.algo__range_ignore_threshold_mcps =
		pdev->xtalk_cfg.crosstalk_range_ignore_threshold_rate_mcps;
 800c5c2:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800c5c6:	f8b3 2142 	ldrh.w	r2, [r3, #322]	; 0x142
	pdev->stat_cfg.algo__range_ignore_threshold_mcps =
 800c5ca:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800c5ce:	f8a3 217c 	strh.w	r2, [r3, #380]	; 0x17c
	/* Start Patch_LowPowerAutoMode */

	/* doing this ensures stop_range followed by a get_device_results does
	 * not mess up the counters */

	if (pdev->low_power_auto_data.low_power_auto_range_count == 0xFF) {
 800c5d2:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800c5d6:	f893 32e6 	ldrb.w	r3, [r3, #742]	; 0x2e6
 800c5da:	2bff      	cmp	r3, #255	; 0xff
 800c5dc:	d104      	bne.n	800c5e8 <VL53L1_init_and_start_range+0xf4>
		pdev->low_power_auto_data.low_power_auto_range_count = 0x0;
 800c5de:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800c5e2:	2200      	movs	r2, #0
 800c5e4:	f883 22e6 	strb.w	r2, [r3, #742]	; 0x2e6
	}

	/* For Presence. Override threshold config */
	if ((pdev->low_power_auto_data.is_low_power_auto_mode == 1) &&
 800c5e8:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800c5ec:	f893 32e5 	ldrb.w	r3, [r3, #741]	; 0x2e5
 800c5f0:	2b01      	cmp	r3, #1
 800c5f2:	d133      	bne.n	800c65c <VL53L1_init_and_start_range+0x168>
		(pdev->low_power_auto_data.low_power_auto_range_count == 0)) {
 800c5f4:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800c5f8:	f893 32e6 	ldrb.w	r3, [r3, #742]	; 0x2e6
	if ((pdev->low_power_auto_data.is_low_power_auto_mode == 1) &&
 800c5fc:	2b00      	cmp	r3, #0
 800c5fe:	d12d      	bne.n	800c65c <VL53L1_init_and_start_range+0x168>
		/* save interrupt config */
		pdev->low_power_auto_data.saved_interrupt_config =
			pdev->gen_cfg.system__interrupt_config_gpio;
 800c600:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800c604:	f893 2186 	ldrb.w	r2, [r3, #390]	; 0x186
		pdev->low_power_auto_data.saved_interrupt_config =
 800c608:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800c60c:	f883 22e7 	strb.w	r2, [r3, #743]	; 0x2e7
		/* set intr_new_measure_ready */
		pdev->gen_cfg.system__interrupt_config_gpio = 1 << 5;
 800c610:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800c614:	2220      	movs	r2, #32
 800c616:	f883 2186 	strb.w	r2, [r3, #390]	; 0x186
		/* check MM1/MM2 disabled? */
		if ((pdev->dyn_cfg.system__sequence_config & (
 800c61a:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800c61e:	f893 31c5 	ldrb.w	r3, [r3, #453]	; 0x1c5
 800c622:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800c626:	2b00      	cmp	r3, #0
 800c628:	d10c      	bne.n	800c644 <VL53L1_init_and_start_range+0x150>
			VL53L1_SEQUENCE_MM1_EN | VL53L1_SEQUENCE_MM2_EN)) ==
				0x0) {
			pdev->customer.algo__part_to_part_range_offset_mm =
				pdev->customer.mm_config__outer_offset_mm * 4;
 800c62a:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800c62e:	f9b3 3058 	ldrsh.w	r3, [r3, #88]	; 0x58
 800c632:	b29b      	uxth	r3, r3
 800c634:	009b      	lsls	r3, r3, #2
 800c636:	b29b      	uxth	r3, r3
 800c638:	b21a      	sxth	r2, r3
			pdev->customer.algo__part_to_part_range_offset_mm =
 800c63a:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800c63e:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
 800c642:	e004      	b.n	800c64e <VL53L1_init_and_start_range+0x15a>
		} else {
			pdev->customer.algo__part_to_part_range_offset_mm = 0x0;
 800c644:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800c648:	2200      	movs	r2, #0
 800c64a:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
		}

		/* make sure config gets written out */
		if (device_config_level <
 800c64e:	1cbb      	adds	r3, r7, #2
 800c650:	781b      	ldrb	r3, [r3, #0]
 800c652:	2b04      	cmp	r3, #4
 800c654:	d802      	bhi.n	800c65c <VL53L1_init_and_start_range+0x168>
				VL53L1_DEVICECONFIGLEVEL_CUSTOMER_ONWARDS) {
			device_config_level =
 800c656:	1cbb      	adds	r3, r7, #2
 800c658:	2205      	movs	r2, #5
 800c65a:	701a      	strb	r2, [r3, #0]
				VL53L1_DEVICECONFIGLEVEL_CUSTOMER_ONWARDS;
		}
	}

	if ((pdev->low_power_auto_data.is_low_power_auto_mode == 1) &&
 800c65c:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800c660:	f893 32e5 	ldrb.w	r3, [r3, #741]	; 0x2e5
 800c664:	2b01      	cmp	r3, #1
 800c666:	d110      	bne.n	800c68a <VL53L1_init_and_start_range+0x196>
		(pdev->low_power_auto_data.low_power_auto_range_count == 1)) {
 800c668:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800c66c:	f893 32e6 	ldrb.w	r3, [r3, #742]	; 0x2e6
	if ((pdev->low_power_auto_data.is_low_power_auto_mode == 1) &&
 800c670:	2b01      	cmp	r3, #1
 800c672:	d10a      	bne.n	800c68a <VL53L1_init_and_start_range+0x196>
		/* restore interrupt config */
		pdev->gen_cfg.system__interrupt_config_gpio =
			pdev->low_power_auto_data.saved_interrupt_config;
 800c674:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800c678:	f893 22e7 	ldrb.w	r2, [r3, #743]	; 0x2e7
		pdev->gen_cfg.system__interrupt_config_gpio =
 800c67c:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800c680:	f883 2186 	strb.w	r2, [r3, #390]	; 0x186

		/* make sure config gets written out including VHV config */
		device_config_level = VL53L1_DEVICECONFIGLEVEL_FULL;
 800c684:	1cbb      	adds	r3, r7, #2
 800c686:	2206      	movs	r2, #6
 800c688:	701a      	strb	r2, [r3, #0]

	/*
	 * Determine Initial I2C index
	 */

	switch (device_config_level) {
 800c68a:	1cbb      	adds	r3, r7, #2
 800c68c:	781b      	ldrb	r3, [r3, #0]
 800c68e:	3b01      	subs	r3, #1
 800c690:	2b05      	cmp	r3, #5
 800c692:	d827      	bhi.n	800c6e4 <VL53L1_init_and_start_range+0x1f0>
 800c694:	a201      	add	r2, pc, #4	; (adr r2, 800c69c <VL53L1_init_and_start_range+0x1a8>)
 800c696:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c69a:	bf00      	nop
 800c69c:	0800c6dd 	.word	0x0800c6dd
 800c6a0:	0800c6d5 	.word	0x0800c6d5
 800c6a4:	0800c6cd 	.word	0x0800c6cd
 800c6a8:	0800c6c5 	.word	0x0800c6c5
 800c6ac:	0800c6bd 	.word	0x0800c6bd
 800c6b0:	0800c6b5 	.word	0x0800c6b5
	case VL53L1_DEVICECONFIGLEVEL_FULL:
		i2c_index = VL53L1_STATIC_NVM_MANAGED_I2C_INDEX;
 800c6b4:	2301      	movs	r3, #1
 800c6b6:	f8a7 3134 	strh.w	r3, [r7, #308]	; 0x134
		break;
 800c6ba:	e017      	b.n	800c6ec <VL53L1_init_and_start_range+0x1f8>
	case VL53L1_DEVICECONFIGLEVEL_CUSTOMER_ONWARDS:
		i2c_index = VL53L1_CUSTOMER_NVM_MANAGED_I2C_INDEX;
 800c6bc:	230d      	movs	r3, #13
 800c6be:	f8a7 3134 	strh.w	r3, [r7, #308]	; 0x134
		break;
 800c6c2:	e013      	b.n	800c6ec <VL53L1_init_and_start_range+0x1f8>
	case VL53L1_DEVICECONFIGLEVEL_STATIC_ONWARDS:
		i2c_index = VL53L1_STATIC_CONFIG_I2C_INDEX;
 800c6c4:	2324      	movs	r3, #36	; 0x24
 800c6c6:	f8a7 3134 	strh.w	r3, [r7, #308]	; 0x134
		break;
 800c6ca:	e00f      	b.n	800c6ec <VL53L1_init_and_start_range+0x1f8>
	case VL53L1_DEVICECONFIGLEVEL_GENERAL_ONWARDS:
		i2c_index = VL53L1_GENERAL_CONFIG_I2C_INDEX;
 800c6cc:	2344      	movs	r3, #68	; 0x44
 800c6ce:	f8a7 3134 	strh.w	r3, [r7, #308]	; 0x134
		break;
 800c6d2:	e00b      	b.n	800c6ec <VL53L1_init_and_start_range+0x1f8>
	case VL53L1_DEVICECONFIGLEVEL_TIMING_ONWARDS:
		i2c_index = VL53L1_TIMING_CONFIG_I2C_INDEX;
 800c6d4:	235a      	movs	r3, #90	; 0x5a
 800c6d6:	f8a7 3134 	strh.w	r3, [r7, #308]	; 0x134
		break;
 800c6da:	e007      	b.n	800c6ec <VL53L1_init_and_start_range+0x1f8>
	case VL53L1_DEVICECONFIGLEVEL_DYNAMIC_ONWARDS:
		i2c_index = VL53L1_DYNAMIC_CONFIG_I2C_INDEX;
 800c6dc:	2371      	movs	r3, #113	; 0x71
 800c6de:	f8a7 3134 	strh.w	r3, [r7, #308]	; 0x134
		break;
 800c6e2:	e003      	b.n	800c6ec <VL53L1_init_and_start_range+0x1f8>
	default:
		i2c_index = VL53L1_SYSTEM_CONTROL_I2C_INDEX;
 800c6e4:	2383      	movs	r3, #131	; 0x83
 800c6e6:	f8a7 3134 	strh.w	r3, [r7, #308]	; 0x134
		break;
 800c6ea:	bf00      	nop
	}

	/* I2C Buffer size */

	i2c_buffer_size_bytes = \
 800c6ec:	f8b7 3134 	ldrh.w	r3, [r7, #308]	; 0x134
 800c6f0:	f1c3 0388 	rsb	r3, r3, #136	; 0x88
 800c6f4:	f8a7 310c 	strh.w	r3, [r7, #268]	; 0x10c
			 VL53L1_SYSTEM_CONTROL_I2C_SIZE_BYTES) -
			 i2c_index;

	/* Initialize buffer */

	pbuffer = &buffer[0];
 800c6f8:	f107 030c 	add.w	r3, r7, #12
 800c6fc:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
	for (i = 0 ; i < i2c_buffer_size_bytes ; i++) {
 800c700:	2300      	movs	r3, #0
 800c702:	f8a7 3136 	strh.w	r3, [r7, #310]	; 0x136
 800c706:	e00b      	b.n	800c720 <VL53L1_init_and_start_range+0x22c>
		*pbuffer++ = 0;
 800c708:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 800c70c:	1c5a      	adds	r2, r3, #1
 800c70e:	f8c7 2138 	str.w	r2, [r7, #312]	; 0x138
 800c712:	2200      	movs	r2, #0
 800c714:	701a      	strb	r2, [r3, #0]
	for (i = 0 ; i < i2c_buffer_size_bytes ; i++) {
 800c716:	f8b7 3136 	ldrh.w	r3, [r7, #310]	; 0x136
 800c71a:	3301      	adds	r3, #1
 800c71c:	f8a7 3136 	strh.w	r3, [r7, #310]	; 0x136
 800c720:	f8b7 2136 	ldrh.w	r2, [r7, #310]	; 0x136
 800c724:	f8b7 310c 	ldrh.w	r3, [r7, #268]	; 0x10c
 800c728:	429a      	cmp	r2, r3
 800c72a:	d3ed      	bcc.n	800c708 <VL53L1_init_and_start_range+0x214>
	}

	/* Build I2C buffer */

	if (device_config_level >= VL53L1_DEVICECONFIGLEVEL_FULL &&
 800c72c:	1cbb      	adds	r3, r7, #2
 800c72e:	781b      	ldrb	r3, [r3, #0]
 800c730:	2b05      	cmp	r3, #5
 800c732:	d917      	bls.n	800c764 <VL53L1_init_and_start_range+0x270>
 800c734:	f997 313f 	ldrsb.w	r3, [r7, #319]	; 0x13f
 800c738:	2b00      	cmp	r3, #0
 800c73a:	d113      	bne.n	800c764 <VL53L1_init_and_start_range+0x270>
		status == VL53L1_ERROR_NONE) {

		i2c_buffer_offset_bytes = \
 800c73c:	f8b7 3134 	ldrh.w	r3, [r7, #308]	; 0x134
 800c740:	f1c3 0301 	rsb	r3, r3, #1
 800c744:	f8a7 310e 	strh.w	r3, [r7, #270]	; 0x10e

		status =
			VL53L1_i2c_encode_static_nvm_managed(
				pstatic_nvm,
				VL53L1_STATIC_NVM_MANAGED_I2C_SIZE_BYTES,
				&buffer[i2c_buffer_offset_bytes]);
 800c748:	f8b7 310e 	ldrh.w	r3, [r7, #270]	; 0x10e
			VL53L1_i2c_encode_static_nvm_managed(
 800c74c:	f107 020c 	add.w	r2, r7, #12
 800c750:	4413      	add	r3, r2
		status =
 800c752:	461a      	mov	r2, r3
 800c754:	210b      	movs	r1, #11
 800c756:	f8d7 012c 	ldr.w	r0, [r7, #300]	; 0x12c
 800c75a:	f002 fb6b 	bl	800ee34 <VL53L1_i2c_encode_static_nvm_managed>
 800c75e:	4603      	mov	r3, r0
 800c760:	f887 313f 	strb.w	r3, [r7, #319]	; 0x13f
	}

	if (device_config_level >= VL53L1_DEVICECONFIGLEVEL_CUSTOMER_ONWARDS &&
 800c764:	1cbb      	adds	r3, r7, #2
 800c766:	781b      	ldrb	r3, [r3, #0]
 800c768:	2b04      	cmp	r3, #4
 800c76a:	d917      	bls.n	800c79c <VL53L1_init_and_start_range+0x2a8>
 800c76c:	f997 313f 	ldrsb.w	r3, [r7, #319]	; 0x13f
 800c770:	2b00      	cmp	r3, #0
 800c772:	d113      	bne.n	800c79c <VL53L1_init_and_start_range+0x2a8>
		status == VL53L1_ERROR_NONE) {

		i2c_buffer_offset_bytes = \
 800c774:	f8b7 3134 	ldrh.w	r3, [r7, #308]	; 0x134
 800c778:	f1c3 030d 	rsb	r3, r3, #13
 800c77c:	f8a7 310e 	strh.w	r3, [r7, #270]	; 0x10e

		status =
			VL53L1_i2c_encode_customer_nvm_managed(
				pcustomer_nvm,
				VL53L1_CUSTOMER_NVM_MANAGED_I2C_SIZE_BYTES,
				&buffer[i2c_buffer_offset_bytes]);
 800c780:	f8b7 310e 	ldrh.w	r3, [r7, #270]	; 0x10e
			VL53L1_i2c_encode_customer_nvm_managed(
 800c784:	f107 020c 	add.w	r2, r7, #12
 800c788:	4413      	add	r3, r2
		status =
 800c78a:	461a      	mov	r2, r3
 800c78c:	2117      	movs	r1, #23
 800c78e:	f8d7 0128 	ldr.w	r0, [r7, #296]	; 0x128
 800c792:	f002 fc2b 	bl	800efec <VL53L1_i2c_encode_customer_nvm_managed>
 800c796:	4603      	mov	r3, r0
 800c798:	f887 313f 	strb.w	r3, [r7, #319]	; 0x13f
	}

	if (device_config_level >= VL53L1_DEVICECONFIGLEVEL_STATIC_ONWARDS &&
 800c79c:	1cbb      	adds	r3, r7, #2
 800c79e:	781b      	ldrb	r3, [r3, #0]
 800c7a0:	2b03      	cmp	r3, #3
 800c7a2:	d917      	bls.n	800c7d4 <VL53L1_init_and_start_range+0x2e0>
 800c7a4:	f997 313f 	ldrsb.w	r3, [r7, #319]	; 0x13f
 800c7a8:	2b00      	cmp	r3, #0
 800c7aa:	d113      	bne.n	800c7d4 <VL53L1_init_and_start_range+0x2e0>
		status == VL53L1_ERROR_NONE) {

		i2c_buffer_offset_bytes = \
 800c7ac:	f8b7 3134 	ldrh.w	r3, [r7, #308]	; 0x134
 800c7b0:	f1c3 0324 	rsb	r3, r3, #36	; 0x24
 800c7b4:	f8a7 310e 	strh.w	r3, [r7, #270]	; 0x10e

		status =
			VL53L1_i2c_encode_static_config(
				pstatic,
				VL53L1_STATIC_CONFIG_I2C_SIZE_BYTES,
				&buffer[i2c_buffer_offset_bytes]);
 800c7b8:	f8b7 310e 	ldrh.w	r3, [r7, #270]	; 0x10e
			VL53L1_i2c_encode_static_config(
 800c7bc:	f107 020c 	add.w	r2, r7, #12
 800c7c0:	4413      	add	r3, r2
		status =
 800c7c2:	461a      	mov	r2, r3
 800c7c4:	2120      	movs	r1, #32
 800c7c6:	f8d7 0124 	ldr.w	r0, [r7, #292]	; 0x124
 800c7ca:	f002 fd4d 	bl	800f268 <VL53L1_i2c_encode_static_config>
 800c7ce:	4603      	mov	r3, r0
 800c7d0:	f887 313f 	strb.w	r3, [r7, #319]	; 0x13f
	}

	if (device_config_level >= VL53L1_DEVICECONFIGLEVEL_GENERAL_ONWARDS &&
 800c7d4:	1cbb      	adds	r3, r7, #2
 800c7d6:	781b      	ldrb	r3, [r3, #0]
 800c7d8:	2b02      	cmp	r3, #2
 800c7da:	d917      	bls.n	800c80c <VL53L1_init_and_start_range+0x318>
 800c7dc:	f997 313f 	ldrsb.w	r3, [r7, #319]	; 0x13f
 800c7e0:	2b00      	cmp	r3, #0
 800c7e2:	d113      	bne.n	800c80c <VL53L1_init_and_start_range+0x318>
		status == VL53L1_ERROR_NONE) {

		i2c_buffer_offset_bytes =
 800c7e4:	f8b7 3134 	ldrh.w	r3, [r7, #308]	; 0x134
 800c7e8:	f1c3 0344 	rsb	r3, r3, #68	; 0x44
 800c7ec:	f8a7 310e 	strh.w	r3, [r7, #270]	; 0x10e

		status =
			VL53L1_i2c_encode_general_config(
				pgeneral,
				VL53L1_GENERAL_CONFIG_I2C_SIZE_BYTES,
				&buffer[i2c_buffer_offset_bytes]);
 800c7f0:	f8b7 310e 	ldrh.w	r3, [r7, #270]	; 0x10e
			VL53L1_i2c_encode_general_config(
 800c7f4:	f107 020c 	add.w	r2, r7, #12
 800c7f8:	4413      	add	r3, r2
		status =
 800c7fa:	461a      	mov	r2, r3
 800c7fc:	2116      	movs	r1, #22
 800c7fe:	f8d7 0120 	ldr.w	r0, [r7, #288]	; 0x120
 800c802:	f002 fe14 	bl	800f42e <VL53L1_i2c_encode_general_config>
 800c806:	4603      	mov	r3, r0
 800c808:	f887 313f 	strb.w	r3, [r7, #319]	; 0x13f
	}

	if (device_config_level >= VL53L1_DEVICECONFIGLEVEL_TIMING_ONWARDS &&
 800c80c:	1cbb      	adds	r3, r7, #2
 800c80e:	781b      	ldrb	r3, [r3, #0]
 800c810:	2b01      	cmp	r3, #1
 800c812:	d917      	bls.n	800c844 <VL53L1_init_and_start_range+0x350>
 800c814:	f997 313f 	ldrsb.w	r3, [r7, #319]	; 0x13f
 800c818:	2b00      	cmp	r3, #0
 800c81a:	d113      	bne.n	800c844 <VL53L1_init_and_start_range+0x350>
		status == VL53L1_ERROR_NONE) {

		i2c_buffer_offset_bytes = \
 800c81c:	f8b7 3134 	ldrh.w	r3, [r7, #308]	; 0x134
 800c820:	f1c3 035a 	rsb	r3, r3, #90	; 0x5a
 800c824:	f8a7 310e 	strh.w	r3, [r7, #270]	; 0x10e

		status =
			VL53L1_i2c_encode_timing_config(
				ptiming,
				VL53L1_TIMING_CONFIG_I2C_SIZE_BYTES,
				&buffer[i2c_buffer_offset_bytes]);
 800c828:	f8b7 310e 	ldrh.w	r3, [r7, #270]	; 0x10e
			VL53L1_i2c_encode_timing_config(
 800c82c:	f107 020c 	add.w	r2, r7, #12
 800c830:	4413      	add	r3, r2
		status =
 800c832:	461a      	mov	r2, r3
 800c834:	2117      	movs	r1, #23
 800c836:	f8d7 011c 	ldr.w	r0, [r7, #284]	; 0x11c
 800c83a:	f002 fe7c 	bl	800f536 <VL53L1_i2c_encode_timing_config>
 800c83e:	4603      	mov	r3, r0
 800c840:	f887 313f 	strb.w	r3, [r7, #319]	; 0x13f
	}

	if (device_config_level >= VL53L1_DEVICECONFIGLEVEL_DYNAMIC_ONWARDS &&
 800c844:	1cbb      	adds	r3, r7, #2
 800c846:	781b      	ldrb	r3, [r3, #0]
 800c848:	2b00      	cmp	r3, #0
 800c84a:	d036      	beq.n	800c8ba <VL53L1_init_and_start_range+0x3c6>
 800c84c:	f997 313f 	ldrsb.w	r3, [r7, #319]	; 0x13f
 800c850:	2b00      	cmp	r3, #0
 800c852:	d132      	bne.n	800c8ba <VL53L1_init_and_start_range+0x3c6>
		status == VL53L1_ERROR_NONE) {

		i2c_buffer_offset_bytes = \
 800c854:	f8b7 3134 	ldrh.w	r3, [r7, #308]	; 0x134
 800c858:	f1c3 0371 	rsb	r3, r3, #113	; 0x71
 800c85c:	f8a7 310e 	strh.w	r3, [r7, #270]	; 0x10e
			VL53L1_DYNAMIC_CONFIG_I2C_INDEX - i2c_index;

		/* If in back to back mode, use GPH ID from cfg_state */
		if ((psystem->system__mode_start &
 800c860:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800c864:	791b      	ldrb	r3, [r3, #4]
 800c866:	f003 0320 	and.w	r3, r3, #32
 800c86a:	2b00      	cmp	r3, #0
 800c86c:	d017      	beq.n	800c89e <VL53L1_init_and_start_range+0x3aa>
			VL53L1_DEVICEMEASUREMENTMODE_BACKTOBACK) ==
			VL53L1_DEVICEMEASUREMENTMODE_BACKTOBACK) {
			pdynamic->system__grouped_parameter_hold_0 = pstate->cfg_gph_id | 0x01;
 800c86e:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 800c872:	789b      	ldrb	r3, [r3, #2]
 800c874:	f043 0301 	orr.w	r3, r3, #1
 800c878:	b2da      	uxtb	r2, r3
 800c87a:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 800c87e:	701a      	strb	r2, [r3, #0]
			pdynamic->system__grouped_parameter_hold_1 = pstate->cfg_gph_id | 0x01;
 800c880:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 800c884:	789b      	ldrb	r3, [r3, #2]
 800c886:	f043 0301 	orr.w	r3, r3, #1
 800c88a:	b2da      	uxtb	r2, r3
 800c88c:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 800c890:	731a      	strb	r2, [r3, #12]
			pdynamic->system__grouped_parameter_hold   = pstate->cfg_gph_id;
 800c892:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 800c896:	789a      	ldrb	r2, [r3, #2]
 800c898:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 800c89c:	749a      	strb	r2, [r3, #18]
		}
		status =
			VL53L1_i2c_encode_dynamic_config(
				pdynamic,
				VL53L1_DYNAMIC_CONFIG_I2C_SIZE_BYTES,
				&buffer[i2c_buffer_offset_bytes]);
 800c89e:	f8b7 310e 	ldrh.w	r3, [r7, #270]	; 0x10e
			VL53L1_i2c_encode_dynamic_config(
 800c8a2:	f107 020c 	add.w	r2, r7, #12
 800c8a6:	4413      	add	r3, r2
		status =
 800c8a8:	461a      	mov	r2, r3
 800c8aa:	2112      	movs	r1, #18
 800c8ac:	f8d7 0118 	ldr.w	r0, [r7, #280]	; 0x118
 800c8b0:	f002 fec3 	bl	800f63a <VL53L1_i2c_encode_dynamic_config>
 800c8b4:	4603      	mov	r3, r0
 800c8b6:	f887 313f 	strb.w	r3, [r7, #319]	; 0x13f
	}

	if (status == VL53L1_ERROR_NONE) {
 800c8ba:	f997 313f 	ldrsb.w	r3, [r7, #319]	; 0x13f
 800c8be:	2b00      	cmp	r3, #0
 800c8c0:	d113      	bne.n	800c8ea <VL53L1_init_and_start_range+0x3f6>

		i2c_buffer_offset_bytes = \
 800c8c2:	f8b7 3134 	ldrh.w	r3, [r7, #308]	; 0x134
 800c8c6:	f1c3 0383 	rsb	r3, r3, #131	; 0x83
 800c8ca:	f8a7 310e 	strh.w	r3, [r7, #270]	; 0x10e

		status =
			VL53L1_i2c_encode_system_control(
				psystem,
				VL53L1_SYSTEM_CONTROL_I2C_SIZE_BYTES,
				&buffer[i2c_buffer_offset_bytes]);
 800c8ce:	f8b7 310e 	ldrh.w	r3, [r7, #270]	; 0x10e
			VL53L1_i2c_encode_system_control(
 800c8d2:	f107 020c 	add.w	r2, r7, #12
 800c8d6:	4413      	add	r3, r2
		status =
 800c8d8:	461a      	mov	r2, r3
 800c8da:	2105      	movs	r1, #5
 800c8dc:	f8d7 0114 	ldr.w	r0, [r7, #276]	; 0x114
 800c8e0:	f002 ff30 	bl	800f744 <VL53L1_i2c_encode_system_control>
 800c8e4:	4603      	mov	r3, r0
 800c8e6:	f887 313f 	strb.w	r3, [r7, #319]	; 0x13f
	}

	/* Send I2C Buffer */

	if (status == VL53L1_ERROR_NONE) {
 800c8ea:	f997 313f 	ldrsb.w	r3, [r7, #319]	; 0x13f
 800c8ee:	2b00      	cmp	r3, #0
 800c8f0:	d10c      	bne.n	800c90c <VL53L1_init_and_start_range+0x418>
		status =
			VL53L1_WriteMulti(
 800c8f2:	f8b7 310c 	ldrh.w	r3, [r7, #268]	; 0x10c
		status =
 800c8f6:	f107 020c 	add.w	r2, r7, #12
 800c8fa:	f8b7 1134 	ldrh.w	r1, [r7, #308]	; 0x134
 800c8fe:	1d38      	adds	r0, r7, #4
 800c900:	6800      	ldr	r0, [r0, #0]
 800c902:	f002 f8f1 	bl	800eae8 <VL53L1_WriteMulti>
 800c906:	4603      	mov	r3, r0
 800c908:	f887 313f 	strb.w	r3, [r7, #319]	; 0x13f
	}

	/*
	 * Update LL Driver State
	 */
	if (status == VL53L1_ERROR_NONE)
 800c90c:	f997 313f 	ldrsb.w	r3, [r7, #319]	; 0x13f
 800c910:	2b00      	cmp	r3, #0
 800c912:	d106      	bne.n	800c922 <VL53L1_init_and_start_range+0x42e>
		status = VL53L1_update_ll_driver_rd_state(Dev);
 800c914:	1d3b      	adds	r3, r7, #4
 800c916:	6818      	ldr	r0, [r3, #0]
 800c918:	f001 f9e6 	bl	800dce8 <VL53L1_update_ll_driver_rd_state>
 800c91c:	4603      	mov	r3, r0
 800c91e:	f887 313f 	strb.w	r3, [r7, #319]	; 0x13f

	if (status == VL53L1_ERROR_NONE)
 800c922:	f997 313f 	ldrsb.w	r3, [r7, #319]	; 0x13f
 800c926:	2b00      	cmp	r3, #0
 800c928:	d106      	bne.n	800c938 <VL53L1_init_and_start_range+0x444>
		status = VL53L1_update_ll_driver_cfg_state(Dev);
 800c92a:	1d3b      	adds	r3, r7, #4
 800c92c:	6818      	ldr	r0, [r3, #0]
 800c92e:	f001 faae 	bl	800de8e <VL53L1_update_ll_driver_cfg_state>
 800c932:	4603      	mov	r3, r0
 800c934:	f887 313f 	strb.w	r3, [r7, #319]	; 0x13f

	LOG_FUNCTION_END(status);

	return status;
 800c938:	f997 313f 	ldrsb.w	r3, [r7, #319]	; 0x13f
}
 800c93c:	4618      	mov	r0, r3
 800c93e:	f507 77a0 	add.w	r7, r7, #320	; 0x140
 800c942:	46bd      	mov	sp, r7
 800c944:	bd80      	pop	{r7, pc}
 800c946:	bf00      	nop

0800c948 <VL53L1_stop_range>:


VL53L1_Error VL53L1_stop_range(
	VL53L1_DEV     Dev)
{
 800c948:	b580      	push	{r7, lr}
 800c94a:	b084      	sub	sp, #16
 800c94c:	af00      	add	r7, sp, #0
 800c94e:	6078      	str	r0, [r7, #4]
	/*
	 * Stops any in process range using the ABORT command
	 * Also clears all of the measurement mode bits
	 */

	VL53L1_Error status = VL53L1_ERROR_NONE;
 800c950:	2300      	movs	r3, #0
 800c952:	73fb      	strb	r3, [r7, #15]

	VL53L1_LLDriverData_t *pdev =
 800c954:	687b      	ldr	r3, [r7, #4]
 800c956:	60bb      	str	r3, [r7, #8]
			VL53L1DevStructGetLLDriverHandle(Dev);

	/* Merge ABORT mode with mode_start */

	pdev->sys_ctrl.system__mode_start =
			(pdev->sys_ctrl.system__mode_start & VL53L1_DEVICEMEASUREMENTMODE_STOP_MASK) |
 800c958:	68bb      	ldr	r3, [r7, #8]
 800c95a:	f893 31cc 	ldrb.w	r3, [r3, #460]	; 0x1cc
 800c95e:	b25b      	sxtb	r3, r3
 800c960:	f003 030f 	and.w	r3, r3, #15
 800c964:	b25b      	sxtb	r3, r3
 800c966:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800c96a:	b25b      	sxtb	r3, r3
 800c96c:	b2da      	uxtb	r2, r3
	pdev->sys_ctrl.system__mode_start =
 800c96e:	68bb      	ldr	r3, [r7, #8]
 800c970:	f883 21cc 	strb.w	r2, [r3, #460]	; 0x1cc
			 VL53L1_DEVICEMEASUREMENTMODE_ABORT;

	status = VL53L1_set_system_control(
 800c974:	68bb      	ldr	r3, [r7, #8]
 800c976:	f503 73e4 	add.w	r3, r3, #456	; 0x1c8
 800c97a:	4619      	mov	r1, r3
 800c97c:	6878      	ldr	r0, [r7, #4]
 800c97e:	f002 ff1c 	bl	800f7ba <VL53L1_set_system_control>
 800c982:	4603      	mov	r3, r0
 800c984:	73fb      	strb	r3, [r7, #15]
				Dev,
				&pdev->sys_ctrl);

	/* Abort bit is auto clear so clear register group structure to match */
	pdev->sys_ctrl.system__mode_start =
			(pdev->sys_ctrl.system__mode_start & VL53L1_DEVICEMEASUREMENTMODE_STOP_MASK);
 800c986:	68bb      	ldr	r3, [r7, #8]
 800c988:	f893 31cc 	ldrb.w	r3, [r3, #460]	; 0x1cc
 800c98c:	f003 030f 	and.w	r3, r3, #15
 800c990:	b2da      	uxtb	r2, r3
	pdev->sys_ctrl.system__mode_start =
 800c992:	68bb      	ldr	r3, [r7, #8]
 800c994:	f883 21cc 	strb.w	r2, [r3, #460]	; 0x1cc

	/* reset zone dynamic info */
	VL53L1_init_ll_driver_state(
 800c998:	2103      	movs	r1, #3
 800c99a:	6878      	ldr	r0, [r7, #4]
 800c99c:	f001 f97a 	bl	800dc94 <VL53L1_init_ll_driver_state>
			Dev,
			VL53L1_DEVICESTATE_SW_STANDBY);

	/* reset low power auto */
	if (pdev->low_power_auto_data.is_low_power_auto_mode == 1)
 800c9a0:	68bb      	ldr	r3, [r7, #8]
 800c9a2:	f893 32e5 	ldrb.w	r3, [r3, #741]	; 0x2e5
 800c9a6:	2b01      	cmp	r3, #1
 800c9a8:	d102      	bne.n	800c9b0 <VL53L1_stop_range+0x68>
		VL53L1_low_power_auto_data_stop_range(Dev);
 800c9aa:	6878      	ldr	r0, [r7, #4]
 800c9ac:	f001 feef 	bl	800e78e <VL53L1_low_power_auto_data_stop_range>

	return status;
 800c9b0:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800c9b4:	4618      	mov	r0, r3
 800c9b6:	3710      	adds	r7, #16
 800c9b8:	46bd      	mov	sp, r7
 800c9ba:	bd80      	pop	{r7, pc}

0800c9bc <VL53L1_get_measurement_results>:


VL53L1_Error VL53L1_get_measurement_results(
	VL53L1_DEV                     Dev,
	VL53L1_DeviceResultsLevel      device_results_level)
{
 800c9bc:	b580      	push	{r7, lr}
 800c9be:	b0c8      	sub	sp, #288	; 0x120
 800c9c0:	af00      	add	r7, sp, #0
 800c9c2:	1d3b      	adds	r3, r7, #4
 800c9c4:	6018      	str	r0, [r3, #0]
 800c9c6:	460a      	mov	r2, r1
 800c9c8:	1cfb      	adds	r3, r7, #3
 800c9ca:	701a      	strb	r2, [r3, #0]
	/*
	 * Read via a single I2C multiple byte transaction all
	 * of the requested device measurement data results
	 */

	VL53L1_Error status = VL53L1_ERROR_NONE;
 800c9cc:	2300      	movs	r3, #0
 800c9ce:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 800c9d2:	1d3b      	adds	r3, r7, #4
 800c9d4:	681b      	ldr	r3, [r3, #0]
 800c9d6:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118

	uint8_t buffer[VL53L1_MAX_I2C_XFER_SIZE];

	VL53L1_system_results_t   *psystem_results = &(pdev->sys_results);
 800c9da:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 800c9de:	f503 73e7 	add.w	r3, r3, #462	; 0x1ce
 800c9e2:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
	VL53L1_core_results_t     *pcore_results   = &(pdev->core_results);
 800c9e6:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 800c9ea:	f503 7322 	add.w	r3, r3, #648	; 0x288
 800c9ee:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
	VL53L1_debug_results_t    *pdebug_results  = &(pdev->dbg_results);
 800c9f2:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 800c9f6:	f503 732b 	add.w	r3, r3, #684	; 0x2ac
 800c9fa:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c

	uint16_t i2c_index               = VL53L1_SYSTEM_RESULTS_I2C_INDEX;
 800c9fe:	2388      	movs	r3, #136	; 0x88
 800ca00:	f8a7 310a 	strh.w	r3, [r7, #266]	; 0x10a
	uint16_t i2c_buffer_offset_bytes = 0;
 800ca04:	2300      	movs	r3, #0
 800ca06:	f8a7 3108 	strh.w	r3, [r7, #264]	; 0x108
	uint16_t i2c_buffer_size_bytes   = 0;
 800ca0a:	2300      	movs	r3, #0
 800ca0c:	f8a7 311c 	strh.w	r3, [r7, #284]	; 0x11c

	LOG_FUNCTION_START("");

	/* Determine multi byte read transaction size */

	switch (device_results_level) {
 800ca10:	1cfb      	adds	r3, r7, #3
 800ca12:	781b      	ldrb	r3, [r3, #0]
 800ca14:	2b01      	cmp	r3, #1
 800ca16:	d008      	beq.n	800ca2a <VL53L1_get_measurement_results+0x6e>
 800ca18:	2b02      	cmp	r3, #2
 800ca1a:	d10d      	bne.n	800ca38 <VL53L1_get_measurement_results+0x7c>
	case VL53L1_DEVICERESULTSLEVEL_FULL:
		i2c_buffer_size_bytes =
 800ca1c:	f8b7 310a 	ldrh.w	r3, [r7, #266]	; 0x10a
 800ca20:	f5c3 7387 	rsb	r3, r3, #270	; 0x10e
 800ca24:	f8a7 311c 	strh.w	r3, [r7, #284]	; 0x11c
				(VL53L1_DEBUG_RESULTS_I2C_INDEX +
				VL53L1_DEBUG_RESULTS_I2C_SIZE_BYTES) -
				i2c_index;
		break;
 800ca28:	e00a      	b.n	800ca40 <VL53L1_get_measurement_results+0x84>
	case VL53L1_DEVICERESULTSLEVEL_UPTO_CORE:
		i2c_buffer_size_bytes =
 800ca2a:	f8b7 310a 	ldrh.w	r3, [r7, #266]	; 0x10a
 800ca2e:	f1c3 03d5 	rsb	r3, r3, #213	; 0xd5
 800ca32:	f8a7 311c 	strh.w	r3, [r7, #284]	; 0x11c
				(VL53L1_CORE_RESULTS_I2C_INDEX +
				VL53L1_CORE_RESULTS_I2C_SIZE_BYTES) -
				i2c_index;
		break;
 800ca36:	e003      	b.n	800ca40 <VL53L1_get_measurement_results+0x84>
	default:
		i2c_buffer_size_bytes =
 800ca38:	232c      	movs	r3, #44	; 0x2c
 800ca3a:	f8a7 311c 	strh.w	r3, [r7, #284]	; 0x11c
				VL53L1_SYSTEM_RESULTS_I2C_SIZE_BYTES;
		break;
 800ca3e:	bf00      	nop
	}

	/* Read  Result Data */

	if (status == VL53L1_ERROR_NONE) /*lint !e774 always true*/
 800ca40:	f997 311f 	ldrsb.w	r3, [r7, #287]	; 0x11f
 800ca44:	2b00      	cmp	r3, #0
 800ca46:	d10c      	bne.n	800ca62 <VL53L1_get_measurement_results+0xa6>
		status =
			VL53L1_ReadMulti(
 800ca48:	f8b7 311c 	ldrh.w	r3, [r7, #284]	; 0x11c
		status =
 800ca4c:	f107 0208 	add.w	r2, r7, #8
 800ca50:	f8b7 110a 	ldrh.w	r1, [r7, #266]	; 0x10a
 800ca54:	1d38      	adds	r0, r7, #4
 800ca56:	6800      	ldr	r0, [r0, #0]
 800ca58:	f002 f87c 	bl	800eb54 <VL53L1_ReadMulti>
 800ca5c:	4603      	mov	r3, r0
 800ca5e:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
				buffer,
				(uint32_t)i2c_buffer_size_bytes);

	/* Decode  I2C buffer */

	if (device_results_level >= VL53L1_DEVICERESULTSLEVEL_FULL &&
 800ca62:	1cfb      	adds	r3, r7, #3
 800ca64:	781b      	ldrb	r3, [r3, #0]
 800ca66:	2b01      	cmp	r3, #1
 800ca68:	d917      	bls.n	800ca9a <VL53L1_get_measurement_results+0xde>
 800ca6a:	f997 311f 	ldrsb.w	r3, [r7, #287]	; 0x11f
 800ca6e:	2b00      	cmp	r3, #0
 800ca70:	d113      	bne.n	800ca9a <VL53L1_get_measurement_results+0xde>
		status == VL53L1_ERROR_NONE) {

		i2c_buffer_offset_bytes =
 800ca72:	f8b7 310a 	ldrh.w	r3, [r7, #266]	; 0x10a
 800ca76:	f1c3 03d6 	rsb	r3, r3, #214	; 0xd6
 800ca7a:	f8a7 3108 	strh.w	r3, [r7, #264]	; 0x108
				VL53L1_DEBUG_RESULTS_I2C_INDEX - i2c_index;

		status =
			VL53L1_i2c_decode_debug_results(
				VL53L1_DEBUG_RESULTS_I2C_SIZE_BYTES,
				&buffer[i2c_buffer_offset_bytes],
 800ca7e:	f8b7 3108 	ldrh.w	r3, [r7, #264]	; 0x108
			VL53L1_i2c_decode_debug_results(
 800ca82:	f107 0208 	add.w	r2, r7, #8
 800ca86:	4413      	add	r3, r2
		status =
 800ca88:	f8d7 210c 	ldr.w	r2, [r7, #268]	; 0x10c
 800ca8c:	4619      	mov	r1, r3
 800ca8e:	2038      	movs	r0, #56	; 0x38
 800ca90:	f003 f811 	bl	800fab6 <VL53L1_i2c_decode_debug_results>
 800ca94:	4603      	mov	r3, r0
 800ca96:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
				pdebug_results);
	}

	if (device_results_level >= VL53L1_DEVICERESULTSLEVEL_UPTO_CORE &&
 800ca9a:	1cfb      	adds	r3, r7, #3
 800ca9c:	781b      	ldrb	r3, [r3, #0]
 800ca9e:	2b00      	cmp	r3, #0
 800caa0:	d017      	beq.n	800cad2 <VL53L1_get_measurement_results+0x116>
 800caa2:	f997 311f 	ldrsb.w	r3, [r7, #287]	; 0x11f
 800caa6:	2b00      	cmp	r3, #0
 800caa8:	d113      	bne.n	800cad2 <VL53L1_get_measurement_results+0x116>
		status == VL53L1_ERROR_NONE) {

		i2c_buffer_offset_bytes =
 800caaa:	f8b7 310a 	ldrh.w	r3, [r7, #266]	; 0x10a
 800caae:	f1c3 03b4 	rsb	r3, r3, #180	; 0xb4
 800cab2:	f8a7 3108 	strh.w	r3, [r7, #264]	; 0x108
				VL53L1_CORE_RESULTS_I2C_INDEX - i2c_index;

		status =
			VL53L1_i2c_decode_core_results(
				VL53L1_CORE_RESULTS_I2C_SIZE_BYTES,
				&buffer[i2c_buffer_offset_bytes],
 800cab6:	f8b7 3108 	ldrh.w	r3, [r7, #264]	; 0x108
			VL53L1_i2c_decode_core_results(
 800caba:	f107 0208 	add.w	r2, r7, #8
 800cabe:	4413      	add	r3, r2
		status =
 800cac0:	f8d7 2110 	ldr.w	r2, [r7, #272]	; 0x110
 800cac4:	4619      	mov	r1, r3
 800cac6:	2021      	movs	r0, #33	; 0x21
 800cac8:	f002 ff94 	bl	800f9f4 <VL53L1_i2c_decode_core_results>
 800cacc:	4603      	mov	r3, r0
 800cace:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
				pcore_results);
	}

	if (status == VL53L1_ERROR_NONE) {
 800cad2:	f997 311f 	ldrsb.w	r3, [r7, #287]	; 0x11f
 800cad6:	2b00      	cmp	r3, #0
 800cad8:	d110      	bne.n	800cafc <VL53L1_get_measurement_results+0x140>

		i2c_buffer_offset_bytes = 0;
 800cada:	2300      	movs	r3, #0
 800cadc:	f8a7 3108 	strh.w	r3, [r7, #264]	; 0x108
		status =
			VL53L1_i2c_decode_system_results(
				VL53L1_SYSTEM_RESULTS_I2C_SIZE_BYTES,
				&buffer[i2c_buffer_offset_bytes],
 800cae0:	f8b7 3108 	ldrh.w	r3, [r7, #264]	; 0x108
			VL53L1_i2c_decode_system_results(
 800cae4:	f107 0208 	add.w	r2, r7, #8
 800cae8:	4413      	add	r3, r2
		status =
 800caea:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 800caee:	4619      	mov	r1, r3
 800caf0:	202c      	movs	r0, #44	; 0x2c
 800caf2:	f002 fe89 	bl	800f808 <VL53L1_i2c_decode_system_results>
 800caf6:	4603      	mov	r3, r0
 800caf8:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
				psystem_results);
	}

	LOG_FUNCTION_END(status);

	return status;
 800cafc:	f997 311f 	ldrsb.w	r3, [r7, #287]	; 0x11f
}
 800cb00:	4618      	mov	r0, r3
 800cb02:	f507 7790 	add.w	r7, r7, #288	; 0x120
 800cb06:	46bd      	mov	sp, r7
 800cb08:	bd80      	pop	{r7, pc}

0800cb0a <VL53L1_get_device_results>:

VL53L1_Error VL53L1_get_device_results(
	VL53L1_DEV                    Dev,
	VL53L1_DeviceResultsLevel     device_results_level,
	VL53L1_range_results_t       *prange_results)
{
 800cb0a:	b580      	push	{r7, lr}
 800cb0c:	b088      	sub	sp, #32
 800cb0e:	af00      	add	r7, sp, #0
 800cb10:	60f8      	str	r0, [r7, #12]
 800cb12:	460b      	mov	r3, r1
 800cb14:	607a      	str	r2, [r7, #4]
 800cb16:	72fb      	strb	r3, [r7, #11]
	 *  VL53L1_copy_sys_and_core_results_to_range_results()
	 *
	 *  The input measurement mode controls what happens next ...
	 */

	VL53L1_Error status = VL53L1_ERROR_NONE;
 800cb18:	2300      	movs	r3, #0
 800cb1a:	77fb      	strb	r3, [r7, #31]

	VL53L1_LLDriverData_t *pdev =
 800cb1c:	68fb      	ldr	r3, [r7, #12]
 800cb1e:	61bb      	str	r3, [r7, #24]
			VL53L1DevStructGetLLDriverHandle(Dev);
	VL53L1_LLDriverResults_t *pres =
 800cb20:	68fb      	ldr	r3, [r7, #12]
 800cb22:	f503 733d 	add.w	r3, r3, #756	; 0x2f4
 800cb26:	617b      	str	r3, [r7, #20]
			VL53L1DevStructGetLLResultsHandle(Dev);

	VL53L1_range_results_t   *presults = &(pres->range_results);
 800cb28:	697b      	ldr	r3, [r7, #20]
 800cb2a:	613b      	str	r3, [r7, #16]

	LOG_FUNCTION_START("");

	/* Get device results */

	if (status == VL53L1_ERROR_NONE) /*lint !e774 always true*/
 800cb2c:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800cb30:	2b00      	cmp	r3, #0
 800cb32:	d106      	bne.n	800cb42 <VL53L1_get_device_results+0x38>
		status = VL53L1_get_measurement_results(
 800cb34:	7afb      	ldrb	r3, [r7, #11]
 800cb36:	4619      	mov	r1, r3
 800cb38:	68f8      	ldr	r0, [r7, #12]
 800cb3a:	f7ff ff3f 	bl	800c9bc <VL53L1_get_measurement_results>
 800cb3e:	4603      	mov	r3, r0
 800cb40:	77fb      	strb	r3, [r7, #31]
						Dev,
						device_results_level);

	if (status == VL53L1_ERROR_NONE)
 800cb42:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800cb46:	2b00      	cmp	r3, #0
 800cb48:	d10c      	bne.n	800cb64 <VL53L1_get_device_results+0x5a>
		VL53L1_copy_sys_and_core_results_to_range_results(
				(int32_t)pdev->gain_cal.standard_ranging_gain_factor,
 800cb4a:	69bb      	ldr	r3, [r7, #24]
 800cb4c:	f8b3 309c 	ldrh.w	r3, [r3, #156]	; 0x9c
		VL53L1_copy_sys_and_core_results_to_range_results(
 800cb50:	4618      	mov	r0, r3
 800cb52:	69bb      	ldr	r3, [r7, #24]
 800cb54:	f503 71e7 	add.w	r1, r3, #462	; 0x1ce
 800cb58:	69bb      	ldr	r3, [r7, #24]
 800cb5a:	f503 7222 	add.w	r2, r3, #648	; 0x288
 800cb5e:	693b      	ldr	r3, [r7, #16]
 800cb60:	f000 f86c 	bl	800cc3c <VL53L1_copy_sys_and_core_results_to_range_results>
				&(pdev->core_results),
				presults);

	/* Start Patch_LowPowerAutoMode */
	/* process results from first range of low power auto */
	if (pdev->low_power_auto_data.is_low_power_auto_mode == 1) {
 800cb64:	69bb      	ldr	r3, [r7, #24]
 800cb66:	f893 32e5 	ldrb.w	r3, [r3, #741]	; 0x2e5
 800cb6a:	2b01      	cmp	r3, #1
 800cb6c:	d12d      	bne.n	800cbca <VL53L1_get_device_results+0xc0>
		/* change to manual calibrations. Only needed on the
		 * first range out  */
		if ((status == VL53L1_ERROR_NONE) &&
 800cb6e:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800cb72:	2b00      	cmp	r3, #0
 800cb74:	d10e      	bne.n	800cb94 <VL53L1_get_device_results+0x8a>
			(pdev->low_power_auto_data.low_power_auto_range_count == 0)) {
 800cb76:	69bb      	ldr	r3, [r7, #24]
 800cb78:	f893 32e6 	ldrb.w	r3, [r3, #742]	; 0x2e6
		if ((status == VL53L1_ERROR_NONE) &&
 800cb7c:	2b00      	cmp	r3, #0
 800cb7e:	d109      	bne.n	800cb94 <VL53L1_get_device_results+0x8a>
			status = VL53L1_low_power_auto_setup_manual_calibration(
 800cb80:	68f8      	ldr	r0, [r7, #12]
 800cb82:	f001 fe5e 	bl	800e842 <VL53L1_low_power_auto_setup_manual_calibration>
 800cb86:	4603      	mov	r3, r0
 800cb88:	77fb      	strb	r3, [r7, #31]
					Dev);
			pdev->low_power_auto_data.low_power_auto_range_count = 1;
 800cb8a:	69bb      	ldr	r3, [r7, #24]
 800cb8c:	2201      	movs	r2, #1
 800cb8e:	f883 22e6 	strb.w	r2, [r3, #742]	; 0x2e6
 800cb92:	e00c      	b.n	800cbae <VL53L1_get_device_results+0xa4>
		} else if ((status == VL53L1_ERROR_NONE) &&
 800cb94:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800cb98:	2b00      	cmp	r3, #0
 800cb9a:	d108      	bne.n	800cbae <VL53L1_get_device_results+0xa4>
			(pdev->low_power_auto_data.low_power_auto_range_count == 1)) {
 800cb9c:	69bb      	ldr	r3, [r7, #24]
 800cb9e:	f893 32e6 	ldrb.w	r3, [r3, #742]	; 0x2e6
		} else if ((status == VL53L1_ERROR_NONE) &&
 800cba2:	2b01      	cmp	r3, #1
 800cba4:	d103      	bne.n	800cbae <VL53L1_get_device_results+0xa4>
			pdev->low_power_auto_data.low_power_auto_range_count = 2;
 800cba6:	69bb      	ldr	r3, [r7, #24]
 800cba8:	2202      	movs	r2, #2
 800cbaa:	f883 22e6 	strb.w	r2, [r3, #742]	; 0x2e6
		}

		/* perform DSS calculation. This can be performed every range */
		if ((pdev->low_power_auto_data.low_power_auto_range_count != 0xFF) &&
 800cbae:	69bb      	ldr	r3, [r7, #24]
 800cbb0:	f893 32e6 	ldrb.w	r3, [r3, #742]	; 0x2e6
 800cbb4:	2bff      	cmp	r3, #255	; 0xff
 800cbb6:	d008      	beq.n	800cbca <VL53L1_get_device_results+0xc0>
 800cbb8:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800cbbc:	2b00      	cmp	r3, #0
 800cbbe:	d104      	bne.n	800cbca <VL53L1_get_device_results+0xc0>
			(status == VL53L1_ERROR_NONE)) {
			status = VL53L1_low_power_auto_update_DSS(
 800cbc0:	68f8      	ldr	r0, [r7, #12]
 800cbc2:	f001 fe83 	bl	800e8cc <VL53L1_low_power_auto_update_DSS>
 800cbc6:	4603      	mov	r3, r0
 800cbc8:	77fb      	strb	r3, [r7, #31]
	}
	/* End Patch_LowPowerAutoMode */

	/* copy current state into results */

	presults->cfg_device_state = pdev->ll_state.cfg_device_state;
 800cbca:	69bb      	ldr	r3, [r7, #24]
 800cbcc:	f893 202c 	ldrb.w	r2, [r3, #44]	; 0x2c
 800cbd0:	693b      	ldr	r3, [r7, #16]
 800cbd2:	701a      	strb	r2, [r3, #0]
	presults->rd_device_state  = pdev->ll_state.rd_device_state;
 800cbd4:	69bb      	ldr	r3, [r7, #24]
 800cbd6:	f893 2030 	ldrb.w	r2, [r3, #48]	; 0x30
 800cbda:	693b      	ldr	r3, [r7, #16]
 800cbdc:	705a      	strb	r2, [r3, #1]

	/* copy internal structure to supplied output pointer */

	memcpy(
 800cbde:	2284      	movs	r2, #132	; 0x84
 800cbe0:	6939      	ldr	r1, [r7, #16]
 800cbe2:	6878      	ldr	r0, [r7, #4]
 800cbe4:	f003 fcba 	bl	801055c <memcpy>
	/*
	 * Check LL driver and Device are in Sync
	 * If not an error is raised
	 */

	if (status == VL53L1_ERROR_NONE)
 800cbe8:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800cbec:	2b00      	cmp	r3, #0
 800cbee:	d104      	bne.n	800cbfa <VL53L1_get_device_results+0xf0>
		status = VL53L1_check_ll_driver_rd_state(Dev);
 800cbf0:	68f8      	ldr	r0, [r7, #12]
 800cbf2:	f001 f901 	bl	800ddf8 <VL53L1_check_ll_driver_rd_state>
 800cbf6:	4603      	mov	r3, r0
 800cbf8:	77fb      	strb	r3, [r7, #31]
			VL53L1_TRACE_MODULE_RANGE_RESULTS_DATA);
#endif

	LOG_FUNCTION_END(status);

	return status;
 800cbfa:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 800cbfe:	4618      	mov	r0, r3
 800cc00:	3720      	adds	r7, #32
 800cc02:	46bd      	mov	sp, r7
 800cc04:	bd80      	pop	{r7, pc}

0800cc06 <VL53L1_clear_interrupt_and_enable_next_range>:


VL53L1_Error VL53L1_clear_interrupt_and_enable_next_range(
	VL53L1_DEV        Dev,
	uint8_t           measurement_mode)
{
 800cc06:	b580      	push	{r7, lr}
 800cc08:	b084      	sub	sp, #16
 800cc0a:	af00      	add	r7, sp, #0
 800cc0c:	6078      	str	r0, [r7, #4]
 800cc0e:	460b      	mov	r3, r1
 800cc10:	70fb      	strb	r3, [r7, #3]
	/*
	 * Enable next range by sending handshake which
	 * clears the interrupt
	 */

	VL53L1_Error status = VL53L1_ERROR_NONE;
 800cc12:	2300      	movs	r3, #0
 800cc14:	73fb      	strb	r3, [r7, #15]
	/* Dynamic GPH Management     */
	/* Setup GPH absorption point and config values for next measurement */

	/* Update GPH registers, clear interrupt and set measurement mode */

	if (status == VL53L1_ERROR_NONE) /*lint !e774 always true*/
 800cc16:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800cc1a:	2b00      	cmp	r3, #0
 800cc1c:	d107      	bne.n	800cc2e <VL53L1_clear_interrupt_and_enable_next_range+0x28>
		status = VL53L1_init_and_start_range(
 800cc1e:	78fb      	ldrb	r3, [r7, #3]
 800cc20:	2203      	movs	r2, #3
 800cc22:	4619      	mov	r1, r3
 800cc24:	6878      	ldr	r0, [r7, #4]
 800cc26:	f7ff fc65 	bl	800c4f4 <VL53L1_init_and_start_range>
 800cc2a:	4603      	mov	r3, r0
 800cc2c:	73fb      	strb	r3, [r7, #15]
					measurement_mode,
					VL53L1_DEVICECONFIGLEVEL_GENERAL_ONWARDS);

	LOG_FUNCTION_END(status);

	return status;
 800cc2e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800cc32:	4618      	mov	r0, r3
 800cc34:	3710      	adds	r7, #16
 800cc36:	46bd      	mov	sp, r7
 800cc38:	bd80      	pop	{r7, pc}
	...

0800cc3c <VL53L1_copy_sys_and_core_results_to_range_results>:
void VL53L1_copy_sys_and_core_results_to_range_results(
	int32_t                           gain_factor,
	VL53L1_system_results_t          *psys,
	VL53L1_core_results_t            *pcore,
	VL53L1_range_results_t           *presults)
{
 800cc3c:	b480      	push	{r7}
 800cc3e:	b089      	sub	sp, #36	; 0x24
 800cc40:	af00      	add	r7, sp, #0
 800cc42:	60f8      	str	r0, [r7, #12]
 800cc44:	60b9      	str	r1, [r7, #8]
 800cc46:	607a      	str	r2, [r7, #4]
 800cc48:	603b      	str	r3, [r7, #0]
	uint8_t  i = 0;
 800cc4a:	2300      	movs	r3, #0
 800cc4c:	77fb      	strb	r3, [r7, #31]

	VL53L1_range_data_t *pdata;
	int32_t range_mm = 0;
 800cc4e:	2300      	movs	r3, #0
 800cc50:	613b      	str	r3, [r7, #16]
	uint32_t tmpu32 = 0;
 800cc52:	2300      	movs	r3, #0
 800cc54:	617b      	str	r3, [r7, #20]

	LOG_FUNCTION_START("");

	/* copy results */

	presults->stream_count    = psys->result__stream_count;
 800cc56:	68bb      	ldr	r3, [r7, #8]
 800cc58:	78da      	ldrb	r2, [r3, #3]
 800cc5a:	683b      	ldr	r3, [r7, #0]
 800cc5c:	709a      	strb	r2, [r3, #2]

	pdata = &(presults->data[0]);
 800cc5e:	683b      	ldr	r3, [r7, #0]
 800cc60:	3304      	adds	r3, #4
 800cc62:	61bb      	str	r3, [r7, #24]

	for (i = 0 ; i < 2 ; i++) {
 800cc64:	2300      	movs	r3, #0
 800cc66:	77fb      	strb	r3, [r7, #31]
 800cc68:	e0d0      	b.n	800ce0c <VL53L1_copy_sys_and_core_results_to_range_results+0x1d0>

		pdata->range_id     = i;
 800cc6a:	69bb      	ldr	r3, [r7, #24]
 800cc6c:	7ffa      	ldrb	r2, [r7, #31]
 800cc6e:	701a      	strb	r2, [r3, #0]
		pdata->time_stamp   = 0;
 800cc70:	69bb      	ldr	r3, [r7, #24]
 800cc72:	2200      	movs	r2, #0
 800cc74:	605a      	str	r2, [r3, #4]

		if ((psys->result__stream_count == 0) &&
 800cc76:	68bb      	ldr	r3, [r7, #8]
 800cc78:	78db      	ldrb	r3, [r3, #3]
 800cc7a:	2b00      	cmp	r3, #0
 800cc7c:	d10a      	bne.n	800cc94 <VL53L1_copy_sys_and_core_results_to_range_results+0x58>
			((psys->result__range_status & VL53L1_RANGE_STATUS__RANGE_STATUS_MASK) ==
 800cc7e:	68bb      	ldr	r3, [r7, #8]
 800cc80:	785b      	ldrb	r3, [r3, #1]
 800cc82:	f003 031f 	and.w	r3, r3, #31
		if ((psys->result__stream_count == 0) &&
 800cc86:	2b09      	cmp	r3, #9
 800cc88:	d104      	bne.n	800cc94 <VL53L1_copy_sys_and_core_results_to_range_results+0x58>
			VL53L1_DEVICEERROR_RANGECOMPLETE)) {
			pdata->range_status = VL53L1_DEVICEERROR_RANGECOMPLETE_NO_WRAP_CHECK;
 800cc8a:	69bb      	ldr	r3, [r7, #24]
 800cc8c:	2213      	movs	r2, #19
 800cc8e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800cc92:	e007      	b.n	800cca4 <VL53L1_copy_sys_and_core_results_to_range_results+0x68>
		} else {
			pdata->range_status =
					psys->result__range_status & VL53L1_RANGE_STATUS__RANGE_STATUS_MASK;
 800cc94:	68bb      	ldr	r3, [r7, #8]
 800cc96:	785b      	ldrb	r3, [r3, #1]
 800cc98:	f003 031f 	and.w	r3, r3, #31
 800cc9c:	b2da      	uxtb	r2, r3
			pdata->range_status =
 800cc9e:	69bb      	ldr	r3, [r7, #24]
 800cca0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
		}

		switch (i) {
 800cca4:	7ffb      	ldrb	r3, [r7, #31]
 800cca6:	2b00      	cmp	r3, #0
 800cca8:	d002      	beq.n	800ccb0 <VL53L1_copy_sys_and_core_results_to_range_results+0x74>
 800ccaa:	2b01      	cmp	r3, #1
 800ccac:	d05d      	beq.n	800cd6a <VL53L1_copy_sys_and_core_results_to_range_results+0x12e>
 800ccae:	e0a7      	b.n	800ce00 <VL53L1_copy_sys_and_core_results_to_range_results+0x1c4>

		case 0:

			if (psys->result__report_status == VL53L1_DEVICEREPORTSTATUS_MM1)
 800ccb0:	68bb      	ldr	r3, [r7, #8]
 800ccb2:	789b      	ldrb	r3, [r3, #2]
 800ccb4:	2b07      	cmp	r3, #7
 800ccb6:	d104      	bne.n	800ccc2 <VL53L1_copy_sys_and_core_results_to_range_results+0x86>
				pdata->actual_effective_spads =
					psys->result__mm_inner_actual_effective_spads_sd0;
 800ccb8:	68bb      	ldr	r3, [r7, #8]
 800ccba:	8a5a      	ldrh	r2, [r3, #18]
				pdata->actual_effective_spads =
 800ccbc:	69bb      	ldr	r3, [r7, #24]
 800ccbe:	821a      	strh	r2, [r3, #16]
 800ccc0:	e00c      	b.n	800ccdc <VL53L1_copy_sys_and_core_results_to_range_results+0xa0>
			else if (psys->result__report_status == VL53L1_DEVICEREPORTSTATUS_MM2)
 800ccc2:	68bb      	ldr	r3, [r7, #8]
 800ccc4:	789b      	ldrb	r3, [r3, #2]
 800ccc6:	2b08      	cmp	r3, #8
 800ccc8:	d104      	bne.n	800ccd4 <VL53L1_copy_sys_and_core_results_to_range_results+0x98>
				pdata->actual_effective_spads =
						psys->result__mm_outer_actual_effective_spads_sd0;
 800ccca:	68bb      	ldr	r3, [r7, #8]
 800cccc:	8a9a      	ldrh	r2, [r3, #20]
				pdata->actual_effective_spads =
 800ccce:	69bb      	ldr	r3, [r7, #24]
 800ccd0:	821a      	strh	r2, [r3, #16]
 800ccd2:	e003      	b.n	800ccdc <VL53L1_copy_sys_and_core_results_to_range_results+0xa0>
			else
				pdata->actual_effective_spads =
					psys->result__dss_actual_effective_spads_sd0;
 800ccd4:	68bb      	ldr	r3, [r7, #8]
 800ccd6:	889a      	ldrh	r2, [r3, #4]
				pdata->actual_effective_spads =
 800ccd8:	69bb      	ldr	r3, [r7, #24]
 800ccda:	821a      	strh	r2, [r3, #16]

			pdata->peak_signal_count_rate_mcps =
				psys->result__peak_signal_count_rate_crosstalk_corrected_mcps_sd0;
 800ccdc:	68bb      	ldr	r3, [r7, #8]
 800ccde:	8a1a      	ldrh	r2, [r3, #16]
			pdata->peak_signal_count_rate_mcps =
 800cce0:	69bb      	ldr	r3, [r7, #24]
 800cce2:	859a      	strh	r2, [r3, #44]	; 0x2c
			pdata->avg_signal_count_rate_mcps =
				psys->result__avg_signal_count_rate_mcps_sd0;
 800cce4:	68bb      	ldr	r3, [r7, #8]
 800cce6:	8ada      	ldrh	r2, [r3, #22]
			pdata->avg_signal_count_rate_mcps =
 800cce8:	69bb      	ldr	r3, [r7, #24]
 800ccea:	85da      	strh	r2, [r3, #46]	; 0x2e
			pdata->ambient_count_rate_mcps =
				psys->result__ambient_count_rate_mcps_sd0;
 800ccec:	68bb      	ldr	r3, [r7, #8]
 800ccee:	891a      	ldrh	r2, [r3, #8]
			pdata->ambient_count_rate_mcps =
 800ccf0:	69bb      	ldr	r3, [r7, #24]
 800ccf2:	861a      	strh	r2, [r3, #48]	; 0x30

			/* Start Patch_SigmaEstimateAccuracyImprovement */

			/* shift up sigma estimate to 7 bit fractional and clip to 9 bit int */
			tmpu32 = ((uint32_t)psys->result__sigma_sd0 << 5);
 800ccf4:	68bb      	ldr	r3, [r7, #8]
 800ccf6:	895b      	ldrh	r3, [r3, #10]
 800ccf8:	015b      	lsls	r3, r3, #5
 800ccfa:	617b      	str	r3, [r7, #20]
			if (tmpu32 > 0xFFFF) {
 800ccfc:	697b      	ldr	r3, [r7, #20]
 800ccfe:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800cd02:	d302      	bcc.n	800cd0a <VL53L1_copy_sys_and_core_results_to_range_results+0xce>
				tmpu32 = 0xFFFF;
 800cd04:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800cd08:	617b      	str	r3, [r7, #20]
			}
			pdata->sigma_mm = (uint16_t)tmpu32;
 800cd0a:	697b      	ldr	r3, [r7, #20]
 800cd0c:	b29a      	uxth	r2, r3
 800cd0e:	69bb      	ldr	r3, [r7, #24]
 800cd10:	871a      	strh	r2, [r3, #56]	; 0x38

			/* End Patch_SigmaEstimateAccuracyImprovement */

			pdata->median_phase =
				psys->result__phase_sd0;
 800cd12:	68bb      	ldr	r3, [r7, #8]
 800cd14:	899a      	ldrh	r2, [r3, #12]
			pdata->median_phase =
 800cd16:	69bb      	ldr	r3, [r7, #24]
 800cd18:	875a      	strh	r2, [r3, #58]	; 0x3a

			range_mm =
				(int32_t)psys->result__final_crosstalk_corrected_range_mm_sd0;
 800cd1a:	68bb      	ldr	r3, [r7, #8]
 800cd1c:	89db      	ldrh	r3, [r3, #14]
			range_mm =
 800cd1e:	613b      	str	r3, [r7, #16]

			/* apply correction gain */
			range_mm *= gain_factor;
 800cd20:	693b      	ldr	r3, [r7, #16]
 800cd22:	68fa      	ldr	r2, [r7, #12]
 800cd24:	fb02 f303 	mul.w	r3, r2, r3
 800cd28:	613b      	str	r3, [r7, #16]
			range_mm += 0x0400;
 800cd2a:	693b      	ldr	r3, [r7, #16]
 800cd2c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800cd30:	613b      	str	r3, [r7, #16]
			range_mm /= 0x0800;
 800cd32:	693b      	ldr	r3, [r7, #16]
 800cd34:	2b00      	cmp	r3, #0
 800cd36:	da01      	bge.n	800cd3c <VL53L1_copy_sys_and_core_results_to_range_results+0x100>
 800cd38:	f203 73ff 	addw	r3, r3, #2047	; 0x7ff
 800cd3c:	12db      	asrs	r3, r3, #11
 800cd3e:	613b      	str	r3, [r7, #16]

			pdata->median_range_mm = (int16_t)range_mm;
 800cd40:	693b      	ldr	r3, [r7, #16]
 800cd42:	b21a      	sxth	r2, r3
 800cd44:	69bb      	ldr	r3, [r7, #24]
 800cd46:	879a      	strh	r2, [r3, #60]	; 0x3c

			pdata->ranging_total_events =
				pcore->result_core__ranging_total_events_sd0;
 800cd48:	687b      	ldr	r3, [r7, #4]
 800cd4a:	685a      	ldr	r2, [r3, #4]
			pdata->ranging_total_events =
 800cd4c:	69bb      	ldr	r3, [r7, #24]
 800cd4e:	625a      	str	r2, [r3, #36]	; 0x24
			pdata->signal_total_events =
				pcore->result_core__signal_total_events_sd0;
 800cd50:	687b      	ldr	r3, [r7, #4]
 800cd52:	689a      	ldr	r2, [r3, #8]
			pdata->signal_total_events =
 800cd54:	69bb      	ldr	r3, [r7, #24]
 800cd56:	629a      	str	r2, [r3, #40]	; 0x28
			pdata->total_periods_elapsed =
				pcore->result_core__total_periods_elapsed_sd0;
 800cd58:	687b      	ldr	r3, [r7, #4]
 800cd5a:	68da      	ldr	r2, [r3, #12]
			pdata->total_periods_elapsed =
 800cd5c:	69bb      	ldr	r3, [r7, #24]
 800cd5e:	615a      	str	r2, [r3, #20]
			pdata->ambient_window_events =
				pcore->result_core__ambient_window_events_sd0;
 800cd60:	687b      	ldr	r3, [r7, #4]
 800cd62:	681a      	ldr	r2, [r3, #0]
			pdata->ambient_window_events =
 800cd64:	69bb      	ldr	r3, [r7, #24]
 800cd66:	621a      	str	r2, [r3, #32]

			break;
 800cd68:	e04a      	b.n	800ce00 <VL53L1_copy_sys_and_core_results_to_range_results+0x1c4>
		case 1:

			pdata->actual_effective_spads =
				psys->result__dss_actual_effective_spads_sd1;
 800cd6a:	68bb      	ldr	r3, [r7, #8]
 800cd6c:	8b1a      	ldrh	r2, [r3, #24]
			pdata->actual_effective_spads =
 800cd6e:	69bb      	ldr	r3, [r7, #24]
 800cd70:	821a      	strh	r2, [r3, #16]
			pdata->peak_signal_count_rate_mcps =
				psys->result__peak_signal_count_rate_mcps_sd1;
 800cd72:	68bb      	ldr	r3, [r7, #8]
 800cd74:	8b5a      	ldrh	r2, [r3, #26]
			pdata->peak_signal_count_rate_mcps =
 800cd76:	69bb      	ldr	r3, [r7, #24]
 800cd78:	859a      	strh	r2, [r3, #44]	; 0x2c
			pdata->avg_signal_count_rate_mcps =
 800cd7a:	69bb      	ldr	r3, [r7, #24]
 800cd7c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800cd80:	85da      	strh	r2, [r3, #46]	; 0x2e
				0xFFFF;
			pdata->ambient_count_rate_mcps =
				psys->result__ambient_count_rate_mcps_sd1;
 800cd82:	68bb      	ldr	r3, [r7, #8]
 800cd84:	8b9a      	ldrh	r2, [r3, #28]
			pdata->ambient_count_rate_mcps =
 800cd86:	69bb      	ldr	r3, [r7, #24]
 800cd88:	861a      	strh	r2, [r3, #48]	; 0x30

			/* Start Patch_SigmaEstimateAccuracyImprovement */

			/* shift up sigma estimate to 7 bit fractional and clip to 9 bit int */
			tmpu32 = ((uint32_t)psys->result__sigma_sd1 << 5);
 800cd8a:	68bb      	ldr	r3, [r7, #8]
 800cd8c:	8bdb      	ldrh	r3, [r3, #30]
 800cd8e:	015b      	lsls	r3, r3, #5
 800cd90:	617b      	str	r3, [r7, #20]
			if (tmpu32 > 0xFFFF) {
 800cd92:	697b      	ldr	r3, [r7, #20]
 800cd94:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800cd98:	d302      	bcc.n	800cda0 <VL53L1_copy_sys_and_core_results_to_range_results+0x164>
				tmpu32 = 0xFFFF;
 800cd9a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800cd9e:	617b      	str	r3, [r7, #20]
			}
			pdata->sigma_mm = (uint16_t)tmpu32;
 800cda0:	697b      	ldr	r3, [r7, #20]
 800cda2:	b29a      	uxth	r2, r3
 800cda4:	69bb      	ldr	r3, [r7, #24]
 800cda6:	871a      	strh	r2, [r3, #56]	; 0x38

			/* End Patch_SigmaEstimateAccuracyImprovement */

			pdata->median_phase =
				psys->result__phase_sd1;
 800cda8:	68bb      	ldr	r3, [r7, #8]
 800cdaa:	8c1a      	ldrh	r2, [r3, #32]
			pdata->median_phase =
 800cdac:	69bb      	ldr	r3, [r7, #24]
 800cdae:	875a      	strh	r2, [r3, #58]	; 0x3a

			range_mm =
				(int32_t)psys->result__final_crosstalk_corrected_range_mm_sd1;
 800cdb0:	68bb      	ldr	r3, [r7, #8]
 800cdb2:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
			range_mm =
 800cdb4:	613b      	str	r3, [r7, #16]

			/* apply correction gain */
			range_mm *= gain_factor;
 800cdb6:	693b      	ldr	r3, [r7, #16]
 800cdb8:	68fa      	ldr	r2, [r7, #12]
 800cdba:	fb02 f303 	mul.w	r3, r2, r3
 800cdbe:	613b      	str	r3, [r7, #16]
			range_mm += 0x0400;
 800cdc0:	693b      	ldr	r3, [r7, #16]
 800cdc2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800cdc6:	613b      	str	r3, [r7, #16]
			range_mm /= 0x0800;
 800cdc8:	693b      	ldr	r3, [r7, #16]
 800cdca:	2b00      	cmp	r3, #0
 800cdcc:	da01      	bge.n	800cdd2 <VL53L1_copy_sys_and_core_results_to_range_results+0x196>
 800cdce:	f203 73ff 	addw	r3, r3, #2047	; 0x7ff
 800cdd2:	12db      	asrs	r3, r3, #11
 800cdd4:	613b      	str	r3, [r7, #16]

			pdata->median_range_mm = (int16_t)range_mm;
 800cdd6:	693b      	ldr	r3, [r7, #16]
 800cdd8:	b21a      	sxth	r2, r3
 800cdda:	69bb      	ldr	r3, [r7, #24]
 800cddc:	879a      	strh	r2, [r3, #60]	; 0x3c

			pdata->ranging_total_events =
				pcore->result_core__ranging_total_events_sd1;
 800cdde:	687b      	ldr	r3, [r7, #4]
 800cde0:	695a      	ldr	r2, [r3, #20]
			pdata->ranging_total_events =
 800cde2:	69bb      	ldr	r3, [r7, #24]
 800cde4:	625a      	str	r2, [r3, #36]	; 0x24
			pdata->signal_total_events =
				pcore->result_core__signal_total_events_sd1;
 800cde6:	687b      	ldr	r3, [r7, #4]
 800cde8:	699a      	ldr	r2, [r3, #24]
			pdata->signal_total_events =
 800cdea:	69bb      	ldr	r3, [r7, #24]
 800cdec:	629a      	str	r2, [r3, #40]	; 0x28
			pdata->total_periods_elapsed  =
				pcore->result_core__total_periods_elapsed_sd1;
 800cdee:	687b      	ldr	r3, [r7, #4]
 800cdf0:	69da      	ldr	r2, [r3, #28]
			pdata->total_periods_elapsed  =
 800cdf2:	69bb      	ldr	r3, [r7, #24]
 800cdf4:	615a      	str	r2, [r3, #20]
			pdata->ambient_window_events =
				pcore->result_core__ambient_window_events_sd1;
 800cdf6:	687b      	ldr	r3, [r7, #4]
 800cdf8:	691a      	ldr	r2, [r3, #16]
			pdata->ambient_window_events =
 800cdfa:	69bb      	ldr	r3, [r7, #24]
 800cdfc:	621a      	str	r2, [r3, #32]

			break;
 800cdfe:	bf00      	nop
		}

		pdata++;
 800ce00:	69bb      	ldr	r3, [r7, #24]
 800ce02:	3340      	adds	r3, #64	; 0x40
 800ce04:	61bb      	str	r3, [r7, #24]
	for (i = 0 ; i < 2 ; i++) {
 800ce06:	7ffb      	ldrb	r3, [r7, #31]
 800ce08:	3301      	adds	r3, #1
 800ce0a:	77fb      	strb	r3, [r7, #31]
 800ce0c:	7ffb      	ldrb	r3, [r7, #31]
 800ce0e:	2b01      	cmp	r3, #1
 800ce10:	f67f af2b 	bls.w	800cc6a <VL53L1_copy_sys_and_core_results_to_range_results+0x2e>

	/* Update Global Device Status for results
	 * - Default to no update
	 */

	presults->device_status = VL53L1_DEVICEERROR_NOUPDATE;
 800ce14:	683b      	ldr	r3, [r7, #0]
 800ce16:	2200      	movs	r2, #0
 800ce18:	70da      	strb	r2, [r3, #3]
	 * - If device error condition, update device status
	 * - Remove device status from range status output this should
	 * only contain information relating to range data
	 */

	switch (psys->result__range_status &
 800ce1a:	68bb      	ldr	r3, [r7, #8]
 800ce1c:	785b      	ldrb	r3, [r3, #1]
 800ce1e:	f003 031f 	and.w	r3, r3, #31
 800ce22:	3b01      	subs	r3, #1
 800ce24:	2b10      	cmp	r3, #16
 800ce26:	d831      	bhi.n	800ce8c <VL53L1_copy_sys_and_core_results_to_range_results+0x250>
 800ce28:	a201      	add	r2, pc, #4	; (adr r2, 800ce30 <VL53L1_copy_sys_and_core_results_to_range_results+0x1f4>)
 800ce2a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ce2e:	bf00      	nop
 800ce30:	0800ce75 	.word	0x0800ce75
 800ce34:	0800ce75 	.word	0x0800ce75
 800ce38:	0800ce75 	.word	0x0800ce75
 800ce3c:	0800ce8d 	.word	0x0800ce8d
 800ce40:	0800ce8d 	.word	0x0800ce8d
 800ce44:	0800ce8d 	.word	0x0800ce8d
 800ce48:	0800ce8d 	.word	0x0800ce8d
 800ce4c:	0800ce8d 	.word	0x0800ce8d
 800ce50:	0800ce8d 	.word	0x0800ce8d
 800ce54:	0800ce8d 	.word	0x0800ce8d
 800ce58:	0800ce8d 	.word	0x0800ce8d
 800ce5c:	0800ce8d 	.word	0x0800ce8d
 800ce60:	0800ce75 	.word	0x0800ce75
 800ce64:	0800ce8d 	.word	0x0800ce8d
 800ce68:	0800ce8d 	.word	0x0800ce8d
 800ce6c:	0800ce8d 	.word	0x0800ce8d
 800ce70:	0800ce75 	.word	0x0800ce75
	case VL53L1_DEVICEERROR_VCSELWATCHDOGTESTFAILURE:
	case VL53L1_DEVICEERROR_NOVHVVALUEFOUND:
	case VL53L1_DEVICEERROR_USERROICLIP:
	case VL53L1_DEVICEERROR_MULTCLIPFAIL:

		presults->device_status = (psys->result__range_status &
 800ce74:	68bb      	ldr	r3, [r7, #8]
 800ce76:	785b      	ldrb	r3, [r3, #1]
 800ce78:	f003 031f 	and.w	r3, r3, #31
 800ce7c:	b2da      	uxtb	r2, r3
 800ce7e:	683b      	ldr	r3, [r7, #0]
 800ce80:	70da      	strb	r2, [r3, #3]
				VL53L1_RANGE_STATUS__RANGE_STATUS_MASK);

		presults->data[0].range_status = VL53L1_DEVICEERROR_NOUPDATE;
 800ce82:	683b      	ldr	r3, [r7, #0]
 800ce84:	2200      	movs	r2, #0
 800ce86:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
	break;
 800ce8a:	bf00      	nop

	}

	LOG_FUNCTION_END(0);
}
 800ce8c:	bf00      	nop
 800ce8e:	3724      	adds	r7, #36	; 0x24
 800ce90:	46bd      	mov	sp, r7
 800ce92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce96:	4770      	bx	lr

0800ce98 <VL53L1_get_tuning_parm>:

VL53L1_Error VL53L1_get_tuning_parm(
	VL53L1_DEV                     Dev,
	VL53L1_TuningParms             tuning_parm_key,
	int32_t                       *ptuning_parm_value)
{
 800ce98:	b480      	push	{r7}
 800ce9a:	b087      	sub	sp, #28
 800ce9c:	af00      	add	r7, sp, #0
 800ce9e:	60f8      	str	r0, [r7, #12]
 800cea0:	460b      	mov	r3, r1
 800cea2:	607a      	str	r2, [r7, #4]
 800cea4:	817b      	strh	r3, [r7, #10]
	 * Gets the requested tuning parm value
	 * - Large case statement for returns
	 * - if key does not match, INVALID parm error returned
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800cea6:	2300      	movs	r3, #0
 800cea8:	75fb      	strb	r3, [r7, #23]

	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 800ceaa:	68fb      	ldr	r3, [r7, #12]
 800ceac:	613b      	str	r3, [r7, #16]

	LOG_FUNCTION_START("");

	switch (tuning_parm_key) {
 800ceae:	897b      	ldrh	r3, [r7, #10]
 800ceb0:	f5a3 4300 	sub.w	r3, r3, #32768	; 0x8000
 800ceb4:	2b38      	cmp	r3, #56	; 0x38
 800ceb6:	f200 8204 	bhi.w	800d2c2 <VL53L1_get_tuning_parm+0x42a>
 800ceba:	a201      	add	r2, pc, #4	; (adr r2, 800cec0 <VL53L1_get_tuning_parm+0x28>)
 800cebc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cec0:	0800cfa5 	.word	0x0800cfa5
 800cec4:	0800cfb3 	.word	0x0800cfb3
 800cec8:	0800cfc1 	.word	0x0800cfc1
 800cecc:	0800cfcf 	.word	0x0800cfcf
 800ced0:	0800cfdd 	.word	0x0800cfdd
 800ced4:	0800cfeb 	.word	0x0800cfeb
 800ced8:	0800cff9 	.word	0x0800cff9
 800cedc:	0800d007 	.word	0x0800d007
 800cee0:	0800d015 	.word	0x0800d015
 800cee4:	0800d023 	.word	0x0800d023
 800cee8:	0800d031 	.word	0x0800d031
 800ceec:	0800d03f 	.word	0x0800d03f
 800cef0:	0800d04d 	.word	0x0800d04d
 800cef4:	0800d05b 	.word	0x0800d05b
 800cef8:	0800d069 	.word	0x0800d069
 800cefc:	0800d077 	.word	0x0800d077
 800cf00:	0800d085 	.word	0x0800d085
 800cf04:	0800d093 	.word	0x0800d093
 800cf08:	0800d0a1 	.word	0x0800d0a1
 800cf0c:	0800d0af 	.word	0x0800d0af
 800cf10:	0800d0bd 	.word	0x0800d0bd
 800cf14:	0800d0cb 	.word	0x0800d0cb
 800cf18:	0800d0d9 	.word	0x0800d0d9
 800cf1c:	0800d0e7 	.word	0x0800d0e7
 800cf20:	0800d0f5 	.word	0x0800d0f5
 800cf24:	0800d103 	.word	0x0800d103
 800cf28:	0800d111 	.word	0x0800d111
 800cf2c:	0800d11f 	.word	0x0800d11f
 800cf30:	0800d12d 	.word	0x0800d12d
 800cf34:	0800d13b 	.word	0x0800d13b
 800cf38:	0800d149 	.word	0x0800d149
 800cf3c:	0800d157 	.word	0x0800d157
 800cf40:	0800d165 	.word	0x0800d165
 800cf44:	0800d173 	.word	0x0800d173
 800cf48:	0800d181 	.word	0x0800d181
 800cf4c:	0800d18f 	.word	0x0800d18f
 800cf50:	0800d19d 	.word	0x0800d19d
 800cf54:	0800d1ab 	.word	0x0800d1ab
 800cf58:	0800d1b9 	.word	0x0800d1b9
 800cf5c:	0800d1c7 	.word	0x0800d1c7
 800cf60:	0800d1d5 	.word	0x0800d1d5
 800cf64:	0800d1e3 	.word	0x0800d1e3
 800cf68:	0800d1f1 	.word	0x0800d1f1
 800cf6c:	0800d1ff 	.word	0x0800d1ff
 800cf70:	0800d20d 	.word	0x0800d20d
 800cf74:	0800d21b 	.word	0x0800d21b
 800cf78:	0800d229 	.word	0x0800d229
 800cf7c:	0800d237 	.word	0x0800d237
 800cf80:	0800d245 	.word	0x0800d245
 800cf84:	0800d253 	.word	0x0800d253
 800cf88:	0800d261 	.word	0x0800d261
 800cf8c:	0800d26f 	.word	0x0800d26f
 800cf90:	0800d27d 	.word	0x0800d27d
 800cf94:	0800d28b 	.word	0x0800d28b
 800cf98:	0800d299 	.word	0x0800d299
 800cf9c:	0800d2a7 	.word	0x0800d2a7
 800cfa0:	0800d2b5 	.word	0x0800d2b5

	case VL53L1_TUNINGPARM_VERSION:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_tuning_parm_version;
 800cfa4:	693b      	ldr	r3, [r7, #16]
 800cfa6:	f8b3 30a4 	ldrh.w	r3, [r3, #164]	; 0xa4
 800cfaa:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800cfac:	687b      	ldr	r3, [r7, #4]
 800cfae:	601a      	str	r2, [r3, #0]
	break;
 800cfb0:	e18e      	b.n	800d2d0 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_KEY_TABLE_VERSION:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_tuning_parm_key_table_version;
 800cfb2:	693b      	ldr	r3, [r7, #16]
 800cfb4:	f8b3 30a6 	ldrh.w	r3, [r3, #166]	; 0xa6
 800cfb8:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800cfba:	687b      	ldr	r3, [r7, #4]
 800cfbc:	601a      	str	r2, [r3, #0]
	break;
 800cfbe:	e187      	b.n	800d2d0 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LLD_VERSION:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_tuning_parm_lld_version;
 800cfc0:	693b      	ldr	r3, [r7, #16]
 800cfc2:	f8b3 30a8 	ldrh.w	r3, [r3, #168]	; 0xa8
 800cfc6:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800cfc8:	687b      	ldr	r3, [r7, #4]
 800cfca:	601a      	str	r2, [r3, #0]
	break;
 800cfcc:	e180      	b.n	800d2d0 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_CONSISTENCY_LITE_PHASE_TOLERANCE:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_consistency_lite_phase_tolerance;
 800cfce:	693b      	ldr	r3, [r7, #16]
 800cfd0:	f893 30b0 	ldrb.w	r3, [r3, #176]	; 0xb0
 800cfd4:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800cfd6:	687b      	ldr	r3, [r7, #4]
 800cfd8:	601a      	str	r2, [r3, #0]
	break;
 800cfda:	e179      	b.n	800d2d0 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_PHASECAL_TARGET:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_phasecal_target;
 800cfdc:	693b      	ldr	r3, [r7, #16]
 800cfde:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 800cfe2:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800cfe4:	687b      	ldr	r3, [r7, #4]
 800cfe6:	601a      	str	r2, [r3, #0]
	break;
 800cfe8:	e172      	b.n	800d2d0 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_CAL_REPEAT_RATE:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_cal_repeat_rate;
 800cfea:	693b      	ldr	r3, [r7, #16]
 800cfec:	f8b3 30b2 	ldrh.w	r3, [r3, #178]	; 0xb2
 800cff0:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800cff2:	687b      	ldr	r3, [r7, #4]
 800cff4:	601a      	str	r2, [r3, #0]
	break;
 800cff6:	e16b      	b.n	800d2d0 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_RANGING_GAIN_FACTOR:
		*ptuning_parm_value =
				(int32_t)pdev->gain_cal.standard_ranging_gain_factor;
 800cff8:	693b      	ldr	r3, [r7, #16]
 800cffa:	f8b3 309c 	ldrh.w	r3, [r3, #156]	; 0x9c
 800cffe:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800d000:	687b      	ldr	r3, [r7, #4]
 800d002:	601a      	str	r2, [r3, #0]
	break;
 800d004:	e164      	b.n	800d2d0 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_MIN_CLIP_MM:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_lite_min_clip;
 800d006:	693b      	ldr	r3, [r7, #16]
 800d008:	f893 30b4 	ldrb.w	r3, [r3, #180]	; 0xb4
 800d00c:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800d00e:	687b      	ldr	r3, [r7, #4]
 800d010:	601a      	str	r2, [r3, #0]
	break;
 800d012:	e15d      	b.n	800d2d0 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_LONG_SIGMA_THRESH_MM:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_lite_long_sigma_thresh_mm;
 800d014:	693b      	ldr	r3, [r7, #16]
 800d016:	f8b3 30b6 	ldrh.w	r3, [r3, #182]	; 0xb6
 800d01a:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800d01c:	687b      	ldr	r3, [r7, #4]
 800d01e:	601a      	str	r2, [r3, #0]
	break;
 800d020:	e156      	b.n	800d2d0 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_MED_SIGMA_THRESH_MM:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_lite_med_sigma_thresh_mm;
 800d022:	693b      	ldr	r3, [r7, #16]
 800d024:	f8b3 30b8 	ldrh.w	r3, [r3, #184]	; 0xb8
 800d028:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800d02a:	687b      	ldr	r3, [r7, #4]
 800d02c:	601a      	str	r2, [r3, #0]
	break;
 800d02e:	e14f      	b.n	800d2d0 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_SHORT_SIGMA_THRESH_MM:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_lite_short_sigma_thresh_mm;
 800d030:	693b      	ldr	r3, [r7, #16]
 800d032:	f8b3 30ba 	ldrh.w	r3, [r3, #186]	; 0xba
 800d036:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800d038:	687b      	ldr	r3, [r7, #4]
 800d03a:	601a      	str	r2, [r3, #0]
	break;
 800d03c:	e148      	b.n	800d2d0 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_LONG_MIN_COUNT_RATE_RTN_MCPS:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_lite_long_min_count_rate_rtn_mcps;
 800d03e:	693b      	ldr	r3, [r7, #16]
 800d040:	f8b3 30bc 	ldrh.w	r3, [r3, #188]	; 0xbc
 800d044:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800d046:	687b      	ldr	r3, [r7, #4]
 800d048:	601a      	str	r2, [r3, #0]
	break;
 800d04a:	e141      	b.n	800d2d0 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_MED_MIN_COUNT_RATE_RTN_MCPS:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_lite_med_min_count_rate_rtn_mcps;
 800d04c:	693b      	ldr	r3, [r7, #16]
 800d04e:	f8b3 30be 	ldrh.w	r3, [r3, #190]	; 0xbe
 800d052:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800d054:	687b      	ldr	r3, [r7, #4]
 800d056:	601a      	str	r2, [r3, #0]
	break;
 800d058:	e13a      	b.n	800d2d0 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_SHORT_MIN_COUNT_RATE_RTN_MCPS:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_lite_short_min_count_rate_rtn_mcps;
 800d05a:	693b      	ldr	r3, [r7, #16]
 800d05c:	f8b3 30c0 	ldrh.w	r3, [r3, #192]	; 0xc0
 800d060:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800d062:	687b      	ldr	r3, [r7, #4]
 800d064:	601a      	str	r2, [r3, #0]
	break;
 800d066:	e133      	b.n	800d2d0 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_SIGMA_EST_PULSE_WIDTH:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_lite_sigma_est_pulse_width_ns;
 800d068:	693b      	ldr	r3, [r7, #16]
 800d06a:	f893 30c2 	ldrb.w	r3, [r3, #194]	; 0xc2
 800d06e:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800d070:	687b      	ldr	r3, [r7, #4]
 800d072:	601a      	str	r2, [r3, #0]
	break;
 800d074:	e12c      	b.n	800d2d0 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_SIGMA_EST_AMB_WIDTH_NS:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_lite_sigma_est_amb_width_ns;
 800d076:	693b      	ldr	r3, [r7, #16]
 800d078:	f893 30c3 	ldrb.w	r3, [r3, #195]	; 0xc3
 800d07c:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800d07e:	687b      	ldr	r3, [r7, #4]
 800d080:	601a      	str	r2, [r3, #0]
	break;
 800d082:	e125      	b.n	800d2d0 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_SIGMA_REF_MM:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_lite_sigma_ref_mm;
 800d084:	693b      	ldr	r3, [r7, #16]
 800d086:	f893 30c4 	ldrb.w	r3, [r3, #196]	; 0xc4
 800d08a:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800d08c:	687b      	ldr	r3, [r7, #4]
 800d08e:	601a      	str	r2, [r3, #0]
	break;
 800d090:	e11e      	b.n	800d2d0 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_RIT_MULT:
		*ptuning_parm_value =
				(int32_t)pdev->xtalk_cfg.crosstalk_range_ignore_threshold_mult;
 800d092:	693b      	ldr	r3, [r7, #16]
 800d094:	f893 3140 	ldrb.w	r3, [r3, #320]	; 0x140
 800d098:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800d09a:	687b      	ldr	r3, [r7, #4]
 800d09c:	601a      	str	r2, [r3, #0]
	break;
 800d09e:	e117      	b.n	800d2d0 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_SEED_CONFIG:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_lite_seed_cfg ;
 800d0a0:	693b      	ldr	r3, [r7, #16]
 800d0a2:	f893 30c5 	ldrb.w	r3, [r3, #197]	; 0xc5
 800d0a6:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800d0a8:	687b      	ldr	r3, [r7, #4]
 800d0aa:	601a      	str	r2, [r3, #0]
	break;
 800d0ac:	e110      	b.n	800d2d0 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_QUANTIFIER:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_lite_quantifier;
 800d0ae:	693b      	ldr	r3, [r7, #16]
 800d0b0:	f893 30c7 	ldrb.w	r3, [r3, #199]	; 0xc7
 800d0b4:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800d0b6:	687b      	ldr	r3, [r7, #4]
 800d0b8:	601a      	str	r2, [r3, #0]
	break;
 800d0ba:	e109      	b.n	800d2d0 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_FIRST_ORDER_SELECT:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_lite_first_order_select;
 800d0bc:	693b      	ldr	r3, [r7, #16]
 800d0be:	f893 30c8 	ldrb.w	r3, [r3, #200]	; 0xc8
 800d0c2:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800d0c4:	687b      	ldr	r3, [r7, #4]
 800d0c6:	601a      	str	r2, [r3, #0]
	break;
 800d0c8:	e102      	b.n	800d2d0 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_XTALK_MARGIN_KCPS:
		*ptuning_parm_value =
				(int32_t)pdev->xtalk_cfg.lite_mode_crosstalk_margin_kcps;
 800d0ca:	693b      	ldr	r3, [r7, #16]
 800d0cc:	f9b3 313e 	ldrsh.w	r3, [r3, #318]	; 0x13e
 800d0d0:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800d0d2:	687b      	ldr	r3, [r7, #4]
 800d0d4:	601a      	str	r2, [r3, #0]
	break;
 800d0d6:	e0fb      	b.n	800d2d0 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_INITIAL_PHASE_RTN_LITE_LONG_RANGE:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_init_phase_rtn_lite_long;
 800d0d8:	693b      	ldr	r3, [r7, #16]
 800d0da:	f893 30aa 	ldrb.w	r3, [r3, #170]	; 0xaa
 800d0de:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800d0e0:	687b      	ldr	r3, [r7, #4]
 800d0e2:	601a      	str	r2, [r3, #0]
	break;
 800d0e4:	e0f4      	b.n	800d2d0 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_INITIAL_PHASE_RTN_LITE_MED_RANGE:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_init_phase_rtn_lite_med;
 800d0e6:	693b      	ldr	r3, [r7, #16]
 800d0e8:	f893 30ab 	ldrb.w	r3, [r3, #171]	; 0xab
 800d0ec:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800d0ee:	687b      	ldr	r3, [r7, #4]
 800d0f0:	601a      	str	r2, [r3, #0]
	break;
 800d0f2:	e0ed      	b.n	800d2d0 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_INITIAL_PHASE_RTN_LITE_SHORT_RANGE:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_init_phase_rtn_lite_short;
 800d0f4:	693b      	ldr	r3, [r7, #16]
 800d0f6:	f893 30ac 	ldrb.w	r3, [r3, #172]	; 0xac
 800d0fa:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800d0fc:	687b      	ldr	r3, [r7, #4]
 800d0fe:	601a      	str	r2, [r3, #0]
	break;
 800d100:	e0e6      	b.n	800d2d0 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_INITIAL_PHASE_REF_LITE_LONG_RANGE:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_init_phase_ref_lite_long;
 800d102:	693b      	ldr	r3, [r7, #16]
 800d104:	f893 30ad 	ldrb.w	r3, [r3, #173]	; 0xad
 800d108:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800d10a:	687b      	ldr	r3, [r7, #4]
 800d10c:	601a      	str	r2, [r3, #0]
	break;
 800d10e:	e0df      	b.n	800d2d0 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_INITIAL_PHASE_REF_LITE_MED_RANGE:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_init_phase_ref_lite_med;
 800d110:	693b      	ldr	r3, [r7, #16]
 800d112:	f893 30ae 	ldrb.w	r3, [r3, #174]	; 0xae
 800d116:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800d118:	687b      	ldr	r3, [r7, #4]
 800d11a:	601a      	str	r2, [r3, #0]
	break;
 800d11c:	e0d8      	b.n	800d2d0 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_INITIAL_PHASE_REF_LITE_SHORT_RANGE:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_init_phase_ref_lite_short;
 800d11e:	693b      	ldr	r3, [r7, #16]
 800d120:	f893 30af 	ldrb.w	r3, [r3, #175]	; 0xaf
 800d124:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800d126:	687b      	ldr	r3, [r7, #4]
 800d128:	601a      	str	r2, [r3, #0]
	break;
 800d12a:	e0d1      	b.n	800d2d0 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_TIMED_SEED_CONFIG:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_timed_seed_cfg;
 800d12c:	693b      	ldr	r3, [r7, #16]
 800d12e:	f893 30c6 	ldrb.w	r3, [r3, #198]	; 0xc6
 800d132:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800d134:	687b      	ldr	r3, [r7, #4]
 800d136:	601a      	str	r2, [r3, #0]
	break;
 800d138:	e0ca      	b.n	800d2d0 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_VHV_LOOPBOUND:
		*ptuning_parm_value =
				(int32_t)pdev->stat_nvm.vhv_config__timeout_macrop_loop_bound;
 800d13a:	693b      	ldr	r3, [r7, #16]
 800d13c:	f893 3160 	ldrb.w	r3, [r3, #352]	; 0x160
 800d140:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800d142:	687b      	ldr	r3, [r7, #4]
 800d144:	601a      	str	r2, [r3, #0]
	break;
 800d146:	e0c3      	b.n	800d2d0 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_REFSPADCHAR_DEVICE_TEST_MODE:
		*ptuning_parm_value =
				(int32_t)pdev->refspadchar.device_test_mode;
 800d148:	693b      	ldr	r3, [r7, #16]
 800d14a:	f893 3110 	ldrb.w	r3, [r3, #272]	; 0x110
 800d14e:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800d150:	687b      	ldr	r3, [r7, #4]
 800d152:	601a      	str	r2, [r3, #0]
	break;
 800d154:	e0bc      	b.n	800d2d0 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_REFSPADCHAR_VCSEL_PERIOD:
		*ptuning_parm_value =
				(int32_t)pdev->refspadchar.vcsel_period;
 800d156:	693b      	ldr	r3, [r7, #16]
 800d158:	f893 3111 	ldrb.w	r3, [r3, #273]	; 0x111
 800d15c:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800d15e:	687b      	ldr	r3, [r7, #4]
 800d160:	601a      	str	r2, [r3, #0]
	break;
 800d162:	e0b5      	b.n	800d2d0 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_REFSPADCHAR_PHASECAL_TIMEOUT_US:
		*ptuning_parm_value =
				(int32_t)pdev->refspadchar.timeout_us;
 800d164:	693b      	ldr	r3, [r7, #16]
 800d166:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 800d16a:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800d16c:	687b      	ldr	r3, [r7, #4]
 800d16e:	601a      	str	r2, [r3, #0]
	break;
 800d170:	e0ae      	b.n	800d2d0 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_REFSPADCHAR_TARGET_COUNT_RATE_MCPS:
		*ptuning_parm_value =
				(int32_t)pdev->refspadchar.target_count_rate_mcps;
 800d172:	693b      	ldr	r3, [r7, #16]
 800d174:	f8b3 3118 	ldrh.w	r3, [r3, #280]	; 0x118
 800d178:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800d17a:	687b      	ldr	r3, [r7, #4]
 800d17c:	601a      	str	r2, [r3, #0]
	break;
 800d17e:	e0a7      	b.n	800d2d0 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_REFSPADCHAR_MIN_COUNTRATE_LIMIT_MCPS:
		*ptuning_parm_value =
				(int32_t)pdev->refspadchar.min_count_rate_limit_mcps;
 800d180:	693b      	ldr	r3, [r7, #16]
 800d182:	f8b3 311a 	ldrh.w	r3, [r3, #282]	; 0x11a
 800d186:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800d188:	687b      	ldr	r3, [r7, #4]
 800d18a:	601a      	str	r2, [r3, #0]
	break;
 800d18c:	e0a0      	b.n	800d2d0 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_REFSPADCHAR_MAX_COUNTRATE_LIMIT_MCPS:
		*ptuning_parm_value =
				(int32_t)pdev->refspadchar.max_count_rate_limit_mcps;
 800d18e:	693b      	ldr	r3, [r7, #16]
 800d190:	f8b3 311c 	ldrh.w	r3, [r3, #284]	; 0x11c
 800d194:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800d196:	687b      	ldr	r3, [r7, #4]
 800d198:	601a      	str	r2, [r3, #0]
	break;
 800d19a:	e099      	b.n	800d2d0 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_OFFSET_CAL_DSS_RATE_MCPS:
		*ptuning_parm_value =
				(int32_t)pdev->offsetcal_cfg.dss_config__target_total_rate_mcps;;
 800d19c:	693b      	ldr	r3, [r7, #16]
 800d19e:	f8b3 3144 	ldrh.w	r3, [r3, #324]	; 0x144
 800d1a2:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800d1a4:	687b      	ldr	r3, [r7, #4]
 800d1a6:	601a      	str	r2, [r3, #0]
	break;
 800d1a8:	e092      	b.n	800d2d0 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_OFFSET_CAL_PHASECAL_TIMEOUT_US:
		*ptuning_parm_value =
				(int32_t)pdev->offsetcal_cfg.phasecal_config_timeout_us;
 800d1aa:	693b      	ldr	r3, [r7, #16]
 800d1ac:	f8d3 3148 	ldr.w	r3, [r3, #328]	; 0x148
 800d1b0:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800d1b2:	687b      	ldr	r3, [r7, #4]
 800d1b4:	601a      	str	r2, [r3, #0]
	break;
 800d1b6:	e08b      	b.n	800d2d0 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_OFFSET_CAL_MM_TIMEOUT_US:
		*ptuning_parm_value =
				(int32_t)pdev->offsetcal_cfg.mm_config_timeout_us;
 800d1b8:	693b      	ldr	r3, [r7, #16]
 800d1ba:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 800d1be:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800d1c0:	687b      	ldr	r3, [r7, #4]
 800d1c2:	601a      	str	r2, [r3, #0]
	break;
 800d1c4:	e084      	b.n	800d2d0 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_OFFSET_CAL_RANGE_TIMEOUT_US:
		*ptuning_parm_value =
				(int32_t)pdev->offsetcal_cfg.range_config_timeout_us;
 800d1c6:	693b      	ldr	r3, [r7, #16]
 800d1c8:	f8d3 314c 	ldr.w	r3, [r3, #332]	; 0x14c
 800d1cc:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800d1ce:	687b      	ldr	r3, [r7, #4]
 800d1d0:	601a      	str	r2, [r3, #0]
	break;
 800d1d2:	e07d      	b.n	800d2d0 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_OFFSET_CAL_PRE_SAMPLES:
		*ptuning_parm_value =
				(int32_t)pdev->offsetcal_cfg.pre_num_of_samples;
 800d1d4:	693b      	ldr	r3, [r7, #16]
 800d1d6:	f893 3154 	ldrb.w	r3, [r3, #340]	; 0x154
 800d1da:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800d1dc:	687b      	ldr	r3, [r7, #4]
 800d1de:	601a      	str	r2, [r3, #0]
	break;
 800d1e0:	e076      	b.n	800d2d0 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_OFFSET_CAL_MM1_SAMPLES:
		*ptuning_parm_value =
			(int32_t)pdev->offsetcal_cfg.mm1_num_of_samples;
 800d1e2:	693b      	ldr	r3, [r7, #16]
 800d1e4:	f893 3155 	ldrb.w	r3, [r3, #341]	; 0x155
 800d1e8:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800d1ea:	687b      	ldr	r3, [r7, #4]
 800d1ec:	601a      	str	r2, [r3, #0]
	break;
 800d1ee:	e06f      	b.n	800d2d0 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_OFFSET_CAL_MM2_SAMPLES:
		*ptuning_parm_value =
				(int32_t)pdev->offsetcal_cfg.mm2_num_of_samples;
 800d1f0:	693b      	ldr	r3, [r7, #16]
 800d1f2:	f893 3156 	ldrb.w	r3, [r3, #342]	; 0x156
 800d1f6:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800d1f8:	687b      	ldr	r3, [r7, #4]
 800d1fa:	601a      	str	r2, [r3, #0]
	break;
 800d1fc:	e068      	b.n	800d2d0 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_SPADMAP_VCSEL_PERIOD:
		*ptuning_parm_value =
				(int32_t)pdev->ssc_cfg.vcsel_period;
 800d1fe:	693b      	ldr	r3, [r7, #16]
 800d200:	f893 3121 	ldrb.w	r3, [r3, #289]	; 0x121
 800d204:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800d206:	687b      	ldr	r3, [r7, #4]
 800d208:	601a      	str	r2, [r3, #0]
	break;
 800d20a:	e061      	b.n	800d2d0 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_SPADMAP_VCSEL_START:
		*ptuning_parm_value =
				(int32_t)pdev->ssc_cfg.vcsel_start;
 800d20c:	693b      	ldr	r3, [r7, #16]
 800d20e:	f893 3122 	ldrb.w	r3, [r3, #290]	; 0x122
 800d212:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800d214:	687b      	ldr	r3, [r7, #4]
 800d216:	601a      	str	r2, [r3, #0]
	break;
 800d218:	e05a      	b.n	800d2d0 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_SPADMAP_RATE_LIMIT_MCPS:
		*ptuning_parm_value =
				(int32_t)pdev->ssc_cfg.rate_limit_mcps;
 800d21a:	693b      	ldr	r3, [r7, #16]
 800d21c:	f8b3 3128 	ldrh.w	r3, [r3, #296]	; 0x128
 800d220:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800d222:	687b      	ldr	r3, [r7, #4]
 800d224:	601a      	str	r2, [r3, #0]
	break;
 800d226:	e053      	b.n	800d2d0 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_DSS_CONFIG_TARGET_TOTAL_RATE_MCPS:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_dss_target_lite_mcps;
 800d228:	693b      	ldr	r3, [r7, #16]
 800d22a:	f8b3 30ca 	ldrh.w	r3, [r3, #202]	; 0xca
 800d22e:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800d230:	687b      	ldr	r3, [r7, #4]
 800d232:	601a      	str	r2, [r3, #0]
	break;
 800d234:	e04c      	b.n	800d2d0 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_TIMED_DSS_CONFIG_TARGET_TOTAL_RATE_MCPS:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_dss_target_timed_mcps;
 800d236:	693b      	ldr	r3, [r7, #16]
 800d238:	f8b3 30cc 	ldrh.w	r3, [r3, #204]	; 0xcc
 800d23c:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800d23e:	687b      	ldr	r3, [r7, #4]
 800d240:	601a      	str	r2, [r3, #0]
	break;
 800d242:	e045      	b.n	800d2d0 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_PHASECAL_CONFIG_TIMEOUT_US:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_phasecal_timeout_lite_us;
 800d244:	693b      	ldr	r3, [r7, #16]
 800d246:	f8d3 30d0 	ldr.w	r3, [r3, #208]	; 0xd0
 800d24a:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800d24c:	687b      	ldr	r3, [r7, #4]
 800d24e:	601a      	str	r2, [r3, #0]
	break;
 800d250:	e03e      	b.n	800d2d0 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_TIMED_PHASECAL_CONFIG_TIMEOUT_US:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_phasecal_timeout_timed_us;
 800d252:	693b      	ldr	r3, [r7, #16]
 800d254:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
 800d258:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800d25a:	687b      	ldr	r3, [r7, #4]
 800d25c:	601a      	str	r2, [r3, #0]
	break;
 800d25e:	e037      	b.n	800d2d0 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_MM_CONFIG_TIMEOUT_US:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_mm_timeout_lite_us;
 800d260:	693b      	ldr	r3, [r7, #16]
 800d262:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800d266:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800d268:	687b      	ldr	r3, [r7, #4]
 800d26a:	601a      	str	r2, [r3, #0]
	break;
 800d26c:	e030      	b.n	800d2d0 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_TIMED_MM_CONFIG_TIMEOUT_US:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_mm_timeout_timed_us;
 800d26e:	693b      	ldr	r3, [r7, #16]
 800d270:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 800d274:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800d276:	687b      	ldr	r3, [r7, #4]
 800d278:	601a      	str	r2, [r3, #0]
	break;
 800d27a:	e029      	b.n	800d2d0 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_RANGE_CONFIG_TIMEOUT_US:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_range_timeout_lite_us;
 800d27c:	693b      	ldr	r3, [r7, #16]
 800d27e:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 800d282:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800d284:	687b      	ldr	r3, [r7, #4]
 800d286:	601a      	str	r2, [r3, #0]
	break;
 800d288:	e022      	b.n	800d2d0 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_TIMED_RANGE_CONFIG_TIMEOUT_US:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_range_timeout_timed_us;
 800d28a:	693b      	ldr	r3, [r7, #16]
 800d28c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800d290:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800d292:	687b      	ldr	r3, [r7, #4]
 800d294:	601a      	str	r2, [r3, #0]
	break;
 800d296:	e01b      	b.n	800d2d0 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LOWPOWERAUTO_VHV_LOOP_BOUND:
		*ptuning_parm_value =
				(int32_t)pdev->low_power_auto_data.vhv_loop_bound;
 800d298:	693b      	ldr	r3, [r7, #16]
 800d29a:	f893 32e4 	ldrb.w	r3, [r3, #740]	; 0x2e4
 800d29e:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800d2a0:	687b      	ldr	r3, [r7, #4]
 800d2a2:	601a      	str	r2, [r3, #0]
	break;
 800d2a4:	e014      	b.n	800d2d0 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LOWPOWERAUTO_MM_CONFIG_TIMEOUT_US:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_mm_timeout_lpa_us;
 800d2a6:	693b      	ldr	r3, [r7, #16]
 800d2a8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800d2ac:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800d2ae:	687b      	ldr	r3, [r7, #4]
 800d2b0:	601a      	str	r2, [r3, #0]
	break;
 800d2b2:	e00d      	b.n	800d2d0 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LOWPOWERAUTO_RANGE_CONFIG_TIMEOUT_US:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_range_timeout_lpa_us;
 800d2b4:	693b      	ldr	r3, [r7, #16]
 800d2b6:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
 800d2ba:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800d2bc:	687b      	ldr	r3, [r7, #4]
 800d2be:	601a      	str	r2, [r3, #0]
	break;
 800d2c0:	e006      	b.n	800d2d0 <VL53L1_get_tuning_parm+0x438>


	default:
		*ptuning_parm_value = 0x7FFFFFFF;
 800d2c2:	687b      	ldr	r3, [r7, #4]
 800d2c4:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
 800d2c8:	601a      	str	r2, [r3, #0]
		status = VL53L1_ERROR_INVALID_PARAMS;
 800d2ca:	23fc      	movs	r3, #252	; 0xfc
 800d2cc:	75fb      	strb	r3, [r7, #23]
	break;
 800d2ce:	bf00      	nop

	}

	LOG_FUNCTION_END(status);

	return status;
 800d2d0:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800d2d4:	4618      	mov	r0, r3
 800d2d6:	371c      	adds	r7, #28
 800d2d8:	46bd      	mov	sp, r7
 800d2da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2de:	4770      	bx	lr

0800d2e0 <VL53L1_init_refspadchar_config_struct>:


#ifndef VL53L1_NOCALIB
VL53L1_Error VL53L1_init_refspadchar_config_struct(
	VL53L1_refspadchar_config_t   *pdata)
{
 800d2e0:	b480      	push	{r7}
 800d2e2:	b085      	sub	sp, #20
 800d2e4:	af00      	add	r7, sp, #0
 800d2e6:	6078      	str	r0, [r7, #4]
	/*
	 * Initializes Ref SPAD Char data structures preset mode
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800d2e8:	2300      	movs	r3, #0
 800d2ea:	73fb      	strb	r3, [r7, #15]
	 * target_count_rate_mcps    = 0x0A00 - 9.7 -> 20.0 Mcps
	 * min_count_rate_limit_mcps = 0x0500 - 9.7 -> 10.0 Mcps
	 * max_count_rate_limit_mcps = 0x1400 - 9.7 -> 40.0 Mcps
	 */

	pdata->device_test_mode =
 800d2ec:	687b      	ldr	r3, [r7, #4]
 800d2ee:	2208      	movs	r2, #8
 800d2f0:	701a      	strb	r2, [r3, #0]
			VL53L1_TUNINGPARM_REFSPADCHAR_DEVICE_TEST_MODE_DEFAULT;
	pdata->vcsel_period              =
 800d2f2:	687b      	ldr	r3, [r7, #4]
 800d2f4:	220b      	movs	r2, #11
 800d2f6:	705a      	strb	r2, [r3, #1]
			VL53L1_TUNINGPARM_REFSPADCHAR_VCSEL_PERIOD_DEFAULT;
	pdata->timeout_us                =
 800d2f8:	687b      	ldr	r3, [r7, #4]
 800d2fa:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800d2fe:	605a      	str	r2, [r3, #4]
			VL53L1_TUNINGPARM_REFSPADCHAR_PHASECAL_TIMEOUT_US_DEFAULT;
	pdata->target_count_rate_mcps    =
 800d300:	687b      	ldr	r3, [r7, #4]
 800d302:	f44f 6220 	mov.w	r2, #2560	; 0xa00
 800d306:	811a      	strh	r2, [r3, #8]
			VL53L1_TUNINGPARM_REFSPADCHAR_TARGET_COUNT_RATE_MCPS_DEFAULT;
	pdata->min_count_rate_limit_mcps =
 800d308:	687b      	ldr	r3, [r7, #4]
 800d30a:	f44f 62a0 	mov.w	r2, #1280	; 0x500
 800d30e:	815a      	strh	r2, [r3, #10]
			VL53L1_TUNINGPARM_REFSPADCHAR_MIN_COUNTRATE_LIMIT_MCPS_DEFAULT;
	pdata->max_count_rate_limit_mcps =
 800d310:	687b      	ldr	r3, [r7, #4]
 800d312:	f44f 52a0 	mov.w	r2, #5120	; 0x1400
 800d316:	819a      	strh	r2, [r3, #12]
			VL53L1_TUNINGPARM_REFSPADCHAR_MAX_COUNTRATE_LIMIT_MCPS_DEFAULT;

	LOG_FUNCTION_END(status);

	return status;
 800d318:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800d31c:	4618      	mov	r0, r3
 800d31e:	3714      	adds	r7, #20
 800d320:	46bd      	mov	sp, r7
 800d322:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d326:	4770      	bx	lr

0800d328 <VL53L1_init_ssc_config_struct>:


#ifndef VL53L1_NOCALIB
VL53L1_Error VL53L1_init_ssc_config_struct(
	VL53L1_ssc_config_t   *pdata)
{
 800d328:	b480      	push	{r7}
 800d32a:	b085      	sub	sp, #20
 800d32c:	af00      	add	r7, sp, #0
 800d32e:	6078      	str	r0, [r7, #4]
	/*
	 * Initializes SPAD Self Check (SSC) data structure
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800d330:	2300      	movs	r3, #0
 800d332:	73fb      	strb	r3, [r7, #15]
	/* SPAD Select Check Configuration */

	/* 0 - store RTN count rates
	 * 1 - store REF count rates
	 */
	pdata->array_select = VL53L1_DEVICESSCARRAY_RTN;
 800d334:	687b      	ldr	r3, [r7, #4]
 800d336:	2200      	movs	r2, #0
 800d338:	701a      	strb	r2, [r3, #0]

	/* VCSEL period register value  0x12 (18) -> 38 VCSEL clocks */
	pdata->vcsel_period =
 800d33a:	687b      	ldr	r3, [r7, #4]
 800d33c:	2212      	movs	r2, #18
 800d33e:	705a      	strb	r2, [r3, #1]
			VL53L1_TUNINGPARM_SPADMAP_VCSEL_PERIOD_DEFAULT;

	/* VCSEL pulse start */
	pdata->vcsel_start  =
 800d340:	687b      	ldr	r3, [r7, #4]
 800d342:	220f      	movs	r2, #15
 800d344:	709a      	strb	r2, [r3, #2]
			VL53L1_TUNINGPARM_SPADMAP_VCSEL_START_DEFAULT;

	/* VCSEL pulse width */
	pdata->vcsel_width  = 0x02;
 800d346:	687b      	ldr	r3, [r7, #4]
 800d348:	2202      	movs	r2, #2
 800d34a:	70da      	strb	r2, [r3, #3]

	/* SSC timeout [us] */
	pdata->timeout_us   = 36000;
 800d34c:	687b      	ldr	r3, [r7, #4]
 800d34e:	f648 42a0 	movw	r2, #36000	; 0x8ca0
 800d352:	605a      	str	r2, [r3, #4]

	/* SSC rate limit [Mcps]
	 * - 9.7 for VCSEL ON
	 * - 1.15 for VCSEL OFF
	 */
	pdata->rate_limit_mcps =
 800d354:	687b      	ldr	r3, [r7, #4]
 800d356:	220c      	movs	r2, #12
 800d358:	811a      	strh	r2, [r3, #8]
			VL53L1_TUNINGPARM_SPADMAP_RATE_LIMIT_MCPS_DEFAULT;

	LOG_FUNCTION_END(status);

	return status;
 800d35a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800d35e:	4618      	mov	r0, r3
 800d360:	3714      	adds	r7, #20
 800d362:	46bd      	mov	sp, r7
 800d364:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d368:	4770      	bx	lr

0800d36a <VL53L1_init_xtalk_config_struct>:


VL53L1_Error VL53L1_init_xtalk_config_struct(
	VL53L1_customer_nvm_managed_t *pnvm,
	VL53L1_xtalk_config_t   *pdata)
{
 800d36a:	b580      	push	{r7, lr}
 800d36c:	b084      	sub	sp, #16
 800d36e:	af00      	add	r7, sp, #0
 800d370:	6078      	str	r0, [r7, #4]
 800d372:	6039      	str	r1, [r7, #0]
	/*
	 * Initializes Xtalk Config structure
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800d374:	2300      	movs	r3, #0
 800d376:	73fb      	strb	r3, [r7, #15]
	 */

	/* Store xtalk data into golden copy */

	pdata->algo__crosstalk_compensation_plane_offset_kcps      =
		pnvm->algo__crosstalk_compensation_plane_offset_kcps;
 800d378:	687b      	ldr	r3, [r7, #4]
 800d37a:	895b      	ldrh	r3, [r3, #10]
 800d37c:	461a      	mov	r2, r3
	pdata->algo__crosstalk_compensation_plane_offset_kcps      =
 800d37e:	683b      	ldr	r3, [r7, #0]
 800d380:	601a      	str	r2, [r3, #0]
	pdata->algo__crosstalk_compensation_x_plane_gradient_kcps  =
		pnvm->algo__crosstalk_compensation_x_plane_gradient_kcps;
 800d382:	687b      	ldr	r3, [r7, #4]
 800d384:	f9b3 200c 	ldrsh.w	r2, [r3, #12]
	pdata->algo__crosstalk_compensation_x_plane_gradient_kcps  =
 800d388:	683b      	ldr	r3, [r7, #0]
 800d38a:	809a      	strh	r2, [r3, #4]
	pdata->algo__crosstalk_compensation_y_plane_gradient_kcps  =
		pnvm->algo__crosstalk_compensation_y_plane_gradient_kcps;
 800d38c:	687b      	ldr	r3, [r7, #4]
 800d38e:	f9b3 200e 	ldrsh.w	r2, [r3, #14]
	pdata->algo__crosstalk_compensation_y_plane_gradient_kcps  =
 800d392:	683b      	ldr	r3, [r7, #0]
 800d394:	80da      	strh	r2, [r3, #6]

	/* Store NVM defaults for later use */

	pdata->nvm_default__crosstalk_compensation_plane_offset_kcps      =
		(uint32_t)pnvm->algo__crosstalk_compensation_plane_offset_kcps;
 800d396:	687b      	ldr	r3, [r7, #4]
 800d398:	895b      	ldrh	r3, [r3, #10]
 800d39a:	461a      	mov	r2, r3
	pdata->nvm_default__crosstalk_compensation_plane_offset_kcps      =
 800d39c:	683b      	ldr	r3, [r7, #0]
 800d39e:	609a      	str	r2, [r3, #8]
	pdata->nvm_default__crosstalk_compensation_x_plane_gradient_kcps  =
		pnvm->algo__crosstalk_compensation_x_plane_gradient_kcps;
 800d3a0:	687b      	ldr	r3, [r7, #4]
 800d3a2:	f9b3 200c 	ldrsh.w	r2, [r3, #12]
	pdata->nvm_default__crosstalk_compensation_x_plane_gradient_kcps  =
 800d3a6:	683b      	ldr	r3, [r7, #0]
 800d3a8:	819a      	strh	r2, [r3, #12]
	pdata->nvm_default__crosstalk_compensation_y_plane_gradient_kcps  =
		pnvm->algo__crosstalk_compensation_y_plane_gradient_kcps;
 800d3aa:	687b      	ldr	r3, [r7, #4]
 800d3ac:	f9b3 200e 	ldrsh.w	r2, [r3, #14]
	pdata->nvm_default__crosstalk_compensation_y_plane_gradient_kcps  =
 800d3b0:	683b      	ldr	r3, [r7, #0]
 800d3b2:	81da      	strh	r2, [r3, #14]

	pdata->lite_mode_crosstalk_margin_kcps                     =
 800d3b4:	683b      	ldr	r3, [r7, #0]
 800d3b6:	2200      	movs	r2, #0
 800d3b8:	825a      	strh	r2, [r3, #18]
			VL53L1_TUNINGPARM_LITE_XTALK_MARGIN_KCPS_DEFAULT;

	/* Default for Range Ignore Threshold Mult = 2.0 */

	pdata->crosstalk_range_ignore_threshold_mult =
 800d3ba:	683b      	ldr	r3, [r7, #0]
 800d3bc:	2240      	movs	r2, #64	; 0x40
 800d3be:	751a      	strb	r2, [r3, #20]
			VL53L1_TUNINGPARM_LITE_RIT_MULT_DEFAULT;

	if ((pdata->algo__crosstalk_compensation_plane_offset_kcps == 0x00)
 800d3c0:	683b      	ldr	r3, [r7, #0]
 800d3c2:	681b      	ldr	r3, [r3, #0]
 800d3c4:	2b00      	cmp	r3, #0
 800d3c6:	d10d      	bne.n	800d3e4 <VL53L1_init_xtalk_config_struct+0x7a>
		&& (pdata->algo__crosstalk_compensation_x_plane_gradient_kcps == 0x00)
 800d3c8:	683b      	ldr	r3, [r7, #0]
 800d3ca:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800d3ce:	2b00      	cmp	r3, #0
 800d3d0:	d108      	bne.n	800d3e4 <VL53L1_init_xtalk_config_struct+0x7a>
		&& (pdata->algo__crosstalk_compensation_y_plane_gradient_kcps == 0x00))
 800d3d2:	683b      	ldr	r3, [r7, #0]
 800d3d4:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 800d3d8:	2b00      	cmp	r3, #0
 800d3da:	d103      	bne.n	800d3e4 <VL53L1_init_xtalk_config_struct+0x7a>
		pdata->global_crosstalk_compensation_enable = 0x00;
 800d3dc:	683b      	ldr	r3, [r7, #0]
 800d3de:	2200      	movs	r2, #0
 800d3e0:	741a      	strb	r2, [r3, #16]
 800d3e2:	e002      	b.n	800d3ea <VL53L1_init_xtalk_config_struct+0x80>
	else
		pdata->global_crosstalk_compensation_enable = 0x01;
 800d3e4:	683b      	ldr	r3, [r7, #0]
 800d3e6:	2201      	movs	r2, #1
 800d3e8:	741a      	strb	r2, [r3, #16]


	if ((status == VL53L1_ERROR_NONE) &&
 800d3ea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d3ee:	2b00      	cmp	r3, #0
 800d3f0:	d114      	bne.n	800d41c <VL53L1_init_xtalk_config_struct+0xb2>
		(pdata->global_crosstalk_compensation_enable == 0x01)) {
 800d3f2:	683b      	ldr	r3, [r7, #0]
 800d3f4:	7c1b      	ldrb	r3, [r3, #16]
	if ((status == VL53L1_ERROR_NONE) &&
 800d3f6:	2b01      	cmp	r3, #1
 800d3f8:	d110      	bne.n	800d41c <VL53L1_init_xtalk_config_struct+0xb2>
		pdata->crosstalk_range_ignore_threshold_rate_mcps =
			VL53L1_calc_range_ignore_threshold(
 800d3fa:	683b      	ldr	r3, [r7, #0]
 800d3fc:	6818      	ldr	r0, [r3, #0]
 800d3fe:	683b      	ldr	r3, [r7, #0]
 800d400:	f9b3 1004 	ldrsh.w	r1, [r3, #4]
 800d404:	683b      	ldr	r3, [r7, #0]
 800d406:	f9b3 2006 	ldrsh.w	r2, [r3, #6]
 800d40a:	683b      	ldr	r3, [r7, #0]
 800d40c:	7d1b      	ldrb	r3, [r3, #20]
 800d40e:	f000 ff97 	bl	800e340 <VL53L1_calc_range_ignore_threshold>
 800d412:	4603      	mov	r3, r0
 800d414:	461a      	mov	r2, r3
		pdata->crosstalk_range_ignore_threshold_rate_mcps =
 800d416:	683b      	ldr	r3, [r7, #0]
 800d418:	82da      	strh	r2, [r3, #22]
 800d41a:	e002      	b.n	800d422 <VL53L1_init_xtalk_config_struct+0xb8>
				pdata->algo__crosstalk_compensation_plane_offset_kcps,
				pdata->algo__crosstalk_compensation_x_plane_gradient_kcps,
				pdata->algo__crosstalk_compensation_y_plane_gradient_kcps,
				pdata->crosstalk_range_ignore_threshold_mult);
	} else {
		pdata->crosstalk_range_ignore_threshold_rate_mcps = 0;
 800d41c:	683b      	ldr	r3, [r7, #0]
 800d41e:	2200      	movs	r2, #0
 800d420:	82da      	strh	r2, [r3, #22]
	}

	LOG_FUNCTION_END(status);

	return status;
 800d422:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800d426:	4618      	mov	r0, r3
 800d428:	3710      	adds	r7, #16
 800d42a:	46bd      	mov	sp, r7
 800d42c:	bd80      	pop	{r7, pc}

0800d42e <VL53L1_init_offset_cal_config_struct>:

#ifndef VL53L1_NOCALIB
VL53L1_Error VL53L1_init_offset_cal_config_struct(
	VL53L1_offsetcal_config_t   *pdata)
{
 800d42e:	b480      	push	{r7}
 800d430:	b085      	sub	sp, #20
 800d432:	af00      	add	r7, sp, #0
 800d434:	6078      	str	r0, [r7, #4]
	/*
	 * Initializes Offset Calibration Config structure
	 * - for use with VL53L1_run_offset_calibration()
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800d436:	2300      	movs	r3, #0
 800d438:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("");

	/* Preset Timeout and DSS defaults */

	pdata->dss_config__target_total_rate_mcps          =
 800d43a:	687b      	ldr	r3, [r7, #4]
 800d43c:	f44f 6220 	mov.w	r2, #2560	; 0xa00
 800d440:	801a      	strh	r2, [r3, #0]
			VL53L1_TUNINGPARM_OFFSET_CAL_DSS_RATE_MCPS_DEFAULT;
	/* 20.0 Mcps */
	pdata->phasecal_config_timeout_us                  =
 800d442:	687b      	ldr	r3, [r7, #4]
 800d444:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800d448:	605a      	str	r2, [r3, #4]
			VL53L1_TUNINGPARM_OFFSET_CAL_PHASECAL_TIMEOUT_US_DEFAULT;
	/* 1000 us */
	pdata->range_config_timeout_us                     =
 800d44a:	687b      	ldr	r3, [r7, #4]
 800d44c:	f243 22c8 	movw	r2, #13000	; 0x32c8
 800d450:	609a      	str	r2, [r3, #8]
			VL53L1_TUNINGPARM_OFFSET_CAL_RANGE_TIMEOUT_US_DEFAULT;
	/* 13000 us */
	pdata->mm_config_timeout_us                        =
 800d452:	687b      	ldr	r3, [r7, #4]
 800d454:	f243 22c8 	movw	r2, #13000	; 0x32c8
 800d458:	60da      	str	r2, [r3, #12]
			VL53L1_TUNINGPARM_OFFSET_CAL_MM_TIMEOUT_US_DEFAULT;
	/* 13000 us - Added as part of Patch_AddedOffsetCalMMTuningParm_11791 */

	/* Init number of averaged samples */

	pdata->pre_num_of_samples                          =
 800d45a:	687b      	ldr	r3, [r7, #4]
 800d45c:	2208      	movs	r2, #8
 800d45e:	741a      	strb	r2, [r3, #16]
			VL53L1_TUNINGPARM_OFFSET_CAL_PRE_SAMPLES_DEFAULT;
	pdata->mm1_num_of_samples                          =
 800d460:	687b      	ldr	r3, [r7, #4]
 800d462:	2228      	movs	r2, #40	; 0x28
 800d464:	745a      	strb	r2, [r3, #17]
			VL53L1_TUNINGPARM_OFFSET_CAL_MM1_SAMPLES_DEFAULT;
	pdata->mm2_num_of_samples                          =
 800d466:	687b      	ldr	r3, [r7, #4]
 800d468:	2209      	movs	r2, #9
 800d46a:	749a      	strb	r2, [r3, #18]
			VL53L1_TUNINGPARM_OFFSET_CAL_MM2_SAMPLES_DEFAULT;

	LOG_FUNCTION_END(status);

	return status;
 800d46c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800d470:	4618      	mov	r0, r3
 800d472:	3714      	adds	r7, #20
 800d474:	46bd      	mov	sp, r7
 800d476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d47a:	4770      	bx	lr

0800d47c <VL53L1_init_tuning_parm_storage_struct>:
#endif

VL53L1_Error VL53L1_init_tuning_parm_storage_struct(
	VL53L1_tuning_parm_storage_t   *pdata)
{
 800d47c:	b480      	push	{r7}
 800d47e:	b085      	sub	sp, #20
 800d480:	af00      	add	r7, sp, #0
 800d482:	6078      	str	r0, [r7, #4]
	/*
	 * Initializes  Tuning Param storage structure
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800d484:	2300      	movs	r3, #0
 800d486:	73fb      	strb	r3, [r7, #15]
	 *
	 * - Custom overwrite possible from vl53l1_set_tuning_parms()
	 * - via tuning file input
	 */

	pdata->tp_tuning_parm_version              =
 800d488:	687b      	ldr	r3, [r7, #4]
 800d48a:	f248 0203 	movw	r2, #32771	; 0x8003
 800d48e:	801a      	strh	r2, [r3, #0]
			VL53L1_TUNINGPARM_VERSION_DEFAULT;
	pdata->tp_tuning_parm_key_table_version    =
 800d490:	687b      	ldr	r3, [r7, #4]
 800d492:	f248 0201 	movw	r2, #32769	; 0x8001
 800d496:	805a      	strh	r2, [r3, #2]
			VL53L1_TUNINGPARM_KEY_TABLE_VERSION_DEFAULT;
	pdata->tp_tuning_parm_lld_version          =
 800d498:	687b      	ldr	r3, [r7, #4]
 800d49a:	f248 0241 	movw	r2, #32833	; 0x8041
 800d49e:	809a      	strh	r2, [r3, #4]
			VL53L1_TUNINGPARM_LLD_VERSION_DEFAULT;
	pdata->tp_init_phase_rtn_lite_long         =
 800d4a0:	687b      	ldr	r3, [r7, #4]
 800d4a2:	220e      	movs	r2, #14
 800d4a4:	719a      	strb	r2, [r3, #6]
			VL53L1_TUNINGPARM_INITIAL_PHASE_RTN_LITE_LONG_RANGE_DEFAULT;
	pdata->tp_init_phase_rtn_lite_med          =
 800d4a6:	687b      	ldr	r3, [r7, #4]
 800d4a8:	220a      	movs	r2, #10
 800d4aa:	71da      	strb	r2, [r3, #7]
			VL53L1_TUNINGPARM_INITIAL_PHASE_RTN_LITE_MED_RANGE_DEFAULT;
	pdata->tp_init_phase_rtn_lite_short        =
 800d4ac:	687b      	ldr	r3, [r7, #4]
 800d4ae:	2206      	movs	r2, #6
 800d4b0:	721a      	strb	r2, [r3, #8]
			VL53L1_TUNINGPARM_INITIAL_PHASE_RTN_LITE_SHORT_RANGE_DEFAULT;
	pdata->tp_init_phase_ref_lite_long         =
 800d4b2:	687b      	ldr	r3, [r7, #4]
 800d4b4:	220e      	movs	r2, #14
 800d4b6:	725a      	strb	r2, [r3, #9]
			VL53L1_TUNINGPARM_INITIAL_PHASE_REF_LITE_LONG_RANGE_DEFAULT;
	pdata->tp_init_phase_ref_lite_med          =
 800d4b8:	687b      	ldr	r3, [r7, #4]
 800d4ba:	220a      	movs	r2, #10
 800d4bc:	729a      	strb	r2, [r3, #10]
			VL53L1_TUNINGPARM_INITIAL_PHASE_REF_LITE_MED_RANGE_DEFAULT;
	pdata->tp_init_phase_ref_lite_short        =
 800d4be:	687b      	ldr	r3, [r7, #4]
 800d4c0:	2206      	movs	r2, #6
 800d4c2:	72da      	strb	r2, [r3, #11]
			VL53L1_TUNINGPARM_INITIAL_PHASE_REF_LITE_SHORT_RANGE_DEFAULT;
	pdata->tp_consistency_lite_phase_tolerance =
 800d4c4:	687b      	ldr	r3, [r7, #4]
 800d4c6:	2202      	movs	r2, #2
 800d4c8:	731a      	strb	r2, [r3, #12]
			VL53L1_TUNINGPARM_CONSISTENCY_LITE_PHASE_TOLERANCE_DEFAULT;
	pdata->tp_phasecal_target                  =
 800d4ca:	687b      	ldr	r3, [r7, #4]
 800d4cc:	2221      	movs	r2, #33	; 0x21
 800d4ce:	735a      	strb	r2, [r3, #13]
			VL53L1_TUNINGPARM_PHASECAL_TARGET_DEFAULT;
	pdata->tp_cal_repeat_rate                  =
 800d4d0:	687b      	ldr	r3, [r7, #4]
 800d4d2:	2200      	movs	r2, #0
 800d4d4:	81da      	strh	r2, [r3, #14]
			VL53L1_TUNINGPARM_LITE_CAL_REPEAT_RATE_DEFAULT;
	pdata->tp_lite_min_clip                    =
 800d4d6:	687b      	ldr	r3, [r7, #4]
 800d4d8:	2200      	movs	r2, #0
 800d4da:	741a      	strb	r2, [r3, #16]
			VL53L1_TUNINGPARM_LITE_MIN_CLIP_MM_DEFAULT;
	pdata->tp_lite_long_sigma_thresh_mm        =
 800d4dc:	687b      	ldr	r3, [r7, #4]
 800d4de:	f44f 72b4 	mov.w	r2, #360	; 0x168
 800d4e2:	825a      	strh	r2, [r3, #18]
			VL53L1_TUNINGPARM_LITE_LONG_SIGMA_THRESH_MM_DEFAULT;
	pdata->tp_lite_med_sigma_thresh_mm         =
 800d4e4:	687b      	ldr	r3, [r7, #4]
 800d4e6:	f44f 72b4 	mov.w	r2, #360	; 0x168
 800d4ea:	829a      	strh	r2, [r3, #20]
			VL53L1_TUNINGPARM_LITE_MED_SIGMA_THRESH_MM_DEFAULT;
	pdata->tp_lite_short_sigma_thresh_mm       =
 800d4ec:	687b      	ldr	r3, [r7, #4]
 800d4ee:	f44f 72b4 	mov.w	r2, #360	; 0x168
 800d4f2:	82da      	strh	r2, [r3, #22]
			VL53L1_TUNINGPARM_LITE_SHORT_SIGMA_THRESH_MM_DEFAULT;
	pdata->tp_lite_long_min_count_rate_rtn_mcps  =
 800d4f4:	687b      	ldr	r3, [r7, #4]
 800d4f6:	22c0      	movs	r2, #192	; 0xc0
 800d4f8:	831a      	strh	r2, [r3, #24]
			VL53L1_TUNINGPARM_LITE_LONG_MIN_COUNT_RATE_RTN_MCPS_DEFAULT;
	pdata->tp_lite_med_min_count_rate_rtn_mcps   =
 800d4fa:	687b      	ldr	r3, [r7, #4]
 800d4fc:	22c0      	movs	r2, #192	; 0xc0
 800d4fe:	835a      	strh	r2, [r3, #26]
			VL53L1_TUNINGPARM_LITE_MED_MIN_COUNT_RATE_RTN_MCPS_DEFAULT;
	pdata->tp_lite_short_min_count_rate_rtn_mcps =
 800d500:	687b      	ldr	r3, [r7, #4]
 800d502:	22c0      	movs	r2, #192	; 0xc0
 800d504:	839a      	strh	r2, [r3, #28]
			VL53L1_TUNINGPARM_LITE_SHORT_MIN_COUNT_RATE_RTN_MCPS_DEFAULT;
	pdata->tp_lite_sigma_est_pulse_width_ns      =
 800d506:	687b      	ldr	r3, [r7, #4]
 800d508:	2208      	movs	r2, #8
 800d50a:	779a      	strb	r2, [r3, #30]
			VL53L1_TUNINGPARM_LITE_SIGMA_EST_PULSE_WIDTH_DEFAULT;
	pdata->tp_lite_sigma_est_amb_width_ns        =
 800d50c:	687b      	ldr	r3, [r7, #4]
 800d50e:	2210      	movs	r2, #16
 800d510:	77da      	strb	r2, [r3, #31]
			VL53L1_TUNINGPARM_LITE_SIGMA_EST_AMB_WIDTH_NS_DEFAULT;
	pdata->tp_lite_sigma_ref_mm                  =
 800d512:	687b      	ldr	r3, [r7, #4]
 800d514:	2201      	movs	r2, #1
 800d516:	f883 2020 	strb.w	r2, [r3, #32]
			VL53L1_TUNINGPARM_LITE_SIGMA_REF_MM_DEFAULT;
	pdata->tp_lite_seed_cfg                      =
 800d51a:	687b      	ldr	r3, [r7, #4]
 800d51c:	2202      	movs	r2, #2
 800d51e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
			VL53L1_TUNINGPARM_LITE_SEED_CONFIG_DEFAULT;
	pdata->tp_timed_seed_cfg                     =
 800d522:	687b      	ldr	r3, [r7, #4]
 800d524:	2201      	movs	r2, #1
 800d526:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
			VL53L1_TUNINGPARM_TIMED_SEED_CONFIG_DEFAULT;
	pdata->tp_lite_quantifier                    =
 800d52a:	687b      	ldr	r3, [r7, #4]
 800d52c:	2202      	movs	r2, #2
 800d52e:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
			VL53L1_TUNINGPARM_LITE_QUANTIFIER_DEFAULT;
	pdata->tp_lite_first_order_select            =
 800d532:	687b      	ldr	r3, [r7, #4]
 800d534:	2200      	movs	r2, #0
 800d536:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
			VL53L1_TUNINGPARM_LITE_FIRST_ORDER_SELECT_DEFAULT;

	/* Preset Mode Configurations */
	/* - New parms added as part of Patch_TuningParmPresetModeAddition_11839 */

	pdata->tp_dss_target_lite_mcps               =
 800d53a:	687b      	ldr	r3, [r7, #4]
 800d53c:	f44f 6220 	mov.w	r2, #2560	; 0xa00
 800d540:	84da      	strh	r2, [r3, #38]	; 0x26
			VL53L1_TUNINGPARM_LITE_DSS_CONFIG_TARGET_TOTAL_RATE_MCPS_DEFAULT;
	pdata->tp_dss_target_timed_mcps              =
 800d542:	687b      	ldr	r3, [r7, #4]
 800d544:	f44f 6220 	mov.w	r2, #2560	; 0xa00
 800d548:	851a      	strh	r2, [r3, #40]	; 0x28
			VL53L1_TUNINGPARM_TIMED_DSS_CONFIG_TARGET_TOTAL_RATE_MCPS_DEFAULT;
	pdata->tp_phasecal_timeout_lite_us           =
 800d54a:	687b      	ldr	r3, [r7, #4]
 800d54c:	f248 0230 	movw	r2, #32816	; 0x8030
 800d550:	62da      	str	r2, [r3, #44]	; 0x2c
			VL53L1_TUNINGPARM_LITE_PHASECAL_CONFIG_TIMEOUT_US;
	pdata->tp_phasecal_timeout_timed_us          =
 800d552:	687b      	ldr	r3, [r7, #4]
 800d554:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800d558:	631a      	str	r2, [r3, #48]	; 0x30
			VL53L1_TUNINGPARM_TIMED_PHASECAL_CONFIG_TIMEOUT_US_DEFAULT;
	pdata->tp_mm_timeout_lite_us                 =
 800d55a:	687b      	ldr	r3, [r7, #4]
 800d55c:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 800d560:	635a      	str	r2, [r3, #52]	; 0x34
			VL53L1_TUNINGPARM_LITE_MM_CONFIG_TIMEOUT_US_DEFAULT;
	pdata->tp_mm_timeout_timed_us                =
 800d562:	687b      	ldr	r3, [r7, #4]
 800d564:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 800d568:	639a      	str	r2, [r3, #56]	; 0x38
			VL53L1_TUNINGPARM_TIMED_MM_CONFIG_TIMEOUT_US_DEFAULT;
	pdata->tp_range_timeout_lite_us              =
 800d56a:	687b      	ldr	r3, [r7, #4]
 800d56c:	f24f 6218 	movw	r2, #63000	; 0xf618
 800d570:	641a      	str	r2, [r3, #64]	; 0x40
			VL53L1_TUNINGPARM_LITE_RANGE_CONFIG_TIMEOUT_US_DEFAULT;
	pdata->tp_range_timeout_timed_us             =
 800d572:	687b      	ldr	r3, [r7, #4]
 800d574:	f243 22c8 	movw	r2, #13000	; 0x32c8
 800d578:	645a      	str	r2, [r3, #68]	; 0x44
			VL53L1_TUNINGPARM_TIMED_RANGE_CONFIG_TIMEOUT_US_DEFAULT;

	/* Added for Patch_LowPowerAutoMode */

	pdata->tp_mm_timeout_lpa_us =
 800d57a:	687b      	ldr	r3, [r7, #4]
 800d57c:	2201      	movs	r2, #1
 800d57e:	63da      	str	r2, [r3, #60]	; 0x3c
			VL53L1_TUNINGPARM_LOWPOWERAUTO_MM_CONFIG_TIMEOUT_US_DEFAULT;
	pdata->tp_range_timeout_lpa_us =
 800d580:	687b      	ldr	r3, [r7, #4]
 800d582:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 800d586:	649a      	str	r2, [r3, #72]	; 0x48
			VL53L1_TUNINGPARM_LOWPOWERAUTO_RANGE_CONFIG_TIMEOUT_US_DEFAULT;


	LOG_FUNCTION_END(status);

	return status;
 800d588:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800d58c:	4618      	mov	r0, r3
 800d58e:	3714      	adds	r7, #20
 800d590:	46bd      	mov	sp, r7
 800d592:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d596:	4770      	bx	lr

0800d598 <VL53L1_preset_mode_standard_ranging>:
	VL53L1_general_config_t   *pgeneral,
	VL53L1_timing_config_t    *ptiming,
	VL53L1_dynamic_config_t   *pdynamic,
	VL53L1_system_control_t   *psystem,
	VL53L1_tuning_parm_storage_t *ptuning_parms)
{
 800d598:	b480      	push	{r7}
 800d59a:	b087      	sub	sp, #28
 800d59c:	af00      	add	r7, sp, #0
 800d59e:	60f8      	str	r0, [r7, #12]
 800d5a0:	60b9      	str	r1, [r7, #8]
 800d5a2:	607a      	str	r2, [r7, #4]
 800d5a4:	603b      	str	r3, [r7, #0]
	 *  - back to back
	 *
	 *  PLEASE NOTE THE SETTINGS BELOW AT PROVISIONAL AND WILL CHANGE!
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800d5a6:	2300      	movs	r3, #0
 800d5a8:	75fb      	strb	r3, [r7, #23]
	LOG_FUNCTION_START("");

	/* Static Configuration */

	/* dss_config__target_total_rate_mcps = 20.0 Mcps 9.7 fp */
	pstatic->dss_config__target_total_rate_mcps               = 0x0A00;
 800d5aa:	68fb      	ldr	r3, [r7, #12]
 800d5ac:	f44f 6220 	mov.w	r2, #2560	; 0xa00
 800d5b0:	801a      	strh	r2, [r3, #0]
	pstatic->debug__ctrl                                      = 0x00;
 800d5b2:	68fb      	ldr	r3, [r7, #12]
 800d5b4:	2200      	movs	r2, #0
 800d5b6:	709a      	strb	r2, [r3, #2]
	pstatic->test_mode__ctrl                                  = 0x00;
 800d5b8:	68fb      	ldr	r3, [r7, #12]
 800d5ba:	2200      	movs	r2, #0
 800d5bc:	70da      	strb	r2, [r3, #3]
	pstatic->clk_gating__ctrl                                 = 0x00;
 800d5be:	68fb      	ldr	r3, [r7, #12]
 800d5c0:	2200      	movs	r2, #0
 800d5c2:	711a      	strb	r2, [r3, #4]
	pstatic->nvm_bist__ctrl                                   = 0x00;
 800d5c4:	68fb      	ldr	r3, [r7, #12]
 800d5c6:	2200      	movs	r2, #0
 800d5c8:	715a      	strb	r2, [r3, #5]
	pstatic->nvm_bist__num_nvm_words                          = 0x00;
 800d5ca:	68fb      	ldr	r3, [r7, #12]
 800d5cc:	2200      	movs	r2, #0
 800d5ce:	719a      	strb	r2, [r3, #6]
	pstatic->nvm_bist__start_address                          = 0x00;
 800d5d0:	68fb      	ldr	r3, [r7, #12]
 800d5d2:	2200      	movs	r2, #0
 800d5d4:	71da      	strb	r2, [r3, #7]
	pstatic->host_if__status                                  = 0x00;
 800d5d6:	68fb      	ldr	r3, [r7, #12]
 800d5d8:	2200      	movs	r2, #0
 800d5da:	721a      	strb	r2, [r3, #8]
	pstatic->pad_i2c_hv__config                               = 0x00;
 800d5dc:	68fb      	ldr	r3, [r7, #12]
 800d5de:	2200      	movs	r2, #0
 800d5e0:	725a      	strb	r2, [r3, #9]
	pstatic->pad_i2c_hv__extsup_config                        = 0x00;
 800d5e2:	68fb      	ldr	r3, [r7, #12]
 800d5e4:	2200      	movs	r2, #0
 800d5e6:	729a      	strb	r2, [r3, #10]

	/*
	 *  0 - gpio__extsup_hv
	 *  1 - gpio__vmodeint_hv
	 */
	pstatic->gpio_hv_pad__ctrl                                = 0x00;
 800d5e8:	68fb      	ldr	r3, [r7, #12]
 800d5ea:	2200      	movs	r2, #0
 800d5ec:	72da      	strb	r2, [r3, #11]
	 * Set interrupt active low
	 *
	 *  3:0 - gpio__mux_select_hv
	 *    4 - gpio__mux_active_high_hv
	 */
	pstatic->gpio_hv_mux__ctrl  = \
 800d5ee:	68fb      	ldr	r3, [r7, #12]
 800d5f0:	2211      	movs	r2, #17
 800d5f2:	731a      	strb	r2, [r3, #12]
			VL53L1_DEVICEINTERRUPTPOLARITY_ACTIVE_LOW | \
			VL53L1_DEVICEGPIOMODE_OUTPUT_RANGE_AND_ERROR_INTERRUPTS;

	pstatic->gpio__tio_hv_status                              = 0x02;
 800d5f4:	68fb      	ldr	r3, [r7, #12]
 800d5f6:	2202      	movs	r2, #2
 800d5f8:	735a      	strb	r2, [r3, #13]
	pstatic->gpio__fio_hv_status                              = 0x00;
 800d5fa:	68fb      	ldr	r3, [r7, #12]
 800d5fc:	2200      	movs	r2, #0
 800d5fe:	739a      	strb	r2, [r3, #14]
	pstatic->ana_config__spad_sel_pswidth                     = 0x02;
 800d600:	68fb      	ldr	r3, [r7, #12]
 800d602:	2202      	movs	r2, #2
 800d604:	73da      	strb	r2, [r3, #15]
	pstatic->ana_config__vcsel_pulse_width_offset             = 0x08;
 800d606:	68fb      	ldr	r3, [r7, #12]
 800d608:	2208      	movs	r2, #8
 800d60a:	741a      	strb	r2, [r3, #16]
	pstatic->ana_config__fast_osc__config_ctrl                = 0x00;
 800d60c:	68fb      	ldr	r3, [r7, #12]
 800d60e:	2200      	movs	r2, #0
 800d610:	745a      	strb	r2, [r3, #17]

	pstatic->sigma_estimator__effective_pulse_width_ns        =
			ptuning_parms->tp_lite_sigma_est_pulse_width_ns;
 800d612:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d614:	7f9a      	ldrb	r2, [r3, #30]
	pstatic->sigma_estimator__effective_pulse_width_ns        =
 800d616:	68fb      	ldr	r3, [r7, #12]
 800d618:	749a      	strb	r2, [r3, #18]
	pstatic->sigma_estimator__effective_ambient_width_ns      =
			ptuning_parms->tp_lite_sigma_est_amb_width_ns;
 800d61a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d61c:	7fda      	ldrb	r2, [r3, #31]
	pstatic->sigma_estimator__effective_ambient_width_ns      =
 800d61e:	68fb      	ldr	r3, [r7, #12]
 800d620:	74da      	strb	r2, [r3, #19]
	pstatic->sigma_estimator__sigma_ref_mm                    =
			ptuning_parms->tp_lite_sigma_ref_mm;
 800d622:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d624:	f893 2020 	ldrb.w	r2, [r3, #32]
	pstatic->sigma_estimator__sigma_ref_mm                    =
 800d628:	68fb      	ldr	r3, [r7, #12]
 800d62a:	751a      	strb	r2, [r3, #20]
	/* Minimum allowable value of 1 - 0 disables the feature */
	pstatic->algo__crosstalk_compensation_valid_height_mm     = 0x01;
 800d62c:	68fb      	ldr	r3, [r7, #12]
 800d62e:	2201      	movs	r2, #1
 800d630:	755a      	strb	r2, [r3, #21]
	pstatic->spare_host_config__static_config_spare_0         = 0x00;
 800d632:	68fb      	ldr	r3, [r7, #12]
 800d634:	2200      	movs	r2, #0
 800d636:	759a      	strb	r2, [r3, #22]
	pstatic->spare_host_config__static_config_spare_1         = 0x00;
 800d638:	68fb      	ldr	r3, [r7, #12]
 800d63a:	2200      	movs	r2, #0
 800d63c:	75da      	strb	r2, [r3, #23]

	pstatic->algo__range_ignore_threshold_mcps                = 0x0000;
 800d63e:	68fb      	ldr	r3, [r7, #12]
 800d640:	2200      	movs	r2, #0
 800d642:	831a      	strh	r2, [r3, #24]

	/* set RIT distance to 20 mm */
	pstatic->algo__range_ignore_valid_height_mm               = 0xff;
 800d644:	68fb      	ldr	r3, [r7, #12]
 800d646:	22ff      	movs	r2, #255	; 0xff
 800d648:	769a      	strb	r2, [r3, #26]
	pstatic->algo__range_min_clip                             =
			ptuning_parms->tp_lite_min_clip;
 800d64a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d64c:	7c1a      	ldrb	r2, [r3, #16]
	pstatic->algo__range_min_clip                             =
 800d64e:	68fb      	ldr	r3, [r7, #12]
 800d650:	76da      	strb	r2, [r3, #27]
	 * Phase consistency check limit - format 1.3 fp
	 * 0x02 -> 0.25
	 * 0x08 -> 1.00
	 */
	pstatic->algo__consistency_check__tolerance               =
			ptuning_parms->tp_consistency_lite_phase_tolerance;
 800d652:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d654:	7b1a      	ldrb	r2, [r3, #12]
	pstatic->algo__consistency_check__tolerance               =
 800d656:	68fb      	ldr	r3, [r7, #12]
 800d658:	771a      	strb	r2, [r3, #28]
	pstatic->spare_host_config__static_config_spare_2         = 0x00;
 800d65a:	68fb      	ldr	r3, [r7, #12]
 800d65c:	2200      	movs	r2, #0
 800d65e:	775a      	strb	r2, [r3, #29]
	pstatic->sd_config__reset_stages_msb                      = 0x00;
 800d660:	68fb      	ldr	r3, [r7, #12]
 800d662:	2200      	movs	r2, #0
 800d664:	779a      	strb	r2, [r3, #30]
	pstatic->sd_config__reset_stages_lsb                      = 0x00;
 800d666:	68fb      	ldr	r3, [r7, #12]
 800d668:	2200      	movs	r2, #0
 800d66a:	77da      	strb	r2, [r3, #31]

	pgeneral->gph_config__stream_count_update_value           = 0x00;
 800d66c:	68bb      	ldr	r3, [r7, #8]
 800d66e:	2200      	movs	r2, #0
 800d670:	701a      	strb	r2, [r3, #0]
	pgeneral->global_config__stream_divider                   = 0x00;
 800d672:	68bb      	ldr	r3, [r7, #8]
 800d674:	2200      	movs	r2, #0
 800d676:	705a      	strb	r2, [r3, #1]
	pgeneral->system__interrupt_config_gpio =
 800d678:	68bb      	ldr	r3, [r7, #8]
 800d67a:	2220      	movs	r2, #32
 800d67c:	709a      	strb	r2, [r3, #2]
			VL53L1_INTERRUPT_CONFIG_NEW_SAMPLE_READY;
	pgeneral->cal_config__vcsel_start                         = 0x0B;
 800d67e:	68bb      	ldr	r3, [r7, #8]
 800d680:	220b      	movs	r2, #11
 800d682:	70da      	strb	r2, [r3, #3]
	 * 60 * 60 ranges (once every minute @ 60Hz)
	 * 0 - disables
	 * 12-bit value -> 4095 max
	 */
	pgeneral->cal_config__repeat_rate                         =
			ptuning_parms->tp_cal_repeat_rate;
 800d684:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d686:	89da      	ldrh	r2, [r3, #14]
	pgeneral->cal_config__repeat_rate                         =
 800d688:	68bb      	ldr	r3, [r7, #8]
 800d68a:	809a      	strh	r2, [r3, #4]
	pgeneral->global_config__vcsel_width                      = 0x02;
 800d68c:	68bb      	ldr	r3, [r7, #8]
 800d68e:	2202      	movs	r2, #2
 800d690:	719a      	strb	r2, [r3, #6]
	/* 13 macro periods gives a timeout of 1ms */
	pgeneral->phasecal_config__timeout_macrop                 = 0x0D;
 800d692:	68bb      	ldr	r3, [r7, #8]
 800d694:	220d      	movs	r2, #13
 800d696:	71da      	strb	r2, [r3, #7]
	/* Phase cal target phase 2.0625 - 4.4 fp -> 0x21*/
	pgeneral->phasecal_config__target                         =
			ptuning_parms->tp_phasecal_target;
 800d698:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d69a:	7b5a      	ldrb	r2, [r3, #13]
	pgeneral->phasecal_config__target                         =
 800d69c:	68bb      	ldr	r3, [r7, #8]
 800d69e:	721a      	strb	r2, [r3, #8]
	pgeneral->phasecal_config__override                       = 0x00;
 800d6a0:	68bb      	ldr	r3, [r7, #8]
 800d6a2:	2200      	movs	r2, #0
 800d6a4:	725a      	strb	r2, [r3, #9]
	pgeneral->dss_config__roi_mode_control =
 800d6a6:	68bb      	ldr	r3, [r7, #8]
 800d6a8:	2201      	movs	r2, #1
 800d6aa:	729a      	strb	r2, [r3, #10]
			VL53L1_DEVICEDSSMODE__TARGET_RATE;
	/* format for threshold high and low is 9.7 fp */
	pgeneral->system__thresh_rate_high                        = 0x0000;
 800d6ac:	68bb      	ldr	r3, [r7, #8]
 800d6ae:	2200      	movs	r2, #0
 800d6b0:	819a      	strh	r2, [r3, #12]
	pgeneral->system__thresh_rate_low                         = 0x0000;
 800d6b2:	68bb      	ldr	r3, [r7, #8]
 800d6b4:	2200      	movs	r2, #0
 800d6b6:	81da      	strh	r2, [r3, #14]
	/* The format for manual effective spads is 8.8 -> 0x8C00 = 140.00 */
	pgeneral->dss_config__manual_effective_spads_select       = 0x8C00;
 800d6b8:	68bb      	ldr	r3, [r7, #8]
 800d6ba:	f44f 420c 	mov.w	r2, #35840	; 0x8c00
 800d6be:	821a      	strh	r2, [r3, #16]
	pgeneral->dss_config__manual_block_select                 = 0x00;
 800d6c0:	68bb      	ldr	r3, [r7, #8]
 800d6c2:	2200      	movs	r2, #0
 800d6c4:	749a      	strb	r2, [r3, #18]
	 * Aperture attenuation value - format 0.8
	 *
	 * Nominal:  5x   -> 0.200000 * 256 = 51 = 0x33
	 * Measured: 4.6x -> 0.217391 * 256 = 56 = 0x38
	 */
	pgeneral->dss_config__aperture_attenuation                = 0x38;
 800d6c6:	68bb      	ldr	r3, [r7, #8]
 800d6c8:	2238      	movs	r2, #56	; 0x38
 800d6ca:	74da      	strb	r2, [r3, #19]
	pgeneral->dss_config__max_spads_limit                     = 0xFF;
 800d6cc:	68bb      	ldr	r3, [r7, #8]
 800d6ce:	22ff      	movs	r2, #255	; 0xff
 800d6d0:	751a      	strb	r2, [r3, #20]
	pgeneral->dss_config__min_spads_limit                     = 0x01;
 800d6d2:	68bb      	ldr	r3, [r7, #8]
 800d6d4:	2201      	movs	r2, #1
 800d6d6:	755a      	strb	r2, [r3, #21]

	/* Timing Configuration */

	/* Default timing of 2ms */
	ptiming->mm_config__timeout_macrop_a_hi                   = 0x00;
 800d6d8:	687b      	ldr	r3, [r7, #4]
 800d6da:	2200      	movs	r2, #0
 800d6dc:	701a      	strb	r2, [r3, #0]
	ptiming->mm_config__timeout_macrop_a_lo                   = 0x1a;
 800d6de:	687b      	ldr	r3, [r7, #4]
 800d6e0:	221a      	movs	r2, #26
 800d6e2:	705a      	strb	r2, [r3, #1]
	ptiming->mm_config__timeout_macrop_b_hi                   = 0x00;
 800d6e4:	687b      	ldr	r3, [r7, #4]
 800d6e6:	2200      	movs	r2, #0
 800d6e8:	709a      	strb	r2, [r3, #2]
	ptiming->mm_config__timeout_macrop_b_lo                   = 0x20;
 800d6ea:	687b      	ldr	r3, [r7, #4]
 800d6ec:	2220      	movs	r2, #32
 800d6ee:	70da      	strb	r2, [r3, #3]
	/* Setup for 30ms default */
	ptiming->range_config__timeout_macrop_a_hi                = 0x01;
 800d6f0:	687b      	ldr	r3, [r7, #4]
 800d6f2:	2201      	movs	r2, #1
 800d6f4:	711a      	strb	r2, [r3, #4]
	ptiming->range_config__timeout_macrop_a_lo                = 0xCC;
 800d6f6:	687b      	ldr	r3, [r7, #4]
 800d6f8:	22cc      	movs	r2, #204	; 0xcc
 800d6fa:	715a      	strb	r2, [r3, #5]
	/* register value 11 gives a 24 VCSEL period */
	ptiming->range_config__vcsel_period_a                     = 0x0B;
 800d6fc:	687b      	ldr	r3, [r7, #4]
 800d6fe:	220b      	movs	r2, #11
 800d700:	719a      	strb	r2, [r3, #6]
	/* Setup for 30ms default */
	ptiming->range_config__timeout_macrop_b_hi                = 0x01;
 800d702:	687b      	ldr	r3, [r7, #4]
 800d704:	2201      	movs	r2, #1
 800d706:	71da      	strb	r2, [r3, #7]
	ptiming->range_config__timeout_macrop_b_lo                = 0xF5;
 800d708:	687b      	ldr	r3, [r7, #4]
 800d70a:	22f5      	movs	r2, #245	; 0xf5
 800d70c:	721a      	strb	r2, [r3, #8]
	/* register value  09 gives a 20 VCSEL period */
	ptiming->range_config__vcsel_period_b                     = 0x09;
 800d70e:	687b      	ldr	r3, [r7, #4]
 800d710:	2209      	movs	r2, #9
 800d712:	725a      	strb	r2, [r3, #9]
	 *
	 * 0x003C -> 15.0 mm
	 * 0x0050 -> 20.0 mm
	 */
	ptiming->range_config__sigma_thresh                       =
			ptuning_parms->tp_lite_med_sigma_thresh_mm;
 800d714:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d716:	8a9a      	ldrh	r2, [r3, #20]
	ptiming->range_config__sigma_thresh                       =
 800d718:	687b      	ldr	r3, [r7, #4]
 800d71a:	815a      	strh	r2, [r3, #10]
	 *  Rate Limit - format 9.7fp
	 *  0x0020 -> 0.250 Mcps
	 *  0x0080 -> 1.000 Mcps
	 */
	ptiming->range_config__min_count_rate_rtn_limit_mcps      =
			ptuning_parms->tp_lite_med_min_count_rate_rtn_mcps;
 800d71c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d71e:	8b5a      	ldrh	r2, [r3, #26]
	ptiming->range_config__min_count_rate_rtn_limit_mcps      =
 800d720:	687b      	ldr	r3, [r7, #4]
 800d722:	819a      	strh	r2, [r3, #12]

	/* Phase limit register formats = 5.3
	 * low   = 0x08 ->  1.0
	 * high  = 0x78 -> 15.0 -> 3.0m
	 */
	ptiming->range_config__valid_phase_low                    = 0x08;
 800d724:	687b      	ldr	r3, [r7, #4]
 800d726:	2208      	movs	r2, #8
 800d728:	739a      	strb	r2, [r3, #14]
	ptiming->range_config__valid_phase_high                   = 0x78;
 800d72a:	687b      	ldr	r3, [r7, #4]
 800d72c:	2278      	movs	r2, #120	; 0x78
 800d72e:	73da      	strb	r2, [r3, #15]
	ptiming->system__intermeasurement_period                  = 0x00000000;
 800d730:	687b      	ldr	r3, [r7, #4]
 800d732:	2200      	movs	r2, #0
 800d734:	611a      	str	r2, [r3, #16]
	ptiming->system__fractional_enable                        = 0x00;
 800d736:	687b      	ldr	r3, [r7, #4]
 800d738:	2200      	movs	r2, #0
 800d73a:	751a      	strb	r2, [r3, #20]

	/* Dynamic Configuration */

	pdynamic->system__grouped_parameter_hold_0                 = 0x01;
 800d73c:	683b      	ldr	r3, [r7, #0]
 800d73e:	2201      	movs	r2, #1
 800d740:	701a      	strb	r2, [r3, #0]

	pdynamic->system__thresh_high                              = 0x0000;
 800d742:	683b      	ldr	r3, [r7, #0]
 800d744:	2200      	movs	r2, #0
 800d746:	805a      	strh	r2, [r3, #2]
	pdynamic->system__thresh_low                               = 0x0000;
 800d748:	683b      	ldr	r3, [r7, #0]
 800d74a:	2200      	movs	r2, #0
 800d74c:	809a      	strh	r2, [r3, #4]
	pdynamic->system__enable_xtalk_per_quadrant                = 0x00;
 800d74e:	683b      	ldr	r3, [r7, #0]
 800d750:	2200      	movs	r2, #0
 800d752:	719a      	strb	r2, [r3, #6]
	pdynamic->system__seed_config =
			ptuning_parms->tp_lite_seed_cfg;
 800d754:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d756:	f893 2021 	ldrb.w	r2, [r3, #33]	; 0x21
	pdynamic->system__seed_config =
 800d75a:	683b      	ldr	r3, [r7, #0]
 800d75c:	71da      	strb	r2, [r3, #7]

	/* Timing A */
	pdynamic->sd_config__woi_sd0                               = 0x0B;
 800d75e:	683b      	ldr	r3, [r7, #0]
 800d760:	220b      	movs	r2, #11
 800d762:	721a      	strb	r2, [r3, #8]
	/* Timing B */
	pdynamic->sd_config__woi_sd1                               = 0x09;
 800d764:	683b      	ldr	r3, [r7, #0]
 800d766:	2209      	movs	r2, #9
 800d768:	725a      	strb	r2, [r3, #9]

	pdynamic->sd_config__initial_phase_sd0                     =
			ptuning_parms->tp_init_phase_rtn_lite_med;
 800d76a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d76c:	79da      	ldrb	r2, [r3, #7]
	pdynamic->sd_config__initial_phase_sd0                     =
 800d76e:	683b      	ldr	r3, [r7, #0]
 800d770:	729a      	strb	r2, [r3, #10]
	pdynamic->sd_config__initial_phase_sd1                     =
			ptuning_parms->tp_init_phase_ref_lite_med;;
 800d772:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d774:	7a9a      	ldrb	r2, [r3, #10]
	pdynamic->sd_config__initial_phase_sd1                     =
 800d776:	683b      	ldr	r3, [r7, #0]
 800d778:	72da      	strb	r2, [r3, #11]

	pdynamic->system__grouped_parameter_hold_1                 = 0x01;
 800d77a:	683b      	ldr	r3, [r7, #0]
 800d77c:	2201      	movs	r2, #1
 800d77e:	731a      	strb	r2, [r3, #12]
	 *
	 *  Setting below 2nd order, Quantifier = 1024
	 */

	pdynamic->sd_config__first_order_select =
			ptuning_parms->tp_lite_first_order_select;
 800d780:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d782:	f893 2024 	ldrb.w	r2, [r3, #36]	; 0x24
	pdynamic->sd_config__first_order_select =
 800d786:	683b      	ldr	r3, [r7, #0]
 800d788:	735a      	strb	r2, [r3, #13]
	pdynamic->sd_config__quantifier         =
			ptuning_parms->tp_lite_quantifier;
 800d78a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d78c:	f893 2023 	ldrb.w	r2, [r3, #35]	; 0x23
	pdynamic->sd_config__quantifier         =
 800d790:	683b      	ldr	r3, [r7, #0]
 800d792:	739a      	strb	r2, [r3, #14]

	/* Below defaults will be overwritten by zone_cfg
	 * Spad no = 199 (0xC7)
	 * Spad no =  63 (0x3F)
	 */
	pdynamic->roi_config__user_roi_centre_spad              = 0xC7;
 800d794:	683b      	ldr	r3, [r7, #0]
 800d796:	22c7      	movs	r2, #199	; 0xc7
 800d798:	73da      	strb	r2, [r3, #15]
	/* 16x16 ROI */
	pdynamic->roi_config__user_roi_requested_global_xy_size = 0xFF;
 800d79a:	683b      	ldr	r3, [r7, #0]
 800d79c:	22ff      	movs	r2, #255	; 0xff
 800d79e:	741a      	strb	r2, [r3, #16]


	pdynamic->system__sequence_config                          = \
 800d7a0:	683b      	ldr	r3, [r7, #0]
 800d7a2:	22db      	movs	r2, #219	; 0xdb
 800d7a4:	745a      	strb	r2, [r3, #17]
			VL53L1_SEQUENCE_DSS1_EN | \
			VL53L1_SEQUENCE_DSS2_EN | \
			VL53L1_SEQUENCE_MM2_EN | \
			VL53L1_SEQUENCE_RANGE_EN;

	pdynamic->system__grouped_parameter_hold                   = 0x02;
 800d7a6:	683b      	ldr	r3, [r7, #0]
 800d7a8:	2202      	movs	r2, #2
 800d7aa:	749a      	strb	r2, [r3, #18]

	/* System control */


	psystem->system__stream_count_ctrl                         = 0x00;
 800d7ac:	6a3b      	ldr	r3, [r7, #32]
 800d7ae:	2200      	movs	r2, #0
 800d7b0:	705a      	strb	r2, [r3, #1]
	psystem->firmware__enable                                  = 0x01;
 800d7b2:	6a3b      	ldr	r3, [r7, #32]
 800d7b4:	2201      	movs	r2, #1
 800d7b6:	709a      	strb	r2, [r3, #2]
	psystem->system__interrupt_clear                           = \
 800d7b8:	6a3b      	ldr	r3, [r7, #32]
 800d7ba:	2201      	movs	r2, #1
 800d7bc:	70da      	strb	r2, [r3, #3]
			VL53L1_CLEAR_RANGE_INT;

	psystem->system__mode_start                                = \
 800d7be:	6a3b      	ldr	r3, [r7, #32]
 800d7c0:	2221      	movs	r2, #33	; 0x21
 800d7c2:	711a      	strb	r2, [r3, #4]
			VL53L1_DEVICEREADOUTMODE_SINGLE_SD | \
			VL53L1_DEVICEMEASUREMENTMODE_BACKTOBACK;

	LOG_FUNCTION_END(status);

	return status;
 800d7c4:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800d7c8:	4618      	mov	r0, r3
 800d7ca:	371c      	adds	r7, #28
 800d7cc:	46bd      	mov	sp, r7
 800d7ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7d2:	4770      	bx	lr

0800d7d4 <VL53L1_preset_mode_standard_ranging_short_range>:
	VL53L1_general_config_t   *pgeneral,
	VL53L1_timing_config_t    *ptiming,
	VL53L1_dynamic_config_t   *pdynamic,
	VL53L1_system_control_t   *psystem,
	VL53L1_tuning_parm_storage_t *ptuning_parms)
{
 800d7d4:	b580      	push	{r7, lr}
 800d7d6:	b088      	sub	sp, #32
 800d7d8:	af02      	add	r7, sp, #8
 800d7da:	60f8      	str	r0, [r7, #12]
 800d7dc:	60b9      	str	r1, [r7, #8]
 800d7de:	607a      	str	r2, [r7, #4]
 800d7e0:	603b      	str	r3, [r7, #0]
	 * (up to 1.4 metres)
	 *
	 * PLEASE NOTE THE SETTINGS BELOW AT PROVISIONAL AND WILL CHANGE!
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800d7e2:	2300      	movs	r3, #0
 800d7e4:	75fb      	strb	r3, [r7, #23]

	/* Call standard ranging configuration followed by
	 * overrides for the  short range configuration
	 */

	status = VL53L1_preset_mode_standard_ranging(
 800d7e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d7e8:	9301      	str	r3, [sp, #4]
 800d7ea:	6a3b      	ldr	r3, [r7, #32]
 800d7ec:	9300      	str	r3, [sp, #0]
 800d7ee:	683b      	ldr	r3, [r7, #0]
 800d7f0:	687a      	ldr	r2, [r7, #4]
 800d7f2:	68b9      	ldr	r1, [r7, #8]
 800d7f4:	68f8      	ldr	r0, [r7, #12]
 800d7f6:	f7ff fecf 	bl	800d598 <VL53L1_preset_mode_standard_ranging>
 800d7fa:	4603      	mov	r3, r0
 800d7fc:	75fb      	strb	r3, [r7, #23]
		psystem,
		ptuning_parms);

	/* now override standard ranging specific registers */

	if (status == VL53L1_ERROR_NONE) {
 800d7fe:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800d802:	2b00      	cmp	r3, #0
 800d804:	d121      	bne.n	800d84a <VL53L1_preset_mode_standard_ranging_short_range+0x76>
		 * min_count_rate_rtn_limit_mcps = 0x0080 ->  9.7fp ->  1.0 Mcps
		 * valid_phase_low               = 0x08 -> 5.3fp -> 1.0
		 * valid_phase_high              = 0x38 -> 5.3fp -> 7.0 -> 1.4m
		 */

		ptiming->range_config__vcsel_period_a                = 0x07;
 800d806:	687b      	ldr	r3, [r7, #4]
 800d808:	2207      	movs	r2, #7
 800d80a:	719a      	strb	r2, [r3, #6]
		ptiming->range_config__vcsel_period_b                = 0x05;
 800d80c:	687b      	ldr	r3, [r7, #4]
 800d80e:	2205      	movs	r2, #5
 800d810:	725a      	strb	r2, [r3, #9]
		ptiming->range_config__sigma_thresh                  =
				ptuning_parms->tp_lite_short_sigma_thresh_mm;
 800d812:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d814:	8ada      	ldrh	r2, [r3, #22]
		ptiming->range_config__sigma_thresh                  =
 800d816:	687b      	ldr	r3, [r7, #4]
 800d818:	815a      	strh	r2, [r3, #10]
		ptiming->range_config__min_count_rate_rtn_limit_mcps =
				ptuning_parms->tp_lite_short_min_count_rate_rtn_mcps;
 800d81a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d81c:	8b9a      	ldrh	r2, [r3, #28]
		ptiming->range_config__min_count_rate_rtn_limit_mcps =
 800d81e:	687b      	ldr	r3, [r7, #4]
 800d820:	819a      	strh	r2, [r3, #12]
		ptiming->range_config__valid_phase_low               = 0x08;
 800d822:	687b      	ldr	r3, [r7, #4]
 800d824:	2208      	movs	r2, #8
 800d826:	739a      	strb	r2, [r3, #14]
		ptiming->range_config__valid_phase_high              = 0x38;
 800d828:	687b      	ldr	r3, [r7, #4]
 800d82a:	2238      	movs	r2, #56	; 0x38
 800d82c:	73da      	strb	r2, [r3, #15]
		/* Dynamic Configuration
		 * SD0 -> Timing A
		 * SD1 -> Timing B
		 */

		pdynamic->sd_config__woi_sd0                         = 0x07;
 800d82e:	683b      	ldr	r3, [r7, #0]
 800d830:	2207      	movs	r2, #7
 800d832:	721a      	strb	r2, [r3, #8]
		pdynamic->sd_config__woi_sd1                         = 0x05;
 800d834:	683b      	ldr	r3, [r7, #0]
 800d836:	2205      	movs	r2, #5
 800d838:	725a      	strb	r2, [r3, #9]
		pdynamic->sd_config__initial_phase_sd0               =
				ptuning_parms->tp_init_phase_rtn_lite_short;
 800d83a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d83c:	7a1a      	ldrb	r2, [r3, #8]
		pdynamic->sd_config__initial_phase_sd0               =
 800d83e:	683b      	ldr	r3, [r7, #0]
 800d840:	729a      	strb	r2, [r3, #10]
		pdynamic->sd_config__initial_phase_sd1               =
				ptuning_parms->tp_init_phase_ref_lite_short;
 800d842:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d844:	7ada      	ldrb	r2, [r3, #11]
		pdynamic->sd_config__initial_phase_sd1               =
 800d846:	683b      	ldr	r3, [r7, #0]
 800d848:	72da      	strb	r2, [r3, #11]
	}

	LOG_FUNCTION_END(status);

	return status;
 800d84a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800d84e:	4618      	mov	r0, r3
 800d850:	3718      	adds	r7, #24
 800d852:	46bd      	mov	sp, r7
 800d854:	bd80      	pop	{r7, pc}

0800d856 <VL53L1_preset_mode_standard_ranging_long_range>:
	VL53L1_general_config_t   *pgeneral,
	VL53L1_timing_config_t    *ptiming,
	VL53L1_dynamic_config_t   *pdynamic,
	VL53L1_system_control_t   *psystem,
	VL53L1_tuning_parm_storage_t *ptuning_parms)
{
 800d856:	b580      	push	{r7, lr}
 800d858:	b088      	sub	sp, #32
 800d85a:	af02      	add	r7, sp, #8
 800d85c:	60f8      	str	r0, [r7, #12]
 800d85e:	60b9      	str	r1, [r7, #8]
 800d860:	607a      	str	r2, [r7, #4]
 800d862:	603b      	str	r3, [r7, #0]
	 * (up to 4.8 metres)
	 *
	 *  PLEASE NOTE THE SETTINGS BELOW AT PROVISIONAL AND WILL CHANGE!
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800d864:	2300      	movs	r3, #0
 800d866:	75fb      	strb	r3, [r7, #23]

	/* Call standard ranging configuration with
	 * overrides for long range configuration
	 */

	status = VL53L1_preset_mode_standard_ranging(
 800d868:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d86a:	9301      	str	r3, [sp, #4]
 800d86c:	6a3b      	ldr	r3, [r7, #32]
 800d86e:	9300      	str	r3, [sp, #0]
 800d870:	683b      	ldr	r3, [r7, #0]
 800d872:	687a      	ldr	r2, [r7, #4]
 800d874:	68b9      	ldr	r1, [r7, #8]
 800d876:	68f8      	ldr	r0, [r7, #12]
 800d878:	f7ff fe8e 	bl	800d598 <VL53L1_preset_mode_standard_ranging>
 800d87c:	4603      	mov	r3, r0
 800d87e:	75fb      	strb	r3, [r7, #23]
		psystem,
		ptuning_parms);

	/* now override standard ranging specific registers */

	if (status == VL53L1_ERROR_NONE) {
 800d880:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800d884:	2b00      	cmp	r3, #0
 800d886:	d121      	bne.n	800d8cc <VL53L1_preset_mode_standard_ranging_long_range+0x76>
		 * min_count_rate_rtn_limit_mcps = 0x0080 ->  9.7fp ->  1.0 Mcps
		 * valid_phase_low               = 0x08 -> 5.3fp ->  1.0
		 * valid_phase_high              = 0xB8 -> 5.3fp -> 23.0 -> 4.6m
		 */

		ptiming->range_config__vcsel_period_a                = 0x0F;
 800d888:	687b      	ldr	r3, [r7, #4]
 800d88a:	220f      	movs	r2, #15
 800d88c:	719a      	strb	r2, [r3, #6]
		ptiming->range_config__vcsel_period_b                = 0x0D;
 800d88e:	687b      	ldr	r3, [r7, #4]
 800d890:	220d      	movs	r2, #13
 800d892:	725a      	strb	r2, [r3, #9]
		ptiming->range_config__sigma_thresh                  =
				ptuning_parms->tp_lite_long_sigma_thresh_mm;
 800d894:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d896:	8a5a      	ldrh	r2, [r3, #18]
		ptiming->range_config__sigma_thresh                  =
 800d898:	687b      	ldr	r3, [r7, #4]
 800d89a:	815a      	strh	r2, [r3, #10]
		ptiming->range_config__min_count_rate_rtn_limit_mcps =
				ptuning_parms->tp_lite_long_min_count_rate_rtn_mcps;
 800d89c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d89e:	8b1a      	ldrh	r2, [r3, #24]
		ptiming->range_config__min_count_rate_rtn_limit_mcps =
 800d8a0:	687b      	ldr	r3, [r7, #4]
 800d8a2:	819a      	strh	r2, [r3, #12]
		ptiming->range_config__valid_phase_low               = 0x08;
 800d8a4:	687b      	ldr	r3, [r7, #4]
 800d8a6:	2208      	movs	r2, #8
 800d8a8:	739a      	strb	r2, [r3, #14]
		ptiming->range_config__valid_phase_high              = 0xB8;
 800d8aa:	687b      	ldr	r3, [r7, #4]
 800d8ac:	22b8      	movs	r2, #184	; 0xb8
 800d8ae:	73da      	strb	r2, [r3, #15]
		/* Dynamic Configuration
		 * SD0 -> Timing A
		 * SD1 -> Timing B
		 */

		pdynamic->sd_config__woi_sd0                         = 0x0F;
 800d8b0:	683b      	ldr	r3, [r7, #0]
 800d8b2:	220f      	movs	r2, #15
 800d8b4:	721a      	strb	r2, [r3, #8]
		pdynamic->sd_config__woi_sd1                         = 0x0D;
 800d8b6:	683b      	ldr	r3, [r7, #0]
 800d8b8:	220d      	movs	r2, #13
 800d8ba:	725a      	strb	r2, [r3, #9]
		pdynamic->sd_config__initial_phase_sd0               =
				ptuning_parms->tp_init_phase_rtn_lite_long;
 800d8bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d8be:	799a      	ldrb	r2, [r3, #6]
		pdynamic->sd_config__initial_phase_sd0               =
 800d8c0:	683b      	ldr	r3, [r7, #0]
 800d8c2:	729a      	strb	r2, [r3, #10]
		pdynamic->sd_config__initial_phase_sd1               =
				ptuning_parms->tp_init_phase_ref_lite_long;
 800d8c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d8c6:	7a5a      	ldrb	r2, [r3, #9]
		pdynamic->sd_config__initial_phase_sd1               =
 800d8c8:	683b      	ldr	r3, [r7, #0]
 800d8ca:	72da      	strb	r2, [r3, #11]
	}

	LOG_FUNCTION_END(status);

	return status;
 800d8cc:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800d8d0:	4618      	mov	r0, r3
 800d8d2:	3718      	adds	r7, #24
 800d8d4:	46bd      	mov	sp, r7
 800d8d6:	bd80      	pop	{r7, pc}

0800d8d8 <VL53L1_preset_mode_standard_ranging_mm1_cal>:
	VL53L1_general_config_t   *pgeneral,
	VL53L1_timing_config_t    *ptiming,
	VL53L1_dynamic_config_t   *pdynamic,
	VL53L1_system_control_t   *psystem,
	VL53L1_tuning_parm_storage_t *ptuning_parms)
{
 800d8d8:	b580      	push	{r7, lr}
 800d8da:	b088      	sub	sp, #32
 800d8dc:	af02      	add	r7, sp, #8
 800d8de:	60f8      	str	r0, [r7, #12]
 800d8e0:	60b9      	str	r1, [r7, #8]
 800d8e2:	607a      	str	r2, [r7, #4]
 800d8e4:	603b      	str	r3, [r7, #0]
	 * VL53L1_DEVICEPRESETMODE_STANDARD_RANGING_MM1_CAL
	 *
	 * PLEASE NOTE THE SETTINGS BELOW AT PROVISIONAL AND WILL CHANGE!
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800d8e6:	2300      	movs	r3, #0
 800d8e8:	75fb      	strb	r3, [r7, #23]

	/* Call standard ranging configuration with
	 * overrides for long range configuration
	 */

	status = VL53L1_preset_mode_standard_ranging(
 800d8ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d8ec:	9301      	str	r3, [sp, #4]
 800d8ee:	6a3b      	ldr	r3, [r7, #32]
 800d8f0:	9300      	str	r3, [sp, #0]
 800d8f2:	683b      	ldr	r3, [r7, #0]
 800d8f4:	687a      	ldr	r2, [r7, #4]
 800d8f6:	68b9      	ldr	r1, [r7, #8]
 800d8f8:	68f8      	ldr	r0, [r7, #12]
 800d8fa:	f7ff fe4d 	bl	800d598 <VL53L1_preset_mode_standard_ranging>
 800d8fe:	4603      	mov	r3, r0
 800d900:	75fb      	strb	r3, [r7, #23]
		psystem,
		ptuning_parms);

	/* now override standard ranging specific registers */

	if (status == VL53L1_ERROR_NONE) {
 800d902:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800d906:	2b00      	cmp	r3, #0
 800d908:	d105      	bne.n	800d916 <VL53L1_preset_mode_standard_ranging_mm1_cal+0x3e>

		pgeneral->dss_config__roi_mode_control =
 800d90a:	68bb      	ldr	r3, [r7, #8]
 800d90c:	2202      	movs	r2, #2
 800d90e:	729a      	strb	r2, [r3, #10]
				VL53L1_DEVICEDSSMODE__REQUESTED_EFFFECTIVE_SPADS;

		pdynamic->system__sequence_config  = \
 800d910:	683b      	ldr	r3, [r7, #0]
 800d912:	223b      	movs	r2, #59	; 0x3b
 800d914:	745a      	strb	r2, [r3, #17]
				VL53L1_SEQUENCE_MM1_EN;
	}

	LOG_FUNCTION_END(status);

	return status;
 800d916:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800d91a:	4618      	mov	r0, r3
 800d91c:	3718      	adds	r7, #24
 800d91e:	46bd      	mov	sp, r7
 800d920:	bd80      	pop	{r7, pc}

0800d922 <VL53L1_preset_mode_standard_ranging_mm2_cal>:
	VL53L1_general_config_t   *pgeneral,
	VL53L1_timing_config_t    *ptiming,
	VL53L1_dynamic_config_t   *pdynamic,
	VL53L1_system_control_t   *psystem,
	VL53L1_tuning_parm_storage_t *ptuning_parms)
{
 800d922:	b580      	push	{r7, lr}
 800d924:	b088      	sub	sp, #32
 800d926:	af02      	add	r7, sp, #8
 800d928:	60f8      	str	r0, [r7, #12]
 800d92a:	60b9      	str	r1, [r7, #8]
 800d92c:	607a      	str	r2, [r7, #4]
 800d92e:	603b      	str	r3, [r7, #0]
	 * VL53L1_DEVICEPRESETMODE_STANDARD_RANGING_MM2_CAL
	 *
	 * PLEASE NOTE THE SETTINGS BELOW AT PROVISIONAL AND WILL CHANGE!
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800d930:	2300      	movs	r3, #0
 800d932:	75fb      	strb	r3, [r7, #23]

	/* Call standard ranging configuration with
	 * overrides for long range configuration
	 */

	status = VL53L1_preset_mode_standard_ranging(
 800d934:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d936:	9301      	str	r3, [sp, #4]
 800d938:	6a3b      	ldr	r3, [r7, #32]
 800d93a:	9300      	str	r3, [sp, #0]
 800d93c:	683b      	ldr	r3, [r7, #0]
 800d93e:	687a      	ldr	r2, [r7, #4]
 800d940:	68b9      	ldr	r1, [r7, #8]
 800d942:	68f8      	ldr	r0, [r7, #12]
 800d944:	f7ff fe28 	bl	800d598 <VL53L1_preset_mode_standard_ranging>
 800d948:	4603      	mov	r3, r0
 800d94a:	75fb      	strb	r3, [r7, #23]
		psystem,
		ptuning_parms);

	/* now override standard ranging specific registers */

	if (status == VL53L1_ERROR_NONE) {
 800d94c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800d950:	2b00      	cmp	r3, #0
 800d952:	d105      	bne.n	800d960 <VL53L1_preset_mode_standard_ranging_mm2_cal+0x3e>

		pgeneral->dss_config__roi_mode_control =
 800d954:	68bb      	ldr	r3, [r7, #8]
 800d956:	2202      	movs	r2, #2
 800d958:	729a      	strb	r2, [r3, #10]
				VL53L1_DEVICEDSSMODE__REQUESTED_EFFFECTIVE_SPADS;

		pdynamic->system__sequence_config  = \
 800d95a:	683b      	ldr	r3, [r7, #0]
 800d95c:	225b      	movs	r2, #91	; 0x5b
 800d95e:	745a      	strb	r2, [r3, #17]
				VL53L1_SEQUENCE_MM2_EN;
	}

	LOG_FUNCTION_END(status);

	return status;
 800d960:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800d964:	4618      	mov	r0, r3
 800d966:	3718      	adds	r7, #24
 800d968:	46bd      	mov	sp, r7
 800d96a:	bd80      	pop	{r7, pc}

0800d96c <VL53L1_preset_mode_timed_ranging>:
	VL53L1_general_config_t   *pgeneral,
	VL53L1_timing_config_t    *ptiming,
	VL53L1_dynamic_config_t   *pdynamic,
	VL53L1_system_control_t   *psystem,
	VL53L1_tuning_parm_storage_t *ptuning_parms)
{
 800d96c:	b580      	push	{r7, lr}
 800d96e:	b088      	sub	sp, #32
 800d970:	af02      	add	r7, sp, #8
 800d972:	60f8      	str	r0, [r7, #12]
 800d974:	60b9      	str	r1, [r7, #8]
 800d976:	607a      	str	r2, [r7, #4]
 800d978:	603b      	str	r3, [r7, #0]
	*  - timed
	*
	*  PLEASE NOTE THE SETTINGS BELOW AT PROVISIONAL AND WILL CHANGE!
	*/

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800d97a:	2300      	movs	r3, #0
 800d97c:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	/* Call standard ranging configuration */

	status = VL53L1_preset_mode_standard_ranging(
 800d97e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d980:	9301      	str	r3, [sp, #4]
 800d982:	6a3b      	ldr	r3, [r7, #32]
 800d984:	9300      	str	r3, [sp, #0]
 800d986:	683b      	ldr	r3, [r7, #0]
 800d988:	687a      	ldr	r2, [r7, #4]
 800d98a:	68b9      	ldr	r1, [r7, #8]
 800d98c:	68f8      	ldr	r0, [r7, #12]
 800d98e:	f7ff fe03 	bl	800d598 <VL53L1_preset_mode_standard_ranging>
 800d992:	4603      	mov	r3, r0
 800d994:	75fb      	strb	r3, [r7, #23]
					psystem,
					ptuning_parms);

	/* now override standard ranging specific registers */

	if (status == VL53L1_ERROR_NONE) {
 800d996:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800d99a:	2b00      	cmp	r3, #0
 800d99c:	d11a      	bne.n	800d9d4 <VL53L1_preset_mode_timed_ranging+0x68>

		/* Dynamic Configuration */

		/* Disable GPH  */
		pdynamic->system__grouped_parameter_hold = 0x00;
 800d99e:	683b      	ldr	r3, [r7, #0]
 800d9a0:	2200      	movs	r2, #0
 800d9a2:	749a      	strb	r2, [r3, #18]

		/* Re-Configure timing budget default for 13ms */
		ptiming->range_config__timeout_macrop_a_hi                = 0x00;
 800d9a4:	687b      	ldr	r3, [r7, #4]
 800d9a6:	2200      	movs	r2, #0
 800d9a8:	711a      	strb	r2, [r3, #4]
		ptiming->range_config__timeout_macrop_a_lo                = 0xB1;
 800d9aa:	687b      	ldr	r3, [r7, #4]
 800d9ac:	22b1      	movs	r2, #177	; 0xb1
 800d9ae:	715a      	strb	r2, [r3, #5]
		/* Setup for 13ms default */
		ptiming->range_config__timeout_macrop_b_hi                = 0x00;
 800d9b0:	687b      	ldr	r3, [r7, #4]
 800d9b2:	2200      	movs	r2, #0
 800d9b4:	71da      	strb	r2, [r3, #7]
		ptiming->range_config__timeout_macrop_b_lo                = 0xD4;
 800d9b6:	687b      	ldr	r3, [r7, #4]
 800d9b8:	22d4      	movs	r2, #212	; 0xd4
 800d9ba:	721a      	strb	r2, [r3, #8]

		/* Timing Configuration */

		ptiming->system__intermeasurement_period = 0x00000600;
 800d9bc:	687b      	ldr	r3, [r7, #4]
 800d9be:	f44f 62c0 	mov.w	r2, #1536	; 0x600
 800d9c2:	611a      	str	r2, [r3, #16]
		pdynamic->system__seed_config =
				ptuning_parms->tp_timed_seed_cfg;
 800d9c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d9c6:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
		pdynamic->system__seed_config =
 800d9ca:	683b      	ldr	r3, [r7, #0]
 800d9cc:	71da      	strb	r2, [r3, #7]

		/* System control */

		/* Configure Timed/Psuedo-solo mode */
		psystem->system__mode_start =
 800d9ce:	6a3b      	ldr	r3, [r7, #32]
 800d9d0:	2240      	movs	r2, #64	; 0x40
 800d9d2:	711a      	strb	r2, [r3, #4]
				VL53L1_DEVICEMEASUREMENTMODE_TIMED;
	}

	LOG_FUNCTION_END(status);

	return status;
 800d9d4:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800d9d8:	4618      	mov	r0, r3
 800d9da:	3718      	adds	r7, #24
 800d9dc:	46bd      	mov	sp, r7
 800d9de:	bd80      	pop	{r7, pc}

0800d9e0 <VL53L1_preset_mode_timed_ranging_short_range>:
	VL53L1_general_config_t   *pgeneral,
	VL53L1_timing_config_t    *ptiming,
	VL53L1_dynamic_config_t   *pdynamic,
	VL53L1_system_control_t   *psystem,
	VL53L1_tuning_parm_storage_t *ptuning_parms)
{
 800d9e0:	b580      	push	{r7, lr}
 800d9e2:	b088      	sub	sp, #32
 800d9e4:	af02      	add	r7, sp, #8
 800d9e6:	60f8      	str	r0, [r7, #12]
 800d9e8:	60b9      	str	r1, [r7, #8]
 800d9ea:	607a      	str	r2, [r7, #4]
 800d9ec:	603b      	str	r3, [r7, #0]
	*  - timed
	*
	*  PLEASE NOTE THE SETTINGS BELOW AT PROVISIONAL AND WILL CHANGE!
	*/

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800d9ee:	2300      	movs	r3, #0
 800d9f0:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	/* Call standard ranging configuration */

	status = VL53L1_preset_mode_standard_ranging_short_range(
 800d9f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d9f4:	9301      	str	r3, [sp, #4]
 800d9f6:	6a3b      	ldr	r3, [r7, #32]
 800d9f8:	9300      	str	r3, [sp, #0]
 800d9fa:	683b      	ldr	r3, [r7, #0]
 800d9fc:	687a      	ldr	r2, [r7, #4]
 800d9fe:	68b9      	ldr	r1, [r7, #8]
 800da00:	68f8      	ldr	r0, [r7, #12]
 800da02:	f7ff fee7 	bl	800d7d4 <VL53L1_preset_mode_standard_ranging_short_range>
 800da06:	4603      	mov	r3, r0
 800da08:	75fb      	strb	r3, [r7, #23]
					psystem,
					ptuning_parms);

	/* now override standard ranging specific registers */

	if (status == VL53L1_ERROR_NONE) {
 800da0a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800da0e:	2b00      	cmp	r3, #0
 800da10:	d11a      	bne.n	800da48 <VL53L1_preset_mode_timed_ranging_short_range+0x68>

		/* Dynamic Configuration */

		/* Disable GPH  */
		pdynamic->system__grouped_parameter_hold = 0x00;
 800da12:	683b      	ldr	r3, [r7, #0]
 800da14:	2200      	movs	r2, #0
 800da16:	749a      	strb	r2, [r3, #18]


		/* Timing Configuration */

		/* Re-Configure timing budget default for 13ms */
		ptiming->range_config__timeout_macrop_a_hi                = 0x01;
 800da18:	687b      	ldr	r3, [r7, #4]
 800da1a:	2201      	movs	r2, #1
 800da1c:	711a      	strb	r2, [r3, #4]
		ptiming->range_config__timeout_macrop_a_lo                = 0x84;
 800da1e:	687b      	ldr	r3, [r7, #4]
 800da20:	2284      	movs	r2, #132	; 0x84
 800da22:	715a      	strb	r2, [r3, #5]
		/* Setup for 13ms default */
		ptiming->range_config__timeout_macrop_b_hi                = 0x01;
 800da24:	687b      	ldr	r3, [r7, #4]
 800da26:	2201      	movs	r2, #1
 800da28:	71da      	strb	r2, [r3, #7]
		ptiming->range_config__timeout_macrop_b_lo                = 0xB1;
 800da2a:	687b      	ldr	r3, [r7, #4]
 800da2c:	22b1      	movs	r2, #177	; 0xb1
 800da2e:	721a      	strb	r2, [r3, #8]

		ptiming->system__intermeasurement_period = 0x00000600;
 800da30:	687b      	ldr	r3, [r7, #4]
 800da32:	f44f 62c0 	mov.w	r2, #1536	; 0x600
 800da36:	611a      	str	r2, [r3, #16]
		pdynamic->system__seed_config =
				ptuning_parms->tp_timed_seed_cfg;
 800da38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800da3a:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
		pdynamic->system__seed_config =
 800da3e:	683b      	ldr	r3, [r7, #0]
 800da40:	71da      	strb	r2, [r3, #7]

		/* System control */

		/* Configure Timed/Psuedo-solo mode */
		psystem->system__mode_start =
 800da42:	6a3b      	ldr	r3, [r7, #32]
 800da44:	2240      	movs	r2, #64	; 0x40
 800da46:	711a      	strb	r2, [r3, #4]
				VL53L1_DEVICEMEASUREMENTMODE_TIMED;
	}

	LOG_FUNCTION_END(status);

	return status;
 800da48:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800da4c:	4618      	mov	r0, r3
 800da4e:	3718      	adds	r7, #24
 800da50:	46bd      	mov	sp, r7
 800da52:	bd80      	pop	{r7, pc}

0800da54 <VL53L1_preset_mode_timed_ranging_long_range>:
	VL53L1_general_config_t   *pgeneral,
	VL53L1_timing_config_t    *ptiming,
	VL53L1_dynamic_config_t   *pdynamic,
	VL53L1_system_control_t   *psystem,
	VL53L1_tuning_parm_storage_t *ptuning_parms)
{
 800da54:	b580      	push	{r7, lr}
 800da56:	b088      	sub	sp, #32
 800da58:	af02      	add	r7, sp, #8
 800da5a:	60f8      	str	r0, [r7, #12]
 800da5c:	60b9      	str	r1, [r7, #8]
 800da5e:	607a      	str	r2, [r7, #4]
 800da60:	603b      	str	r3, [r7, #0]
	*  - timed
	*
	*  PLEASE NOTE THE SETTINGS BELOW AT PROVISIONAL AND WILL CHANGE!
	*/

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800da62:	2300      	movs	r3, #0
 800da64:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	/* Call standard ranging configuration */

	status = VL53L1_preset_mode_standard_ranging_long_range(
 800da66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800da68:	9301      	str	r3, [sp, #4]
 800da6a:	6a3b      	ldr	r3, [r7, #32]
 800da6c:	9300      	str	r3, [sp, #0]
 800da6e:	683b      	ldr	r3, [r7, #0]
 800da70:	687a      	ldr	r2, [r7, #4]
 800da72:	68b9      	ldr	r1, [r7, #8]
 800da74:	68f8      	ldr	r0, [r7, #12]
 800da76:	f7ff feee 	bl	800d856 <VL53L1_preset_mode_standard_ranging_long_range>
 800da7a:	4603      	mov	r3, r0
 800da7c:	75fb      	strb	r3, [r7, #23]
					psystem,
					ptuning_parms);

	/* now override standard ranging specific registers */

	if (status == VL53L1_ERROR_NONE) {
 800da7e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800da82:	2b00      	cmp	r3, #0
 800da84:	d11a      	bne.n	800dabc <VL53L1_preset_mode_timed_ranging_long_range+0x68>

		/* Dynamic Configuration */

		/* Disable GPH  */
		pdynamic->system__grouped_parameter_hold = 0x00;
 800da86:	683b      	ldr	r3, [r7, #0]
 800da88:	2200      	movs	r2, #0
 800da8a:	749a      	strb	r2, [r3, #18]


		/* Timing Configuration */

		/* Re-Configure timing budget default for 13ms */
		ptiming->range_config__timeout_macrop_a_hi                = 0x00;
 800da8c:	687b      	ldr	r3, [r7, #4]
 800da8e:	2200      	movs	r2, #0
 800da90:	711a      	strb	r2, [r3, #4]
		ptiming->range_config__timeout_macrop_a_lo                = 0x97;
 800da92:	687b      	ldr	r3, [r7, #4]
 800da94:	2297      	movs	r2, #151	; 0x97
 800da96:	715a      	strb	r2, [r3, #5]
		/* Setup for 13ms default */
		ptiming->range_config__timeout_macrop_b_hi                = 0x00;
 800da98:	687b      	ldr	r3, [r7, #4]
 800da9a:	2200      	movs	r2, #0
 800da9c:	71da      	strb	r2, [r3, #7]
		ptiming->range_config__timeout_macrop_b_lo                = 0xB1;
 800da9e:	687b      	ldr	r3, [r7, #4]
 800daa0:	22b1      	movs	r2, #177	; 0xb1
 800daa2:	721a      	strb	r2, [r3, #8]

		ptiming->system__intermeasurement_period = 0x00000600;
 800daa4:	687b      	ldr	r3, [r7, #4]
 800daa6:	f44f 62c0 	mov.w	r2, #1536	; 0x600
 800daaa:	611a      	str	r2, [r3, #16]
		pdynamic->system__seed_config =
				ptuning_parms->tp_timed_seed_cfg;
 800daac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800daae:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
		pdynamic->system__seed_config =
 800dab2:	683b      	ldr	r3, [r7, #0]
 800dab4:	71da      	strb	r2, [r3, #7]

		/* System control */

		/* Configure Timed/Psuedo-solo mode */
		psystem->system__mode_start =
 800dab6:	6a3b      	ldr	r3, [r7, #32]
 800dab8:	2240      	movs	r2, #64	; 0x40
 800daba:	711a      	strb	r2, [r3, #4]
				VL53L1_DEVICEMEASUREMENTMODE_TIMED;
	}

	LOG_FUNCTION_END(status);

	return status;
 800dabc:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800dac0:	4618      	mov	r0, r3
 800dac2:	3718      	adds	r7, #24
 800dac4:	46bd      	mov	sp, r7
 800dac6:	bd80      	pop	{r7, pc}

0800dac8 <VL53L1_preset_mode_low_power_auto_ranging>:
	VL53L1_timing_config_t    *ptiming,
	VL53L1_dynamic_config_t   *pdynamic,
	VL53L1_system_control_t   *psystem,
	VL53L1_tuning_parm_storage_t *ptuning_parms,
	VL53L1_low_power_auto_data_t *plpadata)
{
 800dac8:	b580      	push	{r7, lr}
 800daca:	b088      	sub	sp, #32
 800dacc:	af02      	add	r7, sp, #8
 800dace:	60f8      	str	r0, [r7, #12]
 800dad0:	60b9      	str	r1, [r7, #8]
 800dad2:	607a      	str	r2, [r7, #4]
 800dad4:	603b      	str	r3, [r7, #0]
	*  - special low power auto mode for Presence application
	*
	*  PLEASE NOTE THE SETTINGS BELOW ARE PROVISIONAL AND WILL CHANGE!
	*/

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800dad6:	2300      	movs	r3, #0
 800dad8:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	/* Call standard ranging configuration */

	status = VL53L1_preset_mode_timed_ranging(
 800dada:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dadc:	9301      	str	r3, [sp, #4]
 800dade:	6a3b      	ldr	r3, [r7, #32]
 800dae0:	9300      	str	r3, [sp, #0]
 800dae2:	683b      	ldr	r3, [r7, #0]
 800dae4:	687a      	ldr	r2, [r7, #4]
 800dae6:	68b9      	ldr	r1, [r7, #8]
 800dae8:	68f8      	ldr	r0, [r7, #12]
 800daea:	f7ff ff3f 	bl	800d96c <VL53L1_preset_mode_timed_ranging>
 800daee:	4603      	mov	r3, r0
 800daf0:	75fb      	strb	r3, [r7, #23]
					psystem,
					ptuning_parms);

	/* now setup the low power auto mode */

	if (status == VL53L1_ERROR_NONE) {
 800daf2:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800daf6:	2b00      	cmp	r3, #0
 800daf8:	d106      	bne.n	800db08 <VL53L1_preset_mode_low_power_auto_ranging+0x40>
		status = VL53L1_config_low_power_auto_mode(
 800dafa:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800dafc:	6839      	ldr	r1, [r7, #0]
 800dafe:	68b8      	ldr	r0, [r7, #8]
 800db00:	f000 fe7f 	bl	800e802 <VL53L1_config_low_power_auto_mode>
 800db04:	4603      	mov	r3, r0
 800db06:	75fb      	strb	r3, [r7, #23]
				);
	}

	LOG_FUNCTION_END(status);

	return status;
 800db08:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800db0c:	4618      	mov	r0, r3
 800db0e:	3718      	adds	r7, #24
 800db10:	46bd      	mov	sp, r7
 800db12:	bd80      	pop	{r7, pc}

0800db14 <VL53L1_preset_mode_low_power_auto_short_ranging>:
	VL53L1_timing_config_t    *ptiming,
	VL53L1_dynamic_config_t   *pdynamic,
	VL53L1_system_control_t   *psystem,
	VL53L1_tuning_parm_storage_t *ptuning_parms,
	VL53L1_low_power_auto_data_t *plpadata)
{
 800db14:	b580      	push	{r7, lr}
 800db16:	b088      	sub	sp, #32
 800db18:	af02      	add	r7, sp, #8
 800db1a:	60f8      	str	r0, [r7, #12]
 800db1c:	60b9      	str	r1, [r7, #8]
 800db1e:	607a      	str	r2, [r7, #4]
 800db20:	603b      	str	r3, [r7, #0]
	*  - special low power auto mode for Presence application
	*
	*  PLEASE NOTE THE SETTINGS BELOW ARE PROVISIONAL AND WILL CHANGE!
	*/

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800db22:	2300      	movs	r3, #0
 800db24:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	/* Call standard ranging configuration */

	status = VL53L1_preset_mode_timed_ranging_short_range(
 800db26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800db28:	9301      	str	r3, [sp, #4]
 800db2a:	6a3b      	ldr	r3, [r7, #32]
 800db2c:	9300      	str	r3, [sp, #0]
 800db2e:	683b      	ldr	r3, [r7, #0]
 800db30:	687a      	ldr	r2, [r7, #4]
 800db32:	68b9      	ldr	r1, [r7, #8]
 800db34:	68f8      	ldr	r0, [r7, #12]
 800db36:	f7ff ff53 	bl	800d9e0 <VL53L1_preset_mode_timed_ranging_short_range>
 800db3a:	4603      	mov	r3, r0
 800db3c:	75fb      	strb	r3, [r7, #23]
					psystem,
					ptuning_parms);

	/* now setup the low power auto mode */

	if (status == VL53L1_ERROR_NONE) {
 800db3e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800db42:	2b00      	cmp	r3, #0
 800db44:	d106      	bne.n	800db54 <VL53L1_preset_mode_low_power_auto_short_ranging+0x40>
		status = VL53L1_config_low_power_auto_mode(
 800db46:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800db48:	6839      	ldr	r1, [r7, #0]
 800db4a:	68b8      	ldr	r0, [r7, #8]
 800db4c:	f000 fe59 	bl	800e802 <VL53L1_config_low_power_auto_mode>
 800db50:	4603      	mov	r3, r0
 800db52:	75fb      	strb	r3, [r7, #23]
				);
	}

	LOG_FUNCTION_END(status);

	return status;
 800db54:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800db58:	4618      	mov	r0, r3
 800db5a:	3718      	adds	r7, #24
 800db5c:	46bd      	mov	sp, r7
 800db5e:	bd80      	pop	{r7, pc}

0800db60 <VL53L1_preset_mode_low_power_auto_long_ranging>:
	VL53L1_timing_config_t    *ptiming,
	VL53L1_dynamic_config_t   *pdynamic,
	VL53L1_system_control_t   *psystem,
	VL53L1_tuning_parm_storage_t *ptuning_parms,
	VL53L1_low_power_auto_data_t *plpadata)
{
 800db60:	b580      	push	{r7, lr}
 800db62:	b088      	sub	sp, #32
 800db64:	af02      	add	r7, sp, #8
 800db66:	60f8      	str	r0, [r7, #12]
 800db68:	60b9      	str	r1, [r7, #8]
 800db6a:	607a      	str	r2, [r7, #4]
 800db6c:	603b      	str	r3, [r7, #0]
	*  - special low power auto mode for Presence application
	*
	*  PLEASE NOTE THE SETTINGS BELOW ARE PROVISIONAL AND WILL CHANGE!
	*/

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800db6e:	2300      	movs	r3, #0
 800db70:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	/* Call standard ranging configuration */

	status = VL53L1_preset_mode_timed_ranging_long_range(
 800db72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800db74:	9301      	str	r3, [sp, #4]
 800db76:	6a3b      	ldr	r3, [r7, #32]
 800db78:	9300      	str	r3, [sp, #0]
 800db7a:	683b      	ldr	r3, [r7, #0]
 800db7c:	687a      	ldr	r2, [r7, #4]
 800db7e:	68b9      	ldr	r1, [r7, #8]
 800db80:	68f8      	ldr	r0, [r7, #12]
 800db82:	f7ff ff67 	bl	800da54 <VL53L1_preset_mode_timed_ranging_long_range>
 800db86:	4603      	mov	r3, r0
 800db88:	75fb      	strb	r3, [r7, #23]
					psystem,
					ptuning_parms);

	/* now setup the low power auto mode */

	if (status == VL53L1_ERROR_NONE) {
 800db8a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800db8e:	2b00      	cmp	r3, #0
 800db90:	d106      	bne.n	800dba0 <VL53L1_preset_mode_low_power_auto_long_ranging+0x40>
		status = VL53L1_config_low_power_auto_mode(
 800db92:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800db94:	6839      	ldr	r1, [r7, #0]
 800db96:	68b8      	ldr	r0, [r7, #8]
 800db98:	f000 fe33 	bl	800e802 <VL53L1_config_low_power_auto_mode>
 800db9c:	4603      	mov	r3, r0
 800db9e:	75fb      	strb	r3, [r7, #23]
				);
	}

	LOG_FUNCTION_END(status);

	return status;
 800dba0:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800dba4:	4618      	mov	r0, r3
 800dba6:	3718      	adds	r7, #24
 800dba8:	46bd      	mov	sp, r7
 800dbaa:	bd80      	pop	{r7, pc}

0800dbac <VL53L1_preset_mode_singleshot_ranging>:
	VL53L1_general_config_t   *pgeneral,
	VL53L1_timing_config_t    *ptiming,
	VL53L1_dynamic_config_t   *pdynamic,
	VL53L1_system_control_t   *psystem,
	VL53L1_tuning_parm_storage_t *ptuning_parms)
{
 800dbac:	b580      	push	{r7, lr}
 800dbae:	b088      	sub	sp, #32
 800dbb0:	af02      	add	r7, sp, #8
 800dbb2:	60f8      	str	r0, [r7, #12]
 800dbb4:	60b9      	str	r1, [r7, #8]
 800dbb6:	607a      	str	r2, [r7, #4]
 800dbb8:	603b      	str	r3, [r7, #0]
	*  - timed
	*
	*  PLEASE NOTE THE SETTINGS BELOW AT PROVISIONAL AND WILL CHANGE!
	*/

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800dbba:	2300      	movs	r3, #0
 800dbbc:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	/* Call standard ranging configuration */

	status = VL53L1_preset_mode_standard_ranging(
 800dbbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dbc0:	9301      	str	r3, [sp, #4]
 800dbc2:	6a3b      	ldr	r3, [r7, #32]
 800dbc4:	9300      	str	r3, [sp, #0]
 800dbc6:	683b      	ldr	r3, [r7, #0]
 800dbc8:	687a      	ldr	r2, [r7, #4]
 800dbca:	68b9      	ldr	r1, [r7, #8]
 800dbcc:	68f8      	ldr	r0, [r7, #12]
 800dbce:	f7ff fce3 	bl	800d598 <VL53L1_preset_mode_standard_ranging>
 800dbd2:	4603      	mov	r3, r0
 800dbd4:	75fb      	strb	r3, [r7, #23]
		psystem,
		ptuning_parms);

	/* now override standard ranging specific registers */

	if (status == VL53L1_ERROR_NONE) {
 800dbd6:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800dbda:	2b00      	cmp	r3, #0
 800dbdc:	d116      	bne.n	800dc0c <VL53L1_preset_mode_singleshot_ranging+0x60>

		/* Dynamic Configuration */

		/* Disable GPH  */
		pdynamic->system__grouped_parameter_hold = 0x00;
 800dbde:	683b      	ldr	r3, [r7, #0]
 800dbe0:	2200      	movs	r2, #0
 800dbe2:	749a      	strb	r2, [r3, #18]

		/* Timing Configuration */

		/* Re-Configure timing budget default for 13ms */
		ptiming->range_config__timeout_macrop_a_hi                = 0x00;
 800dbe4:	687b      	ldr	r3, [r7, #4]
 800dbe6:	2200      	movs	r2, #0
 800dbe8:	711a      	strb	r2, [r3, #4]
		ptiming->range_config__timeout_macrop_a_lo                = 0xB1;
 800dbea:	687b      	ldr	r3, [r7, #4]
 800dbec:	22b1      	movs	r2, #177	; 0xb1
 800dbee:	715a      	strb	r2, [r3, #5]
		/* Setup for 13ms default */
		ptiming->range_config__timeout_macrop_b_hi                = 0x00;
 800dbf0:	687b      	ldr	r3, [r7, #4]
 800dbf2:	2200      	movs	r2, #0
 800dbf4:	71da      	strb	r2, [r3, #7]
		ptiming->range_config__timeout_macrop_b_lo                = 0xD4;
 800dbf6:	687b      	ldr	r3, [r7, #4]
 800dbf8:	22d4      	movs	r2, #212	; 0xd4
 800dbfa:	721a      	strb	r2, [r3, #8]

		pdynamic->system__seed_config =
				ptuning_parms->tp_timed_seed_cfg;
 800dbfc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dbfe:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
		pdynamic->system__seed_config =
 800dc02:	683b      	ldr	r3, [r7, #0]
 800dc04:	71da      	strb	r2, [r3, #7]

		/* System control */

		/* Configure Timed/Psuedo-solo mode */
		psystem->system__mode_start = \
 800dc06:	6a3b      	ldr	r3, [r7, #32]
 800dc08:	2210      	movs	r2, #16
 800dc0a:	711a      	strb	r2, [r3, #4]
				VL53L1_DEVICEMEASUREMENTMODE_SINGLESHOT;
	}

	LOG_FUNCTION_END(status);

	return status;
 800dc0c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800dc10:	4618      	mov	r0, r3
 800dc12:	3718      	adds	r7, #24
 800dc14:	46bd      	mov	sp, r7
 800dc16:	bd80      	pop	{r7, pc}

0800dc18 <VL53L1_preset_mode_olt>:
	VL53L1_general_config_t   *pgeneral,
	VL53L1_timing_config_t    *ptiming,
	VL53L1_dynamic_config_t   *pdynamic,
	VL53L1_system_control_t   *psystem,
	VL53L1_tuning_parm_storage_t *ptuning_parms)
{
 800dc18:	b580      	push	{r7, lr}
 800dc1a:	b088      	sub	sp, #32
 800dc1c:	af02      	add	r7, sp, #8
 800dc1e:	60f8      	str	r0, [r7, #12]
 800dc20:	60b9      	str	r1, [r7, #8]
 800dc22:	607a      	str	r2, [r7, #4]
 800dc24:	603b      	str	r3, [r7, #0]
	 * VL53L1_DEVICEPRESETMODE_OLT
	 *
	 *  PLEASE NOTE THE SETTINGS BELOW AT PROVISIONAL AND WILL CHANGE!
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800dc26:	2300      	movs	r3, #0
 800dc28:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	/* Call standard ranging configuration */

	status = VL53L1_preset_mode_standard_ranging(
 800dc2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dc2c:	9301      	str	r3, [sp, #4]
 800dc2e:	6a3b      	ldr	r3, [r7, #32]
 800dc30:	9300      	str	r3, [sp, #0]
 800dc32:	683b      	ldr	r3, [r7, #0]
 800dc34:	687a      	ldr	r2, [r7, #4]
 800dc36:	68b9      	ldr	r1, [r7, #8]
 800dc38:	68f8      	ldr	r0, [r7, #12]
 800dc3a:	f7ff fcad 	bl	800d598 <VL53L1_preset_mode_standard_ranging>
 800dc3e:	4603      	mov	r3, r0
 800dc40:	75fb      	strb	r3, [r7, #23]
					psystem,
					ptuning_parms);

	/* now override OLT specific registers */

	if (status == VL53L1_ERROR_NONE) {
 800dc42:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800dc46:	2b00      	cmp	r3, #0
 800dc48:	d102      	bne.n	800dc50 <VL53L1_preset_mode_olt+0x38>

		/* Disables requirement for host handshake */
		psystem->system__stream_count_ctrl  = 0x01;
 800dc4a:	6a3b      	ldr	r3, [r7, #32]
 800dc4c:	2201      	movs	r2, #1
 800dc4e:	705a      	strb	r2, [r3, #1]
	}

	LOG_FUNCTION_END(status);

	return status;
 800dc50:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800dc54:	4618      	mov	r0, r3
 800dc56:	3718      	adds	r7, #24
 800dc58:	46bd      	mov	sp, r7
 800dc5a:	bd80      	pop	{r7, pc}

0800dc5c <VL53L1_init_version>:
	level, VL53L1_TRACE_FUNCTION_NONE, ##__VA_ARGS__)


void  VL53L1_init_version(
	VL53L1_DEV        Dev)
{
 800dc5c:	b480      	push	{r7}
 800dc5e:	b085      	sub	sp, #20
 800dc60:	af00      	add	r7, sp, #0
 800dc62:	6078      	str	r0, [r7, #4]
	/**
	 * Initialise version structure
	 */

	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 800dc64:	687b      	ldr	r3, [r7, #4]
 800dc66:	60fb      	str	r3, [r7, #12]

	pdev->version.ll_major    = VL53L1_LL_API_IMPLEMENTATION_VER_MAJOR;
 800dc68:	68fb      	ldr	r3, [r7, #12]
 800dc6a:	2201      	movs	r2, #1
 800dc6c:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
	pdev->version.ll_minor    = VL53L1_LL_API_IMPLEMENTATION_VER_MINOR;
 800dc70:	68fb      	ldr	r3, [r7, #12]
 800dc72:	2202      	movs	r2, #2
 800dc74:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
	pdev->version.ll_build    = VL53L1_LL_API_IMPLEMENTATION_VER_SUB;
 800dc78:	68fb      	ldr	r3, [r7, #12]
 800dc7a:	220a      	movs	r2, #10
 800dc7c:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
	pdev->version.ll_revision = VL53L1_LL_API_IMPLEMENTATION_VER_REVISION;
 800dc80:	68fb      	ldr	r3, [r7, #12]
 800dc82:	f44f 62e6 	mov.w	r2, #1840	; 0x730
 800dc86:	625a      	str	r2, [r3, #36]	; 0x24
}
 800dc88:	bf00      	nop
 800dc8a:	3714      	adds	r7, #20
 800dc8c:	46bd      	mov	sp, r7
 800dc8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc92:	4770      	bx	lr

0800dc94 <VL53L1_init_ll_driver_state>:


void  VL53L1_init_ll_driver_state(
	VL53L1_DEV         Dev,
	VL53L1_DeviceState device_state)
{
 800dc94:	b480      	push	{r7}
 800dc96:	b085      	sub	sp, #20
 800dc98:	af00      	add	r7, sp, #0
 800dc9a:	6078      	str	r0, [r7, #4]
 800dc9c:	460b      	mov	r3, r1
 800dc9e:	70fb      	strb	r3, [r7, #3]
	/**
	 * Initialise LL Driver state variables
	 */

	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 800dca0:	687b      	ldr	r3, [r7, #4]
 800dca2:	60fb      	str	r3, [r7, #12]
	VL53L1_ll_driver_state_t *pstate = &(pdev->ll_state);
 800dca4:	68fb      	ldr	r3, [r7, #12]
 800dca6:	332c      	adds	r3, #44	; 0x2c
 800dca8:	60bb      	str	r3, [r7, #8]

	pstate->cfg_device_state  = device_state;
 800dcaa:	68bb      	ldr	r3, [r7, #8]
 800dcac:	78fa      	ldrb	r2, [r7, #3]
 800dcae:	701a      	strb	r2, [r3, #0]
	pstate->cfg_stream_count  = 0;
 800dcb0:	68bb      	ldr	r3, [r7, #8]
 800dcb2:	2200      	movs	r2, #0
 800dcb4:	705a      	strb	r2, [r3, #1]
	pstate->cfg_gph_id        = VL53L1_GROUPEDPARAMETERHOLD_ID_MASK;
 800dcb6:	68bb      	ldr	r3, [r7, #8]
 800dcb8:	2202      	movs	r2, #2
 800dcba:	709a      	strb	r2, [r3, #2]
	pstate->cfg_timing_status = 0;
 800dcbc:	68bb      	ldr	r3, [r7, #8]
 800dcbe:	2200      	movs	r2, #0
 800dcc0:	70da      	strb	r2, [r3, #3]

	pstate->rd_device_state   = device_state;
 800dcc2:	68bb      	ldr	r3, [r7, #8]
 800dcc4:	78fa      	ldrb	r2, [r7, #3]
 800dcc6:	711a      	strb	r2, [r3, #4]
	pstate->rd_stream_count   = 0;
 800dcc8:	68bb      	ldr	r3, [r7, #8]
 800dcca:	2200      	movs	r2, #0
 800dccc:	715a      	strb	r2, [r3, #5]
	pstate->rd_gph_id         = VL53L1_GROUPEDPARAMETERHOLD_ID_MASK;
 800dcce:	68bb      	ldr	r3, [r7, #8]
 800dcd0:	2202      	movs	r2, #2
 800dcd2:	719a      	strb	r2, [r3, #6]
	pstate->rd_timing_status  = 0;
 800dcd4:	68bb      	ldr	r3, [r7, #8]
 800dcd6:	2200      	movs	r2, #0
 800dcd8:	71da      	strb	r2, [r3, #7]

}
 800dcda:	bf00      	nop
 800dcdc:	3714      	adds	r7, #20
 800dcde:	46bd      	mov	sp, r7
 800dce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dce4:	4770      	bx	lr
	...

0800dce8 <VL53L1_update_ll_driver_rd_state>:


VL53L1_Error  VL53L1_update_ll_driver_rd_state(
	VL53L1_DEV         Dev)
{
 800dce8:	b480      	push	{r7}
 800dcea:	b087      	sub	sp, #28
 800dcec:	af00      	add	r7, sp, #0
 800dcee:	6078      	str	r0, [r7, #4]
	 * VL53L1_DEVICESTATE_RANGING_WAIT_GPH_SYNC
	 * VL53L1_DEVICESTATE_RANGING_GATHER_DATA
	 * VL53L1_DEVICESTATE_RANGING_OUTPUT_DATA
	 */

	VL53L1_Error        status  = VL53L1_ERROR_NONE;
 800dcf0:	2300      	movs	r3, #0
 800dcf2:	75fb      	strb	r3, [r7, #23]
	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 800dcf4:	687b      	ldr	r3, [r7, #4]
 800dcf6:	613b      	str	r3, [r7, #16]
	VL53L1_ll_driver_state_t *pstate = &(pdev->ll_state);
 800dcf8:	693b      	ldr	r3, [r7, #16]
 800dcfa:	332c      	adds	r3, #44	; 0x2c
 800dcfc:	60fb      	str	r3, [r7, #12]

#ifdef VL53L1_LOGGING
	VL53L1_print_ll_driver_state(pstate);
#endif

	if ((pdev->sys_ctrl.system__mode_start &
 800dcfe:	693b      	ldr	r3, [r7, #16]
 800dd00:	f893 31cc 	ldrb.w	r3, [r3, #460]	; 0x1cc
 800dd04:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800dd08:	2b00      	cmp	r3, #0
 800dd0a:	d10c      	bne.n	800dd26 <VL53L1_update_ll_driver_rd_state+0x3e>
		VL53L1_DEVICEMEASUREMENTMODE_MODE_MASK) == 0x00) {

		pstate->rd_device_state  = VL53L1_DEVICESTATE_SW_STANDBY;
 800dd0c:	68fb      	ldr	r3, [r7, #12]
 800dd0e:	2203      	movs	r2, #3
 800dd10:	711a      	strb	r2, [r3, #4]
		pstate->rd_stream_count  = 0;
 800dd12:	68fb      	ldr	r3, [r7, #12]
 800dd14:	2200      	movs	r2, #0
 800dd16:	715a      	strb	r2, [r3, #5]
		pstate->rd_gph_id = VL53L1_GROUPEDPARAMETERHOLD_ID_MASK;
 800dd18:	68fb      	ldr	r3, [r7, #12]
 800dd1a:	2202      	movs	r2, #2
 800dd1c:	719a      	strb	r2, [r3, #6]
		pstate->rd_timing_status = 0;
 800dd1e:	68fb      	ldr	r3, [r7, #12]
 800dd20:	2200      	movs	r2, #0
 800dd22:	71da      	strb	r2, [r3, #7]
 800dd24:	e060      	b.n	800dde8 <VL53L1_update_ll_driver_rd_state+0x100>

		/*
		 * implement read stream count
		 */

		if (pstate->rd_stream_count == 0xFF) {
 800dd26:	68fb      	ldr	r3, [r7, #12]
 800dd28:	795b      	ldrb	r3, [r3, #5]
 800dd2a:	2bff      	cmp	r3, #255	; 0xff
 800dd2c:	d103      	bne.n	800dd36 <VL53L1_update_ll_driver_rd_state+0x4e>
			pstate->rd_stream_count = 0x80;
 800dd2e:	68fb      	ldr	r3, [r7, #12]
 800dd30:	2280      	movs	r2, #128	; 0x80
 800dd32:	715a      	strb	r2, [r3, #5]
 800dd34:	e005      	b.n	800dd42 <VL53L1_update_ll_driver_rd_state+0x5a>
		} else {
			pstate->rd_stream_count++;
 800dd36:	68fb      	ldr	r3, [r7, #12]
 800dd38:	795b      	ldrb	r3, [r3, #5]
 800dd3a:	3301      	adds	r3, #1
 800dd3c:	b2da      	uxtb	r2, r3
 800dd3e:	68fb      	ldr	r3, [r7, #12]
 800dd40:	715a      	strb	r2, [r3, #5]

		/*
		 * Toggle grouped parameter hold ID
		 */

		pstate->rd_gph_id ^= VL53L1_GROUPEDPARAMETERHOLD_ID_MASK;
 800dd42:	68fb      	ldr	r3, [r7, #12]
 800dd44:	799b      	ldrb	r3, [r3, #6]
 800dd46:	f083 0302 	eor.w	r3, r3, #2
 800dd4a:	b2da      	uxtb	r2, r3
 800dd4c:	68fb      	ldr	r3, [r7, #12]
 800dd4e:	719a      	strb	r2, [r3, #6]

		/* Ok now ranging  */

		switch (pstate->rd_device_state) {
 800dd50:	68fb      	ldr	r3, [r7, #12]
 800dd52:	791b      	ldrb	r3, [r3, #4]
 800dd54:	3b03      	subs	r3, #3
 800dd56:	2b05      	cmp	r3, #5
 800dd58:	d839      	bhi.n	800ddce <VL53L1_update_ll_driver_rd_state+0xe6>
 800dd5a:	a201      	add	r2, pc, #4	; (adr r2, 800dd60 <VL53L1_update_ll_driver_rd_state+0x78>)
 800dd5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dd60:	0800dd79 	.word	0x0800dd79
 800dd64:	0800ddcf 	.word	0x0800ddcf
 800dd68:	0800ddcf 	.word	0x0800ddcf
 800dd6c:	0800dda3 	.word	0x0800dda3
 800dd70:	0800ddb1 	.word	0x0800ddb1
 800dd74:	0800ddb9 	.word	0x0800ddb9

		case VL53L1_DEVICESTATE_SW_STANDBY:

			if ((pdev->dyn_cfg.system__grouped_parameter_hold &
 800dd78:	693b      	ldr	r3, [r7, #16]
 800dd7a:	f893 31c6 	ldrb.w	r3, [r3, #454]	; 0x1c6
 800dd7e:	f003 0302 	and.w	r3, r3, #2
 800dd82:	2b00      	cmp	r3, #0
 800dd84:	dd03      	ble.n	800dd8e <VL53L1_update_ll_driver_rd_state+0xa6>
				VL53L1_GROUPEDPARAMETERHOLD_ID_MASK) > 0) {
				pstate->rd_device_state =
 800dd86:	68fb      	ldr	r3, [r7, #12]
 800dd88:	2206      	movs	r2, #6
 800dd8a:	711a      	strb	r2, [r3, #4]
 800dd8c:	e002      	b.n	800dd94 <VL53L1_update_ll_driver_rd_state+0xac>
					VL53L1_DEVICESTATE_RANGING_WAIT_GPH_SYNC;
			} else {
				pstate->rd_device_state =
 800dd8e:	68fb      	ldr	r3, [r7, #12]
 800dd90:	2208      	movs	r2, #8
 800dd92:	711a      	strb	r2, [r3, #4]
					VL53L1_DEVICESTATE_RANGING_OUTPUT_DATA;
			}

			pstate->rd_stream_count  = 0;
 800dd94:	68fb      	ldr	r3, [r7, #12]
 800dd96:	2200      	movs	r2, #0
 800dd98:	715a      	strb	r2, [r3, #5]
			pstate->rd_timing_status = 0;
 800dd9a:	68fb      	ldr	r3, [r7, #12]
 800dd9c:	2200      	movs	r2, #0
 800dd9e:	71da      	strb	r2, [r3, #7]

		break;
 800dda0:	e022      	b.n	800dde8 <VL53L1_update_ll_driver_rd_state+0x100>

		case VL53L1_DEVICESTATE_RANGING_WAIT_GPH_SYNC:

			pstate->rd_stream_count = 0;
 800dda2:	68fb      	ldr	r3, [r7, #12]
 800dda4:	2200      	movs	r2, #0
 800dda6:	715a      	strb	r2, [r3, #5]
			pstate->rd_device_state =
 800dda8:	68fb      	ldr	r3, [r7, #12]
 800ddaa:	2208      	movs	r2, #8
 800ddac:	711a      	strb	r2, [r3, #4]
				VL53L1_DEVICESTATE_RANGING_OUTPUT_DATA;

		break;
 800ddae:	e01b      	b.n	800dde8 <VL53L1_update_ll_driver_rd_state+0x100>

		case VL53L1_DEVICESTATE_RANGING_GATHER_DATA:

			pstate->rd_device_state =
 800ddb0:	68fb      	ldr	r3, [r7, #12]
 800ddb2:	2208      	movs	r2, #8
 800ddb4:	711a      	strb	r2, [r3, #4]
				VL53L1_DEVICESTATE_RANGING_OUTPUT_DATA;

		break;
 800ddb6:	e017      	b.n	800dde8 <VL53L1_update_ll_driver_rd_state+0x100>

		case VL53L1_DEVICESTATE_RANGING_OUTPUT_DATA:

			pstate->rd_timing_status ^= 0x01;
 800ddb8:	68fb      	ldr	r3, [r7, #12]
 800ddba:	79db      	ldrb	r3, [r3, #7]
 800ddbc:	f083 0301 	eor.w	r3, r3, #1
 800ddc0:	b2da      	uxtb	r2, r3
 800ddc2:	68fb      	ldr	r3, [r7, #12]
 800ddc4:	71da      	strb	r2, [r3, #7]

			pstate->rd_device_state =
 800ddc6:	68fb      	ldr	r3, [r7, #12]
 800ddc8:	2208      	movs	r2, #8
 800ddca:	711a      	strb	r2, [r3, #4]
				VL53L1_DEVICESTATE_RANGING_OUTPUT_DATA;

		break;
 800ddcc:	e00c      	b.n	800dde8 <VL53L1_update_ll_driver_rd_state+0x100>

		default:

			pstate->rd_device_state  =
 800ddce:	68fb      	ldr	r3, [r7, #12]
 800ddd0:	2203      	movs	r2, #3
 800ddd2:	711a      	strb	r2, [r3, #4]
				VL53L1_DEVICESTATE_SW_STANDBY;
			pstate->rd_stream_count  = 0;
 800ddd4:	68fb      	ldr	r3, [r7, #12]
 800ddd6:	2200      	movs	r2, #0
 800ddd8:	715a      	strb	r2, [r3, #5]
			pstate->rd_gph_id = VL53L1_GROUPEDPARAMETERHOLD_ID_MASK;
 800ddda:	68fb      	ldr	r3, [r7, #12]
 800dddc:	2202      	movs	r2, #2
 800ddde:	719a      	strb	r2, [r3, #6]
			pstate->rd_timing_status = 0;
 800dde0:	68fb      	ldr	r3, [r7, #12]
 800dde2:	2200      	movs	r2, #0
 800dde4:	71da      	strb	r2, [r3, #7]

		break;
 800dde6:	bf00      	nop
	VL53L1_print_ll_driver_state(pstate);
#endif

	LOG_FUNCTION_END(status);

	return status;
 800dde8:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800ddec:	4618      	mov	r0, r3
 800ddee:	371c      	adds	r7, #28
 800ddf0:	46bd      	mov	sp, r7
 800ddf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ddf6:	4770      	bx	lr

0800ddf8 <VL53L1_check_ll_driver_rd_state>:


VL53L1_Error VL53L1_check_ll_driver_rd_state(
	VL53L1_DEV         Dev)
{
 800ddf8:	b480      	push	{r7}
 800ddfa:	b089      	sub	sp, #36	; 0x24
 800ddfc:	af00      	add	r7, sp, #0
 800ddfe:	6078      	str	r0, [r7, #4]
	 * matches the state and stream count received from the device
	 *
	 * Check is only use in back to back mode
	 */

	VL53L1_Error         status = VL53L1_ERROR_NONE;
 800de00:	2300      	movs	r3, #0
 800de02:	77fb      	strb	r3, [r7, #31]
	VL53L1_LLDriverData_t  *pdev =
 800de04:	687b      	ldr	r3, [r7, #4]
 800de06:	61bb      	str	r3, [r7, #24]
			VL53L1DevStructGetLLDriverHandle(Dev);

	VL53L1_ll_driver_state_t  *pstate       = &(pdev->ll_state);
 800de08:	69bb      	ldr	r3, [r7, #24]
 800de0a:	332c      	adds	r3, #44	; 0x2c
 800de0c:	617b      	str	r3, [r7, #20]
	VL53L1_system_results_t   *psys_results = &(pdev->sys_results);
 800de0e:	69bb      	ldr	r3, [r7, #24]
 800de10:	f503 73e7 	add.w	r3, r3, #462	; 0x1ce
 800de14:	613b      	str	r3, [r7, #16]

	uint8_t   device_range_status   = 0;
 800de16:	2300      	movs	r3, #0
 800de18:	73fb      	strb	r3, [r7, #15]
	uint8_t   device_stream_count   = 0;
 800de1a:	2300      	movs	r3, #0
 800de1c:	73bb      	strb	r3, [r7, #14]
	uint8_t   device_gph_id         = 0;
 800de1e:	2300      	movs	r3, #0
 800de20:	737b      	strb	r3, [r7, #13]
#ifdef VL53L1_LOGGING
	VL53L1_print_ll_driver_state(pstate);
#endif

	device_range_status =
			psys_results->result__range_status &
 800de22:	693b      	ldr	r3, [r7, #16]
 800de24:	785b      	ldrb	r3, [r3, #1]
	device_range_status =
 800de26:	f003 031f 	and.w	r3, r3, #31
 800de2a:	73fb      	strb	r3, [r7, #15]
			VL53L1_RANGE_STATUS__RANGE_STATUS_MASK;

	device_stream_count = psys_results->result__stream_count;
 800de2c:	693b      	ldr	r3, [r7, #16]
 800de2e:	78db      	ldrb	r3, [r3, #3]
 800de30:	73bb      	strb	r3, [r7, #14]

	/* load the correct GPH ID */
	device_gph_id = (psys_results->result__interrupt_status &
 800de32:	693b      	ldr	r3, [r7, #16]
 800de34:	781b      	ldrb	r3, [r3, #0]
		VL53L1_INTERRUPT_STATUS__GPH_ID_INT_STATUS_MASK) >> 4;
 800de36:	111b      	asrs	r3, r3, #4
 800de38:	b2db      	uxtb	r3, r3
	device_gph_id = (psys_results->result__interrupt_status &
 800de3a:	f003 0302 	and.w	r3, r3, #2
 800de3e:	737b      	strb	r3, [r7, #13]

	/* only apply checks in back to back mode */

	if ((pdev->sys_ctrl.system__mode_start &
 800de40:	69bb      	ldr	r3, [r7, #24]
 800de42:	f893 31cc 	ldrb.w	r3, [r3, #460]	; 0x1cc
 800de46:	f003 0320 	and.w	r3, r3, #32
 800de4a:	2b00      	cmp	r3, #0
 800de4c:	d017      	beq.n	800de7e <VL53L1_check_ll_driver_rd_state+0x86>
		 *
		 * In theory the stream count should zero for the GPH interrupt
		 * but that is not the case after at abort ....
		 */

		if (pstate->rd_device_state ==
 800de4e:	697b      	ldr	r3, [r7, #20]
 800de50:	791b      	ldrb	r3, [r3, #4]
 800de52:	2b06      	cmp	r3, #6
 800de54:	d105      	bne.n	800de62 <VL53L1_check_ll_driver_rd_state+0x6a>
			VL53L1_DEVICESTATE_RANGING_WAIT_GPH_SYNC) {

			if (device_range_status !=
 800de56:	7bfb      	ldrb	r3, [r7, #15]
 800de58:	2b12      	cmp	r3, #18
 800de5a:	d010      	beq.n	800de7e <VL53L1_check_ll_driver_rd_state+0x86>
				VL53L1_DEVICEERROR_GPHSTREAMCOUNT0READY) {
				status = VL53L1_ERROR_GPH_SYNC_CHECK_FAIL;
 800de5c:	23ef      	movs	r3, #239	; 0xef
 800de5e:	77fb      	strb	r3, [r7, #31]
 800de60:	e00d      	b.n	800de7e <VL53L1_check_ll_driver_rd_state+0x86>
			}
		} else {
			if (pstate->rd_stream_count != device_stream_count) {
 800de62:	697b      	ldr	r3, [r7, #20]
 800de64:	795b      	ldrb	r3, [r3, #5]
 800de66:	7bba      	ldrb	r2, [r7, #14]
 800de68:	429a      	cmp	r2, r3
 800de6a:	d001      	beq.n	800de70 <VL53L1_check_ll_driver_rd_state+0x78>
				status = VL53L1_ERROR_STREAM_COUNT_CHECK_FAIL;
 800de6c:	23ee      	movs	r3, #238	; 0xee
 800de6e:	77fb      	strb	r3, [r7, #31]

		/*
		 * Check Read state GPH ID
		 */

		if (pstate->rd_gph_id != device_gph_id) {
 800de70:	697b      	ldr	r3, [r7, #20]
 800de72:	799b      	ldrb	r3, [r3, #6]
 800de74:	7b7a      	ldrb	r2, [r7, #13]
 800de76:	429a      	cmp	r2, r3
 800de78:	d001      	beq.n	800de7e <VL53L1_check_ll_driver_rd_state+0x86>
			status = VL53L1_ERROR_GPH_ID_CHECK_FAIL;
 800de7a:	23ed      	movs	r3, #237	; 0xed
 800de7c:	77fb      	strb	r3, [r7, #31]

	} /* if back to back */

	LOG_FUNCTION_END(status);

	return status;
 800de7e:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 800de82:	4618      	mov	r0, r3
 800de84:	3724      	adds	r7, #36	; 0x24
 800de86:	46bd      	mov	sp, r7
 800de88:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de8c:	4770      	bx	lr

0800de8e <VL53L1_update_ll_driver_cfg_state>:


VL53L1_Error  VL53L1_update_ll_driver_cfg_state(
	VL53L1_DEV         Dev)
{
 800de8e:	b480      	push	{r7}
 800de90:	b087      	sub	sp, #28
 800de92:	af00      	add	r7, sp, #0
 800de94:	6078      	str	r0, [r7, #4]
	/**
	 * State machine for configuration device state
	 */

	VL53L1_Error         status = VL53L1_ERROR_NONE;
 800de96:	2300      	movs	r3, #0
 800de98:	75fb      	strb	r3, [r7, #23]
	VL53L1_LLDriverData_t  *pdev =
 800de9a:	687b      	ldr	r3, [r7, #4]
 800de9c:	613b      	str	r3, [r7, #16]
			VL53L1DevStructGetLLDriverHandle(Dev);

	VL53L1_ll_driver_state_t *pstate = &(pdev->ll_state);
 800de9e:	693b      	ldr	r3, [r7, #16]
 800dea0:	332c      	adds	r3, #44	; 0x2c
 800dea2:	60fb      	str	r3, [r7, #12]
	VL53L1_print_ll_driver_state(pstate);
#endif

	/* if top bits of mode start reset are zero then in standby state */

	if ((pdev->sys_ctrl.system__mode_start &
 800dea4:	693b      	ldr	r3, [r7, #16]
 800dea6:	f893 31cc 	ldrb.w	r3, [r3, #460]	; 0x1cc
 800deaa:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800deae:	2b00      	cmp	r3, #0
 800deb0:	d10c      	bne.n	800decc <VL53L1_update_ll_driver_cfg_state+0x3e>
		VL53L1_DEVICEMEASUREMENTMODE_MODE_MASK) == 0x00) {

		pstate->cfg_device_state  = VL53L1_DEVICESTATE_SW_STANDBY;
 800deb2:	68fb      	ldr	r3, [r7, #12]
 800deb4:	2203      	movs	r2, #3
 800deb6:	701a      	strb	r2, [r3, #0]
		pstate->cfg_stream_count  = 0;
 800deb8:	68fb      	ldr	r3, [r7, #12]
 800deba:	2200      	movs	r2, #0
 800debc:	705a      	strb	r2, [r3, #1]
		pstate->cfg_gph_id = VL53L1_GROUPEDPARAMETERHOLD_ID_MASK;
 800debe:	68fb      	ldr	r3, [r7, #12]
 800dec0:	2202      	movs	r2, #2
 800dec2:	709a      	strb	r2, [r3, #2]
		pstate->cfg_timing_status = 0;
 800dec4:	68fb      	ldr	r3, [r7, #12]
 800dec6:	2200      	movs	r2, #0
 800dec8:	70da      	strb	r2, [r3, #3]
 800deca:	e03e      	b.n	800df4a <VL53L1_update_ll_driver_cfg_state+0xbc>

		/*
		 * implement configuration stream count
		 */

		if (pstate->cfg_stream_count == 0xFF) {
 800decc:	68fb      	ldr	r3, [r7, #12]
 800dece:	785b      	ldrb	r3, [r3, #1]
 800ded0:	2bff      	cmp	r3, #255	; 0xff
 800ded2:	d103      	bne.n	800dedc <VL53L1_update_ll_driver_cfg_state+0x4e>
			pstate->cfg_stream_count = 0x80;
 800ded4:	68fb      	ldr	r3, [r7, #12]
 800ded6:	2280      	movs	r2, #128	; 0x80
 800ded8:	705a      	strb	r2, [r3, #1]
 800deda:	e005      	b.n	800dee8 <VL53L1_update_ll_driver_cfg_state+0x5a>
		} else {
			pstate->cfg_stream_count++;
 800dedc:	68fb      	ldr	r3, [r7, #12]
 800dede:	785b      	ldrb	r3, [r3, #1]
 800dee0:	3301      	adds	r3, #1
 800dee2:	b2da      	uxtb	r2, r3
 800dee4:	68fb      	ldr	r3, [r7, #12]
 800dee6:	705a      	strb	r2, [r3, #1]

		/*
		 * Toggle grouped parameter hold ID
		 */

		pstate->cfg_gph_id ^= VL53L1_GROUPEDPARAMETERHOLD_ID_MASK;
 800dee8:	68fb      	ldr	r3, [r7, #12]
 800deea:	789b      	ldrb	r3, [r3, #2]
 800deec:	f083 0302 	eor.w	r3, r3, #2
 800def0:	b2da      	uxtb	r2, r3
 800def2:	68fb      	ldr	r3, [r7, #12]
 800def4:	709a      	strb	r2, [r3, #2]

		/*
		 * Implement configuration state machine
		 */

		switch (pstate->cfg_device_state) {
 800def6:	68fb      	ldr	r3, [r7, #12]
 800def8:	781b      	ldrb	r3, [r3, #0]
 800defa:	2b03      	cmp	r3, #3
 800defc:	d002      	beq.n	800df04 <VL53L1_update_ll_driver_cfg_state+0x76>
 800defe:	2b04      	cmp	r3, #4
 800df00:	d00e      	beq.n	800df20 <VL53L1_update_ll_driver_cfg_state+0x92>
 800df02:	e015      	b.n	800df30 <VL53L1_update_ll_driver_cfg_state+0xa2>

		case VL53L1_DEVICESTATE_SW_STANDBY:

			pstate->cfg_timing_status ^= 0x01;
 800df04:	68fb      	ldr	r3, [r7, #12]
 800df06:	78db      	ldrb	r3, [r3, #3]
 800df08:	f083 0301 	eor.w	r3, r3, #1
 800df0c:	b2da      	uxtb	r2, r3
 800df0e:	68fb      	ldr	r3, [r7, #12]
 800df10:	70da      	strb	r2, [r3, #3]
			pstate->cfg_stream_count = 1;
 800df12:	68fb      	ldr	r3, [r7, #12]
 800df14:	2201      	movs	r2, #1
 800df16:	705a      	strb	r2, [r3, #1]

			pstate->cfg_device_state = VL53L1_DEVICESTATE_RANGING_DSS_AUTO;
 800df18:	68fb      	ldr	r3, [r7, #12]
 800df1a:	2204      	movs	r2, #4
 800df1c:	701a      	strb	r2, [r3, #0]
		break;
 800df1e:	e014      	b.n	800df4a <VL53L1_update_ll_driver_cfg_state+0xbc>

		case VL53L1_DEVICESTATE_RANGING_DSS_AUTO:

			pstate->cfg_timing_status ^= 0x01;
 800df20:	68fb      	ldr	r3, [r7, #12]
 800df22:	78db      	ldrb	r3, [r3, #3]
 800df24:	f083 0301 	eor.w	r3, r3, #1
 800df28:	b2da      	uxtb	r2, r3
 800df2a:	68fb      	ldr	r3, [r7, #12]
 800df2c:	70da      	strb	r2, [r3, #3]

		break;
 800df2e:	e00c      	b.n	800df4a <VL53L1_update_ll_driver_cfg_state+0xbc>

		default:

			pstate->cfg_device_state = VL53L1_DEVICESTATE_SW_STANDBY;
 800df30:	68fb      	ldr	r3, [r7, #12]
 800df32:	2203      	movs	r2, #3
 800df34:	701a      	strb	r2, [r3, #0]
			pstate->cfg_stream_count = 0;
 800df36:	68fb      	ldr	r3, [r7, #12]
 800df38:	2200      	movs	r2, #0
 800df3a:	705a      	strb	r2, [r3, #1]
			pstate->cfg_gph_id = VL53L1_GROUPEDPARAMETERHOLD_ID_MASK;
 800df3c:	68fb      	ldr	r3, [r7, #12]
 800df3e:	2202      	movs	r2, #2
 800df40:	709a      	strb	r2, [r3, #2]
			pstate->cfg_timing_status = 0;
 800df42:	68fb      	ldr	r3, [r7, #12]
 800df44:	2200      	movs	r2, #0
 800df46:	70da      	strb	r2, [r3, #3]

		break;
 800df48:	bf00      	nop
	VL53L1_print_ll_driver_state(pstate);
#endif

	LOG_FUNCTION_END(status);

	return status;
 800df4a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800df4e:	4618      	mov	r0, r3
 800df50:	371c      	adds	r7, #28
 800df52:	46bd      	mov	sp, r7
 800df54:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df58:	4770      	bx	lr

0800df5a <VL53L1_copy_rtn_good_spads_to_buffer>:


void VL53L1_copy_rtn_good_spads_to_buffer(
	VL53L1_nvm_copy_data_t  *pdata,
	uint8_t                 *pbuffer)
{
 800df5a:	b480      	push	{r7}
 800df5c:	b083      	sub	sp, #12
 800df5e:	af00      	add	r7, sp, #0
 800df60:	6078      	str	r0, [r7, #4]
 800df62:	6039      	str	r1, [r7, #0]
	/*
	 * Convenience function to copy return SPAD enables to buffer
	 */

	*(pbuffer +  0) = pdata->global_config__spad_enables_rtn_0;
 800df64:	687b      	ldr	r3, [r7, #4]
 800df66:	7c1a      	ldrb	r2, [r3, #16]
 800df68:	683b      	ldr	r3, [r7, #0]
 800df6a:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  1) = pdata->global_config__spad_enables_rtn_1;
 800df6c:	683b      	ldr	r3, [r7, #0]
 800df6e:	3301      	adds	r3, #1
 800df70:	687a      	ldr	r2, [r7, #4]
 800df72:	7c52      	ldrb	r2, [r2, #17]
 800df74:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  2) = pdata->global_config__spad_enables_rtn_2;
 800df76:	683b      	ldr	r3, [r7, #0]
 800df78:	3302      	adds	r3, #2
 800df7a:	687a      	ldr	r2, [r7, #4]
 800df7c:	7c92      	ldrb	r2, [r2, #18]
 800df7e:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  3) = pdata->global_config__spad_enables_rtn_3;
 800df80:	683b      	ldr	r3, [r7, #0]
 800df82:	3303      	adds	r3, #3
 800df84:	687a      	ldr	r2, [r7, #4]
 800df86:	7cd2      	ldrb	r2, [r2, #19]
 800df88:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  4) = pdata->global_config__spad_enables_rtn_4;
 800df8a:	683b      	ldr	r3, [r7, #0]
 800df8c:	3304      	adds	r3, #4
 800df8e:	687a      	ldr	r2, [r7, #4]
 800df90:	7d12      	ldrb	r2, [r2, #20]
 800df92:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  5) = pdata->global_config__spad_enables_rtn_5;
 800df94:	683b      	ldr	r3, [r7, #0]
 800df96:	3305      	adds	r3, #5
 800df98:	687a      	ldr	r2, [r7, #4]
 800df9a:	7d52      	ldrb	r2, [r2, #21]
 800df9c:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  6) = pdata->global_config__spad_enables_rtn_6;
 800df9e:	683b      	ldr	r3, [r7, #0]
 800dfa0:	3306      	adds	r3, #6
 800dfa2:	687a      	ldr	r2, [r7, #4]
 800dfa4:	7d92      	ldrb	r2, [r2, #22]
 800dfa6:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  7) = pdata->global_config__spad_enables_rtn_7;
 800dfa8:	683b      	ldr	r3, [r7, #0]
 800dfaa:	3307      	adds	r3, #7
 800dfac:	687a      	ldr	r2, [r7, #4]
 800dfae:	7dd2      	ldrb	r2, [r2, #23]
 800dfb0:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  8) = pdata->global_config__spad_enables_rtn_8;
 800dfb2:	683b      	ldr	r3, [r7, #0]
 800dfb4:	3308      	adds	r3, #8
 800dfb6:	687a      	ldr	r2, [r7, #4]
 800dfb8:	7e12      	ldrb	r2, [r2, #24]
 800dfba:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  9) = pdata->global_config__spad_enables_rtn_9;
 800dfbc:	683b      	ldr	r3, [r7, #0]
 800dfbe:	3309      	adds	r3, #9
 800dfc0:	687a      	ldr	r2, [r7, #4]
 800dfc2:	7e52      	ldrb	r2, [r2, #25]
 800dfc4:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 10) = pdata->global_config__spad_enables_rtn_10;
 800dfc6:	683b      	ldr	r3, [r7, #0]
 800dfc8:	330a      	adds	r3, #10
 800dfca:	687a      	ldr	r2, [r7, #4]
 800dfcc:	7e92      	ldrb	r2, [r2, #26]
 800dfce:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 11) = pdata->global_config__spad_enables_rtn_11;
 800dfd0:	683b      	ldr	r3, [r7, #0]
 800dfd2:	330b      	adds	r3, #11
 800dfd4:	687a      	ldr	r2, [r7, #4]
 800dfd6:	7ed2      	ldrb	r2, [r2, #27]
 800dfd8:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 12) = pdata->global_config__spad_enables_rtn_12;
 800dfda:	683b      	ldr	r3, [r7, #0]
 800dfdc:	330c      	adds	r3, #12
 800dfde:	687a      	ldr	r2, [r7, #4]
 800dfe0:	7f12      	ldrb	r2, [r2, #28]
 800dfe2:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 13) = pdata->global_config__spad_enables_rtn_13;
 800dfe4:	683b      	ldr	r3, [r7, #0]
 800dfe6:	330d      	adds	r3, #13
 800dfe8:	687a      	ldr	r2, [r7, #4]
 800dfea:	7f52      	ldrb	r2, [r2, #29]
 800dfec:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 14) = pdata->global_config__spad_enables_rtn_14;
 800dfee:	683b      	ldr	r3, [r7, #0]
 800dff0:	330e      	adds	r3, #14
 800dff2:	687a      	ldr	r2, [r7, #4]
 800dff4:	7f92      	ldrb	r2, [r2, #30]
 800dff6:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 15) = pdata->global_config__spad_enables_rtn_15;
 800dff8:	683b      	ldr	r3, [r7, #0]
 800dffa:	330f      	adds	r3, #15
 800dffc:	687a      	ldr	r2, [r7, #4]
 800dffe:	7fd2      	ldrb	r2, [r2, #31]
 800e000:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 16) = pdata->global_config__spad_enables_rtn_16;
 800e002:	683b      	ldr	r3, [r7, #0]
 800e004:	3310      	adds	r3, #16
 800e006:	687a      	ldr	r2, [r7, #4]
 800e008:	f892 2020 	ldrb.w	r2, [r2, #32]
 800e00c:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 17) = pdata->global_config__spad_enables_rtn_17;
 800e00e:	683b      	ldr	r3, [r7, #0]
 800e010:	3311      	adds	r3, #17
 800e012:	687a      	ldr	r2, [r7, #4]
 800e014:	f892 2021 	ldrb.w	r2, [r2, #33]	; 0x21
 800e018:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 18) = pdata->global_config__spad_enables_rtn_18;
 800e01a:	683b      	ldr	r3, [r7, #0]
 800e01c:	3312      	adds	r3, #18
 800e01e:	687a      	ldr	r2, [r7, #4]
 800e020:	f892 2022 	ldrb.w	r2, [r2, #34]	; 0x22
 800e024:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 19) = pdata->global_config__spad_enables_rtn_19;
 800e026:	683b      	ldr	r3, [r7, #0]
 800e028:	3313      	adds	r3, #19
 800e02a:	687a      	ldr	r2, [r7, #4]
 800e02c:	f892 2023 	ldrb.w	r2, [r2, #35]	; 0x23
 800e030:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 20) = pdata->global_config__spad_enables_rtn_20;
 800e032:	683b      	ldr	r3, [r7, #0]
 800e034:	3314      	adds	r3, #20
 800e036:	687a      	ldr	r2, [r7, #4]
 800e038:	f892 2024 	ldrb.w	r2, [r2, #36]	; 0x24
 800e03c:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 21) = pdata->global_config__spad_enables_rtn_21;
 800e03e:	683b      	ldr	r3, [r7, #0]
 800e040:	3315      	adds	r3, #21
 800e042:	687a      	ldr	r2, [r7, #4]
 800e044:	f892 2025 	ldrb.w	r2, [r2, #37]	; 0x25
 800e048:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 22) = pdata->global_config__spad_enables_rtn_22;
 800e04a:	683b      	ldr	r3, [r7, #0]
 800e04c:	3316      	adds	r3, #22
 800e04e:	687a      	ldr	r2, [r7, #4]
 800e050:	f892 2026 	ldrb.w	r2, [r2, #38]	; 0x26
 800e054:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 23) = pdata->global_config__spad_enables_rtn_23;
 800e056:	683b      	ldr	r3, [r7, #0]
 800e058:	3317      	adds	r3, #23
 800e05a:	687a      	ldr	r2, [r7, #4]
 800e05c:	f892 2027 	ldrb.w	r2, [r2, #39]	; 0x27
 800e060:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 24) = pdata->global_config__spad_enables_rtn_24;
 800e062:	683b      	ldr	r3, [r7, #0]
 800e064:	3318      	adds	r3, #24
 800e066:	687a      	ldr	r2, [r7, #4]
 800e068:	f892 2028 	ldrb.w	r2, [r2, #40]	; 0x28
 800e06c:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 25) = pdata->global_config__spad_enables_rtn_25;
 800e06e:	683b      	ldr	r3, [r7, #0]
 800e070:	3319      	adds	r3, #25
 800e072:	687a      	ldr	r2, [r7, #4]
 800e074:	f892 2029 	ldrb.w	r2, [r2, #41]	; 0x29
 800e078:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 26) = pdata->global_config__spad_enables_rtn_26;
 800e07a:	683b      	ldr	r3, [r7, #0]
 800e07c:	331a      	adds	r3, #26
 800e07e:	687a      	ldr	r2, [r7, #4]
 800e080:	f892 202a 	ldrb.w	r2, [r2, #42]	; 0x2a
 800e084:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 27) = pdata->global_config__spad_enables_rtn_27;
 800e086:	683b      	ldr	r3, [r7, #0]
 800e088:	331b      	adds	r3, #27
 800e08a:	687a      	ldr	r2, [r7, #4]
 800e08c:	f892 202b 	ldrb.w	r2, [r2, #43]	; 0x2b
 800e090:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 28) = pdata->global_config__spad_enables_rtn_28;
 800e092:	683b      	ldr	r3, [r7, #0]
 800e094:	331c      	adds	r3, #28
 800e096:	687a      	ldr	r2, [r7, #4]
 800e098:	f892 202c 	ldrb.w	r2, [r2, #44]	; 0x2c
 800e09c:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 29) = pdata->global_config__spad_enables_rtn_29;
 800e09e:	683b      	ldr	r3, [r7, #0]
 800e0a0:	331d      	adds	r3, #29
 800e0a2:	687a      	ldr	r2, [r7, #4]
 800e0a4:	f892 202d 	ldrb.w	r2, [r2, #45]	; 0x2d
 800e0a8:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 30) = pdata->global_config__spad_enables_rtn_30;
 800e0aa:	683b      	ldr	r3, [r7, #0]
 800e0ac:	331e      	adds	r3, #30
 800e0ae:	687a      	ldr	r2, [r7, #4]
 800e0b0:	f892 202e 	ldrb.w	r2, [r2, #46]	; 0x2e
 800e0b4:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 31) = pdata->global_config__spad_enables_rtn_31;
 800e0b6:	683b      	ldr	r3, [r7, #0]
 800e0b8:	331f      	adds	r3, #31
 800e0ba:	687a      	ldr	r2, [r7, #4]
 800e0bc:	f892 202f 	ldrb.w	r2, [r2, #47]	; 0x2f
 800e0c0:	701a      	strb	r2, [r3, #0]
}
 800e0c2:	bf00      	nop
 800e0c4:	370c      	adds	r7, #12
 800e0c6:	46bd      	mov	sp, r7
 800e0c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e0cc:	4770      	bx	lr

0800e0ce <VL53L1_i2c_encode_uint16_t>:

void VL53L1_i2c_encode_uint16_t(
	uint16_t    ip_value,
	uint16_t    count,
	uint8_t    *pbuffer)
{
 800e0ce:	b480      	push	{r7}
 800e0d0:	b085      	sub	sp, #20
 800e0d2:	af00      	add	r7, sp, #0
 800e0d4:	4603      	mov	r3, r0
 800e0d6:	603a      	str	r2, [r7, #0]
 800e0d8:	80fb      	strh	r3, [r7, #6]
 800e0da:	460b      	mov	r3, r1
 800e0dc:	80bb      	strh	r3, [r7, #4]
	/*
	 * Encodes a uint16_t register value into an I2C write buffer
	 * MS byte first order (as per I2C register map.
	 */

	uint16_t   i    = 0;
 800e0de:	2300      	movs	r3, #0
 800e0e0:	81fb      	strh	r3, [r7, #14]
	uint16_t   data = 0;
 800e0e2:	2300      	movs	r3, #0
 800e0e4:	81bb      	strh	r3, [r7, #12]

	data =  ip_value;
 800e0e6:	88fb      	ldrh	r3, [r7, #6]
 800e0e8:	81bb      	strh	r3, [r7, #12]

	for (i = 0; i < count ; i++) {
 800e0ea:	2300      	movs	r3, #0
 800e0ec:	81fb      	strh	r3, [r7, #14]
 800e0ee:	e00e      	b.n	800e10e <VL53L1_i2c_encode_uint16_t+0x40>
		pbuffer[count-i-1] = (uint8_t)(data & 0x00FF);
 800e0f0:	88ba      	ldrh	r2, [r7, #4]
 800e0f2:	89fb      	ldrh	r3, [r7, #14]
 800e0f4:	1ad3      	subs	r3, r2, r3
 800e0f6:	3b01      	subs	r3, #1
 800e0f8:	683a      	ldr	r2, [r7, #0]
 800e0fa:	4413      	add	r3, r2
 800e0fc:	89ba      	ldrh	r2, [r7, #12]
 800e0fe:	b2d2      	uxtb	r2, r2
 800e100:	701a      	strb	r2, [r3, #0]
		data = data >> 8;
 800e102:	89bb      	ldrh	r3, [r7, #12]
 800e104:	0a1b      	lsrs	r3, r3, #8
 800e106:	81bb      	strh	r3, [r7, #12]
	for (i = 0; i < count ; i++) {
 800e108:	89fb      	ldrh	r3, [r7, #14]
 800e10a:	3301      	adds	r3, #1
 800e10c:	81fb      	strh	r3, [r7, #14]
 800e10e:	89fa      	ldrh	r2, [r7, #14]
 800e110:	88bb      	ldrh	r3, [r7, #4]
 800e112:	429a      	cmp	r2, r3
 800e114:	d3ec      	bcc.n	800e0f0 <VL53L1_i2c_encode_uint16_t+0x22>
	}
}
 800e116:	bf00      	nop
 800e118:	3714      	adds	r7, #20
 800e11a:	46bd      	mov	sp, r7
 800e11c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e120:	4770      	bx	lr

0800e122 <VL53L1_i2c_decode_uint16_t>:

uint16_t VL53L1_i2c_decode_uint16_t(
	uint16_t    count,
	uint8_t    *pbuffer)
{
 800e122:	b480      	push	{r7}
 800e124:	b085      	sub	sp, #20
 800e126:	af00      	add	r7, sp, #0
 800e128:	4603      	mov	r3, r0
 800e12a:	6039      	str	r1, [r7, #0]
 800e12c:	80fb      	strh	r3, [r7, #6]
	/*
	 * Decodes a uint16_t from the input I2C read buffer
	 * (MS byte first order)
	 */

	uint16_t   value = 0x00;
 800e12e:	2300      	movs	r3, #0
 800e130:	81fb      	strh	r3, [r7, #14]

	while (count-- > 0) {
 800e132:	e00a      	b.n	800e14a <VL53L1_i2c_decode_uint16_t+0x28>
		value = (value << 8) | (uint16_t)*pbuffer++;
 800e134:	89fb      	ldrh	r3, [r7, #14]
 800e136:	021b      	lsls	r3, r3, #8
 800e138:	b21a      	sxth	r2, r3
 800e13a:	683b      	ldr	r3, [r7, #0]
 800e13c:	1c59      	adds	r1, r3, #1
 800e13e:	6039      	str	r1, [r7, #0]
 800e140:	781b      	ldrb	r3, [r3, #0]
 800e142:	b21b      	sxth	r3, r3
 800e144:	4313      	orrs	r3, r2
 800e146:	b21b      	sxth	r3, r3
 800e148:	81fb      	strh	r3, [r7, #14]
	while (count-- > 0) {
 800e14a:	88fb      	ldrh	r3, [r7, #6]
 800e14c:	1e5a      	subs	r2, r3, #1
 800e14e:	80fa      	strh	r2, [r7, #6]
 800e150:	2b00      	cmp	r3, #0
 800e152:	d1ef      	bne.n	800e134 <VL53L1_i2c_decode_uint16_t+0x12>
	}

	return value;
 800e154:	89fb      	ldrh	r3, [r7, #14]
}
 800e156:	4618      	mov	r0, r3
 800e158:	3714      	adds	r7, #20
 800e15a:	46bd      	mov	sp, r7
 800e15c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e160:	4770      	bx	lr

0800e162 <VL53L1_i2c_encode_int16_t>:

void VL53L1_i2c_encode_int16_t(
	int16_t     ip_value,
	uint16_t    count,
	uint8_t    *pbuffer)
{
 800e162:	b480      	push	{r7}
 800e164:	b085      	sub	sp, #20
 800e166:	af00      	add	r7, sp, #0
 800e168:	4603      	mov	r3, r0
 800e16a:	603a      	str	r2, [r7, #0]
 800e16c:	80fb      	strh	r3, [r7, #6]
 800e16e:	460b      	mov	r3, r1
 800e170:	80bb      	strh	r3, [r7, #4]
	/*
	 * Encodes a int16_t register value into an I2C write buffer
	 * MS byte first order (as per I2C register map.
	 */

	uint16_t   i    = 0;
 800e172:	2300      	movs	r3, #0
 800e174:	81fb      	strh	r3, [r7, #14]
	int16_t    data = 0;
 800e176:	2300      	movs	r3, #0
 800e178:	81bb      	strh	r3, [r7, #12]

	data =  ip_value;
 800e17a:	88fb      	ldrh	r3, [r7, #6]
 800e17c:	81bb      	strh	r3, [r7, #12]

	for (i = 0; i < count ; i++) {
 800e17e:	2300      	movs	r3, #0
 800e180:	81fb      	strh	r3, [r7, #14]
 800e182:	e00f      	b.n	800e1a4 <VL53L1_i2c_encode_int16_t+0x42>
		pbuffer[count-i-1] = (uint8_t)(data & 0x00FF);
 800e184:	88ba      	ldrh	r2, [r7, #4]
 800e186:	89fb      	ldrh	r3, [r7, #14]
 800e188:	1ad3      	subs	r3, r2, r3
 800e18a:	3b01      	subs	r3, #1
 800e18c:	683a      	ldr	r2, [r7, #0]
 800e18e:	4413      	add	r3, r2
 800e190:	89ba      	ldrh	r2, [r7, #12]
 800e192:	b2d2      	uxtb	r2, r2
 800e194:	701a      	strb	r2, [r3, #0]
		data = data >> 8;
 800e196:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800e19a:	121b      	asrs	r3, r3, #8
 800e19c:	81bb      	strh	r3, [r7, #12]
	for (i = 0; i < count ; i++) {
 800e19e:	89fb      	ldrh	r3, [r7, #14]
 800e1a0:	3301      	adds	r3, #1
 800e1a2:	81fb      	strh	r3, [r7, #14]
 800e1a4:	89fa      	ldrh	r2, [r7, #14]
 800e1a6:	88bb      	ldrh	r3, [r7, #4]
 800e1a8:	429a      	cmp	r2, r3
 800e1aa:	d3eb      	bcc.n	800e184 <VL53L1_i2c_encode_int16_t+0x22>
	}
}
 800e1ac:	bf00      	nop
 800e1ae:	3714      	adds	r7, #20
 800e1b0:	46bd      	mov	sp, r7
 800e1b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e1b6:	4770      	bx	lr

0800e1b8 <VL53L1_i2c_decode_int16_t>:

int16_t VL53L1_i2c_decode_int16_t(
	uint16_t    count,
	uint8_t    *pbuffer)
{
 800e1b8:	b480      	push	{r7}
 800e1ba:	b085      	sub	sp, #20
 800e1bc:	af00      	add	r7, sp, #0
 800e1be:	4603      	mov	r3, r0
 800e1c0:	6039      	str	r1, [r7, #0]
 800e1c2:	80fb      	strh	r3, [r7, #6]
	/*
	 * Decodes a int16_t from the input I2C read buffer
	 * (MS byte first order)
	 */

	int16_t    value = 0x00;
 800e1c4:	2300      	movs	r3, #0
 800e1c6:	81fb      	strh	r3, [r7, #14]

	/* implement sign extension */
	if (*pbuffer >= 0x80) {
 800e1c8:	683b      	ldr	r3, [r7, #0]
 800e1ca:	781b      	ldrb	r3, [r3, #0]
 800e1cc:	b25b      	sxtb	r3, r3
 800e1ce:	2b00      	cmp	r3, #0
 800e1d0:	da0e      	bge.n	800e1f0 <VL53L1_i2c_decode_int16_t+0x38>
		value = 0xFFFF;
 800e1d2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800e1d6:	81fb      	strh	r3, [r7, #14]
	}

	while (count-- > 0) {
 800e1d8:	e00a      	b.n	800e1f0 <VL53L1_i2c_decode_int16_t+0x38>
		value = (value << 8) | (int16_t)*pbuffer++;
 800e1da:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800e1de:	021b      	lsls	r3, r3, #8
 800e1e0:	b21a      	sxth	r2, r3
 800e1e2:	683b      	ldr	r3, [r7, #0]
 800e1e4:	1c59      	adds	r1, r3, #1
 800e1e6:	6039      	str	r1, [r7, #0]
 800e1e8:	781b      	ldrb	r3, [r3, #0]
 800e1ea:	b21b      	sxth	r3, r3
 800e1ec:	4313      	orrs	r3, r2
 800e1ee:	81fb      	strh	r3, [r7, #14]
	while (count-- > 0) {
 800e1f0:	88fb      	ldrh	r3, [r7, #6]
 800e1f2:	1e5a      	subs	r2, r3, #1
 800e1f4:	80fa      	strh	r2, [r7, #6]
 800e1f6:	2b00      	cmp	r3, #0
 800e1f8:	d1ef      	bne.n	800e1da <VL53L1_i2c_decode_int16_t+0x22>
	}

	return value;
 800e1fa:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
}
 800e1fe:	4618      	mov	r0, r3
 800e200:	3714      	adds	r7, #20
 800e202:	46bd      	mov	sp, r7
 800e204:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e208:	4770      	bx	lr

0800e20a <VL53L1_i2c_encode_uint32_t>:

void VL53L1_i2c_encode_uint32_t(
	uint32_t    ip_value,
	uint16_t    count,
	uint8_t    *pbuffer)
{
 800e20a:	b480      	push	{r7}
 800e20c:	b087      	sub	sp, #28
 800e20e:	af00      	add	r7, sp, #0
 800e210:	60f8      	str	r0, [r7, #12]
 800e212:	460b      	mov	r3, r1
 800e214:	607a      	str	r2, [r7, #4]
 800e216:	817b      	strh	r3, [r7, #10]
	/*
	 * Encodes a uint32_t register value into an I2C write buffer
	 * MS byte first order (as per I2C register map.
	 */

	uint16_t   i    = 0;
 800e218:	2300      	movs	r3, #0
 800e21a:	82fb      	strh	r3, [r7, #22]
	uint32_t   data = 0;
 800e21c:	2300      	movs	r3, #0
 800e21e:	613b      	str	r3, [r7, #16]

	data =  ip_value;
 800e220:	68fb      	ldr	r3, [r7, #12]
 800e222:	613b      	str	r3, [r7, #16]

	for (i = 0; i < count ; i++) {
 800e224:	2300      	movs	r3, #0
 800e226:	82fb      	strh	r3, [r7, #22]
 800e228:	e00e      	b.n	800e248 <VL53L1_i2c_encode_uint32_t+0x3e>
		pbuffer[count-i-1] = (uint8_t)(data & 0x00FF);
 800e22a:	897a      	ldrh	r2, [r7, #10]
 800e22c:	8afb      	ldrh	r3, [r7, #22]
 800e22e:	1ad3      	subs	r3, r2, r3
 800e230:	3b01      	subs	r3, #1
 800e232:	687a      	ldr	r2, [r7, #4]
 800e234:	4413      	add	r3, r2
 800e236:	693a      	ldr	r2, [r7, #16]
 800e238:	b2d2      	uxtb	r2, r2
 800e23a:	701a      	strb	r2, [r3, #0]
		data = data >> 8;
 800e23c:	693b      	ldr	r3, [r7, #16]
 800e23e:	0a1b      	lsrs	r3, r3, #8
 800e240:	613b      	str	r3, [r7, #16]
	for (i = 0; i < count ; i++) {
 800e242:	8afb      	ldrh	r3, [r7, #22]
 800e244:	3301      	adds	r3, #1
 800e246:	82fb      	strh	r3, [r7, #22]
 800e248:	8afa      	ldrh	r2, [r7, #22]
 800e24a:	897b      	ldrh	r3, [r7, #10]
 800e24c:	429a      	cmp	r2, r3
 800e24e:	d3ec      	bcc.n	800e22a <VL53L1_i2c_encode_uint32_t+0x20>
	}
}
 800e250:	bf00      	nop
 800e252:	371c      	adds	r7, #28
 800e254:	46bd      	mov	sp, r7
 800e256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e25a:	4770      	bx	lr

0800e25c <VL53L1_i2c_decode_uint32_t>:

uint32_t VL53L1_i2c_decode_uint32_t(
	uint16_t    count,
	uint8_t    *pbuffer)
{
 800e25c:	b480      	push	{r7}
 800e25e:	b085      	sub	sp, #20
 800e260:	af00      	add	r7, sp, #0
 800e262:	4603      	mov	r3, r0
 800e264:	6039      	str	r1, [r7, #0]
 800e266:	80fb      	strh	r3, [r7, #6]
	/*
	 * Decodes a uint32_t from the input I2C read buffer
	 * (MS byte first order)
	 */

	uint32_t   value = 0x00;
 800e268:	2300      	movs	r3, #0
 800e26a:	60fb      	str	r3, [r7, #12]

	while (count-- > 0) {
 800e26c:	e007      	b.n	800e27e <VL53L1_i2c_decode_uint32_t+0x22>
		value = (value << 8) | (uint32_t)*pbuffer++;
 800e26e:	68fb      	ldr	r3, [r7, #12]
 800e270:	021a      	lsls	r2, r3, #8
 800e272:	683b      	ldr	r3, [r7, #0]
 800e274:	1c59      	adds	r1, r3, #1
 800e276:	6039      	str	r1, [r7, #0]
 800e278:	781b      	ldrb	r3, [r3, #0]
 800e27a:	4313      	orrs	r3, r2
 800e27c:	60fb      	str	r3, [r7, #12]
	while (count-- > 0) {
 800e27e:	88fb      	ldrh	r3, [r7, #6]
 800e280:	1e5a      	subs	r2, r3, #1
 800e282:	80fa      	strh	r2, [r7, #6]
 800e284:	2b00      	cmp	r3, #0
 800e286:	d1f2      	bne.n	800e26e <VL53L1_i2c_decode_uint32_t+0x12>
	}

	return value;
 800e288:	68fb      	ldr	r3, [r7, #12]
}
 800e28a:	4618      	mov	r0, r3
 800e28c:	3714      	adds	r7, #20
 800e28e:	46bd      	mov	sp, r7
 800e290:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e294:	4770      	bx	lr

0800e296 <VL53L1_i2c_decode_int32_t>:
}

int32_t VL53L1_i2c_decode_int32_t(
	uint16_t    count,
	uint8_t    *pbuffer)
{
 800e296:	b480      	push	{r7}
 800e298:	b085      	sub	sp, #20
 800e29a:	af00      	add	r7, sp, #0
 800e29c:	4603      	mov	r3, r0
 800e29e:	6039      	str	r1, [r7, #0]
 800e2a0:	80fb      	strh	r3, [r7, #6]
	/*
	 * Decodes a int32_t from the input I2C read buffer
	 * (MS byte first order)
	 */

	int32_t    value = 0x00;
 800e2a2:	2300      	movs	r3, #0
 800e2a4:	60fb      	str	r3, [r7, #12]

	/* implement sign extension */
	if (*pbuffer >= 0x80) {
 800e2a6:	683b      	ldr	r3, [r7, #0]
 800e2a8:	781b      	ldrb	r3, [r3, #0]
 800e2aa:	b25b      	sxtb	r3, r3
 800e2ac:	2b00      	cmp	r3, #0
 800e2ae:	da0b      	bge.n	800e2c8 <VL53L1_i2c_decode_int32_t+0x32>
		value = 0xFFFFFFFF;
 800e2b0:	f04f 33ff 	mov.w	r3, #4294967295
 800e2b4:	60fb      	str	r3, [r7, #12]
	}

	while (count-- > 0) {
 800e2b6:	e007      	b.n	800e2c8 <VL53L1_i2c_decode_int32_t+0x32>
		value = (value << 8) | (int32_t)*pbuffer++;
 800e2b8:	68fb      	ldr	r3, [r7, #12]
 800e2ba:	021a      	lsls	r2, r3, #8
 800e2bc:	683b      	ldr	r3, [r7, #0]
 800e2be:	1c59      	adds	r1, r3, #1
 800e2c0:	6039      	str	r1, [r7, #0]
 800e2c2:	781b      	ldrb	r3, [r3, #0]
 800e2c4:	4313      	orrs	r3, r2
 800e2c6:	60fb      	str	r3, [r7, #12]
	while (count-- > 0) {
 800e2c8:	88fb      	ldrh	r3, [r7, #6]
 800e2ca:	1e5a      	subs	r2, r3, #1
 800e2cc:	80fa      	strh	r2, [r7, #6]
 800e2ce:	2b00      	cmp	r3, #0
 800e2d0:	d1f2      	bne.n	800e2b8 <VL53L1_i2c_decode_int32_t+0x22>
	}

	return value;
 800e2d2:	68fb      	ldr	r3, [r7, #12]
}
 800e2d4:	4618      	mov	r0, r3
 800e2d6:	3714      	adds	r7, #20
 800e2d8:	46bd      	mov	sp, r7
 800e2da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e2de:	4770      	bx	lr

0800e2e0 <VL53L1_calc_macro_period_us>:
#endif

uint32_t VL53L1_calc_macro_period_us(
	uint16_t  fast_osc_frequency,
	uint8_t   vcsel_period)
{
 800e2e0:	b580      	push	{r7, lr}
 800e2e2:	b086      	sub	sp, #24
 800e2e4:	af00      	add	r7, sp, #0
 800e2e6:	4603      	mov	r3, r0
 800e2e8:	460a      	mov	r2, r1
 800e2ea:	80fb      	strh	r3, [r7, #6]
 800e2ec:	4613      	mov	r3, r2
 800e2ee:	717b      	strb	r3, [r7, #5]
	 *
	 * Macro period fixed point format = unsigned 12.12
	 * Maximum supported macro period  = 4095.9999 us
	 */

	uint32_t  pll_period_us        = 0;
 800e2f0:	2300      	movs	r3, #0
 800e2f2:	617b      	str	r3, [r7, #20]
	uint8_t   vcsel_period_pclks   = 0;
 800e2f4:	2300      	movs	r3, #0
 800e2f6:	74fb      	strb	r3, [r7, #19]
	uint32_t  macro_period_us      = 0;
 800e2f8:	2300      	movs	r3, #0
 800e2fa:	60fb      	str	r3, [r7, #12]

	/*  Calculate PLL period in [us] from the  fast_osc_frequency
	 *  Fast osc frequency fixed point format = unsigned 4.12
	 */

	pll_period_us = VL53L1_calc_pll_period_us(fast_osc_frequency);
 800e2fc:	88fb      	ldrh	r3, [r7, #6]
 800e2fe:	4618      	mov	r0, r3
 800e300:	f000 fb5b 	bl	800e9ba <VL53L1_calc_pll_period_us>
 800e304:	6178      	str	r0, [r7, #20]

	/*  VCSEL period
	 *  - the real VCSEL period in PLL clocks = 2*(VCSEL_PERIOD+1)
	 */

	vcsel_period_pclks = VL53L1_decode_vcsel_period(vcsel_period);
 800e306:	797b      	ldrb	r3, [r7, #5]
 800e308:	4618      	mov	r0, r3
 800e30a:	f000 fb6a 	bl	800e9e2 <VL53L1_decode_vcsel_period>
 800e30e:	4603      	mov	r3, r0
 800e310:	74fb      	strb	r3, [r7, #19]
	 *  Max bits (24 - 6) + 12 = 30-bits usage
	 *
	 *  Downshift by 6 before multiplying by the VCSEL Period
	 */

	macro_period_us =
 800e312:	697a      	ldr	r2, [r7, #20]
 800e314:	4613      	mov	r3, r2
 800e316:	00db      	lsls	r3, r3, #3
 800e318:	4413      	add	r3, r2
 800e31a:	021b      	lsls	r3, r3, #8
 800e31c:	60fb      	str	r3, [r7, #12]
			(uint32_t)VL53L1_MACRO_PERIOD_VCSEL_PERIODS *
			pll_period_us;
	macro_period_us = macro_period_us >> 6;
 800e31e:	68fb      	ldr	r3, [r7, #12]
 800e320:	099b      	lsrs	r3, r3, #6
 800e322:	60fb      	str	r3, [r7, #12]

	macro_period_us = macro_period_us * (uint32_t)vcsel_period_pclks;
 800e324:	7cfa      	ldrb	r2, [r7, #19]
 800e326:	68fb      	ldr	r3, [r7, #12]
 800e328:	fb02 f303 	mul.w	r3, r2, r3
 800e32c:	60fb      	str	r3, [r7, #12]
	macro_period_us = macro_period_us >> 6;
 800e32e:	68fb      	ldr	r3, [r7, #12]
 800e330:	099b      	lsrs	r3, r3, #6
 800e332:	60fb      	str	r3, [r7, #12]
			macro_period_us);
#endif

	LOG_FUNCTION_END(0);

	return macro_period_us;
 800e334:	68fb      	ldr	r3, [r7, #12]
}
 800e336:	4618      	mov	r0, r3
 800e338:	3718      	adds	r7, #24
 800e33a:	46bd      	mov	sp, r7
 800e33c:	bd80      	pop	{r7, pc}
	...

0800e340 <VL53L1_calc_range_ignore_threshold>:
uint16_t VL53L1_calc_range_ignore_threshold(
	uint32_t central_rate,
	int16_t  x_gradient,
	int16_t  y_gradient,
	uint8_t  rate_mult)
{
 800e340:	b480      	push	{r7}
 800e342:	b089      	sub	sp, #36	; 0x24
 800e344:	af00      	add	r7, sp, #0
 800e346:	60f8      	str	r0, [r7, #12]
 800e348:	4608      	mov	r0, r1
 800e34a:	4611      	mov	r1, r2
 800e34c:	461a      	mov	r2, r3
 800e34e:	4603      	mov	r3, r0
 800e350:	817b      	strh	r3, [r7, #10]
 800e352:	460b      	mov	r3, r1
 800e354:	813b      	strh	r3, [r7, #8]
 800e356:	4613      	mov	r3, r2
 800e358:	71fb      	strb	r3, [r7, #7]
	 * Range ignore threshold rate is then multiplied by user input
	 * rate_mult (in 3.5 fractional format)
	 *
	 */

	int32_t    range_ignore_thresh_int  = 0;
 800e35a:	2300      	movs	r3, #0
 800e35c:	617b      	str	r3, [r7, #20]
	uint16_t   range_ignore_thresh_kcps = 0;
 800e35e:	2300      	movs	r3, #0
 800e360:	83fb      	strh	r3, [r7, #30]
	int32_t    central_rate_int         = 0;
 800e362:	2300      	movs	r3, #0
 800e364:	613b      	str	r3, [r7, #16]
	int16_t    x_gradient_int           = 0;
 800e366:	2300      	movs	r3, #0
 800e368:	83bb      	strh	r3, [r7, #28]
	int16_t    y_gradient_int           = 0;
 800e36a:	2300      	movs	r3, #0
 800e36c:	837b      	strh	r3, [r7, #26]

	LOG_FUNCTION_START("");

	/* Shift central_rate to .13 fractional for simple addition */

	central_rate_int = ((int32_t)central_rate * (1 << 4)) / (1000);
 800e36e:	68fb      	ldr	r3, [r7, #12]
 800e370:	011b      	lsls	r3, r3, #4
 800e372:	4a23      	ldr	r2, [pc, #140]	; (800e400 <VL53L1_calc_range_ignore_threshold+0xc0>)
 800e374:	fb82 1203 	smull	r1, r2, r2, r3
 800e378:	1192      	asrs	r2, r2, #6
 800e37a:	17db      	asrs	r3, r3, #31
 800e37c:	1ad3      	subs	r3, r2, r3
 800e37e:	613b      	str	r3, [r7, #16]

	if (x_gradient < 0) {
 800e380:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 800e384:	2b00      	cmp	r3, #0
 800e386:	da03      	bge.n	800e390 <VL53L1_calc_range_ignore_threshold+0x50>
		x_gradient_int = x_gradient * -1;
 800e388:	897b      	ldrh	r3, [r7, #10]
 800e38a:	425b      	negs	r3, r3
 800e38c:	b29b      	uxth	r3, r3
 800e38e:	83bb      	strh	r3, [r7, #28]
	}

	if (y_gradient < 0) {
 800e390:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 800e394:	2b00      	cmp	r3, #0
 800e396:	da03      	bge.n	800e3a0 <VL53L1_calc_range_ignore_threshold+0x60>
		y_gradient_int = y_gradient * -1;
 800e398:	893b      	ldrh	r3, [r7, #8]
 800e39a:	425b      	negs	r3, r3
 800e39c:	b29b      	uxth	r3, r3
 800e39e:	837b      	strh	r3, [r7, #26]

	/* Calculate full rate per spad - worst case from measured xtalk */
	/* Generated here from .11 fractional kcps */
	/* Additional factor of 4 applied to bring fractional precision to .13 */

	range_ignore_thresh_int = (8 * x_gradient_int * 4) + (8 * y_gradient_int * 4);
 800e3a0:	f9b7 201c 	ldrsh.w	r2, [r7, #28]
 800e3a4:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 800e3a8:	4413      	add	r3, r2
 800e3aa:	015b      	lsls	r3, r3, #5
 800e3ac:	617b      	str	r3, [r7, #20]

	/* Convert Kcps to Mcps */

	range_ignore_thresh_int = range_ignore_thresh_int / 1000;
 800e3ae:	697b      	ldr	r3, [r7, #20]
 800e3b0:	4a13      	ldr	r2, [pc, #76]	; (800e400 <VL53L1_calc_range_ignore_threshold+0xc0>)
 800e3b2:	fb82 1203 	smull	r1, r2, r2, r3
 800e3b6:	1192      	asrs	r2, r2, #6
 800e3b8:	17db      	asrs	r3, r3, #31
 800e3ba:	1ad3      	subs	r3, r2, r3
 800e3bc:	617b      	str	r3, [r7, #20]

	/* Combine with Central Rate - Mcps .13 format*/

	range_ignore_thresh_int = range_ignore_thresh_int + central_rate_int;
 800e3be:	697a      	ldr	r2, [r7, #20]
 800e3c0:	693b      	ldr	r3, [r7, #16]
 800e3c2:	4413      	add	r3, r2
 800e3c4:	617b      	str	r3, [r7, #20]

	/* Mult by user input */

	range_ignore_thresh_int = (int32_t)rate_mult * range_ignore_thresh_int;
 800e3c6:	79fa      	ldrb	r2, [r7, #7]
 800e3c8:	697b      	ldr	r3, [r7, #20]
 800e3ca:	fb02 f303 	mul.w	r3, r2, r3
 800e3ce:	617b      	str	r3, [r7, #20]

	range_ignore_thresh_int = (range_ignore_thresh_int + (1<<4)) / (1<<5);
 800e3d0:	697b      	ldr	r3, [r7, #20]
 800e3d2:	3310      	adds	r3, #16
 800e3d4:	2b00      	cmp	r3, #0
 800e3d6:	da00      	bge.n	800e3da <VL53L1_calc_range_ignore_threshold+0x9a>
 800e3d8:	331f      	adds	r3, #31
 800e3da:	115b      	asrs	r3, r3, #5
 800e3dc:	617b      	str	r3, [r7, #20]

	/* Finally clip and output in correct format */

	if (range_ignore_thresh_int > 0xFFFF) {
 800e3de:	697b      	ldr	r3, [r7, #20]
 800e3e0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800e3e4:	db03      	blt.n	800e3ee <VL53L1_calc_range_ignore_threshold+0xae>
		range_ignore_thresh_kcps = 0xFFFF;
 800e3e6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800e3ea:	83fb      	strh	r3, [r7, #30]
 800e3ec:	e001      	b.n	800e3f2 <VL53L1_calc_range_ignore_threshold+0xb2>
	} else {
		range_ignore_thresh_kcps = (uint16_t)range_ignore_thresh_int;
 800e3ee:	697b      	ldr	r3, [r7, #20]
 800e3f0:	83fb      	strh	r3, [r7, #30]
			range_ignore_thresh_kcps);
#endif

	LOG_FUNCTION_END(0);

	return range_ignore_thresh_kcps;
 800e3f2:	8bfb      	ldrh	r3, [r7, #30]
}
 800e3f4:	4618      	mov	r0, r3
 800e3f6:	3724      	adds	r7, #36	; 0x24
 800e3f8:	46bd      	mov	sp, r7
 800e3fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e3fe:	4770      	bx	lr
 800e400:	10624dd3 	.word	0x10624dd3

0800e404 <VL53L1_calc_timeout_mclks>:


uint32_t VL53L1_calc_timeout_mclks(
	uint32_t timeout_us,
	uint32_t macro_period_us)
{
 800e404:	b480      	push	{r7}
 800e406:	b085      	sub	sp, #20
 800e408:	af00      	add	r7, sp, #0
 800e40a:	6078      	str	r0, [r7, #4]
 800e40c:	6039      	str	r1, [r7, #0]
	 *  Max timeout in 20.12 format = 32-bits
	 *
	 *  Macro period [us] = 12.12 format
	 */

	uint32_t timeout_mclks   = 0;
 800e40e:	2300      	movs	r3, #0
 800e410:	60fb      	str	r3, [r7, #12]

	LOG_FUNCTION_START("");

	timeout_mclks   =
			((timeout_us << 12) + (macro_period_us>>1)) /
 800e412:	687b      	ldr	r3, [r7, #4]
 800e414:	031a      	lsls	r2, r3, #12
 800e416:	683b      	ldr	r3, [r7, #0]
 800e418:	085b      	lsrs	r3, r3, #1
 800e41a:	441a      	add	r2, r3
	timeout_mclks   =
 800e41c:	683b      	ldr	r3, [r7, #0]
 800e41e:	fbb2 f3f3 	udiv	r3, r2, r3
 800e422:	60fb      	str	r3, [r7, #12]
			macro_period_us;

	LOG_FUNCTION_END(0);

	return timeout_mclks;
 800e424:	68fb      	ldr	r3, [r7, #12]
}
 800e426:	4618      	mov	r0, r3
 800e428:	3714      	adds	r7, #20
 800e42a:	46bd      	mov	sp, r7
 800e42c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e430:	4770      	bx	lr

0800e432 <VL53L1_calc_encoded_timeout>:


uint16_t VL53L1_calc_encoded_timeout(
	uint32_t timeout_us,
	uint32_t macro_period_us)
{
 800e432:	b580      	push	{r7, lr}
 800e434:	b084      	sub	sp, #16
 800e436:	af00      	add	r7, sp, #0
 800e438:	6078      	str	r0, [r7, #4]
 800e43a:	6039      	str	r1, [r7, #0]
	 *  Max timeout in 20.12 format = 32-bits
	 *
	 *  Macro period [us] = 12.12 format
	 */

	uint32_t timeout_mclks   = 0;
 800e43c:	2300      	movs	r3, #0
 800e43e:	60fb      	str	r3, [r7, #12]
	uint16_t timeout_encoded = 0;
 800e440:	2300      	movs	r3, #0
 800e442:	817b      	strh	r3, [r7, #10]

	LOG_FUNCTION_START("");

	timeout_mclks   =
 800e444:	6839      	ldr	r1, [r7, #0]
 800e446:	6878      	ldr	r0, [r7, #4]
 800e448:	f7ff ffdc 	bl	800e404 <VL53L1_calc_timeout_mclks>
 800e44c:	60f8      	str	r0, [r7, #12]
		VL53L1_calc_timeout_mclks(timeout_us, macro_period_us);

	timeout_encoded =
 800e44e:	68f8      	ldr	r0, [r7, #12]
 800e450:	f000 f859 	bl	800e506 <VL53L1_encode_timeout>
 800e454:	4603      	mov	r3, r0
 800e456:	817b      	strh	r3, [r7, #10]
			timeout_encoded, timeout_encoded);
#endif

	LOG_FUNCTION_END(0);

	return timeout_encoded;
 800e458:	897b      	ldrh	r3, [r7, #10]
}
 800e45a:	4618      	mov	r0, r3
 800e45c:	3710      	adds	r7, #16
 800e45e:	46bd      	mov	sp, r7
 800e460:	bd80      	pop	{r7, pc}

0800e462 <VL53L1_calc_timeout_us>:


uint32_t VL53L1_calc_timeout_us(
	uint32_t timeout_mclks,
	uint32_t macro_period_us)
{
 800e462:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e464:	b087      	sub	sp, #28
 800e466:	af00      	add	r7, sp, #0
 800e468:	6078      	str	r0, [r7, #4]
 800e46a:	6039      	str	r1, [r7, #0]
	 *  Max timeout in 20.12 format = 32-bits
	 *
	 *  Macro period [us] = 12.12 format
	 */

	uint32_t timeout_us     = 0;
 800e46c:	2200      	movs	r2, #0
 800e46e:	617a      	str	r2, [r7, #20]
	uint64_t tmp            = 0;
 800e470:	f04f 0100 	mov.w	r1, #0
 800e474:	f04f 0200 	mov.w	r2, #0
 800e478:	e9c7 1202 	strd	r1, r2, [r7, #8]

	LOG_FUNCTION_START("");

	tmp  = (uint64_t)timeout_mclks * (uint64_t)macro_period_us;
 800e47c:	687a      	ldr	r2, [r7, #4]
 800e47e:	4615      	mov	r5, r2
 800e480:	f04f 0600 	mov.w	r6, #0
 800e484:	683a      	ldr	r2, [r7, #0]
 800e486:	4611      	mov	r1, r2
 800e488:	f04f 0200 	mov.w	r2, #0
 800e48c:	fb01 fe06 	mul.w	lr, r1, r6
 800e490:	fb05 f002 	mul.w	r0, r5, r2
 800e494:	4470      	add	r0, lr
 800e496:	fba5 1201 	umull	r1, r2, r5, r1
 800e49a:	4410      	add	r0, r2
 800e49c:	4602      	mov	r2, r0
 800e49e:	e9c7 1202 	strd	r1, r2, [r7, #8]
 800e4a2:	e9c7 1202 	strd	r1, r2, [r7, #8]
	tmp += 0x00800;
 800e4a6:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800e4aa:	f511 6100 	adds.w	r1, r1, #2048	; 0x800
 800e4ae:	f142 0200 	adc.w	r2, r2, #0
 800e4b2:	e9c7 1202 	strd	r1, r2, [r7, #8]
	tmp  = tmp >> 12;
 800e4b6:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800e4ba:	0b0b      	lsrs	r3, r1, #12
 800e4bc:	ea43 5302 	orr.w	r3, r3, r2, lsl #20
 800e4c0:	0b14      	lsrs	r4, r2, #12
 800e4c2:	e9c7 3402 	strd	r3, r4, [r7, #8]

	timeout_us = (uint32_t)tmp;
 800e4c6:	68bb      	ldr	r3, [r7, #8]
 800e4c8:	617b      	str	r3, [r7, #20]
			timeout_us, timeout_us);
#endif

	LOG_FUNCTION_END(0);

	return timeout_us;
 800e4ca:	697b      	ldr	r3, [r7, #20]
}
 800e4cc:	4618      	mov	r0, r3
 800e4ce:	371c      	adds	r7, #28
 800e4d0:	46bd      	mov	sp, r7
 800e4d2:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800e4d4 <VL53L1_calc_decoded_timeout_us>:
}

uint32_t VL53L1_calc_decoded_timeout_us(
	uint16_t timeout_encoded,
	uint32_t macro_period_us)
{
 800e4d4:	b580      	push	{r7, lr}
 800e4d6:	b084      	sub	sp, #16
 800e4d8:	af00      	add	r7, sp, #0
 800e4da:	4603      	mov	r3, r0
 800e4dc:	6039      	str	r1, [r7, #0]
 800e4de:	80fb      	strh	r3, [r7, #6]
	 *  Max timeout in 20.12 format = 32-bits
	 *
	 *  Macro period [us] = 12.12 format
	 */

	uint32_t timeout_mclks  = 0;
 800e4e0:	2300      	movs	r3, #0
 800e4e2:	60fb      	str	r3, [r7, #12]
	uint32_t timeout_us     = 0;
 800e4e4:	2300      	movs	r3, #0
 800e4e6:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_START("");

	timeout_mclks =
 800e4e8:	88fb      	ldrh	r3, [r7, #6]
 800e4ea:	4618      	mov	r0, r3
 800e4ec:	f000 f837 	bl	800e55e <VL53L1_decode_timeout>
 800e4f0:	60f8      	str	r0, [r7, #12]
		VL53L1_decode_timeout(timeout_encoded);

	timeout_us    =
 800e4f2:	6839      	ldr	r1, [r7, #0]
 800e4f4:	68f8      	ldr	r0, [r7, #12]
 800e4f6:	f7ff ffb4 	bl	800e462 <VL53L1_calc_timeout_us>
 800e4fa:	60b8      	str	r0, [r7, #8]
		VL53L1_calc_timeout_us(timeout_mclks, macro_period_us);

	LOG_FUNCTION_END(0);

	return timeout_us;
 800e4fc:	68bb      	ldr	r3, [r7, #8]
}
 800e4fe:	4618      	mov	r0, r3
 800e500:	3710      	adds	r7, #16
 800e502:	46bd      	mov	sp, r7
 800e504:	bd80      	pop	{r7, pc}

0800e506 <VL53L1_encode_timeout>:


uint16_t VL53L1_encode_timeout(uint32_t timeout_mclks)
{
 800e506:	b480      	push	{r7}
 800e508:	b087      	sub	sp, #28
 800e50a:	af00      	add	r7, sp, #0
 800e50c:	6078      	str	r0, [r7, #4]
	/*
	 * Encode timeout in macro periods in (LSByte * 2^MSByte) + 1 format
	 */

	uint16_t encoded_timeout = 0;
 800e50e:	2300      	movs	r3, #0
 800e510:	82fb      	strh	r3, [r7, #22]
	uint32_t ls_byte = 0;
 800e512:	2300      	movs	r3, #0
 800e514:	613b      	str	r3, [r7, #16]
	uint16_t ms_byte = 0;
 800e516:	2300      	movs	r3, #0
 800e518:	81fb      	strh	r3, [r7, #14]

	if (timeout_mclks > 0) {
 800e51a:	687b      	ldr	r3, [r7, #4]
 800e51c:	2b00      	cmp	r3, #0
 800e51e:	d017      	beq.n	800e550 <VL53L1_encode_timeout+0x4a>
		ls_byte = timeout_mclks - 1;
 800e520:	687b      	ldr	r3, [r7, #4]
 800e522:	3b01      	subs	r3, #1
 800e524:	613b      	str	r3, [r7, #16]

		while ((ls_byte & 0xFFFFFF00) > 0) {
 800e526:	e005      	b.n	800e534 <VL53L1_encode_timeout+0x2e>
			ls_byte = ls_byte >> 1;
 800e528:	693b      	ldr	r3, [r7, #16]
 800e52a:	085b      	lsrs	r3, r3, #1
 800e52c:	613b      	str	r3, [r7, #16]
			ms_byte++;
 800e52e:	89fb      	ldrh	r3, [r7, #14]
 800e530:	3301      	adds	r3, #1
 800e532:	81fb      	strh	r3, [r7, #14]
		while ((ls_byte & 0xFFFFFF00) > 0) {
 800e534:	693b      	ldr	r3, [r7, #16]
 800e536:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800e53a:	2b00      	cmp	r3, #0
 800e53c:	d1f4      	bne.n	800e528 <VL53L1_encode_timeout+0x22>
		}

		encoded_timeout = (ms_byte << 8)
 800e53e:	89fb      	ldrh	r3, [r7, #14]
 800e540:	021b      	lsls	r3, r3, #8
 800e542:	b29a      	uxth	r2, r3
				+ (uint16_t) (ls_byte & 0x000000FF);
 800e544:	693b      	ldr	r3, [r7, #16]
 800e546:	b29b      	uxth	r3, r3
 800e548:	b2db      	uxtb	r3, r3
 800e54a:	b29b      	uxth	r3, r3
		encoded_timeout = (ms_byte << 8)
 800e54c:	4413      	add	r3, r2
 800e54e:	82fb      	strh	r3, [r7, #22]
	}

	return encoded_timeout;
 800e550:	8afb      	ldrh	r3, [r7, #22]
}
 800e552:	4618      	mov	r0, r3
 800e554:	371c      	adds	r7, #28
 800e556:	46bd      	mov	sp, r7
 800e558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e55c:	4770      	bx	lr

0800e55e <VL53L1_decode_timeout>:


uint32_t VL53L1_decode_timeout(uint16_t encoded_timeout)
{
 800e55e:	b480      	push	{r7}
 800e560:	b085      	sub	sp, #20
 800e562:	af00      	add	r7, sp, #0
 800e564:	4603      	mov	r3, r0
 800e566:	80fb      	strh	r3, [r7, #6]
	/*
	 * Decode 16-bit timeout register value
	 * format (LSByte * 2^MSByte) + 1
	 */

	uint32_t timeout_macro_clks = 0;
 800e568:	2300      	movs	r3, #0
 800e56a:	60fb      	str	r3, [r7, #12]

	timeout_macro_clks = ((uint32_t) (encoded_timeout & 0x00FF)
 800e56c:	88fb      	ldrh	r3, [r7, #6]
 800e56e:	b2db      	uxtb	r3, r3
			<< (uint32_t) ((encoded_timeout & 0xFF00) >> 8)) + 1;
 800e570:	88fa      	ldrh	r2, [r7, #6]
 800e572:	0a12      	lsrs	r2, r2, #8
 800e574:	b292      	uxth	r2, r2
 800e576:	4093      	lsls	r3, r2
	timeout_macro_clks = ((uint32_t) (encoded_timeout & 0x00FF)
 800e578:	3301      	adds	r3, #1
 800e57a:	60fb      	str	r3, [r7, #12]

	return timeout_macro_clks;
 800e57c:	68fb      	ldr	r3, [r7, #12]
}
 800e57e:	4618      	mov	r0, r3
 800e580:	3714      	adds	r7, #20
 800e582:	46bd      	mov	sp, r7
 800e584:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e588:	4770      	bx	lr

0800e58a <VL53L1_calc_timeout_register_values>:
	uint32_t                 mm_config_timeout_us,
	uint32_t                 range_config_timeout_us,
	uint16_t                 fast_osc_frequency,
	VL53L1_general_config_t *pgeneral,
	VL53L1_timing_config_t  *ptiming)
{
 800e58a:	b580      	push	{r7, lr}
 800e58c:	b088      	sub	sp, #32
 800e58e:	af00      	add	r7, sp, #0
 800e590:	60f8      	str	r0, [r7, #12]
 800e592:	60b9      	str	r1, [r7, #8]
 800e594:	607a      	str	r2, [r7, #4]
 800e596:	807b      	strh	r3, [r7, #2]
	 * into the appropriate register values
	 *
	 * Must also be run after the VCSEL period settings are changed
	 */

	VL53L1_Error status = VL53L1_ERROR_NONE;
 800e598:	2300      	movs	r3, #0
 800e59a:	77fb      	strb	r3, [r7, #31]

	uint32_t macro_period_us    = 0;
 800e59c:	2300      	movs	r3, #0
 800e59e:	617b      	str	r3, [r7, #20]
	uint32_t timeout_mclks      = 0;
 800e5a0:	2300      	movs	r3, #0
 800e5a2:	61bb      	str	r3, [r7, #24]
	uint16_t timeout_encoded    = 0;
 800e5a4:	2300      	movs	r3, #0
 800e5a6:	827b      	strh	r3, [r7, #18]

	LOG_FUNCTION_START("");

	if (fast_osc_frequency == 0) {
 800e5a8:	887b      	ldrh	r3, [r7, #2]
 800e5aa:	2b00      	cmp	r3, #0
 800e5ac:	d102      	bne.n	800e5b4 <VL53L1_calc_timeout_register_values+0x2a>
		status = VL53L1_ERROR_DIVISION_BY_ZERO;
 800e5ae:	23f1      	movs	r3, #241	; 0xf1
 800e5b0:	77fb      	strb	r3, [r7, #31]
 800e5b2:	e05d      	b.n	800e670 <VL53L1_calc_timeout_register_values+0xe6>
	} else {
		/* Update Macro Period for Range A VCSEL Period */
		macro_period_us =
				VL53L1_calc_macro_period_us(
 800e5b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e5b6:	799a      	ldrb	r2, [r3, #6]
		macro_period_us =
 800e5b8:	887b      	ldrh	r3, [r7, #2]
 800e5ba:	4611      	mov	r1, r2
 800e5bc:	4618      	mov	r0, r3
 800e5be:	f7ff fe8f 	bl	800e2e0 <VL53L1_calc_macro_period_us>
 800e5c2:	6178      	str	r0, [r7, #20]
					fast_osc_frequency,
					ptiming->range_config__vcsel_period_a);

		/*  Update Phase timeout - uses Timing A */
		timeout_mclks =
 800e5c4:	6979      	ldr	r1, [r7, #20]
 800e5c6:	68f8      	ldr	r0, [r7, #12]
 800e5c8:	f7ff ff1c 	bl	800e404 <VL53L1_calc_timeout_mclks>
 800e5cc:	61b8      	str	r0, [r7, #24]
			VL53L1_calc_timeout_mclks(
				phasecal_config_timeout_us,
				macro_period_us);

		/* clip as the phase cal timeout register is only 8-bits */
		if (timeout_mclks > 0xFF)
 800e5ce:	69bb      	ldr	r3, [r7, #24]
 800e5d0:	2bff      	cmp	r3, #255	; 0xff
 800e5d2:	d901      	bls.n	800e5d8 <VL53L1_calc_timeout_register_values+0x4e>
			timeout_mclks = 0xFF;
 800e5d4:	23ff      	movs	r3, #255	; 0xff
 800e5d6:	61bb      	str	r3, [r7, #24]

		pgeneral->phasecal_config__timeout_macrop =
				(uint8_t)timeout_mclks;
 800e5d8:	69bb      	ldr	r3, [r7, #24]
 800e5da:	b2da      	uxtb	r2, r3
		pgeneral->phasecal_config__timeout_macrop =
 800e5dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e5de:	71da      	strb	r2, [r3, #7]

		/*  Update MM Timing A timeout */
		timeout_encoded =
 800e5e0:	6979      	ldr	r1, [r7, #20]
 800e5e2:	68b8      	ldr	r0, [r7, #8]
 800e5e4:	f7ff ff25 	bl	800e432 <VL53L1_calc_encoded_timeout>
 800e5e8:	4603      	mov	r3, r0
 800e5ea:	827b      	strh	r3, [r7, #18]
			VL53L1_calc_encoded_timeout(
				mm_config_timeout_us,
				macro_period_us);

		ptiming->mm_config__timeout_macrop_a_hi =
				(uint8_t)((timeout_encoded & 0xFF00) >> 8);
 800e5ec:	8a7b      	ldrh	r3, [r7, #18]
 800e5ee:	0a1b      	lsrs	r3, r3, #8
 800e5f0:	b29b      	uxth	r3, r3
 800e5f2:	b2da      	uxtb	r2, r3
		ptiming->mm_config__timeout_macrop_a_hi =
 800e5f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e5f6:	701a      	strb	r2, [r3, #0]
		ptiming->mm_config__timeout_macrop_a_lo =
				(uint8_t) (timeout_encoded & 0x00FF);
 800e5f8:	8a7b      	ldrh	r3, [r7, #18]
 800e5fa:	b2da      	uxtb	r2, r3
		ptiming->mm_config__timeout_macrop_a_lo =
 800e5fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e5fe:	705a      	strb	r2, [r3, #1]

		/* Update Range Timing A timeout */
		timeout_encoded =
 800e600:	6979      	ldr	r1, [r7, #20]
 800e602:	6878      	ldr	r0, [r7, #4]
 800e604:	f7ff ff15 	bl	800e432 <VL53L1_calc_encoded_timeout>
 800e608:	4603      	mov	r3, r0
 800e60a:	827b      	strh	r3, [r7, #18]
			VL53L1_calc_encoded_timeout(
				range_config_timeout_us,
				macro_period_us);

		ptiming->range_config__timeout_macrop_a_hi =
				(uint8_t)((timeout_encoded & 0xFF00) >> 8);
 800e60c:	8a7b      	ldrh	r3, [r7, #18]
 800e60e:	0a1b      	lsrs	r3, r3, #8
 800e610:	b29b      	uxth	r3, r3
 800e612:	b2da      	uxtb	r2, r3
		ptiming->range_config__timeout_macrop_a_hi =
 800e614:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e616:	711a      	strb	r2, [r3, #4]
		ptiming->range_config__timeout_macrop_a_lo =
				(uint8_t) (timeout_encoded & 0x00FF);
 800e618:	8a7b      	ldrh	r3, [r7, #18]
 800e61a:	b2da      	uxtb	r2, r3
		ptiming->range_config__timeout_macrop_a_lo =
 800e61c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e61e:	715a      	strb	r2, [r3, #5]

		/* Update Macro Period for Range B VCSEL Period */
		macro_period_us =
				VL53L1_calc_macro_period_us(
 800e620:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e622:	7a5a      	ldrb	r2, [r3, #9]
		macro_period_us =
 800e624:	887b      	ldrh	r3, [r7, #2]
 800e626:	4611      	mov	r1, r2
 800e628:	4618      	mov	r0, r3
 800e62a:	f7ff fe59 	bl	800e2e0 <VL53L1_calc_macro_period_us>
 800e62e:	6178      	str	r0, [r7, #20]
					fast_osc_frequency,
					ptiming->range_config__vcsel_period_b);

		/* Update MM Timing B timeout */
		timeout_encoded =
 800e630:	6979      	ldr	r1, [r7, #20]
 800e632:	68b8      	ldr	r0, [r7, #8]
 800e634:	f7ff fefd 	bl	800e432 <VL53L1_calc_encoded_timeout>
 800e638:	4603      	mov	r3, r0
 800e63a:	827b      	strh	r3, [r7, #18]
				VL53L1_calc_encoded_timeout(
					mm_config_timeout_us,
					macro_period_us);

		ptiming->mm_config__timeout_macrop_b_hi =
				(uint8_t)((timeout_encoded & 0xFF00) >> 8);
 800e63c:	8a7b      	ldrh	r3, [r7, #18]
 800e63e:	0a1b      	lsrs	r3, r3, #8
 800e640:	b29b      	uxth	r3, r3
 800e642:	b2da      	uxtb	r2, r3
		ptiming->mm_config__timeout_macrop_b_hi =
 800e644:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e646:	709a      	strb	r2, [r3, #2]
		ptiming->mm_config__timeout_macrop_b_lo =
				(uint8_t) (timeout_encoded & 0x00FF);
 800e648:	8a7b      	ldrh	r3, [r7, #18]
 800e64a:	b2da      	uxtb	r2, r3
		ptiming->mm_config__timeout_macrop_b_lo =
 800e64c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e64e:	70da      	strb	r2, [r3, #3]

		/* Update Range Timing B timeout */
		timeout_encoded = VL53L1_calc_encoded_timeout(
 800e650:	6979      	ldr	r1, [r7, #20]
 800e652:	6878      	ldr	r0, [r7, #4]
 800e654:	f7ff feed 	bl	800e432 <VL53L1_calc_encoded_timeout>
 800e658:	4603      	mov	r3, r0
 800e65a:	827b      	strh	r3, [r7, #18]
							range_config_timeout_us,
							macro_period_us);

		ptiming->range_config__timeout_macrop_b_hi =
				(uint8_t)((timeout_encoded & 0xFF00) >> 8);
 800e65c:	8a7b      	ldrh	r3, [r7, #18]
 800e65e:	0a1b      	lsrs	r3, r3, #8
 800e660:	b29b      	uxth	r3, r3
 800e662:	b2da      	uxtb	r2, r3
		ptiming->range_config__timeout_macrop_b_hi =
 800e664:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e666:	71da      	strb	r2, [r3, #7]
		ptiming->range_config__timeout_macrop_b_lo =
				(uint8_t) (timeout_encoded & 0x00FF);
 800e668:	8a7b      	ldrh	r3, [r7, #18]
 800e66a:	b2da      	uxtb	r2, r3
		ptiming->range_config__timeout_macrop_b_lo =
 800e66c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e66e:	721a      	strb	r2, [r3, #8]
	}

	LOG_FUNCTION_END(0);

	return status;
 800e670:	f997 301f 	ldrsb.w	r3, [r7, #31]

}
 800e674:	4618      	mov	r0, r3
 800e676:	3720      	adds	r7, #32
 800e678:	46bd      	mov	sp, r7
 800e67a:	bd80      	pop	{r7, pc}

0800e67c <VL53L1_encode_row_col>:

void VL53L1_encode_row_col(
	uint8_t  row,
	uint8_t  col,
	uint8_t *pspad_number)
{
 800e67c:	b480      	push	{r7}
 800e67e:	b083      	sub	sp, #12
 800e680:	af00      	add	r7, sp, #0
 800e682:	4603      	mov	r3, r0
 800e684:	603a      	str	r2, [r7, #0]
 800e686:	71fb      	strb	r3, [r7, #7]
 800e688:	460b      	mov	r3, r1
 800e68a:	71bb      	strb	r3, [r7, #6]
	/**
	 *  Encodes the input array(row,col) location as SPAD number.
	 */

	if (row > 7) {
 800e68c:	79fb      	ldrb	r3, [r7, #7]
 800e68e:	2b07      	cmp	r3, #7
 800e690:	d90a      	bls.n	800e6a8 <VL53L1_encode_row_col+0x2c>
		*pspad_number = 128 + (col << 3) + (15-row);
 800e692:	79bb      	ldrb	r3, [r7, #6]
 800e694:	00db      	lsls	r3, r3, #3
 800e696:	b2da      	uxtb	r2, r3
 800e698:	79fb      	ldrb	r3, [r7, #7]
 800e69a:	1ad3      	subs	r3, r2, r3
 800e69c:	b2db      	uxtb	r3, r3
 800e69e:	3b71      	subs	r3, #113	; 0x71
 800e6a0:	b2da      	uxtb	r2, r3
 800e6a2:	683b      	ldr	r3, [r7, #0]
 800e6a4:	701a      	strb	r2, [r3, #0]
	} else {
		*pspad_number = ((15-col) << 3) + row;
	}
}
 800e6a6:	e00a      	b.n	800e6be <VL53L1_encode_row_col+0x42>
		*pspad_number = ((15-col) << 3) + row;
 800e6a8:	79bb      	ldrb	r3, [r7, #6]
 800e6aa:	f1c3 030f 	rsb	r3, r3, #15
 800e6ae:	b2db      	uxtb	r3, r3
 800e6b0:	00db      	lsls	r3, r3, #3
 800e6b2:	b2da      	uxtb	r2, r3
 800e6b4:	79fb      	ldrb	r3, [r7, #7]
 800e6b6:	4413      	add	r3, r2
 800e6b8:	b2da      	uxtb	r2, r3
 800e6ba:	683b      	ldr	r3, [r7, #0]
 800e6bc:	701a      	strb	r2, [r3, #0]
}
 800e6be:	bf00      	nop
 800e6c0:	370c      	adds	r7, #12
 800e6c2:	46bd      	mov	sp, r7
 800e6c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e6c8:	4770      	bx	lr

0800e6ca <VL53L1_decode_zone_size>:

void VL53L1_decode_zone_size(
	uint8_t  encoded_xy_size,
	uint8_t  *pwidth,
	uint8_t  *pheight)
{
 800e6ca:	b480      	push	{r7}
 800e6cc:	b085      	sub	sp, #20
 800e6ce:	af00      	add	r7, sp, #0
 800e6d0:	4603      	mov	r3, r0
 800e6d2:	60b9      	str	r1, [r7, #8]
 800e6d4:	607a      	str	r2, [r7, #4]
 800e6d6:	73fb      	strb	r3, [r7, #15]
	 *
	 * MS Nibble = height
	 * LS Nibble = width
	 */

	*pheight = encoded_xy_size >> 4;
 800e6d8:	7bfb      	ldrb	r3, [r7, #15]
 800e6da:	091b      	lsrs	r3, r3, #4
 800e6dc:	b2da      	uxtb	r2, r3
 800e6de:	687b      	ldr	r3, [r7, #4]
 800e6e0:	701a      	strb	r2, [r3, #0]
	*pwidth  = encoded_xy_size & 0x0F;
 800e6e2:	7bfb      	ldrb	r3, [r7, #15]
 800e6e4:	f003 030f 	and.w	r3, r3, #15
 800e6e8:	b2da      	uxtb	r2, r3
 800e6ea:	68bb      	ldr	r3, [r7, #8]
 800e6ec:	701a      	strb	r2, [r3, #0]

}
 800e6ee:	bf00      	nop
 800e6f0:	3714      	adds	r7, #20
 800e6f2:	46bd      	mov	sp, r7
 800e6f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e6f8:	4770      	bx	lr

0800e6fa <VL53L1_encode_zone_size>:

void VL53L1_encode_zone_size(
	uint8_t  width,
	uint8_t  height,
	uint8_t *pencoded_xy_size)
{
 800e6fa:	b480      	push	{r7}
 800e6fc:	b083      	sub	sp, #12
 800e6fe:	af00      	add	r7, sp, #0
 800e700:	4603      	mov	r3, r0
 800e702:	603a      	str	r2, [r7, #0]
 800e704:	71fb      	strb	r3, [r7, #7]
 800e706:	460b      	mov	r3, r1
 800e708:	71bb      	strb	r3, [r7, #6]
	 *
	 * MS Nibble = height
	 * LS Nibble = width
	 */

	*pencoded_xy_size = (height << 4) + width;
 800e70a:	79bb      	ldrb	r3, [r7, #6]
 800e70c:	011b      	lsls	r3, r3, #4
 800e70e:	b2da      	uxtb	r2, r3
 800e710:	79fb      	ldrb	r3, [r7, #7]
 800e712:	4413      	add	r3, r2
 800e714:	b2da      	uxtb	r2, r3
 800e716:	683b      	ldr	r3, [r7, #0]
 800e718:	701a      	strb	r2, [r3, #0]

}
 800e71a:	bf00      	nop
 800e71c:	370c      	adds	r7, #12
 800e71e:	46bd      	mov	sp, r7
 800e720:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e724:	4770      	bx	lr

0800e726 <VL53L1_low_power_auto_data_init>:
/* Start Patch_LowPowerAutoMode */

VL53L1_Error VL53L1_low_power_auto_data_init(
	VL53L1_DEV                          Dev
	)
{
 800e726:	b480      	push	{r7}
 800e728:	b085      	sub	sp, #20
 800e72a:	af00      	add	r7, sp, #0
 800e72c:	6078      	str	r0, [r7, #4]
	/*
	 * Initializes internal data structures for low power auto mode
	 */

	/* don't really use this here */
	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800e72e:	2300      	movs	r3, #0
 800e730:	73fb      	strb	r3, [r7, #15]

	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 800e732:	687b      	ldr	r3, [r7, #4]
 800e734:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_START("");

	pdev->low_power_auto_data.vhv_loop_bound =
 800e736:	68bb      	ldr	r3, [r7, #8]
 800e738:	2203      	movs	r2, #3
 800e73a:	f883 22e4 	strb.w	r2, [r3, #740]	; 0x2e4
		VL53L1_TUNINGPARM_LOWPOWERAUTO_VHV_LOOP_BOUND_DEFAULT;
	pdev->low_power_auto_data.is_low_power_auto_mode = 0;
 800e73e:	68bb      	ldr	r3, [r7, #8]
 800e740:	2200      	movs	r2, #0
 800e742:	f883 22e5 	strb.w	r2, [r3, #741]	; 0x2e5
	pdev->low_power_auto_data.low_power_auto_range_count = 0;
 800e746:	68bb      	ldr	r3, [r7, #8]
 800e748:	2200      	movs	r2, #0
 800e74a:	f883 22e6 	strb.w	r2, [r3, #742]	; 0x2e6
	pdev->low_power_auto_data.saved_interrupt_config = 0;
 800e74e:	68bb      	ldr	r3, [r7, #8]
 800e750:	2200      	movs	r2, #0
 800e752:	f883 22e7 	strb.w	r2, [r3, #743]	; 0x2e7
	pdev->low_power_auto_data.saved_vhv_init = 0;
 800e756:	68bb      	ldr	r3, [r7, #8]
 800e758:	2200      	movs	r2, #0
 800e75a:	f883 22e8 	strb.w	r2, [r3, #744]	; 0x2e8
	pdev->low_power_auto_data.saved_vhv_timeout = 0;
 800e75e:	68bb      	ldr	r3, [r7, #8]
 800e760:	2200      	movs	r2, #0
 800e762:	f883 22e9 	strb.w	r2, [r3, #745]	; 0x2e9
	pdev->low_power_auto_data.first_run_phasecal_result = 0;
 800e766:	68bb      	ldr	r3, [r7, #8]
 800e768:	2200      	movs	r2, #0
 800e76a:	f883 22ea 	strb.w	r2, [r3, #746]	; 0x2ea
	pdev->low_power_auto_data.dss__total_rate_per_spad_mcps = 0;
 800e76e:	68bb      	ldr	r3, [r7, #8]
 800e770:	2200      	movs	r2, #0
 800e772:	f8c3 22ec 	str.w	r2, [r3, #748]	; 0x2ec
	pdev->low_power_auto_data.dss__required_spads = 0;
 800e776:	68bb      	ldr	r3, [r7, #8]
 800e778:	2200      	movs	r2, #0
 800e77a:	f8a3 22f0 	strh.w	r2, [r3, #752]	; 0x2f0

	LOG_FUNCTION_END(status);

	return status;
 800e77e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800e782:	4618      	mov	r0, r3
 800e784:	3714      	adds	r7, #20
 800e786:	46bd      	mov	sp, r7
 800e788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e78c:	4770      	bx	lr

0800e78e <VL53L1_low_power_auto_data_stop_range>:

VL53L1_Error VL53L1_low_power_auto_data_stop_range(
	VL53L1_DEV                          Dev
	)
{
 800e78e:	b480      	push	{r7}
 800e790:	b085      	sub	sp, #20
 800e792:	af00      	add	r7, sp, #0
 800e794:	6078      	str	r0, [r7, #4]
	/*
	 * Range has been paused but may continue later
	 */

	/* don't really use this here */
	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800e796:	2300      	movs	r3, #0
 800e798:	73fb      	strb	r3, [r7, #15]

	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 800e79a:	687b      	ldr	r3, [r7, #4]
 800e79c:	60bb      	str	r3, [r7, #8]
	LOG_FUNCTION_START("");

	/* doing this ensures stop_range followed by a get_device_results does
	 * not mess up the counters */

	pdev->low_power_auto_data.low_power_auto_range_count = 0xFF;
 800e79e:	68bb      	ldr	r3, [r7, #8]
 800e7a0:	22ff      	movs	r2, #255	; 0xff
 800e7a2:	f883 22e6 	strb.w	r2, [r3, #742]	; 0x2e6

	pdev->low_power_auto_data.first_run_phasecal_result = 0;
 800e7a6:	68bb      	ldr	r3, [r7, #8]
 800e7a8:	2200      	movs	r2, #0
 800e7aa:	f883 22ea 	strb.w	r2, [r3, #746]	; 0x2ea
	pdev->low_power_auto_data.dss__total_rate_per_spad_mcps = 0;
 800e7ae:	68bb      	ldr	r3, [r7, #8]
 800e7b0:	2200      	movs	r2, #0
 800e7b2:	f8c3 22ec 	str.w	r2, [r3, #748]	; 0x2ec
	pdev->low_power_auto_data.dss__required_spads = 0;
 800e7b6:	68bb      	ldr	r3, [r7, #8]
 800e7b8:	2200      	movs	r2, #0
 800e7ba:	f8a3 22f0 	strh.w	r2, [r3, #752]	; 0x2f0

	/* restore vhv configs */
	if (pdev->low_power_auto_data.saved_vhv_init != 0)
 800e7be:	68bb      	ldr	r3, [r7, #8]
 800e7c0:	f893 32e8 	ldrb.w	r3, [r3, #744]	; 0x2e8
 800e7c4:	2b00      	cmp	r3, #0
 800e7c6:	d005      	beq.n	800e7d4 <VL53L1_low_power_auto_data_stop_range+0x46>
		pdev->stat_nvm.vhv_config__init =
			pdev->low_power_auto_data.saved_vhv_init;
 800e7c8:	68bb      	ldr	r3, [r7, #8]
 800e7ca:	f893 22e8 	ldrb.w	r2, [r3, #744]	; 0x2e8
		pdev->stat_nvm.vhv_config__init =
 800e7ce:	68bb      	ldr	r3, [r7, #8]
 800e7d0:	f883 2163 	strb.w	r2, [r3, #355]	; 0x163
	if (pdev->low_power_auto_data.saved_vhv_timeout != 0)
 800e7d4:	68bb      	ldr	r3, [r7, #8]
 800e7d6:	f893 32e9 	ldrb.w	r3, [r3, #745]	; 0x2e9
 800e7da:	2b00      	cmp	r3, #0
 800e7dc:	d005      	beq.n	800e7ea <VL53L1_low_power_auto_data_stop_range+0x5c>
		pdev->stat_nvm.vhv_config__timeout_macrop_loop_bound =
			pdev->low_power_auto_data.saved_vhv_timeout;
 800e7de:	68bb      	ldr	r3, [r7, #8]
 800e7e0:	f893 22e9 	ldrb.w	r2, [r3, #745]	; 0x2e9
		pdev->stat_nvm.vhv_config__timeout_macrop_loop_bound =
 800e7e4:	68bb      	ldr	r3, [r7, #8]
 800e7e6:	f883 2160 	strb.w	r2, [r3, #352]	; 0x160

	/* remove phasecal override */
	pdev->gen_cfg.phasecal_config__override = 0x00;
 800e7ea:	68bb      	ldr	r3, [r7, #8]
 800e7ec:	2200      	movs	r2, #0
 800e7ee:	f883 218d 	strb.w	r2, [r3, #397]	; 0x18d

	LOG_FUNCTION_END(status);

	return status;
 800e7f2:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800e7f6:	4618      	mov	r0, r3
 800e7f8:	3714      	adds	r7, #20
 800e7fa:	46bd      	mov	sp, r7
 800e7fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e800:	4770      	bx	lr

0800e802 <VL53L1_config_low_power_auto_mode>:
VL53L1_Error VL53L1_config_low_power_auto_mode(
	VL53L1_general_config_t   *pgeneral,
	VL53L1_dynamic_config_t   *pdynamic,
	VL53L1_low_power_auto_data_t *plpadata
	)
{
 800e802:	b480      	push	{r7}
 800e804:	b087      	sub	sp, #28
 800e806:	af00      	add	r7, sp, #0
 800e808:	60f8      	str	r0, [r7, #12]
 800e80a:	60b9      	str	r1, [r7, #8]
 800e80c:	607a      	str	r2, [r7, #4]
	/*
	 * Initializes configs for when low power auto presets are selected
	 */

	/* don't really use this here */
	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800e80e:	2300      	movs	r3, #0
 800e810:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	/* set low power auto mode */
	plpadata->is_low_power_auto_mode = 1;
 800e812:	687b      	ldr	r3, [r7, #4]
 800e814:	2201      	movs	r2, #1
 800e816:	705a      	strb	r2, [r3, #1]

	/* set low power range count to 0 */
	plpadata->low_power_auto_range_count = 0;
 800e818:	687b      	ldr	r3, [r7, #4]
 800e81a:	2200      	movs	r2, #0
 800e81c:	709a      	strb	r2, [r3, #2]

	/* Turn off MM1/MM2 and DSS2 */
	pdynamic->system__sequence_config = \
 800e81e:	68bb      	ldr	r3, [r7, #8]
 800e820:	228b      	movs	r2, #139	; 0x8b
 800e822:	745a      	strb	r2, [r3, #17]
			/* VL53L1_SEQUENCE_MM1_EN | \*/
			/* VL53L1_SEQUENCE_MM2_EN | \*/
			VL53L1_SEQUENCE_RANGE_EN;

	/* Set DSS to manual/expected SPADs */
	pgeneral->dss_config__manual_effective_spads_select = 200 << 8;
 800e824:	68fb      	ldr	r3, [r7, #12]
 800e826:	f44f 4248 	mov.w	r2, #51200	; 0xc800
 800e82a:	821a      	strh	r2, [r3, #16]
	pgeneral->dss_config__roi_mode_control =
 800e82c:	68fb      	ldr	r3, [r7, #12]
 800e82e:	2202      	movs	r2, #2
 800e830:	729a      	strb	r2, [r3, #10]
		VL53L1_DEVICEDSSMODE__REQUESTED_EFFFECTIVE_SPADS;

	LOG_FUNCTION_END(status);

	return status;
 800e832:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800e836:	4618      	mov	r0, r3
 800e838:	371c      	adds	r7, #28
 800e83a:	46bd      	mov	sp, r7
 800e83c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e840:	4770      	bx	lr

0800e842 <VL53L1_low_power_auto_setup_manual_calibration>:

VL53L1_Error VL53L1_low_power_auto_setup_manual_calibration(
	VL53L1_DEV        Dev)
{
 800e842:	b480      	push	{r7}
 800e844:	b085      	sub	sp, #20
 800e846:	af00      	add	r7, sp, #0
 800e848:	6078      	str	r0, [r7, #4]
	/*
	 * Setup ranges after the first one in low power auto mode by turning
	 * off FW calibration steps and programming static values
	 */

	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 800e84a:	687b      	ldr	r3, [r7, #4]
 800e84c:	60fb      	str	r3, [r7, #12]

	/* don't really use this here */
	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800e84e:	2300      	movs	r3, #0
 800e850:	72fb      	strb	r3, [r7, #11]

	LOG_FUNCTION_START("");

	/* save original vhv configs */
	pdev->low_power_auto_data.saved_vhv_init =
		pdev->stat_nvm.vhv_config__init;
 800e852:	68fb      	ldr	r3, [r7, #12]
 800e854:	f893 2163 	ldrb.w	r2, [r3, #355]	; 0x163
	pdev->low_power_auto_data.saved_vhv_init =
 800e858:	68fb      	ldr	r3, [r7, #12]
 800e85a:	f883 22e8 	strb.w	r2, [r3, #744]	; 0x2e8
	pdev->low_power_auto_data.saved_vhv_timeout =
		pdev->stat_nvm.vhv_config__timeout_macrop_loop_bound;
 800e85e:	68fb      	ldr	r3, [r7, #12]
 800e860:	f893 2160 	ldrb.w	r2, [r3, #352]	; 0x160
	pdev->low_power_auto_data.saved_vhv_timeout =
 800e864:	68fb      	ldr	r3, [r7, #12]
 800e866:	f883 22e9 	strb.w	r2, [r3, #745]	; 0x2e9

	/* disable VHV init */
	pdev->stat_nvm.vhv_config__init &= 0x7F;
 800e86a:	68fb      	ldr	r3, [r7, #12]
 800e86c:	f893 3163 	ldrb.w	r3, [r3, #355]	; 0x163
 800e870:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800e874:	b2da      	uxtb	r2, r3
 800e876:	68fb      	ldr	r3, [r7, #12]
 800e878:	f883 2163 	strb.w	r2, [r3, #355]	; 0x163
	/* set loop bound to tuning param */
	pdev->stat_nvm.vhv_config__timeout_macrop_loop_bound =
		(pdev->stat_nvm.vhv_config__timeout_macrop_loop_bound & 0x03) +
 800e87c:	68fb      	ldr	r3, [r7, #12]
 800e87e:	f893 3160 	ldrb.w	r3, [r3, #352]	; 0x160
 800e882:	f003 0303 	and.w	r3, r3, #3
 800e886:	b2da      	uxtb	r2, r3
		(pdev->low_power_auto_data.vhv_loop_bound << 2);
 800e888:	68fb      	ldr	r3, [r7, #12]
 800e88a:	f893 32e4 	ldrb.w	r3, [r3, #740]	; 0x2e4
 800e88e:	009b      	lsls	r3, r3, #2
 800e890:	b2db      	uxtb	r3, r3
		(pdev->stat_nvm.vhv_config__timeout_macrop_loop_bound & 0x03) +
 800e892:	4413      	add	r3, r2
 800e894:	b2da      	uxtb	r2, r3
	pdev->stat_nvm.vhv_config__timeout_macrop_loop_bound =
 800e896:	68fb      	ldr	r3, [r7, #12]
 800e898:	f883 2160 	strb.w	r2, [r3, #352]	; 0x160
	/* override phasecal */
	pdev->gen_cfg.phasecal_config__override = 0x01;
 800e89c:	68fb      	ldr	r3, [r7, #12]
 800e89e:	2201      	movs	r2, #1
 800e8a0:	f883 218d 	strb.w	r2, [r3, #397]	; 0x18d
	pdev->low_power_auto_data.first_run_phasecal_result =
		pdev->dbg_results.phasecal_result__vcsel_start;
 800e8a4:	68fb      	ldr	r3, [r7, #12]
 800e8a6:	f893 22ae 	ldrb.w	r2, [r3, #686]	; 0x2ae
	pdev->low_power_auto_data.first_run_phasecal_result =
 800e8aa:	68fb      	ldr	r3, [r7, #12]
 800e8ac:	f883 22ea 	strb.w	r2, [r3, #746]	; 0x2ea
	pdev->gen_cfg.cal_config__vcsel_start =
		pdev->low_power_auto_data.first_run_phasecal_result;
 800e8b0:	68fb      	ldr	r3, [r7, #12]
 800e8b2:	f893 22ea 	ldrb.w	r2, [r3, #746]	; 0x2ea
	pdev->gen_cfg.cal_config__vcsel_start =
 800e8b6:	68fb      	ldr	r3, [r7, #12]
 800e8b8:	f883 2187 	strb.w	r2, [r3, #391]	; 0x187

	LOG_FUNCTION_END(status);

	return status;
 800e8bc:	f997 300b 	ldrsb.w	r3, [r7, #11]
}
 800e8c0:	4618      	mov	r0, r3
 800e8c2:	3714      	adds	r7, #20
 800e8c4:	46bd      	mov	sp, r7
 800e8c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e8ca:	4770      	bx	lr

0800e8cc <VL53L1_low_power_auto_update_DSS>:

VL53L1_Error VL53L1_low_power_auto_update_DSS(
	VL53L1_DEV        Dev)
{
 800e8cc:	b480      	push	{r7}
 800e8ce:	b087      	sub	sp, #28
 800e8d0:	af00      	add	r7, sp, #0
 800e8d2:	6078      	str	r0, [r7, #4]

	/*
	 * Do a DSS calculation and update manual config
	 */

	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 800e8d4:	687b      	ldr	r3, [r7, #4]
 800e8d6:	60fb      	str	r3, [r7, #12]

	/* don't really use this here */
	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800e8d8:	2300      	movs	r3, #0
 800e8da:	75fb      	strb	r3, [r7, #23]
	LOG_FUNCTION_START("");

	/* Calc total rate per spad */

	/* 9.7 format */
	utemp32a = pdev->sys_results.result__peak_signal_count_rate_crosstalk_corrected_mcps_sd0 +
 800e8dc:	68fb      	ldr	r3, [r7, #12]
 800e8de:	f8b3 31de 	ldrh.w	r3, [r3, #478]	; 0x1de
 800e8e2:	461a      	mov	r2, r3
		pdev->sys_results.result__ambient_count_rate_mcps_sd0;
 800e8e4:	68fb      	ldr	r3, [r7, #12]
 800e8e6:	f8b3 31d6 	ldrh.w	r3, [r3, #470]	; 0x1d6
	utemp32a = pdev->sys_results.result__peak_signal_count_rate_crosstalk_corrected_mcps_sd0 +
 800e8ea:	4413      	add	r3, r2
 800e8ec:	613b      	str	r3, [r7, #16]

	/* clip to 16 bits */
	if (utemp32a > 0xFFFF)
 800e8ee:	693b      	ldr	r3, [r7, #16]
 800e8f0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800e8f4:	d302      	bcc.n	800e8fc <VL53L1_low_power_auto_update_DSS+0x30>
		utemp32a = 0xFFFF;
 800e8f6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800e8fa:	613b      	str	r3, [r7, #16]

	/* shift up to take advantage of 32 bits */
	/* 9.23 format */
	utemp32a = utemp32a << 16;
 800e8fc:	693b      	ldr	r3, [r7, #16]
 800e8fe:	041b      	lsls	r3, r3, #16
 800e900:	613b      	str	r3, [r7, #16]

	/* check SPAD count */
	if (pdev->sys_results.result__dss_actual_effective_spads_sd0 == 0)
 800e902:	68fb      	ldr	r3, [r7, #12]
 800e904:	f8b3 31d2 	ldrh.w	r3, [r3, #466]	; 0x1d2
 800e908:	2b00      	cmp	r3, #0
 800e90a:	d102      	bne.n	800e912 <VL53L1_low_power_auto_update_DSS+0x46>
		status = VL53L1_ERROR_DIVISION_BY_ZERO;
 800e90c:	23f1      	movs	r3, #241	; 0xf1
 800e90e:	75fb      	strb	r3, [r7, #23]
 800e910:	e035      	b.n	800e97e <VL53L1_low_power_auto_update_DSS+0xb2>
	else {
		/* format 17.15 */
		utemp32a = utemp32a /
			pdev->sys_results.result__dss_actual_effective_spads_sd0;
 800e912:	68fb      	ldr	r3, [r7, #12]
 800e914:	f8b3 31d2 	ldrh.w	r3, [r3, #466]	; 0x1d2
 800e918:	461a      	mov	r2, r3
		utemp32a = utemp32a /
 800e91a:	693b      	ldr	r3, [r7, #16]
 800e91c:	fbb3 f3f2 	udiv	r3, r3, r2
 800e920:	613b      	str	r3, [r7, #16]
		/* save intermediate result */
		pdev->low_power_auto_data.dss__total_rate_per_spad_mcps =
 800e922:	68fb      	ldr	r3, [r7, #12]
 800e924:	693a      	ldr	r2, [r7, #16]
 800e926:	f8c3 22ec 	str.w	r2, [r3, #748]	; 0x2ec
			utemp32a;

		/* get the target rate and shift up by 16
		 * format 9.23 */
		utemp32a = pdev->stat_cfg.dss_config__target_total_rate_mcps <<
 800e92a:	68fb      	ldr	r3, [r7, #12]
 800e92c:	f8b3 3164 	ldrh.w	r3, [r3, #356]	; 0x164
 800e930:	041b      	lsls	r3, r3, #16
 800e932:	613b      	str	r3, [r7, #16]
			16;

		/* check for divide by zero */
		if (pdev->low_power_auto_data.dss__total_rate_per_spad_mcps == 0)
 800e934:	68fb      	ldr	r3, [r7, #12]
 800e936:	f8d3 32ec 	ldr.w	r3, [r3, #748]	; 0x2ec
 800e93a:	2b00      	cmp	r3, #0
 800e93c:	d102      	bne.n	800e944 <VL53L1_low_power_auto_update_DSS+0x78>
			status = VL53L1_ERROR_DIVISION_BY_ZERO;
 800e93e:	23f1      	movs	r3, #241	; 0xf1
 800e940:	75fb      	strb	r3, [r7, #23]
 800e942:	e01c      	b.n	800e97e <VL53L1_low_power_auto_update_DSS+0xb2>
		else {
			/* divide by rate per spad
			 * format 24.8 */
			utemp32a = utemp32a /
				pdev->low_power_auto_data.dss__total_rate_per_spad_mcps;
 800e944:	68fb      	ldr	r3, [r7, #12]
 800e946:	f8d3 32ec 	ldr.w	r3, [r3, #748]	; 0x2ec
			utemp32a = utemp32a /
 800e94a:	693a      	ldr	r2, [r7, #16]
 800e94c:	fbb2 f3f3 	udiv	r3, r2, r3
 800e950:	613b      	str	r3, [r7, #16]

			/* clip to 16 bit */
			if (utemp32a > 0xFFFF)
 800e952:	693b      	ldr	r3, [r7, #16]
 800e954:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800e958:	d302      	bcc.n	800e960 <VL53L1_low_power_auto_update_DSS+0x94>
				utemp32a = 0xFFFF;
 800e95a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800e95e:	613b      	str	r3, [r7, #16]

			/* save result in low power auto data */
			pdev->low_power_auto_data.dss__required_spads =
				(uint16_t)utemp32a;
 800e960:	693b      	ldr	r3, [r7, #16]
 800e962:	b29a      	uxth	r2, r3
			pdev->low_power_auto_data.dss__required_spads =
 800e964:	68fb      	ldr	r3, [r7, #12]
 800e966:	f8a3 22f0 	strh.w	r2, [r3, #752]	; 0x2f0

			/* override DSS config */
			pdev->gen_cfg.dss_config__manual_effective_spads_select =
				pdev->low_power_auto_data.dss__required_spads;
 800e96a:	68fb      	ldr	r3, [r7, #12]
 800e96c:	f8b3 22f0 	ldrh.w	r2, [r3, #752]	; 0x2f0
			pdev->gen_cfg.dss_config__manual_effective_spads_select =
 800e970:	68fb      	ldr	r3, [r7, #12]
 800e972:	f8a3 2194 	strh.w	r2, [r3, #404]	; 0x194
			pdev->gen_cfg.dss_config__roi_mode_control =
 800e976:	68fb      	ldr	r3, [r7, #12]
 800e978:	2202      	movs	r2, #2
 800e97a:	f883 218e 	strb.w	r2, [r3, #398]	; 0x18e
				VL53L1_DEVICEDSSMODE__REQUESTED_EFFFECTIVE_SPADS;
		}

	}

	if (status == VL53L1_ERROR_DIVISION_BY_ZERO) {
 800e97e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800e982:	f113 0f0f 	cmn.w	r3, #15
 800e986:	d110      	bne.n	800e9aa <VL53L1_low_power_auto_update_DSS+0xde>
		/* We want to gracefully set a spad target, not just exit with
		* an error */

		/* set target to mid point */
		pdev->low_power_auto_data.dss__required_spads = 0x8000;
 800e988:	68fb      	ldr	r3, [r7, #12]
 800e98a:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800e98e:	f8a3 22f0 	strh.w	r2, [r3, #752]	; 0x2f0

		/* override DSS config */
		pdev->gen_cfg.dss_config__manual_effective_spads_select =
		pdev->low_power_auto_data.dss__required_spads;
 800e992:	68fb      	ldr	r3, [r7, #12]
 800e994:	f8b3 22f0 	ldrh.w	r2, [r3, #752]	; 0x2f0
		pdev->gen_cfg.dss_config__manual_effective_spads_select =
 800e998:	68fb      	ldr	r3, [r7, #12]
 800e99a:	f8a3 2194 	strh.w	r2, [r3, #404]	; 0x194
		pdev->gen_cfg.dss_config__roi_mode_control =
 800e99e:	68fb      	ldr	r3, [r7, #12]
 800e9a0:	2202      	movs	r2, #2
 800e9a2:	f883 218e 	strb.w	r2, [r3, #398]	; 0x18e
		VL53L1_DEVICEDSSMODE__REQUESTED_EFFFECTIVE_SPADS;

		/* reset error */
		status = VL53L1_ERROR_NONE;
 800e9a6:	2300      	movs	r3, #0
 800e9a8:	75fb      	strb	r3, [r7, #23]
	}

	LOG_FUNCTION_END(status);

	return status;
 800e9aa:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800e9ae:	4618      	mov	r0, r3
 800e9b0:	371c      	adds	r7, #28
 800e9b2:	46bd      	mov	sp, r7
 800e9b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e9b8:	4770      	bx	lr

0800e9ba <VL53L1_calc_pll_period_us>:
	level, VL53L1_TRACE_FUNCTION_NONE, ##__VA_ARGS__)


uint32_t VL53L1_calc_pll_period_us(
	uint16_t  fast_osc_frequency)
{
 800e9ba:	b480      	push	{r7}
 800e9bc:	b085      	sub	sp, #20
 800e9be:	af00      	add	r7, sp, #0
 800e9c0:	4603      	mov	r3, r0
 800e9c2:	80fb      	strh	r3, [r7, #6]
	 *  ->  only the 18 LS bits are used
	 *
	 *  2^30 = (2^24) (1.0us) * 4096 (2^12) / 64 (PLL Multiplier)
	 */

	uint32_t  pll_period_us        = 0;
 800e9c4:	2300      	movs	r3, #0
 800e9c6:	60fb      	str	r3, [r7, #12]

	LOG_FUNCTION_START("");

	pll_period_us = (0x01 << 30) / fast_osc_frequency;
 800e9c8:	88fb      	ldrh	r3, [r7, #6]
 800e9ca:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800e9ce:	fb92 f3f3 	sdiv	r3, r2, r3
 800e9d2:	60fb      	str	r3, [r7, #12]
			pll_period_us);
#endif

	LOG_FUNCTION_END(0);

	return pll_period_us;
 800e9d4:	68fb      	ldr	r3, [r7, #12]
}
 800e9d6:	4618      	mov	r0, r3
 800e9d8:	3714      	adds	r7, #20
 800e9da:	46bd      	mov	sp, r7
 800e9dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e9e0:	4770      	bx	lr

0800e9e2 <VL53L1_decode_vcsel_period>:
	return range_mm;
}
#endif

uint8_t VL53L1_decode_vcsel_period(uint8_t vcsel_period_reg)
{
 800e9e2:	b480      	push	{r7}
 800e9e4:	b085      	sub	sp, #20
 800e9e6:	af00      	add	r7, sp, #0
 800e9e8:	4603      	mov	r3, r0
 800e9ea:	71fb      	strb	r3, [r7, #7]
	/*
	 * Converts the encoded VCSEL period register value into
	 * the real period in PLL clocks
	 */

	uint8_t vcsel_period_pclks = 0;
 800e9ec:	2300      	movs	r3, #0
 800e9ee:	73fb      	strb	r3, [r7, #15]

	vcsel_period_pclks = (vcsel_period_reg + 1) << 1;
 800e9f0:	79fb      	ldrb	r3, [r7, #7]
 800e9f2:	3301      	adds	r3, #1
 800e9f4:	b2db      	uxtb	r3, r3
 800e9f6:	005b      	lsls	r3, r3, #1
 800e9f8:	73fb      	strb	r3, [r7, #15]

	return vcsel_period_pclks;
 800e9fa:	7bfb      	ldrb	r3, [r7, #15]
}
 800e9fc:	4618      	mov	r0, r3
 800e9fe:	3714      	adds	r7, #20
 800ea00:	46bd      	mov	sp, r7
 800ea02:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea06:	4770      	bx	lr

0800ea08 <VL53L1_decode_row_col>:

void VL53L1_decode_row_col(
	uint8_t  spad_number,
	uint8_t  *prow,
	uint8_t  *pcol)
{
 800ea08:	b480      	push	{r7}
 800ea0a:	b085      	sub	sp, #20
 800ea0c:	af00      	add	r7, sp, #0
 800ea0e:	4603      	mov	r3, r0
 800ea10:	60b9      	str	r1, [r7, #8]
 800ea12:	607a      	str	r2, [r7, #4]
 800ea14:	73fb      	strb	r3, [r7, #15]
	/**
	 *  Decodes the array (row,col) location from
	 *  the input SPAD number
	 */

	if (spad_number > 127) {
 800ea16:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800ea1a:	2b00      	cmp	r3, #0
 800ea1c:	da10      	bge.n	800ea40 <VL53L1_decode_row_col+0x38>
		*prow = 8 + ((255-spad_number) & 0x07);
 800ea1e:	7bfb      	ldrb	r3, [r7, #15]
 800ea20:	43db      	mvns	r3, r3
 800ea22:	b2db      	uxtb	r3, r3
 800ea24:	f003 0307 	and.w	r3, r3, #7
 800ea28:	b2db      	uxtb	r3, r3
 800ea2a:	3308      	adds	r3, #8
 800ea2c:	b2da      	uxtb	r2, r3
 800ea2e:	68bb      	ldr	r3, [r7, #8]
 800ea30:	701a      	strb	r2, [r3, #0]
		*pcol = (spad_number-128) >> 3;
 800ea32:	7bfb      	ldrb	r3, [r7, #15]
 800ea34:	3b80      	subs	r3, #128	; 0x80
 800ea36:	10db      	asrs	r3, r3, #3
 800ea38:	b2da      	uxtb	r2, r3
 800ea3a:	687b      	ldr	r3, [r7, #4]
 800ea3c:	701a      	strb	r2, [r3, #0]
	} else {
		*prow = spad_number & 0x07;
		*pcol = (127-spad_number) >> 3;
	}
}
 800ea3e:	e00c      	b.n	800ea5a <VL53L1_decode_row_col+0x52>
		*prow = spad_number & 0x07;
 800ea40:	7bfb      	ldrb	r3, [r7, #15]
 800ea42:	f003 0307 	and.w	r3, r3, #7
 800ea46:	b2da      	uxtb	r2, r3
 800ea48:	68bb      	ldr	r3, [r7, #8]
 800ea4a:	701a      	strb	r2, [r3, #0]
		*pcol = (127-spad_number) >> 3;
 800ea4c:	7bfb      	ldrb	r3, [r7, #15]
 800ea4e:	f1c3 037f 	rsb	r3, r3, #127	; 0x7f
 800ea52:	10db      	asrs	r3, r3, #3
 800ea54:	b2da      	uxtb	r2, r3
 800ea56:	687b      	ldr	r3, [r7, #4]
 800ea58:	701a      	strb	r2, [r3, #0]
}
 800ea5a:	bf00      	nop
 800ea5c:	3714      	adds	r7, #20
 800ea5e:	46bd      	mov	sp, r7
 800ea60:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea64:	4770      	bx	lr

0800ea66 <_I2CWrite>:
#   define VL53L1_PutI2cBus(...) (void)0
#endif

uint8_t _I2CBuffer[256];

int _I2CWrite(VL53L1_DEV Dev, uint8_t *pdata, uint32_t count) {
 800ea66:	b580      	push	{r7, lr}
 800ea68:	b088      	sub	sp, #32
 800ea6a:	af02      	add	r7, sp, #8
 800ea6c:	60f8      	str	r0, [r7, #12]
 800ea6e:	60b9      	str	r1, [r7, #8]
 800ea70:	607a      	str	r2, [r7, #4]
    int status;
    int i2c_time_out = I2C_TIME_OUT_BASE+ count* I2C_TIME_OUT_BYTE;
 800ea72:	687b      	ldr	r3, [r7, #4]
 800ea74:	330a      	adds	r3, #10
 800ea76:	617b      	str	r3, [r7, #20]

    status = HAL_I2C_Master_Transmit(Dev->I2cHandle, Dev->I2cDevAddr, pdata, count, i2c_time_out);
 800ea78:	68fb      	ldr	r3, [r7, #12]
 800ea7a:	f8d3 03a0 	ldr.w	r0, [r3, #928]	; 0x3a0
 800ea7e:	68fb      	ldr	r3, [r7, #12]
 800ea80:	f893 3398 	ldrb.w	r3, [r3, #920]	; 0x398
 800ea84:	b299      	uxth	r1, r3
 800ea86:	687b      	ldr	r3, [r7, #4]
 800ea88:	b29a      	uxth	r2, r3
 800ea8a:	697b      	ldr	r3, [r7, #20]
 800ea8c:	9300      	str	r3, [sp, #0]
 800ea8e:	4613      	mov	r3, r2
 800ea90:	68ba      	ldr	r2, [r7, #8]
 800ea92:	f7f3 fa09 	bl	8001ea8 <HAL_I2C_Master_Transmit>
 800ea96:	4603      	mov	r3, r0
 800ea98:	613b      	str	r3, [r7, #16]
    if (status) {
        //VL6180x_ErrLog("I2C error 0x%x %d len", dev->I2cAddr, len);
        //XNUCLEO6180XA1_I2C1_Init(&hi2c1);
    }
    return status;
 800ea9a:	693b      	ldr	r3, [r7, #16]
}
 800ea9c:	4618      	mov	r0, r3
 800ea9e:	3718      	adds	r7, #24
 800eaa0:	46bd      	mov	sp, r7
 800eaa2:	bd80      	pop	{r7, pc}

0800eaa4 <_I2CRead>:

int _I2CRead(VL53L1_DEV Dev, uint8_t *pdata, uint32_t count) {
 800eaa4:	b580      	push	{r7, lr}
 800eaa6:	b088      	sub	sp, #32
 800eaa8:	af02      	add	r7, sp, #8
 800eaaa:	60f8      	str	r0, [r7, #12]
 800eaac:	60b9      	str	r1, [r7, #8]
 800eaae:	607a      	str	r2, [r7, #4]
    int status;
    int i2c_time_out = I2C_TIME_OUT_BASE+ count* I2C_TIME_OUT_BYTE;
 800eab0:	687b      	ldr	r3, [r7, #4]
 800eab2:	330a      	adds	r3, #10
 800eab4:	617b      	str	r3, [r7, #20]

    status = HAL_I2C_Master_Receive(Dev->I2cHandle, Dev->I2cDevAddr|1, pdata, count, i2c_time_out);
 800eab6:	68fb      	ldr	r3, [r7, #12]
 800eab8:	f8d3 03a0 	ldr.w	r0, [r3, #928]	; 0x3a0
 800eabc:	68fb      	ldr	r3, [r7, #12]
 800eabe:	f893 3398 	ldrb.w	r3, [r3, #920]	; 0x398
 800eac2:	f043 0301 	orr.w	r3, r3, #1
 800eac6:	b2db      	uxtb	r3, r3
 800eac8:	b299      	uxth	r1, r3
 800eaca:	687b      	ldr	r3, [r7, #4]
 800eacc:	b29a      	uxth	r2, r3
 800eace:	697b      	ldr	r3, [r7, #20]
 800ead0:	9300      	str	r3, [sp, #0]
 800ead2:	4613      	mov	r3, r2
 800ead4:	68ba      	ldr	r2, [r7, #8]
 800ead6:	f7f3 faf5 	bl	80020c4 <HAL_I2C_Master_Receive>
 800eada:	4603      	mov	r3, r0
 800eadc:	613b      	str	r3, [r7, #16]
    if (status) {
        //VL6180x_ErrLog("I2C error 0x%x %d len", dev->I2cAddr, len);
        //XNUCLEO6180XA1_I2C1_Init(&hi2c1);
    }
    return status;
 800eade:	693b      	ldr	r3, [r7, #16]
}
 800eae0:	4618      	mov	r0, r3
 800eae2:	3718      	adds	r7, #24
 800eae4:	46bd      	mov	sp, r7
 800eae6:	bd80      	pop	{r7, pc}

0800eae8 <VL53L1_WriteMulti>:

VL53L1_Error VL53L1_WriteMulti(VL53L1_DEV Dev, uint16_t index, uint8_t *pdata, uint32_t count) {
 800eae8:	b580      	push	{r7, lr}
 800eaea:	b086      	sub	sp, #24
 800eaec:	af00      	add	r7, sp, #0
 800eaee:	60f8      	str	r0, [r7, #12]
 800eaf0:	607a      	str	r2, [r7, #4]
 800eaf2:	603b      	str	r3, [r7, #0]
 800eaf4:	460b      	mov	r3, r1
 800eaf6:	817b      	strh	r3, [r7, #10]
    int status_int;
    VL53L1_Error Status = VL53L1_ERROR_NONE;
 800eaf8:	2300      	movs	r3, #0
 800eafa:	75fb      	strb	r3, [r7, #23]
    if (count > sizeof(_I2CBuffer) - 1) {
 800eafc:	683b      	ldr	r3, [r7, #0]
 800eafe:	2bff      	cmp	r3, #255	; 0xff
 800eb00:	d902      	bls.n	800eb08 <VL53L1_WriteMulti+0x20>
        return VL53L1_ERROR_INVALID_PARAMS;
 800eb02:	f06f 0303 	mvn.w	r3, #3
 800eb06:	e01d      	b.n	800eb44 <VL53L1_WriteMulti+0x5c>
    }
    _I2CBuffer[0] = index>>8;
 800eb08:	897b      	ldrh	r3, [r7, #10]
 800eb0a:	0a1b      	lsrs	r3, r3, #8
 800eb0c:	b29b      	uxth	r3, r3
 800eb0e:	b2da      	uxtb	r2, r3
 800eb10:	4b0e      	ldr	r3, [pc, #56]	; (800eb4c <VL53L1_WriteMulti+0x64>)
 800eb12:	701a      	strb	r2, [r3, #0]
    _I2CBuffer[1] = index&0xFF;
 800eb14:	897b      	ldrh	r3, [r7, #10]
 800eb16:	b2da      	uxtb	r2, r3
 800eb18:	4b0c      	ldr	r3, [pc, #48]	; (800eb4c <VL53L1_WriteMulti+0x64>)
 800eb1a:	705a      	strb	r2, [r3, #1]
    memcpy(&_I2CBuffer[2], pdata, count);
 800eb1c:	683a      	ldr	r2, [r7, #0]
 800eb1e:	6879      	ldr	r1, [r7, #4]
 800eb20:	480b      	ldr	r0, [pc, #44]	; (800eb50 <VL53L1_WriteMulti+0x68>)
 800eb22:	f001 fd1b 	bl	801055c <memcpy>
    VL53L1_GetI2cBus();
    status_int = _I2CWrite(Dev, _I2CBuffer, count + 2);
 800eb26:	683b      	ldr	r3, [r7, #0]
 800eb28:	3302      	adds	r3, #2
 800eb2a:	461a      	mov	r2, r3
 800eb2c:	4907      	ldr	r1, [pc, #28]	; (800eb4c <VL53L1_WriteMulti+0x64>)
 800eb2e:	68f8      	ldr	r0, [r7, #12]
 800eb30:	f7ff ff99 	bl	800ea66 <_I2CWrite>
 800eb34:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 800eb36:	693b      	ldr	r3, [r7, #16]
 800eb38:	2b00      	cmp	r3, #0
 800eb3a:	d001      	beq.n	800eb40 <VL53L1_WriteMulti+0x58>
        Status = VL53L1_ERROR_CONTROL_INTERFACE;
 800eb3c:	23f3      	movs	r3, #243	; 0xf3
 800eb3e:	75fb      	strb	r3, [r7, #23]
    }
    VL53L1_PutI2cBus();
    return Status;
 800eb40:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800eb44:	4618      	mov	r0, r3
 800eb46:	3718      	adds	r7, #24
 800eb48:	46bd      	mov	sp, r7
 800eb4a:	bd80      	pop	{r7, pc}
 800eb4c:	20000d44 	.word	0x20000d44
 800eb50:	20000d46 	.word	0x20000d46

0800eb54 <VL53L1_ReadMulti>:

// the ranging_sensor_comms.dll will take care of the page selection
VL53L1_Error VL53L1_ReadMulti(VL53L1_DEV Dev, uint16_t index, uint8_t *pdata, uint32_t count) {
 800eb54:	b580      	push	{r7, lr}
 800eb56:	b086      	sub	sp, #24
 800eb58:	af00      	add	r7, sp, #0
 800eb5a:	60f8      	str	r0, [r7, #12]
 800eb5c:	607a      	str	r2, [r7, #4]
 800eb5e:	603b      	str	r3, [r7, #0]
 800eb60:	460b      	mov	r3, r1
 800eb62:	817b      	strh	r3, [r7, #10]
    VL53L1_Error Status = VL53L1_ERROR_NONE;
 800eb64:	2300      	movs	r3, #0
 800eb66:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;

    _I2CBuffer[0] = index>>8;
 800eb68:	897b      	ldrh	r3, [r7, #10]
 800eb6a:	0a1b      	lsrs	r3, r3, #8
 800eb6c:	b29b      	uxth	r3, r3
 800eb6e:	b2da      	uxtb	r2, r3
 800eb70:	4b11      	ldr	r3, [pc, #68]	; (800ebb8 <VL53L1_ReadMulti+0x64>)
 800eb72:	701a      	strb	r2, [r3, #0]
    _I2CBuffer[1] = index&0xFF;
 800eb74:	897b      	ldrh	r3, [r7, #10]
 800eb76:	b2da      	uxtb	r2, r3
 800eb78:	4b0f      	ldr	r3, [pc, #60]	; (800ebb8 <VL53L1_ReadMulti+0x64>)
 800eb7a:	705a      	strb	r2, [r3, #1]
    VL53L1_GetI2cBus();
    status_int = _I2CWrite(Dev, _I2CBuffer, 2);
 800eb7c:	2202      	movs	r2, #2
 800eb7e:	490e      	ldr	r1, [pc, #56]	; (800ebb8 <VL53L1_ReadMulti+0x64>)
 800eb80:	68f8      	ldr	r0, [r7, #12]
 800eb82:	f7ff ff70 	bl	800ea66 <_I2CWrite>
 800eb86:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 800eb88:	693b      	ldr	r3, [r7, #16]
 800eb8a:	2b00      	cmp	r3, #0
 800eb8c:	d002      	beq.n	800eb94 <VL53L1_ReadMulti+0x40>
        Status = VL53L1_ERROR_CONTROL_INTERFACE;
 800eb8e:	23f3      	movs	r3, #243	; 0xf3
 800eb90:	75fb      	strb	r3, [r7, #23]
        goto done;
 800eb92:	e00a      	b.n	800ebaa <VL53L1_ReadMulti+0x56>
    }
    status_int = _I2CRead(Dev, pdata, count);
 800eb94:	683a      	ldr	r2, [r7, #0]
 800eb96:	6879      	ldr	r1, [r7, #4]
 800eb98:	68f8      	ldr	r0, [r7, #12]
 800eb9a:	f7ff ff83 	bl	800eaa4 <_I2CRead>
 800eb9e:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 800eba0:	693b      	ldr	r3, [r7, #16]
 800eba2:	2b00      	cmp	r3, #0
 800eba4:	d001      	beq.n	800ebaa <VL53L1_ReadMulti+0x56>
        Status = VL53L1_ERROR_CONTROL_INTERFACE;
 800eba6:	23f3      	movs	r3, #243	; 0xf3
 800eba8:	75fb      	strb	r3, [r7, #23]
    }
done:
    VL53L1_PutI2cBus();
    return Status;
 800ebaa:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800ebae:	4618      	mov	r0, r3
 800ebb0:	3718      	adds	r7, #24
 800ebb2:	46bd      	mov	sp, r7
 800ebb4:	bd80      	pop	{r7, pc}
 800ebb6:	bf00      	nop
 800ebb8:	20000d44 	.word	0x20000d44

0800ebbc <VL53L1_RdByte>:
    Status = VL53L1_WrByte(Dev, index, data);
done:
    return Status;
}

VL53L1_Error VL53L1_RdByte(VL53L1_DEV Dev, uint16_t index, uint8_t *data) {
 800ebbc:	b580      	push	{r7, lr}
 800ebbe:	b086      	sub	sp, #24
 800ebc0:	af00      	add	r7, sp, #0
 800ebc2:	60f8      	str	r0, [r7, #12]
 800ebc4:	460b      	mov	r3, r1
 800ebc6:	607a      	str	r2, [r7, #4]
 800ebc8:	817b      	strh	r3, [r7, #10]
    VL53L1_Error Status = VL53L1_ERROR_NONE;
 800ebca:	2300      	movs	r3, #0
 800ebcc:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;

	_I2CBuffer[0] = index>>8;
 800ebce:	897b      	ldrh	r3, [r7, #10]
 800ebd0:	0a1b      	lsrs	r3, r3, #8
 800ebd2:	b29b      	uxth	r3, r3
 800ebd4:	b2da      	uxtb	r2, r3
 800ebd6:	4b11      	ldr	r3, [pc, #68]	; (800ec1c <VL53L1_RdByte+0x60>)
 800ebd8:	701a      	strb	r2, [r3, #0]
	_I2CBuffer[1] = index&0xFF;
 800ebda:	897b      	ldrh	r3, [r7, #10]
 800ebdc:	b2da      	uxtb	r2, r3
 800ebde:	4b0f      	ldr	r3, [pc, #60]	; (800ec1c <VL53L1_RdByte+0x60>)
 800ebe0:	705a      	strb	r2, [r3, #1]
    VL53L1_GetI2cBus();
    status_int = _I2CWrite(Dev, _I2CBuffer, 2);
 800ebe2:	2202      	movs	r2, #2
 800ebe4:	490d      	ldr	r1, [pc, #52]	; (800ec1c <VL53L1_RdByte+0x60>)
 800ebe6:	68f8      	ldr	r0, [r7, #12]
 800ebe8:	f7ff ff3d 	bl	800ea66 <_I2CWrite>
 800ebec:	6138      	str	r0, [r7, #16]
    if( status_int ){
 800ebee:	693b      	ldr	r3, [r7, #16]
 800ebf0:	2b00      	cmp	r3, #0
 800ebf2:	d002      	beq.n	800ebfa <VL53L1_RdByte+0x3e>
        Status = VL53L1_ERROR_CONTROL_INTERFACE;
 800ebf4:	23f3      	movs	r3, #243	; 0xf3
 800ebf6:	75fb      	strb	r3, [r7, #23]
        goto done;
 800ebf8:	e00a      	b.n	800ec10 <VL53L1_RdByte+0x54>
    }
    status_int = _I2CRead(Dev, data, 1);
 800ebfa:	2201      	movs	r2, #1
 800ebfc:	6879      	ldr	r1, [r7, #4]
 800ebfe:	68f8      	ldr	r0, [r7, #12]
 800ec00:	f7ff ff50 	bl	800eaa4 <_I2CRead>
 800ec04:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 800ec06:	693b      	ldr	r3, [r7, #16]
 800ec08:	2b00      	cmp	r3, #0
 800ec0a:	d001      	beq.n	800ec10 <VL53L1_RdByte+0x54>
        Status = VL53L1_ERROR_CONTROL_INTERFACE;
 800ec0c:	23f3      	movs	r3, #243	; 0xf3
 800ec0e:	75fb      	strb	r3, [r7, #23]
    }
done:
    VL53L1_PutI2cBus();
    return Status;
 800ec10:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800ec14:	4618      	mov	r0, r3
 800ec16:	3718      	adds	r7, #24
 800ec18:	46bd      	mov	sp, r7
 800ec1a:	bd80      	pop	{r7, pc}
 800ec1c:	20000d44 	.word	0x20000d44

0800ec20 <VL53L1_RdWord>:

VL53L1_Error VL53L1_RdWord(VL53L1_DEV Dev, uint16_t index, uint16_t *data) {
 800ec20:	b580      	push	{r7, lr}
 800ec22:	b086      	sub	sp, #24
 800ec24:	af00      	add	r7, sp, #0
 800ec26:	60f8      	str	r0, [r7, #12]
 800ec28:	460b      	mov	r3, r1
 800ec2a:	607a      	str	r2, [r7, #4]
 800ec2c:	817b      	strh	r3, [r7, #10]
    VL53L1_Error Status = VL53L1_ERROR_NONE;
 800ec2e:	2300      	movs	r3, #0
 800ec30:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;

    _I2CBuffer[0] = index>>8;
 800ec32:	897b      	ldrh	r3, [r7, #10]
 800ec34:	0a1b      	lsrs	r3, r3, #8
 800ec36:	b29b      	uxth	r3, r3
 800ec38:	b2da      	uxtb	r2, r3
 800ec3a:	4b18      	ldr	r3, [pc, #96]	; (800ec9c <VL53L1_RdWord+0x7c>)
 800ec3c:	701a      	strb	r2, [r3, #0]
	_I2CBuffer[1] = index&0xFF;
 800ec3e:	897b      	ldrh	r3, [r7, #10]
 800ec40:	b2da      	uxtb	r2, r3
 800ec42:	4b16      	ldr	r3, [pc, #88]	; (800ec9c <VL53L1_RdWord+0x7c>)
 800ec44:	705a      	strb	r2, [r3, #1]
    VL53L1_GetI2cBus();
    status_int = _I2CWrite(Dev, _I2CBuffer, 2);
 800ec46:	2202      	movs	r2, #2
 800ec48:	4914      	ldr	r1, [pc, #80]	; (800ec9c <VL53L1_RdWord+0x7c>)
 800ec4a:	68f8      	ldr	r0, [r7, #12]
 800ec4c:	f7ff ff0b 	bl	800ea66 <_I2CWrite>
 800ec50:	6138      	str	r0, [r7, #16]

    if( status_int ){
 800ec52:	693b      	ldr	r3, [r7, #16]
 800ec54:	2b00      	cmp	r3, #0
 800ec56:	d002      	beq.n	800ec5e <VL53L1_RdWord+0x3e>
        Status = VL53L1_ERROR_CONTROL_INTERFACE;
 800ec58:	23f3      	movs	r3, #243	; 0xf3
 800ec5a:	75fb      	strb	r3, [r7, #23]
        goto done;
 800ec5c:	e017      	b.n	800ec8e <VL53L1_RdWord+0x6e>
    }
    status_int = _I2CRead(Dev, _I2CBuffer, 2);
 800ec5e:	2202      	movs	r2, #2
 800ec60:	490e      	ldr	r1, [pc, #56]	; (800ec9c <VL53L1_RdWord+0x7c>)
 800ec62:	68f8      	ldr	r0, [r7, #12]
 800ec64:	f7ff ff1e 	bl	800eaa4 <_I2CRead>
 800ec68:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 800ec6a:	693b      	ldr	r3, [r7, #16]
 800ec6c:	2b00      	cmp	r3, #0
 800ec6e:	d002      	beq.n	800ec76 <VL53L1_RdWord+0x56>
        Status = VL53L1_ERROR_CONTROL_INTERFACE;
 800ec70:	23f3      	movs	r3, #243	; 0xf3
 800ec72:	75fb      	strb	r3, [r7, #23]
        goto done;
 800ec74:	e00b      	b.n	800ec8e <VL53L1_RdWord+0x6e>
    }

    *data = ((uint16_t)_I2CBuffer[0]<<8) + (uint16_t)_I2CBuffer[1];
 800ec76:	4b09      	ldr	r3, [pc, #36]	; (800ec9c <VL53L1_RdWord+0x7c>)
 800ec78:	781b      	ldrb	r3, [r3, #0]
 800ec7a:	b29b      	uxth	r3, r3
 800ec7c:	021b      	lsls	r3, r3, #8
 800ec7e:	b29a      	uxth	r2, r3
 800ec80:	4b06      	ldr	r3, [pc, #24]	; (800ec9c <VL53L1_RdWord+0x7c>)
 800ec82:	785b      	ldrb	r3, [r3, #1]
 800ec84:	b29b      	uxth	r3, r3
 800ec86:	4413      	add	r3, r2
 800ec88:	b29a      	uxth	r2, r3
 800ec8a:	687b      	ldr	r3, [r7, #4]
 800ec8c:	801a      	strh	r2, [r3, #0]
done:
    VL53L1_PutI2cBus();
    return Status;
 800ec8e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800ec92:	4618      	mov	r0, r3
 800ec94:	3718      	adds	r7, #24
 800ec96:	46bd      	mov	sp, r7
 800ec98:	bd80      	pop	{r7, pc}
 800ec9a:	bf00      	nop
 800ec9c:	20000d44 	.word	0x20000d44

0800eca0 <VL53L1_GetTickCount>:
    return Status;
}

VL53L1_Error VL53L1_GetTickCount(
	uint32_t *ptick_count_ms)
{
 800eca0:	b480      	push	{r7}
 800eca2:	b085      	sub	sp, #20
 800eca4:	af00      	add	r7, sp, #0
 800eca6:	6078      	str	r0, [r7, #4]

    /* Returns current tick count in [ms] */

	VL53L1_Error status  = VL53L1_ERROR_NONE;
 800eca8:	2300      	movs	r3, #0
 800ecaa:	73fb      	strb	r3, [r7, #15]

	//*ptick_count_ms = timeGetTime();
	*ptick_count_ms = 0;
 800ecac:	687b      	ldr	r3, [r7, #4]
 800ecae:	2200      	movs	r2, #0
 800ecb0:	601a      	str	r2, [r3, #0]
		VL53L1_TRACE_LEVEL_DEBUG,
		"VL53L1_GetTickCount() = %5u ms;\n",
	*ptick_count_ms);
#endif

	return status;
 800ecb2:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800ecb6:	4618      	mov	r0, r3
 800ecb8:	3714      	adds	r7, #20
 800ecba:	46bd      	mov	sp, r7
 800ecbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ecc0:	4770      	bx	lr

0800ecc2 <VL53L1_WaitMs>:
	trace_print(VL53L1_TRACE_LEVEL_INFO, "VL53L1_GetTimerFrequency: Freq : %dHz\n", *ptimer_freq_hz);
	return VL53L1_ERROR_NONE;
}


VL53L1_Error VL53L1_WaitMs(VL53L1_Dev_t *pdev, int32_t wait_ms){
 800ecc2:	b580      	push	{r7, lr}
 800ecc4:	b082      	sub	sp, #8
 800ecc6:	af00      	add	r7, sp, #0
 800ecc8:	6078      	str	r0, [r7, #4]
 800ecca:	6039      	str	r1, [r7, #0]
	(void)pdev;
	HAL_Delay(wait_ms);
 800eccc:	683b      	ldr	r3, [r7, #0]
 800ecce:	4618      	mov	r0, r3
 800ecd0:	f7f1 fcd0 	bl	8000674 <HAL_Delay>
    return VL53L1_ERROR_NONE;
 800ecd4:	2300      	movs	r3, #0
}
 800ecd6:	4618      	mov	r0, r3
 800ecd8:	3708      	adds	r7, #8
 800ecda:	46bd      	mov	sp, r7
 800ecdc:	bd80      	pop	{r7, pc}
	...

0800ece0 <VL53L1_WaitUs>:

VL53L1_Error VL53L1_WaitUs(VL53L1_Dev_t *pdev, int32_t wait_us){
 800ece0:	b580      	push	{r7, lr}
 800ece2:	b082      	sub	sp, #8
 800ece4:	af00      	add	r7, sp, #0
 800ece6:	6078      	str	r0, [r7, #4]
 800ece8:	6039      	str	r1, [r7, #0]
	(void)pdev;
	HAL_Delay(wait_us/1000);
 800ecea:	683b      	ldr	r3, [r7, #0]
 800ecec:	4a06      	ldr	r2, [pc, #24]	; (800ed08 <VL53L1_WaitUs+0x28>)
 800ecee:	fb82 1203 	smull	r1, r2, r2, r3
 800ecf2:	1192      	asrs	r2, r2, #6
 800ecf4:	17db      	asrs	r3, r3, #31
 800ecf6:	1ad3      	subs	r3, r2, r3
 800ecf8:	4618      	mov	r0, r3
 800ecfa:	f7f1 fcbb 	bl	8000674 <HAL_Delay>
    return VL53L1_ERROR_NONE;
 800ecfe:	2300      	movs	r3, #0
}
 800ed00:	4618      	mov	r0, r3
 800ed02:	3708      	adds	r7, #8
 800ed04:	46bd      	mov	sp, r7
 800ed06:	bd80      	pop	{r7, pc}
 800ed08:	10624dd3 	.word	0x10624dd3

0800ed0c <VL53L1_WaitValueMaskEx>:
	uint32_t      timeout_ms,
	uint16_t      index,
	uint8_t       value,
	uint8_t       mask,
	uint32_t      poll_delay_ms)
{
 800ed0c:	b590      	push	{r4, r7, lr}
 800ed0e:	f5ad 7d0b 	sub.w	sp, sp, #556	; 0x22c
 800ed12:	af00      	add	r7, sp, #0
 800ed14:	f107 040c 	add.w	r4, r7, #12
 800ed18:	6020      	str	r0, [r4, #0]
 800ed1a:	f107 0008 	add.w	r0, r7, #8
 800ed1e:	6001      	str	r1, [r0, #0]
 800ed20:	4619      	mov	r1, r3
 800ed22:	1dbb      	adds	r3, r7, #6
 800ed24:	801a      	strh	r2, [r3, #0]
 800ed26:	1d7b      	adds	r3, r7, #5
 800ed28:	460a      	mov	r2, r1
 800ed2a:	701a      	strb	r2, [r3, #0]
	 *          value,
	 *          mask,
	 *          poll_delay_ms);
	 */

	VL53L1_Error status         = VL53L1_ERROR_NONE;
 800ed2c:	2300      	movs	r3, #0
 800ed2e:	f887 3227 	strb.w	r3, [r7, #551]	; 0x227
	uint32_t     start_time_ms = 0;
 800ed32:	2300      	movs	r3, #0
 800ed34:	f8c7 3218 	str.w	r3, [r7, #536]	; 0x218
	uint32_t     current_time_ms = 0;
 800ed38:	2300      	movs	r3, #0
 800ed3a:	f8c7 3214 	str.w	r3, [r7, #532]	; 0x214
	uint32_t     polling_time_ms = 0;
 800ed3e:	2300      	movs	r3, #0
 800ed40:	f8c7 3220 	str.w	r3, [r7, #544]	; 0x220
	uint8_t      byte_value      = 0;
 800ed44:	2300      	movs	r3, #0
 800ed46:	f887 3213 	strb.w	r3, [r7, #531]	; 0x213
	uint8_t      found           = 0;
 800ed4a:	2300      	movs	r3, #0
 800ed4c:	f887 321f 	strb.w	r3, [r7, #543]	; 0x21f
#ifdef PAL_EXTENDED
	VL53L1_get_register_name(
			index,
			register_name);
#else
	VL53L1_COPYSTRING(register_name, "");
 800ed50:	f107 0310 	add.w	r3, r7, #16
 800ed54:	f240 12ff 	movw	r2, #511	; 0x1ff
 800ed58:	4935      	ldr	r1, [pc, #212]	; (800ee30 <VL53L1_WaitValueMaskEx+0x124>)
 800ed5a:	4618      	mov	r0, r3
 800ed5c:	f001 ff37 	bl	8010bce <strncpy>
    trace_i2c("WaitValueMaskEx(%5d, %s, 0x%02X, 0x%02X, %5d);\n",
    		     timeout_ms, register_name, value, mask, poll_delay_ms);

	/* calculate time limit in absolute time */

	 VL53L1_GetTickCount(&start_time_ms);
 800ed60:	f507 7306 	add.w	r3, r7, #536	; 0x218
 800ed64:	4618      	mov	r0, r3
 800ed66:	f7ff ff9b 	bl	800eca0 <VL53L1_GetTickCount>
	VL53L1_set_trace_functions(VL53L1_TRACE_FUNCTION_NONE);
#endif

	/* wait until value is found, timeout reached on error occurred */

	while ((status == VL53L1_ERROR_NONE) &&
 800ed6a:	e03f      	b.n	800edec <VL53L1_WaitValueMaskEx+0xe0>
		   (polling_time_ms < timeout_ms) &&
		   (found == 0)) {

		if (status == VL53L1_ERROR_NONE)
 800ed6c:	f997 3227 	ldrsb.w	r3, [r7, #551]	; 0x227
 800ed70:	2b00      	cmp	r3, #0
 800ed72:	d10b      	bne.n	800ed8c <VL53L1_WaitValueMaskEx+0x80>
			status = VL53L1_RdByte(
 800ed74:	f207 2213 	addw	r2, r7, #531	; 0x213
 800ed78:	1dbb      	adds	r3, r7, #6
 800ed7a:	8819      	ldrh	r1, [r3, #0]
 800ed7c:	f107 030c 	add.w	r3, r7, #12
 800ed80:	6818      	ldr	r0, [r3, #0]
 800ed82:	f7ff ff1b 	bl	800ebbc <VL53L1_RdByte>
 800ed86:	4603      	mov	r3, r0
 800ed88:	f887 3227 	strb.w	r3, [r7, #551]	; 0x227
							pdev,
							index,
							&byte_value);

		if ((byte_value & mask) == value)
 800ed8c:	f897 2213 	ldrb.w	r2, [r7, #531]	; 0x213
 800ed90:	f897 3238 	ldrb.w	r3, [r7, #568]	; 0x238
 800ed94:	4013      	ands	r3, r2
 800ed96:	b2db      	uxtb	r3, r3
 800ed98:	1d7a      	adds	r2, r7, #5
 800ed9a:	7812      	ldrb	r2, [r2, #0]
 800ed9c:	429a      	cmp	r2, r3
 800ed9e:	d102      	bne.n	800eda6 <VL53L1_WaitValueMaskEx+0x9a>
			found = 1;
 800eda0:	2301      	movs	r3, #1
 800eda2:	f887 321f 	strb.w	r3, [r7, #543]	; 0x21f

		if (status == VL53L1_ERROR_NONE  &&
 800eda6:	f997 3227 	ldrsb.w	r3, [r7, #551]	; 0x227
 800edaa:	2b00      	cmp	r3, #0
 800edac:	d112      	bne.n	800edd4 <VL53L1_WaitValueMaskEx+0xc8>
 800edae:	f897 321f 	ldrb.w	r3, [r7, #543]	; 0x21f
 800edb2:	2b00      	cmp	r3, #0
 800edb4:	d10e      	bne.n	800edd4 <VL53L1_WaitValueMaskEx+0xc8>
			found == 0 &&
 800edb6:	f8d7 323c 	ldr.w	r3, [r7, #572]	; 0x23c
 800edba:	2b00      	cmp	r3, #0
 800edbc:	d00a      	beq.n	800edd4 <VL53L1_WaitValueMaskEx+0xc8>
			poll_delay_ms > 0)
			status = VL53L1_WaitMs(
 800edbe:	f8d7 223c 	ldr.w	r2, [r7, #572]	; 0x23c
 800edc2:	f107 030c 	add.w	r3, r7, #12
 800edc6:	4611      	mov	r1, r2
 800edc8:	6818      	ldr	r0, [r3, #0]
 800edca:	f7ff ff7a 	bl	800ecc2 <VL53L1_WaitMs>
 800edce:	4603      	mov	r3, r0
 800edd0:	f887 3227 	strb.w	r3, [r7, #551]	; 0x227
					pdev,
					poll_delay_ms);

		/* Update polling time (Compare difference rather than absolute to
		negate 32bit wrap around issue) */
		VL53L1_GetTickCount(&current_time_ms);
 800edd4:	f507 7305 	add.w	r3, r7, #532	; 0x214
 800edd8:	4618      	mov	r0, r3
 800edda:	f7ff ff61 	bl	800eca0 <VL53L1_GetTickCount>
		polling_time_ms = current_time_ms - start_time_ms;
 800edde:	f8d7 2214 	ldr.w	r2, [r7, #532]	; 0x214
 800ede2:	f8d7 3218 	ldr.w	r3, [r7, #536]	; 0x218
 800ede6:	1ad3      	subs	r3, r2, r3
 800ede8:	f8c7 3220 	str.w	r3, [r7, #544]	; 0x220
	while ((status == VL53L1_ERROR_NONE) &&
 800edec:	f997 3227 	ldrsb.w	r3, [r7, #551]	; 0x227
 800edf0:	2b00      	cmp	r3, #0
 800edf2:	d10a      	bne.n	800ee0a <VL53L1_WaitValueMaskEx+0xfe>
 800edf4:	f107 0308 	add.w	r3, r7, #8
 800edf8:	f8d7 2220 	ldr.w	r2, [r7, #544]	; 0x220
 800edfc:	681b      	ldr	r3, [r3, #0]
 800edfe:	429a      	cmp	r2, r3
 800ee00:	d203      	bcs.n	800ee0a <VL53L1_WaitValueMaskEx+0xfe>
		   (polling_time_ms < timeout_ms) &&
 800ee02:	f897 321f 	ldrb.w	r3, [r7, #543]	; 0x21f
 800ee06:	2b00      	cmp	r3, #0
 800ee08:	d0b0      	beq.n	800ed6c <VL53L1_WaitValueMaskEx+0x60>
#ifdef VL53L1_LOG_ENABLE
	/* Restore function logging */
	VL53L1_set_trace_functions(trace_functions);
#endif

	if (found == 0 && status == VL53L1_ERROR_NONE)
 800ee0a:	f897 321f 	ldrb.w	r3, [r7, #543]	; 0x21f
 800ee0e:	2b00      	cmp	r3, #0
 800ee10:	d106      	bne.n	800ee20 <VL53L1_WaitValueMaskEx+0x114>
 800ee12:	f997 3227 	ldrsb.w	r3, [r7, #551]	; 0x227
 800ee16:	2b00      	cmp	r3, #0
 800ee18:	d102      	bne.n	800ee20 <VL53L1_WaitValueMaskEx+0x114>
		status = VL53L1_ERROR_TIME_OUT;
 800ee1a:	23f9      	movs	r3, #249	; 0xf9
 800ee1c:	f887 3227 	strb.w	r3, [r7, #551]	; 0x227

	return status;
 800ee20:	f997 3227 	ldrsb.w	r3, [r7, #551]	; 0x227
}
 800ee24:	4618      	mov	r0, r3
 800ee26:	f507 770b 	add.w	r7, r7, #556	; 0x22c
 800ee2a:	46bd      	mov	sp, r7
 800ee2c:	bd90      	pop	{r4, r7, pc}
 800ee2e:	bf00      	nop
 800ee30:	08011470 	.word	0x08011470

0800ee34 <VL53L1_i2c_encode_static_nvm_managed>:

VL53L1_Error VL53L1_i2c_encode_static_nvm_managed(
	VL53L1_static_nvm_managed_t *pdata,
	uint16_t                  buf_size,
	uint8_t                  *pbuffer)
{
 800ee34:	b580      	push	{r7, lr}
 800ee36:	b086      	sub	sp, #24
 800ee38:	af00      	add	r7, sp, #0
 800ee3a:	60f8      	str	r0, [r7, #12]
 800ee3c:	460b      	mov	r3, r1
 800ee3e:	607a      	str	r2, [r7, #4]
 800ee40:	817b      	strh	r3, [r7, #10]
	/**
	 * Encodes data structure VL53L1_static_nvm_managed_t into a I2C write buffer
	 * Buffer must be at least 11 bytes
	*/

	VL53L1_Error status = VL53L1_ERROR_NONE;
 800ee42:	2300      	movs	r3, #0
 800ee44:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	if (VL53L1_STATIC_NVM_MANAGED_I2C_SIZE_BYTES > buf_size)
 800ee46:	897b      	ldrh	r3, [r7, #10]
 800ee48:	2b0a      	cmp	r3, #10
 800ee4a:	d802      	bhi.n	800ee52 <VL53L1_i2c_encode_static_nvm_managed+0x1e>
		return VL53L1_ERROR_COMMS_BUFFER_TOO_SMALL;
 800ee4c:	f06f 0309 	mvn.w	r3, #9
 800ee50:	e047      	b.n	800eee2 <VL53L1_i2c_encode_static_nvm_managed+0xae>

	*(pbuffer +   0) =
		pdata->i2c_slave__device_address & 0x7F;
 800ee52:	68fb      	ldr	r3, [r7, #12]
 800ee54:	781b      	ldrb	r3, [r3, #0]
 800ee56:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ee5a:	b2da      	uxtb	r2, r3
	*(pbuffer +   0) =
 800ee5c:	687b      	ldr	r3, [r7, #4]
 800ee5e:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   1) =
 800ee60:	687b      	ldr	r3, [r7, #4]
 800ee62:	3301      	adds	r3, #1
		pdata->ana_config__vhv_ref_sel_vddpix & 0xF;
 800ee64:	68fa      	ldr	r2, [r7, #12]
 800ee66:	7852      	ldrb	r2, [r2, #1]
 800ee68:	f002 020f 	and.w	r2, r2, #15
 800ee6c:	b2d2      	uxtb	r2, r2
	*(pbuffer +   1) =
 800ee6e:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   2) =
 800ee70:	687b      	ldr	r3, [r7, #4]
 800ee72:	3302      	adds	r3, #2
		pdata->ana_config__vhv_ref_sel_vquench & 0x7F;
 800ee74:	68fa      	ldr	r2, [r7, #12]
 800ee76:	7892      	ldrb	r2, [r2, #2]
 800ee78:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800ee7c:	b2d2      	uxtb	r2, r2
	*(pbuffer +   2) =
 800ee7e:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   3) =
 800ee80:	687b      	ldr	r3, [r7, #4]
 800ee82:	3303      	adds	r3, #3
		pdata->ana_config__reg_avdd1v2_sel & 0x3;
 800ee84:	68fa      	ldr	r2, [r7, #12]
 800ee86:	78d2      	ldrb	r2, [r2, #3]
 800ee88:	f002 0203 	and.w	r2, r2, #3
 800ee8c:	b2d2      	uxtb	r2, r2
	*(pbuffer +   3) =
 800ee8e:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   4) =
 800ee90:	687b      	ldr	r3, [r7, #4]
 800ee92:	3304      	adds	r3, #4
		pdata->ana_config__fast_osc__trim & 0x7F;
 800ee94:	68fa      	ldr	r2, [r7, #12]
 800ee96:	7912      	ldrb	r2, [r2, #4]
 800ee98:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800ee9c:	b2d2      	uxtb	r2, r2
	*(pbuffer +   4) =
 800ee9e:	701a      	strb	r2, [r3, #0]
	VL53L1_i2c_encode_uint16_t(
 800eea0:	68fb      	ldr	r3, [r7, #12]
 800eea2:	88d8      	ldrh	r0, [r3, #6]
 800eea4:	687b      	ldr	r3, [r7, #4]
 800eea6:	3305      	adds	r3, #5
 800eea8:	461a      	mov	r2, r3
 800eeaa:	2102      	movs	r1, #2
 800eeac:	f7ff f90f 	bl	800e0ce <VL53L1_i2c_encode_uint16_t>
		pdata->osc_measured__fast_osc__frequency,
		2,
		pbuffer +   5);
	*(pbuffer +   7) =
 800eeb0:	687b      	ldr	r3, [r7, #4]
 800eeb2:	3307      	adds	r3, #7
		pdata->vhv_config__timeout_macrop_loop_bound;
 800eeb4:	68fa      	ldr	r2, [r7, #12]
 800eeb6:	7a12      	ldrb	r2, [r2, #8]
	*(pbuffer +   7) =
 800eeb8:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   8) =
 800eeba:	687b      	ldr	r3, [r7, #4]
 800eebc:	3308      	adds	r3, #8
		pdata->vhv_config__count_thresh;
 800eebe:	68fa      	ldr	r2, [r7, #12]
 800eec0:	7a52      	ldrb	r2, [r2, #9]
	*(pbuffer +   8) =
 800eec2:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   9) =
 800eec4:	687b      	ldr	r3, [r7, #4]
 800eec6:	3309      	adds	r3, #9
		pdata->vhv_config__offset & 0x3F;
 800eec8:	68fa      	ldr	r2, [r7, #12]
 800eeca:	7a92      	ldrb	r2, [r2, #10]
 800eecc:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 800eed0:	b2d2      	uxtb	r2, r2
	*(pbuffer +   9) =
 800eed2:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  10) =
 800eed4:	687b      	ldr	r3, [r7, #4]
 800eed6:	330a      	adds	r3, #10
		pdata->vhv_config__init;
 800eed8:	68fa      	ldr	r2, [r7, #12]
 800eeda:	7ad2      	ldrb	r2, [r2, #11]
	*(pbuffer +  10) =
 800eedc:	701a      	strb	r2, [r3, #0]
	LOG_FUNCTION_END(status);


	return status;
 800eede:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800eee2:	4618      	mov	r0, r3
 800eee4:	3718      	adds	r7, #24
 800eee6:	46bd      	mov	sp, r7
 800eee8:	bd80      	pop	{r7, pc}

0800eeea <VL53L1_i2c_decode_static_nvm_managed>:

VL53L1_Error VL53L1_i2c_decode_static_nvm_managed(
	uint16_t                   buf_size,
	uint8_t                   *pbuffer,
	VL53L1_static_nvm_managed_t  *pdata)
{
 800eeea:	b580      	push	{r7, lr}
 800eeec:	b086      	sub	sp, #24
 800eeee:	af00      	add	r7, sp, #0
 800eef0:	4603      	mov	r3, r0
 800eef2:	60b9      	str	r1, [r7, #8]
 800eef4:	607a      	str	r2, [r7, #4]
 800eef6:	81fb      	strh	r3, [r7, #14]
	/**
	 * Decodes data structure VL53L1_static_nvm_managed_t from the input I2C read buffer
	 * Buffer must be at least 11 bytes
	*/

	VL53L1_Error status = VL53L1_ERROR_NONE;
 800eef8:	2300      	movs	r3, #0
 800eefa:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	if (VL53L1_STATIC_NVM_MANAGED_I2C_SIZE_BYTES > buf_size)
 800eefc:	89fb      	ldrh	r3, [r7, #14]
 800eefe:	2b0a      	cmp	r3, #10
 800ef00:	d802      	bhi.n	800ef08 <VL53L1_i2c_decode_static_nvm_managed+0x1e>
		return VL53L1_ERROR_COMMS_BUFFER_TOO_SMALL;
 800ef02:	f06f 0309 	mvn.w	r3, #9
 800ef06:	e046      	b.n	800ef96 <VL53L1_i2c_decode_static_nvm_managed+0xac>

	pdata->i2c_slave__device_address =
		(*(pbuffer +   0)) & 0x7F;
 800ef08:	68bb      	ldr	r3, [r7, #8]
 800ef0a:	781b      	ldrb	r3, [r3, #0]
 800ef0c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ef10:	b2da      	uxtb	r2, r3
	pdata->i2c_slave__device_address =
 800ef12:	687b      	ldr	r3, [r7, #4]
 800ef14:	701a      	strb	r2, [r3, #0]
	pdata->ana_config__vhv_ref_sel_vddpix =
		(*(pbuffer +   1)) & 0xF;
 800ef16:	68bb      	ldr	r3, [r7, #8]
 800ef18:	3301      	adds	r3, #1
 800ef1a:	781b      	ldrb	r3, [r3, #0]
 800ef1c:	f003 030f 	and.w	r3, r3, #15
 800ef20:	b2da      	uxtb	r2, r3
	pdata->ana_config__vhv_ref_sel_vddpix =
 800ef22:	687b      	ldr	r3, [r7, #4]
 800ef24:	705a      	strb	r2, [r3, #1]
	pdata->ana_config__vhv_ref_sel_vquench =
		(*(pbuffer +   2)) & 0x7F;
 800ef26:	68bb      	ldr	r3, [r7, #8]
 800ef28:	3302      	adds	r3, #2
 800ef2a:	781b      	ldrb	r3, [r3, #0]
 800ef2c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ef30:	b2da      	uxtb	r2, r3
	pdata->ana_config__vhv_ref_sel_vquench =
 800ef32:	687b      	ldr	r3, [r7, #4]
 800ef34:	709a      	strb	r2, [r3, #2]
	pdata->ana_config__reg_avdd1v2_sel =
		(*(pbuffer +   3)) & 0x3;
 800ef36:	68bb      	ldr	r3, [r7, #8]
 800ef38:	3303      	adds	r3, #3
 800ef3a:	781b      	ldrb	r3, [r3, #0]
 800ef3c:	f003 0303 	and.w	r3, r3, #3
 800ef40:	b2da      	uxtb	r2, r3
	pdata->ana_config__reg_avdd1v2_sel =
 800ef42:	687b      	ldr	r3, [r7, #4]
 800ef44:	70da      	strb	r2, [r3, #3]
	pdata->ana_config__fast_osc__trim =
		(*(pbuffer +   4)) & 0x7F;
 800ef46:	68bb      	ldr	r3, [r7, #8]
 800ef48:	3304      	adds	r3, #4
 800ef4a:	781b      	ldrb	r3, [r3, #0]
 800ef4c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ef50:	b2da      	uxtb	r2, r3
	pdata->ana_config__fast_osc__trim =
 800ef52:	687b      	ldr	r3, [r7, #4]
 800ef54:	711a      	strb	r2, [r3, #4]
	pdata->osc_measured__fast_osc__frequency =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +   5));
 800ef56:	68bb      	ldr	r3, [r7, #8]
 800ef58:	3305      	adds	r3, #5
 800ef5a:	4619      	mov	r1, r3
 800ef5c:	2002      	movs	r0, #2
 800ef5e:	f7ff f8e0 	bl	800e122 <VL53L1_i2c_decode_uint16_t>
 800ef62:	4603      	mov	r3, r0
 800ef64:	461a      	mov	r2, r3
	pdata->osc_measured__fast_osc__frequency =
 800ef66:	687b      	ldr	r3, [r7, #4]
 800ef68:	80da      	strh	r2, [r3, #6]
	pdata->vhv_config__timeout_macrop_loop_bound =
 800ef6a:	68bb      	ldr	r3, [r7, #8]
 800ef6c:	79da      	ldrb	r2, [r3, #7]
 800ef6e:	687b      	ldr	r3, [r7, #4]
 800ef70:	721a      	strb	r2, [r3, #8]
		(*(pbuffer +   7));
	pdata->vhv_config__count_thresh =
 800ef72:	68bb      	ldr	r3, [r7, #8]
 800ef74:	7a1a      	ldrb	r2, [r3, #8]
 800ef76:	687b      	ldr	r3, [r7, #4]
 800ef78:	725a      	strb	r2, [r3, #9]
		(*(pbuffer +   8));
	pdata->vhv_config__offset =
		(*(pbuffer +   9)) & 0x3F;
 800ef7a:	68bb      	ldr	r3, [r7, #8]
 800ef7c:	3309      	adds	r3, #9
 800ef7e:	781b      	ldrb	r3, [r3, #0]
 800ef80:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800ef84:	b2da      	uxtb	r2, r3
	pdata->vhv_config__offset =
 800ef86:	687b      	ldr	r3, [r7, #4]
 800ef88:	729a      	strb	r2, [r3, #10]
	pdata->vhv_config__init =
 800ef8a:	68bb      	ldr	r3, [r7, #8]
 800ef8c:	7a9a      	ldrb	r2, [r3, #10]
 800ef8e:	687b      	ldr	r3, [r7, #4]
 800ef90:	72da      	strb	r2, [r3, #11]
		(*(pbuffer +  10));

	LOG_FUNCTION_END(status);

	return status;
 800ef92:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800ef96:	4618      	mov	r0, r3
 800ef98:	3718      	adds	r7, #24
 800ef9a:	46bd      	mov	sp, r7
 800ef9c:	bd80      	pop	{r7, pc}

0800ef9e <VL53L1_get_static_nvm_managed>:


VL53L1_Error VL53L1_get_static_nvm_managed(
	VL53L1_DEV                 Dev,
	VL53L1_static_nvm_managed_t  *pdata)
{
 800ef9e:	b580      	push	{r7, lr}
 800efa0:	b086      	sub	sp, #24
 800efa2:	af00      	add	r7, sp, #0
 800efa4:	6078      	str	r0, [r7, #4]
 800efa6:	6039      	str	r1, [r7, #0]
	/**
	 * Reads and de-serialises the contents of VL53L1_static_nvm_managed_t
	 * data structure from the device
	 */

	VL53L1_Error status = VL53L1_ERROR_NONE;
 800efa8:	2300      	movs	r3, #0
 800efaa:	75fb      	strb	r3, [r7, #23]
	uint8_t comms_buffer[VL53L1_STATIC_NVM_MANAGED_I2C_SIZE_BYTES];

	LOG_FUNCTION_START("");

	if (status == VL53L1_ERROR_NONE) /*lint !e774 always true*/
 800efac:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800efb0:	2b00      	cmp	r3, #0
 800efb2:	d108      	bne.n	800efc6 <VL53L1_get_static_nvm_managed+0x28>
		status = VL53L1_ReadMulti(
 800efb4:	f107 020c 	add.w	r2, r7, #12
 800efb8:	230b      	movs	r3, #11
 800efba:	2101      	movs	r1, #1
 800efbc:	6878      	ldr	r0, [r7, #4]
 800efbe:	f7ff fdc9 	bl	800eb54 <VL53L1_ReadMulti>
 800efc2:	4603      	mov	r3, r0
 800efc4:	75fb      	strb	r3, [r7, #23]
			Dev,
			VL53L1_I2C_SLAVE__DEVICE_ADDRESS,
			comms_buffer,
			VL53L1_STATIC_NVM_MANAGED_I2C_SIZE_BYTES);

	if (status == VL53L1_ERROR_NONE)
 800efc6:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800efca:	2b00      	cmp	r3, #0
 800efcc:	d108      	bne.n	800efe0 <VL53L1_get_static_nvm_managed+0x42>
		status = VL53L1_i2c_decode_static_nvm_managed(
 800efce:	f107 030c 	add.w	r3, r7, #12
 800efd2:	683a      	ldr	r2, [r7, #0]
 800efd4:	4619      	mov	r1, r3
 800efd6:	200b      	movs	r0, #11
 800efd8:	f7ff ff87 	bl	800eeea <VL53L1_i2c_decode_static_nvm_managed>
 800efdc:	4603      	mov	r3, r0
 800efde:	75fb      	strb	r3, [r7, #23]
			comms_buffer,
			pdata);

	LOG_FUNCTION_END(status);

	return status;
 800efe0:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800efe4:	4618      	mov	r0, r3
 800efe6:	3718      	adds	r7, #24
 800efe8:	46bd      	mov	sp, r7
 800efea:	bd80      	pop	{r7, pc}

0800efec <VL53L1_i2c_encode_customer_nvm_managed>:

VL53L1_Error VL53L1_i2c_encode_customer_nvm_managed(
	VL53L1_customer_nvm_managed_t *pdata,
	uint16_t                  buf_size,
	uint8_t                  *pbuffer)
{
 800efec:	b580      	push	{r7, lr}
 800efee:	b086      	sub	sp, #24
 800eff0:	af00      	add	r7, sp, #0
 800eff2:	60f8      	str	r0, [r7, #12]
 800eff4:	460b      	mov	r3, r1
 800eff6:	607a      	str	r2, [r7, #4]
 800eff8:	817b      	strh	r3, [r7, #10]
	/**
	 * Encodes data structure VL53L1_customer_nvm_managed_t into a I2C write buffer
	 * Buffer must be at least 23 bytes
	*/

	VL53L1_Error status = VL53L1_ERROR_NONE;
 800effa:	2300      	movs	r3, #0
 800effc:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	if (VL53L1_CUSTOMER_NVM_MANAGED_I2C_SIZE_BYTES > buf_size)
 800effe:	897b      	ldrh	r3, [r7, #10]
 800f000:	2b16      	cmp	r3, #22
 800f002:	d802      	bhi.n	800f00a <VL53L1_i2c_encode_customer_nvm_managed+0x1e>
		return VL53L1_ERROR_COMMS_BUFFER_TOO_SMALL;
 800f004:	f06f 0309 	mvn.w	r3, #9
 800f008:	e076      	b.n	800f0f8 <VL53L1_i2c_encode_customer_nvm_managed+0x10c>

	*(pbuffer +   0) =
		pdata->global_config__spad_enables_ref_0;
 800f00a:	68fb      	ldr	r3, [r7, #12]
 800f00c:	781a      	ldrb	r2, [r3, #0]
	*(pbuffer +   0) =
 800f00e:	687b      	ldr	r3, [r7, #4]
 800f010:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   1) =
 800f012:	687b      	ldr	r3, [r7, #4]
 800f014:	3301      	adds	r3, #1
		pdata->global_config__spad_enables_ref_1;
 800f016:	68fa      	ldr	r2, [r7, #12]
 800f018:	7852      	ldrb	r2, [r2, #1]
	*(pbuffer +   1) =
 800f01a:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   2) =
 800f01c:	687b      	ldr	r3, [r7, #4]
 800f01e:	3302      	adds	r3, #2
		pdata->global_config__spad_enables_ref_2;
 800f020:	68fa      	ldr	r2, [r7, #12]
 800f022:	7892      	ldrb	r2, [r2, #2]
	*(pbuffer +   2) =
 800f024:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   3) =
 800f026:	687b      	ldr	r3, [r7, #4]
 800f028:	3303      	adds	r3, #3
		pdata->global_config__spad_enables_ref_3;
 800f02a:	68fa      	ldr	r2, [r7, #12]
 800f02c:	78d2      	ldrb	r2, [r2, #3]
	*(pbuffer +   3) =
 800f02e:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   4) =
 800f030:	687b      	ldr	r3, [r7, #4]
 800f032:	3304      	adds	r3, #4
		pdata->global_config__spad_enables_ref_4;
 800f034:	68fa      	ldr	r2, [r7, #12]
 800f036:	7912      	ldrb	r2, [r2, #4]
	*(pbuffer +   4) =
 800f038:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   5) =
 800f03a:	687b      	ldr	r3, [r7, #4]
 800f03c:	3305      	adds	r3, #5
		pdata->global_config__spad_enables_ref_5 & 0xF;
 800f03e:	68fa      	ldr	r2, [r7, #12]
 800f040:	7952      	ldrb	r2, [r2, #5]
 800f042:	f002 020f 	and.w	r2, r2, #15
 800f046:	b2d2      	uxtb	r2, r2
	*(pbuffer +   5) =
 800f048:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   6) =
 800f04a:	687b      	ldr	r3, [r7, #4]
 800f04c:	3306      	adds	r3, #6
		pdata->global_config__ref_en_start_select;
 800f04e:	68fa      	ldr	r2, [r7, #12]
 800f050:	7992      	ldrb	r2, [r2, #6]
	*(pbuffer +   6) =
 800f052:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   7) =
 800f054:	687b      	ldr	r3, [r7, #4]
 800f056:	3307      	adds	r3, #7
		pdata->ref_spad_man__num_requested_ref_spads & 0x3F;
 800f058:	68fa      	ldr	r2, [r7, #12]
 800f05a:	79d2      	ldrb	r2, [r2, #7]
 800f05c:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 800f060:	b2d2      	uxtb	r2, r2
	*(pbuffer +   7) =
 800f062:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   8) =
 800f064:	687b      	ldr	r3, [r7, #4]
 800f066:	3308      	adds	r3, #8
		pdata->ref_spad_man__ref_location & 0x3;
 800f068:	68fa      	ldr	r2, [r7, #12]
 800f06a:	7a12      	ldrb	r2, [r2, #8]
 800f06c:	f002 0203 	and.w	r2, r2, #3
 800f070:	b2d2      	uxtb	r2, r2
	*(pbuffer +   8) =
 800f072:	701a      	strb	r2, [r3, #0]
	VL53L1_i2c_encode_uint16_t(
 800f074:	68fb      	ldr	r3, [r7, #12]
 800f076:	8958      	ldrh	r0, [r3, #10]
 800f078:	687b      	ldr	r3, [r7, #4]
 800f07a:	3309      	adds	r3, #9
 800f07c:	461a      	mov	r2, r3
 800f07e:	2102      	movs	r1, #2
 800f080:	f7ff f825 	bl	800e0ce <VL53L1_i2c_encode_uint16_t>
		pdata->algo__crosstalk_compensation_plane_offset_kcps,
		2,
		pbuffer +   9);
	VL53L1_i2c_encode_int16_t(
 800f084:	68fb      	ldr	r3, [r7, #12]
 800f086:	f9b3 000c 	ldrsh.w	r0, [r3, #12]
 800f08a:	687b      	ldr	r3, [r7, #4]
 800f08c:	330b      	adds	r3, #11
 800f08e:	461a      	mov	r2, r3
 800f090:	2102      	movs	r1, #2
 800f092:	f7ff f866 	bl	800e162 <VL53L1_i2c_encode_int16_t>
		pdata->algo__crosstalk_compensation_x_plane_gradient_kcps,
		2,
		pbuffer +  11);
	VL53L1_i2c_encode_int16_t(
 800f096:	68fb      	ldr	r3, [r7, #12]
 800f098:	f9b3 000e 	ldrsh.w	r0, [r3, #14]
 800f09c:	687b      	ldr	r3, [r7, #4]
 800f09e:	330d      	adds	r3, #13
 800f0a0:	461a      	mov	r2, r3
 800f0a2:	2102      	movs	r1, #2
 800f0a4:	f7ff f85d 	bl	800e162 <VL53L1_i2c_encode_int16_t>
		pdata->algo__crosstalk_compensation_y_plane_gradient_kcps,
		2,
		pbuffer +  13);
	VL53L1_i2c_encode_uint16_t(
 800f0a8:	68fb      	ldr	r3, [r7, #12]
 800f0aa:	8a18      	ldrh	r0, [r3, #16]
 800f0ac:	687b      	ldr	r3, [r7, #4]
 800f0ae:	330f      	adds	r3, #15
 800f0b0:	461a      	mov	r2, r3
 800f0b2:	2102      	movs	r1, #2
 800f0b4:	f7ff f80b 	bl	800e0ce <VL53L1_i2c_encode_uint16_t>
		pdata->ref_spad_char__total_rate_target_mcps,
		2,
		pbuffer +  15);
	VL53L1_i2c_encode_int16_t(
		pdata->algo__part_to_part_range_offset_mm & 0x1FFF,
 800f0b8:	68fb      	ldr	r3, [r7, #12]
 800f0ba:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
	VL53L1_i2c_encode_int16_t(
 800f0be:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800f0c2:	b218      	sxth	r0, r3
 800f0c4:	687b      	ldr	r3, [r7, #4]
 800f0c6:	3311      	adds	r3, #17
 800f0c8:	461a      	mov	r2, r3
 800f0ca:	2102      	movs	r1, #2
 800f0cc:	f7ff f849 	bl	800e162 <VL53L1_i2c_encode_int16_t>
		2,
		pbuffer +  17);
	VL53L1_i2c_encode_int16_t(
 800f0d0:	68fb      	ldr	r3, [r7, #12]
 800f0d2:	f9b3 0014 	ldrsh.w	r0, [r3, #20]
 800f0d6:	687b      	ldr	r3, [r7, #4]
 800f0d8:	3313      	adds	r3, #19
 800f0da:	461a      	mov	r2, r3
 800f0dc:	2102      	movs	r1, #2
 800f0de:	f7ff f840 	bl	800e162 <VL53L1_i2c_encode_int16_t>
		pdata->mm_config__inner_offset_mm,
		2,
		pbuffer +  19);
	VL53L1_i2c_encode_int16_t(
 800f0e2:	68fb      	ldr	r3, [r7, #12]
 800f0e4:	f9b3 0016 	ldrsh.w	r0, [r3, #22]
 800f0e8:	687b      	ldr	r3, [r7, #4]
 800f0ea:	3315      	adds	r3, #21
 800f0ec:	461a      	mov	r2, r3
 800f0ee:	2102      	movs	r1, #2
 800f0f0:	f7ff f837 	bl	800e162 <VL53L1_i2c_encode_int16_t>
		2,
		pbuffer +  21);
	LOG_FUNCTION_END(status);


	return status;
 800f0f4:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800f0f8:	4618      	mov	r0, r3
 800f0fa:	3718      	adds	r7, #24
 800f0fc:	46bd      	mov	sp, r7
 800f0fe:	bd80      	pop	{r7, pc}

0800f100 <VL53L1_i2c_decode_customer_nvm_managed>:

VL53L1_Error VL53L1_i2c_decode_customer_nvm_managed(
	uint16_t                   buf_size,
	uint8_t                   *pbuffer,
	VL53L1_customer_nvm_managed_t  *pdata)
{
 800f100:	b580      	push	{r7, lr}
 800f102:	b086      	sub	sp, #24
 800f104:	af00      	add	r7, sp, #0
 800f106:	4603      	mov	r3, r0
 800f108:	60b9      	str	r1, [r7, #8]
 800f10a:	607a      	str	r2, [r7, #4]
 800f10c:	81fb      	strh	r3, [r7, #14]
	/**
	 * Decodes data structure VL53L1_customer_nvm_managed_t from the input I2C read buffer
	 * Buffer must be at least 23 bytes
	*/

	VL53L1_Error status = VL53L1_ERROR_NONE;
 800f10e:	2300      	movs	r3, #0
 800f110:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	if (VL53L1_CUSTOMER_NVM_MANAGED_I2C_SIZE_BYTES > buf_size)
 800f112:	89fb      	ldrh	r3, [r7, #14]
 800f114:	2b16      	cmp	r3, #22
 800f116:	d802      	bhi.n	800f11e <VL53L1_i2c_decode_customer_nvm_managed+0x1e>
		return VL53L1_ERROR_COMMS_BUFFER_TOO_SMALL;
 800f118:	f06f 0309 	mvn.w	r3, #9
 800f11c:	e079      	b.n	800f212 <VL53L1_i2c_decode_customer_nvm_managed+0x112>

	pdata->global_config__spad_enables_ref_0 =
		(*(pbuffer +   0));
 800f11e:	68bb      	ldr	r3, [r7, #8]
 800f120:	781a      	ldrb	r2, [r3, #0]
	pdata->global_config__spad_enables_ref_0 =
 800f122:	687b      	ldr	r3, [r7, #4]
 800f124:	701a      	strb	r2, [r3, #0]
	pdata->global_config__spad_enables_ref_1 =
 800f126:	68bb      	ldr	r3, [r7, #8]
 800f128:	785a      	ldrb	r2, [r3, #1]
 800f12a:	687b      	ldr	r3, [r7, #4]
 800f12c:	705a      	strb	r2, [r3, #1]
		(*(pbuffer +   1));
	pdata->global_config__spad_enables_ref_2 =
 800f12e:	68bb      	ldr	r3, [r7, #8]
 800f130:	789a      	ldrb	r2, [r3, #2]
 800f132:	687b      	ldr	r3, [r7, #4]
 800f134:	709a      	strb	r2, [r3, #2]
		(*(pbuffer +   2));
	pdata->global_config__spad_enables_ref_3 =
 800f136:	68bb      	ldr	r3, [r7, #8]
 800f138:	78da      	ldrb	r2, [r3, #3]
 800f13a:	687b      	ldr	r3, [r7, #4]
 800f13c:	70da      	strb	r2, [r3, #3]
		(*(pbuffer +   3));
	pdata->global_config__spad_enables_ref_4 =
 800f13e:	68bb      	ldr	r3, [r7, #8]
 800f140:	791a      	ldrb	r2, [r3, #4]
 800f142:	687b      	ldr	r3, [r7, #4]
 800f144:	711a      	strb	r2, [r3, #4]
		(*(pbuffer +   4));
	pdata->global_config__spad_enables_ref_5 =
		(*(pbuffer +   5)) & 0xF;
 800f146:	68bb      	ldr	r3, [r7, #8]
 800f148:	3305      	adds	r3, #5
 800f14a:	781b      	ldrb	r3, [r3, #0]
 800f14c:	f003 030f 	and.w	r3, r3, #15
 800f150:	b2da      	uxtb	r2, r3
	pdata->global_config__spad_enables_ref_5 =
 800f152:	687b      	ldr	r3, [r7, #4]
 800f154:	715a      	strb	r2, [r3, #5]
	pdata->global_config__ref_en_start_select =
 800f156:	68bb      	ldr	r3, [r7, #8]
 800f158:	799a      	ldrb	r2, [r3, #6]
 800f15a:	687b      	ldr	r3, [r7, #4]
 800f15c:	719a      	strb	r2, [r3, #6]
		(*(pbuffer +   6));
	pdata->ref_spad_man__num_requested_ref_spads =
		(*(pbuffer +   7)) & 0x3F;
 800f15e:	68bb      	ldr	r3, [r7, #8]
 800f160:	3307      	adds	r3, #7
 800f162:	781b      	ldrb	r3, [r3, #0]
 800f164:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800f168:	b2da      	uxtb	r2, r3
	pdata->ref_spad_man__num_requested_ref_spads =
 800f16a:	687b      	ldr	r3, [r7, #4]
 800f16c:	71da      	strb	r2, [r3, #7]
	pdata->ref_spad_man__ref_location =
		(*(pbuffer +   8)) & 0x3;
 800f16e:	68bb      	ldr	r3, [r7, #8]
 800f170:	3308      	adds	r3, #8
 800f172:	781b      	ldrb	r3, [r3, #0]
 800f174:	f003 0303 	and.w	r3, r3, #3
 800f178:	b2da      	uxtb	r2, r3
	pdata->ref_spad_man__ref_location =
 800f17a:	687b      	ldr	r3, [r7, #4]
 800f17c:	721a      	strb	r2, [r3, #8]
	pdata->algo__crosstalk_compensation_plane_offset_kcps =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +   9));
 800f17e:	68bb      	ldr	r3, [r7, #8]
 800f180:	3309      	adds	r3, #9
 800f182:	4619      	mov	r1, r3
 800f184:	2002      	movs	r0, #2
 800f186:	f7fe ffcc 	bl	800e122 <VL53L1_i2c_decode_uint16_t>
 800f18a:	4603      	mov	r3, r0
 800f18c:	461a      	mov	r2, r3
	pdata->algo__crosstalk_compensation_plane_offset_kcps =
 800f18e:	687b      	ldr	r3, [r7, #4]
 800f190:	815a      	strh	r2, [r3, #10]
	pdata->algo__crosstalk_compensation_x_plane_gradient_kcps =
		(VL53L1_i2c_decode_int16_t(2, pbuffer +  11));
 800f192:	68bb      	ldr	r3, [r7, #8]
 800f194:	330b      	adds	r3, #11
 800f196:	4619      	mov	r1, r3
 800f198:	2002      	movs	r0, #2
 800f19a:	f7ff f80d 	bl	800e1b8 <VL53L1_i2c_decode_int16_t>
 800f19e:	4603      	mov	r3, r0
 800f1a0:	461a      	mov	r2, r3
	pdata->algo__crosstalk_compensation_x_plane_gradient_kcps =
 800f1a2:	687b      	ldr	r3, [r7, #4]
 800f1a4:	819a      	strh	r2, [r3, #12]
	pdata->algo__crosstalk_compensation_y_plane_gradient_kcps =
		(VL53L1_i2c_decode_int16_t(2, pbuffer +  13));
 800f1a6:	68bb      	ldr	r3, [r7, #8]
 800f1a8:	330d      	adds	r3, #13
 800f1aa:	4619      	mov	r1, r3
 800f1ac:	2002      	movs	r0, #2
 800f1ae:	f7ff f803 	bl	800e1b8 <VL53L1_i2c_decode_int16_t>
 800f1b2:	4603      	mov	r3, r0
 800f1b4:	461a      	mov	r2, r3
	pdata->algo__crosstalk_compensation_y_plane_gradient_kcps =
 800f1b6:	687b      	ldr	r3, [r7, #4]
 800f1b8:	81da      	strh	r2, [r3, #14]
	pdata->ref_spad_char__total_rate_target_mcps =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  15));
 800f1ba:	68bb      	ldr	r3, [r7, #8]
 800f1bc:	330f      	adds	r3, #15
 800f1be:	4619      	mov	r1, r3
 800f1c0:	2002      	movs	r0, #2
 800f1c2:	f7fe ffae 	bl	800e122 <VL53L1_i2c_decode_uint16_t>
 800f1c6:	4603      	mov	r3, r0
 800f1c8:	461a      	mov	r2, r3
	pdata->ref_spad_char__total_rate_target_mcps =
 800f1ca:	687b      	ldr	r3, [r7, #4]
 800f1cc:	821a      	strh	r2, [r3, #16]
	pdata->algo__part_to_part_range_offset_mm =
		(VL53L1_i2c_decode_int16_t(2, pbuffer +  17)) & 0x1FFF;
 800f1ce:	68bb      	ldr	r3, [r7, #8]
 800f1d0:	3311      	adds	r3, #17
 800f1d2:	4619      	mov	r1, r3
 800f1d4:	2002      	movs	r0, #2
 800f1d6:	f7fe ffef 	bl	800e1b8 <VL53L1_i2c_decode_int16_t>
 800f1da:	4603      	mov	r3, r0
 800f1dc:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800f1e0:	b21a      	sxth	r2, r3
	pdata->algo__part_to_part_range_offset_mm =
 800f1e2:	687b      	ldr	r3, [r7, #4]
 800f1e4:	825a      	strh	r2, [r3, #18]
	pdata->mm_config__inner_offset_mm =
		(VL53L1_i2c_decode_int16_t(2, pbuffer +  19));
 800f1e6:	68bb      	ldr	r3, [r7, #8]
 800f1e8:	3313      	adds	r3, #19
 800f1ea:	4619      	mov	r1, r3
 800f1ec:	2002      	movs	r0, #2
 800f1ee:	f7fe ffe3 	bl	800e1b8 <VL53L1_i2c_decode_int16_t>
 800f1f2:	4603      	mov	r3, r0
 800f1f4:	461a      	mov	r2, r3
	pdata->mm_config__inner_offset_mm =
 800f1f6:	687b      	ldr	r3, [r7, #4]
 800f1f8:	829a      	strh	r2, [r3, #20]
	pdata->mm_config__outer_offset_mm =
		(VL53L1_i2c_decode_int16_t(2, pbuffer +  21));
 800f1fa:	68bb      	ldr	r3, [r7, #8]
 800f1fc:	3315      	adds	r3, #21
 800f1fe:	4619      	mov	r1, r3
 800f200:	2002      	movs	r0, #2
 800f202:	f7fe ffd9 	bl	800e1b8 <VL53L1_i2c_decode_int16_t>
 800f206:	4603      	mov	r3, r0
 800f208:	461a      	mov	r2, r3
	pdata->mm_config__outer_offset_mm =
 800f20a:	687b      	ldr	r3, [r7, #4]
 800f20c:	82da      	strh	r2, [r3, #22]

	LOG_FUNCTION_END(status);

	return status;
 800f20e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800f212:	4618      	mov	r0, r3
 800f214:	3718      	adds	r7, #24
 800f216:	46bd      	mov	sp, r7
 800f218:	bd80      	pop	{r7, pc}

0800f21a <VL53L1_get_customer_nvm_managed>:


VL53L1_Error VL53L1_get_customer_nvm_managed(
	VL53L1_DEV                 Dev,
	VL53L1_customer_nvm_managed_t  *pdata)
{
 800f21a:	b580      	push	{r7, lr}
 800f21c:	b088      	sub	sp, #32
 800f21e:	af00      	add	r7, sp, #0
 800f220:	6078      	str	r0, [r7, #4]
 800f222:	6039      	str	r1, [r7, #0]
	/**
	 * Reads and de-serialises the contents of VL53L1_customer_nvm_managed_t
	 * data structure from the device
	 */

	VL53L1_Error status = VL53L1_ERROR_NONE;
 800f224:	2300      	movs	r3, #0
 800f226:	77fb      	strb	r3, [r7, #31]
	uint8_t comms_buffer[VL53L1_CUSTOMER_NVM_MANAGED_I2C_SIZE_BYTES];

	LOG_FUNCTION_START("");

	if (status == VL53L1_ERROR_NONE) /*lint !e774 always true*/
 800f228:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800f22c:	2b00      	cmp	r3, #0
 800f22e:	d108      	bne.n	800f242 <VL53L1_get_customer_nvm_managed+0x28>
		status = VL53L1_ReadMulti(
 800f230:	f107 0208 	add.w	r2, r7, #8
 800f234:	2317      	movs	r3, #23
 800f236:	210d      	movs	r1, #13
 800f238:	6878      	ldr	r0, [r7, #4]
 800f23a:	f7ff fc8b 	bl	800eb54 <VL53L1_ReadMulti>
 800f23e:	4603      	mov	r3, r0
 800f240:	77fb      	strb	r3, [r7, #31]
			Dev,
			VL53L1_GLOBAL_CONFIG__SPAD_ENABLES_REF_0,
			comms_buffer,
			VL53L1_CUSTOMER_NVM_MANAGED_I2C_SIZE_BYTES);

	if (status == VL53L1_ERROR_NONE)
 800f242:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800f246:	2b00      	cmp	r3, #0
 800f248:	d108      	bne.n	800f25c <VL53L1_get_customer_nvm_managed+0x42>
		status = VL53L1_i2c_decode_customer_nvm_managed(
 800f24a:	f107 0308 	add.w	r3, r7, #8
 800f24e:	683a      	ldr	r2, [r7, #0]
 800f250:	4619      	mov	r1, r3
 800f252:	2017      	movs	r0, #23
 800f254:	f7ff ff54 	bl	800f100 <VL53L1_i2c_decode_customer_nvm_managed>
 800f258:	4603      	mov	r3, r0
 800f25a:	77fb      	strb	r3, [r7, #31]
			comms_buffer,
			pdata);

	LOG_FUNCTION_END(status);

	return status;
 800f25c:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 800f260:	4618      	mov	r0, r3
 800f262:	3720      	adds	r7, #32
 800f264:	46bd      	mov	sp, r7
 800f266:	bd80      	pop	{r7, pc}

0800f268 <VL53L1_i2c_encode_static_config>:

VL53L1_Error VL53L1_i2c_encode_static_config(
	VL53L1_static_config_t   *pdata,
	uint16_t                  buf_size,
	uint8_t                  *pbuffer)
{
 800f268:	b580      	push	{r7, lr}
 800f26a:	b086      	sub	sp, #24
 800f26c:	af00      	add	r7, sp, #0
 800f26e:	60f8      	str	r0, [r7, #12]
 800f270:	460b      	mov	r3, r1
 800f272:	607a      	str	r2, [r7, #4]
 800f274:	817b      	strh	r3, [r7, #10]
	/**
	 * Encodes data structure VL53L1_static_config_t into a I2C write buffer
	 * Buffer must be at least 32 bytes
	*/

	VL53L1_Error status = VL53L1_ERROR_NONE;
 800f276:	2300      	movs	r3, #0
 800f278:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	if (VL53L1_STATIC_CONFIG_I2C_SIZE_BYTES > buf_size)
 800f27a:	897b      	ldrh	r3, [r7, #10]
 800f27c:	2b1f      	cmp	r3, #31
 800f27e:	d802      	bhi.n	800f286 <VL53L1_i2c_encode_static_config+0x1e>
		return VL53L1_ERROR_COMMS_BUFFER_TOO_SMALL;
 800f280:	f06f 0309 	mvn.w	r3, #9
 800f284:	e0cf      	b.n	800f426 <VL53L1_i2c_encode_static_config+0x1be>

	VL53L1_i2c_encode_uint16_t(
 800f286:	68fb      	ldr	r3, [r7, #12]
 800f288:	881b      	ldrh	r3, [r3, #0]
 800f28a:	687a      	ldr	r2, [r7, #4]
 800f28c:	2102      	movs	r1, #2
 800f28e:	4618      	mov	r0, r3
 800f290:	f7fe ff1d 	bl	800e0ce <VL53L1_i2c_encode_uint16_t>
		pdata->dss_config__target_total_rate_mcps,
		2,
		pbuffer +   0);
	*(pbuffer +   2) =
 800f294:	687b      	ldr	r3, [r7, #4]
 800f296:	3302      	adds	r3, #2
		pdata->debug__ctrl & 0x1;
 800f298:	68fa      	ldr	r2, [r7, #12]
 800f29a:	7892      	ldrb	r2, [r2, #2]
 800f29c:	f002 0201 	and.w	r2, r2, #1
 800f2a0:	b2d2      	uxtb	r2, r2
	*(pbuffer +   2) =
 800f2a2:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   3) =
 800f2a4:	687b      	ldr	r3, [r7, #4]
 800f2a6:	3303      	adds	r3, #3
		pdata->test_mode__ctrl & 0xF;
 800f2a8:	68fa      	ldr	r2, [r7, #12]
 800f2aa:	78d2      	ldrb	r2, [r2, #3]
 800f2ac:	f002 020f 	and.w	r2, r2, #15
 800f2b0:	b2d2      	uxtb	r2, r2
	*(pbuffer +   3) =
 800f2b2:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   4) =
 800f2b4:	687b      	ldr	r3, [r7, #4]
 800f2b6:	3304      	adds	r3, #4
		pdata->clk_gating__ctrl & 0xF;
 800f2b8:	68fa      	ldr	r2, [r7, #12]
 800f2ba:	7912      	ldrb	r2, [r2, #4]
 800f2bc:	f002 020f 	and.w	r2, r2, #15
 800f2c0:	b2d2      	uxtb	r2, r2
	*(pbuffer +   4) =
 800f2c2:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   5) =
 800f2c4:	687b      	ldr	r3, [r7, #4]
 800f2c6:	3305      	adds	r3, #5
		pdata->nvm_bist__ctrl & 0x1F;
 800f2c8:	68fa      	ldr	r2, [r7, #12]
 800f2ca:	7952      	ldrb	r2, [r2, #5]
 800f2cc:	f002 021f 	and.w	r2, r2, #31
 800f2d0:	b2d2      	uxtb	r2, r2
	*(pbuffer +   5) =
 800f2d2:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   6) =
 800f2d4:	687b      	ldr	r3, [r7, #4]
 800f2d6:	3306      	adds	r3, #6
		pdata->nvm_bist__num_nvm_words & 0x7F;
 800f2d8:	68fa      	ldr	r2, [r7, #12]
 800f2da:	7992      	ldrb	r2, [r2, #6]
 800f2dc:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800f2e0:	b2d2      	uxtb	r2, r2
	*(pbuffer +   6) =
 800f2e2:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   7) =
 800f2e4:	687b      	ldr	r3, [r7, #4]
 800f2e6:	3307      	adds	r3, #7
		pdata->nvm_bist__start_address & 0x7F;
 800f2e8:	68fa      	ldr	r2, [r7, #12]
 800f2ea:	79d2      	ldrb	r2, [r2, #7]
 800f2ec:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800f2f0:	b2d2      	uxtb	r2, r2
	*(pbuffer +   7) =
 800f2f2:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   8) =
 800f2f4:	687b      	ldr	r3, [r7, #4]
 800f2f6:	3308      	adds	r3, #8
		pdata->host_if__status & 0x1;
 800f2f8:	68fa      	ldr	r2, [r7, #12]
 800f2fa:	7a12      	ldrb	r2, [r2, #8]
 800f2fc:	f002 0201 	and.w	r2, r2, #1
 800f300:	b2d2      	uxtb	r2, r2
	*(pbuffer +   8) =
 800f302:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   9) =
 800f304:	687b      	ldr	r3, [r7, #4]
 800f306:	3309      	adds	r3, #9
		pdata->pad_i2c_hv__config;
 800f308:	68fa      	ldr	r2, [r7, #12]
 800f30a:	7a52      	ldrb	r2, [r2, #9]
	*(pbuffer +   9) =
 800f30c:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  10) =
 800f30e:	687b      	ldr	r3, [r7, #4]
 800f310:	330a      	adds	r3, #10
		pdata->pad_i2c_hv__extsup_config & 0x1;
 800f312:	68fa      	ldr	r2, [r7, #12]
 800f314:	7a92      	ldrb	r2, [r2, #10]
 800f316:	f002 0201 	and.w	r2, r2, #1
 800f31a:	b2d2      	uxtb	r2, r2
	*(pbuffer +  10) =
 800f31c:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  11) =
 800f31e:	687b      	ldr	r3, [r7, #4]
 800f320:	330b      	adds	r3, #11
		pdata->gpio_hv_pad__ctrl & 0x3;
 800f322:	68fa      	ldr	r2, [r7, #12]
 800f324:	7ad2      	ldrb	r2, [r2, #11]
 800f326:	f002 0203 	and.w	r2, r2, #3
 800f32a:	b2d2      	uxtb	r2, r2
	*(pbuffer +  11) =
 800f32c:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  12) =
 800f32e:	687b      	ldr	r3, [r7, #4]
 800f330:	330c      	adds	r3, #12
		pdata->gpio_hv_mux__ctrl & 0x1F;
 800f332:	68fa      	ldr	r2, [r7, #12]
 800f334:	7b12      	ldrb	r2, [r2, #12]
 800f336:	f002 021f 	and.w	r2, r2, #31
 800f33a:	b2d2      	uxtb	r2, r2
	*(pbuffer +  12) =
 800f33c:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  13) =
 800f33e:	687b      	ldr	r3, [r7, #4]
 800f340:	330d      	adds	r3, #13
		pdata->gpio__tio_hv_status & 0x3;
 800f342:	68fa      	ldr	r2, [r7, #12]
 800f344:	7b52      	ldrb	r2, [r2, #13]
 800f346:	f002 0203 	and.w	r2, r2, #3
 800f34a:	b2d2      	uxtb	r2, r2
	*(pbuffer +  13) =
 800f34c:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  14) =
 800f34e:	687b      	ldr	r3, [r7, #4]
 800f350:	330e      	adds	r3, #14
		pdata->gpio__fio_hv_status & 0x3;
 800f352:	68fa      	ldr	r2, [r7, #12]
 800f354:	7b92      	ldrb	r2, [r2, #14]
 800f356:	f002 0203 	and.w	r2, r2, #3
 800f35a:	b2d2      	uxtb	r2, r2
	*(pbuffer +  14) =
 800f35c:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  15) =
 800f35e:	687b      	ldr	r3, [r7, #4]
 800f360:	330f      	adds	r3, #15
		pdata->ana_config__spad_sel_pswidth & 0x7;
 800f362:	68fa      	ldr	r2, [r7, #12]
 800f364:	7bd2      	ldrb	r2, [r2, #15]
 800f366:	f002 0207 	and.w	r2, r2, #7
 800f36a:	b2d2      	uxtb	r2, r2
	*(pbuffer +  15) =
 800f36c:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  16) =
 800f36e:	687b      	ldr	r3, [r7, #4]
 800f370:	3310      	adds	r3, #16
		pdata->ana_config__vcsel_pulse_width_offset & 0x1F;
 800f372:	68fa      	ldr	r2, [r7, #12]
 800f374:	7c12      	ldrb	r2, [r2, #16]
 800f376:	f002 021f 	and.w	r2, r2, #31
 800f37a:	b2d2      	uxtb	r2, r2
	*(pbuffer +  16) =
 800f37c:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  17) =
 800f37e:	687b      	ldr	r3, [r7, #4]
 800f380:	3311      	adds	r3, #17
		pdata->ana_config__fast_osc__config_ctrl & 0x1;
 800f382:	68fa      	ldr	r2, [r7, #12]
 800f384:	7c52      	ldrb	r2, [r2, #17]
 800f386:	f002 0201 	and.w	r2, r2, #1
 800f38a:	b2d2      	uxtb	r2, r2
	*(pbuffer +  17) =
 800f38c:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  18) =
 800f38e:	687b      	ldr	r3, [r7, #4]
 800f390:	3312      	adds	r3, #18
		pdata->sigma_estimator__effective_pulse_width_ns;
 800f392:	68fa      	ldr	r2, [r7, #12]
 800f394:	7c92      	ldrb	r2, [r2, #18]
	*(pbuffer +  18) =
 800f396:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  19) =
 800f398:	687b      	ldr	r3, [r7, #4]
 800f39a:	3313      	adds	r3, #19
		pdata->sigma_estimator__effective_ambient_width_ns;
 800f39c:	68fa      	ldr	r2, [r7, #12]
 800f39e:	7cd2      	ldrb	r2, [r2, #19]
	*(pbuffer +  19) =
 800f3a0:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  20) =
 800f3a2:	687b      	ldr	r3, [r7, #4]
 800f3a4:	3314      	adds	r3, #20
		pdata->sigma_estimator__sigma_ref_mm;
 800f3a6:	68fa      	ldr	r2, [r7, #12]
 800f3a8:	7d12      	ldrb	r2, [r2, #20]
	*(pbuffer +  20) =
 800f3aa:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  21) =
 800f3ac:	687b      	ldr	r3, [r7, #4]
 800f3ae:	3315      	adds	r3, #21
		pdata->algo__crosstalk_compensation_valid_height_mm;
 800f3b0:	68fa      	ldr	r2, [r7, #12]
 800f3b2:	7d52      	ldrb	r2, [r2, #21]
	*(pbuffer +  21) =
 800f3b4:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  22) =
 800f3b6:	687b      	ldr	r3, [r7, #4]
 800f3b8:	3316      	adds	r3, #22
		pdata->spare_host_config__static_config_spare_0;
 800f3ba:	68fa      	ldr	r2, [r7, #12]
 800f3bc:	7d92      	ldrb	r2, [r2, #22]
	*(pbuffer +  22) =
 800f3be:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  23) =
 800f3c0:	687b      	ldr	r3, [r7, #4]
 800f3c2:	3317      	adds	r3, #23
		pdata->spare_host_config__static_config_spare_1;
 800f3c4:	68fa      	ldr	r2, [r7, #12]
 800f3c6:	7dd2      	ldrb	r2, [r2, #23]
	*(pbuffer +  23) =
 800f3c8:	701a      	strb	r2, [r3, #0]
	VL53L1_i2c_encode_uint16_t(
 800f3ca:	68fb      	ldr	r3, [r7, #12]
 800f3cc:	8b18      	ldrh	r0, [r3, #24]
 800f3ce:	687b      	ldr	r3, [r7, #4]
 800f3d0:	3318      	adds	r3, #24
 800f3d2:	461a      	mov	r2, r3
 800f3d4:	2102      	movs	r1, #2
 800f3d6:	f7fe fe7a 	bl	800e0ce <VL53L1_i2c_encode_uint16_t>
		pdata->algo__range_ignore_threshold_mcps,
		2,
		pbuffer +  24);
	*(pbuffer +  26) =
 800f3da:	687b      	ldr	r3, [r7, #4]
 800f3dc:	331a      	adds	r3, #26
		pdata->algo__range_ignore_valid_height_mm;
 800f3de:	68fa      	ldr	r2, [r7, #12]
 800f3e0:	7e92      	ldrb	r2, [r2, #26]
	*(pbuffer +  26) =
 800f3e2:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  27) =
 800f3e4:	687b      	ldr	r3, [r7, #4]
 800f3e6:	331b      	adds	r3, #27
		pdata->algo__range_min_clip;
 800f3e8:	68fa      	ldr	r2, [r7, #12]
 800f3ea:	7ed2      	ldrb	r2, [r2, #27]
	*(pbuffer +  27) =
 800f3ec:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  28) =
 800f3ee:	687b      	ldr	r3, [r7, #4]
 800f3f0:	331c      	adds	r3, #28
		pdata->algo__consistency_check__tolerance & 0xF;
 800f3f2:	68fa      	ldr	r2, [r7, #12]
 800f3f4:	7f12      	ldrb	r2, [r2, #28]
 800f3f6:	f002 020f 	and.w	r2, r2, #15
 800f3fa:	b2d2      	uxtb	r2, r2
	*(pbuffer +  28) =
 800f3fc:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  29) =
 800f3fe:	687b      	ldr	r3, [r7, #4]
 800f400:	331d      	adds	r3, #29
		pdata->spare_host_config__static_config_spare_2;
 800f402:	68fa      	ldr	r2, [r7, #12]
 800f404:	7f52      	ldrb	r2, [r2, #29]
	*(pbuffer +  29) =
 800f406:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  30) =
 800f408:	687b      	ldr	r3, [r7, #4]
 800f40a:	331e      	adds	r3, #30
		pdata->sd_config__reset_stages_msb & 0xF;
 800f40c:	68fa      	ldr	r2, [r7, #12]
 800f40e:	7f92      	ldrb	r2, [r2, #30]
 800f410:	f002 020f 	and.w	r2, r2, #15
 800f414:	b2d2      	uxtb	r2, r2
	*(pbuffer +  30) =
 800f416:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  31) =
 800f418:	687b      	ldr	r3, [r7, #4]
 800f41a:	331f      	adds	r3, #31
		pdata->sd_config__reset_stages_lsb;
 800f41c:	68fa      	ldr	r2, [r7, #12]
 800f41e:	7fd2      	ldrb	r2, [r2, #31]
	*(pbuffer +  31) =
 800f420:	701a      	strb	r2, [r3, #0]
	LOG_FUNCTION_END(status);


	return status;
 800f422:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800f426:	4618      	mov	r0, r3
 800f428:	3718      	adds	r7, #24
 800f42a:	46bd      	mov	sp, r7
 800f42c:	bd80      	pop	{r7, pc}

0800f42e <VL53L1_i2c_encode_general_config>:

VL53L1_Error VL53L1_i2c_encode_general_config(
	VL53L1_general_config_t  *pdata,
	uint16_t                  buf_size,
	uint8_t                  *pbuffer)
{
 800f42e:	b580      	push	{r7, lr}
 800f430:	b086      	sub	sp, #24
 800f432:	af00      	add	r7, sp, #0
 800f434:	60f8      	str	r0, [r7, #12]
 800f436:	460b      	mov	r3, r1
 800f438:	607a      	str	r2, [r7, #4]
 800f43a:	817b      	strh	r3, [r7, #10]
	/**
	 * Encodes data structure VL53L1_general_config_t into a I2C write buffer
	 * Buffer must be at least 22 bytes
	*/

	VL53L1_Error status = VL53L1_ERROR_NONE;
 800f43c:	2300      	movs	r3, #0
 800f43e:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	if (VL53L1_GENERAL_CONFIG_I2C_SIZE_BYTES > buf_size)
 800f440:	897b      	ldrh	r3, [r7, #10]
 800f442:	2b15      	cmp	r3, #21
 800f444:	d802      	bhi.n	800f44c <VL53L1_i2c_encode_general_config+0x1e>
		return VL53L1_ERROR_COMMS_BUFFER_TOO_SMALL;
 800f446:	f06f 0309 	mvn.w	r3, #9
 800f44a:	e070      	b.n	800f52e <VL53L1_i2c_encode_general_config+0x100>

	*(pbuffer +   0) =
		pdata->gph_config__stream_count_update_value;
 800f44c:	68fb      	ldr	r3, [r7, #12]
 800f44e:	781a      	ldrb	r2, [r3, #0]
	*(pbuffer +   0) =
 800f450:	687b      	ldr	r3, [r7, #4]
 800f452:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   1) =
 800f454:	687b      	ldr	r3, [r7, #4]
 800f456:	3301      	adds	r3, #1
		pdata->global_config__stream_divider;
 800f458:	68fa      	ldr	r2, [r7, #12]
 800f45a:	7852      	ldrb	r2, [r2, #1]
	*(pbuffer +   1) =
 800f45c:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   2) =
 800f45e:	687b      	ldr	r3, [r7, #4]
 800f460:	3302      	adds	r3, #2
		pdata->system__interrupt_config_gpio;
 800f462:	68fa      	ldr	r2, [r7, #12]
 800f464:	7892      	ldrb	r2, [r2, #2]
	*(pbuffer +   2) =
 800f466:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   3) =
 800f468:	687b      	ldr	r3, [r7, #4]
 800f46a:	3303      	adds	r3, #3
		pdata->cal_config__vcsel_start & 0x7F;
 800f46c:	68fa      	ldr	r2, [r7, #12]
 800f46e:	78d2      	ldrb	r2, [r2, #3]
 800f470:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800f474:	b2d2      	uxtb	r2, r2
	*(pbuffer +   3) =
 800f476:	701a      	strb	r2, [r3, #0]
	VL53L1_i2c_encode_uint16_t(
		pdata->cal_config__repeat_rate & 0xFFF,
 800f478:	68fb      	ldr	r3, [r7, #12]
 800f47a:	889b      	ldrh	r3, [r3, #4]
	VL53L1_i2c_encode_uint16_t(
 800f47c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800f480:	b298      	uxth	r0, r3
 800f482:	687b      	ldr	r3, [r7, #4]
 800f484:	3304      	adds	r3, #4
 800f486:	461a      	mov	r2, r3
 800f488:	2102      	movs	r1, #2
 800f48a:	f7fe fe20 	bl	800e0ce <VL53L1_i2c_encode_uint16_t>
		2,
		pbuffer +   4);
	*(pbuffer +   6) =
 800f48e:	687b      	ldr	r3, [r7, #4]
 800f490:	3306      	adds	r3, #6
		pdata->global_config__vcsel_width & 0x7F;
 800f492:	68fa      	ldr	r2, [r7, #12]
 800f494:	7992      	ldrb	r2, [r2, #6]
 800f496:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800f49a:	b2d2      	uxtb	r2, r2
	*(pbuffer +   6) =
 800f49c:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   7) =
 800f49e:	687b      	ldr	r3, [r7, #4]
 800f4a0:	3307      	adds	r3, #7
		pdata->phasecal_config__timeout_macrop;
 800f4a2:	68fa      	ldr	r2, [r7, #12]
 800f4a4:	79d2      	ldrb	r2, [r2, #7]
	*(pbuffer +   7) =
 800f4a6:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   8) =
 800f4a8:	687b      	ldr	r3, [r7, #4]
 800f4aa:	3308      	adds	r3, #8
		pdata->phasecal_config__target;
 800f4ac:	68fa      	ldr	r2, [r7, #12]
 800f4ae:	7a12      	ldrb	r2, [r2, #8]
	*(pbuffer +   8) =
 800f4b0:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   9) =
 800f4b2:	687b      	ldr	r3, [r7, #4]
 800f4b4:	3309      	adds	r3, #9
		pdata->phasecal_config__override & 0x1;
 800f4b6:	68fa      	ldr	r2, [r7, #12]
 800f4b8:	7a52      	ldrb	r2, [r2, #9]
 800f4ba:	f002 0201 	and.w	r2, r2, #1
 800f4be:	b2d2      	uxtb	r2, r2
	*(pbuffer +   9) =
 800f4c0:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  11) =
 800f4c2:	687b      	ldr	r3, [r7, #4]
 800f4c4:	330b      	adds	r3, #11
		pdata->dss_config__roi_mode_control & 0x7;
 800f4c6:	68fa      	ldr	r2, [r7, #12]
 800f4c8:	7a92      	ldrb	r2, [r2, #10]
 800f4ca:	f002 0207 	and.w	r2, r2, #7
 800f4ce:	b2d2      	uxtb	r2, r2
	*(pbuffer +  11) =
 800f4d0:	701a      	strb	r2, [r3, #0]
	VL53L1_i2c_encode_uint16_t(
 800f4d2:	68fb      	ldr	r3, [r7, #12]
 800f4d4:	8998      	ldrh	r0, [r3, #12]
 800f4d6:	687b      	ldr	r3, [r7, #4]
 800f4d8:	330c      	adds	r3, #12
 800f4da:	461a      	mov	r2, r3
 800f4dc:	2102      	movs	r1, #2
 800f4de:	f7fe fdf6 	bl	800e0ce <VL53L1_i2c_encode_uint16_t>
		pdata->system__thresh_rate_high,
		2,
		pbuffer +  12);
	VL53L1_i2c_encode_uint16_t(
 800f4e2:	68fb      	ldr	r3, [r7, #12]
 800f4e4:	89d8      	ldrh	r0, [r3, #14]
 800f4e6:	687b      	ldr	r3, [r7, #4]
 800f4e8:	330e      	adds	r3, #14
 800f4ea:	461a      	mov	r2, r3
 800f4ec:	2102      	movs	r1, #2
 800f4ee:	f7fe fdee 	bl	800e0ce <VL53L1_i2c_encode_uint16_t>
		pdata->system__thresh_rate_low,
		2,
		pbuffer +  14);
	VL53L1_i2c_encode_uint16_t(
 800f4f2:	68fb      	ldr	r3, [r7, #12]
 800f4f4:	8a18      	ldrh	r0, [r3, #16]
 800f4f6:	687b      	ldr	r3, [r7, #4]
 800f4f8:	3310      	adds	r3, #16
 800f4fa:	461a      	mov	r2, r3
 800f4fc:	2102      	movs	r1, #2
 800f4fe:	f7fe fde6 	bl	800e0ce <VL53L1_i2c_encode_uint16_t>
		pdata->dss_config__manual_effective_spads_select,
		2,
		pbuffer +  16);
	*(pbuffer +  18) =
 800f502:	687b      	ldr	r3, [r7, #4]
 800f504:	3312      	adds	r3, #18
		pdata->dss_config__manual_block_select;
 800f506:	68fa      	ldr	r2, [r7, #12]
 800f508:	7c92      	ldrb	r2, [r2, #18]
	*(pbuffer +  18) =
 800f50a:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  19) =
 800f50c:	687b      	ldr	r3, [r7, #4]
 800f50e:	3313      	adds	r3, #19
		pdata->dss_config__aperture_attenuation;
 800f510:	68fa      	ldr	r2, [r7, #12]
 800f512:	7cd2      	ldrb	r2, [r2, #19]
	*(pbuffer +  19) =
 800f514:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  20) =
 800f516:	687b      	ldr	r3, [r7, #4]
 800f518:	3314      	adds	r3, #20
		pdata->dss_config__max_spads_limit;
 800f51a:	68fa      	ldr	r2, [r7, #12]
 800f51c:	7d12      	ldrb	r2, [r2, #20]
	*(pbuffer +  20) =
 800f51e:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  21) =
 800f520:	687b      	ldr	r3, [r7, #4]
 800f522:	3315      	adds	r3, #21
		pdata->dss_config__min_spads_limit;
 800f524:	68fa      	ldr	r2, [r7, #12]
 800f526:	7d52      	ldrb	r2, [r2, #21]
	*(pbuffer +  21) =
 800f528:	701a      	strb	r2, [r3, #0]
	LOG_FUNCTION_END(status);


	return status;
 800f52a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800f52e:	4618      	mov	r0, r3
 800f530:	3718      	adds	r7, #24
 800f532:	46bd      	mov	sp, r7
 800f534:	bd80      	pop	{r7, pc}

0800f536 <VL53L1_i2c_encode_timing_config>:

VL53L1_Error VL53L1_i2c_encode_timing_config(
	VL53L1_timing_config_t   *pdata,
	uint16_t                  buf_size,
	uint8_t                  *pbuffer)
{
 800f536:	b580      	push	{r7, lr}
 800f538:	b086      	sub	sp, #24
 800f53a:	af00      	add	r7, sp, #0
 800f53c:	60f8      	str	r0, [r7, #12]
 800f53e:	460b      	mov	r3, r1
 800f540:	607a      	str	r2, [r7, #4]
 800f542:	817b      	strh	r3, [r7, #10]
	/**
	 * Encodes data structure VL53L1_timing_config_t into a I2C write buffer
	 * Buffer must be at least 23 bytes
	*/

	VL53L1_Error status = VL53L1_ERROR_NONE;
 800f544:	2300      	movs	r3, #0
 800f546:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	if (VL53L1_TIMING_CONFIG_I2C_SIZE_BYTES > buf_size)
 800f548:	897b      	ldrh	r3, [r7, #10]
 800f54a:	2b16      	cmp	r3, #22
 800f54c:	d802      	bhi.n	800f554 <VL53L1_i2c_encode_timing_config+0x1e>
		return VL53L1_ERROR_COMMS_BUFFER_TOO_SMALL;
 800f54e:	f06f 0309 	mvn.w	r3, #9
 800f552:	e06e      	b.n	800f632 <VL53L1_i2c_encode_timing_config+0xfc>

	*(pbuffer +   0) =
		pdata->mm_config__timeout_macrop_a_hi & 0xF;
 800f554:	68fb      	ldr	r3, [r7, #12]
 800f556:	781b      	ldrb	r3, [r3, #0]
 800f558:	f003 030f 	and.w	r3, r3, #15
 800f55c:	b2da      	uxtb	r2, r3
	*(pbuffer +   0) =
 800f55e:	687b      	ldr	r3, [r7, #4]
 800f560:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   1) =
 800f562:	687b      	ldr	r3, [r7, #4]
 800f564:	3301      	adds	r3, #1
		pdata->mm_config__timeout_macrop_a_lo;
 800f566:	68fa      	ldr	r2, [r7, #12]
 800f568:	7852      	ldrb	r2, [r2, #1]
	*(pbuffer +   1) =
 800f56a:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   2) =
 800f56c:	687b      	ldr	r3, [r7, #4]
 800f56e:	3302      	adds	r3, #2
		pdata->mm_config__timeout_macrop_b_hi & 0xF;
 800f570:	68fa      	ldr	r2, [r7, #12]
 800f572:	7892      	ldrb	r2, [r2, #2]
 800f574:	f002 020f 	and.w	r2, r2, #15
 800f578:	b2d2      	uxtb	r2, r2
	*(pbuffer +   2) =
 800f57a:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   3) =
 800f57c:	687b      	ldr	r3, [r7, #4]
 800f57e:	3303      	adds	r3, #3
		pdata->mm_config__timeout_macrop_b_lo;
 800f580:	68fa      	ldr	r2, [r7, #12]
 800f582:	78d2      	ldrb	r2, [r2, #3]
	*(pbuffer +   3) =
 800f584:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   4) =
 800f586:	687b      	ldr	r3, [r7, #4]
 800f588:	3304      	adds	r3, #4
		pdata->range_config__timeout_macrop_a_hi & 0xF;
 800f58a:	68fa      	ldr	r2, [r7, #12]
 800f58c:	7912      	ldrb	r2, [r2, #4]
 800f58e:	f002 020f 	and.w	r2, r2, #15
 800f592:	b2d2      	uxtb	r2, r2
	*(pbuffer +   4) =
 800f594:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   5) =
 800f596:	687b      	ldr	r3, [r7, #4]
 800f598:	3305      	adds	r3, #5
		pdata->range_config__timeout_macrop_a_lo;
 800f59a:	68fa      	ldr	r2, [r7, #12]
 800f59c:	7952      	ldrb	r2, [r2, #5]
	*(pbuffer +   5) =
 800f59e:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   6) =
 800f5a0:	687b      	ldr	r3, [r7, #4]
 800f5a2:	3306      	adds	r3, #6
		pdata->range_config__vcsel_period_a & 0x3F;
 800f5a4:	68fa      	ldr	r2, [r7, #12]
 800f5a6:	7992      	ldrb	r2, [r2, #6]
 800f5a8:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 800f5ac:	b2d2      	uxtb	r2, r2
	*(pbuffer +   6) =
 800f5ae:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   7) =
 800f5b0:	687b      	ldr	r3, [r7, #4]
 800f5b2:	3307      	adds	r3, #7
		pdata->range_config__timeout_macrop_b_hi & 0xF;
 800f5b4:	68fa      	ldr	r2, [r7, #12]
 800f5b6:	79d2      	ldrb	r2, [r2, #7]
 800f5b8:	f002 020f 	and.w	r2, r2, #15
 800f5bc:	b2d2      	uxtb	r2, r2
	*(pbuffer +   7) =
 800f5be:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   8) =
 800f5c0:	687b      	ldr	r3, [r7, #4]
 800f5c2:	3308      	adds	r3, #8
		pdata->range_config__timeout_macrop_b_lo;
 800f5c4:	68fa      	ldr	r2, [r7, #12]
 800f5c6:	7a12      	ldrb	r2, [r2, #8]
	*(pbuffer +   8) =
 800f5c8:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   9) =
 800f5ca:	687b      	ldr	r3, [r7, #4]
 800f5cc:	3309      	adds	r3, #9
		pdata->range_config__vcsel_period_b & 0x3F;
 800f5ce:	68fa      	ldr	r2, [r7, #12]
 800f5d0:	7a52      	ldrb	r2, [r2, #9]
 800f5d2:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 800f5d6:	b2d2      	uxtb	r2, r2
	*(pbuffer +   9) =
 800f5d8:	701a      	strb	r2, [r3, #0]
	VL53L1_i2c_encode_uint16_t(
 800f5da:	68fb      	ldr	r3, [r7, #12]
 800f5dc:	8958      	ldrh	r0, [r3, #10]
 800f5de:	687b      	ldr	r3, [r7, #4]
 800f5e0:	330a      	adds	r3, #10
 800f5e2:	461a      	mov	r2, r3
 800f5e4:	2102      	movs	r1, #2
 800f5e6:	f7fe fd72 	bl	800e0ce <VL53L1_i2c_encode_uint16_t>
		pdata->range_config__sigma_thresh,
		2,
		pbuffer +  10);
	VL53L1_i2c_encode_uint16_t(
 800f5ea:	68fb      	ldr	r3, [r7, #12]
 800f5ec:	8998      	ldrh	r0, [r3, #12]
 800f5ee:	687b      	ldr	r3, [r7, #4]
 800f5f0:	330c      	adds	r3, #12
 800f5f2:	461a      	mov	r2, r3
 800f5f4:	2102      	movs	r1, #2
 800f5f6:	f7fe fd6a 	bl	800e0ce <VL53L1_i2c_encode_uint16_t>
		pdata->range_config__min_count_rate_rtn_limit_mcps,
		2,
		pbuffer +  12);
	*(pbuffer +  14) =
 800f5fa:	687b      	ldr	r3, [r7, #4]
 800f5fc:	330e      	adds	r3, #14
		pdata->range_config__valid_phase_low;
 800f5fe:	68fa      	ldr	r2, [r7, #12]
 800f600:	7b92      	ldrb	r2, [r2, #14]
	*(pbuffer +  14) =
 800f602:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  15) =
 800f604:	687b      	ldr	r3, [r7, #4]
 800f606:	330f      	adds	r3, #15
		pdata->range_config__valid_phase_high;
 800f608:	68fa      	ldr	r2, [r7, #12]
 800f60a:	7bd2      	ldrb	r2, [r2, #15]
	*(pbuffer +  15) =
 800f60c:	701a      	strb	r2, [r3, #0]
	VL53L1_i2c_encode_uint32_t(
 800f60e:	68fb      	ldr	r3, [r7, #12]
 800f610:	6918      	ldr	r0, [r3, #16]
 800f612:	687b      	ldr	r3, [r7, #4]
 800f614:	3312      	adds	r3, #18
 800f616:	461a      	mov	r2, r3
 800f618:	2104      	movs	r1, #4
 800f61a:	f7fe fdf6 	bl	800e20a <VL53L1_i2c_encode_uint32_t>
		pdata->system__intermeasurement_period,
		4,
		pbuffer +  18);
	*(pbuffer +  22) =
 800f61e:	687b      	ldr	r3, [r7, #4]
 800f620:	3316      	adds	r3, #22
		pdata->system__fractional_enable & 0x1;
 800f622:	68fa      	ldr	r2, [r7, #12]
 800f624:	7d12      	ldrb	r2, [r2, #20]
 800f626:	f002 0201 	and.w	r2, r2, #1
 800f62a:	b2d2      	uxtb	r2, r2
	*(pbuffer +  22) =
 800f62c:	701a      	strb	r2, [r3, #0]
	LOG_FUNCTION_END(status);


	return status;
 800f62e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800f632:	4618      	mov	r0, r3
 800f634:	3718      	adds	r7, #24
 800f636:	46bd      	mov	sp, r7
 800f638:	bd80      	pop	{r7, pc}

0800f63a <VL53L1_i2c_encode_dynamic_config>:

VL53L1_Error VL53L1_i2c_encode_dynamic_config(
	VL53L1_dynamic_config_t  *pdata,
	uint16_t                  buf_size,
	uint8_t                  *pbuffer)
{
 800f63a:	b580      	push	{r7, lr}
 800f63c:	b086      	sub	sp, #24
 800f63e:	af00      	add	r7, sp, #0
 800f640:	60f8      	str	r0, [r7, #12]
 800f642:	460b      	mov	r3, r1
 800f644:	607a      	str	r2, [r7, #4]
 800f646:	817b      	strh	r3, [r7, #10]
	/**
	 * Encodes data structure VL53L1_dynamic_config_t into a I2C write buffer
	 * Buffer must be at least 18 bytes
	*/

	VL53L1_Error status = VL53L1_ERROR_NONE;
 800f648:	2300      	movs	r3, #0
 800f64a:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	if (VL53L1_DYNAMIC_CONFIG_I2C_SIZE_BYTES > buf_size)
 800f64c:	897b      	ldrh	r3, [r7, #10]
 800f64e:	2b11      	cmp	r3, #17
 800f650:	d802      	bhi.n	800f658 <VL53L1_i2c_encode_dynamic_config+0x1e>
		return VL53L1_ERROR_COMMS_BUFFER_TOO_SMALL;
 800f652:	f06f 0309 	mvn.w	r3, #9
 800f656:	e071      	b.n	800f73c <VL53L1_i2c_encode_dynamic_config+0x102>

	*(pbuffer +   0) =
		pdata->system__grouped_parameter_hold_0 & 0x3;
 800f658:	68fb      	ldr	r3, [r7, #12]
 800f65a:	781b      	ldrb	r3, [r3, #0]
 800f65c:	f003 0303 	and.w	r3, r3, #3
 800f660:	b2da      	uxtb	r2, r3
	*(pbuffer +   0) =
 800f662:	687b      	ldr	r3, [r7, #4]
 800f664:	701a      	strb	r2, [r3, #0]
	VL53L1_i2c_encode_uint16_t(
 800f666:	68fb      	ldr	r3, [r7, #12]
 800f668:	8858      	ldrh	r0, [r3, #2]
 800f66a:	687b      	ldr	r3, [r7, #4]
 800f66c:	3301      	adds	r3, #1
 800f66e:	461a      	mov	r2, r3
 800f670:	2102      	movs	r1, #2
 800f672:	f7fe fd2c 	bl	800e0ce <VL53L1_i2c_encode_uint16_t>
		pdata->system__thresh_high,
		2,
		pbuffer +   1);
	VL53L1_i2c_encode_uint16_t(
 800f676:	68fb      	ldr	r3, [r7, #12]
 800f678:	8898      	ldrh	r0, [r3, #4]
 800f67a:	687b      	ldr	r3, [r7, #4]
 800f67c:	3303      	adds	r3, #3
 800f67e:	461a      	mov	r2, r3
 800f680:	2102      	movs	r1, #2
 800f682:	f7fe fd24 	bl	800e0ce <VL53L1_i2c_encode_uint16_t>
		pdata->system__thresh_low,
		2,
		pbuffer +   3);
	*(pbuffer +   5) =
 800f686:	687b      	ldr	r3, [r7, #4]
 800f688:	3305      	adds	r3, #5
		pdata->system__enable_xtalk_per_quadrant & 0x1;
 800f68a:	68fa      	ldr	r2, [r7, #12]
 800f68c:	7992      	ldrb	r2, [r2, #6]
 800f68e:	f002 0201 	and.w	r2, r2, #1
 800f692:	b2d2      	uxtb	r2, r2
	*(pbuffer +   5) =
 800f694:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   6) =
 800f696:	687b      	ldr	r3, [r7, #4]
 800f698:	3306      	adds	r3, #6
		pdata->system__seed_config & 0x7;
 800f69a:	68fa      	ldr	r2, [r7, #12]
 800f69c:	79d2      	ldrb	r2, [r2, #7]
 800f69e:	f002 0207 	and.w	r2, r2, #7
 800f6a2:	b2d2      	uxtb	r2, r2
	*(pbuffer +   6) =
 800f6a4:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   7) =
 800f6a6:	687b      	ldr	r3, [r7, #4]
 800f6a8:	3307      	adds	r3, #7
		pdata->sd_config__woi_sd0;
 800f6aa:	68fa      	ldr	r2, [r7, #12]
 800f6ac:	7a12      	ldrb	r2, [r2, #8]
	*(pbuffer +   7) =
 800f6ae:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   8) =
 800f6b0:	687b      	ldr	r3, [r7, #4]
 800f6b2:	3308      	adds	r3, #8
		pdata->sd_config__woi_sd1;
 800f6b4:	68fa      	ldr	r2, [r7, #12]
 800f6b6:	7a52      	ldrb	r2, [r2, #9]
	*(pbuffer +   8) =
 800f6b8:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   9) =
 800f6ba:	687b      	ldr	r3, [r7, #4]
 800f6bc:	3309      	adds	r3, #9
		pdata->sd_config__initial_phase_sd0 & 0x7F;
 800f6be:	68fa      	ldr	r2, [r7, #12]
 800f6c0:	7a92      	ldrb	r2, [r2, #10]
 800f6c2:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800f6c6:	b2d2      	uxtb	r2, r2
	*(pbuffer +   9) =
 800f6c8:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  10) =
 800f6ca:	687b      	ldr	r3, [r7, #4]
 800f6cc:	330a      	adds	r3, #10
		pdata->sd_config__initial_phase_sd1 & 0x7F;
 800f6ce:	68fa      	ldr	r2, [r7, #12]
 800f6d0:	7ad2      	ldrb	r2, [r2, #11]
 800f6d2:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800f6d6:	b2d2      	uxtb	r2, r2
	*(pbuffer +  10) =
 800f6d8:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  11) =
 800f6da:	687b      	ldr	r3, [r7, #4]
 800f6dc:	330b      	adds	r3, #11
		pdata->system__grouped_parameter_hold_1 & 0x3;
 800f6de:	68fa      	ldr	r2, [r7, #12]
 800f6e0:	7b12      	ldrb	r2, [r2, #12]
 800f6e2:	f002 0203 	and.w	r2, r2, #3
 800f6e6:	b2d2      	uxtb	r2, r2
	*(pbuffer +  11) =
 800f6e8:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  12) =
 800f6ea:	687b      	ldr	r3, [r7, #4]
 800f6ec:	330c      	adds	r3, #12
		pdata->sd_config__first_order_select & 0x3;
 800f6ee:	68fa      	ldr	r2, [r7, #12]
 800f6f0:	7b52      	ldrb	r2, [r2, #13]
 800f6f2:	f002 0203 	and.w	r2, r2, #3
 800f6f6:	b2d2      	uxtb	r2, r2
	*(pbuffer +  12) =
 800f6f8:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  13) =
 800f6fa:	687b      	ldr	r3, [r7, #4]
 800f6fc:	330d      	adds	r3, #13
		pdata->sd_config__quantifier & 0xF;
 800f6fe:	68fa      	ldr	r2, [r7, #12]
 800f700:	7b92      	ldrb	r2, [r2, #14]
 800f702:	f002 020f 	and.w	r2, r2, #15
 800f706:	b2d2      	uxtb	r2, r2
	*(pbuffer +  13) =
 800f708:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  14) =
 800f70a:	687b      	ldr	r3, [r7, #4]
 800f70c:	330e      	adds	r3, #14
		pdata->roi_config__user_roi_centre_spad;
 800f70e:	68fa      	ldr	r2, [r7, #12]
 800f710:	7bd2      	ldrb	r2, [r2, #15]
	*(pbuffer +  14) =
 800f712:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  15) =
 800f714:	687b      	ldr	r3, [r7, #4]
 800f716:	330f      	adds	r3, #15
		pdata->roi_config__user_roi_requested_global_xy_size;
 800f718:	68fa      	ldr	r2, [r7, #12]
 800f71a:	7c12      	ldrb	r2, [r2, #16]
	*(pbuffer +  15) =
 800f71c:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  16) =
 800f71e:	687b      	ldr	r3, [r7, #4]
 800f720:	3310      	adds	r3, #16
		pdata->system__sequence_config;
 800f722:	68fa      	ldr	r2, [r7, #12]
 800f724:	7c52      	ldrb	r2, [r2, #17]
	*(pbuffer +  16) =
 800f726:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  17) =
 800f728:	687b      	ldr	r3, [r7, #4]
 800f72a:	3311      	adds	r3, #17
		pdata->system__grouped_parameter_hold & 0x3;
 800f72c:	68fa      	ldr	r2, [r7, #12]
 800f72e:	7c92      	ldrb	r2, [r2, #18]
 800f730:	f002 0203 	and.w	r2, r2, #3
 800f734:	b2d2      	uxtb	r2, r2
	*(pbuffer +  17) =
 800f736:	701a      	strb	r2, [r3, #0]
	LOG_FUNCTION_END(status);


	return status;
 800f738:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800f73c:	4618      	mov	r0, r3
 800f73e:	3718      	adds	r7, #24
 800f740:	46bd      	mov	sp, r7
 800f742:	bd80      	pop	{r7, pc}

0800f744 <VL53L1_i2c_encode_system_control>:

VL53L1_Error VL53L1_i2c_encode_system_control(
	VL53L1_system_control_t  *pdata,
	uint16_t                  buf_size,
	uint8_t                  *pbuffer)
{
 800f744:	b480      	push	{r7}
 800f746:	b087      	sub	sp, #28
 800f748:	af00      	add	r7, sp, #0
 800f74a:	60f8      	str	r0, [r7, #12]
 800f74c:	460b      	mov	r3, r1
 800f74e:	607a      	str	r2, [r7, #4]
 800f750:	817b      	strh	r3, [r7, #10]
	/**
	 * Encodes data structure VL53L1_system_control_t into a I2C write buffer
	 * Buffer must be at least 5 bytes
	*/

	VL53L1_Error status = VL53L1_ERROR_NONE;
 800f752:	2300      	movs	r3, #0
 800f754:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	if (VL53L1_SYSTEM_CONTROL_I2C_SIZE_BYTES > buf_size)
 800f756:	897b      	ldrh	r3, [r7, #10]
 800f758:	2b04      	cmp	r3, #4
 800f75a:	d802      	bhi.n	800f762 <VL53L1_i2c_encode_system_control+0x1e>
		return VL53L1_ERROR_COMMS_BUFFER_TOO_SMALL;
 800f75c:	f06f 0309 	mvn.w	r3, #9
 800f760:	e025      	b.n	800f7ae <VL53L1_i2c_encode_system_control+0x6a>

	*(pbuffer +   0) =
		pdata->power_management__go1_power_force & 0x1;
 800f762:	68fb      	ldr	r3, [r7, #12]
 800f764:	781b      	ldrb	r3, [r3, #0]
 800f766:	f003 0301 	and.w	r3, r3, #1
 800f76a:	b2da      	uxtb	r2, r3
	*(pbuffer +   0) =
 800f76c:	687b      	ldr	r3, [r7, #4]
 800f76e:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   1) =
 800f770:	687b      	ldr	r3, [r7, #4]
 800f772:	3301      	adds	r3, #1
		pdata->system__stream_count_ctrl & 0x1;
 800f774:	68fa      	ldr	r2, [r7, #12]
 800f776:	7852      	ldrb	r2, [r2, #1]
 800f778:	f002 0201 	and.w	r2, r2, #1
 800f77c:	b2d2      	uxtb	r2, r2
	*(pbuffer +   1) =
 800f77e:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   2) =
 800f780:	687b      	ldr	r3, [r7, #4]
 800f782:	3302      	adds	r3, #2
		pdata->firmware__enable & 0x1;
 800f784:	68fa      	ldr	r2, [r7, #12]
 800f786:	7892      	ldrb	r2, [r2, #2]
 800f788:	f002 0201 	and.w	r2, r2, #1
 800f78c:	b2d2      	uxtb	r2, r2
	*(pbuffer +   2) =
 800f78e:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   3) =
 800f790:	687b      	ldr	r3, [r7, #4]
 800f792:	3303      	adds	r3, #3
		pdata->system__interrupt_clear & 0x3;
 800f794:	68fa      	ldr	r2, [r7, #12]
 800f796:	78d2      	ldrb	r2, [r2, #3]
 800f798:	f002 0203 	and.w	r2, r2, #3
 800f79c:	b2d2      	uxtb	r2, r2
	*(pbuffer +   3) =
 800f79e:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   4) =
 800f7a0:	687b      	ldr	r3, [r7, #4]
 800f7a2:	3304      	adds	r3, #4
		pdata->system__mode_start;
 800f7a4:	68fa      	ldr	r2, [r7, #12]
 800f7a6:	7912      	ldrb	r2, [r2, #4]
	*(pbuffer +   4) =
 800f7a8:	701a      	strb	r2, [r3, #0]
	LOG_FUNCTION_END(status);


	return status;
 800f7aa:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800f7ae:	4618      	mov	r0, r3
 800f7b0:	371c      	adds	r7, #28
 800f7b2:	46bd      	mov	sp, r7
 800f7b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f7b8:	4770      	bx	lr

0800f7ba <VL53L1_set_system_control>:


VL53L1_Error VL53L1_set_system_control(
	VL53L1_DEV                 Dev,
	VL53L1_system_control_t   *pdata)
{
 800f7ba:	b580      	push	{r7, lr}
 800f7bc:	b084      	sub	sp, #16
 800f7be:	af00      	add	r7, sp, #0
 800f7c0:	6078      	str	r0, [r7, #4]
 800f7c2:	6039      	str	r1, [r7, #0]
	/**
	 * Serialises and sends the contents of VL53L1_system_control_t
	 * data structure to the device
	 */

	VL53L1_Error status = VL53L1_ERROR_NONE;
 800f7c4:	2300      	movs	r3, #0
 800f7c6:	73fb      	strb	r3, [r7, #15]
	uint8_t comms_buffer[VL53L1_SYSTEM_CONTROL_I2C_SIZE_BYTES];

	LOG_FUNCTION_START("");

	if (status == VL53L1_ERROR_NONE) /*lint !e774 always true*/
 800f7c8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800f7cc:	2b00      	cmp	r3, #0
 800f7ce:	d108      	bne.n	800f7e2 <VL53L1_set_system_control+0x28>
		status = VL53L1_i2c_encode_system_control(
 800f7d0:	f107 0308 	add.w	r3, r7, #8
 800f7d4:	461a      	mov	r2, r3
 800f7d6:	2105      	movs	r1, #5
 800f7d8:	6838      	ldr	r0, [r7, #0]
 800f7da:	f7ff ffb3 	bl	800f744 <VL53L1_i2c_encode_system_control>
 800f7de:	4603      	mov	r3, r0
 800f7e0:	73fb      	strb	r3, [r7, #15]
			pdata,
			VL53L1_SYSTEM_CONTROL_I2C_SIZE_BYTES,
			comms_buffer);

	if (status == VL53L1_ERROR_NONE)
 800f7e2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800f7e6:	2b00      	cmp	r3, #0
 800f7e8:	d108      	bne.n	800f7fc <VL53L1_set_system_control+0x42>
		status = VL53L1_WriteMulti(
 800f7ea:	f107 0208 	add.w	r2, r7, #8
 800f7ee:	2305      	movs	r3, #5
 800f7f0:	2183      	movs	r1, #131	; 0x83
 800f7f2:	6878      	ldr	r0, [r7, #4]
 800f7f4:	f7ff f978 	bl	800eae8 <VL53L1_WriteMulti>
 800f7f8:	4603      	mov	r3, r0
 800f7fa:	73fb      	strb	r3, [r7, #15]
			comms_buffer,
			VL53L1_SYSTEM_CONTROL_I2C_SIZE_BYTES);

	LOG_FUNCTION_END(status);

	return status;
 800f7fc:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800f800:	4618      	mov	r0, r3
 800f802:	3710      	adds	r7, #16
 800f804:	46bd      	mov	sp, r7
 800f806:	bd80      	pop	{r7, pc}

0800f808 <VL53L1_i2c_decode_system_results>:

VL53L1_Error VL53L1_i2c_decode_system_results(
	uint16_t                   buf_size,
	uint8_t                   *pbuffer,
	VL53L1_system_results_t   *pdata)
{
 800f808:	b580      	push	{r7, lr}
 800f80a:	b086      	sub	sp, #24
 800f80c:	af00      	add	r7, sp, #0
 800f80e:	4603      	mov	r3, r0
 800f810:	60b9      	str	r1, [r7, #8]
 800f812:	607a      	str	r2, [r7, #4]
 800f814:	81fb      	strh	r3, [r7, #14]
	/**
	 * Decodes data structure VL53L1_system_results_t from the input I2C read buffer
	 * Buffer must be at least 44 bytes
	*/

	VL53L1_Error status = VL53L1_ERROR_NONE;
 800f816:	2300      	movs	r3, #0
 800f818:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	if (VL53L1_SYSTEM_RESULTS_I2C_SIZE_BYTES > buf_size)
 800f81a:	89fb      	ldrh	r3, [r7, #14]
 800f81c:	2b2b      	cmp	r3, #43	; 0x2b
 800f81e:	d802      	bhi.n	800f826 <VL53L1_i2c_decode_system_results+0x1e>
		return VL53L1_ERROR_COMMS_BUFFER_TOO_SMALL;
 800f820:	f06f 0309 	mvn.w	r3, #9
 800f824:	e0e2      	b.n	800f9ec <VL53L1_i2c_decode_system_results+0x1e4>

	pdata->result__interrupt_status =
		(*(pbuffer +   0)) & 0x3F;
 800f826:	68bb      	ldr	r3, [r7, #8]
 800f828:	781b      	ldrb	r3, [r3, #0]
 800f82a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800f82e:	b2da      	uxtb	r2, r3
	pdata->result__interrupt_status =
 800f830:	687b      	ldr	r3, [r7, #4]
 800f832:	701a      	strb	r2, [r3, #0]
	pdata->result__range_status =
 800f834:	68bb      	ldr	r3, [r7, #8]
 800f836:	785a      	ldrb	r2, [r3, #1]
 800f838:	687b      	ldr	r3, [r7, #4]
 800f83a:	705a      	strb	r2, [r3, #1]
		(*(pbuffer +   1));
	pdata->result__report_status =
		(*(pbuffer +   2)) & 0xF;
 800f83c:	68bb      	ldr	r3, [r7, #8]
 800f83e:	3302      	adds	r3, #2
 800f840:	781b      	ldrb	r3, [r3, #0]
 800f842:	f003 030f 	and.w	r3, r3, #15
 800f846:	b2da      	uxtb	r2, r3
	pdata->result__report_status =
 800f848:	687b      	ldr	r3, [r7, #4]
 800f84a:	709a      	strb	r2, [r3, #2]
	pdata->result__stream_count =
 800f84c:	68bb      	ldr	r3, [r7, #8]
 800f84e:	78da      	ldrb	r2, [r3, #3]
 800f850:	687b      	ldr	r3, [r7, #4]
 800f852:	70da      	strb	r2, [r3, #3]
		(*(pbuffer +   3));
	pdata->result__dss_actual_effective_spads_sd0 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +   4));
 800f854:	68bb      	ldr	r3, [r7, #8]
 800f856:	3304      	adds	r3, #4
 800f858:	4619      	mov	r1, r3
 800f85a:	2002      	movs	r0, #2
 800f85c:	f7fe fc61 	bl	800e122 <VL53L1_i2c_decode_uint16_t>
 800f860:	4603      	mov	r3, r0
 800f862:	461a      	mov	r2, r3
	pdata->result__dss_actual_effective_spads_sd0 =
 800f864:	687b      	ldr	r3, [r7, #4]
 800f866:	809a      	strh	r2, [r3, #4]
	pdata->result__peak_signal_count_rate_mcps_sd0 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +   6));
 800f868:	68bb      	ldr	r3, [r7, #8]
 800f86a:	3306      	adds	r3, #6
 800f86c:	4619      	mov	r1, r3
 800f86e:	2002      	movs	r0, #2
 800f870:	f7fe fc57 	bl	800e122 <VL53L1_i2c_decode_uint16_t>
 800f874:	4603      	mov	r3, r0
 800f876:	461a      	mov	r2, r3
	pdata->result__peak_signal_count_rate_mcps_sd0 =
 800f878:	687b      	ldr	r3, [r7, #4]
 800f87a:	80da      	strh	r2, [r3, #6]
	pdata->result__ambient_count_rate_mcps_sd0 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +   8));
 800f87c:	68bb      	ldr	r3, [r7, #8]
 800f87e:	3308      	adds	r3, #8
 800f880:	4619      	mov	r1, r3
 800f882:	2002      	movs	r0, #2
 800f884:	f7fe fc4d 	bl	800e122 <VL53L1_i2c_decode_uint16_t>
 800f888:	4603      	mov	r3, r0
 800f88a:	461a      	mov	r2, r3
	pdata->result__ambient_count_rate_mcps_sd0 =
 800f88c:	687b      	ldr	r3, [r7, #4]
 800f88e:	811a      	strh	r2, [r3, #8]
	pdata->result__sigma_sd0 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  10));
 800f890:	68bb      	ldr	r3, [r7, #8]
 800f892:	330a      	adds	r3, #10
 800f894:	4619      	mov	r1, r3
 800f896:	2002      	movs	r0, #2
 800f898:	f7fe fc43 	bl	800e122 <VL53L1_i2c_decode_uint16_t>
 800f89c:	4603      	mov	r3, r0
 800f89e:	461a      	mov	r2, r3
	pdata->result__sigma_sd0 =
 800f8a0:	687b      	ldr	r3, [r7, #4]
 800f8a2:	815a      	strh	r2, [r3, #10]
	pdata->result__phase_sd0 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  12));
 800f8a4:	68bb      	ldr	r3, [r7, #8]
 800f8a6:	330c      	adds	r3, #12
 800f8a8:	4619      	mov	r1, r3
 800f8aa:	2002      	movs	r0, #2
 800f8ac:	f7fe fc39 	bl	800e122 <VL53L1_i2c_decode_uint16_t>
 800f8b0:	4603      	mov	r3, r0
 800f8b2:	461a      	mov	r2, r3
	pdata->result__phase_sd0 =
 800f8b4:	687b      	ldr	r3, [r7, #4]
 800f8b6:	819a      	strh	r2, [r3, #12]
	pdata->result__final_crosstalk_corrected_range_mm_sd0 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  14));
 800f8b8:	68bb      	ldr	r3, [r7, #8]
 800f8ba:	330e      	adds	r3, #14
 800f8bc:	4619      	mov	r1, r3
 800f8be:	2002      	movs	r0, #2
 800f8c0:	f7fe fc2f 	bl	800e122 <VL53L1_i2c_decode_uint16_t>
 800f8c4:	4603      	mov	r3, r0
 800f8c6:	461a      	mov	r2, r3
	pdata->result__final_crosstalk_corrected_range_mm_sd0 =
 800f8c8:	687b      	ldr	r3, [r7, #4]
 800f8ca:	81da      	strh	r2, [r3, #14]
	pdata->result__peak_signal_count_rate_crosstalk_corrected_mcps_sd0 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  16));
 800f8cc:	68bb      	ldr	r3, [r7, #8]
 800f8ce:	3310      	adds	r3, #16
 800f8d0:	4619      	mov	r1, r3
 800f8d2:	2002      	movs	r0, #2
 800f8d4:	f7fe fc25 	bl	800e122 <VL53L1_i2c_decode_uint16_t>
 800f8d8:	4603      	mov	r3, r0
 800f8da:	461a      	mov	r2, r3
	pdata->result__peak_signal_count_rate_crosstalk_corrected_mcps_sd0 =
 800f8dc:	687b      	ldr	r3, [r7, #4]
 800f8de:	821a      	strh	r2, [r3, #16]
	pdata->result__mm_inner_actual_effective_spads_sd0 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  18));
 800f8e0:	68bb      	ldr	r3, [r7, #8]
 800f8e2:	3312      	adds	r3, #18
 800f8e4:	4619      	mov	r1, r3
 800f8e6:	2002      	movs	r0, #2
 800f8e8:	f7fe fc1b 	bl	800e122 <VL53L1_i2c_decode_uint16_t>
 800f8ec:	4603      	mov	r3, r0
 800f8ee:	461a      	mov	r2, r3
	pdata->result__mm_inner_actual_effective_spads_sd0 =
 800f8f0:	687b      	ldr	r3, [r7, #4]
 800f8f2:	825a      	strh	r2, [r3, #18]
	pdata->result__mm_outer_actual_effective_spads_sd0 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  20));
 800f8f4:	68bb      	ldr	r3, [r7, #8]
 800f8f6:	3314      	adds	r3, #20
 800f8f8:	4619      	mov	r1, r3
 800f8fa:	2002      	movs	r0, #2
 800f8fc:	f7fe fc11 	bl	800e122 <VL53L1_i2c_decode_uint16_t>
 800f900:	4603      	mov	r3, r0
 800f902:	461a      	mov	r2, r3
	pdata->result__mm_outer_actual_effective_spads_sd0 =
 800f904:	687b      	ldr	r3, [r7, #4]
 800f906:	829a      	strh	r2, [r3, #20]
	pdata->result__avg_signal_count_rate_mcps_sd0 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  22));
 800f908:	68bb      	ldr	r3, [r7, #8]
 800f90a:	3316      	adds	r3, #22
 800f90c:	4619      	mov	r1, r3
 800f90e:	2002      	movs	r0, #2
 800f910:	f7fe fc07 	bl	800e122 <VL53L1_i2c_decode_uint16_t>
 800f914:	4603      	mov	r3, r0
 800f916:	461a      	mov	r2, r3
	pdata->result__avg_signal_count_rate_mcps_sd0 =
 800f918:	687b      	ldr	r3, [r7, #4]
 800f91a:	82da      	strh	r2, [r3, #22]
	pdata->result__dss_actual_effective_spads_sd1 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  24));
 800f91c:	68bb      	ldr	r3, [r7, #8]
 800f91e:	3318      	adds	r3, #24
 800f920:	4619      	mov	r1, r3
 800f922:	2002      	movs	r0, #2
 800f924:	f7fe fbfd 	bl	800e122 <VL53L1_i2c_decode_uint16_t>
 800f928:	4603      	mov	r3, r0
 800f92a:	461a      	mov	r2, r3
	pdata->result__dss_actual_effective_spads_sd1 =
 800f92c:	687b      	ldr	r3, [r7, #4]
 800f92e:	831a      	strh	r2, [r3, #24]
	pdata->result__peak_signal_count_rate_mcps_sd1 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  26));
 800f930:	68bb      	ldr	r3, [r7, #8]
 800f932:	331a      	adds	r3, #26
 800f934:	4619      	mov	r1, r3
 800f936:	2002      	movs	r0, #2
 800f938:	f7fe fbf3 	bl	800e122 <VL53L1_i2c_decode_uint16_t>
 800f93c:	4603      	mov	r3, r0
 800f93e:	461a      	mov	r2, r3
	pdata->result__peak_signal_count_rate_mcps_sd1 =
 800f940:	687b      	ldr	r3, [r7, #4]
 800f942:	835a      	strh	r2, [r3, #26]
	pdata->result__ambient_count_rate_mcps_sd1 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  28));
 800f944:	68bb      	ldr	r3, [r7, #8]
 800f946:	331c      	adds	r3, #28
 800f948:	4619      	mov	r1, r3
 800f94a:	2002      	movs	r0, #2
 800f94c:	f7fe fbe9 	bl	800e122 <VL53L1_i2c_decode_uint16_t>
 800f950:	4603      	mov	r3, r0
 800f952:	461a      	mov	r2, r3
	pdata->result__ambient_count_rate_mcps_sd1 =
 800f954:	687b      	ldr	r3, [r7, #4]
 800f956:	839a      	strh	r2, [r3, #28]
	pdata->result__sigma_sd1 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  30));
 800f958:	68bb      	ldr	r3, [r7, #8]
 800f95a:	331e      	adds	r3, #30
 800f95c:	4619      	mov	r1, r3
 800f95e:	2002      	movs	r0, #2
 800f960:	f7fe fbdf 	bl	800e122 <VL53L1_i2c_decode_uint16_t>
 800f964:	4603      	mov	r3, r0
 800f966:	461a      	mov	r2, r3
	pdata->result__sigma_sd1 =
 800f968:	687b      	ldr	r3, [r7, #4]
 800f96a:	83da      	strh	r2, [r3, #30]
	pdata->result__phase_sd1 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  32));
 800f96c:	68bb      	ldr	r3, [r7, #8]
 800f96e:	3320      	adds	r3, #32
 800f970:	4619      	mov	r1, r3
 800f972:	2002      	movs	r0, #2
 800f974:	f7fe fbd5 	bl	800e122 <VL53L1_i2c_decode_uint16_t>
 800f978:	4603      	mov	r3, r0
 800f97a:	461a      	mov	r2, r3
	pdata->result__phase_sd1 =
 800f97c:	687b      	ldr	r3, [r7, #4]
 800f97e:	841a      	strh	r2, [r3, #32]
	pdata->result__final_crosstalk_corrected_range_mm_sd1 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  34));
 800f980:	68bb      	ldr	r3, [r7, #8]
 800f982:	3322      	adds	r3, #34	; 0x22
 800f984:	4619      	mov	r1, r3
 800f986:	2002      	movs	r0, #2
 800f988:	f7fe fbcb 	bl	800e122 <VL53L1_i2c_decode_uint16_t>
 800f98c:	4603      	mov	r3, r0
 800f98e:	461a      	mov	r2, r3
	pdata->result__final_crosstalk_corrected_range_mm_sd1 =
 800f990:	687b      	ldr	r3, [r7, #4]
 800f992:	845a      	strh	r2, [r3, #34]	; 0x22
	pdata->result__spare_0_sd1 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  36));
 800f994:	68bb      	ldr	r3, [r7, #8]
 800f996:	3324      	adds	r3, #36	; 0x24
 800f998:	4619      	mov	r1, r3
 800f99a:	2002      	movs	r0, #2
 800f99c:	f7fe fbc1 	bl	800e122 <VL53L1_i2c_decode_uint16_t>
 800f9a0:	4603      	mov	r3, r0
 800f9a2:	461a      	mov	r2, r3
	pdata->result__spare_0_sd1 =
 800f9a4:	687b      	ldr	r3, [r7, #4]
 800f9a6:	849a      	strh	r2, [r3, #36]	; 0x24
	pdata->result__spare_1_sd1 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  38));
 800f9a8:	68bb      	ldr	r3, [r7, #8]
 800f9aa:	3326      	adds	r3, #38	; 0x26
 800f9ac:	4619      	mov	r1, r3
 800f9ae:	2002      	movs	r0, #2
 800f9b0:	f7fe fbb7 	bl	800e122 <VL53L1_i2c_decode_uint16_t>
 800f9b4:	4603      	mov	r3, r0
 800f9b6:	461a      	mov	r2, r3
	pdata->result__spare_1_sd1 =
 800f9b8:	687b      	ldr	r3, [r7, #4]
 800f9ba:	84da      	strh	r2, [r3, #38]	; 0x26
	pdata->result__spare_2_sd1 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  40));
 800f9bc:	68bb      	ldr	r3, [r7, #8]
 800f9be:	3328      	adds	r3, #40	; 0x28
 800f9c0:	4619      	mov	r1, r3
 800f9c2:	2002      	movs	r0, #2
 800f9c4:	f7fe fbad 	bl	800e122 <VL53L1_i2c_decode_uint16_t>
 800f9c8:	4603      	mov	r3, r0
 800f9ca:	461a      	mov	r2, r3
	pdata->result__spare_2_sd1 =
 800f9cc:	687b      	ldr	r3, [r7, #4]
 800f9ce:	851a      	strh	r2, [r3, #40]	; 0x28
	pdata->result__spare_3_sd1 =
 800f9d0:	68bb      	ldr	r3, [r7, #8]
 800f9d2:	f893 202a 	ldrb.w	r2, [r3, #42]	; 0x2a
 800f9d6:	687b      	ldr	r3, [r7, #4]
 800f9d8:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
		(*(pbuffer +  42));
	pdata->result__thresh_info =
 800f9dc:	68bb      	ldr	r3, [r7, #8]
 800f9de:	f893 202b 	ldrb.w	r2, [r3, #43]	; 0x2b
 800f9e2:	687b      	ldr	r3, [r7, #4]
 800f9e4:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
		(*(pbuffer +  43));

	LOG_FUNCTION_END(status);

	return status;
 800f9e8:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800f9ec:	4618      	mov	r0, r3
 800f9ee:	3718      	adds	r7, #24
 800f9f0:	46bd      	mov	sp, r7
 800f9f2:	bd80      	pop	{r7, pc}

0800f9f4 <VL53L1_i2c_decode_core_results>:

VL53L1_Error VL53L1_i2c_decode_core_results(
	uint16_t                   buf_size,
	uint8_t                   *pbuffer,
	VL53L1_core_results_t     *pdata)
{
 800f9f4:	b580      	push	{r7, lr}
 800f9f6:	b086      	sub	sp, #24
 800f9f8:	af00      	add	r7, sp, #0
 800f9fa:	4603      	mov	r3, r0
 800f9fc:	60b9      	str	r1, [r7, #8]
 800f9fe:	607a      	str	r2, [r7, #4]
 800fa00:	81fb      	strh	r3, [r7, #14]
	/**
	 * Decodes data structure VL53L1_core_results_t from the input I2C read buffer
	 * Buffer must be at least 33 bytes
	*/

	VL53L1_Error status = VL53L1_ERROR_NONE;
 800fa02:	2300      	movs	r3, #0
 800fa04:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	if (VL53L1_CORE_RESULTS_I2C_SIZE_BYTES > buf_size)
 800fa06:	89fb      	ldrh	r3, [r7, #14]
 800fa08:	2b20      	cmp	r3, #32
 800fa0a:	d802      	bhi.n	800fa12 <VL53L1_i2c_decode_core_results+0x1e>
		return VL53L1_ERROR_COMMS_BUFFER_TOO_SMALL;
 800fa0c:	f06f 0309 	mvn.w	r3, #9
 800fa10:	e04d      	b.n	800faae <VL53L1_i2c_decode_core_results+0xba>

	pdata->result_core__ambient_window_events_sd0 =
		(VL53L1_i2c_decode_uint32_t(4, pbuffer +   0));
 800fa12:	68b9      	ldr	r1, [r7, #8]
 800fa14:	2004      	movs	r0, #4
 800fa16:	f7fe fc21 	bl	800e25c <VL53L1_i2c_decode_uint32_t>
 800fa1a:	4602      	mov	r2, r0
	pdata->result_core__ambient_window_events_sd0 =
 800fa1c:	687b      	ldr	r3, [r7, #4]
 800fa1e:	601a      	str	r2, [r3, #0]
	pdata->result_core__ranging_total_events_sd0 =
		(VL53L1_i2c_decode_uint32_t(4, pbuffer +   4));
 800fa20:	68bb      	ldr	r3, [r7, #8]
 800fa22:	3304      	adds	r3, #4
 800fa24:	4619      	mov	r1, r3
 800fa26:	2004      	movs	r0, #4
 800fa28:	f7fe fc18 	bl	800e25c <VL53L1_i2c_decode_uint32_t>
 800fa2c:	4602      	mov	r2, r0
	pdata->result_core__ranging_total_events_sd0 =
 800fa2e:	687b      	ldr	r3, [r7, #4]
 800fa30:	605a      	str	r2, [r3, #4]
	pdata->result_core__signal_total_events_sd0 =
		(VL53L1_i2c_decode_int32_t(4, pbuffer +   8));
 800fa32:	68bb      	ldr	r3, [r7, #8]
 800fa34:	3308      	adds	r3, #8
 800fa36:	4619      	mov	r1, r3
 800fa38:	2004      	movs	r0, #4
 800fa3a:	f7fe fc2c 	bl	800e296 <VL53L1_i2c_decode_int32_t>
 800fa3e:	4602      	mov	r2, r0
	pdata->result_core__signal_total_events_sd0 =
 800fa40:	687b      	ldr	r3, [r7, #4]
 800fa42:	609a      	str	r2, [r3, #8]
	pdata->result_core__total_periods_elapsed_sd0 =
		(VL53L1_i2c_decode_uint32_t(4, pbuffer +  12));
 800fa44:	68bb      	ldr	r3, [r7, #8]
 800fa46:	330c      	adds	r3, #12
 800fa48:	4619      	mov	r1, r3
 800fa4a:	2004      	movs	r0, #4
 800fa4c:	f7fe fc06 	bl	800e25c <VL53L1_i2c_decode_uint32_t>
 800fa50:	4602      	mov	r2, r0
	pdata->result_core__total_periods_elapsed_sd0 =
 800fa52:	687b      	ldr	r3, [r7, #4]
 800fa54:	60da      	str	r2, [r3, #12]
	pdata->result_core__ambient_window_events_sd1 =
		(VL53L1_i2c_decode_uint32_t(4, pbuffer +  16));
 800fa56:	68bb      	ldr	r3, [r7, #8]
 800fa58:	3310      	adds	r3, #16
 800fa5a:	4619      	mov	r1, r3
 800fa5c:	2004      	movs	r0, #4
 800fa5e:	f7fe fbfd 	bl	800e25c <VL53L1_i2c_decode_uint32_t>
 800fa62:	4602      	mov	r2, r0
	pdata->result_core__ambient_window_events_sd1 =
 800fa64:	687b      	ldr	r3, [r7, #4]
 800fa66:	611a      	str	r2, [r3, #16]
	pdata->result_core__ranging_total_events_sd1 =
		(VL53L1_i2c_decode_uint32_t(4, pbuffer +  20));
 800fa68:	68bb      	ldr	r3, [r7, #8]
 800fa6a:	3314      	adds	r3, #20
 800fa6c:	4619      	mov	r1, r3
 800fa6e:	2004      	movs	r0, #4
 800fa70:	f7fe fbf4 	bl	800e25c <VL53L1_i2c_decode_uint32_t>
 800fa74:	4602      	mov	r2, r0
	pdata->result_core__ranging_total_events_sd1 =
 800fa76:	687b      	ldr	r3, [r7, #4]
 800fa78:	615a      	str	r2, [r3, #20]
	pdata->result_core__signal_total_events_sd1 =
		(VL53L1_i2c_decode_int32_t(4, pbuffer +  24));
 800fa7a:	68bb      	ldr	r3, [r7, #8]
 800fa7c:	3318      	adds	r3, #24
 800fa7e:	4619      	mov	r1, r3
 800fa80:	2004      	movs	r0, #4
 800fa82:	f7fe fc08 	bl	800e296 <VL53L1_i2c_decode_int32_t>
 800fa86:	4602      	mov	r2, r0
	pdata->result_core__signal_total_events_sd1 =
 800fa88:	687b      	ldr	r3, [r7, #4]
 800fa8a:	619a      	str	r2, [r3, #24]
	pdata->result_core__total_periods_elapsed_sd1 =
		(VL53L1_i2c_decode_uint32_t(4, pbuffer +  28));
 800fa8c:	68bb      	ldr	r3, [r7, #8]
 800fa8e:	331c      	adds	r3, #28
 800fa90:	4619      	mov	r1, r3
 800fa92:	2004      	movs	r0, #4
 800fa94:	f7fe fbe2 	bl	800e25c <VL53L1_i2c_decode_uint32_t>
 800fa98:	4602      	mov	r2, r0
	pdata->result_core__total_periods_elapsed_sd1 =
 800fa9a:	687b      	ldr	r3, [r7, #4]
 800fa9c:	61da      	str	r2, [r3, #28]
	pdata->result_core__spare_0 =
 800fa9e:	68bb      	ldr	r3, [r7, #8]
 800faa0:	f893 2020 	ldrb.w	r2, [r3, #32]
 800faa4:	687b      	ldr	r3, [r7, #4]
 800faa6:	f883 2020 	strb.w	r2, [r3, #32]
		(*(pbuffer +  32));

	LOG_FUNCTION_END(status);

	return status;
 800faaa:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800faae:	4618      	mov	r0, r3
 800fab0:	3718      	adds	r7, #24
 800fab2:	46bd      	mov	sp, r7
 800fab4:	bd80      	pop	{r7, pc}

0800fab6 <VL53L1_i2c_decode_debug_results>:

VL53L1_Error VL53L1_i2c_decode_debug_results(
	uint16_t                   buf_size,
	uint8_t                   *pbuffer,
	VL53L1_debug_results_t    *pdata)
{
 800fab6:	b580      	push	{r7, lr}
 800fab8:	b086      	sub	sp, #24
 800faba:	af00      	add	r7, sp, #0
 800fabc:	4603      	mov	r3, r0
 800fabe:	60b9      	str	r1, [r7, #8]
 800fac0:	607a      	str	r2, [r7, #4]
 800fac2:	81fb      	strh	r3, [r7, #14]
	/**
	 * Decodes data structure VL53L1_debug_results_t from the input I2C read buffer
	 * Buffer must be at least 56 bytes
	*/

	VL53L1_Error status = VL53L1_ERROR_NONE;
 800fac4:	2300      	movs	r3, #0
 800fac6:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	if (VL53L1_DEBUG_RESULTS_I2C_SIZE_BYTES > buf_size)
 800fac8:	89fb      	ldrh	r3, [r7, #14]
 800faca:	2b37      	cmp	r3, #55	; 0x37
 800facc:	d802      	bhi.n	800fad4 <VL53L1_i2c_decode_debug_results+0x1e>
		return VL53L1_ERROR_COMMS_BUFFER_TOO_SMALL;
 800face:	f06f 0309 	mvn.w	r3, #9
 800fad2:	e15e      	b.n	800fd92 <VL53L1_i2c_decode_debug_results+0x2dc>

	pdata->phasecal_result__reference_phase =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +   0));
 800fad4:	68b9      	ldr	r1, [r7, #8]
 800fad6:	2002      	movs	r0, #2
 800fad8:	f7fe fb23 	bl	800e122 <VL53L1_i2c_decode_uint16_t>
 800fadc:	4603      	mov	r3, r0
 800fade:	461a      	mov	r2, r3
	pdata->phasecal_result__reference_phase =
 800fae0:	687b      	ldr	r3, [r7, #4]
 800fae2:	801a      	strh	r2, [r3, #0]
	pdata->phasecal_result__vcsel_start =
		(*(pbuffer +   2)) & 0x7F;
 800fae4:	68bb      	ldr	r3, [r7, #8]
 800fae6:	3302      	adds	r3, #2
 800fae8:	781b      	ldrb	r3, [r3, #0]
 800faea:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800faee:	b2da      	uxtb	r2, r3
	pdata->phasecal_result__vcsel_start =
 800faf0:	687b      	ldr	r3, [r7, #4]
 800faf2:	709a      	strb	r2, [r3, #2]
	pdata->ref_spad_char_result__num_actual_ref_spads =
		(*(pbuffer +   3)) & 0x3F;
 800faf4:	68bb      	ldr	r3, [r7, #8]
 800faf6:	3303      	adds	r3, #3
 800faf8:	781b      	ldrb	r3, [r3, #0]
 800fafa:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800fafe:	b2da      	uxtb	r2, r3
	pdata->ref_spad_char_result__num_actual_ref_spads =
 800fb00:	687b      	ldr	r3, [r7, #4]
 800fb02:	70da      	strb	r2, [r3, #3]
	pdata->ref_spad_char_result__ref_location =
		(*(pbuffer +   4)) & 0x3;
 800fb04:	68bb      	ldr	r3, [r7, #8]
 800fb06:	3304      	adds	r3, #4
 800fb08:	781b      	ldrb	r3, [r3, #0]
 800fb0a:	f003 0303 	and.w	r3, r3, #3
 800fb0e:	b2da      	uxtb	r2, r3
	pdata->ref_spad_char_result__ref_location =
 800fb10:	687b      	ldr	r3, [r7, #4]
 800fb12:	711a      	strb	r2, [r3, #4]
	pdata->vhv_result__coldboot_status =
		(*(pbuffer +   5)) & 0x1;
 800fb14:	68bb      	ldr	r3, [r7, #8]
 800fb16:	3305      	adds	r3, #5
 800fb18:	781b      	ldrb	r3, [r3, #0]
 800fb1a:	f003 0301 	and.w	r3, r3, #1
 800fb1e:	b2da      	uxtb	r2, r3
	pdata->vhv_result__coldboot_status =
 800fb20:	687b      	ldr	r3, [r7, #4]
 800fb22:	715a      	strb	r2, [r3, #5]
	pdata->vhv_result__search_result =
		(*(pbuffer +   6)) & 0x3F;
 800fb24:	68bb      	ldr	r3, [r7, #8]
 800fb26:	3306      	adds	r3, #6
 800fb28:	781b      	ldrb	r3, [r3, #0]
 800fb2a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800fb2e:	b2da      	uxtb	r2, r3
	pdata->vhv_result__search_result =
 800fb30:	687b      	ldr	r3, [r7, #4]
 800fb32:	719a      	strb	r2, [r3, #6]
	pdata->vhv_result__latest_setting =
		(*(pbuffer +   7)) & 0x3F;
 800fb34:	68bb      	ldr	r3, [r7, #8]
 800fb36:	3307      	adds	r3, #7
 800fb38:	781b      	ldrb	r3, [r3, #0]
 800fb3a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800fb3e:	b2da      	uxtb	r2, r3
	pdata->vhv_result__latest_setting =
 800fb40:	687b      	ldr	r3, [r7, #4]
 800fb42:	71da      	strb	r2, [r3, #7]
	pdata->result__osc_calibrate_val =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +   8)) & 0x3FF;
 800fb44:	68bb      	ldr	r3, [r7, #8]
 800fb46:	3308      	adds	r3, #8
 800fb48:	4619      	mov	r1, r3
 800fb4a:	2002      	movs	r0, #2
 800fb4c:	f7fe fae9 	bl	800e122 <VL53L1_i2c_decode_uint16_t>
 800fb50:	4603      	mov	r3, r0
 800fb52:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800fb56:	b29a      	uxth	r2, r3
	pdata->result__osc_calibrate_val =
 800fb58:	687b      	ldr	r3, [r7, #4]
 800fb5a:	811a      	strh	r2, [r3, #8]
	pdata->ana_config__powerdown_go1 =
		(*(pbuffer +  10)) & 0x3;
 800fb5c:	68bb      	ldr	r3, [r7, #8]
 800fb5e:	330a      	adds	r3, #10
 800fb60:	781b      	ldrb	r3, [r3, #0]
 800fb62:	f003 0303 	and.w	r3, r3, #3
 800fb66:	b2da      	uxtb	r2, r3
	pdata->ana_config__powerdown_go1 =
 800fb68:	687b      	ldr	r3, [r7, #4]
 800fb6a:	729a      	strb	r2, [r3, #10]
	pdata->ana_config__ref_bg_ctrl =
		(*(pbuffer +  11)) & 0x3;
 800fb6c:	68bb      	ldr	r3, [r7, #8]
 800fb6e:	330b      	adds	r3, #11
 800fb70:	781b      	ldrb	r3, [r3, #0]
 800fb72:	f003 0303 	and.w	r3, r3, #3
 800fb76:	b2da      	uxtb	r2, r3
	pdata->ana_config__ref_bg_ctrl =
 800fb78:	687b      	ldr	r3, [r7, #4]
 800fb7a:	72da      	strb	r2, [r3, #11]
	pdata->ana_config__regdvdd1v2_ctrl =
		(*(pbuffer +  12)) & 0xF;
 800fb7c:	68bb      	ldr	r3, [r7, #8]
 800fb7e:	330c      	adds	r3, #12
 800fb80:	781b      	ldrb	r3, [r3, #0]
 800fb82:	f003 030f 	and.w	r3, r3, #15
 800fb86:	b2da      	uxtb	r2, r3
	pdata->ana_config__regdvdd1v2_ctrl =
 800fb88:	687b      	ldr	r3, [r7, #4]
 800fb8a:	731a      	strb	r2, [r3, #12]
	pdata->ana_config__osc_slow_ctrl =
		(*(pbuffer +  13)) & 0x7;
 800fb8c:	68bb      	ldr	r3, [r7, #8]
 800fb8e:	330d      	adds	r3, #13
 800fb90:	781b      	ldrb	r3, [r3, #0]
 800fb92:	f003 0307 	and.w	r3, r3, #7
 800fb96:	b2da      	uxtb	r2, r3
	pdata->ana_config__osc_slow_ctrl =
 800fb98:	687b      	ldr	r3, [r7, #4]
 800fb9a:	735a      	strb	r2, [r3, #13]
	pdata->test_mode__status =
		(*(pbuffer +  14)) & 0x1;
 800fb9c:	68bb      	ldr	r3, [r7, #8]
 800fb9e:	330e      	adds	r3, #14
 800fba0:	781b      	ldrb	r3, [r3, #0]
 800fba2:	f003 0301 	and.w	r3, r3, #1
 800fba6:	b2da      	uxtb	r2, r3
	pdata->test_mode__status =
 800fba8:	687b      	ldr	r3, [r7, #4]
 800fbaa:	739a      	strb	r2, [r3, #14]
	pdata->firmware__system_status =
		(*(pbuffer +  15)) & 0x3;
 800fbac:	68bb      	ldr	r3, [r7, #8]
 800fbae:	330f      	adds	r3, #15
 800fbb0:	781b      	ldrb	r3, [r3, #0]
 800fbb2:	f003 0303 	and.w	r3, r3, #3
 800fbb6:	b2da      	uxtb	r2, r3
	pdata->firmware__system_status =
 800fbb8:	687b      	ldr	r3, [r7, #4]
 800fbba:	73da      	strb	r2, [r3, #15]
	pdata->firmware__mode_status =
 800fbbc:	68bb      	ldr	r3, [r7, #8]
 800fbbe:	7c1a      	ldrb	r2, [r3, #16]
 800fbc0:	687b      	ldr	r3, [r7, #4]
 800fbc2:	741a      	strb	r2, [r3, #16]
		(*(pbuffer +  16));
	pdata->firmware__secondary_mode_status =
 800fbc4:	68bb      	ldr	r3, [r7, #8]
 800fbc6:	7c5a      	ldrb	r2, [r3, #17]
 800fbc8:	687b      	ldr	r3, [r7, #4]
 800fbca:	745a      	strb	r2, [r3, #17]
		(*(pbuffer +  17));
	pdata->firmware__cal_repeat_rate_counter =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  18)) & 0xFFF;
 800fbcc:	68bb      	ldr	r3, [r7, #8]
 800fbce:	3312      	adds	r3, #18
 800fbd0:	4619      	mov	r1, r3
 800fbd2:	2002      	movs	r0, #2
 800fbd4:	f7fe faa5 	bl	800e122 <VL53L1_i2c_decode_uint16_t>
 800fbd8:	4603      	mov	r3, r0
 800fbda:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800fbde:	b29a      	uxth	r2, r3
	pdata->firmware__cal_repeat_rate_counter =
 800fbe0:	687b      	ldr	r3, [r7, #4]
 800fbe2:	825a      	strh	r2, [r3, #18]
	pdata->gph__system__thresh_high =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  22));
 800fbe4:	68bb      	ldr	r3, [r7, #8]
 800fbe6:	3316      	adds	r3, #22
 800fbe8:	4619      	mov	r1, r3
 800fbea:	2002      	movs	r0, #2
 800fbec:	f7fe fa99 	bl	800e122 <VL53L1_i2c_decode_uint16_t>
 800fbf0:	4603      	mov	r3, r0
 800fbf2:	461a      	mov	r2, r3
	pdata->gph__system__thresh_high =
 800fbf4:	687b      	ldr	r3, [r7, #4]
 800fbf6:	829a      	strh	r2, [r3, #20]
	pdata->gph__system__thresh_low =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  24));
 800fbf8:	68bb      	ldr	r3, [r7, #8]
 800fbfa:	3318      	adds	r3, #24
 800fbfc:	4619      	mov	r1, r3
 800fbfe:	2002      	movs	r0, #2
 800fc00:	f7fe fa8f 	bl	800e122 <VL53L1_i2c_decode_uint16_t>
 800fc04:	4603      	mov	r3, r0
 800fc06:	461a      	mov	r2, r3
	pdata->gph__system__thresh_low =
 800fc08:	687b      	ldr	r3, [r7, #4]
 800fc0a:	82da      	strh	r2, [r3, #22]
	pdata->gph__system__enable_xtalk_per_quadrant =
		(*(pbuffer +  26)) & 0x1;
 800fc0c:	68bb      	ldr	r3, [r7, #8]
 800fc0e:	331a      	adds	r3, #26
 800fc10:	781b      	ldrb	r3, [r3, #0]
 800fc12:	f003 0301 	and.w	r3, r3, #1
 800fc16:	b2da      	uxtb	r2, r3
	pdata->gph__system__enable_xtalk_per_quadrant =
 800fc18:	687b      	ldr	r3, [r7, #4]
 800fc1a:	761a      	strb	r2, [r3, #24]
	pdata->gph__spare_0 =
		(*(pbuffer +  27)) & 0x7;
 800fc1c:	68bb      	ldr	r3, [r7, #8]
 800fc1e:	331b      	adds	r3, #27
 800fc20:	781b      	ldrb	r3, [r3, #0]
 800fc22:	f003 0307 	and.w	r3, r3, #7
 800fc26:	b2da      	uxtb	r2, r3
	pdata->gph__spare_0 =
 800fc28:	687b      	ldr	r3, [r7, #4]
 800fc2a:	765a      	strb	r2, [r3, #25]
	pdata->gph__sd_config__woi_sd0 =
 800fc2c:	68bb      	ldr	r3, [r7, #8]
 800fc2e:	7f1a      	ldrb	r2, [r3, #28]
 800fc30:	687b      	ldr	r3, [r7, #4]
 800fc32:	769a      	strb	r2, [r3, #26]
		(*(pbuffer +  28));
	pdata->gph__sd_config__woi_sd1 =
 800fc34:	68bb      	ldr	r3, [r7, #8]
 800fc36:	7f5a      	ldrb	r2, [r3, #29]
 800fc38:	687b      	ldr	r3, [r7, #4]
 800fc3a:	76da      	strb	r2, [r3, #27]
		(*(pbuffer +  29));
	pdata->gph__sd_config__initial_phase_sd0 =
		(*(pbuffer +  30)) & 0x7F;
 800fc3c:	68bb      	ldr	r3, [r7, #8]
 800fc3e:	331e      	adds	r3, #30
 800fc40:	781b      	ldrb	r3, [r3, #0]
 800fc42:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800fc46:	b2da      	uxtb	r2, r3
	pdata->gph__sd_config__initial_phase_sd0 =
 800fc48:	687b      	ldr	r3, [r7, #4]
 800fc4a:	771a      	strb	r2, [r3, #28]
	pdata->gph__sd_config__initial_phase_sd1 =
		(*(pbuffer +  31)) & 0x7F;
 800fc4c:	68bb      	ldr	r3, [r7, #8]
 800fc4e:	331f      	adds	r3, #31
 800fc50:	781b      	ldrb	r3, [r3, #0]
 800fc52:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800fc56:	b2da      	uxtb	r2, r3
	pdata->gph__sd_config__initial_phase_sd1 =
 800fc58:	687b      	ldr	r3, [r7, #4]
 800fc5a:	775a      	strb	r2, [r3, #29]
	pdata->gph__sd_config__first_order_select =
		(*(pbuffer +  32)) & 0x3;
 800fc5c:	68bb      	ldr	r3, [r7, #8]
 800fc5e:	3320      	adds	r3, #32
 800fc60:	781b      	ldrb	r3, [r3, #0]
 800fc62:	f003 0303 	and.w	r3, r3, #3
 800fc66:	b2da      	uxtb	r2, r3
	pdata->gph__sd_config__first_order_select =
 800fc68:	687b      	ldr	r3, [r7, #4]
 800fc6a:	779a      	strb	r2, [r3, #30]
	pdata->gph__sd_config__quantifier =
		(*(pbuffer +  33)) & 0xF;
 800fc6c:	68bb      	ldr	r3, [r7, #8]
 800fc6e:	3321      	adds	r3, #33	; 0x21
 800fc70:	781b      	ldrb	r3, [r3, #0]
 800fc72:	f003 030f 	and.w	r3, r3, #15
 800fc76:	b2da      	uxtb	r2, r3
	pdata->gph__sd_config__quantifier =
 800fc78:	687b      	ldr	r3, [r7, #4]
 800fc7a:	77da      	strb	r2, [r3, #31]
	pdata->gph__roi_config__user_roi_centre_spad =
 800fc7c:	68bb      	ldr	r3, [r7, #8]
 800fc7e:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
 800fc82:	687b      	ldr	r3, [r7, #4]
 800fc84:	f883 2020 	strb.w	r2, [r3, #32]
		(*(pbuffer +  34));
	pdata->gph__roi_config__user_roi_requested_global_xy_size =
 800fc88:	68bb      	ldr	r3, [r7, #8]
 800fc8a:	f893 2023 	ldrb.w	r2, [r3, #35]	; 0x23
 800fc8e:	687b      	ldr	r3, [r7, #4]
 800fc90:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
		(*(pbuffer +  35));
	pdata->gph__system__sequence_config =
 800fc94:	68bb      	ldr	r3, [r7, #8]
 800fc96:	f893 2024 	ldrb.w	r2, [r3, #36]	; 0x24
 800fc9a:	687b      	ldr	r3, [r7, #4]
 800fc9c:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
		(*(pbuffer +  36));
	pdata->gph__gph_id =
		(*(pbuffer +  37)) & 0x1;
 800fca0:	68bb      	ldr	r3, [r7, #8]
 800fca2:	3325      	adds	r3, #37	; 0x25
 800fca4:	781b      	ldrb	r3, [r3, #0]
 800fca6:	f003 0301 	and.w	r3, r3, #1
 800fcaa:	b2da      	uxtb	r2, r3
	pdata->gph__gph_id =
 800fcac:	687b      	ldr	r3, [r7, #4]
 800fcae:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
	pdata->system__interrupt_set =
		(*(pbuffer +  38)) & 0x3;
 800fcb2:	68bb      	ldr	r3, [r7, #8]
 800fcb4:	3326      	adds	r3, #38	; 0x26
 800fcb6:	781b      	ldrb	r3, [r3, #0]
 800fcb8:	f003 0303 	and.w	r3, r3, #3
 800fcbc:	b2da      	uxtb	r2, r3
	pdata->system__interrupt_set =
 800fcbe:	687b      	ldr	r3, [r7, #4]
 800fcc0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
	pdata->interrupt_manager__enables =
		(*(pbuffer +  39)) & 0x1F;
 800fcc4:	68bb      	ldr	r3, [r7, #8]
 800fcc6:	3327      	adds	r3, #39	; 0x27
 800fcc8:	781b      	ldrb	r3, [r3, #0]
 800fcca:	f003 031f 	and.w	r3, r3, #31
 800fcce:	b2da      	uxtb	r2, r3
	pdata->interrupt_manager__enables =
 800fcd0:	687b      	ldr	r3, [r7, #4]
 800fcd2:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
	pdata->interrupt_manager__clear =
		(*(pbuffer +  40)) & 0x1F;
 800fcd6:	68bb      	ldr	r3, [r7, #8]
 800fcd8:	3328      	adds	r3, #40	; 0x28
 800fcda:	781b      	ldrb	r3, [r3, #0]
 800fcdc:	f003 031f 	and.w	r3, r3, #31
 800fce0:	b2da      	uxtb	r2, r3
	pdata->interrupt_manager__clear =
 800fce2:	687b      	ldr	r3, [r7, #4]
 800fce4:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
	pdata->interrupt_manager__status =
		(*(pbuffer +  41)) & 0x1F;
 800fce8:	68bb      	ldr	r3, [r7, #8]
 800fcea:	3329      	adds	r3, #41	; 0x29
 800fcec:	781b      	ldrb	r3, [r3, #0]
 800fcee:	f003 031f 	and.w	r3, r3, #31
 800fcf2:	b2da      	uxtb	r2, r3
	pdata->interrupt_manager__status =
 800fcf4:	687b      	ldr	r3, [r7, #4]
 800fcf6:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
	pdata->mcu_to_host_bank__wr_access_en =
		(*(pbuffer +  42)) & 0x1;
 800fcfa:	68bb      	ldr	r3, [r7, #8]
 800fcfc:	332a      	adds	r3, #42	; 0x2a
 800fcfe:	781b      	ldrb	r3, [r3, #0]
 800fd00:	f003 0301 	and.w	r3, r3, #1
 800fd04:	b2da      	uxtb	r2, r3
	pdata->mcu_to_host_bank__wr_access_en =
 800fd06:	687b      	ldr	r3, [r7, #4]
 800fd08:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
	pdata->power_management__go1_reset_status =
		(*(pbuffer +  43)) & 0x1;
 800fd0c:	68bb      	ldr	r3, [r7, #8]
 800fd0e:	332b      	adds	r3, #43	; 0x2b
 800fd10:	781b      	ldrb	r3, [r3, #0]
 800fd12:	f003 0301 	and.w	r3, r3, #1
 800fd16:	b2da      	uxtb	r2, r3
	pdata->power_management__go1_reset_status =
 800fd18:	687b      	ldr	r3, [r7, #4]
 800fd1a:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
	pdata->pad_startup_mode__value_ro =
		(*(pbuffer +  44)) & 0x3;
 800fd1e:	68bb      	ldr	r3, [r7, #8]
 800fd20:	332c      	adds	r3, #44	; 0x2c
 800fd22:	781b      	ldrb	r3, [r3, #0]
 800fd24:	f003 0303 	and.w	r3, r3, #3
 800fd28:	b2da      	uxtb	r2, r3
	pdata->pad_startup_mode__value_ro =
 800fd2a:	687b      	ldr	r3, [r7, #4]
 800fd2c:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
	pdata->pad_startup_mode__value_ctrl =
		(*(pbuffer +  45)) & 0x3F;
 800fd30:	68bb      	ldr	r3, [r7, #8]
 800fd32:	332d      	adds	r3, #45	; 0x2d
 800fd34:	781b      	ldrb	r3, [r3, #0]
 800fd36:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800fd3a:	b2da      	uxtb	r2, r3
	pdata->pad_startup_mode__value_ctrl =
 800fd3c:	687b      	ldr	r3, [r7, #4]
 800fd3e:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
	pdata->pll_period_us =
		(VL53L1_i2c_decode_uint32_t(4, pbuffer +  46)) & 0x3FFFF;
 800fd42:	68bb      	ldr	r3, [r7, #8]
 800fd44:	332e      	adds	r3, #46	; 0x2e
 800fd46:	4619      	mov	r1, r3
 800fd48:	2004      	movs	r0, #4
 800fd4a:	f7fe fa87 	bl	800e25c <VL53L1_i2c_decode_uint32_t>
 800fd4e:	4603      	mov	r3, r0
 800fd50:	f3c3 0211 	ubfx	r2, r3, #0, #18
	pdata->pll_period_us =
 800fd54:	687b      	ldr	r3, [r7, #4]
 800fd56:	62da      	str	r2, [r3, #44]	; 0x2c
	pdata->interrupt_scheduler__data_out =
		(VL53L1_i2c_decode_uint32_t(4, pbuffer +  50));
 800fd58:	68bb      	ldr	r3, [r7, #8]
 800fd5a:	3332      	adds	r3, #50	; 0x32
 800fd5c:	4619      	mov	r1, r3
 800fd5e:	2004      	movs	r0, #4
 800fd60:	f7fe fa7c 	bl	800e25c <VL53L1_i2c_decode_uint32_t>
 800fd64:	4602      	mov	r2, r0
	pdata->interrupt_scheduler__data_out =
 800fd66:	687b      	ldr	r3, [r7, #4]
 800fd68:	631a      	str	r2, [r3, #48]	; 0x30
	pdata->nvm_bist__complete =
		(*(pbuffer +  54)) & 0x1;
 800fd6a:	68bb      	ldr	r3, [r7, #8]
 800fd6c:	3336      	adds	r3, #54	; 0x36
 800fd6e:	781b      	ldrb	r3, [r3, #0]
 800fd70:	f003 0301 	and.w	r3, r3, #1
 800fd74:	b2da      	uxtb	r2, r3
	pdata->nvm_bist__complete =
 800fd76:	687b      	ldr	r3, [r7, #4]
 800fd78:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	pdata->nvm_bist__status =
		(*(pbuffer +  55)) & 0x1;
 800fd7c:	68bb      	ldr	r3, [r7, #8]
 800fd7e:	3337      	adds	r3, #55	; 0x37
 800fd80:	781b      	ldrb	r3, [r3, #0]
 800fd82:	f003 0301 	and.w	r3, r3, #1
 800fd86:	b2da      	uxtb	r2, r3
	pdata->nvm_bist__status =
 800fd88:	687b      	ldr	r3, [r7, #4]
 800fd8a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

	LOG_FUNCTION_END(status);

	return status;
 800fd8e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800fd92:	4618      	mov	r0, r3
 800fd94:	3718      	adds	r7, #24
 800fd96:	46bd      	mov	sp, r7
 800fd98:	bd80      	pop	{r7, pc}

0800fd9a <VL53L1_i2c_decode_nvm_copy_data>:

VL53L1_Error VL53L1_i2c_decode_nvm_copy_data(
	uint16_t                   buf_size,
	uint8_t                   *pbuffer,
	VL53L1_nvm_copy_data_t    *pdata)
{
 800fd9a:	b580      	push	{r7, lr}
 800fd9c:	b086      	sub	sp, #24
 800fd9e:	af00      	add	r7, sp, #0
 800fda0:	4603      	mov	r3, r0
 800fda2:	60b9      	str	r1, [r7, #8]
 800fda4:	607a      	str	r2, [r7, #4]
 800fda6:	81fb      	strh	r3, [r7, #14]
	/**
	 * Decodes data structure VL53L1_nvm_copy_data_t from the input I2C read buffer
	 * Buffer must be at least 49 bytes
	*/

	VL53L1_Error status = VL53L1_ERROR_NONE;
 800fda8:	2300      	movs	r3, #0
 800fdaa:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	if (VL53L1_NVM_COPY_DATA_I2C_SIZE_BYTES > buf_size)
 800fdac:	89fb      	ldrh	r3, [r7, #14]
 800fdae:	2b30      	cmp	r3, #48	; 0x30
 800fdb0:	d802      	bhi.n	800fdb8 <VL53L1_i2c_decode_nvm_copy_data+0x1e>
		return VL53L1_ERROR_COMMS_BUFFER_TOO_SMALL;
 800fdb2:	f06f 0309 	mvn.w	r3, #9
 800fdb6:	e112      	b.n	800ffde <VL53L1_i2c_decode_nvm_copy_data+0x244>

	pdata->identification__model_id =
		(*(pbuffer +   0));
 800fdb8:	68bb      	ldr	r3, [r7, #8]
 800fdba:	781a      	ldrb	r2, [r3, #0]
	pdata->identification__model_id =
 800fdbc:	687b      	ldr	r3, [r7, #4]
 800fdbe:	701a      	strb	r2, [r3, #0]
	pdata->identification__module_type =
 800fdc0:	68bb      	ldr	r3, [r7, #8]
 800fdc2:	785a      	ldrb	r2, [r3, #1]
 800fdc4:	687b      	ldr	r3, [r7, #4]
 800fdc6:	705a      	strb	r2, [r3, #1]
		(*(pbuffer +   1));
	pdata->identification__revision_id =
 800fdc8:	68bb      	ldr	r3, [r7, #8]
 800fdca:	789a      	ldrb	r2, [r3, #2]
 800fdcc:	687b      	ldr	r3, [r7, #4]
 800fdce:	709a      	strb	r2, [r3, #2]
		(*(pbuffer +   2));
	pdata->identification__module_id =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +   3));
 800fdd0:	68bb      	ldr	r3, [r7, #8]
 800fdd2:	3303      	adds	r3, #3
 800fdd4:	4619      	mov	r1, r3
 800fdd6:	2002      	movs	r0, #2
 800fdd8:	f7fe f9a3 	bl	800e122 <VL53L1_i2c_decode_uint16_t>
 800fddc:	4603      	mov	r3, r0
 800fdde:	461a      	mov	r2, r3
	pdata->identification__module_id =
 800fde0:	687b      	ldr	r3, [r7, #4]
 800fde2:	809a      	strh	r2, [r3, #4]
	pdata->ana_config__fast_osc__trim_max =
		(*(pbuffer +   5)) & 0x7F;
 800fde4:	68bb      	ldr	r3, [r7, #8]
 800fde6:	3305      	adds	r3, #5
 800fde8:	781b      	ldrb	r3, [r3, #0]
 800fdea:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800fdee:	b2da      	uxtb	r2, r3
	pdata->ana_config__fast_osc__trim_max =
 800fdf0:	687b      	ldr	r3, [r7, #4]
 800fdf2:	719a      	strb	r2, [r3, #6]
	pdata->ana_config__fast_osc__freq_set =
		(*(pbuffer +   6)) & 0x7;
 800fdf4:	68bb      	ldr	r3, [r7, #8]
 800fdf6:	3306      	adds	r3, #6
 800fdf8:	781b      	ldrb	r3, [r3, #0]
 800fdfa:	f003 0307 	and.w	r3, r3, #7
 800fdfe:	b2da      	uxtb	r2, r3
	pdata->ana_config__fast_osc__freq_set =
 800fe00:	687b      	ldr	r3, [r7, #4]
 800fe02:	71da      	strb	r2, [r3, #7]
	pdata->ana_config__vcsel_trim =
		(*(pbuffer +   7)) & 0x7;
 800fe04:	68bb      	ldr	r3, [r7, #8]
 800fe06:	3307      	adds	r3, #7
 800fe08:	781b      	ldrb	r3, [r3, #0]
 800fe0a:	f003 0307 	and.w	r3, r3, #7
 800fe0e:	b2da      	uxtb	r2, r3
	pdata->ana_config__vcsel_trim =
 800fe10:	687b      	ldr	r3, [r7, #4]
 800fe12:	721a      	strb	r2, [r3, #8]
	pdata->ana_config__vcsel_selion =
		(*(pbuffer +   8)) & 0x3F;
 800fe14:	68bb      	ldr	r3, [r7, #8]
 800fe16:	3308      	adds	r3, #8
 800fe18:	781b      	ldrb	r3, [r3, #0]
 800fe1a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800fe1e:	b2da      	uxtb	r2, r3
	pdata->ana_config__vcsel_selion =
 800fe20:	687b      	ldr	r3, [r7, #4]
 800fe22:	725a      	strb	r2, [r3, #9]
	pdata->ana_config__vcsel_selion_max =
		(*(pbuffer +   9)) & 0x3F;
 800fe24:	68bb      	ldr	r3, [r7, #8]
 800fe26:	3309      	adds	r3, #9
 800fe28:	781b      	ldrb	r3, [r3, #0]
 800fe2a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800fe2e:	b2da      	uxtb	r2, r3
	pdata->ana_config__vcsel_selion_max =
 800fe30:	687b      	ldr	r3, [r7, #4]
 800fe32:	729a      	strb	r2, [r3, #10]
	pdata->protected_laser_safety__lock_bit =
		(*(pbuffer +  10)) & 0x1;
 800fe34:	68bb      	ldr	r3, [r7, #8]
 800fe36:	330a      	adds	r3, #10
 800fe38:	781b      	ldrb	r3, [r3, #0]
 800fe3a:	f003 0301 	and.w	r3, r3, #1
 800fe3e:	b2da      	uxtb	r2, r3
	pdata->protected_laser_safety__lock_bit =
 800fe40:	687b      	ldr	r3, [r7, #4]
 800fe42:	72da      	strb	r2, [r3, #11]
	pdata->laser_safety__key =
		(*(pbuffer +  11)) & 0x7F;
 800fe44:	68bb      	ldr	r3, [r7, #8]
 800fe46:	330b      	adds	r3, #11
 800fe48:	781b      	ldrb	r3, [r3, #0]
 800fe4a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800fe4e:	b2da      	uxtb	r2, r3
	pdata->laser_safety__key =
 800fe50:	687b      	ldr	r3, [r7, #4]
 800fe52:	731a      	strb	r2, [r3, #12]
	pdata->laser_safety__key_ro =
		(*(pbuffer +  12)) & 0x1;
 800fe54:	68bb      	ldr	r3, [r7, #8]
 800fe56:	330c      	adds	r3, #12
 800fe58:	781b      	ldrb	r3, [r3, #0]
 800fe5a:	f003 0301 	and.w	r3, r3, #1
 800fe5e:	b2da      	uxtb	r2, r3
	pdata->laser_safety__key_ro =
 800fe60:	687b      	ldr	r3, [r7, #4]
 800fe62:	735a      	strb	r2, [r3, #13]
	pdata->laser_safety__clip =
		(*(pbuffer +  13)) & 0x3F;
 800fe64:	68bb      	ldr	r3, [r7, #8]
 800fe66:	330d      	adds	r3, #13
 800fe68:	781b      	ldrb	r3, [r3, #0]
 800fe6a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800fe6e:	b2da      	uxtb	r2, r3
	pdata->laser_safety__clip =
 800fe70:	687b      	ldr	r3, [r7, #4]
 800fe72:	739a      	strb	r2, [r3, #14]
	pdata->laser_safety__mult =
		(*(pbuffer +  14)) & 0x3F;
 800fe74:	68bb      	ldr	r3, [r7, #8]
 800fe76:	330e      	adds	r3, #14
 800fe78:	781b      	ldrb	r3, [r3, #0]
 800fe7a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800fe7e:	b2da      	uxtb	r2, r3
	pdata->laser_safety__mult =
 800fe80:	687b      	ldr	r3, [r7, #4]
 800fe82:	73da      	strb	r2, [r3, #15]
	pdata->global_config__spad_enables_rtn_0 =
 800fe84:	68bb      	ldr	r3, [r7, #8]
 800fe86:	7bda      	ldrb	r2, [r3, #15]
 800fe88:	687b      	ldr	r3, [r7, #4]
 800fe8a:	741a      	strb	r2, [r3, #16]
		(*(pbuffer +  15));
	pdata->global_config__spad_enables_rtn_1 =
 800fe8c:	68bb      	ldr	r3, [r7, #8]
 800fe8e:	7c1a      	ldrb	r2, [r3, #16]
 800fe90:	687b      	ldr	r3, [r7, #4]
 800fe92:	745a      	strb	r2, [r3, #17]
		(*(pbuffer +  16));
	pdata->global_config__spad_enables_rtn_2 =
 800fe94:	68bb      	ldr	r3, [r7, #8]
 800fe96:	7c5a      	ldrb	r2, [r3, #17]
 800fe98:	687b      	ldr	r3, [r7, #4]
 800fe9a:	749a      	strb	r2, [r3, #18]
		(*(pbuffer +  17));
	pdata->global_config__spad_enables_rtn_3 =
 800fe9c:	68bb      	ldr	r3, [r7, #8]
 800fe9e:	7c9a      	ldrb	r2, [r3, #18]
 800fea0:	687b      	ldr	r3, [r7, #4]
 800fea2:	74da      	strb	r2, [r3, #19]
		(*(pbuffer +  18));
	pdata->global_config__spad_enables_rtn_4 =
 800fea4:	68bb      	ldr	r3, [r7, #8]
 800fea6:	7cda      	ldrb	r2, [r3, #19]
 800fea8:	687b      	ldr	r3, [r7, #4]
 800feaa:	751a      	strb	r2, [r3, #20]
		(*(pbuffer +  19));
	pdata->global_config__spad_enables_rtn_5 =
 800feac:	68bb      	ldr	r3, [r7, #8]
 800feae:	7d1a      	ldrb	r2, [r3, #20]
 800feb0:	687b      	ldr	r3, [r7, #4]
 800feb2:	755a      	strb	r2, [r3, #21]
		(*(pbuffer +  20));
	pdata->global_config__spad_enables_rtn_6 =
 800feb4:	68bb      	ldr	r3, [r7, #8]
 800feb6:	7d5a      	ldrb	r2, [r3, #21]
 800feb8:	687b      	ldr	r3, [r7, #4]
 800feba:	759a      	strb	r2, [r3, #22]
		(*(pbuffer +  21));
	pdata->global_config__spad_enables_rtn_7 =
 800febc:	68bb      	ldr	r3, [r7, #8]
 800febe:	7d9a      	ldrb	r2, [r3, #22]
 800fec0:	687b      	ldr	r3, [r7, #4]
 800fec2:	75da      	strb	r2, [r3, #23]
		(*(pbuffer +  22));
	pdata->global_config__spad_enables_rtn_8 =
 800fec4:	68bb      	ldr	r3, [r7, #8]
 800fec6:	7dda      	ldrb	r2, [r3, #23]
 800fec8:	687b      	ldr	r3, [r7, #4]
 800feca:	761a      	strb	r2, [r3, #24]
		(*(pbuffer +  23));
	pdata->global_config__spad_enables_rtn_9 =
 800fecc:	68bb      	ldr	r3, [r7, #8]
 800fece:	7e1a      	ldrb	r2, [r3, #24]
 800fed0:	687b      	ldr	r3, [r7, #4]
 800fed2:	765a      	strb	r2, [r3, #25]
		(*(pbuffer +  24));
	pdata->global_config__spad_enables_rtn_10 =
 800fed4:	68bb      	ldr	r3, [r7, #8]
 800fed6:	7e5a      	ldrb	r2, [r3, #25]
 800fed8:	687b      	ldr	r3, [r7, #4]
 800feda:	769a      	strb	r2, [r3, #26]
		(*(pbuffer +  25));
	pdata->global_config__spad_enables_rtn_11 =
 800fedc:	68bb      	ldr	r3, [r7, #8]
 800fede:	7e9a      	ldrb	r2, [r3, #26]
 800fee0:	687b      	ldr	r3, [r7, #4]
 800fee2:	76da      	strb	r2, [r3, #27]
		(*(pbuffer +  26));
	pdata->global_config__spad_enables_rtn_12 =
 800fee4:	68bb      	ldr	r3, [r7, #8]
 800fee6:	7eda      	ldrb	r2, [r3, #27]
 800fee8:	687b      	ldr	r3, [r7, #4]
 800feea:	771a      	strb	r2, [r3, #28]
		(*(pbuffer +  27));
	pdata->global_config__spad_enables_rtn_13 =
 800feec:	68bb      	ldr	r3, [r7, #8]
 800feee:	7f1a      	ldrb	r2, [r3, #28]
 800fef0:	687b      	ldr	r3, [r7, #4]
 800fef2:	775a      	strb	r2, [r3, #29]
		(*(pbuffer +  28));
	pdata->global_config__spad_enables_rtn_14 =
 800fef4:	68bb      	ldr	r3, [r7, #8]
 800fef6:	7f5a      	ldrb	r2, [r3, #29]
 800fef8:	687b      	ldr	r3, [r7, #4]
 800fefa:	779a      	strb	r2, [r3, #30]
		(*(pbuffer +  29));
	pdata->global_config__spad_enables_rtn_15 =
 800fefc:	68bb      	ldr	r3, [r7, #8]
 800fefe:	7f9a      	ldrb	r2, [r3, #30]
 800ff00:	687b      	ldr	r3, [r7, #4]
 800ff02:	77da      	strb	r2, [r3, #31]
		(*(pbuffer +  30));
	pdata->global_config__spad_enables_rtn_16 =
 800ff04:	68bb      	ldr	r3, [r7, #8]
 800ff06:	7fda      	ldrb	r2, [r3, #31]
 800ff08:	687b      	ldr	r3, [r7, #4]
 800ff0a:	f883 2020 	strb.w	r2, [r3, #32]
		(*(pbuffer +  31));
	pdata->global_config__spad_enables_rtn_17 =
 800ff0e:	68bb      	ldr	r3, [r7, #8]
 800ff10:	f893 2020 	ldrb.w	r2, [r3, #32]
 800ff14:	687b      	ldr	r3, [r7, #4]
 800ff16:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
		(*(pbuffer +  32));
	pdata->global_config__spad_enables_rtn_18 =
 800ff1a:	68bb      	ldr	r3, [r7, #8]
 800ff1c:	f893 2021 	ldrb.w	r2, [r3, #33]	; 0x21
 800ff20:	687b      	ldr	r3, [r7, #4]
 800ff22:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
		(*(pbuffer +  33));
	pdata->global_config__spad_enables_rtn_19 =
 800ff26:	68bb      	ldr	r3, [r7, #8]
 800ff28:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
 800ff2c:	687b      	ldr	r3, [r7, #4]
 800ff2e:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
		(*(pbuffer +  34));
	pdata->global_config__spad_enables_rtn_20 =
 800ff32:	68bb      	ldr	r3, [r7, #8]
 800ff34:	f893 2023 	ldrb.w	r2, [r3, #35]	; 0x23
 800ff38:	687b      	ldr	r3, [r7, #4]
 800ff3a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
		(*(pbuffer +  35));
	pdata->global_config__spad_enables_rtn_21 =
 800ff3e:	68bb      	ldr	r3, [r7, #8]
 800ff40:	f893 2024 	ldrb.w	r2, [r3, #36]	; 0x24
 800ff44:	687b      	ldr	r3, [r7, #4]
 800ff46:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
		(*(pbuffer +  36));
	pdata->global_config__spad_enables_rtn_22 =
 800ff4a:	68bb      	ldr	r3, [r7, #8]
 800ff4c:	f893 2025 	ldrb.w	r2, [r3, #37]	; 0x25
 800ff50:	687b      	ldr	r3, [r7, #4]
 800ff52:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
		(*(pbuffer +  37));
	pdata->global_config__spad_enables_rtn_23 =
 800ff56:	68bb      	ldr	r3, [r7, #8]
 800ff58:	f893 2026 	ldrb.w	r2, [r3, #38]	; 0x26
 800ff5c:	687b      	ldr	r3, [r7, #4]
 800ff5e:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
		(*(pbuffer +  38));
	pdata->global_config__spad_enables_rtn_24 =
 800ff62:	68bb      	ldr	r3, [r7, #8]
 800ff64:	f893 2027 	ldrb.w	r2, [r3, #39]	; 0x27
 800ff68:	687b      	ldr	r3, [r7, #4]
 800ff6a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		(*(pbuffer +  39));
	pdata->global_config__spad_enables_rtn_25 =
 800ff6e:	68bb      	ldr	r3, [r7, #8]
 800ff70:	f893 2028 	ldrb.w	r2, [r3, #40]	; 0x28
 800ff74:	687b      	ldr	r3, [r7, #4]
 800ff76:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
		(*(pbuffer +  40));
	pdata->global_config__spad_enables_rtn_26 =
 800ff7a:	68bb      	ldr	r3, [r7, #8]
 800ff7c:	f893 2029 	ldrb.w	r2, [r3, #41]	; 0x29
 800ff80:	687b      	ldr	r3, [r7, #4]
 800ff82:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
		(*(pbuffer +  41));
	pdata->global_config__spad_enables_rtn_27 =
 800ff86:	68bb      	ldr	r3, [r7, #8]
 800ff88:	f893 202a 	ldrb.w	r2, [r3, #42]	; 0x2a
 800ff8c:	687b      	ldr	r3, [r7, #4]
 800ff8e:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
		(*(pbuffer +  42));
	pdata->global_config__spad_enables_rtn_28 =
 800ff92:	68bb      	ldr	r3, [r7, #8]
 800ff94:	f893 202b 	ldrb.w	r2, [r3, #43]	; 0x2b
 800ff98:	687b      	ldr	r3, [r7, #4]
 800ff9a:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
		(*(pbuffer +  43));
	pdata->global_config__spad_enables_rtn_29 =
 800ff9e:	68bb      	ldr	r3, [r7, #8]
 800ffa0:	f893 202c 	ldrb.w	r2, [r3, #44]	; 0x2c
 800ffa4:	687b      	ldr	r3, [r7, #4]
 800ffa6:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
		(*(pbuffer +  44));
	pdata->global_config__spad_enables_rtn_30 =
 800ffaa:	68bb      	ldr	r3, [r7, #8]
 800ffac:	f893 202d 	ldrb.w	r2, [r3, #45]	; 0x2d
 800ffb0:	687b      	ldr	r3, [r7, #4]
 800ffb2:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
		(*(pbuffer +  45));
	pdata->global_config__spad_enables_rtn_31 =
 800ffb6:	68bb      	ldr	r3, [r7, #8]
 800ffb8:	f893 202e 	ldrb.w	r2, [r3, #46]	; 0x2e
 800ffbc:	687b      	ldr	r3, [r7, #4]
 800ffbe:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		(*(pbuffer +  46));
	pdata->roi_config__mode_roi_centre_spad =
 800ffc2:	68bb      	ldr	r3, [r7, #8]
 800ffc4:	f893 202f 	ldrb.w	r2, [r3, #47]	; 0x2f
 800ffc8:	687b      	ldr	r3, [r7, #4]
 800ffca:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
		(*(pbuffer +  47));
	pdata->roi_config__mode_roi_xy_size =
 800ffce:	68bb      	ldr	r3, [r7, #8]
 800ffd0:	f893 2030 	ldrb.w	r2, [r3, #48]	; 0x30
 800ffd4:	687b      	ldr	r3, [r7, #4]
 800ffd6:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
		(*(pbuffer +  48));

	LOG_FUNCTION_END(status);

	return status;
 800ffda:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800ffde:	4618      	mov	r0, r3
 800ffe0:	3718      	adds	r7, #24
 800ffe2:	46bd      	mov	sp, r7
 800ffe4:	bd80      	pop	{r7, pc}

0800ffe6 <VL53L1_get_nvm_copy_data>:


VL53L1_Error VL53L1_get_nvm_copy_data(
	VL53L1_DEV                 Dev,
	VL53L1_nvm_copy_data_t    *pdata)
{
 800ffe6:	b580      	push	{r7, lr}
 800ffe8:	b090      	sub	sp, #64	; 0x40
 800ffea:	af00      	add	r7, sp, #0
 800ffec:	6078      	str	r0, [r7, #4]
 800ffee:	6039      	str	r1, [r7, #0]
	/**
	 * Reads and de-serialises the contents of VL53L1_nvm_copy_data_t
	 * data structure from the device
	 */

	VL53L1_Error status = VL53L1_ERROR_NONE;
 800fff0:	2300      	movs	r3, #0
 800fff2:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	uint8_t comms_buffer[VL53L1_NVM_COPY_DATA_I2C_SIZE_BYTES];

	LOG_FUNCTION_START("");

	if (status == VL53L1_ERROR_NONE) /*lint !e774 always true*/
 800fff6:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800fffa:	2b00      	cmp	r3, #0
 800fffc:	d10a      	bne.n	8010014 <VL53L1_get_nvm_copy_data+0x2e>
		status = VL53L1_ReadMulti(
 800fffe:	f107 020c 	add.w	r2, r7, #12
 8010002:	2331      	movs	r3, #49	; 0x31
 8010004:	f240 110f 	movw	r1, #271	; 0x10f
 8010008:	6878      	ldr	r0, [r7, #4]
 801000a:	f7fe fda3 	bl	800eb54 <VL53L1_ReadMulti>
 801000e:	4603      	mov	r3, r0
 8010010:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
			Dev,
			VL53L1_IDENTIFICATION__MODEL_ID,
			comms_buffer,
			VL53L1_NVM_COPY_DATA_I2C_SIZE_BYTES);

	if (status == VL53L1_ERROR_NONE)
 8010014:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 8010018:	2b00      	cmp	r3, #0
 801001a:	d109      	bne.n	8010030 <VL53L1_get_nvm_copy_data+0x4a>
		status = VL53L1_i2c_decode_nvm_copy_data(
 801001c:	f107 030c 	add.w	r3, r7, #12
 8010020:	683a      	ldr	r2, [r7, #0]
 8010022:	4619      	mov	r1, r3
 8010024:	2031      	movs	r0, #49	; 0x31
 8010026:	f7ff feb8 	bl	800fd9a <VL53L1_i2c_decode_nvm_copy_data>
 801002a:	4603      	mov	r3, r0
 801002c:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
			comms_buffer,
			pdata);

	LOG_FUNCTION_END(status);

	return status;
 8010030:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
}
 8010034:	4618      	mov	r0, r3
 8010036:	3740      	adds	r7, #64	; 0x40
 8010038:	46bd      	mov	sp, r7
 801003a:	bd80      	pop	{r7, pc}

0801003c <VL53L1_poll_for_boot_completion>:


VL53L1_Error VL53L1_poll_for_boot_completion(
	VL53L1_DEV    Dev,
	uint32_t      timeout_ms)
{
 801003c:	b580      	push	{r7, lr}
 801003e:	b086      	sub	sp, #24
 8010040:	af02      	add	r7, sp, #8
 8010042:	6078      	str	r0, [r7, #4]
 8010044:	6039      	str	r1, [r7, #0]
	/**
	 * Polls the bit 0 of the FIRMWARE__SYSTEM_STATUS register to see if
	 * the firmware is ready.
	 */

	VL53L1_Error status       = VL53L1_ERROR_NONE;
 8010046:	2300      	movs	r3, #0
 8010048:	73fb      	strb	r3, [r7, #15]
	 * it copies the NVM data into the G02 host register banks
	 * The host must wait the required time to allow the copy
	 * to complete before attempting to read the firmware status
	 */

	status = VL53L1_WaitUs(
 801004a:	f44f 6196 	mov.w	r1, #1200	; 0x4b0
 801004e:	6878      	ldr	r0, [r7, #4]
 8010050:	f7fe fe46 	bl	800ece0 <VL53L1_WaitUs>
 8010054:	4603      	mov	r3, r0
 8010056:	73fb      	strb	r3, [r7, #15]
			Dev,
			VL53L1_FIRMWARE_BOOT_TIME_US);

	if (status == VL53L1_ERROR_NONE)
 8010058:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801005c:	2b00      	cmp	r3, #0
 801005e:	d10b      	bne.n	8010078 <VL53L1_poll_for_boot_completion+0x3c>
		status =
 8010060:	2301      	movs	r3, #1
 8010062:	9301      	str	r3, [sp, #4]
 8010064:	2301      	movs	r3, #1
 8010066:	9300      	str	r3, [sp, #0]
 8010068:	2301      	movs	r3, #1
 801006a:	22e5      	movs	r2, #229	; 0xe5
 801006c:	6839      	ldr	r1, [r7, #0]
 801006e:	6878      	ldr	r0, [r7, #4]
 8010070:	f7fe fe4c 	bl	800ed0c <VL53L1_WaitValueMaskEx>
 8010074:	4603      	mov	r3, r0
 8010076:	73fb      	strb	r3, [r7, #15]
				VL53L1_FIRMWARE__SYSTEM_STATUS,
				0x01,
				0x01,
				VL53L1_POLLING_DELAY_MS);

	if (status == VL53L1_ERROR_NONE)
 8010078:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801007c:	2b00      	cmp	r3, #0
 801007e:	d103      	bne.n	8010088 <VL53L1_poll_for_boot_completion+0x4c>
		VL53L1_init_ll_driver_state(Dev, VL53L1_DEVICESTATE_SW_STANDBY);
 8010080:	2103      	movs	r1, #3
 8010082:	6878      	ldr	r0, [r7, #4]
 8010084:	f7fd fe06 	bl	800dc94 <VL53L1_init_ll_driver_state>

	LOG_FUNCTION_END(status);

	return status;
 8010088:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 801008c:	4618      	mov	r0, r3
 801008e:	3710      	adds	r7, #16
 8010090:	46bd      	mov	sp, r7
 8010092:	bd80      	pop	{r7, pc}

08010094 <VL53L1_poll_for_range_completion>:


VL53L1_Error VL53L1_poll_for_range_completion(
	VL53L1_DEV     Dev,
	uint32_t       timeout_ms)
{
 8010094:	b580      	push	{r7, lr}
 8010096:	b088      	sub	sp, #32
 8010098:	af02      	add	r7, sp, #8
 801009a:	6078      	str	r0, [r7, #4]
 801009c:	6039      	str	r1, [r7, #0]
	 *
	 * Interrupt may be either active high or active low. Use active_high to
	 * select the required level check
	 */

	VL53L1_Error status = VL53L1_ERROR_NONE;
 801009e:	2300      	movs	r3, #0
 80100a0:	75bb      	strb	r3, [r7, #22]
	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 80100a2:	687b      	ldr	r3, [r7, #4]
 80100a4:	613b      	str	r3, [r7, #16]

	uint8_t  gpio__mux_active_high_hv = 0;
 80100a6:	2300      	movs	r3, #0
 80100a8:	73fb      	strb	r3, [r7, #15]
	uint8_t  interrupt_ready          = 0;
 80100aa:	2300      	movs	r3, #0
 80100ac:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	gpio__mux_active_high_hv =
			pdev->stat_cfg.gpio_hv_mux__ctrl &
 80100ae:	693b      	ldr	r3, [r7, #16]
 80100b0:	f893 3170 	ldrb.w	r3, [r3, #368]	; 0x170
	gpio__mux_active_high_hv =
 80100b4:	f003 0310 	and.w	r3, r3, #16
 80100b8:	73fb      	strb	r3, [r7, #15]
			VL53L1_DEVICEINTERRUPTLEVEL_ACTIVE_MASK;

	if (gpio__mux_active_high_hv == VL53L1_DEVICEINTERRUPTLEVEL_ACTIVE_HIGH)
 80100ba:	7bfb      	ldrb	r3, [r7, #15]
 80100bc:	2b00      	cmp	r3, #0
 80100be:	d102      	bne.n	80100c6 <VL53L1_poll_for_range_completion+0x32>
		interrupt_ready = 0x01;
 80100c0:	2301      	movs	r3, #1
 80100c2:	75fb      	strb	r3, [r7, #23]
 80100c4:	e001      	b.n	80100ca <VL53L1_poll_for_range_completion+0x36>
	else
		interrupt_ready = 0x00;
 80100c6:	2300      	movs	r3, #0
 80100c8:	75fb      	strb	r3, [r7, #23]

	status =
 80100ca:	7dfa      	ldrb	r2, [r7, #23]
 80100cc:	2301      	movs	r3, #1
 80100ce:	9301      	str	r3, [sp, #4]
 80100d0:	2301      	movs	r3, #1
 80100d2:	9300      	str	r3, [sp, #0]
 80100d4:	4613      	mov	r3, r2
 80100d6:	2231      	movs	r2, #49	; 0x31
 80100d8:	6839      	ldr	r1, [r7, #0]
 80100da:	6878      	ldr	r0, [r7, #4]
 80100dc:	f7fe fe16 	bl	800ed0c <VL53L1_WaitValueMaskEx>
 80100e0:	4603      	mov	r3, r0
 80100e2:	75bb      	strb	r3, [r7, #22]
			0x01,
			VL53L1_POLLING_DELAY_MS);

	LOG_FUNCTION_END(status);

	return status;
 80100e4:	f997 3016 	ldrsb.w	r3, [r7, #22]
}
 80100e8:	4618      	mov	r0, r3
 80100ea:	3718      	adds	r7, #24
 80100ec:	46bd      	mov	sp, r7
 80100ee:	bd80      	pop	{r7, pc}

080100f0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80100f0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8010128 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80100f4:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80100f6:	e003      	b.n	8010100 <LoopCopyDataInit>

080100f8 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80100f8:	4b0c      	ldr	r3, [pc, #48]	; (801012c <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80100fa:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80100fc:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80100fe:	3104      	adds	r1, #4

08010100 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8010100:	480b      	ldr	r0, [pc, #44]	; (8010130 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8010102:	4b0c      	ldr	r3, [pc, #48]	; (8010134 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8010104:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8010106:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8010108:	d3f6      	bcc.n	80100f8 <CopyDataInit>
  ldr  r2, =_sbss
 801010a:	4a0b      	ldr	r2, [pc, #44]	; (8010138 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 801010c:	e002      	b.n	8010114 <LoopFillZerobss>

0801010e <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 801010e:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8010110:	f842 3b04 	str.w	r3, [r2], #4

08010114 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8010114:	4b09      	ldr	r3, [pc, #36]	; (801013c <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8010116:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8010118:	d3f9      	bcc.n	801010e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 801011a:	f7f5 f93b 	bl	8005394 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 801011e:	f000 f98d 	bl	801043c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8010122:	f7f4 fe39 	bl	8004d98 <main>
  bx  lr    
 8010126:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8010128:	20018000 	.word	0x20018000
  ldr  r3, =_sidata
 801012c:	0801153c 	.word	0x0801153c
  ldr  r0, =_sdata
 8010130:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8010134:	20000358 	.word	0x20000358
  ldr  r2, =_sbss
 8010138:	20000358 	.word	0x20000358
  ldr  r3, = _ebss
 801013c:	20000e48 	.word	0x20000e48

08010140 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8010140:	e7fe      	b.n	8010140 <ADC_IRQHandler>
	...

08010144 <__sflush_r>:
 8010144:	898a      	ldrh	r2, [r1, #12]
 8010146:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801014a:	4605      	mov	r5, r0
 801014c:	0710      	lsls	r0, r2, #28
 801014e:	460c      	mov	r4, r1
 8010150:	d45a      	bmi.n	8010208 <__sflush_r+0xc4>
 8010152:	684b      	ldr	r3, [r1, #4]
 8010154:	2b00      	cmp	r3, #0
 8010156:	dc05      	bgt.n	8010164 <__sflush_r+0x20>
 8010158:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 801015a:	2b00      	cmp	r3, #0
 801015c:	dc02      	bgt.n	8010164 <__sflush_r+0x20>
 801015e:	2000      	movs	r0, #0
 8010160:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010164:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8010166:	2e00      	cmp	r6, #0
 8010168:	d0f9      	beq.n	801015e <__sflush_r+0x1a>
 801016a:	2300      	movs	r3, #0
 801016c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8010170:	682f      	ldr	r7, [r5, #0]
 8010172:	602b      	str	r3, [r5, #0]
 8010174:	d033      	beq.n	80101de <__sflush_r+0x9a>
 8010176:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8010178:	89a3      	ldrh	r3, [r4, #12]
 801017a:	075a      	lsls	r2, r3, #29
 801017c:	d505      	bpl.n	801018a <__sflush_r+0x46>
 801017e:	6863      	ldr	r3, [r4, #4]
 8010180:	1ac0      	subs	r0, r0, r3
 8010182:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8010184:	b10b      	cbz	r3, 801018a <__sflush_r+0x46>
 8010186:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8010188:	1ac0      	subs	r0, r0, r3
 801018a:	2300      	movs	r3, #0
 801018c:	4602      	mov	r2, r0
 801018e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8010190:	6a21      	ldr	r1, [r4, #32]
 8010192:	4628      	mov	r0, r5
 8010194:	47b0      	blx	r6
 8010196:	1c43      	adds	r3, r0, #1
 8010198:	89a3      	ldrh	r3, [r4, #12]
 801019a:	d106      	bne.n	80101aa <__sflush_r+0x66>
 801019c:	6829      	ldr	r1, [r5, #0]
 801019e:	291d      	cmp	r1, #29
 80101a0:	d84b      	bhi.n	801023a <__sflush_r+0xf6>
 80101a2:	4a2b      	ldr	r2, [pc, #172]	; (8010250 <__sflush_r+0x10c>)
 80101a4:	40ca      	lsrs	r2, r1
 80101a6:	07d6      	lsls	r6, r2, #31
 80101a8:	d547      	bpl.n	801023a <__sflush_r+0xf6>
 80101aa:	2200      	movs	r2, #0
 80101ac:	6062      	str	r2, [r4, #4]
 80101ae:	04d9      	lsls	r1, r3, #19
 80101b0:	6922      	ldr	r2, [r4, #16]
 80101b2:	6022      	str	r2, [r4, #0]
 80101b4:	d504      	bpl.n	80101c0 <__sflush_r+0x7c>
 80101b6:	1c42      	adds	r2, r0, #1
 80101b8:	d101      	bne.n	80101be <__sflush_r+0x7a>
 80101ba:	682b      	ldr	r3, [r5, #0]
 80101bc:	b903      	cbnz	r3, 80101c0 <__sflush_r+0x7c>
 80101be:	6560      	str	r0, [r4, #84]	; 0x54
 80101c0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80101c2:	602f      	str	r7, [r5, #0]
 80101c4:	2900      	cmp	r1, #0
 80101c6:	d0ca      	beq.n	801015e <__sflush_r+0x1a>
 80101c8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80101cc:	4299      	cmp	r1, r3
 80101ce:	d002      	beq.n	80101d6 <__sflush_r+0x92>
 80101d0:	4628      	mov	r0, r5
 80101d2:	f000 f9d7 	bl	8010584 <_free_r>
 80101d6:	2000      	movs	r0, #0
 80101d8:	6360      	str	r0, [r4, #52]	; 0x34
 80101da:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80101de:	6a21      	ldr	r1, [r4, #32]
 80101e0:	2301      	movs	r3, #1
 80101e2:	4628      	mov	r0, r5
 80101e4:	47b0      	blx	r6
 80101e6:	1c41      	adds	r1, r0, #1
 80101e8:	d1c6      	bne.n	8010178 <__sflush_r+0x34>
 80101ea:	682b      	ldr	r3, [r5, #0]
 80101ec:	2b00      	cmp	r3, #0
 80101ee:	d0c3      	beq.n	8010178 <__sflush_r+0x34>
 80101f0:	2b1d      	cmp	r3, #29
 80101f2:	d001      	beq.n	80101f8 <__sflush_r+0xb4>
 80101f4:	2b16      	cmp	r3, #22
 80101f6:	d101      	bne.n	80101fc <__sflush_r+0xb8>
 80101f8:	602f      	str	r7, [r5, #0]
 80101fa:	e7b0      	b.n	801015e <__sflush_r+0x1a>
 80101fc:	89a3      	ldrh	r3, [r4, #12]
 80101fe:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8010202:	81a3      	strh	r3, [r4, #12]
 8010204:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010208:	690f      	ldr	r7, [r1, #16]
 801020a:	2f00      	cmp	r7, #0
 801020c:	d0a7      	beq.n	801015e <__sflush_r+0x1a>
 801020e:	0793      	lsls	r3, r2, #30
 8010210:	680e      	ldr	r6, [r1, #0]
 8010212:	bf08      	it	eq
 8010214:	694b      	ldreq	r3, [r1, #20]
 8010216:	600f      	str	r7, [r1, #0]
 8010218:	bf18      	it	ne
 801021a:	2300      	movne	r3, #0
 801021c:	eba6 0807 	sub.w	r8, r6, r7
 8010220:	608b      	str	r3, [r1, #8]
 8010222:	f1b8 0f00 	cmp.w	r8, #0
 8010226:	dd9a      	ble.n	801015e <__sflush_r+0x1a>
 8010228:	4643      	mov	r3, r8
 801022a:	463a      	mov	r2, r7
 801022c:	6a21      	ldr	r1, [r4, #32]
 801022e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8010230:	4628      	mov	r0, r5
 8010232:	47b0      	blx	r6
 8010234:	2800      	cmp	r0, #0
 8010236:	dc07      	bgt.n	8010248 <__sflush_r+0x104>
 8010238:	89a3      	ldrh	r3, [r4, #12]
 801023a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801023e:	81a3      	strh	r3, [r4, #12]
 8010240:	f04f 30ff 	mov.w	r0, #4294967295
 8010244:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010248:	4407      	add	r7, r0
 801024a:	eba8 0800 	sub.w	r8, r8, r0
 801024e:	e7e8      	b.n	8010222 <__sflush_r+0xde>
 8010250:	20400001 	.word	0x20400001

08010254 <_fflush_r>:
 8010254:	b538      	push	{r3, r4, r5, lr}
 8010256:	690b      	ldr	r3, [r1, #16]
 8010258:	4605      	mov	r5, r0
 801025a:	460c      	mov	r4, r1
 801025c:	b1db      	cbz	r3, 8010296 <_fflush_r+0x42>
 801025e:	b118      	cbz	r0, 8010268 <_fflush_r+0x14>
 8010260:	6983      	ldr	r3, [r0, #24]
 8010262:	b90b      	cbnz	r3, 8010268 <_fflush_r+0x14>
 8010264:	f000 f860 	bl	8010328 <__sinit>
 8010268:	4b0c      	ldr	r3, [pc, #48]	; (801029c <_fflush_r+0x48>)
 801026a:	429c      	cmp	r4, r3
 801026c:	d109      	bne.n	8010282 <_fflush_r+0x2e>
 801026e:	686c      	ldr	r4, [r5, #4]
 8010270:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010274:	b17b      	cbz	r3, 8010296 <_fflush_r+0x42>
 8010276:	4621      	mov	r1, r4
 8010278:	4628      	mov	r0, r5
 801027a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801027e:	f7ff bf61 	b.w	8010144 <__sflush_r>
 8010282:	4b07      	ldr	r3, [pc, #28]	; (80102a0 <_fflush_r+0x4c>)
 8010284:	429c      	cmp	r4, r3
 8010286:	d101      	bne.n	801028c <_fflush_r+0x38>
 8010288:	68ac      	ldr	r4, [r5, #8]
 801028a:	e7f1      	b.n	8010270 <_fflush_r+0x1c>
 801028c:	4b05      	ldr	r3, [pc, #20]	; (80102a4 <_fflush_r+0x50>)
 801028e:	429c      	cmp	r4, r3
 8010290:	bf08      	it	eq
 8010292:	68ec      	ldreq	r4, [r5, #12]
 8010294:	e7ec      	b.n	8010270 <_fflush_r+0x1c>
 8010296:	2000      	movs	r0, #0
 8010298:	bd38      	pop	{r3, r4, r5, pc}
 801029a:	bf00      	nop
 801029c:	080114b4 	.word	0x080114b4
 80102a0:	080114d4 	.word	0x080114d4
 80102a4:	08011494 	.word	0x08011494

080102a8 <_cleanup_r>:
 80102a8:	4901      	ldr	r1, [pc, #4]	; (80102b0 <_cleanup_r+0x8>)
 80102aa:	f000 b8a9 	b.w	8010400 <_fwalk_reent>
 80102ae:	bf00      	nop
 80102b0:	08010255 	.word	0x08010255

080102b4 <std.isra.0>:
 80102b4:	2300      	movs	r3, #0
 80102b6:	b510      	push	{r4, lr}
 80102b8:	4604      	mov	r4, r0
 80102ba:	6003      	str	r3, [r0, #0]
 80102bc:	6043      	str	r3, [r0, #4]
 80102be:	6083      	str	r3, [r0, #8]
 80102c0:	8181      	strh	r1, [r0, #12]
 80102c2:	6643      	str	r3, [r0, #100]	; 0x64
 80102c4:	81c2      	strh	r2, [r0, #14]
 80102c6:	6103      	str	r3, [r0, #16]
 80102c8:	6143      	str	r3, [r0, #20]
 80102ca:	6183      	str	r3, [r0, #24]
 80102cc:	4619      	mov	r1, r3
 80102ce:	2208      	movs	r2, #8
 80102d0:	305c      	adds	r0, #92	; 0x5c
 80102d2:	f000 f94e 	bl	8010572 <memset>
 80102d6:	4b05      	ldr	r3, [pc, #20]	; (80102ec <std.isra.0+0x38>)
 80102d8:	6263      	str	r3, [r4, #36]	; 0x24
 80102da:	4b05      	ldr	r3, [pc, #20]	; (80102f0 <std.isra.0+0x3c>)
 80102dc:	62a3      	str	r3, [r4, #40]	; 0x28
 80102de:	4b05      	ldr	r3, [pc, #20]	; (80102f4 <std.isra.0+0x40>)
 80102e0:	62e3      	str	r3, [r4, #44]	; 0x2c
 80102e2:	4b05      	ldr	r3, [pc, #20]	; (80102f8 <std.isra.0+0x44>)
 80102e4:	6224      	str	r4, [r4, #32]
 80102e6:	6323      	str	r3, [r4, #48]	; 0x30
 80102e8:	bd10      	pop	{r4, pc}
 80102ea:	bf00      	nop
 80102ec:	08010b39 	.word	0x08010b39
 80102f0:	08010b5b 	.word	0x08010b5b
 80102f4:	08010b93 	.word	0x08010b93
 80102f8:	08010bb7 	.word	0x08010bb7

080102fc <__sfmoreglue>:
 80102fc:	b570      	push	{r4, r5, r6, lr}
 80102fe:	1e4a      	subs	r2, r1, #1
 8010300:	2568      	movs	r5, #104	; 0x68
 8010302:	4355      	muls	r5, r2
 8010304:	460e      	mov	r6, r1
 8010306:	f105 0174 	add.w	r1, r5, #116	; 0x74
 801030a:	f000 f989 	bl	8010620 <_malloc_r>
 801030e:	4604      	mov	r4, r0
 8010310:	b140      	cbz	r0, 8010324 <__sfmoreglue+0x28>
 8010312:	2100      	movs	r1, #0
 8010314:	e880 0042 	stmia.w	r0, {r1, r6}
 8010318:	300c      	adds	r0, #12
 801031a:	60a0      	str	r0, [r4, #8]
 801031c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8010320:	f000 f927 	bl	8010572 <memset>
 8010324:	4620      	mov	r0, r4
 8010326:	bd70      	pop	{r4, r5, r6, pc}

08010328 <__sinit>:
 8010328:	6983      	ldr	r3, [r0, #24]
 801032a:	b510      	push	{r4, lr}
 801032c:	4604      	mov	r4, r0
 801032e:	bb33      	cbnz	r3, 801037e <__sinit+0x56>
 8010330:	6483      	str	r3, [r0, #72]	; 0x48
 8010332:	64c3      	str	r3, [r0, #76]	; 0x4c
 8010334:	6503      	str	r3, [r0, #80]	; 0x50
 8010336:	4b12      	ldr	r3, [pc, #72]	; (8010380 <__sinit+0x58>)
 8010338:	4a12      	ldr	r2, [pc, #72]	; (8010384 <__sinit+0x5c>)
 801033a:	681b      	ldr	r3, [r3, #0]
 801033c:	6282      	str	r2, [r0, #40]	; 0x28
 801033e:	4298      	cmp	r0, r3
 8010340:	bf04      	itt	eq
 8010342:	2301      	moveq	r3, #1
 8010344:	6183      	streq	r3, [r0, #24]
 8010346:	f000 f81f 	bl	8010388 <__sfp>
 801034a:	6060      	str	r0, [r4, #4]
 801034c:	4620      	mov	r0, r4
 801034e:	f000 f81b 	bl	8010388 <__sfp>
 8010352:	60a0      	str	r0, [r4, #8]
 8010354:	4620      	mov	r0, r4
 8010356:	f000 f817 	bl	8010388 <__sfp>
 801035a:	2200      	movs	r2, #0
 801035c:	60e0      	str	r0, [r4, #12]
 801035e:	2104      	movs	r1, #4
 8010360:	6860      	ldr	r0, [r4, #4]
 8010362:	f7ff ffa7 	bl	80102b4 <std.isra.0>
 8010366:	2201      	movs	r2, #1
 8010368:	2109      	movs	r1, #9
 801036a:	68a0      	ldr	r0, [r4, #8]
 801036c:	f7ff ffa2 	bl	80102b4 <std.isra.0>
 8010370:	2202      	movs	r2, #2
 8010372:	2112      	movs	r1, #18
 8010374:	68e0      	ldr	r0, [r4, #12]
 8010376:	f7ff ff9d 	bl	80102b4 <std.isra.0>
 801037a:	2301      	movs	r3, #1
 801037c:	61a3      	str	r3, [r4, #24]
 801037e:	bd10      	pop	{r4, pc}
 8010380:	080114f4 	.word	0x080114f4
 8010384:	080102a9 	.word	0x080102a9

08010388 <__sfp>:
 8010388:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801038a:	4b1c      	ldr	r3, [pc, #112]	; (80103fc <__sfp+0x74>)
 801038c:	681e      	ldr	r6, [r3, #0]
 801038e:	69b3      	ldr	r3, [r6, #24]
 8010390:	4607      	mov	r7, r0
 8010392:	b913      	cbnz	r3, 801039a <__sfp+0x12>
 8010394:	4630      	mov	r0, r6
 8010396:	f7ff ffc7 	bl	8010328 <__sinit>
 801039a:	3648      	adds	r6, #72	; 0x48
 801039c:	68b4      	ldr	r4, [r6, #8]
 801039e:	6873      	ldr	r3, [r6, #4]
 80103a0:	3b01      	subs	r3, #1
 80103a2:	d503      	bpl.n	80103ac <__sfp+0x24>
 80103a4:	6833      	ldr	r3, [r6, #0]
 80103a6:	b133      	cbz	r3, 80103b6 <__sfp+0x2e>
 80103a8:	6836      	ldr	r6, [r6, #0]
 80103aa:	e7f7      	b.n	801039c <__sfp+0x14>
 80103ac:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80103b0:	b16d      	cbz	r5, 80103ce <__sfp+0x46>
 80103b2:	3468      	adds	r4, #104	; 0x68
 80103b4:	e7f4      	b.n	80103a0 <__sfp+0x18>
 80103b6:	2104      	movs	r1, #4
 80103b8:	4638      	mov	r0, r7
 80103ba:	f7ff ff9f 	bl	80102fc <__sfmoreglue>
 80103be:	6030      	str	r0, [r6, #0]
 80103c0:	2800      	cmp	r0, #0
 80103c2:	d1f1      	bne.n	80103a8 <__sfp+0x20>
 80103c4:	230c      	movs	r3, #12
 80103c6:	603b      	str	r3, [r7, #0]
 80103c8:	4604      	mov	r4, r0
 80103ca:	4620      	mov	r0, r4
 80103cc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80103ce:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80103d2:	81e3      	strh	r3, [r4, #14]
 80103d4:	2301      	movs	r3, #1
 80103d6:	81a3      	strh	r3, [r4, #12]
 80103d8:	6665      	str	r5, [r4, #100]	; 0x64
 80103da:	6025      	str	r5, [r4, #0]
 80103dc:	60a5      	str	r5, [r4, #8]
 80103de:	6065      	str	r5, [r4, #4]
 80103e0:	6125      	str	r5, [r4, #16]
 80103e2:	6165      	str	r5, [r4, #20]
 80103e4:	61a5      	str	r5, [r4, #24]
 80103e6:	2208      	movs	r2, #8
 80103e8:	4629      	mov	r1, r5
 80103ea:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80103ee:	f000 f8c0 	bl	8010572 <memset>
 80103f2:	6365      	str	r5, [r4, #52]	; 0x34
 80103f4:	63a5      	str	r5, [r4, #56]	; 0x38
 80103f6:	64a5      	str	r5, [r4, #72]	; 0x48
 80103f8:	64e5      	str	r5, [r4, #76]	; 0x4c
 80103fa:	e7e6      	b.n	80103ca <__sfp+0x42>
 80103fc:	080114f4 	.word	0x080114f4

08010400 <_fwalk_reent>:
 8010400:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010404:	4680      	mov	r8, r0
 8010406:	4689      	mov	r9, r1
 8010408:	f100 0448 	add.w	r4, r0, #72	; 0x48
 801040c:	2600      	movs	r6, #0
 801040e:	b914      	cbnz	r4, 8010416 <_fwalk_reent+0x16>
 8010410:	4630      	mov	r0, r6
 8010412:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010416:	68a5      	ldr	r5, [r4, #8]
 8010418:	6867      	ldr	r7, [r4, #4]
 801041a:	3f01      	subs	r7, #1
 801041c:	d501      	bpl.n	8010422 <_fwalk_reent+0x22>
 801041e:	6824      	ldr	r4, [r4, #0]
 8010420:	e7f5      	b.n	801040e <_fwalk_reent+0xe>
 8010422:	89ab      	ldrh	r3, [r5, #12]
 8010424:	2b01      	cmp	r3, #1
 8010426:	d907      	bls.n	8010438 <_fwalk_reent+0x38>
 8010428:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801042c:	3301      	adds	r3, #1
 801042e:	d003      	beq.n	8010438 <_fwalk_reent+0x38>
 8010430:	4629      	mov	r1, r5
 8010432:	4640      	mov	r0, r8
 8010434:	47c8      	blx	r9
 8010436:	4306      	orrs	r6, r0
 8010438:	3568      	adds	r5, #104	; 0x68
 801043a:	e7ee      	b.n	801041a <_fwalk_reent+0x1a>

0801043c <__libc_init_array>:
 801043c:	b570      	push	{r4, r5, r6, lr}
 801043e:	4e0d      	ldr	r6, [pc, #52]	; (8010474 <__libc_init_array+0x38>)
 8010440:	4c0d      	ldr	r4, [pc, #52]	; (8010478 <__libc_init_array+0x3c>)
 8010442:	1ba4      	subs	r4, r4, r6
 8010444:	10a4      	asrs	r4, r4, #2
 8010446:	2500      	movs	r5, #0
 8010448:	42a5      	cmp	r5, r4
 801044a:	d109      	bne.n	8010460 <__libc_init_array+0x24>
 801044c:	4e0b      	ldr	r6, [pc, #44]	; (801047c <__libc_init_array+0x40>)
 801044e:	4c0c      	ldr	r4, [pc, #48]	; (8010480 <__libc_init_array+0x44>)
 8010450:	f000 fecc 	bl	80111ec <_init>
 8010454:	1ba4      	subs	r4, r4, r6
 8010456:	10a4      	asrs	r4, r4, #2
 8010458:	2500      	movs	r5, #0
 801045a:	42a5      	cmp	r5, r4
 801045c:	d105      	bne.n	801046a <__libc_init_array+0x2e>
 801045e:	bd70      	pop	{r4, r5, r6, pc}
 8010460:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8010464:	4798      	blx	r3
 8010466:	3501      	adds	r5, #1
 8010468:	e7ee      	b.n	8010448 <__libc_init_array+0xc>
 801046a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 801046e:	4798      	blx	r3
 8010470:	3501      	adds	r5, #1
 8010472:	e7f2      	b.n	801045a <__libc_init_array+0x1e>
 8010474:	08011534 	.word	0x08011534
 8010478:	08011534 	.word	0x08011534
 801047c:	08011534 	.word	0x08011534
 8010480:	08011538 	.word	0x08011538

08010484 <__swhatbuf_r>:
 8010484:	b570      	push	{r4, r5, r6, lr}
 8010486:	460e      	mov	r6, r1
 8010488:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801048c:	2900      	cmp	r1, #0
 801048e:	b090      	sub	sp, #64	; 0x40
 8010490:	4614      	mov	r4, r2
 8010492:	461d      	mov	r5, r3
 8010494:	da07      	bge.n	80104a6 <__swhatbuf_r+0x22>
 8010496:	2300      	movs	r3, #0
 8010498:	602b      	str	r3, [r5, #0]
 801049a:	89b3      	ldrh	r3, [r6, #12]
 801049c:	061a      	lsls	r2, r3, #24
 801049e:	d410      	bmi.n	80104c2 <__swhatbuf_r+0x3e>
 80104a0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80104a4:	e00e      	b.n	80104c4 <__swhatbuf_r+0x40>
 80104a6:	aa01      	add	r2, sp, #4
 80104a8:	f000 fc88 	bl	8010dbc <_fstat_r>
 80104ac:	2800      	cmp	r0, #0
 80104ae:	dbf2      	blt.n	8010496 <__swhatbuf_r+0x12>
 80104b0:	9a02      	ldr	r2, [sp, #8]
 80104b2:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80104b6:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80104ba:	425a      	negs	r2, r3
 80104bc:	415a      	adcs	r2, r3
 80104be:	602a      	str	r2, [r5, #0]
 80104c0:	e7ee      	b.n	80104a0 <__swhatbuf_r+0x1c>
 80104c2:	2340      	movs	r3, #64	; 0x40
 80104c4:	2000      	movs	r0, #0
 80104c6:	6023      	str	r3, [r4, #0]
 80104c8:	b010      	add	sp, #64	; 0x40
 80104ca:	bd70      	pop	{r4, r5, r6, pc}

080104cc <__smakebuf_r>:
 80104cc:	898b      	ldrh	r3, [r1, #12]
 80104ce:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80104d0:	079d      	lsls	r5, r3, #30
 80104d2:	4606      	mov	r6, r0
 80104d4:	460c      	mov	r4, r1
 80104d6:	d507      	bpl.n	80104e8 <__smakebuf_r+0x1c>
 80104d8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80104dc:	6023      	str	r3, [r4, #0]
 80104de:	6123      	str	r3, [r4, #16]
 80104e0:	2301      	movs	r3, #1
 80104e2:	6163      	str	r3, [r4, #20]
 80104e4:	b002      	add	sp, #8
 80104e6:	bd70      	pop	{r4, r5, r6, pc}
 80104e8:	ab01      	add	r3, sp, #4
 80104ea:	466a      	mov	r2, sp
 80104ec:	f7ff ffca 	bl	8010484 <__swhatbuf_r>
 80104f0:	9900      	ldr	r1, [sp, #0]
 80104f2:	4605      	mov	r5, r0
 80104f4:	4630      	mov	r0, r6
 80104f6:	f000 f893 	bl	8010620 <_malloc_r>
 80104fa:	b948      	cbnz	r0, 8010510 <__smakebuf_r+0x44>
 80104fc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010500:	059a      	lsls	r2, r3, #22
 8010502:	d4ef      	bmi.n	80104e4 <__smakebuf_r+0x18>
 8010504:	f023 0303 	bic.w	r3, r3, #3
 8010508:	f043 0302 	orr.w	r3, r3, #2
 801050c:	81a3      	strh	r3, [r4, #12]
 801050e:	e7e3      	b.n	80104d8 <__smakebuf_r+0xc>
 8010510:	4b0d      	ldr	r3, [pc, #52]	; (8010548 <__smakebuf_r+0x7c>)
 8010512:	62b3      	str	r3, [r6, #40]	; 0x28
 8010514:	89a3      	ldrh	r3, [r4, #12]
 8010516:	6020      	str	r0, [r4, #0]
 8010518:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801051c:	81a3      	strh	r3, [r4, #12]
 801051e:	9b00      	ldr	r3, [sp, #0]
 8010520:	6163      	str	r3, [r4, #20]
 8010522:	9b01      	ldr	r3, [sp, #4]
 8010524:	6120      	str	r0, [r4, #16]
 8010526:	b15b      	cbz	r3, 8010540 <__smakebuf_r+0x74>
 8010528:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801052c:	4630      	mov	r0, r6
 801052e:	f000 fc57 	bl	8010de0 <_isatty_r>
 8010532:	b128      	cbz	r0, 8010540 <__smakebuf_r+0x74>
 8010534:	89a3      	ldrh	r3, [r4, #12]
 8010536:	f023 0303 	bic.w	r3, r3, #3
 801053a:	f043 0301 	orr.w	r3, r3, #1
 801053e:	81a3      	strh	r3, [r4, #12]
 8010540:	89a3      	ldrh	r3, [r4, #12]
 8010542:	431d      	orrs	r5, r3
 8010544:	81a5      	strh	r5, [r4, #12]
 8010546:	e7cd      	b.n	80104e4 <__smakebuf_r+0x18>
 8010548:	080102a9 	.word	0x080102a9

0801054c <malloc>:
 801054c:	4b02      	ldr	r3, [pc, #8]	; (8010558 <malloc+0xc>)
 801054e:	4601      	mov	r1, r0
 8010550:	6818      	ldr	r0, [r3, #0]
 8010552:	f000 b865 	b.w	8010620 <_malloc_r>
 8010556:	bf00      	nop
 8010558:	200002f4 	.word	0x200002f4

0801055c <memcpy>:
 801055c:	b510      	push	{r4, lr}
 801055e:	1e43      	subs	r3, r0, #1
 8010560:	440a      	add	r2, r1
 8010562:	4291      	cmp	r1, r2
 8010564:	d100      	bne.n	8010568 <memcpy+0xc>
 8010566:	bd10      	pop	{r4, pc}
 8010568:	f811 4b01 	ldrb.w	r4, [r1], #1
 801056c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8010570:	e7f7      	b.n	8010562 <memcpy+0x6>

08010572 <memset>:
 8010572:	4402      	add	r2, r0
 8010574:	4603      	mov	r3, r0
 8010576:	4293      	cmp	r3, r2
 8010578:	d100      	bne.n	801057c <memset+0xa>
 801057a:	4770      	bx	lr
 801057c:	f803 1b01 	strb.w	r1, [r3], #1
 8010580:	e7f9      	b.n	8010576 <memset+0x4>
	...

08010584 <_free_r>:
 8010584:	b538      	push	{r3, r4, r5, lr}
 8010586:	4605      	mov	r5, r0
 8010588:	2900      	cmp	r1, #0
 801058a:	d045      	beq.n	8010618 <_free_r+0x94>
 801058c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8010590:	1f0c      	subs	r4, r1, #4
 8010592:	2b00      	cmp	r3, #0
 8010594:	bfb8      	it	lt
 8010596:	18e4      	addlt	r4, r4, r3
 8010598:	f000 fc5e 	bl	8010e58 <__malloc_lock>
 801059c:	4a1f      	ldr	r2, [pc, #124]	; (801061c <_free_r+0x98>)
 801059e:	6813      	ldr	r3, [r2, #0]
 80105a0:	4610      	mov	r0, r2
 80105a2:	b933      	cbnz	r3, 80105b2 <_free_r+0x2e>
 80105a4:	6063      	str	r3, [r4, #4]
 80105a6:	6014      	str	r4, [r2, #0]
 80105a8:	4628      	mov	r0, r5
 80105aa:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80105ae:	f000 bc54 	b.w	8010e5a <__malloc_unlock>
 80105b2:	42a3      	cmp	r3, r4
 80105b4:	d90c      	bls.n	80105d0 <_free_r+0x4c>
 80105b6:	6821      	ldr	r1, [r4, #0]
 80105b8:	1862      	adds	r2, r4, r1
 80105ba:	4293      	cmp	r3, r2
 80105bc:	bf04      	itt	eq
 80105be:	681a      	ldreq	r2, [r3, #0]
 80105c0:	685b      	ldreq	r3, [r3, #4]
 80105c2:	6063      	str	r3, [r4, #4]
 80105c4:	bf04      	itt	eq
 80105c6:	1852      	addeq	r2, r2, r1
 80105c8:	6022      	streq	r2, [r4, #0]
 80105ca:	6004      	str	r4, [r0, #0]
 80105cc:	e7ec      	b.n	80105a8 <_free_r+0x24>
 80105ce:	4613      	mov	r3, r2
 80105d0:	685a      	ldr	r2, [r3, #4]
 80105d2:	b10a      	cbz	r2, 80105d8 <_free_r+0x54>
 80105d4:	42a2      	cmp	r2, r4
 80105d6:	d9fa      	bls.n	80105ce <_free_r+0x4a>
 80105d8:	6819      	ldr	r1, [r3, #0]
 80105da:	1858      	adds	r0, r3, r1
 80105dc:	42a0      	cmp	r0, r4
 80105de:	d10b      	bne.n	80105f8 <_free_r+0x74>
 80105e0:	6820      	ldr	r0, [r4, #0]
 80105e2:	4401      	add	r1, r0
 80105e4:	1858      	adds	r0, r3, r1
 80105e6:	4282      	cmp	r2, r0
 80105e8:	6019      	str	r1, [r3, #0]
 80105ea:	d1dd      	bne.n	80105a8 <_free_r+0x24>
 80105ec:	6810      	ldr	r0, [r2, #0]
 80105ee:	6852      	ldr	r2, [r2, #4]
 80105f0:	605a      	str	r2, [r3, #4]
 80105f2:	4401      	add	r1, r0
 80105f4:	6019      	str	r1, [r3, #0]
 80105f6:	e7d7      	b.n	80105a8 <_free_r+0x24>
 80105f8:	d902      	bls.n	8010600 <_free_r+0x7c>
 80105fa:	230c      	movs	r3, #12
 80105fc:	602b      	str	r3, [r5, #0]
 80105fe:	e7d3      	b.n	80105a8 <_free_r+0x24>
 8010600:	6820      	ldr	r0, [r4, #0]
 8010602:	1821      	adds	r1, r4, r0
 8010604:	428a      	cmp	r2, r1
 8010606:	bf04      	itt	eq
 8010608:	6811      	ldreq	r1, [r2, #0]
 801060a:	6852      	ldreq	r2, [r2, #4]
 801060c:	6062      	str	r2, [r4, #4]
 801060e:	bf04      	itt	eq
 8010610:	1809      	addeq	r1, r1, r0
 8010612:	6021      	streq	r1, [r4, #0]
 8010614:	605c      	str	r4, [r3, #4]
 8010616:	e7c7      	b.n	80105a8 <_free_r+0x24>
 8010618:	bd38      	pop	{r3, r4, r5, pc}
 801061a:	bf00      	nop
 801061c:	200008d0 	.word	0x200008d0

08010620 <_malloc_r>:
 8010620:	b570      	push	{r4, r5, r6, lr}
 8010622:	1ccd      	adds	r5, r1, #3
 8010624:	f025 0503 	bic.w	r5, r5, #3
 8010628:	3508      	adds	r5, #8
 801062a:	2d0c      	cmp	r5, #12
 801062c:	bf38      	it	cc
 801062e:	250c      	movcc	r5, #12
 8010630:	2d00      	cmp	r5, #0
 8010632:	4606      	mov	r6, r0
 8010634:	db01      	blt.n	801063a <_malloc_r+0x1a>
 8010636:	42a9      	cmp	r1, r5
 8010638:	d903      	bls.n	8010642 <_malloc_r+0x22>
 801063a:	230c      	movs	r3, #12
 801063c:	6033      	str	r3, [r6, #0]
 801063e:	2000      	movs	r0, #0
 8010640:	bd70      	pop	{r4, r5, r6, pc}
 8010642:	f000 fc09 	bl	8010e58 <__malloc_lock>
 8010646:	4a23      	ldr	r2, [pc, #140]	; (80106d4 <_malloc_r+0xb4>)
 8010648:	6814      	ldr	r4, [r2, #0]
 801064a:	4621      	mov	r1, r4
 801064c:	b991      	cbnz	r1, 8010674 <_malloc_r+0x54>
 801064e:	4c22      	ldr	r4, [pc, #136]	; (80106d8 <_malloc_r+0xb8>)
 8010650:	6823      	ldr	r3, [r4, #0]
 8010652:	b91b      	cbnz	r3, 801065c <_malloc_r+0x3c>
 8010654:	4630      	mov	r0, r6
 8010656:	f000 fa3b 	bl	8010ad0 <_sbrk_r>
 801065a:	6020      	str	r0, [r4, #0]
 801065c:	4629      	mov	r1, r5
 801065e:	4630      	mov	r0, r6
 8010660:	f000 fa36 	bl	8010ad0 <_sbrk_r>
 8010664:	1c43      	adds	r3, r0, #1
 8010666:	d126      	bne.n	80106b6 <_malloc_r+0x96>
 8010668:	230c      	movs	r3, #12
 801066a:	6033      	str	r3, [r6, #0]
 801066c:	4630      	mov	r0, r6
 801066e:	f000 fbf4 	bl	8010e5a <__malloc_unlock>
 8010672:	e7e4      	b.n	801063e <_malloc_r+0x1e>
 8010674:	680b      	ldr	r3, [r1, #0]
 8010676:	1b5b      	subs	r3, r3, r5
 8010678:	d41a      	bmi.n	80106b0 <_malloc_r+0x90>
 801067a:	2b0b      	cmp	r3, #11
 801067c:	d90f      	bls.n	801069e <_malloc_r+0x7e>
 801067e:	600b      	str	r3, [r1, #0]
 8010680:	50cd      	str	r5, [r1, r3]
 8010682:	18cc      	adds	r4, r1, r3
 8010684:	4630      	mov	r0, r6
 8010686:	f000 fbe8 	bl	8010e5a <__malloc_unlock>
 801068a:	f104 000b 	add.w	r0, r4, #11
 801068e:	1d23      	adds	r3, r4, #4
 8010690:	f020 0007 	bic.w	r0, r0, #7
 8010694:	1ac3      	subs	r3, r0, r3
 8010696:	d01b      	beq.n	80106d0 <_malloc_r+0xb0>
 8010698:	425a      	negs	r2, r3
 801069a:	50e2      	str	r2, [r4, r3]
 801069c:	bd70      	pop	{r4, r5, r6, pc}
 801069e:	428c      	cmp	r4, r1
 80106a0:	bf0d      	iteet	eq
 80106a2:	6863      	ldreq	r3, [r4, #4]
 80106a4:	684b      	ldrne	r3, [r1, #4]
 80106a6:	6063      	strne	r3, [r4, #4]
 80106a8:	6013      	streq	r3, [r2, #0]
 80106aa:	bf18      	it	ne
 80106ac:	460c      	movne	r4, r1
 80106ae:	e7e9      	b.n	8010684 <_malloc_r+0x64>
 80106b0:	460c      	mov	r4, r1
 80106b2:	6849      	ldr	r1, [r1, #4]
 80106b4:	e7ca      	b.n	801064c <_malloc_r+0x2c>
 80106b6:	1cc4      	adds	r4, r0, #3
 80106b8:	f024 0403 	bic.w	r4, r4, #3
 80106bc:	42a0      	cmp	r0, r4
 80106be:	d005      	beq.n	80106cc <_malloc_r+0xac>
 80106c0:	1a21      	subs	r1, r4, r0
 80106c2:	4630      	mov	r0, r6
 80106c4:	f000 fa04 	bl	8010ad0 <_sbrk_r>
 80106c8:	3001      	adds	r0, #1
 80106ca:	d0cd      	beq.n	8010668 <_malloc_r+0x48>
 80106cc:	6025      	str	r5, [r4, #0]
 80106ce:	e7d9      	b.n	8010684 <_malloc_r+0x64>
 80106d0:	bd70      	pop	{r4, r5, r6, pc}
 80106d2:	bf00      	nop
 80106d4:	200008d0 	.word	0x200008d0
 80106d8:	200008d4 	.word	0x200008d4

080106dc <_printf_common>:
 80106dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80106e0:	4691      	mov	r9, r2
 80106e2:	461f      	mov	r7, r3
 80106e4:	688a      	ldr	r2, [r1, #8]
 80106e6:	690b      	ldr	r3, [r1, #16]
 80106e8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80106ec:	4293      	cmp	r3, r2
 80106ee:	bfb8      	it	lt
 80106f0:	4613      	movlt	r3, r2
 80106f2:	f8c9 3000 	str.w	r3, [r9]
 80106f6:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80106fa:	4606      	mov	r6, r0
 80106fc:	460c      	mov	r4, r1
 80106fe:	b112      	cbz	r2, 8010706 <_printf_common+0x2a>
 8010700:	3301      	adds	r3, #1
 8010702:	f8c9 3000 	str.w	r3, [r9]
 8010706:	6823      	ldr	r3, [r4, #0]
 8010708:	0699      	lsls	r1, r3, #26
 801070a:	bf42      	ittt	mi
 801070c:	f8d9 3000 	ldrmi.w	r3, [r9]
 8010710:	3302      	addmi	r3, #2
 8010712:	f8c9 3000 	strmi.w	r3, [r9]
 8010716:	6825      	ldr	r5, [r4, #0]
 8010718:	f015 0506 	ands.w	r5, r5, #6
 801071c:	d107      	bne.n	801072e <_printf_common+0x52>
 801071e:	f104 0a19 	add.w	sl, r4, #25
 8010722:	68e3      	ldr	r3, [r4, #12]
 8010724:	f8d9 2000 	ldr.w	r2, [r9]
 8010728:	1a9b      	subs	r3, r3, r2
 801072a:	429d      	cmp	r5, r3
 801072c:	db29      	blt.n	8010782 <_printf_common+0xa6>
 801072e:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8010732:	6822      	ldr	r2, [r4, #0]
 8010734:	3300      	adds	r3, #0
 8010736:	bf18      	it	ne
 8010738:	2301      	movne	r3, #1
 801073a:	0692      	lsls	r2, r2, #26
 801073c:	d42e      	bmi.n	801079c <_printf_common+0xc0>
 801073e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8010742:	4639      	mov	r1, r7
 8010744:	4630      	mov	r0, r6
 8010746:	47c0      	blx	r8
 8010748:	3001      	adds	r0, #1
 801074a:	d021      	beq.n	8010790 <_printf_common+0xb4>
 801074c:	6823      	ldr	r3, [r4, #0]
 801074e:	68e5      	ldr	r5, [r4, #12]
 8010750:	f8d9 2000 	ldr.w	r2, [r9]
 8010754:	f003 0306 	and.w	r3, r3, #6
 8010758:	2b04      	cmp	r3, #4
 801075a:	bf08      	it	eq
 801075c:	1aad      	subeq	r5, r5, r2
 801075e:	68a3      	ldr	r3, [r4, #8]
 8010760:	6922      	ldr	r2, [r4, #16]
 8010762:	bf0c      	ite	eq
 8010764:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8010768:	2500      	movne	r5, #0
 801076a:	4293      	cmp	r3, r2
 801076c:	bfc4      	itt	gt
 801076e:	1a9b      	subgt	r3, r3, r2
 8010770:	18ed      	addgt	r5, r5, r3
 8010772:	f04f 0900 	mov.w	r9, #0
 8010776:	341a      	adds	r4, #26
 8010778:	454d      	cmp	r5, r9
 801077a:	d11b      	bne.n	80107b4 <_printf_common+0xd8>
 801077c:	2000      	movs	r0, #0
 801077e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010782:	2301      	movs	r3, #1
 8010784:	4652      	mov	r2, sl
 8010786:	4639      	mov	r1, r7
 8010788:	4630      	mov	r0, r6
 801078a:	47c0      	blx	r8
 801078c:	3001      	adds	r0, #1
 801078e:	d103      	bne.n	8010798 <_printf_common+0xbc>
 8010790:	f04f 30ff 	mov.w	r0, #4294967295
 8010794:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010798:	3501      	adds	r5, #1
 801079a:	e7c2      	b.n	8010722 <_printf_common+0x46>
 801079c:	18e1      	adds	r1, r4, r3
 801079e:	1c5a      	adds	r2, r3, #1
 80107a0:	2030      	movs	r0, #48	; 0x30
 80107a2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80107a6:	4422      	add	r2, r4
 80107a8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80107ac:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80107b0:	3302      	adds	r3, #2
 80107b2:	e7c4      	b.n	801073e <_printf_common+0x62>
 80107b4:	2301      	movs	r3, #1
 80107b6:	4622      	mov	r2, r4
 80107b8:	4639      	mov	r1, r7
 80107ba:	4630      	mov	r0, r6
 80107bc:	47c0      	blx	r8
 80107be:	3001      	adds	r0, #1
 80107c0:	d0e6      	beq.n	8010790 <_printf_common+0xb4>
 80107c2:	f109 0901 	add.w	r9, r9, #1
 80107c6:	e7d7      	b.n	8010778 <_printf_common+0x9c>

080107c8 <_printf_i>:
 80107c8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80107cc:	4617      	mov	r7, r2
 80107ce:	7e0a      	ldrb	r2, [r1, #24]
 80107d0:	b085      	sub	sp, #20
 80107d2:	2a6e      	cmp	r2, #110	; 0x6e
 80107d4:	4698      	mov	r8, r3
 80107d6:	4606      	mov	r6, r0
 80107d8:	460c      	mov	r4, r1
 80107da:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80107dc:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 80107e0:	f000 80bc 	beq.w	801095c <_printf_i+0x194>
 80107e4:	d81a      	bhi.n	801081c <_printf_i+0x54>
 80107e6:	2a63      	cmp	r2, #99	; 0x63
 80107e8:	d02e      	beq.n	8010848 <_printf_i+0x80>
 80107ea:	d80a      	bhi.n	8010802 <_printf_i+0x3a>
 80107ec:	2a00      	cmp	r2, #0
 80107ee:	f000 80c8 	beq.w	8010982 <_printf_i+0x1ba>
 80107f2:	2a58      	cmp	r2, #88	; 0x58
 80107f4:	f000 808a 	beq.w	801090c <_printf_i+0x144>
 80107f8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80107fc:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 8010800:	e02a      	b.n	8010858 <_printf_i+0x90>
 8010802:	2a64      	cmp	r2, #100	; 0x64
 8010804:	d001      	beq.n	801080a <_printf_i+0x42>
 8010806:	2a69      	cmp	r2, #105	; 0x69
 8010808:	d1f6      	bne.n	80107f8 <_printf_i+0x30>
 801080a:	6821      	ldr	r1, [r4, #0]
 801080c:	681a      	ldr	r2, [r3, #0]
 801080e:	f011 0f80 	tst.w	r1, #128	; 0x80
 8010812:	d023      	beq.n	801085c <_printf_i+0x94>
 8010814:	1d11      	adds	r1, r2, #4
 8010816:	6019      	str	r1, [r3, #0]
 8010818:	6813      	ldr	r3, [r2, #0]
 801081a:	e027      	b.n	801086c <_printf_i+0xa4>
 801081c:	2a73      	cmp	r2, #115	; 0x73
 801081e:	f000 80b4 	beq.w	801098a <_printf_i+0x1c2>
 8010822:	d808      	bhi.n	8010836 <_printf_i+0x6e>
 8010824:	2a6f      	cmp	r2, #111	; 0x6f
 8010826:	d02a      	beq.n	801087e <_printf_i+0xb6>
 8010828:	2a70      	cmp	r2, #112	; 0x70
 801082a:	d1e5      	bne.n	80107f8 <_printf_i+0x30>
 801082c:	680a      	ldr	r2, [r1, #0]
 801082e:	f042 0220 	orr.w	r2, r2, #32
 8010832:	600a      	str	r2, [r1, #0]
 8010834:	e003      	b.n	801083e <_printf_i+0x76>
 8010836:	2a75      	cmp	r2, #117	; 0x75
 8010838:	d021      	beq.n	801087e <_printf_i+0xb6>
 801083a:	2a78      	cmp	r2, #120	; 0x78
 801083c:	d1dc      	bne.n	80107f8 <_printf_i+0x30>
 801083e:	2278      	movs	r2, #120	; 0x78
 8010840:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 8010844:	496e      	ldr	r1, [pc, #440]	; (8010a00 <_printf_i+0x238>)
 8010846:	e064      	b.n	8010912 <_printf_i+0x14a>
 8010848:	681a      	ldr	r2, [r3, #0]
 801084a:	f101 0542 	add.w	r5, r1, #66	; 0x42
 801084e:	1d11      	adds	r1, r2, #4
 8010850:	6019      	str	r1, [r3, #0]
 8010852:	6813      	ldr	r3, [r2, #0]
 8010854:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8010858:	2301      	movs	r3, #1
 801085a:	e0a3      	b.n	80109a4 <_printf_i+0x1dc>
 801085c:	f011 0f40 	tst.w	r1, #64	; 0x40
 8010860:	f102 0104 	add.w	r1, r2, #4
 8010864:	6019      	str	r1, [r3, #0]
 8010866:	d0d7      	beq.n	8010818 <_printf_i+0x50>
 8010868:	f9b2 3000 	ldrsh.w	r3, [r2]
 801086c:	2b00      	cmp	r3, #0
 801086e:	da03      	bge.n	8010878 <_printf_i+0xb0>
 8010870:	222d      	movs	r2, #45	; 0x2d
 8010872:	425b      	negs	r3, r3
 8010874:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8010878:	4962      	ldr	r1, [pc, #392]	; (8010a04 <_printf_i+0x23c>)
 801087a:	220a      	movs	r2, #10
 801087c:	e017      	b.n	80108ae <_printf_i+0xe6>
 801087e:	6820      	ldr	r0, [r4, #0]
 8010880:	6819      	ldr	r1, [r3, #0]
 8010882:	f010 0f80 	tst.w	r0, #128	; 0x80
 8010886:	d003      	beq.n	8010890 <_printf_i+0xc8>
 8010888:	1d08      	adds	r0, r1, #4
 801088a:	6018      	str	r0, [r3, #0]
 801088c:	680b      	ldr	r3, [r1, #0]
 801088e:	e006      	b.n	801089e <_printf_i+0xd6>
 8010890:	f010 0f40 	tst.w	r0, #64	; 0x40
 8010894:	f101 0004 	add.w	r0, r1, #4
 8010898:	6018      	str	r0, [r3, #0]
 801089a:	d0f7      	beq.n	801088c <_printf_i+0xc4>
 801089c:	880b      	ldrh	r3, [r1, #0]
 801089e:	4959      	ldr	r1, [pc, #356]	; (8010a04 <_printf_i+0x23c>)
 80108a0:	2a6f      	cmp	r2, #111	; 0x6f
 80108a2:	bf14      	ite	ne
 80108a4:	220a      	movne	r2, #10
 80108a6:	2208      	moveq	r2, #8
 80108a8:	2000      	movs	r0, #0
 80108aa:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 80108ae:	6865      	ldr	r5, [r4, #4]
 80108b0:	60a5      	str	r5, [r4, #8]
 80108b2:	2d00      	cmp	r5, #0
 80108b4:	f2c0 809c 	blt.w	80109f0 <_printf_i+0x228>
 80108b8:	6820      	ldr	r0, [r4, #0]
 80108ba:	f020 0004 	bic.w	r0, r0, #4
 80108be:	6020      	str	r0, [r4, #0]
 80108c0:	2b00      	cmp	r3, #0
 80108c2:	d13f      	bne.n	8010944 <_printf_i+0x17c>
 80108c4:	2d00      	cmp	r5, #0
 80108c6:	f040 8095 	bne.w	80109f4 <_printf_i+0x22c>
 80108ca:	4675      	mov	r5, lr
 80108cc:	2a08      	cmp	r2, #8
 80108ce:	d10b      	bne.n	80108e8 <_printf_i+0x120>
 80108d0:	6823      	ldr	r3, [r4, #0]
 80108d2:	07da      	lsls	r2, r3, #31
 80108d4:	d508      	bpl.n	80108e8 <_printf_i+0x120>
 80108d6:	6923      	ldr	r3, [r4, #16]
 80108d8:	6862      	ldr	r2, [r4, #4]
 80108da:	429a      	cmp	r2, r3
 80108dc:	bfde      	ittt	le
 80108de:	2330      	movle	r3, #48	; 0x30
 80108e0:	f805 3c01 	strble.w	r3, [r5, #-1]
 80108e4:	f105 35ff 	addle.w	r5, r5, #4294967295
 80108e8:	ebae 0305 	sub.w	r3, lr, r5
 80108ec:	6123      	str	r3, [r4, #16]
 80108ee:	f8cd 8000 	str.w	r8, [sp]
 80108f2:	463b      	mov	r3, r7
 80108f4:	aa03      	add	r2, sp, #12
 80108f6:	4621      	mov	r1, r4
 80108f8:	4630      	mov	r0, r6
 80108fa:	f7ff feef 	bl	80106dc <_printf_common>
 80108fe:	3001      	adds	r0, #1
 8010900:	d155      	bne.n	80109ae <_printf_i+0x1e6>
 8010902:	f04f 30ff 	mov.w	r0, #4294967295
 8010906:	b005      	add	sp, #20
 8010908:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801090c:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 8010910:	493c      	ldr	r1, [pc, #240]	; (8010a04 <_printf_i+0x23c>)
 8010912:	6822      	ldr	r2, [r4, #0]
 8010914:	6818      	ldr	r0, [r3, #0]
 8010916:	f012 0f80 	tst.w	r2, #128	; 0x80
 801091a:	f100 0504 	add.w	r5, r0, #4
 801091e:	601d      	str	r5, [r3, #0]
 8010920:	d001      	beq.n	8010926 <_printf_i+0x15e>
 8010922:	6803      	ldr	r3, [r0, #0]
 8010924:	e002      	b.n	801092c <_printf_i+0x164>
 8010926:	0655      	lsls	r5, r2, #25
 8010928:	d5fb      	bpl.n	8010922 <_printf_i+0x15a>
 801092a:	8803      	ldrh	r3, [r0, #0]
 801092c:	07d0      	lsls	r0, r2, #31
 801092e:	bf44      	itt	mi
 8010930:	f042 0220 	orrmi.w	r2, r2, #32
 8010934:	6022      	strmi	r2, [r4, #0]
 8010936:	b91b      	cbnz	r3, 8010940 <_printf_i+0x178>
 8010938:	6822      	ldr	r2, [r4, #0]
 801093a:	f022 0220 	bic.w	r2, r2, #32
 801093e:	6022      	str	r2, [r4, #0]
 8010940:	2210      	movs	r2, #16
 8010942:	e7b1      	b.n	80108a8 <_printf_i+0xe0>
 8010944:	4675      	mov	r5, lr
 8010946:	fbb3 f0f2 	udiv	r0, r3, r2
 801094a:	fb02 3310 	mls	r3, r2, r0, r3
 801094e:	5ccb      	ldrb	r3, [r1, r3]
 8010950:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8010954:	4603      	mov	r3, r0
 8010956:	2800      	cmp	r0, #0
 8010958:	d1f5      	bne.n	8010946 <_printf_i+0x17e>
 801095a:	e7b7      	b.n	80108cc <_printf_i+0x104>
 801095c:	6808      	ldr	r0, [r1, #0]
 801095e:	681a      	ldr	r2, [r3, #0]
 8010960:	6949      	ldr	r1, [r1, #20]
 8010962:	f010 0f80 	tst.w	r0, #128	; 0x80
 8010966:	d004      	beq.n	8010972 <_printf_i+0x1aa>
 8010968:	1d10      	adds	r0, r2, #4
 801096a:	6018      	str	r0, [r3, #0]
 801096c:	6813      	ldr	r3, [r2, #0]
 801096e:	6019      	str	r1, [r3, #0]
 8010970:	e007      	b.n	8010982 <_printf_i+0x1ba>
 8010972:	f010 0f40 	tst.w	r0, #64	; 0x40
 8010976:	f102 0004 	add.w	r0, r2, #4
 801097a:	6018      	str	r0, [r3, #0]
 801097c:	6813      	ldr	r3, [r2, #0]
 801097e:	d0f6      	beq.n	801096e <_printf_i+0x1a6>
 8010980:	8019      	strh	r1, [r3, #0]
 8010982:	2300      	movs	r3, #0
 8010984:	6123      	str	r3, [r4, #16]
 8010986:	4675      	mov	r5, lr
 8010988:	e7b1      	b.n	80108ee <_printf_i+0x126>
 801098a:	681a      	ldr	r2, [r3, #0]
 801098c:	1d11      	adds	r1, r2, #4
 801098e:	6019      	str	r1, [r3, #0]
 8010990:	6815      	ldr	r5, [r2, #0]
 8010992:	6862      	ldr	r2, [r4, #4]
 8010994:	2100      	movs	r1, #0
 8010996:	4628      	mov	r0, r5
 8010998:	f7ef fc22 	bl	80001e0 <memchr>
 801099c:	b108      	cbz	r0, 80109a2 <_printf_i+0x1da>
 801099e:	1b40      	subs	r0, r0, r5
 80109a0:	6060      	str	r0, [r4, #4]
 80109a2:	6863      	ldr	r3, [r4, #4]
 80109a4:	6123      	str	r3, [r4, #16]
 80109a6:	2300      	movs	r3, #0
 80109a8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80109ac:	e79f      	b.n	80108ee <_printf_i+0x126>
 80109ae:	6923      	ldr	r3, [r4, #16]
 80109b0:	462a      	mov	r2, r5
 80109b2:	4639      	mov	r1, r7
 80109b4:	4630      	mov	r0, r6
 80109b6:	47c0      	blx	r8
 80109b8:	3001      	adds	r0, #1
 80109ba:	d0a2      	beq.n	8010902 <_printf_i+0x13a>
 80109bc:	6823      	ldr	r3, [r4, #0]
 80109be:	079b      	lsls	r3, r3, #30
 80109c0:	d507      	bpl.n	80109d2 <_printf_i+0x20a>
 80109c2:	2500      	movs	r5, #0
 80109c4:	f104 0919 	add.w	r9, r4, #25
 80109c8:	68e3      	ldr	r3, [r4, #12]
 80109ca:	9a03      	ldr	r2, [sp, #12]
 80109cc:	1a9b      	subs	r3, r3, r2
 80109ce:	429d      	cmp	r5, r3
 80109d0:	db05      	blt.n	80109de <_printf_i+0x216>
 80109d2:	68e0      	ldr	r0, [r4, #12]
 80109d4:	9b03      	ldr	r3, [sp, #12]
 80109d6:	4298      	cmp	r0, r3
 80109d8:	bfb8      	it	lt
 80109da:	4618      	movlt	r0, r3
 80109dc:	e793      	b.n	8010906 <_printf_i+0x13e>
 80109de:	2301      	movs	r3, #1
 80109e0:	464a      	mov	r2, r9
 80109e2:	4639      	mov	r1, r7
 80109e4:	4630      	mov	r0, r6
 80109e6:	47c0      	blx	r8
 80109e8:	3001      	adds	r0, #1
 80109ea:	d08a      	beq.n	8010902 <_printf_i+0x13a>
 80109ec:	3501      	adds	r5, #1
 80109ee:	e7eb      	b.n	80109c8 <_printf_i+0x200>
 80109f0:	2b00      	cmp	r3, #0
 80109f2:	d1a7      	bne.n	8010944 <_printf_i+0x17c>
 80109f4:	780b      	ldrb	r3, [r1, #0]
 80109f6:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80109fa:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80109fe:	e765      	b.n	80108cc <_printf_i+0x104>
 8010a00:	08011509 	.word	0x08011509
 8010a04:	080114f8 	.word	0x080114f8

08010a08 <_puts_r>:
 8010a08:	b570      	push	{r4, r5, r6, lr}
 8010a0a:	460e      	mov	r6, r1
 8010a0c:	4605      	mov	r5, r0
 8010a0e:	b118      	cbz	r0, 8010a18 <_puts_r+0x10>
 8010a10:	6983      	ldr	r3, [r0, #24]
 8010a12:	b90b      	cbnz	r3, 8010a18 <_puts_r+0x10>
 8010a14:	f7ff fc88 	bl	8010328 <__sinit>
 8010a18:	69ab      	ldr	r3, [r5, #24]
 8010a1a:	68ac      	ldr	r4, [r5, #8]
 8010a1c:	b913      	cbnz	r3, 8010a24 <_puts_r+0x1c>
 8010a1e:	4628      	mov	r0, r5
 8010a20:	f7ff fc82 	bl	8010328 <__sinit>
 8010a24:	4b23      	ldr	r3, [pc, #140]	; (8010ab4 <_puts_r+0xac>)
 8010a26:	429c      	cmp	r4, r3
 8010a28:	d117      	bne.n	8010a5a <_puts_r+0x52>
 8010a2a:	686c      	ldr	r4, [r5, #4]
 8010a2c:	89a3      	ldrh	r3, [r4, #12]
 8010a2e:	071b      	lsls	r3, r3, #28
 8010a30:	d51d      	bpl.n	8010a6e <_puts_r+0x66>
 8010a32:	6923      	ldr	r3, [r4, #16]
 8010a34:	b1db      	cbz	r3, 8010a6e <_puts_r+0x66>
 8010a36:	3e01      	subs	r6, #1
 8010a38:	68a3      	ldr	r3, [r4, #8]
 8010a3a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8010a3e:	3b01      	subs	r3, #1
 8010a40:	60a3      	str	r3, [r4, #8]
 8010a42:	b9e9      	cbnz	r1, 8010a80 <_puts_r+0x78>
 8010a44:	2b00      	cmp	r3, #0
 8010a46:	da2e      	bge.n	8010aa6 <_puts_r+0x9e>
 8010a48:	4622      	mov	r2, r4
 8010a4a:	210a      	movs	r1, #10
 8010a4c:	4628      	mov	r0, r5
 8010a4e:	f000 f8d3 	bl	8010bf8 <__swbuf_r>
 8010a52:	3001      	adds	r0, #1
 8010a54:	d011      	beq.n	8010a7a <_puts_r+0x72>
 8010a56:	200a      	movs	r0, #10
 8010a58:	bd70      	pop	{r4, r5, r6, pc}
 8010a5a:	4b17      	ldr	r3, [pc, #92]	; (8010ab8 <_puts_r+0xb0>)
 8010a5c:	429c      	cmp	r4, r3
 8010a5e:	d101      	bne.n	8010a64 <_puts_r+0x5c>
 8010a60:	68ac      	ldr	r4, [r5, #8]
 8010a62:	e7e3      	b.n	8010a2c <_puts_r+0x24>
 8010a64:	4b15      	ldr	r3, [pc, #84]	; (8010abc <_puts_r+0xb4>)
 8010a66:	429c      	cmp	r4, r3
 8010a68:	bf08      	it	eq
 8010a6a:	68ec      	ldreq	r4, [r5, #12]
 8010a6c:	e7de      	b.n	8010a2c <_puts_r+0x24>
 8010a6e:	4621      	mov	r1, r4
 8010a70:	4628      	mov	r0, r5
 8010a72:	f000 f925 	bl	8010cc0 <__swsetup_r>
 8010a76:	2800      	cmp	r0, #0
 8010a78:	d0dd      	beq.n	8010a36 <_puts_r+0x2e>
 8010a7a:	f04f 30ff 	mov.w	r0, #4294967295
 8010a7e:	bd70      	pop	{r4, r5, r6, pc}
 8010a80:	2b00      	cmp	r3, #0
 8010a82:	da04      	bge.n	8010a8e <_puts_r+0x86>
 8010a84:	69a2      	ldr	r2, [r4, #24]
 8010a86:	4293      	cmp	r3, r2
 8010a88:	db06      	blt.n	8010a98 <_puts_r+0x90>
 8010a8a:	290a      	cmp	r1, #10
 8010a8c:	d004      	beq.n	8010a98 <_puts_r+0x90>
 8010a8e:	6823      	ldr	r3, [r4, #0]
 8010a90:	1c5a      	adds	r2, r3, #1
 8010a92:	6022      	str	r2, [r4, #0]
 8010a94:	7019      	strb	r1, [r3, #0]
 8010a96:	e7cf      	b.n	8010a38 <_puts_r+0x30>
 8010a98:	4622      	mov	r2, r4
 8010a9a:	4628      	mov	r0, r5
 8010a9c:	f000 f8ac 	bl	8010bf8 <__swbuf_r>
 8010aa0:	3001      	adds	r0, #1
 8010aa2:	d1c9      	bne.n	8010a38 <_puts_r+0x30>
 8010aa4:	e7e9      	b.n	8010a7a <_puts_r+0x72>
 8010aa6:	6823      	ldr	r3, [r4, #0]
 8010aa8:	200a      	movs	r0, #10
 8010aaa:	1c5a      	adds	r2, r3, #1
 8010aac:	6022      	str	r2, [r4, #0]
 8010aae:	7018      	strb	r0, [r3, #0]
 8010ab0:	bd70      	pop	{r4, r5, r6, pc}
 8010ab2:	bf00      	nop
 8010ab4:	080114b4 	.word	0x080114b4
 8010ab8:	080114d4 	.word	0x080114d4
 8010abc:	08011494 	.word	0x08011494

08010ac0 <puts>:
 8010ac0:	4b02      	ldr	r3, [pc, #8]	; (8010acc <puts+0xc>)
 8010ac2:	4601      	mov	r1, r0
 8010ac4:	6818      	ldr	r0, [r3, #0]
 8010ac6:	f7ff bf9f 	b.w	8010a08 <_puts_r>
 8010aca:	bf00      	nop
 8010acc:	200002f4 	.word	0x200002f4

08010ad0 <_sbrk_r>:
 8010ad0:	b538      	push	{r3, r4, r5, lr}
 8010ad2:	4c06      	ldr	r4, [pc, #24]	; (8010aec <_sbrk_r+0x1c>)
 8010ad4:	2300      	movs	r3, #0
 8010ad6:	4605      	mov	r5, r0
 8010ad8:	4608      	mov	r0, r1
 8010ada:	6023      	str	r3, [r4, #0]
 8010adc:	f000 fb78 	bl	80111d0 <_sbrk>
 8010ae0:	1c43      	adds	r3, r0, #1
 8010ae2:	d102      	bne.n	8010aea <_sbrk_r+0x1a>
 8010ae4:	6823      	ldr	r3, [r4, #0]
 8010ae6:	b103      	cbz	r3, 8010aea <_sbrk_r+0x1a>
 8010ae8:	602b      	str	r3, [r5, #0]
 8010aea:	bd38      	pop	{r3, r4, r5, pc}
 8010aec:	20000e44 	.word	0x20000e44

08010af0 <siprintf>:
 8010af0:	b40e      	push	{r1, r2, r3}
 8010af2:	b500      	push	{lr}
 8010af4:	b09c      	sub	sp, #112	; 0x70
 8010af6:	f44f 7102 	mov.w	r1, #520	; 0x208
 8010afa:	ab1d      	add	r3, sp, #116	; 0x74
 8010afc:	f8ad 1014 	strh.w	r1, [sp, #20]
 8010b00:	9002      	str	r0, [sp, #8]
 8010b02:	9006      	str	r0, [sp, #24]
 8010b04:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8010b08:	480a      	ldr	r0, [pc, #40]	; (8010b34 <siprintf+0x44>)
 8010b0a:	9104      	str	r1, [sp, #16]
 8010b0c:	9107      	str	r1, [sp, #28]
 8010b0e:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8010b12:	f853 2b04 	ldr.w	r2, [r3], #4
 8010b16:	f8ad 1016 	strh.w	r1, [sp, #22]
 8010b1a:	6800      	ldr	r0, [r0, #0]
 8010b1c:	9301      	str	r3, [sp, #4]
 8010b1e:	a902      	add	r1, sp, #8
 8010b20:	f000 fa1e 	bl	8010f60 <_svfiprintf_r>
 8010b24:	9b02      	ldr	r3, [sp, #8]
 8010b26:	2200      	movs	r2, #0
 8010b28:	701a      	strb	r2, [r3, #0]
 8010b2a:	b01c      	add	sp, #112	; 0x70
 8010b2c:	f85d eb04 	ldr.w	lr, [sp], #4
 8010b30:	b003      	add	sp, #12
 8010b32:	4770      	bx	lr
 8010b34:	200002f4 	.word	0x200002f4

08010b38 <__sread>:
 8010b38:	b510      	push	{r4, lr}
 8010b3a:	460c      	mov	r4, r1
 8010b3c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010b40:	f000 fb02 	bl	8011148 <_read_r>
 8010b44:	2800      	cmp	r0, #0
 8010b46:	bfab      	itete	ge
 8010b48:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8010b4a:	89a3      	ldrhlt	r3, [r4, #12]
 8010b4c:	181b      	addge	r3, r3, r0
 8010b4e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8010b52:	bfac      	ite	ge
 8010b54:	6563      	strge	r3, [r4, #84]	; 0x54
 8010b56:	81a3      	strhlt	r3, [r4, #12]
 8010b58:	bd10      	pop	{r4, pc}

08010b5a <__swrite>:
 8010b5a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010b5e:	461f      	mov	r7, r3
 8010b60:	898b      	ldrh	r3, [r1, #12]
 8010b62:	05db      	lsls	r3, r3, #23
 8010b64:	4605      	mov	r5, r0
 8010b66:	460c      	mov	r4, r1
 8010b68:	4616      	mov	r6, r2
 8010b6a:	d505      	bpl.n	8010b78 <__swrite+0x1e>
 8010b6c:	2302      	movs	r3, #2
 8010b6e:	2200      	movs	r2, #0
 8010b70:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010b74:	f000 f944 	bl	8010e00 <_lseek_r>
 8010b78:	89a3      	ldrh	r3, [r4, #12]
 8010b7a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8010b7e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8010b82:	81a3      	strh	r3, [r4, #12]
 8010b84:	4632      	mov	r2, r6
 8010b86:	463b      	mov	r3, r7
 8010b88:	4628      	mov	r0, r5
 8010b8a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8010b8e:	f000 b885 	b.w	8010c9c <_write_r>

08010b92 <__sseek>:
 8010b92:	b510      	push	{r4, lr}
 8010b94:	460c      	mov	r4, r1
 8010b96:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010b9a:	f000 f931 	bl	8010e00 <_lseek_r>
 8010b9e:	1c43      	adds	r3, r0, #1
 8010ba0:	89a3      	ldrh	r3, [r4, #12]
 8010ba2:	bf15      	itete	ne
 8010ba4:	6560      	strne	r0, [r4, #84]	; 0x54
 8010ba6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8010baa:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8010bae:	81a3      	strheq	r3, [r4, #12]
 8010bb0:	bf18      	it	ne
 8010bb2:	81a3      	strhne	r3, [r4, #12]
 8010bb4:	bd10      	pop	{r4, pc}

08010bb6 <__sclose>:
 8010bb6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010bba:	f000 b8ef 	b.w	8010d9c <_close_r>

08010bbe <strcpy>:
 8010bbe:	4603      	mov	r3, r0
 8010bc0:	f811 2b01 	ldrb.w	r2, [r1], #1
 8010bc4:	f803 2b01 	strb.w	r2, [r3], #1
 8010bc8:	2a00      	cmp	r2, #0
 8010bca:	d1f9      	bne.n	8010bc0 <strcpy+0x2>
 8010bcc:	4770      	bx	lr

08010bce <strncpy>:
 8010bce:	b570      	push	{r4, r5, r6, lr}
 8010bd0:	4604      	mov	r4, r0
 8010bd2:	b902      	cbnz	r2, 8010bd6 <strncpy+0x8>
 8010bd4:	bd70      	pop	{r4, r5, r6, pc}
 8010bd6:	4623      	mov	r3, r4
 8010bd8:	f811 5b01 	ldrb.w	r5, [r1], #1
 8010bdc:	f803 5b01 	strb.w	r5, [r3], #1
 8010be0:	1e56      	subs	r6, r2, #1
 8010be2:	b91d      	cbnz	r5, 8010bec <strncpy+0x1e>
 8010be4:	4414      	add	r4, r2
 8010be6:	42a3      	cmp	r3, r4
 8010be8:	d103      	bne.n	8010bf2 <strncpy+0x24>
 8010bea:	bd70      	pop	{r4, r5, r6, pc}
 8010bec:	461c      	mov	r4, r3
 8010bee:	4632      	mov	r2, r6
 8010bf0:	e7ef      	b.n	8010bd2 <strncpy+0x4>
 8010bf2:	f803 5b01 	strb.w	r5, [r3], #1
 8010bf6:	e7f6      	b.n	8010be6 <strncpy+0x18>

08010bf8 <__swbuf_r>:
 8010bf8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010bfa:	460e      	mov	r6, r1
 8010bfc:	4614      	mov	r4, r2
 8010bfe:	4605      	mov	r5, r0
 8010c00:	b118      	cbz	r0, 8010c0a <__swbuf_r+0x12>
 8010c02:	6983      	ldr	r3, [r0, #24]
 8010c04:	b90b      	cbnz	r3, 8010c0a <__swbuf_r+0x12>
 8010c06:	f7ff fb8f 	bl	8010328 <__sinit>
 8010c0a:	4b21      	ldr	r3, [pc, #132]	; (8010c90 <__swbuf_r+0x98>)
 8010c0c:	429c      	cmp	r4, r3
 8010c0e:	d12a      	bne.n	8010c66 <__swbuf_r+0x6e>
 8010c10:	686c      	ldr	r4, [r5, #4]
 8010c12:	69a3      	ldr	r3, [r4, #24]
 8010c14:	60a3      	str	r3, [r4, #8]
 8010c16:	89a3      	ldrh	r3, [r4, #12]
 8010c18:	071a      	lsls	r2, r3, #28
 8010c1a:	d52e      	bpl.n	8010c7a <__swbuf_r+0x82>
 8010c1c:	6923      	ldr	r3, [r4, #16]
 8010c1e:	b363      	cbz	r3, 8010c7a <__swbuf_r+0x82>
 8010c20:	6923      	ldr	r3, [r4, #16]
 8010c22:	6820      	ldr	r0, [r4, #0]
 8010c24:	1ac0      	subs	r0, r0, r3
 8010c26:	6963      	ldr	r3, [r4, #20]
 8010c28:	b2f6      	uxtb	r6, r6
 8010c2a:	4298      	cmp	r0, r3
 8010c2c:	4637      	mov	r7, r6
 8010c2e:	db04      	blt.n	8010c3a <__swbuf_r+0x42>
 8010c30:	4621      	mov	r1, r4
 8010c32:	4628      	mov	r0, r5
 8010c34:	f7ff fb0e 	bl	8010254 <_fflush_r>
 8010c38:	bb28      	cbnz	r0, 8010c86 <__swbuf_r+0x8e>
 8010c3a:	68a3      	ldr	r3, [r4, #8]
 8010c3c:	3b01      	subs	r3, #1
 8010c3e:	60a3      	str	r3, [r4, #8]
 8010c40:	6823      	ldr	r3, [r4, #0]
 8010c42:	1c5a      	adds	r2, r3, #1
 8010c44:	6022      	str	r2, [r4, #0]
 8010c46:	701e      	strb	r6, [r3, #0]
 8010c48:	6963      	ldr	r3, [r4, #20]
 8010c4a:	3001      	adds	r0, #1
 8010c4c:	4298      	cmp	r0, r3
 8010c4e:	d004      	beq.n	8010c5a <__swbuf_r+0x62>
 8010c50:	89a3      	ldrh	r3, [r4, #12]
 8010c52:	07db      	lsls	r3, r3, #31
 8010c54:	d519      	bpl.n	8010c8a <__swbuf_r+0x92>
 8010c56:	2e0a      	cmp	r6, #10
 8010c58:	d117      	bne.n	8010c8a <__swbuf_r+0x92>
 8010c5a:	4621      	mov	r1, r4
 8010c5c:	4628      	mov	r0, r5
 8010c5e:	f7ff faf9 	bl	8010254 <_fflush_r>
 8010c62:	b190      	cbz	r0, 8010c8a <__swbuf_r+0x92>
 8010c64:	e00f      	b.n	8010c86 <__swbuf_r+0x8e>
 8010c66:	4b0b      	ldr	r3, [pc, #44]	; (8010c94 <__swbuf_r+0x9c>)
 8010c68:	429c      	cmp	r4, r3
 8010c6a:	d101      	bne.n	8010c70 <__swbuf_r+0x78>
 8010c6c:	68ac      	ldr	r4, [r5, #8]
 8010c6e:	e7d0      	b.n	8010c12 <__swbuf_r+0x1a>
 8010c70:	4b09      	ldr	r3, [pc, #36]	; (8010c98 <__swbuf_r+0xa0>)
 8010c72:	429c      	cmp	r4, r3
 8010c74:	bf08      	it	eq
 8010c76:	68ec      	ldreq	r4, [r5, #12]
 8010c78:	e7cb      	b.n	8010c12 <__swbuf_r+0x1a>
 8010c7a:	4621      	mov	r1, r4
 8010c7c:	4628      	mov	r0, r5
 8010c7e:	f000 f81f 	bl	8010cc0 <__swsetup_r>
 8010c82:	2800      	cmp	r0, #0
 8010c84:	d0cc      	beq.n	8010c20 <__swbuf_r+0x28>
 8010c86:	f04f 37ff 	mov.w	r7, #4294967295
 8010c8a:	4638      	mov	r0, r7
 8010c8c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010c8e:	bf00      	nop
 8010c90:	080114b4 	.word	0x080114b4
 8010c94:	080114d4 	.word	0x080114d4
 8010c98:	08011494 	.word	0x08011494

08010c9c <_write_r>:
 8010c9c:	b538      	push	{r3, r4, r5, lr}
 8010c9e:	4c07      	ldr	r4, [pc, #28]	; (8010cbc <_write_r+0x20>)
 8010ca0:	4605      	mov	r5, r0
 8010ca2:	4608      	mov	r0, r1
 8010ca4:	4611      	mov	r1, r2
 8010ca6:	2200      	movs	r2, #0
 8010ca8:	6022      	str	r2, [r4, #0]
 8010caa:	461a      	mov	r2, r3
 8010cac:	f7f4 f806 	bl	8004cbc <_write>
 8010cb0:	1c43      	adds	r3, r0, #1
 8010cb2:	d102      	bne.n	8010cba <_write_r+0x1e>
 8010cb4:	6823      	ldr	r3, [r4, #0]
 8010cb6:	b103      	cbz	r3, 8010cba <_write_r+0x1e>
 8010cb8:	602b      	str	r3, [r5, #0]
 8010cba:	bd38      	pop	{r3, r4, r5, pc}
 8010cbc:	20000e44 	.word	0x20000e44

08010cc0 <__swsetup_r>:
 8010cc0:	4b32      	ldr	r3, [pc, #200]	; (8010d8c <__swsetup_r+0xcc>)
 8010cc2:	b570      	push	{r4, r5, r6, lr}
 8010cc4:	681d      	ldr	r5, [r3, #0]
 8010cc6:	4606      	mov	r6, r0
 8010cc8:	460c      	mov	r4, r1
 8010cca:	b125      	cbz	r5, 8010cd6 <__swsetup_r+0x16>
 8010ccc:	69ab      	ldr	r3, [r5, #24]
 8010cce:	b913      	cbnz	r3, 8010cd6 <__swsetup_r+0x16>
 8010cd0:	4628      	mov	r0, r5
 8010cd2:	f7ff fb29 	bl	8010328 <__sinit>
 8010cd6:	4b2e      	ldr	r3, [pc, #184]	; (8010d90 <__swsetup_r+0xd0>)
 8010cd8:	429c      	cmp	r4, r3
 8010cda:	d10f      	bne.n	8010cfc <__swsetup_r+0x3c>
 8010cdc:	686c      	ldr	r4, [r5, #4]
 8010cde:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010ce2:	b29a      	uxth	r2, r3
 8010ce4:	0715      	lsls	r5, r2, #28
 8010ce6:	d42c      	bmi.n	8010d42 <__swsetup_r+0x82>
 8010ce8:	06d0      	lsls	r0, r2, #27
 8010cea:	d411      	bmi.n	8010d10 <__swsetup_r+0x50>
 8010cec:	2209      	movs	r2, #9
 8010cee:	6032      	str	r2, [r6, #0]
 8010cf0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8010cf4:	81a3      	strh	r3, [r4, #12]
 8010cf6:	f04f 30ff 	mov.w	r0, #4294967295
 8010cfa:	bd70      	pop	{r4, r5, r6, pc}
 8010cfc:	4b25      	ldr	r3, [pc, #148]	; (8010d94 <__swsetup_r+0xd4>)
 8010cfe:	429c      	cmp	r4, r3
 8010d00:	d101      	bne.n	8010d06 <__swsetup_r+0x46>
 8010d02:	68ac      	ldr	r4, [r5, #8]
 8010d04:	e7eb      	b.n	8010cde <__swsetup_r+0x1e>
 8010d06:	4b24      	ldr	r3, [pc, #144]	; (8010d98 <__swsetup_r+0xd8>)
 8010d08:	429c      	cmp	r4, r3
 8010d0a:	bf08      	it	eq
 8010d0c:	68ec      	ldreq	r4, [r5, #12]
 8010d0e:	e7e6      	b.n	8010cde <__swsetup_r+0x1e>
 8010d10:	0751      	lsls	r1, r2, #29
 8010d12:	d512      	bpl.n	8010d3a <__swsetup_r+0x7a>
 8010d14:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8010d16:	b141      	cbz	r1, 8010d2a <__swsetup_r+0x6a>
 8010d18:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8010d1c:	4299      	cmp	r1, r3
 8010d1e:	d002      	beq.n	8010d26 <__swsetup_r+0x66>
 8010d20:	4630      	mov	r0, r6
 8010d22:	f7ff fc2f 	bl	8010584 <_free_r>
 8010d26:	2300      	movs	r3, #0
 8010d28:	6363      	str	r3, [r4, #52]	; 0x34
 8010d2a:	89a3      	ldrh	r3, [r4, #12]
 8010d2c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8010d30:	81a3      	strh	r3, [r4, #12]
 8010d32:	2300      	movs	r3, #0
 8010d34:	6063      	str	r3, [r4, #4]
 8010d36:	6923      	ldr	r3, [r4, #16]
 8010d38:	6023      	str	r3, [r4, #0]
 8010d3a:	89a3      	ldrh	r3, [r4, #12]
 8010d3c:	f043 0308 	orr.w	r3, r3, #8
 8010d40:	81a3      	strh	r3, [r4, #12]
 8010d42:	6923      	ldr	r3, [r4, #16]
 8010d44:	b94b      	cbnz	r3, 8010d5a <__swsetup_r+0x9a>
 8010d46:	89a3      	ldrh	r3, [r4, #12]
 8010d48:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8010d4c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8010d50:	d003      	beq.n	8010d5a <__swsetup_r+0x9a>
 8010d52:	4621      	mov	r1, r4
 8010d54:	4630      	mov	r0, r6
 8010d56:	f7ff fbb9 	bl	80104cc <__smakebuf_r>
 8010d5a:	89a2      	ldrh	r2, [r4, #12]
 8010d5c:	f012 0301 	ands.w	r3, r2, #1
 8010d60:	d00c      	beq.n	8010d7c <__swsetup_r+0xbc>
 8010d62:	2300      	movs	r3, #0
 8010d64:	60a3      	str	r3, [r4, #8]
 8010d66:	6963      	ldr	r3, [r4, #20]
 8010d68:	425b      	negs	r3, r3
 8010d6a:	61a3      	str	r3, [r4, #24]
 8010d6c:	6923      	ldr	r3, [r4, #16]
 8010d6e:	b953      	cbnz	r3, 8010d86 <__swsetup_r+0xc6>
 8010d70:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010d74:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8010d78:	d1ba      	bne.n	8010cf0 <__swsetup_r+0x30>
 8010d7a:	bd70      	pop	{r4, r5, r6, pc}
 8010d7c:	0792      	lsls	r2, r2, #30
 8010d7e:	bf58      	it	pl
 8010d80:	6963      	ldrpl	r3, [r4, #20]
 8010d82:	60a3      	str	r3, [r4, #8]
 8010d84:	e7f2      	b.n	8010d6c <__swsetup_r+0xac>
 8010d86:	2000      	movs	r0, #0
 8010d88:	e7f7      	b.n	8010d7a <__swsetup_r+0xba>
 8010d8a:	bf00      	nop
 8010d8c:	200002f4 	.word	0x200002f4
 8010d90:	080114b4 	.word	0x080114b4
 8010d94:	080114d4 	.word	0x080114d4
 8010d98:	08011494 	.word	0x08011494

08010d9c <_close_r>:
 8010d9c:	b538      	push	{r3, r4, r5, lr}
 8010d9e:	4c06      	ldr	r4, [pc, #24]	; (8010db8 <_close_r+0x1c>)
 8010da0:	2300      	movs	r3, #0
 8010da2:	4605      	mov	r5, r0
 8010da4:	4608      	mov	r0, r1
 8010da6:	6023      	str	r3, [r4, #0]
 8010da8:	f000 f9ea 	bl	8011180 <_close>
 8010dac:	1c43      	adds	r3, r0, #1
 8010dae:	d102      	bne.n	8010db6 <_close_r+0x1a>
 8010db0:	6823      	ldr	r3, [r4, #0]
 8010db2:	b103      	cbz	r3, 8010db6 <_close_r+0x1a>
 8010db4:	602b      	str	r3, [r5, #0]
 8010db6:	bd38      	pop	{r3, r4, r5, pc}
 8010db8:	20000e44 	.word	0x20000e44

08010dbc <_fstat_r>:
 8010dbc:	b538      	push	{r3, r4, r5, lr}
 8010dbe:	4c07      	ldr	r4, [pc, #28]	; (8010ddc <_fstat_r+0x20>)
 8010dc0:	2300      	movs	r3, #0
 8010dc2:	4605      	mov	r5, r0
 8010dc4:	4608      	mov	r0, r1
 8010dc6:	4611      	mov	r1, r2
 8010dc8:	6023      	str	r3, [r4, #0]
 8010dca:	f000 f9e1 	bl	8011190 <_fstat>
 8010dce:	1c43      	adds	r3, r0, #1
 8010dd0:	d102      	bne.n	8010dd8 <_fstat_r+0x1c>
 8010dd2:	6823      	ldr	r3, [r4, #0]
 8010dd4:	b103      	cbz	r3, 8010dd8 <_fstat_r+0x1c>
 8010dd6:	602b      	str	r3, [r5, #0]
 8010dd8:	bd38      	pop	{r3, r4, r5, pc}
 8010dda:	bf00      	nop
 8010ddc:	20000e44 	.word	0x20000e44

08010de0 <_isatty_r>:
 8010de0:	b538      	push	{r3, r4, r5, lr}
 8010de2:	4c06      	ldr	r4, [pc, #24]	; (8010dfc <_isatty_r+0x1c>)
 8010de4:	2300      	movs	r3, #0
 8010de6:	4605      	mov	r5, r0
 8010de8:	4608      	mov	r0, r1
 8010dea:	6023      	str	r3, [r4, #0]
 8010dec:	f000 f9d8 	bl	80111a0 <_isatty>
 8010df0:	1c43      	adds	r3, r0, #1
 8010df2:	d102      	bne.n	8010dfa <_isatty_r+0x1a>
 8010df4:	6823      	ldr	r3, [r4, #0]
 8010df6:	b103      	cbz	r3, 8010dfa <_isatty_r+0x1a>
 8010df8:	602b      	str	r3, [r5, #0]
 8010dfa:	bd38      	pop	{r3, r4, r5, pc}
 8010dfc:	20000e44 	.word	0x20000e44

08010e00 <_lseek_r>:
 8010e00:	b538      	push	{r3, r4, r5, lr}
 8010e02:	4c07      	ldr	r4, [pc, #28]	; (8010e20 <_lseek_r+0x20>)
 8010e04:	4605      	mov	r5, r0
 8010e06:	4608      	mov	r0, r1
 8010e08:	4611      	mov	r1, r2
 8010e0a:	2200      	movs	r2, #0
 8010e0c:	6022      	str	r2, [r4, #0]
 8010e0e:	461a      	mov	r2, r3
 8010e10:	f000 f9ce 	bl	80111b0 <_lseek>
 8010e14:	1c43      	adds	r3, r0, #1
 8010e16:	d102      	bne.n	8010e1e <_lseek_r+0x1e>
 8010e18:	6823      	ldr	r3, [r4, #0]
 8010e1a:	b103      	cbz	r3, 8010e1e <_lseek_r+0x1e>
 8010e1c:	602b      	str	r3, [r5, #0]
 8010e1e:	bd38      	pop	{r3, r4, r5, pc}
 8010e20:	20000e44 	.word	0x20000e44

08010e24 <memmove>:
 8010e24:	4288      	cmp	r0, r1
 8010e26:	b510      	push	{r4, lr}
 8010e28:	eb01 0302 	add.w	r3, r1, r2
 8010e2c:	d803      	bhi.n	8010e36 <memmove+0x12>
 8010e2e:	1e42      	subs	r2, r0, #1
 8010e30:	4299      	cmp	r1, r3
 8010e32:	d10c      	bne.n	8010e4e <memmove+0x2a>
 8010e34:	bd10      	pop	{r4, pc}
 8010e36:	4298      	cmp	r0, r3
 8010e38:	d2f9      	bcs.n	8010e2e <memmove+0xa>
 8010e3a:	1881      	adds	r1, r0, r2
 8010e3c:	1ad2      	subs	r2, r2, r3
 8010e3e:	42d3      	cmn	r3, r2
 8010e40:	d100      	bne.n	8010e44 <memmove+0x20>
 8010e42:	bd10      	pop	{r4, pc}
 8010e44:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8010e48:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8010e4c:	e7f7      	b.n	8010e3e <memmove+0x1a>
 8010e4e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8010e52:	f802 4f01 	strb.w	r4, [r2, #1]!
 8010e56:	e7eb      	b.n	8010e30 <memmove+0xc>

08010e58 <__malloc_lock>:
 8010e58:	4770      	bx	lr

08010e5a <__malloc_unlock>:
 8010e5a:	4770      	bx	lr

08010e5c <_realloc_r>:
 8010e5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010e5e:	4607      	mov	r7, r0
 8010e60:	4614      	mov	r4, r2
 8010e62:	460e      	mov	r6, r1
 8010e64:	b921      	cbnz	r1, 8010e70 <_realloc_r+0x14>
 8010e66:	4611      	mov	r1, r2
 8010e68:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8010e6c:	f7ff bbd8 	b.w	8010620 <_malloc_r>
 8010e70:	b922      	cbnz	r2, 8010e7c <_realloc_r+0x20>
 8010e72:	f7ff fb87 	bl	8010584 <_free_r>
 8010e76:	4625      	mov	r5, r4
 8010e78:	4628      	mov	r0, r5
 8010e7a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010e7c:	f000 f976 	bl	801116c <_malloc_usable_size_r>
 8010e80:	4284      	cmp	r4, r0
 8010e82:	d90f      	bls.n	8010ea4 <_realloc_r+0x48>
 8010e84:	4621      	mov	r1, r4
 8010e86:	4638      	mov	r0, r7
 8010e88:	f7ff fbca 	bl	8010620 <_malloc_r>
 8010e8c:	4605      	mov	r5, r0
 8010e8e:	2800      	cmp	r0, #0
 8010e90:	d0f2      	beq.n	8010e78 <_realloc_r+0x1c>
 8010e92:	4631      	mov	r1, r6
 8010e94:	4622      	mov	r2, r4
 8010e96:	f7ff fb61 	bl	801055c <memcpy>
 8010e9a:	4631      	mov	r1, r6
 8010e9c:	4638      	mov	r0, r7
 8010e9e:	f7ff fb71 	bl	8010584 <_free_r>
 8010ea2:	e7e9      	b.n	8010e78 <_realloc_r+0x1c>
 8010ea4:	4635      	mov	r5, r6
 8010ea6:	e7e7      	b.n	8010e78 <_realloc_r+0x1c>

08010ea8 <__ssputs_r>:
 8010ea8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010eac:	688e      	ldr	r6, [r1, #8]
 8010eae:	429e      	cmp	r6, r3
 8010eb0:	4682      	mov	sl, r0
 8010eb2:	460c      	mov	r4, r1
 8010eb4:	4691      	mov	r9, r2
 8010eb6:	4698      	mov	r8, r3
 8010eb8:	d835      	bhi.n	8010f26 <__ssputs_r+0x7e>
 8010eba:	898a      	ldrh	r2, [r1, #12]
 8010ebc:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8010ec0:	d031      	beq.n	8010f26 <__ssputs_r+0x7e>
 8010ec2:	6825      	ldr	r5, [r4, #0]
 8010ec4:	6909      	ldr	r1, [r1, #16]
 8010ec6:	1a6f      	subs	r7, r5, r1
 8010ec8:	6965      	ldr	r5, [r4, #20]
 8010eca:	2302      	movs	r3, #2
 8010ecc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8010ed0:	fb95 f5f3 	sdiv	r5, r5, r3
 8010ed4:	f108 0301 	add.w	r3, r8, #1
 8010ed8:	443b      	add	r3, r7
 8010eda:	429d      	cmp	r5, r3
 8010edc:	bf38      	it	cc
 8010ede:	461d      	movcc	r5, r3
 8010ee0:	0553      	lsls	r3, r2, #21
 8010ee2:	d531      	bpl.n	8010f48 <__ssputs_r+0xa0>
 8010ee4:	4629      	mov	r1, r5
 8010ee6:	f7ff fb9b 	bl	8010620 <_malloc_r>
 8010eea:	4606      	mov	r6, r0
 8010eec:	b950      	cbnz	r0, 8010f04 <__ssputs_r+0x5c>
 8010eee:	230c      	movs	r3, #12
 8010ef0:	f8ca 3000 	str.w	r3, [sl]
 8010ef4:	89a3      	ldrh	r3, [r4, #12]
 8010ef6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8010efa:	81a3      	strh	r3, [r4, #12]
 8010efc:	f04f 30ff 	mov.w	r0, #4294967295
 8010f00:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010f04:	463a      	mov	r2, r7
 8010f06:	6921      	ldr	r1, [r4, #16]
 8010f08:	f7ff fb28 	bl	801055c <memcpy>
 8010f0c:	89a3      	ldrh	r3, [r4, #12]
 8010f0e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8010f12:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8010f16:	81a3      	strh	r3, [r4, #12]
 8010f18:	6126      	str	r6, [r4, #16]
 8010f1a:	6165      	str	r5, [r4, #20]
 8010f1c:	443e      	add	r6, r7
 8010f1e:	1bed      	subs	r5, r5, r7
 8010f20:	6026      	str	r6, [r4, #0]
 8010f22:	60a5      	str	r5, [r4, #8]
 8010f24:	4646      	mov	r6, r8
 8010f26:	4546      	cmp	r6, r8
 8010f28:	bf28      	it	cs
 8010f2a:	4646      	movcs	r6, r8
 8010f2c:	4632      	mov	r2, r6
 8010f2e:	4649      	mov	r1, r9
 8010f30:	6820      	ldr	r0, [r4, #0]
 8010f32:	f7ff ff77 	bl	8010e24 <memmove>
 8010f36:	68a3      	ldr	r3, [r4, #8]
 8010f38:	1b9b      	subs	r3, r3, r6
 8010f3a:	60a3      	str	r3, [r4, #8]
 8010f3c:	6823      	ldr	r3, [r4, #0]
 8010f3e:	441e      	add	r6, r3
 8010f40:	6026      	str	r6, [r4, #0]
 8010f42:	2000      	movs	r0, #0
 8010f44:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010f48:	462a      	mov	r2, r5
 8010f4a:	f7ff ff87 	bl	8010e5c <_realloc_r>
 8010f4e:	4606      	mov	r6, r0
 8010f50:	2800      	cmp	r0, #0
 8010f52:	d1e1      	bne.n	8010f18 <__ssputs_r+0x70>
 8010f54:	6921      	ldr	r1, [r4, #16]
 8010f56:	4650      	mov	r0, sl
 8010f58:	f7ff fb14 	bl	8010584 <_free_r>
 8010f5c:	e7c7      	b.n	8010eee <__ssputs_r+0x46>
	...

08010f60 <_svfiprintf_r>:
 8010f60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010f64:	b09d      	sub	sp, #116	; 0x74
 8010f66:	4680      	mov	r8, r0
 8010f68:	9303      	str	r3, [sp, #12]
 8010f6a:	898b      	ldrh	r3, [r1, #12]
 8010f6c:	061c      	lsls	r4, r3, #24
 8010f6e:	460d      	mov	r5, r1
 8010f70:	4616      	mov	r6, r2
 8010f72:	d50f      	bpl.n	8010f94 <_svfiprintf_r+0x34>
 8010f74:	690b      	ldr	r3, [r1, #16]
 8010f76:	b96b      	cbnz	r3, 8010f94 <_svfiprintf_r+0x34>
 8010f78:	2140      	movs	r1, #64	; 0x40
 8010f7a:	f7ff fb51 	bl	8010620 <_malloc_r>
 8010f7e:	6028      	str	r0, [r5, #0]
 8010f80:	6128      	str	r0, [r5, #16]
 8010f82:	b928      	cbnz	r0, 8010f90 <_svfiprintf_r+0x30>
 8010f84:	230c      	movs	r3, #12
 8010f86:	f8c8 3000 	str.w	r3, [r8]
 8010f8a:	f04f 30ff 	mov.w	r0, #4294967295
 8010f8e:	e0c5      	b.n	801111c <_svfiprintf_r+0x1bc>
 8010f90:	2340      	movs	r3, #64	; 0x40
 8010f92:	616b      	str	r3, [r5, #20]
 8010f94:	2300      	movs	r3, #0
 8010f96:	9309      	str	r3, [sp, #36]	; 0x24
 8010f98:	2320      	movs	r3, #32
 8010f9a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8010f9e:	2330      	movs	r3, #48	; 0x30
 8010fa0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8010fa4:	f04f 0b01 	mov.w	fp, #1
 8010fa8:	4637      	mov	r7, r6
 8010faa:	463c      	mov	r4, r7
 8010fac:	f814 3b01 	ldrb.w	r3, [r4], #1
 8010fb0:	2b00      	cmp	r3, #0
 8010fb2:	d13c      	bne.n	801102e <_svfiprintf_r+0xce>
 8010fb4:	ebb7 0a06 	subs.w	sl, r7, r6
 8010fb8:	d00b      	beq.n	8010fd2 <_svfiprintf_r+0x72>
 8010fba:	4653      	mov	r3, sl
 8010fbc:	4632      	mov	r2, r6
 8010fbe:	4629      	mov	r1, r5
 8010fc0:	4640      	mov	r0, r8
 8010fc2:	f7ff ff71 	bl	8010ea8 <__ssputs_r>
 8010fc6:	3001      	adds	r0, #1
 8010fc8:	f000 80a3 	beq.w	8011112 <_svfiprintf_r+0x1b2>
 8010fcc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010fce:	4453      	add	r3, sl
 8010fd0:	9309      	str	r3, [sp, #36]	; 0x24
 8010fd2:	783b      	ldrb	r3, [r7, #0]
 8010fd4:	2b00      	cmp	r3, #0
 8010fd6:	f000 809c 	beq.w	8011112 <_svfiprintf_r+0x1b2>
 8010fda:	2300      	movs	r3, #0
 8010fdc:	f04f 32ff 	mov.w	r2, #4294967295
 8010fe0:	9304      	str	r3, [sp, #16]
 8010fe2:	9307      	str	r3, [sp, #28]
 8010fe4:	9205      	str	r2, [sp, #20]
 8010fe6:	9306      	str	r3, [sp, #24]
 8010fe8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8010fec:	931a      	str	r3, [sp, #104]	; 0x68
 8010fee:	2205      	movs	r2, #5
 8010ff0:	7821      	ldrb	r1, [r4, #0]
 8010ff2:	4850      	ldr	r0, [pc, #320]	; (8011134 <_svfiprintf_r+0x1d4>)
 8010ff4:	f7ef f8f4 	bl	80001e0 <memchr>
 8010ff8:	1c67      	adds	r7, r4, #1
 8010ffa:	9b04      	ldr	r3, [sp, #16]
 8010ffc:	b9d8      	cbnz	r0, 8011036 <_svfiprintf_r+0xd6>
 8010ffe:	06d9      	lsls	r1, r3, #27
 8011000:	bf44      	itt	mi
 8011002:	2220      	movmi	r2, #32
 8011004:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8011008:	071a      	lsls	r2, r3, #28
 801100a:	bf44      	itt	mi
 801100c:	222b      	movmi	r2, #43	; 0x2b
 801100e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8011012:	7822      	ldrb	r2, [r4, #0]
 8011014:	2a2a      	cmp	r2, #42	; 0x2a
 8011016:	d016      	beq.n	8011046 <_svfiprintf_r+0xe6>
 8011018:	9a07      	ldr	r2, [sp, #28]
 801101a:	2100      	movs	r1, #0
 801101c:	200a      	movs	r0, #10
 801101e:	4627      	mov	r7, r4
 8011020:	3401      	adds	r4, #1
 8011022:	783b      	ldrb	r3, [r7, #0]
 8011024:	3b30      	subs	r3, #48	; 0x30
 8011026:	2b09      	cmp	r3, #9
 8011028:	d951      	bls.n	80110ce <_svfiprintf_r+0x16e>
 801102a:	b1c9      	cbz	r1, 8011060 <_svfiprintf_r+0x100>
 801102c:	e011      	b.n	8011052 <_svfiprintf_r+0xf2>
 801102e:	2b25      	cmp	r3, #37	; 0x25
 8011030:	d0c0      	beq.n	8010fb4 <_svfiprintf_r+0x54>
 8011032:	4627      	mov	r7, r4
 8011034:	e7b9      	b.n	8010faa <_svfiprintf_r+0x4a>
 8011036:	4a3f      	ldr	r2, [pc, #252]	; (8011134 <_svfiprintf_r+0x1d4>)
 8011038:	1a80      	subs	r0, r0, r2
 801103a:	fa0b f000 	lsl.w	r0, fp, r0
 801103e:	4318      	orrs	r0, r3
 8011040:	9004      	str	r0, [sp, #16]
 8011042:	463c      	mov	r4, r7
 8011044:	e7d3      	b.n	8010fee <_svfiprintf_r+0x8e>
 8011046:	9a03      	ldr	r2, [sp, #12]
 8011048:	1d11      	adds	r1, r2, #4
 801104a:	6812      	ldr	r2, [r2, #0]
 801104c:	9103      	str	r1, [sp, #12]
 801104e:	2a00      	cmp	r2, #0
 8011050:	db01      	blt.n	8011056 <_svfiprintf_r+0xf6>
 8011052:	9207      	str	r2, [sp, #28]
 8011054:	e004      	b.n	8011060 <_svfiprintf_r+0x100>
 8011056:	4252      	negs	r2, r2
 8011058:	f043 0302 	orr.w	r3, r3, #2
 801105c:	9207      	str	r2, [sp, #28]
 801105e:	9304      	str	r3, [sp, #16]
 8011060:	783b      	ldrb	r3, [r7, #0]
 8011062:	2b2e      	cmp	r3, #46	; 0x2e
 8011064:	d10e      	bne.n	8011084 <_svfiprintf_r+0x124>
 8011066:	787b      	ldrb	r3, [r7, #1]
 8011068:	2b2a      	cmp	r3, #42	; 0x2a
 801106a:	f107 0101 	add.w	r1, r7, #1
 801106e:	d132      	bne.n	80110d6 <_svfiprintf_r+0x176>
 8011070:	9b03      	ldr	r3, [sp, #12]
 8011072:	1d1a      	adds	r2, r3, #4
 8011074:	681b      	ldr	r3, [r3, #0]
 8011076:	9203      	str	r2, [sp, #12]
 8011078:	2b00      	cmp	r3, #0
 801107a:	bfb8      	it	lt
 801107c:	f04f 33ff 	movlt.w	r3, #4294967295
 8011080:	3702      	adds	r7, #2
 8011082:	9305      	str	r3, [sp, #20]
 8011084:	4c2c      	ldr	r4, [pc, #176]	; (8011138 <_svfiprintf_r+0x1d8>)
 8011086:	7839      	ldrb	r1, [r7, #0]
 8011088:	2203      	movs	r2, #3
 801108a:	4620      	mov	r0, r4
 801108c:	f7ef f8a8 	bl	80001e0 <memchr>
 8011090:	b138      	cbz	r0, 80110a2 <_svfiprintf_r+0x142>
 8011092:	2340      	movs	r3, #64	; 0x40
 8011094:	1b00      	subs	r0, r0, r4
 8011096:	fa03 f000 	lsl.w	r0, r3, r0
 801109a:	9b04      	ldr	r3, [sp, #16]
 801109c:	4303      	orrs	r3, r0
 801109e:	9304      	str	r3, [sp, #16]
 80110a0:	3701      	adds	r7, #1
 80110a2:	7839      	ldrb	r1, [r7, #0]
 80110a4:	4825      	ldr	r0, [pc, #148]	; (801113c <_svfiprintf_r+0x1dc>)
 80110a6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80110aa:	2206      	movs	r2, #6
 80110ac:	1c7e      	adds	r6, r7, #1
 80110ae:	f7ef f897 	bl	80001e0 <memchr>
 80110b2:	2800      	cmp	r0, #0
 80110b4:	d035      	beq.n	8011122 <_svfiprintf_r+0x1c2>
 80110b6:	4b22      	ldr	r3, [pc, #136]	; (8011140 <_svfiprintf_r+0x1e0>)
 80110b8:	b9fb      	cbnz	r3, 80110fa <_svfiprintf_r+0x19a>
 80110ba:	9b03      	ldr	r3, [sp, #12]
 80110bc:	3307      	adds	r3, #7
 80110be:	f023 0307 	bic.w	r3, r3, #7
 80110c2:	3308      	adds	r3, #8
 80110c4:	9303      	str	r3, [sp, #12]
 80110c6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80110c8:	444b      	add	r3, r9
 80110ca:	9309      	str	r3, [sp, #36]	; 0x24
 80110cc:	e76c      	b.n	8010fa8 <_svfiprintf_r+0x48>
 80110ce:	fb00 3202 	mla	r2, r0, r2, r3
 80110d2:	2101      	movs	r1, #1
 80110d4:	e7a3      	b.n	801101e <_svfiprintf_r+0xbe>
 80110d6:	2300      	movs	r3, #0
 80110d8:	9305      	str	r3, [sp, #20]
 80110da:	4618      	mov	r0, r3
 80110dc:	240a      	movs	r4, #10
 80110de:	460f      	mov	r7, r1
 80110e0:	3101      	adds	r1, #1
 80110e2:	783a      	ldrb	r2, [r7, #0]
 80110e4:	3a30      	subs	r2, #48	; 0x30
 80110e6:	2a09      	cmp	r2, #9
 80110e8:	d903      	bls.n	80110f2 <_svfiprintf_r+0x192>
 80110ea:	2b00      	cmp	r3, #0
 80110ec:	d0ca      	beq.n	8011084 <_svfiprintf_r+0x124>
 80110ee:	9005      	str	r0, [sp, #20]
 80110f0:	e7c8      	b.n	8011084 <_svfiprintf_r+0x124>
 80110f2:	fb04 2000 	mla	r0, r4, r0, r2
 80110f6:	2301      	movs	r3, #1
 80110f8:	e7f1      	b.n	80110de <_svfiprintf_r+0x17e>
 80110fa:	ab03      	add	r3, sp, #12
 80110fc:	9300      	str	r3, [sp, #0]
 80110fe:	462a      	mov	r2, r5
 8011100:	4b10      	ldr	r3, [pc, #64]	; (8011144 <_svfiprintf_r+0x1e4>)
 8011102:	a904      	add	r1, sp, #16
 8011104:	4640      	mov	r0, r8
 8011106:	f3af 8000 	nop.w
 801110a:	f1b0 3fff 	cmp.w	r0, #4294967295
 801110e:	4681      	mov	r9, r0
 8011110:	d1d9      	bne.n	80110c6 <_svfiprintf_r+0x166>
 8011112:	89ab      	ldrh	r3, [r5, #12]
 8011114:	065b      	lsls	r3, r3, #25
 8011116:	f53f af38 	bmi.w	8010f8a <_svfiprintf_r+0x2a>
 801111a:	9809      	ldr	r0, [sp, #36]	; 0x24
 801111c:	b01d      	add	sp, #116	; 0x74
 801111e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011122:	ab03      	add	r3, sp, #12
 8011124:	9300      	str	r3, [sp, #0]
 8011126:	462a      	mov	r2, r5
 8011128:	4b06      	ldr	r3, [pc, #24]	; (8011144 <_svfiprintf_r+0x1e4>)
 801112a:	a904      	add	r1, sp, #16
 801112c:	4640      	mov	r0, r8
 801112e:	f7ff fb4b 	bl	80107c8 <_printf_i>
 8011132:	e7ea      	b.n	801110a <_svfiprintf_r+0x1aa>
 8011134:	0801151a 	.word	0x0801151a
 8011138:	08011520 	.word	0x08011520
 801113c:	08011524 	.word	0x08011524
 8011140:	00000000 	.word	0x00000000
 8011144:	08010ea9 	.word	0x08010ea9

08011148 <_read_r>:
 8011148:	b538      	push	{r3, r4, r5, lr}
 801114a:	4c07      	ldr	r4, [pc, #28]	; (8011168 <_read_r+0x20>)
 801114c:	4605      	mov	r5, r0
 801114e:	4608      	mov	r0, r1
 8011150:	4611      	mov	r1, r2
 8011152:	2200      	movs	r2, #0
 8011154:	6022      	str	r2, [r4, #0]
 8011156:	461a      	mov	r2, r3
 8011158:	f000 f832 	bl	80111c0 <_read>
 801115c:	1c43      	adds	r3, r0, #1
 801115e:	d102      	bne.n	8011166 <_read_r+0x1e>
 8011160:	6823      	ldr	r3, [r4, #0]
 8011162:	b103      	cbz	r3, 8011166 <_read_r+0x1e>
 8011164:	602b      	str	r3, [r5, #0]
 8011166:	bd38      	pop	{r3, r4, r5, pc}
 8011168:	20000e44 	.word	0x20000e44

0801116c <_malloc_usable_size_r>:
 801116c:	f851 0c04 	ldr.w	r0, [r1, #-4]
 8011170:	2800      	cmp	r0, #0
 8011172:	f1a0 0004 	sub.w	r0, r0, #4
 8011176:	bfbc      	itt	lt
 8011178:	580b      	ldrlt	r3, [r1, r0]
 801117a:	18c0      	addlt	r0, r0, r3
 801117c:	4770      	bx	lr
	...

08011180 <_close>:
 8011180:	4b02      	ldr	r3, [pc, #8]	; (801118c <_close+0xc>)
 8011182:	2258      	movs	r2, #88	; 0x58
 8011184:	601a      	str	r2, [r3, #0]
 8011186:	f04f 30ff 	mov.w	r0, #4294967295
 801118a:	4770      	bx	lr
 801118c:	20000e44 	.word	0x20000e44

08011190 <_fstat>:
 8011190:	4b02      	ldr	r3, [pc, #8]	; (801119c <_fstat+0xc>)
 8011192:	2258      	movs	r2, #88	; 0x58
 8011194:	601a      	str	r2, [r3, #0]
 8011196:	f04f 30ff 	mov.w	r0, #4294967295
 801119a:	4770      	bx	lr
 801119c:	20000e44 	.word	0x20000e44

080111a0 <_isatty>:
 80111a0:	4b02      	ldr	r3, [pc, #8]	; (80111ac <_isatty+0xc>)
 80111a2:	2258      	movs	r2, #88	; 0x58
 80111a4:	601a      	str	r2, [r3, #0]
 80111a6:	2000      	movs	r0, #0
 80111a8:	4770      	bx	lr
 80111aa:	bf00      	nop
 80111ac:	20000e44 	.word	0x20000e44

080111b0 <_lseek>:
 80111b0:	4b02      	ldr	r3, [pc, #8]	; (80111bc <_lseek+0xc>)
 80111b2:	2258      	movs	r2, #88	; 0x58
 80111b4:	601a      	str	r2, [r3, #0]
 80111b6:	f04f 30ff 	mov.w	r0, #4294967295
 80111ba:	4770      	bx	lr
 80111bc:	20000e44 	.word	0x20000e44

080111c0 <_read>:
 80111c0:	4b02      	ldr	r3, [pc, #8]	; (80111cc <_read+0xc>)
 80111c2:	2258      	movs	r2, #88	; 0x58
 80111c4:	601a      	str	r2, [r3, #0]
 80111c6:	f04f 30ff 	mov.w	r0, #4294967295
 80111ca:	4770      	bx	lr
 80111cc:	20000e44 	.word	0x20000e44

080111d0 <_sbrk>:
 80111d0:	4b04      	ldr	r3, [pc, #16]	; (80111e4 <_sbrk+0x14>)
 80111d2:	6819      	ldr	r1, [r3, #0]
 80111d4:	4602      	mov	r2, r0
 80111d6:	b909      	cbnz	r1, 80111dc <_sbrk+0xc>
 80111d8:	4903      	ldr	r1, [pc, #12]	; (80111e8 <_sbrk+0x18>)
 80111da:	6019      	str	r1, [r3, #0]
 80111dc:	6818      	ldr	r0, [r3, #0]
 80111de:	4402      	add	r2, r0
 80111e0:	601a      	str	r2, [r3, #0]
 80111e2:	4770      	bx	lr
 80111e4:	200008d8 	.word	0x200008d8
 80111e8:	20000e48 	.word	0x20000e48

080111ec <_init>:
 80111ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80111ee:	bf00      	nop
 80111f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80111f2:	bc08      	pop	{r3}
 80111f4:	469e      	mov	lr, r3
 80111f6:	4770      	bx	lr

080111f8 <_fini>:
 80111f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80111fa:	bf00      	nop
 80111fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80111fe:	bc08      	pop	{r3}
 8011200:	469e      	mov	lr, r3
 8011202:	4770      	bx	lr
