{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Web Edition " "Info: Version 7.2 Build 151 09/26/2007 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 14 22:14:56 2014 " "Info: Processing started: Wed May 14 22:14:56 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Counter -c Counter " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Counter -c Counter" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Info: Found entity 1: main" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex5/main.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "L1 Dflipflop.v(4) " "Warning (10236): Verilog HDL Implicit Net warning at Dflipflop.v(4): created implicit net for \"L1\"" {  } { { "Dflipflop.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex5/Dflipflop.v" 4 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "L4 Dflipflop.v(4) " "Warning (10236): Verilog HDL Implicit Net warning at Dflipflop.v(4): created implicit net for \"L4\"" {  } { { "Dflipflop.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex5/Dflipflop.v" 4 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "L2 Dflipflop.v(4) " "Warning (10236): Verilog HDL Implicit Net warning at Dflipflop.v(4): created implicit net for \"L2\"" {  } { { "Dflipflop.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex5/Dflipflop.v" 4 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "L3 Dflipflop.v(6) " "Warning (10236): Verilog HDL Implicit Net warning at Dflipflop.v(6): created implicit net for \"L3\"" {  } { { "Dflipflop.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex5/Dflipflop.v" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Dflipflop.v 2 2 " "Info: Found 2 design units, including 2 entities, in source file Dflipflop.v" { { "Info" "ISGN_ENTITY_NAME" "1 Dflipflop " "Info: Found entity 1: Dflipflop" {  } { { "Dflipflop.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex5/Dflipflop.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "2 DflipflopDescibe " "Info: Found entity 2: DflipflopDescibe" {  } { { "Dflipflop.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex5/Dflipflop.v" 12 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Counter.v 2 2 " "Info: Found 2 design units, including 2 entities, in source file Counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 postCounter " "Info: Found entity 1: postCounter" {  } { { "Counter.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex5/Counter.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "2 negCounter " "Info: Found entity 2: negCounter" {  } { { "Counter.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex5/Counter.v" 17 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "translator.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 translator " "Info: Found entity 1: translator" {  } { { "translator.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex5/translator.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MUX.v 3 3 " "Info: Found 3 design units, including 3 entities, in source file MUX.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX4bit3to1 " "Info: Found entity 1: MUX4bit3to1" {  } { { "MUX.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex5/MUX.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "2 MUX1bit3to1 " "Info: Found entity 2: MUX1bit3to1" {  } { { "MUX.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex5/MUX.v" 18 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "3 MUX4bit2to1 " "Info: Found entity 3: MUX4bit2to1" {  } { { "MUX.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex5/MUX.v" 35 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(36) " "Critical Warning (10846): Verilog HDL Instantiation warning at main.v(36): instance has no name" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex5/main.v" 36 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Info: Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "H6\[6\] main.v(10) " "Warning (10034): Output port \"H6\[6\]\" at main.v(10) has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex5/main.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "H6\[5\] main.v(10) " "Warning (10034): Output port \"H6\[5\]\" at main.v(10) has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex5/main.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "H6\[4\] main.v(10) " "Warning (10034): Output port \"H6\[4\]\" at main.v(10) has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex5/main.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "H6\[3\] main.v(10) " "Warning (10034): Output port \"H6\[3\]\" at main.v(10) has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex5/main.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "H6\[2\] main.v(10) " "Warning (10034): Output port \"H6\[2\]\" at main.v(10) has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex5/main.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "H6\[1\] main.v(10) " "Warning (10034): Output port \"H6\[1\]\" at main.v(10) has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex5/main.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "H6\[0\] main.v(10) " "Warning (10034): Output port \"H6\[0\]\" at main.v(10) has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex5/main.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED\[17\] main.v(12) " "Warning (10034): Output port \"LED\[17\]\" at main.v(12) has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex5/main.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED\[16\] main.v(12) " "Warning (10034): Output port \"LED\[16\]\" at main.v(12) has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex5/main.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED\[15\] main.v(12) " "Warning (10034): Output port \"LED\[15\]\" at main.v(12) has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex5/main.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED\[14\] main.v(12) " "Warning (10034): Output port \"LED\[14\]\" at main.v(12) has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex5/main.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED\[13\] main.v(12) " "Warning (10034): Output port \"LED\[13\]\" at main.v(12) has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex5/main.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED\[12\] main.v(12) " "Warning (10034): Output port \"LED\[12\]\" at main.v(12) has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex5/main.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED\[11\] main.v(12) " "Warning (10034): Output port \"LED\[11\]\" at main.v(12) has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex5/main.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED\[10\] main.v(12) " "Warning (10034): Output port \"LED\[10\]\" at main.v(12) has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex5/main.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED\[9\] main.v(12) " "Warning (10034): Output port \"LED\[9\]\" at main.v(12) has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex5/main.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED\[8\] main.v(12) " "Warning (10034): Output port \"LED\[8\]\" at main.v(12) has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex5/main.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED\[7\] main.v(12) " "Warning (10034): Output port \"LED\[7\]\" at main.v(12) has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex5/main.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED\[6\] main.v(12) " "Warning (10034): Output port \"LED\[6\]\" at main.v(12) has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex5/main.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED\[5\] main.v(12) " "Warning (10034): Output port \"LED\[5\]\" at main.v(12) has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex5/main.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED\[4\] main.v(12) " "Warning (10034): Output port \"LED\[4\]\" at main.v(12) has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex5/main.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "postCounter postCounter:u0 " "Info: Elaborating entity \"postCounter\" for hierarchy \"postCounter:u0\"" {  } { { "main.v" "u0" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex5/main.v" 31 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "self Counter.v(4) " "Warning (10036): Verilog HDL or VHDL warning at Counter.v(4): object \"self\" assigned a value but never read" {  } { { "Counter.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex5/Counter.v" 4 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DflipflopDescibe postCounter:u0\|DflipflopDescibe:a " "Info: Elaborating entity \"DflipflopDescibe\" for hierarchy \"postCounter:u0\|DflipflopDescibe:a\"" {  } { { "Counter.v" "a" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex5/Counter.v" 11 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 Dflipflop.v(18) " "Warning (10230): Verilog HDL assignment warning at Dflipflop.v(18): truncated value with size 4 to match size of target (1)" {  } { { "Dflipflop.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex5/Dflipflop.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "negCounter negCounter:u1 " "Info: Elaborating entity \"negCounter\" for hierarchy \"negCounter:u1\"" {  } { { "main.v" "u1" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex5/main.v" 32 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "self Counter.v(20) " "Warning (10036): Verilog HDL or VHDL warning at Counter.v(20): object \"self\" assigned a value but never read" {  } { { "Counter.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex5/Counter.v" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX4bit2to1 MUX4bit2to1:u2 " "Info: Elaborating entity \"MUX4bit2to1\" for hierarchy \"MUX4bit2to1:u2\"" {  } { { "main.v" "u2" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex5/main.v" 33 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "translator translator:comb_59 " "Info: Elaborating entity \"translator\" for hierarchy \"translator:comb_59\"" {  } { { "main.v" "comb_59" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex5/main.v" 36 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Error" "ESGN_MULTIPLE_SOURCE" "H1\[6\]~0 H1\[6\] " "Error: Net \"H1\[6\]~0\", which fans out to \"H1\[6\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "VCC " "Error: Net is fed by \"VCC\"" {  } {  } 0 0 "Net is fed by \"%1!s!\"" 0 0 "" 0} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "translator:comb_59\|H\[6\] " "Error: Net is fed by \"translator:comb_59\|H\[6\]\"" {  } { { "translator.v" "H\[6\]" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex5/translator.v" 3 -1 0 } }  } 0 0 "Net is fed by \"%1!s!\"" 0 0 "" 0}  } { { "main.v" "H1\[6\]~0" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex5/main.v" 5 -1 0 } } { "main.v" "H1\[6\]" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex5/main.v" 5 -1 0 } }  } 0 0 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "" 0}
{ "Error" "ESGN_MULTIPLE_SOURCE" "H1\[5\]~1 H1\[5\] " "Error: Net \"H1\[5\]~1\", which fans out to \"H1\[5\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "VCC " "Error: Net is fed by \"VCC\"" {  } {  } 0 0 "Net is fed by \"%1!s!\"" 0 0 "" 0} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "translator:comb_59\|H\[5\] " "Error: Net is fed by \"translator:comb_59\|H\[5\]\"" {  } { { "translator.v" "H\[5\]" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex5/translator.v" 3 -1 0 } }  } 0 0 "Net is fed by \"%1!s!\"" 0 0 "" 0}  } { { "main.v" "H1\[5\]~1" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex5/main.v" 5 -1 0 } } { "main.v" "H1\[5\]" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex5/main.v" 5 -1 0 } }  } 0 0 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "" 0}
{ "Error" "ESGN_MULTIPLE_SOURCE" "H1\[4\]~2 H1\[4\] " "Error: Net \"H1\[4\]~2\", which fans out to \"H1\[4\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "VCC " "Error: Net is fed by \"VCC\"" {  } {  } 0 0 "Net is fed by \"%1!s!\"" 0 0 "" 0} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "translator:comb_59\|H\[4\] " "Error: Net is fed by \"translator:comb_59\|H\[4\]\"" {  } { { "translator.v" "H\[4\]" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex5/translator.v" 3 -1 0 } }  } 0 0 "Net is fed by \"%1!s!\"" 0 0 "" 0}  } { { "main.v" "H1\[4\]~2" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex5/main.v" 5 -1 0 } } { "main.v" "H1\[4\]" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex5/main.v" 5 -1 0 } }  } 0 0 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "" 0}
{ "Error" "ESGN_MULTIPLE_SOURCE" "H1\[3\]~3 H1\[3\] " "Error: Net \"H1\[3\]~3\", which fans out to \"H1\[3\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "VCC " "Error: Net is fed by \"VCC\"" {  } {  } 0 0 "Net is fed by \"%1!s!\"" 0 0 "" 0} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "translator:comb_59\|H\[3\] " "Error: Net is fed by \"translator:comb_59\|H\[3\]\"" {  } { { "translator.v" "H\[3\]" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex5/translator.v" 3 -1 0 } }  } 0 0 "Net is fed by \"%1!s!\"" 0 0 "" 0}  } { { "main.v" "H1\[3\]~3" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex5/main.v" 5 -1 0 } } { "main.v" "H1\[3\]" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex5/main.v" 5 -1 0 } }  } 0 0 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "" 0}
{ "Error" "ESGN_MULTIPLE_SOURCE" "H1\[2\]~4 H1\[2\] " "Error: Net \"H1\[2\]~4\", which fans out to \"H1\[2\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "VCC " "Error: Net is fed by \"VCC\"" {  } {  } 0 0 "Net is fed by \"%1!s!\"" 0 0 "" 0} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "translator:comb_59\|H\[2\] " "Error: Net is fed by \"translator:comb_59\|H\[2\]\"" {  } { { "translator.v" "H\[2\]" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex5/translator.v" 3 -1 0 } }  } 0 0 "Net is fed by \"%1!s!\"" 0 0 "" 0}  } { { "main.v" "H1\[2\]~4" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex5/main.v" 5 -1 0 } } { "main.v" "H1\[2\]" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex5/main.v" 5 -1 0 } }  } 0 0 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "" 0}
{ "Error" "ESGN_MULTIPLE_SOURCE" "H1\[1\]~5 H1\[1\] " "Error: Net \"H1\[1\]~5\", which fans out to \"H1\[1\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "VCC " "Error: Net is fed by \"VCC\"" {  } {  } 0 0 "Net is fed by \"%1!s!\"" 0 0 "" 0} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "translator:comb_59\|H\[1\] " "Error: Net is fed by \"translator:comb_59\|H\[1\]\"" {  } { { "translator.v" "H\[1\]" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex5/translator.v" 3 -1 0 } }  } 0 0 "Net is fed by \"%1!s!\"" 0 0 "" 0}  } { { "main.v" "H1\[1\]~5" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex5/main.v" 5 -1 0 } } { "main.v" "H1\[1\]" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex5/main.v" 5 -1 0 } }  } 0 0 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "" 0}
{ "Error" "ESGN_MULTIPLE_SOURCE" "H1\[0\]~6 H1\[0\] " "Error: Net \"H1\[0\]~6\", which fans out to \"H1\[0\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "VCC " "Error: Net is fed by \"VCC\"" {  } {  } 0 0 "Net is fed by \"%1!s!\"" 0 0 "" 0} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "translator:comb_59\|H\[0\] " "Error: Net is fed by \"translator:comb_59\|H\[0\]\"" {  } { { "translator.v" "H\[0\]" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex5/translator.v" 3 -1 0 } }  } 0 0 "Net is fed by \"%1!s!\"" 0 0 "" 0}  } { { "main.v" "H1\[0\]~6" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex5/main.v" 5 -1 0 } } { "main.v" "H1\[0\]" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex5/main.v" 5 -1 0 } }  } 0 0 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "" 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Jason/Documents/Github/Verilog/Ex5/Counter.map.smsg " "Info: Generated suppressed messages file C:/Users/Jason/Documents/Github/Verilog/Ex5/Counter.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 21 s 25 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 21 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "194 " "Info: Allocated 194 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Error" "EQEXE_END_BANNER_TIME" "Wed May 14 22:14:57 2014 " "Error: Processing ended: Wed May 14 22:14:57 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Error: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
