Analysis & Synthesis report for DLX
Wed Feb 09 15:40:09 2022
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Source assignments for Fetch:fet|InstructionMemory:im|altsyncram:altsyncram_component|altsyncram_ibs3:auto_generated
 12. Parameter Settings for User Entity Instance: Fetch:fet|InstructionMemory:im|altsyncram:altsyncram_component
 13. altsyncram Parameter Settings by Entity Instance
 14. Port Connectivity Checks: "Decode:dec"
 15. Post-Synthesis Netlist Statistics for Top Partition
 16. Elapsed Time Per Partition
 17. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Feb 09 15:40:09 2022       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; DLX                                         ;
; Top-level Entity Name              ; DLX                                         ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 0                                           ;
;     Total combinational functions  ; 0                                           ;
;     Dedicated logic registers      ; 0                                           ;
; Total registers                    ; 0                                           ;
; Total pins                         ; 82                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; DLX                ; DLX                ;
; Family name                                                      ; MAX 10 FPGA        ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                               ;
+----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                                                 ; Library ;
+----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------------------------------------------------------+---------+
; InstructionMemory.vhd            ; yes             ; User Wizard-Generated File             ; //Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/InstructionMemory.vhd       ;         ;
; Fetch.vhd                        ; yes             ; User VHDL File                         ; //Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/Fetch.vhd                   ;         ;
; Decode.vhd                       ; yes             ; User VHDL File                         ; //Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/Decode.vhd                  ;         ;
; DLX.vhd                          ; yes             ; User VHDL File                         ; //Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd                     ;         ;
; Common.vhd                       ; yes             ; User VHDL File                         ; //Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/Common.vhd                  ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf                                                        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                 ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc                                                           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc                                                        ;         ;
; aglobal201.inc                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc                                                        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                         ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.inc                                                            ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.inc                                                            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc                                                          ;         ;
; db/altsyncram_ibs3.tdf           ; yes             ; Auto-Generated Megafunction            ; //Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/db/altsyncram_ibs3.tdf      ;         ;
; programs/factorial_code.mif      ; yes             ; Auto-Found Memory Initialization File  ; //Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/programs/factorial_code.mif ;         ;
+----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary              ;
+---------------------------------------------+------------+
; Resource                                    ; Usage      ;
+---------------------------------------------+------------+
;                                             ;            ;
; Total combinational functions               ; 0          ;
; Logic element usage by number of LUT inputs ;            ;
;     -- 4 input functions                    ; 0          ;
;     -- 3 input functions                    ; 0          ;
;     -- <=2 input functions                  ; 0          ;
;                                             ;            ;
; Logic elements by mode                      ;            ;
;     -- normal mode                          ; 0          ;
;     -- arithmetic mode                      ; 0          ;
;                                             ;            ;
; Total registers                             ; 0          ;
;     -- Dedicated logic registers            ; 0          ;
;     -- I/O registers                        ; 0          ;
;                                             ;            ;
; I/O pins                                    ; 82         ;
;                                             ;            ;
; Embedded Multiplier 9-bit elements          ; 0          ;
;                                             ;            ;
; Maximum fan-out node                        ; ADC_CLK_10 ;
; Maximum fan-out                             ; 1          ;
; Total fan-out                               ; 82         ;
; Average fan-out                             ; 0.50       ;
+---------------------------------------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                ;
+----------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------+-------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name ; Entity Name ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------+-------------+--------------+
; |DLX                       ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 82   ; 0            ; 0          ; |DLX                ; DLX         ; work         ;
+----------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                       ;
+--------+--------------+---------+--------------+--------------+-------------------------------------+-----------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                     ; IP Include File       ;
+--------+--------------+---------+--------------+--------------+-------------------------------------+-----------------------+
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |DLX|Fetch:fet|InstructionMemory:im ; InstructionMemory.vhd ;
+--------+--------------+---------+--------------+--------------+-------------------------------------+-----------------------+


+-------------------------------------------------------------+
; Registers Removed During Synthesis                          ;
+----------------------------------------+--------------------+
; Register name                          ; Reason for Removal ;
+----------------------------------------+--------------------+
; Fetch:fet|pc_out_loc[0..9]             ; Lost fanout        ;
; Total Number of Removed Registers = 10 ;                    ;
+----------------------------------------+--------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for Fetch:fet|InstructionMemory:im|altsyncram:altsyncram_component|altsyncram_ibs3:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Fetch:fet|InstructionMemory:im|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------------+------------------------------------------+
; Parameter Name                     ; Value                       ; Type                                     ;
+------------------------------------+-----------------------------+------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                           ; Untyped                                  ;
; AUTO_CARRY_CHAINS                  ; ON                          ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                         ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS                ; ON                          ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                         ; IGNORE_CASCADE                           ;
; WIDTH_BYTEENA                      ; 1                           ; Untyped                                  ;
; OPERATION_MODE                     ; ROM                         ; Untyped                                  ;
; WIDTH_A                            ; 32                          ; Signed Integer                           ;
; WIDTHAD_A                          ; 10                          ; Signed Integer                           ;
; NUMWORDS_A                         ; 1024                        ; Signed Integer                           ;
; OUTDATA_REG_A                      ; CLOCK0                      ; Untyped                                  ;
; ADDRESS_ACLR_A                     ; NONE                        ; Untyped                                  ;
; OUTDATA_ACLR_A                     ; NONE                        ; Untyped                                  ;
; WRCONTROL_ACLR_A                   ; NONE                        ; Untyped                                  ;
; INDATA_ACLR_A                      ; NONE                        ; Untyped                                  ;
; BYTEENA_ACLR_A                     ; NONE                        ; Untyped                                  ;
; WIDTH_B                            ; 1                           ; Signed Integer                           ;
; WIDTHAD_B                          ; 1                           ; Signed Integer                           ;
; NUMWORDS_B                         ; 0                           ; Signed Integer                           ;
; INDATA_REG_B                       ; CLOCK1                      ; Untyped                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                      ; Untyped                                  ;
; RDCONTROL_REG_B                    ; CLOCK1                      ; Untyped                                  ;
; ADDRESS_REG_B                      ; CLOCK1                      ; Untyped                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED                ; Untyped                                  ;
; BYTEENA_REG_B                      ; CLOCK1                      ; Untyped                                  ;
; INDATA_ACLR_B                      ; NONE                        ; Untyped                                  ;
; WRCONTROL_ACLR_B                   ; NONE                        ; Untyped                                  ;
; ADDRESS_ACLR_B                     ; NONE                        ; Untyped                                  ;
; OUTDATA_ACLR_B                     ; NONE                        ; Untyped                                  ;
; RDCONTROL_ACLR_B                   ; NONE                        ; Untyped                                  ;
; BYTEENA_ACLR_B                     ; NONE                        ; Untyped                                  ;
; WIDTH_BYTEENA_A                    ; 1                           ; Signed Integer                           ;
; WIDTH_BYTEENA_B                    ; 1                           ; Signed Integer                           ;
; RAM_BLOCK_TYPE                     ; AUTO                        ; Untyped                                  ;
; BYTE_SIZE                          ; 8                           ; Signed Integer                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                   ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ        ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ        ; Untyped                                  ;
; INIT_FILE                          ; Programs/factorial_code.mif ; Untyped                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A                      ; Untyped                                  ;
; MAXIMUM_DEPTH                      ; 0                           ; Signed Integer                           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                      ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                      ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                      ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                      ; Untyped                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN             ; Untyped                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN             ; Untyped                                  ;
; ENABLE_ECC                         ; FALSE                       ; Untyped                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                       ; Untyped                                  ;
; WIDTH_ECCSTATUS                    ; 3                           ; Signed Integer                           ;
; DEVICE_FAMILY                      ; MAX 10                      ; Untyped                                  ;
; CBXI_PARAMETER                     ; altsyncram_ibs3             ; Untyped                                  ;
+------------------------------------+-----------------------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                           ;
+-------------------------------------------+----------------------------------------------------------------+
; Name                                      ; Value                                                          ;
+-------------------------------------------+----------------------------------------------------------------+
; Number of entity instances                ; 1                                                              ;
; Entity Instance                           ; Fetch:fet|InstructionMemory:im|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                            ;
;     -- WIDTH_A                            ; 32                                                             ;
;     -- NUMWORDS_A                         ; 1024                                                           ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                         ;
;     -- WIDTH_B                            ; 1                                                              ;
;     -- NUMWORDS_B                         ; 0                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                      ;
+-------------------------------------------+----------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Decode:dec"                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; imm      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; pc_out   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; inst_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rs1      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rs2      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 82                          ;
; cycloneiii_lcell_comb ; 1                           ;
;     normal            ; 1                           ;
;         0 data inputs ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 0.00                        ;
; Average LUT depth     ; 0.00                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Wed Feb 09 15:39:35 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DLX -c DLX
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file instructionmemory.vhd
    Info (12022): Found design unit 1: instructionmemory-SYN File: //Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/InstructionMemory.vhd Line: 53
    Info (12023): Found entity 1: InstructionMemory File: //Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/InstructionMemory.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file fetch.vhd
    Info (12022): Found design unit 1: Fetch-behavioral File: //Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/Fetch.vhd Line: 26
    Info (12023): Found entity 1: Fetch File: //Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/Fetch.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file decode.vhd
    Info (12022): Found design unit 1: Decode-behavioral File: //Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/Decode.vhd Line: 32
    Info (12023): Found entity 1: Decode File: //Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/Decode.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file dlx.vhd
    Info (12022): Found design unit 1: DLX-behavioral File: //Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd Line: 33
    Info (12023): Found entity 1: DLX File: //Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd Line: 13
Info (12021): Found 2 design units, including 0 entities, in source file common.vhd
    Info (12022): Found design unit 1: common File: //Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/Common.vhd Line: 15
    Info (12022): Found design unit 2: common-body File: //Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/Common.vhd Line: 71
Info (12127): Elaborating entity "DLX" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at DLX.vhd(23): used implicit default value for signal "TX" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: //Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd Line: 23
Warning (10036): Verilog HDL or VHDL warning at DLX.vhd(72): object "pc_DE" assigned a value but never read File: //Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd Line: 72
Warning (10036): Verilog HDL or VHDL warning at DLX.vhd(73): object "inst_DE" assigned a value but never read File: //Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd Line: 73
Warning (10036): Verilog HDL or VHDL warning at DLX.vhd(74): object "imm_DE" assigned a value but never read File: //Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd Line: 74
Warning (10036): Verilog HDL or VHDL warning at DLX.vhd(75): object "rs1_DE" assigned a value but never read File: //Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd Line: 75
Warning (10036): Verilog HDL or VHDL warning at DLX.vhd(76): object "rs2_DE" assigned a value but never read File: //Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd Line: 76
Info (12128): Elaborating entity "Fetch" for hierarchy "Fetch:fet" File: //Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd Line: 85
Info (12128): Elaborating entity "InstructionMemory" for hierarchy "Fetch:fet|InstructionMemory:im" File: //Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/Fetch.vhd Line: 39
Info (12128): Elaborating entity "altsyncram" for hierarchy "Fetch:fet|InstructionMemory:im|altsyncram:altsyncram_component" File: //Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/InstructionMemory.vhd Line: 60
Info (12130): Elaborated megafunction instantiation "Fetch:fet|InstructionMemory:im|altsyncram:altsyncram_component" File: //Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/InstructionMemory.vhd Line: 60
Info (12133): Instantiated megafunction "Fetch:fet|InstructionMemory:im|altsyncram:altsyncram_component" with the following parameter: File: //Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/InstructionMemory.vhd Line: 60
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "Programs/factorial_code.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ibs3.tdf
    Info (12023): Found entity 1: altsyncram_ibs3 File: //Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/db/altsyncram_ibs3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_ibs3" for hierarchy "Fetch:fet|InstructionMemory:im|altsyncram:altsyncram_component|altsyncram_ibs3:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "Decode" for hierarchy "Decode:dec" File: //Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd Line: 95
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "Fetch:fet|InstructionMemory:im|altsyncram:altsyncram_component|altsyncram_ibs3:auto_generated|q_a[0]" File: //Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/db/altsyncram_ibs3.tdf Line: 35
        Warning (14320): Synthesized away node "Fetch:fet|InstructionMemory:im|altsyncram:altsyncram_component|altsyncram_ibs3:auto_generated|q_a[1]" File: //Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/db/altsyncram_ibs3.tdf Line: 58
        Warning (14320): Synthesized away node "Fetch:fet|InstructionMemory:im|altsyncram:altsyncram_component|altsyncram_ibs3:auto_generated|q_a[2]" File: //Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/db/altsyncram_ibs3.tdf Line: 81
        Warning (14320): Synthesized away node "Fetch:fet|InstructionMemory:im|altsyncram:altsyncram_component|altsyncram_ibs3:auto_generated|q_a[3]" File: //Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/db/altsyncram_ibs3.tdf Line: 104
        Warning (14320): Synthesized away node "Fetch:fet|InstructionMemory:im|altsyncram:altsyncram_component|altsyncram_ibs3:auto_generated|q_a[4]" File: //Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/db/altsyncram_ibs3.tdf Line: 127
        Warning (14320): Synthesized away node "Fetch:fet|InstructionMemory:im|altsyncram:altsyncram_component|altsyncram_ibs3:auto_generated|q_a[5]" File: //Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/db/altsyncram_ibs3.tdf Line: 150
        Warning (14320): Synthesized away node "Fetch:fet|InstructionMemory:im|altsyncram:altsyncram_component|altsyncram_ibs3:auto_generated|q_a[6]" File: //Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/db/altsyncram_ibs3.tdf Line: 173
        Warning (14320): Synthesized away node "Fetch:fet|InstructionMemory:im|altsyncram:altsyncram_component|altsyncram_ibs3:auto_generated|q_a[7]" File: //Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/db/altsyncram_ibs3.tdf Line: 196
        Warning (14320): Synthesized away node "Fetch:fet|InstructionMemory:im|altsyncram:altsyncram_component|altsyncram_ibs3:auto_generated|q_a[8]" File: //Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/db/altsyncram_ibs3.tdf Line: 219
        Warning (14320): Synthesized away node "Fetch:fet|InstructionMemory:im|altsyncram:altsyncram_component|altsyncram_ibs3:auto_generated|q_a[9]" File: //Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/db/altsyncram_ibs3.tdf Line: 242
        Warning (14320): Synthesized away node "Fetch:fet|InstructionMemory:im|altsyncram:altsyncram_component|altsyncram_ibs3:auto_generated|q_a[10]" File: //Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/db/altsyncram_ibs3.tdf Line: 265
        Warning (14320): Synthesized away node "Fetch:fet|InstructionMemory:im|altsyncram:altsyncram_component|altsyncram_ibs3:auto_generated|q_a[11]" File: //Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/db/altsyncram_ibs3.tdf Line: 288
        Warning (14320): Synthesized away node "Fetch:fet|InstructionMemory:im|altsyncram:altsyncram_component|altsyncram_ibs3:auto_generated|q_a[12]" File: //Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/db/altsyncram_ibs3.tdf Line: 311
        Warning (14320): Synthesized away node "Fetch:fet|InstructionMemory:im|altsyncram:altsyncram_component|altsyncram_ibs3:auto_generated|q_a[13]" File: //Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/db/altsyncram_ibs3.tdf Line: 334
        Warning (14320): Synthesized away node "Fetch:fet|InstructionMemory:im|altsyncram:altsyncram_component|altsyncram_ibs3:auto_generated|q_a[14]" File: //Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/db/altsyncram_ibs3.tdf Line: 357
        Warning (14320): Synthesized away node "Fetch:fet|InstructionMemory:im|altsyncram:altsyncram_component|altsyncram_ibs3:auto_generated|q_a[15]" File: //Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/db/altsyncram_ibs3.tdf Line: 380
        Warning (14320): Synthesized away node "Fetch:fet|InstructionMemory:im|altsyncram:altsyncram_component|altsyncram_ibs3:auto_generated|q_a[16]" File: //Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/db/altsyncram_ibs3.tdf Line: 403
        Warning (14320): Synthesized away node "Fetch:fet|InstructionMemory:im|altsyncram:altsyncram_component|altsyncram_ibs3:auto_generated|q_a[17]" File: //Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/db/altsyncram_ibs3.tdf Line: 426
        Warning (14320): Synthesized away node "Fetch:fet|InstructionMemory:im|altsyncram:altsyncram_component|altsyncram_ibs3:auto_generated|q_a[18]" File: //Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/db/altsyncram_ibs3.tdf Line: 449
        Warning (14320): Synthesized away node "Fetch:fet|InstructionMemory:im|altsyncram:altsyncram_component|altsyncram_ibs3:auto_generated|q_a[19]" File: //Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/db/altsyncram_ibs3.tdf Line: 472
        Warning (14320): Synthesized away node "Fetch:fet|InstructionMemory:im|altsyncram:altsyncram_component|altsyncram_ibs3:auto_generated|q_a[20]" File: //Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/db/altsyncram_ibs3.tdf Line: 495
        Warning (14320): Synthesized away node "Fetch:fet|InstructionMemory:im|altsyncram:altsyncram_component|altsyncram_ibs3:auto_generated|q_a[21]" File: //Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/db/altsyncram_ibs3.tdf Line: 518
        Warning (14320): Synthesized away node "Fetch:fet|InstructionMemory:im|altsyncram:altsyncram_component|altsyncram_ibs3:auto_generated|q_a[22]" File: //Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/db/altsyncram_ibs3.tdf Line: 541
        Warning (14320): Synthesized away node "Fetch:fet|InstructionMemory:im|altsyncram:altsyncram_component|altsyncram_ibs3:auto_generated|q_a[23]" File: //Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/db/altsyncram_ibs3.tdf Line: 564
        Warning (14320): Synthesized away node "Fetch:fet|InstructionMemory:im|altsyncram:altsyncram_component|altsyncram_ibs3:auto_generated|q_a[24]" File: //Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/db/altsyncram_ibs3.tdf Line: 587
        Warning (14320): Synthesized away node "Fetch:fet|InstructionMemory:im|altsyncram:altsyncram_component|altsyncram_ibs3:auto_generated|q_a[25]" File: //Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/db/altsyncram_ibs3.tdf Line: 610
        Warning (14320): Synthesized away node "Fetch:fet|InstructionMemory:im|altsyncram:altsyncram_component|altsyncram_ibs3:auto_generated|q_a[26]" File: //Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/db/altsyncram_ibs3.tdf Line: 633
        Warning (14320): Synthesized away node "Fetch:fet|InstructionMemory:im|altsyncram:altsyncram_component|altsyncram_ibs3:auto_generated|q_a[27]" File: //Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/db/altsyncram_ibs3.tdf Line: 656
        Warning (14320): Synthesized away node "Fetch:fet|InstructionMemory:im|altsyncram:altsyncram_component|altsyncram_ibs3:auto_generated|q_a[28]" File: //Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/db/altsyncram_ibs3.tdf Line: 679
        Warning (14320): Synthesized away node "Fetch:fet|InstructionMemory:im|altsyncram:altsyncram_component|altsyncram_ibs3:auto_generated|q_a[29]" File: //Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/db/altsyncram_ibs3.tdf Line: 702
        Warning (14320): Synthesized away node "Fetch:fet|InstructionMemory:im|altsyncram:altsyncram_component|altsyncram_ibs3:auto_generated|q_a[30]" File: //Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/db/altsyncram_ibs3.tdf Line: 725
        Warning (14320): Synthesized away node "Fetch:fet|InstructionMemory:im|altsyncram:altsyncram_component|altsyncram_ibs3:auto_generated|q_a[31]" File: //Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/db/altsyncram_ibs3.tdf Line: 748
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "TX" is stuck at GND File: //Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd Line: 23
Info (17049): 10 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 81 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "ADC_CLK_10" File: //Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd Line: 16
    Warning (15610): No output dependent on input pin "MAX10_CLK1_50" File: //Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd Line: 17
    Warning (15610): No output dependent on input pin "MAX10_CLK2_50" File: //Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd Line: 18
    Warning (15610): No output dependent on input pin "RST_L" File: //Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd Line: 19
    Warning (15610): No output dependent on input pin "KEY1" File: //Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd Line: 20
    Warning (15610): No output dependent on input pin "RX" File: //Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd Line: 21
    Warning (15610): No output dependent on input pin "br_taken" File: //Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd Line: 26
    Warning (15610): No output dependent on input pin "br_addr[0]" File: //Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd Line: 27
    Warning (15610): No output dependent on input pin "br_addr[1]" File: //Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd Line: 27
    Warning (15610): No output dependent on input pin "br_addr[2]" File: //Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd Line: 27
    Warning (15610): No output dependent on input pin "br_addr[3]" File: //Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd Line: 27
    Warning (15610): No output dependent on input pin "br_addr[4]" File: //Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd Line: 27
    Warning (15610): No output dependent on input pin "br_addr[5]" File: //Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd Line: 27
    Warning (15610): No output dependent on input pin "br_addr[6]" File: //Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd Line: 27
    Warning (15610): No output dependent on input pin "br_addr[7]" File: //Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd Line: 27
    Warning (15610): No output dependent on input pin "br_addr[8]" File: //Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd Line: 27
    Warning (15610): No output dependent on input pin "br_addr[9]" File: //Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd Line: 27
    Warning (15610): No output dependent on input pin "w_inst[0]" File: //Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd Line: 28
    Warning (15610): No output dependent on input pin "w_inst[1]" File: //Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd Line: 28
    Warning (15610): No output dependent on input pin "w_inst[2]" File: //Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd Line: 28
    Warning (15610): No output dependent on input pin "w_inst[3]" File: //Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd Line: 28
    Warning (15610): No output dependent on input pin "w_inst[4]" File: //Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd Line: 28
    Warning (15610): No output dependent on input pin "w_inst[5]" File: //Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd Line: 28
    Warning (15610): No output dependent on input pin "w_inst[6]" File: //Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd Line: 28
    Warning (15610): No output dependent on input pin "w_inst[7]" File: //Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd Line: 28
    Warning (15610): No output dependent on input pin "w_inst[8]" File: //Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd Line: 28
    Warning (15610): No output dependent on input pin "w_inst[9]" File: //Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd Line: 28
    Warning (15610): No output dependent on input pin "w_inst[10]" File: //Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd Line: 28
    Warning (15610): No output dependent on input pin "w_inst[11]" File: //Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd Line: 28
    Warning (15610): No output dependent on input pin "w_inst[12]" File: //Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd Line: 28
    Warning (15610): No output dependent on input pin "w_inst[13]" File: //Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd Line: 28
    Warning (15610): No output dependent on input pin "w_inst[14]" File: //Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd Line: 28
    Warning (15610): No output dependent on input pin "w_inst[15]" File: //Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd Line: 28
    Warning (15610): No output dependent on input pin "w_inst[16]" File: //Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd Line: 28
    Warning (15610): No output dependent on input pin "w_inst[17]" File: //Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd Line: 28
    Warning (15610): No output dependent on input pin "w_inst[18]" File: //Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd Line: 28
    Warning (15610): No output dependent on input pin "w_inst[19]" File: //Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd Line: 28
    Warning (15610): No output dependent on input pin "w_inst[20]" File: //Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd Line: 28
    Warning (15610): No output dependent on input pin "w_inst[21]" File: //Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd Line: 28
    Warning (15610): No output dependent on input pin "w_inst[22]" File: //Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd Line: 28
    Warning (15610): No output dependent on input pin "w_inst[23]" File: //Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd Line: 28
    Warning (15610): No output dependent on input pin "w_inst[24]" File: //Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd Line: 28
    Warning (15610): No output dependent on input pin "w_inst[25]" File: //Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd Line: 28
    Warning (15610): No output dependent on input pin "w_inst[26]" File: //Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd Line: 28
    Warning (15610): No output dependent on input pin "w_inst[27]" File: //Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd Line: 28
    Warning (15610): No output dependent on input pin "w_inst[28]" File: //Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd Line: 28
    Warning (15610): No output dependent on input pin "w_inst[29]" File: //Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd Line: 28
    Warning (15610): No output dependent on input pin "w_inst[30]" File: //Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd Line: 28
    Warning (15610): No output dependent on input pin "w_inst[31]" File: //Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd Line: 28
    Warning (15610): No output dependent on input pin "w_data[0]" File: //Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd Line: 29
    Warning (15610): No output dependent on input pin "w_data[1]" File: //Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd Line: 29
    Warning (15610): No output dependent on input pin "w_data[2]" File: //Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd Line: 29
    Warning (15610): No output dependent on input pin "w_data[3]" File: //Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd Line: 29
    Warning (15610): No output dependent on input pin "w_data[4]" File: //Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd Line: 29
    Warning (15610): No output dependent on input pin "w_data[5]" File: //Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd Line: 29
    Warning (15610): No output dependent on input pin "w_data[6]" File: //Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd Line: 29
    Warning (15610): No output dependent on input pin "w_data[7]" File: //Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd Line: 29
    Warning (15610): No output dependent on input pin "w_data[8]" File: //Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd Line: 29
    Warning (15610): No output dependent on input pin "w_data[9]" File: //Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd Line: 29
    Warning (15610): No output dependent on input pin "w_data[10]" File: //Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd Line: 29
    Warning (15610): No output dependent on input pin "w_data[11]" File: //Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd Line: 29
    Warning (15610): No output dependent on input pin "w_data[12]" File: //Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd Line: 29
    Warning (15610): No output dependent on input pin "w_data[13]" File: //Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd Line: 29
    Warning (15610): No output dependent on input pin "w_data[14]" File: //Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd Line: 29
    Warning (15610): No output dependent on input pin "w_data[15]" File: //Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd Line: 29
    Warning (15610): No output dependent on input pin "w_data[16]" File: //Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd Line: 29
    Warning (15610): No output dependent on input pin "w_data[17]" File: //Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd Line: 29
    Warning (15610): No output dependent on input pin "w_data[18]" File: //Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd Line: 29
    Warning (15610): No output dependent on input pin "w_data[19]" File: //Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd Line: 29
    Warning (15610): No output dependent on input pin "w_data[20]" File: //Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd Line: 29
    Warning (15610): No output dependent on input pin "w_data[21]" File: //Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd Line: 29
    Warning (15610): No output dependent on input pin "w_data[22]" File: //Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd Line: 29
    Warning (15610): No output dependent on input pin "w_data[23]" File: //Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd Line: 29
    Warning (15610): No output dependent on input pin "w_data[24]" File: //Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd Line: 29
    Warning (15610): No output dependent on input pin "w_data[25]" File: //Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd Line: 29
    Warning (15610): No output dependent on input pin "w_data[26]" File: //Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd Line: 29
    Warning (15610): No output dependent on input pin "w_data[27]" File: //Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd Line: 29
    Warning (15610): No output dependent on input pin "w_data[28]" File: //Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd Line: 29
    Warning (15610): No output dependent on input pin "w_data[29]" File: //Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd Line: 29
    Warning (15610): No output dependent on input pin "w_data[30]" File: //Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd Line: 29
    Warning (15610): No output dependent on input pin "w_data[31]" File: //Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd Line: 29
Info (21057): Implemented 82 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 81 input pins
    Info (21059): Implemented 1 output pins
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 125 warnings
    Info: Peak virtual memory: 4806 megabytes
    Info: Processing ended: Wed Feb 09 15:40:09 2022
    Info: Elapsed time: 00:00:34
    Info: Total CPU time (on all processors): 00:00:45


