Nothing to build in platform 'design_1_wrapper'

01:55:38 **** Incremental Build of configuration Debug for project hopfield_vitis ****
make all 
make --no-print-directory pre-build
a9-linaro-pre-build-step
' '
make --no-print-directory main-build
'Building file: ../src/src/main.c'
'Invoking: ARM v7 gcc compiler'
arm-none-eabi-gcc -Wall -O0 -g3 -c -fmessage-length=0 -MT"src/src/main.o" -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -IC:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/bspinclude/include -MMD -MP -MF"src/src/main.d" -MT"src/src/main.o" -o "src/src/main.o" "../src/src/main.c"
In file included from ../src/src/main.c:5:
C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/bspinclude/include/xtime_l.h:85:9: note: #pragma message: For the sleep routines, Global timer is being used
 #pragma message ("For the sleep routines, Global timer is being used")
         ^~~~~~~
'Finished building: ../src/src/main.c'
' '
'Building target: hopfield_vitis.elf'
'Invoking: ARM v7 gcc linker'
arm-none-eabi-gcc -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -Wl,-build-id=none -specs=Xilinx.spec -Wl,-T -Wl,../src/lscript.ld -LC:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/bsplib/lib -o "hopfield_vitis.elf"  ./src/src/main.o ./src/src/xhopfield_vitis.o ./src/src/xhopfield_vitis_linux.o ./src/src/xhopfield_vitis_sinit.o   -lm -Wl,--start-group,-lxil,-lgcc,-lc,--end-group
'Finished building target: hopfield_vitis.elf'
' '
'Invoking: ARM v7 Print Size'
arm-none-eabi-size hopfield_vitis.elf  |tee "hopfield_vitis.elf.size"
   text	   data	    bss	    dec	    hex	filename
  69588	   2600	  23328	  95516	  1751c	hopfield_vitis.elf
'Finished building: hopfield_vitis.elf.size'
' '
01:55:44 **** Incremental Build of configuration Debug for project hopfield_vitis_system ****
make all 
Generating bif file for the system project
generate_system_bif.bat 64730 C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm standalone_domain C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/hopfield_vitis_system/Debug/system.bif
sdcard_gen --xpfm C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm --sys_config design_1_wrapper --bif C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/hopfield_vitis_system/Debug/system.bif --bitstream C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/hopfield_vitis/_ide/bitstream/design_1_wrapper.bit --elf C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/hopfield_vitis/Debug/hopfield_vitis.elf,ps7_cortexa9_0
creating BOOT.BIN using C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/hopfield_vitis/_ide/bitstream/design_1_wrapper.bit
Running C:/Xilinx/Vitis/2019.2/bin/bootgen  -image C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/hopfield_vitis_system/Debug/sd_card_temp/boot.bif -w -o i BOOT.BIN
