Source Block: hdl/library/util_axis_fifo/util_axis_fifo_address_generator.v@80:90@HdlIdDef

//------------------------------------------------------------------------------
// wires
//------------------------------------------------------------------------------

wire [ADDRESS_WIDTH:0] s_axis_raddr_reg;
wire [ADDRESS_WIDTH:0] m_axis_waddr_reg;

wire s_axis_write_s;
wire s_axis_ready_s;


Diff Content:
- 85 wire [ADDRESS_WIDTH:0] s_axis_raddr_reg;

Clone Blocks:
Clone Blocks 1:
hdl/library/util_axis_fifo/util_axis_fifo_address_generator.v@81:91
//------------------------------------------------------------------------------
// wires
//------------------------------------------------------------------------------

wire [ADDRESS_WIDTH:0] s_axis_raddr_reg;
wire [ADDRESS_WIDTH:0] m_axis_waddr_reg;

wire s_axis_write_s;
wire s_axis_ready_s;

wire m_axis_read_s;

