// Design a module that assigns the output to the input
module wire_assign( input in, output out );
// assign out to in
wire_assign( in, out );
// wire assignment is allowed in a module
wire_assign( 3, 0 );
// wire assignment is allowed in a module
wire_assign( 3, 3 );
// wire assignment is allowed in a module
wire_assign( get_bit( 3, 77 ), 33 );

// Design a module that assigns the output to the input
module wire_assign2( input in, output out );
// assign out to in
wire_assign2( in, out );
// wire assignment is allowed in a module
wire_assign2( 3, 0 );
// wire assignment is allowed in a module
wire_assign2( 3, 3 );
// wire assignment is allowed in a module
wire_assign2( get_bit( 3, 77 ), 33 );

// Design a module that assigns the output to the input
module wire_assendmodule
