Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto bdea909940b843aba1550bbfc7412071 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot processor_sim_behav xil_defaultlib.processor_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-4940] 'gen_six_bit_mux' remains a black box since it has no binding entity [C:/Users/Jonathan/Desktop/fp3.5/Dpu_top.vhd:130]
WARNING: [VRFC 10-4940] 'gen_six_bit_mux' remains a black box since it has no binding entity [C:/Users/Jonathan/Desktop/fp3.5/Dpu_top.vhd:136]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
