report_timing -delay_type min -path_type full_clock -max_paths 30 -transition_time -nets -attributes -nosplit 
 
****************************************
Report : timing
        -path full_clock
        -delay min
        -nets
        -max_paths 30
        -transition_time
Design : bp_softcore
Version: O-2018.06-SP4
Date   : Sat Mar 14 13:20:25 2020
****************************************

 * Some/all delay information is back-annotated.

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TYPICAL   Library: saed90nm_typ
Wire Load Model Mode: Inactive.

  Startpoint: mem_resp_i[54]
              (input port clocked by core_clk)
  Endpoint: mem_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: FEEDTHROUGH
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 f
  mem_resp_i[54] (in)                      0.00      0.00       0.10 f
  mem_resp_i[54] (net)           4                   0.00       0.10 f
  U3127/Q (OA221X1)                        0.11      0.14 *     0.24 f
  mem_resp_yumi_o (net)          1                   0.00       0.24 f
  mem_resp_yumi_o (out)                    0.11      0.00 *     0.24 f
  data arrival time                                             0.24

  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock uncertainty                                  1.00       1.00
  output external delay                             -0.10       0.90
  data required time                                            0.90
  ------------------------------------------------------------------------------------------
  data required time                                            0.90
  data arrival time                                            -0.24
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.66


  Startpoint: io_resp_i[54]
              (input port clocked by core_clk)
  Endpoint: io_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: FEEDTHROUGH
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 f
  io_resp_i[54] (in)                       0.00      0.00       0.10 f
  io_resp_i[54] (net)            2                   0.00       0.10 f
  U2020/QN (NAND2X0)                       0.13      0.06 *     0.16 r
  n50 (net)                      2                   0.00       0.16 r
  U2021/ZN (INVX0)                         0.06      0.04 *     0.21 f
  n241 (net)                     2                   0.00       0.21 f
  U3128/Q (AO22X1)                         0.07      0.11 *     0.32 f
  io_resp_yumi_o (net)           1                   0.00       0.32 f
  io_resp_yumi_o (out)                     0.07      0.00 *     0.32 f
  data arrival time                                             0.32

  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock uncertainty                                  1.00       1.00
  output external delay                             -0.10       0.90
  data required time                                            0.90
  ------------------------------------------------------------------------------------------
  data required time                                            0.90
  data arrival time                                            -0.32
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.58


  Startpoint: io_cmd_ready_i
              (input port clocked by core_clk)
  Endpoint: mem_cmd_v_o
            (output port clocked by core_clk)
  Path Group: FEEDTHROUGH
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  io_cmd_ready_i (in)                                     0.00      0.00       0.10 r
  io_cmd_ready_i (net)                          1                   0.00       0.10 r
  U3121/Q (AND3X1)                                        0.11      0.11 *     0.21 r
  arb_ready_li (net)                            2                   0.00       0.21 r
  mem_arbiter/ready_i (bsg_arb_fixed_inputs_p2_lo_to_hi_p0_0)       0.00       0.21 r
  mem_arbiter/ready_i (net)                                         0.00       0.21 r
  mem_arbiter/U2/Q (AND2X1)                               0.04      0.08 *     0.29 r
  mem_arbiter/grants_o[0] (net)                 2                   0.00       0.29 r
  mem_arbiter/grants_o[0] (bsg_arb_fixed_inputs_p2_lo_to_hi_p0_0)     0.00     0.29 r
  fifo_yumi_li[0] (net)                                             0.00       0.29 r
  U1993/QN (NOR2X0)                                       0.19      0.12 *     0.41 f
  n237 (net)                                    2                   0.00       0.41 f
  U3123/QN (NOR2X0)                                       0.10      0.06 *     0.47 r
  mem_cmd_v_o (net)                             1                   0.00       0.47 r
  mem_cmd_v_o (out)                                       0.10      0.00 *     0.47 r
  data arrival time                                                            0.47

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.47
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.43


  Startpoint: io_cmd_ready_i
              (input port clocked by core_clk)
  Endpoint: io_cmd_v_o (output port clocked by core_clk)
  Path Group: FEEDTHROUGH
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  io_cmd_ready_i (in)                                     0.00      0.00       0.10 r
  io_cmd_ready_i (net)                          1                   0.00       0.10 r
  U3121/Q (AND3X1)                                        0.11      0.11 *     0.21 r
  arb_ready_li (net)                            2                   0.00       0.21 r
  mem_arbiter/ready_i (bsg_arb_fixed_inputs_p2_lo_to_hi_p0_0)       0.00       0.21 r
  mem_arbiter/ready_i (net)                                         0.00       0.21 r
  mem_arbiter/U2/Q (AND2X1)                               0.04      0.08 *     0.29 r
  mem_arbiter/grants_o[0] (net)                 2                   0.00       0.29 r
  mem_arbiter/grants_o[0] (bsg_arb_fixed_inputs_p2_lo_to_hi_p0_0)     0.00     0.29 r
  fifo_yumi_li[0] (net)                                             0.00       0.29 r
  U1993/QN (NOR2X0)                                       0.19      0.12 *     0.41 f
  n237 (net)                                    2                   0.00       0.41 f
  U1994/ZN (INVX0)                                        0.06      0.03 *     0.44 r
  n40 (net)                                     1                   0.00       0.44 r
  U1995/QN (NAND2X0)                                      0.10      0.06 *     0.50 f
  n236 (net)                                    2                   0.00       0.50 f
  U3122/QN (NOR2X0)                                       0.07      0.04 *     0.55 r
  io_cmd_v_o (net)                              1                   0.00       0.55 r
  io_cmd_v_o (out)                                        0.07      0.00 *     0.55 r
  data arrival time                                                            0.55

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.55
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.35


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: uce_1__uce/index_counter/ctr_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                            0.00      0.00       0.10 r
  reset_i (net)                                 2                   0.00       0.10 r
  U1755/Z (NBUFFX2)                                       0.18      0.12 *     0.22 r
  n441 (net)                                   17                   0.00       0.22 r
  uce_1__uce/reset_i (bp_uce_02_3)                                  0.00       0.22 r
  uce_1__uce/reset_i (net)                                          0.00       0.22 r
  uce_1__uce/index_counter/reset_i (bsg_counter_set_down_width_p6_3)     0.00     0.22 r
  uce_1__uce/index_counter/reset_i (net)                            0.00       0.22 r
  uce_1__uce/index_counter/U25/QN (NOR2X0)                0.04      0.06 *     0.28 f
  uce_1__uce/index_counter/n27 (net)            1                   0.00       0.28 f
  uce_1__uce/index_counter/ctr_r_reg_0_/D (DFFX1)         0.04      0.00 *     0.28 f
  data arrival time                                                            0.28

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  uce_1__uce/index_counter/ctr_r_reg_0_/CLK (DFFX1)                 0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.28
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.71


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: fifo_0__mem_fifo/dff_full/data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                            0.00      0.00       0.10 r
  reset_i (net)                                 2                   0.00       0.10 r
  U1755/Z (NBUFFX2)                                       0.18      0.12 *     0.22 r
  n441 (net)                                   17                   0.00       0.22 r
  fifo_0__mem_fifo/reset_i (bsg_one_fifo_width_p570_2)              0.00       0.22 r
  fifo_0__mem_fifo/reset_i (net)                                    0.00       0.22 r
  fifo_0__mem_fifo/dff_full/reset_i (bsg_dff_reset_width_p1_11)     0.00       0.22 r
  fifo_0__mem_fifo/dff_full/reset_i (net)                           0.00       0.22 r
  fifo_0__mem_fifo/dff_full/U4/QN (NOR2X0)                0.04      0.06 *     0.28 f
  fifo_0__mem_fifo/dff_full/n2 (net)            1                   0.00       0.28 f
  fifo_0__mem_fifo/dff_full/data_r_reg_0_/D (DFFX1)       0.04      0.00 *     0.28 f
  data arrival time                                                            0.28

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  fifo_0__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)               0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.28
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.71


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: uce_0__uce/index_counter/ctr_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                            0.00      0.00       0.10 r
  reset_i (net)                                 2                   0.00       0.10 r
  U1755/Z (NBUFFX2)                                       0.18      0.12 *     0.22 r
  n441 (net)                                   17                   0.00       0.22 r
  uce_0__uce/reset_i (bp_uce_02_2)                                  0.00       0.22 r
  uce_0__uce/reset_i (net)                                          0.00       0.22 r
  uce_0__uce/index_counter/reset_i (bsg_counter_set_down_width_p6_2)     0.00     0.22 r
  uce_0__uce/index_counter/reset_i (net)                            0.00       0.22 r
  uce_0__uce/index_counter/U25/QN (NOR2X0)                0.04      0.06 *     0.28 f
  uce_0__uce/index_counter/n17 (net)            1                   0.00       0.28 f
  uce_0__uce/index_counter/ctr_r_reg_0_/D (DFFX1)         0.04      0.00 *     0.28 f
  data arrival time                                                            0.28

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  uce_0__uce/index_counter/ctr_r_reg_0_/CLK (DFFX1)                 0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.28
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.71


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                            0.00      0.00       0.10 r
  reset_i (net)                                 2                   0.00       0.10 r
  U1755/Z (NBUFFX2)                                       0.18      0.12 *     0.22 r
  n441 (net)                                   17                   0.00       0.22 r
  fifo_1__mem_fifo/reset_i (bsg_one_fifo_width_p570_3)              0.00       0.22 r
  fifo_1__mem_fifo/reset_i (net)                                    0.00       0.22 r
  fifo_1__mem_fifo/dff_full/reset_i (bsg_dff_reset_width_p1_21)     0.00       0.22 r
  fifo_1__mem_fifo/dff_full/reset_i (net)                           0.00       0.22 r
  fifo_1__mem_fifo/dff_full/U4/QN (NOR2X0)                0.04      0.06 *     0.28 f
  fifo_1__mem_fifo/dff_full/n3 (net)            1                   0.00       0.28 f
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/D (DFFX1)       0.04      0.00 *     0.28 f
  data arrival time                                                            0.28

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)               0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.28
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.71


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: uce_0__uce/state_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  reset_i (in)                             0.00      0.00       0.10 r
  reset_i (net)                  2                   0.00       0.10 r
  U1755/Z (NBUFFX2)                        0.18      0.12 *     0.22 r
  n441 (net)                    17                   0.00       0.22 r
  uce_0__uce/reset_i (bp_uce_02_2)                   0.00       0.22 r
  uce_0__uce/reset_i (net)                           0.00       0.22 r
  uce_0__uce/U147/QN (NOR2X0)              0.06      0.06 *     0.28 f
  uce_0__uce/n70 (net)           1                   0.00       0.28 f
  uce_0__uce/state_r_reg_0_/D (DFFX1)      0.06      0.00 *     0.28 f
  data arrival time                                             0.28

  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock uncertainty                                  1.00       1.00
  uce_0__uce/state_r_reg_0_/CLK (DFFX1)              0.00       1.00 r
  library hold time                                 -0.01       0.99
  data required time                                            0.99
  ------------------------------------------------------------------------------------------
  data required time                                            0.99
  data arrival time                                            -0.28
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.71


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: uce_0__uce/state_r_reg_2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  reset_i (in)                             0.00      0.00       0.10 r
  reset_i (net)                  2                   0.00       0.10 r
  U1755/Z (NBUFFX2)                        0.18      0.12 *     0.22 r
  n441 (net)                    17                   0.00       0.22 r
  uce_0__uce/reset_i (bp_uce_02_2)                   0.00       0.22 r
  uce_0__uce/reset_i (net)                           0.00       0.22 r
  uce_0__uce/U152/QN (NOR2X0)              0.06      0.06 *     0.28 f
  uce_0__uce/n66 (net)           1                   0.00       0.28 f
  uce_0__uce/state_r_reg_2_/D (DFFX1)      0.06      0.00 *     0.28 f
  data arrival time                                             0.28

  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock uncertainty                                  1.00       1.00
  uce_0__uce/state_r_reg_2_/CLK (DFFX1)              0.00       1.00 r
  library hold time                                 -0.01       0.99
  data required time                                            0.99
  ------------------------------------------------------------------------------------------
  data required time                                            0.99
  data arrival time                                            -0.28
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.71


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: uce_1__uce/index_counter/ctr_r_reg_5_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                            0.00      0.00       0.10 r
  reset_i (net)                                 2                   0.00       0.10 r
  U1755/Z (NBUFFX2)                                       0.18      0.12 *     0.22 r
  n441 (net)                                   17                   0.00       0.22 r
  uce_1__uce/reset_i (bp_uce_02_3)                                  0.00       0.22 r
  uce_1__uce/reset_i (net)                                          0.00       0.22 r
  uce_1__uce/index_counter/reset_i (bsg_counter_set_down_width_p6_3)     0.00     0.22 r
  uce_1__uce/index_counter/reset_i (net)                            0.00       0.22 r
  uce_1__uce/index_counter/U12/QN (NOR2X0)                0.03      0.07 *     0.29 f
  uce_1__uce/index_counter/n20 (net)            1                   0.00       0.29 f
  uce_1__uce/index_counter/ctr_r_reg_5_/D (DFFX1)         0.03      0.00 *     0.29 f
  data arrival time                                                            0.29

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  uce_1__uce/index_counter/ctr_r_reg_5_/CLK (DFFX1)                 0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.29
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.70


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: uce_0__uce/index_counter/ctr_r_reg_5_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                            0.00      0.00       0.10 r
  reset_i (net)                                 2                   0.00       0.10 r
  U1755/Z (NBUFFX2)                                       0.18      0.12 *     0.22 r
  n441 (net)                                   17                   0.00       0.22 r
  uce_0__uce/reset_i (bp_uce_02_2)                                  0.00       0.22 r
  uce_0__uce/reset_i (net)                                          0.00       0.22 r
  uce_0__uce/index_counter/reset_i (bsg_counter_set_down_width_p6_2)     0.00     0.22 r
  uce_0__uce/index_counter/reset_i (net)                            0.00       0.22 r
  uce_0__uce/index_counter/U12/QN (NOR2X0)                0.04      0.07 *     0.29 f
  uce_0__uce/index_counter/n27 (net)            1                   0.00       0.29 f
  uce_0__uce/index_counter/ctr_r_reg_5_/D (DFFX1)         0.04      0.00 *     0.29 f
  data arrival time                                                            0.29

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  uce_0__uce/index_counter/ctr_r_reg_5_/CLK (DFFX1)                 0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.29
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.70


  Startpoint: mem_resp_i[41]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  mem_resp_i[41] (in)                                     0.00      0.00       0.10 r
  mem_resp_i[41] (net)                          2                   0.00       0.10 r
  U3332/Q (AO222X1)                                       0.07      0.08 *     0.18 r
  mem_resp_li[41] (net)                         1                   0.00       0.18 r
  uce_0__uce/mem_resp_i[41] (bp_uce_02_2)                           0.00       0.18 r
  uce_0__uce/mem_resp_i[41] (net)                                   0.00       0.18 r
  uce_0__uce/U755/Q (AND2X1)                              0.04      0.07 *     0.25 r
  uce_0__uce/tag_mem_pkt_o[28] (net)            1                   0.00       0.25 r
  uce_0__uce/tag_mem_pkt_o[28] (bp_uce_02_2)                        0.00       0.25 r
  tag_mem_pkt_li[26] (net)                                          0.00       0.25 r
  core/tag_mem_pkt_i[28] (bp_core_minimal_02_0)                     0.00       0.25 r
  core/tag_mem_pkt_i[28] (net)                                      0.00       0.25 r
  core/fe/tag_mem_pkt_i[28] (bp_fe_top_02_0)                        0.00       0.25 r
  core/fe/tag_mem_pkt_i[28] (net)                                   0.00       0.25 r
  core/fe/mem/tag_mem_pkt_i[28] (bp_fe_mem_02_0)                    0.00       0.25 r
  core/fe/mem/tag_mem_pkt_i[28] (net)                               0.00       0.25 r
  core/fe/mem/icache/tag_mem_pkt_i[28] (bp_fe_icache_02_0)          0.00       0.25 r
  core/fe/mem/icache/tag_mem_pkt_i[28] (net)                        0.00       0.25 r
  core/fe/mem/icache/U1021/Q (AND2X2)                     0.11      0.11 *     0.36 r
  core/fe/mem/icache/tag_mem_data_li[25] (net)     8                0.00       0.36 r
  core/fe/mem/icache/tag_mem/data_i[25] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.36 r
  core/fe/mem/icache/tag_mem/data_i[25] (net)                       0.00       0.36 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[25] (saed90_248x64_1P_bit)     0.11     0.00 *     0.36 r
  data arrival time                                                            0.36

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.36
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.69


  Startpoint: mem_resp_i[41]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  mem_resp_i[41] (in)                                     0.00      0.00       0.10 r
  mem_resp_i[41] (net)                          2                   0.00       0.10 r
  U3332/Q (AO222X1)                                       0.07      0.08 *     0.18 r
  mem_resp_li[41] (net)                         1                   0.00       0.18 r
  uce_0__uce/mem_resp_i[41] (bp_uce_02_2)                           0.00       0.18 r
  uce_0__uce/mem_resp_i[41] (net)                                   0.00       0.18 r
  uce_0__uce/U755/Q (AND2X1)                              0.04      0.07 *     0.25 r
  uce_0__uce/tag_mem_pkt_o[28] (net)            1                   0.00       0.25 r
  uce_0__uce/tag_mem_pkt_o[28] (bp_uce_02_2)                        0.00       0.25 r
  tag_mem_pkt_li[26] (net)                                          0.00       0.25 r
  core/tag_mem_pkt_i[28] (bp_core_minimal_02_0)                     0.00       0.25 r
  core/tag_mem_pkt_i[28] (net)                                      0.00       0.25 r
  core/fe/tag_mem_pkt_i[28] (bp_fe_top_02_0)                        0.00       0.25 r
  core/fe/tag_mem_pkt_i[28] (net)                                   0.00       0.25 r
  core/fe/mem/tag_mem_pkt_i[28] (bp_fe_mem_02_0)                    0.00       0.25 r
  core/fe/mem/tag_mem_pkt_i[28] (net)                               0.00       0.25 r
  core/fe/mem/icache/tag_mem_pkt_i[28] (bp_fe_icache_02_0)          0.00       0.25 r
  core/fe/mem/icache/tag_mem_pkt_i[28] (net)                        0.00       0.25 r
  core/fe/mem/icache/U1021/Q (AND2X2)                     0.11      0.11 *     0.36 r
  core/fe/mem/icache/tag_mem_data_li[25] (net)     8                0.00       0.36 r
  core/fe/mem/icache/tag_mem/data_i[56] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.36 r
  core/fe/mem/icache/tag_mem/data_i[56] (net)                       0.00       0.36 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[56] (saed90_248x64_1P_bit)     0.11     0.00 *     0.36 r
  data arrival time                                                            0.36

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.36
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.69


  Startpoint: mem_resp_i[41]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  mem_resp_i[41] (in)                                     0.00      0.00       0.10 r
  mem_resp_i[41] (net)                          2                   0.00       0.10 r
  U3332/Q (AO222X1)                                       0.07      0.08 *     0.18 r
  mem_resp_li[41] (net)                         1                   0.00       0.18 r
  uce_0__uce/mem_resp_i[41] (bp_uce_02_2)                           0.00       0.18 r
  uce_0__uce/mem_resp_i[41] (net)                                   0.00       0.18 r
  uce_0__uce/U755/Q (AND2X1)                              0.04      0.07 *     0.25 r
  uce_0__uce/tag_mem_pkt_o[28] (net)            1                   0.00       0.25 r
  uce_0__uce/tag_mem_pkt_o[28] (bp_uce_02_2)                        0.00       0.25 r
  tag_mem_pkt_li[26] (net)                                          0.00       0.25 r
  core/tag_mem_pkt_i[28] (bp_core_minimal_02_0)                     0.00       0.25 r
  core/tag_mem_pkt_i[28] (net)                                      0.00       0.25 r
  core/fe/tag_mem_pkt_i[28] (bp_fe_top_02_0)                        0.00       0.25 r
  core/fe/tag_mem_pkt_i[28] (net)                                   0.00       0.25 r
  core/fe/mem/tag_mem_pkt_i[28] (bp_fe_mem_02_0)                    0.00       0.25 r
  core/fe/mem/tag_mem_pkt_i[28] (net)                               0.00       0.25 r
  core/fe/mem/icache/tag_mem_pkt_i[28] (bp_fe_icache_02_0)          0.00       0.25 r
  core/fe/mem/icache/tag_mem_pkt_i[28] (net)                        0.00       0.25 r
  core/fe/mem/icache/U1021/Q (AND2X2)                     0.11      0.11 *     0.36 r
  core/fe/mem/icache/tag_mem_data_li[25] (net)     8                0.00       0.36 r
  core/fe/mem/icache/tag_mem/data_i[87] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.36 r
  core/fe/mem/icache/tag_mem/data_i[87] (net)                       0.00       0.36 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[87] (saed90_248x64_1P_bit)     0.11     0.00 *     0.36 r
  data arrival time                                                            0.36

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.36
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.69


  Startpoint: mem_resp_i[41]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  mem_resp_i[41] (in)                                     0.00      0.00       0.10 r
  mem_resp_i[41] (net)                          2                   0.00       0.10 r
  U3332/Q (AO222X1)                                       0.07      0.08 *     0.18 r
  mem_resp_li[41] (net)                         1                   0.00       0.18 r
  uce_0__uce/mem_resp_i[41] (bp_uce_02_2)                           0.00       0.18 r
  uce_0__uce/mem_resp_i[41] (net)                                   0.00       0.18 r
  uce_0__uce/U755/Q (AND2X1)                              0.04      0.07 *     0.25 r
  uce_0__uce/tag_mem_pkt_o[28] (net)            1                   0.00       0.25 r
  uce_0__uce/tag_mem_pkt_o[28] (bp_uce_02_2)                        0.00       0.25 r
  tag_mem_pkt_li[26] (net)                                          0.00       0.25 r
  core/tag_mem_pkt_i[28] (bp_core_minimal_02_0)                     0.00       0.25 r
  core/tag_mem_pkt_i[28] (net)                                      0.00       0.25 r
  core/fe/tag_mem_pkt_i[28] (bp_fe_top_02_0)                        0.00       0.25 r
  core/fe/tag_mem_pkt_i[28] (net)                                   0.00       0.25 r
  core/fe/mem/tag_mem_pkt_i[28] (bp_fe_mem_02_0)                    0.00       0.25 r
  core/fe/mem/tag_mem_pkt_i[28] (net)                               0.00       0.25 r
  core/fe/mem/icache/tag_mem_pkt_i[28] (bp_fe_icache_02_0)          0.00       0.25 r
  core/fe/mem/icache/tag_mem_pkt_i[28] (net)                        0.00       0.25 r
  core/fe/mem/icache/U1021/Q (AND2X2)                     0.11      0.11 *     0.36 r
  core/fe/mem/icache/tag_mem_data_li[25] (net)     8                0.00       0.36 r
  core/fe/mem/icache/tag_mem/data_i[118] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.36 r
  core/fe/mem/icache/tag_mem/data_i[118] (net)                      0.00       0.36 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[118] (saed90_248x64_1P_bit)     0.11     0.00 *     0.36 r
  data arrival time                                                            0.36

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.36
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.69


  Startpoint: mem_resp_i[41]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  mem_resp_i[41] (in)                                     0.00      0.00       0.10 r
  mem_resp_i[41] (net)                          2                   0.00       0.10 r
  U3332/Q (AO222X1)                                       0.07      0.08 *     0.18 r
  mem_resp_li[41] (net)                         1                   0.00       0.18 r
  uce_0__uce/mem_resp_i[41] (bp_uce_02_2)                           0.00       0.18 r
  uce_0__uce/mem_resp_i[41] (net)                                   0.00       0.18 r
  uce_0__uce/U755/Q (AND2X1)                              0.04      0.07 *     0.25 r
  uce_0__uce/tag_mem_pkt_o[28] (net)            1                   0.00       0.25 r
  uce_0__uce/tag_mem_pkt_o[28] (bp_uce_02_2)                        0.00       0.25 r
  tag_mem_pkt_li[26] (net)                                          0.00       0.25 r
  core/tag_mem_pkt_i[28] (bp_core_minimal_02_0)                     0.00       0.25 r
  core/tag_mem_pkt_i[28] (net)                                      0.00       0.25 r
  core/fe/tag_mem_pkt_i[28] (bp_fe_top_02_0)                        0.00       0.25 r
  core/fe/tag_mem_pkt_i[28] (net)                                   0.00       0.25 r
  core/fe/mem/tag_mem_pkt_i[28] (bp_fe_mem_02_0)                    0.00       0.25 r
  core/fe/mem/tag_mem_pkt_i[28] (net)                               0.00       0.25 r
  core/fe/mem/icache/tag_mem_pkt_i[28] (bp_fe_icache_02_0)          0.00       0.25 r
  core/fe/mem/icache/tag_mem_pkt_i[28] (net)                        0.00       0.25 r
  core/fe/mem/icache/U1021/Q (AND2X2)                     0.11      0.11 *     0.36 r
  core/fe/mem/icache/tag_mem_data_li[25] (net)     8                0.00       0.36 r
  core/fe/mem/icache/tag_mem/data_i[149] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.36 r
  core/fe/mem/icache/tag_mem/data_i[149] (net)                      0.00       0.36 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[149] (saed90_248x64_1P_bit)     0.11     0.00 *     0.36 r
  data arrival time                                                            0.36

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.36
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.69


  Startpoint: mem_resp_i[41]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  mem_resp_i[41] (in)                                     0.00      0.00       0.10 r
  mem_resp_i[41] (net)                          2                   0.00       0.10 r
  U3332/Q (AO222X1)                                       0.07      0.08 *     0.18 r
  mem_resp_li[41] (net)                         1                   0.00       0.18 r
  uce_0__uce/mem_resp_i[41] (bp_uce_02_2)                           0.00       0.18 r
  uce_0__uce/mem_resp_i[41] (net)                                   0.00       0.18 r
  uce_0__uce/U755/Q (AND2X1)                              0.04      0.07 *     0.25 r
  uce_0__uce/tag_mem_pkt_o[28] (net)            1                   0.00       0.25 r
  uce_0__uce/tag_mem_pkt_o[28] (bp_uce_02_2)                        0.00       0.25 r
  tag_mem_pkt_li[26] (net)                                          0.00       0.25 r
  core/tag_mem_pkt_i[28] (bp_core_minimal_02_0)                     0.00       0.25 r
  core/tag_mem_pkt_i[28] (net)                                      0.00       0.25 r
  core/fe/tag_mem_pkt_i[28] (bp_fe_top_02_0)                        0.00       0.25 r
  core/fe/tag_mem_pkt_i[28] (net)                                   0.00       0.25 r
  core/fe/mem/tag_mem_pkt_i[28] (bp_fe_mem_02_0)                    0.00       0.25 r
  core/fe/mem/tag_mem_pkt_i[28] (net)                               0.00       0.25 r
  core/fe/mem/icache/tag_mem_pkt_i[28] (bp_fe_icache_02_0)          0.00       0.25 r
  core/fe/mem/icache/tag_mem_pkt_i[28] (net)                        0.00       0.25 r
  core/fe/mem/icache/U1021/Q (AND2X2)                     0.11      0.11 *     0.36 r
  core/fe/mem/icache/tag_mem_data_li[25] (net)     8                0.00       0.36 r
  core/fe/mem/icache/tag_mem/data_i[180] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.36 r
  core/fe/mem/icache/tag_mem/data_i[180] (net)                      0.00       0.36 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[180] (saed90_248x64_1P_bit)     0.11     0.00 *     0.37 r
  data arrival time                                                            0.37

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.37
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.68


  Startpoint: mem_resp_i[41]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  mem_resp_i[41] (in)                                     0.00      0.00       0.10 r
  mem_resp_i[41] (net)                          2                   0.00       0.10 r
  U3332/Q (AO222X1)                                       0.07      0.08 *     0.18 r
  mem_resp_li[41] (net)                         1                   0.00       0.18 r
  uce_0__uce/mem_resp_i[41] (bp_uce_02_2)                           0.00       0.18 r
  uce_0__uce/mem_resp_i[41] (net)                                   0.00       0.18 r
  uce_0__uce/U755/Q (AND2X1)                              0.04      0.07 *     0.25 r
  uce_0__uce/tag_mem_pkt_o[28] (net)            1                   0.00       0.25 r
  uce_0__uce/tag_mem_pkt_o[28] (bp_uce_02_2)                        0.00       0.25 r
  tag_mem_pkt_li[26] (net)                                          0.00       0.25 r
  core/tag_mem_pkt_i[28] (bp_core_minimal_02_0)                     0.00       0.25 r
  core/tag_mem_pkt_i[28] (net)                                      0.00       0.25 r
  core/fe/tag_mem_pkt_i[28] (bp_fe_top_02_0)                        0.00       0.25 r
  core/fe/tag_mem_pkt_i[28] (net)                                   0.00       0.25 r
  core/fe/mem/tag_mem_pkt_i[28] (bp_fe_mem_02_0)                    0.00       0.25 r
  core/fe/mem/tag_mem_pkt_i[28] (net)                               0.00       0.25 r
  core/fe/mem/icache/tag_mem_pkt_i[28] (bp_fe_icache_02_0)          0.00       0.25 r
  core/fe/mem/icache/tag_mem_pkt_i[28] (net)                        0.00       0.25 r
  core/fe/mem/icache/U1021/Q (AND2X2)                     0.11      0.11 *     0.36 r
  core/fe/mem/icache/tag_mem_data_li[25] (net)     8                0.00       0.36 r
  core/fe/mem/icache/tag_mem/data_i[211] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.36 r
  core/fe/mem/icache/tag_mem/data_i[211] (net)                      0.00       0.36 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[211] (saed90_248x64_1P_bit)     0.11     0.01 *     0.37 r
  data arrival time                                                            0.37

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.37
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.68


  Startpoint: mem_resp_i[41]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  mem_resp_i[41] (in)                                     0.00      0.00       0.10 r
  mem_resp_i[41] (net)                          2                   0.00       0.10 r
  U3332/Q (AO222X1)                                       0.07      0.08 *     0.18 r
  mem_resp_li[41] (net)                         1                   0.00       0.18 r
  uce_0__uce/mem_resp_i[41] (bp_uce_02_2)                           0.00       0.18 r
  uce_0__uce/mem_resp_i[41] (net)                                   0.00       0.18 r
  uce_0__uce/U755/Q (AND2X1)                              0.04      0.07 *     0.25 r
  uce_0__uce/tag_mem_pkt_o[28] (net)            1                   0.00       0.25 r
  uce_0__uce/tag_mem_pkt_o[28] (bp_uce_02_2)                        0.00       0.25 r
  tag_mem_pkt_li[26] (net)                                          0.00       0.25 r
  core/tag_mem_pkt_i[28] (bp_core_minimal_02_0)                     0.00       0.25 r
  core/tag_mem_pkt_i[28] (net)                                      0.00       0.25 r
  core/fe/tag_mem_pkt_i[28] (bp_fe_top_02_0)                        0.00       0.25 r
  core/fe/tag_mem_pkt_i[28] (net)                                   0.00       0.25 r
  core/fe/mem/tag_mem_pkt_i[28] (bp_fe_mem_02_0)                    0.00       0.25 r
  core/fe/mem/tag_mem_pkt_i[28] (net)                               0.00       0.25 r
  core/fe/mem/icache/tag_mem_pkt_i[28] (bp_fe_icache_02_0)          0.00       0.25 r
  core/fe/mem/icache/tag_mem_pkt_i[28] (net)                        0.00       0.25 r
  core/fe/mem/icache/U1021/Q (AND2X2)                     0.11      0.11 *     0.36 r
  core/fe/mem/icache/tag_mem_data_li[25] (net)     8                0.00       0.36 r
  core/fe/mem/icache/tag_mem/data_i[242] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.36 r
  core/fe/mem/icache/tag_mem/data_i[242] (net)                      0.00       0.36 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[242] (saed90_248x64_1P_bit)     0.11     0.01 *     0.37 r
  data arrival time                                                            0.37

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.37
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.68


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: uce_1__uce/state_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  reset_i (in)                             0.00      0.00       0.10 r
  reset_i (net)                  2                   0.00       0.10 r
  U1755/Z (NBUFFX2)                        0.18      0.12 *     0.22 r
  n441 (net)                    17                   0.00       0.22 r
  uce_1__uce/reset_i (bp_uce_02_3)                   0.00       0.22 r
  uce_1__uce/reset_i (net)                           0.00       0.22 r
  uce_1__uce/U89/QN (NOR3X0)               0.09      0.09 *     0.31 f
  uce_1__uce/n127 (net)          1                   0.00       0.31 f
  uce_1__uce/state_r_reg_0_/D (DFFX1)      0.09      0.00 *     0.31 f
  data arrival time                                             0.31

  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock uncertainty                                  1.00       1.00
  uce_1__uce/state_r_reg_0_/CLK (DFFX1)              0.00       1.00 r
  library hold time                                 -0.02       0.98
  data required time                                            0.98
  ------------------------------------------------------------------------------------------
  data required time                                            0.98
  data arrival time                                            -0.31
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.68


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: uce_0__uce/state_r_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  reset_i (in)                             0.00      0.00       0.10 r
  reset_i (net)                  2                   0.00       0.10 r
  U1755/Z (NBUFFX2)                        0.18      0.12 *     0.22 r
  n441 (net)                    17                   0.00       0.22 r
  uce_0__uce/reset_i (bp_uce_02_2)                   0.00       0.22 r
  uce_0__uce/reset_i (net)                           0.00       0.22 r
  uce_0__uce/U13/ZN (INVX0)                0.05      0.04 *     0.26 f
  uce_0__uce/n138 (net)          1                   0.00       0.26 f
  uce_0__uce/U149/Q (OA21X1)               0.03      0.07 *     0.33 f
  uce_0__uce/n68 (net)           1                   0.00       0.33 f
  uce_0__uce/state_r_reg_1_/D (DFFX1)      0.03      0.00 *     0.33 f
  data arrival time                                             0.33

  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock uncertainty                                  1.00       1.00
  uce_0__uce/state_r_reg_1_/CLK (DFFX1)              0.00       1.00 r
  library hold time                                 -0.01       0.99
  data required time                                            0.99
  ------------------------------------------------------------------------------------------
  data required time                                            0.99
  data arrival time                                            -0.33
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.67


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: uce_1__uce/state_r_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  reset_i (in)                             0.00      0.00       0.10 r
  reset_i (net)                  2                   0.00       0.10 r
  U1755/Z (NBUFFX2)                        0.18      0.12 *     0.22 r
  n441 (net)                    17                   0.00       0.22 r
  uce_1__uce/reset_i (bp_uce_02_3)                   0.00       0.22 r
  uce_1__uce/reset_i (net)                           0.00       0.22 r
  uce_1__uce/U10/ZN (INVX0)                0.06      0.05 *     0.27 f
  uce_1__uce/n130 (net)          2                   0.00       0.27 f
  uce_1__uce/U94/Q (OA21X1)                0.03      0.07 *     0.34 f
  uce_1__uce/n128 (net)          1                   0.00       0.34 f
  uce_1__uce/state_r_reg_1_/D (DFFX1)      0.03      0.00 *     0.34 f
  data arrival time                                             0.34

  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock uncertainty                                  1.00       1.00
  uce_1__uce/state_r_reg_1_/CLK (DFFX1)              0.00       1.00 r
  library hold time                                 -0.01       0.99
  data required time                                            0.99
  ------------------------------------------------------------------------------------------
  data required time                                            0.99
  data arrival time                                            -0.34
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.66


  Startpoint: io_resp_i[18]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  io_resp_i[18] (in)                                      0.00      0.00       0.10 r
  io_resp_i[18] (net)                           2                   0.00       0.10 r
  U3159/Q (AO222X1)                                       0.08      0.09 *     0.19 r
  mem_resp_li[588] (net)                        1                   0.00       0.19 r
  uce_1__uce/mem_resp_i[18] (bp_uce_02_3)                           0.00       0.19 r
  uce_1__uce/mem_resp_i[18] (net)                                   0.00       0.19 r
  uce_1__uce/U792/Q (AND2X1)                              0.05      0.07 *     0.26 r
  uce_1__uce/tag_mem_pkt_o[5] (net)             3                   0.00       0.26 r
  uce_1__uce/tag_mem_pkt_o[5] (bp_uce_02_3)                         0.00       0.26 r
  tag_mem_pkt_li[44] (net)                                          0.00       0.26 r
  core/tag_mem_pkt_i[48] (bp_core_minimal_02_0)                     0.00       0.26 r
  core/tag_mem_pkt_i[48] (net)                                      0.00       0.26 r
  core/be/tag_mem_pkt_i[5] (bp_be_top_02_0)                         0.00       0.26 r
  core/be/tag_mem_pkt_i[5] (net)                                    0.00       0.26 r
  core/be/be_mem/tag_mem_pkt_i[5] (bp_be_mem_top_02_0)              0.00       0.26 r
  core/be/be_mem/tag_mem_pkt_i[5] (net)                             0.00       0.26 r
  core/be/be_mem/dcache/tag_mem_pkt_i[5] (bp_be_dcache_02_0_0)      0.00       0.26 r
  core/be/be_mem/dcache/tag_mem_pkt_i[5] (net)                      0.00       0.26 r
  core/be/be_mem/dcache/U1213/Q (AND2X2)                  0.06      0.09 *     0.35 r
  core/be/be_mem/dcache/tag_mem_data_li[2] (net)     5              0.00       0.35 r
  core/be/be_mem/dcache/tag_mem/data_i[126] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_3)     0.00     0.35 r
  core/be/be_mem/dcache/tag_mem/data_i[126] (net)                   0.00       0.35 r
  core/be/be_mem/dcache/tag_mem/U90/Z (NBUFFX2)           0.03      0.06 *     0.41 r
  core/be/be_mem/dcache/tag_mem/n65 (net)       1                   0.00       0.41 r
  core/be/be_mem/dcache/tag_mem/macro_mem/I1[126] (saed90_248x64_1P_bit)     0.03     0.00 *     0.41 r
  data arrival time                                                            0.41

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_mem/dcache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.41
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.64


  Startpoint: io_resp_i[16]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  io_resp_i[16] (in)                                      0.00      0.00       0.10 r
  io_resp_i[16] (net)                           2                   0.00       0.10 r
  U3157/Q (AO222X1)                                       0.08      0.09 *     0.19 r
  mem_resp_li[586] (net)                        1                   0.00       0.19 r
  uce_1__uce/mem_resp_i[16] (bp_uce_02_3)                           0.00       0.19 r
  uce_1__uce/mem_resp_i[16] (net)                                   0.00       0.19 r
  uce_1__uce/U790/Q (AND2X1)                              0.05      0.07 *     0.26 r
  uce_1__uce/tag_mem_pkt_o[3] (net)             2                   0.00       0.26 r
  uce_1__uce/tag_mem_pkt_o[3] (bp_uce_02_3)                         0.00       0.26 r
  tag_mem_pkt_li[42] (net)                                          0.00       0.26 r
  core/tag_mem_pkt_i[46] (bp_core_minimal_02_0)                     0.00       0.26 r
  core/tag_mem_pkt_i[46] (net)                                      0.00       0.26 r
  core/be/tag_mem_pkt_i[3] (bp_be_top_02_0)                         0.00       0.26 r
  core/be/tag_mem_pkt_i[3] (net)                                    0.00       0.26 r
  core/be/be_mem/tag_mem_pkt_i[3] (bp_be_mem_top_02_0)              0.00       0.26 r
  core/be/be_mem/tag_mem_pkt_i[3] (net)                             0.00       0.26 r
  core/be/be_mem/dcache/tag_mem_pkt_i[3] (bp_be_dcache_02_0_0)      0.00       0.26 r
  core/be/be_mem/dcache/tag_mem_pkt_i[3] (net)                      0.00       0.26 r
  core/be/be_mem/dcache/U1211/Q (AND2X2)                  0.06      0.09 *     0.35 r
  core/be/be_mem/dcache/tag_mem_data_li[0] (net)     5              0.00       0.35 r
  core/be/be_mem/dcache/tag_mem/data_i[124] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_3)     0.00     0.35 r
  core/be/be_mem/dcache/tag_mem/data_i[124] (net)                   0.00       0.35 r
  core/be/be_mem/dcache/tag_mem/U58/Z (NBUFFX2)           0.03      0.06 *     0.41 r
  core/be/be_mem/dcache/tag_mem/n33 (net)       1                   0.00       0.41 r
  core/be/be_mem/dcache/tag_mem/macro_mem/I1[124] (saed90_248x64_1P_bit)     0.03     0.00 *     0.41 r
  data arrival time                                                            0.41

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_mem/dcache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.41
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.64


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: uce_0__uce/index_counter/ctr_r_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                            0.00      0.00       0.10 r
  reset_i (net)                                 2                   0.00       0.10 r
  U1755/Z (NBUFFX2)                                       0.18      0.12 *     0.22 r
  n441 (net)                                   17                   0.00       0.22 r
  uce_0__uce/reset_i (bp_uce_02_2)                                  0.00       0.22 r
  uce_0__uce/reset_i (net)                                          0.00       0.22 r
  uce_0__uce/index_counter/reset_i (bsg_counter_set_down_width_p6_2)     0.00     0.22 r
  uce_0__uce/index_counter/reset_i (net)                            0.00       0.22 r
  uce_0__uce/index_counter/U14/ZN (INVX0)                 0.08      0.06 *     0.28 f
  uce_0__uce/index_counter/n20 (net)            4                   0.00       0.28 f
  uce_0__uce/index_counter/U23/Q (OA21X1)                 0.03      0.07 *     0.35 f
  uce_0__uce/index_counter/n19 (net)            1                   0.00       0.35 f
  uce_0__uce/index_counter/ctr_r_reg_1_/D (DFFX1)         0.03      0.00 *     0.35 f
  data arrival time                                                            0.35

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  uce_0__uce/index_counter/ctr_r_reg_1_/CLK (DFFX1)                 0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.35
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.64


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: uce_1__uce/state_r_reg_2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  reset_i (in)                             0.00      0.00       0.10 r
  reset_i (net)                  2                   0.00       0.10 r
  U1755/Z (NBUFFX2)                        0.18      0.12 *     0.22 r
  n441 (net)                    17                   0.00       0.22 r
  uce_1__uce/reset_i (bp_uce_02_3)                   0.00       0.22 r
  uce_1__uce/reset_i (net)                           0.00       0.22 r
  uce_1__uce/U10/ZN (INVX0)                0.06      0.05 *     0.27 f
  uce_1__uce/n130 (net)          2                   0.00       0.27 f
  uce_1__uce/U100/Q (OA221X1)              0.03      0.08 *     0.35 f
  uce_1__uce/n129 (net)          1                   0.00       0.35 f
  uce_1__uce/state_r_reg_2_/D (DFFX1)      0.03      0.00 *     0.35 f
  data arrival time                                             0.35

  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock uncertainty                                  1.00       1.00
  uce_1__uce/state_r_reg_2_/CLK (DFFX1)              0.00       1.00 r
  library hold time                                 -0.01       0.99
  data required time                                            0.99
  ------------------------------------------------------------------------------------------
  data required time                                            0.99
  data arrival time                                            -0.35
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.64


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: uce_0__uce/index_counter/ctr_r_reg_3_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                            0.00      0.00       0.10 r
  reset_i (net)                                 2                   0.00       0.10 r
  U1755/Z (NBUFFX2)                                       0.18      0.12 *     0.22 r
  n441 (net)                                   17                   0.00       0.22 r
  uce_0__uce/reset_i (bp_uce_02_2)                                  0.00       0.22 r
  uce_0__uce/reset_i (net)                                          0.00       0.22 r
  uce_0__uce/index_counter/reset_i (bsg_counter_set_down_width_p6_2)     0.00     0.22 r
  uce_0__uce/index_counter/reset_i (net)                            0.00       0.22 r
  uce_0__uce/index_counter/U14/ZN (INVX0)                 0.08      0.06 *     0.28 f
  uce_0__uce/index_counter/n20 (net)            4                   0.00       0.28 f
  uce_0__uce/index_counter/U17/Q (OA21X1)                 0.03      0.07 *     0.35 f
  uce_0__uce/index_counter/n23 (net)            1                   0.00       0.35 f
  uce_0__uce/index_counter/ctr_r_reg_3_/D (DFFX1)         0.03      0.00 *     0.35 f
  data arrival time                                                            0.35

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  uce_0__uce/index_counter/ctr_r_reg_3_/CLK (DFFX1)                 0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.35
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.64


  Startpoint: io_resp_i[17]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  io_resp_i[17] (in)                                      0.00      0.00       0.10 r
  io_resp_i[17] (net)                           2                   0.00       0.10 r
  U3158/Q (AO222X1)                                       0.08      0.09 *     0.19 r
  mem_resp_li[587] (net)                        1                   0.00       0.19 r
  uce_1__uce/mem_resp_i[17] (bp_uce_02_3)                           0.00       0.19 r
  uce_1__uce/mem_resp_i[17] (net)                                   0.00       0.19 r
  uce_1__uce/U791/Q (AND2X1)                              0.05      0.07 *     0.26 r
  uce_1__uce/tag_mem_pkt_o[4] (net)             2                   0.00       0.26 r
  uce_1__uce/tag_mem_pkt_o[4] (bp_uce_02_3)                         0.00       0.26 r
  tag_mem_pkt_li[43] (net)                                          0.00       0.26 r
  core/tag_mem_pkt_i[47] (bp_core_minimal_02_0)                     0.00       0.26 r
  core/tag_mem_pkt_i[47] (net)                                      0.00       0.26 r
  core/be/tag_mem_pkt_i[4] (bp_be_top_02_0)                         0.00       0.26 r
  core/be/tag_mem_pkt_i[4] (net)                                    0.00       0.26 r
  core/be/be_mem/tag_mem_pkt_i[4] (bp_be_mem_top_02_0)              0.00       0.26 r
  core/be/be_mem/tag_mem_pkt_i[4] (net)                             0.00       0.26 r
  core/be/be_mem/dcache/tag_mem_pkt_i[4] (bp_be_dcache_02_0_0)      0.00       0.26 r
  core/be/be_mem/dcache/tag_mem_pkt_i[4] (net)                      0.00       0.26 r
  core/be/be_mem/dcache/U1212/Q (AND2X2)                  0.06      0.09 *     0.35 r
  core/be/be_mem/dcache/tag_mem_data_li[1] (net)     5              0.00       0.35 r
  core/be/be_mem/dcache/tag_mem/data_i[125] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_3)     0.00     0.35 r
  core/be/be_mem/dcache/tag_mem/data_i[125] (net)                   0.00       0.35 r
  core/be/be_mem/dcache/tag_mem/U138/Z (NBUFFX2)          0.03      0.06 *     0.41 r
  core/be/be_mem/dcache/tag_mem/n113 (net)      1                   0.00       0.41 r
  core/be/be_mem/dcache/tag_mem/macro_mem/I1[125] (saed90_248x64_1P_bit)     0.03     0.00 *     0.41 r
  data arrival time                                                            0.41

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_mem/dcache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.41
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.64


  Startpoint: io_resp_i[18]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  io_resp_i[18] (in)                                      0.00      0.00       0.10 r
  io_resp_i[18] (net)                           2                   0.00       0.10 r
  U3159/Q (AO222X1)                                       0.08      0.09 *     0.19 r
  mem_resp_li[588] (net)                        1                   0.00       0.19 r
  uce_1__uce/mem_resp_i[18] (bp_uce_02_3)                           0.00       0.19 r
  uce_1__uce/mem_resp_i[18] (net)                                   0.00       0.19 r
  uce_1__uce/U792/Q (AND2X1)                              0.05      0.07 *     0.26 r
  uce_1__uce/tag_mem_pkt_o[5] (net)             3                   0.00       0.26 r
  uce_1__uce/tag_mem_pkt_o[5] (bp_uce_02_3)                         0.00       0.26 r
  tag_mem_pkt_li[44] (net)                                          0.00       0.26 r
  core/tag_mem_pkt_i[48] (bp_core_minimal_02_0)                     0.00       0.26 r
  core/tag_mem_pkt_i[48] (net)                                      0.00       0.26 r
  core/be/tag_mem_pkt_i[5] (bp_be_top_02_0)                         0.00       0.26 r
  core/be/tag_mem_pkt_i[5] (net)                                    0.00       0.26 r
  core/be/be_mem/tag_mem_pkt_i[5] (bp_be_mem_top_02_0)              0.00       0.26 r
  core/be/be_mem/tag_mem_pkt_i[5] (net)                             0.00       0.26 r
  core/be/be_mem/dcache/tag_mem_pkt_i[5] (bp_be_dcache_02_0_0)      0.00       0.26 r
  core/be/be_mem/dcache/tag_mem_pkt_i[5] (net)                      0.00       0.26 r
  core/be/be_mem/dcache/U1213/Q (AND2X2)                  0.06      0.09 *     0.35 r
  core/be/be_mem/dcache/tag_mem_data_li[2] (net)     5              0.00       0.35 r
  core/be/be_mem/dcache/tag_mem/data_i[157] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_3)     0.00     0.35 r
  core/be/be_mem/dcache/tag_mem/data_i[157] (net)                   0.00       0.35 r
  core/be/be_mem/dcache/tag_mem/U89/Z (NBUFFX2)           0.03      0.06 *     0.41 r
  core/be/be_mem/dcache/tag_mem/n64 (net)       1                   0.00       0.41 r
  core/be/be_mem/dcache/tag_mem/macro_mem/I1[157] (saed90_248x64_1P_bit)     0.03     0.00 *     0.41 r
  data arrival time                                                            0.41

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_mem/dcache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.41
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.64


  Startpoint: io_resp_i[16]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  io_resp_i[16] (in)                                      0.00      0.00       0.10 r
  io_resp_i[16] (net)                           2                   0.00       0.10 r
  U3157/Q (AO222X1)                                       0.08      0.09 *     0.19 r
  mem_resp_li[586] (net)                        1                   0.00       0.19 r
  uce_1__uce/mem_resp_i[16] (bp_uce_02_3)                           0.00       0.19 r
  uce_1__uce/mem_resp_i[16] (net)                                   0.00       0.19 r
  uce_1__uce/U790/Q (AND2X1)                              0.05      0.07 *     0.26 r
  uce_1__uce/tag_mem_pkt_o[3] (net)             2                   0.00       0.26 r
  uce_1__uce/tag_mem_pkt_o[3] (bp_uce_02_3)                         0.00       0.26 r
  tag_mem_pkt_li[42] (net)                                          0.00       0.26 r
  core/tag_mem_pkt_i[46] (bp_core_minimal_02_0)                     0.00       0.26 r
  core/tag_mem_pkt_i[46] (net)                                      0.00       0.26 r
  core/be/tag_mem_pkt_i[3] (bp_be_top_02_0)                         0.00       0.26 r
  core/be/tag_mem_pkt_i[3] (net)                                    0.00       0.26 r
  core/be/be_mem/tag_mem_pkt_i[3] (bp_be_mem_top_02_0)              0.00       0.26 r
  core/be/be_mem/tag_mem_pkt_i[3] (net)                             0.00       0.26 r
  core/be/be_mem/dcache/tag_mem_pkt_i[3] (bp_be_dcache_02_0_0)      0.00       0.26 r
  core/be/be_mem/dcache/tag_mem_pkt_i[3] (net)                      0.00       0.26 r
  core/be/be_mem/dcache/U1211/Q (AND2X2)                  0.06      0.09 *     0.35 r
  core/be/be_mem/dcache/tag_mem_data_li[0] (net)     5              0.00       0.35 r
  core/be/be_mem/dcache/tag_mem/data_i[155] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_3)     0.00     0.35 r
  core/be/be_mem/dcache/tag_mem/data_i[155] (net)                   0.00       0.35 r
  core/be/be_mem/dcache/tag_mem/U57/Z (NBUFFX2)           0.03      0.06 *     0.41 r
  core/be/be_mem/dcache/tag_mem/n32 (net)       1                   0.00       0.41 r
  core/be/be_mem/dcache/tag_mem/macro_mem/I1[155] (saed90_248x64_1P_bit)     0.03     0.00 *     0.41 r
  data arrival time                                                            0.41

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_mem/dcache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.41
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.64


  Startpoint: io_resp_i[19]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  io_resp_i[19] (in)                                      0.00      0.00       0.10 r
  io_resp_i[19] (net)                           2                   0.00       0.10 r
  U3160/Q (AO222X1)                                       0.08      0.09 *     0.19 r
  mem_resp_li[589] (net)                        1                   0.00       0.19 r
  uce_1__uce/mem_resp_i[19] (bp_uce_02_3)                           0.00       0.19 r
  uce_1__uce/mem_resp_i[19] (net)                                   0.00       0.19 r
  uce_1__uce/U793/Q (AND2X1)                              0.05      0.08 *     0.26 r
  uce_1__uce/tag_mem_pkt_o[6] (net)             2                   0.00       0.26 r
  uce_1__uce/tag_mem_pkt_o[6] (bp_uce_02_3)                         0.00       0.26 r
  tag_mem_pkt_li[45] (net)                                          0.00       0.26 r
  core/tag_mem_pkt_i[49] (bp_core_minimal_02_0)                     0.00       0.26 r
  core/tag_mem_pkt_i[49] (net)                                      0.00       0.26 r
  core/be/tag_mem_pkt_i[6] (bp_be_top_02_0)                         0.00       0.26 r
  core/be/tag_mem_pkt_i[6] (net)                                    0.00       0.26 r
  core/be/be_mem/tag_mem_pkt_i[6] (bp_be_mem_top_02_0)              0.00       0.26 r
  core/be/be_mem/tag_mem_pkt_i[6] (net)                             0.00       0.26 r
  core/be/be_mem/dcache/tag_mem_pkt_i[6] (bp_be_dcache_02_0_0)      0.00       0.26 r
  core/be/be_mem/dcache/tag_mem_pkt_i[6] (net)                      0.00       0.26 r
  core/be/be_mem/dcache/U1214/Q (AND2X2)                  0.06      0.09 *     0.35 r
  core/be/be_mem/dcache/tag_mem_data_li[3] (net)     5              0.00       0.35 r
  core/be/be_mem/dcache/tag_mem/data_i[127] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_3)     0.00     0.35 r
  core/be/be_mem/dcache/tag_mem/data_i[127] (net)                   0.00       0.35 r
  core/be/be_mem/dcache/tag_mem/U106/Z (NBUFFX2)          0.03      0.06 *     0.41 r
  core/be/be_mem/dcache/tag_mem/n81 (net)       1                   0.00       0.41 r
  core/be/be_mem/dcache/tag_mem/macro_mem/I1[127] (saed90_248x64_1P_bit)     0.03     0.00 *     0.41 r
  data arrival time                                                            0.41

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_mem/dcache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.41
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.64


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: uce_0__uce/index_counter/ctr_r_reg_4_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                            0.00      0.00       0.10 r
  reset_i (net)                                 2                   0.00       0.10 r
  U1755/Z (NBUFFX2)                                       0.18      0.12 *     0.22 r
  n441 (net)                                   17                   0.00       0.22 r
  uce_0__uce/reset_i (bp_uce_02_2)                                  0.00       0.22 r
  uce_0__uce/reset_i (net)                                          0.00       0.22 r
  uce_0__uce/index_counter/reset_i (bsg_counter_set_down_width_p6_2)     0.00     0.22 r
  uce_0__uce/index_counter/reset_i (net)                            0.00       0.22 r
  uce_0__uce/index_counter/U14/ZN (INVX0)                 0.08      0.06 *     0.28 f
  uce_0__uce/index_counter/n20 (net)            4                   0.00       0.28 f
  uce_0__uce/index_counter/U15/Q (OA21X1)                 0.03      0.07 *     0.35 f
  uce_0__uce/index_counter/n25 (net)            1                   0.00       0.35 f
  uce_0__uce/index_counter/ctr_r_reg_4_/D (DFFX1)         0.03      0.00 *     0.35 f
  data arrival time                                                            0.35

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  uce_0__uce/index_counter/ctr_r_reg_4_/CLK (DFFX1)                 0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.35
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.64


  Startpoint: io_resp_i[17]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  io_resp_i[17] (in)                                      0.00      0.00       0.10 r
  io_resp_i[17] (net)                           2                   0.00       0.10 r
  U3158/Q (AO222X1)                                       0.08      0.09 *     0.19 r
  mem_resp_li[587] (net)                        1                   0.00       0.19 r
  uce_1__uce/mem_resp_i[17] (bp_uce_02_3)                           0.00       0.19 r
  uce_1__uce/mem_resp_i[17] (net)                                   0.00       0.19 r
  uce_1__uce/U791/Q (AND2X1)                              0.05      0.07 *     0.26 r
  uce_1__uce/tag_mem_pkt_o[4] (net)             2                   0.00       0.26 r
  uce_1__uce/tag_mem_pkt_o[4] (bp_uce_02_3)                         0.00       0.26 r
  tag_mem_pkt_li[43] (net)                                          0.00       0.26 r
  core/tag_mem_pkt_i[47] (bp_core_minimal_02_0)                     0.00       0.26 r
  core/tag_mem_pkt_i[47] (net)                                      0.00       0.26 r
  core/be/tag_mem_pkt_i[4] (bp_be_top_02_0)                         0.00       0.26 r
  core/be/tag_mem_pkt_i[4] (net)                                    0.00       0.26 r
  core/be/be_mem/tag_mem_pkt_i[4] (bp_be_mem_top_02_0)              0.00       0.26 r
  core/be/be_mem/tag_mem_pkt_i[4] (net)                             0.00       0.26 r
  core/be/be_mem/dcache/tag_mem_pkt_i[4] (bp_be_dcache_02_0_0)      0.00       0.26 r
  core/be/be_mem/dcache/tag_mem_pkt_i[4] (net)                      0.00       0.26 r
  core/be/be_mem/dcache/U1212/Q (AND2X2)                  0.06      0.09 *     0.35 r
  core/be/be_mem/dcache/tag_mem_data_li[1] (net)     5              0.00       0.35 r
  core/be/be_mem/dcache/tag_mem/data_i[156] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_3)     0.00     0.35 r
  core/be/be_mem/dcache/tag_mem/data_i[156] (net)                   0.00       0.35 r
  core/be/be_mem/dcache/tag_mem/U137/Z (NBUFFX2)          0.03      0.06 *     0.41 r
  core/be/be_mem/dcache/tag_mem/n112 (net)      1                   0.00       0.41 r
  core/be/be_mem/dcache/tag_mem/macro_mem/I1[156] (saed90_248x64_1P_bit)     0.03     0.00 *     0.41 r
  data arrival time                                                            0.41

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_mem/dcache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.41
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.64


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_89_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[89]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff/data_r_reg_89_/CLK (DFFX1)         0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff/data_r_reg_89_/Q (DFFX1)           0.06      0.17       0.17 r
  fifo_1__mem_fifo/dff/data_o[89] (net)         2                   0.00       0.17 r
  fifo_1__mem_fifo/dff/data_o[89] (bsg_dff_en_width_p570_harden_p0_3)     0.00     0.17 r
  fifo_1__mem_fifo/data_o[89] (net)                                 0.00       0.17 r
  fifo_1__mem_fifo/data_o[89] (bsg_one_fifo_width_p570_3)           0.00       0.17 r
  fifo_lo[129] (net)                                                0.00       0.17 r
  U1921/Q (AND2X1)                                        0.12      0.10 *     0.28 r
  io_cmd_o[89] (net)                            4                   0.00       0.28 r
  io_cmd_o[89] (out)                                      0.12      0.00 *     0.28 r
  data arrival time                                                            0.28

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.28
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.62


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_88_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[88]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff/data_r_reg_88_/CLK (DFFX1)         0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff/data_r_reg_88_/Q (DFFX1)           0.05      0.17       0.17 r
  fifo_1__mem_fifo/dff/data_o[88] (net)         2                   0.00       0.17 r
  fifo_1__mem_fifo/dff/data_o[88] (bsg_dff_en_width_p570_harden_p0_3)     0.00     0.17 r
  fifo_1__mem_fifo/data_o[88] (net)                                 0.00       0.17 r
  fifo_1__mem_fifo/data_o[88] (bsg_one_fifo_width_p570_3)           0.00       0.17 r
  fifo_lo[128] (net)                                                0.00       0.17 r
  U1919/Q (AND2X1)                                        0.12      0.11 *     0.28 r
  io_cmd_o[88] (net)                            4                   0.00       0.28 r
  io_cmd_o[88] (out)                                      0.12      0.00 *     0.28 r
  data arrival time                                                            0.28

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.28
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.62


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_78_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[78]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff/data_r_reg_78_/CLK (DFFX1)         0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff/data_r_reg_78_/Q (DFFX1)           0.06      0.17       0.17 r
  fifo_1__mem_fifo/dff/data_o[78] (net)         2                   0.00       0.17 r
  fifo_1__mem_fifo/dff/data_o[78] (bsg_dff_en_width_p570_harden_p0_3)     0.00     0.17 r
  fifo_1__mem_fifo/data_o[78] (net)                                 0.00       0.17 r
  fifo_1__mem_fifo/data_o[78] (bsg_one_fifo_width_p570_3)           0.00       0.17 r
  fifo_lo[118] (net)                                                0.00       0.17 r
  U1899/Q (AND2X1)                                        0.11      0.10 *     0.28 r
  io_cmd_o[78] (net)                            4                   0.00       0.28 r
  io_cmd_o[78] (out)                                      0.11      0.00 *     0.28 r
  data arrival time                                                            0.28

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.28
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.62


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_73_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[73]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff/data_r_reg_73_/CLK (DFFX1)         0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff/data_r_reg_73_/Q (DFFX1)           0.06      0.18       0.18 r
  fifo_1__mem_fifo/dff/data_o[73] (net)         2                   0.00       0.18 r
  fifo_1__mem_fifo/dff/data_o[73] (bsg_dff_en_width_p570_harden_p0_3)     0.00     0.18 r
  fifo_1__mem_fifo/data_o[73] (net)                                 0.00       0.18 r
  fifo_1__mem_fifo/data_o[73] (bsg_one_fifo_width_p570_3)           0.00       0.18 r
  fifo_lo[113] (net)                                                0.00       0.18 r
  U1889/Q (AND2X1)                                        0.11      0.10 *     0.28 r
  io_cmd_o[73] (net)                            4                   0.00       0.28 r
  io_cmd_o[73] (out)                                      0.11      0.00 *     0.28 r
  data arrival time                                                            0.28

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.28
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.62


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_77_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[77]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff/data_r_reg_77_/CLK (DFFX1)         0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff/data_r_reg_77_/Q (DFFX1)           0.06      0.17       0.17 r
  fifo_1__mem_fifo/dff/data_o[77] (net)         2                   0.00       0.17 r
  fifo_1__mem_fifo/dff/data_o[77] (bsg_dff_en_width_p570_harden_p0_3)     0.00     0.17 r
  fifo_1__mem_fifo/data_o[77] (net)                                 0.00       0.17 r
  fifo_1__mem_fifo/data_o[77] (bsg_one_fifo_width_p570_3)           0.00       0.17 r
  fifo_lo[117] (net)                                                0.00       0.17 r
  U1897/Q (AND2X1)                                        0.11      0.10 *     0.28 r
  io_cmd_o[77] (net)                            4                   0.00       0.28 r
  io_cmd_o[77] (out)                                      0.11      0.00 *     0.28 r
  data arrival time                                                            0.28

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.28
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.62


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_76_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[76]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff/data_r_reg_76_/CLK (DFFX1)         0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff/data_r_reg_76_/Q (DFFX1)           0.06      0.18       0.18 r
  fifo_1__mem_fifo/dff/data_o[76] (net)         2                   0.00       0.18 r
  fifo_1__mem_fifo/dff/data_o[76] (bsg_dff_en_width_p570_harden_p0_3)     0.00     0.18 r
  fifo_1__mem_fifo/data_o[76] (net)                                 0.00       0.18 r
  fifo_1__mem_fifo/data_o[76] (bsg_one_fifo_width_p570_3)           0.00       0.18 r
  fifo_lo[116] (net)                                                0.00       0.18 r
  U1895/Q (AND2X1)                                        0.11      0.10 *     0.28 r
  io_cmd_o[76] (net)                            4                   0.00       0.28 r
  io_cmd_o[76] (out)                                      0.11      0.00 *     0.28 r
  data arrival time                                                            0.28

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.28
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.62


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_74_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[74]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff/data_r_reg_74_/CLK (DFFX1)         0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff/data_r_reg_74_/Q (DFFX1)           0.06      0.18       0.18 r
  fifo_1__mem_fifo/dff/data_o[74] (net)         2                   0.00       0.18 r
  fifo_1__mem_fifo/dff/data_o[74] (bsg_dff_en_width_p570_harden_p0_3)     0.00     0.18 r
  fifo_1__mem_fifo/data_o[74] (net)                                 0.00       0.18 r
  fifo_1__mem_fifo/data_o[74] (bsg_one_fifo_width_p570_3)           0.00       0.18 r
  fifo_lo[114] (net)                                                0.00       0.18 r
  U1891/Q (AND2X1)                                        0.11      0.10 *     0.28 r
  io_cmd_o[74] (net)                            4                   0.00       0.28 r
  io_cmd_o[74] (out)                                      0.11      0.00 *     0.28 r
  data arrival time                                                            0.28

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.28
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.62


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_72_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[72]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff/data_r_reg_72_/CLK (DFFX1)         0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff/data_r_reg_72_/Q (DFFX1)           0.06      0.18       0.18 r
  fifo_1__mem_fifo/dff/data_o[72] (net)         2                   0.00       0.18 r
  fifo_1__mem_fifo/dff/data_o[72] (bsg_dff_en_width_p570_harden_p0_3)     0.00     0.18 r
  fifo_1__mem_fifo/data_o[72] (net)                                 0.00       0.18 r
  fifo_1__mem_fifo/data_o[72] (bsg_one_fifo_width_p570_3)           0.00       0.18 r
  fifo_lo[112] (net)                                                0.00       0.18 r
  U1887/Q (AND2X1)                                        0.11      0.10 *     0.28 r
  io_cmd_o[72] (net)                            4                   0.00       0.28 r
  io_cmd_o[72] (out)                                      0.11      0.00 *     0.28 r
  data arrival time                                                            0.28

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.28
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.62


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_93_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[93]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff/data_r_reg_93_/CLK (DFFX1)         0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff/data_r_reg_93_/Q (DFFX1)           0.05      0.17       0.17 r
  fifo_1__mem_fifo/dff/data_o[93] (net)         2                   0.00       0.17 r
  fifo_1__mem_fifo/dff/data_o[93] (bsg_dff_en_width_p570_harden_p0_3)     0.00     0.17 r
  fifo_1__mem_fifo/data_o[93] (net)                                 0.00       0.17 r
  fifo_1__mem_fifo/data_o[93] (bsg_one_fifo_width_p570_3)           0.00       0.17 r
  fifo_lo[133] (net)                                                0.00       0.17 r
  U1929/Q (AND2X1)                                        0.13      0.11 *     0.28 r
  io_cmd_o[93] (net)                            4                   0.00       0.28 r
  io_cmd_o[93] (out)                                      0.13      0.00 *     0.28 r
  data arrival time                                                            0.28

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.28
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.62


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_71_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[71]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff/data_r_reg_71_/CLK (DFFX1)         0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff/data_r_reg_71_/Q (DFFX1)           0.06      0.18       0.18 r
  fifo_1__mem_fifo/dff/data_o[71] (net)         2                   0.00       0.18 r
  fifo_1__mem_fifo/dff/data_o[71] (bsg_dff_en_width_p570_harden_p0_3)     0.00     0.18 r
  fifo_1__mem_fifo/data_o[71] (net)                                 0.00       0.18 r
  fifo_1__mem_fifo/data_o[71] (bsg_one_fifo_width_p570_3)           0.00       0.18 r
  fifo_lo[111] (net)                                                0.00       0.18 r
  U1885/Q (AND2X1)                                        0.11      0.10 *     0.28 r
  io_cmd_o[71] (net)                            4                   0.00       0.28 r
  io_cmd_o[71] (out)                                      0.11      0.00 *     0.28 r
  data arrival time                                                            0.28

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.28
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.62


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_92_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[92]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff/data_r_reg_92_/CLK (DFFX1)         0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff/data_r_reg_92_/Q (DFFX1)           0.05      0.17       0.17 r
  fifo_1__mem_fifo/dff/data_o[92] (net)         2                   0.00       0.17 r
  fifo_1__mem_fifo/dff/data_o[92] (bsg_dff_en_width_p570_harden_p0_3)     0.00     0.17 r
  fifo_1__mem_fifo/data_o[92] (net)                                 0.00       0.17 r
  fifo_1__mem_fifo/data_o[92] (bsg_one_fifo_width_p570_3)           0.00       0.17 r
  fifo_lo[132] (net)                                                0.00       0.17 r
  U1927/Q (AND2X1)                                        0.13      0.11 *     0.28 r
  io_cmd_o[92] (net)                            4                   0.00       0.28 r
  io_cmd_o[92] (out)                                      0.13      0.00 *     0.28 r
  data arrival time                                                            0.28

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.28
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.62


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_94_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[94]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff/data_r_reg_94_/CLK (DFFX1)         0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff/data_r_reg_94_/Q (DFFX1)           0.05      0.17       0.17 r
  fifo_1__mem_fifo/dff/data_o[94] (net)         2                   0.00       0.17 r
  fifo_1__mem_fifo/dff/data_o[94] (bsg_dff_en_width_p570_harden_p0_3)     0.00     0.17 r
  fifo_1__mem_fifo/data_o[94] (net)                                 0.00       0.17 r
  fifo_1__mem_fifo/data_o[94] (bsg_one_fifo_width_p570_3)           0.00       0.17 r
  fifo_lo[134] (net)                                                0.00       0.17 r
  U1931/Q (AND2X1)                                        0.13      0.11 *     0.28 r
  io_cmd_o[94] (net)                            4                   0.00       0.28 r
  io_cmd_o[94] (out)                                      0.13      0.00 *     0.28 r
  data arrival time                                                            0.28

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.28
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.62


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_75_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[75]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff/data_r_reg_75_/CLK (DFFX1)         0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff/data_r_reg_75_/Q (DFFX1)           0.06      0.18       0.18 r
  fifo_1__mem_fifo/dff/data_o[75] (net)         2                   0.00       0.18 r
  fifo_1__mem_fifo/dff/data_o[75] (bsg_dff_en_width_p570_harden_p0_3)     0.00     0.18 r
  fifo_1__mem_fifo/data_o[75] (net)                                 0.00       0.18 r
  fifo_1__mem_fifo/data_o[75] (bsg_one_fifo_width_p570_3)           0.00       0.18 r
  fifo_lo[115] (net)                                                0.00       0.18 r
  U1893/Q (AND2X1)                                        0.11      0.10 *     0.28 r
  io_cmd_o[75] (net)                            4                   0.00       0.28 r
  io_cmd_o[75] (out)                                      0.11      0.00 *     0.28 r
  data arrival time                                                            0.28

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.28
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.62


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_68_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[68]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff/data_r_reg_68_/CLK (DFFX1)         0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff/data_r_reg_68_/Q (DFFX1)           0.06      0.18       0.18 r
  fifo_1__mem_fifo/dff/data_o[68] (net)         2                   0.00       0.18 r
  fifo_1__mem_fifo/dff/data_o[68] (bsg_dff_en_width_p570_harden_p0_3)     0.00     0.18 r
  fifo_1__mem_fifo/data_o[68] (net)                                 0.00       0.18 r
  fifo_1__mem_fifo/data_o[68] (bsg_one_fifo_width_p570_3)           0.00       0.18 r
  fifo_lo[108] (net)                                                0.00       0.18 r
  U1879/Q (AND2X1)                                        0.11      0.10 *     0.28 r
  io_cmd_o[68] (net)                            4                   0.00       0.28 r
  io_cmd_o[68] (out)                                      0.11      0.00 *     0.28 r
  data arrival time                                                            0.28

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.28
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.62


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_79_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[79]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff/data_r_reg_79_/CLK (DFFX1)         0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff/data_r_reg_79_/Q (DFFX1)           0.06      0.18       0.18 r
  fifo_1__mem_fifo/dff/data_o[79] (net)         2                   0.00       0.18 r
  fifo_1__mem_fifo/dff/data_o[79] (bsg_dff_en_width_p570_harden_p0_3)     0.00     0.18 r
  fifo_1__mem_fifo/data_o[79] (net)                                 0.00       0.18 r
  fifo_1__mem_fifo/data_o[79] (bsg_one_fifo_width_p570_3)           0.00       0.18 r
  fifo_lo[119] (net)                                                0.00       0.18 r
  U1901/Q (AND2X1)                                        0.12      0.10 *     0.28 r
  io_cmd_o[79] (net)                            4                   0.00       0.28 r
  io_cmd_o[79] (out)                                      0.12      0.00 *     0.28 r
  data arrival time                                                            0.28

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.28
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.62


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_70_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[70]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff/data_r_reg_70_/CLK (DFFX1)         0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff/data_r_reg_70_/Q (DFFX1)           0.06      0.18       0.18 r
  fifo_1__mem_fifo/dff/data_o[70] (net)         2                   0.00       0.18 r
  fifo_1__mem_fifo/dff/data_o[70] (bsg_dff_en_width_p570_harden_p0_3)     0.00     0.18 r
  fifo_1__mem_fifo/data_o[70] (net)                                 0.00       0.18 r
  fifo_1__mem_fifo/data_o[70] (bsg_one_fifo_width_p570_3)           0.00       0.18 r
  fifo_lo[110] (net)                                                0.00       0.18 r
  U1883/Q (AND2X1)                                        0.11      0.10 *     0.28 r
  io_cmd_o[70] (net)                            4                   0.00       0.28 r
  io_cmd_o[70] (out)                                      0.11      0.00 *     0.28 r
  data arrival time                                                            0.28

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.28
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.62


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_85_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[85]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff/data_r_reg_85_/CLK (DFFX1)         0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff/data_r_reg_85_/Q (DFFX1)           0.06      0.17       0.17 r
  fifo_1__mem_fifo/dff/data_o[85] (net)         2                   0.00       0.17 r
  fifo_1__mem_fifo/dff/data_o[85] (bsg_dff_en_width_p570_harden_p0_3)     0.00     0.17 r
  fifo_1__mem_fifo/data_o[85] (net)                                 0.00       0.17 r
  fifo_1__mem_fifo/data_o[85] (bsg_one_fifo_width_p570_3)           0.00       0.17 r
  fifo_lo[125] (net)                                                0.00       0.17 r
  U1913/Q (AND2X1)                                        0.12      0.11 *     0.28 r
  io_cmd_o[85] (net)                            4                   0.00       0.28 r
  io_cmd_o[85] (out)                                      0.12      0.00 *     0.28 r
  data arrival time                                                            0.28

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.28
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.62


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_69_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[69]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff/data_r_reg_69_/CLK (DFFX1)         0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff/data_r_reg_69_/Q (DFFX1)           0.07      0.18       0.18 r
  fifo_1__mem_fifo/dff/data_o[69] (net)         2                   0.00       0.18 r
  fifo_1__mem_fifo/dff/data_o[69] (bsg_dff_en_width_p570_harden_p0_3)     0.00     0.18 r
  fifo_1__mem_fifo/data_o[69] (net)                                 0.00       0.18 r
  fifo_1__mem_fifo/data_o[69] (bsg_one_fifo_width_p570_3)           0.00       0.18 r
  fifo_lo[109] (net)                                                0.00       0.18 r
  U1881/Q (AND2X1)                                        0.11      0.10 *     0.28 r
  io_cmd_o[69] (net)                            4                   0.00       0.28 r
  io_cmd_o[69] (out)                                      0.11      0.00 *     0.28 r
  data arrival time                                                            0.28

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.28
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.62


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_91_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[91]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff/data_r_reg_91_/CLK (DFFX1)         0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff/data_r_reg_91_/Q (DFFX1)           0.06      0.17       0.17 r
  fifo_1__mem_fifo/dff/data_o[91] (net)         2                   0.00       0.17 r
  fifo_1__mem_fifo/dff/data_o[91] (bsg_dff_en_width_p570_harden_p0_3)     0.00     0.17 r
  fifo_1__mem_fifo/data_o[91] (net)                                 0.00       0.17 r
  fifo_1__mem_fifo/data_o[91] (bsg_one_fifo_width_p570_3)           0.00       0.17 r
  fifo_lo[131] (net)                                                0.00       0.17 r
  U1925/Q (AND2X1)                                        0.12      0.11 *     0.28 r
  io_cmd_o[91] (net)                            4                   0.00       0.28 r
  io_cmd_o[91] (out)                                      0.12      0.00 *     0.28 r
  data arrival time                                                            0.28

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.28
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.62


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_95_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[95]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff/data_r_reg_95_/CLK (DFFX1)         0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff/data_r_reg_95_/Q (DFFX1)           0.05      0.17       0.17 r
  fifo_1__mem_fifo/dff/data_o[95] (net)         2                   0.00       0.17 r
  fifo_1__mem_fifo/dff/data_o[95] (bsg_dff_en_width_p570_harden_p0_3)     0.00     0.17 r
  fifo_1__mem_fifo/data_o[95] (net)                                 0.00       0.17 r
  fifo_1__mem_fifo/data_o[95] (bsg_one_fifo_width_p570_3)           0.00       0.17 r
  fifo_lo[135] (net)                                                0.00       0.17 r
  U1933/Q (AND2X1)                                        0.13      0.11 *     0.28 r
  io_cmd_o[95] (net)                            4                   0.00       0.28 r
  io_cmd_o[95] (out)                                      0.13      0.00 *     0.28 r
  data arrival time                                                            0.28

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.28
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.62


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_90_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[90]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff/data_r_reg_90_/CLK (DFFX1)         0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff/data_r_reg_90_/Q (DFFX1)           0.06      0.17       0.17 r
  fifo_1__mem_fifo/dff/data_o[90] (net)         2                   0.00       0.17 r
  fifo_1__mem_fifo/dff/data_o[90] (bsg_dff_en_width_p570_harden_p0_3)     0.00     0.17 r
  fifo_1__mem_fifo/data_o[90] (net)                                 0.00       0.17 r
  fifo_1__mem_fifo/data_o[90] (bsg_one_fifo_width_p570_3)           0.00       0.17 r
  fifo_lo[130] (net)                                                0.00       0.17 r
  U1923/Q (AND2X1)                                        0.12      0.11 *     0.28 r
  io_cmd_o[90] (net)                            4                   0.00       0.28 r
  io_cmd_o[90] (out)                                      0.12      0.00 *     0.28 r
  data arrival time                                                            0.28

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.28
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.62


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_87_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[87]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff/data_r_reg_87_/CLK (DFFX1)         0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff/data_r_reg_87_/Q (DFFX1)           0.06      0.17       0.17 r
  fifo_1__mem_fifo/dff/data_o[87] (net)         2                   0.00       0.17 r
  fifo_1__mem_fifo/dff/data_o[87] (bsg_dff_en_width_p570_harden_p0_3)     0.00     0.17 r
  fifo_1__mem_fifo/data_o[87] (net)                                 0.00       0.17 r
  fifo_1__mem_fifo/data_o[87] (bsg_one_fifo_width_p570_3)           0.00       0.17 r
  fifo_lo[127] (net)                                                0.00       0.17 r
  U1917/Q (AND2X1)                                        0.12      0.11 *     0.28 r
  io_cmd_o[87] (net)                            4                   0.00       0.28 r
  io_cmd_o[87] (out)                                      0.12      0.00 *     0.28 r
  data arrival time                                                            0.28

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.28
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.62


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_80_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[80]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff/data_r_reg_80_/CLK (DFFX1)         0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff/data_r_reg_80_/Q (DFFX1)           0.06      0.18       0.18 r
  fifo_1__mem_fifo/dff/data_o[80] (net)         2                   0.00       0.18 r
  fifo_1__mem_fifo/dff/data_o[80] (bsg_dff_en_width_p570_harden_p0_3)     0.00     0.18 r
  fifo_1__mem_fifo/data_o[80] (net)                                 0.00       0.18 r
  fifo_1__mem_fifo/data_o[80] (bsg_one_fifo_width_p570_3)           0.00       0.18 r
  fifo_lo[120] (net)                                                0.00       0.18 r
  U1903/Q (AND2X1)                                        0.12      0.11 *     0.28 r
  io_cmd_o[80] (net)                            4                   0.00       0.28 r
  io_cmd_o[80] (out)                                      0.12      0.00 *     0.28 r
  data arrival time                                                            0.28

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.28
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.62


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_83_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[83]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff/data_r_reg_83_/CLK (DFFX1)         0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff/data_r_reg_83_/Q (DFFX1)           0.06      0.17       0.17 r
  fifo_1__mem_fifo/dff/data_o[83] (net)         2                   0.00       0.17 r
  fifo_1__mem_fifo/dff/data_o[83] (bsg_dff_en_width_p570_harden_p0_3)     0.00     0.17 r
  fifo_1__mem_fifo/data_o[83] (net)                                 0.00       0.17 r
  fifo_1__mem_fifo/data_o[83] (bsg_one_fifo_width_p570_3)           0.00       0.17 r
  fifo_lo[123] (net)                                                0.00       0.17 r
  U1909/Q (AND2X1)                                        0.12      0.11 *     0.28 r
  io_cmd_o[83] (net)                            4                   0.00       0.28 r
  io_cmd_o[83] (out)                                      0.12      0.00 *     0.28 r
  data arrival time                                                            0.28

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.28
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.62


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_82_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[82]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff/data_r_reg_82_/CLK (DFFX1)         0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff/data_r_reg_82_/Q (DFFX1)           0.06      0.17       0.17 r
  fifo_1__mem_fifo/dff/data_o[82] (net)         2                   0.00       0.17 r
  fifo_1__mem_fifo/dff/data_o[82] (bsg_dff_en_width_p570_harden_p0_3)     0.00     0.17 r
  fifo_1__mem_fifo/data_o[82] (net)                                 0.00       0.17 r
  fifo_1__mem_fifo/data_o[82] (bsg_one_fifo_width_p570_3)           0.00       0.17 r
  fifo_lo[122] (net)                                                0.00       0.17 r
  U1907/Q (AND2X1)                                        0.13      0.11 *     0.28 r
  io_cmd_o[82] (net)                            4                   0.00       0.28 r
  io_cmd_o[82] (out)                                      0.13      0.00 *     0.28 r
  data arrival time                                                            0.28

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.28
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.62


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_59_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[59]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff/data_r_reg_59_/CLK (DFFX1)         0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff/data_r_reg_59_/Q (DFFX1)           0.06      0.18       0.18 r
  fifo_1__mem_fifo/dff/data_o[59] (net)         2                   0.00       0.18 r
  fifo_1__mem_fifo/dff/data_o[59] (bsg_dff_en_width_p570_harden_p0_3)     0.00     0.18 r
  fifo_1__mem_fifo/data_o[59] (net)                                 0.00       0.18 r
  fifo_1__mem_fifo/data_o[59] (bsg_one_fifo_width_p570_3)           0.00       0.18 r
  fifo_lo[99] (net)                                                 0.00       0.18 r
  U1861/Q (AND2X1)                                        0.12      0.11 *     0.28 r
  io_cmd_o[59] (net)                            4                   0.00       0.28 r
  io_cmd_o[59] (out)                                      0.12      0.00 *     0.28 r
  data arrival time                                                            0.28

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.28
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.62


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_65_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[65]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff/data_r_reg_65_/CLK (DFFX1)         0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff/data_r_reg_65_/Q (DFFX1)           0.06      0.18       0.18 r
  fifo_1__mem_fifo/dff/data_o[65] (net)         2                   0.00       0.18 r
  fifo_1__mem_fifo/dff/data_o[65] (bsg_dff_en_width_p570_harden_p0_3)     0.00     0.18 r
  fifo_1__mem_fifo/data_o[65] (net)                                 0.00       0.18 r
  fifo_1__mem_fifo/data_o[65] (bsg_one_fifo_width_p570_3)           0.00       0.18 r
  fifo_lo[105] (net)                                                0.00       0.18 r
  U1873/Q (AND2X1)                                        0.12      0.11 *     0.28 r
  io_cmd_o[65] (net)                            4                   0.00       0.28 r
  io_cmd_o[65] (out)                                      0.12      0.00 *     0.28 r
  data arrival time                                                            0.28

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.28
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.62


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_60_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[60]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff/data_r_reg_60_/CLK (DFFX1)         0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff/data_r_reg_60_/Q (DFFX1)           0.06      0.17       0.17 r
  fifo_1__mem_fifo/dff/data_o[60] (net)         2                   0.00       0.17 r
  fifo_1__mem_fifo/dff/data_o[60] (bsg_dff_en_width_p570_harden_p0_3)     0.00     0.17 r
  fifo_1__mem_fifo/data_o[60] (net)                                 0.00       0.17 r
  fifo_1__mem_fifo/data_o[60] (bsg_one_fifo_width_p570_3)           0.00       0.17 r
  fifo_lo[100] (net)                                                0.00       0.17 r
  U1863/Q (AND2X1)                                        0.12      0.11 *     0.28 r
  io_cmd_o[60] (net)                            4                   0.00       0.28 r
  io_cmd_o[60] (out)                                      0.12      0.00 *     0.28 r
  data arrival time                                                            0.28

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.28
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.62


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_97_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[97]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff/data_r_reg_97_/CLK (DFFX1)         0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff/data_r_reg_97_/Q (DFFX1)           0.05      0.17       0.17 r
  fifo_1__mem_fifo/dff/data_o[97] (net)         2                   0.00       0.17 r
  fifo_1__mem_fifo/dff/data_o[97] (bsg_dff_en_width_p570_harden_p0_3)     0.00     0.17 r
  fifo_1__mem_fifo/data_o[97] (net)                                 0.00       0.17 r
  fifo_1__mem_fifo/data_o[97] (bsg_one_fifo_width_p570_3)           0.00       0.17 r
  fifo_lo[137] (net)                                                0.00       0.17 r
  U1937/Q (AND2X1)                                        0.13      0.11 *     0.28 r
  io_cmd_o[97] (net)                            4                   0.00       0.28 r
  io_cmd_o[97] (out)                                      0.13      0.00 *     0.28 r
  data arrival time                                                            0.28

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.28
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.62


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_98_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[98]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff/data_r_reg_98_/CLK (DFFX1)         0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff/data_r_reg_98_/Q (DFFX1)           0.05      0.17       0.17 r
  fifo_1__mem_fifo/dff/data_o[98] (net)         2                   0.00       0.17 r
  fifo_1__mem_fifo/dff/data_o[98] (bsg_dff_en_width_p570_harden_p0_3)     0.00     0.17 r
  fifo_1__mem_fifo/data_o[98] (net)                                 0.00       0.17 r
  fifo_1__mem_fifo/data_o[98] (bsg_one_fifo_width_p570_3)           0.00       0.17 r
  fifo_lo[138] (net)                                                0.00       0.17 r
  U1939/Q (AND2X1)                                        0.13      0.11 *     0.28 r
  io_cmd_o[98] (net)                            4                   0.00       0.28 r
  io_cmd_o[98] (out)                                      0.13      0.00 *     0.28 r
  data arrival time                                                            0.28

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.28
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.62


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_117_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_200_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_117_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_117_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[117] (net)     1      0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[117] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__15_ (net)     0.00      0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[200] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[200] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_200_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_200_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_263_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_346_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_263_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_263_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[263] (net)     1      0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[263] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_3__instr__opcode__2_ (net)     0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[346] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[346] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_346_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_346_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_290_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_373_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_290_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_290_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[290] (net)     1      0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[290] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_3__instr__fields__22_ (net)     0.00      0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[373] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[373] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_373_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_373_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_11_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_11_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_11_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_11_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[11] (net)     1     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[11] (bsg_dff_width_p39_2)     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__11_ (net)       0.00       0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[11] (bsg_dff_width_p39_3)     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[11] (net)     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_11_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_11_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_119_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_202_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_119_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_119_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[119] (net)     1      0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[119] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__17_ (net)     0.00      0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[202] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[202] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_202_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_202_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_285_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_368_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_285_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_285_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[285] (net)     1      0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[285] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_3__instr__fields__17_ (net)     0.00      0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[368] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[368] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_368_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_368_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_74_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_157_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_74_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_74_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[74] (net)     1       0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[74] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_0__pc__30_ (net)               0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[157] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[157] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_157_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_157_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_72_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_155_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_72_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_72_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[72] (net)     1       0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[72] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_0__pc__28_ (net)               0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[155] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[155] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_155_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_155_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_31_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_114_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_31_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_31_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[31] (net)     1       0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[31] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__12_ (net)     0.00      0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[114] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[114] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_114_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_114_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_324_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_407_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_324_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_324_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[324] (net)     1      0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[324] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_3__pc__31_ (net)               0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[407] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[407] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_407_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_407_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_315_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_398_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_315_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_315_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[315] (net)     1      0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[315] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_3__pc__22_ (net)               0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[398] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[398] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_398_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_398_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_29_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_112_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_29_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_29_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[29] (net)     1       0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[29] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__10_ (net)     0.00      0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[112] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[112] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_112_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_112_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_11_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_94_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_11_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_11_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[11] (net)     1       0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[11] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_0__v_ (net)                    0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[94] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[94] (net)             0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_94_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_94_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_276_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_359_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_276_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_276_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[276] (net)     1      0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[276] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_3__instr__fields__8_ (net)     0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[359] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[359] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_359_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_359_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_281_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_364_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_281_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_281_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[281] (net)     1      0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[281] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_3__instr__fields__13_ (net)     0.00      0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[364] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[364] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_364_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_364_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_122_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_205_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_122_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_122_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[122] (net)     1      0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[122] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__20_ (net)     0.00      0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[205] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[205] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_205_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_205_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_13_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_18_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/exc_stage_reg/data_r_reg_13_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_13_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/exc_stage_reg/data_o[13] (net)     1        0.00       0.17 f
  core/be/be_calculator/exc_stage_reg/data_o[13] (bsg_dff_width_p25_0)     0.00     0.17 f
  core/be/be_calculator/exc_stage_r[13] (net)                       0.00       0.17 f
  core/be/be_calculator/exc_stage_reg/data_i[18] (bsg_dff_width_p25_0)     0.00     0.17 f
  core/be/be_calculator/exc_stage_reg/data_i[18] (net)              0.00       0.17 f
  core/be/be_calculator/exc_stage_reg/data_r_reg_18_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/exc_stage_reg/data_r_reg_18_/CLK (DFFX1)     0.00      1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_327_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_410_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_327_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_327_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[327] (net)     1      0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[327] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_3__pc__34_ (net)               0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[410] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[410] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_410_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_410_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_308_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_391_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_308_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_308_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[308] (net)     1      0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[308] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_3__pc__15_ (net)               0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[391] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[391] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_391_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_391_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_322_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_405_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_322_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_322_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[322] (net)     1      0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[322] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_3__pc__29_ (net)               0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[405] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[405] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_405_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_405_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_73_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_156_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_73_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_73_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[73] (net)     1       0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[73] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_0__pc__29_ (net)               0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[156] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[156] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_156_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_156_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_30_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_113_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_30_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_30_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[30] (net)     1       0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[30] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__11_ (net)     0.00      0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[113] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[113] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_113_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_113_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_294_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_377_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_294_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_294_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[294] (net)     1      0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[294] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_3__pc__1_ (net)                0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[377] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[377] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_377_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_377_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_68_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_151_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_68_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_68_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[68] (net)     1       0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[68] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_0__pc__24_ (net)               0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[151] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[151] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_151_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_151_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_76_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_159_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_76_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_76_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[76] (net)     1       0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[76] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_0__pc__32_ (net)               0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[159] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[159] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_159_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_159_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_118_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_201_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_118_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_118_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[118] (net)     1      0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[118] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__16_ (net)     0.00      0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[201] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[201] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_201_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_201_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_69_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_152_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_69_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_69_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[69] (net)     1       0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[69] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_0__pc__25_ (net)               0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[152] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[152] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_152_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_152_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_295_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_378_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_295_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_295_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[295] (net)     1      0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[295] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_3__pc__2_ (net)                0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[378] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[378] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_378_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_378_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_37_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_37_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_37_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_37_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[37] (net)     1     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[37] (bsg_dff_width_p39_2)     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__37_ (net)       0.00       0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[37] (bsg_dff_width_p39_3)     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[37] (net)     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_37_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_37_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_310_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_393_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_310_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_310_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[310] (net)     1      0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[310] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_3__pc__17_ (net)               0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[393] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[393] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_393_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_393_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82




