// Seed: 4115407980
module module_0 (
    input logic id_0,
    input logic id_1,
    output id_2
    , id_17,
    input logic id_3,
    input logic id_4,
    input id_5,
    output logic id_6,
    input logic id_7,
    input id_8,
    output id_9,
    input logic id_10,
    output logic id_11,
    input id_12,
    input id_13,
    input logic id_14,
    output logic id_15,
    output logic id_16
);
  assign id_2 = 1'd0;
  assign id_9 = 1;
  initial begin
    id_6 = id_4;
  end
endmodule
