Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Mon Oct  9 09:27:37 2023
| Host         : LAPTOP-4M9TT6CT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file sintesis_cerrojo_timing_summary_routed.rpt -pb sintesis_cerrojo_timing_summary_routed.pb -rpx sintesis_cerrojo_timing_summary_routed.rpx -warn_on_violation
| Design       : sintesis_cerrojo
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay   25          
TIMING-20  Warning   Non-clocked latch               11          
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (66)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (11)
5. checking no_input_delay (10)
6. checking no_output_delay (22)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (66)
-------------------------
 There are 11 register/latch pins with no clock driven by root clock pin: cerrojoInstance/FSM_sequential_ESTADO_reg[0]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: cerrojoInstance/FSM_sequential_ESTADO_reg[1]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: cerrojoInstance/FSM_sequential_ESTADO_reg[2]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: debouncerInstance/FSM_sequential_controller.state_reg[0]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: debouncerInstance/FSM_sequential_controller.state_reg[1]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: debouncerInstance/xSync_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (11)
-------------------------------------------------
 There are 11 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (22)
--------------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.611        0.000                      0                   46        0.245        0.000                      0                   46        4.500        0.000                       0                    28  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.611        0.000                      0                   46        0.245        0.000                      0                   46        4.500        0.000                       0                    28  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.611ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.245ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.611ns  (required time - arrival time)
  Source:                 debouncerInstance/FSM_sequential_controller.state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerInstance/timer.count_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.160ns  (logic 0.704ns (22.277%)  route 2.456ns (77.723%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.636     5.157    debouncerInstance/CLK
    SLICE_X3Y10          FDCE                                         r  debouncerInstance/FSM_sequential_controller.state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDCE (Prop_fdce_C_Q)         0.456     5.613 r  debouncerInstance/FSM_sequential_controller.state_reg[1]/Q
                         net (fo=29, routed)          0.987     6.600    debouncerInstance/Q[1]
    SLICE_X3Y10          LUT3 (Prop_lut3_I1_O)        0.124     6.724 r  debouncerInstance/timer.count[0]_i_3/O
                         net (fo=1, routed)           0.797     7.521    debouncerInstance/timer.count[0]_i_3_n_0
    SLICE_X3Y11          LUT5 (Prop_lut5_I0_O)        0.124     7.645 r  debouncerInstance/timer.count[0]_i_1/O
                         net (fo=20, routed)          0.672     8.317    debouncerInstance/timer.count[0]_i_1_n_0
    SLICE_X2Y8           FDCE                                         r  debouncerInstance/timer.count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.518    14.859    debouncerInstance/CLK
    SLICE_X2Y8           FDCE                                         r  debouncerInstance/timer.count_reg[0]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X2Y8           FDCE (Setup_fdce_C_CE)      -0.169    14.929    debouncerInstance/timer.count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.929    
                         arrival time                          -8.317    
  -------------------------------------------------------------------
                         slack                                  6.611    

Slack (MET) :             6.611ns  (required time - arrival time)
  Source:                 debouncerInstance/FSM_sequential_controller.state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerInstance/timer.count_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.160ns  (logic 0.704ns (22.277%)  route 2.456ns (77.723%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.636     5.157    debouncerInstance/CLK
    SLICE_X3Y10          FDCE                                         r  debouncerInstance/FSM_sequential_controller.state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDCE (Prop_fdce_C_Q)         0.456     5.613 r  debouncerInstance/FSM_sequential_controller.state_reg[1]/Q
                         net (fo=29, routed)          0.987     6.600    debouncerInstance/Q[1]
    SLICE_X3Y10          LUT3 (Prop_lut3_I1_O)        0.124     6.724 r  debouncerInstance/timer.count[0]_i_3/O
                         net (fo=1, routed)           0.797     7.521    debouncerInstance/timer.count[0]_i_3_n_0
    SLICE_X3Y11          LUT5 (Prop_lut5_I0_O)        0.124     7.645 r  debouncerInstance/timer.count[0]_i_1/O
                         net (fo=20, routed)          0.672     8.317    debouncerInstance/timer.count[0]_i_1_n_0
    SLICE_X2Y8           FDCE                                         r  debouncerInstance/timer.count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.518    14.859    debouncerInstance/CLK
    SLICE_X2Y8           FDCE                                         r  debouncerInstance/timer.count_reg[1]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X2Y8           FDCE (Setup_fdce_C_CE)      -0.169    14.929    debouncerInstance/timer.count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.929    
                         arrival time                          -8.317    
  -------------------------------------------------------------------
                         slack                                  6.611    

Slack (MET) :             6.611ns  (required time - arrival time)
  Source:                 debouncerInstance/FSM_sequential_controller.state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerInstance/timer.count_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.160ns  (logic 0.704ns (22.277%)  route 2.456ns (77.723%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.636     5.157    debouncerInstance/CLK
    SLICE_X3Y10          FDCE                                         r  debouncerInstance/FSM_sequential_controller.state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDCE (Prop_fdce_C_Q)         0.456     5.613 r  debouncerInstance/FSM_sequential_controller.state_reg[1]/Q
                         net (fo=29, routed)          0.987     6.600    debouncerInstance/Q[1]
    SLICE_X3Y10          LUT3 (Prop_lut3_I1_O)        0.124     6.724 r  debouncerInstance/timer.count[0]_i_3/O
                         net (fo=1, routed)           0.797     7.521    debouncerInstance/timer.count[0]_i_3_n_0
    SLICE_X3Y11          LUT5 (Prop_lut5_I0_O)        0.124     7.645 r  debouncerInstance/timer.count[0]_i_1/O
                         net (fo=20, routed)          0.672     8.317    debouncerInstance/timer.count[0]_i_1_n_0
    SLICE_X2Y8           FDCE                                         r  debouncerInstance/timer.count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.518    14.859    debouncerInstance/CLK
    SLICE_X2Y8           FDCE                                         r  debouncerInstance/timer.count_reg[2]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X2Y8           FDCE (Setup_fdce_C_CE)      -0.169    14.929    debouncerInstance/timer.count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.929    
                         arrival time                          -8.317    
  -------------------------------------------------------------------
                         slack                                  6.611    

Slack (MET) :             6.611ns  (required time - arrival time)
  Source:                 debouncerInstance/FSM_sequential_controller.state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerInstance/timer.count_reg[3]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.160ns  (logic 0.704ns (22.277%)  route 2.456ns (77.723%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.636     5.157    debouncerInstance/CLK
    SLICE_X3Y10          FDCE                                         r  debouncerInstance/FSM_sequential_controller.state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDCE (Prop_fdce_C_Q)         0.456     5.613 r  debouncerInstance/FSM_sequential_controller.state_reg[1]/Q
                         net (fo=29, routed)          0.987     6.600    debouncerInstance/Q[1]
    SLICE_X3Y10          LUT3 (Prop_lut3_I1_O)        0.124     6.724 r  debouncerInstance/timer.count[0]_i_3/O
                         net (fo=1, routed)           0.797     7.521    debouncerInstance/timer.count[0]_i_3_n_0
    SLICE_X3Y11          LUT5 (Prop_lut5_I0_O)        0.124     7.645 r  debouncerInstance/timer.count[0]_i_1/O
                         net (fo=20, routed)          0.672     8.317    debouncerInstance/timer.count[0]_i_1_n_0
    SLICE_X2Y8           FDPE                                         r  debouncerInstance/timer.count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.518    14.859    debouncerInstance/CLK
    SLICE_X2Y8           FDPE                                         r  debouncerInstance/timer.count_reg[3]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X2Y8           FDPE (Setup_fdpe_C_CE)      -0.169    14.929    debouncerInstance/timer.count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.929    
                         arrival time                          -8.317    
  -------------------------------------------------------------------
                         slack                                  6.611    

Slack (MET) :             6.751ns  (required time - arrival time)
  Source:                 debouncerInstance/FSM_sequential_controller.state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerInstance/timer.count_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.019ns  (logic 0.704ns (23.317%)  route 2.315ns (76.683%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.636     5.157    debouncerInstance/CLK
    SLICE_X3Y10          FDCE                                         r  debouncerInstance/FSM_sequential_controller.state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDCE (Prop_fdce_C_Q)         0.456     5.613 r  debouncerInstance/FSM_sequential_controller.state_reg[1]/Q
                         net (fo=29, routed)          0.987     6.600    debouncerInstance/Q[1]
    SLICE_X3Y10          LUT3 (Prop_lut3_I1_O)        0.124     6.724 r  debouncerInstance/timer.count[0]_i_3/O
                         net (fo=1, routed)           0.797     7.521    debouncerInstance/timer.count[0]_i_3_n_0
    SLICE_X3Y11          LUT5 (Prop_lut5_I0_O)        0.124     7.645 r  debouncerInstance/timer.count[0]_i_1/O
                         net (fo=20, routed)          0.531     8.177    debouncerInstance/timer.count[0]_i_1_n_0
    SLICE_X2Y9           FDCE                                         r  debouncerInstance/timer.count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.517    14.858    debouncerInstance/CLK
    SLICE_X2Y9           FDCE                                         r  debouncerInstance/timer.count_reg[4]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X2Y9           FDCE (Setup_fdce_C_CE)      -0.169    14.928    debouncerInstance/timer.count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.928    
                         arrival time                          -8.177    
  -------------------------------------------------------------------
                         slack                                  6.751    

Slack (MET) :             6.751ns  (required time - arrival time)
  Source:                 debouncerInstance/FSM_sequential_controller.state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerInstance/timer.count_reg[5]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.019ns  (logic 0.704ns (23.317%)  route 2.315ns (76.683%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.636     5.157    debouncerInstance/CLK
    SLICE_X3Y10          FDCE                                         r  debouncerInstance/FSM_sequential_controller.state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDCE (Prop_fdce_C_Q)         0.456     5.613 r  debouncerInstance/FSM_sequential_controller.state_reg[1]/Q
                         net (fo=29, routed)          0.987     6.600    debouncerInstance/Q[1]
    SLICE_X3Y10          LUT3 (Prop_lut3_I1_O)        0.124     6.724 r  debouncerInstance/timer.count[0]_i_3/O
                         net (fo=1, routed)           0.797     7.521    debouncerInstance/timer.count[0]_i_3_n_0
    SLICE_X3Y11          LUT5 (Prop_lut5_I0_O)        0.124     7.645 r  debouncerInstance/timer.count[0]_i_1/O
                         net (fo=20, routed)          0.531     8.177    debouncerInstance/timer.count[0]_i_1_n_0
    SLICE_X2Y9           FDPE                                         r  debouncerInstance/timer.count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.517    14.858    debouncerInstance/CLK
    SLICE_X2Y9           FDPE                                         r  debouncerInstance/timer.count_reg[5]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X2Y9           FDPE (Setup_fdpe_C_CE)      -0.169    14.928    debouncerInstance/timer.count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.928    
                         arrival time                          -8.177    
  -------------------------------------------------------------------
                         slack                                  6.751    

Slack (MET) :             6.751ns  (required time - arrival time)
  Source:                 debouncerInstance/FSM_sequential_controller.state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerInstance/timer.count_reg[6]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.019ns  (logic 0.704ns (23.317%)  route 2.315ns (76.683%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.636     5.157    debouncerInstance/CLK
    SLICE_X3Y10          FDCE                                         r  debouncerInstance/FSM_sequential_controller.state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDCE (Prop_fdce_C_Q)         0.456     5.613 r  debouncerInstance/FSM_sequential_controller.state_reg[1]/Q
                         net (fo=29, routed)          0.987     6.600    debouncerInstance/Q[1]
    SLICE_X3Y10          LUT3 (Prop_lut3_I1_O)        0.124     6.724 r  debouncerInstance/timer.count[0]_i_3/O
                         net (fo=1, routed)           0.797     7.521    debouncerInstance/timer.count[0]_i_3_n_0
    SLICE_X3Y11          LUT5 (Prop_lut5_I0_O)        0.124     7.645 r  debouncerInstance/timer.count[0]_i_1/O
                         net (fo=20, routed)          0.531     8.177    debouncerInstance/timer.count[0]_i_1_n_0
    SLICE_X2Y9           FDPE                                         r  debouncerInstance/timer.count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.517    14.858    debouncerInstance/CLK
    SLICE_X2Y9           FDPE                                         r  debouncerInstance/timer.count_reg[6]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X2Y9           FDPE (Setup_fdpe_C_CE)      -0.169    14.928    debouncerInstance/timer.count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.928    
                         arrival time                          -8.177    
  -------------------------------------------------------------------
                         slack                                  6.751    

Slack (MET) :             6.751ns  (required time - arrival time)
  Source:                 debouncerInstance/FSM_sequential_controller.state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerInstance/timer.count_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.019ns  (logic 0.704ns (23.317%)  route 2.315ns (76.683%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.636     5.157    debouncerInstance/CLK
    SLICE_X3Y10          FDCE                                         r  debouncerInstance/FSM_sequential_controller.state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDCE (Prop_fdce_C_Q)         0.456     5.613 r  debouncerInstance/FSM_sequential_controller.state_reg[1]/Q
                         net (fo=29, routed)          0.987     6.600    debouncerInstance/Q[1]
    SLICE_X3Y10          LUT3 (Prop_lut3_I1_O)        0.124     6.724 r  debouncerInstance/timer.count[0]_i_3/O
                         net (fo=1, routed)           0.797     7.521    debouncerInstance/timer.count[0]_i_3_n_0
    SLICE_X3Y11          LUT5 (Prop_lut5_I0_O)        0.124     7.645 r  debouncerInstance/timer.count[0]_i_1/O
                         net (fo=20, routed)          0.531     8.177    debouncerInstance/timer.count[0]_i_1_n_0
    SLICE_X2Y9           FDCE                                         r  debouncerInstance/timer.count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.517    14.858    debouncerInstance/CLK
    SLICE_X2Y9           FDCE                                         r  debouncerInstance/timer.count_reg[7]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X2Y9           FDCE (Setup_fdce_C_CE)      -0.169    14.928    debouncerInstance/timer.count_reg[7]
  -------------------------------------------------------------------
                         required time                         14.928    
                         arrival time                          -8.177    
  -------------------------------------------------------------------
                         slack                                  6.751    

Slack (MET) :             6.842ns  (required time - arrival time)
  Source:                 debouncerInstance/xSync_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerInstance/timer.count_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.204ns  (logic 1.767ns (55.145%)  route 1.437ns (44.855%))
  Logic Levels:           6  (CARRY4=5 LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.636     5.157    debouncerInstance/CLK
    SLICE_X1Y10          FDPE                                         r  debouncerInstance/xSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDPE (Prop_fdpe_C_Q)         0.456     5.613 r  debouncerInstance/xSync_reg/Q
                         net (fo=28, routed)          1.437     7.051    debouncerInstance/xSync
    SLICE_X2Y8           LUT4 (Prop_lut4_I3_O)        0.124     7.175 r  debouncerInstance/timer.count[0]_i_8/O
                         net (fo=1, routed)           0.000     7.175    debouncerInstance/timer.count[0]_i_8_n_0
    SLICE_X2Y8           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.688 r  debouncerInstance/timer.count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.688    debouncerInstance/timer.count_reg[0]_i_2_n_0
    SLICE_X2Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.805 r  debouncerInstance/timer.count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.805    debouncerInstance/timer.count_reg[4]_i_1_n_0
    SLICE_X2Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.922 r  debouncerInstance/timer.count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.922    debouncerInstance/timer.count_reg[8]_i_1_n_0
    SLICE_X2Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.039 r  debouncerInstance/timer.count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.039    debouncerInstance/timer.count_reg[12]_i_1_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.362 r  debouncerInstance/timer.count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.362    debouncerInstance/timer.count_reg[16]_i_1_n_6
    SLICE_X2Y12          FDCE                                         r  debouncerInstance/timer.count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.515    14.856    debouncerInstance/CLK
    SLICE_X2Y12          FDCE                                         r  debouncerInstance/timer.count_reg[17]/C
                         clock pessimism              0.274    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X2Y12          FDCE (Setup_fdce_C_D)        0.109    15.204    debouncerInstance/timer.count_reg[17]
  -------------------------------------------------------------------
                         required time                         15.204    
                         arrival time                          -8.362    
  -------------------------------------------------------------------
                         slack                                  6.842    

Slack (MET) :             6.850ns  (required time - arrival time)
  Source:                 debouncerInstance/xSync_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerInstance/timer.count_reg[19]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.196ns  (logic 1.759ns (55.033%)  route 1.437ns (44.967%))
  Logic Levels:           6  (CARRY4=5 LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.636     5.157    debouncerInstance/CLK
    SLICE_X1Y10          FDPE                                         r  debouncerInstance/xSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDPE (Prop_fdpe_C_Q)         0.456     5.613 r  debouncerInstance/xSync_reg/Q
                         net (fo=28, routed)          1.437     7.051    debouncerInstance/xSync
    SLICE_X2Y8           LUT4 (Prop_lut4_I3_O)        0.124     7.175 r  debouncerInstance/timer.count[0]_i_8/O
                         net (fo=1, routed)           0.000     7.175    debouncerInstance/timer.count[0]_i_8_n_0
    SLICE_X2Y8           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.688 r  debouncerInstance/timer.count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.688    debouncerInstance/timer.count_reg[0]_i_2_n_0
    SLICE_X2Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.805 r  debouncerInstance/timer.count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.805    debouncerInstance/timer.count_reg[4]_i_1_n_0
    SLICE_X2Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.922 r  debouncerInstance/timer.count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.922    debouncerInstance/timer.count_reg[8]_i_1_n_0
    SLICE_X2Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.039 r  debouncerInstance/timer.count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.039    debouncerInstance/timer.count_reg[12]_i_1_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.354 r  debouncerInstance/timer.count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.354    debouncerInstance/timer.count_reg[16]_i_1_n_4
    SLICE_X2Y12          FDPE                                         r  debouncerInstance/timer.count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.515    14.856    debouncerInstance/CLK
    SLICE_X2Y12          FDPE                                         r  debouncerInstance/timer.count_reg[19]/C
                         clock pessimism              0.274    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X2Y12          FDPE (Setup_fdpe_C_D)        0.109    15.204    debouncerInstance/timer.count_reg[19]
  -------------------------------------------------------------------
                         required time                         15.204    
                         arrival time                          -8.354    
  -------------------------------------------------------------------
                         slack                                  6.850    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 debouncerInstance/synchronizer.aux1_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerInstance/xSync_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.593     1.476    debouncerInstance/CLK
    SLICE_X1Y10          FDPE                                         r  debouncerInstance/synchronizer.aux1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDPE (Prop_fdpe_C_Q)         0.141     1.617 r  debouncerInstance/synchronizer.aux1_reg/Q
                         net (fo=1, routed)           0.170     1.787    debouncerInstance/aux1
    SLICE_X1Y10          FDPE                                         r  debouncerInstance/xSync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.864     1.991    debouncerInstance/CLK
    SLICE_X1Y10          FDPE                                         r  debouncerInstance/xSync_reg/C
                         clock pessimism             -0.515     1.476    
    SLICE_X1Y10          FDPE (Hold_fdpe_C_D)         0.066     1.542    debouncerInstance/xSync_reg
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 debouncerInstance/FSM_sequential_controller.state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerInstance/timer.count_reg[11]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.250ns (63.470%)  route 0.144ns (36.530%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.593     1.476    debouncerInstance/CLK
    SLICE_X3Y10          FDCE                                         r  debouncerInstance/FSM_sequential_controller.state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  debouncerInstance/FSM_sequential_controller.state_reg[1]/Q
                         net (fo=29, routed)          0.144     1.761    debouncerInstance/Q[1]
    SLICE_X2Y10          LUT4 (Prop_lut4_I2_O)        0.045     1.806 r  debouncerInstance/timer.count[8]_i_2/O
                         net (fo=1, routed)           0.000     1.806    debouncerInstance/timer.count[8]_i_2_n_0
    SLICE_X2Y10          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.870 r  debouncerInstance/timer.count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.870    debouncerInstance/timer.count_reg[8]_i_1_n_4
    SLICE_X2Y10          FDPE                                         r  debouncerInstance/timer.count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.864     1.991    debouncerInstance/CLK
    SLICE_X2Y10          FDPE                                         r  debouncerInstance/timer.count_reg[11]/C
                         clock pessimism             -0.502     1.489    
    SLICE_X2Y10          FDPE (Hold_fdpe_C_D)         0.134     1.623    debouncerInstance/timer.count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 debouncerInstance/FSM_sequential_controller.state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerInstance/timer.count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.251ns (63.242%)  route 0.146ns (36.758%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.593     1.476    debouncerInstance/CLK
    SLICE_X3Y10          FDCE                                         r  debouncerInstance/FSM_sequential_controller.state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  debouncerInstance/FSM_sequential_controller.state_reg[1]/Q
                         net (fo=29, routed)          0.146     1.763    debouncerInstance/Q[1]
    SLICE_X2Y10          LUT4 (Prop_lut4_I2_O)        0.045     1.808 r  debouncerInstance/timer.count[8]_i_3/O
                         net (fo=1, routed)           0.000     1.808    debouncerInstance/timer.count[8]_i_3_n_0
    SLICE_X2Y10          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.873 r  debouncerInstance/timer.count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.873    debouncerInstance/timer.count_reg[8]_i_1_n_5
    SLICE_X2Y10          FDCE                                         r  debouncerInstance/timer.count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.864     1.991    debouncerInstance/CLK
    SLICE_X2Y10          FDCE                                         r  debouncerInstance/timer.count_reg[10]/C
                         clock pessimism             -0.502     1.489    
    SLICE_X2Y10          FDCE (Hold_fdce_C_D)         0.134     1.623    debouncerInstance/timer.count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 debouncerInstance/FSM_sequential_controller.state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerInstance/timer.count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.252ns (63.315%)  route 0.146ns (36.685%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.593     1.476    debouncerInstance/CLK
    SLICE_X3Y10          FDCE                                         r  debouncerInstance/FSM_sequential_controller.state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  debouncerInstance/FSM_sequential_controller.state_reg[0]/Q
                         net (fo=29, routed)          0.146     1.763    debouncerInstance/Q[0]
    SLICE_X2Y10          LUT4 (Prop_lut4_I1_O)        0.045     1.808 r  debouncerInstance/timer.count[8]_i_4/O
                         net (fo=1, routed)           0.000     1.808    debouncerInstance/timer.count[8]_i_4_n_0
    SLICE_X2Y10          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.874 r  debouncerInstance/timer.count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.874    debouncerInstance/timer.count_reg[8]_i_1_n_6
    SLICE_X2Y10          FDCE                                         r  debouncerInstance/timer.count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.864     1.991    debouncerInstance/CLK
    SLICE_X2Y10          FDCE                                         r  debouncerInstance/timer.count_reg[9]/C
                         clock pessimism             -0.502     1.489    
    SLICE_X2Y10          FDCE (Hold_fdce_C_D)         0.134     1.623    debouncerInstance/timer.count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 debouncerInstance/FSM_sequential_controller.state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerInstance/timer.count_reg[8]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.256ns (63.364%)  route 0.148ns (36.636%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.593     1.476    debouncerInstance/CLK
    SLICE_X3Y10          FDCE                                         r  debouncerInstance/FSM_sequential_controller.state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  debouncerInstance/FSM_sequential_controller.state_reg[0]/Q
                         net (fo=29, routed)          0.148     1.765    debouncerInstance/Q[0]
    SLICE_X2Y10          LUT4 (Prop_lut4_I1_O)        0.045     1.810 r  debouncerInstance/timer.count[8]_i_5/O
                         net (fo=1, routed)           0.000     1.810    debouncerInstance/timer.count[8]_i_5_n_0
    SLICE_X2Y10          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.880 r  debouncerInstance/timer.count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.880    debouncerInstance/timer.count_reg[8]_i_1_n_7
    SLICE_X2Y10          FDPE                                         r  debouncerInstance/timer.count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.864     1.991    debouncerInstance/CLK
    SLICE_X2Y10          FDPE                                         r  debouncerInstance/timer.count_reg[8]/C
                         clock pessimism             -0.502     1.489    
    SLICE_X2Y10          FDPE (Hold_fdpe_C_D)         0.134     1.623    debouncerInstance/timer.count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 cerrojoInstance/FSM_sequential_ESTADO_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cerrojoInstance/FSM_sequential_ESTADO_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.353%)  route 0.180ns (49.647%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.593     1.476    cerrojoInstance/CLK
    SLICE_X3Y10          FDCE                                         r  cerrojoInstance/FSM_sequential_ESTADO_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  cerrojoInstance/FSM_sequential_ESTADO_reg[1]/Q
                         net (fo=11, routed)          0.180     1.798    debouncerInstance/ESTADO[1]
    SLICE_X3Y10          LUT5 (Prop_lut5_I4_O)        0.042     1.840 r  debouncerInstance/FSM_sequential_ESTADO[1]_i_1/O
                         net (fo=1, routed)           0.000     1.840    cerrojoInstance/FSM_sequential_ESTADO_reg[1]_0
    SLICE_X3Y10          FDCE                                         r  cerrojoInstance/FSM_sequential_ESTADO_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.864     1.991    cerrojoInstance/CLK
    SLICE_X3Y10          FDCE                                         r  cerrojoInstance/FSM_sequential_ESTADO_reg[1]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X3Y10          FDCE (Hold_fdce_C_D)         0.105     1.581    cerrojoInstance/FSM_sequential_ESTADO_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 debouncerInstance/timer.count_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerInstance/timer.count_reg[15]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.593     1.476    debouncerInstance/CLK
    SLICE_X2Y11          FDPE                                         r  debouncerInstance/timer.count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y11          FDPE (Prop_fdpe_C_Q)         0.164     1.640 r  debouncerInstance/timer.count_reg[15]/Q
                         net (fo=2, routed)           0.148     1.788    debouncerInstance/timer.count_reg[15]
    SLICE_X2Y11          LUT4 (Prop_lut4_I0_O)        0.045     1.833 r  debouncerInstance/timer.count[12]_i_2/O
                         net (fo=1, routed)           0.000     1.833    debouncerInstance/timer.count[12]_i_2_n_0
    SLICE_X2Y11          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.897 r  debouncerInstance/timer.count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.897    debouncerInstance/timer.count_reg[12]_i_1_n_4
    SLICE_X2Y11          FDPE                                         r  debouncerInstance/timer.count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.864     1.991    debouncerInstance/CLK
    SLICE_X2Y11          FDPE                                         r  debouncerInstance/timer.count_reg[15]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X2Y11          FDPE (Hold_fdpe_C_D)         0.134     1.610    debouncerInstance/timer.count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 debouncerInstance/timer.count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerInstance/timer.count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.594     1.477    debouncerInstance/CLK
    SLICE_X2Y9           FDCE                                         r  debouncerInstance/timer.count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y9           FDCE (Prop_fdce_C_Q)         0.164     1.641 r  debouncerInstance/timer.count_reg[7]/Q
                         net (fo=2, routed)           0.148     1.789    debouncerInstance/timer.count_reg[7]
    SLICE_X2Y9           LUT4 (Prop_lut4_I0_O)        0.045     1.834 r  debouncerInstance/timer.count[4]_i_2/O
                         net (fo=1, routed)           0.000     1.834    debouncerInstance/timer.count[4]_i_2_n_0
    SLICE_X2Y9           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.898 r  debouncerInstance/timer.count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.898    debouncerInstance/timer.count_reg[4]_i_1_n_4
    SLICE_X2Y9           FDCE                                         r  debouncerInstance/timer.count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.865     1.992    debouncerInstance/CLK
    SLICE_X2Y9           FDCE                                         r  debouncerInstance/timer.count_reg[7]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X2Y9           FDCE (Hold_fdce_C_D)         0.134     1.611    debouncerInstance/timer.count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 debouncerInstance/timer.count_reg[19]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerInstance/timer.count_reg[19]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.592     1.475    debouncerInstance/CLK
    SLICE_X2Y12          FDPE                                         r  debouncerInstance/timer.count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y12          FDPE (Prop_fdpe_C_Q)         0.164     1.639 r  debouncerInstance/timer.count_reg[19]/Q
                         net (fo=2, routed)           0.149     1.788    debouncerInstance/timer.count_reg[19]
    SLICE_X2Y12          LUT4 (Prop_lut4_I0_O)        0.045     1.833 r  debouncerInstance/timer.count[16]_i_2/O
                         net (fo=1, routed)           0.000     1.833    debouncerInstance/timer.count[16]_i_2_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.897 r  debouncerInstance/timer.count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.897    debouncerInstance/timer.count_reg[16]_i_1_n_4
    SLICE_X2Y12          FDPE                                         r  debouncerInstance/timer.count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.862     1.989    debouncerInstance/CLK
    SLICE_X2Y12          FDPE                                         r  debouncerInstance/timer.count_reg[19]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X2Y12          FDPE (Hold_fdpe_C_D)         0.134     1.609    debouncerInstance/timer.count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 debouncerInstance/timer.count_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerInstance/timer.count_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.594     1.477    debouncerInstance/CLK
    SLICE_X2Y8           FDPE                                         r  debouncerInstance/timer.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y8           FDPE (Prop_fdpe_C_Q)         0.164     1.641 r  debouncerInstance/timer.count_reg[3]/Q
                         net (fo=2, routed)           0.149     1.790    debouncerInstance/timer.count_reg[3]
    SLICE_X2Y8           LUT4 (Prop_lut4_I0_O)        0.045     1.835 r  debouncerInstance/timer.count[0]_i_5/O
                         net (fo=1, routed)           0.000     1.835    debouncerInstance/timer.count[0]_i_5_n_0
    SLICE_X2Y8           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.899 r  debouncerInstance/timer.count_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.899    debouncerInstance/timer.count_reg[0]_i_2_n_4
    SLICE_X2Y8           FDPE                                         r  debouncerInstance/timer.count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.865     1.992    debouncerInstance/CLK
    SLICE_X2Y8           FDPE                                         r  debouncerInstance/timer.count_reg[3]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X2Y8           FDPE (Hold_fdpe_C_D)         0.134     1.611    debouncerInstance/timer.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.288    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y9     cerrojoInstance/FSM_sequential_ESTADO_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y10    cerrojoInstance/FSM_sequential_ESTADO_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y10    cerrojoInstance/FSM_sequential_ESTADO_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y10    debouncerInstance/FSM_sequential_controller.state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y10    debouncerInstance/FSM_sequential_controller.state_reg[1]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X1Y10    debouncerInstance/synchronizer.aux1_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y8     debouncerInstance/timer.count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y10    debouncerInstance/timer.count_reg[10]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X2Y10    debouncerInstance/timer.count_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y9     cerrojoInstance/FSM_sequential_ESTADO_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y9     cerrojoInstance/FSM_sequential_ESTADO_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y10    cerrojoInstance/FSM_sequential_ESTADO_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y10    cerrojoInstance/FSM_sequential_ESTADO_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y10    cerrojoInstance/FSM_sequential_ESTADO_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y10    cerrojoInstance/FSM_sequential_ESTADO_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y10    debouncerInstance/FSM_sequential_controller.state_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y10    debouncerInstance/FSM_sequential_controller.state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y10    debouncerInstance/FSM_sequential_controller.state_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y10    debouncerInstance/FSM_sequential_controller.state_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y9     cerrojoInstance/FSM_sequential_ESTADO_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y9     cerrojoInstance/FSM_sequential_ESTADO_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y10    cerrojoInstance/FSM_sequential_ESTADO_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y10    cerrojoInstance/FSM_sequential_ESTADO_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y10    cerrojoInstance/FSM_sequential_ESTADO_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y10    cerrojoInstance/FSM_sequential_ESTADO_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y10    debouncerInstance/FSM_sequential_controller.state_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y10    debouncerInstance/FSM_sequential_controller.state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y10    debouncerInstance/FSM_sequential_controller.state_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y10    debouncerInstance/FSM_sequential_controller.state_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clave[6]
                            (input port)
  Destination:            cerrojoInstance/FSM_sequential_SIG_ESTADO_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.467ns  (logic 1.910ns (42.751%)  route 2.557ns (57.249%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  clave[6] (IN)
                         net (fo=0)                   0.000     0.000    clave[6]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clave_IBUF[6]_inst/O
                         net (fo=3, routed)           1.887     3.337    cerrojoInstance/D[6]
    SLICE_X1Y8           LUT4 (Prop_lut4_I1_O)        0.124     3.461 r  cerrojoInstance/FSM_sequential_SIG_ESTADO_reg[1]_i_2/O
                         net (fo=3, routed)           0.671     4.131    cerrojoInstance/FSM_sequential_SIG_ESTADO_reg[1]_i_2_n_0
    SLICE_X0Y8           LUT5 (Prop_lut5_I1_O)        0.124     4.255 r  cerrojoInstance/FSM_sequential_SIG_ESTADO_reg[2]_i_3/O
                         net (fo=1, routed)           0.000     4.255    cerrojoInstance/FSM_sequential_SIG_ESTADO_reg[2]_i_3_n_0
    SLICE_X0Y8           MUXF7 (Prop_muxf7_I0_O)      0.212     4.467 r  cerrojoInstance/FSM_sequential_SIG_ESTADO_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     4.467    cerrojoInstance/SIG_ESTADO__0[2]
    SLICE_X0Y8           LDCE                                         r  cerrojoInstance/FSM_sequential_SIG_ESTADO_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clave[2]
                            (input port)
  Destination:            cerrojoInstance/FSM_sequential_SIG_ESTADO_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.294ns  (logic 1.712ns (39.863%)  route 2.582ns (60.137%))
  Logic Levels:           3  (IBUF=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  clave[2] (IN)
                         net (fo=0)                   0.000     0.000    clave[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  clave_IBUF[2]_inst/O
                         net (fo=3, routed)           1.763     3.227    cerrojoInstance/D[2]
    SLICE_X0Y9           LUT6 (Prop_lut6_I2_O)        0.124     3.351 f  cerrojoInstance/FSM_sequential_SIG_ESTADO_reg[1]_i_4/O
                         net (fo=3, routed)           0.820     4.170    cerrojoInstance/FSM_sequential_SIG_ESTADO_reg[1]_i_4_n_0
    SLICE_X3Y8           LUT6 (Prop_lut6_I2_O)        0.124     4.294 r  cerrojoInstance/FSM_sequential_SIG_ESTADO_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     4.294    cerrojoInstance/FSM_sequential_SIG_ESTADO_reg[1]_i_1_n_0
    SLICE_X3Y8           LDCE                                         r  cerrojoInstance/FSM_sequential_SIG_ESTADO_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clave[2]
                            (input port)
  Destination:            cerrojoInstance/FSM_sequential_SIG_ESTADO_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.292ns  (logic 1.712ns (39.881%)  route 2.580ns (60.119%))
  Logic Levels:           3  (IBUF=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  clave[2] (IN)
                         net (fo=0)                   0.000     0.000    clave[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  clave_IBUF[2]_inst/O
                         net (fo=3, routed)           1.763     3.227    cerrojoInstance/D[2]
    SLICE_X0Y9           LUT6 (Prop_lut6_I2_O)        0.124     3.351 f  cerrojoInstance/FSM_sequential_SIG_ESTADO_reg[1]_i_4/O
                         net (fo=3, routed)           0.818     4.168    cerrojoInstance/FSM_sequential_SIG_ESTADO_reg[1]_i_4_n_0
    SLICE_X3Y8           LUT6 (Prop_lut6_I4_O)        0.124     4.292 r  cerrojoInstance/FSM_sequential_SIG_ESTADO_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     4.292    cerrojoInstance/FSM_sequential_SIG_ESTADO_reg[0]_i_1_n_0
    SLICE_X3Y8           LDCE                                         r  cerrojoInstance/FSM_sequential_SIG_ESTADO_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clave[6]
                            (input port)
  Destination:            cerrojoInstance/senal_buena_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.860ns  (logic 1.450ns (50.698%)  route 1.410ns (49.302%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  clave[6] (IN)
                         net (fo=0)                   0.000     0.000    clave[6]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clave_IBUF[6]_inst/O
                         net (fo=3, routed)           1.410     2.860    cerrojoInstance/D[6]
    SLICE_X1Y8           LDCE                                         r  cerrojoInstance/senal_buena_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clave[1]
                            (input port)
  Destination:            cerrojoInstance/senal_buena_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.755ns  (logic 1.461ns (53.051%)  route 1.293ns (46.949%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  clave[1] (IN)
                         net (fo=0)                   0.000     0.000    clave[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  clave_IBUF[1]_inst/O
                         net (fo=3, routed)           1.293     2.755    cerrojoInstance/D[1]
    SLICE_X0Y9           LDCE                                         r  cerrojoInstance/senal_buena_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clave[7]
                            (input port)
  Destination:            cerrojoInstance/senal_buena_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.704ns  (logic 1.459ns (53.958%)  route 1.245ns (46.042%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  clave[7] (IN)
                         net (fo=0)                   0.000     0.000    clave[7]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  clave_IBUF[7]_inst/O
                         net (fo=3, routed)           1.245     2.704    cerrojoInstance/D[7]
    SLICE_X1Y8           LDCE                                         r  cerrojoInstance/senal_buena_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clave[2]
                            (input port)
  Destination:            cerrojoInstance/senal_buena_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.553ns  (logic 1.464ns (57.339%)  route 1.089ns (42.661%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  clave[2] (IN)
                         net (fo=0)                   0.000     0.000    clave[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  clave_IBUF[2]_inst/O
                         net (fo=3, routed)           1.089     2.553    cerrojoInstance/D[2]
    SLICE_X0Y9           LDCE                                         r  cerrojoInstance/senal_buena_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clave[0]
                            (input port)
  Destination:            cerrojoInstance/senal_buena_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.502ns  (logic 1.453ns (58.068%)  route 1.049ns (41.932%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  clave[0] (IN)
                         net (fo=0)                   0.000     0.000    clave[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  clave_IBUF[0]_inst/O
                         net (fo=3, routed)           1.049     2.502    cerrojoInstance/D[0]
    SLICE_X0Y9           LDCE                                         r  cerrojoInstance/senal_buena_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clave[5]
                            (input port)
  Destination:            cerrojoInstance/senal_buena_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.385ns  (logic 1.466ns (61.481%)  route 0.919ns (38.519%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  clave[5] (IN)
                         net (fo=0)                   0.000     0.000    clave[5]
    V15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  clave_IBUF[5]_inst/O
                         net (fo=3, routed)           0.919     2.385    cerrojoInstance/D[5]
    SLICE_X1Y8           LDCE                                         r  cerrojoInstance/senal_buena_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clave[4]
                            (input port)
  Destination:            cerrojoInstance/senal_buena_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.365ns  (logic 1.451ns (61.347%)  route 0.914ns (38.653%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  clave[4] (IN)
                         net (fo=0)                   0.000     0.000    clave[4]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clave_IBUF[4]_inst/O
                         net (fo=3, routed)           0.914     2.365    cerrojoInstance/D[4]
    SLICE_X1Y8           LDCE                                         r  cerrojoInstance/senal_buena_reg[4]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clave[3]
                            (input port)
  Destination:            cerrojoInstance/senal_buena_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.522ns  (logic 0.217ns (41.533%)  route 0.305ns (58.467%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  clave[3] (IN)
                         net (fo=0)                   0.000     0.000    clave[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  clave_IBUF[3]_inst/O
                         net (fo=3, routed)           0.305     0.522    cerrojoInstance/D[3]
    SLICE_X1Y9           LDCE                                         r  cerrojoInstance/senal_buena_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cerrojoInstance/senal_buena_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            cerrojoInstance/FSM_sequential_SIG_ESTADO_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.579ns  (logic 0.248ns (42.809%)  route 0.331ns (57.191%))
  Logic Levels:           3  (LDCE=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           LDCE                         0.000     0.000 r  cerrojoInstance/senal_buena_reg[7]/G
    SLICE_X1Y8           LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  cerrojoInstance/senal_buena_reg[7]/Q
                         net (fo=1, routed)           0.110     0.268    cerrojoInstance/senal_buena[7]
    SLICE_X1Y8           LUT4 (Prop_lut4_I2_O)        0.045     0.313 r  cerrojoInstance/FSM_sequential_SIG_ESTADO_reg[1]_i_2/O
                         net (fo=3, routed)           0.221     0.534    cerrojoInstance/FSM_sequential_SIG_ESTADO_reg[1]_i_2_n_0
    SLICE_X3Y8           LUT6 (Prop_lut6_I2_O)        0.045     0.579 r  cerrojoInstance/FSM_sequential_SIG_ESTADO_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.579    cerrojoInstance/FSM_sequential_SIG_ESTADO_reg[0]_i_1_n_0
    SLICE_X3Y8           LDCE                                         r  cerrojoInstance/FSM_sequential_SIG_ESTADO_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cerrojoInstance/senal_buena_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            cerrojoInstance/FSM_sequential_SIG_ESTADO_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.581ns  (logic 0.248ns (42.662%)  route 0.333ns (57.338%))
  Logic Levels:           3  (LDCE=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           LDCE                         0.000     0.000 r  cerrojoInstance/senal_buena_reg[7]/G
    SLICE_X1Y8           LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  cerrojoInstance/senal_buena_reg[7]/Q
                         net (fo=1, routed)           0.110     0.268    cerrojoInstance/senal_buena[7]
    SLICE_X1Y8           LUT4 (Prop_lut4_I2_O)        0.045     0.313 r  cerrojoInstance/FSM_sequential_SIG_ESTADO_reg[1]_i_2/O
                         net (fo=3, routed)           0.223     0.536    cerrojoInstance/FSM_sequential_SIG_ESTADO_reg[1]_i_2_n_0
    SLICE_X3Y8           LUT6 (Prop_lut6_I0_O)        0.045     0.581 r  cerrojoInstance/FSM_sequential_SIG_ESTADO_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.581    cerrojoInstance/FSM_sequential_SIG_ESTADO_reg[1]_i_1_n_0
    SLICE_X3Y8           LDCE                                         r  cerrojoInstance/FSM_sequential_SIG_ESTADO_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clave[4]
                            (input port)
  Destination:            cerrojoInstance/senal_buena_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.587ns  (logic 0.219ns (37.291%)  route 0.368ns (62.709%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  clave[4] (IN)
                         net (fo=0)                   0.000     0.000    clave[4]
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clave_IBUF[4]_inst/O
                         net (fo=3, routed)           0.368     0.587    cerrojoInstance/D[4]
    SLICE_X1Y8           LDCE                                         r  cerrojoInstance/senal_buena_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clave[5]
                            (input port)
  Destination:            cerrojoInstance/senal_buena_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.604ns  (logic 0.234ns (38.776%)  route 0.370ns (61.224%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  clave[5] (IN)
                         net (fo=0)                   0.000     0.000    clave[5]
    V15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  clave_IBUF[5]_inst/O
                         net (fo=3, routed)           0.370     0.604    cerrojoInstance/D[5]
    SLICE_X1Y8           LDCE                                         r  cerrojoInstance/senal_buena_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cerrojoInstance/senal_buena_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            cerrojoInstance/FSM_sequential_SIG_ESTADO_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.629ns  (logic 0.310ns (49.275%)  route 0.319ns (50.725%))
  Logic Levels:           4  (LDCE=1 LUT5=1 LUT6=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           LDCE                         0.000     0.000 r  cerrojoInstance/senal_buena_reg[2]/G
    SLICE_X0Y9           LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  cerrojoInstance/senal_buena_reg[2]/Q
                         net (fo=1, routed)           0.157     0.315    cerrojoInstance/senal_buena[2]
    SLICE_X0Y9           LUT6 (Prop_lut6_I3_O)        0.045     0.360 f  cerrojoInstance/FSM_sequential_SIG_ESTADO_reg[1]_i_4/O
                         net (fo=3, routed)           0.162     0.522    cerrojoInstance/FSM_sequential_SIG_ESTADO_reg[1]_i_4_n_0
    SLICE_X0Y8           LUT5 (Prop_lut5_I3_O)        0.045     0.567 r  cerrojoInstance/FSM_sequential_SIG_ESTADO_reg[2]_i_3/O
                         net (fo=1, routed)           0.000     0.567    cerrojoInstance/FSM_sequential_SIG_ESTADO_reg[2]_i_3_n_0
    SLICE_X0Y8           MUXF7 (Prop_muxf7_I0_O)      0.062     0.629 r  cerrojoInstance/FSM_sequential_SIG_ESTADO_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.629    cerrojoInstance/SIG_ESTADO__0[2]
    SLICE_X0Y8           LDCE                                         r  cerrojoInstance/FSM_sequential_SIG_ESTADO_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clave[0]
                            (input port)
  Destination:            cerrojoInstance/senal_buena_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.639ns  (logic 0.221ns (34.574%)  route 0.418ns (65.426%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  clave[0] (IN)
                         net (fo=0)                   0.000     0.000    clave[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  clave_IBUF[0]_inst/O
                         net (fo=3, routed)           0.418     0.639    cerrojoInstance/D[0]
    SLICE_X0Y9           LDCE                                         r  cerrojoInstance/senal_buena_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clave[2]
                            (input port)
  Destination:            cerrojoInstance/senal_buena_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.645ns  (logic 0.232ns (35.944%)  route 0.413ns (64.056%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  clave[2] (IN)
                         net (fo=0)                   0.000     0.000    clave[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  clave_IBUF[2]_inst/O
                         net (fo=3, routed)           0.413     0.645    cerrojoInstance/D[2]
    SLICE_X0Y9           LDCE                                         r  cerrojoInstance/senal_buena_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clave[7]
                            (input port)
  Destination:            cerrojoInstance/senal_buena_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.714ns  (logic 0.227ns (31.793%)  route 0.487ns (68.207%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  clave[7] (IN)
                         net (fo=0)                   0.000     0.000    clave[7]
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  clave_IBUF[7]_inst/O
                         net (fo=3, routed)           0.487     0.714    cerrojoInstance/D[7]
    SLICE_X1Y8           LDCE                                         r  cerrojoInstance/senal_buena_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clave[1]
                            (input port)
  Destination:            cerrojoInstance/senal_buena_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.736ns  (logic 0.229ns (31.179%)  route 0.506ns (68.821%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  clave[1] (IN)
                         net (fo=0)                   0.000     0.000    clave[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clave_IBUF[1]_inst/O
                         net (fo=3, routed)           0.506     0.736    cerrojoInstance/D[1]
    SLICE_X0Y9           LDCE                                         r  cerrojoInstance/senal_buena_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            25 Endpoints
Min Delay            25 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cerrojoInstance/FSM_sequential_ESTADO_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bloqueado[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.594ns  (logic 4.331ns (37.359%)  route 7.263ns (62.641%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.636     5.157    cerrojoInstance/CLK
    SLICE_X3Y9           FDCE                                         r  cerrojoInstance/FSM_sequential_ESTADO_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y9           FDCE (Prop_fdce_C_Q)         0.456     5.613 f  cerrojoInstance/FSM_sequential_ESTADO_reg[0]/Q
                         net (fo=11, routed)          1.551     7.164    cerrojoInstance/ESTADO[0]
    SLICE_X12Y11         LUT3 (Prop_lut3_I1_O)        0.150     7.314 r  cerrojoInstance/bloqueado_OBUF[15]_inst_i_1/O
                         net (fo=16, routed)          5.712    13.026    bloqueado_OBUF[0]
    L1                   OBUF (Prop_obuf_I_O)         3.725    16.751 r  bloqueado_OBUF[15]_inst/O
                         net (fo=0)                   0.000    16.751    bloqueado[15]
    L1                                                                r  bloqueado[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cerrojoInstance/FSM_sequential_ESTADO_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bloqueado[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.331ns  (logic 4.317ns (38.102%)  route 7.014ns (61.898%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.636     5.157    cerrojoInstance/CLK
    SLICE_X3Y9           FDCE                                         r  cerrojoInstance/FSM_sequential_ESTADO_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y9           FDCE (Prop_fdce_C_Q)         0.456     5.613 f  cerrojoInstance/FSM_sequential_ESTADO_reg[0]/Q
                         net (fo=11, routed)          1.551     7.164    cerrojoInstance/ESTADO[0]
    SLICE_X12Y11         LUT3 (Prop_lut3_I1_O)        0.150     7.314 r  cerrojoInstance/bloqueado_OBUF[15]_inst_i_1/O
                         net (fo=16, routed)          5.463    12.777    bloqueado_OBUF[0]
    N3                   OBUF (Prop_obuf_I_O)         3.711    16.488 r  bloqueado_OBUF[13]_inst/O
                         net (fo=0)                   0.000    16.488    bloqueado[13]
    N3                                                                r  bloqueado[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cerrojoInstance/FSM_sequential_ESTADO_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bloqueado[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.201ns  (logic 4.328ns (38.641%)  route 6.873ns (61.359%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.636     5.157    cerrojoInstance/CLK
    SLICE_X3Y9           FDCE                                         r  cerrojoInstance/FSM_sequential_ESTADO_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y9           FDCE (Prop_fdce_C_Q)         0.456     5.613 f  cerrojoInstance/FSM_sequential_ESTADO_reg[0]/Q
                         net (fo=11, routed)          1.551     7.164    cerrojoInstance/ESTADO[0]
    SLICE_X12Y11         LUT3 (Prop_lut3_I1_O)        0.150     7.314 r  cerrojoInstance/bloqueado_OBUF[15]_inst_i_1/O
                         net (fo=16, routed)          5.322    12.636    bloqueado_OBUF[0]
    P3                   OBUF (Prop_obuf_I_O)         3.722    16.358 r  bloqueado_OBUF[12]_inst/O
                         net (fo=0)                   0.000    16.358    bloqueado[12]
    P3                                                                r  bloqueado[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cerrojoInstance/FSM_sequential_ESTADO_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bloqueado[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.588ns  (logic 4.325ns (40.853%)  route 6.262ns (59.147%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.636     5.157    cerrojoInstance/CLK
    SLICE_X3Y9           FDCE                                         r  cerrojoInstance/FSM_sequential_ESTADO_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y9           FDCE (Prop_fdce_C_Q)         0.456     5.613 f  cerrojoInstance/FSM_sequential_ESTADO_reg[0]/Q
                         net (fo=11, routed)          1.551     7.164    cerrojoInstance/ESTADO[0]
    SLICE_X12Y11         LUT3 (Prop_lut3_I1_O)        0.150     7.314 r  cerrojoInstance/bloqueado_OBUF[15]_inst_i_1/O
                         net (fo=16, routed)          4.711    12.026    bloqueado_OBUF[0]
    P1                   OBUF (Prop_obuf_I_O)         3.719    15.745 r  bloqueado_OBUF[14]_inst/O
                         net (fo=0)                   0.000    15.745    bloqueado[14]
    P1                                                                r  bloqueado[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cerrojoInstance/FSM_sequential_ESTADO_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bloqueado[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.935ns  (logic 4.340ns (43.682%)  route 5.595ns (56.318%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.636     5.157    cerrojoInstance/CLK
    SLICE_X3Y9           FDCE                                         r  cerrojoInstance/FSM_sequential_ESTADO_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y9           FDCE (Prop_fdce_C_Q)         0.456     5.613 f  cerrojoInstance/FSM_sequential_ESTADO_reg[0]/Q
                         net (fo=11, routed)          1.551     7.164    cerrojoInstance/ESTADO[0]
    SLICE_X12Y11         LUT3 (Prop_lut3_I1_O)        0.150     7.314 r  cerrojoInstance/bloqueado_OBUF[15]_inst_i_1/O
                         net (fo=16, routed)          4.044    11.358    bloqueado_OBUF[0]
    E19                  OBUF (Prop_obuf_I_O)         3.734    15.092 r  bloqueado_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.092    bloqueado[1]
    E19                                                               r  bloqueado[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cerrojoInstance/FSM_sequential_ESTADO_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bloqueado[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.915ns  (logic 4.318ns (43.554%)  route 5.596ns (56.446%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.636     5.157    cerrojoInstance/CLK
    SLICE_X3Y9           FDCE                                         r  cerrojoInstance/FSM_sequential_ESTADO_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y9           FDCE (Prop_fdce_C_Q)         0.456     5.613 f  cerrojoInstance/FSM_sequential_ESTADO_reg[0]/Q
                         net (fo=11, routed)          1.551     7.164    cerrojoInstance/ESTADO[0]
    SLICE_X12Y11         LUT3 (Prop_lut3_I1_O)        0.150     7.314 r  cerrojoInstance/bloqueado_OBUF[15]_inst_i_1/O
                         net (fo=16, routed)          4.045    11.360    bloqueado_OBUF[0]
    V3                   OBUF (Prop_obuf_I_O)         3.712    15.072 r  bloqueado_OBUF[9]_inst/O
                         net (fo=0)                   0.000    15.072    bloqueado[9]
    V3                                                                r  bloqueado[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cerrojoInstance/FSM_sequential_ESTADO_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bloqueado[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.781ns  (logic 4.335ns (44.324%)  route 5.446ns (55.676%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.636     5.157    cerrojoInstance/CLK
    SLICE_X3Y9           FDCE                                         r  cerrojoInstance/FSM_sequential_ESTADO_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y9           FDCE (Prop_fdce_C_Q)         0.456     5.613 f  cerrojoInstance/FSM_sequential_ESTADO_reg[0]/Q
                         net (fo=11, routed)          1.551     7.164    cerrojoInstance/ESTADO[0]
    SLICE_X12Y11         LUT3 (Prop_lut3_I1_O)        0.150     7.314 r  cerrojoInstance/bloqueado_OBUF[15]_inst_i_1/O
                         net (fo=16, routed)          3.895    11.209    bloqueado_OBUF[0]
    W3                   OBUF (Prop_obuf_I_O)         3.729    14.938 r  bloqueado_OBUF[10]_inst/O
                         net (fo=0)                   0.000    14.938    bloqueado[10]
    W3                                                                r  bloqueado[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cerrojoInstance/FSM_sequential_ESTADO_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bloqueado[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.712ns  (logic 4.314ns (44.418%)  route 5.398ns (55.582%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.636     5.157    cerrojoInstance/CLK
    SLICE_X3Y9           FDCE                                         r  cerrojoInstance/FSM_sequential_ESTADO_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y9           FDCE (Prop_fdce_C_Q)         0.456     5.613 f  cerrojoInstance/FSM_sequential_ESTADO_reg[0]/Q
                         net (fo=11, routed)          1.551     7.164    cerrojoInstance/ESTADO[0]
    SLICE_X12Y11         LUT3 (Prop_lut3_I1_O)        0.150     7.314 r  cerrojoInstance/bloqueado_OBUF[15]_inst_i_1/O
                         net (fo=16, routed)          3.847    11.161    bloqueado_OBUF[0]
    U3                   OBUF (Prop_obuf_I_O)         3.708    14.869 r  bloqueado_OBUF[11]_inst/O
                         net (fo=0)                   0.000    14.869    bloqueado[11]
    U3                                                                r  bloqueado[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cerrojoInstance/FSM_sequential_ESTADO_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.367ns  (logic 4.091ns (43.671%)  route 5.276ns (56.329%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.636     5.157    cerrojoInstance/CLK
    SLICE_X3Y9           FDCE                                         r  cerrojoInstance/FSM_sequential_ESTADO_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y9           FDCE (Prop_fdce_C_Q)         0.456     5.613 r  cerrojoInstance/FSM_sequential_ESTADO_reg[0]/Q
                         net (fo=11, routed)          1.620     7.233    cerrojoInstance/ESTADO[0]
    SLICE_X12Y12         LUT3 (Prop_lut3_I0_O)        0.124     7.357 r  cerrojoInstance/display_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           3.656    11.014    display_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    14.524 r  display_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.524    display[0]
    W7                                                                r  display[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cerrojoInstance/FSM_sequential_ESTADO_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bloqueado[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.254ns  (logic 4.319ns (46.665%)  route 4.936ns (53.335%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.636     5.157    cerrojoInstance/CLK
    SLICE_X3Y9           FDCE                                         r  cerrojoInstance/FSM_sequential_ESTADO_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y9           FDCE (Prop_fdce_C_Q)         0.456     5.613 f  cerrojoInstance/FSM_sequential_ESTADO_reg[0]/Q
                         net (fo=11, routed)          1.551     7.164    cerrojoInstance/ESTADO[0]
    SLICE_X12Y11         LUT3 (Prop_lut3_I1_O)        0.150     7.314 r  cerrojoInstance/bloqueado_OBUF[15]_inst_i_1/O
                         net (fo=16, routed)          3.385    10.699    bloqueado_OBUF[0]
    W18                  OBUF (Prop_obuf_I_O)         3.713    14.412 r  bloqueado_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.412    bloqueado[4]
    W18                                                               r  bloqueado[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cerrojoInstance/FSM_sequential_ESTADO_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cerrojoInstance/FSM_sequential_SIG_ESTADO_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.383ns  (logic 0.186ns (48.509%)  route 0.197ns (51.491%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.594     1.477    cerrojoInstance/CLK
    SLICE_X3Y9           FDCE                                         r  cerrojoInstance/FSM_sequential_ESTADO_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y9           FDCE (Prop_fdce_C_Q)         0.141     1.618 f  cerrojoInstance/FSM_sequential_ESTADO_reg[0]/Q
                         net (fo=11, routed)          0.197     1.816    cerrojoInstance/ESTADO[0]
    SLICE_X3Y8           LUT6 (Prop_lut6_I0_O)        0.045     1.861 r  cerrojoInstance/FSM_sequential_SIG_ESTADO_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.861    cerrojoInstance/FSM_sequential_SIG_ESTADO_reg[0]_i_1_n_0
    SLICE_X3Y8           LDCE                                         r  cerrojoInstance/FSM_sequential_SIG_ESTADO_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cerrojoInstance/FSM_sequential_ESTADO_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cerrojoInstance/FSM_sequential_SIG_ESTADO_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.186ns (48.383%)  route 0.198ns (51.617%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.594     1.477    cerrojoInstance/CLK
    SLICE_X3Y9           FDCE                                         r  cerrojoInstance/FSM_sequential_ESTADO_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y9           FDCE (Prop_fdce_C_Q)         0.141     1.618 r  cerrojoInstance/FSM_sequential_ESTADO_reg[0]/Q
                         net (fo=11, routed)          0.198     1.817    cerrojoInstance/ESTADO[0]
    SLICE_X3Y8           LUT6 (Prop_lut6_I3_O)        0.045     1.862 r  cerrojoInstance/FSM_sequential_SIG_ESTADO_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.862    cerrojoInstance/FSM_sequential_SIG_ESTADO_reg[1]_i_1_n_0
    SLICE_X3Y8           LDCE                                         r  cerrojoInstance/FSM_sequential_SIG_ESTADO_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cerrojoInstance/FSM_sequential_ESTADO_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cerrojoInstance/FSM_sequential_SIG_ESTADO_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.438ns  (logic 0.248ns (56.642%)  route 0.190ns (43.358%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.593     1.476    cerrojoInstance/CLK
    SLICE_X3Y10          FDCE                                         r  cerrojoInstance/FSM_sequential_ESTADO_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  cerrojoInstance/FSM_sequential_ESTADO_reg[1]/Q
                         net (fo=11, routed)          0.190     1.807    cerrojoInstance/ESTADO[1]
    SLICE_X0Y8           LUT5 (Prop_lut5_I0_O)        0.045     1.852 r  cerrojoInstance/FSM_sequential_SIG_ESTADO_reg[2]_i_3/O
                         net (fo=1, routed)           0.000     1.852    cerrojoInstance/FSM_sequential_SIG_ESTADO_reg[2]_i_3_n_0
    SLICE_X0Y8           MUXF7 (Prop_muxf7_I0_O)      0.062     1.914 r  cerrojoInstance/FSM_sequential_SIG_ESTADO_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.914    cerrojoInstance/SIG_ESTADO__0[2]
    SLICE_X0Y8           LDCE                                         r  cerrojoInstance/FSM_sequential_SIG_ESTADO_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cerrojoInstance/FSM_sequential_ESTADO_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bloqueado[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.635ns  (logic 1.456ns (55.255%)  route 1.179ns (44.745%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.593     1.476    cerrojoInstance/CLK
    SLICE_X3Y10          FDCE                                         r  cerrojoInstance/FSM_sequential_ESTADO_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDCE (Prop_fdce_C_Q)         0.141     1.617 f  cerrojoInstance/FSM_sequential_ESTADO_reg[1]/Q
                         net (fo=11, routed)          0.473     2.090    cerrojoInstance/ESTADO[1]
    SLICE_X12Y11         LUT3 (Prop_lut3_I0_O)        0.043     2.133 r  cerrojoInstance/bloqueado_OBUF[15]_inst_i_1/O
                         net (fo=16, routed)          0.706     2.839    bloqueado_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.272     4.111 r  bloqueado_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.111    bloqueado[0]
    U16                                                               r  bloqueado[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cerrojoInstance/FSM_sequential_ESTADO_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bloqueado[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.697ns  (logic 1.455ns (53.955%)  route 1.242ns (46.045%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.593     1.476    cerrojoInstance/CLK
    SLICE_X3Y10          FDCE                                         r  cerrojoInstance/FSM_sequential_ESTADO_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDCE (Prop_fdce_C_Q)         0.141     1.617 f  cerrojoInstance/FSM_sequential_ESTADO_reg[1]/Q
                         net (fo=11, routed)          0.473     2.090    cerrojoInstance/ESTADO[1]
    SLICE_X12Y11         LUT3 (Prop_lut3_I0_O)        0.043     2.133 r  cerrojoInstance/bloqueado_OBUF[15]_inst_i_1/O
                         net (fo=16, routed)          0.769     2.902    bloqueado_OBUF[0]
    V13                  OBUF (Prop_obuf_I_O)         1.271     4.173 r  bloqueado_OBUF[8]_inst/O
                         net (fo=0)                   0.000     4.173    bloqueado[8]
    V13                                                               r  bloqueado[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cerrojoInstance/FSM_sequential_ESTADO_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bloqueado[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.709ns  (logic 1.466ns (54.089%)  route 1.244ns (45.911%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.593     1.476    cerrojoInstance/CLK
    SLICE_X3Y10          FDCE                                         r  cerrojoInstance/FSM_sequential_ESTADO_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDCE (Prop_fdce_C_Q)         0.141     1.617 f  cerrojoInstance/FSM_sequential_ESTADO_reg[1]/Q
                         net (fo=11, routed)          0.473     2.090    cerrojoInstance/ESTADO[1]
    SLICE_X12Y11         LUT3 (Prop_lut3_I0_O)        0.043     2.133 r  cerrojoInstance/bloqueado_OBUF[15]_inst_i_1/O
                         net (fo=16, routed)          0.771     2.904    bloqueado_OBUF[0]
    U15                  OBUF (Prop_obuf_I_O)         1.282     4.186 r  bloqueado_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.186    bloqueado[5]
    U15                                                               r  bloqueado[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cerrojoInstance/FSM_sequential_ESTADO_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bloqueado[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.757ns  (logic 1.452ns (52.667%)  route 1.305ns (47.333%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.593     1.476    cerrojoInstance/CLK
    SLICE_X3Y10          FDCE                                         r  cerrojoInstance/FSM_sequential_ESTADO_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDCE (Prop_fdce_C_Q)         0.141     1.617 f  cerrojoInstance/FSM_sequential_ESTADO_reg[1]/Q
                         net (fo=11, routed)          0.473     2.090    cerrojoInstance/ESTADO[1]
    SLICE_X12Y11         LUT3 (Prop_lut3_I0_O)        0.043     2.133 r  cerrojoInstance/bloqueado_OBUF[15]_inst_i_1/O
                         net (fo=16, routed)          0.832     2.965    bloqueado_OBUF[0]
    V14                  OBUF (Prop_obuf_I_O)         1.268     4.233 r  bloqueado_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.233    bloqueado[7]
    V14                                                               r  bloqueado[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cerrojoInstance/FSM_sequential_ESTADO_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bloqueado[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.815ns  (logic 1.457ns (51.767%)  route 1.358ns (48.233%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.593     1.476    cerrojoInstance/CLK
    SLICE_X3Y10          FDCE                                         r  cerrojoInstance/FSM_sequential_ESTADO_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDCE (Prop_fdce_C_Q)         0.141     1.617 f  cerrojoInstance/FSM_sequential_ESTADO_reg[1]/Q
                         net (fo=11, routed)          0.473     2.090    cerrojoInstance/ESTADO[1]
    SLICE_X12Y11         LUT3 (Prop_lut3_I0_O)        0.043     2.133 r  cerrojoInstance/bloqueado_OBUF[15]_inst_i_1/O
                         net (fo=16, routed)          0.885     3.018    bloqueado_OBUF[0]
    U14                  OBUF (Prop_obuf_I_O)         1.273     4.291 r  bloqueado_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.291    bloqueado[6]
    U14                                                               r  bloqueado[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cerrojoInstance/FSM_sequential_ESTADO_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.960ns  (logic 1.418ns (47.911%)  route 1.542ns (52.089%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.593     1.476    cerrojoInstance/CLK
    SLICE_X3Y10          FDCE                                         r  cerrojoInstance/FSM_sequential_ESTADO_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  cerrojoInstance/FSM_sequential_ESTADO_reg[1]/Q
                         net (fo=11, routed)          0.473     2.090    cerrojoInstance/ESTADO[1]
    SLICE_X12Y11         LUT3 (Prop_lut3_I1_O)        0.045     2.135 r  cerrojoInstance/display_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.069     3.204    display_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.232     4.436 r  display_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.436    display[6]
    U7                                                                r  display[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cerrojoInstance/FSM_sequential_ESTADO_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bloqueado[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.024ns  (logic 1.460ns (48.288%)  route 1.564ns (51.712%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.593     1.476    cerrojoInstance/CLK
    SLICE_X3Y10          FDCE                                         r  cerrojoInstance/FSM_sequential_ESTADO_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDCE (Prop_fdce_C_Q)         0.141     1.617 f  cerrojoInstance/FSM_sequential_ESTADO_reg[1]/Q
                         net (fo=11, routed)          0.473     2.090    cerrojoInstance/ESTADO[1]
    SLICE_X12Y11         LUT3 (Prop_lut3_I0_O)        0.043     2.133 r  cerrojoInstance/bloqueado_OBUF[15]_inst_i_1/O
                         net (fo=16, routed)          1.091     3.224    bloqueado_OBUF[0]
    V19                  OBUF (Prop_obuf_I_O)         1.276     4.500 r  bloqueado_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.500    bloqueado[3]
    V19                                                               r  bloqueado[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            31 Endpoints
Min Delay            31 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cerrojoInstance/FSM_sequential_ESTADO_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.167ns  (logic 1.451ns (45.823%)  route 1.716ns (54.177%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  rst_IBUF_inst/O
                         net (fo=27, routed)          1.716     3.167    cerrojoInstance/rst_IBUF
    SLICE_X3Y10          FDCE                                         f  cerrojoInstance/FSM_sequential_ESTADO_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.517     4.858    cerrojoInstance/CLK
    SLICE_X3Y10          FDCE                                         r  cerrojoInstance/FSM_sequential_ESTADO_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cerrojoInstance/FSM_sequential_ESTADO_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.167ns  (logic 1.451ns (45.823%)  route 1.716ns (54.177%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  rst_IBUF_inst/O
                         net (fo=27, routed)          1.716     3.167    cerrojoInstance/rst_IBUF
    SLICE_X3Y10          FDCE                                         f  cerrojoInstance/FSM_sequential_ESTADO_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.517     4.858    cerrojoInstance/CLK
    SLICE_X3Y10          FDCE                                         r  cerrojoInstance/FSM_sequential_ESTADO_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            debouncerInstance/FSM_sequential_controller.state_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.167ns  (logic 1.451ns (45.823%)  route 1.716ns (54.177%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  rst_IBUF_inst/O
                         net (fo=27, routed)          1.716     3.167    debouncerInstance/rst_IBUF
    SLICE_X3Y10          FDCE                                         f  debouncerInstance/FSM_sequential_controller.state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.517     4.858    debouncerInstance/CLK
    SLICE_X3Y10          FDCE                                         r  debouncerInstance/FSM_sequential_controller.state_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            debouncerInstance/FSM_sequential_controller.state_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.167ns  (logic 1.451ns (45.823%)  route 1.716ns (54.177%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  rst_IBUF_inst/O
                         net (fo=27, routed)          1.716     3.167    debouncerInstance/rst_IBUF
    SLICE_X3Y10          FDCE                                         f  debouncerInstance/FSM_sequential_controller.state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.517     4.858    debouncerInstance/CLK
    SLICE_X3Y10          FDCE                                         r  debouncerInstance/FSM_sequential_controller.state_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            debouncerInstance/timer.count_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.167ns  (logic 1.451ns (45.823%)  route 1.716ns (54.177%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  rst_IBUF_inst/O
                         net (fo=27, routed)          1.716     3.167    debouncerInstance/rst_IBUF
    SLICE_X2Y10          FDCE                                         f  debouncerInstance/timer.count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.517     4.858    debouncerInstance/CLK
    SLICE_X2Y10          FDCE                                         r  debouncerInstance/timer.count_reg[10]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            debouncerInstance/timer.count_reg[11]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.167ns  (logic 1.451ns (45.823%)  route 1.716ns (54.177%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  rst_IBUF_inst/O
                         net (fo=27, routed)          1.716     3.167    debouncerInstance/rst_IBUF
    SLICE_X2Y10          FDPE                                         f  debouncerInstance/timer.count_reg[11]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.517     4.858    debouncerInstance/CLK
    SLICE_X2Y10          FDPE                                         r  debouncerInstance/timer.count_reg[11]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            debouncerInstance/timer.count_reg[8]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.167ns  (logic 1.451ns (45.823%)  route 1.716ns (54.177%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  rst_IBUF_inst/O
                         net (fo=27, routed)          1.716     3.167    debouncerInstance/rst_IBUF
    SLICE_X2Y10          FDPE                                         f  debouncerInstance/timer.count_reg[8]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.517     4.858    debouncerInstance/CLK
    SLICE_X2Y10          FDPE                                         r  debouncerInstance/timer.count_reg[8]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            debouncerInstance/timer.count_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.167ns  (logic 1.451ns (45.823%)  route 1.716ns (54.177%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  rst_IBUF_inst/O
                         net (fo=27, routed)          1.716     3.167    debouncerInstance/rst_IBUF
    SLICE_X2Y10          FDCE                                         f  debouncerInstance/timer.count_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.517     4.858    debouncerInstance/CLK
    SLICE_X2Y10          FDCE                                         r  debouncerInstance/timer.count_reg[9]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            debouncerInstance/timer.count_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.145ns  (logic 1.451ns (46.147%)  route 1.694ns (53.853%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  rst_IBUF_inst/O
                         net (fo=27, routed)          1.694     3.145    debouncerInstance/rst_IBUF
    SLICE_X2Y8           FDCE                                         f  debouncerInstance/timer.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.518     4.859    debouncerInstance/CLK
    SLICE_X2Y8           FDCE                                         r  debouncerInstance/timer.count_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            debouncerInstance/timer.count_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.145ns  (logic 1.451ns (46.147%)  route 1.694ns (53.853%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  rst_IBUF_inst/O
                         net (fo=27, routed)          1.694     3.145    debouncerInstance/rst_IBUF
    SLICE_X2Y8           FDCE                                         f  debouncerInstance/timer.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.518     4.859    debouncerInstance/CLK
    SLICE_X2Y8           FDCE                                         r  debouncerInstance/timer.count_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cerrojoInstance/FSM_sequential_SIG_ESTADO_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            cerrojoInstance/FSM_sequential_ESTADO_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.341ns  (logic 0.203ns (59.501%)  route 0.138ns (40.499%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y8           LDCE                         0.000     0.000 r  cerrojoInstance/FSM_sequential_SIG_ESTADO_reg[0]/G
    SLICE_X3Y8           LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  cerrojoInstance/FSM_sequential_SIG_ESTADO_reg[0]/Q
                         net (fo=1, routed)           0.138     0.296    debouncerInstance/FSM_sequential_ESTADO_reg[2][0]
    SLICE_X3Y9           LUT5 (Prop_lut5_I0_O)        0.045     0.341 r  debouncerInstance/FSM_sequential_ESTADO[0]_i_1/O
                         net (fo=1, routed)           0.000     0.341    cerrojoInstance/FSM_sequential_ESTADO_reg[0]_0
    SLICE_X3Y9           FDCE                                         r  cerrojoInstance/FSM_sequential_ESTADO_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.865     1.992    cerrojoInstance/CLK
    SLICE_X3Y9           FDCE                                         r  cerrojoInstance/FSM_sequential_ESTADO_reg[0]/C

Slack:                    inf
  Source:                 cerrojoInstance/FSM_sequential_SIG_ESTADO_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            cerrojoInstance/FSM_sequential_ESTADO_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.399ns  (logic 0.204ns (51.075%)  route 0.195ns (48.925%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y8           LDCE                         0.000     0.000 r  cerrojoInstance/FSM_sequential_SIG_ESTADO_reg[1]/G
    SLICE_X3Y8           LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  cerrojoInstance/FSM_sequential_SIG_ESTADO_reg[1]/Q
                         net (fo=1, routed)           0.195     0.353    debouncerInstance/FSM_sequential_ESTADO_reg[2][1]
    SLICE_X3Y10          LUT5 (Prop_lut5_I0_O)        0.046     0.399 r  debouncerInstance/FSM_sequential_ESTADO[1]_i_1/O
                         net (fo=1, routed)           0.000     0.399    cerrojoInstance/FSM_sequential_ESTADO_reg[1]_0
    SLICE_X3Y10          FDCE                                         r  cerrojoInstance/FSM_sequential_ESTADO_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.864     1.991    cerrojoInstance/CLK
    SLICE_X3Y10          FDCE                                         r  cerrojoInstance/FSM_sequential_ESTADO_reg[1]/C

Slack:                    inf
  Source:                 boton
                            (input port)
  Destination:            debouncerInstance/synchronizer.aux1_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.599ns  (logic 0.219ns (36.634%)  route 0.379ns (63.366%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  boton (IN)
                         net (fo=0)                   0.000     0.000    boton
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  boton_IBUF_inst/O
                         net (fo=1, routed)           0.379     0.599    debouncerInstance/boton_IBUF
    SLICE_X1Y10          FDPE                                         r  debouncerInstance/synchronizer.aux1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.864     1.991    debouncerInstance/CLK
    SLICE_X1Y10          FDPE                                         r  debouncerInstance/synchronizer.aux1_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            debouncerInstance/timer.count_reg[16]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.661ns  (logic 0.219ns (33.198%)  route 0.441ns (66.802%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  rst_IBUF_inst/O
                         net (fo=27, routed)          0.441     0.661    debouncerInstance/rst_IBUF
    SLICE_X2Y12          FDPE                                         f  debouncerInstance/timer.count_reg[16]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.862     1.989    debouncerInstance/CLK
    SLICE_X2Y12          FDPE                                         r  debouncerInstance/timer.count_reg[16]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            debouncerInstance/timer.count_reg[17]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.661ns  (logic 0.219ns (33.198%)  route 0.441ns (66.802%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  rst_IBUF_inst/O
                         net (fo=27, routed)          0.441     0.661    debouncerInstance/rst_IBUF
    SLICE_X2Y12          FDCE                                         f  debouncerInstance/timer.count_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.862     1.989    debouncerInstance/CLK
    SLICE_X2Y12          FDCE                                         r  debouncerInstance/timer.count_reg[17]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            debouncerInstance/timer.count_reg[18]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.661ns  (logic 0.219ns (33.198%)  route 0.441ns (66.802%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  rst_IBUF_inst/O
                         net (fo=27, routed)          0.441     0.661    debouncerInstance/rst_IBUF
    SLICE_X2Y12          FDCE                                         f  debouncerInstance/timer.count_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.862     1.989    debouncerInstance/CLK
    SLICE_X2Y12          FDCE                                         r  debouncerInstance/timer.count_reg[18]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            debouncerInstance/timer.count_reg[19]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.661ns  (logic 0.219ns (33.198%)  route 0.441ns (66.802%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  rst_IBUF_inst/O
                         net (fo=27, routed)          0.441     0.661    debouncerInstance/rst_IBUF
    SLICE_X2Y12          FDPE                                         f  debouncerInstance/timer.count_reg[19]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.862     1.989    debouncerInstance/CLK
    SLICE_X2Y12          FDPE                                         r  debouncerInstance/timer.count_reg[19]/C

Slack:                    inf
  Source:                 cerrojoInstance/FSM_sequential_SIG_ESTADO_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            cerrojoInstance/FSM_sequential_ESTADO_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.702ns  (logic 0.200ns (28.480%)  route 0.502ns (71.520%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           LDCE                         0.000     0.000 r  cerrojoInstance/FSM_sequential_SIG_ESTADO_reg[2]/G
    SLICE_X0Y8           LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  cerrojoInstance/FSM_sequential_SIG_ESTADO_reg[2]/Q
                         net (fo=1, routed)           0.323     0.481    debouncerInstance/FSM_sequential_ESTADO_reg[2][2]
    SLICE_X3Y10          LUT5 (Prop_lut5_I0_O)        0.042     0.523 r  debouncerInstance/FSM_sequential_ESTADO[2]_i_1/O
                         net (fo=1, routed)           0.179     0.702    cerrojoInstance/FSM_sequential_ESTADO_reg[2]_1
    SLICE_X3Y10          FDCE                                         r  cerrojoInstance/FSM_sequential_ESTADO_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.864     1.991    cerrojoInstance/CLK
    SLICE_X3Y10          FDCE                                         r  cerrojoInstance/FSM_sequential_ESTADO_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            debouncerInstance/timer.count_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.731ns  (logic 0.219ns (29.992%)  route 0.512ns (70.008%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  rst_IBUF_inst/O
                         net (fo=27, routed)          0.512     0.731    debouncerInstance/rst_IBUF
    SLICE_X2Y11          FDCE                                         f  debouncerInstance/timer.count_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.864     1.991    debouncerInstance/CLK
    SLICE_X2Y11          FDCE                                         r  debouncerInstance/timer.count_reg[12]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            debouncerInstance/timer.count_reg[13]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.731ns  (logic 0.219ns (29.992%)  route 0.512ns (70.008%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  rst_IBUF_inst/O
                         net (fo=27, routed)          0.512     0.731    debouncerInstance/rst_IBUF
    SLICE_X2Y11          FDCE                                         f  debouncerInstance/timer.count_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.864     1.991    debouncerInstance/CLK
    SLICE_X2Y11          FDCE                                         r  debouncerInstance/timer.count_reg[13]/C





